Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2024.1.0.34.2

Tue Dec 10 11:05:38 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt FPGA_Design_impl_1.twr FPGA_Design_impl_1.udb -gui -msgset C:/Users/hheathwood/Desktop/Project/FPGA_Design/promote.xml

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_clock -name {int_osc} -period 41.6667 [get_pins {hf_osc/CLKHF }] 

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 76.8546%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
--------------------------------------------------
There is no start point satisfying reporting criteria


Clocked but unconstrained timing end points
-------------------------------------------------------------------
          Listing 2 End Points          |           Type           
-------------------------------------------------------------------
{s3/state_FSM_i2/SR   s3/state_FSM_i1/SR}                           
                                        |           No arrival time
s3/state_FSM_i3/SR                      |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                         2
                                        |                          
-------------------------------------------------------------------

1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
sclk                                    |                     input
SPILoad                                 |                     input
SPIData                                 |                     input
reset                                   |                     input
value[4]                                |                    output
value[3]                                |                    output
value[7]                                |                    output
value[2]                                |                    output
value[5]                                |                    output
value[6]                                |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        21
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
-------------------------------------------------------------------
            Listing 1 Net(s)            |        Source pin        
-------------------------------------------------------------------
sclk_c                                  |        sclk_pad.bb_inst/O
-------------------------------------------------------------------
                                        |                          
Number of clock nets without clock defi |                          
nition                                  |                         1
                                        |                          
-------------------------------------------------------------------


1.5  Combinational Loop
========================
None

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "int_osc"
=======================
create_clock -name {int_osc} -period 41.6667 [get_pins {hf_osc/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock int_osc              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From int_osc                           |             Target |          41.667 ns |         24.000 MHz 
                                        | Actual (all paths) |          20.792 ns |         48.095 MHz 
hf_osc/CLKHF (MPW)                      |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
s3/count__i31/D                          |   23.365 ns 
s3/count__i30/D                          |   24.197 ns 
s3/count__i29/D                          |   24.474 ns 
s3/count__i26/D                          |   24.710 ns 
s3/count__i28/D                          |   24.751 ns 
s3/count__i27/D                          |   25.028 ns 
s3/count__i25/D                          |   25.582 ns 
s3/count__i24/D                          |   25.859 ns 
s3/count__i23/D                          |   26.136 ns 
s3/count__i12/D                          |   26.612 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : s3/count__i0/Q  (SLICE_R14C4D)
Path End         : s3/count__i31/D  (SLICE_R15C8B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 34
Delay Ratio      : 39.4% (route), 60.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 23.364 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  19      
s3/int_osc                                                   NET DELAY               5.499                  5.499  19      
{s3/count__i1/CK   s3/count__i0/CK}                          CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
s3/count__i0/CK->s3/count__i0/Q           SLICE_R14C4D       CLK_TO_Q1_DELAY         1.388                  6.887  1       
s3/count[0]                                                  NET DELAY               2.075                  8.962  1       
s3/add_11_add_5_1/B1->s3/add_11_add_5_1/CO1
                                          SLICE_R15C4A       B1_TO_COUT1_DELAY       0.357                  9.319  2       
s3/n363                                                      NET DELAY               0.000                  9.319  2       
s3/add_11_add_5_3/CI0->s3/add_11_add_5_3/CO0
                                          SLICE_R15C4B       CIN0_TO_COUT0_DELAY     0.277                  9.596  2       
s3/n847                                                      NET DELAY               0.000                  9.596  2       
s3/add_11_add_5_3/CI1->s3/add_11_add_5_3/CO1
                                          SLICE_R15C4B       CIN1_TO_COUT1_DELAY     0.277                  9.873  2       
s3/n365                                                      NET DELAY               0.000                  9.873  2       
s3/add_11_add_5_5/CI0->s3/add_11_add_5_5/CO0
                                          SLICE_R15C4C       CIN0_TO_COUT0_DELAY     0.277                 10.150  2       
s3/n850                                                      NET DELAY               0.000                 10.150  2       
s3/add_11_add_5_5/CI1->s3/add_11_add_5_5/CO1
                                          SLICE_R15C4C       CIN1_TO_COUT1_DELAY     0.277                 10.427  2       
s3/n367                                                      NET DELAY               0.000                 10.427  2       
s3/add_11_add_5_7/CI0->s3/add_11_add_5_7/CO0
                                          SLICE_R15C4D       CIN0_TO_COUT0_DELAY     0.277                 10.704  2       
s3/n853                                                      NET DELAY               0.000                 10.704  2       
s3/add_11_add_5_7/CI1->s3/add_11_add_5_7/CO1
                                          SLICE_R15C4D       CIN1_TO_COUT1_DELAY     0.277                 10.981  2       
s3/n369                                                      NET DELAY               0.555                 11.536  2       
s3/add_11_add_5_9/CI0->s3/add_11_add_5_9/CO0
                                          SLICE_R15C5A       CIN0_TO_COUT0_DELAY     0.277                 11.813  2       
s3/n856                                                      NET DELAY               0.000                 11.813  2       
s3/add_11_add_5_9/CI1->s3/add_11_add_5_9/CO1
                                          SLICE_R15C5A       CIN1_TO_COUT1_DELAY     0.277                 12.090  2       
s3/n371                                                      NET DELAY               0.000                 12.090  2       
s3/add_11_add_5_11/CI0->s3/add_11_add_5_11/CO0
                                          SLICE_R15C5B       CIN0_TO_COUT0_DELAY     0.277                 12.367  2       
s3/n859                                                      NET DELAY               0.000                 12.367  2       
s3/add_11_add_5_11/CI1->s3/add_11_add_5_11/CO1
                                          SLICE_R15C5B       CIN1_TO_COUT1_DELAY     0.277                 12.644  2       
s3/n373                                                      NET DELAY               0.000                 12.644  2       
s3/add_11_add_5_13/CI0->s3/add_11_add_5_13/CO0
                                          SLICE_R15C5C       CIN0_TO_COUT0_DELAY     0.277                 12.921  2       
s3/n862                                                      NET DELAY               0.000                 12.921  2       
s3/add_11_add_5_13/CI1->s3/add_11_add_5_13/CO1
                                          SLICE_R15C5C       CIN1_TO_COUT1_DELAY     0.277                 13.198  2       
s3/n375                                                      NET DELAY               0.000                 13.198  2       
s3/add_11_add_5_15/CI0->s3/add_11_add_5_15/CO0
                                          SLICE_R15C5D       CIN0_TO_COUT0_DELAY     0.277                 13.475  2       
s3/n865                                                      NET DELAY               0.000                 13.475  2       
s3/add_11_add_5_15/CI1->s3/add_11_add_5_15/CO1
                                          SLICE_R15C5D       CIN1_TO_COUT1_DELAY     0.277                 13.752  2       
s3/n377                                                      NET DELAY               0.555                 14.307  2       
s3/add_11_add_5_17/CI0->s3/add_11_add_5_17/CO0
                                          SLICE_R15C6A       CIN0_TO_COUT0_DELAY     0.277                 14.584  2       
s3/n868                                                      NET DELAY               0.000                 14.584  2       
s3/add_11_add_5_17/CI1->s3/add_11_add_5_17/CO1
                                          SLICE_R15C6A       CIN1_TO_COUT1_DELAY     0.277                 14.861  2       
s3/n379                                                      NET DELAY               0.000                 14.861  2       
s3/add_11_add_5_19/CI0->s3/add_11_add_5_19/CO0
                                          SLICE_R15C6B       CIN0_TO_COUT0_DELAY     0.277                 15.138  2       
s3/n871                                                      NET DELAY               0.000                 15.138  2       
s3/add_11_add_5_19/CI1->s3/add_11_add_5_19/CO1
                                          SLICE_R15C6B       CIN1_TO_COUT1_DELAY     0.277                 15.415  2       
s3/n381                                                      NET DELAY               0.000                 15.415  2       
s3/add_11_add_5_21/CI0->s3/add_11_add_5_21/CO0
                                          SLICE_R15C6C       CIN0_TO_COUT0_DELAY     0.277                 15.692  2       
s3/n874                                                      NET DELAY               0.000                 15.692  2       
s3/add_11_add_5_21/CI1->s3/add_11_add_5_21/CO1
                                          SLICE_R15C6C       CIN1_TO_COUT1_DELAY     0.277                 15.969  2       
s3/n383                                                      NET DELAY               0.000                 15.969  2       
s3/add_11_add_5_23/CI0->s3/add_11_add_5_23/CO0
                                          SLICE_R15C6D       CIN0_TO_COUT0_DELAY     0.277                 16.246  2       
s3/n877                                                      NET DELAY               0.000                 16.246  2       
s3/add_11_add_5_23/CI1->s3/add_11_add_5_23/CO1
                                          SLICE_R15C6D       CIN1_TO_COUT1_DELAY     0.277                 16.523  2       
s3/n385                                                      NET DELAY               0.555                 17.078  2       
s3/add_11_add_5_25/CI0->s3/add_11_add_5_25/CO0
                                          SLICE_R15C7A       CIN0_TO_COUT0_DELAY     0.277                 17.355  2       
s3/n880                                                      NET DELAY               0.000                 17.355  2       
s3/add_11_add_5_25/CI1->s3/add_11_add_5_25/CO1
                                          SLICE_R15C7A       CIN1_TO_COUT1_DELAY     0.277                 17.632  2       
s3/n387                                                      NET DELAY               0.000                 17.632  2       
s3/add_11_add_5_27/CI0->s3/add_11_add_5_27/CO0
                                          SLICE_R15C7B       CIN0_TO_COUT0_DELAY     0.277                 17.909  2       
s3/n883                                                      NET DELAY               0.000                 17.909  2       
s3/add_11_add_5_27/CI1->s3/add_11_add_5_27/CO1
                                          SLICE_R15C7B       CIN1_TO_COUT1_DELAY     0.277                 18.186  2       
s3/n389                                                      NET DELAY               0.000                 18.186  2       
s3/add_11_add_5_29/CI0->s3/add_11_add_5_29/CO0
                                          SLICE_R15C7C       CIN0_TO_COUT0_DELAY     0.277                 18.463  2       
s3/n886                                                      NET DELAY               0.000                 18.463  2       
s3/add_11_add_5_29/CI1->s3/add_11_add_5_29/CO1
                                          SLICE_R15C7C       CIN1_TO_COUT1_DELAY     0.277                 18.740  2       
s3/n391                                                      NET DELAY               0.000                 18.740  2       
s3/add_11_add_5_31/CI0->s3/add_11_add_5_31/CO0
                                          SLICE_R15C7D       CIN0_TO_COUT0_DELAY     0.277                 19.017  2       
s3/n889                                                      NET DELAY               0.000                 19.017  2       
s3/add_11_add_5_31/CI1->s3/add_11_add_5_31/CO1
                                          SLICE_R15C7D       CIN1_TO_COUT1_DELAY     0.277                 19.294  2       
s3/n393                                                      NET DELAY               1.216                 20.510  2       
s3/add_11_add_5_33/D0->s3/add_11_add_5_33/S0
                                          SLICE_R15C8A       D0_TO_F0_DELAY          0.449                 20.959  1       
s3/n167[31]                                                  NET DELAY               2.168                 23.127  1       
s3/i217_2_lut/A->s3/i217_2_lut/Z          SLICE_R15C8B       D1_TO_F1_DELAY          0.476                 23.603  1       
s3/n117[31]                                                  NET DELAY               0.000                 23.603  1       
s3/count__i31/D                                              ENDPOINT                0.000                 23.603  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  19      
s3/int_osc                                                   NET DELAY               5.499                 47.165  19      
{s3/count__i30/CK   s3/count__i31/CK}                        CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(23.602)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       23.364  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : s3/count__i0/Q  (SLICE_R14C4D)
Path End         : s3/count__i30/D  (SLICE_R15C8B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 33
Delay Ratio      : 38.0% (route), 62.0% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 24.196 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  19      
s3/int_osc                                                   NET DELAY               5.499                  5.499  19      
{s3/count__i1/CK   s3/count__i0/CK}                          CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
s3/count__i0/CK->s3/count__i0/Q           SLICE_R14C4D       CLK_TO_Q1_DELAY         1.388                  6.887  1       
s3/count[0]                                                  NET DELAY               2.075                  8.962  1       
s3/add_11_add_5_1/B1->s3/add_11_add_5_1/CO1
                                          SLICE_R15C4A       B1_TO_COUT1_DELAY       0.357                  9.319  2       
s3/n363                                                      NET DELAY               0.000                  9.319  2       
s3/add_11_add_5_3/CI0->s3/add_11_add_5_3/CO0
                                          SLICE_R15C4B       CIN0_TO_COUT0_DELAY     0.277                  9.596  2       
s3/n847                                                      NET DELAY               0.000                  9.596  2       
s3/add_11_add_5_3/CI1->s3/add_11_add_5_3/CO1
                                          SLICE_R15C4B       CIN1_TO_COUT1_DELAY     0.277                  9.873  2       
s3/n365                                                      NET DELAY               0.000                  9.873  2       
s3/add_11_add_5_5/CI0->s3/add_11_add_5_5/CO0
                                          SLICE_R15C4C       CIN0_TO_COUT0_DELAY     0.277                 10.150  2       
s3/n850                                                      NET DELAY               0.000                 10.150  2       
s3/add_11_add_5_5/CI1->s3/add_11_add_5_5/CO1
                                          SLICE_R15C4C       CIN1_TO_COUT1_DELAY     0.277                 10.427  2       
s3/n367                                                      NET DELAY               0.000                 10.427  2       
s3/add_11_add_5_7/CI0->s3/add_11_add_5_7/CO0
                                          SLICE_R15C4D       CIN0_TO_COUT0_DELAY     0.277                 10.704  2       
s3/n853                                                      NET DELAY               0.000                 10.704  2       
s3/add_11_add_5_7/CI1->s3/add_11_add_5_7/CO1
                                          SLICE_R15C4D       CIN1_TO_COUT1_DELAY     0.277                 10.981  2       
s3/n369                                                      NET DELAY               0.555                 11.536  2       
s3/add_11_add_5_9/CI0->s3/add_11_add_5_9/CO0
                                          SLICE_R15C5A       CIN0_TO_COUT0_DELAY     0.277                 11.813  2       
s3/n856                                                      NET DELAY               0.000                 11.813  2       
s3/add_11_add_5_9/CI1->s3/add_11_add_5_9/CO1
                                          SLICE_R15C5A       CIN1_TO_COUT1_DELAY     0.277                 12.090  2       
s3/n371                                                      NET DELAY               0.000                 12.090  2       
s3/add_11_add_5_11/CI0->s3/add_11_add_5_11/CO0
                                          SLICE_R15C5B       CIN0_TO_COUT0_DELAY     0.277                 12.367  2       
s3/n859                                                      NET DELAY               0.000                 12.367  2       
s3/add_11_add_5_11/CI1->s3/add_11_add_5_11/CO1
                                          SLICE_R15C5B       CIN1_TO_COUT1_DELAY     0.277                 12.644  2       
s3/n373                                                      NET DELAY               0.000                 12.644  2       
s3/add_11_add_5_13/CI0->s3/add_11_add_5_13/CO0
                                          SLICE_R15C5C       CIN0_TO_COUT0_DELAY     0.277                 12.921  2       
s3/n862                                                      NET DELAY               0.000                 12.921  2       
s3/add_11_add_5_13/CI1->s3/add_11_add_5_13/CO1
                                          SLICE_R15C5C       CIN1_TO_COUT1_DELAY     0.277                 13.198  2       
s3/n375                                                      NET DELAY               0.000                 13.198  2       
s3/add_11_add_5_15/CI0->s3/add_11_add_5_15/CO0
                                          SLICE_R15C5D       CIN0_TO_COUT0_DELAY     0.277                 13.475  2       
s3/n865                                                      NET DELAY               0.000                 13.475  2       
s3/add_11_add_5_15/CI1->s3/add_11_add_5_15/CO1
                                          SLICE_R15C5D       CIN1_TO_COUT1_DELAY     0.277                 13.752  2       
s3/n377                                                      NET DELAY               0.555                 14.307  2       
s3/add_11_add_5_17/CI0->s3/add_11_add_5_17/CO0
                                          SLICE_R15C6A       CIN0_TO_COUT0_DELAY     0.277                 14.584  2       
s3/n868                                                      NET DELAY               0.000                 14.584  2       
s3/add_11_add_5_17/CI1->s3/add_11_add_5_17/CO1
                                          SLICE_R15C6A       CIN1_TO_COUT1_DELAY     0.277                 14.861  2       
s3/n379                                                      NET DELAY               0.000                 14.861  2       
s3/add_11_add_5_19/CI0->s3/add_11_add_5_19/CO0
                                          SLICE_R15C6B       CIN0_TO_COUT0_DELAY     0.277                 15.138  2       
s3/n871                                                      NET DELAY               0.000                 15.138  2       
s3/add_11_add_5_19/CI1->s3/add_11_add_5_19/CO1
                                          SLICE_R15C6B       CIN1_TO_COUT1_DELAY     0.277                 15.415  2       
s3/n381                                                      NET DELAY               0.000                 15.415  2       
s3/add_11_add_5_21/CI0->s3/add_11_add_5_21/CO0
                                          SLICE_R15C6C       CIN0_TO_COUT0_DELAY     0.277                 15.692  2       
s3/n874                                                      NET DELAY               0.000                 15.692  2       
s3/add_11_add_5_21/CI1->s3/add_11_add_5_21/CO1
                                          SLICE_R15C6C       CIN1_TO_COUT1_DELAY     0.277                 15.969  2       
s3/n383                                                      NET DELAY               0.000                 15.969  2       
s3/add_11_add_5_23/CI0->s3/add_11_add_5_23/CO0
                                          SLICE_R15C6D       CIN0_TO_COUT0_DELAY     0.277                 16.246  2       
s3/n877                                                      NET DELAY               0.000                 16.246  2       
s3/add_11_add_5_23/CI1->s3/add_11_add_5_23/CO1
                                          SLICE_R15C6D       CIN1_TO_COUT1_DELAY     0.277                 16.523  2       
s3/n385                                                      NET DELAY               0.555                 17.078  2       
s3/add_11_add_5_25/CI0->s3/add_11_add_5_25/CO0
                                          SLICE_R15C7A       CIN0_TO_COUT0_DELAY     0.277                 17.355  2       
s3/n880                                                      NET DELAY               0.000                 17.355  2       
s3/add_11_add_5_25/CI1->s3/add_11_add_5_25/CO1
                                          SLICE_R15C7A       CIN1_TO_COUT1_DELAY     0.277                 17.632  2       
s3/n387                                                      NET DELAY               0.000                 17.632  2       
s3/add_11_add_5_27/CI0->s3/add_11_add_5_27/CO0
                                          SLICE_R15C7B       CIN0_TO_COUT0_DELAY     0.277                 17.909  2       
s3/n883                                                      NET DELAY               0.000                 17.909  2       
s3/add_11_add_5_27/CI1->s3/add_11_add_5_27/CO1
                                          SLICE_R15C7B       CIN1_TO_COUT1_DELAY     0.277                 18.186  2       
s3/n389                                                      NET DELAY               0.000                 18.186  2       
s3/add_11_add_5_29/CI0->s3/add_11_add_5_29/CO0
                                          SLICE_R15C7C       CIN0_TO_COUT0_DELAY     0.277                 18.463  2       
s3/n886                                                      NET DELAY               0.000                 18.463  2       
s3/add_11_add_5_29/CI1->s3/add_11_add_5_29/CO1
                                          SLICE_R15C7C       CIN1_TO_COUT1_DELAY     0.277                 18.740  2       
s3/n391                                                      NET DELAY               0.000                 18.740  2       
s3/add_11_add_5_31/CI0->s3/add_11_add_5_31/CO0
                                          SLICE_R15C7D       CIN0_TO_COUT0_DELAY     0.277                 19.017  2       
s3/n889                                                      NET DELAY               0.661                 19.678  2       
s3/add_11_add_5_31/D1->s3/add_11_add_5_31/S1
                                          SLICE_R15C7D       D1_TO_F1_DELAY          0.449                 20.127  1       
s3/n167[30]                                                  NET DELAY               2.168                 22.295  1       
s3/i216_2_lut/A->s3/i216_2_lut/Z          SLICE_R15C8B       D0_TO_F0_DELAY          0.476                 22.771  1       
s3/n117[30]                                                  NET DELAY               0.000                 22.771  1       
s3/count__i30/D                                              ENDPOINT                0.000                 22.771  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  19      
s3/int_osc                                                   NET DELAY               5.499                 47.165  19      
{s3/count__i30/CK   s3/count__i31/CK}                        CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(22.770)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       24.196  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : s3/count__i0/Q  (SLICE_R14C4D)
Path End         : s3/count__i29/D  (SLICE_R14C7A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 32
Delay Ratio      : 38.7% (route), 61.3% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 24.473 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  19      
s3/int_osc                                                   NET DELAY               5.499                  5.499  19      
{s3/count__i1/CK   s3/count__i0/CK}                          CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
s3/count__i0/CK->s3/count__i0/Q           SLICE_R14C4D       CLK_TO_Q1_DELAY         1.388                  6.887  1       
s3/count[0]                                                  NET DELAY               2.075                  8.962  1       
s3/add_11_add_5_1/B1->s3/add_11_add_5_1/CO1
                                          SLICE_R15C4A       B1_TO_COUT1_DELAY       0.357                  9.319  2       
s3/n363                                                      NET DELAY               0.000                  9.319  2       
s3/add_11_add_5_3/CI0->s3/add_11_add_5_3/CO0
                                          SLICE_R15C4B       CIN0_TO_COUT0_DELAY     0.277                  9.596  2       
s3/n847                                                      NET DELAY               0.000                  9.596  2       
s3/add_11_add_5_3/CI1->s3/add_11_add_5_3/CO1
                                          SLICE_R15C4B       CIN1_TO_COUT1_DELAY     0.277                  9.873  2       
s3/n365                                                      NET DELAY               0.000                  9.873  2       
s3/add_11_add_5_5/CI0->s3/add_11_add_5_5/CO0
                                          SLICE_R15C4C       CIN0_TO_COUT0_DELAY     0.277                 10.150  2       
s3/n850                                                      NET DELAY               0.000                 10.150  2       
s3/add_11_add_5_5/CI1->s3/add_11_add_5_5/CO1
                                          SLICE_R15C4C       CIN1_TO_COUT1_DELAY     0.277                 10.427  2       
s3/n367                                                      NET DELAY               0.000                 10.427  2       
s3/add_11_add_5_7/CI0->s3/add_11_add_5_7/CO0
                                          SLICE_R15C4D       CIN0_TO_COUT0_DELAY     0.277                 10.704  2       
s3/n853                                                      NET DELAY               0.000                 10.704  2       
s3/add_11_add_5_7/CI1->s3/add_11_add_5_7/CO1
                                          SLICE_R15C4D       CIN1_TO_COUT1_DELAY     0.277                 10.981  2       
s3/n369                                                      NET DELAY               0.555                 11.536  2       
s3/add_11_add_5_9/CI0->s3/add_11_add_5_9/CO0
                                          SLICE_R15C5A       CIN0_TO_COUT0_DELAY     0.277                 11.813  2       
s3/n856                                                      NET DELAY               0.000                 11.813  2       
s3/add_11_add_5_9/CI1->s3/add_11_add_5_9/CO1
                                          SLICE_R15C5A       CIN1_TO_COUT1_DELAY     0.277                 12.090  2       
s3/n371                                                      NET DELAY               0.000                 12.090  2       
s3/add_11_add_5_11/CI0->s3/add_11_add_5_11/CO0
                                          SLICE_R15C5B       CIN0_TO_COUT0_DELAY     0.277                 12.367  2       
s3/n859                                                      NET DELAY               0.000                 12.367  2       
s3/add_11_add_5_11/CI1->s3/add_11_add_5_11/CO1
                                          SLICE_R15C5B       CIN1_TO_COUT1_DELAY     0.277                 12.644  2       
s3/n373                                                      NET DELAY               0.000                 12.644  2       
s3/add_11_add_5_13/CI0->s3/add_11_add_5_13/CO0
                                          SLICE_R15C5C       CIN0_TO_COUT0_DELAY     0.277                 12.921  2       
s3/n862                                                      NET DELAY               0.000                 12.921  2       
s3/add_11_add_5_13/CI1->s3/add_11_add_5_13/CO1
                                          SLICE_R15C5C       CIN1_TO_COUT1_DELAY     0.277                 13.198  2       
s3/n375                                                      NET DELAY               0.000                 13.198  2       
s3/add_11_add_5_15/CI0->s3/add_11_add_5_15/CO0
                                          SLICE_R15C5D       CIN0_TO_COUT0_DELAY     0.277                 13.475  2       
s3/n865                                                      NET DELAY               0.000                 13.475  2       
s3/add_11_add_5_15/CI1->s3/add_11_add_5_15/CO1
                                          SLICE_R15C5D       CIN1_TO_COUT1_DELAY     0.277                 13.752  2       
s3/n377                                                      NET DELAY               0.555                 14.307  2       
s3/add_11_add_5_17/CI0->s3/add_11_add_5_17/CO0
                                          SLICE_R15C6A       CIN0_TO_COUT0_DELAY     0.277                 14.584  2       
s3/n868                                                      NET DELAY               0.000                 14.584  2       
s3/add_11_add_5_17/CI1->s3/add_11_add_5_17/CO1
                                          SLICE_R15C6A       CIN1_TO_COUT1_DELAY     0.277                 14.861  2       
s3/n379                                                      NET DELAY               0.000                 14.861  2       
s3/add_11_add_5_19/CI0->s3/add_11_add_5_19/CO0
                                          SLICE_R15C6B       CIN0_TO_COUT0_DELAY     0.277                 15.138  2       
s3/n871                                                      NET DELAY               0.000                 15.138  2       
s3/add_11_add_5_19/CI1->s3/add_11_add_5_19/CO1
                                          SLICE_R15C6B       CIN1_TO_COUT1_DELAY     0.277                 15.415  2       
s3/n381                                                      NET DELAY               0.000                 15.415  2       
s3/add_11_add_5_21/CI0->s3/add_11_add_5_21/CO0
                                          SLICE_R15C6C       CIN0_TO_COUT0_DELAY     0.277                 15.692  2       
s3/n874                                                      NET DELAY               0.000                 15.692  2       
s3/add_11_add_5_21/CI1->s3/add_11_add_5_21/CO1
                                          SLICE_R15C6C       CIN1_TO_COUT1_DELAY     0.277                 15.969  2       
s3/n383                                                      NET DELAY               0.000                 15.969  2       
s3/add_11_add_5_23/CI0->s3/add_11_add_5_23/CO0
                                          SLICE_R15C6D       CIN0_TO_COUT0_DELAY     0.277                 16.246  2       
s3/n877                                                      NET DELAY               0.000                 16.246  2       
s3/add_11_add_5_23/CI1->s3/add_11_add_5_23/CO1
                                          SLICE_R15C6D       CIN1_TO_COUT1_DELAY     0.277                 16.523  2       
s3/n385                                                      NET DELAY               0.555                 17.078  2       
s3/add_11_add_5_25/CI0->s3/add_11_add_5_25/CO0
                                          SLICE_R15C7A       CIN0_TO_COUT0_DELAY     0.277                 17.355  2       
s3/n880                                                      NET DELAY               0.000                 17.355  2       
s3/add_11_add_5_25/CI1->s3/add_11_add_5_25/CO1
                                          SLICE_R15C7A       CIN1_TO_COUT1_DELAY     0.277                 17.632  2       
s3/n387                                                      NET DELAY               0.000                 17.632  2       
s3/add_11_add_5_27/CI0->s3/add_11_add_5_27/CO0
                                          SLICE_R15C7B       CIN0_TO_COUT0_DELAY     0.277                 17.909  2       
s3/n883                                                      NET DELAY               0.000                 17.909  2       
s3/add_11_add_5_27/CI1->s3/add_11_add_5_27/CO1
                                          SLICE_R15C7B       CIN1_TO_COUT1_DELAY     0.277                 18.186  2       
s3/n389                                                      NET DELAY               0.000                 18.186  2       
s3/add_11_add_5_29/CI0->s3/add_11_add_5_29/CO0
                                          SLICE_R15C7C       CIN0_TO_COUT0_DELAY     0.277                 18.463  2       
s3/n886                                                      NET DELAY               0.000                 18.463  2       
s3/add_11_add_5_29/CI1->s3/add_11_add_5_29/CO1
                                          SLICE_R15C7C       CIN1_TO_COUT1_DELAY     0.277                 18.740  2       
s3/n391                                                      NET DELAY               0.661                 19.401  2       
s3/add_11_add_5_31/D0->s3/add_11_add_5_31/S0
                                          SLICE_R15C7D       D0_TO_F0_DELAY          0.449                 19.850  1       
s3/n167[29]                                                  NET DELAY               2.168                 22.018  1       
s3/i215_2_lut/A->s3/i215_2_lut/Z          SLICE_R14C7A       D1_TO_F1_DELAY          0.476                 22.494  1       
s3/n117[29]                                                  NET DELAY               0.000                 22.494  1       
s3/count__i29/D                                              ENDPOINT                0.000                 22.494  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  19      
s3/int_osc                                                   NET DELAY               5.499                 47.165  19      
{s3/count__i28/CK   s3/count__i29/CK}                        CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(22.493)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       24.473  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : s3/count__i0/Q  (SLICE_R14C4D)
Path End         : s3/count__i26/D  (SLICE_R15C8C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 29
Delay Ratio      : 42.7% (route), 57.3% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 24.709 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  19      
s3/int_osc                                                   NET DELAY               5.499                  5.499  19      
{s3/count__i1/CK   s3/count__i0/CK}                          CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
s3/count__i0/CK->s3/count__i0/Q           SLICE_R14C4D       CLK_TO_Q1_DELAY         1.388                  6.887  1       
s3/count[0]                                                  NET DELAY               2.075                  8.962  1       
s3/add_11_add_5_1/B1->s3/add_11_add_5_1/CO1
                                          SLICE_R15C4A       B1_TO_COUT1_DELAY       0.357                  9.319  2       
s3/n363                                                      NET DELAY               0.000                  9.319  2       
s3/add_11_add_5_3/CI0->s3/add_11_add_5_3/CO0
                                          SLICE_R15C4B       CIN0_TO_COUT0_DELAY     0.277                  9.596  2       
s3/n847                                                      NET DELAY               0.000                  9.596  2       
s3/add_11_add_5_3/CI1->s3/add_11_add_5_3/CO1
                                          SLICE_R15C4B       CIN1_TO_COUT1_DELAY     0.277                  9.873  2       
s3/n365                                                      NET DELAY               0.000                  9.873  2       
s3/add_11_add_5_5/CI0->s3/add_11_add_5_5/CO0
                                          SLICE_R15C4C       CIN0_TO_COUT0_DELAY     0.277                 10.150  2       
s3/n850                                                      NET DELAY               0.000                 10.150  2       
s3/add_11_add_5_5/CI1->s3/add_11_add_5_5/CO1
                                          SLICE_R15C4C       CIN1_TO_COUT1_DELAY     0.277                 10.427  2       
s3/n367                                                      NET DELAY               0.000                 10.427  2       
s3/add_11_add_5_7/CI0->s3/add_11_add_5_7/CO0
                                          SLICE_R15C4D       CIN0_TO_COUT0_DELAY     0.277                 10.704  2       
s3/n853                                                      NET DELAY               0.000                 10.704  2       
s3/add_11_add_5_7/CI1->s3/add_11_add_5_7/CO1
                                          SLICE_R15C4D       CIN1_TO_COUT1_DELAY     0.277                 10.981  2       
s3/n369                                                      NET DELAY               0.555                 11.536  2       
s3/add_11_add_5_9/CI0->s3/add_11_add_5_9/CO0
                                          SLICE_R15C5A       CIN0_TO_COUT0_DELAY     0.277                 11.813  2       
s3/n856                                                      NET DELAY               0.000                 11.813  2       
s3/add_11_add_5_9/CI1->s3/add_11_add_5_9/CO1
                                          SLICE_R15C5A       CIN1_TO_COUT1_DELAY     0.277                 12.090  2       
s3/n371                                                      NET DELAY               0.000                 12.090  2       
s3/add_11_add_5_11/CI0->s3/add_11_add_5_11/CO0
                                          SLICE_R15C5B       CIN0_TO_COUT0_DELAY     0.277                 12.367  2       
s3/n859                                                      NET DELAY               0.000                 12.367  2       
s3/add_11_add_5_11/CI1->s3/add_11_add_5_11/CO1
                                          SLICE_R15C5B       CIN1_TO_COUT1_DELAY     0.277                 12.644  2       
s3/n373                                                      NET DELAY               0.000                 12.644  2       
s3/add_11_add_5_13/CI0->s3/add_11_add_5_13/CO0
                                          SLICE_R15C5C       CIN0_TO_COUT0_DELAY     0.277                 12.921  2       
s3/n862                                                      NET DELAY               0.000                 12.921  2       
s3/add_11_add_5_13/CI1->s3/add_11_add_5_13/CO1
                                          SLICE_R15C5C       CIN1_TO_COUT1_DELAY     0.277                 13.198  2       
s3/n375                                                      NET DELAY               0.000                 13.198  2       
s3/add_11_add_5_15/CI0->s3/add_11_add_5_15/CO0
                                          SLICE_R15C5D       CIN0_TO_COUT0_DELAY     0.277                 13.475  2       
s3/n865                                                      NET DELAY               0.000                 13.475  2       
s3/add_11_add_5_15/CI1->s3/add_11_add_5_15/CO1
                                          SLICE_R15C5D       CIN1_TO_COUT1_DELAY     0.277                 13.752  2       
s3/n377                                                      NET DELAY               0.555                 14.307  2       
s3/add_11_add_5_17/CI0->s3/add_11_add_5_17/CO0
                                          SLICE_R15C6A       CIN0_TO_COUT0_DELAY     0.277                 14.584  2       
s3/n868                                                      NET DELAY               0.000                 14.584  2       
s3/add_11_add_5_17/CI1->s3/add_11_add_5_17/CO1
                                          SLICE_R15C6A       CIN1_TO_COUT1_DELAY     0.277                 14.861  2       
s3/n379                                                      NET DELAY               0.000                 14.861  2       
s3/add_11_add_5_19/CI0->s3/add_11_add_5_19/CO0
                                          SLICE_R15C6B       CIN0_TO_COUT0_DELAY     0.277                 15.138  2       
s3/n871                                                      NET DELAY               0.000                 15.138  2       
s3/add_11_add_5_19/CI1->s3/add_11_add_5_19/CO1
                                          SLICE_R15C6B       CIN1_TO_COUT1_DELAY     0.277                 15.415  2       
s3/n381                                                      NET DELAY               0.000                 15.415  2       
s3/add_11_add_5_21/CI0->s3/add_11_add_5_21/CO0
                                          SLICE_R15C6C       CIN0_TO_COUT0_DELAY     0.277                 15.692  2       
s3/n874                                                      NET DELAY               0.000                 15.692  2       
s3/add_11_add_5_21/CI1->s3/add_11_add_5_21/CO1
                                          SLICE_R15C6C       CIN1_TO_COUT1_DELAY     0.277                 15.969  2       
s3/n383                                                      NET DELAY               0.000                 15.969  2       
s3/add_11_add_5_23/CI0->s3/add_11_add_5_23/CO0
                                          SLICE_R15C6D       CIN0_TO_COUT0_DELAY     0.277                 16.246  2       
s3/n877                                                      NET DELAY               0.000                 16.246  2       
s3/add_11_add_5_23/CI1->s3/add_11_add_5_23/CO1
                                          SLICE_R15C6D       CIN1_TO_COUT1_DELAY     0.277                 16.523  2       
s3/n385                                                      NET DELAY               0.555                 17.078  2       
s3/add_11_add_5_25/CI0->s3/add_11_add_5_25/CO0
                                          SLICE_R15C7A       CIN0_TO_COUT0_DELAY     0.277                 17.355  2       
s3/n880                                                      NET DELAY               0.000                 17.355  2       
s3/add_11_add_5_25/CI1->s3/add_11_add_5_25/CO1
                                          SLICE_R15C7A       CIN1_TO_COUT1_DELAY     0.277                 17.632  2       
s3/n387                                                      NET DELAY               0.000                 17.632  2       
s3/add_11_add_5_27/CI0->s3/add_11_add_5_27/CO0
                                          SLICE_R15C7B       CIN0_TO_COUT0_DELAY     0.277                 17.909  2       
s3/n883                                                      NET DELAY               0.661                 18.570  2       
s3/add_11_add_5_27/D1->s3/add_11_add_5_27/S1
                                          SLICE_R15C7B       D1_TO_F1_DELAY          0.449                 19.019  1       
s3/n167[26]                                                  NET DELAY               2.763                 21.782  1       
s3/i212_2_lut/A->s3/i212_2_lut/Z          SLICE_R15C8C       D0_TO_F0_DELAY          0.476                 22.258  1       
s3/n117[26]                                                  NET DELAY               0.000                 22.258  1       
s3/count__i26/D                                              ENDPOINT                0.000                 22.258  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  19      
s3/int_osc                                                   NET DELAY               5.499                 47.165  19      
{s3/count__i26/CK   s3/count__i27/CK}                        CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(22.257)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       24.709  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : s3/count__i0/Q  (SLICE_R14C4D)
Path End         : s3/count__i28/D  (SLICE_R14C7A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 31
Delay Ratio      : 39.3% (route), 60.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 24.750 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  19      
s3/int_osc                                                   NET DELAY               5.499                  5.499  19      
{s3/count__i1/CK   s3/count__i0/CK}                          CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
s3/count__i0/CK->s3/count__i0/Q           SLICE_R14C4D       CLK_TO_Q1_DELAY         1.388                  6.887  1       
s3/count[0]                                                  NET DELAY               2.075                  8.962  1       
s3/add_11_add_5_1/B1->s3/add_11_add_5_1/CO1
                                          SLICE_R15C4A       B1_TO_COUT1_DELAY       0.357                  9.319  2       
s3/n363                                                      NET DELAY               0.000                  9.319  2       
s3/add_11_add_5_3/CI0->s3/add_11_add_5_3/CO0
                                          SLICE_R15C4B       CIN0_TO_COUT0_DELAY     0.277                  9.596  2       
s3/n847                                                      NET DELAY               0.000                  9.596  2       
s3/add_11_add_5_3/CI1->s3/add_11_add_5_3/CO1
                                          SLICE_R15C4B       CIN1_TO_COUT1_DELAY     0.277                  9.873  2       
s3/n365                                                      NET DELAY               0.000                  9.873  2       
s3/add_11_add_5_5/CI0->s3/add_11_add_5_5/CO0
                                          SLICE_R15C4C       CIN0_TO_COUT0_DELAY     0.277                 10.150  2       
s3/n850                                                      NET DELAY               0.000                 10.150  2       
s3/add_11_add_5_5/CI1->s3/add_11_add_5_5/CO1
                                          SLICE_R15C4C       CIN1_TO_COUT1_DELAY     0.277                 10.427  2       
s3/n367                                                      NET DELAY               0.000                 10.427  2       
s3/add_11_add_5_7/CI0->s3/add_11_add_5_7/CO0
                                          SLICE_R15C4D       CIN0_TO_COUT0_DELAY     0.277                 10.704  2       
s3/n853                                                      NET DELAY               0.000                 10.704  2       
s3/add_11_add_5_7/CI1->s3/add_11_add_5_7/CO1
                                          SLICE_R15C4D       CIN1_TO_COUT1_DELAY     0.277                 10.981  2       
s3/n369                                                      NET DELAY               0.555                 11.536  2       
s3/add_11_add_5_9/CI0->s3/add_11_add_5_9/CO0
                                          SLICE_R15C5A       CIN0_TO_COUT0_DELAY     0.277                 11.813  2       
s3/n856                                                      NET DELAY               0.000                 11.813  2       
s3/add_11_add_5_9/CI1->s3/add_11_add_5_9/CO1
                                          SLICE_R15C5A       CIN1_TO_COUT1_DELAY     0.277                 12.090  2       
s3/n371                                                      NET DELAY               0.000                 12.090  2       
s3/add_11_add_5_11/CI0->s3/add_11_add_5_11/CO0
                                          SLICE_R15C5B       CIN0_TO_COUT0_DELAY     0.277                 12.367  2       
s3/n859                                                      NET DELAY               0.000                 12.367  2       
s3/add_11_add_5_11/CI1->s3/add_11_add_5_11/CO1
                                          SLICE_R15C5B       CIN1_TO_COUT1_DELAY     0.277                 12.644  2       
s3/n373                                                      NET DELAY               0.000                 12.644  2       
s3/add_11_add_5_13/CI0->s3/add_11_add_5_13/CO0
                                          SLICE_R15C5C       CIN0_TO_COUT0_DELAY     0.277                 12.921  2       
s3/n862                                                      NET DELAY               0.000                 12.921  2       
s3/add_11_add_5_13/CI1->s3/add_11_add_5_13/CO1
                                          SLICE_R15C5C       CIN1_TO_COUT1_DELAY     0.277                 13.198  2       
s3/n375                                                      NET DELAY               0.000                 13.198  2       
s3/add_11_add_5_15/CI0->s3/add_11_add_5_15/CO0
                                          SLICE_R15C5D       CIN0_TO_COUT0_DELAY     0.277                 13.475  2       
s3/n865                                                      NET DELAY               0.000                 13.475  2       
s3/add_11_add_5_15/CI1->s3/add_11_add_5_15/CO1
                                          SLICE_R15C5D       CIN1_TO_COUT1_DELAY     0.277                 13.752  2       
s3/n377                                                      NET DELAY               0.555                 14.307  2       
s3/add_11_add_5_17/CI0->s3/add_11_add_5_17/CO0
                                          SLICE_R15C6A       CIN0_TO_COUT0_DELAY     0.277                 14.584  2       
s3/n868                                                      NET DELAY               0.000                 14.584  2       
s3/add_11_add_5_17/CI1->s3/add_11_add_5_17/CO1
                                          SLICE_R15C6A       CIN1_TO_COUT1_DELAY     0.277                 14.861  2       
s3/n379                                                      NET DELAY               0.000                 14.861  2       
s3/add_11_add_5_19/CI0->s3/add_11_add_5_19/CO0
                                          SLICE_R15C6B       CIN0_TO_COUT0_DELAY     0.277                 15.138  2       
s3/n871                                                      NET DELAY               0.000                 15.138  2       
s3/add_11_add_5_19/CI1->s3/add_11_add_5_19/CO1
                                          SLICE_R15C6B       CIN1_TO_COUT1_DELAY     0.277                 15.415  2       
s3/n381                                                      NET DELAY               0.000                 15.415  2       
s3/add_11_add_5_21/CI0->s3/add_11_add_5_21/CO0
                                          SLICE_R15C6C       CIN0_TO_COUT0_DELAY     0.277                 15.692  2       
s3/n874                                                      NET DELAY               0.000                 15.692  2       
s3/add_11_add_5_21/CI1->s3/add_11_add_5_21/CO1
                                          SLICE_R15C6C       CIN1_TO_COUT1_DELAY     0.277                 15.969  2       
s3/n383                                                      NET DELAY               0.000                 15.969  2       
s3/add_11_add_5_23/CI0->s3/add_11_add_5_23/CO0
                                          SLICE_R15C6D       CIN0_TO_COUT0_DELAY     0.277                 16.246  2       
s3/n877                                                      NET DELAY               0.000                 16.246  2       
s3/add_11_add_5_23/CI1->s3/add_11_add_5_23/CO1
                                          SLICE_R15C6D       CIN1_TO_COUT1_DELAY     0.277                 16.523  2       
s3/n385                                                      NET DELAY               0.555                 17.078  2       
s3/add_11_add_5_25/CI0->s3/add_11_add_5_25/CO0
                                          SLICE_R15C7A       CIN0_TO_COUT0_DELAY     0.277                 17.355  2       
s3/n880                                                      NET DELAY               0.000                 17.355  2       
s3/add_11_add_5_25/CI1->s3/add_11_add_5_25/CO1
                                          SLICE_R15C7A       CIN1_TO_COUT1_DELAY     0.277                 17.632  2       
s3/n387                                                      NET DELAY               0.000                 17.632  2       
s3/add_11_add_5_27/CI0->s3/add_11_add_5_27/CO0
                                          SLICE_R15C7B       CIN0_TO_COUT0_DELAY     0.277                 17.909  2       
s3/n883                                                      NET DELAY               0.000                 17.909  2       
s3/add_11_add_5_27/CI1->s3/add_11_add_5_27/CO1
                                          SLICE_R15C7B       CIN1_TO_COUT1_DELAY     0.277                 18.186  2       
s3/n389                                                      NET DELAY               0.000                 18.186  2       
s3/add_11_add_5_29/CI0->s3/add_11_add_5_29/CO0
                                          SLICE_R15C7C       CIN0_TO_COUT0_DELAY     0.277                 18.463  2       
s3/n886                                                      NET DELAY               0.661                 19.124  2       
s3/add_11_add_5_29/D1->s3/add_11_add_5_29/S1
                                          SLICE_R15C7C       D1_TO_F1_DELAY          0.449                 19.573  1       
s3/n167[28]                                                  NET DELAY               2.168                 21.741  1       
s3/i214_2_lut/A->s3/i214_2_lut/Z          SLICE_R14C7A       D0_TO_F0_DELAY          0.476                 22.217  1       
s3/n117[28]                                                  NET DELAY               0.000                 22.217  1       
s3/count__i28/D                                              ENDPOINT                0.000                 22.217  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  19      
s3/int_osc                                                   NET DELAY               5.499                 47.165  19      
{s3/count__i28/CK   s3/count__i29/CK}                        CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(22.216)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       24.750  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : s3/count__i0/Q  (SLICE_R14C4D)
Path End         : s3/count__i27/D  (SLICE_R15C8C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 30
Delay Ratio      : 40.0% (route), 60.0% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 25.027 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  19      
s3/int_osc                                                   NET DELAY               5.499                  5.499  19      
{s3/count__i1/CK   s3/count__i0/CK}                          CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
s3/count__i0/CK->s3/count__i0/Q           SLICE_R14C4D       CLK_TO_Q1_DELAY         1.388                  6.887  1       
s3/count[0]                                                  NET DELAY               2.075                  8.962  1       
s3/add_11_add_5_1/B1->s3/add_11_add_5_1/CO1
                                          SLICE_R15C4A       B1_TO_COUT1_DELAY       0.357                  9.319  2       
s3/n363                                                      NET DELAY               0.000                  9.319  2       
s3/add_11_add_5_3/CI0->s3/add_11_add_5_3/CO0
                                          SLICE_R15C4B       CIN0_TO_COUT0_DELAY     0.277                  9.596  2       
s3/n847                                                      NET DELAY               0.000                  9.596  2       
s3/add_11_add_5_3/CI1->s3/add_11_add_5_3/CO1
                                          SLICE_R15C4B       CIN1_TO_COUT1_DELAY     0.277                  9.873  2       
s3/n365                                                      NET DELAY               0.000                  9.873  2       
s3/add_11_add_5_5/CI0->s3/add_11_add_5_5/CO0
                                          SLICE_R15C4C       CIN0_TO_COUT0_DELAY     0.277                 10.150  2       
s3/n850                                                      NET DELAY               0.000                 10.150  2       
s3/add_11_add_5_5/CI1->s3/add_11_add_5_5/CO1
                                          SLICE_R15C4C       CIN1_TO_COUT1_DELAY     0.277                 10.427  2       
s3/n367                                                      NET DELAY               0.000                 10.427  2       
s3/add_11_add_5_7/CI0->s3/add_11_add_5_7/CO0
                                          SLICE_R15C4D       CIN0_TO_COUT0_DELAY     0.277                 10.704  2       
s3/n853                                                      NET DELAY               0.000                 10.704  2       
s3/add_11_add_5_7/CI1->s3/add_11_add_5_7/CO1
                                          SLICE_R15C4D       CIN1_TO_COUT1_DELAY     0.277                 10.981  2       
s3/n369                                                      NET DELAY               0.555                 11.536  2       
s3/add_11_add_5_9/CI0->s3/add_11_add_5_9/CO0
                                          SLICE_R15C5A       CIN0_TO_COUT0_DELAY     0.277                 11.813  2       
s3/n856                                                      NET DELAY               0.000                 11.813  2       
s3/add_11_add_5_9/CI1->s3/add_11_add_5_9/CO1
                                          SLICE_R15C5A       CIN1_TO_COUT1_DELAY     0.277                 12.090  2       
s3/n371                                                      NET DELAY               0.000                 12.090  2       
s3/add_11_add_5_11/CI0->s3/add_11_add_5_11/CO0
                                          SLICE_R15C5B       CIN0_TO_COUT0_DELAY     0.277                 12.367  2       
s3/n859                                                      NET DELAY               0.000                 12.367  2       
s3/add_11_add_5_11/CI1->s3/add_11_add_5_11/CO1
                                          SLICE_R15C5B       CIN1_TO_COUT1_DELAY     0.277                 12.644  2       
s3/n373                                                      NET DELAY               0.000                 12.644  2       
s3/add_11_add_5_13/CI0->s3/add_11_add_5_13/CO0
                                          SLICE_R15C5C       CIN0_TO_COUT0_DELAY     0.277                 12.921  2       
s3/n862                                                      NET DELAY               0.000                 12.921  2       
s3/add_11_add_5_13/CI1->s3/add_11_add_5_13/CO1
                                          SLICE_R15C5C       CIN1_TO_COUT1_DELAY     0.277                 13.198  2       
s3/n375                                                      NET DELAY               0.000                 13.198  2       
s3/add_11_add_5_15/CI0->s3/add_11_add_5_15/CO0
                                          SLICE_R15C5D       CIN0_TO_COUT0_DELAY     0.277                 13.475  2       
s3/n865                                                      NET DELAY               0.000                 13.475  2       
s3/add_11_add_5_15/CI1->s3/add_11_add_5_15/CO1
                                          SLICE_R15C5D       CIN1_TO_COUT1_DELAY     0.277                 13.752  2       
s3/n377                                                      NET DELAY               0.555                 14.307  2       
s3/add_11_add_5_17/CI0->s3/add_11_add_5_17/CO0
                                          SLICE_R15C6A       CIN0_TO_COUT0_DELAY     0.277                 14.584  2       
s3/n868                                                      NET DELAY               0.000                 14.584  2       
s3/add_11_add_5_17/CI1->s3/add_11_add_5_17/CO1
                                          SLICE_R15C6A       CIN1_TO_COUT1_DELAY     0.277                 14.861  2       
s3/n379                                                      NET DELAY               0.000                 14.861  2       
s3/add_11_add_5_19/CI0->s3/add_11_add_5_19/CO0
                                          SLICE_R15C6B       CIN0_TO_COUT0_DELAY     0.277                 15.138  2       
s3/n871                                                      NET DELAY               0.000                 15.138  2       
s3/add_11_add_5_19/CI1->s3/add_11_add_5_19/CO1
                                          SLICE_R15C6B       CIN1_TO_COUT1_DELAY     0.277                 15.415  2       
s3/n381                                                      NET DELAY               0.000                 15.415  2       
s3/add_11_add_5_21/CI0->s3/add_11_add_5_21/CO0
                                          SLICE_R15C6C       CIN0_TO_COUT0_DELAY     0.277                 15.692  2       
s3/n874                                                      NET DELAY               0.000                 15.692  2       
s3/add_11_add_5_21/CI1->s3/add_11_add_5_21/CO1
                                          SLICE_R15C6C       CIN1_TO_COUT1_DELAY     0.277                 15.969  2       
s3/n383                                                      NET DELAY               0.000                 15.969  2       
s3/add_11_add_5_23/CI0->s3/add_11_add_5_23/CO0
                                          SLICE_R15C6D       CIN0_TO_COUT0_DELAY     0.277                 16.246  2       
s3/n877                                                      NET DELAY               0.000                 16.246  2       
s3/add_11_add_5_23/CI1->s3/add_11_add_5_23/CO1
                                          SLICE_R15C6D       CIN1_TO_COUT1_DELAY     0.277                 16.523  2       
s3/n385                                                      NET DELAY               0.555                 17.078  2       
s3/add_11_add_5_25/CI0->s3/add_11_add_5_25/CO0
                                          SLICE_R15C7A       CIN0_TO_COUT0_DELAY     0.277                 17.355  2       
s3/n880                                                      NET DELAY               0.000                 17.355  2       
s3/add_11_add_5_25/CI1->s3/add_11_add_5_25/CO1
                                          SLICE_R15C7A       CIN1_TO_COUT1_DELAY     0.277                 17.632  2       
s3/n387                                                      NET DELAY               0.000                 17.632  2       
s3/add_11_add_5_27/CI0->s3/add_11_add_5_27/CO0
                                          SLICE_R15C7B       CIN0_TO_COUT0_DELAY     0.277                 17.909  2       
s3/n883                                                      NET DELAY               0.000                 17.909  2       
s3/add_11_add_5_27/CI1->s3/add_11_add_5_27/CO1
                                          SLICE_R15C7B       CIN1_TO_COUT1_DELAY     0.277                 18.186  2       
s3/n389                                                      NET DELAY               0.661                 18.847  2       
s3/add_11_add_5_29/D0->s3/add_11_add_5_29/S0
                                          SLICE_R15C7C       D0_TO_F0_DELAY          0.449                 19.296  1       
s3/n167[27]                                                  NET DELAY               2.168                 21.464  1       
s3/i213_2_lut/A->s3/i213_2_lut/Z          SLICE_R15C8C       D1_TO_F1_DELAY          0.476                 21.940  1       
s3/n117[27]                                                  NET DELAY               0.000                 21.940  1       
s3/count__i27/D                                              ENDPOINT                0.000                 21.940  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  19      
s3/int_osc                                                   NET DELAY               5.499                 47.165  19      
{s3/count__i26/CK   s3/count__i27/CK}                        CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(21.939)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       25.027  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : s3/count__i0/Q  (SLICE_R14C4D)
Path End         : s3/count__i25/D  (SLICE_R14C7D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 28
Delay Ratio      : 41.3% (route), 58.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 25.581 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  19      
s3/int_osc                                                   NET DELAY               5.499                  5.499  19      
{s3/count__i1/CK   s3/count__i0/CK}                          CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
s3/count__i0/CK->s3/count__i0/Q           SLICE_R14C4D       CLK_TO_Q1_DELAY         1.388                  6.887  1       
s3/count[0]                                                  NET DELAY               2.075                  8.962  1       
s3/add_11_add_5_1/B1->s3/add_11_add_5_1/CO1
                                          SLICE_R15C4A       B1_TO_COUT1_DELAY       0.357                  9.319  2       
s3/n363                                                      NET DELAY               0.000                  9.319  2       
s3/add_11_add_5_3/CI0->s3/add_11_add_5_3/CO0
                                          SLICE_R15C4B       CIN0_TO_COUT0_DELAY     0.277                  9.596  2       
s3/n847                                                      NET DELAY               0.000                  9.596  2       
s3/add_11_add_5_3/CI1->s3/add_11_add_5_3/CO1
                                          SLICE_R15C4B       CIN1_TO_COUT1_DELAY     0.277                  9.873  2       
s3/n365                                                      NET DELAY               0.000                  9.873  2       
s3/add_11_add_5_5/CI0->s3/add_11_add_5_5/CO0
                                          SLICE_R15C4C       CIN0_TO_COUT0_DELAY     0.277                 10.150  2       
s3/n850                                                      NET DELAY               0.000                 10.150  2       
s3/add_11_add_5_5/CI1->s3/add_11_add_5_5/CO1
                                          SLICE_R15C4C       CIN1_TO_COUT1_DELAY     0.277                 10.427  2       
s3/n367                                                      NET DELAY               0.000                 10.427  2       
s3/add_11_add_5_7/CI0->s3/add_11_add_5_7/CO0
                                          SLICE_R15C4D       CIN0_TO_COUT0_DELAY     0.277                 10.704  2       
s3/n853                                                      NET DELAY               0.000                 10.704  2       
s3/add_11_add_5_7/CI1->s3/add_11_add_5_7/CO1
                                          SLICE_R15C4D       CIN1_TO_COUT1_DELAY     0.277                 10.981  2       
s3/n369                                                      NET DELAY               0.555                 11.536  2       
s3/add_11_add_5_9/CI0->s3/add_11_add_5_9/CO0
                                          SLICE_R15C5A       CIN0_TO_COUT0_DELAY     0.277                 11.813  2       
s3/n856                                                      NET DELAY               0.000                 11.813  2       
s3/add_11_add_5_9/CI1->s3/add_11_add_5_9/CO1
                                          SLICE_R15C5A       CIN1_TO_COUT1_DELAY     0.277                 12.090  2       
s3/n371                                                      NET DELAY               0.000                 12.090  2       
s3/add_11_add_5_11/CI0->s3/add_11_add_5_11/CO0
                                          SLICE_R15C5B       CIN0_TO_COUT0_DELAY     0.277                 12.367  2       
s3/n859                                                      NET DELAY               0.000                 12.367  2       
s3/add_11_add_5_11/CI1->s3/add_11_add_5_11/CO1
                                          SLICE_R15C5B       CIN1_TO_COUT1_DELAY     0.277                 12.644  2       
s3/n373                                                      NET DELAY               0.000                 12.644  2       
s3/add_11_add_5_13/CI0->s3/add_11_add_5_13/CO0
                                          SLICE_R15C5C       CIN0_TO_COUT0_DELAY     0.277                 12.921  2       
s3/n862                                                      NET DELAY               0.000                 12.921  2       
s3/add_11_add_5_13/CI1->s3/add_11_add_5_13/CO1
                                          SLICE_R15C5C       CIN1_TO_COUT1_DELAY     0.277                 13.198  2       
s3/n375                                                      NET DELAY               0.000                 13.198  2       
s3/add_11_add_5_15/CI0->s3/add_11_add_5_15/CO0
                                          SLICE_R15C5D       CIN0_TO_COUT0_DELAY     0.277                 13.475  2       
s3/n865                                                      NET DELAY               0.000                 13.475  2       
s3/add_11_add_5_15/CI1->s3/add_11_add_5_15/CO1
                                          SLICE_R15C5D       CIN1_TO_COUT1_DELAY     0.277                 13.752  2       
s3/n377                                                      NET DELAY               0.555                 14.307  2       
s3/add_11_add_5_17/CI0->s3/add_11_add_5_17/CO0
                                          SLICE_R15C6A       CIN0_TO_COUT0_DELAY     0.277                 14.584  2       
s3/n868                                                      NET DELAY               0.000                 14.584  2       
s3/add_11_add_5_17/CI1->s3/add_11_add_5_17/CO1
                                          SLICE_R15C6A       CIN1_TO_COUT1_DELAY     0.277                 14.861  2       
s3/n379                                                      NET DELAY               0.000                 14.861  2       
s3/add_11_add_5_19/CI0->s3/add_11_add_5_19/CO0
                                          SLICE_R15C6B       CIN0_TO_COUT0_DELAY     0.277                 15.138  2       
s3/n871                                                      NET DELAY               0.000                 15.138  2       
s3/add_11_add_5_19/CI1->s3/add_11_add_5_19/CO1
                                          SLICE_R15C6B       CIN1_TO_COUT1_DELAY     0.277                 15.415  2       
s3/n381                                                      NET DELAY               0.000                 15.415  2       
s3/add_11_add_5_21/CI0->s3/add_11_add_5_21/CO0
                                          SLICE_R15C6C       CIN0_TO_COUT0_DELAY     0.277                 15.692  2       
s3/n874                                                      NET DELAY               0.000                 15.692  2       
s3/add_11_add_5_21/CI1->s3/add_11_add_5_21/CO1
                                          SLICE_R15C6C       CIN1_TO_COUT1_DELAY     0.277                 15.969  2       
s3/n383                                                      NET DELAY               0.000                 15.969  2       
s3/add_11_add_5_23/CI0->s3/add_11_add_5_23/CO0
                                          SLICE_R15C6D       CIN0_TO_COUT0_DELAY     0.277                 16.246  2       
s3/n877                                                      NET DELAY               0.000                 16.246  2       
s3/add_11_add_5_23/CI1->s3/add_11_add_5_23/CO1
                                          SLICE_R15C6D       CIN1_TO_COUT1_DELAY     0.277                 16.523  2       
s3/n385                                                      NET DELAY               0.555                 17.078  2       
s3/add_11_add_5_25/CI0->s3/add_11_add_5_25/CO0
                                          SLICE_R15C7A       CIN0_TO_COUT0_DELAY     0.277                 17.355  2       
s3/n880                                                      NET DELAY               0.000                 17.355  2       
s3/add_11_add_5_25/CI1->s3/add_11_add_5_25/CO1
                                          SLICE_R15C7A       CIN1_TO_COUT1_DELAY     0.277                 17.632  2       
s3/n387                                                      NET DELAY               0.661                 18.293  2       
s3/add_11_add_5_27/D0->s3/add_11_add_5_27/S0
                                          SLICE_R15C7B       D0_TO_F0_DELAY          0.449                 18.742  1       
s3/n167[25]                                                  NET DELAY               2.168                 20.910  1       
s3/i211_2_lut/A->s3/i211_2_lut/Z          SLICE_R14C7D       D1_TO_F1_DELAY          0.476                 21.386  1       
s3/n117[25]                                                  NET DELAY               0.000                 21.386  1       
s3/count__i25/D                                              ENDPOINT                0.000                 21.386  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  19      
s3/int_osc                                                   NET DELAY               5.499                 47.165  19      
{s3/count__i24/CK   s3/count__i25/CK}                        CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(21.385)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       25.581  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : s3/count__i0/Q  (SLICE_R14C4D)
Path End         : s3/count__i24/D  (SLICE_R14C7D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 27
Delay Ratio      : 42.1% (route), 57.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 25.858 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  19      
s3/int_osc                                                   NET DELAY               5.499                  5.499  19      
{s3/count__i1/CK   s3/count__i0/CK}                          CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
s3/count__i0/CK->s3/count__i0/Q           SLICE_R14C4D       CLK_TO_Q1_DELAY         1.388                  6.887  1       
s3/count[0]                                                  NET DELAY               2.075                  8.962  1       
s3/add_11_add_5_1/B1->s3/add_11_add_5_1/CO1
                                          SLICE_R15C4A       B1_TO_COUT1_DELAY       0.357                  9.319  2       
s3/n363                                                      NET DELAY               0.000                  9.319  2       
s3/add_11_add_5_3/CI0->s3/add_11_add_5_3/CO0
                                          SLICE_R15C4B       CIN0_TO_COUT0_DELAY     0.277                  9.596  2       
s3/n847                                                      NET DELAY               0.000                  9.596  2       
s3/add_11_add_5_3/CI1->s3/add_11_add_5_3/CO1
                                          SLICE_R15C4B       CIN1_TO_COUT1_DELAY     0.277                  9.873  2       
s3/n365                                                      NET DELAY               0.000                  9.873  2       
s3/add_11_add_5_5/CI0->s3/add_11_add_5_5/CO0
                                          SLICE_R15C4C       CIN0_TO_COUT0_DELAY     0.277                 10.150  2       
s3/n850                                                      NET DELAY               0.000                 10.150  2       
s3/add_11_add_5_5/CI1->s3/add_11_add_5_5/CO1
                                          SLICE_R15C4C       CIN1_TO_COUT1_DELAY     0.277                 10.427  2       
s3/n367                                                      NET DELAY               0.000                 10.427  2       
s3/add_11_add_5_7/CI0->s3/add_11_add_5_7/CO0
                                          SLICE_R15C4D       CIN0_TO_COUT0_DELAY     0.277                 10.704  2       
s3/n853                                                      NET DELAY               0.000                 10.704  2       
s3/add_11_add_5_7/CI1->s3/add_11_add_5_7/CO1
                                          SLICE_R15C4D       CIN1_TO_COUT1_DELAY     0.277                 10.981  2       
s3/n369                                                      NET DELAY               0.555                 11.536  2       
s3/add_11_add_5_9/CI0->s3/add_11_add_5_9/CO0
                                          SLICE_R15C5A       CIN0_TO_COUT0_DELAY     0.277                 11.813  2       
s3/n856                                                      NET DELAY               0.000                 11.813  2       
s3/add_11_add_5_9/CI1->s3/add_11_add_5_9/CO1
                                          SLICE_R15C5A       CIN1_TO_COUT1_DELAY     0.277                 12.090  2       
s3/n371                                                      NET DELAY               0.000                 12.090  2       
s3/add_11_add_5_11/CI0->s3/add_11_add_5_11/CO0
                                          SLICE_R15C5B       CIN0_TO_COUT0_DELAY     0.277                 12.367  2       
s3/n859                                                      NET DELAY               0.000                 12.367  2       
s3/add_11_add_5_11/CI1->s3/add_11_add_5_11/CO1
                                          SLICE_R15C5B       CIN1_TO_COUT1_DELAY     0.277                 12.644  2       
s3/n373                                                      NET DELAY               0.000                 12.644  2       
s3/add_11_add_5_13/CI0->s3/add_11_add_5_13/CO0
                                          SLICE_R15C5C       CIN0_TO_COUT0_DELAY     0.277                 12.921  2       
s3/n862                                                      NET DELAY               0.000                 12.921  2       
s3/add_11_add_5_13/CI1->s3/add_11_add_5_13/CO1
                                          SLICE_R15C5C       CIN1_TO_COUT1_DELAY     0.277                 13.198  2       
s3/n375                                                      NET DELAY               0.000                 13.198  2       
s3/add_11_add_5_15/CI0->s3/add_11_add_5_15/CO0
                                          SLICE_R15C5D       CIN0_TO_COUT0_DELAY     0.277                 13.475  2       
s3/n865                                                      NET DELAY               0.000                 13.475  2       
s3/add_11_add_5_15/CI1->s3/add_11_add_5_15/CO1
                                          SLICE_R15C5D       CIN1_TO_COUT1_DELAY     0.277                 13.752  2       
s3/n377                                                      NET DELAY               0.555                 14.307  2       
s3/add_11_add_5_17/CI0->s3/add_11_add_5_17/CO0
                                          SLICE_R15C6A       CIN0_TO_COUT0_DELAY     0.277                 14.584  2       
s3/n868                                                      NET DELAY               0.000                 14.584  2       
s3/add_11_add_5_17/CI1->s3/add_11_add_5_17/CO1
                                          SLICE_R15C6A       CIN1_TO_COUT1_DELAY     0.277                 14.861  2       
s3/n379                                                      NET DELAY               0.000                 14.861  2       
s3/add_11_add_5_19/CI0->s3/add_11_add_5_19/CO0
                                          SLICE_R15C6B       CIN0_TO_COUT0_DELAY     0.277                 15.138  2       
s3/n871                                                      NET DELAY               0.000                 15.138  2       
s3/add_11_add_5_19/CI1->s3/add_11_add_5_19/CO1
                                          SLICE_R15C6B       CIN1_TO_COUT1_DELAY     0.277                 15.415  2       
s3/n381                                                      NET DELAY               0.000                 15.415  2       
s3/add_11_add_5_21/CI0->s3/add_11_add_5_21/CO0
                                          SLICE_R15C6C       CIN0_TO_COUT0_DELAY     0.277                 15.692  2       
s3/n874                                                      NET DELAY               0.000                 15.692  2       
s3/add_11_add_5_21/CI1->s3/add_11_add_5_21/CO1
                                          SLICE_R15C6C       CIN1_TO_COUT1_DELAY     0.277                 15.969  2       
s3/n383                                                      NET DELAY               0.000                 15.969  2       
s3/add_11_add_5_23/CI0->s3/add_11_add_5_23/CO0
                                          SLICE_R15C6D       CIN0_TO_COUT0_DELAY     0.277                 16.246  2       
s3/n877                                                      NET DELAY               0.000                 16.246  2       
s3/add_11_add_5_23/CI1->s3/add_11_add_5_23/CO1
                                          SLICE_R15C6D       CIN1_TO_COUT1_DELAY     0.277                 16.523  2       
s3/n385                                                      NET DELAY               0.555                 17.078  2       
s3/add_11_add_5_25/CI0->s3/add_11_add_5_25/CO0
                                          SLICE_R15C7A       CIN0_TO_COUT0_DELAY     0.277                 17.355  2       
s3/n880                                                      NET DELAY               0.661                 18.016  2       
s3/add_11_add_5_25/D1->s3/add_11_add_5_25/S1
                                          SLICE_R15C7A       D1_TO_F1_DELAY          0.449                 18.465  1       
s3/n167[24]                                                  NET DELAY               2.168                 20.633  1       
s3/i210_2_lut/A->s3/i210_2_lut/Z          SLICE_R14C7D       D0_TO_F0_DELAY          0.476                 21.109  1       
s3/n117[24]                                                  NET DELAY               0.000                 21.109  1       
s3/count__i24/D                                              ENDPOINT                0.000                 21.109  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  19      
s3/int_osc                                                   NET DELAY               5.499                 47.165  19      
{s3/count__i24/CK   s3/count__i25/CK}                        CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(21.108)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       25.858  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : s3/count__i0/Q  (SLICE_R14C4D)
Path End         : s3/count__i23/D  (SLICE_R14C7C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 26
Delay Ratio      : 42.8% (route), 57.2% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 26.135 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  19      
s3/int_osc                                                   NET DELAY               5.499                  5.499  19      
{s3/count__i1/CK   s3/count__i0/CK}                          CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
s3/count__i0/CK->s3/count__i0/Q           SLICE_R14C4D       CLK_TO_Q1_DELAY         1.388                  6.887  1       
s3/count[0]                                                  NET DELAY               2.075                  8.962  1       
s3/add_11_add_5_1/B1->s3/add_11_add_5_1/CO1
                                          SLICE_R15C4A       B1_TO_COUT1_DELAY       0.357                  9.319  2       
s3/n363                                                      NET DELAY               0.000                  9.319  2       
s3/add_11_add_5_3/CI0->s3/add_11_add_5_3/CO0
                                          SLICE_R15C4B       CIN0_TO_COUT0_DELAY     0.277                  9.596  2       
s3/n847                                                      NET DELAY               0.000                  9.596  2       
s3/add_11_add_5_3/CI1->s3/add_11_add_5_3/CO1
                                          SLICE_R15C4B       CIN1_TO_COUT1_DELAY     0.277                  9.873  2       
s3/n365                                                      NET DELAY               0.000                  9.873  2       
s3/add_11_add_5_5/CI0->s3/add_11_add_5_5/CO0
                                          SLICE_R15C4C       CIN0_TO_COUT0_DELAY     0.277                 10.150  2       
s3/n850                                                      NET DELAY               0.000                 10.150  2       
s3/add_11_add_5_5/CI1->s3/add_11_add_5_5/CO1
                                          SLICE_R15C4C       CIN1_TO_COUT1_DELAY     0.277                 10.427  2       
s3/n367                                                      NET DELAY               0.000                 10.427  2       
s3/add_11_add_5_7/CI0->s3/add_11_add_5_7/CO0
                                          SLICE_R15C4D       CIN0_TO_COUT0_DELAY     0.277                 10.704  2       
s3/n853                                                      NET DELAY               0.000                 10.704  2       
s3/add_11_add_5_7/CI1->s3/add_11_add_5_7/CO1
                                          SLICE_R15C4D       CIN1_TO_COUT1_DELAY     0.277                 10.981  2       
s3/n369                                                      NET DELAY               0.555                 11.536  2       
s3/add_11_add_5_9/CI0->s3/add_11_add_5_9/CO0
                                          SLICE_R15C5A       CIN0_TO_COUT0_DELAY     0.277                 11.813  2       
s3/n856                                                      NET DELAY               0.000                 11.813  2       
s3/add_11_add_5_9/CI1->s3/add_11_add_5_9/CO1
                                          SLICE_R15C5A       CIN1_TO_COUT1_DELAY     0.277                 12.090  2       
s3/n371                                                      NET DELAY               0.000                 12.090  2       
s3/add_11_add_5_11/CI0->s3/add_11_add_5_11/CO0
                                          SLICE_R15C5B       CIN0_TO_COUT0_DELAY     0.277                 12.367  2       
s3/n859                                                      NET DELAY               0.000                 12.367  2       
s3/add_11_add_5_11/CI1->s3/add_11_add_5_11/CO1
                                          SLICE_R15C5B       CIN1_TO_COUT1_DELAY     0.277                 12.644  2       
s3/n373                                                      NET DELAY               0.000                 12.644  2       
s3/add_11_add_5_13/CI0->s3/add_11_add_5_13/CO0
                                          SLICE_R15C5C       CIN0_TO_COUT0_DELAY     0.277                 12.921  2       
s3/n862                                                      NET DELAY               0.000                 12.921  2       
s3/add_11_add_5_13/CI1->s3/add_11_add_5_13/CO1
                                          SLICE_R15C5C       CIN1_TO_COUT1_DELAY     0.277                 13.198  2       
s3/n375                                                      NET DELAY               0.000                 13.198  2       
s3/add_11_add_5_15/CI0->s3/add_11_add_5_15/CO0
                                          SLICE_R15C5D       CIN0_TO_COUT0_DELAY     0.277                 13.475  2       
s3/n865                                                      NET DELAY               0.000                 13.475  2       
s3/add_11_add_5_15/CI1->s3/add_11_add_5_15/CO1
                                          SLICE_R15C5D       CIN1_TO_COUT1_DELAY     0.277                 13.752  2       
s3/n377                                                      NET DELAY               0.555                 14.307  2       
s3/add_11_add_5_17/CI0->s3/add_11_add_5_17/CO0
                                          SLICE_R15C6A       CIN0_TO_COUT0_DELAY     0.277                 14.584  2       
s3/n868                                                      NET DELAY               0.000                 14.584  2       
s3/add_11_add_5_17/CI1->s3/add_11_add_5_17/CO1
                                          SLICE_R15C6A       CIN1_TO_COUT1_DELAY     0.277                 14.861  2       
s3/n379                                                      NET DELAY               0.000                 14.861  2       
s3/add_11_add_5_19/CI0->s3/add_11_add_5_19/CO0
                                          SLICE_R15C6B       CIN0_TO_COUT0_DELAY     0.277                 15.138  2       
s3/n871                                                      NET DELAY               0.000                 15.138  2       
s3/add_11_add_5_19/CI1->s3/add_11_add_5_19/CO1
                                          SLICE_R15C6B       CIN1_TO_COUT1_DELAY     0.277                 15.415  2       
s3/n381                                                      NET DELAY               0.000                 15.415  2       
s3/add_11_add_5_21/CI0->s3/add_11_add_5_21/CO0
                                          SLICE_R15C6C       CIN0_TO_COUT0_DELAY     0.277                 15.692  2       
s3/n874                                                      NET DELAY               0.000                 15.692  2       
s3/add_11_add_5_21/CI1->s3/add_11_add_5_21/CO1
                                          SLICE_R15C6C       CIN1_TO_COUT1_DELAY     0.277                 15.969  2       
s3/n383                                                      NET DELAY               0.000                 15.969  2       
s3/add_11_add_5_23/CI0->s3/add_11_add_5_23/CO0
                                          SLICE_R15C6D       CIN0_TO_COUT0_DELAY     0.277                 16.246  2       
s3/n877                                                      NET DELAY               0.000                 16.246  2       
s3/add_11_add_5_23/CI1->s3/add_11_add_5_23/CO1
                                          SLICE_R15C6D       CIN1_TO_COUT1_DELAY     0.277                 16.523  2       
s3/n385                                                      NET DELAY               1.216                 17.739  2       
s3/add_11_add_5_25/D0->s3/add_11_add_5_25/S0
                                          SLICE_R15C7A       D0_TO_F0_DELAY          0.449                 18.188  1       
s3/n167[23]                                                  NET DELAY               2.168                 20.356  1       
s3/i209_2_lut/A->s3/i209_2_lut/Z          SLICE_R14C7C       D1_TO_F1_DELAY          0.476                 20.832  1       
s3/n117[23]                                                  NET DELAY               0.000                 20.832  1       
s3/count__i23/D                                              ENDPOINT                0.000                 20.832  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  19      
s3/int_osc                                                   NET DELAY               5.499                 47.165  19      
{s3/count__i22/CK   s3/count__i23/CK}                        CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(20.831)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       26.135  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : s3/count__i18/Q  (SLICE_R14C6B)
Path End         : s3/count__i12/D  (SLICE_R16C6B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 6
Delay Ratio      : 75.0% (route), 25.0% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 26.611 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  19      
s3/int_osc                                                   NET DELAY           5.499                  5.499  19      
{s3/count__i18/CK   s3/count__i19/CK}                        CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
s3/count__i18/CK->s3/count__i18/Q         SLICE_R14C6B       CLK_TO_Q0_DELAY     1.388                  6.887  2       
s3/count[18]                                                 NET DELAY           2.670                  9.557  2       
s3/i12_4_lut/D->s3/i12_4_lut/Z            SLICE_R16C6A       B0_TO_F0_DELAY      0.476                 10.033  1       
s3/n34                                                       NET DELAY           0.304                 10.337  1       
s3/i17_3_lut/B->s3/i17_3_lut/Z            SLICE_R16C6A       C1_TO_F1_DELAY      0.449                 10.786  1       
s3/n39_adj_64                                                NET DELAY           3.675                 14.461  1       
s3/i21_4_lut/B->s3/i21_4_lut/Z            SLICE_R14C5B       B0_TO_F0_DELAY      0.476                 14.937  1       
s3/n499                                                      NET DELAY           0.304                 15.241  1       
s3/i1_4_lut/B->s3/i1_4_lut/Z              SLICE_R14C5B       C1_TO_F1_DELAY      0.449                 15.690  34      
s3/n357                                                      NET DELAY           4.190                 19.880  34      
s3/i198_2_lut/B->s3/i198_2_lut/Z          SLICE_R16C6B       B0_TO_F0_DELAY      0.476                 20.356  1       
s3/n117[12]                                                  NET DELAY           0.000                 20.356  1       
s3/count__i12/D                                              ENDPOINT            0.000                 20.356  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  19      
s3/int_osc                                                   NET DELAY           5.499                 47.165  19      
{s3/count__i12/CK   s3/count__i13/CK}                        CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(20.355)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   26.611  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
s3/state_FSM_i2/D                        |    1.743 ns 
s3/state_FSM_i1/D                        |    1.743 ns 
s3/state_FSM_i3/D                        |    1.913 ns 
s3/count__i5/D                           |    3.143 ns 
s3/count__i2/D                           |    3.143 ns 
s3/count__i3/D                           |    3.143 ns 
s3/count__i1/D                           |    3.143 ns 
s3/count__i0/D                           |    3.143 ns 
s3/count__i9/D                           |    3.143 ns 
s3/count__i8/D                           |    3.143 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : s3/state_FSM_i2/Q  (SLICE_R17C4C)
Path End         : s3/state_FSM_i2/D  (SLICE_R17C4C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
s3/int_osc                                                   NET DELAY        3.084                  3.084  20      
{s3/state_FSM_i2/CK   s3/state_FSM_i1/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
s3/state_FSM_i2/CK->s3/state_FSM_i2/Q     SLICE_R17C4C       CLK_TO_Q0_DELAY  0.779                  3.863  2       
s3/n35[1]                                                    NET DELAY        0.712                  4.575  2       
s3/i123_3_lut/B->s3/i123_3_lut/Z          SLICE_R17C4C       D0_TO_F0_DELAY   0.252                  4.827  1       
s3/n255                                                      NET DELAY        0.000                  4.827  1       
s3/state_FSM_i2/D                                            ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
s3/int_osc                                                   NET DELAY        3.084                  3.084  20      
{s3/state_FSM_i2/CK   s3/state_FSM_i1/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : s3/state_FSM_i1/Q  (SLICE_R17C4C)
Path End         : s3/state_FSM_i1/D  (SLICE_R17C4C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
s3/int_osc                                                   NET DELAY        3.084                  3.084  20      
{s3/state_FSM_i2/CK   s3/state_FSM_i1/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
s3/state_FSM_i1/CK->s3/state_FSM_i1/Q     SLICE_R17C4C       CLK_TO_Q1_DELAY  0.779                  3.863  2       
s3/n35[0]                                                    NET DELAY        0.712                  4.575  2       
s3/i72_4_lut/A->s3/i72_4_lut/Z            SLICE_R17C4C       D1_TO_F1_DELAY   0.252                  4.827  1       
s3/n203                                                      NET DELAY        0.000                  4.827  1       
s3/state_FSM_i1/D                                            ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
s3/int_osc                                                   NET DELAY        3.084                  3.084  20      
{s3/state_FSM_i2/CK   s3/state_FSM_i1/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : s3/state_FSM_i2/Q  (SLICE_R17C4C)
Path End         : s3/state_FSM_i3/D  (SLICE_R17C4A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
s3/int_osc                                                   NET DELAY        3.084                  3.084  20      
{s3/state_FSM_i2/CK   s3/state_FSM_i1/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
s3/state_FSM_i2/CK->s3/state_FSM_i2/Q     SLICE_R17C4C       CLK_TO_Q0_DELAY  0.779                  3.863  2       
s3/n35[1]                                                    NET DELAY        0.882                  4.745  2       
s3/i76_4_lut/D->s3/i76_4_lut/Z            SLICE_R17C4A       C1_TO_F1_DELAY   0.252                  4.997  1       
s3/n207                                                      NET DELAY        0.000                  4.997  1       
s3/state_FSM_i3/D                                            ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
s3/int_osc                                                   NET DELAY        3.084                  3.084  20      
s3/state_FSM_i3/CK                                           CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : s3/count__i5/Q  (SLICE_R16C4D)
Path End         : s3/count__i5/D  (SLICE_R16C4D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 3
Delay Ratio      : 58.7% (route), 41.3% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.143 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
s3/int_osc                                                   NET DELAY        3.084                  3.084  20      
{s3/count__i4/CK   s3/count__i5/CK}                          CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
s3/count__i5/CK->s3/count__i5/Q           SLICE_R16C4D       CLK_TO_Q1_DELAY  0.779                  3.863  2       
s3/count[5]                                                  NET DELAY        0.912                  4.775  2       
s3/add_11_add_5_7/B0->s3/add_11_add_5_7/S0
                                          SLICE_R15C4D       B0_TO_F0_DELAY   0.266                  5.041  1       
s3/n167[5]                                                   NET DELAY        0.934                  5.975  1       
s3/i191_2_lut/A->s3/i191_2_lut/Z          SLICE_R16C4D       D1_TO_F1_DELAY   0.252                  6.227  1       
s3/n117[5]                                                   NET DELAY        0.000                  6.227  1       
s3/count__i5/D                                               ENDPOINT         0.000                  6.227  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
s3/int_osc                                                   NET DELAY        3.084                  3.084  20      
{s3/count__i4/CK   s3/count__i5/CK}                          CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         6.227  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.143  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : s3/count__i2/Q  (SLICE_R16C4A)
Path End         : s3/count__i2/D  (SLICE_R16C4A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 3
Delay Ratio      : 58.7% (route), 41.3% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.143 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
s3/int_osc                                                   NET DELAY        3.084                  3.084  20      
{s3/count__i2/CK   s3/count__i3/CK}                          CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
s3/count__i2/CK->s3/count__i2/Q           SLICE_R16C4A       CLK_TO_Q0_DELAY  0.779                  3.863  1       
s3/count[2]                                                  NET DELAY        0.912                  4.775  1       
s3/add_11_add_5_3/B1->s3/add_11_add_5_3/S1
                                          SLICE_R15C4B       B1_TO_F1_DELAY   0.266                  5.041  1       
s3/n167[2]                                                   NET DELAY        0.934                  5.975  1       
s3/i188_2_lut/A->s3/i188_2_lut/Z          SLICE_R16C4A       D0_TO_F0_DELAY   0.252                  6.227  1       
s3/n117[2]                                                   NET DELAY        0.000                  6.227  1       
s3/count__i2/D                                               ENDPOINT         0.000                  6.227  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
s3/int_osc                                                   NET DELAY        3.084                  3.084  20      
{s3/count__i2/CK   s3/count__i3/CK}                          CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         6.227  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.143  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : s3/count__i3/Q  (SLICE_R16C4A)
Path End         : s3/count__i3/D  (SLICE_R16C4A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 3
Delay Ratio      : 58.7% (route), 41.3% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.143 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
s3/int_osc                                                   NET DELAY        3.084                  3.084  20      
{s3/count__i2/CK   s3/count__i3/CK}                          CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
s3/count__i3/CK->s3/count__i3/Q           SLICE_R16C4A       CLK_TO_Q1_DELAY  0.779                  3.863  2       
s3/count[3]                                                  NET DELAY        0.912                  4.775  2       
s3/add_11_add_5_5/B0->s3/add_11_add_5_5/S0
                                          SLICE_R15C4C       B0_TO_F0_DELAY   0.266                  5.041  1       
s3/n167[3]                                                   NET DELAY        0.934                  5.975  1       
s3/i189_2_lut/A->s3/i189_2_lut/Z          SLICE_R16C4A       D1_TO_F1_DELAY   0.252                  6.227  1       
s3/n117[3]                                                   NET DELAY        0.000                  6.227  1       
s3/count__i3/D                                               ENDPOINT         0.000                  6.227  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
s3/int_osc                                                   NET DELAY        3.084                  3.084  20      
{s3/count__i2/CK   s3/count__i3/CK}                          CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         6.227  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.143  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : s3/count__i1/Q  (SLICE_R14C4D)
Path End         : s3/count__i1/D  (SLICE_R14C4D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 3
Delay Ratio      : 58.7% (route), 41.3% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.143 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
s3/int_osc                                                   NET DELAY        3.084                  3.084  20      
{s3/count__i1/CK   s3/count__i0/CK}                          CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
s3/count__i1/CK->s3/count__i1/Q           SLICE_R14C4D       CLK_TO_Q0_DELAY  0.779                  3.863  1       
s3/count[1]                                                  NET DELAY        0.912                  4.775  1       
s3/add_11_add_5_3/B0->s3/add_11_add_5_3/S0
                                          SLICE_R15C4B       B0_TO_F0_DELAY   0.266                  5.041  1       
s3/n167[1]                                                   NET DELAY        0.934                  5.975  1       
s3/i187_2_lut/A->s3/i187_2_lut/Z          SLICE_R14C4D       D0_TO_F0_DELAY   0.252                  6.227  1       
s3/n117[1]                                                   NET DELAY        0.000                  6.227  1       
s3/count__i1/D                                               ENDPOINT         0.000                  6.227  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
s3/int_osc                                                   NET DELAY        3.084                  3.084  20      
{s3/count__i1/CK   s3/count__i0/CK}                          CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         6.227  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.143  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : s3/count__i0/Q  (SLICE_R14C4D)
Path End         : s3/count__i0/D  (SLICE_R14C4D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 3
Delay Ratio      : 58.7% (route), 41.3% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.143 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
s3/int_osc                                                   NET DELAY        3.084                  3.084  20      
{s3/count__i1/CK   s3/count__i0/CK}                          CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
s3/count__i0/CK->s3/count__i0/Q           SLICE_R14C4D       CLK_TO_Q1_DELAY  0.779                  3.863  1       
s3/count[0]                                                  NET DELAY        0.912                  4.775  1       
s3/add_11_add_5_1/B1->s3/add_11_add_5_1/S1
                                          SLICE_R15C4A       B1_TO_F1_DELAY   0.266                  5.041  1       
s3/n167[0]                                                   NET DELAY        0.934                  5.975  1       
s3/i184_2_lut/A->s3/i184_2_lut/Z          SLICE_R14C4D       D1_TO_F1_DELAY   0.252                  6.227  1       
s3/n117[0]                                                   NET DELAY        0.000                  6.227  1       
s3/count__i0/D                                               ENDPOINT         0.000                  6.227  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
s3/int_osc                                                   NET DELAY        3.084                  3.084  20      
{s3/count__i1/CK   s3/count__i0/CK}                          CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         6.227  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.143  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : s3/count__i9/Q  (SLICE_R16C5C)
Path End         : s3/count__i9/D  (SLICE_R16C5C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 3
Delay Ratio      : 58.7% (route), 41.3% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.143 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
s3/int_osc                                                   NET DELAY        3.084                  3.084  20      
{s3/count__i9/CK   s3/count__i8/CK}                          CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
s3/count__i9/CK->s3/count__i9/Q           SLICE_R16C5C       CLK_TO_Q0_DELAY  0.779                  3.863  2       
s3/count[9]                                                  NET DELAY        0.912                  4.775  2       
s3/add_11_add_5_11/B0->s3/add_11_add_5_11/S0
                                          SLICE_R15C5B       B0_TO_F0_DELAY   0.266                  5.041  1       
s3/n167[9]                                                   NET DELAY        0.934                  5.975  1       
s3/i195_2_lut/A->s3/i195_2_lut/Z          SLICE_R16C5C       D0_TO_F0_DELAY   0.252                  6.227  1       
s3/n117[9]                                                   NET DELAY        0.000                  6.227  1       
s3/count__i9/D                                               ENDPOINT         0.000                  6.227  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
s3/int_osc                                                   NET DELAY        3.084                  3.084  20      
{s3/count__i9/CK   s3/count__i8/CK}                          CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         6.227  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.143  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : s3/count__i8/Q  (SLICE_R16C5C)
Path End         : s3/count__i8/D  (SLICE_R16C5C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 3
Delay Ratio      : 58.7% (route), 41.3% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.143 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
s3/int_osc                                                   NET DELAY        3.084                  3.084  20      
{s3/count__i9/CK   s3/count__i8/CK}                          CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
s3/count__i8/CK->s3/count__i8/Q           SLICE_R16C5C       CLK_TO_Q1_DELAY  0.779                  3.863  2       
s3/count[8]                                                  NET DELAY        0.912                  4.775  2       
s3/add_11_add_5_9/B1->s3/add_11_add_5_9/S1
                                          SLICE_R15C5A       B1_TO_F1_DELAY   0.266                  5.041  1       
s3/n167[8]                                                   NET DELAY        0.934                  5.975  1       
s3/i194_2_lut/A->s3/i194_2_lut/Z          SLICE_R16C5C       D1_TO_F1_DELAY   0.252                  6.227  1       
s3/n117[8]                                                   NET DELAY        0.000                  6.227  1       
s3/count__i8/D                                               ENDPOINT         0.000                  6.227  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
s3/int_osc                                                   NET DELAY        3.084                  3.084  20      
{s3/count__i9/CK   s3/count__i8/CK}                          CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         6.227  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.143  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



