// -----------------------------------------------------------------------------
// Auto-Generated by:        __   _ __      _  __
//                          / /  (_) /____ | |/_/
//                         / /__/ / __/ -_)>  <
//                        /____/_/\__/\__/_/|_|
//                     Build your hardware, easily!
//                   https://github.com/enjoy-digital/litex
//
// Filename   : xilinx_zcu104.v
// Device     : xczu7ev-ffvc1156-2-i
// LiteX sha1 : 094f6945
// Date       : 2025-11-25 10:46:39
//------------------------------------------------------------------------------

`timescale 1ns / 1ps

//------------------------------------------------------------------------------
// Module
//------------------------------------------------------------------------------

module xilinx_zcu104 (
    (* dont_touch = "true" *)
    input  wire          clk125_p,
    input  wire          clk125_n,
    output wire          user_led0,
    output wire          user_led1,
    output wire          user_led2,
    output wire          user_led3,
    output wire   [13:0] ddram_a,
    output wire    [1:0] ddram_ba,
    output wire    [1:0] ddram_bg,
    output wire          ddram_ras_n,
    output wire          ddram_cas_n,
    output wire          ddram_we_n,
    output wire          ddram_cs_n,
    output wire          ddram_act_n,
    output wire    [7:0] ddram_dm,
    inout  wire   [63:0] ddram_dq,
    inout  wire    [7:0] ddram_dqs_p,
    inout  wire    [7:0] ddram_dqs_n,
    output wire          ddram_clk_p,
    output wire          ddram_clk_n,
    output wire          ddram_cke,
    output wire          ddram_odt,
    output wire          ddram_reset_n,
    input  wire          serial_cts,
    input  wire          serial_rts,
    output reg           serial_tx,
    input  wire          serial_rx,
    inout  wire          i2c_sda,
    inout  wire          i2c_scl
);


//------------------------------------------------------------------------------
// Signals
//------------------------------------------------------------------------------

reg           soc_soc_rst = 1'd0;
wire          soc_cpu_rst;
reg     [1:0] soc_reset_storage = 2'd0;
reg           soc_reset_re = 1'd0;
reg    [31:0] soc_scratch_storage = 32'd305419896;
reg           soc_scratch_re = 1'd0;
wire   [31:0] soc_bus_errors_status;
wire          soc_bus_errors_we;
reg           soc_bus_errors_re = 1'd0;
wire          soc_bus_error;
reg    [31:0] soc_bus_errors = 32'd0;
wire          soc_cpu_reset;
reg    [31:0] soc_cpu_interrupt = 32'd0;
wire   [29:0] soc_cpu_ibus_adr;
wire   [31:0] soc_cpu_ibus_dat_w;
wire   [31:0] soc_cpu_ibus_dat_r;
wire    [3:0] soc_cpu_ibus_sel;
wire          soc_cpu_ibus_cyc;
wire          soc_cpu_ibus_stb;
wire          soc_cpu_ibus_ack;
wire          soc_cpu_ibus_we;
wire    [2:0] soc_cpu_ibus_cti;
wire    [1:0] soc_cpu_ibus_bte;
wire          soc_cpu_ibus_err;
wire   [29:0] soc_cpu_dbus_adr;
wire   [31:0] soc_cpu_dbus_dat_w;
wire   [31:0] soc_cpu_dbus_dat_r;
wire    [3:0] soc_cpu_dbus_sel;
wire          soc_cpu_dbus_cyc;
wire          soc_cpu_dbus_stb;
wire          soc_cpu_dbus_ack;
wire          soc_cpu_dbus_we;
wire    [2:0] soc_cpu_dbus_cti;
wire    [1:0] soc_cpu_dbus_bte;
wire          soc_cpu_dbus_err;
reg    [31:0] soc_vexriscv = 32'd0;
wire   [29:0] soc_soc_ram_bus_adr;
wire   [31:0] soc_soc_ram_bus_dat_w;
wire   [31:0] soc_soc_ram_bus_dat_r;
wire    [3:0] soc_soc_ram_bus_sel;
wire          soc_soc_ram_bus_cyc;
wire          soc_soc_ram_bus_stb;
reg           soc_soc_ram_bus_ack = 1'd0;
wire          soc_soc_ram_bus_we;
wire    [2:0] soc_soc_ram_bus_cti;
wire    [1:0] soc_soc_ram_bus_bte;
reg           soc_soc_ram_bus_err = 1'd0;
reg           soc_soc_adr_burst = 1'd0;
wire   [13:0] soc_soc_adr;
wire   [31:0] soc_soc_dat_r;
wire   [29:0] soc_ram_bus_ram_bus_adr;
wire   [31:0] soc_ram_bus_ram_bus_dat_w;
wire   [31:0] soc_ram_bus_ram_bus_dat_r;
wire    [3:0] soc_ram_bus_ram_bus_sel;
wire          soc_ram_bus_ram_bus_cyc;
wire          soc_ram_bus_ram_bus_stb;
reg           soc_ram_bus_ram_bus_ack = 1'd0;
wire          soc_ram_bus_ram_bus_we;
wire    [2:0] soc_ram_bus_ram_bus_cti;
wire    [1:0] soc_ram_bus_ram_bus_bte;
reg           soc_ram_bus_ram_bus_err = 1'd0;
reg           soc_ram_adr_burst = 1'd0;
wire   [10:0] soc_ram_adr;
wire   [31:0] soc_ram_dat_r;
reg     [3:0] soc_ram_we = 4'd0;
wire   [31:0] soc_ram_dat_w;
reg           soc_uartcrossover_rxtx_re = 1'd0;
wire    [7:0] soc_uartcrossover_rxtx_r;
reg           soc_uartcrossover_rxtx_we = 1'd0;
wire    [7:0] soc_uartcrossover_rxtx_w;
wire          soc_uartcrossover_txfull_status;
wire          soc_uartcrossover_txfull_we;
reg           soc_uartcrossover_txfull_re = 1'd0;
wire          soc_uartcrossover_rxempty_status;
wire          soc_uartcrossover_rxempty_we;
reg           soc_uartcrossover_rxempty_re = 1'd0;
wire          soc_uartcrossover_irq;
wire          soc_uartcrossover_tx_status;
reg           soc_uartcrossover_tx_pending = 1'd0;
wire          soc_uartcrossover_tx_trigger;
reg           soc_uartcrossover_tx_clear = 1'd0;
reg           soc_uartcrossover_tx_trigger_d = 1'd0;
wire          soc_uartcrossover_rx_status;
reg           soc_uartcrossover_rx_pending = 1'd0;
wire          soc_uartcrossover_rx_trigger;
reg           soc_uartcrossover_rx_clear = 1'd0;
reg           soc_uartcrossover_rx_trigger_d = 1'd0;
wire          soc_uartcrossover_tx0;
wire          soc_uartcrossover_rx0;
reg     [1:0] soc_uartcrossover_status_status = 2'd0;
wire          soc_uartcrossover_status_we;
reg           soc_uartcrossover_status_re = 1'd0;
wire          soc_uartcrossover_tx1;
wire          soc_uartcrossover_rx1;
reg     [1:0] soc_uartcrossover_pending_status = 2'd0;
wire          soc_uartcrossover_pending_we;
reg           soc_uartcrossover_pending_re = 1'd0;
reg     [1:0] soc_uartcrossover_pending_r = 2'd0;
wire          soc_uartcrossover_tx2;
wire          soc_uartcrossover_rx2;
reg     [1:0] soc_uartcrossover_enable_storage = 2'd0;
reg           soc_uartcrossover_enable_re = 1'd0;
wire          soc_uartcrossover_txempty_status;
wire          soc_uartcrossover_txempty_we;
reg           soc_uartcrossover_txempty_re = 1'd0;
wire          soc_uartcrossover_rxfull_status;
wire          soc_uartcrossover_rxfull_we;
reg           soc_uartcrossover_rxfull_re = 1'd0;
wire          soc_uartcrossover_uartcrossover_sink_valid;
wire          soc_uartcrossover_uartcrossover_sink_ready;
wire          soc_uartcrossover_uartcrossover_sink_first;
wire          soc_uartcrossover_uartcrossover_sink_last;
wire    [7:0] soc_uartcrossover_uartcrossover_sink_payload_data;
wire          soc_uartcrossover_uartcrossover_source_valid;
wire          soc_uartcrossover_uartcrossover_source_ready;
wire          soc_uartcrossover_uartcrossover_source_first;
wire          soc_uartcrossover_uartcrossover_source_last;
wire    [7:0] soc_uartcrossover_uartcrossover_source_payload_data;
wire          soc_uartcrossover_tx_fifo_sink_valid;
wire          soc_uartcrossover_tx_fifo_sink_ready;
reg           soc_uartcrossover_tx_fifo_sink_first = 1'd0;
reg           soc_uartcrossover_tx_fifo_sink_last = 1'd0;
wire    [7:0] soc_uartcrossover_tx_fifo_sink_payload_data;
wire          soc_uartcrossover_tx_fifo_source_valid;
wire          soc_uartcrossover_tx_fifo_source_ready;
wire          soc_uartcrossover_tx_fifo_source_first;
wire          soc_uartcrossover_tx_fifo_source_last;
wire    [7:0] soc_uartcrossover_tx_fifo_source_payload_data;
wire          soc_uartcrossover_tx_fifo_re;
reg           soc_uartcrossover_tx_fifo_readable = 1'd0;
wire          soc_uartcrossover_tx_fifo_syncfifo_we;
wire          soc_uartcrossover_tx_fifo_syncfifo_writable;
wire          soc_uartcrossover_tx_fifo_syncfifo_re;
wire          soc_uartcrossover_tx_fifo_syncfifo_readable;
wire    [9:0] soc_uartcrossover_tx_fifo_syncfifo_din;
wire    [9:0] soc_uartcrossover_tx_fifo_syncfifo_dout;
reg     [4:0] soc_uartcrossover_tx_fifo_level0 = 5'd0;
reg           soc_uartcrossover_tx_fifo_replace = 1'd0;
reg     [3:0] soc_uartcrossover_tx_fifo_produce = 4'd0;
reg     [3:0] soc_uartcrossover_tx_fifo_consume = 4'd0;
reg     [3:0] soc_uartcrossover_tx_fifo_wrport_adr = 4'd0;
wire    [9:0] soc_uartcrossover_tx_fifo_wrport_dat_r;
wire          soc_uartcrossover_tx_fifo_wrport_we;
wire    [9:0] soc_uartcrossover_tx_fifo_wrport_dat_w;
wire          soc_uartcrossover_tx_fifo_do_read;
wire    [3:0] soc_uartcrossover_tx_fifo_rdport_adr;
wire    [9:0] soc_uartcrossover_tx_fifo_rdport_dat_r;
wire          soc_uartcrossover_tx_fifo_rdport_re;
wire    [4:0] soc_uartcrossover_tx_fifo_level1;
wire    [7:0] soc_uartcrossover_tx_fifo_fifo_in_payload_data;
wire          soc_uartcrossover_tx_fifo_fifo_in_first;
wire          soc_uartcrossover_tx_fifo_fifo_in_last;
wire    [7:0] soc_uartcrossover_tx_fifo_fifo_out_payload_data;
wire          soc_uartcrossover_tx_fifo_fifo_out_first;
wire          soc_uartcrossover_tx_fifo_fifo_out_last;
wire          soc_uartcrossover_rx_fifo_sink_valid;
wire          soc_uartcrossover_rx_fifo_sink_ready;
wire          soc_uartcrossover_rx_fifo_sink_first;
wire          soc_uartcrossover_rx_fifo_sink_last;
wire    [7:0] soc_uartcrossover_rx_fifo_sink_payload_data;
wire          soc_uartcrossover_rx_fifo_source_valid;
wire          soc_uartcrossover_rx_fifo_source_ready;
wire          soc_uartcrossover_rx_fifo_source_first;
wire          soc_uartcrossover_rx_fifo_source_last;
wire    [7:0] soc_uartcrossover_rx_fifo_source_payload_data;
wire          soc_uartcrossover_rx_fifo_re;
reg           soc_uartcrossover_rx_fifo_readable = 1'd0;
wire          soc_uartcrossover_rx_fifo_syncfifo_we;
wire          soc_uartcrossover_rx_fifo_syncfifo_writable;
wire          soc_uartcrossover_rx_fifo_syncfifo_re;
wire          soc_uartcrossover_rx_fifo_syncfifo_readable;
wire    [9:0] soc_uartcrossover_rx_fifo_syncfifo_din;
wire    [9:0] soc_uartcrossover_rx_fifo_syncfifo_dout;
reg     [4:0] soc_uartcrossover_rx_fifo_level0 = 5'd0;
reg           soc_uartcrossover_rx_fifo_replace = 1'd0;
reg     [3:0] soc_uartcrossover_rx_fifo_produce = 4'd0;
reg     [3:0] soc_uartcrossover_rx_fifo_consume = 4'd0;
reg     [3:0] soc_uartcrossover_rx_fifo_wrport_adr = 4'd0;
wire    [9:0] soc_uartcrossover_rx_fifo_wrport_dat_r;
wire          soc_uartcrossover_rx_fifo_wrport_we;
wire    [9:0] soc_uartcrossover_rx_fifo_wrport_dat_w;
wire          soc_uartcrossover_rx_fifo_do_read;
wire    [3:0] soc_uartcrossover_rx_fifo_rdport_adr;
wire    [9:0] soc_uartcrossover_rx_fifo_rdport_dat_r;
wire          soc_uartcrossover_rx_fifo_rdport_re;
wire    [4:0] soc_uartcrossover_rx_fifo_level1;
wire    [7:0] soc_uartcrossover_rx_fifo_fifo_in_payload_data;
wire          soc_uartcrossover_rx_fifo_fifo_in_first;
wire          soc_uartcrossover_rx_fifo_fifo_in_last;
wire    [7:0] soc_uartcrossover_rx_fifo_fifo_out_payload_data;
wire          soc_uartcrossover_rx_fifo_fifo_out_first;
wire          soc_uartcrossover_rx_fifo_fifo_out_last;
reg           soc_xover_rxtx_re = 1'd0;
wire    [7:0] soc_xover_rxtx_r;
reg           soc_xover_rxtx_we = 1'd0;
wire    [7:0] soc_xover_rxtx_w;
wire          soc_xover_txfull_status;
wire          soc_xover_txfull_we;
reg           soc_xover_txfull_re = 1'd0;
wire          soc_xover_rxempty_status;
wire          soc_xover_rxempty_we;
reg           soc_xover_rxempty_re = 1'd0;
wire          soc_xover_irq;
wire          soc_xover_tx_status;
reg           soc_xover_tx_pending = 1'd0;
wire          soc_xover_tx_trigger;
reg           soc_xover_tx_clear = 1'd0;
reg           soc_xover_tx_trigger_d = 1'd0;
wire          soc_xover_rx_status;
reg           soc_xover_rx_pending = 1'd0;
wire          soc_xover_rx_trigger;
reg           soc_xover_rx_clear = 1'd0;
reg           soc_xover_rx_trigger_d = 1'd0;
wire          soc_xover_tx0;
wire          soc_xover_rx0;
reg     [1:0] soc_xover_status_status = 2'd0;
wire          soc_xover_status_we;
reg           soc_xover_status_re = 1'd0;
wire          soc_xover_tx1;
wire          soc_xover_rx1;
reg     [1:0] soc_xover_pending_status = 2'd0;
wire          soc_xover_pending_we;
reg           soc_xover_pending_re = 1'd0;
reg     [1:0] soc_xover_pending_r = 2'd0;
wire          soc_xover_tx2;
wire          soc_xover_rx2;
reg     [1:0] soc_xover_enable_storage = 2'd0;
reg           soc_xover_enable_re = 1'd0;
wire          soc_xover_txempty_status;
wire          soc_xover_txempty_we;
reg           soc_xover_txempty_re = 1'd0;
wire          soc_xover_rxfull_status;
wire          soc_xover_rxfull_we;
reg           soc_xover_rxfull_re = 1'd0;
wire          soc_xover_uart_sink_valid;
wire          soc_xover_uart_sink_ready;
wire          soc_xover_uart_sink_first;
wire          soc_xover_uart_sink_last;
wire    [7:0] soc_xover_uart_sink_payload_data;
wire          soc_xover_uart_source_valid;
wire          soc_xover_uart_source_ready;
wire          soc_xover_uart_source_first;
wire          soc_xover_uart_source_last;
wire    [7:0] soc_xover_uart_source_payload_data;
wire          soc_xover_sink_sink_valid;
wire          soc_xover_sink_sink_ready;
reg           soc_xover_sink_sink_first = 1'd0;
reg           soc_xover_sink_sink_last = 1'd0;
wire    [7:0] soc_xover_sink_sink_payload_data;
wire          soc_xover_source_source_valid;
wire          soc_xover_source_source_ready;
wire          soc_xover_source_source_first;
wire          soc_xover_source_source_last;
wire    [7:0] soc_xover_source_source_payload_data;
wire          soc_xover_pipe_valid_sink_valid;
wire          soc_xover_pipe_valid_sink_ready;
wire          soc_xover_pipe_valid_sink_first;
wire          soc_xover_pipe_valid_sink_last;
wire    [7:0] soc_xover_pipe_valid_sink_payload_data;
reg           soc_xover_pipe_valid_source_valid = 1'd0;
wire          soc_xover_pipe_valid_source_ready;
reg           soc_xover_pipe_valid_source_first = 1'd0;
reg           soc_xover_pipe_valid_source_last = 1'd0;
reg     [7:0] soc_xover_pipe_valid_source_payload_data = 8'd0;
wire          soc_xover_rx_fifo_sink_valid;
wire          soc_xover_rx_fifo_sink_ready;
wire          soc_xover_rx_fifo_sink_first;
wire          soc_xover_rx_fifo_sink_last;
wire    [7:0] soc_xover_rx_fifo_sink_payload_data;
wire          soc_xover_rx_fifo_source_valid;
wire          soc_xover_rx_fifo_source_ready;
wire          soc_xover_rx_fifo_source_first;
wire          soc_xover_rx_fifo_source_last;
wire    [7:0] soc_xover_rx_fifo_source_payload_data;
wire          soc_xover_rx_fifo_re;
reg           soc_xover_rx_fifo_readable = 1'd0;
wire          soc_xover_rx_fifo_syncfifo_we;
wire          soc_xover_rx_fifo_syncfifo_writable;
wire          soc_xover_rx_fifo_syncfifo_re;
wire          soc_xover_rx_fifo_syncfifo_readable;
wire    [9:0] soc_xover_rx_fifo_syncfifo_din;
wire    [9:0] soc_xover_rx_fifo_syncfifo_dout;
reg     [4:0] soc_xover_rx_fifo_level0 = 5'd0;
reg           soc_xover_rx_fifo_replace = 1'd0;
reg     [3:0] soc_xover_rx_fifo_produce = 4'd0;
reg     [3:0] soc_xover_rx_fifo_consume = 4'd0;
reg     [3:0] soc_xover_rx_fifo_wrport_adr = 4'd0;
wire    [9:0] soc_xover_rx_fifo_wrport_dat_r;
wire          soc_xover_rx_fifo_wrport_we;
wire    [9:0] soc_xover_rx_fifo_wrport_dat_w;
wire          soc_xover_rx_fifo_do_read;
wire    [3:0] soc_xover_rx_fifo_rdport_adr;
wire    [9:0] soc_xover_rx_fifo_rdport_dat_r;
wire          soc_xover_rx_fifo_rdport_re;
wire    [4:0] soc_xover_rx_fifo_level1;
wire    [7:0] soc_xover_rx_fifo_fifo_in_payload_data;
wire          soc_xover_rx_fifo_fifo_in_first;
wire          soc_xover_rx_fifo_fifo_in_last;
wire    [7:0] soc_xover_rx_fifo_fifo_out_payload_data;
wire          soc_xover_rx_fifo_fifo_out_first;
wire          soc_xover_rx_fifo_fifo_out_last;
reg    [31:0] soc_load_storage = 32'd0;
reg           soc_load_re = 1'd0;
reg    [31:0] soc_reload_storage = 32'd0;
reg           soc_reload_re = 1'd0;
reg           soc_en_storage = 1'd0;
reg           soc_en_re = 1'd0;
reg           soc_update_value_storage = 1'd0;
reg           soc_update_value_re = 1'd0;
reg    [31:0] soc_value_status = 32'd0;
wire          soc_value_we;
reg           soc_value_re = 1'd0;
wire          soc_irq;
wire          soc_zero_status;
reg           soc_zero_pending = 1'd0;
wire          soc_zero_trigger;
reg           soc_zero_clear = 1'd0;
reg           soc_zero_trigger_d = 1'd0;
wire          soc_zero0;
wire          soc_status_status;
wire          soc_status_we;
reg           soc_status_re = 1'd0;
wire          soc_zero1;
wire          soc_pending_status;
wire          soc_pending_we;
reg           soc_pending_re = 1'd0;
reg           soc_pending_r = 1'd0;
wire          soc_zero2;
reg           soc_enable_storage = 1'd0;
reg           soc_enable_re = 1'd0;
reg    [31:0] soc_value = 32'd0;
reg           rst = 1'd0;
(* dont_touch = "true" *)
wire          sys_clk;
reg           sys_rst = 1'd0;
wire          sys4x_clk;
wire          pll4x_clk;
wire          idelay_clk;
wire          idelay_rst;
wire          uart_clk;
reg           uart_rst = 1'd0;
wire          reset;
reg           power_down = 1'd0;
wire          locked;
(* dont_touch = "true" *)
wire          clkin;
wire          clkout0;
wire          clkout1;
wire          clkout_buf0;
wire          clkout2;
wire          clkout_buf1;
wire          ic_clk;
wire          ic_rst;
reg     [5:0] idelayctrl_ic_reset_counter = 6'd63;
reg           idelayctrl_ic_reset = 1'd1;
reg     [5:0] idelayctrl_ic_ready_counter = 6'd63;
wire          idelayctrl_ic_ready;
reg     [3:0] leds_storage = 4'd0;
reg           leds_re = 1'd0;
reg     [3:0] leds_chaser = 4'd0;
reg           leds_mode = 1'd0;
wire          leds_wait;
wire          leds_done;
reg    [23:0] leds_count = 24'd15625000;
reg     [3:0] leds_leds = 4'd0;
reg           uspddrphy_rst_storage = 1'd0;
reg           uspddrphy_rst_re = 1'd0;
reg           uspddrphy_en_vtc_storage = 1'd1;
reg           uspddrphy_en_vtc_re = 1'd0;
wire    [8:0] uspddrphy_half_sys8x_taps_status;
wire          uspddrphy_half_sys8x_taps_we;
reg           uspddrphy_half_sys8x_taps_re = 1'd0;
reg           uspddrphy_wlevel_en_storage = 1'd0;
reg           uspddrphy_wlevel_en_re = 1'd0;
reg           uspddrphy_wlevel_strobe_re = 1'd0;
wire          uspddrphy_wlevel_strobe_r;
reg           uspddrphy_wlevel_strobe_we = 1'd0;
reg           uspddrphy_wlevel_strobe_w = 1'd0;
reg           uspddrphy_cdly_rst_re = 1'd0;
wire          uspddrphy_cdly_rst_r;
reg           uspddrphy_cdly_rst_we = 1'd0;
reg           uspddrphy_cdly_rst_w = 1'd0;
reg           uspddrphy_cdly_inc_re = 1'd0;
wire          uspddrphy_cdly_inc_r;
reg           uspddrphy_cdly_inc_we = 1'd0;
reg           uspddrphy_cdly_inc_w = 1'd0;
wire    [8:0] uspddrphy_cdly_value_status;
wire          uspddrphy_cdly_value_we;
reg           uspddrphy_cdly_value_re = 1'd0;
reg     [7:0] uspddrphy_dly_sel_storage = 8'd0;
reg           uspddrphy_dly_sel_re = 1'd0;
reg           uspddrphy_rdly_dq_rst_re = 1'd0;
wire          uspddrphy_rdly_dq_rst_r;
reg           uspddrphy_rdly_dq_rst_we = 1'd0;
reg           uspddrphy_rdly_dq_rst_w = 1'd0;
reg           uspddrphy_rdly_dq_inc_re = 1'd0;
wire          uspddrphy_rdly_dq_inc_r;
reg           uspddrphy_rdly_dq_inc_we = 1'd0;
reg           uspddrphy_rdly_dq_inc_w = 1'd0;
reg           uspddrphy_rdly_dq_bitslip_rst_re = 1'd0;
wire          uspddrphy_rdly_dq_bitslip_rst_r;
reg           uspddrphy_rdly_dq_bitslip_rst_we = 1'd0;
reg           uspddrphy_rdly_dq_bitslip_rst_w = 1'd0;
reg           uspddrphy_rdly_dq_bitslip_re = 1'd0;
wire          uspddrphy_rdly_dq_bitslip_r;
reg           uspddrphy_rdly_dq_bitslip_we = 1'd0;
reg           uspddrphy_rdly_dq_bitslip_w = 1'd0;
reg           uspddrphy_wdly_dq_rst_re = 1'd0;
wire          uspddrphy_wdly_dq_rst_r;
reg           uspddrphy_wdly_dq_rst_we = 1'd0;
reg           uspddrphy_wdly_dq_rst_w = 1'd0;
reg           uspddrphy_wdly_dq_inc_re = 1'd0;
wire          uspddrphy_wdly_dq_inc_r;
reg           uspddrphy_wdly_dq_inc_we = 1'd0;
reg           uspddrphy_wdly_dq_inc_w = 1'd0;
reg           uspddrphy_wdly_dqs_rst_re = 1'd0;
wire          uspddrphy_wdly_dqs_rst_r;
reg           uspddrphy_wdly_dqs_rst_we = 1'd0;
reg           uspddrphy_wdly_dqs_rst_w = 1'd0;
reg           uspddrphy_wdly_dqs_inc_re = 1'd0;
wire          uspddrphy_wdly_dqs_inc_r;
reg           uspddrphy_wdly_dqs_inc_we = 1'd0;
reg           uspddrphy_wdly_dqs_inc_w = 1'd0;
reg     [8:0] uspddrphy_wdly_dqs_inc_count_status = 9'd0;
wire          uspddrphy_wdly_dqs_inc_count_we;
reg           uspddrphy_wdly_dqs_inc_count_re = 1'd0;
reg           uspddrphy_wdly_dq_bitslip_rst_re = 1'd0;
wire          uspddrphy_wdly_dq_bitslip_rst_r;
reg           uspddrphy_wdly_dq_bitslip_rst_we = 1'd0;
reg           uspddrphy_wdly_dq_bitslip_rst_w = 1'd0;
reg           uspddrphy_wdly_dq_bitslip_re = 1'd0;
wire          uspddrphy_wdly_dq_bitslip_r;
reg           uspddrphy_wdly_dq_bitslip_we = 1'd0;
reg           uspddrphy_wdly_dq_bitslip_w = 1'd0;
reg     [1:0] uspddrphy_rdphase_storage = 2'd3;
reg           uspddrphy_rdphase_re = 1'd0;
reg     [1:0] uspddrphy_wrphase_storage = 2'd3;
reg           uspddrphy_wrphase_re = 1'd0;
wire   [16:0] uspddrphy_interface0_dfi_p0_address;
wire    [3:0] uspddrphy_interface0_dfi_p0_bank;
wire          uspddrphy_interface0_dfi_p0_cas_n;
wire          uspddrphy_interface0_dfi_p0_cs_n;
wire          uspddrphy_interface0_dfi_p0_ras_n;
wire          uspddrphy_interface0_dfi_p0_we_n;
wire          uspddrphy_interface0_dfi_p0_cke;
wire          uspddrphy_interface0_dfi_p0_odt;
wire          uspddrphy_interface0_dfi_p0_reset_n;
wire          uspddrphy_interface0_dfi_p0_act_n;
wire  [127:0] uspddrphy_interface0_dfi_p0_wrdata;
wire          uspddrphy_interface0_dfi_p0_wrdata_en;
wire   [15:0] uspddrphy_interface0_dfi_p0_wrdata_mask;
wire          uspddrphy_interface0_dfi_p0_rddata_en;
wire  [127:0] uspddrphy_interface0_dfi_p0_rddata;
wire          uspddrphy_interface0_dfi_p0_rddata_valid;
wire   [16:0] uspddrphy_interface0_dfi_p1_address;
wire    [3:0] uspddrphy_interface0_dfi_p1_bank;
wire          uspddrphy_interface0_dfi_p1_cas_n;
wire          uspddrphy_interface0_dfi_p1_cs_n;
wire          uspddrphy_interface0_dfi_p1_ras_n;
wire          uspddrphy_interface0_dfi_p1_we_n;
wire          uspddrphy_interface0_dfi_p1_cke;
wire          uspddrphy_interface0_dfi_p1_odt;
wire          uspddrphy_interface0_dfi_p1_reset_n;
wire          uspddrphy_interface0_dfi_p1_act_n;
wire  [127:0] uspddrphy_interface0_dfi_p1_wrdata;
wire          uspddrphy_interface0_dfi_p1_wrdata_en;
wire   [15:0] uspddrphy_interface0_dfi_p1_wrdata_mask;
wire          uspddrphy_interface0_dfi_p1_rddata_en;
wire  [127:0] uspddrphy_interface0_dfi_p1_rddata;
wire          uspddrphy_interface0_dfi_p1_rddata_valid;
wire   [16:0] uspddrphy_interface0_dfi_p2_address;
wire    [3:0] uspddrphy_interface0_dfi_p2_bank;
wire          uspddrphy_interface0_dfi_p2_cas_n;
wire          uspddrphy_interface0_dfi_p2_cs_n;
wire          uspddrphy_interface0_dfi_p2_ras_n;
wire          uspddrphy_interface0_dfi_p2_we_n;
wire          uspddrphy_interface0_dfi_p2_cke;
wire          uspddrphy_interface0_dfi_p2_odt;
wire          uspddrphy_interface0_dfi_p2_reset_n;
wire          uspddrphy_interface0_dfi_p2_act_n;
wire  [127:0] uspddrphy_interface0_dfi_p2_wrdata;
wire          uspddrphy_interface0_dfi_p2_wrdata_en;
wire   [15:0] uspddrphy_interface0_dfi_p2_wrdata_mask;
wire          uspddrphy_interface0_dfi_p2_rddata_en;
wire  [127:0] uspddrphy_interface0_dfi_p2_rddata;
wire          uspddrphy_interface0_dfi_p2_rddata_valid;
wire   [16:0] uspddrphy_interface0_dfi_p3_address;
wire    [3:0] uspddrphy_interface0_dfi_p3_bank;
wire          uspddrphy_interface0_dfi_p3_cas_n;
wire          uspddrphy_interface0_dfi_p3_cs_n;
wire          uspddrphy_interface0_dfi_p3_ras_n;
wire          uspddrphy_interface0_dfi_p3_we_n;
wire          uspddrphy_interface0_dfi_p3_cke;
wire          uspddrphy_interface0_dfi_p3_odt;
wire          uspddrphy_interface0_dfi_p3_reset_n;
wire          uspddrphy_interface0_dfi_p3_act_n;
wire  [127:0] uspddrphy_interface0_dfi_p3_wrdata;
wire          uspddrphy_interface0_dfi_p3_wrdata_en;
wire   [15:0] uspddrphy_interface0_dfi_p3_wrdata_mask;
wire          uspddrphy_interface0_dfi_p3_rddata_en;
wire  [127:0] uspddrphy_interface0_dfi_p3_rddata;
wire          uspddrphy_interface0_dfi_p3_rddata_valid;
wire   [16:0] uspddrphy_interface1_dfi_p0_address;
wire    [3:0] uspddrphy_interface1_dfi_p0_bank;
reg           uspddrphy_interface1_dfi_p0_cas_n = 1'd1;
wire          uspddrphy_interface1_dfi_p0_cs_n;
reg           uspddrphy_interface1_dfi_p0_ras_n = 1'd1;
reg           uspddrphy_interface1_dfi_p0_we_n = 1'd1;
wire          uspddrphy_interface1_dfi_p0_cke;
wire          uspddrphy_interface1_dfi_p0_odt;
wire          uspddrphy_interface1_dfi_p0_reset_n;
reg           uspddrphy_interface1_dfi_p0_act_n = 1'd1;
wire  [127:0] uspddrphy_interface1_dfi_p0_wrdata;
wire          uspddrphy_interface1_dfi_p0_wrdata_en;
wire   [15:0] uspddrphy_interface1_dfi_p0_wrdata_mask;
wire          uspddrphy_interface1_dfi_p0_rddata_en;
reg   [127:0] uspddrphy_interface1_dfi_p0_rddata = 128'd0;
wire          uspddrphy_interface1_dfi_p0_rddata_valid;
wire   [16:0] uspddrphy_interface1_dfi_p1_address;
wire    [3:0] uspddrphy_interface1_dfi_p1_bank;
reg           uspddrphy_interface1_dfi_p1_cas_n = 1'd1;
wire          uspddrphy_interface1_dfi_p1_cs_n;
reg           uspddrphy_interface1_dfi_p1_ras_n = 1'd1;
reg           uspddrphy_interface1_dfi_p1_we_n = 1'd1;
wire          uspddrphy_interface1_dfi_p1_cke;
wire          uspddrphy_interface1_dfi_p1_odt;
wire          uspddrphy_interface1_dfi_p1_reset_n;
reg           uspddrphy_interface1_dfi_p1_act_n = 1'd1;
wire  [127:0] uspddrphy_interface1_dfi_p1_wrdata;
wire          uspddrphy_interface1_dfi_p1_wrdata_en;
wire   [15:0] uspddrphy_interface1_dfi_p1_wrdata_mask;
wire          uspddrphy_interface1_dfi_p1_rddata_en;
reg   [127:0] uspddrphy_interface1_dfi_p1_rddata = 128'd0;
wire          uspddrphy_interface1_dfi_p1_rddata_valid;
wire   [16:0] uspddrphy_interface1_dfi_p2_address;
wire    [3:0] uspddrphy_interface1_dfi_p2_bank;
reg           uspddrphy_interface1_dfi_p2_cas_n = 1'd1;
wire          uspddrphy_interface1_dfi_p2_cs_n;
reg           uspddrphy_interface1_dfi_p2_ras_n = 1'd1;
reg           uspddrphy_interface1_dfi_p2_we_n = 1'd1;
wire          uspddrphy_interface1_dfi_p2_cke;
wire          uspddrphy_interface1_dfi_p2_odt;
wire          uspddrphy_interface1_dfi_p2_reset_n;
reg           uspddrphy_interface1_dfi_p2_act_n = 1'd1;
wire  [127:0] uspddrphy_interface1_dfi_p2_wrdata;
wire          uspddrphy_interface1_dfi_p2_wrdata_en;
wire   [15:0] uspddrphy_interface1_dfi_p2_wrdata_mask;
wire          uspddrphy_interface1_dfi_p2_rddata_en;
reg   [127:0] uspddrphy_interface1_dfi_p2_rddata = 128'd0;
wire          uspddrphy_interface1_dfi_p2_rddata_valid;
wire   [16:0] uspddrphy_interface1_dfi_p3_address;
wire    [3:0] uspddrphy_interface1_dfi_p3_bank;
reg           uspddrphy_interface1_dfi_p3_cas_n = 1'd1;
wire          uspddrphy_interface1_dfi_p3_cs_n;
reg           uspddrphy_interface1_dfi_p3_ras_n = 1'd1;
reg           uspddrphy_interface1_dfi_p3_we_n = 1'd1;
wire          uspddrphy_interface1_dfi_p3_cke;
wire          uspddrphy_interface1_dfi_p3_odt;
wire          uspddrphy_interface1_dfi_p3_reset_n;
reg           uspddrphy_interface1_dfi_p3_act_n = 1'd1;
wire  [127:0] uspddrphy_interface1_dfi_p3_wrdata;
wire          uspddrphy_interface1_dfi_p3_wrdata_en;
wire   [15:0] uspddrphy_interface1_dfi_p3_wrdata_mask;
wire          uspddrphy_interface1_dfi_p3_rddata_en;
reg   [127:0] uspddrphy_interface1_dfi_p3_rddata = 128'd0;
wire          uspddrphy_interface1_dfi_p3_rddata_valid;
wire          uspddrphy_clk_o_nodelay;
wire          uspddrphy_clk_o_delayed;
wire    [3:0] uspddrphy_pads_ba;
wire          uspddrphy_o_nodelay0;
wire          uspddrphy_o_nodelay1;
wire          uspddrphy_o_nodelay2;
wire          uspddrphy_o_nodelay3;
wire          uspddrphy_o_nodelay4;
wire          uspddrphy_o_nodelay5;
wire          uspddrphy_o_nodelay6;
wire          uspddrphy_o_nodelay7;
wire          uspddrphy_o_nodelay8;
wire          uspddrphy_o_nodelay9;
wire          uspddrphy_o_nodelay10;
wire          uspddrphy_o_nodelay11;
wire          uspddrphy_o_nodelay12;
wire          uspddrphy_o_nodelay13;
wire          uspddrphy_o_nodelay14;
wire          uspddrphy_o_nodelay15;
wire          uspddrphy_o_nodelay16;
wire          uspddrphy_o_nodelay17;
wire          uspddrphy_o_nodelay18;
wire          uspddrphy_o_nodelay19;
wire          uspddrphy_o_nodelay20;
wire          uspddrphy_o_nodelay21;
wire          uspddrphy_o_nodelay22;
wire          uspddrphy_o_nodelay23;
wire          uspddrphy_o_nodelay24;
wire          uspddrphy_o_nodelay25;
reg           uspddrphy_dqs_oe = 1'd0;
wire          uspddrphy_dqs_preamble;
wire          uspddrphy_dqs_postamble;
wire          uspddrphy_dqs_oe_delay_tappeddelayline;
reg           uspddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline = 1'd0;
reg           uspddrphy_dqspattern0 = 1'd0;
reg           uspddrphy_dqspattern1 = 1'd0;
reg     [7:0] uspddrphy_dqspattern_o = 8'd0;
reg     [7:0] uspddrphy_bitslip00 = 8'd0;
reg     [2:0] uspddrphy_bitslip0_value0 = 3'd7;
reg    [15:0] uspddrphy_bitslip0_r0 = 16'd0;
wire          uspddrphy_dqs_nodelay0;
wire          uspddrphy_dqs_delayed0;
wire          uspddrphy_dqs_t0;
reg     [8:0] uspddrphy_wdly_dqs_inc_count0 = 9'd0;
reg     [7:0] uspddrphy_bitslip10 = 8'd0;
reg     [2:0] uspddrphy_bitslip1_value0 = 3'd7;
reg    [15:0] uspddrphy_bitslip1_r0 = 16'd0;
wire          uspddrphy_dqs_nodelay1;
wire          uspddrphy_dqs_delayed1;
wire          uspddrphy_dqs_t1;
wire          uspddrphy0;
reg     [8:0] uspddrphy_wdly_dqs_inc_count1 = 9'd0;
reg     [7:0] uspddrphy_bitslip20 = 8'd0;
reg     [2:0] uspddrphy_bitslip2_value0 = 3'd7;
reg    [15:0] uspddrphy_bitslip2_r0 = 16'd0;
wire          uspddrphy_dqs_nodelay2;
wire          uspddrphy_dqs_delayed2;
wire          uspddrphy_dqs_t2;
wire          uspddrphy1;
reg     [8:0] uspddrphy_wdly_dqs_inc_count2 = 9'd0;
reg     [7:0] uspddrphy_bitslip30 = 8'd0;
reg     [2:0] uspddrphy_bitslip3_value0 = 3'd7;
reg    [15:0] uspddrphy_bitslip3_r0 = 16'd0;
wire          uspddrphy_dqs_nodelay3;
wire          uspddrphy_dqs_delayed3;
wire          uspddrphy_dqs_t3;
wire          uspddrphy2;
reg     [8:0] uspddrphy_wdly_dqs_inc_count3 = 9'd0;
reg     [7:0] uspddrphy_bitslip40 = 8'd0;
reg     [2:0] uspddrphy_bitslip4_value0 = 3'd7;
reg    [15:0] uspddrphy_bitslip4_r0 = 16'd0;
wire          uspddrphy_dqs_nodelay4;
wire          uspddrphy_dqs_delayed4;
wire          uspddrphy_dqs_t4;
wire          uspddrphy3;
reg     [8:0] uspddrphy_wdly_dqs_inc_count4 = 9'd0;
reg     [7:0] uspddrphy_bitslip50 = 8'd0;
reg     [2:0] uspddrphy_bitslip5_value0 = 3'd7;
reg    [15:0] uspddrphy_bitslip5_r0 = 16'd0;
wire          uspddrphy_dqs_nodelay5;
wire          uspddrphy_dqs_delayed5;
wire          uspddrphy_dqs_t5;
wire          uspddrphy4;
reg     [8:0] uspddrphy_wdly_dqs_inc_count5 = 9'd0;
reg     [7:0] uspddrphy_bitslip60 = 8'd0;
reg     [2:0] uspddrphy_bitslip6_value0 = 3'd7;
reg    [15:0] uspddrphy_bitslip6_r0 = 16'd0;
wire          uspddrphy_dqs_nodelay6;
wire          uspddrphy_dqs_delayed6;
wire          uspddrphy_dqs_t6;
wire          uspddrphy5;
reg     [8:0] uspddrphy_wdly_dqs_inc_count6 = 9'd0;
reg     [7:0] uspddrphy_bitslip70 = 8'd0;
reg     [2:0] uspddrphy_bitslip7_value0 = 3'd7;
reg    [15:0] uspddrphy_bitslip7_r0 = 16'd0;
wire          uspddrphy_dqs_nodelay7;
wire          uspddrphy_dqs_delayed7;
wire          uspddrphy_dqs_t7;
wire          uspddrphy6;
reg     [8:0] uspddrphy_wdly_dqs_inc_count7 = 9'd0;
wire          uspddrphy_dm_o_nodelay0;
reg     [7:0] uspddrphy_bitslip01 = 8'd0;
reg     [2:0] uspddrphy_bitslip0_value1 = 3'd7;
reg    [15:0] uspddrphy_bitslip0_r1 = 16'd0;
wire          uspddrphy_dm_o_nodelay1;
reg     [7:0] uspddrphy_bitslip11 = 8'd0;
reg     [2:0] uspddrphy_bitslip1_value1 = 3'd7;
reg    [15:0] uspddrphy_bitslip1_r1 = 16'd0;
wire          uspddrphy_dm_o_nodelay2;
reg     [7:0] uspddrphy_bitslip21 = 8'd0;
reg     [2:0] uspddrphy_bitslip2_value1 = 3'd7;
reg    [15:0] uspddrphy_bitslip2_r1 = 16'd0;
wire          uspddrphy_dm_o_nodelay3;
reg     [7:0] uspddrphy_bitslip31 = 8'd0;
reg     [2:0] uspddrphy_bitslip3_value1 = 3'd7;
reg    [15:0] uspddrphy_bitslip3_r1 = 16'd0;
wire          uspddrphy_dm_o_nodelay4;
reg     [7:0] uspddrphy_bitslip41 = 8'd0;
reg     [2:0] uspddrphy_bitslip4_value1 = 3'd7;
reg    [15:0] uspddrphy_bitslip4_r1 = 16'd0;
wire          uspddrphy_dm_o_nodelay5;
reg     [7:0] uspddrphy_bitslip51 = 8'd0;
reg     [2:0] uspddrphy_bitslip5_value1 = 3'd7;
reg    [15:0] uspddrphy_bitslip5_r1 = 16'd0;
wire          uspddrphy_dm_o_nodelay6;
reg     [7:0] uspddrphy_bitslip61 = 8'd0;
reg     [2:0] uspddrphy_bitslip6_value1 = 3'd7;
reg    [15:0] uspddrphy_bitslip6_r1 = 16'd0;
wire          uspddrphy_dm_o_nodelay7;
reg     [7:0] uspddrphy_bitslip71 = 8'd0;
reg     [2:0] uspddrphy_bitslip7_value1 = 3'd7;
reg    [15:0] uspddrphy_bitslip7_r1 = 16'd0;
wire          uspddrphy_dq_oe;
wire          uspddrphy_dq_oe_delay_tappeddelayline;
reg           uspddrphy_dq_oe_delay_tappeddelayline_tappeddelayline = 1'd0;
wire          uspddrphy_dq_o_nodelay0;
wire          uspddrphy_dq_o_delayed0;
wire          uspddrphy_dq_i_nodelay0;
wire          uspddrphy_dq_i_delayed0;
wire          uspddrphy_dq_t0;
reg     [7:0] uspddrphy_bitslip02 = 8'd0;
reg     [2:0] uspddrphy_bitslip0_value2 = 3'd7;
reg    [15:0] uspddrphy_bitslip0_r2 = 16'd0;
wire    [7:0] uspddrphy_bitslip03;
reg     [7:0] uspddrphy_bitslip04 = 8'd0;
reg     [2:0] uspddrphy_bitslip0_value3 = 3'd7;
reg    [15:0] uspddrphy_bitslip0_r3 = 16'd0;
wire          uspddrphy_dq_o_nodelay1;
wire          uspddrphy_dq_o_delayed1;
wire          uspddrphy_dq_i_nodelay1;
wire          uspddrphy_dq_i_delayed1;
wire          uspddrphy_dq_t1;
reg     [7:0] uspddrphy_bitslip12 = 8'd0;
reg     [2:0] uspddrphy_bitslip1_value2 = 3'd7;
reg    [15:0] uspddrphy_bitslip1_r2 = 16'd0;
wire    [7:0] uspddrphy_bitslip13;
reg     [7:0] uspddrphy_bitslip14 = 8'd0;
reg     [2:0] uspddrphy_bitslip1_value3 = 3'd7;
reg    [15:0] uspddrphy_bitslip1_r3 = 16'd0;
wire          uspddrphy_dq_o_nodelay2;
wire          uspddrphy_dq_o_delayed2;
wire          uspddrphy_dq_i_nodelay2;
wire          uspddrphy_dq_i_delayed2;
wire          uspddrphy_dq_t2;
reg     [7:0] uspddrphy_bitslip22 = 8'd0;
reg     [2:0] uspddrphy_bitslip2_value2 = 3'd7;
reg    [15:0] uspddrphy_bitslip2_r2 = 16'd0;
wire    [7:0] uspddrphy_bitslip23;
reg     [7:0] uspddrphy_bitslip24 = 8'd0;
reg     [2:0] uspddrphy_bitslip2_value3 = 3'd7;
reg    [15:0] uspddrphy_bitslip2_r3 = 16'd0;
wire          uspddrphy_dq_o_nodelay3;
wire          uspddrphy_dq_o_delayed3;
wire          uspddrphy_dq_i_nodelay3;
wire          uspddrphy_dq_i_delayed3;
wire          uspddrphy_dq_t3;
reg     [7:0] uspddrphy_bitslip32 = 8'd0;
reg     [2:0] uspddrphy_bitslip3_value2 = 3'd7;
reg    [15:0] uspddrphy_bitslip3_r2 = 16'd0;
wire    [7:0] uspddrphy_bitslip33;
reg     [7:0] uspddrphy_bitslip34 = 8'd0;
reg     [2:0] uspddrphy_bitslip3_value3 = 3'd7;
reg    [15:0] uspddrphy_bitslip3_r3 = 16'd0;
wire          uspddrphy_dq_o_nodelay4;
wire          uspddrphy_dq_o_delayed4;
wire          uspddrphy_dq_i_nodelay4;
wire          uspddrphy_dq_i_delayed4;
wire          uspddrphy_dq_t4;
reg     [7:0] uspddrphy_bitslip42 = 8'd0;
reg     [2:0] uspddrphy_bitslip4_value2 = 3'd7;
reg    [15:0] uspddrphy_bitslip4_r2 = 16'd0;
wire    [7:0] uspddrphy_bitslip43;
reg     [7:0] uspddrphy_bitslip44 = 8'd0;
reg     [2:0] uspddrphy_bitslip4_value3 = 3'd7;
reg    [15:0] uspddrphy_bitslip4_r3 = 16'd0;
wire          uspddrphy_dq_o_nodelay5;
wire          uspddrphy_dq_o_delayed5;
wire          uspddrphy_dq_i_nodelay5;
wire          uspddrphy_dq_i_delayed5;
wire          uspddrphy_dq_t5;
reg     [7:0] uspddrphy_bitslip52 = 8'd0;
reg     [2:0] uspddrphy_bitslip5_value2 = 3'd7;
reg    [15:0] uspddrphy_bitslip5_r2 = 16'd0;
wire    [7:0] uspddrphy_bitslip53;
reg     [7:0] uspddrphy_bitslip54 = 8'd0;
reg     [2:0] uspddrphy_bitslip5_value3 = 3'd7;
reg    [15:0] uspddrphy_bitslip5_r3 = 16'd0;
wire          uspddrphy_dq_o_nodelay6;
wire          uspddrphy_dq_o_delayed6;
wire          uspddrphy_dq_i_nodelay6;
wire          uspddrphy_dq_i_delayed6;
wire          uspddrphy_dq_t6;
reg     [7:0] uspddrphy_bitslip62 = 8'd0;
reg     [2:0] uspddrphy_bitslip6_value2 = 3'd7;
reg    [15:0] uspddrphy_bitslip6_r2 = 16'd0;
wire    [7:0] uspddrphy_bitslip63;
reg     [7:0] uspddrphy_bitslip64 = 8'd0;
reg     [2:0] uspddrphy_bitslip6_value3 = 3'd7;
reg    [15:0] uspddrphy_bitslip6_r3 = 16'd0;
wire          uspddrphy_dq_o_nodelay7;
wire          uspddrphy_dq_o_delayed7;
wire          uspddrphy_dq_i_nodelay7;
wire          uspddrphy_dq_i_delayed7;
wire          uspddrphy_dq_t7;
reg     [7:0] uspddrphy_bitslip72 = 8'd0;
reg     [2:0] uspddrphy_bitslip7_value2 = 3'd7;
reg    [15:0] uspddrphy_bitslip7_r2 = 16'd0;
wire    [7:0] uspddrphy_bitslip73;
reg     [7:0] uspddrphy_bitslip74 = 8'd0;
reg     [2:0] uspddrphy_bitslip7_value3 = 3'd7;
reg    [15:0] uspddrphy_bitslip7_r3 = 16'd0;
wire          uspddrphy_dq_o_nodelay8;
wire          uspddrphy_dq_o_delayed8;
wire          uspddrphy_dq_i_nodelay8;
wire          uspddrphy_dq_i_delayed8;
wire          uspddrphy_dq_t8;
reg     [7:0] uspddrphy_bitslip80 = 8'd0;
reg     [2:0] uspddrphy_bitslip8_value0 = 3'd7;
reg    [15:0] uspddrphy_bitslip8_r0 = 16'd0;
wire    [7:0] uspddrphy_bitslip81;
reg     [7:0] uspddrphy_bitslip82 = 8'd0;
reg     [2:0] uspddrphy_bitslip8_value1 = 3'd7;
reg    [15:0] uspddrphy_bitslip8_r1 = 16'd0;
wire          uspddrphy_dq_o_nodelay9;
wire          uspddrphy_dq_o_delayed9;
wire          uspddrphy_dq_i_nodelay9;
wire          uspddrphy_dq_i_delayed9;
wire          uspddrphy_dq_t9;
reg     [7:0] uspddrphy_bitslip90 = 8'd0;
reg     [2:0] uspddrphy_bitslip9_value0 = 3'd7;
reg    [15:0] uspddrphy_bitslip9_r0 = 16'd0;
wire    [7:0] uspddrphy_bitslip91;
reg     [7:0] uspddrphy_bitslip92 = 8'd0;
reg     [2:0] uspddrphy_bitslip9_value1 = 3'd7;
reg    [15:0] uspddrphy_bitslip9_r1 = 16'd0;
wire          uspddrphy_dq_o_nodelay10;
wire          uspddrphy_dq_o_delayed10;
wire          uspddrphy_dq_i_nodelay10;
wire          uspddrphy_dq_i_delayed10;
wire          uspddrphy_dq_t10;
reg     [7:0] uspddrphy_bitslip100 = 8'd0;
reg     [2:0] uspddrphy_bitslip10_value0 = 3'd7;
reg    [15:0] uspddrphy_bitslip10_r0 = 16'd0;
wire    [7:0] uspddrphy_bitslip101;
reg     [7:0] uspddrphy_bitslip102 = 8'd0;
reg     [2:0] uspddrphy_bitslip10_value1 = 3'd7;
reg    [15:0] uspddrphy_bitslip10_r1 = 16'd0;
wire          uspddrphy_dq_o_nodelay11;
wire          uspddrphy_dq_o_delayed11;
wire          uspddrphy_dq_i_nodelay11;
wire          uspddrphy_dq_i_delayed11;
wire          uspddrphy_dq_t11;
reg     [7:0] uspddrphy_bitslip110 = 8'd0;
reg     [2:0] uspddrphy_bitslip11_value0 = 3'd7;
reg    [15:0] uspddrphy_bitslip11_r0 = 16'd0;
wire    [7:0] uspddrphy_bitslip111;
reg     [7:0] uspddrphy_bitslip112 = 8'd0;
reg     [2:0] uspddrphy_bitslip11_value1 = 3'd7;
reg    [15:0] uspddrphy_bitslip11_r1 = 16'd0;
wire          uspddrphy_dq_o_nodelay12;
wire          uspddrphy_dq_o_delayed12;
wire          uspddrphy_dq_i_nodelay12;
wire          uspddrphy_dq_i_delayed12;
wire          uspddrphy_dq_t12;
reg     [7:0] uspddrphy_bitslip120 = 8'd0;
reg     [2:0] uspddrphy_bitslip12_value0 = 3'd7;
reg    [15:0] uspddrphy_bitslip12_r0 = 16'd0;
wire    [7:0] uspddrphy_bitslip121;
reg     [7:0] uspddrphy_bitslip122 = 8'd0;
reg     [2:0] uspddrphy_bitslip12_value1 = 3'd7;
reg    [15:0] uspddrphy_bitslip12_r1 = 16'd0;
wire          uspddrphy_dq_o_nodelay13;
wire          uspddrphy_dq_o_delayed13;
wire          uspddrphy_dq_i_nodelay13;
wire          uspddrphy_dq_i_delayed13;
wire          uspddrphy_dq_t13;
reg     [7:0] uspddrphy_bitslip130 = 8'd0;
reg     [2:0] uspddrphy_bitslip13_value0 = 3'd7;
reg    [15:0] uspddrphy_bitslip13_r0 = 16'd0;
wire    [7:0] uspddrphy_bitslip131;
reg     [7:0] uspddrphy_bitslip132 = 8'd0;
reg     [2:0] uspddrphy_bitslip13_value1 = 3'd7;
reg    [15:0] uspddrphy_bitslip13_r1 = 16'd0;
wire          uspddrphy_dq_o_nodelay14;
wire          uspddrphy_dq_o_delayed14;
wire          uspddrphy_dq_i_nodelay14;
wire          uspddrphy_dq_i_delayed14;
wire          uspddrphy_dq_t14;
reg     [7:0] uspddrphy_bitslip140 = 8'd0;
reg     [2:0] uspddrphy_bitslip14_value0 = 3'd7;
reg    [15:0] uspddrphy_bitslip14_r0 = 16'd0;
wire    [7:0] uspddrphy_bitslip141;
reg     [7:0] uspddrphy_bitslip142 = 8'd0;
reg     [2:0] uspddrphy_bitslip14_value1 = 3'd7;
reg    [15:0] uspddrphy_bitslip14_r1 = 16'd0;
wire          uspddrphy_dq_o_nodelay15;
wire          uspddrphy_dq_o_delayed15;
wire          uspddrphy_dq_i_nodelay15;
wire          uspddrphy_dq_i_delayed15;
wire          uspddrphy_dq_t15;
reg     [7:0] uspddrphy_bitslip150 = 8'd0;
reg     [2:0] uspddrphy_bitslip15_value0 = 3'd7;
reg    [15:0] uspddrphy_bitslip15_r0 = 16'd0;
wire    [7:0] uspddrphy_bitslip151;
reg     [7:0] uspddrphy_bitslip152 = 8'd0;
reg     [2:0] uspddrphy_bitslip15_value1 = 3'd7;
reg    [15:0] uspddrphy_bitslip15_r1 = 16'd0;
wire          uspddrphy_dq_o_nodelay16;
wire          uspddrphy_dq_o_delayed16;
wire          uspddrphy_dq_i_nodelay16;
wire          uspddrphy_dq_i_delayed16;
wire          uspddrphy_dq_t16;
reg     [7:0] uspddrphy_bitslip160 = 8'd0;
reg     [2:0] uspddrphy_bitslip16_value0 = 3'd7;
reg    [15:0] uspddrphy_bitslip16_r0 = 16'd0;
wire    [7:0] uspddrphy_bitslip161;
reg     [7:0] uspddrphy_bitslip162 = 8'd0;
reg     [2:0] uspddrphy_bitslip16_value1 = 3'd7;
reg    [15:0] uspddrphy_bitslip16_r1 = 16'd0;
wire          uspddrphy_dq_o_nodelay17;
wire          uspddrphy_dq_o_delayed17;
wire          uspddrphy_dq_i_nodelay17;
wire          uspddrphy_dq_i_delayed17;
wire          uspddrphy_dq_t17;
reg     [7:0] uspddrphy_bitslip170 = 8'd0;
reg     [2:0] uspddrphy_bitslip17_value0 = 3'd7;
reg    [15:0] uspddrphy_bitslip17_r0 = 16'd0;
wire    [7:0] uspddrphy_bitslip171;
reg     [7:0] uspddrphy_bitslip172 = 8'd0;
reg     [2:0] uspddrphy_bitslip17_value1 = 3'd7;
reg    [15:0] uspddrphy_bitslip17_r1 = 16'd0;
wire          uspddrphy_dq_o_nodelay18;
wire          uspddrphy_dq_o_delayed18;
wire          uspddrphy_dq_i_nodelay18;
wire          uspddrphy_dq_i_delayed18;
wire          uspddrphy_dq_t18;
reg     [7:0] uspddrphy_bitslip180 = 8'd0;
reg     [2:0] uspddrphy_bitslip18_value0 = 3'd7;
reg    [15:0] uspddrphy_bitslip18_r0 = 16'd0;
wire    [7:0] uspddrphy_bitslip181;
reg     [7:0] uspddrphy_bitslip182 = 8'd0;
reg     [2:0] uspddrphy_bitslip18_value1 = 3'd7;
reg    [15:0] uspddrphy_bitslip18_r1 = 16'd0;
wire          uspddrphy_dq_o_nodelay19;
wire          uspddrphy_dq_o_delayed19;
wire          uspddrphy_dq_i_nodelay19;
wire          uspddrphy_dq_i_delayed19;
wire          uspddrphy_dq_t19;
reg     [7:0] uspddrphy_bitslip190 = 8'd0;
reg     [2:0] uspddrphy_bitslip19_value0 = 3'd7;
reg    [15:0] uspddrphy_bitslip19_r0 = 16'd0;
wire    [7:0] uspddrphy_bitslip191;
reg     [7:0] uspddrphy_bitslip192 = 8'd0;
reg     [2:0] uspddrphy_bitslip19_value1 = 3'd7;
reg    [15:0] uspddrphy_bitslip19_r1 = 16'd0;
wire          uspddrphy_dq_o_nodelay20;
wire          uspddrphy_dq_o_delayed20;
wire          uspddrphy_dq_i_nodelay20;
wire          uspddrphy_dq_i_delayed20;
wire          uspddrphy_dq_t20;
reg     [7:0] uspddrphy_bitslip200 = 8'd0;
reg     [2:0] uspddrphy_bitslip20_value0 = 3'd7;
reg    [15:0] uspddrphy_bitslip20_r0 = 16'd0;
wire    [7:0] uspddrphy_bitslip201;
reg     [7:0] uspddrphy_bitslip202 = 8'd0;
reg     [2:0] uspddrphy_bitslip20_value1 = 3'd7;
reg    [15:0] uspddrphy_bitslip20_r1 = 16'd0;
wire          uspddrphy_dq_o_nodelay21;
wire          uspddrphy_dq_o_delayed21;
wire          uspddrphy_dq_i_nodelay21;
wire          uspddrphy_dq_i_delayed21;
wire          uspddrphy_dq_t21;
reg     [7:0] uspddrphy_bitslip210 = 8'd0;
reg     [2:0] uspddrphy_bitslip21_value0 = 3'd7;
reg    [15:0] uspddrphy_bitslip21_r0 = 16'd0;
wire    [7:0] uspddrphy_bitslip211;
reg     [7:0] uspddrphy_bitslip212 = 8'd0;
reg     [2:0] uspddrphy_bitslip21_value1 = 3'd7;
reg    [15:0] uspddrphy_bitslip21_r1 = 16'd0;
wire          uspddrphy_dq_o_nodelay22;
wire          uspddrphy_dq_o_delayed22;
wire          uspddrphy_dq_i_nodelay22;
wire          uspddrphy_dq_i_delayed22;
wire          uspddrphy_dq_t22;
reg     [7:0] uspddrphy_bitslip220 = 8'd0;
reg     [2:0] uspddrphy_bitslip22_value0 = 3'd7;
reg    [15:0] uspddrphy_bitslip22_r0 = 16'd0;
wire    [7:0] uspddrphy_bitslip221;
reg     [7:0] uspddrphy_bitslip222 = 8'd0;
reg     [2:0] uspddrphy_bitslip22_value1 = 3'd7;
reg    [15:0] uspddrphy_bitslip22_r1 = 16'd0;
wire          uspddrphy_dq_o_nodelay23;
wire          uspddrphy_dq_o_delayed23;
wire          uspddrphy_dq_i_nodelay23;
wire          uspddrphy_dq_i_delayed23;
wire          uspddrphy_dq_t23;
reg     [7:0] uspddrphy_bitslip230 = 8'd0;
reg     [2:0] uspddrphy_bitslip23_value0 = 3'd7;
reg    [15:0] uspddrphy_bitslip23_r0 = 16'd0;
wire    [7:0] uspddrphy_bitslip231;
reg     [7:0] uspddrphy_bitslip232 = 8'd0;
reg     [2:0] uspddrphy_bitslip23_value1 = 3'd7;
reg    [15:0] uspddrphy_bitslip23_r1 = 16'd0;
wire          uspddrphy_dq_o_nodelay24;
wire          uspddrphy_dq_o_delayed24;
wire          uspddrphy_dq_i_nodelay24;
wire          uspddrphy_dq_i_delayed24;
wire          uspddrphy_dq_t24;
reg     [7:0] uspddrphy_bitslip240 = 8'd0;
reg     [2:0] uspddrphy_bitslip24_value0 = 3'd7;
reg    [15:0] uspddrphy_bitslip24_r0 = 16'd0;
wire    [7:0] uspddrphy_bitslip241;
reg     [7:0] uspddrphy_bitslip242 = 8'd0;
reg     [2:0] uspddrphy_bitslip24_value1 = 3'd7;
reg    [15:0] uspddrphy_bitslip24_r1 = 16'd0;
wire          uspddrphy_dq_o_nodelay25;
wire          uspddrphy_dq_o_delayed25;
wire          uspddrphy_dq_i_nodelay25;
wire          uspddrphy_dq_i_delayed25;
wire          uspddrphy_dq_t25;
reg     [7:0] uspddrphy_bitslip250 = 8'd0;
reg     [2:0] uspddrphy_bitslip25_value0 = 3'd7;
reg    [15:0] uspddrphy_bitslip25_r0 = 16'd0;
wire    [7:0] uspddrphy_bitslip251;
reg     [7:0] uspddrphy_bitslip252 = 8'd0;
reg     [2:0] uspddrphy_bitslip25_value1 = 3'd7;
reg    [15:0] uspddrphy_bitslip25_r1 = 16'd0;
wire          uspddrphy_dq_o_nodelay26;
wire          uspddrphy_dq_o_delayed26;
wire          uspddrphy_dq_i_nodelay26;
wire          uspddrphy_dq_i_delayed26;
wire          uspddrphy_dq_t26;
reg     [7:0] uspddrphy_bitslip260 = 8'd0;
reg     [2:0] uspddrphy_bitslip26_value0 = 3'd7;
reg    [15:0] uspddrphy_bitslip26_r0 = 16'd0;
wire    [7:0] uspddrphy_bitslip261;
reg     [7:0] uspddrphy_bitslip262 = 8'd0;
reg     [2:0] uspddrphy_bitslip26_value1 = 3'd7;
reg    [15:0] uspddrphy_bitslip26_r1 = 16'd0;
wire          uspddrphy_dq_o_nodelay27;
wire          uspddrphy_dq_o_delayed27;
wire          uspddrphy_dq_i_nodelay27;
wire          uspddrphy_dq_i_delayed27;
wire          uspddrphy_dq_t27;
reg     [7:0] uspddrphy_bitslip270 = 8'd0;
reg     [2:0] uspddrphy_bitslip27_value0 = 3'd7;
reg    [15:0] uspddrphy_bitslip27_r0 = 16'd0;
wire    [7:0] uspddrphy_bitslip271;
reg     [7:0] uspddrphy_bitslip272 = 8'd0;
reg     [2:0] uspddrphy_bitslip27_value1 = 3'd7;
reg    [15:0] uspddrphy_bitslip27_r1 = 16'd0;
wire          uspddrphy_dq_o_nodelay28;
wire          uspddrphy_dq_o_delayed28;
wire          uspddrphy_dq_i_nodelay28;
wire          uspddrphy_dq_i_delayed28;
wire          uspddrphy_dq_t28;
reg     [7:0] uspddrphy_bitslip280 = 8'd0;
reg     [2:0] uspddrphy_bitslip28_value0 = 3'd7;
reg    [15:0] uspddrphy_bitslip28_r0 = 16'd0;
wire    [7:0] uspddrphy_bitslip281;
reg     [7:0] uspddrphy_bitslip282 = 8'd0;
reg     [2:0] uspddrphy_bitslip28_value1 = 3'd7;
reg    [15:0] uspddrphy_bitslip28_r1 = 16'd0;
wire          uspddrphy_dq_o_nodelay29;
wire          uspddrphy_dq_o_delayed29;
wire          uspddrphy_dq_i_nodelay29;
wire          uspddrphy_dq_i_delayed29;
wire          uspddrphy_dq_t29;
reg     [7:0] uspddrphy_bitslip290 = 8'd0;
reg     [2:0] uspddrphy_bitslip29_value0 = 3'd7;
reg    [15:0] uspddrphy_bitslip29_r0 = 16'd0;
wire    [7:0] uspddrphy_bitslip291;
reg     [7:0] uspddrphy_bitslip292 = 8'd0;
reg     [2:0] uspddrphy_bitslip29_value1 = 3'd7;
reg    [15:0] uspddrphy_bitslip29_r1 = 16'd0;
wire          uspddrphy_dq_o_nodelay30;
wire          uspddrphy_dq_o_delayed30;
wire          uspddrphy_dq_i_nodelay30;
wire          uspddrphy_dq_i_delayed30;
wire          uspddrphy_dq_t30;
reg     [7:0] uspddrphy_bitslip300 = 8'd0;
reg     [2:0] uspddrphy_bitslip30_value0 = 3'd7;
reg    [15:0] uspddrphy_bitslip30_r0 = 16'd0;
wire    [7:0] uspddrphy_bitslip301;
reg     [7:0] uspddrphy_bitslip302 = 8'd0;
reg     [2:0] uspddrphy_bitslip30_value1 = 3'd7;
reg    [15:0] uspddrphy_bitslip30_r1 = 16'd0;
wire          uspddrphy_dq_o_nodelay31;
wire          uspddrphy_dq_o_delayed31;
wire          uspddrphy_dq_i_nodelay31;
wire          uspddrphy_dq_i_delayed31;
wire          uspddrphy_dq_t31;
reg     [7:0] uspddrphy_bitslip310 = 8'd0;
reg     [2:0] uspddrphy_bitslip31_value0 = 3'd7;
reg    [15:0] uspddrphy_bitslip31_r0 = 16'd0;
wire    [7:0] uspddrphy_bitslip311;
reg     [7:0] uspddrphy_bitslip312 = 8'd0;
reg     [2:0] uspddrphy_bitslip31_value1 = 3'd7;
reg    [15:0] uspddrphy_bitslip31_r1 = 16'd0;
wire          uspddrphy_dq_o_nodelay32;
wire          uspddrphy_dq_o_delayed32;
wire          uspddrphy_dq_i_nodelay32;
wire          uspddrphy_dq_i_delayed32;
wire          uspddrphy_dq_t32;
reg     [7:0] uspddrphy_bitslip320 = 8'd0;
reg     [2:0] uspddrphy_bitslip32_value0 = 3'd7;
reg    [15:0] uspddrphy_bitslip32_r0 = 16'd0;
wire    [7:0] uspddrphy_bitslip321;
reg     [7:0] uspddrphy_bitslip322 = 8'd0;
reg     [2:0] uspddrphy_bitslip32_value1 = 3'd7;
reg    [15:0] uspddrphy_bitslip32_r1 = 16'd0;
wire          uspddrphy_dq_o_nodelay33;
wire          uspddrphy_dq_o_delayed33;
wire          uspddrphy_dq_i_nodelay33;
wire          uspddrphy_dq_i_delayed33;
wire          uspddrphy_dq_t33;
reg     [7:0] uspddrphy_bitslip330 = 8'd0;
reg     [2:0] uspddrphy_bitslip33_value0 = 3'd7;
reg    [15:0] uspddrphy_bitslip33_r0 = 16'd0;
wire    [7:0] uspddrphy_bitslip331;
reg     [7:0] uspddrphy_bitslip332 = 8'd0;
reg     [2:0] uspddrphy_bitslip33_value1 = 3'd7;
reg    [15:0] uspddrphy_bitslip33_r1 = 16'd0;
wire          uspddrphy_dq_o_nodelay34;
wire          uspddrphy_dq_o_delayed34;
wire          uspddrphy_dq_i_nodelay34;
wire          uspddrphy_dq_i_delayed34;
wire          uspddrphy_dq_t34;
reg     [7:0] uspddrphy_bitslip340 = 8'd0;
reg     [2:0] uspddrphy_bitslip34_value0 = 3'd7;
reg    [15:0] uspddrphy_bitslip34_r0 = 16'd0;
wire    [7:0] uspddrphy_bitslip341;
reg     [7:0] uspddrphy_bitslip342 = 8'd0;
reg     [2:0] uspddrphy_bitslip34_value1 = 3'd7;
reg    [15:0] uspddrphy_bitslip34_r1 = 16'd0;
wire          uspddrphy_dq_o_nodelay35;
wire          uspddrphy_dq_o_delayed35;
wire          uspddrphy_dq_i_nodelay35;
wire          uspddrphy_dq_i_delayed35;
wire          uspddrphy_dq_t35;
reg     [7:0] uspddrphy_bitslip350 = 8'd0;
reg     [2:0] uspddrphy_bitslip35_value0 = 3'd7;
reg    [15:0] uspddrphy_bitslip35_r0 = 16'd0;
wire    [7:0] uspddrphy_bitslip351;
reg     [7:0] uspddrphy_bitslip352 = 8'd0;
reg     [2:0] uspddrphy_bitslip35_value1 = 3'd7;
reg    [15:0] uspddrphy_bitslip35_r1 = 16'd0;
wire          uspddrphy_dq_o_nodelay36;
wire          uspddrphy_dq_o_delayed36;
wire          uspddrphy_dq_i_nodelay36;
wire          uspddrphy_dq_i_delayed36;
wire          uspddrphy_dq_t36;
reg     [7:0] uspddrphy_bitslip360 = 8'd0;
reg     [2:0] uspddrphy_bitslip36_value0 = 3'd7;
reg    [15:0] uspddrphy_bitslip36_r0 = 16'd0;
wire    [7:0] uspddrphy_bitslip361;
reg     [7:0] uspddrphy_bitslip362 = 8'd0;
reg     [2:0] uspddrphy_bitslip36_value1 = 3'd7;
reg    [15:0] uspddrphy_bitslip36_r1 = 16'd0;
wire          uspddrphy_dq_o_nodelay37;
wire          uspddrphy_dq_o_delayed37;
wire          uspddrphy_dq_i_nodelay37;
wire          uspddrphy_dq_i_delayed37;
wire          uspddrphy_dq_t37;
reg     [7:0] uspddrphy_bitslip370 = 8'd0;
reg     [2:0] uspddrphy_bitslip37_value0 = 3'd7;
reg    [15:0] uspddrphy_bitslip37_r0 = 16'd0;
wire    [7:0] uspddrphy_bitslip371;
reg     [7:0] uspddrphy_bitslip372 = 8'd0;
reg     [2:0] uspddrphy_bitslip37_value1 = 3'd7;
reg    [15:0] uspddrphy_bitslip37_r1 = 16'd0;
wire          uspddrphy_dq_o_nodelay38;
wire          uspddrphy_dq_o_delayed38;
wire          uspddrphy_dq_i_nodelay38;
wire          uspddrphy_dq_i_delayed38;
wire          uspddrphy_dq_t38;
reg     [7:0] uspddrphy_bitslip380 = 8'd0;
reg     [2:0] uspddrphy_bitslip38_value0 = 3'd7;
reg    [15:0] uspddrphy_bitslip38_r0 = 16'd0;
wire    [7:0] uspddrphy_bitslip381;
reg     [7:0] uspddrphy_bitslip382 = 8'd0;
reg     [2:0] uspddrphy_bitslip38_value1 = 3'd7;
reg    [15:0] uspddrphy_bitslip38_r1 = 16'd0;
wire          uspddrphy_dq_o_nodelay39;
wire          uspddrphy_dq_o_delayed39;
wire          uspddrphy_dq_i_nodelay39;
wire          uspddrphy_dq_i_delayed39;
wire          uspddrphy_dq_t39;
reg     [7:0] uspddrphy_bitslip390 = 8'd0;
reg     [2:0] uspddrphy_bitslip39_value0 = 3'd7;
reg    [15:0] uspddrphy_bitslip39_r0 = 16'd0;
wire    [7:0] uspddrphy_bitslip391;
reg     [7:0] uspddrphy_bitslip392 = 8'd0;
reg     [2:0] uspddrphy_bitslip39_value1 = 3'd7;
reg    [15:0] uspddrphy_bitslip39_r1 = 16'd0;
wire          uspddrphy_dq_o_nodelay40;
wire          uspddrphy_dq_o_delayed40;
wire          uspddrphy_dq_i_nodelay40;
wire          uspddrphy_dq_i_delayed40;
wire          uspddrphy_dq_t40;
reg     [7:0] uspddrphy_bitslip400 = 8'd0;
reg     [2:0] uspddrphy_bitslip40_value0 = 3'd7;
reg    [15:0] uspddrphy_bitslip40_r0 = 16'd0;
wire    [7:0] uspddrphy_bitslip401;
reg     [7:0] uspddrphy_bitslip402 = 8'd0;
reg     [2:0] uspddrphy_bitslip40_value1 = 3'd7;
reg    [15:0] uspddrphy_bitslip40_r1 = 16'd0;
wire          uspddrphy_dq_o_nodelay41;
wire          uspddrphy_dq_o_delayed41;
wire          uspddrphy_dq_i_nodelay41;
wire          uspddrphy_dq_i_delayed41;
wire          uspddrphy_dq_t41;
reg     [7:0] uspddrphy_bitslip410 = 8'd0;
reg     [2:0] uspddrphy_bitslip41_value0 = 3'd7;
reg    [15:0] uspddrphy_bitslip41_r0 = 16'd0;
wire    [7:0] uspddrphy_bitslip411;
reg     [7:0] uspddrphy_bitslip412 = 8'd0;
reg     [2:0] uspddrphy_bitslip41_value1 = 3'd7;
reg    [15:0] uspddrphy_bitslip41_r1 = 16'd0;
wire          uspddrphy_dq_o_nodelay42;
wire          uspddrphy_dq_o_delayed42;
wire          uspddrphy_dq_i_nodelay42;
wire          uspddrphy_dq_i_delayed42;
wire          uspddrphy_dq_t42;
reg     [7:0] uspddrphy_bitslip420 = 8'd0;
reg     [2:0] uspddrphy_bitslip42_value0 = 3'd7;
reg    [15:0] uspddrphy_bitslip42_r0 = 16'd0;
wire    [7:0] uspddrphy_bitslip421;
reg     [7:0] uspddrphy_bitslip422 = 8'd0;
reg     [2:0] uspddrphy_bitslip42_value1 = 3'd7;
reg    [15:0] uspddrphy_bitslip42_r1 = 16'd0;
wire          uspddrphy_dq_o_nodelay43;
wire          uspddrphy_dq_o_delayed43;
wire          uspddrphy_dq_i_nodelay43;
wire          uspddrphy_dq_i_delayed43;
wire          uspddrphy_dq_t43;
reg     [7:0] uspddrphy_bitslip430 = 8'd0;
reg     [2:0] uspddrphy_bitslip43_value0 = 3'd7;
reg    [15:0] uspddrphy_bitslip43_r0 = 16'd0;
wire    [7:0] uspddrphy_bitslip431;
reg     [7:0] uspddrphy_bitslip432 = 8'd0;
reg     [2:0] uspddrphy_bitslip43_value1 = 3'd7;
reg    [15:0] uspddrphy_bitslip43_r1 = 16'd0;
wire          uspddrphy_dq_o_nodelay44;
wire          uspddrphy_dq_o_delayed44;
wire          uspddrphy_dq_i_nodelay44;
wire          uspddrphy_dq_i_delayed44;
wire          uspddrphy_dq_t44;
reg     [7:0] uspddrphy_bitslip440 = 8'd0;
reg     [2:0] uspddrphy_bitslip44_value0 = 3'd7;
reg    [15:0] uspddrphy_bitslip44_r0 = 16'd0;
wire    [7:0] uspddrphy_bitslip441;
reg     [7:0] uspddrphy_bitslip442 = 8'd0;
reg     [2:0] uspddrphy_bitslip44_value1 = 3'd7;
reg    [15:0] uspddrphy_bitslip44_r1 = 16'd0;
wire          uspddrphy_dq_o_nodelay45;
wire          uspddrphy_dq_o_delayed45;
wire          uspddrphy_dq_i_nodelay45;
wire          uspddrphy_dq_i_delayed45;
wire          uspddrphy_dq_t45;
reg     [7:0] uspddrphy_bitslip450 = 8'd0;
reg     [2:0] uspddrphy_bitslip45_value0 = 3'd7;
reg    [15:0] uspddrphy_bitslip45_r0 = 16'd0;
wire    [7:0] uspddrphy_bitslip451;
reg     [7:0] uspddrphy_bitslip452 = 8'd0;
reg     [2:0] uspddrphy_bitslip45_value1 = 3'd7;
reg    [15:0] uspddrphy_bitslip45_r1 = 16'd0;
wire          uspddrphy_dq_o_nodelay46;
wire          uspddrphy_dq_o_delayed46;
wire          uspddrphy_dq_i_nodelay46;
wire          uspddrphy_dq_i_delayed46;
wire          uspddrphy_dq_t46;
reg     [7:0] uspddrphy_bitslip460 = 8'd0;
reg     [2:0] uspddrphy_bitslip46_value0 = 3'd7;
reg    [15:0] uspddrphy_bitslip46_r0 = 16'd0;
wire    [7:0] uspddrphy_bitslip461;
reg     [7:0] uspddrphy_bitslip462 = 8'd0;
reg     [2:0] uspddrphy_bitslip46_value1 = 3'd7;
reg    [15:0] uspddrphy_bitslip46_r1 = 16'd0;
wire          uspddrphy_dq_o_nodelay47;
wire          uspddrphy_dq_o_delayed47;
wire          uspddrphy_dq_i_nodelay47;
wire          uspddrphy_dq_i_delayed47;
wire          uspddrphy_dq_t47;
reg     [7:0] uspddrphy_bitslip470 = 8'd0;
reg     [2:0] uspddrphy_bitslip47_value0 = 3'd7;
reg    [15:0] uspddrphy_bitslip47_r0 = 16'd0;
wire    [7:0] uspddrphy_bitslip471;
reg     [7:0] uspddrphy_bitslip472 = 8'd0;
reg     [2:0] uspddrphy_bitslip47_value1 = 3'd7;
reg    [15:0] uspddrphy_bitslip47_r1 = 16'd0;
wire          uspddrphy_dq_o_nodelay48;
wire          uspddrphy_dq_o_delayed48;
wire          uspddrphy_dq_i_nodelay48;
wire          uspddrphy_dq_i_delayed48;
wire          uspddrphy_dq_t48;
reg     [7:0] uspddrphy_bitslip480 = 8'd0;
reg     [2:0] uspddrphy_bitslip48_value0 = 3'd7;
reg    [15:0] uspddrphy_bitslip48_r0 = 16'd0;
wire    [7:0] uspddrphy_bitslip481;
reg     [7:0] uspddrphy_bitslip482 = 8'd0;
reg     [2:0] uspddrphy_bitslip48_value1 = 3'd7;
reg    [15:0] uspddrphy_bitslip48_r1 = 16'd0;
wire          uspddrphy_dq_o_nodelay49;
wire          uspddrphy_dq_o_delayed49;
wire          uspddrphy_dq_i_nodelay49;
wire          uspddrphy_dq_i_delayed49;
wire          uspddrphy_dq_t49;
reg     [7:0] uspddrphy_bitslip490 = 8'd0;
reg     [2:0] uspddrphy_bitslip49_value0 = 3'd7;
reg    [15:0] uspddrphy_bitslip49_r0 = 16'd0;
wire    [7:0] uspddrphy_bitslip491;
reg     [7:0] uspddrphy_bitslip492 = 8'd0;
reg     [2:0] uspddrphy_bitslip49_value1 = 3'd7;
reg    [15:0] uspddrphy_bitslip49_r1 = 16'd0;
wire          uspddrphy_dq_o_nodelay50;
wire          uspddrphy_dq_o_delayed50;
wire          uspddrphy_dq_i_nodelay50;
wire          uspddrphy_dq_i_delayed50;
wire          uspddrphy_dq_t50;
reg     [7:0] uspddrphy_bitslip500 = 8'd0;
reg     [2:0] uspddrphy_bitslip50_value0 = 3'd7;
reg    [15:0] uspddrphy_bitslip50_r0 = 16'd0;
wire    [7:0] uspddrphy_bitslip501;
reg     [7:0] uspddrphy_bitslip502 = 8'd0;
reg     [2:0] uspddrphy_bitslip50_value1 = 3'd7;
reg    [15:0] uspddrphy_bitslip50_r1 = 16'd0;
wire          uspddrphy_dq_o_nodelay51;
wire          uspddrphy_dq_o_delayed51;
wire          uspddrphy_dq_i_nodelay51;
wire          uspddrphy_dq_i_delayed51;
wire          uspddrphy_dq_t51;
reg     [7:0] uspddrphy_bitslip510 = 8'd0;
reg     [2:0] uspddrphy_bitslip51_value0 = 3'd7;
reg    [15:0] uspddrphy_bitslip51_r0 = 16'd0;
wire    [7:0] uspddrphy_bitslip511;
reg     [7:0] uspddrphy_bitslip512 = 8'd0;
reg     [2:0] uspddrphy_bitslip51_value1 = 3'd7;
reg    [15:0] uspddrphy_bitslip51_r1 = 16'd0;
wire          uspddrphy_dq_o_nodelay52;
wire          uspddrphy_dq_o_delayed52;
wire          uspddrphy_dq_i_nodelay52;
wire          uspddrphy_dq_i_delayed52;
wire          uspddrphy_dq_t52;
reg     [7:0] uspddrphy_bitslip520 = 8'd0;
reg     [2:0] uspddrphy_bitslip52_value0 = 3'd7;
reg    [15:0] uspddrphy_bitslip52_r0 = 16'd0;
wire    [7:0] uspddrphy_bitslip521;
reg     [7:0] uspddrphy_bitslip522 = 8'd0;
reg     [2:0] uspddrphy_bitslip52_value1 = 3'd7;
reg    [15:0] uspddrphy_bitslip52_r1 = 16'd0;
wire          uspddrphy_dq_o_nodelay53;
wire          uspddrphy_dq_o_delayed53;
wire          uspddrphy_dq_i_nodelay53;
wire          uspddrphy_dq_i_delayed53;
wire          uspddrphy_dq_t53;
reg     [7:0] uspddrphy_bitslip530 = 8'd0;
reg     [2:0] uspddrphy_bitslip53_value0 = 3'd7;
reg    [15:0] uspddrphy_bitslip53_r0 = 16'd0;
wire    [7:0] uspddrphy_bitslip531;
reg     [7:0] uspddrphy_bitslip532 = 8'd0;
reg     [2:0] uspddrphy_bitslip53_value1 = 3'd7;
reg    [15:0] uspddrphy_bitslip53_r1 = 16'd0;
wire          uspddrphy_dq_o_nodelay54;
wire          uspddrphy_dq_o_delayed54;
wire          uspddrphy_dq_i_nodelay54;
wire          uspddrphy_dq_i_delayed54;
wire          uspddrphy_dq_t54;
reg     [7:0] uspddrphy_bitslip540 = 8'd0;
reg     [2:0] uspddrphy_bitslip54_value0 = 3'd7;
reg    [15:0] uspddrphy_bitslip54_r0 = 16'd0;
wire    [7:0] uspddrphy_bitslip541;
reg     [7:0] uspddrphy_bitslip542 = 8'd0;
reg     [2:0] uspddrphy_bitslip54_value1 = 3'd7;
reg    [15:0] uspddrphy_bitslip54_r1 = 16'd0;
wire          uspddrphy_dq_o_nodelay55;
wire          uspddrphy_dq_o_delayed55;
wire          uspddrphy_dq_i_nodelay55;
wire          uspddrphy_dq_i_delayed55;
wire          uspddrphy_dq_t55;
reg     [7:0] uspddrphy_bitslip550 = 8'd0;
reg     [2:0] uspddrphy_bitslip55_value0 = 3'd7;
reg    [15:0] uspddrphy_bitslip55_r0 = 16'd0;
wire    [7:0] uspddrphy_bitslip551;
reg     [7:0] uspddrphy_bitslip552 = 8'd0;
reg     [2:0] uspddrphy_bitslip55_value1 = 3'd7;
reg    [15:0] uspddrphy_bitslip55_r1 = 16'd0;
wire          uspddrphy_dq_o_nodelay56;
wire          uspddrphy_dq_o_delayed56;
wire          uspddrphy_dq_i_nodelay56;
wire          uspddrphy_dq_i_delayed56;
wire          uspddrphy_dq_t56;
reg     [7:0] uspddrphy_bitslip560 = 8'd0;
reg     [2:0] uspddrphy_bitslip56_value0 = 3'd7;
reg    [15:0] uspddrphy_bitslip56_r0 = 16'd0;
wire    [7:0] uspddrphy_bitslip561;
reg     [7:0] uspddrphy_bitslip562 = 8'd0;
reg     [2:0] uspddrphy_bitslip56_value1 = 3'd7;
reg    [15:0] uspddrphy_bitslip56_r1 = 16'd0;
wire          uspddrphy_dq_o_nodelay57;
wire          uspddrphy_dq_o_delayed57;
wire          uspddrphy_dq_i_nodelay57;
wire          uspddrphy_dq_i_delayed57;
wire          uspddrphy_dq_t57;
reg     [7:0] uspddrphy_bitslip570 = 8'd0;
reg     [2:0] uspddrphy_bitslip57_value0 = 3'd7;
reg    [15:0] uspddrphy_bitslip57_r0 = 16'd0;
wire    [7:0] uspddrphy_bitslip571;
reg     [7:0] uspddrphy_bitslip572 = 8'd0;
reg     [2:0] uspddrphy_bitslip57_value1 = 3'd7;
reg    [15:0] uspddrphy_bitslip57_r1 = 16'd0;
wire          uspddrphy_dq_o_nodelay58;
wire          uspddrphy_dq_o_delayed58;
wire          uspddrphy_dq_i_nodelay58;
wire          uspddrphy_dq_i_delayed58;
wire          uspddrphy_dq_t58;
reg     [7:0] uspddrphy_bitslip580 = 8'd0;
reg     [2:0] uspddrphy_bitslip58_value0 = 3'd7;
reg    [15:0] uspddrphy_bitslip58_r0 = 16'd0;
wire    [7:0] uspddrphy_bitslip581;
reg     [7:0] uspddrphy_bitslip582 = 8'd0;
reg     [2:0] uspddrphy_bitslip58_value1 = 3'd7;
reg    [15:0] uspddrphy_bitslip58_r1 = 16'd0;
wire          uspddrphy_dq_o_nodelay59;
wire          uspddrphy_dq_o_delayed59;
wire          uspddrphy_dq_i_nodelay59;
wire          uspddrphy_dq_i_delayed59;
wire          uspddrphy_dq_t59;
reg     [7:0] uspddrphy_bitslip590 = 8'd0;
reg     [2:0] uspddrphy_bitslip59_value0 = 3'd7;
reg    [15:0] uspddrphy_bitslip59_r0 = 16'd0;
wire    [7:0] uspddrphy_bitslip591;
reg     [7:0] uspddrphy_bitslip592 = 8'd0;
reg     [2:0] uspddrphy_bitslip59_value1 = 3'd7;
reg    [15:0] uspddrphy_bitslip59_r1 = 16'd0;
wire          uspddrphy_dq_o_nodelay60;
wire          uspddrphy_dq_o_delayed60;
wire          uspddrphy_dq_i_nodelay60;
wire          uspddrphy_dq_i_delayed60;
wire          uspddrphy_dq_t60;
reg     [7:0] uspddrphy_bitslip600 = 8'd0;
reg     [2:0] uspddrphy_bitslip60_value0 = 3'd7;
reg    [15:0] uspddrphy_bitslip60_r0 = 16'd0;
wire    [7:0] uspddrphy_bitslip601;
reg     [7:0] uspddrphy_bitslip602 = 8'd0;
reg     [2:0] uspddrphy_bitslip60_value1 = 3'd7;
reg    [15:0] uspddrphy_bitslip60_r1 = 16'd0;
wire          uspddrphy_dq_o_nodelay61;
wire          uspddrphy_dq_o_delayed61;
wire          uspddrphy_dq_i_nodelay61;
wire          uspddrphy_dq_i_delayed61;
wire          uspddrphy_dq_t61;
reg     [7:0] uspddrphy_bitslip610 = 8'd0;
reg     [2:0] uspddrphy_bitslip61_value0 = 3'd7;
reg    [15:0] uspddrphy_bitslip61_r0 = 16'd0;
wire    [7:0] uspddrphy_bitslip611;
reg     [7:0] uspddrphy_bitslip612 = 8'd0;
reg     [2:0] uspddrphy_bitslip61_value1 = 3'd7;
reg    [15:0] uspddrphy_bitslip61_r1 = 16'd0;
wire          uspddrphy_dq_o_nodelay62;
wire          uspddrphy_dq_o_delayed62;
wire          uspddrphy_dq_i_nodelay62;
wire          uspddrphy_dq_i_delayed62;
wire          uspddrphy_dq_t62;
reg     [7:0] uspddrphy_bitslip620 = 8'd0;
reg     [2:0] uspddrphy_bitslip62_value0 = 3'd7;
reg    [15:0] uspddrphy_bitslip62_r0 = 16'd0;
wire    [7:0] uspddrphy_bitslip621;
reg     [7:0] uspddrphy_bitslip622 = 8'd0;
reg     [2:0] uspddrphy_bitslip62_value1 = 3'd7;
reg    [15:0] uspddrphy_bitslip62_r1 = 16'd0;
wire          uspddrphy_dq_o_nodelay63;
wire          uspddrphy_dq_o_delayed63;
wire          uspddrphy_dq_i_nodelay63;
wire          uspddrphy_dq_i_delayed63;
wire          uspddrphy_dq_t63;
reg     [7:0] uspddrphy_bitslip630 = 8'd0;
reg     [2:0] uspddrphy_bitslip63_value0 = 3'd7;
reg    [15:0] uspddrphy_bitslip63_r0 = 16'd0;
wire    [7:0] uspddrphy_bitslip631;
reg     [7:0] uspddrphy_bitslip632 = 8'd0;
reg     [2:0] uspddrphy_bitslip63_value1 = 3'd7;
reg    [15:0] uspddrphy_bitslip63_r1 = 16'd0;
reg           uspddrphy_rddata_en_tappeddelayline0 = 1'd0;
reg           uspddrphy_rddata_en_tappeddelayline1 = 1'd0;
reg           uspddrphy_rddata_en_tappeddelayline2 = 1'd0;
reg           uspddrphy_rddata_en_tappeddelayline3 = 1'd0;
reg           uspddrphy_rddata_en_tappeddelayline4 = 1'd0;
reg           uspddrphy_rddata_en_tappeddelayline5 = 1'd0;
reg           uspddrphy_rddata_en_tappeddelayline6 = 1'd0;
reg           uspddrphy_rddata_en_tappeddelayline7 = 1'd0;
reg           uspddrphy_wrdata_en_tappeddelayline0 = 1'd0;
reg           uspddrphy_wrdata_en_tappeddelayline1 = 1'd0;
reg           uspddrphy_wrdata_en_tappeddelayline2 = 1'd0;
reg           uspddrphy_wrdata_en_tappeddelayline3 = 1'd0;
reg           controller_settings_storage = 1'd1;
reg           controller_settings_re = 1'd0;
wire   [15:0] soc_sdram_slave_p0_address;
wire    [3:0] soc_sdram_slave_p0_bank;
wire          soc_sdram_slave_p0_cas_n;
wire          soc_sdram_slave_p0_cs_n;
wire          soc_sdram_slave_p0_ras_n;
wire          soc_sdram_slave_p0_we_n;
wire          soc_sdram_slave_p0_cke;
wire          soc_sdram_slave_p0_odt;
wire          soc_sdram_slave_p0_reset_n;
wire          soc_sdram_slave_p0_act_n;
wire  [127:0] soc_sdram_slave_p0_wrdata;
wire          soc_sdram_slave_p0_wrdata_en;
wire   [15:0] soc_sdram_slave_p0_wrdata_mask;
wire          soc_sdram_slave_p0_rddata_en;
reg   [127:0] soc_sdram_slave_p0_rddata = 128'd0;
reg           soc_sdram_slave_p0_rddata_valid = 1'd0;
wire   [15:0] soc_sdram_slave_p1_address;
wire    [3:0] soc_sdram_slave_p1_bank;
wire          soc_sdram_slave_p1_cas_n;
wire          soc_sdram_slave_p1_cs_n;
wire          soc_sdram_slave_p1_ras_n;
wire          soc_sdram_slave_p1_we_n;
wire          soc_sdram_slave_p1_cke;
wire          soc_sdram_slave_p1_odt;
wire          soc_sdram_slave_p1_reset_n;
wire          soc_sdram_slave_p1_act_n;
wire  [127:0] soc_sdram_slave_p1_wrdata;
wire          soc_sdram_slave_p1_wrdata_en;
wire   [15:0] soc_sdram_slave_p1_wrdata_mask;
wire          soc_sdram_slave_p1_rddata_en;
reg   [127:0] soc_sdram_slave_p1_rddata = 128'd0;
reg           soc_sdram_slave_p1_rddata_valid = 1'd0;
wire   [15:0] soc_sdram_slave_p2_address;
wire    [3:0] soc_sdram_slave_p2_bank;
wire          soc_sdram_slave_p2_cas_n;
wire          soc_sdram_slave_p2_cs_n;
wire          soc_sdram_slave_p2_ras_n;
wire          soc_sdram_slave_p2_we_n;
wire          soc_sdram_slave_p2_cke;
wire          soc_sdram_slave_p2_odt;
wire          soc_sdram_slave_p2_reset_n;
wire          soc_sdram_slave_p2_act_n;
wire  [127:0] soc_sdram_slave_p2_wrdata;
wire          soc_sdram_slave_p2_wrdata_en;
wire   [15:0] soc_sdram_slave_p2_wrdata_mask;
wire          soc_sdram_slave_p2_rddata_en;
reg   [127:0] soc_sdram_slave_p2_rddata = 128'd0;
reg           soc_sdram_slave_p2_rddata_valid = 1'd0;
wire   [15:0] soc_sdram_slave_p3_address;
wire    [3:0] soc_sdram_slave_p3_bank;
wire          soc_sdram_slave_p3_cas_n;
wire          soc_sdram_slave_p3_cs_n;
wire          soc_sdram_slave_p3_ras_n;
wire          soc_sdram_slave_p3_we_n;
wire          soc_sdram_slave_p3_cke;
wire          soc_sdram_slave_p3_odt;
wire          soc_sdram_slave_p3_reset_n;
wire          soc_sdram_slave_p3_act_n;
wire  [127:0] soc_sdram_slave_p3_wrdata;
wire          soc_sdram_slave_p3_wrdata_en;
wire   [15:0] soc_sdram_slave_p3_wrdata_mask;
wire          soc_sdram_slave_p3_rddata_en;
reg   [127:0] soc_sdram_slave_p3_rddata = 128'd0;
reg           soc_sdram_slave_p3_rddata_valid = 1'd0;
reg    [15:0] soc_sdram_master_p0_address = 16'd0;
reg     [3:0] soc_sdram_master_p0_bank = 4'd0;
reg           soc_sdram_master_p0_cas_n = 1'd1;
reg           soc_sdram_master_p0_cs_n = 1'd1;
reg           soc_sdram_master_p0_ras_n = 1'd1;
reg           soc_sdram_master_p0_we_n = 1'd1;
reg           soc_sdram_master_p0_cke = 1'd0;
reg           soc_sdram_master_p0_odt = 1'd0;
reg           soc_sdram_master_p0_reset_n = 1'd0;
reg           soc_sdram_master_p0_act_n = 1'd1;
reg   [127:0] soc_sdram_master_p0_wrdata = 128'd0;
reg           soc_sdram_master_p0_wrdata_en = 1'd0;
reg    [15:0] soc_sdram_master_p0_wrdata_mask = 16'd0;
reg           soc_sdram_master_p0_rddata_en = 1'd0;
wire  [127:0] soc_sdram_master_p0_rddata;
wire          soc_sdram_master_p0_rddata_valid;
reg    [15:0] soc_sdram_master_p1_address = 16'd0;
reg     [3:0] soc_sdram_master_p1_bank = 4'd0;
reg           soc_sdram_master_p1_cas_n = 1'd1;
reg           soc_sdram_master_p1_cs_n = 1'd1;
reg           soc_sdram_master_p1_ras_n = 1'd1;
reg           soc_sdram_master_p1_we_n = 1'd1;
reg           soc_sdram_master_p1_cke = 1'd0;
reg           soc_sdram_master_p1_odt = 1'd0;
reg           soc_sdram_master_p1_reset_n = 1'd0;
reg           soc_sdram_master_p1_act_n = 1'd1;
reg   [127:0] soc_sdram_master_p1_wrdata = 128'd0;
reg           soc_sdram_master_p1_wrdata_en = 1'd0;
reg    [15:0] soc_sdram_master_p1_wrdata_mask = 16'd0;
reg           soc_sdram_master_p1_rddata_en = 1'd0;
wire  [127:0] soc_sdram_master_p1_rddata;
wire          soc_sdram_master_p1_rddata_valid;
reg    [15:0] soc_sdram_master_p2_address = 16'd0;
reg     [3:0] soc_sdram_master_p2_bank = 4'd0;
reg           soc_sdram_master_p2_cas_n = 1'd1;
reg           soc_sdram_master_p2_cs_n = 1'd1;
reg           soc_sdram_master_p2_ras_n = 1'd1;
reg           soc_sdram_master_p2_we_n = 1'd1;
reg           soc_sdram_master_p2_cke = 1'd0;
reg           soc_sdram_master_p2_odt = 1'd0;
reg           soc_sdram_master_p2_reset_n = 1'd0;
reg           soc_sdram_master_p2_act_n = 1'd1;
reg   [127:0] soc_sdram_master_p2_wrdata = 128'd0;
reg           soc_sdram_master_p2_wrdata_en = 1'd0;
reg    [15:0] soc_sdram_master_p2_wrdata_mask = 16'd0;
reg           soc_sdram_master_p2_rddata_en = 1'd0;
wire  [127:0] soc_sdram_master_p2_rddata;
wire          soc_sdram_master_p2_rddata_valid;
reg    [15:0] soc_sdram_master_p3_address = 16'd0;
reg     [3:0] soc_sdram_master_p3_bank = 4'd0;
reg           soc_sdram_master_p3_cas_n = 1'd1;
reg           soc_sdram_master_p3_cs_n = 1'd1;
reg           soc_sdram_master_p3_ras_n = 1'd1;
reg           soc_sdram_master_p3_we_n = 1'd1;
reg           soc_sdram_master_p3_cke = 1'd0;
reg           soc_sdram_master_p3_odt = 1'd0;
reg           soc_sdram_master_p3_reset_n = 1'd0;
reg           soc_sdram_master_p3_act_n = 1'd1;
reg   [127:0] soc_sdram_master_p3_wrdata = 128'd0;
reg           soc_sdram_master_p3_wrdata_en = 1'd0;
reg    [15:0] soc_sdram_master_p3_wrdata_mask = 16'd0;
reg           soc_sdram_master_p3_rddata_en = 1'd0;
wire  [127:0] soc_sdram_master_p3_rddata;
wire          soc_sdram_master_p3_rddata_valid;
wire   [15:0] soc_sdram_csr_dfi_p0_address;
wire    [3:0] soc_sdram_csr_dfi_p0_bank;
reg           soc_sdram_csr_dfi_p0_cas_n = 1'd1;
reg           soc_sdram_csr_dfi_p0_cs_n = 1'd1;
reg           soc_sdram_csr_dfi_p0_ras_n = 1'd1;
reg           soc_sdram_csr_dfi_p0_we_n = 1'd1;
wire          soc_sdram_csr_dfi_p0_cke;
wire          soc_sdram_csr_dfi_p0_odt;
wire          soc_sdram_csr_dfi_p0_reset_n;
reg           soc_sdram_csr_dfi_p0_act_n = 1'd1;
wire  [127:0] soc_sdram_csr_dfi_p0_wrdata;
wire          soc_sdram_csr_dfi_p0_wrdata_en;
wire   [15:0] soc_sdram_csr_dfi_p0_wrdata_mask;
wire          soc_sdram_csr_dfi_p0_rddata_en;
reg   [127:0] soc_sdram_csr_dfi_p0_rddata = 128'd0;
reg           soc_sdram_csr_dfi_p0_rddata_valid = 1'd0;
wire   [15:0] soc_sdram_csr_dfi_p1_address;
wire    [3:0] soc_sdram_csr_dfi_p1_bank;
reg           soc_sdram_csr_dfi_p1_cas_n = 1'd1;
reg           soc_sdram_csr_dfi_p1_cs_n = 1'd1;
reg           soc_sdram_csr_dfi_p1_ras_n = 1'd1;
reg           soc_sdram_csr_dfi_p1_we_n = 1'd1;
wire          soc_sdram_csr_dfi_p1_cke;
wire          soc_sdram_csr_dfi_p1_odt;
wire          soc_sdram_csr_dfi_p1_reset_n;
reg           soc_sdram_csr_dfi_p1_act_n = 1'd1;
wire  [127:0] soc_sdram_csr_dfi_p1_wrdata;
wire          soc_sdram_csr_dfi_p1_wrdata_en;
wire   [15:0] soc_sdram_csr_dfi_p1_wrdata_mask;
wire          soc_sdram_csr_dfi_p1_rddata_en;
reg   [127:0] soc_sdram_csr_dfi_p1_rddata = 128'd0;
reg           soc_sdram_csr_dfi_p1_rddata_valid = 1'd0;
wire   [15:0] soc_sdram_csr_dfi_p2_address;
wire    [3:0] soc_sdram_csr_dfi_p2_bank;
reg           soc_sdram_csr_dfi_p2_cas_n = 1'd1;
reg           soc_sdram_csr_dfi_p2_cs_n = 1'd1;
reg           soc_sdram_csr_dfi_p2_ras_n = 1'd1;
reg           soc_sdram_csr_dfi_p2_we_n = 1'd1;
wire          soc_sdram_csr_dfi_p2_cke;
wire          soc_sdram_csr_dfi_p2_odt;
wire          soc_sdram_csr_dfi_p2_reset_n;
reg           soc_sdram_csr_dfi_p2_act_n = 1'd1;
wire  [127:0] soc_sdram_csr_dfi_p2_wrdata;
wire          soc_sdram_csr_dfi_p2_wrdata_en;
wire   [15:0] soc_sdram_csr_dfi_p2_wrdata_mask;
wire          soc_sdram_csr_dfi_p2_rddata_en;
reg   [127:0] soc_sdram_csr_dfi_p2_rddata = 128'd0;
reg           soc_sdram_csr_dfi_p2_rddata_valid = 1'd0;
wire   [15:0] soc_sdram_csr_dfi_p3_address;
wire    [3:0] soc_sdram_csr_dfi_p3_bank;
reg           soc_sdram_csr_dfi_p3_cas_n = 1'd1;
reg           soc_sdram_csr_dfi_p3_cs_n = 1'd1;
reg           soc_sdram_csr_dfi_p3_ras_n = 1'd1;
reg           soc_sdram_csr_dfi_p3_we_n = 1'd1;
wire          soc_sdram_csr_dfi_p3_cke;
wire          soc_sdram_csr_dfi_p3_odt;
wire          soc_sdram_csr_dfi_p3_reset_n;
reg           soc_sdram_csr_dfi_p3_act_n = 1'd1;
wire  [127:0] soc_sdram_csr_dfi_p3_wrdata;
wire          soc_sdram_csr_dfi_p3_wrdata_en;
wire   [15:0] soc_sdram_csr_dfi_p3_wrdata_mask;
wire          soc_sdram_csr_dfi_p3_rddata_en;
reg   [127:0] soc_sdram_csr_dfi_p3_rddata = 128'd0;
reg           soc_sdram_csr_dfi_p3_rddata_valid = 1'd0;
reg    [15:0] soc_sdram_ext_dfi_p0_address = 16'd0;
reg     [3:0] soc_sdram_ext_dfi_p0_bank = 4'd0;
reg           soc_sdram_ext_dfi_p0_cas_n = 1'd1;
reg           soc_sdram_ext_dfi_p0_cs_n = 1'd1;
reg           soc_sdram_ext_dfi_p0_ras_n = 1'd1;
reg           soc_sdram_ext_dfi_p0_we_n = 1'd1;
wire          soc_sdram_ext_dfi_p0_cke;
wire          soc_sdram_ext_dfi_p0_odt;
wire          soc_sdram_ext_dfi_p0_reset_n;
reg           soc_sdram_ext_dfi_p0_act_n = 1'd1;
reg   [127:0] soc_sdram_ext_dfi_p0_wrdata = 128'd0;
reg           soc_sdram_ext_dfi_p0_wrdata_en = 1'd0;
reg    [15:0] soc_sdram_ext_dfi_p0_wrdata_mask = 16'd0;
reg           soc_sdram_ext_dfi_p0_rddata_en = 1'd0;
reg   [127:0] soc_sdram_ext_dfi_p0_rddata = 128'd0;
reg           soc_sdram_ext_dfi_p0_rddata_valid = 1'd0;
reg    [15:0] soc_sdram_ext_dfi_p1_address = 16'd0;
reg     [3:0] soc_sdram_ext_dfi_p1_bank = 4'd0;
reg           soc_sdram_ext_dfi_p1_cas_n = 1'd1;
reg           soc_sdram_ext_dfi_p1_cs_n = 1'd1;
reg           soc_sdram_ext_dfi_p1_ras_n = 1'd1;
reg           soc_sdram_ext_dfi_p1_we_n = 1'd1;
wire          soc_sdram_ext_dfi_p1_cke;
wire          soc_sdram_ext_dfi_p1_odt;
wire          soc_sdram_ext_dfi_p1_reset_n;
reg           soc_sdram_ext_dfi_p1_act_n = 1'd1;
reg   [127:0] soc_sdram_ext_dfi_p1_wrdata = 128'd0;
reg           soc_sdram_ext_dfi_p1_wrdata_en = 1'd0;
reg    [15:0] soc_sdram_ext_dfi_p1_wrdata_mask = 16'd0;
reg           soc_sdram_ext_dfi_p1_rddata_en = 1'd0;
reg   [127:0] soc_sdram_ext_dfi_p1_rddata = 128'd0;
reg           soc_sdram_ext_dfi_p1_rddata_valid = 1'd0;
reg    [15:0] soc_sdram_ext_dfi_p2_address = 16'd0;
reg     [3:0] soc_sdram_ext_dfi_p2_bank = 4'd0;
reg           soc_sdram_ext_dfi_p2_cas_n = 1'd1;
reg           soc_sdram_ext_dfi_p2_cs_n = 1'd1;
reg           soc_sdram_ext_dfi_p2_ras_n = 1'd1;
reg           soc_sdram_ext_dfi_p2_we_n = 1'd1;
wire          soc_sdram_ext_dfi_p2_cke;
wire          soc_sdram_ext_dfi_p2_odt;
wire          soc_sdram_ext_dfi_p2_reset_n;
reg           soc_sdram_ext_dfi_p2_act_n = 1'd1;
reg   [127:0] soc_sdram_ext_dfi_p2_wrdata = 128'd0;
reg           soc_sdram_ext_dfi_p2_wrdata_en = 1'd0;
reg    [15:0] soc_sdram_ext_dfi_p2_wrdata_mask = 16'd0;
reg           soc_sdram_ext_dfi_p2_rddata_en = 1'd0;
reg   [127:0] soc_sdram_ext_dfi_p2_rddata = 128'd0;
reg           soc_sdram_ext_dfi_p2_rddata_valid = 1'd0;
reg    [15:0] soc_sdram_ext_dfi_p3_address = 16'd0;
reg     [3:0] soc_sdram_ext_dfi_p3_bank = 4'd0;
reg           soc_sdram_ext_dfi_p3_cas_n = 1'd1;
reg           soc_sdram_ext_dfi_p3_cs_n = 1'd1;
reg           soc_sdram_ext_dfi_p3_ras_n = 1'd1;
reg           soc_sdram_ext_dfi_p3_we_n = 1'd1;
wire          soc_sdram_ext_dfi_p3_cke;
wire          soc_sdram_ext_dfi_p3_odt;
wire          soc_sdram_ext_dfi_p3_reset_n;
reg           soc_sdram_ext_dfi_p3_act_n = 1'd1;
reg   [127:0] soc_sdram_ext_dfi_p3_wrdata = 128'd0;
reg           soc_sdram_ext_dfi_p3_wrdata_en = 1'd0;
reg    [15:0] soc_sdram_ext_dfi_p3_wrdata_mask = 16'd0;
reg           soc_sdram_ext_dfi_p3_rddata_en = 1'd0;
reg   [127:0] soc_sdram_ext_dfi_p3_rddata = 128'd0;
reg           soc_sdram_ext_dfi_p3_rddata_valid = 1'd0;
reg           soc_sdram_ext_dfi_sel = 1'd0;
wire          soc_sdram_sel;
wire          soc_sdram_cke;
wire          soc_sdram_odt;
wire          soc_sdram_reset_n;
reg     [3:0] soc_sdram_storage = 4'd1;
reg           soc_sdram_re = 1'd0;
wire          soc_sdram_phaseinjector0_csrfield_cs;
wire          soc_sdram_phaseinjector0_csrfield_we;
wire          soc_sdram_phaseinjector0_csrfield_cas;
wire          soc_sdram_phaseinjector0_csrfield_ras;
wire          soc_sdram_phaseinjector0_csrfield_wren;
wire          soc_sdram_phaseinjector0_csrfield_rden;
reg     [5:0] soc_sdram_phaseinjector0_command_storage = 6'd0;
reg           soc_sdram_phaseinjector0_command_re = 1'd0;
reg           soc_sdram_phaseinjector0_command_issue_re = 1'd0;
wire          soc_sdram_phaseinjector0_command_issue_r;
reg           soc_sdram_phaseinjector0_command_issue_we = 1'd0;
reg           soc_sdram_phaseinjector0_command_issue_w = 1'd0;
reg    [15:0] soc_sdram_phaseinjector0_address_storage = 16'd0;
reg           soc_sdram_phaseinjector0_address_re = 1'd0;
reg     [3:0] soc_sdram_phaseinjector0_baddress_storage = 4'd0;
reg           soc_sdram_phaseinjector0_baddress_re = 1'd0;
reg   [127:0] soc_sdram_phaseinjector0_wrdata_storage = 128'd0;
reg           soc_sdram_phaseinjector0_wrdata_re = 1'd0;
reg   [127:0] soc_sdram_phaseinjector0_rddata_status = 128'd0;
wire          soc_sdram_phaseinjector0_rddata_we;
reg           soc_sdram_phaseinjector0_rddata_re = 1'd0;
wire          soc_sdram_phaseinjector1_csrfield_cs;
wire          soc_sdram_phaseinjector1_csrfield_we;
wire          soc_sdram_phaseinjector1_csrfield_cas;
wire          soc_sdram_phaseinjector1_csrfield_ras;
wire          soc_sdram_phaseinjector1_csrfield_wren;
wire          soc_sdram_phaseinjector1_csrfield_rden;
reg     [5:0] soc_sdram_phaseinjector1_command_storage = 6'd0;
reg           soc_sdram_phaseinjector1_command_re = 1'd0;
reg           soc_sdram_phaseinjector1_command_issue_re = 1'd0;
wire          soc_sdram_phaseinjector1_command_issue_r;
reg           soc_sdram_phaseinjector1_command_issue_we = 1'd0;
reg           soc_sdram_phaseinjector1_command_issue_w = 1'd0;
reg    [15:0] soc_sdram_phaseinjector1_address_storage = 16'd0;
reg           soc_sdram_phaseinjector1_address_re = 1'd0;
reg     [3:0] soc_sdram_phaseinjector1_baddress_storage = 4'd0;
reg           soc_sdram_phaseinjector1_baddress_re = 1'd0;
reg   [127:0] soc_sdram_phaseinjector1_wrdata_storage = 128'd0;
reg           soc_sdram_phaseinjector1_wrdata_re = 1'd0;
reg   [127:0] soc_sdram_phaseinjector1_rddata_status = 128'd0;
wire          soc_sdram_phaseinjector1_rddata_we;
reg           soc_sdram_phaseinjector1_rddata_re = 1'd0;
wire          soc_sdram_phaseinjector2_csrfield_cs;
wire          soc_sdram_phaseinjector2_csrfield_we;
wire          soc_sdram_phaseinjector2_csrfield_cas;
wire          soc_sdram_phaseinjector2_csrfield_ras;
wire          soc_sdram_phaseinjector2_csrfield_wren;
wire          soc_sdram_phaseinjector2_csrfield_rden;
reg     [5:0] soc_sdram_phaseinjector2_command_storage = 6'd0;
reg           soc_sdram_phaseinjector2_command_re = 1'd0;
reg           soc_sdram_phaseinjector2_command_issue_re = 1'd0;
wire          soc_sdram_phaseinjector2_command_issue_r;
reg           soc_sdram_phaseinjector2_command_issue_we = 1'd0;
reg           soc_sdram_phaseinjector2_command_issue_w = 1'd0;
reg    [15:0] soc_sdram_phaseinjector2_address_storage = 16'd0;
reg           soc_sdram_phaseinjector2_address_re = 1'd0;
reg     [3:0] soc_sdram_phaseinjector2_baddress_storage = 4'd0;
reg           soc_sdram_phaseinjector2_baddress_re = 1'd0;
reg   [127:0] soc_sdram_phaseinjector2_wrdata_storage = 128'd0;
reg           soc_sdram_phaseinjector2_wrdata_re = 1'd0;
reg   [127:0] soc_sdram_phaseinjector2_rddata_status = 128'd0;
wire          soc_sdram_phaseinjector2_rddata_we;
reg           soc_sdram_phaseinjector2_rddata_re = 1'd0;
wire          soc_sdram_phaseinjector3_csrfield_cs;
wire          soc_sdram_phaseinjector3_csrfield_we;
wire          soc_sdram_phaseinjector3_csrfield_cas;
wire          soc_sdram_phaseinjector3_csrfield_ras;
wire          soc_sdram_phaseinjector3_csrfield_wren;
wire          soc_sdram_phaseinjector3_csrfield_rden;
reg     [5:0] soc_sdram_phaseinjector3_command_storage = 6'd0;
reg           soc_sdram_phaseinjector3_command_re = 1'd0;
reg           soc_sdram_phaseinjector3_command_issue_re = 1'd0;
wire          soc_sdram_phaseinjector3_command_issue_r;
reg           soc_sdram_phaseinjector3_command_issue_we = 1'd0;
reg           soc_sdram_phaseinjector3_command_issue_w = 1'd0;
reg    [15:0] soc_sdram_phaseinjector3_address_storage = 16'd0;
reg           soc_sdram_phaseinjector3_address_re = 1'd0;
reg     [3:0] soc_sdram_phaseinjector3_baddress_storage = 4'd0;
reg           soc_sdram_phaseinjector3_baddress_re = 1'd0;
reg   [127:0] soc_sdram_phaseinjector3_wrdata_storage = 128'd0;
reg           soc_sdram_phaseinjector3_wrdata_re = 1'd0;
reg   [127:0] soc_sdram_phaseinjector3_rddata_status = 128'd0;
wire          soc_sdram_phaseinjector3_rddata_we;
reg           soc_sdram_phaseinjector3_rddata_re = 1'd0;
reg    [31:0] soc_sdram_csrstorage0_storage = 32'd3;
reg           soc_sdram_csrstorage0_re = 1'd0;
reg    [31:0] soc_sdram_csrstorage1_storage = 32'd3;
reg           soc_sdram_csrstorage1_re = 1'd0;
reg    [31:0] soc_sdram_csrstorage2_storage = 32'd3;
reg           soc_sdram_csrstorage2_re = 1'd0;
reg    [31:0] soc_sdram_csrstorage3_storage = 32'd2;
reg           soc_sdram_csrstorage3_re = 1'd0;
reg    [31:0] soc_sdram_csrstorage4_storage = 32'd977;
reg           soc_sdram_csrstorage4_re = 1'd0;
reg    [31:0] soc_sdram_csrstorage5_storage = 32'd45;
reg           soc_sdram_csrstorage5_re = 1'd0;
reg    [31:0] soc_sdram_csrstorage6_storage = 32'd6;
reg           soc_sdram_csrstorage6_re = 1'd0;
reg    [31:0] soc_sdram_csrstorage7_storage = 32'd2;
reg           soc_sdram_csrstorage7_re = 1'd0;
reg    [31:0] soc_sdram_csrstorage8_storage = 32'd2;
reg           soc_sdram_csrstorage8_re = 1'd0;
reg    [31:0] soc_sdram_csrstorage9_storage = 32'd7;
reg           soc_sdram_csrstorage9_re = 1'd0;
reg    [31:0] soc_sdram_csrstorage10_storage = 32'd6;
reg           soc_sdram_csrstorage10_re = 1'd0;
reg    [31:0] soc_sdram_csrstorage11_storage = 32'd32;
reg           soc_sdram_csrstorage11_re = 1'd0;
wire          soc_sdram_interface_bank0_valid;
wire          soc_sdram_interface_bank0_ready;
wire          soc_sdram_interface_bank0_we;
wire   [22:0] soc_sdram_interface_bank0_addr;
wire          soc_sdram_interface_bank0_lock;
wire          soc_sdram_interface_bank0_wdata_ready;
wire          soc_sdram_interface_bank0_rdata_valid;
wire          soc_sdram_interface_bank1_valid;
wire          soc_sdram_interface_bank1_ready;
wire          soc_sdram_interface_bank1_we;
wire   [22:0] soc_sdram_interface_bank1_addr;
wire          soc_sdram_interface_bank1_lock;
wire          soc_sdram_interface_bank1_wdata_ready;
wire          soc_sdram_interface_bank1_rdata_valid;
wire          soc_sdram_interface_bank2_valid;
wire          soc_sdram_interface_bank2_ready;
wire          soc_sdram_interface_bank2_we;
wire   [22:0] soc_sdram_interface_bank2_addr;
wire          soc_sdram_interface_bank2_lock;
wire          soc_sdram_interface_bank2_wdata_ready;
wire          soc_sdram_interface_bank2_rdata_valid;
wire          soc_sdram_interface_bank3_valid;
wire          soc_sdram_interface_bank3_ready;
wire          soc_sdram_interface_bank3_we;
wire   [22:0] soc_sdram_interface_bank3_addr;
wire          soc_sdram_interface_bank3_lock;
wire          soc_sdram_interface_bank3_wdata_ready;
wire          soc_sdram_interface_bank3_rdata_valid;
wire          soc_sdram_interface_bank4_valid;
wire          soc_sdram_interface_bank4_ready;
wire          soc_sdram_interface_bank4_we;
wire   [22:0] soc_sdram_interface_bank4_addr;
wire          soc_sdram_interface_bank4_lock;
wire          soc_sdram_interface_bank4_wdata_ready;
wire          soc_sdram_interface_bank4_rdata_valid;
wire          soc_sdram_interface_bank5_valid;
wire          soc_sdram_interface_bank5_ready;
wire          soc_sdram_interface_bank5_we;
wire   [22:0] soc_sdram_interface_bank5_addr;
wire          soc_sdram_interface_bank5_lock;
wire          soc_sdram_interface_bank5_wdata_ready;
wire          soc_sdram_interface_bank5_rdata_valid;
wire          soc_sdram_interface_bank6_valid;
wire          soc_sdram_interface_bank6_ready;
wire          soc_sdram_interface_bank6_we;
wire   [22:0] soc_sdram_interface_bank6_addr;
wire          soc_sdram_interface_bank6_lock;
wire          soc_sdram_interface_bank6_wdata_ready;
wire          soc_sdram_interface_bank6_rdata_valid;
wire          soc_sdram_interface_bank7_valid;
wire          soc_sdram_interface_bank7_ready;
wire          soc_sdram_interface_bank7_we;
wire   [22:0] soc_sdram_interface_bank7_addr;
wire          soc_sdram_interface_bank7_lock;
wire          soc_sdram_interface_bank7_wdata_ready;
wire          soc_sdram_interface_bank7_rdata_valid;
wire          soc_sdram_interface_bank8_valid;
wire          soc_sdram_interface_bank8_ready;
wire          soc_sdram_interface_bank8_we;
wire   [22:0] soc_sdram_interface_bank8_addr;
wire          soc_sdram_interface_bank8_lock;
wire          soc_sdram_interface_bank8_wdata_ready;
wire          soc_sdram_interface_bank8_rdata_valid;
wire          soc_sdram_interface_bank9_valid;
wire          soc_sdram_interface_bank9_ready;
wire          soc_sdram_interface_bank9_we;
wire   [22:0] soc_sdram_interface_bank9_addr;
wire          soc_sdram_interface_bank9_lock;
wire          soc_sdram_interface_bank9_wdata_ready;
wire          soc_sdram_interface_bank9_rdata_valid;
wire          soc_sdram_interface_bank10_valid;
wire          soc_sdram_interface_bank10_ready;
wire          soc_sdram_interface_bank10_we;
wire   [22:0] soc_sdram_interface_bank10_addr;
wire          soc_sdram_interface_bank10_lock;
wire          soc_sdram_interface_bank10_wdata_ready;
wire          soc_sdram_interface_bank10_rdata_valid;
wire          soc_sdram_interface_bank11_valid;
wire          soc_sdram_interface_bank11_ready;
wire          soc_sdram_interface_bank11_we;
wire   [22:0] soc_sdram_interface_bank11_addr;
wire          soc_sdram_interface_bank11_lock;
wire          soc_sdram_interface_bank11_wdata_ready;
wire          soc_sdram_interface_bank11_rdata_valid;
wire          soc_sdram_interface_bank12_valid;
wire          soc_sdram_interface_bank12_ready;
wire          soc_sdram_interface_bank12_we;
wire   [22:0] soc_sdram_interface_bank12_addr;
wire          soc_sdram_interface_bank12_lock;
wire          soc_sdram_interface_bank12_wdata_ready;
wire          soc_sdram_interface_bank12_rdata_valid;
wire          soc_sdram_interface_bank13_valid;
wire          soc_sdram_interface_bank13_ready;
wire          soc_sdram_interface_bank13_we;
wire   [22:0] soc_sdram_interface_bank13_addr;
wire          soc_sdram_interface_bank13_lock;
wire          soc_sdram_interface_bank13_wdata_ready;
wire          soc_sdram_interface_bank13_rdata_valid;
wire          soc_sdram_interface_bank14_valid;
wire          soc_sdram_interface_bank14_ready;
wire          soc_sdram_interface_bank14_we;
wire   [22:0] soc_sdram_interface_bank14_addr;
wire          soc_sdram_interface_bank14_lock;
wire          soc_sdram_interface_bank14_wdata_ready;
wire          soc_sdram_interface_bank14_rdata_valid;
wire          soc_sdram_interface_bank15_valid;
wire          soc_sdram_interface_bank15_ready;
wire          soc_sdram_interface_bank15_we;
wire   [22:0] soc_sdram_interface_bank15_addr;
wire          soc_sdram_interface_bank15_lock;
wire          soc_sdram_interface_bank15_wdata_ready;
wire          soc_sdram_interface_bank15_rdata_valid;
reg   [511:0] soc_sdram_interface_wdata = 512'd0;
reg    [63:0] soc_sdram_interface_wdata_we = 64'd0;
wire  [511:0] soc_sdram_interface_rdata;
reg    [15:0] soc_sdram_dfi_p0_address = 16'd0;
reg     [3:0] soc_sdram_dfi_p0_bank = 4'd0;
reg           soc_sdram_dfi_p0_cas_n = 1'd1;
reg           soc_sdram_dfi_p0_cs_n = 1'd1;
reg           soc_sdram_dfi_p0_ras_n = 1'd1;
reg           soc_sdram_dfi_p0_we_n = 1'd1;
wire          soc_sdram_dfi_p0_cke;
wire          soc_sdram_dfi_p0_odt;
wire          soc_sdram_dfi_p0_reset_n;
reg           soc_sdram_dfi_p0_act_n = 1'd1;
wire  [127:0] soc_sdram_dfi_p0_wrdata;
reg           soc_sdram_dfi_p0_wrdata_en = 1'd0;
wire   [15:0] soc_sdram_dfi_p0_wrdata_mask;
reg           soc_sdram_dfi_p0_rddata_en = 1'd0;
wire  [127:0] soc_sdram_dfi_p0_rddata;
wire          soc_sdram_dfi_p0_rddata_valid;
reg    [15:0] soc_sdram_dfi_p1_address = 16'd0;
reg     [3:0] soc_sdram_dfi_p1_bank = 4'd0;
reg           soc_sdram_dfi_p1_cas_n = 1'd1;
reg           soc_sdram_dfi_p1_cs_n = 1'd1;
reg           soc_sdram_dfi_p1_ras_n = 1'd1;
reg           soc_sdram_dfi_p1_we_n = 1'd1;
wire          soc_sdram_dfi_p1_cke;
wire          soc_sdram_dfi_p1_odt;
wire          soc_sdram_dfi_p1_reset_n;
reg           soc_sdram_dfi_p1_act_n = 1'd1;
wire  [127:0] soc_sdram_dfi_p1_wrdata;
reg           soc_sdram_dfi_p1_wrdata_en = 1'd0;
wire   [15:0] soc_sdram_dfi_p1_wrdata_mask;
reg           soc_sdram_dfi_p1_rddata_en = 1'd0;
wire  [127:0] soc_sdram_dfi_p1_rddata;
wire          soc_sdram_dfi_p1_rddata_valid;
reg    [15:0] soc_sdram_dfi_p2_address = 16'd0;
reg     [3:0] soc_sdram_dfi_p2_bank = 4'd0;
reg           soc_sdram_dfi_p2_cas_n = 1'd1;
reg           soc_sdram_dfi_p2_cs_n = 1'd1;
reg           soc_sdram_dfi_p2_ras_n = 1'd1;
reg           soc_sdram_dfi_p2_we_n = 1'd1;
wire          soc_sdram_dfi_p2_cke;
wire          soc_sdram_dfi_p2_odt;
wire          soc_sdram_dfi_p2_reset_n;
reg           soc_sdram_dfi_p2_act_n = 1'd1;
wire  [127:0] soc_sdram_dfi_p2_wrdata;
reg           soc_sdram_dfi_p2_wrdata_en = 1'd0;
wire   [15:0] soc_sdram_dfi_p2_wrdata_mask;
reg           soc_sdram_dfi_p2_rddata_en = 1'd0;
wire  [127:0] soc_sdram_dfi_p2_rddata;
wire          soc_sdram_dfi_p2_rddata_valid;
reg    [15:0] soc_sdram_dfi_p3_address = 16'd0;
reg     [3:0] soc_sdram_dfi_p3_bank = 4'd0;
reg           soc_sdram_dfi_p3_cas_n = 1'd1;
reg           soc_sdram_dfi_p3_cs_n = 1'd1;
reg           soc_sdram_dfi_p3_ras_n = 1'd1;
reg           soc_sdram_dfi_p3_we_n = 1'd1;
wire          soc_sdram_dfi_p3_cke;
wire          soc_sdram_dfi_p3_odt;
wire          soc_sdram_dfi_p3_reset_n;
reg           soc_sdram_dfi_p3_act_n = 1'd1;
wire  [127:0] soc_sdram_dfi_p3_wrdata;
reg           soc_sdram_dfi_p3_wrdata_en = 1'd0;
wire   [15:0] soc_sdram_dfi_p3_wrdata_mask;
reg           soc_sdram_dfi_p3_rddata_en = 1'd0;
wire  [127:0] soc_sdram_dfi_p3_rddata;
wire          soc_sdram_dfi_p3_rddata_valid;
reg           soc_sdram_cmd_valid = 1'd0;
reg           soc_sdram_cmd_ready = 1'd0;
reg           soc_sdram_cmd_last = 1'd0;
reg    [15:0] soc_sdram_cmd_payload_a = 16'd0;
reg     [3:0] soc_sdram_cmd_payload_ba = 4'd0;
reg           soc_sdram_cmd_payload_cas = 1'd0;
reg           soc_sdram_cmd_payload_ras = 1'd0;
reg           soc_sdram_cmd_payload_we = 1'd0;
reg           soc_sdram_cmd_payload_is_read = 1'd0;
reg           soc_sdram_cmd_payload_is_write = 1'd0;
wire          soc_sdram_wants_refresh;
reg           soc_sdram_wants_zqcs = 1'd0;
wire          soc_sdram_timer_wait;
wire          soc_sdram_timer_done0;
wire   [31:0] soc_sdram_timer_count0;
wire          soc_sdram_timer_done1;
reg    [31:0] soc_sdram_timer_count1 = 32'd0;
wire          soc_sdram_postponer_req_i;
reg           soc_sdram_postponer_req_o = 1'd0;
reg           soc_sdram_postponer_count = 1'd0;
reg           soc_sdram_sequencer_start0 = 1'd0;
wire          soc_sdram_sequencer_done0;
wire          soc_sdram_sequencer_start1;
reg           soc_sdram_sequencer_done1 = 1'd0;
reg    [32:0] soc_sdram_sequencer_counter = 33'd0;
wire   [32:0] soc_sdram_sequencer_target;
wire          soc_sdram_sequencer_trigger;
reg           soc_sdram_sequencer_count = 1'd0;
reg           soc_sdram_zqcs_timer_init = 1'd125000000;
wire          soc_sdram_zqcs_timer_wait;
wire          soc_sdram_zqcs_timer_done0;
wire          soc_sdram_zqcs_timer_count0;
wire          soc_sdram_zqcs_timer_done1;
reg           soc_sdram_zqcs_timer_count1 = 1'd0;
reg           soc_sdram_zqcs_executer_start = 1'd0;
reg           soc_sdram_zqcs_executer_done = 1'd0;
reg    [31:0] soc_sdram_zqcs_executer_trp = 32'd0;
reg    [31:0] soc_sdram_zqcs_executer_tzqcs = 32'd0;
reg    [32:0] soc_sdram_zqcs_executer_counter = 33'd0;
reg    [32:0] soc_sdram_zqcs_executer_target = 33'd0;
reg           soc_sdram_zqcs_executer_trigger = 1'd0;
reg           soc_sdram_reset = 1'd0;
wire          soc_sdram_bankmachine0_req_valid;
wire          soc_sdram_bankmachine0_req_ready;
wire          soc_sdram_bankmachine0_req_we;
wire   [22:0] soc_sdram_bankmachine0_req_addr;
wire          soc_sdram_bankmachine0_req_lock;
reg           soc_sdram_bankmachine0_req_wdata_ready = 1'd0;
reg           soc_sdram_bankmachine0_req_rdata_valid = 1'd0;
wire          soc_sdram_bankmachine0_refresh_req;
reg           soc_sdram_bankmachine0_refresh_gnt = 1'd0;
reg           soc_sdram_bankmachine0_cmd_valid = 1'd0;
reg           soc_sdram_bankmachine0_cmd_ready = 1'd0;
reg    [15:0] soc_sdram_bankmachine0_cmd_payload_a = 16'd0;
wire    [3:0] soc_sdram_bankmachine0_cmd_payload_ba;
reg           soc_sdram_bankmachine0_cmd_payload_cas = 1'd0;
reg           soc_sdram_bankmachine0_cmd_payload_ras = 1'd0;
reg           soc_sdram_bankmachine0_cmd_payload_we = 1'd0;
reg           soc_sdram_bankmachine0_cmd_payload_is_cmd = 1'd0;
reg           soc_sdram_bankmachine0_cmd_payload_is_read = 1'd0;
reg           soc_sdram_bankmachine0_cmd_payload_is_write = 1'd0;
reg    [32:0] soc_sdram_bankmachine0_timer = 33'd0;
wire          soc_sdram_bankmachine0_timer_done;
reg           soc_sdram_bankmachine0_auto_precharge = 1'd0;
wire          soc_sdram_bankmachine0_sink_valid;
wire          soc_sdram_bankmachine0_sink_ready;
reg           soc_sdram_bankmachine0_sink_first = 1'd0;
reg           soc_sdram_bankmachine0_sink_last = 1'd0;
wire          soc_sdram_bankmachine0_sink_payload_we;
wire   [22:0] soc_sdram_bankmachine0_sink_payload_addr;
wire          soc_sdram_bankmachine0_source_valid;
wire          soc_sdram_bankmachine0_source_ready;
wire          soc_sdram_bankmachine0_source_first;
wire          soc_sdram_bankmachine0_source_last;
wire          soc_sdram_bankmachine0_source_payload_we;
wire   [22:0] soc_sdram_bankmachine0_source_payload_addr;
wire          soc_sdram_bankmachine0_syncfifo0_we;
wire          soc_sdram_bankmachine0_syncfifo0_writable;
wire          soc_sdram_bankmachine0_syncfifo0_re;
wire          soc_sdram_bankmachine0_syncfifo0_readable;
wire   [25:0] soc_sdram_bankmachine0_syncfifo0_din;
wire   [25:0] soc_sdram_bankmachine0_syncfifo0_dout;
reg     [3:0] soc_sdram_bankmachine0_level = 4'd0;
reg           soc_sdram_bankmachine0_replace = 1'd0;
reg     [2:0] soc_sdram_bankmachine0_produce = 3'd0;
reg     [2:0] soc_sdram_bankmachine0_consume = 3'd0;
reg     [2:0] soc_sdram_bankmachine0_wrport_adr = 3'd0;
wire   [25:0] soc_sdram_bankmachine0_wrport_dat_r;
wire          soc_sdram_bankmachine0_wrport_we;
wire   [25:0] soc_sdram_bankmachine0_wrport_dat_w;
wire          soc_sdram_bankmachine0_do_read;
wire    [2:0] soc_sdram_bankmachine0_rdport_adr;
wire   [25:0] soc_sdram_bankmachine0_rdport_dat_r;
wire          soc_sdram_bankmachine0_fifo_in_payload_we;
wire   [22:0] soc_sdram_bankmachine0_fifo_in_payload_addr;
wire          soc_sdram_bankmachine0_fifo_in_first;
wire          soc_sdram_bankmachine0_fifo_in_last;
wire          soc_sdram_bankmachine0_fifo_out_payload_we;
wire   [22:0] soc_sdram_bankmachine0_fifo_out_payload_addr;
wire          soc_sdram_bankmachine0_fifo_out_first;
wire          soc_sdram_bankmachine0_fifo_out_last;
wire          soc_sdram_bankmachine0_sink_sink_valid;
wire          soc_sdram_bankmachine0_sink_sink_ready;
wire          soc_sdram_bankmachine0_sink_sink_first;
wire          soc_sdram_bankmachine0_sink_sink_last;
wire          soc_sdram_bankmachine0_sink_sink_payload_we;
wire   [22:0] soc_sdram_bankmachine0_sink_sink_payload_addr;
wire          soc_sdram_bankmachine0_source_source_valid;
wire          soc_sdram_bankmachine0_source_source_ready;
wire          soc_sdram_bankmachine0_source_source_first;
wire          soc_sdram_bankmachine0_source_source_last;
wire          soc_sdram_bankmachine0_source_source_payload_we;
wire   [22:0] soc_sdram_bankmachine0_source_source_payload_addr;
wire          soc_sdram_bankmachine0_pipe_valid_sink_valid;
wire          soc_sdram_bankmachine0_pipe_valid_sink_ready;
wire          soc_sdram_bankmachine0_pipe_valid_sink_first;
wire          soc_sdram_bankmachine0_pipe_valid_sink_last;
wire          soc_sdram_bankmachine0_pipe_valid_sink_payload_we;
wire   [22:0] soc_sdram_bankmachine0_pipe_valid_sink_payload_addr;
reg           soc_sdram_bankmachine0_pipe_valid_source_valid = 1'd0;
wire          soc_sdram_bankmachine0_pipe_valid_source_ready;
reg           soc_sdram_bankmachine0_pipe_valid_source_first = 1'd0;
reg           soc_sdram_bankmachine0_pipe_valid_source_last = 1'd0;
reg           soc_sdram_bankmachine0_pipe_valid_source_payload_we = 1'd0;
reg    [22:0] soc_sdram_bankmachine0_pipe_valid_source_payload_addr = 23'd0;
reg    [15:0] soc_sdram_bankmachine0_row = 16'd0;
reg           soc_sdram_bankmachine0_row_opened = 1'd0;
wire          soc_sdram_bankmachine0_row_hit;
reg           soc_sdram_bankmachine0_row_open = 1'd0;
reg           soc_sdram_bankmachine0_row_close = 1'd0;
reg           soc_sdram_bankmachine0_row_col_n_addr_sel = 1'd0;
wire   [32:0] soc_sdram_bankmachine0_precharge_time_sig;
wire          soc_sdram_bankmachine0_twtpcon_valid;
(* dont_touch = "true" *)
reg           soc_sdram_bankmachine0_twtpcon_ready = 1'd0;
reg    [32:0] soc_sdram_bankmachine0_twtpcon_count = 33'd0;
wire          soc_sdram_bankmachine0_trccon_valid;
(* dont_touch = "true" *)
reg           soc_sdram_bankmachine0_trccon_ready = 1'd0;
reg    [31:0] soc_sdram_bankmachine0_trccon_count = 32'd0;
wire          soc_sdram_bankmachine0_trascon_valid;
(* dont_touch = "true" *)
reg           soc_sdram_bankmachine0_trascon_ready = 1'd0;
reg    [31:0] soc_sdram_bankmachine0_trascon_count = 32'd0;
wire          soc_sdram_bankmachine1_req_valid;
wire          soc_sdram_bankmachine1_req_ready;
wire          soc_sdram_bankmachine1_req_we;
wire   [22:0] soc_sdram_bankmachine1_req_addr;
wire          soc_sdram_bankmachine1_req_lock;
reg           soc_sdram_bankmachine1_req_wdata_ready = 1'd0;
reg           soc_sdram_bankmachine1_req_rdata_valid = 1'd0;
wire          soc_sdram_bankmachine1_refresh_req;
reg           soc_sdram_bankmachine1_refresh_gnt = 1'd0;
reg           soc_sdram_bankmachine1_cmd_valid = 1'd0;
reg           soc_sdram_bankmachine1_cmd_ready = 1'd0;
reg    [15:0] soc_sdram_bankmachine1_cmd_payload_a = 16'd0;
wire    [3:0] soc_sdram_bankmachine1_cmd_payload_ba;
reg           soc_sdram_bankmachine1_cmd_payload_cas = 1'd0;
reg           soc_sdram_bankmachine1_cmd_payload_ras = 1'd0;
reg           soc_sdram_bankmachine1_cmd_payload_we = 1'd0;
reg           soc_sdram_bankmachine1_cmd_payload_is_cmd = 1'd0;
reg           soc_sdram_bankmachine1_cmd_payload_is_read = 1'd0;
reg           soc_sdram_bankmachine1_cmd_payload_is_write = 1'd0;
reg    [32:0] soc_sdram_bankmachine1_timer = 33'd0;
wire          soc_sdram_bankmachine1_timer_done;
reg           soc_sdram_bankmachine1_auto_precharge = 1'd0;
wire          soc_sdram_bankmachine1_sink_valid;
wire          soc_sdram_bankmachine1_sink_ready;
reg           soc_sdram_bankmachine1_sink_first = 1'd0;
reg           soc_sdram_bankmachine1_sink_last = 1'd0;
wire          soc_sdram_bankmachine1_sink_payload_we;
wire   [22:0] soc_sdram_bankmachine1_sink_payload_addr;
wire          soc_sdram_bankmachine1_source_valid;
wire          soc_sdram_bankmachine1_source_ready;
wire          soc_sdram_bankmachine1_source_first;
wire          soc_sdram_bankmachine1_source_last;
wire          soc_sdram_bankmachine1_source_payload_we;
wire   [22:0] soc_sdram_bankmachine1_source_payload_addr;
wire          soc_sdram_bankmachine1_syncfifo1_we;
wire          soc_sdram_bankmachine1_syncfifo1_writable;
wire          soc_sdram_bankmachine1_syncfifo1_re;
wire          soc_sdram_bankmachine1_syncfifo1_readable;
wire   [25:0] soc_sdram_bankmachine1_syncfifo1_din;
wire   [25:0] soc_sdram_bankmachine1_syncfifo1_dout;
reg     [3:0] soc_sdram_bankmachine1_level = 4'd0;
reg           soc_sdram_bankmachine1_replace = 1'd0;
reg     [2:0] soc_sdram_bankmachine1_produce = 3'd0;
reg     [2:0] soc_sdram_bankmachine1_consume = 3'd0;
reg     [2:0] soc_sdram_bankmachine1_wrport_adr = 3'd0;
wire   [25:0] soc_sdram_bankmachine1_wrport_dat_r;
wire          soc_sdram_bankmachine1_wrport_we;
wire   [25:0] soc_sdram_bankmachine1_wrport_dat_w;
wire          soc_sdram_bankmachine1_do_read;
wire    [2:0] soc_sdram_bankmachine1_rdport_adr;
wire   [25:0] soc_sdram_bankmachine1_rdport_dat_r;
wire          soc_sdram_bankmachine1_fifo_in_payload_we;
wire   [22:0] soc_sdram_bankmachine1_fifo_in_payload_addr;
wire          soc_sdram_bankmachine1_fifo_in_first;
wire          soc_sdram_bankmachine1_fifo_in_last;
wire          soc_sdram_bankmachine1_fifo_out_payload_we;
wire   [22:0] soc_sdram_bankmachine1_fifo_out_payload_addr;
wire          soc_sdram_bankmachine1_fifo_out_first;
wire          soc_sdram_bankmachine1_fifo_out_last;
wire          soc_sdram_bankmachine1_sink_sink_valid;
wire          soc_sdram_bankmachine1_sink_sink_ready;
wire          soc_sdram_bankmachine1_sink_sink_first;
wire          soc_sdram_bankmachine1_sink_sink_last;
wire          soc_sdram_bankmachine1_sink_sink_payload_we;
wire   [22:0] soc_sdram_bankmachine1_sink_sink_payload_addr;
wire          soc_sdram_bankmachine1_source_source_valid;
wire          soc_sdram_bankmachine1_source_source_ready;
wire          soc_sdram_bankmachine1_source_source_first;
wire          soc_sdram_bankmachine1_source_source_last;
wire          soc_sdram_bankmachine1_source_source_payload_we;
wire   [22:0] soc_sdram_bankmachine1_source_source_payload_addr;
wire          soc_sdram_bankmachine1_pipe_valid_sink_valid;
wire          soc_sdram_bankmachine1_pipe_valid_sink_ready;
wire          soc_sdram_bankmachine1_pipe_valid_sink_first;
wire          soc_sdram_bankmachine1_pipe_valid_sink_last;
wire          soc_sdram_bankmachine1_pipe_valid_sink_payload_we;
wire   [22:0] soc_sdram_bankmachine1_pipe_valid_sink_payload_addr;
reg           soc_sdram_bankmachine1_pipe_valid_source_valid = 1'd0;
wire          soc_sdram_bankmachine1_pipe_valid_source_ready;
reg           soc_sdram_bankmachine1_pipe_valid_source_first = 1'd0;
reg           soc_sdram_bankmachine1_pipe_valid_source_last = 1'd0;
reg           soc_sdram_bankmachine1_pipe_valid_source_payload_we = 1'd0;
reg    [22:0] soc_sdram_bankmachine1_pipe_valid_source_payload_addr = 23'd0;
reg    [15:0] soc_sdram_bankmachine1_row = 16'd0;
reg           soc_sdram_bankmachine1_row_opened = 1'd0;
wire          soc_sdram_bankmachine1_row_hit;
reg           soc_sdram_bankmachine1_row_open = 1'd0;
reg           soc_sdram_bankmachine1_row_close = 1'd0;
reg           soc_sdram_bankmachine1_row_col_n_addr_sel = 1'd0;
wire   [32:0] soc_sdram_bankmachine1_precharge_time_sig;
wire          soc_sdram_bankmachine1_twtpcon_valid;
(* dont_touch = "true" *)
reg           soc_sdram_bankmachine1_twtpcon_ready = 1'd0;
reg    [32:0] soc_sdram_bankmachine1_twtpcon_count = 33'd0;
wire          soc_sdram_bankmachine1_trccon_valid;
(* dont_touch = "true" *)
reg           soc_sdram_bankmachine1_trccon_ready = 1'd0;
reg    [31:0] soc_sdram_bankmachine1_trccon_count = 32'd0;
wire          soc_sdram_bankmachine1_trascon_valid;
(* dont_touch = "true" *)
reg           soc_sdram_bankmachine1_trascon_ready = 1'd0;
reg    [31:0] soc_sdram_bankmachine1_trascon_count = 32'd0;
wire          soc_sdram_bankmachine2_req_valid;
wire          soc_sdram_bankmachine2_req_ready;
wire          soc_sdram_bankmachine2_req_we;
wire   [22:0] soc_sdram_bankmachine2_req_addr;
wire          soc_sdram_bankmachine2_req_lock;
reg           soc_sdram_bankmachine2_req_wdata_ready = 1'd0;
reg           soc_sdram_bankmachine2_req_rdata_valid = 1'd0;
wire          soc_sdram_bankmachine2_refresh_req;
reg           soc_sdram_bankmachine2_refresh_gnt = 1'd0;
reg           soc_sdram_bankmachine2_cmd_valid = 1'd0;
reg           soc_sdram_bankmachine2_cmd_ready = 1'd0;
reg    [15:0] soc_sdram_bankmachine2_cmd_payload_a = 16'd0;
wire    [3:0] soc_sdram_bankmachine2_cmd_payload_ba;
reg           soc_sdram_bankmachine2_cmd_payload_cas = 1'd0;
reg           soc_sdram_bankmachine2_cmd_payload_ras = 1'd0;
reg           soc_sdram_bankmachine2_cmd_payload_we = 1'd0;
reg           soc_sdram_bankmachine2_cmd_payload_is_cmd = 1'd0;
reg           soc_sdram_bankmachine2_cmd_payload_is_read = 1'd0;
reg           soc_sdram_bankmachine2_cmd_payload_is_write = 1'd0;
reg    [32:0] soc_sdram_bankmachine2_timer = 33'd0;
wire          soc_sdram_bankmachine2_timer_done;
reg           soc_sdram_bankmachine2_auto_precharge = 1'd0;
wire          soc_sdram_bankmachine2_sink_valid;
wire          soc_sdram_bankmachine2_sink_ready;
reg           soc_sdram_bankmachine2_sink_first = 1'd0;
reg           soc_sdram_bankmachine2_sink_last = 1'd0;
wire          soc_sdram_bankmachine2_sink_payload_we;
wire   [22:0] soc_sdram_bankmachine2_sink_payload_addr;
wire          soc_sdram_bankmachine2_source_valid;
wire          soc_sdram_bankmachine2_source_ready;
wire          soc_sdram_bankmachine2_source_first;
wire          soc_sdram_bankmachine2_source_last;
wire          soc_sdram_bankmachine2_source_payload_we;
wire   [22:0] soc_sdram_bankmachine2_source_payload_addr;
wire          soc_sdram_bankmachine2_syncfifo2_we;
wire          soc_sdram_bankmachine2_syncfifo2_writable;
wire          soc_sdram_bankmachine2_syncfifo2_re;
wire          soc_sdram_bankmachine2_syncfifo2_readable;
wire   [25:0] soc_sdram_bankmachine2_syncfifo2_din;
wire   [25:0] soc_sdram_bankmachine2_syncfifo2_dout;
reg     [3:0] soc_sdram_bankmachine2_level = 4'd0;
reg           soc_sdram_bankmachine2_replace = 1'd0;
reg     [2:0] soc_sdram_bankmachine2_produce = 3'd0;
reg     [2:0] soc_sdram_bankmachine2_consume = 3'd0;
reg     [2:0] soc_sdram_bankmachine2_wrport_adr = 3'd0;
wire   [25:0] soc_sdram_bankmachine2_wrport_dat_r;
wire          soc_sdram_bankmachine2_wrport_we;
wire   [25:0] soc_sdram_bankmachine2_wrport_dat_w;
wire          soc_sdram_bankmachine2_do_read;
wire    [2:0] soc_sdram_bankmachine2_rdport_adr;
wire   [25:0] soc_sdram_bankmachine2_rdport_dat_r;
wire          soc_sdram_bankmachine2_fifo_in_payload_we;
wire   [22:0] soc_sdram_bankmachine2_fifo_in_payload_addr;
wire          soc_sdram_bankmachine2_fifo_in_first;
wire          soc_sdram_bankmachine2_fifo_in_last;
wire          soc_sdram_bankmachine2_fifo_out_payload_we;
wire   [22:0] soc_sdram_bankmachine2_fifo_out_payload_addr;
wire          soc_sdram_bankmachine2_fifo_out_first;
wire          soc_sdram_bankmachine2_fifo_out_last;
wire          soc_sdram_bankmachine2_sink_sink_valid;
wire          soc_sdram_bankmachine2_sink_sink_ready;
wire          soc_sdram_bankmachine2_sink_sink_first;
wire          soc_sdram_bankmachine2_sink_sink_last;
wire          soc_sdram_bankmachine2_sink_sink_payload_we;
wire   [22:0] soc_sdram_bankmachine2_sink_sink_payload_addr;
wire          soc_sdram_bankmachine2_source_source_valid;
wire          soc_sdram_bankmachine2_source_source_ready;
wire          soc_sdram_bankmachine2_source_source_first;
wire          soc_sdram_bankmachine2_source_source_last;
wire          soc_sdram_bankmachine2_source_source_payload_we;
wire   [22:0] soc_sdram_bankmachine2_source_source_payload_addr;
wire          soc_sdram_bankmachine2_pipe_valid_sink_valid;
wire          soc_sdram_bankmachine2_pipe_valid_sink_ready;
wire          soc_sdram_bankmachine2_pipe_valid_sink_first;
wire          soc_sdram_bankmachine2_pipe_valid_sink_last;
wire          soc_sdram_bankmachine2_pipe_valid_sink_payload_we;
wire   [22:0] soc_sdram_bankmachine2_pipe_valid_sink_payload_addr;
reg           soc_sdram_bankmachine2_pipe_valid_source_valid = 1'd0;
wire          soc_sdram_bankmachine2_pipe_valid_source_ready;
reg           soc_sdram_bankmachine2_pipe_valid_source_first = 1'd0;
reg           soc_sdram_bankmachine2_pipe_valid_source_last = 1'd0;
reg           soc_sdram_bankmachine2_pipe_valid_source_payload_we = 1'd0;
reg    [22:0] soc_sdram_bankmachine2_pipe_valid_source_payload_addr = 23'd0;
reg    [15:0] soc_sdram_bankmachine2_row = 16'd0;
reg           soc_sdram_bankmachine2_row_opened = 1'd0;
wire          soc_sdram_bankmachine2_row_hit;
reg           soc_sdram_bankmachine2_row_open = 1'd0;
reg           soc_sdram_bankmachine2_row_close = 1'd0;
reg           soc_sdram_bankmachine2_row_col_n_addr_sel = 1'd0;
wire   [32:0] soc_sdram_bankmachine2_precharge_time_sig;
wire          soc_sdram_bankmachine2_twtpcon_valid;
(* dont_touch = "true" *)
reg           soc_sdram_bankmachine2_twtpcon_ready = 1'd0;
reg    [32:0] soc_sdram_bankmachine2_twtpcon_count = 33'd0;
wire          soc_sdram_bankmachine2_trccon_valid;
(* dont_touch = "true" *)
reg           soc_sdram_bankmachine2_trccon_ready = 1'd0;
reg    [31:0] soc_sdram_bankmachine2_trccon_count = 32'd0;
wire          soc_sdram_bankmachine2_trascon_valid;
(* dont_touch = "true" *)
reg           soc_sdram_bankmachine2_trascon_ready = 1'd0;
reg    [31:0] soc_sdram_bankmachine2_trascon_count = 32'd0;
wire          soc_sdram_bankmachine3_req_valid;
wire          soc_sdram_bankmachine3_req_ready;
wire          soc_sdram_bankmachine3_req_we;
wire   [22:0] soc_sdram_bankmachine3_req_addr;
wire          soc_sdram_bankmachine3_req_lock;
reg           soc_sdram_bankmachine3_req_wdata_ready = 1'd0;
reg           soc_sdram_bankmachine3_req_rdata_valid = 1'd0;
wire          soc_sdram_bankmachine3_refresh_req;
reg           soc_sdram_bankmachine3_refresh_gnt = 1'd0;
reg           soc_sdram_bankmachine3_cmd_valid = 1'd0;
reg           soc_sdram_bankmachine3_cmd_ready = 1'd0;
reg    [15:0] soc_sdram_bankmachine3_cmd_payload_a = 16'd0;
wire    [3:0] soc_sdram_bankmachine3_cmd_payload_ba;
reg           soc_sdram_bankmachine3_cmd_payload_cas = 1'd0;
reg           soc_sdram_bankmachine3_cmd_payload_ras = 1'd0;
reg           soc_sdram_bankmachine3_cmd_payload_we = 1'd0;
reg           soc_sdram_bankmachine3_cmd_payload_is_cmd = 1'd0;
reg           soc_sdram_bankmachine3_cmd_payload_is_read = 1'd0;
reg           soc_sdram_bankmachine3_cmd_payload_is_write = 1'd0;
reg    [32:0] soc_sdram_bankmachine3_timer = 33'd0;
wire          soc_sdram_bankmachine3_timer_done;
reg           soc_sdram_bankmachine3_auto_precharge = 1'd0;
wire          soc_sdram_bankmachine3_sink_valid;
wire          soc_sdram_bankmachine3_sink_ready;
reg           soc_sdram_bankmachine3_sink_first = 1'd0;
reg           soc_sdram_bankmachine3_sink_last = 1'd0;
wire          soc_sdram_bankmachine3_sink_payload_we;
wire   [22:0] soc_sdram_bankmachine3_sink_payload_addr;
wire          soc_sdram_bankmachine3_source_valid;
wire          soc_sdram_bankmachine3_source_ready;
wire          soc_sdram_bankmachine3_source_first;
wire          soc_sdram_bankmachine3_source_last;
wire          soc_sdram_bankmachine3_source_payload_we;
wire   [22:0] soc_sdram_bankmachine3_source_payload_addr;
wire          soc_sdram_bankmachine3_syncfifo3_we;
wire          soc_sdram_bankmachine3_syncfifo3_writable;
wire          soc_sdram_bankmachine3_syncfifo3_re;
wire          soc_sdram_bankmachine3_syncfifo3_readable;
wire   [25:0] soc_sdram_bankmachine3_syncfifo3_din;
wire   [25:0] soc_sdram_bankmachine3_syncfifo3_dout;
reg     [3:0] soc_sdram_bankmachine3_level = 4'd0;
reg           soc_sdram_bankmachine3_replace = 1'd0;
reg     [2:0] soc_sdram_bankmachine3_produce = 3'd0;
reg     [2:0] soc_sdram_bankmachine3_consume = 3'd0;
reg     [2:0] soc_sdram_bankmachine3_wrport_adr = 3'd0;
wire   [25:0] soc_sdram_bankmachine3_wrport_dat_r;
wire          soc_sdram_bankmachine3_wrport_we;
wire   [25:0] soc_sdram_bankmachine3_wrport_dat_w;
wire          soc_sdram_bankmachine3_do_read;
wire    [2:0] soc_sdram_bankmachine3_rdport_adr;
wire   [25:0] soc_sdram_bankmachine3_rdport_dat_r;
wire          soc_sdram_bankmachine3_fifo_in_payload_we;
wire   [22:0] soc_sdram_bankmachine3_fifo_in_payload_addr;
wire          soc_sdram_bankmachine3_fifo_in_first;
wire          soc_sdram_bankmachine3_fifo_in_last;
wire          soc_sdram_bankmachine3_fifo_out_payload_we;
wire   [22:0] soc_sdram_bankmachine3_fifo_out_payload_addr;
wire          soc_sdram_bankmachine3_fifo_out_first;
wire          soc_sdram_bankmachine3_fifo_out_last;
wire          soc_sdram_bankmachine3_sink_sink_valid;
wire          soc_sdram_bankmachine3_sink_sink_ready;
wire          soc_sdram_bankmachine3_sink_sink_first;
wire          soc_sdram_bankmachine3_sink_sink_last;
wire          soc_sdram_bankmachine3_sink_sink_payload_we;
wire   [22:0] soc_sdram_bankmachine3_sink_sink_payload_addr;
wire          soc_sdram_bankmachine3_source_source_valid;
wire          soc_sdram_bankmachine3_source_source_ready;
wire          soc_sdram_bankmachine3_source_source_first;
wire          soc_sdram_bankmachine3_source_source_last;
wire          soc_sdram_bankmachine3_source_source_payload_we;
wire   [22:0] soc_sdram_bankmachine3_source_source_payload_addr;
wire          soc_sdram_bankmachine3_pipe_valid_sink_valid;
wire          soc_sdram_bankmachine3_pipe_valid_sink_ready;
wire          soc_sdram_bankmachine3_pipe_valid_sink_first;
wire          soc_sdram_bankmachine3_pipe_valid_sink_last;
wire          soc_sdram_bankmachine3_pipe_valid_sink_payload_we;
wire   [22:0] soc_sdram_bankmachine3_pipe_valid_sink_payload_addr;
reg           soc_sdram_bankmachine3_pipe_valid_source_valid = 1'd0;
wire          soc_sdram_bankmachine3_pipe_valid_source_ready;
reg           soc_sdram_bankmachine3_pipe_valid_source_first = 1'd0;
reg           soc_sdram_bankmachine3_pipe_valid_source_last = 1'd0;
reg           soc_sdram_bankmachine3_pipe_valid_source_payload_we = 1'd0;
reg    [22:0] soc_sdram_bankmachine3_pipe_valid_source_payload_addr = 23'd0;
reg    [15:0] soc_sdram_bankmachine3_row = 16'd0;
reg           soc_sdram_bankmachine3_row_opened = 1'd0;
wire          soc_sdram_bankmachine3_row_hit;
reg           soc_sdram_bankmachine3_row_open = 1'd0;
reg           soc_sdram_bankmachine3_row_close = 1'd0;
reg           soc_sdram_bankmachine3_row_col_n_addr_sel = 1'd0;
wire   [32:0] soc_sdram_bankmachine3_precharge_time_sig;
wire          soc_sdram_bankmachine3_twtpcon_valid;
(* dont_touch = "true" *)
reg           soc_sdram_bankmachine3_twtpcon_ready = 1'd0;
reg    [32:0] soc_sdram_bankmachine3_twtpcon_count = 33'd0;
wire          soc_sdram_bankmachine3_trccon_valid;
(* dont_touch = "true" *)
reg           soc_sdram_bankmachine3_trccon_ready = 1'd0;
reg    [31:0] soc_sdram_bankmachine3_trccon_count = 32'd0;
wire          soc_sdram_bankmachine3_trascon_valid;
(* dont_touch = "true" *)
reg           soc_sdram_bankmachine3_trascon_ready = 1'd0;
reg    [31:0] soc_sdram_bankmachine3_trascon_count = 32'd0;
wire          soc_sdram_bankmachine4_req_valid;
wire          soc_sdram_bankmachine4_req_ready;
wire          soc_sdram_bankmachine4_req_we;
wire   [22:0] soc_sdram_bankmachine4_req_addr;
wire          soc_sdram_bankmachine4_req_lock;
reg           soc_sdram_bankmachine4_req_wdata_ready = 1'd0;
reg           soc_sdram_bankmachine4_req_rdata_valid = 1'd0;
wire          soc_sdram_bankmachine4_refresh_req;
reg           soc_sdram_bankmachine4_refresh_gnt = 1'd0;
reg           soc_sdram_bankmachine4_cmd_valid = 1'd0;
reg           soc_sdram_bankmachine4_cmd_ready = 1'd0;
reg    [15:0] soc_sdram_bankmachine4_cmd_payload_a = 16'd0;
wire    [3:0] soc_sdram_bankmachine4_cmd_payload_ba;
reg           soc_sdram_bankmachine4_cmd_payload_cas = 1'd0;
reg           soc_sdram_bankmachine4_cmd_payload_ras = 1'd0;
reg           soc_sdram_bankmachine4_cmd_payload_we = 1'd0;
reg           soc_sdram_bankmachine4_cmd_payload_is_cmd = 1'd0;
reg           soc_sdram_bankmachine4_cmd_payload_is_read = 1'd0;
reg           soc_sdram_bankmachine4_cmd_payload_is_write = 1'd0;
reg    [32:0] soc_sdram_bankmachine4_timer = 33'd0;
wire          soc_sdram_bankmachine4_timer_done;
reg           soc_sdram_bankmachine4_auto_precharge = 1'd0;
wire          soc_sdram_bankmachine4_sink_valid;
wire          soc_sdram_bankmachine4_sink_ready;
reg           soc_sdram_bankmachine4_sink_first = 1'd0;
reg           soc_sdram_bankmachine4_sink_last = 1'd0;
wire          soc_sdram_bankmachine4_sink_payload_we;
wire   [22:0] soc_sdram_bankmachine4_sink_payload_addr;
wire          soc_sdram_bankmachine4_source_valid;
wire          soc_sdram_bankmachine4_source_ready;
wire          soc_sdram_bankmachine4_source_first;
wire          soc_sdram_bankmachine4_source_last;
wire          soc_sdram_bankmachine4_source_payload_we;
wire   [22:0] soc_sdram_bankmachine4_source_payload_addr;
wire          soc_sdram_bankmachine4_syncfifo4_we;
wire          soc_sdram_bankmachine4_syncfifo4_writable;
wire          soc_sdram_bankmachine4_syncfifo4_re;
wire          soc_sdram_bankmachine4_syncfifo4_readable;
wire   [25:0] soc_sdram_bankmachine4_syncfifo4_din;
wire   [25:0] soc_sdram_bankmachine4_syncfifo4_dout;
reg     [3:0] soc_sdram_bankmachine4_level = 4'd0;
reg           soc_sdram_bankmachine4_replace = 1'd0;
reg     [2:0] soc_sdram_bankmachine4_produce = 3'd0;
reg     [2:0] soc_sdram_bankmachine4_consume = 3'd0;
reg     [2:0] soc_sdram_bankmachine4_wrport_adr = 3'd0;
wire   [25:0] soc_sdram_bankmachine4_wrport_dat_r;
wire          soc_sdram_bankmachine4_wrport_we;
wire   [25:0] soc_sdram_bankmachine4_wrport_dat_w;
wire          soc_sdram_bankmachine4_do_read;
wire    [2:0] soc_sdram_bankmachine4_rdport_adr;
wire   [25:0] soc_sdram_bankmachine4_rdport_dat_r;
wire          soc_sdram_bankmachine4_fifo_in_payload_we;
wire   [22:0] soc_sdram_bankmachine4_fifo_in_payload_addr;
wire          soc_sdram_bankmachine4_fifo_in_first;
wire          soc_sdram_bankmachine4_fifo_in_last;
wire          soc_sdram_bankmachine4_fifo_out_payload_we;
wire   [22:0] soc_sdram_bankmachine4_fifo_out_payload_addr;
wire          soc_sdram_bankmachine4_fifo_out_first;
wire          soc_sdram_bankmachine4_fifo_out_last;
wire          soc_sdram_bankmachine4_sink_sink_valid;
wire          soc_sdram_bankmachine4_sink_sink_ready;
wire          soc_sdram_bankmachine4_sink_sink_first;
wire          soc_sdram_bankmachine4_sink_sink_last;
wire          soc_sdram_bankmachine4_sink_sink_payload_we;
wire   [22:0] soc_sdram_bankmachine4_sink_sink_payload_addr;
wire          soc_sdram_bankmachine4_source_source_valid;
wire          soc_sdram_bankmachine4_source_source_ready;
wire          soc_sdram_bankmachine4_source_source_first;
wire          soc_sdram_bankmachine4_source_source_last;
wire          soc_sdram_bankmachine4_source_source_payload_we;
wire   [22:0] soc_sdram_bankmachine4_source_source_payload_addr;
wire          soc_sdram_bankmachine4_pipe_valid_sink_valid;
wire          soc_sdram_bankmachine4_pipe_valid_sink_ready;
wire          soc_sdram_bankmachine4_pipe_valid_sink_first;
wire          soc_sdram_bankmachine4_pipe_valid_sink_last;
wire          soc_sdram_bankmachine4_pipe_valid_sink_payload_we;
wire   [22:0] soc_sdram_bankmachine4_pipe_valid_sink_payload_addr;
reg           soc_sdram_bankmachine4_pipe_valid_source_valid = 1'd0;
wire          soc_sdram_bankmachine4_pipe_valid_source_ready;
reg           soc_sdram_bankmachine4_pipe_valid_source_first = 1'd0;
reg           soc_sdram_bankmachine4_pipe_valid_source_last = 1'd0;
reg           soc_sdram_bankmachine4_pipe_valid_source_payload_we = 1'd0;
reg    [22:0] soc_sdram_bankmachine4_pipe_valid_source_payload_addr = 23'd0;
reg    [15:0] soc_sdram_bankmachine4_row = 16'd0;
reg           soc_sdram_bankmachine4_row_opened = 1'd0;
wire          soc_sdram_bankmachine4_row_hit;
reg           soc_sdram_bankmachine4_row_open = 1'd0;
reg           soc_sdram_bankmachine4_row_close = 1'd0;
reg           soc_sdram_bankmachine4_row_col_n_addr_sel = 1'd0;
wire   [32:0] soc_sdram_bankmachine4_precharge_time_sig;
wire          soc_sdram_bankmachine4_twtpcon_valid;
(* dont_touch = "true" *)
reg           soc_sdram_bankmachine4_twtpcon_ready = 1'd0;
reg    [32:0] soc_sdram_bankmachine4_twtpcon_count = 33'd0;
wire          soc_sdram_bankmachine4_trccon_valid;
(* dont_touch = "true" *)
reg           soc_sdram_bankmachine4_trccon_ready = 1'd0;
reg    [31:0] soc_sdram_bankmachine4_trccon_count = 32'd0;
wire          soc_sdram_bankmachine4_trascon_valid;
(* dont_touch = "true" *)
reg           soc_sdram_bankmachine4_trascon_ready = 1'd0;
reg    [31:0] soc_sdram_bankmachine4_trascon_count = 32'd0;
wire          soc_sdram_bankmachine5_req_valid;
wire          soc_sdram_bankmachine5_req_ready;
wire          soc_sdram_bankmachine5_req_we;
wire   [22:0] soc_sdram_bankmachine5_req_addr;
wire          soc_sdram_bankmachine5_req_lock;
reg           soc_sdram_bankmachine5_req_wdata_ready = 1'd0;
reg           soc_sdram_bankmachine5_req_rdata_valid = 1'd0;
wire          soc_sdram_bankmachine5_refresh_req;
reg           soc_sdram_bankmachine5_refresh_gnt = 1'd0;
reg           soc_sdram_bankmachine5_cmd_valid = 1'd0;
reg           soc_sdram_bankmachine5_cmd_ready = 1'd0;
reg    [15:0] soc_sdram_bankmachine5_cmd_payload_a = 16'd0;
wire    [3:0] soc_sdram_bankmachine5_cmd_payload_ba;
reg           soc_sdram_bankmachine5_cmd_payload_cas = 1'd0;
reg           soc_sdram_bankmachine5_cmd_payload_ras = 1'd0;
reg           soc_sdram_bankmachine5_cmd_payload_we = 1'd0;
reg           soc_sdram_bankmachine5_cmd_payload_is_cmd = 1'd0;
reg           soc_sdram_bankmachine5_cmd_payload_is_read = 1'd0;
reg           soc_sdram_bankmachine5_cmd_payload_is_write = 1'd0;
reg    [32:0] soc_sdram_bankmachine5_timer = 33'd0;
wire          soc_sdram_bankmachine5_timer_done;
reg           soc_sdram_bankmachine5_auto_precharge = 1'd0;
wire          soc_sdram_bankmachine5_sink_valid;
wire          soc_sdram_bankmachine5_sink_ready;
reg           soc_sdram_bankmachine5_sink_first = 1'd0;
reg           soc_sdram_bankmachine5_sink_last = 1'd0;
wire          soc_sdram_bankmachine5_sink_payload_we;
wire   [22:0] soc_sdram_bankmachine5_sink_payload_addr;
wire          soc_sdram_bankmachine5_source_valid;
wire          soc_sdram_bankmachine5_source_ready;
wire          soc_sdram_bankmachine5_source_first;
wire          soc_sdram_bankmachine5_source_last;
wire          soc_sdram_bankmachine5_source_payload_we;
wire   [22:0] soc_sdram_bankmachine5_source_payload_addr;
wire          soc_sdram_bankmachine5_syncfifo5_we;
wire          soc_sdram_bankmachine5_syncfifo5_writable;
wire          soc_sdram_bankmachine5_syncfifo5_re;
wire          soc_sdram_bankmachine5_syncfifo5_readable;
wire   [25:0] soc_sdram_bankmachine5_syncfifo5_din;
wire   [25:0] soc_sdram_bankmachine5_syncfifo5_dout;
reg     [3:0] soc_sdram_bankmachine5_level = 4'd0;
reg           soc_sdram_bankmachine5_replace = 1'd0;
reg     [2:0] soc_sdram_bankmachine5_produce = 3'd0;
reg     [2:0] soc_sdram_bankmachine5_consume = 3'd0;
reg     [2:0] soc_sdram_bankmachine5_wrport_adr = 3'd0;
wire   [25:0] soc_sdram_bankmachine5_wrport_dat_r;
wire          soc_sdram_bankmachine5_wrport_we;
wire   [25:0] soc_sdram_bankmachine5_wrport_dat_w;
wire          soc_sdram_bankmachine5_do_read;
wire    [2:0] soc_sdram_bankmachine5_rdport_adr;
wire   [25:0] soc_sdram_bankmachine5_rdport_dat_r;
wire          soc_sdram_bankmachine5_fifo_in_payload_we;
wire   [22:0] soc_sdram_bankmachine5_fifo_in_payload_addr;
wire          soc_sdram_bankmachine5_fifo_in_first;
wire          soc_sdram_bankmachine5_fifo_in_last;
wire          soc_sdram_bankmachine5_fifo_out_payload_we;
wire   [22:0] soc_sdram_bankmachine5_fifo_out_payload_addr;
wire          soc_sdram_bankmachine5_fifo_out_first;
wire          soc_sdram_bankmachine5_fifo_out_last;
wire          soc_sdram_bankmachine5_sink_sink_valid;
wire          soc_sdram_bankmachine5_sink_sink_ready;
wire          soc_sdram_bankmachine5_sink_sink_first;
wire          soc_sdram_bankmachine5_sink_sink_last;
wire          soc_sdram_bankmachine5_sink_sink_payload_we;
wire   [22:0] soc_sdram_bankmachine5_sink_sink_payload_addr;
wire          soc_sdram_bankmachine5_source_source_valid;
wire          soc_sdram_bankmachine5_source_source_ready;
wire          soc_sdram_bankmachine5_source_source_first;
wire          soc_sdram_bankmachine5_source_source_last;
wire          soc_sdram_bankmachine5_source_source_payload_we;
wire   [22:0] soc_sdram_bankmachine5_source_source_payload_addr;
wire          soc_sdram_bankmachine5_pipe_valid_sink_valid;
wire          soc_sdram_bankmachine5_pipe_valid_sink_ready;
wire          soc_sdram_bankmachine5_pipe_valid_sink_first;
wire          soc_sdram_bankmachine5_pipe_valid_sink_last;
wire          soc_sdram_bankmachine5_pipe_valid_sink_payload_we;
wire   [22:0] soc_sdram_bankmachine5_pipe_valid_sink_payload_addr;
reg           soc_sdram_bankmachine5_pipe_valid_source_valid = 1'd0;
wire          soc_sdram_bankmachine5_pipe_valid_source_ready;
reg           soc_sdram_bankmachine5_pipe_valid_source_first = 1'd0;
reg           soc_sdram_bankmachine5_pipe_valid_source_last = 1'd0;
reg           soc_sdram_bankmachine5_pipe_valid_source_payload_we = 1'd0;
reg    [22:0] soc_sdram_bankmachine5_pipe_valid_source_payload_addr = 23'd0;
reg    [15:0] soc_sdram_bankmachine5_row = 16'd0;
reg           soc_sdram_bankmachine5_row_opened = 1'd0;
wire          soc_sdram_bankmachine5_row_hit;
reg           soc_sdram_bankmachine5_row_open = 1'd0;
reg           soc_sdram_bankmachine5_row_close = 1'd0;
reg           soc_sdram_bankmachine5_row_col_n_addr_sel = 1'd0;
wire   [32:0] soc_sdram_bankmachine5_precharge_time_sig;
wire          soc_sdram_bankmachine5_twtpcon_valid;
(* dont_touch = "true" *)
reg           soc_sdram_bankmachine5_twtpcon_ready = 1'd0;
reg    [32:0] soc_sdram_bankmachine5_twtpcon_count = 33'd0;
wire          soc_sdram_bankmachine5_trccon_valid;
(* dont_touch = "true" *)
reg           soc_sdram_bankmachine5_trccon_ready = 1'd0;
reg    [31:0] soc_sdram_bankmachine5_trccon_count = 32'd0;
wire          soc_sdram_bankmachine5_trascon_valid;
(* dont_touch = "true" *)
reg           soc_sdram_bankmachine5_trascon_ready = 1'd0;
reg    [31:0] soc_sdram_bankmachine5_trascon_count = 32'd0;
wire          soc_sdram_bankmachine6_req_valid;
wire          soc_sdram_bankmachine6_req_ready;
wire          soc_sdram_bankmachine6_req_we;
wire   [22:0] soc_sdram_bankmachine6_req_addr;
wire          soc_sdram_bankmachine6_req_lock;
reg           soc_sdram_bankmachine6_req_wdata_ready = 1'd0;
reg           soc_sdram_bankmachine6_req_rdata_valid = 1'd0;
wire          soc_sdram_bankmachine6_refresh_req;
reg           soc_sdram_bankmachine6_refresh_gnt = 1'd0;
reg           soc_sdram_bankmachine6_cmd_valid = 1'd0;
reg           soc_sdram_bankmachine6_cmd_ready = 1'd0;
reg    [15:0] soc_sdram_bankmachine6_cmd_payload_a = 16'd0;
wire    [3:0] soc_sdram_bankmachine6_cmd_payload_ba;
reg           soc_sdram_bankmachine6_cmd_payload_cas = 1'd0;
reg           soc_sdram_bankmachine6_cmd_payload_ras = 1'd0;
reg           soc_sdram_bankmachine6_cmd_payload_we = 1'd0;
reg           soc_sdram_bankmachine6_cmd_payload_is_cmd = 1'd0;
reg           soc_sdram_bankmachine6_cmd_payload_is_read = 1'd0;
reg           soc_sdram_bankmachine6_cmd_payload_is_write = 1'd0;
reg    [32:0] soc_sdram_bankmachine6_timer = 33'd0;
wire          soc_sdram_bankmachine6_timer_done;
reg           soc_sdram_bankmachine6_auto_precharge = 1'd0;
wire          soc_sdram_bankmachine6_sink_valid;
wire          soc_sdram_bankmachine6_sink_ready;
reg           soc_sdram_bankmachine6_sink_first = 1'd0;
reg           soc_sdram_bankmachine6_sink_last = 1'd0;
wire          soc_sdram_bankmachine6_sink_payload_we;
wire   [22:0] soc_sdram_bankmachine6_sink_payload_addr;
wire          soc_sdram_bankmachine6_source_valid;
wire          soc_sdram_bankmachine6_source_ready;
wire          soc_sdram_bankmachine6_source_first;
wire          soc_sdram_bankmachine6_source_last;
wire          soc_sdram_bankmachine6_source_payload_we;
wire   [22:0] soc_sdram_bankmachine6_source_payload_addr;
wire          soc_sdram_bankmachine6_syncfifo6_we;
wire          soc_sdram_bankmachine6_syncfifo6_writable;
wire          soc_sdram_bankmachine6_syncfifo6_re;
wire          soc_sdram_bankmachine6_syncfifo6_readable;
wire   [25:0] soc_sdram_bankmachine6_syncfifo6_din;
wire   [25:0] soc_sdram_bankmachine6_syncfifo6_dout;
reg     [3:0] soc_sdram_bankmachine6_level = 4'd0;
reg           soc_sdram_bankmachine6_replace = 1'd0;
reg     [2:0] soc_sdram_bankmachine6_produce = 3'd0;
reg     [2:0] soc_sdram_bankmachine6_consume = 3'd0;
reg     [2:0] soc_sdram_bankmachine6_wrport_adr = 3'd0;
wire   [25:0] soc_sdram_bankmachine6_wrport_dat_r;
wire          soc_sdram_bankmachine6_wrport_we;
wire   [25:0] soc_sdram_bankmachine6_wrport_dat_w;
wire          soc_sdram_bankmachine6_do_read;
wire    [2:0] soc_sdram_bankmachine6_rdport_adr;
wire   [25:0] soc_sdram_bankmachine6_rdport_dat_r;
wire          soc_sdram_bankmachine6_fifo_in_payload_we;
wire   [22:0] soc_sdram_bankmachine6_fifo_in_payload_addr;
wire          soc_sdram_bankmachine6_fifo_in_first;
wire          soc_sdram_bankmachine6_fifo_in_last;
wire          soc_sdram_bankmachine6_fifo_out_payload_we;
wire   [22:0] soc_sdram_bankmachine6_fifo_out_payload_addr;
wire          soc_sdram_bankmachine6_fifo_out_first;
wire          soc_sdram_bankmachine6_fifo_out_last;
wire          soc_sdram_bankmachine6_sink_sink_valid;
wire          soc_sdram_bankmachine6_sink_sink_ready;
wire          soc_sdram_bankmachine6_sink_sink_first;
wire          soc_sdram_bankmachine6_sink_sink_last;
wire          soc_sdram_bankmachine6_sink_sink_payload_we;
wire   [22:0] soc_sdram_bankmachine6_sink_sink_payload_addr;
wire          soc_sdram_bankmachine6_source_source_valid;
wire          soc_sdram_bankmachine6_source_source_ready;
wire          soc_sdram_bankmachine6_source_source_first;
wire          soc_sdram_bankmachine6_source_source_last;
wire          soc_sdram_bankmachine6_source_source_payload_we;
wire   [22:0] soc_sdram_bankmachine6_source_source_payload_addr;
wire          soc_sdram_bankmachine6_pipe_valid_sink_valid;
wire          soc_sdram_bankmachine6_pipe_valid_sink_ready;
wire          soc_sdram_bankmachine6_pipe_valid_sink_first;
wire          soc_sdram_bankmachine6_pipe_valid_sink_last;
wire          soc_sdram_bankmachine6_pipe_valid_sink_payload_we;
wire   [22:0] soc_sdram_bankmachine6_pipe_valid_sink_payload_addr;
reg           soc_sdram_bankmachine6_pipe_valid_source_valid = 1'd0;
wire          soc_sdram_bankmachine6_pipe_valid_source_ready;
reg           soc_sdram_bankmachine6_pipe_valid_source_first = 1'd0;
reg           soc_sdram_bankmachine6_pipe_valid_source_last = 1'd0;
reg           soc_sdram_bankmachine6_pipe_valid_source_payload_we = 1'd0;
reg    [22:0] soc_sdram_bankmachine6_pipe_valid_source_payload_addr = 23'd0;
reg    [15:0] soc_sdram_bankmachine6_row = 16'd0;
reg           soc_sdram_bankmachine6_row_opened = 1'd0;
wire          soc_sdram_bankmachine6_row_hit;
reg           soc_sdram_bankmachine6_row_open = 1'd0;
reg           soc_sdram_bankmachine6_row_close = 1'd0;
reg           soc_sdram_bankmachine6_row_col_n_addr_sel = 1'd0;
wire   [32:0] soc_sdram_bankmachine6_precharge_time_sig;
wire          soc_sdram_bankmachine6_twtpcon_valid;
(* dont_touch = "true" *)
reg           soc_sdram_bankmachine6_twtpcon_ready = 1'd0;
reg    [32:0] soc_sdram_bankmachine6_twtpcon_count = 33'd0;
wire          soc_sdram_bankmachine6_trccon_valid;
(* dont_touch = "true" *)
reg           soc_sdram_bankmachine6_trccon_ready = 1'd0;
reg    [31:0] soc_sdram_bankmachine6_trccon_count = 32'd0;
wire          soc_sdram_bankmachine6_trascon_valid;
(* dont_touch = "true" *)
reg           soc_sdram_bankmachine6_trascon_ready = 1'd0;
reg    [31:0] soc_sdram_bankmachine6_trascon_count = 32'd0;
wire          soc_sdram_bankmachine7_req_valid;
wire          soc_sdram_bankmachine7_req_ready;
wire          soc_sdram_bankmachine7_req_we;
wire   [22:0] soc_sdram_bankmachine7_req_addr;
wire          soc_sdram_bankmachine7_req_lock;
reg           soc_sdram_bankmachine7_req_wdata_ready = 1'd0;
reg           soc_sdram_bankmachine7_req_rdata_valid = 1'd0;
wire          soc_sdram_bankmachine7_refresh_req;
reg           soc_sdram_bankmachine7_refresh_gnt = 1'd0;
reg           soc_sdram_bankmachine7_cmd_valid = 1'd0;
reg           soc_sdram_bankmachine7_cmd_ready = 1'd0;
reg    [15:0] soc_sdram_bankmachine7_cmd_payload_a = 16'd0;
wire    [3:0] soc_sdram_bankmachine7_cmd_payload_ba;
reg           soc_sdram_bankmachine7_cmd_payload_cas = 1'd0;
reg           soc_sdram_bankmachine7_cmd_payload_ras = 1'd0;
reg           soc_sdram_bankmachine7_cmd_payload_we = 1'd0;
reg           soc_sdram_bankmachine7_cmd_payload_is_cmd = 1'd0;
reg           soc_sdram_bankmachine7_cmd_payload_is_read = 1'd0;
reg           soc_sdram_bankmachine7_cmd_payload_is_write = 1'd0;
reg    [32:0] soc_sdram_bankmachine7_timer = 33'd0;
wire          soc_sdram_bankmachine7_timer_done;
reg           soc_sdram_bankmachine7_auto_precharge = 1'd0;
wire          soc_sdram_bankmachine7_sink_valid;
wire          soc_sdram_bankmachine7_sink_ready;
reg           soc_sdram_bankmachine7_sink_first = 1'd0;
reg           soc_sdram_bankmachine7_sink_last = 1'd0;
wire          soc_sdram_bankmachine7_sink_payload_we;
wire   [22:0] soc_sdram_bankmachine7_sink_payload_addr;
wire          soc_sdram_bankmachine7_source_valid;
wire          soc_sdram_bankmachine7_source_ready;
wire          soc_sdram_bankmachine7_source_first;
wire          soc_sdram_bankmachine7_source_last;
wire          soc_sdram_bankmachine7_source_payload_we;
wire   [22:0] soc_sdram_bankmachine7_source_payload_addr;
wire          soc_sdram_bankmachine7_syncfifo7_we;
wire          soc_sdram_bankmachine7_syncfifo7_writable;
wire          soc_sdram_bankmachine7_syncfifo7_re;
wire          soc_sdram_bankmachine7_syncfifo7_readable;
wire   [25:0] soc_sdram_bankmachine7_syncfifo7_din;
wire   [25:0] soc_sdram_bankmachine7_syncfifo7_dout;
reg     [3:0] soc_sdram_bankmachine7_level = 4'd0;
reg           soc_sdram_bankmachine7_replace = 1'd0;
reg     [2:0] soc_sdram_bankmachine7_produce = 3'd0;
reg     [2:0] soc_sdram_bankmachine7_consume = 3'd0;
reg     [2:0] soc_sdram_bankmachine7_wrport_adr = 3'd0;
wire   [25:0] soc_sdram_bankmachine7_wrport_dat_r;
wire          soc_sdram_bankmachine7_wrport_we;
wire   [25:0] soc_sdram_bankmachine7_wrport_dat_w;
wire          soc_sdram_bankmachine7_do_read;
wire    [2:0] soc_sdram_bankmachine7_rdport_adr;
wire   [25:0] soc_sdram_bankmachine7_rdport_dat_r;
wire          soc_sdram_bankmachine7_fifo_in_payload_we;
wire   [22:0] soc_sdram_bankmachine7_fifo_in_payload_addr;
wire          soc_sdram_bankmachine7_fifo_in_first;
wire          soc_sdram_bankmachine7_fifo_in_last;
wire          soc_sdram_bankmachine7_fifo_out_payload_we;
wire   [22:0] soc_sdram_bankmachine7_fifo_out_payload_addr;
wire          soc_sdram_bankmachine7_fifo_out_first;
wire          soc_sdram_bankmachine7_fifo_out_last;
wire          soc_sdram_bankmachine7_sink_sink_valid;
wire          soc_sdram_bankmachine7_sink_sink_ready;
wire          soc_sdram_bankmachine7_sink_sink_first;
wire          soc_sdram_bankmachine7_sink_sink_last;
wire          soc_sdram_bankmachine7_sink_sink_payload_we;
wire   [22:0] soc_sdram_bankmachine7_sink_sink_payload_addr;
wire          soc_sdram_bankmachine7_source_source_valid;
wire          soc_sdram_bankmachine7_source_source_ready;
wire          soc_sdram_bankmachine7_source_source_first;
wire          soc_sdram_bankmachine7_source_source_last;
wire          soc_sdram_bankmachine7_source_source_payload_we;
wire   [22:0] soc_sdram_bankmachine7_source_source_payload_addr;
wire          soc_sdram_bankmachine7_pipe_valid_sink_valid;
wire          soc_sdram_bankmachine7_pipe_valid_sink_ready;
wire          soc_sdram_bankmachine7_pipe_valid_sink_first;
wire          soc_sdram_bankmachine7_pipe_valid_sink_last;
wire          soc_sdram_bankmachine7_pipe_valid_sink_payload_we;
wire   [22:0] soc_sdram_bankmachine7_pipe_valid_sink_payload_addr;
reg           soc_sdram_bankmachine7_pipe_valid_source_valid = 1'd0;
wire          soc_sdram_bankmachine7_pipe_valid_source_ready;
reg           soc_sdram_bankmachine7_pipe_valid_source_first = 1'd0;
reg           soc_sdram_bankmachine7_pipe_valid_source_last = 1'd0;
reg           soc_sdram_bankmachine7_pipe_valid_source_payload_we = 1'd0;
reg    [22:0] soc_sdram_bankmachine7_pipe_valid_source_payload_addr = 23'd0;
reg    [15:0] soc_sdram_bankmachine7_row = 16'd0;
reg           soc_sdram_bankmachine7_row_opened = 1'd0;
wire          soc_sdram_bankmachine7_row_hit;
reg           soc_sdram_bankmachine7_row_open = 1'd0;
reg           soc_sdram_bankmachine7_row_close = 1'd0;
reg           soc_sdram_bankmachine7_row_col_n_addr_sel = 1'd0;
wire   [32:0] soc_sdram_bankmachine7_precharge_time_sig;
wire          soc_sdram_bankmachine7_twtpcon_valid;
(* dont_touch = "true" *)
reg           soc_sdram_bankmachine7_twtpcon_ready = 1'd0;
reg    [32:0] soc_sdram_bankmachine7_twtpcon_count = 33'd0;
wire          soc_sdram_bankmachine7_trccon_valid;
(* dont_touch = "true" *)
reg           soc_sdram_bankmachine7_trccon_ready = 1'd0;
reg    [31:0] soc_sdram_bankmachine7_trccon_count = 32'd0;
wire          soc_sdram_bankmachine7_trascon_valid;
(* dont_touch = "true" *)
reg           soc_sdram_bankmachine7_trascon_ready = 1'd0;
reg    [31:0] soc_sdram_bankmachine7_trascon_count = 32'd0;
wire          soc_sdram_bankmachine8_req_valid;
wire          soc_sdram_bankmachine8_req_ready;
wire          soc_sdram_bankmachine8_req_we;
wire   [22:0] soc_sdram_bankmachine8_req_addr;
wire          soc_sdram_bankmachine8_req_lock;
reg           soc_sdram_bankmachine8_req_wdata_ready = 1'd0;
reg           soc_sdram_bankmachine8_req_rdata_valid = 1'd0;
wire          soc_sdram_bankmachine8_refresh_req;
reg           soc_sdram_bankmachine8_refresh_gnt = 1'd0;
reg           soc_sdram_bankmachine8_cmd_valid = 1'd0;
reg           soc_sdram_bankmachine8_cmd_ready = 1'd0;
reg    [15:0] soc_sdram_bankmachine8_cmd_payload_a = 16'd0;
wire    [3:0] soc_sdram_bankmachine8_cmd_payload_ba;
reg           soc_sdram_bankmachine8_cmd_payload_cas = 1'd0;
reg           soc_sdram_bankmachine8_cmd_payload_ras = 1'd0;
reg           soc_sdram_bankmachine8_cmd_payload_we = 1'd0;
reg           soc_sdram_bankmachine8_cmd_payload_is_cmd = 1'd0;
reg           soc_sdram_bankmachine8_cmd_payload_is_read = 1'd0;
reg           soc_sdram_bankmachine8_cmd_payload_is_write = 1'd0;
reg    [32:0] soc_sdram_bankmachine8_timer = 33'd0;
wire          soc_sdram_bankmachine8_timer_done;
reg           soc_sdram_bankmachine8_auto_precharge = 1'd0;
wire          soc_sdram_bankmachine8_sink_valid;
wire          soc_sdram_bankmachine8_sink_ready;
reg           soc_sdram_bankmachine8_sink_first = 1'd0;
reg           soc_sdram_bankmachine8_sink_last = 1'd0;
wire          soc_sdram_bankmachine8_sink_payload_we;
wire   [22:0] soc_sdram_bankmachine8_sink_payload_addr;
wire          soc_sdram_bankmachine8_source_valid;
wire          soc_sdram_bankmachine8_source_ready;
wire          soc_sdram_bankmachine8_source_first;
wire          soc_sdram_bankmachine8_source_last;
wire          soc_sdram_bankmachine8_source_payload_we;
wire   [22:0] soc_sdram_bankmachine8_source_payload_addr;
wire          soc_sdram_bankmachine8_syncfifo8_we;
wire          soc_sdram_bankmachine8_syncfifo8_writable;
wire          soc_sdram_bankmachine8_syncfifo8_re;
wire          soc_sdram_bankmachine8_syncfifo8_readable;
wire   [25:0] soc_sdram_bankmachine8_syncfifo8_din;
wire   [25:0] soc_sdram_bankmachine8_syncfifo8_dout;
reg     [3:0] soc_sdram_bankmachine8_level = 4'd0;
reg           soc_sdram_bankmachine8_replace = 1'd0;
reg     [2:0] soc_sdram_bankmachine8_produce = 3'd0;
reg     [2:0] soc_sdram_bankmachine8_consume = 3'd0;
reg     [2:0] soc_sdram_bankmachine8_wrport_adr = 3'd0;
wire   [25:0] soc_sdram_bankmachine8_wrport_dat_r;
wire          soc_sdram_bankmachine8_wrport_we;
wire   [25:0] soc_sdram_bankmachine8_wrport_dat_w;
wire          soc_sdram_bankmachine8_do_read;
wire    [2:0] soc_sdram_bankmachine8_rdport_adr;
wire   [25:0] soc_sdram_bankmachine8_rdport_dat_r;
wire          soc_sdram_bankmachine8_fifo_in_payload_we;
wire   [22:0] soc_sdram_bankmachine8_fifo_in_payload_addr;
wire          soc_sdram_bankmachine8_fifo_in_first;
wire          soc_sdram_bankmachine8_fifo_in_last;
wire          soc_sdram_bankmachine8_fifo_out_payload_we;
wire   [22:0] soc_sdram_bankmachine8_fifo_out_payload_addr;
wire          soc_sdram_bankmachine8_fifo_out_first;
wire          soc_sdram_bankmachine8_fifo_out_last;
wire          soc_sdram_bankmachine8_sink_sink_valid;
wire          soc_sdram_bankmachine8_sink_sink_ready;
wire          soc_sdram_bankmachine8_sink_sink_first;
wire          soc_sdram_bankmachine8_sink_sink_last;
wire          soc_sdram_bankmachine8_sink_sink_payload_we;
wire   [22:0] soc_sdram_bankmachine8_sink_sink_payload_addr;
wire          soc_sdram_bankmachine8_source_source_valid;
wire          soc_sdram_bankmachine8_source_source_ready;
wire          soc_sdram_bankmachine8_source_source_first;
wire          soc_sdram_bankmachine8_source_source_last;
wire          soc_sdram_bankmachine8_source_source_payload_we;
wire   [22:0] soc_sdram_bankmachine8_source_source_payload_addr;
wire          soc_sdram_bankmachine8_pipe_valid_sink_valid;
wire          soc_sdram_bankmachine8_pipe_valid_sink_ready;
wire          soc_sdram_bankmachine8_pipe_valid_sink_first;
wire          soc_sdram_bankmachine8_pipe_valid_sink_last;
wire          soc_sdram_bankmachine8_pipe_valid_sink_payload_we;
wire   [22:0] soc_sdram_bankmachine8_pipe_valid_sink_payload_addr;
reg           soc_sdram_bankmachine8_pipe_valid_source_valid = 1'd0;
wire          soc_sdram_bankmachine8_pipe_valid_source_ready;
reg           soc_sdram_bankmachine8_pipe_valid_source_first = 1'd0;
reg           soc_sdram_bankmachine8_pipe_valid_source_last = 1'd0;
reg           soc_sdram_bankmachine8_pipe_valid_source_payload_we = 1'd0;
reg    [22:0] soc_sdram_bankmachine8_pipe_valid_source_payload_addr = 23'd0;
reg    [15:0] soc_sdram_bankmachine8_row = 16'd0;
reg           soc_sdram_bankmachine8_row_opened = 1'd0;
wire          soc_sdram_bankmachine8_row_hit;
reg           soc_sdram_bankmachine8_row_open = 1'd0;
reg           soc_sdram_bankmachine8_row_close = 1'd0;
reg           soc_sdram_bankmachine8_row_col_n_addr_sel = 1'd0;
wire   [32:0] soc_sdram_bankmachine8_precharge_time_sig;
wire          soc_sdram_bankmachine8_twtpcon_valid;
(* dont_touch = "true" *)
reg           soc_sdram_bankmachine8_twtpcon_ready = 1'd0;
reg    [32:0] soc_sdram_bankmachine8_twtpcon_count = 33'd0;
wire          soc_sdram_bankmachine8_trccon_valid;
(* dont_touch = "true" *)
reg           soc_sdram_bankmachine8_trccon_ready = 1'd0;
reg    [31:0] soc_sdram_bankmachine8_trccon_count = 32'd0;
wire          soc_sdram_bankmachine8_trascon_valid;
(* dont_touch = "true" *)
reg           soc_sdram_bankmachine8_trascon_ready = 1'd0;
reg    [31:0] soc_sdram_bankmachine8_trascon_count = 32'd0;
wire          soc_sdram_bankmachine9_req_valid;
wire          soc_sdram_bankmachine9_req_ready;
wire          soc_sdram_bankmachine9_req_we;
wire   [22:0] soc_sdram_bankmachine9_req_addr;
wire          soc_sdram_bankmachine9_req_lock;
reg           soc_sdram_bankmachine9_req_wdata_ready = 1'd0;
reg           soc_sdram_bankmachine9_req_rdata_valid = 1'd0;
wire          soc_sdram_bankmachine9_refresh_req;
reg           soc_sdram_bankmachine9_refresh_gnt = 1'd0;
reg           soc_sdram_bankmachine9_cmd_valid = 1'd0;
reg           soc_sdram_bankmachine9_cmd_ready = 1'd0;
reg    [15:0] soc_sdram_bankmachine9_cmd_payload_a = 16'd0;
wire    [3:0] soc_sdram_bankmachine9_cmd_payload_ba;
reg           soc_sdram_bankmachine9_cmd_payload_cas = 1'd0;
reg           soc_sdram_bankmachine9_cmd_payload_ras = 1'd0;
reg           soc_sdram_bankmachine9_cmd_payload_we = 1'd0;
reg           soc_sdram_bankmachine9_cmd_payload_is_cmd = 1'd0;
reg           soc_sdram_bankmachine9_cmd_payload_is_read = 1'd0;
reg           soc_sdram_bankmachine9_cmd_payload_is_write = 1'd0;
reg    [32:0] soc_sdram_bankmachine9_timer = 33'd0;
wire          soc_sdram_bankmachine9_timer_done;
reg           soc_sdram_bankmachine9_auto_precharge = 1'd0;
wire          soc_sdram_bankmachine9_sink_valid;
wire          soc_sdram_bankmachine9_sink_ready;
reg           soc_sdram_bankmachine9_sink_first = 1'd0;
reg           soc_sdram_bankmachine9_sink_last = 1'd0;
wire          soc_sdram_bankmachine9_sink_payload_we;
wire   [22:0] soc_sdram_bankmachine9_sink_payload_addr;
wire          soc_sdram_bankmachine9_source_valid;
wire          soc_sdram_bankmachine9_source_ready;
wire          soc_sdram_bankmachine9_source_first;
wire          soc_sdram_bankmachine9_source_last;
wire          soc_sdram_bankmachine9_source_payload_we;
wire   [22:0] soc_sdram_bankmachine9_source_payload_addr;
wire          soc_sdram_bankmachine9_syncfifo9_we;
wire          soc_sdram_bankmachine9_syncfifo9_writable;
wire          soc_sdram_bankmachine9_syncfifo9_re;
wire          soc_sdram_bankmachine9_syncfifo9_readable;
wire   [25:0] soc_sdram_bankmachine9_syncfifo9_din;
wire   [25:0] soc_sdram_bankmachine9_syncfifo9_dout;
reg     [3:0] soc_sdram_bankmachine9_level = 4'd0;
reg           soc_sdram_bankmachine9_replace = 1'd0;
reg     [2:0] soc_sdram_bankmachine9_produce = 3'd0;
reg     [2:0] soc_sdram_bankmachine9_consume = 3'd0;
reg     [2:0] soc_sdram_bankmachine9_wrport_adr = 3'd0;
wire   [25:0] soc_sdram_bankmachine9_wrport_dat_r;
wire          soc_sdram_bankmachine9_wrport_we;
wire   [25:0] soc_sdram_bankmachine9_wrport_dat_w;
wire          soc_sdram_bankmachine9_do_read;
wire    [2:0] soc_sdram_bankmachine9_rdport_adr;
wire   [25:0] soc_sdram_bankmachine9_rdport_dat_r;
wire          soc_sdram_bankmachine9_fifo_in_payload_we;
wire   [22:0] soc_sdram_bankmachine9_fifo_in_payload_addr;
wire          soc_sdram_bankmachine9_fifo_in_first;
wire          soc_sdram_bankmachine9_fifo_in_last;
wire          soc_sdram_bankmachine9_fifo_out_payload_we;
wire   [22:0] soc_sdram_bankmachine9_fifo_out_payload_addr;
wire          soc_sdram_bankmachine9_fifo_out_first;
wire          soc_sdram_bankmachine9_fifo_out_last;
wire          soc_sdram_bankmachine9_sink_sink_valid;
wire          soc_sdram_bankmachine9_sink_sink_ready;
wire          soc_sdram_bankmachine9_sink_sink_first;
wire          soc_sdram_bankmachine9_sink_sink_last;
wire          soc_sdram_bankmachine9_sink_sink_payload_we;
wire   [22:0] soc_sdram_bankmachine9_sink_sink_payload_addr;
wire          soc_sdram_bankmachine9_source_source_valid;
wire          soc_sdram_bankmachine9_source_source_ready;
wire          soc_sdram_bankmachine9_source_source_first;
wire          soc_sdram_bankmachine9_source_source_last;
wire          soc_sdram_bankmachine9_source_source_payload_we;
wire   [22:0] soc_sdram_bankmachine9_source_source_payload_addr;
wire          soc_sdram_bankmachine9_pipe_valid_sink_valid;
wire          soc_sdram_bankmachine9_pipe_valid_sink_ready;
wire          soc_sdram_bankmachine9_pipe_valid_sink_first;
wire          soc_sdram_bankmachine9_pipe_valid_sink_last;
wire          soc_sdram_bankmachine9_pipe_valid_sink_payload_we;
wire   [22:0] soc_sdram_bankmachine9_pipe_valid_sink_payload_addr;
reg           soc_sdram_bankmachine9_pipe_valid_source_valid = 1'd0;
wire          soc_sdram_bankmachine9_pipe_valid_source_ready;
reg           soc_sdram_bankmachine9_pipe_valid_source_first = 1'd0;
reg           soc_sdram_bankmachine9_pipe_valid_source_last = 1'd0;
reg           soc_sdram_bankmachine9_pipe_valid_source_payload_we = 1'd0;
reg    [22:0] soc_sdram_bankmachine9_pipe_valid_source_payload_addr = 23'd0;
reg    [15:0] soc_sdram_bankmachine9_row = 16'd0;
reg           soc_sdram_bankmachine9_row_opened = 1'd0;
wire          soc_sdram_bankmachine9_row_hit;
reg           soc_sdram_bankmachine9_row_open = 1'd0;
reg           soc_sdram_bankmachine9_row_close = 1'd0;
reg           soc_sdram_bankmachine9_row_col_n_addr_sel = 1'd0;
wire   [32:0] soc_sdram_bankmachine9_precharge_time_sig;
wire          soc_sdram_bankmachine9_twtpcon_valid;
(* dont_touch = "true" *)
reg           soc_sdram_bankmachine9_twtpcon_ready = 1'd0;
reg    [32:0] soc_sdram_bankmachine9_twtpcon_count = 33'd0;
wire          soc_sdram_bankmachine9_trccon_valid;
(* dont_touch = "true" *)
reg           soc_sdram_bankmachine9_trccon_ready = 1'd0;
reg    [31:0] soc_sdram_bankmachine9_trccon_count = 32'd0;
wire          soc_sdram_bankmachine9_trascon_valid;
(* dont_touch = "true" *)
reg           soc_sdram_bankmachine9_trascon_ready = 1'd0;
reg    [31:0] soc_sdram_bankmachine9_trascon_count = 32'd0;
wire          soc_sdram_bankmachine10_req_valid;
wire          soc_sdram_bankmachine10_req_ready;
wire          soc_sdram_bankmachine10_req_we;
wire   [22:0] soc_sdram_bankmachine10_req_addr;
wire          soc_sdram_bankmachine10_req_lock;
reg           soc_sdram_bankmachine10_req_wdata_ready = 1'd0;
reg           soc_sdram_bankmachine10_req_rdata_valid = 1'd0;
wire          soc_sdram_bankmachine10_refresh_req;
reg           soc_sdram_bankmachine10_refresh_gnt = 1'd0;
reg           soc_sdram_bankmachine10_cmd_valid = 1'd0;
reg           soc_sdram_bankmachine10_cmd_ready = 1'd0;
reg    [15:0] soc_sdram_bankmachine10_cmd_payload_a = 16'd0;
wire    [3:0] soc_sdram_bankmachine10_cmd_payload_ba;
reg           soc_sdram_bankmachine10_cmd_payload_cas = 1'd0;
reg           soc_sdram_bankmachine10_cmd_payload_ras = 1'd0;
reg           soc_sdram_bankmachine10_cmd_payload_we = 1'd0;
reg           soc_sdram_bankmachine10_cmd_payload_is_cmd = 1'd0;
reg           soc_sdram_bankmachine10_cmd_payload_is_read = 1'd0;
reg           soc_sdram_bankmachine10_cmd_payload_is_write = 1'd0;
reg    [32:0] soc_sdram_bankmachine10_timer = 33'd0;
wire          soc_sdram_bankmachine10_timer_done;
reg           soc_sdram_bankmachine10_auto_precharge = 1'd0;
wire          soc_sdram_bankmachine10_sink_valid;
wire          soc_sdram_bankmachine10_sink_ready;
reg           soc_sdram_bankmachine10_sink_first = 1'd0;
reg           soc_sdram_bankmachine10_sink_last = 1'd0;
wire          soc_sdram_bankmachine10_sink_payload_we;
wire   [22:0] soc_sdram_bankmachine10_sink_payload_addr;
wire          soc_sdram_bankmachine10_source_valid;
wire          soc_sdram_bankmachine10_source_ready;
wire          soc_sdram_bankmachine10_source_first;
wire          soc_sdram_bankmachine10_source_last;
wire          soc_sdram_bankmachine10_source_payload_we;
wire   [22:0] soc_sdram_bankmachine10_source_payload_addr;
wire          soc_sdram_bankmachine10_syncfifo10_we;
wire          soc_sdram_bankmachine10_syncfifo10_writable;
wire          soc_sdram_bankmachine10_syncfifo10_re;
wire          soc_sdram_bankmachine10_syncfifo10_readable;
wire   [25:0] soc_sdram_bankmachine10_syncfifo10_din;
wire   [25:0] soc_sdram_bankmachine10_syncfifo10_dout;
reg     [3:0] soc_sdram_bankmachine10_level = 4'd0;
reg           soc_sdram_bankmachine10_replace = 1'd0;
reg     [2:0] soc_sdram_bankmachine10_produce = 3'd0;
reg     [2:0] soc_sdram_bankmachine10_consume = 3'd0;
reg     [2:0] soc_sdram_bankmachine10_wrport_adr = 3'd0;
wire   [25:0] soc_sdram_bankmachine10_wrport_dat_r;
wire          soc_sdram_bankmachine10_wrport_we;
wire   [25:0] soc_sdram_bankmachine10_wrport_dat_w;
wire          soc_sdram_bankmachine10_do_read;
wire    [2:0] soc_sdram_bankmachine10_rdport_adr;
wire   [25:0] soc_sdram_bankmachine10_rdport_dat_r;
wire          soc_sdram_bankmachine10_fifo_in_payload_we;
wire   [22:0] soc_sdram_bankmachine10_fifo_in_payload_addr;
wire          soc_sdram_bankmachine10_fifo_in_first;
wire          soc_sdram_bankmachine10_fifo_in_last;
wire          soc_sdram_bankmachine10_fifo_out_payload_we;
wire   [22:0] soc_sdram_bankmachine10_fifo_out_payload_addr;
wire          soc_sdram_bankmachine10_fifo_out_first;
wire          soc_sdram_bankmachine10_fifo_out_last;
wire          soc_sdram_bankmachine10_sink_sink_valid;
wire          soc_sdram_bankmachine10_sink_sink_ready;
wire          soc_sdram_bankmachine10_sink_sink_first;
wire          soc_sdram_bankmachine10_sink_sink_last;
wire          soc_sdram_bankmachine10_sink_sink_payload_we;
wire   [22:0] soc_sdram_bankmachine10_sink_sink_payload_addr;
wire          soc_sdram_bankmachine10_source_source_valid;
wire          soc_sdram_bankmachine10_source_source_ready;
wire          soc_sdram_bankmachine10_source_source_first;
wire          soc_sdram_bankmachine10_source_source_last;
wire          soc_sdram_bankmachine10_source_source_payload_we;
wire   [22:0] soc_sdram_bankmachine10_source_source_payload_addr;
wire          soc_sdram_bankmachine10_pipe_valid_sink_valid;
wire          soc_sdram_bankmachine10_pipe_valid_sink_ready;
wire          soc_sdram_bankmachine10_pipe_valid_sink_first;
wire          soc_sdram_bankmachine10_pipe_valid_sink_last;
wire          soc_sdram_bankmachine10_pipe_valid_sink_payload_we;
wire   [22:0] soc_sdram_bankmachine10_pipe_valid_sink_payload_addr;
reg           soc_sdram_bankmachine10_pipe_valid_source_valid = 1'd0;
wire          soc_sdram_bankmachine10_pipe_valid_source_ready;
reg           soc_sdram_bankmachine10_pipe_valid_source_first = 1'd0;
reg           soc_sdram_bankmachine10_pipe_valid_source_last = 1'd0;
reg           soc_sdram_bankmachine10_pipe_valid_source_payload_we = 1'd0;
reg    [22:0] soc_sdram_bankmachine10_pipe_valid_source_payload_addr = 23'd0;
reg    [15:0] soc_sdram_bankmachine10_row = 16'd0;
reg           soc_sdram_bankmachine10_row_opened = 1'd0;
wire          soc_sdram_bankmachine10_row_hit;
reg           soc_sdram_bankmachine10_row_open = 1'd0;
reg           soc_sdram_bankmachine10_row_close = 1'd0;
reg           soc_sdram_bankmachine10_row_col_n_addr_sel = 1'd0;
wire   [32:0] soc_sdram_bankmachine10_precharge_time_sig;
wire          soc_sdram_bankmachine10_twtpcon_valid;
(* dont_touch = "true" *)
reg           soc_sdram_bankmachine10_twtpcon_ready = 1'd0;
reg    [32:0] soc_sdram_bankmachine10_twtpcon_count = 33'd0;
wire          soc_sdram_bankmachine10_trccon_valid;
(* dont_touch = "true" *)
reg           soc_sdram_bankmachine10_trccon_ready = 1'd0;
reg    [31:0] soc_sdram_bankmachine10_trccon_count = 32'd0;
wire          soc_sdram_bankmachine10_trascon_valid;
(* dont_touch = "true" *)
reg           soc_sdram_bankmachine10_trascon_ready = 1'd0;
reg    [31:0] soc_sdram_bankmachine10_trascon_count = 32'd0;
wire          soc_sdram_bankmachine11_req_valid;
wire          soc_sdram_bankmachine11_req_ready;
wire          soc_sdram_bankmachine11_req_we;
wire   [22:0] soc_sdram_bankmachine11_req_addr;
wire          soc_sdram_bankmachine11_req_lock;
reg           soc_sdram_bankmachine11_req_wdata_ready = 1'd0;
reg           soc_sdram_bankmachine11_req_rdata_valid = 1'd0;
wire          soc_sdram_bankmachine11_refresh_req;
reg           soc_sdram_bankmachine11_refresh_gnt = 1'd0;
reg           soc_sdram_bankmachine11_cmd_valid = 1'd0;
reg           soc_sdram_bankmachine11_cmd_ready = 1'd0;
reg    [15:0] soc_sdram_bankmachine11_cmd_payload_a = 16'd0;
wire    [3:0] soc_sdram_bankmachine11_cmd_payload_ba;
reg           soc_sdram_bankmachine11_cmd_payload_cas = 1'd0;
reg           soc_sdram_bankmachine11_cmd_payload_ras = 1'd0;
reg           soc_sdram_bankmachine11_cmd_payload_we = 1'd0;
reg           soc_sdram_bankmachine11_cmd_payload_is_cmd = 1'd0;
reg           soc_sdram_bankmachine11_cmd_payload_is_read = 1'd0;
reg           soc_sdram_bankmachine11_cmd_payload_is_write = 1'd0;
reg    [32:0] soc_sdram_bankmachine11_timer = 33'd0;
wire          soc_sdram_bankmachine11_timer_done;
reg           soc_sdram_bankmachine11_auto_precharge = 1'd0;
wire          soc_sdram_bankmachine11_sink_valid;
wire          soc_sdram_bankmachine11_sink_ready;
reg           soc_sdram_bankmachine11_sink_first = 1'd0;
reg           soc_sdram_bankmachine11_sink_last = 1'd0;
wire          soc_sdram_bankmachine11_sink_payload_we;
wire   [22:0] soc_sdram_bankmachine11_sink_payload_addr;
wire          soc_sdram_bankmachine11_source_valid;
wire          soc_sdram_bankmachine11_source_ready;
wire          soc_sdram_bankmachine11_source_first;
wire          soc_sdram_bankmachine11_source_last;
wire          soc_sdram_bankmachine11_source_payload_we;
wire   [22:0] soc_sdram_bankmachine11_source_payload_addr;
wire          soc_sdram_bankmachine11_syncfifo11_we;
wire          soc_sdram_bankmachine11_syncfifo11_writable;
wire          soc_sdram_bankmachine11_syncfifo11_re;
wire          soc_sdram_bankmachine11_syncfifo11_readable;
wire   [25:0] soc_sdram_bankmachine11_syncfifo11_din;
wire   [25:0] soc_sdram_bankmachine11_syncfifo11_dout;
reg     [3:0] soc_sdram_bankmachine11_level = 4'd0;
reg           soc_sdram_bankmachine11_replace = 1'd0;
reg     [2:0] soc_sdram_bankmachine11_produce = 3'd0;
reg     [2:0] soc_sdram_bankmachine11_consume = 3'd0;
reg     [2:0] soc_sdram_bankmachine11_wrport_adr = 3'd0;
wire   [25:0] soc_sdram_bankmachine11_wrport_dat_r;
wire          soc_sdram_bankmachine11_wrport_we;
wire   [25:0] soc_sdram_bankmachine11_wrport_dat_w;
wire          soc_sdram_bankmachine11_do_read;
wire    [2:0] soc_sdram_bankmachine11_rdport_adr;
wire   [25:0] soc_sdram_bankmachine11_rdport_dat_r;
wire          soc_sdram_bankmachine11_fifo_in_payload_we;
wire   [22:0] soc_sdram_bankmachine11_fifo_in_payload_addr;
wire          soc_sdram_bankmachine11_fifo_in_first;
wire          soc_sdram_bankmachine11_fifo_in_last;
wire          soc_sdram_bankmachine11_fifo_out_payload_we;
wire   [22:0] soc_sdram_bankmachine11_fifo_out_payload_addr;
wire          soc_sdram_bankmachine11_fifo_out_first;
wire          soc_sdram_bankmachine11_fifo_out_last;
wire          soc_sdram_bankmachine11_sink_sink_valid;
wire          soc_sdram_bankmachine11_sink_sink_ready;
wire          soc_sdram_bankmachine11_sink_sink_first;
wire          soc_sdram_bankmachine11_sink_sink_last;
wire          soc_sdram_bankmachine11_sink_sink_payload_we;
wire   [22:0] soc_sdram_bankmachine11_sink_sink_payload_addr;
wire          soc_sdram_bankmachine11_source_source_valid;
wire          soc_sdram_bankmachine11_source_source_ready;
wire          soc_sdram_bankmachine11_source_source_first;
wire          soc_sdram_bankmachine11_source_source_last;
wire          soc_sdram_bankmachine11_source_source_payload_we;
wire   [22:0] soc_sdram_bankmachine11_source_source_payload_addr;
wire          soc_sdram_bankmachine11_pipe_valid_sink_valid;
wire          soc_sdram_bankmachine11_pipe_valid_sink_ready;
wire          soc_sdram_bankmachine11_pipe_valid_sink_first;
wire          soc_sdram_bankmachine11_pipe_valid_sink_last;
wire          soc_sdram_bankmachine11_pipe_valid_sink_payload_we;
wire   [22:0] soc_sdram_bankmachine11_pipe_valid_sink_payload_addr;
reg           soc_sdram_bankmachine11_pipe_valid_source_valid = 1'd0;
wire          soc_sdram_bankmachine11_pipe_valid_source_ready;
reg           soc_sdram_bankmachine11_pipe_valid_source_first = 1'd0;
reg           soc_sdram_bankmachine11_pipe_valid_source_last = 1'd0;
reg           soc_sdram_bankmachine11_pipe_valid_source_payload_we = 1'd0;
reg    [22:0] soc_sdram_bankmachine11_pipe_valid_source_payload_addr = 23'd0;
reg    [15:0] soc_sdram_bankmachine11_row = 16'd0;
reg           soc_sdram_bankmachine11_row_opened = 1'd0;
wire          soc_sdram_bankmachine11_row_hit;
reg           soc_sdram_bankmachine11_row_open = 1'd0;
reg           soc_sdram_bankmachine11_row_close = 1'd0;
reg           soc_sdram_bankmachine11_row_col_n_addr_sel = 1'd0;
wire   [32:0] soc_sdram_bankmachine11_precharge_time_sig;
wire          soc_sdram_bankmachine11_twtpcon_valid;
(* dont_touch = "true" *)
reg           soc_sdram_bankmachine11_twtpcon_ready = 1'd0;
reg    [32:0] soc_sdram_bankmachine11_twtpcon_count = 33'd0;
wire          soc_sdram_bankmachine11_trccon_valid;
(* dont_touch = "true" *)
reg           soc_sdram_bankmachine11_trccon_ready = 1'd0;
reg    [31:0] soc_sdram_bankmachine11_trccon_count = 32'd0;
wire          soc_sdram_bankmachine11_trascon_valid;
(* dont_touch = "true" *)
reg           soc_sdram_bankmachine11_trascon_ready = 1'd0;
reg    [31:0] soc_sdram_bankmachine11_trascon_count = 32'd0;
wire          soc_sdram_bankmachine12_req_valid;
wire          soc_sdram_bankmachine12_req_ready;
wire          soc_sdram_bankmachine12_req_we;
wire   [22:0] soc_sdram_bankmachine12_req_addr;
wire          soc_sdram_bankmachine12_req_lock;
reg           soc_sdram_bankmachine12_req_wdata_ready = 1'd0;
reg           soc_sdram_bankmachine12_req_rdata_valid = 1'd0;
wire          soc_sdram_bankmachine12_refresh_req;
reg           soc_sdram_bankmachine12_refresh_gnt = 1'd0;
reg           soc_sdram_bankmachine12_cmd_valid = 1'd0;
reg           soc_sdram_bankmachine12_cmd_ready = 1'd0;
reg    [15:0] soc_sdram_bankmachine12_cmd_payload_a = 16'd0;
wire    [3:0] soc_sdram_bankmachine12_cmd_payload_ba;
reg           soc_sdram_bankmachine12_cmd_payload_cas = 1'd0;
reg           soc_sdram_bankmachine12_cmd_payload_ras = 1'd0;
reg           soc_sdram_bankmachine12_cmd_payload_we = 1'd0;
reg           soc_sdram_bankmachine12_cmd_payload_is_cmd = 1'd0;
reg           soc_sdram_bankmachine12_cmd_payload_is_read = 1'd0;
reg           soc_sdram_bankmachine12_cmd_payload_is_write = 1'd0;
reg    [32:0] soc_sdram_bankmachine12_timer = 33'd0;
wire          soc_sdram_bankmachine12_timer_done;
reg           soc_sdram_bankmachine12_auto_precharge = 1'd0;
wire          soc_sdram_bankmachine12_sink_valid;
wire          soc_sdram_bankmachine12_sink_ready;
reg           soc_sdram_bankmachine12_sink_first = 1'd0;
reg           soc_sdram_bankmachine12_sink_last = 1'd0;
wire          soc_sdram_bankmachine12_sink_payload_we;
wire   [22:0] soc_sdram_bankmachine12_sink_payload_addr;
wire          soc_sdram_bankmachine12_source_valid;
wire          soc_sdram_bankmachine12_source_ready;
wire          soc_sdram_bankmachine12_source_first;
wire          soc_sdram_bankmachine12_source_last;
wire          soc_sdram_bankmachine12_source_payload_we;
wire   [22:0] soc_sdram_bankmachine12_source_payload_addr;
wire          soc_sdram_bankmachine12_syncfifo12_we;
wire          soc_sdram_bankmachine12_syncfifo12_writable;
wire          soc_sdram_bankmachine12_syncfifo12_re;
wire          soc_sdram_bankmachine12_syncfifo12_readable;
wire   [25:0] soc_sdram_bankmachine12_syncfifo12_din;
wire   [25:0] soc_sdram_bankmachine12_syncfifo12_dout;
reg     [3:0] soc_sdram_bankmachine12_level = 4'd0;
reg           soc_sdram_bankmachine12_replace = 1'd0;
reg     [2:0] soc_sdram_bankmachine12_produce = 3'd0;
reg     [2:0] soc_sdram_bankmachine12_consume = 3'd0;
reg     [2:0] soc_sdram_bankmachine12_wrport_adr = 3'd0;
wire   [25:0] soc_sdram_bankmachine12_wrport_dat_r;
wire          soc_sdram_bankmachine12_wrport_we;
wire   [25:0] soc_sdram_bankmachine12_wrport_dat_w;
wire          soc_sdram_bankmachine12_do_read;
wire    [2:0] soc_sdram_bankmachine12_rdport_adr;
wire   [25:0] soc_sdram_bankmachine12_rdport_dat_r;
wire          soc_sdram_bankmachine12_fifo_in_payload_we;
wire   [22:0] soc_sdram_bankmachine12_fifo_in_payload_addr;
wire          soc_sdram_bankmachine12_fifo_in_first;
wire          soc_sdram_bankmachine12_fifo_in_last;
wire          soc_sdram_bankmachine12_fifo_out_payload_we;
wire   [22:0] soc_sdram_bankmachine12_fifo_out_payload_addr;
wire          soc_sdram_bankmachine12_fifo_out_first;
wire          soc_sdram_bankmachine12_fifo_out_last;
wire          soc_sdram_bankmachine12_sink_sink_valid;
wire          soc_sdram_bankmachine12_sink_sink_ready;
wire          soc_sdram_bankmachine12_sink_sink_first;
wire          soc_sdram_bankmachine12_sink_sink_last;
wire          soc_sdram_bankmachine12_sink_sink_payload_we;
wire   [22:0] soc_sdram_bankmachine12_sink_sink_payload_addr;
wire          soc_sdram_bankmachine12_source_source_valid;
wire          soc_sdram_bankmachine12_source_source_ready;
wire          soc_sdram_bankmachine12_source_source_first;
wire          soc_sdram_bankmachine12_source_source_last;
wire          soc_sdram_bankmachine12_source_source_payload_we;
wire   [22:0] soc_sdram_bankmachine12_source_source_payload_addr;
wire          soc_sdram_bankmachine12_pipe_valid_sink_valid;
wire          soc_sdram_bankmachine12_pipe_valid_sink_ready;
wire          soc_sdram_bankmachine12_pipe_valid_sink_first;
wire          soc_sdram_bankmachine12_pipe_valid_sink_last;
wire          soc_sdram_bankmachine12_pipe_valid_sink_payload_we;
wire   [22:0] soc_sdram_bankmachine12_pipe_valid_sink_payload_addr;
reg           soc_sdram_bankmachine12_pipe_valid_source_valid = 1'd0;
wire          soc_sdram_bankmachine12_pipe_valid_source_ready;
reg           soc_sdram_bankmachine12_pipe_valid_source_first = 1'd0;
reg           soc_sdram_bankmachine12_pipe_valid_source_last = 1'd0;
reg           soc_sdram_bankmachine12_pipe_valid_source_payload_we = 1'd0;
reg    [22:0] soc_sdram_bankmachine12_pipe_valid_source_payload_addr = 23'd0;
reg    [15:0] soc_sdram_bankmachine12_row = 16'd0;
reg           soc_sdram_bankmachine12_row_opened = 1'd0;
wire          soc_sdram_bankmachine12_row_hit;
reg           soc_sdram_bankmachine12_row_open = 1'd0;
reg           soc_sdram_bankmachine12_row_close = 1'd0;
reg           soc_sdram_bankmachine12_row_col_n_addr_sel = 1'd0;
wire   [32:0] soc_sdram_bankmachine12_precharge_time_sig;
wire          soc_sdram_bankmachine12_twtpcon_valid;
(* dont_touch = "true" *)
reg           soc_sdram_bankmachine12_twtpcon_ready = 1'd0;
reg    [32:0] soc_sdram_bankmachine12_twtpcon_count = 33'd0;
wire          soc_sdram_bankmachine12_trccon_valid;
(* dont_touch = "true" *)
reg           soc_sdram_bankmachine12_trccon_ready = 1'd0;
reg    [31:0] soc_sdram_bankmachine12_trccon_count = 32'd0;
wire          soc_sdram_bankmachine12_trascon_valid;
(* dont_touch = "true" *)
reg           soc_sdram_bankmachine12_trascon_ready = 1'd0;
reg    [31:0] soc_sdram_bankmachine12_trascon_count = 32'd0;
wire          soc_sdram_bankmachine13_req_valid;
wire          soc_sdram_bankmachine13_req_ready;
wire          soc_sdram_bankmachine13_req_we;
wire   [22:0] soc_sdram_bankmachine13_req_addr;
wire          soc_sdram_bankmachine13_req_lock;
reg           soc_sdram_bankmachine13_req_wdata_ready = 1'd0;
reg           soc_sdram_bankmachine13_req_rdata_valid = 1'd0;
wire          soc_sdram_bankmachine13_refresh_req;
reg           soc_sdram_bankmachine13_refresh_gnt = 1'd0;
reg           soc_sdram_bankmachine13_cmd_valid = 1'd0;
reg           soc_sdram_bankmachine13_cmd_ready = 1'd0;
reg    [15:0] soc_sdram_bankmachine13_cmd_payload_a = 16'd0;
wire    [3:0] soc_sdram_bankmachine13_cmd_payload_ba;
reg           soc_sdram_bankmachine13_cmd_payload_cas = 1'd0;
reg           soc_sdram_bankmachine13_cmd_payload_ras = 1'd0;
reg           soc_sdram_bankmachine13_cmd_payload_we = 1'd0;
reg           soc_sdram_bankmachine13_cmd_payload_is_cmd = 1'd0;
reg           soc_sdram_bankmachine13_cmd_payload_is_read = 1'd0;
reg           soc_sdram_bankmachine13_cmd_payload_is_write = 1'd0;
reg    [32:0] soc_sdram_bankmachine13_timer = 33'd0;
wire          soc_sdram_bankmachine13_timer_done;
reg           soc_sdram_bankmachine13_auto_precharge = 1'd0;
wire          soc_sdram_bankmachine13_sink_valid;
wire          soc_sdram_bankmachine13_sink_ready;
reg           soc_sdram_bankmachine13_sink_first = 1'd0;
reg           soc_sdram_bankmachine13_sink_last = 1'd0;
wire          soc_sdram_bankmachine13_sink_payload_we;
wire   [22:0] soc_sdram_bankmachine13_sink_payload_addr;
wire          soc_sdram_bankmachine13_source_valid;
wire          soc_sdram_bankmachine13_source_ready;
wire          soc_sdram_bankmachine13_source_first;
wire          soc_sdram_bankmachine13_source_last;
wire          soc_sdram_bankmachine13_source_payload_we;
wire   [22:0] soc_sdram_bankmachine13_source_payload_addr;
wire          soc_sdram_bankmachine13_syncfifo13_we;
wire          soc_sdram_bankmachine13_syncfifo13_writable;
wire          soc_sdram_bankmachine13_syncfifo13_re;
wire          soc_sdram_bankmachine13_syncfifo13_readable;
wire   [25:0] soc_sdram_bankmachine13_syncfifo13_din;
wire   [25:0] soc_sdram_bankmachine13_syncfifo13_dout;
reg     [3:0] soc_sdram_bankmachine13_level = 4'd0;
reg           soc_sdram_bankmachine13_replace = 1'd0;
reg     [2:0] soc_sdram_bankmachine13_produce = 3'd0;
reg     [2:0] soc_sdram_bankmachine13_consume = 3'd0;
reg     [2:0] soc_sdram_bankmachine13_wrport_adr = 3'd0;
wire   [25:0] soc_sdram_bankmachine13_wrport_dat_r;
wire          soc_sdram_bankmachine13_wrport_we;
wire   [25:0] soc_sdram_bankmachine13_wrport_dat_w;
wire          soc_sdram_bankmachine13_do_read;
wire    [2:0] soc_sdram_bankmachine13_rdport_adr;
wire   [25:0] soc_sdram_bankmachine13_rdport_dat_r;
wire          soc_sdram_bankmachine13_fifo_in_payload_we;
wire   [22:0] soc_sdram_bankmachine13_fifo_in_payload_addr;
wire          soc_sdram_bankmachine13_fifo_in_first;
wire          soc_sdram_bankmachine13_fifo_in_last;
wire          soc_sdram_bankmachine13_fifo_out_payload_we;
wire   [22:0] soc_sdram_bankmachine13_fifo_out_payload_addr;
wire          soc_sdram_bankmachine13_fifo_out_first;
wire          soc_sdram_bankmachine13_fifo_out_last;
wire          soc_sdram_bankmachine13_sink_sink_valid;
wire          soc_sdram_bankmachine13_sink_sink_ready;
wire          soc_sdram_bankmachine13_sink_sink_first;
wire          soc_sdram_bankmachine13_sink_sink_last;
wire          soc_sdram_bankmachine13_sink_sink_payload_we;
wire   [22:0] soc_sdram_bankmachine13_sink_sink_payload_addr;
wire          soc_sdram_bankmachine13_source_source_valid;
wire          soc_sdram_bankmachine13_source_source_ready;
wire          soc_sdram_bankmachine13_source_source_first;
wire          soc_sdram_bankmachine13_source_source_last;
wire          soc_sdram_bankmachine13_source_source_payload_we;
wire   [22:0] soc_sdram_bankmachine13_source_source_payload_addr;
wire          soc_sdram_bankmachine13_pipe_valid_sink_valid;
wire          soc_sdram_bankmachine13_pipe_valid_sink_ready;
wire          soc_sdram_bankmachine13_pipe_valid_sink_first;
wire          soc_sdram_bankmachine13_pipe_valid_sink_last;
wire          soc_sdram_bankmachine13_pipe_valid_sink_payload_we;
wire   [22:0] soc_sdram_bankmachine13_pipe_valid_sink_payload_addr;
reg           soc_sdram_bankmachine13_pipe_valid_source_valid = 1'd0;
wire          soc_sdram_bankmachine13_pipe_valid_source_ready;
reg           soc_sdram_bankmachine13_pipe_valid_source_first = 1'd0;
reg           soc_sdram_bankmachine13_pipe_valid_source_last = 1'd0;
reg           soc_sdram_bankmachine13_pipe_valid_source_payload_we = 1'd0;
reg    [22:0] soc_sdram_bankmachine13_pipe_valid_source_payload_addr = 23'd0;
reg    [15:0] soc_sdram_bankmachine13_row = 16'd0;
reg           soc_sdram_bankmachine13_row_opened = 1'd0;
wire          soc_sdram_bankmachine13_row_hit;
reg           soc_sdram_bankmachine13_row_open = 1'd0;
reg           soc_sdram_bankmachine13_row_close = 1'd0;
reg           soc_sdram_bankmachine13_row_col_n_addr_sel = 1'd0;
wire   [32:0] soc_sdram_bankmachine13_precharge_time_sig;
wire          soc_sdram_bankmachine13_twtpcon_valid;
(* dont_touch = "true" *)
reg           soc_sdram_bankmachine13_twtpcon_ready = 1'd0;
reg    [32:0] soc_sdram_bankmachine13_twtpcon_count = 33'd0;
wire          soc_sdram_bankmachine13_trccon_valid;
(* dont_touch = "true" *)
reg           soc_sdram_bankmachine13_trccon_ready = 1'd0;
reg    [31:0] soc_sdram_bankmachine13_trccon_count = 32'd0;
wire          soc_sdram_bankmachine13_trascon_valid;
(* dont_touch = "true" *)
reg           soc_sdram_bankmachine13_trascon_ready = 1'd0;
reg    [31:0] soc_sdram_bankmachine13_trascon_count = 32'd0;
wire          soc_sdram_bankmachine14_req_valid;
wire          soc_sdram_bankmachine14_req_ready;
wire          soc_sdram_bankmachine14_req_we;
wire   [22:0] soc_sdram_bankmachine14_req_addr;
wire          soc_sdram_bankmachine14_req_lock;
reg           soc_sdram_bankmachine14_req_wdata_ready = 1'd0;
reg           soc_sdram_bankmachine14_req_rdata_valid = 1'd0;
wire          soc_sdram_bankmachine14_refresh_req;
reg           soc_sdram_bankmachine14_refresh_gnt = 1'd0;
reg           soc_sdram_bankmachine14_cmd_valid = 1'd0;
reg           soc_sdram_bankmachine14_cmd_ready = 1'd0;
reg    [15:0] soc_sdram_bankmachine14_cmd_payload_a = 16'd0;
wire    [3:0] soc_sdram_bankmachine14_cmd_payload_ba;
reg           soc_sdram_bankmachine14_cmd_payload_cas = 1'd0;
reg           soc_sdram_bankmachine14_cmd_payload_ras = 1'd0;
reg           soc_sdram_bankmachine14_cmd_payload_we = 1'd0;
reg           soc_sdram_bankmachine14_cmd_payload_is_cmd = 1'd0;
reg           soc_sdram_bankmachine14_cmd_payload_is_read = 1'd0;
reg           soc_sdram_bankmachine14_cmd_payload_is_write = 1'd0;
reg    [32:0] soc_sdram_bankmachine14_timer = 33'd0;
wire          soc_sdram_bankmachine14_timer_done;
reg           soc_sdram_bankmachine14_auto_precharge = 1'd0;
wire          soc_sdram_bankmachine14_sink_valid;
wire          soc_sdram_bankmachine14_sink_ready;
reg           soc_sdram_bankmachine14_sink_first = 1'd0;
reg           soc_sdram_bankmachine14_sink_last = 1'd0;
wire          soc_sdram_bankmachine14_sink_payload_we;
wire   [22:0] soc_sdram_bankmachine14_sink_payload_addr;
wire          soc_sdram_bankmachine14_source_valid;
wire          soc_sdram_bankmachine14_source_ready;
wire          soc_sdram_bankmachine14_source_first;
wire          soc_sdram_bankmachine14_source_last;
wire          soc_sdram_bankmachine14_source_payload_we;
wire   [22:0] soc_sdram_bankmachine14_source_payload_addr;
wire          soc_sdram_bankmachine14_syncfifo14_we;
wire          soc_sdram_bankmachine14_syncfifo14_writable;
wire          soc_sdram_bankmachine14_syncfifo14_re;
wire          soc_sdram_bankmachine14_syncfifo14_readable;
wire   [25:0] soc_sdram_bankmachine14_syncfifo14_din;
wire   [25:0] soc_sdram_bankmachine14_syncfifo14_dout;
reg     [3:0] soc_sdram_bankmachine14_level = 4'd0;
reg           soc_sdram_bankmachine14_replace = 1'd0;
reg     [2:0] soc_sdram_bankmachine14_produce = 3'd0;
reg     [2:0] soc_sdram_bankmachine14_consume = 3'd0;
reg     [2:0] soc_sdram_bankmachine14_wrport_adr = 3'd0;
wire   [25:0] soc_sdram_bankmachine14_wrport_dat_r;
wire          soc_sdram_bankmachine14_wrport_we;
wire   [25:0] soc_sdram_bankmachine14_wrport_dat_w;
wire          soc_sdram_bankmachine14_do_read;
wire    [2:0] soc_sdram_bankmachine14_rdport_adr;
wire   [25:0] soc_sdram_bankmachine14_rdport_dat_r;
wire          soc_sdram_bankmachine14_fifo_in_payload_we;
wire   [22:0] soc_sdram_bankmachine14_fifo_in_payload_addr;
wire          soc_sdram_bankmachine14_fifo_in_first;
wire          soc_sdram_bankmachine14_fifo_in_last;
wire          soc_sdram_bankmachine14_fifo_out_payload_we;
wire   [22:0] soc_sdram_bankmachine14_fifo_out_payload_addr;
wire          soc_sdram_bankmachine14_fifo_out_first;
wire          soc_sdram_bankmachine14_fifo_out_last;
wire          soc_sdram_bankmachine14_sink_sink_valid;
wire          soc_sdram_bankmachine14_sink_sink_ready;
wire          soc_sdram_bankmachine14_sink_sink_first;
wire          soc_sdram_bankmachine14_sink_sink_last;
wire          soc_sdram_bankmachine14_sink_sink_payload_we;
wire   [22:0] soc_sdram_bankmachine14_sink_sink_payload_addr;
wire          soc_sdram_bankmachine14_source_source_valid;
wire          soc_sdram_bankmachine14_source_source_ready;
wire          soc_sdram_bankmachine14_source_source_first;
wire          soc_sdram_bankmachine14_source_source_last;
wire          soc_sdram_bankmachine14_source_source_payload_we;
wire   [22:0] soc_sdram_bankmachine14_source_source_payload_addr;
wire          soc_sdram_bankmachine14_pipe_valid_sink_valid;
wire          soc_sdram_bankmachine14_pipe_valid_sink_ready;
wire          soc_sdram_bankmachine14_pipe_valid_sink_first;
wire          soc_sdram_bankmachine14_pipe_valid_sink_last;
wire          soc_sdram_bankmachine14_pipe_valid_sink_payload_we;
wire   [22:0] soc_sdram_bankmachine14_pipe_valid_sink_payload_addr;
reg           soc_sdram_bankmachine14_pipe_valid_source_valid = 1'd0;
wire          soc_sdram_bankmachine14_pipe_valid_source_ready;
reg           soc_sdram_bankmachine14_pipe_valid_source_first = 1'd0;
reg           soc_sdram_bankmachine14_pipe_valid_source_last = 1'd0;
reg           soc_sdram_bankmachine14_pipe_valid_source_payload_we = 1'd0;
reg    [22:0] soc_sdram_bankmachine14_pipe_valid_source_payload_addr = 23'd0;
reg    [15:0] soc_sdram_bankmachine14_row = 16'd0;
reg           soc_sdram_bankmachine14_row_opened = 1'd0;
wire          soc_sdram_bankmachine14_row_hit;
reg           soc_sdram_bankmachine14_row_open = 1'd0;
reg           soc_sdram_bankmachine14_row_close = 1'd0;
reg           soc_sdram_bankmachine14_row_col_n_addr_sel = 1'd0;
wire   [32:0] soc_sdram_bankmachine14_precharge_time_sig;
wire          soc_sdram_bankmachine14_twtpcon_valid;
(* dont_touch = "true" *)
reg           soc_sdram_bankmachine14_twtpcon_ready = 1'd0;
reg    [32:0] soc_sdram_bankmachine14_twtpcon_count = 33'd0;
wire          soc_sdram_bankmachine14_trccon_valid;
(* dont_touch = "true" *)
reg           soc_sdram_bankmachine14_trccon_ready = 1'd0;
reg    [31:0] soc_sdram_bankmachine14_trccon_count = 32'd0;
wire          soc_sdram_bankmachine14_trascon_valid;
(* dont_touch = "true" *)
reg           soc_sdram_bankmachine14_trascon_ready = 1'd0;
reg    [31:0] soc_sdram_bankmachine14_trascon_count = 32'd0;
wire          soc_sdram_bankmachine15_req_valid;
wire          soc_sdram_bankmachine15_req_ready;
wire          soc_sdram_bankmachine15_req_we;
wire   [22:0] soc_sdram_bankmachine15_req_addr;
wire          soc_sdram_bankmachine15_req_lock;
reg           soc_sdram_bankmachine15_req_wdata_ready = 1'd0;
reg           soc_sdram_bankmachine15_req_rdata_valid = 1'd0;
wire          soc_sdram_bankmachine15_refresh_req;
reg           soc_sdram_bankmachine15_refresh_gnt = 1'd0;
reg           soc_sdram_bankmachine15_cmd_valid = 1'd0;
reg           soc_sdram_bankmachine15_cmd_ready = 1'd0;
reg    [15:0] soc_sdram_bankmachine15_cmd_payload_a = 16'd0;
wire    [3:0] soc_sdram_bankmachine15_cmd_payload_ba;
reg           soc_sdram_bankmachine15_cmd_payload_cas = 1'd0;
reg           soc_sdram_bankmachine15_cmd_payload_ras = 1'd0;
reg           soc_sdram_bankmachine15_cmd_payload_we = 1'd0;
reg           soc_sdram_bankmachine15_cmd_payload_is_cmd = 1'd0;
reg           soc_sdram_bankmachine15_cmd_payload_is_read = 1'd0;
reg           soc_sdram_bankmachine15_cmd_payload_is_write = 1'd0;
reg    [32:0] soc_sdram_bankmachine15_timer = 33'd0;
wire          soc_sdram_bankmachine15_timer_done;
reg           soc_sdram_bankmachine15_auto_precharge = 1'd0;
wire          soc_sdram_bankmachine15_sink_valid;
wire          soc_sdram_bankmachine15_sink_ready;
reg           soc_sdram_bankmachine15_sink_first = 1'd0;
reg           soc_sdram_bankmachine15_sink_last = 1'd0;
wire          soc_sdram_bankmachine15_sink_payload_we;
wire   [22:0] soc_sdram_bankmachine15_sink_payload_addr;
wire          soc_sdram_bankmachine15_source_valid;
wire          soc_sdram_bankmachine15_source_ready;
wire          soc_sdram_bankmachine15_source_first;
wire          soc_sdram_bankmachine15_source_last;
wire          soc_sdram_bankmachine15_source_payload_we;
wire   [22:0] soc_sdram_bankmachine15_source_payload_addr;
wire          soc_sdram_bankmachine15_syncfifo15_we;
wire          soc_sdram_bankmachine15_syncfifo15_writable;
wire          soc_sdram_bankmachine15_syncfifo15_re;
wire          soc_sdram_bankmachine15_syncfifo15_readable;
wire   [25:0] soc_sdram_bankmachine15_syncfifo15_din;
wire   [25:0] soc_sdram_bankmachine15_syncfifo15_dout;
reg     [3:0] soc_sdram_bankmachine15_level = 4'd0;
reg           soc_sdram_bankmachine15_replace = 1'd0;
reg     [2:0] soc_sdram_bankmachine15_produce = 3'd0;
reg     [2:0] soc_sdram_bankmachine15_consume = 3'd0;
reg     [2:0] soc_sdram_bankmachine15_wrport_adr = 3'd0;
wire   [25:0] soc_sdram_bankmachine15_wrport_dat_r;
wire          soc_sdram_bankmachine15_wrport_we;
wire   [25:0] soc_sdram_bankmachine15_wrport_dat_w;
wire          soc_sdram_bankmachine15_do_read;
wire    [2:0] soc_sdram_bankmachine15_rdport_adr;
wire   [25:0] soc_sdram_bankmachine15_rdport_dat_r;
wire          soc_sdram_bankmachine15_fifo_in_payload_we;
wire   [22:0] soc_sdram_bankmachine15_fifo_in_payload_addr;
wire          soc_sdram_bankmachine15_fifo_in_first;
wire          soc_sdram_bankmachine15_fifo_in_last;
wire          soc_sdram_bankmachine15_fifo_out_payload_we;
wire   [22:0] soc_sdram_bankmachine15_fifo_out_payload_addr;
wire          soc_sdram_bankmachine15_fifo_out_first;
wire          soc_sdram_bankmachine15_fifo_out_last;
wire          soc_sdram_bankmachine15_sink_sink_valid;
wire          soc_sdram_bankmachine15_sink_sink_ready;
wire          soc_sdram_bankmachine15_sink_sink_first;
wire          soc_sdram_bankmachine15_sink_sink_last;
wire          soc_sdram_bankmachine15_sink_sink_payload_we;
wire   [22:0] soc_sdram_bankmachine15_sink_sink_payload_addr;
wire          soc_sdram_bankmachine15_source_source_valid;
wire          soc_sdram_bankmachine15_source_source_ready;
wire          soc_sdram_bankmachine15_source_source_first;
wire          soc_sdram_bankmachine15_source_source_last;
wire          soc_sdram_bankmachine15_source_source_payload_we;
wire   [22:0] soc_sdram_bankmachine15_source_source_payload_addr;
wire          soc_sdram_bankmachine15_pipe_valid_sink_valid;
wire          soc_sdram_bankmachine15_pipe_valid_sink_ready;
wire          soc_sdram_bankmachine15_pipe_valid_sink_first;
wire          soc_sdram_bankmachine15_pipe_valid_sink_last;
wire          soc_sdram_bankmachine15_pipe_valid_sink_payload_we;
wire   [22:0] soc_sdram_bankmachine15_pipe_valid_sink_payload_addr;
reg           soc_sdram_bankmachine15_pipe_valid_source_valid = 1'd0;
wire          soc_sdram_bankmachine15_pipe_valid_source_ready;
reg           soc_sdram_bankmachine15_pipe_valid_source_first = 1'd0;
reg           soc_sdram_bankmachine15_pipe_valid_source_last = 1'd0;
reg           soc_sdram_bankmachine15_pipe_valid_source_payload_we = 1'd0;
reg    [22:0] soc_sdram_bankmachine15_pipe_valid_source_payload_addr = 23'd0;
reg    [15:0] soc_sdram_bankmachine15_row = 16'd0;
reg           soc_sdram_bankmachine15_row_opened = 1'd0;
wire          soc_sdram_bankmachine15_row_hit;
reg           soc_sdram_bankmachine15_row_open = 1'd0;
reg           soc_sdram_bankmachine15_row_close = 1'd0;
reg           soc_sdram_bankmachine15_row_col_n_addr_sel = 1'd0;
wire   [32:0] soc_sdram_bankmachine15_precharge_time_sig;
wire          soc_sdram_bankmachine15_twtpcon_valid;
(* dont_touch = "true" *)
reg           soc_sdram_bankmachine15_twtpcon_ready = 1'd0;
reg    [32:0] soc_sdram_bankmachine15_twtpcon_count = 33'd0;
wire          soc_sdram_bankmachine15_trccon_valid;
(* dont_touch = "true" *)
reg           soc_sdram_bankmachine15_trccon_ready = 1'd0;
reg    [31:0] soc_sdram_bankmachine15_trccon_count = 32'd0;
wire          soc_sdram_bankmachine15_trascon_valid;
(* dont_touch = "true" *)
reg           soc_sdram_bankmachine15_trascon_ready = 1'd0;
reg    [31:0] soc_sdram_bankmachine15_trascon_count = 32'd0;
wire          soc_sdram_ras_allowed;
wire          soc_sdram_cas_allowed;
wire    [1:0] soc_sdram_rdcmdphase;
wire    [1:0] soc_sdram_wrcmdphase;
reg           soc_sdram_choose_cmd_want_reads = 1'd0;
reg           soc_sdram_choose_cmd_want_writes = 1'd0;
reg           soc_sdram_choose_cmd_want_cmds = 1'd0;
reg           soc_sdram_choose_cmd_want_activates = 1'd0;
wire          soc_sdram_choose_cmd_cmd_valid;
reg           soc_sdram_choose_cmd_cmd_ready = 1'd0;
wire   [15:0] soc_sdram_choose_cmd_cmd_payload_a;
wire    [3:0] soc_sdram_choose_cmd_cmd_payload_ba;
reg           soc_sdram_choose_cmd_cmd_payload_cas = 1'd0;
reg           soc_sdram_choose_cmd_cmd_payload_ras = 1'd0;
reg           soc_sdram_choose_cmd_cmd_payload_we = 1'd0;
wire          soc_sdram_choose_cmd_cmd_payload_is_cmd;
wire          soc_sdram_choose_cmd_cmd_payload_is_read;
wire          soc_sdram_choose_cmd_cmd_payload_is_write;
reg    [15:0] soc_sdram_choose_cmd_valids = 16'd0;
wire   [15:0] soc_sdram_choose_cmd_request;
reg     [3:0] soc_sdram_choose_cmd_grant = 4'd0;
wire          soc_sdram_choose_cmd_ce;
reg           soc_sdram_choose_req_want_reads = 1'd0;
reg           soc_sdram_choose_req_want_writes = 1'd0;
reg           soc_sdram_choose_req_want_cmds = 1'd0;
reg           soc_sdram_choose_req_want_activates = 1'd0;
wire          soc_sdram_choose_req_cmd_valid;
reg           soc_sdram_choose_req_cmd_ready = 1'd0;
wire   [15:0] soc_sdram_choose_req_cmd_payload_a;
wire    [3:0] soc_sdram_choose_req_cmd_payload_ba;
reg           soc_sdram_choose_req_cmd_payload_cas = 1'd0;
reg           soc_sdram_choose_req_cmd_payload_ras = 1'd0;
reg           soc_sdram_choose_req_cmd_payload_we = 1'd0;
wire          soc_sdram_choose_req_cmd_payload_is_cmd;
wire          soc_sdram_choose_req_cmd_payload_is_read;
wire          soc_sdram_choose_req_cmd_payload_is_write;
reg    [15:0] soc_sdram_choose_req_valids = 16'd0;
wire   [15:0] soc_sdram_choose_req_request;
reg     [3:0] soc_sdram_choose_req_grant = 4'd0;
wire          soc_sdram_choose_req_ce;
reg    [15:0] soc_sdram_nop_a = 16'd0;
reg     [3:0] soc_sdram_nop_ba = 4'd0;
reg     [1:0] soc_sdram_steerer_sel0 = 2'd0;
reg     [1:0] soc_sdram_steerer_sel1 = 2'd0;
reg     [1:0] soc_sdram_steerer_sel2 = 2'd0;
reg     [1:0] soc_sdram_steerer_sel3 = 2'd0;
reg           soc_sdram_steerer0 = 1'd1;
reg           soc_sdram_steerer1 = 1'd1;
reg           soc_sdram_steerer2 = 1'd1;
reg           soc_sdram_steerer3 = 1'd1;
reg           soc_sdram_steerer4 = 1'd1;
reg           soc_sdram_steerer5 = 1'd1;
reg           soc_sdram_steerer6 = 1'd1;
reg           soc_sdram_steerer7 = 1'd1;
wire          soc_sdram_trrdcon_valid;
(* dont_touch = "true" *)
reg           soc_sdram_trrdcon_ready = 1'd0;
reg    [31:0] soc_sdram_trrdcon_count = 32'd0;
wire          soc_sdram_tfawcon_valid;
(* dont_touch = "true" *)
reg           soc_sdram_tfawcon_ready = 1'd1;
wire    [4:0] soc_sdram_tfawcon_count;
reg    [31:0] soc_sdram_tfawcon_window = 32'd0;
reg    [31:0] soc_sdram_tfawcon_window_pass = 32'd0;
wire          soc_sdram_tccdcon_valid;
(* dont_touch = "true" *)
reg           soc_sdram_tccdcon_ready = 1'd0;
reg    [31:0] soc_sdram_tccdcon_count = 32'd0;
wire    [6:0] soc_sdram_twtrcon_init;
wire          soc_sdram_twtrcon_valid;
(* dont_touch = "true" *)
reg           soc_sdram_twtrcon_ready = 1'd0;
reg     [6:0] soc_sdram_twtrcon_count = 7'd0;
wire          soc_sdram_read_available;
wire          soc_sdram_write_available;
reg           soc_sdram_en0 = 1'd0;
wire          soc_sdram_max_time0;
reg     [4:0] soc_sdram_time0 = 5'd0;
reg           soc_sdram_en1 = 1'd0;
wire          soc_sdram_max_time1;
reg     [3:0] soc_sdram_time1 = 4'd0;
wire          soc_sdram_go_to_refresh;
wire          soc_litedramnativeport0_cmd_valid;
wire          soc_litedramnativeport0_cmd_ready;
wire          soc_litedramnativeport0_cmd_payload_we;
wire   [26:0] soc_litedramnativeport0_cmd_payload_addr;
wire          soc_litedramnativeport0_wdata_valid;
wire          soc_litedramnativeport0_wdata_ready;
wire  [511:0] soc_litedramnativeport0_wdata_payload_data;
wire   [63:0] soc_litedramnativeport0_wdata_payload_we;
wire          soc_litedramnativeport0_rdata_valid;
wire  [511:0] soc_litedramnativeport0_rdata_payload_data;
reg           soc_sdram_generator_reset_re = 1'd0;
wire          soc_sdram_generator_reset_r;
reg           soc_sdram_generator_reset_we = 1'd0;
reg           soc_sdram_generator_reset_w = 1'd0;
reg           soc_sdram_generator_start_re = 1'd0;
wire          soc_sdram_generator_start_r;
reg           soc_sdram_generator_start_we = 1'd0;
reg           soc_sdram_generator_start_w = 1'd0;
wire          soc_sdram_generator_done_status;
wire          soc_sdram_generator_done_we;
reg           soc_sdram_generator_done_re = 1'd0;
reg    [32:0] soc_sdram_generator_base_storage = 33'd0;
reg           soc_sdram_generator_base_re = 1'd0;
reg    [32:0] soc_sdram_generator_end_storage = 33'd0;
reg           soc_sdram_generator_end_re = 1'd0;
reg    [32:0] soc_sdram_generator_length_storage = 33'd0;
reg           soc_sdram_generator_length_re = 1'd0;
wire          soc_sdram_generator_data;
wire          soc_sdram_generator_addr;
reg     [1:0] soc_sdram_generator_random_storage = 2'd0;
reg           soc_sdram_generator_random_re = 1'd0;
wire   [31:0] soc_sdram_generator_ticks_status;
wire          soc_sdram_generator_ticks_we;
reg           soc_sdram_generator_ticks_re = 1'd0;
wire          soc_sdram_generator_start;
reg           soc_sdram_generator_done = 1'd0;
wire   [32:0] soc_sdram_generator_base;
wire   [32:0] soc_sdram_generator_end;
wire   [32:0] soc_sdram_generator_length;
wire          soc_sdram_generator_random_data;
wire          soc_sdram_generator_random_addr;
reg    [31:0] soc_sdram_generator_ticks = 32'd0;
reg           soc_sdram_generator_run_cascade_in = 1'd1;
reg           soc_sdram_generator_run_cascade_out = 1'd0;
wire          soc_sdram_generator_data_gen_random_enable;
reg    [30:0] soc_sdram_generator_data_gen_o = 31'd0;
wire   [30:0] soc_sdram_generator_data_gen_lfsr_o;
reg    [30:0] soc_sdram_generator_data_gen_lfsr_state = 31'd0;
reg    [30:0] soc_sdram_generator_data_gen_count_o = 31'd0;
reg           soc_sdram_generator_data_gen_ce = 1'd0;
wire          soc_sdram_generator_addr_gen_random_enable;
reg    [30:0] soc_sdram_generator_addr_gen_o = 31'd0;
wire   [30:0] soc_sdram_generator_addr_gen_lfsr_o;
reg    [30:0] soc_sdram_generator_addr_gen_lfsr_state = 31'd0;
reg    [30:0] soc_sdram_generator_addr_gen_count_o = 31'd0;
reg           soc_sdram_generator_addr_gen_ce = 1'd0;
wire   [32:0] soc_sdram_generator_addr_mask;
reg           soc_sdram_generator_sink_sink_valid = 1'd0;
wire          soc_sdram_generator_sink_sink_ready;
wire   [26:0] soc_sdram_generator_sink_sink_payload_address;
wire  [511:0] soc_sdram_generator_sink_sink_payload_data;
wire          soc_sdram_generator_fifo_sink_valid;
wire          soc_sdram_generator_fifo_sink_ready;
reg           soc_sdram_generator_fifo_sink_first = 1'd0;
reg           soc_sdram_generator_fifo_sink_last = 1'd0;
wire  [511:0] soc_sdram_generator_fifo_sink_payload_data;
wire          soc_sdram_generator_fifo_source_valid;
wire          soc_sdram_generator_fifo_source_ready;
wire          soc_sdram_generator_fifo_source_first;
wire          soc_sdram_generator_fifo_source_last;
wire  [511:0] soc_sdram_generator_fifo_source_payload_data;
wire          soc_sdram_generator_fifo_syncfifo_we;
wire          soc_sdram_generator_fifo_syncfifo_writable;
wire          soc_sdram_generator_fifo_syncfifo_re;
wire          soc_sdram_generator_fifo_syncfifo_readable;
wire  [513:0] soc_sdram_generator_fifo_syncfifo_din;
wire  [513:0] soc_sdram_generator_fifo_syncfifo_dout;
reg     [4:0] soc_sdram_generator_fifo_level = 5'd0;
reg           soc_sdram_generator_fifo_replace = 1'd0;
reg     [3:0] soc_sdram_generator_fifo_produce = 4'd0;
reg     [3:0] soc_sdram_generator_fifo_consume = 4'd0;
reg     [3:0] soc_sdram_generator_fifo_wrport_adr = 4'd0;
wire  [513:0] soc_sdram_generator_fifo_wrport_dat_r;
wire          soc_sdram_generator_fifo_wrport_we;
wire  [513:0] soc_sdram_generator_fifo_wrport_dat_w;
wire          soc_sdram_generator_fifo_do_read;
wire    [3:0] soc_sdram_generator_fifo_rdport_adr;
wire  [513:0] soc_sdram_generator_fifo_rdport_dat_r;
wire  [511:0] soc_sdram_generator_fifo_fifo_in_payload_data;
wire          soc_sdram_generator_fifo_fifo_in_first;
wire          soc_sdram_generator_fifo_fifo_in_last;
wire  [511:0] soc_sdram_generator_fifo_fifo_out_payload_data;
wire          soc_sdram_generator_fifo_fifo_out_first;
wire          soc_sdram_generator_fifo_fifo_out_last;
reg    [26:0] soc_sdram_generator_cmd_counter = 27'd0;
wire          soc_sdram_generator_reset;
wire          soc_litedramnativeport1_cmd_valid;
wire          soc_litedramnativeport1_cmd_ready;
wire          soc_litedramnativeport1_cmd_payload_we;
wire   [26:0] soc_litedramnativeport1_cmd_payload_addr;
wire          soc_litedramnativeport1_wdata_ready;
reg   [511:0] soc_litedramnativeport1_wdata_payload_data = 512'd0;
reg    [63:0] soc_litedramnativeport1_wdata_payload_we = 64'd0;
wire          soc_litedramnativeport1_rdata_valid;
wire          soc_litedramnativeport1_rdata_ready;
reg           soc_litedramnativeport1_rdata_first = 1'd0;
reg           soc_litedramnativeport1_rdata_last = 1'd0;
wire  [511:0] soc_litedramnativeport1_rdata_payload_data;
reg           soc_sdram_checker_reset_re = 1'd0;
wire          soc_sdram_checker_reset_r;
reg           soc_sdram_checker_reset_we = 1'd0;
reg           soc_sdram_checker_reset_w = 1'd0;
reg           soc_sdram_checker_start_re = 1'd0;
wire          soc_sdram_checker_start_r;
reg           soc_sdram_checker_start_we = 1'd0;
reg           soc_sdram_checker_start_w = 1'd0;
wire          soc_sdram_checker_done_status;
wire          soc_sdram_checker_done_we;
reg           soc_sdram_checker_done_re = 1'd0;
reg    [32:0] soc_sdram_checker_base_storage = 33'd0;
reg           soc_sdram_checker_base_re = 1'd0;
reg    [32:0] soc_sdram_checker_end_storage = 33'd0;
reg           soc_sdram_checker_end_re = 1'd0;
reg    [32:0] soc_sdram_checker_length_storage = 33'd0;
reg           soc_sdram_checker_length_re = 1'd0;
wire          soc_sdram_checker_data;
wire          soc_sdram_checker_addr;
reg     [1:0] soc_sdram_checker_random_storage = 2'd0;
reg           soc_sdram_checker_random_re = 1'd0;
wire   [31:0] soc_sdram_checker_ticks_status;
wire          soc_sdram_checker_ticks_we;
reg           soc_sdram_checker_ticks_re = 1'd0;
wire   [31:0] soc_sdram_checker_errors_status;
wire          soc_sdram_checker_errors_we;
reg           soc_sdram_checker_errors_re = 1'd0;
wire          soc_sdram_checker_start;
reg           soc_sdram_checker_done = 1'd0;
wire   [32:0] soc_sdram_checker_base;
wire   [32:0] soc_sdram_checker_end;
wire   [32:0] soc_sdram_checker_length;
wire          soc_sdram_checker_random_data;
wire          soc_sdram_checker_random_addr;
reg    [31:0] soc_sdram_checker_ticks = 32'd0;
reg    [31:0] soc_sdram_checker_errors = 32'd0;
reg           soc_sdram_checker_run_cascade_in = 1'd1;
reg           soc_sdram_checker_run_cascade_out = 1'd0;
wire          soc_sdram_checker_data_gen_random_enable;
reg    [30:0] soc_sdram_checker_data_gen_o = 31'd0;
wire   [30:0] soc_sdram_checker_data_gen_lfsr_o;
reg    [30:0] soc_sdram_checker_data_gen_lfsr_state = 31'd0;
reg    [30:0] soc_sdram_checker_data_gen_count_o = 31'd0;
reg           soc_sdram_checker_data_gen_ce = 1'd0;
wire          soc_sdram_checker_addr_gen_random_enable;
reg    [30:0] soc_sdram_checker_addr_gen_o = 31'd0;
wire   [30:0] soc_sdram_checker_addr_gen_lfsr_o;
reg    [30:0] soc_sdram_checker_addr_gen_lfsr_state = 31'd0;
reg    [30:0] soc_sdram_checker_addr_gen_count_o = 31'd0;
reg           soc_sdram_checker_addr_gen_ce = 1'd0;
wire   [32:0] soc_sdram_checker_addr_mask;
reg           soc_sdram_checker_enable = 1'd1;
reg           soc_sdram_checker_sink_sink_valid = 1'd0;
wire          soc_sdram_checker_sink_sink_ready;
wire   [26:0] soc_sdram_checker_sink_sink_payload_address;
wire          soc_sdram_checker_source_source_valid;
reg           soc_sdram_checker_source_source_ready = 1'd0;
wire          soc_sdram_checker_source_source_first;
wire          soc_sdram_checker_source_source_last;
wire  [511:0] soc_sdram_checker_source_source_payload_data;
wire          soc_sdram_checker_request_enable;
wire          soc_sdram_checker_request_issued;
wire          soc_sdram_checker_data_dequeued;
reg     [4:0] soc_sdram_checker_rsv_level = 5'd0;
wire          soc_sdram_checker_fifo_sink_valid;
wire          soc_sdram_checker_fifo_sink_ready;
wire          soc_sdram_checker_fifo_sink_first;
wire          soc_sdram_checker_fifo_sink_last;
wire  [511:0] soc_sdram_checker_fifo_sink_payload_data;
wire          soc_sdram_checker_fifo_source_valid;
wire          soc_sdram_checker_fifo_source_ready;
wire          soc_sdram_checker_fifo_source_first;
wire          soc_sdram_checker_fifo_source_last;
wire  [511:0] soc_sdram_checker_fifo_source_payload_data;
wire          soc_sdram_checker_fifo_syncfifo_we;
wire          soc_sdram_checker_fifo_syncfifo_writable;
wire          soc_sdram_checker_fifo_syncfifo_re;
wire          soc_sdram_checker_fifo_syncfifo_readable;
wire  [513:0] soc_sdram_checker_fifo_syncfifo_din;
wire  [513:0] soc_sdram_checker_fifo_syncfifo_dout;
reg     [4:0] soc_sdram_checker_fifo_level = 5'd0;
reg           soc_sdram_checker_fifo_replace = 1'd0;
reg     [3:0] soc_sdram_checker_fifo_produce = 4'd0;
reg     [3:0] soc_sdram_checker_fifo_consume = 4'd0;
reg     [3:0] soc_sdram_checker_fifo_wrport_adr = 4'd0;
wire  [513:0] soc_sdram_checker_fifo_wrport_dat_r;
wire          soc_sdram_checker_fifo_wrport_we;
wire  [513:0] soc_sdram_checker_fifo_wrport_dat_w;
wire          soc_sdram_checker_fifo_do_read;
wire    [3:0] soc_sdram_checker_fifo_rdport_adr;
wire  [513:0] soc_sdram_checker_fifo_rdport_dat_r;
wire  [511:0] soc_sdram_checker_fifo_fifo_in_payload_data;
wire          soc_sdram_checker_fifo_fifo_in_first;
wire          soc_sdram_checker_fifo_fifo_in_last;
wire  [511:0] soc_sdram_checker_fifo_fifo_out_payload_data;
wire          soc_sdram_checker_fifo_fifo_out_first;
wire          soc_sdram_checker_fifo_fifo_out_last;
reg    [26:0] soc_sdram_checker_cmd_counter = 27'd0;
reg    [26:0] soc_sdram_checker_data_counter = 27'd0;
wire          soc_sdram_checker_reset;
wire          soc_port_flush;
reg           soc_port_cmd_valid = 1'd0;
wire          soc_port_cmd_ready;
wire          soc_port_cmd_last;
wire          soc_port_cmd_payload_we;
wire   [26:0] soc_port_cmd_payload_addr;
reg           soc_port_wdata_valid = 1'd0;
wire          soc_port_wdata_ready;
wire  [511:0] soc_port_wdata_payload_data;
wire   [63:0] soc_port_wdata_payload_we;
wire          soc_port_rdata_valid;
wire          soc_port_rdata_ready;
wire  [511:0] soc_port_rdata_payload_data;
wire   [29:0] soc_wb_sdram_adr;
wire   [31:0] soc_wb_sdram_dat_w;
reg    [31:0] soc_wb_sdram_dat_r = 32'd0;
wire    [3:0] soc_wb_sdram_sel;
wire          soc_wb_sdram_cyc;
wire          soc_wb_sdram_stb;
reg           soc_wb_sdram_ack = 1'd0;
wire          soc_wb_sdram_we;
wire    [2:0] soc_wb_sdram_cti;
wire    [1:0] soc_wb_sdram_bte;
reg           soc_wb_sdram_err = 1'd0;
wire   [29:0] soc_interface0_adr;
wire  [511:0] soc_interface0_dat_w;
reg   [511:0] soc_interface0_dat_r = 512'd0;
wire   [63:0] soc_interface0_sel;
reg           soc_interface0_cyc = 1'd0;
reg           soc_interface0_stb = 1'd0;
reg           soc_interface0_ack = 1'd0;
reg           soc_interface0_we = 1'd0;
wire    [1:0] soc_data_port_adr;
wire  [511:0] soc_data_port_dat_r;
reg    [63:0] soc_data_port_we = 64'd0;
reg   [511:0] soc_data_port_dat_w = 512'd0;
reg           soc_write_from_slave = 1'd0;
reg     [3:0] soc_adr_offset_r = 4'd0;
wire    [1:0] soc_tag_port_adr;
wire   [32:0] soc_tag_port_dat_r;
reg           soc_tag_port_we = 1'd0;
wire   [32:0] soc_tag_port_dat_w;
wire   [31:0] soc_tag_do_tag;
wire          soc_tag_do_dirty;
wire   [31:0] soc_tag_di_tag;
reg           soc_tag_di_dirty = 1'd0;
reg           soc_word_clr = 1'd0;
reg           soc_word_inc = 1'd0;
reg           soc_aborted = 1'd0;
reg           soc_is_ongoing = 1'd0;
reg           init_done_storage = 1'd0;
reg           init_done_re = 1'd0;
reg           init_error_storage = 1'd0;
reg           init_error_re = 1'd0;
wire          soc_tx_sink_valid;
reg           soc_tx_sink_ready = 1'd0;
wire          soc_tx_sink_first;
wire          soc_tx_sink_last;
wire    [7:0] soc_tx_sink_payload_data;
reg     [7:0] soc_tx_data = 8'd0;
reg     [3:0] soc_tx_count = 4'd0;
reg           soc_tx_enable = 1'd0;
reg           soc_tx_tick = 1'd0;
reg    [31:0] soc_tx_phase = 32'd0;
reg           soc_rx_source_valid = 1'd0;
wire          soc_rx_source_ready;
reg           soc_rx_source_first = 1'd0;
reg           soc_rx_source_last = 1'd0;
reg     [7:0] soc_rx_source_payload_data = 8'd0;
reg     [7:0] soc_rx_data = 8'd0;
reg     [3:0] soc_rx_count = 4'd0;
reg           soc_rx_enable = 1'd0;
reg           soc_rx_tick = 1'd0;
reg    [31:0] soc_rx_phase = 32'd0;
wire          soc_rx_rx;
reg           soc_rx_rx_d = 1'd0;
wire          soc_uartbone_tx_cdc_sink_sink_valid;
wire          soc_uartbone_tx_cdc_sink_sink_ready;
wire          soc_uartbone_tx_cdc_sink_sink_first;
wire          soc_uartbone_tx_cdc_sink_sink_last;
wire    [7:0] soc_uartbone_tx_cdc_sink_sink_payload_data;
wire          soc_uartbone_tx_cdc_source_source_valid;
wire          soc_uartbone_tx_cdc_source_source_ready;
wire          soc_uartbone_tx_cdc_source_source_first;
wire          soc_uartbone_tx_cdc_source_source_last;
wire    [7:0] soc_uartbone_tx_cdc_source_source_payload_data;
wire          soc_uartbone_tx_cdc_cdc_sink_valid;
wire          soc_uartbone_tx_cdc_cdc_sink_ready;
wire          soc_uartbone_tx_cdc_cdc_sink_first;
wire          soc_uartbone_tx_cdc_cdc_sink_last;
wire    [7:0] soc_uartbone_tx_cdc_cdc_sink_payload_data;
wire          soc_uartbone_tx_cdc_cdc_source_valid;
wire          soc_uartbone_tx_cdc_cdc_source_ready;
wire          soc_uartbone_tx_cdc_cdc_source_first;
wire          soc_uartbone_tx_cdc_cdc_source_last;
wire    [7:0] soc_uartbone_tx_cdc_cdc_source_payload_data;
wire          soc_uartbone_tx_cdc_cdc_asyncfifo_we;
wire          soc_uartbone_tx_cdc_cdc_asyncfifo_writable;
wire          soc_uartbone_tx_cdc_cdc_asyncfifo_re;
wire          soc_uartbone_tx_cdc_cdc_asyncfifo_readable;
wire    [9:0] soc_uartbone_tx_cdc_cdc_asyncfifo_din;
wire    [9:0] soc_uartbone_tx_cdc_cdc_asyncfifo_dout;
wire          soc_uartbone_tx_cdc_cdc_graycounter0_ce;
(* dont_touch = "true" *)
reg     [2:0] soc_uartbone_tx_cdc_cdc_graycounter0_q = 3'd0;
wire    [2:0] soc_uartbone_tx_cdc_cdc_graycounter0_q_next;
reg     [2:0] soc_uartbone_tx_cdc_cdc_graycounter0_q_binary = 3'd0;
reg     [2:0] soc_uartbone_tx_cdc_cdc_graycounter0_q_next_binary = 3'd0;
wire          soc_uartbone_tx_cdc_cdc_graycounter1_ce;
(* dont_touch = "true" *)
reg     [2:0] soc_uartbone_tx_cdc_cdc_graycounter1_q = 3'd0;
wire    [2:0] soc_uartbone_tx_cdc_cdc_graycounter1_q_next;
reg     [2:0] soc_uartbone_tx_cdc_cdc_graycounter1_q_binary = 3'd0;
reg     [2:0] soc_uartbone_tx_cdc_cdc_graycounter1_q_next_binary = 3'd0;
wire    [2:0] soc_uartbone_tx_cdc_cdc_produce_rdomain;
wire    [2:0] soc_uartbone_tx_cdc_cdc_consume_wdomain;
wire    [1:0] soc_uartbone_tx_cdc_cdc_wrport_adr;
wire    [9:0] soc_uartbone_tx_cdc_cdc_wrport_dat_r;
wire          soc_uartbone_tx_cdc_cdc_wrport_we;
wire    [9:0] soc_uartbone_tx_cdc_cdc_wrport_dat_w;
wire    [1:0] soc_uartbone_tx_cdc_cdc_rdport_adr;
wire    [9:0] soc_uartbone_tx_cdc_cdc_rdport_dat_r;
wire    [7:0] soc_uartbone_tx_cdc_cdc_fifo_in_payload_data;
wire          soc_uartbone_tx_cdc_cdc_fifo_in_first;
wire          soc_uartbone_tx_cdc_cdc_fifo_in_last;
wire    [7:0] soc_uartbone_tx_cdc_cdc_fifo_out_payload_data;
wire          soc_uartbone_tx_cdc_cdc_fifo_out_first;
wire          soc_uartbone_tx_cdc_cdc_fifo_out_last;
wire          soc_uartbone_rx_cdc_sink_sink_valid;
wire          soc_uartbone_rx_cdc_sink_sink_ready;
wire          soc_uartbone_rx_cdc_sink_sink_first;
wire          soc_uartbone_rx_cdc_sink_sink_last;
wire    [7:0] soc_uartbone_rx_cdc_sink_sink_payload_data;
wire          soc_uartbone_rx_cdc_source_source_valid;
wire          soc_uartbone_rx_cdc_source_source_ready;
wire          soc_uartbone_rx_cdc_source_source_first;
wire          soc_uartbone_rx_cdc_source_source_last;
wire    [7:0] soc_uartbone_rx_cdc_source_source_payload_data;
wire          soc_uartbone_rx_cdc_cdc_sink_valid;
wire          soc_uartbone_rx_cdc_cdc_sink_ready;
wire          soc_uartbone_rx_cdc_cdc_sink_first;
wire          soc_uartbone_rx_cdc_cdc_sink_last;
wire    [7:0] soc_uartbone_rx_cdc_cdc_sink_payload_data;
wire          soc_uartbone_rx_cdc_cdc_source_valid;
wire          soc_uartbone_rx_cdc_cdc_source_ready;
wire          soc_uartbone_rx_cdc_cdc_source_first;
wire          soc_uartbone_rx_cdc_cdc_source_last;
wire    [7:0] soc_uartbone_rx_cdc_cdc_source_payload_data;
wire          soc_uartbone_rx_cdc_cdc_asyncfifo_we;
wire          soc_uartbone_rx_cdc_cdc_asyncfifo_writable;
wire          soc_uartbone_rx_cdc_cdc_asyncfifo_re;
wire          soc_uartbone_rx_cdc_cdc_asyncfifo_readable;
wire    [9:0] soc_uartbone_rx_cdc_cdc_asyncfifo_din;
wire    [9:0] soc_uartbone_rx_cdc_cdc_asyncfifo_dout;
wire          soc_uartbone_rx_cdc_cdc_graycounter0_ce;
(* dont_touch = "true" *)
reg     [2:0] soc_uartbone_rx_cdc_cdc_graycounter0_q = 3'd0;
wire    [2:0] soc_uartbone_rx_cdc_cdc_graycounter0_q_next;
reg     [2:0] soc_uartbone_rx_cdc_cdc_graycounter0_q_binary = 3'd0;
reg     [2:0] soc_uartbone_rx_cdc_cdc_graycounter0_q_next_binary = 3'd0;
wire          soc_uartbone_rx_cdc_cdc_graycounter1_ce;
(* dont_touch = "true" *)
reg     [2:0] soc_uartbone_rx_cdc_cdc_graycounter1_q = 3'd0;
wire    [2:0] soc_uartbone_rx_cdc_cdc_graycounter1_q_next;
reg     [2:0] soc_uartbone_rx_cdc_cdc_graycounter1_q_binary = 3'd0;
reg     [2:0] soc_uartbone_rx_cdc_cdc_graycounter1_q_next_binary = 3'd0;
wire    [2:0] soc_uartbone_rx_cdc_cdc_produce_rdomain;
wire    [2:0] soc_uartbone_rx_cdc_cdc_consume_wdomain;
wire    [1:0] soc_uartbone_rx_cdc_cdc_wrport_adr;
wire    [9:0] soc_uartbone_rx_cdc_cdc_wrport_dat_r;
wire          soc_uartbone_rx_cdc_cdc_wrport_we;
wire    [9:0] soc_uartbone_rx_cdc_cdc_wrport_dat_w;
wire    [1:0] soc_uartbone_rx_cdc_cdc_rdport_adr;
wire    [9:0] soc_uartbone_rx_cdc_cdc_rdport_dat_r;
wire    [7:0] soc_uartbone_rx_cdc_cdc_fifo_in_payload_data;
wire          soc_uartbone_rx_cdc_cdc_fifo_in_first;
wire          soc_uartbone_rx_cdc_cdc_fifo_in_last;
wire    [7:0] soc_uartbone_rx_cdc_cdc_fifo_out_payload_data;
wire          soc_uartbone_rx_cdc_cdc_fifo_out_first;
wire          soc_uartbone_rx_cdc_cdc_fifo_out_last;
wire          soc_uartbone_endpoint0_valid;
reg           soc_uartbone_endpoint0_ready = 1'd0;
wire          soc_uartbone_endpoint0_first;
wire          soc_uartbone_endpoint0_last;
wire    [7:0] soc_uartbone_endpoint0_payload_data;
reg           soc_uartbone_endpoint1_valid = 1'd0;
wire          soc_uartbone_endpoint1_ready;
reg           soc_uartbone_endpoint1_first = 1'd0;
wire          soc_uartbone_endpoint1_last;
reg     [7:0] soc_uartbone_endpoint1_payload_data = 8'd0;
wire   [31:0] soc_uartbone_wishbone_adr;
wire   [31:0] soc_uartbone_wishbone_dat_w;
wire   [31:0] soc_uartbone_wishbone_dat_r;
wire    [3:0] soc_uartbone_wishbone_sel;
reg           soc_uartbone_wishbone_cyc = 1'd0;
reg           soc_uartbone_wishbone_stb = 1'd0;
wire          soc_uartbone_wishbone_ack;
reg           soc_uartbone_wishbone_we = 1'd0;
reg     [2:0] soc_uartbone_wishbone_cti = 3'd0;
reg     [1:0] soc_uartbone_wishbone_bte = 2'd0;
wire          soc_uartbone_wishbone_err;
reg     [7:0] soc_uartbone_cmd = 8'd0;
reg           soc_uartbone_incr = 1'd0;
reg     [7:0] soc_uartbone_length = 8'd0;
reg    [31:0] soc_uartbone_address = 32'd0;
reg    [31:0] soc_uartbone_data = 32'd0;
reg     [1:0] soc_uartbone_data_bytes_count = 2'd0;
reg     [1:0] soc_uartbone_addr_bytes_count = 2'd0;
reg     [7:0] soc_uartbone_words_count = 8'd0;
wire          soc_uartbone_reset;
wire          soc_uartbone_wait;
wire          soc_uartbone_done;
reg    [23:0] soc_uartbone_count = 24'd12500000;
reg           soc_uartbone_is_ongoing = 1'd0;
wire          litedramcrossbar_cmd_valid;
wire          litedramcrossbar_cmd_ready;
wire          litedramcrossbar_cmd_payload_we;
wire   [26:0] litedramcrossbar_cmd_payload_addr;
wire          litedramcrossbar_wdata_ready;
reg   [511:0] litedramcrossbar_wdata_payload_data = 512'd0;
reg    [63:0] litedramcrossbar_wdata_payload_we = 64'd0;
wire          litedramcrossbar_rdata_valid;
wire          litedramcrossbar_rdata_ready;
reg           litedramcrossbar_rdata_first = 1'd0;
reg           litedramcrossbar_rdata_last = 1'd0;
wire  [511:0] litedramcrossbar_rdata_payload_data;
reg           rowhammer_dma_enable = 1'd1;
wire          rowhammer_dma_sink_sink_valid;
wire          rowhammer_dma_sink_sink_ready;
wire   [26:0] rowhammer_dma_sink_sink_payload_address;
wire          rowhammer_dma_source_source_valid;
wire          rowhammer_dma_source_source_ready;
wire          rowhammer_dma_source_source_first;
wire          rowhammer_dma_source_source_last;
wire  [511:0] rowhammer_dma_source_source_payload_data;
wire          rowhammer_dma_request_enable;
wire          rowhammer_dma_request_issued;
wire          rowhammer_dma_data_dequeued;
reg     [4:0] rowhammer_dma_rsv_level = 5'd0;
wire          rowhammer_dma_fifo_sink_valid;
wire          rowhammer_dma_fifo_sink_ready;
wire          rowhammer_dma_fifo_sink_first;
wire          rowhammer_dma_fifo_sink_last;
wire  [511:0] rowhammer_dma_fifo_sink_payload_data;
wire          rowhammer_dma_fifo_source_valid;
wire          rowhammer_dma_fifo_source_ready;
wire          rowhammer_dma_fifo_source_first;
wire          rowhammer_dma_fifo_source_last;
wire  [511:0] rowhammer_dma_fifo_source_payload_data;
wire          rowhammer_dma_fifo_syncfifo_we;
wire          rowhammer_dma_fifo_syncfifo_writable;
wire          rowhammer_dma_fifo_syncfifo_re;
wire          rowhammer_dma_fifo_syncfifo_readable;
wire  [513:0] rowhammer_dma_fifo_syncfifo_din;
wire  [513:0] rowhammer_dma_fifo_syncfifo_dout;
reg     [4:0] rowhammer_dma_fifo_level = 5'd0;
reg           rowhammer_dma_fifo_replace = 1'd0;
reg     [3:0] rowhammer_dma_fifo_produce = 4'd0;
reg     [3:0] rowhammer_dma_fifo_consume = 4'd0;
reg     [3:0] rowhammer_dma_fifo_wrport_adr = 4'd0;
wire  [513:0] rowhammer_dma_fifo_wrport_dat_r;
wire          rowhammer_dma_fifo_wrport_we;
wire  [513:0] rowhammer_dma_fifo_wrport_dat_w;
wire          rowhammer_dma_fifo_do_read;
wire    [3:0] rowhammer_dma_fifo_rdport_adr;
wire  [513:0] rowhammer_dma_fifo_rdport_dat_r;
wire  [511:0] rowhammer_dma_fifo_fifo_in_payload_data;
wire          rowhammer_dma_fifo_fifo_in_first;
wire          rowhammer_dma_fifo_fifo_in_last;
wire  [511:0] rowhammer_dma_fifo_fifo_out_payload_data;
wire          rowhammer_dma_fifo_fifo_out_first;
wire          rowhammer_dma_fifo_fifo_out_last;
reg           rowhammer_enabled_storage = 1'd0;
reg           rowhammer_enabled_re = 1'd0;
reg    [26:0] rowhammer_address1_storage = 27'd0;
reg           rowhammer_address1_re = 1'd0;
reg    [26:0] rowhammer_address2_storage = 27'd0;
reg           rowhammer_address2_re = 1'd0;
wire   [31:0] rowhammer_count_status;
wire          rowhammer_count_we;
reg           rowhammer_count_re = 1'd0;
reg    [31:0] rowhammer_counter = 32'd0;
reg    [26:0] rowhammer_address = 27'd0;
reg    [29:0] soc_interface1_adr = 30'd0;
reg   [511:0] soc_interface1_dat_w = 512'd0;
wire  [511:0] soc_interface1_dat_r;
reg    [63:0] soc_interface1_sel = 64'd0;
wire          soc_interface1_cyc;
wire          soc_interface1_stb;
reg           soc_interface1_ack = 1'd0;
wire          soc_interface1_we;
wire    [2:0] soc_interface1_cti;
wire    [1:0] soc_interface1_bte;
reg           soc_interface1_err = 1'd0;
reg           soc_sram0_adr_burst = 1'd0;
wire    [3:0] soc_sram0_adr;
wire  [511:0] soc_sram0_dat_r;
reg    [63:0] soc_sram0_we = 64'd0;
wire  [511:0] soc_sram0_dat_w;
wire   [29:0] soc_interface0_ram_bus_adr;
wire   [31:0] soc_interface0_ram_bus_dat_w;
reg    [31:0] soc_interface0_ram_bus_dat_r = 32'd0;
wire    [3:0] soc_interface0_ram_bus_sel;
wire          soc_interface0_ram_bus_cyc;
wire          soc_interface0_ram_bus_stb;
wire          soc_interface0_ram_bus_ack;
wire          soc_interface0_ram_bus_we;
wire    [2:0] soc_interface0_ram_bus_cti;
wire    [1:0] soc_interface0_ram_bus_bte;
wire          soc_interface0_ram_bus_err;
wire   [29:0] soc_interface2_adr;
wire   [31:0] soc_interface2_dat_w;
wire   [31:0] soc_interface2_dat_r;
wire    [3:0] soc_interface2_sel;
wire          soc_interface2_cyc;
wire          soc_interface2_stb;
reg           soc_interface2_ack = 1'd0;
wire          soc_interface2_we;
wire    [2:0] soc_interface2_cti;
wire    [1:0] soc_interface2_bte;
reg           soc_interface2_err = 1'd0;
reg           soc_sram1_adr_burst = 1'd0;
wire    [3:0] soc_sram1_adr;
wire   [31:0] soc_sram1_dat_r;
reg     [3:0] soc_sram1_we = 4'd0;
wire   [31:0] soc_sram1_dat_w;
wire   [29:0] soc_interface1_ram_bus_adr;
wire   [31:0] soc_interface1_ram_bus_dat_w;
wire   [31:0] soc_interface1_ram_bus_dat_r;
wire    [3:0] soc_interface1_ram_bus_sel;
wire          soc_interface1_ram_bus_cyc;
wire          soc_interface1_ram_bus_stb;
wire          soc_interface1_ram_bus_ack;
wire          soc_interface1_ram_bus_we;
wire    [2:0] soc_interface1_ram_bus_cti;
wire    [1:0] soc_interface1_ram_bus_bte;
wire          soc_interface1_ram_bus_err;
wire          dram_wr_port_cmd_valid;
wire          dram_wr_port_cmd_ready;
wire          dram_wr_port_cmd_payload_we;
wire   [26:0] dram_wr_port_cmd_payload_addr;
wire          dram_wr_port_wdata_valid;
wire          dram_wr_port_wdata_ready;
wire  [511:0] dram_wr_port_wdata_payload_data;
wire   [63:0] dram_wr_port_wdata_payload_we;
wire          dram_wr_port_rdata_valid;
wire  [511:0] dram_wr_port_rdata_payload_data;
wire          writer_start;
reg           writer_ready = 1'd0;
wire   [31:0] writer_count;
wire   [31:0] writer_done;
wire   [31:0] writer_mem_mask;
wire   [31:0] writer_data_mask;
wire    [3:0] writer_data_port_adr;
wire  [511:0] writer_data_port_dat_r;
wire    [3:0] writer_addr_port_adr;
wire   [31:0] writer_addr_port_dat_r;
reg           writer_sink_sink_valid = 1'd0;
wire          writer_sink_sink_ready;
wire   [26:0] writer_sink_sink_payload_address;
reg   [511:0] writer_sink_sink_payload_data = 512'd0;
wire          writer_fifo_sink_valid;
wire          writer_fifo_sink_ready;
reg           writer_fifo_sink_first = 1'd0;
reg           writer_fifo_sink_last = 1'd0;
wire  [511:0] writer_fifo_sink_payload_data;
wire          writer_fifo_source_valid;
wire          writer_fifo_source_ready;
wire          writer_fifo_source_first;
wire          writer_fifo_source_last;
wire  [511:0] writer_fifo_source_payload_data;
wire          writer_fifo_syncfifo_we;
wire          writer_fifo_syncfifo_writable;
wire          writer_fifo_syncfifo_re;
wire          writer_fifo_syncfifo_readable;
wire  [513:0] writer_fifo_syncfifo_din;
wire  [513:0] writer_fifo_syncfifo_dout;
reg     [2:0] writer_fifo_level = 3'd0;
reg           writer_fifo_replace = 1'd0;
reg     [1:0] writer_fifo_produce = 2'd0;
reg     [1:0] writer_fifo_consume = 2'd0;
reg     [1:0] writer_fifo_wrport_adr = 2'd0;
wire  [513:0] writer_fifo_wrport_dat_r;
wire          writer_fifo_wrport_we;
wire  [513:0] writer_fifo_wrport_dat_w;
wire          writer_fifo_do_read;
wire    [1:0] writer_fifo_rdport_adr;
wire  [513:0] writer_fifo_rdport_dat_r;
wire  [511:0] writer_fifo_fifo_in_payload_data;
wire          writer_fifo_fifo_in_first;
wire          writer_fifo_fifo_in_last;
wire  [511:0] writer_fifo_fifo_out_payload_data;
wire          writer_fifo_fifo_out_first;
wire          writer_fifo_fifo_out_last;
reg    [31:0] writer_cmd_counter = 32'd0;
wire    [4:0] writer_address;
wire          writer_selected;
wire    [4:0] writer_divisor_mask;
wire   [31:0] writer_selection_mask;
wire    [4:0] writer_i;
reg           writer_n = 1'd0;
reg    [31:0] writer_o = 32'd0;
reg           writer_start_re = 1'd0;
wire          writer_start_r;
reg           writer_start_we = 1'd0;
reg           writer_start_w = 1'd0;
wire          writer_ready_status;
wire          writer_ready_we;
reg           writer_ready_re = 1'd0;
reg    [31:0] writer_count_storage = 32'd0;
reg           writer_count_re = 1'd0;
wire   [31:0] writer_done_status;
wire          writer_done_we;
reg           writer_done_re = 1'd0;
reg    [31:0] writer_mem_mask_storage = 32'd0;
reg           writer_mem_mask_re = 1'd0;
reg    [31:0] writer_data_mask_storage = 32'd0;
reg           writer_data_mask_re = 1'd0;
reg     [4:0] writer_divisor_mask_storage = 5'd0;
reg           writer_divisor_mask_re = 1'd0;
reg    [31:0] writer_selection_mask_storage = 32'd0;
reg           writer_selection_mask_re = 1'd0;
wire          dram_rd_port_cmd_valid;
wire          dram_rd_port_cmd_ready;
wire          dram_rd_port_cmd_payload_we;
wire   [26:0] dram_rd_port_cmd_payload_addr;
wire          dram_rd_port_wdata_ready;
reg   [511:0] dram_rd_port_wdata_payload_data = 512'd0;
reg    [63:0] dram_rd_port_wdata_payload_we = 64'd0;
wire          dram_rd_port_rdata_valid;
wire          dram_rd_port_rdata_ready;
reg           dram_rd_port_rdata_first = 1'd0;
reg           dram_rd_port_rdata_last = 1'd0;
wire  [511:0] dram_rd_port_rdata_payload_data;
wire          reader_start;
reg           reader_ready = 1'd0;
wire   [31:0] reader_count;
wire   [31:0] reader_done;
wire   [31:0] reader_mem_mask;
wire   [31:0] reader_data_mask;
wire    [3:0] reader_data_port_adr;
wire  [511:0] reader_data_port_dat_r;
wire    [3:0] reader_addr_port_adr;
wire   [31:0] reader_addr_port_dat_r;
reg    [31:0] reader_error_count = 32'd0;
wire          reader_skip_fifo;
wire          reader_error_valid;
wire          reader_error_ready;
wire   [31:0] reader_error_payload_offset;
wire  [511:0] reader_error_payload_data;
wire  [511:0] reader_error_payload_expected;
reg           reader_enable = 1'd1;
reg           reader_sink_sink_valid = 1'd0;
wire          reader_sink_sink_ready;
wire   [26:0] reader_sink_sink_payload_address;
wire          reader_source_source_valid;
reg           reader_source_source_ready = 1'd0;
wire          reader_source_source_first;
wire          reader_source_source_last;
wire  [511:0] reader_source_source_payload_data;
wire          reader_request_enable;
wire          reader_request_issued;
wire          reader_data_dequeued;
reg     [2:0] reader_rsv_level = 3'd0;
wire          reader_fifo_sink_valid;
wire          reader_fifo_sink_ready;
wire          reader_fifo_sink_first;
wire          reader_fifo_sink_last;
wire  [511:0] reader_fifo_sink_payload_data;
wire          reader_fifo_source_valid;
wire          reader_fifo_source_ready;
wire          reader_fifo_source_first;
wire          reader_fifo_source_last;
wire  [511:0] reader_fifo_source_payload_data;
wire          reader_fifo_syncfifo_we;
wire          reader_fifo_syncfifo_writable;
wire          reader_fifo_syncfifo_re;
wire          reader_fifo_syncfifo_readable;
wire  [513:0] reader_fifo_syncfifo_din;
wire  [513:0] reader_fifo_syncfifo_dout;
reg     [2:0] reader_fifo_level = 3'd0;
reg           reader_fifo_replace = 1'd0;
reg     [1:0] reader_fifo_produce = 2'd0;
reg     [1:0] reader_fifo_consume = 2'd0;
reg     [1:0] reader_fifo_wrport_adr = 2'd0;
wire  [513:0] reader_fifo_wrport_dat_r;
wire          reader_fifo_wrport_we;
wire  [513:0] reader_fifo_wrport_dat_w;
wire          reader_fifo_do_read;
wire    [1:0] reader_fifo_rdport_adr;
wire  [513:0] reader_fifo_rdport_dat_r;
wire  [511:0] reader_fifo_fifo_in_payload_data;
wire          reader_fifo_fifo_in_first;
wire          reader_fifo_fifo_in_last;
wire  [511:0] reader_fifo_fifo_out_payload_data;
wire          reader_fifo_fifo_out_first;
wire          reader_fifo_fifo_out_last;
reg           reader_address_fifo_sink_valid = 1'd0;
wire          reader_address_fifo_sink_ready;
reg           reader_address_fifo_sink_first = 1'd0;
reg           reader_address_fifo_sink_last = 1'd0;
reg    [26:0] reader_address_fifo_sink_payload_address = 27'd0;
wire          reader_address_fifo_source_valid;
reg           reader_address_fifo_source_ready = 1'd0;
wire          reader_address_fifo_source_first;
wire          reader_address_fifo_source_last;
wire   [26:0] reader_address_fifo_source_payload_address;
wire          reader_address_fifo_syncfifo_we;
wire          reader_address_fifo_syncfifo_writable;
wire          reader_address_fifo_syncfifo_re;
wire          reader_address_fifo_syncfifo_readable;
wire   [28:0] reader_address_fifo_syncfifo_din;
wire   [28:0] reader_address_fifo_syncfifo_dout;
reg     [2:0] reader_address_fifo_level = 3'd0;
reg           reader_address_fifo_replace = 1'd0;
reg     [1:0] reader_address_fifo_produce = 2'd0;
reg     [1:0] reader_address_fifo_consume = 2'd0;
reg     [1:0] reader_address_fifo_wrport_adr = 2'd0;
wire   [28:0] reader_address_fifo_wrport_dat_r;
wire          reader_address_fifo_wrport_we;
wire   [28:0] reader_address_fifo_wrport_dat_w;
wire          reader_address_fifo_do_read;
wire    [1:0] reader_address_fifo_rdport_adr;
wire   [28:0] reader_address_fifo_rdport_dat_r;
wire   [26:0] reader_address_fifo_fifo_in_payload_address;
wire          reader_address_fifo_fifo_in_first;
wire          reader_address_fifo_fifo_in_last;
wire   [26:0] reader_address_fifo_fifo_out_payload_address;
wire          reader_address_fifo_fifo_out_first;
wire          reader_address_fifo_fifo_out_last;
reg    [31:0] reader_counter_addr = 32'd0;
reg    [31:0] reader_counter_gen = 32'd0;
reg           reader_error_fifo_sink_valid = 1'd0;
wire          reader_error_fifo_sink_ready;
reg           reader_error_fifo_sink_first = 1'd0;
reg           reader_error_fifo_sink_last = 1'd0;
reg    [31:0] reader_error_fifo_sink_payload_offset = 32'd0;
reg   [511:0] reader_error_fifo_sink_payload_data = 512'd0;
reg   [511:0] reader_error_fifo_sink_payload_expected = 512'd0;
wire          reader_error_fifo_source_valid;
wire          reader_error_fifo_source_ready;
wire          reader_error_fifo_source_first;
wire          reader_error_fifo_source_last;
wire   [31:0] reader_error_fifo_source_payload_offset;
wire  [511:0] reader_error_fifo_source_payload_data;
wire  [511:0] reader_error_fifo_source_payload_expected;
wire          reader_error_fifo_syncfifo_we;
wire          reader_error_fifo_syncfifo_writable;
wire          reader_error_fifo_syncfifo_re;
wire          reader_error_fifo_syncfifo_readable;
wire  [1057:0] reader_error_fifo_syncfifo_din;
wire  [1057:0] reader_error_fifo_syncfifo_dout;
reg     [1:0] reader_error_fifo_level = 2'd0;
reg           reader_error_fifo_replace = 1'd0;
reg           reader_error_fifo_produce = 1'd0;
reg           reader_error_fifo_consume = 1'd0;
reg           reader_error_fifo_wrport_adr = 1'd0;
wire  [1057:0] reader_error_fifo_wrport_dat_r;
wire          reader_error_fifo_wrport_we;
wire  [1057:0] reader_error_fifo_wrport_dat_w;
wire          reader_error_fifo_do_read;
wire          reader_error_fifo_rdport_adr;
wire  [1057:0] reader_error_fifo_rdport_dat_r;
wire   [31:0] reader_error_fifo_fifo_in_payload_offset;
wire  [511:0] reader_error_fifo_fifo_in_payload_data;
wire  [511:0] reader_error_fifo_fifo_in_payload_expected;
wire          reader_error_fifo_fifo_in_first;
wire          reader_error_fifo_fifo_in_last;
wire   [31:0] reader_error_fifo_fifo_out_payload_offset;
wire  [511:0] reader_error_fifo_fifo_out_payload_data;
wire  [511:0] reader_error_fifo_fifo_out_payload_expected;
wire          reader_error_fifo_fifo_out_first;
wire          reader_error_fifo_fifo_out_last;
reg   [511:0] reader_data_expected = 512'd0;
wire    [4:0] reader_address;
wire          reader_selected;
wire    [4:0] reader_divisor_mask;
wire   [31:0] reader_selection_mask;
wire    [4:0] reader_i;
reg           reader_n = 1'd0;
reg    [31:0] reader_o = 32'd0;
reg           reader_start_re = 1'd0;
wire          reader_start_r;
reg           reader_start_we = 1'd0;
reg           reader_start_w = 1'd0;
wire          reader_ready_status;
wire          reader_ready_we;
reg           reader_ready_re = 1'd0;
reg    [31:0] reader_count_storage = 32'd0;
reg           reader_count_re = 1'd0;
wire   [31:0] reader_done_status;
wire          reader_done_we;
reg           reader_done_re = 1'd0;
reg    [31:0] reader_mem_mask_storage = 32'd0;
reg           reader_mem_mask_re = 1'd0;
reg    [31:0] reader_data_mask_storage = 32'd0;
reg           reader_data_mask_re = 1'd0;
reg     [4:0] reader_divisor_mask_storage = 5'd0;
reg           reader_divisor_mask_re = 1'd0;
reg    [31:0] reader_selection_mask_storage = 32'd0;
reg           reader_selection_mask_re = 1'd0;
wire   [31:0] reader_error_count_status;
wire          reader_error_count_we;
reg           reader_error_count_re = 1'd0;
reg           reader_skip_fifo_storage = 1'd0;
reg           reader_skip_fifo_re = 1'd0;
wire   [31:0] reader_error_offset_status;
wire          reader_error_offset_we;
reg           reader_error_offset_re = 1'd0;
wire  [511:0] reader_error_data_status;
wire          reader_error_data_we;
reg           reader_error_data_re = 1'd0;
wire  [511:0] reader_error_expected_status;
wire          reader_error_expected_we;
reg           reader_error_expected_re = 1'd0;
wire          reader_error_ready_status;
wire          reader_error_ready_we;
reg           reader_error_ready_re = 1'd0;
reg           reader_error_continue_re = 1'd0;
wire          reader_error_continue_r;
reg           reader_error_continue_we = 1'd0;
reg           reader_error_continue_w = 1'd0;
wire   [29:0] soc_interface3_adr;
wire   [31:0] soc_interface3_dat_w;
wire   [31:0] soc_interface3_dat_r;
wire    [3:0] soc_interface3_sel;
wire          soc_interface3_cyc;
wire          soc_interface3_stb;
reg           soc_interface3_ack = 1'd0;
wire          soc_interface3_we;
wire    [2:0] soc_interface3_cti;
wire    [1:0] soc_interface3_bte;
reg           soc_interface3_err = 1'd0;
reg           soc_sram2_adr_burst = 1'd0;
wire   [12:0] soc_sram2_adr;
wire   [31:0] soc_sram2_dat_r;
reg     [3:0] soc_sram2_we = 4'd0;
wire   [31:0] soc_sram2_dat_w;
wire   [29:0] soc_interface2_ram_bus_adr;
wire   [31:0] soc_interface2_ram_bus_dat_w;
wire   [31:0] soc_interface2_ram_bus_dat_r;
wire    [3:0] soc_interface2_ram_bus_sel;
wire          soc_interface2_ram_bus_cyc;
wire          soc_interface2_ram_bus_stb;
wire          soc_interface2_ram_bus_ack;
wire          soc_interface2_ram_bus_we;
wire    [2:0] soc_interface2_ram_bus_cti;
wire    [1:0] soc_interface2_ram_bus_bte;
wire          soc_interface2_ram_bus_err;
reg    [29:0] soc_interface4_adr = 30'd0;
reg   [511:0] soc_interface4_dat_w = 512'd0;
wire  [511:0] soc_interface4_dat_r;
reg    [63:0] soc_interface4_sel = 64'd0;
wire          soc_interface4_cyc;
wire          soc_interface4_stb;
reg           soc_interface4_ack = 1'd0;
wire          soc_interface4_we;
wire    [2:0] soc_interface4_cti;
wire    [1:0] soc_interface4_bte;
reg           soc_interface4_err = 1'd0;
reg           soc_sram3_adr_burst = 1'd0;
wire    [3:0] soc_sram3_adr;
wire  [511:0] soc_sram3_dat_r;
wire   [29:0] soc_interface3_ram_bus_adr;
wire   [31:0] soc_interface3_ram_bus_dat_w;
reg    [31:0] soc_interface3_ram_bus_dat_r = 32'd0;
wire    [3:0] soc_interface3_ram_bus_sel;
wire          soc_interface3_ram_bus_cyc;
wire          soc_interface3_ram_bus_stb;
wire          soc_interface3_ram_bus_ack;
wire          soc_interface3_ram_bus_we;
wire    [2:0] soc_interface3_ram_bus_cti;
wire    [1:0] soc_interface3_ram_bus_bte;
wire          soc_interface3_ram_bus_err;
reg           dfi_switch_wants_dfi = 1'd0;
reg           dfi_switch_dfi_ready = 1'd0;
reg    [31:0] dfi_switch_counter = 32'd0;
wire          dfi_switch_refresh;
wire   [31:0] dfi_switch_at_refresh;
reg    [31:0] refresh_count_status = 32'd0;
wire          refresh_count_we;
reg           refresh_count_re = 1'd0;
reg    [31:0] at_refresh_storage = 32'd0;
reg           at_refresh_re = 1'd0;
reg           refresh_update_re = 1'd0;
wire          refresh_update_r;
reg           refresh_update_we = 1'd0;
reg           refresh_update_w = 1'd0;
reg           pe_ongoing_is_ongoing = 1'd0;
reg           mc_ongoing_is_ongoing = 1'd0;
reg           mc_ongoing_d = 1'd0;
wire          payload_executor_start;
reg           payload_executor_executing = 1'd0;
reg           payload_executor_ready = 1'd0;
reg    [12:0] payload_executor_program_counter = 13'd0;
reg    [11:0] payload_executor_loop_counter = 12'd0;
reg    [28:0] payload_executor_idle_counter = 29'd0;
reg     [3:0] payload_executor_scratchpad_counter = 4'd0;
reg           payload_executor_scratchpad_overflow = 1'd0;
reg     [3:0] payload_executor_scratchpad_adr = 4'd0;
wire  [511:0] payload_executor_scratchpad_dat_r;
reg           payload_executor_scratchpad_we = 1'd0;
reg   [511:0] payload_executor_scratchpad_dat_w = 512'd0;
reg           payload_executor_scratchpad_reset = 1'd0;
wire   [31:0] payload_executor_instruction;
reg    [12:0] payload_executor_fetch_address = 13'd0;
wire   [12:0] payload_executor_payload_port_adr;
wire   [31:0] payload_executor_payload_port_dat_r;
wire    [2:0] payload_executor_decoder_op_code;
reg    [28:0] payload_executor_decoder_timeslice = 29'd0;
wire   [22:0] payload_executor_decoder_address;
wire          payload_executor_decoder_cas;
wire          payload_executor_decoder_ras;
wire          payload_executor_decoder_we;
wire    [3:0] payload_executor_decoder_dfi_bank;
wire   [15:0] payload_executor_decoder_dfi_address;
wire   [11:0] payload_executor_decoder_loop_count;
wire   [16:0] payload_executor_decoder_loop_jump;
wire          payload_executor_decoder_stop;
reg           payload_executor_i = 1'd0;
reg           payload_executor_n = 1'd0;
reg           payload_executor_o = 1'd0;
reg     [1:0] payload_executor_phase = 2'd0;
reg           payload_executor_exec = 1'd0;
reg           payloadexecutor_start_re = 1'd0;
wire          payloadexecutor_start_r;
reg           payloadexecutor_start_we = 1'd0;
reg           payloadexecutor_start_w = 1'd0;
wire          payloadexecutor_ready;
wire          payloadexecutor_overflow;
reg     [1:0] payloadexecutor_status_status = 2'd0;
wire          payloadexecutor_status_we;
reg           payloadexecutor_status_re = 1'd0;
wire    [3:0] payloadexecutor_read_count_status;
wire          payloadexecutor_read_count_we;
reg           payloadexecutor_read_count_re = 1'd0;
wire          scl;
wire          oe;
wire          sda0;
reg     [2:0] _w_storage = 3'd5;
reg           _w_re = 1'd0;
wire          sda1;
wire          _r_status;
wire          _r_we;
reg           _r_re = 1'd0;
wire          axi_ps_aw_valid;
reg           axi_ps_aw_ready = 1'd0;
reg           axi_ps_aw_first = 1'd0;
reg           axi_ps_aw_last = 1'd0;
wire   [39:0] axi_ps_aw_payload_addr;
wire    [1:0] axi_ps_aw_payload_burst;
wire    [7:0] axi_ps_aw_payload_len;
wire    [2:0] axi_ps_aw_payload_size;
wire          axi_ps_aw_payload_lock;
wire    [2:0] axi_ps_aw_payload_prot;
wire    [3:0] axi_ps_aw_payload_cache;
wire    [3:0] axi_ps_aw_payload_qos;
reg     [3:0] axi_ps_aw_payload_region = 4'd0;
wire   [15:0] axi_ps_aw_param_id;
reg           axi_ps_aw_param_dest = 1'd0;
reg           axi_ps_aw_param_user = 1'd0;
wire          axi_ps_w_valid;
reg           axi_ps_w_ready = 1'd0;
wire          axi_ps_w_last;
wire   [31:0] axi_ps_w_payload_data;
wire    [3:0] axi_ps_w_payload_strb;
reg           axi_ps_b_valid = 1'd0;
wire          axi_ps_b_ready;
reg     [1:0] axi_ps_b_payload_resp = 2'd0;
reg    [15:0] axi_ps_b_param_id = 16'd0;
wire          axi_ps_ar_valid;
reg           axi_ps_ar_ready = 1'd0;
reg           axi_ps_ar_first = 1'd0;
reg           axi_ps_ar_last = 1'd0;
wire   [39:0] axi_ps_ar_payload_addr;
wire    [1:0] axi_ps_ar_payload_burst;
wire    [7:0] axi_ps_ar_payload_len;
wire    [2:0] axi_ps_ar_payload_size;
wire          axi_ps_ar_payload_lock;
wire    [2:0] axi_ps_ar_payload_prot;
wire    [3:0] axi_ps_ar_payload_cache;
wire    [3:0] axi_ps_ar_payload_qos;
reg     [3:0] axi_ps_ar_payload_region = 4'd0;
wire   [15:0] axi_ps_ar_param_id;
reg           axi_ps_ar_param_dest = 1'd0;
reg           axi_ps_ar_param_user = 1'd0;
reg           axi_ps_r_valid = 1'd0;
wire          axi_ps_r_ready;
reg           axi_ps_r_last = 1'd0;
reg     [1:0] axi_ps_r_payload_resp = 2'd0;
reg    [31:0] axi_ps_r_payload_data = 32'd0;
reg    [15:0] axi_ps_r_param_id = 16'd0;
reg           axi_lite_ps_aw_valid = 1'd0;
reg           axi_lite_ps_aw_ready = 1'd0;
reg    [39:0] axi_lite_ps_aw_payload_addr = 40'd0;
reg           axi_lite_ps_w_valid = 1'd0;
reg           axi_lite_ps_w_ready = 1'd0;
reg    [31:0] axi_lite_ps_w_payload_data = 32'd0;
reg     [3:0] axi_lite_ps_w_payload_strb = 4'd0;
reg           axi_lite_ps_b_valid = 1'd0;
wire          axi_lite_ps_b_ready;
reg     [1:0] axi_lite_ps_b_payload_resp = 2'd0;
reg           axi_lite_ps_ar_valid = 1'd0;
reg           axi_lite_ps_ar_ready = 1'd0;
reg    [39:0] axi_lite_ps_ar_payload_addr = 40'd0;
reg           axi_lite_ps_r_valid = 1'd0;
reg           axi_lite_ps_r_ready = 1'd0;
reg     [1:0] axi_lite_ps_r_payload_resp = 2'd0;
reg    [31:0] axi_lite_ps_r_payload_data = 32'd0;
reg           axi2axilite_ax_burst_valid = 1'd0;
wire          axi2axilite_ax_burst_ready;
reg           axi2axilite_ax_burst_first = 1'd0;
reg           axi2axilite_ax_burst_last = 1'd0;
reg    [39:0] axi2axilite_ax_burst_payload_addr = 40'd0;
reg     [1:0] axi2axilite_ax_burst_payload_burst = 2'd0;
reg     [7:0] axi2axilite_ax_burst_payload_len = 8'd0;
reg     [2:0] axi2axilite_ax_burst_payload_size = 3'd0;
reg           axi2axilite_ax_burst_payload_lock = 1'd0;
reg     [2:0] axi2axilite_ax_burst_payload_prot = 3'd0;
reg     [3:0] axi2axilite_ax_burst_payload_cache = 4'd0;
reg     [3:0] axi2axilite_ax_burst_payload_qos = 4'd0;
reg     [3:0] axi2axilite_ax_burst_payload_region = 4'd0;
reg    [15:0] axi2axilite_ax_burst_param_id = 16'd0;
reg           axi2axilite_ax_burst_param_dest = 1'd0;
reg           axi2axilite_ax_burst_param_user = 1'd0;
wire          axi2axilite_ax_beat_valid;
reg           axi2axilite_ax_beat_ready = 1'd0;
wire          axi2axilite_ax_beat_first;
wire          axi2axilite_ax_beat_last;
wire   [39:0] axi2axilite_ax_beat_payload_addr;
wire   [15:0] axi2axilite_ax_beat_param_id;
wire          axi2axilite_sink_sink_valid;
wire          axi2axilite_sink_sink_ready;
wire          axi2axilite_sink_sink_first;
wire          axi2axilite_sink_sink_last;
wire   [39:0] axi2axilite_sink_sink_payload_addr;
wire    [1:0] axi2axilite_sink_sink_payload_burst;
wire    [7:0] axi2axilite_sink_sink_payload_len;
wire    [2:0] axi2axilite_sink_sink_payload_size;
wire          axi2axilite_sink_sink_payload_lock;
wire    [2:0] axi2axilite_sink_sink_payload_prot;
wire    [3:0] axi2axilite_sink_sink_payload_cache;
wire    [3:0] axi2axilite_sink_sink_payload_qos;
wire    [3:0] axi2axilite_sink_sink_payload_region;
wire   [15:0] axi2axilite_sink_sink_param_id;
wire          axi2axilite_sink_sink_param_dest;
wire          axi2axilite_sink_sink_param_user;
wire          axi2axilite_source_source_valid;
reg           axi2axilite_source_source_ready = 1'd0;
wire          axi2axilite_source_source_first;
wire          axi2axilite_source_source_last;
wire   [39:0] axi2axilite_source_source_payload_addr;
wire    [1:0] axi2axilite_source_source_payload_burst;
wire    [7:0] axi2axilite_source_source_payload_len;
wire    [2:0] axi2axilite_source_source_payload_size;
wire          axi2axilite_source_source_payload_lock;
wire    [2:0] axi2axilite_source_source_payload_prot;
wire    [3:0] axi2axilite_source_source_payload_cache;
wire    [3:0] axi2axilite_source_source_payload_qos;
wire    [3:0] axi2axilite_source_source_payload_region;
wire   [15:0] axi2axilite_source_source_param_id;
wire          axi2axilite_source_source_param_dest;
wire          axi2axilite_source_source_param_user;
wire          axi2axilite_pipe_valid_sink_valid;
wire          axi2axilite_pipe_valid_sink_ready;
wire          axi2axilite_pipe_valid_sink_first;
wire          axi2axilite_pipe_valid_sink_last;
wire   [39:0] axi2axilite_pipe_valid_sink_payload_addr;
wire    [1:0] axi2axilite_pipe_valid_sink_payload_burst;
wire    [7:0] axi2axilite_pipe_valid_sink_payload_len;
wire    [2:0] axi2axilite_pipe_valid_sink_payload_size;
wire          axi2axilite_pipe_valid_sink_payload_lock;
wire    [2:0] axi2axilite_pipe_valid_sink_payload_prot;
wire    [3:0] axi2axilite_pipe_valid_sink_payload_cache;
wire    [3:0] axi2axilite_pipe_valid_sink_payload_qos;
wire    [3:0] axi2axilite_pipe_valid_sink_payload_region;
wire   [15:0] axi2axilite_pipe_valid_sink_param_id;
wire          axi2axilite_pipe_valid_sink_param_dest;
wire          axi2axilite_pipe_valid_sink_param_user;
reg           axi2axilite_pipe_valid_source_valid = 1'd0;
wire          axi2axilite_pipe_valid_source_ready;
reg           axi2axilite_pipe_valid_source_first = 1'd0;
reg           axi2axilite_pipe_valid_source_last = 1'd0;
reg    [39:0] axi2axilite_pipe_valid_source_payload_addr = 40'd0;
reg     [1:0] axi2axilite_pipe_valid_source_payload_burst = 2'd0;
reg     [7:0] axi2axilite_pipe_valid_source_payload_len = 8'd0;
reg     [2:0] axi2axilite_pipe_valid_source_payload_size = 3'd0;
reg           axi2axilite_pipe_valid_source_payload_lock = 1'd0;
reg     [2:0] axi2axilite_pipe_valid_source_payload_prot = 3'd0;
reg     [3:0] axi2axilite_pipe_valid_source_payload_cache = 4'd0;
reg     [3:0] axi2axilite_pipe_valid_source_payload_qos = 4'd0;
reg     [3:0] axi2axilite_pipe_valid_source_payload_region = 4'd0;
reg    [15:0] axi2axilite_pipe_valid_source_param_id = 16'd0;
reg           axi2axilite_pipe_valid_source_param_dest = 1'd0;
reg           axi2axilite_pipe_valid_source_param_user = 1'd0;
reg     [7:0] axi2axilite_beat_count = 8'd0;
wire   [11:0] axi2axilite_beat_size;
reg  signed  [12:0] axi2axilite_beat_offset = 13'd0;
wire   [11:0] axi2axilite_beat_wrap;
reg           axi2axilite_cmd_done = 1'd0;
reg           axi2axilite_last_ar_aw_n = 1'd0;
reg    [37:0] wb_ps_adr = 38'd0;
reg    [31:0] wb_ps_dat_w = 32'd0;
wire   [31:0] wb_ps_dat_r;
reg     [3:0] wb_ps_sel = 4'd0;
reg           wb_ps_cyc = 1'd0;
reg           wb_ps_stb = 1'd0;
wire          wb_ps_ack;
reg           wb_ps_we = 1'd0;
reg     [2:0] wb_ps_cti = 3'd0;
reg     [1:0] wb_ps_bte = 2'd0;
wire          wb_ps_err;
reg    [31:0] axilite2wishbone_data = 32'd0;
wire   [39:0] axilite2wishbone_r_addr;
wire   [39:0] axilite2wishbone_w_addr;
reg           axilite2wishbone_last_ar_aw_n = 1'd0;
reg    [13:0] soc_adr = 14'd0;
reg           soc_we = 1'd0;
reg    [31:0] soc_dat_w = 32'd0;
wire   [31:0] soc_dat_r;
wire   [29:0] soc_wishbone_adr;
wire   [31:0] soc_wishbone_dat_w;
reg    [31:0] soc_wishbone_dat_r = 32'd0;
wire    [3:0] soc_wishbone_sel;
wire          soc_wishbone_cyc;
wire          soc_wishbone_stb;
reg           soc_wishbone_ack = 1'd0;
wire          soc_wishbone_we;
wire    [2:0] soc_wishbone_cti;
wire    [1:0] soc_wishbone_bte;
reg           soc_wishbone_err = 1'd0;
wire   [29:0] shared_adr;
wire   [31:0] shared_dat_w;
reg    [31:0] shared_dat_r = 32'd0;
wire    [3:0] shared_sel;
wire          shared_cyc;
wire          shared_stb;
reg           shared_ack = 1'd0;
wire          shared_we;
wire    [2:0] shared_cti;
wire    [1:0] shared_bte;
wire          shared_err;
wire    [3:0] request;
reg     [1:0] grant = 2'd0;
wire          ce;
reg     [7:0] slave_sel = 8'd0;
reg     [7:0] slave_sel_r = 8'd0;
reg           error = 1'd0;
wire          wait_1;
wire          done;
reg    [19:0] count = 20'd1000000;
wire   [13:0] csr_bankarray_interface0_bank_bus_adr;
wire          csr_bankarray_interface0_bank_bus_we;
wire   [31:0] csr_bankarray_interface0_bank_bus_dat_w;
reg    [31:0] csr_bankarray_interface0_bank_bus_dat_r = 32'd0;
reg           csr_bankarray_csrbank0_refresh0_re = 1'd0;
wire          csr_bankarray_csrbank0_refresh0_r;
reg           csr_bankarray_csrbank0_refresh0_we = 1'd0;
wire          csr_bankarray_csrbank0_refresh0_w;
wire          csr_bankarray_csrbank0_sel;
wire   [13:0] csr_bankarray_interface1_bank_bus_adr;
wire          csr_bankarray_interface1_bank_bus_we;
wire   [31:0] csr_bankarray_interface1_bank_bus_dat_w;
reg    [31:0] csr_bankarray_interface1_bank_bus_dat_r = 32'd0;
reg           csr_bankarray_csrbank1_reset0_re = 1'd0;
wire    [1:0] csr_bankarray_csrbank1_reset0_r;
reg           csr_bankarray_csrbank1_reset0_we = 1'd0;
wire    [1:0] csr_bankarray_csrbank1_reset0_w;
reg           csr_bankarray_csrbank1_scratch0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank1_scratch0_r;
reg           csr_bankarray_csrbank1_scratch0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank1_scratch0_w;
reg           csr_bankarray_csrbank1_bus_errors_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank1_bus_errors_r;
reg           csr_bankarray_csrbank1_bus_errors_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank1_bus_errors_w;
wire          csr_bankarray_csrbank1_sel;
wire   [13:0] csr_bankarray_interface2_bank_bus_adr;
wire          csr_bankarray_interface2_bank_bus_we;
wire   [31:0] csr_bankarray_interface2_bank_bus_dat_w;
reg    [31:0] csr_bankarray_interface2_bank_bus_dat_r = 32'd0;
reg           csr_bankarray_csrbank2_init_done0_re = 1'd0;
wire          csr_bankarray_csrbank2_init_done0_r;
reg           csr_bankarray_csrbank2_init_done0_we = 1'd0;
wire          csr_bankarray_csrbank2_init_done0_w;
reg           csr_bankarray_csrbank2_init_error0_re = 1'd0;
wire          csr_bankarray_csrbank2_init_error0_r;
reg           csr_bankarray_csrbank2_init_error0_we = 1'd0;
wire          csr_bankarray_csrbank2_init_error0_w;
wire          csr_bankarray_csrbank2_sel;
wire   [13:0] csr_bankarray_interface3_bank_bus_adr;
wire          csr_bankarray_interface3_bank_bus_we;
wire   [31:0] csr_bankarray_interface3_bank_bus_dat_w;
reg    [31:0] csr_bankarray_interface3_bank_bus_dat_r = 32'd0;
reg           csr_bankarray_csrbank3_rst0_re = 1'd0;
wire          csr_bankarray_csrbank3_rst0_r;
reg           csr_bankarray_csrbank3_rst0_we = 1'd0;
wire          csr_bankarray_csrbank3_rst0_w;
reg           csr_bankarray_csrbank3_en_vtc0_re = 1'd0;
wire          csr_bankarray_csrbank3_en_vtc0_r;
reg           csr_bankarray_csrbank3_en_vtc0_we = 1'd0;
wire          csr_bankarray_csrbank3_en_vtc0_w;
reg           csr_bankarray_csrbank3_half_sys8x_taps_re = 1'd0;
wire    [8:0] csr_bankarray_csrbank3_half_sys8x_taps_r;
reg           csr_bankarray_csrbank3_half_sys8x_taps_we = 1'd0;
wire    [8:0] csr_bankarray_csrbank3_half_sys8x_taps_w;
reg           csr_bankarray_csrbank3_wlevel_en0_re = 1'd0;
wire          csr_bankarray_csrbank3_wlevel_en0_r;
reg           csr_bankarray_csrbank3_wlevel_en0_we = 1'd0;
wire          csr_bankarray_csrbank3_wlevel_en0_w;
reg           csr_bankarray_csrbank3_cdly_value_re = 1'd0;
wire    [8:0] csr_bankarray_csrbank3_cdly_value_r;
reg           csr_bankarray_csrbank3_cdly_value_we = 1'd0;
wire    [8:0] csr_bankarray_csrbank3_cdly_value_w;
reg           csr_bankarray_csrbank3_dly_sel0_re = 1'd0;
wire    [7:0] csr_bankarray_csrbank3_dly_sel0_r;
reg           csr_bankarray_csrbank3_dly_sel0_we = 1'd0;
wire    [7:0] csr_bankarray_csrbank3_dly_sel0_w;
reg           csr_bankarray_csrbank3_wdly_dqs_inc_count_re = 1'd0;
wire    [8:0] csr_bankarray_csrbank3_wdly_dqs_inc_count_r;
reg           csr_bankarray_csrbank3_wdly_dqs_inc_count_we = 1'd0;
wire    [8:0] csr_bankarray_csrbank3_wdly_dqs_inc_count_w;
reg           csr_bankarray_csrbank3_rdphase0_re = 1'd0;
wire    [1:0] csr_bankarray_csrbank3_rdphase0_r;
reg           csr_bankarray_csrbank3_rdphase0_we = 1'd0;
wire    [1:0] csr_bankarray_csrbank3_rdphase0_w;
reg           csr_bankarray_csrbank3_wrphase0_re = 1'd0;
wire    [1:0] csr_bankarray_csrbank3_wrphase0_r;
reg           csr_bankarray_csrbank3_wrphase0_we = 1'd0;
wire    [1:0] csr_bankarray_csrbank3_wrphase0_w;
wire          csr_bankarray_csrbank3_sel;
wire   [13:0] csr_bankarray_interface4_bank_bus_adr;
wire          csr_bankarray_interface4_bank_bus_we;
wire   [31:0] csr_bankarray_interface4_bank_bus_dat_w;
reg    [31:0] csr_bankarray_interface4_bank_bus_dat_r = 32'd0;
reg           csr_bankarray_csrbank4_refresh_count_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank4_refresh_count_r;
reg           csr_bankarray_csrbank4_refresh_count_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank4_refresh_count_w;
reg           csr_bankarray_csrbank4_at_refresh0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank4_at_refresh0_r;
reg           csr_bankarray_csrbank4_at_refresh0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank4_at_refresh0_w;
wire          csr_bankarray_csrbank4_sel;
wire   [13:0] csr_bankarray_interface5_bank_bus_adr;
wire          csr_bankarray_interface5_bank_bus_we;
wire   [31:0] csr_bankarray_interface5_bank_bus_dat_w;
reg    [31:0] csr_bankarray_interface5_bank_bus_dat_r = 32'd0;
reg           csr_bankarray_csrbank5_w0_re = 1'd0;
wire    [2:0] csr_bankarray_csrbank5_w0_r;
reg           csr_bankarray_csrbank5_w0_we = 1'd0;
wire    [2:0] csr_bankarray_csrbank5_w0_w;
reg           csr_bankarray_csrbank5_r_re = 1'd0;
wire          csr_bankarray_csrbank5_r_r;
reg           csr_bankarray_csrbank5_r_we = 1'd0;
wire          csr_bankarray_csrbank5_r_w;
wire          csr_bankarray_csrbank5_sel;
wire   [13:0] csr_bankarray_sram_bus_adr;
wire          csr_bankarray_sram_bus_we;
wire   [31:0] csr_bankarray_sram_bus_dat_w;
reg    [31:0] csr_bankarray_sram_bus_dat_r = 32'd0;
wire    [6:0] csr_bankarray_adr;
wire    [7:0] csr_bankarray_dat_r;
wire          csr_bankarray_sel;
reg           csr_bankarray_sel_r = 1'd0;
wire   [13:0] csr_bankarray_interface6_bank_bus_adr;
wire          csr_bankarray_interface6_bank_bus_we;
wire   [31:0] csr_bankarray_interface6_bank_bus_dat_w;
reg    [31:0] csr_bankarray_interface6_bank_bus_dat_r = 32'd0;
reg           csr_bankarray_csrbank6_out0_re = 1'd0;
wire    [3:0] csr_bankarray_csrbank6_out0_r;
reg           csr_bankarray_csrbank6_out0_we = 1'd0;
wire    [3:0] csr_bankarray_csrbank6_out0_w;
wire          csr_bankarray_csrbank6_sel;
wire   [13:0] csr_bankarray_interface7_bank_bus_adr;
wire          csr_bankarray_interface7_bank_bus_we;
wire   [31:0] csr_bankarray_interface7_bank_bus_dat_w;
reg    [31:0] csr_bankarray_interface7_bank_bus_dat_r = 32'd0;
reg           csr_bankarray_csrbank7_status_re = 1'd0;
wire    [1:0] csr_bankarray_csrbank7_status_r;
reg           csr_bankarray_csrbank7_status_we = 1'd0;
wire    [1:0] csr_bankarray_csrbank7_status_w;
reg           csr_bankarray_csrbank7_read_count_re = 1'd0;
wire    [3:0] csr_bankarray_csrbank7_read_count_r;
reg           csr_bankarray_csrbank7_read_count_we = 1'd0;
wire    [3:0] csr_bankarray_csrbank7_read_count_w;
wire          csr_bankarray_csrbank7_sel;
wire   [13:0] csr_bankarray_interface8_bank_bus_adr;
wire          csr_bankarray_interface8_bank_bus_we;
wire   [31:0] csr_bankarray_interface8_bank_bus_dat_w;
reg    [31:0] csr_bankarray_interface8_bank_bus_dat_r = 32'd0;
reg           csr_bankarray_csrbank8_ready_re = 1'd0;
wire          csr_bankarray_csrbank8_ready_r;
reg           csr_bankarray_csrbank8_ready_we = 1'd0;
wire          csr_bankarray_csrbank8_ready_w;
reg           csr_bankarray_csrbank8_count0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank8_count0_r;
reg           csr_bankarray_csrbank8_count0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank8_count0_w;
reg           csr_bankarray_csrbank8_done_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank8_done_r;
reg           csr_bankarray_csrbank8_done_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank8_done_w;
reg           csr_bankarray_csrbank8_mem_mask0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank8_mem_mask0_r;
reg           csr_bankarray_csrbank8_mem_mask0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank8_mem_mask0_w;
reg           csr_bankarray_csrbank8_data_mask0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank8_data_mask0_r;
reg           csr_bankarray_csrbank8_data_mask0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank8_data_mask0_w;
reg           csr_bankarray_csrbank8_inverter_divisor_mask0_re = 1'd0;
wire    [4:0] csr_bankarray_csrbank8_inverter_divisor_mask0_r;
reg           csr_bankarray_csrbank8_inverter_divisor_mask0_we = 1'd0;
wire    [4:0] csr_bankarray_csrbank8_inverter_divisor_mask0_w;
reg           csr_bankarray_csrbank8_inverter_selection_mask0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank8_inverter_selection_mask0_r;
reg           csr_bankarray_csrbank8_inverter_selection_mask0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank8_inverter_selection_mask0_w;
reg           csr_bankarray_csrbank8_error_count_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank8_error_count_r;
reg           csr_bankarray_csrbank8_error_count_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank8_error_count_w;
reg           csr_bankarray_csrbank8_skip_fifo0_re = 1'd0;
wire          csr_bankarray_csrbank8_skip_fifo0_r;
reg           csr_bankarray_csrbank8_skip_fifo0_we = 1'd0;
wire          csr_bankarray_csrbank8_skip_fifo0_w;
reg           csr_bankarray_csrbank8_error_offset_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank8_error_offset_r;
reg           csr_bankarray_csrbank8_error_offset_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank8_error_offset_w;
reg           csr_bankarray_csrbank8_error_data15_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank8_error_data15_r;
reg           csr_bankarray_csrbank8_error_data15_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank8_error_data15_w;
reg           csr_bankarray_csrbank8_error_data14_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank8_error_data14_r;
reg           csr_bankarray_csrbank8_error_data14_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank8_error_data14_w;
reg           csr_bankarray_csrbank8_error_data13_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank8_error_data13_r;
reg           csr_bankarray_csrbank8_error_data13_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank8_error_data13_w;
reg           csr_bankarray_csrbank8_error_data12_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank8_error_data12_r;
reg           csr_bankarray_csrbank8_error_data12_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank8_error_data12_w;
reg           csr_bankarray_csrbank8_error_data11_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank8_error_data11_r;
reg           csr_bankarray_csrbank8_error_data11_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank8_error_data11_w;
reg           csr_bankarray_csrbank8_error_data10_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank8_error_data10_r;
reg           csr_bankarray_csrbank8_error_data10_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank8_error_data10_w;
reg           csr_bankarray_csrbank8_error_data9_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank8_error_data9_r;
reg           csr_bankarray_csrbank8_error_data9_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank8_error_data9_w;
reg           csr_bankarray_csrbank8_error_data8_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank8_error_data8_r;
reg           csr_bankarray_csrbank8_error_data8_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank8_error_data8_w;
reg           csr_bankarray_csrbank8_error_data7_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank8_error_data7_r;
reg           csr_bankarray_csrbank8_error_data7_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank8_error_data7_w;
reg           csr_bankarray_csrbank8_error_data6_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank8_error_data6_r;
reg           csr_bankarray_csrbank8_error_data6_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank8_error_data6_w;
reg           csr_bankarray_csrbank8_error_data5_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank8_error_data5_r;
reg           csr_bankarray_csrbank8_error_data5_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank8_error_data5_w;
reg           csr_bankarray_csrbank8_error_data4_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank8_error_data4_r;
reg           csr_bankarray_csrbank8_error_data4_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank8_error_data4_w;
reg           csr_bankarray_csrbank8_error_data3_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank8_error_data3_r;
reg           csr_bankarray_csrbank8_error_data3_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank8_error_data3_w;
reg           csr_bankarray_csrbank8_error_data2_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank8_error_data2_r;
reg           csr_bankarray_csrbank8_error_data2_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank8_error_data2_w;
reg           csr_bankarray_csrbank8_error_data1_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank8_error_data1_r;
reg           csr_bankarray_csrbank8_error_data1_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank8_error_data1_w;
reg           csr_bankarray_csrbank8_error_data0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank8_error_data0_r;
reg           csr_bankarray_csrbank8_error_data0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank8_error_data0_w;
reg           csr_bankarray_csrbank8_error_expected15_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank8_error_expected15_r;
reg           csr_bankarray_csrbank8_error_expected15_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank8_error_expected15_w;
reg           csr_bankarray_csrbank8_error_expected14_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank8_error_expected14_r;
reg           csr_bankarray_csrbank8_error_expected14_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank8_error_expected14_w;
reg           csr_bankarray_csrbank8_error_expected13_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank8_error_expected13_r;
reg           csr_bankarray_csrbank8_error_expected13_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank8_error_expected13_w;
reg           csr_bankarray_csrbank8_error_expected12_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank8_error_expected12_r;
reg           csr_bankarray_csrbank8_error_expected12_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank8_error_expected12_w;
reg           csr_bankarray_csrbank8_error_expected11_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank8_error_expected11_r;
reg           csr_bankarray_csrbank8_error_expected11_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank8_error_expected11_w;
reg           csr_bankarray_csrbank8_error_expected10_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank8_error_expected10_r;
reg           csr_bankarray_csrbank8_error_expected10_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank8_error_expected10_w;
reg           csr_bankarray_csrbank8_error_expected9_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank8_error_expected9_r;
reg           csr_bankarray_csrbank8_error_expected9_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank8_error_expected9_w;
reg           csr_bankarray_csrbank8_error_expected8_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank8_error_expected8_r;
reg           csr_bankarray_csrbank8_error_expected8_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank8_error_expected8_w;
reg           csr_bankarray_csrbank8_error_expected7_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank8_error_expected7_r;
reg           csr_bankarray_csrbank8_error_expected7_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank8_error_expected7_w;
reg           csr_bankarray_csrbank8_error_expected6_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank8_error_expected6_r;
reg           csr_bankarray_csrbank8_error_expected6_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank8_error_expected6_w;
reg           csr_bankarray_csrbank8_error_expected5_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank8_error_expected5_r;
reg           csr_bankarray_csrbank8_error_expected5_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank8_error_expected5_w;
reg           csr_bankarray_csrbank8_error_expected4_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank8_error_expected4_r;
reg           csr_bankarray_csrbank8_error_expected4_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank8_error_expected4_w;
reg           csr_bankarray_csrbank8_error_expected3_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank8_error_expected3_r;
reg           csr_bankarray_csrbank8_error_expected3_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank8_error_expected3_w;
reg           csr_bankarray_csrbank8_error_expected2_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank8_error_expected2_r;
reg           csr_bankarray_csrbank8_error_expected2_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank8_error_expected2_w;
reg           csr_bankarray_csrbank8_error_expected1_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank8_error_expected1_r;
reg           csr_bankarray_csrbank8_error_expected1_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank8_error_expected1_w;
reg           csr_bankarray_csrbank8_error_expected0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank8_error_expected0_r;
reg           csr_bankarray_csrbank8_error_expected0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank8_error_expected0_w;
reg           csr_bankarray_csrbank8_error_ready_re = 1'd0;
wire          csr_bankarray_csrbank8_error_ready_r;
reg           csr_bankarray_csrbank8_error_ready_we = 1'd0;
wire          csr_bankarray_csrbank8_error_ready_w;
wire          csr_bankarray_csrbank8_sel;
wire   [13:0] csr_bankarray_interface9_bank_bus_adr;
wire          csr_bankarray_interface9_bank_bus_we;
wire   [31:0] csr_bankarray_interface9_bank_bus_dat_w;
reg    [31:0] csr_bankarray_interface9_bank_bus_dat_r = 32'd0;
reg           csr_bankarray_csrbank9_enabled0_re = 1'd0;
wire          csr_bankarray_csrbank9_enabled0_r;
reg           csr_bankarray_csrbank9_enabled0_we = 1'd0;
wire          csr_bankarray_csrbank9_enabled0_w;
reg           csr_bankarray_csrbank9_address10_re = 1'd0;
wire   [26:0] csr_bankarray_csrbank9_address10_r;
reg           csr_bankarray_csrbank9_address10_we = 1'd0;
wire   [26:0] csr_bankarray_csrbank9_address10_w;
reg           csr_bankarray_csrbank9_address20_re = 1'd0;
wire   [26:0] csr_bankarray_csrbank9_address20_r;
reg           csr_bankarray_csrbank9_address20_we = 1'd0;
wire   [26:0] csr_bankarray_csrbank9_address20_w;
reg           csr_bankarray_csrbank9_count_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank9_count_r;
reg           csr_bankarray_csrbank9_count_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank9_count_w;
wire          csr_bankarray_csrbank9_sel;
wire   [13:0] csr_bankarray_interface10_bank_bus_adr;
wire          csr_bankarray_interface10_bank_bus_we;
wire   [31:0] csr_bankarray_interface10_bank_bus_dat_w;
reg    [31:0] csr_bankarray_interface10_bank_bus_dat_r = 32'd0;
reg           csr_bankarray_csrbank10_dfii_control0_re = 1'd0;
wire    [3:0] csr_bankarray_csrbank10_dfii_control0_r;
reg           csr_bankarray_csrbank10_dfii_control0_we = 1'd0;
wire    [3:0] csr_bankarray_csrbank10_dfii_control0_w;
reg           csr_bankarray_csrbank10_dfii_pi0_command0_re = 1'd0;
wire    [5:0] csr_bankarray_csrbank10_dfii_pi0_command0_r;
reg           csr_bankarray_csrbank10_dfii_pi0_command0_we = 1'd0;
wire    [5:0] csr_bankarray_csrbank10_dfii_pi0_command0_w;
reg           csr_bankarray_csrbank10_dfii_pi0_address0_re = 1'd0;
wire   [15:0] csr_bankarray_csrbank10_dfii_pi0_address0_r;
reg           csr_bankarray_csrbank10_dfii_pi0_address0_we = 1'd0;
wire   [15:0] csr_bankarray_csrbank10_dfii_pi0_address0_w;
reg           csr_bankarray_csrbank10_dfii_pi0_baddress0_re = 1'd0;
wire    [3:0] csr_bankarray_csrbank10_dfii_pi0_baddress0_r;
reg           csr_bankarray_csrbank10_dfii_pi0_baddress0_we = 1'd0;
wire    [3:0] csr_bankarray_csrbank10_dfii_pi0_baddress0_w;
reg           csr_bankarray_csrbank10_dfii_pi0_wrdata3_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank10_dfii_pi0_wrdata3_r;
reg           csr_bankarray_csrbank10_dfii_pi0_wrdata3_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank10_dfii_pi0_wrdata3_w;
reg           csr_bankarray_csrbank10_dfii_pi0_wrdata2_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank10_dfii_pi0_wrdata2_r;
reg           csr_bankarray_csrbank10_dfii_pi0_wrdata2_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank10_dfii_pi0_wrdata2_w;
reg           csr_bankarray_csrbank10_dfii_pi0_wrdata1_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank10_dfii_pi0_wrdata1_r;
reg           csr_bankarray_csrbank10_dfii_pi0_wrdata1_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank10_dfii_pi0_wrdata1_w;
reg           csr_bankarray_csrbank10_dfii_pi0_wrdata0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank10_dfii_pi0_wrdata0_r;
reg           csr_bankarray_csrbank10_dfii_pi0_wrdata0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank10_dfii_pi0_wrdata0_w;
reg           csr_bankarray_csrbank10_dfii_pi0_rddata3_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank10_dfii_pi0_rddata3_r;
reg           csr_bankarray_csrbank10_dfii_pi0_rddata3_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank10_dfii_pi0_rddata3_w;
reg           csr_bankarray_csrbank10_dfii_pi0_rddata2_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank10_dfii_pi0_rddata2_r;
reg           csr_bankarray_csrbank10_dfii_pi0_rddata2_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank10_dfii_pi0_rddata2_w;
reg           csr_bankarray_csrbank10_dfii_pi0_rddata1_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank10_dfii_pi0_rddata1_r;
reg           csr_bankarray_csrbank10_dfii_pi0_rddata1_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank10_dfii_pi0_rddata1_w;
reg           csr_bankarray_csrbank10_dfii_pi0_rddata0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank10_dfii_pi0_rddata0_r;
reg           csr_bankarray_csrbank10_dfii_pi0_rddata0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank10_dfii_pi0_rddata0_w;
reg           csr_bankarray_csrbank10_dfii_pi1_command0_re = 1'd0;
wire    [5:0] csr_bankarray_csrbank10_dfii_pi1_command0_r;
reg           csr_bankarray_csrbank10_dfii_pi1_command0_we = 1'd0;
wire    [5:0] csr_bankarray_csrbank10_dfii_pi1_command0_w;
reg           csr_bankarray_csrbank10_dfii_pi1_address0_re = 1'd0;
wire   [15:0] csr_bankarray_csrbank10_dfii_pi1_address0_r;
reg           csr_bankarray_csrbank10_dfii_pi1_address0_we = 1'd0;
wire   [15:0] csr_bankarray_csrbank10_dfii_pi1_address0_w;
reg           csr_bankarray_csrbank10_dfii_pi1_baddress0_re = 1'd0;
wire    [3:0] csr_bankarray_csrbank10_dfii_pi1_baddress0_r;
reg           csr_bankarray_csrbank10_dfii_pi1_baddress0_we = 1'd0;
wire    [3:0] csr_bankarray_csrbank10_dfii_pi1_baddress0_w;
reg           csr_bankarray_csrbank10_dfii_pi1_wrdata3_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank10_dfii_pi1_wrdata3_r;
reg           csr_bankarray_csrbank10_dfii_pi1_wrdata3_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank10_dfii_pi1_wrdata3_w;
reg           csr_bankarray_csrbank10_dfii_pi1_wrdata2_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank10_dfii_pi1_wrdata2_r;
reg           csr_bankarray_csrbank10_dfii_pi1_wrdata2_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank10_dfii_pi1_wrdata2_w;
reg           csr_bankarray_csrbank10_dfii_pi1_wrdata1_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank10_dfii_pi1_wrdata1_r;
reg           csr_bankarray_csrbank10_dfii_pi1_wrdata1_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank10_dfii_pi1_wrdata1_w;
reg           csr_bankarray_csrbank10_dfii_pi1_wrdata0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank10_dfii_pi1_wrdata0_r;
reg           csr_bankarray_csrbank10_dfii_pi1_wrdata0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank10_dfii_pi1_wrdata0_w;
reg           csr_bankarray_csrbank10_dfii_pi1_rddata3_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank10_dfii_pi1_rddata3_r;
reg           csr_bankarray_csrbank10_dfii_pi1_rddata3_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank10_dfii_pi1_rddata3_w;
reg           csr_bankarray_csrbank10_dfii_pi1_rddata2_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank10_dfii_pi1_rddata2_r;
reg           csr_bankarray_csrbank10_dfii_pi1_rddata2_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank10_dfii_pi1_rddata2_w;
reg           csr_bankarray_csrbank10_dfii_pi1_rddata1_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank10_dfii_pi1_rddata1_r;
reg           csr_bankarray_csrbank10_dfii_pi1_rddata1_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank10_dfii_pi1_rddata1_w;
reg           csr_bankarray_csrbank10_dfii_pi1_rddata0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank10_dfii_pi1_rddata0_r;
reg           csr_bankarray_csrbank10_dfii_pi1_rddata0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank10_dfii_pi1_rddata0_w;
reg           csr_bankarray_csrbank10_dfii_pi2_command0_re = 1'd0;
wire    [5:0] csr_bankarray_csrbank10_dfii_pi2_command0_r;
reg           csr_bankarray_csrbank10_dfii_pi2_command0_we = 1'd0;
wire    [5:0] csr_bankarray_csrbank10_dfii_pi2_command0_w;
reg           csr_bankarray_csrbank10_dfii_pi2_address0_re = 1'd0;
wire   [15:0] csr_bankarray_csrbank10_dfii_pi2_address0_r;
reg           csr_bankarray_csrbank10_dfii_pi2_address0_we = 1'd0;
wire   [15:0] csr_bankarray_csrbank10_dfii_pi2_address0_w;
reg           csr_bankarray_csrbank10_dfii_pi2_baddress0_re = 1'd0;
wire    [3:0] csr_bankarray_csrbank10_dfii_pi2_baddress0_r;
reg           csr_bankarray_csrbank10_dfii_pi2_baddress0_we = 1'd0;
wire    [3:0] csr_bankarray_csrbank10_dfii_pi2_baddress0_w;
reg           csr_bankarray_csrbank10_dfii_pi2_wrdata3_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank10_dfii_pi2_wrdata3_r;
reg           csr_bankarray_csrbank10_dfii_pi2_wrdata3_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank10_dfii_pi2_wrdata3_w;
reg           csr_bankarray_csrbank10_dfii_pi2_wrdata2_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank10_dfii_pi2_wrdata2_r;
reg           csr_bankarray_csrbank10_dfii_pi2_wrdata2_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank10_dfii_pi2_wrdata2_w;
reg           csr_bankarray_csrbank10_dfii_pi2_wrdata1_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank10_dfii_pi2_wrdata1_r;
reg           csr_bankarray_csrbank10_dfii_pi2_wrdata1_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank10_dfii_pi2_wrdata1_w;
reg           csr_bankarray_csrbank10_dfii_pi2_wrdata0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank10_dfii_pi2_wrdata0_r;
reg           csr_bankarray_csrbank10_dfii_pi2_wrdata0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank10_dfii_pi2_wrdata0_w;
reg           csr_bankarray_csrbank10_dfii_pi2_rddata3_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank10_dfii_pi2_rddata3_r;
reg           csr_bankarray_csrbank10_dfii_pi2_rddata3_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank10_dfii_pi2_rddata3_w;
reg           csr_bankarray_csrbank10_dfii_pi2_rddata2_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank10_dfii_pi2_rddata2_r;
reg           csr_bankarray_csrbank10_dfii_pi2_rddata2_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank10_dfii_pi2_rddata2_w;
reg           csr_bankarray_csrbank10_dfii_pi2_rddata1_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank10_dfii_pi2_rddata1_r;
reg           csr_bankarray_csrbank10_dfii_pi2_rddata1_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank10_dfii_pi2_rddata1_w;
reg           csr_bankarray_csrbank10_dfii_pi2_rddata0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank10_dfii_pi2_rddata0_r;
reg           csr_bankarray_csrbank10_dfii_pi2_rddata0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank10_dfii_pi2_rddata0_w;
reg           csr_bankarray_csrbank10_dfii_pi3_command0_re = 1'd0;
wire    [5:0] csr_bankarray_csrbank10_dfii_pi3_command0_r;
reg           csr_bankarray_csrbank10_dfii_pi3_command0_we = 1'd0;
wire    [5:0] csr_bankarray_csrbank10_dfii_pi3_command0_w;
reg           csr_bankarray_csrbank10_dfii_pi3_address0_re = 1'd0;
wire   [15:0] csr_bankarray_csrbank10_dfii_pi3_address0_r;
reg           csr_bankarray_csrbank10_dfii_pi3_address0_we = 1'd0;
wire   [15:0] csr_bankarray_csrbank10_dfii_pi3_address0_w;
reg           csr_bankarray_csrbank10_dfii_pi3_baddress0_re = 1'd0;
wire    [3:0] csr_bankarray_csrbank10_dfii_pi3_baddress0_r;
reg           csr_bankarray_csrbank10_dfii_pi3_baddress0_we = 1'd0;
wire    [3:0] csr_bankarray_csrbank10_dfii_pi3_baddress0_w;
reg           csr_bankarray_csrbank10_dfii_pi3_wrdata3_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank10_dfii_pi3_wrdata3_r;
reg           csr_bankarray_csrbank10_dfii_pi3_wrdata3_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank10_dfii_pi3_wrdata3_w;
reg           csr_bankarray_csrbank10_dfii_pi3_wrdata2_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank10_dfii_pi3_wrdata2_r;
reg           csr_bankarray_csrbank10_dfii_pi3_wrdata2_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank10_dfii_pi3_wrdata2_w;
reg           csr_bankarray_csrbank10_dfii_pi3_wrdata1_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank10_dfii_pi3_wrdata1_r;
reg           csr_bankarray_csrbank10_dfii_pi3_wrdata1_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank10_dfii_pi3_wrdata1_w;
reg           csr_bankarray_csrbank10_dfii_pi3_wrdata0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank10_dfii_pi3_wrdata0_r;
reg           csr_bankarray_csrbank10_dfii_pi3_wrdata0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank10_dfii_pi3_wrdata0_w;
reg           csr_bankarray_csrbank10_dfii_pi3_rddata3_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank10_dfii_pi3_rddata3_r;
reg           csr_bankarray_csrbank10_dfii_pi3_rddata3_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank10_dfii_pi3_rddata3_w;
reg           csr_bankarray_csrbank10_dfii_pi3_rddata2_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank10_dfii_pi3_rddata2_r;
reg           csr_bankarray_csrbank10_dfii_pi3_rddata2_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank10_dfii_pi3_rddata2_w;
reg           csr_bankarray_csrbank10_dfii_pi3_rddata1_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank10_dfii_pi3_rddata1_r;
reg           csr_bankarray_csrbank10_dfii_pi3_rddata1_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank10_dfii_pi3_rddata1_w;
reg           csr_bankarray_csrbank10_dfii_pi3_rddata0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank10_dfii_pi3_rddata0_r;
reg           csr_bankarray_csrbank10_dfii_pi3_rddata0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank10_dfii_pi3_rddata0_w;
reg           csr_bankarray_csrbank10_controller_tRP0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank10_controller_tRP0_r;
reg           csr_bankarray_csrbank10_controller_tRP0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank10_controller_tRP0_w;
reg           csr_bankarray_csrbank10_controller_tRCD0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank10_controller_tRCD0_r;
reg           csr_bankarray_csrbank10_controller_tRCD0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank10_controller_tRCD0_w;
reg           csr_bankarray_csrbank10_controller_tWR0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank10_controller_tWR0_r;
reg           csr_bankarray_csrbank10_controller_tWR0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank10_controller_tWR0_w;
reg           csr_bankarray_csrbank10_controller_tWTR0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank10_controller_tWTR0_r;
reg           csr_bankarray_csrbank10_controller_tWTR0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank10_controller_tWTR0_w;
reg           csr_bankarray_csrbank10_controller_tREFI0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank10_controller_tREFI0_r;
reg           csr_bankarray_csrbank10_controller_tREFI0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank10_controller_tREFI0_w;
reg           csr_bankarray_csrbank10_controller_tRFC0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank10_controller_tRFC0_r;
reg           csr_bankarray_csrbank10_controller_tRFC0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank10_controller_tRFC0_w;
reg           csr_bankarray_csrbank10_controller_tFAW0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank10_controller_tFAW0_r;
reg           csr_bankarray_csrbank10_controller_tFAW0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank10_controller_tFAW0_w;
reg           csr_bankarray_csrbank10_controller_tCCD0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank10_controller_tCCD0_r;
reg           csr_bankarray_csrbank10_controller_tCCD0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank10_controller_tCCD0_w;
reg           csr_bankarray_csrbank10_controller_tRRD0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank10_controller_tRRD0_r;
reg           csr_bankarray_csrbank10_controller_tRRD0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank10_controller_tRRD0_w;
reg           csr_bankarray_csrbank10_controller_tRC0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank10_controller_tRC0_r;
reg           csr_bankarray_csrbank10_controller_tRC0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank10_controller_tRC0_w;
reg           csr_bankarray_csrbank10_controller_tRAS0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank10_controller_tRAS0_r;
reg           csr_bankarray_csrbank10_controller_tRAS0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank10_controller_tRAS0_w;
reg           csr_bankarray_csrbank10_controller_tZQCS0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank10_controller_tZQCS0_r;
reg           csr_bankarray_csrbank10_controller_tZQCS0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank10_controller_tZQCS0_w;
wire          csr_bankarray_csrbank10_sel;
wire   [13:0] csr_bankarray_interface11_bank_bus_adr;
wire          csr_bankarray_interface11_bank_bus_we;
wire   [31:0] csr_bankarray_interface11_bank_bus_dat_w;
reg    [31:0] csr_bankarray_interface11_bank_bus_dat_r = 32'd0;
reg           csr_bankarray_csrbank11_done_re = 1'd0;
wire          csr_bankarray_csrbank11_done_r;
reg           csr_bankarray_csrbank11_done_we = 1'd0;
wire          csr_bankarray_csrbank11_done_w;
reg           csr_bankarray_csrbank11_base1_re = 1'd0;
wire          csr_bankarray_csrbank11_base1_r;
reg           csr_bankarray_csrbank11_base1_we = 1'd0;
wire          csr_bankarray_csrbank11_base1_w;
reg           csr_bankarray_csrbank11_base0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank11_base0_r;
reg           csr_bankarray_csrbank11_base0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank11_base0_w;
reg           csr_bankarray_csrbank11_end1_re = 1'd0;
wire          csr_bankarray_csrbank11_end1_r;
reg           csr_bankarray_csrbank11_end1_we = 1'd0;
wire          csr_bankarray_csrbank11_end1_w;
reg           csr_bankarray_csrbank11_end0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank11_end0_r;
reg           csr_bankarray_csrbank11_end0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank11_end0_w;
reg           csr_bankarray_csrbank11_length1_re = 1'd0;
wire          csr_bankarray_csrbank11_length1_r;
reg           csr_bankarray_csrbank11_length1_we = 1'd0;
wire          csr_bankarray_csrbank11_length1_w;
reg           csr_bankarray_csrbank11_length0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank11_length0_r;
reg           csr_bankarray_csrbank11_length0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank11_length0_w;
reg           csr_bankarray_csrbank11_random0_re = 1'd0;
wire    [1:0] csr_bankarray_csrbank11_random0_r;
reg           csr_bankarray_csrbank11_random0_we = 1'd0;
wire    [1:0] csr_bankarray_csrbank11_random0_w;
reg           csr_bankarray_csrbank11_ticks_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank11_ticks_r;
reg           csr_bankarray_csrbank11_ticks_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank11_ticks_w;
reg           csr_bankarray_csrbank11_errors_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank11_errors_r;
reg           csr_bankarray_csrbank11_errors_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank11_errors_w;
wire          csr_bankarray_csrbank11_sel;
wire   [13:0] csr_bankarray_interface12_bank_bus_adr;
wire          csr_bankarray_interface12_bank_bus_we;
wire   [31:0] csr_bankarray_interface12_bank_bus_dat_w;
reg    [31:0] csr_bankarray_interface12_bank_bus_dat_r = 32'd0;
reg           csr_bankarray_csrbank12_done_re = 1'd0;
wire          csr_bankarray_csrbank12_done_r;
reg           csr_bankarray_csrbank12_done_we = 1'd0;
wire          csr_bankarray_csrbank12_done_w;
reg           csr_bankarray_csrbank12_base1_re = 1'd0;
wire          csr_bankarray_csrbank12_base1_r;
reg           csr_bankarray_csrbank12_base1_we = 1'd0;
wire          csr_bankarray_csrbank12_base1_w;
reg           csr_bankarray_csrbank12_base0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank12_base0_r;
reg           csr_bankarray_csrbank12_base0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank12_base0_w;
reg           csr_bankarray_csrbank12_end1_re = 1'd0;
wire          csr_bankarray_csrbank12_end1_r;
reg           csr_bankarray_csrbank12_end1_we = 1'd0;
wire          csr_bankarray_csrbank12_end1_w;
reg           csr_bankarray_csrbank12_end0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank12_end0_r;
reg           csr_bankarray_csrbank12_end0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank12_end0_w;
reg           csr_bankarray_csrbank12_length1_re = 1'd0;
wire          csr_bankarray_csrbank12_length1_r;
reg           csr_bankarray_csrbank12_length1_we = 1'd0;
wire          csr_bankarray_csrbank12_length1_w;
reg           csr_bankarray_csrbank12_length0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank12_length0_r;
reg           csr_bankarray_csrbank12_length0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank12_length0_w;
reg           csr_bankarray_csrbank12_random0_re = 1'd0;
wire    [1:0] csr_bankarray_csrbank12_random0_r;
reg           csr_bankarray_csrbank12_random0_we = 1'd0;
wire    [1:0] csr_bankarray_csrbank12_random0_w;
reg           csr_bankarray_csrbank12_ticks_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank12_ticks_r;
reg           csr_bankarray_csrbank12_ticks_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank12_ticks_w;
wire          csr_bankarray_csrbank12_sel;
wire   [13:0] csr_bankarray_interface13_bank_bus_adr;
wire          csr_bankarray_interface13_bank_bus_we;
wire   [31:0] csr_bankarray_interface13_bank_bus_dat_w;
reg    [31:0] csr_bankarray_interface13_bank_bus_dat_r = 32'd0;
reg           csr_bankarray_csrbank13_load0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank13_load0_r;
reg           csr_bankarray_csrbank13_load0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank13_load0_w;
reg           csr_bankarray_csrbank13_reload0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank13_reload0_r;
reg           csr_bankarray_csrbank13_reload0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank13_reload0_w;
reg           csr_bankarray_csrbank13_en0_re = 1'd0;
wire          csr_bankarray_csrbank13_en0_r;
reg           csr_bankarray_csrbank13_en0_we = 1'd0;
wire          csr_bankarray_csrbank13_en0_w;
reg           csr_bankarray_csrbank13_update_value0_re = 1'd0;
wire          csr_bankarray_csrbank13_update_value0_r;
reg           csr_bankarray_csrbank13_update_value0_we = 1'd0;
wire          csr_bankarray_csrbank13_update_value0_w;
reg           csr_bankarray_csrbank13_value_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank13_value_r;
reg           csr_bankarray_csrbank13_value_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank13_value_w;
reg           csr_bankarray_csrbank13_ev_status_re = 1'd0;
wire          csr_bankarray_csrbank13_ev_status_r;
reg           csr_bankarray_csrbank13_ev_status_we = 1'd0;
wire          csr_bankarray_csrbank13_ev_status_w;
reg           csr_bankarray_csrbank13_ev_pending_re = 1'd0;
wire          csr_bankarray_csrbank13_ev_pending_r;
reg           csr_bankarray_csrbank13_ev_pending_we = 1'd0;
wire          csr_bankarray_csrbank13_ev_pending_w;
reg           csr_bankarray_csrbank13_ev_enable0_re = 1'd0;
wire          csr_bankarray_csrbank13_ev_enable0_r;
reg           csr_bankarray_csrbank13_ev_enable0_we = 1'd0;
wire          csr_bankarray_csrbank13_ev_enable0_w;
wire          csr_bankarray_csrbank13_sel;
wire   [13:0] csr_bankarray_interface14_bank_bus_adr;
wire          csr_bankarray_interface14_bank_bus_we;
wire   [31:0] csr_bankarray_interface14_bank_bus_dat_w;
reg    [31:0] csr_bankarray_interface14_bank_bus_dat_r = 32'd0;
reg           csr_bankarray_csrbank14_txfull_re = 1'd0;
wire          csr_bankarray_csrbank14_txfull_r;
reg           csr_bankarray_csrbank14_txfull_we = 1'd0;
wire          csr_bankarray_csrbank14_txfull_w;
reg           csr_bankarray_csrbank14_rxempty_re = 1'd0;
wire          csr_bankarray_csrbank14_rxempty_r;
reg           csr_bankarray_csrbank14_rxempty_we = 1'd0;
wire          csr_bankarray_csrbank14_rxempty_w;
reg           csr_bankarray_csrbank14_ev_status_re = 1'd0;
wire    [1:0] csr_bankarray_csrbank14_ev_status_r;
reg           csr_bankarray_csrbank14_ev_status_we = 1'd0;
wire    [1:0] csr_bankarray_csrbank14_ev_status_w;
reg           csr_bankarray_csrbank14_ev_pending_re = 1'd0;
wire    [1:0] csr_bankarray_csrbank14_ev_pending_r;
reg           csr_bankarray_csrbank14_ev_pending_we = 1'd0;
wire    [1:0] csr_bankarray_csrbank14_ev_pending_w;
reg           csr_bankarray_csrbank14_ev_enable0_re = 1'd0;
wire    [1:0] csr_bankarray_csrbank14_ev_enable0_r;
reg           csr_bankarray_csrbank14_ev_enable0_we = 1'd0;
wire    [1:0] csr_bankarray_csrbank14_ev_enable0_w;
reg           csr_bankarray_csrbank14_txempty_re = 1'd0;
wire          csr_bankarray_csrbank14_txempty_r;
reg           csr_bankarray_csrbank14_txempty_we = 1'd0;
wire          csr_bankarray_csrbank14_txempty_w;
reg           csr_bankarray_csrbank14_rxfull_re = 1'd0;
wire          csr_bankarray_csrbank14_rxfull_r;
reg           csr_bankarray_csrbank14_rxfull_we = 1'd0;
wire          csr_bankarray_csrbank14_rxfull_w;
reg           csr_bankarray_csrbank14_xover_txfull_re = 1'd0;
wire          csr_bankarray_csrbank14_xover_txfull_r;
reg           csr_bankarray_csrbank14_xover_txfull_we = 1'd0;
wire          csr_bankarray_csrbank14_xover_txfull_w;
reg           csr_bankarray_csrbank14_xover_rxempty_re = 1'd0;
wire          csr_bankarray_csrbank14_xover_rxempty_r;
reg           csr_bankarray_csrbank14_xover_rxempty_we = 1'd0;
wire          csr_bankarray_csrbank14_xover_rxempty_w;
reg           csr_bankarray_csrbank14_xover_ev_status_re = 1'd0;
wire    [1:0] csr_bankarray_csrbank14_xover_ev_status_r;
reg           csr_bankarray_csrbank14_xover_ev_status_we = 1'd0;
wire    [1:0] csr_bankarray_csrbank14_xover_ev_status_w;
reg           csr_bankarray_csrbank14_xover_ev_pending_re = 1'd0;
wire    [1:0] csr_bankarray_csrbank14_xover_ev_pending_r;
reg           csr_bankarray_csrbank14_xover_ev_pending_we = 1'd0;
wire    [1:0] csr_bankarray_csrbank14_xover_ev_pending_w;
reg           csr_bankarray_csrbank14_xover_ev_enable0_re = 1'd0;
wire    [1:0] csr_bankarray_csrbank14_xover_ev_enable0_r;
reg           csr_bankarray_csrbank14_xover_ev_enable0_we = 1'd0;
wire    [1:0] csr_bankarray_csrbank14_xover_ev_enable0_w;
reg           csr_bankarray_csrbank14_xover_txempty_re = 1'd0;
wire          csr_bankarray_csrbank14_xover_txempty_r;
reg           csr_bankarray_csrbank14_xover_txempty_we = 1'd0;
wire          csr_bankarray_csrbank14_xover_txempty_w;
reg           csr_bankarray_csrbank14_xover_rxfull_re = 1'd0;
wire          csr_bankarray_csrbank14_xover_rxfull_r;
reg           csr_bankarray_csrbank14_xover_rxfull_we = 1'd0;
wire          csr_bankarray_csrbank14_xover_rxfull_w;
wire          csr_bankarray_csrbank14_sel;
wire   [13:0] csr_bankarray_interface15_bank_bus_adr;
wire          csr_bankarray_interface15_bank_bus_we;
wire   [31:0] csr_bankarray_interface15_bank_bus_dat_w;
reg    [31:0] csr_bankarray_interface15_bank_bus_dat_r = 32'd0;
reg           csr_bankarray_csrbank15_ready_re = 1'd0;
wire          csr_bankarray_csrbank15_ready_r;
reg           csr_bankarray_csrbank15_ready_we = 1'd0;
wire          csr_bankarray_csrbank15_ready_w;
reg           csr_bankarray_csrbank15_count0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank15_count0_r;
reg           csr_bankarray_csrbank15_count0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank15_count0_w;
reg           csr_bankarray_csrbank15_done_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank15_done_r;
reg           csr_bankarray_csrbank15_done_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank15_done_w;
reg           csr_bankarray_csrbank15_mem_mask0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank15_mem_mask0_r;
reg           csr_bankarray_csrbank15_mem_mask0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank15_mem_mask0_w;
reg           csr_bankarray_csrbank15_data_mask0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank15_data_mask0_r;
reg           csr_bankarray_csrbank15_data_mask0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank15_data_mask0_w;
reg           csr_bankarray_csrbank15_inverter_divisor_mask0_re = 1'd0;
wire    [4:0] csr_bankarray_csrbank15_inverter_divisor_mask0_r;
reg           csr_bankarray_csrbank15_inverter_divisor_mask0_we = 1'd0;
wire    [4:0] csr_bankarray_csrbank15_inverter_divisor_mask0_w;
reg           csr_bankarray_csrbank15_inverter_selection_mask0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank15_inverter_selection_mask0_r;
reg           csr_bankarray_csrbank15_inverter_selection_mask0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank15_inverter_selection_mask0_w;
wire          csr_bankarray_csrbank15_sel;
wire   [13:0] csr_interconnect_adr;
wire          csr_interconnect_we;
wire   [31:0] csr_interconnect_dat_w;
wire   [31:0] csr_interconnect_dat_r;
wire          soc_reset0;
wire          soc_reset1;
wire          soc_reset2;
wire          soc_reset3;
wire          soc_reset4;
wire          soc_reset5;
wire          soc_reset6;
wire          soc_reset7;
wire          soc_mmcm_fb;
reg     [1:0] soc_syncablerefresher_state = 2'd0;
reg     [1:0] soc_syncablerefresher_next_state = 2'd0;
reg     [2:0] soc_bankmachine0_state = 3'd0;
reg     [2:0] soc_bankmachine0_next_state = 3'd0;
reg    [32:0] soc_sdram_bankmachine0_timer_bankmachine0_next_value = 33'd0;
reg           soc_sdram_bankmachine0_timer_bankmachine0_next_value_ce = 1'd0;
reg     [2:0] soc_bankmachine1_state = 3'd0;
reg     [2:0] soc_bankmachine1_next_state = 3'd0;
reg    [32:0] soc_sdram_bankmachine1_timer_bankmachine1_next_value = 33'd0;
reg           soc_sdram_bankmachine1_timer_bankmachine1_next_value_ce = 1'd0;
reg     [2:0] soc_bankmachine2_state = 3'd0;
reg     [2:0] soc_bankmachine2_next_state = 3'd0;
reg    [32:0] soc_sdram_bankmachine2_timer_bankmachine2_next_value = 33'd0;
reg           soc_sdram_bankmachine2_timer_bankmachine2_next_value_ce = 1'd0;
reg     [2:0] soc_bankmachine3_state = 3'd0;
reg     [2:0] soc_bankmachine3_next_state = 3'd0;
reg    [32:0] soc_sdram_bankmachine3_timer_bankmachine3_next_value = 33'd0;
reg           soc_sdram_bankmachine3_timer_bankmachine3_next_value_ce = 1'd0;
reg     [2:0] soc_bankmachine4_state = 3'd0;
reg     [2:0] soc_bankmachine4_next_state = 3'd0;
reg    [32:0] soc_sdram_bankmachine4_timer_bankmachine4_next_value = 33'd0;
reg           soc_sdram_bankmachine4_timer_bankmachine4_next_value_ce = 1'd0;
reg     [2:0] soc_bankmachine5_state = 3'd0;
reg     [2:0] soc_bankmachine5_next_state = 3'd0;
reg    [32:0] soc_sdram_bankmachine5_timer_bankmachine5_next_value = 33'd0;
reg           soc_sdram_bankmachine5_timer_bankmachine5_next_value_ce = 1'd0;
reg     [2:0] soc_bankmachine6_state = 3'd0;
reg     [2:0] soc_bankmachine6_next_state = 3'd0;
reg    [32:0] soc_sdram_bankmachine6_timer_bankmachine6_next_value = 33'd0;
reg           soc_sdram_bankmachine6_timer_bankmachine6_next_value_ce = 1'd0;
reg     [2:0] soc_bankmachine7_state = 3'd0;
reg     [2:0] soc_bankmachine7_next_state = 3'd0;
reg    [32:0] soc_sdram_bankmachine7_timer_bankmachine7_next_value = 33'd0;
reg           soc_sdram_bankmachine7_timer_bankmachine7_next_value_ce = 1'd0;
reg     [2:0] soc_bankmachine8_state = 3'd0;
reg     [2:0] soc_bankmachine8_next_state = 3'd0;
reg    [32:0] soc_sdram_bankmachine8_timer_bankmachine8_next_value = 33'd0;
reg           soc_sdram_bankmachine8_timer_bankmachine8_next_value_ce = 1'd0;
reg     [2:0] soc_bankmachine9_state = 3'd0;
reg     [2:0] soc_bankmachine9_next_state = 3'd0;
reg    [32:0] soc_sdram_bankmachine9_timer_bankmachine9_next_value = 33'd0;
reg           soc_sdram_bankmachine9_timer_bankmachine9_next_value_ce = 1'd0;
reg     [2:0] soc_bankmachine10_state = 3'd0;
reg     [2:0] soc_bankmachine10_next_state = 3'd0;
reg    [32:0] soc_sdram_bankmachine10_timer_bankmachine10_next_value = 33'd0;
reg           soc_sdram_bankmachine10_timer_bankmachine10_next_value_ce = 1'd0;
reg     [2:0] soc_bankmachine11_state = 3'd0;
reg     [2:0] soc_bankmachine11_next_state = 3'd0;
reg    [32:0] soc_sdram_bankmachine11_timer_bankmachine11_next_value = 33'd0;
reg           soc_sdram_bankmachine11_timer_bankmachine11_next_value_ce = 1'd0;
reg     [2:0] soc_bankmachine12_state = 3'd0;
reg     [2:0] soc_bankmachine12_next_state = 3'd0;
reg    [32:0] soc_sdram_bankmachine12_timer_bankmachine12_next_value = 33'd0;
reg           soc_sdram_bankmachine12_timer_bankmachine12_next_value_ce = 1'd0;
reg     [2:0] soc_bankmachine13_state = 3'd0;
reg     [2:0] soc_bankmachine13_next_state = 3'd0;
reg    [32:0] soc_sdram_bankmachine13_timer_bankmachine13_next_value = 33'd0;
reg           soc_sdram_bankmachine13_timer_bankmachine13_next_value_ce = 1'd0;
reg     [2:0] soc_bankmachine14_state = 3'd0;
reg     [2:0] soc_bankmachine14_next_state = 3'd0;
reg    [32:0] soc_sdram_bankmachine14_timer_bankmachine14_next_value = 33'd0;
reg           soc_sdram_bankmachine14_timer_bankmachine14_next_value_ce = 1'd0;
reg     [2:0] soc_bankmachine15_state = 3'd0;
reg     [2:0] soc_bankmachine15_next_state = 3'd0;
reg    [32:0] soc_sdram_bankmachine15_timer_bankmachine15_next_value = 33'd0;
reg           soc_sdram_bankmachine15_timer_bankmachine15_next_value_ce = 1'd0;
reg     [3:0] soc_multiplexer_state = 4'd0;
reg     [3:0] soc_multiplexer_next_state = 4'd0;
wire    [5:0] soc_roundrobin0_request;
reg     [2:0] soc_roundrobin0_grant = 3'd0;
wire          soc_roundrobin0_ce;
wire    [5:0] soc_roundrobin1_request;
reg     [2:0] soc_roundrobin1_grant = 3'd0;
wire          soc_roundrobin1_ce;
wire    [5:0] soc_roundrobin2_request;
reg     [2:0] soc_roundrobin2_grant = 3'd0;
wire          soc_roundrobin2_ce;
wire    [5:0] soc_roundrobin3_request;
reg     [2:0] soc_roundrobin3_grant = 3'd0;
wire          soc_roundrobin3_ce;
wire    [5:0] soc_roundrobin4_request;
reg     [2:0] soc_roundrobin4_grant = 3'd0;
wire          soc_roundrobin4_ce;
wire    [5:0] soc_roundrobin5_request;
reg     [2:0] soc_roundrobin5_grant = 3'd0;
wire          soc_roundrobin5_ce;
wire    [5:0] soc_roundrobin6_request;
reg     [2:0] soc_roundrobin6_grant = 3'd0;
wire          soc_roundrobin6_ce;
wire    [5:0] soc_roundrobin7_request;
reg     [2:0] soc_roundrobin7_grant = 3'd0;
wire          soc_roundrobin7_ce;
wire    [5:0] soc_roundrobin8_request;
reg     [2:0] soc_roundrobin8_grant = 3'd0;
wire          soc_roundrobin8_ce;
wire    [5:0] soc_roundrobin9_request;
reg     [2:0] soc_roundrobin9_grant = 3'd0;
wire          soc_roundrobin9_ce;
wire    [5:0] soc_roundrobin10_request;
reg     [2:0] soc_roundrobin10_grant = 3'd0;
wire          soc_roundrobin10_ce;
wire    [5:0] soc_roundrobin11_request;
reg     [2:0] soc_roundrobin11_grant = 3'd0;
wire          soc_roundrobin11_ce;
wire    [5:0] soc_roundrobin12_request;
reg     [2:0] soc_roundrobin12_grant = 3'd0;
wire          soc_roundrobin12_ce;
wire    [5:0] soc_roundrobin13_request;
reg     [2:0] soc_roundrobin13_grant = 3'd0;
wire          soc_roundrobin13_ce;
wire    [5:0] soc_roundrobin14_request;
reg     [2:0] soc_roundrobin14_grant = 3'd0;
wire          soc_roundrobin14_ce;
wire    [5:0] soc_roundrobin15_request;
reg     [2:0] soc_roundrobin15_grant = 3'd0;
wire          soc_roundrobin15_ce;
reg           soc_locked0 = 1'd0;
reg           soc_locked1 = 1'd0;
reg           soc_locked2 = 1'd0;
reg           soc_locked3 = 1'd0;
reg           soc_locked4 = 1'd0;
reg           soc_locked5 = 1'd0;
reg           soc_locked6 = 1'd0;
reg           soc_locked7 = 1'd0;
reg           soc_locked8 = 1'd0;
reg           soc_locked9 = 1'd0;
reg           soc_locked10 = 1'd0;
reg           soc_locked11 = 1'd0;
reg           soc_locked12 = 1'd0;
reg           soc_locked13 = 1'd0;
reg           soc_locked14 = 1'd0;
reg           soc_locked15 = 1'd0;
reg           soc_locked16 = 1'd0;
reg           soc_locked17 = 1'd0;
reg           soc_locked18 = 1'd0;
reg           soc_locked19 = 1'd0;
reg           soc_locked20 = 1'd0;
reg           soc_locked21 = 1'd0;
reg           soc_locked22 = 1'd0;
reg           soc_locked23 = 1'd0;
reg           soc_locked24 = 1'd0;
reg           soc_locked25 = 1'd0;
reg           soc_locked26 = 1'd0;
reg           soc_locked27 = 1'd0;
reg           soc_locked28 = 1'd0;
reg           soc_locked29 = 1'd0;
reg           soc_locked30 = 1'd0;
reg           soc_locked31 = 1'd0;
reg           soc_locked32 = 1'd0;
reg           soc_locked33 = 1'd0;
reg           soc_locked34 = 1'd0;
reg           soc_locked35 = 1'd0;
reg           soc_locked36 = 1'd0;
reg           soc_locked37 = 1'd0;
reg           soc_locked38 = 1'd0;
reg           soc_locked39 = 1'd0;
reg           soc_locked40 = 1'd0;
reg           soc_locked41 = 1'd0;
reg           soc_locked42 = 1'd0;
reg           soc_locked43 = 1'd0;
reg           soc_locked44 = 1'd0;
reg           soc_locked45 = 1'd0;
reg           soc_locked46 = 1'd0;
reg           soc_locked47 = 1'd0;
reg           soc_locked48 = 1'd0;
reg           soc_locked49 = 1'd0;
reg           soc_locked50 = 1'd0;
reg           soc_locked51 = 1'd0;
reg           soc_locked52 = 1'd0;
reg           soc_locked53 = 1'd0;
reg           soc_locked54 = 1'd0;
reg           soc_locked55 = 1'd0;
reg           soc_locked56 = 1'd0;
reg           soc_locked57 = 1'd0;
reg           soc_locked58 = 1'd0;
reg           soc_locked59 = 1'd0;
reg           soc_locked60 = 1'd0;
reg           soc_locked61 = 1'd0;
reg           soc_locked62 = 1'd0;
reg           soc_locked63 = 1'd0;
reg           soc_locked64 = 1'd0;
reg           soc_locked65 = 1'd0;
reg           soc_locked66 = 1'd0;
reg           soc_locked67 = 1'd0;
reg           soc_locked68 = 1'd0;
reg           soc_locked69 = 1'd0;
reg           soc_locked70 = 1'd0;
reg           soc_locked71 = 1'd0;
reg           soc_locked72 = 1'd0;
reg           soc_locked73 = 1'd0;
reg           soc_locked74 = 1'd0;
reg           soc_locked75 = 1'd0;
reg           soc_locked76 = 1'd0;
reg           soc_locked77 = 1'd0;
reg           soc_locked78 = 1'd0;
reg           soc_locked79 = 1'd0;
reg           soc_locked80 = 1'd0;
reg           soc_locked81 = 1'd0;
reg           soc_locked82 = 1'd0;
reg           soc_locked83 = 1'd0;
reg           soc_locked84 = 1'd0;
reg           soc_locked85 = 1'd0;
reg           soc_locked86 = 1'd0;
reg           soc_locked87 = 1'd0;
reg           soc_locked88 = 1'd0;
reg           soc_locked89 = 1'd0;
reg           soc_locked90 = 1'd0;
reg           soc_locked91 = 1'd0;
reg           soc_locked92 = 1'd0;
reg           soc_locked93 = 1'd0;
reg           soc_locked94 = 1'd0;
reg           soc_locked95 = 1'd0;
reg           soc_new_master_wdata_ready0 = 1'd0;
reg           soc_new_master_wdata_ready1 = 1'd0;
reg           soc_new_master_wdata_ready2 = 1'd0;
reg           soc_new_master_wdata_ready3 = 1'd0;
reg           soc_new_master_wdata_ready4 = 1'd0;
reg           soc_new_master_wdata_ready5 = 1'd0;
reg           soc_new_master_wdata_ready6 = 1'd0;
reg           soc_new_master_wdata_ready7 = 1'd0;
reg           soc_new_master_wdata_ready8 = 1'd0;
reg           soc_new_master_wdata_ready9 = 1'd0;
reg           soc_new_master_wdata_ready10 = 1'd0;
reg           soc_new_master_wdata_ready11 = 1'd0;
reg           soc_new_master_wdata_ready12 = 1'd0;
reg           soc_new_master_wdata_ready13 = 1'd0;
reg           soc_new_master_wdata_ready14 = 1'd0;
reg           soc_new_master_wdata_ready15 = 1'd0;
reg           soc_new_master_wdata_ready16 = 1'd0;
reg           soc_new_master_wdata_ready17 = 1'd0;
reg           soc_new_master_rdata_valid0 = 1'd0;
reg           soc_new_master_rdata_valid1 = 1'd0;
reg           soc_new_master_rdata_valid2 = 1'd0;
reg           soc_new_master_rdata_valid3 = 1'd0;
reg           soc_new_master_rdata_valid4 = 1'd0;
reg           soc_new_master_rdata_valid5 = 1'd0;
reg           soc_new_master_rdata_valid6 = 1'd0;
reg           soc_new_master_rdata_valid7 = 1'd0;
reg           soc_new_master_rdata_valid8 = 1'd0;
reg           soc_new_master_rdata_valid9 = 1'd0;
reg           soc_new_master_rdata_valid10 = 1'd0;
reg           soc_new_master_rdata_valid11 = 1'd0;
reg           soc_new_master_rdata_valid12 = 1'd0;
reg           soc_new_master_rdata_valid13 = 1'd0;
reg           soc_new_master_rdata_valid14 = 1'd0;
reg           soc_new_master_rdata_valid15 = 1'd0;
reg           soc_new_master_rdata_valid16 = 1'd0;
reg           soc_new_master_rdata_valid17 = 1'd0;
reg           soc_new_master_rdata_valid18 = 1'd0;
reg           soc_new_master_rdata_valid19 = 1'd0;
reg           soc_new_master_rdata_valid20 = 1'd0;
reg           soc_new_master_rdata_valid21 = 1'd0;
reg           soc_new_master_rdata_valid22 = 1'd0;
reg           soc_new_master_rdata_valid23 = 1'd0;
reg           soc_new_master_rdata_valid24 = 1'd0;
reg           soc_new_master_rdata_valid25 = 1'd0;
reg           soc_new_master_rdata_valid26 = 1'd0;
reg           soc_new_master_rdata_valid27 = 1'd0;
reg           soc_new_master_rdata_valid28 = 1'd0;
reg           soc_new_master_rdata_valid29 = 1'd0;
reg           soc_new_master_rdata_valid30 = 1'd0;
reg           soc_new_master_rdata_valid31 = 1'd0;
reg           soc_new_master_rdata_valid32 = 1'd0;
reg           soc_new_master_rdata_valid33 = 1'd0;
reg           soc_new_master_rdata_valid34 = 1'd0;
reg           soc_new_master_rdata_valid35 = 1'd0;
reg           soc_new_master_rdata_valid36 = 1'd0;
reg           soc_new_master_rdata_valid37 = 1'd0;
reg           soc_new_master_rdata_valid38 = 1'd0;
reg           soc_new_master_rdata_valid39 = 1'd0;
reg           soc_new_master_rdata_valid40 = 1'd0;
reg           soc_new_master_rdata_valid41 = 1'd0;
reg           soc_new_master_rdata_valid42 = 1'd0;
reg           soc_new_master_rdata_valid43 = 1'd0;
reg           soc_new_master_rdata_valid44 = 1'd0;
reg           soc_new_master_rdata_valid45 = 1'd0;
reg           soc_new_master_rdata_valid46 = 1'd0;
reg           soc_new_master_rdata_valid47 = 1'd0;
reg           soc_new_master_rdata_valid48 = 1'd0;
reg           soc_new_master_rdata_valid49 = 1'd0;
reg           soc_new_master_rdata_valid50 = 1'd0;
reg           soc_new_master_rdata_valid51 = 1'd0;
reg           soc_new_master_rdata_valid52 = 1'd0;
reg           soc_new_master_rdata_valid53 = 1'd0;
reg     [2:0] soc_litedrambistgenerator_state = 3'd0;
reg     [2:0] soc_litedrambistgenerator_next_state = 3'd0;
reg    [26:0] soc_sdram_generator_cmd_counter_litedrambistgenerator_next_value0 = 27'd0;
reg           soc_sdram_generator_cmd_counter_litedrambistgenerator_next_value_ce0 = 1'd0;
reg    [31:0] soc_sdram_generator_ticks_litedrambistgenerator_next_value1 = 32'd0;
reg           soc_sdram_generator_ticks_litedrambistgenerator_next_value_ce1 = 1'd0;
reg     [1:0] soc_fsm0_state0 = 2'd0;
reg     [1:0] soc_fsm0_next_state0 = 2'd0;
reg    [26:0] soc_sdram_checker_cmd_counter_fsm0_next_value0 = 27'd0;
reg           soc_sdram_checker_cmd_counter_fsm0_next_value_ce0 = 1'd0;
reg     [1:0] soc_fsm1_state0 = 2'd0;
reg     [1:0] soc_fsm1_next_state0 = 2'd0;
reg    [26:0] soc_sdram_checker_data_counter_fsm1_next_value0 = 27'd0;
reg           soc_sdram_checker_data_counter_fsm1_next_value_ce0 = 1'd0;
reg    [31:0] soc_sdram_checker_errors_fsm1_next_value1 = 32'd0;
reg           soc_sdram_checker_errors_fsm1_next_value_ce1 = 1'd0;
reg    [31:0] soc_sdram_checker_ticks_fsm1_next_value2 = 32'd0;
reg           soc_sdram_checker_ticks_fsm1_next_value_ce2 = 1'd0;
reg     [1:0] soc_fullmemorywe_state = 2'd0;
reg     [1:0] soc_fullmemorywe_next_state = 2'd0;
reg     [1:0] soc_litedramwishbone2native_state = 2'd0;
reg     [1:0] soc_litedramwishbone2native_next_state = 2'd0;
reg           soc_aborted_litedramwishbone2native_next_value = 1'd0;
reg           soc_aborted_litedramwishbone2native_next_value_ce = 1'd0;
reg           soc_rs232phytx_state = 1'd0;
reg           soc_rs232phytx_next_state = 1'd0;
reg     [3:0] soc_tx_count_rs232phytx_next_value0 = 4'd0;
reg           soc_tx_count_rs232phytx_next_value_ce0 = 1'd0;
reg           soc_serial_tx_rs232phytx_next_value1 = 1'd0;
reg           soc_serial_tx_rs232phytx_next_value_ce1 = 1'd0;
reg     [7:0] soc_tx_data_rs232phytx_next_value2 = 8'd0;
reg           soc_tx_data_rs232phytx_next_value_ce2 = 1'd0;
reg           soc_rs232phyrx_state = 1'd0;
reg           soc_rs232phyrx_next_state = 1'd0;
reg     [3:0] soc_rx_count_rs232phyrx_next_value0 = 4'd0;
reg           soc_rx_count_rs232phyrx_next_value_ce0 = 1'd0;
reg     [7:0] soc_rx_data_rs232phyrx_next_value1 = 8'd0;
reg           soc_rx_data_rs232phyrx_next_value_ce1 = 1'd0;
reg     [2:0] soc_uartbone_state = 3'd0;
reg     [2:0] soc_uartbone_next_state = 3'd0;
reg     [1:0] soc_uartbone_data_bytes_count_uartbone_next_value0 = 2'd0;
reg           soc_uartbone_data_bytes_count_uartbone_next_value_ce0 = 1'd0;
reg     [1:0] soc_uartbone_addr_bytes_count_uartbone_next_value1 = 2'd0;
reg           soc_uartbone_addr_bytes_count_uartbone_next_value_ce1 = 1'd0;
reg     [7:0] soc_uartbone_words_count_uartbone_next_value2 = 8'd0;
reg           soc_uartbone_words_count_uartbone_next_value_ce2 = 1'd0;
reg     [7:0] soc_uartbone_cmd_uartbone_next_value3 = 8'd0;
reg           soc_uartbone_cmd_uartbone_next_value_ce3 = 1'd0;
reg     [7:0] soc_uartbone_length_uartbone_next_value4 = 8'd0;
reg           soc_uartbone_length_uartbone_next_value_ce4 = 1'd0;
reg    [31:0] soc_uartbone_address_uartbone_next_value5 = 32'd0;
reg           soc_uartbone_address_uartbone_next_value_ce5 = 1'd0;
reg           soc_uartbone_incr_uartbone_next_value6 = 1'd0;
reg           soc_uartbone_incr_uartbone_next_value_ce6 = 1'd0;
reg    [31:0] soc_uartbone_data_uartbone_next_value7 = 32'd0;
reg           soc_uartbone_data_uartbone_next_value_ce7 = 1'd0;
reg     [1:0] soc_writer_state = 2'd0;
reg     [1:0] soc_writer_next_state = 2'd0;
reg    [31:0] writer_cmd_counter_writer_next_value = 32'd0;
reg           writer_cmd_counter_writer_next_value_ce = 1'd0;
reg     [1:0] soc_fsm0_state1 = 2'd0;
reg     [1:0] soc_fsm0_next_state1 = 2'd0;
reg    [31:0] reader_counter_addr_fsm0_next_value1 = 32'd0;
reg           reader_counter_addr_fsm0_next_value_ce1 = 1'd0;
reg    [26:0] reader_address_fifo_sink_payload_address_fsm0_next_value2 = 27'd0;
reg           reader_address_fifo_sink_payload_address_fsm0_next_value_ce2 = 1'd0;
reg     [1:0] soc_fsm1_state1 = 2'd0;
reg     [1:0] soc_fsm1_next_state1 = 2'd0;
reg    [31:0] reader_counter_gen_fsm1_next_value3 = 32'd0;
reg           reader_counter_gen_fsm1_next_value_ce3 = 1'd0;
reg    [31:0] reader_error_count_fsm1_next_value4 = 32'd0;
reg           reader_error_count_fsm1_next_value_ce4 = 1'd0;
reg    [31:0] reader_error_fifo_sink_payload_offset_fsm1_next_value5 = 32'd0;
reg           reader_error_fifo_sink_payload_offset_fsm1_next_value_ce5 = 1'd0;
reg   [511:0] reader_error_fifo_sink_payload_data_fsm1_next_value6 = 512'd0;
reg           reader_error_fifo_sink_payload_data_fsm1_next_value_ce6 = 1'd0;
reg   [511:0] reader_error_fifo_sink_payload_expected_fsm1_next_value7 = 512'd0;
reg           reader_error_fifo_sink_payload_expected_fsm1_next_value_ce7 = 1'd0;
reg           soc_dfiswitch_state = 1'd0;
reg           soc_dfiswitch_next_state = 1'd0;
reg     [1:0] soc_payloadexecutor_state = 2'd0;
reg     [1:0] soc_payloadexecutor_next_state = 2'd0;
reg    [12:0] payload_executor_program_counter_t_next_value0 = 13'd0;
reg           payload_executor_program_counter_t_next_value_ce0 = 1'd0;
reg    [11:0] payload_executor_loop_counter_t_next_value1 = 12'd0;
reg           payload_executor_loop_counter_t_next_value_ce1 = 1'd0;
reg    [28:0] payload_executor_idle_counter_f_next_value = 29'd0;
reg           payload_executor_idle_counter_f_next_value_ce = 1'd0;
reg     [1:0] soc_axi2axilite_state = 2'd0;
reg     [1:0] soc_axi2axilite_next_state = 2'd0;
reg           axi2axilite_cmd_done_axi2axilite_next_value0 = 1'd0;
reg           axi2axilite_cmd_done_axi2axilite_next_value_ce0 = 1'd0;
reg           axi2axilite_last_ar_aw_n_axi2axilite_next_value1 = 1'd0;
reg           axi2axilite_last_ar_aw_n_axi2axilite_next_value_ce1 = 1'd0;
reg     [2:0] soc_axilite2wishbone_state = 3'd0;
reg     [2:0] soc_axilite2wishbone_next_state = 3'd0;
reg           axilite2wishbone_last_ar_aw_n_axilite2wishbone_next_value0 = 1'd0;
reg           axilite2wishbone_last_ar_aw_n_axilite2wishbone_next_value_ce0 = 1'd0;
reg    [31:0] axilite2wishbone_data_axilite2wishbone_next_value1 = 32'd0;
reg           axilite2wishbone_data_axilite2wishbone_next_value_ce1 = 1'd0;
reg     [1:0] soc_wishbone2csr_state = 2'd0;
reg     [1:0] soc_wishbone2csr_next_state = 2'd0;
reg    [31:0] soc_dat_w_wishbone2csr_next_value0 = 32'd0;
reg           soc_dat_w_wishbone2csr_next_value_ce0 = 1'd0;
reg    [13:0] soc_adr_wishbone2csr_next_value1 = 14'd0;
reg           soc_adr_wishbone2csr_next_value_ce1 = 1'd0;
reg           soc_we_wishbone2csr_next_value2 = 1'd0;
reg           soc_we_wishbone2csr_next_value_ce2 = 1'd0;
wire  [526:0] rhs_slice_proxy0;
wire  [526:0] cases_slice_proxy;
wire   [28:0] t_slice_proxy;
wire   [28:0] f_slice_proxy;
wire   [28:0] rhs_slice_proxy1;
wire   [28:0] rhs_slice_proxy2;
wire   [28:0] rhs_slice_proxy3;
reg    [37:0] rhs_array_muxed0 = 38'd0;
reg    [31:0] rhs_array_muxed1 = 32'd0;
reg     [3:0] rhs_array_muxed2 = 4'd0;
reg           rhs_array_muxed3 = 1'd0;
reg           rhs_array_muxed4 = 1'd0;
reg           rhs_array_muxed5 = 1'd0;
reg     [2:0] rhs_array_muxed6 = 3'd0;
reg     [1:0] rhs_array_muxed7 = 2'd0;
reg           rhs_array_muxed8 = 1'd0;
reg           rhs_array_muxed9 = 1'd0;
reg    [15:0] rhs_array_muxed10 = 16'd0;
reg     [3:0] rhs_array_muxed11 = 4'd0;
reg           rhs_array_muxed12 = 1'd0;
reg           rhs_array_muxed13 = 1'd0;
reg           rhs_array_muxed14 = 1'd0;
reg           t_array_muxed0 = 1'd0;
reg           t_array_muxed1 = 1'd0;
reg           t_array_muxed2 = 1'd0;
reg           rhs_array_muxed15 = 1'd0;
reg    [15:0] rhs_array_muxed16 = 16'd0;
reg     [3:0] rhs_array_muxed17 = 4'd0;
reg           rhs_array_muxed18 = 1'd0;
reg           rhs_array_muxed19 = 1'd0;
reg           rhs_array_muxed20 = 1'd0;
reg           t_array_muxed3 = 1'd0;
reg           t_array_muxed4 = 1'd0;
reg           t_array_muxed5 = 1'd0;
reg    [22:0] rhs_array_muxed21 = 23'd0;
reg           rhs_array_muxed22 = 1'd0;
reg           rhs_array_muxed23 = 1'd0;
reg    [22:0] rhs_array_muxed24 = 23'd0;
reg           rhs_array_muxed25 = 1'd0;
reg           rhs_array_muxed26 = 1'd0;
reg    [22:0] rhs_array_muxed27 = 23'd0;
reg           rhs_array_muxed28 = 1'd0;
reg           rhs_array_muxed29 = 1'd0;
reg    [22:0] rhs_array_muxed30 = 23'd0;
reg           rhs_array_muxed31 = 1'd0;
reg           rhs_array_muxed32 = 1'd0;
reg    [22:0] rhs_array_muxed33 = 23'd0;
reg           rhs_array_muxed34 = 1'd0;
reg           rhs_array_muxed35 = 1'd0;
reg    [22:0] rhs_array_muxed36 = 23'd0;
reg           rhs_array_muxed37 = 1'd0;
reg           rhs_array_muxed38 = 1'd0;
reg    [22:0] rhs_array_muxed39 = 23'd0;
reg           rhs_array_muxed40 = 1'd0;
reg           rhs_array_muxed41 = 1'd0;
reg    [22:0] rhs_array_muxed42 = 23'd0;
reg           rhs_array_muxed43 = 1'd0;
reg           rhs_array_muxed44 = 1'd0;
reg    [22:0] rhs_array_muxed45 = 23'd0;
reg           rhs_array_muxed46 = 1'd0;
reg           rhs_array_muxed47 = 1'd0;
reg    [22:0] rhs_array_muxed48 = 23'd0;
reg           rhs_array_muxed49 = 1'd0;
reg           rhs_array_muxed50 = 1'd0;
reg    [22:0] rhs_array_muxed51 = 23'd0;
reg           rhs_array_muxed52 = 1'd0;
reg           rhs_array_muxed53 = 1'd0;
reg    [22:0] rhs_array_muxed54 = 23'd0;
reg           rhs_array_muxed55 = 1'd0;
reg           rhs_array_muxed56 = 1'd0;
reg    [22:0] rhs_array_muxed57 = 23'd0;
reg           rhs_array_muxed58 = 1'd0;
reg           rhs_array_muxed59 = 1'd0;
reg    [22:0] rhs_array_muxed60 = 23'd0;
reg           rhs_array_muxed61 = 1'd0;
reg           rhs_array_muxed62 = 1'd0;
reg    [22:0] rhs_array_muxed63 = 23'd0;
reg           rhs_array_muxed64 = 1'd0;
reg           rhs_array_muxed65 = 1'd0;
reg    [22:0] rhs_array_muxed66 = 23'd0;
reg           rhs_array_muxed67 = 1'd0;
reg           rhs_array_muxed68 = 1'd0;
reg     [3:0] array_muxed0 = 4'd0;
reg    [15:0] array_muxed1 = 16'd0;
reg           array_muxed2 = 1'd0;
reg           array_muxed3 = 1'd0;
reg           array_muxed4 = 1'd0;
reg           array_muxed5 = 1'd0;
reg           array_muxed6 = 1'd0;
reg     [3:0] array_muxed7 = 4'd0;
reg    [15:0] array_muxed8 = 16'd0;
reg           array_muxed9 = 1'd0;
reg           array_muxed10 = 1'd0;
reg           array_muxed11 = 1'd0;
reg           array_muxed12 = 1'd0;
reg           array_muxed13 = 1'd0;
reg     [3:0] array_muxed14 = 4'd0;
reg    [15:0] array_muxed15 = 16'd0;
reg           array_muxed16 = 1'd0;
reg           array_muxed17 = 1'd0;
reg           array_muxed18 = 1'd0;
reg           array_muxed19 = 1'd0;
reg           array_muxed20 = 1'd0;
reg     [3:0] array_muxed21 = 4'd0;
reg    [15:0] array_muxed22 = 16'd0;
reg           array_muxed23 = 1'd0;
reg           array_muxed24 = 1'd0;
reg           array_muxed25 = 1'd0;
reg           array_muxed26 = 1'd0;
reg           array_muxed27 = 1'd0;
wire          xilinxasyncresetsynchronizerimpl0;
wire          xilinxasyncresetsynchronizerimpl0_rst_meta;
wire          xilinxasyncresetsynchronizerimpl1_rst_meta;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *)
reg           xilinxmultiregimpl0_regs0 = 1'd0;
(* async_reg = "true", dont_touch = "true" *)
reg           xilinxmultiregimpl0_regs1 = 1'd0;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *)
reg     [2:0] xilinxmultiregimpl1_regs0 = 3'd0;
(* async_reg = "true", dont_touch = "true" *)
reg     [2:0] xilinxmultiregimpl1_regs1 = 3'd0;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *)
reg     [2:0] xilinxmultiregimpl2_regs0 = 3'd0;
(* async_reg = "true", dont_touch = "true" *)
reg     [2:0] xilinxmultiregimpl2_regs1 = 3'd0;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *)
reg     [2:0] xilinxmultiregimpl3_regs0 = 3'd0;
(* async_reg = "true", dont_touch = "true" *)
reg     [2:0] xilinxmultiregimpl3_regs1 = 3'd0;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *)
reg     [2:0] xilinxmultiregimpl4_regs0 = 3'd0;
(* async_reg = "true", dont_touch = "true" *)
reg     [2:0] xilinxmultiregimpl4_regs1 = 3'd0;

//------------------------------------------------------------------------------
// Combinatorial Logic
//------------------------------------------------------------------------------

assign soc_cpu_reset = (soc_soc_rst | soc_cpu_rst);
always @(*) begin
    rst <= 1'd0;
    if (soc_soc_rst) begin
        rst <= 1'd1;
    end
end
assign soc_bus_error = error;
always @(*) begin
    soc_cpu_interrupt <= 32'd0;
    soc_cpu_interrupt[1] <= soc_irq;
    soc_cpu_interrupt[0] <= soc_uartcrossover_irq;
end
assign shared_adr = rhs_array_muxed0;
assign shared_dat_w = rhs_array_muxed1;
assign shared_sel = rhs_array_muxed2;
assign shared_cyc = rhs_array_muxed3;
assign shared_stb = rhs_array_muxed4;
assign shared_we = rhs_array_muxed5;
assign shared_cti = rhs_array_muxed6;
assign shared_bte = rhs_array_muxed7;
assign soc_cpu_ibus_dat_r = shared_dat_r;
assign soc_cpu_dbus_dat_r = shared_dat_r;
assign soc_uartbone_wishbone_dat_r = shared_dat_r;
assign wb_ps_dat_r = shared_dat_r;
assign soc_cpu_ibus_ack = (shared_ack & (grant == 1'd0));
assign soc_cpu_dbus_ack = (shared_ack & (grant == 1'd1));
assign soc_uartbone_wishbone_ack = (shared_ack & (grant == 2'd2));
assign wb_ps_ack = (shared_ack & (grant == 2'd3));
assign soc_cpu_ibus_err = (shared_err & (grant == 1'd0));
assign soc_cpu_dbus_err = (shared_err & (grant == 1'd1));
assign soc_uartbone_wishbone_err = (shared_err & (grant == 2'd2));
assign wb_ps_err = (shared_err & (grant == 2'd3));
assign ce = (shared_ack | (~rhs_array_muxed8));
assign request = {wb_ps_cyc, soc_uartbone_wishbone_cyc, soc_cpu_dbus_cyc, soc_cpu_ibus_cyc};
always @(*) begin
    slave_sel <= 8'd0;
    slave_sel[0] <= (shared_adr[29:14] == 1'd0);
    slave_sel[1] <= (shared_adr[29:11] == 16'd32768);
    slave_sel[2] <= (shared_adr[29:28] == 1'd1);
    slave_sel[3] <= (shared_adr[29:8] == 20'd524288);
    slave_sel[4] <= (shared_adr[29:4] == 24'd8650752);
    slave_sel[5] <= (shared_adr[29:13] == 15'd24576);
    slave_sel[6] <= (shared_adr[29:8] == 20'd802816);
    slave_sel[7] <= (shared_adr[29:14] == 16'd61440);
end
assign soc_soc_ram_bus_adr = shared_adr;
assign soc_soc_ram_bus_dat_w = shared_dat_w;
assign soc_soc_ram_bus_sel = shared_sel;
assign soc_soc_ram_bus_stb = shared_stb;
assign soc_soc_ram_bus_we = shared_we;
assign soc_soc_ram_bus_cti = shared_cti;
assign soc_soc_ram_bus_bte = shared_bte;
assign soc_ram_bus_ram_bus_adr = shared_adr;
assign soc_ram_bus_ram_bus_dat_w = shared_dat_w;
assign soc_ram_bus_ram_bus_sel = shared_sel;
assign soc_ram_bus_ram_bus_stb = shared_stb;
assign soc_ram_bus_ram_bus_we = shared_we;
assign soc_ram_bus_ram_bus_cti = shared_cti;
assign soc_ram_bus_ram_bus_bte = shared_bte;
assign soc_wb_sdram_adr = shared_adr;
assign soc_wb_sdram_dat_w = shared_dat_w;
assign soc_wb_sdram_sel = shared_sel;
assign soc_wb_sdram_stb = shared_stb;
assign soc_wb_sdram_we = shared_we;
assign soc_wb_sdram_cti = shared_cti;
assign soc_wb_sdram_bte = shared_bte;
assign soc_interface0_ram_bus_adr = shared_adr;
assign soc_interface0_ram_bus_dat_w = shared_dat_w;
assign soc_interface0_ram_bus_sel = shared_sel;
assign soc_interface0_ram_bus_stb = shared_stb;
assign soc_interface0_ram_bus_we = shared_we;
assign soc_interface0_ram_bus_cti = shared_cti;
assign soc_interface0_ram_bus_bte = shared_bte;
assign soc_interface1_ram_bus_adr = shared_adr;
assign soc_interface1_ram_bus_dat_w = shared_dat_w;
assign soc_interface1_ram_bus_sel = shared_sel;
assign soc_interface1_ram_bus_stb = shared_stb;
assign soc_interface1_ram_bus_we = shared_we;
assign soc_interface1_ram_bus_cti = shared_cti;
assign soc_interface1_ram_bus_bte = shared_bte;
assign soc_interface2_ram_bus_adr = shared_adr;
assign soc_interface2_ram_bus_dat_w = shared_dat_w;
assign soc_interface2_ram_bus_sel = shared_sel;
assign soc_interface2_ram_bus_stb = shared_stb;
assign soc_interface2_ram_bus_we = shared_we;
assign soc_interface2_ram_bus_cti = shared_cti;
assign soc_interface2_ram_bus_bte = shared_bte;
assign soc_interface3_ram_bus_adr = shared_adr;
assign soc_interface3_ram_bus_dat_w = shared_dat_w;
assign soc_interface3_ram_bus_sel = shared_sel;
assign soc_interface3_ram_bus_stb = shared_stb;
assign soc_interface3_ram_bus_we = shared_we;
assign soc_interface3_ram_bus_cti = shared_cti;
assign soc_interface3_ram_bus_bte = shared_bte;
assign soc_wishbone_adr = shared_adr;
assign soc_wishbone_dat_w = shared_dat_w;
assign soc_wishbone_sel = shared_sel;
assign soc_wishbone_stb = shared_stb;
assign soc_wishbone_we = shared_we;
assign soc_wishbone_cti = shared_cti;
assign soc_wishbone_bte = shared_bte;
assign soc_soc_ram_bus_cyc = (shared_cyc & slave_sel[0]);
assign soc_ram_bus_ram_bus_cyc = (shared_cyc & slave_sel[1]);
assign soc_wb_sdram_cyc = (shared_cyc & slave_sel[2]);
assign soc_interface0_ram_bus_cyc = (shared_cyc & slave_sel[3]);
assign soc_interface1_ram_bus_cyc = (shared_cyc & slave_sel[4]);
assign soc_interface2_ram_bus_cyc = (shared_cyc & slave_sel[5]);
assign soc_interface3_ram_bus_cyc = (shared_cyc & slave_sel[6]);
assign soc_wishbone_cyc = (shared_cyc & slave_sel[7]);
assign shared_err = (((((((soc_soc_ram_bus_err | soc_ram_bus_ram_bus_err) | soc_wb_sdram_err) | soc_interface0_ram_bus_err) | soc_interface1_ram_bus_err) | soc_interface2_ram_bus_err) | soc_interface3_ram_bus_err) | soc_wishbone_err);
assign wait_1 = ((shared_stb & shared_cyc) & (~shared_ack));
always @(*) begin
    shared_ack <= 1'd0;
    shared_dat_r <= 32'd0;
    error <= 1'd0;
    shared_ack <= (((((((soc_soc_ram_bus_ack | soc_ram_bus_ram_bus_ack) | soc_wb_sdram_ack) | soc_interface0_ram_bus_ack) | soc_interface1_ram_bus_ack) | soc_interface2_ram_bus_ack) | soc_interface3_ram_bus_ack) | soc_wishbone_ack);
    shared_dat_r <= (((((((({32{slave_sel_r[0]}} & soc_soc_ram_bus_dat_r) | ({32{slave_sel_r[1]}} & soc_ram_bus_ram_bus_dat_r)) | ({32{slave_sel_r[2]}} & soc_wb_sdram_dat_r)) | ({32{slave_sel_r[3]}} & soc_interface0_ram_bus_dat_r)) | ({32{slave_sel_r[4]}} & soc_interface1_ram_bus_dat_r)) | ({32{slave_sel_r[5]}} & soc_interface2_ram_bus_dat_r)) | ({32{slave_sel_r[6]}} & soc_interface3_ram_bus_dat_r)) | ({32{slave_sel_r[7]}} & soc_wishbone_dat_r));
    if (done) begin
        shared_dat_r <= 32'd4294967295;
        shared_ack <= 1'd1;
        error <= 1'd1;
    end
end
assign done = (count == 1'd0);
assign soc_bus_errors_status = soc_bus_errors;
always @(*) begin
    soc_soc_rst <= 1'd0;
    if (soc_reset_re) begin
        soc_soc_rst <= soc_reset_storage[0];
    end
end
assign soc_cpu_rst = soc_reset_storage[1];
assign csr_bankarray_csrbank1_reset0_w = soc_reset_storage[1:0];
assign csr_bankarray_csrbank1_scratch0_w = soc_scratch_storage[31:0];
assign csr_bankarray_csrbank1_bus_errors_w = soc_bus_errors_status[31:0];
assign soc_bus_errors_we = csr_bankarray_csrbank1_bus_errors_we;
assign soc_soc_adr = soc_soc_ram_bus_adr[13:0];
assign soc_soc_ram_bus_dat_r = soc_soc_dat_r;
always @(*) begin
    soc_ram_we <= 4'd0;
    soc_ram_we[0] <= (((soc_ram_bus_ram_bus_cyc & soc_ram_bus_ram_bus_stb) & soc_ram_bus_ram_bus_we) & soc_ram_bus_ram_bus_sel[0]);
    soc_ram_we[1] <= (((soc_ram_bus_ram_bus_cyc & soc_ram_bus_ram_bus_stb) & soc_ram_bus_ram_bus_we) & soc_ram_bus_ram_bus_sel[1]);
    soc_ram_we[2] <= (((soc_ram_bus_ram_bus_cyc & soc_ram_bus_ram_bus_stb) & soc_ram_bus_ram_bus_we) & soc_ram_bus_ram_bus_sel[2]);
    soc_ram_we[3] <= (((soc_ram_bus_ram_bus_cyc & soc_ram_bus_ram_bus_stb) & soc_ram_bus_ram_bus_we) & soc_ram_bus_ram_bus_sel[3]);
end
assign soc_ram_adr = soc_ram_bus_ram_bus_adr[10:0];
assign soc_ram_bus_ram_bus_dat_r = soc_ram_dat_r;
assign soc_ram_dat_w = soc_ram_bus_ram_bus_dat_w;
assign soc_uartcrossover_tx_fifo_sink_valid = soc_uartcrossover_rxtx_re;
assign soc_uartcrossover_tx_fifo_sink_payload_data = soc_uartcrossover_rxtx_r;
assign soc_uartcrossover_uartcrossover_source_valid = soc_uartcrossover_tx_fifo_source_valid;
assign soc_uartcrossover_tx_fifo_source_ready = soc_uartcrossover_uartcrossover_source_ready;
assign soc_uartcrossover_uartcrossover_source_first = soc_uartcrossover_tx_fifo_source_first;
assign soc_uartcrossover_uartcrossover_source_last = soc_uartcrossover_tx_fifo_source_last;
assign soc_uartcrossover_uartcrossover_source_payload_data = soc_uartcrossover_tx_fifo_source_payload_data;
assign soc_uartcrossover_txfull_status = (~soc_uartcrossover_tx_fifo_sink_ready);
assign soc_uartcrossover_txempty_status = (~soc_uartcrossover_tx_fifo_source_valid);
assign soc_uartcrossover_tx_trigger = soc_uartcrossover_tx_fifo_sink_ready;
assign soc_uartcrossover_rx_fifo_sink_valid = soc_uartcrossover_uartcrossover_sink_valid;
assign soc_uartcrossover_uartcrossover_sink_ready = soc_uartcrossover_rx_fifo_sink_ready;
assign soc_uartcrossover_rx_fifo_sink_first = soc_uartcrossover_uartcrossover_sink_first;
assign soc_uartcrossover_rx_fifo_sink_last = soc_uartcrossover_uartcrossover_sink_last;
assign soc_uartcrossover_rx_fifo_sink_payload_data = soc_uartcrossover_uartcrossover_sink_payload_data;
assign soc_uartcrossover_rxtx_w = soc_uartcrossover_rx_fifo_source_payload_data;
assign soc_uartcrossover_rx_fifo_source_ready = (soc_uartcrossover_rx_clear | (1'd0 & soc_uartcrossover_rxtx_we));
assign soc_uartcrossover_rxempty_status = (~soc_uartcrossover_rx_fifo_source_valid);
assign soc_uartcrossover_rxfull_status = (~soc_uartcrossover_rx_fifo_sink_ready);
assign soc_uartcrossover_rx_trigger = soc_uartcrossover_rx_fifo_source_valid;
assign soc_xover_uart_sink_valid = soc_uartcrossover_uartcrossover_source_valid;
assign soc_uartcrossover_uartcrossover_source_ready = soc_xover_uart_sink_ready;
assign soc_xover_uart_sink_first = soc_uartcrossover_uartcrossover_source_first;
assign soc_xover_uart_sink_last = soc_uartcrossover_uartcrossover_source_last;
assign soc_xover_uart_sink_payload_data = soc_uartcrossover_uartcrossover_source_payload_data;
assign soc_uartcrossover_uartcrossover_sink_valid = soc_xover_uart_source_valid;
assign soc_xover_uart_source_ready = soc_uartcrossover_uartcrossover_sink_ready;
assign soc_uartcrossover_uartcrossover_sink_first = soc_xover_uart_source_first;
assign soc_uartcrossover_uartcrossover_sink_last = soc_xover_uart_source_last;
assign soc_uartcrossover_uartcrossover_sink_payload_data = soc_xover_uart_source_payload_data;
assign soc_uartcrossover_tx0 = soc_uartcrossover_tx_status;
assign soc_uartcrossover_tx1 = soc_uartcrossover_tx_pending;
always @(*) begin
    soc_uartcrossover_tx_clear <= 1'd0;
    if ((soc_uartcrossover_pending_re & soc_uartcrossover_pending_r[0])) begin
        soc_uartcrossover_tx_clear <= 1'd1;
    end
end
assign soc_uartcrossover_rx0 = soc_uartcrossover_rx_status;
assign soc_uartcrossover_rx1 = soc_uartcrossover_rx_pending;
always @(*) begin
    soc_uartcrossover_rx_clear <= 1'd0;
    if ((soc_uartcrossover_pending_re & soc_uartcrossover_pending_r[1])) begin
        soc_uartcrossover_rx_clear <= 1'd1;
    end
end
assign soc_uartcrossover_irq = ((soc_uartcrossover_pending_status[0] & soc_uartcrossover_enable_storage[0]) | (soc_uartcrossover_pending_status[1] & soc_uartcrossover_enable_storage[1]));
assign soc_uartcrossover_tx_status = soc_uartcrossover_tx_trigger;
assign soc_uartcrossover_rx_status = soc_uartcrossover_rx_trigger;
assign soc_uartcrossover_tx_fifo_syncfifo_din = {soc_uartcrossover_tx_fifo_fifo_in_last, soc_uartcrossover_tx_fifo_fifo_in_first, soc_uartcrossover_tx_fifo_fifo_in_payload_data};
assign {soc_uartcrossover_tx_fifo_fifo_out_last, soc_uartcrossover_tx_fifo_fifo_out_first, soc_uartcrossover_tx_fifo_fifo_out_payload_data} = soc_uartcrossover_tx_fifo_syncfifo_dout;
assign soc_uartcrossover_tx_fifo_sink_ready = soc_uartcrossover_tx_fifo_syncfifo_writable;
assign soc_uartcrossover_tx_fifo_syncfifo_we = soc_uartcrossover_tx_fifo_sink_valid;
assign soc_uartcrossover_tx_fifo_fifo_in_first = soc_uartcrossover_tx_fifo_sink_first;
assign soc_uartcrossover_tx_fifo_fifo_in_last = soc_uartcrossover_tx_fifo_sink_last;
assign soc_uartcrossover_tx_fifo_fifo_in_payload_data = soc_uartcrossover_tx_fifo_sink_payload_data;
assign soc_uartcrossover_tx_fifo_source_valid = soc_uartcrossover_tx_fifo_readable;
assign soc_uartcrossover_tx_fifo_source_first = soc_uartcrossover_tx_fifo_fifo_out_first;
assign soc_uartcrossover_tx_fifo_source_last = soc_uartcrossover_tx_fifo_fifo_out_last;
assign soc_uartcrossover_tx_fifo_source_payload_data = soc_uartcrossover_tx_fifo_fifo_out_payload_data;
assign soc_uartcrossover_tx_fifo_re = soc_uartcrossover_tx_fifo_source_ready;
assign soc_uartcrossover_tx_fifo_syncfifo_re = (soc_uartcrossover_tx_fifo_syncfifo_readable & ((~soc_uartcrossover_tx_fifo_readable) | soc_uartcrossover_tx_fifo_re));
assign soc_uartcrossover_tx_fifo_level1 = (soc_uartcrossover_tx_fifo_level0 + soc_uartcrossover_tx_fifo_readable);
always @(*) begin
    soc_uartcrossover_tx_fifo_wrport_adr <= 4'd0;
    if (soc_uartcrossover_tx_fifo_replace) begin
        soc_uartcrossover_tx_fifo_wrport_adr <= (soc_uartcrossover_tx_fifo_produce - 1'd1);
    end else begin
        soc_uartcrossover_tx_fifo_wrport_adr <= soc_uartcrossover_tx_fifo_produce;
    end
end
assign soc_uartcrossover_tx_fifo_wrport_dat_w = soc_uartcrossover_tx_fifo_syncfifo_din;
assign soc_uartcrossover_tx_fifo_wrport_we = (soc_uartcrossover_tx_fifo_syncfifo_we & (soc_uartcrossover_tx_fifo_syncfifo_writable | soc_uartcrossover_tx_fifo_replace));
assign soc_uartcrossover_tx_fifo_do_read = (soc_uartcrossover_tx_fifo_syncfifo_readable & soc_uartcrossover_tx_fifo_syncfifo_re);
assign soc_uartcrossover_tx_fifo_rdport_adr = soc_uartcrossover_tx_fifo_consume;
assign soc_uartcrossover_tx_fifo_syncfifo_dout = soc_uartcrossover_tx_fifo_rdport_dat_r;
assign soc_uartcrossover_tx_fifo_rdport_re = soc_uartcrossover_tx_fifo_do_read;
assign soc_uartcrossover_tx_fifo_syncfifo_writable = (soc_uartcrossover_tx_fifo_level0 != 5'd16);
assign soc_uartcrossover_tx_fifo_syncfifo_readable = (soc_uartcrossover_tx_fifo_level0 != 1'd0);
assign soc_uartcrossover_rx_fifo_syncfifo_din = {soc_uartcrossover_rx_fifo_fifo_in_last, soc_uartcrossover_rx_fifo_fifo_in_first, soc_uartcrossover_rx_fifo_fifo_in_payload_data};
assign {soc_uartcrossover_rx_fifo_fifo_out_last, soc_uartcrossover_rx_fifo_fifo_out_first, soc_uartcrossover_rx_fifo_fifo_out_payload_data} = soc_uartcrossover_rx_fifo_syncfifo_dout;
assign soc_uartcrossover_rx_fifo_sink_ready = soc_uartcrossover_rx_fifo_syncfifo_writable;
assign soc_uartcrossover_rx_fifo_syncfifo_we = soc_uartcrossover_rx_fifo_sink_valid;
assign soc_uartcrossover_rx_fifo_fifo_in_first = soc_uartcrossover_rx_fifo_sink_first;
assign soc_uartcrossover_rx_fifo_fifo_in_last = soc_uartcrossover_rx_fifo_sink_last;
assign soc_uartcrossover_rx_fifo_fifo_in_payload_data = soc_uartcrossover_rx_fifo_sink_payload_data;
assign soc_uartcrossover_rx_fifo_source_valid = soc_uartcrossover_rx_fifo_readable;
assign soc_uartcrossover_rx_fifo_source_first = soc_uartcrossover_rx_fifo_fifo_out_first;
assign soc_uartcrossover_rx_fifo_source_last = soc_uartcrossover_rx_fifo_fifo_out_last;
assign soc_uartcrossover_rx_fifo_source_payload_data = soc_uartcrossover_rx_fifo_fifo_out_payload_data;
assign soc_uartcrossover_rx_fifo_re = soc_uartcrossover_rx_fifo_source_ready;
assign soc_uartcrossover_rx_fifo_syncfifo_re = (soc_uartcrossover_rx_fifo_syncfifo_readable & ((~soc_uartcrossover_rx_fifo_readable) | soc_uartcrossover_rx_fifo_re));
assign soc_uartcrossover_rx_fifo_level1 = (soc_uartcrossover_rx_fifo_level0 + soc_uartcrossover_rx_fifo_readable);
always @(*) begin
    soc_uartcrossover_rx_fifo_wrport_adr <= 4'd0;
    if (soc_uartcrossover_rx_fifo_replace) begin
        soc_uartcrossover_rx_fifo_wrport_adr <= (soc_uartcrossover_rx_fifo_produce - 1'd1);
    end else begin
        soc_uartcrossover_rx_fifo_wrport_adr <= soc_uartcrossover_rx_fifo_produce;
    end
end
assign soc_uartcrossover_rx_fifo_wrport_dat_w = soc_uartcrossover_rx_fifo_syncfifo_din;
assign soc_uartcrossover_rx_fifo_wrport_we = (soc_uartcrossover_rx_fifo_syncfifo_we & (soc_uartcrossover_rx_fifo_syncfifo_writable | soc_uartcrossover_rx_fifo_replace));
assign soc_uartcrossover_rx_fifo_do_read = (soc_uartcrossover_rx_fifo_syncfifo_readable & soc_uartcrossover_rx_fifo_syncfifo_re);
assign soc_uartcrossover_rx_fifo_rdport_adr = soc_uartcrossover_rx_fifo_consume;
assign soc_uartcrossover_rx_fifo_syncfifo_dout = soc_uartcrossover_rx_fifo_rdport_dat_r;
assign soc_uartcrossover_rx_fifo_rdport_re = soc_uartcrossover_rx_fifo_do_read;
assign soc_uartcrossover_rx_fifo_syncfifo_writable = (soc_uartcrossover_rx_fifo_level0 != 5'd16);
assign soc_uartcrossover_rx_fifo_syncfifo_readable = (soc_uartcrossover_rx_fifo_level0 != 1'd0);
assign soc_xover_sink_sink_valid = soc_xover_rxtx_re;
assign soc_xover_sink_sink_payload_data = soc_xover_rxtx_r;
assign soc_xover_uart_source_valid = soc_xover_source_source_valid;
assign soc_xover_source_source_ready = soc_xover_uart_source_ready;
assign soc_xover_uart_source_first = soc_xover_source_source_first;
assign soc_xover_uart_source_last = soc_xover_source_source_last;
assign soc_xover_uart_source_payload_data = soc_xover_source_source_payload_data;
assign soc_xover_txfull_status = (~soc_xover_sink_sink_ready);
assign soc_xover_txempty_status = (~soc_xover_source_source_valid);
assign soc_xover_tx_trigger = soc_xover_sink_sink_ready;
assign soc_xover_rx_fifo_sink_valid = soc_xover_uart_sink_valid;
assign soc_xover_uart_sink_ready = soc_xover_rx_fifo_sink_ready;
assign soc_xover_rx_fifo_sink_first = soc_xover_uart_sink_first;
assign soc_xover_rx_fifo_sink_last = soc_xover_uart_sink_last;
assign soc_xover_rx_fifo_sink_payload_data = soc_xover_uart_sink_payload_data;
assign soc_xover_rxtx_w = soc_xover_rx_fifo_source_payload_data;
assign soc_xover_rx_fifo_source_ready = (soc_xover_rx_clear | (1'd1 & soc_xover_rxtx_we));
assign soc_xover_rxempty_status = (~soc_xover_rx_fifo_source_valid);
assign soc_xover_rxfull_status = (~soc_xover_rx_fifo_sink_ready);
assign soc_xover_rx_trigger = soc_xover_rx_fifo_source_valid;
assign soc_xover_tx0 = soc_xover_tx_status;
assign soc_xover_tx1 = soc_xover_tx_pending;
always @(*) begin
    soc_xover_tx_clear <= 1'd0;
    if ((soc_xover_pending_re & soc_xover_pending_r[0])) begin
        soc_xover_tx_clear <= 1'd1;
    end
end
assign soc_xover_rx0 = soc_xover_rx_status;
assign soc_xover_rx1 = soc_xover_rx_pending;
always @(*) begin
    soc_xover_rx_clear <= 1'd0;
    if ((soc_xover_pending_re & soc_xover_pending_r[1])) begin
        soc_xover_rx_clear <= 1'd1;
    end
end
assign soc_xover_irq = ((soc_xover_pending_status[0] & soc_xover_enable_storage[0]) | (soc_xover_pending_status[1] & soc_xover_enable_storage[1]));
assign soc_xover_tx_status = soc_xover_tx_trigger;
assign soc_xover_rx_status = soc_xover_rx_trigger;
assign soc_xover_pipe_valid_sink_ready = ((~soc_xover_pipe_valid_source_valid) | soc_xover_pipe_valid_source_ready);
assign soc_xover_pipe_valid_sink_valid = soc_xover_sink_sink_valid;
assign soc_xover_sink_sink_ready = soc_xover_pipe_valid_sink_ready;
assign soc_xover_pipe_valid_sink_first = soc_xover_sink_sink_first;
assign soc_xover_pipe_valid_sink_last = soc_xover_sink_sink_last;
assign soc_xover_pipe_valid_sink_payload_data = soc_xover_sink_sink_payload_data;
assign soc_xover_source_source_valid = soc_xover_pipe_valid_source_valid;
assign soc_xover_pipe_valid_source_ready = soc_xover_source_source_ready;
assign soc_xover_source_source_first = soc_xover_pipe_valid_source_first;
assign soc_xover_source_source_last = soc_xover_pipe_valid_source_last;
assign soc_xover_source_source_payload_data = soc_xover_pipe_valid_source_payload_data;
assign soc_xover_rx_fifo_syncfifo_din = {soc_xover_rx_fifo_fifo_in_last, soc_xover_rx_fifo_fifo_in_first, soc_xover_rx_fifo_fifo_in_payload_data};
assign {soc_xover_rx_fifo_fifo_out_last, soc_xover_rx_fifo_fifo_out_first, soc_xover_rx_fifo_fifo_out_payload_data} = soc_xover_rx_fifo_syncfifo_dout;
assign soc_xover_rx_fifo_sink_ready = soc_xover_rx_fifo_syncfifo_writable;
assign soc_xover_rx_fifo_syncfifo_we = soc_xover_rx_fifo_sink_valid;
assign soc_xover_rx_fifo_fifo_in_first = soc_xover_rx_fifo_sink_first;
assign soc_xover_rx_fifo_fifo_in_last = soc_xover_rx_fifo_sink_last;
assign soc_xover_rx_fifo_fifo_in_payload_data = soc_xover_rx_fifo_sink_payload_data;
assign soc_xover_rx_fifo_source_valid = soc_xover_rx_fifo_readable;
assign soc_xover_rx_fifo_source_first = soc_xover_rx_fifo_fifo_out_first;
assign soc_xover_rx_fifo_source_last = soc_xover_rx_fifo_fifo_out_last;
assign soc_xover_rx_fifo_source_payload_data = soc_xover_rx_fifo_fifo_out_payload_data;
assign soc_xover_rx_fifo_re = soc_xover_rx_fifo_source_ready;
assign soc_xover_rx_fifo_syncfifo_re = (soc_xover_rx_fifo_syncfifo_readable & ((~soc_xover_rx_fifo_readable) | soc_xover_rx_fifo_re));
assign soc_xover_rx_fifo_level1 = (soc_xover_rx_fifo_level0 + soc_xover_rx_fifo_readable);
always @(*) begin
    soc_xover_rx_fifo_wrport_adr <= 4'd0;
    if (soc_xover_rx_fifo_replace) begin
        soc_xover_rx_fifo_wrport_adr <= (soc_xover_rx_fifo_produce - 1'd1);
    end else begin
        soc_xover_rx_fifo_wrport_adr <= soc_xover_rx_fifo_produce;
    end
end
assign soc_xover_rx_fifo_wrport_dat_w = soc_xover_rx_fifo_syncfifo_din;
assign soc_xover_rx_fifo_wrport_we = (soc_xover_rx_fifo_syncfifo_we & (soc_xover_rx_fifo_syncfifo_writable | soc_xover_rx_fifo_replace));
assign soc_xover_rx_fifo_do_read = (soc_xover_rx_fifo_syncfifo_readable & soc_xover_rx_fifo_syncfifo_re);
assign soc_xover_rx_fifo_rdport_adr = soc_xover_rx_fifo_consume;
assign soc_xover_rx_fifo_syncfifo_dout = soc_xover_rx_fifo_rdport_dat_r;
assign soc_xover_rx_fifo_rdport_re = soc_xover_rx_fifo_do_read;
assign soc_xover_rx_fifo_syncfifo_writable = (soc_xover_rx_fifo_level0 != 5'd16);
assign soc_xover_rx_fifo_syncfifo_readable = (soc_xover_rx_fifo_level0 != 1'd0);
assign soc_zero_trigger = (soc_value == 1'd0);
assign soc_zero0 = soc_zero_status;
assign soc_zero1 = soc_zero_pending;
always @(*) begin
    soc_zero_clear <= 1'd0;
    if ((soc_pending_re & soc_pending_r)) begin
        soc_zero_clear <= 1'd1;
    end
end
assign soc_irq = (soc_pending_status & soc_enable_storage);
assign soc_zero_status = soc_zero_trigger;
assign reset = rst;
assign pll4x_clk = clkout0;
assign idelay_clk = clkout_buf0;
assign uart_clk = clkout_buf1;
assign ic_clk = sys_clk;
assign leds_wait = (~leds_done);
always @(*) begin
    leds_leds <= 4'd0;
    if ((leds_mode == 1'd1)) begin
        leds_leds <= leds_storage;
    end else begin
        leds_leds <= leds_chaser;
    end
end
assign {user_led3, user_led2, user_led1, user_led0} = (leds_leds ^ 1'd0);
assign leds_done = (leds_count == 1'd0);
assign ddram_ba = uspddrphy_pads_ba;
assign ddram_bg = uspddrphy_pads_ba[3:2];
assign uspddrphy_dqs_oe_delay_tappeddelayline = ((uspddrphy_dqs_preamble | uspddrphy_dqs_oe) | uspddrphy_dqs_postamble);
always @(*) begin
    uspddrphy_wdly_dqs_inc_count_status <= 9'd0;
    if (uspddrphy_dly_sel_storage[0]) begin
        uspddrphy_wdly_dqs_inc_count_status <= uspddrphy_wdly_dqs_inc_count0;
    end
    if (uspddrphy_dly_sel_storage[1]) begin
        uspddrphy_wdly_dqs_inc_count_status <= uspddrphy_wdly_dqs_inc_count1;
    end
    if (uspddrphy_dly_sel_storage[2]) begin
        uspddrphy_wdly_dqs_inc_count_status <= uspddrphy_wdly_dqs_inc_count2;
    end
    if (uspddrphy_dly_sel_storage[3]) begin
        uspddrphy_wdly_dqs_inc_count_status <= uspddrphy_wdly_dqs_inc_count3;
    end
    if (uspddrphy_dly_sel_storage[4]) begin
        uspddrphy_wdly_dqs_inc_count_status <= uspddrphy_wdly_dqs_inc_count4;
    end
    if (uspddrphy_dly_sel_storage[5]) begin
        uspddrphy_wdly_dqs_inc_count_status <= uspddrphy_wdly_dqs_inc_count5;
    end
    if (uspddrphy_dly_sel_storage[6]) begin
        uspddrphy_wdly_dqs_inc_count_status <= uspddrphy_wdly_dqs_inc_count6;
    end
    if (uspddrphy_dly_sel_storage[7]) begin
        uspddrphy_wdly_dqs_inc_count_status <= uspddrphy_wdly_dqs_inc_count7;
    end
end
assign uspddrphy_dq_oe_delay_tappeddelayline = ((uspddrphy_dqs_preamble | uspddrphy_dq_oe) | uspddrphy_dqs_postamble);
always @(*) begin
    uspddrphy_interface1_dfi_p0_rddata <= 128'd0;
    uspddrphy_interface1_dfi_p0_rddata[0] <= uspddrphy_bitslip04[0];
    uspddrphy_interface1_dfi_p0_rddata[64] <= uspddrphy_bitslip04[1];
    uspddrphy_interface1_dfi_p0_rddata[1] <= uspddrphy_bitslip14[0];
    uspddrphy_interface1_dfi_p0_rddata[65] <= uspddrphy_bitslip14[1];
    uspddrphy_interface1_dfi_p0_rddata[2] <= uspddrphy_bitslip24[0];
    uspddrphy_interface1_dfi_p0_rddata[66] <= uspddrphy_bitslip24[1];
    uspddrphy_interface1_dfi_p0_rddata[3] <= uspddrphy_bitslip34[0];
    uspddrphy_interface1_dfi_p0_rddata[67] <= uspddrphy_bitslip34[1];
    uspddrphy_interface1_dfi_p0_rddata[4] <= uspddrphy_bitslip44[0];
    uspddrphy_interface1_dfi_p0_rddata[68] <= uspddrphy_bitslip44[1];
    uspddrphy_interface1_dfi_p0_rddata[5] <= uspddrphy_bitslip54[0];
    uspddrphy_interface1_dfi_p0_rddata[69] <= uspddrphy_bitslip54[1];
    uspddrphy_interface1_dfi_p0_rddata[6] <= uspddrphy_bitslip64[0];
    uspddrphy_interface1_dfi_p0_rddata[70] <= uspddrphy_bitslip64[1];
    uspddrphy_interface1_dfi_p0_rddata[7] <= uspddrphy_bitslip74[0];
    uspddrphy_interface1_dfi_p0_rddata[71] <= uspddrphy_bitslip74[1];
    uspddrphy_interface1_dfi_p0_rddata[8] <= uspddrphy_bitslip82[0];
    uspddrphy_interface1_dfi_p0_rddata[72] <= uspddrphy_bitslip82[1];
    uspddrphy_interface1_dfi_p0_rddata[9] <= uspddrphy_bitslip92[0];
    uspddrphy_interface1_dfi_p0_rddata[73] <= uspddrphy_bitslip92[1];
    uspddrphy_interface1_dfi_p0_rddata[10] <= uspddrphy_bitslip102[0];
    uspddrphy_interface1_dfi_p0_rddata[74] <= uspddrphy_bitslip102[1];
    uspddrphy_interface1_dfi_p0_rddata[11] <= uspddrphy_bitslip112[0];
    uspddrphy_interface1_dfi_p0_rddata[75] <= uspddrphy_bitslip112[1];
    uspddrphy_interface1_dfi_p0_rddata[12] <= uspddrphy_bitslip122[0];
    uspddrphy_interface1_dfi_p0_rddata[76] <= uspddrphy_bitslip122[1];
    uspddrphy_interface1_dfi_p0_rddata[13] <= uspddrphy_bitslip132[0];
    uspddrphy_interface1_dfi_p0_rddata[77] <= uspddrphy_bitslip132[1];
    uspddrphy_interface1_dfi_p0_rddata[14] <= uspddrphy_bitslip142[0];
    uspddrphy_interface1_dfi_p0_rddata[78] <= uspddrphy_bitslip142[1];
    uspddrphy_interface1_dfi_p0_rddata[15] <= uspddrphy_bitslip152[0];
    uspddrphy_interface1_dfi_p0_rddata[79] <= uspddrphy_bitslip152[1];
    uspddrphy_interface1_dfi_p0_rddata[16] <= uspddrphy_bitslip162[0];
    uspddrphy_interface1_dfi_p0_rddata[80] <= uspddrphy_bitslip162[1];
    uspddrphy_interface1_dfi_p0_rddata[17] <= uspddrphy_bitslip172[0];
    uspddrphy_interface1_dfi_p0_rddata[81] <= uspddrphy_bitslip172[1];
    uspddrphy_interface1_dfi_p0_rddata[18] <= uspddrphy_bitslip182[0];
    uspddrphy_interface1_dfi_p0_rddata[82] <= uspddrphy_bitslip182[1];
    uspddrphy_interface1_dfi_p0_rddata[19] <= uspddrphy_bitslip192[0];
    uspddrphy_interface1_dfi_p0_rddata[83] <= uspddrphy_bitslip192[1];
    uspddrphy_interface1_dfi_p0_rddata[20] <= uspddrphy_bitslip202[0];
    uspddrphy_interface1_dfi_p0_rddata[84] <= uspddrphy_bitslip202[1];
    uspddrphy_interface1_dfi_p0_rddata[21] <= uspddrphy_bitslip212[0];
    uspddrphy_interface1_dfi_p0_rddata[85] <= uspddrphy_bitslip212[1];
    uspddrphy_interface1_dfi_p0_rddata[22] <= uspddrphy_bitslip222[0];
    uspddrphy_interface1_dfi_p0_rddata[86] <= uspddrphy_bitslip222[1];
    uspddrphy_interface1_dfi_p0_rddata[23] <= uspddrphy_bitslip232[0];
    uspddrphy_interface1_dfi_p0_rddata[87] <= uspddrphy_bitslip232[1];
    uspddrphy_interface1_dfi_p0_rddata[24] <= uspddrphy_bitslip242[0];
    uspddrphy_interface1_dfi_p0_rddata[88] <= uspddrphy_bitslip242[1];
    uspddrphy_interface1_dfi_p0_rddata[25] <= uspddrphy_bitslip252[0];
    uspddrphy_interface1_dfi_p0_rddata[89] <= uspddrphy_bitslip252[1];
    uspddrphy_interface1_dfi_p0_rddata[26] <= uspddrphy_bitslip262[0];
    uspddrphy_interface1_dfi_p0_rddata[90] <= uspddrphy_bitslip262[1];
    uspddrphy_interface1_dfi_p0_rddata[27] <= uspddrphy_bitslip272[0];
    uspddrphy_interface1_dfi_p0_rddata[91] <= uspddrphy_bitslip272[1];
    uspddrphy_interface1_dfi_p0_rddata[28] <= uspddrphy_bitslip282[0];
    uspddrphy_interface1_dfi_p0_rddata[92] <= uspddrphy_bitslip282[1];
    uspddrphy_interface1_dfi_p0_rddata[29] <= uspddrphy_bitslip292[0];
    uspddrphy_interface1_dfi_p0_rddata[93] <= uspddrphy_bitslip292[1];
    uspddrphy_interface1_dfi_p0_rddata[30] <= uspddrphy_bitslip302[0];
    uspddrphy_interface1_dfi_p0_rddata[94] <= uspddrphy_bitslip302[1];
    uspddrphy_interface1_dfi_p0_rddata[31] <= uspddrphy_bitslip312[0];
    uspddrphy_interface1_dfi_p0_rddata[95] <= uspddrphy_bitslip312[1];
    uspddrphy_interface1_dfi_p0_rddata[32] <= uspddrphy_bitslip322[0];
    uspddrphy_interface1_dfi_p0_rddata[96] <= uspddrphy_bitslip322[1];
    uspddrphy_interface1_dfi_p0_rddata[33] <= uspddrphy_bitslip332[0];
    uspddrphy_interface1_dfi_p0_rddata[97] <= uspddrphy_bitslip332[1];
    uspddrphy_interface1_dfi_p0_rddata[34] <= uspddrphy_bitslip342[0];
    uspddrphy_interface1_dfi_p0_rddata[98] <= uspddrphy_bitslip342[1];
    uspddrphy_interface1_dfi_p0_rddata[35] <= uspddrphy_bitslip352[0];
    uspddrphy_interface1_dfi_p0_rddata[99] <= uspddrphy_bitslip352[1];
    uspddrphy_interface1_dfi_p0_rddata[36] <= uspddrphy_bitslip362[0];
    uspddrphy_interface1_dfi_p0_rddata[100] <= uspddrphy_bitslip362[1];
    uspddrphy_interface1_dfi_p0_rddata[37] <= uspddrphy_bitslip372[0];
    uspddrphy_interface1_dfi_p0_rddata[101] <= uspddrphy_bitslip372[1];
    uspddrphy_interface1_dfi_p0_rddata[38] <= uspddrphy_bitslip382[0];
    uspddrphy_interface1_dfi_p0_rddata[102] <= uspddrphy_bitslip382[1];
    uspddrphy_interface1_dfi_p0_rddata[39] <= uspddrphy_bitslip392[0];
    uspddrphy_interface1_dfi_p0_rddata[103] <= uspddrphy_bitslip392[1];
    uspddrphy_interface1_dfi_p0_rddata[40] <= uspddrphy_bitslip402[0];
    uspddrphy_interface1_dfi_p0_rddata[104] <= uspddrphy_bitslip402[1];
    uspddrphy_interface1_dfi_p0_rddata[41] <= uspddrphy_bitslip412[0];
    uspddrphy_interface1_dfi_p0_rddata[105] <= uspddrphy_bitslip412[1];
    uspddrphy_interface1_dfi_p0_rddata[42] <= uspddrphy_bitslip422[0];
    uspddrphy_interface1_dfi_p0_rddata[106] <= uspddrphy_bitslip422[1];
    uspddrphy_interface1_dfi_p0_rddata[43] <= uspddrphy_bitslip432[0];
    uspddrphy_interface1_dfi_p0_rddata[107] <= uspddrphy_bitslip432[1];
    uspddrphy_interface1_dfi_p0_rddata[44] <= uspddrphy_bitslip442[0];
    uspddrphy_interface1_dfi_p0_rddata[108] <= uspddrphy_bitslip442[1];
    uspddrphy_interface1_dfi_p0_rddata[45] <= uspddrphy_bitslip452[0];
    uspddrphy_interface1_dfi_p0_rddata[109] <= uspddrphy_bitslip452[1];
    uspddrphy_interface1_dfi_p0_rddata[46] <= uspddrphy_bitslip462[0];
    uspddrphy_interface1_dfi_p0_rddata[110] <= uspddrphy_bitslip462[1];
    uspddrphy_interface1_dfi_p0_rddata[47] <= uspddrphy_bitslip472[0];
    uspddrphy_interface1_dfi_p0_rddata[111] <= uspddrphy_bitslip472[1];
    uspddrphy_interface1_dfi_p0_rddata[48] <= uspddrphy_bitslip482[0];
    uspddrphy_interface1_dfi_p0_rddata[112] <= uspddrphy_bitslip482[1];
    uspddrphy_interface1_dfi_p0_rddata[49] <= uspddrphy_bitslip492[0];
    uspddrphy_interface1_dfi_p0_rddata[113] <= uspddrphy_bitslip492[1];
    uspddrphy_interface1_dfi_p0_rddata[50] <= uspddrphy_bitslip502[0];
    uspddrphy_interface1_dfi_p0_rddata[114] <= uspddrphy_bitslip502[1];
    uspddrphy_interface1_dfi_p0_rddata[51] <= uspddrphy_bitslip512[0];
    uspddrphy_interface1_dfi_p0_rddata[115] <= uspddrphy_bitslip512[1];
    uspddrphy_interface1_dfi_p0_rddata[52] <= uspddrphy_bitslip522[0];
    uspddrphy_interface1_dfi_p0_rddata[116] <= uspddrphy_bitslip522[1];
    uspddrphy_interface1_dfi_p0_rddata[53] <= uspddrphy_bitslip532[0];
    uspddrphy_interface1_dfi_p0_rddata[117] <= uspddrphy_bitslip532[1];
    uspddrphy_interface1_dfi_p0_rddata[54] <= uspddrphy_bitslip542[0];
    uspddrphy_interface1_dfi_p0_rddata[118] <= uspddrphy_bitslip542[1];
    uspddrphy_interface1_dfi_p0_rddata[55] <= uspddrphy_bitslip552[0];
    uspddrphy_interface1_dfi_p0_rddata[119] <= uspddrphy_bitslip552[1];
    uspddrphy_interface1_dfi_p0_rddata[56] <= uspddrphy_bitslip562[0];
    uspddrphy_interface1_dfi_p0_rddata[120] <= uspddrphy_bitslip562[1];
    uspddrphy_interface1_dfi_p0_rddata[57] <= uspddrphy_bitslip572[0];
    uspddrphy_interface1_dfi_p0_rddata[121] <= uspddrphy_bitslip572[1];
    uspddrphy_interface1_dfi_p0_rddata[58] <= uspddrphy_bitslip582[0];
    uspddrphy_interface1_dfi_p0_rddata[122] <= uspddrphy_bitslip582[1];
    uspddrphy_interface1_dfi_p0_rddata[59] <= uspddrphy_bitslip592[0];
    uspddrphy_interface1_dfi_p0_rddata[123] <= uspddrphy_bitslip592[1];
    uspddrphy_interface1_dfi_p0_rddata[60] <= uspddrphy_bitslip602[0];
    uspddrphy_interface1_dfi_p0_rddata[124] <= uspddrphy_bitslip602[1];
    uspddrphy_interface1_dfi_p0_rddata[61] <= uspddrphy_bitslip612[0];
    uspddrphy_interface1_dfi_p0_rddata[125] <= uspddrphy_bitslip612[1];
    uspddrphy_interface1_dfi_p0_rddata[62] <= uspddrphy_bitslip622[0];
    uspddrphy_interface1_dfi_p0_rddata[126] <= uspddrphy_bitslip622[1];
    uspddrphy_interface1_dfi_p0_rddata[63] <= uspddrphy_bitslip632[0];
    uspddrphy_interface1_dfi_p0_rddata[127] <= uspddrphy_bitslip632[1];
end
always @(*) begin
    uspddrphy_interface1_dfi_p1_rddata <= 128'd0;
    uspddrphy_interface1_dfi_p1_rddata[0] <= uspddrphy_bitslip04[2];
    uspddrphy_interface1_dfi_p1_rddata[64] <= uspddrphy_bitslip04[3];
    uspddrphy_interface1_dfi_p1_rddata[1] <= uspddrphy_bitslip14[2];
    uspddrphy_interface1_dfi_p1_rddata[65] <= uspddrphy_bitslip14[3];
    uspddrphy_interface1_dfi_p1_rddata[2] <= uspddrphy_bitslip24[2];
    uspddrphy_interface1_dfi_p1_rddata[66] <= uspddrphy_bitslip24[3];
    uspddrphy_interface1_dfi_p1_rddata[3] <= uspddrphy_bitslip34[2];
    uspddrphy_interface1_dfi_p1_rddata[67] <= uspddrphy_bitslip34[3];
    uspddrphy_interface1_dfi_p1_rddata[4] <= uspddrphy_bitslip44[2];
    uspddrphy_interface1_dfi_p1_rddata[68] <= uspddrphy_bitslip44[3];
    uspddrphy_interface1_dfi_p1_rddata[5] <= uspddrphy_bitslip54[2];
    uspddrphy_interface1_dfi_p1_rddata[69] <= uspddrphy_bitslip54[3];
    uspddrphy_interface1_dfi_p1_rddata[6] <= uspddrphy_bitslip64[2];
    uspddrphy_interface1_dfi_p1_rddata[70] <= uspddrphy_bitslip64[3];
    uspddrphy_interface1_dfi_p1_rddata[7] <= uspddrphy_bitslip74[2];
    uspddrphy_interface1_dfi_p1_rddata[71] <= uspddrphy_bitslip74[3];
    uspddrphy_interface1_dfi_p1_rddata[8] <= uspddrphy_bitslip82[2];
    uspddrphy_interface1_dfi_p1_rddata[72] <= uspddrphy_bitslip82[3];
    uspddrphy_interface1_dfi_p1_rddata[9] <= uspddrphy_bitslip92[2];
    uspddrphy_interface1_dfi_p1_rddata[73] <= uspddrphy_bitslip92[3];
    uspddrphy_interface1_dfi_p1_rddata[10] <= uspddrphy_bitslip102[2];
    uspddrphy_interface1_dfi_p1_rddata[74] <= uspddrphy_bitslip102[3];
    uspddrphy_interface1_dfi_p1_rddata[11] <= uspddrphy_bitslip112[2];
    uspddrphy_interface1_dfi_p1_rddata[75] <= uspddrphy_bitslip112[3];
    uspddrphy_interface1_dfi_p1_rddata[12] <= uspddrphy_bitslip122[2];
    uspddrphy_interface1_dfi_p1_rddata[76] <= uspddrphy_bitslip122[3];
    uspddrphy_interface1_dfi_p1_rddata[13] <= uspddrphy_bitslip132[2];
    uspddrphy_interface1_dfi_p1_rddata[77] <= uspddrphy_bitslip132[3];
    uspddrphy_interface1_dfi_p1_rddata[14] <= uspddrphy_bitslip142[2];
    uspddrphy_interface1_dfi_p1_rddata[78] <= uspddrphy_bitslip142[3];
    uspddrphy_interface1_dfi_p1_rddata[15] <= uspddrphy_bitslip152[2];
    uspddrphy_interface1_dfi_p1_rddata[79] <= uspddrphy_bitslip152[3];
    uspddrphy_interface1_dfi_p1_rddata[16] <= uspddrphy_bitslip162[2];
    uspddrphy_interface1_dfi_p1_rddata[80] <= uspddrphy_bitslip162[3];
    uspddrphy_interface1_dfi_p1_rddata[17] <= uspddrphy_bitslip172[2];
    uspddrphy_interface1_dfi_p1_rddata[81] <= uspddrphy_bitslip172[3];
    uspddrphy_interface1_dfi_p1_rddata[18] <= uspddrphy_bitslip182[2];
    uspddrphy_interface1_dfi_p1_rddata[82] <= uspddrphy_bitslip182[3];
    uspddrphy_interface1_dfi_p1_rddata[19] <= uspddrphy_bitslip192[2];
    uspddrphy_interface1_dfi_p1_rddata[83] <= uspddrphy_bitslip192[3];
    uspddrphy_interface1_dfi_p1_rddata[20] <= uspddrphy_bitslip202[2];
    uspddrphy_interface1_dfi_p1_rddata[84] <= uspddrphy_bitslip202[3];
    uspddrphy_interface1_dfi_p1_rddata[21] <= uspddrphy_bitslip212[2];
    uspddrphy_interface1_dfi_p1_rddata[85] <= uspddrphy_bitslip212[3];
    uspddrphy_interface1_dfi_p1_rddata[22] <= uspddrphy_bitslip222[2];
    uspddrphy_interface1_dfi_p1_rddata[86] <= uspddrphy_bitslip222[3];
    uspddrphy_interface1_dfi_p1_rddata[23] <= uspddrphy_bitslip232[2];
    uspddrphy_interface1_dfi_p1_rddata[87] <= uspddrphy_bitslip232[3];
    uspddrphy_interface1_dfi_p1_rddata[24] <= uspddrphy_bitslip242[2];
    uspddrphy_interface1_dfi_p1_rddata[88] <= uspddrphy_bitslip242[3];
    uspddrphy_interface1_dfi_p1_rddata[25] <= uspddrphy_bitslip252[2];
    uspddrphy_interface1_dfi_p1_rddata[89] <= uspddrphy_bitslip252[3];
    uspddrphy_interface1_dfi_p1_rddata[26] <= uspddrphy_bitslip262[2];
    uspddrphy_interface1_dfi_p1_rddata[90] <= uspddrphy_bitslip262[3];
    uspddrphy_interface1_dfi_p1_rddata[27] <= uspddrphy_bitslip272[2];
    uspddrphy_interface1_dfi_p1_rddata[91] <= uspddrphy_bitslip272[3];
    uspddrphy_interface1_dfi_p1_rddata[28] <= uspddrphy_bitslip282[2];
    uspddrphy_interface1_dfi_p1_rddata[92] <= uspddrphy_bitslip282[3];
    uspddrphy_interface1_dfi_p1_rddata[29] <= uspddrphy_bitslip292[2];
    uspddrphy_interface1_dfi_p1_rddata[93] <= uspddrphy_bitslip292[3];
    uspddrphy_interface1_dfi_p1_rddata[30] <= uspddrphy_bitslip302[2];
    uspddrphy_interface1_dfi_p1_rddata[94] <= uspddrphy_bitslip302[3];
    uspddrphy_interface1_dfi_p1_rddata[31] <= uspddrphy_bitslip312[2];
    uspddrphy_interface1_dfi_p1_rddata[95] <= uspddrphy_bitslip312[3];
    uspddrphy_interface1_dfi_p1_rddata[32] <= uspddrphy_bitslip322[2];
    uspddrphy_interface1_dfi_p1_rddata[96] <= uspddrphy_bitslip322[3];
    uspddrphy_interface1_dfi_p1_rddata[33] <= uspddrphy_bitslip332[2];
    uspddrphy_interface1_dfi_p1_rddata[97] <= uspddrphy_bitslip332[3];
    uspddrphy_interface1_dfi_p1_rddata[34] <= uspddrphy_bitslip342[2];
    uspddrphy_interface1_dfi_p1_rddata[98] <= uspddrphy_bitslip342[3];
    uspddrphy_interface1_dfi_p1_rddata[35] <= uspddrphy_bitslip352[2];
    uspddrphy_interface1_dfi_p1_rddata[99] <= uspddrphy_bitslip352[3];
    uspddrphy_interface1_dfi_p1_rddata[36] <= uspddrphy_bitslip362[2];
    uspddrphy_interface1_dfi_p1_rddata[100] <= uspddrphy_bitslip362[3];
    uspddrphy_interface1_dfi_p1_rddata[37] <= uspddrphy_bitslip372[2];
    uspddrphy_interface1_dfi_p1_rddata[101] <= uspddrphy_bitslip372[3];
    uspddrphy_interface1_dfi_p1_rddata[38] <= uspddrphy_bitslip382[2];
    uspddrphy_interface1_dfi_p1_rddata[102] <= uspddrphy_bitslip382[3];
    uspddrphy_interface1_dfi_p1_rddata[39] <= uspddrphy_bitslip392[2];
    uspddrphy_interface1_dfi_p1_rddata[103] <= uspddrphy_bitslip392[3];
    uspddrphy_interface1_dfi_p1_rddata[40] <= uspddrphy_bitslip402[2];
    uspddrphy_interface1_dfi_p1_rddata[104] <= uspddrphy_bitslip402[3];
    uspddrphy_interface1_dfi_p1_rddata[41] <= uspddrphy_bitslip412[2];
    uspddrphy_interface1_dfi_p1_rddata[105] <= uspddrphy_bitslip412[3];
    uspddrphy_interface1_dfi_p1_rddata[42] <= uspddrphy_bitslip422[2];
    uspddrphy_interface1_dfi_p1_rddata[106] <= uspddrphy_bitslip422[3];
    uspddrphy_interface1_dfi_p1_rddata[43] <= uspddrphy_bitslip432[2];
    uspddrphy_interface1_dfi_p1_rddata[107] <= uspddrphy_bitslip432[3];
    uspddrphy_interface1_dfi_p1_rddata[44] <= uspddrphy_bitslip442[2];
    uspddrphy_interface1_dfi_p1_rddata[108] <= uspddrphy_bitslip442[3];
    uspddrphy_interface1_dfi_p1_rddata[45] <= uspddrphy_bitslip452[2];
    uspddrphy_interface1_dfi_p1_rddata[109] <= uspddrphy_bitslip452[3];
    uspddrphy_interface1_dfi_p1_rddata[46] <= uspddrphy_bitslip462[2];
    uspddrphy_interface1_dfi_p1_rddata[110] <= uspddrphy_bitslip462[3];
    uspddrphy_interface1_dfi_p1_rddata[47] <= uspddrphy_bitslip472[2];
    uspddrphy_interface1_dfi_p1_rddata[111] <= uspddrphy_bitslip472[3];
    uspddrphy_interface1_dfi_p1_rddata[48] <= uspddrphy_bitslip482[2];
    uspddrphy_interface1_dfi_p1_rddata[112] <= uspddrphy_bitslip482[3];
    uspddrphy_interface1_dfi_p1_rddata[49] <= uspddrphy_bitslip492[2];
    uspddrphy_interface1_dfi_p1_rddata[113] <= uspddrphy_bitslip492[3];
    uspddrphy_interface1_dfi_p1_rddata[50] <= uspddrphy_bitslip502[2];
    uspddrphy_interface1_dfi_p1_rddata[114] <= uspddrphy_bitslip502[3];
    uspddrphy_interface1_dfi_p1_rddata[51] <= uspddrphy_bitslip512[2];
    uspddrphy_interface1_dfi_p1_rddata[115] <= uspddrphy_bitslip512[3];
    uspddrphy_interface1_dfi_p1_rddata[52] <= uspddrphy_bitslip522[2];
    uspddrphy_interface1_dfi_p1_rddata[116] <= uspddrphy_bitslip522[3];
    uspddrphy_interface1_dfi_p1_rddata[53] <= uspddrphy_bitslip532[2];
    uspddrphy_interface1_dfi_p1_rddata[117] <= uspddrphy_bitslip532[3];
    uspddrphy_interface1_dfi_p1_rddata[54] <= uspddrphy_bitslip542[2];
    uspddrphy_interface1_dfi_p1_rddata[118] <= uspddrphy_bitslip542[3];
    uspddrphy_interface1_dfi_p1_rddata[55] <= uspddrphy_bitslip552[2];
    uspddrphy_interface1_dfi_p1_rddata[119] <= uspddrphy_bitslip552[3];
    uspddrphy_interface1_dfi_p1_rddata[56] <= uspddrphy_bitslip562[2];
    uspddrphy_interface1_dfi_p1_rddata[120] <= uspddrphy_bitslip562[3];
    uspddrphy_interface1_dfi_p1_rddata[57] <= uspddrphy_bitslip572[2];
    uspddrphy_interface1_dfi_p1_rddata[121] <= uspddrphy_bitslip572[3];
    uspddrphy_interface1_dfi_p1_rddata[58] <= uspddrphy_bitslip582[2];
    uspddrphy_interface1_dfi_p1_rddata[122] <= uspddrphy_bitslip582[3];
    uspddrphy_interface1_dfi_p1_rddata[59] <= uspddrphy_bitslip592[2];
    uspddrphy_interface1_dfi_p1_rddata[123] <= uspddrphy_bitslip592[3];
    uspddrphy_interface1_dfi_p1_rddata[60] <= uspddrphy_bitslip602[2];
    uspddrphy_interface1_dfi_p1_rddata[124] <= uspddrphy_bitslip602[3];
    uspddrphy_interface1_dfi_p1_rddata[61] <= uspddrphy_bitslip612[2];
    uspddrphy_interface1_dfi_p1_rddata[125] <= uspddrphy_bitslip612[3];
    uspddrphy_interface1_dfi_p1_rddata[62] <= uspddrphy_bitslip622[2];
    uspddrphy_interface1_dfi_p1_rddata[126] <= uspddrphy_bitslip622[3];
    uspddrphy_interface1_dfi_p1_rddata[63] <= uspddrphy_bitslip632[2];
    uspddrphy_interface1_dfi_p1_rddata[127] <= uspddrphy_bitslip632[3];
end
always @(*) begin
    uspddrphy_interface1_dfi_p2_rddata <= 128'd0;
    uspddrphy_interface1_dfi_p2_rddata[0] <= uspddrphy_bitslip04[4];
    uspddrphy_interface1_dfi_p2_rddata[64] <= uspddrphy_bitslip04[5];
    uspddrphy_interface1_dfi_p2_rddata[1] <= uspddrphy_bitslip14[4];
    uspddrphy_interface1_dfi_p2_rddata[65] <= uspddrphy_bitslip14[5];
    uspddrphy_interface1_dfi_p2_rddata[2] <= uspddrphy_bitslip24[4];
    uspddrphy_interface1_dfi_p2_rddata[66] <= uspddrphy_bitslip24[5];
    uspddrphy_interface1_dfi_p2_rddata[3] <= uspddrphy_bitslip34[4];
    uspddrphy_interface1_dfi_p2_rddata[67] <= uspddrphy_bitslip34[5];
    uspddrphy_interface1_dfi_p2_rddata[4] <= uspddrphy_bitslip44[4];
    uspddrphy_interface1_dfi_p2_rddata[68] <= uspddrphy_bitslip44[5];
    uspddrphy_interface1_dfi_p2_rddata[5] <= uspddrphy_bitslip54[4];
    uspddrphy_interface1_dfi_p2_rddata[69] <= uspddrphy_bitslip54[5];
    uspddrphy_interface1_dfi_p2_rddata[6] <= uspddrphy_bitslip64[4];
    uspddrphy_interface1_dfi_p2_rddata[70] <= uspddrphy_bitslip64[5];
    uspddrphy_interface1_dfi_p2_rddata[7] <= uspddrphy_bitslip74[4];
    uspddrphy_interface1_dfi_p2_rddata[71] <= uspddrphy_bitslip74[5];
    uspddrphy_interface1_dfi_p2_rddata[8] <= uspddrphy_bitslip82[4];
    uspddrphy_interface1_dfi_p2_rddata[72] <= uspddrphy_bitslip82[5];
    uspddrphy_interface1_dfi_p2_rddata[9] <= uspddrphy_bitslip92[4];
    uspddrphy_interface1_dfi_p2_rddata[73] <= uspddrphy_bitslip92[5];
    uspddrphy_interface1_dfi_p2_rddata[10] <= uspddrphy_bitslip102[4];
    uspddrphy_interface1_dfi_p2_rddata[74] <= uspddrphy_bitslip102[5];
    uspddrphy_interface1_dfi_p2_rddata[11] <= uspddrphy_bitslip112[4];
    uspddrphy_interface1_dfi_p2_rddata[75] <= uspddrphy_bitslip112[5];
    uspddrphy_interface1_dfi_p2_rddata[12] <= uspddrphy_bitslip122[4];
    uspddrphy_interface1_dfi_p2_rddata[76] <= uspddrphy_bitslip122[5];
    uspddrphy_interface1_dfi_p2_rddata[13] <= uspddrphy_bitslip132[4];
    uspddrphy_interface1_dfi_p2_rddata[77] <= uspddrphy_bitslip132[5];
    uspddrphy_interface1_dfi_p2_rddata[14] <= uspddrphy_bitslip142[4];
    uspddrphy_interface1_dfi_p2_rddata[78] <= uspddrphy_bitslip142[5];
    uspddrphy_interface1_dfi_p2_rddata[15] <= uspddrphy_bitslip152[4];
    uspddrphy_interface1_dfi_p2_rddata[79] <= uspddrphy_bitslip152[5];
    uspddrphy_interface1_dfi_p2_rddata[16] <= uspddrphy_bitslip162[4];
    uspddrphy_interface1_dfi_p2_rddata[80] <= uspddrphy_bitslip162[5];
    uspddrphy_interface1_dfi_p2_rddata[17] <= uspddrphy_bitslip172[4];
    uspddrphy_interface1_dfi_p2_rddata[81] <= uspddrphy_bitslip172[5];
    uspddrphy_interface1_dfi_p2_rddata[18] <= uspddrphy_bitslip182[4];
    uspddrphy_interface1_dfi_p2_rddata[82] <= uspddrphy_bitslip182[5];
    uspddrphy_interface1_dfi_p2_rddata[19] <= uspddrphy_bitslip192[4];
    uspddrphy_interface1_dfi_p2_rddata[83] <= uspddrphy_bitslip192[5];
    uspddrphy_interface1_dfi_p2_rddata[20] <= uspddrphy_bitslip202[4];
    uspddrphy_interface1_dfi_p2_rddata[84] <= uspddrphy_bitslip202[5];
    uspddrphy_interface1_dfi_p2_rddata[21] <= uspddrphy_bitslip212[4];
    uspddrphy_interface1_dfi_p2_rddata[85] <= uspddrphy_bitslip212[5];
    uspddrphy_interface1_dfi_p2_rddata[22] <= uspddrphy_bitslip222[4];
    uspddrphy_interface1_dfi_p2_rddata[86] <= uspddrphy_bitslip222[5];
    uspddrphy_interface1_dfi_p2_rddata[23] <= uspddrphy_bitslip232[4];
    uspddrphy_interface1_dfi_p2_rddata[87] <= uspddrphy_bitslip232[5];
    uspddrphy_interface1_dfi_p2_rddata[24] <= uspddrphy_bitslip242[4];
    uspddrphy_interface1_dfi_p2_rddata[88] <= uspddrphy_bitslip242[5];
    uspddrphy_interface1_dfi_p2_rddata[25] <= uspddrphy_bitslip252[4];
    uspddrphy_interface1_dfi_p2_rddata[89] <= uspddrphy_bitslip252[5];
    uspddrphy_interface1_dfi_p2_rddata[26] <= uspddrphy_bitslip262[4];
    uspddrphy_interface1_dfi_p2_rddata[90] <= uspddrphy_bitslip262[5];
    uspddrphy_interface1_dfi_p2_rddata[27] <= uspddrphy_bitslip272[4];
    uspddrphy_interface1_dfi_p2_rddata[91] <= uspddrphy_bitslip272[5];
    uspddrphy_interface1_dfi_p2_rddata[28] <= uspddrphy_bitslip282[4];
    uspddrphy_interface1_dfi_p2_rddata[92] <= uspddrphy_bitslip282[5];
    uspddrphy_interface1_dfi_p2_rddata[29] <= uspddrphy_bitslip292[4];
    uspddrphy_interface1_dfi_p2_rddata[93] <= uspddrphy_bitslip292[5];
    uspddrphy_interface1_dfi_p2_rddata[30] <= uspddrphy_bitslip302[4];
    uspddrphy_interface1_dfi_p2_rddata[94] <= uspddrphy_bitslip302[5];
    uspddrphy_interface1_dfi_p2_rddata[31] <= uspddrphy_bitslip312[4];
    uspddrphy_interface1_dfi_p2_rddata[95] <= uspddrphy_bitslip312[5];
    uspddrphy_interface1_dfi_p2_rddata[32] <= uspddrphy_bitslip322[4];
    uspddrphy_interface1_dfi_p2_rddata[96] <= uspddrphy_bitslip322[5];
    uspddrphy_interface1_dfi_p2_rddata[33] <= uspddrphy_bitslip332[4];
    uspddrphy_interface1_dfi_p2_rddata[97] <= uspddrphy_bitslip332[5];
    uspddrphy_interface1_dfi_p2_rddata[34] <= uspddrphy_bitslip342[4];
    uspddrphy_interface1_dfi_p2_rddata[98] <= uspddrphy_bitslip342[5];
    uspddrphy_interface1_dfi_p2_rddata[35] <= uspddrphy_bitslip352[4];
    uspddrphy_interface1_dfi_p2_rddata[99] <= uspddrphy_bitslip352[5];
    uspddrphy_interface1_dfi_p2_rddata[36] <= uspddrphy_bitslip362[4];
    uspddrphy_interface1_dfi_p2_rddata[100] <= uspddrphy_bitslip362[5];
    uspddrphy_interface1_dfi_p2_rddata[37] <= uspddrphy_bitslip372[4];
    uspddrphy_interface1_dfi_p2_rddata[101] <= uspddrphy_bitslip372[5];
    uspddrphy_interface1_dfi_p2_rddata[38] <= uspddrphy_bitslip382[4];
    uspddrphy_interface1_dfi_p2_rddata[102] <= uspddrphy_bitslip382[5];
    uspddrphy_interface1_dfi_p2_rddata[39] <= uspddrphy_bitslip392[4];
    uspddrphy_interface1_dfi_p2_rddata[103] <= uspddrphy_bitslip392[5];
    uspddrphy_interface1_dfi_p2_rddata[40] <= uspddrphy_bitslip402[4];
    uspddrphy_interface1_dfi_p2_rddata[104] <= uspddrphy_bitslip402[5];
    uspddrphy_interface1_dfi_p2_rddata[41] <= uspddrphy_bitslip412[4];
    uspddrphy_interface1_dfi_p2_rddata[105] <= uspddrphy_bitslip412[5];
    uspddrphy_interface1_dfi_p2_rddata[42] <= uspddrphy_bitslip422[4];
    uspddrphy_interface1_dfi_p2_rddata[106] <= uspddrphy_bitslip422[5];
    uspddrphy_interface1_dfi_p2_rddata[43] <= uspddrphy_bitslip432[4];
    uspddrphy_interface1_dfi_p2_rddata[107] <= uspddrphy_bitslip432[5];
    uspddrphy_interface1_dfi_p2_rddata[44] <= uspddrphy_bitslip442[4];
    uspddrphy_interface1_dfi_p2_rddata[108] <= uspddrphy_bitslip442[5];
    uspddrphy_interface1_dfi_p2_rddata[45] <= uspddrphy_bitslip452[4];
    uspddrphy_interface1_dfi_p2_rddata[109] <= uspddrphy_bitslip452[5];
    uspddrphy_interface1_dfi_p2_rddata[46] <= uspddrphy_bitslip462[4];
    uspddrphy_interface1_dfi_p2_rddata[110] <= uspddrphy_bitslip462[5];
    uspddrphy_interface1_dfi_p2_rddata[47] <= uspddrphy_bitslip472[4];
    uspddrphy_interface1_dfi_p2_rddata[111] <= uspddrphy_bitslip472[5];
    uspddrphy_interface1_dfi_p2_rddata[48] <= uspddrphy_bitslip482[4];
    uspddrphy_interface1_dfi_p2_rddata[112] <= uspddrphy_bitslip482[5];
    uspddrphy_interface1_dfi_p2_rddata[49] <= uspddrphy_bitslip492[4];
    uspddrphy_interface1_dfi_p2_rddata[113] <= uspddrphy_bitslip492[5];
    uspddrphy_interface1_dfi_p2_rddata[50] <= uspddrphy_bitslip502[4];
    uspddrphy_interface1_dfi_p2_rddata[114] <= uspddrphy_bitslip502[5];
    uspddrphy_interface1_dfi_p2_rddata[51] <= uspddrphy_bitslip512[4];
    uspddrphy_interface1_dfi_p2_rddata[115] <= uspddrphy_bitslip512[5];
    uspddrphy_interface1_dfi_p2_rddata[52] <= uspddrphy_bitslip522[4];
    uspddrphy_interface1_dfi_p2_rddata[116] <= uspddrphy_bitslip522[5];
    uspddrphy_interface1_dfi_p2_rddata[53] <= uspddrphy_bitslip532[4];
    uspddrphy_interface1_dfi_p2_rddata[117] <= uspddrphy_bitslip532[5];
    uspddrphy_interface1_dfi_p2_rddata[54] <= uspddrphy_bitslip542[4];
    uspddrphy_interface1_dfi_p2_rddata[118] <= uspddrphy_bitslip542[5];
    uspddrphy_interface1_dfi_p2_rddata[55] <= uspddrphy_bitslip552[4];
    uspddrphy_interface1_dfi_p2_rddata[119] <= uspddrphy_bitslip552[5];
    uspddrphy_interface1_dfi_p2_rddata[56] <= uspddrphy_bitslip562[4];
    uspddrphy_interface1_dfi_p2_rddata[120] <= uspddrphy_bitslip562[5];
    uspddrphy_interface1_dfi_p2_rddata[57] <= uspddrphy_bitslip572[4];
    uspddrphy_interface1_dfi_p2_rddata[121] <= uspddrphy_bitslip572[5];
    uspddrphy_interface1_dfi_p2_rddata[58] <= uspddrphy_bitslip582[4];
    uspddrphy_interface1_dfi_p2_rddata[122] <= uspddrphy_bitslip582[5];
    uspddrphy_interface1_dfi_p2_rddata[59] <= uspddrphy_bitslip592[4];
    uspddrphy_interface1_dfi_p2_rddata[123] <= uspddrphy_bitslip592[5];
    uspddrphy_interface1_dfi_p2_rddata[60] <= uspddrphy_bitslip602[4];
    uspddrphy_interface1_dfi_p2_rddata[124] <= uspddrphy_bitslip602[5];
    uspddrphy_interface1_dfi_p2_rddata[61] <= uspddrphy_bitslip612[4];
    uspddrphy_interface1_dfi_p2_rddata[125] <= uspddrphy_bitslip612[5];
    uspddrphy_interface1_dfi_p2_rddata[62] <= uspddrphy_bitslip622[4];
    uspddrphy_interface1_dfi_p2_rddata[126] <= uspddrphy_bitslip622[5];
    uspddrphy_interface1_dfi_p2_rddata[63] <= uspddrphy_bitslip632[4];
    uspddrphy_interface1_dfi_p2_rddata[127] <= uspddrphy_bitslip632[5];
end
always @(*) begin
    uspddrphy_interface1_dfi_p3_rddata <= 128'd0;
    uspddrphy_interface1_dfi_p3_rddata[0] <= uspddrphy_bitslip04[6];
    uspddrphy_interface1_dfi_p3_rddata[64] <= uspddrphy_bitslip04[7];
    uspddrphy_interface1_dfi_p3_rddata[1] <= uspddrphy_bitslip14[6];
    uspddrphy_interface1_dfi_p3_rddata[65] <= uspddrphy_bitslip14[7];
    uspddrphy_interface1_dfi_p3_rddata[2] <= uspddrphy_bitslip24[6];
    uspddrphy_interface1_dfi_p3_rddata[66] <= uspddrphy_bitslip24[7];
    uspddrphy_interface1_dfi_p3_rddata[3] <= uspddrphy_bitslip34[6];
    uspddrphy_interface1_dfi_p3_rddata[67] <= uspddrphy_bitslip34[7];
    uspddrphy_interface1_dfi_p3_rddata[4] <= uspddrphy_bitslip44[6];
    uspddrphy_interface1_dfi_p3_rddata[68] <= uspddrphy_bitslip44[7];
    uspddrphy_interface1_dfi_p3_rddata[5] <= uspddrphy_bitslip54[6];
    uspddrphy_interface1_dfi_p3_rddata[69] <= uspddrphy_bitslip54[7];
    uspddrphy_interface1_dfi_p3_rddata[6] <= uspddrphy_bitslip64[6];
    uspddrphy_interface1_dfi_p3_rddata[70] <= uspddrphy_bitslip64[7];
    uspddrphy_interface1_dfi_p3_rddata[7] <= uspddrphy_bitslip74[6];
    uspddrphy_interface1_dfi_p3_rddata[71] <= uspddrphy_bitslip74[7];
    uspddrphy_interface1_dfi_p3_rddata[8] <= uspddrphy_bitslip82[6];
    uspddrphy_interface1_dfi_p3_rddata[72] <= uspddrphy_bitslip82[7];
    uspddrphy_interface1_dfi_p3_rddata[9] <= uspddrphy_bitslip92[6];
    uspddrphy_interface1_dfi_p3_rddata[73] <= uspddrphy_bitslip92[7];
    uspddrphy_interface1_dfi_p3_rddata[10] <= uspddrphy_bitslip102[6];
    uspddrphy_interface1_dfi_p3_rddata[74] <= uspddrphy_bitslip102[7];
    uspddrphy_interface1_dfi_p3_rddata[11] <= uspddrphy_bitslip112[6];
    uspddrphy_interface1_dfi_p3_rddata[75] <= uspddrphy_bitslip112[7];
    uspddrphy_interface1_dfi_p3_rddata[12] <= uspddrphy_bitslip122[6];
    uspddrphy_interface1_dfi_p3_rddata[76] <= uspddrphy_bitslip122[7];
    uspddrphy_interface1_dfi_p3_rddata[13] <= uspddrphy_bitslip132[6];
    uspddrphy_interface1_dfi_p3_rddata[77] <= uspddrphy_bitslip132[7];
    uspddrphy_interface1_dfi_p3_rddata[14] <= uspddrphy_bitslip142[6];
    uspddrphy_interface1_dfi_p3_rddata[78] <= uspddrphy_bitslip142[7];
    uspddrphy_interface1_dfi_p3_rddata[15] <= uspddrphy_bitslip152[6];
    uspddrphy_interface1_dfi_p3_rddata[79] <= uspddrphy_bitslip152[7];
    uspddrphy_interface1_dfi_p3_rddata[16] <= uspddrphy_bitslip162[6];
    uspddrphy_interface1_dfi_p3_rddata[80] <= uspddrphy_bitslip162[7];
    uspddrphy_interface1_dfi_p3_rddata[17] <= uspddrphy_bitslip172[6];
    uspddrphy_interface1_dfi_p3_rddata[81] <= uspddrphy_bitslip172[7];
    uspddrphy_interface1_dfi_p3_rddata[18] <= uspddrphy_bitslip182[6];
    uspddrphy_interface1_dfi_p3_rddata[82] <= uspddrphy_bitslip182[7];
    uspddrphy_interface1_dfi_p3_rddata[19] <= uspddrphy_bitslip192[6];
    uspddrphy_interface1_dfi_p3_rddata[83] <= uspddrphy_bitslip192[7];
    uspddrphy_interface1_dfi_p3_rddata[20] <= uspddrphy_bitslip202[6];
    uspddrphy_interface1_dfi_p3_rddata[84] <= uspddrphy_bitslip202[7];
    uspddrphy_interface1_dfi_p3_rddata[21] <= uspddrphy_bitslip212[6];
    uspddrphy_interface1_dfi_p3_rddata[85] <= uspddrphy_bitslip212[7];
    uspddrphy_interface1_dfi_p3_rddata[22] <= uspddrphy_bitslip222[6];
    uspddrphy_interface1_dfi_p3_rddata[86] <= uspddrphy_bitslip222[7];
    uspddrphy_interface1_dfi_p3_rddata[23] <= uspddrphy_bitslip232[6];
    uspddrphy_interface1_dfi_p3_rddata[87] <= uspddrphy_bitslip232[7];
    uspddrphy_interface1_dfi_p3_rddata[24] <= uspddrphy_bitslip242[6];
    uspddrphy_interface1_dfi_p3_rddata[88] <= uspddrphy_bitslip242[7];
    uspddrphy_interface1_dfi_p3_rddata[25] <= uspddrphy_bitslip252[6];
    uspddrphy_interface1_dfi_p3_rddata[89] <= uspddrphy_bitslip252[7];
    uspddrphy_interface1_dfi_p3_rddata[26] <= uspddrphy_bitslip262[6];
    uspddrphy_interface1_dfi_p3_rddata[90] <= uspddrphy_bitslip262[7];
    uspddrphy_interface1_dfi_p3_rddata[27] <= uspddrphy_bitslip272[6];
    uspddrphy_interface1_dfi_p3_rddata[91] <= uspddrphy_bitslip272[7];
    uspddrphy_interface1_dfi_p3_rddata[28] <= uspddrphy_bitslip282[6];
    uspddrphy_interface1_dfi_p3_rddata[92] <= uspddrphy_bitslip282[7];
    uspddrphy_interface1_dfi_p3_rddata[29] <= uspddrphy_bitslip292[6];
    uspddrphy_interface1_dfi_p3_rddata[93] <= uspddrphy_bitslip292[7];
    uspddrphy_interface1_dfi_p3_rddata[30] <= uspddrphy_bitslip302[6];
    uspddrphy_interface1_dfi_p3_rddata[94] <= uspddrphy_bitslip302[7];
    uspddrphy_interface1_dfi_p3_rddata[31] <= uspddrphy_bitslip312[6];
    uspddrphy_interface1_dfi_p3_rddata[95] <= uspddrphy_bitslip312[7];
    uspddrphy_interface1_dfi_p3_rddata[32] <= uspddrphy_bitslip322[6];
    uspddrphy_interface1_dfi_p3_rddata[96] <= uspddrphy_bitslip322[7];
    uspddrphy_interface1_dfi_p3_rddata[33] <= uspddrphy_bitslip332[6];
    uspddrphy_interface1_dfi_p3_rddata[97] <= uspddrphy_bitslip332[7];
    uspddrphy_interface1_dfi_p3_rddata[34] <= uspddrphy_bitslip342[6];
    uspddrphy_interface1_dfi_p3_rddata[98] <= uspddrphy_bitslip342[7];
    uspddrphy_interface1_dfi_p3_rddata[35] <= uspddrphy_bitslip352[6];
    uspddrphy_interface1_dfi_p3_rddata[99] <= uspddrphy_bitslip352[7];
    uspddrphy_interface1_dfi_p3_rddata[36] <= uspddrphy_bitslip362[6];
    uspddrphy_interface1_dfi_p3_rddata[100] <= uspddrphy_bitslip362[7];
    uspddrphy_interface1_dfi_p3_rddata[37] <= uspddrphy_bitslip372[6];
    uspddrphy_interface1_dfi_p3_rddata[101] <= uspddrphy_bitslip372[7];
    uspddrphy_interface1_dfi_p3_rddata[38] <= uspddrphy_bitslip382[6];
    uspddrphy_interface1_dfi_p3_rddata[102] <= uspddrphy_bitslip382[7];
    uspddrphy_interface1_dfi_p3_rddata[39] <= uspddrphy_bitslip392[6];
    uspddrphy_interface1_dfi_p3_rddata[103] <= uspddrphy_bitslip392[7];
    uspddrphy_interface1_dfi_p3_rddata[40] <= uspddrphy_bitslip402[6];
    uspddrphy_interface1_dfi_p3_rddata[104] <= uspddrphy_bitslip402[7];
    uspddrphy_interface1_dfi_p3_rddata[41] <= uspddrphy_bitslip412[6];
    uspddrphy_interface1_dfi_p3_rddata[105] <= uspddrphy_bitslip412[7];
    uspddrphy_interface1_dfi_p3_rddata[42] <= uspddrphy_bitslip422[6];
    uspddrphy_interface1_dfi_p3_rddata[106] <= uspddrphy_bitslip422[7];
    uspddrphy_interface1_dfi_p3_rddata[43] <= uspddrphy_bitslip432[6];
    uspddrphy_interface1_dfi_p3_rddata[107] <= uspddrphy_bitslip432[7];
    uspddrphy_interface1_dfi_p3_rddata[44] <= uspddrphy_bitslip442[6];
    uspddrphy_interface1_dfi_p3_rddata[108] <= uspddrphy_bitslip442[7];
    uspddrphy_interface1_dfi_p3_rddata[45] <= uspddrphy_bitslip452[6];
    uspddrphy_interface1_dfi_p3_rddata[109] <= uspddrphy_bitslip452[7];
    uspddrphy_interface1_dfi_p3_rddata[46] <= uspddrphy_bitslip462[6];
    uspddrphy_interface1_dfi_p3_rddata[110] <= uspddrphy_bitslip462[7];
    uspddrphy_interface1_dfi_p3_rddata[47] <= uspddrphy_bitslip472[6];
    uspddrphy_interface1_dfi_p3_rddata[111] <= uspddrphy_bitslip472[7];
    uspddrphy_interface1_dfi_p3_rddata[48] <= uspddrphy_bitslip482[6];
    uspddrphy_interface1_dfi_p3_rddata[112] <= uspddrphy_bitslip482[7];
    uspddrphy_interface1_dfi_p3_rddata[49] <= uspddrphy_bitslip492[6];
    uspddrphy_interface1_dfi_p3_rddata[113] <= uspddrphy_bitslip492[7];
    uspddrphy_interface1_dfi_p3_rddata[50] <= uspddrphy_bitslip502[6];
    uspddrphy_interface1_dfi_p3_rddata[114] <= uspddrphy_bitslip502[7];
    uspddrphy_interface1_dfi_p3_rddata[51] <= uspddrphy_bitslip512[6];
    uspddrphy_interface1_dfi_p3_rddata[115] <= uspddrphy_bitslip512[7];
    uspddrphy_interface1_dfi_p3_rddata[52] <= uspddrphy_bitslip522[6];
    uspddrphy_interface1_dfi_p3_rddata[116] <= uspddrphy_bitslip522[7];
    uspddrphy_interface1_dfi_p3_rddata[53] <= uspddrphy_bitslip532[6];
    uspddrphy_interface1_dfi_p3_rddata[117] <= uspddrphy_bitslip532[7];
    uspddrphy_interface1_dfi_p3_rddata[54] <= uspddrphy_bitslip542[6];
    uspddrphy_interface1_dfi_p3_rddata[118] <= uspddrphy_bitslip542[7];
    uspddrphy_interface1_dfi_p3_rddata[55] <= uspddrphy_bitslip552[6];
    uspddrphy_interface1_dfi_p3_rddata[119] <= uspddrphy_bitslip552[7];
    uspddrphy_interface1_dfi_p3_rddata[56] <= uspddrphy_bitslip562[6];
    uspddrphy_interface1_dfi_p3_rddata[120] <= uspddrphy_bitslip562[7];
    uspddrphy_interface1_dfi_p3_rddata[57] <= uspddrphy_bitslip572[6];
    uspddrphy_interface1_dfi_p3_rddata[121] <= uspddrphy_bitslip572[7];
    uspddrphy_interface1_dfi_p3_rddata[58] <= uspddrphy_bitslip582[6];
    uspddrphy_interface1_dfi_p3_rddata[122] <= uspddrphy_bitslip582[7];
    uspddrphy_interface1_dfi_p3_rddata[59] <= uspddrphy_bitslip592[6];
    uspddrphy_interface1_dfi_p3_rddata[123] <= uspddrphy_bitslip592[7];
    uspddrphy_interface1_dfi_p3_rddata[60] <= uspddrphy_bitslip602[6];
    uspddrphy_interface1_dfi_p3_rddata[124] <= uspddrphy_bitslip602[7];
    uspddrphy_interface1_dfi_p3_rddata[61] <= uspddrphy_bitslip612[6];
    uspddrphy_interface1_dfi_p3_rddata[125] <= uspddrphy_bitslip612[7];
    uspddrphy_interface1_dfi_p3_rddata[62] <= uspddrphy_bitslip622[6];
    uspddrphy_interface1_dfi_p3_rddata[126] <= uspddrphy_bitslip622[7];
    uspddrphy_interface1_dfi_p3_rddata[63] <= uspddrphy_bitslip632[6];
    uspddrphy_interface1_dfi_p3_rddata[127] <= uspddrphy_bitslip632[7];
end
assign uspddrphy_interface1_dfi_p0_rddata_valid = (uspddrphy_rddata_en_tappeddelayline7 | uspddrphy_wlevel_en_storage);
assign uspddrphy_interface1_dfi_p1_rddata_valid = (uspddrphy_rddata_en_tappeddelayline7 | uspddrphy_wlevel_en_storage);
assign uspddrphy_interface1_dfi_p2_rddata_valid = (uspddrphy_rddata_en_tappeddelayline7 | uspddrphy_wlevel_en_storage);
assign uspddrphy_interface1_dfi_p3_rddata_valid = (uspddrphy_rddata_en_tappeddelayline7 | uspddrphy_wlevel_en_storage);
assign uspddrphy_dq_oe = uspddrphy_wrdata_en_tappeddelayline2;
always @(*) begin
    uspddrphy_dqs_oe <= 1'd0;
    if (uspddrphy_wlevel_en_storage) begin
        uspddrphy_dqs_oe <= 1'd1;
    end else begin
        uspddrphy_dqs_oe <= uspddrphy_dq_oe;
    end
end
assign uspddrphy_dqs_preamble = (uspddrphy_wrdata_en_tappeddelayline1 & (~uspddrphy_wrdata_en_tappeddelayline2));
assign uspddrphy_dqs_postamble = (uspddrphy_wrdata_en_tappeddelayline3 & (~uspddrphy_wrdata_en_tappeddelayline2));
assign uspddrphy_interface1_dfi_p0_address = uspddrphy_interface0_dfi_p0_address;
assign uspddrphy_interface1_dfi_p0_bank = uspddrphy_interface0_dfi_p0_bank;
assign uspddrphy_interface1_dfi_p0_cs_n = uspddrphy_interface0_dfi_p0_cs_n;
assign uspddrphy_interface1_dfi_p0_cke = uspddrphy_interface0_dfi_p0_cke;
assign uspddrphy_interface1_dfi_p0_odt = uspddrphy_interface0_dfi_p0_odt;
assign uspddrphy_interface1_dfi_p0_reset_n = uspddrphy_interface0_dfi_p0_reset_n;
assign uspddrphy_interface1_dfi_p0_wrdata = uspddrphy_interface0_dfi_p0_wrdata;
assign uspddrphy_interface1_dfi_p0_wrdata_en = uspddrphy_interface0_dfi_p0_wrdata_en;
assign uspddrphy_interface1_dfi_p0_wrdata_mask = uspddrphy_interface0_dfi_p0_wrdata_mask;
assign uspddrphy_interface1_dfi_p0_rddata_en = uspddrphy_interface0_dfi_p0_rddata_en;
assign uspddrphy_interface0_dfi_p0_rddata = uspddrphy_interface1_dfi_p0_rddata;
assign uspddrphy_interface0_dfi_p0_rddata_valid = uspddrphy_interface1_dfi_p0_rddata_valid;
always @(*) begin
    uspddrphy_interface1_dfi_p0_act_n <= 1'd1;
    uspddrphy_interface1_dfi_p0_cas_n <= 1'd1;
    uspddrphy_interface1_dfi_p0_ras_n <= 1'd1;
    uspddrphy_interface1_dfi_p0_we_n <= 1'd1;
    uspddrphy_interface1_dfi_p0_cas_n <= uspddrphy_interface0_dfi_p0_cas_n;
    uspddrphy_interface1_dfi_p0_ras_n <= uspddrphy_interface0_dfi_p0_ras_n;
    uspddrphy_interface1_dfi_p0_we_n <= uspddrphy_interface0_dfi_p0_we_n;
    uspddrphy_interface1_dfi_p0_act_n <= uspddrphy_interface0_dfi_p0_act_n;
    if ((((~uspddrphy_interface0_dfi_p0_ras_n) & uspddrphy_interface0_dfi_p0_cas_n) & uspddrphy_interface0_dfi_p0_we_n)) begin
        uspddrphy_interface1_dfi_p0_act_n <= 1'd0;
        uspddrphy_interface1_dfi_p0_we_n <= uspddrphy_interface0_dfi_p0_address[14];
        uspddrphy_interface1_dfi_p0_cas_n <= uspddrphy_interface0_dfi_p0_address[15];
        uspddrphy_interface1_dfi_p0_ras_n <= uspddrphy_interface0_dfi_p0_address[16];
    end else begin
        uspddrphy_interface1_dfi_p0_act_n <= 1'd1;
    end
end
assign uspddrphy_interface1_dfi_p1_address = uspddrphy_interface0_dfi_p1_address;
assign uspddrphy_interface1_dfi_p1_bank = uspddrphy_interface0_dfi_p1_bank;
assign uspddrphy_interface1_dfi_p1_cs_n = uspddrphy_interface0_dfi_p1_cs_n;
assign uspddrphy_interface1_dfi_p1_cke = uspddrphy_interface0_dfi_p1_cke;
assign uspddrphy_interface1_dfi_p1_odt = uspddrphy_interface0_dfi_p1_odt;
assign uspddrphy_interface1_dfi_p1_reset_n = uspddrphy_interface0_dfi_p1_reset_n;
assign uspddrphy_interface1_dfi_p1_wrdata = uspddrphy_interface0_dfi_p1_wrdata;
assign uspddrphy_interface1_dfi_p1_wrdata_en = uspddrphy_interface0_dfi_p1_wrdata_en;
assign uspddrphy_interface1_dfi_p1_wrdata_mask = uspddrphy_interface0_dfi_p1_wrdata_mask;
assign uspddrphy_interface1_dfi_p1_rddata_en = uspddrphy_interface0_dfi_p1_rddata_en;
assign uspddrphy_interface0_dfi_p1_rddata = uspddrphy_interface1_dfi_p1_rddata;
assign uspddrphy_interface0_dfi_p1_rddata_valid = uspddrphy_interface1_dfi_p1_rddata_valid;
always @(*) begin
    uspddrphy_interface1_dfi_p1_act_n <= 1'd1;
    uspddrphy_interface1_dfi_p1_cas_n <= 1'd1;
    uspddrphy_interface1_dfi_p1_ras_n <= 1'd1;
    uspddrphy_interface1_dfi_p1_we_n <= 1'd1;
    uspddrphy_interface1_dfi_p1_cas_n <= uspddrphy_interface0_dfi_p1_cas_n;
    uspddrphy_interface1_dfi_p1_ras_n <= uspddrphy_interface0_dfi_p1_ras_n;
    uspddrphy_interface1_dfi_p1_we_n <= uspddrphy_interface0_dfi_p1_we_n;
    uspddrphy_interface1_dfi_p1_act_n <= uspddrphy_interface0_dfi_p1_act_n;
    if ((((~uspddrphy_interface0_dfi_p1_ras_n) & uspddrphy_interface0_dfi_p1_cas_n) & uspddrphy_interface0_dfi_p1_we_n)) begin
        uspddrphy_interface1_dfi_p1_act_n <= 1'd0;
        uspddrphy_interface1_dfi_p1_we_n <= uspddrphy_interface0_dfi_p1_address[14];
        uspddrphy_interface1_dfi_p1_cas_n <= uspddrphy_interface0_dfi_p1_address[15];
        uspddrphy_interface1_dfi_p1_ras_n <= uspddrphy_interface0_dfi_p1_address[16];
    end else begin
        uspddrphy_interface1_dfi_p1_act_n <= 1'd1;
    end
end
assign uspddrphy_interface1_dfi_p2_address = uspddrphy_interface0_dfi_p2_address;
assign uspddrphy_interface1_dfi_p2_bank = uspddrphy_interface0_dfi_p2_bank;
assign uspddrphy_interface1_dfi_p2_cs_n = uspddrphy_interface0_dfi_p2_cs_n;
assign uspddrphy_interface1_dfi_p2_cke = uspddrphy_interface0_dfi_p2_cke;
assign uspddrphy_interface1_dfi_p2_odt = uspddrphy_interface0_dfi_p2_odt;
assign uspddrphy_interface1_dfi_p2_reset_n = uspddrphy_interface0_dfi_p2_reset_n;
assign uspddrphy_interface1_dfi_p2_wrdata = uspddrphy_interface0_dfi_p2_wrdata;
assign uspddrphy_interface1_dfi_p2_wrdata_en = uspddrphy_interface0_dfi_p2_wrdata_en;
assign uspddrphy_interface1_dfi_p2_wrdata_mask = uspddrphy_interface0_dfi_p2_wrdata_mask;
assign uspddrphy_interface1_dfi_p2_rddata_en = uspddrphy_interface0_dfi_p2_rddata_en;
assign uspddrphy_interface0_dfi_p2_rddata = uspddrphy_interface1_dfi_p2_rddata;
assign uspddrphy_interface0_dfi_p2_rddata_valid = uspddrphy_interface1_dfi_p2_rddata_valid;
always @(*) begin
    uspddrphy_interface1_dfi_p2_act_n <= 1'd1;
    uspddrphy_interface1_dfi_p2_cas_n <= 1'd1;
    uspddrphy_interface1_dfi_p2_ras_n <= 1'd1;
    uspddrphy_interface1_dfi_p2_we_n <= 1'd1;
    uspddrphy_interface1_dfi_p2_cas_n <= uspddrphy_interface0_dfi_p2_cas_n;
    uspddrphy_interface1_dfi_p2_ras_n <= uspddrphy_interface0_dfi_p2_ras_n;
    uspddrphy_interface1_dfi_p2_we_n <= uspddrphy_interface0_dfi_p2_we_n;
    uspddrphy_interface1_dfi_p2_act_n <= uspddrphy_interface0_dfi_p2_act_n;
    if ((((~uspddrphy_interface0_dfi_p2_ras_n) & uspddrphy_interface0_dfi_p2_cas_n) & uspddrphy_interface0_dfi_p2_we_n)) begin
        uspddrphy_interface1_dfi_p2_act_n <= 1'd0;
        uspddrphy_interface1_dfi_p2_we_n <= uspddrphy_interface0_dfi_p2_address[14];
        uspddrphy_interface1_dfi_p2_cas_n <= uspddrphy_interface0_dfi_p2_address[15];
        uspddrphy_interface1_dfi_p2_ras_n <= uspddrphy_interface0_dfi_p2_address[16];
    end else begin
        uspddrphy_interface1_dfi_p2_act_n <= 1'd1;
    end
end
assign uspddrphy_interface1_dfi_p3_address = uspddrphy_interface0_dfi_p3_address;
assign uspddrphy_interface1_dfi_p3_bank = uspddrphy_interface0_dfi_p3_bank;
assign uspddrphy_interface1_dfi_p3_cs_n = uspddrphy_interface0_dfi_p3_cs_n;
assign uspddrphy_interface1_dfi_p3_cke = uspddrphy_interface0_dfi_p3_cke;
assign uspddrphy_interface1_dfi_p3_odt = uspddrphy_interface0_dfi_p3_odt;
assign uspddrphy_interface1_dfi_p3_reset_n = uspddrphy_interface0_dfi_p3_reset_n;
assign uspddrphy_interface1_dfi_p3_wrdata = uspddrphy_interface0_dfi_p3_wrdata;
assign uspddrphy_interface1_dfi_p3_wrdata_en = uspddrphy_interface0_dfi_p3_wrdata_en;
assign uspddrphy_interface1_dfi_p3_wrdata_mask = uspddrphy_interface0_dfi_p3_wrdata_mask;
assign uspddrphy_interface1_dfi_p3_rddata_en = uspddrphy_interface0_dfi_p3_rddata_en;
assign uspddrphy_interface0_dfi_p3_rddata = uspddrphy_interface1_dfi_p3_rddata;
assign uspddrphy_interface0_dfi_p3_rddata_valid = uspddrphy_interface1_dfi_p3_rddata_valid;
always @(*) begin
    uspddrphy_interface1_dfi_p3_act_n <= 1'd1;
    uspddrphy_interface1_dfi_p3_cas_n <= 1'd1;
    uspddrphy_interface1_dfi_p3_ras_n <= 1'd1;
    uspddrphy_interface1_dfi_p3_we_n <= 1'd1;
    uspddrphy_interface1_dfi_p3_cas_n <= uspddrphy_interface0_dfi_p3_cas_n;
    uspddrphy_interface1_dfi_p3_ras_n <= uspddrphy_interface0_dfi_p3_ras_n;
    uspddrphy_interface1_dfi_p3_we_n <= uspddrphy_interface0_dfi_p3_we_n;
    uspddrphy_interface1_dfi_p3_act_n <= uspddrphy_interface0_dfi_p3_act_n;
    if ((((~uspddrphy_interface0_dfi_p3_ras_n) & uspddrphy_interface0_dfi_p3_cas_n) & uspddrphy_interface0_dfi_p3_we_n)) begin
        uspddrphy_interface1_dfi_p3_act_n <= 1'd0;
        uspddrphy_interface1_dfi_p3_we_n <= uspddrphy_interface0_dfi_p3_address[14];
        uspddrphy_interface1_dfi_p3_cas_n <= uspddrphy_interface0_dfi_p3_address[15];
        uspddrphy_interface1_dfi_p3_ras_n <= uspddrphy_interface0_dfi_p3_address[16];
    end else begin
        uspddrphy_interface1_dfi_p3_act_n <= 1'd1;
    end
end
always @(*) begin
    uspddrphy_dqspattern_o <= 8'd0;
    uspddrphy_dqspattern_o <= 7'd85;
    if (uspddrphy_dqspattern0) begin
        uspddrphy_dqspattern_o <= 5'd21;
    end
    if (uspddrphy_dqspattern1) begin
        uspddrphy_dqspattern_o <= 7'd84;
    end
    if (uspddrphy_wlevel_en_storage) begin
        uspddrphy_dqspattern_o <= 1'd0;
        if (uspddrphy_wlevel_strobe_re) begin
            uspddrphy_dqspattern_o <= 1'd1;
        end
    end
end
always @(*) begin
    uspddrphy_bitslip00 <= 8'd0;
    case (uspddrphy_bitslip0_value0)
        1'd0: begin
            uspddrphy_bitslip00 <= uspddrphy_bitslip0_r0[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip00 <= uspddrphy_bitslip0_r0[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip00 <= uspddrphy_bitslip0_r0[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip00 <= uspddrphy_bitslip0_r0[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip00 <= uspddrphy_bitslip0_r0[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip00 <= uspddrphy_bitslip0_r0[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip00 <= uspddrphy_bitslip0_r0[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip00 <= uspddrphy_bitslip0_r0[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip10 <= 8'd0;
    case (uspddrphy_bitslip1_value0)
        1'd0: begin
            uspddrphy_bitslip10 <= uspddrphy_bitslip1_r0[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip10 <= uspddrphy_bitslip1_r0[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip10 <= uspddrphy_bitslip1_r0[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip10 <= uspddrphy_bitslip1_r0[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip10 <= uspddrphy_bitslip1_r0[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip10 <= uspddrphy_bitslip1_r0[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip10 <= uspddrphy_bitslip1_r0[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip10 <= uspddrphy_bitslip1_r0[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip20 <= 8'd0;
    case (uspddrphy_bitslip2_value0)
        1'd0: begin
            uspddrphy_bitslip20 <= uspddrphy_bitslip2_r0[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip20 <= uspddrphy_bitslip2_r0[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip20 <= uspddrphy_bitslip2_r0[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip20 <= uspddrphy_bitslip2_r0[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip20 <= uspddrphy_bitslip2_r0[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip20 <= uspddrphy_bitslip2_r0[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip20 <= uspddrphy_bitslip2_r0[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip20 <= uspddrphy_bitslip2_r0[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip30 <= 8'd0;
    case (uspddrphy_bitslip3_value0)
        1'd0: begin
            uspddrphy_bitslip30 <= uspddrphy_bitslip3_r0[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip30 <= uspddrphy_bitslip3_r0[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip30 <= uspddrphy_bitslip3_r0[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip30 <= uspddrphy_bitslip3_r0[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip30 <= uspddrphy_bitslip3_r0[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip30 <= uspddrphy_bitslip3_r0[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip30 <= uspddrphy_bitslip3_r0[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip30 <= uspddrphy_bitslip3_r0[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip40 <= 8'd0;
    case (uspddrphy_bitslip4_value0)
        1'd0: begin
            uspddrphy_bitslip40 <= uspddrphy_bitslip4_r0[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip40 <= uspddrphy_bitslip4_r0[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip40 <= uspddrphy_bitslip4_r0[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip40 <= uspddrphy_bitslip4_r0[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip40 <= uspddrphy_bitslip4_r0[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip40 <= uspddrphy_bitslip4_r0[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip40 <= uspddrphy_bitslip4_r0[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip40 <= uspddrphy_bitslip4_r0[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip50 <= 8'd0;
    case (uspddrphy_bitslip5_value0)
        1'd0: begin
            uspddrphy_bitslip50 <= uspddrphy_bitslip5_r0[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip50 <= uspddrphy_bitslip5_r0[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip50 <= uspddrphy_bitslip5_r0[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip50 <= uspddrphy_bitslip5_r0[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip50 <= uspddrphy_bitslip5_r0[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip50 <= uspddrphy_bitslip5_r0[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip50 <= uspddrphy_bitslip5_r0[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip50 <= uspddrphy_bitslip5_r0[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip60 <= 8'd0;
    case (uspddrphy_bitslip6_value0)
        1'd0: begin
            uspddrphy_bitslip60 <= uspddrphy_bitslip6_r0[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip60 <= uspddrphy_bitslip6_r0[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip60 <= uspddrphy_bitslip6_r0[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip60 <= uspddrphy_bitslip6_r0[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip60 <= uspddrphy_bitslip6_r0[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip60 <= uspddrphy_bitslip6_r0[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip60 <= uspddrphy_bitslip6_r0[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip60 <= uspddrphy_bitslip6_r0[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip70 <= 8'd0;
    case (uspddrphy_bitslip7_value0)
        1'd0: begin
            uspddrphy_bitslip70 <= uspddrphy_bitslip7_r0[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip70 <= uspddrphy_bitslip7_r0[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip70 <= uspddrphy_bitslip7_r0[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip70 <= uspddrphy_bitslip7_r0[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip70 <= uspddrphy_bitslip7_r0[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip70 <= uspddrphy_bitslip7_r0[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip70 <= uspddrphy_bitslip7_r0[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip70 <= uspddrphy_bitslip7_r0[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip01 <= 8'd0;
    case (uspddrphy_bitslip0_value1)
        1'd0: begin
            uspddrphy_bitslip01 <= uspddrphy_bitslip0_r1[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip01 <= uspddrphy_bitslip0_r1[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip01 <= uspddrphy_bitslip0_r1[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip01 <= uspddrphy_bitslip0_r1[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip01 <= uspddrphy_bitslip0_r1[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip01 <= uspddrphy_bitslip0_r1[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip01 <= uspddrphy_bitslip0_r1[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip01 <= uspddrphy_bitslip0_r1[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip11 <= 8'd0;
    case (uspddrphy_bitslip1_value1)
        1'd0: begin
            uspddrphy_bitslip11 <= uspddrphy_bitslip1_r1[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip11 <= uspddrphy_bitslip1_r1[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip11 <= uspddrphy_bitslip1_r1[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip11 <= uspddrphy_bitslip1_r1[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip11 <= uspddrphy_bitslip1_r1[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip11 <= uspddrphy_bitslip1_r1[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip11 <= uspddrphy_bitslip1_r1[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip11 <= uspddrphy_bitslip1_r1[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip21 <= 8'd0;
    case (uspddrphy_bitslip2_value1)
        1'd0: begin
            uspddrphy_bitslip21 <= uspddrphy_bitslip2_r1[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip21 <= uspddrphy_bitslip2_r1[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip21 <= uspddrphy_bitslip2_r1[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip21 <= uspddrphy_bitslip2_r1[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip21 <= uspddrphy_bitslip2_r1[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip21 <= uspddrphy_bitslip2_r1[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip21 <= uspddrphy_bitslip2_r1[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip21 <= uspddrphy_bitslip2_r1[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip31 <= 8'd0;
    case (uspddrphy_bitslip3_value1)
        1'd0: begin
            uspddrphy_bitslip31 <= uspddrphy_bitslip3_r1[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip31 <= uspddrphy_bitslip3_r1[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip31 <= uspddrphy_bitslip3_r1[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip31 <= uspddrphy_bitslip3_r1[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip31 <= uspddrphy_bitslip3_r1[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip31 <= uspddrphy_bitslip3_r1[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip31 <= uspddrphy_bitslip3_r1[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip31 <= uspddrphy_bitslip3_r1[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip41 <= 8'd0;
    case (uspddrphy_bitslip4_value1)
        1'd0: begin
            uspddrphy_bitslip41 <= uspddrphy_bitslip4_r1[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip41 <= uspddrphy_bitslip4_r1[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip41 <= uspddrphy_bitslip4_r1[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip41 <= uspddrphy_bitslip4_r1[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip41 <= uspddrphy_bitslip4_r1[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip41 <= uspddrphy_bitslip4_r1[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip41 <= uspddrphy_bitslip4_r1[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip41 <= uspddrphy_bitslip4_r1[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip51 <= 8'd0;
    case (uspddrphy_bitslip5_value1)
        1'd0: begin
            uspddrphy_bitslip51 <= uspddrphy_bitslip5_r1[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip51 <= uspddrphy_bitslip5_r1[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip51 <= uspddrphy_bitslip5_r1[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip51 <= uspddrphy_bitslip5_r1[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip51 <= uspddrphy_bitslip5_r1[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip51 <= uspddrphy_bitslip5_r1[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip51 <= uspddrphy_bitslip5_r1[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip51 <= uspddrphy_bitslip5_r1[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip61 <= 8'd0;
    case (uspddrphy_bitslip6_value1)
        1'd0: begin
            uspddrphy_bitslip61 <= uspddrphy_bitslip6_r1[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip61 <= uspddrphy_bitslip6_r1[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip61 <= uspddrphy_bitslip6_r1[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip61 <= uspddrphy_bitslip6_r1[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip61 <= uspddrphy_bitslip6_r1[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip61 <= uspddrphy_bitslip6_r1[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip61 <= uspddrphy_bitslip6_r1[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip61 <= uspddrphy_bitslip6_r1[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip71 <= 8'd0;
    case (uspddrphy_bitslip7_value1)
        1'd0: begin
            uspddrphy_bitslip71 <= uspddrphy_bitslip7_r1[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip71 <= uspddrphy_bitslip7_r1[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip71 <= uspddrphy_bitslip7_r1[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip71 <= uspddrphy_bitslip7_r1[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip71 <= uspddrphy_bitslip7_r1[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip71 <= uspddrphy_bitslip7_r1[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip71 <= uspddrphy_bitslip7_r1[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip71 <= uspddrphy_bitslip7_r1[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip02 <= 8'd0;
    case (uspddrphy_bitslip0_value2)
        1'd0: begin
            uspddrphy_bitslip02 <= uspddrphy_bitslip0_r2[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip02 <= uspddrphy_bitslip0_r2[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip02 <= uspddrphy_bitslip0_r2[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip02 <= uspddrphy_bitslip0_r2[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip02 <= uspddrphy_bitslip0_r2[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip02 <= uspddrphy_bitslip0_r2[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip02 <= uspddrphy_bitslip0_r2[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip02 <= uspddrphy_bitslip0_r2[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip04 <= 8'd0;
    case (uspddrphy_bitslip0_value3)
        1'd0: begin
            uspddrphy_bitslip04 <= uspddrphy_bitslip0_r3[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip04 <= uspddrphy_bitslip0_r3[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip04 <= uspddrphy_bitslip0_r3[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip04 <= uspddrphy_bitslip0_r3[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip04 <= uspddrphy_bitslip0_r3[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip04 <= uspddrphy_bitslip0_r3[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip04 <= uspddrphy_bitslip0_r3[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip04 <= uspddrphy_bitslip0_r3[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip12 <= 8'd0;
    case (uspddrphy_bitslip1_value2)
        1'd0: begin
            uspddrphy_bitslip12 <= uspddrphy_bitslip1_r2[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip12 <= uspddrphy_bitslip1_r2[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip12 <= uspddrphy_bitslip1_r2[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip12 <= uspddrphy_bitslip1_r2[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip12 <= uspddrphy_bitslip1_r2[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip12 <= uspddrphy_bitslip1_r2[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip12 <= uspddrphy_bitslip1_r2[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip12 <= uspddrphy_bitslip1_r2[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip14 <= 8'd0;
    case (uspddrphy_bitslip1_value3)
        1'd0: begin
            uspddrphy_bitslip14 <= uspddrphy_bitslip1_r3[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip14 <= uspddrphy_bitslip1_r3[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip14 <= uspddrphy_bitslip1_r3[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip14 <= uspddrphy_bitslip1_r3[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip14 <= uspddrphy_bitslip1_r3[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip14 <= uspddrphy_bitslip1_r3[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip14 <= uspddrphy_bitslip1_r3[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip14 <= uspddrphy_bitslip1_r3[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip22 <= 8'd0;
    case (uspddrphy_bitslip2_value2)
        1'd0: begin
            uspddrphy_bitslip22 <= uspddrphy_bitslip2_r2[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip22 <= uspddrphy_bitslip2_r2[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip22 <= uspddrphy_bitslip2_r2[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip22 <= uspddrphy_bitslip2_r2[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip22 <= uspddrphy_bitslip2_r2[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip22 <= uspddrphy_bitslip2_r2[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip22 <= uspddrphy_bitslip2_r2[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip22 <= uspddrphy_bitslip2_r2[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip24 <= 8'd0;
    case (uspddrphy_bitslip2_value3)
        1'd0: begin
            uspddrphy_bitslip24 <= uspddrphy_bitslip2_r3[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip24 <= uspddrphy_bitslip2_r3[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip24 <= uspddrphy_bitslip2_r3[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip24 <= uspddrphy_bitslip2_r3[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip24 <= uspddrphy_bitslip2_r3[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip24 <= uspddrphy_bitslip2_r3[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip24 <= uspddrphy_bitslip2_r3[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip24 <= uspddrphy_bitslip2_r3[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip32 <= 8'd0;
    case (uspddrphy_bitslip3_value2)
        1'd0: begin
            uspddrphy_bitslip32 <= uspddrphy_bitslip3_r2[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip32 <= uspddrphy_bitslip3_r2[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip32 <= uspddrphy_bitslip3_r2[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip32 <= uspddrphy_bitslip3_r2[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip32 <= uspddrphy_bitslip3_r2[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip32 <= uspddrphy_bitslip3_r2[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip32 <= uspddrphy_bitslip3_r2[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip32 <= uspddrphy_bitslip3_r2[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip34 <= 8'd0;
    case (uspddrphy_bitslip3_value3)
        1'd0: begin
            uspddrphy_bitslip34 <= uspddrphy_bitslip3_r3[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip34 <= uspddrphy_bitslip3_r3[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip34 <= uspddrphy_bitslip3_r3[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip34 <= uspddrphy_bitslip3_r3[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip34 <= uspddrphy_bitslip3_r3[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip34 <= uspddrphy_bitslip3_r3[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip34 <= uspddrphy_bitslip3_r3[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip34 <= uspddrphy_bitslip3_r3[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip42 <= 8'd0;
    case (uspddrphy_bitslip4_value2)
        1'd0: begin
            uspddrphy_bitslip42 <= uspddrphy_bitslip4_r2[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip42 <= uspddrphy_bitslip4_r2[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip42 <= uspddrphy_bitslip4_r2[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip42 <= uspddrphy_bitslip4_r2[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip42 <= uspddrphy_bitslip4_r2[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip42 <= uspddrphy_bitslip4_r2[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip42 <= uspddrphy_bitslip4_r2[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip42 <= uspddrphy_bitslip4_r2[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip44 <= 8'd0;
    case (uspddrphy_bitslip4_value3)
        1'd0: begin
            uspddrphy_bitslip44 <= uspddrphy_bitslip4_r3[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip44 <= uspddrphy_bitslip4_r3[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip44 <= uspddrphy_bitslip4_r3[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip44 <= uspddrphy_bitslip4_r3[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip44 <= uspddrphy_bitslip4_r3[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip44 <= uspddrphy_bitslip4_r3[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip44 <= uspddrphy_bitslip4_r3[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip44 <= uspddrphy_bitslip4_r3[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip52 <= 8'd0;
    case (uspddrphy_bitslip5_value2)
        1'd0: begin
            uspddrphy_bitslip52 <= uspddrphy_bitslip5_r2[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip52 <= uspddrphy_bitslip5_r2[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip52 <= uspddrphy_bitslip5_r2[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip52 <= uspddrphy_bitslip5_r2[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip52 <= uspddrphy_bitslip5_r2[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip52 <= uspddrphy_bitslip5_r2[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip52 <= uspddrphy_bitslip5_r2[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip52 <= uspddrphy_bitslip5_r2[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip54 <= 8'd0;
    case (uspddrphy_bitslip5_value3)
        1'd0: begin
            uspddrphy_bitslip54 <= uspddrphy_bitslip5_r3[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip54 <= uspddrphy_bitslip5_r3[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip54 <= uspddrphy_bitslip5_r3[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip54 <= uspddrphy_bitslip5_r3[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip54 <= uspddrphy_bitslip5_r3[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip54 <= uspddrphy_bitslip5_r3[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip54 <= uspddrphy_bitslip5_r3[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip54 <= uspddrphy_bitslip5_r3[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip62 <= 8'd0;
    case (uspddrphy_bitslip6_value2)
        1'd0: begin
            uspddrphy_bitslip62 <= uspddrphy_bitslip6_r2[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip62 <= uspddrphy_bitslip6_r2[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip62 <= uspddrphy_bitslip6_r2[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip62 <= uspddrphy_bitslip6_r2[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip62 <= uspddrphy_bitslip6_r2[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip62 <= uspddrphy_bitslip6_r2[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip62 <= uspddrphy_bitslip6_r2[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip62 <= uspddrphy_bitslip6_r2[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip64 <= 8'd0;
    case (uspddrphy_bitslip6_value3)
        1'd0: begin
            uspddrphy_bitslip64 <= uspddrphy_bitslip6_r3[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip64 <= uspddrphy_bitslip6_r3[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip64 <= uspddrphy_bitslip6_r3[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip64 <= uspddrphy_bitslip6_r3[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip64 <= uspddrphy_bitslip6_r3[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip64 <= uspddrphy_bitslip6_r3[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip64 <= uspddrphy_bitslip6_r3[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip64 <= uspddrphy_bitslip6_r3[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip72 <= 8'd0;
    case (uspddrphy_bitslip7_value2)
        1'd0: begin
            uspddrphy_bitslip72 <= uspddrphy_bitslip7_r2[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip72 <= uspddrphy_bitslip7_r2[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip72 <= uspddrphy_bitslip7_r2[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip72 <= uspddrphy_bitslip7_r2[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip72 <= uspddrphy_bitslip7_r2[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip72 <= uspddrphy_bitslip7_r2[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip72 <= uspddrphy_bitslip7_r2[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip72 <= uspddrphy_bitslip7_r2[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip74 <= 8'd0;
    case (uspddrphy_bitslip7_value3)
        1'd0: begin
            uspddrphy_bitslip74 <= uspddrphy_bitslip7_r3[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip74 <= uspddrphy_bitslip7_r3[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip74 <= uspddrphy_bitslip7_r3[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip74 <= uspddrphy_bitslip7_r3[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip74 <= uspddrphy_bitslip7_r3[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip74 <= uspddrphy_bitslip7_r3[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip74 <= uspddrphy_bitslip7_r3[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip74 <= uspddrphy_bitslip7_r3[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip80 <= 8'd0;
    case (uspddrphy_bitslip8_value0)
        1'd0: begin
            uspddrphy_bitslip80 <= uspddrphy_bitslip8_r0[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip80 <= uspddrphy_bitslip8_r0[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip80 <= uspddrphy_bitslip8_r0[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip80 <= uspddrphy_bitslip8_r0[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip80 <= uspddrphy_bitslip8_r0[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip80 <= uspddrphy_bitslip8_r0[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip80 <= uspddrphy_bitslip8_r0[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip80 <= uspddrphy_bitslip8_r0[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip82 <= 8'd0;
    case (uspddrphy_bitslip8_value1)
        1'd0: begin
            uspddrphy_bitslip82 <= uspddrphy_bitslip8_r1[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip82 <= uspddrphy_bitslip8_r1[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip82 <= uspddrphy_bitslip8_r1[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip82 <= uspddrphy_bitslip8_r1[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip82 <= uspddrphy_bitslip8_r1[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip82 <= uspddrphy_bitslip8_r1[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip82 <= uspddrphy_bitslip8_r1[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip82 <= uspddrphy_bitslip8_r1[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip90 <= 8'd0;
    case (uspddrphy_bitslip9_value0)
        1'd0: begin
            uspddrphy_bitslip90 <= uspddrphy_bitslip9_r0[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip90 <= uspddrphy_bitslip9_r0[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip90 <= uspddrphy_bitslip9_r0[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip90 <= uspddrphy_bitslip9_r0[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip90 <= uspddrphy_bitslip9_r0[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip90 <= uspddrphy_bitslip9_r0[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip90 <= uspddrphy_bitslip9_r0[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip90 <= uspddrphy_bitslip9_r0[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip92 <= 8'd0;
    case (uspddrphy_bitslip9_value1)
        1'd0: begin
            uspddrphy_bitslip92 <= uspddrphy_bitslip9_r1[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip92 <= uspddrphy_bitslip9_r1[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip92 <= uspddrphy_bitslip9_r1[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip92 <= uspddrphy_bitslip9_r1[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip92 <= uspddrphy_bitslip9_r1[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip92 <= uspddrphy_bitslip9_r1[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip92 <= uspddrphy_bitslip9_r1[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip92 <= uspddrphy_bitslip9_r1[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip100 <= 8'd0;
    case (uspddrphy_bitslip10_value0)
        1'd0: begin
            uspddrphy_bitslip100 <= uspddrphy_bitslip10_r0[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip100 <= uspddrphy_bitslip10_r0[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip100 <= uspddrphy_bitslip10_r0[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip100 <= uspddrphy_bitslip10_r0[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip100 <= uspddrphy_bitslip10_r0[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip100 <= uspddrphy_bitslip10_r0[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip100 <= uspddrphy_bitslip10_r0[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip100 <= uspddrphy_bitslip10_r0[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip102 <= 8'd0;
    case (uspddrphy_bitslip10_value1)
        1'd0: begin
            uspddrphy_bitslip102 <= uspddrphy_bitslip10_r1[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip102 <= uspddrphy_bitslip10_r1[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip102 <= uspddrphy_bitslip10_r1[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip102 <= uspddrphy_bitslip10_r1[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip102 <= uspddrphy_bitslip10_r1[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip102 <= uspddrphy_bitslip10_r1[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip102 <= uspddrphy_bitslip10_r1[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip102 <= uspddrphy_bitslip10_r1[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip110 <= 8'd0;
    case (uspddrphy_bitslip11_value0)
        1'd0: begin
            uspddrphy_bitslip110 <= uspddrphy_bitslip11_r0[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip110 <= uspddrphy_bitslip11_r0[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip110 <= uspddrphy_bitslip11_r0[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip110 <= uspddrphy_bitslip11_r0[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip110 <= uspddrphy_bitslip11_r0[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip110 <= uspddrphy_bitslip11_r0[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip110 <= uspddrphy_bitslip11_r0[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip110 <= uspddrphy_bitslip11_r0[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip112 <= 8'd0;
    case (uspddrphy_bitslip11_value1)
        1'd0: begin
            uspddrphy_bitslip112 <= uspddrphy_bitslip11_r1[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip112 <= uspddrphy_bitslip11_r1[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip112 <= uspddrphy_bitslip11_r1[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip112 <= uspddrphy_bitslip11_r1[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip112 <= uspddrphy_bitslip11_r1[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip112 <= uspddrphy_bitslip11_r1[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip112 <= uspddrphy_bitslip11_r1[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip112 <= uspddrphy_bitslip11_r1[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip120 <= 8'd0;
    case (uspddrphy_bitslip12_value0)
        1'd0: begin
            uspddrphy_bitslip120 <= uspddrphy_bitslip12_r0[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip120 <= uspddrphy_bitslip12_r0[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip120 <= uspddrphy_bitslip12_r0[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip120 <= uspddrphy_bitslip12_r0[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip120 <= uspddrphy_bitslip12_r0[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip120 <= uspddrphy_bitslip12_r0[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip120 <= uspddrphy_bitslip12_r0[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip120 <= uspddrphy_bitslip12_r0[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip122 <= 8'd0;
    case (uspddrphy_bitslip12_value1)
        1'd0: begin
            uspddrphy_bitslip122 <= uspddrphy_bitslip12_r1[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip122 <= uspddrphy_bitslip12_r1[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip122 <= uspddrphy_bitslip12_r1[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip122 <= uspddrphy_bitslip12_r1[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip122 <= uspddrphy_bitslip12_r1[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip122 <= uspddrphy_bitslip12_r1[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip122 <= uspddrphy_bitslip12_r1[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip122 <= uspddrphy_bitslip12_r1[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip130 <= 8'd0;
    case (uspddrphy_bitslip13_value0)
        1'd0: begin
            uspddrphy_bitslip130 <= uspddrphy_bitslip13_r0[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip130 <= uspddrphy_bitslip13_r0[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip130 <= uspddrphy_bitslip13_r0[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip130 <= uspddrphy_bitslip13_r0[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip130 <= uspddrphy_bitslip13_r0[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip130 <= uspddrphy_bitslip13_r0[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip130 <= uspddrphy_bitslip13_r0[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip130 <= uspddrphy_bitslip13_r0[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip132 <= 8'd0;
    case (uspddrphy_bitslip13_value1)
        1'd0: begin
            uspddrphy_bitslip132 <= uspddrphy_bitslip13_r1[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip132 <= uspddrphy_bitslip13_r1[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip132 <= uspddrphy_bitslip13_r1[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip132 <= uspddrphy_bitslip13_r1[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip132 <= uspddrphy_bitslip13_r1[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip132 <= uspddrphy_bitslip13_r1[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip132 <= uspddrphy_bitslip13_r1[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip132 <= uspddrphy_bitslip13_r1[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip140 <= 8'd0;
    case (uspddrphy_bitslip14_value0)
        1'd0: begin
            uspddrphy_bitslip140 <= uspddrphy_bitslip14_r0[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip140 <= uspddrphy_bitslip14_r0[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip140 <= uspddrphy_bitslip14_r0[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip140 <= uspddrphy_bitslip14_r0[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip140 <= uspddrphy_bitslip14_r0[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip140 <= uspddrphy_bitslip14_r0[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip140 <= uspddrphy_bitslip14_r0[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip140 <= uspddrphy_bitslip14_r0[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip142 <= 8'd0;
    case (uspddrphy_bitslip14_value1)
        1'd0: begin
            uspddrphy_bitslip142 <= uspddrphy_bitslip14_r1[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip142 <= uspddrphy_bitslip14_r1[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip142 <= uspddrphy_bitslip14_r1[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip142 <= uspddrphy_bitslip14_r1[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip142 <= uspddrphy_bitslip14_r1[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip142 <= uspddrphy_bitslip14_r1[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip142 <= uspddrphy_bitslip14_r1[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip142 <= uspddrphy_bitslip14_r1[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip150 <= 8'd0;
    case (uspddrphy_bitslip15_value0)
        1'd0: begin
            uspddrphy_bitslip150 <= uspddrphy_bitslip15_r0[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip150 <= uspddrphy_bitslip15_r0[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip150 <= uspddrphy_bitslip15_r0[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip150 <= uspddrphy_bitslip15_r0[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip150 <= uspddrphy_bitslip15_r0[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip150 <= uspddrphy_bitslip15_r0[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip150 <= uspddrphy_bitslip15_r0[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip150 <= uspddrphy_bitslip15_r0[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip152 <= 8'd0;
    case (uspddrphy_bitslip15_value1)
        1'd0: begin
            uspddrphy_bitslip152 <= uspddrphy_bitslip15_r1[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip152 <= uspddrphy_bitslip15_r1[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip152 <= uspddrphy_bitslip15_r1[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip152 <= uspddrphy_bitslip15_r1[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip152 <= uspddrphy_bitslip15_r1[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip152 <= uspddrphy_bitslip15_r1[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip152 <= uspddrphy_bitslip15_r1[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip152 <= uspddrphy_bitslip15_r1[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip160 <= 8'd0;
    case (uspddrphy_bitslip16_value0)
        1'd0: begin
            uspddrphy_bitslip160 <= uspddrphy_bitslip16_r0[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip160 <= uspddrphy_bitslip16_r0[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip160 <= uspddrphy_bitslip16_r0[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip160 <= uspddrphy_bitslip16_r0[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip160 <= uspddrphy_bitslip16_r0[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip160 <= uspddrphy_bitslip16_r0[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip160 <= uspddrphy_bitslip16_r0[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip160 <= uspddrphy_bitslip16_r0[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip162 <= 8'd0;
    case (uspddrphy_bitslip16_value1)
        1'd0: begin
            uspddrphy_bitslip162 <= uspddrphy_bitslip16_r1[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip162 <= uspddrphy_bitslip16_r1[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip162 <= uspddrphy_bitslip16_r1[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip162 <= uspddrphy_bitslip16_r1[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip162 <= uspddrphy_bitslip16_r1[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip162 <= uspddrphy_bitslip16_r1[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip162 <= uspddrphy_bitslip16_r1[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip162 <= uspddrphy_bitslip16_r1[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip170 <= 8'd0;
    case (uspddrphy_bitslip17_value0)
        1'd0: begin
            uspddrphy_bitslip170 <= uspddrphy_bitslip17_r0[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip170 <= uspddrphy_bitslip17_r0[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip170 <= uspddrphy_bitslip17_r0[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip170 <= uspddrphy_bitslip17_r0[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip170 <= uspddrphy_bitslip17_r0[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip170 <= uspddrphy_bitslip17_r0[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip170 <= uspddrphy_bitslip17_r0[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip170 <= uspddrphy_bitslip17_r0[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip172 <= 8'd0;
    case (uspddrphy_bitslip17_value1)
        1'd0: begin
            uspddrphy_bitslip172 <= uspddrphy_bitslip17_r1[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip172 <= uspddrphy_bitslip17_r1[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip172 <= uspddrphy_bitslip17_r1[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip172 <= uspddrphy_bitslip17_r1[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip172 <= uspddrphy_bitslip17_r1[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip172 <= uspddrphy_bitslip17_r1[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip172 <= uspddrphy_bitslip17_r1[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip172 <= uspddrphy_bitslip17_r1[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip180 <= 8'd0;
    case (uspddrphy_bitslip18_value0)
        1'd0: begin
            uspddrphy_bitslip180 <= uspddrphy_bitslip18_r0[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip180 <= uspddrphy_bitslip18_r0[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip180 <= uspddrphy_bitslip18_r0[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip180 <= uspddrphy_bitslip18_r0[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip180 <= uspddrphy_bitslip18_r0[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip180 <= uspddrphy_bitslip18_r0[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip180 <= uspddrphy_bitslip18_r0[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip180 <= uspddrphy_bitslip18_r0[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip182 <= 8'd0;
    case (uspddrphy_bitslip18_value1)
        1'd0: begin
            uspddrphy_bitslip182 <= uspddrphy_bitslip18_r1[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip182 <= uspddrphy_bitslip18_r1[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip182 <= uspddrphy_bitslip18_r1[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip182 <= uspddrphy_bitslip18_r1[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip182 <= uspddrphy_bitslip18_r1[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip182 <= uspddrphy_bitslip18_r1[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip182 <= uspddrphy_bitslip18_r1[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip182 <= uspddrphy_bitslip18_r1[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip190 <= 8'd0;
    case (uspddrphy_bitslip19_value0)
        1'd0: begin
            uspddrphy_bitslip190 <= uspddrphy_bitslip19_r0[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip190 <= uspddrphy_bitslip19_r0[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip190 <= uspddrphy_bitslip19_r0[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip190 <= uspddrphy_bitslip19_r0[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip190 <= uspddrphy_bitslip19_r0[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip190 <= uspddrphy_bitslip19_r0[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip190 <= uspddrphy_bitslip19_r0[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip190 <= uspddrphy_bitslip19_r0[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip192 <= 8'd0;
    case (uspddrphy_bitslip19_value1)
        1'd0: begin
            uspddrphy_bitslip192 <= uspddrphy_bitslip19_r1[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip192 <= uspddrphy_bitslip19_r1[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip192 <= uspddrphy_bitslip19_r1[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip192 <= uspddrphy_bitslip19_r1[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip192 <= uspddrphy_bitslip19_r1[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip192 <= uspddrphy_bitslip19_r1[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip192 <= uspddrphy_bitslip19_r1[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip192 <= uspddrphy_bitslip19_r1[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip200 <= 8'd0;
    case (uspddrphy_bitslip20_value0)
        1'd0: begin
            uspddrphy_bitslip200 <= uspddrphy_bitslip20_r0[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip200 <= uspddrphy_bitslip20_r0[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip200 <= uspddrphy_bitslip20_r0[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip200 <= uspddrphy_bitslip20_r0[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip200 <= uspddrphy_bitslip20_r0[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip200 <= uspddrphy_bitslip20_r0[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip200 <= uspddrphy_bitslip20_r0[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip200 <= uspddrphy_bitslip20_r0[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip202 <= 8'd0;
    case (uspddrphy_bitslip20_value1)
        1'd0: begin
            uspddrphy_bitslip202 <= uspddrphy_bitslip20_r1[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip202 <= uspddrphy_bitslip20_r1[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip202 <= uspddrphy_bitslip20_r1[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip202 <= uspddrphy_bitslip20_r1[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip202 <= uspddrphy_bitslip20_r1[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip202 <= uspddrphy_bitslip20_r1[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip202 <= uspddrphy_bitslip20_r1[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip202 <= uspddrphy_bitslip20_r1[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip210 <= 8'd0;
    case (uspddrphy_bitslip21_value0)
        1'd0: begin
            uspddrphy_bitslip210 <= uspddrphy_bitslip21_r0[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip210 <= uspddrphy_bitslip21_r0[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip210 <= uspddrphy_bitslip21_r0[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip210 <= uspddrphy_bitslip21_r0[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip210 <= uspddrphy_bitslip21_r0[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip210 <= uspddrphy_bitslip21_r0[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip210 <= uspddrphy_bitslip21_r0[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip210 <= uspddrphy_bitslip21_r0[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip212 <= 8'd0;
    case (uspddrphy_bitslip21_value1)
        1'd0: begin
            uspddrphy_bitslip212 <= uspddrphy_bitslip21_r1[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip212 <= uspddrphy_bitslip21_r1[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip212 <= uspddrphy_bitslip21_r1[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip212 <= uspddrphy_bitslip21_r1[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip212 <= uspddrphy_bitslip21_r1[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip212 <= uspddrphy_bitslip21_r1[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip212 <= uspddrphy_bitslip21_r1[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip212 <= uspddrphy_bitslip21_r1[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip220 <= 8'd0;
    case (uspddrphy_bitslip22_value0)
        1'd0: begin
            uspddrphy_bitslip220 <= uspddrphy_bitslip22_r0[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip220 <= uspddrphy_bitslip22_r0[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip220 <= uspddrphy_bitslip22_r0[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip220 <= uspddrphy_bitslip22_r0[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip220 <= uspddrphy_bitslip22_r0[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip220 <= uspddrphy_bitslip22_r0[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip220 <= uspddrphy_bitslip22_r0[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip220 <= uspddrphy_bitslip22_r0[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip222 <= 8'd0;
    case (uspddrphy_bitslip22_value1)
        1'd0: begin
            uspddrphy_bitslip222 <= uspddrphy_bitslip22_r1[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip222 <= uspddrphy_bitslip22_r1[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip222 <= uspddrphy_bitslip22_r1[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip222 <= uspddrphy_bitslip22_r1[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip222 <= uspddrphy_bitslip22_r1[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip222 <= uspddrphy_bitslip22_r1[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip222 <= uspddrphy_bitslip22_r1[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip222 <= uspddrphy_bitslip22_r1[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip230 <= 8'd0;
    case (uspddrphy_bitslip23_value0)
        1'd0: begin
            uspddrphy_bitslip230 <= uspddrphy_bitslip23_r0[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip230 <= uspddrphy_bitslip23_r0[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip230 <= uspddrphy_bitslip23_r0[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip230 <= uspddrphy_bitslip23_r0[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip230 <= uspddrphy_bitslip23_r0[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip230 <= uspddrphy_bitslip23_r0[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip230 <= uspddrphy_bitslip23_r0[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip230 <= uspddrphy_bitslip23_r0[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip232 <= 8'd0;
    case (uspddrphy_bitslip23_value1)
        1'd0: begin
            uspddrphy_bitslip232 <= uspddrphy_bitslip23_r1[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip232 <= uspddrphy_bitslip23_r1[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip232 <= uspddrphy_bitslip23_r1[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip232 <= uspddrphy_bitslip23_r1[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip232 <= uspddrphy_bitslip23_r1[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip232 <= uspddrphy_bitslip23_r1[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip232 <= uspddrphy_bitslip23_r1[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip232 <= uspddrphy_bitslip23_r1[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip240 <= 8'd0;
    case (uspddrphy_bitslip24_value0)
        1'd0: begin
            uspddrphy_bitslip240 <= uspddrphy_bitslip24_r0[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip240 <= uspddrphy_bitslip24_r0[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip240 <= uspddrphy_bitslip24_r0[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip240 <= uspddrphy_bitslip24_r0[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip240 <= uspddrphy_bitslip24_r0[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip240 <= uspddrphy_bitslip24_r0[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip240 <= uspddrphy_bitslip24_r0[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip240 <= uspddrphy_bitslip24_r0[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip242 <= 8'd0;
    case (uspddrphy_bitslip24_value1)
        1'd0: begin
            uspddrphy_bitslip242 <= uspddrphy_bitslip24_r1[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip242 <= uspddrphy_bitslip24_r1[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip242 <= uspddrphy_bitslip24_r1[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip242 <= uspddrphy_bitslip24_r1[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip242 <= uspddrphy_bitslip24_r1[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip242 <= uspddrphy_bitslip24_r1[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip242 <= uspddrphy_bitslip24_r1[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip242 <= uspddrphy_bitslip24_r1[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip250 <= 8'd0;
    case (uspddrphy_bitslip25_value0)
        1'd0: begin
            uspddrphy_bitslip250 <= uspddrphy_bitslip25_r0[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip250 <= uspddrphy_bitslip25_r0[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip250 <= uspddrphy_bitslip25_r0[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip250 <= uspddrphy_bitslip25_r0[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip250 <= uspddrphy_bitslip25_r0[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip250 <= uspddrphy_bitslip25_r0[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip250 <= uspddrphy_bitslip25_r0[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip250 <= uspddrphy_bitslip25_r0[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip252 <= 8'd0;
    case (uspddrphy_bitslip25_value1)
        1'd0: begin
            uspddrphy_bitslip252 <= uspddrphy_bitslip25_r1[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip252 <= uspddrphy_bitslip25_r1[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip252 <= uspddrphy_bitslip25_r1[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip252 <= uspddrphy_bitslip25_r1[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip252 <= uspddrphy_bitslip25_r1[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip252 <= uspddrphy_bitslip25_r1[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip252 <= uspddrphy_bitslip25_r1[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip252 <= uspddrphy_bitslip25_r1[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip260 <= 8'd0;
    case (uspddrphy_bitslip26_value0)
        1'd0: begin
            uspddrphy_bitslip260 <= uspddrphy_bitslip26_r0[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip260 <= uspddrphy_bitslip26_r0[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip260 <= uspddrphy_bitslip26_r0[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip260 <= uspddrphy_bitslip26_r0[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip260 <= uspddrphy_bitslip26_r0[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip260 <= uspddrphy_bitslip26_r0[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip260 <= uspddrphy_bitslip26_r0[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip260 <= uspddrphy_bitslip26_r0[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip262 <= 8'd0;
    case (uspddrphy_bitslip26_value1)
        1'd0: begin
            uspddrphy_bitslip262 <= uspddrphy_bitslip26_r1[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip262 <= uspddrphy_bitslip26_r1[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip262 <= uspddrphy_bitslip26_r1[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip262 <= uspddrphy_bitslip26_r1[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip262 <= uspddrphy_bitslip26_r1[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip262 <= uspddrphy_bitslip26_r1[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip262 <= uspddrphy_bitslip26_r1[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip262 <= uspddrphy_bitslip26_r1[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip270 <= 8'd0;
    case (uspddrphy_bitslip27_value0)
        1'd0: begin
            uspddrphy_bitslip270 <= uspddrphy_bitslip27_r0[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip270 <= uspddrphy_bitslip27_r0[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip270 <= uspddrphy_bitslip27_r0[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip270 <= uspddrphy_bitslip27_r0[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip270 <= uspddrphy_bitslip27_r0[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip270 <= uspddrphy_bitslip27_r0[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip270 <= uspddrphy_bitslip27_r0[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip270 <= uspddrphy_bitslip27_r0[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip272 <= 8'd0;
    case (uspddrphy_bitslip27_value1)
        1'd0: begin
            uspddrphy_bitslip272 <= uspddrphy_bitslip27_r1[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip272 <= uspddrphy_bitslip27_r1[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip272 <= uspddrphy_bitslip27_r1[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip272 <= uspddrphy_bitslip27_r1[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip272 <= uspddrphy_bitslip27_r1[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip272 <= uspddrphy_bitslip27_r1[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip272 <= uspddrphy_bitslip27_r1[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip272 <= uspddrphy_bitslip27_r1[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip280 <= 8'd0;
    case (uspddrphy_bitslip28_value0)
        1'd0: begin
            uspddrphy_bitslip280 <= uspddrphy_bitslip28_r0[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip280 <= uspddrphy_bitslip28_r0[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip280 <= uspddrphy_bitslip28_r0[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip280 <= uspddrphy_bitslip28_r0[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip280 <= uspddrphy_bitslip28_r0[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip280 <= uspddrphy_bitslip28_r0[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip280 <= uspddrphy_bitslip28_r0[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip280 <= uspddrphy_bitslip28_r0[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip282 <= 8'd0;
    case (uspddrphy_bitslip28_value1)
        1'd0: begin
            uspddrphy_bitslip282 <= uspddrphy_bitslip28_r1[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip282 <= uspddrphy_bitslip28_r1[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip282 <= uspddrphy_bitslip28_r1[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip282 <= uspddrphy_bitslip28_r1[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip282 <= uspddrphy_bitslip28_r1[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip282 <= uspddrphy_bitslip28_r1[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip282 <= uspddrphy_bitslip28_r1[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip282 <= uspddrphy_bitslip28_r1[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip290 <= 8'd0;
    case (uspddrphy_bitslip29_value0)
        1'd0: begin
            uspddrphy_bitslip290 <= uspddrphy_bitslip29_r0[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip290 <= uspddrphy_bitslip29_r0[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip290 <= uspddrphy_bitslip29_r0[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip290 <= uspddrphy_bitslip29_r0[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip290 <= uspddrphy_bitslip29_r0[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip290 <= uspddrphy_bitslip29_r0[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip290 <= uspddrphy_bitslip29_r0[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip290 <= uspddrphy_bitslip29_r0[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip292 <= 8'd0;
    case (uspddrphy_bitslip29_value1)
        1'd0: begin
            uspddrphy_bitslip292 <= uspddrphy_bitslip29_r1[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip292 <= uspddrphy_bitslip29_r1[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip292 <= uspddrphy_bitslip29_r1[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip292 <= uspddrphy_bitslip29_r1[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip292 <= uspddrphy_bitslip29_r1[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip292 <= uspddrphy_bitslip29_r1[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip292 <= uspddrphy_bitslip29_r1[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip292 <= uspddrphy_bitslip29_r1[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip300 <= 8'd0;
    case (uspddrphy_bitslip30_value0)
        1'd0: begin
            uspddrphy_bitslip300 <= uspddrphy_bitslip30_r0[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip300 <= uspddrphy_bitslip30_r0[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip300 <= uspddrphy_bitslip30_r0[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip300 <= uspddrphy_bitslip30_r0[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip300 <= uspddrphy_bitslip30_r0[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip300 <= uspddrphy_bitslip30_r0[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip300 <= uspddrphy_bitslip30_r0[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip300 <= uspddrphy_bitslip30_r0[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip302 <= 8'd0;
    case (uspddrphy_bitslip30_value1)
        1'd0: begin
            uspddrphy_bitslip302 <= uspddrphy_bitslip30_r1[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip302 <= uspddrphy_bitslip30_r1[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip302 <= uspddrphy_bitslip30_r1[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip302 <= uspddrphy_bitslip30_r1[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip302 <= uspddrphy_bitslip30_r1[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip302 <= uspddrphy_bitslip30_r1[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip302 <= uspddrphy_bitslip30_r1[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip302 <= uspddrphy_bitslip30_r1[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip310 <= 8'd0;
    case (uspddrphy_bitslip31_value0)
        1'd0: begin
            uspddrphy_bitslip310 <= uspddrphy_bitslip31_r0[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip310 <= uspddrphy_bitslip31_r0[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip310 <= uspddrphy_bitslip31_r0[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip310 <= uspddrphy_bitslip31_r0[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip310 <= uspddrphy_bitslip31_r0[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip310 <= uspddrphy_bitslip31_r0[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip310 <= uspddrphy_bitslip31_r0[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip310 <= uspddrphy_bitslip31_r0[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip312 <= 8'd0;
    case (uspddrphy_bitslip31_value1)
        1'd0: begin
            uspddrphy_bitslip312 <= uspddrphy_bitslip31_r1[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip312 <= uspddrphy_bitslip31_r1[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip312 <= uspddrphy_bitslip31_r1[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip312 <= uspddrphy_bitslip31_r1[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip312 <= uspddrphy_bitslip31_r1[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip312 <= uspddrphy_bitslip31_r1[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip312 <= uspddrphy_bitslip31_r1[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip312 <= uspddrphy_bitslip31_r1[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip320 <= 8'd0;
    case (uspddrphy_bitslip32_value0)
        1'd0: begin
            uspddrphy_bitslip320 <= uspddrphy_bitslip32_r0[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip320 <= uspddrphy_bitslip32_r0[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip320 <= uspddrphy_bitslip32_r0[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip320 <= uspddrphy_bitslip32_r0[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip320 <= uspddrphy_bitslip32_r0[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip320 <= uspddrphy_bitslip32_r0[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip320 <= uspddrphy_bitslip32_r0[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip320 <= uspddrphy_bitslip32_r0[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip322 <= 8'd0;
    case (uspddrphy_bitslip32_value1)
        1'd0: begin
            uspddrphy_bitslip322 <= uspddrphy_bitslip32_r1[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip322 <= uspddrphy_bitslip32_r1[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip322 <= uspddrphy_bitslip32_r1[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip322 <= uspddrphy_bitslip32_r1[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip322 <= uspddrphy_bitslip32_r1[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip322 <= uspddrphy_bitslip32_r1[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip322 <= uspddrphy_bitslip32_r1[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip322 <= uspddrphy_bitslip32_r1[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip330 <= 8'd0;
    case (uspddrphy_bitslip33_value0)
        1'd0: begin
            uspddrphy_bitslip330 <= uspddrphy_bitslip33_r0[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip330 <= uspddrphy_bitslip33_r0[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip330 <= uspddrphy_bitslip33_r0[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip330 <= uspddrphy_bitslip33_r0[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip330 <= uspddrphy_bitslip33_r0[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip330 <= uspddrphy_bitslip33_r0[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip330 <= uspddrphy_bitslip33_r0[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip330 <= uspddrphy_bitslip33_r0[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip332 <= 8'd0;
    case (uspddrphy_bitslip33_value1)
        1'd0: begin
            uspddrphy_bitslip332 <= uspddrphy_bitslip33_r1[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip332 <= uspddrphy_bitslip33_r1[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip332 <= uspddrphy_bitslip33_r1[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip332 <= uspddrphy_bitslip33_r1[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip332 <= uspddrphy_bitslip33_r1[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip332 <= uspddrphy_bitslip33_r1[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip332 <= uspddrphy_bitslip33_r1[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip332 <= uspddrphy_bitslip33_r1[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip340 <= 8'd0;
    case (uspddrphy_bitslip34_value0)
        1'd0: begin
            uspddrphy_bitslip340 <= uspddrphy_bitslip34_r0[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip340 <= uspddrphy_bitslip34_r0[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip340 <= uspddrphy_bitslip34_r0[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip340 <= uspddrphy_bitslip34_r0[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip340 <= uspddrphy_bitslip34_r0[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip340 <= uspddrphy_bitslip34_r0[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip340 <= uspddrphy_bitslip34_r0[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip340 <= uspddrphy_bitslip34_r0[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip342 <= 8'd0;
    case (uspddrphy_bitslip34_value1)
        1'd0: begin
            uspddrphy_bitslip342 <= uspddrphy_bitslip34_r1[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip342 <= uspddrphy_bitslip34_r1[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip342 <= uspddrphy_bitslip34_r1[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip342 <= uspddrphy_bitslip34_r1[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip342 <= uspddrphy_bitslip34_r1[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip342 <= uspddrphy_bitslip34_r1[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip342 <= uspddrphy_bitslip34_r1[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip342 <= uspddrphy_bitslip34_r1[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip350 <= 8'd0;
    case (uspddrphy_bitslip35_value0)
        1'd0: begin
            uspddrphy_bitslip350 <= uspddrphy_bitslip35_r0[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip350 <= uspddrphy_bitslip35_r0[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip350 <= uspddrphy_bitslip35_r0[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip350 <= uspddrphy_bitslip35_r0[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip350 <= uspddrphy_bitslip35_r0[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip350 <= uspddrphy_bitslip35_r0[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip350 <= uspddrphy_bitslip35_r0[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip350 <= uspddrphy_bitslip35_r0[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip352 <= 8'd0;
    case (uspddrphy_bitslip35_value1)
        1'd0: begin
            uspddrphy_bitslip352 <= uspddrphy_bitslip35_r1[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip352 <= uspddrphy_bitslip35_r1[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip352 <= uspddrphy_bitslip35_r1[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip352 <= uspddrphy_bitslip35_r1[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip352 <= uspddrphy_bitslip35_r1[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip352 <= uspddrphy_bitslip35_r1[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip352 <= uspddrphy_bitslip35_r1[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip352 <= uspddrphy_bitslip35_r1[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip360 <= 8'd0;
    case (uspddrphy_bitslip36_value0)
        1'd0: begin
            uspddrphy_bitslip360 <= uspddrphy_bitslip36_r0[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip360 <= uspddrphy_bitslip36_r0[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip360 <= uspddrphy_bitslip36_r0[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip360 <= uspddrphy_bitslip36_r0[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip360 <= uspddrphy_bitslip36_r0[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip360 <= uspddrphy_bitslip36_r0[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip360 <= uspddrphy_bitslip36_r0[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip360 <= uspddrphy_bitslip36_r0[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip362 <= 8'd0;
    case (uspddrphy_bitslip36_value1)
        1'd0: begin
            uspddrphy_bitslip362 <= uspddrphy_bitslip36_r1[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip362 <= uspddrphy_bitslip36_r1[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip362 <= uspddrphy_bitslip36_r1[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip362 <= uspddrphy_bitslip36_r1[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip362 <= uspddrphy_bitslip36_r1[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip362 <= uspddrphy_bitslip36_r1[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip362 <= uspddrphy_bitslip36_r1[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip362 <= uspddrphy_bitslip36_r1[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip370 <= 8'd0;
    case (uspddrphy_bitslip37_value0)
        1'd0: begin
            uspddrphy_bitslip370 <= uspddrphy_bitslip37_r0[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip370 <= uspddrphy_bitslip37_r0[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip370 <= uspddrphy_bitslip37_r0[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip370 <= uspddrphy_bitslip37_r0[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip370 <= uspddrphy_bitslip37_r0[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip370 <= uspddrphy_bitslip37_r0[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip370 <= uspddrphy_bitslip37_r0[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip370 <= uspddrphy_bitslip37_r0[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip372 <= 8'd0;
    case (uspddrphy_bitslip37_value1)
        1'd0: begin
            uspddrphy_bitslip372 <= uspddrphy_bitslip37_r1[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip372 <= uspddrphy_bitslip37_r1[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip372 <= uspddrphy_bitslip37_r1[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip372 <= uspddrphy_bitslip37_r1[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip372 <= uspddrphy_bitslip37_r1[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip372 <= uspddrphy_bitslip37_r1[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip372 <= uspddrphy_bitslip37_r1[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip372 <= uspddrphy_bitslip37_r1[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip380 <= 8'd0;
    case (uspddrphy_bitslip38_value0)
        1'd0: begin
            uspddrphy_bitslip380 <= uspddrphy_bitslip38_r0[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip380 <= uspddrphy_bitslip38_r0[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip380 <= uspddrphy_bitslip38_r0[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip380 <= uspddrphy_bitslip38_r0[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip380 <= uspddrphy_bitslip38_r0[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip380 <= uspddrphy_bitslip38_r0[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip380 <= uspddrphy_bitslip38_r0[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip380 <= uspddrphy_bitslip38_r0[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip382 <= 8'd0;
    case (uspddrphy_bitslip38_value1)
        1'd0: begin
            uspddrphy_bitslip382 <= uspddrphy_bitslip38_r1[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip382 <= uspddrphy_bitslip38_r1[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip382 <= uspddrphy_bitslip38_r1[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip382 <= uspddrphy_bitslip38_r1[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip382 <= uspddrphy_bitslip38_r1[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip382 <= uspddrphy_bitslip38_r1[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip382 <= uspddrphy_bitslip38_r1[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip382 <= uspddrphy_bitslip38_r1[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip390 <= 8'd0;
    case (uspddrphy_bitslip39_value0)
        1'd0: begin
            uspddrphy_bitslip390 <= uspddrphy_bitslip39_r0[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip390 <= uspddrphy_bitslip39_r0[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip390 <= uspddrphy_bitslip39_r0[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip390 <= uspddrphy_bitslip39_r0[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip390 <= uspddrphy_bitslip39_r0[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip390 <= uspddrphy_bitslip39_r0[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip390 <= uspddrphy_bitslip39_r0[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip390 <= uspddrphy_bitslip39_r0[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip392 <= 8'd0;
    case (uspddrphy_bitslip39_value1)
        1'd0: begin
            uspddrphy_bitslip392 <= uspddrphy_bitslip39_r1[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip392 <= uspddrphy_bitslip39_r1[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip392 <= uspddrphy_bitslip39_r1[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip392 <= uspddrphy_bitslip39_r1[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip392 <= uspddrphy_bitslip39_r1[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip392 <= uspddrphy_bitslip39_r1[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip392 <= uspddrphy_bitslip39_r1[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip392 <= uspddrphy_bitslip39_r1[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip400 <= 8'd0;
    case (uspddrphy_bitslip40_value0)
        1'd0: begin
            uspddrphy_bitslip400 <= uspddrphy_bitslip40_r0[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip400 <= uspddrphy_bitslip40_r0[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip400 <= uspddrphy_bitslip40_r0[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip400 <= uspddrphy_bitslip40_r0[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip400 <= uspddrphy_bitslip40_r0[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip400 <= uspddrphy_bitslip40_r0[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip400 <= uspddrphy_bitslip40_r0[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip400 <= uspddrphy_bitslip40_r0[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip402 <= 8'd0;
    case (uspddrphy_bitslip40_value1)
        1'd0: begin
            uspddrphy_bitslip402 <= uspddrphy_bitslip40_r1[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip402 <= uspddrphy_bitslip40_r1[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip402 <= uspddrphy_bitslip40_r1[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip402 <= uspddrphy_bitslip40_r1[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip402 <= uspddrphy_bitslip40_r1[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip402 <= uspddrphy_bitslip40_r1[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip402 <= uspddrphy_bitslip40_r1[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip402 <= uspddrphy_bitslip40_r1[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip410 <= 8'd0;
    case (uspddrphy_bitslip41_value0)
        1'd0: begin
            uspddrphy_bitslip410 <= uspddrphy_bitslip41_r0[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip410 <= uspddrphy_bitslip41_r0[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip410 <= uspddrphy_bitslip41_r0[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip410 <= uspddrphy_bitslip41_r0[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip410 <= uspddrphy_bitslip41_r0[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip410 <= uspddrphy_bitslip41_r0[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip410 <= uspddrphy_bitslip41_r0[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip410 <= uspddrphy_bitslip41_r0[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip412 <= 8'd0;
    case (uspddrphy_bitslip41_value1)
        1'd0: begin
            uspddrphy_bitslip412 <= uspddrphy_bitslip41_r1[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip412 <= uspddrphy_bitslip41_r1[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip412 <= uspddrphy_bitslip41_r1[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip412 <= uspddrphy_bitslip41_r1[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip412 <= uspddrphy_bitslip41_r1[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip412 <= uspddrphy_bitslip41_r1[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip412 <= uspddrphy_bitslip41_r1[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip412 <= uspddrphy_bitslip41_r1[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip420 <= 8'd0;
    case (uspddrphy_bitslip42_value0)
        1'd0: begin
            uspddrphy_bitslip420 <= uspddrphy_bitslip42_r0[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip420 <= uspddrphy_bitslip42_r0[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip420 <= uspddrphy_bitslip42_r0[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip420 <= uspddrphy_bitslip42_r0[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip420 <= uspddrphy_bitslip42_r0[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip420 <= uspddrphy_bitslip42_r0[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip420 <= uspddrphy_bitslip42_r0[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip420 <= uspddrphy_bitslip42_r0[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip422 <= 8'd0;
    case (uspddrphy_bitslip42_value1)
        1'd0: begin
            uspddrphy_bitslip422 <= uspddrphy_bitslip42_r1[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip422 <= uspddrphy_bitslip42_r1[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip422 <= uspddrphy_bitslip42_r1[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip422 <= uspddrphy_bitslip42_r1[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip422 <= uspddrphy_bitslip42_r1[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip422 <= uspddrphy_bitslip42_r1[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip422 <= uspddrphy_bitslip42_r1[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip422 <= uspddrphy_bitslip42_r1[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip430 <= 8'd0;
    case (uspddrphy_bitslip43_value0)
        1'd0: begin
            uspddrphy_bitslip430 <= uspddrphy_bitslip43_r0[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip430 <= uspddrphy_bitslip43_r0[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip430 <= uspddrphy_bitslip43_r0[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip430 <= uspddrphy_bitslip43_r0[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip430 <= uspddrphy_bitslip43_r0[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip430 <= uspddrphy_bitslip43_r0[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip430 <= uspddrphy_bitslip43_r0[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip430 <= uspddrphy_bitslip43_r0[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip432 <= 8'd0;
    case (uspddrphy_bitslip43_value1)
        1'd0: begin
            uspddrphy_bitslip432 <= uspddrphy_bitslip43_r1[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip432 <= uspddrphy_bitslip43_r1[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip432 <= uspddrphy_bitslip43_r1[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip432 <= uspddrphy_bitslip43_r1[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip432 <= uspddrphy_bitslip43_r1[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip432 <= uspddrphy_bitslip43_r1[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip432 <= uspddrphy_bitslip43_r1[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip432 <= uspddrphy_bitslip43_r1[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip440 <= 8'd0;
    case (uspddrphy_bitslip44_value0)
        1'd0: begin
            uspddrphy_bitslip440 <= uspddrphy_bitslip44_r0[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip440 <= uspddrphy_bitslip44_r0[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip440 <= uspddrphy_bitslip44_r0[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip440 <= uspddrphy_bitslip44_r0[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip440 <= uspddrphy_bitslip44_r0[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip440 <= uspddrphy_bitslip44_r0[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip440 <= uspddrphy_bitslip44_r0[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip440 <= uspddrphy_bitslip44_r0[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip442 <= 8'd0;
    case (uspddrphy_bitslip44_value1)
        1'd0: begin
            uspddrphy_bitslip442 <= uspddrphy_bitslip44_r1[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip442 <= uspddrphy_bitslip44_r1[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip442 <= uspddrphy_bitslip44_r1[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip442 <= uspddrphy_bitslip44_r1[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip442 <= uspddrphy_bitslip44_r1[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip442 <= uspddrphy_bitslip44_r1[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip442 <= uspddrphy_bitslip44_r1[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip442 <= uspddrphy_bitslip44_r1[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip450 <= 8'd0;
    case (uspddrphy_bitslip45_value0)
        1'd0: begin
            uspddrphy_bitslip450 <= uspddrphy_bitslip45_r0[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip450 <= uspddrphy_bitslip45_r0[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip450 <= uspddrphy_bitslip45_r0[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip450 <= uspddrphy_bitslip45_r0[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip450 <= uspddrphy_bitslip45_r0[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip450 <= uspddrphy_bitslip45_r0[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip450 <= uspddrphy_bitslip45_r0[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip450 <= uspddrphy_bitslip45_r0[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip452 <= 8'd0;
    case (uspddrphy_bitslip45_value1)
        1'd0: begin
            uspddrphy_bitslip452 <= uspddrphy_bitslip45_r1[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip452 <= uspddrphy_bitslip45_r1[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip452 <= uspddrphy_bitslip45_r1[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip452 <= uspddrphy_bitslip45_r1[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip452 <= uspddrphy_bitslip45_r1[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip452 <= uspddrphy_bitslip45_r1[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip452 <= uspddrphy_bitslip45_r1[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip452 <= uspddrphy_bitslip45_r1[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip460 <= 8'd0;
    case (uspddrphy_bitslip46_value0)
        1'd0: begin
            uspddrphy_bitslip460 <= uspddrphy_bitslip46_r0[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip460 <= uspddrphy_bitslip46_r0[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip460 <= uspddrphy_bitslip46_r0[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip460 <= uspddrphy_bitslip46_r0[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip460 <= uspddrphy_bitslip46_r0[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip460 <= uspddrphy_bitslip46_r0[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip460 <= uspddrphy_bitslip46_r0[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip460 <= uspddrphy_bitslip46_r0[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip462 <= 8'd0;
    case (uspddrphy_bitslip46_value1)
        1'd0: begin
            uspddrphy_bitslip462 <= uspddrphy_bitslip46_r1[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip462 <= uspddrphy_bitslip46_r1[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip462 <= uspddrphy_bitslip46_r1[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip462 <= uspddrphy_bitslip46_r1[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip462 <= uspddrphy_bitslip46_r1[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip462 <= uspddrphy_bitslip46_r1[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip462 <= uspddrphy_bitslip46_r1[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip462 <= uspddrphy_bitslip46_r1[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip470 <= 8'd0;
    case (uspddrphy_bitslip47_value0)
        1'd0: begin
            uspddrphy_bitslip470 <= uspddrphy_bitslip47_r0[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip470 <= uspddrphy_bitslip47_r0[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip470 <= uspddrphy_bitslip47_r0[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip470 <= uspddrphy_bitslip47_r0[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip470 <= uspddrphy_bitslip47_r0[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip470 <= uspddrphy_bitslip47_r0[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip470 <= uspddrphy_bitslip47_r0[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip470 <= uspddrphy_bitslip47_r0[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip472 <= 8'd0;
    case (uspddrphy_bitslip47_value1)
        1'd0: begin
            uspddrphy_bitslip472 <= uspddrphy_bitslip47_r1[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip472 <= uspddrphy_bitslip47_r1[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip472 <= uspddrphy_bitslip47_r1[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip472 <= uspddrphy_bitslip47_r1[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip472 <= uspddrphy_bitslip47_r1[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip472 <= uspddrphy_bitslip47_r1[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip472 <= uspddrphy_bitslip47_r1[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip472 <= uspddrphy_bitslip47_r1[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip480 <= 8'd0;
    case (uspddrphy_bitslip48_value0)
        1'd0: begin
            uspddrphy_bitslip480 <= uspddrphy_bitslip48_r0[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip480 <= uspddrphy_bitslip48_r0[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip480 <= uspddrphy_bitslip48_r0[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip480 <= uspddrphy_bitslip48_r0[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip480 <= uspddrphy_bitslip48_r0[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip480 <= uspddrphy_bitslip48_r0[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip480 <= uspddrphy_bitslip48_r0[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip480 <= uspddrphy_bitslip48_r0[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip482 <= 8'd0;
    case (uspddrphy_bitslip48_value1)
        1'd0: begin
            uspddrphy_bitslip482 <= uspddrphy_bitslip48_r1[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip482 <= uspddrphy_bitslip48_r1[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip482 <= uspddrphy_bitslip48_r1[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip482 <= uspddrphy_bitslip48_r1[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip482 <= uspddrphy_bitslip48_r1[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip482 <= uspddrphy_bitslip48_r1[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip482 <= uspddrphy_bitslip48_r1[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip482 <= uspddrphy_bitslip48_r1[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip490 <= 8'd0;
    case (uspddrphy_bitslip49_value0)
        1'd0: begin
            uspddrphy_bitslip490 <= uspddrphy_bitslip49_r0[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip490 <= uspddrphy_bitslip49_r0[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip490 <= uspddrphy_bitslip49_r0[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip490 <= uspddrphy_bitslip49_r0[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip490 <= uspddrphy_bitslip49_r0[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip490 <= uspddrphy_bitslip49_r0[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip490 <= uspddrphy_bitslip49_r0[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip490 <= uspddrphy_bitslip49_r0[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip492 <= 8'd0;
    case (uspddrphy_bitslip49_value1)
        1'd0: begin
            uspddrphy_bitslip492 <= uspddrphy_bitslip49_r1[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip492 <= uspddrphy_bitslip49_r1[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip492 <= uspddrphy_bitslip49_r1[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip492 <= uspddrphy_bitslip49_r1[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip492 <= uspddrphy_bitslip49_r1[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip492 <= uspddrphy_bitslip49_r1[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip492 <= uspddrphy_bitslip49_r1[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip492 <= uspddrphy_bitslip49_r1[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip500 <= 8'd0;
    case (uspddrphy_bitslip50_value0)
        1'd0: begin
            uspddrphy_bitslip500 <= uspddrphy_bitslip50_r0[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip500 <= uspddrphy_bitslip50_r0[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip500 <= uspddrphy_bitslip50_r0[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip500 <= uspddrphy_bitslip50_r0[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip500 <= uspddrphy_bitslip50_r0[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip500 <= uspddrphy_bitslip50_r0[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip500 <= uspddrphy_bitslip50_r0[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip500 <= uspddrphy_bitslip50_r0[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip502 <= 8'd0;
    case (uspddrphy_bitslip50_value1)
        1'd0: begin
            uspddrphy_bitslip502 <= uspddrphy_bitslip50_r1[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip502 <= uspddrphy_bitslip50_r1[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip502 <= uspddrphy_bitslip50_r1[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip502 <= uspddrphy_bitslip50_r1[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip502 <= uspddrphy_bitslip50_r1[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip502 <= uspddrphy_bitslip50_r1[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip502 <= uspddrphy_bitslip50_r1[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip502 <= uspddrphy_bitslip50_r1[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip510 <= 8'd0;
    case (uspddrphy_bitslip51_value0)
        1'd0: begin
            uspddrphy_bitslip510 <= uspddrphy_bitslip51_r0[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip510 <= uspddrphy_bitslip51_r0[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip510 <= uspddrphy_bitslip51_r0[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip510 <= uspddrphy_bitslip51_r0[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip510 <= uspddrphy_bitslip51_r0[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip510 <= uspddrphy_bitslip51_r0[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip510 <= uspddrphy_bitslip51_r0[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip510 <= uspddrphy_bitslip51_r0[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip512 <= 8'd0;
    case (uspddrphy_bitslip51_value1)
        1'd0: begin
            uspddrphy_bitslip512 <= uspddrphy_bitslip51_r1[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip512 <= uspddrphy_bitslip51_r1[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip512 <= uspddrphy_bitslip51_r1[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip512 <= uspddrphy_bitslip51_r1[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip512 <= uspddrphy_bitslip51_r1[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip512 <= uspddrphy_bitslip51_r1[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip512 <= uspddrphy_bitslip51_r1[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip512 <= uspddrphy_bitslip51_r1[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip520 <= 8'd0;
    case (uspddrphy_bitslip52_value0)
        1'd0: begin
            uspddrphy_bitslip520 <= uspddrphy_bitslip52_r0[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip520 <= uspddrphy_bitslip52_r0[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip520 <= uspddrphy_bitslip52_r0[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip520 <= uspddrphy_bitslip52_r0[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip520 <= uspddrphy_bitslip52_r0[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip520 <= uspddrphy_bitslip52_r0[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip520 <= uspddrphy_bitslip52_r0[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip520 <= uspddrphy_bitslip52_r0[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip522 <= 8'd0;
    case (uspddrphy_bitslip52_value1)
        1'd0: begin
            uspddrphy_bitslip522 <= uspddrphy_bitslip52_r1[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip522 <= uspddrphy_bitslip52_r1[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip522 <= uspddrphy_bitslip52_r1[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip522 <= uspddrphy_bitslip52_r1[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip522 <= uspddrphy_bitslip52_r1[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip522 <= uspddrphy_bitslip52_r1[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip522 <= uspddrphy_bitslip52_r1[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip522 <= uspddrphy_bitslip52_r1[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip530 <= 8'd0;
    case (uspddrphy_bitslip53_value0)
        1'd0: begin
            uspddrphy_bitslip530 <= uspddrphy_bitslip53_r0[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip530 <= uspddrphy_bitslip53_r0[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip530 <= uspddrphy_bitslip53_r0[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip530 <= uspddrphy_bitslip53_r0[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip530 <= uspddrphy_bitslip53_r0[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip530 <= uspddrphy_bitslip53_r0[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip530 <= uspddrphy_bitslip53_r0[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip530 <= uspddrphy_bitslip53_r0[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip532 <= 8'd0;
    case (uspddrphy_bitslip53_value1)
        1'd0: begin
            uspddrphy_bitslip532 <= uspddrphy_bitslip53_r1[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip532 <= uspddrphy_bitslip53_r1[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip532 <= uspddrphy_bitslip53_r1[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip532 <= uspddrphy_bitslip53_r1[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip532 <= uspddrphy_bitslip53_r1[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip532 <= uspddrphy_bitslip53_r1[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip532 <= uspddrphy_bitslip53_r1[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip532 <= uspddrphy_bitslip53_r1[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip540 <= 8'd0;
    case (uspddrphy_bitslip54_value0)
        1'd0: begin
            uspddrphy_bitslip540 <= uspddrphy_bitslip54_r0[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip540 <= uspddrphy_bitslip54_r0[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip540 <= uspddrphy_bitslip54_r0[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip540 <= uspddrphy_bitslip54_r0[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip540 <= uspddrphy_bitslip54_r0[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip540 <= uspddrphy_bitslip54_r0[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip540 <= uspddrphy_bitslip54_r0[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip540 <= uspddrphy_bitslip54_r0[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip542 <= 8'd0;
    case (uspddrphy_bitslip54_value1)
        1'd0: begin
            uspddrphy_bitslip542 <= uspddrphy_bitslip54_r1[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip542 <= uspddrphy_bitslip54_r1[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip542 <= uspddrphy_bitslip54_r1[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip542 <= uspddrphy_bitslip54_r1[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip542 <= uspddrphy_bitslip54_r1[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip542 <= uspddrphy_bitslip54_r1[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip542 <= uspddrphy_bitslip54_r1[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip542 <= uspddrphy_bitslip54_r1[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip550 <= 8'd0;
    case (uspddrphy_bitslip55_value0)
        1'd0: begin
            uspddrphy_bitslip550 <= uspddrphy_bitslip55_r0[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip550 <= uspddrphy_bitslip55_r0[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip550 <= uspddrphy_bitslip55_r0[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip550 <= uspddrphy_bitslip55_r0[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip550 <= uspddrphy_bitslip55_r0[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip550 <= uspddrphy_bitslip55_r0[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip550 <= uspddrphy_bitslip55_r0[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip550 <= uspddrphy_bitslip55_r0[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip552 <= 8'd0;
    case (uspddrphy_bitslip55_value1)
        1'd0: begin
            uspddrphy_bitslip552 <= uspddrphy_bitslip55_r1[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip552 <= uspddrphy_bitslip55_r1[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip552 <= uspddrphy_bitslip55_r1[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip552 <= uspddrphy_bitslip55_r1[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip552 <= uspddrphy_bitslip55_r1[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip552 <= uspddrphy_bitslip55_r1[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip552 <= uspddrphy_bitslip55_r1[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip552 <= uspddrphy_bitslip55_r1[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip560 <= 8'd0;
    case (uspddrphy_bitslip56_value0)
        1'd0: begin
            uspddrphy_bitslip560 <= uspddrphy_bitslip56_r0[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip560 <= uspddrphy_bitslip56_r0[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip560 <= uspddrphy_bitslip56_r0[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip560 <= uspddrphy_bitslip56_r0[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip560 <= uspddrphy_bitslip56_r0[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip560 <= uspddrphy_bitslip56_r0[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip560 <= uspddrphy_bitslip56_r0[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip560 <= uspddrphy_bitslip56_r0[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip562 <= 8'd0;
    case (uspddrphy_bitslip56_value1)
        1'd0: begin
            uspddrphy_bitslip562 <= uspddrphy_bitslip56_r1[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip562 <= uspddrphy_bitslip56_r1[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip562 <= uspddrphy_bitslip56_r1[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip562 <= uspddrphy_bitslip56_r1[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip562 <= uspddrphy_bitslip56_r1[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip562 <= uspddrphy_bitslip56_r1[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip562 <= uspddrphy_bitslip56_r1[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip562 <= uspddrphy_bitslip56_r1[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip570 <= 8'd0;
    case (uspddrphy_bitslip57_value0)
        1'd0: begin
            uspddrphy_bitslip570 <= uspddrphy_bitslip57_r0[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip570 <= uspddrphy_bitslip57_r0[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip570 <= uspddrphy_bitslip57_r0[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip570 <= uspddrphy_bitslip57_r0[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip570 <= uspddrphy_bitslip57_r0[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip570 <= uspddrphy_bitslip57_r0[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip570 <= uspddrphy_bitslip57_r0[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip570 <= uspddrphy_bitslip57_r0[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip572 <= 8'd0;
    case (uspddrphy_bitslip57_value1)
        1'd0: begin
            uspddrphy_bitslip572 <= uspddrphy_bitslip57_r1[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip572 <= uspddrphy_bitslip57_r1[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip572 <= uspddrphy_bitslip57_r1[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip572 <= uspddrphy_bitslip57_r1[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip572 <= uspddrphy_bitslip57_r1[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip572 <= uspddrphy_bitslip57_r1[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip572 <= uspddrphy_bitslip57_r1[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip572 <= uspddrphy_bitslip57_r1[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip580 <= 8'd0;
    case (uspddrphy_bitslip58_value0)
        1'd0: begin
            uspddrphy_bitslip580 <= uspddrphy_bitslip58_r0[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip580 <= uspddrphy_bitslip58_r0[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip580 <= uspddrphy_bitslip58_r0[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip580 <= uspddrphy_bitslip58_r0[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip580 <= uspddrphy_bitslip58_r0[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip580 <= uspddrphy_bitslip58_r0[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip580 <= uspddrphy_bitslip58_r0[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip580 <= uspddrphy_bitslip58_r0[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip582 <= 8'd0;
    case (uspddrphy_bitslip58_value1)
        1'd0: begin
            uspddrphy_bitslip582 <= uspddrphy_bitslip58_r1[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip582 <= uspddrphy_bitslip58_r1[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip582 <= uspddrphy_bitslip58_r1[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip582 <= uspddrphy_bitslip58_r1[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip582 <= uspddrphy_bitslip58_r1[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip582 <= uspddrphy_bitslip58_r1[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip582 <= uspddrphy_bitslip58_r1[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip582 <= uspddrphy_bitslip58_r1[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip590 <= 8'd0;
    case (uspddrphy_bitslip59_value0)
        1'd0: begin
            uspddrphy_bitslip590 <= uspddrphy_bitslip59_r0[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip590 <= uspddrphy_bitslip59_r0[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip590 <= uspddrphy_bitslip59_r0[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip590 <= uspddrphy_bitslip59_r0[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip590 <= uspddrphy_bitslip59_r0[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip590 <= uspddrphy_bitslip59_r0[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip590 <= uspddrphy_bitslip59_r0[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip590 <= uspddrphy_bitslip59_r0[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip592 <= 8'd0;
    case (uspddrphy_bitslip59_value1)
        1'd0: begin
            uspddrphy_bitslip592 <= uspddrphy_bitslip59_r1[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip592 <= uspddrphy_bitslip59_r1[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip592 <= uspddrphy_bitslip59_r1[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip592 <= uspddrphy_bitslip59_r1[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip592 <= uspddrphy_bitslip59_r1[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip592 <= uspddrphy_bitslip59_r1[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip592 <= uspddrphy_bitslip59_r1[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip592 <= uspddrphy_bitslip59_r1[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip600 <= 8'd0;
    case (uspddrphy_bitslip60_value0)
        1'd0: begin
            uspddrphy_bitslip600 <= uspddrphy_bitslip60_r0[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip600 <= uspddrphy_bitslip60_r0[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip600 <= uspddrphy_bitslip60_r0[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip600 <= uspddrphy_bitslip60_r0[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip600 <= uspddrphy_bitslip60_r0[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip600 <= uspddrphy_bitslip60_r0[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip600 <= uspddrphy_bitslip60_r0[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip600 <= uspddrphy_bitslip60_r0[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip602 <= 8'd0;
    case (uspddrphy_bitslip60_value1)
        1'd0: begin
            uspddrphy_bitslip602 <= uspddrphy_bitslip60_r1[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip602 <= uspddrphy_bitslip60_r1[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip602 <= uspddrphy_bitslip60_r1[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip602 <= uspddrphy_bitslip60_r1[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip602 <= uspddrphy_bitslip60_r1[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip602 <= uspddrphy_bitslip60_r1[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip602 <= uspddrphy_bitslip60_r1[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip602 <= uspddrphy_bitslip60_r1[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip610 <= 8'd0;
    case (uspddrphy_bitslip61_value0)
        1'd0: begin
            uspddrphy_bitslip610 <= uspddrphy_bitslip61_r0[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip610 <= uspddrphy_bitslip61_r0[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip610 <= uspddrphy_bitslip61_r0[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip610 <= uspddrphy_bitslip61_r0[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip610 <= uspddrphy_bitslip61_r0[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip610 <= uspddrphy_bitslip61_r0[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip610 <= uspddrphy_bitslip61_r0[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip610 <= uspddrphy_bitslip61_r0[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip612 <= 8'd0;
    case (uspddrphy_bitslip61_value1)
        1'd0: begin
            uspddrphy_bitslip612 <= uspddrphy_bitslip61_r1[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip612 <= uspddrphy_bitslip61_r1[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip612 <= uspddrphy_bitslip61_r1[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip612 <= uspddrphy_bitslip61_r1[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip612 <= uspddrphy_bitslip61_r1[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip612 <= uspddrphy_bitslip61_r1[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip612 <= uspddrphy_bitslip61_r1[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip612 <= uspddrphy_bitslip61_r1[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip620 <= 8'd0;
    case (uspddrphy_bitslip62_value0)
        1'd0: begin
            uspddrphy_bitslip620 <= uspddrphy_bitslip62_r0[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip620 <= uspddrphy_bitslip62_r0[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip620 <= uspddrphy_bitslip62_r0[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip620 <= uspddrphy_bitslip62_r0[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip620 <= uspddrphy_bitslip62_r0[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip620 <= uspddrphy_bitslip62_r0[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip620 <= uspddrphy_bitslip62_r0[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip620 <= uspddrphy_bitslip62_r0[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip622 <= 8'd0;
    case (uspddrphy_bitslip62_value1)
        1'd0: begin
            uspddrphy_bitslip622 <= uspddrphy_bitslip62_r1[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip622 <= uspddrphy_bitslip62_r1[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip622 <= uspddrphy_bitslip62_r1[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip622 <= uspddrphy_bitslip62_r1[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip622 <= uspddrphy_bitslip62_r1[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip622 <= uspddrphy_bitslip62_r1[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip622 <= uspddrphy_bitslip62_r1[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip622 <= uspddrphy_bitslip62_r1[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip630 <= 8'd0;
    case (uspddrphy_bitslip63_value0)
        1'd0: begin
            uspddrphy_bitslip630 <= uspddrphy_bitslip63_r0[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip630 <= uspddrphy_bitslip63_r0[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip630 <= uspddrphy_bitslip63_r0[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip630 <= uspddrphy_bitslip63_r0[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip630 <= uspddrphy_bitslip63_r0[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip630 <= uspddrphy_bitslip63_r0[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip630 <= uspddrphy_bitslip63_r0[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip630 <= uspddrphy_bitslip63_r0[15:8];
        end
    endcase
end
always @(*) begin
    uspddrphy_bitslip632 <= 8'd0;
    case (uspddrphy_bitslip63_value1)
        1'd0: begin
            uspddrphy_bitslip632 <= uspddrphy_bitslip63_r1[8:1];
        end
        1'd1: begin
            uspddrphy_bitslip632 <= uspddrphy_bitslip63_r1[9:2];
        end
        2'd2: begin
            uspddrphy_bitslip632 <= uspddrphy_bitslip63_r1[10:3];
        end
        2'd3: begin
            uspddrphy_bitslip632 <= uspddrphy_bitslip63_r1[11:4];
        end
        3'd4: begin
            uspddrphy_bitslip632 <= uspddrphy_bitslip63_r1[12:5];
        end
        3'd5: begin
            uspddrphy_bitslip632 <= uspddrphy_bitslip63_r1[13:6];
        end
        3'd6: begin
            uspddrphy_bitslip632 <= uspddrphy_bitslip63_r1[14:7];
        end
        3'd7: begin
            uspddrphy_bitslip632 <= uspddrphy_bitslip63_r1[15:8];
        end
    endcase
end
assign uspddrphy_interface0_dfi_p0_address = soc_sdram_master_p0_address;
assign uspddrphy_interface0_dfi_p0_bank = soc_sdram_master_p0_bank;
assign uspddrphy_interface0_dfi_p0_cas_n = soc_sdram_master_p0_cas_n;
assign uspddrphy_interface0_dfi_p0_cs_n = soc_sdram_master_p0_cs_n;
assign uspddrphy_interface0_dfi_p0_ras_n = soc_sdram_master_p0_ras_n;
assign uspddrphy_interface0_dfi_p0_we_n = soc_sdram_master_p0_we_n;
assign uspddrphy_interface0_dfi_p0_cke = soc_sdram_master_p0_cke;
assign uspddrphy_interface0_dfi_p0_odt = soc_sdram_master_p0_odt;
assign uspddrphy_interface0_dfi_p0_reset_n = soc_sdram_master_p0_reset_n;
assign uspddrphy_interface0_dfi_p0_act_n = soc_sdram_master_p0_act_n;
assign uspddrphy_interface0_dfi_p0_wrdata = soc_sdram_master_p0_wrdata;
assign uspddrphy_interface0_dfi_p0_wrdata_en = soc_sdram_master_p0_wrdata_en;
assign uspddrphy_interface0_dfi_p0_wrdata_mask = soc_sdram_master_p0_wrdata_mask;
assign uspddrphy_interface0_dfi_p0_rddata_en = soc_sdram_master_p0_rddata_en;
assign soc_sdram_master_p0_rddata = uspddrphy_interface0_dfi_p0_rddata;
assign soc_sdram_master_p0_rddata_valid = uspddrphy_interface0_dfi_p0_rddata_valid;
assign uspddrphy_interface0_dfi_p1_address = soc_sdram_master_p1_address;
assign uspddrphy_interface0_dfi_p1_bank = soc_sdram_master_p1_bank;
assign uspddrphy_interface0_dfi_p1_cas_n = soc_sdram_master_p1_cas_n;
assign uspddrphy_interface0_dfi_p1_cs_n = soc_sdram_master_p1_cs_n;
assign uspddrphy_interface0_dfi_p1_ras_n = soc_sdram_master_p1_ras_n;
assign uspddrphy_interface0_dfi_p1_we_n = soc_sdram_master_p1_we_n;
assign uspddrphy_interface0_dfi_p1_cke = soc_sdram_master_p1_cke;
assign uspddrphy_interface0_dfi_p1_odt = soc_sdram_master_p1_odt;
assign uspddrphy_interface0_dfi_p1_reset_n = soc_sdram_master_p1_reset_n;
assign uspddrphy_interface0_dfi_p1_act_n = soc_sdram_master_p1_act_n;
assign uspddrphy_interface0_dfi_p1_wrdata = soc_sdram_master_p1_wrdata;
assign uspddrphy_interface0_dfi_p1_wrdata_en = soc_sdram_master_p1_wrdata_en;
assign uspddrphy_interface0_dfi_p1_wrdata_mask = soc_sdram_master_p1_wrdata_mask;
assign uspddrphy_interface0_dfi_p1_rddata_en = soc_sdram_master_p1_rddata_en;
assign soc_sdram_master_p1_rddata = uspddrphy_interface0_dfi_p1_rddata;
assign soc_sdram_master_p1_rddata_valid = uspddrphy_interface0_dfi_p1_rddata_valid;
assign uspddrphy_interface0_dfi_p2_address = soc_sdram_master_p2_address;
assign uspddrphy_interface0_dfi_p2_bank = soc_sdram_master_p2_bank;
assign uspddrphy_interface0_dfi_p2_cas_n = soc_sdram_master_p2_cas_n;
assign uspddrphy_interface0_dfi_p2_cs_n = soc_sdram_master_p2_cs_n;
assign uspddrphy_interface0_dfi_p2_ras_n = soc_sdram_master_p2_ras_n;
assign uspddrphy_interface0_dfi_p2_we_n = soc_sdram_master_p2_we_n;
assign uspddrphy_interface0_dfi_p2_cke = soc_sdram_master_p2_cke;
assign uspddrphy_interface0_dfi_p2_odt = soc_sdram_master_p2_odt;
assign uspddrphy_interface0_dfi_p2_reset_n = soc_sdram_master_p2_reset_n;
assign uspddrphy_interface0_dfi_p2_act_n = soc_sdram_master_p2_act_n;
assign uspddrphy_interface0_dfi_p2_wrdata = soc_sdram_master_p2_wrdata;
assign uspddrphy_interface0_dfi_p2_wrdata_en = soc_sdram_master_p2_wrdata_en;
assign uspddrphy_interface0_dfi_p2_wrdata_mask = soc_sdram_master_p2_wrdata_mask;
assign uspddrphy_interface0_dfi_p2_rddata_en = soc_sdram_master_p2_rddata_en;
assign soc_sdram_master_p2_rddata = uspddrphy_interface0_dfi_p2_rddata;
assign soc_sdram_master_p2_rddata_valid = uspddrphy_interface0_dfi_p2_rddata_valid;
assign uspddrphy_interface0_dfi_p3_address = soc_sdram_master_p3_address;
assign uspddrphy_interface0_dfi_p3_bank = soc_sdram_master_p3_bank;
assign uspddrphy_interface0_dfi_p3_cas_n = soc_sdram_master_p3_cas_n;
assign uspddrphy_interface0_dfi_p3_cs_n = soc_sdram_master_p3_cs_n;
assign uspddrphy_interface0_dfi_p3_ras_n = soc_sdram_master_p3_ras_n;
assign uspddrphy_interface0_dfi_p3_we_n = soc_sdram_master_p3_we_n;
assign uspddrphy_interface0_dfi_p3_cke = soc_sdram_master_p3_cke;
assign uspddrphy_interface0_dfi_p3_odt = soc_sdram_master_p3_odt;
assign uspddrphy_interface0_dfi_p3_reset_n = soc_sdram_master_p3_reset_n;
assign uspddrphy_interface0_dfi_p3_act_n = soc_sdram_master_p3_act_n;
assign uspddrphy_interface0_dfi_p3_wrdata = soc_sdram_master_p3_wrdata;
assign uspddrphy_interface0_dfi_p3_wrdata_en = soc_sdram_master_p3_wrdata_en;
assign uspddrphy_interface0_dfi_p3_wrdata_mask = soc_sdram_master_p3_wrdata_mask;
assign uspddrphy_interface0_dfi_p3_rddata_en = soc_sdram_master_p3_rddata_en;
assign soc_sdram_master_p3_rddata = uspddrphy_interface0_dfi_p3_rddata;
assign soc_sdram_master_p3_rddata_valid = uspddrphy_interface0_dfi_p3_rddata_valid;
assign soc_sdram_slave_p0_address = soc_sdram_dfi_p0_address;
assign soc_sdram_slave_p0_bank = soc_sdram_dfi_p0_bank;
assign soc_sdram_slave_p0_cas_n = soc_sdram_dfi_p0_cas_n;
assign soc_sdram_slave_p0_cs_n = soc_sdram_dfi_p0_cs_n;
assign soc_sdram_slave_p0_ras_n = soc_sdram_dfi_p0_ras_n;
assign soc_sdram_slave_p0_we_n = soc_sdram_dfi_p0_we_n;
assign soc_sdram_slave_p0_cke = soc_sdram_dfi_p0_cke;
assign soc_sdram_slave_p0_odt = soc_sdram_dfi_p0_odt;
assign soc_sdram_slave_p0_reset_n = soc_sdram_dfi_p0_reset_n;
assign soc_sdram_slave_p0_act_n = soc_sdram_dfi_p0_act_n;
assign soc_sdram_slave_p0_wrdata = soc_sdram_dfi_p0_wrdata;
assign soc_sdram_slave_p0_wrdata_en = soc_sdram_dfi_p0_wrdata_en;
assign soc_sdram_slave_p0_wrdata_mask = soc_sdram_dfi_p0_wrdata_mask;
assign soc_sdram_slave_p0_rddata_en = soc_sdram_dfi_p0_rddata_en;
assign soc_sdram_dfi_p0_rddata = soc_sdram_slave_p0_rddata;
assign soc_sdram_dfi_p0_rddata_valid = soc_sdram_slave_p0_rddata_valid;
assign soc_sdram_slave_p1_address = soc_sdram_dfi_p1_address;
assign soc_sdram_slave_p1_bank = soc_sdram_dfi_p1_bank;
assign soc_sdram_slave_p1_cas_n = soc_sdram_dfi_p1_cas_n;
assign soc_sdram_slave_p1_cs_n = soc_sdram_dfi_p1_cs_n;
assign soc_sdram_slave_p1_ras_n = soc_sdram_dfi_p1_ras_n;
assign soc_sdram_slave_p1_we_n = soc_sdram_dfi_p1_we_n;
assign soc_sdram_slave_p1_cke = soc_sdram_dfi_p1_cke;
assign soc_sdram_slave_p1_odt = soc_sdram_dfi_p1_odt;
assign soc_sdram_slave_p1_reset_n = soc_sdram_dfi_p1_reset_n;
assign soc_sdram_slave_p1_act_n = soc_sdram_dfi_p1_act_n;
assign soc_sdram_slave_p1_wrdata = soc_sdram_dfi_p1_wrdata;
assign soc_sdram_slave_p1_wrdata_en = soc_sdram_dfi_p1_wrdata_en;
assign soc_sdram_slave_p1_wrdata_mask = soc_sdram_dfi_p1_wrdata_mask;
assign soc_sdram_slave_p1_rddata_en = soc_sdram_dfi_p1_rddata_en;
assign soc_sdram_dfi_p1_rddata = soc_sdram_slave_p1_rddata;
assign soc_sdram_dfi_p1_rddata_valid = soc_sdram_slave_p1_rddata_valid;
assign soc_sdram_slave_p2_address = soc_sdram_dfi_p2_address;
assign soc_sdram_slave_p2_bank = soc_sdram_dfi_p2_bank;
assign soc_sdram_slave_p2_cas_n = soc_sdram_dfi_p2_cas_n;
assign soc_sdram_slave_p2_cs_n = soc_sdram_dfi_p2_cs_n;
assign soc_sdram_slave_p2_ras_n = soc_sdram_dfi_p2_ras_n;
assign soc_sdram_slave_p2_we_n = soc_sdram_dfi_p2_we_n;
assign soc_sdram_slave_p2_cke = soc_sdram_dfi_p2_cke;
assign soc_sdram_slave_p2_odt = soc_sdram_dfi_p2_odt;
assign soc_sdram_slave_p2_reset_n = soc_sdram_dfi_p2_reset_n;
assign soc_sdram_slave_p2_act_n = soc_sdram_dfi_p2_act_n;
assign soc_sdram_slave_p2_wrdata = soc_sdram_dfi_p2_wrdata;
assign soc_sdram_slave_p2_wrdata_en = soc_sdram_dfi_p2_wrdata_en;
assign soc_sdram_slave_p2_wrdata_mask = soc_sdram_dfi_p2_wrdata_mask;
assign soc_sdram_slave_p2_rddata_en = soc_sdram_dfi_p2_rddata_en;
assign soc_sdram_dfi_p2_rddata = soc_sdram_slave_p2_rddata;
assign soc_sdram_dfi_p2_rddata_valid = soc_sdram_slave_p2_rddata_valid;
assign soc_sdram_slave_p3_address = soc_sdram_dfi_p3_address;
assign soc_sdram_slave_p3_bank = soc_sdram_dfi_p3_bank;
assign soc_sdram_slave_p3_cas_n = soc_sdram_dfi_p3_cas_n;
assign soc_sdram_slave_p3_cs_n = soc_sdram_dfi_p3_cs_n;
assign soc_sdram_slave_p3_ras_n = soc_sdram_dfi_p3_ras_n;
assign soc_sdram_slave_p3_we_n = soc_sdram_dfi_p3_we_n;
assign soc_sdram_slave_p3_cke = soc_sdram_dfi_p3_cke;
assign soc_sdram_slave_p3_odt = soc_sdram_dfi_p3_odt;
assign soc_sdram_slave_p3_reset_n = soc_sdram_dfi_p3_reset_n;
assign soc_sdram_slave_p3_act_n = soc_sdram_dfi_p3_act_n;
assign soc_sdram_slave_p3_wrdata = soc_sdram_dfi_p3_wrdata;
assign soc_sdram_slave_p3_wrdata_en = soc_sdram_dfi_p3_wrdata_en;
assign soc_sdram_slave_p3_wrdata_mask = soc_sdram_dfi_p3_wrdata_mask;
assign soc_sdram_slave_p3_rddata_en = soc_sdram_dfi_p3_rddata_en;
assign soc_sdram_dfi_p3_rddata = soc_sdram_slave_p3_rddata;
assign soc_sdram_dfi_p3_rddata_valid = soc_sdram_slave_p3_rddata_valid;
always @(*) begin
    soc_sdram_master_p3_rddata_en <= 1'd0;
    soc_sdram_ext_dfi_p2_rddata <= 128'd0;
    soc_sdram_ext_dfi_p2_rddata_valid <= 1'd0;
    soc_sdram_slave_p0_rddata <= 128'd0;
    soc_sdram_slave_p0_rddata_valid <= 1'd0;
    soc_sdram_ext_dfi_p3_rddata <= 128'd0;
    soc_sdram_ext_dfi_p3_rddata_valid <= 1'd0;
    soc_sdram_slave_p1_rddata <= 128'd0;
    soc_sdram_slave_p1_rddata_valid <= 1'd0;
    soc_sdram_csr_dfi_p0_rddata <= 128'd0;
    soc_sdram_csr_dfi_p0_rddata_valid <= 1'd0;
    soc_sdram_slave_p2_rddata <= 128'd0;
    soc_sdram_slave_p2_rddata_valid <= 1'd0;
    soc_sdram_csr_dfi_p1_rddata <= 128'd0;
    soc_sdram_csr_dfi_p1_rddata_valid <= 1'd0;
    soc_sdram_slave_p3_rddata <= 128'd0;
    soc_sdram_slave_p3_rddata_valid <= 1'd0;
    soc_sdram_csr_dfi_p2_rddata <= 128'd0;
    soc_sdram_csr_dfi_p2_rddata_valid <= 1'd0;
    soc_sdram_master_p0_address <= 16'd0;
    soc_sdram_master_p0_bank <= 4'd0;
    soc_sdram_master_p0_cas_n <= 1'd1;
    soc_sdram_master_p0_cs_n <= 1'd1;
    soc_sdram_master_p0_ras_n <= 1'd1;
    soc_sdram_master_p0_we_n <= 1'd1;
    soc_sdram_master_p0_cke <= 1'd0;
    soc_sdram_master_p0_odt <= 1'd0;
    soc_sdram_master_p0_reset_n <= 1'd0;
    soc_sdram_csr_dfi_p3_rddata <= 128'd0;
    soc_sdram_master_p0_act_n <= 1'd1;
    soc_sdram_csr_dfi_p3_rddata_valid <= 1'd0;
    soc_sdram_master_p0_wrdata <= 128'd0;
    soc_sdram_master_p0_wrdata_en <= 1'd0;
    soc_sdram_master_p0_wrdata_mask <= 16'd0;
    soc_sdram_master_p0_rddata_en <= 1'd0;
    soc_sdram_master_p1_address <= 16'd0;
    soc_sdram_master_p1_bank <= 4'd0;
    soc_sdram_master_p1_cas_n <= 1'd1;
    soc_sdram_master_p1_cs_n <= 1'd1;
    soc_sdram_master_p1_ras_n <= 1'd1;
    soc_sdram_master_p1_we_n <= 1'd1;
    soc_sdram_master_p1_cke <= 1'd0;
    soc_sdram_master_p1_odt <= 1'd0;
    soc_sdram_master_p1_reset_n <= 1'd0;
    soc_sdram_master_p1_act_n <= 1'd1;
    soc_sdram_master_p1_wrdata <= 128'd0;
    soc_sdram_master_p1_wrdata_en <= 1'd0;
    soc_sdram_master_p1_wrdata_mask <= 16'd0;
    soc_sdram_master_p1_rddata_en <= 1'd0;
    soc_sdram_master_p2_address <= 16'd0;
    soc_sdram_master_p2_bank <= 4'd0;
    soc_sdram_master_p2_cas_n <= 1'd1;
    soc_sdram_ext_dfi_p0_rddata <= 128'd0;
    soc_sdram_master_p2_cs_n <= 1'd1;
    soc_sdram_ext_dfi_p0_rddata_valid <= 1'd0;
    soc_sdram_master_p2_ras_n <= 1'd1;
    soc_sdram_master_p2_we_n <= 1'd1;
    soc_sdram_master_p2_cke <= 1'd0;
    soc_sdram_master_p2_odt <= 1'd0;
    soc_sdram_master_p2_reset_n <= 1'd0;
    soc_sdram_master_p2_act_n <= 1'd1;
    soc_sdram_master_p2_wrdata <= 128'd0;
    soc_sdram_master_p2_wrdata_en <= 1'd0;
    soc_sdram_master_p2_wrdata_mask <= 16'd0;
    soc_sdram_master_p2_rddata_en <= 1'd0;
    soc_sdram_master_p3_address <= 16'd0;
    soc_sdram_master_p3_bank <= 4'd0;
    soc_sdram_master_p3_cas_n <= 1'd1;
    soc_sdram_ext_dfi_p1_rddata <= 128'd0;
    soc_sdram_master_p3_cs_n <= 1'd1;
    soc_sdram_ext_dfi_p1_rddata_valid <= 1'd0;
    soc_sdram_master_p3_ras_n <= 1'd1;
    soc_sdram_master_p3_we_n <= 1'd1;
    soc_sdram_master_p3_cke <= 1'd0;
    soc_sdram_master_p3_odt <= 1'd0;
    soc_sdram_master_p3_reset_n <= 1'd0;
    soc_sdram_master_p3_act_n <= 1'd1;
    soc_sdram_master_p3_wrdata <= 128'd0;
    soc_sdram_master_p3_wrdata_en <= 1'd0;
    soc_sdram_master_p3_wrdata_mask <= 16'd0;
    if (soc_sdram_sel) begin
        if (soc_sdram_ext_dfi_sel) begin
            soc_sdram_master_p0_address <= soc_sdram_ext_dfi_p0_address;
            soc_sdram_master_p0_bank <= soc_sdram_ext_dfi_p0_bank;
            soc_sdram_master_p0_cas_n <= soc_sdram_ext_dfi_p0_cas_n;
            soc_sdram_master_p0_cs_n <= soc_sdram_ext_dfi_p0_cs_n;
            soc_sdram_master_p0_ras_n <= soc_sdram_ext_dfi_p0_ras_n;
            soc_sdram_master_p0_we_n <= soc_sdram_ext_dfi_p0_we_n;
            soc_sdram_master_p0_cke <= soc_sdram_ext_dfi_p0_cke;
            soc_sdram_master_p0_odt <= soc_sdram_ext_dfi_p0_odt;
            soc_sdram_master_p0_reset_n <= soc_sdram_ext_dfi_p0_reset_n;
            soc_sdram_master_p0_act_n <= soc_sdram_ext_dfi_p0_act_n;
            soc_sdram_master_p0_wrdata <= soc_sdram_ext_dfi_p0_wrdata;
            soc_sdram_master_p0_wrdata_en <= soc_sdram_ext_dfi_p0_wrdata_en;
            soc_sdram_master_p0_wrdata_mask <= soc_sdram_ext_dfi_p0_wrdata_mask;
            soc_sdram_master_p0_rddata_en <= soc_sdram_ext_dfi_p0_rddata_en;
            soc_sdram_ext_dfi_p0_rddata <= soc_sdram_master_p0_rddata;
            soc_sdram_ext_dfi_p0_rddata_valid <= soc_sdram_master_p0_rddata_valid;
            soc_sdram_master_p1_address <= soc_sdram_ext_dfi_p1_address;
            soc_sdram_master_p1_bank <= soc_sdram_ext_dfi_p1_bank;
            soc_sdram_master_p1_cas_n <= soc_sdram_ext_dfi_p1_cas_n;
            soc_sdram_master_p1_cs_n <= soc_sdram_ext_dfi_p1_cs_n;
            soc_sdram_master_p1_ras_n <= soc_sdram_ext_dfi_p1_ras_n;
            soc_sdram_master_p1_we_n <= soc_sdram_ext_dfi_p1_we_n;
            soc_sdram_master_p1_cke <= soc_sdram_ext_dfi_p1_cke;
            soc_sdram_master_p1_odt <= soc_sdram_ext_dfi_p1_odt;
            soc_sdram_master_p1_reset_n <= soc_sdram_ext_dfi_p1_reset_n;
            soc_sdram_master_p1_act_n <= soc_sdram_ext_dfi_p1_act_n;
            soc_sdram_master_p1_wrdata <= soc_sdram_ext_dfi_p1_wrdata;
            soc_sdram_master_p1_wrdata_en <= soc_sdram_ext_dfi_p1_wrdata_en;
            soc_sdram_master_p1_wrdata_mask <= soc_sdram_ext_dfi_p1_wrdata_mask;
            soc_sdram_master_p1_rddata_en <= soc_sdram_ext_dfi_p1_rddata_en;
            soc_sdram_ext_dfi_p1_rddata <= soc_sdram_master_p1_rddata;
            soc_sdram_ext_dfi_p1_rddata_valid <= soc_sdram_master_p1_rddata_valid;
            soc_sdram_master_p2_address <= soc_sdram_ext_dfi_p2_address;
            soc_sdram_master_p2_bank <= soc_sdram_ext_dfi_p2_bank;
            soc_sdram_master_p2_cas_n <= soc_sdram_ext_dfi_p2_cas_n;
            soc_sdram_master_p2_cs_n <= soc_sdram_ext_dfi_p2_cs_n;
            soc_sdram_master_p2_ras_n <= soc_sdram_ext_dfi_p2_ras_n;
            soc_sdram_master_p2_we_n <= soc_sdram_ext_dfi_p2_we_n;
            soc_sdram_master_p2_cke <= soc_sdram_ext_dfi_p2_cke;
            soc_sdram_master_p2_odt <= soc_sdram_ext_dfi_p2_odt;
            soc_sdram_master_p2_reset_n <= soc_sdram_ext_dfi_p2_reset_n;
            soc_sdram_master_p2_act_n <= soc_sdram_ext_dfi_p2_act_n;
            soc_sdram_master_p2_wrdata <= soc_sdram_ext_dfi_p2_wrdata;
            soc_sdram_master_p2_wrdata_en <= soc_sdram_ext_dfi_p2_wrdata_en;
            soc_sdram_master_p2_wrdata_mask <= soc_sdram_ext_dfi_p2_wrdata_mask;
            soc_sdram_master_p2_rddata_en <= soc_sdram_ext_dfi_p2_rddata_en;
            soc_sdram_ext_dfi_p2_rddata <= soc_sdram_master_p2_rddata;
            soc_sdram_ext_dfi_p2_rddata_valid <= soc_sdram_master_p2_rddata_valid;
            soc_sdram_master_p3_address <= soc_sdram_ext_dfi_p3_address;
            soc_sdram_master_p3_bank <= soc_sdram_ext_dfi_p3_bank;
            soc_sdram_master_p3_cas_n <= soc_sdram_ext_dfi_p3_cas_n;
            soc_sdram_master_p3_cs_n <= soc_sdram_ext_dfi_p3_cs_n;
            soc_sdram_master_p3_ras_n <= soc_sdram_ext_dfi_p3_ras_n;
            soc_sdram_master_p3_we_n <= soc_sdram_ext_dfi_p3_we_n;
            soc_sdram_master_p3_cke <= soc_sdram_ext_dfi_p3_cke;
            soc_sdram_master_p3_odt <= soc_sdram_ext_dfi_p3_odt;
            soc_sdram_master_p3_reset_n <= soc_sdram_ext_dfi_p3_reset_n;
            soc_sdram_master_p3_act_n <= soc_sdram_ext_dfi_p3_act_n;
            soc_sdram_master_p3_wrdata <= soc_sdram_ext_dfi_p3_wrdata;
            soc_sdram_master_p3_wrdata_en <= soc_sdram_ext_dfi_p3_wrdata_en;
            soc_sdram_master_p3_wrdata_mask <= soc_sdram_ext_dfi_p3_wrdata_mask;
            soc_sdram_master_p3_rddata_en <= soc_sdram_ext_dfi_p3_rddata_en;
            soc_sdram_ext_dfi_p3_rddata <= soc_sdram_master_p3_rddata;
            soc_sdram_ext_dfi_p3_rddata_valid <= soc_sdram_master_p3_rddata_valid;
        end else begin
            soc_sdram_master_p0_address <= soc_sdram_slave_p0_address;
            soc_sdram_master_p0_bank <= soc_sdram_slave_p0_bank;
            soc_sdram_master_p0_cas_n <= soc_sdram_slave_p0_cas_n;
            soc_sdram_master_p0_cs_n <= soc_sdram_slave_p0_cs_n;
            soc_sdram_master_p0_ras_n <= soc_sdram_slave_p0_ras_n;
            soc_sdram_master_p0_we_n <= soc_sdram_slave_p0_we_n;
            soc_sdram_master_p0_cke <= soc_sdram_slave_p0_cke;
            soc_sdram_master_p0_odt <= soc_sdram_slave_p0_odt;
            soc_sdram_master_p0_reset_n <= soc_sdram_slave_p0_reset_n;
            soc_sdram_master_p0_act_n <= soc_sdram_slave_p0_act_n;
            soc_sdram_master_p0_wrdata <= soc_sdram_slave_p0_wrdata;
            soc_sdram_master_p0_wrdata_en <= soc_sdram_slave_p0_wrdata_en;
            soc_sdram_master_p0_wrdata_mask <= soc_sdram_slave_p0_wrdata_mask;
            soc_sdram_master_p0_rddata_en <= soc_sdram_slave_p0_rddata_en;
            soc_sdram_slave_p0_rddata <= soc_sdram_master_p0_rddata;
            soc_sdram_slave_p0_rddata_valid <= soc_sdram_master_p0_rddata_valid;
            soc_sdram_master_p1_address <= soc_sdram_slave_p1_address;
            soc_sdram_master_p1_bank <= soc_sdram_slave_p1_bank;
            soc_sdram_master_p1_cas_n <= soc_sdram_slave_p1_cas_n;
            soc_sdram_master_p1_cs_n <= soc_sdram_slave_p1_cs_n;
            soc_sdram_master_p1_ras_n <= soc_sdram_slave_p1_ras_n;
            soc_sdram_master_p1_we_n <= soc_sdram_slave_p1_we_n;
            soc_sdram_master_p1_cke <= soc_sdram_slave_p1_cke;
            soc_sdram_master_p1_odt <= soc_sdram_slave_p1_odt;
            soc_sdram_master_p1_reset_n <= soc_sdram_slave_p1_reset_n;
            soc_sdram_master_p1_act_n <= soc_sdram_slave_p1_act_n;
            soc_sdram_master_p1_wrdata <= soc_sdram_slave_p1_wrdata;
            soc_sdram_master_p1_wrdata_en <= soc_sdram_slave_p1_wrdata_en;
            soc_sdram_master_p1_wrdata_mask <= soc_sdram_slave_p1_wrdata_mask;
            soc_sdram_master_p1_rddata_en <= soc_sdram_slave_p1_rddata_en;
            soc_sdram_slave_p1_rddata <= soc_sdram_master_p1_rddata;
            soc_sdram_slave_p1_rddata_valid <= soc_sdram_master_p1_rddata_valid;
            soc_sdram_master_p2_address <= soc_sdram_slave_p2_address;
            soc_sdram_master_p2_bank <= soc_sdram_slave_p2_bank;
            soc_sdram_master_p2_cas_n <= soc_sdram_slave_p2_cas_n;
            soc_sdram_master_p2_cs_n <= soc_sdram_slave_p2_cs_n;
            soc_sdram_master_p2_ras_n <= soc_sdram_slave_p2_ras_n;
            soc_sdram_master_p2_we_n <= soc_sdram_slave_p2_we_n;
            soc_sdram_master_p2_cke <= soc_sdram_slave_p2_cke;
            soc_sdram_master_p2_odt <= soc_sdram_slave_p2_odt;
            soc_sdram_master_p2_reset_n <= soc_sdram_slave_p2_reset_n;
            soc_sdram_master_p2_act_n <= soc_sdram_slave_p2_act_n;
            soc_sdram_master_p2_wrdata <= soc_sdram_slave_p2_wrdata;
            soc_sdram_master_p2_wrdata_en <= soc_sdram_slave_p2_wrdata_en;
            soc_sdram_master_p2_wrdata_mask <= soc_sdram_slave_p2_wrdata_mask;
            soc_sdram_master_p2_rddata_en <= soc_sdram_slave_p2_rddata_en;
            soc_sdram_slave_p2_rddata <= soc_sdram_master_p2_rddata;
            soc_sdram_slave_p2_rddata_valid <= soc_sdram_master_p2_rddata_valid;
            soc_sdram_master_p3_address <= soc_sdram_slave_p3_address;
            soc_sdram_master_p3_bank <= soc_sdram_slave_p3_bank;
            soc_sdram_master_p3_cas_n <= soc_sdram_slave_p3_cas_n;
            soc_sdram_master_p3_cs_n <= soc_sdram_slave_p3_cs_n;
            soc_sdram_master_p3_ras_n <= soc_sdram_slave_p3_ras_n;
            soc_sdram_master_p3_we_n <= soc_sdram_slave_p3_we_n;
            soc_sdram_master_p3_cke <= soc_sdram_slave_p3_cke;
            soc_sdram_master_p3_odt <= soc_sdram_slave_p3_odt;
            soc_sdram_master_p3_reset_n <= soc_sdram_slave_p3_reset_n;
            soc_sdram_master_p3_act_n <= soc_sdram_slave_p3_act_n;
            soc_sdram_master_p3_wrdata <= soc_sdram_slave_p3_wrdata;
            soc_sdram_master_p3_wrdata_en <= soc_sdram_slave_p3_wrdata_en;
            soc_sdram_master_p3_wrdata_mask <= soc_sdram_slave_p3_wrdata_mask;
            soc_sdram_master_p3_rddata_en <= soc_sdram_slave_p3_rddata_en;
            soc_sdram_slave_p3_rddata <= soc_sdram_master_p3_rddata;
            soc_sdram_slave_p3_rddata_valid <= soc_sdram_master_p3_rddata_valid;
        end
    end else begin
        soc_sdram_master_p0_address <= soc_sdram_csr_dfi_p0_address;
        soc_sdram_master_p0_bank <= soc_sdram_csr_dfi_p0_bank;
        soc_sdram_master_p0_cas_n <= soc_sdram_csr_dfi_p0_cas_n;
        soc_sdram_master_p0_cs_n <= soc_sdram_csr_dfi_p0_cs_n;
        soc_sdram_master_p0_ras_n <= soc_sdram_csr_dfi_p0_ras_n;
        soc_sdram_master_p0_we_n <= soc_sdram_csr_dfi_p0_we_n;
        soc_sdram_master_p0_cke <= soc_sdram_csr_dfi_p0_cke;
        soc_sdram_master_p0_odt <= soc_sdram_csr_dfi_p0_odt;
        soc_sdram_master_p0_reset_n <= soc_sdram_csr_dfi_p0_reset_n;
        soc_sdram_master_p0_act_n <= soc_sdram_csr_dfi_p0_act_n;
        soc_sdram_master_p0_wrdata <= soc_sdram_csr_dfi_p0_wrdata;
        soc_sdram_master_p0_wrdata_en <= soc_sdram_csr_dfi_p0_wrdata_en;
        soc_sdram_master_p0_wrdata_mask <= soc_sdram_csr_dfi_p0_wrdata_mask;
        soc_sdram_master_p0_rddata_en <= soc_sdram_csr_dfi_p0_rddata_en;
        soc_sdram_csr_dfi_p0_rddata <= soc_sdram_master_p0_rddata;
        soc_sdram_csr_dfi_p0_rddata_valid <= soc_sdram_master_p0_rddata_valid;
        soc_sdram_master_p1_address <= soc_sdram_csr_dfi_p1_address;
        soc_sdram_master_p1_bank <= soc_sdram_csr_dfi_p1_bank;
        soc_sdram_master_p1_cas_n <= soc_sdram_csr_dfi_p1_cas_n;
        soc_sdram_master_p1_cs_n <= soc_sdram_csr_dfi_p1_cs_n;
        soc_sdram_master_p1_ras_n <= soc_sdram_csr_dfi_p1_ras_n;
        soc_sdram_master_p1_we_n <= soc_sdram_csr_dfi_p1_we_n;
        soc_sdram_master_p1_cke <= soc_sdram_csr_dfi_p1_cke;
        soc_sdram_master_p1_odt <= soc_sdram_csr_dfi_p1_odt;
        soc_sdram_master_p1_reset_n <= soc_sdram_csr_dfi_p1_reset_n;
        soc_sdram_master_p1_act_n <= soc_sdram_csr_dfi_p1_act_n;
        soc_sdram_master_p1_wrdata <= soc_sdram_csr_dfi_p1_wrdata;
        soc_sdram_master_p1_wrdata_en <= soc_sdram_csr_dfi_p1_wrdata_en;
        soc_sdram_master_p1_wrdata_mask <= soc_sdram_csr_dfi_p1_wrdata_mask;
        soc_sdram_master_p1_rddata_en <= soc_sdram_csr_dfi_p1_rddata_en;
        soc_sdram_csr_dfi_p1_rddata <= soc_sdram_master_p1_rddata;
        soc_sdram_csr_dfi_p1_rddata_valid <= soc_sdram_master_p1_rddata_valid;
        soc_sdram_master_p2_address <= soc_sdram_csr_dfi_p2_address;
        soc_sdram_master_p2_bank <= soc_sdram_csr_dfi_p2_bank;
        soc_sdram_master_p2_cas_n <= soc_sdram_csr_dfi_p2_cas_n;
        soc_sdram_master_p2_cs_n <= soc_sdram_csr_dfi_p2_cs_n;
        soc_sdram_master_p2_ras_n <= soc_sdram_csr_dfi_p2_ras_n;
        soc_sdram_master_p2_we_n <= soc_sdram_csr_dfi_p2_we_n;
        soc_sdram_master_p2_cke <= soc_sdram_csr_dfi_p2_cke;
        soc_sdram_master_p2_odt <= soc_sdram_csr_dfi_p2_odt;
        soc_sdram_master_p2_reset_n <= soc_sdram_csr_dfi_p2_reset_n;
        soc_sdram_master_p2_act_n <= soc_sdram_csr_dfi_p2_act_n;
        soc_sdram_master_p2_wrdata <= soc_sdram_csr_dfi_p2_wrdata;
        soc_sdram_master_p2_wrdata_en <= soc_sdram_csr_dfi_p2_wrdata_en;
        soc_sdram_master_p2_wrdata_mask <= soc_sdram_csr_dfi_p2_wrdata_mask;
        soc_sdram_master_p2_rddata_en <= soc_sdram_csr_dfi_p2_rddata_en;
        soc_sdram_csr_dfi_p2_rddata <= soc_sdram_master_p2_rddata;
        soc_sdram_csr_dfi_p2_rddata_valid <= soc_sdram_master_p2_rddata_valid;
        soc_sdram_master_p3_address <= soc_sdram_csr_dfi_p3_address;
        soc_sdram_master_p3_bank <= soc_sdram_csr_dfi_p3_bank;
        soc_sdram_master_p3_cas_n <= soc_sdram_csr_dfi_p3_cas_n;
        soc_sdram_master_p3_cs_n <= soc_sdram_csr_dfi_p3_cs_n;
        soc_sdram_master_p3_ras_n <= soc_sdram_csr_dfi_p3_ras_n;
        soc_sdram_master_p3_we_n <= soc_sdram_csr_dfi_p3_we_n;
        soc_sdram_master_p3_cke <= soc_sdram_csr_dfi_p3_cke;
        soc_sdram_master_p3_odt <= soc_sdram_csr_dfi_p3_odt;
        soc_sdram_master_p3_reset_n <= soc_sdram_csr_dfi_p3_reset_n;
        soc_sdram_master_p3_act_n <= soc_sdram_csr_dfi_p3_act_n;
        soc_sdram_master_p3_wrdata <= soc_sdram_csr_dfi_p3_wrdata;
        soc_sdram_master_p3_wrdata_en <= soc_sdram_csr_dfi_p3_wrdata_en;
        soc_sdram_master_p3_wrdata_mask <= soc_sdram_csr_dfi_p3_wrdata_mask;
        soc_sdram_master_p3_rddata_en <= soc_sdram_csr_dfi_p3_rddata_en;
        soc_sdram_csr_dfi_p3_rddata <= soc_sdram_master_p3_rddata;
        soc_sdram_csr_dfi_p3_rddata_valid <= soc_sdram_master_p3_rddata_valid;
    end
end
assign soc_sdram_csr_dfi_p0_cke = soc_sdram_cke;
assign soc_sdram_csr_dfi_p1_cke = soc_sdram_cke;
assign soc_sdram_csr_dfi_p2_cke = soc_sdram_cke;
assign soc_sdram_csr_dfi_p3_cke = soc_sdram_cke;
assign soc_sdram_csr_dfi_p0_odt = soc_sdram_odt;
assign soc_sdram_csr_dfi_p1_odt = soc_sdram_odt;
assign soc_sdram_csr_dfi_p2_odt = soc_sdram_odt;
assign soc_sdram_csr_dfi_p3_odt = soc_sdram_odt;
assign soc_sdram_csr_dfi_p0_reset_n = soc_sdram_reset_n;
assign soc_sdram_csr_dfi_p1_reset_n = soc_sdram_reset_n;
assign soc_sdram_csr_dfi_p2_reset_n = soc_sdram_reset_n;
assign soc_sdram_csr_dfi_p3_reset_n = soc_sdram_reset_n;
always @(*) begin
    soc_sdram_csr_dfi_p0_cs_n <= 1'd1;
    soc_sdram_csr_dfi_p0_ras_n <= 1'd1;
    soc_sdram_csr_dfi_p0_we_n <= 1'd1;
    soc_sdram_csr_dfi_p0_cas_n <= 1'd1;
    if (soc_sdram_phaseinjector0_command_issue_re) begin
        soc_sdram_csr_dfi_p0_cs_n <= {1{(~soc_sdram_phaseinjector0_csrfield_cs)}};
        soc_sdram_csr_dfi_p0_we_n <= (~soc_sdram_phaseinjector0_csrfield_we);
        soc_sdram_csr_dfi_p0_cas_n <= (~soc_sdram_phaseinjector0_csrfield_cas);
        soc_sdram_csr_dfi_p0_ras_n <= (~soc_sdram_phaseinjector0_csrfield_ras);
    end else begin
        soc_sdram_csr_dfi_p0_cs_n <= {1{1'd1}};
        soc_sdram_csr_dfi_p0_we_n <= 1'd1;
        soc_sdram_csr_dfi_p0_cas_n <= 1'd1;
        soc_sdram_csr_dfi_p0_ras_n <= 1'd1;
    end
end
assign soc_sdram_csr_dfi_p0_address = soc_sdram_phaseinjector0_address_storage;
assign soc_sdram_csr_dfi_p0_bank = soc_sdram_phaseinjector0_baddress_storage;
assign soc_sdram_csr_dfi_p0_wrdata_en = (soc_sdram_phaseinjector0_command_issue_re & soc_sdram_phaseinjector0_csrfield_wren);
assign soc_sdram_csr_dfi_p0_rddata_en = (soc_sdram_phaseinjector0_command_issue_re & soc_sdram_phaseinjector0_csrfield_rden);
assign soc_sdram_csr_dfi_p0_wrdata = soc_sdram_phaseinjector0_wrdata_storage;
assign soc_sdram_csr_dfi_p0_wrdata_mask = 1'd0;
always @(*) begin
    soc_sdram_csr_dfi_p1_cs_n <= 1'd1;
    soc_sdram_csr_dfi_p1_ras_n <= 1'd1;
    soc_sdram_csr_dfi_p1_we_n <= 1'd1;
    soc_sdram_csr_dfi_p1_cas_n <= 1'd1;
    if (soc_sdram_phaseinjector1_command_issue_re) begin
        soc_sdram_csr_dfi_p1_cs_n <= {1{(~soc_sdram_phaseinjector1_csrfield_cs)}};
        soc_sdram_csr_dfi_p1_we_n <= (~soc_sdram_phaseinjector1_csrfield_we);
        soc_sdram_csr_dfi_p1_cas_n <= (~soc_sdram_phaseinjector1_csrfield_cas);
        soc_sdram_csr_dfi_p1_ras_n <= (~soc_sdram_phaseinjector1_csrfield_ras);
    end else begin
        soc_sdram_csr_dfi_p1_cs_n <= {1{1'd1}};
        soc_sdram_csr_dfi_p1_we_n <= 1'd1;
        soc_sdram_csr_dfi_p1_cas_n <= 1'd1;
        soc_sdram_csr_dfi_p1_ras_n <= 1'd1;
    end
end
assign soc_sdram_csr_dfi_p1_address = soc_sdram_phaseinjector1_address_storage;
assign soc_sdram_csr_dfi_p1_bank = soc_sdram_phaseinjector1_baddress_storage;
assign soc_sdram_csr_dfi_p1_wrdata_en = (soc_sdram_phaseinjector1_command_issue_re & soc_sdram_phaseinjector1_csrfield_wren);
assign soc_sdram_csr_dfi_p1_rddata_en = (soc_sdram_phaseinjector1_command_issue_re & soc_sdram_phaseinjector1_csrfield_rden);
assign soc_sdram_csr_dfi_p1_wrdata = soc_sdram_phaseinjector1_wrdata_storage;
assign soc_sdram_csr_dfi_p1_wrdata_mask = 1'd0;
always @(*) begin
    soc_sdram_csr_dfi_p2_cs_n <= 1'd1;
    soc_sdram_csr_dfi_p2_ras_n <= 1'd1;
    soc_sdram_csr_dfi_p2_we_n <= 1'd1;
    soc_sdram_csr_dfi_p2_cas_n <= 1'd1;
    if (soc_sdram_phaseinjector2_command_issue_re) begin
        soc_sdram_csr_dfi_p2_cs_n <= {1{(~soc_sdram_phaseinjector2_csrfield_cs)}};
        soc_sdram_csr_dfi_p2_we_n <= (~soc_sdram_phaseinjector2_csrfield_we);
        soc_sdram_csr_dfi_p2_cas_n <= (~soc_sdram_phaseinjector2_csrfield_cas);
        soc_sdram_csr_dfi_p2_ras_n <= (~soc_sdram_phaseinjector2_csrfield_ras);
    end else begin
        soc_sdram_csr_dfi_p2_cs_n <= {1{1'd1}};
        soc_sdram_csr_dfi_p2_we_n <= 1'd1;
        soc_sdram_csr_dfi_p2_cas_n <= 1'd1;
        soc_sdram_csr_dfi_p2_ras_n <= 1'd1;
    end
end
assign soc_sdram_csr_dfi_p2_address = soc_sdram_phaseinjector2_address_storage;
assign soc_sdram_csr_dfi_p2_bank = soc_sdram_phaseinjector2_baddress_storage;
assign soc_sdram_csr_dfi_p2_wrdata_en = (soc_sdram_phaseinjector2_command_issue_re & soc_sdram_phaseinjector2_csrfield_wren);
assign soc_sdram_csr_dfi_p2_rddata_en = (soc_sdram_phaseinjector2_command_issue_re & soc_sdram_phaseinjector2_csrfield_rden);
assign soc_sdram_csr_dfi_p2_wrdata = soc_sdram_phaseinjector2_wrdata_storage;
assign soc_sdram_csr_dfi_p2_wrdata_mask = 1'd0;
always @(*) begin
    soc_sdram_csr_dfi_p3_cs_n <= 1'd1;
    soc_sdram_csr_dfi_p3_ras_n <= 1'd1;
    soc_sdram_csr_dfi_p3_we_n <= 1'd1;
    soc_sdram_csr_dfi_p3_cas_n <= 1'd1;
    if (soc_sdram_phaseinjector3_command_issue_re) begin
        soc_sdram_csr_dfi_p3_cs_n <= {1{(~soc_sdram_phaseinjector3_csrfield_cs)}};
        soc_sdram_csr_dfi_p3_we_n <= (~soc_sdram_phaseinjector3_csrfield_we);
        soc_sdram_csr_dfi_p3_cas_n <= (~soc_sdram_phaseinjector3_csrfield_cas);
        soc_sdram_csr_dfi_p3_ras_n <= (~soc_sdram_phaseinjector3_csrfield_ras);
    end else begin
        soc_sdram_csr_dfi_p3_cs_n <= {1{1'd1}};
        soc_sdram_csr_dfi_p3_we_n <= 1'd1;
        soc_sdram_csr_dfi_p3_cas_n <= 1'd1;
        soc_sdram_csr_dfi_p3_ras_n <= 1'd1;
    end
end
assign soc_sdram_csr_dfi_p3_address = soc_sdram_phaseinjector3_address_storage;
assign soc_sdram_csr_dfi_p3_bank = soc_sdram_phaseinjector3_baddress_storage;
assign soc_sdram_csr_dfi_p3_wrdata_en = (soc_sdram_phaseinjector3_command_issue_re & soc_sdram_phaseinjector3_csrfield_wren);
assign soc_sdram_csr_dfi_p3_rddata_en = (soc_sdram_phaseinjector3_command_issue_re & soc_sdram_phaseinjector3_csrfield_rden);
assign soc_sdram_csr_dfi_p3_wrdata = soc_sdram_phaseinjector3_wrdata_storage;
assign soc_sdram_csr_dfi_p3_wrdata_mask = 1'd0;
assign soc_sdram_bankmachine0_req_valid = soc_sdram_interface_bank0_valid;
assign soc_sdram_interface_bank0_ready = soc_sdram_bankmachine0_req_ready;
assign soc_sdram_bankmachine0_req_we = soc_sdram_interface_bank0_we;
assign soc_sdram_bankmachine0_req_addr = soc_sdram_interface_bank0_addr;
assign soc_sdram_interface_bank0_lock = soc_sdram_bankmachine0_req_lock;
assign soc_sdram_interface_bank0_wdata_ready = soc_sdram_bankmachine0_req_wdata_ready;
assign soc_sdram_interface_bank0_rdata_valid = soc_sdram_bankmachine0_req_rdata_valid;
assign soc_sdram_bankmachine1_req_valid = soc_sdram_interface_bank1_valid;
assign soc_sdram_interface_bank1_ready = soc_sdram_bankmachine1_req_ready;
assign soc_sdram_bankmachine1_req_we = soc_sdram_interface_bank1_we;
assign soc_sdram_bankmachine1_req_addr = soc_sdram_interface_bank1_addr;
assign soc_sdram_interface_bank1_lock = soc_sdram_bankmachine1_req_lock;
assign soc_sdram_interface_bank1_wdata_ready = soc_sdram_bankmachine1_req_wdata_ready;
assign soc_sdram_interface_bank1_rdata_valid = soc_sdram_bankmachine1_req_rdata_valid;
assign soc_sdram_bankmachine2_req_valid = soc_sdram_interface_bank2_valid;
assign soc_sdram_interface_bank2_ready = soc_sdram_bankmachine2_req_ready;
assign soc_sdram_bankmachine2_req_we = soc_sdram_interface_bank2_we;
assign soc_sdram_bankmachine2_req_addr = soc_sdram_interface_bank2_addr;
assign soc_sdram_interface_bank2_lock = soc_sdram_bankmachine2_req_lock;
assign soc_sdram_interface_bank2_wdata_ready = soc_sdram_bankmachine2_req_wdata_ready;
assign soc_sdram_interface_bank2_rdata_valid = soc_sdram_bankmachine2_req_rdata_valid;
assign soc_sdram_bankmachine3_req_valid = soc_sdram_interface_bank3_valid;
assign soc_sdram_interface_bank3_ready = soc_sdram_bankmachine3_req_ready;
assign soc_sdram_bankmachine3_req_we = soc_sdram_interface_bank3_we;
assign soc_sdram_bankmachine3_req_addr = soc_sdram_interface_bank3_addr;
assign soc_sdram_interface_bank3_lock = soc_sdram_bankmachine3_req_lock;
assign soc_sdram_interface_bank3_wdata_ready = soc_sdram_bankmachine3_req_wdata_ready;
assign soc_sdram_interface_bank3_rdata_valid = soc_sdram_bankmachine3_req_rdata_valid;
assign soc_sdram_bankmachine4_req_valid = soc_sdram_interface_bank4_valid;
assign soc_sdram_interface_bank4_ready = soc_sdram_bankmachine4_req_ready;
assign soc_sdram_bankmachine4_req_we = soc_sdram_interface_bank4_we;
assign soc_sdram_bankmachine4_req_addr = soc_sdram_interface_bank4_addr;
assign soc_sdram_interface_bank4_lock = soc_sdram_bankmachine4_req_lock;
assign soc_sdram_interface_bank4_wdata_ready = soc_sdram_bankmachine4_req_wdata_ready;
assign soc_sdram_interface_bank4_rdata_valid = soc_sdram_bankmachine4_req_rdata_valid;
assign soc_sdram_bankmachine5_req_valid = soc_sdram_interface_bank5_valid;
assign soc_sdram_interface_bank5_ready = soc_sdram_bankmachine5_req_ready;
assign soc_sdram_bankmachine5_req_we = soc_sdram_interface_bank5_we;
assign soc_sdram_bankmachine5_req_addr = soc_sdram_interface_bank5_addr;
assign soc_sdram_interface_bank5_lock = soc_sdram_bankmachine5_req_lock;
assign soc_sdram_interface_bank5_wdata_ready = soc_sdram_bankmachine5_req_wdata_ready;
assign soc_sdram_interface_bank5_rdata_valid = soc_sdram_bankmachine5_req_rdata_valid;
assign soc_sdram_bankmachine6_req_valid = soc_sdram_interface_bank6_valid;
assign soc_sdram_interface_bank6_ready = soc_sdram_bankmachine6_req_ready;
assign soc_sdram_bankmachine6_req_we = soc_sdram_interface_bank6_we;
assign soc_sdram_bankmachine6_req_addr = soc_sdram_interface_bank6_addr;
assign soc_sdram_interface_bank6_lock = soc_sdram_bankmachine6_req_lock;
assign soc_sdram_interface_bank6_wdata_ready = soc_sdram_bankmachine6_req_wdata_ready;
assign soc_sdram_interface_bank6_rdata_valid = soc_sdram_bankmachine6_req_rdata_valid;
assign soc_sdram_bankmachine7_req_valid = soc_sdram_interface_bank7_valid;
assign soc_sdram_interface_bank7_ready = soc_sdram_bankmachine7_req_ready;
assign soc_sdram_bankmachine7_req_we = soc_sdram_interface_bank7_we;
assign soc_sdram_bankmachine7_req_addr = soc_sdram_interface_bank7_addr;
assign soc_sdram_interface_bank7_lock = soc_sdram_bankmachine7_req_lock;
assign soc_sdram_interface_bank7_wdata_ready = soc_sdram_bankmachine7_req_wdata_ready;
assign soc_sdram_interface_bank7_rdata_valid = soc_sdram_bankmachine7_req_rdata_valid;
assign soc_sdram_bankmachine8_req_valid = soc_sdram_interface_bank8_valid;
assign soc_sdram_interface_bank8_ready = soc_sdram_bankmachine8_req_ready;
assign soc_sdram_bankmachine8_req_we = soc_sdram_interface_bank8_we;
assign soc_sdram_bankmachine8_req_addr = soc_sdram_interface_bank8_addr;
assign soc_sdram_interface_bank8_lock = soc_sdram_bankmachine8_req_lock;
assign soc_sdram_interface_bank8_wdata_ready = soc_sdram_bankmachine8_req_wdata_ready;
assign soc_sdram_interface_bank8_rdata_valid = soc_sdram_bankmachine8_req_rdata_valid;
assign soc_sdram_bankmachine9_req_valid = soc_sdram_interface_bank9_valid;
assign soc_sdram_interface_bank9_ready = soc_sdram_bankmachine9_req_ready;
assign soc_sdram_bankmachine9_req_we = soc_sdram_interface_bank9_we;
assign soc_sdram_bankmachine9_req_addr = soc_sdram_interface_bank9_addr;
assign soc_sdram_interface_bank9_lock = soc_sdram_bankmachine9_req_lock;
assign soc_sdram_interface_bank9_wdata_ready = soc_sdram_bankmachine9_req_wdata_ready;
assign soc_sdram_interface_bank9_rdata_valid = soc_sdram_bankmachine9_req_rdata_valid;
assign soc_sdram_bankmachine10_req_valid = soc_sdram_interface_bank10_valid;
assign soc_sdram_interface_bank10_ready = soc_sdram_bankmachine10_req_ready;
assign soc_sdram_bankmachine10_req_we = soc_sdram_interface_bank10_we;
assign soc_sdram_bankmachine10_req_addr = soc_sdram_interface_bank10_addr;
assign soc_sdram_interface_bank10_lock = soc_sdram_bankmachine10_req_lock;
assign soc_sdram_interface_bank10_wdata_ready = soc_sdram_bankmachine10_req_wdata_ready;
assign soc_sdram_interface_bank10_rdata_valid = soc_sdram_bankmachine10_req_rdata_valid;
assign soc_sdram_bankmachine11_req_valid = soc_sdram_interface_bank11_valid;
assign soc_sdram_interface_bank11_ready = soc_sdram_bankmachine11_req_ready;
assign soc_sdram_bankmachine11_req_we = soc_sdram_interface_bank11_we;
assign soc_sdram_bankmachine11_req_addr = soc_sdram_interface_bank11_addr;
assign soc_sdram_interface_bank11_lock = soc_sdram_bankmachine11_req_lock;
assign soc_sdram_interface_bank11_wdata_ready = soc_sdram_bankmachine11_req_wdata_ready;
assign soc_sdram_interface_bank11_rdata_valid = soc_sdram_bankmachine11_req_rdata_valid;
assign soc_sdram_bankmachine12_req_valid = soc_sdram_interface_bank12_valid;
assign soc_sdram_interface_bank12_ready = soc_sdram_bankmachine12_req_ready;
assign soc_sdram_bankmachine12_req_we = soc_sdram_interface_bank12_we;
assign soc_sdram_bankmachine12_req_addr = soc_sdram_interface_bank12_addr;
assign soc_sdram_interface_bank12_lock = soc_sdram_bankmachine12_req_lock;
assign soc_sdram_interface_bank12_wdata_ready = soc_sdram_bankmachine12_req_wdata_ready;
assign soc_sdram_interface_bank12_rdata_valid = soc_sdram_bankmachine12_req_rdata_valid;
assign soc_sdram_bankmachine13_req_valid = soc_sdram_interface_bank13_valid;
assign soc_sdram_interface_bank13_ready = soc_sdram_bankmachine13_req_ready;
assign soc_sdram_bankmachine13_req_we = soc_sdram_interface_bank13_we;
assign soc_sdram_bankmachine13_req_addr = soc_sdram_interface_bank13_addr;
assign soc_sdram_interface_bank13_lock = soc_sdram_bankmachine13_req_lock;
assign soc_sdram_interface_bank13_wdata_ready = soc_sdram_bankmachine13_req_wdata_ready;
assign soc_sdram_interface_bank13_rdata_valid = soc_sdram_bankmachine13_req_rdata_valid;
assign soc_sdram_bankmachine14_req_valid = soc_sdram_interface_bank14_valid;
assign soc_sdram_interface_bank14_ready = soc_sdram_bankmachine14_req_ready;
assign soc_sdram_bankmachine14_req_we = soc_sdram_interface_bank14_we;
assign soc_sdram_bankmachine14_req_addr = soc_sdram_interface_bank14_addr;
assign soc_sdram_interface_bank14_lock = soc_sdram_bankmachine14_req_lock;
assign soc_sdram_interface_bank14_wdata_ready = soc_sdram_bankmachine14_req_wdata_ready;
assign soc_sdram_interface_bank14_rdata_valid = soc_sdram_bankmachine14_req_rdata_valid;
assign soc_sdram_bankmachine15_req_valid = soc_sdram_interface_bank15_valid;
assign soc_sdram_interface_bank15_ready = soc_sdram_bankmachine15_req_ready;
assign soc_sdram_bankmachine15_req_we = soc_sdram_interface_bank15_we;
assign soc_sdram_bankmachine15_req_addr = soc_sdram_interface_bank15_addr;
assign soc_sdram_interface_bank15_lock = soc_sdram_bankmachine15_req_lock;
assign soc_sdram_interface_bank15_wdata_ready = soc_sdram_bankmachine15_req_wdata_ready;
assign soc_sdram_interface_bank15_rdata_valid = soc_sdram_bankmachine15_req_rdata_valid;
assign soc_sdram_timer_wait = (~soc_sdram_timer_done0);
assign soc_sdram_postponer_req_i = soc_sdram_timer_done0;
assign soc_sdram_wants_refresh = soc_sdram_postponer_req_o;
always @(*) begin
    soc_sdram_wants_zqcs <= 1'd0;
    if ((soc_sdram_csrstorage11_storage > 1'd0)) begin
        soc_sdram_wants_zqcs <= soc_sdram_zqcs_timer_done0;
    end else begin
        soc_sdram_wants_zqcs <= 1'd0;
    end
end
assign soc_sdram_zqcs_timer_wait = (~soc_sdram_zqcs_executer_done);
assign soc_sdram_timer_done1 = (soc_sdram_timer_count1 == 1'd0);
assign soc_sdram_timer_done0 = soc_sdram_timer_done1;
assign soc_sdram_timer_count0 = soc_sdram_timer_count1;
assign soc_sdram_sequencer_start1 = (soc_sdram_sequencer_start0 | (soc_sdram_sequencer_count != 1'd0));
assign soc_sdram_sequencer_done0 = (soc_sdram_sequencer_done1 & (soc_sdram_sequencer_count == 1'd0));
assign soc_sdram_sequencer_trigger = soc_sdram_sequencer_start1;
assign soc_sdram_sequencer_target = (soc_sdram_csrstorage0_storage + soc_sdram_csrstorage5_storage);
assign soc_sdram_zqcs_timer_done1 = (soc_sdram_zqcs_timer_count1 == 1'd0);
assign soc_sdram_zqcs_timer_done0 = soc_sdram_zqcs_timer_done1;
assign soc_sdram_zqcs_timer_count0 = soc_sdram_zqcs_timer_count1;
always @(*) begin
    soc_syncablerefresher_next_state <= 2'd0;
    soc_sdram_cmd_valid <= 1'd0;
    soc_sdram_zqcs_executer_start <= 1'd0;
    soc_sdram_cmd_last <= 1'd0;
    soc_sdram_sequencer_start0 <= 1'd0;
    soc_syncablerefresher_next_state <= soc_syncablerefresher_state;
    case (soc_syncablerefresher_state)
        1'd1: begin
            soc_sdram_cmd_valid <= 1'd1;
            if (soc_sdram_cmd_ready) begin
                soc_sdram_sequencer_start0 <= 1'd1;
                soc_syncablerefresher_next_state <= 2'd2;
            end
        end
        2'd2: begin
            soc_sdram_cmd_valid <= 1'd1;
            if (soc_sdram_sequencer_done0) begin
                if (soc_sdram_wants_zqcs) begin
                    soc_sdram_zqcs_executer_start <= 1'd1;
                    soc_syncablerefresher_next_state <= 2'd3;
                end else begin
                    soc_sdram_cmd_valid <= 1'd0;
                    soc_sdram_cmd_last <= 1'd1;
                    soc_syncablerefresher_next_state <= 1'd0;
                end
            end
        end
        2'd3: begin
            soc_sdram_cmd_valid <= 1'd1;
            if (soc_sdram_zqcs_executer_done) begin
                soc_sdram_cmd_valid <= 1'd0;
                soc_sdram_cmd_last <= 1'd1;
                soc_syncablerefresher_next_state <= 1'd0;
            end
        end
        default: begin
            if (controller_settings_storage) begin
                if (soc_sdram_wants_refresh) begin
                    soc_syncablerefresher_next_state <= 1'd1;
                end
            end
        end
    endcase
end
assign soc_sdram_bankmachine0_timer_done = (soc_sdram_bankmachine0_timer == 1'd0);
assign soc_sdram_bankmachine0_sink_valid = soc_sdram_bankmachine0_req_valid;
assign soc_sdram_bankmachine0_req_ready = soc_sdram_bankmachine0_sink_ready;
assign soc_sdram_bankmachine0_sink_payload_we = soc_sdram_bankmachine0_req_we;
assign soc_sdram_bankmachine0_sink_payload_addr = soc_sdram_bankmachine0_req_addr;
assign soc_sdram_bankmachine0_sink_sink_valid = soc_sdram_bankmachine0_source_valid;
assign soc_sdram_bankmachine0_source_ready = soc_sdram_bankmachine0_sink_sink_ready;
assign soc_sdram_bankmachine0_sink_sink_first = soc_sdram_bankmachine0_source_first;
assign soc_sdram_bankmachine0_sink_sink_last = soc_sdram_bankmachine0_source_last;
assign soc_sdram_bankmachine0_sink_sink_payload_we = soc_sdram_bankmachine0_source_payload_we;
assign soc_sdram_bankmachine0_sink_sink_payload_addr = soc_sdram_bankmachine0_source_payload_addr;
assign soc_sdram_bankmachine0_source_source_ready = (soc_sdram_bankmachine0_req_wdata_ready | soc_sdram_bankmachine0_req_rdata_valid);
assign soc_sdram_bankmachine0_req_lock = (soc_sdram_bankmachine0_source_valid | soc_sdram_bankmachine0_source_source_valid);
assign soc_sdram_bankmachine0_row_hit = (soc_sdram_bankmachine0_row == soc_sdram_bankmachine0_source_source_payload_addr[22:7]);
assign soc_sdram_bankmachine0_cmd_payload_ba = 1'd0;
always @(*) begin
    soc_sdram_bankmachine0_cmd_payload_a <= 16'd0;
    if (soc_sdram_bankmachine0_row_col_n_addr_sel) begin
        soc_sdram_bankmachine0_cmd_payload_a <= soc_sdram_bankmachine0_source_source_payload_addr[22:7];
    end else begin
        soc_sdram_bankmachine0_cmd_payload_a <= ((soc_sdram_bankmachine0_auto_precharge <<< 4'd10) | {soc_sdram_bankmachine0_source_source_payload_addr[6:0], {3{1'd0}}});
    end
end
assign soc_sdram_bankmachine0_precharge_time_sig = ((2'd3 + soc_sdram_csrstorage2_storage) + soc_sdram_csrstorage7_storage);
assign soc_sdram_bankmachine0_twtpcon_valid = ((soc_sdram_bankmachine0_cmd_valid & soc_sdram_bankmachine0_cmd_ready) & soc_sdram_bankmachine0_cmd_payload_is_write);
assign soc_sdram_bankmachine0_trccon_valid = ((soc_sdram_bankmachine0_cmd_valid & soc_sdram_bankmachine0_cmd_ready) & soc_sdram_bankmachine0_row_open);
assign soc_sdram_bankmachine0_trascon_valid = ((soc_sdram_bankmachine0_cmd_valid & soc_sdram_bankmachine0_cmd_ready) & soc_sdram_bankmachine0_row_open);
always @(*) begin
    soc_sdram_bankmachine0_auto_precharge <= 1'd0;
    if ((soc_sdram_bankmachine0_source_valid & soc_sdram_bankmachine0_source_source_valid)) begin
        if ((soc_sdram_bankmachine0_source_payload_addr[22:7] != soc_sdram_bankmachine0_source_source_payload_addr[22:7])) begin
            soc_sdram_bankmachine0_auto_precharge <= (soc_sdram_bankmachine0_row_close == 1'd0);
        end
    end
end
assign soc_sdram_bankmachine0_syncfifo0_din = {soc_sdram_bankmachine0_fifo_in_last, soc_sdram_bankmachine0_fifo_in_first, soc_sdram_bankmachine0_fifo_in_payload_addr, soc_sdram_bankmachine0_fifo_in_payload_we};
assign {soc_sdram_bankmachine0_fifo_out_last, soc_sdram_bankmachine0_fifo_out_first, soc_sdram_bankmachine0_fifo_out_payload_addr, soc_sdram_bankmachine0_fifo_out_payload_we} = soc_sdram_bankmachine0_syncfifo0_dout;
assign soc_sdram_bankmachine0_sink_ready = soc_sdram_bankmachine0_syncfifo0_writable;
assign soc_sdram_bankmachine0_syncfifo0_we = soc_sdram_bankmachine0_sink_valid;
assign soc_sdram_bankmachine0_fifo_in_first = soc_sdram_bankmachine0_sink_first;
assign soc_sdram_bankmachine0_fifo_in_last = soc_sdram_bankmachine0_sink_last;
assign soc_sdram_bankmachine0_fifo_in_payload_we = soc_sdram_bankmachine0_sink_payload_we;
assign soc_sdram_bankmachine0_fifo_in_payload_addr = soc_sdram_bankmachine0_sink_payload_addr;
assign soc_sdram_bankmachine0_source_valid = soc_sdram_bankmachine0_syncfifo0_readable;
assign soc_sdram_bankmachine0_source_first = soc_sdram_bankmachine0_fifo_out_first;
assign soc_sdram_bankmachine0_source_last = soc_sdram_bankmachine0_fifo_out_last;
assign soc_sdram_bankmachine0_source_payload_we = soc_sdram_bankmachine0_fifo_out_payload_we;
assign soc_sdram_bankmachine0_source_payload_addr = soc_sdram_bankmachine0_fifo_out_payload_addr;
assign soc_sdram_bankmachine0_syncfifo0_re = soc_sdram_bankmachine0_source_ready;
always @(*) begin
    soc_sdram_bankmachine0_wrport_adr <= 3'd0;
    if (soc_sdram_bankmachine0_replace) begin
        soc_sdram_bankmachine0_wrport_adr <= (soc_sdram_bankmachine0_produce - 1'd1);
    end else begin
        soc_sdram_bankmachine0_wrport_adr <= soc_sdram_bankmachine0_produce;
    end
end
assign soc_sdram_bankmachine0_wrport_dat_w = soc_sdram_bankmachine0_syncfifo0_din;
assign soc_sdram_bankmachine0_wrport_we = (soc_sdram_bankmachine0_syncfifo0_we & (soc_sdram_bankmachine0_syncfifo0_writable | soc_sdram_bankmachine0_replace));
assign soc_sdram_bankmachine0_do_read = (soc_sdram_bankmachine0_syncfifo0_readable & soc_sdram_bankmachine0_syncfifo0_re);
assign soc_sdram_bankmachine0_rdport_adr = soc_sdram_bankmachine0_consume;
assign soc_sdram_bankmachine0_syncfifo0_dout = soc_sdram_bankmachine0_rdport_dat_r;
assign soc_sdram_bankmachine0_syncfifo0_writable = (soc_sdram_bankmachine0_level != 4'd8);
assign soc_sdram_bankmachine0_syncfifo0_readable = (soc_sdram_bankmachine0_level != 1'd0);
assign soc_sdram_bankmachine0_pipe_valid_sink_ready = ((~soc_sdram_bankmachine0_pipe_valid_source_valid) | soc_sdram_bankmachine0_pipe_valid_source_ready);
assign soc_sdram_bankmachine0_pipe_valid_sink_valid = soc_sdram_bankmachine0_sink_sink_valid;
assign soc_sdram_bankmachine0_sink_sink_ready = soc_sdram_bankmachine0_pipe_valid_sink_ready;
assign soc_sdram_bankmachine0_pipe_valid_sink_first = soc_sdram_bankmachine0_sink_sink_first;
assign soc_sdram_bankmachine0_pipe_valid_sink_last = soc_sdram_bankmachine0_sink_sink_last;
assign soc_sdram_bankmachine0_pipe_valid_sink_payload_we = soc_sdram_bankmachine0_sink_sink_payload_we;
assign soc_sdram_bankmachine0_pipe_valid_sink_payload_addr = soc_sdram_bankmachine0_sink_sink_payload_addr;
assign soc_sdram_bankmachine0_source_source_valid = soc_sdram_bankmachine0_pipe_valid_source_valid;
assign soc_sdram_bankmachine0_pipe_valid_source_ready = soc_sdram_bankmachine0_source_source_ready;
assign soc_sdram_bankmachine0_source_source_first = soc_sdram_bankmachine0_pipe_valid_source_first;
assign soc_sdram_bankmachine0_source_source_last = soc_sdram_bankmachine0_pipe_valid_source_last;
assign soc_sdram_bankmachine0_source_source_payload_we = soc_sdram_bankmachine0_pipe_valid_source_payload_we;
assign soc_sdram_bankmachine0_source_source_payload_addr = soc_sdram_bankmachine0_pipe_valid_source_payload_addr;
always @(*) begin
    soc_sdram_bankmachine0_cmd_valid <= 1'd0;
    soc_sdram_bankmachine0_row_open <= 1'd0;
    soc_sdram_bankmachine0_row_close <= 1'd0;
    soc_sdram_bankmachine0_cmd_payload_cas <= 1'd0;
    soc_sdram_bankmachine0_cmd_payload_ras <= 1'd0;
    soc_bankmachine0_next_state <= 3'd0;
    soc_sdram_bankmachine0_cmd_payload_we <= 1'd0;
    soc_sdram_bankmachine0_cmd_payload_is_cmd <= 1'd0;
    soc_sdram_bankmachine0_row_col_n_addr_sel <= 1'd0;
    soc_sdram_bankmachine0_cmd_payload_is_read <= 1'd0;
    soc_sdram_bankmachine0_cmd_payload_is_write <= 1'd0;
    soc_sdram_bankmachine0_timer_bankmachine0_next_value <= 33'd0;
    soc_sdram_bankmachine0_timer_bankmachine0_next_value_ce <= 1'd0;
    soc_sdram_bankmachine0_req_wdata_ready <= 1'd0;
    soc_sdram_bankmachine0_req_rdata_valid <= 1'd0;
    soc_sdram_bankmachine0_refresh_gnt <= 1'd0;
    soc_bankmachine0_next_state <= soc_bankmachine0_state;
    case (soc_bankmachine0_state)
        1'd1: begin
            if ((soc_sdram_bankmachine0_twtpcon_ready & soc_sdram_bankmachine0_trascon_ready)) begin
                soc_sdram_bankmachine0_cmd_valid <= 1'd1;
                if (soc_sdram_bankmachine0_cmd_ready) begin
                    soc_sdram_bankmachine0_timer_bankmachine0_next_value <= (soc_sdram_csrstorage0_storage - 1'd1);
                    soc_sdram_bankmachine0_timer_bankmachine0_next_value_ce <= 1'd1;
                    soc_bankmachine0_next_state <= 2'd3;
                end
                soc_sdram_bankmachine0_cmd_payload_ras <= 1'd1;
                soc_sdram_bankmachine0_cmd_payload_we <= 1'd1;
                soc_sdram_bankmachine0_cmd_payload_is_cmd <= 1'd1;
            end
            soc_sdram_bankmachine0_row_close <= 1'd1;
        end
        2'd2: begin
            if ((soc_sdram_bankmachine0_twtpcon_ready & soc_sdram_bankmachine0_trascon_ready)) begin
                soc_sdram_bankmachine0_timer_bankmachine0_next_value <= (soc_sdram_csrstorage0_storage - 1'd1);
                soc_sdram_bankmachine0_timer_bankmachine0_next_value_ce <= 1'd1;
                soc_bankmachine0_next_state <= 2'd3;
            end
            soc_sdram_bankmachine0_row_close <= 1'd1;
        end
        2'd3: begin
            if (soc_sdram_bankmachine0_timer_done) begin
                soc_bankmachine0_next_state <= 3'd4;
            end
        end
        3'd4: begin
            if (soc_sdram_bankmachine0_trccon_ready) begin
                soc_sdram_bankmachine0_row_col_n_addr_sel <= 1'd1;
                soc_sdram_bankmachine0_row_open <= 1'd1;
                soc_sdram_bankmachine0_cmd_valid <= 1'd1;
                soc_sdram_bankmachine0_cmd_payload_is_cmd <= 1'd1;
                if (soc_sdram_bankmachine0_cmd_ready) begin
                    soc_sdram_bankmachine0_timer_bankmachine0_next_value <= (soc_sdram_csrstorage1_storage - 1'd1);
                    soc_sdram_bankmachine0_timer_bankmachine0_next_value_ce <= 1'd1;
                    soc_bankmachine0_next_state <= 3'd5;
                end
                soc_sdram_bankmachine0_cmd_payload_ras <= 1'd1;
            end
        end
        3'd5: begin
            if (soc_sdram_bankmachine0_timer_done) begin
                soc_bankmachine0_next_state <= 1'd0;
            end
        end
        3'd6: begin
            if (soc_sdram_bankmachine0_twtpcon_ready) begin
                soc_sdram_bankmachine0_refresh_gnt <= 1'd1;
            end
            soc_sdram_bankmachine0_row_close <= 1'd1;
            soc_sdram_bankmachine0_cmd_payload_is_cmd <= 1'd1;
            if ((~soc_sdram_bankmachine0_refresh_req)) begin
                soc_bankmachine0_next_state <= 1'd0;
            end
        end
        default: begin
            if (soc_sdram_bankmachine0_refresh_req) begin
                soc_bankmachine0_next_state <= 3'd6;
            end else begin
                if (soc_sdram_bankmachine0_source_source_valid) begin
                    if (soc_sdram_bankmachine0_row_opened) begin
                        if (soc_sdram_bankmachine0_row_hit) begin
                            soc_sdram_bankmachine0_cmd_valid <= 1'd1;
                            if (soc_sdram_bankmachine0_source_source_payload_we) begin
                                soc_sdram_bankmachine0_req_wdata_ready <= soc_sdram_bankmachine0_cmd_ready;
                                soc_sdram_bankmachine0_cmd_payload_is_write <= 1'd1;
                                soc_sdram_bankmachine0_cmd_payload_we <= 1'd1;
                            end else begin
                                soc_sdram_bankmachine0_req_rdata_valid <= soc_sdram_bankmachine0_cmd_ready;
                                soc_sdram_bankmachine0_cmd_payload_is_read <= 1'd1;
                            end
                            soc_sdram_bankmachine0_cmd_payload_cas <= 1'd1;
                            if ((soc_sdram_bankmachine0_cmd_ready & soc_sdram_bankmachine0_auto_precharge)) begin
                                soc_bankmachine0_next_state <= 2'd2;
                            end
                        end else begin
                            soc_bankmachine0_next_state <= 1'd1;
                        end
                    end else begin
                        soc_bankmachine0_next_state <= 3'd4;
                    end
                end
            end
        end
    endcase
end
assign soc_sdram_bankmachine1_timer_done = (soc_sdram_bankmachine1_timer == 1'd0);
assign soc_sdram_bankmachine1_sink_valid = soc_sdram_bankmachine1_req_valid;
assign soc_sdram_bankmachine1_req_ready = soc_sdram_bankmachine1_sink_ready;
assign soc_sdram_bankmachine1_sink_payload_we = soc_sdram_bankmachine1_req_we;
assign soc_sdram_bankmachine1_sink_payload_addr = soc_sdram_bankmachine1_req_addr;
assign soc_sdram_bankmachine1_sink_sink_valid = soc_sdram_bankmachine1_source_valid;
assign soc_sdram_bankmachine1_source_ready = soc_sdram_bankmachine1_sink_sink_ready;
assign soc_sdram_bankmachine1_sink_sink_first = soc_sdram_bankmachine1_source_first;
assign soc_sdram_bankmachine1_sink_sink_last = soc_sdram_bankmachine1_source_last;
assign soc_sdram_bankmachine1_sink_sink_payload_we = soc_sdram_bankmachine1_source_payload_we;
assign soc_sdram_bankmachine1_sink_sink_payload_addr = soc_sdram_bankmachine1_source_payload_addr;
assign soc_sdram_bankmachine1_source_source_ready = (soc_sdram_bankmachine1_req_wdata_ready | soc_sdram_bankmachine1_req_rdata_valid);
assign soc_sdram_bankmachine1_req_lock = (soc_sdram_bankmachine1_source_valid | soc_sdram_bankmachine1_source_source_valid);
assign soc_sdram_bankmachine1_row_hit = (soc_sdram_bankmachine1_row == soc_sdram_bankmachine1_source_source_payload_addr[22:7]);
assign soc_sdram_bankmachine1_cmd_payload_ba = 1'd1;
always @(*) begin
    soc_sdram_bankmachine1_cmd_payload_a <= 16'd0;
    if (soc_sdram_bankmachine1_row_col_n_addr_sel) begin
        soc_sdram_bankmachine1_cmd_payload_a <= soc_sdram_bankmachine1_source_source_payload_addr[22:7];
    end else begin
        soc_sdram_bankmachine1_cmd_payload_a <= ((soc_sdram_bankmachine1_auto_precharge <<< 4'd10) | {soc_sdram_bankmachine1_source_source_payload_addr[6:0], {3{1'd0}}});
    end
end
assign soc_sdram_bankmachine1_precharge_time_sig = ((2'd3 + soc_sdram_csrstorage2_storage) + soc_sdram_csrstorage7_storage);
assign soc_sdram_bankmachine1_twtpcon_valid = ((soc_sdram_bankmachine1_cmd_valid & soc_sdram_bankmachine1_cmd_ready) & soc_sdram_bankmachine1_cmd_payload_is_write);
assign soc_sdram_bankmachine1_trccon_valid = ((soc_sdram_bankmachine1_cmd_valid & soc_sdram_bankmachine1_cmd_ready) & soc_sdram_bankmachine1_row_open);
assign soc_sdram_bankmachine1_trascon_valid = ((soc_sdram_bankmachine1_cmd_valid & soc_sdram_bankmachine1_cmd_ready) & soc_sdram_bankmachine1_row_open);
always @(*) begin
    soc_sdram_bankmachine1_auto_precharge <= 1'd0;
    if ((soc_sdram_bankmachine1_source_valid & soc_sdram_bankmachine1_source_source_valid)) begin
        if ((soc_sdram_bankmachine1_source_payload_addr[22:7] != soc_sdram_bankmachine1_source_source_payload_addr[22:7])) begin
            soc_sdram_bankmachine1_auto_precharge <= (soc_sdram_bankmachine1_row_close == 1'd0);
        end
    end
end
assign soc_sdram_bankmachine1_syncfifo1_din = {soc_sdram_bankmachine1_fifo_in_last, soc_sdram_bankmachine1_fifo_in_first, soc_sdram_bankmachine1_fifo_in_payload_addr, soc_sdram_bankmachine1_fifo_in_payload_we};
assign {soc_sdram_bankmachine1_fifo_out_last, soc_sdram_bankmachine1_fifo_out_first, soc_sdram_bankmachine1_fifo_out_payload_addr, soc_sdram_bankmachine1_fifo_out_payload_we} = soc_sdram_bankmachine1_syncfifo1_dout;
assign soc_sdram_bankmachine1_sink_ready = soc_sdram_bankmachine1_syncfifo1_writable;
assign soc_sdram_bankmachine1_syncfifo1_we = soc_sdram_bankmachine1_sink_valid;
assign soc_sdram_bankmachine1_fifo_in_first = soc_sdram_bankmachine1_sink_first;
assign soc_sdram_bankmachine1_fifo_in_last = soc_sdram_bankmachine1_sink_last;
assign soc_sdram_bankmachine1_fifo_in_payload_we = soc_sdram_bankmachine1_sink_payload_we;
assign soc_sdram_bankmachine1_fifo_in_payload_addr = soc_sdram_bankmachine1_sink_payload_addr;
assign soc_sdram_bankmachine1_source_valid = soc_sdram_bankmachine1_syncfifo1_readable;
assign soc_sdram_bankmachine1_source_first = soc_sdram_bankmachine1_fifo_out_first;
assign soc_sdram_bankmachine1_source_last = soc_sdram_bankmachine1_fifo_out_last;
assign soc_sdram_bankmachine1_source_payload_we = soc_sdram_bankmachine1_fifo_out_payload_we;
assign soc_sdram_bankmachine1_source_payload_addr = soc_sdram_bankmachine1_fifo_out_payload_addr;
assign soc_sdram_bankmachine1_syncfifo1_re = soc_sdram_bankmachine1_source_ready;
always @(*) begin
    soc_sdram_bankmachine1_wrport_adr <= 3'd0;
    if (soc_sdram_bankmachine1_replace) begin
        soc_sdram_bankmachine1_wrport_adr <= (soc_sdram_bankmachine1_produce - 1'd1);
    end else begin
        soc_sdram_bankmachine1_wrport_adr <= soc_sdram_bankmachine1_produce;
    end
end
assign soc_sdram_bankmachine1_wrport_dat_w = soc_sdram_bankmachine1_syncfifo1_din;
assign soc_sdram_bankmachine1_wrport_we = (soc_sdram_bankmachine1_syncfifo1_we & (soc_sdram_bankmachine1_syncfifo1_writable | soc_sdram_bankmachine1_replace));
assign soc_sdram_bankmachine1_do_read = (soc_sdram_bankmachine1_syncfifo1_readable & soc_sdram_bankmachine1_syncfifo1_re);
assign soc_sdram_bankmachine1_rdport_adr = soc_sdram_bankmachine1_consume;
assign soc_sdram_bankmachine1_syncfifo1_dout = soc_sdram_bankmachine1_rdport_dat_r;
assign soc_sdram_bankmachine1_syncfifo1_writable = (soc_sdram_bankmachine1_level != 4'd8);
assign soc_sdram_bankmachine1_syncfifo1_readable = (soc_sdram_bankmachine1_level != 1'd0);
assign soc_sdram_bankmachine1_pipe_valid_sink_ready = ((~soc_sdram_bankmachine1_pipe_valid_source_valid) | soc_sdram_bankmachine1_pipe_valid_source_ready);
assign soc_sdram_bankmachine1_pipe_valid_sink_valid = soc_sdram_bankmachine1_sink_sink_valid;
assign soc_sdram_bankmachine1_sink_sink_ready = soc_sdram_bankmachine1_pipe_valid_sink_ready;
assign soc_sdram_bankmachine1_pipe_valid_sink_first = soc_sdram_bankmachine1_sink_sink_first;
assign soc_sdram_bankmachine1_pipe_valid_sink_last = soc_sdram_bankmachine1_sink_sink_last;
assign soc_sdram_bankmachine1_pipe_valid_sink_payload_we = soc_sdram_bankmachine1_sink_sink_payload_we;
assign soc_sdram_bankmachine1_pipe_valid_sink_payload_addr = soc_sdram_bankmachine1_sink_sink_payload_addr;
assign soc_sdram_bankmachine1_source_source_valid = soc_sdram_bankmachine1_pipe_valid_source_valid;
assign soc_sdram_bankmachine1_pipe_valid_source_ready = soc_sdram_bankmachine1_source_source_ready;
assign soc_sdram_bankmachine1_source_source_first = soc_sdram_bankmachine1_pipe_valid_source_first;
assign soc_sdram_bankmachine1_source_source_last = soc_sdram_bankmachine1_pipe_valid_source_last;
assign soc_sdram_bankmachine1_source_source_payload_we = soc_sdram_bankmachine1_pipe_valid_source_payload_we;
assign soc_sdram_bankmachine1_source_source_payload_addr = soc_sdram_bankmachine1_pipe_valid_source_payload_addr;
always @(*) begin
    soc_sdram_bankmachine1_req_wdata_ready <= 1'd0;
    soc_sdram_bankmachine1_req_rdata_valid <= 1'd0;
    soc_sdram_bankmachine1_refresh_gnt <= 1'd0;
    soc_sdram_bankmachine1_cmd_valid <= 1'd0;
    soc_sdram_bankmachine1_row_open <= 1'd0;
    soc_sdram_bankmachine1_row_close <= 1'd0;
    soc_sdram_bankmachine1_cmd_payload_cas <= 1'd0;
    soc_sdram_bankmachine1_cmd_payload_ras <= 1'd0;
    soc_sdram_bankmachine1_cmd_payload_we <= 1'd0;
    soc_sdram_bankmachine1_row_col_n_addr_sel <= 1'd0;
    soc_sdram_bankmachine1_cmd_payload_is_cmd <= 1'd0;
    soc_sdram_bankmachine1_cmd_payload_is_read <= 1'd0;
    soc_sdram_bankmachine1_cmd_payload_is_write <= 1'd0;
    soc_bankmachine1_next_state <= 3'd0;
    soc_sdram_bankmachine1_timer_bankmachine1_next_value <= 33'd0;
    soc_sdram_bankmachine1_timer_bankmachine1_next_value_ce <= 1'd0;
    soc_bankmachine1_next_state <= soc_bankmachine1_state;
    case (soc_bankmachine1_state)
        1'd1: begin
            if ((soc_sdram_bankmachine1_twtpcon_ready & soc_sdram_bankmachine1_trascon_ready)) begin
                soc_sdram_bankmachine1_cmd_valid <= 1'd1;
                if (soc_sdram_bankmachine1_cmd_ready) begin
                    soc_sdram_bankmachine1_timer_bankmachine1_next_value <= (soc_sdram_csrstorage0_storage - 1'd1);
                    soc_sdram_bankmachine1_timer_bankmachine1_next_value_ce <= 1'd1;
                    soc_bankmachine1_next_state <= 2'd3;
                end
                soc_sdram_bankmachine1_cmd_payload_ras <= 1'd1;
                soc_sdram_bankmachine1_cmd_payload_we <= 1'd1;
                soc_sdram_bankmachine1_cmd_payload_is_cmd <= 1'd1;
            end
            soc_sdram_bankmachine1_row_close <= 1'd1;
        end
        2'd2: begin
            if ((soc_sdram_bankmachine1_twtpcon_ready & soc_sdram_bankmachine1_trascon_ready)) begin
                soc_sdram_bankmachine1_timer_bankmachine1_next_value <= (soc_sdram_csrstorage0_storage - 1'd1);
                soc_sdram_bankmachine1_timer_bankmachine1_next_value_ce <= 1'd1;
                soc_bankmachine1_next_state <= 2'd3;
            end
            soc_sdram_bankmachine1_row_close <= 1'd1;
        end
        2'd3: begin
            if (soc_sdram_bankmachine1_timer_done) begin
                soc_bankmachine1_next_state <= 3'd4;
            end
        end
        3'd4: begin
            if (soc_sdram_bankmachine1_trccon_ready) begin
                soc_sdram_bankmachine1_row_col_n_addr_sel <= 1'd1;
                soc_sdram_bankmachine1_row_open <= 1'd1;
                soc_sdram_bankmachine1_cmd_valid <= 1'd1;
                soc_sdram_bankmachine1_cmd_payload_is_cmd <= 1'd1;
                if (soc_sdram_bankmachine1_cmd_ready) begin
                    soc_sdram_bankmachine1_timer_bankmachine1_next_value <= (soc_sdram_csrstorage1_storage - 1'd1);
                    soc_sdram_bankmachine1_timer_bankmachine1_next_value_ce <= 1'd1;
                    soc_bankmachine1_next_state <= 3'd5;
                end
                soc_sdram_bankmachine1_cmd_payload_ras <= 1'd1;
            end
        end
        3'd5: begin
            if (soc_sdram_bankmachine1_timer_done) begin
                soc_bankmachine1_next_state <= 1'd0;
            end
        end
        3'd6: begin
            if (soc_sdram_bankmachine1_twtpcon_ready) begin
                soc_sdram_bankmachine1_refresh_gnt <= 1'd1;
            end
            soc_sdram_bankmachine1_row_close <= 1'd1;
            soc_sdram_bankmachine1_cmd_payload_is_cmd <= 1'd1;
            if ((~soc_sdram_bankmachine1_refresh_req)) begin
                soc_bankmachine1_next_state <= 1'd0;
            end
        end
        default: begin
            if (soc_sdram_bankmachine1_refresh_req) begin
                soc_bankmachine1_next_state <= 3'd6;
            end else begin
                if (soc_sdram_bankmachine1_source_source_valid) begin
                    if (soc_sdram_bankmachine1_row_opened) begin
                        if (soc_sdram_bankmachine1_row_hit) begin
                            soc_sdram_bankmachine1_cmd_valid <= 1'd1;
                            if (soc_sdram_bankmachine1_source_source_payload_we) begin
                                soc_sdram_bankmachine1_req_wdata_ready <= soc_sdram_bankmachine1_cmd_ready;
                                soc_sdram_bankmachine1_cmd_payload_is_write <= 1'd1;
                                soc_sdram_bankmachine1_cmd_payload_we <= 1'd1;
                            end else begin
                                soc_sdram_bankmachine1_req_rdata_valid <= soc_sdram_bankmachine1_cmd_ready;
                                soc_sdram_bankmachine1_cmd_payload_is_read <= 1'd1;
                            end
                            soc_sdram_bankmachine1_cmd_payload_cas <= 1'd1;
                            if ((soc_sdram_bankmachine1_cmd_ready & soc_sdram_bankmachine1_auto_precharge)) begin
                                soc_bankmachine1_next_state <= 2'd2;
                            end
                        end else begin
                            soc_bankmachine1_next_state <= 1'd1;
                        end
                    end else begin
                        soc_bankmachine1_next_state <= 3'd4;
                    end
                end
            end
        end
    endcase
end
assign soc_sdram_bankmachine2_timer_done = (soc_sdram_bankmachine2_timer == 1'd0);
assign soc_sdram_bankmachine2_sink_valid = soc_sdram_bankmachine2_req_valid;
assign soc_sdram_bankmachine2_req_ready = soc_sdram_bankmachine2_sink_ready;
assign soc_sdram_bankmachine2_sink_payload_we = soc_sdram_bankmachine2_req_we;
assign soc_sdram_bankmachine2_sink_payload_addr = soc_sdram_bankmachine2_req_addr;
assign soc_sdram_bankmachine2_sink_sink_valid = soc_sdram_bankmachine2_source_valid;
assign soc_sdram_bankmachine2_source_ready = soc_sdram_bankmachine2_sink_sink_ready;
assign soc_sdram_bankmachine2_sink_sink_first = soc_sdram_bankmachine2_source_first;
assign soc_sdram_bankmachine2_sink_sink_last = soc_sdram_bankmachine2_source_last;
assign soc_sdram_bankmachine2_sink_sink_payload_we = soc_sdram_bankmachine2_source_payload_we;
assign soc_sdram_bankmachine2_sink_sink_payload_addr = soc_sdram_bankmachine2_source_payload_addr;
assign soc_sdram_bankmachine2_source_source_ready = (soc_sdram_bankmachine2_req_wdata_ready | soc_sdram_bankmachine2_req_rdata_valid);
assign soc_sdram_bankmachine2_req_lock = (soc_sdram_bankmachine2_source_valid | soc_sdram_bankmachine2_source_source_valid);
assign soc_sdram_bankmachine2_row_hit = (soc_sdram_bankmachine2_row == soc_sdram_bankmachine2_source_source_payload_addr[22:7]);
assign soc_sdram_bankmachine2_cmd_payload_ba = 2'd2;
always @(*) begin
    soc_sdram_bankmachine2_cmd_payload_a <= 16'd0;
    if (soc_sdram_bankmachine2_row_col_n_addr_sel) begin
        soc_sdram_bankmachine2_cmd_payload_a <= soc_sdram_bankmachine2_source_source_payload_addr[22:7];
    end else begin
        soc_sdram_bankmachine2_cmd_payload_a <= ((soc_sdram_bankmachine2_auto_precharge <<< 4'd10) | {soc_sdram_bankmachine2_source_source_payload_addr[6:0], {3{1'd0}}});
    end
end
assign soc_sdram_bankmachine2_precharge_time_sig = ((2'd3 + soc_sdram_csrstorage2_storage) + soc_sdram_csrstorage7_storage);
assign soc_sdram_bankmachine2_twtpcon_valid = ((soc_sdram_bankmachine2_cmd_valid & soc_sdram_bankmachine2_cmd_ready) & soc_sdram_bankmachine2_cmd_payload_is_write);
assign soc_sdram_bankmachine2_trccon_valid = ((soc_sdram_bankmachine2_cmd_valid & soc_sdram_bankmachine2_cmd_ready) & soc_sdram_bankmachine2_row_open);
assign soc_sdram_bankmachine2_trascon_valid = ((soc_sdram_bankmachine2_cmd_valid & soc_sdram_bankmachine2_cmd_ready) & soc_sdram_bankmachine2_row_open);
always @(*) begin
    soc_sdram_bankmachine2_auto_precharge <= 1'd0;
    if ((soc_sdram_bankmachine2_source_valid & soc_sdram_bankmachine2_source_source_valid)) begin
        if ((soc_sdram_bankmachine2_source_payload_addr[22:7] != soc_sdram_bankmachine2_source_source_payload_addr[22:7])) begin
            soc_sdram_bankmachine2_auto_precharge <= (soc_sdram_bankmachine2_row_close == 1'd0);
        end
    end
end
assign soc_sdram_bankmachine2_syncfifo2_din = {soc_sdram_bankmachine2_fifo_in_last, soc_sdram_bankmachine2_fifo_in_first, soc_sdram_bankmachine2_fifo_in_payload_addr, soc_sdram_bankmachine2_fifo_in_payload_we};
assign {soc_sdram_bankmachine2_fifo_out_last, soc_sdram_bankmachine2_fifo_out_first, soc_sdram_bankmachine2_fifo_out_payload_addr, soc_sdram_bankmachine2_fifo_out_payload_we} = soc_sdram_bankmachine2_syncfifo2_dout;
assign soc_sdram_bankmachine2_sink_ready = soc_sdram_bankmachine2_syncfifo2_writable;
assign soc_sdram_bankmachine2_syncfifo2_we = soc_sdram_bankmachine2_sink_valid;
assign soc_sdram_bankmachine2_fifo_in_first = soc_sdram_bankmachine2_sink_first;
assign soc_sdram_bankmachine2_fifo_in_last = soc_sdram_bankmachine2_sink_last;
assign soc_sdram_bankmachine2_fifo_in_payload_we = soc_sdram_bankmachine2_sink_payload_we;
assign soc_sdram_bankmachine2_fifo_in_payload_addr = soc_sdram_bankmachine2_sink_payload_addr;
assign soc_sdram_bankmachine2_source_valid = soc_sdram_bankmachine2_syncfifo2_readable;
assign soc_sdram_bankmachine2_source_first = soc_sdram_bankmachine2_fifo_out_first;
assign soc_sdram_bankmachine2_source_last = soc_sdram_bankmachine2_fifo_out_last;
assign soc_sdram_bankmachine2_source_payload_we = soc_sdram_bankmachine2_fifo_out_payload_we;
assign soc_sdram_bankmachine2_source_payload_addr = soc_sdram_bankmachine2_fifo_out_payload_addr;
assign soc_sdram_bankmachine2_syncfifo2_re = soc_sdram_bankmachine2_source_ready;
always @(*) begin
    soc_sdram_bankmachine2_wrport_adr <= 3'd0;
    if (soc_sdram_bankmachine2_replace) begin
        soc_sdram_bankmachine2_wrport_adr <= (soc_sdram_bankmachine2_produce - 1'd1);
    end else begin
        soc_sdram_bankmachine2_wrport_adr <= soc_sdram_bankmachine2_produce;
    end
end
assign soc_sdram_bankmachine2_wrport_dat_w = soc_sdram_bankmachine2_syncfifo2_din;
assign soc_sdram_bankmachine2_wrport_we = (soc_sdram_bankmachine2_syncfifo2_we & (soc_sdram_bankmachine2_syncfifo2_writable | soc_sdram_bankmachine2_replace));
assign soc_sdram_bankmachine2_do_read = (soc_sdram_bankmachine2_syncfifo2_readable & soc_sdram_bankmachine2_syncfifo2_re);
assign soc_sdram_bankmachine2_rdport_adr = soc_sdram_bankmachine2_consume;
assign soc_sdram_bankmachine2_syncfifo2_dout = soc_sdram_bankmachine2_rdport_dat_r;
assign soc_sdram_bankmachine2_syncfifo2_writable = (soc_sdram_bankmachine2_level != 4'd8);
assign soc_sdram_bankmachine2_syncfifo2_readable = (soc_sdram_bankmachine2_level != 1'd0);
assign soc_sdram_bankmachine2_pipe_valid_sink_ready = ((~soc_sdram_bankmachine2_pipe_valid_source_valid) | soc_sdram_bankmachine2_pipe_valid_source_ready);
assign soc_sdram_bankmachine2_pipe_valid_sink_valid = soc_sdram_bankmachine2_sink_sink_valid;
assign soc_sdram_bankmachine2_sink_sink_ready = soc_sdram_bankmachine2_pipe_valid_sink_ready;
assign soc_sdram_bankmachine2_pipe_valid_sink_first = soc_sdram_bankmachine2_sink_sink_first;
assign soc_sdram_bankmachine2_pipe_valid_sink_last = soc_sdram_bankmachine2_sink_sink_last;
assign soc_sdram_bankmachine2_pipe_valid_sink_payload_we = soc_sdram_bankmachine2_sink_sink_payload_we;
assign soc_sdram_bankmachine2_pipe_valid_sink_payload_addr = soc_sdram_bankmachine2_sink_sink_payload_addr;
assign soc_sdram_bankmachine2_source_source_valid = soc_sdram_bankmachine2_pipe_valid_source_valid;
assign soc_sdram_bankmachine2_pipe_valid_source_ready = soc_sdram_bankmachine2_source_source_ready;
assign soc_sdram_bankmachine2_source_source_first = soc_sdram_bankmachine2_pipe_valid_source_first;
assign soc_sdram_bankmachine2_source_source_last = soc_sdram_bankmachine2_pipe_valid_source_last;
assign soc_sdram_bankmachine2_source_source_payload_we = soc_sdram_bankmachine2_pipe_valid_source_payload_we;
assign soc_sdram_bankmachine2_source_source_payload_addr = soc_sdram_bankmachine2_pipe_valid_source_payload_addr;
always @(*) begin
    soc_bankmachine2_next_state <= 3'd0;
    soc_sdram_bankmachine2_req_wdata_ready <= 1'd0;
    soc_sdram_bankmachine2_timer_bankmachine2_next_value <= 33'd0;
    soc_sdram_bankmachine2_req_rdata_valid <= 1'd0;
    soc_sdram_bankmachine2_timer_bankmachine2_next_value_ce <= 1'd0;
    soc_sdram_bankmachine2_refresh_gnt <= 1'd0;
    soc_sdram_bankmachine2_cmd_valid <= 1'd0;
    soc_sdram_bankmachine2_row_open <= 1'd0;
    soc_sdram_bankmachine2_row_close <= 1'd0;
    soc_sdram_bankmachine2_cmd_payload_cas <= 1'd0;
    soc_sdram_bankmachine2_cmd_payload_ras <= 1'd0;
    soc_sdram_bankmachine2_cmd_payload_we <= 1'd0;
    soc_sdram_bankmachine2_row_col_n_addr_sel <= 1'd0;
    soc_sdram_bankmachine2_cmd_payload_is_cmd <= 1'd0;
    soc_sdram_bankmachine2_cmd_payload_is_read <= 1'd0;
    soc_sdram_bankmachine2_cmd_payload_is_write <= 1'd0;
    soc_bankmachine2_next_state <= soc_bankmachine2_state;
    case (soc_bankmachine2_state)
        1'd1: begin
            if ((soc_sdram_bankmachine2_twtpcon_ready & soc_sdram_bankmachine2_trascon_ready)) begin
                soc_sdram_bankmachine2_cmd_valid <= 1'd1;
                if (soc_sdram_bankmachine2_cmd_ready) begin
                    soc_sdram_bankmachine2_timer_bankmachine2_next_value <= (soc_sdram_csrstorage0_storage - 1'd1);
                    soc_sdram_bankmachine2_timer_bankmachine2_next_value_ce <= 1'd1;
                    soc_bankmachine2_next_state <= 2'd3;
                end
                soc_sdram_bankmachine2_cmd_payload_ras <= 1'd1;
                soc_sdram_bankmachine2_cmd_payload_we <= 1'd1;
                soc_sdram_bankmachine2_cmd_payload_is_cmd <= 1'd1;
            end
            soc_sdram_bankmachine2_row_close <= 1'd1;
        end
        2'd2: begin
            if ((soc_sdram_bankmachine2_twtpcon_ready & soc_sdram_bankmachine2_trascon_ready)) begin
                soc_sdram_bankmachine2_timer_bankmachine2_next_value <= (soc_sdram_csrstorage0_storage - 1'd1);
                soc_sdram_bankmachine2_timer_bankmachine2_next_value_ce <= 1'd1;
                soc_bankmachine2_next_state <= 2'd3;
            end
            soc_sdram_bankmachine2_row_close <= 1'd1;
        end
        2'd3: begin
            if (soc_sdram_bankmachine2_timer_done) begin
                soc_bankmachine2_next_state <= 3'd4;
            end
        end
        3'd4: begin
            if (soc_sdram_bankmachine2_trccon_ready) begin
                soc_sdram_bankmachine2_row_col_n_addr_sel <= 1'd1;
                soc_sdram_bankmachine2_row_open <= 1'd1;
                soc_sdram_bankmachine2_cmd_valid <= 1'd1;
                soc_sdram_bankmachine2_cmd_payload_is_cmd <= 1'd1;
                if (soc_sdram_bankmachine2_cmd_ready) begin
                    soc_sdram_bankmachine2_timer_bankmachine2_next_value <= (soc_sdram_csrstorage1_storage - 1'd1);
                    soc_sdram_bankmachine2_timer_bankmachine2_next_value_ce <= 1'd1;
                    soc_bankmachine2_next_state <= 3'd5;
                end
                soc_sdram_bankmachine2_cmd_payload_ras <= 1'd1;
            end
        end
        3'd5: begin
            if (soc_sdram_bankmachine2_timer_done) begin
                soc_bankmachine2_next_state <= 1'd0;
            end
        end
        3'd6: begin
            if (soc_sdram_bankmachine2_twtpcon_ready) begin
                soc_sdram_bankmachine2_refresh_gnt <= 1'd1;
            end
            soc_sdram_bankmachine2_row_close <= 1'd1;
            soc_sdram_bankmachine2_cmd_payload_is_cmd <= 1'd1;
            if ((~soc_sdram_bankmachine2_refresh_req)) begin
                soc_bankmachine2_next_state <= 1'd0;
            end
        end
        default: begin
            if (soc_sdram_bankmachine2_refresh_req) begin
                soc_bankmachine2_next_state <= 3'd6;
            end else begin
                if (soc_sdram_bankmachine2_source_source_valid) begin
                    if (soc_sdram_bankmachine2_row_opened) begin
                        if (soc_sdram_bankmachine2_row_hit) begin
                            soc_sdram_bankmachine2_cmd_valid <= 1'd1;
                            if (soc_sdram_bankmachine2_source_source_payload_we) begin
                                soc_sdram_bankmachine2_req_wdata_ready <= soc_sdram_bankmachine2_cmd_ready;
                                soc_sdram_bankmachine2_cmd_payload_is_write <= 1'd1;
                                soc_sdram_bankmachine2_cmd_payload_we <= 1'd1;
                            end else begin
                                soc_sdram_bankmachine2_req_rdata_valid <= soc_sdram_bankmachine2_cmd_ready;
                                soc_sdram_bankmachine2_cmd_payload_is_read <= 1'd1;
                            end
                            soc_sdram_bankmachine2_cmd_payload_cas <= 1'd1;
                            if ((soc_sdram_bankmachine2_cmd_ready & soc_sdram_bankmachine2_auto_precharge)) begin
                                soc_bankmachine2_next_state <= 2'd2;
                            end
                        end else begin
                            soc_bankmachine2_next_state <= 1'd1;
                        end
                    end else begin
                        soc_bankmachine2_next_state <= 3'd4;
                    end
                end
            end
        end
    endcase
end
assign soc_sdram_bankmachine3_timer_done = (soc_sdram_bankmachine3_timer == 1'd0);
assign soc_sdram_bankmachine3_sink_valid = soc_sdram_bankmachine3_req_valid;
assign soc_sdram_bankmachine3_req_ready = soc_sdram_bankmachine3_sink_ready;
assign soc_sdram_bankmachine3_sink_payload_we = soc_sdram_bankmachine3_req_we;
assign soc_sdram_bankmachine3_sink_payload_addr = soc_sdram_bankmachine3_req_addr;
assign soc_sdram_bankmachine3_sink_sink_valid = soc_sdram_bankmachine3_source_valid;
assign soc_sdram_bankmachine3_source_ready = soc_sdram_bankmachine3_sink_sink_ready;
assign soc_sdram_bankmachine3_sink_sink_first = soc_sdram_bankmachine3_source_first;
assign soc_sdram_bankmachine3_sink_sink_last = soc_sdram_bankmachine3_source_last;
assign soc_sdram_bankmachine3_sink_sink_payload_we = soc_sdram_bankmachine3_source_payload_we;
assign soc_sdram_bankmachine3_sink_sink_payload_addr = soc_sdram_bankmachine3_source_payload_addr;
assign soc_sdram_bankmachine3_source_source_ready = (soc_sdram_bankmachine3_req_wdata_ready | soc_sdram_bankmachine3_req_rdata_valid);
assign soc_sdram_bankmachine3_req_lock = (soc_sdram_bankmachine3_source_valid | soc_sdram_bankmachine3_source_source_valid);
assign soc_sdram_bankmachine3_row_hit = (soc_sdram_bankmachine3_row == soc_sdram_bankmachine3_source_source_payload_addr[22:7]);
assign soc_sdram_bankmachine3_cmd_payload_ba = 2'd3;
always @(*) begin
    soc_sdram_bankmachine3_cmd_payload_a <= 16'd0;
    if (soc_sdram_bankmachine3_row_col_n_addr_sel) begin
        soc_sdram_bankmachine3_cmd_payload_a <= soc_sdram_bankmachine3_source_source_payload_addr[22:7];
    end else begin
        soc_sdram_bankmachine3_cmd_payload_a <= ((soc_sdram_bankmachine3_auto_precharge <<< 4'd10) | {soc_sdram_bankmachine3_source_source_payload_addr[6:0], {3{1'd0}}});
    end
end
assign soc_sdram_bankmachine3_precharge_time_sig = ((2'd3 + soc_sdram_csrstorage2_storage) + soc_sdram_csrstorage7_storage);
assign soc_sdram_bankmachine3_twtpcon_valid = ((soc_sdram_bankmachine3_cmd_valid & soc_sdram_bankmachine3_cmd_ready) & soc_sdram_bankmachine3_cmd_payload_is_write);
assign soc_sdram_bankmachine3_trccon_valid = ((soc_sdram_bankmachine3_cmd_valid & soc_sdram_bankmachine3_cmd_ready) & soc_sdram_bankmachine3_row_open);
assign soc_sdram_bankmachine3_trascon_valid = ((soc_sdram_bankmachine3_cmd_valid & soc_sdram_bankmachine3_cmd_ready) & soc_sdram_bankmachine3_row_open);
always @(*) begin
    soc_sdram_bankmachine3_auto_precharge <= 1'd0;
    if ((soc_sdram_bankmachine3_source_valid & soc_sdram_bankmachine3_source_source_valid)) begin
        if ((soc_sdram_bankmachine3_source_payload_addr[22:7] != soc_sdram_bankmachine3_source_source_payload_addr[22:7])) begin
            soc_sdram_bankmachine3_auto_precharge <= (soc_sdram_bankmachine3_row_close == 1'd0);
        end
    end
end
assign soc_sdram_bankmachine3_syncfifo3_din = {soc_sdram_bankmachine3_fifo_in_last, soc_sdram_bankmachine3_fifo_in_first, soc_sdram_bankmachine3_fifo_in_payload_addr, soc_sdram_bankmachine3_fifo_in_payload_we};
assign {soc_sdram_bankmachine3_fifo_out_last, soc_sdram_bankmachine3_fifo_out_first, soc_sdram_bankmachine3_fifo_out_payload_addr, soc_sdram_bankmachine3_fifo_out_payload_we} = soc_sdram_bankmachine3_syncfifo3_dout;
assign soc_sdram_bankmachine3_sink_ready = soc_sdram_bankmachine3_syncfifo3_writable;
assign soc_sdram_bankmachine3_syncfifo3_we = soc_sdram_bankmachine3_sink_valid;
assign soc_sdram_bankmachine3_fifo_in_first = soc_sdram_bankmachine3_sink_first;
assign soc_sdram_bankmachine3_fifo_in_last = soc_sdram_bankmachine3_sink_last;
assign soc_sdram_bankmachine3_fifo_in_payload_we = soc_sdram_bankmachine3_sink_payload_we;
assign soc_sdram_bankmachine3_fifo_in_payload_addr = soc_sdram_bankmachine3_sink_payload_addr;
assign soc_sdram_bankmachine3_source_valid = soc_sdram_bankmachine3_syncfifo3_readable;
assign soc_sdram_bankmachine3_source_first = soc_sdram_bankmachine3_fifo_out_first;
assign soc_sdram_bankmachine3_source_last = soc_sdram_bankmachine3_fifo_out_last;
assign soc_sdram_bankmachine3_source_payload_we = soc_sdram_bankmachine3_fifo_out_payload_we;
assign soc_sdram_bankmachine3_source_payload_addr = soc_sdram_bankmachine3_fifo_out_payload_addr;
assign soc_sdram_bankmachine3_syncfifo3_re = soc_sdram_bankmachine3_source_ready;
always @(*) begin
    soc_sdram_bankmachine3_wrport_adr <= 3'd0;
    if (soc_sdram_bankmachine3_replace) begin
        soc_sdram_bankmachine3_wrport_adr <= (soc_sdram_bankmachine3_produce - 1'd1);
    end else begin
        soc_sdram_bankmachine3_wrport_adr <= soc_sdram_bankmachine3_produce;
    end
end
assign soc_sdram_bankmachine3_wrport_dat_w = soc_sdram_bankmachine3_syncfifo3_din;
assign soc_sdram_bankmachine3_wrport_we = (soc_sdram_bankmachine3_syncfifo3_we & (soc_sdram_bankmachine3_syncfifo3_writable | soc_sdram_bankmachine3_replace));
assign soc_sdram_bankmachine3_do_read = (soc_sdram_bankmachine3_syncfifo3_readable & soc_sdram_bankmachine3_syncfifo3_re);
assign soc_sdram_bankmachine3_rdport_adr = soc_sdram_bankmachine3_consume;
assign soc_sdram_bankmachine3_syncfifo3_dout = soc_sdram_bankmachine3_rdport_dat_r;
assign soc_sdram_bankmachine3_syncfifo3_writable = (soc_sdram_bankmachine3_level != 4'd8);
assign soc_sdram_bankmachine3_syncfifo3_readable = (soc_sdram_bankmachine3_level != 1'd0);
assign soc_sdram_bankmachine3_pipe_valid_sink_ready = ((~soc_sdram_bankmachine3_pipe_valid_source_valid) | soc_sdram_bankmachine3_pipe_valid_source_ready);
assign soc_sdram_bankmachine3_pipe_valid_sink_valid = soc_sdram_bankmachine3_sink_sink_valid;
assign soc_sdram_bankmachine3_sink_sink_ready = soc_sdram_bankmachine3_pipe_valid_sink_ready;
assign soc_sdram_bankmachine3_pipe_valid_sink_first = soc_sdram_bankmachine3_sink_sink_first;
assign soc_sdram_bankmachine3_pipe_valid_sink_last = soc_sdram_bankmachine3_sink_sink_last;
assign soc_sdram_bankmachine3_pipe_valid_sink_payload_we = soc_sdram_bankmachine3_sink_sink_payload_we;
assign soc_sdram_bankmachine3_pipe_valid_sink_payload_addr = soc_sdram_bankmachine3_sink_sink_payload_addr;
assign soc_sdram_bankmachine3_source_source_valid = soc_sdram_bankmachine3_pipe_valid_source_valid;
assign soc_sdram_bankmachine3_pipe_valid_source_ready = soc_sdram_bankmachine3_source_source_ready;
assign soc_sdram_bankmachine3_source_source_first = soc_sdram_bankmachine3_pipe_valid_source_first;
assign soc_sdram_bankmachine3_source_source_last = soc_sdram_bankmachine3_pipe_valid_source_last;
assign soc_sdram_bankmachine3_source_source_payload_we = soc_sdram_bankmachine3_pipe_valid_source_payload_we;
assign soc_sdram_bankmachine3_source_source_payload_addr = soc_sdram_bankmachine3_pipe_valid_source_payload_addr;
always @(*) begin
    soc_sdram_bankmachine3_row_close <= 1'd0;
    soc_sdram_bankmachine3_timer_bankmachine3_next_value <= 33'd0;
    soc_sdram_bankmachine3_cmd_payload_cas <= 1'd0;
    soc_sdram_bankmachine3_timer_bankmachine3_next_value_ce <= 1'd0;
    soc_sdram_bankmachine3_cmd_payload_ras <= 1'd0;
    soc_sdram_bankmachine3_cmd_payload_we <= 1'd0;
    soc_sdram_bankmachine3_row_col_n_addr_sel <= 1'd0;
    soc_sdram_bankmachine3_cmd_payload_is_cmd <= 1'd0;
    soc_sdram_bankmachine3_cmd_payload_is_read <= 1'd0;
    soc_sdram_bankmachine3_cmd_payload_is_write <= 1'd0;
    soc_sdram_bankmachine3_req_wdata_ready <= 1'd0;
    soc_sdram_bankmachine3_req_rdata_valid <= 1'd0;
    soc_sdram_bankmachine3_refresh_gnt <= 1'd0;
    soc_sdram_bankmachine3_cmd_valid <= 1'd0;
    soc_bankmachine3_next_state <= 3'd0;
    soc_sdram_bankmachine3_row_open <= 1'd0;
    soc_bankmachine3_next_state <= soc_bankmachine3_state;
    case (soc_bankmachine3_state)
        1'd1: begin
            if ((soc_sdram_bankmachine3_twtpcon_ready & soc_sdram_bankmachine3_trascon_ready)) begin
                soc_sdram_bankmachine3_cmd_valid <= 1'd1;
                if (soc_sdram_bankmachine3_cmd_ready) begin
                    soc_sdram_bankmachine3_timer_bankmachine3_next_value <= (soc_sdram_csrstorage0_storage - 1'd1);
                    soc_sdram_bankmachine3_timer_bankmachine3_next_value_ce <= 1'd1;
                    soc_bankmachine3_next_state <= 2'd3;
                end
                soc_sdram_bankmachine3_cmd_payload_ras <= 1'd1;
                soc_sdram_bankmachine3_cmd_payload_we <= 1'd1;
                soc_sdram_bankmachine3_cmd_payload_is_cmd <= 1'd1;
            end
            soc_sdram_bankmachine3_row_close <= 1'd1;
        end
        2'd2: begin
            if ((soc_sdram_bankmachine3_twtpcon_ready & soc_sdram_bankmachine3_trascon_ready)) begin
                soc_sdram_bankmachine3_timer_bankmachine3_next_value <= (soc_sdram_csrstorage0_storage - 1'd1);
                soc_sdram_bankmachine3_timer_bankmachine3_next_value_ce <= 1'd1;
                soc_bankmachine3_next_state <= 2'd3;
            end
            soc_sdram_bankmachine3_row_close <= 1'd1;
        end
        2'd3: begin
            if (soc_sdram_bankmachine3_timer_done) begin
                soc_bankmachine3_next_state <= 3'd4;
            end
        end
        3'd4: begin
            if (soc_sdram_bankmachine3_trccon_ready) begin
                soc_sdram_bankmachine3_row_col_n_addr_sel <= 1'd1;
                soc_sdram_bankmachine3_row_open <= 1'd1;
                soc_sdram_bankmachine3_cmd_valid <= 1'd1;
                soc_sdram_bankmachine3_cmd_payload_is_cmd <= 1'd1;
                if (soc_sdram_bankmachine3_cmd_ready) begin
                    soc_sdram_bankmachine3_timer_bankmachine3_next_value <= (soc_sdram_csrstorage1_storage - 1'd1);
                    soc_sdram_bankmachine3_timer_bankmachine3_next_value_ce <= 1'd1;
                    soc_bankmachine3_next_state <= 3'd5;
                end
                soc_sdram_bankmachine3_cmd_payload_ras <= 1'd1;
            end
        end
        3'd5: begin
            if (soc_sdram_bankmachine3_timer_done) begin
                soc_bankmachine3_next_state <= 1'd0;
            end
        end
        3'd6: begin
            if (soc_sdram_bankmachine3_twtpcon_ready) begin
                soc_sdram_bankmachine3_refresh_gnt <= 1'd1;
            end
            soc_sdram_bankmachine3_row_close <= 1'd1;
            soc_sdram_bankmachine3_cmd_payload_is_cmd <= 1'd1;
            if ((~soc_sdram_bankmachine3_refresh_req)) begin
                soc_bankmachine3_next_state <= 1'd0;
            end
        end
        default: begin
            if (soc_sdram_bankmachine3_refresh_req) begin
                soc_bankmachine3_next_state <= 3'd6;
            end else begin
                if (soc_sdram_bankmachine3_source_source_valid) begin
                    if (soc_sdram_bankmachine3_row_opened) begin
                        if (soc_sdram_bankmachine3_row_hit) begin
                            soc_sdram_bankmachine3_cmd_valid <= 1'd1;
                            if (soc_sdram_bankmachine3_source_source_payload_we) begin
                                soc_sdram_bankmachine3_req_wdata_ready <= soc_sdram_bankmachine3_cmd_ready;
                                soc_sdram_bankmachine3_cmd_payload_is_write <= 1'd1;
                                soc_sdram_bankmachine3_cmd_payload_we <= 1'd1;
                            end else begin
                                soc_sdram_bankmachine3_req_rdata_valid <= soc_sdram_bankmachine3_cmd_ready;
                                soc_sdram_bankmachine3_cmd_payload_is_read <= 1'd1;
                            end
                            soc_sdram_bankmachine3_cmd_payload_cas <= 1'd1;
                            if ((soc_sdram_bankmachine3_cmd_ready & soc_sdram_bankmachine3_auto_precharge)) begin
                                soc_bankmachine3_next_state <= 2'd2;
                            end
                        end else begin
                            soc_bankmachine3_next_state <= 1'd1;
                        end
                    end else begin
                        soc_bankmachine3_next_state <= 3'd4;
                    end
                end
            end
        end
    endcase
end
assign soc_sdram_bankmachine4_timer_done = (soc_sdram_bankmachine4_timer == 1'd0);
assign soc_sdram_bankmachine4_sink_valid = soc_sdram_bankmachine4_req_valid;
assign soc_sdram_bankmachine4_req_ready = soc_sdram_bankmachine4_sink_ready;
assign soc_sdram_bankmachine4_sink_payload_we = soc_sdram_bankmachine4_req_we;
assign soc_sdram_bankmachine4_sink_payload_addr = soc_sdram_bankmachine4_req_addr;
assign soc_sdram_bankmachine4_sink_sink_valid = soc_sdram_bankmachine4_source_valid;
assign soc_sdram_bankmachine4_source_ready = soc_sdram_bankmachine4_sink_sink_ready;
assign soc_sdram_bankmachine4_sink_sink_first = soc_sdram_bankmachine4_source_first;
assign soc_sdram_bankmachine4_sink_sink_last = soc_sdram_bankmachine4_source_last;
assign soc_sdram_bankmachine4_sink_sink_payload_we = soc_sdram_bankmachine4_source_payload_we;
assign soc_sdram_bankmachine4_sink_sink_payload_addr = soc_sdram_bankmachine4_source_payload_addr;
assign soc_sdram_bankmachine4_source_source_ready = (soc_sdram_bankmachine4_req_wdata_ready | soc_sdram_bankmachine4_req_rdata_valid);
assign soc_sdram_bankmachine4_req_lock = (soc_sdram_bankmachine4_source_valid | soc_sdram_bankmachine4_source_source_valid);
assign soc_sdram_bankmachine4_row_hit = (soc_sdram_bankmachine4_row == soc_sdram_bankmachine4_source_source_payload_addr[22:7]);
assign soc_sdram_bankmachine4_cmd_payload_ba = 3'd4;
always @(*) begin
    soc_sdram_bankmachine4_cmd_payload_a <= 16'd0;
    if (soc_sdram_bankmachine4_row_col_n_addr_sel) begin
        soc_sdram_bankmachine4_cmd_payload_a <= soc_sdram_bankmachine4_source_source_payload_addr[22:7];
    end else begin
        soc_sdram_bankmachine4_cmd_payload_a <= ((soc_sdram_bankmachine4_auto_precharge <<< 4'd10) | {soc_sdram_bankmachine4_source_source_payload_addr[6:0], {3{1'd0}}});
    end
end
assign soc_sdram_bankmachine4_precharge_time_sig = ((2'd3 + soc_sdram_csrstorage2_storage) + soc_sdram_csrstorage7_storage);
assign soc_sdram_bankmachine4_twtpcon_valid = ((soc_sdram_bankmachine4_cmd_valid & soc_sdram_bankmachine4_cmd_ready) & soc_sdram_bankmachine4_cmd_payload_is_write);
assign soc_sdram_bankmachine4_trccon_valid = ((soc_sdram_bankmachine4_cmd_valid & soc_sdram_bankmachine4_cmd_ready) & soc_sdram_bankmachine4_row_open);
assign soc_sdram_bankmachine4_trascon_valid = ((soc_sdram_bankmachine4_cmd_valid & soc_sdram_bankmachine4_cmd_ready) & soc_sdram_bankmachine4_row_open);
always @(*) begin
    soc_sdram_bankmachine4_auto_precharge <= 1'd0;
    if ((soc_sdram_bankmachine4_source_valid & soc_sdram_bankmachine4_source_source_valid)) begin
        if ((soc_sdram_bankmachine4_source_payload_addr[22:7] != soc_sdram_bankmachine4_source_source_payload_addr[22:7])) begin
            soc_sdram_bankmachine4_auto_precharge <= (soc_sdram_bankmachine4_row_close == 1'd0);
        end
    end
end
assign soc_sdram_bankmachine4_syncfifo4_din = {soc_sdram_bankmachine4_fifo_in_last, soc_sdram_bankmachine4_fifo_in_first, soc_sdram_bankmachine4_fifo_in_payload_addr, soc_sdram_bankmachine4_fifo_in_payload_we};
assign {soc_sdram_bankmachine4_fifo_out_last, soc_sdram_bankmachine4_fifo_out_first, soc_sdram_bankmachine4_fifo_out_payload_addr, soc_sdram_bankmachine4_fifo_out_payload_we} = soc_sdram_bankmachine4_syncfifo4_dout;
assign soc_sdram_bankmachine4_sink_ready = soc_sdram_bankmachine4_syncfifo4_writable;
assign soc_sdram_bankmachine4_syncfifo4_we = soc_sdram_bankmachine4_sink_valid;
assign soc_sdram_bankmachine4_fifo_in_first = soc_sdram_bankmachine4_sink_first;
assign soc_sdram_bankmachine4_fifo_in_last = soc_sdram_bankmachine4_sink_last;
assign soc_sdram_bankmachine4_fifo_in_payload_we = soc_sdram_bankmachine4_sink_payload_we;
assign soc_sdram_bankmachine4_fifo_in_payload_addr = soc_sdram_bankmachine4_sink_payload_addr;
assign soc_sdram_bankmachine4_source_valid = soc_sdram_bankmachine4_syncfifo4_readable;
assign soc_sdram_bankmachine4_source_first = soc_sdram_bankmachine4_fifo_out_first;
assign soc_sdram_bankmachine4_source_last = soc_sdram_bankmachine4_fifo_out_last;
assign soc_sdram_bankmachine4_source_payload_we = soc_sdram_bankmachine4_fifo_out_payload_we;
assign soc_sdram_bankmachine4_source_payload_addr = soc_sdram_bankmachine4_fifo_out_payload_addr;
assign soc_sdram_bankmachine4_syncfifo4_re = soc_sdram_bankmachine4_source_ready;
always @(*) begin
    soc_sdram_bankmachine4_wrport_adr <= 3'd0;
    if (soc_sdram_bankmachine4_replace) begin
        soc_sdram_bankmachine4_wrport_adr <= (soc_sdram_bankmachine4_produce - 1'd1);
    end else begin
        soc_sdram_bankmachine4_wrport_adr <= soc_sdram_bankmachine4_produce;
    end
end
assign soc_sdram_bankmachine4_wrport_dat_w = soc_sdram_bankmachine4_syncfifo4_din;
assign soc_sdram_bankmachine4_wrport_we = (soc_sdram_bankmachine4_syncfifo4_we & (soc_sdram_bankmachine4_syncfifo4_writable | soc_sdram_bankmachine4_replace));
assign soc_sdram_bankmachine4_do_read = (soc_sdram_bankmachine4_syncfifo4_readable & soc_sdram_bankmachine4_syncfifo4_re);
assign soc_sdram_bankmachine4_rdport_adr = soc_sdram_bankmachine4_consume;
assign soc_sdram_bankmachine4_syncfifo4_dout = soc_sdram_bankmachine4_rdport_dat_r;
assign soc_sdram_bankmachine4_syncfifo4_writable = (soc_sdram_bankmachine4_level != 4'd8);
assign soc_sdram_bankmachine4_syncfifo4_readable = (soc_sdram_bankmachine4_level != 1'd0);
assign soc_sdram_bankmachine4_pipe_valid_sink_ready = ((~soc_sdram_bankmachine4_pipe_valid_source_valid) | soc_sdram_bankmachine4_pipe_valid_source_ready);
assign soc_sdram_bankmachine4_pipe_valid_sink_valid = soc_sdram_bankmachine4_sink_sink_valid;
assign soc_sdram_bankmachine4_sink_sink_ready = soc_sdram_bankmachine4_pipe_valid_sink_ready;
assign soc_sdram_bankmachine4_pipe_valid_sink_first = soc_sdram_bankmachine4_sink_sink_first;
assign soc_sdram_bankmachine4_pipe_valid_sink_last = soc_sdram_bankmachine4_sink_sink_last;
assign soc_sdram_bankmachine4_pipe_valid_sink_payload_we = soc_sdram_bankmachine4_sink_sink_payload_we;
assign soc_sdram_bankmachine4_pipe_valid_sink_payload_addr = soc_sdram_bankmachine4_sink_sink_payload_addr;
assign soc_sdram_bankmachine4_source_source_valid = soc_sdram_bankmachine4_pipe_valid_source_valid;
assign soc_sdram_bankmachine4_pipe_valid_source_ready = soc_sdram_bankmachine4_source_source_ready;
assign soc_sdram_bankmachine4_source_source_first = soc_sdram_bankmachine4_pipe_valid_source_first;
assign soc_sdram_bankmachine4_source_source_last = soc_sdram_bankmachine4_pipe_valid_source_last;
assign soc_sdram_bankmachine4_source_source_payload_we = soc_sdram_bankmachine4_pipe_valid_source_payload_we;
assign soc_sdram_bankmachine4_source_source_payload_addr = soc_sdram_bankmachine4_pipe_valid_source_payload_addr;
always @(*) begin
    soc_sdram_bankmachine4_req_wdata_ready <= 1'd0;
    soc_sdram_bankmachine4_req_rdata_valid <= 1'd0;
    soc_sdram_bankmachine4_refresh_gnt <= 1'd0;
    soc_sdram_bankmachine4_cmd_valid <= 1'd0;
    soc_sdram_bankmachine4_row_open <= 1'd0;
    soc_sdram_bankmachine4_row_close <= 1'd0;
    soc_sdram_bankmachine4_cmd_payload_cas <= 1'd0;
    soc_sdram_bankmachine4_cmd_payload_ras <= 1'd0;
    soc_sdram_bankmachine4_cmd_payload_we <= 1'd0;
    soc_sdram_bankmachine4_row_col_n_addr_sel <= 1'd0;
    soc_sdram_bankmachine4_cmd_payload_is_cmd <= 1'd0;
    soc_sdram_bankmachine4_cmd_payload_is_read <= 1'd0;
    soc_bankmachine4_next_state <= 3'd0;
    soc_sdram_bankmachine4_cmd_payload_is_write <= 1'd0;
    soc_sdram_bankmachine4_timer_bankmachine4_next_value <= 33'd0;
    soc_sdram_bankmachine4_timer_bankmachine4_next_value_ce <= 1'd0;
    soc_bankmachine4_next_state <= soc_bankmachine4_state;
    case (soc_bankmachine4_state)
        1'd1: begin
            if ((soc_sdram_bankmachine4_twtpcon_ready & soc_sdram_bankmachine4_trascon_ready)) begin
                soc_sdram_bankmachine4_cmd_valid <= 1'd1;
                if (soc_sdram_bankmachine4_cmd_ready) begin
                    soc_sdram_bankmachine4_timer_bankmachine4_next_value <= (soc_sdram_csrstorage0_storage - 1'd1);
                    soc_sdram_bankmachine4_timer_bankmachine4_next_value_ce <= 1'd1;
                    soc_bankmachine4_next_state <= 2'd3;
                end
                soc_sdram_bankmachine4_cmd_payload_ras <= 1'd1;
                soc_sdram_bankmachine4_cmd_payload_we <= 1'd1;
                soc_sdram_bankmachine4_cmd_payload_is_cmd <= 1'd1;
            end
            soc_sdram_bankmachine4_row_close <= 1'd1;
        end
        2'd2: begin
            if ((soc_sdram_bankmachine4_twtpcon_ready & soc_sdram_bankmachine4_trascon_ready)) begin
                soc_sdram_bankmachine4_timer_bankmachine4_next_value <= (soc_sdram_csrstorage0_storage - 1'd1);
                soc_sdram_bankmachine4_timer_bankmachine4_next_value_ce <= 1'd1;
                soc_bankmachine4_next_state <= 2'd3;
            end
            soc_sdram_bankmachine4_row_close <= 1'd1;
        end
        2'd3: begin
            if (soc_sdram_bankmachine4_timer_done) begin
                soc_bankmachine4_next_state <= 3'd4;
            end
        end
        3'd4: begin
            if (soc_sdram_bankmachine4_trccon_ready) begin
                soc_sdram_bankmachine4_row_col_n_addr_sel <= 1'd1;
                soc_sdram_bankmachine4_row_open <= 1'd1;
                soc_sdram_bankmachine4_cmd_valid <= 1'd1;
                soc_sdram_bankmachine4_cmd_payload_is_cmd <= 1'd1;
                if (soc_sdram_bankmachine4_cmd_ready) begin
                    soc_sdram_bankmachine4_timer_bankmachine4_next_value <= (soc_sdram_csrstorage1_storage - 1'd1);
                    soc_sdram_bankmachine4_timer_bankmachine4_next_value_ce <= 1'd1;
                    soc_bankmachine4_next_state <= 3'd5;
                end
                soc_sdram_bankmachine4_cmd_payload_ras <= 1'd1;
            end
        end
        3'd5: begin
            if (soc_sdram_bankmachine4_timer_done) begin
                soc_bankmachine4_next_state <= 1'd0;
            end
        end
        3'd6: begin
            if (soc_sdram_bankmachine4_twtpcon_ready) begin
                soc_sdram_bankmachine4_refresh_gnt <= 1'd1;
            end
            soc_sdram_bankmachine4_row_close <= 1'd1;
            soc_sdram_bankmachine4_cmd_payload_is_cmd <= 1'd1;
            if ((~soc_sdram_bankmachine4_refresh_req)) begin
                soc_bankmachine4_next_state <= 1'd0;
            end
        end
        default: begin
            if (soc_sdram_bankmachine4_refresh_req) begin
                soc_bankmachine4_next_state <= 3'd6;
            end else begin
                if (soc_sdram_bankmachine4_source_source_valid) begin
                    if (soc_sdram_bankmachine4_row_opened) begin
                        if (soc_sdram_bankmachine4_row_hit) begin
                            soc_sdram_bankmachine4_cmd_valid <= 1'd1;
                            if (soc_sdram_bankmachine4_source_source_payload_we) begin
                                soc_sdram_bankmachine4_req_wdata_ready <= soc_sdram_bankmachine4_cmd_ready;
                                soc_sdram_bankmachine4_cmd_payload_is_write <= 1'd1;
                                soc_sdram_bankmachine4_cmd_payload_we <= 1'd1;
                            end else begin
                                soc_sdram_bankmachine4_req_rdata_valid <= soc_sdram_bankmachine4_cmd_ready;
                                soc_sdram_bankmachine4_cmd_payload_is_read <= 1'd1;
                            end
                            soc_sdram_bankmachine4_cmd_payload_cas <= 1'd1;
                            if ((soc_sdram_bankmachine4_cmd_ready & soc_sdram_bankmachine4_auto_precharge)) begin
                                soc_bankmachine4_next_state <= 2'd2;
                            end
                        end else begin
                            soc_bankmachine4_next_state <= 1'd1;
                        end
                    end else begin
                        soc_bankmachine4_next_state <= 3'd4;
                    end
                end
            end
        end
    endcase
end
assign soc_sdram_bankmachine5_timer_done = (soc_sdram_bankmachine5_timer == 1'd0);
assign soc_sdram_bankmachine5_sink_valid = soc_sdram_bankmachine5_req_valid;
assign soc_sdram_bankmachine5_req_ready = soc_sdram_bankmachine5_sink_ready;
assign soc_sdram_bankmachine5_sink_payload_we = soc_sdram_bankmachine5_req_we;
assign soc_sdram_bankmachine5_sink_payload_addr = soc_sdram_bankmachine5_req_addr;
assign soc_sdram_bankmachine5_sink_sink_valid = soc_sdram_bankmachine5_source_valid;
assign soc_sdram_bankmachine5_source_ready = soc_sdram_bankmachine5_sink_sink_ready;
assign soc_sdram_bankmachine5_sink_sink_first = soc_sdram_bankmachine5_source_first;
assign soc_sdram_bankmachine5_sink_sink_last = soc_sdram_bankmachine5_source_last;
assign soc_sdram_bankmachine5_sink_sink_payload_we = soc_sdram_bankmachine5_source_payload_we;
assign soc_sdram_bankmachine5_sink_sink_payload_addr = soc_sdram_bankmachine5_source_payload_addr;
assign soc_sdram_bankmachine5_source_source_ready = (soc_sdram_bankmachine5_req_wdata_ready | soc_sdram_bankmachine5_req_rdata_valid);
assign soc_sdram_bankmachine5_req_lock = (soc_sdram_bankmachine5_source_valid | soc_sdram_bankmachine5_source_source_valid);
assign soc_sdram_bankmachine5_row_hit = (soc_sdram_bankmachine5_row == soc_sdram_bankmachine5_source_source_payload_addr[22:7]);
assign soc_sdram_bankmachine5_cmd_payload_ba = 3'd5;
always @(*) begin
    soc_sdram_bankmachine5_cmd_payload_a <= 16'd0;
    if (soc_sdram_bankmachine5_row_col_n_addr_sel) begin
        soc_sdram_bankmachine5_cmd_payload_a <= soc_sdram_bankmachine5_source_source_payload_addr[22:7];
    end else begin
        soc_sdram_bankmachine5_cmd_payload_a <= ((soc_sdram_bankmachine5_auto_precharge <<< 4'd10) | {soc_sdram_bankmachine5_source_source_payload_addr[6:0], {3{1'd0}}});
    end
end
assign soc_sdram_bankmachine5_precharge_time_sig = ((2'd3 + soc_sdram_csrstorage2_storage) + soc_sdram_csrstorage7_storage);
assign soc_sdram_bankmachine5_twtpcon_valid = ((soc_sdram_bankmachine5_cmd_valid & soc_sdram_bankmachine5_cmd_ready) & soc_sdram_bankmachine5_cmd_payload_is_write);
assign soc_sdram_bankmachine5_trccon_valid = ((soc_sdram_bankmachine5_cmd_valid & soc_sdram_bankmachine5_cmd_ready) & soc_sdram_bankmachine5_row_open);
assign soc_sdram_bankmachine5_trascon_valid = ((soc_sdram_bankmachine5_cmd_valid & soc_sdram_bankmachine5_cmd_ready) & soc_sdram_bankmachine5_row_open);
always @(*) begin
    soc_sdram_bankmachine5_auto_precharge <= 1'd0;
    if ((soc_sdram_bankmachine5_source_valid & soc_sdram_bankmachine5_source_source_valid)) begin
        if ((soc_sdram_bankmachine5_source_payload_addr[22:7] != soc_sdram_bankmachine5_source_source_payload_addr[22:7])) begin
            soc_sdram_bankmachine5_auto_precharge <= (soc_sdram_bankmachine5_row_close == 1'd0);
        end
    end
end
assign soc_sdram_bankmachine5_syncfifo5_din = {soc_sdram_bankmachine5_fifo_in_last, soc_sdram_bankmachine5_fifo_in_first, soc_sdram_bankmachine5_fifo_in_payload_addr, soc_sdram_bankmachine5_fifo_in_payload_we};
assign {soc_sdram_bankmachine5_fifo_out_last, soc_sdram_bankmachine5_fifo_out_first, soc_sdram_bankmachine5_fifo_out_payload_addr, soc_sdram_bankmachine5_fifo_out_payload_we} = soc_sdram_bankmachine5_syncfifo5_dout;
assign soc_sdram_bankmachine5_sink_ready = soc_sdram_bankmachine5_syncfifo5_writable;
assign soc_sdram_bankmachine5_syncfifo5_we = soc_sdram_bankmachine5_sink_valid;
assign soc_sdram_bankmachine5_fifo_in_first = soc_sdram_bankmachine5_sink_first;
assign soc_sdram_bankmachine5_fifo_in_last = soc_sdram_bankmachine5_sink_last;
assign soc_sdram_bankmachine5_fifo_in_payload_we = soc_sdram_bankmachine5_sink_payload_we;
assign soc_sdram_bankmachine5_fifo_in_payload_addr = soc_sdram_bankmachine5_sink_payload_addr;
assign soc_sdram_bankmachine5_source_valid = soc_sdram_bankmachine5_syncfifo5_readable;
assign soc_sdram_bankmachine5_source_first = soc_sdram_bankmachine5_fifo_out_first;
assign soc_sdram_bankmachine5_source_last = soc_sdram_bankmachine5_fifo_out_last;
assign soc_sdram_bankmachine5_source_payload_we = soc_sdram_bankmachine5_fifo_out_payload_we;
assign soc_sdram_bankmachine5_source_payload_addr = soc_sdram_bankmachine5_fifo_out_payload_addr;
assign soc_sdram_bankmachine5_syncfifo5_re = soc_sdram_bankmachine5_source_ready;
always @(*) begin
    soc_sdram_bankmachine5_wrport_adr <= 3'd0;
    if (soc_sdram_bankmachine5_replace) begin
        soc_sdram_bankmachine5_wrport_adr <= (soc_sdram_bankmachine5_produce - 1'd1);
    end else begin
        soc_sdram_bankmachine5_wrport_adr <= soc_sdram_bankmachine5_produce;
    end
end
assign soc_sdram_bankmachine5_wrport_dat_w = soc_sdram_bankmachine5_syncfifo5_din;
assign soc_sdram_bankmachine5_wrport_we = (soc_sdram_bankmachine5_syncfifo5_we & (soc_sdram_bankmachine5_syncfifo5_writable | soc_sdram_bankmachine5_replace));
assign soc_sdram_bankmachine5_do_read = (soc_sdram_bankmachine5_syncfifo5_readable & soc_sdram_bankmachine5_syncfifo5_re);
assign soc_sdram_bankmachine5_rdport_adr = soc_sdram_bankmachine5_consume;
assign soc_sdram_bankmachine5_syncfifo5_dout = soc_sdram_bankmachine5_rdport_dat_r;
assign soc_sdram_bankmachine5_syncfifo5_writable = (soc_sdram_bankmachine5_level != 4'd8);
assign soc_sdram_bankmachine5_syncfifo5_readable = (soc_sdram_bankmachine5_level != 1'd0);
assign soc_sdram_bankmachine5_pipe_valid_sink_ready = ((~soc_sdram_bankmachine5_pipe_valid_source_valid) | soc_sdram_bankmachine5_pipe_valid_source_ready);
assign soc_sdram_bankmachine5_pipe_valid_sink_valid = soc_sdram_bankmachine5_sink_sink_valid;
assign soc_sdram_bankmachine5_sink_sink_ready = soc_sdram_bankmachine5_pipe_valid_sink_ready;
assign soc_sdram_bankmachine5_pipe_valid_sink_first = soc_sdram_bankmachine5_sink_sink_first;
assign soc_sdram_bankmachine5_pipe_valid_sink_last = soc_sdram_bankmachine5_sink_sink_last;
assign soc_sdram_bankmachine5_pipe_valid_sink_payload_we = soc_sdram_bankmachine5_sink_sink_payload_we;
assign soc_sdram_bankmachine5_pipe_valid_sink_payload_addr = soc_sdram_bankmachine5_sink_sink_payload_addr;
assign soc_sdram_bankmachine5_source_source_valid = soc_sdram_bankmachine5_pipe_valid_source_valid;
assign soc_sdram_bankmachine5_pipe_valid_source_ready = soc_sdram_bankmachine5_source_source_ready;
assign soc_sdram_bankmachine5_source_source_first = soc_sdram_bankmachine5_pipe_valid_source_first;
assign soc_sdram_bankmachine5_source_source_last = soc_sdram_bankmachine5_pipe_valid_source_last;
assign soc_sdram_bankmachine5_source_source_payload_we = soc_sdram_bankmachine5_pipe_valid_source_payload_we;
assign soc_sdram_bankmachine5_source_source_payload_addr = soc_sdram_bankmachine5_pipe_valid_source_payload_addr;
always @(*) begin
    soc_sdram_bankmachine5_timer_bankmachine5_next_value <= 33'd0;
    soc_sdram_bankmachine5_timer_bankmachine5_next_value_ce <= 1'd0;
    soc_sdram_bankmachine5_req_wdata_ready <= 1'd0;
    soc_sdram_bankmachine5_req_rdata_valid <= 1'd0;
    soc_sdram_bankmachine5_refresh_gnt <= 1'd0;
    soc_sdram_bankmachine5_cmd_valid <= 1'd0;
    soc_sdram_bankmachine5_row_open <= 1'd0;
    soc_sdram_bankmachine5_row_close <= 1'd0;
    soc_sdram_bankmachine5_cmd_payload_cas <= 1'd0;
    soc_sdram_bankmachine5_cmd_payload_ras <= 1'd0;
    soc_sdram_bankmachine5_cmd_payload_we <= 1'd0;
    soc_sdram_bankmachine5_row_col_n_addr_sel <= 1'd0;
    soc_sdram_bankmachine5_cmd_payload_is_cmd <= 1'd0;
    soc_sdram_bankmachine5_cmd_payload_is_read <= 1'd0;
    soc_sdram_bankmachine5_cmd_payload_is_write <= 1'd0;
    soc_bankmachine5_next_state <= 3'd0;
    soc_bankmachine5_next_state <= soc_bankmachine5_state;
    case (soc_bankmachine5_state)
        1'd1: begin
            if ((soc_sdram_bankmachine5_twtpcon_ready & soc_sdram_bankmachine5_trascon_ready)) begin
                soc_sdram_bankmachine5_cmd_valid <= 1'd1;
                if (soc_sdram_bankmachine5_cmd_ready) begin
                    soc_sdram_bankmachine5_timer_bankmachine5_next_value <= (soc_sdram_csrstorage0_storage - 1'd1);
                    soc_sdram_bankmachine5_timer_bankmachine5_next_value_ce <= 1'd1;
                    soc_bankmachine5_next_state <= 2'd3;
                end
                soc_sdram_bankmachine5_cmd_payload_ras <= 1'd1;
                soc_sdram_bankmachine5_cmd_payload_we <= 1'd1;
                soc_sdram_bankmachine5_cmd_payload_is_cmd <= 1'd1;
            end
            soc_sdram_bankmachine5_row_close <= 1'd1;
        end
        2'd2: begin
            if ((soc_sdram_bankmachine5_twtpcon_ready & soc_sdram_bankmachine5_trascon_ready)) begin
                soc_sdram_bankmachine5_timer_bankmachine5_next_value <= (soc_sdram_csrstorage0_storage - 1'd1);
                soc_sdram_bankmachine5_timer_bankmachine5_next_value_ce <= 1'd1;
                soc_bankmachine5_next_state <= 2'd3;
            end
            soc_sdram_bankmachine5_row_close <= 1'd1;
        end
        2'd3: begin
            if (soc_sdram_bankmachine5_timer_done) begin
                soc_bankmachine5_next_state <= 3'd4;
            end
        end
        3'd4: begin
            if (soc_sdram_bankmachine5_trccon_ready) begin
                soc_sdram_bankmachine5_row_col_n_addr_sel <= 1'd1;
                soc_sdram_bankmachine5_row_open <= 1'd1;
                soc_sdram_bankmachine5_cmd_valid <= 1'd1;
                soc_sdram_bankmachine5_cmd_payload_is_cmd <= 1'd1;
                if (soc_sdram_bankmachine5_cmd_ready) begin
                    soc_sdram_bankmachine5_timer_bankmachine5_next_value <= (soc_sdram_csrstorage1_storage - 1'd1);
                    soc_sdram_bankmachine5_timer_bankmachine5_next_value_ce <= 1'd1;
                    soc_bankmachine5_next_state <= 3'd5;
                end
                soc_sdram_bankmachine5_cmd_payload_ras <= 1'd1;
            end
        end
        3'd5: begin
            if (soc_sdram_bankmachine5_timer_done) begin
                soc_bankmachine5_next_state <= 1'd0;
            end
        end
        3'd6: begin
            if (soc_sdram_bankmachine5_twtpcon_ready) begin
                soc_sdram_bankmachine5_refresh_gnt <= 1'd1;
            end
            soc_sdram_bankmachine5_row_close <= 1'd1;
            soc_sdram_bankmachine5_cmd_payload_is_cmd <= 1'd1;
            if ((~soc_sdram_bankmachine5_refresh_req)) begin
                soc_bankmachine5_next_state <= 1'd0;
            end
        end
        default: begin
            if (soc_sdram_bankmachine5_refresh_req) begin
                soc_bankmachine5_next_state <= 3'd6;
            end else begin
                if (soc_sdram_bankmachine5_source_source_valid) begin
                    if (soc_sdram_bankmachine5_row_opened) begin
                        if (soc_sdram_bankmachine5_row_hit) begin
                            soc_sdram_bankmachine5_cmd_valid <= 1'd1;
                            if (soc_sdram_bankmachine5_source_source_payload_we) begin
                                soc_sdram_bankmachine5_req_wdata_ready <= soc_sdram_bankmachine5_cmd_ready;
                                soc_sdram_bankmachine5_cmd_payload_is_write <= 1'd1;
                                soc_sdram_bankmachine5_cmd_payload_we <= 1'd1;
                            end else begin
                                soc_sdram_bankmachine5_req_rdata_valid <= soc_sdram_bankmachine5_cmd_ready;
                                soc_sdram_bankmachine5_cmd_payload_is_read <= 1'd1;
                            end
                            soc_sdram_bankmachine5_cmd_payload_cas <= 1'd1;
                            if ((soc_sdram_bankmachine5_cmd_ready & soc_sdram_bankmachine5_auto_precharge)) begin
                                soc_bankmachine5_next_state <= 2'd2;
                            end
                        end else begin
                            soc_bankmachine5_next_state <= 1'd1;
                        end
                    end else begin
                        soc_bankmachine5_next_state <= 3'd4;
                    end
                end
            end
        end
    endcase
end
assign soc_sdram_bankmachine6_timer_done = (soc_sdram_bankmachine6_timer == 1'd0);
assign soc_sdram_bankmachine6_sink_valid = soc_sdram_bankmachine6_req_valid;
assign soc_sdram_bankmachine6_req_ready = soc_sdram_bankmachine6_sink_ready;
assign soc_sdram_bankmachine6_sink_payload_we = soc_sdram_bankmachine6_req_we;
assign soc_sdram_bankmachine6_sink_payload_addr = soc_sdram_bankmachine6_req_addr;
assign soc_sdram_bankmachine6_sink_sink_valid = soc_sdram_bankmachine6_source_valid;
assign soc_sdram_bankmachine6_source_ready = soc_sdram_bankmachine6_sink_sink_ready;
assign soc_sdram_bankmachine6_sink_sink_first = soc_sdram_bankmachine6_source_first;
assign soc_sdram_bankmachine6_sink_sink_last = soc_sdram_bankmachine6_source_last;
assign soc_sdram_bankmachine6_sink_sink_payload_we = soc_sdram_bankmachine6_source_payload_we;
assign soc_sdram_bankmachine6_sink_sink_payload_addr = soc_sdram_bankmachine6_source_payload_addr;
assign soc_sdram_bankmachine6_source_source_ready = (soc_sdram_bankmachine6_req_wdata_ready | soc_sdram_bankmachine6_req_rdata_valid);
assign soc_sdram_bankmachine6_req_lock = (soc_sdram_bankmachine6_source_valid | soc_sdram_bankmachine6_source_source_valid);
assign soc_sdram_bankmachine6_row_hit = (soc_sdram_bankmachine6_row == soc_sdram_bankmachine6_source_source_payload_addr[22:7]);
assign soc_sdram_bankmachine6_cmd_payload_ba = 3'd6;
always @(*) begin
    soc_sdram_bankmachine6_cmd_payload_a <= 16'd0;
    if (soc_sdram_bankmachine6_row_col_n_addr_sel) begin
        soc_sdram_bankmachine6_cmd_payload_a <= soc_sdram_bankmachine6_source_source_payload_addr[22:7];
    end else begin
        soc_sdram_bankmachine6_cmd_payload_a <= ((soc_sdram_bankmachine6_auto_precharge <<< 4'd10) | {soc_sdram_bankmachine6_source_source_payload_addr[6:0], {3{1'd0}}});
    end
end
assign soc_sdram_bankmachine6_precharge_time_sig = ((2'd3 + soc_sdram_csrstorage2_storage) + soc_sdram_csrstorage7_storage);
assign soc_sdram_bankmachine6_twtpcon_valid = ((soc_sdram_bankmachine6_cmd_valid & soc_sdram_bankmachine6_cmd_ready) & soc_sdram_bankmachine6_cmd_payload_is_write);
assign soc_sdram_bankmachine6_trccon_valid = ((soc_sdram_bankmachine6_cmd_valid & soc_sdram_bankmachine6_cmd_ready) & soc_sdram_bankmachine6_row_open);
assign soc_sdram_bankmachine6_trascon_valid = ((soc_sdram_bankmachine6_cmd_valid & soc_sdram_bankmachine6_cmd_ready) & soc_sdram_bankmachine6_row_open);
always @(*) begin
    soc_sdram_bankmachine6_auto_precharge <= 1'd0;
    if ((soc_sdram_bankmachine6_source_valid & soc_sdram_bankmachine6_source_source_valid)) begin
        if ((soc_sdram_bankmachine6_source_payload_addr[22:7] != soc_sdram_bankmachine6_source_source_payload_addr[22:7])) begin
            soc_sdram_bankmachine6_auto_precharge <= (soc_sdram_bankmachine6_row_close == 1'd0);
        end
    end
end
assign soc_sdram_bankmachine6_syncfifo6_din = {soc_sdram_bankmachine6_fifo_in_last, soc_sdram_bankmachine6_fifo_in_first, soc_sdram_bankmachine6_fifo_in_payload_addr, soc_sdram_bankmachine6_fifo_in_payload_we};
assign {soc_sdram_bankmachine6_fifo_out_last, soc_sdram_bankmachine6_fifo_out_first, soc_sdram_bankmachine6_fifo_out_payload_addr, soc_sdram_bankmachine6_fifo_out_payload_we} = soc_sdram_bankmachine6_syncfifo6_dout;
assign soc_sdram_bankmachine6_sink_ready = soc_sdram_bankmachine6_syncfifo6_writable;
assign soc_sdram_bankmachine6_syncfifo6_we = soc_sdram_bankmachine6_sink_valid;
assign soc_sdram_bankmachine6_fifo_in_first = soc_sdram_bankmachine6_sink_first;
assign soc_sdram_bankmachine6_fifo_in_last = soc_sdram_bankmachine6_sink_last;
assign soc_sdram_bankmachine6_fifo_in_payload_we = soc_sdram_bankmachine6_sink_payload_we;
assign soc_sdram_bankmachine6_fifo_in_payload_addr = soc_sdram_bankmachine6_sink_payload_addr;
assign soc_sdram_bankmachine6_source_valid = soc_sdram_bankmachine6_syncfifo6_readable;
assign soc_sdram_bankmachine6_source_first = soc_sdram_bankmachine6_fifo_out_first;
assign soc_sdram_bankmachine6_source_last = soc_sdram_bankmachine6_fifo_out_last;
assign soc_sdram_bankmachine6_source_payload_we = soc_sdram_bankmachine6_fifo_out_payload_we;
assign soc_sdram_bankmachine6_source_payload_addr = soc_sdram_bankmachine6_fifo_out_payload_addr;
assign soc_sdram_bankmachine6_syncfifo6_re = soc_sdram_bankmachine6_source_ready;
always @(*) begin
    soc_sdram_bankmachine6_wrport_adr <= 3'd0;
    if (soc_sdram_bankmachine6_replace) begin
        soc_sdram_bankmachine6_wrport_adr <= (soc_sdram_bankmachine6_produce - 1'd1);
    end else begin
        soc_sdram_bankmachine6_wrport_adr <= soc_sdram_bankmachine6_produce;
    end
end
assign soc_sdram_bankmachine6_wrport_dat_w = soc_sdram_bankmachine6_syncfifo6_din;
assign soc_sdram_bankmachine6_wrport_we = (soc_sdram_bankmachine6_syncfifo6_we & (soc_sdram_bankmachine6_syncfifo6_writable | soc_sdram_bankmachine6_replace));
assign soc_sdram_bankmachine6_do_read = (soc_sdram_bankmachine6_syncfifo6_readable & soc_sdram_bankmachine6_syncfifo6_re);
assign soc_sdram_bankmachine6_rdport_adr = soc_sdram_bankmachine6_consume;
assign soc_sdram_bankmachine6_syncfifo6_dout = soc_sdram_bankmachine6_rdport_dat_r;
assign soc_sdram_bankmachine6_syncfifo6_writable = (soc_sdram_bankmachine6_level != 4'd8);
assign soc_sdram_bankmachine6_syncfifo6_readable = (soc_sdram_bankmachine6_level != 1'd0);
assign soc_sdram_bankmachine6_pipe_valid_sink_ready = ((~soc_sdram_bankmachine6_pipe_valid_source_valid) | soc_sdram_bankmachine6_pipe_valid_source_ready);
assign soc_sdram_bankmachine6_pipe_valid_sink_valid = soc_sdram_bankmachine6_sink_sink_valid;
assign soc_sdram_bankmachine6_sink_sink_ready = soc_sdram_bankmachine6_pipe_valid_sink_ready;
assign soc_sdram_bankmachine6_pipe_valid_sink_first = soc_sdram_bankmachine6_sink_sink_first;
assign soc_sdram_bankmachine6_pipe_valid_sink_last = soc_sdram_bankmachine6_sink_sink_last;
assign soc_sdram_bankmachine6_pipe_valid_sink_payload_we = soc_sdram_bankmachine6_sink_sink_payload_we;
assign soc_sdram_bankmachine6_pipe_valid_sink_payload_addr = soc_sdram_bankmachine6_sink_sink_payload_addr;
assign soc_sdram_bankmachine6_source_source_valid = soc_sdram_bankmachine6_pipe_valid_source_valid;
assign soc_sdram_bankmachine6_pipe_valid_source_ready = soc_sdram_bankmachine6_source_source_ready;
assign soc_sdram_bankmachine6_source_source_first = soc_sdram_bankmachine6_pipe_valid_source_first;
assign soc_sdram_bankmachine6_source_source_last = soc_sdram_bankmachine6_pipe_valid_source_last;
assign soc_sdram_bankmachine6_source_source_payload_we = soc_sdram_bankmachine6_pipe_valid_source_payload_we;
assign soc_sdram_bankmachine6_source_source_payload_addr = soc_sdram_bankmachine6_pipe_valid_source_payload_addr;
always @(*) begin
    soc_sdram_bankmachine6_cmd_payload_is_read <= 1'd0;
    soc_sdram_bankmachine6_cmd_payload_is_write <= 1'd0;
    soc_bankmachine6_next_state <= 3'd0;
    soc_sdram_bankmachine6_req_wdata_ready <= 1'd0;
    soc_sdram_bankmachine6_req_rdata_valid <= 1'd0;
    soc_sdram_bankmachine6_timer_bankmachine6_next_value <= 33'd0;
    soc_sdram_bankmachine6_refresh_gnt <= 1'd0;
    soc_sdram_bankmachine6_cmd_valid <= 1'd0;
    soc_sdram_bankmachine6_timer_bankmachine6_next_value_ce <= 1'd0;
    soc_sdram_bankmachine6_row_open <= 1'd0;
    soc_sdram_bankmachine6_row_close <= 1'd0;
    soc_sdram_bankmachine6_cmd_payload_cas <= 1'd0;
    soc_sdram_bankmachine6_cmd_payload_ras <= 1'd0;
    soc_sdram_bankmachine6_cmd_payload_we <= 1'd0;
    soc_sdram_bankmachine6_row_col_n_addr_sel <= 1'd0;
    soc_sdram_bankmachine6_cmd_payload_is_cmd <= 1'd0;
    soc_bankmachine6_next_state <= soc_bankmachine6_state;
    case (soc_bankmachine6_state)
        1'd1: begin
            if ((soc_sdram_bankmachine6_twtpcon_ready & soc_sdram_bankmachine6_trascon_ready)) begin
                soc_sdram_bankmachine6_cmd_valid <= 1'd1;
                if (soc_sdram_bankmachine6_cmd_ready) begin
                    soc_sdram_bankmachine6_timer_bankmachine6_next_value <= (soc_sdram_csrstorage0_storage - 1'd1);
                    soc_sdram_bankmachine6_timer_bankmachine6_next_value_ce <= 1'd1;
                    soc_bankmachine6_next_state <= 2'd3;
                end
                soc_sdram_bankmachine6_cmd_payload_ras <= 1'd1;
                soc_sdram_bankmachine6_cmd_payload_we <= 1'd1;
                soc_sdram_bankmachine6_cmd_payload_is_cmd <= 1'd1;
            end
            soc_sdram_bankmachine6_row_close <= 1'd1;
        end
        2'd2: begin
            if ((soc_sdram_bankmachine6_twtpcon_ready & soc_sdram_bankmachine6_trascon_ready)) begin
                soc_sdram_bankmachine6_timer_bankmachine6_next_value <= (soc_sdram_csrstorage0_storage - 1'd1);
                soc_sdram_bankmachine6_timer_bankmachine6_next_value_ce <= 1'd1;
                soc_bankmachine6_next_state <= 2'd3;
            end
            soc_sdram_bankmachine6_row_close <= 1'd1;
        end
        2'd3: begin
            if (soc_sdram_bankmachine6_timer_done) begin
                soc_bankmachine6_next_state <= 3'd4;
            end
        end
        3'd4: begin
            if (soc_sdram_bankmachine6_trccon_ready) begin
                soc_sdram_bankmachine6_row_col_n_addr_sel <= 1'd1;
                soc_sdram_bankmachine6_row_open <= 1'd1;
                soc_sdram_bankmachine6_cmd_valid <= 1'd1;
                soc_sdram_bankmachine6_cmd_payload_is_cmd <= 1'd1;
                if (soc_sdram_bankmachine6_cmd_ready) begin
                    soc_sdram_bankmachine6_timer_bankmachine6_next_value <= (soc_sdram_csrstorage1_storage - 1'd1);
                    soc_sdram_bankmachine6_timer_bankmachine6_next_value_ce <= 1'd1;
                    soc_bankmachine6_next_state <= 3'd5;
                end
                soc_sdram_bankmachine6_cmd_payload_ras <= 1'd1;
            end
        end
        3'd5: begin
            if (soc_sdram_bankmachine6_timer_done) begin
                soc_bankmachine6_next_state <= 1'd0;
            end
        end
        3'd6: begin
            if (soc_sdram_bankmachine6_twtpcon_ready) begin
                soc_sdram_bankmachine6_refresh_gnt <= 1'd1;
            end
            soc_sdram_bankmachine6_row_close <= 1'd1;
            soc_sdram_bankmachine6_cmd_payload_is_cmd <= 1'd1;
            if ((~soc_sdram_bankmachine6_refresh_req)) begin
                soc_bankmachine6_next_state <= 1'd0;
            end
        end
        default: begin
            if (soc_sdram_bankmachine6_refresh_req) begin
                soc_bankmachine6_next_state <= 3'd6;
            end else begin
                if (soc_sdram_bankmachine6_source_source_valid) begin
                    if (soc_sdram_bankmachine6_row_opened) begin
                        if (soc_sdram_bankmachine6_row_hit) begin
                            soc_sdram_bankmachine6_cmd_valid <= 1'd1;
                            if (soc_sdram_bankmachine6_source_source_payload_we) begin
                                soc_sdram_bankmachine6_req_wdata_ready <= soc_sdram_bankmachine6_cmd_ready;
                                soc_sdram_bankmachine6_cmd_payload_is_write <= 1'd1;
                                soc_sdram_bankmachine6_cmd_payload_we <= 1'd1;
                            end else begin
                                soc_sdram_bankmachine6_req_rdata_valid <= soc_sdram_bankmachine6_cmd_ready;
                                soc_sdram_bankmachine6_cmd_payload_is_read <= 1'd1;
                            end
                            soc_sdram_bankmachine6_cmd_payload_cas <= 1'd1;
                            if ((soc_sdram_bankmachine6_cmd_ready & soc_sdram_bankmachine6_auto_precharge)) begin
                                soc_bankmachine6_next_state <= 2'd2;
                            end
                        end else begin
                            soc_bankmachine6_next_state <= 1'd1;
                        end
                    end else begin
                        soc_bankmachine6_next_state <= 3'd4;
                    end
                end
            end
        end
    endcase
end
assign soc_sdram_bankmachine7_timer_done = (soc_sdram_bankmachine7_timer == 1'd0);
assign soc_sdram_bankmachine7_sink_valid = soc_sdram_bankmachine7_req_valid;
assign soc_sdram_bankmachine7_req_ready = soc_sdram_bankmachine7_sink_ready;
assign soc_sdram_bankmachine7_sink_payload_we = soc_sdram_bankmachine7_req_we;
assign soc_sdram_bankmachine7_sink_payload_addr = soc_sdram_bankmachine7_req_addr;
assign soc_sdram_bankmachine7_sink_sink_valid = soc_sdram_bankmachine7_source_valid;
assign soc_sdram_bankmachine7_source_ready = soc_sdram_bankmachine7_sink_sink_ready;
assign soc_sdram_bankmachine7_sink_sink_first = soc_sdram_bankmachine7_source_first;
assign soc_sdram_bankmachine7_sink_sink_last = soc_sdram_bankmachine7_source_last;
assign soc_sdram_bankmachine7_sink_sink_payload_we = soc_sdram_bankmachine7_source_payload_we;
assign soc_sdram_bankmachine7_sink_sink_payload_addr = soc_sdram_bankmachine7_source_payload_addr;
assign soc_sdram_bankmachine7_source_source_ready = (soc_sdram_bankmachine7_req_wdata_ready | soc_sdram_bankmachine7_req_rdata_valid);
assign soc_sdram_bankmachine7_req_lock = (soc_sdram_bankmachine7_source_valid | soc_sdram_bankmachine7_source_source_valid);
assign soc_sdram_bankmachine7_row_hit = (soc_sdram_bankmachine7_row == soc_sdram_bankmachine7_source_source_payload_addr[22:7]);
assign soc_sdram_bankmachine7_cmd_payload_ba = 3'd7;
always @(*) begin
    soc_sdram_bankmachine7_cmd_payload_a <= 16'd0;
    if (soc_sdram_bankmachine7_row_col_n_addr_sel) begin
        soc_sdram_bankmachine7_cmd_payload_a <= soc_sdram_bankmachine7_source_source_payload_addr[22:7];
    end else begin
        soc_sdram_bankmachine7_cmd_payload_a <= ((soc_sdram_bankmachine7_auto_precharge <<< 4'd10) | {soc_sdram_bankmachine7_source_source_payload_addr[6:0], {3{1'd0}}});
    end
end
assign soc_sdram_bankmachine7_precharge_time_sig = ((2'd3 + soc_sdram_csrstorage2_storage) + soc_sdram_csrstorage7_storage);
assign soc_sdram_bankmachine7_twtpcon_valid = ((soc_sdram_bankmachine7_cmd_valid & soc_sdram_bankmachine7_cmd_ready) & soc_sdram_bankmachine7_cmd_payload_is_write);
assign soc_sdram_bankmachine7_trccon_valid = ((soc_sdram_bankmachine7_cmd_valid & soc_sdram_bankmachine7_cmd_ready) & soc_sdram_bankmachine7_row_open);
assign soc_sdram_bankmachine7_trascon_valid = ((soc_sdram_bankmachine7_cmd_valid & soc_sdram_bankmachine7_cmd_ready) & soc_sdram_bankmachine7_row_open);
always @(*) begin
    soc_sdram_bankmachine7_auto_precharge <= 1'd0;
    if ((soc_sdram_bankmachine7_source_valid & soc_sdram_bankmachine7_source_source_valid)) begin
        if ((soc_sdram_bankmachine7_source_payload_addr[22:7] != soc_sdram_bankmachine7_source_source_payload_addr[22:7])) begin
            soc_sdram_bankmachine7_auto_precharge <= (soc_sdram_bankmachine7_row_close == 1'd0);
        end
    end
end
assign soc_sdram_bankmachine7_syncfifo7_din = {soc_sdram_bankmachine7_fifo_in_last, soc_sdram_bankmachine7_fifo_in_first, soc_sdram_bankmachine7_fifo_in_payload_addr, soc_sdram_bankmachine7_fifo_in_payload_we};
assign {soc_sdram_bankmachine7_fifo_out_last, soc_sdram_bankmachine7_fifo_out_first, soc_sdram_bankmachine7_fifo_out_payload_addr, soc_sdram_bankmachine7_fifo_out_payload_we} = soc_sdram_bankmachine7_syncfifo7_dout;
assign soc_sdram_bankmachine7_sink_ready = soc_sdram_bankmachine7_syncfifo7_writable;
assign soc_sdram_bankmachine7_syncfifo7_we = soc_sdram_bankmachine7_sink_valid;
assign soc_sdram_bankmachine7_fifo_in_first = soc_sdram_bankmachine7_sink_first;
assign soc_sdram_bankmachine7_fifo_in_last = soc_sdram_bankmachine7_sink_last;
assign soc_sdram_bankmachine7_fifo_in_payload_we = soc_sdram_bankmachine7_sink_payload_we;
assign soc_sdram_bankmachine7_fifo_in_payload_addr = soc_sdram_bankmachine7_sink_payload_addr;
assign soc_sdram_bankmachine7_source_valid = soc_sdram_bankmachine7_syncfifo7_readable;
assign soc_sdram_bankmachine7_source_first = soc_sdram_bankmachine7_fifo_out_first;
assign soc_sdram_bankmachine7_source_last = soc_sdram_bankmachine7_fifo_out_last;
assign soc_sdram_bankmachine7_source_payload_we = soc_sdram_bankmachine7_fifo_out_payload_we;
assign soc_sdram_bankmachine7_source_payload_addr = soc_sdram_bankmachine7_fifo_out_payload_addr;
assign soc_sdram_bankmachine7_syncfifo7_re = soc_sdram_bankmachine7_source_ready;
always @(*) begin
    soc_sdram_bankmachine7_wrport_adr <= 3'd0;
    if (soc_sdram_bankmachine7_replace) begin
        soc_sdram_bankmachine7_wrport_adr <= (soc_sdram_bankmachine7_produce - 1'd1);
    end else begin
        soc_sdram_bankmachine7_wrport_adr <= soc_sdram_bankmachine7_produce;
    end
end
assign soc_sdram_bankmachine7_wrport_dat_w = soc_sdram_bankmachine7_syncfifo7_din;
assign soc_sdram_bankmachine7_wrport_we = (soc_sdram_bankmachine7_syncfifo7_we & (soc_sdram_bankmachine7_syncfifo7_writable | soc_sdram_bankmachine7_replace));
assign soc_sdram_bankmachine7_do_read = (soc_sdram_bankmachine7_syncfifo7_readable & soc_sdram_bankmachine7_syncfifo7_re);
assign soc_sdram_bankmachine7_rdport_adr = soc_sdram_bankmachine7_consume;
assign soc_sdram_bankmachine7_syncfifo7_dout = soc_sdram_bankmachine7_rdport_dat_r;
assign soc_sdram_bankmachine7_syncfifo7_writable = (soc_sdram_bankmachine7_level != 4'd8);
assign soc_sdram_bankmachine7_syncfifo7_readable = (soc_sdram_bankmachine7_level != 1'd0);
assign soc_sdram_bankmachine7_pipe_valid_sink_ready = ((~soc_sdram_bankmachine7_pipe_valid_source_valid) | soc_sdram_bankmachine7_pipe_valid_source_ready);
assign soc_sdram_bankmachine7_pipe_valid_sink_valid = soc_sdram_bankmachine7_sink_sink_valid;
assign soc_sdram_bankmachine7_sink_sink_ready = soc_sdram_bankmachine7_pipe_valid_sink_ready;
assign soc_sdram_bankmachine7_pipe_valid_sink_first = soc_sdram_bankmachine7_sink_sink_first;
assign soc_sdram_bankmachine7_pipe_valid_sink_last = soc_sdram_bankmachine7_sink_sink_last;
assign soc_sdram_bankmachine7_pipe_valid_sink_payload_we = soc_sdram_bankmachine7_sink_sink_payload_we;
assign soc_sdram_bankmachine7_pipe_valid_sink_payload_addr = soc_sdram_bankmachine7_sink_sink_payload_addr;
assign soc_sdram_bankmachine7_source_source_valid = soc_sdram_bankmachine7_pipe_valid_source_valid;
assign soc_sdram_bankmachine7_pipe_valid_source_ready = soc_sdram_bankmachine7_source_source_ready;
assign soc_sdram_bankmachine7_source_source_first = soc_sdram_bankmachine7_pipe_valid_source_first;
assign soc_sdram_bankmachine7_source_source_last = soc_sdram_bankmachine7_pipe_valid_source_last;
assign soc_sdram_bankmachine7_source_source_payload_we = soc_sdram_bankmachine7_pipe_valid_source_payload_we;
assign soc_sdram_bankmachine7_source_source_payload_addr = soc_sdram_bankmachine7_pipe_valid_source_payload_addr;
always @(*) begin
    soc_bankmachine7_next_state <= 3'd0;
    soc_sdram_bankmachine7_row_open <= 1'd0;
    soc_sdram_bankmachine7_row_close <= 1'd0;
    soc_sdram_bankmachine7_cmd_payload_cas <= 1'd0;
    soc_sdram_bankmachine7_cmd_payload_ras <= 1'd0;
    soc_sdram_bankmachine7_timer_bankmachine7_next_value <= 33'd0;
    soc_sdram_bankmachine7_cmd_payload_we <= 1'd0;
    soc_sdram_bankmachine7_timer_bankmachine7_next_value_ce <= 1'd0;
    soc_sdram_bankmachine7_cmd_payload_is_cmd <= 1'd0;
    soc_sdram_bankmachine7_row_col_n_addr_sel <= 1'd0;
    soc_sdram_bankmachine7_cmd_payload_is_read <= 1'd0;
    soc_sdram_bankmachine7_cmd_payload_is_write <= 1'd0;
    soc_sdram_bankmachine7_req_wdata_ready <= 1'd0;
    soc_sdram_bankmachine7_req_rdata_valid <= 1'd0;
    soc_sdram_bankmachine7_refresh_gnt <= 1'd0;
    soc_sdram_bankmachine7_cmd_valid <= 1'd0;
    soc_bankmachine7_next_state <= soc_bankmachine7_state;
    case (soc_bankmachine7_state)
        1'd1: begin
            if ((soc_sdram_bankmachine7_twtpcon_ready & soc_sdram_bankmachine7_trascon_ready)) begin
                soc_sdram_bankmachine7_cmd_valid <= 1'd1;
                if (soc_sdram_bankmachine7_cmd_ready) begin
                    soc_sdram_bankmachine7_timer_bankmachine7_next_value <= (soc_sdram_csrstorage0_storage - 1'd1);
                    soc_sdram_bankmachine7_timer_bankmachine7_next_value_ce <= 1'd1;
                    soc_bankmachine7_next_state <= 2'd3;
                end
                soc_sdram_bankmachine7_cmd_payload_ras <= 1'd1;
                soc_sdram_bankmachine7_cmd_payload_we <= 1'd1;
                soc_sdram_bankmachine7_cmd_payload_is_cmd <= 1'd1;
            end
            soc_sdram_bankmachine7_row_close <= 1'd1;
        end
        2'd2: begin
            if ((soc_sdram_bankmachine7_twtpcon_ready & soc_sdram_bankmachine7_trascon_ready)) begin
                soc_sdram_bankmachine7_timer_bankmachine7_next_value <= (soc_sdram_csrstorage0_storage - 1'd1);
                soc_sdram_bankmachine7_timer_bankmachine7_next_value_ce <= 1'd1;
                soc_bankmachine7_next_state <= 2'd3;
            end
            soc_sdram_bankmachine7_row_close <= 1'd1;
        end
        2'd3: begin
            if (soc_sdram_bankmachine7_timer_done) begin
                soc_bankmachine7_next_state <= 3'd4;
            end
        end
        3'd4: begin
            if (soc_sdram_bankmachine7_trccon_ready) begin
                soc_sdram_bankmachine7_row_col_n_addr_sel <= 1'd1;
                soc_sdram_bankmachine7_row_open <= 1'd1;
                soc_sdram_bankmachine7_cmd_valid <= 1'd1;
                soc_sdram_bankmachine7_cmd_payload_is_cmd <= 1'd1;
                if (soc_sdram_bankmachine7_cmd_ready) begin
                    soc_sdram_bankmachine7_timer_bankmachine7_next_value <= (soc_sdram_csrstorage1_storage - 1'd1);
                    soc_sdram_bankmachine7_timer_bankmachine7_next_value_ce <= 1'd1;
                    soc_bankmachine7_next_state <= 3'd5;
                end
                soc_sdram_bankmachine7_cmd_payload_ras <= 1'd1;
            end
        end
        3'd5: begin
            if (soc_sdram_bankmachine7_timer_done) begin
                soc_bankmachine7_next_state <= 1'd0;
            end
        end
        3'd6: begin
            if (soc_sdram_bankmachine7_twtpcon_ready) begin
                soc_sdram_bankmachine7_refresh_gnt <= 1'd1;
            end
            soc_sdram_bankmachine7_row_close <= 1'd1;
            soc_sdram_bankmachine7_cmd_payload_is_cmd <= 1'd1;
            if ((~soc_sdram_bankmachine7_refresh_req)) begin
                soc_bankmachine7_next_state <= 1'd0;
            end
        end
        default: begin
            if (soc_sdram_bankmachine7_refresh_req) begin
                soc_bankmachine7_next_state <= 3'd6;
            end else begin
                if (soc_sdram_bankmachine7_source_source_valid) begin
                    if (soc_sdram_bankmachine7_row_opened) begin
                        if (soc_sdram_bankmachine7_row_hit) begin
                            soc_sdram_bankmachine7_cmd_valid <= 1'd1;
                            if (soc_sdram_bankmachine7_source_source_payload_we) begin
                                soc_sdram_bankmachine7_req_wdata_ready <= soc_sdram_bankmachine7_cmd_ready;
                                soc_sdram_bankmachine7_cmd_payload_is_write <= 1'd1;
                                soc_sdram_bankmachine7_cmd_payload_we <= 1'd1;
                            end else begin
                                soc_sdram_bankmachine7_req_rdata_valid <= soc_sdram_bankmachine7_cmd_ready;
                                soc_sdram_bankmachine7_cmd_payload_is_read <= 1'd1;
                            end
                            soc_sdram_bankmachine7_cmd_payload_cas <= 1'd1;
                            if ((soc_sdram_bankmachine7_cmd_ready & soc_sdram_bankmachine7_auto_precharge)) begin
                                soc_bankmachine7_next_state <= 2'd2;
                            end
                        end else begin
                            soc_bankmachine7_next_state <= 1'd1;
                        end
                    end else begin
                        soc_bankmachine7_next_state <= 3'd4;
                    end
                end
            end
        end
    endcase
end
assign soc_sdram_bankmachine8_timer_done = (soc_sdram_bankmachine8_timer == 1'd0);
assign soc_sdram_bankmachine8_sink_valid = soc_sdram_bankmachine8_req_valid;
assign soc_sdram_bankmachine8_req_ready = soc_sdram_bankmachine8_sink_ready;
assign soc_sdram_bankmachine8_sink_payload_we = soc_sdram_bankmachine8_req_we;
assign soc_sdram_bankmachine8_sink_payload_addr = soc_sdram_bankmachine8_req_addr;
assign soc_sdram_bankmachine8_sink_sink_valid = soc_sdram_bankmachine8_source_valid;
assign soc_sdram_bankmachine8_source_ready = soc_sdram_bankmachine8_sink_sink_ready;
assign soc_sdram_bankmachine8_sink_sink_first = soc_sdram_bankmachine8_source_first;
assign soc_sdram_bankmachine8_sink_sink_last = soc_sdram_bankmachine8_source_last;
assign soc_sdram_bankmachine8_sink_sink_payload_we = soc_sdram_bankmachine8_source_payload_we;
assign soc_sdram_bankmachine8_sink_sink_payload_addr = soc_sdram_bankmachine8_source_payload_addr;
assign soc_sdram_bankmachine8_source_source_ready = (soc_sdram_bankmachine8_req_wdata_ready | soc_sdram_bankmachine8_req_rdata_valid);
assign soc_sdram_bankmachine8_req_lock = (soc_sdram_bankmachine8_source_valid | soc_sdram_bankmachine8_source_source_valid);
assign soc_sdram_bankmachine8_row_hit = (soc_sdram_bankmachine8_row == soc_sdram_bankmachine8_source_source_payload_addr[22:7]);
assign soc_sdram_bankmachine8_cmd_payload_ba = 4'd8;
always @(*) begin
    soc_sdram_bankmachine8_cmd_payload_a <= 16'd0;
    if (soc_sdram_bankmachine8_row_col_n_addr_sel) begin
        soc_sdram_bankmachine8_cmd_payload_a <= soc_sdram_bankmachine8_source_source_payload_addr[22:7];
    end else begin
        soc_sdram_bankmachine8_cmd_payload_a <= ((soc_sdram_bankmachine8_auto_precharge <<< 4'd10) | {soc_sdram_bankmachine8_source_source_payload_addr[6:0], {3{1'd0}}});
    end
end
assign soc_sdram_bankmachine8_precharge_time_sig = ((2'd3 + soc_sdram_csrstorage2_storage) + soc_sdram_csrstorage7_storage);
assign soc_sdram_bankmachine8_twtpcon_valid = ((soc_sdram_bankmachine8_cmd_valid & soc_sdram_bankmachine8_cmd_ready) & soc_sdram_bankmachine8_cmd_payload_is_write);
assign soc_sdram_bankmachine8_trccon_valid = ((soc_sdram_bankmachine8_cmd_valid & soc_sdram_bankmachine8_cmd_ready) & soc_sdram_bankmachine8_row_open);
assign soc_sdram_bankmachine8_trascon_valid = ((soc_sdram_bankmachine8_cmd_valid & soc_sdram_bankmachine8_cmd_ready) & soc_sdram_bankmachine8_row_open);
always @(*) begin
    soc_sdram_bankmachine8_auto_precharge <= 1'd0;
    if ((soc_sdram_bankmachine8_source_valid & soc_sdram_bankmachine8_source_source_valid)) begin
        if ((soc_sdram_bankmachine8_source_payload_addr[22:7] != soc_sdram_bankmachine8_source_source_payload_addr[22:7])) begin
            soc_sdram_bankmachine8_auto_precharge <= (soc_sdram_bankmachine8_row_close == 1'd0);
        end
    end
end
assign soc_sdram_bankmachine8_syncfifo8_din = {soc_sdram_bankmachine8_fifo_in_last, soc_sdram_bankmachine8_fifo_in_first, soc_sdram_bankmachine8_fifo_in_payload_addr, soc_sdram_bankmachine8_fifo_in_payload_we};
assign {soc_sdram_bankmachine8_fifo_out_last, soc_sdram_bankmachine8_fifo_out_first, soc_sdram_bankmachine8_fifo_out_payload_addr, soc_sdram_bankmachine8_fifo_out_payload_we} = soc_sdram_bankmachine8_syncfifo8_dout;
assign soc_sdram_bankmachine8_sink_ready = soc_sdram_bankmachine8_syncfifo8_writable;
assign soc_sdram_bankmachine8_syncfifo8_we = soc_sdram_bankmachine8_sink_valid;
assign soc_sdram_bankmachine8_fifo_in_first = soc_sdram_bankmachine8_sink_first;
assign soc_sdram_bankmachine8_fifo_in_last = soc_sdram_bankmachine8_sink_last;
assign soc_sdram_bankmachine8_fifo_in_payload_we = soc_sdram_bankmachine8_sink_payload_we;
assign soc_sdram_bankmachine8_fifo_in_payload_addr = soc_sdram_bankmachine8_sink_payload_addr;
assign soc_sdram_bankmachine8_source_valid = soc_sdram_bankmachine8_syncfifo8_readable;
assign soc_sdram_bankmachine8_source_first = soc_sdram_bankmachine8_fifo_out_first;
assign soc_sdram_bankmachine8_source_last = soc_sdram_bankmachine8_fifo_out_last;
assign soc_sdram_bankmachine8_source_payload_we = soc_sdram_bankmachine8_fifo_out_payload_we;
assign soc_sdram_bankmachine8_source_payload_addr = soc_sdram_bankmachine8_fifo_out_payload_addr;
assign soc_sdram_bankmachine8_syncfifo8_re = soc_sdram_bankmachine8_source_ready;
always @(*) begin
    soc_sdram_bankmachine8_wrport_adr <= 3'd0;
    if (soc_sdram_bankmachine8_replace) begin
        soc_sdram_bankmachine8_wrport_adr <= (soc_sdram_bankmachine8_produce - 1'd1);
    end else begin
        soc_sdram_bankmachine8_wrport_adr <= soc_sdram_bankmachine8_produce;
    end
end
assign soc_sdram_bankmachine8_wrport_dat_w = soc_sdram_bankmachine8_syncfifo8_din;
assign soc_sdram_bankmachine8_wrport_we = (soc_sdram_bankmachine8_syncfifo8_we & (soc_sdram_bankmachine8_syncfifo8_writable | soc_sdram_bankmachine8_replace));
assign soc_sdram_bankmachine8_do_read = (soc_sdram_bankmachine8_syncfifo8_readable & soc_sdram_bankmachine8_syncfifo8_re);
assign soc_sdram_bankmachine8_rdport_adr = soc_sdram_bankmachine8_consume;
assign soc_sdram_bankmachine8_syncfifo8_dout = soc_sdram_bankmachine8_rdport_dat_r;
assign soc_sdram_bankmachine8_syncfifo8_writable = (soc_sdram_bankmachine8_level != 4'd8);
assign soc_sdram_bankmachine8_syncfifo8_readable = (soc_sdram_bankmachine8_level != 1'd0);
assign soc_sdram_bankmachine8_pipe_valid_sink_ready = ((~soc_sdram_bankmachine8_pipe_valid_source_valid) | soc_sdram_bankmachine8_pipe_valid_source_ready);
assign soc_sdram_bankmachine8_pipe_valid_sink_valid = soc_sdram_bankmachine8_sink_sink_valid;
assign soc_sdram_bankmachine8_sink_sink_ready = soc_sdram_bankmachine8_pipe_valid_sink_ready;
assign soc_sdram_bankmachine8_pipe_valid_sink_first = soc_sdram_bankmachine8_sink_sink_first;
assign soc_sdram_bankmachine8_pipe_valid_sink_last = soc_sdram_bankmachine8_sink_sink_last;
assign soc_sdram_bankmachine8_pipe_valid_sink_payload_we = soc_sdram_bankmachine8_sink_sink_payload_we;
assign soc_sdram_bankmachine8_pipe_valid_sink_payload_addr = soc_sdram_bankmachine8_sink_sink_payload_addr;
assign soc_sdram_bankmachine8_source_source_valid = soc_sdram_bankmachine8_pipe_valid_source_valid;
assign soc_sdram_bankmachine8_pipe_valid_source_ready = soc_sdram_bankmachine8_source_source_ready;
assign soc_sdram_bankmachine8_source_source_first = soc_sdram_bankmachine8_pipe_valid_source_first;
assign soc_sdram_bankmachine8_source_source_last = soc_sdram_bankmachine8_pipe_valid_source_last;
assign soc_sdram_bankmachine8_source_source_payload_we = soc_sdram_bankmachine8_pipe_valid_source_payload_we;
assign soc_sdram_bankmachine8_source_source_payload_addr = soc_sdram_bankmachine8_pipe_valid_source_payload_addr;
always @(*) begin
    soc_sdram_bankmachine8_req_wdata_ready <= 1'd0;
    soc_sdram_bankmachine8_req_rdata_valid <= 1'd0;
    soc_sdram_bankmachine8_refresh_gnt <= 1'd0;
    soc_sdram_bankmachine8_cmd_valid <= 1'd0;
    soc_sdram_bankmachine8_row_open <= 1'd0;
    soc_sdram_bankmachine8_row_close <= 1'd0;
    soc_sdram_bankmachine8_cmd_payload_cas <= 1'd0;
    soc_sdram_bankmachine8_cmd_payload_ras <= 1'd0;
    soc_sdram_bankmachine8_cmd_payload_we <= 1'd0;
    soc_sdram_bankmachine8_row_col_n_addr_sel <= 1'd0;
    soc_sdram_bankmachine8_cmd_payload_is_cmd <= 1'd0;
    soc_sdram_bankmachine8_cmd_payload_is_read <= 1'd0;
    soc_sdram_bankmachine8_cmd_payload_is_write <= 1'd0;
    soc_bankmachine8_next_state <= 3'd0;
    soc_sdram_bankmachine8_timer_bankmachine8_next_value <= 33'd0;
    soc_sdram_bankmachine8_timer_bankmachine8_next_value_ce <= 1'd0;
    soc_bankmachine8_next_state <= soc_bankmachine8_state;
    case (soc_bankmachine8_state)
        1'd1: begin
            if ((soc_sdram_bankmachine8_twtpcon_ready & soc_sdram_bankmachine8_trascon_ready)) begin
                soc_sdram_bankmachine8_cmd_valid <= 1'd1;
                if (soc_sdram_bankmachine8_cmd_ready) begin
                    soc_sdram_bankmachine8_timer_bankmachine8_next_value <= (soc_sdram_csrstorage0_storage - 1'd1);
                    soc_sdram_bankmachine8_timer_bankmachine8_next_value_ce <= 1'd1;
                    soc_bankmachine8_next_state <= 2'd3;
                end
                soc_sdram_bankmachine8_cmd_payload_ras <= 1'd1;
                soc_sdram_bankmachine8_cmd_payload_we <= 1'd1;
                soc_sdram_bankmachine8_cmd_payload_is_cmd <= 1'd1;
            end
            soc_sdram_bankmachine8_row_close <= 1'd1;
        end
        2'd2: begin
            if ((soc_sdram_bankmachine8_twtpcon_ready & soc_sdram_bankmachine8_trascon_ready)) begin
                soc_sdram_bankmachine8_timer_bankmachine8_next_value <= (soc_sdram_csrstorage0_storage - 1'd1);
                soc_sdram_bankmachine8_timer_bankmachine8_next_value_ce <= 1'd1;
                soc_bankmachine8_next_state <= 2'd3;
            end
            soc_sdram_bankmachine8_row_close <= 1'd1;
        end
        2'd3: begin
            if (soc_sdram_bankmachine8_timer_done) begin
                soc_bankmachine8_next_state <= 3'd4;
            end
        end
        3'd4: begin
            if (soc_sdram_bankmachine8_trccon_ready) begin
                soc_sdram_bankmachine8_row_col_n_addr_sel <= 1'd1;
                soc_sdram_bankmachine8_row_open <= 1'd1;
                soc_sdram_bankmachine8_cmd_valid <= 1'd1;
                soc_sdram_bankmachine8_cmd_payload_is_cmd <= 1'd1;
                if (soc_sdram_bankmachine8_cmd_ready) begin
                    soc_sdram_bankmachine8_timer_bankmachine8_next_value <= (soc_sdram_csrstorage1_storage - 1'd1);
                    soc_sdram_bankmachine8_timer_bankmachine8_next_value_ce <= 1'd1;
                    soc_bankmachine8_next_state <= 3'd5;
                end
                soc_sdram_bankmachine8_cmd_payload_ras <= 1'd1;
            end
        end
        3'd5: begin
            if (soc_sdram_bankmachine8_timer_done) begin
                soc_bankmachine8_next_state <= 1'd0;
            end
        end
        3'd6: begin
            if (soc_sdram_bankmachine8_twtpcon_ready) begin
                soc_sdram_bankmachine8_refresh_gnt <= 1'd1;
            end
            soc_sdram_bankmachine8_row_close <= 1'd1;
            soc_sdram_bankmachine8_cmd_payload_is_cmd <= 1'd1;
            if ((~soc_sdram_bankmachine8_refresh_req)) begin
                soc_bankmachine8_next_state <= 1'd0;
            end
        end
        default: begin
            if (soc_sdram_bankmachine8_refresh_req) begin
                soc_bankmachine8_next_state <= 3'd6;
            end else begin
                if (soc_sdram_bankmachine8_source_source_valid) begin
                    if (soc_sdram_bankmachine8_row_opened) begin
                        if (soc_sdram_bankmachine8_row_hit) begin
                            soc_sdram_bankmachine8_cmd_valid <= 1'd1;
                            if (soc_sdram_bankmachine8_source_source_payload_we) begin
                                soc_sdram_bankmachine8_req_wdata_ready <= soc_sdram_bankmachine8_cmd_ready;
                                soc_sdram_bankmachine8_cmd_payload_is_write <= 1'd1;
                                soc_sdram_bankmachine8_cmd_payload_we <= 1'd1;
                            end else begin
                                soc_sdram_bankmachine8_req_rdata_valid <= soc_sdram_bankmachine8_cmd_ready;
                                soc_sdram_bankmachine8_cmd_payload_is_read <= 1'd1;
                            end
                            soc_sdram_bankmachine8_cmd_payload_cas <= 1'd1;
                            if ((soc_sdram_bankmachine8_cmd_ready & soc_sdram_bankmachine8_auto_precharge)) begin
                                soc_bankmachine8_next_state <= 2'd2;
                            end
                        end else begin
                            soc_bankmachine8_next_state <= 1'd1;
                        end
                    end else begin
                        soc_bankmachine8_next_state <= 3'd4;
                    end
                end
            end
        end
    endcase
end
assign soc_sdram_bankmachine9_timer_done = (soc_sdram_bankmachine9_timer == 1'd0);
assign soc_sdram_bankmachine9_sink_valid = soc_sdram_bankmachine9_req_valid;
assign soc_sdram_bankmachine9_req_ready = soc_sdram_bankmachine9_sink_ready;
assign soc_sdram_bankmachine9_sink_payload_we = soc_sdram_bankmachine9_req_we;
assign soc_sdram_bankmachine9_sink_payload_addr = soc_sdram_bankmachine9_req_addr;
assign soc_sdram_bankmachine9_sink_sink_valid = soc_sdram_bankmachine9_source_valid;
assign soc_sdram_bankmachine9_source_ready = soc_sdram_bankmachine9_sink_sink_ready;
assign soc_sdram_bankmachine9_sink_sink_first = soc_sdram_bankmachine9_source_first;
assign soc_sdram_bankmachine9_sink_sink_last = soc_sdram_bankmachine9_source_last;
assign soc_sdram_bankmachine9_sink_sink_payload_we = soc_sdram_bankmachine9_source_payload_we;
assign soc_sdram_bankmachine9_sink_sink_payload_addr = soc_sdram_bankmachine9_source_payload_addr;
assign soc_sdram_bankmachine9_source_source_ready = (soc_sdram_bankmachine9_req_wdata_ready | soc_sdram_bankmachine9_req_rdata_valid);
assign soc_sdram_bankmachine9_req_lock = (soc_sdram_bankmachine9_source_valid | soc_sdram_bankmachine9_source_source_valid);
assign soc_sdram_bankmachine9_row_hit = (soc_sdram_bankmachine9_row == soc_sdram_bankmachine9_source_source_payload_addr[22:7]);
assign soc_sdram_bankmachine9_cmd_payload_ba = 4'd9;
always @(*) begin
    soc_sdram_bankmachine9_cmd_payload_a <= 16'd0;
    if (soc_sdram_bankmachine9_row_col_n_addr_sel) begin
        soc_sdram_bankmachine9_cmd_payload_a <= soc_sdram_bankmachine9_source_source_payload_addr[22:7];
    end else begin
        soc_sdram_bankmachine9_cmd_payload_a <= ((soc_sdram_bankmachine9_auto_precharge <<< 4'd10) | {soc_sdram_bankmachine9_source_source_payload_addr[6:0], {3{1'd0}}});
    end
end
assign soc_sdram_bankmachine9_precharge_time_sig = ((2'd3 + soc_sdram_csrstorage2_storage) + soc_sdram_csrstorage7_storage);
assign soc_sdram_bankmachine9_twtpcon_valid = ((soc_sdram_bankmachine9_cmd_valid & soc_sdram_bankmachine9_cmd_ready) & soc_sdram_bankmachine9_cmd_payload_is_write);
assign soc_sdram_bankmachine9_trccon_valid = ((soc_sdram_bankmachine9_cmd_valid & soc_sdram_bankmachine9_cmd_ready) & soc_sdram_bankmachine9_row_open);
assign soc_sdram_bankmachine9_trascon_valid = ((soc_sdram_bankmachine9_cmd_valid & soc_sdram_bankmachine9_cmd_ready) & soc_sdram_bankmachine9_row_open);
always @(*) begin
    soc_sdram_bankmachine9_auto_precharge <= 1'd0;
    if ((soc_sdram_bankmachine9_source_valid & soc_sdram_bankmachine9_source_source_valid)) begin
        if ((soc_sdram_bankmachine9_source_payload_addr[22:7] != soc_sdram_bankmachine9_source_source_payload_addr[22:7])) begin
            soc_sdram_bankmachine9_auto_precharge <= (soc_sdram_bankmachine9_row_close == 1'd0);
        end
    end
end
assign soc_sdram_bankmachine9_syncfifo9_din = {soc_sdram_bankmachine9_fifo_in_last, soc_sdram_bankmachine9_fifo_in_first, soc_sdram_bankmachine9_fifo_in_payload_addr, soc_sdram_bankmachine9_fifo_in_payload_we};
assign {soc_sdram_bankmachine9_fifo_out_last, soc_sdram_bankmachine9_fifo_out_first, soc_sdram_bankmachine9_fifo_out_payload_addr, soc_sdram_bankmachine9_fifo_out_payload_we} = soc_sdram_bankmachine9_syncfifo9_dout;
assign soc_sdram_bankmachine9_sink_ready = soc_sdram_bankmachine9_syncfifo9_writable;
assign soc_sdram_bankmachine9_syncfifo9_we = soc_sdram_bankmachine9_sink_valid;
assign soc_sdram_bankmachine9_fifo_in_first = soc_sdram_bankmachine9_sink_first;
assign soc_sdram_bankmachine9_fifo_in_last = soc_sdram_bankmachine9_sink_last;
assign soc_sdram_bankmachine9_fifo_in_payload_we = soc_sdram_bankmachine9_sink_payload_we;
assign soc_sdram_bankmachine9_fifo_in_payload_addr = soc_sdram_bankmachine9_sink_payload_addr;
assign soc_sdram_bankmachine9_source_valid = soc_sdram_bankmachine9_syncfifo9_readable;
assign soc_sdram_bankmachine9_source_first = soc_sdram_bankmachine9_fifo_out_first;
assign soc_sdram_bankmachine9_source_last = soc_sdram_bankmachine9_fifo_out_last;
assign soc_sdram_bankmachine9_source_payload_we = soc_sdram_bankmachine9_fifo_out_payload_we;
assign soc_sdram_bankmachine9_source_payload_addr = soc_sdram_bankmachine9_fifo_out_payload_addr;
assign soc_sdram_bankmachine9_syncfifo9_re = soc_sdram_bankmachine9_source_ready;
always @(*) begin
    soc_sdram_bankmachine9_wrport_adr <= 3'd0;
    if (soc_sdram_bankmachine9_replace) begin
        soc_sdram_bankmachine9_wrport_adr <= (soc_sdram_bankmachine9_produce - 1'd1);
    end else begin
        soc_sdram_bankmachine9_wrport_adr <= soc_sdram_bankmachine9_produce;
    end
end
assign soc_sdram_bankmachine9_wrport_dat_w = soc_sdram_bankmachine9_syncfifo9_din;
assign soc_sdram_bankmachine9_wrport_we = (soc_sdram_bankmachine9_syncfifo9_we & (soc_sdram_bankmachine9_syncfifo9_writable | soc_sdram_bankmachine9_replace));
assign soc_sdram_bankmachine9_do_read = (soc_sdram_bankmachine9_syncfifo9_readable & soc_sdram_bankmachine9_syncfifo9_re);
assign soc_sdram_bankmachine9_rdport_adr = soc_sdram_bankmachine9_consume;
assign soc_sdram_bankmachine9_syncfifo9_dout = soc_sdram_bankmachine9_rdport_dat_r;
assign soc_sdram_bankmachine9_syncfifo9_writable = (soc_sdram_bankmachine9_level != 4'd8);
assign soc_sdram_bankmachine9_syncfifo9_readable = (soc_sdram_bankmachine9_level != 1'd0);
assign soc_sdram_bankmachine9_pipe_valid_sink_ready = ((~soc_sdram_bankmachine9_pipe_valid_source_valid) | soc_sdram_bankmachine9_pipe_valid_source_ready);
assign soc_sdram_bankmachine9_pipe_valid_sink_valid = soc_sdram_bankmachine9_sink_sink_valid;
assign soc_sdram_bankmachine9_sink_sink_ready = soc_sdram_bankmachine9_pipe_valid_sink_ready;
assign soc_sdram_bankmachine9_pipe_valid_sink_first = soc_sdram_bankmachine9_sink_sink_first;
assign soc_sdram_bankmachine9_pipe_valid_sink_last = soc_sdram_bankmachine9_sink_sink_last;
assign soc_sdram_bankmachine9_pipe_valid_sink_payload_we = soc_sdram_bankmachine9_sink_sink_payload_we;
assign soc_sdram_bankmachine9_pipe_valid_sink_payload_addr = soc_sdram_bankmachine9_sink_sink_payload_addr;
assign soc_sdram_bankmachine9_source_source_valid = soc_sdram_bankmachine9_pipe_valid_source_valid;
assign soc_sdram_bankmachine9_pipe_valid_source_ready = soc_sdram_bankmachine9_source_source_ready;
assign soc_sdram_bankmachine9_source_source_first = soc_sdram_bankmachine9_pipe_valid_source_first;
assign soc_sdram_bankmachine9_source_source_last = soc_sdram_bankmachine9_pipe_valid_source_last;
assign soc_sdram_bankmachine9_source_source_payload_we = soc_sdram_bankmachine9_pipe_valid_source_payload_we;
assign soc_sdram_bankmachine9_source_source_payload_addr = soc_sdram_bankmachine9_pipe_valid_source_payload_addr;
always @(*) begin
    soc_bankmachine9_next_state <= 3'd0;
    soc_sdram_bankmachine9_timer_bankmachine9_next_value <= 33'd0;
    soc_sdram_bankmachine9_timer_bankmachine9_next_value_ce <= 1'd0;
    soc_sdram_bankmachine9_req_wdata_ready <= 1'd0;
    soc_sdram_bankmachine9_req_rdata_valid <= 1'd0;
    soc_sdram_bankmachine9_refresh_gnt <= 1'd0;
    soc_sdram_bankmachine9_cmd_valid <= 1'd0;
    soc_sdram_bankmachine9_row_open <= 1'd0;
    soc_sdram_bankmachine9_row_close <= 1'd0;
    soc_sdram_bankmachine9_cmd_payload_cas <= 1'd0;
    soc_sdram_bankmachine9_cmd_payload_ras <= 1'd0;
    soc_sdram_bankmachine9_cmd_payload_we <= 1'd0;
    soc_sdram_bankmachine9_row_col_n_addr_sel <= 1'd0;
    soc_sdram_bankmachine9_cmd_payload_is_cmd <= 1'd0;
    soc_sdram_bankmachine9_cmd_payload_is_read <= 1'd0;
    soc_sdram_bankmachine9_cmd_payload_is_write <= 1'd0;
    soc_bankmachine9_next_state <= soc_bankmachine9_state;
    case (soc_bankmachine9_state)
        1'd1: begin
            if ((soc_sdram_bankmachine9_twtpcon_ready & soc_sdram_bankmachine9_trascon_ready)) begin
                soc_sdram_bankmachine9_cmd_valid <= 1'd1;
                if (soc_sdram_bankmachine9_cmd_ready) begin
                    soc_sdram_bankmachine9_timer_bankmachine9_next_value <= (soc_sdram_csrstorage0_storage - 1'd1);
                    soc_sdram_bankmachine9_timer_bankmachine9_next_value_ce <= 1'd1;
                    soc_bankmachine9_next_state <= 2'd3;
                end
                soc_sdram_bankmachine9_cmd_payload_ras <= 1'd1;
                soc_sdram_bankmachine9_cmd_payload_we <= 1'd1;
                soc_sdram_bankmachine9_cmd_payload_is_cmd <= 1'd1;
            end
            soc_sdram_bankmachine9_row_close <= 1'd1;
        end
        2'd2: begin
            if ((soc_sdram_bankmachine9_twtpcon_ready & soc_sdram_bankmachine9_trascon_ready)) begin
                soc_sdram_bankmachine9_timer_bankmachine9_next_value <= (soc_sdram_csrstorage0_storage - 1'd1);
                soc_sdram_bankmachine9_timer_bankmachine9_next_value_ce <= 1'd1;
                soc_bankmachine9_next_state <= 2'd3;
            end
            soc_sdram_bankmachine9_row_close <= 1'd1;
        end
        2'd3: begin
            if (soc_sdram_bankmachine9_timer_done) begin
                soc_bankmachine9_next_state <= 3'd4;
            end
        end
        3'd4: begin
            if (soc_sdram_bankmachine9_trccon_ready) begin
                soc_sdram_bankmachine9_row_col_n_addr_sel <= 1'd1;
                soc_sdram_bankmachine9_row_open <= 1'd1;
                soc_sdram_bankmachine9_cmd_valid <= 1'd1;
                soc_sdram_bankmachine9_cmd_payload_is_cmd <= 1'd1;
                if (soc_sdram_bankmachine9_cmd_ready) begin
                    soc_sdram_bankmachine9_timer_bankmachine9_next_value <= (soc_sdram_csrstorage1_storage - 1'd1);
                    soc_sdram_bankmachine9_timer_bankmachine9_next_value_ce <= 1'd1;
                    soc_bankmachine9_next_state <= 3'd5;
                end
                soc_sdram_bankmachine9_cmd_payload_ras <= 1'd1;
            end
        end
        3'd5: begin
            if (soc_sdram_bankmachine9_timer_done) begin
                soc_bankmachine9_next_state <= 1'd0;
            end
        end
        3'd6: begin
            if (soc_sdram_bankmachine9_twtpcon_ready) begin
                soc_sdram_bankmachine9_refresh_gnt <= 1'd1;
            end
            soc_sdram_bankmachine9_row_close <= 1'd1;
            soc_sdram_bankmachine9_cmd_payload_is_cmd <= 1'd1;
            if ((~soc_sdram_bankmachine9_refresh_req)) begin
                soc_bankmachine9_next_state <= 1'd0;
            end
        end
        default: begin
            if (soc_sdram_bankmachine9_refresh_req) begin
                soc_bankmachine9_next_state <= 3'd6;
            end else begin
                if (soc_sdram_bankmachine9_source_source_valid) begin
                    if (soc_sdram_bankmachine9_row_opened) begin
                        if (soc_sdram_bankmachine9_row_hit) begin
                            soc_sdram_bankmachine9_cmd_valid <= 1'd1;
                            if (soc_sdram_bankmachine9_source_source_payload_we) begin
                                soc_sdram_bankmachine9_req_wdata_ready <= soc_sdram_bankmachine9_cmd_ready;
                                soc_sdram_bankmachine9_cmd_payload_is_write <= 1'd1;
                                soc_sdram_bankmachine9_cmd_payload_we <= 1'd1;
                            end else begin
                                soc_sdram_bankmachine9_req_rdata_valid <= soc_sdram_bankmachine9_cmd_ready;
                                soc_sdram_bankmachine9_cmd_payload_is_read <= 1'd1;
                            end
                            soc_sdram_bankmachine9_cmd_payload_cas <= 1'd1;
                            if ((soc_sdram_bankmachine9_cmd_ready & soc_sdram_bankmachine9_auto_precharge)) begin
                                soc_bankmachine9_next_state <= 2'd2;
                            end
                        end else begin
                            soc_bankmachine9_next_state <= 1'd1;
                        end
                    end else begin
                        soc_bankmachine9_next_state <= 3'd4;
                    end
                end
            end
        end
    endcase
end
assign soc_sdram_bankmachine10_timer_done = (soc_sdram_bankmachine10_timer == 1'd0);
assign soc_sdram_bankmachine10_sink_valid = soc_sdram_bankmachine10_req_valid;
assign soc_sdram_bankmachine10_req_ready = soc_sdram_bankmachine10_sink_ready;
assign soc_sdram_bankmachine10_sink_payload_we = soc_sdram_bankmachine10_req_we;
assign soc_sdram_bankmachine10_sink_payload_addr = soc_sdram_bankmachine10_req_addr;
assign soc_sdram_bankmachine10_sink_sink_valid = soc_sdram_bankmachine10_source_valid;
assign soc_sdram_bankmachine10_source_ready = soc_sdram_bankmachine10_sink_sink_ready;
assign soc_sdram_bankmachine10_sink_sink_first = soc_sdram_bankmachine10_source_first;
assign soc_sdram_bankmachine10_sink_sink_last = soc_sdram_bankmachine10_source_last;
assign soc_sdram_bankmachine10_sink_sink_payload_we = soc_sdram_bankmachine10_source_payload_we;
assign soc_sdram_bankmachine10_sink_sink_payload_addr = soc_sdram_bankmachine10_source_payload_addr;
assign soc_sdram_bankmachine10_source_source_ready = (soc_sdram_bankmachine10_req_wdata_ready | soc_sdram_bankmachine10_req_rdata_valid);
assign soc_sdram_bankmachine10_req_lock = (soc_sdram_bankmachine10_source_valid | soc_sdram_bankmachine10_source_source_valid);
assign soc_sdram_bankmachine10_row_hit = (soc_sdram_bankmachine10_row == soc_sdram_bankmachine10_source_source_payload_addr[22:7]);
assign soc_sdram_bankmachine10_cmd_payload_ba = 4'd10;
always @(*) begin
    soc_sdram_bankmachine10_cmd_payload_a <= 16'd0;
    if (soc_sdram_bankmachine10_row_col_n_addr_sel) begin
        soc_sdram_bankmachine10_cmd_payload_a <= soc_sdram_bankmachine10_source_source_payload_addr[22:7];
    end else begin
        soc_sdram_bankmachine10_cmd_payload_a <= ((soc_sdram_bankmachine10_auto_precharge <<< 4'd10) | {soc_sdram_bankmachine10_source_source_payload_addr[6:0], {3{1'd0}}});
    end
end
assign soc_sdram_bankmachine10_precharge_time_sig = ((2'd3 + soc_sdram_csrstorage2_storage) + soc_sdram_csrstorage7_storage);
assign soc_sdram_bankmachine10_twtpcon_valid = ((soc_sdram_bankmachine10_cmd_valid & soc_sdram_bankmachine10_cmd_ready) & soc_sdram_bankmachine10_cmd_payload_is_write);
assign soc_sdram_bankmachine10_trccon_valid = ((soc_sdram_bankmachine10_cmd_valid & soc_sdram_bankmachine10_cmd_ready) & soc_sdram_bankmachine10_row_open);
assign soc_sdram_bankmachine10_trascon_valid = ((soc_sdram_bankmachine10_cmd_valid & soc_sdram_bankmachine10_cmd_ready) & soc_sdram_bankmachine10_row_open);
always @(*) begin
    soc_sdram_bankmachine10_auto_precharge <= 1'd0;
    if ((soc_sdram_bankmachine10_source_valid & soc_sdram_bankmachine10_source_source_valid)) begin
        if ((soc_sdram_bankmachine10_source_payload_addr[22:7] != soc_sdram_bankmachine10_source_source_payload_addr[22:7])) begin
            soc_sdram_bankmachine10_auto_precharge <= (soc_sdram_bankmachine10_row_close == 1'd0);
        end
    end
end
assign soc_sdram_bankmachine10_syncfifo10_din = {soc_sdram_bankmachine10_fifo_in_last, soc_sdram_bankmachine10_fifo_in_first, soc_sdram_bankmachine10_fifo_in_payload_addr, soc_sdram_bankmachine10_fifo_in_payload_we};
assign {soc_sdram_bankmachine10_fifo_out_last, soc_sdram_bankmachine10_fifo_out_first, soc_sdram_bankmachine10_fifo_out_payload_addr, soc_sdram_bankmachine10_fifo_out_payload_we} = soc_sdram_bankmachine10_syncfifo10_dout;
assign soc_sdram_bankmachine10_sink_ready = soc_sdram_bankmachine10_syncfifo10_writable;
assign soc_sdram_bankmachine10_syncfifo10_we = soc_sdram_bankmachine10_sink_valid;
assign soc_sdram_bankmachine10_fifo_in_first = soc_sdram_bankmachine10_sink_first;
assign soc_sdram_bankmachine10_fifo_in_last = soc_sdram_bankmachine10_sink_last;
assign soc_sdram_bankmachine10_fifo_in_payload_we = soc_sdram_bankmachine10_sink_payload_we;
assign soc_sdram_bankmachine10_fifo_in_payload_addr = soc_sdram_bankmachine10_sink_payload_addr;
assign soc_sdram_bankmachine10_source_valid = soc_sdram_bankmachine10_syncfifo10_readable;
assign soc_sdram_bankmachine10_source_first = soc_sdram_bankmachine10_fifo_out_first;
assign soc_sdram_bankmachine10_source_last = soc_sdram_bankmachine10_fifo_out_last;
assign soc_sdram_bankmachine10_source_payload_we = soc_sdram_bankmachine10_fifo_out_payload_we;
assign soc_sdram_bankmachine10_source_payload_addr = soc_sdram_bankmachine10_fifo_out_payload_addr;
assign soc_sdram_bankmachine10_syncfifo10_re = soc_sdram_bankmachine10_source_ready;
always @(*) begin
    soc_sdram_bankmachine10_wrport_adr <= 3'd0;
    if (soc_sdram_bankmachine10_replace) begin
        soc_sdram_bankmachine10_wrport_adr <= (soc_sdram_bankmachine10_produce - 1'd1);
    end else begin
        soc_sdram_bankmachine10_wrport_adr <= soc_sdram_bankmachine10_produce;
    end
end
assign soc_sdram_bankmachine10_wrport_dat_w = soc_sdram_bankmachine10_syncfifo10_din;
assign soc_sdram_bankmachine10_wrport_we = (soc_sdram_bankmachine10_syncfifo10_we & (soc_sdram_bankmachine10_syncfifo10_writable | soc_sdram_bankmachine10_replace));
assign soc_sdram_bankmachine10_do_read = (soc_sdram_bankmachine10_syncfifo10_readable & soc_sdram_bankmachine10_syncfifo10_re);
assign soc_sdram_bankmachine10_rdport_adr = soc_sdram_bankmachine10_consume;
assign soc_sdram_bankmachine10_syncfifo10_dout = soc_sdram_bankmachine10_rdport_dat_r;
assign soc_sdram_bankmachine10_syncfifo10_writable = (soc_sdram_bankmachine10_level != 4'd8);
assign soc_sdram_bankmachine10_syncfifo10_readable = (soc_sdram_bankmachine10_level != 1'd0);
assign soc_sdram_bankmachine10_pipe_valid_sink_ready = ((~soc_sdram_bankmachine10_pipe_valid_source_valid) | soc_sdram_bankmachine10_pipe_valid_source_ready);
assign soc_sdram_bankmachine10_pipe_valid_sink_valid = soc_sdram_bankmachine10_sink_sink_valid;
assign soc_sdram_bankmachine10_sink_sink_ready = soc_sdram_bankmachine10_pipe_valid_sink_ready;
assign soc_sdram_bankmachine10_pipe_valid_sink_first = soc_sdram_bankmachine10_sink_sink_first;
assign soc_sdram_bankmachine10_pipe_valid_sink_last = soc_sdram_bankmachine10_sink_sink_last;
assign soc_sdram_bankmachine10_pipe_valid_sink_payload_we = soc_sdram_bankmachine10_sink_sink_payload_we;
assign soc_sdram_bankmachine10_pipe_valid_sink_payload_addr = soc_sdram_bankmachine10_sink_sink_payload_addr;
assign soc_sdram_bankmachine10_source_source_valid = soc_sdram_bankmachine10_pipe_valid_source_valid;
assign soc_sdram_bankmachine10_pipe_valid_source_ready = soc_sdram_bankmachine10_source_source_ready;
assign soc_sdram_bankmachine10_source_source_first = soc_sdram_bankmachine10_pipe_valid_source_first;
assign soc_sdram_bankmachine10_source_source_last = soc_sdram_bankmachine10_pipe_valid_source_last;
assign soc_sdram_bankmachine10_source_source_payload_we = soc_sdram_bankmachine10_pipe_valid_source_payload_we;
assign soc_sdram_bankmachine10_source_source_payload_addr = soc_sdram_bankmachine10_pipe_valid_source_payload_addr;
always @(*) begin
    soc_sdram_bankmachine10_cmd_payload_cas <= 1'd0;
    soc_sdram_bankmachine10_cmd_payload_ras <= 1'd0;
    soc_sdram_bankmachine10_cmd_payload_we <= 1'd0;
    soc_sdram_bankmachine10_row_col_n_addr_sel <= 1'd0;
    soc_sdram_bankmachine10_cmd_payload_is_cmd <= 1'd0;
    soc_sdram_bankmachine10_cmd_payload_is_read <= 1'd0;
    soc_sdram_bankmachine10_cmd_payload_is_write <= 1'd0;
    soc_sdram_bankmachine10_req_wdata_ready <= 1'd0;
    soc_bankmachine10_next_state <= 3'd0;
    soc_sdram_bankmachine10_req_rdata_valid <= 1'd0;
    soc_sdram_bankmachine10_refresh_gnt <= 1'd0;
    soc_sdram_bankmachine10_cmd_valid <= 1'd0;
    soc_sdram_bankmachine10_timer_bankmachine10_next_value <= 33'd0;
    soc_sdram_bankmachine10_timer_bankmachine10_next_value_ce <= 1'd0;
    soc_sdram_bankmachine10_row_open <= 1'd0;
    soc_sdram_bankmachine10_row_close <= 1'd0;
    soc_bankmachine10_next_state <= soc_bankmachine10_state;
    case (soc_bankmachine10_state)
        1'd1: begin
            if ((soc_sdram_bankmachine10_twtpcon_ready & soc_sdram_bankmachine10_trascon_ready)) begin
                soc_sdram_bankmachine10_cmd_valid <= 1'd1;
                if (soc_sdram_bankmachine10_cmd_ready) begin
                    soc_sdram_bankmachine10_timer_bankmachine10_next_value <= (soc_sdram_csrstorage0_storage - 1'd1);
                    soc_sdram_bankmachine10_timer_bankmachine10_next_value_ce <= 1'd1;
                    soc_bankmachine10_next_state <= 2'd3;
                end
                soc_sdram_bankmachine10_cmd_payload_ras <= 1'd1;
                soc_sdram_bankmachine10_cmd_payload_we <= 1'd1;
                soc_sdram_bankmachine10_cmd_payload_is_cmd <= 1'd1;
            end
            soc_sdram_bankmachine10_row_close <= 1'd1;
        end
        2'd2: begin
            if ((soc_sdram_bankmachine10_twtpcon_ready & soc_sdram_bankmachine10_trascon_ready)) begin
                soc_sdram_bankmachine10_timer_bankmachine10_next_value <= (soc_sdram_csrstorage0_storage - 1'd1);
                soc_sdram_bankmachine10_timer_bankmachine10_next_value_ce <= 1'd1;
                soc_bankmachine10_next_state <= 2'd3;
            end
            soc_sdram_bankmachine10_row_close <= 1'd1;
        end
        2'd3: begin
            if (soc_sdram_bankmachine10_timer_done) begin
                soc_bankmachine10_next_state <= 3'd4;
            end
        end
        3'd4: begin
            if (soc_sdram_bankmachine10_trccon_ready) begin
                soc_sdram_bankmachine10_row_col_n_addr_sel <= 1'd1;
                soc_sdram_bankmachine10_row_open <= 1'd1;
                soc_sdram_bankmachine10_cmd_valid <= 1'd1;
                soc_sdram_bankmachine10_cmd_payload_is_cmd <= 1'd1;
                if (soc_sdram_bankmachine10_cmd_ready) begin
                    soc_sdram_bankmachine10_timer_bankmachine10_next_value <= (soc_sdram_csrstorage1_storage - 1'd1);
                    soc_sdram_bankmachine10_timer_bankmachine10_next_value_ce <= 1'd1;
                    soc_bankmachine10_next_state <= 3'd5;
                end
                soc_sdram_bankmachine10_cmd_payload_ras <= 1'd1;
            end
        end
        3'd5: begin
            if (soc_sdram_bankmachine10_timer_done) begin
                soc_bankmachine10_next_state <= 1'd0;
            end
        end
        3'd6: begin
            if (soc_sdram_bankmachine10_twtpcon_ready) begin
                soc_sdram_bankmachine10_refresh_gnt <= 1'd1;
            end
            soc_sdram_bankmachine10_row_close <= 1'd1;
            soc_sdram_bankmachine10_cmd_payload_is_cmd <= 1'd1;
            if ((~soc_sdram_bankmachine10_refresh_req)) begin
                soc_bankmachine10_next_state <= 1'd0;
            end
        end
        default: begin
            if (soc_sdram_bankmachine10_refresh_req) begin
                soc_bankmachine10_next_state <= 3'd6;
            end else begin
                if (soc_sdram_bankmachine10_source_source_valid) begin
                    if (soc_sdram_bankmachine10_row_opened) begin
                        if (soc_sdram_bankmachine10_row_hit) begin
                            soc_sdram_bankmachine10_cmd_valid <= 1'd1;
                            if (soc_sdram_bankmachine10_source_source_payload_we) begin
                                soc_sdram_bankmachine10_req_wdata_ready <= soc_sdram_bankmachine10_cmd_ready;
                                soc_sdram_bankmachine10_cmd_payload_is_write <= 1'd1;
                                soc_sdram_bankmachine10_cmd_payload_we <= 1'd1;
                            end else begin
                                soc_sdram_bankmachine10_req_rdata_valid <= soc_sdram_bankmachine10_cmd_ready;
                                soc_sdram_bankmachine10_cmd_payload_is_read <= 1'd1;
                            end
                            soc_sdram_bankmachine10_cmd_payload_cas <= 1'd1;
                            if ((soc_sdram_bankmachine10_cmd_ready & soc_sdram_bankmachine10_auto_precharge)) begin
                                soc_bankmachine10_next_state <= 2'd2;
                            end
                        end else begin
                            soc_bankmachine10_next_state <= 1'd1;
                        end
                    end else begin
                        soc_bankmachine10_next_state <= 3'd4;
                    end
                end
            end
        end
    endcase
end
assign soc_sdram_bankmachine11_timer_done = (soc_sdram_bankmachine11_timer == 1'd0);
assign soc_sdram_bankmachine11_sink_valid = soc_sdram_bankmachine11_req_valid;
assign soc_sdram_bankmachine11_req_ready = soc_sdram_bankmachine11_sink_ready;
assign soc_sdram_bankmachine11_sink_payload_we = soc_sdram_bankmachine11_req_we;
assign soc_sdram_bankmachine11_sink_payload_addr = soc_sdram_bankmachine11_req_addr;
assign soc_sdram_bankmachine11_sink_sink_valid = soc_sdram_bankmachine11_source_valid;
assign soc_sdram_bankmachine11_source_ready = soc_sdram_bankmachine11_sink_sink_ready;
assign soc_sdram_bankmachine11_sink_sink_first = soc_sdram_bankmachine11_source_first;
assign soc_sdram_bankmachine11_sink_sink_last = soc_sdram_bankmachine11_source_last;
assign soc_sdram_bankmachine11_sink_sink_payload_we = soc_sdram_bankmachine11_source_payload_we;
assign soc_sdram_bankmachine11_sink_sink_payload_addr = soc_sdram_bankmachine11_source_payload_addr;
assign soc_sdram_bankmachine11_source_source_ready = (soc_sdram_bankmachine11_req_wdata_ready | soc_sdram_bankmachine11_req_rdata_valid);
assign soc_sdram_bankmachine11_req_lock = (soc_sdram_bankmachine11_source_valid | soc_sdram_bankmachine11_source_source_valid);
assign soc_sdram_bankmachine11_row_hit = (soc_sdram_bankmachine11_row == soc_sdram_bankmachine11_source_source_payload_addr[22:7]);
assign soc_sdram_bankmachine11_cmd_payload_ba = 4'd11;
always @(*) begin
    soc_sdram_bankmachine11_cmd_payload_a <= 16'd0;
    if (soc_sdram_bankmachine11_row_col_n_addr_sel) begin
        soc_sdram_bankmachine11_cmd_payload_a <= soc_sdram_bankmachine11_source_source_payload_addr[22:7];
    end else begin
        soc_sdram_bankmachine11_cmd_payload_a <= ((soc_sdram_bankmachine11_auto_precharge <<< 4'd10) | {soc_sdram_bankmachine11_source_source_payload_addr[6:0], {3{1'd0}}});
    end
end
assign soc_sdram_bankmachine11_precharge_time_sig = ((2'd3 + soc_sdram_csrstorage2_storage) + soc_sdram_csrstorage7_storage);
assign soc_sdram_bankmachine11_twtpcon_valid = ((soc_sdram_bankmachine11_cmd_valid & soc_sdram_bankmachine11_cmd_ready) & soc_sdram_bankmachine11_cmd_payload_is_write);
assign soc_sdram_bankmachine11_trccon_valid = ((soc_sdram_bankmachine11_cmd_valid & soc_sdram_bankmachine11_cmd_ready) & soc_sdram_bankmachine11_row_open);
assign soc_sdram_bankmachine11_trascon_valid = ((soc_sdram_bankmachine11_cmd_valid & soc_sdram_bankmachine11_cmd_ready) & soc_sdram_bankmachine11_row_open);
always @(*) begin
    soc_sdram_bankmachine11_auto_precharge <= 1'd0;
    if ((soc_sdram_bankmachine11_source_valid & soc_sdram_bankmachine11_source_source_valid)) begin
        if ((soc_sdram_bankmachine11_source_payload_addr[22:7] != soc_sdram_bankmachine11_source_source_payload_addr[22:7])) begin
            soc_sdram_bankmachine11_auto_precharge <= (soc_sdram_bankmachine11_row_close == 1'd0);
        end
    end
end
assign soc_sdram_bankmachine11_syncfifo11_din = {soc_sdram_bankmachine11_fifo_in_last, soc_sdram_bankmachine11_fifo_in_first, soc_sdram_bankmachine11_fifo_in_payload_addr, soc_sdram_bankmachine11_fifo_in_payload_we};
assign {soc_sdram_bankmachine11_fifo_out_last, soc_sdram_bankmachine11_fifo_out_first, soc_sdram_bankmachine11_fifo_out_payload_addr, soc_sdram_bankmachine11_fifo_out_payload_we} = soc_sdram_bankmachine11_syncfifo11_dout;
assign soc_sdram_bankmachine11_sink_ready = soc_sdram_bankmachine11_syncfifo11_writable;
assign soc_sdram_bankmachine11_syncfifo11_we = soc_sdram_bankmachine11_sink_valid;
assign soc_sdram_bankmachine11_fifo_in_first = soc_sdram_bankmachine11_sink_first;
assign soc_sdram_bankmachine11_fifo_in_last = soc_sdram_bankmachine11_sink_last;
assign soc_sdram_bankmachine11_fifo_in_payload_we = soc_sdram_bankmachine11_sink_payload_we;
assign soc_sdram_bankmachine11_fifo_in_payload_addr = soc_sdram_bankmachine11_sink_payload_addr;
assign soc_sdram_bankmachine11_source_valid = soc_sdram_bankmachine11_syncfifo11_readable;
assign soc_sdram_bankmachine11_source_first = soc_sdram_bankmachine11_fifo_out_first;
assign soc_sdram_bankmachine11_source_last = soc_sdram_bankmachine11_fifo_out_last;
assign soc_sdram_bankmachine11_source_payload_we = soc_sdram_bankmachine11_fifo_out_payload_we;
assign soc_sdram_bankmachine11_source_payload_addr = soc_sdram_bankmachine11_fifo_out_payload_addr;
assign soc_sdram_bankmachine11_syncfifo11_re = soc_sdram_bankmachine11_source_ready;
always @(*) begin
    soc_sdram_bankmachine11_wrport_adr <= 3'd0;
    if (soc_sdram_bankmachine11_replace) begin
        soc_sdram_bankmachine11_wrport_adr <= (soc_sdram_bankmachine11_produce - 1'd1);
    end else begin
        soc_sdram_bankmachine11_wrport_adr <= soc_sdram_bankmachine11_produce;
    end
end
assign soc_sdram_bankmachine11_wrport_dat_w = soc_sdram_bankmachine11_syncfifo11_din;
assign soc_sdram_bankmachine11_wrport_we = (soc_sdram_bankmachine11_syncfifo11_we & (soc_sdram_bankmachine11_syncfifo11_writable | soc_sdram_bankmachine11_replace));
assign soc_sdram_bankmachine11_do_read = (soc_sdram_bankmachine11_syncfifo11_readable & soc_sdram_bankmachine11_syncfifo11_re);
assign soc_sdram_bankmachine11_rdport_adr = soc_sdram_bankmachine11_consume;
assign soc_sdram_bankmachine11_syncfifo11_dout = soc_sdram_bankmachine11_rdport_dat_r;
assign soc_sdram_bankmachine11_syncfifo11_writable = (soc_sdram_bankmachine11_level != 4'd8);
assign soc_sdram_bankmachine11_syncfifo11_readable = (soc_sdram_bankmachine11_level != 1'd0);
assign soc_sdram_bankmachine11_pipe_valid_sink_ready = ((~soc_sdram_bankmachine11_pipe_valid_source_valid) | soc_sdram_bankmachine11_pipe_valid_source_ready);
assign soc_sdram_bankmachine11_pipe_valid_sink_valid = soc_sdram_bankmachine11_sink_sink_valid;
assign soc_sdram_bankmachine11_sink_sink_ready = soc_sdram_bankmachine11_pipe_valid_sink_ready;
assign soc_sdram_bankmachine11_pipe_valid_sink_first = soc_sdram_bankmachine11_sink_sink_first;
assign soc_sdram_bankmachine11_pipe_valid_sink_last = soc_sdram_bankmachine11_sink_sink_last;
assign soc_sdram_bankmachine11_pipe_valid_sink_payload_we = soc_sdram_bankmachine11_sink_sink_payload_we;
assign soc_sdram_bankmachine11_pipe_valid_sink_payload_addr = soc_sdram_bankmachine11_sink_sink_payload_addr;
assign soc_sdram_bankmachine11_source_source_valid = soc_sdram_bankmachine11_pipe_valid_source_valid;
assign soc_sdram_bankmachine11_pipe_valid_source_ready = soc_sdram_bankmachine11_source_source_ready;
assign soc_sdram_bankmachine11_source_source_first = soc_sdram_bankmachine11_pipe_valid_source_first;
assign soc_sdram_bankmachine11_source_source_last = soc_sdram_bankmachine11_pipe_valid_source_last;
assign soc_sdram_bankmachine11_source_source_payload_we = soc_sdram_bankmachine11_pipe_valid_source_payload_we;
assign soc_sdram_bankmachine11_source_source_payload_addr = soc_sdram_bankmachine11_pipe_valid_source_payload_addr;
always @(*) begin
    soc_sdram_bankmachine11_req_rdata_valid <= 1'd0;
    soc_sdram_bankmachine11_refresh_gnt <= 1'd0;
    soc_sdram_bankmachine11_cmd_valid <= 1'd0;
    soc_sdram_bankmachine11_row_open <= 1'd0;
    soc_sdram_bankmachine11_row_close <= 1'd0;
    soc_bankmachine11_next_state <= 3'd0;
    soc_sdram_bankmachine11_cmd_payload_cas <= 1'd0;
    soc_sdram_bankmachine11_cmd_payload_ras <= 1'd0;
    soc_sdram_bankmachine11_cmd_payload_we <= 1'd0;
    soc_sdram_bankmachine11_row_col_n_addr_sel <= 1'd0;
    soc_sdram_bankmachine11_cmd_payload_is_cmd <= 1'd0;
    soc_sdram_bankmachine11_timer_bankmachine11_next_value <= 33'd0;
    soc_sdram_bankmachine11_cmd_payload_is_read <= 1'd0;
    soc_sdram_bankmachine11_timer_bankmachine11_next_value_ce <= 1'd0;
    soc_sdram_bankmachine11_cmd_payload_is_write <= 1'd0;
    soc_sdram_bankmachine11_req_wdata_ready <= 1'd0;
    soc_bankmachine11_next_state <= soc_bankmachine11_state;
    case (soc_bankmachine11_state)
        1'd1: begin
            if ((soc_sdram_bankmachine11_twtpcon_ready & soc_sdram_bankmachine11_trascon_ready)) begin
                soc_sdram_bankmachine11_cmd_valid <= 1'd1;
                if (soc_sdram_bankmachine11_cmd_ready) begin
                    soc_sdram_bankmachine11_timer_bankmachine11_next_value <= (soc_sdram_csrstorage0_storage - 1'd1);
                    soc_sdram_bankmachine11_timer_bankmachine11_next_value_ce <= 1'd1;
                    soc_bankmachine11_next_state <= 2'd3;
                end
                soc_sdram_bankmachine11_cmd_payload_ras <= 1'd1;
                soc_sdram_bankmachine11_cmd_payload_we <= 1'd1;
                soc_sdram_bankmachine11_cmd_payload_is_cmd <= 1'd1;
            end
            soc_sdram_bankmachine11_row_close <= 1'd1;
        end
        2'd2: begin
            if ((soc_sdram_bankmachine11_twtpcon_ready & soc_sdram_bankmachine11_trascon_ready)) begin
                soc_sdram_bankmachine11_timer_bankmachine11_next_value <= (soc_sdram_csrstorage0_storage - 1'd1);
                soc_sdram_bankmachine11_timer_bankmachine11_next_value_ce <= 1'd1;
                soc_bankmachine11_next_state <= 2'd3;
            end
            soc_sdram_bankmachine11_row_close <= 1'd1;
        end
        2'd3: begin
            if (soc_sdram_bankmachine11_timer_done) begin
                soc_bankmachine11_next_state <= 3'd4;
            end
        end
        3'd4: begin
            if (soc_sdram_bankmachine11_trccon_ready) begin
                soc_sdram_bankmachine11_row_col_n_addr_sel <= 1'd1;
                soc_sdram_bankmachine11_row_open <= 1'd1;
                soc_sdram_bankmachine11_cmd_valid <= 1'd1;
                soc_sdram_bankmachine11_cmd_payload_is_cmd <= 1'd1;
                if (soc_sdram_bankmachine11_cmd_ready) begin
                    soc_sdram_bankmachine11_timer_bankmachine11_next_value <= (soc_sdram_csrstorage1_storage - 1'd1);
                    soc_sdram_bankmachine11_timer_bankmachine11_next_value_ce <= 1'd1;
                    soc_bankmachine11_next_state <= 3'd5;
                end
                soc_sdram_bankmachine11_cmd_payload_ras <= 1'd1;
            end
        end
        3'd5: begin
            if (soc_sdram_bankmachine11_timer_done) begin
                soc_bankmachine11_next_state <= 1'd0;
            end
        end
        3'd6: begin
            if (soc_sdram_bankmachine11_twtpcon_ready) begin
                soc_sdram_bankmachine11_refresh_gnt <= 1'd1;
            end
            soc_sdram_bankmachine11_row_close <= 1'd1;
            soc_sdram_bankmachine11_cmd_payload_is_cmd <= 1'd1;
            if ((~soc_sdram_bankmachine11_refresh_req)) begin
                soc_bankmachine11_next_state <= 1'd0;
            end
        end
        default: begin
            if (soc_sdram_bankmachine11_refresh_req) begin
                soc_bankmachine11_next_state <= 3'd6;
            end else begin
                if (soc_sdram_bankmachine11_source_source_valid) begin
                    if (soc_sdram_bankmachine11_row_opened) begin
                        if (soc_sdram_bankmachine11_row_hit) begin
                            soc_sdram_bankmachine11_cmd_valid <= 1'd1;
                            if (soc_sdram_bankmachine11_source_source_payload_we) begin
                                soc_sdram_bankmachine11_req_wdata_ready <= soc_sdram_bankmachine11_cmd_ready;
                                soc_sdram_bankmachine11_cmd_payload_is_write <= 1'd1;
                                soc_sdram_bankmachine11_cmd_payload_we <= 1'd1;
                            end else begin
                                soc_sdram_bankmachine11_req_rdata_valid <= soc_sdram_bankmachine11_cmd_ready;
                                soc_sdram_bankmachine11_cmd_payload_is_read <= 1'd1;
                            end
                            soc_sdram_bankmachine11_cmd_payload_cas <= 1'd1;
                            if ((soc_sdram_bankmachine11_cmd_ready & soc_sdram_bankmachine11_auto_precharge)) begin
                                soc_bankmachine11_next_state <= 2'd2;
                            end
                        end else begin
                            soc_bankmachine11_next_state <= 1'd1;
                        end
                    end else begin
                        soc_bankmachine11_next_state <= 3'd4;
                    end
                end
            end
        end
    endcase
end
assign soc_sdram_bankmachine12_timer_done = (soc_sdram_bankmachine12_timer == 1'd0);
assign soc_sdram_bankmachine12_sink_valid = soc_sdram_bankmachine12_req_valid;
assign soc_sdram_bankmachine12_req_ready = soc_sdram_bankmachine12_sink_ready;
assign soc_sdram_bankmachine12_sink_payload_we = soc_sdram_bankmachine12_req_we;
assign soc_sdram_bankmachine12_sink_payload_addr = soc_sdram_bankmachine12_req_addr;
assign soc_sdram_bankmachine12_sink_sink_valid = soc_sdram_bankmachine12_source_valid;
assign soc_sdram_bankmachine12_source_ready = soc_sdram_bankmachine12_sink_sink_ready;
assign soc_sdram_bankmachine12_sink_sink_first = soc_sdram_bankmachine12_source_first;
assign soc_sdram_bankmachine12_sink_sink_last = soc_sdram_bankmachine12_source_last;
assign soc_sdram_bankmachine12_sink_sink_payload_we = soc_sdram_bankmachine12_source_payload_we;
assign soc_sdram_bankmachine12_sink_sink_payload_addr = soc_sdram_bankmachine12_source_payload_addr;
assign soc_sdram_bankmachine12_source_source_ready = (soc_sdram_bankmachine12_req_wdata_ready | soc_sdram_bankmachine12_req_rdata_valid);
assign soc_sdram_bankmachine12_req_lock = (soc_sdram_bankmachine12_source_valid | soc_sdram_bankmachine12_source_source_valid);
assign soc_sdram_bankmachine12_row_hit = (soc_sdram_bankmachine12_row == soc_sdram_bankmachine12_source_source_payload_addr[22:7]);
assign soc_sdram_bankmachine12_cmd_payload_ba = 4'd12;
always @(*) begin
    soc_sdram_bankmachine12_cmd_payload_a <= 16'd0;
    if (soc_sdram_bankmachine12_row_col_n_addr_sel) begin
        soc_sdram_bankmachine12_cmd_payload_a <= soc_sdram_bankmachine12_source_source_payload_addr[22:7];
    end else begin
        soc_sdram_bankmachine12_cmd_payload_a <= ((soc_sdram_bankmachine12_auto_precharge <<< 4'd10) | {soc_sdram_bankmachine12_source_source_payload_addr[6:0], {3{1'd0}}});
    end
end
assign soc_sdram_bankmachine12_precharge_time_sig = ((2'd3 + soc_sdram_csrstorage2_storage) + soc_sdram_csrstorage7_storage);
assign soc_sdram_bankmachine12_twtpcon_valid = ((soc_sdram_bankmachine12_cmd_valid & soc_sdram_bankmachine12_cmd_ready) & soc_sdram_bankmachine12_cmd_payload_is_write);
assign soc_sdram_bankmachine12_trccon_valid = ((soc_sdram_bankmachine12_cmd_valid & soc_sdram_bankmachine12_cmd_ready) & soc_sdram_bankmachine12_row_open);
assign soc_sdram_bankmachine12_trascon_valid = ((soc_sdram_bankmachine12_cmd_valid & soc_sdram_bankmachine12_cmd_ready) & soc_sdram_bankmachine12_row_open);
always @(*) begin
    soc_sdram_bankmachine12_auto_precharge <= 1'd0;
    if ((soc_sdram_bankmachine12_source_valid & soc_sdram_bankmachine12_source_source_valid)) begin
        if ((soc_sdram_bankmachine12_source_payload_addr[22:7] != soc_sdram_bankmachine12_source_source_payload_addr[22:7])) begin
            soc_sdram_bankmachine12_auto_precharge <= (soc_sdram_bankmachine12_row_close == 1'd0);
        end
    end
end
assign soc_sdram_bankmachine12_syncfifo12_din = {soc_sdram_bankmachine12_fifo_in_last, soc_sdram_bankmachine12_fifo_in_first, soc_sdram_bankmachine12_fifo_in_payload_addr, soc_sdram_bankmachine12_fifo_in_payload_we};
assign {soc_sdram_bankmachine12_fifo_out_last, soc_sdram_bankmachine12_fifo_out_first, soc_sdram_bankmachine12_fifo_out_payload_addr, soc_sdram_bankmachine12_fifo_out_payload_we} = soc_sdram_bankmachine12_syncfifo12_dout;
assign soc_sdram_bankmachine12_sink_ready = soc_sdram_bankmachine12_syncfifo12_writable;
assign soc_sdram_bankmachine12_syncfifo12_we = soc_sdram_bankmachine12_sink_valid;
assign soc_sdram_bankmachine12_fifo_in_first = soc_sdram_bankmachine12_sink_first;
assign soc_sdram_bankmachine12_fifo_in_last = soc_sdram_bankmachine12_sink_last;
assign soc_sdram_bankmachine12_fifo_in_payload_we = soc_sdram_bankmachine12_sink_payload_we;
assign soc_sdram_bankmachine12_fifo_in_payload_addr = soc_sdram_bankmachine12_sink_payload_addr;
assign soc_sdram_bankmachine12_source_valid = soc_sdram_bankmachine12_syncfifo12_readable;
assign soc_sdram_bankmachine12_source_first = soc_sdram_bankmachine12_fifo_out_first;
assign soc_sdram_bankmachine12_source_last = soc_sdram_bankmachine12_fifo_out_last;
assign soc_sdram_bankmachine12_source_payload_we = soc_sdram_bankmachine12_fifo_out_payload_we;
assign soc_sdram_bankmachine12_source_payload_addr = soc_sdram_bankmachine12_fifo_out_payload_addr;
assign soc_sdram_bankmachine12_syncfifo12_re = soc_sdram_bankmachine12_source_ready;
always @(*) begin
    soc_sdram_bankmachine12_wrport_adr <= 3'd0;
    if (soc_sdram_bankmachine12_replace) begin
        soc_sdram_bankmachine12_wrport_adr <= (soc_sdram_bankmachine12_produce - 1'd1);
    end else begin
        soc_sdram_bankmachine12_wrport_adr <= soc_sdram_bankmachine12_produce;
    end
end
assign soc_sdram_bankmachine12_wrport_dat_w = soc_sdram_bankmachine12_syncfifo12_din;
assign soc_sdram_bankmachine12_wrport_we = (soc_sdram_bankmachine12_syncfifo12_we & (soc_sdram_bankmachine12_syncfifo12_writable | soc_sdram_bankmachine12_replace));
assign soc_sdram_bankmachine12_do_read = (soc_sdram_bankmachine12_syncfifo12_readable & soc_sdram_bankmachine12_syncfifo12_re);
assign soc_sdram_bankmachine12_rdport_adr = soc_sdram_bankmachine12_consume;
assign soc_sdram_bankmachine12_syncfifo12_dout = soc_sdram_bankmachine12_rdport_dat_r;
assign soc_sdram_bankmachine12_syncfifo12_writable = (soc_sdram_bankmachine12_level != 4'd8);
assign soc_sdram_bankmachine12_syncfifo12_readable = (soc_sdram_bankmachine12_level != 1'd0);
assign soc_sdram_bankmachine12_pipe_valid_sink_ready = ((~soc_sdram_bankmachine12_pipe_valid_source_valid) | soc_sdram_bankmachine12_pipe_valid_source_ready);
assign soc_sdram_bankmachine12_pipe_valid_sink_valid = soc_sdram_bankmachine12_sink_sink_valid;
assign soc_sdram_bankmachine12_sink_sink_ready = soc_sdram_bankmachine12_pipe_valid_sink_ready;
assign soc_sdram_bankmachine12_pipe_valid_sink_first = soc_sdram_bankmachine12_sink_sink_first;
assign soc_sdram_bankmachine12_pipe_valid_sink_last = soc_sdram_bankmachine12_sink_sink_last;
assign soc_sdram_bankmachine12_pipe_valid_sink_payload_we = soc_sdram_bankmachine12_sink_sink_payload_we;
assign soc_sdram_bankmachine12_pipe_valid_sink_payload_addr = soc_sdram_bankmachine12_sink_sink_payload_addr;
assign soc_sdram_bankmachine12_source_source_valid = soc_sdram_bankmachine12_pipe_valid_source_valid;
assign soc_sdram_bankmachine12_pipe_valid_source_ready = soc_sdram_bankmachine12_source_source_ready;
assign soc_sdram_bankmachine12_source_source_first = soc_sdram_bankmachine12_pipe_valid_source_first;
assign soc_sdram_bankmachine12_source_source_last = soc_sdram_bankmachine12_pipe_valid_source_last;
assign soc_sdram_bankmachine12_source_source_payload_we = soc_sdram_bankmachine12_pipe_valid_source_payload_we;
assign soc_sdram_bankmachine12_source_source_payload_addr = soc_sdram_bankmachine12_pipe_valid_source_payload_addr;
always @(*) begin
    soc_sdram_bankmachine12_req_wdata_ready <= 1'd0;
    soc_sdram_bankmachine12_req_rdata_valid <= 1'd0;
    soc_sdram_bankmachine12_refresh_gnt <= 1'd0;
    soc_sdram_bankmachine12_cmd_valid <= 1'd0;
    soc_sdram_bankmachine12_row_open <= 1'd0;
    soc_sdram_bankmachine12_row_close <= 1'd0;
    soc_sdram_bankmachine12_cmd_payload_cas <= 1'd0;
    soc_sdram_bankmachine12_cmd_payload_ras <= 1'd0;
    soc_sdram_bankmachine12_cmd_payload_we <= 1'd0;
    soc_sdram_bankmachine12_row_col_n_addr_sel <= 1'd0;
    soc_sdram_bankmachine12_cmd_payload_is_cmd <= 1'd0;
    soc_sdram_bankmachine12_cmd_payload_is_read <= 1'd0;
    soc_sdram_bankmachine12_cmd_payload_is_write <= 1'd0;
    soc_bankmachine12_next_state <= 3'd0;
    soc_sdram_bankmachine12_timer_bankmachine12_next_value <= 33'd0;
    soc_sdram_bankmachine12_timer_bankmachine12_next_value_ce <= 1'd0;
    soc_bankmachine12_next_state <= soc_bankmachine12_state;
    case (soc_bankmachine12_state)
        1'd1: begin
            if ((soc_sdram_bankmachine12_twtpcon_ready & soc_sdram_bankmachine12_trascon_ready)) begin
                soc_sdram_bankmachine12_cmd_valid <= 1'd1;
                if (soc_sdram_bankmachine12_cmd_ready) begin
                    soc_sdram_bankmachine12_timer_bankmachine12_next_value <= (soc_sdram_csrstorage0_storage - 1'd1);
                    soc_sdram_bankmachine12_timer_bankmachine12_next_value_ce <= 1'd1;
                    soc_bankmachine12_next_state <= 2'd3;
                end
                soc_sdram_bankmachine12_cmd_payload_ras <= 1'd1;
                soc_sdram_bankmachine12_cmd_payload_we <= 1'd1;
                soc_sdram_bankmachine12_cmd_payload_is_cmd <= 1'd1;
            end
            soc_sdram_bankmachine12_row_close <= 1'd1;
        end
        2'd2: begin
            if ((soc_sdram_bankmachine12_twtpcon_ready & soc_sdram_bankmachine12_trascon_ready)) begin
                soc_sdram_bankmachine12_timer_bankmachine12_next_value <= (soc_sdram_csrstorage0_storage - 1'd1);
                soc_sdram_bankmachine12_timer_bankmachine12_next_value_ce <= 1'd1;
                soc_bankmachine12_next_state <= 2'd3;
            end
            soc_sdram_bankmachine12_row_close <= 1'd1;
        end
        2'd3: begin
            if (soc_sdram_bankmachine12_timer_done) begin
                soc_bankmachine12_next_state <= 3'd4;
            end
        end
        3'd4: begin
            if (soc_sdram_bankmachine12_trccon_ready) begin
                soc_sdram_bankmachine12_row_col_n_addr_sel <= 1'd1;
                soc_sdram_bankmachine12_row_open <= 1'd1;
                soc_sdram_bankmachine12_cmd_valid <= 1'd1;
                soc_sdram_bankmachine12_cmd_payload_is_cmd <= 1'd1;
                if (soc_sdram_bankmachine12_cmd_ready) begin
                    soc_sdram_bankmachine12_timer_bankmachine12_next_value <= (soc_sdram_csrstorage1_storage - 1'd1);
                    soc_sdram_bankmachine12_timer_bankmachine12_next_value_ce <= 1'd1;
                    soc_bankmachine12_next_state <= 3'd5;
                end
                soc_sdram_bankmachine12_cmd_payload_ras <= 1'd1;
            end
        end
        3'd5: begin
            if (soc_sdram_bankmachine12_timer_done) begin
                soc_bankmachine12_next_state <= 1'd0;
            end
        end
        3'd6: begin
            if (soc_sdram_bankmachine12_twtpcon_ready) begin
                soc_sdram_bankmachine12_refresh_gnt <= 1'd1;
            end
            soc_sdram_bankmachine12_row_close <= 1'd1;
            soc_sdram_bankmachine12_cmd_payload_is_cmd <= 1'd1;
            if ((~soc_sdram_bankmachine12_refresh_req)) begin
                soc_bankmachine12_next_state <= 1'd0;
            end
        end
        default: begin
            if (soc_sdram_bankmachine12_refresh_req) begin
                soc_bankmachine12_next_state <= 3'd6;
            end else begin
                if (soc_sdram_bankmachine12_source_source_valid) begin
                    if (soc_sdram_bankmachine12_row_opened) begin
                        if (soc_sdram_bankmachine12_row_hit) begin
                            soc_sdram_bankmachine12_cmd_valid <= 1'd1;
                            if (soc_sdram_bankmachine12_source_source_payload_we) begin
                                soc_sdram_bankmachine12_req_wdata_ready <= soc_sdram_bankmachine12_cmd_ready;
                                soc_sdram_bankmachine12_cmd_payload_is_write <= 1'd1;
                                soc_sdram_bankmachine12_cmd_payload_we <= 1'd1;
                            end else begin
                                soc_sdram_bankmachine12_req_rdata_valid <= soc_sdram_bankmachine12_cmd_ready;
                                soc_sdram_bankmachine12_cmd_payload_is_read <= 1'd1;
                            end
                            soc_sdram_bankmachine12_cmd_payload_cas <= 1'd1;
                            if ((soc_sdram_bankmachine12_cmd_ready & soc_sdram_bankmachine12_auto_precharge)) begin
                                soc_bankmachine12_next_state <= 2'd2;
                            end
                        end else begin
                            soc_bankmachine12_next_state <= 1'd1;
                        end
                    end else begin
                        soc_bankmachine12_next_state <= 3'd4;
                    end
                end
            end
        end
    endcase
end
assign soc_sdram_bankmachine13_timer_done = (soc_sdram_bankmachine13_timer == 1'd0);
assign soc_sdram_bankmachine13_sink_valid = soc_sdram_bankmachine13_req_valid;
assign soc_sdram_bankmachine13_req_ready = soc_sdram_bankmachine13_sink_ready;
assign soc_sdram_bankmachine13_sink_payload_we = soc_sdram_bankmachine13_req_we;
assign soc_sdram_bankmachine13_sink_payload_addr = soc_sdram_bankmachine13_req_addr;
assign soc_sdram_bankmachine13_sink_sink_valid = soc_sdram_bankmachine13_source_valid;
assign soc_sdram_bankmachine13_source_ready = soc_sdram_bankmachine13_sink_sink_ready;
assign soc_sdram_bankmachine13_sink_sink_first = soc_sdram_bankmachine13_source_first;
assign soc_sdram_bankmachine13_sink_sink_last = soc_sdram_bankmachine13_source_last;
assign soc_sdram_bankmachine13_sink_sink_payload_we = soc_sdram_bankmachine13_source_payload_we;
assign soc_sdram_bankmachine13_sink_sink_payload_addr = soc_sdram_bankmachine13_source_payload_addr;
assign soc_sdram_bankmachine13_source_source_ready = (soc_sdram_bankmachine13_req_wdata_ready | soc_sdram_bankmachine13_req_rdata_valid);
assign soc_sdram_bankmachine13_req_lock = (soc_sdram_bankmachine13_source_valid | soc_sdram_bankmachine13_source_source_valid);
assign soc_sdram_bankmachine13_row_hit = (soc_sdram_bankmachine13_row == soc_sdram_bankmachine13_source_source_payload_addr[22:7]);
assign soc_sdram_bankmachine13_cmd_payload_ba = 4'd13;
always @(*) begin
    soc_sdram_bankmachine13_cmd_payload_a <= 16'd0;
    if (soc_sdram_bankmachine13_row_col_n_addr_sel) begin
        soc_sdram_bankmachine13_cmd_payload_a <= soc_sdram_bankmachine13_source_source_payload_addr[22:7];
    end else begin
        soc_sdram_bankmachine13_cmd_payload_a <= ((soc_sdram_bankmachine13_auto_precharge <<< 4'd10) | {soc_sdram_bankmachine13_source_source_payload_addr[6:0], {3{1'd0}}});
    end
end
assign soc_sdram_bankmachine13_precharge_time_sig = ((2'd3 + soc_sdram_csrstorage2_storage) + soc_sdram_csrstorage7_storage);
assign soc_sdram_bankmachine13_twtpcon_valid = ((soc_sdram_bankmachine13_cmd_valid & soc_sdram_bankmachine13_cmd_ready) & soc_sdram_bankmachine13_cmd_payload_is_write);
assign soc_sdram_bankmachine13_trccon_valid = ((soc_sdram_bankmachine13_cmd_valid & soc_sdram_bankmachine13_cmd_ready) & soc_sdram_bankmachine13_row_open);
assign soc_sdram_bankmachine13_trascon_valid = ((soc_sdram_bankmachine13_cmd_valid & soc_sdram_bankmachine13_cmd_ready) & soc_sdram_bankmachine13_row_open);
always @(*) begin
    soc_sdram_bankmachine13_auto_precharge <= 1'd0;
    if ((soc_sdram_bankmachine13_source_valid & soc_sdram_bankmachine13_source_source_valid)) begin
        if ((soc_sdram_bankmachine13_source_payload_addr[22:7] != soc_sdram_bankmachine13_source_source_payload_addr[22:7])) begin
            soc_sdram_bankmachine13_auto_precharge <= (soc_sdram_bankmachine13_row_close == 1'd0);
        end
    end
end
assign soc_sdram_bankmachine13_syncfifo13_din = {soc_sdram_bankmachine13_fifo_in_last, soc_sdram_bankmachine13_fifo_in_first, soc_sdram_bankmachine13_fifo_in_payload_addr, soc_sdram_bankmachine13_fifo_in_payload_we};
assign {soc_sdram_bankmachine13_fifo_out_last, soc_sdram_bankmachine13_fifo_out_first, soc_sdram_bankmachine13_fifo_out_payload_addr, soc_sdram_bankmachine13_fifo_out_payload_we} = soc_sdram_bankmachine13_syncfifo13_dout;
assign soc_sdram_bankmachine13_sink_ready = soc_sdram_bankmachine13_syncfifo13_writable;
assign soc_sdram_bankmachine13_syncfifo13_we = soc_sdram_bankmachine13_sink_valid;
assign soc_sdram_bankmachine13_fifo_in_first = soc_sdram_bankmachine13_sink_first;
assign soc_sdram_bankmachine13_fifo_in_last = soc_sdram_bankmachine13_sink_last;
assign soc_sdram_bankmachine13_fifo_in_payload_we = soc_sdram_bankmachine13_sink_payload_we;
assign soc_sdram_bankmachine13_fifo_in_payload_addr = soc_sdram_bankmachine13_sink_payload_addr;
assign soc_sdram_bankmachine13_source_valid = soc_sdram_bankmachine13_syncfifo13_readable;
assign soc_sdram_bankmachine13_source_first = soc_sdram_bankmachine13_fifo_out_first;
assign soc_sdram_bankmachine13_source_last = soc_sdram_bankmachine13_fifo_out_last;
assign soc_sdram_bankmachine13_source_payload_we = soc_sdram_bankmachine13_fifo_out_payload_we;
assign soc_sdram_bankmachine13_source_payload_addr = soc_sdram_bankmachine13_fifo_out_payload_addr;
assign soc_sdram_bankmachine13_syncfifo13_re = soc_sdram_bankmachine13_source_ready;
always @(*) begin
    soc_sdram_bankmachine13_wrport_adr <= 3'd0;
    if (soc_sdram_bankmachine13_replace) begin
        soc_sdram_bankmachine13_wrport_adr <= (soc_sdram_bankmachine13_produce - 1'd1);
    end else begin
        soc_sdram_bankmachine13_wrport_adr <= soc_sdram_bankmachine13_produce;
    end
end
assign soc_sdram_bankmachine13_wrport_dat_w = soc_sdram_bankmachine13_syncfifo13_din;
assign soc_sdram_bankmachine13_wrport_we = (soc_sdram_bankmachine13_syncfifo13_we & (soc_sdram_bankmachine13_syncfifo13_writable | soc_sdram_bankmachine13_replace));
assign soc_sdram_bankmachine13_do_read = (soc_sdram_bankmachine13_syncfifo13_readable & soc_sdram_bankmachine13_syncfifo13_re);
assign soc_sdram_bankmachine13_rdport_adr = soc_sdram_bankmachine13_consume;
assign soc_sdram_bankmachine13_syncfifo13_dout = soc_sdram_bankmachine13_rdport_dat_r;
assign soc_sdram_bankmachine13_syncfifo13_writable = (soc_sdram_bankmachine13_level != 4'd8);
assign soc_sdram_bankmachine13_syncfifo13_readable = (soc_sdram_bankmachine13_level != 1'd0);
assign soc_sdram_bankmachine13_pipe_valid_sink_ready = ((~soc_sdram_bankmachine13_pipe_valid_source_valid) | soc_sdram_bankmachine13_pipe_valid_source_ready);
assign soc_sdram_bankmachine13_pipe_valid_sink_valid = soc_sdram_bankmachine13_sink_sink_valid;
assign soc_sdram_bankmachine13_sink_sink_ready = soc_sdram_bankmachine13_pipe_valid_sink_ready;
assign soc_sdram_bankmachine13_pipe_valid_sink_first = soc_sdram_bankmachine13_sink_sink_first;
assign soc_sdram_bankmachine13_pipe_valid_sink_last = soc_sdram_bankmachine13_sink_sink_last;
assign soc_sdram_bankmachine13_pipe_valid_sink_payload_we = soc_sdram_bankmachine13_sink_sink_payload_we;
assign soc_sdram_bankmachine13_pipe_valid_sink_payload_addr = soc_sdram_bankmachine13_sink_sink_payload_addr;
assign soc_sdram_bankmachine13_source_source_valid = soc_sdram_bankmachine13_pipe_valid_source_valid;
assign soc_sdram_bankmachine13_pipe_valid_source_ready = soc_sdram_bankmachine13_source_source_ready;
assign soc_sdram_bankmachine13_source_source_first = soc_sdram_bankmachine13_pipe_valid_source_first;
assign soc_sdram_bankmachine13_source_source_last = soc_sdram_bankmachine13_pipe_valid_source_last;
assign soc_sdram_bankmachine13_source_source_payload_we = soc_sdram_bankmachine13_pipe_valid_source_payload_we;
assign soc_sdram_bankmachine13_source_source_payload_addr = soc_sdram_bankmachine13_pipe_valid_source_payload_addr;
always @(*) begin
    soc_sdram_bankmachine13_cmd_payload_is_write <= 1'd0;
    soc_bankmachine13_next_state <= 3'd0;
    soc_sdram_bankmachine13_timer_bankmachine13_next_value <= 33'd0;
    soc_sdram_bankmachine13_timer_bankmachine13_next_value_ce <= 1'd0;
    soc_sdram_bankmachine13_req_wdata_ready <= 1'd0;
    soc_sdram_bankmachine13_req_rdata_valid <= 1'd0;
    soc_sdram_bankmachine13_refresh_gnt <= 1'd0;
    soc_sdram_bankmachine13_cmd_valid <= 1'd0;
    soc_sdram_bankmachine13_row_open <= 1'd0;
    soc_sdram_bankmachine13_row_close <= 1'd0;
    soc_sdram_bankmachine13_cmd_payload_cas <= 1'd0;
    soc_sdram_bankmachine13_cmd_payload_ras <= 1'd0;
    soc_sdram_bankmachine13_cmd_payload_we <= 1'd0;
    soc_sdram_bankmachine13_row_col_n_addr_sel <= 1'd0;
    soc_sdram_bankmachine13_cmd_payload_is_cmd <= 1'd0;
    soc_sdram_bankmachine13_cmd_payload_is_read <= 1'd0;
    soc_bankmachine13_next_state <= soc_bankmachine13_state;
    case (soc_bankmachine13_state)
        1'd1: begin
            if ((soc_sdram_bankmachine13_twtpcon_ready & soc_sdram_bankmachine13_trascon_ready)) begin
                soc_sdram_bankmachine13_cmd_valid <= 1'd1;
                if (soc_sdram_bankmachine13_cmd_ready) begin
                    soc_sdram_bankmachine13_timer_bankmachine13_next_value <= (soc_sdram_csrstorage0_storage - 1'd1);
                    soc_sdram_bankmachine13_timer_bankmachine13_next_value_ce <= 1'd1;
                    soc_bankmachine13_next_state <= 2'd3;
                end
                soc_sdram_bankmachine13_cmd_payload_ras <= 1'd1;
                soc_sdram_bankmachine13_cmd_payload_we <= 1'd1;
                soc_sdram_bankmachine13_cmd_payload_is_cmd <= 1'd1;
            end
            soc_sdram_bankmachine13_row_close <= 1'd1;
        end
        2'd2: begin
            if ((soc_sdram_bankmachine13_twtpcon_ready & soc_sdram_bankmachine13_trascon_ready)) begin
                soc_sdram_bankmachine13_timer_bankmachine13_next_value <= (soc_sdram_csrstorage0_storage - 1'd1);
                soc_sdram_bankmachine13_timer_bankmachine13_next_value_ce <= 1'd1;
                soc_bankmachine13_next_state <= 2'd3;
            end
            soc_sdram_bankmachine13_row_close <= 1'd1;
        end
        2'd3: begin
            if (soc_sdram_bankmachine13_timer_done) begin
                soc_bankmachine13_next_state <= 3'd4;
            end
        end
        3'd4: begin
            if (soc_sdram_bankmachine13_trccon_ready) begin
                soc_sdram_bankmachine13_row_col_n_addr_sel <= 1'd1;
                soc_sdram_bankmachine13_row_open <= 1'd1;
                soc_sdram_bankmachine13_cmd_valid <= 1'd1;
                soc_sdram_bankmachine13_cmd_payload_is_cmd <= 1'd1;
                if (soc_sdram_bankmachine13_cmd_ready) begin
                    soc_sdram_bankmachine13_timer_bankmachine13_next_value <= (soc_sdram_csrstorage1_storage - 1'd1);
                    soc_sdram_bankmachine13_timer_bankmachine13_next_value_ce <= 1'd1;
                    soc_bankmachine13_next_state <= 3'd5;
                end
                soc_sdram_bankmachine13_cmd_payload_ras <= 1'd1;
            end
        end
        3'd5: begin
            if (soc_sdram_bankmachine13_timer_done) begin
                soc_bankmachine13_next_state <= 1'd0;
            end
        end
        3'd6: begin
            if (soc_sdram_bankmachine13_twtpcon_ready) begin
                soc_sdram_bankmachine13_refresh_gnt <= 1'd1;
            end
            soc_sdram_bankmachine13_row_close <= 1'd1;
            soc_sdram_bankmachine13_cmd_payload_is_cmd <= 1'd1;
            if ((~soc_sdram_bankmachine13_refresh_req)) begin
                soc_bankmachine13_next_state <= 1'd0;
            end
        end
        default: begin
            if (soc_sdram_bankmachine13_refresh_req) begin
                soc_bankmachine13_next_state <= 3'd6;
            end else begin
                if (soc_sdram_bankmachine13_source_source_valid) begin
                    if (soc_sdram_bankmachine13_row_opened) begin
                        if (soc_sdram_bankmachine13_row_hit) begin
                            soc_sdram_bankmachine13_cmd_valid <= 1'd1;
                            if (soc_sdram_bankmachine13_source_source_payload_we) begin
                                soc_sdram_bankmachine13_req_wdata_ready <= soc_sdram_bankmachine13_cmd_ready;
                                soc_sdram_bankmachine13_cmd_payload_is_write <= 1'd1;
                                soc_sdram_bankmachine13_cmd_payload_we <= 1'd1;
                            end else begin
                                soc_sdram_bankmachine13_req_rdata_valid <= soc_sdram_bankmachine13_cmd_ready;
                                soc_sdram_bankmachine13_cmd_payload_is_read <= 1'd1;
                            end
                            soc_sdram_bankmachine13_cmd_payload_cas <= 1'd1;
                            if ((soc_sdram_bankmachine13_cmd_ready & soc_sdram_bankmachine13_auto_precharge)) begin
                                soc_bankmachine13_next_state <= 2'd2;
                            end
                        end else begin
                            soc_bankmachine13_next_state <= 1'd1;
                        end
                    end else begin
                        soc_bankmachine13_next_state <= 3'd4;
                    end
                end
            end
        end
    endcase
end
assign soc_sdram_bankmachine14_timer_done = (soc_sdram_bankmachine14_timer == 1'd0);
assign soc_sdram_bankmachine14_sink_valid = soc_sdram_bankmachine14_req_valid;
assign soc_sdram_bankmachine14_req_ready = soc_sdram_bankmachine14_sink_ready;
assign soc_sdram_bankmachine14_sink_payload_we = soc_sdram_bankmachine14_req_we;
assign soc_sdram_bankmachine14_sink_payload_addr = soc_sdram_bankmachine14_req_addr;
assign soc_sdram_bankmachine14_sink_sink_valid = soc_sdram_bankmachine14_source_valid;
assign soc_sdram_bankmachine14_source_ready = soc_sdram_bankmachine14_sink_sink_ready;
assign soc_sdram_bankmachine14_sink_sink_first = soc_sdram_bankmachine14_source_first;
assign soc_sdram_bankmachine14_sink_sink_last = soc_sdram_bankmachine14_source_last;
assign soc_sdram_bankmachine14_sink_sink_payload_we = soc_sdram_bankmachine14_source_payload_we;
assign soc_sdram_bankmachine14_sink_sink_payload_addr = soc_sdram_bankmachine14_source_payload_addr;
assign soc_sdram_bankmachine14_source_source_ready = (soc_sdram_bankmachine14_req_wdata_ready | soc_sdram_bankmachine14_req_rdata_valid);
assign soc_sdram_bankmachine14_req_lock = (soc_sdram_bankmachine14_source_valid | soc_sdram_bankmachine14_source_source_valid);
assign soc_sdram_bankmachine14_row_hit = (soc_sdram_bankmachine14_row == soc_sdram_bankmachine14_source_source_payload_addr[22:7]);
assign soc_sdram_bankmachine14_cmd_payload_ba = 4'd14;
always @(*) begin
    soc_sdram_bankmachine14_cmd_payload_a <= 16'd0;
    if (soc_sdram_bankmachine14_row_col_n_addr_sel) begin
        soc_sdram_bankmachine14_cmd_payload_a <= soc_sdram_bankmachine14_source_source_payload_addr[22:7];
    end else begin
        soc_sdram_bankmachine14_cmd_payload_a <= ((soc_sdram_bankmachine14_auto_precharge <<< 4'd10) | {soc_sdram_bankmachine14_source_source_payload_addr[6:0], {3{1'd0}}});
    end
end
assign soc_sdram_bankmachine14_precharge_time_sig = ((2'd3 + soc_sdram_csrstorage2_storage) + soc_sdram_csrstorage7_storage);
assign soc_sdram_bankmachine14_twtpcon_valid = ((soc_sdram_bankmachine14_cmd_valid & soc_sdram_bankmachine14_cmd_ready) & soc_sdram_bankmachine14_cmd_payload_is_write);
assign soc_sdram_bankmachine14_trccon_valid = ((soc_sdram_bankmachine14_cmd_valid & soc_sdram_bankmachine14_cmd_ready) & soc_sdram_bankmachine14_row_open);
assign soc_sdram_bankmachine14_trascon_valid = ((soc_sdram_bankmachine14_cmd_valid & soc_sdram_bankmachine14_cmd_ready) & soc_sdram_bankmachine14_row_open);
always @(*) begin
    soc_sdram_bankmachine14_auto_precharge <= 1'd0;
    if ((soc_sdram_bankmachine14_source_valid & soc_sdram_bankmachine14_source_source_valid)) begin
        if ((soc_sdram_bankmachine14_source_payload_addr[22:7] != soc_sdram_bankmachine14_source_source_payload_addr[22:7])) begin
            soc_sdram_bankmachine14_auto_precharge <= (soc_sdram_bankmachine14_row_close == 1'd0);
        end
    end
end
assign soc_sdram_bankmachine14_syncfifo14_din = {soc_sdram_bankmachine14_fifo_in_last, soc_sdram_bankmachine14_fifo_in_first, soc_sdram_bankmachine14_fifo_in_payload_addr, soc_sdram_bankmachine14_fifo_in_payload_we};
assign {soc_sdram_bankmachine14_fifo_out_last, soc_sdram_bankmachine14_fifo_out_first, soc_sdram_bankmachine14_fifo_out_payload_addr, soc_sdram_bankmachine14_fifo_out_payload_we} = soc_sdram_bankmachine14_syncfifo14_dout;
assign soc_sdram_bankmachine14_sink_ready = soc_sdram_bankmachine14_syncfifo14_writable;
assign soc_sdram_bankmachine14_syncfifo14_we = soc_sdram_bankmachine14_sink_valid;
assign soc_sdram_bankmachine14_fifo_in_first = soc_sdram_bankmachine14_sink_first;
assign soc_sdram_bankmachine14_fifo_in_last = soc_sdram_bankmachine14_sink_last;
assign soc_sdram_bankmachine14_fifo_in_payload_we = soc_sdram_bankmachine14_sink_payload_we;
assign soc_sdram_bankmachine14_fifo_in_payload_addr = soc_sdram_bankmachine14_sink_payload_addr;
assign soc_sdram_bankmachine14_source_valid = soc_sdram_bankmachine14_syncfifo14_readable;
assign soc_sdram_bankmachine14_source_first = soc_sdram_bankmachine14_fifo_out_first;
assign soc_sdram_bankmachine14_source_last = soc_sdram_bankmachine14_fifo_out_last;
assign soc_sdram_bankmachine14_source_payload_we = soc_sdram_bankmachine14_fifo_out_payload_we;
assign soc_sdram_bankmachine14_source_payload_addr = soc_sdram_bankmachine14_fifo_out_payload_addr;
assign soc_sdram_bankmachine14_syncfifo14_re = soc_sdram_bankmachine14_source_ready;
always @(*) begin
    soc_sdram_bankmachine14_wrport_adr <= 3'd0;
    if (soc_sdram_bankmachine14_replace) begin
        soc_sdram_bankmachine14_wrport_adr <= (soc_sdram_bankmachine14_produce - 1'd1);
    end else begin
        soc_sdram_bankmachine14_wrport_adr <= soc_sdram_bankmachine14_produce;
    end
end
assign soc_sdram_bankmachine14_wrport_dat_w = soc_sdram_bankmachine14_syncfifo14_din;
assign soc_sdram_bankmachine14_wrport_we = (soc_sdram_bankmachine14_syncfifo14_we & (soc_sdram_bankmachine14_syncfifo14_writable | soc_sdram_bankmachine14_replace));
assign soc_sdram_bankmachine14_do_read = (soc_sdram_bankmachine14_syncfifo14_readable & soc_sdram_bankmachine14_syncfifo14_re);
assign soc_sdram_bankmachine14_rdport_adr = soc_sdram_bankmachine14_consume;
assign soc_sdram_bankmachine14_syncfifo14_dout = soc_sdram_bankmachine14_rdport_dat_r;
assign soc_sdram_bankmachine14_syncfifo14_writable = (soc_sdram_bankmachine14_level != 4'd8);
assign soc_sdram_bankmachine14_syncfifo14_readable = (soc_sdram_bankmachine14_level != 1'd0);
assign soc_sdram_bankmachine14_pipe_valid_sink_ready = ((~soc_sdram_bankmachine14_pipe_valid_source_valid) | soc_sdram_bankmachine14_pipe_valid_source_ready);
assign soc_sdram_bankmachine14_pipe_valid_sink_valid = soc_sdram_bankmachine14_sink_sink_valid;
assign soc_sdram_bankmachine14_sink_sink_ready = soc_sdram_bankmachine14_pipe_valid_sink_ready;
assign soc_sdram_bankmachine14_pipe_valid_sink_first = soc_sdram_bankmachine14_sink_sink_first;
assign soc_sdram_bankmachine14_pipe_valid_sink_last = soc_sdram_bankmachine14_sink_sink_last;
assign soc_sdram_bankmachine14_pipe_valid_sink_payload_we = soc_sdram_bankmachine14_sink_sink_payload_we;
assign soc_sdram_bankmachine14_pipe_valid_sink_payload_addr = soc_sdram_bankmachine14_sink_sink_payload_addr;
assign soc_sdram_bankmachine14_source_source_valid = soc_sdram_bankmachine14_pipe_valid_source_valid;
assign soc_sdram_bankmachine14_pipe_valid_source_ready = soc_sdram_bankmachine14_source_source_ready;
assign soc_sdram_bankmachine14_source_source_first = soc_sdram_bankmachine14_pipe_valid_source_first;
assign soc_sdram_bankmachine14_source_source_last = soc_sdram_bankmachine14_pipe_valid_source_last;
assign soc_sdram_bankmachine14_source_source_payload_we = soc_sdram_bankmachine14_pipe_valid_source_payload_we;
assign soc_sdram_bankmachine14_source_source_payload_addr = soc_sdram_bankmachine14_pipe_valid_source_payload_addr;
always @(*) begin
    soc_sdram_bankmachine14_timer_bankmachine14_next_value <= 33'd0;
    soc_bankmachine14_next_state <= 3'd0;
    soc_sdram_bankmachine14_timer_bankmachine14_next_value_ce <= 1'd0;
    soc_sdram_bankmachine14_row_open <= 1'd0;
    soc_sdram_bankmachine14_row_close <= 1'd0;
    soc_sdram_bankmachine14_cmd_payload_cas <= 1'd0;
    soc_sdram_bankmachine14_cmd_payload_ras <= 1'd0;
    soc_sdram_bankmachine14_cmd_payload_we <= 1'd0;
    soc_sdram_bankmachine14_row_col_n_addr_sel <= 1'd0;
    soc_sdram_bankmachine14_cmd_payload_is_cmd <= 1'd0;
    soc_sdram_bankmachine14_cmd_payload_is_read <= 1'd0;
    soc_sdram_bankmachine14_cmd_payload_is_write <= 1'd0;
    soc_sdram_bankmachine14_req_wdata_ready <= 1'd0;
    soc_sdram_bankmachine14_req_rdata_valid <= 1'd0;
    soc_sdram_bankmachine14_refresh_gnt <= 1'd0;
    soc_sdram_bankmachine14_cmd_valid <= 1'd0;
    soc_bankmachine14_next_state <= soc_bankmachine14_state;
    case (soc_bankmachine14_state)
        1'd1: begin
            if ((soc_sdram_bankmachine14_twtpcon_ready & soc_sdram_bankmachine14_trascon_ready)) begin
                soc_sdram_bankmachine14_cmd_valid <= 1'd1;
                if (soc_sdram_bankmachine14_cmd_ready) begin
                    soc_sdram_bankmachine14_timer_bankmachine14_next_value <= (soc_sdram_csrstorage0_storage - 1'd1);
                    soc_sdram_bankmachine14_timer_bankmachine14_next_value_ce <= 1'd1;
                    soc_bankmachine14_next_state <= 2'd3;
                end
                soc_sdram_bankmachine14_cmd_payload_ras <= 1'd1;
                soc_sdram_bankmachine14_cmd_payload_we <= 1'd1;
                soc_sdram_bankmachine14_cmd_payload_is_cmd <= 1'd1;
            end
            soc_sdram_bankmachine14_row_close <= 1'd1;
        end
        2'd2: begin
            if ((soc_sdram_bankmachine14_twtpcon_ready & soc_sdram_bankmachine14_trascon_ready)) begin
                soc_sdram_bankmachine14_timer_bankmachine14_next_value <= (soc_sdram_csrstorage0_storage - 1'd1);
                soc_sdram_bankmachine14_timer_bankmachine14_next_value_ce <= 1'd1;
                soc_bankmachine14_next_state <= 2'd3;
            end
            soc_sdram_bankmachine14_row_close <= 1'd1;
        end
        2'd3: begin
            if (soc_sdram_bankmachine14_timer_done) begin
                soc_bankmachine14_next_state <= 3'd4;
            end
        end
        3'd4: begin
            if (soc_sdram_bankmachine14_trccon_ready) begin
                soc_sdram_bankmachine14_row_col_n_addr_sel <= 1'd1;
                soc_sdram_bankmachine14_row_open <= 1'd1;
                soc_sdram_bankmachine14_cmd_valid <= 1'd1;
                soc_sdram_bankmachine14_cmd_payload_is_cmd <= 1'd1;
                if (soc_sdram_bankmachine14_cmd_ready) begin
                    soc_sdram_bankmachine14_timer_bankmachine14_next_value <= (soc_sdram_csrstorage1_storage - 1'd1);
                    soc_sdram_bankmachine14_timer_bankmachine14_next_value_ce <= 1'd1;
                    soc_bankmachine14_next_state <= 3'd5;
                end
                soc_sdram_bankmachine14_cmd_payload_ras <= 1'd1;
            end
        end
        3'd5: begin
            if (soc_sdram_bankmachine14_timer_done) begin
                soc_bankmachine14_next_state <= 1'd0;
            end
        end
        3'd6: begin
            if (soc_sdram_bankmachine14_twtpcon_ready) begin
                soc_sdram_bankmachine14_refresh_gnt <= 1'd1;
            end
            soc_sdram_bankmachine14_row_close <= 1'd1;
            soc_sdram_bankmachine14_cmd_payload_is_cmd <= 1'd1;
            if ((~soc_sdram_bankmachine14_refresh_req)) begin
                soc_bankmachine14_next_state <= 1'd0;
            end
        end
        default: begin
            if (soc_sdram_bankmachine14_refresh_req) begin
                soc_bankmachine14_next_state <= 3'd6;
            end else begin
                if (soc_sdram_bankmachine14_source_source_valid) begin
                    if (soc_sdram_bankmachine14_row_opened) begin
                        if (soc_sdram_bankmachine14_row_hit) begin
                            soc_sdram_bankmachine14_cmd_valid <= 1'd1;
                            if (soc_sdram_bankmachine14_source_source_payload_we) begin
                                soc_sdram_bankmachine14_req_wdata_ready <= soc_sdram_bankmachine14_cmd_ready;
                                soc_sdram_bankmachine14_cmd_payload_is_write <= 1'd1;
                                soc_sdram_bankmachine14_cmd_payload_we <= 1'd1;
                            end else begin
                                soc_sdram_bankmachine14_req_rdata_valid <= soc_sdram_bankmachine14_cmd_ready;
                                soc_sdram_bankmachine14_cmd_payload_is_read <= 1'd1;
                            end
                            soc_sdram_bankmachine14_cmd_payload_cas <= 1'd1;
                            if ((soc_sdram_bankmachine14_cmd_ready & soc_sdram_bankmachine14_auto_precharge)) begin
                                soc_bankmachine14_next_state <= 2'd2;
                            end
                        end else begin
                            soc_bankmachine14_next_state <= 1'd1;
                        end
                    end else begin
                        soc_bankmachine14_next_state <= 3'd4;
                    end
                end
            end
        end
    endcase
end
assign soc_sdram_bankmachine15_timer_done = (soc_sdram_bankmachine15_timer == 1'd0);
assign soc_sdram_bankmachine15_sink_valid = soc_sdram_bankmachine15_req_valid;
assign soc_sdram_bankmachine15_req_ready = soc_sdram_bankmachine15_sink_ready;
assign soc_sdram_bankmachine15_sink_payload_we = soc_sdram_bankmachine15_req_we;
assign soc_sdram_bankmachine15_sink_payload_addr = soc_sdram_bankmachine15_req_addr;
assign soc_sdram_bankmachine15_sink_sink_valid = soc_sdram_bankmachine15_source_valid;
assign soc_sdram_bankmachine15_source_ready = soc_sdram_bankmachine15_sink_sink_ready;
assign soc_sdram_bankmachine15_sink_sink_first = soc_sdram_bankmachine15_source_first;
assign soc_sdram_bankmachine15_sink_sink_last = soc_sdram_bankmachine15_source_last;
assign soc_sdram_bankmachine15_sink_sink_payload_we = soc_sdram_bankmachine15_source_payload_we;
assign soc_sdram_bankmachine15_sink_sink_payload_addr = soc_sdram_bankmachine15_source_payload_addr;
assign soc_sdram_bankmachine15_source_source_ready = (soc_sdram_bankmachine15_req_wdata_ready | soc_sdram_bankmachine15_req_rdata_valid);
assign soc_sdram_bankmachine15_req_lock = (soc_sdram_bankmachine15_source_valid | soc_sdram_bankmachine15_source_source_valid);
assign soc_sdram_bankmachine15_row_hit = (soc_sdram_bankmachine15_row == soc_sdram_bankmachine15_source_source_payload_addr[22:7]);
assign soc_sdram_bankmachine15_cmd_payload_ba = 4'd15;
always @(*) begin
    soc_sdram_bankmachine15_cmd_payload_a <= 16'd0;
    if (soc_sdram_bankmachine15_row_col_n_addr_sel) begin
        soc_sdram_bankmachine15_cmd_payload_a <= soc_sdram_bankmachine15_source_source_payload_addr[22:7];
    end else begin
        soc_sdram_bankmachine15_cmd_payload_a <= ((soc_sdram_bankmachine15_auto_precharge <<< 4'd10) | {soc_sdram_bankmachine15_source_source_payload_addr[6:0], {3{1'd0}}});
    end
end
assign soc_sdram_bankmachine15_precharge_time_sig = ((2'd3 + soc_sdram_csrstorage2_storage) + soc_sdram_csrstorage7_storage);
assign soc_sdram_bankmachine15_twtpcon_valid = ((soc_sdram_bankmachine15_cmd_valid & soc_sdram_bankmachine15_cmd_ready) & soc_sdram_bankmachine15_cmd_payload_is_write);
assign soc_sdram_bankmachine15_trccon_valid = ((soc_sdram_bankmachine15_cmd_valid & soc_sdram_bankmachine15_cmd_ready) & soc_sdram_bankmachine15_row_open);
assign soc_sdram_bankmachine15_trascon_valid = ((soc_sdram_bankmachine15_cmd_valid & soc_sdram_bankmachine15_cmd_ready) & soc_sdram_bankmachine15_row_open);
always @(*) begin
    soc_sdram_bankmachine15_auto_precharge <= 1'd0;
    if ((soc_sdram_bankmachine15_source_valid & soc_sdram_bankmachine15_source_source_valid)) begin
        if ((soc_sdram_bankmachine15_source_payload_addr[22:7] != soc_sdram_bankmachine15_source_source_payload_addr[22:7])) begin
            soc_sdram_bankmachine15_auto_precharge <= (soc_sdram_bankmachine15_row_close == 1'd0);
        end
    end
end
assign soc_sdram_bankmachine15_syncfifo15_din = {soc_sdram_bankmachine15_fifo_in_last, soc_sdram_bankmachine15_fifo_in_first, soc_sdram_bankmachine15_fifo_in_payload_addr, soc_sdram_bankmachine15_fifo_in_payload_we};
assign {soc_sdram_bankmachine15_fifo_out_last, soc_sdram_bankmachine15_fifo_out_first, soc_sdram_bankmachine15_fifo_out_payload_addr, soc_sdram_bankmachine15_fifo_out_payload_we} = soc_sdram_bankmachine15_syncfifo15_dout;
assign soc_sdram_bankmachine15_sink_ready = soc_sdram_bankmachine15_syncfifo15_writable;
assign soc_sdram_bankmachine15_syncfifo15_we = soc_sdram_bankmachine15_sink_valid;
assign soc_sdram_bankmachine15_fifo_in_first = soc_sdram_bankmachine15_sink_first;
assign soc_sdram_bankmachine15_fifo_in_last = soc_sdram_bankmachine15_sink_last;
assign soc_sdram_bankmachine15_fifo_in_payload_we = soc_sdram_bankmachine15_sink_payload_we;
assign soc_sdram_bankmachine15_fifo_in_payload_addr = soc_sdram_bankmachine15_sink_payload_addr;
assign soc_sdram_bankmachine15_source_valid = soc_sdram_bankmachine15_syncfifo15_readable;
assign soc_sdram_bankmachine15_source_first = soc_sdram_bankmachine15_fifo_out_first;
assign soc_sdram_bankmachine15_source_last = soc_sdram_bankmachine15_fifo_out_last;
assign soc_sdram_bankmachine15_source_payload_we = soc_sdram_bankmachine15_fifo_out_payload_we;
assign soc_sdram_bankmachine15_source_payload_addr = soc_sdram_bankmachine15_fifo_out_payload_addr;
assign soc_sdram_bankmachine15_syncfifo15_re = soc_sdram_bankmachine15_source_ready;
always @(*) begin
    soc_sdram_bankmachine15_wrport_adr <= 3'd0;
    if (soc_sdram_bankmachine15_replace) begin
        soc_sdram_bankmachine15_wrport_adr <= (soc_sdram_bankmachine15_produce - 1'd1);
    end else begin
        soc_sdram_bankmachine15_wrport_adr <= soc_sdram_bankmachine15_produce;
    end
end
assign soc_sdram_bankmachine15_wrport_dat_w = soc_sdram_bankmachine15_syncfifo15_din;
assign soc_sdram_bankmachine15_wrport_we = (soc_sdram_bankmachine15_syncfifo15_we & (soc_sdram_bankmachine15_syncfifo15_writable | soc_sdram_bankmachine15_replace));
assign soc_sdram_bankmachine15_do_read = (soc_sdram_bankmachine15_syncfifo15_readable & soc_sdram_bankmachine15_syncfifo15_re);
assign soc_sdram_bankmachine15_rdport_adr = soc_sdram_bankmachine15_consume;
assign soc_sdram_bankmachine15_syncfifo15_dout = soc_sdram_bankmachine15_rdport_dat_r;
assign soc_sdram_bankmachine15_syncfifo15_writable = (soc_sdram_bankmachine15_level != 4'd8);
assign soc_sdram_bankmachine15_syncfifo15_readable = (soc_sdram_bankmachine15_level != 1'd0);
assign soc_sdram_bankmachine15_pipe_valid_sink_ready = ((~soc_sdram_bankmachine15_pipe_valid_source_valid) | soc_sdram_bankmachine15_pipe_valid_source_ready);
assign soc_sdram_bankmachine15_pipe_valid_sink_valid = soc_sdram_bankmachine15_sink_sink_valid;
assign soc_sdram_bankmachine15_sink_sink_ready = soc_sdram_bankmachine15_pipe_valid_sink_ready;
assign soc_sdram_bankmachine15_pipe_valid_sink_first = soc_sdram_bankmachine15_sink_sink_first;
assign soc_sdram_bankmachine15_pipe_valid_sink_last = soc_sdram_bankmachine15_sink_sink_last;
assign soc_sdram_bankmachine15_pipe_valid_sink_payload_we = soc_sdram_bankmachine15_sink_sink_payload_we;
assign soc_sdram_bankmachine15_pipe_valid_sink_payload_addr = soc_sdram_bankmachine15_sink_sink_payload_addr;
assign soc_sdram_bankmachine15_source_source_valid = soc_sdram_bankmachine15_pipe_valid_source_valid;
assign soc_sdram_bankmachine15_pipe_valid_source_ready = soc_sdram_bankmachine15_source_source_ready;
assign soc_sdram_bankmachine15_source_source_first = soc_sdram_bankmachine15_pipe_valid_source_first;
assign soc_sdram_bankmachine15_source_source_last = soc_sdram_bankmachine15_pipe_valid_source_last;
assign soc_sdram_bankmachine15_source_source_payload_we = soc_sdram_bankmachine15_pipe_valid_source_payload_we;
assign soc_sdram_bankmachine15_source_source_payload_addr = soc_sdram_bankmachine15_pipe_valid_source_payload_addr;
always @(*) begin
    soc_sdram_bankmachine15_req_wdata_ready <= 1'd0;
    soc_sdram_bankmachine15_req_rdata_valid <= 1'd0;
    soc_sdram_bankmachine15_refresh_gnt <= 1'd0;
    soc_sdram_bankmachine15_cmd_valid <= 1'd0;
    soc_sdram_bankmachine15_row_open <= 1'd0;
    soc_sdram_bankmachine15_row_close <= 1'd0;
    soc_sdram_bankmachine15_cmd_payload_cas <= 1'd0;
    soc_sdram_bankmachine15_cmd_payload_ras <= 1'd0;
    soc_bankmachine15_next_state <= 3'd0;
    soc_sdram_bankmachine15_cmd_payload_we <= 1'd0;
    soc_sdram_bankmachine15_row_col_n_addr_sel <= 1'd0;
    soc_sdram_bankmachine15_cmd_payload_is_cmd <= 1'd0;
    soc_sdram_bankmachine15_cmd_payload_is_read <= 1'd0;
    soc_sdram_bankmachine15_cmd_payload_is_write <= 1'd0;
    soc_sdram_bankmachine15_timer_bankmachine15_next_value <= 33'd0;
    soc_sdram_bankmachine15_timer_bankmachine15_next_value_ce <= 1'd0;
    soc_bankmachine15_next_state <= soc_bankmachine15_state;
    case (soc_bankmachine15_state)
        1'd1: begin
            if ((soc_sdram_bankmachine15_twtpcon_ready & soc_sdram_bankmachine15_trascon_ready)) begin
                soc_sdram_bankmachine15_cmd_valid <= 1'd1;
                if (soc_sdram_bankmachine15_cmd_ready) begin
                    soc_sdram_bankmachine15_timer_bankmachine15_next_value <= (soc_sdram_csrstorage0_storage - 1'd1);
                    soc_sdram_bankmachine15_timer_bankmachine15_next_value_ce <= 1'd1;
                    soc_bankmachine15_next_state <= 2'd3;
                end
                soc_sdram_bankmachine15_cmd_payload_ras <= 1'd1;
                soc_sdram_bankmachine15_cmd_payload_we <= 1'd1;
                soc_sdram_bankmachine15_cmd_payload_is_cmd <= 1'd1;
            end
            soc_sdram_bankmachine15_row_close <= 1'd1;
        end
        2'd2: begin
            if ((soc_sdram_bankmachine15_twtpcon_ready & soc_sdram_bankmachine15_trascon_ready)) begin
                soc_sdram_bankmachine15_timer_bankmachine15_next_value <= (soc_sdram_csrstorage0_storage - 1'd1);
                soc_sdram_bankmachine15_timer_bankmachine15_next_value_ce <= 1'd1;
                soc_bankmachine15_next_state <= 2'd3;
            end
            soc_sdram_bankmachine15_row_close <= 1'd1;
        end
        2'd3: begin
            if (soc_sdram_bankmachine15_timer_done) begin
                soc_bankmachine15_next_state <= 3'd4;
            end
        end
        3'd4: begin
            if (soc_sdram_bankmachine15_trccon_ready) begin
                soc_sdram_bankmachine15_row_col_n_addr_sel <= 1'd1;
                soc_sdram_bankmachine15_row_open <= 1'd1;
                soc_sdram_bankmachine15_cmd_valid <= 1'd1;
                soc_sdram_bankmachine15_cmd_payload_is_cmd <= 1'd1;
                if (soc_sdram_bankmachine15_cmd_ready) begin
                    soc_sdram_bankmachine15_timer_bankmachine15_next_value <= (soc_sdram_csrstorage1_storage - 1'd1);
                    soc_sdram_bankmachine15_timer_bankmachine15_next_value_ce <= 1'd1;
                    soc_bankmachine15_next_state <= 3'd5;
                end
                soc_sdram_bankmachine15_cmd_payload_ras <= 1'd1;
            end
        end
        3'd5: begin
            if (soc_sdram_bankmachine15_timer_done) begin
                soc_bankmachine15_next_state <= 1'd0;
            end
        end
        3'd6: begin
            if (soc_sdram_bankmachine15_twtpcon_ready) begin
                soc_sdram_bankmachine15_refresh_gnt <= 1'd1;
            end
            soc_sdram_bankmachine15_row_close <= 1'd1;
            soc_sdram_bankmachine15_cmd_payload_is_cmd <= 1'd1;
            if ((~soc_sdram_bankmachine15_refresh_req)) begin
                soc_bankmachine15_next_state <= 1'd0;
            end
        end
        default: begin
            if (soc_sdram_bankmachine15_refresh_req) begin
                soc_bankmachine15_next_state <= 3'd6;
            end else begin
                if (soc_sdram_bankmachine15_source_source_valid) begin
                    if (soc_sdram_bankmachine15_row_opened) begin
                        if (soc_sdram_bankmachine15_row_hit) begin
                            soc_sdram_bankmachine15_cmd_valid <= 1'd1;
                            if (soc_sdram_bankmachine15_source_source_payload_we) begin
                                soc_sdram_bankmachine15_req_wdata_ready <= soc_sdram_bankmachine15_cmd_ready;
                                soc_sdram_bankmachine15_cmd_payload_is_write <= 1'd1;
                                soc_sdram_bankmachine15_cmd_payload_we <= 1'd1;
                            end else begin
                                soc_sdram_bankmachine15_req_rdata_valid <= soc_sdram_bankmachine15_cmd_ready;
                                soc_sdram_bankmachine15_cmd_payload_is_read <= 1'd1;
                            end
                            soc_sdram_bankmachine15_cmd_payload_cas <= 1'd1;
                            if ((soc_sdram_bankmachine15_cmd_ready & soc_sdram_bankmachine15_auto_precharge)) begin
                                soc_bankmachine15_next_state <= 2'd2;
                            end
                        end else begin
                            soc_bankmachine15_next_state <= 1'd1;
                        end
                    end else begin
                        soc_bankmachine15_next_state <= 3'd4;
                    end
                end
            end
        end
    endcase
end
assign soc_sdram_rdcmdphase = (uspddrphy_rdphase_storage - 1'd1);
assign soc_sdram_wrcmdphase = (uspddrphy_wrphase_storage - 1'd1);
assign soc_sdram_trrdcon_valid = ((soc_sdram_choose_cmd_cmd_valid & soc_sdram_choose_cmd_cmd_ready) & ((soc_sdram_choose_cmd_cmd_payload_ras & (~soc_sdram_choose_cmd_cmd_payload_cas)) & (~soc_sdram_choose_cmd_cmd_payload_we)));
assign soc_sdram_tfawcon_valid = ((soc_sdram_choose_cmd_cmd_valid & soc_sdram_choose_cmd_cmd_ready) & ((soc_sdram_choose_cmd_cmd_payload_ras & (~soc_sdram_choose_cmd_cmd_payload_cas)) & (~soc_sdram_choose_cmd_cmd_payload_we)));
assign soc_sdram_ras_allowed = (soc_sdram_trrdcon_ready & soc_sdram_tfawcon_ready);
assign soc_sdram_tccdcon_valid = ((soc_sdram_choose_req_cmd_valid & soc_sdram_choose_req_cmd_ready) & (soc_sdram_choose_req_cmd_payload_is_write | soc_sdram_choose_req_cmd_payload_is_read));
assign soc_sdram_cas_allowed = soc_sdram_tccdcon_ready;
assign soc_sdram_twtrcon_init = ((soc_sdram_csrstorage3_storage + 2'd3) + soc_sdram_csrstorage7_storage);
assign soc_sdram_twtrcon_valid = ((soc_sdram_choose_req_cmd_valid & soc_sdram_choose_req_cmd_ready) & soc_sdram_choose_req_cmd_payload_is_write);
assign soc_sdram_read_available = ((((((((((((((((soc_sdram_bankmachine0_cmd_valid & soc_sdram_bankmachine0_cmd_payload_is_read) | (soc_sdram_bankmachine1_cmd_valid & soc_sdram_bankmachine1_cmd_payload_is_read)) | (soc_sdram_bankmachine2_cmd_valid & soc_sdram_bankmachine2_cmd_payload_is_read)) | (soc_sdram_bankmachine3_cmd_valid & soc_sdram_bankmachine3_cmd_payload_is_read)) | (soc_sdram_bankmachine4_cmd_valid & soc_sdram_bankmachine4_cmd_payload_is_read)) | (soc_sdram_bankmachine5_cmd_valid & soc_sdram_bankmachine5_cmd_payload_is_read)) | (soc_sdram_bankmachine6_cmd_valid & soc_sdram_bankmachine6_cmd_payload_is_read)) | (soc_sdram_bankmachine7_cmd_valid & soc_sdram_bankmachine7_cmd_payload_is_read)) | (soc_sdram_bankmachine8_cmd_valid & soc_sdram_bankmachine8_cmd_payload_is_read)) | (soc_sdram_bankmachine9_cmd_valid & soc_sdram_bankmachine9_cmd_payload_is_read)) | (soc_sdram_bankmachine10_cmd_valid & soc_sdram_bankmachine10_cmd_payload_is_read)) | (soc_sdram_bankmachine11_cmd_valid & soc_sdram_bankmachine11_cmd_payload_is_read)) | (soc_sdram_bankmachine12_cmd_valid & soc_sdram_bankmachine12_cmd_payload_is_read)) | (soc_sdram_bankmachine13_cmd_valid & soc_sdram_bankmachine13_cmd_payload_is_read)) | (soc_sdram_bankmachine14_cmd_valid & soc_sdram_bankmachine14_cmd_payload_is_read)) | (soc_sdram_bankmachine15_cmd_valid & soc_sdram_bankmachine15_cmd_payload_is_read));
assign soc_sdram_write_available = ((((((((((((((((soc_sdram_bankmachine0_cmd_valid & soc_sdram_bankmachine0_cmd_payload_is_write) | (soc_sdram_bankmachine1_cmd_valid & soc_sdram_bankmachine1_cmd_payload_is_write)) | (soc_sdram_bankmachine2_cmd_valid & soc_sdram_bankmachine2_cmd_payload_is_write)) | (soc_sdram_bankmachine3_cmd_valid & soc_sdram_bankmachine3_cmd_payload_is_write)) | (soc_sdram_bankmachine4_cmd_valid & soc_sdram_bankmachine4_cmd_payload_is_write)) | (soc_sdram_bankmachine5_cmd_valid & soc_sdram_bankmachine5_cmd_payload_is_write)) | (soc_sdram_bankmachine6_cmd_valid & soc_sdram_bankmachine6_cmd_payload_is_write)) | (soc_sdram_bankmachine7_cmd_valid & soc_sdram_bankmachine7_cmd_payload_is_write)) | (soc_sdram_bankmachine8_cmd_valid & soc_sdram_bankmachine8_cmd_payload_is_write)) | (soc_sdram_bankmachine9_cmd_valid & soc_sdram_bankmachine9_cmd_payload_is_write)) | (soc_sdram_bankmachine10_cmd_valid & soc_sdram_bankmachine10_cmd_payload_is_write)) | (soc_sdram_bankmachine11_cmd_valid & soc_sdram_bankmachine11_cmd_payload_is_write)) | (soc_sdram_bankmachine12_cmd_valid & soc_sdram_bankmachine12_cmd_payload_is_write)) | (soc_sdram_bankmachine13_cmd_valid & soc_sdram_bankmachine13_cmd_payload_is_write)) | (soc_sdram_bankmachine14_cmd_valid & soc_sdram_bankmachine14_cmd_payload_is_write)) | (soc_sdram_bankmachine15_cmd_valid & soc_sdram_bankmachine15_cmd_payload_is_write));
assign soc_sdram_max_time0 = (soc_sdram_time0 == 1'd0);
assign soc_sdram_max_time1 = (soc_sdram_time1 == 1'd0);
assign soc_sdram_bankmachine0_refresh_req = soc_sdram_cmd_valid;
assign soc_sdram_bankmachine1_refresh_req = soc_sdram_cmd_valid;
assign soc_sdram_bankmachine2_refresh_req = soc_sdram_cmd_valid;
assign soc_sdram_bankmachine3_refresh_req = soc_sdram_cmd_valid;
assign soc_sdram_bankmachine4_refresh_req = soc_sdram_cmd_valid;
assign soc_sdram_bankmachine5_refresh_req = soc_sdram_cmd_valid;
assign soc_sdram_bankmachine6_refresh_req = soc_sdram_cmd_valid;
assign soc_sdram_bankmachine7_refresh_req = soc_sdram_cmd_valid;
assign soc_sdram_bankmachine8_refresh_req = soc_sdram_cmd_valid;
assign soc_sdram_bankmachine9_refresh_req = soc_sdram_cmd_valid;
assign soc_sdram_bankmachine10_refresh_req = soc_sdram_cmd_valid;
assign soc_sdram_bankmachine11_refresh_req = soc_sdram_cmd_valid;
assign soc_sdram_bankmachine12_refresh_req = soc_sdram_cmd_valid;
assign soc_sdram_bankmachine13_refresh_req = soc_sdram_cmd_valid;
assign soc_sdram_bankmachine14_refresh_req = soc_sdram_cmd_valid;
assign soc_sdram_bankmachine15_refresh_req = soc_sdram_cmd_valid;
assign soc_sdram_go_to_refresh = (((((((((((((((soc_sdram_bankmachine0_refresh_gnt & soc_sdram_bankmachine1_refresh_gnt) & soc_sdram_bankmachine2_refresh_gnt) & soc_sdram_bankmachine3_refresh_gnt) & soc_sdram_bankmachine4_refresh_gnt) & soc_sdram_bankmachine5_refresh_gnt) & soc_sdram_bankmachine6_refresh_gnt) & soc_sdram_bankmachine7_refresh_gnt) & soc_sdram_bankmachine8_refresh_gnt) & soc_sdram_bankmachine9_refresh_gnt) & soc_sdram_bankmachine10_refresh_gnt) & soc_sdram_bankmachine11_refresh_gnt) & soc_sdram_bankmachine12_refresh_gnt) & soc_sdram_bankmachine13_refresh_gnt) & soc_sdram_bankmachine14_refresh_gnt) & soc_sdram_bankmachine15_refresh_gnt);
assign soc_sdram_interface_rdata = {soc_sdram_dfi_p3_rddata, soc_sdram_dfi_p2_rddata, soc_sdram_dfi_p1_rddata, soc_sdram_dfi_p0_rddata};
assign {soc_sdram_dfi_p3_wrdata, soc_sdram_dfi_p2_wrdata, soc_sdram_dfi_p1_wrdata, soc_sdram_dfi_p0_wrdata} = soc_sdram_interface_wdata;
assign {soc_sdram_dfi_p3_wrdata_mask, soc_sdram_dfi_p2_wrdata_mask, soc_sdram_dfi_p1_wrdata_mask, soc_sdram_dfi_p0_wrdata_mask} = (~soc_sdram_interface_wdata_we);
always @(*) begin
    soc_sdram_choose_cmd_valids <= 16'd0;
    soc_sdram_choose_cmd_valids[0] <= (soc_sdram_bankmachine0_cmd_valid & (((soc_sdram_bankmachine0_cmd_payload_is_cmd & soc_sdram_choose_cmd_want_cmds) & ((~((soc_sdram_bankmachine0_cmd_payload_ras & (~soc_sdram_bankmachine0_cmd_payload_cas)) & (~soc_sdram_bankmachine0_cmd_payload_we))) | soc_sdram_choose_cmd_want_activates)) | ((soc_sdram_bankmachine0_cmd_payload_is_read == soc_sdram_choose_cmd_want_reads) & (soc_sdram_bankmachine0_cmd_payload_is_write == soc_sdram_choose_cmd_want_writes))));
    soc_sdram_choose_cmd_valids[1] <= (soc_sdram_bankmachine1_cmd_valid & (((soc_sdram_bankmachine1_cmd_payload_is_cmd & soc_sdram_choose_cmd_want_cmds) & ((~((soc_sdram_bankmachine1_cmd_payload_ras & (~soc_sdram_bankmachine1_cmd_payload_cas)) & (~soc_sdram_bankmachine1_cmd_payload_we))) | soc_sdram_choose_cmd_want_activates)) | ((soc_sdram_bankmachine1_cmd_payload_is_read == soc_sdram_choose_cmd_want_reads) & (soc_sdram_bankmachine1_cmd_payload_is_write == soc_sdram_choose_cmd_want_writes))));
    soc_sdram_choose_cmd_valids[2] <= (soc_sdram_bankmachine2_cmd_valid & (((soc_sdram_bankmachine2_cmd_payload_is_cmd & soc_sdram_choose_cmd_want_cmds) & ((~((soc_sdram_bankmachine2_cmd_payload_ras & (~soc_sdram_bankmachine2_cmd_payload_cas)) & (~soc_sdram_bankmachine2_cmd_payload_we))) | soc_sdram_choose_cmd_want_activates)) | ((soc_sdram_bankmachine2_cmd_payload_is_read == soc_sdram_choose_cmd_want_reads) & (soc_sdram_bankmachine2_cmd_payload_is_write == soc_sdram_choose_cmd_want_writes))));
    soc_sdram_choose_cmd_valids[3] <= (soc_sdram_bankmachine3_cmd_valid & (((soc_sdram_bankmachine3_cmd_payload_is_cmd & soc_sdram_choose_cmd_want_cmds) & ((~((soc_sdram_bankmachine3_cmd_payload_ras & (~soc_sdram_bankmachine3_cmd_payload_cas)) & (~soc_sdram_bankmachine3_cmd_payload_we))) | soc_sdram_choose_cmd_want_activates)) | ((soc_sdram_bankmachine3_cmd_payload_is_read == soc_sdram_choose_cmd_want_reads) & (soc_sdram_bankmachine3_cmd_payload_is_write == soc_sdram_choose_cmd_want_writes))));
    soc_sdram_choose_cmd_valids[4] <= (soc_sdram_bankmachine4_cmd_valid & (((soc_sdram_bankmachine4_cmd_payload_is_cmd & soc_sdram_choose_cmd_want_cmds) & ((~((soc_sdram_bankmachine4_cmd_payload_ras & (~soc_sdram_bankmachine4_cmd_payload_cas)) & (~soc_sdram_bankmachine4_cmd_payload_we))) | soc_sdram_choose_cmd_want_activates)) | ((soc_sdram_bankmachine4_cmd_payload_is_read == soc_sdram_choose_cmd_want_reads) & (soc_sdram_bankmachine4_cmd_payload_is_write == soc_sdram_choose_cmd_want_writes))));
    soc_sdram_choose_cmd_valids[5] <= (soc_sdram_bankmachine5_cmd_valid & (((soc_sdram_bankmachine5_cmd_payload_is_cmd & soc_sdram_choose_cmd_want_cmds) & ((~((soc_sdram_bankmachine5_cmd_payload_ras & (~soc_sdram_bankmachine5_cmd_payload_cas)) & (~soc_sdram_bankmachine5_cmd_payload_we))) | soc_sdram_choose_cmd_want_activates)) | ((soc_sdram_bankmachine5_cmd_payload_is_read == soc_sdram_choose_cmd_want_reads) & (soc_sdram_bankmachine5_cmd_payload_is_write == soc_sdram_choose_cmd_want_writes))));
    soc_sdram_choose_cmd_valids[6] <= (soc_sdram_bankmachine6_cmd_valid & (((soc_sdram_bankmachine6_cmd_payload_is_cmd & soc_sdram_choose_cmd_want_cmds) & ((~((soc_sdram_bankmachine6_cmd_payload_ras & (~soc_sdram_bankmachine6_cmd_payload_cas)) & (~soc_sdram_bankmachine6_cmd_payload_we))) | soc_sdram_choose_cmd_want_activates)) | ((soc_sdram_bankmachine6_cmd_payload_is_read == soc_sdram_choose_cmd_want_reads) & (soc_sdram_bankmachine6_cmd_payload_is_write == soc_sdram_choose_cmd_want_writes))));
    soc_sdram_choose_cmd_valids[7] <= (soc_sdram_bankmachine7_cmd_valid & (((soc_sdram_bankmachine7_cmd_payload_is_cmd & soc_sdram_choose_cmd_want_cmds) & ((~((soc_sdram_bankmachine7_cmd_payload_ras & (~soc_sdram_bankmachine7_cmd_payload_cas)) & (~soc_sdram_bankmachine7_cmd_payload_we))) | soc_sdram_choose_cmd_want_activates)) | ((soc_sdram_bankmachine7_cmd_payload_is_read == soc_sdram_choose_cmd_want_reads) & (soc_sdram_bankmachine7_cmd_payload_is_write == soc_sdram_choose_cmd_want_writes))));
    soc_sdram_choose_cmd_valids[8] <= (soc_sdram_bankmachine8_cmd_valid & (((soc_sdram_bankmachine8_cmd_payload_is_cmd & soc_sdram_choose_cmd_want_cmds) & ((~((soc_sdram_bankmachine8_cmd_payload_ras & (~soc_sdram_bankmachine8_cmd_payload_cas)) & (~soc_sdram_bankmachine8_cmd_payload_we))) | soc_sdram_choose_cmd_want_activates)) | ((soc_sdram_bankmachine8_cmd_payload_is_read == soc_sdram_choose_cmd_want_reads) & (soc_sdram_bankmachine8_cmd_payload_is_write == soc_sdram_choose_cmd_want_writes))));
    soc_sdram_choose_cmd_valids[9] <= (soc_sdram_bankmachine9_cmd_valid & (((soc_sdram_bankmachine9_cmd_payload_is_cmd & soc_sdram_choose_cmd_want_cmds) & ((~((soc_sdram_bankmachine9_cmd_payload_ras & (~soc_sdram_bankmachine9_cmd_payload_cas)) & (~soc_sdram_bankmachine9_cmd_payload_we))) | soc_sdram_choose_cmd_want_activates)) | ((soc_sdram_bankmachine9_cmd_payload_is_read == soc_sdram_choose_cmd_want_reads) & (soc_sdram_bankmachine9_cmd_payload_is_write == soc_sdram_choose_cmd_want_writes))));
    soc_sdram_choose_cmd_valids[10] <= (soc_sdram_bankmachine10_cmd_valid & (((soc_sdram_bankmachine10_cmd_payload_is_cmd & soc_sdram_choose_cmd_want_cmds) & ((~((soc_sdram_bankmachine10_cmd_payload_ras & (~soc_sdram_bankmachine10_cmd_payload_cas)) & (~soc_sdram_bankmachine10_cmd_payload_we))) | soc_sdram_choose_cmd_want_activates)) | ((soc_sdram_bankmachine10_cmd_payload_is_read == soc_sdram_choose_cmd_want_reads) & (soc_sdram_bankmachine10_cmd_payload_is_write == soc_sdram_choose_cmd_want_writes))));
    soc_sdram_choose_cmd_valids[11] <= (soc_sdram_bankmachine11_cmd_valid & (((soc_sdram_bankmachine11_cmd_payload_is_cmd & soc_sdram_choose_cmd_want_cmds) & ((~((soc_sdram_bankmachine11_cmd_payload_ras & (~soc_sdram_bankmachine11_cmd_payload_cas)) & (~soc_sdram_bankmachine11_cmd_payload_we))) | soc_sdram_choose_cmd_want_activates)) | ((soc_sdram_bankmachine11_cmd_payload_is_read == soc_sdram_choose_cmd_want_reads) & (soc_sdram_bankmachine11_cmd_payload_is_write == soc_sdram_choose_cmd_want_writes))));
    soc_sdram_choose_cmd_valids[12] <= (soc_sdram_bankmachine12_cmd_valid & (((soc_sdram_bankmachine12_cmd_payload_is_cmd & soc_sdram_choose_cmd_want_cmds) & ((~((soc_sdram_bankmachine12_cmd_payload_ras & (~soc_sdram_bankmachine12_cmd_payload_cas)) & (~soc_sdram_bankmachine12_cmd_payload_we))) | soc_sdram_choose_cmd_want_activates)) | ((soc_sdram_bankmachine12_cmd_payload_is_read == soc_sdram_choose_cmd_want_reads) & (soc_sdram_bankmachine12_cmd_payload_is_write == soc_sdram_choose_cmd_want_writes))));
    soc_sdram_choose_cmd_valids[13] <= (soc_sdram_bankmachine13_cmd_valid & (((soc_sdram_bankmachine13_cmd_payload_is_cmd & soc_sdram_choose_cmd_want_cmds) & ((~((soc_sdram_bankmachine13_cmd_payload_ras & (~soc_sdram_bankmachine13_cmd_payload_cas)) & (~soc_sdram_bankmachine13_cmd_payload_we))) | soc_sdram_choose_cmd_want_activates)) | ((soc_sdram_bankmachine13_cmd_payload_is_read == soc_sdram_choose_cmd_want_reads) & (soc_sdram_bankmachine13_cmd_payload_is_write == soc_sdram_choose_cmd_want_writes))));
    soc_sdram_choose_cmd_valids[14] <= (soc_sdram_bankmachine14_cmd_valid & (((soc_sdram_bankmachine14_cmd_payload_is_cmd & soc_sdram_choose_cmd_want_cmds) & ((~((soc_sdram_bankmachine14_cmd_payload_ras & (~soc_sdram_bankmachine14_cmd_payload_cas)) & (~soc_sdram_bankmachine14_cmd_payload_we))) | soc_sdram_choose_cmd_want_activates)) | ((soc_sdram_bankmachine14_cmd_payload_is_read == soc_sdram_choose_cmd_want_reads) & (soc_sdram_bankmachine14_cmd_payload_is_write == soc_sdram_choose_cmd_want_writes))));
    soc_sdram_choose_cmd_valids[15] <= (soc_sdram_bankmachine15_cmd_valid & (((soc_sdram_bankmachine15_cmd_payload_is_cmd & soc_sdram_choose_cmd_want_cmds) & ((~((soc_sdram_bankmachine15_cmd_payload_ras & (~soc_sdram_bankmachine15_cmd_payload_cas)) & (~soc_sdram_bankmachine15_cmd_payload_we))) | soc_sdram_choose_cmd_want_activates)) | ((soc_sdram_bankmachine15_cmd_payload_is_read == soc_sdram_choose_cmd_want_reads) & (soc_sdram_bankmachine15_cmd_payload_is_write == soc_sdram_choose_cmd_want_writes))));
end
assign soc_sdram_choose_cmd_request = soc_sdram_choose_cmd_valids;
assign soc_sdram_choose_cmd_cmd_valid = rhs_array_muxed9;
assign soc_sdram_choose_cmd_cmd_payload_a = rhs_array_muxed10;
assign soc_sdram_choose_cmd_cmd_payload_ba = rhs_array_muxed11;
assign soc_sdram_choose_cmd_cmd_payload_is_read = rhs_array_muxed12;
assign soc_sdram_choose_cmd_cmd_payload_is_write = rhs_array_muxed13;
assign soc_sdram_choose_cmd_cmd_payload_is_cmd = rhs_array_muxed14;
always @(*) begin
    soc_sdram_choose_cmd_cmd_payload_cas <= 1'd0;
    if (soc_sdram_choose_cmd_cmd_valid) begin
        soc_sdram_choose_cmd_cmd_payload_cas <= t_array_muxed0;
    end
end
always @(*) begin
    soc_sdram_choose_cmd_cmd_payload_ras <= 1'd0;
    if (soc_sdram_choose_cmd_cmd_valid) begin
        soc_sdram_choose_cmd_cmd_payload_ras <= t_array_muxed1;
    end
end
always @(*) begin
    soc_sdram_choose_cmd_cmd_payload_we <= 1'd0;
    if (soc_sdram_choose_cmd_cmd_valid) begin
        soc_sdram_choose_cmd_cmd_payload_we <= t_array_muxed2;
    end
end
assign soc_sdram_choose_cmd_ce = (soc_sdram_choose_cmd_cmd_ready | (~soc_sdram_choose_cmd_cmd_valid));
always @(*) begin
    soc_sdram_choose_req_valids <= 16'd0;
    soc_sdram_choose_req_valids[0] <= (soc_sdram_bankmachine0_cmd_valid & (((soc_sdram_bankmachine0_cmd_payload_is_cmd & soc_sdram_choose_req_want_cmds) & ((~((soc_sdram_bankmachine0_cmd_payload_ras & (~soc_sdram_bankmachine0_cmd_payload_cas)) & (~soc_sdram_bankmachine0_cmd_payload_we))) | soc_sdram_choose_req_want_activates)) | ((soc_sdram_bankmachine0_cmd_payload_is_read == soc_sdram_choose_req_want_reads) & (soc_sdram_bankmachine0_cmd_payload_is_write == soc_sdram_choose_req_want_writes))));
    soc_sdram_choose_req_valids[1] <= (soc_sdram_bankmachine1_cmd_valid & (((soc_sdram_bankmachine1_cmd_payload_is_cmd & soc_sdram_choose_req_want_cmds) & ((~((soc_sdram_bankmachine1_cmd_payload_ras & (~soc_sdram_bankmachine1_cmd_payload_cas)) & (~soc_sdram_bankmachine1_cmd_payload_we))) | soc_sdram_choose_req_want_activates)) | ((soc_sdram_bankmachine1_cmd_payload_is_read == soc_sdram_choose_req_want_reads) & (soc_sdram_bankmachine1_cmd_payload_is_write == soc_sdram_choose_req_want_writes))));
    soc_sdram_choose_req_valids[2] <= (soc_sdram_bankmachine2_cmd_valid & (((soc_sdram_bankmachine2_cmd_payload_is_cmd & soc_sdram_choose_req_want_cmds) & ((~((soc_sdram_bankmachine2_cmd_payload_ras & (~soc_sdram_bankmachine2_cmd_payload_cas)) & (~soc_sdram_bankmachine2_cmd_payload_we))) | soc_sdram_choose_req_want_activates)) | ((soc_sdram_bankmachine2_cmd_payload_is_read == soc_sdram_choose_req_want_reads) & (soc_sdram_bankmachine2_cmd_payload_is_write == soc_sdram_choose_req_want_writes))));
    soc_sdram_choose_req_valids[3] <= (soc_sdram_bankmachine3_cmd_valid & (((soc_sdram_bankmachine3_cmd_payload_is_cmd & soc_sdram_choose_req_want_cmds) & ((~((soc_sdram_bankmachine3_cmd_payload_ras & (~soc_sdram_bankmachine3_cmd_payload_cas)) & (~soc_sdram_bankmachine3_cmd_payload_we))) | soc_sdram_choose_req_want_activates)) | ((soc_sdram_bankmachine3_cmd_payload_is_read == soc_sdram_choose_req_want_reads) & (soc_sdram_bankmachine3_cmd_payload_is_write == soc_sdram_choose_req_want_writes))));
    soc_sdram_choose_req_valids[4] <= (soc_sdram_bankmachine4_cmd_valid & (((soc_sdram_bankmachine4_cmd_payload_is_cmd & soc_sdram_choose_req_want_cmds) & ((~((soc_sdram_bankmachine4_cmd_payload_ras & (~soc_sdram_bankmachine4_cmd_payload_cas)) & (~soc_sdram_bankmachine4_cmd_payload_we))) | soc_sdram_choose_req_want_activates)) | ((soc_sdram_bankmachine4_cmd_payload_is_read == soc_sdram_choose_req_want_reads) & (soc_sdram_bankmachine4_cmd_payload_is_write == soc_sdram_choose_req_want_writes))));
    soc_sdram_choose_req_valids[5] <= (soc_sdram_bankmachine5_cmd_valid & (((soc_sdram_bankmachine5_cmd_payload_is_cmd & soc_sdram_choose_req_want_cmds) & ((~((soc_sdram_bankmachine5_cmd_payload_ras & (~soc_sdram_bankmachine5_cmd_payload_cas)) & (~soc_sdram_bankmachine5_cmd_payload_we))) | soc_sdram_choose_req_want_activates)) | ((soc_sdram_bankmachine5_cmd_payload_is_read == soc_sdram_choose_req_want_reads) & (soc_sdram_bankmachine5_cmd_payload_is_write == soc_sdram_choose_req_want_writes))));
    soc_sdram_choose_req_valids[6] <= (soc_sdram_bankmachine6_cmd_valid & (((soc_sdram_bankmachine6_cmd_payload_is_cmd & soc_sdram_choose_req_want_cmds) & ((~((soc_sdram_bankmachine6_cmd_payload_ras & (~soc_sdram_bankmachine6_cmd_payload_cas)) & (~soc_sdram_bankmachine6_cmd_payload_we))) | soc_sdram_choose_req_want_activates)) | ((soc_sdram_bankmachine6_cmd_payload_is_read == soc_sdram_choose_req_want_reads) & (soc_sdram_bankmachine6_cmd_payload_is_write == soc_sdram_choose_req_want_writes))));
    soc_sdram_choose_req_valids[7] <= (soc_sdram_bankmachine7_cmd_valid & (((soc_sdram_bankmachine7_cmd_payload_is_cmd & soc_sdram_choose_req_want_cmds) & ((~((soc_sdram_bankmachine7_cmd_payload_ras & (~soc_sdram_bankmachine7_cmd_payload_cas)) & (~soc_sdram_bankmachine7_cmd_payload_we))) | soc_sdram_choose_req_want_activates)) | ((soc_sdram_bankmachine7_cmd_payload_is_read == soc_sdram_choose_req_want_reads) & (soc_sdram_bankmachine7_cmd_payload_is_write == soc_sdram_choose_req_want_writes))));
    soc_sdram_choose_req_valids[8] <= (soc_sdram_bankmachine8_cmd_valid & (((soc_sdram_bankmachine8_cmd_payload_is_cmd & soc_sdram_choose_req_want_cmds) & ((~((soc_sdram_bankmachine8_cmd_payload_ras & (~soc_sdram_bankmachine8_cmd_payload_cas)) & (~soc_sdram_bankmachine8_cmd_payload_we))) | soc_sdram_choose_req_want_activates)) | ((soc_sdram_bankmachine8_cmd_payload_is_read == soc_sdram_choose_req_want_reads) & (soc_sdram_bankmachine8_cmd_payload_is_write == soc_sdram_choose_req_want_writes))));
    soc_sdram_choose_req_valids[9] <= (soc_sdram_bankmachine9_cmd_valid & (((soc_sdram_bankmachine9_cmd_payload_is_cmd & soc_sdram_choose_req_want_cmds) & ((~((soc_sdram_bankmachine9_cmd_payload_ras & (~soc_sdram_bankmachine9_cmd_payload_cas)) & (~soc_sdram_bankmachine9_cmd_payload_we))) | soc_sdram_choose_req_want_activates)) | ((soc_sdram_bankmachine9_cmd_payload_is_read == soc_sdram_choose_req_want_reads) & (soc_sdram_bankmachine9_cmd_payload_is_write == soc_sdram_choose_req_want_writes))));
    soc_sdram_choose_req_valids[10] <= (soc_sdram_bankmachine10_cmd_valid & (((soc_sdram_bankmachine10_cmd_payload_is_cmd & soc_sdram_choose_req_want_cmds) & ((~((soc_sdram_bankmachine10_cmd_payload_ras & (~soc_sdram_bankmachine10_cmd_payload_cas)) & (~soc_sdram_bankmachine10_cmd_payload_we))) | soc_sdram_choose_req_want_activates)) | ((soc_sdram_bankmachine10_cmd_payload_is_read == soc_sdram_choose_req_want_reads) & (soc_sdram_bankmachine10_cmd_payload_is_write == soc_sdram_choose_req_want_writes))));
    soc_sdram_choose_req_valids[11] <= (soc_sdram_bankmachine11_cmd_valid & (((soc_sdram_bankmachine11_cmd_payload_is_cmd & soc_sdram_choose_req_want_cmds) & ((~((soc_sdram_bankmachine11_cmd_payload_ras & (~soc_sdram_bankmachine11_cmd_payload_cas)) & (~soc_sdram_bankmachine11_cmd_payload_we))) | soc_sdram_choose_req_want_activates)) | ((soc_sdram_bankmachine11_cmd_payload_is_read == soc_sdram_choose_req_want_reads) & (soc_sdram_bankmachine11_cmd_payload_is_write == soc_sdram_choose_req_want_writes))));
    soc_sdram_choose_req_valids[12] <= (soc_sdram_bankmachine12_cmd_valid & (((soc_sdram_bankmachine12_cmd_payload_is_cmd & soc_sdram_choose_req_want_cmds) & ((~((soc_sdram_bankmachine12_cmd_payload_ras & (~soc_sdram_bankmachine12_cmd_payload_cas)) & (~soc_sdram_bankmachine12_cmd_payload_we))) | soc_sdram_choose_req_want_activates)) | ((soc_sdram_bankmachine12_cmd_payload_is_read == soc_sdram_choose_req_want_reads) & (soc_sdram_bankmachine12_cmd_payload_is_write == soc_sdram_choose_req_want_writes))));
    soc_sdram_choose_req_valids[13] <= (soc_sdram_bankmachine13_cmd_valid & (((soc_sdram_bankmachine13_cmd_payload_is_cmd & soc_sdram_choose_req_want_cmds) & ((~((soc_sdram_bankmachine13_cmd_payload_ras & (~soc_sdram_bankmachine13_cmd_payload_cas)) & (~soc_sdram_bankmachine13_cmd_payload_we))) | soc_sdram_choose_req_want_activates)) | ((soc_sdram_bankmachine13_cmd_payload_is_read == soc_sdram_choose_req_want_reads) & (soc_sdram_bankmachine13_cmd_payload_is_write == soc_sdram_choose_req_want_writes))));
    soc_sdram_choose_req_valids[14] <= (soc_sdram_bankmachine14_cmd_valid & (((soc_sdram_bankmachine14_cmd_payload_is_cmd & soc_sdram_choose_req_want_cmds) & ((~((soc_sdram_bankmachine14_cmd_payload_ras & (~soc_sdram_bankmachine14_cmd_payload_cas)) & (~soc_sdram_bankmachine14_cmd_payload_we))) | soc_sdram_choose_req_want_activates)) | ((soc_sdram_bankmachine14_cmd_payload_is_read == soc_sdram_choose_req_want_reads) & (soc_sdram_bankmachine14_cmd_payload_is_write == soc_sdram_choose_req_want_writes))));
    soc_sdram_choose_req_valids[15] <= (soc_sdram_bankmachine15_cmd_valid & (((soc_sdram_bankmachine15_cmd_payload_is_cmd & soc_sdram_choose_req_want_cmds) & ((~((soc_sdram_bankmachine15_cmd_payload_ras & (~soc_sdram_bankmachine15_cmd_payload_cas)) & (~soc_sdram_bankmachine15_cmd_payload_we))) | soc_sdram_choose_req_want_activates)) | ((soc_sdram_bankmachine15_cmd_payload_is_read == soc_sdram_choose_req_want_reads) & (soc_sdram_bankmachine15_cmd_payload_is_write == soc_sdram_choose_req_want_writes))));
end
assign soc_sdram_choose_req_request = soc_sdram_choose_req_valids;
assign soc_sdram_choose_req_cmd_valid = rhs_array_muxed15;
assign soc_sdram_choose_req_cmd_payload_a = rhs_array_muxed16;
assign soc_sdram_choose_req_cmd_payload_ba = rhs_array_muxed17;
assign soc_sdram_choose_req_cmd_payload_is_read = rhs_array_muxed18;
assign soc_sdram_choose_req_cmd_payload_is_write = rhs_array_muxed19;
assign soc_sdram_choose_req_cmd_payload_is_cmd = rhs_array_muxed20;
always @(*) begin
    soc_sdram_choose_req_cmd_payload_cas <= 1'd0;
    if (soc_sdram_choose_req_cmd_valid) begin
        soc_sdram_choose_req_cmd_payload_cas <= t_array_muxed3;
    end
end
always @(*) begin
    soc_sdram_choose_req_cmd_payload_ras <= 1'd0;
    if (soc_sdram_choose_req_cmd_valid) begin
        soc_sdram_choose_req_cmd_payload_ras <= t_array_muxed4;
    end
end
always @(*) begin
    soc_sdram_choose_req_cmd_payload_we <= 1'd0;
    if (soc_sdram_choose_req_cmd_valid) begin
        soc_sdram_choose_req_cmd_payload_we <= t_array_muxed5;
    end
end
always @(*) begin
    soc_sdram_bankmachine0_cmd_ready <= 1'd0;
    if (((soc_sdram_choose_cmd_cmd_valid & soc_sdram_choose_cmd_cmd_ready) & (soc_sdram_choose_cmd_grant == 1'd0))) begin
        soc_sdram_bankmachine0_cmd_ready <= 1'd1;
    end
    if (((soc_sdram_choose_req_cmd_valid & soc_sdram_choose_req_cmd_ready) & (soc_sdram_choose_req_grant == 1'd0))) begin
        soc_sdram_bankmachine0_cmd_ready <= 1'd1;
    end
end
always @(*) begin
    soc_sdram_bankmachine1_cmd_ready <= 1'd0;
    if (((soc_sdram_choose_cmd_cmd_valid & soc_sdram_choose_cmd_cmd_ready) & (soc_sdram_choose_cmd_grant == 1'd1))) begin
        soc_sdram_bankmachine1_cmd_ready <= 1'd1;
    end
    if (((soc_sdram_choose_req_cmd_valid & soc_sdram_choose_req_cmd_ready) & (soc_sdram_choose_req_grant == 1'd1))) begin
        soc_sdram_bankmachine1_cmd_ready <= 1'd1;
    end
end
always @(*) begin
    soc_sdram_bankmachine2_cmd_ready <= 1'd0;
    if (((soc_sdram_choose_cmd_cmd_valid & soc_sdram_choose_cmd_cmd_ready) & (soc_sdram_choose_cmd_grant == 2'd2))) begin
        soc_sdram_bankmachine2_cmd_ready <= 1'd1;
    end
    if (((soc_sdram_choose_req_cmd_valid & soc_sdram_choose_req_cmd_ready) & (soc_sdram_choose_req_grant == 2'd2))) begin
        soc_sdram_bankmachine2_cmd_ready <= 1'd1;
    end
end
always @(*) begin
    soc_sdram_bankmachine3_cmd_ready <= 1'd0;
    if (((soc_sdram_choose_cmd_cmd_valid & soc_sdram_choose_cmd_cmd_ready) & (soc_sdram_choose_cmd_grant == 2'd3))) begin
        soc_sdram_bankmachine3_cmd_ready <= 1'd1;
    end
    if (((soc_sdram_choose_req_cmd_valid & soc_sdram_choose_req_cmd_ready) & (soc_sdram_choose_req_grant == 2'd3))) begin
        soc_sdram_bankmachine3_cmd_ready <= 1'd1;
    end
end
always @(*) begin
    soc_sdram_bankmachine4_cmd_ready <= 1'd0;
    if (((soc_sdram_choose_cmd_cmd_valid & soc_sdram_choose_cmd_cmd_ready) & (soc_sdram_choose_cmd_grant == 3'd4))) begin
        soc_sdram_bankmachine4_cmd_ready <= 1'd1;
    end
    if (((soc_sdram_choose_req_cmd_valid & soc_sdram_choose_req_cmd_ready) & (soc_sdram_choose_req_grant == 3'd4))) begin
        soc_sdram_bankmachine4_cmd_ready <= 1'd1;
    end
end
always @(*) begin
    soc_sdram_bankmachine5_cmd_ready <= 1'd0;
    if (((soc_sdram_choose_cmd_cmd_valid & soc_sdram_choose_cmd_cmd_ready) & (soc_sdram_choose_cmd_grant == 3'd5))) begin
        soc_sdram_bankmachine5_cmd_ready <= 1'd1;
    end
    if (((soc_sdram_choose_req_cmd_valid & soc_sdram_choose_req_cmd_ready) & (soc_sdram_choose_req_grant == 3'd5))) begin
        soc_sdram_bankmachine5_cmd_ready <= 1'd1;
    end
end
always @(*) begin
    soc_sdram_bankmachine6_cmd_ready <= 1'd0;
    if (((soc_sdram_choose_cmd_cmd_valid & soc_sdram_choose_cmd_cmd_ready) & (soc_sdram_choose_cmd_grant == 3'd6))) begin
        soc_sdram_bankmachine6_cmd_ready <= 1'd1;
    end
    if (((soc_sdram_choose_req_cmd_valid & soc_sdram_choose_req_cmd_ready) & (soc_sdram_choose_req_grant == 3'd6))) begin
        soc_sdram_bankmachine6_cmd_ready <= 1'd1;
    end
end
always @(*) begin
    soc_sdram_bankmachine7_cmd_ready <= 1'd0;
    if (((soc_sdram_choose_cmd_cmd_valid & soc_sdram_choose_cmd_cmd_ready) & (soc_sdram_choose_cmd_grant == 3'd7))) begin
        soc_sdram_bankmachine7_cmd_ready <= 1'd1;
    end
    if (((soc_sdram_choose_req_cmd_valid & soc_sdram_choose_req_cmd_ready) & (soc_sdram_choose_req_grant == 3'd7))) begin
        soc_sdram_bankmachine7_cmd_ready <= 1'd1;
    end
end
always @(*) begin
    soc_sdram_bankmachine8_cmd_ready <= 1'd0;
    if (((soc_sdram_choose_cmd_cmd_valid & soc_sdram_choose_cmd_cmd_ready) & (soc_sdram_choose_cmd_grant == 4'd8))) begin
        soc_sdram_bankmachine8_cmd_ready <= 1'd1;
    end
    if (((soc_sdram_choose_req_cmd_valid & soc_sdram_choose_req_cmd_ready) & (soc_sdram_choose_req_grant == 4'd8))) begin
        soc_sdram_bankmachine8_cmd_ready <= 1'd1;
    end
end
always @(*) begin
    soc_sdram_bankmachine9_cmd_ready <= 1'd0;
    if (((soc_sdram_choose_cmd_cmd_valid & soc_sdram_choose_cmd_cmd_ready) & (soc_sdram_choose_cmd_grant == 4'd9))) begin
        soc_sdram_bankmachine9_cmd_ready <= 1'd1;
    end
    if (((soc_sdram_choose_req_cmd_valid & soc_sdram_choose_req_cmd_ready) & (soc_sdram_choose_req_grant == 4'd9))) begin
        soc_sdram_bankmachine9_cmd_ready <= 1'd1;
    end
end
always @(*) begin
    soc_sdram_bankmachine10_cmd_ready <= 1'd0;
    if (((soc_sdram_choose_cmd_cmd_valid & soc_sdram_choose_cmd_cmd_ready) & (soc_sdram_choose_cmd_grant == 4'd10))) begin
        soc_sdram_bankmachine10_cmd_ready <= 1'd1;
    end
    if (((soc_sdram_choose_req_cmd_valid & soc_sdram_choose_req_cmd_ready) & (soc_sdram_choose_req_grant == 4'd10))) begin
        soc_sdram_bankmachine10_cmd_ready <= 1'd1;
    end
end
always @(*) begin
    soc_sdram_bankmachine11_cmd_ready <= 1'd0;
    if (((soc_sdram_choose_cmd_cmd_valid & soc_sdram_choose_cmd_cmd_ready) & (soc_sdram_choose_cmd_grant == 4'd11))) begin
        soc_sdram_bankmachine11_cmd_ready <= 1'd1;
    end
    if (((soc_sdram_choose_req_cmd_valid & soc_sdram_choose_req_cmd_ready) & (soc_sdram_choose_req_grant == 4'd11))) begin
        soc_sdram_bankmachine11_cmd_ready <= 1'd1;
    end
end
always @(*) begin
    soc_sdram_bankmachine12_cmd_ready <= 1'd0;
    if (((soc_sdram_choose_cmd_cmd_valid & soc_sdram_choose_cmd_cmd_ready) & (soc_sdram_choose_cmd_grant == 4'd12))) begin
        soc_sdram_bankmachine12_cmd_ready <= 1'd1;
    end
    if (((soc_sdram_choose_req_cmd_valid & soc_sdram_choose_req_cmd_ready) & (soc_sdram_choose_req_grant == 4'd12))) begin
        soc_sdram_bankmachine12_cmd_ready <= 1'd1;
    end
end
always @(*) begin
    soc_sdram_bankmachine13_cmd_ready <= 1'd0;
    if (((soc_sdram_choose_cmd_cmd_valid & soc_sdram_choose_cmd_cmd_ready) & (soc_sdram_choose_cmd_grant == 4'd13))) begin
        soc_sdram_bankmachine13_cmd_ready <= 1'd1;
    end
    if (((soc_sdram_choose_req_cmd_valid & soc_sdram_choose_req_cmd_ready) & (soc_sdram_choose_req_grant == 4'd13))) begin
        soc_sdram_bankmachine13_cmd_ready <= 1'd1;
    end
end
always @(*) begin
    soc_sdram_bankmachine14_cmd_ready <= 1'd0;
    if (((soc_sdram_choose_cmd_cmd_valid & soc_sdram_choose_cmd_cmd_ready) & (soc_sdram_choose_cmd_grant == 4'd14))) begin
        soc_sdram_bankmachine14_cmd_ready <= 1'd1;
    end
    if (((soc_sdram_choose_req_cmd_valid & soc_sdram_choose_req_cmd_ready) & (soc_sdram_choose_req_grant == 4'd14))) begin
        soc_sdram_bankmachine14_cmd_ready <= 1'd1;
    end
end
always @(*) begin
    soc_sdram_bankmachine15_cmd_ready <= 1'd0;
    if (((soc_sdram_choose_cmd_cmd_valid & soc_sdram_choose_cmd_cmd_ready) & (soc_sdram_choose_cmd_grant == 4'd15))) begin
        soc_sdram_bankmachine15_cmd_ready <= 1'd1;
    end
    if (((soc_sdram_choose_req_cmd_valid & soc_sdram_choose_req_cmd_ready) & (soc_sdram_choose_req_grant == 4'd15))) begin
        soc_sdram_bankmachine15_cmd_ready <= 1'd1;
    end
end
assign soc_sdram_choose_req_ce = (soc_sdram_choose_req_cmd_ready | (~soc_sdram_choose_req_cmd_valid));
assign soc_sdram_dfi_p0_reset_n = 1'd1;
assign soc_sdram_dfi_p0_cke = {1{soc_sdram_steerer0}};
assign soc_sdram_dfi_p0_odt = {1{soc_sdram_steerer1}};
assign soc_sdram_dfi_p1_reset_n = 1'd1;
assign soc_sdram_dfi_p1_cke = {1{soc_sdram_steerer2}};
assign soc_sdram_dfi_p1_odt = {1{soc_sdram_steerer3}};
assign soc_sdram_dfi_p2_reset_n = 1'd1;
assign soc_sdram_dfi_p2_cke = {1{soc_sdram_steerer4}};
assign soc_sdram_dfi_p2_odt = {1{soc_sdram_steerer5}};
assign soc_sdram_dfi_p3_reset_n = 1'd1;
assign soc_sdram_dfi_p3_cke = {1{soc_sdram_steerer6}};
assign soc_sdram_dfi_p3_odt = {1{soc_sdram_steerer7}};
always @(*) begin
    soc_sdram_tfawcon_window_pass <= 32'd0;
    if ((soc_sdram_csrstorage6_storage > 1'd0)) begin
        soc_sdram_tfawcon_window_pass[0] <= soc_sdram_tfawcon_window[0];
    end else begin
        soc_sdram_tfawcon_window_pass[0] <= 1'd0;
    end
    if ((soc_sdram_csrstorage6_storage > 1'd1)) begin
        soc_sdram_tfawcon_window_pass[1] <= soc_sdram_tfawcon_window[1];
    end else begin
        soc_sdram_tfawcon_window_pass[1] <= 1'd0;
    end
    if ((soc_sdram_csrstorage6_storage > 2'd2)) begin
        soc_sdram_tfawcon_window_pass[2] <= soc_sdram_tfawcon_window[2];
    end else begin
        soc_sdram_tfawcon_window_pass[2] <= 1'd0;
    end
    if ((soc_sdram_csrstorage6_storage > 2'd3)) begin
        soc_sdram_tfawcon_window_pass[3] <= soc_sdram_tfawcon_window[3];
    end else begin
        soc_sdram_tfawcon_window_pass[3] <= 1'd0;
    end
    if ((soc_sdram_csrstorage6_storage > 3'd4)) begin
        soc_sdram_tfawcon_window_pass[4] <= soc_sdram_tfawcon_window[4];
    end else begin
        soc_sdram_tfawcon_window_pass[4] <= 1'd0;
    end
    if ((soc_sdram_csrstorage6_storage > 3'd5)) begin
        soc_sdram_tfawcon_window_pass[5] <= soc_sdram_tfawcon_window[5];
    end else begin
        soc_sdram_tfawcon_window_pass[5] <= 1'd0;
    end
    if ((soc_sdram_csrstorage6_storage > 3'd6)) begin
        soc_sdram_tfawcon_window_pass[6] <= soc_sdram_tfawcon_window[6];
    end else begin
        soc_sdram_tfawcon_window_pass[6] <= 1'd0;
    end
    if ((soc_sdram_csrstorage6_storage > 3'd7)) begin
        soc_sdram_tfawcon_window_pass[7] <= soc_sdram_tfawcon_window[7];
    end else begin
        soc_sdram_tfawcon_window_pass[7] <= 1'd0;
    end
    if ((soc_sdram_csrstorage6_storage > 4'd8)) begin
        soc_sdram_tfawcon_window_pass[8] <= soc_sdram_tfawcon_window[8];
    end else begin
        soc_sdram_tfawcon_window_pass[8] <= 1'd0;
    end
    if ((soc_sdram_csrstorage6_storage > 4'd9)) begin
        soc_sdram_tfawcon_window_pass[9] <= soc_sdram_tfawcon_window[9];
    end else begin
        soc_sdram_tfawcon_window_pass[9] <= 1'd0;
    end
    if ((soc_sdram_csrstorage6_storage > 4'd10)) begin
        soc_sdram_tfawcon_window_pass[10] <= soc_sdram_tfawcon_window[10];
    end else begin
        soc_sdram_tfawcon_window_pass[10] <= 1'd0;
    end
    if ((soc_sdram_csrstorage6_storage > 4'd11)) begin
        soc_sdram_tfawcon_window_pass[11] <= soc_sdram_tfawcon_window[11];
    end else begin
        soc_sdram_tfawcon_window_pass[11] <= 1'd0;
    end
    if ((soc_sdram_csrstorage6_storage > 4'd12)) begin
        soc_sdram_tfawcon_window_pass[12] <= soc_sdram_tfawcon_window[12];
    end else begin
        soc_sdram_tfawcon_window_pass[12] <= 1'd0;
    end
    if ((soc_sdram_csrstorage6_storage > 4'd13)) begin
        soc_sdram_tfawcon_window_pass[13] <= soc_sdram_tfawcon_window[13];
    end else begin
        soc_sdram_tfawcon_window_pass[13] <= 1'd0;
    end
    if ((soc_sdram_csrstorage6_storage > 4'd14)) begin
        soc_sdram_tfawcon_window_pass[14] <= soc_sdram_tfawcon_window[14];
    end else begin
        soc_sdram_tfawcon_window_pass[14] <= 1'd0;
    end
    if ((soc_sdram_csrstorage6_storage > 4'd15)) begin
        soc_sdram_tfawcon_window_pass[15] <= soc_sdram_tfawcon_window[15];
    end else begin
        soc_sdram_tfawcon_window_pass[15] <= 1'd0;
    end
    if ((soc_sdram_csrstorage6_storage > 5'd16)) begin
        soc_sdram_tfawcon_window_pass[16] <= soc_sdram_tfawcon_window[16];
    end else begin
        soc_sdram_tfawcon_window_pass[16] <= 1'd0;
    end
    if ((soc_sdram_csrstorage6_storage > 5'd17)) begin
        soc_sdram_tfawcon_window_pass[17] <= soc_sdram_tfawcon_window[17];
    end else begin
        soc_sdram_tfawcon_window_pass[17] <= 1'd0;
    end
    if ((soc_sdram_csrstorage6_storage > 5'd18)) begin
        soc_sdram_tfawcon_window_pass[18] <= soc_sdram_tfawcon_window[18];
    end else begin
        soc_sdram_tfawcon_window_pass[18] <= 1'd0;
    end
    if ((soc_sdram_csrstorage6_storage > 5'd19)) begin
        soc_sdram_tfawcon_window_pass[19] <= soc_sdram_tfawcon_window[19];
    end else begin
        soc_sdram_tfawcon_window_pass[19] <= 1'd0;
    end
    if ((soc_sdram_csrstorage6_storage > 5'd20)) begin
        soc_sdram_tfawcon_window_pass[20] <= soc_sdram_tfawcon_window[20];
    end else begin
        soc_sdram_tfawcon_window_pass[20] <= 1'd0;
    end
    if ((soc_sdram_csrstorage6_storage > 5'd21)) begin
        soc_sdram_tfawcon_window_pass[21] <= soc_sdram_tfawcon_window[21];
    end else begin
        soc_sdram_tfawcon_window_pass[21] <= 1'd0;
    end
    if ((soc_sdram_csrstorage6_storage > 5'd22)) begin
        soc_sdram_tfawcon_window_pass[22] <= soc_sdram_tfawcon_window[22];
    end else begin
        soc_sdram_tfawcon_window_pass[22] <= 1'd0;
    end
    if ((soc_sdram_csrstorage6_storage > 5'd23)) begin
        soc_sdram_tfawcon_window_pass[23] <= soc_sdram_tfawcon_window[23];
    end else begin
        soc_sdram_tfawcon_window_pass[23] <= 1'd0;
    end
    if ((soc_sdram_csrstorage6_storage > 5'd24)) begin
        soc_sdram_tfawcon_window_pass[24] <= soc_sdram_tfawcon_window[24];
    end else begin
        soc_sdram_tfawcon_window_pass[24] <= 1'd0;
    end
    if ((soc_sdram_csrstorage6_storage > 5'd25)) begin
        soc_sdram_tfawcon_window_pass[25] <= soc_sdram_tfawcon_window[25];
    end else begin
        soc_sdram_tfawcon_window_pass[25] <= 1'd0;
    end
    if ((soc_sdram_csrstorage6_storage > 5'd26)) begin
        soc_sdram_tfawcon_window_pass[26] <= soc_sdram_tfawcon_window[26];
    end else begin
        soc_sdram_tfawcon_window_pass[26] <= 1'd0;
    end
    if ((soc_sdram_csrstorage6_storage > 5'd27)) begin
        soc_sdram_tfawcon_window_pass[27] <= soc_sdram_tfawcon_window[27];
    end else begin
        soc_sdram_tfawcon_window_pass[27] <= 1'd0;
    end
    if ((soc_sdram_csrstorage6_storage > 5'd28)) begin
        soc_sdram_tfawcon_window_pass[28] <= soc_sdram_tfawcon_window[28];
    end else begin
        soc_sdram_tfawcon_window_pass[28] <= 1'd0;
    end
    if ((soc_sdram_csrstorage6_storage > 5'd29)) begin
        soc_sdram_tfawcon_window_pass[29] <= soc_sdram_tfawcon_window[29];
    end else begin
        soc_sdram_tfawcon_window_pass[29] <= 1'd0;
    end
    if ((soc_sdram_csrstorage6_storage > 5'd30)) begin
        soc_sdram_tfawcon_window_pass[30] <= soc_sdram_tfawcon_window[30];
    end else begin
        soc_sdram_tfawcon_window_pass[30] <= 1'd0;
    end
    if ((soc_sdram_csrstorage6_storage > 5'd31)) begin
        soc_sdram_tfawcon_window_pass[31] <= soc_sdram_tfawcon_window[31];
    end else begin
        soc_sdram_tfawcon_window_pass[31] <= 1'd0;
    end
end
assign soc_sdram_tfawcon_count = (((((((((((((((((((((((((((((((soc_sdram_tfawcon_window_pass[0] + soc_sdram_tfawcon_window_pass[1]) + soc_sdram_tfawcon_window_pass[2]) + soc_sdram_tfawcon_window_pass[3]) + soc_sdram_tfawcon_window_pass[4]) + soc_sdram_tfawcon_window_pass[5]) + soc_sdram_tfawcon_window_pass[6]) + soc_sdram_tfawcon_window_pass[7]) + soc_sdram_tfawcon_window_pass[8]) + soc_sdram_tfawcon_window_pass[9]) + soc_sdram_tfawcon_window_pass[10]) + soc_sdram_tfawcon_window_pass[11]) + soc_sdram_tfawcon_window_pass[12]) + soc_sdram_tfawcon_window_pass[13]) + soc_sdram_tfawcon_window_pass[14]) + soc_sdram_tfawcon_window_pass[15]) + soc_sdram_tfawcon_window_pass[16]) + soc_sdram_tfawcon_window_pass[17]) + soc_sdram_tfawcon_window_pass[18]) + soc_sdram_tfawcon_window_pass[19]) + soc_sdram_tfawcon_window_pass[20]) + soc_sdram_tfawcon_window_pass[21]) + soc_sdram_tfawcon_window_pass[22]) + soc_sdram_tfawcon_window_pass[23]) + soc_sdram_tfawcon_window_pass[24]) + soc_sdram_tfawcon_window_pass[25]) + soc_sdram_tfawcon_window_pass[26]) + soc_sdram_tfawcon_window_pass[27]) + soc_sdram_tfawcon_window_pass[28]) + soc_sdram_tfawcon_window_pass[29]) + soc_sdram_tfawcon_window_pass[30]) + soc_sdram_tfawcon_window_pass[31]);
always @(*) begin
    soc_sdram_choose_cmd_want_activates <= 1'd0;
    soc_multiplexer_next_state <= 4'd0;
    soc_sdram_en1 <= 1'd0;
    soc_sdram_cmd_ready <= 1'd0;
    soc_sdram_choose_cmd_cmd_ready <= 1'd0;
    soc_sdram_choose_req_cmd_ready <= 1'd0;
    soc_sdram_steerer_sel0 <= 2'd0;
    soc_sdram_steerer_sel1 <= 2'd0;
    soc_sdram_steerer_sel2 <= 2'd0;
    soc_sdram_steerer_sel3 <= 2'd0;
    soc_sdram_en0 <= 1'd0;
    soc_sdram_choose_req_want_reads <= 1'd0;
    soc_sdram_choose_req_want_writes <= 1'd0;
    soc_multiplexer_next_state <= soc_multiplexer_state;
    case (soc_multiplexer_state)
        1'd1: begin
            soc_sdram_en1 <= 1'd1;
            soc_sdram_choose_req_want_writes <= 1'd1;
            if (1'd0) begin
                soc_sdram_choose_req_cmd_ready <= (soc_sdram_cas_allowed & ((~((soc_sdram_choose_req_cmd_payload_ras & (~soc_sdram_choose_req_cmd_payload_cas)) & (~soc_sdram_choose_req_cmd_payload_we))) | soc_sdram_ras_allowed));
            end else begin
                soc_sdram_choose_cmd_want_activates <= soc_sdram_ras_allowed;
                soc_sdram_choose_cmd_cmd_ready <= ((~((soc_sdram_choose_cmd_cmd_payload_ras & (~soc_sdram_choose_cmd_cmd_payload_cas)) & (~soc_sdram_choose_cmd_cmd_payload_we))) | soc_sdram_ras_allowed);
                soc_sdram_choose_req_cmd_ready <= soc_sdram_cas_allowed;
            end
            soc_sdram_steerer_sel0 <= 1'd0;
            if ((uspddrphy_wrphase_storage == 1'd0)) begin
                soc_sdram_steerer_sel0 <= 2'd2;
            end
            if ((soc_sdram_wrcmdphase == 1'd0)) begin
                soc_sdram_steerer_sel0 <= 1'd1;
            end
            soc_sdram_steerer_sel1 <= 1'd0;
            if ((uspddrphy_wrphase_storage == 1'd1)) begin
                soc_sdram_steerer_sel1 <= 2'd2;
            end
            if ((soc_sdram_wrcmdphase == 1'd1)) begin
                soc_sdram_steerer_sel1 <= 1'd1;
            end
            soc_sdram_steerer_sel2 <= 1'd0;
            if ((uspddrphy_wrphase_storage == 2'd2)) begin
                soc_sdram_steerer_sel2 <= 2'd2;
            end
            if ((soc_sdram_wrcmdphase == 2'd2)) begin
                soc_sdram_steerer_sel2 <= 1'd1;
            end
            soc_sdram_steerer_sel3 <= 1'd0;
            if ((uspddrphy_wrphase_storage == 2'd3)) begin
                soc_sdram_steerer_sel3 <= 2'd2;
            end
            if ((soc_sdram_wrcmdphase == 2'd3)) begin
                soc_sdram_steerer_sel3 <= 1'd1;
            end
            if (soc_sdram_read_available) begin
                if (((~soc_sdram_write_available) | soc_sdram_max_time1)) begin
                    soc_multiplexer_next_state <= 2'd3;
                end
            end
            if (soc_sdram_go_to_refresh) begin
                soc_multiplexer_next_state <= 2'd2;
            end
        end
        2'd2: begin
            soc_sdram_steerer_sel0 <= 2'd3;
            soc_sdram_cmd_ready <= 1'd1;
            if (soc_sdram_cmd_last) begin
                soc_multiplexer_next_state <= 1'd0;
            end
        end
        2'd3: begin
            if (soc_sdram_twtrcon_ready) begin
                soc_multiplexer_next_state <= 1'd0;
            end
        end
        3'd4: begin
            soc_multiplexer_next_state <= 3'd5;
        end
        3'd5: begin
            soc_multiplexer_next_state <= 3'd6;
        end
        3'd6: begin
            soc_multiplexer_next_state <= 3'd7;
        end
        3'd7: begin
            soc_multiplexer_next_state <= 4'd8;
        end
        4'd8: begin
            soc_multiplexer_next_state <= 4'd9;
        end
        4'd9: begin
            soc_multiplexer_next_state <= 4'd10;
        end
        4'd10: begin
            soc_multiplexer_next_state <= 1'd1;
        end
        default: begin
            soc_sdram_en0 <= 1'd1;
            soc_sdram_choose_req_want_reads <= 1'd1;
            if (1'd0) begin
                soc_sdram_choose_req_cmd_ready <= (soc_sdram_cas_allowed & ((~((soc_sdram_choose_req_cmd_payload_ras & (~soc_sdram_choose_req_cmd_payload_cas)) & (~soc_sdram_choose_req_cmd_payload_we))) | soc_sdram_ras_allowed));
            end else begin
                soc_sdram_choose_cmd_want_activates <= soc_sdram_ras_allowed;
                soc_sdram_choose_cmd_cmd_ready <= ((~((soc_sdram_choose_cmd_cmd_payload_ras & (~soc_sdram_choose_cmd_cmd_payload_cas)) & (~soc_sdram_choose_cmd_cmd_payload_we))) | soc_sdram_ras_allowed);
                soc_sdram_choose_req_cmd_ready <= soc_sdram_cas_allowed;
            end
            soc_sdram_steerer_sel0 <= 1'd0;
            if ((uspddrphy_rdphase_storage == 1'd0)) begin
                soc_sdram_steerer_sel0 <= 2'd2;
            end
            if ((soc_sdram_rdcmdphase == 1'd0)) begin
                soc_sdram_steerer_sel0 <= 1'd1;
            end
            soc_sdram_steerer_sel1 <= 1'd0;
            if ((uspddrphy_rdphase_storage == 1'd1)) begin
                soc_sdram_steerer_sel1 <= 2'd2;
            end
            if ((soc_sdram_rdcmdphase == 1'd1)) begin
                soc_sdram_steerer_sel1 <= 1'd1;
            end
            soc_sdram_steerer_sel2 <= 1'd0;
            if ((uspddrphy_rdphase_storage == 2'd2)) begin
                soc_sdram_steerer_sel2 <= 2'd2;
            end
            if ((soc_sdram_rdcmdphase == 2'd2)) begin
                soc_sdram_steerer_sel2 <= 1'd1;
            end
            soc_sdram_steerer_sel3 <= 1'd0;
            if ((uspddrphy_rdphase_storage == 2'd3)) begin
                soc_sdram_steerer_sel3 <= 2'd2;
            end
            if ((soc_sdram_rdcmdphase == 2'd3)) begin
                soc_sdram_steerer_sel3 <= 1'd1;
            end
            if (soc_sdram_write_available) begin
                if (((~soc_sdram_read_available) | soc_sdram_max_time0)) begin
                    soc_multiplexer_next_state <= 3'd4;
                end
            end
            if (soc_sdram_go_to_refresh) begin
                soc_multiplexer_next_state <= 2'd2;
            end
        end
    endcase
end
assign soc_roundrobin0_request = {(((dram_rd_port_cmd_payload_addr[10:7] == 1'd0) & (~(((((((((((((((soc_locked5 | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 3'd5))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 3'd5))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 3'd5))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 3'd5))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 3'd5))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 3'd5))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 3'd5))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 3'd5))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 3'd5))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 3'd5))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 3'd5))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 3'd5))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 3'd5))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 3'd5))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 3'd5))))) & dram_rd_port_cmd_valid), (((dram_wr_port_cmd_payload_addr[10:7] == 1'd0) & (~(((((((((((((((soc_locked4 | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 3'd4))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 3'd4))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 3'd4))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 3'd4))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 3'd4))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 3'd4))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 3'd4))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 3'd4))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 3'd4))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 3'd4))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 3'd4))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 3'd4))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 3'd4))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 3'd4))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 3'd4))))) & dram_wr_port_cmd_valid), (((litedramcrossbar_cmd_payload_addr[10:7] == 1'd0) & (~(((((((((((((((soc_locked3 | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 2'd3))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 2'd3))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 2'd3))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 2'd3))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 2'd3))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 2'd3))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 2'd3))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 2'd3))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 2'd3))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 2'd3))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 2'd3))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 2'd3))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 2'd3))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 2'd3))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 2'd3))))) & litedramcrossbar_cmd_valid), (((soc_port_cmd_payload_addr[10:7] == 1'd0) & (~(((((((((((((((soc_locked2 | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 2'd2))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 2'd2))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 2'd2))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 2'd2))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 2'd2))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 2'd2))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 2'd2))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 2'd2))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 2'd2))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 2'd2))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 2'd2))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 2'd2))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 2'd2))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 2'd2))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 2'd2))))) & soc_port_cmd_valid), (((soc_litedramnativeport1_cmd_payload_addr[10:7] == 1'd0) & (~(((((((((((((((soc_locked1 | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 1'd1))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 1'd1))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 1'd1))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 1'd1))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 1'd1))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 1'd1))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 1'd1))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 1'd1))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 1'd1))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 1'd1))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 1'd1))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 1'd1))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 1'd1))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 1'd1))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 1'd1))))) & soc_litedramnativeport1_cmd_valid), (((soc_litedramnativeport0_cmd_payload_addr[10:7] == 1'd0) & (~(((((((((((((((soc_locked0 | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 1'd0))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 1'd0))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 1'd0))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 1'd0))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 1'd0))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 1'd0))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 1'd0))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 1'd0))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 1'd0))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 1'd0))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 1'd0))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 1'd0))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 1'd0))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 1'd0))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 1'd0))))) & soc_litedramnativeport0_cmd_valid)};
assign soc_roundrobin0_ce = ((~soc_sdram_interface_bank0_valid) & (~soc_sdram_interface_bank0_lock));
assign soc_sdram_interface_bank0_addr = rhs_array_muxed21;
assign soc_sdram_interface_bank0_we = rhs_array_muxed22;
assign soc_sdram_interface_bank0_valid = rhs_array_muxed23;
assign soc_roundrobin1_request = {(((dram_rd_port_cmd_payload_addr[10:7] == 1'd1) & (~(((((((((((((((soc_locked11 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 3'd5))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 3'd5))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 3'd5))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 3'd5))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 3'd5))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 3'd5))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 3'd5))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 3'd5))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 3'd5))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 3'd5))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 3'd5))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 3'd5))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 3'd5))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 3'd5))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 3'd5))))) & dram_rd_port_cmd_valid), (((dram_wr_port_cmd_payload_addr[10:7] == 1'd1) & (~(((((((((((((((soc_locked10 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 3'd4))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 3'd4))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 3'd4))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 3'd4))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 3'd4))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 3'd4))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 3'd4))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 3'd4))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 3'd4))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 3'd4))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 3'd4))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 3'd4))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 3'd4))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 3'd4))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 3'd4))))) & dram_wr_port_cmd_valid), (((litedramcrossbar_cmd_payload_addr[10:7] == 1'd1) & (~(((((((((((((((soc_locked9 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 2'd3))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 2'd3))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 2'd3))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 2'd3))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 2'd3))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 2'd3))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 2'd3))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 2'd3))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 2'd3))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 2'd3))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 2'd3))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 2'd3))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 2'd3))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 2'd3))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 2'd3))))) & litedramcrossbar_cmd_valid), (((soc_port_cmd_payload_addr[10:7] == 1'd1) & (~(((((((((((((((soc_locked8 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 2'd2))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 2'd2))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 2'd2))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 2'd2))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 2'd2))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 2'd2))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 2'd2))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 2'd2))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 2'd2))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 2'd2))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 2'd2))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 2'd2))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 2'd2))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 2'd2))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 2'd2))))) & soc_port_cmd_valid), (((soc_litedramnativeport1_cmd_payload_addr[10:7] == 1'd1) & (~(((((((((((((((soc_locked7 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 1'd1))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 1'd1))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 1'd1))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 1'd1))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 1'd1))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 1'd1))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 1'd1))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 1'd1))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 1'd1))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 1'd1))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 1'd1))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 1'd1))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 1'd1))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 1'd1))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 1'd1))))) & soc_litedramnativeport1_cmd_valid), (((soc_litedramnativeport0_cmd_payload_addr[10:7] == 1'd1) & (~(((((((((((((((soc_locked6 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 1'd0))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 1'd0))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 1'd0))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 1'd0))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 1'd0))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 1'd0))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 1'd0))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 1'd0))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 1'd0))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 1'd0))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 1'd0))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 1'd0))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 1'd0))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 1'd0))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 1'd0))))) & soc_litedramnativeport0_cmd_valid)};
assign soc_roundrobin1_ce = ((~soc_sdram_interface_bank1_valid) & (~soc_sdram_interface_bank1_lock));
assign soc_sdram_interface_bank1_addr = rhs_array_muxed24;
assign soc_sdram_interface_bank1_we = rhs_array_muxed25;
assign soc_sdram_interface_bank1_valid = rhs_array_muxed26;
assign soc_roundrobin2_request = {(((dram_rd_port_cmd_payload_addr[10:7] == 2'd2) & (~(((((((((((((((soc_locked17 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 3'd5))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 3'd5))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 3'd5))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 3'd5))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 3'd5))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 3'd5))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 3'd5))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 3'd5))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 3'd5))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 3'd5))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 3'd5))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 3'd5))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 3'd5))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 3'd5))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 3'd5))))) & dram_rd_port_cmd_valid), (((dram_wr_port_cmd_payload_addr[10:7] == 2'd2) & (~(((((((((((((((soc_locked16 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 3'd4))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 3'd4))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 3'd4))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 3'd4))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 3'd4))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 3'd4))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 3'd4))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 3'd4))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 3'd4))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 3'd4))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 3'd4))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 3'd4))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 3'd4))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 3'd4))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 3'd4))))) & dram_wr_port_cmd_valid), (((litedramcrossbar_cmd_payload_addr[10:7] == 2'd2) & (~(((((((((((((((soc_locked15 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 2'd3))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 2'd3))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 2'd3))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 2'd3))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 2'd3))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 2'd3))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 2'd3))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 2'd3))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 2'd3))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 2'd3))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 2'd3))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 2'd3))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 2'd3))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 2'd3))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 2'd3))))) & litedramcrossbar_cmd_valid), (((soc_port_cmd_payload_addr[10:7] == 2'd2) & (~(((((((((((((((soc_locked14 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 2'd2))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 2'd2))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 2'd2))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 2'd2))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 2'd2))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 2'd2))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 2'd2))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 2'd2))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 2'd2))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 2'd2))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 2'd2))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 2'd2))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 2'd2))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 2'd2))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 2'd2))))) & soc_port_cmd_valid), (((soc_litedramnativeport1_cmd_payload_addr[10:7] == 2'd2) & (~(((((((((((((((soc_locked13 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 1'd1))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 1'd1))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 1'd1))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 1'd1))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 1'd1))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 1'd1))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 1'd1))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 1'd1))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 1'd1))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 1'd1))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 1'd1))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 1'd1))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 1'd1))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 1'd1))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 1'd1))))) & soc_litedramnativeport1_cmd_valid), (((soc_litedramnativeport0_cmd_payload_addr[10:7] == 2'd2) & (~(((((((((((((((soc_locked12 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 1'd0))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 1'd0))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 1'd0))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 1'd0))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 1'd0))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 1'd0))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 1'd0))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 1'd0))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 1'd0))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 1'd0))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 1'd0))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 1'd0))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 1'd0))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 1'd0))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 1'd0))))) & soc_litedramnativeport0_cmd_valid)};
assign soc_roundrobin2_ce = ((~soc_sdram_interface_bank2_valid) & (~soc_sdram_interface_bank2_lock));
assign soc_sdram_interface_bank2_addr = rhs_array_muxed27;
assign soc_sdram_interface_bank2_we = rhs_array_muxed28;
assign soc_sdram_interface_bank2_valid = rhs_array_muxed29;
assign soc_roundrobin3_request = {(((dram_rd_port_cmd_payload_addr[10:7] == 2'd3) & (~(((((((((((((((soc_locked23 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 3'd5))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 3'd5))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 3'd5))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 3'd5))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 3'd5))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 3'd5))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 3'd5))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 3'd5))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 3'd5))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 3'd5))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 3'd5))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 3'd5))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 3'd5))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 3'd5))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 3'd5))))) & dram_rd_port_cmd_valid), (((dram_wr_port_cmd_payload_addr[10:7] == 2'd3) & (~(((((((((((((((soc_locked22 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 3'd4))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 3'd4))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 3'd4))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 3'd4))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 3'd4))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 3'd4))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 3'd4))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 3'd4))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 3'd4))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 3'd4))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 3'd4))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 3'd4))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 3'd4))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 3'd4))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 3'd4))))) & dram_wr_port_cmd_valid), (((litedramcrossbar_cmd_payload_addr[10:7] == 2'd3) & (~(((((((((((((((soc_locked21 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 2'd3))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 2'd3))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 2'd3))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 2'd3))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 2'd3))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 2'd3))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 2'd3))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 2'd3))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 2'd3))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 2'd3))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 2'd3))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 2'd3))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 2'd3))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 2'd3))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 2'd3))))) & litedramcrossbar_cmd_valid), (((soc_port_cmd_payload_addr[10:7] == 2'd3) & (~(((((((((((((((soc_locked20 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 2'd2))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 2'd2))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 2'd2))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 2'd2))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 2'd2))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 2'd2))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 2'd2))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 2'd2))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 2'd2))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 2'd2))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 2'd2))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 2'd2))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 2'd2))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 2'd2))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 2'd2))))) & soc_port_cmd_valid), (((soc_litedramnativeport1_cmd_payload_addr[10:7] == 2'd3) & (~(((((((((((((((soc_locked19 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 1'd1))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 1'd1))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 1'd1))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 1'd1))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 1'd1))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 1'd1))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 1'd1))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 1'd1))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 1'd1))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 1'd1))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 1'd1))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 1'd1))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 1'd1))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 1'd1))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 1'd1))))) & soc_litedramnativeport1_cmd_valid), (((soc_litedramnativeport0_cmd_payload_addr[10:7] == 2'd3) & (~(((((((((((((((soc_locked18 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 1'd0))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 1'd0))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 1'd0))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 1'd0))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 1'd0))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 1'd0))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 1'd0))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 1'd0))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 1'd0))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 1'd0))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 1'd0))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 1'd0))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 1'd0))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 1'd0))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 1'd0))))) & soc_litedramnativeport0_cmd_valid)};
assign soc_roundrobin3_ce = ((~soc_sdram_interface_bank3_valid) & (~soc_sdram_interface_bank3_lock));
assign soc_sdram_interface_bank3_addr = rhs_array_muxed30;
assign soc_sdram_interface_bank3_we = rhs_array_muxed31;
assign soc_sdram_interface_bank3_valid = rhs_array_muxed32;
assign soc_roundrobin4_request = {(((dram_rd_port_cmd_payload_addr[10:7] == 3'd4) & (~(((((((((((((((soc_locked29 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 3'd5))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 3'd5))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 3'd5))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 3'd5))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 3'd5))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 3'd5))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 3'd5))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 3'd5))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 3'd5))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 3'd5))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 3'd5))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 3'd5))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 3'd5))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 3'd5))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 3'd5))))) & dram_rd_port_cmd_valid), (((dram_wr_port_cmd_payload_addr[10:7] == 3'd4) & (~(((((((((((((((soc_locked28 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 3'd4))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 3'd4))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 3'd4))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 3'd4))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 3'd4))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 3'd4))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 3'd4))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 3'd4))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 3'd4))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 3'd4))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 3'd4))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 3'd4))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 3'd4))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 3'd4))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 3'd4))))) & dram_wr_port_cmd_valid), (((litedramcrossbar_cmd_payload_addr[10:7] == 3'd4) & (~(((((((((((((((soc_locked27 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 2'd3))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 2'd3))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 2'd3))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 2'd3))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 2'd3))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 2'd3))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 2'd3))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 2'd3))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 2'd3))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 2'd3))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 2'd3))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 2'd3))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 2'd3))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 2'd3))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 2'd3))))) & litedramcrossbar_cmd_valid), (((soc_port_cmd_payload_addr[10:7] == 3'd4) & (~(((((((((((((((soc_locked26 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 2'd2))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 2'd2))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 2'd2))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 2'd2))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 2'd2))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 2'd2))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 2'd2))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 2'd2))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 2'd2))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 2'd2))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 2'd2))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 2'd2))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 2'd2))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 2'd2))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 2'd2))))) & soc_port_cmd_valid), (((soc_litedramnativeport1_cmd_payload_addr[10:7] == 3'd4) & (~(((((((((((((((soc_locked25 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 1'd1))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 1'd1))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 1'd1))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 1'd1))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 1'd1))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 1'd1))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 1'd1))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 1'd1))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 1'd1))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 1'd1))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 1'd1))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 1'd1))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 1'd1))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 1'd1))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 1'd1))))) & soc_litedramnativeport1_cmd_valid), (((soc_litedramnativeport0_cmd_payload_addr[10:7] == 3'd4) & (~(((((((((((((((soc_locked24 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 1'd0))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 1'd0))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 1'd0))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 1'd0))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 1'd0))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 1'd0))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 1'd0))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 1'd0))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 1'd0))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 1'd0))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 1'd0))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 1'd0))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 1'd0))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 1'd0))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 1'd0))))) & soc_litedramnativeport0_cmd_valid)};
assign soc_roundrobin4_ce = ((~soc_sdram_interface_bank4_valid) & (~soc_sdram_interface_bank4_lock));
assign soc_sdram_interface_bank4_addr = rhs_array_muxed33;
assign soc_sdram_interface_bank4_we = rhs_array_muxed34;
assign soc_sdram_interface_bank4_valid = rhs_array_muxed35;
assign soc_roundrobin5_request = {(((dram_rd_port_cmd_payload_addr[10:7] == 3'd5) & (~(((((((((((((((soc_locked35 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 3'd5))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 3'd5))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 3'd5))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 3'd5))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 3'd5))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 3'd5))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 3'd5))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 3'd5))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 3'd5))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 3'd5))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 3'd5))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 3'd5))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 3'd5))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 3'd5))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 3'd5))))) & dram_rd_port_cmd_valid), (((dram_wr_port_cmd_payload_addr[10:7] == 3'd5) & (~(((((((((((((((soc_locked34 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 3'd4))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 3'd4))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 3'd4))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 3'd4))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 3'd4))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 3'd4))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 3'd4))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 3'd4))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 3'd4))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 3'd4))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 3'd4))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 3'd4))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 3'd4))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 3'd4))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 3'd4))))) & dram_wr_port_cmd_valid), (((litedramcrossbar_cmd_payload_addr[10:7] == 3'd5) & (~(((((((((((((((soc_locked33 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 2'd3))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 2'd3))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 2'd3))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 2'd3))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 2'd3))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 2'd3))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 2'd3))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 2'd3))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 2'd3))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 2'd3))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 2'd3))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 2'd3))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 2'd3))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 2'd3))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 2'd3))))) & litedramcrossbar_cmd_valid), (((soc_port_cmd_payload_addr[10:7] == 3'd5) & (~(((((((((((((((soc_locked32 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 2'd2))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 2'd2))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 2'd2))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 2'd2))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 2'd2))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 2'd2))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 2'd2))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 2'd2))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 2'd2))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 2'd2))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 2'd2))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 2'd2))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 2'd2))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 2'd2))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 2'd2))))) & soc_port_cmd_valid), (((soc_litedramnativeport1_cmd_payload_addr[10:7] == 3'd5) & (~(((((((((((((((soc_locked31 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 1'd1))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 1'd1))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 1'd1))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 1'd1))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 1'd1))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 1'd1))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 1'd1))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 1'd1))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 1'd1))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 1'd1))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 1'd1))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 1'd1))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 1'd1))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 1'd1))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 1'd1))))) & soc_litedramnativeport1_cmd_valid), (((soc_litedramnativeport0_cmd_payload_addr[10:7] == 3'd5) & (~(((((((((((((((soc_locked30 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 1'd0))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 1'd0))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 1'd0))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 1'd0))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 1'd0))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 1'd0))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 1'd0))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 1'd0))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 1'd0))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 1'd0))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 1'd0))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 1'd0))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 1'd0))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 1'd0))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 1'd0))))) & soc_litedramnativeport0_cmd_valid)};
assign soc_roundrobin5_ce = ((~soc_sdram_interface_bank5_valid) & (~soc_sdram_interface_bank5_lock));
assign soc_sdram_interface_bank5_addr = rhs_array_muxed36;
assign soc_sdram_interface_bank5_we = rhs_array_muxed37;
assign soc_sdram_interface_bank5_valid = rhs_array_muxed38;
assign soc_roundrobin6_request = {(((dram_rd_port_cmd_payload_addr[10:7] == 3'd6) & (~(((((((((((((((soc_locked41 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 3'd5))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 3'd5))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 3'd5))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 3'd5))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 3'd5))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 3'd5))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 3'd5))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 3'd5))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 3'd5))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 3'd5))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 3'd5))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 3'd5))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 3'd5))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 3'd5))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 3'd5))))) & dram_rd_port_cmd_valid), (((dram_wr_port_cmd_payload_addr[10:7] == 3'd6) & (~(((((((((((((((soc_locked40 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 3'd4))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 3'd4))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 3'd4))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 3'd4))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 3'd4))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 3'd4))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 3'd4))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 3'd4))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 3'd4))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 3'd4))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 3'd4))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 3'd4))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 3'd4))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 3'd4))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 3'd4))))) & dram_wr_port_cmd_valid), (((litedramcrossbar_cmd_payload_addr[10:7] == 3'd6) & (~(((((((((((((((soc_locked39 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 2'd3))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 2'd3))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 2'd3))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 2'd3))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 2'd3))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 2'd3))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 2'd3))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 2'd3))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 2'd3))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 2'd3))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 2'd3))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 2'd3))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 2'd3))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 2'd3))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 2'd3))))) & litedramcrossbar_cmd_valid), (((soc_port_cmd_payload_addr[10:7] == 3'd6) & (~(((((((((((((((soc_locked38 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 2'd2))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 2'd2))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 2'd2))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 2'd2))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 2'd2))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 2'd2))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 2'd2))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 2'd2))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 2'd2))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 2'd2))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 2'd2))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 2'd2))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 2'd2))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 2'd2))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 2'd2))))) & soc_port_cmd_valid), (((soc_litedramnativeport1_cmd_payload_addr[10:7] == 3'd6) & (~(((((((((((((((soc_locked37 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 1'd1))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 1'd1))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 1'd1))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 1'd1))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 1'd1))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 1'd1))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 1'd1))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 1'd1))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 1'd1))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 1'd1))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 1'd1))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 1'd1))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 1'd1))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 1'd1))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 1'd1))))) & soc_litedramnativeport1_cmd_valid), (((soc_litedramnativeport0_cmd_payload_addr[10:7] == 3'd6) & (~(((((((((((((((soc_locked36 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 1'd0))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 1'd0))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 1'd0))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 1'd0))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 1'd0))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 1'd0))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 1'd0))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 1'd0))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 1'd0))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 1'd0))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 1'd0))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 1'd0))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 1'd0))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 1'd0))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 1'd0))))) & soc_litedramnativeport0_cmd_valid)};
assign soc_roundrobin6_ce = ((~soc_sdram_interface_bank6_valid) & (~soc_sdram_interface_bank6_lock));
assign soc_sdram_interface_bank6_addr = rhs_array_muxed39;
assign soc_sdram_interface_bank6_we = rhs_array_muxed40;
assign soc_sdram_interface_bank6_valid = rhs_array_muxed41;
assign soc_roundrobin7_request = {(((dram_rd_port_cmd_payload_addr[10:7] == 3'd7) & (~(((((((((((((((soc_locked47 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 3'd5))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 3'd5))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 3'd5))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 3'd5))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 3'd5))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 3'd5))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 3'd5))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 3'd5))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 3'd5))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 3'd5))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 3'd5))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 3'd5))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 3'd5))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 3'd5))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 3'd5))))) & dram_rd_port_cmd_valid), (((dram_wr_port_cmd_payload_addr[10:7] == 3'd7) & (~(((((((((((((((soc_locked46 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 3'd4))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 3'd4))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 3'd4))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 3'd4))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 3'd4))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 3'd4))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 3'd4))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 3'd4))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 3'd4))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 3'd4))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 3'd4))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 3'd4))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 3'd4))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 3'd4))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 3'd4))))) & dram_wr_port_cmd_valid), (((litedramcrossbar_cmd_payload_addr[10:7] == 3'd7) & (~(((((((((((((((soc_locked45 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 2'd3))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 2'd3))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 2'd3))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 2'd3))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 2'd3))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 2'd3))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 2'd3))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 2'd3))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 2'd3))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 2'd3))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 2'd3))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 2'd3))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 2'd3))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 2'd3))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 2'd3))))) & litedramcrossbar_cmd_valid), (((soc_port_cmd_payload_addr[10:7] == 3'd7) & (~(((((((((((((((soc_locked44 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 2'd2))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 2'd2))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 2'd2))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 2'd2))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 2'd2))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 2'd2))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 2'd2))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 2'd2))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 2'd2))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 2'd2))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 2'd2))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 2'd2))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 2'd2))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 2'd2))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 2'd2))))) & soc_port_cmd_valid), (((soc_litedramnativeport1_cmd_payload_addr[10:7] == 3'd7) & (~(((((((((((((((soc_locked43 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 1'd1))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 1'd1))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 1'd1))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 1'd1))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 1'd1))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 1'd1))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 1'd1))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 1'd1))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 1'd1))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 1'd1))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 1'd1))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 1'd1))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 1'd1))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 1'd1))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 1'd1))))) & soc_litedramnativeport1_cmd_valid), (((soc_litedramnativeport0_cmd_payload_addr[10:7] == 3'd7) & (~(((((((((((((((soc_locked42 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 1'd0))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 1'd0))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 1'd0))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 1'd0))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 1'd0))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 1'd0))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 1'd0))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 1'd0))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 1'd0))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 1'd0))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 1'd0))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 1'd0))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 1'd0))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 1'd0))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 1'd0))))) & soc_litedramnativeport0_cmd_valid)};
assign soc_roundrobin7_ce = ((~soc_sdram_interface_bank7_valid) & (~soc_sdram_interface_bank7_lock));
assign soc_sdram_interface_bank7_addr = rhs_array_muxed42;
assign soc_sdram_interface_bank7_we = rhs_array_muxed43;
assign soc_sdram_interface_bank7_valid = rhs_array_muxed44;
assign soc_roundrobin8_request = {(((dram_rd_port_cmd_payload_addr[10:7] == 4'd8) & (~(((((((((((((((soc_locked53 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 3'd5))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 3'd5))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 3'd5))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 3'd5))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 3'd5))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 3'd5))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 3'd5))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 3'd5))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 3'd5))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 3'd5))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 3'd5))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 3'd5))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 3'd5))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 3'd5))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 3'd5))))) & dram_rd_port_cmd_valid), (((dram_wr_port_cmd_payload_addr[10:7] == 4'd8) & (~(((((((((((((((soc_locked52 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 3'd4))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 3'd4))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 3'd4))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 3'd4))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 3'd4))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 3'd4))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 3'd4))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 3'd4))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 3'd4))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 3'd4))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 3'd4))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 3'd4))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 3'd4))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 3'd4))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 3'd4))))) & dram_wr_port_cmd_valid), (((litedramcrossbar_cmd_payload_addr[10:7] == 4'd8) & (~(((((((((((((((soc_locked51 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 2'd3))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 2'd3))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 2'd3))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 2'd3))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 2'd3))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 2'd3))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 2'd3))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 2'd3))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 2'd3))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 2'd3))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 2'd3))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 2'd3))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 2'd3))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 2'd3))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 2'd3))))) & litedramcrossbar_cmd_valid), (((soc_port_cmd_payload_addr[10:7] == 4'd8) & (~(((((((((((((((soc_locked50 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 2'd2))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 2'd2))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 2'd2))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 2'd2))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 2'd2))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 2'd2))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 2'd2))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 2'd2))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 2'd2))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 2'd2))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 2'd2))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 2'd2))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 2'd2))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 2'd2))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 2'd2))))) & soc_port_cmd_valid), (((soc_litedramnativeport1_cmd_payload_addr[10:7] == 4'd8) & (~(((((((((((((((soc_locked49 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 1'd1))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 1'd1))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 1'd1))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 1'd1))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 1'd1))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 1'd1))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 1'd1))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 1'd1))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 1'd1))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 1'd1))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 1'd1))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 1'd1))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 1'd1))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 1'd1))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 1'd1))))) & soc_litedramnativeport1_cmd_valid), (((soc_litedramnativeport0_cmd_payload_addr[10:7] == 4'd8) & (~(((((((((((((((soc_locked48 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 1'd0))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 1'd0))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 1'd0))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 1'd0))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 1'd0))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 1'd0))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 1'd0))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 1'd0))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 1'd0))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 1'd0))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 1'd0))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 1'd0))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 1'd0))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 1'd0))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 1'd0))))) & soc_litedramnativeport0_cmd_valid)};
assign soc_roundrobin8_ce = ((~soc_sdram_interface_bank8_valid) & (~soc_sdram_interface_bank8_lock));
assign soc_sdram_interface_bank8_addr = rhs_array_muxed45;
assign soc_sdram_interface_bank8_we = rhs_array_muxed46;
assign soc_sdram_interface_bank8_valid = rhs_array_muxed47;
assign soc_roundrobin9_request = {(((dram_rd_port_cmd_payload_addr[10:7] == 4'd9) & (~(((((((((((((((soc_locked59 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 3'd5))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 3'd5))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 3'd5))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 3'd5))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 3'd5))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 3'd5))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 3'd5))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 3'd5))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 3'd5))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 3'd5))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 3'd5))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 3'd5))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 3'd5))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 3'd5))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 3'd5))))) & dram_rd_port_cmd_valid), (((dram_wr_port_cmd_payload_addr[10:7] == 4'd9) & (~(((((((((((((((soc_locked58 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 3'd4))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 3'd4))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 3'd4))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 3'd4))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 3'd4))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 3'd4))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 3'd4))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 3'd4))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 3'd4))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 3'd4))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 3'd4))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 3'd4))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 3'd4))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 3'd4))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 3'd4))))) & dram_wr_port_cmd_valid), (((litedramcrossbar_cmd_payload_addr[10:7] == 4'd9) & (~(((((((((((((((soc_locked57 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 2'd3))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 2'd3))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 2'd3))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 2'd3))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 2'd3))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 2'd3))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 2'd3))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 2'd3))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 2'd3))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 2'd3))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 2'd3))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 2'd3))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 2'd3))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 2'd3))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 2'd3))))) & litedramcrossbar_cmd_valid), (((soc_port_cmd_payload_addr[10:7] == 4'd9) & (~(((((((((((((((soc_locked56 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 2'd2))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 2'd2))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 2'd2))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 2'd2))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 2'd2))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 2'd2))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 2'd2))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 2'd2))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 2'd2))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 2'd2))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 2'd2))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 2'd2))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 2'd2))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 2'd2))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 2'd2))))) & soc_port_cmd_valid), (((soc_litedramnativeport1_cmd_payload_addr[10:7] == 4'd9) & (~(((((((((((((((soc_locked55 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 1'd1))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 1'd1))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 1'd1))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 1'd1))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 1'd1))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 1'd1))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 1'd1))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 1'd1))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 1'd1))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 1'd1))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 1'd1))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 1'd1))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 1'd1))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 1'd1))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 1'd1))))) & soc_litedramnativeport1_cmd_valid), (((soc_litedramnativeport0_cmd_payload_addr[10:7] == 4'd9) & (~(((((((((((((((soc_locked54 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 1'd0))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 1'd0))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 1'd0))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 1'd0))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 1'd0))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 1'd0))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 1'd0))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 1'd0))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 1'd0))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 1'd0))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 1'd0))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 1'd0))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 1'd0))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 1'd0))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 1'd0))))) & soc_litedramnativeport0_cmd_valid)};
assign soc_roundrobin9_ce = ((~soc_sdram_interface_bank9_valid) & (~soc_sdram_interface_bank9_lock));
assign soc_sdram_interface_bank9_addr = rhs_array_muxed48;
assign soc_sdram_interface_bank9_we = rhs_array_muxed49;
assign soc_sdram_interface_bank9_valid = rhs_array_muxed50;
assign soc_roundrobin10_request = {(((dram_rd_port_cmd_payload_addr[10:7] == 4'd10) & (~(((((((((((((((soc_locked65 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 3'd5))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 3'd5))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 3'd5))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 3'd5))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 3'd5))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 3'd5))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 3'd5))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 3'd5))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 3'd5))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 3'd5))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 3'd5))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 3'd5))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 3'd5))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 3'd5))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 3'd5))))) & dram_rd_port_cmd_valid), (((dram_wr_port_cmd_payload_addr[10:7] == 4'd10) & (~(((((((((((((((soc_locked64 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 3'd4))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 3'd4))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 3'd4))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 3'd4))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 3'd4))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 3'd4))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 3'd4))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 3'd4))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 3'd4))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 3'd4))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 3'd4))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 3'd4))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 3'd4))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 3'd4))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 3'd4))))) & dram_wr_port_cmd_valid), (((litedramcrossbar_cmd_payload_addr[10:7] == 4'd10) & (~(((((((((((((((soc_locked63 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 2'd3))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 2'd3))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 2'd3))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 2'd3))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 2'd3))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 2'd3))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 2'd3))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 2'd3))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 2'd3))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 2'd3))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 2'd3))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 2'd3))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 2'd3))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 2'd3))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 2'd3))))) & litedramcrossbar_cmd_valid), (((soc_port_cmd_payload_addr[10:7] == 4'd10) & (~(((((((((((((((soc_locked62 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 2'd2))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 2'd2))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 2'd2))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 2'd2))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 2'd2))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 2'd2))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 2'd2))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 2'd2))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 2'd2))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 2'd2))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 2'd2))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 2'd2))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 2'd2))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 2'd2))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 2'd2))))) & soc_port_cmd_valid), (((soc_litedramnativeport1_cmd_payload_addr[10:7] == 4'd10) & (~(((((((((((((((soc_locked61 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 1'd1))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 1'd1))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 1'd1))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 1'd1))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 1'd1))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 1'd1))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 1'd1))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 1'd1))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 1'd1))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 1'd1))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 1'd1))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 1'd1))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 1'd1))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 1'd1))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 1'd1))))) & soc_litedramnativeport1_cmd_valid), (((soc_litedramnativeport0_cmd_payload_addr[10:7] == 4'd10) & (~(((((((((((((((soc_locked60 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 1'd0))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 1'd0))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 1'd0))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 1'd0))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 1'd0))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 1'd0))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 1'd0))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 1'd0))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 1'd0))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 1'd0))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 1'd0))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 1'd0))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 1'd0))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 1'd0))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 1'd0))))) & soc_litedramnativeport0_cmd_valid)};
assign soc_roundrobin10_ce = ((~soc_sdram_interface_bank10_valid) & (~soc_sdram_interface_bank10_lock));
assign soc_sdram_interface_bank10_addr = rhs_array_muxed51;
assign soc_sdram_interface_bank10_we = rhs_array_muxed52;
assign soc_sdram_interface_bank10_valid = rhs_array_muxed53;
assign soc_roundrobin11_request = {(((dram_rd_port_cmd_payload_addr[10:7] == 4'd11) & (~(((((((((((((((soc_locked71 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 3'd5))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 3'd5))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 3'd5))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 3'd5))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 3'd5))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 3'd5))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 3'd5))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 3'd5))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 3'd5))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 3'd5))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 3'd5))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 3'd5))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 3'd5))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 3'd5))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 3'd5))))) & dram_rd_port_cmd_valid), (((dram_wr_port_cmd_payload_addr[10:7] == 4'd11) & (~(((((((((((((((soc_locked70 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 3'd4))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 3'd4))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 3'd4))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 3'd4))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 3'd4))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 3'd4))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 3'd4))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 3'd4))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 3'd4))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 3'd4))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 3'd4))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 3'd4))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 3'd4))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 3'd4))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 3'd4))))) & dram_wr_port_cmd_valid), (((litedramcrossbar_cmd_payload_addr[10:7] == 4'd11) & (~(((((((((((((((soc_locked69 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 2'd3))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 2'd3))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 2'd3))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 2'd3))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 2'd3))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 2'd3))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 2'd3))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 2'd3))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 2'd3))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 2'd3))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 2'd3))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 2'd3))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 2'd3))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 2'd3))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 2'd3))))) & litedramcrossbar_cmd_valid), (((soc_port_cmd_payload_addr[10:7] == 4'd11) & (~(((((((((((((((soc_locked68 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 2'd2))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 2'd2))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 2'd2))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 2'd2))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 2'd2))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 2'd2))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 2'd2))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 2'd2))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 2'd2))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 2'd2))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 2'd2))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 2'd2))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 2'd2))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 2'd2))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 2'd2))))) & soc_port_cmd_valid), (((soc_litedramnativeport1_cmd_payload_addr[10:7] == 4'd11) & (~(((((((((((((((soc_locked67 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 1'd1))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 1'd1))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 1'd1))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 1'd1))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 1'd1))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 1'd1))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 1'd1))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 1'd1))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 1'd1))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 1'd1))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 1'd1))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 1'd1))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 1'd1))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 1'd1))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 1'd1))))) & soc_litedramnativeport1_cmd_valid), (((soc_litedramnativeport0_cmd_payload_addr[10:7] == 4'd11) & (~(((((((((((((((soc_locked66 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 1'd0))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 1'd0))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 1'd0))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 1'd0))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 1'd0))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 1'd0))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 1'd0))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 1'd0))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 1'd0))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 1'd0))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 1'd0))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 1'd0))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 1'd0))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 1'd0))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 1'd0))))) & soc_litedramnativeport0_cmd_valid)};
assign soc_roundrobin11_ce = ((~soc_sdram_interface_bank11_valid) & (~soc_sdram_interface_bank11_lock));
assign soc_sdram_interface_bank11_addr = rhs_array_muxed54;
assign soc_sdram_interface_bank11_we = rhs_array_muxed55;
assign soc_sdram_interface_bank11_valid = rhs_array_muxed56;
assign soc_roundrobin12_request = {(((dram_rd_port_cmd_payload_addr[10:7] == 4'd12) & (~(((((((((((((((soc_locked77 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 3'd5))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 3'd5))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 3'd5))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 3'd5))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 3'd5))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 3'd5))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 3'd5))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 3'd5))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 3'd5))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 3'd5))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 3'd5))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 3'd5))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 3'd5))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 3'd5))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 3'd5))))) & dram_rd_port_cmd_valid), (((dram_wr_port_cmd_payload_addr[10:7] == 4'd12) & (~(((((((((((((((soc_locked76 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 3'd4))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 3'd4))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 3'd4))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 3'd4))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 3'd4))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 3'd4))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 3'd4))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 3'd4))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 3'd4))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 3'd4))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 3'd4))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 3'd4))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 3'd4))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 3'd4))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 3'd4))))) & dram_wr_port_cmd_valid), (((litedramcrossbar_cmd_payload_addr[10:7] == 4'd12) & (~(((((((((((((((soc_locked75 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 2'd3))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 2'd3))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 2'd3))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 2'd3))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 2'd3))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 2'd3))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 2'd3))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 2'd3))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 2'd3))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 2'd3))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 2'd3))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 2'd3))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 2'd3))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 2'd3))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 2'd3))))) & litedramcrossbar_cmd_valid), (((soc_port_cmd_payload_addr[10:7] == 4'd12) & (~(((((((((((((((soc_locked74 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 2'd2))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 2'd2))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 2'd2))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 2'd2))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 2'd2))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 2'd2))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 2'd2))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 2'd2))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 2'd2))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 2'd2))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 2'd2))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 2'd2))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 2'd2))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 2'd2))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 2'd2))))) & soc_port_cmd_valid), (((soc_litedramnativeport1_cmd_payload_addr[10:7] == 4'd12) & (~(((((((((((((((soc_locked73 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 1'd1))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 1'd1))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 1'd1))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 1'd1))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 1'd1))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 1'd1))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 1'd1))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 1'd1))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 1'd1))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 1'd1))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 1'd1))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 1'd1))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 1'd1))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 1'd1))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 1'd1))))) & soc_litedramnativeport1_cmd_valid), (((soc_litedramnativeport0_cmd_payload_addr[10:7] == 4'd12) & (~(((((((((((((((soc_locked72 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 1'd0))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 1'd0))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 1'd0))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 1'd0))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 1'd0))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 1'd0))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 1'd0))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 1'd0))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 1'd0))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 1'd0))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 1'd0))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 1'd0))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 1'd0))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 1'd0))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 1'd0))))) & soc_litedramnativeport0_cmd_valid)};
assign soc_roundrobin12_ce = ((~soc_sdram_interface_bank12_valid) & (~soc_sdram_interface_bank12_lock));
assign soc_sdram_interface_bank12_addr = rhs_array_muxed57;
assign soc_sdram_interface_bank12_we = rhs_array_muxed58;
assign soc_sdram_interface_bank12_valid = rhs_array_muxed59;
assign soc_roundrobin13_request = {(((dram_rd_port_cmd_payload_addr[10:7] == 4'd13) & (~(((((((((((((((soc_locked83 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 3'd5))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 3'd5))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 3'd5))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 3'd5))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 3'd5))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 3'd5))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 3'd5))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 3'd5))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 3'd5))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 3'd5))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 3'd5))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 3'd5))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 3'd5))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 3'd5))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 3'd5))))) & dram_rd_port_cmd_valid), (((dram_wr_port_cmd_payload_addr[10:7] == 4'd13) & (~(((((((((((((((soc_locked82 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 3'd4))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 3'd4))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 3'd4))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 3'd4))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 3'd4))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 3'd4))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 3'd4))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 3'd4))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 3'd4))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 3'd4))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 3'd4))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 3'd4))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 3'd4))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 3'd4))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 3'd4))))) & dram_wr_port_cmd_valid), (((litedramcrossbar_cmd_payload_addr[10:7] == 4'd13) & (~(((((((((((((((soc_locked81 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 2'd3))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 2'd3))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 2'd3))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 2'd3))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 2'd3))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 2'd3))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 2'd3))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 2'd3))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 2'd3))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 2'd3))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 2'd3))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 2'd3))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 2'd3))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 2'd3))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 2'd3))))) & litedramcrossbar_cmd_valid), (((soc_port_cmd_payload_addr[10:7] == 4'd13) & (~(((((((((((((((soc_locked80 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 2'd2))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 2'd2))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 2'd2))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 2'd2))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 2'd2))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 2'd2))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 2'd2))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 2'd2))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 2'd2))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 2'd2))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 2'd2))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 2'd2))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 2'd2))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 2'd2))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 2'd2))))) & soc_port_cmd_valid), (((soc_litedramnativeport1_cmd_payload_addr[10:7] == 4'd13) & (~(((((((((((((((soc_locked79 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 1'd1))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 1'd1))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 1'd1))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 1'd1))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 1'd1))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 1'd1))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 1'd1))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 1'd1))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 1'd1))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 1'd1))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 1'd1))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 1'd1))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 1'd1))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 1'd1))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 1'd1))))) & soc_litedramnativeport1_cmd_valid), (((soc_litedramnativeport0_cmd_payload_addr[10:7] == 4'd13) & (~(((((((((((((((soc_locked78 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 1'd0))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 1'd0))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 1'd0))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 1'd0))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 1'd0))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 1'd0))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 1'd0))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 1'd0))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 1'd0))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 1'd0))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 1'd0))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 1'd0))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 1'd0))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 1'd0))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 1'd0))))) & soc_litedramnativeport0_cmd_valid)};
assign soc_roundrobin13_ce = ((~soc_sdram_interface_bank13_valid) & (~soc_sdram_interface_bank13_lock));
assign soc_sdram_interface_bank13_addr = rhs_array_muxed60;
assign soc_sdram_interface_bank13_we = rhs_array_muxed61;
assign soc_sdram_interface_bank13_valid = rhs_array_muxed62;
assign soc_roundrobin14_request = {(((dram_rd_port_cmd_payload_addr[10:7] == 4'd14) & (~(((((((((((((((soc_locked89 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 3'd5))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 3'd5))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 3'd5))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 3'd5))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 3'd5))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 3'd5))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 3'd5))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 3'd5))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 3'd5))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 3'd5))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 3'd5))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 3'd5))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 3'd5))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 3'd5))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 3'd5))))) & dram_rd_port_cmd_valid), (((dram_wr_port_cmd_payload_addr[10:7] == 4'd14) & (~(((((((((((((((soc_locked88 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 3'd4))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 3'd4))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 3'd4))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 3'd4))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 3'd4))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 3'd4))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 3'd4))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 3'd4))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 3'd4))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 3'd4))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 3'd4))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 3'd4))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 3'd4))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 3'd4))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 3'd4))))) & dram_wr_port_cmd_valid), (((litedramcrossbar_cmd_payload_addr[10:7] == 4'd14) & (~(((((((((((((((soc_locked87 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 2'd3))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 2'd3))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 2'd3))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 2'd3))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 2'd3))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 2'd3))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 2'd3))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 2'd3))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 2'd3))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 2'd3))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 2'd3))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 2'd3))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 2'd3))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 2'd3))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 2'd3))))) & litedramcrossbar_cmd_valid), (((soc_port_cmd_payload_addr[10:7] == 4'd14) & (~(((((((((((((((soc_locked86 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 2'd2))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 2'd2))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 2'd2))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 2'd2))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 2'd2))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 2'd2))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 2'd2))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 2'd2))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 2'd2))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 2'd2))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 2'd2))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 2'd2))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 2'd2))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 2'd2))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 2'd2))))) & soc_port_cmd_valid), (((soc_litedramnativeport1_cmd_payload_addr[10:7] == 4'd14) & (~(((((((((((((((soc_locked85 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 1'd1))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 1'd1))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 1'd1))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 1'd1))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 1'd1))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 1'd1))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 1'd1))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 1'd1))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 1'd1))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 1'd1))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 1'd1))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 1'd1))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 1'd1))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 1'd1))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 1'd1))))) & soc_litedramnativeport1_cmd_valid), (((soc_litedramnativeport0_cmd_payload_addr[10:7] == 4'd14) & (~(((((((((((((((soc_locked84 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 1'd0))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 1'd0))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 1'd0))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 1'd0))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 1'd0))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 1'd0))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 1'd0))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 1'd0))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 1'd0))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 1'd0))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 1'd0))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 1'd0))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 1'd0))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 1'd0))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 1'd0))))) & soc_litedramnativeport0_cmd_valid)};
assign soc_roundrobin14_ce = ((~soc_sdram_interface_bank14_valid) & (~soc_sdram_interface_bank14_lock));
assign soc_sdram_interface_bank14_addr = rhs_array_muxed63;
assign soc_sdram_interface_bank14_we = rhs_array_muxed64;
assign soc_sdram_interface_bank14_valid = rhs_array_muxed65;
assign soc_roundrobin15_request = {(((dram_rd_port_cmd_payload_addr[10:7] == 4'd15) & (~(((((((((((((((soc_locked95 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 3'd5))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 3'd5))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 3'd5))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 3'd5))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 3'd5))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 3'd5))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 3'd5))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 3'd5))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 3'd5))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 3'd5))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 3'd5))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 3'd5))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 3'd5))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 3'd5))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 3'd5))))) & dram_rd_port_cmd_valid), (((dram_wr_port_cmd_payload_addr[10:7] == 4'd15) & (~(((((((((((((((soc_locked94 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 3'd4))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 3'd4))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 3'd4))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 3'd4))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 3'd4))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 3'd4))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 3'd4))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 3'd4))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 3'd4))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 3'd4))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 3'd4))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 3'd4))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 3'd4))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 3'd4))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 3'd4))))) & dram_wr_port_cmd_valid), (((litedramcrossbar_cmd_payload_addr[10:7] == 4'd15) & (~(((((((((((((((soc_locked93 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 2'd3))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 2'd3))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 2'd3))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 2'd3))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 2'd3))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 2'd3))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 2'd3))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 2'd3))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 2'd3))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 2'd3))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 2'd3))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 2'd3))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 2'd3))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 2'd3))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 2'd3))))) & litedramcrossbar_cmd_valid), (((soc_port_cmd_payload_addr[10:7] == 4'd15) & (~(((((((((((((((soc_locked92 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 2'd2))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 2'd2))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 2'd2))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 2'd2))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 2'd2))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 2'd2))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 2'd2))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 2'd2))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 2'd2))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 2'd2))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 2'd2))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 2'd2))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 2'd2))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 2'd2))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 2'd2))))) & soc_port_cmd_valid), (((soc_litedramnativeport1_cmd_payload_addr[10:7] == 4'd15) & (~(((((((((((((((soc_locked91 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 1'd1))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 1'd1))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 1'd1))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 1'd1))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 1'd1))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 1'd1))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 1'd1))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 1'd1))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 1'd1))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 1'd1))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 1'd1))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 1'd1))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 1'd1))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 1'd1))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 1'd1))))) & soc_litedramnativeport1_cmd_valid), (((soc_litedramnativeport0_cmd_payload_addr[10:7] == 4'd15) & (~(((((((((((((((soc_locked90 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 1'd0))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 1'd0))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 1'd0))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 1'd0))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 1'd0))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 1'd0))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 1'd0))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 1'd0))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 1'd0))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 1'd0))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 1'd0))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 1'd0))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 1'd0))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 1'd0))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 1'd0))))) & soc_litedramnativeport0_cmd_valid)};
assign soc_roundrobin15_ce = ((~soc_sdram_interface_bank15_valid) & (~soc_sdram_interface_bank15_lock));
assign soc_sdram_interface_bank15_addr = rhs_array_muxed66;
assign soc_sdram_interface_bank15_we = rhs_array_muxed67;
assign soc_sdram_interface_bank15_valid = rhs_array_muxed68;
assign soc_litedramnativeport0_cmd_ready = ((((((((((((((((1'd0 | (((soc_roundrobin0_grant == 1'd0) & ((soc_litedramnativeport0_cmd_payload_addr[10:7] == 1'd0) & (~(((((((((((((((soc_locked0 | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 1'd0))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 1'd0))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 1'd0))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 1'd0))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 1'd0))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 1'd0))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 1'd0))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 1'd0))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 1'd0))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 1'd0))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 1'd0))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 1'd0))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 1'd0))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 1'd0))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 1'd0)))))) & soc_sdram_interface_bank0_ready)) | (((soc_roundrobin1_grant == 1'd0) & ((soc_litedramnativeport0_cmd_payload_addr[10:7] == 1'd1) & (~(((((((((((((((soc_locked6 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 1'd0))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 1'd0))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 1'd0))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 1'd0))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 1'd0))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 1'd0))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 1'd0))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 1'd0))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 1'd0))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 1'd0))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 1'd0))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 1'd0))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 1'd0))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 1'd0))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 1'd0)))))) & soc_sdram_interface_bank1_ready)) | (((soc_roundrobin2_grant == 1'd0) & ((soc_litedramnativeport0_cmd_payload_addr[10:7] == 2'd2) & (~(((((((((((((((soc_locked12 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 1'd0))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 1'd0))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 1'd0))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 1'd0))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 1'd0))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 1'd0))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 1'd0))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 1'd0))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 1'd0))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 1'd0))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 1'd0))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 1'd0))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 1'd0))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 1'd0))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 1'd0)))))) & soc_sdram_interface_bank2_ready)) | (((soc_roundrobin3_grant == 1'd0) & ((soc_litedramnativeport0_cmd_payload_addr[10:7] == 2'd3) & (~(((((((((((((((soc_locked18 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 1'd0))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 1'd0))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 1'd0))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 1'd0))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 1'd0))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 1'd0))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 1'd0))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 1'd0))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 1'd0))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 1'd0))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 1'd0))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 1'd0))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 1'd0))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 1'd0))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 1'd0)))))) & soc_sdram_interface_bank3_ready)) | (((soc_roundrobin4_grant == 1'd0) & ((soc_litedramnativeport0_cmd_payload_addr[10:7] == 3'd4) & (~(((((((((((((((soc_locked24 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 1'd0))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 1'd0))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 1'd0))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 1'd0))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 1'd0))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 1'd0))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 1'd0))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 1'd0))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 1'd0))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 1'd0))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 1'd0))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 1'd0))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 1'd0))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 1'd0))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 1'd0)))))) & soc_sdram_interface_bank4_ready)) | (((soc_roundrobin5_grant == 1'd0) & ((soc_litedramnativeport0_cmd_payload_addr[10:7] == 3'd5) & (~(((((((((((((((soc_locked30 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 1'd0))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 1'd0))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 1'd0))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 1'd0))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 1'd0))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 1'd0))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 1'd0))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 1'd0))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 1'd0))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 1'd0))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 1'd0))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 1'd0))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 1'd0))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 1'd0))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 1'd0)))))) & soc_sdram_interface_bank5_ready)) | (((soc_roundrobin6_grant == 1'd0) & ((soc_litedramnativeport0_cmd_payload_addr[10:7] == 3'd6) & (~(((((((((((((((soc_locked36 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 1'd0))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 1'd0))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 1'd0))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 1'd0))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 1'd0))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 1'd0))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 1'd0))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 1'd0))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 1'd0))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 1'd0))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 1'd0))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 1'd0))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 1'd0))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 1'd0))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 1'd0)))))) & soc_sdram_interface_bank6_ready)) | (((soc_roundrobin7_grant == 1'd0) & ((soc_litedramnativeport0_cmd_payload_addr[10:7] == 3'd7) & (~(((((((((((((((soc_locked42 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 1'd0))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 1'd0))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 1'd0))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 1'd0))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 1'd0))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 1'd0))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 1'd0))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 1'd0))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 1'd0))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 1'd0))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 1'd0))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 1'd0))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 1'd0))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 1'd0))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 1'd0)))))) & soc_sdram_interface_bank7_ready)) | (((soc_roundrobin8_grant == 1'd0) & ((soc_litedramnativeport0_cmd_payload_addr[10:7] == 4'd8) & (~(((((((((((((((soc_locked48 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 1'd0))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 1'd0))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 1'd0))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 1'd0))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 1'd0))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 1'd0))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 1'd0))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 1'd0))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 1'd0))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 1'd0))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 1'd0))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 1'd0))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 1'd0))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 1'd0))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 1'd0)))))) & soc_sdram_interface_bank8_ready)) | (((soc_roundrobin9_grant == 1'd0) & ((soc_litedramnativeport0_cmd_payload_addr[10:7] == 4'd9) & (~(((((((((((((((soc_locked54 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 1'd0))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 1'd0))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 1'd0))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 1'd0))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 1'd0))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 1'd0))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 1'd0))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 1'd0))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 1'd0))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 1'd0))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 1'd0))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 1'd0))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 1'd0))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 1'd0))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 1'd0)))))) & soc_sdram_interface_bank9_ready)) | (((soc_roundrobin10_grant == 1'd0) & ((soc_litedramnativeport0_cmd_payload_addr[10:7] == 4'd10) & (~(((((((((((((((soc_locked60 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 1'd0))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 1'd0))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 1'd0))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 1'd0))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 1'd0))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 1'd0))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 1'd0))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 1'd0))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 1'd0))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 1'd0))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 1'd0))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 1'd0))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 1'd0))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 1'd0))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 1'd0)))))) & soc_sdram_interface_bank10_ready)) | (((soc_roundrobin11_grant == 1'd0) & ((soc_litedramnativeport0_cmd_payload_addr[10:7] == 4'd11) & (~(((((((((((((((soc_locked66 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 1'd0))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 1'd0))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 1'd0))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 1'd0))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 1'd0))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 1'd0))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 1'd0))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 1'd0))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 1'd0))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 1'd0))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 1'd0))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 1'd0))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 1'd0))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 1'd0))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 1'd0)))))) & soc_sdram_interface_bank11_ready)) | (((soc_roundrobin12_grant == 1'd0) & ((soc_litedramnativeport0_cmd_payload_addr[10:7] == 4'd12) & (~(((((((((((((((soc_locked72 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 1'd0))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 1'd0))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 1'd0))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 1'd0))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 1'd0))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 1'd0))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 1'd0))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 1'd0))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 1'd0))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 1'd0))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 1'd0))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 1'd0))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 1'd0))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 1'd0))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 1'd0)))))) & soc_sdram_interface_bank12_ready)) | (((soc_roundrobin13_grant == 1'd0) & ((soc_litedramnativeport0_cmd_payload_addr[10:7] == 4'd13) & (~(((((((((((((((soc_locked78 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 1'd0))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 1'd0))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 1'd0))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 1'd0))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 1'd0))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 1'd0))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 1'd0))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 1'd0))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 1'd0))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 1'd0))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 1'd0))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 1'd0))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 1'd0))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 1'd0))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 1'd0)))))) & soc_sdram_interface_bank13_ready)) | (((soc_roundrobin14_grant == 1'd0) & ((soc_litedramnativeport0_cmd_payload_addr[10:7] == 4'd14) & (~(((((((((((((((soc_locked84 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 1'd0))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 1'd0))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 1'd0))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 1'd0))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 1'd0))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 1'd0))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 1'd0))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 1'd0))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 1'd0))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 1'd0))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 1'd0))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 1'd0))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 1'd0))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 1'd0))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 1'd0)))))) & soc_sdram_interface_bank14_ready)) | (((soc_roundrobin15_grant == 1'd0) & ((soc_litedramnativeport0_cmd_payload_addr[10:7] == 4'd15) & (~(((((((((((((((soc_locked90 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 1'd0))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 1'd0))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 1'd0))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 1'd0))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 1'd0))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 1'd0))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 1'd0))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 1'd0))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 1'd0))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 1'd0))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 1'd0))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 1'd0))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 1'd0))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 1'd0))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 1'd0)))))) & soc_sdram_interface_bank15_ready));
assign soc_litedramnativeport1_cmd_ready = ((((((((((((((((1'd0 | (((soc_roundrobin0_grant == 1'd1) & ((soc_litedramnativeport1_cmd_payload_addr[10:7] == 1'd0) & (~(((((((((((((((soc_locked1 | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 1'd1))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 1'd1))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 1'd1))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 1'd1))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 1'd1))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 1'd1))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 1'd1))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 1'd1))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 1'd1))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 1'd1))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 1'd1))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 1'd1))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 1'd1))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 1'd1))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 1'd1)))))) & soc_sdram_interface_bank0_ready)) | (((soc_roundrobin1_grant == 1'd1) & ((soc_litedramnativeport1_cmd_payload_addr[10:7] == 1'd1) & (~(((((((((((((((soc_locked7 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 1'd1))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 1'd1))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 1'd1))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 1'd1))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 1'd1))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 1'd1))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 1'd1))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 1'd1))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 1'd1))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 1'd1))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 1'd1))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 1'd1))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 1'd1))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 1'd1))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 1'd1)))))) & soc_sdram_interface_bank1_ready)) | (((soc_roundrobin2_grant == 1'd1) & ((soc_litedramnativeport1_cmd_payload_addr[10:7] == 2'd2) & (~(((((((((((((((soc_locked13 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 1'd1))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 1'd1))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 1'd1))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 1'd1))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 1'd1))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 1'd1))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 1'd1))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 1'd1))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 1'd1))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 1'd1))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 1'd1))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 1'd1))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 1'd1))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 1'd1))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 1'd1)))))) & soc_sdram_interface_bank2_ready)) | (((soc_roundrobin3_grant == 1'd1) & ((soc_litedramnativeport1_cmd_payload_addr[10:7] == 2'd3) & (~(((((((((((((((soc_locked19 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 1'd1))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 1'd1))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 1'd1))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 1'd1))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 1'd1))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 1'd1))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 1'd1))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 1'd1))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 1'd1))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 1'd1))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 1'd1))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 1'd1))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 1'd1))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 1'd1))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 1'd1)))))) & soc_sdram_interface_bank3_ready)) | (((soc_roundrobin4_grant == 1'd1) & ((soc_litedramnativeport1_cmd_payload_addr[10:7] == 3'd4) & (~(((((((((((((((soc_locked25 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 1'd1))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 1'd1))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 1'd1))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 1'd1))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 1'd1))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 1'd1))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 1'd1))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 1'd1))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 1'd1))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 1'd1))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 1'd1))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 1'd1))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 1'd1))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 1'd1))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 1'd1)))))) & soc_sdram_interface_bank4_ready)) | (((soc_roundrobin5_grant == 1'd1) & ((soc_litedramnativeport1_cmd_payload_addr[10:7] == 3'd5) & (~(((((((((((((((soc_locked31 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 1'd1))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 1'd1))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 1'd1))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 1'd1))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 1'd1))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 1'd1))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 1'd1))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 1'd1))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 1'd1))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 1'd1))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 1'd1))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 1'd1))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 1'd1))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 1'd1))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 1'd1)))))) & soc_sdram_interface_bank5_ready)) | (((soc_roundrobin6_grant == 1'd1) & ((soc_litedramnativeport1_cmd_payload_addr[10:7] == 3'd6) & (~(((((((((((((((soc_locked37 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 1'd1))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 1'd1))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 1'd1))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 1'd1))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 1'd1))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 1'd1))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 1'd1))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 1'd1))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 1'd1))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 1'd1))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 1'd1))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 1'd1))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 1'd1))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 1'd1))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 1'd1)))))) & soc_sdram_interface_bank6_ready)) | (((soc_roundrobin7_grant == 1'd1) & ((soc_litedramnativeport1_cmd_payload_addr[10:7] == 3'd7) & (~(((((((((((((((soc_locked43 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 1'd1))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 1'd1))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 1'd1))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 1'd1))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 1'd1))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 1'd1))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 1'd1))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 1'd1))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 1'd1))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 1'd1))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 1'd1))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 1'd1))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 1'd1))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 1'd1))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 1'd1)))))) & soc_sdram_interface_bank7_ready)) | (((soc_roundrobin8_grant == 1'd1) & ((soc_litedramnativeport1_cmd_payload_addr[10:7] == 4'd8) & (~(((((((((((((((soc_locked49 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 1'd1))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 1'd1))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 1'd1))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 1'd1))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 1'd1))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 1'd1))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 1'd1))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 1'd1))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 1'd1))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 1'd1))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 1'd1))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 1'd1))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 1'd1))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 1'd1))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 1'd1)))))) & soc_sdram_interface_bank8_ready)) | (((soc_roundrobin9_grant == 1'd1) & ((soc_litedramnativeport1_cmd_payload_addr[10:7] == 4'd9) & (~(((((((((((((((soc_locked55 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 1'd1))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 1'd1))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 1'd1))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 1'd1))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 1'd1))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 1'd1))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 1'd1))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 1'd1))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 1'd1))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 1'd1))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 1'd1))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 1'd1))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 1'd1))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 1'd1))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 1'd1)))))) & soc_sdram_interface_bank9_ready)) | (((soc_roundrobin10_grant == 1'd1) & ((soc_litedramnativeport1_cmd_payload_addr[10:7] == 4'd10) & (~(((((((((((((((soc_locked61 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 1'd1))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 1'd1))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 1'd1))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 1'd1))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 1'd1))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 1'd1))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 1'd1))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 1'd1))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 1'd1))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 1'd1))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 1'd1))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 1'd1))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 1'd1))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 1'd1))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 1'd1)))))) & soc_sdram_interface_bank10_ready)) | (((soc_roundrobin11_grant == 1'd1) & ((soc_litedramnativeport1_cmd_payload_addr[10:7] == 4'd11) & (~(((((((((((((((soc_locked67 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 1'd1))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 1'd1))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 1'd1))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 1'd1))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 1'd1))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 1'd1))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 1'd1))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 1'd1))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 1'd1))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 1'd1))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 1'd1))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 1'd1))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 1'd1))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 1'd1))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 1'd1)))))) & soc_sdram_interface_bank11_ready)) | (((soc_roundrobin12_grant == 1'd1) & ((soc_litedramnativeport1_cmd_payload_addr[10:7] == 4'd12) & (~(((((((((((((((soc_locked73 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 1'd1))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 1'd1))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 1'd1))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 1'd1))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 1'd1))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 1'd1))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 1'd1))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 1'd1))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 1'd1))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 1'd1))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 1'd1))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 1'd1))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 1'd1))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 1'd1))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 1'd1)))))) & soc_sdram_interface_bank12_ready)) | (((soc_roundrobin13_grant == 1'd1) & ((soc_litedramnativeport1_cmd_payload_addr[10:7] == 4'd13) & (~(((((((((((((((soc_locked79 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 1'd1))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 1'd1))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 1'd1))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 1'd1))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 1'd1))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 1'd1))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 1'd1))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 1'd1))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 1'd1))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 1'd1))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 1'd1))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 1'd1))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 1'd1))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 1'd1))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 1'd1)))))) & soc_sdram_interface_bank13_ready)) | (((soc_roundrobin14_grant == 1'd1) & ((soc_litedramnativeport1_cmd_payload_addr[10:7] == 4'd14) & (~(((((((((((((((soc_locked85 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 1'd1))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 1'd1))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 1'd1))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 1'd1))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 1'd1))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 1'd1))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 1'd1))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 1'd1))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 1'd1))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 1'd1))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 1'd1))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 1'd1))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 1'd1))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 1'd1))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 1'd1)))))) & soc_sdram_interface_bank14_ready)) | (((soc_roundrobin15_grant == 1'd1) & ((soc_litedramnativeport1_cmd_payload_addr[10:7] == 4'd15) & (~(((((((((((((((soc_locked91 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 1'd1))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 1'd1))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 1'd1))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 1'd1))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 1'd1))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 1'd1))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 1'd1))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 1'd1))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 1'd1))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 1'd1))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 1'd1))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 1'd1))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 1'd1))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 1'd1))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 1'd1)))))) & soc_sdram_interface_bank15_ready));
assign soc_port_cmd_ready = ((((((((((((((((1'd0 | (((soc_roundrobin0_grant == 2'd2) & ((soc_port_cmd_payload_addr[10:7] == 1'd0) & (~(((((((((((((((soc_locked2 | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 2'd2))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 2'd2))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 2'd2))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 2'd2))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 2'd2))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 2'd2))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 2'd2))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 2'd2))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 2'd2))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 2'd2))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 2'd2))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 2'd2))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 2'd2))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 2'd2))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 2'd2)))))) & soc_sdram_interface_bank0_ready)) | (((soc_roundrobin1_grant == 2'd2) & ((soc_port_cmd_payload_addr[10:7] == 1'd1) & (~(((((((((((((((soc_locked8 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 2'd2))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 2'd2))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 2'd2))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 2'd2))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 2'd2))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 2'd2))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 2'd2))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 2'd2))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 2'd2))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 2'd2))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 2'd2))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 2'd2))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 2'd2))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 2'd2))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 2'd2)))))) & soc_sdram_interface_bank1_ready)) | (((soc_roundrobin2_grant == 2'd2) & ((soc_port_cmd_payload_addr[10:7] == 2'd2) & (~(((((((((((((((soc_locked14 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 2'd2))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 2'd2))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 2'd2))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 2'd2))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 2'd2))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 2'd2))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 2'd2))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 2'd2))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 2'd2))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 2'd2))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 2'd2))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 2'd2))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 2'd2))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 2'd2))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 2'd2)))))) & soc_sdram_interface_bank2_ready)) | (((soc_roundrobin3_grant == 2'd2) & ((soc_port_cmd_payload_addr[10:7] == 2'd3) & (~(((((((((((((((soc_locked20 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 2'd2))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 2'd2))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 2'd2))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 2'd2))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 2'd2))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 2'd2))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 2'd2))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 2'd2))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 2'd2))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 2'd2))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 2'd2))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 2'd2))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 2'd2))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 2'd2))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 2'd2)))))) & soc_sdram_interface_bank3_ready)) | (((soc_roundrobin4_grant == 2'd2) & ((soc_port_cmd_payload_addr[10:7] == 3'd4) & (~(((((((((((((((soc_locked26 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 2'd2))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 2'd2))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 2'd2))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 2'd2))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 2'd2))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 2'd2))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 2'd2))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 2'd2))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 2'd2))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 2'd2))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 2'd2))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 2'd2))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 2'd2))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 2'd2))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 2'd2)))))) & soc_sdram_interface_bank4_ready)) | (((soc_roundrobin5_grant == 2'd2) & ((soc_port_cmd_payload_addr[10:7] == 3'd5) & (~(((((((((((((((soc_locked32 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 2'd2))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 2'd2))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 2'd2))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 2'd2))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 2'd2))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 2'd2))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 2'd2))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 2'd2))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 2'd2))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 2'd2))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 2'd2))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 2'd2))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 2'd2))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 2'd2))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 2'd2)))))) & soc_sdram_interface_bank5_ready)) | (((soc_roundrobin6_grant == 2'd2) & ((soc_port_cmd_payload_addr[10:7] == 3'd6) & (~(((((((((((((((soc_locked38 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 2'd2))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 2'd2))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 2'd2))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 2'd2))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 2'd2))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 2'd2))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 2'd2))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 2'd2))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 2'd2))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 2'd2))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 2'd2))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 2'd2))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 2'd2))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 2'd2))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 2'd2)))))) & soc_sdram_interface_bank6_ready)) | (((soc_roundrobin7_grant == 2'd2) & ((soc_port_cmd_payload_addr[10:7] == 3'd7) & (~(((((((((((((((soc_locked44 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 2'd2))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 2'd2))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 2'd2))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 2'd2))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 2'd2))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 2'd2))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 2'd2))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 2'd2))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 2'd2))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 2'd2))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 2'd2))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 2'd2))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 2'd2))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 2'd2))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 2'd2)))))) & soc_sdram_interface_bank7_ready)) | (((soc_roundrobin8_grant == 2'd2) & ((soc_port_cmd_payload_addr[10:7] == 4'd8) & (~(((((((((((((((soc_locked50 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 2'd2))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 2'd2))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 2'd2))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 2'd2))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 2'd2))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 2'd2))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 2'd2))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 2'd2))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 2'd2))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 2'd2))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 2'd2))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 2'd2))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 2'd2))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 2'd2))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 2'd2)))))) & soc_sdram_interface_bank8_ready)) | (((soc_roundrobin9_grant == 2'd2) & ((soc_port_cmd_payload_addr[10:7] == 4'd9) & (~(((((((((((((((soc_locked56 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 2'd2))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 2'd2))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 2'd2))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 2'd2))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 2'd2))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 2'd2))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 2'd2))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 2'd2))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 2'd2))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 2'd2))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 2'd2))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 2'd2))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 2'd2))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 2'd2))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 2'd2)))))) & soc_sdram_interface_bank9_ready)) | (((soc_roundrobin10_grant == 2'd2) & ((soc_port_cmd_payload_addr[10:7] == 4'd10) & (~(((((((((((((((soc_locked62 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 2'd2))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 2'd2))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 2'd2))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 2'd2))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 2'd2))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 2'd2))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 2'd2))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 2'd2))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 2'd2))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 2'd2))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 2'd2))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 2'd2))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 2'd2))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 2'd2))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 2'd2)))))) & soc_sdram_interface_bank10_ready)) | (((soc_roundrobin11_grant == 2'd2) & ((soc_port_cmd_payload_addr[10:7] == 4'd11) & (~(((((((((((((((soc_locked68 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 2'd2))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 2'd2))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 2'd2))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 2'd2))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 2'd2))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 2'd2))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 2'd2))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 2'd2))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 2'd2))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 2'd2))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 2'd2))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 2'd2))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 2'd2))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 2'd2))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 2'd2)))))) & soc_sdram_interface_bank11_ready)) | (((soc_roundrobin12_grant == 2'd2) & ((soc_port_cmd_payload_addr[10:7] == 4'd12) & (~(((((((((((((((soc_locked74 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 2'd2))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 2'd2))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 2'd2))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 2'd2))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 2'd2))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 2'd2))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 2'd2))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 2'd2))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 2'd2))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 2'd2))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 2'd2))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 2'd2))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 2'd2))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 2'd2))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 2'd2)))))) & soc_sdram_interface_bank12_ready)) | (((soc_roundrobin13_grant == 2'd2) & ((soc_port_cmd_payload_addr[10:7] == 4'd13) & (~(((((((((((((((soc_locked80 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 2'd2))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 2'd2))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 2'd2))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 2'd2))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 2'd2))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 2'd2))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 2'd2))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 2'd2))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 2'd2))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 2'd2))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 2'd2))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 2'd2))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 2'd2))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 2'd2))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 2'd2)))))) & soc_sdram_interface_bank13_ready)) | (((soc_roundrobin14_grant == 2'd2) & ((soc_port_cmd_payload_addr[10:7] == 4'd14) & (~(((((((((((((((soc_locked86 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 2'd2))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 2'd2))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 2'd2))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 2'd2))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 2'd2))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 2'd2))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 2'd2))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 2'd2))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 2'd2))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 2'd2))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 2'd2))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 2'd2))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 2'd2))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 2'd2))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 2'd2)))))) & soc_sdram_interface_bank14_ready)) | (((soc_roundrobin15_grant == 2'd2) & ((soc_port_cmd_payload_addr[10:7] == 4'd15) & (~(((((((((((((((soc_locked92 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 2'd2))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 2'd2))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 2'd2))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 2'd2))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 2'd2))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 2'd2))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 2'd2))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 2'd2))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 2'd2))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 2'd2))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 2'd2))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 2'd2))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 2'd2))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 2'd2))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 2'd2)))))) & soc_sdram_interface_bank15_ready));
assign litedramcrossbar_cmd_ready = ((((((((((((((((1'd0 | (((soc_roundrobin0_grant == 2'd3) & ((litedramcrossbar_cmd_payload_addr[10:7] == 1'd0) & (~(((((((((((((((soc_locked3 | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 2'd3))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 2'd3))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 2'd3))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 2'd3))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 2'd3))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 2'd3))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 2'd3))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 2'd3))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 2'd3))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 2'd3))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 2'd3))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 2'd3))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 2'd3))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 2'd3))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 2'd3)))))) & soc_sdram_interface_bank0_ready)) | (((soc_roundrobin1_grant == 2'd3) & ((litedramcrossbar_cmd_payload_addr[10:7] == 1'd1) & (~(((((((((((((((soc_locked9 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 2'd3))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 2'd3))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 2'd3))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 2'd3))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 2'd3))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 2'd3))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 2'd3))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 2'd3))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 2'd3))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 2'd3))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 2'd3))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 2'd3))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 2'd3))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 2'd3))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 2'd3)))))) & soc_sdram_interface_bank1_ready)) | (((soc_roundrobin2_grant == 2'd3) & ((litedramcrossbar_cmd_payload_addr[10:7] == 2'd2) & (~(((((((((((((((soc_locked15 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 2'd3))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 2'd3))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 2'd3))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 2'd3))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 2'd3))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 2'd3))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 2'd3))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 2'd3))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 2'd3))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 2'd3))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 2'd3))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 2'd3))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 2'd3))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 2'd3))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 2'd3)))))) & soc_sdram_interface_bank2_ready)) | (((soc_roundrobin3_grant == 2'd3) & ((litedramcrossbar_cmd_payload_addr[10:7] == 2'd3) & (~(((((((((((((((soc_locked21 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 2'd3))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 2'd3))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 2'd3))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 2'd3))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 2'd3))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 2'd3))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 2'd3))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 2'd3))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 2'd3))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 2'd3))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 2'd3))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 2'd3))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 2'd3))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 2'd3))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 2'd3)))))) & soc_sdram_interface_bank3_ready)) | (((soc_roundrobin4_grant == 2'd3) & ((litedramcrossbar_cmd_payload_addr[10:7] == 3'd4) & (~(((((((((((((((soc_locked27 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 2'd3))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 2'd3))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 2'd3))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 2'd3))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 2'd3))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 2'd3))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 2'd3))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 2'd3))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 2'd3))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 2'd3))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 2'd3))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 2'd3))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 2'd3))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 2'd3))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 2'd3)))))) & soc_sdram_interface_bank4_ready)) | (((soc_roundrobin5_grant == 2'd3) & ((litedramcrossbar_cmd_payload_addr[10:7] == 3'd5) & (~(((((((((((((((soc_locked33 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 2'd3))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 2'd3))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 2'd3))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 2'd3))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 2'd3))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 2'd3))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 2'd3))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 2'd3))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 2'd3))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 2'd3))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 2'd3))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 2'd3))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 2'd3))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 2'd3))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 2'd3)))))) & soc_sdram_interface_bank5_ready)) | (((soc_roundrobin6_grant == 2'd3) & ((litedramcrossbar_cmd_payload_addr[10:7] == 3'd6) & (~(((((((((((((((soc_locked39 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 2'd3))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 2'd3))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 2'd3))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 2'd3))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 2'd3))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 2'd3))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 2'd3))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 2'd3))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 2'd3))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 2'd3))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 2'd3))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 2'd3))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 2'd3))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 2'd3))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 2'd3)))))) & soc_sdram_interface_bank6_ready)) | (((soc_roundrobin7_grant == 2'd3) & ((litedramcrossbar_cmd_payload_addr[10:7] == 3'd7) & (~(((((((((((((((soc_locked45 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 2'd3))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 2'd3))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 2'd3))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 2'd3))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 2'd3))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 2'd3))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 2'd3))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 2'd3))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 2'd3))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 2'd3))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 2'd3))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 2'd3))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 2'd3))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 2'd3))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 2'd3)))))) & soc_sdram_interface_bank7_ready)) | (((soc_roundrobin8_grant == 2'd3) & ((litedramcrossbar_cmd_payload_addr[10:7] == 4'd8) & (~(((((((((((((((soc_locked51 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 2'd3))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 2'd3))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 2'd3))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 2'd3))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 2'd3))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 2'd3))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 2'd3))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 2'd3))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 2'd3))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 2'd3))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 2'd3))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 2'd3))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 2'd3))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 2'd3))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 2'd3)))))) & soc_sdram_interface_bank8_ready)) | (((soc_roundrobin9_grant == 2'd3) & ((litedramcrossbar_cmd_payload_addr[10:7] == 4'd9) & (~(((((((((((((((soc_locked57 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 2'd3))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 2'd3))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 2'd3))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 2'd3))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 2'd3))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 2'd3))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 2'd3))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 2'd3))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 2'd3))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 2'd3))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 2'd3))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 2'd3))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 2'd3))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 2'd3))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 2'd3)))))) & soc_sdram_interface_bank9_ready)) | (((soc_roundrobin10_grant == 2'd3) & ((litedramcrossbar_cmd_payload_addr[10:7] == 4'd10) & (~(((((((((((((((soc_locked63 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 2'd3))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 2'd3))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 2'd3))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 2'd3))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 2'd3))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 2'd3))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 2'd3))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 2'd3))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 2'd3))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 2'd3))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 2'd3))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 2'd3))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 2'd3))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 2'd3))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 2'd3)))))) & soc_sdram_interface_bank10_ready)) | (((soc_roundrobin11_grant == 2'd3) & ((litedramcrossbar_cmd_payload_addr[10:7] == 4'd11) & (~(((((((((((((((soc_locked69 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 2'd3))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 2'd3))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 2'd3))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 2'd3))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 2'd3))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 2'd3))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 2'd3))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 2'd3))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 2'd3))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 2'd3))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 2'd3))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 2'd3))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 2'd3))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 2'd3))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 2'd3)))))) & soc_sdram_interface_bank11_ready)) | (((soc_roundrobin12_grant == 2'd3) & ((litedramcrossbar_cmd_payload_addr[10:7] == 4'd12) & (~(((((((((((((((soc_locked75 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 2'd3))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 2'd3))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 2'd3))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 2'd3))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 2'd3))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 2'd3))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 2'd3))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 2'd3))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 2'd3))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 2'd3))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 2'd3))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 2'd3))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 2'd3))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 2'd3))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 2'd3)))))) & soc_sdram_interface_bank12_ready)) | (((soc_roundrobin13_grant == 2'd3) & ((litedramcrossbar_cmd_payload_addr[10:7] == 4'd13) & (~(((((((((((((((soc_locked81 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 2'd3))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 2'd3))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 2'd3))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 2'd3))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 2'd3))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 2'd3))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 2'd3))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 2'd3))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 2'd3))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 2'd3))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 2'd3))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 2'd3))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 2'd3))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 2'd3))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 2'd3)))))) & soc_sdram_interface_bank13_ready)) | (((soc_roundrobin14_grant == 2'd3) & ((litedramcrossbar_cmd_payload_addr[10:7] == 4'd14) & (~(((((((((((((((soc_locked87 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 2'd3))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 2'd3))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 2'd3))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 2'd3))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 2'd3))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 2'd3))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 2'd3))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 2'd3))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 2'd3))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 2'd3))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 2'd3))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 2'd3))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 2'd3))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 2'd3))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 2'd3)))))) & soc_sdram_interface_bank14_ready)) | (((soc_roundrobin15_grant == 2'd3) & ((litedramcrossbar_cmd_payload_addr[10:7] == 4'd15) & (~(((((((((((((((soc_locked93 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 2'd3))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 2'd3))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 2'd3))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 2'd3))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 2'd3))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 2'd3))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 2'd3))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 2'd3))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 2'd3))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 2'd3))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 2'd3))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 2'd3))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 2'd3))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 2'd3))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 2'd3)))))) & soc_sdram_interface_bank15_ready));
assign dram_wr_port_cmd_ready = ((((((((((((((((1'd0 | (((soc_roundrobin0_grant == 3'd4) & ((dram_wr_port_cmd_payload_addr[10:7] == 1'd0) & (~(((((((((((((((soc_locked4 | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 3'd4))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 3'd4))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 3'd4))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 3'd4))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 3'd4))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 3'd4))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 3'd4))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 3'd4))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 3'd4))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 3'd4))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 3'd4))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 3'd4))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 3'd4))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 3'd4))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 3'd4)))))) & soc_sdram_interface_bank0_ready)) | (((soc_roundrobin1_grant == 3'd4) & ((dram_wr_port_cmd_payload_addr[10:7] == 1'd1) & (~(((((((((((((((soc_locked10 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 3'd4))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 3'd4))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 3'd4))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 3'd4))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 3'd4))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 3'd4))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 3'd4))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 3'd4))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 3'd4))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 3'd4))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 3'd4))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 3'd4))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 3'd4))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 3'd4))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 3'd4)))))) & soc_sdram_interface_bank1_ready)) | (((soc_roundrobin2_grant == 3'd4) & ((dram_wr_port_cmd_payload_addr[10:7] == 2'd2) & (~(((((((((((((((soc_locked16 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 3'd4))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 3'd4))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 3'd4))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 3'd4))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 3'd4))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 3'd4))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 3'd4))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 3'd4))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 3'd4))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 3'd4))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 3'd4))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 3'd4))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 3'd4))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 3'd4))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 3'd4)))))) & soc_sdram_interface_bank2_ready)) | (((soc_roundrobin3_grant == 3'd4) & ((dram_wr_port_cmd_payload_addr[10:7] == 2'd3) & (~(((((((((((((((soc_locked22 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 3'd4))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 3'd4))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 3'd4))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 3'd4))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 3'd4))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 3'd4))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 3'd4))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 3'd4))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 3'd4))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 3'd4))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 3'd4))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 3'd4))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 3'd4))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 3'd4))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 3'd4)))))) & soc_sdram_interface_bank3_ready)) | (((soc_roundrobin4_grant == 3'd4) & ((dram_wr_port_cmd_payload_addr[10:7] == 3'd4) & (~(((((((((((((((soc_locked28 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 3'd4))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 3'd4))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 3'd4))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 3'd4))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 3'd4))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 3'd4))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 3'd4))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 3'd4))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 3'd4))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 3'd4))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 3'd4))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 3'd4))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 3'd4))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 3'd4))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 3'd4)))))) & soc_sdram_interface_bank4_ready)) | (((soc_roundrobin5_grant == 3'd4) & ((dram_wr_port_cmd_payload_addr[10:7] == 3'd5) & (~(((((((((((((((soc_locked34 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 3'd4))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 3'd4))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 3'd4))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 3'd4))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 3'd4))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 3'd4))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 3'd4))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 3'd4))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 3'd4))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 3'd4))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 3'd4))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 3'd4))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 3'd4))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 3'd4))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 3'd4)))))) & soc_sdram_interface_bank5_ready)) | (((soc_roundrobin6_grant == 3'd4) & ((dram_wr_port_cmd_payload_addr[10:7] == 3'd6) & (~(((((((((((((((soc_locked40 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 3'd4))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 3'd4))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 3'd4))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 3'd4))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 3'd4))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 3'd4))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 3'd4))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 3'd4))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 3'd4))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 3'd4))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 3'd4))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 3'd4))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 3'd4))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 3'd4))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 3'd4)))))) & soc_sdram_interface_bank6_ready)) | (((soc_roundrobin7_grant == 3'd4) & ((dram_wr_port_cmd_payload_addr[10:7] == 3'd7) & (~(((((((((((((((soc_locked46 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 3'd4))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 3'd4))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 3'd4))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 3'd4))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 3'd4))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 3'd4))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 3'd4))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 3'd4))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 3'd4))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 3'd4))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 3'd4))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 3'd4))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 3'd4))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 3'd4))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 3'd4)))))) & soc_sdram_interface_bank7_ready)) | (((soc_roundrobin8_grant == 3'd4) & ((dram_wr_port_cmd_payload_addr[10:7] == 4'd8) & (~(((((((((((((((soc_locked52 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 3'd4))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 3'd4))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 3'd4))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 3'd4))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 3'd4))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 3'd4))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 3'd4))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 3'd4))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 3'd4))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 3'd4))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 3'd4))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 3'd4))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 3'd4))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 3'd4))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 3'd4)))))) & soc_sdram_interface_bank8_ready)) | (((soc_roundrobin9_grant == 3'd4) & ((dram_wr_port_cmd_payload_addr[10:7] == 4'd9) & (~(((((((((((((((soc_locked58 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 3'd4))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 3'd4))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 3'd4))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 3'd4))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 3'd4))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 3'd4))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 3'd4))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 3'd4))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 3'd4))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 3'd4))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 3'd4))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 3'd4))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 3'd4))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 3'd4))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 3'd4)))))) & soc_sdram_interface_bank9_ready)) | (((soc_roundrobin10_grant == 3'd4) & ((dram_wr_port_cmd_payload_addr[10:7] == 4'd10) & (~(((((((((((((((soc_locked64 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 3'd4))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 3'd4))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 3'd4))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 3'd4))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 3'd4))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 3'd4))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 3'd4))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 3'd4))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 3'd4))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 3'd4))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 3'd4))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 3'd4))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 3'd4))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 3'd4))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 3'd4)))))) & soc_sdram_interface_bank10_ready)) | (((soc_roundrobin11_grant == 3'd4) & ((dram_wr_port_cmd_payload_addr[10:7] == 4'd11) & (~(((((((((((((((soc_locked70 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 3'd4))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 3'd4))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 3'd4))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 3'd4))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 3'd4))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 3'd4))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 3'd4))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 3'd4))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 3'd4))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 3'd4))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 3'd4))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 3'd4))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 3'd4))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 3'd4))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 3'd4)))))) & soc_sdram_interface_bank11_ready)) | (((soc_roundrobin12_grant == 3'd4) & ((dram_wr_port_cmd_payload_addr[10:7] == 4'd12) & (~(((((((((((((((soc_locked76 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 3'd4))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 3'd4))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 3'd4))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 3'd4))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 3'd4))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 3'd4))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 3'd4))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 3'd4))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 3'd4))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 3'd4))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 3'd4))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 3'd4))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 3'd4))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 3'd4))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 3'd4)))))) & soc_sdram_interface_bank12_ready)) | (((soc_roundrobin13_grant == 3'd4) & ((dram_wr_port_cmd_payload_addr[10:7] == 4'd13) & (~(((((((((((((((soc_locked82 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 3'd4))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 3'd4))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 3'd4))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 3'd4))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 3'd4))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 3'd4))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 3'd4))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 3'd4))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 3'd4))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 3'd4))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 3'd4))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 3'd4))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 3'd4))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 3'd4))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 3'd4)))))) & soc_sdram_interface_bank13_ready)) | (((soc_roundrobin14_grant == 3'd4) & ((dram_wr_port_cmd_payload_addr[10:7] == 4'd14) & (~(((((((((((((((soc_locked88 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 3'd4))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 3'd4))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 3'd4))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 3'd4))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 3'd4))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 3'd4))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 3'd4))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 3'd4))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 3'd4))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 3'd4))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 3'd4))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 3'd4))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 3'd4))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 3'd4))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 3'd4)))))) & soc_sdram_interface_bank14_ready)) | (((soc_roundrobin15_grant == 3'd4) & ((dram_wr_port_cmd_payload_addr[10:7] == 4'd15) & (~(((((((((((((((soc_locked94 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 3'd4))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 3'd4))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 3'd4))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 3'd4))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 3'd4))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 3'd4))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 3'd4))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 3'd4))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 3'd4))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 3'd4))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 3'd4))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 3'd4))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 3'd4))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 3'd4))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 3'd4)))))) & soc_sdram_interface_bank15_ready));
assign dram_rd_port_cmd_ready = ((((((((((((((((1'd0 | (((soc_roundrobin0_grant == 3'd5) & ((dram_rd_port_cmd_payload_addr[10:7] == 1'd0) & (~(((((((((((((((soc_locked5 | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 3'd5))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 3'd5))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 3'd5))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 3'd5))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 3'd5))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 3'd5))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 3'd5))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 3'd5))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 3'd5))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 3'd5))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 3'd5))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 3'd5))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 3'd5))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 3'd5))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 3'd5)))))) & soc_sdram_interface_bank0_ready)) | (((soc_roundrobin1_grant == 3'd5) & ((dram_rd_port_cmd_payload_addr[10:7] == 1'd1) & (~(((((((((((((((soc_locked11 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 3'd5))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 3'd5))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 3'd5))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 3'd5))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 3'd5))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 3'd5))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 3'd5))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 3'd5))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 3'd5))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 3'd5))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 3'd5))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 3'd5))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 3'd5))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 3'd5))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 3'd5)))))) & soc_sdram_interface_bank1_ready)) | (((soc_roundrobin2_grant == 3'd5) & ((dram_rd_port_cmd_payload_addr[10:7] == 2'd2) & (~(((((((((((((((soc_locked17 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 3'd5))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 3'd5))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 3'd5))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 3'd5))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 3'd5))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 3'd5))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 3'd5))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 3'd5))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 3'd5))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 3'd5))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 3'd5))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 3'd5))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 3'd5))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 3'd5))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 3'd5)))))) & soc_sdram_interface_bank2_ready)) | (((soc_roundrobin3_grant == 3'd5) & ((dram_rd_port_cmd_payload_addr[10:7] == 2'd3) & (~(((((((((((((((soc_locked23 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 3'd5))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 3'd5))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 3'd5))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 3'd5))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 3'd5))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 3'd5))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 3'd5))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 3'd5))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 3'd5))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 3'd5))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 3'd5))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 3'd5))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 3'd5))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 3'd5))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 3'd5)))))) & soc_sdram_interface_bank3_ready)) | (((soc_roundrobin4_grant == 3'd5) & ((dram_rd_port_cmd_payload_addr[10:7] == 3'd4) & (~(((((((((((((((soc_locked29 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 3'd5))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 3'd5))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 3'd5))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 3'd5))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 3'd5))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 3'd5))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 3'd5))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 3'd5))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 3'd5))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 3'd5))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 3'd5))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 3'd5))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 3'd5))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 3'd5))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 3'd5)))))) & soc_sdram_interface_bank4_ready)) | (((soc_roundrobin5_grant == 3'd5) & ((dram_rd_port_cmd_payload_addr[10:7] == 3'd5) & (~(((((((((((((((soc_locked35 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 3'd5))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 3'd5))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 3'd5))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 3'd5))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 3'd5))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 3'd5))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 3'd5))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 3'd5))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 3'd5))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 3'd5))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 3'd5))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 3'd5))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 3'd5))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 3'd5))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 3'd5)))))) & soc_sdram_interface_bank5_ready)) | (((soc_roundrobin6_grant == 3'd5) & ((dram_rd_port_cmd_payload_addr[10:7] == 3'd6) & (~(((((((((((((((soc_locked41 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 3'd5))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 3'd5))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 3'd5))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 3'd5))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 3'd5))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 3'd5))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 3'd5))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 3'd5))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 3'd5))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 3'd5))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 3'd5))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 3'd5))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 3'd5))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 3'd5))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 3'd5)))))) & soc_sdram_interface_bank6_ready)) | (((soc_roundrobin7_grant == 3'd5) & ((dram_rd_port_cmd_payload_addr[10:7] == 3'd7) & (~(((((((((((((((soc_locked47 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 3'd5))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 3'd5))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 3'd5))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 3'd5))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 3'd5))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 3'd5))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 3'd5))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 3'd5))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 3'd5))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 3'd5))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 3'd5))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 3'd5))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 3'd5))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 3'd5))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 3'd5)))))) & soc_sdram_interface_bank7_ready)) | (((soc_roundrobin8_grant == 3'd5) & ((dram_rd_port_cmd_payload_addr[10:7] == 4'd8) & (~(((((((((((((((soc_locked53 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 3'd5))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 3'd5))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 3'd5))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 3'd5))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 3'd5))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 3'd5))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 3'd5))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 3'd5))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 3'd5))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 3'd5))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 3'd5))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 3'd5))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 3'd5))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 3'd5))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 3'd5)))))) & soc_sdram_interface_bank8_ready)) | (((soc_roundrobin9_grant == 3'd5) & ((dram_rd_port_cmd_payload_addr[10:7] == 4'd9) & (~(((((((((((((((soc_locked59 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 3'd5))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 3'd5))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 3'd5))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 3'd5))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 3'd5))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 3'd5))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 3'd5))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 3'd5))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 3'd5))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 3'd5))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 3'd5))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 3'd5))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 3'd5))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 3'd5))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 3'd5)))))) & soc_sdram_interface_bank9_ready)) | (((soc_roundrobin10_grant == 3'd5) & ((dram_rd_port_cmd_payload_addr[10:7] == 4'd10) & (~(((((((((((((((soc_locked65 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 3'd5))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 3'd5))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 3'd5))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 3'd5))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 3'd5))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 3'd5))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 3'd5))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 3'd5))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 3'd5))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 3'd5))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 3'd5))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 3'd5))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 3'd5))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 3'd5))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 3'd5)))))) & soc_sdram_interface_bank10_ready)) | (((soc_roundrobin11_grant == 3'd5) & ((dram_rd_port_cmd_payload_addr[10:7] == 4'd11) & (~(((((((((((((((soc_locked71 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 3'd5))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 3'd5))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 3'd5))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 3'd5))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 3'd5))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 3'd5))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 3'd5))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 3'd5))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 3'd5))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 3'd5))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 3'd5))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 3'd5))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 3'd5))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 3'd5))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 3'd5)))))) & soc_sdram_interface_bank11_ready)) | (((soc_roundrobin12_grant == 3'd5) & ((dram_rd_port_cmd_payload_addr[10:7] == 4'd12) & (~(((((((((((((((soc_locked77 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 3'd5))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 3'd5))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 3'd5))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 3'd5))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 3'd5))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 3'd5))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 3'd5))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 3'd5))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 3'd5))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 3'd5))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 3'd5))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 3'd5))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 3'd5))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 3'd5))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 3'd5)))))) & soc_sdram_interface_bank12_ready)) | (((soc_roundrobin13_grant == 3'd5) & ((dram_rd_port_cmd_payload_addr[10:7] == 4'd13) & (~(((((((((((((((soc_locked83 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 3'd5))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 3'd5))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 3'd5))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 3'd5))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 3'd5))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 3'd5))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 3'd5))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 3'd5))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 3'd5))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 3'd5))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 3'd5))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 3'd5))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 3'd5))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 3'd5))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 3'd5)))))) & soc_sdram_interface_bank13_ready)) | (((soc_roundrobin14_grant == 3'd5) & ((dram_rd_port_cmd_payload_addr[10:7] == 4'd14) & (~(((((((((((((((soc_locked89 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 3'd5))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 3'd5))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 3'd5))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 3'd5))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 3'd5))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 3'd5))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 3'd5))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 3'd5))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 3'd5))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 3'd5))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 3'd5))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 3'd5))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 3'd5))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 3'd5))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 3'd5)))))) & soc_sdram_interface_bank14_ready)) | (((soc_roundrobin15_grant == 3'd5) & ((dram_rd_port_cmd_payload_addr[10:7] == 4'd15) & (~(((((((((((((((soc_locked95 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 3'd5))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 3'd5))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 3'd5))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 3'd5))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 3'd5))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 3'd5))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 3'd5))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 3'd5))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 3'd5))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 3'd5))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 3'd5))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 3'd5))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 3'd5))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 3'd5))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 3'd5)))))) & soc_sdram_interface_bank15_ready));
assign soc_litedramnativeport0_wdata_ready = soc_new_master_wdata_ready2;
assign soc_litedramnativeport1_wdata_ready = soc_new_master_wdata_ready5;
assign soc_port_wdata_ready = soc_new_master_wdata_ready8;
assign litedramcrossbar_wdata_ready = soc_new_master_wdata_ready11;
assign dram_wr_port_wdata_ready = soc_new_master_wdata_ready14;
assign dram_rd_port_wdata_ready = soc_new_master_wdata_ready17;
assign soc_litedramnativeport0_rdata_valid = soc_new_master_rdata_valid8;
assign soc_litedramnativeport1_rdata_valid = soc_new_master_rdata_valid17;
assign soc_port_rdata_valid = soc_new_master_rdata_valid26;
assign litedramcrossbar_rdata_valid = soc_new_master_rdata_valid35;
assign dram_wr_port_rdata_valid = soc_new_master_rdata_valid44;
assign dram_rd_port_rdata_valid = soc_new_master_rdata_valid53;
always @(*) begin
    soc_sdram_interface_wdata_we <= 64'd0;
    soc_sdram_interface_wdata <= 512'd0;
    case ({soc_new_master_wdata_ready17, soc_new_master_wdata_ready14, soc_new_master_wdata_ready11, soc_new_master_wdata_ready8, soc_new_master_wdata_ready5, soc_new_master_wdata_ready2})
        1'd1: begin
            soc_sdram_interface_wdata <= soc_litedramnativeport0_wdata_payload_data;
            soc_sdram_interface_wdata_we <= soc_litedramnativeport0_wdata_payload_we;
        end
        2'd2: begin
            soc_sdram_interface_wdata <= soc_litedramnativeport1_wdata_payload_data;
            soc_sdram_interface_wdata_we <= soc_litedramnativeport1_wdata_payload_we;
        end
        3'd4: begin
            soc_sdram_interface_wdata <= soc_port_wdata_payload_data;
            soc_sdram_interface_wdata_we <= soc_port_wdata_payload_we;
        end
        4'd8: begin
            soc_sdram_interface_wdata <= litedramcrossbar_wdata_payload_data;
            soc_sdram_interface_wdata_we <= litedramcrossbar_wdata_payload_we;
        end
        5'd16: begin
            soc_sdram_interface_wdata <= dram_wr_port_wdata_payload_data;
            soc_sdram_interface_wdata_we <= dram_wr_port_wdata_payload_we;
        end
        6'd32: begin
            soc_sdram_interface_wdata <= dram_rd_port_wdata_payload_data;
            soc_sdram_interface_wdata_we <= dram_rd_port_wdata_payload_we;
        end
        default: begin
            soc_sdram_interface_wdata <= 1'd0;
            soc_sdram_interface_wdata_we <= 1'd0;
        end
    endcase
end
assign soc_litedramnativeport0_rdata_payload_data = soc_sdram_interface_rdata;
assign soc_litedramnativeport1_rdata_payload_data = soc_sdram_interface_rdata;
assign soc_port_rdata_payload_data = soc_sdram_interface_rdata;
assign litedramcrossbar_rdata_payload_data = soc_sdram_interface_rdata;
assign dram_wr_port_rdata_payload_data = soc_sdram_interface_rdata;
assign dram_rd_port_rdata_payload_data = soc_sdram_interface_rdata;
assign soc_sdram_generator_reset = soc_sdram_generator_reset_re;
assign soc_sdram_generator_start = soc_sdram_generator_start_re;
assign soc_sdram_generator_done_status = soc_sdram_generator_done;
assign soc_sdram_generator_base = soc_sdram_generator_base_storage;
assign soc_sdram_generator_end = soc_sdram_generator_end_storage;
assign soc_sdram_generator_length = soc_sdram_generator_length_storage;
assign soc_sdram_generator_random_data = soc_sdram_generator_data;
assign soc_sdram_generator_random_addr = soc_sdram_generator_addr;
assign soc_sdram_generator_ticks_status = soc_sdram_generator_ticks;
assign soc_sdram_generator_data_gen_random_enable = soc_sdram_generator_random_data;
assign soc_sdram_generator_addr_gen_random_enable = soc_sdram_generator_random_addr;
assign soc_sdram_generator_addr_mask = ((soc_sdram_generator_end - soc_sdram_generator_base) - 1'd1);
assign soc_sdram_generator_sink_sink_payload_address = (soc_sdram_generator_base[32:6] + (soc_sdram_generator_addr_gen_o & soc_sdram_generator_addr_mask));
assign soc_sdram_generator_sink_sink_payload_data = rhs_slice_proxy0[511:0];
always @(*) begin
    soc_sdram_generator_data_gen_o <= 31'd0;
    if (soc_sdram_generator_data_gen_random_enable) begin
        soc_sdram_generator_data_gen_o <= soc_sdram_generator_data_gen_lfsr_o;
    end else begin
        soc_sdram_generator_data_gen_o <= soc_sdram_generator_data_gen_count_o;
    end
end
assign soc_sdram_generator_data_gen_lfsr_o = {(~(soc_sdram_generator_data_gen_lfsr_state[27] ^ soc_sdram_generator_data_gen_lfsr_state[30])), (~(soc_sdram_generator_data_gen_lfsr_state[26] ^ soc_sdram_generator_data_gen_lfsr_state[29])), (~(soc_sdram_generator_data_gen_lfsr_state[25] ^ soc_sdram_generator_data_gen_lfsr_state[28])), (~(soc_sdram_generator_data_gen_lfsr_state[24] ^ soc_sdram_generator_data_gen_lfsr_state[27])), (~(soc_sdram_generator_data_gen_lfsr_state[23] ^ soc_sdram_generator_data_gen_lfsr_state[26])), (~(soc_sdram_generator_data_gen_lfsr_state[22] ^ soc_sdram_generator_data_gen_lfsr_state[25])), (~(soc_sdram_generator_data_gen_lfsr_state[21] ^ soc_sdram_generator_data_gen_lfsr_state[24])), (~(soc_sdram_generator_data_gen_lfsr_state[20] ^ soc_sdram_generator_data_gen_lfsr_state[23])), (~(soc_sdram_generator_data_gen_lfsr_state[19] ^ soc_sdram_generator_data_gen_lfsr_state[22])), (~(soc_sdram_generator_data_gen_lfsr_state[18] ^ soc_sdram_generator_data_gen_lfsr_state[21])), (~(soc_sdram_generator_data_gen_lfsr_state[17] ^ soc_sdram_generator_data_gen_lfsr_state[20])), (~(soc_sdram_generator_data_gen_lfsr_state[16] ^ soc_sdram_generator_data_gen_lfsr_state[19])), (~(soc_sdram_generator_data_gen_lfsr_state[15] ^ soc_sdram_generator_data_gen_lfsr_state[18])), (~(soc_sdram_generator_data_gen_lfsr_state[14] ^ soc_sdram_generator_data_gen_lfsr_state[17])), (~(soc_sdram_generator_data_gen_lfsr_state[13] ^ soc_sdram_generator_data_gen_lfsr_state[16])), (~(soc_sdram_generator_data_gen_lfsr_state[12] ^ soc_sdram_generator_data_gen_lfsr_state[15])), (~(soc_sdram_generator_data_gen_lfsr_state[11] ^ soc_sdram_generator_data_gen_lfsr_state[14])), (~(soc_sdram_generator_data_gen_lfsr_state[10] ^ soc_sdram_generator_data_gen_lfsr_state[13])), (~(soc_sdram_generator_data_gen_lfsr_state[9] ^ soc_sdram_generator_data_gen_lfsr_state[12])), (~(soc_sdram_generator_data_gen_lfsr_state[8] ^ soc_sdram_generator_data_gen_lfsr_state[11])), (~(soc_sdram_generator_data_gen_lfsr_state[7] ^ soc_sdram_generator_data_gen_lfsr_state[10])), (~(soc_sdram_generator_data_gen_lfsr_state[6] ^ soc_sdram_generator_data_gen_lfsr_state[9])), (~(soc_sdram_generator_data_gen_lfsr_state[5] ^ soc_sdram_generator_data_gen_lfsr_state[8])), (~(soc_sdram_generator_data_gen_lfsr_state[4] ^ soc_sdram_generator_data_gen_lfsr_state[7])), (~(soc_sdram_generator_data_gen_lfsr_state[3] ^ soc_sdram_generator_data_gen_lfsr_state[6])), (~(soc_sdram_generator_data_gen_lfsr_state[2] ^ soc_sdram_generator_data_gen_lfsr_state[5])), (~(soc_sdram_generator_data_gen_lfsr_state[1] ^ soc_sdram_generator_data_gen_lfsr_state[4])), (~(soc_sdram_generator_data_gen_lfsr_state[0] ^ soc_sdram_generator_data_gen_lfsr_state[3])), (~((~(soc_sdram_generator_data_gen_lfsr_state[27] ^ soc_sdram_generator_data_gen_lfsr_state[30])) ^ soc_sdram_generator_data_gen_lfsr_state[2])), (~((~(soc_sdram_generator_data_gen_lfsr_state[26] ^ soc_sdram_generator_data_gen_lfsr_state[29])) ^ soc_sdram_generator_data_gen_lfsr_state[1])), (~((~(soc_sdram_generator_data_gen_lfsr_state[25] ^ soc_sdram_generator_data_gen_lfsr_state[28])) ^ soc_sdram_generator_data_gen_lfsr_state[0]))};
always @(*) begin
    soc_sdram_generator_addr_gen_o <= 31'd0;
    if (soc_sdram_generator_addr_gen_random_enable) begin
        soc_sdram_generator_addr_gen_o <= soc_sdram_generator_addr_gen_lfsr_o;
    end else begin
        soc_sdram_generator_addr_gen_o <= soc_sdram_generator_addr_gen_count_o;
    end
end
assign soc_sdram_generator_addr_gen_lfsr_o = {(~(soc_sdram_generator_addr_gen_lfsr_state[27] ^ soc_sdram_generator_addr_gen_lfsr_state[30])), (~(soc_sdram_generator_addr_gen_lfsr_state[26] ^ soc_sdram_generator_addr_gen_lfsr_state[29])), (~(soc_sdram_generator_addr_gen_lfsr_state[25] ^ soc_sdram_generator_addr_gen_lfsr_state[28])), (~(soc_sdram_generator_addr_gen_lfsr_state[24] ^ soc_sdram_generator_addr_gen_lfsr_state[27])), (~(soc_sdram_generator_addr_gen_lfsr_state[23] ^ soc_sdram_generator_addr_gen_lfsr_state[26])), (~(soc_sdram_generator_addr_gen_lfsr_state[22] ^ soc_sdram_generator_addr_gen_lfsr_state[25])), (~(soc_sdram_generator_addr_gen_lfsr_state[21] ^ soc_sdram_generator_addr_gen_lfsr_state[24])), (~(soc_sdram_generator_addr_gen_lfsr_state[20] ^ soc_sdram_generator_addr_gen_lfsr_state[23])), (~(soc_sdram_generator_addr_gen_lfsr_state[19] ^ soc_sdram_generator_addr_gen_lfsr_state[22])), (~(soc_sdram_generator_addr_gen_lfsr_state[18] ^ soc_sdram_generator_addr_gen_lfsr_state[21])), (~(soc_sdram_generator_addr_gen_lfsr_state[17] ^ soc_sdram_generator_addr_gen_lfsr_state[20])), (~(soc_sdram_generator_addr_gen_lfsr_state[16] ^ soc_sdram_generator_addr_gen_lfsr_state[19])), (~(soc_sdram_generator_addr_gen_lfsr_state[15] ^ soc_sdram_generator_addr_gen_lfsr_state[18])), (~(soc_sdram_generator_addr_gen_lfsr_state[14] ^ soc_sdram_generator_addr_gen_lfsr_state[17])), (~(soc_sdram_generator_addr_gen_lfsr_state[13] ^ soc_sdram_generator_addr_gen_lfsr_state[16])), (~(soc_sdram_generator_addr_gen_lfsr_state[12] ^ soc_sdram_generator_addr_gen_lfsr_state[15])), (~(soc_sdram_generator_addr_gen_lfsr_state[11] ^ soc_sdram_generator_addr_gen_lfsr_state[14])), (~(soc_sdram_generator_addr_gen_lfsr_state[10] ^ soc_sdram_generator_addr_gen_lfsr_state[13])), (~(soc_sdram_generator_addr_gen_lfsr_state[9] ^ soc_sdram_generator_addr_gen_lfsr_state[12])), (~(soc_sdram_generator_addr_gen_lfsr_state[8] ^ soc_sdram_generator_addr_gen_lfsr_state[11])), (~(soc_sdram_generator_addr_gen_lfsr_state[7] ^ soc_sdram_generator_addr_gen_lfsr_state[10])), (~(soc_sdram_generator_addr_gen_lfsr_state[6] ^ soc_sdram_generator_addr_gen_lfsr_state[9])), (~(soc_sdram_generator_addr_gen_lfsr_state[5] ^ soc_sdram_generator_addr_gen_lfsr_state[8])), (~(soc_sdram_generator_addr_gen_lfsr_state[4] ^ soc_sdram_generator_addr_gen_lfsr_state[7])), (~(soc_sdram_generator_addr_gen_lfsr_state[3] ^ soc_sdram_generator_addr_gen_lfsr_state[6])), (~(soc_sdram_generator_addr_gen_lfsr_state[2] ^ soc_sdram_generator_addr_gen_lfsr_state[5])), (~(soc_sdram_generator_addr_gen_lfsr_state[1] ^ soc_sdram_generator_addr_gen_lfsr_state[4])), (~(soc_sdram_generator_addr_gen_lfsr_state[0] ^ soc_sdram_generator_addr_gen_lfsr_state[3])), (~((~(soc_sdram_generator_addr_gen_lfsr_state[27] ^ soc_sdram_generator_addr_gen_lfsr_state[30])) ^ soc_sdram_generator_addr_gen_lfsr_state[2])), (~((~(soc_sdram_generator_addr_gen_lfsr_state[26] ^ soc_sdram_generator_addr_gen_lfsr_state[29])) ^ soc_sdram_generator_addr_gen_lfsr_state[1])), (~((~(soc_sdram_generator_addr_gen_lfsr_state[25] ^ soc_sdram_generator_addr_gen_lfsr_state[28])) ^ soc_sdram_generator_addr_gen_lfsr_state[0]))};
assign soc_litedramnativeport0_cmd_payload_we = 1'd1;
assign soc_litedramnativeport0_cmd_payload_addr = soc_sdram_generator_sink_sink_payload_address;
assign soc_litedramnativeport0_cmd_valid = (soc_sdram_generator_fifo_sink_ready & soc_sdram_generator_sink_sink_valid);
assign soc_sdram_generator_sink_sink_ready = (soc_sdram_generator_fifo_sink_ready & soc_litedramnativeport0_cmd_ready);
assign soc_sdram_generator_fifo_sink_valid = (soc_sdram_generator_sink_sink_valid & soc_litedramnativeport0_cmd_ready);
assign soc_sdram_generator_fifo_sink_payload_data = soc_sdram_generator_sink_sink_payload_data;
assign soc_litedramnativeport0_wdata_payload_we = 64'd18446744073709551615;
assign soc_litedramnativeport0_wdata_valid = soc_sdram_generator_fifo_source_valid;
assign soc_sdram_generator_fifo_source_ready = soc_litedramnativeport0_wdata_ready;
assign soc_litedramnativeport0_wdata_payload_data = soc_sdram_generator_fifo_source_payload_data;
assign soc_sdram_generator_fifo_syncfifo_din = {soc_sdram_generator_fifo_fifo_in_last, soc_sdram_generator_fifo_fifo_in_first, soc_sdram_generator_fifo_fifo_in_payload_data};
assign {soc_sdram_generator_fifo_fifo_out_last, soc_sdram_generator_fifo_fifo_out_first, soc_sdram_generator_fifo_fifo_out_payload_data} = soc_sdram_generator_fifo_syncfifo_dout;
assign soc_sdram_generator_fifo_sink_ready = soc_sdram_generator_fifo_syncfifo_writable;
assign soc_sdram_generator_fifo_syncfifo_we = soc_sdram_generator_fifo_sink_valid;
assign soc_sdram_generator_fifo_fifo_in_first = soc_sdram_generator_fifo_sink_first;
assign soc_sdram_generator_fifo_fifo_in_last = soc_sdram_generator_fifo_sink_last;
assign soc_sdram_generator_fifo_fifo_in_payload_data = soc_sdram_generator_fifo_sink_payload_data;
assign soc_sdram_generator_fifo_source_valid = soc_sdram_generator_fifo_syncfifo_readable;
assign soc_sdram_generator_fifo_source_first = soc_sdram_generator_fifo_fifo_out_first;
assign soc_sdram_generator_fifo_source_last = soc_sdram_generator_fifo_fifo_out_last;
assign soc_sdram_generator_fifo_source_payload_data = soc_sdram_generator_fifo_fifo_out_payload_data;
assign soc_sdram_generator_fifo_syncfifo_re = soc_sdram_generator_fifo_source_ready;
always @(*) begin
    soc_sdram_generator_fifo_wrport_adr <= 4'd0;
    if (soc_sdram_generator_fifo_replace) begin
        soc_sdram_generator_fifo_wrport_adr <= (soc_sdram_generator_fifo_produce - 1'd1);
    end else begin
        soc_sdram_generator_fifo_wrport_adr <= soc_sdram_generator_fifo_produce;
    end
end
assign soc_sdram_generator_fifo_wrport_dat_w = soc_sdram_generator_fifo_syncfifo_din;
assign soc_sdram_generator_fifo_wrport_we = (soc_sdram_generator_fifo_syncfifo_we & (soc_sdram_generator_fifo_syncfifo_writable | soc_sdram_generator_fifo_replace));
assign soc_sdram_generator_fifo_do_read = (soc_sdram_generator_fifo_syncfifo_readable & soc_sdram_generator_fifo_syncfifo_re);
assign soc_sdram_generator_fifo_rdport_adr = soc_sdram_generator_fifo_consume;
assign soc_sdram_generator_fifo_syncfifo_dout = soc_sdram_generator_fifo_rdport_dat_r;
assign soc_sdram_generator_fifo_syncfifo_writable = (soc_sdram_generator_fifo_level != 5'd16);
assign soc_sdram_generator_fifo_syncfifo_readable = (soc_sdram_generator_fifo_level != 1'd0);
always @(*) begin
    soc_litedrambistgenerator_next_state <= 3'd0;
    soc_sdram_generator_data_gen_ce <= 1'd0;
    soc_sdram_generator_cmd_counter_litedrambistgenerator_next_value0 <= 27'd0;
    soc_sdram_generator_cmd_counter_litedrambistgenerator_next_value_ce0 <= 1'd0;
    soc_sdram_generator_done <= 1'd0;
    soc_sdram_generator_ticks_litedrambistgenerator_next_value1 <= 32'd0;
    soc_sdram_generator_ticks_litedrambistgenerator_next_value_ce1 <= 1'd0;
    soc_sdram_generator_addr_gen_ce <= 1'd0;
    soc_sdram_generator_run_cascade_out <= 1'd0;
    soc_sdram_generator_sink_sink_valid <= 1'd0;
    soc_litedrambistgenerator_next_state <= soc_litedrambistgenerator_state;
    case (soc_litedrambistgenerator_state)
        1'd1: begin
            if (soc_sdram_generator_run_cascade_in) begin
                soc_litedrambistgenerator_next_state <= 2'd2;
            end
        end
        2'd2: begin
            soc_sdram_generator_sink_sink_valid <= 1'd1;
            if (soc_sdram_generator_sink_sink_ready) begin
                soc_sdram_generator_run_cascade_out <= 1'd1;
                soc_sdram_generator_data_gen_ce <= 1'd1;
                soc_sdram_generator_addr_gen_ce <= 1'd1;
                soc_sdram_generator_cmd_counter_litedrambistgenerator_next_value0 <= (soc_sdram_generator_cmd_counter + 1'd1);
                soc_sdram_generator_cmd_counter_litedrambistgenerator_next_value_ce0 <= 1'd1;
                if ((soc_sdram_generator_cmd_counter == (soc_sdram_generator_length[32:6] - 1'd1))) begin
                    soc_litedrambistgenerator_next_state <= 2'd3;
                end else begin
                    if ((~soc_sdram_generator_run_cascade_in)) begin
                        soc_litedrambistgenerator_next_state <= 1'd1;
                    end
                end
            end
            soc_sdram_generator_ticks_litedrambistgenerator_next_value1 <= (soc_sdram_generator_ticks + 1'd1);
            soc_sdram_generator_ticks_litedrambistgenerator_next_value_ce1 <= 1'd1;
        end
        2'd3: begin
            if ((~soc_sdram_generator_fifo_source_valid)) begin
                soc_litedrambistgenerator_next_state <= 3'd4;
            end
        end
        3'd4: begin
            soc_sdram_generator_run_cascade_out <= 1'd1;
            soc_sdram_generator_done <= 1'd1;
        end
        default: begin
            if (soc_sdram_generator_start) begin
                soc_sdram_generator_cmd_counter_litedrambistgenerator_next_value0 <= 1'd0;
                soc_sdram_generator_cmd_counter_litedrambistgenerator_next_value_ce0 <= 1'd1;
                soc_litedrambistgenerator_next_state <= 2'd2;
            end
            soc_sdram_generator_ticks_litedrambistgenerator_next_value1 <= 1'd0;
            soc_sdram_generator_ticks_litedrambistgenerator_next_value_ce1 <= 1'd1;
        end
    endcase
end
assign soc_sdram_checker_reset = soc_sdram_checker_reset_re;
assign soc_sdram_checker_start = soc_sdram_checker_start_re;
assign soc_sdram_checker_done_status = soc_sdram_checker_done;
assign soc_sdram_checker_base = soc_sdram_checker_base_storage;
assign soc_sdram_checker_end = soc_sdram_checker_end_storage;
assign soc_sdram_checker_length = soc_sdram_checker_length_storage;
assign soc_sdram_checker_random_data = soc_sdram_checker_data;
assign soc_sdram_checker_random_addr = soc_sdram_checker_addr;
assign soc_sdram_checker_ticks_status = soc_sdram_checker_ticks;
assign soc_sdram_checker_errors_status = soc_sdram_checker_errors;
assign soc_sdram_checker_data_gen_random_enable = soc_sdram_checker_random_data;
assign soc_sdram_checker_addr_gen_random_enable = soc_sdram_checker_random_addr;
assign soc_sdram_checker_addr_mask = ((soc_sdram_checker_end - soc_sdram_checker_base) - 1'd1);
assign soc_sdram_checker_sink_sink_payload_address = (soc_sdram_checker_base[32:6] + (soc_sdram_checker_addr_gen_o & soc_sdram_checker_addr_mask));
always @(*) begin
    soc_sdram_checker_data_gen_o <= 31'd0;
    if (soc_sdram_checker_data_gen_random_enable) begin
        soc_sdram_checker_data_gen_o <= soc_sdram_checker_data_gen_lfsr_o;
    end else begin
        soc_sdram_checker_data_gen_o <= soc_sdram_checker_data_gen_count_o;
    end
end
assign soc_sdram_checker_data_gen_lfsr_o = {(~(soc_sdram_checker_data_gen_lfsr_state[27] ^ soc_sdram_checker_data_gen_lfsr_state[30])), (~(soc_sdram_checker_data_gen_lfsr_state[26] ^ soc_sdram_checker_data_gen_lfsr_state[29])), (~(soc_sdram_checker_data_gen_lfsr_state[25] ^ soc_sdram_checker_data_gen_lfsr_state[28])), (~(soc_sdram_checker_data_gen_lfsr_state[24] ^ soc_sdram_checker_data_gen_lfsr_state[27])), (~(soc_sdram_checker_data_gen_lfsr_state[23] ^ soc_sdram_checker_data_gen_lfsr_state[26])), (~(soc_sdram_checker_data_gen_lfsr_state[22] ^ soc_sdram_checker_data_gen_lfsr_state[25])), (~(soc_sdram_checker_data_gen_lfsr_state[21] ^ soc_sdram_checker_data_gen_lfsr_state[24])), (~(soc_sdram_checker_data_gen_lfsr_state[20] ^ soc_sdram_checker_data_gen_lfsr_state[23])), (~(soc_sdram_checker_data_gen_lfsr_state[19] ^ soc_sdram_checker_data_gen_lfsr_state[22])), (~(soc_sdram_checker_data_gen_lfsr_state[18] ^ soc_sdram_checker_data_gen_lfsr_state[21])), (~(soc_sdram_checker_data_gen_lfsr_state[17] ^ soc_sdram_checker_data_gen_lfsr_state[20])), (~(soc_sdram_checker_data_gen_lfsr_state[16] ^ soc_sdram_checker_data_gen_lfsr_state[19])), (~(soc_sdram_checker_data_gen_lfsr_state[15] ^ soc_sdram_checker_data_gen_lfsr_state[18])), (~(soc_sdram_checker_data_gen_lfsr_state[14] ^ soc_sdram_checker_data_gen_lfsr_state[17])), (~(soc_sdram_checker_data_gen_lfsr_state[13] ^ soc_sdram_checker_data_gen_lfsr_state[16])), (~(soc_sdram_checker_data_gen_lfsr_state[12] ^ soc_sdram_checker_data_gen_lfsr_state[15])), (~(soc_sdram_checker_data_gen_lfsr_state[11] ^ soc_sdram_checker_data_gen_lfsr_state[14])), (~(soc_sdram_checker_data_gen_lfsr_state[10] ^ soc_sdram_checker_data_gen_lfsr_state[13])), (~(soc_sdram_checker_data_gen_lfsr_state[9] ^ soc_sdram_checker_data_gen_lfsr_state[12])), (~(soc_sdram_checker_data_gen_lfsr_state[8] ^ soc_sdram_checker_data_gen_lfsr_state[11])), (~(soc_sdram_checker_data_gen_lfsr_state[7] ^ soc_sdram_checker_data_gen_lfsr_state[10])), (~(soc_sdram_checker_data_gen_lfsr_state[6] ^ soc_sdram_checker_data_gen_lfsr_state[9])), (~(soc_sdram_checker_data_gen_lfsr_state[5] ^ soc_sdram_checker_data_gen_lfsr_state[8])), (~(soc_sdram_checker_data_gen_lfsr_state[4] ^ soc_sdram_checker_data_gen_lfsr_state[7])), (~(soc_sdram_checker_data_gen_lfsr_state[3] ^ soc_sdram_checker_data_gen_lfsr_state[6])), (~(soc_sdram_checker_data_gen_lfsr_state[2] ^ soc_sdram_checker_data_gen_lfsr_state[5])), (~(soc_sdram_checker_data_gen_lfsr_state[1] ^ soc_sdram_checker_data_gen_lfsr_state[4])), (~(soc_sdram_checker_data_gen_lfsr_state[0] ^ soc_sdram_checker_data_gen_lfsr_state[3])), (~((~(soc_sdram_checker_data_gen_lfsr_state[27] ^ soc_sdram_checker_data_gen_lfsr_state[30])) ^ soc_sdram_checker_data_gen_lfsr_state[2])), (~((~(soc_sdram_checker_data_gen_lfsr_state[26] ^ soc_sdram_checker_data_gen_lfsr_state[29])) ^ soc_sdram_checker_data_gen_lfsr_state[1])), (~((~(soc_sdram_checker_data_gen_lfsr_state[25] ^ soc_sdram_checker_data_gen_lfsr_state[28])) ^ soc_sdram_checker_data_gen_lfsr_state[0]))};
always @(*) begin
    soc_sdram_checker_addr_gen_o <= 31'd0;
    if (soc_sdram_checker_addr_gen_random_enable) begin
        soc_sdram_checker_addr_gen_o <= soc_sdram_checker_addr_gen_lfsr_o;
    end else begin
        soc_sdram_checker_addr_gen_o <= soc_sdram_checker_addr_gen_count_o;
    end
end
assign soc_sdram_checker_addr_gen_lfsr_o = {(~(soc_sdram_checker_addr_gen_lfsr_state[27] ^ soc_sdram_checker_addr_gen_lfsr_state[30])), (~(soc_sdram_checker_addr_gen_lfsr_state[26] ^ soc_sdram_checker_addr_gen_lfsr_state[29])), (~(soc_sdram_checker_addr_gen_lfsr_state[25] ^ soc_sdram_checker_addr_gen_lfsr_state[28])), (~(soc_sdram_checker_addr_gen_lfsr_state[24] ^ soc_sdram_checker_addr_gen_lfsr_state[27])), (~(soc_sdram_checker_addr_gen_lfsr_state[23] ^ soc_sdram_checker_addr_gen_lfsr_state[26])), (~(soc_sdram_checker_addr_gen_lfsr_state[22] ^ soc_sdram_checker_addr_gen_lfsr_state[25])), (~(soc_sdram_checker_addr_gen_lfsr_state[21] ^ soc_sdram_checker_addr_gen_lfsr_state[24])), (~(soc_sdram_checker_addr_gen_lfsr_state[20] ^ soc_sdram_checker_addr_gen_lfsr_state[23])), (~(soc_sdram_checker_addr_gen_lfsr_state[19] ^ soc_sdram_checker_addr_gen_lfsr_state[22])), (~(soc_sdram_checker_addr_gen_lfsr_state[18] ^ soc_sdram_checker_addr_gen_lfsr_state[21])), (~(soc_sdram_checker_addr_gen_lfsr_state[17] ^ soc_sdram_checker_addr_gen_lfsr_state[20])), (~(soc_sdram_checker_addr_gen_lfsr_state[16] ^ soc_sdram_checker_addr_gen_lfsr_state[19])), (~(soc_sdram_checker_addr_gen_lfsr_state[15] ^ soc_sdram_checker_addr_gen_lfsr_state[18])), (~(soc_sdram_checker_addr_gen_lfsr_state[14] ^ soc_sdram_checker_addr_gen_lfsr_state[17])), (~(soc_sdram_checker_addr_gen_lfsr_state[13] ^ soc_sdram_checker_addr_gen_lfsr_state[16])), (~(soc_sdram_checker_addr_gen_lfsr_state[12] ^ soc_sdram_checker_addr_gen_lfsr_state[15])), (~(soc_sdram_checker_addr_gen_lfsr_state[11] ^ soc_sdram_checker_addr_gen_lfsr_state[14])), (~(soc_sdram_checker_addr_gen_lfsr_state[10] ^ soc_sdram_checker_addr_gen_lfsr_state[13])), (~(soc_sdram_checker_addr_gen_lfsr_state[9] ^ soc_sdram_checker_addr_gen_lfsr_state[12])), (~(soc_sdram_checker_addr_gen_lfsr_state[8] ^ soc_sdram_checker_addr_gen_lfsr_state[11])), (~(soc_sdram_checker_addr_gen_lfsr_state[7] ^ soc_sdram_checker_addr_gen_lfsr_state[10])), (~(soc_sdram_checker_addr_gen_lfsr_state[6] ^ soc_sdram_checker_addr_gen_lfsr_state[9])), (~(soc_sdram_checker_addr_gen_lfsr_state[5] ^ soc_sdram_checker_addr_gen_lfsr_state[8])), (~(soc_sdram_checker_addr_gen_lfsr_state[4] ^ soc_sdram_checker_addr_gen_lfsr_state[7])), (~(soc_sdram_checker_addr_gen_lfsr_state[3] ^ soc_sdram_checker_addr_gen_lfsr_state[6])), (~(soc_sdram_checker_addr_gen_lfsr_state[2] ^ soc_sdram_checker_addr_gen_lfsr_state[5])), (~(soc_sdram_checker_addr_gen_lfsr_state[1] ^ soc_sdram_checker_addr_gen_lfsr_state[4])), (~(soc_sdram_checker_addr_gen_lfsr_state[0] ^ soc_sdram_checker_addr_gen_lfsr_state[3])), (~((~(soc_sdram_checker_addr_gen_lfsr_state[27] ^ soc_sdram_checker_addr_gen_lfsr_state[30])) ^ soc_sdram_checker_addr_gen_lfsr_state[2])), (~((~(soc_sdram_checker_addr_gen_lfsr_state[26] ^ soc_sdram_checker_addr_gen_lfsr_state[29])) ^ soc_sdram_checker_addr_gen_lfsr_state[1])), (~((~(soc_sdram_checker_addr_gen_lfsr_state[25] ^ soc_sdram_checker_addr_gen_lfsr_state[28])) ^ soc_sdram_checker_addr_gen_lfsr_state[0]))};
assign soc_litedramnativeport1_cmd_payload_we = 1'd0;
assign soc_litedramnativeport1_cmd_payload_addr = soc_sdram_checker_sink_sink_payload_address;
assign soc_litedramnativeport1_cmd_valid = ((soc_sdram_checker_enable & soc_sdram_checker_sink_sink_valid) & soc_sdram_checker_request_enable);
assign soc_sdram_checker_sink_sink_ready = ((soc_sdram_checker_enable & soc_litedramnativeport1_cmd_ready) & soc_sdram_checker_request_enable);
assign soc_sdram_checker_request_issued = (soc_litedramnativeport1_cmd_valid & soc_litedramnativeport1_cmd_ready);
assign soc_sdram_checker_request_enable = (soc_sdram_checker_rsv_level != 5'd16);
assign soc_sdram_checker_fifo_sink_valid = soc_litedramnativeport1_rdata_valid;
assign soc_litedramnativeport1_rdata_ready = soc_sdram_checker_fifo_sink_ready;
assign soc_sdram_checker_fifo_sink_first = soc_litedramnativeport1_rdata_first;
assign soc_sdram_checker_fifo_sink_last = soc_litedramnativeport1_rdata_last;
assign soc_sdram_checker_fifo_sink_payload_data = soc_litedramnativeport1_rdata_payload_data;
assign soc_sdram_checker_source_source_valid = soc_sdram_checker_fifo_source_valid;
assign soc_sdram_checker_source_source_first = soc_sdram_checker_fifo_source_first;
assign soc_sdram_checker_source_source_last = soc_sdram_checker_fifo_source_last;
assign soc_sdram_checker_source_source_payload_data = soc_sdram_checker_fifo_source_payload_data;
assign soc_sdram_checker_fifo_source_ready = (soc_sdram_checker_source_source_ready | (~soc_sdram_checker_enable));
assign soc_sdram_checker_data_dequeued = (soc_sdram_checker_fifo_source_valid & soc_sdram_checker_fifo_source_ready);
assign soc_sdram_checker_fifo_syncfifo_din = {soc_sdram_checker_fifo_fifo_in_last, soc_sdram_checker_fifo_fifo_in_first, soc_sdram_checker_fifo_fifo_in_payload_data};
assign {soc_sdram_checker_fifo_fifo_out_last, soc_sdram_checker_fifo_fifo_out_first, soc_sdram_checker_fifo_fifo_out_payload_data} = soc_sdram_checker_fifo_syncfifo_dout;
assign soc_sdram_checker_fifo_sink_ready = soc_sdram_checker_fifo_syncfifo_writable;
assign soc_sdram_checker_fifo_syncfifo_we = soc_sdram_checker_fifo_sink_valid;
assign soc_sdram_checker_fifo_fifo_in_first = soc_sdram_checker_fifo_sink_first;
assign soc_sdram_checker_fifo_fifo_in_last = soc_sdram_checker_fifo_sink_last;
assign soc_sdram_checker_fifo_fifo_in_payload_data = soc_sdram_checker_fifo_sink_payload_data;
assign soc_sdram_checker_fifo_source_valid = soc_sdram_checker_fifo_syncfifo_readable;
assign soc_sdram_checker_fifo_source_first = soc_sdram_checker_fifo_fifo_out_first;
assign soc_sdram_checker_fifo_source_last = soc_sdram_checker_fifo_fifo_out_last;
assign soc_sdram_checker_fifo_source_payload_data = soc_sdram_checker_fifo_fifo_out_payload_data;
assign soc_sdram_checker_fifo_syncfifo_re = soc_sdram_checker_fifo_source_ready;
always @(*) begin
    soc_sdram_checker_fifo_wrport_adr <= 4'd0;
    if (soc_sdram_checker_fifo_replace) begin
        soc_sdram_checker_fifo_wrport_adr <= (soc_sdram_checker_fifo_produce - 1'd1);
    end else begin
        soc_sdram_checker_fifo_wrport_adr <= soc_sdram_checker_fifo_produce;
    end
end
assign soc_sdram_checker_fifo_wrport_dat_w = soc_sdram_checker_fifo_syncfifo_din;
assign soc_sdram_checker_fifo_wrport_we = (soc_sdram_checker_fifo_syncfifo_we & (soc_sdram_checker_fifo_syncfifo_writable | soc_sdram_checker_fifo_replace));
assign soc_sdram_checker_fifo_do_read = (soc_sdram_checker_fifo_syncfifo_readable & soc_sdram_checker_fifo_syncfifo_re);
assign soc_sdram_checker_fifo_rdport_adr = soc_sdram_checker_fifo_consume;
assign soc_sdram_checker_fifo_syncfifo_dout = soc_sdram_checker_fifo_rdport_dat_r;
assign soc_sdram_checker_fifo_syncfifo_writable = (soc_sdram_checker_fifo_level != 5'd16);
assign soc_sdram_checker_fifo_syncfifo_readable = (soc_sdram_checker_fifo_level != 1'd0);
always @(*) begin
    soc_fsm0_next_state0 <= 2'd0;
    soc_sdram_checker_addr_gen_ce <= 1'd0;
    soc_sdram_checker_cmd_counter_fsm0_next_value0 <= 27'd0;
    soc_sdram_checker_cmd_counter_fsm0_next_value_ce0 <= 1'd0;
    soc_sdram_checker_run_cascade_out <= 1'd0;
    soc_sdram_checker_sink_sink_valid <= 1'd0;
    soc_fsm0_next_state0 <= soc_fsm0_state0;
    case (soc_fsm0_state0)
        1'd1: begin
            if (soc_sdram_checker_run_cascade_in) begin
                soc_fsm0_next_state0 <= 2'd2;
            end
        end
        2'd2: begin
            soc_sdram_checker_sink_sink_valid <= 1'd1;
            if (soc_sdram_checker_sink_sink_ready) begin
                soc_sdram_checker_run_cascade_out <= 1'd1;
                soc_sdram_checker_addr_gen_ce <= 1'd1;
                soc_sdram_checker_cmd_counter_fsm0_next_value0 <= (soc_sdram_checker_cmd_counter + 1'd1);
                soc_sdram_checker_cmd_counter_fsm0_next_value_ce0 <= 1'd1;
                if ((soc_sdram_checker_cmd_counter == (soc_sdram_checker_length[32:6] - 1'd1))) begin
                    soc_fsm0_next_state0 <= 2'd3;
                end else begin
                    if ((~soc_sdram_checker_run_cascade_in)) begin
                        soc_fsm0_next_state0 <= 1'd1;
                    end
                end
            end
        end
        default: begin
            if (soc_sdram_checker_start) begin
                soc_sdram_checker_cmd_counter_fsm0_next_value0 <= 1'd0;
                soc_sdram_checker_cmd_counter_fsm0_next_value_ce0 <= 1'd1;
                soc_fsm0_next_state0 <= 1'd1;
            end
        end
    endcase
end
always @(*) begin
    soc_sdram_checker_data_counter_fsm1_next_value_ce0 <= 1'd0;
    soc_sdram_checker_errors_fsm1_next_value1 <= 32'd0;
    soc_sdram_checker_errors_fsm1_next_value_ce1 <= 1'd0;
    soc_sdram_checker_data_gen_ce <= 1'd0;
    soc_sdram_checker_done <= 1'd0;
    soc_sdram_checker_source_source_ready <= 1'd0;
    soc_sdram_checker_ticks_fsm1_next_value2 <= 32'd0;
    soc_sdram_checker_ticks_fsm1_next_value_ce2 <= 1'd0;
    soc_fsm1_next_state0 <= 2'd0;
    soc_sdram_checker_data_counter_fsm1_next_value0 <= 27'd0;
    soc_fsm1_next_state0 <= soc_fsm1_state0;
    case (soc_fsm1_state0)
        1'd1: begin
            soc_sdram_checker_source_source_ready <= 1'd1;
            if (soc_sdram_checker_source_source_valid) begin
                soc_sdram_checker_data_gen_ce <= 1'd1;
                soc_sdram_checker_data_counter_fsm1_next_value0 <= (soc_sdram_checker_data_counter + 1'd1);
                soc_sdram_checker_data_counter_fsm1_next_value_ce0 <= 1'd1;
                if ((soc_sdram_checker_source_source_payload_data != cases_slice_proxy[511:0])) begin
                    soc_sdram_checker_errors_fsm1_next_value1 <= (soc_sdram_checker_errors + 1'd1);
                    soc_sdram_checker_errors_fsm1_next_value_ce1 <= 1'd1;
                end
                if ((soc_sdram_checker_data_counter == (soc_sdram_checker_length[32:6] - 1'd1))) begin
                    soc_fsm1_next_state0 <= 2'd2;
                end
            end
            soc_sdram_checker_ticks_fsm1_next_value2 <= (soc_sdram_checker_ticks + 1'd1);
            soc_sdram_checker_ticks_fsm1_next_value_ce2 <= 1'd1;
        end
        2'd2: begin
            soc_sdram_checker_done <= 1'd1;
        end
        default: begin
            if (soc_sdram_checker_start) begin
                soc_sdram_checker_data_counter_fsm1_next_value0 <= 1'd0;
                soc_sdram_checker_data_counter_fsm1_next_value_ce0 <= 1'd1;
                soc_sdram_checker_errors_fsm1_next_value1 <= 1'd0;
                soc_sdram_checker_errors_fsm1_next_value_ce1 <= 1'd1;
                soc_fsm1_next_state0 <= 1'd1;
            end
            soc_sdram_checker_ticks_fsm1_next_value2 <= 1'd0;
            soc_sdram_checker_ticks_fsm1_next_value_ce2 <= 1'd1;
        end
    endcase
end
assign soc_data_port_adr = soc_wb_sdram_adr[5:4];
always @(*) begin
    soc_data_port_we <= 64'd0;
    soc_data_port_dat_w <= 512'd0;
    if (soc_write_from_slave) begin
        soc_data_port_dat_w <= soc_interface0_dat_r;
        soc_data_port_we <= {64{1'd1}};
    end else begin
        soc_data_port_dat_w <= {16{soc_wb_sdram_dat_w}};
        if ((((soc_wb_sdram_cyc & soc_wb_sdram_stb) & soc_wb_sdram_we) & soc_wb_sdram_ack)) begin
            soc_data_port_we <= {({4{(soc_wb_sdram_adr[3:0] == 4'd15)}} & soc_wb_sdram_sel), ({4{(soc_wb_sdram_adr[3:0] == 4'd14)}} & soc_wb_sdram_sel), ({4{(soc_wb_sdram_adr[3:0] == 4'd13)}} & soc_wb_sdram_sel), ({4{(soc_wb_sdram_adr[3:0] == 4'd12)}} & soc_wb_sdram_sel), ({4{(soc_wb_sdram_adr[3:0] == 4'd11)}} & soc_wb_sdram_sel), ({4{(soc_wb_sdram_adr[3:0] == 4'd10)}} & soc_wb_sdram_sel), ({4{(soc_wb_sdram_adr[3:0] == 4'd9)}} & soc_wb_sdram_sel), ({4{(soc_wb_sdram_adr[3:0] == 4'd8)}} & soc_wb_sdram_sel), ({4{(soc_wb_sdram_adr[3:0] == 3'd7)}} & soc_wb_sdram_sel), ({4{(soc_wb_sdram_adr[3:0] == 3'd6)}} & soc_wb_sdram_sel), ({4{(soc_wb_sdram_adr[3:0] == 3'd5)}} & soc_wb_sdram_sel), ({4{(soc_wb_sdram_adr[3:0] == 3'd4)}} & soc_wb_sdram_sel), ({4{(soc_wb_sdram_adr[3:0] == 2'd3)}} & soc_wb_sdram_sel), ({4{(soc_wb_sdram_adr[3:0] == 2'd2)}} & soc_wb_sdram_sel), ({4{(soc_wb_sdram_adr[3:0] == 1'd1)}} & soc_wb_sdram_sel), ({4{(soc_wb_sdram_adr[3:0] == 1'd0)}} & soc_wb_sdram_sel)};
        end
    end
end
assign soc_interface0_dat_w = soc_data_port_dat_r;
assign soc_interface0_sel = 64'd18446744073709551615;
always @(*) begin
    soc_wb_sdram_dat_r <= 32'd0;
    case (soc_adr_offset_r)
        1'd0: begin
            soc_wb_sdram_dat_r <= soc_data_port_dat_r[31:0];
        end
        1'd1: begin
            soc_wb_sdram_dat_r <= soc_data_port_dat_r[63:32];
        end
        2'd2: begin
            soc_wb_sdram_dat_r <= soc_data_port_dat_r[95:64];
        end
        2'd3: begin
            soc_wb_sdram_dat_r <= soc_data_port_dat_r[127:96];
        end
        3'd4: begin
            soc_wb_sdram_dat_r <= soc_data_port_dat_r[159:128];
        end
        3'd5: begin
            soc_wb_sdram_dat_r <= soc_data_port_dat_r[191:160];
        end
        3'd6: begin
            soc_wb_sdram_dat_r <= soc_data_port_dat_r[223:192];
        end
        3'd7: begin
            soc_wb_sdram_dat_r <= soc_data_port_dat_r[255:224];
        end
        4'd8: begin
            soc_wb_sdram_dat_r <= soc_data_port_dat_r[287:256];
        end
        4'd9: begin
            soc_wb_sdram_dat_r <= soc_data_port_dat_r[319:288];
        end
        4'd10: begin
            soc_wb_sdram_dat_r <= soc_data_port_dat_r[351:320];
        end
        4'd11: begin
            soc_wb_sdram_dat_r <= soc_data_port_dat_r[383:352];
        end
        4'd12: begin
            soc_wb_sdram_dat_r <= soc_data_port_dat_r[415:384];
        end
        4'd13: begin
            soc_wb_sdram_dat_r <= soc_data_port_dat_r[447:416];
        end
        4'd14: begin
            soc_wb_sdram_dat_r <= soc_data_port_dat_r[479:448];
        end
        default: begin
            soc_wb_sdram_dat_r <= soc_data_port_dat_r[511:480];
        end
    endcase
end
assign {soc_tag_do_dirty, soc_tag_do_tag} = soc_tag_port_dat_r;
assign soc_tag_port_dat_w = {soc_tag_di_dirty, soc_tag_di_tag};
assign soc_tag_port_adr = soc_wb_sdram_adr[5:4];
assign soc_tag_di_tag = soc_wb_sdram_adr[29:6];
assign soc_interface0_adr = {soc_tag_do_tag, soc_wb_sdram_adr[5:4]};
always @(*) begin
    soc_wb_sdram_ack <= 1'd0;
    soc_fullmemorywe_next_state <= 2'd0;
    soc_tag_di_dirty <= 1'd0;
    soc_write_from_slave <= 1'd0;
    soc_word_clr <= 1'd0;
    soc_interface0_cyc <= 1'd0;
    soc_word_inc <= 1'd0;
    soc_interface0_stb <= 1'd0;
    soc_interface0_we <= 1'd0;
    soc_tag_port_we <= 1'd0;
    soc_fullmemorywe_next_state <= soc_fullmemorywe_state;
    case (soc_fullmemorywe_state)
        1'd1: begin
            soc_word_clr <= 1'd1;
            if ((soc_tag_do_tag == soc_wb_sdram_adr[29:6])) begin
                soc_wb_sdram_ack <= 1'd1;
                if (soc_wb_sdram_we) begin
                    soc_tag_di_dirty <= 1'd1;
                    soc_tag_port_we <= 1'd1;
                end
                soc_fullmemorywe_next_state <= 1'd0;
            end else begin
                if (soc_tag_do_dirty) begin
                    soc_fullmemorywe_next_state <= 2'd2;
                end else begin
                    soc_tag_port_we <= 1'd1;
                    soc_word_clr <= 1'd1;
                    soc_fullmemorywe_next_state <= 2'd3;
                end
            end
        end
        2'd2: begin
            soc_interface0_stb <= 1'd1;
            soc_interface0_cyc <= 1'd1;
            soc_interface0_we <= 1'd1;
            if (soc_interface0_ack) begin
                soc_word_inc <= 1'd1;
                if (1'd1) begin
                    soc_tag_port_we <= 1'd1;
                    soc_word_clr <= 1'd1;
                    soc_fullmemorywe_next_state <= 2'd3;
                end
            end
        end
        2'd3: begin
            soc_interface0_stb <= 1'd1;
            soc_interface0_cyc <= 1'd1;
            soc_interface0_we <= 1'd0;
            if (soc_interface0_ack) begin
                soc_write_from_slave <= 1'd1;
                soc_word_inc <= 1'd1;
                if (1'd1) begin
                    soc_fullmemorywe_next_state <= 1'd1;
                end else begin
                    soc_fullmemorywe_next_state <= 2'd3;
                end
            end
        end
        default: begin
            if ((soc_wb_sdram_cyc & soc_wb_sdram_stb)) begin
                soc_fullmemorywe_next_state <= 1'd1;
            end
        end
    endcase
end
assign soc_port_cmd_payload_addr = (soc_interface0_adr - 25'd16777216);
assign soc_port_cmd_payload_we = soc_interface0_we;
assign soc_port_cmd_last = (~soc_interface0_we);
assign soc_port_flush = (~soc_interface0_cyc);
always @(*) begin
    soc_port_wdata_valid <= 1'd0;
    soc_port_wdata_valid <= (soc_interface0_stb & soc_interface0_we);
    if (1'd1) begin
        if ((~soc_is_ongoing)) begin
            soc_port_wdata_valid <= 1'd0;
        end
    end
end
assign soc_port_wdata_payload_data = soc_interface0_dat_w;
assign soc_port_wdata_payload_we = soc_interface0_sel;
assign soc_port_rdata_ready = 1'd1;
always @(*) begin
    soc_port_cmd_valid <= 1'd0;
    soc_aborted_litedramwishbone2native_next_value <= 1'd0;
    soc_aborted_litedramwishbone2native_next_value_ce <= 1'd0;
    soc_is_ongoing <= 1'd0;
    soc_interface0_ack <= 1'd0;
    soc_litedramwishbone2native_next_state <= 2'd0;
    soc_interface0_dat_r <= 512'd0;
    soc_litedramwishbone2native_next_state <= soc_litedramwishbone2native_state;
    case (soc_litedramwishbone2native_state)
        1'd1: begin
            soc_is_ongoing <= 1'd1;
            soc_aborted_litedramwishbone2native_next_value <= ((~soc_interface0_cyc) | soc_aborted);
            soc_aborted_litedramwishbone2native_next_value_ce <= 1'd1;
            if ((soc_port_wdata_valid & soc_port_wdata_ready)) begin
                soc_interface0_ack <= (soc_interface0_cyc & (~soc_aborted));
                soc_litedramwishbone2native_next_state <= 1'd0;
            end
        end
        2'd2: begin
            soc_aborted_litedramwishbone2native_next_value <= ((~soc_interface0_cyc) | soc_aborted);
            soc_aborted_litedramwishbone2native_next_value_ce <= 1'd1;
            if (soc_port_rdata_valid) begin
                soc_interface0_ack <= (soc_interface0_cyc & (~soc_aborted));
                soc_interface0_dat_r <= soc_port_rdata_payload_data;
                soc_litedramwishbone2native_next_state <= 1'd0;
            end
        end
        default: begin
            soc_port_cmd_valid <= (soc_interface0_cyc & soc_interface0_stb);
            if (((soc_port_cmd_valid & soc_port_cmd_ready) & soc_interface0_we)) begin
                soc_litedramwishbone2native_next_state <= 1'd1;
            end
            if (((soc_port_cmd_valid & soc_port_cmd_ready) & (~soc_interface0_we))) begin
                soc_litedramwishbone2native_next_state <= 2'd2;
            end
            soc_aborted_litedramwishbone2native_next_value <= 1'd0;
            soc_aborted_litedramwishbone2native_next_value_ce <= 1'd1;
        end
    endcase
end
always @(*) begin
    soc_serial_tx_rs232phytx_next_value1 <= 1'd0;
    soc_serial_tx_rs232phytx_next_value_ce1 <= 1'd0;
    soc_tx_enable <= 1'd0;
    soc_tx_data_rs232phytx_next_value2 <= 8'd0;
    soc_tx_data_rs232phytx_next_value_ce2 <= 1'd0;
    soc_tx_sink_ready <= 1'd0;
    soc_rs232phytx_next_state <= 1'd0;
    soc_tx_count_rs232phytx_next_value0 <= 4'd0;
    soc_tx_count_rs232phytx_next_value_ce0 <= 1'd0;
    soc_rs232phytx_next_state <= soc_rs232phytx_state;
    case (soc_rs232phytx_state)
        1'd1: begin
            soc_tx_enable <= 1'd1;
            if (soc_tx_tick) begin
                soc_serial_tx_rs232phytx_next_value1 <= soc_tx_data;
                soc_serial_tx_rs232phytx_next_value_ce1 <= 1'd1;
                soc_tx_count_rs232phytx_next_value0 <= (soc_tx_count + 1'd1);
                soc_tx_count_rs232phytx_next_value_ce0 <= 1'd1;
                soc_tx_data_rs232phytx_next_value2 <= {1'd1, soc_tx_data[7:1]};
                soc_tx_data_rs232phytx_next_value_ce2 <= 1'd1;
                if ((soc_tx_count == 4'd9)) begin
                    soc_tx_sink_ready <= 1'd1;
                    soc_rs232phytx_next_state <= 1'd0;
                end
            end
        end
        default: begin
            soc_tx_count_rs232phytx_next_value0 <= 1'd0;
            soc_tx_count_rs232phytx_next_value_ce0 <= 1'd1;
            soc_serial_tx_rs232phytx_next_value1 <= 1'd1;
            soc_serial_tx_rs232phytx_next_value_ce1 <= 1'd1;
            if (soc_tx_sink_valid) begin
                soc_serial_tx_rs232phytx_next_value1 <= 1'd0;
                soc_serial_tx_rs232phytx_next_value_ce1 <= 1'd1;
                soc_tx_data_rs232phytx_next_value2 <= soc_tx_sink_payload_data;
                soc_tx_data_rs232phytx_next_value_ce2 <= 1'd1;
                soc_rs232phytx_next_state <= 1'd1;
            end
        end
    endcase
end
always @(*) begin
    soc_rx_count_rs232phyrx_next_value_ce0 <= 1'd0;
    soc_rx_source_payload_data <= 8'd0;
    soc_rx_enable <= 1'd0;
    soc_rx_data_rs232phyrx_next_value1 <= 8'd0;
    soc_rx_data_rs232phyrx_next_value_ce1 <= 1'd0;
    soc_rx_source_valid <= 1'd0;
    soc_rs232phyrx_next_state <= 1'd0;
    soc_rx_count_rs232phyrx_next_value0 <= 4'd0;
    soc_rs232phyrx_next_state <= soc_rs232phyrx_state;
    case (soc_rs232phyrx_state)
        1'd1: begin
            soc_rx_enable <= 1'd1;
            if (soc_rx_tick) begin
                soc_rx_count_rs232phyrx_next_value0 <= (soc_rx_count + 1'd1);
                soc_rx_count_rs232phyrx_next_value_ce0 <= 1'd1;
                soc_rx_data_rs232phyrx_next_value1 <= {soc_rx_rx, soc_rx_data[7:1]};
                soc_rx_data_rs232phyrx_next_value_ce1 <= 1'd1;
                if ((soc_rx_count == 4'd9)) begin
                    soc_rx_source_valid <= (soc_rx_rx == 1'd1);
                    soc_rx_source_payload_data <= soc_rx_data;
                    soc_rs232phyrx_next_state <= 1'd0;
                end
            end
        end
        default: begin
            soc_rx_count_rs232phyrx_next_value0 <= 1'd0;
            soc_rx_count_rs232phyrx_next_value_ce0 <= 1'd1;
            if (((soc_rx_rx == 1'd0) & (soc_rx_rx_d == 1'd1))) begin
                soc_rs232phyrx_next_state <= 1'd1;
            end
        end
    endcase
end
assign soc_uartbone_rx_cdc_sink_sink_valid = soc_rx_source_valid;
assign soc_rx_source_ready = soc_uartbone_rx_cdc_sink_sink_ready;
assign soc_uartbone_rx_cdc_sink_sink_first = soc_rx_source_first;
assign soc_uartbone_rx_cdc_sink_sink_last = soc_rx_source_last;
assign soc_uartbone_rx_cdc_sink_sink_payload_data = soc_rx_source_payload_data;
assign soc_tx_sink_valid = soc_uartbone_tx_cdc_source_source_valid;
assign soc_uartbone_tx_cdc_source_source_ready = soc_tx_sink_ready;
assign soc_tx_sink_first = soc_uartbone_tx_cdc_source_source_first;
assign soc_tx_sink_last = soc_uartbone_tx_cdc_source_source_last;
assign soc_tx_sink_payload_data = soc_uartbone_tx_cdc_source_source_payload_data;
assign soc_uartbone_wait = (~soc_uartbone_is_ongoing);
assign soc_uartbone_reset = soc_uartbone_done;
assign soc_uartbone_wishbone_adr = soc_uartbone_address;
assign soc_uartbone_wishbone_dat_w = soc_uartbone_data;
assign soc_uartbone_wishbone_sel = 4'd15;
always @(*) begin
    soc_uartbone_endpoint1_payload_data <= 8'd0;
    case (soc_uartbone_data_bytes_count)
        1'd0: begin
            soc_uartbone_endpoint1_payload_data <= soc_uartbone_data[31:24];
        end
        1'd1: begin
            soc_uartbone_endpoint1_payload_data <= soc_uartbone_data[31:16];
        end
        2'd2: begin
            soc_uartbone_endpoint1_payload_data <= soc_uartbone_data[31:8];
        end
        2'd3: begin
            soc_uartbone_endpoint1_payload_data <= soc_uartbone_data[31:0];
        end
    endcase
end
assign soc_uartbone_endpoint1_last = ((soc_uartbone_data_bytes_count == 2'd3) & (soc_uartbone_words_count == (soc_uartbone_length - 1'd1)));
assign soc_uartbone_endpoint0_valid = soc_uartbone_rx_cdc_source_source_valid;
assign soc_uartbone_rx_cdc_source_source_ready = soc_uartbone_endpoint0_ready;
assign soc_uartbone_endpoint0_first = soc_uartbone_rx_cdc_source_source_first;
assign soc_uartbone_endpoint0_last = soc_uartbone_rx_cdc_source_source_last;
assign soc_uartbone_endpoint0_payload_data = soc_uartbone_rx_cdc_source_source_payload_data;
assign soc_uartbone_tx_cdc_sink_sink_valid = soc_uartbone_endpoint1_valid;
assign soc_uartbone_endpoint1_ready = soc_uartbone_tx_cdc_sink_sink_ready;
assign soc_uartbone_tx_cdc_sink_sink_first = soc_uartbone_endpoint1_first;
assign soc_uartbone_tx_cdc_sink_sink_last = soc_uartbone_endpoint1_last;
assign soc_uartbone_tx_cdc_sink_sink_payload_data = soc_uartbone_endpoint1_payload_data;
assign soc_uartbone_tx_cdc_cdc_sink_valid = soc_uartbone_tx_cdc_sink_sink_valid;
assign soc_uartbone_tx_cdc_sink_sink_ready = soc_uartbone_tx_cdc_cdc_sink_ready;
assign soc_uartbone_tx_cdc_cdc_sink_first = soc_uartbone_tx_cdc_sink_sink_first;
assign soc_uartbone_tx_cdc_cdc_sink_last = soc_uartbone_tx_cdc_sink_sink_last;
assign soc_uartbone_tx_cdc_cdc_sink_payload_data = soc_uartbone_tx_cdc_sink_sink_payload_data;
assign soc_uartbone_tx_cdc_source_source_valid = soc_uartbone_tx_cdc_cdc_source_valid;
assign soc_uartbone_tx_cdc_cdc_source_ready = soc_uartbone_tx_cdc_source_source_ready;
assign soc_uartbone_tx_cdc_source_source_first = soc_uartbone_tx_cdc_cdc_source_first;
assign soc_uartbone_tx_cdc_source_source_last = soc_uartbone_tx_cdc_cdc_source_last;
assign soc_uartbone_tx_cdc_source_source_payload_data = soc_uartbone_tx_cdc_cdc_source_payload_data;
assign soc_uartbone_tx_cdc_cdc_asyncfifo_din = {soc_uartbone_tx_cdc_cdc_fifo_in_last, soc_uartbone_tx_cdc_cdc_fifo_in_first, soc_uartbone_tx_cdc_cdc_fifo_in_payload_data};
assign {soc_uartbone_tx_cdc_cdc_fifo_out_last, soc_uartbone_tx_cdc_cdc_fifo_out_first, soc_uartbone_tx_cdc_cdc_fifo_out_payload_data} = soc_uartbone_tx_cdc_cdc_asyncfifo_dout;
assign soc_uartbone_tx_cdc_cdc_sink_ready = soc_uartbone_tx_cdc_cdc_asyncfifo_writable;
assign soc_uartbone_tx_cdc_cdc_asyncfifo_we = soc_uartbone_tx_cdc_cdc_sink_valid;
assign soc_uartbone_tx_cdc_cdc_fifo_in_first = soc_uartbone_tx_cdc_cdc_sink_first;
assign soc_uartbone_tx_cdc_cdc_fifo_in_last = soc_uartbone_tx_cdc_cdc_sink_last;
assign soc_uartbone_tx_cdc_cdc_fifo_in_payload_data = soc_uartbone_tx_cdc_cdc_sink_payload_data;
assign soc_uartbone_tx_cdc_cdc_source_valid = soc_uartbone_tx_cdc_cdc_asyncfifo_readable;
assign soc_uartbone_tx_cdc_cdc_source_first = soc_uartbone_tx_cdc_cdc_fifo_out_first;
assign soc_uartbone_tx_cdc_cdc_source_last = soc_uartbone_tx_cdc_cdc_fifo_out_last;
assign soc_uartbone_tx_cdc_cdc_source_payload_data = soc_uartbone_tx_cdc_cdc_fifo_out_payload_data;
assign soc_uartbone_tx_cdc_cdc_asyncfifo_re = soc_uartbone_tx_cdc_cdc_source_ready;
assign soc_uartbone_tx_cdc_cdc_graycounter0_ce = (soc_uartbone_tx_cdc_cdc_asyncfifo_writable & soc_uartbone_tx_cdc_cdc_asyncfifo_we);
assign soc_uartbone_tx_cdc_cdc_graycounter1_ce = (soc_uartbone_tx_cdc_cdc_asyncfifo_readable & soc_uartbone_tx_cdc_cdc_asyncfifo_re);
assign soc_uartbone_tx_cdc_cdc_asyncfifo_writable = (((soc_uartbone_tx_cdc_cdc_graycounter0_q[2] == soc_uartbone_tx_cdc_cdc_consume_wdomain[2]) | (soc_uartbone_tx_cdc_cdc_graycounter0_q[1] == soc_uartbone_tx_cdc_cdc_consume_wdomain[1])) | (soc_uartbone_tx_cdc_cdc_graycounter0_q[0] != soc_uartbone_tx_cdc_cdc_consume_wdomain[0]));
assign soc_uartbone_tx_cdc_cdc_asyncfifo_readable = (soc_uartbone_tx_cdc_cdc_graycounter1_q != soc_uartbone_tx_cdc_cdc_produce_rdomain);
assign soc_uartbone_tx_cdc_cdc_wrport_adr = soc_uartbone_tx_cdc_cdc_graycounter0_q_binary[1:0];
assign soc_uartbone_tx_cdc_cdc_wrport_dat_w = soc_uartbone_tx_cdc_cdc_asyncfifo_din;
assign soc_uartbone_tx_cdc_cdc_wrport_we = soc_uartbone_tx_cdc_cdc_graycounter0_ce;
assign soc_uartbone_tx_cdc_cdc_rdport_adr = soc_uartbone_tx_cdc_cdc_graycounter1_q_next_binary[1:0];
assign soc_uartbone_tx_cdc_cdc_asyncfifo_dout = soc_uartbone_tx_cdc_cdc_rdport_dat_r;
always @(*) begin
    soc_uartbone_tx_cdc_cdc_graycounter0_q_next_binary <= 3'd0;
    if (soc_uartbone_tx_cdc_cdc_graycounter0_ce) begin
        soc_uartbone_tx_cdc_cdc_graycounter0_q_next_binary <= (soc_uartbone_tx_cdc_cdc_graycounter0_q_binary + 1'd1);
    end else begin
        soc_uartbone_tx_cdc_cdc_graycounter0_q_next_binary <= soc_uartbone_tx_cdc_cdc_graycounter0_q_binary;
    end
end
assign soc_uartbone_tx_cdc_cdc_graycounter0_q_next = (soc_uartbone_tx_cdc_cdc_graycounter0_q_next_binary ^ soc_uartbone_tx_cdc_cdc_graycounter0_q_next_binary[2:1]);
always @(*) begin
    soc_uartbone_tx_cdc_cdc_graycounter1_q_next_binary <= 3'd0;
    if (soc_uartbone_tx_cdc_cdc_graycounter1_ce) begin
        soc_uartbone_tx_cdc_cdc_graycounter1_q_next_binary <= (soc_uartbone_tx_cdc_cdc_graycounter1_q_binary + 1'd1);
    end else begin
        soc_uartbone_tx_cdc_cdc_graycounter1_q_next_binary <= soc_uartbone_tx_cdc_cdc_graycounter1_q_binary;
    end
end
assign soc_uartbone_tx_cdc_cdc_graycounter1_q_next = (soc_uartbone_tx_cdc_cdc_graycounter1_q_next_binary ^ soc_uartbone_tx_cdc_cdc_graycounter1_q_next_binary[2:1]);
assign soc_uartbone_rx_cdc_cdc_sink_valid = soc_uartbone_rx_cdc_sink_sink_valid;
assign soc_uartbone_rx_cdc_sink_sink_ready = soc_uartbone_rx_cdc_cdc_sink_ready;
assign soc_uartbone_rx_cdc_cdc_sink_first = soc_uartbone_rx_cdc_sink_sink_first;
assign soc_uartbone_rx_cdc_cdc_sink_last = soc_uartbone_rx_cdc_sink_sink_last;
assign soc_uartbone_rx_cdc_cdc_sink_payload_data = soc_uartbone_rx_cdc_sink_sink_payload_data;
assign soc_uartbone_rx_cdc_source_source_valid = soc_uartbone_rx_cdc_cdc_source_valid;
assign soc_uartbone_rx_cdc_cdc_source_ready = soc_uartbone_rx_cdc_source_source_ready;
assign soc_uartbone_rx_cdc_source_source_first = soc_uartbone_rx_cdc_cdc_source_first;
assign soc_uartbone_rx_cdc_source_source_last = soc_uartbone_rx_cdc_cdc_source_last;
assign soc_uartbone_rx_cdc_source_source_payload_data = soc_uartbone_rx_cdc_cdc_source_payload_data;
assign soc_uartbone_rx_cdc_cdc_asyncfifo_din = {soc_uartbone_rx_cdc_cdc_fifo_in_last, soc_uartbone_rx_cdc_cdc_fifo_in_first, soc_uartbone_rx_cdc_cdc_fifo_in_payload_data};
assign {soc_uartbone_rx_cdc_cdc_fifo_out_last, soc_uartbone_rx_cdc_cdc_fifo_out_first, soc_uartbone_rx_cdc_cdc_fifo_out_payload_data} = soc_uartbone_rx_cdc_cdc_asyncfifo_dout;
assign soc_uartbone_rx_cdc_cdc_sink_ready = soc_uartbone_rx_cdc_cdc_asyncfifo_writable;
assign soc_uartbone_rx_cdc_cdc_asyncfifo_we = soc_uartbone_rx_cdc_cdc_sink_valid;
assign soc_uartbone_rx_cdc_cdc_fifo_in_first = soc_uartbone_rx_cdc_cdc_sink_first;
assign soc_uartbone_rx_cdc_cdc_fifo_in_last = soc_uartbone_rx_cdc_cdc_sink_last;
assign soc_uartbone_rx_cdc_cdc_fifo_in_payload_data = soc_uartbone_rx_cdc_cdc_sink_payload_data;
assign soc_uartbone_rx_cdc_cdc_source_valid = soc_uartbone_rx_cdc_cdc_asyncfifo_readable;
assign soc_uartbone_rx_cdc_cdc_source_first = soc_uartbone_rx_cdc_cdc_fifo_out_first;
assign soc_uartbone_rx_cdc_cdc_source_last = soc_uartbone_rx_cdc_cdc_fifo_out_last;
assign soc_uartbone_rx_cdc_cdc_source_payload_data = soc_uartbone_rx_cdc_cdc_fifo_out_payload_data;
assign soc_uartbone_rx_cdc_cdc_asyncfifo_re = soc_uartbone_rx_cdc_cdc_source_ready;
assign soc_uartbone_rx_cdc_cdc_graycounter0_ce = (soc_uartbone_rx_cdc_cdc_asyncfifo_writable & soc_uartbone_rx_cdc_cdc_asyncfifo_we);
assign soc_uartbone_rx_cdc_cdc_graycounter1_ce = (soc_uartbone_rx_cdc_cdc_asyncfifo_readable & soc_uartbone_rx_cdc_cdc_asyncfifo_re);
assign soc_uartbone_rx_cdc_cdc_asyncfifo_writable = (((soc_uartbone_rx_cdc_cdc_graycounter0_q[2] == soc_uartbone_rx_cdc_cdc_consume_wdomain[2]) | (soc_uartbone_rx_cdc_cdc_graycounter0_q[1] == soc_uartbone_rx_cdc_cdc_consume_wdomain[1])) | (soc_uartbone_rx_cdc_cdc_graycounter0_q[0] != soc_uartbone_rx_cdc_cdc_consume_wdomain[0]));
assign soc_uartbone_rx_cdc_cdc_asyncfifo_readable = (soc_uartbone_rx_cdc_cdc_graycounter1_q != soc_uartbone_rx_cdc_cdc_produce_rdomain);
assign soc_uartbone_rx_cdc_cdc_wrport_adr = soc_uartbone_rx_cdc_cdc_graycounter0_q_binary[1:0];
assign soc_uartbone_rx_cdc_cdc_wrport_dat_w = soc_uartbone_rx_cdc_cdc_asyncfifo_din;
assign soc_uartbone_rx_cdc_cdc_wrport_we = soc_uartbone_rx_cdc_cdc_graycounter0_ce;
assign soc_uartbone_rx_cdc_cdc_rdport_adr = soc_uartbone_rx_cdc_cdc_graycounter1_q_next_binary[1:0];
assign soc_uartbone_rx_cdc_cdc_asyncfifo_dout = soc_uartbone_rx_cdc_cdc_rdport_dat_r;
always @(*) begin
    soc_uartbone_rx_cdc_cdc_graycounter0_q_next_binary <= 3'd0;
    if (soc_uartbone_rx_cdc_cdc_graycounter0_ce) begin
        soc_uartbone_rx_cdc_cdc_graycounter0_q_next_binary <= (soc_uartbone_rx_cdc_cdc_graycounter0_q_binary + 1'd1);
    end else begin
        soc_uartbone_rx_cdc_cdc_graycounter0_q_next_binary <= soc_uartbone_rx_cdc_cdc_graycounter0_q_binary;
    end
end
assign soc_uartbone_rx_cdc_cdc_graycounter0_q_next = (soc_uartbone_rx_cdc_cdc_graycounter0_q_next_binary ^ soc_uartbone_rx_cdc_cdc_graycounter0_q_next_binary[2:1]);
always @(*) begin
    soc_uartbone_rx_cdc_cdc_graycounter1_q_next_binary <= 3'd0;
    if (soc_uartbone_rx_cdc_cdc_graycounter1_ce) begin
        soc_uartbone_rx_cdc_cdc_graycounter1_q_next_binary <= (soc_uartbone_rx_cdc_cdc_graycounter1_q_binary + 1'd1);
    end else begin
        soc_uartbone_rx_cdc_cdc_graycounter1_q_next_binary <= soc_uartbone_rx_cdc_cdc_graycounter1_q_binary;
    end
end
assign soc_uartbone_rx_cdc_cdc_graycounter1_q_next = (soc_uartbone_rx_cdc_cdc_graycounter1_q_next_binary ^ soc_uartbone_rx_cdc_cdc_graycounter1_q_next_binary[2:1]);
always @(*) begin
    soc_uartbone_addr_bytes_count_uartbone_next_value1 <= 2'd0;
    soc_uartbone_addr_bytes_count_uartbone_next_value_ce1 <= 1'd0;
    soc_uartbone_words_count_uartbone_next_value2 <= 8'd0;
    soc_uartbone_words_count_uartbone_next_value_ce2 <= 1'd0;
    soc_uartbone_cmd_uartbone_next_value3 <= 8'd0;
    soc_uartbone_wishbone_cyc <= 1'd0;
    soc_uartbone_cmd_uartbone_next_value_ce3 <= 1'd0;
    soc_uartbone_wishbone_stb <= 1'd0;
    soc_uartbone_length_uartbone_next_value4 <= 8'd0;
    soc_uartbone_wishbone_we <= 1'd0;
    soc_uartbone_length_uartbone_next_value_ce4 <= 1'd0;
    soc_uartbone_address_uartbone_next_value5 <= 32'd0;
    soc_uartbone_address_uartbone_next_value_ce5 <= 1'd0;
    soc_uartbone_incr_uartbone_next_value6 <= 1'd0;
    soc_uartbone_incr_uartbone_next_value_ce6 <= 1'd0;
    soc_uartbone_data_uartbone_next_value7 <= 32'd0;
    soc_uartbone_data_uartbone_next_value_ce7 <= 1'd0;
    soc_uartbone_endpoint0_ready <= 1'd0;
    soc_uartbone_next_state <= 3'd0;
    soc_uartbone_data_bytes_count_uartbone_next_value0 <= 2'd0;
    soc_uartbone_endpoint1_valid <= 1'd0;
    soc_uartbone_data_bytes_count_uartbone_next_value_ce0 <= 1'd0;
    soc_uartbone_is_ongoing <= 1'd0;
    soc_uartbone_next_state <= soc_uartbone_state;
    case (soc_uartbone_state)
        1'd1: begin
            soc_uartbone_endpoint0_ready <= 1'd1;
            if (soc_uartbone_endpoint0_valid) begin
                soc_uartbone_length_uartbone_next_value4 <= soc_uartbone_endpoint0_payload_data;
                soc_uartbone_length_uartbone_next_value_ce4 <= 1'd1;
                soc_uartbone_next_state <= 2'd2;
            end
        end
        2'd2: begin
            soc_uartbone_endpoint0_ready <= 1'd1;
            if (soc_uartbone_endpoint0_valid) begin
                soc_uartbone_address_uartbone_next_value5 <= {soc_uartbone_address, soc_uartbone_endpoint0_payload_data};
                soc_uartbone_address_uartbone_next_value_ce5 <= 1'd1;
                soc_uartbone_addr_bytes_count_uartbone_next_value1 <= (soc_uartbone_addr_bytes_count + 1'd1);
                soc_uartbone_addr_bytes_count_uartbone_next_value_ce1 <= 1'd1;
                if ((soc_uartbone_addr_bytes_count == 2'd3)) begin
                    if (((soc_uartbone_cmd == 1'd1) | (soc_uartbone_cmd == 2'd3))) begin
                        soc_uartbone_incr_uartbone_next_value6 <= (soc_uartbone_cmd == 1'd1);
                        soc_uartbone_incr_uartbone_next_value_ce6 <= 1'd1;
                        soc_uartbone_next_state <= 2'd3;
                    end else begin
                        if (((soc_uartbone_cmd == 2'd2) | (soc_uartbone_cmd == 3'd4))) begin
                            soc_uartbone_incr_uartbone_next_value6 <= (soc_uartbone_cmd == 2'd2);
                            soc_uartbone_incr_uartbone_next_value_ce6 <= 1'd1;
                            soc_uartbone_next_state <= 3'd5;
                        end else begin
                            soc_uartbone_next_state <= 1'd0;
                        end
                    end
                end
            end
        end
        2'd3: begin
            soc_uartbone_endpoint0_ready <= 1'd1;
            if (soc_uartbone_endpoint0_valid) begin
                soc_uartbone_data_uartbone_next_value7 <= {soc_uartbone_data, soc_uartbone_endpoint0_payload_data};
                soc_uartbone_data_uartbone_next_value_ce7 <= 1'd1;
                soc_uartbone_data_bytes_count_uartbone_next_value0 <= (soc_uartbone_data_bytes_count + 1'd1);
                soc_uartbone_data_bytes_count_uartbone_next_value_ce0 <= 1'd1;
                if ((soc_uartbone_data_bytes_count == 2'd3)) begin
                    soc_uartbone_next_state <= 3'd4;
                end
            end
        end
        3'd4: begin
            soc_uartbone_endpoint0_ready <= 1'd0;
            soc_uartbone_wishbone_stb <= 1'd1;
            soc_uartbone_wishbone_we <= 1'd1;
            soc_uartbone_wishbone_cyc <= 1'd1;
            if (soc_uartbone_wishbone_ack) begin
                soc_uartbone_words_count_uartbone_next_value2 <= (soc_uartbone_words_count + 1'd1);
                soc_uartbone_words_count_uartbone_next_value_ce2 <= 1'd1;
                soc_uartbone_address_uartbone_next_value5 <= (soc_uartbone_address + soc_uartbone_incr);
                soc_uartbone_address_uartbone_next_value_ce5 <= 1'd1;
                if ((soc_uartbone_words_count == (soc_uartbone_length - 1'd1))) begin
                    soc_uartbone_next_state <= 1'd0;
                end else begin
                    soc_uartbone_next_state <= 2'd3;
                end
            end
        end
        3'd5: begin
            soc_uartbone_endpoint0_ready <= 1'd0;
            soc_uartbone_wishbone_stb <= 1'd1;
            soc_uartbone_wishbone_we <= 1'd0;
            soc_uartbone_wishbone_cyc <= 1'd1;
            if (soc_uartbone_wishbone_ack) begin
                soc_uartbone_data_uartbone_next_value7 <= soc_uartbone_wishbone_dat_r;
                soc_uartbone_data_uartbone_next_value_ce7 <= 1'd1;
                soc_uartbone_next_state <= 3'd6;
            end
        end
        3'd6: begin
            soc_uartbone_endpoint0_ready <= 1'd0;
            soc_uartbone_endpoint1_valid <= 1'd1;
            if (soc_uartbone_endpoint1_ready) begin
                soc_uartbone_data_bytes_count_uartbone_next_value0 <= (soc_uartbone_data_bytes_count + 1'd1);
                soc_uartbone_data_bytes_count_uartbone_next_value_ce0 <= 1'd1;
                if ((soc_uartbone_data_bytes_count == 2'd3)) begin
                    soc_uartbone_words_count_uartbone_next_value2 <= (soc_uartbone_words_count + 1'd1);
                    soc_uartbone_words_count_uartbone_next_value_ce2 <= 1'd1;
                    soc_uartbone_address_uartbone_next_value5 <= (soc_uartbone_address + soc_uartbone_incr);
                    soc_uartbone_address_uartbone_next_value_ce5 <= 1'd1;
                    if ((soc_uartbone_words_count == (soc_uartbone_length - 1'd1))) begin
                        soc_uartbone_next_state <= 1'd0;
                    end else begin
                        soc_uartbone_next_state <= 3'd5;
                    end
                end
            end
        end
        default: begin
            soc_uartbone_is_ongoing <= 1'd1;
            soc_uartbone_endpoint0_ready <= 1'd1;
            soc_uartbone_data_bytes_count_uartbone_next_value0 <= 1'd0;
            soc_uartbone_data_bytes_count_uartbone_next_value_ce0 <= 1'd1;
            soc_uartbone_addr_bytes_count_uartbone_next_value1 <= 1'd0;
            soc_uartbone_addr_bytes_count_uartbone_next_value_ce1 <= 1'd1;
            soc_uartbone_words_count_uartbone_next_value2 <= 1'd0;
            soc_uartbone_words_count_uartbone_next_value_ce2 <= 1'd1;
            if (soc_uartbone_endpoint0_valid) begin
                soc_uartbone_cmd_uartbone_next_value3 <= soc_uartbone_endpoint0_payload_data;
                soc_uartbone_cmd_uartbone_next_value_ce3 <= 1'd1;
                soc_uartbone_next_state <= 1'd1;
            end
        end
    endcase
end
assign soc_uartbone_done = (soc_uartbone_count == 1'd0);
assign litedramcrossbar_cmd_payload_we = 1'd0;
assign litedramcrossbar_cmd_payload_addr = rowhammer_dma_sink_sink_payload_address;
assign litedramcrossbar_cmd_valid = ((rowhammer_dma_enable & rowhammer_dma_sink_sink_valid) & rowhammer_dma_request_enable);
assign rowhammer_dma_sink_sink_ready = ((rowhammer_dma_enable & litedramcrossbar_cmd_ready) & rowhammer_dma_request_enable);
assign rowhammer_dma_request_issued = (litedramcrossbar_cmd_valid & litedramcrossbar_cmd_ready);
assign rowhammer_dma_request_enable = (rowhammer_dma_rsv_level != 5'd16);
assign rowhammer_dma_fifo_sink_valid = litedramcrossbar_rdata_valid;
assign litedramcrossbar_rdata_ready = rowhammer_dma_fifo_sink_ready;
assign rowhammer_dma_fifo_sink_first = litedramcrossbar_rdata_first;
assign rowhammer_dma_fifo_sink_last = litedramcrossbar_rdata_last;
assign rowhammer_dma_fifo_sink_payload_data = litedramcrossbar_rdata_payload_data;
assign rowhammer_dma_source_source_valid = rowhammer_dma_fifo_source_valid;
assign rowhammer_dma_source_source_first = rowhammer_dma_fifo_source_first;
assign rowhammer_dma_source_source_last = rowhammer_dma_fifo_source_last;
assign rowhammer_dma_source_source_payload_data = rowhammer_dma_fifo_source_payload_data;
assign rowhammer_dma_fifo_source_ready = (rowhammer_dma_source_source_ready | (~rowhammer_dma_enable));
assign rowhammer_dma_data_dequeued = (rowhammer_dma_fifo_source_valid & rowhammer_dma_fifo_source_ready);
assign rowhammer_dma_fifo_syncfifo_din = {rowhammer_dma_fifo_fifo_in_last, rowhammer_dma_fifo_fifo_in_first, rowhammer_dma_fifo_fifo_in_payload_data};
assign {rowhammer_dma_fifo_fifo_out_last, rowhammer_dma_fifo_fifo_out_first, rowhammer_dma_fifo_fifo_out_payload_data} = rowhammer_dma_fifo_syncfifo_dout;
assign rowhammer_dma_fifo_sink_ready = rowhammer_dma_fifo_syncfifo_writable;
assign rowhammer_dma_fifo_syncfifo_we = rowhammer_dma_fifo_sink_valid;
assign rowhammer_dma_fifo_fifo_in_first = rowhammer_dma_fifo_sink_first;
assign rowhammer_dma_fifo_fifo_in_last = rowhammer_dma_fifo_sink_last;
assign rowhammer_dma_fifo_fifo_in_payload_data = rowhammer_dma_fifo_sink_payload_data;
assign rowhammer_dma_fifo_source_valid = rowhammer_dma_fifo_syncfifo_readable;
assign rowhammer_dma_fifo_source_first = rowhammer_dma_fifo_fifo_out_first;
assign rowhammer_dma_fifo_source_last = rowhammer_dma_fifo_fifo_out_last;
assign rowhammer_dma_fifo_source_payload_data = rowhammer_dma_fifo_fifo_out_payload_data;
assign rowhammer_dma_fifo_syncfifo_re = rowhammer_dma_fifo_source_ready;
always @(*) begin
    rowhammer_dma_fifo_wrport_adr <= 4'd0;
    if (rowhammer_dma_fifo_replace) begin
        rowhammer_dma_fifo_wrport_adr <= (rowhammer_dma_fifo_produce - 1'd1);
    end else begin
        rowhammer_dma_fifo_wrport_adr <= rowhammer_dma_fifo_produce;
    end
end
assign rowhammer_dma_fifo_wrport_dat_w = rowhammer_dma_fifo_syncfifo_din;
assign rowhammer_dma_fifo_wrport_we = (rowhammer_dma_fifo_syncfifo_we & (rowhammer_dma_fifo_syncfifo_writable | rowhammer_dma_fifo_replace));
assign rowhammer_dma_fifo_do_read = (rowhammer_dma_fifo_syncfifo_readable & rowhammer_dma_fifo_syncfifo_re);
assign rowhammer_dma_fifo_rdport_adr = rowhammer_dma_fifo_consume;
assign rowhammer_dma_fifo_syncfifo_dout = rowhammer_dma_fifo_rdport_dat_r;
assign rowhammer_dma_fifo_syncfifo_writable = (rowhammer_dma_fifo_level != 5'd16);
assign rowhammer_dma_fifo_syncfifo_readable = (rowhammer_dma_fifo_level != 1'd0);
assign rowhammer_count_status = rowhammer_counter;
always @(*) begin
    rowhammer_address <= 27'd0;
    case (rowhammer_counter[0])
        1'd0: begin
            rowhammer_address <= rowhammer_address1_storage;
        end
        1'd1: begin
            rowhammer_address <= rowhammer_address2_storage;
        end
    endcase
end
assign rowhammer_dma_sink_sink_payload_address = rowhammer_address;
assign rowhammer_dma_sink_sink_valid = rowhammer_enabled_storage;
assign rowhammer_dma_source_source_ready = 1'd1;
assign soc_interface1_cyc = soc_interface0_ram_bus_cyc;
assign soc_interface1_stb = soc_interface0_ram_bus_stb;
assign soc_interface0_ram_bus_ack = soc_interface1_ack;
assign soc_interface1_we = soc_interface0_ram_bus_we;
assign soc_interface1_cti = soc_interface0_ram_bus_cti;
assign soc_interface1_bte = soc_interface0_ram_bus_bte;
assign soc_interface0_ram_bus_err = soc_interface1_err;
always @(*) begin
    soc_interface1_adr <= 30'd0;
    soc_interface1_dat_w <= 512'd0;
    soc_interface0_ram_bus_dat_r <= 32'd0;
    soc_interface1_sel <= 64'd0;
    case (soc_interface0_ram_bus_adr[3:0])
        1'd0: begin
            soc_interface1_adr <= soc_interface0_ram_bus_adr[29:4];
            soc_interface1_sel[3:0] <= soc_interface0_ram_bus_sel;
            soc_interface1_dat_w[31:0] <= soc_interface0_ram_bus_dat_w;
            soc_interface0_ram_bus_dat_r <= soc_interface1_dat_r[31:0];
        end
        1'd1: begin
            soc_interface1_adr <= soc_interface0_ram_bus_adr[29:4];
            soc_interface1_sel[7:4] <= soc_interface0_ram_bus_sel;
            soc_interface1_dat_w[63:32] <= soc_interface0_ram_bus_dat_w;
            soc_interface0_ram_bus_dat_r <= soc_interface1_dat_r[63:32];
        end
        2'd2: begin
            soc_interface1_adr <= soc_interface0_ram_bus_adr[29:4];
            soc_interface1_sel[11:8] <= soc_interface0_ram_bus_sel;
            soc_interface1_dat_w[95:64] <= soc_interface0_ram_bus_dat_w;
            soc_interface0_ram_bus_dat_r <= soc_interface1_dat_r[95:64];
        end
        2'd3: begin
            soc_interface1_adr <= soc_interface0_ram_bus_adr[29:4];
            soc_interface1_sel[15:12] <= soc_interface0_ram_bus_sel;
            soc_interface1_dat_w[127:96] <= soc_interface0_ram_bus_dat_w;
            soc_interface0_ram_bus_dat_r <= soc_interface1_dat_r[127:96];
        end
        3'd4: begin
            soc_interface1_adr <= soc_interface0_ram_bus_adr[29:4];
            soc_interface1_sel[19:16] <= soc_interface0_ram_bus_sel;
            soc_interface1_dat_w[159:128] <= soc_interface0_ram_bus_dat_w;
            soc_interface0_ram_bus_dat_r <= soc_interface1_dat_r[159:128];
        end
        3'd5: begin
            soc_interface1_adr <= soc_interface0_ram_bus_adr[29:4];
            soc_interface1_sel[23:20] <= soc_interface0_ram_bus_sel;
            soc_interface1_dat_w[191:160] <= soc_interface0_ram_bus_dat_w;
            soc_interface0_ram_bus_dat_r <= soc_interface1_dat_r[191:160];
        end
        3'd6: begin
            soc_interface1_adr <= soc_interface0_ram_bus_adr[29:4];
            soc_interface1_sel[27:24] <= soc_interface0_ram_bus_sel;
            soc_interface1_dat_w[223:192] <= soc_interface0_ram_bus_dat_w;
            soc_interface0_ram_bus_dat_r <= soc_interface1_dat_r[223:192];
        end
        3'd7: begin
            soc_interface1_adr <= soc_interface0_ram_bus_adr[29:4];
            soc_interface1_sel[31:28] <= soc_interface0_ram_bus_sel;
            soc_interface1_dat_w[255:224] <= soc_interface0_ram_bus_dat_w;
            soc_interface0_ram_bus_dat_r <= soc_interface1_dat_r[255:224];
        end
        4'd8: begin
            soc_interface1_adr <= soc_interface0_ram_bus_adr[29:4];
            soc_interface1_sel[35:32] <= soc_interface0_ram_bus_sel;
            soc_interface1_dat_w[287:256] <= soc_interface0_ram_bus_dat_w;
            soc_interface0_ram_bus_dat_r <= soc_interface1_dat_r[287:256];
        end
        4'd9: begin
            soc_interface1_adr <= soc_interface0_ram_bus_adr[29:4];
            soc_interface1_sel[39:36] <= soc_interface0_ram_bus_sel;
            soc_interface1_dat_w[319:288] <= soc_interface0_ram_bus_dat_w;
            soc_interface0_ram_bus_dat_r <= soc_interface1_dat_r[319:288];
        end
        4'd10: begin
            soc_interface1_adr <= soc_interface0_ram_bus_adr[29:4];
            soc_interface1_sel[43:40] <= soc_interface0_ram_bus_sel;
            soc_interface1_dat_w[351:320] <= soc_interface0_ram_bus_dat_w;
            soc_interface0_ram_bus_dat_r <= soc_interface1_dat_r[351:320];
        end
        4'd11: begin
            soc_interface1_adr <= soc_interface0_ram_bus_adr[29:4];
            soc_interface1_sel[47:44] <= soc_interface0_ram_bus_sel;
            soc_interface1_dat_w[383:352] <= soc_interface0_ram_bus_dat_w;
            soc_interface0_ram_bus_dat_r <= soc_interface1_dat_r[383:352];
        end
        4'd12: begin
            soc_interface1_adr <= soc_interface0_ram_bus_adr[29:4];
            soc_interface1_sel[51:48] <= soc_interface0_ram_bus_sel;
            soc_interface1_dat_w[415:384] <= soc_interface0_ram_bus_dat_w;
            soc_interface0_ram_bus_dat_r <= soc_interface1_dat_r[415:384];
        end
        4'd13: begin
            soc_interface1_adr <= soc_interface0_ram_bus_adr[29:4];
            soc_interface1_sel[55:52] <= soc_interface0_ram_bus_sel;
            soc_interface1_dat_w[447:416] <= soc_interface0_ram_bus_dat_w;
            soc_interface0_ram_bus_dat_r <= soc_interface1_dat_r[447:416];
        end
        4'd14: begin
            soc_interface1_adr <= soc_interface0_ram_bus_adr[29:4];
            soc_interface1_sel[59:56] <= soc_interface0_ram_bus_sel;
            soc_interface1_dat_w[479:448] <= soc_interface0_ram_bus_dat_w;
            soc_interface0_ram_bus_dat_r <= soc_interface1_dat_r[479:448];
        end
        4'd15: begin
            soc_interface1_adr <= soc_interface0_ram_bus_adr[29:4];
            soc_interface1_sel[63:60] <= soc_interface0_ram_bus_sel;
            soc_interface1_dat_w[511:480] <= soc_interface0_ram_bus_dat_w;
            soc_interface0_ram_bus_dat_r <= soc_interface1_dat_r[511:480];
        end
    endcase
end
always @(*) begin
    soc_sram0_we <= 64'd0;
    soc_sram0_we[0] <= (((soc_interface1_cyc & soc_interface1_stb) & soc_interface1_we) & soc_interface1_sel[0]);
    soc_sram0_we[1] <= (((soc_interface1_cyc & soc_interface1_stb) & soc_interface1_we) & soc_interface1_sel[1]);
    soc_sram0_we[2] <= (((soc_interface1_cyc & soc_interface1_stb) & soc_interface1_we) & soc_interface1_sel[2]);
    soc_sram0_we[3] <= (((soc_interface1_cyc & soc_interface1_stb) & soc_interface1_we) & soc_interface1_sel[3]);
    soc_sram0_we[4] <= (((soc_interface1_cyc & soc_interface1_stb) & soc_interface1_we) & soc_interface1_sel[4]);
    soc_sram0_we[5] <= (((soc_interface1_cyc & soc_interface1_stb) & soc_interface1_we) & soc_interface1_sel[5]);
    soc_sram0_we[6] <= (((soc_interface1_cyc & soc_interface1_stb) & soc_interface1_we) & soc_interface1_sel[6]);
    soc_sram0_we[7] <= (((soc_interface1_cyc & soc_interface1_stb) & soc_interface1_we) & soc_interface1_sel[7]);
    soc_sram0_we[8] <= (((soc_interface1_cyc & soc_interface1_stb) & soc_interface1_we) & soc_interface1_sel[8]);
    soc_sram0_we[9] <= (((soc_interface1_cyc & soc_interface1_stb) & soc_interface1_we) & soc_interface1_sel[9]);
    soc_sram0_we[10] <= (((soc_interface1_cyc & soc_interface1_stb) & soc_interface1_we) & soc_interface1_sel[10]);
    soc_sram0_we[11] <= (((soc_interface1_cyc & soc_interface1_stb) & soc_interface1_we) & soc_interface1_sel[11]);
    soc_sram0_we[12] <= (((soc_interface1_cyc & soc_interface1_stb) & soc_interface1_we) & soc_interface1_sel[12]);
    soc_sram0_we[13] <= (((soc_interface1_cyc & soc_interface1_stb) & soc_interface1_we) & soc_interface1_sel[13]);
    soc_sram0_we[14] <= (((soc_interface1_cyc & soc_interface1_stb) & soc_interface1_we) & soc_interface1_sel[14]);
    soc_sram0_we[15] <= (((soc_interface1_cyc & soc_interface1_stb) & soc_interface1_we) & soc_interface1_sel[15]);
    soc_sram0_we[16] <= (((soc_interface1_cyc & soc_interface1_stb) & soc_interface1_we) & soc_interface1_sel[16]);
    soc_sram0_we[17] <= (((soc_interface1_cyc & soc_interface1_stb) & soc_interface1_we) & soc_interface1_sel[17]);
    soc_sram0_we[18] <= (((soc_interface1_cyc & soc_interface1_stb) & soc_interface1_we) & soc_interface1_sel[18]);
    soc_sram0_we[19] <= (((soc_interface1_cyc & soc_interface1_stb) & soc_interface1_we) & soc_interface1_sel[19]);
    soc_sram0_we[20] <= (((soc_interface1_cyc & soc_interface1_stb) & soc_interface1_we) & soc_interface1_sel[20]);
    soc_sram0_we[21] <= (((soc_interface1_cyc & soc_interface1_stb) & soc_interface1_we) & soc_interface1_sel[21]);
    soc_sram0_we[22] <= (((soc_interface1_cyc & soc_interface1_stb) & soc_interface1_we) & soc_interface1_sel[22]);
    soc_sram0_we[23] <= (((soc_interface1_cyc & soc_interface1_stb) & soc_interface1_we) & soc_interface1_sel[23]);
    soc_sram0_we[24] <= (((soc_interface1_cyc & soc_interface1_stb) & soc_interface1_we) & soc_interface1_sel[24]);
    soc_sram0_we[25] <= (((soc_interface1_cyc & soc_interface1_stb) & soc_interface1_we) & soc_interface1_sel[25]);
    soc_sram0_we[26] <= (((soc_interface1_cyc & soc_interface1_stb) & soc_interface1_we) & soc_interface1_sel[26]);
    soc_sram0_we[27] <= (((soc_interface1_cyc & soc_interface1_stb) & soc_interface1_we) & soc_interface1_sel[27]);
    soc_sram0_we[28] <= (((soc_interface1_cyc & soc_interface1_stb) & soc_interface1_we) & soc_interface1_sel[28]);
    soc_sram0_we[29] <= (((soc_interface1_cyc & soc_interface1_stb) & soc_interface1_we) & soc_interface1_sel[29]);
    soc_sram0_we[30] <= (((soc_interface1_cyc & soc_interface1_stb) & soc_interface1_we) & soc_interface1_sel[30]);
    soc_sram0_we[31] <= (((soc_interface1_cyc & soc_interface1_stb) & soc_interface1_we) & soc_interface1_sel[31]);
    soc_sram0_we[32] <= (((soc_interface1_cyc & soc_interface1_stb) & soc_interface1_we) & soc_interface1_sel[32]);
    soc_sram0_we[33] <= (((soc_interface1_cyc & soc_interface1_stb) & soc_interface1_we) & soc_interface1_sel[33]);
    soc_sram0_we[34] <= (((soc_interface1_cyc & soc_interface1_stb) & soc_interface1_we) & soc_interface1_sel[34]);
    soc_sram0_we[35] <= (((soc_interface1_cyc & soc_interface1_stb) & soc_interface1_we) & soc_interface1_sel[35]);
    soc_sram0_we[36] <= (((soc_interface1_cyc & soc_interface1_stb) & soc_interface1_we) & soc_interface1_sel[36]);
    soc_sram0_we[37] <= (((soc_interface1_cyc & soc_interface1_stb) & soc_interface1_we) & soc_interface1_sel[37]);
    soc_sram0_we[38] <= (((soc_interface1_cyc & soc_interface1_stb) & soc_interface1_we) & soc_interface1_sel[38]);
    soc_sram0_we[39] <= (((soc_interface1_cyc & soc_interface1_stb) & soc_interface1_we) & soc_interface1_sel[39]);
    soc_sram0_we[40] <= (((soc_interface1_cyc & soc_interface1_stb) & soc_interface1_we) & soc_interface1_sel[40]);
    soc_sram0_we[41] <= (((soc_interface1_cyc & soc_interface1_stb) & soc_interface1_we) & soc_interface1_sel[41]);
    soc_sram0_we[42] <= (((soc_interface1_cyc & soc_interface1_stb) & soc_interface1_we) & soc_interface1_sel[42]);
    soc_sram0_we[43] <= (((soc_interface1_cyc & soc_interface1_stb) & soc_interface1_we) & soc_interface1_sel[43]);
    soc_sram0_we[44] <= (((soc_interface1_cyc & soc_interface1_stb) & soc_interface1_we) & soc_interface1_sel[44]);
    soc_sram0_we[45] <= (((soc_interface1_cyc & soc_interface1_stb) & soc_interface1_we) & soc_interface1_sel[45]);
    soc_sram0_we[46] <= (((soc_interface1_cyc & soc_interface1_stb) & soc_interface1_we) & soc_interface1_sel[46]);
    soc_sram0_we[47] <= (((soc_interface1_cyc & soc_interface1_stb) & soc_interface1_we) & soc_interface1_sel[47]);
    soc_sram0_we[48] <= (((soc_interface1_cyc & soc_interface1_stb) & soc_interface1_we) & soc_interface1_sel[48]);
    soc_sram0_we[49] <= (((soc_interface1_cyc & soc_interface1_stb) & soc_interface1_we) & soc_interface1_sel[49]);
    soc_sram0_we[50] <= (((soc_interface1_cyc & soc_interface1_stb) & soc_interface1_we) & soc_interface1_sel[50]);
    soc_sram0_we[51] <= (((soc_interface1_cyc & soc_interface1_stb) & soc_interface1_we) & soc_interface1_sel[51]);
    soc_sram0_we[52] <= (((soc_interface1_cyc & soc_interface1_stb) & soc_interface1_we) & soc_interface1_sel[52]);
    soc_sram0_we[53] <= (((soc_interface1_cyc & soc_interface1_stb) & soc_interface1_we) & soc_interface1_sel[53]);
    soc_sram0_we[54] <= (((soc_interface1_cyc & soc_interface1_stb) & soc_interface1_we) & soc_interface1_sel[54]);
    soc_sram0_we[55] <= (((soc_interface1_cyc & soc_interface1_stb) & soc_interface1_we) & soc_interface1_sel[55]);
    soc_sram0_we[56] <= (((soc_interface1_cyc & soc_interface1_stb) & soc_interface1_we) & soc_interface1_sel[56]);
    soc_sram0_we[57] <= (((soc_interface1_cyc & soc_interface1_stb) & soc_interface1_we) & soc_interface1_sel[57]);
    soc_sram0_we[58] <= (((soc_interface1_cyc & soc_interface1_stb) & soc_interface1_we) & soc_interface1_sel[58]);
    soc_sram0_we[59] <= (((soc_interface1_cyc & soc_interface1_stb) & soc_interface1_we) & soc_interface1_sel[59]);
    soc_sram0_we[60] <= (((soc_interface1_cyc & soc_interface1_stb) & soc_interface1_we) & soc_interface1_sel[60]);
    soc_sram0_we[61] <= (((soc_interface1_cyc & soc_interface1_stb) & soc_interface1_we) & soc_interface1_sel[61]);
    soc_sram0_we[62] <= (((soc_interface1_cyc & soc_interface1_stb) & soc_interface1_we) & soc_interface1_sel[62]);
    soc_sram0_we[63] <= (((soc_interface1_cyc & soc_interface1_stb) & soc_interface1_we) & soc_interface1_sel[63]);
end
assign soc_sram0_adr = soc_interface1_adr[3:0];
assign soc_interface1_dat_r = soc_sram0_dat_r;
assign soc_sram0_dat_w = soc_interface1_dat_w;
assign soc_interface2_adr = soc_interface1_ram_bus_adr;
assign soc_interface2_dat_w = soc_interface1_ram_bus_dat_w;
assign soc_interface1_ram_bus_dat_r = soc_interface2_dat_r;
assign soc_interface2_sel = soc_interface1_ram_bus_sel;
assign soc_interface2_cyc = soc_interface1_ram_bus_cyc;
assign soc_interface2_stb = soc_interface1_ram_bus_stb;
assign soc_interface1_ram_bus_ack = soc_interface2_ack;
assign soc_interface2_we = soc_interface1_ram_bus_we;
assign soc_interface2_cti = soc_interface1_ram_bus_cti;
assign soc_interface2_bte = soc_interface1_ram_bus_bte;
assign soc_interface1_ram_bus_err = soc_interface2_err;
always @(*) begin
    soc_sram1_we <= 4'd0;
    soc_sram1_we[0] <= (((soc_interface2_cyc & soc_interface2_stb) & soc_interface2_we) & soc_interface2_sel[0]);
    soc_sram1_we[1] <= (((soc_interface2_cyc & soc_interface2_stb) & soc_interface2_we) & soc_interface2_sel[1]);
    soc_sram1_we[2] <= (((soc_interface2_cyc & soc_interface2_stb) & soc_interface2_we) & soc_interface2_sel[2]);
    soc_sram1_we[3] <= (((soc_interface2_cyc & soc_interface2_stb) & soc_interface2_we) & soc_interface2_sel[3]);
end
assign soc_sram1_adr = soc_interface2_adr[3:0];
assign soc_interface2_dat_r = soc_sram1_dat_r;
assign soc_sram1_dat_w = soc_interface2_dat_w;
assign writer_done = writer_cmd_counter;
assign writer_data_port_adr = (writer_cmd_counter & writer_data_mask);
assign writer_addr_port_adr = (writer_cmd_counter & writer_data_mask);
assign writer_sink_sink_payload_address = (writer_addr_port_dat_r + (writer_cmd_counter & writer_mem_mask));
assign writer_start = writer_start_re;
assign writer_ready_status = writer_ready;
assign writer_count = writer_count_storage;
assign writer_done_status = writer_done;
assign writer_mem_mask = writer_mem_mask_storage;
assign writer_data_mask = writer_data_mask_storage;
assign dram_wr_port_cmd_payload_we = 1'd1;
assign dram_wr_port_cmd_payload_addr = writer_sink_sink_payload_address;
assign dram_wr_port_cmd_valid = (writer_fifo_sink_ready & writer_sink_sink_valid);
assign writer_sink_sink_ready = (writer_fifo_sink_ready & dram_wr_port_cmd_ready);
assign writer_fifo_sink_valid = (writer_sink_sink_valid & dram_wr_port_cmd_ready);
assign writer_fifo_sink_payload_data = writer_sink_sink_payload_data;
assign dram_wr_port_wdata_payload_we = 64'd18446744073709551615;
assign dram_wr_port_wdata_valid = writer_fifo_source_valid;
assign writer_fifo_source_ready = dram_wr_port_wdata_ready;
assign dram_wr_port_wdata_payload_data = writer_fifo_source_payload_data;
assign writer_fifo_syncfifo_din = {writer_fifo_fifo_in_last, writer_fifo_fifo_in_first, writer_fifo_fifo_in_payload_data};
assign {writer_fifo_fifo_out_last, writer_fifo_fifo_out_first, writer_fifo_fifo_out_payload_data} = writer_fifo_syncfifo_dout;
assign writer_fifo_sink_ready = writer_fifo_syncfifo_writable;
assign writer_fifo_syncfifo_we = writer_fifo_sink_valid;
assign writer_fifo_fifo_in_first = writer_fifo_sink_first;
assign writer_fifo_fifo_in_last = writer_fifo_sink_last;
assign writer_fifo_fifo_in_payload_data = writer_fifo_sink_payload_data;
assign writer_fifo_source_valid = writer_fifo_syncfifo_readable;
assign writer_fifo_source_first = writer_fifo_fifo_out_first;
assign writer_fifo_source_last = writer_fifo_fifo_out_last;
assign writer_fifo_source_payload_data = writer_fifo_fifo_out_payload_data;
assign writer_fifo_syncfifo_re = writer_fifo_source_ready;
always @(*) begin
    writer_fifo_wrport_adr <= 2'd0;
    if (writer_fifo_replace) begin
        writer_fifo_wrport_adr <= (writer_fifo_produce - 1'd1);
    end else begin
        writer_fifo_wrport_adr <= writer_fifo_produce;
    end
end
assign writer_fifo_wrport_dat_w = writer_fifo_syncfifo_din;
assign writer_fifo_wrport_we = (writer_fifo_syncfifo_we & (writer_fifo_syncfifo_writable | writer_fifo_replace));
assign writer_fifo_do_read = (writer_fifo_syncfifo_readable & writer_fifo_syncfifo_re);
assign writer_fifo_rdport_adr = writer_fifo_consume;
assign writer_fifo_syncfifo_dout = writer_fifo_rdport_dat_r;
assign writer_fifo_syncfifo_writable = (writer_fifo_level != 3'd4);
assign writer_fifo_syncfifo_readable = (writer_fifo_level != 1'd0);
assign writer_address = writer_sink_sink_payload_address[15:11];
always @(*) begin
    writer_sink_sink_payload_data <= 512'd0;
    if (writer_selected) begin
        writer_sink_sink_payload_data <= (~writer_data_port_dat_r);
    end else begin
        writer_sink_sink_payload_data <= writer_data_port_dat_r;
    end
end
assign writer_divisor_mask = writer_divisor_mask_storage;
assign writer_selection_mask = writer_selection_mask_storage;
assign writer_i = (writer_address & writer_divisor_mask);
assign writer_selected = ((writer_selection_mask & writer_o) != 1'd0);
always @(*) begin
    writer_o <= 32'd0;
    case (writer_i)
        1'd0: begin
            writer_o <= 1'd1;
        end
        1'd1: begin
            writer_o <= 2'd2;
        end
        2'd2: begin
            writer_o <= 3'd4;
        end
        2'd3: begin
            writer_o <= 4'd8;
        end
        3'd4: begin
            writer_o <= 5'd16;
        end
        3'd5: begin
            writer_o <= 6'd32;
        end
        3'd6: begin
            writer_o <= 7'd64;
        end
        3'd7: begin
            writer_o <= 8'd128;
        end
        4'd8: begin
            writer_o <= 9'd256;
        end
        4'd9: begin
            writer_o <= 10'd512;
        end
        4'd10: begin
            writer_o <= 11'd1024;
        end
        4'd11: begin
            writer_o <= 12'd2048;
        end
        4'd12: begin
            writer_o <= 13'd4096;
        end
        4'd13: begin
            writer_o <= 14'd8192;
        end
        4'd14: begin
            writer_o <= 15'd16384;
        end
        4'd15: begin
            writer_o <= 16'd32768;
        end
        5'd16: begin
            writer_o <= 17'd65536;
        end
        5'd17: begin
            writer_o <= 18'd131072;
        end
        5'd18: begin
            writer_o <= 19'd262144;
        end
        5'd19: begin
            writer_o <= 20'd524288;
        end
        5'd20: begin
            writer_o <= 21'd1048576;
        end
        5'd21: begin
            writer_o <= 22'd2097152;
        end
        5'd22: begin
            writer_o <= 23'd4194304;
        end
        5'd23: begin
            writer_o <= 24'd8388608;
        end
        5'd24: begin
            writer_o <= 25'd16777216;
        end
        5'd25: begin
            writer_o <= 26'd33554432;
        end
        5'd26: begin
            writer_o <= 27'd67108864;
        end
        5'd27: begin
            writer_o <= 28'd134217728;
        end
        5'd28: begin
            writer_o <= 29'd268435456;
        end
        5'd29: begin
            writer_o <= 30'd536870912;
        end
        5'd30: begin
            writer_o <= 31'd1073741824;
        end
        5'd31: begin
            writer_o <= 32'd2147483648;
        end
    endcase
    if (writer_n) begin
        writer_o <= 1'd0;
    end
end
always @(*) begin
    writer_sink_sink_valid <= 1'd0;
    soc_writer_next_state <= 2'd0;
    writer_cmd_counter_writer_next_value <= 32'd0;
    writer_cmd_counter_writer_next_value_ce <= 1'd0;
    writer_ready <= 1'd0;
    soc_writer_next_state <= soc_writer_state;
    case (soc_writer_state)
        1'd1: begin
            if ((writer_cmd_counter >= writer_count)) begin
                soc_writer_next_state <= 1'd0;
            end else begin
                soc_writer_next_state <= 2'd2;
            end
        end
        2'd2: begin
            writer_sink_sink_valid <= 1'd1;
            if (writer_sink_sink_ready) begin
                writer_cmd_counter_writer_next_value <= (writer_cmd_counter + 1'd1);
                writer_cmd_counter_writer_next_value_ce <= 1'd1;
                soc_writer_next_state <= 1'd1;
            end
        end
        default: begin
            writer_ready <= 1'd1;
            if (writer_start) begin
                writer_cmd_counter_writer_next_value <= 1'd0;
                writer_cmd_counter_writer_next_value_ce <= 1'd1;
                soc_writer_next_state <= 1'd1;
            end
        end
    endcase
end
assign reader_addr_port_adr = (reader_counter_addr & reader_data_mask);
assign reader_sink_sink_payload_address = (reader_addr_port_dat_r + (reader_counter_addr & reader_mem_mask));
assign reader_data_port_adr = (reader_counter_gen & reader_data_mask);
assign reader_error_payload_offset = reader_error_fifo_source_payload_offset;
assign reader_error_payload_data = reader_error_fifo_source_payload_data;
assign reader_error_payload_expected = reader_error_fifo_source_payload_expected;
assign reader_error_valid = reader_error_fifo_source_valid;
assign reader_error_fifo_source_ready = (reader_error_ready | reader_skip_fifo);
assign reader_done = reader_counter_gen;
assign reader_start = reader_start_re;
assign reader_ready_status = reader_ready;
assign reader_count = reader_count_storage;
assign reader_done_status = reader_done;
assign reader_mem_mask = reader_mem_mask_storage;
assign reader_data_mask = reader_data_mask_storage;
assign reader_error_count_status = reader_error_count;
assign reader_skip_fifo = reader_skip_fifo_storage;
assign reader_error_offset_status = reader_error_payload_offset;
assign reader_error_data_status = reader_error_payload_data;
assign reader_error_expected_status = reader_error_payload_expected;
assign reader_error_ready = reader_error_continue_re;
assign reader_error_ready_status = reader_error_valid;
assign dram_rd_port_cmd_payload_we = 1'd0;
assign dram_rd_port_cmd_payload_addr = reader_sink_sink_payload_address;
assign dram_rd_port_cmd_valid = ((reader_enable & reader_sink_sink_valid) & reader_request_enable);
assign reader_sink_sink_ready = ((reader_enable & dram_rd_port_cmd_ready) & reader_request_enable);
assign reader_request_issued = (dram_rd_port_cmd_valid & dram_rd_port_cmd_ready);
assign reader_request_enable = (reader_rsv_level != 3'd4);
assign reader_fifo_sink_valid = dram_rd_port_rdata_valid;
assign dram_rd_port_rdata_ready = reader_fifo_sink_ready;
assign reader_fifo_sink_first = dram_rd_port_rdata_first;
assign reader_fifo_sink_last = dram_rd_port_rdata_last;
assign reader_fifo_sink_payload_data = dram_rd_port_rdata_payload_data;
assign reader_source_source_valid = reader_fifo_source_valid;
assign reader_source_source_first = reader_fifo_source_first;
assign reader_source_source_last = reader_fifo_source_last;
assign reader_source_source_payload_data = reader_fifo_source_payload_data;
assign reader_fifo_source_ready = (reader_source_source_ready | (~reader_enable));
assign reader_data_dequeued = (reader_fifo_source_valid & reader_fifo_source_ready);
assign reader_fifo_syncfifo_din = {reader_fifo_fifo_in_last, reader_fifo_fifo_in_first, reader_fifo_fifo_in_payload_data};
assign {reader_fifo_fifo_out_last, reader_fifo_fifo_out_first, reader_fifo_fifo_out_payload_data} = reader_fifo_syncfifo_dout;
assign reader_fifo_sink_ready = reader_fifo_syncfifo_writable;
assign reader_fifo_syncfifo_we = reader_fifo_sink_valid;
assign reader_fifo_fifo_in_first = reader_fifo_sink_first;
assign reader_fifo_fifo_in_last = reader_fifo_sink_last;
assign reader_fifo_fifo_in_payload_data = reader_fifo_sink_payload_data;
assign reader_fifo_source_valid = reader_fifo_syncfifo_readable;
assign reader_fifo_source_first = reader_fifo_fifo_out_first;
assign reader_fifo_source_last = reader_fifo_fifo_out_last;
assign reader_fifo_source_payload_data = reader_fifo_fifo_out_payload_data;
assign reader_fifo_syncfifo_re = reader_fifo_source_ready;
always @(*) begin
    reader_fifo_wrport_adr <= 2'd0;
    if (reader_fifo_replace) begin
        reader_fifo_wrport_adr <= (reader_fifo_produce - 1'd1);
    end else begin
        reader_fifo_wrport_adr <= reader_fifo_produce;
    end
end
assign reader_fifo_wrport_dat_w = reader_fifo_syncfifo_din;
assign reader_fifo_wrport_we = (reader_fifo_syncfifo_we & (reader_fifo_syncfifo_writable | reader_fifo_replace));
assign reader_fifo_do_read = (reader_fifo_syncfifo_readable & reader_fifo_syncfifo_re);
assign reader_fifo_rdport_adr = reader_fifo_consume;
assign reader_fifo_syncfifo_dout = reader_fifo_rdport_dat_r;
assign reader_fifo_syncfifo_writable = (reader_fifo_level != 3'd4);
assign reader_fifo_syncfifo_readable = (reader_fifo_level != 1'd0);
assign reader_address_fifo_syncfifo_din = {reader_address_fifo_fifo_in_last, reader_address_fifo_fifo_in_first, reader_address_fifo_fifo_in_payload_address};
assign {reader_address_fifo_fifo_out_last, reader_address_fifo_fifo_out_first, reader_address_fifo_fifo_out_payload_address} = reader_address_fifo_syncfifo_dout;
assign reader_address_fifo_sink_ready = reader_address_fifo_syncfifo_writable;
assign reader_address_fifo_syncfifo_we = reader_address_fifo_sink_valid;
assign reader_address_fifo_fifo_in_first = reader_address_fifo_sink_first;
assign reader_address_fifo_fifo_in_last = reader_address_fifo_sink_last;
assign reader_address_fifo_fifo_in_payload_address = reader_address_fifo_sink_payload_address;
assign reader_address_fifo_source_valid = reader_address_fifo_syncfifo_readable;
assign reader_address_fifo_source_first = reader_address_fifo_fifo_out_first;
assign reader_address_fifo_source_last = reader_address_fifo_fifo_out_last;
assign reader_address_fifo_source_payload_address = reader_address_fifo_fifo_out_payload_address;
assign reader_address_fifo_syncfifo_re = reader_address_fifo_source_ready;
always @(*) begin
    reader_address_fifo_wrport_adr <= 2'd0;
    if (reader_address_fifo_replace) begin
        reader_address_fifo_wrport_adr <= (reader_address_fifo_produce - 1'd1);
    end else begin
        reader_address_fifo_wrport_adr <= reader_address_fifo_produce;
    end
end
assign reader_address_fifo_wrport_dat_w = reader_address_fifo_syncfifo_din;
assign reader_address_fifo_wrport_we = (reader_address_fifo_syncfifo_we & (reader_address_fifo_syncfifo_writable | reader_address_fifo_replace));
assign reader_address_fifo_do_read = (reader_address_fifo_syncfifo_readable & reader_address_fifo_syncfifo_re);
assign reader_address_fifo_rdport_adr = reader_address_fifo_consume;
assign reader_address_fifo_syncfifo_dout = reader_address_fifo_rdport_dat_r;
assign reader_address_fifo_syncfifo_writable = (reader_address_fifo_level != 3'd4);
assign reader_address_fifo_syncfifo_readable = (reader_address_fifo_level != 1'd0);
always @(*) begin
    reader_address_fifo_sink_valid <= 1'd0;
    reader_sink_sink_valid <= 1'd0;
    soc_fsm0_next_state1 <= 2'd0;
    reader_address_fifo_sink_payload_address_fsm0_next_value_ce2 <= 1'd0;
    reader_counter_addr_fsm0_next_value1 <= 32'd0;
    reader_counter_addr_fsm0_next_value_ce1 <= 1'd0;
    reader_address_fifo_sink_payload_address_fsm0_next_value2 <= 27'd0;
    soc_fsm0_next_state1 <= soc_fsm0_state1;
    case (soc_fsm0_state1)
        1'd1: begin
            reader_address_fifo_sink_valid <= (reader_counter_addr != 1'd0);
            if ((reader_address_fifo_sink_ready | (reader_counter_addr == 1'd0))) begin
                if ((reader_counter_addr >= reader_count)) begin
                    soc_fsm0_next_state1 <= 1'd0;
                end else begin
                    soc_fsm0_next_state1 <= 2'd2;
                end
            end
        end
        2'd2: begin
            reader_sink_sink_valid <= 1'd1;
            if (reader_sink_sink_ready) begin
                reader_address_fifo_sink_payload_address_fsm0_next_value2 <= reader_sink_sink_payload_address;
                reader_address_fifo_sink_payload_address_fsm0_next_value_ce2 <= 1'd1;
                reader_counter_addr_fsm0_next_value1 <= (reader_counter_addr + 1'd1);
                reader_counter_addr_fsm0_next_value_ce1 <= 1'd1;
                soc_fsm0_next_state1 <= 1'd1;
            end
        end
        default: begin
            if (reader_start) begin
                reader_counter_addr_fsm0_next_value1 <= 1'd0;
                reader_counter_addr_fsm0_next_value_ce1 <= 1'd1;
                soc_fsm0_next_state1 <= 1'd1;
            end
        end
    endcase
end
assign reader_error_fifo_syncfifo_din = {reader_error_fifo_fifo_in_last, reader_error_fifo_fifo_in_first, reader_error_fifo_fifo_in_payload_expected, reader_error_fifo_fifo_in_payload_data, reader_error_fifo_fifo_in_payload_offset};
assign {reader_error_fifo_fifo_out_last, reader_error_fifo_fifo_out_first, reader_error_fifo_fifo_out_payload_expected, reader_error_fifo_fifo_out_payload_data, reader_error_fifo_fifo_out_payload_offset} = reader_error_fifo_syncfifo_dout;
assign reader_error_fifo_sink_ready = reader_error_fifo_syncfifo_writable;
assign reader_error_fifo_syncfifo_we = reader_error_fifo_sink_valid;
assign reader_error_fifo_fifo_in_first = reader_error_fifo_sink_first;
assign reader_error_fifo_fifo_in_last = reader_error_fifo_sink_last;
assign reader_error_fifo_fifo_in_payload_offset = reader_error_fifo_sink_payload_offset;
assign reader_error_fifo_fifo_in_payload_data = reader_error_fifo_sink_payload_data;
assign reader_error_fifo_fifo_in_payload_expected = reader_error_fifo_sink_payload_expected;
assign reader_error_fifo_source_valid = reader_error_fifo_syncfifo_readable;
assign reader_error_fifo_source_first = reader_error_fifo_fifo_out_first;
assign reader_error_fifo_source_last = reader_error_fifo_fifo_out_last;
assign reader_error_fifo_source_payload_offset = reader_error_fifo_fifo_out_payload_offset;
assign reader_error_fifo_source_payload_data = reader_error_fifo_fifo_out_payload_data;
assign reader_error_fifo_source_payload_expected = reader_error_fifo_fifo_out_payload_expected;
assign reader_error_fifo_syncfifo_re = reader_error_fifo_source_ready;
always @(*) begin
    reader_error_fifo_wrport_adr <= 1'd0;
    if (reader_error_fifo_replace) begin
        reader_error_fifo_wrport_adr <= (reader_error_fifo_produce - 1'd1);
    end else begin
        reader_error_fifo_wrport_adr <= reader_error_fifo_produce;
    end
end
assign reader_error_fifo_wrport_dat_w = reader_error_fifo_syncfifo_din;
assign reader_error_fifo_wrport_we = (reader_error_fifo_syncfifo_we & (reader_error_fifo_syncfifo_writable | reader_error_fifo_replace));
assign reader_error_fifo_do_read = (reader_error_fifo_syncfifo_readable & reader_error_fifo_syncfifo_re);
assign reader_error_fifo_rdport_adr = reader_error_fifo_consume;
assign reader_error_fifo_syncfifo_dout = reader_error_fifo_rdport_dat_r;
assign reader_error_fifo_syncfifo_writable = (reader_error_fifo_level != 2'd2);
assign reader_error_fifo_syncfifo_readable = (reader_error_fifo_level != 1'd0);
assign reader_address = reader_address_fifo_source_payload_address[15:11];
always @(*) begin
    reader_data_expected <= 512'd0;
    if (reader_selected) begin
        reader_data_expected <= (~reader_data_port_dat_r);
    end else begin
        reader_data_expected <= reader_data_port_dat_r;
    end
end
assign reader_divisor_mask = reader_divisor_mask_storage;
assign reader_selection_mask = reader_selection_mask_storage;
assign reader_i = (reader_address & reader_divisor_mask);
assign reader_selected = ((reader_selection_mask & reader_o) != 1'd0);
always @(*) begin
    reader_o <= 32'd0;
    case (reader_i)
        1'd0: begin
            reader_o <= 1'd1;
        end
        1'd1: begin
            reader_o <= 2'd2;
        end
        2'd2: begin
            reader_o <= 3'd4;
        end
        2'd3: begin
            reader_o <= 4'd8;
        end
        3'd4: begin
            reader_o <= 5'd16;
        end
        3'd5: begin
            reader_o <= 6'd32;
        end
        3'd6: begin
            reader_o <= 7'd64;
        end
        3'd7: begin
            reader_o <= 8'd128;
        end
        4'd8: begin
            reader_o <= 9'd256;
        end
        4'd9: begin
            reader_o <= 10'd512;
        end
        4'd10: begin
            reader_o <= 11'd1024;
        end
        4'd11: begin
            reader_o <= 12'd2048;
        end
        4'd12: begin
            reader_o <= 13'd4096;
        end
        4'd13: begin
            reader_o <= 14'd8192;
        end
        4'd14: begin
            reader_o <= 15'd16384;
        end
        4'd15: begin
            reader_o <= 16'd32768;
        end
        5'd16: begin
            reader_o <= 17'd65536;
        end
        5'd17: begin
            reader_o <= 18'd131072;
        end
        5'd18: begin
            reader_o <= 19'd262144;
        end
        5'd19: begin
            reader_o <= 20'd524288;
        end
        5'd20: begin
            reader_o <= 21'd1048576;
        end
        5'd21: begin
            reader_o <= 22'd2097152;
        end
        5'd22: begin
            reader_o <= 23'd4194304;
        end
        5'd23: begin
            reader_o <= 24'd8388608;
        end
        5'd24: begin
            reader_o <= 25'd16777216;
        end
        5'd25: begin
            reader_o <= 26'd33554432;
        end
        5'd26: begin
            reader_o <= 27'd67108864;
        end
        5'd27: begin
            reader_o <= 28'd134217728;
        end
        5'd28: begin
            reader_o <= 29'd268435456;
        end
        5'd29: begin
            reader_o <= 30'd536870912;
        end
        5'd30: begin
            reader_o <= 31'd1073741824;
        end
        5'd31: begin
            reader_o <= 32'd2147483648;
        end
    endcase
    if (reader_n) begin
        reader_o <= 1'd0;
    end
end
always @(*) begin
    reader_address_fifo_source_ready <= 1'd0;
    reader_error_fifo_sink_payload_data_fsm1_next_value6 <= 512'd0;
    reader_error_fifo_sink_payload_data_fsm1_next_value_ce6 <= 1'd0;
    reader_error_fifo_sink_valid <= 1'd0;
    soc_fsm1_next_state1 <= 2'd0;
    reader_error_fifo_sink_payload_offset_fsm1_next_value5 <= 32'd0;
    reader_counter_gen_fsm1_next_value3 <= 32'd0;
    reader_error_fifo_sink_payload_expected_fsm1_next_value7 <= 512'd0;
    reader_counter_gen_fsm1_next_value_ce3 <= 1'd0;
    reader_error_fifo_sink_payload_expected_fsm1_next_value_ce7 <= 1'd0;
    reader_error_count_fsm1_next_value4 <= 32'd0;
    reader_error_count_fsm1_next_value_ce4 <= 1'd0;
    reader_source_source_ready <= 1'd0;
    reader_ready <= 1'd0;
    reader_error_fifo_sink_payload_offset_fsm1_next_value_ce5 <= 1'd0;
    soc_fsm1_next_state1 <= soc_fsm1_state1;
    case (soc_fsm1_state1)
        1'd1: begin
            if ((reader_counter_gen >= reader_count)) begin
                soc_fsm1_next_state1 <= 1'd0;
            end else begin
                soc_fsm1_next_state1 <= 2'd2;
            end
        end
        2'd2: begin
            if ((reader_source_source_valid & reader_address_fifo_source_valid)) begin
                reader_source_source_ready <= 1'd1;
                reader_address_fifo_source_ready <= 1'd1;
                reader_counter_gen_fsm1_next_value3 <= (reader_counter_gen + 1'd1);
                reader_counter_gen_fsm1_next_value_ce3 <= 1'd1;
                if ((reader_source_source_payload_data != reader_data_expected)) begin
                    reader_error_count_fsm1_next_value4 <= (reader_error_count + 1'd1);
                    reader_error_count_fsm1_next_value_ce4 <= 1'd1;
                    reader_error_fifo_sink_payload_offset_fsm1_next_value5 <= reader_address_fifo_source_payload_address;
                    reader_error_fifo_sink_payload_offset_fsm1_next_value_ce5 <= 1'd1;
                    reader_error_fifo_sink_payload_data_fsm1_next_value6 <= reader_source_source_payload_data;
                    reader_error_fifo_sink_payload_data_fsm1_next_value_ce6 <= 1'd1;
                    reader_error_fifo_sink_payload_expected_fsm1_next_value7 <= reader_data_expected;
                    reader_error_fifo_sink_payload_expected_fsm1_next_value_ce7 <= 1'd1;
                    if (reader_skip_fifo) begin
                        soc_fsm1_next_state1 <= 1'd1;
                    end else begin
                        soc_fsm1_next_state1 <= 2'd3;
                    end
                end else begin
                    soc_fsm1_next_state1 <= 1'd1;
                end
            end
        end
        2'd3: begin
            reader_error_fifo_sink_valid <= 1'd1;
            if ((reader_error_fifo_sink_ready | reader_skip_fifo)) begin
                soc_fsm1_next_state1 <= 1'd1;
            end
        end
        default: begin
            reader_ready <= 1'd1;
            if (reader_start) begin
                reader_counter_gen_fsm1_next_value3 <= 1'd0;
                reader_counter_gen_fsm1_next_value_ce3 <= 1'd1;
                reader_error_count_fsm1_next_value4 <= 1'd0;
                reader_error_count_fsm1_next_value_ce4 <= 1'd1;
                soc_fsm1_next_state1 <= 1'd1;
            end
        end
    endcase
end
assign soc_interface3_adr = soc_interface2_ram_bus_adr;
assign soc_interface3_dat_w = soc_interface2_ram_bus_dat_w;
assign soc_interface2_ram_bus_dat_r = soc_interface3_dat_r;
assign soc_interface3_sel = soc_interface2_ram_bus_sel;
assign soc_interface3_cyc = soc_interface2_ram_bus_cyc;
assign soc_interface3_stb = soc_interface2_ram_bus_stb;
assign soc_interface2_ram_bus_ack = soc_interface3_ack;
assign soc_interface3_we = soc_interface2_ram_bus_we;
assign soc_interface3_cti = soc_interface2_ram_bus_cti;
assign soc_interface3_bte = soc_interface2_ram_bus_bte;
assign soc_interface2_ram_bus_err = soc_interface3_err;
always @(*) begin
    soc_sram2_we <= 4'd0;
    soc_sram2_we[0] <= (((soc_interface3_cyc & soc_interface3_stb) & soc_interface3_we) & soc_interface3_sel[0]);
    soc_sram2_we[1] <= (((soc_interface3_cyc & soc_interface3_stb) & soc_interface3_we) & soc_interface3_sel[1]);
    soc_sram2_we[2] <= (((soc_interface3_cyc & soc_interface3_stb) & soc_interface3_we) & soc_interface3_sel[2]);
    soc_sram2_we[3] <= (((soc_interface3_cyc & soc_interface3_stb) & soc_interface3_we) & soc_interface3_sel[3]);
end
assign soc_sram2_adr = soc_interface3_adr[12:0];
assign soc_interface3_dat_r = soc_sram2_dat_r;
assign soc_sram2_dat_w = soc_interface3_dat_w;
assign soc_interface4_cyc = soc_interface3_ram_bus_cyc;
assign soc_interface4_stb = soc_interface3_ram_bus_stb;
assign soc_interface3_ram_bus_ack = soc_interface4_ack;
assign soc_interface4_we = soc_interface3_ram_bus_we;
assign soc_interface4_cti = soc_interface3_ram_bus_cti;
assign soc_interface4_bte = soc_interface3_ram_bus_bte;
assign soc_interface3_ram_bus_err = soc_interface4_err;
always @(*) begin
    soc_interface4_adr <= 30'd0;
    soc_interface3_ram_bus_dat_r <= 32'd0;
    soc_interface4_dat_w <= 512'd0;
    soc_interface4_sel <= 64'd0;
    case (soc_interface3_ram_bus_adr[3:0])
        1'd0: begin
            soc_interface4_adr <= soc_interface3_ram_bus_adr[29:4];
            soc_interface4_sel[3:0] <= soc_interface3_ram_bus_sel;
            soc_interface4_dat_w[31:0] <= soc_interface3_ram_bus_dat_w;
            soc_interface3_ram_bus_dat_r <= soc_interface4_dat_r[31:0];
        end
        1'd1: begin
            soc_interface4_adr <= soc_interface3_ram_bus_adr[29:4];
            soc_interface4_sel[7:4] <= soc_interface3_ram_bus_sel;
            soc_interface4_dat_w[63:32] <= soc_interface3_ram_bus_dat_w;
            soc_interface3_ram_bus_dat_r <= soc_interface4_dat_r[63:32];
        end
        2'd2: begin
            soc_interface4_adr <= soc_interface3_ram_bus_adr[29:4];
            soc_interface4_sel[11:8] <= soc_interface3_ram_bus_sel;
            soc_interface4_dat_w[95:64] <= soc_interface3_ram_bus_dat_w;
            soc_interface3_ram_bus_dat_r <= soc_interface4_dat_r[95:64];
        end
        2'd3: begin
            soc_interface4_adr <= soc_interface3_ram_bus_adr[29:4];
            soc_interface4_sel[15:12] <= soc_interface3_ram_bus_sel;
            soc_interface4_dat_w[127:96] <= soc_interface3_ram_bus_dat_w;
            soc_interface3_ram_bus_dat_r <= soc_interface4_dat_r[127:96];
        end
        3'd4: begin
            soc_interface4_adr <= soc_interface3_ram_bus_adr[29:4];
            soc_interface4_sel[19:16] <= soc_interface3_ram_bus_sel;
            soc_interface4_dat_w[159:128] <= soc_interface3_ram_bus_dat_w;
            soc_interface3_ram_bus_dat_r <= soc_interface4_dat_r[159:128];
        end
        3'd5: begin
            soc_interface4_adr <= soc_interface3_ram_bus_adr[29:4];
            soc_interface4_sel[23:20] <= soc_interface3_ram_bus_sel;
            soc_interface4_dat_w[191:160] <= soc_interface3_ram_bus_dat_w;
            soc_interface3_ram_bus_dat_r <= soc_interface4_dat_r[191:160];
        end
        3'd6: begin
            soc_interface4_adr <= soc_interface3_ram_bus_adr[29:4];
            soc_interface4_sel[27:24] <= soc_interface3_ram_bus_sel;
            soc_interface4_dat_w[223:192] <= soc_interface3_ram_bus_dat_w;
            soc_interface3_ram_bus_dat_r <= soc_interface4_dat_r[223:192];
        end
        3'd7: begin
            soc_interface4_adr <= soc_interface3_ram_bus_adr[29:4];
            soc_interface4_sel[31:28] <= soc_interface3_ram_bus_sel;
            soc_interface4_dat_w[255:224] <= soc_interface3_ram_bus_dat_w;
            soc_interface3_ram_bus_dat_r <= soc_interface4_dat_r[255:224];
        end
        4'd8: begin
            soc_interface4_adr <= soc_interface3_ram_bus_adr[29:4];
            soc_interface4_sel[35:32] <= soc_interface3_ram_bus_sel;
            soc_interface4_dat_w[287:256] <= soc_interface3_ram_bus_dat_w;
            soc_interface3_ram_bus_dat_r <= soc_interface4_dat_r[287:256];
        end
        4'd9: begin
            soc_interface4_adr <= soc_interface3_ram_bus_adr[29:4];
            soc_interface4_sel[39:36] <= soc_interface3_ram_bus_sel;
            soc_interface4_dat_w[319:288] <= soc_interface3_ram_bus_dat_w;
            soc_interface3_ram_bus_dat_r <= soc_interface4_dat_r[319:288];
        end
        4'd10: begin
            soc_interface4_adr <= soc_interface3_ram_bus_adr[29:4];
            soc_interface4_sel[43:40] <= soc_interface3_ram_bus_sel;
            soc_interface4_dat_w[351:320] <= soc_interface3_ram_bus_dat_w;
            soc_interface3_ram_bus_dat_r <= soc_interface4_dat_r[351:320];
        end
        4'd11: begin
            soc_interface4_adr <= soc_interface3_ram_bus_adr[29:4];
            soc_interface4_sel[47:44] <= soc_interface3_ram_bus_sel;
            soc_interface4_dat_w[383:352] <= soc_interface3_ram_bus_dat_w;
            soc_interface3_ram_bus_dat_r <= soc_interface4_dat_r[383:352];
        end
        4'd12: begin
            soc_interface4_adr <= soc_interface3_ram_bus_adr[29:4];
            soc_interface4_sel[51:48] <= soc_interface3_ram_bus_sel;
            soc_interface4_dat_w[415:384] <= soc_interface3_ram_bus_dat_w;
            soc_interface3_ram_bus_dat_r <= soc_interface4_dat_r[415:384];
        end
        4'd13: begin
            soc_interface4_adr <= soc_interface3_ram_bus_adr[29:4];
            soc_interface4_sel[55:52] <= soc_interface3_ram_bus_sel;
            soc_interface4_dat_w[447:416] <= soc_interface3_ram_bus_dat_w;
            soc_interface3_ram_bus_dat_r <= soc_interface4_dat_r[447:416];
        end
        4'd14: begin
            soc_interface4_adr <= soc_interface3_ram_bus_adr[29:4];
            soc_interface4_sel[59:56] <= soc_interface3_ram_bus_sel;
            soc_interface4_dat_w[479:448] <= soc_interface3_ram_bus_dat_w;
            soc_interface3_ram_bus_dat_r <= soc_interface4_dat_r[479:448];
        end
        4'd15: begin
            soc_interface4_adr <= soc_interface3_ram_bus_adr[29:4];
            soc_interface4_sel[63:60] <= soc_interface3_ram_bus_sel;
            soc_interface4_dat_w[511:480] <= soc_interface3_ram_bus_dat_w;
            soc_interface3_ram_bus_dat_r <= soc_interface4_dat_r[511:480];
        end
    endcase
end
assign soc_sram3_adr = soc_interface4_adr[3:0];
assign soc_interface4_dat_r = soc_sram3_dat_r;
assign dfi_switch_at_refresh = at_refresh_storage;
assign dfi_switch_refresh = ((((soc_sdram_master_p0_cs_n == 1'd0) & (soc_sdram_master_p0_cas_n == 1'd0)) & (soc_sdram_master_p0_ras_n == 1'd0)) & (soc_sdram_master_p0_we_n == 1'd1));
always @(*) begin
    soc_sdram_ext_dfi_sel <= 1'd0;
    pe_ongoing_is_ongoing <= 1'd0;
    mc_ongoing_is_ongoing <= 1'd0;
    soc_dfiswitch_next_state <= 1'd0;
    soc_sdram_reset <= 1'd0;
    dfi_switch_dfi_ready <= 1'd0;
    soc_dfiswitch_next_state <= soc_dfiswitch_state;
    case (soc_dfiswitch_state)
        1'd1: begin
            dfi_switch_dfi_ready <= 1'd1;
            soc_sdram_ext_dfi_sel <= 1'd1;
            if ((~dfi_switch_wants_dfi)) begin
                soc_sdram_reset <= 1'd1;
                soc_dfiswitch_next_state <= 1'd0;
            end
            pe_ongoing_is_ongoing <= 1'd1;
        end
        default: begin
            if (dfi_switch_wants_dfi) begin
                if (controller_settings_storage) begin
                    if ((dfi_switch_refresh & ((dfi_switch_at_refresh == 1'd0) | (dfi_switch_at_refresh == (dfi_switch_counter + 1'd1))))) begin
                        soc_dfiswitch_next_state <= 1'd1;
                    end
                end else begin
                    soc_dfiswitch_next_state <= 1'd1;
                end
            end
            mc_ongoing_is_ongoing <= 1'd1;
        end
    endcase
end
assign payload_executor_payload_port_adr = payload_executor_fetch_address;
assign payload_executor_instruction = payload_executor_payload_port_dat_r;
assign payload_executor_start = payloadexecutor_start_re;
assign payloadexecutor_ready = payload_executor_ready;
assign payloadexecutor_overflow = payload_executor_scratchpad_overflow;
assign payloadexecutor_read_count_status = payload_executor_scratchpad_counter;
assign payload_executor_decoder_op_code = payload_executor_instruction[2:0];
always @(*) begin
    payload_executor_decoder_timeslice <= 29'd0;
    if ((payload_executor_decoder_op_code == 1'd0)) begin
        payload_executor_decoder_timeslice <= t_slice_proxy[28:0];
    end else begin
        payload_executor_decoder_timeslice <= f_slice_proxy[5:0];
    end
end
assign payload_executor_decoder_address = rhs_slice_proxy1[28:6];
assign payload_executor_decoder_loop_count = rhs_slice_proxy2[11:0];
assign payload_executor_decoder_loop_jump = rhs_slice_proxy3[28:12];
assign payload_executor_decoder_stop = ((payload_executor_decoder_op_code == 1'd0) & (payload_executor_decoder_timeslice == 1'd0));
assign payload_executor_decoder_cas = payload_executor_decoder_op_code[1];
assign payload_executor_decoder_ras = payload_executor_decoder_op_code[2];
assign payload_executor_decoder_we = payload_executor_decoder_op_code[0];
assign payload_executor_decoder_dfi_bank = payload_executor_decoder_address[3:0];
assign payload_executor_decoder_dfi_address = payload_executor_decoder_address[22:4];
always @(*) begin
    payload_executor_o <= 1'd0;
    case (payload_executor_i)
        1'd0: begin
            payload_executor_o <= 1'd1;
        end
    endcase
    if (payload_executor_n) begin
        payload_executor_o <= 1'd0;
    end
end
assign soc_sdram_ext_dfi_p0_cke = {1{1'd1}};
assign soc_sdram_ext_dfi_p0_odt = {1{1'd1}};
assign soc_sdram_ext_dfi_p0_reset_n = {1{1'd1}};
always @(*) begin
    soc_sdram_ext_dfi_p0_bank <= 4'd0;
    soc_sdram_ext_dfi_p0_cas_n <= 1'd1;
    soc_sdram_ext_dfi_p0_cs_n <= 1'd1;
    soc_sdram_ext_dfi_p0_ras_n <= 1'd1;
    soc_sdram_ext_dfi_p0_rddata_en <= 1'd0;
    soc_sdram_ext_dfi_p0_we_n <= 1'd1;
    soc_sdram_ext_dfi_p0_address <= 16'd0;
    if (((payload_executor_phase == 1'd0) & payload_executor_exec)) begin
        soc_sdram_ext_dfi_p0_cas_n <= (~payload_executor_decoder_cas);
        soc_sdram_ext_dfi_p0_ras_n <= (~payload_executor_decoder_ras);
        soc_sdram_ext_dfi_p0_we_n <= (~payload_executor_decoder_we);
        soc_sdram_ext_dfi_p0_address <= payload_executor_decoder_dfi_address;
        soc_sdram_ext_dfi_p0_bank <= payload_executor_decoder_dfi_bank;
        soc_sdram_ext_dfi_p0_rddata_en <= (payload_executor_decoder_op_code == 2'd2);
        if ((payload_executor_decoder_op_code == 1'd0)) begin
            soc_sdram_ext_dfi_p0_cs_n <= {1{1'd1}};
        end else begin
            if ((payload_executor_decoder_op_code == 3'd6)) begin
                soc_sdram_ext_dfi_p0_cs_n <= 1'd0;
            end else begin
                soc_sdram_ext_dfi_p0_cs_n <= (~payload_executor_o);
            end
        end
    end else begin
        soc_sdram_ext_dfi_p0_cs_n <= {1{1'd1}};
        soc_sdram_ext_dfi_p0_cas_n <= 1'd1;
        soc_sdram_ext_dfi_p0_ras_n <= 1'd1;
        soc_sdram_ext_dfi_p0_we_n <= 1'd1;
    end
end
assign soc_sdram_ext_dfi_p1_cke = {1{1'd1}};
assign soc_sdram_ext_dfi_p1_odt = {1{1'd1}};
assign soc_sdram_ext_dfi_p1_reset_n = {1{1'd1}};
always @(*) begin
    soc_sdram_ext_dfi_p1_bank <= 4'd0;
    soc_sdram_ext_dfi_p1_cas_n <= 1'd1;
    soc_sdram_ext_dfi_p1_cs_n <= 1'd1;
    soc_sdram_ext_dfi_p1_ras_n <= 1'd1;
    soc_sdram_ext_dfi_p1_rddata_en <= 1'd0;
    soc_sdram_ext_dfi_p1_we_n <= 1'd1;
    soc_sdram_ext_dfi_p1_address <= 16'd0;
    if (((payload_executor_phase == 1'd1) & payload_executor_exec)) begin
        soc_sdram_ext_dfi_p1_cas_n <= (~payload_executor_decoder_cas);
        soc_sdram_ext_dfi_p1_ras_n <= (~payload_executor_decoder_ras);
        soc_sdram_ext_dfi_p1_we_n <= (~payload_executor_decoder_we);
        soc_sdram_ext_dfi_p1_address <= payload_executor_decoder_dfi_address;
        soc_sdram_ext_dfi_p1_bank <= payload_executor_decoder_dfi_bank;
        soc_sdram_ext_dfi_p1_rddata_en <= (payload_executor_decoder_op_code == 2'd2);
        if ((payload_executor_decoder_op_code == 1'd0)) begin
            soc_sdram_ext_dfi_p1_cs_n <= {1{1'd1}};
        end else begin
            if ((payload_executor_decoder_op_code == 3'd6)) begin
                soc_sdram_ext_dfi_p1_cs_n <= 1'd0;
            end else begin
                soc_sdram_ext_dfi_p1_cs_n <= (~payload_executor_o);
            end
        end
    end else begin
        soc_sdram_ext_dfi_p1_cs_n <= {1{1'd1}};
        soc_sdram_ext_dfi_p1_cas_n <= 1'd1;
        soc_sdram_ext_dfi_p1_ras_n <= 1'd1;
        soc_sdram_ext_dfi_p1_we_n <= 1'd1;
    end
end
assign soc_sdram_ext_dfi_p2_cke = {1{1'd1}};
assign soc_sdram_ext_dfi_p2_odt = {1{1'd1}};
assign soc_sdram_ext_dfi_p2_reset_n = {1{1'd1}};
always @(*) begin
    soc_sdram_ext_dfi_p2_bank <= 4'd0;
    soc_sdram_ext_dfi_p2_cas_n <= 1'd1;
    soc_sdram_ext_dfi_p2_cs_n <= 1'd1;
    soc_sdram_ext_dfi_p2_ras_n <= 1'd1;
    soc_sdram_ext_dfi_p2_rddata_en <= 1'd0;
    soc_sdram_ext_dfi_p2_we_n <= 1'd1;
    soc_sdram_ext_dfi_p2_address <= 16'd0;
    if (((payload_executor_phase == 2'd2) & payload_executor_exec)) begin
        soc_sdram_ext_dfi_p2_cas_n <= (~payload_executor_decoder_cas);
        soc_sdram_ext_dfi_p2_ras_n <= (~payload_executor_decoder_ras);
        soc_sdram_ext_dfi_p2_we_n <= (~payload_executor_decoder_we);
        soc_sdram_ext_dfi_p2_address <= payload_executor_decoder_dfi_address;
        soc_sdram_ext_dfi_p2_bank <= payload_executor_decoder_dfi_bank;
        soc_sdram_ext_dfi_p2_rddata_en <= (payload_executor_decoder_op_code == 2'd2);
        if ((payload_executor_decoder_op_code == 1'd0)) begin
            soc_sdram_ext_dfi_p2_cs_n <= {1{1'd1}};
        end else begin
            if ((payload_executor_decoder_op_code == 3'd6)) begin
                soc_sdram_ext_dfi_p2_cs_n <= 1'd0;
            end else begin
                soc_sdram_ext_dfi_p2_cs_n <= (~payload_executor_o);
            end
        end
    end else begin
        soc_sdram_ext_dfi_p2_cs_n <= {1{1'd1}};
        soc_sdram_ext_dfi_p2_cas_n <= 1'd1;
        soc_sdram_ext_dfi_p2_ras_n <= 1'd1;
        soc_sdram_ext_dfi_p2_we_n <= 1'd1;
    end
end
assign soc_sdram_ext_dfi_p3_cke = {1{1'd1}};
assign soc_sdram_ext_dfi_p3_odt = {1{1'd1}};
assign soc_sdram_ext_dfi_p3_reset_n = {1{1'd1}};
always @(*) begin
    soc_sdram_ext_dfi_p3_bank <= 4'd0;
    soc_sdram_ext_dfi_p3_cas_n <= 1'd1;
    soc_sdram_ext_dfi_p3_cs_n <= 1'd1;
    soc_sdram_ext_dfi_p3_ras_n <= 1'd1;
    soc_sdram_ext_dfi_p3_rddata_en <= 1'd0;
    soc_sdram_ext_dfi_p3_we_n <= 1'd1;
    soc_sdram_ext_dfi_p3_address <= 16'd0;
    if (((payload_executor_phase == 2'd3) & payload_executor_exec)) begin
        soc_sdram_ext_dfi_p3_cas_n <= (~payload_executor_decoder_cas);
        soc_sdram_ext_dfi_p3_ras_n <= (~payload_executor_decoder_ras);
        soc_sdram_ext_dfi_p3_we_n <= (~payload_executor_decoder_we);
        soc_sdram_ext_dfi_p3_address <= payload_executor_decoder_dfi_address;
        soc_sdram_ext_dfi_p3_bank <= payload_executor_decoder_dfi_bank;
        soc_sdram_ext_dfi_p3_rddata_en <= (payload_executor_decoder_op_code == 2'd2);
        if ((payload_executor_decoder_op_code == 1'd0)) begin
            soc_sdram_ext_dfi_p3_cs_n <= {1{1'd1}};
        end else begin
            if ((payload_executor_decoder_op_code == 3'd6)) begin
                soc_sdram_ext_dfi_p3_cs_n <= 1'd0;
            end else begin
                soc_sdram_ext_dfi_p3_cs_n <= (~payload_executor_o);
            end
        end
    end else begin
        soc_sdram_ext_dfi_p3_cs_n <= {1{1'd1}};
        soc_sdram_ext_dfi_p3_cas_n <= 1'd1;
        soc_sdram_ext_dfi_p3_ras_n <= 1'd1;
        soc_sdram_ext_dfi_p3_we_n <= 1'd1;
    end
end
always @(*) begin
    payload_executor_executing <= 1'd0;
    payload_executor_phase <= 2'd0;
    payload_executor_scratchpad_reset <= 1'd0;
    payload_executor_ready <= 1'd0;
    payload_executor_exec <= 1'd0;
    payload_executor_fetch_address <= 13'd0;
    payload_executor_idle_counter_f_next_value <= 29'd0;
    soc_payloadexecutor_next_state <= 2'd0;
    payload_executor_idle_counter_f_next_value_ce <= 1'd0;
    payload_executor_program_counter_t_next_value0 <= 13'd0;
    payload_executor_program_counter_t_next_value_ce0 <= 1'd0;
    payload_executor_loop_counter_t_next_value1 <= 12'd0;
    dfi_switch_wants_dfi <= 1'd0;
    payload_executor_loop_counter_t_next_value_ce1 <= 1'd0;
    soc_payloadexecutor_next_state <= soc_payloadexecutor_state;
    case (soc_payloadexecutor_state)
        1'd1: begin
            payload_executor_scratchpad_reset <= 1'd1;
            payload_executor_fetch_address <= 1'd0;
            dfi_switch_wants_dfi <= 1'd1;
            if (dfi_switch_dfi_ready) begin
                payload_executor_program_counter_t_next_value0 <= 1'd0;
                payload_executor_program_counter_t_next_value_ce0 <= 1'd1;
                soc_payloadexecutor_next_state <= 2'd2;
            end
        end
        2'd2: begin
            payload_executor_executing <= 1'd1;
            dfi_switch_wants_dfi <= 1'd1;
            if (((payload_executor_program_counter == 13'd8191) | payload_executor_decoder_stop)) begin
                soc_payloadexecutor_next_state <= 1'd0;
            end
            if ((payload_executor_decoder_op_code == 3'd7)) begin
                if ((payload_executor_loop_counter != payload_executor_decoder_loop_count)) begin
                    payload_executor_fetch_address <= (payload_executor_program_counter - payload_executor_decoder_loop_jump);
                    payload_executor_program_counter_t_next_value0 <= payload_executor_fetch_address;
                    payload_executor_program_counter_t_next_value_ce0 <= 1'd1;
                    payload_executor_loop_counter_t_next_value1 <= (payload_executor_loop_counter + 1'd1);
                    payload_executor_loop_counter_t_next_value_ce1 <= 1'd1;
                end else begin
                    payload_executor_fetch_address <= (payload_executor_program_counter + 1'd1);
                    payload_executor_program_counter_t_next_value0 <= payload_executor_fetch_address;
                    payload_executor_program_counter_t_next_value_ce0 <= 1'd1;
                    payload_executor_loop_counter_t_next_value1 <= 1'd0;
                    payload_executor_loop_counter_t_next_value_ce1 <= 1'd1;
                end
            end else begin
                if (((payload_executor_decoder_timeslice == 1'd0) | (payload_executor_decoder_timeslice == 1'd1))) begin
                    payload_executor_fetch_address <= (payload_executor_program_counter + 1'd1);
                    payload_executor_program_counter_t_next_value0 <= payload_executor_fetch_address;
                    payload_executor_program_counter_t_next_value_ce0 <= 1'd1;
                end else begin
                    payload_executor_idle_counter_f_next_value <= (payload_executor_decoder_timeslice - 2'd2);
                    payload_executor_idle_counter_f_next_value_ce <= 1'd1;
                    soc_payloadexecutor_next_state <= 2'd3;
                end
                payload_executor_exec <= 1'd1;
                if (((payload_executor_decoder_cas & (~payload_executor_decoder_ras)) & (~payload_executor_decoder_we))) begin
                    payload_executor_phase <= uspddrphy_rdphase_storage;
                end else begin
                    payload_executor_phase <= 1'd0;
                end
            end
        end
        2'd3: begin
            payload_executor_executing <= 1'd1;
            dfi_switch_wants_dfi <= 1'd1;
            if ((payload_executor_idle_counter == 1'd0)) begin
                payload_executor_fetch_address <= (payload_executor_program_counter + 1'd1);
                payload_executor_program_counter_t_next_value0 <= payload_executor_fetch_address;
                payload_executor_program_counter_t_next_value_ce0 <= 1'd1;
                soc_payloadexecutor_next_state <= 2'd2;
            end else begin
                payload_executor_idle_counter_f_next_value <= (payload_executor_idle_counter - 1'd1);
                payload_executor_idle_counter_f_next_value_ce <= 1'd1;
            end
        end
        default: begin
            payload_executor_ready <= 1'd1;
            if (payload_executor_start) begin
                soc_payloadexecutor_next_state <= 1'd1;
            end
        end
    endcase
end
assign axi2axilite_sink_sink_valid = axi2axilite_ax_burst_valid;
assign axi2axilite_ax_burst_ready = axi2axilite_sink_sink_ready;
assign axi2axilite_sink_sink_first = axi2axilite_ax_burst_first;
assign axi2axilite_sink_sink_last = axi2axilite_ax_burst_last;
assign axi2axilite_sink_sink_payload_addr = axi2axilite_ax_burst_payload_addr;
assign axi2axilite_sink_sink_payload_burst = axi2axilite_ax_burst_payload_burst;
assign axi2axilite_sink_sink_payload_len = axi2axilite_ax_burst_payload_len;
assign axi2axilite_sink_sink_payload_size = axi2axilite_ax_burst_payload_size;
assign axi2axilite_sink_sink_payload_lock = axi2axilite_ax_burst_payload_lock;
assign axi2axilite_sink_sink_payload_prot = axi2axilite_ax_burst_payload_prot;
assign axi2axilite_sink_sink_payload_cache = axi2axilite_ax_burst_payload_cache;
assign axi2axilite_sink_sink_payload_qos = axi2axilite_ax_burst_payload_qos;
assign axi2axilite_sink_sink_payload_region = axi2axilite_ax_burst_payload_region;
assign axi2axilite_sink_sink_param_id = axi2axilite_ax_burst_param_id;
assign axi2axilite_sink_sink_param_dest = axi2axilite_ax_burst_param_dest;
assign axi2axilite_sink_sink_param_user = axi2axilite_ax_burst_param_user;
assign axi_lite_ps_b_ready = 1'd1;
assign axi2axilite_pipe_valid_sink_ready = ((~axi2axilite_pipe_valid_source_valid) | axi2axilite_pipe_valid_source_ready);
assign axi2axilite_pipe_valid_sink_valid = axi2axilite_sink_sink_valid;
assign axi2axilite_sink_sink_ready = axi2axilite_pipe_valid_sink_ready;
assign axi2axilite_pipe_valid_sink_first = axi2axilite_sink_sink_first;
assign axi2axilite_pipe_valid_sink_last = axi2axilite_sink_sink_last;
assign axi2axilite_pipe_valid_sink_payload_addr = axi2axilite_sink_sink_payload_addr;
assign axi2axilite_pipe_valid_sink_payload_burst = axi2axilite_sink_sink_payload_burst;
assign axi2axilite_pipe_valid_sink_payload_len = axi2axilite_sink_sink_payload_len;
assign axi2axilite_pipe_valid_sink_payload_size = axi2axilite_sink_sink_payload_size;
assign axi2axilite_pipe_valid_sink_payload_lock = axi2axilite_sink_sink_payload_lock;
assign axi2axilite_pipe_valid_sink_payload_prot = axi2axilite_sink_sink_payload_prot;
assign axi2axilite_pipe_valid_sink_payload_cache = axi2axilite_sink_sink_payload_cache;
assign axi2axilite_pipe_valid_sink_payload_qos = axi2axilite_sink_sink_payload_qos;
assign axi2axilite_pipe_valid_sink_payload_region = axi2axilite_sink_sink_payload_region;
assign axi2axilite_pipe_valid_sink_param_id = axi2axilite_sink_sink_param_id;
assign axi2axilite_pipe_valid_sink_param_dest = axi2axilite_sink_sink_param_dest;
assign axi2axilite_pipe_valid_sink_param_user = axi2axilite_sink_sink_param_user;
assign axi2axilite_source_source_valid = axi2axilite_pipe_valid_source_valid;
assign axi2axilite_pipe_valid_source_ready = axi2axilite_source_source_ready;
assign axi2axilite_source_source_first = axi2axilite_pipe_valid_source_first;
assign axi2axilite_source_source_last = axi2axilite_pipe_valid_source_last;
assign axi2axilite_source_source_payload_addr = axi2axilite_pipe_valid_source_payload_addr;
assign axi2axilite_source_source_payload_burst = axi2axilite_pipe_valid_source_payload_burst;
assign axi2axilite_source_source_payload_len = axi2axilite_pipe_valid_source_payload_len;
assign axi2axilite_source_source_payload_size = axi2axilite_pipe_valid_source_payload_size;
assign axi2axilite_source_source_payload_lock = axi2axilite_pipe_valid_source_payload_lock;
assign axi2axilite_source_source_payload_prot = axi2axilite_pipe_valid_source_payload_prot;
assign axi2axilite_source_source_payload_cache = axi2axilite_pipe_valid_source_payload_cache;
assign axi2axilite_source_source_payload_qos = axi2axilite_pipe_valid_source_payload_qos;
assign axi2axilite_source_source_payload_region = axi2axilite_pipe_valid_source_payload_region;
assign axi2axilite_source_source_param_id = axi2axilite_pipe_valid_source_param_id;
assign axi2axilite_source_source_param_dest = axi2axilite_pipe_valid_source_param_dest;
assign axi2axilite_source_source_param_user = axi2axilite_pipe_valid_source_param_user;
assign axi2axilite_beat_size = (1'd1 <<< axi2axilite_source_source_payload_size);
assign axi2axilite_beat_wrap = (axi2axilite_source_source_payload_len <<< axi2axilite_source_source_payload_size);
assign axi2axilite_ax_beat_valid = (axi2axilite_source_source_valid | (~axi2axilite_ax_beat_first));
assign axi2axilite_ax_beat_first = (axi2axilite_beat_count == 1'd0);
assign axi2axilite_ax_beat_last = (axi2axilite_beat_count == axi2axilite_source_source_payload_len);
assign axi2axilite_ax_beat_payload_addr = ($signed({1'd0, axi2axilite_source_source_payload_addr}) + axi2axilite_beat_offset);
assign axi2axilite_ax_beat_param_id = axi2axilite_source_source_param_id;
always @(*) begin
    axi2axilite_source_source_ready <= 1'd0;
    if (axi2axilite_ax_beat_ready) begin
        if (axi2axilite_ax_beat_last) begin
            axi2axilite_source_source_ready <= 1'd1;
        end
    end
end
always @(*) begin
    axi_ps_r_last <= 1'd0;
    axi_ps_r_payload_resp <= 2'd0;
    axi_ps_r_payload_data <= 32'd0;
    axi_ps_r_param_id <= 16'd0;
    axi_lite_ps_aw_valid <= 1'd0;
    axi_lite_ps_aw_payload_addr <= 40'd0;
    axi_ps_aw_ready <= 1'd0;
    axi_lite_ps_w_valid <= 1'd0;
    axi_lite_ps_w_payload_data <= 32'd0;
    axi_lite_ps_w_payload_strb <= 4'd0;
    axi_lite_ps_ar_valid <= 1'd0;
    axi_ps_w_ready <= 1'd0;
    axi_lite_ps_ar_payload_addr <= 40'd0;
    axi_lite_ps_r_ready <= 1'd0;
    soc_axi2axilite_next_state <= 2'd0;
    axi2axilite_cmd_done_axi2axilite_next_value0 <= 1'd0;
    axi2axilite_cmd_done_axi2axilite_next_value_ce0 <= 1'd0;
    axi_ps_b_valid <= 1'd0;
    axi2axilite_ax_burst_valid <= 1'd0;
    axi2axilite_last_ar_aw_n_axi2axilite_next_value1 <= 1'd0;
    axi2axilite_last_ar_aw_n_axi2axilite_next_value_ce1 <= 1'd0;
    axi2axilite_ax_burst_first <= 1'd0;
    axi2axilite_ax_burst_last <= 1'd0;
    axi_ps_b_payload_resp <= 2'd0;
    axi2axilite_ax_burst_payload_addr <= 40'd0;
    axi_ps_b_param_id <= 16'd0;
    axi2axilite_ax_burst_payload_burst <= 2'd0;
    axi2axilite_ax_burst_payload_len <= 8'd0;
    axi2axilite_ax_burst_payload_size <= 3'd0;
    axi2axilite_ax_burst_payload_lock <= 1'd0;
    axi_ps_ar_ready <= 1'd0;
    axi2axilite_ax_burst_payload_prot <= 3'd0;
    axi2axilite_ax_burst_payload_cache <= 4'd0;
    axi2axilite_ax_burst_payload_qos <= 4'd0;
    axi2axilite_ax_burst_payload_region <= 4'd0;
    axi2axilite_ax_burst_param_id <= 16'd0;
    axi2axilite_ax_burst_param_dest <= 1'd0;
    axi2axilite_ax_burst_param_user <= 1'd0;
    axi2axilite_ax_beat_ready <= 1'd0;
    axi_ps_r_valid <= 1'd0;
    soc_axi2axilite_next_state <= soc_axi2axilite_state;
    case (soc_axi2axilite_state)
        1'd1: begin
            axi_lite_ps_ar_valid <= (axi2axilite_ax_beat_valid & (~axi2axilite_cmd_done));
            axi_lite_ps_ar_payload_addr <= axi2axilite_ax_beat_payload_addr;
            axi2axilite_ax_beat_ready <= (axi_lite_ps_ar_ready & (~axi2axilite_cmd_done));
            if ((axi2axilite_ax_beat_valid & axi2axilite_ax_beat_last)) begin
                if (axi_lite_ps_ar_ready) begin
                    axi2axilite_ax_beat_ready <= 1'd0;
                    axi2axilite_cmd_done_axi2axilite_next_value0 <= 1'd1;
                    axi2axilite_cmd_done_axi2axilite_next_value_ce0 <= 1'd1;
                end
            end
            axi_ps_r_valid <= axi_lite_ps_r_valid;
            axi_ps_r_last <= axi2axilite_cmd_done;
            axi_ps_r_payload_resp <= 1'd0;
            axi_ps_r_param_id <= axi2axilite_ax_beat_param_id;
            axi_ps_r_payload_data <= axi_lite_ps_r_payload_data;
            axi_lite_ps_r_ready <= axi_ps_r_ready;
            if (((axi_ps_r_valid & axi_ps_r_last) & axi_ps_r_ready)) begin
                axi2axilite_ax_beat_ready <= 1'd1;
                soc_axi2axilite_next_state <= 1'd0;
            end
        end
        2'd2: begin
            axi_lite_ps_aw_valid <= (axi2axilite_ax_beat_valid & (~axi2axilite_cmd_done));
            axi_lite_ps_aw_payload_addr <= axi2axilite_ax_beat_payload_addr;
            axi2axilite_ax_beat_ready <= (axi_lite_ps_aw_ready & (~axi2axilite_cmd_done));
            if ((axi2axilite_ax_beat_valid & axi2axilite_ax_beat_last)) begin
                if (axi_lite_ps_aw_ready) begin
                    axi2axilite_ax_beat_ready <= 1'd0;
                    axi2axilite_cmd_done_axi2axilite_next_value0 <= 1'd1;
                    axi2axilite_cmd_done_axi2axilite_next_value_ce0 <= 1'd1;
                end
            end
            axi_lite_ps_w_valid <= axi_ps_w_valid;
            axi_lite_ps_w_payload_data <= axi_ps_w_payload_data;
            axi_lite_ps_w_payload_strb <= axi_ps_w_payload_strb;
            axi_ps_w_ready <= axi_lite_ps_w_ready;
            if (((axi_ps_w_valid & axi_ps_w_last) & axi_ps_w_ready)) begin
                soc_axi2axilite_next_state <= 2'd3;
            end
        end
        2'd3: begin
            axi_ps_b_valid <= 1'd1;
            axi_ps_b_payload_resp <= 1'd0;
            axi_ps_b_param_id <= axi2axilite_ax_beat_param_id;
            if (axi_ps_b_ready) begin
                axi2axilite_ax_beat_ready <= 1'd1;
                soc_axi2axilite_next_state <= 1'd0;
            end
        end
        default: begin
            axi2axilite_cmd_done_axi2axilite_next_value0 <= 1'd0;
            axi2axilite_cmd_done_axi2axilite_next_value_ce0 <= 1'd1;
            if ((axi_ps_ar_valid & axi_ps_aw_valid)) begin
                if (axi2axilite_last_ar_aw_n) begin
                    axi2axilite_ax_burst_valid <= axi_ps_aw_valid;
                    axi_ps_aw_ready <= axi2axilite_ax_burst_ready;
                    axi2axilite_ax_burst_first <= axi_ps_aw_first;
                    axi2axilite_ax_burst_last <= axi_ps_aw_last;
                    axi2axilite_ax_burst_payload_addr <= axi_ps_aw_payload_addr;
                    axi2axilite_ax_burst_payload_burst <= axi_ps_aw_payload_burst;
                    axi2axilite_ax_burst_payload_len <= axi_ps_aw_payload_len;
                    axi2axilite_ax_burst_payload_size <= axi_ps_aw_payload_size;
                    axi2axilite_ax_burst_payload_lock <= axi_ps_aw_payload_lock;
                    axi2axilite_ax_burst_payload_prot <= axi_ps_aw_payload_prot;
                    axi2axilite_ax_burst_payload_cache <= axi_ps_aw_payload_cache;
                    axi2axilite_ax_burst_payload_qos <= axi_ps_aw_payload_qos;
                    axi2axilite_ax_burst_payload_region <= axi_ps_aw_payload_region;
                    axi2axilite_ax_burst_param_id <= axi_ps_aw_param_id;
                    axi2axilite_ax_burst_param_dest <= axi_ps_aw_param_dest;
                    axi2axilite_ax_burst_param_user <= axi_ps_aw_param_user;
                    axi2axilite_last_ar_aw_n_axi2axilite_next_value1 <= 1'd0;
                    axi2axilite_last_ar_aw_n_axi2axilite_next_value_ce1 <= 1'd1;
                    soc_axi2axilite_next_state <= 2'd2;
                end else begin
                    axi2axilite_ax_burst_valid <= axi_ps_ar_valid;
                    axi_ps_ar_ready <= axi2axilite_ax_burst_ready;
                    axi2axilite_ax_burst_first <= axi_ps_ar_first;
                    axi2axilite_ax_burst_last <= axi_ps_ar_last;
                    axi2axilite_ax_burst_payload_addr <= axi_ps_ar_payload_addr;
                    axi2axilite_ax_burst_payload_burst <= axi_ps_ar_payload_burst;
                    axi2axilite_ax_burst_payload_len <= axi_ps_ar_payload_len;
                    axi2axilite_ax_burst_payload_size <= axi_ps_ar_payload_size;
                    axi2axilite_ax_burst_payload_lock <= axi_ps_ar_payload_lock;
                    axi2axilite_ax_burst_payload_prot <= axi_ps_ar_payload_prot;
                    axi2axilite_ax_burst_payload_cache <= axi_ps_ar_payload_cache;
                    axi2axilite_ax_burst_payload_qos <= axi_ps_ar_payload_qos;
                    axi2axilite_ax_burst_payload_region <= axi_ps_ar_payload_region;
                    axi2axilite_ax_burst_param_id <= axi_ps_ar_param_id;
                    axi2axilite_ax_burst_param_dest <= axi_ps_ar_param_dest;
                    axi2axilite_ax_burst_param_user <= axi_ps_ar_param_user;
                    axi2axilite_last_ar_aw_n_axi2axilite_next_value1 <= 1'd1;
                    axi2axilite_last_ar_aw_n_axi2axilite_next_value_ce1 <= 1'd1;
                    soc_axi2axilite_next_state <= 1'd1;
                end
            end else begin
                if (axi_ps_ar_valid) begin
                    axi2axilite_ax_burst_valid <= axi_ps_ar_valid;
                    axi_ps_ar_ready <= axi2axilite_ax_burst_ready;
                    axi2axilite_ax_burst_first <= axi_ps_ar_first;
                    axi2axilite_ax_burst_last <= axi_ps_ar_last;
                    axi2axilite_ax_burst_payload_addr <= axi_ps_ar_payload_addr;
                    axi2axilite_ax_burst_payload_burst <= axi_ps_ar_payload_burst;
                    axi2axilite_ax_burst_payload_len <= axi_ps_ar_payload_len;
                    axi2axilite_ax_burst_payload_size <= axi_ps_ar_payload_size;
                    axi2axilite_ax_burst_payload_lock <= axi_ps_ar_payload_lock;
                    axi2axilite_ax_burst_payload_prot <= axi_ps_ar_payload_prot;
                    axi2axilite_ax_burst_payload_cache <= axi_ps_ar_payload_cache;
                    axi2axilite_ax_burst_payload_qos <= axi_ps_ar_payload_qos;
                    axi2axilite_ax_burst_payload_region <= axi_ps_ar_payload_region;
                    axi2axilite_ax_burst_param_id <= axi_ps_ar_param_id;
                    axi2axilite_ax_burst_param_dest <= axi_ps_ar_param_dest;
                    axi2axilite_ax_burst_param_user <= axi_ps_ar_param_user;
                    axi2axilite_last_ar_aw_n_axi2axilite_next_value1 <= 1'd1;
                    axi2axilite_last_ar_aw_n_axi2axilite_next_value_ce1 <= 1'd1;
                    soc_axi2axilite_next_state <= 1'd1;
                end else begin
                    if (axi_ps_aw_valid) begin
                        axi2axilite_ax_burst_valid <= axi_ps_aw_valid;
                        axi_ps_aw_ready <= axi2axilite_ax_burst_ready;
                        axi2axilite_ax_burst_first <= axi_ps_aw_first;
                        axi2axilite_ax_burst_last <= axi_ps_aw_last;
                        axi2axilite_ax_burst_payload_addr <= axi_ps_aw_payload_addr;
                        axi2axilite_ax_burst_payload_burst <= axi_ps_aw_payload_burst;
                        axi2axilite_ax_burst_payload_len <= axi_ps_aw_payload_len;
                        axi2axilite_ax_burst_payload_size <= axi_ps_aw_payload_size;
                        axi2axilite_ax_burst_payload_lock <= axi_ps_aw_payload_lock;
                        axi2axilite_ax_burst_payload_prot <= axi_ps_aw_payload_prot;
                        axi2axilite_ax_burst_payload_cache <= axi_ps_aw_payload_cache;
                        axi2axilite_ax_burst_payload_qos <= axi_ps_aw_payload_qos;
                        axi2axilite_ax_burst_payload_region <= axi_ps_aw_payload_region;
                        axi2axilite_ax_burst_param_id <= axi_ps_aw_param_id;
                        axi2axilite_ax_burst_param_dest <= axi_ps_aw_param_dest;
                        axi2axilite_ax_burst_param_user <= axi_ps_aw_param_user;
                        axi2axilite_last_ar_aw_n_axi2axilite_next_value1 <= 1'd0;
                        axi2axilite_last_ar_aw_n_axi2axilite_next_value_ce1 <= 1'd1;
                        soc_axi2axilite_next_state <= 2'd2;
                    end
                end
            end
        end
    endcase
end
assign axilite2wishbone_r_addr = (axi_lite_ps_ar_payload_addr - 35'd17179869184);
assign axilite2wishbone_w_addr = (axi_lite_ps_aw_payload_addr - 35'd17179869184);
always @(*) begin
    axi_lite_ps_r_valid <= 1'd0;
    axi_lite_ps_r_payload_resp <= 2'd0;
    axi_lite_ps_r_payload_data <= 32'd0;
    axilite2wishbone_data_axilite2wishbone_next_value1 <= 32'd0;
    axilite2wishbone_data_axilite2wishbone_next_value_ce1 <= 1'd0;
    axi_lite_ps_aw_ready <= 1'd0;
    wb_ps_adr <= 38'd0;
    wb_ps_dat_w <= 32'd0;
    wb_ps_sel <= 4'd0;
    wb_ps_cyc <= 1'd0;
    wb_ps_stb <= 1'd0;
    axi_lite_ps_w_ready <= 1'd0;
    wb_ps_we <= 1'd0;
    axi_lite_ps_b_valid <= 1'd0;
    axi_lite_ps_b_payload_resp <= 2'd0;
    axi_lite_ps_ar_ready <= 1'd0;
    soc_axilite2wishbone_next_state <= 3'd0;
    axilite2wishbone_last_ar_aw_n_axilite2wishbone_next_value0 <= 1'd0;
    axilite2wishbone_last_ar_aw_n_axilite2wishbone_next_value_ce0 <= 1'd0;
    soc_axilite2wishbone_next_state <= soc_axilite2wishbone_state;
    case (soc_axilite2wishbone_state)
        1'd1: begin
            wb_ps_stb <= 1'd1;
            wb_ps_cyc <= 1'd1;
            wb_ps_adr <= axilite2wishbone_r_addr[39:2];
            wb_ps_sel <= 4'd15;
            if (wb_ps_ack) begin
                axi_lite_ps_ar_ready <= 1'd1;
                axilite2wishbone_data_axilite2wishbone_next_value1 <= wb_ps_dat_r;
                axilite2wishbone_data_axilite2wishbone_next_value_ce1 <= 1'd1;
                soc_axilite2wishbone_next_state <= 2'd2;
            end
        end
        2'd2: begin
            axi_lite_ps_r_valid <= 1'd1;
            axi_lite_ps_r_payload_resp <= 1'd0;
            axi_lite_ps_r_payload_data <= axilite2wishbone_data;
            if (axi_lite_ps_r_ready) begin
                soc_axilite2wishbone_next_state <= 1'd0;
            end
        end
        2'd3: begin
            wb_ps_stb <= axi_lite_ps_w_valid;
            wb_ps_cyc <= axi_lite_ps_w_valid;
            wb_ps_we <= 1'd1;
            wb_ps_adr <= axilite2wishbone_w_addr[39:2];
            wb_ps_sel <= axi_lite_ps_w_payload_strb;
            wb_ps_dat_w <= axi_lite_ps_w_payload_data;
            if (wb_ps_ack) begin
                axi_lite_ps_aw_ready <= 1'd1;
                axi_lite_ps_w_ready <= 1'd1;
                soc_axilite2wishbone_next_state <= 3'd4;
            end
        end
        3'd4: begin
            axi_lite_ps_b_valid <= 1'd1;
            axi_lite_ps_b_payload_resp <= 1'd0;
            if (axi_lite_ps_b_ready) begin
                soc_axilite2wishbone_next_state <= 1'd0;
            end
        end
        default: begin
            if ((axi_lite_ps_ar_valid & axi_lite_ps_aw_valid)) begin
                if (axilite2wishbone_last_ar_aw_n) begin
                    axilite2wishbone_last_ar_aw_n_axilite2wishbone_next_value0 <= 1'd0;
                    axilite2wishbone_last_ar_aw_n_axilite2wishbone_next_value_ce0 <= 1'd1;
                    soc_axilite2wishbone_next_state <= 2'd3;
                end else begin
                    axilite2wishbone_last_ar_aw_n_axilite2wishbone_next_value0 <= 1'd1;
                    axilite2wishbone_last_ar_aw_n_axilite2wishbone_next_value_ce0 <= 1'd1;
                    soc_axilite2wishbone_next_state <= 1'd1;
                end
            end else begin
                if (axi_lite_ps_ar_valid) begin
                    axilite2wishbone_last_ar_aw_n_axilite2wishbone_next_value0 <= 1'd1;
                    axilite2wishbone_last_ar_aw_n_axilite2wishbone_next_value_ce0 <= 1'd1;
                    soc_axilite2wishbone_next_state <= 1'd1;
                end else begin
                    if (axi_lite_ps_aw_valid) begin
                        axilite2wishbone_last_ar_aw_n_axilite2wishbone_next_value0 <= 1'd0;
                        axilite2wishbone_last_ar_aw_n_axilite2wishbone_next_value_ce0 <= 1'd1;
                        soc_axilite2wishbone_next_state <= 2'd3;
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    soc_wishbone2csr_next_state <= 2'd0;
    soc_dat_w_wishbone2csr_next_value0 <= 32'd0;
    soc_dat_w_wishbone2csr_next_value_ce0 <= 1'd0;
    soc_adr_wishbone2csr_next_value1 <= 14'd0;
    soc_adr_wishbone2csr_next_value_ce1 <= 1'd0;
    soc_we_wishbone2csr_next_value2 <= 1'd0;
    soc_we_wishbone2csr_next_value_ce2 <= 1'd0;
    soc_wishbone_dat_r <= 32'd0;
    soc_wishbone_ack <= 1'd0;
    soc_wishbone2csr_next_state <= soc_wishbone2csr_state;
    case (soc_wishbone2csr_state)
        1'd1: begin
            soc_adr_wishbone2csr_next_value1 <= 1'd0;
            soc_adr_wishbone2csr_next_value_ce1 <= 1'd1;
            soc_we_wishbone2csr_next_value2 <= 1'd0;
            soc_we_wishbone2csr_next_value_ce2 <= 1'd1;
            soc_wishbone2csr_next_state <= 2'd2;
        end
        2'd2: begin
            soc_wishbone_ack <= 1'd1;
            soc_wishbone_dat_r <= soc_dat_r;
            soc_wishbone2csr_next_state <= 1'd0;
        end
        default: begin
            soc_dat_w_wishbone2csr_next_value0 <= soc_wishbone_dat_w;
            soc_dat_w_wishbone2csr_next_value_ce0 <= 1'd1;
            if ((soc_wishbone_cyc & soc_wishbone_stb)) begin
                soc_adr_wishbone2csr_next_value1 <= soc_wishbone_adr;
                soc_adr_wishbone2csr_next_value_ce1 <= 1'd1;
                soc_we_wishbone2csr_next_value2 <= (soc_wishbone_we & (soc_wishbone_sel != 1'd0));
                soc_we_wishbone2csr_next_value_ce2 <= 1'd1;
                soc_wishbone2csr_next_state <= 1'd1;
            end
        end
    endcase
end
assign csr_bankarray_csrbank0_sel = (csr_bankarray_interface0_bank_bus_adr[13:9] == 2'd2);
assign csr_bankarray_csrbank0_refresh0_r = csr_bankarray_interface0_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank0_refresh0_re <= 1'd0;
    csr_bankarray_csrbank0_refresh0_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 1'd0))) begin
        csr_bankarray_csrbank0_refresh0_re <= csr_bankarray_interface0_bank_bus_we;
        csr_bankarray_csrbank0_refresh0_we <= (~csr_bankarray_interface0_bank_bus_we);
    end
end
assign csr_bankarray_csrbank0_refresh0_w = controller_settings_storage;
assign csr_bankarray_csrbank1_sel = (csr_bankarray_interface1_bank_bus_adr[13:9] == 4'd10);
assign csr_bankarray_csrbank1_reset0_r = csr_bankarray_interface1_bank_bus_dat_w[1:0];
always @(*) begin
    csr_bankarray_csrbank1_reset0_re <= 1'd0;
    csr_bankarray_csrbank1_reset0_we <= 1'd0;
    if ((csr_bankarray_csrbank1_sel & (csr_bankarray_interface1_bank_bus_adr[8:0] == 1'd0))) begin
        csr_bankarray_csrbank1_reset0_re <= csr_bankarray_interface1_bank_bus_we;
        csr_bankarray_csrbank1_reset0_we <= (~csr_bankarray_interface1_bank_bus_we);
    end
end
assign csr_bankarray_csrbank1_scratch0_r = csr_bankarray_interface1_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank1_scratch0_we <= 1'd0;
    csr_bankarray_csrbank1_scratch0_re <= 1'd0;
    if ((csr_bankarray_csrbank1_sel & (csr_bankarray_interface1_bank_bus_adr[8:0] == 1'd1))) begin
        csr_bankarray_csrbank1_scratch0_re <= csr_bankarray_interface1_bank_bus_we;
        csr_bankarray_csrbank1_scratch0_we <= (~csr_bankarray_interface1_bank_bus_we);
    end
end
assign csr_bankarray_csrbank1_bus_errors_r = csr_bankarray_interface1_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank1_bus_errors_re <= 1'd0;
    csr_bankarray_csrbank1_bus_errors_we <= 1'd0;
    if ((csr_bankarray_csrbank1_sel & (csr_bankarray_interface1_bank_bus_adr[8:0] == 2'd2))) begin
        csr_bankarray_csrbank1_bus_errors_re <= csr_bankarray_interface1_bank_bus_we;
        csr_bankarray_csrbank1_bus_errors_we <= (~csr_bankarray_interface1_bank_bus_we);
    end
end
assign csr_bankarray_csrbank2_sel = (csr_bankarray_interface2_bank_bus_adr[13:9] == 2'd3);
assign csr_bankarray_csrbank2_init_done0_r = csr_bankarray_interface2_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank2_init_done0_we <= 1'd0;
    csr_bankarray_csrbank2_init_done0_re <= 1'd0;
    if ((csr_bankarray_csrbank2_sel & (csr_bankarray_interface2_bank_bus_adr[8:0] == 1'd0))) begin
        csr_bankarray_csrbank2_init_done0_re <= csr_bankarray_interface2_bank_bus_we;
        csr_bankarray_csrbank2_init_done0_we <= (~csr_bankarray_interface2_bank_bus_we);
    end
end
assign csr_bankarray_csrbank2_init_error0_r = csr_bankarray_interface2_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank2_init_error0_re <= 1'd0;
    csr_bankarray_csrbank2_init_error0_we <= 1'd0;
    if ((csr_bankarray_csrbank2_sel & (csr_bankarray_interface2_bank_bus_adr[8:0] == 1'd1))) begin
        csr_bankarray_csrbank2_init_error0_re <= csr_bankarray_interface2_bank_bus_we;
        csr_bankarray_csrbank2_init_error0_we <= (~csr_bankarray_interface2_bank_bus_we);
    end
end
assign csr_bankarray_csrbank2_init_done0_w = init_done_storage;
assign csr_bankarray_csrbank2_init_error0_w = init_error_storage;
assign csr_bankarray_csrbank3_sel = (csr_bankarray_interface3_bank_bus_adr[13:9] == 1'd1);
assign csr_bankarray_csrbank3_rst0_r = csr_bankarray_interface3_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank3_rst0_re <= 1'd0;
    csr_bankarray_csrbank3_rst0_we <= 1'd0;
    if ((csr_bankarray_csrbank3_sel & (csr_bankarray_interface3_bank_bus_adr[8:0] == 1'd0))) begin
        csr_bankarray_csrbank3_rst0_re <= csr_bankarray_interface3_bank_bus_we;
        csr_bankarray_csrbank3_rst0_we <= (~csr_bankarray_interface3_bank_bus_we);
    end
end
assign csr_bankarray_csrbank3_en_vtc0_r = csr_bankarray_interface3_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank3_en_vtc0_we <= 1'd0;
    csr_bankarray_csrbank3_en_vtc0_re <= 1'd0;
    if ((csr_bankarray_csrbank3_sel & (csr_bankarray_interface3_bank_bus_adr[8:0] == 1'd1))) begin
        csr_bankarray_csrbank3_en_vtc0_re <= csr_bankarray_interface3_bank_bus_we;
        csr_bankarray_csrbank3_en_vtc0_we <= (~csr_bankarray_interface3_bank_bus_we);
    end
end
assign csr_bankarray_csrbank3_half_sys8x_taps_r = csr_bankarray_interface3_bank_bus_dat_w[8:0];
always @(*) begin
    csr_bankarray_csrbank3_half_sys8x_taps_re <= 1'd0;
    csr_bankarray_csrbank3_half_sys8x_taps_we <= 1'd0;
    if ((csr_bankarray_csrbank3_sel & (csr_bankarray_interface3_bank_bus_adr[8:0] == 2'd2))) begin
        csr_bankarray_csrbank3_half_sys8x_taps_re <= csr_bankarray_interface3_bank_bus_we;
        csr_bankarray_csrbank3_half_sys8x_taps_we <= (~csr_bankarray_interface3_bank_bus_we);
    end
end
assign csr_bankarray_csrbank3_wlevel_en0_r = csr_bankarray_interface3_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank3_wlevel_en0_re <= 1'd0;
    csr_bankarray_csrbank3_wlevel_en0_we <= 1'd0;
    if ((csr_bankarray_csrbank3_sel & (csr_bankarray_interface3_bank_bus_adr[8:0] == 2'd3))) begin
        csr_bankarray_csrbank3_wlevel_en0_re <= csr_bankarray_interface3_bank_bus_we;
        csr_bankarray_csrbank3_wlevel_en0_we <= (~csr_bankarray_interface3_bank_bus_we);
    end
end
assign uspddrphy_wlevel_strobe_r = csr_bankarray_interface3_bank_bus_dat_w[0];
always @(*) begin
    uspddrphy_wlevel_strobe_re <= 1'd0;
    uspddrphy_wlevel_strobe_we <= 1'd0;
    if ((csr_bankarray_csrbank3_sel & (csr_bankarray_interface3_bank_bus_adr[8:0] == 3'd4))) begin
        uspddrphy_wlevel_strobe_re <= csr_bankarray_interface3_bank_bus_we;
        uspddrphy_wlevel_strobe_we <= (~csr_bankarray_interface3_bank_bus_we);
    end
end
assign uspddrphy_cdly_rst_r = csr_bankarray_interface3_bank_bus_dat_w[0];
always @(*) begin
    uspddrphy_cdly_rst_we <= 1'd0;
    uspddrphy_cdly_rst_re <= 1'd0;
    if ((csr_bankarray_csrbank3_sel & (csr_bankarray_interface3_bank_bus_adr[8:0] == 3'd5))) begin
        uspddrphy_cdly_rst_re <= csr_bankarray_interface3_bank_bus_we;
        uspddrphy_cdly_rst_we <= (~csr_bankarray_interface3_bank_bus_we);
    end
end
assign uspddrphy_cdly_inc_r = csr_bankarray_interface3_bank_bus_dat_w[0];
always @(*) begin
    uspddrphy_cdly_inc_we <= 1'd0;
    uspddrphy_cdly_inc_re <= 1'd0;
    if ((csr_bankarray_csrbank3_sel & (csr_bankarray_interface3_bank_bus_adr[8:0] == 3'd6))) begin
        uspddrphy_cdly_inc_re <= csr_bankarray_interface3_bank_bus_we;
        uspddrphy_cdly_inc_we <= (~csr_bankarray_interface3_bank_bus_we);
    end
end
assign csr_bankarray_csrbank3_cdly_value_r = csr_bankarray_interface3_bank_bus_dat_w[8:0];
always @(*) begin
    csr_bankarray_csrbank3_cdly_value_we <= 1'd0;
    csr_bankarray_csrbank3_cdly_value_re <= 1'd0;
    if ((csr_bankarray_csrbank3_sel & (csr_bankarray_interface3_bank_bus_adr[8:0] == 3'd7))) begin
        csr_bankarray_csrbank3_cdly_value_re <= csr_bankarray_interface3_bank_bus_we;
        csr_bankarray_csrbank3_cdly_value_we <= (~csr_bankarray_interface3_bank_bus_we);
    end
end
assign csr_bankarray_csrbank3_dly_sel0_r = csr_bankarray_interface3_bank_bus_dat_w[7:0];
always @(*) begin
    csr_bankarray_csrbank3_dly_sel0_we <= 1'd0;
    csr_bankarray_csrbank3_dly_sel0_re <= 1'd0;
    if ((csr_bankarray_csrbank3_sel & (csr_bankarray_interface3_bank_bus_adr[8:0] == 4'd8))) begin
        csr_bankarray_csrbank3_dly_sel0_re <= csr_bankarray_interface3_bank_bus_we;
        csr_bankarray_csrbank3_dly_sel0_we <= (~csr_bankarray_interface3_bank_bus_we);
    end
end
assign uspddrphy_rdly_dq_rst_r = csr_bankarray_interface3_bank_bus_dat_w[0];
always @(*) begin
    uspddrphy_rdly_dq_rst_re <= 1'd0;
    uspddrphy_rdly_dq_rst_we <= 1'd0;
    if ((csr_bankarray_csrbank3_sel & (csr_bankarray_interface3_bank_bus_adr[8:0] == 4'd9))) begin
        uspddrphy_rdly_dq_rst_re <= csr_bankarray_interface3_bank_bus_we;
        uspddrphy_rdly_dq_rst_we <= (~csr_bankarray_interface3_bank_bus_we);
    end
end
assign uspddrphy_rdly_dq_inc_r = csr_bankarray_interface3_bank_bus_dat_w[0];
always @(*) begin
    uspddrphy_rdly_dq_inc_re <= 1'd0;
    uspddrphy_rdly_dq_inc_we <= 1'd0;
    if ((csr_bankarray_csrbank3_sel & (csr_bankarray_interface3_bank_bus_adr[8:0] == 4'd10))) begin
        uspddrphy_rdly_dq_inc_re <= csr_bankarray_interface3_bank_bus_we;
        uspddrphy_rdly_dq_inc_we <= (~csr_bankarray_interface3_bank_bus_we);
    end
end
assign uspddrphy_rdly_dq_bitslip_rst_r = csr_bankarray_interface3_bank_bus_dat_w[0];
always @(*) begin
    uspddrphy_rdly_dq_bitslip_rst_we <= 1'd0;
    uspddrphy_rdly_dq_bitslip_rst_re <= 1'd0;
    if ((csr_bankarray_csrbank3_sel & (csr_bankarray_interface3_bank_bus_adr[8:0] == 4'd11))) begin
        uspddrphy_rdly_dq_bitslip_rst_re <= csr_bankarray_interface3_bank_bus_we;
        uspddrphy_rdly_dq_bitslip_rst_we <= (~csr_bankarray_interface3_bank_bus_we);
    end
end
assign uspddrphy_rdly_dq_bitslip_r = csr_bankarray_interface3_bank_bus_dat_w[0];
always @(*) begin
    uspddrphy_rdly_dq_bitslip_we <= 1'd0;
    uspddrphy_rdly_dq_bitslip_re <= 1'd0;
    if ((csr_bankarray_csrbank3_sel & (csr_bankarray_interface3_bank_bus_adr[8:0] == 4'd12))) begin
        uspddrphy_rdly_dq_bitslip_re <= csr_bankarray_interface3_bank_bus_we;
        uspddrphy_rdly_dq_bitslip_we <= (~csr_bankarray_interface3_bank_bus_we);
    end
end
assign uspddrphy_wdly_dq_rst_r = csr_bankarray_interface3_bank_bus_dat_w[0];
always @(*) begin
    uspddrphy_wdly_dq_rst_we <= 1'd0;
    uspddrphy_wdly_dq_rst_re <= 1'd0;
    if ((csr_bankarray_csrbank3_sel & (csr_bankarray_interface3_bank_bus_adr[8:0] == 4'd13))) begin
        uspddrphy_wdly_dq_rst_re <= csr_bankarray_interface3_bank_bus_we;
        uspddrphy_wdly_dq_rst_we <= (~csr_bankarray_interface3_bank_bus_we);
    end
end
assign uspddrphy_wdly_dq_inc_r = csr_bankarray_interface3_bank_bus_dat_w[0];
always @(*) begin
    uspddrphy_wdly_dq_inc_we <= 1'd0;
    uspddrphy_wdly_dq_inc_re <= 1'd0;
    if ((csr_bankarray_csrbank3_sel & (csr_bankarray_interface3_bank_bus_adr[8:0] == 4'd14))) begin
        uspddrphy_wdly_dq_inc_re <= csr_bankarray_interface3_bank_bus_we;
        uspddrphy_wdly_dq_inc_we <= (~csr_bankarray_interface3_bank_bus_we);
    end
end
assign uspddrphy_wdly_dqs_rst_r = csr_bankarray_interface3_bank_bus_dat_w[0];
always @(*) begin
    uspddrphy_wdly_dqs_rst_re <= 1'd0;
    uspddrphy_wdly_dqs_rst_we <= 1'd0;
    if ((csr_bankarray_csrbank3_sel & (csr_bankarray_interface3_bank_bus_adr[8:0] == 4'd15))) begin
        uspddrphy_wdly_dqs_rst_re <= csr_bankarray_interface3_bank_bus_we;
        uspddrphy_wdly_dqs_rst_we <= (~csr_bankarray_interface3_bank_bus_we);
    end
end
assign uspddrphy_wdly_dqs_inc_r = csr_bankarray_interface3_bank_bus_dat_w[0];
always @(*) begin
    uspddrphy_wdly_dqs_inc_re <= 1'd0;
    uspddrphy_wdly_dqs_inc_we <= 1'd0;
    if ((csr_bankarray_csrbank3_sel & (csr_bankarray_interface3_bank_bus_adr[8:0] == 5'd16))) begin
        uspddrphy_wdly_dqs_inc_re <= csr_bankarray_interface3_bank_bus_we;
        uspddrphy_wdly_dqs_inc_we <= (~csr_bankarray_interface3_bank_bus_we);
    end
end
assign csr_bankarray_csrbank3_wdly_dqs_inc_count_r = csr_bankarray_interface3_bank_bus_dat_w[8:0];
always @(*) begin
    csr_bankarray_csrbank3_wdly_dqs_inc_count_re <= 1'd0;
    csr_bankarray_csrbank3_wdly_dqs_inc_count_we <= 1'd0;
    if ((csr_bankarray_csrbank3_sel & (csr_bankarray_interface3_bank_bus_adr[8:0] == 5'd17))) begin
        csr_bankarray_csrbank3_wdly_dqs_inc_count_re <= csr_bankarray_interface3_bank_bus_we;
        csr_bankarray_csrbank3_wdly_dqs_inc_count_we <= (~csr_bankarray_interface3_bank_bus_we);
    end
end
assign uspddrphy_wdly_dq_bitslip_rst_r = csr_bankarray_interface3_bank_bus_dat_w[0];
always @(*) begin
    uspddrphy_wdly_dq_bitslip_rst_re <= 1'd0;
    uspddrphy_wdly_dq_bitslip_rst_we <= 1'd0;
    if ((csr_bankarray_csrbank3_sel & (csr_bankarray_interface3_bank_bus_adr[8:0] == 5'd18))) begin
        uspddrphy_wdly_dq_bitslip_rst_re <= csr_bankarray_interface3_bank_bus_we;
        uspddrphy_wdly_dq_bitslip_rst_we <= (~csr_bankarray_interface3_bank_bus_we);
    end
end
assign uspddrphy_wdly_dq_bitslip_r = csr_bankarray_interface3_bank_bus_dat_w[0];
always @(*) begin
    uspddrphy_wdly_dq_bitslip_re <= 1'd0;
    uspddrphy_wdly_dq_bitslip_we <= 1'd0;
    if ((csr_bankarray_csrbank3_sel & (csr_bankarray_interface3_bank_bus_adr[8:0] == 5'd19))) begin
        uspddrphy_wdly_dq_bitslip_re <= csr_bankarray_interface3_bank_bus_we;
        uspddrphy_wdly_dq_bitslip_we <= (~csr_bankarray_interface3_bank_bus_we);
    end
end
assign csr_bankarray_csrbank3_rdphase0_r = csr_bankarray_interface3_bank_bus_dat_w[1:0];
always @(*) begin
    csr_bankarray_csrbank3_rdphase0_we <= 1'd0;
    csr_bankarray_csrbank3_rdphase0_re <= 1'd0;
    if ((csr_bankarray_csrbank3_sel & (csr_bankarray_interface3_bank_bus_adr[8:0] == 5'd20))) begin
        csr_bankarray_csrbank3_rdphase0_re <= csr_bankarray_interface3_bank_bus_we;
        csr_bankarray_csrbank3_rdphase0_we <= (~csr_bankarray_interface3_bank_bus_we);
    end
end
assign csr_bankarray_csrbank3_wrphase0_r = csr_bankarray_interface3_bank_bus_dat_w[1:0];
always @(*) begin
    csr_bankarray_csrbank3_wrphase0_we <= 1'd0;
    csr_bankarray_csrbank3_wrphase0_re <= 1'd0;
    if ((csr_bankarray_csrbank3_sel & (csr_bankarray_interface3_bank_bus_adr[8:0] == 5'd21))) begin
        csr_bankarray_csrbank3_wrphase0_re <= csr_bankarray_interface3_bank_bus_we;
        csr_bankarray_csrbank3_wrphase0_we <= (~csr_bankarray_interface3_bank_bus_we);
    end
end
assign csr_bankarray_csrbank3_rst0_w = uspddrphy_rst_storage;
assign csr_bankarray_csrbank3_en_vtc0_w = uspddrphy_en_vtc_storage;
assign csr_bankarray_csrbank3_half_sys8x_taps_w = uspddrphy_half_sys8x_taps_status[8:0];
assign uspddrphy_half_sys8x_taps_we = csr_bankarray_csrbank3_half_sys8x_taps_we;
assign csr_bankarray_csrbank3_wlevel_en0_w = uspddrphy_wlevel_en_storage;
assign csr_bankarray_csrbank3_cdly_value_w = uspddrphy_cdly_value_status[8:0];
assign uspddrphy_cdly_value_we = csr_bankarray_csrbank3_cdly_value_we;
assign csr_bankarray_csrbank3_dly_sel0_w = uspddrphy_dly_sel_storage[7:0];
assign csr_bankarray_csrbank3_wdly_dqs_inc_count_w = uspddrphy_wdly_dqs_inc_count_status[8:0];
assign uspddrphy_wdly_dqs_inc_count_we = csr_bankarray_csrbank3_wdly_dqs_inc_count_we;
assign csr_bankarray_csrbank3_rdphase0_w = uspddrphy_rdphase_storage[1:0];
assign csr_bankarray_csrbank3_wrphase0_w = uspddrphy_wrphase_storage[1:0];
assign csr_bankarray_csrbank4_sel = (csr_bankarray_interface4_bank_bus_adr[13:9] == 3'd7);
assign csr_bankarray_csrbank4_refresh_count_r = csr_bankarray_interface4_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank4_refresh_count_re <= 1'd0;
    csr_bankarray_csrbank4_refresh_count_we <= 1'd0;
    if ((csr_bankarray_csrbank4_sel & (csr_bankarray_interface4_bank_bus_adr[8:0] == 1'd0))) begin
        csr_bankarray_csrbank4_refresh_count_re <= csr_bankarray_interface4_bank_bus_we;
        csr_bankarray_csrbank4_refresh_count_we <= (~csr_bankarray_interface4_bank_bus_we);
    end
end
assign csr_bankarray_csrbank4_at_refresh0_r = csr_bankarray_interface4_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank4_at_refresh0_we <= 1'd0;
    csr_bankarray_csrbank4_at_refresh0_re <= 1'd0;
    if ((csr_bankarray_csrbank4_sel & (csr_bankarray_interface4_bank_bus_adr[8:0] == 1'd1))) begin
        csr_bankarray_csrbank4_at_refresh0_re <= csr_bankarray_interface4_bank_bus_we;
        csr_bankarray_csrbank4_at_refresh0_we <= (~csr_bankarray_interface4_bank_bus_we);
    end
end
assign refresh_update_r = csr_bankarray_interface4_bank_bus_dat_w[0];
always @(*) begin
    refresh_update_we <= 1'd0;
    refresh_update_re <= 1'd0;
    if ((csr_bankarray_csrbank4_sel & (csr_bankarray_interface4_bank_bus_adr[8:0] == 2'd2))) begin
        refresh_update_re <= csr_bankarray_interface4_bank_bus_we;
        refresh_update_we <= (~csr_bankarray_interface4_bank_bus_we);
    end
end
assign csr_bankarray_csrbank4_refresh_count_w = refresh_count_status[31:0];
assign refresh_count_we = csr_bankarray_csrbank4_refresh_count_we;
assign csr_bankarray_csrbank4_at_refresh0_w = at_refresh_storage[31:0];
assign csr_bankarray_csrbank5_sel = (csr_bankarray_interface5_bank_bus_adr[13:9] == 4'd9);
assign csr_bankarray_csrbank5_w0_r = csr_bankarray_interface5_bank_bus_dat_w[2:0];
always @(*) begin
    csr_bankarray_csrbank5_w0_we <= 1'd0;
    csr_bankarray_csrbank5_w0_re <= 1'd0;
    if ((csr_bankarray_csrbank5_sel & (csr_bankarray_interface5_bank_bus_adr[8:0] == 1'd0))) begin
        csr_bankarray_csrbank5_w0_re <= csr_bankarray_interface5_bank_bus_we;
        csr_bankarray_csrbank5_w0_we <= (~csr_bankarray_interface5_bank_bus_we);
    end
end
assign csr_bankarray_csrbank5_r_r = csr_bankarray_interface5_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank5_r_we <= 1'd0;
    csr_bankarray_csrbank5_r_re <= 1'd0;
    if ((csr_bankarray_csrbank5_sel & (csr_bankarray_interface5_bank_bus_adr[8:0] == 1'd1))) begin
        csr_bankarray_csrbank5_r_re <= csr_bankarray_interface5_bank_bus_we;
        csr_bankarray_csrbank5_r_we <= (~csr_bankarray_interface5_bank_bus_we);
    end
end
assign scl = _w_storage[0];
assign oe = _w_storage[1];
assign sda0 = _w_storage[2];
assign csr_bankarray_csrbank5_w0_w = _w_storage[2:0];
assign _r_status = sda1;
assign csr_bankarray_csrbank5_r_w = _r_status;
assign _r_we = csr_bankarray_csrbank5_r_we;
assign csr_bankarray_sel = (csr_bankarray_sram_bus_adr[13:9] == 4'd11);
always @(*) begin
    csr_bankarray_sram_bus_dat_r <= 32'd0;
    if (csr_bankarray_sel_r) begin
        csr_bankarray_sram_bus_dat_r <= csr_bankarray_dat_r;
    end
end
assign csr_bankarray_adr = csr_bankarray_sram_bus_adr[6:0];
assign csr_bankarray_csrbank6_sel = (csr_bankarray_interface6_bank_bus_adr[13:9] == 1'd0);
assign csr_bankarray_csrbank6_out0_r = csr_bankarray_interface6_bank_bus_dat_w[3:0];
always @(*) begin
    csr_bankarray_csrbank6_out0_we <= 1'd0;
    csr_bankarray_csrbank6_out0_re <= 1'd0;
    if ((csr_bankarray_csrbank6_sel & (csr_bankarray_interface6_bank_bus_adr[8:0] == 1'd0))) begin
        csr_bankarray_csrbank6_out0_re <= csr_bankarray_interface6_bank_bus_we;
        csr_bankarray_csrbank6_out0_we <= (~csr_bankarray_interface6_bank_bus_we);
    end
end
assign csr_bankarray_csrbank6_out0_w = leds_storage[3:0];
assign csr_bankarray_csrbank7_sel = (csr_bankarray_interface7_bank_bus_adr[13:9] == 4'd8);
assign payloadexecutor_start_r = csr_bankarray_interface7_bank_bus_dat_w[0];
always @(*) begin
    payloadexecutor_start_re <= 1'd0;
    payloadexecutor_start_we <= 1'd0;
    if ((csr_bankarray_csrbank7_sel & (csr_bankarray_interface7_bank_bus_adr[8:0] == 1'd0))) begin
        payloadexecutor_start_re <= csr_bankarray_interface7_bank_bus_we;
        payloadexecutor_start_we <= (~csr_bankarray_interface7_bank_bus_we);
    end
end
assign csr_bankarray_csrbank7_status_r = csr_bankarray_interface7_bank_bus_dat_w[1:0];
always @(*) begin
    csr_bankarray_csrbank7_status_we <= 1'd0;
    csr_bankarray_csrbank7_status_re <= 1'd0;
    if ((csr_bankarray_csrbank7_sel & (csr_bankarray_interface7_bank_bus_adr[8:0] == 1'd1))) begin
        csr_bankarray_csrbank7_status_re <= csr_bankarray_interface7_bank_bus_we;
        csr_bankarray_csrbank7_status_we <= (~csr_bankarray_interface7_bank_bus_we);
    end
end
assign csr_bankarray_csrbank7_read_count_r = csr_bankarray_interface7_bank_bus_dat_w[3:0];
always @(*) begin
    csr_bankarray_csrbank7_read_count_we <= 1'd0;
    csr_bankarray_csrbank7_read_count_re <= 1'd0;
    if ((csr_bankarray_csrbank7_sel & (csr_bankarray_interface7_bank_bus_adr[8:0] == 2'd2))) begin
        csr_bankarray_csrbank7_read_count_re <= csr_bankarray_interface7_bank_bus_we;
        csr_bankarray_csrbank7_read_count_we <= (~csr_bankarray_interface7_bank_bus_we);
    end
end
always @(*) begin
    payloadexecutor_status_status <= 2'd0;
    payloadexecutor_status_status[0] <= payloadexecutor_ready;
    payloadexecutor_status_status[1] <= payloadexecutor_overflow;
end
assign csr_bankarray_csrbank7_status_w = payloadexecutor_status_status[1:0];
assign payloadexecutor_status_we = csr_bankarray_csrbank7_status_we;
assign csr_bankarray_csrbank7_read_count_w = payloadexecutor_read_count_status[3:0];
assign payloadexecutor_read_count_we = csr_bankarray_csrbank7_read_count_we;
assign csr_bankarray_csrbank8_sel = (csr_bankarray_interface8_bank_bus_adr[13:9] == 3'd6);
assign reader_start_r = csr_bankarray_interface8_bank_bus_dat_w[0];
always @(*) begin
    reader_start_we <= 1'd0;
    reader_start_re <= 1'd0;
    if ((csr_bankarray_csrbank8_sel & (csr_bankarray_interface8_bank_bus_adr[8:0] == 1'd0))) begin
        reader_start_re <= csr_bankarray_interface8_bank_bus_we;
        reader_start_we <= (~csr_bankarray_interface8_bank_bus_we);
    end
end
assign csr_bankarray_csrbank8_ready_r = csr_bankarray_interface8_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank8_ready_we <= 1'd0;
    csr_bankarray_csrbank8_ready_re <= 1'd0;
    if ((csr_bankarray_csrbank8_sel & (csr_bankarray_interface8_bank_bus_adr[8:0] == 1'd1))) begin
        csr_bankarray_csrbank8_ready_re <= csr_bankarray_interface8_bank_bus_we;
        csr_bankarray_csrbank8_ready_we <= (~csr_bankarray_interface8_bank_bus_we);
    end
end
assign csr_bankarray_csrbank8_count0_r = csr_bankarray_interface8_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank8_count0_we <= 1'd0;
    csr_bankarray_csrbank8_count0_re <= 1'd0;
    if ((csr_bankarray_csrbank8_sel & (csr_bankarray_interface8_bank_bus_adr[8:0] == 2'd2))) begin
        csr_bankarray_csrbank8_count0_re <= csr_bankarray_interface8_bank_bus_we;
        csr_bankarray_csrbank8_count0_we <= (~csr_bankarray_interface8_bank_bus_we);
    end
end
assign csr_bankarray_csrbank8_done_r = csr_bankarray_interface8_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank8_done_re <= 1'd0;
    csr_bankarray_csrbank8_done_we <= 1'd0;
    if ((csr_bankarray_csrbank8_sel & (csr_bankarray_interface8_bank_bus_adr[8:0] == 2'd3))) begin
        csr_bankarray_csrbank8_done_re <= csr_bankarray_interface8_bank_bus_we;
        csr_bankarray_csrbank8_done_we <= (~csr_bankarray_interface8_bank_bus_we);
    end
end
assign csr_bankarray_csrbank8_mem_mask0_r = csr_bankarray_interface8_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank8_mem_mask0_we <= 1'd0;
    csr_bankarray_csrbank8_mem_mask0_re <= 1'd0;
    if ((csr_bankarray_csrbank8_sel & (csr_bankarray_interface8_bank_bus_adr[8:0] == 3'd4))) begin
        csr_bankarray_csrbank8_mem_mask0_re <= csr_bankarray_interface8_bank_bus_we;
        csr_bankarray_csrbank8_mem_mask0_we <= (~csr_bankarray_interface8_bank_bus_we);
    end
end
assign csr_bankarray_csrbank8_data_mask0_r = csr_bankarray_interface8_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank8_data_mask0_we <= 1'd0;
    csr_bankarray_csrbank8_data_mask0_re <= 1'd0;
    if ((csr_bankarray_csrbank8_sel & (csr_bankarray_interface8_bank_bus_adr[8:0] == 3'd5))) begin
        csr_bankarray_csrbank8_data_mask0_re <= csr_bankarray_interface8_bank_bus_we;
        csr_bankarray_csrbank8_data_mask0_we <= (~csr_bankarray_interface8_bank_bus_we);
    end
end
assign csr_bankarray_csrbank8_inverter_divisor_mask0_r = csr_bankarray_interface8_bank_bus_dat_w[4:0];
always @(*) begin
    csr_bankarray_csrbank8_inverter_divisor_mask0_re <= 1'd0;
    csr_bankarray_csrbank8_inverter_divisor_mask0_we <= 1'd0;
    if ((csr_bankarray_csrbank8_sel & (csr_bankarray_interface8_bank_bus_adr[8:0] == 3'd6))) begin
        csr_bankarray_csrbank8_inverter_divisor_mask0_re <= csr_bankarray_interface8_bank_bus_we;
        csr_bankarray_csrbank8_inverter_divisor_mask0_we <= (~csr_bankarray_interface8_bank_bus_we);
    end
end
assign csr_bankarray_csrbank8_inverter_selection_mask0_r = csr_bankarray_interface8_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank8_inverter_selection_mask0_we <= 1'd0;
    csr_bankarray_csrbank8_inverter_selection_mask0_re <= 1'd0;
    if ((csr_bankarray_csrbank8_sel & (csr_bankarray_interface8_bank_bus_adr[8:0] == 3'd7))) begin
        csr_bankarray_csrbank8_inverter_selection_mask0_re <= csr_bankarray_interface8_bank_bus_we;
        csr_bankarray_csrbank8_inverter_selection_mask0_we <= (~csr_bankarray_interface8_bank_bus_we);
    end
end
assign csr_bankarray_csrbank8_error_count_r = csr_bankarray_interface8_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank8_error_count_re <= 1'd0;
    csr_bankarray_csrbank8_error_count_we <= 1'd0;
    if ((csr_bankarray_csrbank8_sel & (csr_bankarray_interface8_bank_bus_adr[8:0] == 4'd8))) begin
        csr_bankarray_csrbank8_error_count_re <= csr_bankarray_interface8_bank_bus_we;
        csr_bankarray_csrbank8_error_count_we <= (~csr_bankarray_interface8_bank_bus_we);
    end
end
assign csr_bankarray_csrbank8_skip_fifo0_r = csr_bankarray_interface8_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank8_skip_fifo0_re <= 1'd0;
    csr_bankarray_csrbank8_skip_fifo0_we <= 1'd0;
    if ((csr_bankarray_csrbank8_sel & (csr_bankarray_interface8_bank_bus_adr[8:0] == 4'd9))) begin
        csr_bankarray_csrbank8_skip_fifo0_re <= csr_bankarray_interface8_bank_bus_we;
        csr_bankarray_csrbank8_skip_fifo0_we <= (~csr_bankarray_interface8_bank_bus_we);
    end
end
assign csr_bankarray_csrbank8_error_offset_r = csr_bankarray_interface8_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank8_error_offset_we <= 1'd0;
    csr_bankarray_csrbank8_error_offset_re <= 1'd0;
    if ((csr_bankarray_csrbank8_sel & (csr_bankarray_interface8_bank_bus_adr[8:0] == 4'd10))) begin
        csr_bankarray_csrbank8_error_offset_re <= csr_bankarray_interface8_bank_bus_we;
        csr_bankarray_csrbank8_error_offset_we <= (~csr_bankarray_interface8_bank_bus_we);
    end
end
assign csr_bankarray_csrbank8_error_data15_r = csr_bankarray_interface8_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank8_error_data15_we <= 1'd0;
    csr_bankarray_csrbank8_error_data15_re <= 1'd0;
    if ((csr_bankarray_csrbank8_sel & (csr_bankarray_interface8_bank_bus_adr[8:0] == 4'd11))) begin
        csr_bankarray_csrbank8_error_data15_re <= csr_bankarray_interface8_bank_bus_we;
        csr_bankarray_csrbank8_error_data15_we <= (~csr_bankarray_interface8_bank_bus_we);
    end
end
assign csr_bankarray_csrbank8_error_data14_r = csr_bankarray_interface8_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank8_error_data14_re <= 1'd0;
    csr_bankarray_csrbank8_error_data14_we <= 1'd0;
    if ((csr_bankarray_csrbank8_sel & (csr_bankarray_interface8_bank_bus_adr[8:0] == 4'd12))) begin
        csr_bankarray_csrbank8_error_data14_re <= csr_bankarray_interface8_bank_bus_we;
        csr_bankarray_csrbank8_error_data14_we <= (~csr_bankarray_interface8_bank_bus_we);
    end
end
assign csr_bankarray_csrbank8_error_data13_r = csr_bankarray_interface8_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank8_error_data13_re <= 1'd0;
    csr_bankarray_csrbank8_error_data13_we <= 1'd0;
    if ((csr_bankarray_csrbank8_sel & (csr_bankarray_interface8_bank_bus_adr[8:0] == 4'd13))) begin
        csr_bankarray_csrbank8_error_data13_re <= csr_bankarray_interface8_bank_bus_we;
        csr_bankarray_csrbank8_error_data13_we <= (~csr_bankarray_interface8_bank_bus_we);
    end
end
assign csr_bankarray_csrbank8_error_data12_r = csr_bankarray_interface8_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank8_error_data12_we <= 1'd0;
    csr_bankarray_csrbank8_error_data12_re <= 1'd0;
    if ((csr_bankarray_csrbank8_sel & (csr_bankarray_interface8_bank_bus_adr[8:0] == 4'd14))) begin
        csr_bankarray_csrbank8_error_data12_re <= csr_bankarray_interface8_bank_bus_we;
        csr_bankarray_csrbank8_error_data12_we <= (~csr_bankarray_interface8_bank_bus_we);
    end
end
assign csr_bankarray_csrbank8_error_data11_r = csr_bankarray_interface8_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank8_error_data11_we <= 1'd0;
    csr_bankarray_csrbank8_error_data11_re <= 1'd0;
    if ((csr_bankarray_csrbank8_sel & (csr_bankarray_interface8_bank_bus_adr[8:0] == 4'd15))) begin
        csr_bankarray_csrbank8_error_data11_re <= csr_bankarray_interface8_bank_bus_we;
        csr_bankarray_csrbank8_error_data11_we <= (~csr_bankarray_interface8_bank_bus_we);
    end
end
assign csr_bankarray_csrbank8_error_data10_r = csr_bankarray_interface8_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank8_error_data10_re <= 1'd0;
    csr_bankarray_csrbank8_error_data10_we <= 1'd0;
    if ((csr_bankarray_csrbank8_sel & (csr_bankarray_interface8_bank_bus_adr[8:0] == 5'd16))) begin
        csr_bankarray_csrbank8_error_data10_re <= csr_bankarray_interface8_bank_bus_we;
        csr_bankarray_csrbank8_error_data10_we <= (~csr_bankarray_interface8_bank_bus_we);
    end
end
assign csr_bankarray_csrbank8_error_data9_r = csr_bankarray_interface8_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank8_error_data9_re <= 1'd0;
    csr_bankarray_csrbank8_error_data9_we <= 1'd0;
    if ((csr_bankarray_csrbank8_sel & (csr_bankarray_interface8_bank_bus_adr[8:0] == 5'd17))) begin
        csr_bankarray_csrbank8_error_data9_re <= csr_bankarray_interface8_bank_bus_we;
        csr_bankarray_csrbank8_error_data9_we <= (~csr_bankarray_interface8_bank_bus_we);
    end
end
assign csr_bankarray_csrbank8_error_data8_r = csr_bankarray_interface8_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank8_error_data8_we <= 1'd0;
    csr_bankarray_csrbank8_error_data8_re <= 1'd0;
    if ((csr_bankarray_csrbank8_sel & (csr_bankarray_interface8_bank_bus_adr[8:0] == 5'd18))) begin
        csr_bankarray_csrbank8_error_data8_re <= csr_bankarray_interface8_bank_bus_we;
        csr_bankarray_csrbank8_error_data8_we <= (~csr_bankarray_interface8_bank_bus_we);
    end
end
assign csr_bankarray_csrbank8_error_data7_r = csr_bankarray_interface8_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank8_error_data7_we <= 1'd0;
    csr_bankarray_csrbank8_error_data7_re <= 1'd0;
    if ((csr_bankarray_csrbank8_sel & (csr_bankarray_interface8_bank_bus_adr[8:0] == 5'd19))) begin
        csr_bankarray_csrbank8_error_data7_re <= csr_bankarray_interface8_bank_bus_we;
        csr_bankarray_csrbank8_error_data7_we <= (~csr_bankarray_interface8_bank_bus_we);
    end
end
assign csr_bankarray_csrbank8_error_data6_r = csr_bankarray_interface8_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank8_error_data6_re <= 1'd0;
    csr_bankarray_csrbank8_error_data6_we <= 1'd0;
    if ((csr_bankarray_csrbank8_sel & (csr_bankarray_interface8_bank_bus_adr[8:0] == 5'd20))) begin
        csr_bankarray_csrbank8_error_data6_re <= csr_bankarray_interface8_bank_bus_we;
        csr_bankarray_csrbank8_error_data6_we <= (~csr_bankarray_interface8_bank_bus_we);
    end
end
assign csr_bankarray_csrbank8_error_data5_r = csr_bankarray_interface8_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank8_error_data5_re <= 1'd0;
    csr_bankarray_csrbank8_error_data5_we <= 1'd0;
    if ((csr_bankarray_csrbank8_sel & (csr_bankarray_interface8_bank_bus_adr[8:0] == 5'd21))) begin
        csr_bankarray_csrbank8_error_data5_re <= csr_bankarray_interface8_bank_bus_we;
        csr_bankarray_csrbank8_error_data5_we <= (~csr_bankarray_interface8_bank_bus_we);
    end
end
assign csr_bankarray_csrbank8_error_data4_r = csr_bankarray_interface8_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank8_error_data4_we <= 1'd0;
    csr_bankarray_csrbank8_error_data4_re <= 1'd0;
    if ((csr_bankarray_csrbank8_sel & (csr_bankarray_interface8_bank_bus_adr[8:0] == 5'd22))) begin
        csr_bankarray_csrbank8_error_data4_re <= csr_bankarray_interface8_bank_bus_we;
        csr_bankarray_csrbank8_error_data4_we <= (~csr_bankarray_interface8_bank_bus_we);
    end
end
assign csr_bankarray_csrbank8_error_data3_r = csr_bankarray_interface8_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank8_error_data3_we <= 1'd0;
    csr_bankarray_csrbank8_error_data3_re <= 1'd0;
    if ((csr_bankarray_csrbank8_sel & (csr_bankarray_interface8_bank_bus_adr[8:0] == 5'd23))) begin
        csr_bankarray_csrbank8_error_data3_re <= csr_bankarray_interface8_bank_bus_we;
        csr_bankarray_csrbank8_error_data3_we <= (~csr_bankarray_interface8_bank_bus_we);
    end
end
assign csr_bankarray_csrbank8_error_data2_r = csr_bankarray_interface8_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank8_error_data2_re <= 1'd0;
    csr_bankarray_csrbank8_error_data2_we <= 1'd0;
    if ((csr_bankarray_csrbank8_sel & (csr_bankarray_interface8_bank_bus_adr[8:0] == 5'd24))) begin
        csr_bankarray_csrbank8_error_data2_re <= csr_bankarray_interface8_bank_bus_we;
        csr_bankarray_csrbank8_error_data2_we <= (~csr_bankarray_interface8_bank_bus_we);
    end
end
assign csr_bankarray_csrbank8_error_data1_r = csr_bankarray_interface8_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank8_error_data1_re <= 1'd0;
    csr_bankarray_csrbank8_error_data1_we <= 1'd0;
    if ((csr_bankarray_csrbank8_sel & (csr_bankarray_interface8_bank_bus_adr[8:0] == 5'd25))) begin
        csr_bankarray_csrbank8_error_data1_re <= csr_bankarray_interface8_bank_bus_we;
        csr_bankarray_csrbank8_error_data1_we <= (~csr_bankarray_interface8_bank_bus_we);
    end
end
assign csr_bankarray_csrbank8_error_data0_r = csr_bankarray_interface8_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank8_error_data0_we <= 1'd0;
    csr_bankarray_csrbank8_error_data0_re <= 1'd0;
    if ((csr_bankarray_csrbank8_sel & (csr_bankarray_interface8_bank_bus_adr[8:0] == 5'd26))) begin
        csr_bankarray_csrbank8_error_data0_re <= csr_bankarray_interface8_bank_bus_we;
        csr_bankarray_csrbank8_error_data0_we <= (~csr_bankarray_interface8_bank_bus_we);
    end
end
assign csr_bankarray_csrbank8_error_expected15_r = csr_bankarray_interface8_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank8_error_expected15_we <= 1'd0;
    csr_bankarray_csrbank8_error_expected15_re <= 1'd0;
    if ((csr_bankarray_csrbank8_sel & (csr_bankarray_interface8_bank_bus_adr[8:0] == 5'd27))) begin
        csr_bankarray_csrbank8_error_expected15_re <= csr_bankarray_interface8_bank_bus_we;
        csr_bankarray_csrbank8_error_expected15_we <= (~csr_bankarray_interface8_bank_bus_we);
    end
end
assign csr_bankarray_csrbank8_error_expected14_r = csr_bankarray_interface8_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank8_error_expected14_re <= 1'd0;
    csr_bankarray_csrbank8_error_expected14_we <= 1'd0;
    if ((csr_bankarray_csrbank8_sel & (csr_bankarray_interface8_bank_bus_adr[8:0] == 5'd28))) begin
        csr_bankarray_csrbank8_error_expected14_re <= csr_bankarray_interface8_bank_bus_we;
        csr_bankarray_csrbank8_error_expected14_we <= (~csr_bankarray_interface8_bank_bus_we);
    end
end
assign csr_bankarray_csrbank8_error_expected13_r = csr_bankarray_interface8_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank8_error_expected13_re <= 1'd0;
    csr_bankarray_csrbank8_error_expected13_we <= 1'd0;
    if ((csr_bankarray_csrbank8_sel & (csr_bankarray_interface8_bank_bus_adr[8:0] == 5'd29))) begin
        csr_bankarray_csrbank8_error_expected13_re <= csr_bankarray_interface8_bank_bus_we;
        csr_bankarray_csrbank8_error_expected13_we <= (~csr_bankarray_interface8_bank_bus_we);
    end
end
assign csr_bankarray_csrbank8_error_expected12_r = csr_bankarray_interface8_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank8_error_expected12_we <= 1'd0;
    csr_bankarray_csrbank8_error_expected12_re <= 1'd0;
    if ((csr_bankarray_csrbank8_sel & (csr_bankarray_interface8_bank_bus_adr[8:0] == 5'd30))) begin
        csr_bankarray_csrbank8_error_expected12_re <= csr_bankarray_interface8_bank_bus_we;
        csr_bankarray_csrbank8_error_expected12_we <= (~csr_bankarray_interface8_bank_bus_we);
    end
end
assign csr_bankarray_csrbank8_error_expected11_r = csr_bankarray_interface8_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank8_error_expected11_we <= 1'd0;
    csr_bankarray_csrbank8_error_expected11_re <= 1'd0;
    if ((csr_bankarray_csrbank8_sel & (csr_bankarray_interface8_bank_bus_adr[8:0] == 5'd31))) begin
        csr_bankarray_csrbank8_error_expected11_re <= csr_bankarray_interface8_bank_bus_we;
        csr_bankarray_csrbank8_error_expected11_we <= (~csr_bankarray_interface8_bank_bus_we);
    end
end
assign csr_bankarray_csrbank8_error_expected10_r = csr_bankarray_interface8_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank8_error_expected10_re <= 1'd0;
    csr_bankarray_csrbank8_error_expected10_we <= 1'd0;
    if ((csr_bankarray_csrbank8_sel & (csr_bankarray_interface8_bank_bus_adr[8:0] == 6'd32))) begin
        csr_bankarray_csrbank8_error_expected10_re <= csr_bankarray_interface8_bank_bus_we;
        csr_bankarray_csrbank8_error_expected10_we <= (~csr_bankarray_interface8_bank_bus_we);
    end
end
assign csr_bankarray_csrbank8_error_expected9_r = csr_bankarray_interface8_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank8_error_expected9_re <= 1'd0;
    csr_bankarray_csrbank8_error_expected9_we <= 1'd0;
    if ((csr_bankarray_csrbank8_sel & (csr_bankarray_interface8_bank_bus_adr[8:0] == 6'd33))) begin
        csr_bankarray_csrbank8_error_expected9_re <= csr_bankarray_interface8_bank_bus_we;
        csr_bankarray_csrbank8_error_expected9_we <= (~csr_bankarray_interface8_bank_bus_we);
    end
end
assign csr_bankarray_csrbank8_error_expected8_r = csr_bankarray_interface8_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank8_error_expected8_we <= 1'd0;
    csr_bankarray_csrbank8_error_expected8_re <= 1'd0;
    if ((csr_bankarray_csrbank8_sel & (csr_bankarray_interface8_bank_bus_adr[8:0] == 6'd34))) begin
        csr_bankarray_csrbank8_error_expected8_re <= csr_bankarray_interface8_bank_bus_we;
        csr_bankarray_csrbank8_error_expected8_we <= (~csr_bankarray_interface8_bank_bus_we);
    end
end
assign csr_bankarray_csrbank8_error_expected7_r = csr_bankarray_interface8_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank8_error_expected7_we <= 1'd0;
    csr_bankarray_csrbank8_error_expected7_re <= 1'd0;
    if ((csr_bankarray_csrbank8_sel & (csr_bankarray_interface8_bank_bus_adr[8:0] == 6'd35))) begin
        csr_bankarray_csrbank8_error_expected7_re <= csr_bankarray_interface8_bank_bus_we;
        csr_bankarray_csrbank8_error_expected7_we <= (~csr_bankarray_interface8_bank_bus_we);
    end
end
assign csr_bankarray_csrbank8_error_expected6_r = csr_bankarray_interface8_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank8_error_expected6_re <= 1'd0;
    csr_bankarray_csrbank8_error_expected6_we <= 1'd0;
    if ((csr_bankarray_csrbank8_sel & (csr_bankarray_interface8_bank_bus_adr[8:0] == 6'd36))) begin
        csr_bankarray_csrbank8_error_expected6_re <= csr_bankarray_interface8_bank_bus_we;
        csr_bankarray_csrbank8_error_expected6_we <= (~csr_bankarray_interface8_bank_bus_we);
    end
end
assign csr_bankarray_csrbank8_error_expected5_r = csr_bankarray_interface8_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank8_error_expected5_re <= 1'd0;
    csr_bankarray_csrbank8_error_expected5_we <= 1'd0;
    if ((csr_bankarray_csrbank8_sel & (csr_bankarray_interface8_bank_bus_adr[8:0] == 6'd37))) begin
        csr_bankarray_csrbank8_error_expected5_re <= csr_bankarray_interface8_bank_bus_we;
        csr_bankarray_csrbank8_error_expected5_we <= (~csr_bankarray_interface8_bank_bus_we);
    end
end
assign csr_bankarray_csrbank8_error_expected4_r = csr_bankarray_interface8_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank8_error_expected4_we <= 1'd0;
    csr_bankarray_csrbank8_error_expected4_re <= 1'd0;
    if ((csr_bankarray_csrbank8_sel & (csr_bankarray_interface8_bank_bus_adr[8:0] == 6'd38))) begin
        csr_bankarray_csrbank8_error_expected4_re <= csr_bankarray_interface8_bank_bus_we;
        csr_bankarray_csrbank8_error_expected4_we <= (~csr_bankarray_interface8_bank_bus_we);
    end
end
assign csr_bankarray_csrbank8_error_expected3_r = csr_bankarray_interface8_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank8_error_expected3_we <= 1'd0;
    csr_bankarray_csrbank8_error_expected3_re <= 1'd0;
    if ((csr_bankarray_csrbank8_sel & (csr_bankarray_interface8_bank_bus_adr[8:0] == 6'd39))) begin
        csr_bankarray_csrbank8_error_expected3_re <= csr_bankarray_interface8_bank_bus_we;
        csr_bankarray_csrbank8_error_expected3_we <= (~csr_bankarray_interface8_bank_bus_we);
    end
end
assign csr_bankarray_csrbank8_error_expected2_r = csr_bankarray_interface8_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank8_error_expected2_re <= 1'd0;
    csr_bankarray_csrbank8_error_expected2_we <= 1'd0;
    if ((csr_bankarray_csrbank8_sel & (csr_bankarray_interface8_bank_bus_adr[8:0] == 6'd40))) begin
        csr_bankarray_csrbank8_error_expected2_re <= csr_bankarray_interface8_bank_bus_we;
        csr_bankarray_csrbank8_error_expected2_we <= (~csr_bankarray_interface8_bank_bus_we);
    end
end
assign csr_bankarray_csrbank8_error_expected1_r = csr_bankarray_interface8_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank8_error_expected1_re <= 1'd0;
    csr_bankarray_csrbank8_error_expected1_we <= 1'd0;
    if ((csr_bankarray_csrbank8_sel & (csr_bankarray_interface8_bank_bus_adr[8:0] == 6'd41))) begin
        csr_bankarray_csrbank8_error_expected1_re <= csr_bankarray_interface8_bank_bus_we;
        csr_bankarray_csrbank8_error_expected1_we <= (~csr_bankarray_interface8_bank_bus_we);
    end
end
assign csr_bankarray_csrbank8_error_expected0_r = csr_bankarray_interface8_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank8_error_expected0_we <= 1'd0;
    csr_bankarray_csrbank8_error_expected0_re <= 1'd0;
    if ((csr_bankarray_csrbank8_sel & (csr_bankarray_interface8_bank_bus_adr[8:0] == 6'd42))) begin
        csr_bankarray_csrbank8_error_expected0_re <= csr_bankarray_interface8_bank_bus_we;
        csr_bankarray_csrbank8_error_expected0_we <= (~csr_bankarray_interface8_bank_bus_we);
    end
end
assign csr_bankarray_csrbank8_error_ready_r = csr_bankarray_interface8_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank8_error_ready_we <= 1'd0;
    csr_bankarray_csrbank8_error_ready_re <= 1'd0;
    if ((csr_bankarray_csrbank8_sel & (csr_bankarray_interface8_bank_bus_adr[8:0] == 6'd43))) begin
        csr_bankarray_csrbank8_error_ready_re <= csr_bankarray_interface8_bank_bus_we;
        csr_bankarray_csrbank8_error_ready_we <= (~csr_bankarray_interface8_bank_bus_we);
    end
end
assign reader_error_continue_r = csr_bankarray_interface8_bank_bus_dat_w[0];
always @(*) begin
    reader_error_continue_we <= 1'd0;
    reader_error_continue_re <= 1'd0;
    if ((csr_bankarray_csrbank8_sel & (csr_bankarray_interface8_bank_bus_adr[8:0] == 6'd44))) begin
        reader_error_continue_re <= csr_bankarray_interface8_bank_bus_we;
        reader_error_continue_we <= (~csr_bankarray_interface8_bank_bus_we);
    end
end
assign csr_bankarray_csrbank8_ready_w = reader_ready_status;
assign reader_ready_we = csr_bankarray_csrbank8_ready_we;
assign csr_bankarray_csrbank8_count0_w = reader_count_storage[31:0];
assign csr_bankarray_csrbank8_done_w = reader_done_status[31:0];
assign reader_done_we = csr_bankarray_csrbank8_done_we;
assign csr_bankarray_csrbank8_mem_mask0_w = reader_mem_mask_storage[31:0];
assign csr_bankarray_csrbank8_data_mask0_w = reader_data_mask_storage[31:0];
assign csr_bankarray_csrbank8_inverter_divisor_mask0_w = reader_divisor_mask_storage[4:0];
assign csr_bankarray_csrbank8_inverter_selection_mask0_w = reader_selection_mask_storage[31:0];
assign csr_bankarray_csrbank8_error_count_w = reader_error_count_status[31:0];
assign reader_error_count_we = csr_bankarray_csrbank8_error_count_we;
assign csr_bankarray_csrbank8_skip_fifo0_w = reader_skip_fifo_storage;
assign csr_bankarray_csrbank8_error_offset_w = reader_error_offset_status[31:0];
assign reader_error_offset_we = csr_bankarray_csrbank8_error_offset_we;
assign csr_bankarray_csrbank8_error_data15_w = reader_error_data_status[511:480];
assign csr_bankarray_csrbank8_error_data14_w = reader_error_data_status[479:448];
assign csr_bankarray_csrbank8_error_data13_w = reader_error_data_status[447:416];
assign csr_bankarray_csrbank8_error_data12_w = reader_error_data_status[415:384];
assign csr_bankarray_csrbank8_error_data11_w = reader_error_data_status[383:352];
assign csr_bankarray_csrbank8_error_data10_w = reader_error_data_status[351:320];
assign csr_bankarray_csrbank8_error_data9_w = reader_error_data_status[319:288];
assign csr_bankarray_csrbank8_error_data8_w = reader_error_data_status[287:256];
assign csr_bankarray_csrbank8_error_data7_w = reader_error_data_status[255:224];
assign csr_bankarray_csrbank8_error_data6_w = reader_error_data_status[223:192];
assign csr_bankarray_csrbank8_error_data5_w = reader_error_data_status[191:160];
assign csr_bankarray_csrbank8_error_data4_w = reader_error_data_status[159:128];
assign csr_bankarray_csrbank8_error_data3_w = reader_error_data_status[127:96];
assign csr_bankarray_csrbank8_error_data2_w = reader_error_data_status[95:64];
assign csr_bankarray_csrbank8_error_data1_w = reader_error_data_status[63:32];
assign csr_bankarray_csrbank8_error_data0_w = reader_error_data_status[31:0];
assign reader_error_data_we = csr_bankarray_csrbank8_error_data0_we;
assign csr_bankarray_csrbank8_error_expected15_w = reader_error_expected_status[511:480];
assign csr_bankarray_csrbank8_error_expected14_w = reader_error_expected_status[479:448];
assign csr_bankarray_csrbank8_error_expected13_w = reader_error_expected_status[447:416];
assign csr_bankarray_csrbank8_error_expected12_w = reader_error_expected_status[415:384];
assign csr_bankarray_csrbank8_error_expected11_w = reader_error_expected_status[383:352];
assign csr_bankarray_csrbank8_error_expected10_w = reader_error_expected_status[351:320];
assign csr_bankarray_csrbank8_error_expected9_w = reader_error_expected_status[319:288];
assign csr_bankarray_csrbank8_error_expected8_w = reader_error_expected_status[287:256];
assign csr_bankarray_csrbank8_error_expected7_w = reader_error_expected_status[255:224];
assign csr_bankarray_csrbank8_error_expected6_w = reader_error_expected_status[223:192];
assign csr_bankarray_csrbank8_error_expected5_w = reader_error_expected_status[191:160];
assign csr_bankarray_csrbank8_error_expected4_w = reader_error_expected_status[159:128];
assign csr_bankarray_csrbank8_error_expected3_w = reader_error_expected_status[127:96];
assign csr_bankarray_csrbank8_error_expected2_w = reader_error_expected_status[95:64];
assign csr_bankarray_csrbank8_error_expected1_w = reader_error_expected_status[63:32];
assign csr_bankarray_csrbank8_error_expected0_w = reader_error_expected_status[31:0];
assign reader_error_expected_we = csr_bankarray_csrbank8_error_expected0_we;
assign csr_bankarray_csrbank8_error_ready_w = reader_error_ready_status;
assign reader_error_ready_we = csr_bankarray_csrbank8_error_ready_we;
assign csr_bankarray_csrbank9_sel = (csr_bankarray_interface9_bank_bus_adr[13:9] == 3'd4);
assign csr_bankarray_csrbank9_enabled0_r = csr_bankarray_interface9_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank9_enabled0_re <= 1'd0;
    csr_bankarray_csrbank9_enabled0_we <= 1'd0;
    if ((csr_bankarray_csrbank9_sel & (csr_bankarray_interface9_bank_bus_adr[8:0] == 1'd0))) begin
        csr_bankarray_csrbank9_enabled0_re <= csr_bankarray_interface9_bank_bus_we;
        csr_bankarray_csrbank9_enabled0_we <= (~csr_bankarray_interface9_bank_bus_we);
    end
end
assign csr_bankarray_csrbank9_address10_r = csr_bankarray_interface9_bank_bus_dat_w[26:0];
always @(*) begin
    csr_bankarray_csrbank9_address10_we <= 1'd0;
    csr_bankarray_csrbank9_address10_re <= 1'd0;
    if ((csr_bankarray_csrbank9_sel & (csr_bankarray_interface9_bank_bus_adr[8:0] == 1'd1))) begin
        csr_bankarray_csrbank9_address10_re <= csr_bankarray_interface9_bank_bus_we;
        csr_bankarray_csrbank9_address10_we <= (~csr_bankarray_interface9_bank_bus_we);
    end
end
assign csr_bankarray_csrbank9_address20_r = csr_bankarray_interface9_bank_bus_dat_w[26:0];
always @(*) begin
    csr_bankarray_csrbank9_address20_re <= 1'd0;
    csr_bankarray_csrbank9_address20_we <= 1'd0;
    if ((csr_bankarray_csrbank9_sel & (csr_bankarray_interface9_bank_bus_adr[8:0] == 2'd2))) begin
        csr_bankarray_csrbank9_address20_re <= csr_bankarray_interface9_bank_bus_we;
        csr_bankarray_csrbank9_address20_we <= (~csr_bankarray_interface9_bank_bus_we);
    end
end
assign csr_bankarray_csrbank9_count_r = csr_bankarray_interface9_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank9_count_we <= 1'd0;
    csr_bankarray_csrbank9_count_re <= 1'd0;
    if ((csr_bankarray_csrbank9_sel & (csr_bankarray_interface9_bank_bus_adr[8:0] == 2'd3))) begin
        csr_bankarray_csrbank9_count_re <= csr_bankarray_interface9_bank_bus_we;
        csr_bankarray_csrbank9_count_we <= (~csr_bankarray_interface9_bank_bus_we);
    end
end
assign csr_bankarray_csrbank9_enabled0_w = rowhammer_enabled_storage;
assign csr_bankarray_csrbank9_address10_w = rowhammer_address1_storage[26:0];
assign csr_bankarray_csrbank9_address20_w = rowhammer_address2_storage[26:0];
assign csr_bankarray_csrbank9_count_w = rowhammer_count_status[31:0];
assign rowhammer_count_we = csr_bankarray_csrbank9_count_we;
assign csr_bankarray_csrbank10_sel = (csr_bankarray_interface10_bank_bus_adr[13:9] == 4'd12);
assign csr_bankarray_csrbank10_dfii_control0_r = csr_bankarray_interface10_bank_bus_dat_w[3:0];
always @(*) begin
    csr_bankarray_csrbank10_dfii_control0_re <= 1'd0;
    csr_bankarray_csrbank10_dfii_control0_we <= 1'd0;
    if ((csr_bankarray_csrbank10_sel & (csr_bankarray_interface10_bank_bus_adr[8:0] == 1'd0))) begin
        csr_bankarray_csrbank10_dfii_control0_re <= csr_bankarray_interface10_bank_bus_we;
        csr_bankarray_csrbank10_dfii_control0_we <= (~csr_bankarray_interface10_bank_bus_we);
    end
end
assign csr_bankarray_csrbank10_dfii_pi0_command0_r = csr_bankarray_interface10_bank_bus_dat_w[5:0];
always @(*) begin
    csr_bankarray_csrbank10_dfii_pi0_command0_we <= 1'd0;
    csr_bankarray_csrbank10_dfii_pi0_command0_re <= 1'd0;
    if ((csr_bankarray_csrbank10_sel & (csr_bankarray_interface10_bank_bus_adr[8:0] == 1'd1))) begin
        csr_bankarray_csrbank10_dfii_pi0_command0_re <= csr_bankarray_interface10_bank_bus_we;
        csr_bankarray_csrbank10_dfii_pi0_command0_we <= (~csr_bankarray_interface10_bank_bus_we);
    end
end
assign soc_sdram_phaseinjector0_command_issue_r = csr_bankarray_interface10_bank_bus_dat_w[0];
always @(*) begin
    soc_sdram_phaseinjector0_command_issue_we <= 1'd0;
    soc_sdram_phaseinjector0_command_issue_re <= 1'd0;
    if ((csr_bankarray_csrbank10_sel & (csr_bankarray_interface10_bank_bus_adr[8:0] == 2'd2))) begin
        soc_sdram_phaseinjector0_command_issue_re <= csr_bankarray_interface10_bank_bus_we;
        soc_sdram_phaseinjector0_command_issue_we <= (~csr_bankarray_interface10_bank_bus_we);
    end
end
assign csr_bankarray_csrbank10_dfii_pi0_address0_r = csr_bankarray_interface10_bank_bus_dat_w[15:0];
always @(*) begin
    csr_bankarray_csrbank10_dfii_pi0_address0_we <= 1'd0;
    csr_bankarray_csrbank10_dfii_pi0_address0_re <= 1'd0;
    if ((csr_bankarray_csrbank10_sel & (csr_bankarray_interface10_bank_bus_adr[8:0] == 2'd3))) begin
        csr_bankarray_csrbank10_dfii_pi0_address0_re <= csr_bankarray_interface10_bank_bus_we;
        csr_bankarray_csrbank10_dfii_pi0_address0_we <= (~csr_bankarray_interface10_bank_bus_we);
    end
end
assign csr_bankarray_csrbank10_dfii_pi0_baddress0_r = csr_bankarray_interface10_bank_bus_dat_w[3:0];
always @(*) begin
    csr_bankarray_csrbank10_dfii_pi0_baddress0_re <= 1'd0;
    csr_bankarray_csrbank10_dfii_pi0_baddress0_we <= 1'd0;
    if ((csr_bankarray_csrbank10_sel & (csr_bankarray_interface10_bank_bus_adr[8:0] == 3'd4))) begin
        csr_bankarray_csrbank10_dfii_pi0_baddress0_re <= csr_bankarray_interface10_bank_bus_we;
        csr_bankarray_csrbank10_dfii_pi0_baddress0_we <= (~csr_bankarray_interface10_bank_bus_we);
    end
end
assign csr_bankarray_csrbank10_dfii_pi0_wrdata3_r = csr_bankarray_interface10_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank10_dfii_pi0_wrdata3_we <= 1'd0;
    csr_bankarray_csrbank10_dfii_pi0_wrdata3_re <= 1'd0;
    if ((csr_bankarray_csrbank10_sel & (csr_bankarray_interface10_bank_bus_adr[8:0] == 3'd5))) begin
        csr_bankarray_csrbank10_dfii_pi0_wrdata3_re <= csr_bankarray_interface10_bank_bus_we;
        csr_bankarray_csrbank10_dfii_pi0_wrdata3_we <= (~csr_bankarray_interface10_bank_bus_we);
    end
end
assign csr_bankarray_csrbank10_dfii_pi0_wrdata2_r = csr_bankarray_interface10_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank10_dfii_pi0_wrdata2_re <= 1'd0;
    csr_bankarray_csrbank10_dfii_pi0_wrdata2_we <= 1'd0;
    if ((csr_bankarray_csrbank10_sel & (csr_bankarray_interface10_bank_bus_adr[8:0] == 3'd6))) begin
        csr_bankarray_csrbank10_dfii_pi0_wrdata2_re <= csr_bankarray_interface10_bank_bus_we;
        csr_bankarray_csrbank10_dfii_pi0_wrdata2_we <= (~csr_bankarray_interface10_bank_bus_we);
    end
end
assign csr_bankarray_csrbank10_dfii_pi0_wrdata1_r = csr_bankarray_interface10_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank10_dfii_pi0_wrdata1_re <= 1'd0;
    csr_bankarray_csrbank10_dfii_pi0_wrdata1_we <= 1'd0;
    if ((csr_bankarray_csrbank10_sel & (csr_bankarray_interface10_bank_bus_adr[8:0] == 3'd7))) begin
        csr_bankarray_csrbank10_dfii_pi0_wrdata1_re <= csr_bankarray_interface10_bank_bus_we;
        csr_bankarray_csrbank10_dfii_pi0_wrdata1_we <= (~csr_bankarray_interface10_bank_bus_we);
    end
end
assign csr_bankarray_csrbank10_dfii_pi0_wrdata0_r = csr_bankarray_interface10_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank10_dfii_pi0_wrdata0_we <= 1'd0;
    csr_bankarray_csrbank10_dfii_pi0_wrdata0_re <= 1'd0;
    if ((csr_bankarray_csrbank10_sel & (csr_bankarray_interface10_bank_bus_adr[8:0] == 4'd8))) begin
        csr_bankarray_csrbank10_dfii_pi0_wrdata0_re <= csr_bankarray_interface10_bank_bus_we;
        csr_bankarray_csrbank10_dfii_pi0_wrdata0_we <= (~csr_bankarray_interface10_bank_bus_we);
    end
end
assign csr_bankarray_csrbank10_dfii_pi0_rddata3_r = csr_bankarray_interface10_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank10_dfii_pi0_rddata3_re <= 1'd0;
    csr_bankarray_csrbank10_dfii_pi0_rddata3_we <= 1'd0;
    if ((csr_bankarray_csrbank10_sel & (csr_bankarray_interface10_bank_bus_adr[8:0] == 4'd9))) begin
        csr_bankarray_csrbank10_dfii_pi0_rddata3_re <= csr_bankarray_interface10_bank_bus_we;
        csr_bankarray_csrbank10_dfii_pi0_rddata3_we <= (~csr_bankarray_interface10_bank_bus_we);
    end
end
assign csr_bankarray_csrbank10_dfii_pi0_rddata2_r = csr_bankarray_interface10_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank10_dfii_pi0_rddata2_re <= 1'd0;
    csr_bankarray_csrbank10_dfii_pi0_rddata2_we <= 1'd0;
    if ((csr_bankarray_csrbank10_sel & (csr_bankarray_interface10_bank_bus_adr[8:0] == 4'd10))) begin
        csr_bankarray_csrbank10_dfii_pi0_rddata2_re <= csr_bankarray_interface10_bank_bus_we;
        csr_bankarray_csrbank10_dfii_pi0_rddata2_we <= (~csr_bankarray_interface10_bank_bus_we);
    end
end
assign csr_bankarray_csrbank10_dfii_pi0_rddata1_r = csr_bankarray_interface10_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank10_dfii_pi0_rddata1_we <= 1'd0;
    csr_bankarray_csrbank10_dfii_pi0_rddata1_re <= 1'd0;
    if ((csr_bankarray_csrbank10_sel & (csr_bankarray_interface10_bank_bus_adr[8:0] == 4'd11))) begin
        csr_bankarray_csrbank10_dfii_pi0_rddata1_re <= csr_bankarray_interface10_bank_bus_we;
        csr_bankarray_csrbank10_dfii_pi0_rddata1_we <= (~csr_bankarray_interface10_bank_bus_we);
    end
end
assign csr_bankarray_csrbank10_dfii_pi0_rddata0_r = csr_bankarray_interface10_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank10_dfii_pi0_rddata0_we <= 1'd0;
    csr_bankarray_csrbank10_dfii_pi0_rddata0_re <= 1'd0;
    if ((csr_bankarray_csrbank10_sel & (csr_bankarray_interface10_bank_bus_adr[8:0] == 4'd12))) begin
        csr_bankarray_csrbank10_dfii_pi0_rddata0_re <= csr_bankarray_interface10_bank_bus_we;
        csr_bankarray_csrbank10_dfii_pi0_rddata0_we <= (~csr_bankarray_interface10_bank_bus_we);
    end
end
assign csr_bankarray_csrbank10_dfii_pi1_command0_r = csr_bankarray_interface10_bank_bus_dat_w[5:0];
always @(*) begin
    csr_bankarray_csrbank10_dfii_pi1_command0_re <= 1'd0;
    csr_bankarray_csrbank10_dfii_pi1_command0_we <= 1'd0;
    if ((csr_bankarray_csrbank10_sel & (csr_bankarray_interface10_bank_bus_adr[8:0] == 4'd13))) begin
        csr_bankarray_csrbank10_dfii_pi1_command0_re <= csr_bankarray_interface10_bank_bus_we;
        csr_bankarray_csrbank10_dfii_pi1_command0_we <= (~csr_bankarray_interface10_bank_bus_we);
    end
end
assign soc_sdram_phaseinjector1_command_issue_r = csr_bankarray_interface10_bank_bus_dat_w[0];
always @(*) begin
    soc_sdram_phaseinjector1_command_issue_re <= 1'd0;
    soc_sdram_phaseinjector1_command_issue_we <= 1'd0;
    if ((csr_bankarray_csrbank10_sel & (csr_bankarray_interface10_bank_bus_adr[8:0] == 4'd14))) begin
        soc_sdram_phaseinjector1_command_issue_re <= csr_bankarray_interface10_bank_bus_we;
        soc_sdram_phaseinjector1_command_issue_we <= (~csr_bankarray_interface10_bank_bus_we);
    end
end
assign csr_bankarray_csrbank10_dfii_pi1_address0_r = csr_bankarray_interface10_bank_bus_dat_w[15:0];
always @(*) begin
    csr_bankarray_csrbank10_dfii_pi1_address0_we <= 1'd0;
    csr_bankarray_csrbank10_dfii_pi1_address0_re <= 1'd0;
    if ((csr_bankarray_csrbank10_sel & (csr_bankarray_interface10_bank_bus_adr[8:0] == 4'd15))) begin
        csr_bankarray_csrbank10_dfii_pi1_address0_re <= csr_bankarray_interface10_bank_bus_we;
        csr_bankarray_csrbank10_dfii_pi1_address0_we <= (~csr_bankarray_interface10_bank_bus_we);
    end
end
assign csr_bankarray_csrbank10_dfii_pi1_baddress0_r = csr_bankarray_interface10_bank_bus_dat_w[3:0];
always @(*) begin
    csr_bankarray_csrbank10_dfii_pi1_baddress0_we <= 1'd0;
    csr_bankarray_csrbank10_dfii_pi1_baddress0_re <= 1'd0;
    if ((csr_bankarray_csrbank10_sel & (csr_bankarray_interface10_bank_bus_adr[8:0] == 5'd16))) begin
        csr_bankarray_csrbank10_dfii_pi1_baddress0_re <= csr_bankarray_interface10_bank_bus_we;
        csr_bankarray_csrbank10_dfii_pi1_baddress0_we <= (~csr_bankarray_interface10_bank_bus_we);
    end
end
assign csr_bankarray_csrbank10_dfii_pi1_wrdata3_r = csr_bankarray_interface10_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank10_dfii_pi1_wrdata3_re <= 1'd0;
    csr_bankarray_csrbank10_dfii_pi1_wrdata3_we <= 1'd0;
    if ((csr_bankarray_csrbank10_sel & (csr_bankarray_interface10_bank_bus_adr[8:0] == 5'd17))) begin
        csr_bankarray_csrbank10_dfii_pi1_wrdata3_re <= csr_bankarray_interface10_bank_bus_we;
        csr_bankarray_csrbank10_dfii_pi1_wrdata3_we <= (~csr_bankarray_interface10_bank_bus_we);
    end
end
assign csr_bankarray_csrbank10_dfii_pi1_wrdata2_r = csr_bankarray_interface10_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank10_dfii_pi1_wrdata2_we <= 1'd0;
    csr_bankarray_csrbank10_dfii_pi1_wrdata2_re <= 1'd0;
    if ((csr_bankarray_csrbank10_sel & (csr_bankarray_interface10_bank_bus_adr[8:0] == 5'd18))) begin
        csr_bankarray_csrbank10_dfii_pi1_wrdata2_re <= csr_bankarray_interface10_bank_bus_we;
        csr_bankarray_csrbank10_dfii_pi1_wrdata2_we <= (~csr_bankarray_interface10_bank_bus_we);
    end
end
assign csr_bankarray_csrbank10_dfii_pi1_wrdata1_r = csr_bankarray_interface10_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank10_dfii_pi1_wrdata1_re <= 1'd0;
    csr_bankarray_csrbank10_dfii_pi1_wrdata1_we <= 1'd0;
    if ((csr_bankarray_csrbank10_sel & (csr_bankarray_interface10_bank_bus_adr[8:0] == 5'd19))) begin
        csr_bankarray_csrbank10_dfii_pi1_wrdata1_re <= csr_bankarray_interface10_bank_bus_we;
        csr_bankarray_csrbank10_dfii_pi1_wrdata1_we <= (~csr_bankarray_interface10_bank_bus_we);
    end
end
assign csr_bankarray_csrbank10_dfii_pi1_wrdata0_r = csr_bankarray_interface10_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank10_dfii_pi1_wrdata0_re <= 1'd0;
    csr_bankarray_csrbank10_dfii_pi1_wrdata0_we <= 1'd0;
    if ((csr_bankarray_csrbank10_sel & (csr_bankarray_interface10_bank_bus_adr[8:0] == 5'd20))) begin
        csr_bankarray_csrbank10_dfii_pi1_wrdata0_re <= csr_bankarray_interface10_bank_bus_we;
        csr_bankarray_csrbank10_dfii_pi1_wrdata0_we <= (~csr_bankarray_interface10_bank_bus_we);
    end
end
assign csr_bankarray_csrbank10_dfii_pi1_rddata3_r = csr_bankarray_interface10_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank10_dfii_pi1_rddata3_we <= 1'd0;
    csr_bankarray_csrbank10_dfii_pi1_rddata3_re <= 1'd0;
    if ((csr_bankarray_csrbank10_sel & (csr_bankarray_interface10_bank_bus_adr[8:0] == 5'd21))) begin
        csr_bankarray_csrbank10_dfii_pi1_rddata3_re <= csr_bankarray_interface10_bank_bus_we;
        csr_bankarray_csrbank10_dfii_pi1_rddata3_we <= (~csr_bankarray_interface10_bank_bus_we);
    end
end
assign csr_bankarray_csrbank10_dfii_pi1_rddata2_r = csr_bankarray_interface10_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank10_dfii_pi1_rddata2_re <= 1'd0;
    csr_bankarray_csrbank10_dfii_pi1_rddata2_we <= 1'd0;
    if ((csr_bankarray_csrbank10_sel & (csr_bankarray_interface10_bank_bus_adr[8:0] == 5'd22))) begin
        csr_bankarray_csrbank10_dfii_pi1_rddata2_re <= csr_bankarray_interface10_bank_bus_we;
        csr_bankarray_csrbank10_dfii_pi1_rddata2_we <= (~csr_bankarray_interface10_bank_bus_we);
    end
end
assign csr_bankarray_csrbank10_dfii_pi1_rddata1_r = csr_bankarray_interface10_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank10_dfii_pi1_rddata1_re <= 1'd0;
    csr_bankarray_csrbank10_dfii_pi1_rddata1_we <= 1'd0;
    if ((csr_bankarray_csrbank10_sel & (csr_bankarray_interface10_bank_bus_adr[8:0] == 5'd23))) begin
        csr_bankarray_csrbank10_dfii_pi1_rddata1_re <= csr_bankarray_interface10_bank_bus_we;
        csr_bankarray_csrbank10_dfii_pi1_rddata1_we <= (~csr_bankarray_interface10_bank_bus_we);
    end
end
assign csr_bankarray_csrbank10_dfii_pi1_rddata0_r = csr_bankarray_interface10_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank10_dfii_pi1_rddata0_we <= 1'd0;
    csr_bankarray_csrbank10_dfii_pi1_rddata0_re <= 1'd0;
    if ((csr_bankarray_csrbank10_sel & (csr_bankarray_interface10_bank_bus_adr[8:0] == 5'd24))) begin
        csr_bankarray_csrbank10_dfii_pi1_rddata0_re <= csr_bankarray_interface10_bank_bus_we;
        csr_bankarray_csrbank10_dfii_pi1_rddata0_we <= (~csr_bankarray_interface10_bank_bus_we);
    end
end
assign csr_bankarray_csrbank10_dfii_pi2_command0_r = csr_bankarray_interface10_bank_bus_dat_w[5:0];
always @(*) begin
    csr_bankarray_csrbank10_dfii_pi2_command0_we <= 1'd0;
    csr_bankarray_csrbank10_dfii_pi2_command0_re <= 1'd0;
    if ((csr_bankarray_csrbank10_sel & (csr_bankarray_interface10_bank_bus_adr[8:0] == 5'd25))) begin
        csr_bankarray_csrbank10_dfii_pi2_command0_re <= csr_bankarray_interface10_bank_bus_we;
        csr_bankarray_csrbank10_dfii_pi2_command0_we <= (~csr_bankarray_interface10_bank_bus_we);
    end
end
assign soc_sdram_phaseinjector2_command_issue_r = csr_bankarray_interface10_bank_bus_dat_w[0];
always @(*) begin
    soc_sdram_phaseinjector2_command_issue_we <= 1'd0;
    soc_sdram_phaseinjector2_command_issue_re <= 1'd0;
    if ((csr_bankarray_csrbank10_sel & (csr_bankarray_interface10_bank_bus_adr[8:0] == 5'd26))) begin
        soc_sdram_phaseinjector2_command_issue_re <= csr_bankarray_interface10_bank_bus_we;
        soc_sdram_phaseinjector2_command_issue_we <= (~csr_bankarray_interface10_bank_bus_we);
    end
end
assign csr_bankarray_csrbank10_dfii_pi2_address0_r = csr_bankarray_interface10_bank_bus_dat_w[15:0];
always @(*) begin
    csr_bankarray_csrbank10_dfii_pi2_address0_re <= 1'd0;
    csr_bankarray_csrbank10_dfii_pi2_address0_we <= 1'd0;
    if ((csr_bankarray_csrbank10_sel & (csr_bankarray_interface10_bank_bus_adr[8:0] == 5'd27))) begin
        csr_bankarray_csrbank10_dfii_pi2_address0_re <= csr_bankarray_interface10_bank_bus_we;
        csr_bankarray_csrbank10_dfii_pi2_address0_we <= (~csr_bankarray_interface10_bank_bus_we);
    end
end
assign csr_bankarray_csrbank10_dfii_pi2_baddress0_r = csr_bankarray_interface10_bank_bus_dat_w[3:0];
always @(*) begin
    csr_bankarray_csrbank10_dfii_pi2_baddress0_we <= 1'd0;
    csr_bankarray_csrbank10_dfii_pi2_baddress0_re <= 1'd0;
    if ((csr_bankarray_csrbank10_sel & (csr_bankarray_interface10_bank_bus_adr[8:0] == 5'd28))) begin
        csr_bankarray_csrbank10_dfii_pi2_baddress0_re <= csr_bankarray_interface10_bank_bus_we;
        csr_bankarray_csrbank10_dfii_pi2_baddress0_we <= (~csr_bankarray_interface10_bank_bus_we);
    end
end
assign csr_bankarray_csrbank10_dfii_pi2_wrdata3_r = csr_bankarray_interface10_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank10_dfii_pi2_wrdata3_we <= 1'd0;
    csr_bankarray_csrbank10_dfii_pi2_wrdata3_re <= 1'd0;
    if ((csr_bankarray_csrbank10_sel & (csr_bankarray_interface10_bank_bus_adr[8:0] == 5'd29))) begin
        csr_bankarray_csrbank10_dfii_pi2_wrdata3_re <= csr_bankarray_interface10_bank_bus_we;
        csr_bankarray_csrbank10_dfii_pi2_wrdata3_we <= (~csr_bankarray_interface10_bank_bus_we);
    end
end
assign csr_bankarray_csrbank10_dfii_pi2_wrdata2_r = csr_bankarray_interface10_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank10_dfii_pi2_wrdata2_re <= 1'd0;
    csr_bankarray_csrbank10_dfii_pi2_wrdata2_we <= 1'd0;
    if ((csr_bankarray_csrbank10_sel & (csr_bankarray_interface10_bank_bus_adr[8:0] == 5'd30))) begin
        csr_bankarray_csrbank10_dfii_pi2_wrdata2_re <= csr_bankarray_interface10_bank_bus_we;
        csr_bankarray_csrbank10_dfii_pi2_wrdata2_we <= (~csr_bankarray_interface10_bank_bus_we);
    end
end
assign csr_bankarray_csrbank10_dfii_pi2_wrdata1_r = csr_bankarray_interface10_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank10_dfii_pi2_wrdata1_we <= 1'd0;
    csr_bankarray_csrbank10_dfii_pi2_wrdata1_re <= 1'd0;
    if ((csr_bankarray_csrbank10_sel & (csr_bankarray_interface10_bank_bus_adr[8:0] == 5'd31))) begin
        csr_bankarray_csrbank10_dfii_pi2_wrdata1_re <= csr_bankarray_interface10_bank_bus_we;
        csr_bankarray_csrbank10_dfii_pi2_wrdata1_we <= (~csr_bankarray_interface10_bank_bus_we);
    end
end
assign csr_bankarray_csrbank10_dfii_pi2_wrdata0_r = csr_bankarray_interface10_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank10_dfii_pi2_wrdata0_re <= 1'd0;
    csr_bankarray_csrbank10_dfii_pi2_wrdata0_we <= 1'd0;
    if ((csr_bankarray_csrbank10_sel & (csr_bankarray_interface10_bank_bus_adr[8:0] == 6'd32))) begin
        csr_bankarray_csrbank10_dfii_pi2_wrdata0_re <= csr_bankarray_interface10_bank_bus_we;
        csr_bankarray_csrbank10_dfii_pi2_wrdata0_we <= (~csr_bankarray_interface10_bank_bus_we);
    end
end
assign csr_bankarray_csrbank10_dfii_pi2_rddata3_r = csr_bankarray_interface10_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank10_dfii_pi2_rddata3_re <= 1'd0;
    csr_bankarray_csrbank10_dfii_pi2_rddata3_we <= 1'd0;
    if ((csr_bankarray_csrbank10_sel & (csr_bankarray_interface10_bank_bus_adr[8:0] == 6'd33))) begin
        csr_bankarray_csrbank10_dfii_pi2_rddata3_re <= csr_bankarray_interface10_bank_bus_we;
        csr_bankarray_csrbank10_dfii_pi2_rddata3_we <= (~csr_bankarray_interface10_bank_bus_we);
    end
end
assign csr_bankarray_csrbank10_dfii_pi2_rddata2_r = csr_bankarray_interface10_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank10_dfii_pi2_rddata2_we <= 1'd0;
    csr_bankarray_csrbank10_dfii_pi2_rddata2_re <= 1'd0;
    if ((csr_bankarray_csrbank10_sel & (csr_bankarray_interface10_bank_bus_adr[8:0] == 6'd34))) begin
        csr_bankarray_csrbank10_dfii_pi2_rddata2_re <= csr_bankarray_interface10_bank_bus_we;
        csr_bankarray_csrbank10_dfii_pi2_rddata2_we <= (~csr_bankarray_interface10_bank_bus_we);
    end
end
assign csr_bankarray_csrbank10_dfii_pi2_rddata1_r = csr_bankarray_interface10_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank10_dfii_pi2_rddata1_we <= 1'd0;
    csr_bankarray_csrbank10_dfii_pi2_rddata1_re <= 1'd0;
    if ((csr_bankarray_csrbank10_sel & (csr_bankarray_interface10_bank_bus_adr[8:0] == 6'd35))) begin
        csr_bankarray_csrbank10_dfii_pi2_rddata1_re <= csr_bankarray_interface10_bank_bus_we;
        csr_bankarray_csrbank10_dfii_pi2_rddata1_we <= (~csr_bankarray_interface10_bank_bus_we);
    end
end
assign csr_bankarray_csrbank10_dfii_pi2_rddata0_r = csr_bankarray_interface10_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank10_dfii_pi2_rddata0_re <= 1'd0;
    csr_bankarray_csrbank10_dfii_pi2_rddata0_we <= 1'd0;
    if ((csr_bankarray_csrbank10_sel & (csr_bankarray_interface10_bank_bus_adr[8:0] == 6'd36))) begin
        csr_bankarray_csrbank10_dfii_pi2_rddata0_re <= csr_bankarray_interface10_bank_bus_we;
        csr_bankarray_csrbank10_dfii_pi2_rddata0_we <= (~csr_bankarray_interface10_bank_bus_we);
    end
end
assign csr_bankarray_csrbank10_dfii_pi3_command0_r = csr_bankarray_interface10_bank_bus_dat_w[5:0];
always @(*) begin
    csr_bankarray_csrbank10_dfii_pi3_command0_re <= 1'd0;
    csr_bankarray_csrbank10_dfii_pi3_command0_we <= 1'd0;
    if ((csr_bankarray_csrbank10_sel & (csr_bankarray_interface10_bank_bus_adr[8:0] == 6'd37))) begin
        csr_bankarray_csrbank10_dfii_pi3_command0_re <= csr_bankarray_interface10_bank_bus_we;
        csr_bankarray_csrbank10_dfii_pi3_command0_we <= (~csr_bankarray_interface10_bank_bus_we);
    end
end
assign soc_sdram_phaseinjector3_command_issue_r = csr_bankarray_interface10_bank_bus_dat_w[0];
always @(*) begin
    soc_sdram_phaseinjector3_command_issue_we <= 1'd0;
    soc_sdram_phaseinjector3_command_issue_re <= 1'd0;
    if ((csr_bankarray_csrbank10_sel & (csr_bankarray_interface10_bank_bus_adr[8:0] == 6'd38))) begin
        soc_sdram_phaseinjector3_command_issue_re <= csr_bankarray_interface10_bank_bus_we;
        soc_sdram_phaseinjector3_command_issue_we <= (~csr_bankarray_interface10_bank_bus_we);
    end
end
assign csr_bankarray_csrbank10_dfii_pi3_address0_r = csr_bankarray_interface10_bank_bus_dat_w[15:0];
always @(*) begin
    csr_bankarray_csrbank10_dfii_pi3_address0_we <= 1'd0;
    csr_bankarray_csrbank10_dfii_pi3_address0_re <= 1'd0;
    if ((csr_bankarray_csrbank10_sel & (csr_bankarray_interface10_bank_bus_adr[8:0] == 6'd39))) begin
        csr_bankarray_csrbank10_dfii_pi3_address0_re <= csr_bankarray_interface10_bank_bus_we;
        csr_bankarray_csrbank10_dfii_pi3_address0_we <= (~csr_bankarray_interface10_bank_bus_we);
    end
end
assign csr_bankarray_csrbank10_dfii_pi3_baddress0_r = csr_bankarray_interface10_bank_bus_dat_w[3:0];
always @(*) begin
    csr_bankarray_csrbank10_dfii_pi3_baddress0_re <= 1'd0;
    csr_bankarray_csrbank10_dfii_pi3_baddress0_we <= 1'd0;
    if ((csr_bankarray_csrbank10_sel & (csr_bankarray_interface10_bank_bus_adr[8:0] == 6'd40))) begin
        csr_bankarray_csrbank10_dfii_pi3_baddress0_re <= csr_bankarray_interface10_bank_bus_we;
        csr_bankarray_csrbank10_dfii_pi3_baddress0_we <= (~csr_bankarray_interface10_bank_bus_we);
    end
end
assign csr_bankarray_csrbank10_dfii_pi3_wrdata3_r = csr_bankarray_interface10_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank10_dfii_pi3_wrdata3_we <= 1'd0;
    csr_bankarray_csrbank10_dfii_pi3_wrdata3_re <= 1'd0;
    if ((csr_bankarray_csrbank10_sel & (csr_bankarray_interface10_bank_bus_adr[8:0] == 6'd41))) begin
        csr_bankarray_csrbank10_dfii_pi3_wrdata3_re <= csr_bankarray_interface10_bank_bus_we;
        csr_bankarray_csrbank10_dfii_pi3_wrdata3_we <= (~csr_bankarray_interface10_bank_bus_we);
    end
end
assign csr_bankarray_csrbank10_dfii_pi3_wrdata2_r = csr_bankarray_interface10_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank10_dfii_pi3_wrdata2_we <= 1'd0;
    csr_bankarray_csrbank10_dfii_pi3_wrdata2_re <= 1'd0;
    if ((csr_bankarray_csrbank10_sel & (csr_bankarray_interface10_bank_bus_adr[8:0] == 6'd42))) begin
        csr_bankarray_csrbank10_dfii_pi3_wrdata2_re <= csr_bankarray_interface10_bank_bus_we;
        csr_bankarray_csrbank10_dfii_pi3_wrdata2_we <= (~csr_bankarray_interface10_bank_bus_we);
    end
end
assign csr_bankarray_csrbank10_dfii_pi3_wrdata1_r = csr_bankarray_interface10_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank10_dfii_pi3_wrdata1_re <= 1'd0;
    csr_bankarray_csrbank10_dfii_pi3_wrdata1_we <= 1'd0;
    if ((csr_bankarray_csrbank10_sel & (csr_bankarray_interface10_bank_bus_adr[8:0] == 6'd43))) begin
        csr_bankarray_csrbank10_dfii_pi3_wrdata1_re <= csr_bankarray_interface10_bank_bus_we;
        csr_bankarray_csrbank10_dfii_pi3_wrdata1_we <= (~csr_bankarray_interface10_bank_bus_we);
    end
end
assign csr_bankarray_csrbank10_dfii_pi3_wrdata0_r = csr_bankarray_interface10_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank10_dfii_pi3_wrdata0_we <= 1'd0;
    csr_bankarray_csrbank10_dfii_pi3_wrdata0_re <= 1'd0;
    if ((csr_bankarray_csrbank10_sel & (csr_bankarray_interface10_bank_bus_adr[8:0] == 6'd44))) begin
        csr_bankarray_csrbank10_dfii_pi3_wrdata0_re <= csr_bankarray_interface10_bank_bus_we;
        csr_bankarray_csrbank10_dfii_pi3_wrdata0_we <= (~csr_bankarray_interface10_bank_bus_we);
    end
end
assign csr_bankarray_csrbank10_dfii_pi3_rddata3_r = csr_bankarray_interface10_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank10_dfii_pi3_rddata3_re <= 1'd0;
    csr_bankarray_csrbank10_dfii_pi3_rddata3_we <= 1'd0;
    if ((csr_bankarray_csrbank10_sel & (csr_bankarray_interface10_bank_bus_adr[8:0] == 6'd45))) begin
        csr_bankarray_csrbank10_dfii_pi3_rddata3_re <= csr_bankarray_interface10_bank_bus_we;
        csr_bankarray_csrbank10_dfii_pi3_rddata3_we <= (~csr_bankarray_interface10_bank_bus_we);
    end
end
assign csr_bankarray_csrbank10_dfii_pi3_rddata2_r = csr_bankarray_interface10_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank10_dfii_pi3_rddata2_re <= 1'd0;
    csr_bankarray_csrbank10_dfii_pi3_rddata2_we <= 1'd0;
    if ((csr_bankarray_csrbank10_sel & (csr_bankarray_interface10_bank_bus_adr[8:0] == 6'd46))) begin
        csr_bankarray_csrbank10_dfii_pi3_rddata2_re <= csr_bankarray_interface10_bank_bus_we;
        csr_bankarray_csrbank10_dfii_pi3_rddata2_we <= (~csr_bankarray_interface10_bank_bus_we);
    end
end
assign csr_bankarray_csrbank10_dfii_pi3_rddata1_r = csr_bankarray_interface10_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank10_dfii_pi3_rddata1_we <= 1'd0;
    csr_bankarray_csrbank10_dfii_pi3_rddata1_re <= 1'd0;
    if ((csr_bankarray_csrbank10_sel & (csr_bankarray_interface10_bank_bus_adr[8:0] == 6'd47))) begin
        csr_bankarray_csrbank10_dfii_pi3_rddata1_re <= csr_bankarray_interface10_bank_bus_we;
        csr_bankarray_csrbank10_dfii_pi3_rddata1_we <= (~csr_bankarray_interface10_bank_bus_we);
    end
end
assign csr_bankarray_csrbank10_dfii_pi3_rddata0_r = csr_bankarray_interface10_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank10_dfii_pi3_rddata0_we <= 1'd0;
    csr_bankarray_csrbank10_dfii_pi3_rddata0_re <= 1'd0;
    if ((csr_bankarray_csrbank10_sel & (csr_bankarray_interface10_bank_bus_adr[8:0] == 6'd48))) begin
        csr_bankarray_csrbank10_dfii_pi3_rddata0_re <= csr_bankarray_interface10_bank_bus_we;
        csr_bankarray_csrbank10_dfii_pi3_rddata0_we <= (~csr_bankarray_interface10_bank_bus_we);
    end
end
assign csr_bankarray_csrbank10_controller_tRP0_r = csr_bankarray_interface10_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank10_controller_tRP0_re <= 1'd0;
    csr_bankarray_csrbank10_controller_tRP0_we <= 1'd0;
    if ((csr_bankarray_csrbank10_sel & (csr_bankarray_interface10_bank_bus_adr[8:0] == 6'd49))) begin
        csr_bankarray_csrbank10_controller_tRP0_re <= csr_bankarray_interface10_bank_bus_we;
        csr_bankarray_csrbank10_controller_tRP0_we <= (~csr_bankarray_interface10_bank_bus_we);
    end
end
assign csr_bankarray_csrbank10_controller_tRCD0_r = csr_bankarray_interface10_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank10_controller_tRCD0_re <= 1'd0;
    csr_bankarray_csrbank10_controller_tRCD0_we <= 1'd0;
    if ((csr_bankarray_csrbank10_sel & (csr_bankarray_interface10_bank_bus_adr[8:0] == 6'd50))) begin
        csr_bankarray_csrbank10_controller_tRCD0_re <= csr_bankarray_interface10_bank_bus_we;
        csr_bankarray_csrbank10_controller_tRCD0_we <= (~csr_bankarray_interface10_bank_bus_we);
    end
end
assign csr_bankarray_csrbank10_controller_tWR0_r = csr_bankarray_interface10_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank10_controller_tWR0_we <= 1'd0;
    csr_bankarray_csrbank10_controller_tWR0_re <= 1'd0;
    if ((csr_bankarray_csrbank10_sel & (csr_bankarray_interface10_bank_bus_adr[8:0] == 6'd51))) begin
        csr_bankarray_csrbank10_controller_tWR0_re <= csr_bankarray_interface10_bank_bus_we;
        csr_bankarray_csrbank10_controller_tWR0_we <= (~csr_bankarray_interface10_bank_bus_we);
    end
end
assign csr_bankarray_csrbank10_controller_tWTR0_r = csr_bankarray_interface10_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank10_controller_tWTR0_re <= 1'd0;
    csr_bankarray_csrbank10_controller_tWTR0_we <= 1'd0;
    if ((csr_bankarray_csrbank10_sel & (csr_bankarray_interface10_bank_bus_adr[8:0] == 6'd52))) begin
        csr_bankarray_csrbank10_controller_tWTR0_re <= csr_bankarray_interface10_bank_bus_we;
        csr_bankarray_csrbank10_controller_tWTR0_we <= (~csr_bankarray_interface10_bank_bus_we);
    end
end
assign csr_bankarray_csrbank10_controller_tREFI0_r = csr_bankarray_interface10_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank10_controller_tREFI0_we <= 1'd0;
    csr_bankarray_csrbank10_controller_tREFI0_re <= 1'd0;
    if ((csr_bankarray_csrbank10_sel & (csr_bankarray_interface10_bank_bus_adr[8:0] == 6'd53))) begin
        csr_bankarray_csrbank10_controller_tREFI0_re <= csr_bankarray_interface10_bank_bus_we;
        csr_bankarray_csrbank10_controller_tREFI0_we <= (~csr_bankarray_interface10_bank_bus_we);
    end
end
assign csr_bankarray_csrbank10_controller_tRFC0_r = csr_bankarray_interface10_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank10_controller_tRFC0_we <= 1'd0;
    csr_bankarray_csrbank10_controller_tRFC0_re <= 1'd0;
    if ((csr_bankarray_csrbank10_sel & (csr_bankarray_interface10_bank_bus_adr[8:0] == 6'd54))) begin
        csr_bankarray_csrbank10_controller_tRFC0_re <= csr_bankarray_interface10_bank_bus_we;
        csr_bankarray_csrbank10_controller_tRFC0_we <= (~csr_bankarray_interface10_bank_bus_we);
    end
end
assign csr_bankarray_csrbank10_controller_tFAW0_r = csr_bankarray_interface10_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank10_controller_tFAW0_re <= 1'd0;
    csr_bankarray_csrbank10_controller_tFAW0_we <= 1'd0;
    if ((csr_bankarray_csrbank10_sel & (csr_bankarray_interface10_bank_bus_adr[8:0] == 6'd55))) begin
        csr_bankarray_csrbank10_controller_tFAW0_re <= csr_bankarray_interface10_bank_bus_we;
        csr_bankarray_csrbank10_controller_tFAW0_we <= (~csr_bankarray_interface10_bank_bus_we);
    end
end
assign csr_bankarray_csrbank10_controller_tCCD0_r = csr_bankarray_interface10_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank10_controller_tCCD0_we <= 1'd0;
    csr_bankarray_csrbank10_controller_tCCD0_re <= 1'd0;
    if ((csr_bankarray_csrbank10_sel & (csr_bankarray_interface10_bank_bus_adr[8:0] == 6'd56))) begin
        csr_bankarray_csrbank10_controller_tCCD0_re <= csr_bankarray_interface10_bank_bus_we;
        csr_bankarray_csrbank10_controller_tCCD0_we <= (~csr_bankarray_interface10_bank_bus_we);
    end
end
assign csr_bankarray_csrbank10_controller_tRRD0_r = csr_bankarray_interface10_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank10_controller_tRRD0_re <= 1'd0;
    csr_bankarray_csrbank10_controller_tRRD0_we <= 1'd0;
    if ((csr_bankarray_csrbank10_sel & (csr_bankarray_interface10_bank_bus_adr[8:0] == 6'd57))) begin
        csr_bankarray_csrbank10_controller_tRRD0_re <= csr_bankarray_interface10_bank_bus_we;
        csr_bankarray_csrbank10_controller_tRRD0_we <= (~csr_bankarray_interface10_bank_bus_we);
    end
end
assign csr_bankarray_csrbank10_controller_tRC0_r = csr_bankarray_interface10_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank10_controller_tRC0_re <= 1'd0;
    csr_bankarray_csrbank10_controller_tRC0_we <= 1'd0;
    if ((csr_bankarray_csrbank10_sel & (csr_bankarray_interface10_bank_bus_adr[8:0] == 6'd58))) begin
        csr_bankarray_csrbank10_controller_tRC0_re <= csr_bankarray_interface10_bank_bus_we;
        csr_bankarray_csrbank10_controller_tRC0_we <= (~csr_bankarray_interface10_bank_bus_we);
    end
end
assign csr_bankarray_csrbank10_controller_tRAS0_r = csr_bankarray_interface10_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank10_controller_tRAS0_we <= 1'd0;
    csr_bankarray_csrbank10_controller_tRAS0_re <= 1'd0;
    if ((csr_bankarray_csrbank10_sel & (csr_bankarray_interface10_bank_bus_adr[8:0] == 6'd59))) begin
        csr_bankarray_csrbank10_controller_tRAS0_re <= csr_bankarray_interface10_bank_bus_we;
        csr_bankarray_csrbank10_controller_tRAS0_we <= (~csr_bankarray_interface10_bank_bus_we);
    end
end
assign csr_bankarray_csrbank10_controller_tZQCS0_r = csr_bankarray_interface10_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank10_controller_tZQCS0_re <= 1'd0;
    csr_bankarray_csrbank10_controller_tZQCS0_we <= 1'd0;
    if ((csr_bankarray_csrbank10_sel & (csr_bankarray_interface10_bank_bus_adr[8:0] == 6'd60))) begin
        csr_bankarray_csrbank10_controller_tZQCS0_re <= csr_bankarray_interface10_bank_bus_we;
        csr_bankarray_csrbank10_controller_tZQCS0_we <= (~csr_bankarray_interface10_bank_bus_we);
    end
end
assign soc_sdram_sel = soc_sdram_storage[0];
assign soc_sdram_cke = soc_sdram_storage[1];
assign soc_sdram_odt = soc_sdram_storage[2];
assign soc_sdram_reset_n = soc_sdram_storage[3];
assign csr_bankarray_csrbank10_dfii_control0_w = soc_sdram_storage[3:0];
assign soc_sdram_phaseinjector0_csrfield_cs = soc_sdram_phaseinjector0_command_storage[0];
assign soc_sdram_phaseinjector0_csrfield_we = soc_sdram_phaseinjector0_command_storage[1];
assign soc_sdram_phaseinjector0_csrfield_cas = soc_sdram_phaseinjector0_command_storage[2];
assign soc_sdram_phaseinjector0_csrfield_ras = soc_sdram_phaseinjector0_command_storage[3];
assign soc_sdram_phaseinjector0_csrfield_wren = soc_sdram_phaseinjector0_command_storage[4];
assign soc_sdram_phaseinjector0_csrfield_rden = soc_sdram_phaseinjector0_command_storage[5];
assign csr_bankarray_csrbank10_dfii_pi0_command0_w = soc_sdram_phaseinjector0_command_storage[5:0];
assign csr_bankarray_csrbank10_dfii_pi0_address0_w = soc_sdram_phaseinjector0_address_storage[15:0];
assign csr_bankarray_csrbank10_dfii_pi0_baddress0_w = soc_sdram_phaseinjector0_baddress_storage[3:0];
assign csr_bankarray_csrbank10_dfii_pi0_wrdata3_w = soc_sdram_phaseinjector0_wrdata_storage[127:96];
assign csr_bankarray_csrbank10_dfii_pi0_wrdata2_w = soc_sdram_phaseinjector0_wrdata_storage[95:64];
assign csr_bankarray_csrbank10_dfii_pi0_wrdata1_w = soc_sdram_phaseinjector0_wrdata_storage[63:32];
assign csr_bankarray_csrbank10_dfii_pi0_wrdata0_w = soc_sdram_phaseinjector0_wrdata_storage[31:0];
assign csr_bankarray_csrbank10_dfii_pi0_rddata3_w = soc_sdram_phaseinjector0_rddata_status[127:96];
assign csr_bankarray_csrbank10_dfii_pi0_rddata2_w = soc_sdram_phaseinjector0_rddata_status[95:64];
assign csr_bankarray_csrbank10_dfii_pi0_rddata1_w = soc_sdram_phaseinjector0_rddata_status[63:32];
assign csr_bankarray_csrbank10_dfii_pi0_rddata0_w = soc_sdram_phaseinjector0_rddata_status[31:0];
assign soc_sdram_phaseinjector0_rddata_we = csr_bankarray_csrbank10_dfii_pi0_rddata0_we;
assign soc_sdram_phaseinjector1_csrfield_cs = soc_sdram_phaseinjector1_command_storage[0];
assign soc_sdram_phaseinjector1_csrfield_we = soc_sdram_phaseinjector1_command_storage[1];
assign soc_sdram_phaseinjector1_csrfield_cas = soc_sdram_phaseinjector1_command_storage[2];
assign soc_sdram_phaseinjector1_csrfield_ras = soc_sdram_phaseinjector1_command_storage[3];
assign soc_sdram_phaseinjector1_csrfield_wren = soc_sdram_phaseinjector1_command_storage[4];
assign soc_sdram_phaseinjector1_csrfield_rden = soc_sdram_phaseinjector1_command_storage[5];
assign csr_bankarray_csrbank10_dfii_pi1_command0_w = soc_sdram_phaseinjector1_command_storage[5:0];
assign csr_bankarray_csrbank10_dfii_pi1_address0_w = soc_sdram_phaseinjector1_address_storage[15:0];
assign csr_bankarray_csrbank10_dfii_pi1_baddress0_w = soc_sdram_phaseinjector1_baddress_storage[3:0];
assign csr_bankarray_csrbank10_dfii_pi1_wrdata3_w = soc_sdram_phaseinjector1_wrdata_storage[127:96];
assign csr_bankarray_csrbank10_dfii_pi1_wrdata2_w = soc_sdram_phaseinjector1_wrdata_storage[95:64];
assign csr_bankarray_csrbank10_dfii_pi1_wrdata1_w = soc_sdram_phaseinjector1_wrdata_storage[63:32];
assign csr_bankarray_csrbank10_dfii_pi1_wrdata0_w = soc_sdram_phaseinjector1_wrdata_storage[31:0];
assign csr_bankarray_csrbank10_dfii_pi1_rddata3_w = soc_sdram_phaseinjector1_rddata_status[127:96];
assign csr_bankarray_csrbank10_dfii_pi1_rddata2_w = soc_sdram_phaseinjector1_rddata_status[95:64];
assign csr_bankarray_csrbank10_dfii_pi1_rddata1_w = soc_sdram_phaseinjector1_rddata_status[63:32];
assign csr_bankarray_csrbank10_dfii_pi1_rddata0_w = soc_sdram_phaseinjector1_rddata_status[31:0];
assign soc_sdram_phaseinjector1_rddata_we = csr_bankarray_csrbank10_dfii_pi1_rddata0_we;
assign soc_sdram_phaseinjector2_csrfield_cs = soc_sdram_phaseinjector2_command_storage[0];
assign soc_sdram_phaseinjector2_csrfield_we = soc_sdram_phaseinjector2_command_storage[1];
assign soc_sdram_phaseinjector2_csrfield_cas = soc_sdram_phaseinjector2_command_storage[2];
assign soc_sdram_phaseinjector2_csrfield_ras = soc_sdram_phaseinjector2_command_storage[3];
assign soc_sdram_phaseinjector2_csrfield_wren = soc_sdram_phaseinjector2_command_storage[4];
assign soc_sdram_phaseinjector2_csrfield_rden = soc_sdram_phaseinjector2_command_storage[5];
assign csr_bankarray_csrbank10_dfii_pi2_command0_w = soc_sdram_phaseinjector2_command_storage[5:0];
assign csr_bankarray_csrbank10_dfii_pi2_address0_w = soc_sdram_phaseinjector2_address_storage[15:0];
assign csr_bankarray_csrbank10_dfii_pi2_baddress0_w = soc_sdram_phaseinjector2_baddress_storage[3:0];
assign csr_bankarray_csrbank10_dfii_pi2_wrdata3_w = soc_sdram_phaseinjector2_wrdata_storage[127:96];
assign csr_bankarray_csrbank10_dfii_pi2_wrdata2_w = soc_sdram_phaseinjector2_wrdata_storage[95:64];
assign csr_bankarray_csrbank10_dfii_pi2_wrdata1_w = soc_sdram_phaseinjector2_wrdata_storage[63:32];
assign csr_bankarray_csrbank10_dfii_pi2_wrdata0_w = soc_sdram_phaseinjector2_wrdata_storage[31:0];
assign csr_bankarray_csrbank10_dfii_pi2_rddata3_w = soc_sdram_phaseinjector2_rddata_status[127:96];
assign csr_bankarray_csrbank10_dfii_pi2_rddata2_w = soc_sdram_phaseinjector2_rddata_status[95:64];
assign csr_bankarray_csrbank10_dfii_pi2_rddata1_w = soc_sdram_phaseinjector2_rddata_status[63:32];
assign csr_bankarray_csrbank10_dfii_pi2_rddata0_w = soc_sdram_phaseinjector2_rddata_status[31:0];
assign soc_sdram_phaseinjector2_rddata_we = csr_bankarray_csrbank10_dfii_pi2_rddata0_we;
assign soc_sdram_phaseinjector3_csrfield_cs = soc_sdram_phaseinjector3_command_storage[0];
assign soc_sdram_phaseinjector3_csrfield_we = soc_sdram_phaseinjector3_command_storage[1];
assign soc_sdram_phaseinjector3_csrfield_cas = soc_sdram_phaseinjector3_command_storage[2];
assign soc_sdram_phaseinjector3_csrfield_ras = soc_sdram_phaseinjector3_command_storage[3];
assign soc_sdram_phaseinjector3_csrfield_wren = soc_sdram_phaseinjector3_command_storage[4];
assign soc_sdram_phaseinjector3_csrfield_rden = soc_sdram_phaseinjector3_command_storage[5];
assign csr_bankarray_csrbank10_dfii_pi3_command0_w = soc_sdram_phaseinjector3_command_storage[5:0];
assign csr_bankarray_csrbank10_dfii_pi3_address0_w = soc_sdram_phaseinjector3_address_storage[15:0];
assign csr_bankarray_csrbank10_dfii_pi3_baddress0_w = soc_sdram_phaseinjector3_baddress_storage[3:0];
assign csr_bankarray_csrbank10_dfii_pi3_wrdata3_w = soc_sdram_phaseinjector3_wrdata_storage[127:96];
assign csr_bankarray_csrbank10_dfii_pi3_wrdata2_w = soc_sdram_phaseinjector3_wrdata_storage[95:64];
assign csr_bankarray_csrbank10_dfii_pi3_wrdata1_w = soc_sdram_phaseinjector3_wrdata_storage[63:32];
assign csr_bankarray_csrbank10_dfii_pi3_wrdata0_w = soc_sdram_phaseinjector3_wrdata_storage[31:0];
assign csr_bankarray_csrbank10_dfii_pi3_rddata3_w = soc_sdram_phaseinjector3_rddata_status[127:96];
assign csr_bankarray_csrbank10_dfii_pi3_rddata2_w = soc_sdram_phaseinjector3_rddata_status[95:64];
assign csr_bankarray_csrbank10_dfii_pi3_rddata1_w = soc_sdram_phaseinjector3_rddata_status[63:32];
assign csr_bankarray_csrbank10_dfii_pi3_rddata0_w = soc_sdram_phaseinjector3_rddata_status[31:0];
assign soc_sdram_phaseinjector3_rddata_we = csr_bankarray_csrbank10_dfii_pi3_rddata0_we;
assign csr_bankarray_csrbank10_controller_tRP0_w = soc_sdram_csrstorage0_storage[31:0];
assign csr_bankarray_csrbank10_controller_tRCD0_w = soc_sdram_csrstorage1_storage[31:0];
assign csr_bankarray_csrbank10_controller_tWR0_w = soc_sdram_csrstorage2_storage[31:0];
assign csr_bankarray_csrbank10_controller_tWTR0_w = soc_sdram_csrstorage3_storage[31:0];
assign csr_bankarray_csrbank10_controller_tREFI0_w = soc_sdram_csrstorage4_storage[31:0];
assign csr_bankarray_csrbank10_controller_tRFC0_w = soc_sdram_csrstorage5_storage[31:0];
assign csr_bankarray_csrbank10_controller_tFAW0_w = soc_sdram_csrstorage6_storage[31:0];
assign csr_bankarray_csrbank10_controller_tCCD0_w = soc_sdram_csrstorage7_storage[31:0];
assign csr_bankarray_csrbank10_controller_tRRD0_w = soc_sdram_csrstorage8_storage[31:0];
assign csr_bankarray_csrbank10_controller_tRC0_w = soc_sdram_csrstorage9_storage[31:0];
assign csr_bankarray_csrbank10_controller_tRAS0_w = soc_sdram_csrstorage10_storage[31:0];
assign csr_bankarray_csrbank10_controller_tZQCS0_w = soc_sdram_csrstorage11_storage[31:0];
assign csr_bankarray_csrbank11_sel = (csr_bankarray_interface11_bank_bus_adr[13:9] == 4'd13);
assign soc_sdram_checker_reset_r = csr_bankarray_interface11_bank_bus_dat_w[0];
always @(*) begin
    soc_sdram_checker_reset_we <= 1'd0;
    soc_sdram_checker_reset_re <= 1'd0;
    if ((csr_bankarray_csrbank11_sel & (csr_bankarray_interface11_bank_bus_adr[8:0] == 1'd0))) begin
        soc_sdram_checker_reset_re <= csr_bankarray_interface11_bank_bus_we;
        soc_sdram_checker_reset_we <= (~csr_bankarray_interface11_bank_bus_we);
    end
end
assign soc_sdram_checker_start_r = csr_bankarray_interface11_bank_bus_dat_w[0];
always @(*) begin
    soc_sdram_checker_start_re <= 1'd0;
    soc_sdram_checker_start_we <= 1'd0;
    if ((csr_bankarray_csrbank11_sel & (csr_bankarray_interface11_bank_bus_adr[8:0] == 1'd1))) begin
        soc_sdram_checker_start_re <= csr_bankarray_interface11_bank_bus_we;
        soc_sdram_checker_start_we <= (~csr_bankarray_interface11_bank_bus_we);
    end
end
assign csr_bankarray_csrbank11_done_r = csr_bankarray_interface11_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank11_done_we <= 1'd0;
    csr_bankarray_csrbank11_done_re <= 1'd0;
    if ((csr_bankarray_csrbank11_sel & (csr_bankarray_interface11_bank_bus_adr[8:0] == 2'd2))) begin
        csr_bankarray_csrbank11_done_re <= csr_bankarray_interface11_bank_bus_we;
        csr_bankarray_csrbank11_done_we <= (~csr_bankarray_interface11_bank_bus_we);
    end
end
assign csr_bankarray_csrbank11_base1_r = csr_bankarray_interface11_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank11_base1_re <= 1'd0;
    csr_bankarray_csrbank11_base1_we <= 1'd0;
    if ((csr_bankarray_csrbank11_sel & (csr_bankarray_interface11_bank_bus_adr[8:0] == 2'd3))) begin
        csr_bankarray_csrbank11_base1_re <= csr_bankarray_interface11_bank_bus_we;
        csr_bankarray_csrbank11_base1_we <= (~csr_bankarray_interface11_bank_bus_we);
    end
end
assign csr_bankarray_csrbank11_base0_r = csr_bankarray_interface11_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank11_base0_re <= 1'd0;
    csr_bankarray_csrbank11_base0_we <= 1'd0;
    if ((csr_bankarray_csrbank11_sel & (csr_bankarray_interface11_bank_bus_adr[8:0] == 3'd4))) begin
        csr_bankarray_csrbank11_base0_re <= csr_bankarray_interface11_bank_bus_we;
        csr_bankarray_csrbank11_base0_we <= (~csr_bankarray_interface11_bank_bus_we);
    end
end
assign csr_bankarray_csrbank11_end1_r = csr_bankarray_interface11_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank11_end1_we <= 1'd0;
    csr_bankarray_csrbank11_end1_re <= 1'd0;
    if ((csr_bankarray_csrbank11_sel & (csr_bankarray_interface11_bank_bus_adr[8:0] == 3'd5))) begin
        csr_bankarray_csrbank11_end1_re <= csr_bankarray_interface11_bank_bus_we;
        csr_bankarray_csrbank11_end1_we <= (~csr_bankarray_interface11_bank_bus_we);
    end
end
assign csr_bankarray_csrbank11_end0_r = csr_bankarray_interface11_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank11_end0_re <= 1'd0;
    csr_bankarray_csrbank11_end0_we <= 1'd0;
    if ((csr_bankarray_csrbank11_sel & (csr_bankarray_interface11_bank_bus_adr[8:0] == 3'd6))) begin
        csr_bankarray_csrbank11_end0_re <= csr_bankarray_interface11_bank_bus_we;
        csr_bankarray_csrbank11_end0_we <= (~csr_bankarray_interface11_bank_bus_we);
    end
end
assign csr_bankarray_csrbank11_length1_r = csr_bankarray_interface11_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank11_length1_we <= 1'd0;
    csr_bankarray_csrbank11_length1_re <= 1'd0;
    if ((csr_bankarray_csrbank11_sel & (csr_bankarray_interface11_bank_bus_adr[8:0] == 3'd7))) begin
        csr_bankarray_csrbank11_length1_re <= csr_bankarray_interface11_bank_bus_we;
        csr_bankarray_csrbank11_length1_we <= (~csr_bankarray_interface11_bank_bus_we);
    end
end
assign csr_bankarray_csrbank11_length0_r = csr_bankarray_interface11_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank11_length0_we <= 1'd0;
    csr_bankarray_csrbank11_length0_re <= 1'd0;
    if ((csr_bankarray_csrbank11_sel & (csr_bankarray_interface11_bank_bus_adr[8:0] == 4'd8))) begin
        csr_bankarray_csrbank11_length0_re <= csr_bankarray_interface11_bank_bus_we;
        csr_bankarray_csrbank11_length0_we <= (~csr_bankarray_interface11_bank_bus_we);
    end
end
assign csr_bankarray_csrbank11_random0_r = csr_bankarray_interface11_bank_bus_dat_w[1:0];
always @(*) begin
    csr_bankarray_csrbank11_random0_re <= 1'd0;
    csr_bankarray_csrbank11_random0_we <= 1'd0;
    if ((csr_bankarray_csrbank11_sel & (csr_bankarray_interface11_bank_bus_adr[8:0] == 4'd9))) begin
        csr_bankarray_csrbank11_random0_re <= csr_bankarray_interface11_bank_bus_we;
        csr_bankarray_csrbank11_random0_we <= (~csr_bankarray_interface11_bank_bus_we);
    end
end
assign csr_bankarray_csrbank11_ticks_r = csr_bankarray_interface11_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank11_ticks_we <= 1'd0;
    csr_bankarray_csrbank11_ticks_re <= 1'd0;
    if ((csr_bankarray_csrbank11_sel & (csr_bankarray_interface11_bank_bus_adr[8:0] == 4'd10))) begin
        csr_bankarray_csrbank11_ticks_re <= csr_bankarray_interface11_bank_bus_we;
        csr_bankarray_csrbank11_ticks_we <= (~csr_bankarray_interface11_bank_bus_we);
    end
end
assign csr_bankarray_csrbank11_errors_r = csr_bankarray_interface11_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank11_errors_we <= 1'd0;
    csr_bankarray_csrbank11_errors_re <= 1'd0;
    if ((csr_bankarray_csrbank11_sel & (csr_bankarray_interface11_bank_bus_adr[8:0] == 4'd11))) begin
        csr_bankarray_csrbank11_errors_re <= csr_bankarray_interface11_bank_bus_we;
        csr_bankarray_csrbank11_errors_we <= (~csr_bankarray_interface11_bank_bus_we);
    end
end
assign csr_bankarray_csrbank11_done_w = soc_sdram_checker_done_status;
assign soc_sdram_checker_done_we = csr_bankarray_csrbank11_done_we;
assign csr_bankarray_csrbank11_base1_w = soc_sdram_checker_base_storage[32];
assign csr_bankarray_csrbank11_base0_w = soc_sdram_checker_base_storage[31:0];
assign csr_bankarray_csrbank11_end1_w = soc_sdram_checker_end_storage[32];
assign csr_bankarray_csrbank11_end0_w = soc_sdram_checker_end_storage[31:0];
assign csr_bankarray_csrbank11_length1_w = soc_sdram_checker_length_storage[32];
assign csr_bankarray_csrbank11_length0_w = soc_sdram_checker_length_storage[31:0];
assign soc_sdram_checker_data = soc_sdram_checker_random_storage[0];
assign soc_sdram_checker_addr = soc_sdram_checker_random_storage[1];
assign csr_bankarray_csrbank11_random0_w = soc_sdram_checker_random_storage[1:0];
assign csr_bankarray_csrbank11_ticks_w = soc_sdram_checker_ticks_status[31:0];
assign soc_sdram_checker_ticks_we = csr_bankarray_csrbank11_ticks_we;
assign csr_bankarray_csrbank11_errors_w = soc_sdram_checker_errors_status[31:0];
assign soc_sdram_checker_errors_we = csr_bankarray_csrbank11_errors_we;
assign csr_bankarray_csrbank12_sel = (csr_bankarray_interface12_bank_bus_adr[13:9] == 4'd14);
assign soc_sdram_generator_reset_r = csr_bankarray_interface12_bank_bus_dat_w[0];
always @(*) begin
    soc_sdram_generator_reset_re <= 1'd0;
    soc_sdram_generator_reset_we <= 1'd0;
    if ((csr_bankarray_csrbank12_sel & (csr_bankarray_interface12_bank_bus_adr[8:0] == 1'd0))) begin
        soc_sdram_generator_reset_re <= csr_bankarray_interface12_bank_bus_we;
        soc_sdram_generator_reset_we <= (~csr_bankarray_interface12_bank_bus_we);
    end
end
assign soc_sdram_generator_start_r = csr_bankarray_interface12_bank_bus_dat_w[0];
always @(*) begin
    soc_sdram_generator_start_re <= 1'd0;
    soc_sdram_generator_start_we <= 1'd0;
    if ((csr_bankarray_csrbank12_sel & (csr_bankarray_interface12_bank_bus_adr[8:0] == 1'd1))) begin
        soc_sdram_generator_start_re <= csr_bankarray_interface12_bank_bus_we;
        soc_sdram_generator_start_we <= (~csr_bankarray_interface12_bank_bus_we);
    end
end
assign csr_bankarray_csrbank12_done_r = csr_bankarray_interface12_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank12_done_we <= 1'd0;
    csr_bankarray_csrbank12_done_re <= 1'd0;
    if ((csr_bankarray_csrbank12_sel & (csr_bankarray_interface12_bank_bus_adr[8:0] == 2'd2))) begin
        csr_bankarray_csrbank12_done_re <= csr_bankarray_interface12_bank_bus_we;
        csr_bankarray_csrbank12_done_we <= (~csr_bankarray_interface12_bank_bus_we);
    end
end
assign csr_bankarray_csrbank12_base1_r = csr_bankarray_interface12_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank12_base1_we <= 1'd0;
    csr_bankarray_csrbank12_base1_re <= 1'd0;
    if ((csr_bankarray_csrbank12_sel & (csr_bankarray_interface12_bank_bus_adr[8:0] == 2'd3))) begin
        csr_bankarray_csrbank12_base1_re <= csr_bankarray_interface12_bank_bus_we;
        csr_bankarray_csrbank12_base1_we <= (~csr_bankarray_interface12_bank_bus_we);
    end
end
assign csr_bankarray_csrbank12_base0_r = csr_bankarray_interface12_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank12_base0_re <= 1'd0;
    csr_bankarray_csrbank12_base0_we <= 1'd0;
    if ((csr_bankarray_csrbank12_sel & (csr_bankarray_interface12_bank_bus_adr[8:0] == 3'd4))) begin
        csr_bankarray_csrbank12_base0_re <= csr_bankarray_interface12_bank_bus_we;
        csr_bankarray_csrbank12_base0_we <= (~csr_bankarray_interface12_bank_bus_we);
    end
end
assign csr_bankarray_csrbank12_end1_r = csr_bankarray_interface12_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank12_end1_we <= 1'd0;
    csr_bankarray_csrbank12_end1_re <= 1'd0;
    if ((csr_bankarray_csrbank12_sel & (csr_bankarray_interface12_bank_bus_adr[8:0] == 3'd5))) begin
        csr_bankarray_csrbank12_end1_re <= csr_bankarray_interface12_bank_bus_we;
        csr_bankarray_csrbank12_end1_we <= (~csr_bankarray_interface12_bank_bus_we);
    end
end
assign csr_bankarray_csrbank12_end0_r = csr_bankarray_interface12_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank12_end0_we <= 1'd0;
    csr_bankarray_csrbank12_end0_re <= 1'd0;
    if ((csr_bankarray_csrbank12_sel & (csr_bankarray_interface12_bank_bus_adr[8:0] == 3'd6))) begin
        csr_bankarray_csrbank12_end0_re <= csr_bankarray_interface12_bank_bus_we;
        csr_bankarray_csrbank12_end0_we <= (~csr_bankarray_interface12_bank_bus_we);
    end
end
assign csr_bankarray_csrbank12_length1_r = csr_bankarray_interface12_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank12_length1_re <= 1'd0;
    csr_bankarray_csrbank12_length1_we <= 1'd0;
    if ((csr_bankarray_csrbank12_sel & (csr_bankarray_interface12_bank_bus_adr[8:0] == 3'd7))) begin
        csr_bankarray_csrbank12_length1_re <= csr_bankarray_interface12_bank_bus_we;
        csr_bankarray_csrbank12_length1_we <= (~csr_bankarray_interface12_bank_bus_we);
    end
end
assign csr_bankarray_csrbank12_length0_r = csr_bankarray_interface12_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank12_length0_we <= 1'd0;
    csr_bankarray_csrbank12_length0_re <= 1'd0;
    if ((csr_bankarray_csrbank12_sel & (csr_bankarray_interface12_bank_bus_adr[8:0] == 4'd8))) begin
        csr_bankarray_csrbank12_length0_re <= csr_bankarray_interface12_bank_bus_we;
        csr_bankarray_csrbank12_length0_we <= (~csr_bankarray_interface12_bank_bus_we);
    end
end
assign csr_bankarray_csrbank12_random0_r = csr_bankarray_interface12_bank_bus_dat_w[1:0];
always @(*) begin
    csr_bankarray_csrbank12_random0_re <= 1'd0;
    csr_bankarray_csrbank12_random0_we <= 1'd0;
    if ((csr_bankarray_csrbank12_sel & (csr_bankarray_interface12_bank_bus_adr[8:0] == 4'd9))) begin
        csr_bankarray_csrbank12_random0_re <= csr_bankarray_interface12_bank_bus_we;
        csr_bankarray_csrbank12_random0_we <= (~csr_bankarray_interface12_bank_bus_we);
    end
end
assign csr_bankarray_csrbank12_ticks_r = csr_bankarray_interface12_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank12_ticks_re <= 1'd0;
    csr_bankarray_csrbank12_ticks_we <= 1'd0;
    if ((csr_bankarray_csrbank12_sel & (csr_bankarray_interface12_bank_bus_adr[8:0] == 4'd10))) begin
        csr_bankarray_csrbank12_ticks_re <= csr_bankarray_interface12_bank_bus_we;
        csr_bankarray_csrbank12_ticks_we <= (~csr_bankarray_interface12_bank_bus_we);
    end
end
assign csr_bankarray_csrbank12_done_w = soc_sdram_generator_done_status;
assign soc_sdram_generator_done_we = csr_bankarray_csrbank12_done_we;
assign csr_bankarray_csrbank12_base1_w = soc_sdram_generator_base_storage[32];
assign csr_bankarray_csrbank12_base0_w = soc_sdram_generator_base_storage[31:0];
assign csr_bankarray_csrbank12_end1_w = soc_sdram_generator_end_storage[32];
assign csr_bankarray_csrbank12_end0_w = soc_sdram_generator_end_storage[31:0];
assign csr_bankarray_csrbank12_length1_w = soc_sdram_generator_length_storage[32];
assign csr_bankarray_csrbank12_length0_w = soc_sdram_generator_length_storage[31:0];
assign soc_sdram_generator_data = soc_sdram_generator_random_storage[0];
assign soc_sdram_generator_addr = soc_sdram_generator_random_storage[1];
assign csr_bankarray_csrbank12_random0_w = soc_sdram_generator_random_storage[1:0];
assign csr_bankarray_csrbank12_ticks_w = soc_sdram_generator_ticks_status[31:0];
assign soc_sdram_generator_ticks_we = csr_bankarray_csrbank12_ticks_we;
assign csr_bankarray_csrbank13_sel = (csr_bankarray_interface13_bank_bus_adr[13:9] == 4'd15);
assign csr_bankarray_csrbank13_load0_r = csr_bankarray_interface13_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank13_load0_re <= 1'd0;
    csr_bankarray_csrbank13_load0_we <= 1'd0;
    if ((csr_bankarray_csrbank13_sel & (csr_bankarray_interface13_bank_bus_adr[8:0] == 1'd0))) begin
        csr_bankarray_csrbank13_load0_re <= csr_bankarray_interface13_bank_bus_we;
        csr_bankarray_csrbank13_load0_we <= (~csr_bankarray_interface13_bank_bus_we);
    end
end
assign csr_bankarray_csrbank13_reload0_r = csr_bankarray_interface13_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank13_reload0_we <= 1'd0;
    csr_bankarray_csrbank13_reload0_re <= 1'd0;
    if ((csr_bankarray_csrbank13_sel & (csr_bankarray_interface13_bank_bus_adr[8:0] == 1'd1))) begin
        csr_bankarray_csrbank13_reload0_re <= csr_bankarray_interface13_bank_bus_we;
        csr_bankarray_csrbank13_reload0_we <= (~csr_bankarray_interface13_bank_bus_we);
    end
end
assign csr_bankarray_csrbank13_en0_r = csr_bankarray_interface13_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank13_en0_we <= 1'd0;
    csr_bankarray_csrbank13_en0_re <= 1'd0;
    if ((csr_bankarray_csrbank13_sel & (csr_bankarray_interface13_bank_bus_adr[8:0] == 2'd2))) begin
        csr_bankarray_csrbank13_en0_re <= csr_bankarray_interface13_bank_bus_we;
        csr_bankarray_csrbank13_en0_we <= (~csr_bankarray_interface13_bank_bus_we);
    end
end
assign csr_bankarray_csrbank13_update_value0_r = csr_bankarray_interface13_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank13_update_value0_re <= 1'd0;
    csr_bankarray_csrbank13_update_value0_we <= 1'd0;
    if ((csr_bankarray_csrbank13_sel & (csr_bankarray_interface13_bank_bus_adr[8:0] == 2'd3))) begin
        csr_bankarray_csrbank13_update_value0_re <= csr_bankarray_interface13_bank_bus_we;
        csr_bankarray_csrbank13_update_value0_we <= (~csr_bankarray_interface13_bank_bus_we);
    end
end
assign csr_bankarray_csrbank13_value_r = csr_bankarray_interface13_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank13_value_we <= 1'd0;
    csr_bankarray_csrbank13_value_re <= 1'd0;
    if ((csr_bankarray_csrbank13_sel & (csr_bankarray_interface13_bank_bus_adr[8:0] == 3'd4))) begin
        csr_bankarray_csrbank13_value_re <= csr_bankarray_interface13_bank_bus_we;
        csr_bankarray_csrbank13_value_we <= (~csr_bankarray_interface13_bank_bus_we);
    end
end
assign csr_bankarray_csrbank13_ev_status_r = csr_bankarray_interface13_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank13_ev_status_we <= 1'd0;
    csr_bankarray_csrbank13_ev_status_re <= 1'd0;
    if ((csr_bankarray_csrbank13_sel & (csr_bankarray_interface13_bank_bus_adr[8:0] == 3'd5))) begin
        csr_bankarray_csrbank13_ev_status_re <= csr_bankarray_interface13_bank_bus_we;
        csr_bankarray_csrbank13_ev_status_we <= (~csr_bankarray_interface13_bank_bus_we);
    end
end
assign csr_bankarray_csrbank13_ev_pending_r = csr_bankarray_interface13_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank13_ev_pending_re <= 1'd0;
    csr_bankarray_csrbank13_ev_pending_we <= 1'd0;
    if ((csr_bankarray_csrbank13_sel & (csr_bankarray_interface13_bank_bus_adr[8:0] == 3'd6))) begin
        csr_bankarray_csrbank13_ev_pending_re <= csr_bankarray_interface13_bank_bus_we;
        csr_bankarray_csrbank13_ev_pending_we <= (~csr_bankarray_interface13_bank_bus_we);
    end
end
assign csr_bankarray_csrbank13_ev_enable0_r = csr_bankarray_interface13_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank13_ev_enable0_we <= 1'd0;
    csr_bankarray_csrbank13_ev_enable0_re <= 1'd0;
    if ((csr_bankarray_csrbank13_sel & (csr_bankarray_interface13_bank_bus_adr[8:0] == 3'd7))) begin
        csr_bankarray_csrbank13_ev_enable0_re <= csr_bankarray_interface13_bank_bus_we;
        csr_bankarray_csrbank13_ev_enable0_we <= (~csr_bankarray_interface13_bank_bus_we);
    end
end
assign csr_bankarray_csrbank13_load0_w = soc_load_storage[31:0];
assign csr_bankarray_csrbank13_reload0_w = soc_reload_storage[31:0];
assign csr_bankarray_csrbank13_en0_w = soc_en_storage;
assign csr_bankarray_csrbank13_update_value0_w = soc_update_value_storage;
assign csr_bankarray_csrbank13_value_w = soc_value_status[31:0];
assign soc_value_we = csr_bankarray_csrbank13_value_we;
assign soc_status_status = soc_zero0;
assign csr_bankarray_csrbank13_ev_status_w = soc_status_status;
assign soc_status_we = csr_bankarray_csrbank13_ev_status_we;
assign soc_pending_status = soc_zero1;
assign csr_bankarray_csrbank13_ev_pending_w = soc_pending_status;
assign soc_pending_we = csr_bankarray_csrbank13_ev_pending_we;
assign soc_zero2 = soc_enable_storage;
assign csr_bankarray_csrbank13_ev_enable0_w = soc_enable_storage;
assign csr_bankarray_csrbank14_sel = (csr_bankarray_interface14_bank_bus_adr[13:9] == 5'd16);
assign soc_uartcrossover_rxtx_r = csr_bankarray_interface14_bank_bus_dat_w[7:0];
always @(*) begin
    soc_uartcrossover_rxtx_re <= 1'd0;
    soc_uartcrossover_rxtx_we <= 1'd0;
    if ((csr_bankarray_csrbank14_sel & (csr_bankarray_interface14_bank_bus_adr[8:0] == 1'd0))) begin
        soc_uartcrossover_rxtx_re <= csr_bankarray_interface14_bank_bus_we;
        soc_uartcrossover_rxtx_we <= (~csr_bankarray_interface14_bank_bus_we);
    end
end
assign csr_bankarray_csrbank14_txfull_r = csr_bankarray_interface14_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank14_txfull_we <= 1'd0;
    csr_bankarray_csrbank14_txfull_re <= 1'd0;
    if ((csr_bankarray_csrbank14_sel & (csr_bankarray_interface14_bank_bus_adr[8:0] == 1'd1))) begin
        csr_bankarray_csrbank14_txfull_re <= csr_bankarray_interface14_bank_bus_we;
        csr_bankarray_csrbank14_txfull_we <= (~csr_bankarray_interface14_bank_bus_we);
    end
end
assign csr_bankarray_csrbank14_rxempty_r = csr_bankarray_interface14_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank14_rxempty_re <= 1'd0;
    csr_bankarray_csrbank14_rxempty_we <= 1'd0;
    if ((csr_bankarray_csrbank14_sel & (csr_bankarray_interface14_bank_bus_adr[8:0] == 2'd2))) begin
        csr_bankarray_csrbank14_rxempty_re <= csr_bankarray_interface14_bank_bus_we;
        csr_bankarray_csrbank14_rxempty_we <= (~csr_bankarray_interface14_bank_bus_we);
    end
end
assign csr_bankarray_csrbank14_ev_status_r = csr_bankarray_interface14_bank_bus_dat_w[1:0];
always @(*) begin
    csr_bankarray_csrbank14_ev_status_re <= 1'd0;
    csr_bankarray_csrbank14_ev_status_we <= 1'd0;
    if ((csr_bankarray_csrbank14_sel & (csr_bankarray_interface14_bank_bus_adr[8:0] == 2'd3))) begin
        csr_bankarray_csrbank14_ev_status_re <= csr_bankarray_interface14_bank_bus_we;
        csr_bankarray_csrbank14_ev_status_we <= (~csr_bankarray_interface14_bank_bus_we);
    end
end
assign csr_bankarray_csrbank14_ev_pending_r = csr_bankarray_interface14_bank_bus_dat_w[1:0];
always @(*) begin
    csr_bankarray_csrbank14_ev_pending_we <= 1'd0;
    csr_bankarray_csrbank14_ev_pending_re <= 1'd0;
    if ((csr_bankarray_csrbank14_sel & (csr_bankarray_interface14_bank_bus_adr[8:0] == 3'd4))) begin
        csr_bankarray_csrbank14_ev_pending_re <= csr_bankarray_interface14_bank_bus_we;
        csr_bankarray_csrbank14_ev_pending_we <= (~csr_bankarray_interface14_bank_bus_we);
    end
end
assign csr_bankarray_csrbank14_ev_enable0_r = csr_bankarray_interface14_bank_bus_dat_w[1:0];
always @(*) begin
    csr_bankarray_csrbank14_ev_enable0_we <= 1'd0;
    csr_bankarray_csrbank14_ev_enable0_re <= 1'd0;
    if ((csr_bankarray_csrbank14_sel & (csr_bankarray_interface14_bank_bus_adr[8:0] == 3'd5))) begin
        csr_bankarray_csrbank14_ev_enable0_re <= csr_bankarray_interface14_bank_bus_we;
        csr_bankarray_csrbank14_ev_enable0_we <= (~csr_bankarray_interface14_bank_bus_we);
    end
end
assign csr_bankarray_csrbank14_txempty_r = csr_bankarray_interface14_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank14_txempty_re <= 1'd0;
    csr_bankarray_csrbank14_txempty_we <= 1'd0;
    if ((csr_bankarray_csrbank14_sel & (csr_bankarray_interface14_bank_bus_adr[8:0] == 3'd6))) begin
        csr_bankarray_csrbank14_txempty_re <= csr_bankarray_interface14_bank_bus_we;
        csr_bankarray_csrbank14_txempty_we <= (~csr_bankarray_interface14_bank_bus_we);
    end
end
assign csr_bankarray_csrbank14_rxfull_r = csr_bankarray_interface14_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank14_rxfull_we <= 1'd0;
    csr_bankarray_csrbank14_rxfull_re <= 1'd0;
    if ((csr_bankarray_csrbank14_sel & (csr_bankarray_interface14_bank_bus_adr[8:0] == 3'd7))) begin
        csr_bankarray_csrbank14_rxfull_re <= csr_bankarray_interface14_bank_bus_we;
        csr_bankarray_csrbank14_rxfull_we <= (~csr_bankarray_interface14_bank_bus_we);
    end
end
assign soc_xover_rxtx_r = csr_bankarray_interface14_bank_bus_dat_w[7:0];
always @(*) begin
    soc_xover_rxtx_re <= 1'd0;
    soc_xover_rxtx_we <= 1'd0;
    if ((csr_bankarray_csrbank14_sel & (csr_bankarray_interface14_bank_bus_adr[8:0] == 4'd8))) begin
        soc_xover_rxtx_re <= csr_bankarray_interface14_bank_bus_we;
        soc_xover_rxtx_we <= (~csr_bankarray_interface14_bank_bus_we);
    end
end
assign csr_bankarray_csrbank14_xover_txfull_r = csr_bankarray_interface14_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank14_xover_txfull_we <= 1'd0;
    csr_bankarray_csrbank14_xover_txfull_re <= 1'd0;
    if ((csr_bankarray_csrbank14_sel & (csr_bankarray_interface14_bank_bus_adr[8:0] == 4'd9))) begin
        csr_bankarray_csrbank14_xover_txfull_re <= csr_bankarray_interface14_bank_bus_we;
        csr_bankarray_csrbank14_xover_txfull_we <= (~csr_bankarray_interface14_bank_bus_we);
    end
end
assign csr_bankarray_csrbank14_xover_rxempty_r = csr_bankarray_interface14_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank14_xover_rxempty_re <= 1'd0;
    csr_bankarray_csrbank14_xover_rxempty_we <= 1'd0;
    if ((csr_bankarray_csrbank14_sel & (csr_bankarray_interface14_bank_bus_adr[8:0] == 4'd10))) begin
        csr_bankarray_csrbank14_xover_rxempty_re <= csr_bankarray_interface14_bank_bus_we;
        csr_bankarray_csrbank14_xover_rxempty_we <= (~csr_bankarray_interface14_bank_bus_we);
    end
end
assign csr_bankarray_csrbank14_xover_ev_status_r = csr_bankarray_interface14_bank_bus_dat_w[1:0];
always @(*) begin
    csr_bankarray_csrbank14_xover_ev_status_re <= 1'd0;
    csr_bankarray_csrbank14_xover_ev_status_we <= 1'd0;
    if ((csr_bankarray_csrbank14_sel & (csr_bankarray_interface14_bank_bus_adr[8:0] == 4'd11))) begin
        csr_bankarray_csrbank14_xover_ev_status_re <= csr_bankarray_interface14_bank_bus_we;
        csr_bankarray_csrbank14_xover_ev_status_we <= (~csr_bankarray_interface14_bank_bus_we);
    end
end
assign csr_bankarray_csrbank14_xover_ev_pending_r = csr_bankarray_interface14_bank_bus_dat_w[1:0];
always @(*) begin
    csr_bankarray_csrbank14_xover_ev_pending_we <= 1'd0;
    csr_bankarray_csrbank14_xover_ev_pending_re <= 1'd0;
    if ((csr_bankarray_csrbank14_sel & (csr_bankarray_interface14_bank_bus_adr[8:0] == 4'd12))) begin
        csr_bankarray_csrbank14_xover_ev_pending_re <= csr_bankarray_interface14_bank_bus_we;
        csr_bankarray_csrbank14_xover_ev_pending_we <= (~csr_bankarray_interface14_bank_bus_we);
    end
end
assign csr_bankarray_csrbank14_xover_ev_enable0_r = csr_bankarray_interface14_bank_bus_dat_w[1:0];
always @(*) begin
    csr_bankarray_csrbank14_xover_ev_enable0_we <= 1'd0;
    csr_bankarray_csrbank14_xover_ev_enable0_re <= 1'd0;
    if ((csr_bankarray_csrbank14_sel & (csr_bankarray_interface14_bank_bus_adr[8:0] == 4'd13))) begin
        csr_bankarray_csrbank14_xover_ev_enable0_re <= csr_bankarray_interface14_bank_bus_we;
        csr_bankarray_csrbank14_xover_ev_enable0_we <= (~csr_bankarray_interface14_bank_bus_we);
    end
end
assign csr_bankarray_csrbank14_xover_txempty_r = csr_bankarray_interface14_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank14_xover_txempty_re <= 1'd0;
    csr_bankarray_csrbank14_xover_txempty_we <= 1'd0;
    if ((csr_bankarray_csrbank14_sel & (csr_bankarray_interface14_bank_bus_adr[8:0] == 4'd14))) begin
        csr_bankarray_csrbank14_xover_txempty_re <= csr_bankarray_interface14_bank_bus_we;
        csr_bankarray_csrbank14_xover_txempty_we <= (~csr_bankarray_interface14_bank_bus_we);
    end
end
assign csr_bankarray_csrbank14_xover_rxfull_r = csr_bankarray_interface14_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank14_xover_rxfull_we <= 1'd0;
    csr_bankarray_csrbank14_xover_rxfull_re <= 1'd0;
    if ((csr_bankarray_csrbank14_sel & (csr_bankarray_interface14_bank_bus_adr[8:0] == 4'd15))) begin
        csr_bankarray_csrbank14_xover_rxfull_re <= csr_bankarray_interface14_bank_bus_we;
        csr_bankarray_csrbank14_xover_rxfull_we <= (~csr_bankarray_interface14_bank_bus_we);
    end
end
assign csr_bankarray_csrbank14_txfull_w = soc_uartcrossover_txfull_status;
assign soc_uartcrossover_txfull_we = csr_bankarray_csrbank14_txfull_we;
assign csr_bankarray_csrbank14_rxempty_w = soc_uartcrossover_rxempty_status;
assign soc_uartcrossover_rxempty_we = csr_bankarray_csrbank14_rxempty_we;
always @(*) begin
    soc_uartcrossover_status_status <= 2'd0;
    soc_uartcrossover_status_status[0] <= soc_uartcrossover_tx0;
    soc_uartcrossover_status_status[1] <= soc_uartcrossover_rx0;
end
assign csr_bankarray_csrbank14_ev_status_w = soc_uartcrossover_status_status[1:0];
assign soc_uartcrossover_status_we = csr_bankarray_csrbank14_ev_status_we;
always @(*) begin
    soc_uartcrossover_pending_status <= 2'd0;
    soc_uartcrossover_pending_status[0] <= soc_uartcrossover_tx1;
    soc_uartcrossover_pending_status[1] <= soc_uartcrossover_rx1;
end
assign csr_bankarray_csrbank14_ev_pending_w = soc_uartcrossover_pending_status[1:0];
assign soc_uartcrossover_pending_we = csr_bankarray_csrbank14_ev_pending_we;
assign soc_uartcrossover_tx2 = soc_uartcrossover_enable_storage[0];
assign soc_uartcrossover_rx2 = soc_uartcrossover_enable_storage[1];
assign csr_bankarray_csrbank14_ev_enable0_w = soc_uartcrossover_enable_storage[1:0];
assign csr_bankarray_csrbank14_txempty_w = soc_uartcrossover_txempty_status;
assign soc_uartcrossover_txempty_we = csr_bankarray_csrbank14_txempty_we;
assign csr_bankarray_csrbank14_rxfull_w = soc_uartcrossover_rxfull_status;
assign soc_uartcrossover_rxfull_we = csr_bankarray_csrbank14_rxfull_we;
assign csr_bankarray_csrbank14_xover_txfull_w = soc_xover_txfull_status;
assign soc_xover_txfull_we = csr_bankarray_csrbank14_xover_txfull_we;
assign csr_bankarray_csrbank14_xover_rxempty_w = soc_xover_rxempty_status;
assign soc_xover_rxempty_we = csr_bankarray_csrbank14_xover_rxempty_we;
always @(*) begin
    soc_xover_status_status <= 2'd0;
    soc_xover_status_status[0] <= soc_xover_tx0;
    soc_xover_status_status[1] <= soc_xover_rx0;
end
assign csr_bankarray_csrbank14_xover_ev_status_w = soc_xover_status_status[1:0];
assign soc_xover_status_we = csr_bankarray_csrbank14_xover_ev_status_we;
always @(*) begin
    soc_xover_pending_status <= 2'd0;
    soc_xover_pending_status[0] <= soc_xover_tx1;
    soc_xover_pending_status[1] <= soc_xover_rx1;
end
assign csr_bankarray_csrbank14_xover_ev_pending_w = soc_xover_pending_status[1:0];
assign soc_xover_pending_we = csr_bankarray_csrbank14_xover_ev_pending_we;
assign soc_xover_tx2 = soc_xover_enable_storage[0];
assign soc_xover_rx2 = soc_xover_enable_storage[1];
assign csr_bankarray_csrbank14_xover_ev_enable0_w = soc_xover_enable_storage[1:0];
assign csr_bankarray_csrbank14_xover_txempty_w = soc_xover_txempty_status;
assign soc_xover_txempty_we = csr_bankarray_csrbank14_xover_txempty_we;
assign csr_bankarray_csrbank14_xover_rxfull_w = soc_xover_rxfull_status;
assign soc_xover_rxfull_we = csr_bankarray_csrbank14_xover_rxfull_we;
assign csr_bankarray_csrbank15_sel = (csr_bankarray_interface15_bank_bus_adr[13:9] == 3'd5);
assign writer_start_r = csr_bankarray_interface15_bank_bus_dat_w[0];
always @(*) begin
    writer_start_we <= 1'd0;
    writer_start_re <= 1'd0;
    if ((csr_bankarray_csrbank15_sel & (csr_bankarray_interface15_bank_bus_adr[8:0] == 1'd0))) begin
        writer_start_re <= csr_bankarray_interface15_bank_bus_we;
        writer_start_we <= (~csr_bankarray_interface15_bank_bus_we);
    end
end
assign csr_bankarray_csrbank15_ready_r = csr_bankarray_interface15_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank15_ready_we <= 1'd0;
    csr_bankarray_csrbank15_ready_re <= 1'd0;
    if ((csr_bankarray_csrbank15_sel & (csr_bankarray_interface15_bank_bus_adr[8:0] == 1'd1))) begin
        csr_bankarray_csrbank15_ready_re <= csr_bankarray_interface15_bank_bus_we;
        csr_bankarray_csrbank15_ready_we <= (~csr_bankarray_interface15_bank_bus_we);
    end
end
assign csr_bankarray_csrbank15_count0_r = csr_bankarray_interface15_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank15_count0_we <= 1'd0;
    csr_bankarray_csrbank15_count0_re <= 1'd0;
    if ((csr_bankarray_csrbank15_sel & (csr_bankarray_interface15_bank_bus_adr[8:0] == 2'd2))) begin
        csr_bankarray_csrbank15_count0_re <= csr_bankarray_interface15_bank_bus_we;
        csr_bankarray_csrbank15_count0_we <= (~csr_bankarray_interface15_bank_bus_we);
    end
end
assign csr_bankarray_csrbank15_done_r = csr_bankarray_interface15_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank15_done_re <= 1'd0;
    csr_bankarray_csrbank15_done_we <= 1'd0;
    if ((csr_bankarray_csrbank15_sel & (csr_bankarray_interface15_bank_bus_adr[8:0] == 2'd3))) begin
        csr_bankarray_csrbank15_done_re <= csr_bankarray_interface15_bank_bus_we;
        csr_bankarray_csrbank15_done_we <= (~csr_bankarray_interface15_bank_bus_we);
    end
end
assign csr_bankarray_csrbank15_mem_mask0_r = csr_bankarray_interface15_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank15_mem_mask0_we <= 1'd0;
    csr_bankarray_csrbank15_mem_mask0_re <= 1'd0;
    if ((csr_bankarray_csrbank15_sel & (csr_bankarray_interface15_bank_bus_adr[8:0] == 3'd4))) begin
        csr_bankarray_csrbank15_mem_mask0_re <= csr_bankarray_interface15_bank_bus_we;
        csr_bankarray_csrbank15_mem_mask0_we <= (~csr_bankarray_interface15_bank_bus_we);
    end
end
assign csr_bankarray_csrbank15_data_mask0_r = csr_bankarray_interface15_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank15_data_mask0_we <= 1'd0;
    csr_bankarray_csrbank15_data_mask0_re <= 1'd0;
    if ((csr_bankarray_csrbank15_sel & (csr_bankarray_interface15_bank_bus_adr[8:0] == 3'd5))) begin
        csr_bankarray_csrbank15_data_mask0_re <= csr_bankarray_interface15_bank_bus_we;
        csr_bankarray_csrbank15_data_mask0_we <= (~csr_bankarray_interface15_bank_bus_we);
    end
end
assign csr_bankarray_csrbank15_inverter_divisor_mask0_r = csr_bankarray_interface15_bank_bus_dat_w[4:0];
always @(*) begin
    csr_bankarray_csrbank15_inverter_divisor_mask0_re <= 1'd0;
    csr_bankarray_csrbank15_inverter_divisor_mask0_we <= 1'd0;
    if ((csr_bankarray_csrbank15_sel & (csr_bankarray_interface15_bank_bus_adr[8:0] == 3'd6))) begin
        csr_bankarray_csrbank15_inverter_divisor_mask0_re <= csr_bankarray_interface15_bank_bus_we;
        csr_bankarray_csrbank15_inverter_divisor_mask0_we <= (~csr_bankarray_interface15_bank_bus_we);
    end
end
assign csr_bankarray_csrbank15_inverter_selection_mask0_r = csr_bankarray_interface15_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank15_inverter_selection_mask0_we <= 1'd0;
    csr_bankarray_csrbank15_inverter_selection_mask0_re <= 1'd0;
    if ((csr_bankarray_csrbank15_sel & (csr_bankarray_interface15_bank_bus_adr[8:0] == 3'd7))) begin
        csr_bankarray_csrbank15_inverter_selection_mask0_re <= csr_bankarray_interface15_bank_bus_we;
        csr_bankarray_csrbank15_inverter_selection_mask0_we <= (~csr_bankarray_interface15_bank_bus_we);
    end
end
assign csr_bankarray_csrbank15_ready_w = writer_ready_status;
assign writer_ready_we = csr_bankarray_csrbank15_ready_we;
assign csr_bankarray_csrbank15_count0_w = writer_count_storage[31:0];
assign csr_bankarray_csrbank15_done_w = writer_done_status[31:0];
assign writer_done_we = csr_bankarray_csrbank15_done_we;
assign csr_bankarray_csrbank15_mem_mask0_w = writer_mem_mask_storage[31:0];
assign csr_bankarray_csrbank15_data_mask0_w = writer_data_mask_storage[31:0];
assign csr_bankarray_csrbank15_inverter_divisor_mask0_w = writer_divisor_mask_storage[4:0];
assign csr_bankarray_csrbank15_inverter_selection_mask0_w = writer_selection_mask_storage[31:0];
assign csr_interconnect_adr = soc_adr;
assign csr_interconnect_we = soc_we;
assign csr_interconnect_dat_w = soc_dat_w;
assign soc_dat_r = csr_interconnect_dat_r;
assign csr_bankarray_interface0_bank_bus_adr = csr_interconnect_adr;
assign csr_bankarray_interface1_bank_bus_adr = csr_interconnect_adr;
assign csr_bankarray_interface2_bank_bus_adr = csr_interconnect_adr;
assign csr_bankarray_interface3_bank_bus_adr = csr_interconnect_adr;
assign csr_bankarray_interface4_bank_bus_adr = csr_interconnect_adr;
assign csr_bankarray_interface5_bank_bus_adr = csr_interconnect_adr;
assign csr_bankarray_interface6_bank_bus_adr = csr_interconnect_adr;
assign csr_bankarray_interface7_bank_bus_adr = csr_interconnect_adr;
assign csr_bankarray_interface8_bank_bus_adr = csr_interconnect_adr;
assign csr_bankarray_interface9_bank_bus_adr = csr_interconnect_adr;
assign csr_bankarray_interface10_bank_bus_adr = csr_interconnect_adr;
assign csr_bankarray_interface11_bank_bus_adr = csr_interconnect_adr;
assign csr_bankarray_interface12_bank_bus_adr = csr_interconnect_adr;
assign csr_bankarray_interface13_bank_bus_adr = csr_interconnect_adr;
assign csr_bankarray_interface14_bank_bus_adr = csr_interconnect_adr;
assign csr_bankarray_interface15_bank_bus_adr = csr_interconnect_adr;
assign csr_bankarray_sram_bus_adr = csr_interconnect_adr;
assign csr_bankarray_interface0_bank_bus_we = csr_interconnect_we;
assign csr_bankarray_interface1_bank_bus_we = csr_interconnect_we;
assign csr_bankarray_interface2_bank_bus_we = csr_interconnect_we;
assign csr_bankarray_interface3_bank_bus_we = csr_interconnect_we;
assign csr_bankarray_interface4_bank_bus_we = csr_interconnect_we;
assign csr_bankarray_interface5_bank_bus_we = csr_interconnect_we;
assign csr_bankarray_interface6_bank_bus_we = csr_interconnect_we;
assign csr_bankarray_interface7_bank_bus_we = csr_interconnect_we;
assign csr_bankarray_interface8_bank_bus_we = csr_interconnect_we;
assign csr_bankarray_interface9_bank_bus_we = csr_interconnect_we;
assign csr_bankarray_interface10_bank_bus_we = csr_interconnect_we;
assign csr_bankarray_interface11_bank_bus_we = csr_interconnect_we;
assign csr_bankarray_interface12_bank_bus_we = csr_interconnect_we;
assign csr_bankarray_interface13_bank_bus_we = csr_interconnect_we;
assign csr_bankarray_interface14_bank_bus_we = csr_interconnect_we;
assign csr_bankarray_interface15_bank_bus_we = csr_interconnect_we;
assign csr_bankarray_sram_bus_we = csr_interconnect_we;
assign csr_bankarray_interface0_bank_bus_dat_w = csr_interconnect_dat_w;
assign csr_bankarray_interface1_bank_bus_dat_w = csr_interconnect_dat_w;
assign csr_bankarray_interface2_bank_bus_dat_w = csr_interconnect_dat_w;
assign csr_bankarray_interface3_bank_bus_dat_w = csr_interconnect_dat_w;
assign csr_bankarray_interface4_bank_bus_dat_w = csr_interconnect_dat_w;
assign csr_bankarray_interface5_bank_bus_dat_w = csr_interconnect_dat_w;
assign csr_bankarray_interface6_bank_bus_dat_w = csr_interconnect_dat_w;
assign csr_bankarray_interface7_bank_bus_dat_w = csr_interconnect_dat_w;
assign csr_bankarray_interface8_bank_bus_dat_w = csr_interconnect_dat_w;
assign csr_bankarray_interface9_bank_bus_dat_w = csr_interconnect_dat_w;
assign csr_bankarray_interface10_bank_bus_dat_w = csr_interconnect_dat_w;
assign csr_bankarray_interface11_bank_bus_dat_w = csr_interconnect_dat_w;
assign csr_bankarray_interface12_bank_bus_dat_w = csr_interconnect_dat_w;
assign csr_bankarray_interface13_bank_bus_dat_w = csr_interconnect_dat_w;
assign csr_bankarray_interface14_bank_bus_dat_w = csr_interconnect_dat_w;
assign csr_bankarray_interface15_bank_bus_dat_w = csr_interconnect_dat_w;
assign csr_bankarray_sram_bus_dat_w = csr_interconnect_dat_w;
assign csr_interconnect_dat_r = ((((((((((((((((csr_bankarray_interface0_bank_bus_dat_r | csr_bankarray_interface1_bank_bus_dat_r) | csr_bankarray_interface2_bank_bus_dat_r) | csr_bankarray_interface3_bank_bus_dat_r) | csr_bankarray_interface4_bank_bus_dat_r) | csr_bankarray_interface5_bank_bus_dat_r) | csr_bankarray_interface6_bank_bus_dat_r) | csr_bankarray_interface7_bank_bus_dat_r) | csr_bankarray_interface8_bank_bus_dat_r) | csr_bankarray_interface9_bank_bus_dat_r) | csr_bankarray_interface10_bank_bus_dat_r) | csr_bankarray_interface11_bank_bus_dat_r) | csr_bankarray_interface12_bank_bus_dat_r) | csr_bankarray_interface13_bank_bus_dat_r) | csr_bankarray_interface14_bank_bus_dat_r) | csr_bankarray_interface15_bank_bus_dat_r) | csr_bankarray_sram_bus_dat_r);
assign rhs_slice_proxy0 = {17{soc_sdram_generator_data_gen_o}};
assign cases_slice_proxy = {17{soc_sdram_checker_data_gen_o}};
assign t_slice_proxy = payload_executor_instruction[31:3];
assign f_slice_proxy = payload_executor_instruction[31:3];
assign rhs_slice_proxy1 = payload_executor_instruction[31:3];
assign rhs_slice_proxy2 = payload_executor_instruction[31:3];
assign rhs_slice_proxy3 = payload_executor_instruction[31:3];
always @(*) begin
    rhs_array_muxed0 <= 38'd0;
    case (grant)
        1'd0: begin
            rhs_array_muxed0 <= soc_cpu_ibus_adr;
        end
        1'd1: begin
            rhs_array_muxed0 <= soc_cpu_dbus_adr;
        end
        2'd2: begin
            rhs_array_muxed0 <= soc_uartbone_wishbone_adr;
        end
        default: begin
            rhs_array_muxed0 <= wb_ps_adr;
        end
    endcase
end
always @(*) begin
    rhs_array_muxed1 <= 32'd0;
    case (grant)
        1'd0: begin
            rhs_array_muxed1 <= soc_cpu_ibus_dat_w;
        end
        1'd1: begin
            rhs_array_muxed1 <= soc_cpu_dbus_dat_w;
        end
        2'd2: begin
            rhs_array_muxed1 <= soc_uartbone_wishbone_dat_w;
        end
        default: begin
            rhs_array_muxed1 <= wb_ps_dat_w;
        end
    endcase
end
always @(*) begin
    rhs_array_muxed2 <= 4'd0;
    case (grant)
        1'd0: begin
            rhs_array_muxed2 <= soc_cpu_ibus_sel;
        end
        1'd1: begin
            rhs_array_muxed2 <= soc_cpu_dbus_sel;
        end
        2'd2: begin
            rhs_array_muxed2 <= soc_uartbone_wishbone_sel;
        end
        default: begin
            rhs_array_muxed2 <= wb_ps_sel;
        end
    endcase
end
always @(*) begin
    rhs_array_muxed3 <= 1'd0;
    case (grant)
        1'd0: begin
            rhs_array_muxed3 <= soc_cpu_ibus_cyc;
        end
        1'd1: begin
            rhs_array_muxed3 <= soc_cpu_dbus_cyc;
        end
        2'd2: begin
            rhs_array_muxed3 <= soc_uartbone_wishbone_cyc;
        end
        default: begin
            rhs_array_muxed3 <= wb_ps_cyc;
        end
    endcase
end
always @(*) begin
    rhs_array_muxed4 <= 1'd0;
    case (grant)
        1'd0: begin
            rhs_array_muxed4 <= soc_cpu_ibus_stb;
        end
        1'd1: begin
            rhs_array_muxed4 <= soc_cpu_dbus_stb;
        end
        2'd2: begin
            rhs_array_muxed4 <= soc_uartbone_wishbone_stb;
        end
        default: begin
            rhs_array_muxed4 <= wb_ps_stb;
        end
    endcase
end
always @(*) begin
    rhs_array_muxed5 <= 1'd0;
    case (grant)
        1'd0: begin
            rhs_array_muxed5 <= soc_cpu_ibus_we;
        end
        1'd1: begin
            rhs_array_muxed5 <= soc_cpu_dbus_we;
        end
        2'd2: begin
            rhs_array_muxed5 <= soc_uartbone_wishbone_we;
        end
        default: begin
            rhs_array_muxed5 <= wb_ps_we;
        end
    endcase
end
always @(*) begin
    rhs_array_muxed6 <= 3'd0;
    case (grant)
        1'd0: begin
            rhs_array_muxed6 <= soc_cpu_ibus_cti;
        end
        1'd1: begin
            rhs_array_muxed6 <= soc_cpu_dbus_cti;
        end
        2'd2: begin
            rhs_array_muxed6 <= soc_uartbone_wishbone_cti;
        end
        default: begin
            rhs_array_muxed6 <= wb_ps_cti;
        end
    endcase
end
always @(*) begin
    rhs_array_muxed7 <= 2'd0;
    case (grant)
        1'd0: begin
            rhs_array_muxed7 <= soc_cpu_ibus_bte;
        end
        1'd1: begin
            rhs_array_muxed7 <= soc_cpu_dbus_bte;
        end
        2'd2: begin
            rhs_array_muxed7 <= soc_uartbone_wishbone_bte;
        end
        default: begin
            rhs_array_muxed7 <= wb_ps_bte;
        end
    endcase
end
always @(*) begin
    rhs_array_muxed8 <= 1'd0;
    case (grant)
        1'd0: begin
            rhs_array_muxed8 <= soc_cpu_ibus_cyc;
        end
        1'd1: begin
            rhs_array_muxed8 <= soc_cpu_dbus_cyc;
        end
        2'd2: begin
            rhs_array_muxed8 <= soc_uartbone_wishbone_cyc;
        end
        default: begin
            rhs_array_muxed8 <= wb_ps_cyc;
        end
    endcase
end
always @(*) begin
    rhs_array_muxed9 <= 1'd0;
    case (soc_sdram_choose_cmd_grant)
        1'd0: begin
            rhs_array_muxed9 <= soc_sdram_choose_cmd_valids[0];
        end
        1'd1: begin
            rhs_array_muxed9 <= soc_sdram_choose_cmd_valids[1];
        end
        2'd2: begin
            rhs_array_muxed9 <= soc_sdram_choose_cmd_valids[2];
        end
        2'd3: begin
            rhs_array_muxed9 <= soc_sdram_choose_cmd_valids[3];
        end
        3'd4: begin
            rhs_array_muxed9 <= soc_sdram_choose_cmd_valids[4];
        end
        3'd5: begin
            rhs_array_muxed9 <= soc_sdram_choose_cmd_valids[5];
        end
        3'd6: begin
            rhs_array_muxed9 <= soc_sdram_choose_cmd_valids[6];
        end
        3'd7: begin
            rhs_array_muxed9 <= soc_sdram_choose_cmd_valids[7];
        end
        4'd8: begin
            rhs_array_muxed9 <= soc_sdram_choose_cmd_valids[8];
        end
        4'd9: begin
            rhs_array_muxed9 <= soc_sdram_choose_cmd_valids[9];
        end
        4'd10: begin
            rhs_array_muxed9 <= soc_sdram_choose_cmd_valids[10];
        end
        4'd11: begin
            rhs_array_muxed9 <= soc_sdram_choose_cmd_valids[11];
        end
        4'd12: begin
            rhs_array_muxed9 <= soc_sdram_choose_cmd_valids[12];
        end
        4'd13: begin
            rhs_array_muxed9 <= soc_sdram_choose_cmd_valids[13];
        end
        4'd14: begin
            rhs_array_muxed9 <= soc_sdram_choose_cmd_valids[14];
        end
        default: begin
            rhs_array_muxed9 <= soc_sdram_choose_cmd_valids[15];
        end
    endcase
end
always @(*) begin
    rhs_array_muxed10 <= 16'd0;
    case (soc_sdram_choose_cmd_grant)
        1'd0: begin
            rhs_array_muxed10 <= soc_sdram_bankmachine0_cmd_payload_a;
        end
        1'd1: begin
            rhs_array_muxed10 <= soc_sdram_bankmachine1_cmd_payload_a;
        end
        2'd2: begin
            rhs_array_muxed10 <= soc_sdram_bankmachine2_cmd_payload_a;
        end
        2'd3: begin
            rhs_array_muxed10 <= soc_sdram_bankmachine3_cmd_payload_a;
        end
        3'd4: begin
            rhs_array_muxed10 <= soc_sdram_bankmachine4_cmd_payload_a;
        end
        3'd5: begin
            rhs_array_muxed10 <= soc_sdram_bankmachine5_cmd_payload_a;
        end
        3'd6: begin
            rhs_array_muxed10 <= soc_sdram_bankmachine6_cmd_payload_a;
        end
        3'd7: begin
            rhs_array_muxed10 <= soc_sdram_bankmachine7_cmd_payload_a;
        end
        4'd8: begin
            rhs_array_muxed10 <= soc_sdram_bankmachine8_cmd_payload_a;
        end
        4'd9: begin
            rhs_array_muxed10 <= soc_sdram_bankmachine9_cmd_payload_a;
        end
        4'd10: begin
            rhs_array_muxed10 <= soc_sdram_bankmachine10_cmd_payload_a;
        end
        4'd11: begin
            rhs_array_muxed10 <= soc_sdram_bankmachine11_cmd_payload_a;
        end
        4'd12: begin
            rhs_array_muxed10 <= soc_sdram_bankmachine12_cmd_payload_a;
        end
        4'd13: begin
            rhs_array_muxed10 <= soc_sdram_bankmachine13_cmd_payload_a;
        end
        4'd14: begin
            rhs_array_muxed10 <= soc_sdram_bankmachine14_cmd_payload_a;
        end
        default: begin
            rhs_array_muxed10 <= soc_sdram_bankmachine15_cmd_payload_a;
        end
    endcase
end
always @(*) begin
    rhs_array_muxed11 <= 4'd0;
    case (soc_sdram_choose_cmd_grant)
        1'd0: begin
            rhs_array_muxed11 <= soc_sdram_bankmachine0_cmd_payload_ba;
        end
        1'd1: begin
            rhs_array_muxed11 <= soc_sdram_bankmachine1_cmd_payload_ba;
        end
        2'd2: begin
            rhs_array_muxed11 <= soc_sdram_bankmachine2_cmd_payload_ba;
        end
        2'd3: begin
            rhs_array_muxed11 <= soc_sdram_bankmachine3_cmd_payload_ba;
        end
        3'd4: begin
            rhs_array_muxed11 <= soc_sdram_bankmachine4_cmd_payload_ba;
        end
        3'd5: begin
            rhs_array_muxed11 <= soc_sdram_bankmachine5_cmd_payload_ba;
        end
        3'd6: begin
            rhs_array_muxed11 <= soc_sdram_bankmachine6_cmd_payload_ba;
        end
        3'd7: begin
            rhs_array_muxed11 <= soc_sdram_bankmachine7_cmd_payload_ba;
        end
        4'd8: begin
            rhs_array_muxed11 <= soc_sdram_bankmachine8_cmd_payload_ba;
        end
        4'd9: begin
            rhs_array_muxed11 <= soc_sdram_bankmachine9_cmd_payload_ba;
        end
        4'd10: begin
            rhs_array_muxed11 <= soc_sdram_bankmachine10_cmd_payload_ba;
        end
        4'd11: begin
            rhs_array_muxed11 <= soc_sdram_bankmachine11_cmd_payload_ba;
        end
        4'd12: begin
            rhs_array_muxed11 <= soc_sdram_bankmachine12_cmd_payload_ba;
        end
        4'd13: begin
            rhs_array_muxed11 <= soc_sdram_bankmachine13_cmd_payload_ba;
        end
        4'd14: begin
            rhs_array_muxed11 <= soc_sdram_bankmachine14_cmd_payload_ba;
        end
        default: begin
            rhs_array_muxed11 <= soc_sdram_bankmachine15_cmd_payload_ba;
        end
    endcase
end
always @(*) begin
    rhs_array_muxed12 <= 1'd0;
    case (soc_sdram_choose_cmd_grant)
        1'd0: begin
            rhs_array_muxed12 <= soc_sdram_bankmachine0_cmd_payload_is_read;
        end
        1'd1: begin
            rhs_array_muxed12 <= soc_sdram_bankmachine1_cmd_payload_is_read;
        end
        2'd2: begin
            rhs_array_muxed12 <= soc_sdram_bankmachine2_cmd_payload_is_read;
        end
        2'd3: begin
            rhs_array_muxed12 <= soc_sdram_bankmachine3_cmd_payload_is_read;
        end
        3'd4: begin
            rhs_array_muxed12 <= soc_sdram_bankmachine4_cmd_payload_is_read;
        end
        3'd5: begin
            rhs_array_muxed12 <= soc_sdram_bankmachine5_cmd_payload_is_read;
        end
        3'd6: begin
            rhs_array_muxed12 <= soc_sdram_bankmachine6_cmd_payload_is_read;
        end
        3'd7: begin
            rhs_array_muxed12 <= soc_sdram_bankmachine7_cmd_payload_is_read;
        end
        4'd8: begin
            rhs_array_muxed12 <= soc_sdram_bankmachine8_cmd_payload_is_read;
        end
        4'd9: begin
            rhs_array_muxed12 <= soc_sdram_bankmachine9_cmd_payload_is_read;
        end
        4'd10: begin
            rhs_array_muxed12 <= soc_sdram_bankmachine10_cmd_payload_is_read;
        end
        4'd11: begin
            rhs_array_muxed12 <= soc_sdram_bankmachine11_cmd_payload_is_read;
        end
        4'd12: begin
            rhs_array_muxed12 <= soc_sdram_bankmachine12_cmd_payload_is_read;
        end
        4'd13: begin
            rhs_array_muxed12 <= soc_sdram_bankmachine13_cmd_payload_is_read;
        end
        4'd14: begin
            rhs_array_muxed12 <= soc_sdram_bankmachine14_cmd_payload_is_read;
        end
        default: begin
            rhs_array_muxed12 <= soc_sdram_bankmachine15_cmd_payload_is_read;
        end
    endcase
end
always @(*) begin
    rhs_array_muxed13 <= 1'd0;
    case (soc_sdram_choose_cmd_grant)
        1'd0: begin
            rhs_array_muxed13 <= soc_sdram_bankmachine0_cmd_payload_is_write;
        end
        1'd1: begin
            rhs_array_muxed13 <= soc_sdram_bankmachine1_cmd_payload_is_write;
        end
        2'd2: begin
            rhs_array_muxed13 <= soc_sdram_bankmachine2_cmd_payload_is_write;
        end
        2'd3: begin
            rhs_array_muxed13 <= soc_sdram_bankmachine3_cmd_payload_is_write;
        end
        3'd4: begin
            rhs_array_muxed13 <= soc_sdram_bankmachine4_cmd_payload_is_write;
        end
        3'd5: begin
            rhs_array_muxed13 <= soc_sdram_bankmachine5_cmd_payload_is_write;
        end
        3'd6: begin
            rhs_array_muxed13 <= soc_sdram_bankmachine6_cmd_payload_is_write;
        end
        3'd7: begin
            rhs_array_muxed13 <= soc_sdram_bankmachine7_cmd_payload_is_write;
        end
        4'd8: begin
            rhs_array_muxed13 <= soc_sdram_bankmachine8_cmd_payload_is_write;
        end
        4'd9: begin
            rhs_array_muxed13 <= soc_sdram_bankmachine9_cmd_payload_is_write;
        end
        4'd10: begin
            rhs_array_muxed13 <= soc_sdram_bankmachine10_cmd_payload_is_write;
        end
        4'd11: begin
            rhs_array_muxed13 <= soc_sdram_bankmachine11_cmd_payload_is_write;
        end
        4'd12: begin
            rhs_array_muxed13 <= soc_sdram_bankmachine12_cmd_payload_is_write;
        end
        4'd13: begin
            rhs_array_muxed13 <= soc_sdram_bankmachine13_cmd_payload_is_write;
        end
        4'd14: begin
            rhs_array_muxed13 <= soc_sdram_bankmachine14_cmd_payload_is_write;
        end
        default: begin
            rhs_array_muxed13 <= soc_sdram_bankmachine15_cmd_payload_is_write;
        end
    endcase
end
always @(*) begin
    rhs_array_muxed14 <= 1'd0;
    case (soc_sdram_choose_cmd_grant)
        1'd0: begin
            rhs_array_muxed14 <= soc_sdram_bankmachine0_cmd_payload_is_cmd;
        end
        1'd1: begin
            rhs_array_muxed14 <= soc_sdram_bankmachine1_cmd_payload_is_cmd;
        end
        2'd2: begin
            rhs_array_muxed14 <= soc_sdram_bankmachine2_cmd_payload_is_cmd;
        end
        2'd3: begin
            rhs_array_muxed14 <= soc_sdram_bankmachine3_cmd_payload_is_cmd;
        end
        3'd4: begin
            rhs_array_muxed14 <= soc_sdram_bankmachine4_cmd_payload_is_cmd;
        end
        3'd5: begin
            rhs_array_muxed14 <= soc_sdram_bankmachine5_cmd_payload_is_cmd;
        end
        3'd6: begin
            rhs_array_muxed14 <= soc_sdram_bankmachine6_cmd_payload_is_cmd;
        end
        3'd7: begin
            rhs_array_muxed14 <= soc_sdram_bankmachine7_cmd_payload_is_cmd;
        end
        4'd8: begin
            rhs_array_muxed14 <= soc_sdram_bankmachine8_cmd_payload_is_cmd;
        end
        4'd9: begin
            rhs_array_muxed14 <= soc_sdram_bankmachine9_cmd_payload_is_cmd;
        end
        4'd10: begin
            rhs_array_muxed14 <= soc_sdram_bankmachine10_cmd_payload_is_cmd;
        end
        4'd11: begin
            rhs_array_muxed14 <= soc_sdram_bankmachine11_cmd_payload_is_cmd;
        end
        4'd12: begin
            rhs_array_muxed14 <= soc_sdram_bankmachine12_cmd_payload_is_cmd;
        end
        4'd13: begin
            rhs_array_muxed14 <= soc_sdram_bankmachine13_cmd_payload_is_cmd;
        end
        4'd14: begin
            rhs_array_muxed14 <= soc_sdram_bankmachine14_cmd_payload_is_cmd;
        end
        default: begin
            rhs_array_muxed14 <= soc_sdram_bankmachine15_cmd_payload_is_cmd;
        end
    endcase
end
always @(*) begin
    t_array_muxed0 <= 1'd0;
    case (soc_sdram_choose_cmd_grant)
        1'd0: begin
            t_array_muxed0 <= soc_sdram_bankmachine0_cmd_payload_cas;
        end
        1'd1: begin
            t_array_muxed0 <= soc_sdram_bankmachine1_cmd_payload_cas;
        end
        2'd2: begin
            t_array_muxed0 <= soc_sdram_bankmachine2_cmd_payload_cas;
        end
        2'd3: begin
            t_array_muxed0 <= soc_sdram_bankmachine3_cmd_payload_cas;
        end
        3'd4: begin
            t_array_muxed0 <= soc_sdram_bankmachine4_cmd_payload_cas;
        end
        3'd5: begin
            t_array_muxed0 <= soc_sdram_bankmachine5_cmd_payload_cas;
        end
        3'd6: begin
            t_array_muxed0 <= soc_sdram_bankmachine6_cmd_payload_cas;
        end
        3'd7: begin
            t_array_muxed0 <= soc_sdram_bankmachine7_cmd_payload_cas;
        end
        4'd8: begin
            t_array_muxed0 <= soc_sdram_bankmachine8_cmd_payload_cas;
        end
        4'd9: begin
            t_array_muxed0 <= soc_sdram_bankmachine9_cmd_payload_cas;
        end
        4'd10: begin
            t_array_muxed0 <= soc_sdram_bankmachine10_cmd_payload_cas;
        end
        4'd11: begin
            t_array_muxed0 <= soc_sdram_bankmachine11_cmd_payload_cas;
        end
        4'd12: begin
            t_array_muxed0 <= soc_sdram_bankmachine12_cmd_payload_cas;
        end
        4'd13: begin
            t_array_muxed0 <= soc_sdram_bankmachine13_cmd_payload_cas;
        end
        4'd14: begin
            t_array_muxed0 <= soc_sdram_bankmachine14_cmd_payload_cas;
        end
        default: begin
            t_array_muxed0 <= soc_sdram_bankmachine15_cmd_payload_cas;
        end
    endcase
end
always @(*) begin
    t_array_muxed1 <= 1'd0;
    case (soc_sdram_choose_cmd_grant)
        1'd0: begin
            t_array_muxed1 <= soc_sdram_bankmachine0_cmd_payload_ras;
        end
        1'd1: begin
            t_array_muxed1 <= soc_sdram_bankmachine1_cmd_payload_ras;
        end
        2'd2: begin
            t_array_muxed1 <= soc_sdram_bankmachine2_cmd_payload_ras;
        end
        2'd3: begin
            t_array_muxed1 <= soc_sdram_bankmachine3_cmd_payload_ras;
        end
        3'd4: begin
            t_array_muxed1 <= soc_sdram_bankmachine4_cmd_payload_ras;
        end
        3'd5: begin
            t_array_muxed1 <= soc_sdram_bankmachine5_cmd_payload_ras;
        end
        3'd6: begin
            t_array_muxed1 <= soc_sdram_bankmachine6_cmd_payload_ras;
        end
        3'd7: begin
            t_array_muxed1 <= soc_sdram_bankmachine7_cmd_payload_ras;
        end
        4'd8: begin
            t_array_muxed1 <= soc_sdram_bankmachine8_cmd_payload_ras;
        end
        4'd9: begin
            t_array_muxed1 <= soc_sdram_bankmachine9_cmd_payload_ras;
        end
        4'd10: begin
            t_array_muxed1 <= soc_sdram_bankmachine10_cmd_payload_ras;
        end
        4'd11: begin
            t_array_muxed1 <= soc_sdram_bankmachine11_cmd_payload_ras;
        end
        4'd12: begin
            t_array_muxed1 <= soc_sdram_bankmachine12_cmd_payload_ras;
        end
        4'd13: begin
            t_array_muxed1 <= soc_sdram_bankmachine13_cmd_payload_ras;
        end
        4'd14: begin
            t_array_muxed1 <= soc_sdram_bankmachine14_cmd_payload_ras;
        end
        default: begin
            t_array_muxed1 <= soc_sdram_bankmachine15_cmd_payload_ras;
        end
    endcase
end
always @(*) begin
    t_array_muxed2 <= 1'd0;
    case (soc_sdram_choose_cmd_grant)
        1'd0: begin
            t_array_muxed2 <= soc_sdram_bankmachine0_cmd_payload_we;
        end
        1'd1: begin
            t_array_muxed2 <= soc_sdram_bankmachine1_cmd_payload_we;
        end
        2'd2: begin
            t_array_muxed2 <= soc_sdram_bankmachine2_cmd_payload_we;
        end
        2'd3: begin
            t_array_muxed2 <= soc_sdram_bankmachine3_cmd_payload_we;
        end
        3'd4: begin
            t_array_muxed2 <= soc_sdram_bankmachine4_cmd_payload_we;
        end
        3'd5: begin
            t_array_muxed2 <= soc_sdram_bankmachine5_cmd_payload_we;
        end
        3'd6: begin
            t_array_muxed2 <= soc_sdram_bankmachine6_cmd_payload_we;
        end
        3'd7: begin
            t_array_muxed2 <= soc_sdram_bankmachine7_cmd_payload_we;
        end
        4'd8: begin
            t_array_muxed2 <= soc_sdram_bankmachine8_cmd_payload_we;
        end
        4'd9: begin
            t_array_muxed2 <= soc_sdram_bankmachine9_cmd_payload_we;
        end
        4'd10: begin
            t_array_muxed2 <= soc_sdram_bankmachine10_cmd_payload_we;
        end
        4'd11: begin
            t_array_muxed2 <= soc_sdram_bankmachine11_cmd_payload_we;
        end
        4'd12: begin
            t_array_muxed2 <= soc_sdram_bankmachine12_cmd_payload_we;
        end
        4'd13: begin
            t_array_muxed2 <= soc_sdram_bankmachine13_cmd_payload_we;
        end
        4'd14: begin
            t_array_muxed2 <= soc_sdram_bankmachine14_cmd_payload_we;
        end
        default: begin
            t_array_muxed2 <= soc_sdram_bankmachine15_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    rhs_array_muxed15 <= 1'd0;
    case (soc_sdram_choose_req_grant)
        1'd0: begin
            rhs_array_muxed15 <= soc_sdram_choose_req_valids[0];
        end
        1'd1: begin
            rhs_array_muxed15 <= soc_sdram_choose_req_valids[1];
        end
        2'd2: begin
            rhs_array_muxed15 <= soc_sdram_choose_req_valids[2];
        end
        2'd3: begin
            rhs_array_muxed15 <= soc_sdram_choose_req_valids[3];
        end
        3'd4: begin
            rhs_array_muxed15 <= soc_sdram_choose_req_valids[4];
        end
        3'd5: begin
            rhs_array_muxed15 <= soc_sdram_choose_req_valids[5];
        end
        3'd6: begin
            rhs_array_muxed15 <= soc_sdram_choose_req_valids[6];
        end
        3'd7: begin
            rhs_array_muxed15 <= soc_sdram_choose_req_valids[7];
        end
        4'd8: begin
            rhs_array_muxed15 <= soc_sdram_choose_req_valids[8];
        end
        4'd9: begin
            rhs_array_muxed15 <= soc_sdram_choose_req_valids[9];
        end
        4'd10: begin
            rhs_array_muxed15 <= soc_sdram_choose_req_valids[10];
        end
        4'd11: begin
            rhs_array_muxed15 <= soc_sdram_choose_req_valids[11];
        end
        4'd12: begin
            rhs_array_muxed15 <= soc_sdram_choose_req_valids[12];
        end
        4'd13: begin
            rhs_array_muxed15 <= soc_sdram_choose_req_valids[13];
        end
        4'd14: begin
            rhs_array_muxed15 <= soc_sdram_choose_req_valids[14];
        end
        default: begin
            rhs_array_muxed15 <= soc_sdram_choose_req_valids[15];
        end
    endcase
end
always @(*) begin
    rhs_array_muxed16 <= 16'd0;
    case (soc_sdram_choose_req_grant)
        1'd0: begin
            rhs_array_muxed16 <= soc_sdram_bankmachine0_cmd_payload_a;
        end
        1'd1: begin
            rhs_array_muxed16 <= soc_sdram_bankmachine1_cmd_payload_a;
        end
        2'd2: begin
            rhs_array_muxed16 <= soc_sdram_bankmachine2_cmd_payload_a;
        end
        2'd3: begin
            rhs_array_muxed16 <= soc_sdram_bankmachine3_cmd_payload_a;
        end
        3'd4: begin
            rhs_array_muxed16 <= soc_sdram_bankmachine4_cmd_payload_a;
        end
        3'd5: begin
            rhs_array_muxed16 <= soc_sdram_bankmachine5_cmd_payload_a;
        end
        3'd6: begin
            rhs_array_muxed16 <= soc_sdram_bankmachine6_cmd_payload_a;
        end
        3'd7: begin
            rhs_array_muxed16 <= soc_sdram_bankmachine7_cmd_payload_a;
        end
        4'd8: begin
            rhs_array_muxed16 <= soc_sdram_bankmachine8_cmd_payload_a;
        end
        4'd9: begin
            rhs_array_muxed16 <= soc_sdram_bankmachine9_cmd_payload_a;
        end
        4'd10: begin
            rhs_array_muxed16 <= soc_sdram_bankmachine10_cmd_payload_a;
        end
        4'd11: begin
            rhs_array_muxed16 <= soc_sdram_bankmachine11_cmd_payload_a;
        end
        4'd12: begin
            rhs_array_muxed16 <= soc_sdram_bankmachine12_cmd_payload_a;
        end
        4'd13: begin
            rhs_array_muxed16 <= soc_sdram_bankmachine13_cmd_payload_a;
        end
        4'd14: begin
            rhs_array_muxed16 <= soc_sdram_bankmachine14_cmd_payload_a;
        end
        default: begin
            rhs_array_muxed16 <= soc_sdram_bankmachine15_cmd_payload_a;
        end
    endcase
end
always @(*) begin
    rhs_array_muxed17 <= 4'd0;
    case (soc_sdram_choose_req_grant)
        1'd0: begin
            rhs_array_muxed17 <= soc_sdram_bankmachine0_cmd_payload_ba;
        end
        1'd1: begin
            rhs_array_muxed17 <= soc_sdram_bankmachine1_cmd_payload_ba;
        end
        2'd2: begin
            rhs_array_muxed17 <= soc_sdram_bankmachine2_cmd_payload_ba;
        end
        2'd3: begin
            rhs_array_muxed17 <= soc_sdram_bankmachine3_cmd_payload_ba;
        end
        3'd4: begin
            rhs_array_muxed17 <= soc_sdram_bankmachine4_cmd_payload_ba;
        end
        3'd5: begin
            rhs_array_muxed17 <= soc_sdram_bankmachine5_cmd_payload_ba;
        end
        3'd6: begin
            rhs_array_muxed17 <= soc_sdram_bankmachine6_cmd_payload_ba;
        end
        3'd7: begin
            rhs_array_muxed17 <= soc_sdram_bankmachine7_cmd_payload_ba;
        end
        4'd8: begin
            rhs_array_muxed17 <= soc_sdram_bankmachine8_cmd_payload_ba;
        end
        4'd9: begin
            rhs_array_muxed17 <= soc_sdram_bankmachine9_cmd_payload_ba;
        end
        4'd10: begin
            rhs_array_muxed17 <= soc_sdram_bankmachine10_cmd_payload_ba;
        end
        4'd11: begin
            rhs_array_muxed17 <= soc_sdram_bankmachine11_cmd_payload_ba;
        end
        4'd12: begin
            rhs_array_muxed17 <= soc_sdram_bankmachine12_cmd_payload_ba;
        end
        4'd13: begin
            rhs_array_muxed17 <= soc_sdram_bankmachine13_cmd_payload_ba;
        end
        4'd14: begin
            rhs_array_muxed17 <= soc_sdram_bankmachine14_cmd_payload_ba;
        end
        default: begin
            rhs_array_muxed17 <= soc_sdram_bankmachine15_cmd_payload_ba;
        end
    endcase
end
always @(*) begin
    rhs_array_muxed18 <= 1'd0;
    case (soc_sdram_choose_req_grant)
        1'd0: begin
            rhs_array_muxed18 <= soc_sdram_bankmachine0_cmd_payload_is_read;
        end
        1'd1: begin
            rhs_array_muxed18 <= soc_sdram_bankmachine1_cmd_payload_is_read;
        end
        2'd2: begin
            rhs_array_muxed18 <= soc_sdram_bankmachine2_cmd_payload_is_read;
        end
        2'd3: begin
            rhs_array_muxed18 <= soc_sdram_bankmachine3_cmd_payload_is_read;
        end
        3'd4: begin
            rhs_array_muxed18 <= soc_sdram_bankmachine4_cmd_payload_is_read;
        end
        3'd5: begin
            rhs_array_muxed18 <= soc_sdram_bankmachine5_cmd_payload_is_read;
        end
        3'd6: begin
            rhs_array_muxed18 <= soc_sdram_bankmachine6_cmd_payload_is_read;
        end
        3'd7: begin
            rhs_array_muxed18 <= soc_sdram_bankmachine7_cmd_payload_is_read;
        end
        4'd8: begin
            rhs_array_muxed18 <= soc_sdram_bankmachine8_cmd_payload_is_read;
        end
        4'd9: begin
            rhs_array_muxed18 <= soc_sdram_bankmachine9_cmd_payload_is_read;
        end
        4'd10: begin
            rhs_array_muxed18 <= soc_sdram_bankmachine10_cmd_payload_is_read;
        end
        4'd11: begin
            rhs_array_muxed18 <= soc_sdram_bankmachine11_cmd_payload_is_read;
        end
        4'd12: begin
            rhs_array_muxed18 <= soc_sdram_bankmachine12_cmd_payload_is_read;
        end
        4'd13: begin
            rhs_array_muxed18 <= soc_sdram_bankmachine13_cmd_payload_is_read;
        end
        4'd14: begin
            rhs_array_muxed18 <= soc_sdram_bankmachine14_cmd_payload_is_read;
        end
        default: begin
            rhs_array_muxed18 <= soc_sdram_bankmachine15_cmd_payload_is_read;
        end
    endcase
end
always @(*) begin
    rhs_array_muxed19 <= 1'd0;
    case (soc_sdram_choose_req_grant)
        1'd0: begin
            rhs_array_muxed19 <= soc_sdram_bankmachine0_cmd_payload_is_write;
        end
        1'd1: begin
            rhs_array_muxed19 <= soc_sdram_bankmachine1_cmd_payload_is_write;
        end
        2'd2: begin
            rhs_array_muxed19 <= soc_sdram_bankmachine2_cmd_payload_is_write;
        end
        2'd3: begin
            rhs_array_muxed19 <= soc_sdram_bankmachine3_cmd_payload_is_write;
        end
        3'd4: begin
            rhs_array_muxed19 <= soc_sdram_bankmachine4_cmd_payload_is_write;
        end
        3'd5: begin
            rhs_array_muxed19 <= soc_sdram_bankmachine5_cmd_payload_is_write;
        end
        3'd6: begin
            rhs_array_muxed19 <= soc_sdram_bankmachine6_cmd_payload_is_write;
        end
        3'd7: begin
            rhs_array_muxed19 <= soc_sdram_bankmachine7_cmd_payload_is_write;
        end
        4'd8: begin
            rhs_array_muxed19 <= soc_sdram_bankmachine8_cmd_payload_is_write;
        end
        4'd9: begin
            rhs_array_muxed19 <= soc_sdram_bankmachine9_cmd_payload_is_write;
        end
        4'd10: begin
            rhs_array_muxed19 <= soc_sdram_bankmachine10_cmd_payload_is_write;
        end
        4'd11: begin
            rhs_array_muxed19 <= soc_sdram_bankmachine11_cmd_payload_is_write;
        end
        4'd12: begin
            rhs_array_muxed19 <= soc_sdram_bankmachine12_cmd_payload_is_write;
        end
        4'd13: begin
            rhs_array_muxed19 <= soc_sdram_bankmachine13_cmd_payload_is_write;
        end
        4'd14: begin
            rhs_array_muxed19 <= soc_sdram_bankmachine14_cmd_payload_is_write;
        end
        default: begin
            rhs_array_muxed19 <= soc_sdram_bankmachine15_cmd_payload_is_write;
        end
    endcase
end
always @(*) begin
    rhs_array_muxed20 <= 1'd0;
    case (soc_sdram_choose_req_grant)
        1'd0: begin
            rhs_array_muxed20 <= soc_sdram_bankmachine0_cmd_payload_is_cmd;
        end
        1'd1: begin
            rhs_array_muxed20 <= soc_sdram_bankmachine1_cmd_payload_is_cmd;
        end
        2'd2: begin
            rhs_array_muxed20 <= soc_sdram_bankmachine2_cmd_payload_is_cmd;
        end
        2'd3: begin
            rhs_array_muxed20 <= soc_sdram_bankmachine3_cmd_payload_is_cmd;
        end
        3'd4: begin
            rhs_array_muxed20 <= soc_sdram_bankmachine4_cmd_payload_is_cmd;
        end
        3'd5: begin
            rhs_array_muxed20 <= soc_sdram_bankmachine5_cmd_payload_is_cmd;
        end
        3'd6: begin
            rhs_array_muxed20 <= soc_sdram_bankmachine6_cmd_payload_is_cmd;
        end
        3'd7: begin
            rhs_array_muxed20 <= soc_sdram_bankmachine7_cmd_payload_is_cmd;
        end
        4'd8: begin
            rhs_array_muxed20 <= soc_sdram_bankmachine8_cmd_payload_is_cmd;
        end
        4'd9: begin
            rhs_array_muxed20 <= soc_sdram_bankmachine9_cmd_payload_is_cmd;
        end
        4'd10: begin
            rhs_array_muxed20 <= soc_sdram_bankmachine10_cmd_payload_is_cmd;
        end
        4'd11: begin
            rhs_array_muxed20 <= soc_sdram_bankmachine11_cmd_payload_is_cmd;
        end
        4'd12: begin
            rhs_array_muxed20 <= soc_sdram_bankmachine12_cmd_payload_is_cmd;
        end
        4'd13: begin
            rhs_array_muxed20 <= soc_sdram_bankmachine13_cmd_payload_is_cmd;
        end
        4'd14: begin
            rhs_array_muxed20 <= soc_sdram_bankmachine14_cmd_payload_is_cmd;
        end
        default: begin
            rhs_array_muxed20 <= soc_sdram_bankmachine15_cmd_payload_is_cmd;
        end
    endcase
end
always @(*) begin
    t_array_muxed3 <= 1'd0;
    case (soc_sdram_choose_req_grant)
        1'd0: begin
            t_array_muxed3 <= soc_sdram_bankmachine0_cmd_payload_cas;
        end
        1'd1: begin
            t_array_muxed3 <= soc_sdram_bankmachine1_cmd_payload_cas;
        end
        2'd2: begin
            t_array_muxed3 <= soc_sdram_bankmachine2_cmd_payload_cas;
        end
        2'd3: begin
            t_array_muxed3 <= soc_sdram_bankmachine3_cmd_payload_cas;
        end
        3'd4: begin
            t_array_muxed3 <= soc_sdram_bankmachine4_cmd_payload_cas;
        end
        3'd5: begin
            t_array_muxed3 <= soc_sdram_bankmachine5_cmd_payload_cas;
        end
        3'd6: begin
            t_array_muxed3 <= soc_sdram_bankmachine6_cmd_payload_cas;
        end
        3'd7: begin
            t_array_muxed3 <= soc_sdram_bankmachine7_cmd_payload_cas;
        end
        4'd8: begin
            t_array_muxed3 <= soc_sdram_bankmachine8_cmd_payload_cas;
        end
        4'd9: begin
            t_array_muxed3 <= soc_sdram_bankmachine9_cmd_payload_cas;
        end
        4'd10: begin
            t_array_muxed3 <= soc_sdram_bankmachine10_cmd_payload_cas;
        end
        4'd11: begin
            t_array_muxed3 <= soc_sdram_bankmachine11_cmd_payload_cas;
        end
        4'd12: begin
            t_array_muxed3 <= soc_sdram_bankmachine12_cmd_payload_cas;
        end
        4'd13: begin
            t_array_muxed3 <= soc_sdram_bankmachine13_cmd_payload_cas;
        end
        4'd14: begin
            t_array_muxed3 <= soc_sdram_bankmachine14_cmd_payload_cas;
        end
        default: begin
            t_array_muxed3 <= soc_sdram_bankmachine15_cmd_payload_cas;
        end
    endcase
end
always @(*) begin
    t_array_muxed4 <= 1'd0;
    case (soc_sdram_choose_req_grant)
        1'd0: begin
            t_array_muxed4 <= soc_sdram_bankmachine0_cmd_payload_ras;
        end
        1'd1: begin
            t_array_muxed4 <= soc_sdram_bankmachine1_cmd_payload_ras;
        end
        2'd2: begin
            t_array_muxed4 <= soc_sdram_bankmachine2_cmd_payload_ras;
        end
        2'd3: begin
            t_array_muxed4 <= soc_sdram_bankmachine3_cmd_payload_ras;
        end
        3'd4: begin
            t_array_muxed4 <= soc_sdram_bankmachine4_cmd_payload_ras;
        end
        3'd5: begin
            t_array_muxed4 <= soc_sdram_bankmachine5_cmd_payload_ras;
        end
        3'd6: begin
            t_array_muxed4 <= soc_sdram_bankmachine6_cmd_payload_ras;
        end
        3'd7: begin
            t_array_muxed4 <= soc_sdram_bankmachine7_cmd_payload_ras;
        end
        4'd8: begin
            t_array_muxed4 <= soc_sdram_bankmachine8_cmd_payload_ras;
        end
        4'd9: begin
            t_array_muxed4 <= soc_sdram_bankmachine9_cmd_payload_ras;
        end
        4'd10: begin
            t_array_muxed4 <= soc_sdram_bankmachine10_cmd_payload_ras;
        end
        4'd11: begin
            t_array_muxed4 <= soc_sdram_bankmachine11_cmd_payload_ras;
        end
        4'd12: begin
            t_array_muxed4 <= soc_sdram_bankmachine12_cmd_payload_ras;
        end
        4'd13: begin
            t_array_muxed4 <= soc_sdram_bankmachine13_cmd_payload_ras;
        end
        4'd14: begin
            t_array_muxed4 <= soc_sdram_bankmachine14_cmd_payload_ras;
        end
        default: begin
            t_array_muxed4 <= soc_sdram_bankmachine15_cmd_payload_ras;
        end
    endcase
end
always @(*) begin
    t_array_muxed5 <= 1'd0;
    case (soc_sdram_choose_req_grant)
        1'd0: begin
            t_array_muxed5 <= soc_sdram_bankmachine0_cmd_payload_we;
        end
        1'd1: begin
            t_array_muxed5 <= soc_sdram_bankmachine1_cmd_payload_we;
        end
        2'd2: begin
            t_array_muxed5 <= soc_sdram_bankmachine2_cmd_payload_we;
        end
        2'd3: begin
            t_array_muxed5 <= soc_sdram_bankmachine3_cmd_payload_we;
        end
        3'd4: begin
            t_array_muxed5 <= soc_sdram_bankmachine4_cmd_payload_we;
        end
        3'd5: begin
            t_array_muxed5 <= soc_sdram_bankmachine5_cmd_payload_we;
        end
        3'd6: begin
            t_array_muxed5 <= soc_sdram_bankmachine6_cmd_payload_we;
        end
        3'd7: begin
            t_array_muxed5 <= soc_sdram_bankmachine7_cmd_payload_we;
        end
        4'd8: begin
            t_array_muxed5 <= soc_sdram_bankmachine8_cmd_payload_we;
        end
        4'd9: begin
            t_array_muxed5 <= soc_sdram_bankmachine9_cmd_payload_we;
        end
        4'd10: begin
            t_array_muxed5 <= soc_sdram_bankmachine10_cmd_payload_we;
        end
        4'd11: begin
            t_array_muxed5 <= soc_sdram_bankmachine11_cmd_payload_we;
        end
        4'd12: begin
            t_array_muxed5 <= soc_sdram_bankmachine12_cmd_payload_we;
        end
        4'd13: begin
            t_array_muxed5 <= soc_sdram_bankmachine13_cmd_payload_we;
        end
        4'd14: begin
            t_array_muxed5 <= soc_sdram_bankmachine14_cmd_payload_we;
        end
        default: begin
            t_array_muxed5 <= soc_sdram_bankmachine15_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    rhs_array_muxed21 <= 23'd0;
    case (soc_roundrobin0_grant)
        1'd0: begin
            rhs_array_muxed21 <= {soc_litedramnativeport0_cmd_payload_addr[26:11], soc_litedramnativeport0_cmd_payload_addr[6:0]};
        end
        1'd1: begin
            rhs_array_muxed21 <= {soc_litedramnativeport1_cmd_payload_addr[26:11], soc_litedramnativeport1_cmd_payload_addr[6:0]};
        end
        2'd2: begin
            rhs_array_muxed21 <= {soc_port_cmd_payload_addr[26:11], soc_port_cmd_payload_addr[6:0]};
        end
        2'd3: begin
            rhs_array_muxed21 <= {litedramcrossbar_cmd_payload_addr[26:11], litedramcrossbar_cmd_payload_addr[6:0]};
        end
        3'd4: begin
            rhs_array_muxed21 <= {dram_wr_port_cmd_payload_addr[26:11], dram_wr_port_cmd_payload_addr[6:0]};
        end
        default: begin
            rhs_array_muxed21 <= {dram_rd_port_cmd_payload_addr[26:11], dram_rd_port_cmd_payload_addr[6:0]};
        end
    endcase
end
always @(*) begin
    rhs_array_muxed22 <= 1'd0;
    case (soc_roundrobin0_grant)
        1'd0: begin
            rhs_array_muxed22 <= soc_litedramnativeport0_cmd_payload_we;
        end
        1'd1: begin
            rhs_array_muxed22 <= soc_litedramnativeport1_cmd_payload_we;
        end
        2'd2: begin
            rhs_array_muxed22 <= soc_port_cmd_payload_we;
        end
        2'd3: begin
            rhs_array_muxed22 <= litedramcrossbar_cmd_payload_we;
        end
        3'd4: begin
            rhs_array_muxed22 <= dram_wr_port_cmd_payload_we;
        end
        default: begin
            rhs_array_muxed22 <= dram_rd_port_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    rhs_array_muxed23 <= 1'd0;
    case (soc_roundrobin0_grant)
        1'd0: begin
            rhs_array_muxed23 <= (((soc_litedramnativeport0_cmd_payload_addr[10:7] == 1'd0) & (~(((((((((((((((soc_locked0 | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 1'd0))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 1'd0))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 1'd0))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 1'd0))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 1'd0))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 1'd0))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 1'd0))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 1'd0))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 1'd0))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 1'd0))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 1'd0))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 1'd0))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 1'd0))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 1'd0))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 1'd0))))) & soc_litedramnativeport0_cmd_valid);
        end
        1'd1: begin
            rhs_array_muxed23 <= (((soc_litedramnativeport1_cmd_payload_addr[10:7] == 1'd0) & (~(((((((((((((((soc_locked1 | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 1'd1))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 1'd1))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 1'd1))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 1'd1))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 1'd1))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 1'd1))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 1'd1))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 1'd1))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 1'd1))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 1'd1))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 1'd1))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 1'd1))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 1'd1))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 1'd1))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 1'd1))))) & soc_litedramnativeport1_cmd_valid);
        end
        2'd2: begin
            rhs_array_muxed23 <= (((soc_port_cmd_payload_addr[10:7] == 1'd0) & (~(((((((((((((((soc_locked2 | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 2'd2))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 2'd2))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 2'd2))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 2'd2))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 2'd2))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 2'd2))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 2'd2))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 2'd2))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 2'd2))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 2'd2))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 2'd2))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 2'd2))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 2'd2))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 2'd2))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 2'd2))))) & soc_port_cmd_valid);
        end
        2'd3: begin
            rhs_array_muxed23 <= (((litedramcrossbar_cmd_payload_addr[10:7] == 1'd0) & (~(((((((((((((((soc_locked3 | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 2'd3))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 2'd3))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 2'd3))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 2'd3))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 2'd3))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 2'd3))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 2'd3))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 2'd3))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 2'd3))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 2'd3))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 2'd3))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 2'd3))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 2'd3))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 2'd3))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 2'd3))))) & litedramcrossbar_cmd_valid);
        end
        3'd4: begin
            rhs_array_muxed23 <= (((dram_wr_port_cmd_payload_addr[10:7] == 1'd0) & (~(((((((((((((((soc_locked4 | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 3'd4))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 3'd4))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 3'd4))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 3'd4))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 3'd4))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 3'd4))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 3'd4))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 3'd4))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 3'd4))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 3'd4))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 3'd4))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 3'd4))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 3'd4))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 3'd4))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 3'd4))))) & dram_wr_port_cmd_valid);
        end
        default: begin
            rhs_array_muxed23 <= (((dram_rd_port_cmd_payload_addr[10:7] == 1'd0) & (~(((((((((((((((soc_locked5 | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 3'd5))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 3'd5))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 3'd5))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 3'd5))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 3'd5))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 3'd5))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 3'd5))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 3'd5))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 3'd5))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 3'd5))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 3'd5))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 3'd5))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 3'd5))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 3'd5))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 3'd5))))) & dram_rd_port_cmd_valid);
        end
    endcase
end
always @(*) begin
    rhs_array_muxed24 <= 23'd0;
    case (soc_roundrobin1_grant)
        1'd0: begin
            rhs_array_muxed24 <= {soc_litedramnativeport0_cmd_payload_addr[26:11], soc_litedramnativeport0_cmd_payload_addr[6:0]};
        end
        1'd1: begin
            rhs_array_muxed24 <= {soc_litedramnativeport1_cmd_payload_addr[26:11], soc_litedramnativeport1_cmd_payload_addr[6:0]};
        end
        2'd2: begin
            rhs_array_muxed24 <= {soc_port_cmd_payload_addr[26:11], soc_port_cmd_payload_addr[6:0]};
        end
        2'd3: begin
            rhs_array_muxed24 <= {litedramcrossbar_cmd_payload_addr[26:11], litedramcrossbar_cmd_payload_addr[6:0]};
        end
        3'd4: begin
            rhs_array_muxed24 <= {dram_wr_port_cmd_payload_addr[26:11], dram_wr_port_cmd_payload_addr[6:0]};
        end
        default: begin
            rhs_array_muxed24 <= {dram_rd_port_cmd_payload_addr[26:11], dram_rd_port_cmd_payload_addr[6:0]};
        end
    endcase
end
always @(*) begin
    rhs_array_muxed25 <= 1'd0;
    case (soc_roundrobin1_grant)
        1'd0: begin
            rhs_array_muxed25 <= soc_litedramnativeport0_cmd_payload_we;
        end
        1'd1: begin
            rhs_array_muxed25 <= soc_litedramnativeport1_cmd_payload_we;
        end
        2'd2: begin
            rhs_array_muxed25 <= soc_port_cmd_payload_we;
        end
        2'd3: begin
            rhs_array_muxed25 <= litedramcrossbar_cmd_payload_we;
        end
        3'd4: begin
            rhs_array_muxed25 <= dram_wr_port_cmd_payload_we;
        end
        default: begin
            rhs_array_muxed25 <= dram_rd_port_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    rhs_array_muxed26 <= 1'd0;
    case (soc_roundrobin1_grant)
        1'd0: begin
            rhs_array_muxed26 <= (((soc_litedramnativeport0_cmd_payload_addr[10:7] == 1'd1) & (~(((((((((((((((soc_locked6 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 1'd0))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 1'd0))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 1'd0))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 1'd0))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 1'd0))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 1'd0))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 1'd0))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 1'd0))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 1'd0))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 1'd0))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 1'd0))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 1'd0))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 1'd0))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 1'd0))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 1'd0))))) & soc_litedramnativeport0_cmd_valid);
        end
        1'd1: begin
            rhs_array_muxed26 <= (((soc_litedramnativeport1_cmd_payload_addr[10:7] == 1'd1) & (~(((((((((((((((soc_locked7 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 1'd1))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 1'd1))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 1'd1))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 1'd1))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 1'd1))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 1'd1))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 1'd1))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 1'd1))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 1'd1))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 1'd1))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 1'd1))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 1'd1))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 1'd1))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 1'd1))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 1'd1))))) & soc_litedramnativeport1_cmd_valid);
        end
        2'd2: begin
            rhs_array_muxed26 <= (((soc_port_cmd_payload_addr[10:7] == 1'd1) & (~(((((((((((((((soc_locked8 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 2'd2))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 2'd2))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 2'd2))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 2'd2))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 2'd2))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 2'd2))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 2'd2))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 2'd2))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 2'd2))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 2'd2))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 2'd2))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 2'd2))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 2'd2))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 2'd2))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 2'd2))))) & soc_port_cmd_valid);
        end
        2'd3: begin
            rhs_array_muxed26 <= (((litedramcrossbar_cmd_payload_addr[10:7] == 1'd1) & (~(((((((((((((((soc_locked9 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 2'd3))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 2'd3))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 2'd3))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 2'd3))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 2'd3))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 2'd3))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 2'd3))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 2'd3))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 2'd3))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 2'd3))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 2'd3))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 2'd3))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 2'd3))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 2'd3))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 2'd3))))) & litedramcrossbar_cmd_valid);
        end
        3'd4: begin
            rhs_array_muxed26 <= (((dram_wr_port_cmd_payload_addr[10:7] == 1'd1) & (~(((((((((((((((soc_locked10 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 3'd4))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 3'd4))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 3'd4))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 3'd4))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 3'd4))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 3'd4))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 3'd4))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 3'd4))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 3'd4))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 3'd4))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 3'd4))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 3'd4))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 3'd4))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 3'd4))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 3'd4))))) & dram_wr_port_cmd_valid);
        end
        default: begin
            rhs_array_muxed26 <= (((dram_rd_port_cmd_payload_addr[10:7] == 1'd1) & (~(((((((((((((((soc_locked11 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 3'd5))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 3'd5))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 3'd5))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 3'd5))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 3'd5))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 3'd5))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 3'd5))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 3'd5))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 3'd5))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 3'd5))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 3'd5))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 3'd5))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 3'd5))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 3'd5))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 3'd5))))) & dram_rd_port_cmd_valid);
        end
    endcase
end
always @(*) begin
    rhs_array_muxed27 <= 23'd0;
    case (soc_roundrobin2_grant)
        1'd0: begin
            rhs_array_muxed27 <= {soc_litedramnativeport0_cmd_payload_addr[26:11], soc_litedramnativeport0_cmd_payload_addr[6:0]};
        end
        1'd1: begin
            rhs_array_muxed27 <= {soc_litedramnativeport1_cmd_payload_addr[26:11], soc_litedramnativeport1_cmd_payload_addr[6:0]};
        end
        2'd2: begin
            rhs_array_muxed27 <= {soc_port_cmd_payload_addr[26:11], soc_port_cmd_payload_addr[6:0]};
        end
        2'd3: begin
            rhs_array_muxed27 <= {litedramcrossbar_cmd_payload_addr[26:11], litedramcrossbar_cmd_payload_addr[6:0]};
        end
        3'd4: begin
            rhs_array_muxed27 <= {dram_wr_port_cmd_payload_addr[26:11], dram_wr_port_cmd_payload_addr[6:0]};
        end
        default: begin
            rhs_array_muxed27 <= {dram_rd_port_cmd_payload_addr[26:11], dram_rd_port_cmd_payload_addr[6:0]};
        end
    endcase
end
always @(*) begin
    rhs_array_muxed28 <= 1'd0;
    case (soc_roundrobin2_grant)
        1'd0: begin
            rhs_array_muxed28 <= soc_litedramnativeport0_cmd_payload_we;
        end
        1'd1: begin
            rhs_array_muxed28 <= soc_litedramnativeport1_cmd_payload_we;
        end
        2'd2: begin
            rhs_array_muxed28 <= soc_port_cmd_payload_we;
        end
        2'd3: begin
            rhs_array_muxed28 <= litedramcrossbar_cmd_payload_we;
        end
        3'd4: begin
            rhs_array_muxed28 <= dram_wr_port_cmd_payload_we;
        end
        default: begin
            rhs_array_muxed28 <= dram_rd_port_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    rhs_array_muxed29 <= 1'd0;
    case (soc_roundrobin2_grant)
        1'd0: begin
            rhs_array_muxed29 <= (((soc_litedramnativeport0_cmd_payload_addr[10:7] == 2'd2) & (~(((((((((((((((soc_locked12 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 1'd0))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 1'd0))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 1'd0))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 1'd0))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 1'd0))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 1'd0))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 1'd0))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 1'd0))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 1'd0))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 1'd0))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 1'd0))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 1'd0))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 1'd0))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 1'd0))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 1'd0))))) & soc_litedramnativeport0_cmd_valid);
        end
        1'd1: begin
            rhs_array_muxed29 <= (((soc_litedramnativeport1_cmd_payload_addr[10:7] == 2'd2) & (~(((((((((((((((soc_locked13 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 1'd1))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 1'd1))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 1'd1))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 1'd1))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 1'd1))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 1'd1))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 1'd1))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 1'd1))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 1'd1))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 1'd1))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 1'd1))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 1'd1))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 1'd1))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 1'd1))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 1'd1))))) & soc_litedramnativeport1_cmd_valid);
        end
        2'd2: begin
            rhs_array_muxed29 <= (((soc_port_cmd_payload_addr[10:7] == 2'd2) & (~(((((((((((((((soc_locked14 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 2'd2))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 2'd2))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 2'd2))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 2'd2))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 2'd2))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 2'd2))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 2'd2))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 2'd2))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 2'd2))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 2'd2))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 2'd2))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 2'd2))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 2'd2))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 2'd2))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 2'd2))))) & soc_port_cmd_valid);
        end
        2'd3: begin
            rhs_array_muxed29 <= (((litedramcrossbar_cmd_payload_addr[10:7] == 2'd2) & (~(((((((((((((((soc_locked15 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 2'd3))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 2'd3))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 2'd3))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 2'd3))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 2'd3))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 2'd3))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 2'd3))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 2'd3))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 2'd3))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 2'd3))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 2'd3))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 2'd3))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 2'd3))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 2'd3))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 2'd3))))) & litedramcrossbar_cmd_valid);
        end
        3'd4: begin
            rhs_array_muxed29 <= (((dram_wr_port_cmd_payload_addr[10:7] == 2'd2) & (~(((((((((((((((soc_locked16 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 3'd4))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 3'd4))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 3'd4))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 3'd4))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 3'd4))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 3'd4))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 3'd4))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 3'd4))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 3'd4))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 3'd4))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 3'd4))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 3'd4))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 3'd4))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 3'd4))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 3'd4))))) & dram_wr_port_cmd_valid);
        end
        default: begin
            rhs_array_muxed29 <= (((dram_rd_port_cmd_payload_addr[10:7] == 2'd2) & (~(((((((((((((((soc_locked17 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 3'd5))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 3'd5))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 3'd5))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 3'd5))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 3'd5))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 3'd5))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 3'd5))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 3'd5))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 3'd5))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 3'd5))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 3'd5))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 3'd5))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 3'd5))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 3'd5))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 3'd5))))) & dram_rd_port_cmd_valid);
        end
    endcase
end
always @(*) begin
    rhs_array_muxed30 <= 23'd0;
    case (soc_roundrobin3_grant)
        1'd0: begin
            rhs_array_muxed30 <= {soc_litedramnativeport0_cmd_payload_addr[26:11], soc_litedramnativeport0_cmd_payload_addr[6:0]};
        end
        1'd1: begin
            rhs_array_muxed30 <= {soc_litedramnativeport1_cmd_payload_addr[26:11], soc_litedramnativeport1_cmd_payload_addr[6:0]};
        end
        2'd2: begin
            rhs_array_muxed30 <= {soc_port_cmd_payload_addr[26:11], soc_port_cmd_payload_addr[6:0]};
        end
        2'd3: begin
            rhs_array_muxed30 <= {litedramcrossbar_cmd_payload_addr[26:11], litedramcrossbar_cmd_payload_addr[6:0]};
        end
        3'd4: begin
            rhs_array_muxed30 <= {dram_wr_port_cmd_payload_addr[26:11], dram_wr_port_cmd_payload_addr[6:0]};
        end
        default: begin
            rhs_array_muxed30 <= {dram_rd_port_cmd_payload_addr[26:11], dram_rd_port_cmd_payload_addr[6:0]};
        end
    endcase
end
always @(*) begin
    rhs_array_muxed31 <= 1'd0;
    case (soc_roundrobin3_grant)
        1'd0: begin
            rhs_array_muxed31 <= soc_litedramnativeport0_cmd_payload_we;
        end
        1'd1: begin
            rhs_array_muxed31 <= soc_litedramnativeport1_cmd_payload_we;
        end
        2'd2: begin
            rhs_array_muxed31 <= soc_port_cmd_payload_we;
        end
        2'd3: begin
            rhs_array_muxed31 <= litedramcrossbar_cmd_payload_we;
        end
        3'd4: begin
            rhs_array_muxed31 <= dram_wr_port_cmd_payload_we;
        end
        default: begin
            rhs_array_muxed31 <= dram_rd_port_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    rhs_array_muxed32 <= 1'd0;
    case (soc_roundrobin3_grant)
        1'd0: begin
            rhs_array_muxed32 <= (((soc_litedramnativeport0_cmd_payload_addr[10:7] == 2'd3) & (~(((((((((((((((soc_locked18 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 1'd0))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 1'd0))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 1'd0))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 1'd0))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 1'd0))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 1'd0))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 1'd0))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 1'd0))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 1'd0))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 1'd0))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 1'd0))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 1'd0))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 1'd0))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 1'd0))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 1'd0))))) & soc_litedramnativeport0_cmd_valid);
        end
        1'd1: begin
            rhs_array_muxed32 <= (((soc_litedramnativeport1_cmd_payload_addr[10:7] == 2'd3) & (~(((((((((((((((soc_locked19 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 1'd1))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 1'd1))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 1'd1))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 1'd1))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 1'd1))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 1'd1))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 1'd1))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 1'd1))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 1'd1))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 1'd1))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 1'd1))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 1'd1))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 1'd1))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 1'd1))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 1'd1))))) & soc_litedramnativeport1_cmd_valid);
        end
        2'd2: begin
            rhs_array_muxed32 <= (((soc_port_cmd_payload_addr[10:7] == 2'd3) & (~(((((((((((((((soc_locked20 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 2'd2))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 2'd2))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 2'd2))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 2'd2))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 2'd2))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 2'd2))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 2'd2))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 2'd2))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 2'd2))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 2'd2))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 2'd2))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 2'd2))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 2'd2))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 2'd2))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 2'd2))))) & soc_port_cmd_valid);
        end
        2'd3: begin
            rhs_array_muxed32 <= (((litedramcrossbar_cmd_payload_addr[10:7] == 2'd3) & (~(((((((((((((((soc_locked21 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 2'd3))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 2'd3))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 2'd3))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 2'd3))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 2'd3))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 2'd3))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 2'd3))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 2'd3))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 2'd3))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 2'd3))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 2'd3))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 2'd3))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 2'd3))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 2'd3))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 2'd3))))) & litedramcrossbar_cmd_valid);
        end
        3'd4: begin
            rhs_array_muxed32 <= (((dram_wr_port_cmd_payload_addr[10:7] == 2'd3) & (~(((((((((((((((soc_locked22 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 3'd4))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 3'd4))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 3'd4))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 3'd4))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 3'd4))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 3'd4))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 3'd4))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 3'd4))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 3'd4))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 3'd4))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 3'd4))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 3'd4))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 3'd4))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 3'd4))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 3'd4))))) & dram_wr_port_cmd_valid);
        end
        default: begin
            rhs_array_muxed32 <= (((dram_rd_port_cmd_payload_addr[10:7] == 2'd3) & (~(((((((((((((((soc_locked23 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 3'd5))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 3'd5))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 3'd5))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 3'd5))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 3'd5))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 3'd5))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 3'd5))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 3'd5))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 3'd5))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 3'd5))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 3'd5))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 3'd5))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 3'd5))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 3'd5))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 3'd5))))) & dram_rd_port_cmd_valid);
        end
    endcase
end
always @(*) begin
    rhs_array_muxed33 <= 23'd0;
    case (soc_roundrobin4_grant)
        1'd0: begin
            rhs_array_muxed33 <= {soc_litedramnativeport0_cmd_payload_addr[26:11], soc_litedramnativeport0_cmd_payload_addr[6:0]};
        end
        1'd1: begin
            rhs_array_muxed33 <= {soc_litedramnativeport1_cmd_payload_addr[26:11], soc_litedramnativeport1_cmd_payload_addr[6:0]};
        end
        2'd2: begin
            rhs_array_muxed33 <= {soc_port_cmd_payload_addr[26:11], soc_port_cmd_payload_addr[6:0]};
        end
        2'd3: begin
            rhs_array_muxed33 <= {litedramcrossbar_cmd_payload_addr[26:11], litedramcrossbar_cmd_payload_addr[6:0]};
        end
        3'd4: begin
            rhs_array_muxed33 <= {dram_wr_port_cmd_payload_addr[26:11], dram_wr_port_cmd_payload_addr[6:0]};
        end
        default: begin
            rhs_array_muxed33 <= {dram_rd_port_cmd_payload_addr[26:11], dram_rd_port_cmd_payload_addr[6:0]};
        end
    endcase
end
always @(*) begin
    rhs_array_muxed34 <= 1'd0;
    case (soc_roundrobin4_grant)
        1'd0: begin
            rhs_array_muxed34 <= soc_litedramnativeport0_cmd_payload_we;
        end
        1'd1: begin
            rhs_array_muxed34 <= soc_litedramnativeport1_cmd_payload_we;
        end
        2'd2: begin
            rhs_array_muxed34 <= soc_port_cmd_payload_we;
        end
        2'd3: begin
            rhs_array_muxed34 <= litedramcrossbar_cmd_payload_we;
        end
        3'd4: begin
            rhs_array_muxed34 <= dram_wr_port_cmd_payload_we;
        end
        default: begin
            rhs_array_muxed34 <= dram_rd_port_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    rhs_array_muxed35 <= 1'd0;
    case (soc_roundrobin4_grant)
        1'd0: begin
            rhs_array_muxed35 <= (((soc_litedramnativeport0_cmd_payload_addr[10:7] == 3'd4) & (~(((((((((((((((soc_locked24 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 1'd0))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 1'd0))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 1'd0))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 1'd0))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 1'd0))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 1'd0))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 1'd0))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 1'd0))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 1'd0))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 1'd0))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 1'd0))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 1'd0))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 1'd0))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 1'd0))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 1'd0))))) & soc_litedramnativeport0_cmd_valid);
        end
        1'd1: begin
            rhs_array_muxed35 <= (((soc_litedramnativeport1_cmd_payload_addr[10:7] == 3'd4) & (~(((((((((((((((soc_locked25 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 1'd1))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 1'd1))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 1'd1))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 1'd1))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 1'd1))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 1'd1))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 1'd1))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 1'd1))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 1'd1))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 1'd1))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 1'd1))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 1'd1))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 1'd1))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 1'd1))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 1'd1))))) & soc_litedramnativeport1_cmd_valid);
        end
        2'd2: begin
            rhs_array_muxed35 <= (((soc_port_cmd_payload_addr[10:7] == 3'd4) & (~(((((((((((((((soc_locked26 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 2'd2))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 2'd2))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 2'd2))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 2'd2))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 2'd2))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 2'd2))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 2'd2))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 2'd2))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 2'd2))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 2'd2))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 2'd2))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 2'd2))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 2'd2))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 2'd2))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 2'd2))))) & soc_port_cmd_valid);
        end
        2'd3: begin
            rhs_array_muxed35 <= (((litedramcrossbar_cmd_payload_addr[10:7] == 3'd4) & (~(((((((((((((((soc_locked27 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 2'd3))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 2'd3))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 2'd3))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 2'd3))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 2'd3))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 2'd3))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 2'd3))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 2'd3))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 2'd3))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 2'd3))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 2'd3))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 2'd3))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 2'd3))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 2'd3))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 2'd3))))) & litedramcrossbar_cmd_valid);
        end
        3'd4: begin
            rhs_array_muxed35 <= (((dram_wr_port_cmd_payload_addr[10:7] == 3'd4) & (~(((((((((((((((soc_locked28 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 3'd4))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 3'd4))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 3'd4))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 3'd4))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 3'd4))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 3'd4))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 3'd4))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 3'd4))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 3'd4))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 3'd4))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 3'd4))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 3'd4))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 3'd4))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 3'd4))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 3'd4))))) & dram_wr_port_cmd_valid);
        end
        default: begin
            rhs_array_muxed35 <= (((dram_rd_port_cmd_payload_addr[10:7] == 3'd4) & (~(((((((((((((((soc_locked29 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 3'd5))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 3'd5))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 3'd5))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 3'd5))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 3'd5))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 3'd5))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 3'd5))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 3'd5))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 3'd5))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 3'd5))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 3'd5))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 3'd5))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 3'd5))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 3'd5))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 3'd5))))) & dram_rd_port_cmd_valid);
        end
    endcase
end
always @(*) begin
    rhs_array_muxed36 <= 23'd0;
    case (soc_roundrobin5_grant)
        1'd0: begin
            rhs_array_muxed36 <= {soc_litedramnativeport0_cmd_payload_addr[26:11], soc_litedramnativeport0_cmd_payload_addr[6:0]};
        end
        1'd1: begin
            rhs_array_muxed36 <= {soc_litedramnativeport1_cmd_payload_addr[26:11], soc_litedramnativeport1_cmd_payload_addr[6:0]};
        end
        2'd2: begin
            rhs_array_muxed36 <= {soc_port_cmd_payload_addr[26:11], soc_port_cmd_payload_addr[6:0]};
        end
        2'd3: begin
            rhs_array_muxed36 <= {litedramcrossbar_cmd_payload_addr[26:11], litedramcrossbar_cmd_payload_addr[6:0]};
        end
        3'd4: begin
            rhs_array_muxed36 <= {dram_wr_port_cmd_payload_addr[26:11], dram_wr_port_cmd_payload_addr[6:0]};
        end
        default: begin
            rhs_array_muxed36 <= {dram_rd_port_cmd_payload_addr[26:11], dram_rd_port_cmd_payload_addr[6:0]};
        end
    endcase
end
always @(*) begin
    rhs_array_muxed37 <= 1'd0;
    case (soc_roundrobin5_grant)
        1'd0: begin
            rhs_array_muxed37 <= soc_litedramnativeport0_cmd_payload_we;
        end
        1'd1: begin
            rhs_array_muxed37 <= soc_litedramnativeport1_cmd_payload_we;
        end
        2'd2: begin
            rhs_array_muxed37 <= soc_port_cmd_payload_we;
        end
        2'd3: begin
            rhs_array_muxed37 <= litedramcrossbar_cmd_payload_we;
        end
        3'd4: begin
            rhs_array_muxed37 <= dram_wr_port_cmd_payload_we;
        end
        default: begin
            rhs_array_muxed37 <= dram_rd_port_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    rhs_array_muxed38 <= 1'd0;
    case (soc_roundrobin5_grant)
        1'd0: begin
            rhs_array_muxed38 <= (((soc_litedramnativeport0_cmd_payload_addr[10:7] == 3'd5) & (~(((((((((((((((soc_locked30 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 1'd0))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 1'd0))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 1'd0))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 1'd0))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 1'd0))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 1'd0))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 1'd0))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 1'd0))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 1'd0))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 1'd0))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 1'd0))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 1'd0))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 1'd0))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 1'd0))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 1'd0))))) & soc_litedramnativeport0_cmd_valid);
        end
        1'd1: begin
            rhs_array_muxed38 <= (((soc_litedramnativeport1_cmd_payload_addr[10:7] == 3'd5) & (~(((((((((((((((soc_locked31 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 1'd1))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 1'd1))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 1'd1))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 1'd1))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 1'd1))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 1'd1))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 1'd1))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 1'd1))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 1'd1))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 1'd1))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 1'd1))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 1'd1))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 1'd1))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 1'd1))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 1'd1))))) & soc_litedramnativeport1_cmd_valid);
        end
        2'd2: begin
            rhs_array_muxed38 <= (((soc_port_cmd_payload_addr[10:7] == 3'd5) & (~(((((((((((((((soc_locked32 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 2'd2))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 2'd2))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 2'd2))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 2'd2))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 2'd2))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 2'd2))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 2'd2))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 2'd2))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 2'd2))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 2'd2))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 2'd2))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 2'd2))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 2'd2))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 2'd2))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 2'd2))))) & soc_port_cmd_valid);
        end
        2'd3: begin
            rhs_array_muxed38 <= (((litedramcrossbar_cmd_payload_addr[10:7] == 3'd5) & (~(((((((((((((((soc_locked33 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 2'd3))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 2'd3))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 2'd3))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 2'd3))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 2'd3))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 2'd3))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 2'd3))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 2'd3))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 2'd3))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 2'd3))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 2'd3))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 2'd3))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 2'd3))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 2'd3))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 2'd3))))) & litedramcrossbar_cmd_valid);
        end
        3'd4: begin
            rhs_array_muxed38 <= (((dram_wr_port_cmd_payload_addr[10:7] == 3'd5) & (~(((((((((((((((soc_locked34 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 3'd4))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 3'd4))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 3'd4))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 3'd4))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 3'd4))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 3'd4))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 3'd4))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 3'd4))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 3'd4))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 3'd4))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 3'd4))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 3'd4))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 3'd4))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 3'd4))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 3'd4))))) & dram_wr_port_cmd_valid);
        end
        default: begin
            rhs_array_muxed38 <= (((dram_rd_port_cmd_payload_addr[10:7] == 3'd5) & (~(((((((((((((((soc_locked35 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 3'd5))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 3'd5))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 3'd5))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 3'd5))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 3'd5))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 3'd5))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 3'd5))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 3'd5))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 3'd5))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 3'd5))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 3'd5))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 3'd5))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 3'd5))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 3'd5))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 3'd5))))) & dram_rd_port_cmd_valid);
        end
    endcase
end
always @(*) begin
    rhs_array_muxed39 <= 23'd0;
    case (soc_roundrobin6_grant)
        1'd0: begin
            rhs_array_muxed39 <= {soc_litedramnativeport0_cmd_payload_addr[26:11], soc_litedramnativeport0_cmd_payload_addr[6:0]};
        end
        1'd1: begin
            rhs_array_muxed39 <= {soc_litedramnativeport1_cmd_payload_addr[26:11], soc_litedramnativeport1_cmd_payload_addr[6:0]};
        end
        2'd2: begin
            rhs_array_muxed39 <= {soc_port_cmd_payload_addr[26:11], soc_port_cmd_payload_addr[6:0]};
        end
        2'd3: begin
            rhs_array_muxed39 <= {litedramcrossbar_cmd_payload_addr[26:11], litedramcrossbar_cmd_payload_addr[6:0]};
        end
        3'd4: begin
            rhs_array_muxed39 <= {dram_wr_port_cmd_payload_addr[26:11], dram_wr_port_cmd_payload_addr[6:0]};
        end
        default: begin
            rhs_array_muxed39 <= {dram_rd_port_cmd_payload_addr[26:11], dram_rd_port_cmd_payload_addr[6:0]};
        end
    endcase
end
always @(*) begin
    rhs_array_muxed40 <= 1'd0;
    case (soc_roundrobin6_grant)
        1'd0: begin
            rhs_array_muxed40 <= soc_litedramnativeport0_cmd_payload_we;
        end
        1'd1: begin
            rhs_array_muxed40 <= soc_litedramnativeport1_cmd_payload_we;
        end
        2'd2: begin
            rhs_array_muxed40 <= soc_port_cmd_payload_we;
        end
        2'd3: begin
            rhs_array_muxed40 <= litedramcrossbar_cmd_payload_we;
        end
        3'd4: begin
            rhs_array_muxed40 <= dram_wr_port_cmd_payload_we;
        end
        default: begin
            rhs_array_muxed40 <= dram_rd_port_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    rhs_array_muxed41 <= 1'd0;
    case (soc_roundrobin6_grant)
        1'd0: begin
            rhs_array_muxed41 <= (((soc_litedramnativeport0_cmd_payload_addr[10:7] == 3'd6) & (~(((((((((((((((soc_locked36 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 1'd0))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 1'd0))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 1'd0))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 1'd0))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 1'd0))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 1'd0))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 1'd0))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 1'd0))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 1'd0))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 1'd0))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 1'd0))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 1'd0))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 1'd0))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 1'd0))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 1'd0))))) & soc_litedramnativeport0_cmd_valid);
        end
        1'd1: begin
            rhs_array_muxed41 <= (((soc_litedramnativeport1_cmd_payload_addr[10:7] == 3'd6) & (~(((((((((((((((soc_locked37 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 1'd1))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 1'd1))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 1'd1))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 1'd1))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 1'd1))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 1'd1))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 1'd1))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 1'd1))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 1'd1))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 1'd1))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 1'd1))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 1'd1))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 1'd1))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 1'd1))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 1'd1))))) & soc_litedramnativeport1_cmd_valid);
        end
        2'd2: begin
            rhs_array_muxed41 <= (((soc_port_cmd_payload_addr[10:7] == 3'd6) & (~(((((((((((((((soc_locked38 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 2'd2))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 2'd2))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 2'd2))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 2'd2))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 2'd2))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 2'd2))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 2'd2))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 2'd2))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 2'd2))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 2'd2))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 2'd2))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 2'd2))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 2'd2))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 2'd2))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 2'd2))))) & soc_port_cmd_valid);
        end
        2'd3: begin
            rhs_array_muxed41 <= (((litedramcrossbar_cmd_payload_addr[10:7] == 3'd6) & (~(((((((((((((((soc_locked39 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 2'd3))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 2'd3))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 2'd3))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 2'd3))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 2'd3))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 2'd3))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 2'd3))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 2'd3))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 2'd3))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 2'd3))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 2'd3))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 2'd3))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 2'd3))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 2'd3))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 2'd3))))) & litedramcrossbar_cmd_valid);
        end
        3'd4: begin
            rhs_array_muxed41 <= (((dram_wr_port_cmd_payload_addr[10:7] == 3'd6) & (~(((((((((((((((soc_locked40 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 3'd4))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 3'd4))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 3'd4))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 3'd4))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 3'd4))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 3'd4))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 3'd4))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 3'd4))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 3'd4))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 3'd4))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 3'd4))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 3'd4))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 3'd4))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 3'd4))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 3'd4))))) & dram_wr_port_cmd_valid);
        end
        default: begin
            rhs_array_muxed41 <= (((dram_rd_port_cmd_payload_addr[10:7] == 3'd6) & (~(((((((((((((((soc_locked41 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 3'd5))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 3'd5))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 3'd5))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 3'd5))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 3'd5))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 3'd5))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 3'd5))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 3'd5))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 3'd5))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 3'd5))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 3'd5))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 3'd5))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 3'd5))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 3'd5))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 3'd5))))) & dram_rd_port_cmd_valid);
        end
    endcase
end
always @(*) begin
    rhs_array_muxed42 <= 23'd0;
    case (soc_roundrobin7_grant)
        1'd0: begin
            rhs_array_muxed42 <= {soc_litedramnativeport0_cmd_payload_addr[26:11], soc_litedramnativeport0_cmd_payload_addr[6:0]};
        end
        1'd1: begin
            rhs_array_muxed42 <= {soc_litedramnativeport1_cmd_payload_addr[26:11], soc_litedramnativeport1_cmd_payload_addr[6:0]};
        end
        2'd2: begin
            rhs_array_muxed42 <= {soc_port_cmd_payload_addr[26:11], soc_port_cmd_payload_addr[6:0]};
        end
        2'd3: begin
            rhs_array_muxed42 <= {litedramcrossbar_cmd_payload_addr[26:11], litedramcrossbar_cmd_payload_addr[6:0]};
        end
        3'd4: begin
            rhs_array_muxed42 <= {dram_wr_port_cmd_payload_addr[26:11], dram_wr_port_cmd_payload_addr[6:0]};
        end
        default: begin
            rhs_array_muxed42 <= {dram_rd_port_cmd_payload_addr[26:11], dram_rd_port_cmd_payload_addr[6:0]};
        end
    endcase
end
always @(*) begin
    rhs_array_muxed43 <= 1'd0;
    case (soc_roundrobin7_grant)
        1'd0: begin
            rhs_array_muxed43 <= soc_litedramnativeport0_cmd_payload_we;
        end
        1'd1: begin
            rhs_array_muxed43 <= soc_litedramnativeport1_cmd_payload_we;
        end
        2'd2: begin
            rhs_array_muxed43 <= soc_port_cmd_payload_we;
        end
        2'd3: begin
            rhs_array_muxed43 <= litedramcrossbar_cmd_payload_we;
        end
        3'd4: begin
            rhs_array_muxed43 <= dram_wr_port_cmd_payload_we;
        end
        default: begin
            rhs_array_muxed43 <= dram_rd_port_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    rhs_array_muxed44 <= 1'd0;
    case (soc_roundrobin7_grant)
        1'd0: begin
            rhs_array_muxed44 <= (((soc_litedramnativeport0_cmd_payload_addr[10:7] == 3'd7) & (~(((((((((((((((soc_locked42 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 1'd0))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 1'd0))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 1'd0))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 1'd0))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 1'd0))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 1'd0))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 1'd0))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 1'd0))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 1'd0))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 1'd0))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 1'd0))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 1'd0))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 1'd0))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 1'd0))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 1'd0))))) & soc_litedramnativeport0_cmd_valid);
        end
        1'd1: begin
            rhs_array_muxed44 <= (((soc_litedramnativeport1_cmd_payload_addr[10:7] == 3'd7) & (~(((((((((((((((soc_locked43 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 1'd1))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 1'd1))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 1'd1))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 1'd1))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 1'd1))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 1'd1))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 1'd1))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 1'd1))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 1'd1))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 1'd1))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 1'd1))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 1'd1))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 1'd1))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 1'd1))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 1'd1))))) & soc_litedramnativeport1_cmd_valid);
        end
        2'd2: begin
            rhs_array_muxed44 <= (((soc_port_cmd_payload_addr[10:7] == 3'd7) & (~(((((((((((((((soc_locked44 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 2'd2))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 2'd2))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 2'd2))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 2'd2))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 2'd2))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 2'd2))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 2'd2))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 2'd2))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 2'd2))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 2'd2))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 2'd2))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 2'd2))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 2'd2))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 2'd2))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 2'd2))))) & soc_port_cmd_valid);
        end
        2'd3: begin
            rhs_array_muxed44 <= (((litedramcrossbar_cmd_payload_addr[10:7] == 3'd7) & (~(((((((((((((((soc_locked45 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 2'd3))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 2'd3))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 2'd3))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 2'd3))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 2'd3))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 2'd3))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 2'd3))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 2'd3))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 2'd3))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 2'd3))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 2'd3))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 2'd3))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 2'd3))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 2'd3))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 2'd3))))) & litedramcrossbar_cmd_valid);
        end
        3'd4: begin
            rhs_array_muxed44 <= (((dram_wr_port_cmd_payload_addr[10:7] == 3'd7) & (~(((((((((((((((soc_locked46 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 3'd4))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 3'd4))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 3'd4))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 3'd4))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 3'd4))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 3'd4))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 3'd4))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 3'd4))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 3'd4))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 3'd4))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 3'd4))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 3'd4))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 3'd4))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 3'd4))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 3'd4))))) & dram_wr_port_cmd_valid);
        end
        default: begin
            rhs_array_muxed44 <= (((dram_rd_port_cmd_payload_addr[10:7] == 3'd7) & (~(((((((((((((((soc_locked47 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 3'd5))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 3'd5))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 3'd5))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 3'd5))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 3'd5))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 3'd5))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 3'd5))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 3'd5))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 3'd5))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 3'd5))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 3'd5))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 3'd5))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 3'd5))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 3'd5))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 3'd5))))) & dram_rd_port_cmd_valid);
        end
    endcase
end
always @(*) begin
    rhs_array_muxed45 <= 23'd0;
    case (soc_roundrobin8_grant)
        1'd0: begin
            rhs_array_muxed45 <= {soc_litedramnativeport0_cmd_payload_addr[26:11], soc_litedramnativeport0_cmd_payload_addr[6:0]};
        end
        1'd1: begin
            rhs_array_muxed45 <= {soc_litedramnativeport1_cmd_payload_addr[26:11], soc_litedramnativeport1_cmd_payload_addr[6:0]};
        end
        2'd2: begin
            rhs_array_muxed45 <= {soc_port_cmd_payload_addr[26:11], soc_port_cmd_payload_addr[6:0]};
        end
        2'd3: begin
            rhs_array_muxed45 <= {litedramcrossbar_cmd_payload_addr[26:11], litedramcrossbar_cmd_payload_addr[6:0]};
        end
        3'd4: begin
            rhs_array_muxed45 <= {dram_wr_port_cmd_payload_addr[26:11], dram_wr_port_cmd_payload_addr[6:0]};
        end
        default: begin
            rhs_array_muxed45 <= {dram_rd_port_cmd_payload_addr[26:11], dram_rd_port_cmd_payload_addr[6:0]};
        end
    endcase
end
always @(*) begin
    rhs_array_muxed46 <= 1'd0;
    case (soc_roundrobin8_grant)
        1'd0: begin
            rhs_array_muxed46 <= soc_litedramnativeport0_cmd_payload_we;
        end
        1'd1: begin
            rhs_array_muxed46 <= soc_litedramnativeport1_cmd_payload_we;
        end
        2'd2: begin
            rhs_array_muxed46 <= soc_port_cmd_payload_we;
        end
        2'd3: begin
            rhs_array_muxed46 <= litedramcrossbar_cmd_payload_we;
        end
        3'd4: begin
            rhs_array_muxed46 <= dram_wr_port_cmd_payload_we;
        end
        default: begin
            rhs_array_muxed46 <= dram_rd_port_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    rhs_array_muxed47 <= 1'd0;
    case (soc_roundrobin8_grant)
        1'd0: begin
            rhs_array_muxed47 <= (((soc_litedramnativeport0_cmd_payload_addr[10:7] == 4'd8) & (~(((((((((((((((soc_locked48 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 1'd0))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 1'd0))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 1'd0))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 1'd0))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 1'd0))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 1'd0))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 1'd0))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 1'd0))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 1'd0))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 1'd0))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 1'd0))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 1'd0))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 1'd0))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 1'd0))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 1'd0))))) & soc_litedramnativeport0_cmd_valid);
        end
        1'd1: begin
            rhs_array_muxed47 <= (((soc_litedramnativeport1_cmd_payload_addr[10:7] == 4'd8) & (~(((((((((((((((soc_locked49 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 1'd1))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 1'd1))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 1'd1))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 1'd1))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 1'd1))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 1'd1))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 1'd1))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 1'd1))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 1'd1))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 1'd1))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 1'd1))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 1'd1))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 1'd1))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 1'd1))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 1'd1))))) & soc_litedramnativeport1_cmd_valid);
        end
        2'd2: begin
            rhs_array_muxed47 <= (((soc_port_cmd_payload_addr[10:7] == 4'd8) & (~(((((((((((((((soc_locked50 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 2'd2))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 2'd2))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 2'd2))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 2'd2))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 2'd2))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 2'd2))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 2'd2))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 2'd2))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 2'd2))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 2'd2))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 2'd2))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 2'd2))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 2'd2))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 2'd2))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 2'd2))))) & soc_port_cmd_valid);
        end
        2'd3: begin
            rhs_array_muxed47 <= (((litedramcrossbar_cmd_payload_addr[10:7] == 4'd8) & (~(((((((((((((((soc_locked51 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 2'd3))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 2'd3))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 2'd3))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 2'd3))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 2'd3))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 2'd3))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 2'd3))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 2'd3))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 2'd3))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 2'd3))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 2'd3))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 2'd3))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 2'd3))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 2'd3))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 2'd3))))) & litedramcrossbar_cmd_valid);
        end
        3'd4: begin
            rhs_array_muxed47 <= (((dram_wr_port_cmd_payload_addr[10:7] == 4'd8) & (~(((((((((((((((soc_locked52 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 3'd4))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 3'd4))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 3'd4))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 3'd4))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 3'd4))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 3'd4))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 3'd4))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 3'd4))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 3'd4))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 3'd4))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 3'd4))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 3'd4))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 3'd4))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 3'd4))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 3'd4))))) & dram_wr_port_cmd_valid);
        end
        default: begin
            rhs_array_muxed47 <= (((dram_rd_port_cmd_payload_addr[10:7] == 4'd8) & (~(((((((((((((((soc_locked53 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 3'd5))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 3'd5))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 3'd5))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 3'd5))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 3'd5))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 3'd5))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 3'd5))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 3'd5))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 3'd5))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 3'd5))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 3'd5))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 3'd5))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 3'd5))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 3'd5))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 3'd5))))) & dram_rd_port_cmd_valid);
        end
    endcase
end
always @(*) begin
    rhs_array_muxed48 <= 23'd0;
    case (soc_roundrobin9_grant)
        1'd0: begin
            rhs_array_muxed48 <= {soc_litedramnativeport0_cmd_payload_addr[26:11], soc_litedramnativeport0_cmd_payload_addr[6:0]};
        end
        1'd1: begin
            rhs_array_muxed48 <= {soc_litedramnativeport1_cmd_payload_addr[26:11], soc_litedramnativeport1_cmd_payload_addr[6:0]};
        end
        2'd2: begin
            rhs_array_muxed48 <= {soc_port_cmd_payload_addr[26:11], soc_port_cmd_payload_addr[6:0]};
        end
        2'd3: begin
            rhs_array_muxed48 <= {litedramcrossbar_cmd_payload_addr[26:11], litedramcrossbar_cmd_payload_addr[6:0]};
        end
        3'd4: begin
            rhs_array_muxed48 <= {dram_wr_port_cmd_payload_addr[26:11], dram_wr_port_cmd_payload_addr[6:0]};
        end
        default: begin
            rhs_array_muxed48 <= {dram_rd_port_cmd_payload_addr[26:11], dram_rd_port_cmd_payload_addr[6:0]};
        end
    endcase
end
always @(*) begin
    rhs_array_muxed49 <= 1'd0;
    case (soc_roundrobin9_grant)
        1'd0: begin
            rhs_array_muxed49 <= soc_litedramnativeport0_cmd_payload_we;
        end
        1'd1: begin
            rhs_array_muxed49 <= soc_litedramnativeport1_cmd_payload_we;
        end
        2'd2: begin
            rhs_array_muxed49 <= soc_port_cmd_payload_we;
        end
        2'd3: begin
            rhs_array_muxed49 <= litedramcrossbar_cmd_payload_we;
        end
        3'd4: begin
            rhs_array_muxed49 <= dram_wr_port_cmd_payload_we;
        end
        default: begin
            rhs_array_muxed49 <= dram_rd_port_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    rhs_array_muxed50 <= 1'd0;
    case (soc_roundrobin9_grant)
        1'd0: begin
            rhs_array_muxed50 <= (((soc_litedramnativeport0_cmd_payload_addr[10:7] == 4'd9) & (~(((((((((((((((soc_locked54 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 1'd0))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 1'd0))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 1'd0))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 1'd0))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 1'd0))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 1'd0))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 1'd0))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 1'd0))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 1'd0))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 1'd0))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 1'd0))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 1'd0))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 1'd0))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 1'd0))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 1'd0))))) & soc_litedramnativeport0_cmd_valid);
        end
        1'd1: begin
            rhs_array_muxed50 <= (((soc_litedramnativeport1_cmd_payload_addr[10:7] == 4'd9) & (~(((((((((((((((soc_locked55 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 1'd1))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 1'd1))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 1'd1))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 1'd1))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 1'd1))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 1'd1))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 1'd1))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 1'd1))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 1'd1))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 1'd1))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 1'd1))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 1'd1))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 1'd1))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 1'd1))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 1'd1))))) & soc_litedramnativeport1_cmd_valid);
        end
        2'd2: begin
            rhs_array_muxed50 <= (((soc_port_cmd_payload_addr[10:7] == 4'd9) & (~(((((((((((((((soc_locked56 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 2'd2))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 2'd2))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 2'd2))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 2'd2))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 2'd2))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 2'd2))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 2'd2))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 2'd2))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 2'd2))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 2'd2))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 2'd2))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 2'd2))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 2'd2))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 2'd2))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 2'd2))))) & soc_port_cmd_valid);
        end
        2'd3: begin
            rhs_array_muxed50 <= (((litedramcrossbar_cmd_payload_addr[10:7] == 4'd9) & (~(((((((((((((((soc_locked57 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 2'd3))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 2'd3))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 2'd3))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 2'd3))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 2'd3))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 2'd3))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 2'd3))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 2'd3))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 2'd3))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 2'd3))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 2'd3))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 2'd3))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 2'd3))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 2'd3))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 2'd3))))) & litedramcrossbar_cmd_valid);
        end
        3'd4: begin
            rhs_array_muxed50 <= (((dram_wr_port_cmd_payload_addr[10:7] == 4'd9) & (~(((((((((((((((soc_locked58 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 3'd4))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 3'd4))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 3'd4))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 3'd4))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 3'd4))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 3'd4))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 3'd4))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 3'd4))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 3'd4))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 3'd4))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 3'd4))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 3'd4))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 3'd4))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 3'd4))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 3'd4))))) & dram_wr_port_cmd_valid);
        end
        default: begin
            rhs_array_muxed50 <= (((dram_rd_port_cmd_payload_addr[10:7] == 4'd9) & (~(((((((((((((((soc_locked59 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 3'd5))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 3'd5))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 3'd5))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 3'd5))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 3'd5))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 3'd5))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 3'd5))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 3'd5))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 3'd5))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 3'd5))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 3'd5))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 3'd5))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 3'd5))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 3'd5))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 3'd5))))) & dram_rd_port_cmd_valid);
        end
    endcase
end
always @(*) begin
    rhs_array_muxed51 <= 23'd0;
    case (soc_roundrobin10_grant)
        1'd0: begin
            rhs_array_muxed51 <= {soc_litedramnativeport0_cmd_payload_addr[26:11], soc_litedramnativeport0_cmd_payload_addr[6:0]};
        end
        1'd1: begin
            rhs_array_muxed51 <= {soc_litedramnativeport1_cmd_payload_addr[26:11], soc_litedramnativeport1_cmd_payload_addr[6:0]};
        end
        2'd2: begin
            rhs_array_muxed51 <= {soc_port_cmd_payload_addr[26:11], soc_port_cmd_payload_addr[6:0]};
        end
        2'd3: begin
            rhs_array_muxed51 <= {litedramcrossbar_cmd_payload_addr[26:11], litedramcrossbar_cmd_payload_addr[6:0]};
        end
        3'd4: begin
            rhs_array_muxed51 <= {dram_wr_port_cmd_payload_addr[26:11], dram_wr_port_cmd_payload_addr[6:0]};
        end
        default: begin
            rhs_array_muxed51 <= {dram_rd_port_cmd_payload_addr[26:11], dram_rd_port_cmd_payload_addr[6:0]};
        end
    endcase
end
always @(*) begin
    rhs_array_muxed52 <= 1'd0;
    case (soc_roundrobin10_grant)
        1'd0: begin
            rhs_array_muxed52 <= soc_litedramnativeport0_cmd_payload_we;
        end
        1'd1: begin
            rhs_array_muxed52 <= soc_litedramnativeport1_cmd_payload_we;
        end
        2'd2: begin
            rhs_array_muxed52 <= soc_port_cmd_payload_we;
        end
        2'd3: begin
            rhs_array_muxed52 <= litedramcrossbar_cmd_payload_we;
        end
        3'd4: begin
            rhs_array_muxed52 <= dram_wr_port_cmd_payload_we;
        end
        default: begin
            rhs_array_muxed52 <= dram_rd_port_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    rhs_array_muxed53 <= 1'd0;
    case (soc_roundrobin10_grant)
        1'd0: begin
            rhs_array_muxed53 <= (((soc_litedramnativeport0_cmd_payload_addr[10:7] == 4'd10) & (~(((((((((((((((soc_locked60 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 1'd0))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 1'd0))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 1'd0))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 1'd0))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 1'd0))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 1'd0))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 1'd0))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 1'd0))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 1'd0))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 1'd0))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 1'd0))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 1'd0))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 1'd0))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 1'd0))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 1'd0))))) & soc_litedramnativeport0_cmd_valid);
        end
        1'd1: begin
            rhs_array_muxed53 <= (((soc_litedramnativeport1_cmd_payload_addr[10:7] == 4'd10) & (~(((((((((((((((soc_locked61 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 1'd1))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 1'd1))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 1'd1))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 1'd1))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 1'd1))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 1'd1))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 1'd1))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 1'd1))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 1'd1))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 1'd1))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 1'd1))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 1'd1))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 1'd1))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 1'd1))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 1'd1))))) & soc_litedramnativeport1_cmd_valid);
        end
        2'd2: begin
            rhs_array_muxed53 <= (((soc_port_cmd_payload_addr[10:7] == 4'd10) & (~(((((((((((((((soc_locked62 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 2'd2))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 2'd2))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 2'd2))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 2'd2))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 2'd2))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 2'd2))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 2'd2))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 2'd2))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 2'd2))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 2'd2))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 2'd2))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 2'd2))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 2'd2))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 2'd2))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 2'd2))))) & soc_port_cmd_valid);
        end
        2'd3: begin
            rhs_array_muxed53 <= (((litedramcrossbar_cmd_payload_addr[10:7] == 4'd10) & (~(((((((((((((((soc_locked63 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 2'd3))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 2'd3))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 2'd3))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 2'd3))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 2'd3))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 2'd3))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 2'd3))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 2'd3))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 2'd3))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 2'd3))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 2'd3))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 2'd3))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 2'd3))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 2'd3))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 2'd3))))) & litedramcrossbar_cmd_valid);
        end
        3'd4: begin
            rhs_array_muxed53 <= (((dram_wr_port_cmd_payload_addr[10:7] == 4'd10) & (~(((((((((((((((soc_locked64 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 3'd4))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 3'd4))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 3'd4))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 3'd4))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 3'd4))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 3'd4))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 3'd4))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 3'd4))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 3'd4))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 3'd4))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 3'd4))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 3'd4))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 3'd4))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 3'd4))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 3'd4))))) & dram_wr_port_cmd_valid);
        end
        default: begin
            rhs_array_muxed53 <= (((dram_rd_port_cmd_payload_addr[10:7] == 4'd10) & (~(((((((((((((((soc_locked65 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 3'd5))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 3'd5))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 3'd5))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 3'd5))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 3'd5))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 3'd5))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 3'd5))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 3'd5))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 3'd5))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 3'd5))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 3'd5))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 3'd5))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 3'd5))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 3'd5))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 3'd5))))) & dram_rd_port_cmd_valid);
        end
    endcase
end
always @(*) begin
    rhs_array_muxed54 <= 23'd0;
    case (soc_roundrobin11_grant)
        1'd0: begin
            rhs_array_muxed54 <= {soc_litedramnativeport0_cmd_payload_addr[26:11], soc_litedramnativeport0_cmd_payload_addr[6:0]};
        end
        1'd1: begin
            rhs_array_muxed54 <= {soc_litedramnativeport1_cmd_payload_addr[26:11], soc_litedramnativeport1_cmd_payload_addr[6:0]};
        end
        2'd2: begin
            rhs_array_muxed54 <= {soc_port_cmd_payload_addr[26:11], soc_port_cmd_payload_addr[6:0]};
        end
        2'd3: begin
            rhs_array_muxed54 <= {litedramcrossbar_cmd_payload_addr[26:11], litedramcrossbar_cmd_payload_addr[6:0]};
        end
        3'd4: begin
            rhs_array_muxed54 <= {dram_wr_port_cmd_payload_addr[26:11], dram_wr_port_cmd_payload_addr[6:0]};
        end
        default: begin
            rhs_array_muxed54 <= {dram_rd_port_cmd_payload_addr[26:11], dram_rd_port_cmd_payload_addr[6:0]};
        end
    endcase
end
always @(*) begin
    rhs_array_muxed55 <= 1'd0;
    case (soc_roundrobin11_grant)
        1'd0: begin
            rhs_array_muxed55 <= soc_litedramnativeport0_cmd_payload_we;
        end
        1'd1: begin
            rhs_array_muxed55 <= soc_litedramnativeport1_cmd_payload_we;
        end
        2'd2: begin
            rhs_array_muxed55 <= soc_port_cmd_payload_we;
        end
        2'd3: begin
            rhs_array_muxed55 <= litedramcrossbar_cmd_payload_we;
        end
        3'd4: begin
            rhs_array_muxed55 <= dram_wr_port_cmd_payload_we;
        end
        default: begin
            rhs_array_muxed55 <= dram_rd_port_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    rhs_array_muxed56 <= 1'd0;
    case (soc_roundrobin11_grant)
        1'd0: begin
            rhs_array_muxed56 <= (((soc_litedramnativeport0_cmd_payload_addr[10:7] == 4'd11) & (~(((((((((((((((soc_locked66 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 1'd0))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 1'd0))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 1'd0))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 1'd0))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 1'd0))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 1'd0))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 1'd0))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 1'd0))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 1'd0))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 1'd0))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 1'd0))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 1'd0))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 1'd0))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 1'd0))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 1'd0))))) & soc_litedramnativeport0_cmd_valid);
        end
        1'd1: begin
            rhs_array_muxed56 <= (((soc_litedramnativeport1_cmd_payload_addr[10:7] == 4'd11) & (~(((((((((((((((soc_locked67 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 1'd1))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 1'd1))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 1'd1))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 1'd1))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 1'd1))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 1'd1))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 1'd1))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 1'd1))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 1'd1))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 1'd1))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 1'd1))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 1'd1))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 1'd1))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 1'd1))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 1'd1))))) & soc_litedramnativeport1_cmd_valid);
        end
        2'd2: begin
            rhs_array_muxed56 <= (((soc_port_cmd_payload_addr[10:7] == 4'd11) & (~(((((((((((((((soc_locked68 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 2'd2))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 2'd2))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 2'd2))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 2'd2))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 2'd2))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 2'd2))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 2'd2))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 2'd2))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 2'd2))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 2'd2))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 2'd2))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 2'd2))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 2'd2))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 2'd2))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 2'd2))))) & soc_port_cmd_valid);
        end
        2'd3: begin
            rhs_array_muxed56 <= (((litedramcrossbar_cmd_payload_addr[10:7] == 4'd11) & (~(((((((((((((((soc_locked69 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 2'd3))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 2'd3))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 2'd3))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 2'd3))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 2'd3))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 2'd3))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 2'd3))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 2'd3))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 2'd3))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 2'd3))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 2'd3))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 2'd3))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 2'd3))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 2'd3))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 2'd3))))) & litedramcrossbar_cmd_valid);
        end
        3'd4: begin
            rhs_array_muxed56 <= (((dram_wr_port_cmd_payload_addr[10:7] == 4'd11) & (~(((((((((((((((soc_locked70 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 3'd4))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 3'd4))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 3'd4))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 3'd4))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 3'd4))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 3'd4))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 3'd4))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 3'd4))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 3'd4))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 3'd4))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 3'd4))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 3'd4))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 3'd4))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 3'd4))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 3'd4))))) & dram_wr_port_cmd_valid);
        end
        default: begin
            rhs_array_muxed56 <= (((dram_rd_port_cmd_payload_addr[10:7] == 4'd11) & (~(((((((((((((((soc_locked71 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 3'd5))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 3'd5))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 3'd5))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 3'd5))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 3'd5))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 3'd5))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 3'd5))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 3'd5))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 3'd5))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 3'd5))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 3'd5))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 3'd5))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 3'd5))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 3'd5))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 3'd5))))) & dram_rd_port_cmd_valid);
        end
    endcase
end
always @(*) begin
    rhs_array_muxed57 <= 23'd0;
    case (soc_roundrobin12_grant)
        1'd0: begin
            rhs_array_muxed57 <= {soc_litedramnativeport0_cmd_payload_addr[26:11], soc_litedramnativeport0_cmd_payload_addr[6:0]};
        end
        1'd1: begin
            rhs_array_muxed57 <= {soc_litedramnativeport1_cmd_payload_addr[26:11], soc_litedramnativeport1_cmd_payload_addr[6:0]};
        end
        2'd2: begin
            rhs_array_muxed57 <= {soc_port_cmd_payload_addr[26:11], soc_port_cmd_payload_addr[6:0]};
        end
        2'd3: begin
            rhs_array_muxed57 <= {litedramcrossbar_cmd_payload_addr[26:11], litedramcrossbar_cmd_payload_addr[6:0]};
        end
        3'd4: begin
            rhs_array_muxed57 <= {dram_wr_port_cmd_payload_addr[26:11], dram_wr_port_cmd_payload_addr[6:0]};
        end
        default: begin
            rhs_array_muxed57 <= {dram_rd_port_cmd_payload_addr[26:11], dram_rd_port_cmd_payload_addr[6:0]};
        end
    endcase
end
always @(*) begin
    rhs_array_muxed58 <= 1'd0;
    case (soc_roundrobin12_grant)
        1'd0: begin
            rhs_array_muxed58 <= soc_litedramnativeport0_cmd_payload_we;
        end
        1'd1: begin
            rhs_array_muxed58 <= soc_litedramnativeport1_cmd_payload_we;
        end
        2'd2: begin
            rhs_array_muxed58 <= soc_port_cmd_payload_we;
        end
        2'd3: begin
            rhs_array_muxed58 <= litedramcrossbar_cmd_payload_we;
        end
        3'd4: begin
            rhs_array_muxed58 <= dram_wr_port_cmd_payload_we;
        end
        default: begin
            rhs_array_muxed58 <= dram_rd_port_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    rhs_array_muxed59 <= 1'd0;
    case (soc_roundrobin12_grant)
        1'd0: begin
            rhs_array_muxed59 <= (((soc_litedramnativeport0_cmd_payload_addr[10:7] == 4'd12) & (~(((((((((((((((soc_locked72 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 1'd0))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 1'd0))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 1'd0))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 1'd0))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 1'd0))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 1'd0))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 1'd0))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 1'd0))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 1'd0))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 1'd0))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 1'd0))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 1'd0))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 1'd0))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 1'd0))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 1'd0))))) & soc_litedramnativeport0_cmd_valid);
        end
        1'd1: begin
            rhs_array_muxed59 <= (((soc_litedramnativeport1_cmd_payload_addr[10:7] == 4'd12) & (~(((((((((((((((soc_locked73 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 1'd1))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 1'd1))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 1'd1))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 1'd1))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 1'd1))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 1'd1))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 1'd1))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 1'd1))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 1'd1))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 1'd1))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 1'd1))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 1'd1))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 1'd1))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 1'd1))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 1'd1))))) & soc_litedramnativeport1_cmd_valid);
        end
        2'd2: begin
            rhs_array_muxed59 <= (((soc_port_cmd_payload_addr[10:7] == 4'd12) & (~(((((((((((((((soc_locked74 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 2'd2))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 2'd2))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 2'd2))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 2'd2))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 2'd2))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 2'd2))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 2'd2))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 2'd2))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 2'd2))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 2'd2))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 2'd2))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 2'd2))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 2'd2))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 2'd2))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 2'd2))))) & soc_port_cmd_valid);
        end
        2'd3: begin
            rhs_array_muxed59 <= (((litedramcrossbar_cmd_payload_addr[10:7] == 4'd12) & (~(((((((((((((((soc_locked75 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 2'd3))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 2'd3))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 2'd3))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 2'd3))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 2'd3))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 2'd3))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 2'd3))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 2'd3))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 2'd3))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 2'd3))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 2'd3))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 2'd3))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 2'd3))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 2'd3))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 2'd3))))) & litedramcrossbar_cmd_valid);
        end
        3'd4: begin
            rhs_array_muxed59 <= (((dram_wr_port_cmd_payload_addr[10:7] == 4'd12) & (~(((((((((((((((soc_locked76 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 3'd4))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 3'd4))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 3'd4))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 3'd4))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 3'd4))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 3'd4))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 3'd4))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 3'd4))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 3'd4))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 3'd4))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 3'd4))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 3'd4))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 3'd4))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 3'd4))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 3'd4))))) & dram_wr_port_cmd_valid);
        end
        default: begin
            rhs_array_muxed59 <= (((dram_rd_port_cmd_payload_addr[10:7] == 4'd12) & (~(((((((((((((((soc_locked77 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 3'd5))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 3'd5))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 3'd5))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 3'd5))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 3'd5))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 3'd5))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 3'd5))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 3'd5))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 3'd5))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 3'd5))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 3'd5))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 3'd5))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 3'd5))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 3'd5))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 3'd5))))) & dram_rd_port_cmd_valid);
        end
    endcase
end
always @(*) begin
    rhs_array_muxed60 <= 23'd0;
    case (soc_roundrobin13_grant)
        1'd0: begin
            rhs_array_muxed60 <= {soc_litedramnativeport0_cmd_payload_addr[26:11], soc_litedramnativeport0_cmd_payload_addr[6:0]};
        end
        1'd1: begin
            rhs_array_muxed60 <= {soc_litedramnativeport1_cmd_payload_addr[26:11], soc_litedramnativeport1_cmd_payload_addr[6:0]};
        end
        2'd2: begin
            rhs_array_muxed60 <= {soc_port_cmd_payload_addr[26:11], soc_port_cmd_payload_addr[6:0]};
        end
        2'd3: begin
            rhs_array_muxed60 <= {litedramcrossbar_cmd_payload_addr[26:11], litedramcrossbar_cmd_payload_addr[6:0]};
        end
        3'd4: begin
            rhs_array_muxed60 <= {dram_wr_port_cmd_payload_addr[26:11], dram_wr_port_cmd_payload_addr[6:0]};
        end
        default: begin
            rhs_array_muxed60 <= {dram_rd_port_cmd_payload_addr[26:11], dram_rd_port_cmd_payload_addr[6:0]};
        end
    endcase
end
always @(*) begin
    rhs_array_muxed61 <= 1'd0;
    case (soc_roundrobin13_grant)
        1'd0: begin
            rhs_array_muxed61 <= soc_litedramnativeport0_cmd_payload_we;
        end
        1'd1: begin
            rhs_array_muxed61 <= soc_litedramnativeport1_cmd_payload_we;
        end
        2'd2: begin
            rhs_array_muxed61 <= soc_port_cmd_payload_we;
        end
        2'd3: begin
            rhs_array_muxed61 <= litedramcrossbar_cmd_payload_we;
        end
        3'd4: begin
            rhs_array_muxed61 <= dram_wr_port_cmd_payload_we;
        end
        default: begin
            rhs_array_muxed61 <= dram_rd_port_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    rhs_array_muxed62 <= 1'd0;
    case (soc_roundrobin13_grant)
        1'd0: begin
            rhs_array_muxed62 <= (((soc_litedramnativeport0_cmd_payload_addr[10:7] == 4'd13) & (~(((((((((((((((soc_locked78 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 1'd0))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 1'd0))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 1'd0))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 1'd0))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 1'd0))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 1'd0))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 1'd0))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 1'd0))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 1'd0))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 1'd0))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 1'd0))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 1'd0))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 1'd0))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 1'd0))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 1'd0))))) & soc_litedramnativeport0_cmd_valid);
        end
        1'd1: begin
            rhs_array_muxed62 <= (((soc_litedramnativeport1_cmd_payload_addr[10:7] == 4'd13) & (~(((((((((((((((soc_locked79 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 1'd1))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 1'd1))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 1'd1))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 1'd1))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 1'd1))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 1'd1))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 1'd1))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 1'd1))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 1'd1))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 1'd1))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 1'd1))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 1'd1))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 1'd1))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 1'd1))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 1'd1))))) & soc_litedramnativeport1_cmd_valid);
        end
        2'd2: begin
            rhs_array_muxed62 <= (((soc_port_cmd_payload_addr[10:7] == 4'd13) & (~(((((((((((((((soc_locked80 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 2'd2))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 2'd2))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 2'd2))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 2'd2))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 2'd2))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 2'd2))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 2'd2))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 2'd2))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 2'd2))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 2'd2))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 2'd2))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 2'd2))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 2'd2))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 2'd2))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 2'd2))))) & soc_port_cmd_valid);
        end
        2'd3: begin
            rhs_array_muxed62 <= (((litedramcrossbar_cmd_payload_addr[10:7] == 4'd13) & (~(((((((((((((((soc_locked81 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 2'd3))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 2'd3))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 2'd3))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 2'd3))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 2'd3))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 2'd3))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 2'd3))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 2'd3))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 2'd3))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 2'd3))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 2'd3))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 2'd3))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 2'd3))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 2'd3))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 2'd3))))) & litedramcrossbar_cmd_valid);
        end
        3'd4: begin
            rhs_array_muxed62 <= (((dram_wr_port_cmd_payload_addr[10:7] == 4'd13) & (~(((((((((((((((soc_locked82 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 3'd4))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 3'd4))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 3'd4))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 3'd4))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 3'd4))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 3'd4))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 3'd4))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 3'd4))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 3'd4))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 3'd4))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 3'd4))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 3'd4))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 3'd4))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 3'd4))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 3'd4))))) & dram_wr_port_cmd_valid);
        end
        default: begin
            rhs_array_muxed62 <= (((dram_rd_port_cmd_payload_addr[10:7] == 4'd13) & (~(((((((((((((((soc_locked83 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 3'd5))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 3'd5))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 3'd5))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 3'd5))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 3'd5))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 3'd5))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 3'd5))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 3'd5))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 3'd5))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 3'd5))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 3'd5))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 3'd5))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 3'd5))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 3'd5))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 3'd5))))) & dram_rd_port_cmd_valid);
        end
    endcase
end
always @(*) begin
    rhs_array_muxed63 <= 23'd0;
    case (soc_roundrobin14_grant)
        1'd0: begin
            rhs_array_muxed63 <= {soc_litedramnativeport0_cmd_payload_addr[26:11], soc_litedramnativeport0_cmd_payload_addr[6:0]};
        end
        1'd1: begin
            rhs_array_muxed63 <= {soc_litedramnativeport1_cmd_payload_addr[26:11], soc_litedramnativeport1_cmd_payload_addr[6:0]};
        end
        2'd2: begin
            rhs_array_muxed63 <= {soc_port_cmd_payload_addr[26:11], soc_port_cmd_payload_addr[6:0]};
        end
        2'd3: begin
            rhs_array_muxed63 <= {litedramcrossbar_cmd_payload_addr[26:11], litedramcrossbar_cmd_payload_addr[6:0]};
        end
        3'd4: begin
            rhs_array_muxed63 <= {dram_wr_port_cmd_payload_addr[26:11], dram_wr_port_cmd_payload_addr[6:0]};
        end
        default: begin
            rhs_array_muxed63 <= {dram_rd_port_cmd_payload_addr[26:11], dram_rd_port_cmd_payload_addr[6:0]};
        end
    endcase
end
always @(*) begin
    rhs_array_muxed64 <= 1'd0;
    case (soc_roundrobin14_grant)
        1'd0: begin
            rhs_array_muxed64 <= soc_litedramnativeport0_cmd_payload_we;
        end
        1'd1: begin
            rhs_array_muxed64 <= soc_litedramnativeport1_cmd_payload_we;
        end
        2'd2: begin
            rhs_array_muxed64 <= soc_port_cmd_payload_we;
        end
        2'd3: begin
            rhs_array_muxed64 <= litedramcrossbar_cmd_payload_we;
        end
        3'd4: begin
            rhs_array_muxed64 <= dram_wr_port_cmd_payload_we;
        end
        default: begin
            rhs_array_muxed64 <= dram_rd_port_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    rhs_array_muxed65 <= 1'd0;
    case (soc_roundrobin14_grant)
        1'd0: begin
            rhs_array_muxed65 <= (((soc_litedramnativeport0_cmd_payload_addr[10:7] == 4'd14) & (~(((((((((((((((soc_locked84 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 1'd0))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 1'd0))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 1'd0))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 1'd0))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 1'd0))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 1'd0))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 1'd0))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 1'd0))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 1'd0))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 1'd0))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 1'd0))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 1'd0))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 1'd0))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 1'd0))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 1'd0))))) & soc_litedramnativeport0_cmd_valid);
        end
        1'd1: begin
            rhs_array_muxed65 <= (((soc_litedramnativeport1_cmd_payload_addr[10:7] == 4'd14) & (~(((((((((((((((soc_locked85 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 1'd1))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 1'd1))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 1'd1))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 1'd1))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 1'd1))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 1'd1))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 1'd1))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 1'd1))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 1'd1))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 1'd1))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 1'd1))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 1'd1))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 1'd1))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 1'd1))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 1'd1))))) & soc_litedramnativeport1_cmd_valid);
        end
        2'd2: begin
            rhs_array_muxed65 <= (((soc_port_cmd_payload_addr[10:7] == 4'd14) & (~(((((((((((((((soc_locked86 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 2'd2))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 2'd2))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 2'd2))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 2'd2))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 2'd2))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 2'd2))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 2'd2))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 2'd2))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 2'd2))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 2'd2))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 2'd2))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 2'd2))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 2'd2))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 2'd2))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 2'd2))))) & soc_port_cmd_valid);
        end
        2'd3: begin
            rhs_array_muxed65 <= (((litedramcrossbar_cmd_payload_addr[10:7] == 4'd14) & (~(((((((((((((((soc_locked87 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 2'd3))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 2'd3))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 2'd3))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 2'd3))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 2'd3))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 2'd3))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 2'd3))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 2'd3))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 2'd3))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 2'd3))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 2'd3))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 2'd3))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 2'd3))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 2'd3))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 2'd3))))) & litedramcrossbar_cmd_valid);
        end
        3'd4: begin
            rhs_array_muxed65 <= (((dram_wr_port_cmd_payload_addr[10:7] == 4'd14) & (~(((((((((((((((soc_locked88 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 3'd4))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 3'd4))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 3'd4))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 3'd4))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 3'd4))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 3'd4))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 3'd4))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 3'd4))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 3'd4))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 3'd4))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 3'd4))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 3'd4))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 3'd4))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 3'd4))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 3'd4))))) & dram_wr_port_cmd_valid);
        end
        default: begin
            rhs_array_muxed65 <= (((dram_rd_port_cmd_payload_addr[10:7] == 4'd14) & (~(((((((((((((((soc_locked89 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 3'd5))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 3'd5))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 3'd5))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 3'd5))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 3'd5))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 3'd5))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 3'd5))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 3'd5))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 3'd5))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 3'd5))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 3'd5))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 3'd5))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 3'd5))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 3'd5))) | (soc_sdram_interface_bank15_lock & (soc_roundrobin15_grant == 3'd5))))) & dram_rd_port_cmd_valid);
        end
    endcase
end
always @(*) begin
    rhs_array_muxed66 <= 23'd0;
    case (soc_roundrobin15_grant)
        1'd0: begin
            rhs_array_muxed66 <= {soc_litedramnativeport0_cmd_payload_addr[26:11], soc_litedramnativeport0_cmd_payload_addr[6:0]};
        end
        1'd1: begin
            rhs_array_muxed66 <= {soc_litedramnativeport1_cmd_payload_addr[26:11], soc_litedramnativeport1_cmd_payload_addr[6:0]};
        end
        2'd2: begin
            rhs_array_muxed66 <= {soc_port_cmd_payload_addr[26:11], soc_port_cmd_payload_addr[6:0]};
        end
        2'd3: begin
            rhs_array_muxed66 <= {litedramcrossbar_cmd_payload_addr[26:11], litedramcrossbar_cmd_payload_addr[6:0]};
        end
        3'd4: begin
            rhs_array_muxed66 <= {dram_wr_port_cmd_payload_addr[26:11], dram_wr_port_cmd_payload_addr[6:0]};
        end
        default: begin
            rhs_array_muxed66 <= {dram_rd_port_cmd_payload_addr[26:11], dram_rd_port_cmd_payload_addr[6:0]};
        end
    endcase
end
always @(*) begin
    rhs_array_muxed67 <= 1'd0;
    case (soc_roundrobin15_grant)
        1'd0: begin
            rhs_array_muxed67 <= soc_litedramnativeport0_cmd_payload_we;
        end
        1'd1: begin
            rhs_array_muxed67 <= soc_litedramnativeport1_cmd_payload_we;
        end
        2'd2: begin
            rhs_array_muxed67 <= soc_port_cmd_payload_we;
        end
        2'd3: begin
            rhs_array_muxed67 <= litedramcrossbar_cmd_payload_we;
        end
        3'd4: begin
            rhs_array_muxed67 <= dram_wr_port_cmd_payload_we;
        end
        default: begin
            rhs_array_muxed67 <= dram_rd_port_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    rhs_array_muxed68 <= 1'd0;
    case (soc_roundrobin15_grant)
        1'd0: begin
            rhs_array_muxed68 <= (((soc_litedramnativeport0_cmd_payload_addr[10:7] == 4'd15) & (~(((((((((((((((soc_locked90 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 1'd0))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 1'd0))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 1'd0))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 1'd0))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 1'd0))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 1'd0))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 1'd0))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 1'd0))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 1'd0))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 1'd0))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 1'd0))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 1'd0))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 1'd0))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 1'd0))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 1'd0))))) & soc_litedramnativeport0_cmd_valid);
        end
        1'd1: begin
            rhs_array_muxed68 <= (((soc_litedramnativeport1_cmd_payload_addr[10:7] == 4'd15) & (~(((((((((((((((soc_locked91 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 1'd1))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 1'd1))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 1'd1))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 1'd1))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 1'd1))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 1'd1))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 1'd1))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 1'd1))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 1'd1))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 1'd1))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 1'd1))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 1'd1))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 1'd1))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 1'd1))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 1'd1))))) & soc_litedramnativeport1_cmd_valid);
        end
        2'd2: begin
            rhs_array_muxed68 <= (((soc_port_cmd_payload_addr[10:7] == 4'd15) & (~(((((((((((((((soc_locked92 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 2'd2))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 2'd2))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 2'd2))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 2'd2))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 2'd2))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 2'd2))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 2'd2))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 2'd2))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 2'd2))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 2'd2))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 2'd2))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 2'd2))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 2'd2))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 2'd2))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 2'd2))))) & soc_port_cmd_valid);
        end
        2'd3: begin
            rhs_array_muxed68 <= (((litedramcrossbar_cmd_payload_addr[10:7] == 4'd15) & (~(((((((((((((((soc_locked93 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 2'd3))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 2'd3))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 2'd3))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 2'd3))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 2'd3))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 2'd3))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 2'd3))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 2'd3))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 2'd3))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 2'd3))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 2'd3))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 2'd3))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 2'd3))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 2'd3))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 2'd3))))) & litedramcrossbar_cmd_valid);
        end
        3'd4: begin
            rhs_array_muxed68 <= (((dram_wr_port_cmd_payload_addr[10:7] == 4'd15) & (~(((((((((((((((soc_locked94 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 3'd4))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 3'd4))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 3'd4))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 3'd4))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 3'd4))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 3'd4))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 3'd4))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 3'd4))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 3'd4))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 3'd4))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 3'd4))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 3'd4))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 3'd4))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 3'd4))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 3'd4))))) & dram_wr_port_cmd_valid);
        end
        default: begin
            rhs_array_muxed68 <= (((dram_rd_port_cmd_payload_addr[10:7] == 4'd15) & (~(((((((((((((((soc_locked95 | (soc_sdram_interface_bank0_lock & (soc_roundrobin0_grant == 3'd5))) | (soc_sdram_interface_bank1_lock & (soc_roundrobin1_grant == 3'd5))) | (soc_sdram_interface_bank2_lock & (soc_roundrobin2_grant == 3'd5))) | (soc_sdram_interface_bank3_lock & (soc_roundrobin3_grant == 3'd5))) | (soc_sdram_interface_bank4_lock & (soc_roundrobin4_grant == 3'd5))) | (soc_sdram_interface_bank5_lock & (soc_roundrobin5_grant == 3'd5))) | (soc_sdram_interface_bank6_lock & (soc_roundrobin6_grant == 3'd5))) | (soc_sdram_interface_bank7_lock & (soc_roundrobin7_grant == 3'd5))) | (soc_sdram_interface_bank8_lock & (soc_roundrobin8_grant == 3'd5))) | (soc_sdram_interface_bank9_lock & (soc_roundrobin9_grant == 3'd5))) | (soc_sdram_interface_bank10_lock & (soc_roundrobin10_grant == 3'd5))) | (soc_sdram_interface_bank11_lock & (soc_roundrobin11_grant == 3'd5))) | (soc_sdram_interface_bank12_lock & (soc_roundrobin12_grant == 3'd5))) | (soc_sdram_interface_bank13_lock & (soc_roundrobin13_grant == 3'd5))) | (soc_sdram_interface_bank14_lock & (soc_roundrobin14_grant == 3'd5))))) & dram_rd_port_cmd_valid);
        end
    endcase
end
always @(*) begin
    array_muxed0 <= 4'd0;
    case (soc_sdram_steerer_sel0)
        1'd0: begin
            array_muxed0 <= soc_sdram_nop_ba[3:0];
        end
        1'd1: begin
            array_muxed0 <= soc_sdram_choose_cmd_cmd_payload_ba[3:0];
        end
        2'd2: begin
            array_muxed0 <= soc_sdram_choose_req_cmd_payload_ba[3:0];
        end
        default: begin
            array_muxed0 <= soc_sdram_cmd_payload_ba[3:0];
        end
    endcase
end
always @(*) begin
    array_muxed1 <= 16'd0;
    case (soc_sdram_steerer_sel0)
        1'd0: begin
            array_muxed1 <= soc_sdram_nop_a;
        end
        1'd1: begin
            array_muxed1 <= soc_sdram_choose_cmd_cmd_payload_a;
        end
        2'd2: begin
            array_muxed1 <= soc_sdram_choose_req_cmd_payload_a;
        end
        default: begin
            array_muxed1 <= soc_sdram_cmd_payload_a;
        end
    endcase
end
always @(*) begin
    array_muxed2 <= 1'd0;
    case (soc_sdram_steerer_sel0)
        1'd0: begin
            array_muxed2 <= 1'd0;
        end
        1'd1: begin
            array_muxed2 <= ((soc_sdram_choose_cmd_cmd_valid & soc_sdram_choose_cmd_cmd_ready) & soc_sdram_choose_cmd_cmd_payload_cas);
        end
        2'd2: begin
            array_muxed2 <= ((soc_sdram_choose_req_cmd_valid & soc_sdram_choose_req_cmd_ready) & soc_sdram_choose_req_cmd_payload_cas);
        end
        default: begin
            array_muxed2 <= ((soc_sdram_cmd_valid & soc_sdram_cmd_ready) & soc_sdram_cmd_payload_cas);
        end
    endcase
end
always @(*) begin
    array_muxed3 <= 1'd0;
    case (soc_sdram_steerer_sel0)
        1'd0: begin
            array_muxed3 <= 1'd0;
        end
        1'd1: begin
            array_muxed3 <= ((soc_sdram_choose_cmd_cmd_valid & soc_sdram_choose_cmd_cmd_ready) & soc_sdram_choose_cmd_cmd_payload_ras);
        end
        2'd2: begin
            array_muxed3 <= ((soc_sdram_choose_req_cmd_valid & soc_sdram_choose_req_cmd_ready) & soc_sdram_choose_req_cmd_payload_ras);
        end
        default: begin
            array_muxed3 <= ((soc_sdram_cmd_valid & soc_sdram_cmd_ready) & soc_sdram_cmd_payload_ras);
        end
    endcase
end
always @(*) begin
    array_muxed4 <= 1'd0;
    case (soc_sdram_steerer_sel0)
        1'd0: begin
            array_muxed4 <= 1'd0;
        end
        1'd1: begin
            array_muxed4 <= ((soc_sdram_choose_cmd_cmd_valid & soc_sdram_choose_cmd_cmd_ready) & soc_sdram_choose_cmd_cmd_payload_we);
        end
        2'd2: begin
            array_muxed4 <= ((soc_sdram_choose_req_cmd_valid & soc_sdram_choose_req_cmd_ready) & soc_sdram_choose_req_cmd_payload_we);
        end
        default: begin
            array_muxed4 <= ((soc_sdram_cmd_valid & soc_sdram_cmd_ready) & soc_sdram_cmd_payload_we);
        end
    endcase
end
always @(*) begin
    array_muxed5 <= 1'd0;
    case (soc_sdram_steerer_sel0)
        1'd0: begin
            array_muxed5 <= 1'd0;
        end
        1'd1: begin
            array_muxed5 <= ((soc_sdram_choose_cmd_cmd_valid & soc_sdram_choose_cmd_cmd_ready) & soc_sdram_choose_cmd_cmd_payload_is_read);
        end
        2'd2: begin
            array_muxed5 <= ((soc_sdram_choose_req_cmd_valid & soc_sdram_choose_req_cmd_ready) & soc_sdram_choose_req_cmd_payload_is_read);
        end
        default: begin
            array_muxed5 <= ((soc_sdram_cmd_valid & soc_sdram_cmd_ready) & soc_sdram_cmd_payload_is_read);
        end
    endcase
end
always @(*) begin
    array_muxed6 <= 1'd0;
    case (soc_sdram_steerer_sel0)
        1'd0: begin
            array_muxed6 <= 1'd0;
        end
        1'd1: begin
            array_muxed6 <= ((soc_sdram_choose_cmd_cmd_valid & soc_sdram_choose_cmd_cmd_ready) & soc_sdram_choose_cmd_cmd_payload_is_write);
        end
        2'd2: begin
            array_muxed6 <= ((soc_sdram_choose_req_cmd_valid & soc_sdram_choose_req_cmd_ready) & soc_sdram_choose_req_cmd_payload_is_write);
        end
        default: begin
            array_muxed6 <= ((soc_sdram_cmd_valid & soc_sdram_cmd_ready) & soc_sdram_cmd_payload_is_write);
        end
    endcase
end
always @(*) begin
    array_muxed7 <= 4'd0;
    case (soc_sdram_steerer_sel1)
        1'd0: begin
            array_muxed7 <= soc_sdram_nop_ba[3:0];
        end
        1'd1: begin
            array_muxed7 <= soc_sdram_choose_cmd_cmd_payload_ba[3:0];
        end
        2'd2: begin
            array_muxed7 <= soc_sdram_choose_req_cmd_payload_ba[3:0];
        end
        default: begin
            array_muxed7 <= soc_sdram_cmd_payload_ba[3:0];
        end
    endcase
end
always @(*) begin
    array_muxed8 <= 16'd0;
    case (soc_sdram_steerer_sel1)
        1'd0: begin
            array_muxed8 <= soc_sdram_nop_a;
        end
        1'd1: begin
            array_muxed8 <= soc_sdram_choose_cmd_cmd_payload_a;
        end
        2'd2: begin
            array_muxed8 <= soc_sdram_choose_req_cmd_payload_a;
        end
        default: begin
            array_muxed8 <= soc_sdram_cmd_payload_a;
        end
    endcase
end
always @(*) begin
    array_muxed9 <= 1'd0;
    case (soc_sdram_steerer_sel1)
        1'd0: begin
            array_muxed9 <= 1'd0;
        end
        1'd1: begin
            array_muxed9 <= ((soc_sdram_choose_cmd_cmd_valid & soc_sdram_choose_cmd_cmd_ready) & soc_sdram_choose_cmd_cmd_payload_cas);
        end
        2'd2: begin
            array_muxed9 <= ((soc_sdram_choose_req_cmd_valid & soc_sdram_choose_req_cmd_ready) & soc_sdram_choose_req_cmd_payload_cas);
        end
        default: begin
            array_muxed9 <= ((soc_sdram_cmd_valid & soc_sdram_cmd_ready) & soc_sdram_cmd_payload_cas);
        end
    endcase
end
always @(*) begin
    array_muxed10 <= 1'd0;
    case (soc_sdram_steerer_sel1)
        1'd0: begin
            array_muxed10 <= 1'd0;
        end
        1'd1: begin
            array_muxed10 <= ((soc_sdram_choose_cmd_cmd_valid & soc_sdram_choose_cmd_cmd_ready) & soc_sdram_choose_cmd_cmd_payload_ras);
        end
        2'd2: begin
            array_muxed10 <= ((soc_sdram_choose_req_cmd_valid & soc_sdram_choose_req_cmd_ready) & soc_sdram_choose_req_cmd_payload_ras);
        end
        default: begin
            array_muxed10 <= ((soc_sdram_cmd_valid & soc_sdram_cmd_ready) & soc_sdram_cmd_payload_ras);
        end
    endcase
end
always @(*) begin
    array_muxed11 <= 1'd0;
    case (soc_sdram_steerer_sel1)
        1'd0: begin
            array_muxed11 <= 1'd0;
        end
        1'd1: begin
            array_muxed11 <= ((soc_sdram_choose_cmd_cmd_valid & soc_sdram_choose_cmd_cmd_ready) & soc_sdram_choose_cmd_cmd_payload_we);
        end
        2'd2: begin
            array_muxed11 <= ((soc_sdram_choose_req_cmd_valid & soc_sdram_choose_req_cmd_ready) & soc_sdram_choose_req_cmd_payload_we);
        end
        default: begin
            array_muxed11 <= ((soc_sdram_cmd_valid & soc_sdram_cmd_ready) & soc_sdram_cmd_payload_we);
        end
    endcase
end
always @(*) begin
    array_muxed12 <= 1'd0;
    case (soc_sdram_steerer_sel1)
        1'd0: begin
            array_muxed12 <= 1'd0;
        end
        1'd1: begin
            array_muxed12 <= ((soc_sdram_choose_cmd_cmd_valid & soc_sdram_choose_cmd_cmd_ready) & soc_sdram_choose_cmd_cmd_payload_is_read);
        end
        2'd2: begin
            array_muxed12 <= ((soc_sdram_choose_req_cmd_valid & soc_sdram_choose_req_cmd_ready) & soc_sdram_choose_req_cmd_payload_is_read);
        end
        default: begin
            array_muxed12 <= ((soc_sdram_cmd_valid & soc_sdram_cmd_ready) & soc_sdram_cmd_payload_is_read);
        end
    endcase
end
always @(*) begin
    array_muxed13 <= 1'd0;
    case (soc_sdram_steerer_sel1)
        1'd0: begin
            array_muxed13 <= 1'd0;
        end
        1'd1: begin
            array_muxed13 <= ((soc_sdram_choose_cmd_cmd_valid & soc_sdram_choose_cmd_cmd_ready) & soc_sdram_choose_cmd_cmd_payload_is_write);
        end
        2'd2: begin
            array_muxed13 <= ((soc_sdram_choose_req_cmd_valid & soc_sdram_choose_req_cmd_ready) & soc_sdram_choose_req_cmd_payload_is_write);
        end
        default: begin
            array_muxed13 <= ((soc_sdram_cmd_valid & soc_sdram_cmd_ready) & soc_sdram_cmd_payload_is_write);
        end
    endcase
end
always @(*) begin
    array_muxed14 <= 4'd0;
    case (soc_sdram_steerer_sel2)
        1'd0: begin
            array_muxed14 <= soc_sdram_nop_ba[3:0];
        end
        1'd1: begin
            array_muxed14 <= soc_sdram_choose_cmd_cmd_payload_ba[3:0];
        end
        2'd2: begin
            array_muxed14 <= soc_sdram_choose_req_cmd_payload_ba[3:0];
        end
        default: begin
            array_muxed14 <= soc_sdram_cmd_payload_ba[3:0];
        end
    endcase
end
always @(*) begin
    array_muxed15 <= 16'd0;
    case (soc_sdram_steerer_sel2)
        1'd0: begin
            array_muxed15 <= soc_sdram_nop_a;
        end
        1'd1: begin
            array_muxed15 <= soc_sdram_choose_cmd_cmd_payload_a;
        end
        2'd2: begin
            array_muxed15 <= soc_sdram_choose_req_cmd_payload_a;
        end
        default: begin
            array_muxed15 <= soc_sdram_cmd_payload_a;
        end
    endcase
end
always @(*) begin
    array_muxed16 <= 1'd0;
    case (soc_sdram_steerer_sel2)
        1'd0: begin
            array_muxed16 <= 1'd0;
        end
        1'd1: begin
            array_muxed16 <= ((soc_sdram_choose_cmd_cmd_valid & soc_sdram_choose_cmd_cmd_ready) & soc_sdram_choose_cmd_cmd_payload_cas);
        end
        2'd2: begin
            array_muxed16 <= ((soc_sdram_choose_req_cmd_valid & soc_sdram_choose_req_cmd_ready) & soc_sdram_choose_req_cmd_payload_cas);
        end
        default: begin
            array_muxed16 <= ((soc_sdram_cmd_valid & soc_sdram_cmd_ready) & soc_sdram_cmd_payload_cas);
        end
    endcase
end
always @(*) begin
    array_muxed17 <= 1'd0;
    case (soc_sdram_steerer_sel2)
        1'd0: begin
            array_muxed17 <= 1'd0;
        end
        1'd1: begin
            array_muxed17 <= ((soc_sdram_choose_cmd_cmd_valid & soc_sdram_choose_cmd_cmd_ready) & soc_sdram_choose_cmd_cmd_payload_ras);
        end
        2'd2: begin
            array_muxed17 <= ((soc_sdram_choose_req_cmd_valid & soc_sdram_choose_req_cmd_ready) & soc_sdram_choose_req_cmd_payload_ras);
        end
        default: begin
            array_muxed17 <= ((soc_sdram_cmd_valid & soc_sdram_cmd_ready) & soc_sdram_cmd_payload_ras);
        end
    endcase
end
always @(*) begin
    array_muxed18 <= 1'd0;
    case (soc_sdram_steerer_sel2)
        1'd0: begin
            array_muxed18 <= 1'd0;
        end
        1'd1: begin
            array_muxed18 <= ((soc_sdram_choose_cmd_cmd_valid & soc_sdram_choose_cmd_cmd_ready) & soc_sdram_choose_cmd_cmd_payload_we);
        end
        2'd2: begin
            array_muxed18 <= ((soc_sdram_choose_req_cmd_valid & soc_sdram_choose_req_cmd_ready) & soc_sdram_choose_req_cmd_payload_we);
        end
        default: begin
            array_muxed18 <= ((soc_sdram_cmd_valid & soc_sdram_cmd_ready) & soc_sdram_cmd_payload_we);
        end
    endcase
end
always @(*) begin
    array_muxed19 <= 1'd0;
    case (soc_sdram_steerer_sel2)
        1'd0: begin
            array_muxed19 <= 1'd0;
        end
        1'd1: begin
            array_muxed19 <= ((soc_sdram_choose_cmd_cmd_valid & soc_sdram_choose_cmd_cmd_ready) & soc_sdram_choose_cmd_cmd_payload_is_read);
        end
        2'd2: begin
            array_muxed19 <= ((soc_sdram_choose_req_cmd_valid & soc_sdram_choose_req_cmd_ready) & soc_sdram_choose_req_cmd_payload_is_read);
        end
        default: begin
            array_muxed19 <= ((soc_sdram_cmd_valid & soc_sdram_cmd_ready) & soc_sdram_cmd_payload_is_read);
        end
    endcase
end
always @(*) begin
    array_muxed20 <= 1'd0;
    case (soc_sdram_steerer_sel2)
        1'd0: begin
            array_muxed20 <= 1'd0;
        end
        1'd1: begin
            array_muxed20 <= ((soc_sdram_choose_cmd_cmd_valid & soc_sdram_choose_cmd_cmd_ready) & soc_sdram_choose_cmd_cmd_payload_is_write);
        end
        2'd2: begin
            array_muxed20 <= ((soc_sdram_choose_req_cmd_valid & soc_sdram_choose_req_cmd_ready) & soc_sdram_choose_req_cmd_payload_is_write);
        end
        default: begin
            array_muxed20 <= ((soc_sdram_cmd_valid & soc_sdram_cmd_ready) & soc_sdram_cmd_payload_is_write);
        end
    endcase
end
always @(*) begin
    array_muxed21 <= 4'd0;
    case (soc_sdram_steerer_sel3)
        1'd0: begin
            array_muxed21 <= soc_sdram_nop_ba[3:0];
        end
        1'd1: begin
            array_muxed21 <= soc_sdram_choose_cmd_cmd_payload_ba[3:0];
        end
        2'd2: begin
            array_muxed21 <= soc_sdram_choose_req_cmd_payload_ba[3:0];
        end
        default: begin
            array_muxed21 <= soc_sdram_cmd_payload_ba[3:0];
        end
    endcase
end
always @(*) begin
    array_muxed22 <= 16'd0;
    case (soc_sdram_steerer_sel3)
        1'd0: begin
            array_muxed22 <= soc_sdram_nop_a;
        end
        1'd1: begin
            array_muxed22 <= soc_sdram_choose_cmd_cmd_payload_a;
        end
        2'd2: begin
            array_muxed22 <= soc_sdram_choose_req_cmd_payload_a;
        end
        default: begin
            array_muxed22 <= soc_sdram_cmd_payload_a;
        end
    endcase
end
always @(*) begin
    array_muxed23 <= 1'd0;
    case (soc_sdram_steerer_sel3)
        1'd0: begin
            array_muxed23 <= 1'd0;
        end
        1'd1: begin
            array_muxed23 <= ((soc_sdram_choose_cmd_cmd_valid & soc_sdram_choose_cmd_cmd_ready) & soc_sdram_choose_cmd_cmd_payload_cas);
        end
        2'd2: begin
            array_muxed23 <= ((soc_sdram_choose_req_cmd_valid & soc_sdram_choose_req_cmd_ready) & soc_sdram_choose_req_cmd_payload_cas);
        end
        default: begin
            array_muxed23 <= ((soc_sdram_cmd_valid & soc_sdram_cmd_ready) & soc_sdram_cmd_payload_cas);
        end
    endcase
end
always @(*) begin
    array_muxed24 <= 1'd0;
    case (soc_sdram_steerer_sel3)
        1'd0: begin
            array_muxed24 <= 1'd0;
        end
        1'd1: begin
            array_muxed24 <= ((soc_sdram_choose_cmd_cmd_valid & soc_sdram_choose_cmd_cmd_ready) & soc_sdram_choose_cmd_cmd_payload_ras);
        end
        2'd2: begin
            array_muxed24 <= ((soc_sdram_choose_req_cmd_valid & soc_sdram_choose_req_cmd_ready) & soc_sdram_choose_req_cmd_payload_ras);
        end
        default: begin
            array_muxed24 <= ((soc_sdram_cmd_valid & soc_sdram_cmd_ready) & soc_sdram_cmd_payload_ras);
        end
    endcase
end
always @(*) begin
    array_muxed25 <= 1'd0;
    case (soc_sdram_steerer_sel3)
        1'd0: begin
            array_muxed25 <= 1'd0;
        end
        1'd1: begin
            array_muxed25 <= ((soc_sdram_choose_cmd_cmd_valid & soc_sdram_choose_cmd_cmd_ready) & soc_sdram_choose_cmd_cmd_payload_we);
        end
        2'd2: begin
            array_muxed25 <= ((soc_sdram_choose_req_cmd_valid & soc_sdram_choose_req_cmd_ready) & soc_sdram_choose_req_cmd_payload_we);
        end
        default: begin
            array_muxed25 <= ((soc_sdram_cmd_valid & soc_sdram_cmd_ready) & soc_sdram_cmd_payload_we);
        end
    endcase
end
always @(*) begin
    array_muxed26 <= 1'd0;
    case (soc_sdram_steerer_sel3)
        1'd0: begin
            array_muxed26 <= 1'd0;
        end
        1'd1: begin
            array_muxed26 <= ((soc_sdram_choose_cmd_cmd_valid & soc_sdram_choose_cmd_cmd_ready) & soc_sdram_choose_cmd_cmd_payload_is_read);
        end
        2'd2: begin
            array_muxed26 <= ((soc_sdram_choose_req_cmd_valid & soc_sdram_choose_req_cmd_ready) & soc_sdram_choose_req_cmd_payload_is_read);
        end
        default: begin
            array_muxed26 <= ((soc_sdram_cmd_valid & soc_sdram_cmd_ready) & soc_sdram_cmd_payload_is_read);
        end
    endcase
end
always @(*) begin
    array_muxed27 <= 1'd0;
    case (soc_sdram_steerer_sel3)
        1'd0: begin
            array_muxed27 <= 1'd0;
        end
        1'd1: begin
            array_muxed27 <= ((soc_sdram_choose_cmd_cmd_valid & soc_sdram_choose_cmd_cmd_ready) & soc_sdram_choose_cmd_cmd_payload_is_write);
        end
        2'd2: begin
            array_muxed27 <= ((soc_sdram_choose_req_cmd_valid & soc_sdram_choose_req_cmd_ready) & soc_sdram_choose_req_cmd_payload_is_write);
        end
        default: begin
            array_muxed27 <= ((soc_sdram_cmd_valid & soc_sdram_cmd_ready) & soc_sdram_cmd_payload_is_write);
        end
    endcase
end
assign xilinxasyncresetsynchronizerimpl0 = (~locked);
assign soc_rx_rx = xilinxmultiregimpl0_regs1;
assign soc_uartbone_tx_cdc_cdc_produce_rdomain = xilinxmultiregimpl1_regs1;
assign soc_uartbone_tx_cdc_cdc_consume_wdomain = xilinxmultiregimpl2_regs1;
assign soc_uartbone_rx_cdc_cdc_produce_rdomain = xilinxmultiregimpl3_regs1;
assign soc_uartbone_rx_cdc_cdc_consume_wdomain = xilinxmultiregimpl4_regs1;


//------------------------------------------------------------------------------
// Synchronous Logic
//------------------------------------------------------------------------------

always @(posedge ic_clk) begin
    sys_rst <= 1'd1;
    if (idelayctrl_ic_ready) begin
        if ((idelayctrl_ic_ready_counter != 1'd0)) begin
            idelayctrl_ic_ready_counter <= (idelayctrl_ic_ready_counter - 1'd1);
        end else begin
            sys_rst <= 1'd0;
        end
    end
    if (ic_rst) begin
        sys_rst <= 1'd0;
        idelayctrl_ic_ready_counter <= 6'd63;
    end
end

always @(posedge idelay_clk) begin
    if ((idelayctrl_ic_reset_counter != 1'd0)) begin
        idelayctrl_ic_reset_counter <= (idelayctrl_ic_reset_counter - 1'd1);
    end else begin
        idelayctrl_ic_reset <= 1'd0;
    end
    if (idelay_rst) begin
        idelayctrl_ic_reset_counter <= 6'd63;
        idelayctrl_ic_reset <= 1'd1;
    end
end

always @(posedge sys_clk) begin
    if (ce) begin
        case (grant)
            1'd0: begin
                if (request[1]) begin
                    grant <= 1'd1;
                end else begin
                    if (request[2]) begin
                        grant <= 2'd2;
                    end else begin
                        if (request[3]) begin
                            grant <= 2'd3;
                        end
                    end
                end
            end
            1'd1: begin
                if (request[2]) begin
                    grant <= 2'd2;
                end else begin
                    if (request[3]) begin
                        grant <= 2'd3;
                    end else begin
                        if (request[0]) begin
                            grant <= 1'd0;
                        end
                    end
                end
            end
            2'd2: begin
                if (request[3]) begin
                    grant <= 2'd3;
                end else begin
                    if (request[0]) begin
                        grant <= 1'd0;
                    end else begin
                        if (request[1]) begin
                            grant <= 1'd1;
                        end
                    end
                end
            end
            2'd3: begin
                if (request[0]) begin
                    grant <= 1'd0;
                end else begin
                    if (request[1]) begin
                        grant <= 1'd1;
                    end else begin
                        if (request[2]) begin
                            grant <= 2'd2;
                        end
                    end
                end
            end
        endcase
    end
    slave_sel_r <= slave_sel;
    if (wait_1) begin
        if ((~done)) begin
            count <= (count - 1'd1);
        end
    end else begin
        count <= 20'd1000000;
    end
    if ((soc_bus_errors != 32'd4294967295)) begin
        if (soc_bus_error) begin
            soc_bus_errors <= (soc_bus_errors + 1'd1);
        end
    end
    if (csr_bankarray_csrbank1_reset0_re) begin
        soc_reset_storage[1:0] <= csr_bankarray_csrbank1_reset0_r;
    end
    soc_reset_re <= csr_bankarray_csrbank1_reset0_re;
    if (csr_bankarray_csrbank1_scratch0_re) begin
        soc_scratch_storage[31:0] <= csr_bankarray_csrbank1_scratch0_r;
    end
    soc_scratch_re <= csr_bankarray_csrbank1_scratch0_re;
    soc_bus_errors_re <= csr_bankarray_csrbank1_bus_errors_re;
    soc_soc_ram_bus_ack <= 1'd0;
    if (((soc_soc_ram_bus_cyc & soc_soc_ram_bus_stb) & ((~soc_soc_ram_bus_ack) | soc_soc_adr_burst))) begin
        soc_soc_ram_bus_ack <= 1'd1;
    end
    soc_ram_bus_ram_bus_ack <= 1'd0;
    if (((soc_ram_bus_ram_bus_cyc & soc_ram_bus_ram_bus_stb) & ((~soc_ram_bus_ram_bus_ack) | soc_ram_adr_burst))) begin
        soc_ram_bus_ram_bus_ack <= 1'd1;
    end
    if (soc_uartcrossover_tx_clear) begin
        soc_uartcrossover_tx_pending <= 1'd0;
    end
    soc_uartcrossover_tx_trigger_d <= soc_uartcrossover_tx_trigger;
    if ((soc_uartcrossover_tx_trigger & (~soc_uartcrossover_tx_trigger_d))) begin
        soc_uartcrossover_tx_pending <= 1'd1;
    end
    if (soc_uartcrossover_rx_clear) begin
        soc_uartcrossover_rx_pending <= 1'd0;
    end
    soc_uartcrossover_rx_trigger_d <= soc_uartcrossover_rx_trigger;
    if ((soc_uartcrossover_rx_trigger & (~soc_uartcrossover_rx_trigger_d))) begin
        soc_uartcrossover_rx_pending <= 1'd1;
    end
    if (soc_uartcrossover_tx_fifo_syncfifo_re) begin
        soc_uartcrossover_tx_fifo_readable <= 1'd1;
    end else begin
        if (soc_uartcrossover_tx_fifo_re) begin
            soc_uartcrossover_tx_fifo_readable <= 1'd0;
        end
    end
    if (((soc_uartcrossover_tx_fifo_syncfifo_we & soc_uartcrossover_tx_fifo_syncfifo_writable) & (~soc_uartcrossover_tx_fifo_replace))) begin
        soc_uartcrossover_tx_fifo_produce <= (soc_uartcrossover_tx_fifo_produce + 1'd1);
    end
    if (soc_uartcrossover_tx_fifo_do_read) begin
        soc_uartcrossover_tx_fifo_consume <= (soc_uartcrossover_tx_fifo_consume + 1'd1);
    end
    if (((soc_uartcrossover_tx_fifo_syncfifo_we & soc_uartcrossover_tx_fifo_syncfifo_writable) & (~soc_uartcrossover_tx_fifo_replace))) begin
        if ((~soc_uartcrossover_tx_fifo_do_read)) begin
            soc_uartcrossover_tx_fifo_level0 <= (soc_uartcrossover_tx_fifo_level0 + 1'd1);
        end
    end else begin
        if (soc_uartcrossover_tx_fifo_do_read) begin
            soc_uartcrossover_tx_fifo_level0 <= (soc_uartcrossover_tx_fifo_level0 - 1'd1);
        end
    end
    if (soc_uartcrossover_rx_fifo_syncfifo_re) begin
        soc_uartcrossover_rx_fifo_readable <= 1'd1;
    end else begin
        if (soc_uartcrossover_rx_fifo_re) begin
            soc_uartcrossover_rx_fifo_readable <= 1'd0;
        end
    end
    if (((soc_uartcrossover_rx_fifo_syncfifo_we & soc_uartcrossover_rx_fifo_syncfifo_writable) & (~soc_uartcrossover_rx_fifo_replace))) begin
        soc_uartcrossover_rx_fifo_produce <= (soc_uartcrossover_rx_fifo_produce + 1'd1);
    end
    if (soc_uartcrossover_rx_fifo_do_read) begin
        soc_uartcrossover_rx_fifo_consume <= (soc_uartcrossover_rx_fifo_consume + 1'd1);
    end
    if (((soc_uartcrossover_rx_fifo_syncfifo_we & soc_uartcrossover_rx_fifo_syncfifo_writable) & (~soc_uartcrossover_rx_fifo_replace))) begin
        if ((~soc_uartcrossover_rx_fifo_do_read)) begin
            soc_uartcrossover_rx_fifo_level0 <= (soc_uartcrossover_rx_fifo_level0 + 1'd1);
        end
    end else begin
        if (soc_uartcrossover_rx_fifo_do_read) begin
            soc_uartcrossover_rx_fifo_level0 <= (soc_uartcrossover_rx_fifo_level0 - 1'd1);
        end
    end
    if (soc_xover_tx_clear) begin
        soc_xover_tx_pending <= 1'd0;
    end
    soc_xover_tx_trigger_d <= soc_xover_tx_trigger;
    if ((soc_xover_tx_trigger & (~soc_xover_tx_trigger_d))) begin
        soc_xover_tx_pending <= 1'd1;
    end
    if (soc_xover_rx_clear) begin
        soc_xover_rx_pending <= 1'd0;
    end
    soc_xover_rx_trigger_d <= soc_xover_rx_trigger;
    if ((soc_xover_rx_trigger & (~soc_xover_rx_trigger_d))) begin
        soc_xover_rx_pending <= 1'd1;
    end
    if (((~soc_xover_pipe_valid_source_valid) | soc_xover_pipe_valid_source_ready)) begin
        soc_xover_pipe_valid_source_valid <= soc_xover_pipe_valid_sink_valid;
        soc_xover_pipe_valid_source_first <= soc_xover_pipe_valid_sink_first;
        soc_xover_pipe_valid_source_last <= soc_xover_pipe_valid_sink_last;
        soc_xover_pipe_valid_source_payload_data <= soc_xover_pipe_valid_sink_payload_data;
    end
    if (soc_xover_rx_fifo_syncfifo_re) begin
        soc_xover_rx_fifo_readable <= 1'd1;
    end else begin
        if (soc_xover_rx_fifo_re) begin
            soc_xover_rx_fifo_readable <= 1'd0;
        end
    end
    if (((soc_xover_rx_fifo_syncfifo_we & soc_xover_rx_fifo_syncfifo_writable) & (~soc_xover_rx_fifo_replace))) begin
        soc_xover_rx_fifo_produce <= (soc_xover_rx_fifo_produce + 1'd1);
    end
    if (soc_xover_rx_fifo_do_read) begin
        soc_xover_rx_fifo_consume <= (soc_xover_rx_fifo_consume + 1'd1);
    end
    if (((soc_xover_rx_fifo_syncfifo_we & soc_xover_rx_fifo_syncfifo_writable) & (~soc_xover_rx_fifo_replace))) begin
        if ((~soc_xover_rx_fifo_do_read)) begin
            soc_xover_rx_fifo_level0 <= (soc_xover_rx_fifo_level0 + 1'd1);
        end
    end else begin
        if (soc_xover_rx_fifo_do_read) begin
            soc_xover_rx_fifo_level0 <= (soc_xover_rx_fifo_level0 - 1'd1);
        end
    end
    if (soc_en_storage) begin
        if ((soc_value == 1'd0)) begin
            soc_value <= soc_reload_storage;
        end else begin
            soc_value <= (soc_value - 1'd1);
        end
    end else begin
        soc_value <= soc_load_storage;
    end
    if (soc_update_value_re) begin
        soc_value_status <= soc_value;
    end
    if (soc_zero_clear) begin
        soc_zero_pending <= 1'd0;
    end
    soc_zero_trigger_d <= soc_zero_trigger;
    if ((soc_zero_trigger & (~soc_zero_trigger_d))) begin
        soc_zero_pending <= 1'd1;
    end
    if (leds_done) begin
        leds_chaser <= {leds_chaser, (~leds_chaser[3])};
    end
    if (leds_re) begin
        leds_mode <= 1'd1;
    end
    if (leds_wait) begin
        if ((~leds_done)) begin
            leds_count <= (leds_count - 1'd1);
        end
    end else begin
        leds_count <= 24'd15625000;
    end
    if ((uspddrphy_dly_sel_storage[0] & uspddrphy_wdly_dqs_inc_re)) begin
        uspddrphy_wdly_dqs_inc_count0 <= (uspddrphy_wdly_dqs_inc_count0 + 1'd1);
    end
    if ((uspddrphy_dly_sel_storage[1] & uspddrphy_wdly_dqs_inc_re)) begin
        uspddrphy_wdly_dqs_inc_count1 <= (uspddrphy_wdly_dqs_inc_count1 + 1'd1);
    end
    if ((uspddrphy_dly_sel_storage[2] & uspddrphy_wdly_dqs_inc_re)) begin
        uspddrphy_wdly_dqs_inc_count2 <= (uspddrphy_wdly_dqs_inc_count2 + 1'd1);
    end
    if ((uspddrphy_dly_sel_storage[3] & uspddrphy_wdly_dqs_inc_re)) begin
        uspddrphy_wdly_dqs_inc_count3 <= (uspddrphy_wdly_dqs_inc_count3 + 1'd1);
    end
    if ((uspddrphy_dly_sel_storage[4] & uspddrphy_wdly_dqs_inc_re)) begin
        uspddrphy_wdly_dqs_inc_count4 <= (uspddrphy_wdly_dqs_inc_count4 + 1'd1);
    end
    if ((uspddrphy_dly_sel_storage[5] & uspddrphy_wdly_dqs_inc_re)) begin
        uspddrphy_wdly_dqs_inc_count5 <= (uspddrphy_wdly_dqs_inc_count5 + 1'd1);
    end
    if ((uspddrphy_dly_sel_storage[6] & uspddrphy_wdly_dqs_inc_re)) begin
        uspddrphy_wdly_dqs_inc_count6 <= (uspddrphy_wdly_dqs_inc_count6 + 1'd1);
    end
    if ((uspddrphy_dly_sel_storage[7] & uspddrphy_wdly_dqs_inc_re)) begin
        uspddrphy_wdly_dqs_inc_count7 <= (uspddrphy_wdly_dqs_inc_count7 + 1'd1);
    end
    uspddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline <= uspddrphy_dqs_oe_delay_tappeddelayline;
    if ((uspddrphy_dly_sel_storage[0] & uspddrphy_wdly_dq_bitslip_re)) begin
        uspddrphy_bitslip0_value0 <= (uspddrphy_bitslip0_value0 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[0] & uspddrphy_wdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip0_value0 <= 3'd7;
    end
    uspddrphy_bitslip0_r0 <= {uspddrphy_dqspattern_o, uspddrphy_bitslip0_r0[15:8]};
    if ((uspddrphy_dly_sel_storage[1] & uspddrphy_wdly_dq_bitslip_re)) begin
        uspddrphy_bitslip1_value0 <= (uspddrphy_bitslip1_value0 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[1] & uspddrphy_wdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip1_value0 <= 3'd7;
    end
    uspddrphy_bitslip1_r0 <= {uspddrphy_dqspattern_o, uspddrphy_bitslip1_r0[15:8]};
    if ((uspddrphy_dly_sel_storage[2] & uspddrphy_wdly_dq_bitslip_re)) begin
        uspddrphy_bitslip2_value0 <= (uspddrphy_bitslip2_value0 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[2] & uspddrphy_wdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip2_value0 <= 3'd7;
    end
    uspddrphy_bitslip2_r0 <= {uspddrphy_dqspattern_o, uspddrphy_bitslip2_r0[15:8]};
    if ((uspddrphy_dly_sel_storage[3] & uspddrphy_wdly_dq_bitslip_re)) begin
        uspddrphy_bitslip3_value0 <= (uspddrphy_bitslip3_value0 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[3] & uspddrphy_wdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip3_value0 <= 3'd7;
    end
    uspddrphy_bitslip3_r0 <= {uspddrphy_dqspattern_o, uspddrphy_bitslip3_r0[15:8]};
    if ((uspddrphy_dly_sel_storage[4] & uspddrphy_wdly_dq_bitslip_re)) begin
        uspddrphy_bitslip4_value0 <= (uspddrphy_bitslip4_value0 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[4] & uspddrphy_wdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip4_value0 <= 3'd7;
    end
    uspddrphy_bitslip4_r0 <= {uspddrphy_dqspattern_o, uspddrphy_bitslip4_r0[15:8]};
    if ((uspddrphy_dly_sel_storage[5] & uspddrphy_wdly_dq_bitslip_re)) begin
        uspddrphy_bitslip5_value0 <= (uspddrphy_bitslip5_value0 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[5] & uspddrphy_wdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip5_value0 <= 3'd7;
    end
    uspddrphy_bitslip5_r0 <= {uspddrphy_dqspattern_o, uspddrphy_bitslip5_r0[15:8]};
    if ((uspddrphy_dly_sel_storage[6] & uspddrphy_wdly_dq_bitslip_re)) begin
        uspddrphy_bitslip6_value0 <= (uspddrphy_bitslip6_value0 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[6] & uspddrphy_wdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip6_value0 <= 3'd7;
    end
    uspddrphy_bitslip6_r0 <= {uspddrphy_dqspattern_o, uspddrphy_bitslip6_r0[15:8]};
    if ((uspddrphy_dly_sel_storage[7] & uspddrphy_wdly_dq_bitslip_re)) begin
        uspddrphy_bitslip7_value0 <= (uspddrphy_bitslip7_value0 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[7] & uspddrphy_wdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip7_value0 <= 3'd7;
    end
    uspddrphy_bitslip7_r0 <= {uspddrphy_dqspattern_o, uspddrphy_bitslip7_r0[15:8]};
    if ((uspddrphy_dly_sel_storage[0] & uspddrphy_wdly_dq_bitslip_re)) begin
        uspddrphy_bitslip0_value1 <= (uspddrphy_bitslip0_value1 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[0] & uspddrphy_wdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip0_value1 <= 3'd7;
    end
    uspddrphy_bitslip0_r1 <= {(~{uspddrphy_interface1_dfi_p3_wrdata_mask[8], uspddrphy_interface1_dfi_p3_wrdata_mask[0], uspddrphy_interface1_dfi_p2_wrdata_mask[8], uspddrphy_interface1_dfi_p2_wrdata_mask[0], uspddrphy_interface1_dfi_p1_wrdata_mask[8], uspddrphy_interface1_dfi_p1_wrdata_mask[0], uspddrphy_interface1_dfi_p0_wrdata_mask[8], uspddrphy_interface1_dfi_p0_wrdata_mask[0]}), uspddrphy_bitslip0_r1[15:8]};
    if ((uspddrphy_dly_sel_storage[1] & uspddrphy_wdly_dq_bitslip_re)) begin
        uspddrphy_bitslip1_value1 <= (uspddrphy_bitslip1_value1 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[1] & uspddrphy_wdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip1_value1 <= 3'd7;
    end
    uspddrphy_bitslip1_r1 <= {(~{uspddrphy_interface1_dfi_p3_wrdata_mask[9], uspddrphy_interface1_dfi_p3_wrdata_mask[1], uspddrphy_interface1_dfi_p2_wrdata_mask[9], uspddrphy_interface1_dfi_p2_wrdata_mask[1], uspddrphy_interface1_dfi_p1_wrdata_mask[9], uspddrphy_interface1_dfi_p1_wrdata_mask[1], uspddrphy_interface1_dfi_p0_wrdata_mask[9], uspddrphy_interface1_dfi_p0_wrdata_mask[1]}), uspddrphy_bitslip1_r1[15:8]};
    if ((uspddrphy_dly_sel_storage[2] & uspddrphy_wdly_dq_bitslip_re)) begin
        uspddrphy_bitslip2_value1 <= (uspddrphy_bitslip2_value1 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[2] & uspddrphy_wdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip2_value1 <= 3'd7;
    end
    uspddrphy_bitslip2_r1 <= {(~{uspddrphy_interface1_dfi_p3_wrdata_mask[10], uspddrphy_interface1_dfi_p3_wrdata_mask[2], uspddrphy_interface1_dfi_p2_wrdata_mask[10], uspddrphy_interface1_dfi_p2_wrdata_mask[2], uspddrphy_interface1_dfi_p1_wrdata_mask[10], uspddrphy_interface1_dfi_p1_wrdata_mask[2], uspddrphy_interface1_dfi_p0_wrdata_mask[10], uspddrphy_interface1_dfi_p0_wrdata_mask[2]}), uspddrphy_bitslip2_r1[15:8]};
    if ((uspddrphy_dly_sel_storage[3] & uspddrphy_wdly_dq_bitslip_re)) begin
        uspddrphy_bitslip3_value1 <= (uspddrphy_bitslip3_value1 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[3] & uspddrphy_wdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip3_value1 <= 3'd7;
    end
    uspddrphy_bitslip3_r1 <= {(~{uspddrphy_interface1_dfi_p3_wrdata_mask[11], uspddrphy_interface1_dfi_p3_wrdata_mask[3], uspddrphy_interface1_dfi_p2_wrdata_mask[11], uspddrphy_interface1_dfi_p2_wrdata_mask[3], uspddrphy_interface1_dfi_p1_wrdata_mask[11], uspddrphy_interface1_dfi_p1_wrdata_mask[3], uspddrphy_interface1_dfi_p0_wrdata_mask[11], uspddrphy_interface1_dfi_p0_wrdata_mask[3]}), uspddrphy_bitslip3_r1[15:8]};
    if ((uspddrphy_dly_sel_storage[4] & uspddrphy_wdly_dq_bitslip_re)) begin
        uspddrphy_bitslip4_value1 <= (uspddrphy_bitslip4_value1 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[4] & uspddrphy_wdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip4_value1 <= 3'd7;
    end
    uspddrphy_bitslip4_r1 <= {(~{uspddrphy_interface1_dfi_p3_wrdata_mask[12], uspddrphy_interface1_dfi_p3_wrdata_mask[4], uspddrphy_interface1_dfi_p2_wrdata_mask[12], uspddrphy_interface1_dfi_p2_wrdata_mask[4], uspddrphy_interface1_dfi_p1_wrdata_mask[12], uspddrphy_interface1_dfi_p1_wrdata_mask[4], uspddrphy_interface1_dfi_p0_wrdata_mask[12], uspddrphy_interface1_dfi_p0_wrdata_mask[4]}), uspddrphy_bitslip4_r1[15:8]};
    if ((uspddrphy_dly_sel_storage[5] & uspddrphy_wdly_dq_bitslip_re)) begin
        uspddrphy_bitslip5_value1 <= (uspddrphy_bitslip5_value1 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[5] & uspddrphy_wdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip5_value1 <= 3'd7;
    end
    uspddrphy_bitslip5_r1 <= {(~{uspddrphy_interface1_dfi_p3_wrdata_mask[13], uspddrphy_interface1_dfi_p3_wrdata_mask[5], uspddrphy_interface1_dfi_p2_wrdata_mask[13], uspddrphy_interface1_dfi_p2_wrdata_mask[5], uspddrphy_interface1_dfi_p1_wrdata_mask[13], uspddrphy_interface1_dfi_p1_wrdata_mask[5], uspddrphy_interface1_dfi_p0_wrdata_mask[13], uspddrphy_interface1_dfi_p0_wrdata_mask[5]}), uspddrphy_bitslip5_r1[15:8]};
    if ((uspddrphy_dly_sel_storage[6] & uspddrphy_wdly_dq_bitslip_re)) begin
        uspddrphy_bitslip6_value1 <= (uspddrphy_bitslip6_value1 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[6] & uspddrphy_wdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip6_value1 <= 3'd7;
    end
    uspddrphy_bitslip6_r1 <= {(~{uspddrphy_interface1_dfi_p3_wrdata_mask[14], uspddrphy_interface1_dfi_p3_wrdata_mask[6], uspddrphy_interface1_dfi_p2_wrdata_mask[14], uspddrphy_interface1_dfi_p2_wrdata_mask[6], uspddrphy_interface1_dfi_p1_wrdata_mask[14], uspddrphy_interface1_dfi_p1_wrdata_mask[6], uspddrphy_interface1_dfi_p0_wrdata_mask[14], uspddrphy_interface1_dfi_p0_wrdata_mask[6]}), uspddrphy_bitslip6_r1[15:8]};
    if ((uspddrphy_dly_sel_storage[7] & uspddrphy_wdly_dq_bitslip_re)) begin
        uspddrphy_bitslip7_value1 <= (uspddrphy_bitslip7_value1 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[7] & uspddrphy_wdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip7_value1 <= 3'd7;
    end
    uspddrphy_bitslip7_r1 <= {(~{uspddrphy_interface1_dfi_p3_wrdata_mask[15], uspddrphy_interface1_dfi_p3_wrdata_mask[7], uspddrphy_interface1_dfi_p2_wrdata_mask[15], uspddrphy_interface1_dfi_p2_wrdata_mask[7], uspddrphy_interface1_dfi_p1_wrdata_mask[15], uspddrphy_interface1_dfi_p1_wrdata_mask[7], uspddrphy_interface1_dfi_p0_wrdata_mask[15], uspddrphy_interface1_dfi_p0_wrdata_mask[7]}), uspddrphy_bitslip7_r1[15:8]};
    uspddrphy_dq_oe_delay_tappeddelayline_tappeddelayline <= uspddrphy_dq_oe_delay_tappeddelayline;
    if ((uspddrphy_dly_sel_storage[0] & uspddrphy_wdly_dq_bitslip_re)) begin
        uspddrphy_bitslip0_value2 <= (uspddrphy_bitslip0_value2 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[0] & uspddrphy_wdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip0_value2 <= 3'd7;
    end
    uspddrphy_bitslip0_r2 <= {{uspddrphy_interface1_dfi_p3_wrdata[64], uspddrphy_interface1_dfi_p3_wrdata[0], uspddrphy_interface1_dfi_p2_wrdata[64], uspddrphy_interface1_dfi_p2_wrdata[0], uspddrphy_interface1_dfi_p1_wrdata[64], uspddrphy_interface1_dfi_p1_wrdata[0], uspddrphy_interface1_dfi_p0_wrdata[64], uspddrphy_interface1_dfi_p0_wrdata[0]}, uspddrphy_bitslip0_r2[15:8]};
    if ((uspddrphy_dly_sel_storage[0] & uspddrphy_rdly_dq_bitslip_re)) begin
        uspddrphy_bitslip0_value3 <= (uspddrphy_bitslip0_value3 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[0] & uspddrphy_rdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip0_value3 <= 3'd7;
    end
    uspddrphy_bitslip0_r3 <= {uspddrphy_bitslip03, uspddrphy_bitslip0_r3[15:8]};
    if ((uspddrphy_dly_sel_storage[0] & uspddrphy_wdly_dq_bitslip_re)) begin
        uspddrphy_bitslip1_value2 <= (uspddrphy_bitslip1_value2 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[0] & uspddrphy_wdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip1_value2 <= 3'd7;
    end
    uspddrphy_bitslip1_r2 <= {{uspddrphy_interface1_dfi_p3_wrdata[65], uspddrphy_interface1_dfi_p3_wrdata[1], uspddrphy_interface1_dfi_p2_wrdata[65], uspddrphy_interface1_dfi_p2_wrdata[1], uspddrphy_interface1_dfi_p1_wrdata[65], uspddrphy_interface1_dfi_p1_wrdata[1], uspddrphy_interface1_dfi_p0_wrdata[65], uspddrphy_interface1_dfi_p0_wrdata[1]}, uspddrphy_bitslip1_r2[15:8]};
    if ((uspddrphy_dly_sel_storage[0] & uspddrphy_rdly_dq_bitslip_re)) begin
        uspddrphy_bitslip1_value3 <= (uspddrphy_bitslip1_value3 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[0] & uspddrphy_rdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip1_value3 <= 3'd7;
    end
    uspddrphy_bitslip1_r3 <= {uspddrphy_bitslip13, uspddrphy_bitslip1_r3[15:8]};
    if ((uspddrphy_dly_sel_storage[0] & uspddrphy_wdly_dq_bitslip_re)) begin
        uspddrphy_bitslip2_value2 <= (uspddrphy_bitslip2_value2 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[0] & uspddrphy_wdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip2_value2 <= 3'd7;
    end
    uspddrphy_bitslip2_r2 <= {{uspddrphy_interface1_dfi_p3_wrdata[66], uspddrphy_interface1_dfi_p3_wrdata[2], uspddrphy_interface1_dfi_p2_wrdata[66], uspddrphy_interface1_dfi_p2_wrdata[2], uspddrphy_interface1_dfi_p1_wrdata[66], uspddrphy_interface1_dfi_p1_wrdata[2], uspddrphy_interface1_dfi_p0_wrdata[66], uspddrphy_interface1_dfi_p0_wrdata[2]}, uspddrphy_bitslip2_r2[15:8]};
    if ((uspddrphy_dly_sel_storage[0] & uspddrphy_rdly_dq_bitslip_re)) begin
        uspddrphy_bitslip2_value3 <= (uspddrphy_bitslip2_value3 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[0] & uspddrphy_rdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip2_value3 <= 3'd7;
    end
    uspddrphy_bitslip2_r3 <= {uspddrphy_bitslip23, uspddrphy_bitslip2_r3[15:8]};
    if ((uspddrphy_dly_sel_storage[0] & uspddrphy_wdly_dq_bitslip_re)) begin
        uspddrphy_bitslip3_value2 <= (uspddrphy_bitslip3_value2 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[0] & uspddrphy_wdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip3_value2 <= 3'd7;
    end
    uspddrphy_bitslip3_r2 <= {{uspddrphy_interface1_dfi_p3_wrdata[67], uspddrphy_interface1_dfi_p3_wrdata[3], uspddrphy_interface1_dfi_p2_wrdata[67], uspddrphy_interface1_dfi_p2_wrdata[3], uspddrphy_interface1_dfi_p1_wrdata[67], uspddrphy_interface1_dfi_p1_wrdata[3], uspddrphy_interface1_dfi_p0_wrdata[67], uspddrphy_interface1_dfi_p0_wrdata[3]}, uspddrphy_bitslip3_r2[15:8]};
    if ((uspddrphy_dly_sel_storage[0] & uspddrphy_rdly_dq_bitslip_re)) begin
        uspddrphy_bitslip3_value3 <= (uspddrphy_bitslip3_value3 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[0] & uspddrphy_rdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip3_value3 <= 3'd7;
    end
    uspddrphy_bitslip3_r3 <= {uspddrphy_bitslip33, uspddrphy_bitslip3_r3[15:8]};
    if ((uspddrphy_dly_sel_storage[0] & uspddrphy_wdly_dq_bitslip_re)) begin
        uspddrphy_bitslip4_value2 <= (uspddrphy_bitslip4_value2 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[0] & uspddrphy_wdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip4_value2 <= 3'd7;
    end
    uspddrphy_bitslip4_r2 <= {{uspddrphy_interface1_dfi_p3_wrdata[68], uspddrphy_interface1_dfi_p3_wrdata[4], uspddrphy_interface1_dfi_p2_wrdata[68], uspddrphy_interface1_dfi_p2_wrdata[4], uspddrphy_interface1_dfi_p1_wrdata[68], uspddrphy_interface1_dfi_p1_wrdata[4], uspddrphy_interface1_dfi_p0_wrdata[68], uspddrphy_interface1_dfi_p0_wrdata[4]}, uspddrphy_bitslip4_r2[15:8]};
    if ((uspddrphy_dly_sel_storage[0] & uspddrphy_rdly_dq_bitslip_re)) begin
        uspddrphy_bitslip4_value3 <= (uspddrphy_bitslip4_value3 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[0] & uspddrphy_rdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip4_value3 <= 3'd7;
    end
    uspddrphy_bitslip4_r3 <= {uspddrphy_bitslip43, uspddrphy_bitslip4_r3[15:8]};
    if ((uspddrphy_dly_sel_storage[0] & uspddrphy_wdly_dq_bitslip_re)) begin
        uspddrphy_bitslip5_value2 <= (uspddrphy_bitslip5_value2 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[0] & uspddrphy_wdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip5_value2 <= 3'd7;
    end
    uspddrphy_bitslip5_r2 <= {{uspddrphy_interface1_dfi_p3_wrdata[69], uspddrphy_interface1_dfi_p3_wrdata[5], uspddrphy_interface1_dfi_p2_wrdata[69], uspddrphy_interface1_dfi_p2_wrdata[5], uspddrphy_interface1_dfi_p1_wrdata[69], uspddrphy_interface1_dfi_p1_wrdata[5], uspddrphy_interface1_dfi_p0_wrdata[69], uspddrphy_interface1_dfi_p0_wrdata[5]}, uspddrphy_bitslip5_r2[15:8]};
    if ((uspddrphy_dly_sel_storage[0] & uspddrphy_rdly_dq_bitslip_re)) begin
        uspddrphy_bitslip5_value3 <= (uspddrphy_bitslip5_value3 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[0] & uspddrphy_rdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip5_value3 <= 3'd7;
    end
    uspddrphy_bitslip5_r3 <= {uspddrphy_bitslip53, uspddrphy_bitslip5_r3[15:8]};
    if ((uspddrphy_dly_sel_storage[0] & uspddrphy_wdly_dq_bitslip_re)) begin
        uspddrphy_bitslip6_value2 <= (uspddrphy_bitslip6_value2 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[0] & uspddrphy_wdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip6_value2 <= 3'd7;
    end
    uspddrphy_bitslip6_r2 <= {{uspddrphy_interface1_dfi_p3_wrdata[70], uspddrphy_interface1_dfi_p3_wrdata[6], uspddrphy_interface1_dfi_p2_wrdata[70], uspddrphy_interface1_dfi_p2_wrdata[6], uspddrphy_interface1_dfi_p1_wrdata[70], uspddrphy_interface1_dfi_p1_wrdata[6], uspddrphy_interface1_dfi_p0_wrdata[70], uspddrphy_interface1_dfi_p0_wrdata[6]}, uspddrphy_bitslip6_r2[15:8]};
    if ((uspddrphy_dly_sel_storage[0] & uspddrphy_rdly_dq_bitslip_re)) begin
        uspddrphy_bitslip6_value3 <= (uspddrphy_bitslip6_value3 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[0] & uspddrphy_rdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip6_value3 <= 3'd7;
    end
    uspddrphy_bitslip6_r3 <= {uspddrphy_bitslip63, uspddrphy_bitslip6_r3[15:8]};
    if ((uspddrphy_dly_sel_storage[0] & uspddrphy_wdly_dq_bitslip_re)) begin
        uspddrphy_bitslip7_value2 <= (uspddrphy_bitslip7_value2 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[0] & uspddrphy_wdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip7_value2 <= 3'd7;
    end
    uspddrphy_bitslip7_r2 <= {{uspddrphy_interface1_dfi_p3_wrdata[71], uspddrphy_interface1_dfi_p3_wrdata[7], uspddrphy_interface1_dfi_p2_wrdata[71], uspddrphy_interface1_dfi_p2_wrdata[7], uspddrphy_interface1_dfi_p1_wrdata[71], uspddrphy_interface1_dfi_p1_wrdata[7], uspddrphy_interface1_dfi_p0_wrdata[71], uspddrphy_interface1_dfi_p0_wrdata[7]}, uspddrphy_bitslip7_r2[15:8]};
    if ((uspddrphy_dly_sel_storage[0] & uspddrphy_rdly_dq_bitslip_re)) begin
        uspddrphy_bitslip7_value3 <= (uspddrphy_bitslip7_value3 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[0] & uspddrphy_rdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip7_value3 <= 3'd7;
    end
    uspddrphy_bitslip7_r3 <= {uspddrphy_bitslip73, uspddrphy_bitslip7_r3[15:8]};
    if ((uspddrphy_dly_sel_storage[1] & uspddrphy_wdly_dq_bitslip_re)) begin
        uspddrphy_bitslip8_value0 <= (uspddrphy_bitslip8_value0 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[1] & uspddrphy_wdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip8_value0 <= 3'd7;
    end
    uspddrphy_bitslip8_r0 <= {{uspddrphy_interface1_dfi_p3_wrdata[72], uspddrphy_interface1_dfi_p3_wrdata[8], uspddrphy_interface1_dfi_p2_wrdata[72], uspddrphy_interface1_dfi_p2_wrdata[8], uspddrphy_interface1_dfi_p1_wrdata[72], uspddrphy_interface1_dfi_p1_wrdata[8], uspddrphy_interface1_dfi_p0_wrdata[72], uspddrphy_interface1_dfi_p0_wrdata[8]}, uspddrphy_bitslip8_r0[15:8]};
    if ((uspddrphy_dly_sel_storage[1] & uspddrphy_rdly_dq_bitslip_re)) begin
        uspddrphy_bitslip8_value1 <= (uspddrphy_bitslip8_value1 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[1] & uspddrphy_rdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip8_value1 <= 3'd7;
    end
    uspddrphy_bitslip8_r1 <= {uspddrphy_bitslip81, uspddrphy_bitslip8_r1[15:8]};
    if ((uspddrphy_dly_sel_storage[1] & uspddrphy_wdly_dq_bitslip_re)) begin
        uspddrphy_bitslip9_value0 <= (uspddrphy_bitslip9_value0 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[1] & uspddrphy_wdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip9_value0 <= 3'd7;
    end
    uspddrphy_bitslip9_r0 <= {{uspddrphy_interface1_dfi_p3_wrdata[73], uspddrphy_interface1_dfi_p3_wrdata[9], uspddrphy_interface1_dfi_p2_wrdata[73], uspddrphy_interface1_dfi_p2_wrdata[9], uspddrphy_interface1_dfi_p1_wrdata[73], uspddrphy_interface1_dfi_p1_wrdata[9], uspddrphy_interface1_dfi_p0_wrdata[73], uspddrphy_interface1_dfi_p0_wrdata[9]}, uspddrphy_bitslip9_r0[15:8]};
    if ((uspddrphy_dly_sel_storage[1] & uspddrphy_rdly_dq_bitslip_re)) begin
        uspddrphy_bitslip9_value1 <= (uspddrphy_bitslip9_value1 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[1] & uspddrphy_rdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip9_value1 <= 3'd7;
    end
    uspddrphy_bitslip9_r1 <= {uspddrphy_bitslip91, uspddrphy_bitslip9_r1[15:8]};
    if ((uspddrphy_dly_sel_storage[1] & uspddrphy_wdly_dq_bitslip_re)) begin
        uspddrphy_bitslip10_value0 <= (uspddrphy_bitslip10_value0 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[1] & uspddrphy_wdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip10_value0 <= 3'd7;
    end
    uspddrphy_bitslip10_r0 <= {{uspddrphy_interface1_dfi_p3_wrdata[74], uspddrphy_interface1_dfi_p3_wrdata[10], uspddrphy_interface1_dfi_p2_wrdata[74], uspddrphy_interface1_dfi_p2_wrdata[10], uspddrphy_interface1_dfi_p1_wrdata[74], uspddrphy_interface1_dfi_p1_wrdata[10], uspddrphy_interface1_dfi_p0_wrdata[74], uspddrphy_interface1_dfi_p0_wrdata[10]}, uspddrphy_bitslip10_r0[15:8]};
    if ((uspddrphy_dly_sel_storage[1] & uspddrphy_rdly_dq_bitslip_re)) begin
        uspddrphy_bitslip10_value1 <= (uspddrphy_bitslip10_value1 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[1] & uspddrphy_rdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip10_value1 <= 3'd7;
    end
    uspddrphy_bitslip10_r1 <= {uspddrphy_bitslip101, uspddrphy_bitslip10_r1[15:8]};
    if ((uspddrphy_dly_sel_storage[1] & uspddrphy_wdly_dq_bitslip_re)) begin
        uspddrphy_bitslip11_value0 <= (uspddrphy_bitslip11_value0 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[1] & uspddrphy_wdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip11_value0 <= 3'd7;
    end
    uspddrphy_bitslip11_r0 <= {{uspddrphy_interface1_dfi_p3_wrdata[75], uspddrphy_interface1_dfi_p3_wrdata[11], uspddrphy_interface1_dfi_p2_wrdata[75], uspddrphy_interface1_dfi_p2_wrdata[11], uspddrphy_interface1_dfi_p1_wrdata[75], uspddrphy_interface1_dfi_p1_wrdata[11], uspddrphy_interface1_dfi_p0_wrdata[75], uspddrphy_interface1_dfi_p0_wrdata[11]}, uspddrphy_bitslip11_r0[15:8]};
    if ((uspddrphy_dly_sel_storage[1] & uspddrphy_rdly_dq_bitslip_re)) begin
        uspddrphy_bitslip11_value1 <= (uspddrphy_bitslip11_value1 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[1] & uspddrphy_rdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip11_value1 <= 3'd7;
    end
    uspddrphy_bitslip11_r1 <= {uspddrphy_bitslip111, uspddrphy_bitslip11_r1[15:8]};
    if ((uspddrphy_dly_sel_storage[1] & uspddrphy_wdly_dq_bitslip_re)) begin
        uspddrphy_bitslip12_value0 <= (uspddrphy_bitslip12_value0 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[1] & uspddrphy_wdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip12_value0 <= 3'd7;
    end
    uspddrphy_bitslip12_r0 <= {{uspddrphy_interface1_dfi_p3_wrdata[76], uspddrphy_interface1_dfi_p3_wrdata[12], uspddrphy_interface1_dfi_p2_wrdata[76], uspddrphy_interface1_dfi_p2_wrdata[12], uspddrphy_interface1_dfi_p1_wrdata[76], uspddrphy_interface1_dfi_p1_wrdata[12], uspddrphy_interface1_dfi_p0_wrdata[76], uspddrphy_interface1_dfi_p0_wrdata[12]}, uspddrphy_bitslip12_r0[15:8]};
    if ((uspddrphy_dly_sel_storage[1] & uspddrphy_rdly_dq_bitslip_re)) begin
        uspddrphy_bitslip12_value1 <= (uspddrphy_bitslip12_value1 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[1] & uspddrphy_rdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip12_value1 <= 3'd7;
    end
    uspddrphy_bitslip12_r1 <= {uspddrphy_bitslip121, uspddrphy_bitslip12_r1[15:8]};
    if ((uspddrphy_dly_sel_storage[1] & uspddrphy_wdly_dq_bitslip_re)) begin
        uspddrphy_bitslip13_value0 <= (uspddrphy_bitslip13_value0 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[1] & uspddrphy_wdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip13_value0 <= 3'd7;
    end
    uspddrphy_bitslip13_r0 <= {{uspddrphy_interface1_dfi_p3_wrdata[77], uspddrphy_interface1_dfi_p3_wrdata[13], uspddrphy_interface1_dfi_p2_wrdata[77], uspddrphy_interface1_dfi_p2_wrdata[13], uspddrphy_interface1_dfi_p1_wrdata[77], uspddrphy_interface1_dfi_p1_wrdata[13], uspddrphy_interface1_dfi_p0_wrdata[77], uspddrphy_interface1_dfi_p0_wrdata[13]}, uspddrphy_bitslip13_r0[15:8]};
    if ((uspddrphy_dly_sel_storage[1] & uspddrphy_rdly_dq_bitslip_re)) begin
        uspddrphy_bitslip13_value1 <= (uspddrphy_bitslip13_value1 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[1] & uspddrphy_rdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip13_value1 <= 3'd7;
    end
    uspddrphy_bitslip13_r1 <= {uspddrphy_bitslip131, uspddrphy_bitslip13_r1[15:8]};
    if ((uspddrphy_dly_sel_storage[1] & uspddrphy_wdly_dq_bitslip_re)) begin
        uspddrphy_bitslip14_value0 <= (uspddrphy_bitslip14_value0 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[1] & uspddrphy_wdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip14_value0 <= 3'd7;
    end
    uspddrphy_bitslip14_r0 <= {{uspddrphy_interface1_dfi_p3_wrdata[78], uspddrphy_interface1_dfi_p3_wrdata[14], uspddrphy_interface1_dfi_p2_wrdata[78], uspddrphy_interface1_dfi_p2_wrdata[14], uspddrphy_interface1_dfi_p1_wrdata[78], uspddrphy_interface1_dfi_p1_wrdata[14], uspddrphy_interface1_dfi_p0_wrdata[78], uspddrphy_interface1_dfi_p0_wrdata[14]}, uspddrphy_bitslip14_r0[15:8]};
    if ((uspddrphy_dly_sel_storage[1] & uspddrphy_rdly_dq_bitslip_re)) begin
        uspddrphy_bitslip14_value1 <= (uspddrphy_bitslip14_value1 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[1] & uspddrphy_rdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip14_value1 <= 3'd7;
    end
    uspddrphy_bitslip14_r1 <= {uspddrphy_bitslip141, uspddrphy_bitslip14_r1[15:8]};
    if ((uspddrphy_dly_sel_storage[1] & uspddrphy_wdly_dq_bitslip_re)) begin
        uspddrphy_bitslip15_value0 <= (uspddrphy_bitslip15_value0 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[1] & uspddrphy_wdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip15_value0 <= 3'd7;
    end
    uspddrphy_bitslip15_r0 <= {{uspddrphy_interface1_dfi_p3_wrdata[79], uspddrphy_interface1_dfi_p3_wrdata[15], uspddrphy_interface1_dfi_p2_wrdata[79], uspddrphy_interface1_dfi_p2_wrdata[15], uspddrphy_interface1_dfi_p1_wrdata[79], uspddrphy_interface1_dfi_p1_wrdata[15], uspddrphy_interface1_dfi_p0_wrdata[79], uspddrphy_interface1_dfi_p0_wrdata[15]}, uspddrphy_bitslip15_r0[15:8]};
    if ((uspddrphy_dly_sel_storage[1] & uspddrphy_rdly_dq_bitslip_re)) begin
        uspddrphy_bitslip15_value1 <= (uspddrphy_bitslip15_value1 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[1] & uspddrphy_rdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip15_value1 <= 3'd7;
    end
    uspddrphy_bitslip15_r1 <= {uspddrphy_bitslip151, uspddrphy_bitslip15_r1[15:8]};
    if ((uspddrphy_dly_sel_storage[2] & uspddrphy_wdly_dq_bitslip_re)) begin
        uspddrphy_bitslip16_value0 <= (uspddrphy_bitslip16_value0 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[2] & uspddrphy_wdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip16_value0 <= 3'd7;
    end
    uspddrphy_bitslip16_r0 <= {{uspddrphy_interface1_dfi_p3_wrdata[80], uspddrphy_interface1_dfi_p3_wrdata[16], uspddrphy_interface1_dfi_p2_wrdata[80], uspddrphy_interface1_dfi_p2_wrdata[16], uspddrphy_interface1_dfi_p1_wrdata[80], uspddrphy_interface1_dfi_p1_wrdata[16], uspddrphy_interface1_dfi_p0_wrdata[80], uspddrphy_interface1_dfi_p0_wrdata[16]}, uspddrphy_bitslip16_r0[15:8]};
    if ((uspddrphy_dly_sel_storage[2] & uspddrphy_rdly_dq_bitslip_re)) begin
        uspddrphy_bitslip16_value1 <= (uspddrphy_bitslip16_value1 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[2] & uspddrphy_rdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip16_value1 <= 3'd7;
    end
    uspddrphy_bitslip16_r1 <= {uspddrphy_bitslip161, uspddrphy_bitslip16_r1[15:8]};
    if ((uspddrphy_dly_sel_storage[2] & uspddrphy_wdly_dq_bitslip_re)) begin
        uspddrphy_bitslip17_value0 <= (uspddrphy_bitslip17_value0 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[2] & uspddrphy_wdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip17_value0 <= 3'd7;
    end
    uspddrphy_bitslip17_r0 <= {{uspddrphy_interface1_dfi_p3_wrdata[81], uspddrphy_interface1_dfi_p3_wrdata[17], uspddrphy_interface1_dfi_p2_wrdata[81], uspddrphy_interface1_dfi_p2_wrdata[17], uspddrphy_interface1_dfi_p1_wrdata[81], uspddrphy_interface1_dfi_p1_wrdata[17], uspddrphy_interface1_dfi_p0_wrdata[81], uspddrphy_interface1_dfi_p0_wrdata[17]}, uspddrphy_bitslip17_r0[15:8]};
    if ((uspddrphy_dly_sel_storage[2] & uspddrphy_rdly_dq_bitslip_re)) begin
        uspddrphy_bitslip17_value1 <= (uspddrphy_bitslip17_value1 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[2] & uspddrphy_rdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip17_value1 <= 3'd7;
    end
    uspddrphy_bitslip17_r1 <= {uspddrphy_bitslip171, uspddrphy_bitslip17_r1[15:8]};
    if ((uspddrphy_dly_sel_storage[2] & uspddrphy_wdly_dq_bitslip_re)) begin
        uspddrphy_bitslip18_value0 <= (uspddrphy_bitslip18_value0 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[2] & uspddrphy_wdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip18_value0 <= 3'd7;
    end
    uspddrphy_bitslip18_r0 <= {{uspddrphy_interface1_dfi_p3_wrdata[82], uspddrphy_interface1_dfi_p3_wrdata[18], uspddrphy_interface1_dfi_p2_wrdata[82], uspddrphy_interface1_dfi_p2_wrdata[18], uspddrphy_interface1_dfi_p1_wrdata[82], uspddrphy_interface1_dfi_p1_wrdata[18], uspddrphy_interface1_dfi_p0_wrdata[82], uspddrphy_interface1_dfi_p0_wrdata[18]}, uspddrphy_bitslip18_r0[15:8]};
    if ((uspddrphy_dly_sel_storage[2] & uspddrphy_rdly_dq_bitslip_re)) begin
        uspddrphy_bitslip18_value1 <= (uspddrphy_bitslip18_value1 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[2] & uspddrphy_rdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip18_value1 <= 3'd7;
    end
    uspddrphy_bitslip18_r1 <= {uspddrphy_bitslip181, uspddrphy_bitslip18_r1[15:8]};
    if ((uspddrphy_dly_sel_storage[2] & uspddrphy_wdly_dq_bitslip_re)) begin
        uspddrphy_bitslip19_value0 <= (uspddrphy_bitslip19_value0 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[2] & uspddrphy_wdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip19_value0 <= 3'd7;
    end
    uspddrphy_bitslip19_r0 <= {{uspddrphy_interface1_dfi_p3_wrdata[83], uspddrphy_interface1_dfi_p3_wrdata[19], uspddrphy_interface1_dfi_p2_wrdata[83], uspddrphy_interface1_dfi_p2_wrdata[19], uspddrphy_interface1_dfi_p1_wrdata[83], uspddrphy_interface1_dfi_p1_wrdata[19], uspddrphy_interface1_dfi_p0_wrdata[83], uspddrphy_interface1_dfi_p0_wrdata[19]}, uspddrphy_bitslip19_r0[15:8]};
    if ((uspddrphy_dly_sel_storage[2] & uspddrphy_rdly_dq_bitslip_re)) begin
        uspddrphy_bitslip19_value1 <= (uspddrphy_bitslip19_value1 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[2] & uspddrphy_rdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip19_value1 <= 3'd7;
    end
    uspddrphy_bitslip19_r1 <= {uspddrphy_bitslip191, uspddrphy_bitslip19_r1[15:8]};
    if ((uspddrphy_dly_sel_storage[2] & uspddrphy_wdly_dq_bitslip_re)) begin
        uspddrphy_bitslip20_value0 <= (uspddrphy_bitslip20_value0 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[2] & uspddrphy_wdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip20_value0 <= 3'd7;
    end
    uspddrphy_bitslip20_r0 <= {{uspddrphy_interface1_dfi_p3_wrdata[84], uspddrphy_interface1_dfi_p3_wrdata[20], uspddrphy_interface1_dfi_p2_wrdata[84], uspddrphy_interface1_dfi_p2_wrdata[20], uspddrphy_interface1_dfi_p1_wrdata[84], uspddrphy_interface1_dfi_p1_wrdata[20], uspddrphy_interface1_dfi_p0_wrdata[84], uspddrphy_interface1_dfi_p0_wrdata[20]}, uspddrphy_bitslip20_r0[15:8]};
    if ((uspddrphy_dly_sel_storage[2] & uspddrphy_rdly_dq_bitslip_re)) begin
        uspddrphy_bitslip20_value1 <= (uspddrphy_bitslip20_value1 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[2] & uspddrphy_rdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip20_value1 <= 3'd7;
    end
    uspddrphy_bitslip20_r1 <= {uspddrphy_bitslip201, uspddrphy_bitslip20_r1[15:8]};
    if ((uspddrphy_dly_sel_storage[2] & uspddrphy_wdly_dq_bitslip_re)) begin
        uspddrphy_bitslip21_value0 <= (uspddrphy_bitslip21_value0 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[2] & uspddrphy_wdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip21_value0 <= 3'd7;
    end
    uspddrphy_bitslip21_r0 <= {{uspddrphy_interface1_dfi_p3_wrdata[85], uspddrphy_interface1_dfi_p3_wrdata[21], uspddrphy_interface1_dfi_p2_wrdata[85], uspddrphy_interface1_dfi_p2_wrdata[21], uspddrphy_interface1_dfi_p1_wrdata[85], uspddrphy_interface1_dfi_p1_wrdata[21], uspddrphy_interface1_dfi_p0_wrdata[85], uspddrphy_interface1_dfi_p0_wrdata[21]}, uspddrphy_bitslip21_r0[15:8]};
    if ((uspddrphy_dly_sel_storage[2] & uspddrphy_rdly_dq_bitslip_re)) begin
        uspddrphy_bitslip21_value1 <= (uspddrphy_bitslip21_value1 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[2] & uspddrphy_rdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip21_value1 <= 3'd7;
    end
    uspddrphy_bitslip21_r1 <= {uspddrphy_bitslip211, uspddrphy_bitslip21_r1[15:8]};
    if ((uspddrphy_dly_sel_storage[2] & uspddrphy_wdly_dq_bitslip_re)) begin
        uspddrphy_bitslip22_value0 <= (uspddrphy_bitslip22_value0 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[2] & uspddrphy_wdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip22_value0 <= 3'd7;
    end
    uspddrphy_bitslip22_r0 <= {{uspddrphy_interface1_dfi_p3_wrdata[86], uspddrphy_interface1_dfi_p3_wrdata[22], uspddrphy_interface1_dfi_p2_wrdata[86], uspddrphy_interface1_dfi_p2_wrdata[22], uspddrphy_interface1_dfi_p1_wrdata[86], uspddrphy_interface1_dfi_p1_wrdata[22], uspddrphy_interface1_dfi_p0_wrdata[86], uspddrphy_interface1_dfi_p0_wrdata[22]}, uspddrphy_bitslip22_r0[15:8]};
    if ((uspddrphy_dly_sel_storage[2] & uspddrphy_rdly_dq_bitslip_re)) begin
        uspddrphy_bitslip22_value1 <= (uspddrphy_bitslip22_value1 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[2] & uspddrphy_rdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip22_value1 <= 3'd7;
    end
    uspddrphy_bitslip22_r1 <= {uspddrphy_bitslip221, uspddrphy_bitslip22_r1[15:8]};
    if ((uspddrphy_dly_sel_storage[2] & uspddrphy_wdly_dq_bitslip_re)) begin
        uspddrphy_bitslip23_value0 <= (uspddrphy_bitslip23_value0 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[2] & uspddrphy_wdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip23_value0 <= 3'd7;
    end
    uspddrphy_bitslip23_r0 <= {{uspddrphy_interface1_dfi_p3_wrdata[87], uspddrphy_interface1_dfi_p3_wrdata[23], uspddrphy_interface1_dfi_p2_wrdata[87], uspddrphy_interface1_dfi_p2_wrdata[23], uspddrphy_interface1_dfi_p1_wrdata[87], uspddrphy_interface1_dfi_p1_wrdata[23], uspddrphy_interface1_dfi_p0_wrdata[87], uspddrphy_interface1_dfi_p0_wrdata[23]}, uspddrphy_bitslip23_r0[15:8]};
    if ((uspddrphy_dly_sel_storage[2] & uspddrphy_rdly_dq_bitslip_re)) begin
        uspddrphy_bitslip23_value1 <= (uspddrphy_bitslip23_value1 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[2] & uspddrphy_rdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip23_value1 <= 3'd7;
    end
    uspddrphy_bitslip23_r1 <= {uspddrphy_bitslip231, uspddrphy_bitslip23_r1[15:8]};
    if ((uspddrphy_dly_sel_storage[3] & uspddrphy_wdly_dq_bitslip_re)) begin
        uspddrphy_bitslip24_value0 <= (uspddrphy_bitslip24_value0 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[3] & uspddrphy_wdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip24_value0 <= 3'd7;
    end
    uspddrphy_bitslip24_r0 <= {{uspddrphy_interface1_dfi_p3_wrdata[88], uspddrphy_interface1_dfi_p3_wrdata[24], uspddrphy_interface1_dfi_p2_wrdata[88], uspddrphy_interface1_dfi_p2_wrdata[24], uspddrphy_interface1_dfi_p1_wrdata[88], uspddrphy_interface1_dfi_p1_wrdata[24], uspddrphy_interface1_dfi_p0_wrdata[88], uspddrphy_interface1_dfi_p0_wrdata[24]}, uspddrphy_bitslip24_r0[15:8]};
    if ((uspddrphy_dly_sel_storage[3] & uspddrphy_rdly_dq_bitslip_re)) begin
        uspddrphy_bitslip24_value1 <= (uspddrphy_bitslip24_value1 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[3] & uspddrphy_rdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip24_value1 <= 3'd7;
    end
    uspddrphy_bitslip24_r1 <= {uspddrphy_bitslip241, uspddrphy_bitslip24_r1[15:8]};
    if ((uspddrphy_dly_sel_storage[3] & uspddrphy_wdly_dq_bitslip_re)) begin
        uspddrphy_bitslip25_value0 <= (uspddrphy_bitslip25_value0 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[3] & uspddrphy_wdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip25_value0 <= 3'd7;
    end
    uspddrphy_bitslip25_r0 <= {{uspddrphy_interface1_dfi_p3_wrdata[89], uspddrphy_interface1_dfi_p3_wrdata[25], uspddrphy_interface1_dfi_p2_wrdata[89], uspddrphy_interface1_dfi_p2_wrdata[25], uspddrphy_interface1_dfi_p1_wrdata[89], uspddrphy_interface1_dfi_p1_wrdata[25], uspddrphy_interface1_dfi_p0_wrdata[89], uspddrphy_interface1_dfi_p0_wrdata[25]}, uspddrphy_bitslip25_r0[15:8]};
    if ((uspddrphy_dly_sel_storage[3] & uspddrphy_rdly_dq_bitslip_re)) begin
        uspddrphy_bitslip25_value1 <= (uspddrphy_bitslip25_value1 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[3] & uspddrphy_rdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip25_value1 <= 3'd7;
    end
    uspddrphy_bitslip25_r1 <= {uspddrphy_bitslip251, uspddrphy_bitslip25_r1[15:8]};
    if ((uspddrphy_dly_sel_storage[3] & uspddrphy_wdly_dq_bitslip_re)) begin
        uspddrphy_bitslip26_value0 <= (uspddrphy_bitslip26_value0 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[3] & uspddrphy_wdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip26_value0 <= 3'd7;
    end
    uspddrphy_bitslip26_r0 <= {{uspddrphy_interface1_dfi_p3_wrdata[90], uspddrphy_interface1_dfi_p3_wrdata[26], uspddrphy_interface1_dfi_p2_wrdata[90], uspddrphy_interface1_dfi_p2_wrdata[26], uspddrphy_interface1_dfi_p1_wrdata[90], uspddrphy_interface1_dfi_p1_wrdata[26], uspddrphy_interface1_dfi_p0_wrdata[90], uspddrphy_interface1_dfi_p0_wrdata[26]}, uspddrphy_bitslip26_r0[15:8]};
    if ((uspddrphy_dly_sel_storage[3] & uspddrphy_rdly_dq_bitslip_re)) begin
        uspddrphy_bitslip26_value1 <= (uspddrphy_bitslip26_value1 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[3] & uspddrphy_rdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip26_value1 <= 3'd7;
    end
    uspddrphy_bitslip26_r1 <= {uspddrphy_bitslip261, uspddrphy_bitslip26_r1[15:8]};
    if ((uspddrphy_dly_sel_storage[3] & uspddrphy_wdly_dq_bitslip_re)) begin
        uspddrphy_bitslip27_value0 <= (uspddrphy_bitslip27_value0 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[3] & uspddrphy_wdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip27_value0 <= 3'd7;
    end
    uspddrphy_bitslip27_r0 <= {{uspddrphy_interface1_dfi_p3_wrdata[91], uspddrphy_interface1_dfi_p3_wrdata[27], uspddrphy_interface1_dfi_p2_wrdata[91], uspddrphy_interface1_dfi_p2_wrdata[27], uspddrphy_interface1_dfi_p1_wrdata[91], uspddrphy_interface1_dfi_p1_wrdata[27], uspddrphy_interface1_dfi_p0_wrdata[91], uspddrphy_interface1_dfi_p0_wrdata[27]}, uspddrphy_bitslip27_r0[15:8]};
    if ((uspddrphy_dly_sel_storage[3] & uspddrphy_rdly_dq_bitslip_re)) begin
        uspddrphy_bitslip27_value1 <= (uspddrphy_bitslip27_value1 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[3] & uspddrphy_rdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip27_value1 <= 3'd7;
    end
    uspddrphy_bitslip27_r1 <= {uspddrphy_bitslip271, uspddrphy_bitslip27_r1[15:8]};
    if ((uspddrphy_dly_sel_storage[3] & uspddrphy_wdly_dq_bitslip_re)) begin
        uspddrphy_bitslip28_value0 <= (uspddrphy_bitslip28_value0 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[3] & uspddrphy_wdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip28_value0 <= 3'd7;
    end
    uspddrphy_bitslip28_r0 <= {{uspddrphy_interface1_dfi_p3_wrdata[92], uspddrphy_interface1_dfi_p3_wrdata[28], uspddrphy_interface1_dfi_p2_wrdata[92], uspddrphy_interface1_dfi_p2_wrdata[28], uspddrphy_interface1_dfi_p1_wrdata[92], uspddrphy_interface1_dfi_p1_wrdata[28], uspddrphy_interface1_dfi_p0_wrdata[92], uspddrphy_interface1_dfi_p0_wrdata[28]}, uspddrphy_bitslip28_r0[15:8]};
    if ((uspddrphy_dly_sel_storage[3] & uspddrphy_rdly_dq_bitslip_re)) begin
        uspddrphy_bitslip28_value1 <= (uspddrphy_bitslip28_value1 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[3] & uspddrphy_rdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip28_value1 <= 3'd7;
    end
    uspddrphy_bitslip28_r1 <= {uspddrphy_bitslip281, uspddrphy_bitslip28_r1[15:8]};
    if ((uspddrphy_dly_sel_storage[3] & uspddrphy_wdly_dq_bitslip_re)) begin
        uspddrphy_bitslip29_value0 <= (uspddrphy_bitslip29_value0 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[3] & uspddrphy_wdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip29_value0 <= 3'd7;
    end
    uspddrphy_bitslip29_r0 <= {{uspddrphy_interface1_dfi_p3_wrdata[93], uspddrphy_interface1_dfi_p3_wrdata[29], uspddrphy_interface1_dfi_p2_wrdata[93], uspddrphy_interface1_dfi_p2_wrdata[29], uspddrphy_interface1_dfi_p1_wrdata[93], uspddrphy_interface1_dfi_p1_wrdata[29], uspddrphy_interface1_dfi_p0_wrdata[93], uspddrphy_interface1_dfi_p0_wrdata[29]}, uspddrphy_bitslip29_r0[15:8]};
    if ((uspddrphy_dly_sel_storage[3] & uspddrphy_rdly_dq_bitslip_re)) begin
        uspddrphy_bitslip29_value1 <= (uspddrphy_bitslip29_value1 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[3] & uspddrphy_rdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip29_value1 <= 3'd7;
    end
    uspddrphy_bitslip29_r1 <= {uspddrphy_bitslip291, uspddrphy_bitslip29_r1[15:8]};
    if ((uspddrphy_dly_sel_storage[3] & uspddrphy_wdly_dq_bitslip_re)) begin
        uspddrphy_bitslip30_value0 <= (uspddrphy_bitslip30_value0 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[3] & uspddrphy_wdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip30_value0 <= 3'd7;
    end
    uspddrphy_bitslip30_r0 <= {{uspddrphy_interface1_dfi_p3_wrdata[94], uspddrphy_interface1_dfi_p3_wrdata[30], uspddrphy_interface1_dfi_p2_wrdata[94], uspddrphy_interface1_dfi_p2_wrdata[30], uspddrphy_interface1_dfi_p1_wrdata[94], uspddrphy_interface1_dfi_p1_wrdata[30], uspddrphy_interface1_dfi_p0_wrdata[94], uspddrphy_interface1_dfi_p0_wrdata[30]}, uspddrphy_bitslip30_r0[15:8]};
    if ((uspddrphy_dly_sel_storage[3] & uspddrphy_rdly_dq_bitslip_re)) begin
        uspddrphy_bitslip30_value1 <= (uspddrphy_bitslip30_value1 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[3] & uspddrphy_rdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip30_value1 <= 3'd7;
    end
    uspddrphy_bitslip30_r1 <= {uspddrphy_bitslip301, uspddrphy_bitslip30_r1[15:8]};
    if ((uspddrphy_dly_sel_storage[3] & uspddrphy_wdly_dq_bitslip_re)) begin
        uspddrphy_bitslip31_value0 <= (uspddrphy_bitslip31_value0 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[3] & uspddrphy_wdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip31_value0 <= 3'd7;
    end
    uspddrphy_bitslip31_r0 <= {{uspddrphy_interface1_dfi_p3_wrdata[95], uspddrphy_interface1_dfi_p3_wrdata[31], uspddrphy_interface1_dfi_p2_wrdata[95], uspddrphy_interface1_dfi_p2_wrdata[31], uspddrphy_interface1_dfi_p1_wrdata[95], uspddrphy_interface1_dfi_p1_wrdata[31], uspddrphy_interface1_dfi_p0_wrdata[95], uspddrphy_interface1_dfi_p0_wrdata[31]}, uspddrphy_bitslip31_r0[15:8]};
    if ((uspddrphy_dly_sel_storage[3] & uspddrphy_rdly_dq_bitslip_re)) begin
        uspddrphy_bitslip31_value1 <= (uspddrphy_bitslip31_value1 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[3] & uspddrphy_rdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip31_value1 <= 3'd7;
    end
    uspddrphy_bitslip31_r1 <= {uspddrphy_bitslip311, uspddrphy_bitslip31_r1[15:8]};
    if ((uspddrphy_dly_sel_storage[4] & uspddrphy_wdly_dq_bitslip_re)) begin
        uspddrphy_bitslip32_value0 <= (uspddrphy_bitslip32_value0 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[4] & uspddrphy_wdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip32_value0 <= 3'd7;
    end
    uspddrphy_bitslip32_r0 <= {{uspddrphy_interface1_dfi_p3_wrdata[96], uspddrphy_interface1_dfi_p3_wrdata[32], uspddrphy_interface1_dfi_p2_wrdata[96], uspddrphy_interface1_dfi_p2_wrdata[32], uspddrphy_interface1_dfi_p1_wrdata[96], uspddrphy_interface1_dfi_p1_wrdata[32], uspddrphy_interface1_dfi_p0_wrdata[96], uspddrphy_interface1_dfi_p0_wrdata[32]}, uspddrphy_bitslip32_r0[15:8]};
    if ((uspddrphy_dly_sel_storage[4] & uspddrphy_rdly_dq_bitslip_re)) begin
        uspddrphy_bitslip32_value1 <= (uspddrphy_bitslip32_value1 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[4] & uspddrphy_rdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip32_value1 <= 3'd7;
    end
    uspddrphy_bitslip32_r1 <= {uspddrphy_bitslip321, uspddrphy_bitslip32_r1[15:8]};
    if ((uspddrphy_dly_sel_storage[4] & uspddrphy_wdly_dq_bitslip_re)) begin
        uspddrphy_bitslip33_value0 <= (uspddrphy_bitslip33_value0 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[4] & uspddrphy_wdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip33_value0 <= 3'd7;
    end
    uspddrphy_bitslip33_r0 <= {{uspddrphy_interface1_dfi_p3_wrdata[97], uspddrphy_interface1_dfi_p3_wrdata[33], uspddrphy_interface1_dfi_p2_wrdata[97], uspddrphy_interface1_dfi_p2_wrdata[33], uspddrphy_interface1_dfi_p1_wrdata[97], uspddrphy_interface1_dfi_p1_wrdata[33], uspddrphy_interface1_dfi_p0_wrdata[97], uspddrphy_interface1_dfi_p0_wrdata[33]}, uspddrphy_bitslip33_r0[15:8]};
    if ((uspddrphy_dly_sel_storage[4] & uspddrphy_rdly_dq_bitslip_re)) begin
        uspddrphy_bitslip33_value1 <= (uspddrphy_bitslip33_value1 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[4] & uspddrphy_rdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip33_value1 <= 3'd7;
    end
    uspddrphy_bitslip33_r1 <= {uspddrphy_bitslip331, uspddrphy_bitslip33_r1[15:8]};
    if ((uspddrphy_dly_sel_storage[4] & uspddrphy_wdly_dq_bitslip_re)) begin
        uspddrphy_bitslip34_value0 <= (uspddrphy_bitslip34_value0 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[4] & uspddrphy_wdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip34_value0 <= 3'd7;
    end
    uspddrphy_bitslip34_r0 <= {{uspddrphy_interface1_dfi_p3_wrdata[98], uspddrphy_interface1_dfi_p3_wrdata[34], uspddrphy_interface1_dfi_p2_wrdata[98], uspddrphy_interface1_dfi_p2_wrdata[34], uspddrphy_interface1_dfi_p1_wrdata[98], uspddrphy_interface1_dfi_p1_wrdata[34], uspddrphy_interface1_dfi_p0_wrdata[98], uspddrphy_interface1_dfi_p0_wrdata[34]}, uspddrphy_bitslip34_r0[15:8]};
    if ((uspddrphy_dly_sel_storage[4] & uspddrphy_rdly_dq_bitslip_re)) begin
        uspddrphy_bitslip34_value1 <= (uspddrphy_bitslip34_value1 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[4] & uspddrphy_rdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip34_value1 <= 3'd7;
    end
    uspddrphy_bitslip34_r1 <= {uspddrphy_bitslip341, uspddrphy_bitslip34_r1[15:8]};
    if ((uspddrphy_dly_sel_storage[4] & uspddrphy_wdly_dq_bitslip_re)) begin
        uspddrphy_bitslip35_value0 <= (uspddrphy_bitslip35_value0 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[4] & uspddrphy_wdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip35_value0 <= 3'd7;
    end
    uspddrphy_bitslip35_r0 <= {{uspddrphy_interface1_dfi_p3_wrdata[99], uspddrphy_interface1_dfi_p3_wrdata[35], uspddrphy_interface1_dfi_p2_wrdata[99], uspddrphy_interface1_dfi_p2_wrdata[35], uspddrphy_interface1_dfi_p1_wrdata[99], uspddrphy_interface1_dfi_p1_wrdata[35], uspddrphy_interface1_dfi_p0_wrdata[99], uspddrphy_interface1_dfi_p0_wrdata[35]}, uspddrphy_bitslip35_r0[15:8]};
    if ((uspddrphy_dly_sel_storage[4] & uspddrphy_rdly_dq_bitslip_re)) begin
        uspddrphy_bitslip35_value1 <= (uspddrphy_bitslip35_value1 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[4] & uspddrphy_rdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip35_value1 <= 3'd7;
    end
    uspddrphy_bitslip35_r1 <= {uspddrphy_bitslip351, uspddrphy_bitslip35_r1[15:8]};
    if ((uspddrphy_dly_sel_storage[4] & uspddrphy_wdly_dq_bitslip_re)) begin
        uspddrphy_bitslip36_value0 <= (uspddrphy_bitslip36_value0 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[4] & uspddrphy_wdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip36_value0 <= 3'd7;
    end
    uspddrphy_bitslip36_r0 <= {{uspddrphy_interface1_dfi_p3_wrdata[100], uspddrphy_interface1_dfi_p3_wrdata[36], uspddrphy_interface1_dfi_p2_wrdata[100], uspddrphy_interface1_dfi_p2_wrdata[36], uspddrphy_interface1_dfi_p1_wrdata[100], uspddrphy_interface1_dfi_p1_wrdata[36], uspddrphy_interface1_dfi_p0_wrdata[100], uspddrphy_interface1_dfi_p0_wrdata[36]}, uspddrphy_bitslip36_r0[15:8]};
    if ((uspddrphy_dly_sel_storage[4] & uspddrphy_rdly_dq_bitslip_re)) begin
        uspddrphy_bitslip36_value1 <= (uspddrphy_bitslip36_value1 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[4] & uspddrphy_rdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip36_value1 <= 3'd7;
    end
    uspddrphy_bitslip36_r1 <= {uspddrphy_bitslip361, uspddrphy_bitslip36_r1[15:8]};
    if ((uspddrphy_dly_sel_storage[4] & uspddrphy_wdly_dq_bitslip_re)) begin
        uspddrphy_bitslip37_value0 <= (uspddrphy_bitslip37_value0 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[4] & uspddrphy_wdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip37_value0 <= 3'd7;
    end
    uspddrphy_bitslip37_r0 <= {{uspddrphy_interface1_dfi_p3_wrdata[101], uspddrphy_interface1_dfi_p3_wrdata[37], uspddrphy_interface1_dfi_p2_wrdata[101], uspddrphy_interface1_dfi_p2_wrdata[37], uspddrphy_interface1_dfi_p1_wrdata[101], uspddrphy_interface1_dfi_p1_wrdata[37], uspddrphy_interface1_dfi_p0_wrdata[101], uspddrphy_interface1_dfi_p0_wrdata[37]}, uspddrphy_bitslip37_r0[15:8]};
    if ((uspddrphy_dly_sel_storage[4] & uspddrphy_rdly_dq_bitslip_re)) begin
        uspddrphy_bitslip37_value1 <= (uspddrphy_bitslip37_value1 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[4] & uspddrphy_rdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip37_value1 <= 3'd7;
    end
    uspddrphy_bitslip37_r1 <= {uspddrphy_bitslip371, uspddrphy_bitslip37_r1[15:8]};
    if ((uspddrphy_dly_sel_storage[4] & uspddrphy_wdly_dq_bitslip_re)) begin
        uspddrphy_bitslip38_value0 <= (uspddrphy_bitslip38_value0 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[4] & uspddrphy_wdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip38_value0 <= 3'd7;
    end
    uspddrphy_bitslip38_r0 <= {{uspddrphy_interface1_dfi_p3_wrdata[102], uspddrphy_interface1_dfi_p3_wrdata[38], uspddrphy_interface1_dfi_p2_wrdata[102], uspddrphy_interface1_dfi_p2_wrdata[38], uspddrphy_interface1_dfi_p1_wrdata[102], uspddrphy_interface1_dfi_p1_wrdata[38], uspddrphy_interface1_dfi_p0_wrdata[102], uspddrphy_interface1_dfi_p0_wrdata[38]}, uspddrphy_bitslip38_r0[15:8]};
    if ((uspddrphy_dly_sel_storage[4] & uspddrphy_rdly_dq_bitslip_re)) begin
        uspddrphy_bitslip38_value1 <= (uspddrphy_bitslip38_value1 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[4] & uspddrphy_rdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip38_value1 <= 3'd7;
    end
    uspddrphy_bitslip38_r1 <= {uspddrphy_bitslip381, uspddrphy_bitslip38_r1[15:8]};
    if ((uspddrphy_dly_sel_storage[4] & uspddrphy_wdly_dq_bitslip_re)) begin
        uspddrphy_bitslip39_value0 <= (uspddrphy_bitslip39_value0 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[4] & uspddrphy_wdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip39_value0 <= 3'd7;
    end
    uspddrphy_bitslip39_r0 <= {{uspddrphy_interface1_dfi_p3_wrdata[103], uspddrphy_interface1_dfi_p3_wrdata[39], uspddrphy_interface1_dfi_p2_wrdata[103], uspddrphy_interface1_dfi_p2_wrdata[39], uspddrphy_interface1_dfi_p1_wrdata[103], uspddrphy_interface1_dfi_p1_wrdata[39], uspddrphy_interface1_dfi_p0_wrdata[103], uspddrphy_interface1_dfi_p0_wrdata[39]}, uspddrphy_bitslip39_r0[15:8]};
    if ((uspddrphy_dly_sel_storage[4] & uspddrphy_rdly_dq_bitslip_re)) begin
        uspddrphy_bitslip39_value1 <= (uspddrphy_bitslip39_value1 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[4] & uspddrphy_rdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip39_value1 <= 3'd7;
    end
    uspddrphy_bitslip39_r1 <= {uspddrphy_bitslip391, uspddrphy_bitslip39_r1[15:8]};
    if ((uspddrphy_dly_sel_storage[5] & uspddrphy_wdly_dq_bitslip_re)) begin
        uspddrphy_bitslip40_value0 <= (uspddrphy_bitslip40_value0 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[5] & uspddrphy_wdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip40_value0 <= 3'd7;
    end
    uspddrphy_bitslip40_r0 <= {{uspddrphy_interface1_dfi_p3_wrdata[104], uspddrphy_interface1_dfi_p3_wrdata[40], uspddrphy_interface1_dfi_p2_wrdata[104], uspddrphy_interface1_dfi_p2_wrdata[40], uspddrphy_interface1_dfi_p1_wrdata[104], uspddrphy_interface1_dfi_p1_wrdata[40], uspddrphy_interface1_dfi_p0_wrdata[104], uspddrphy_interface1_dfi_p0_wrdata[40]}, uspddrphy_bitslip40_r0[15:8]};
    if ((uspddrphy_dly_sel_storage[5] & uspddrphy_rdly_dq_bitslip_re)) begin
        uspddrphy_bitslip40_value1 <= (uspddrphy_bitslip40_value1 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[5] & uspddrphy_rdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip40_value1 <= 3'd7;
    end
    uspddrphy_bitslip40_r1 <= {uspddrphy_bitslip401, uspddrphy_bitslip40_r1[15:8]};
    if ((uspddrphy_dly_sel_storage[5] & uspddrphy_wdly_dq_bitslip_re)) begin
        uspddrphy_bitslip41_value0 <= (uspddrphy_bitslip41_value0 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[5] & uspddrphy_wdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip41_value0 <= 3'd7;
    end
    uspddrphy_bitslip41_r0 <= {{uspddrphy_interface1_dfi_p3_wrdata[105], uspddrphy_interface1_dfi_p3_wrdata[41], uspddrphy_interface1_dfi_p2_wrdata[105], uspddrphy_interface1_dfi_p2_wrdata[41], uspddrphy_interface1_dfi_p1_wrdata[105], uspddrphy_interface1_dfi_p1_wrdata[41], uspddrphy_interface1_dfi_p0_wrdata[105], uspddrphy_interface1_dfi_p0_wrdata[41]}, uspddrphy_bitslip41_r0[15:8]};
    if ((uspddrphy_dly_sel_storage[5] & uspddrphy_rdly_dq_bitslip_re)) begin
        uspddrphy_bitslip41_value1 <= (uspddrphy_bitslip41_value1 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[5] & uspddrphy_rdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip41_value1 <= 3'd7;
    end
    uspddrphy_bitslip41_r1 <= {uspddrphy_bitslip411, uspddrphy_bitslip41_r1[15:8]};
    if ((uspddrphy_dly_sel_storage[5] & uspddrphy_wdly_dq_bitslip_re)) begin
        uspddrphy_bitslip42_value0 <= (uspddrphy_bitslip42_value0 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[5] & uspddrphy_wdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip42_value0 <= 3'd7;
    end
    uspddrphy_bitslip42_r0 <= {{uspddrphy_interface1_dfi_p3_wrdata[106], uspddrphy_interface1_dfi_p3_wrdata[42], uspddrphy_interface1_dfi_p2_wrdata[106], uspddrphy_interface1_dfi_p2_wrdata[42], uspddrphy_interface1_dfi_p1_wrdata[106], uspddrphy_interface1_dfi_p1_wrdata[42], uspddrphy_interface1_dfi_p0_wrdata[106], uspddrphy_interface1_dfi_p0_wrdata[42]}, uspddrphy_bitslip42_r0[15:8]};
    if ((uspddrphy_dly_sel_storage[5] & uspddrphy_rdly_dq_bitslip_re)) begin
        uspddrphy_bitslip42_value1 <= (uspddrphy_bitslip42_value1 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[5] & uspddrphy_rdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip42_value1 <= 3'd7;
    end
    uspddrphy_bitslip42_r1 <= {uspddrphy_bitslip421, uspddrphy_bitslip42_r1[15:8]};
    if ((uspddrphy_dly_sel_storage[5] & uspddrphy_wdly_dq_bitslip_re)) begin
        uspddrphy_bitslip43_value0 <= (uspddrphy_bitslip43_value0 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[5] & uspddrphy_wdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip43_value0 <= 3'd7;
    end
    uspddrphy_bitslip43_r0 <= {{uspddrphy_interface1_dfi_p3_wrdata[107], uspddrphy_interface1_dfi_p3_wrdata[43], uspddrphy_interface1_dfi_p2_wrdata[107], uspddrphy_interface1_dfi_p2_wrdata[43], uspddrphy_interface1_dfi_p1_wrdata[107], uspddrphy_interface1_dfi_p1_wrdata[43], uspddrphy_interface1_dfi_p0_wrdata[107], uspddrphy_interface1_dfi_p0_wrdata[43]}, uspddrphy_bitslip43_r0[15:8]};
    if ((uspddrphy_dly_sel_storage[5] & uspddrphy_rdly_dq_bitslip_re)) begin
        uspddrphy_bitslip43_value1 <= (uspddrphy_bitslip43_value1 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[5] & uspddrphy_rdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip43_value1 <= 3'd7;
    end
    uspddrphy_bitslip43_r1 <= {uspddrphy_bitslip431, uspddrphy_bitslip43_r1[15:8]};
    if ((uspddrphy_dly_sel_storage[5] & uspddrphy_wdly_dq_bitslip_re)) begin
        uspddrphy_bitslip44_value0 <= (uspddrphy_bitslip44_value0 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[5] & uspddrphy_wdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip44_value0 <= 3'd7;
    end
    uspddrphy_bitslip44_r0 <= {{uspddrphy_interface1_dfi_p3_wrdata[108], uspddrphy_interface1_dfi_p3_wrdata[44], uspddrphy_interface1_dfi_p2_wrdata[108], uspddrphy_interface1_dfi_p2_wrdata[44], uspddrphy_interface1_dfi_p1_wrdata[108], uspddrphy_interface1_dfi_p1_wrdata[44], uspddrphy_interface1_dfi_p0_wrdata[108], uspddrphy_interface1_dfi_p0_wrdata[44]}, uspddrphy_bitslip44_r0[15:8]};
    if ((uspddrphy_dly_sel_storage[5] & uspddrphy_rdly_dq_bitslip_re)) begin
        uspddrphy_bitslip44_value1 <= (uspddrphy_bitslip44_value1 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[5] & uspddrphy_rdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip44_value1 <= 3'd7;
    end
    uspddrphy_bitslip44_r1 <= {uspddrphy_bitslip441, uspddrphy_bitslip44_r1[15:8]};
    if ((uspddrphy_dly_sel_storage[5] & uspddrphy_wdly_dq_bitslip_re)) begin
        uspddrphy_bitslip45_value0 <= (uspddrphy_bitslip45_value0 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[5] & uspddrphy_wdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip45_value0 <= 3'd7;
    end
    uspddrphy_bitslip45_r0 <= {{uspddrphy_interface1_dfi_p3_wrdata[109], uspddrphy_interface1_dfi_p3_wrdata[45], uspddrphy_interface1_dfi_p2_wrdata[109], uspddrphy_interface1_dfi_p2_wrdata[45], uspddrphy_interface1_dfi_p1_wrdata[109], uspddrphy_interface1_dfi_p1_wrdata[45], uspddrphy_interface1_dfi_p0_wrdata[109], uspddrphy_interface1_dfi_p0_wrdata[45]}, uspddrphy_bitslip45_r0[15:8]};
    if ((uspddrphy_dly_sel_storage[5] & uspddrphy_rdly_dq_bitslip_re)) begin
        uspddrphy_bitslip45_value1 <= (uspddrphy_bitslip45_value1 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[5] & uspddrphy_rdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip45_value1 <= 3'd7;
    end
    uspddrphy_bitslip45_r1 <= {uspddrphy_bitslip451, uspddrphy_bitslip45_r1[15:8]};
    if ((uspddrphy_dly_sel_storage[5] & uspddrphy_wdly_dq_bitslip_re)) begin
        uspddrphy_bitslip46_value0 <= (uspddrphy_bitslip46_value0 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[5] & uspddrphy_wdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip46_value0 <= 3'd7;
    end
    uspddrphy_bitslip46_r0 <= {{uspddrphy_interface1_dfi_p3_wrdata[110], uspddrphy_interface1_dfi_p3_wrdata[46], uspddrphy_interface1_dfi_p2_wrdata[110], uspddrphy_interface1_dfi_p2_wrdata[46], uspddrphy_interface1_dfi_p1_wrdata[110], uspddrphy_interface1_dfi_p1_wrdata[46], uspddrphy_interface1_dfi_p0_wrdata[110], uspddrphy_interface1_dfi_p0_wrdata[46]}, uspddrphy_bitslip46_r0[15:8]};
    if ((uspddrphy_dly_sel_storage[5] & uspddrphy_rdly_dq_bitslip_re)) begin
        uspddrphy_bitslip46_value1 <= (uspddrphy_bitslip46_value1 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[5] & uspddrphy_rdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip46_value1 <= 3'd7;
    end
    uspddrphy_bitslip46_r1 <= {uspddrphy_bitslip461, uspddrphy_bitslip46_r1[15:8]};
    if ((uspddrphy_dly_sel_storage[5] & uspddrphy_wdly_dq_bitslip_re)) begin
        uspddrphy_bitslip47_value0 <= (uspddrphy_bitslip47_value0 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[5] & uspddrphy_wdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip47_value0 <= 3'd7;
    end
    uspddrphy_bitslip47_r0 <= {{uspddrphy_interface1_dfi_p3_wrdata[111], uspddrphy_interface1_dfi_p3_wrdata[47], uspddrphy_interface1_dfi_p2_wrdata[111], uspddrphy_interface1_dfi_p2_wrdata[47], uspddrphy_interface1_dfi_p1_wrdata[111], uspddrphy_interface1_dfi_p1_wrdata[47], uspddrphy_interface1_dfi_p0_wrdata[111], uspddrphy_interface1_dfi_p0_wrdata[47]}, uspddrphy_bitslip47_r0[15:8]};
    if ((uspddrphy_dly_sel_storage[5] & uspddrphy_rdly_dq_bitslip_re)) begin
        uspddrphy_bitslip47_value1 <= (uspddrphy_bitslip47_value1 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[5] & uspddrphy_rdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip47_value1 <= 3'd7;
    end
    uspddrphy_bitslip47_r1 <= {uspddrphy_bitslip471, uspddrphy_bitslip47_r1[15:8]};
    if ((uspddrphy_dly_sel_storage[6] & uspddrphy_wdly_dq_bitslip_re)) begin
        uspddrphy_bitslip48_value0 <= (uspddrphy_bitslip48_value0 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[6] & uspddrphy_wdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip48_value0 <= 3'd7;
    end
    uspddrphy_bitslip48_r0 <= {{uspddrphy_interface1_dfi_p3_wrdata[112], uspddrphy_interface1_dfi_p3_wrdata[48], uspddrphy_interface1_dfi_p2_wrdata[112], uspddrphy_interface1_dfi_p2_wrdata[48], uspddrphy_interface1_dfi_p1_wrdata[112], uspddrphy_interface1_dfi_p1_wrdata[48], uspddrphy_interface1_dfi_p0_wrdata[112], uspddrphy_interface1_dfi_p0_wrdata[48]}, uspddrphy_bitslip48_r0[15:8]};
    if ((uspddrphy_dly_sel_storage[6] & uspddrphy_rdly_dq_bitslip_re)) begin
        uspddrphy_bitslip48_value1 <= (uspddrphy_bitslip48_value1 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[6] & uspddrphy_rdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip48_value1 <= 3'd7;
    end
    uspddrphy_bitslip48_r1 <= {uspddrphy_bitslip481, uspddrphy_bitslip48_r1[15:8]};
    if ((uspddrphy_dly_sel_storage[6] & uspddrphy_wdly_dq_bitslip_re)) begin
        uspddrphy_bitslip49_value0 <= (uspddrphy_bitslip49_value0 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[6] & uspddrphy_wdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip49_value0 <= 3'd7;
    end
    uspddrphy_bitslip49_r0 <= {{uspddrphy_interface1_dfi_p3_wrdata[113], uspddrphy_interface1_dfi_p3_wrdata[49], uspddrphy_interface1_dfi_p2_wrdata[113], uspddrphy_interface1_dfi_p2_wrdata[49], uspddrphy_interface1_dfi_p1_wrdata[113], uspddrphy_interface1_dfi_p1_wrdata[49], uspddrphy_interface1_dfi_p0_wrdata[113], uspddrphy_interface1_dfi_p0_wrdata[49]}, uspddrphy_bitslip49_r0[15:8]};
    if ((uspddrphy_dly_sel_storage[6] & uspddrphy_rdly_dq_bitslip_re)) begin
        uspddrphy_bitslip49_value1 <= (uspddrphy_bitslip49_value1 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[6] & uspddrphy_rdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip49_value1 <= 3'd7;
    end
    uspddrphy_bitslip49_r1 <= {uspddrphy_bitslip491, uspddrphy_bitslip49_r1[15:8]};
    if ((uspddrphy_dly_sel_storage[6] & uspddrphy_wdly_dq_bitslip_re)) begin
        uspddrphy_bitslip50_value0 <= (uspddrphy_bitslip50_value0 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[6] & uspddrphy_wdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip50_value0 <= 3'd7;
    end
    uspddrphy_bitslip50_r0 <= {{uspddrphy_interface1_dfi_p3_wrdata[114], uspddrphy_interface1_dfi_p3_wrdata[50], uspddrphy_interface1_dfi_p2_wrdata[114], uspddrphy_interface1_dfi_p2_wrdata[50], uspddrphy_interface1_dfi_p1_wrdata[114], uspddrphy_interface1_dfi_p1_wrdata[50], uspddrphy_interface1_dfi_p0_wrdata[114], uspddrphy_interface1_dfi_p0_wrdata[50]}, uspddrphy_bitslip50_r0[15:8]};
    if ((uspddrphy_dly_sel_storage[6] & uspddrphy_rdly_dq_bitslip_re)) begin
        uspddrphy_bitslip50_value1 <= (uspddrphy_bitslip50_value1 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[6] & uspddrphy_rdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip50_value1 <= 3'd7;
    end
    uspddrphy_bitslip50_r1 <= {uspddrphy_bitslip501, uspddrphy_bitslip50_r1[15:8]};
    if ((uspddrphy_dly_sel_storage[6] & uspddrphy_wdly_dq_bitslip_re)) begin
        uspddrphy_bitslip51_value0 <= (uspddrphy_bitslip51_value0 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[6] & uspddrphy_wdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip51_value0 <= 3'd7;
    end
    uspddrphy_bitslip51_r0 <= {{uspddrphy_interface1_dfi_p3_wrdata[115], uspddrphy_interface1_dfi_p3_wrdata[51], uspddrphy_interface1_dfi_p2_wrdata[115], uspddrphy_interface1_dfi_p2_wrdata[51], uspddrphy_interface1_dfi_p1_wrdata[115], uspddrphy_interface1_dfi_p1_wrdata[51], uspddrphy_interface1_dfi_p0_wrdata[115], uspddrphy_interface1_dfi_p0_wrdata[51]}, uspddrphy_bitslip51_r0[15:8]};
    if ((uspddrphy_dly_sel_storage[6] & uspddrphy_rdly_dq_bitslip_re)) begin
        uspddrphy_bitslip51_value1 <= (uspddrphy_bitslip51_value1 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[6] & uspddrphy_rdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip51_value1 <= 3'd7;
    end
    uspddrphy_bitslip51_r1 <= {uspddrphy_bitslip511, uspddrphy_bitslip51_r1[15:8]};
    if ((uspddrphy_dly_sel_storage[6] & uspddrphy_wdly_dq_bitslip_re)) begin
        uspddrphy_bitslip52_value0 <= (uspddrphy_bitslip52_value0 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[6] & uspddrphy_wdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip52_value0 <= 3'd7;
    end
    uspddrphy_bitslip52_r0 <= {{uspddrphy_interface1_dfi_p3_wrdata[116], uspddrphy_interface1_dfi_p3_wrdata[52], uspddrphy_interface1_dfi_p2_wrdata[116], uspddrphy_interface1_dfi_p2_wrdata[52], uspddrphy_interface1_dfi_p1_wrdata[116], uspddrphy_interface1_dfi_p1_wrdata[52], uspddrphy_interface1_dfi_p0_wrdata[116], uspddrphy_interface1_dfi_p0_wrdata[52]}, uspddrphy_bitslip52_r0[15:8]};
    if ((uspddrphy_dly_sel_storage[6] & uspddrphy_rdly_dq_bitslip_re)) begin
        uspddrphy_bitslip52_value1 <= (uspddrphy_bitslip52_value1 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[6] & uspddrphy_rdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip52_value1 <= 3'd7;
    end
    uspddrphy_bitslip52_r1 <= {uspddrphy_bitslip521, uspddrphy_bitslip52_r1[15:8]};
    if ((uspddrphy_dly_sel_storage[6] & uspddrphy_wdly_dq_bitslip_re)) begin
        uspddrphy_bitslip53_value0 <= (uspddrphy_bitslip53_value0 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[6] & uspddrphy_wdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip53_value0 <= 3'd7;
    end
    uspddrphy_bitslip53_r0 <= {{uspddrphy_interface1_dfi_p3_wrdata[117], uspddrphy_interface1_dfi_p3_wrdata[53], uspddrphy_interface1_dfi_p2_wrdata[117], uspddrphy_interface1_dfi_p2_wrdata[53], uspddrphy_interface1_dfi_p1_wrdata[117], uspddrphy_interface1_dfi_p1_wrdata[53], uspddrphy_interface1_dfi_p0_wrdata[117], uspddrphy_interface1_dfi_p0_wrdata[53]}, uspddrphy_bitslip53_r0[15:8]};
    if ((uspddrphy_dly_sel_storage[6] & uspddrphy_rdly_dq_bitslip_re)) begin
        uspddrphy_bitslip53_value1 <= (uspddrphy_bitslip53_value1 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[6] & uspddrphy_rdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip53_value1 <= 3'd7;
    end
    uspddrphy_bitslip53_r1 <= {uspddrphy_bitslip531, uspddrphy_bitslip53_r1[15:8]};
    if ((uspddrphy_dly_sel_storage[6] & uspddrphy_wdly_dq_bitslip_re)) begin
        uspddrphy_bitslip54_value0 <= (uspddrphy_bitslip54_value0 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[6] & uspddrphy_wdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip54_value0 <= 3'd7;
    end
    uspddrphy_bitslip54_r0 <= {{uspddrphy_interface1_dfi_p3_wrdata[118], uspddrphy_interface1_dfi_p3_wrdata[54], uspddrphy_interface1_dfi_p2_wrdata[118], uspddrphy_interface1_dfi_p2_wrdata[54], uspddrphy_interface1_dfi_p1_wrdata[118], uspddrphy_interface1_dfi_p1_wrdata[54], uspddrphy_interface1_dfi_p0_wrdata[118], uspddrphy_interface1_dfi_p0_wrdata[54]}, uspddrphy_bitslip54_r0[15:8]};
    if ((uspddrphy_dly_sel_storage[6] & uspddrphy_rdly_dq_bitslip_re)) begin
        uspddrphy_bitslip54_value1 <= (uspddrphy_bitslip54_value1 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[6] & uspddrphy_rdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip54_value1 <= 3'd7;
    end
    uspddrphy_bitslip54_r1 <= {uspddrphy_bitslip541, uspddrphy_bitslip54_r1[15:8]};
    if ((uspddrphy_dly_sel_storage[6] & uspddrphy_wdly_dq_bitslip_re)) begin
        uspddrphy_bitslip55_value0 <= (uspddrphy_bitslip55_value0 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[6] & uspddrphy_wdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip55_value0 <= 3'd7;
    end
    uspddrphy_bitslip55_r0 <= {{uspddrphy_interface1_dfi_p3_wrdata[119], uspddrphy_interface1_dfi_p3_wrdata[55], uspddrphy_interface1_dfi_p2_wrdata[119], uspddrphy_interface1_dfi_p2_wrdata[55], uspddrphy_interface1_dfi_p1_wrdata[119], uspddrphy_interface1_dfi_p1_wrdata[55], uspddrphy_interface1_dfi_p0_wrdata[119], uspddrphy_interface1_dfi_p0_wrdata[55]}, uspddrphy_bitslip55_r0[15:8]};
    if ((uspddrphy_dly_sel_storage[6] & uspddrphy_rdly_dq_bitslip_re)) begin
        uspddrphy_bitslip55_value1 <= (uspddrphy_bitslip55_value1 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[6] & uspddrphy_rdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip55_value1 <= 3'd7;
    end
    uspddrphy_bitslip55_r1 <= {uspddrphy_bitslip551, uspddrphy_bitslip55_r1[15:8]};
    if ((uspddrphy_dly_sel_storage[7] & uspddrphy_wdly_dq_bitslip_re)) begin
        uspddrphy_bitslip56_value0 <= (uspddrphy_bitslip56_value0 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[7] & uspddrphy_wdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip56_value0 <= 3'd7;
    end
    uspddrphy_bitslip56_r0 <= {{uspddrphy_interface1_dfi_p3_wrdata[120], uspddrphy_interface1_dfi_p3_wrdata[56], uspddrphy_interface1_dfi_p2_wrdata[120], uspddrphy_interface1_dfi_p2_wrdata[56], uspddrphy_interface1_dfi_p1_wrdata[120], uspddrphy_interface1_dfi_p1_wrdata[56], uspddrphy_interface1_dfi_p0_wrdata[120], uspddrphy_interface1_dfi_p0_wrdata[56]}, uspddrphy_bitslip56_r0[15:8]};
    if ((uspddrphy_dly_sel_storage[7] & uspddrphy_rdly_dq_bitslip_re)) begin
        uspddrphy_bitslip56_value1 <= (uspddrphy_bitslip56_value1 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[7] & uspddrphy_rdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip56_value1 <= 3'd7;
    end
    uspddrphy_bitslip56_r1 <= {uspddrphy_bitslip561, uspddrphy_bitslip56_r1[15:8]};
    if ((uspddrphy_dly_sel_storage[7] & uspddrphy_wdly_dq_bitslip_re)) begin
        uspddrphy_bitslip57_value0 <= (uspddrphy_bitslip57_value0 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[7] & uspddrphy_wdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip57_value0 <= 3'd7;
    end
    uspddrphy_bitslip57_r0 <= {{uspddrphy_interface1_dfi_p3_wrdata[121], uspddrphy_interface1_dfi_p3_wrdata[57], uspddrphy_interface1_dfi_p2_wrdata[121], uspddrphy_interface1_dfi_p2_wrdata[57], uspddrphy_interface1_dfi_p1_wrdata[121], uspddrphy_interface1_dfi_p1_wrdata[57], uspddrphy_interface1_dfi_p0_wrdata[121], uspddrphy_interface1_dfi_p0_wrdata[57]}, uspddrphy_bitslip57_r0[15:8]};
    if ((uspddrphy_dly_sel_storage[7] & uspddrphy_rdly_dq_bitslip_re)) begin
        uspddrphy_bitslip57_value1 <= (uspddrphy_bitslip57_value1 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[7] & uspddrphy_rdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip57_value1 <= 3'd7;
    end
    uspddrphy_bitslip57_r1 <= {uspddrphy_bitslip571, uspddrphy_bitslip57_r1[15:8]};
    if ((uspddrphy_dly_sel_storage[7] & uspddrphy_wdly_dq_bitslip_re)) begin
        uspddrphy_bitslip58_value0 <= (uspddrphy_bitslip58_value0 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[7] & uspddrphy_wdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip58_value0 <= 3'd7;
    end
    uspddrphy_bitslip58_r0 <= {{uspddrphy_interface1_dfi_p3_wrdata[122], uspddrphy_interface1_dfi_p3_wrdata[58], uspddrphy_interface1_dfi_p2_wrdata[122], uspddrphy_interface1_dfi_p2_wrdata[58], uspddrphy_interface1_dfi_p1_wrdata[122], uspddrphy_interface1_dfi_p1_wrdata[58], uspddrphy_interface1_dfi_p0_wrdata[122], uspddrphy_interface1_dfi_p0_wrdata[58]}, uspddrphy_bitslip58_r0[15:8]};
    if ((uspddrphy_dly_sel_storage[7] & uspddrphy_rdly_dq_bitslip_re)) begin
        uspddrphy_bitslip58_value1 <= (uspddrphy_bitslip58_value1 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[7] & uspddrphy_rdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip58_value1 <= 3'd7;
    end
    uspddrphy_bitslip58_r1 <= {uspddrphy_bitslip581, uspddrphy_bitslip58_r1[15:8]};
    if ((uspddrphy_dly_sel_storage[7] & uspddrphy_wdly_dq_bitslip_re)) begin
        uspddrphy_bitslip59_value0 <= (uspddrphy_bitslip59_value0 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[7] & uspddrphy_wdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip59_value0 <= 3'd7;
    end
    uspddrphy_bitslip59_r0 <= {{uspddrphy_interface1_dfi_p3_wrdata[123], uspddrphy_interface1_dfi_p3_wrdata[59], uspddrphy_interface1_dfi_p2_wrdata[123], uspddrphy_interface1_dfi_p2_wrdata[59], uspddrphy_interface1_dfi_p1_wrdata[123], uspddrphy_interface1_dfi_p1_wrdata[59], uspddrphy_interface1_dfi_p0_wrdata[123], uspddrphy_interface1_dfi_p0_wrdata[59]}, uspddrphy_bitslip59_r0[15:8]};
    if ((uspddrphy_dly_sel_storage[7] & uspddrphy_rdly_dq_bitslip_re)) begin
        uspddrphy_bitslip59_value1 <= (uspddrphy_bitslip59_value1 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[7] & uspddrphy_rdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip59_value1 <= 3'd7;
    end
    uspddrphy_bitslip59_r1 <= {uspddrphy_bitslip591, uspddrphy_bitslip59_r1[15:8]};
    if ((uspddrphy_dly_sel_storage[7] & uspddrphy_wdly_dq_bitslip_re)) begin
        uspddrphy_bitslip60_value0 <= (uspddrphy_bitslip60_value0 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[7] & uspddrphy_wdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip60_value0 <= 3'd7;
    end
    uspddrphy_bitslip60_r0 <= {{uspddrphy_interface1_dfi_p3_wrdata[124], uspddrphy_interface1_dfi_p3_wrdata[60], uspddrphy_interface1_dfi_p2_wrdata[124], uspddrphy_interface1_dfi_p2_wrdata[60], uspddrphy_interface1_dfi_p1_wrdata[124], uspddrphy_interface1_dfi_p1_wrdata[60], uspddrphy_interface1_dfi_p0_wrdata[124], uspddrphy_interface1_dfi_p0_wrdata[60]}, uspddrphy_bitslip60_r0[15:8]};
    if ((uspddrphy_dly_sel_storage[7] & uspddrphy_rdly_dq_bitslip_re)) begin
        uspddrphy_bitslip60_value1 <= (uspddrphy_bitslip60_value1 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[7] & uspddrphy_rdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip60_value1 <= 3'd7;
    end
    uspddrphy_bitslip60_r1 <= {uspddrphy_bitslip601, uspddrphy_bitslip60_r1[15:8]};
    if ((uspddrphy_dly_sel_storage[7] & uspddrphy_wdly_dq_bitslip_re)) begin
        uspddrphy_bitslip61_value0 <= (uspddrphy_bitslip61_value0 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[7] & uspddrphy_wdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip61_value0 <= 3'd7;
    end
    uspddrphy_bitslip61_r0 <= {{uspddrphy_interface1_dfi_p3_wrdata[125], uspddrphy_interface1_dfi_p3_wrdata[61], uspddrphy_interface1_dfi_p2_wrdata[125], uspddrphy_interface1_dfi_p2_wrdata[61], uspddrphy_interface1_dfi_p1_wrdata[125], uspddrphy_interface1_dfi_p1_wrdata[61], uspddrphy_interface1_dfi_p0_wrdata[125], uspddrphy_interface1_dfi_p0_wrdata[61]}, uspddrphy_bitslip61_r0[15:8]};
    if ((uspddrphy_dly_sel_storage[7] & uspddrphy_rdly_dq_bitslip_re)) begin
        uspddrphy_bitslip61_value1 <= (uspddrphy_bitslip61_value1 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[7] & uspddrphy_rdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip61_value1 <= 3'd7;
    end
    uspddrphy_bitslip61_r1 <= {uspddrphy_bitslip611, uspddrphy_bitslip61_r1[15:8]};
    if ((uspddrphy_dly_sel_storage[7] & uspddrphy_wdly_dq_bitslip_re)) begin
        uspddrphy_bitslip62_value0 <= (uspddrphy_bitslip62_value0 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[7] & uspddrphy_wdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip62_value0 <= 3'd7;
    end
    uspddrphy_bitslip62_r0 <= {{uspddrphy_interface1_dfi_p3_wrdata[126], uspddrphy_interface1_dfi_p3_wrdata[62], uspddrphy_interface1_dfi_p2_wrdata[126], uspddrphy_interface1_dfi_p2_wrdata[62], uspddrphy_interface1_dfi_p1_wrdata[126], uspddrphy_interface1_dfi_p1_wrdata[62], uspddrphy_interface1_dfi_p0_wrdata[126], uspddrphy_interface1_dfi_p0_wrdata[62]}, uspddrphy_bitslip62_r0[15:8]};
    if ((uspddrphy_dly_sel_storage[7] & uspddrphy_rdly_dq_bitslip_re)) begin
        uspddrphy_bitslip62_value1 <= (uspddrphy_bitslip62_value1 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[7] & uspddrphy_rdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip62_value1 <= 3'd7;
    end
    uspddrphy_bitslip62_r1 <= {uspddrphy_bitslip621, uspddrphy_bitslip62_r1[15:8]};
    if ((uspddrphy_dly_sel_storage[7] & uspddrphy_wdly_dq_bitslip_re)) begin
        uspddrphy_bitslip63_value0 <= (uspddrphy_bitslip63_value0 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[7] & uspddrphy_wdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip63_value0 <= 3'd7;
    end
    uspddrphy_bitslip63_r0 <= {{uspddrphy_interface1_dfi_p3_wrdata[127], uspddrphy_interface1_dfi_p3_wrdata[63], uspddrphy_interface1_dfi_p2_wrdata[127], uspddrphy_interface1_dfi_p2_wrdata[63], uspddrphy_interface1_dfi_p1_wrdata[127], uspddrphy_interface1_dfi_p1_wrdata[63], uspddrphy_interface1_dfi_p0_wrdata[127], uspddrphy_interface1_dfi_p0_wrdata[63]}, uspddrphy_bitslip63_r0[15:8]};
    if ((uspddrphy_dly_sel_storage[7] & uspddrphy_rdly_dq_bitslip_re)) begin
        uspddrphy_bitslip63_value1 <= (uspddrphy_bitslip63_value1 + 1'd1);
    end
    if (((uspddrphy_dly_sel_storage[7] & uspddrphy_rdly_dq_bitslip_rst_re) | uspddrphy_rst_storage)) begin
        uspddrphy_bitslip63_value1 <= 3'd7;
    end
    uspddrphy_bitslip63_r1 <= {uspddrphy_bitslip631, uspddrphy_bitslip63_r1[15:8]};
    uspddrphy_rddata_en_tappeddelayline0 <= (((uspddrphy_interface1_dfi_p0_rddata_en | uspddrphy_interface1_dfi_p1_rddata_en) | uspddrphy_interface1_dfi_p2_rddata_en) | uspddrphy_interface1_dfi_p3_rddata_en);
    uspddrphy_rddata_en_tappeddelayline1 <= uspddrphy_rddata_en_tappeddelayline0;
    uspddrphy_rddata_en_tappeddelayline2 <= uspddrphy_rddata_en_tappeddelayline1;
    uspddrphy_rddata_en_tappeddelayline3 <= uspddrphy_rddata_en_tappeddelayline2;
    uspddrphy_rddata_en_tappeddelayline4 <= uspddrphy_rddata_en_tappeddelayline3;
    uspddrphy_rddata_en_tappeddelayline5 <= uspddrphy_rddata_en_tappeddelayline4;
    uspddrphy_rddata_en_tappeddelayline6 <= uspddrphy_rddata_en_tappeddelayline5;
    uspddrphy_rddata_en_tappeddelayline7 <= uspddrphy_rddata_en_tappeddelayline6;
    uspddrphy_wrdata_en_tappeddelayline0 <= (((uspddrphy_interface1_dfi_p0_wrdata_en | uspddrphy_interface1_dfi_p1_wrdata_en) | uspddrphy_interface1_dfi_p2_wrdata_en) | uspddrphy_interface1_dfi_p3_wrdata_en);
    uspddrphy_wrdata_en_tappeddelayline1 <= uspddrphy_wrdata_en_tappeddelayline0;
    uspddrphy_wrdata_en_tappeddelayline2 <= uspddrphy_wrdata_en_tappeddelayline1;
    uspddrphy_wrdata_en_tappeddelayline3 <= uspddrphy_wrdata_en_tappeddelayline2;
    if (soc_sdram_csr_dfi_p0_rddata_valid) begin
        soc_sdram_phaseinjector0_rddata_status <= soc_sdram_csr_dfi_p0_rddata;
    end
    if (soc_sdram_csr_dfi_p1_rddata_valid) begin
        soc_sdram_phaseinjector1_rddata_status <= soc_sdram_csr_dfi_p1_rddata;
    end
    if (soc_sdram_csr_dfi_p2_rddata_valid) begin
        soc_sdram_phaseinjector2_rddata_status <= soc_sdram_csr_dfi_p2_rddata;
    end
    if (soc_sdram_csr_dfi_p3_rddata_valid) begin
        soc_sdram_phaseinjector3_rddata_status <= soc_sdram_csr_dfi_p3_rddata;
    end
    if ((soc_sdram_timer_wait & (~soc_sdram_timer_done0))) begin
        soc_sdram_timer_count1 <= (soc_sdram_timer_count1 - 1'd1);
    end else begin
        if ((soc_sdram_csrstorage4_storage != 1'd0)) begin
            soc_sdram_timer_count1 <= (soc_sdram_csrstorage4_storage - 1'd1);
        end
    end
    soc_sdram_postponer_req_o <= 1'd0;
    if (soc_sdram_postponer_req_i) begin
        soc_sdram_postponer_count <= (soc_sdram_postponer_count - 1'd1);
        if ((soc_sdram_postponer_count == 1'd0)) begin
            soc_sdram_postponer_count <= 1'd0;
            soc_sdram_postponer_req_o <= 1'd1;
        end
    end
    if (soc_sdram_sequencer_start0) begin
        soc_sdram_sequencer_count <= 1'd0;
    end else begin
        if (soc_sdram_sequencer_done1) begin
            if ((soc_sdram_sequencer_count != 1'd0)) begin
                soc_sdram_sequencer_count <= (soc_sdram_sequencer_count - 1'd1);
            end
        end
    end
    soc_sdram_cmd_payload_a <= 1'd0;
    soc_sdram_cmd_payload_ba <= 1'd0;
    soc_sdram_cmd_payload_cas <= 1'd0;
    soc_sdram_cmd_payload_ras <= 1'd0;
    soc_sdram_cmd_payload_we <= 1'd0;
    soc_sdram_sequencer_done1 <= 1'd0;
    if ((soc_sdram_sequencer_trigger & (soc_sdram_sequencer_counter == 1'd0))) begin
        soc_sdram_cmd_payload_a <= 11'd1024;
        soc_sdram_cmd_payload_ba <= 1'd0;
        soc_sdram_cmd_payload_cas <= 1'd0;
        soc_sdram_cmd_payload_ras <= 1'd1;
        soc_sdram_cmd_payload_we <= 1'd1;
    end
    if ((soc_sdram_sequencer_counter == soc_sdram_csrstorage0_storage)) begin
        soc_sdram_cmd_payload_a <= 11'd1024;
        soc_sdram_cmd_payload_ba <= 1'd0;
        soc_sdram_cmd_payload_cas <= 1'd1;
        soc_sdram_cmd_payload_ras <= 1'd1;
        soc_sdram_cmd_payload_we <= 1'd0;
    end
    if ((soc_sdram_sequencer_counter == (soc_sdram_csrstorage0_storage + soc_sdram_csrstorage5_storage))) begin
        soc_sdram_cmd_payload_a <= 1'd0;
        soc_sdram_cmd_payload_ba <= 1'd0;
        soc_sdram_cmd_payload_cas <= 1'd0;
        soc_sdram_cmd_payload_ras <= 1'd0;
        soc_sdram_cmd_payload_we <= 1'd0;
        soc_sdram_sequencer_done1 <= 1'd1;
    end
    if ((soc_sdram_sequencer_counter != 1'd0)) begin
        soc_sdram_sequencer_counter <= (soc_sdram_sequencer_counter + 1'd1);
    end else begin
        if (soc_sdram_sequencer_trigger) begin
            soc_sdram_sequencer_counter <= 1'd1;
        end
    end
    if ((soc_sdram_sequencer_counter == soc_sdram_sequencer_target)) begin
        soc_sdram_sequencer_counter <= 1'd0;
    end
    if ((soc_sdram_zqcs_timer_wait & (~soc_sdram_zqcs_timer_done0))) begin
        soc_sdram_zqcs_timer_count1 <= (soc_sdram_zqcs_timer_count1 - 1'd1);
    end else begin
        if ((soc_sdram_zqcs_timer_init != 1'd0)) begin
            soc_sdram_zqcs_timer_count1 <= (soc_sdram_zqcs_timer_init - 1'd1);
        end
    end
    soc_sdram_zqcs_executer_done <= 1'd0;
    if (soc_sdram_zqcs_executer_start) begin
        soc_sdram_zqcs_executer_trigger <= 1'd1;
        soc_sdram_zqcs_executer_target <= (soc_sdram_csrstorage0_storage + soc_sdram_csrstorage11_storage);
        soc_sdram_zqcs_executer_trp <= soc_sdram_csrstorage0_storage;
        soc_sdram_zqcs_executer_tzqcs <= soc_sdram_csrstorage11_storage;
    end
    if ((soc_sdram_zqcs_executer_trigger & (soc_sdram_zqcs_executer_counter == 1'd0))) begin
        soc_sdram_cmd_payload_a <= 11'd1024;
        soc_sdram_cmd_payload_ba <= 1'd0;
        soc_sdram_cmd_payload_cas <= 1'd0;
        soc_sdram_cmd_payload_ras <= 1'd1;
        soc_sdram_cmd_payload_we <= 1'd1;
    end
    if ((soc_sdram_zqcs_executer_counter == soc_sdram_zqcs_executer_trp)) begin
        soc_sdram_cmd_payload_a <= 1'd0;
        soc_sdram_cmd_payload_ba <= 1'd0;
        soc_sdram_cmd_payload_cas <= 1'd0;
        soc_sdram_cmd_payload_ras <= 1'd0;
        soc_sdram_cmd_payload_we <= 1'd1;
    end
    if ((soc_sdram_zqcs_executer_counter == (soc_sdram_zqcs_executer_trp + soc_sdram_zqcs_executer_tzqcs))) begin
        soc_sdram_cmd_payload_a <= 1'd0;
        soc_sdram_cmd_payload_ba <= 1'd0;
        soc_sdram_cmd_payload_cas <= 1'd0;
        soc_sdram_cmd_payload_ras <= 1'd0;
        soc_sdram_cmd_payload_we <= 1'd0;
        soc_sdram_zqcs_executer_done <= 1'd1;
    end
    if ((soc_sdram_zqcs_executer_counter != 1'd0)) begin
        soc_sdram_zqcs_executer_counter <= (soc_sdram_zqcs_executer_counter + 1'd1);
    end else begin
        if (soc_sdram_zqcs_executer_trigger) begin
            soc_sdram_zqcs_executer_counter <= 1'd1;
        end
    end
    if ((soc_sdram_zqcs_executer_counter == soc_sdram_zqcs_executer_target)) begin
        soc_sdram_zqcs_executer_counter <= 1'd0;
    end
    soc_syncablerefresher_state <= soc_syncablerefresher_next_state;
    if (soc_sdram_reset) begin
        soc_sdram_cmd_payload_a <= 16'd0;
        soc_sdram_cmd_payload_ba <= 4'd0;
        soc_sdram_cmd_payload_cas <= 1'd0;
        soc_sdram_cmd_payload_ras <= 1'd0;
        soc_sdram_cmd_payload_we <= 1'd0;
        soc_sdram_timer_count1 <= 32'd0;
        soc_sdram_postponer_req_o <= 1'd0;
        soc_sdram_postponer_count <= 1'd0;
        soc_sdram_sequencer_done1 <= 1'd0;
        soc_sdram_sequencer_counter <= 33'd0;
        soc_sdram_sequencer_count <= 1'd0;
        soc_sdram_zqcs_timer_count1 <= 1'd0;
        soc_sdram_zqcs_executer_done <= 1'd0;
        soc_sdram_zqcs_executer_trp <= 32'd0;
        soc_sdram_zqcs_executer_tzqcs <= 32'd0;
        soc_sdram_zqcs_executer_counter <= 33'd0;
        soc_sdram_zqcs_executer_target <= 33'd0;
        soc_sdram_zqcs_executer_trigger <= 1'd0;
        soc_syncablerefresher_state <= 2'd0;
    end
    if ((~soc_sdram_bankmachine0_timer_done)) begin
        soc_sdram_bankmachine0_timer <= (soc_sdram_bankmachine0_timer - 1'd1);
    end
    if (soc_sdram_bankmachine0_row_close) begin
        soc_sdram_bankmachine0_row_opened <= 1'd0;
    end else begin
        if (soc_sdram_bankmachine0_row_open) begin
            soc_sdram_bankmachine0_row_opened <= 1'd1;
            soc_sdram_bankmachine0_row <= soc_sdram_bankmachine0_source_source_payload_addr[22:7];
        end
    end
    if (((soc_sdram_bankmachine0_syncfifo0_we & soc_sdram_bankmachine0_syncfifo0_writable) & (~soc_sdram_bankmachine0_replace))) begin
        soc_sdram_bankmachine0_produce <= (soc_sdram_bankmachine0_produce + 1'd1);
    end
    if (soc_sdram_bankmachine0_do_read) begin
        soc_sdram_bankmachine0_consume <= (soc_sdram_bankmachine0_consume + 1'd1);
    end
    if (((soc_sdram_bankmachine0_syncfifo0_we & soc_sdram_bankmachine0_syncfifo0_writable) & (~soc_sdram_bankmachine0_replace))) begin
        if ((~soc_sdram_bankmachine0_do_read)) begin
            soc_sdram_bankmachine0_level <= (soc_sdram_bankmachine0_level + 1'd1);
        end
    end else begin
        if (soc_sdram_bankmachine0_do_read) begin
            soc_sdram_bankmachine0_level <= (soc_sdram_bankmachine0_level - 1'd1);
        end
    end
    if (((~soc_sdram_bankmachine0_pipe_valid_source_valid) | soc_sdram_bankmachine0_pipe_valid_source_ready)) begin
        soc_sdram_bankmachine0_pipe_valid_source_valid <= soc_sdram_bankmachine0_pipe_valid_sink_valid;
        soc_sdram_bankmachine0_pipe_valid_source_first <= soc_sdram_bankmachine0_pipe_valid_sink_first;
        soc_sdram_bankmachine0_pipe_valid_source_last <= soc_sdram_bankmachine0_pipe_valid_sink_last;
        soc_sdram_bankmachine0_pipe_valid_source_payload_we <= soc_sdram_bankmachine0_pipe_valid_sink_payload_we;
        soc_sdram_bankmachine0_pipe_valid_source_payload_addr <= soc_sdram_bankmachine0_pipe_valid_sink_payload_addr;
    end
    if (soc_sdram_bankmachine0_twtpcon_valid) begin
        soc_sdram_bankmachine0_twtpcon_count <= (soc_sdram_bankmachine0_precharge_time_sig - 1'd1);
        if ((soc_sdram_bankmachine0_precharge_time_sig <= 1'd1)) begin
            soc_sdram_bankmachine0_twtpcon_ready <= 1'd1;
        end else begin
            soc_sdram_bankmachine0_twtpcon_ready <= 1'd0;
        end
    end else begin
        if ((~soc_sdram_bankmachine0_twtpcon_ready)) begin
            soc_sdram_bankmachine0_twtpcon_count <= (soc_sdram_bankmachine0_twtpcon_count - 1'd1);
            if ((soc_sdram_bankmachine0_twtpcon_count <= 1'd1)) begin
                soc_sdram_bankmachine0_twtpcon_ready <= 1'd1;
            end
        end
    end
    if (soc_sdram_bankmachine0_trccon_valid) begin
        soc_sdram_bankmachine0_trccon_count <= (soc_sdram_csrstorage9_storage - 1'd1);
        if ((soc_sdram_csrstorage9_storage <= 1'd1)) begin
            soc_sdram_bankmachine0_trccon_ready <= 1'd1;
        end else begin
            soc_sdram_bankmachine0_trccon_ready <= 1'd0;
        end
    end else begin
        if ((~soc_sdram_bankmachine0_trccon_ready)) begin
            soc_sdram_bankmachine0_trccon_count <= (soc_sdram_bankmachine0_trccon_count - 1'd1);
            if ((soc_sdram_bankmachine0_trccon_count <= 1'd1)) begin
                soc_sdram_bankmachine0_trccon_ready <= 1'd1;
            end
        end
    end
    if (soc_sdram_bankmachine0_trascon_valid) begin
        soc_sdram_bankmachine0_trascon_count <= (soc_sdram_csrstorage10_storage - 1'd1);
        if ((soc_sdram_csrstorage10_storage <= 1'd1)) begin
            soc_sdram_bankmachine0_trascon_ready <= 1'd1;
        end else begin
            soc_sdram_bankmachine0_trascon_ready <= 1'd0;
        end
    end else begin
        if ((~soc_sdram_bankmachine0_trascon_ready)) begin
            soc_sdram_bankmachine0_trascon_count <= (soc_sdram_bankmachine0_trascon_count - 1'd1);
            if ((soc_sdram_bankmachine0_trascon_count <= 1'd1)) begin
                soc_sdram_bankmachine0_trascon_ready <= 1'd1;
            end
        end
    end
    soc_bankmachine0_state <= soc_bankmachine0_next_state;
    if (soc_sdram_bankmachine0_timer_bankmachine0_next_value_ce) begin
        soc_sdram_bankmachine0_timer <= soc_sdram_bankmachine0_timer_bankmachine0_next_value;
    end
    if ((~soc_sdram_bankmachine1_timer_done)) begin
        soc_sdram_bankmachine1_timer <= (soc_sdram_bankmachine1_timer - 1'd1);
    end
    if (soc_sdram_bankmachine1_row_close) begin
        soc_sdram_bankmachine1_row_opened <= 1'd0;
    end else begin
        if (soc_sdram_bankmachine1_row_open) begin
            soc_sdram_bankmachine1_row_opened <= 1'd1;
            soc_sdram_bankmachine1_row <= soc_sdram_bankmachine1_source_source_payload_addr[22:7];
        end
    end
    if (((soc_sdram_bankmachine1_syncfifo1_we & soc_sdram_bankmachine1_syncfifo1_writable) & (~soc_sdram_bankmachine1_replace))) begin
        soc_sdram_bankmachine1_produce <= (soc_sdram_bankmachine1_produce + 1'd1);
    end
    if (soc_sdram_bankmachine1_do_read) begin
        soc_sdram_bankmachine1_consume <= (soc_sdram_bankmachine1_consume + 1'd1);
    end
    if (((soc_sdram_bankmachine1_syncfifo1_we & soc_sdram_bankmachine1_syncfifo1_writable) & (~soc_sdram_bankmachine1_replace))) begin
        if ((~soc_sdram_bankmachine1_do_read)) begin
            soc_sdram_bankmachine1_level <= (soc_sdram_bankmachine1_level + 1'd1);
        end
    end else begin
        if (soc_sdram_bankmachine1_do_read) begin
            soc_sdram_bankmachine1_level <= (soc_sdram_bankmachine1_level - 1'd1);
        end
    end
    if (((~soc_sdram_bankmachine1_pipe_valid_source_valid) | soc_sdram_bankmachine1_pipe_valid_source_ready)) begin
        soc_sdram_bankmachine1_pipe_valid_source_valid <= soc_sdram_bankmachine1_pipe_valid_sink_valid;
        soc_sdram_bankmachine1_pipe_valid_source_first <= soc_sdram_bankmachine1_pipe_valid_sink_first;
        soc_sdram_bankmachine1_pipe_valid_source_last <= soc_sdram_bankmachine1_pipe_valid_sink_last;
        soc_sdram_bankmachine1_pipe_valid_source_payload_we <= soc_sdram_bankmachine1_pipe_valid_sink_payload_we;
        soc_sdram_bankmachine1_pipe_valid_source_payload_addr <= soc_sdram_bankmachine1_pipe_valid_sink_payload_addr;
    end
    if (soc_sdram_bankmachine1_twtpcon_valid) begin
        soc_sdram_bankmachine1_twtpcon_count <= (soc_sdram_bankmachine1_precharge_time_sig - 1'd1);
        if ((soc_sdram_bankmachine1_precharge_time_sig <= 1'd1)) begin
            soc_sdram_bankmachine1_twtpcon_ready <= 1'd1;
        end else begin
            soc_sdram_bankmachine1_twtpcon_ready <= 1'd0;
        end
    end else begin
        if ((~soc_sdram_bankmachine1_twtpcon_ready)) begin
            soc_sdram_bankmachine1_twtpcon_count <= (soc_sdram_bankmachine1_twtpcon_count - 1'd1);
            if ((soc_sdram_bankmachine1_twtpcon_count <= 1'd1)) begin
                soc_sdram_bankmachine1_twtpcon_ready <= 1'd1;
            end
        end
    end
    if (soc_sdram_bankmachine1_trccon_valid) begin
        soc_sdram_bankmachine1_trccon_count <= (soc_sdram_csrstorage9_storage - 1'd1);
        if ((soc_sdram_csrstorage9_storage <= 1'd1)) begin
            soc_sdram_bankmachine1_trccon_ready <= 1'd1;
        end else begin
            soc_sdram_bankmachine1_trccon_ready <= 1'd0;
        end
    end else begin
        if ((~soc_sdram_bankmachine1_trccon_ready)) begin
            soc_sdram_bankmachine1_trccon_count <= (soc_sdram_bankmachine1_trccon_count - 1'd1);
            if ((soc_sdram_bankmachine1_trccon_count <= 1'd1)) begin
                soc_sdram_bankmachine1_trccon_ready <= 1'd1;
            end
        end
    end
    if (soc_sdram_bankmachine1_trascon_valid) begin
        soc_sdram_bankmachine1_trascon_count <= (soc_sdram_csrstorage10_storage - 1'd1);
        if ((soc_sdram_csrstorage10_storage <= 1'd1)) begin
            soc_sdram_bankmachine1_trascon_ready <= 1'd1;
        end else begin
            soc_sdram_bankmachine1_trascon_ready <= 1'd0;
        end
    end else begin
        if ((~soc_sdram_bankmachine1_trascon_ready)) begin
            soc_sdram_bankmachine1_trascon_count <= (soc_sdram_bankmachine1_trascon_count - 1'd1);
            if ((soc_sdram_bankmachine1_trascon_count <= 1'd1)) begin
                soc_sdram_bankmachine1_trascon_ready <= 1'd1;
            end
        end
    end
    soc_bankmachine1_state <= soc_bankmachine1_next_state;
    if (soc_sdram_bankmachine1_timer_bankmachine1_next_value_ce) begin
        soc_sdram_bankmachine1_timer <= soc_sdram_bankmachine1_timer_bankmachine1_next_value;
    end
    if ((~soc_sdram_bankmachine2_timer_done)) begin
        soc_sdram_bankmachine2_timer <= (soc_sdram_bankmachine2_timer - 1'd1);
    end
    if (soc_sdram_bankmachine2_row_close) begin
        soc_sdram_bankmachine2_row_opened <= 1'd0;
    end else begin
        if (soc_sdram_bankmachine2_row_open) begin
            soc_sdram_bankmachine2_row_opened <= 1'd1;
            soc_sdram_bankmachine2_row <= soc_sdram_bankmachine2_source_source_payload_addr[22:7];
        end
    end
    if (((soc_sdram_bankmachine2_syncfifo2_we & soc_sdram_bankmachine2_syncfifo2_writable) & (~soc_sdram_bankmachine2_replace))) begin
        soc_sdram_bankmachine2_produce <= (soc_sdram_bankmachine2_produce + 1'd1);
    end
    if (soc_sdram_bankmachine2_do_read) begin
        soc_sdram_bankmachine2_consume <= (soc_sdram_bankmachine2_consume + 1'd1);
    end
    if (((soc_sdram_bankmachine2_syncfifo2_we & soc_sdram_bankmachine2_syncfifo2_writable) & (~soc_sdram_bankmachine2_replace))) begin
        if ((~soc_sdram_bankmachine2_do_read)) begin
            soc_sdram_bankmachine2_level <= (soc_sdram_bankmachine2_level + 1'd1);
        end
    end else begin
        if (soc_sdram_bankmachine2_do_read) begin
            soc_sdram_bankmachine2_level <= (soc_sdram_bankmachine2_level - 1'd1);
        end
    end
    if (((~soc_sdram_bankmachine2_pipe_valid_source_valid) | soc_sdram_bankmachine2_pipe_valid_source_ready)) begin
        soc_sdram_bankmachine2_pipe_valid_source_valid <= soc_sdram_bankmachine2_pipe_valid_sink_valid;
        soc_sdram_bankmachine2_pipe_valid_source_first <= soc_sdram_bankmachine2_pipe_valid_sink_first;
        soc_sdram_bankmachine2_pipe_valid_source_last <= soc_sdram_bankmachine2_pipe_valid_sink_last;
        soc_sdram_bankmachine2_pipe_valid_source_payload_we <= soc_sdram_bankmachine2_pipe_valid_sink_payload_we;
        soc_sdram_bankmachine2_pipe_valid_source_payload_addr <= soc_sdram_bankmachine2_pipe_valid_sink_payload_addr;
    end
    if (soc_sdram_bankmachine2_twtpcon_valid) begin
        soc_sdram_bankmachine2_twtpcon_count <= (soc_sdram_bankmachine2_precharge_time_sig - 1'd1);
        if ((soc_sdram_bankmachine2_precharge_time_sig <= 1'd1)) begin
            soc_sdram_bankmachine2_twtpcon_ready <= 1'd1;
        end else begin
            soc_sdram_bankmachine2_twtpcon_ready <= 1'd0;
        end
    end else begin
        if ((~soc_sdram_bankmachine2_twtpcon_ready)) begin
            soc_sdram_bankmachine2_twtpcon_count <= (soc_sdram_bankmachine2_twtpcon_count - 1'd1);
            if ((soc_sdram_bankmachine2_twtpcon_count <= 1'd1)) begin
                soc_sdram_bankmachine2_twtpcon_ready <= 1'd1;
            end
        end
    end
    if (soc_sdram_bankmachine2_trccon_valid) begin
        soc_sdram_bankmachine2_trccon_count <= (soc_sdram_csrstorage9_storage - 1'd1);
        if ((soc_sdram_csrstorage9_storage <= 1'd1)) begin
            soc_sdram_bankmachine2_trccon_ready <= 1'd1;
        end else begin
            soc_sdram_bankmachine2_trccon_ready <= 1'd0;
        end
    end else begin
        if ((~soc_sdram_bankmachine2_trccon_ready)) begin
            soc_sdram_bankmachine2_trccon_count <= (soc_sdram_bankmachine2_trccon_count - 1'd1);
            if ((soc_sdram_bankmachine2_trccon_count <= 1'd1)) begin
                soc_sdram_bankmachine2_trccon_ready <= 1'd1;
            end
        end
    end
    if (soc_sdram_bankmachine2_trascon_valid) begin
        soc_sdram_bankmachine2_trascon_count <= (soc_sdram_csrstorage10_storage - 1'd1);
        if ((soc_sdram_csrstorage10_storage <= 1'd1)) begin
            soc_sdram_bankmachine2_trascon_ready <= 1'd1;
        end else begin
            soc_sdram_bankmachine2_trascon_ready <= 1'd0;
        end
    end else begin
        if ((~soc_sdram_bankmachine2_trascon_ready)) begin
            soc_sdram_bankmachine2_trascon_count <= (soc_sdram_bankmachine2_trascon_count - 1'd1);
            if ((soc_sdram_bankmachine2_trascon_count <= 1'd1)) begin
                soc_sdram_bankmachine2_trascon_ready <= 1'd1;
            end
        end
    end
    soc_bankmachine2_state <= soc_bankmachine2_next_state;
    if (soc_sdram_bankmachine2_timer_bankmachine2_next_value_ce) begin
        soc_sdram_bankmachine2_timer <= soc_sdram_bankmachine2_timer_bankmachine2_next_value;
    end
    if ((~soc_sdram_bankmachine3_timer_done)) begin
        soc_sdram_bankmachine3_timer <= (soc_sdram_bankmachine3_timer - 1'd1);
    end
    if (soc_sdram_bankmachine3_row_close) begin
        soc_sdram_bankmachine3_row_opened <= 1'd0;
    end else begin
        if (soc_sdram_bankmachine3_row_open) begin
            soc_sdram_bankmachine3_row_opened <= 1'd1;
            soc_sdram_bankmachine3_row <= soc_sdram_bankmachine3_source_source_payload_addr[22:7];
        end
    end
    if (((soc_sdram_bankmachine3_syncfifo3_we & soc_sdram_bankmachine3_syncfifo3_writable) & (~soc_sdram_bankmachine3_replace))) begin
        soc_sdram_bankmachine3_produce <= (soc_sdram_bankmachine3_produce + 1'd1);
    end
    if (soc_sdram_bankmachine3_do_read) begin
        soc_sdram_bankmachine3_consume <= (soc_sdram_bankmachine3_consume + 1'd1);
    end
    if (((soc_sdram_bankmachine3_syncfifo3_we & soc_sdram_bankmachine3_syncfifo3_writable) & (~soc_sdram_bankmachine3_replace))) begin
        if ((~soc_sdram_bankmachine3_do_read)) begin
            soc_sdram_bankmachine3_level <= (soc_sdram_bankmachine3_level + 1'd1);
        end
    end else begin
        if (soc_sdram_bankmachine3_do_read) begin
            soc_sdram_bankmachine3_level <= (soc_sdram_bankmachine3_level - 1'd1);
        end
    end
    if (((~soc_sdram_bankmachine3_pipe_valid_source_valid) | soc_sdram_bankmachine3_pipe_valid_source_ready)) begin
        soc_sdram_bankmachine3_pipe_valid_source_valid <= soc_sdram_bankmachine3_pipe_valid_sink_valid;
        soc_sdram_bankmachine3_pipe_valid_source_first <= soc_sdram_bankmachine3_pipe_valid_sink_first;
        soc_sdram_bankmachine3_pipe_valid_source_last <= soc_sdram_bankmachine3_pipe_valid_sink_last;
        soc_sdram_bankmachine3_pipe_valid_source_payload_we <= soc_sdram_bankmachine3_pipe_valid_sink_payload_we;
        soc_sdram_bankmachine3_pipe_valid_source_payload_addr <= soc_sdram_bankmachine3_pipe_valid_sink_payload_addr;
    end
    if (soc_sdram_bankmachine3_twtpcon_valid) begin
        soc_sdram_bankmachine3_twtpcon_count <= (soc_sdram_bankmachine3_precharge_time_sig - 1'd1);
        if ((soc_sdram_bankmachine3_precharge_time_sig <= 1'd1)) begin
            soc_sdram_bankmachine3_twtpcon_ready <= 1'd1;
        end else begin
            soc_sdram_bankmachine3_twtpcon_ready <= 1'd0;
        end
    end else begin
        if ((~soc_sdram_bankmachine3_twtpcon_ready)) begin
            soc_sdram_bankmachine3_twtpcon_count <= (soc_sdram_bankmachine3_twtpcon_count - 1'd1);
            if ((soc_sdram_bankmachine3_twtpcon_count <= 1'd1)) begin
                soc_sdram_bankmachine3_twtpcon_ready <= 1'd1;
            end
        end
    end
    if (soc_sdram_bankmachine3_trccon_valid) begin
        soc_sdram_bankmachine3_trccon_count <= (soc_sdram_csrstorage9_storage - 1'd1);
        if ((soc_sdram_csrstorage9_storage <= 1'd1)) begin
            soc_sdram_bankmachine3_trccon_ready <= 1'd1;
        end else begin
            soc_sdram_bankmachine3_trccon_ready <= 1'd0;
        end
    end else begin
        if ((~soc_sdram_bankmachine3_trccon_ready)) begin
            soc_sdram_bankmachine3_trccon_count <= (soc_sdram_bankmachine3_trccon_count - 1'd1);
            if ((soc_sdram_bankmachine3_trccon_count <= 1'd1)) begin
                soc_sdram_bankmachine3_trccon_ready <= 1'd1;
            end
        end
    end
    if (soc_sdram_bankmachine3_trascon_valid) begin
        soc_sdram_bankmachine3_trascon_count <= (soc_sdram_csrstorage10_storage - 1'd1);
        if ((soc_sdram_csrstorage10_storage <= 1'd1)) begin
            soc_sdram_bankmachine3_trascon_ready <= 1'd1;
        end else begin
            soc_sdram_bankmachine3_trascon_ready <= 1'd0;
        end
    end else begin
        if ((~soc_sdram_bankmachine3_trascon_ready)) begin
            soc_sdram_bankmachine3_trascon_count <= (soc_sdram_bankmachine3_trascon_count - 1'd1);
            if ((soc_sdram_bankmachine3_trascon_count <= 1'd1)) begin
                soc_sdram_bankmachine3_trascon_ready <= 1'd1;
            end
        end
    end
    soc_bankmachine3_state <= soc_bankmachine3_next_state;
    if (soc_sdram_bankmachine3_timer_bankmachine3_next_value_ce) begin
        soc_sdram_bankmachine3_timer <= soc_sdram_bankmachine3_timer_bankmachine3_next_value;
    end
    if ((~soc_sdram_bankmachine4_timer_done)) begin
        soc_sdram_bankmachine4_timer <= (soc_sdram_bankmachine4_timer - 1'd1);
    end
    if (soc_sdram_bankmachine4_row_close) begin
        soc_sdram_bankmachine4_row_opened <= 1'd0;
    end else begin
        if (soc_sdram_bankmachine4_row_open) begin
            soc_sdram_bankmachine4_row_opened <= 1'd1;
            soc_sdram_bankmachine4_row <= soc_sdram_bankmachine4_source_source_payload_addr[22:7];
        end
    end
    if (((soc_sdram_bankmachine4_syncfifo4_we & soc_sdram_bankmachine4_syncfifo4_writable) & (~soc_sdram_bankmachine4_replace))) begin
        soc_sdram_bankmachine4_produce <= (soc_sdram_bankmachine4_produce + 1'd1);
    end
    if (soc_sdram_bankmachine4_do_read) begin
        soc_sdram_bankmachine4_consume <= (soc_sdram_bankmachine4_consume + 1'd1);
    end
    if (((soc_sdram_bankmachine4_syncfifo4_we & soc_sdram_bankmachine4_syncfifo4_writable) & (~soc_sdram_bankmachine4_replace))) begin
        if ((~soc_sdram_bankmachine4_do_read)) begin
            soc_sdram_bankmachine4_level <= (soc_sdram_bankmachine4_level + 1'd1);
        end
    end else begin
        if (soc_sdram_bankmachine4_do_read) begin
            soc_sdram_bankmachine4_level <= (soc_sdram_bankmachine4_level - 1'd1);
        end
    end
    if (((~soc_sdram_bankmachine4_pipe_valid_source_valid) | soc_sdram_bankmachine4_pipe_valid_source_ready)) begin
        soc_sdram_bankmachine4_pipe_valid_source_valid <= soc_sdram_bankmachine4_pipe_valid_sink_valid;
        soc_sdram_bankmachine4_pipe_valid_source_first <= soc_sdram_bankmachine4_pipe_valid_sink_first;
        soc_sdram_bankmachine4_pipe_valid_source_last <= soc_sdram_bankmachine4_pipe_valid_sink_last;
        soc_sdram_bankmachine4_pipe_valid_source_payload_we <= soc_sdram_bankmachine4_pipe_valid_sink_payload_we;
        soc_sdram_bankmachine4_pipe_valid_source_payload_addr <= soc_sdram_bankmachine4_pipe_valid_sink_payload_addr;
    end
    if (soc_sdram_bankmachine4_twtpcon_valid) begin
        soc_sdram_bankmachine4_twtpcon_count <= (soc_sdram_bankmachine4_precharge_time_sig - 1'd1);
        if ((soc_sdram_bankmachine4_precharge_time_sig <= 1'd1)) begin
            soc_sdram_bankmachine4_twtpcon_ready <= 1'd1;
        end else begin
            soc_sdram_bankmachine4_twtpcon_ready <= 1'd0;
        end
    end else begin
        if ((~soc_sdram_bankmachine4_twtpcon_ready)) begin
            soc_sdram_bankmachine4_twtpcon_count <= (soc_sdram_bankmachine4_twtpcon_count - 1'd1);
            if ((soc_sdram_bankmachine4_twtpcon_count <= 1'd1)) begin
                soc_sdram_bankmachine4_twtpcon_ready <= 1'd1;
            end
        end
    end
    if (soc_sdram_bankmachine4_trccon_valid) begin
        soc_sdram_bankmachine4_trccon_count <= (soc_sdram_csrstorage9_storage - 1'd1);
        if ((soc_sdram_csrstorage9_storage <= 1'd1)) begin
            soc_sdram_bankmachine4_trccon_ready <= 1'd1;
        end else begin
            soc_sdram_bankmachine4_trccon_ready <= 1'd0;
        end
    end else begin
        if ((~soc_sdram_bankmachine4_trccon_ready)) begin
            soc_sdram_bankmachine4_trccon_count <= (soc_sdram_bankmachine4_trccon_count - 1'd1);
            if ((soc_sdram_bankmachine4_trccon_count <= 1'd1)) begin
                soc_sdram_bankmachine4_trccon_ready <= 1'd1;
            end
        end
    end
    if (soc_sdram_bankmachine4_trascon_valid) begin
        soc_sdram_bankmachine4_trascon_count <= (soc_sdram_csrstorage10_storage - 1'd1);
        if ((soc_sdram_csrstorage10_storage <= 1'd1)) begin
            soc_sdram_bankmachine4_trascon_ready <= 1'd1;
        end else begin
            soc_sdram_bankmachine4_trascon_ready <= 1'd0;
        end
    end else begin
        if ((~soc_sdram_bankmachine4_trascon_ready)) begin
            soc_sdram_bankmachine4_trascon_count <= (soc_sdram_bankmachine4_trascon_count - 1'd1);
            if ((soc_sdram_bankmachine4_trascon_count <= 1'd1)) begin
                soc_sdram_bankmachine4_trascon_ready <= 1'd1;
            end
        end
    end
    soc_bankmachine4_state <= soc_bankmachine4_next_state;
    if (soc_sdram_bankmachine4_timer_bankmachine4_next_value_ce) begin
        soc_sdram_bankmachine4_timer <= soc_sdram_bankmachine4_timer_bankmachine4_next_value;
    end
    if ((~soc_sdram_bankmachine5_timer_done)) begin
        soc_sdram_bankmachine5_timer <= (soc_sdram_bankmachine5_timer - 1'd1);
    end
    if (soc_sdram_bankmachine5_row_close) begin
        soc_sdram_bankmachine5_row_opened <= 1'd0;
    end else begin
        if (soc_sdram_bankmachine5_row_open) begin
            soc_sdram_bankmachine5_row_opened <= 1'd1;
            soc_sdram_bankmachine5_row <= soc_sdram_bankmachine5_source_source_payload_addr[22:7];
        end
    end
    if (((soc_sdram_bankmachine5_syncfifo5_we & soc_sdram_bankmachine5_syncfifo5_writable) & (~soc_sdram_bankmachine5_replace))) begin
        soc_sdram_bankmachine5_produce <= (soc_sdram_bankmachine5_produce + 1'd1);
    end
    if (soc_sdram_bankmachine5_do_read) begin
        soc_sdram_bankmachine5_consume <= (soc_sdram_bankmachine5_consume + 1'd1);
    end
    if (((soc_sdram_bankmachine5_syncfifo5_we & soc_sdram_bankmachine5_syncfifo5_writable) & (~soc_sdram_bankmachine5_replace))) begin
        if ((~soc_sdram_bankmachine5_do_read)) begin
            soc_sdram_bankmachine5_level <= (soc_sdram_bankmachine5_level + 1'd1);
        end
    end else begin
        if (soc_sdram_bankmachine5_do_read) begin
            soc_sdram_bankmachine5_level <= (soc_sdram_bankmachine5_level - 1'd1);
        end
    end
    if (((~soc_sdram_bankmachine5_pipe_valid_source_valid) | soc_sdram_bankmachine5_pipe_valid_source_ready)) begin
        soc_sdram_bankmachine5_pipe_valid_source_valid <= soc_sdram_bankmachine5_pipe_valid_sink_valid;
        soc_sdram_bankmachine5_pipe_valid_source_first <= soc_sdram_bankmachine5_pipe_valid_sink_first;
        soc_sdram_bankmachine5_pipe_valid_source_last <= soc_sdram_bankmachine5_pipe_valid_sink_last;
        soc_sdram_bankmachine5_pipe_valid_source_payload_we <= soc_sdram_bankmachine5_pipe_valid_sink_payload_we;
        soc_sdram_bankmachine5_pipe_valid_source_payload_addr <= soc_sdram_bankmachine5_pipe_valid_sink_payload_addr;
    end
    if (soc_sdram_bankmachine5_twtpcon_valid) begin
        soc_sdram_bankmachine5_twtpcon_count <= (soc_sdram_bankmachine5_precharge_time_sig - 1'd1);
        if ((soc_sdram_bankmachine5_precharge_time_sig <= 1'd1)) begin
            soc_sdram_bankmachine5_twtpcon_ready <= 1'd1;
        end else begin
            soc_sdram_bankmachine5_twtpcon_ready <= 1'd0;
        end
    end else begin
        if ((~soc_sdram_bankmachine5_twtpcon_ready)) begin
            soc_sdram_bankmachine5_twtpcon_count <= (soc_sdram_bankmachine5_twtpcon_count - 1'd1);
            if ((soc_sdram_bankmachine5_twtpcon_count <= 1'd1)) begin
                soc_sdram_bankmachine5_twtpcon_ready <= 1'd1;
            end
        end
    end
    if (soc_sdram_bankmachine5_trccon_valid) begin
        soc_sdram_bankmachine5_trccon_count <= (soc_sdram_csrstorage9_storage - 1'd1);
        if ((soc_sdram_csrstorage9_storage <= 1'd1)) begin
            soc_sdram_bankmachine5_trccon_ready <= 1'd1;
        end else begin
            soc_sdram_bankmachine5_trccon_ready <= 1'd0;
        end
    end else begin
        if ((~soc_sdram_bankmachine5_trccon_ready)) begin
            soc_sdram_bankmachine5_trccon_count <= (soc_sdram_bankmachine5_trccon_count - 1'd1);
            if ((soc_sdram_bankmachine5_trccon_count <= 1'd1)) begin
                soc_sdram_bankmachine5_trccon_ready <= 1'd1;
            end
        end
    end
    if (soc_sdram_bankmachine5_trascon_valid) begin
        soc_sdram_bankmachine5_trascon_count <= (soc_sdram_csrstorage10_storage - 1'd1);
        if ((soc_sdram_csrstorage10_storage <= 1'd1)) begin
            soc_sdram_bankmachine5_trascon_ready <= 1'd1;
        end else begin
            soc_sdram_bankmachine5_trascon_ready <= 1'd0;
        end
    end else begin
        if ((~soc_sdram_bankmachine5_trascon_ready)) begin
            soc_sdram_bankmachine5_trascon_count <= (soc_sdram_bankmachine5_trascon_count - 1'd1);
            if ((soc_sdram_bankmachine5_trascon_count <= 1'd1)) begin
                soc_sdram_bankmachine5_trascon_ready <= 1'd1;
            end
        end
    end
    soc_bankmachine5_state <= soc_bankmachine5_next_state;
    if (soc_sdram_bankmachine5_timer_bankmachine5_next_value_ce) begin
        soc_sdram_bankmachine5_timer <= soc_sdram_bankmachine5_timer_bankmachine5_next_value;
    end
    if ((~soc_sdram_bankmachine6_timer_done)) begin
        soc_sdram_bankmachine6_timer <= (soc_sdram_bankmachine6_timer - 1'd1);
    end
    if (soc_sdram_bankmachine6_row_close) begin
        soc_sdram_bankmachine6_row_opened <= 1'd0;
    end else begin
        if (soc_sdram_bankmachine6_row_open) begin
            soc_sdram_bankmachine6_row_opened <= 1'd1;
            soc_sdram_bankmachine6_row <= soc_sdram_bankmachine6_source_source_payload_addr[22:7];
        end
    end
    if (((soc_sdram_bankmachine6_syncfifo6_we & soc_sdram_bankmachine6_syncfifo6_writable) & (~soc_sdram_bankmachine6_replace))) begin
        soc_sdram_bankmachine6_produce <= (soc_sdram_bankmachine6_produce + 1'd1);
    end
    if (soc_sdram_bankmachine6_do_read) begin
        soc_sdram_bankmachine6_consume <= (soc_sdram_bankmachine6_consume + 1'd1);
    end
    if (((soc_sdram_bankmachine6_syncfifo6_we & soc_sdram_bankmachine6_syncfifo6_writable) & (~soc_sdram_bankmachine6_replace))) begin
        if ((~soc_sdram_bankmachine6_do_read)) begin
            soc_sdram_bankmachine6_level <= (soc_sdram_bankmachine6_level + 1'd1);
        end
    end else begin
        if (soc_sdram_bankmachine6_do_read) begin
            soc_sdram_bankmachine6_level <= (soc_sdram_bankmachine6_level - 1'd1);
        end
    end
    if (((~soc_sdram_bankmachine6_pipe_valid_source_valid) | soc_sdram_bankmachine6_pipe_valid_source_ready)) begin
        soc_sdram_bankmachine6_pipe_valid_source_valid <= soc_sdram_bankmachine6_pipe_valid_sink_valid;
        soc_sdram_bankmachine6_pipe_valid_source_first <= soc_sdram_bankmachine6_pipe_valid_sink_first;
        soc_sdram_bankmachine6_pipe_valid_source_last <= soc_sdram_bankmachine6_pipe_valid_sink_last;
        soc_sdram_bankmachine6_pipe_valid_source_payload_we <= soc_sdram_bankmachine6_pipe_valid_sink_payload_we;
        soc_sdram_bankmachine6_pipe_valid_source_payload_addr <= soc_sdram_bankmachine6_pipe_valid_sink_payload_addr;
    end
    if (soc_sdram_bankmachine6_twtpcon_valid) begin
        soc_sdram_bankmachine6_twtpcon_count <= (soc_sdram_bankmachine6_precharge_time_sig - 1'd1);
        if ((soc_sdram_bankmachine6_precharge_time_sig <= 1'd1)) begin
            soc_sdram_bankmachine6_twtpcon_ready <= 1'd1;
        end else begin
            soc_sdram_bankmachine6_twtpcon_ready <= 1'd0;
        end
    end else begin
        if ((~soc_sdram_bankmachine6_twtpcon_ready)) begin
            soc_sdram_bankmachine6_twtpcon_count <= (soc_sdram_bankmachine6_twtpcon_count - 1'd1);
            if ((soc_sdram_bankmachine6_twtpcon_count <= 1'd1)) begin
                soc_sdram_bankmachine6_twtpcon_ready <= 1'd1;
            end
        end
    end
    if (soc_sdram_bankmachine6_trccon_valid) begin
        soc_sdram_bankmachine6_trccon_count <= (soc_sdram_csrstorage9_storage - 1'd1);
        if ((soc_sdram_csrstorage9_storage <= 1'd1)) begin
            soc_sdram_bankmachine6_trccon_ready <= 1'd1;
        end else begin
            soc_sdram_bankmachine6_trccon_ready <= 1'd0;
        end
    end else begin
        if ((~soc_sdram_bankmachine6_trccon_ready)) begin
            soc_sdram_bankmachine6_trccon_count <= (soc_sdram_bankmachine6_trccon_count - 1'd1);
            if ((soc_sdram_bankmachine6_trccon_count <= 1'd1)) begin
                soc_sdram_bankmachine6_trccon_ready <= 1'd1;
            end
        end
    end
    if (soc_sdram_bankmachine6_trascon_valid) begin
        soc_sdram_bankmachine6_trascon_count <= (soc_sdram_csrstorage10_storage - 1'd1);
        if ((soc_sdram_csrstorage10_storage <= 1'd1)) begin
            soc_sdram_bankmachine6_trascon_ready <= 1'd1;
        end else begin
            soc_sdram_bankmachine6_trascon_ready <= 1'd0;
        end
    end else begin
        if ((~soc_sdram_bankmachine6_trascon_ready)) begin
            soc_sdram_bankmachine6_trascon_count <= (soc_sdram_bankmachine6_trascon_count - 1'd1);
            if ((soc_sdram_bankmachine6_trascon_count <= 1'd1)) begin
                soc_sdram_bankmachine6_trascon_ready <= 1'd1;
            end
        end
    end
    soc_bankmachine6_state <= soc_bankmachine6_next_state;
    if (soc_sdram_bankmachine6_timer_bankmachine6_next_value_ce) begin
        soc_sdram_bankmachine6_timer <= soc_sdram_bankmachine6_timer_bankmachine6_next_value;
    end
    if ((~soc_sdram_bankmachine7_timer_done)) begin
        soc_sdram_bankmachine7_timer <= (soc_sdram_bankmachine7_timer - 1'd1);
    end
    if (soc_sdram_bankmachine7_row_close) begin
        soc_sdram_bankmachine7_row_opened <= 1'd0;
    end else begin
        if (soc_sdram_bankmachine7_row_open) begin
            soc_sdram_bankmachine7_row_opened <= 1'd1;
            soc_sdram_bankmachine7_row <= soc_sdram_bankmachine7_source_source_payload_addr[22:7];
        end
    end
    if (((soc_sdram_bankmachine7_syncfifo7_we & soc_sdram_bankmachine7_syncfifo7_writable) & (~soc_sdram_bankmachine7_replace))) begin
        soc_sdram_bankmachine7_produce <= (soc_sdram_bankmachine7_produce + 1'd1);
    end
    if (soc_sdram_bankmachine7_do_read) begin
        soc_sdram_bankmachine7_consume <= (soc_sdram_bankmachine7_consume + 1'd1);
    end
    if (((soc_sdram_bankmachine7_syncfifo7_we & soc_sdram_bankmachine7_syncfifo7_writable) & (~soc_sdram_bankmachine7_replace))) begin
        if ((~soc_sdram_bankmachine7_do_read)) begin
            soc_sdram_bankmachine7_level <= (soc_sdram_bankmachine7_level + 1'd1);
        end
    end else begin
        if (soc_sdram_bankmachine7_do_read) begin
            soc_sdram_bankmachine7_level <= (soc_sdram_bankmachine7_level - 1'd1);
        end
    end
    if (((~soc_sdram_bankmachine7_pipe_valid_source_valid) | soc_sdram_bankmachine7_pipe_valid_source_ready)) begin
        soc_sdram_bankmachine7_pipe_valid_source_valid <= soc_sdram_bankmachine7_pipe_valid_sink_valid;
        soc_sdram_bankmachine7_pipe_valid_source_first <= soc_sdram_bankmachine7_pipe_valid_sink_first;
        soc_sdram_bankmachine7_pipe_valid_source_last <= soc_sdram_bankmachine7_pipe_valid_sink_last;
        soc_sdram_bankmachine7_pipe_valid_source_payload_we <= soc_sdram_bankmachine7_pipe_valid_sink_payload_we;
        soc_sdram_bankmachine7_pipe_valid_source_payload_addr <= soc_sdram_bankmachine7_pipe_valid_sink_payload_addr;
    end
    if (soc_sdram_bankmachine7_twtpcon_valid) begin
        soc_sdram_bankmachine7_twtpcon_count <= (soc_sdram_bankmachine7_precharge_time_sig - 1'd1);
        if ((soc_sdram_bankmachine7_precharge_time_sig <= 1'd1)) begin
            soc_sdram_bankmachine7_twtpcon_ready <= 1'd1;
        end else begin
            soc_sdram_bankmachine7_twtpcon_ready <= 1'd0;
        end
    end else begin
        if ((~soc_sdram_bankmachine7_twtpcon_ready)) begin
            soc_sdram_bankmachine7_twtpcon_count <= (soc_sdram_bankmachine7_twtpcon_count - 1'd1);
            if ((soc_sdram_bankmachine7_twtpcon_count <= 1'd1)) begin
                soc_sdram_bankmachine7_twtpcon_ready <= 1'd1;
            end
        end
    end
    if (soc_sdram_bankmachine7_trccon_valid) begin
        soc_sdram_bankmachine7_trccon_count <= (soc_sdram_csrstorage9_storage - 1'd1);
        if ((soc_sdram_csrstorage9_storage <= 1'd1)) begin
            soc_sdram_bankmachine7_trccon_ready <= 1'd1;
        end else begin
            soc_sdram_bankmachine7_trccon_ready <= 1'd0;
        end
    end else begin
        if ((~soc_sdram_bankmachine7_trccon_ready)) begin
            soc_sdram_bankmachine7_trccon_count <= (soc_sdram_bankmachine7_trccon_count - 1'd1);
            if ((soc_sdram_bankmachine7_trccon_count <= 1'd1)) begin
                soc_sdram_bankmachine7_trccon_ready <= 1'd1;
            end
        end
    end
    if (soc_sdram_bankmachine7_trascon_valid) begin
        soc_sdram_bankmachine7_trascon_count <= (soc_sdram_csrstorage10_storage - 1'd1);
        if ((soc_sdram_csrstorage10_storage <= 1'd1)) begin
            soc_sdram_bankmachine7_trascon_ready <= 1'd1;
        end else begin
            soc_sdram_bankmachine7_trascon_ready <= 1'd0;
        end
    end else begin
        if ((~soc_sdram_bankmachine7_trascon_ready)) begin
            soc_sdram_bankmachine7_trascon_count <= (soc_sdram_bankmachine7_trascon_count - 1'd1);
            if ((soc_sdram_bankmachine7_trascon_count <= 1'd1)) begin
                soc_sdram_bankmachine7_trascon_ready <= 1'd1;
            end
        end
    end
    soc_bankmachine7_state <= soc_bankmachine7_next_state;
    if (soc_sdram_bankmachine7_timer_bankmachine7_next_value_ce) begin
        soc_sdram_bankmachine7_timer <= soc_sdram_bankmachine7_timer_bankmachine7_next_value;
    end
    if ((~soc_sdram_bankmachine8_timer_done)) begin
        soc_sdram_bankmachine8_timer <= (soc_sdram_bankmachine8_timer - 1'd1);
    end
    if (soc_sdram_bankmachine8_row_close) begin
        soc_sdram_bankmachine8_row_opened <= 1'd0;
    end else begin
        if (soc_sdram_bankmachine8_row_open) begin
            soc_sdram_bankmachine8_row_opened <= 1'd1;
            soc_sdram_bankmachine8_row <= soc_sdram_bankmachine8_source_source_payload_addr[22:7];
        end
    end
    if (((soc_sdram_bankmachine8_syncfifo8_we & soc_sdram_bankmachine8_syncfifo8_writable) & (~soc_sdram_bankmachine8_replace))) begin
        soc_sdram_bankmachine8_produce <= (soc_sdram_bankmachine8_produce + 1'd1);
    end
    if (soc_sdram_bankmachine8_do_read) begin
        soc_sdram_bankmachine8_consume <= (soc_sdram_bankmachine8_consume + 1'd1);
    end
    if (((soc_sdram_bankmachine8_syncfifo8_we & soc_sdram_bankmachine8_syncfifo8_writable) & (~soc_sdram_bankmachine8_replace))) begin
        if ((~soc_sdram_bankmachine8_do_read)) begin
            soc_sdram_bankmachine8_level <= (soc_sdram_bankmachine8_level + 1'd1);
        end
    end else begin
        if (soc_sdram_bankmachine8_do_read) begin
            soc_sdram_bankmachine8_level <= (soc_sdram_bankmachine8_level - 1'd1);
        end
    end
    if (((~soc_sdram_bankmachine8_pipe_valid_source_valid) | soc_sdram_bankmachine8_pipe_valid_source_ready)) begin
        soc_sdram_bankmachine8_pipe_valid_source_valid <= soc_sdram_bankmachine8_pipe_valid_sink_valid;
        soc_sdram_bankmachine8_pipe_valid_source_first <= soc_sdram_bankmachine8_pipe_valid_sink_first;
        soc_sdram_bankmachine8_pipe_valid_source_last <= soc_sdram_bankmachine8_pipe_valid_sink_last;
        soc_sdram_bankmachine8_pipe_valid_source_payload_we <= soc_sdram_bankmachine8_pipe_valid_sink_payload_we;
        soc_sdram_bankmachine8_pipe_valid_source_payload_addr <= soc_sdram_bankmachine8_pipe_valid_sink_payload_addr;
    end
    if (soc_sdram_bankmachine8_twtpcon_valid) begin
        soc_sdram_bankmachine8_twtpcon_count <= (soc_sdram_bankmachine8_precharge_time_sig - 1'd1);
        if ((soc_sdram_bankmachine8_precharge_time_sig <= 1'd1)) begin
            soc_sdram_bankmachine8_twtpcon_ready <= 1'd1;
        end else begin
            soc_sdram_bankmachine8_twtpcon_ready <= 1'd0;
        end
    end else begin
        if ((~soc_sdram_bankmachine8_twtpcon_ready)) begin
            soc_sdram_bankmachine8_twtpcon_count <= (soc_sdram_bankmachine8_twtpcon_count - 1'd1);
            if ((soc_sdram_bankmachine8_twtpcon_count <= 1'd1)) begin
                soc_sdram_bankmachine8_twtpcon_ready <= 1'd1;
            end
        end
    end
    if (soc_sdram_bankmachine8_trccon_valid) begin
        soc_sdram_bankmachine8_trccon_count <= (soc_sdram_csrstorage9_storage - 1'd1);
        if ((soc_sdram_csrstorage9_storage <= 1'd1)) begin
            soc_sdram_bankmachine8_trccon_ready <= 1'd1;
        end else begin
            soc_sdram_bankmachine8_trccon_ready <= 1'd0;
        end
    end else begin
        if ((~soc_sdram_bankmachine8_trccon_ready)) begin
            soc_sdram_bankmachine8_trccon_count <= (soc_sdram_bankmachine8_trccon_count - 1'd1);
            if ((soc_sdram_bankmachine8_trccon_count <= 1'd1)) begin
                soc_sdram_bankmachine8_trccon_ready <= 1'd1;
            end
        end
    end
    if (soc_sdram_bankmachine8_trascon_valid) begin
        soc_sdram_bankmachine8_trascon_count <= (soc_sdram_csrstorage10_storage - 1'd1);
        if ((soc_sdram_csrstorage10_storage <= 1'd1)) begin
            soc_sdram_bankmachine8_trascon_ready <= 1'd1;
        end else begin
            soc_sdram_bankmachine8_trascon_ready <= 1'd0;
        end
    end else begin
        if ((~soc_sdram_bankmachine8_trascon_ready)) begin
            soc_sdram_bankmachine8_trascon_count <= (soc_sdram_bankmachine8_trascon_count - 1'd1);
            if ((soc_sdram_bankmachine8_trascon_count <= 1'd1)) begin
                soc_sdram_bankmachine8_trascon_ready <= 1'd1;
            end
        end
    end
    soc_bankmachine8_state <= soc_bankmachine8_next_state;
    if (soc_sdram_bankmachine8_timer_bankmachine8_next_value_ce) begin
        soc_sdram_bankmachine8_timer <= soc_sdram_bankmachine8_timer_bankmachine8_next_value;
    end
    if ((~soc_sdram_bankmachine9_timer_done)) begin
        soc_sdram_bankmachine9_timer <= (soc_sdram_bankmachine9_timer - 1'd1);
    end
    if (soc_sdram_bankmachine9_row_close) begin
        soc_sdram_bankmachine9_row_opened <= 1'd0;
    end else begin
        if (soc_sdram_bankmachine9_row_open) begin
            soc_sdram_bankmachine9_row_opened <= 1'd1;
            soc_sdram_bankmachine9_row <= soc_sdram_bankmachine9_source_source_payload_addr[22:7];
        end
    end
    if (((soc_sdram_bankmachine9_syncfifo9_we & soc_sdram_bankmachine9_syncfifo9_writable) & (~soc_sdram_bankmachine9_replace))) begin
        soc_sdram_bankmachine9_produce <= (soc_sdram_bankmachine9_produce + 1'd1);
    end
    if (soc_sdram_bankmachine9_do_read) begin
        soc_sdram_bankmachine9_consume <= (soc_sdram_bankmachine9_consume + 1'd1);
    end
    if (((soc_sdram_bankmachine9_syncfifo9_we & soc_sdram_bankmachine9_syncfifo9_writable) & (~soc_sdram_bankmachine9_replace))) begin
        if ((~soc_sdram_bankmachine9_do_read)) begin
            soc_sdram_bankmachine9_level <= (soc_sdram_bankmachine9_level + 1'd1);
        end
    end else begin
        if (soc_sdram_bankmachine9_do_read) begin
            soc_sdram_bankmachine9_level <= (soc_sdram_bankmachine9_level - 1'd1);
        end
    end
    if (((~soc_sdram_bankmachine9_pipe_valid_source_valid) | soc_sdram_bankmachine9_pipe_valid_source_ready)) begin
        soc_sdram_bankmachine9_pipe_valid_source_valid <= soc_sdram_bankmachine9_pipe_valid_sink_valid;
        soc_sdram_bankmachine9_pipe_valid_source_first <= soc_sdram_bankmachine9_pipe_valid_sink_first;
        soc_sdram_bankmachine9_pipe_valid_source_last <= soc_sdram_bankmachine9_pipe_valid_sink_last;
        soc_sdram_bankmachine9_pipe_valid_source_payload_we <= soc_sdram_bankmachine9_pipe_valid_sink_payload_we;
        soc_sdram_bankmachine9_pipe_valid_source_payload_addr <= soc_sdram_bankmachine9_pipe_valid_sink_payload_addr;
    end
    if (soc_sdram_bankmachine9_twtpcon_valid) begin
        soc_sdram_bankmachine9_twtpcon_count <= (soc_sdram_bankmachine9_precharge_time_sig - 1'd1);
        if ((soc_sdram_bankmachine9_precharge_time_sig <= 1'd1)) begin
            soc_sdram_bankmachine9_twtpcon_ready <= 1'd1;
        end else begin
            soc_sdram_bankmachine9_twtpcon_ready <= 1'd0;
        end
    end else begin
        if ((~soc_sdram_bankmachine9_twtpcon_ready)) begin
            soc_sdram_bankmachine9_twtpcon_count <= (soc_sdram_bankmachine9_twtpcon_count - 1'd1);
            if ((soc_sdram_bankmachine9_twtpcon_count <= 1'd1)) begin
                soc_sdram_bankmachine9_twtpcon_ready <= 1'd1;
            end
        end
    end
    if (soc_sdram_bankmachine9_trccon_valid) begin
        soc_sdram_bankmachine9_trccon_count <= (soc_sdram_csrstorage9_storage - 1'd1);
        if ((soc_sdram_csrstorage9_storage <= 1'd1)) begin
            soc_sdram_bankmachine9_trccon_ready <= 1'd1;
        end else begin
            soc_sdram_bankmachine9_trccon_ready <= 1'd0;
        end
    end else begin
        if ((~soc_sdram_bankmachine9_trccon_ready)) begin
            soc_sdram_bankmachine9_trccon_count <= (soc_sdram_bankmachine9_trccon_count - 1'd1);
            if ((soc_sdram_bankmachine9_trccon_count <= 1'd1)) begin
                soc_sdram_bankmachine9_trccon_ready <= 1'd1;
            end
        end
    end
    if (soc_sdram_bankmachine9_trascon_valid) begin
        soc_sdram_bankmachine9_trascon_count <= (soc_sdram_csrstorage10_storage - 1'd1);
        if ((soc_sdram_csrstorage10_storage <= 1'd1)) begin
            soc_sdram_bankmachine9_trascon_ready <= 1'd1;
        end else begin
            soc_sdram_bankmachine9_trascon_ready <= 1'd0;
        end
    end else begin
        if ((~soc_sdram_bankmachine9_trascon_ready)) begin
            soc_sdram_bankmachine9_trascon_count <= (soc_sdram_bankmachine9_trascon_count - 1'd1);
            if ((soc_sdram_bankmachine9_trascon_count <= 1'd1)) begin
                soc_sdram_bankmachine9_trascon_ready <= 1'd1;
            end
        end
    end
    soc_bankmachine9_state <= soc_bankmachine9_next_state;
    if (soc_sdram_bankmachine9_timer_bankmachine9_next_value_ce) begin
        soc_sdram_bankmachine9_timer <= soc_sdram_bankmachine9_timer_bankmachine9_next_value;
    end
    if ((~soc_sdram_bankmachine10_timer_done)) begin
        soc_sdram_bankmachine10_timer <= (soc_sdram_bankmachine10_timer - 1'd1);
    end
    if (soc_sdram_bankmachine10_row_close) begin
        soc_sdram_bankmachine10_row_opened <= 1'd0;
    end else begin
        if (soc_sdram_bankmachine10_row_open) begin
            soc_sdram_bankmachine10_row_opened <= 1'd1;
            soc_sdram_bankmachine10_row <= soc_sdram_bankmachine10_source_source_payload_addr[22:7];
        end
    end
    if (((soc_sdram_bankmachine10_syncfifo10_we & soc_sdram_bankmachine10_syncfifo10_writable) & (~soc_sdram_bankmachine10_replace))) begin
        soc_sdram_bankmachine10_produce <= (soc_sdram_bankmachine10_produce + 1'd1);
    end
    if (soc_sdram_bankmachine10_do_read) begin
        soc_sdram_bankmachine10_consume <= (soc_sdram_bankmachine10_consume + 1'd1);
    end
    if (((soc_sdram_bankmachine10_syncfifo10_we & soc_sdram_bankmachine10_syncfifo10_writable) & (~soc_sdram_bankmachine10_replace))) begin
        if ((~soc_sdram_bankmachine10_do_read)) begin
            soc_sdram_bankmachine10_level <= (soc_sdram_bankmachine10_level + 1'd1);
        end
    end else begin
        if (soc_sdram_bankmachine10_do_read) begin
            soc_sdram_bankmachine10_level <= (soc_sdram_bankmachine10_level - 1'd1);
        end
    end
    if (((~soc_sdram_bankmachine10_pipe_valid_source_valid) | soc_sdram_bankmachine10_pipe_valid_source_ready)) begin
        soc_sdram_bankmachine10_pipe_valid_source_valid <= soc_sdram_bankmachine10_pipe_valid_sink_valid;
        soc_sdram_bankmachine10_pipe_valid_source_first <= soc_sdram_bankmachine10_pipe_valid_sink_first;
        soc_sdram_bankmachine10_pipe_valid_source_last <= soc_sdram_bankmachine10_pipe_valid_sink_last;
        soc_sdram_bankmachine10_pipe_valid_source_payload_we <= soc_sdram_bankmachine10_pipe_valid_sink_payload_we;
        soc_sdram_bankmachine10_pipe_valid_source_payload_addr <= soc_sdram_bankmachine10_pipe_valid_sink_payload_addr;
    end
    if (soc_sdram_bankmachine10_twtpcon_valid) begin
        soc_sdram_bankmachine10_twtpcon_count <= (soc_sdram_bankmachine10_precharge_time_sig - 1'd1);
        if ((soc_sdram_bankmachine10_precharge_time_sig <= 1'd1)) begin
            soc_sdram_bankmachine10_twtpcon_ready <= 1'd1;
        end else begin
            soc_sdram_bankmachine10_twtpcon_ready <= 1'd0;
        end
    end else begin
        if ((~soc_sdram_bankmachine10_twtpcon_ready)) begin
            soc_sdram_bankmachine10_twtpcon_count <= (soc_sdram_bankmachine10_twtpcon_count - 1'd1);
            if ((soc_sdram_bankmachine10_twtpcon_count <= 1'd1)) begin
                soc_sdram_bankmachine10_twtpcon_ready <= 1'd1;
            end
        end
    end
    if (soc_sdram_bankmachine10_trccon_valid) begin
        soc_sdram_bankmachine10_trccon_count <= (soc_sdram_csrstorage9_storage - 1'd1);
        if ((soc_sdram_csrstorage9_storage <= 1'd1)) begin
            soc_sdram_bankmachine10_trccon_ready <= 1'd1;
        end else begin
            soc_sdram_bankmachine10_trccon_ready <= 1'd0;
        end
    end else begin
        if ((~soc_sdram_bankmachine10_trccon_ready)) begin
            soc_sdram_bankmachine10_trccon_count <= (soc_sdram_bankmachine10_trccon_count - 1'd1);
            if ((soc_sdram_bankmachine10_trccon_count <= 1'd1)) begin
                soc_sdram_bankmachine10_trccon_ready <= 1'd1;
            end
        end
    end
    if (soc_sdram_bankmachine10_trascon_valid) begin
        soc_sdram_bankmachine10_trascon_count <= (soc_sdram_csrstorage10_storage - 1'd1);
        if ((soc_sdram_csrstorage10_storage <= 1'd1)) begin
            soc_sdram_bankmachine10_trascon_ready <= 1'd1;
        end else begin
            soc_sdram_bankmachine10_trascon_ready <= 1'd0;
        end
    end else begin
        if ((~soc_sdram_bankmachine10_trascon_ready)) begin
            soc_sdram_bankmachine10_trascon_count <= (soc_sdram_bankmachine10_trascon_count - 1'd1);
            if ((soc_sdram_bankmachine10_trascon_count <= 1'd1)) begin
                soc_sdram_bankmachine10_trascon_ready <= 1'd1;
            end
        end
    end
    soc_bankmachine10_state <= soc_bankmachine10_next_state;
    if (soc_sdram_bankmachine10_timer_bankmachine10_next_value_ce) begin
        soc_sdram_bankmachine10_timer <= soc_sdram_bankmachine10_timer_bankmachine10_next_value;
    end
    if ((~soc_sdram_bankmachine11_timer_done)) begin
        soc_sdram_bankmachine11_timer <= (soc_sdram_bankmachine11_timer - 1'd1);
    end
    if (soc_sdram_bankmachine11_row_close) begin
        soc_sdram_bankmachine11_row_opened <= 1'd0;
    end else begin
        if (soc_sdram_bankmachine11_row_open) begin
            soc_sdram_bankmachine11_row_opened <= 1'd1;
            soc_sdram_bankmachine11_row <= soc_sdram_bankmachine11_source_source_payload_addr[22:7];
        end
    end
    if (((soc_sdram_bankmachine11_syncfifo11_we & soc_sdram_bankmachine11_syncfifo11_writable) & (~soc_sdram_bankmachine11_replace))) begin
        soc_sdram_bankmachine11_produce <= (soc_sdram_bankmachine11_produce + 1'd1);
    end
    if (soc_sdram_bankmachine11_do_read) begin
        soc_sdram_bankmachine11_consume <= (soc_sdram_bankmachine11_consume + 1'd1);
    end
    if (((soc_sdram_bankmachine11_syncfifo11_we & soc_sdram_bankmachine11_syncfifo11_writable) & (~soc_sdram_bankmachine11_replace))) begin
        if ((~soc_sdram_bankmachine11_do_read)) begin
            soc_sdram_bankmachine11_level <= (soc_sdram_bankmachine11_level + 1'd1);
        end
    end else begin
        if (soc_sdram_bankmachine11_do_read) begin
            soc_sdram_bankmachine11_level <= (soc_sdram_bankmachine11_level - 1'd1);
        end
    end
    if (((~soc_sdram_bankmachine11_pipe_valid_source_valid) | soc_sdram_bankmachine11_pipe_valid_source_ready)) begin
        soc_sdram_bankmachine11_pipe_valid_source_valid <= soc_sdram_bankmachine11_pipe_valid_sink_valid;
        soc_sdram_bankmachine11_pipe_valid_source_first <= soc_sdram_bankmachine11_pipe_valid_sink_first;
        soc_sdram_bankmachine11_pipe_valid_source_last <= soc_sdram_bankmachine11_pipe_valid_sink_last;
        soc_sdram_bankmachine11_pipe_valid_source_payload_we <= soc_sdram_bankmachine11_pipe_valid_sink_payload_we;
        soc_sdram_bankmachine11_pipe_valid_source_payload_addr <= soc_sdram_bankmachine11_pipe_valid_sink_payload_addr;
    end
    if (soc_sdram_bankmachine11_twtpcon_valid) begin
        soc_sdram_bankmachine11_twtpcon_count <= (soc_sdram_bankmachine11_precharge_time_sig - 1'd1);
        if ((soc_sdram_bankmachine11_precharge_time_sig <= 1'd1)) begin
            soc_sdram_bankmachine11_twtpcon_ready <= 1'd1;
        end else begin
            soc_sdram_bankmachine11_twtpcon_ready <= 1'd0;
        end
    end else begin
        if ((~soc_sdram_bankmachine11_twtpcon_ready)) begin
            soc_sdram_bankmachine11_twtpcon_count <= (soc_sdram_bankmachine11_twtpcon_count - 1'd1);
            if ((soc_sdram_bankmachine11_twtpcon_count <= 1'd1)) begin
                soc_sdram_bankmachine11_twtpcon_ready <= 1'd1;
            end
        end
    end
    if (soc_sdram_bankmachine11_trccon_valid) begin
        soc_sdram_bankmachine11_trccon_count <= (soc_sdram_csrstorage9_storage - 1'd1);
        if ((soc_sdram_csrstorage9_storage <= 1'd1)) begin
            soc_sdram_bankmachine11_trccon_ready <= 1'd1;
        end else begin
            soc_sdram_bankmachine11_trccon_ready <= 1'd0;
        end
    end else begin
        if ((~soc_sdram_bankmachine11_trccon_ready)) begin
            soc_sdram_bankmachine11_trccon_count <= (soc_sdram_bankmachine11_trccon_count - 1'd1);
            if ((soc_sdram_bankmachine11_trccon_count <= 1'd1)) begin
                soc_sdram_bankmachine11_trccon_ready <= 1'd1;
            end
        end
    end
    if (soc_sdram_bankmachine11_trascon_valid) begin
        soc_sdram_bankmachine11_trascon_count <= (soc_sdram_csrstorage10_storage - 1'd1);
        if ((soc_sdram_csrstorage10_storage <= 1'd1)) begin
            soc_sdram_bankmachine11_trascon_ready <= 1'd1;
        end else begin
            soc_sdram_bankmachine11_trascon_ready <= 1'd0;
        end
    end else begin
        if ((~soc_sdram_bankmachine11_trascon_ready)) begin
            soc_sdram_bankmachine11_trascon_count <= (soc_sdram_bankmachine11_trascon_count - 1'd1);
            if ((soc_sdram_bankmachine11_trascon_count <= 1'd1)) begin
                soc_sdram_bankmachine11_trascon_ready <= 1'd1;
            end
        end
    end
    soc_bankmachine11_state <= soc_bankmachine11_next_state;
    if (soc_sdram_bankmachine11_timer_bankmachine11_next_value_ce) begin
        soc_sdram_bankmachine11_timer <= soc_sdram_bankmachine11_timer_bankmachine11_next_value;
    end
    if ((~soc_sdram_bankmachine12_timer_done)) begin
        soc_sdram_bankmachine12_timer <= (soc_sdram_bankmachine12_timer - 1'd1);
    end
    if (soc_sdram_bankmachine12_row_close) begin
        soc_sdram_bankmachine12_row_opened <= 1'd0;
    end else begin
        if (soc_sdram_bankmachine12_row_open) begin
            soc_sdram_bankmachine12_row_opened <= 1'd1;
            soc_sdram_bankmachine12_row <= soc_sdram_bankmachine12_source_source_payload_addr[22:7];
        end
    end
    if (((soc_sdram_bankmachine12_syncfifo12_we & soc_sdram_bankmachine12_syncfifo12_writable) & (~soc_sdram_bankmachine12_replace))) begin
        soc_sdram_bankmachine12_produce <= (soc_sdram_bankmachine12_produce + 1'd1);
    end
    if (soc_sdram_bankmachine12_do_read) begin
        soc_sdram_bankmachine12_consume <= (soc_sdram_bankmachine12_consume + 1'd1);
    end
    if (((soc_sdram_bankmachine12_syncfifo12_we & soc_sdram_bankmachine12_syncfifo12_writable) & (~soc_sdram_bankmachine12_replace))) begin
        if ((~soc_sdram_bankmachine12_do_read)) begin
            soc_sdram_bankmachine12_level <= (soc_sdram_bankmachine12_level + 1'd1);
        end
    end else begin
        if (soc_sdram_bankmachine12_do_read) begin
            soc_sdram_bankmachine12_level <= (soc_sdram_bankmachine12_level - 1'd1);
        end
    end
    if (((~soc_sdram_bankmachine12_pipe_valid_source_valid) | soc_sdram_bankmachine12_pipe_valid_source_ready)) begin
        soc_sdram_bankmachine12_pipe_valid_source_valid <= soc_sdram_bankmachine12_pipe_valid_sink_valid;
        soc_sdram_bankmachine12_pipe_valid_source_first <= soc_sdram_bankmachine12_pipe_valid_sink_first;
        soc_sdram_bankmachine12_pipe_valid_source_last <= soc_sdram_bankmachine12_pipe_valid_sink_last;
        soc_sdram_bankmachine12_pipe_valid_source_payload_we <= soc_sdram_bankmachine12_pipe_valid_sink_payload_we;
        soc_sdram_bankmachine12_pipe_valid_source_payload_addr <= soc_sdram_bankmachine12_pipe_valid_sink_payload_addr;
    end
    if (soc_sdram_bankmachine12_twtpcon_valid) begin
        soc_sdram_bankmachine12_twtpcon_count <= (soc_sdram_bankmachine12_precharge_time_sig - 1'd1);
        if ((soc_sdram_bankmachine12_precharge_time_sig <= 1'd1)) begin
            soc_sdram_bankmachine12_twtpcon_ready <= 1'd1;
        end else begin
            soc_sdram_bankmachine12_twtpcon_ready <= 1'd0;
        end
    end else begin
        if ((~soc_sdram_bankmachine12_twtpcon_ready)) begin
            soc_sdram_bankmachine12_twtpcon_count <= (soc_sdram_bankmachine12_twtpcon_count - 1'd1);
            if ((soc_sdram_bankmachine12_twtpcon_count <= 1'd1)) begin
                soc_sdram_bankmachine12_twtpcon_ready <= 1'd1;
            end
        end
    end
    if (soc_sdram_bankmachine12_trccon_valid) begin
        soc_sdram_bankmachine12_trccon_count <= (soc_sdram_csrstorage9_storage - 1'd1);
        if ((soc_sdram_csrstorage9_storage <= 1'd1)) begin
            soc_sdram_bankmachine12_trccon_ready <= 1'd1;
        end else begin
            soc_sdram_bankmachine12_trccon_ready <= 1'd0;
        end
    end else begin
        if ((~soc_sdram_bankmachine12_trccon_ready)) begin
            soc_sdram_bankmachine12_trccon_count <= (soc_sdram_bankmachine12_trccon_count - 1'd1);
            if ((soc_sdram_bankmachine12_trccon_count <= 1'd1)) begin
                soc_sdram_bankmachine12_trccon_ready <= 1'd1;
            end
        end
    end
    if (soc_sdram_bankmachine12_trascon_valid) begin
        soc_sdram_bankmachine12_trascon_count <= (soc_sdram_csrstorage10_storage - 1'd1);
        if ((soc_sdram_csrstorage10_storage <= 1'd1)) begin
            soc_sdram_bankmachine12_trascon_ready <= 1'd1;
        end else begin
            soc_sdram_bankmachine12_trascon_ready <= 1'd0;
        end
    end else begin
        if ((~soc_sdram_bankmachine12_trascon_ready)) begin
            soc_sdram_bankmachine12_trascon_count <= (soc_sdram_bankmachine12_trascon_count - 1'd1);
            if ((soc_sdram_bankmachine12_trascon_count <= 1'd1)) begin
                soc_sdram_bankmachine12_trascon_ready <= 1'd1;
            end
        end
    end
    soc_bankmachine12_state <= soc_bankmachine12_next_state;
    if (soc_sdram_bankmachine12_timer_bankmachine12_next_value_ce) begin
        soc_sdram_bankmachine12_timer <= soc_sdram_bankmachine12_timer_bankmachine12_next_value;
    end
    if ((~soc_sdram_bankmachine13_timer_done)) begin
        soc_sdram_bankmachine13_timer <= (soc_sdram_bankmachine13_timer - 1'd1);
    end
    if (soc_sdram_bankmachine13_row_close) begin
        soc_sdram_bankmachine13_row_opened <= 1'd0;
    end else begin
        if (soc_sdram_bankmachine13_row_open) begin
            soc_sdram_bankmachine13_row_opened <= 1'd1;
            soc_sdram_bankmachine13_row <= soc_sdram_bankmachine13_source_source_payload_addr[22:7];
        end
    end
    if (((soc_sdram_bankmachine13_syncfifo13_we & soc_sdram_bankmachine13_syncfifo13_writable) & (~soc_sdram_bankmachine13_replace))) begin
        soc_sdram_bankmachine13_produce <= (soc_sdram_bankmachine13_produce + 1'd1);
    end
    if (soc_sdram_bankmachine13_do_read) begin
        soc_sdram_bankmachine13_consume <= (soc_sdram_bankmachine13_consume + 1'd1);
    end
    if (((soc_sdram_bankmachine13_syncfifo13_we & soc_sdram_bankmachine13_syncfifo13_writable) & (~soc_sdram_bankmachine13_replace))) begin
        if ((~soc_sdram_bankmachine13_do_read)) begin
            soc_sdram_bankmachine13_level <= (soc_sdram_bankmachine13_level + 1'd1);
        end
    end else begin
        if (soc_sdram_bankmachine13_do_read) begin
            soc_sdram_bankmachine13_level <= (soc_sdram_bankmachine13_level - 1'd1);
        end
    end
    if (((~soc_sdram_bankmachine13_pipe_valid_source_valid) | soc_sdram_bankmachine13_pipe_valid_source_ready)) begin
        soc_sdram_bankmachine13_pipe_valid_source_valid <= soc_sdram_bankmachine13_pipe_valid_sink_valid;
        soc_sdram_bankmachine13_pipe_valid_source_first <= soc_sdram_bankmachine13_pipe_valid_sink_first;
        soc_sdram_bankmachine13_pipe_valid_source_last <= soc_sdram_bankmachine13_pipe_valid_sink_last;
        soc_sdram_bankmachine13_pipe_valid_source_payload_we <= soc_sdram_bankmachine13_pipe_valid_sink_payload_we;
        soc_sdram_bankmachine13_pipe_valid_source_payload_addr <= soc_sdram_bankmachine13_pipe_valid_sink_payload_addr;
    end
    if (soc_sdram_bankmachine13_twtpcon_valid) begin
        soc_sdram_bankmachine13_twtpcon_count <= (soc_sdram_bankmachine13_precharge_time_sig - 1'd1);
        if ((soc_sdram_bankmachine13_precharge_time_sig <= 1'd1)) begin
            soc_sdram_bankmachine13_twtpcon_ready <= 1'd1;
        end else begin
            soc_sdram_bankmachine13_twtpcon_ready <= 1'd0;
        end
    end else begin
        if ((~soc_sdram_bankmachine13_twtpcon_ready)) begin
            soc_sdram_bankmachine13_twtpcon_count <= (soc_sdram_bankmachine13_twtpcon_count - 1'd1);
            if ((soc_sdram_bankmachine13_twtpcon_count <= 1'd1)) begin
                soc_sdram_bankmachine13_twtpcon_ready <= 1'd1;
            end
        end
    end
    if (soc_sdram_bankmachine13_trccon_valid) begin
        soc_sdram_bankmachine13_trccon_count <= (soc_sdram_csrstorage9_storage - 1'd1);
        if ((soc_sdram_csrstorage9_storage <= 1'd1)) begin
            soc_sdram_bankmachine13_trccon_ready <= 1'd1;
        end else begin
            soc_sdram_bankmachine13_trccon_ready <= 1'd0;
        end
    end else begin
        if ((~soc_sdram_bankmachine13_trccon_ready)) begin
            soc_sdram_bankmachine13_trccon_count <= (soc_sdram_bankmachine13_trccon_count - 1'd1);
            if ((soc_sdram_bankmachine13_trccon_count <= 1'd1)) begin
                soc_sdram_bankmachine13_trccon_ready <= 1'd1;
            end
        end
    end
    if (soc_sdram_bankmachine13_trascon_valid) begin
        soc_sdram_bankmachine13_trascon_count <= (soc_sdram_csrstorage10_storage - 1'd1);
        if ((soc_sdram_csrstorage10_storage <= 1'd1)) begin
            soc_sdram_bankmachine13_trascon_ready <= 1'd1;
        end else begin
            soc_sdram_bankmachine13_trascon_ready <= 1'd0;
        end
    end else begin
        if ((~soc_sdram_bankmachine13_trascon_ready)) begin
            soc_sdram_bankmachine13_trascon_count <= (soc_sdram_bankmachine13_trascon_count - 1'd1);
            if ((soc_sdram_bankmachine13_trascon_count <= 1'd1)) begin
                soc_sdram_bankmachine13_trascon_ready <= 1'd1;
            end
        end
    end
    soc_bankmachine13_state <= soc_bankmachine13_next_state;
    if (soc_sdram_bankmachine13_timer_bankmachine13_next_value_ce) begin
        soc_sdram_bankmachine13_timer <= soc_sdram_bankmachine13_timer_bankmachine13_next_value;
    end
    if ((~soc_sdram_bankmachine14_timer_done)) begin
        soc_sdram_bankmachine14_timer <= (soc_sdram_bankmachine14_timer - 1'd1);
    end
    if (soc_sdram_bankmachine14_row_close) begin
        soc_sdram_bankmachine14_row_opened <= 1'd0;
    end else begin
        if (soc_sdram_bankmachine14_row_open) begin
            soc_sdram_bankmachine14_row_opened <= 1'd1;
            soc_sdram_bankmachine14_row <= soc_sdram_bankmachine14_source_source_payload_addr[22:7];
        end
    end
    if (((soc_sdram_bankmachine14_syncfifo14_we & soc_sdram_bankmachine14_syncfifo14_writable) & (~soc_sdram_bankmachine14_replace))) begin
        soc_sdram_bankmachine14_produce <= (soc_sdram_bankmachine14_produce + 1'd1);
    end
    if (soc_sdram_bankmachine14_do_read) begin
        soc_sdram_bankmachine14_consume <= (soc_sdram_bankmachine14_consume + 1'd1);
    end
    if (((soc_sdram_bankmachine14_syncfifo14_we & soc_sdram_bankmachine14_syncfifo14_writable) & (~soc_sdram_bankmachine14_replace))) begin
        if ((~soc_sdram_bankmachine14_do_read)) begin
            soc_sdram_bankmachine14_level <= (soc_sdram_bankmachine14_level + 1'd1);
        end
    end else begin
        if (soc_sdram_bankmachine14_do_read) begin
            soc_sdram_bankmachine14_level <= (soc_sdram_bankmachine14_level - 1'd1);
        end
    end
    if (((~soc_sdram_bankmachine14_pipe_valid_source_valid) | soc_sdram_bankmachine14_pipe_valid_source_ready)) begin
        soc_sdram_bankmachine14_pipe_valid_source_valid <= soc_sdram_bankmachine14_pipe_valid_sink_valid;
        soc_sdram_bankmachine14_pipe_valid_source_first <= soc_sdram_bankmachine14_pipe_valid_sink_first;
        soc_sdram_bankmachine14_pipe_valid_source_last <= soc_sdram_bankmachine14_pipe_valid_sink_last;
        soc_sdram_bankmachine14_pipe_valid_source_payload_we <= soc_sdram_bankmachine14_pipe_valid_sink_payload_we;
        soc_sdram_bankmachine14_pipe_valid_source_payload_addr <= soc_sdram_bankmachine14_pipe_valid_sink_payload_addr;
    end
    if (soc_sdram_bankmachine14_twtpcon_valid) begin
        soc_sdram_bankmachine14_twtpcon_count <= (soc_sdram_bankmachine14_precharge_time_sig - 1'd1);
        if ((soc_sdram_bankmachine14_precharge_time_sig <= 1'd1)) begin
            soc_sdram_bankmachine14_twtpcon_ready <= 1'd1;
        end else begin
            soc_sdram_bankmachine14_twtpcon_ready <= 1'd0;
        end
    end else begin
        if ((~soc_sdram_bankmachine14_twtpcon_ready)) begin
            soc_sdram_bankmachine14_twtpcon_count <= (soc_sdram_bankmachine14_twtpcon_count - 1'd1);
            if ((soc_sdram_bankmachine14_twtpcon_count <= 1'd1)) begin
                soc_sdram_bankmachine14_twtpcon_ready <= 1'd1;
            end
        end
    end
    if (soc_sdram_bankmachine14_trccon_valid) begin
        soc_sdram_bankmachine14_trccon_count <= (soc_sdram_csrstorage9_storage - 1'd1);
        if ((soc_sdram_csrstorage9_storage <= 1'd1)) begin
            soc_sdram_bankmachine14_trccon_ready <= 1'd1;
        end else begin
            soc_sdram_bankmachine14_trccon_ready <= 1'd0;
        end
    end else begin
        if ((~soc_sdram_bankmachine14_trccon_ready)) begin
            soc_sdram_bankmachine14_trccon_count <= (soc_sdram_bankmachine14_trccon_count - 1'd1);
            if ((soc_sdram_bankmachine14_trccon_count <= 1'd1)) begin
                soc_sdram_bankmachine14_trccon_ready <= 1'd1;
            end
        end
    end
    if (soc_sdram_bankmachine14_trascon_valid) begin
        soc_sdram_bankmachine14_trascon_count <= (soc_sdram_csrstorage10_storage - 1'd1);
        if ((soc_sdram_csrstorage10_storage <= 1'd1)) begin
            soc_sdram_bankmachine14_trascon_ready <= 1'd1;
        end else begin
            soc_sdram_bankmachine14_trascon_ready <= 1'd0;
        end
    end else begin
        if ((~soc_sdram_bankmachine14_trascon_ready)) begin
            soc_sdram_bankmachine14_trascon_count <= (soc_sdram_bankmachine14_trascon_count - 1'd1);
            if ((soc_sdram_bankmachine14_trascon_count <= 1'd1)) begin
                soc_sdram_bankmachine14_trascon_ready <= 1'd1;
            end
        end
    end
    soc_bankmachine14_state <= soc_bankmachine14_next_state;
    if (soc_sdram_bankmachine14_timer_bankmachine14_next_value_ce) begin
        soc_sdram_bankmachine14_timer <= soc_sdram_bankmachine14_timer_bankmachine14_next_value;
    end
    if ((~soc_sdram_bankmachine15_timer_done)) begin
        soc_sdram_bankmachine15_timer <= (soc_sdram_bankmachine15_timer - 1'd1);
    end
    if (soc_sdram_bankmachine15_row_close) begin
        soc_sdram_bankmachine15_row_opened <= 1'd0;
    end else begin
        if (soc_sdram_bankmachine15_row_open) begin
            soc_sdram_bankmachine15_row_opened <= 1'd1;
            soc_sdram_bankmachine15_row <= soc_sdram_bankmachine15_source_source_payload_addr[22:7];
        end
    end
    if (((soc_sdram_bankmachine15_syncfifo15_we & soc_sdram_bankmachine15_syncfifo15_writable) & (~soc_sdram_bankmachine15_replace))) begin
        soc_sdram_bankmachine15_produce <= (soc_sdram_bankmachine15_produce + 1'd1);
    end
    if (soc_sdram_bankmachine15_do_read) begin
        soc_sdram_bankmachine15_consume <= (soc_sdram_bankmachine15_consume + 1'd1);
    end
    if (((soc_sdram_bankmachine15_syncfifo15_we & soc_sdram_bankmachine15_syncfifo15_writable) & (~soc_sdram_bankmachine15_replace))) begin
        if ((~soc_sdram_bankmachine15_do_read)) begin
            soc_sdram_bankmachine15_level <= (soc_sdram_bankmachine15_level + 1'd1);
        end
    end else begin
        if (soc_sdram_bankmachine15_do_read) begin
            soc_sdram_bankmachine15_level <= (soc_sdram_bankmachine15_level - 1'd1);
        end
    end
    if (((~soc_sdram_bankmachine15_pipe_valid_source_valid) | soc_sdram_bankmachine15_pipe_valid_source_ready)) begin
        soc_sdram_bankmachine15_pipe_valid_source_valid <= soc_sdram_bankmachine15_pipe_valid_sink_valid;
        soc_sdram_bankmachine15_pipe_valid_source_first <= soc_sdram_bankmachine15_pipe_valid_sink_first;
        soc_sdram_bankmachine15_pipe_valid_source_last <= soc_sdram_bankmachine15_pipe_valid_sink_last;
        soc_sdram_bankmachine15_pipe_valid_source_payload_we <= soc_sdram_bankmachine15_pipe_valid_sink_payload_we;
        soc_sdram_bankmachine15_pipe_valid_source_payload_addr <= soc_sdram_bankmachine15_pipe_valid_sink_payload_addr;
    end
    if (soc_sdram_bankmachine15_twtpcon_valid) begin
        soc_sdram_bankmachine15_twtpcon_count <= (soc_sdram_bankmachine15_precharge_time_sig - 1'd1);
        if ((soc_sdram_bankmachine15_precharge_time_sig <= 1'd1)) begin
            soc_sdram_bankmachine15_twtpcon_ready <= 1'd1;
        end else begin
            soc_sdram_bankmachine15_twtpcon_ready <= 1'd0;
        end
    end else begin
        if ((~soc_sdram_bankmachine15_twtpcon_ready)) begin
            soc_sdram_bankmachine15_twtpcon_count <= (soc_sdram_bankmachine15_twtpcon_count - 1'd1);
            if ((soc_sdram_bankmachine15_twtpcon_count <= 1'd1)) begin
                soc_sdram_bankmachine15_twtpcon_ready <= 1'd1;
            end
        end
    end
    if (soc_sdram_bankmachine15_trccon_valid) begin
        soc_sdram_bankmachine15_trccon_count <= (soc_sdram_csrstorage9_storage - 1'd1);
        if ((soc_sdram_csrstorage9_storage <= 1'd1)) begin
            soc_sdram_bankmachine15_trccon_ready <= 1'd1;
        end else begin
            soc_sdram_bankmachine15_trccon_ready <= 1'd0;
        end
    end else begin
        if ((~soc_sdram_bankmachine15_trccon_ready)) begin
            soc_sdram_bankmachine15_trccon_count <= (soc_sdram_bankmachine15_trccon_count - 1'd1);
            if ((soc_sdram_bankmachine15_trccon_count <= 1'd1)) begin
                soc_sdram_bankmachine15_trccon_ready <= 1'd1;
            end
        end
    end
    if (soc_sdram_bankmachine15_trascon_valid) begin
        soc_sdram_bankmachine15_trascon_count <= (soc_sdram_csrstorage10_storage - 1'd1);
        if ((soc_sdram_csrstorage10_storage <= 1'd1)) begin
            soc_sdram_bankmachine15_trascon_ready <= 1'd1;
        end else begin
            soc_sdram_bankmachine15_trascon_ready <= 1'd0;
        end
    end else begin
        if ((~soc_sdram_bankmachine15_trascon_ready)) begin
            soc_sdram_bankmachine15_trascon_count <= (soc_sdram_bankmachine15_trascon_count - 1'd1);
            if ((soc_sdram_bankmachine15_trascon_count <= 1'd1)) begin
                soc_sdram_bankmachine15_trascon_ready <= 1'd1;
            end
        end
    end
    soc_bankmachine15_state <= soc_bankmachine15_next_state;
    if (soc_sdram_bankmachine15_timer_bankmachine15_next_value_ce) begin
        soc_sdram_bankmachine15_timer <= soc_sdram_bankmachine15_timer_bankmachine15_next_value;
    end
    if ((~soc_sdram_en0)) begin
        soc_sdram_time0 <= 5'd31;
    end else begin
        if ((~soc_sdram_max_time0)) begin
            soc_sdram_time0 <= (soc_sdram_time0 - 1'd1);
        end
    end
    if ((~soc_sdram_en1)) begin
        soc_sdram_time1 <= 4'd15;
    end else begin
        if ((~soc_sdram_max_time1)) begin
            soc_sdram_time1 <= (soc_sdram_time1 - 1'd1);
        end
    end
    if (soc_sdram_choose_cmd_ce) begin
        case (soc_sdram_choose_cmd_grant)
            1'd0: begin
                if (soc_sdram_choose_cmd_request[1]) begin
                    soc_sdram_choose_cmd_grant <= 1'd1;
                end else begin
                    if (soc_sdram_choose_cmd_request[2]) begin
                        soc_sdram_choose_cmd_grant <= 2'd2;
                    end else begin
                        if (soc_sdram_choose_cmd_request[3]) begin
                            soc_sdram_choose_cmd_grant <= 2'd3;
                        end else begin
                            if (soc_sdram_choose_cmd_request[4]) begin
                                soc_sdram_choose_cmd_grant <= 3'd4;
                            end else begin
                                if (soc_sdram_choose_cmd_request[5]) begin
                                    soc_sdram_choose_cmd_grant <= 3'd5;
                                end else begin
                                    if (soc_sdram_choose_cmd_request[6]) begin
                                        soc_sdram_choose_cmd_grant <= 3'd6;
                                    end else begin
                                        if (soc_sdram_choose_cmd_request[7]) begin
                                            soc_sdram_choose_cmd_grant <= 3'd7;
                                        end else begin
                                            if (soc_sdram_choose_cmd_request[8]) begin
                                                soc_sdram_choose_cmd_grant <= 4'd8;
                                            end else begin
                                                if (soc_sdram_choose_cmd_request[9]) begin
                                                    soc_sdram_choose_cmd_grant <= 4'd9;
                                                end else begin
                                                    if (soc_sdram_choose_cmd_request[10]) begin
                                                        soc_sdram_choose_cmd_grant <= 4'd10;
                                                    end else begin
                                                        if (soc_sdram_choose_cmd_request[11]) begin
                                                            soc_sdram_choose_cmd_grant <= 4'd11;
                                                        end else begin
                                                            if (soc_sdram_choose_cmd_request[12]) begin
                                                                soc_sdram_choose_cmd_grant <= 4'd12;
                                                            end else begin
                                                                if (soc_sdram_choose_cmd_request[13]) begin
                                                                    soc_sdram_choose_cmd_grant <= 4'd13;
                                                                end else begin
                                                                    if (soc_sdram_choose_cmd_request[14]) begin
                                                                        soc_sdram_choose_cmd_grant <= 4'd14;
                                                                    end else begin
                                                                        if (soc_sdram_choose_cmd_request[15]) begin
                                                                            soc_sdram_choose_cmd_grant <= 4'd15;
                                                                        end
                                                                    end
                                                                end
                                                            end
                                                        end
                                                    end
                                                end
                                            end
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            1'd1: begin
                if (soc_sdram_choose_cmd_request[2]) begin
                    soc_sdram_choose_cmd_grant <= 2'd2;
                end else begin
                    if (soc_sdram_choose_cmd_request[3]) begin
                        soc_sdram_choose_cmd_grant <= 2'd3;
                    end else begin
                        if (soc_sdram_choose_cmd_request[4]) begin
                            soc_sdram_choose_cmd_grant <= 3'd4;
                        end else begin
                            if (soc_sdram_choose_cmd_request[5]) begin
                                soc_sdram_choose_cmd_grant <= 3'd5;
                            end else begin
                                if (soc_sdram_choose_cmd_request[6]) begin
                                    soc_sdram_choose_cmd_grant <= 3'd6;
                                end else begin
                                    if (soc_sdram_choose_cmd_request[7]) begin
                                        soc_sdram_choose_cmd_grant <= 3'd7;
                                    end else begin
                                        if (soc_sdram_choose_cmd_request[8]) begin
                                            soc_sdram_choose_cmd_grant <= 4'd8;
                                        end else begin
                                            if (soc_sdram_choose_cmd_request[9]) begin
                                                soc_sdram_choose_cmd_grant <= 4'd9;
                                            end else begin
                                                if (soc_sdram_choose_cmd_request[10]) begin
                                                    soc_sdram_choose_cmd_grant <= 4'd10;
                                                end else begin
                                                    if (soc_sdram_choose_cmd_request[11]) begin
                                                        soc_sdram_choose_cmd_grant <= 4'd11;
                                                    end else begin
                                                        if (soc_sdram_choose_cmd_request[12]) begin
                                                            soc_sdram_choose_cmd_grant <= 4'd12;
                                                        end else begin
                                                            if (soc_sdram_choose_cmd_request[13]) begin
                                                                soc_sdram_choose_cmd_grant <= 4'd13;
                                                            end else begin
                                                                if (soc_sdram_choose_cmd_request[14]) begin
                                                                    soc_sdram_choose_cmd_grant <= 4'd14;
                                                                end else begin
                                                                    if (soc_sdram_choose_cmd_request[15]) begin
                                                                        soc_sdram_choose_cmd_grant <= 4'd15;
                                                                    end else begin
                                                                        if (soc_sdram_choose_cmd_request[0]) begin
                                                                            soc_sdram_choose_cmd_grant <= 1'd0;
                                                                        end
                                                                    end
                                                                end
                                                            end
                                                        end
                                                    end
                                                end
                                            end
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            2'd2: begin
                if (soc_sdram_choose_cmd_request[3]) begin
                    soc_sdram_choose_cmd_grant <= 2'd3;
                end else begin
                    if (soc_sdram_choose_cmd_request[4]) begin
                        soc_sdram_choose_cmd_grant <= 3'd4;
                    end else begin
                        if (soc_sdram_choose_cmd_request[5]) begin
                            soc_sdram_choose_cmd_grant <= 3'd5;
                        end else begin
                            if (soc_sdram_choose_cmd_request[6]) begin
                                soc_sdram_choose_cmd_grant <= 3'd6;
                            end else begin
                                if (soc_sdram_choose_cmd_request[7]) begin
                                    soc_sdram_choose_cmd_grant <= 3'd7;
                                end else begin
                                    if (soc_sdram_choose_cmd_request[8]) begin
                                        soc_sdram_choose_cmd_grant <= 4'd8;
                                    end else begin
                                        if (soc_sdram_choose_cmd_request[9]) begin
                                            soc_sdram_choose_cmd_grant <= 4'd9;
                                        end else begin
                                            if (soc_sdram_choose_cmd_request[10]) begin
                                                soc_sdram_choose_cmd_grant <= 4'd10;
                                            end else begin
                                                if (soc_sdram_choose_cmd_request[11]) begin
                                                    soc_sdram_choose_cmd_grant <= 4'd11;
                                                end else begin
                                                    if (soc_sdram_choose_cmd_request[12]) begin
                                                        soc_sdram_choose_cmd_grant <= 4'd12;
                                                    end else begin
                                                        if (soc_sdram_choose_cmd_request[13]) begin
                                                            soc_sdram_choose_cmd_grant <= 4'd13;
                                                        end else begin
                                                            if (soc_sdram_choose_cmd_request[14]) begin
                                                                soc_sdram_choose_cmd_grant <= 4'd14;
                                                            end else begin
                                                                if (soc_sdram_choose_cmd_request[15]) begin
                                                                    soc_sdram_choose_cmd_grant <= 4'd15;
                                                                end else begin
                                                                    if (soc_sdram_choose_cmd_request[0]) begin
                                                                        soc_sdram_choose_cmd_grant <= 1'd0;
                                                                    end else begin
                                                                        if (soc_sdram_choose_cmd_request[1]) begin
                                                                            soc_sdram_choose_cmd_grant <= 1'd1;
                                                                        end
                                                                    end
                                                                end
                                                            end
                                                        end
                                                    end
                                                end
                                            end
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            2'd3: begin
                if (soc_sdram_choose_cmd_request[4]) begin
                    soc_sdram_choose_cmd_grant <= 3'd4;
                end else begin
                    if (soc_sdram_choose_cmd_request[5]) begin
                        soc_sdram_choose_cmd_grant <= 3'd5;
                    end else begin
                        if (soc_sdram_choose_cmd_request[6]) begin
                            soc_sdram_choose_cmd_grant <= 3'd6;
                        end else begin
                            if (soc_sdram_choose_cmd_request[7]) begin
                                soc_sdram_choose_cmd_grant <= 3'd7;
                            end else begin
                                if (soc_sdram_choose_cmd_request[8]) begin
                                    soc_sdram_choose_cmd_grant <= 4'd8;
                                end else begin
                                    if (soc_sdram_choose_cmd_request[9]) begin
                                        soc_sdram_choose_cmd_grant <= 4'd9;
                                    end else begin
                                        if (soc_sdram_choose_cmd_request[10]) begin
                                            soc_sdram_choose_cmd_grant <= 4'd10;
                                        end else begin
                                            if (soc_sdram_choose_cmd_request[11]) begin
                                                soc_sdram_choose_cmd_grant <= 4'd11;
                                            end else begin
                                                if (soc_sdram_choose_cmd_request[12]) begin
                                                    soc_sdram_choose_cmd_grant <= 4'd12;
                                                end else begin
                                                    if (soc_sdram_choose_cmd_request[13]) begin
                                                        soc_sdram_choose_cmd_grant <= 4'd13;
                                                    end else begin
                                                        if (soc_sdram_choose_cmd_request[14]) begin
                                                            soc_sdram_choose_cmd_grant <= 4'd14;
                                                        end else begin
                                                            if (soc_sdram_choose_cmd_request[15]) begin
                                                                soc_sdram_choose_cmd_grant <= 4'd15;
                                                            end else begin
                                                                if (soc_sdram_choose_cmd_request[0]) begin
                                                                    soc_sdram_choose_cmd_grant <= 1'd0;
                                                                end else begin
                                                                    if (soc_sdram_choose_cmd_request[1]) begin
                                                                        soc_sdram_choose_cmd_grant <= 1'd1;
                                                                    end else begin
                                                                        if (soc_sdram_choose_cmd_request[2]) begin
                                                                            soc_sdram_choose_cmd_grant <= 2'd2;
                                                                        end
                                                                    end
                                                                end
                                                            end
                                                        end
                                                    end
                                                end
                                            end
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            3'd4: begin
                if (soc_sdram_choose_cmd_request[5]) begin
                    soc_sdram_choose_cmd_grant <= 3'd5;
                end else begin
                    if (soc_sdram_choose_cmd_request[6]) begin
                        soc_sdram_choose_cmd_grant <= 3'd6;
                    end else begin
                        if (soc_sdram_choose_cmd_request[7]) begin
                            soc_sdram_choose_cmd_grant <= 3'd7;
                        end else begin
                            if (soc_sdram_choose_cmd_request[8]) begin
                                soc_sdram_choose_cmd_grant <= 4'd8;
                            end else begin
                                if (soc_sdram_choose_cmd_request[9]) begin
                                    soc_sdram_choose_cmd_grant <= 4'd9;
                                end else begin
                                    if (soc_sdram_choose_cmd_request[10]) begin
                                        soc_sdram_choose_cmd_grant <= 4'd10;
                                    end else begin
                                        if (soc_sdram_choose_cmd_request[11]) begin
                                            soc_sdram_choose_cmd_grant <= 4'd11;
                                        end else begin
                                            if (soc_sdram_choose_cmd_request[12]) begin
                                                soc_sdram_choose_cmd_grant <= 4'd12;
                                            end else begin
                                                if (soc_sdram_choose_cmd_request[13]) begin
                                                    soc_sdram_choose_cmd_grant <= 4'd13;
                                                end else begin
                                                    if (soc_sdram_choose_cmd_request[14]) begin
                                                        soc_sdram_choose_cmd_grant <= 4'd14;
                                                    end else begin
                                                        if (soc_sdram_choose_cmd_request[15]) begin
                                                            soc_sdram_choose_cmd_grant <= 4'd15;
                                                        end else begin
                                                            if (soc_sdram_choose_cmd_request[0]) begin
                                                                soc_sdram_choose_cmd_grant <= 1'd0;
                                                            end else begin
                                                                if (soc_sdram_choose_cmd_request[1]) begin
                                                                    soc_sdram_choose_cmd_grant <= 1'd1;
                                                                end else begin
                                                                    if (soc_sdram_choose_cmd_request[2]) begin
                                                                        soc_sdram_choose_cmd_grant <= 2'd2;
                                                                    end else begin
                                                                        if (soc_sdram_choose_cmd_request[3]) begin
                                                                            soc_sdram_choose_cmd_grant <= 2'd3;
                                                                        end
                                                                    end
                                                                end
                                                            end
                                                        end
                                                    end
                                                end
                                            end
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            3'd5: begin
                if (soc_sdram_choose_cmd_request[6]) begin
                    soc_sdram_choose_cmd_grant <= 3'd6;
                end else begin
                    if (soc_sdram_choose_cmd_request[7]) begin
                        soc_sdram_choose_cmd_grant <= 3'd7;
                    end else begin
                        if (soc_sdram_choose_cmd_request[8]) begin
                            soc_sdram_choose_cmd_grant <= 4'd8;
                        end else begin
                            if (soc_sdram_choose_cmd_request[9]) begin
                                soc_sdram_choose_cmd_grant <= 4'd9;
                            end else begin
                                if (soc_sdram_choose_cmd_request[10]) begin
                                    soc_sdram_choose_cmd_grant <= 4'd10;
                                end else begin
                                    if (soc_sdram_choose_cmd_request[11]) begin
                                        soc_sdram_choose_cmd_grant <= 4'd11;
                                    end else begin
                                        if (soc_sdram_choose_cmd_request[12]) begin
                                            soc_sdram_choose_cmd_grant <= 4'd12;
                                        end else begin
                                            if (soc_sdram_choose_cmd_request[13]) begin
                                                soc_sdram_choose_cmd_grant <= 4'd13;
                                            end else begin
                                                if (soc_sdram_choose_cmd_request[14]) begin
                                                    soc_sdram_choose_cmd_grant <= 4'd14;
                                                end else begin
                                                    if (soc_sdram_choose_cmd_request[15]) begin
                                                        soc_sdram_choose_cmd_grant <= 4'd15;
                                                    end else begin
                                                        if (soc_sdram_choose_cmd_request[0]) begin
                                                            soc_sdram_choose_cmd_grant <= 1'd0;
                                                        end else begin
                                                            if (soc_sdram_choose_cmd_request[1]) begin
                                                                soc_sdram_choose_cmd_grant <= 1'd1;
                                                            end else begin
                                                                if (soc_sdram_choose_cmd_request[2]) begin
                                                                    soc_sdram_choose_cmd_grant <= 2'd2;
                                                                end else begin
                                                                    if (soc_sdram_choose_cmd_request[3]) begin
                                                                        soc_sdram_choose_cmd_grant <= 2'd3;
                                                                    end else begin
                                                                        if (soc_sdram_choose_cmd_request[4]) begin
                                                                            soc_sdram_choose_cmd_grant <= 3'd4;
                                                                        end
                                                                    end
                                                                end
                                                            end
                                                        end
                                                    end
                                                end
                                            end
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            3'd6: begin
                if (soc_sdram_choose_cmd_request[7]) begin
                    soc_sdram_choose_cmd_grant <= 3'd7;
                end else begin
                    if (soc_sdram_choose_cmd_request[8]) begin
                        soc_sdram_choose_cmd_grant <= 4'd8;
                    end else begin
                        if (soc_sdram_choose_cmd_request[9]) begin
                            soc_sdram_choose_cmd_grant <= 4'd9;
                        end else begin
                            if (soc_sdram_choose_cmd_request[10]) begin
                                soc_sdram_choose_cmd_grant <= 4'd10;
                            end else begin
                                if (soc_sdram_choose_cmd_request[11]) begin
                                    soc_sdram_choose_cmd_grant <= 4'd11;
                                end else begin
                                    if (soc_sdram_choose_cmd_request[12]) begin
                                        soc_sdram_choose_cmd_grant <= 4'd12;
                                    end else begin
                                        if (soc_sdram_choose_cmd_request[13]) begin
                                            soc_sdram_choose_cmd_grant <= 4'd13;
                                        end else begin
                                            if (soc_sdram_choose_cmd_request[14]) begin
                                                soc_sdram_choose_cmd_grant <= 4'd14;
                                            end else begin
                                                if (soc_sdram_choose_cmd_request[15]) begin
                                                    soc_sdram_choose_cmd_grant <= 4'd15;
                                                end else begin
                                                    if (soc_sdram_choose_cmd_request[0]) begin
                                                        soc_sdram_choose_cmd_grant <= 1'd0;
                                                    end else begin
                                                        if (soc_sdram_choose_cmd_request[1]) begin
                                                            soc_sdram_choose_cmd_grant <= 1'd1;
                                                        end else begin
                                                            if (soc_sdram_choose_cmd_request[2]) begin
                                                                soc_sdram_choose_cmd_grant <= 2'd2;
                                                            end else begin
                                                                if (soc_sdram_choose_cmd_request[3]) begin
                                                                    soc_sdram_choose_cmd_grant <= 2'd3;
                                                                end else begin
                                                                    if (soc_sdram_choose_cmd_request[4]) begin
                                                                        soc_sdram_choose_cmd_grant <= 3'd4;
                                                                    end else begin
                                                                        if (soc_sdram_choose_cmd_request[5]) begin
                                                                            soc_sdram_choose_cmd_grant <= 3'd5;
                                                                        end
                                                                    end
                                                                end
                                                            end
                                                        end
                                                    end
                                                end
                                            end
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            3'd7: begin
                if (soc_sdram_choose_cmd_request[8]) begin
                    soc_sdram_choose_cmd_grant <= 4'd8;
                end else begin
                    if (soc_sdram_choose_cmd_request[9]) begin
                        soc_sdram_choose_cmd_grant <= 4'd9;
                    end else begin
                        if (soc_sdram_choose_cmd_request[10]) begin
                            soc_sdram_choose_cmd_grant <= 4'd10;
                        end else begin
                            if (soc_sdram_choose_cmd_request[11]) begin
                                soc_sdram_choose_cmd_grant <= 4'd11;
                            end else begin
                                if (soc_sdram_choose_cmd_request[12]) begin
                                    soc_sdram_choose_cmd_grant <= 4'd12;
                                end else begin
                                    if (soc_sdram_choose_cmd_request[13]) begin
                                        soc_sdram_choose_cmd_grant <= 4'd13;
                                    end else begin
                                        if (soc_sdram_choose_cmd_request[14]) begin
                                            soc_sdram_choose_cmd_grant <= 4'd14;
                                        end else begin
                                            if (soc_sdram_choose_cmd_request[15]) begin
                                                soc_sdram_choose_cmd_grant <= 4'd15;
                                            end else begin
                                                if (soc_sdram_choose_cmd_request[0]) begin
                                                    soc_sdram_choose_cmd_grant <= 1'd0;
                                                end else begin
                                                    if (soc_sdram_choose_cmd_request[1]) begin
                                                        soc_sdram_choose_cmd_grant <= 1'd1;
                                                    end else begin
                                                        if (soc_sdram_choose_cmd_request[2]) begin
                                                            soc_sdram_choose_cmd_grant <= 2'd2;
                                                        end else begin
                                                            if (soc_sdram_choose_cmd_request[3]) begin
                                                                soc_sdram_choose_cmd_grant <= 2'd3;
                                                            end else begin
                                                                if (soc_sdram_choose_cmd_request[4]) begin
                                                                    soc_sdram_choose_cmd_grant <= 3'd4;
                                                                end else begin
                                                                    if (soc_sdram_choose_cmd_request[5]) begin
                                                                        soc_sdram_choose_cmd_grant <= 3'd5;
                                                                    end else begin
                                                                        if (soc_sdram_choose_cmd_request[6]) begin
                                                                            soc_sdram_choose_cmd_grant <= 3'd6;
                                                                        end
                                                                    end
                                                                end
                                                            end
                                                        end
                                                    end
                                                end
                                            end
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            4'd8: begin
                if (soc_sdram_choose_cmd_request[9]) begin
                    soc_sdram_choose_cmd_grant <= 4'd9;
                end else begin
                    if (soc_sdram_choose_cmd_request[10]) begin
                        soc_sdram_choose_cmd_grant <= 4'd10;
                    end else begin
                        if (soc_sdram_choose_cmd_request[11]) begin
                            soc_sdram_choose_cmd_grant <= 4'd11;
                        end else begin
                            if (soc_sdram_choose_cmd_request[12]) begin
                                soc_sdram_choose_cmd_grant <= 4'd12;
                            end else begin
                                if (soc_sdram_choose_cmd_request[13]) begin
                                    soc_sdram_choose_cmd_grant <= 4'd13;
                                end else begin
                                    if (soc_sdram_choose_cmd_request[14]) begin
                                        soc_sdram_choose_cmd_grant <= 4'd14;
                                    end else begin
                                        if (soc_sdram_choose_cmd_request[15]) begin
                                            soc_sdram_choose_cmd_grant <= 4'd15;
                                        end else begin
                                            if (soc_sdram_choose_cmd_request[0]) begin
                                                soc_sdram_choose_cmd_grant <= 1'd0;
                                            end else begin
                                                if (soc_sdram_choose_cmd_request[1]) begin
                                                    soc_sdram_choose_cmd_grant <= 1'd1;
                                                end else begin
                                                    if (soc_sdram_choose_cmd_request[2]) begin
                                                        soc_sdram_choose_cmd_grant <= 2'd2;
                                                    end else begin
                                                        if (soc_sdram_choose_cmd_request[3]) begin
                                                            soc_sdram_choose_cmd_grant <= 2'd3;
                                                        end else begin
                                                            if (soc_sdram_choose_cmd_request[4]) begin
                                                                soc_sdram_choose_cmd_grant <= 3'd4;
                                                            end else begin
                                                                if (soc_sdram_choose_cmd_request[5]) begin
                                                                    soc_sdram_choose_cmd_grant <= 3'd5;
                                                                end else begin
                                                                    if (soc_sdram_choose_cmd_request[6]) begin
                                                                        soc_sdram_choose_cmd_grant <= 3'd6;
                                                                    end else begin
                                                                        if (soc_sdram_choose_cmd_request[7]) begin
                                                                            soc_sdram_choose_cmd_grant <= 3'd7;
                                                                        end
                                                                    end
                                                                end
                                                            end
                                                        end
                                                    end
                                                end
                                            end
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            4'd9: begin
                if (soc_sdram_choose_cmd_request[10]) begin
                    soc_sdram_choose_cmd_grant <= 4'd10;
                end else begin
                    if (soc_sdram_choose_cmd_request[11]) begin
                        soc_sdram_choose_cmd_grant <= 4'd11;
                    end else begin
                        if (soc_sdram_choose_cmd_request[12]) begin
                            soc_sdram_choose_cmd_grant <= 4'd12;
                        end else begin
                            if (soc_sdram_choose_cmd_request[13]) begin
                                soc_sdram_choose_cmd_grant <= 4'd13;
                            end else begin
                                if (soc_sdram_choose_cmd_request[14]) begin
                                    soc_sdram_choose_cmd_grant <= 4'd14;
                                end else begin
                                    if (soc_sdram_choose_cmd_request[15]) begin
                                        soc_sdram_choose_cmd_grant <= 4'd15;
                                    end else begin
                                        if (soc_sdram_choose_cmd_request[0]) begin
                                            soc_sdram_choose_cmd_grant <= 1'd0;
                                        end else begin
                                            if (soc_sdram_choose_cmd_request[1]) begin
                                                soc_sdram_choose_cmd_grant <= 1'd1;
                                            end else begin
                                                if (soc_sdram_choose_cmd_request[2]) begin
                                                    soc_sdram_choose_cmd_grant <= 2'd2;
                                                end else begin
                                                    if (soc_sdram_choose_cmd_request[3]) begin
                                                        soc_sdram_choose_cmd_grant <= 2'd3;
                                                    end else begin
                                                        if (soc_sdram_choose_cmd_request[4]) begin
                                                            soc_sdram_choose_cmd_grant <= 3'd4;
                                                        end else begin
                                                            if (soc_sdram_choose_cmd_request[5]) begin
                                                                soc_sdram_choose_cmd_grant <= 3'd5;
                                                            end else begin
                                                                if (soc_sdram_choose_cmd_request[6]) begin
                                                                    soc_sdram_choose_cmd_grant <= 3'd6;
                                                                end else begin
                                                                    if (soc_sdram_choose_cmd_request[7]) begin
                                                                        soc_sdram_choose_cmd_grant <= 3'd7;
                                                                    end else begin
                                                                        if (soc_sdram_choose_cmd_request[8]) begin
                                                                            soc_sdram_choose_cmd_grant <= 4'd8;
                                                                        end
                                                                    end
                                                                end
                                                            end
                                                        end
                                                    end
                                                end
                                            end
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            4'd10: begin
                if (soc_sdram_choose_cmd_request[11]) begin
                    soc_sdram_choose_cmd_grant <= 4'd11;
                end else begin
                    if (soc_sdram_choose_cmd_request[12]) begin
                        soc_sdram_choose_cmd_grant <= 4'd12;
                    end else begin
                        if (soc_sdram_choose_cmd_request[13]) begin
                            soc_sdram_choose_cmd_grant <= 4'd13;
                        end else begin
                            if (soc_sdram_choose_cmd_request[14]) begin
                                soc_sdram_choose_cmd_grant <= 4'd14;
                            end else begin
                                if (soc_sdram_choose_cmd_request[15]) begin
                                    soc_sdram_choose_cmd_grant <= 4'd15;
                                end else begin
                                    if (soc_sdram_choose_cmd_request[0]) begin
                                        soc_sdram_choose_cmd_grant <= 1'd0;
                                    end else begin
                                        if (soc_sdram_choose_cmd_request[1]) begin
                                            soc_sdram_choose_cmd_grant <= 1'd1;
                                        end else begin
                                            if (soc_sdram_choose_cmd_request[2]) begin
                                                soc_sdram_choose_cmd_grant <= 2'd2;
                                            end else begin
                                                if (soc_sdram_choose_cmd_request[3]) begin
                                                    soc_sdram_choose_cmd_grant <= 2'd3;
                                                end else begin
                                                    if (soc_sdram_choose_cmd_request[4]) begin
                                                        soc_sdram_choose_cmd_grant <= 3'd4;
                                                    end else begin
                                                        if (soc_sdram_choose_cmd_request[5]) begin
                                                            soc_sdram_choose_cmd_grant <= 3'd5;
                                                        end else begin
                                                            if (soc_sdram_choose_cmd_request[6]) begin
                                                                soc_sdram_choose_cmd_grant <= 3'd6;
                                                            end else begin
                                                                if (soc_sdram_choose_cmd_request[7]) begin
                                                                    soc_sdram_choose_cmd_grant <= 3'd7;
                                                                end else begin
                                                                    if (soc_sdram_choose_cmd_request[8]) begin
                                                                        soc_sdram_choose_cmd_grant <= 4'd8;
                                                                    end else begin
                                                                        if (soc_sdram_choose_cmd_request[9]) begin
                                                                            soc_sdram_choose_cmd_grant <= 4'd9;
                                                                        end
                                                                    end
                                                                end
                                                            end
                                                        end
                                                    end
                                                end
                                            end
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            4'd11: begin
                if (soc_sdram_choose_cmd_request[12]) begin
                    soc_sdram_choose_cmd_grant <= 4'd12;
                end else begin
                    if (soc_sdram_choose_cmd_request[13]) begin
                        soc_sdram_choose_cmd_grant <= 4'd13;
                    end else begin
                        if (soc_sdram_choose_cmd_request[14]) begin
                            soc_sdram_choose_cmd_grant <= 4'd14;
                        end else begin
                            if (soc_sdram_choose_cmd_request[15]) begin
                                soc_sdram_choose_cmd_grant <= 4'd15;
                            end else begin
                                if (soc_sdram_choose_cmd_request[0]) begin
                                    soc_sdram_choose_cmd_grant <= 1'd0;
                                end else begin
                                    if (soc_sdram_choose_cmd_request[1]) begin
                                        soc_sdram_choose_cmd_grant <= 1'd1;
                                    end else begin
                                        if (soc_sdram_choose_cmd_request[2]) begin
                                            soc_sdram_choose_cmd_grant <= 2'd2;
                                        end else begin
                                            if (soc_sdram_choose_cmd_request[3]) begin
                                                soc_sdram_choose_cmd_grant <= 2'd3;
                                            end else begin
                                                if (soc_sdram_choose_cmd_request[4]) begin
                                                    soc_sdram_choose_cmd_grant <= 3'd4;
                                                end else begin
                                                    if (soc_sdram_choose_cmd_request[5]) begin
                                                        soc_sdram_choose_cmd_grant <= 3'd5;
                                                    end else begin
                                                        if (soc_sdram_choose_cmd_request[6]) begin
                                                            soc_sdram_choose_cmd_grant <= 3'd6;
                                                        end else begin
                                                            if (soc_sdram_choose_cmd_request[7]) begin
                                                                soc_sdram_choose_cmd_grant <= 3'd7;
                                                            end else begin
                                                                if (soc_sdram_choose_cmd_request[8]) begin
                                                                    soc_sdram_choose_cmd_grant <= 4'd8;
                                                                end else begin
                                                                    if (soc_sdram_choose_cmd_request[9]) begin
                                                                        soc_sdram_choose_cmd_grant <= 4'd9;
                                                                    end else begin
                                                                        if (soc_sdram_choose_cmd_request[10]) begin
                                                                            soc_sdram_choose_cmd_grant <= 4'd10;
                                                                        end
                                                                    end
                                                                end
                                                            end
                                                        end
                                                    end
                                                end
                                            end
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            4'd12: begin
                if (soc_sdram_choose_cmd_request[13]) begin
                    soc_sdram_choose_cmd_grant <= 4'd13;
                end else begin
                    if (soc_sdram_choose_cmd_request[14]) begin
                        soc_sdram_choose_cmd_grant <= 4'd14;
                    end else begin
                        if (soc_sdram_choose_cmd_request[15]) begin
                            soc_sdram_choose_cmd_grant <= 4'd15;
                        end else begin
                            if (soc_sdram_choose_cmd_request[0]) begin
                                soc_sdram_choose_cmd_grant <= 1'd0;
                            end else begin
                                if (soc_sdram_choose_cmd_request[1]) begin
                                    soc_sdram_choose_cmd_grant <= 1'd1;
                                end else begin
                                    if (soc_sdram_choose_cmd_request[2]) begin
                                        soc_sdram_choose_cmd_grant <= 2'd2;
                                    end else begin
                                        if (soc_sdram_choose_cmd_request[3]) begin
                                            soc_sdram_choose_cmd_grant <= 2'd3;
                                        end else begin
                                            if (soc_sdram_choose_cmd_request[4]) begin
                                                soc_sdram_choose_cmd_grant <= 3'd4;
                                            end else begin
                                                if (soc_sdram_choose_cmd_request[5]) begin
                                                    soc_sdram_choose_cmd_grant <= 3'd5;
                                                end else begin
                                                    if (soc_sdram_choose_cmd_request[6]) begin
                                                        soc_sdram_choose_cmd_grant <= 3'd6;
                                                    end else begin
                                                        if (soc_sdram_choose_cmd_request[7]) begin
                                                            soc_sdram_choose_cmd_grant <= 3'd7;
                                                        end else begin
                                                            if (soc_sdram_choose_cmd_request[8]) begin
                                                                soc_sdram_choose_cmd_grant <= 4'd8;
                                                            end else begin
                                                                if (soc_sdram_choose_cmd_request[9]) begin
                                                                    soc_sdram_choose_cmd_grant <= 4'd9;
                                                                end else begin
                                                                    if (soc_sdram_choose_cmd_request[10]) begin
                                                                        soc_sdram_choose_cmd_grant <= 4'd10;
                                                                    end else begin
                                                                        if (soc_sdram_choose_cmd_request[11]) begin
                                                                            soc_sdram_choose_cmd_grant <= 4'd11;
                                                                        end
                                                                    end
                                                                end
                                                            end
                                                        end
                                                    end
                                                end
                                            end
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            4'd13: begin
                if (soc_sdram_choose_cmd_request[14]) begin
                    soc_sdram_choose_cmd_grant <= 4'd14;
                end else begin
                    if (soc_sdram_choose_cmd_request[15]) begin
                        soc_sdram_choose_cmd_grant <= 4'd15;
                    end else begin
                        if (soc_sdram_choose_cmd_request[0]) begin
                            soc_sdram_choose_cmd_grant <= 1'd0;
                        end else begin
                            if (soc_sdram_choose_cmd_request[1]) begin
                                soc_sdram_choose_cmd_grant <= 1'd1;
                            end else begin
                                if (soc_sdram_choose_cmd_request[2]) begin
                                    soc_sdram_choose_cmd_grant <= 2'd2;
                                end else begin
                                    if (soc_sdram_choose_cmd_request[3]) begin
                                        soc_sdram_choose_cmd_grant <= 2'd3;
                                    end else begin
                                        if (soc_sdram_choose_cmd_request[4]) begin
                                            soc_sdram_choose_cmd_grant <= 3'd4;
                                        end else begin
                                            if (soc_sdram_choose_cmd_request[5]) begin
                                                soc_sdram_choose_cmd_grant <= 3'd5;
                                            end else begin
                                                if (soc_sdram_choose_cmd_request[6]) begin
                                                    soc_sdram_choose_cmd_grant <= 3'd6;
                                                end else begin
                                                    if (soc_sdram_choose_cmd_request[7]) begin
                                                        soc_sdram_choose_cmd_grant <= 3'd7;
                                                    end else begin
                                                        if (soc_sdram_choose_cmd_request[8]) begin
                                                            soc_sdram_choose_cmd_grant <= 4'd8;
                                                        end else begin
                                                            if (soc_sdram_choose_cmd_request[9]) begin
                                                                soc_sdram_choose_cmd_grant <= 4'd9;
                                                            end else begin
                                                                if (soc_sdram_choose_cmd_request[10]) begin
                                                                    soc_sdram_choose_cmd_grant <= 4'd10;
                                                                end else begin
                                                                    if (soc_sdram_choose_cmd_request[11]) begin
                                                                        soc_sdram_choose_cmd_grant <= 4'd11;
                                                                    end else begin
                                                                        if (soc_sdram_choose_cmd_request[12]) begin
                                                                            soc_sdram_choose_cmd_grant <= 4'd12;
                                                                        end
                                                                    end
                                                                end
                                                            end
                                                        end
                                                    end
                                                end
                                            end
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            4'd14: begin
                if (soc_sdram_choose_cmd_request[15]) begin
                    soc_sdram_choose_cmd_grant <= 4'd15;
                end else begin
                    if (soc_sdram_choose_cmd_request[0]) begin
                        soc_sdram_choose_cmd_grant <= 1'd0;
                    end else begin
                        if (soc_sdram_choose_cmd_request[1]) begin
                            soc_sdram_choose_cmd_grant <= 1'd1;
                        end else begin
                            if (soc_sdram_choose_cmd_request[2]) begin
                                soc_sdram_choose_cmd_grant <= 2'd2;
                            end else begin
                                if (soc_sdram_choose_cmd_request[3]) begin
                                    soc_sdram_choose_cmd_grant <= 2'd3;
                                end else begin
                                    if (soc_sdram_choose_cmd_request[4]) begin
                                        soc_sdram_choose_cmd_grant <= 3'd4;
                                    end else begin
                                        if (soc_sdram_choose_cmd_request[5]) begin
                                            soc_sdram_choose_cmd_grant <= 3'd5;
                                        end else begin
                                            if (soc_sdram_choose_cmd_request[6]) begin
                                                soc_sdram_choose_cmd_grant <= 3'd6;
                                            end else begin
                                                if (soc_sdram_choose_cmd_request[7]) begin
                                                    soc_sdram_choose_cmd_grant <= 3'd7;
                                                end else begin
                                                    if (soc_sdram_choose_cmd_request[8]) begin
                                                        soc_sdram_choose_cmd_grant <= 4'd8;
                                                    end else begin
                                                        if (soc_sdram_choose_cmd_request[9]) begin
                                                            soc_sdram_choose_cmd_grant <= 4'd9;
                                                        end else begin
                                                            if (soc_sdram_choose_cmd_request[10]) begin
                                                                soc_sdram_choose_cmd_grant <= 4'd10;
                                                            end else begin
                                                                if (soc_sdram_choose_cmd_request[11]) begin
                                                                    soc_sdram_choose_cmd_grant <= 4'd11;
                                                                end else begin
                                                                    if (soc_sdram_choose_cmd_request[12]) begin
                                                                        soc_sdram_choose_cmd_grant <= 4'd12;
                                                                    end else begin
                                                                        if (soc_sdram_choose_cmd_request[13]) begin
                                                                            soc_sdram_choose_cmd_grant <= 4'd13;
                                                                        end
                                                                    end
                                                                end
                                                            end
                                                        end
                                                    end
                                                end
                                            end
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            4'd15: begin
                if (soc_sdram_choose_cmd_request[0]) begin
                    soc_sdram_choose_cmd_grant <= 1'd0;
                end else begin
                    if (soc_sdram_choose_cmd_request[1]) begin
                        soc_sdram_choose_cmd_grant <= 1'd1;
                    end else begin
                        if (soc_sdram_choose_cmd_request[2]) begin
                            soc_sdram_choose_cmd_grant <= 2'd2;
                        end else begin
                            if (soc_sdram_choose_cmd_request[3]) begin
                                soc_sdram_choose_cmd_grant <= 2'd3;
                            end else begin
                                if (soc_sdram_choose_cmd_request[4]) begin
                                    soc_sdram_choose_cmd_grant <= 3'd4;
                                end else begin
                                    if (soc_sdram_choose_cmd_request[5]) begin
                                        soc_sdram_choose_cmd_grant <= 3'd5;
                                    end else begin
                                        if (soc_sdram_choose_cmd_request[6]) begin
                                            soc_sdram_choose_cmd_grant <= 3'd6;
                                        end else begin
                                            if (soc_sdram_choose_cmd_request[7]) begin
                                                soc_sdram_choose_cmd_grant <= 3'd7;
                                            end else begin
                                                if (soc_sdram_choose_cmd_request[8]) begin
                                                    soc_sdram_choose_cmd_grant <= 4'd8;
                                                end else begin
                                                    if (soc_sdram_choose_cmd_request[9]) begin
                                                        soc_sdram_choose_cmd_grant <= 4'd9;
                                                    end else begin
                                                        if (soc_sdram_choose_cmd_request[10]) begin
                                                            soc_sdram_choose_cmd_grant <= 4'd10;
                                                        end else begin
                                                            if (soc_sdram_choose_cmd_request[11]) begin
                                                                soc_sdram_choose_cmd_grant <= 4'd11;
                                                            end else begin
                                                                if (soc_sdram_choose_cmd_request[12]) begin
                                                                    soc_sdram_choose_cmd_grant <= 4'd12;
                                                                end else begin
                                                                    if (soc_sdram_choose_cmd_request[13]) begin
                                                                        soc_sdram_choose_cmd_grant <= 4'd13;
                                                                    end else begin
                                                                        if (soc_sdram_choose_cmd_request[14]) begin
                                                                            soc_sdram_choose_cmd_grant <= 4'd14;
                                                                        end
                                                                    end
                                                                end
                                                            end
                                                        end
                                                    end
                                                end
                                            end
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
        endcase
    end
    if (soc_sdram_choose_req_ce) begin
        case (soc_sdram_choose_req_grant)
            1'd0: begin
                if (soc_sdram_choose_req_request[1]) begin
                    soc_sdram_choose_req_grant <= 1'd1;
                end else begin
                    if (soc_sdram_choose_req_request[2]) begin
                        soc_sdram_choose_req_grant <= 2'd2;
                    end else begin
                        if (soc_sdram_choose_req_request[3]) begin
                            soc_sdram_choose_req_grant <= 2'd3;
                        end else begin
                            if (soc_sdram_choose_req_request[4]) begin
                                soc_sdram_choose_req_grant <= 3'd4;
                            end else begin
                                if (soc_sdram_choose_req_request[5]) begin
                                    soc_sdram_choose_req_grant <= 3'd5;
                                end else begin
                                    if (soc_sdram_choose_req_request[6]) begin
                                        soc_sdram_choose_req_grant <= 3'd6;
                                    end else begin
                                        if (soc_sdram_choose_req_request[7]) begin
                                            soc_sdram_choose_req_grant <= 3'd7;
                                        end else begin
                                            if (soc_sdram_choose_req_request[8]) begin
                                                soc_sdram_choose_req_grant <= 4'd8;
                                            end else begin
                                                if (soc_sdram_choose_req_request[9]) begin
                                                    soc_sdram_choose_req_grant <= 4'd9;
                                                end else begin
                                                    if (soc_sdram_choose_req_request[10]) begin
                                                        soc_sdram_choose_req_grant <= 4'd10;
                                                    end else begin
                                                        if (soc_sdram_choose_req_request[11]) begin
                                                            soc_sdram_choose_req_grant <= 4'd11;
                                                        end else begin
                                                            if (soc_sdram_choose_req_request[12]) begin
                                                                soc_sdram_choose_req_grant <= 4'd12;
                                                            end else begin
                                                                if (soc_sdram_choose_req_request[13]) begin
                                                                    soc_sdram_choose_req_grant <= 4'd13;
                                                                end else begin
                                                                    if (soc_sdram_choose_req_request[14]) begin
                                                                        soc_sdram_choose_req_grant <= 4'd14;
                                                                    end else begin
                                                                        if (soc_sdram_choose_req_request[15]) begin
                                                                            soc_sdram_choose_req_grant <= 4'd15;
                                                                        end
                                                                    end
                                                                end
                                                            end
                                                        end
                                                    end
                                                end
                                            end
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            1'd1: begin
                if (soc_sdram_choose_req_request[2]) begin
                    soc_sdram_choose_req_grant <= 2'd2;
                end else begin
                    if (soc_sdram_choose_req_request[3]) begin
                        soc_sdram_choose_req_grant <= 2'd3;
                    end else begin
                        if (soc_sdram_choose_req_request[4]) begin
                            soc_sdram_choose_req_grant <= 3'd4;
                        end else begin
                            if (soc_sdram_choose_req_request[5]) begin
                                soc_sdram_choose_req_grant <= 3'd5;
                            end else begin
                                if (soc_sdram_choose_req_request[6]) begin
                                    soc_sdram_choose_req_grant <= 3'd6;
                                end else begin
                                    if (soc_sdram_choose_req_request[7]) begin
                                        soc_sdram_choose_req_grant <= 3'd7;
                                    end else begin
                                        if (soc_sdram_choose_req_request[8]) begin
                                            soc_sdram_choose_req_grant <= 4'd8;
                                        end else begin
                                            if (soc_sdram_choose_req_request[9]) begin
                                                soc_sdram_choose_req_grant <= 4'd9;
                                            end else begin
                                                if (soc_sdram_choose_req_request[10]) begin
                                                    soc_sdram_choose_req_grant <= 4'd10;
                                                end else begin
                                                    if (soc_sdram_choose_req_request[11]) begin
                                                        soc_sdram_choose_req_grant <= 4'd11;
                                                    end else begin
                                                        if (soc_sdram_choose_req_request[12]) begin
                                                            soc_sdram_choose_req_grant <= 4'd12;
                                                        end else begin
                                                            if (soc_sdram_choose_req_request[13]) begin
                                                                soc_sdram_choose_req_grant <= 4'd13;
                                                            end else begin
                                                                if (soc_sdram_choose_req_request[14]) begin
                                                                    soc_sdram_choose_req_grant <= 4'd14;
                                                                end else begin
                                                                    if (soc_sdram_choose_req_request[15]) begin
                                                                        soc_sdram_choose_req_grant <= 4'd15;
                                                                    end else begin
                                                                        if (soc_sdram_choose_req_request[0]) begin
                                                                            soc_sdram_choose_req_grant <= 1'd0;
                                                                        end
                                                                    end
                                                                end
                                                            end
                                                        end
                                                    end
                                                end
                                            end
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            2'd2: begin
                if (soc_sdram_choose_req_request[3]) begin
                    soc_sdram_choose_req_grant <= 2'd3;
                end else begin
                    if (soc_sdram_choose_req_request[4]) begin
                        soc_sdram_choose_req_grant <= 3'd4;
                    end else begin
                        if (soc_sdram_choose_req_request[5]) begin
                            soc_sdram_choose_req_grant <= 3'd5;
                        end else begin
                            if (soc_sdram_choose_req_request[6]) begin
                                soc_sdram_choose_req_grant <= 3'd6;
                            end else begin
                                if (soc_sdram_choose_req_request[7]) begin
                                    soc_sdram_choose_req_grant <= 3'd7;
                                end else begin
                                    if (soc_sdram_choose_req_request[8]) begin
                                        soc_sdram_choose_req_grant <= 4'd8;
                                    end else begin
                                        if (soc_sdram_choose_req_request[9]) begin
                                            soc_sdram_choose_req_grant <= 4'd9;
                                        end else begin
                                            if (soc_sdram_choose_req_request[10]) begin
                                                soc_sdram_choose_req_grant <= 4'd10;
                                            end else begin
                                                if (soc_sdram_choose_req_request[11]) begin
                                                    soc_sdram_choose_req_grant <= 4'd11;
                                                end else begin
                                                    if (soc_sdram_choose_req_request[12]) begin
                                                        soc_sdram_choose_req_grant <= 4'd12;
                                                    end else begin
                                                        if (soc_sdram_choose_req_request[13]) begin
                                                            soc_sdram_choose_req_grant <= 4'd13;
                                                        end else begin
                                                            if (soc_sdram_choose_req_request[14]) begin
                                                                soc_sdram_choose_req_grant <= 4'd14;
                                                            end else begin
                                                                if (soc_sdram_choose_req_request[15]) begin
                                                                    soc_sdram_choose_req_grant <= 4'd15;
                                                                end else begin
                                                                    if (soc_sdram_choose_req_request[0]) begin
                                                                        soc_sdram_choose_req_grant <= 1'd0;
                                                                    end else begin
                                                                        if (soc_sdram_choose_req_request[1]) begin
                                                                            soc_sdram_choose_req_grant <= 1'd1;
                                                                        end
                                                                    end
                                                                end
                                                            end
                                                        end
                                                    end
                                                end
                                            end
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            2'd3: begin
                if (soc_sdram_choose_req_request[4]) begin
                    soc_sdram_choose_req_grant <= 3'd4;
                end else begin
                    if (soc_sdram_choose_req_request[5]) begin
                        soc_sdram_choose_req_grant <= 3'd5;
                    end else begin
                        if (soc_sdram_choose_req_request[6]) begin
                            soc_sdram_choose_req_grant <= 3'd6;
                        end else begin
                            if (soc_sdram_choose_req_request[7]) begin
                                soc_sdram_choose_req_grant <= 3'd7;
                            end else begin
                                if (soc_sdram_choose_req_request[8]) begin
                                    soc_sdram_choose_req_grant <= 4'd8;
                                end else begin
                                    if (soc_sdram_choose_req_request[9]) begin
                                        soc_sdram_choose_req_grant <= 4'd9;
                                    end else begin
                                        if (soc_sdram_choose_req_request[10]) begin
                                            soc_sdram_choose_req_grant <= 4'd10;
                                        end else begin
                                            if (soc_sdram_choose_req_request[11]) begin
                                                soc_sdram_choose_req_grant <= 4'd11;
                                            end else begin
                                                if (soc_sdram_choose_req_request[12]) begin
                                                    soc_sdram_choose_req_grant <= 4'd12;
                                                end else begin
                                                    if (soc_sdram_choose_req_request[13]) begin
                                                        soc_sdram_choose_req_grant <= 4'd13;
                                                    end else begin
                                                        if (soc_sdram_choose_req_request[14]) begin
                                                            soc_sdram_choose_req_grant <= 4'd14;
                                                        end else begin
                                                            if (soc_sdram_choose_req_request[15]) begin
                                                                soc_sdram_choose_req_grant <= 4'd15;
                                                            end else begin
                                                                if (soc_sdram_choose_req_request[0]) begin
                                                                    soc_sdram_choose_req_grant <= 1'd0;
                                                                end else begin
                                                                    if (soc_sdram_choose_req_request[1]) begin
                                                                        soc_sdram_choose_req_grant <= 1'd1;
                                                                    end else begin
                                                                        if (soc_sdram_choose_req_request[2]) begin
                                                                            soc_sdram_choose_req_grant <= 2'd2;
                                                                        end
                                                                    end
                                                                end
                                                            end
                                                        end
                                                    end
                                                end
                                            end
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            3'd4: begin
                if (soc_sdram_choose_req_request[5]) begin
                    soc_sdram_choose_req_grant <= 3'd5;
                end else begin
                    if (soc_sdram_choose_req_request[6]) begin
                        soc_sdram_choose_req_grant <= 3'd6;
                    end else begin
                        if (soc_sdram_choose_req_request[7]) begin
                            soc_sdram_choose_req_grant <= 3'd7;
                        end else begin
                            if (soc_sdram_choose_req_request[8]) begin
                                soc_sdram_choose_req_grant <= 4'd8;
                            end else begin
                                if (soc_sdram_choose_req_request[9]) begin
                                    soc_sdram_choose_req_grant <= 4'd9;
                                end else begin
                                    if (soc_sdram_choose_req_request[10]) begin
                                        soc_sdram_choose_req_grant <= 4'd10;
                                    end else begin
                                        if (soc_sdram_choose_req_request[11]) begin
                                            soc_sdram_choose_req_grant <= 4'd11;
                                        end else begin
                                            if (soc_sdram_choose_req_request[12]) begin
                                                soc_sdram_choose_req_grant <= 4'd12;
                                            end else begin
                                                if (soc_sdram_choose_req_request[13]) begin
                                                    soc_sdram_choose_req_grant <= 4'd13;
                                                end else begin
                                                    if (soc_sdram_choose_req_request[14]) begin
                                                        soc_sdram_choose_req_grant <= 4'd14;
                                                    end else begin
                                                        if (soc_sdram_choose_req_request[15]) begin
                                                            soc_sdram_choose_req_grant <= 4'd15;
                                                        end else begin
                                                            if (soc_sdram_choose_req_request[0]) begin
                                                                soc_sdram_choose_req_grant <= 1'd0;
                                                            end else begin
                                                                if (soc_sdram_choose_req_request[1]) begin
                                                                    soc_sdram_choose_req_grant <= 1'd1;
                                                                end else begin
                                                                    if (soc_sdram_choose_req_request[2]) begin
                                                                        soc_sdram_choose_req_grant <= 2'd2;
                                                                    end else begin
                                                                        if (soc_sdram_choose_req_request[3]) begin
                                                                            soc_sdram_choose_req_grant <= 2'd3;
                                                                        end
                                                                    end
                                                                end
                                                            end
                                                        end
                                                    end
                                                end
                                            end
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            3'd5: begin
                if (soc_sdram_choose_req_request[6]) begin
                    soc_sdram_choose_req_grant <= 3'd6;
                end else begin
                    if (soc_sdram_choose_req_request[7]) begin
                        soc_sdram_choose_req_grant <= 3'd7;
                    end else begin
                        if (soc_sdram_choose_req_request[8]) begin
                            soc_sdram_choose_req_grant <= 4'd8;
                        end else begin
                            if (soc_sdram_choose_req_request[9]) begin
                                soc_sdram_choose_req_grant <= 4'd9;
                            end else begin
                                if (soc_sdram_choose_req_request[10]) begin
                                    soc_sdram_choose_req_grant <= 4'd10;
                                end else begin
                                    if (soc_sdram_choose_req_request[11]) begin
                                        soc_sdram_choose_req_grant <= 4'd11;
                                    end else begin
                                        if (soc_sdram_choose_req_request[12]) begin
                                            soc_sdram_choose_req_grant <= 4'd12;
                                        end else begin
                                            if (soc_sdram_choose_req_request[13]) begin
                                                soc_sdram_choose_req_grant <= 4'd13;
                                            end else begin
                                                if (soc_sdram_choose_req_request[14]) begin
                                                    soc_sdram_choose_req_grant <= 4'd14;
                                                end else begin
                                                    if (soc_sdram_choose_req_request[15]) begin
                                                        soc_sdram_choose_req_grant <= 4'd15;
                                                    end else begin
                                                        if (soc_sdram_choose_req_request[0]) begin
                                                            soc_sdram_choose_req_grant <= 1'd0;
                                                        end else begin
                                                            if (soc_sdram_choose_req_request[1]) begin
                                                                soc_sdram_choose_req_grant <= 1'd1;
                                                            end else begin
                                                                if (soc_sdram_choose_req_request[2]) begin
                                                                    soc_sdram_choose_req_grant <= 2'd2;
                                                                end else begin
                                                                    if (soc_sdram_choose_req_request[3]) begin
                                                                        soc_sdram_choose_req_grant <= 2'd3;
                                                                    end else begin
                                                                        if (soc_sdram_choose_req_request[4]) begin
                                                                            soc_sdram_choose_req_grant <= 3'd4;
                                                                        end
                                                                    end
                                                                end
                                                            end
                                                        end
                                                    end
                                                end
                                            end
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            3'd6: begin
                if (soc_sdram_choose_req_request[7]) begin
                    soc_sdram_choose_req_grant <= 3'd7;
                end else begin
                    if (soc_sdram_choose_req_request[8]) begin
                        soc_sdram_choose_req_grant <= 4'd8;
                    end else begin
                        if (soc_sdram_choose_req_request[9]) begin
                            soc_sdram_choose_req_grant <= 4'd9;
                        end else begin
                            if (soc_sdram_choose_req_request[10]) begin
                                soc_sdram_choose_req_grant <= 4'd10;
                            end else begin
                                if (soc_sdram_choose_req_request[11]) begin
                                    soc_sdram_choose_req_grant <= 4'd11;
                                end else begin
                                    if (soc_sdram_choose_req_request[12]) begin
                                        soc_sdram_choose_req_grant <= 4'd12;
                                    end else begin
                                        if (soc_sdram_choose_req_request[13]) begin
                                            soc_sdram_choose_req_grant <= 4'd13;
                                        end else begin
                                            if (soc_sdram_choose_req_request[14]) begin
                                                soc_sdram_choose_req_grant <= 4'd14;
                                            end else begin
                                                if (soc_sdram_choose_req_request[15]) begin
                                                    soc_sdram_choose_req_grant <= 4'd15;
                                                end else begin
                                                    if (soc_sdram_choose_req_request[0]) begin
                                                        soc_sdram_choose_req_grant <= 1'd0;
                                                    end else begin
                                                        if (soc_sdram_choose_req_request[1]) begin
                                                            soc_sdram_choose_req_grant <= 1'd1;
                                                        end else begin
                                                            if (soc_sdram_choose_req_request[2]) begin
                                                                soc_sdram_choose_req_grant <= 2'd2;
                                                            end else begin
                                                                if (soc_sdram_choose_req_request[3]) begin
                                                                    soc_sdram_choose_req_grant <= 2'd3;
                                                                end else begin
                                                                    if (soc_sdram_choose_req_request[4]) begin
                                                                        soc_sdram_choose_req_grant <= 3'd4;
                                                                    end else begin
                                                                        if (soc_sdram_choose_req_request[5]) begin
                                                                            soc_sdram_choose_req_grant <= 3'd5;
                                                                        end
                                                                    end
                                                                end
                                                            end
                                                        end
                                                    end
                                                end
                                            end
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            3'd7: begin
                if (soc_sdram_choose_req_request[8]) begin
                    soc_sdram_choose_req_grant <= 4'd8;
                end else begin
                    if (soc_sdram_choose_req_request[9]) begin
                        soc_sdram_choose_req_grant <= 4'd9;
                    end else begin
                        if (soc_sdram_choose_req_request[10]) begin
                            soc_sdram_choose_req_grant <= 4'd10;
                        end else begin
                            if (soc_sdram_choose_req_request[11]) begin
                                soc_sdram_choose_req_grant <= 4'd11;
                            end else begin
                                if (soc_sdram_choose_req_request[12]) begin
                                    soc_sdram_choose_req_grant <= 4'd12;
                                end else begin
                                    if (soc_sdram_choose_req_request[13]) begin
                                        soc_sdram_choose_req_grant <= 4'd13;
                                    end else begin
                                        if (soc_sdram_choose_req_request[14]) begin
                                            soc_sdram_choose_req_grant <= 4'd14;
                                        end else begin
                                            if (soc_sdram_choose_req_request[15]) begin
                                                soc_sdram_choose_req_grant <= 4'd15;
                                            end else begin
                                                if (soc_sdram_choose_req_request[0]) begin
                                                    soc_sdram_choose_req_grant <= 1'd0;
                                                end else begin
                                                    if (soc_sdram_choose_req_request[1]) begin
                                                        soc_sdram_choose_req_grant <= 1'd1;
                                                    end else begin
                                                        if (soc_sdram_choose_req_request[2]) begin
                                                            soc_sdram_choose_req_grant <= 2'd2;
                                                        end else begin
                                                            if (soc_sdram_choose_req_request[3]) begin
                                                                soc_sdram_choose_req_grant <= 2'd3;
                                                            end else begin
                                                                if (soc_sdram_choose_req_request[4]) begin
                                                                    soc_sdram_choose_req_grant <= 3'd4;
                                                                end else begin
                                                                    if (soc_sdram_choose_req_request[5]) begin
                                                                        soc_sdram_choose_req_grant <= 3'd5;
                                                                    end else begin
                                                                        if (soc_sdram_choose_req_request[6]) begin
                                                                            soc_sdram_choose_req_grant <= 3'd6;
                                                                        end
                                                                    end
                                                                end
                                                            end
                                                        end
                                                    end
                                                end
                                            end
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            4'd8: begin
                if (soc_sdram_choose_req_request[9]) begin
                    soc_sdram_choose_req_grant <= 4'd9;
                end else begin
                    if (soc_sdram_choose_req_request[10]) begin
                        soc_sdram_choose_req_grant <= 4'd10;
                    end else begin
                        if (soc_sdram_choose_req_request[11]) begin
                            soc_sdram_choose_req_grant <= 4'd11;
                        end else begin
                            if (soc_sdram_choose_req_request[12]) begin
                                soc_sdram_choose_req_grant <= 4'd12;
                            end else begin
                                if (soc_sdram_choose_req_request[13]) begin
                                    soc_sdram_choose_req_grant <= 4'd13;
                                end else begin
                                    if (soc_sdram_choose_req_request[14]) begin
                                        soc_sdram_choose_req_grant <= 4'd14;
                                    end else begin
                                        if (soc_sdram_choose_req_request[15]) begin
                                            soc_sdram_choose_req_grant <= 4'd15;
                                        end else begin
                                            if (soc_sdram_choose_req_request[0]) begin
                                                soc_sdram_choose_req_grant <= 1'd0;
                                            end else begin
                                                if (soc_sdram_choose_req_request[1]) begin
                                                    soc_sdram_choose_req_grant <= 1'd1;
                                                end else begin
                                                    if (soc_sdram_choose_req_request[2]) begin
                                                        soc_sdram_choose_req_grant <= 2'd2;
                                                    end else begin
                                                        if (soc_sdram_choose_req_request[3]) begin
                                                            soc_sdram_choose_req_grant <= 2'd3;
                                                        end else begin
                                                            if (soc_sdram_choose_req_request[4]) begin
                                                                soc_sdram_choose_req_grant <= 3'd4;
                                                            end else begin
                                                                if (soc_sdram_choose_req_request[5]) begin
                                                                    soc_sdram_choose_req_grant <= 3'd5;
                                                                end else begin
                                                                    if (soc_sdram_choose_req_request[6]) begin
                                                                        soc_sdram_choose_req_grant <= 3'd6;
                                                                    end else begin
                                                                        if (soc_sdram_choose_req_request[7]) begin
                                                                            soc_sdram_choose_req_grant <= 3'd7;
                                                                        end
                                                                    end
                                                                end
                                                            end
                                                        end
                                                    end
                                                end
                                            end
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            4'd9: begin
                if (soc_sdram_choose_req_request[10]) begin
                    soc_sdram_choose_req_grant <= 4'd10;
                end else begin
                    if (soc_sdram_choose_req_request[11]) begin
                        soc_sdram_choose_req_grant <= 4'd11;
                    end else begin
                        if (soc_sdram_choose_req_request[12]) begin
                            soc_sdram_choose_req_grant <= 4'd12;
                        end else begin
                            if (soc_sdram_choose_req_request[13]) begin
                                soc_sdram_choose_req_grant <= 4'd13;
                            end else begin
                                if (soc_sdram_choose_req_request[14]) begin
                                    soc_sdram_choose_req_grant <= 4'd14;
                                end else begin
                                    if (soc_sdram_choose_req_request[15]) begin
                                        soc_sdram_choose_req_grant <= 4'd15;
                                    end else begin
                                        if (soc_sdram_choose_req_request[0]) begin
                                            soc_sdram_choose_req_grant <= 1'd0;
                                        end else begin
                                            if (soc_sdram_choose_req_request[1]) begin
                                                soc_sdram_choose_req_grant <= 1'd1;
                                            end else begin
                                                if (soc_sdram_choose_req_request[2]) begin
                                                    soc_sdram_choose_req_grant <= 2'd2;
                                                end else begin
                                                    if (soc_sdram_choose_req_request[3]) begin
                                                        soc_sdram_choose_req_grant <= 2'd3;
                                                    end else begin
                                                        if (soc_sdram_choose_req_request[4]) begin
                                                            soc_sdram_choose_req_grant <= 3'd4;
                                                        end else begin
                                                            if (soc_sdram_choose_req_request[5]) begin
                                                                soc_sdram_choose_req_grant <= 3'd5;
                                                            end else begin
                                                                if (soc_sdram_choose_req_request[6]) begin
                                                                    soc_sdram_choose_req_grant <= 3'd6;
                                                                end else begin
                                                                    if (soc_sdram_choose_req_request[7]) begin
                                                                        soc_sdram_choose_req_grant <= 3'd7;
                                                                    end else begin
                                                                        if (soc_sdram_choose_req_request[8]) begin
                                                                            soc_sdram_choose_req_grant <= 4'd8;
                                                                        end
                                                                    end
                                                                end
                                                            end
                                                        end
                                                    end
                                                end
                                            end
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            4'd10: begin
                if (soc_sdram_choose_req_request[11]) begin
                    soc_sdram_choose_req_grant <= 4'd11;
                end else begin
                    if (soc_sdram_choose_req_request[12]) begin
                        soc_sdram_choose_req_grant <= 4'd12;
                    end else begin
                        if (soc_sdram_choose_req_request[13]) begin
                            soc_sdram_choose_req_grant <= 4'd13;
                        end else begin
                            if (soc_sdram_choose_req_request[14]) begin
                                soc_sdram_choose_req_grant <= 4'd14;
                            end else begin
                                if (soc_sdram_choose_req_request[15]) begin
                                    soc_sdram_choose_req_grant <= 4'd15;
                                end else begin
                                    if (soc_sdram_choose_req_request[0]) begin
                                        soc_sdram_choose_req_grant <= 1'd0;
                                    end else begin
                                        if (soc_sdram_choose_req_request[1]) begin
                                            soc_sdram_choose_req_grant <= 1'd1;
                                        end else begin
                                            if (soc_sdram_choose_req_request[2]) begin
                                                soc_sdram_choose_req_grant <= 2'd2;
                                            end else begin
                                                if (soc_sdram_choose_req_request[3]) begin
                                                    soc_sdram_choose_req_grant <= 2'd3;
                                                end else begin
                                                    if (soc_sdram_choose_req_request[4]) begin
                                                        soc_sdram_choose_req_grant <= 3'd4;
                                                    end else begin
                                                        if (soc_sdram_choose_req_request[5]) begin
                                                            soc_sdram_choose_req_grant <= 3'd5;
                                                        end else begin
                                                            if (soc_sdram_choose_req_request[6]) begin
                                                                soc_sdram_choose_req_grant <= 3'd6;
                                                            end else begin
                                                                if (soc_sdram_choose_req_request[7]) begin
                                                                    soc_sdram_choose_req_grant <= 3'd7;
                                                                end else begin
                                                                    if (soc_sdram_choose_req_request[8]) begin
                                                                        soc_sdram_choose_req_grant <= 4'd8;
                                                                    end else begin
                                                                        if (soc_sdram_choose_req_request[9]) begin
                                                                            soc_sdram_choose_req_grant <= 4'd9;
                                                                        end
                                                                    end
                                                                end
                                                            end
                                                        end
                                                    end
                                                end
                                            end
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            4'd11: begin
                if (soc_sdram_choose_req_request[12]) begin
                    soc_sdram_choose_req_grant <= 4'd12;
                end else begin
                    if (soc_sdram_choose_req_request[13]) begin
                        soc_sdram_choose_req_grant <= 4'd13;
                    end else begin
                        if (soc_sdram_choose_req_request[14]) begin
                            soc_sdram_choose_req_grant <= 4'd14;
                        end else begin
                            if (soc_sdram_choose_req_request[15]) begin
                                soc_sdram_choose_req_grant <= 4'd15;
                            end else begin
                                if (soc_sdram_choose_req_request[0]) begin
                                    soc_sdram_choose_req_grant <= 1'd0;
                                end else begin
                                    if (soc_sdram_choose_req_request[1]) begin
                                        soc_sdram_choose_req_grant <= 1'd1;
                                    end else begin
                                        if (soc_sdram_choose_req_request[2]) begin
                                            soc_sdram_choose_req_grant <= 2'd2;
                                        end else begin
                                            if (soc_sdram_choose_req_request[3]) begin
                                                soc_sdram_choose_req_grant <= 2'd3;
                                            end else begin
                                                if (soc_sdram_choose_req_request[4]) begin
                                                    soc_sdram_choose_req_grant <= 3'd4;
                                                end else begin
                                                    if (soc_sdram_choose_req_request[5]) begin
                                                        soc_sdram_choose_req_grant <= 3'd5;
                                                    end else begin
                                                        if (soc_sdram_choose_req_request[6]) begin
                                                            soc_sdram_choose_req_grant <= 3'd6;
                                                        end else begin
                                                            if (soc_sdram_choose_req_request[7]) begin
                                                                soc_sdram_choose_req_grant <= 3'd7;
                                                            end else begin
                                                                if (soc_sdram_choose_req_request[8]) begin
                                                                    soc_sdram_choose_req_grant <= 4'd8;
                                                                end else begin
                                                                    if (soc_sdram_choose_req_request[9]) begin
                                                                        soc_sdram_choose_req_grant <= 4'd9;
                                                                    end else begin
                                                                        if (soc_sdram_choose_req_request[10]) begin
                                                                            soc_sdram_choose_req_grant <= 4'd10;
                                                                        end
                                                                    end
                                                                end
                                                            end
                                                        end
                                                    end
                                                end
                                            end
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            4'd12: begin
                if (soc_sdram_choose_req_request[13]) begin
                    soc_sdram_choose_req_grant <= 4'd13;
                end else begin
                    if (soc_sdram_choose_req_request[14]) begin
                        soc_sdram_choose_req_grant <= 4'd14;
                    end else begin
                        if (soc_sdram_choose_req_request[15]) begin
                            soc_sdram_choose_req_grant <= 4'd15;
                        end else begin
                            if (soc_sdram_choose_req_request[0]) begin
                                soc_sdram_choose_req_grant <= 1'd0;
                            end else begin
                                if (soc_sdram_choose_req_request[1]) begin
                                    soc_sdram_choose_req_grant <= 1'd1;
                                end else begin
                                    if (soc_sdram_choose_req_request[2]) begin
                                        soc_sdram_choose_req_grant <= 2'd2;
                                    end else begin
                                        if (soc_sdram_choose_req_request[3]) begin
                                            soc_sdram_choose_req_grant <= 2'd3;
                                        end else begin
                                            if (soc_sdram_choose_req_request[4]) begin
                                                soc_sdram_choose_req_grant <= 3'd4;
                                            end else begin
                                                if (soc_sdram_choose_req_request[5]) begin
                                                    soc_sdram_choose_req_grant <= 3'd5;
                                                end else begin
                                                    if (soc_sdram_choose_req_request[6]) begin
                                                        soc_sdram_choose_req_grant <= 3'd6;
                                                    end else begin
                                                        if (soc_sdram_choose_req_request[7]) begin
                                                            soc_sdram_choose_req_grant <= 3'd7;
                                                        end else begin
                                                            if (soc_sdram_choose_req_request[8]) begin
                                                                soc_sdram_choose_req_grant <= 4'd8;
                                                            end else begin
                                                                if (soc_sdram_choose_req_request[9]) begin
                                                                    soc_sdram_choose_req_grant <= 4'd9;
                                                                end else begin
                                                                    if (soc_sdram_choose_req_request[10]) begin
                                                                        soc_sdram_choose_req_grant <= 4'd10;
                                                                    end else begin
                                                                        if (soc_sdram_choose_req_request[11]) begin
                                                                            soc_sdram_choose_req_grant <= 4'd11;
                                                                        end
                                                                    end
                                                                end
                                                            end
                                                        end
                                                    end
                                                end
                                            end
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            4'd13: begin
                if (soc_sdram_choose_req_request[14]) begin
                    soc_sdram_choose_req_grant <= 4'd14;
                end else begin
                    if (soc_sdram_choose_req_request[15]) begin
                        soc_sdram_choose_req_grant <= 4'd15;
                    end else begin
                        if (soc_sdram_choose_req_request[0]) begin
                            soc_sdram_choose_req_grant <= 1'd0;
                        end else begin
                            if (soc_sdram_choose_req_request[1]) begin
                                soc_sdram_choose_req_grant <= 1'd1;
                            end else begin
                                if (soc_sdram_choose_req_request[2]) begin
                                    soc_sdram_choose_req_grant <= 2'd2;
                                end else begin
                                    if (soc_sdram_choose_req_request[3]) begin
                                        soc_sdram_choose_req_grant <= 2'd3;
                                    end else begin
                                        if (soc_sdram_choose_req_request[4]) begin
                                            soc_sdram_choose_req_grant <= 3'd4;
                                        end else begin
                                            if (soc_sdram_choose_req_request[5]) begin
                                                soc_sdram_choose_req_grant <= 3'd5;
                                            end else begin
                                                if (soc_sdram_choose_req_request[6]) begin
                                                    soc_sdram_choose_req_grant <= 3'd6;
                                                end else begin
                                                    if (soc_sdram_choose_req_request[7]) begin
                                                        soc_sdram_choose_req_grant <= 3'd7;
                                                    end else begin
                                                        if (soc_sdram_choose_req_request[8]) begin
                                                            soc_sdram_choose_req_grant <= 4'd8;
                                                        end else begin
                                                            if (soc_sdram_choose_req_request[9]) begin
                                                                soc_sdram_choose_req_grant <= 4'd9;
                                                            end else begin
                                                                if (soc_sdram_choose_req_request[10]) begin
                                                                    soc_sdram_choose_req_grant <= 4'd10;
                                                                end else begin
                                                                    if (soc_sdram_choose_req_request[11]) begin
                                                                        soc_sdram_choose_req_grant <= 4'd11;
                                                                    end else begin
                                                                        if (soc_sdram_choose_req_request[12]) begin
                                                                            soc_sdram_choose_req_grant <= 4'd12;
                                                                        end
                                                                    end
                                                                end
                                                            end
                                                        end
                                                    end
                                                end
                                            end
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            4'd14: begin
                if (soc_sdram_choose_req_request[15]) begin
                    soc_sdram_choose_req_grant <= 4'd15;
                end else begin
                    if (soc_sdram_choose_req_request[0]) begin
                        soc_sdram_choose_req_grant <= 1'd0;
                    end else begin
                        if (soc_sdram_choose_req_request[1]) begin
                            soc_sdram_choose_req_grant <= 1'd1;
                        end else begin
                            if (soc_sdram_choose_req_request[2]) begin
                                soc_sdram_choose_req_grant <= 2'd2;
                            end else begin
                                if (soc_sdram_choose_req_request[3]) begin
                                    soc_sdram_choose_req_grant <= 2'd3;
                                end else begin
                                    if (soc_sdram_choose_req_request[4]) begin
                                        soc_sdram_choose_req_grant <= 3'd4;
                                    end else begin
                                        if (soc_sdram_choose_req_request[5]) begin
                                            soc_sdram_choose_req_grant <= 3'd5;
                                        end else begin
                                            if (soc_sdram_choose_req_request[6]) begin
                                                soc_sdram_choose_req_grant <= 3'd6;
                                            end else begin
                                                if (soc_sdram_choose_req_request[7]) begin
                                                    soc_sdram_choose_req_grant <= 3'd7;
                                                end else begin
                                                    if (soc_sdram_choose_req_request[8]) begin
                                                        soc_sdram_choose_req_grant <= 4'd8;
                                                    end else begin
                                                        if (soc_sdram_choose_req_request[9]) begin
                                                            soc_sdram_choose_req_grant <= 4'd9;
                                                        end else begin
                                                            if (soc_sdram_choose_req_request[10]) begin
                                                                soc_sdram_choose_req_grant <= 4'd10;
                                                            end else begin
                                                                if (soc_sdram_choose_req_request[11]) begin
                                                                    soc_sdram_choose_req_grant <= 4'd11;
                                                                end else begin
                                                                    if (soc_sdram_choose_req_request[12]) begin
                                                                        soc_sdram_choose_req_grant <= 4'd12;
                                                                    end else begin
                                                                        if (soc_sdram_choose_req_request[13]) begin
                                                                            soc_sdram_choose_req_grant <= 4'd13;
                                                                        end
                                                                    end
                                                                end
                                                            end
                                                        end
                                                    end
                                                end
                                            end
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            4'd15: begin
                if (soc_sdram_choose_req_request[0]) begin
                    soc_sdram_choose_req_grant <= 1'd0;
                end else begin
                    if (soc_sdram_choose_req_request[1]) begin
                        soc_sdram_choose_req_grant <= 1'd1;
                    end else begin
                        if (soc_sdram_choose_req_request[2]) begin
                            soc_sdram_choose_req_grant <= 2'd2;
                        end else begin
                            if (soc_sdram_choose_req_request[3]) begin
                                soc_sdram_choose_req_grant <= 2'd3;
                            end else begin
                                if (soc_sdram_choose_req_request[4]) begin
                                    soc_sdram_choose_req_grant <= 3'd4;
                                end else begin
                                    if (soc_sdram_choose_req_request[5]) begin
                                        soc_sdram_choose_req_grant <= 3'd5;
                                    end else begin
                                        if (soc_sdram_choose_req_request[6]) begin
                                            soc_sdram_choose_req_grant <= 3'd6;
                                        end else begin
                                            if (soc_sdram_choose_req_request[7]) begin
                                                soc_sdram_choose_req_grant <= 3'd7;
                                            end else begin
                                                if (soc_sdram_choose_req_request[8]) begin
                                                    soc_sdram_choose_req_grant <= 4'd8;
                                                end else begin
                                                    if (soc_sdram_choose_req_request[9]) begin
                                                        soc_sdram_choose_req_grant <= 4'd9;
                                                    end else begin
                                                        if (soc_sdram_choose_req_request[10]) begin
                                                            soc_sdram_choose_req_grant <= 4'd10;
                                                        end else begin
                                                            if (soc_sdram_choose_req_request[11]) begin
                                                                soc_sdram_choose_req_grant <= 4'd11;
                                                            end else begin
                                                                if (soc_sdram_choose_req_request[12]) begin
                                                                    soc_sdram_choose_req_grant <= 4'd12;
                                                                end else begin
                                                                    if (soc_sdram_choose_req_request[13]) begin
                                                                        soc_sdram_choose_req_grant <= 4'd13;
                                                                    end else begin
                                                                        if (soc_sdram_choose_req_request[14]) begin
                                                                            soc_sdram_choose_req_grant <= 4'd14;
                                                                        end
                                                                    end
                                                                end
                                                            end
                                                        end
                                                    end
                                                end
                                            end
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
        endcase
    end
    soc_sdram_dfi_p0_cs_n <= 1'd0;
    soc_sdram_dfi_p0_bank <= array_muxed0;
    soc_sdram_dfi_p0_address <= array_muxed1;
    soc_sdram_dfi_p0_cas_n <= (~array_muxed2);
    soc_sdram_dfi_p0_ras_n <= (~array_muxed3);
    soc_sdram_dfi_p0_we_n <= (~array_muxed4);
    soc_sdram_dfi_p0_rddata_en <= array_muxed5;
    soc_sdram_dfi_p0_wrdata_en <= array_muxed6;
    soc_sdram_dfi_p1_cs_n <= 1'd0;
    soc_sdram_dfi_p1_bank <= array_muxed7;
    soc_sdram_dfi_p1_address <= array_muxed8;
    soc_sdram_dfi_p1_cas_n <= (~array_muxed9);
    soc_sdram_dfi_p1_ras_n <= (~array_muxed10);
    soc_sdram_dfi_p1_we_n <= (~array_muxed11);
    soc_sdram_dfi_p1_rddata_en <= array_muxed12;
    soc_sdram_dfi_p1_wrdata_en <= array_muxed13;
    soc_sdram_dfi_p2_cs_n <= 1'd0;
    soc_sdram_dfi_p2_bank <= array_muxed14;
    soc_sdram_dfi_p2_address <= array_muxed15;
    soc_sdram_dfi_p2_cas_n <= (~array_muxed16);
    soc_sdram_dfi_p2_ras_n <= (~array_muxed17);
    soc_sdram_dfi_p2_we_n <= (~array_muxed18);
    soc_sdram_dfi_p2_rddata_en <= array_muxed19;
    soc_sdram_dfi_p2_wrdata_en <= array_muxed20;
    soc_sdram_dfi_p3_cs_n <= 1'd0;
    soc_sdram_dfi_p3_bank <= array_muxed21;
    soc_sdram_dfi_p3_address <= array_muxed22;
    soc_sdram_dfi_p3_cas_n <= (~array_muxed23);
    soc_sdram_dfi_p3_ras_n <= (~array_muxed24);
    soc_sdram_dfi_p3_we_n <= (~array_muxed25);
    soc_sdram_dfi_p3_rddata_en <= array_muxed26;
    soc_sdram_dfi_p3_wrdata_en <= array_muxed27;
    if (soc_sdram_trrdcon_valid) begin
        soc_sdram_trrdcon_count <= (soc_sdram_csrstorage8_storage - 1'd1);
        if ((soc_sdram_csrstorage8_storage <= 1'd1)) begin
            soc_sdram_trrdcon_ready <= 1'd1;
        end else begin
            soc_sdram_trrdcon_ready <= 1'd0;
        end
    end else begin
        if ((~soc_sdram_trrdcon_ready)) begin
            soc_sdram_trrdcon_count <= (soc_sdram_trrdcon_count - 1'd1);
            if ((soc_sdram_trrdcon_count <= 1'd1)) begin
                soc_sdram_trrdcon_ready <= 1'd1;
            end
        end
    end
    soc_sdram_tfawcon_window <= {soc_sdram_tfawcon_window, soc_sdram_tfawcon_valid};
    if ((soc_sdram_tfawcon_count < 3'd4)) begin
        if ((soc_sdram_tfawcon_count == 2'd3)) begin
            soc_sdram_tfawcon_ready <= (~soc_sdram_tfawcon_valid);
        end else begin
            soc_sdram_tfawcon_ready <= 1'd1;
        end
    end
    if (soc_sdram_tccdcon_valid) begin
        soc_sdram_tccdcon_count <= (soc_sdram_csrstorage7_storage - 1'd1);
        if ((soc_sdram_csrstorage7_storage <= 1'd1)) begin
            soc_sdram_tccdcon_ready <= 1'd1;
        end else begin
            soc_sdram_tccdcon_ready <= 1'd0;
        end
    end else begin
        if ((~soc_sdram_tccdcon_ready)) begin
            soc_sdram_tccdcon_count <= (soc_sdram_tccdcon_count - 1'd1);
            if ((soc_sdram_tccdcon_count <= 1'd1)) begin
                soc_sdram_tccdcon_ready <= 1'd1;
            end
        end
    end
    if (soc_sdram_twtrcon_valid) begin
        soc_sdram_twtrcon_count <= (soc_sdram_twtrcon_init - 1'd1);
        if ((soc_sdram_twtrcon_init <= 1'd1)) begin
            soc_sdram_twtrcon_ready <= 1'd1;
        end else begin
            soc_sdram_twtrcon_ready <= 1'd0;
        end
    end else begin
        if ((~soc_sdram_twtrcon_ready)) begin
            soc_sdram_twtrcon_count <= (soc_sdram_twtrcon_count - 1'd1);
            if ((soc_sdram_twtrcon_count <= 1'd1)) begin
                soc_sdram_twtrcon_ready <= 1'd1;
            end
        end
    end
    soc_multiplexer_state <= soc_multiplexer_next_state;
    soc_new_master_wdata_ready0 <= ((((((((((((((((1'd0 | ((soc_roundrobin0_grant == 1'd0) & soc_sdram_interface_bank0_wdata_ready)) | ((soc_roundrobin1_grant == 1'd0) & soc_sdram_interface_bank1_wdata_ready)) | ((soc_roundrobin2_grant == 1'd0) & soc_sdram_interface_bank2_wdata_ready)) | ((soc_roundrobin3_grant == 1'd0) & soc_sdram_interface_bank3_wdata_ready)) | ((soc_roundrobin4_grant == 1'd0) & soc_sdram_interface_bank4_wdata_ready)) | ((soc_roundrobin5_grant == 1'd0) & soc_sdram_interface_bank5_wdata_ready)) | ((soc_roundrobin6_grant == 1'd0) & soc_sdram_interface_bank6_wdata_ready)) | ((soc_roundrobin7_grant == 1'd0) & soc_sdram_interface_bank7_wdata_ready)) | ((soc_roundrobin8_grant == 1'd0) & soc_sdram_interface_bank8_wdata_ready)) | ((soc_roundrobin9_grant == 1'd0) & soc_sdram_interface_bank9_wdata_ready)) | ((soc_roundrobin10_grant == 1'd0) & soc_sdram_interface_bank10_wdata_ready)) | ((soc_roundrobin11_grant == 1'd0) & soc_sdram_interface_bank11_wdata_ready)) | ((soc_roundrobin12_grant == 1'd0) & soc_sdram_interface_bank12_wdata_ready)) | ((soc_roundrobin13_grant == 1'd0) & soc_sdram_interface_bank13_wdata_ready)) | ((soc_roundrobin14_grant == 1'd0) & soc_sdram_interface_bank14_wdata_ready)) | ((soc_roundrobin15_grant == 1'd0) & soc_sdram_interface_bank15_wdata_ready));
    soc_new_master_wdata_ready1 <= soc_new_master_wdata_ready0;
    soc_new_master_wdata_ready2 <= soc_new_master_wdata_ready1;
    soc_new_master_wdata_ready3 <= ((((((((((((((((1'd0 | ((soc_roundrobin0_grant == 1'd1) & soc_sdram_interface_bank0_wdata_ready)) | ((soc_roundrobin1_grant == 1'd1) & soc_sdram_interface_bank1_wdata_ready)) | ((soc_roundrobin2_grant == 1'd1) & soc_sdram_interface_bank2_wdata_ready)) | ((soc_roundrobin3_grant == 1'd1) & soc_sdram_interface_bank3_wdata_ready)) | ((soc_roundrobin4_grant == 1'd1) & soc_sdram_interface_bank4_wdata_ready)) | ((soc_roundrobin5_grant == 1'd1) & soc_sdram_interface_bank5_wdata_ready)) | ((soc_roundrobin6_grant == 1'd1) & soc_sdram_interface_bank6_wdata_ready)) | ((soc_roundrobin7_grant == 1'd1) & soc_sdram_interface_bank7_wdata_ready)) | ((soc_roundrobin8_grant == 1'd1) & soc_sdram_interface_bank8_wdata_ready)) | ((soc_roundrobin9_grant == 1'd1) & soc_sdram_interface_bank9_wdata_ready)) | ((soc_roundrobin10_grant == 1'd1) & soc_sdram_interface_bank10_wdata_ready)) | ((soc_roundrobin11_grant == 1'd1) & soc_sdram_interface_bank11_wdata_ready)) | ((soc_roundrobin12_grant == 1'd1) & soc_sdram_interface_bank12_wdata_ready)) | ((soc_roundrobin13_grant == 1'd1) & soc_sdram_interface_bank13_wdata_ready)) | ((soc_roundrobin14_grant == 1'd1) & soc_sdram_interface_bank14_wdata_ready)) | ((soc_roundrobin15_grant == 1'd1) & soc_sdram_interface_bank15_wdata_ready));
    soc_new_master_wdata_ready4 <= soc_new_master_wdata_ready3;
    soc_new_master_wdata_ready5 <= soc_new_master_wdata_ready4;
    soc_new_master_wdata_ready6 <= ((((((((((((((((1'd0 | ((soc_roundrobin0_grant == 2'd2) & soc_sdram_interface_bank0_wdata_ready)) | ((soc_roundrobin1_grant == 2'd2) & soc_sdram_interface_bank1_wdata_ready)) | ((soc_roundrobin2_grant == 2'd2) & soc_sdram_interface_bank2_wdata_ready)) | ((soc_roundrobin3_grant == 2'd2) & soc_sdram_interface_bank3_wdata_ready)) | ((soc_roundrobin4_grant == 2'd2) & soc_sdram_interface_bank4_wdata_ready)) | ((soc_roundrobin5_grant == 2'd2) & soc_sdram_interface_bank5_wdata_ready)) | ((soc_roundrobin6_grant == 2'd2) & soc_sdram_interface_bank6_wdata_ready)) | ((soc_roundrobin7_grant == 2'd2) & soc_sdram_interface_bank7_wdata_ready)) | ((soc_roundrobin8_grant == 2'd2) & soc_sdram_interface_bank8_wdata_ready)) | ((soc_roundrobin9_grant == 2'd2) & soc_sdram_interface_bank9_wdata_ready)) | ((soc_roundrobin10_grant == 2'd2) & soc_sdram_interface_bank10_wdata_ready)) | ((soc_roundrobin11_grant == 2'd2) & soc_sdram_interface_bank11_wdata_ready)) | ((soc_roundrobin12_grant == 2'd2) & soc_sdram_interface_bank12_wdata_ready)) | ((soc_roundrobin13_grant == 2'd2) & soc_sdram_interface_bank13_wdata_ready)) | ((soc_roundrobin14_grant == 2'd2) & soc_sdram_interface_bank14_wdata_ready)) | ((soc_roundrobin15_grant == 2'd2) & soc_sdram_interface_bank15_wdata_ready));
    soc_new_master_wdata_ready7 <= soc_new_master_wdata_ready6;
    soc_new_master_wdata_ready8 <= soc_new_master_wdata_ready7;
    soc_new_master_wdata_ready9 <= ((((((((((((((((1'd0 | ((soc_roundrobin0_grant == 2'd3) & soc_sdram_interface_bank0_wdata_ready)) | ((soc_roundrobin1_grant == 2'd3) & soc_sdram_interface_bank1_wdata_ready)) | ((soc_roundrobin2_grant == 2'd3) & soc_sdram_interface_bank2_wdata_ready)) | ((soc_roundrobin3_grant == 2'd3) & soc_sdram_interface_bank3_wdata_ready)) | ((soc_roundrobin4_grant == 2'd3) & soc_sdram_interface_bank4_wdata_ready)) | ((soc_roundrobin5_grant == 2'd3) & soc_sdram_interface_bank5_wdata_ready)) | ((soc_roundrobin6_grant == 2'd3) & soc_sdram_interface_bank6_wdata_ready)) | ((soc_roundrobin7_grant == 2'd3) & soc_sdram_interface_bank7_wdata_ready)) | ((soc_roundrobin8_grant == 2'd3) & soc_sdram_interface_bank8_wdata_ready)) | ((soc_roundrobin9_grant == 2'd3) & soc_sdram_interface_bank9_wdata_ready)) | ((soc_roundrobin10_grant == 2'd3) & soc_sdram_interface_bank10_wdata_ready)) | ((soc_roundrobin11_grant == 2'd3) & soc_sdram_interface_bank11_wdata_ready)) | ((soc_roundrobin12_grant == 2'd3) & soc_sdram_interface_bank12_wdata_ready)) | ((soc_roundrobin13_grant == 2'd3) & soc_sdram_interface_bank13_wdata_ready)) | ((soc_roundrobin14_grant == 2'd3) & soc_sdram_interface_bank14_wdata_ready)) | ((soc_roundrobin15_grant == 2'd3) & soc_sdram_interface_bank15_wdata_ready));
    soc_new_master_wdata_ready10 <= soc_new_master_wdata_ready9;
    soc_new_master_wdata_ready11 <= soc_new_master_wdata_ready10;
    soc_new_master_wdata_ready12 <= ((((((((((((((((1'd0 | ((soc_roundrobin0_grant == 3'd4) & soc_sdram_interface_bank0_wdata_ready)) | ((soc_roundrobin1_grant == 3'd4) & soc_sdram_interface_bank1_wdata_ready)) | ((soc_roundrobin2_grant == 3'd4) & soc_sdram_interface_bank2_wdata_ready)) | ((soc_roundrobin3_grant == 3'd4) & soc_sdram_interface_bank3_wdata_ready)) | ((soc_roundrobin4_grant == 3'd4) & soc_sdram_interface_bank4_wdata_ready)) | ((soc_roundrobin5_grant == 3'd4) & soc_sdram_interface_bank5_wdata_ready)) | ((soc_roundrobin6_grant == 3'd4) & soc_sdram_interface_bank6_wdata_ready)) | ((soc_roundrobin7_grant == 3'd4) & soc_sdram_interface_bank7_wdata_ready)) | ((soc_roundrobin8_grant == 3'd4) & soc_sdram_interface_bank8_wdata_ready)) | ((soc_roundrobin9_grant == 3'd4) & soc_sdram_interface_bank9_wdata_ready)) | ((soc_roundrobin10_grant == 3'd4) & soc_sdram_interface_bank10_wdata_ready)) | ((soc_roundrobin11_grant == 3'd4) & soc_sdram_interface_bank11_wdata_ready)) | ((soc_roundrobin12_grant == 3'd4) & soc_sdram_interface_bank12_wdata_ready)) | ((soc_roundrobin13_grant == 3'd4) & soc_sdram_interface_bank13_wdata_ready)) | ((soc_roundrobin14_grant == 3'd4) & soc_sdram_interface_bank14_wdata_ready)) | ((soc_roundrobin15_grant == 3'd4) & soc_sdram_interface_bank15_wdata_ready));
    soc_new_master_wdata_ready13 <= soc_new_master_wdata_ready12;
    soc_new_master_wdata_ready14 <= soc_new_master_wdata_ready13;
    soc_new_master_wdata_ready15 <= ((((((((((((((((1'd0 | ((soc_roundrobin0_grant == 3'd5) & soc_sdram_interface_bank0_wdata_ready)) | ((soc_roundrobin1_grant == 3'd5) & soc_sdram_interface_bank1_wdata_ready)) | ((soc_roundrobin2_grant == 3'd5) & soc_sdram_interface_bank2_wdata_ready)) | ((soc_roundrobin3_grant == 3'd5) & soc_sdram_interface_bank3_wdata_ready)) | ((soc_roundrobin4_grant == 3'd5) & soc_sdram_interface_bank4_wdata_ready)) | ((soc_roundrobin5_grant == 3'd5) & soc_sdram_interface_bank5_wdata_ready)) | ((soc_roundrobin6_grant == 3'd5) & soc_sdram_interface_bank6_wdata_ready)) | ((soc_roundrobin7_grant == 3'd5) & soc_sdram_interface_bank7_wdata_ready)) | ((soc_roundrobin8_grant == 3'd5) & soc_sdram_interface_bank8_wdata_ready)) | ((soc_roundrobin9_grant == 3'd5) & soc_sdram_interface_bank9_wdata_ready)) | ((soc_roundrobin10_grant == 3'd5) & soc_sdram_interface_bank10_wdata_ready)) | ((soc_roundrobin11_grant == 3'd5) & soc_sdram_interface_bank11_wdata_ready)) | ((soc_roundrobin12_grant == 3'd5) & soc_sdram_interface_bank12_wdata_ready)) | ((soc_roundrobin13_grant == 3'd5) & soc_sdram_interface_bank13_wdata_ready)) | ((soc_roundrobin14_grant == 3'd5) & soc_sdram_interface_bank14_wdata_ready)) | ((soc_roundrobin15_grant == 3'd5) & soc_sdram_interface_bank15_wdata_ready));
    soc_new_master_wdata_ready16 <= soc_new_master_wdata_ready15;
    soc_new_master_wdata_ready17 <= soc_new_master_wdata_ready16;
    soc_new_master_rdata_valid0 <= ((((((((((((((((1'd0 | ((soc_roundrobin0_grant == 1'd0) & soc_sdram_interface_bank0_rdata_valid)) | ((soc_roundrobin1_grant == 1'd0) & soc_sdram_interface_bank1_rdata_valid)) | ((soc_roundrobin2_grant == 1'd0) & soc_sdram_interface_bank2_rdata_valid)) | ((soc_roundrobin3_grant == 1'd0) & soc_sdram_interface_bank3_rdata_valid)) | ((soc_roundrobin4_grant == 1'd0) & soc_sdram_interface_bank4_rdata_valid)) | ((soc_roundrobin5_grant == 1'd0) & soc_sdram_interface_bank5_rdata_valid)) | ((soc_roundrobin6_grant == 1'd0) & soc_sdram_interface_bank6_rdata_valid)) | ((soc_roundrobin7_grant == 1'd0) & soc_sdram_interface_bank7_rdata_valid)) | ((soc_roundrobin8_grant == 1'd0) & soc_sdram_interface_bank8_rdata_valid)) | ((soc_roundrobin9_grant == 1'd0) & soc_sdram_interface_bank9_rdata_valid)) | ((soc_roundrobin10_grant == 1'd0) & soc_sdram_interface_bank10_rdata_valid)) | ((soc_roundrobin11_grant == 1'd0) & soc_sdram_interface_bank11_rdata_valid)) | ((soc_roundrobin12_grant == 1'd0) & soc_sdram_interface_bank12_rdata_valid)) | ((soc_roundrobin13_grant == 1'd0) & soc_sdram_interface_bank13_rdata_valid)) | ((soc_roundrobin14_grant == 1'd0) & soc_sdram_interface_bank14_rdata_valid)) | ((soc_roundrobin15_grant == 1'd0) & soc_sdram_interface_bank15_rdata_valid));
    soc_new_master_rdata_valid1 <= soc_new_master_rdata_valid0;
    soc_new_master_rdata_valid2 <= soc_new_master_rdata_valid1;
    soc_new_master_rdata_valid3 <= soc_new_master_rdata_valid2;
    soc_new_master_rdata_valid4 <= soc_new_master_rdata_valid3;
    soc_new_master_rdata_valid5 <= soc_new_master_rdata_valid4;
    soc_new_master_rdata_valid6 <= soc_new_master_rdata_valid5;
    soc_new_master_rdata_valid7 <= soc_new_master_rdata_valid6;
    soc_new_master_rdata_valid8 <= soc_new_master_rdata_valid7;
    soc_new_master_rdata_valid9 <= ((((((((((((((((1'd0 | ((soc_roundrobin0_grant == 1'd1) & soc_sdram_interface_bank0_rdata_valid)) | ((soc_roundrobin1_grant == 1'd1) & soc_sdram_interface_bank1_rdata_valid)) | ((soc_roundrobin2_grant == 1'd1) & soc_sdram_interface_bank2_rdata_valid)) | ((soc_roundrobin3_grant == 1'd1) & soc_sdram_interface_bank3_rdata_valid)) | ((soc_roundrobin4_grant == 1'd1) & soc_sdram_interface_bank4_rdata_valid)) | ((soc_roundrobin5_grant == 1'd1) & soc_sdram_interface_bank5_rdata_valid)) | ((soc_roundrobin6_grant == 1'd1) & soc_sdram_interface_bank6_rdata_valid)) | ((soc_roundrobin7_grant == 1'd1) & soc_sdram_interface_bank7_rdata_valid)) | ((soc_roundrobin8_grant == 1'd1) & soc_sdram_interface_bank8_rdata_valid)) | ((soc_roundrobin9_grant == 1'd1) & soc_sdram_interface_bank9_rdata_valid)) | ((soc_roundrobin10_grant == 1'd1) & soc_sdram_interface_bank10_rdata_valid)) | ((soc_roundrobin11_grant == 1'd1) & soc_sdram_interface_bank11_rdata_valid)) | ((soc_roundrobin12_grant == 1'd1) & soc_sdram_interface_bank12_rdata_valid)) | ((soc_roundrobin13_grant == 1'd1) & soc_sdram_interface_bank13_rdata_valid)) | ((soc_roundrobin14_grant == 1'd1) & soc_sdram_interface_bank14_rdata_valid)) | ((soc_roundrobin15_grant == 1'd1) & soc_sdram_interface_bank15_rdata_valid));
    soc_new_master_rdata_valid10 <= soc_new_master_rdata_valid9;
    soc_new_master_rdata_valid11 <= soc_new_master_rdata_valid10;
    soc_new_master_rdata_valid12 <= soc_new_master_rdata_valid11;
    soc_new_master_rdata_valid13 <= soc_new_master_rdata_valid12;
    soc_new_master_rdata_valid14 <= soc_new_master_rdata_valid13;
    soc_new_master_rdata_valid15 <= soc_new_master_rdata_valid14;
    soc_new_master_rdata_valid16 <= soc_new_master_rdata_valid15;
    soc_new_master_rdata_valid17 <= soc_new_master_rdata_valid16;
    soc_new_master_rdata_valid18 <= ((((((((((((((((1'd0 | ((soc_roundrobin0_grant == 2'd2) & soc_sdram_interface_bank0_rdata_valid)) | ((soc_roundrobin1_grant == 2'd2) & soc_sdram_interface_bank1_rdata_valid)) | ((soc_roundrobin2_grant == 2'd2) & soc_sdram_interface_bank2_rdata_valid)) | ((soc_roundrobin3_grant == 2'd2) & soc_sdram_interface_bank3_rdata_valid)) | ((soc_roundrobin4_grant == 2'd2) & soc_sdram_interface_bank4_rdata_valid)) | ((soc_roundrobin5_grant == 2'd2) & soc_sdram_interface_bank5_rdata_valid)) | ((soc_roundrobin6_grant == 2'd2) & soc_sdram_interface_bank6_rdata_valid)) | ((soc_roundrobin7_grant == 2'd2) & soc_sdram_interface_bank7_rdata_valid)) | ((soc_roundrobin8_grant == 2'd2) & soc_sdram_interface_bank8_rdata_valid)) | ((soc_roundrobin9_grant == 2'd2) & soc_sdram_interface_bank9_rdata_valid)) | ((soc_roundrobin10_grant == 2'd2) & soc_sdram_interface_bank10_rdata_valid)) | ((soc_roundrobin11_grant == 2'd2) & soc_sdram_interface_bank11_rdata_valid)) | ((soc_roundrobin12_grant == 2'd2) & soc_sdram_interface_bank12_rdata_valid)) | ((soc_roundrobin13_grant == 2'd2) & soc_sdram_interface_bank13_rdata_valid)) | ((soc_roundrobin14_grant == 2'd2) & soc_sdram_interface_bank14_rdata_valid)) | ((soc_roundrobin15_grant == 2'd2) & soc_sdram_interface_bank15_rdata_valid));
    soc_new_master_rdata_valid19 <= soc_new_master_rdata_valid18;
    soc_new_master_rdata_valid20 <= soc_new_master_rdata_valid19;
    soc_new_master_rdata_valid21 <= soc_new_master_rdata_valid20;
    soc_new_master_rdata_valid22 <= soc_new_master_rdata_valid21;
    soc_new_master_rdata_valid23 <= soc_new_master_rdata_valid22;
    soc_new_master_rdata_valid24 <= soc_new_master_rdata_valid23;
    soc_new_master_rdata_valid25 <= soc_new_master_rdata_valid24;
    soc_new_master_rdata_valid26 <= soc_new_master_rdata_valid25;
    soc_new_master_rdata_valid27 <= ((((((((((((((((1'd0 | ((soc_roundrobin0_grant == 2'd3) & soc_sdram_interface_bank0_rdata_valid)) | ((soc_roundrobin1_grant == 2'd3) & soc_sdram_interface_bank1_rdata_valid)) | ((soc_roundrobin2_grant == 2'd3) & soc_sdram_interface_bank2_rdata_valid)) | ((soc_roundrobin3_grant == 2'd3) & soc_sdram_interface_bank3_rdata_valid)) | ((soc_roundrobin4_grant == 2'd3) & soc_sdram_interface_bank4_rdata_valid)) | ((soc_roundrobin5_grant == 2'd3) & soc_sdram_interface_bank5_rdata_valid)) | ((soc_roundrobin6_grant == 2'd3) & soc_sdram_interface_bank6_rdata_valid)) | ((soc_roundrobin7_grant == 2'd3) & soc_sdram_interface_bank7_rdata_valid)) | ((soc_roundrobin8_grant == 2'd3) & soc_sdram_interface_bank8_rdata_valid)) | ((soc_roundrobin9_grant == 2'd3) & soc_sdram_interface_bank9_rdata_valid)) | ((soc_roundrobin10_grant == 2'd3) & soc_sdram_interface_bank10_rdata_valid)) | ((soc_roundrobin11_grant == 2'd3) & soc_sdram_interface_bank11_rdata_valid)) | ((soc_roundrobin12_grant == 2'd3) & soc_sdram_interface_bank12_rdata_valid)) | ((soc_roundrobin13_grant == 2'd3) & soc_sdram_interface_bank13_rdata_valid)) | ((soc_roundrobin14_grant == 2'd3) & soc_sdram_interface_bank14_rdata_valid)) | ((soc_roundrobin15_grant == 2'd3) & soc_sdram_interface_bank15_rdata_valid));
    soc_new_master_rdata_valid28 <= soc_new_master_rdata_valid27;
    soc_new_master_rdata_valid29 <= soc_new_master_rdata_valid28;
    soc_new_master_rdata_valid30 <= soc_new_master_rdata_valid29;
    soc_new_master_rdata_valid31 <= soc_new_master_rdata_valid30;
    soc_new_master_rdata_valid32 <= soc_new_master_rdata_valid31;
    soc_new_master_rdata_valid33 <= soc_new_master_rdata_valid32;
    soc_new_master_rdata_valid34 <= soc_new_master_rdata_valid33;
    soc_new_master_rdata_valid35 <= soc_new_master_rdata_valid34;
    soc_new_master_rdata_valid36 <= ((((((((((((((((1'd0 | ((soc_roundrobin0_grant == 3'd4) & soc_sdram_interface_bank0_rdata_valid)) | ((soc_roundrobin1_grant == 3'd4) & soc_sdram_interface_bank1_rdata_valid)) | ((soc_roundrobin2_grant == 3'd4) & soc_sdram_interface_bank2_rdata_valid)) | ((soc_roundrobin3_grant == 3'd4) & soc_sdram_interface_bank3_rdata_valid)) | ((soc_roundrobin4_grant == 3'd4) & soc_sdram_interface_bank4_rdata_valid)) | ((soc_roundrobin5_grant == 3'd4) & soc_sdram_interface_bank5_rdata_valid)) | ((soc_roundrobin6_grant == 3'd4) & soc_sdram_interface_bank6_rdata_valid)) | ((soc_roundrobin7_grant == 3'd4) & soc_sdram_interface_bank7_rdata_valid)) | ((soc_roundrobin8_grant == 3'd4) & soc_sdram_interface_bank8_rdata_valid)) | ((soc_roundrobin9_grant == 3'd4) & soc_sdram_interface_bank9_rdata_valid)) | ((soc_roundrobin10_grant == 3'd4) & soc_sdram_interface_bank10_rdata_valid)) | ((soc_roundrobin11_grant == 3'd4) & soc_sdram_interface_bank11_rdata_valid)) | ((soc_roundrobin12_grant == 3'd4) & soc_sdram_interface_bank12_rdata_valid)) | ((soc_roundrobin13_grant == 3'd4) & soc_sdram_interface_bank13_rdata_valid)) | ((soc_roundrobin14_grant == 3'd4) & soc_sdram_interface_bank14_rdata_valid)) | ((soc_roundrobin15_grant == 3'd4) & soc_sdram_interface_bank15_rdata_valid));
    soc_new_master_rdata_valid37 <= soc_new_master_rdata_valid36;
    soc_new_master_rdata_valid38 <= soc_new_master_rdata_valid37;
    soc_new_master_rdata_valid39 <= soc_new_master_rdata_valid38;
    soc_new_master_rdata_valid40 <= soc_new_master_rdata_valid39;
    soc_new_master_rdata_valid41 <= soc_new_master_rdata_valid40;
    soc_new_master_rdata_valid42 <= soc_new_master_rdata_valid41;
    soc_new_master_rdata_valid43 <= soc_new_master_rdata_valid42;
    soc_new_master_rdata_valid44 <= soc_new_master_rdata_valid43;
    soc_new_master_rdata_valid45 <= ((((((((((((((((1'd0 | ((soc_roundrobin0_grant == 3'd5) & soc_sdram_interface_bank0_rdata_valid)) | ((soc_roundrobin1_grant == 3'd5) & soc_sdram_interface_bank1_rdata_valid)) | ((soc_roundrobin2_grant == 3'd5) & soc_sdram_interface_bank2_rdata_valid)) | ((soc_roundrobin3_grant == 3'd5) & soc_sdram_interface_bank3_rdata_valid)) | ((soc_roundrobin4_grant == 3'd5) & soc_sdram_interface_bank4_rdata_valid)) | ((soc_roundrobin5_grant == 3'd5) & soc_sdram_interface_bank5_rdata_valid)) | ((soc_roundrobin6_grant == 3'd5) & soc_sdram_interface_bank6_rdata_valid)) | ((soc_roundrobin7_grant == 3'd5) & soc_sdram_interface_bank7_rdata_valid)) | ((soc_roundrobin8_grant == 3'd5) & soc_sdram_interface_bank8_rdata_valid)) | ((soc_roundrobin9_grant == 3'd5) & soc_sdram_interface_bank9_rdata_valid)) | ((soc_roundrobin10_grant == 3'd5) & soc_sdram_interface_bank10_rdata_valid)) | ((soc_roundrobin11_grant == 3'd5) & soc_sdram_interface_bank11_rdata_valid)) | ((soc_roundrobin12_grant == 3'd5) & soc_sdram_interface_bank12_rdata_valid)) | ((soc_roundrobin13_grant == 3'd5) & soc_sdram_interface_bank13_rdata_valid)) | ((soc_roundrobin14_grant == 3'd5) & soc_sdram_interface_bank14_rdata_valid)) | ((soc_roundrobin15_grant == 3'd5) & soc_sdram_interface_bank15_rdata_valid));
    soc_new_master_rdata_valid46 <= soc_new_master_rdata_valid45;
    soc_new_master_rdata_valid47 <= soc_new_master_rdata_valid46;
    soc_new_master_rdata_valid48 <= soc_new_master_rdata_valid47;
    soc_new_master_rdata_valid49 <= soc_new_master_rdata_valid48;
    soc_new_master_rdata_valid50 <= soc_new_master_rdata_valid49;
    soc_new_master_rdata_valid51 <= soc_new_master_rdata_valid50;
    soc_new_master_rdata_valid52 <= soc_new_master_rdata_valid51;
    soc_new_master_rdata_valid53 <= soc_new_master_rdata_valid52;
    if (soc_roundrobin0_ce) begin
        case (soc_roundrobin0_grant)
            1'd0: begin
                if (soc_roundrobin0_request[1]) begin
                    soc_roundrobin0_grant <= 1'd1;
                end else begin
                    if (soc_roundrobin0_request[2]) begin
                        soc_roundrobin0_grant <= 2'd2;
                    end else begin
                        if (soc_roundrobin0_request[3]) begin
                            soc_roundrobin0_grant <= 2'd3;
                        end else begin
                            if (soc_roundrobin0_request[4]) begin
                                soc_roundrobin0_grant <= 3'd4;
                            end else begin
                                if (soc_roundrobin0_request[5]) begin
                                    soc_roundrobin0_grant <= 3'd5;
                                end
                            end
                        end
                    end
                end
            end
            1'd1: begin
                if (soc_roundrobin0_request[2]) begin
                    soc_roundrobin0_grant <= 2'd2;
                end else begin
                    if (soc_roundrobin0_request[3]) begin
                        soc_roundrobin0_grant <= 2'd3;
                    end else begin
                        if (soc_roundrobin0_request[4]) begin
                            soc_roundrobin0_grant <= 3'd4;
                        end else begin
                            if (soc_roundrobin0_request[5]) begin
                                soc_roundrobin0_grant <= 3'd5;
                            end else begin
                                if (soc_roundrobin0_request[0]) begin
                                    soc_roundrobin0_grant <= 1'd0;
                                end
                            end
                        end
                    end
                end
            end
            2'd2: begin
                if (soc_roundrobin0_request[3]) begin
                    soc_roundrobin0_grant <= 2'd3;
                end else begin
                    if (soc_roundrobin0_request[4]) begin
                        soc_roundrobin0_grant <= 3'd4;
                    end else begin
                        if (soc_roundrobin0_request[5]) begin
                            soc_roundrobin0_grant <= 3'd5;
                        end else begin
                            if (soc_roundrobin0_request[0]) begin
                                soc_roundrobin0_grant <= 1'd0;
                            end else begin
                                if (soc_roundrobin0_request[1]) begin
                                    soc_roundrobin0_grant <= 1'd1;
                                end
                            end
                        end
                    end
                end
            end
            2'd3: begin
                if (soc_roundrobin0_request[4]) begin
                    soc_roundrobin0_grant <= 3'd4;
                end else begin
                    if (soc_roundrobin0_request[5]) begin
                        soc_roundrobin0_grant <= 3'd5;
                    end else begin
                        if (soc_roundrobin0_request[0]) begin
                            soc_roundrobin0_grant <= 1'd0;
                        end else begin
                            if (soc_roundrobin0_request[1]) begin
                                soc_roundrobin0_grant <= 1'd1;
                            end else begin
                                if (soc_roundrobin0_request[2]) begin
                                    soc_roundrobin0_grant <= 2'd2;
                                end
                            end
                        end
                    end
                end
            end
            3'd4: begin
                if (soc_roundrobin0_request[5]) begin
                    soc_roundrobin0_grant <= 3'd5;
                end else begin
                    if (soc_roundrobin0_request[0]) begin
                        soc_roundrobin0_grant <= 1'd0;
                    end else begin
                        if (soc_roundrobin0_request[1]) begin
                            soc_roundrobin0_grant <= 1'd1;
                        end else begin
                            if (soc_roundrobin0_request[2]) begin
                                soc_roundrobin0_grant <= 2'd2;
                            end else begin
                                if (soc_roundrobin0_request[3]) begin
                                    soc_roundrobin0_grant <= 2'd3;
                                end
                            end
                        end
                    end
                end
            end
            3'd5: begin
                if (soc_roundrobin0_request[0]) begin
                    soc_roundrobin0_grant <= 1'd0;
                end else begin
                    if (soc_roundrobin0_request[1]) begin
                        soc_roundrobin0_grant <= 1'd1;
                    end else begin
                        if (soc_roundrobin0_request[2]) begin
                            soc_roundrobin0_grant <= 2'd2;
                        end else begin
                            if (soc_roundrobin0_request[3]) begin
                                soc_roundrobin0_grant <= 2'd3;
                            end else begin
                                if (soc_roundrobin0_request[4]) begin
                                    soc_roundrobin0_grant <= 3'd4;
                                end
                            end
                        end
                    end
                end
            end
        endcase
    end
    if (soc_roundrobin1_ce) begin
        case (soc_roundrobin1_grant)
            1'd0: begin
                if (soc_roundrobin1_request[1]) begin
                    soc_roundrobin1_grant <= 1'd1;
                end else begin
                    if (soc_roundrobin1_request[2]) begin
                        soc_roundrobin1_grant <= 2'd2;
                    end else begin
                        if (soc_roundrobin1_request[3]) begin
                            soc_roundrobin1_grant <= 2'd3;
                        end else begin
                            if (soc_roundrobin1_request[4]) begin
                                soc_roundrobin1_grant <= 3'd4;
                            end else begin
                                if (soc_roundrobin1_request[5]) begin
                                    soc_roundrobin1_grant <= 3'd5;
                                end
                            end
                        end
                    end
                end
            end
            1'd1: begin
                if (soc_roundrobin1_request[2]) begin
                    soc_roundrobin1_grant <= 2'd2;
                end else begin
                    if (soc_roundrobin1_request[3]) begin
                        soc_roundrobin1_grant <= 2'd3;
                    end else begin
                        if (soc_roundrobin1_request[4]) begin
                            soc_roundrobin1_grant <= 3'd4;
                        end else begin
                            if (soc_roundrobin1_request[5]) begin
                                soc_roundrobin1_grant <= 3'd5;
                            end else begin
                                if (soc_roundrobin1_request[0]) begin
                                    soc_roundrobin1_grant <= 1'd0;
                                end
                            end
                        end
                    end
                end
            end
            2'd2: begin
                if (soc_roundrobin1_request[3]) begin
                    soc_roundrobin1_grant <= 2'd3;
                end else begin
                    if (soc_roundrobin1_request[4]) begin
                        soc_roundrobin1_grant <= 3'd4;
                    end else begin
                        if (soc_roundrobin1_request[5]) begin
                            soc_roundrobin1_grant <= 3'd5;
                        end else begin
                            if (soc_roundrobin1_request[0]) begin
                                soc_roundrobin1_grant <= 1'd0;
                            end else begin
                                if (soc_roundrobin1_request[1]) begin
                                    soc_roundrobin1_grant <= 1'd1;
                                end
                            end
                        end
                    end
                end
            end
            2'd3: begin
                if (soc_roundrobin1_request[4]) begin
                    soc_roundrobin1_grant <= 3'd4;
                end else begin
                    if (soc_roundrobin1_request[5]) begin
                        soc_roundrobin1_grant <= 3'd5;
                    end else begin
                        if (soc_roundrobin1_request[0]) begin
                            soc_roundrobin1_grant <= 1'd0;
                        end else begin
                            if (soc_roundrobin1_request[1]) begin
                                soc_roundrobin1_grant <= 1'd1;
                            end else begin
                                if (soc_roundrobin1_request[2]) begin
                                    soc_roundrobin1_grant <= 2'd2;
                                end
                            end
                        end
                    end
                end
            end
            3'd4: begin
                if (soc_roundrobin1_request[5]) begin
                    soc_roundrobin1_grant <= 3'd5;
                end else begin
                    if (soc_roundrobin1_request[0]) begin
                        soc_roundrobin1_grant <= 1'd0;
                    end else begin
                        if (soc_roundrobin1_request[1]) begin
                            soc_roundrobin1_grant <= 1'd1;
                        end else begin
                            if (soc_roundrobin1_request[2]) begin
                                soc_roundrobin1_grant <= 2'd2;
                            end else begin
                                if (soc_roundrobin1_request[3]) begin
                                    soc_roundrobin1_grant <= 2'd3;
                                end
                            end
                        end
                    end
                end
            end
            3'd5: begin
                if (soc_roundrobin1_request[0]) begin
                    soc_roundrobin1_grant <= 1'd0;
                end else begin
                    if (soc_roundrobin1_request[1]) begin
                        soc_roundrobin1_grant <= 1'd1;
                    end else begin
                        if (soc_roundrobin1_request[2]) begin
                            soc_roundrobin1_grant <= 2'd2;
                        end else begin
                            if (soc_roundrobin1_request[3]) begin
                                soc_roundrobin1_grant <= 2'd3;
                            end else begin
                                if (soc_roundrobin1_request[4]) begin
                                    soc_roundrobin1_grant <= 3'd4;
                                end
                            end
                        end
                    end
                end
            end
        endcase
    end
    if (soc_roundrobin2_ce) begin
        case (soc_roundrobin2_grant)
            1'd0: begin
                if (soc_roundrobin2_request[1]) begin
                    soc_roundrobin2_grant <= 1'd1;
                end else begin
                    if (soc_roundrobin2_request[2]) begin
                        soc_roundrobin2_grant <= 2'd2;
                    end else begin
                        if (soc_roundrobin2_request[3]) begin
                            soc_roundrobin2_grant <= 2'd3;
                        end else begin
                            if (soc_roundrobin2_request[4]) begin
                                soc_roundrobin2_grant <= 3'd4;
                            end else begin
                                if (soc_roundrobin2_request[5]) begin
                                    soc_roundrobin2_grant <= 3'd5;
                                end
                            end
                        end
                    end
                end
            end
            1'd1: begin
                if (soc_roundrobin2_request[2]) begin
                    soc_roundrobin2_grant <= 2'd2;
                end else begin
                    if (soc_roundrobin2_request[3]) begin
                        soc_roundrobin2_grant <= 2'd3;
                    end else begin
                        if (soc_roundrobin2_request[4]) begin
                            soc_roundrobin2_grant <= 3'd4;
                        end else begin
                            if (soc_roundrobin2_request[5]) begin
                                soc_roundrobin2_grant <= 3'd5;
                            end else begin
                                if (soc_roundrobin2_request[0]) begin
                                    soc_roundrobin2_grant <= 1'd0;
                                end
                            end
                        end
                    end
                end
            end
            2'd2: begin
                if (soc_roundrobin2_request[3]) begin
                    soc_roundrobin2_grant <= 2'd3;
                end else begin
                    if (soc_roundrobin2_request[4]) begin
                        soc_roundrobin2_grant <= 3'd4;
                    end else begin
                        if (soc_roundrobin2_request[5]) begin
                            soc_roundrobin2_grant <= 3'd5;
                        end else begin
                            if (soc_roundrobin2_request[0]) begin
                                soc_roundrobin2_grant <= 1'd0;
                            end else begin
                                if (soc_roundrobin2_request[1]) begin
                                    soc_roundrobin2_grant <= 1'd1;
                                end
                            end
                        end
                    end
                end
            end
            2'd3: begin
                if (soc_roundrobin2_request[4]) begin
                    soc_roundrobin2_grant <= 3'd4;
                end else begin
                    if (soc_roundrobin2_request[5]) begin
                        soc_roundrobin2_grant <= 3'd5;
                    end else begin
                        if (soc_roundrobin2_request[0]) begin
                            soc_roundrobin2_grant <= 1'd0;
                        end else begin
                            if (soc_roundrobin2_request[1]) begin
                                soc_roundrobin2_grant <= 1'd1;
                            end else begin
                                if (soc_roundrobin2_request[2]) begin
                                    soc_roundrobin2_grant <= 2'd2;
                                end
                            end
                        end
                    end
                end
            end
            3'd4: begin
                if (soc_roundrobin2_request[5]) begin
                    soc_roundrobin2_grant <= 3'd5;
                end else begin
                    if (soc_roundrobin2_request[0]) begin
                        soc_roundrobin2_grant <= 1'd0;
                    end else begin
                        if (soc_roundrobin2_request[1]) begin
                            soc_roundrobin2_grant <= 1'd1;
                        end else begin
                            if (soc_roundrobin2_request[2]) begin
                                soc_roundrobin2_grant <= 2'd2;
                            end else begin
                                if (soc_roundrobin2_request[3]) begin
                                    soc_roundrobin2_grant <= 2'd3;
                                end
                            end
                        end
                    end
                end
            end
            3'd5: begin
                if (soc_roundrobin2_request[0]) begin
                    soc_roundrobin2_grant <= 1'd0;
                end else begin
                    if (soc_roundrobin2_request[1]) begin
                        soc_roundrobin2_grant <= 1'd1;
                    end else begin
                        if (soc_roundrobin2_request[2]) begin
                            soc_roundrobin2_grant <= 2'd2;
                        end else begin
                            if (soc_roundrobin2_request[3]) begin
                                soc_roundrobin2_grant <= 2'd3;
                            end else begin
                                if (soc_roundrobin2_request[4]) begin
                                    soc_roundrobin2_grant <= 3'd4;
                                end
                            end
                        end
                    end
                end
            end
        endcase
    end
    if (soc_roundrobin3_ce) begin
        case (soc_roundrobin3_grant)
            1'd0: begin
                if (soc_roundrobin3_request[1]) begin
                    soc_roundrobin3_grant <= 1'd1;
                end else begin
                    if (soc_roundrobin3_request[2]) begin
                        soc_roundrobin3_grant <= 2'd2;
                    end else begin
                        if (soc_roundrobin3_request[3]) begin
                            soc_roundrobin3_grant <= 2'd3;
                        end else begin
                            if (soc_roundrobin3_request[4]) begin
                                soc_roundrobin3_grant <= 3'd4;
                            end else begin
                                if (soc_roundrobin3_request[5]) begin
                                    soc_roundrobin3_grant <= 3'd5;
                                end
                            end
                        end
                    end
                end
            end
            1'd1: begin
                if (soc_roundrobin3_request[2]) begin
                    soc_roundrobin3_grant <= 2'd2;
                end else begin
                    if (soc_roundrobin3_request[3]) begin
                        soc_roundrobin3_grant <= 2'd3;
                    end else begin
                        if (soc_roundrobin3_request[4]) begin
                            soc_roundrobin3_grant <= 3'd4;
                        end else begin
                            if (soc_roundrobin3_request[5]) begin
                                soc_roundrobin3_grant <= 3'd5;
                            end else begin
                                if (soc_roundrobin3_request[0]) begin
                                    soc_roundrobin3_grant <= 1'd0;
                                end
                            end
                        end
                    end
                end
            end
            2'd2: begin
                if (soc_roundrobin3_request[3]) begin
                    soc_roundrobin3_grant <= 2'd3;
                end else begin
                    if (soc_roundrobin3_request[4]) begin
                        soc_roundrobin3_grant <= 3'd4;
                    end else begin
                        if (soc_roundrobin3_request[5]) begin
                            soc_roundrobin3_grant <= 3'd5;
                        end else begin
                            if (soc_roundrobin3_request[0]) begin
                                soc_roundrobin3_grant <= 1'd0;
                            end else begin
                                if (soc_roundrobin3_request[1]) begin
                                    soc_roundrobin3_grant <= 1'd1;
                                end
                            end
                        end
                    end
                end
            end
            2'd3: begin
                if (soc_roundrobin3_request[4]) begin
                    soc_roundrobin3_grant <= 3'd4;
                end else begin
                    if (soc_roundrobin3_request[5]) begin
                        soc_roundrobin3_grant <= 3'd5;
                    end else begin
                        if (soc_roundrobin3_request[0]) begin
                            soc_roundrobin3_grant <= 1'd0;
                        end else begin
                            if (soc_roundrobin3_request[1]) begin
                                soc_roundrobin3_grant <= 1'd1;
                            end else begin
                                if (soc_roundrobin3_request[2]) begin
                                    soc_roundrobin3_grant <= 2'd2;
                                end
                            end
                        end
                    end
                end
            end
            3'd4: begin
                if (soc_roundrobin3_request[5]) begin
                    soc_roundrobin3_grant <= 3'd5;
                end else begin
                    if (soc_roundrobin3_request[0]) begin
                        soc_roundrobin3_grant <= 1'd0;
                    end else begin
                        if (soc_roundrobin3_request[1]) begin
                            soc_roundrobin3_grant <= 1'd1;
                        end else begin
                            if (soc_roundrobin3_request[2]) begin
                                soc_roundrobin3_grant <= 2'd2;
                            end else begin
                                if (soc_roundrobin3_request[3]) begin
                                    soc_roundrobin3_grant <= 2'd3;
                                end
                            end
                        end
                    end
                end
            end
            3'd5: begin
                if (soc_roundrobin3_request[0]) begin
                    soc_roundrobin3_grant <= 1'd0;
                end else begin
                    if (soc_roundrobin3_request[1]) begin
                        soc_roundrobin3_grant <= 1'd1;
                    end else begin
                        if (soc_roundrobin3_request[2]) begin
                            soc_roundrobin3_grant <= 2'd2;
                        end else begin
                            if (soc_roundrobin3_request[3]) begin
                                soc_roundrobin3_grant <= 2'd3;
                            end else begin
                                if (soc_roundrobin3_request[4]) begin
                                    soc_roundrobin3_grant <= 3'd4;
                                end
                            end
                        end
                    end
                end
            end
        endcase
    end
    if (soc_roundrobin4_ce) begin
        case (soc_roundrobin4_grant)
            1'd0: begin
                if (soc_roundrobin4_request[1]) begin
                    soc_roundrobin4_grant <= 1'd1;
                end else begin
                    if (soc_roundrobin4_request[2]) begin
                        soc_roundrobin4_grant <= 2'd2;
                    end else begin
                        if (soc_roundrobin4_request[3]) begin
                            soc_roundrobin4_grant <= 2'd3;
                        end else begin
                            if (soc_roundrobin4_request[4]) begin
                                soc_roundrobin4_grant <= 3'd4;
                            end else begin
                                if (soc_roundrobin4_request[5]) begin
                                    soc_roundrobin4_grant <= 3'd5;
                                end
                            end
                        end
                    end
                end
            end
            1'd1: begin
                if (soc_roundrobin4_request[2]) begin
                    soc_roundrobin4_grant <= 2'd2;
                end else begin
                    if (soc_roundrobin4_request[3]) begin
                        soc_roundrobin4_grant <= 2'd3;
                    end else begin
                        if (soc_roundrobin4_request[4]) begin
                            soc_roundrobin4_grant <= 3'd4;
                        end else begin
                            if (soc_roundrobin4_request[5]) begin
                                soc_roundrobin4_grant <= 3'd5;
                            end else begin
                                if (soc_roundrobin4_request[0]) begin
                                    soc_roundrobin4_grant <= 1'd0;
                                end
                            end
                        end
                    end
                end
            end
            2'd2: begin
                if (soc_roundrobin4_request[3]) begin
                    soc_roundrobin4_grant <= 2'd3;
                end else begin
                    if (soc_roundrobin4_request[4]) begin
                        soc_roundrobin4_grant <= 3'd4;
                    end else begin
                        if (soc_roundrobin4_request[5]) begin
                            soc_roundrobin4_grant <= 3'd5;
                        end else begin
                            if (soc_roundrobin4_request[0]) begin
                                soc_roundrobin4_grant <= 1'd0;
                            end else begin
                                if (soc_roundrobin4_request[1]) begin
                                    soc_roundrobin4_grant <= 1'd1;
                                end
                            end
                        end
                    end
                end
            end
            2'd3: begin
                if (soc_roundrobin4_request[4]) begin
                    soc_roundrobin4_grant <= 3'd4;
                end else begin
                    if (soc_roundrobin4_request[5]) begin
                        soc_roundrobin4_grant <= 3'd5;
                    end else begin
                        if (soc_roundrobin4_request[0]) begin
                            soc_roundrobin4_grant <= 1'd0;
                        end else begin
                            if (soc_roundrobin4_request[1]) begin
                                soc_roundrobin4_grant <= 1'd1;
                            end else begin
                                if (soc_roundrobin4_request[2]) begin
                                    soc_roundrobin4_grant <= 2'd2;
                                end
                            end
                        end
                    end
                end
            end
            3'd4: begin
                if (soc_roundrobin4_request[5]) begin
                    soc_roundrobin4_grant <= 3'd5;
                end else begin
                    if (soc_roundrobin4_request[0]) begin
                        soc_roundrobin4_grant <= 1'd0;
                    end else begin
                        if (soc_roundrobin4_request[1]) begin
                            soc_roundrobin4_grant <= 1'd1;
                        end else begin
                            if (soc_roundrobin4_request[2]) begin
                                soc_roundrobin4_grant <= 2'd2;
                            end else begin
                                if (soc_roundrobin4_request[3]) begin
                                    soc_roundrobin4_grant <= 2'd3;
                                end
                            end
                        end
                    end
                end
            end
            3'd5: begin
                if (soc_roundrobin4_request[0]) begin
                    soc_roundrobin4_grant <= 1'd0;
                end else begin
                    if (soc_roundrobin4_request[1]) begin
                        soc_roundrobin4_grant <= 1'd1;
                    end else begin
                        if (soc_roundrobin4_request[2]) begin
                            soc_roundrobin4_grant <= 2'd2;
                        end else begin
                            if (soc_roundrobin4_request[3]) begin
                                soc_roundrobin4_grant <= 2'd3;
                            end else begin
                                if (soc_roundrobin4_request[4]) begin
                                    soc_roundrobin4_grant <= 3'd4;
                                end
                            end
                        end
                    end
                end
            end
        endcase
    end
    if (soc_roundrobin5_ce) begin
        case (soc_roundrobin5_grant)
            1'd0: begin
                if (soc_roundrobin5_request[1]) begin
                    soc_roundrobin5_grant <= 1'd1;
                end else begin
                    if (soc_roundrobin5_request[2]) begin
                        soc_roundrobin5_grant <= 2'd2;
                    end else begin
                        if (soc_roundrobin5_request[3]) begin
                            soc_roundrobin5_grant <= 2'd3;
                        end else begin
                            if (soc_roundrobin5_request[4]) begin
                                soc_roundrobin5_grant <= 3'd4;
                            end else begin
                                if (soc_roundrobin5_request[5]) begin
                                    soc_roundrobin5_grant <= 3'd5;
                                end
                            end
                        end
                    end
                end
            end
            1'd1: begin
                if (soc_roundrobin5_request[2]) begin
                    soc_roundrobin5_grant <= 2'd2;
                end else begin
                    if (soc_roundrobin5_request[3]) begin
                        soc_roundrobin5_grant <= 2'd3;
                    end else begin
                        if (soc_roundrobin5_request[4]) begin
                            soc_roundrobin5_grant <= 3'd4;
                        end else begin
                            if (soc_roundrobin5_request[5]) begin
                                soc_roundrobin5_grant <= 3'd5;
                            end else begin
                                if (soc_roundrobin5_request[0]) begin
                                    soc_roundrobin5_grant <= 1'd0;
                                end
                            end
                        end
                    end
                end
            end
            2'd2: begin
                if (soc_roundrobin5_request[3]) begin
                    soc_roundrobin5_grant <= 2'd3;
                end else begin
                    if (soc_roundrobin5_request[4]) begin
                        soc_roundrobin5_grant <= 3'd4;
                    end else begin
                        if (soc_roundrobin5_request[5]) begin
                            soc_roundrobin5_grant <= 3'd5;
                        end else begin
                            if (soc_roundrobin5_request[0]) begin
                                soc_roundrobin5_grant <= 1'd0;
                            end else begin
                                if (soc_roundrobin5_request[1]) begin
                                    soc_roundrobin5_grant <= 1'd1;
                                end
                            end
                        end
                    end
                end
            end
            2'd3: begin
                if (soc_roundrobin5_request[4]) begin
                    soc_roundrobin5_grant <= 3'd4;
                end else begin
                    if (soc_roundrobin5_request[5]) begin
                        soc_roundrobin5_grant <= 3'd5;
                    end else begin
                        if (soc_roundrobin5_request[0]) begin
                            soc_roundrobin5_grant <= 1'd0;
                        end else begin
                            if (soc_roundrobin5_request[1]) begin
                                soc_roundrobin5_grant <= 1'd1;
                            end else begin
                                if (soc_roundrobin5_request[2]) begin
                                    soc_roundrobin5_grant <= 2'd2;
                                end
                            end
                        end
                    end
                end
            end
            3'd4: begin
                if (soc_roundrobin5_request[5]) begin
                    soc_roundrobin5_grant <= 3'd5;
                end else begin
                    if (soc_roundrobin5_request[0]) begin
                        soc_roundrobin5_grant <= 1'd0;
                    end else begin
                        if (soc_roundrobin5_request[1]) begin
                            soc_roundrobin5_grant <= 1'd1;
                        end else begin
                            if (soc_roundrobin5_request[2]) begin
                                soc_roundrobin5_grant <= 2'd2;
                            end else begin
                                if (soc_roundrobin5_request[3]) begin
                                    soc_roundrobin5_grant <= 2'd3;
                                end
                            end
                        end
                    end
                end
            end
            3'd5: begin
                if (soc_roundrobin5_request[0]) begin
                    soc_roundrobin5_grant <= 1'd0;
                end else begin
                    if (soc_roundrobin5_request[1]) begin
                        soc_roundrobin5_grant <= 1'd1;
                    end else begin
                        if (soc_roundrobin5_request[2]) begin
                            soc_roundrobin5_grant <= 2'd2;
                        end else begin
                            if (soc_roundrobin5_request[3]) begin
                                soc_roundrobin5_grant <= 2'd3;
                            end else begin
                                if (soc_roundrobin5_request[4]) begin
                                    soc_roundrobin5_grant <= 3'd4;
                                end
                            end
                        end
                    end
                end
            end
        endcase
    end
    if (soc_roundrobin6_ce) begin
        case (soc_roundrobin6_grant)
            1'd0: begin
                if (soc_roundrobin6_request[1]) begin
                    soc_roundrobin6_grant <= 1'd1;
                end else begin
                    if (soc_roundrobin6_request[2]) begin
                        soc_roundrobin6_grant <= 2'd2;
                    end else begin
                        if (soc_roundrobin6_request[3]) begin
                            soc_roundrobin6_grant <= 2'd3;
                        end else begin
                            if (soc_roundrobin6_request[4]) begin
                                soc_roundrobin6_grant <= 3'd4;
                            end else begin
                                if (soc_roundrobin6_request[5]) begin
                                    soc_roundrobin6_grant <= 3'd5;
                                end
                            end
                        end
                    end
                end
            end
            1'd1: begin
                if (soc_roundrobin6_request[2]) begin
                    soc_roundrobin6_grant <= 2'd2;
                end else begin
                    if (soc_roundrobin6_request[3]) begin
                        soc_roundrobin6_grant <= 2'd3;
                    end else begin
                        if (soc_roundrobin6_request[4]) begin
                            soc_roundrobin6_grant <= 3'd4;
                        end else begin
                            if (soc_roundrobin6_request[5]) begin
                                soc_roundrobin6_grant <= 3'd5;
                            end else begin
                                if (soc_roundrobin6_request[0]) begin
                                    soc_roundrobin6_grant <= 1'd0;
                                end
                            end
                        end
                    end
                end
            end
            2'd2: begin
                if (soc_roundrobin6_request[3]) begin
                    soc_roundrobin6_grant <= 2'd3;
                end else begin
                    if (soc_roundrobin6_request[4]) begin
                        soc_roundrobin6_grant <= 3'd4;
                    end else begin
                        if (soc_roundrobin6_request[5]) begin
                            soc_roundrobin6_grant <= 3'd5;
                        end else begin
                            if (soc_roundrobin6_request[0]) begin
                                soc_roundrobin6_grant <= 1'd0;
                            end else begin
                                if (soc_roundrobin6_request[1]) begin
                                    soc_roundrobin6_grant <= 1'd1;
                                end
                            end
                        end
                    end
                end
            end
            2'd3: begin
                if (soc_roundrobin6_request[4]) begin
                    soc_roundrobin6_grant <= 3'd4;
                end else begin
                    if (soc_roundrobin6_request[5]) begin
                        soc_roundrobin6_grant <= 3'd5;
                    end else begin
                        if (soc_roundrobin6_request[0]) begin
                            soc_roundrobin6_grant <= 1'd0;
                        end else begin
                            if (soc_roundrobin6_request[1]) begin
                                soc_roundrobin6_grant <= 1'd1;
                            end else begin
                                if (soc_roundrobin6_request[2]) begin
                                    soc_roundrobin6_grant <= 2'd2;
                                end
                            end
                        end
                    end
                end
            end
            3'd4: begin
                if (soc_roundrobin6_request[5]) begin
                    soc_roundrobin6_grant <= 3'd5;
                end else begin
                    if (soc_roundrobin6_request[0]) begin
                        soc_roundrobin6_grant <= 1'd0;
                    end else begin
                        if (soc_roundrobin6_request[1]) begin
                            soc_roundrobin6_grant <= 1'd1;
                        end else begin
                            if (soc_roundrobin6_request[2]) begin
                                soc_roundrobin6_grant <= 2'd2;
                            end else begin
                                if (soc_roundrobin6_request[3]) begin
                                    soc_roundrobin6_grant <= 2'd3;
                                end
                            end
                        end
                    end
                end
            end
            3'd5: begin
                if (soc_roundrobin6_request[0]) begin
                    soc_roundrobin6_grant <= 1'd0;
                end else begin
                    if (soc_roundrobin6_request[1]) begin
                        soc_roundrobin6_grant <= 1'd1;
                    end else begin
                        if (soc_roundrobin6_request[2]) begin
                            soc_roundrobin6_grant <= 2'd2;
                        end else begin
                            if (soc_roundrobin6_request[3]) begin
                                soc_roundrobin6_grant <= 2'd3;
                            end else begin
                                if (soc_roundrobin6_request[4]) begin
                                    soc_roundrobin6_grant <= 3'd4;
                                end
                            end
                        end
                    end
                end
            end
        endcase
    end
    if (soc_roundrobin7_ce) begin
        case (soc_roundrobin7_grant)
            1'd0: begin
                if (soc_roundrobin7_request[1]) begin
                    soc_roundrobin7_grant <= 1'd1;
                end else begin
                    if (soc_roundrobin7_request[2]) begin
                        soc_roundrobin7_grant <= 2'd2;
                    end else begin
                        if (soc_roundrobin7_request[3]) begin
                            soc_roundrobin7_grant <= 2'd3;
                        end else begin
                            if (soc_roundrobin7_request[4]) begin
                                soc_roundrobin7_grant <= 3'd4;
                            end else begin
                                if (soc_roundrobin7_request[5]) begin
                                    soc_roundrobin7_grant <= 3'd5;
                                end
                            end
                        end
                    end
                end
            end
            1'd1: begin
                if (soc_roundrobin7_request[2]) begin
                    soc_roundrobin7_grant <= 2'd2;
                end else begin
                    if (soc_roundrobin7_request[3]) begin
                        soc_roundrobin7_grant <= 2'd3;
                    end else begin
                        if (soc_roundrobin7_request[4]) begin
                            soc_roundrobin7_grant <= 3'd4;
                        end else begin
                            if (soc_roundrobin7_request[5]) begin
                                soc_roundrobin7_grant <= 3'd5;
                            end else begin
                                if (soc_roundrobin7_request[0]) begin
                                    soc_roundrobin7_grant <= 1'd0;
                                end
                            end
                        end
                    end
                end
            end
            2'd2: begin
                if (soc_roundrobin7_request[3]) begin
                    soc_roundrobin7_grant <= 2'd3;
                end else begin
                    if (soc_roundrobin7_request[4]) begin
                        soc_roundrobin7_grant <= 3'd4;
                    end else begin
                        if (soc_roundrobin7_request[5]) begin
                            soc_roundrobin7_grant <= 3'd5;
                        end else begin
                            if (soc_roundrobin7_request[0]) begin
                                soc_roundrobin7_grant <= 1'd0;
                            end else begin
                                if (soc_roundrobin7_request[1]) begin
                                    soc_roundrobin7_grant <= 1'd1;
                                end
                            end
                        end
                    end
                end
            end
            2'd3: begin
                if (soc_roundrobin7_request[4]) begin
                    soc_roundrobin7_grant <= 3'd4;
                end else begin
                    if (soc_roundrobin7_request[5]) begin
                        soc_roundrobin7_grant <= 3'd5;
                    end else begin
                        if (soc_roundrobin7_request[0]) begin
                            soc_roundrobin7_grant <= 1'd0;
                        end else begin
                            if (soc_roundrobin7_request[1]) begin
                                soc_roundrobin7_grant <= 1'd1;
                            end else begin
                                if (soc_roundrobin7_request[2]) begin
                                    soc_roundrobin7_grant <= 2'd2;
                                end
                            end
                        end
                    end
                end
            end
            3'd4: begin
                if (soc_roundrobin7_request[5]) begin
                    soc_roundrobin7_grant <= 3'd5;
                end else begin
                    if (soc_roundrobin7_request[0]) begin
                        soc_roundrobin7_grant <= 1'd0;
                    end else begin
                        if (soc_roundrobin7_request[1]) begin
                            soc_roundrobin7_grant <= 1'd1;
                        end else begin
                            if (soc_roundrobin7_request[2]) begin
                                soc_roundrobin7_grant <= 2'd2;
                            end else begin
                                if (soc_roundrobin7_request[3]) begin
                                    soc_roundrobin7_grant <= 2'd3;
                                end
                            end
                        end
                    end
                end
            end
            3'd5: begin
                if (soc_roundrobin7_request[0]) begin
                    soc_roundrobin7_grant <= 1'd0;
                end else begin
                    if (soc_roundrobin7_request[1]) begin
                        soc_roundrobin7_grant <= 1'd1;
                    end else begin
                        if (soc_roundrobin7_request[2]) begin
                            soc_roundrobin7_grant <= 2'd2;
                        end else begin
                            if (soc_roundrobin7_request[3]) begin
                                soc_roundrobin7_grant <= 2'd3;
                            end else begin
                                if (soc_roundrobin7_request[4]) begin
                                    soc_roundrobin7_grant <= 3'd4;
                                end
                            end
                        end
                    end
                end
            end
        endcase
    end
    if (soc_roundrobin8_ce) begin
        case (soc_roundrobin8_grant)
            1'd0: begin
                if (soc_roundrobin8_request[1]) begin
                    soc_roundrobin8_grant <= 1'd1;
                end else begin
                    if (soc_roundrobin8_request[2]) begin
                        soc_roundrobin8_grant <= 2'd2;
                    end else begin
                        if (soc_roundrobin8_request[3]) begin
                            soc_roundrobin8_grant <= 2'd3;
                        end else begin
                            if (soc_roundrobin8_request[4]) begin
                                soc_roundrobin8_grant <= 3'd4;
                            end else begin
                                if (soc_roundrobin8_request[5]) begin
                                    soc_roundrobin8_grant <= 3'd5;
                                end
                            end
                        end
                    end
                end
            end
            1'd1: begin
                if (soc_roundrobin8_request[2]) begin
                    soc_roundrobin8_grant <= 2'd2;
                end else begin
                    if (soc_roundrobin8_request[3]) begin
                        soc_roundrobin8_grant <= 2'd3;
                    end else begin
                        if (soc_roundrobin8_request[4]) begin
                            soc_roundrobin8_grant <= 3'd4;
                        end else begin
                            if (soc_roundrobin8_request[5]) begin
                                soc_roundrobin8_grant <= 3'd5;
                            end else begin
                                if (soc_roundrobin8_request[0]) begin
                                    soc_roundrobin8_grant <= 1'd0;
                                end
                            end
                        end
                    end
                end
            end
            2'd2: begin
                if (soc_roundrobin8_request[3]) begin
                    soc_roundrobin8_grant <= 2'd3;
                end else begin
                    if (soc_roundrobin8_request[4]) begin
                        soc_roundrobin8_grant <= 3'd4;
                    end else begin
                        if (soc_roundrobin8_request[5]) begin
                            soc_roundrobin8_grant <= 3'd5;
                        end else begin
                            if (soc_roundrobin8_request[0]) begin
                                soc_roundrobin8_grant <= 1'd0;
                            end else begin
                                if (soc_roundrobin8_request[1]) begin
                                    soc_roundrobin8_grant <= 1'd1;
                                end
                            end
                        end
                    end
                end
            end
            2'd3: begin
                if (soc_roundrobin8_request[4]) begin
                    soc_roundrobin8_grant <= 3'd4;
                end else begin
                    if (soc_roundrobin8_request[5]) begin
                        soc_roundrobin8_grant <= 3'd5;
                    end else begin
                        if (soc_roundrobin8_request[0]) begin
                            soc_roundrobin8_grant <= 1'd0;
                        end else begin
                            if (soc_roundrobin8_request[1]) begin
                                soc_roundrobin8_grant <= 1'd1;
                            end else begin
                                if (soc_roundrobin8_request[2]) begin
                                    soc_roundrobin8_grant <= 2'd2;
                                end
                            end
                        end
                    end
                end
            end
            3'd4: begin
                if (soc_roundrobin8_request[5]) begin
                    soc_roundrobin8_grant <= 3'd5;
                end else begin
                    if (soc_roundrobin8_request[0]) begin
                        soc_roundrobin8_grant <= 1'd0;
                    end else begin
                        if (soc_roundrobin8_request[1]) begin
                            soc_roundrobin8_grant <= 1'd1;
                        end else begin
                            if (soc_roundrobin8_request[2]) begin
                                soc_roundrobin8_grant <= 2'd2;
                            end else begin
                                if (soc_roundrobin8_request[3]) begin
                                    soc_roundrobin8_grant <= 2'd3;
                                end
                            end
                        end
                    end
                end
            end
            3'd5: begin
                if (soc_roundrobin8_request[0]) begin
                    soc_roundrobin8_grant <= 1'd0;
                end else begin
                    if (soc_roundrobin8_request[1]) begin
                        soc_roundrobin8_grant <= 1'd1;
                    end else begin
                        if (soc_roundrobin8_request[2]) begin
                            soc_roundrobin8_grant <= 2'd2;
                        end else begin
                            if (soc_roundrobin8_request[3]) begin
                                soc_roundrobin8_grant <= 2'd3;
                            end else begin
                                if (soc_roundrobin8_request[4]) begin
                                    soc_roundrobin8_grant <= 3'd4;
                                end
                            end
                        end
                    end
                end
            end
        endcase
    end
    if (soc_roundrobin9_ce) begin
        case (soc_roundrobin9_grant)
            1'd0: begin
                if (soc_roundrobin9_request[1]) begin
                    soc_roundrobin9_grant <= 1'd1;
                end else begin
                    if (soc_roundrobin9_request[2]) begin
                        soc_roundrobin9_grant <= 2'd2;
                    end else begin
                        if (soc_roundrobin9_request[3]) begin
                            soc_roundrobin9_grant <= 2'd3;
                        end else begin
                            if (soc_roundrobin9_request[4]) begin
                                soc_roundrobin9_grant <= 3'd4;
                            end else begin
                                if (soc_roundrobin9_request[5]) begin
                                    soc_roundrobin9_grant <= 3'd5;
                                end
                            end
                        end
                    end
                end
            end
            1'd1: begin
                if (soc_roundrobin9_request[2]) begin
                    soc_roundrobin9_grant <= 2'd2;
                end else begin
                    if (soc_roundrobin9_request[3]) begin
                        soc_roundrobin9_grant <= 2'd3;
                    end else begin
                        if (soc_roundrobin9_request[4]) begin
                            soc_roundrobin9_grant <= 3'd4;
                        end else begin
                            if (soc_roundrobin9_request[5]) begin
                                soc_roundrobin9_grant <= 3'd5;
                            end else begin
                                if (soc_roundrobin9_request[0]) begin
                                    soc_roundrobin9_grant <= 1'd0;
                                end
                            end
                        end
                    end
                end
            end
            2'd2: begin
                if (soc_roundrobin9_request[3]) begin
                    soc_roundrobin9_grant <= 2'd3;
                end else begin
                    if (soc_roundrobin9_request[4]) begin
                        soc_roundrobin9_grant <= 3'd4;
                    end else begin
                        if (soc_roundrobin9_request[5]) begin
                            soc_roundrobin9_grant <= 3'd5;
                        end else begin
                            if (soc_roundrobin9_request[0]) begin
                                soc_roundrobin9_grant <= 1'd0;
                            end else begin
                                if (soc_roundrobin9_request[1]) begin
                                    soc_roundrobin9_grant <= 1'd1;
                                end
                            end
                        end
                    end
                end
            end
            2'd3: begin
                if (soc_roundrobin9_request[4]) begin
                    soc_roundrobin9_grant <= 3'd4;
                end else begin
                    if (soc_roundrobin9_request[5]) begin
                        soc_roundrobin9_grant <= 3'd5;
                    end else begin
                        if (soc_roundrobin9_request[0]) begin
                            soc_roundrobin9_grant <= 1'd0;
                        end else begin
                            if (soc_roundrobin9_request[1]) begin
                                soc_roundrobin9_grant <= 1'd1;
                            end else begin
                                if (soc_roundrobin9_request[2]) begin
                                    soc_roundrobin9_grant <= 2'd2;
                                end
                            end
                        end
                    end
                end
            end
            3'd4: begin
                if (soc_roundrobin9_request[5]) begin
                    soc_roundrobin9_grant <= 3'd5;
                end else begin
                    if (soc_roundrobin9_request[0]) begin
                        soc_roundrobin9_grant <= 1'd0;
                    end else begin
                        if (soc_roundrobin9_request[1]) begin
                            soc_roundrobin9_grant <= 1'd1;
                        end else begin
                            if (soc_roundrobin9_request[2]) begin
                                soc_roundrobin9_grant <= 2'd2;
                            end else begin
                                if (soc_roundrobin9_request[3]) begin
                                    soc_roundrobin9_grant <= 2'd3;
                                end
                            end
                        end
                    end
                end
            end
            3'd5: begin
                if (soc_roundrobin9_request[0]) begin
                    soc_roundrobin9_grant <= 1'd0;
                end else begin
                    if (soc_roundrobin9_request[1]) begin
                        soc_roundrobin9_grant <= 1'd1;
                    end else begin
                        if (soc_roundrobin9_request[2]) begin
                            soc_roundrobin9_grant <= 2'd2;
                        end else begin
                            if (soc_roundrobin9_request[3]) begin
                                soc_roundrobin9_grant <= 2'd3;
                            end else begin
                                if (soc_roundrobin9_request[4]) begin
                                    soc_roundrobin9_grant <= 3'd4;
                                end
                            end
                        end
                    end
                end
            end
        endcase
    end
    if (soc_roundrobin10_ce) begin
        case (soc_roundrobin10_grant)
            1'd0: begin
                if (soc_roundrobin10_request[1]) begin
                    soc_roundrobin10_grant <= 1'd1;
                end else begin
                    if (soc_roundrobin10_request[2]) begin
                        soc_roundrobin10_grant <= 2'd2;
                    end else begin
                        if (soc_roundrobin10_request[3]) begin
                            soc_roundrobin10_grant <= 2'd3;
                        end else begin
                            if (soc_roundrobin10_request[4]) begin
                                soc_roundrobin10_grant <= 3'd4;
                            end else begin
                                if (soc_roundrobin10_request[5]) begin
                                    soc_roundrobin10_grant <= 3'd5;
                                end
                            end
                        end
                    end
                end
            end
            1'd1: begin
                if (soc_roundrobin10_request[2]) begin
                    soc_roundrobin10_grant <= 2'd2;
                end else begin
                    if (soc_roundrobin10_request[3]) begin
                        soc_roundrobin10_grant <= 2'd3;
                    end else begin
                        if (soc_roundrobin10_request[4]) begin
                            soc_roundrobin10_grant <= 3'd4;
                        end else begin
                            if (soc_roundrobin10_request[5]) begin
                                soc_roundrobin10_grant <= 3'd5;
                            end else begin
                                if (soc_roundrobin10_request[0]) begin
                                    soc_roundrobin10_grant <= 1'd0;
                                end
                            end
                        end
                    end
                end
            end
            2'd2: begin
                if (soc_roundrobin10_request[3]) begin
                    soc_roundrobin10_grant <= 2'd3;
                end else begin
                    if (soc_roundrobin10_request[4]) begin
                        soc_roundrobin10_grant <= 3'd4;
                    end else begin
                        if (soc_roundrobin10_request[5]) begin
                            soc_roundrobin10_grant <= 3'd5;
                        end else begin
                            if (soc_roundrobin10_request[0]) begin
                                soc_roundrobin10_grant <= 1'd0;
                            end else begin
                                if (soc_roundrobin10_request[1]) begin
                                    soc_roundrobin10_grant <= 1'd1;
                                end
                            end
                        end
                    end
                end
            end
            2'd3: begin
                if (soc_roundrobin10_request[4]) begin
                    soc_roundrobin10_grant <= 3'd4;
                end else begin
                    if (soc_roundrobin10_request[5]) begin
                        soc_roundrobin10_grant <= 3'd5;
                    end else begin
                        if (soc_roundrobin10_request[0]) begin
                            soc_roundrobin10_grant <= 1'd0;
                        end else begin
                            if (soc_roundrobin10_request[1]) begin
                                soc_roundrobin10_grant <= 1'd1;
                            end else begin
                                if (soc_roundrobin10_request[2]) begin
                                    soc_roundrobin10_grant <= 2'd2;
                                end
                            end
                        end
                    end
                end
            end
            3'd4: begin
                if (soc_roundrobin10_request[5]) begin
                    soc_roundrobin10_grant <= 3'd5;
                end else begin
                    if (soc_roundrobin10_request[0]) begin
                        soc_roundrobin10_grant <= 1'd0;
                    end else begin
                        if (soc_roundrobin10_request[1]) begin
                            soc_roundrobin10_grant <= 1'd1;
                        end else begin
                            if (soc_roundrobin10_request[2]) begin
                                soc_roundrobin10_grant <= 2'd2;
                            end else begin
                                if (soc_roundrobin10_request[3]) begin
                                    soc_roundrobin10_grant <= 2'd3;
                                end
                            end
                        end
                    end
                end
            end
            3'd5: begin
                if (soc_roundrobin10_request[0]) begin
                    soc_roundrobin10_grant <= 1'd0;
                end else begin
                    if (soc_roundrobin10_request[1]) begin
                        soc_roundrobin10_grant <= 1'd1;
                    end else begin
                        if (soc_roundrobin10_request[2]) begin
                            soc_roundrobin10_grant <= 2'd2;
                        end else begin
                            if (soc_roundrobin10_request[3]) begin
                                soc_roundrobin10_grant <= 2'd3;
                            end else begin
                                if (soc_roundrobin10_request[4]) begin
                                    soc_roundrobin10_grant <= 3'd4;
                                end
                            end
                        end
                    end
                end
            end
        endcase
    end
    if (soc_roundrobin11_ce) begin
        case (soc_roundrobin11_grant)
            1'd0: begin
                if (soc_roundrobin11_request[1]) begin
                    soc_roundrobin11_grant <= 1'd1;
                end else begin
                    if (soc_roundrobin11_request[2]) begin
                        soc_roundrobin11_grant <= 2'd2;
                    end else begin
                        if (soc_roundrobin11_request[3]) begin
                            soc_roundrobin11_grant <= 2'd3;
                        end else begin
                            if (soc_roundrobin11_request[4]) begin
                                soc_roundrobin11_grant <= 3'd4;
                            end else begin
                                if (soc_roundrobin11_request[5]) begin
                                    soc_roundrobin11_grant <= 3'd5;
                                end
                            end
                        end
                    end
                end
            end
            1'd1: begin
                if (soc_roundrobin11_request[2]) begin
                    soc_roundrobin11_grant <= 2'd2;
                end else begin
                    if (soc_roundrobin11_request[3]) begin
                        soc_roundrobin11_grant <= 2'd3;
                    end else begin
                        if (soc_roundrobin11_request[4]) begin
                            soc_roundrobin11_grant <= 3'd4;
                        end else begin
                            if (soc_roundrobin11_request[5]) begin
                                soc_roundrobin11_grant <= 3'd5;
                            end else begin
                                if (soc_roundrobin11_request[0]) begin
                                    soc_roundrobin11_grant <= 1'd0;
                                end
                            end
                        end
                    end
                end
            end
            2'd2: begin
                if (soc_roundrobin11_request[3]) begin
                    soc_roundrobin11_grant <= 2'd3;
                end else begin
                    if (soc_roundrobin11_request[4]) begin
                        soc_roundrobin11_grant <= 3'd4;
                    end else begin
                        if (soc_roundrobin11_request[5]) begin
                            soc_roundrobin11_grant <= 3'd5;
                        end else begin
                            if (soc_roundrobin11_request[0]) begin
                                soc_roundrobin11_grant <= 1'd0;
                            end else begin
                                if (soc_roundrobin11_request[1]) begin
                                    soc_roundrobin11_grant <= 1'd1;
                                end
                            end
                        end
                    end
                end
            end
            2'd3: begin
                if (soc_roundrobin11_request[4]) begin
                    soc_roundrobin11_grant <= 3'd4;
                end else begin
                    if (soc_roundrobin11_request[5]) begin
                        soc_roundrobin11_grant <= 3'd5;
                    end else begin
                        if (soc_roundrobin11_request[0]) begin
                            soc_roundrobin11_grant <= 1'd0;
                        end else begin
                            if (soc_roundrobin11_request[1]) begin
                                soc_roundrobin11_grant <= 1'd1;
                            end else begin
                                if (soc_roundrobin11_request[2]) begin
                                    soc_roundrobin11_grant <= 2'd2;
                                end
                            end
                        end
                    end
                end
            end
            3'd4: begin
                if (soc_roundrobin11_request[5]) begin
                    soc_roundrobin11_grant <= 3'd5;
                end else begin
                    if (soc_roundrobin11_request[0]) begin
                        soc_roundrobin11_grant <= 1'd0;
                    end else begin
                        if (soc_roundrobin11_request[1]) begin
                            soc_roundrobin11_grant <= 1'd1;
                        end else begin
                            if (soc_roundrobin11_request[2]) begin
                                soc_roundrobin11_grant <= 2'd2;
                            end else begin
                                if (soc_roundrobin11_request[3]) begin
                                    soc_roundrobin11_grant <= 2'd3;
                                end
                            end
                        end
                    end
                end
            end
            3'd5: begin
                if (soc_roundrobin11_request[0]) begin
                    soc_roundrobin11_grant <= 1'd0;
                end else begin
                    if (soc_roundrobin11_request[1]) begin
                        soc_roundrobin11_grant <= 1'd1;
                    end else begin
                        if (soc_roundrobin11_request[2]) begin
                            soc_roundrobin11_grant <= 2'd2;
                        end else begin
                            if (soc_roundrobin11_request[3]) begin
                                soc_roundrobin11_grant <= 2'd3;
                            end else begin
                                if (soc_roundrobin11_request[4]) begin
                                    soc_roundrobin11_grant <= 3'd4;
                                end
                            end
                        end
                    end
                end
            end
        endcase
    end
    if (soc_roundrobin12_ce) begin
        case (soc_roundrobin12_grant)
            1'd0: begin
                if (soc_roundrobin12_request[1]) begin
                    soc_roundrobin12_grant <= 1'd1;
                end else begin
                    if (soc_roundrobin12_request[2]) begin
                        soc_roundrobin12_grant <= 2'd2;
                    end else begin
                        if (soc_roundrobin12_request[3]) begin
                            soc_roundrobin12_grant <= 2'd3;
                        end else begin
                            if (soc_roundrobin12_request[4]) begin
                                soc_roundrobin12_grant <= 3'd4;
                            end else begin
                                if (soc_roundrobin12_request[5]) begin
                                    soc_roundrobin12_grant <= 3'd5;
                                end
                            end
                        end
                    end
                end
            end
            1'd1: begin
                if (soc_roundrobin12_request[2]) begin
                    soc_roundrobin12_grant <= 2'd2;
                end else begin
                    if (soc_roundrobin12_request[3]) begin
                        soc_roundrobin12_grant <= 2'd3;
                    end else begin
                        if (soc_roundrobin12_request[4]) begin
                            soc_roundrobin12_grant <= 3'd4;
                        end else begin
                            if (soc_roundrobin12_request[5]) begin
                                soc_roundrobin12_grant <= 3'd5;
                            end else begin
                                if (soc_roundrobin12_request[0]) begin
                                    soc_roundrobin12_grant <= 1'd0;
                                end
                            end
                        end
                    end
                end
            end
            2'd2: begin
                if (soc_roundrobin12_request[3]) begin
                    soc_roundrobin12_grant <= 2'd3;
                end else begin
                    if (soc_roundrobin12_request[4]) begin
                        soc_roundrobin12_grant <= 3'd4;
                    end else begin
                        if (soc_roundrobin12_request[5]) begin
                            soc_roundrobin12_grant <= 3'd5;
                        end else begin
                            if (soc_roundrobin12_request[0]) begin
                                soc_roundrobin12_grant <= 1'd0;
                            end else begin
                                if (soc_roundrobin12_request[1]) begin
                                    soc_roundrobin12_grant <= 1'd1;
                                end
                            end
                        end
                    end
                end
            end
            2'd3: begin
                if (soc_roundrobin12_request[4]) begin
                    soc_roundrobin12_grant <= 3'd4;
                end else begin
                    if (soc_roundrobin12_request[5]) begin
                        soc_roundrobin12_grant <= 3'd5;
                    end else begin
                        if (soc_roundrobin12_request[0]) begin
                            soc_roundrobin12_grant <= 1'd0;
                        end else begin
                            if (soc_roundrobin12_request[1]) begin
                                soc_roundrobin12_grant <= 1'd1;
                            end else begin
                                if (soc_roundrobin12_request[2]) begin
                                    soc_roundrobin12_grant <= 2'd2;
                                end
                            end
                        end
                    end
                end
            end
            3'd4: begin
                if (soc_roundrobin12_request[5]) begin
                    soc_roundrobin12_grant <= 3'd5;
                end else begin
                    if (soc_roundrobin12_request[0]) begin
                        soc_roundrobin12_grant <= 1'd0;
                    end else begin
                        if (soc_roundrobin12_request[1]) begin
                            soc_roundrobin12_grant <= 1'd1;
                        end else begin
                            if (soc_roundrobin12_request[2]) begin
                                soc_roundrobin12_grant <= 2'd2;
                            end else begin
                                if (soc_roundrobin12_request[3]) begin
                                    soc_roundrobin12_grant <= 2'd3;
                                end
                            end
                        end
                    end
                end
            end
            3'd5: begin
                if (soc_roundrobin12_request[0]) begin
                    soc_roundrobin12_grant <= 1'd0;
                end else begin
                    if (soc_roundrobin12_request[1]) begin
                        soc_roundrobin12_grant <= 1'd1;
                    end else begin
                        if (soc_roundrobin12_request[2]) begin
                            soc_roundrobin12_grant <= 2'd2;
                        end else begin
                            if (soc_roundrobin12_request[3]) begin
                                soc_roundrobin12_grant <= 2'd3;
                            end else begin
                                if (soc_roundrobin12_request[4]) begin
                                    soc_roundrobin12_grant <= 3'd4;
                                end
                            end
                        end
                    end
                end
            end
        endcase
    end
    if (soc_roundrobin13_ce) begin
        case (soc_roundrobin13_grant)
            1'd0: begin
                if (soc_roundrobin13_request[1]) begin
                    soc_roundrobin13_grant <= 1'd1;
                end else begin
                    if (soc_roundrobin13_request[2]) begin
                        soc_roundrobin13_grant <= 2'd2;
                    end else begin
                        if (soc_roundrobin13_request[3]) begin
                            soc_roundrobin13_grant <= 2'd3;
                        end else begin
                            if (soc_roundrobin13_request[4]) begin
                                soc_roundrobin13_grant <= 3'd4;
                            end else begin
                                if (soc_roundrobin13_request[5]) begin
                                    soc_roundrobin13_grant <= 3'd5;
                                end
                            end
                        end
                    end
                end
            end
            1'd1: begin
                if (soc_roundrobin13_request[2]) begin
                    soc_roundrobin13_grant <= 2'd2;
                end else begin
                    if (soc_roundrobin13_request[3]) begin
                        soc_roundrobin13_grant <= 2'd3;
                    end else begin
                        if (soc_roundrobin13_request[4]) begin
                            soc_roundrobin13_grant <= 3'd4;
                        end else begin
                            if (soc_roundrobin13_request[5]) begin
                                soc_roundrobin13_grant <= 3'd5;
                            end else begin
                                if (soc_roundrobin13_request[0]) begin
                                    soc_roundrobin13_grant <= 1'd0;
                                end
                            end
                        end
                    end
                end
            end
            2'd2: begin
                if (soc_roundrobin13_request[3]) begin
                    soc_roundrobin13_grant <= 2'd3;
                end else begin
                    if (soc_roundrobin13_request[4]) begin
                        soc_roundrobin13_grant <= 3'd4;
                    end else begin
                        if (soc_roundrobin13_request[5]) begin
                            soc_roundrobin13_grant <= 3'd5;
                        end else begin
                            if (soc_roundrobin13_request[0]) begin
                                soc_roundrobin13_grant <= 1'd0;
                            end else begin
                                if (soc_roundrobin13_request[1]) begin
                                    soc_roundrobin13_grant <= 1'd1;
                                end
                            end
                        end
                    end
                end
            end
            2'd3: begin
                if (soc_roundrobin13_request[4]) begin
                    soc_roundrobin13_grant <= 3'd4;
                end else begin
                    if (soc_roundrobin13_request[5]) begin
                        soc_roundrobin13_grant <= 3'd5;
                    end else begin
                        if (soc_roundrobin13_request[0]) begin
                            soc_roundrobin13_grant <= 1'd0;
                        end else begin
                            if (soc_roundrobin13_request[1]) begin
                                soc_roundrobin13_grant <= 1'd1;
                            end else begin
                                if (soc_roundrobin13_request[2]) begin
                                    soc_roundrobin13_grant <= 2'd2;
                                end
                            end
                        end
                    end
                end
            end
            3'd4: begin
                if (soc_roundrobin13_request[5]) begin
                    soc_roundrobin13_grant <= 3'd5;
                end else begin
                    if (soc_roundrobin13_request[0]) begin
                        soc_roundrobin13_grant <= 1'd0;
                    end else begin
                        if (soc_roundrobin13_request[1]) begin
                            soc_roundrobin13_grant <= 1'd1;
                        end else begin
                            if (soc_roundrobin13_request[2]) begin
                                soc_roundrobin13_grant <= 2'd2;
                            end else begin
                                if (soc_roundrobin13_request[3]) begin
                                    soc_roundrobin13_grant <= 2'd3;
                                end
                            end
                        end
                    end
                end
            end
            3'd5: begin
                if (soc_roundrobin13_request[0]) begin
                    soc_roundrobin13_grant <= 1'd0;
                end else begin
                    if (soc_roundrobin13_request[1]) begin
                        soc_roundrobin13_grant <= 1'd1;
                    end else begin
                        if (soc_roundrobin13_request[2]) begin
                            soc_roundrobin13_grant <= 2'd2;
                        end else begin
                            if (soc_roundrobin13_request[3]) begin
                                soc_roundrobin13_grant <= 2'd3;
                            end else begin
                                if (soc_roundrobin13_request[4]) begin
                                    soc_roundrobin13_grant <= 3'd4;
                                end
                            end
                        end
                    end
                end
            end
        endcase
    end
    if (soc_roundrobin14_ce) begin
        case (soc_roundrobin14_grant)
            1'd0: begin
                if (soc_roundrobin14_request[1]) begin
                    soc_roundrobin14_grant <= 1'd1;
                end else begin
                    if (soc_roundrobin14_request[2]) begin
                        soc_roundrobin14_grant <= 2'd2;
                    end else begin
                        if (soc_roundrobin14_request[3]) begin
                            soc_roundrobin14_grant <= 2'd3;
                        end else begin
                            if (soc_roundrobin14_request[4]) begin
                                soc_roundrobin14_grant <= 3'd4;
                            end else begin
                                if (soc_roundrobin14_request[5]) begin
                                    soc_roundrobin14_grant <= 3'd5;
                                end
                            end
                        end
                    end
                end
            end
            1'd1: begin
                if (soc_roundrobin14_request[2]) begin
                    soc_roundrobin14_grant <= 2'd2;
                end else begin
                    if (soc_roundrobin14_request[3]) begin
                        soc_roundrobin14_grant <= 2'd3;
                    end else begin
                        if (soc_roundrobin14_request[4]) begin
                            soc_roundrobin14_grant <= 3'd4;
                        end else begin
                            if (soc_roundrobin14_request[5]) begin
                                soc_roundrobin14_grant <= 3'd5;
                            end else begin
                                if (soc_roundrobin14_request[0]) begin
                                    soc_roundrobin14_grant <= 1'd0;
                                end
                            end
                        end
                    end
                end
            end
            2'd2: begin
                if (soc_roundrobin14_request[3]) begin
                    soc_roundrobin14_grant <= 2'd3;
                end else begin
                    if (soc_roundrobin14_request[4]) begin
                        soc_roundrobin14_grant <= 3'd4;
                    end else begin
                        if (soc_roundrobin14_request[5]) begin
                            soc_roundrobin14_grant <= 3'd5;
                        end else begin
                            if (soc_roundrobin14_request[0]) begin
                                soc_roundrobin14_grant <= 1'd0;
                            end else begin
                                if (soc_roundrobin14_request[1]) begin
                                    soc_roundrobin14_grant <= 1'd1;
                                end
                            end
                        end
                    end
                end
            end
            2'd3: begin
                if (soc_roundrobin14_request[4]) begin
                    soc_roundrobin14_grant <= 3'd4;
                end else begin
                    if (soc_roundrobin14_request[5]) begin
                        soc_roundrobin14_grant <= 3'd5;
                    end else begin
                        if (soc_roundrobin14_request[0]) begin
                            soc_roundrobin14_grant <= 1'd0;
                        end else begin
                            if (soc_roundrobin14_request[1]) begin
                                soc_roundrobin14_grant <= 1'd1;
                            end else begin
                                if (soc_roundrobin14_request[2]) begin
                                    soc_roundrobin14_grant <= 2'd2;
                                end
                            end
                        end
                    end
                end
            end
            3'd4: begin
                if (soc_roundrobin14_request[5]) begin
                    soc_roundrobin14_grant <= 3'd5;
                end else begin
                    if (soc_roundrobin14_request[0]) begin
                        soc_roundrobin14_grant <= 1'd0;
                    end else begin
                        if (soc_roundrobin14_request[1]) begin
                            soc_roundrobin14_grant <= 1'd1;
                        end else begin
                            if (soc_roundrobin14_request[2]) begin
                                soc_roundrobin14_grant <= 2'd2;
                            end else begin
                                if (soc_roundrobin14_request[3]) begin
                                    soc_roundrobin14_grant <= 2'd3;
                                end
                            end
                        end
                    end
                end
            end
            3'd5: begin
                if (soc_roundrobin14_request[0]) begin
                    soc_roundrobin14_grant <= 1'd0;
                end else begin
                    if (soc_roundrobin14_request[1]) begin
                        soc_roundrobin14_grant <= 1'd1;
                    end else begin
                        if (soc_roundrobin14_request[2]) begin
                            soc_roundrobin14_grant <= 2'd2;
                        end else begin
                            if (soc_roundrobin14_request[3]) begin
                                soc_roundrobin14_grant <= 2'd3;
                            end else begin
                                if (soc_roundrobin14_request[4]) begin
                                    soc_roundrobin14_grant <= 3'd4;
                                end
                            end
                        end
                    end
                end
            end
        endcase
    end
    if (soc_roundrobin15_ce) begin
        case (soc_roundrobin15_grant)
            1'd0: begin
                if (soc_roundrobin15_request[1]) begin
                    soc_roundrobin15_grant <= 1'd1;
                end else begin
                    if (soc_roundrobin15_request[2]) begin
                        soc_roundrobin15_grant <= 2'd2;
                    end else begin
                        if (soc_roundrobin15_request[3]) begin
                            soc_roundrobin15_grant <= 2'd3;
                        end else begin
                            if (soc_roundrobin15_request[4]) begin
                                soc_roundrobin15_grant <= 3'd4;
                            end else begin
                                if (soc_roundrobin15_request[5]) begin
                                    soc_roundrobin15_grant <= 3'd5;
                                end
                            end
                        end
                    end
                end
            end
            1'd1: begin
                if (soc_roundrobin15_request[2]) begin
                    soc_roundrobin15_grant <= 2'd2;
                end else begin
                    if (soc_roundrobin15_request[3]) begin
                        soc_roundrobin15_grant <= 2'd3;
                    end else begin
                        if (soc_roundrobin15_request[4]) begin
                            soc_roundrobin15_grant <= 3'd4;
                        end else begin
                            if (soc_roundrobin15_request[5]) begin
                                soc_roundrobin15_grant <= 3'd5;
                            end else begin
                                if (soc_roundrobin15_request[0]) begin
                                    soc_roundrobin15_grant <= 1'd0;
                                end
                            end
                        end
                    end
                end
            end
            2'd2: begin
                if (soc_roundrobin15_request[3]) begin
                    soc_roundrobin15_grant <= 2'd3;
                end else begin
                    if (soc_roundrobin15_request[4]) begin
                        soc_roundrobin15_grant <= 3'd4;
                    end else begin
                        if (soc_roundrobin15_request[5]) begin
                            soc_roundrobin15_grant <= 3'd5;
                        end else begin
                            if (soc_roundrobin15_request[0]) begin
                                soc_roundrobin15_grant <= 1'd0;
                            end else begin
                                if (soc_roundrobin15_request[1]) begin
                                    soc_roundrobin15_grant <= 1'd1;
                                end
                            end
                        end
                    end
                end
            end
            2'd3: begin
                if (soc_roundrobin15_request[4]) begin
                    soc_roundrobin15_grant <= 3'd4;
                end else begin
                    if (soc_roundrobin15_request[5]) begin
                        soc_roundrobin15_grant <= 3'd5;
                    end else begin
                        if (soc_roundrobin15_request[0]) begin
                            soc_roundrobin15_grant <= 1'd0;
                        end else begin
                            if (soc_roundrobin15_request[1]) begin
                                soc_roundrobin15_grant <= 1'd1;
                            end else begin
                                if (soc_roundrobin15_request[2]) begin
                                    soc_roundrobin15_grant <= 2'd2;
                                end
                            end
                        end
                    end
                end
            end
            3'd4: begin
                if (soc_roundrobin15_request[5]) begin
                    soc_roundrobin15_grant <= 3'd5;
                end else begin
                    if (soc_roundrobin15_request[0]) begin
                        soc_roundrobin15_grant <= 1'd0;
                    end else begin
                        if (soc_roundrobin15_request[1]) begin
                            soc_roundrobin15_grant <= 1'd1;
                        end else begin
                            if (soc_roundrobin15_request[2]) begin
                                soc_roundrobin15_grant <= 2'd2;
                            end else begin
                                if (soc_roundrobin15_request[3]) begin
                                    soc_roundrobin15_grant <= 2'd3;
                                end
                            end
                        end
                    end
                end
            end
            3'd5: begin
                if (soc_roundrobin15_request[0]) begin
                    soc_roundrobin15_grant <= 1'd0;
                end else begin
                    if (soc_roundrobin15_request[1]) begin
                        soc_roundrobin15_grant <= 1'd1;
                    end else begin
                        if (soc_roundrobin15_request[2]) begin
                            soc_roundrobin15_grant <= 2'd2;
                        end else begin
                            if (soc_roundrobin15_request[3]) begin
                                soc_roundrobin15_grant <= 2'd3;
                            end else begin
                                if (soc_roundrobin15_request[4]) begin
                                    soc_roundrobin15_grant <= 3'd4;
                                end
                            end
                        end
                    end
                end
            end
        endcase
    end
    if (soc_sdram_generator_data_gen_ce) begin
        soc_sdram_generator_data_gen_lfsr_state <= {(~(soc_sdram_generator_data_gen_lfsr_state[27] ^ soc_sdram_generator_data_gen_lfsr_state[30])), (~(soc_sdram_generator_data_gen_lfsr_state[26] ^ soc_sdram_generator_data_gen_lfsr_state[29])), (~(soc_sdram_generator_data_gen_lfsr_state[25] ^ soc_sdram_generator_data_gen_lfsr_state[28])), (~(soc_sdram_generator_data_gen_lfsr_state[24] ^ soc_sdram_generator_data_gen_lfsr_state[27])), (~(soc_sdram_generator_data_gen_lfsr_state[23] ^ soc_sdram_generator_data_gen_lfsr_state[26])), (~(soc_sdram_generator_data_gen_lfsr_state[22] ^ soc_sdram_generator_data_gen_lfsr_state[25])), (~(soc_sdram_generator_data_gen_lfsr_state[21] ^ soc_sdram_generator_data_gen_lfsr_state[24])), (~(soc_sdram_generator_data_gen_lfsr_state[20] ^ soc_sdram_generator_data_gen_lfsr_state[23])), (~(soc_sdram_generator_data_gen_lfsr_state[19] ^ soc_sdram_generator_data_gen_lfsr_state[22])), (~(soc_sdram_generator_data_gen_lfsr_state[18] ^ soc_sdram_generator_data_gen_lfsr_state[21])), (~(soc_sdram_generator_data_gen_lfsr_state[17] ^ soc_sdram_generator_data_gen_lfsr_state[20])), (~(soc_sdram_generator_data_gen_lfsr_state[16] ^ soc_sdram_generator_data_gen_lfsr_state[19])), (~(soc_sdram_generator_data_gen_lfsr_state[15] ^ soc_sdram_generator_data_gen_lfsr_state[18])), (~(soc_sdram_generator_data_gen_lfsr_state[14] ^ soc_sdram_generator_data_gen_lfsr_state[17])), (~(soc_sdram_generator_data_gen_lfsr_state[13] ^ soc_sdram_generator_data_gen_lfsr_state[16])), (~(soc_sdram_generator_data_gen_lfsr_state[12] ^ soc_sdram_generator_data_gen_lfsr_state[15])), (~(soc_sdram_generator_data_gen_lfsr_state[11] ^ soc_sdram_generator_data_gen_lfsr_state[14])), (~(soc_sdram_generator_data_gen_lfsr_state[10] ^ soc_sdram_generator_data_gen_lfsr_state[13])), (~(soc_sdram_generator_data_gen_lfsr_state[9] ^ soc_sdram_generator_data_gen_lfsr_state[12])), (~(soc_sdram_generator_data_gen_lfsr_state[8] ^ soc_sdram_generator_data_gen_lfsr_state[11])), (~(soc_sdram_generator_data_gen_lfsr_state[7] ^ soc_sdram_generator_data_gen_lfsr_state[10])), (~(soc_sdram_generator_data_gen_lfsr_state[6] ^ soc_sdram_generator_data_gen_lfsr_state[9])), (~(soc_sdram_generator_data_gen_lfsr_state[5] ^ soc_sdram_generator_data_gen_lfsr_state[8])), (~(soc_sdram_generator_data_gen_lfsr_state[4] ^ soc_sdram_generator_data_gen_lfsr_state[7])), (~(soc_sdram_generator_data_gen_lfsr_state[3] ^ soc_sdram_generator_data_gen_lfsr_state[6])), (~(soc_sdram_generator_data_gen_lfsr_state[2] ^ soc_sdram_generator_data_gen_lfsr_state[5])), (~(soc_sdram_generator_data_gen_lfsr_state[1] ^ soc_sdram_generator_data_gen_lfsr_state[4])), (~(soc_sdram_generator_data_gen_lfsr_state[0] ^ soc_sdram_generator_data_gen_lfsr_state[3])), (~((~(soc_sdram_generator_data_gen_lfsr_state[27] ^ soc_sdram_generator_data_gen_lfsr_state[30])) ^ soc_sdram_generator_data_gen_lfsr_state[2])), (~((~(soc_sdram_generator_data_gen_lfsr_state[26] ^ soc_sdram_generator_data_gen_lfsr_state[29])) ^ soc_sdram_generator_data_gen_lfsr_state[1])), (~((~(soc_sdram_generator_data_gen_lfsr_state[25] ^ soc_sdram_generator_data_gen_lfsr_state[28])) ^ soc_sdram_generator_data_gen_lfsr_state[0]))};
        soc_sdram_generator_data_gen_count_o <= (soc_sdram_generator_data_gen_count_o + 1'd1);
    end
    if (soc_sdram_generator_addr_gen_ce) begin
        soc_sdram_generator_addr_gen_lfsr_state <= {(~(soc_sdram_generator_addr_gen_lfsr_state[27] ^ soc_sdram_generator_addr_gen_lfsr_state[30])), (~(soc_sdram_generator_addr_gen_lfsr_state[26] ^ soc_sdram_generator_addr_gen_lfsr_state[29])), (~(soc_sdram_generator_addr_gen_lfsr_state[25] ^ soc_sdram_generator_addr_gen_lfsr_state[28])), (~(soc_sdram_generator_addr_gen_lfsr_state[24] ^ soc_sdram_generator_addr_gen_lfsr_state[27])), (~(soc_sdram_generator_addr_gen_lfsr_state[23] ^ soc_sdram_generator_addr_gen_lfsr_state[26])), (~(soc_sdram_generator_addr_gen_lfsr_state[22] ^ soc_sdram_generator_addr_gen_lfsr_state[25])), (~(soc_sdram_generator_addr_gen_lfsr_state[21] ^ soc_sdram_generator_addr_gen_lfsr_state[24])), (~(soc_sdram_generator_addr_gen_lfsr_state[20] ^ soc_sdram_generator_addr_gen_lfsr_state[23])), (~(soc_sdram_generator_addr_gen_lfsr_state[19] ^ soc_sdram_generator_addr_gen_lfsr_state[22])), (~(soc_sdram_generator_addr_gen_lfsr_state[18] ^ soc_sdram_generator_addr_gen_lfsr_state[21])), (~(soc_sdram_generator_addr_gen_lfsr_state[17] ^ soc_sdram_generator_addr_gen_lfsr_state[20])), (~(soc_sdram_generator_addr_gen_lfsr_state[16] ^ soc_sdram_generator_addr_gen_lfsr_state[19])), (~(soc_sdram_generator_addr_gen_lfsr_state[15] ^ soc_sdram_generator_addr_gen_lfsr_state[18])), (~(soc_sdram_generator_addr_gen_lfsr_state[14] ^ soc_sdram_generator_addr_gen_lfsr_state[17])), (~(soc_sdram_generator_addr_gen_lfsr_state[13] ^ soc_sdram_generator_addr_gen_lfsr_state[16])), (~(soc_sdram_generator_addr_gen_lfsr_state[12] ^ soc_sdram_generator_addr_gen_lfsr_state[15])), (~(soc_sdram_generator_addr_gen_lfsr_state[11] ^ soc_sdram_generator_addr_gen_lfsr_state[14])), (~(soc_sdram_generator_addr_gen_lfsr_state[10] ^ soc_sdram_generator_addr_gen_lfsr_state[13])), (~(soc_sdram_generator_addr_gen_lfsr_state[9] ^ soc_sdram_generator_addr_gen_lfsr_state[12])), (~(soc_sdram_generator_addr_gen_lfsr_state[8] ^ soc_sdram_generator_addr_gen_lfsr_state[11])), (~(soc_sdram_generator_addr_gen_lfsr_state[7] ^ soc_sdram_generator_addr_gen_lfsr_state[10])), (~(soc_sdram_generator_addr_gen_lfsr_state[6] ^ soc_sdram_generator_addr_gen_lfsr_state[9])), (~(soc_sdram_generator_addr_gen_lfsr_state[5] ^ soc_sdram_generator_addr_gen_lfsr_state[8])), (~(soc_sdram_generator_addr_gen_lfsr_state[4] ^ soc_sdram_generator_addr_gen_lfsr_state[7])), (~(soc_sdram_generator_addr_gen_lfsr_state[3] ^ soc_sdram_generator_addr_gen_lfsr_state[6])), (~(soc_sdram_generator_addr_gen_lfsr_state[2] ^ soc_sdram_generator_addr_gen_lfsr_state[5])), (~(soc_sdram_generator_addr_gen_lfsr_state[1] ^ soc_sdram_generator_addr_gen_lfsr_state[4])), (~(soc_sdram_generator_addr_gen_lfsr_state[0] ^ soc_sdram_generator_addr_gen_lfsr_state[3])), (~((~(soc_sdram_generator_addr_gen_lfsr_state[27] ^ soc_sdram_generator_addr_gen_lfsr_state[30])) ^ soc_sdram_generator_addr_gen_lfsr_state[2])), (~((~(soc_sdram_generator_addr_gen_lfsr_state[26] ^ soc_sdram_generator_addr_gen_lfsr_state[29])) ^ soc_sdram_generator_addr_gen_lfsr_state[1])), (~((~(soc_sdram_generator_addr_gen_lfsr_state[25] ^ soc_sdram_generator_addr_gen_lfsr_state[28])) ^ soc_sdram_generator_addr_gen_lfsr_state[0]))};
        soc_sdram_generator_addr_gen_count_o <= (soc_sdram_generator_addr_gen_count_o + 1'd1);
    end
    if (((soc_sdram_generator_fifo_syncfifo_we & soc_sdram_generator_fifo_syncfifo_writable) & (~soc_sdram_generator_fifo_replace))) begin
        soc_sdram_generator_fifo_produce <= (soc_sdram_generator_fifo_produce + 1'd1);
    end
    if (soc_sdram_generator_fifo_do_read) begin
        soc_sdram_generator_fifo_consume <= (soc_sdram_generator_fifo_consume + 1'd1);
    end
    if (((soc_sdram_generator_fifo_syncfifo_we & soc_sdram_generator_fifo_syncfifo_writable) & (~soc_sdram_generator_fifo_replace))) begin
        if ((~soc_sdram_generator_fifo_do_read)) begin
            soc_sdram_generator_fifo_level <= (soc_sdram_generator_fifo_level + 1'd1);
        end
    end else begin
        if (soc_sdram_generator_fifo_do_read) begin
            soc_sdram_generator_fifo_level <= (soc_sdram_generator_fifo_level - 1'd1);
        end
    end
    soc_litedrambistgenerator_state <= soc_litedrambistgenerator_next_state;
    if (soc_sdram_generator_cmd_counter_litedrambistgenerator_next_value_ce0) begin
        soc_sdram_generator_cmd_counter <= soc_sdram_generator_cmd_counter_litedrambistgenerator_next_value0;
    end
    if (soc_sdram_generator_ticks_litedrambistgenerator_next_value_ce1) begin
        soc_sdram_generator_ticks <= soc_sdram_generator_ticks_litedrambistgenerator_next_value1;
    end
    if (soc_sdram_generator_reset) begin
        soc_sdram_generator_ticks <= 32'd0;
        soc_sdram_generator_data_gen_lfsr_state <= 31'd0;
        soc_sdram_generator_data_gen_count_o <= 31'd0;
        soc_sdram_generator_addr_gen_lfsr_state <= 31'd0;
        soc_sdram_generator_addr_gen_count_o <= 31'd0;
        soc_sdram_generator_fifo_level <= 5'd0;
        soc_sdram_generator_fifo_produce <= 4'd0;
        soc_sdram_generator_fifo_consume <= 4'd0;
        soc_litedrambistgenerator_state <= 3'd0;
    end
    if (soc_sdram_checker_data_gen_ce) begin
        soc_sdram_checker_data_gen_lfsr_state <= {(~(soc_sdram_checker_data_gen_lfsr_state[27] ^ soc_sdram_checker_data_gen_lfsr_state[30])), (~(soc_sdram_checker_data_gen_lfsr_state[26] ^ soc_sdram_checker_data_gen_lfsr_state[29])), (~(soc_sdram_checker_data_gen_lfsr_state[25] ^ soc_sdram_checker_data_gen_lfsr_state[28])), (~(soc_sdram_checker_data_gen_lfsr_state[24] ^ soc_sdram_checker_data_gen_lfsr_state[27])), (~(soc_sdram_checker_data_gen_lfsr_state[23] ^ soc_sdram_checker_data_gen_lfsr_state[26])), (~(soc_sdram_checker_data_gen_lfsr_state[22] ^ soc_sdram_checker_data_gen_lfsr_state[25])), (~(soc_sdram_checker_data_gen_lfsr_state[21] ^ soc_sdram_checker_data_gen_lfsr_state[24])), (~(soc_sdram_checker_data_gen_lfsr_state[20] ^ soc_sdram_checker_data_gen_lfsr_state[23])), (~(soc_sdram_checker_data_gen_lfsr_state[19] ^ soc_sdram_checker_data_gen_lfsr_state[22])), (~(soc_sdram_checker_data_gen_lfsr_state[18] ^ soc_sdram_checker_data_gen_lfsr_state[21])), (~(soc_sdram_checker_data_gen_lfsr_state[17] ^ soc_sdram_checker_data_gen_lfsr_state[20])), (~(soc_sdram_checker_data_gen_lfsr_state[16] ^ soc_sdram_checker_data_gen_lfsr_state[19])), (~(soc_sdram_checker_data_gen_lfsr_state[15] ^ soc_sdram_checker_data_gen_lfsr_state[18])), (~(soc_sdram_checker_data_gen_lfsr_state[14] ^ soc_sdram_checker_data_gen_lfsr_state[17])), (~(soc_sdram_checker_data_gen_lfsr_state[13] ^ soc_sdram_checker_data_gen_lfsr_state[16])), (~(soc_sdram_checker_data_gen_lfsr_state[12] ^ soc_sdram_checker_data_gen_lfsr_state[15])), (~(soc_sdram_checker_data_gen_lfsr_state[11] ^ soc_sdram_checker_data_gen_lfsr_state[14])), (~(soc_sdram_checker_data_gen_lfsr_state[10] ^ soc_sdram_checker_data_gen_lfsr_state[13])), (~(soc_sdram_checker_data_gen_lfsr_state[9] ^ soc_sdram_checker_data_gen_lfsr_state[12])), (~(soc_sdram_checker_data_gen_lfsr_state[8] ^ soc_sdram_checker_data_gen_lfsr_state[11])), (~(soc_sdram_checker_data_gen_lfsr_state[7] ^ soc_sdram_checker_data_gen_lfsr_state[10])), (~(soc_sdram_checker_data_gen_lfsr_state[6] ^ soc_sdram_checker_data_gen_lfsr_state[9])), (~(soc_sdram_checker_data_gen_lfsr_state[5] ^ soc_sdram_checker_data_gen_lfsr_state[8])), (~(soc_sdram_checker_data_gen_lfsr_state[4] ^ soc_sdram_checker_data_gen_lfsr_state[7])), (~(soc_sdram_checker_data_gen_lfsr_state[3] ^ soc_sdram_checker_data_gen_lfsr_state[6])), (~(soc_sdram_checker_data_gen_lfsr_state[2] ^ soc_sdram_checker_data_gen_lfsr_state[5])), (~(soc_sdram_checker_data_gen_lfsr_state[1] ^ soc_sdram_checker_data_gen_lfsr_state[4])), (~(soc_sdram_checker_data_gen_lfsr_state[0] ^ soc_sdram_checker_data_gen_lfsr_state[3])), (~((~(soc_sdram_checker_data_gen_lfsr_state[27] ^ soc_sdram_checker_data_gen_lfsr_state[30])) ^ soc_sdram_checker_data_gen_lfsr_state[2])), (~((~(soc_sdram_checker_data_gen_lfsr_state[26] ^ soc_sdram_checker_data_gen_lfsr_state[29])) ^ soc_sdram_checker_data_gen_lfsr_state[1])), (~((~(soc_sdram_checker_data_gen_lfsr_state[25] ^ soc_sdram_checker_data_gen_lfsr_state[28])) ^ soc_sdram_checker_data_gen_lfsr_state[0]))};
        soc_sdram_checker_data_gen_count_o <= (soc_sdram_checker_data_gen_count_o + 1'd1);
    end
    if (soc_sdram_checker_addr_gen_ce) begin
        soc_sdram_checker_addr_gen_lfsr_state <= {(~(soc_sdram_checker_addr_gen_lfsr_state[27] ^ soc_sdram_checker_addr_gen_lfsr_state[30])), (~(soc_sdram_checker_addr_gen_lfsr_state[26] ^ soc_sdram_checker_addr_gen_lfsr_state[29])), (~(soc_sdram_checker_addr_gen_lfsr_state[25] ^ soc_sdram_checker_addr_gen_lfsr_state[28])), (~(soc_sdram_checker_addr_gen_lfsr_state[24] ^ soc_sdram_checker_addr_gen_lfsr_state[27])), (~(soc_sdram_checker_addr_gen_lfsr_state[23] ^ soc_sdram_checker_addr_gen_lfsr_state[26])), (~(soc_sdram_checker_addr_gen_lfsr_state[22] ^ soc_sdram_checker_addr_gen_lfsr_state[25])), (~(soc_sdram_checker_addr_gen_lfsr_state[21] ^ soc_sdram_checker_addr_gen_lfsr_state[24])), (~(soc_sdram_checker_addr_gen_lfsr_state[20] ^ soc_sdram_checker_addr_gen_lfsr_state[23])), (~(soc_sdram_checker_addr_gen_lfsr_state[19] ^ soc_sdram_checker_addr_gen_lfsr_state[22])), (~(soc_sdram_checker_addr_gen_lfsr_state[18] ^ soc_sdram_checker_addr_gen_lfsr_state[21])), (~(soc_sdram_checker_addr_gen_lfsr_state[17] ^ soc_sdram_checker_addr_gen_lfsr_state[20])), (~(soc_sdram_checker_addr_gen_lfsr_state[16] ^ soc_sdram_checker_addr_gen_lfsr_state[19])), (~(soc_sdram_checker_addr_gen_lfsr_state[15] ^ soc_sdram_checker_addr_gen_lfsr_state[18])), (~(soc_sdram_checker_addr_gen_lfsr_state[14] ^ soc_sdram_checker_addr_gen_lfsr_state[17])), (~(soc_sdram_checker_addr_gen_lfsr_state[13] ^ soc_sdram_checker_addr_gen_lfsr_state[16])), (~(soc_sdram_checker_addr_gen_lfsr_state[12] ^ soc_sdram_checker_addr_gen_lfsr_state[15])), (~(soc_sdram_checker_addr_gen_lfsr_state[11] ^ soc_sdram_checker_addr_gen_lfsr_state[14])), (~(soc_sdram_checker_addr_gen_lfsr_state[10] ^ soc_sdram_checker_addr_gen_lfsr_state[13])), (~(soc_sdram_checker_addr_gen_lfsr_state[9] ^ soc_sdram_checker_addr_gen_lfsr_state[12])), (~(soc_sdram_checker_addr_gen_lfsr_state[8] ^ soc_sdram_checker_addr_gen_lfsr_state[11])), (~(soc_sdram_checker_addr_gen_lfsr_state[7] ^ soc_sdram_checker_addr_gen_lfsr_state[10])), (~(soc_sdram_checker_addr_gen_lfsr_state[6] ^ soc_sdram_checker_addr_gen_lfsr_state[9])), (~(soc_sdram_checker_addr_gen_lfsr_state[5] ^ soc_sdram_checker_addr_gen_lfsr_state[8])), (~(soc_sdram_checker_addr_gen_lfsr_state[4] ^ soc_sdram_checker_addr_gen_lfsr_state[7])), (~(soc_sdram_checker_addr_gen_lfsr_state[3] ^ soc_sdram_checker_addr_gen_lfsr_state[6])), (~(soc_sdram_checker_addr_gen_lfsr_state[2] ^ soc_sdram_checker_addr_gen_lfsr_state[5])), (~(soc_sdram_checker_addr_gen_lfsr_state[1] ^ soc_sdram_checker_addr_gen_lfsr_state[4])), (~(soc_sdram_checker_addr_gen_lfsr_state[0] ^ soc_sdram_checker_addr_gen_lfsr_state[3])), (~((~(soc_sdram_checker_addr_gen_lfsr_state[27] ^ soc_sdram_checker_addr_gen_lfsr_state[30])) ^ soc_sdram_checker_addr_gen_lfsr_state[2])), (~((~(soc_sdram_checker_addr_gen_lfsr_state[26] ^ soc_sdram_checker_addr_gen_lfsr_state[29])) ^ soc_sdram_checker_addr_gen_lfsr_state[1])), (~((~(soc_sdram_checker_addr_gen_lfsr_state[25] ^ soc_sdram_checker_addr_gen_lfsr_state[28])) ^ soc_sdram_checker_addr_gen_lfsr_state[0]))};
        soc_sdram_checker_addr_gen_count_o <= (soc_sdram_checker_addr_gen_count_o + 1'd1);
    end
    if (soc_sdram_checker_request_issued) begin
        if ((~soc_sdram_checker_data_dequeued)) begin
            soc_sdram_checker_rsv_level <= (soc_sdram_checker_rsv_level + 1'd1);
        end
    end else begin
        if (soc_sdram_checker_data_dequeued) begin
            soc_sdram_checker_rsv_level <= (soc_sdram_checker_rsv_level - 1'd1);
        end
    end
    if (((soc_sdram_checker_fifo_syncfifo_we & soc_sdram_checker_fifo_syncfifo_writable) & (~soc_sdram_checker_fifo_replace))) begin
        soc_sdram_checker_fifo_produce <= (soc_sdram_checker_fifo_produce + 1'd1);
    end
    if (soc_sdram_checker_fifo_do_read) begin
        soc_sdram_checker_fifo_consume <= (soc_sdram_checker_fifo_consume + 1'd1);
    end
    if (((soc_sdram_checker_fifo_syncfifo_we & soc_sdram_checker_fifo_syncfifo_writable) & (~soc_sdram_checker_fifo_replace))) begin
        if ((~soc_sdram_checker_fifo_do_read)) begin
            soc_sdram_checker_fifo_level <= (soc_sdram_checker_fifo_level + 1'd1);
        end
    end else begin
        if (soc_sdram_checker_fifo_do_read) begin
            soc_sdram_checker_fifo_level <= (soc_sdram_checker_fifo_level - 1'd1);
        end
    end
    soc_fsm0_state0 <= soc_fsm0_next_state0;
    if (soc_sdram_checker_cmd_counter_fsm0_next_value_ce0) begin
        soc_sdram_checker_cmd_counter <= soc_sdram_checker_cmd_counter_fsm0_next_value0;
    end
    soc_fsm1_state0 <= soc_fsm1_next_state0;
    if (soc_sdram_checker_data_counter_fsm1_next_value_ce0) begin
        soc_sdram_checker_data_counter <= soc_sdram_checker_data_counter_fsm1_next_value0;
    end
    if (soc_sdram_checker_errors_fsm1_next_value_ce1) begin
        soc_sdram_checker_errors <= soc_sdram_checker_errors_fsm1_next_value1;
    end
    if (soc_sdram_checker_ticks_fsm1_next_value_ce2) begin
        soc_sdram_checker_ticks <= soc_sdram_checker_ticks_fsm1_next_value2;
    end
    if (soc_sdram_checker_reset) begin
        soc_sdram_checker_ticks <= 32'd0;
        soc_sdram_checker_errors <= 32'd0;
        soc_sdram_checker_data_gen_lfsr_state <= 31'd0;
        soc_sdram_checker_data_gen_count_o <= 31'd0;
        soc_sdram_checker_addr_gen_lfsr_state <= 31'd0;
        soc_sdram_checker_addr_gen_count_o <= 31'd0;
        soc_sdram_checker_rsv_level <= 5'd0;
        soc_sdram_checker_fifo_level <= 5'd0;
        soc_sdram_checker_fifo_produce <= 4'd0;
        soc_sdram_checker_fifo_consume <= 4'd0;
        soc_fsm0_state0 <= 2'd0;
        soc_fsm1_state0 <= 2'd0;
    end
    soc_adr_offset_r <= soc_wb_sdram_adr[3:0];
    soc_fullmemorywe_state <= soc_fullmemorywe_next_state;
    soc_litedramwishbone2native_state <= soc_litedramwishbone2native_next_state;
    if (soc_aborted_litedramwishbone2native_next_value_ce) begin
        soc_aborted <= soc_aborted_litedramwishbone2native_next_value;
    end
    soc_uartbone_tx_cdc_cdc_graycounter0_q_binary <= soc_uartbone_tx_cdc_cdc_graycounter0_q_next_binary;
    soc_uartbone_tx_cdc_cdc_graycounter0_q <= soc_uartbone_tx_cdc_cdc_graycounter0_q_next;
    soc_uartbone_rx_cdc_cdc_graycounter1_q_binary <= soc_uartbone_rx_cdc_cdc_graycounter1_q_next_binary;
    soc_uartbone_rx_cdc_cdc_graycounter1_q <= soc_uartbone_rx_cdc_cdc_graycounter1_q_next;
    soc_uartbone_state <= soc_uartbone_next_state;
    if (soc_uartbone_data_bytes_count_uartbone_next_value_ce0) begin
        soc_uartbone_data_bytes_count <= soc_uartbone_data_bytes_count_uartbone_next_value0;
    end
    if (soc_uartbone_addr_bytes_count_uartbone_next_value_ce1) begin
        soc_uartbone_addr_bytes_count <= soc_uartbone_addr_bytes_count_uartbone_next_value1;
    end
    if (soc_uartbone_words_count_uartbone_next_value_ce2) begin
        soc_uartbone_words_count <= soc_uartbone_words_count_uartbone_next_value2;
    end
    if (soc_uartbone_cmd_uartbone_next_value_ce3) begin
        soc_uartbone_cmd <= soc_uartbone_cmd_uartbone_next_value3;
    end
    if (soc_uartbone_length_uartbone_next_value_ce4) begin
        soc_uartbone_length <= soc_uartbone_length_uartbone_next_value4;
    end
    if (soc_uartbone_address_uartbone_next_value_ce5) begin
        soc_uartbone_address <= soc_uartbone_address_uartbone_next_value5;
    end
    if (soc_uartbone_incr_uartbone_next_value_ce6) begin
        soc_uartbone_incr <= soc_uartbone_incr_uartbone_next_value6;
    end
    if (soc_uartbone_data_uartbone_next_value_ce7) begin
        soc_uartbone_data <= soc_uartbone_data_uartbone_next_value7;
    end
    if (soc_uartbone_reset) begin
        soc_uartbone_incr <= 1'd0;
        soc_uartbone_state <= 3'd0;
    end
    if (soc_uartbone_wait) begin
        if ((~soc_uartbone_done)) begin
            soc_uartbone_count <= (soc_uartbone_count - 1'd1);
        end
    end else begin
        soc_uartbone_count <= 24'd12500000;
    end
    if (rowhammer_dma_request_issued) begin
        if ((~rowhammer_dma_data_dequeued)) begin
            rowhammer_dma_rsv_level <= (rowhammer_dma_rsv_level + 1'd1);
        end
    end else begin
        if (rowhammer_dma_data_dequeued) begin
            rowhammer_dma_rsv_level <= (rowhammer_dma_rsv_level - 1'd1);
        end
    end
    if (((rowhammer_dma_fifo_syncfifo_we & rowhammer_dma_fifo_syncfifo_writable) & (~rowhammer_dma_fifo_replace))) begin
        rowhammer_dma_fifo_produce <= (rowhammer_dma_fifo_produce + 1'd1);
    end
    if (rowhammer_dma_fifo_do_read) begin
        rowhammer_dma_fifo_consume <= (rowhammer_dma_fifo_consume + 1'd1);
    end
    if (((rowhammer_dma_fifo_syncfifo_we & rowhammer_dma_fifo_syncfifo_writable) & (~rowhammer_dma_fifo_replace))) begin
        if ((~rowhammer_dma_fifo_do_read)) begin
            rowhammer_dma_fifo_level <= (rowhammer_dma_fifo_level + 1'd1);
        end
    end else begin
        if (rowhammer_dma_fifo_do_read) begin
            rowhammer_dma_fifo_level <= (rowhammer_dma_fifo_level - 1'd1);
        end
    end
    if (rowhammer_enabled_storage) begin
        if ((rowhammer_dma_sink_sink_valid & rowhammer_dma_sink_sink_ready)) begin
            rowhammer_counter <= (rowhammer_counter + 1'd1);
        end
    end else begin
        if (rowhammer_count_we) begin
            rowhammer_counter <= 1'd0;
        end
    end
    soc_interface1_ack <= 1'd0;
    if (((soc_interface1_cyc & soc_interface1_stb) & ((~soc_interface1_ack) | soc_sram0_adr_burst))) begin
        soc_interface1_ack <= 1'd1;
    end
    soc_interface2_ack <= 1'd0;
    if (((soc_interface2_cyc & soc_interface2_stb) & ((~soc_interface2_ack) | soc_sram1_adr_burst))) begin
        soc_interface2_ack <= 1'd1;
    end
    if (((writer_fifo_syncfifo_we & writer_fifo_syncfifo_writable) & (~writer_fifo_replace))) begin
        writer_fifo_produce <= (writer_fifo_produce + 1'd1);
    end
    if (writer_fifo_do_read) begin
        writer_fifo_consume <= (writer_fifo_consume + 1'd1);
    end
    if (((writer_fifo_syncfifo_we & writer_fifo_syncfifo_writable) & (~writer_fifo_replace))) begin
        if ((~writer_fifo_do_read)) begin
            writer_fifo_level <= (writer_fifo_level + 1'd1);
        end
    end else begin
        if (writer_fifo_do_read) begin
            writer_fifo_level <= (writer_fifo_level - 1'd1);
        end
    end
    soc_writer_state <= soc_writer_next_state;
    if (writer_cmd_counter_writer_next_value_ce) begin
        writer_cmd_counter <= writer_cmd_counter_writer_next_value;
    end
    if (reader_request_issued) begin
        if ((~reader_data_dequeued)) begin
            reader_rsv_level <= (reader_rsv_level + 1'd1);
        end
    end else begin
        if (reader_data_dequeued) begin
            reader_rsv_level <= (reader_rsv_level - 1'd1);
        end
    end
    if (((reader_fifo_syncfifo_we & reader_fifo_syncfifo_writable) & (~reader_fifo_replace))) begin
        reader_fifo_produce <= (reader_fifo_produce + 1'd1);
    end
    if (reader_fifo_do_read) begin
        reader_fifo_consume <= (reader_fifo_consume + 1'd1);
    end
    if (((reader_fifo_syncfifo_we & reader_fifo_syncfifo_writable) & (~reader_fifo_replace))) begin
        if ((~reader_fifo_do_read)) begin
            reader_fifo_level <= (reader_fifo_level + 1'd1);
        end
    end else begin
        if (reader_fifo_do_read) begin
            reader_fifo_level <= (reader_fifo_level - 1'd1);
        end
    end
    if (((reader_address_fifo_syncfifo_we & reader_address_fifo_syncfifo_writable) & (~reader_address_fifo_replace))) begin
        reader_address_fifo_produce <= (reader_address_fifo_produce + 1'd1);
    end
    if (reader_address_fifo_do_read) begin
        reader_address_fifo_consume <= (reader_address_fifo_consume + 1'd1);
    end
    if (((reader_address_fifo_syncfifo_we & reader_address_fifo_syncfifo_writable) & (~reader_address_fifo_replace))) begin
        if ((~reader_address_fifo_do_read)) begin
            reader_address_fifo_level <= (reader_address_fifo_level + 1'd1);
        end
    end else begin
        if (reader_address_fifo_do_read) begin
            reader_address_fifo_level <= (reader_address_fifo_level - 1'd1);
        end
    end
    soc_fsm0_state1 <= soc_fsm0_next_state1;
    if (reader_counter_addr_fsm0_next_value_ce1) begin
        reader_counter_addr <= reader_counter_addr_fsm0_next_value1;
    end
    if (reader_address_fifo_sink_payload_address_fsm0_next_value_ce2) begin
        reader_address_fifo_sink_payload_address <= reader_address_fifo_sink_payload_address_fsm0_next_value2;
    end
    if (((reader_error_fifo_syncfifo_we & reader_error_fifo_syncfifo_writable) & (~reader_error_fifo_replace))) begin
        reader_error_fifo_produce <= (reader_error_fifo_produce + 1'd1);
    end
    if (reader_error_fifo_do_read) begin
        reader_error_fifo_consume <= (reader_error_fifo_consume + 1'd1);
    end
    if (((reader_error_fifo_syncfifo_we & reader_error_fifo_syncfifo_writable) & (~reader_error_fifo_replace))) begin
        if ((~reader_error_fifo_do_read)) begin
            reader_error_fifo_level <= (reader_error_fifo_level + 1'd1);
        end
    end else begin
        if (reader_error_fifo_do_read) begin
            reader_error_fifo_level <= (reader_error_fifo_level - 1'd1);
        end
    end
    soc_fsm1_state1 <= soc_fsm1_next_state1;
    if (reader_counter_gen_fsm1_next_value_ce3) begin
        reader_counter_gen <= reader_counter_gen_fsm1_next_value3;
    end
    if (reader_error_count_fsm1_next_value_ce4) begin
        reader_error_count <= reader_error_count_fsm1_next_value4;
    end
    if (reader_error_fifo_sink_payload_offset_fsm1_next_value_ce5) begin
        reader_error_fifo_sink_payload_offset <= reader_error_fifo_sink_payload_offset_fsm1_next_value5;
    end
    if (reader_error_fifo_sink_payload_data_fsm1_next_value_ce6) begin
        reader_error_fifo_sink_payload_data <= reader_error_fifo_sink_payload_data_fsm1_next_value6;
    end
    if (reader_error_fifo_sink_payload_expected_fsm1_next_value_ce7) begin
        reader_error_fifo_sink_payload_expected <= reader_error_fifo_sink_payload_expected_fsm1_next_value7;
    end
    soc_interface3_ack <= 1'd0;
    if (((soc_interface3_cyc & soc_interface3_stb) & ((~soc_interface3_ack) | soc_sram2_adr_burst))) begin
        soc_interface3_ack <= 1'd1;
    end
    soc_interface4_ack <= 1'd0;
    if (((soc_interface4_cyc & soc_interface4_stb) & ((~soc_interface4_ack) | soc_sram3_adr_burst))) begin
        soc_interface4_ack <= 1'd1;
    end
    mc_ongoing_d <= mc_ongoing_is_ongoing;
    if (((mc_ongoing_d & pe_ongoing_is_ongoing) | refresh_update_re)) begin
        refresh_count_status <= dfi_switch_counter;
    end
    if (dfi_switch_refresh) begin
        dfi_switch_counter <= (dfi_switch_counter + 1'd1);
    end
    soc_dfiswitch_state <= soc_dfiswitch_next_state;
    payload_executor_scratchpad_adr <= payload_executor_scratchpad_counter;
    payload_executor_scratchpad_dat_w <= {soc_sdram_ext_dfi_p3_rddata, soc_sdram_ext_dfi_p2_rddata, soc_sdram_ext_dfi_p1_rddata, soc_sdram_ext_dfi_p0_rddata};
    payload_executor_scratchpad_we <= (((soc_sdram_ext_dfi_p0_rddata_valid | soc_sdram_ext_dfi_p1_rddata_valid) | soc_sdram_ext_dfi_p2_rddata_valid) | soc_sdram_ext_dfi_p3_rddata_valid);
    if (payload_executor_scratchpad_we) begin
        if ((payload_executor_scratchpad_counter == 4'd15)) begin
            payload_executor_scratchpad_overflow <= 1'd1;
            payload_executor_scratchpad_counter <= 1'd0;
        end else begin
            payload_executor_scratchpad_counter <= (payload_executor_scratchpad_counter + 1'd1);
        end
    end
    if (payload_executor_scratchpad_reset) begin
        payload_executor_scratchpad_counter <= 4'd0;
        payload_executor_scratchpad_overflow <= 1'd0;
        payload_executor_scratchpad_adr <= 4'd0;
        payload_executor_scratchpad_we <= 1'd0;
        payload_executor_scratchpad_dat_w <= 512'd0;
    end
    soc_payloadexecutor_state <= soc_payloadexecutor_next_state;
    if (payload_executor_program_counter_t_next_value_ce0) begin
        payload_executor_program_counter <= payload_executor_program_counter_t_next_value0;
    end
    if (payload_executor_loop_counter_t_next_value_ce1) begin
        payload_executor_loop_counter <= payload_executor_loop_counter_t_next_value1;
    end
    if (payload_executor_idle_counter_f_next_value_ce) begin
        payload_executor_idle_counter <= payload_executor_idle_counter_f_next_value;
    end
    if (((~axi2axilite_pipe_valid_source_valid) | axi2axilite_pipe_valid_source_ready)) begin
        axi2axilite_pipe_valid_source_valid <= axi2axilite_pipe_valid_sink_valid;
        axi2axilite_pipe_valid_source_first <= axi2axilite_pipe_valid_sink_first;
        axi2axilite_pipe_valid_source_last <= axi2axilite_pipe_valid_sink_last;
        axi2axilite_pipe_valid_source_payload_addr <= axi2axilite_pipe_valid_sink_payload_addr;
        axi2axilite_pipe_valid_source_payload_burst <= axi2axilite_pipe_valid_sink_payload_burst;
        axi2axilite_pipe_valid_source_payload_len <= axi2axilite_pipe_valid_sink_payload_len;
        axi2axilite_pipe_valid_source_payload_size <= axi2axilite_pipe_valid_sink_payload_size;
        axi2axilite_pipe_valid_source_payload_lock <= axi2axilite_pipe_valid_sink_payload_lock;
        axi2axilite_pipe_valid_source_payload_prot <= axi2axilite_pipe_valid_sink_payload_prot;
        axi2axilite_pipe_valid_source_payload_cache <= axi2axilite_pipe_valid_sink_payload_cache;
        axi2axilite_pipe_valid_source_payload_qos <= axi2axilite_pipe_valid_sink_payload_qos;
        axi2axilite_pipe_valid_source_payload_region <= axi2axilite_pipe_valid_sink_payload_region;
        axi2axilite_pipe_valid_source_param_id <= axi2axilite_pipe_valid_sink_param_id;
        axi2axilite_pipe_valid_source_param_dest <= axi2axilite_pipe_valid_sink_param_dest;
        axi2axilite_pipe_valid_source_param_user <= axi2axilite_pipe_valid_sink_param_user;
    end
    if ((axi2axilite_ax_beat_valid & axi2axilite_ax_beat_ready)) begin
        if (axi2axilite_ax_beat_last) begin
            axi2axilite_beat_count <= 1'd0;
            axi2axilite_beat_offset <= 1'd0;
        end else begin
            axi2axilite_beat_count <= (axi2axilite_beat_count + 1'd1);
            if ((((axi2axilite_source_source_payload_burst == 1'd1) & 1'd1) | ((axi2axilite_source_source_payload_burst == 2'd2) & 1'd1))) begin
                axi2axilite_beat_offset <= (axi2axilite_beat_offset + $signed({1'd0, axi2axilite_beat_size}));
            end
        end
        if (((axi2axilite_source_source_payload_burst == 2'd2) & 1'd1)) begin
            if (((axi2axilite_ax_beat_payload_addr & axi2axilite_beat_wrap) == axi2axilite_beat_wrap)) begin
                axi2axilite_beat_offset <= (axi2axilite_beat_offset - $signed({1'd0, axi2axilite_beat_wrap}));
            end
        end
    end
    soc_axi2axilite_state <= soc_axi2axilite_next_state;
    if (axi2axilite_cmd_done_axi2axilite_next_value_ce0) begin
        axi2axilite_cmd_done <= axi2axilite_cmd_done_axi2axilite_next_value0;
    end
    if (axi2axilite_last_ar_aw_n_axi2axilite_next_value_ce1) begin
        axi2axilite_last_ar_aw_n <= axi2axilite_last_ar_aw_n_axi2axilite_next_value1;
    end
    soc_axilite2wishbone_state <= soc_axilite2wishbone_next_state;
    if (axilite2wishbone_last_ar_aw_n_axilite2wishbone_next_value_ce0) begin
        axilite2wishbone_last_ar_aw_n <= axilite2wishbone_last_ar_aw_n_axilite2wishbone_next_value0;
    end
    if (axilite2wishbone_data_axilite2wishbone_next_value_ce1) begin
        axilite2wishbone_data <= axilite2wishbone_data_axilite2wishbone_next_value1;
    end
    soc_wishbone2csr_state <= soc_wishbone2csr_next_state;
    if (soc_dat_w_wishbone2csr_next_value_ce0) begin
        soc_dat_w <= soc_dat_w_wishbone2csr_next_value0;
    end
    if (soc_adr_wishbone2csr_next_value_ce1) begin
        soc_adr <= soc_adr_wishbone2csr_next_value1;
    end
    if (soc_we_wishbone2csr_next_value_ce2) begin
        soc_we <= soc_we_wishbone2csr_next_value2;
    end
    csr_bankarray_interface0_bank_bus_dat_r <= 1'd0;
    if (csr_bankarray_csrbank0_sel) begin
        case (csr_bankarray_interface0_bank_bus_adr[8:0])
            1'd0: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_refresh0_w;
            end
        endcase
    end
    if (csr_bankarray_csrbank0_refresh0_re) begin
        controller_settings_storage <= csr_bankarray_csrbank0_refresh0_r;
    end
    controller_settings_re <= csr_bankarray_csrbank0_refresh0_re;
    csr_bankarray_interface1_bank_bus_dat_r <= 1'd0;
    if (csr_bankarray_csrbank1_sel) begin
        case (csr_bankarray_interface1_bank_bus_adr[8:0])
            1'd0: begin
                csr_bankarray_interface1_bank_bus_dat_r <= csr_bankarray_csrbank1_reset0_w;
            end
            1'd1: begin
                csr_bankarray_interface1_bank_bus_dat_r <= csr_bankarray_csrbank1_scratch0_w;
            end
            2'd2: begin
                csr_bankarray_interface1_bank_bus_dat_r <= csr_bankarray_csrbank1_bus_errors_w;
            end
        endcase
    end
    csr_bankarray_interface2_bank_bus_dat_r <= 1'd0;
    if (csr_bankarray_csrbank2_sel) begin
        case (csr_bankarray_interface2_bank_bus_adr[8:0])
            1'd0: begin
                csr_bankarray_interface2_bank_bus_dat_r <= csr_bankarray_csrbank2_init_done0_w;
            end
            1'd1: begin
                csr_bankarray_interface2_bank_bus_dat_r <= csr_bankarray_csrbank2_init_error0_w;
            end
        endcase
    end
    if (csr_bankarray_csrbank2_init_done0_re) begin
        init_done_storage <= csr_bankarray_csrbank2_init_done0_r;
    end
    init_done_re <= csr_bankarray_csrbank2_init_done0_re;
    if (csr_bankarray_csrbank2_init_error0_re) begin
        init_error_storage <= csr_bankarray_csrbank2_init_error0_r;
    end
    init_error_re <= csr_bankarray_csrbank2_init_error0_re;
    csr_bankarray_interface3_bank_bus_dat_r <= 1'd0;
    if (csr_bankarray_csrbank3_sel) begin
        case (csr_bankarray_interface3_bank_bus_adr[8:0])
            1'd0: begin
                csr_bankarray_interface3_bank_bus_dat_r <= csr_bankarray_csrbank3_rst0_w;
            end
            1'd1: begin
                csr_bankarray_interface3_bank_bus_dat_r <= csr_bankarray_csrbank3_en_vtc0_w;
            end
            2'd2: begin
                csr_bankarray_interface3_bank_bus_dat_r <= csr_bankarray_csrbank3_half_sys8x_taps_w;
            end
            2'd3: begin
                csr_bankarray_interface3_bank_bus_dat_r <= csr_bankarray_csrbank3_wlevel_en0_w;
            end
            3'd4: begin
                csr_bankarray_interface3_bank_bus_dat_r <= uspddrphy_wlevel_strobe_w;
            end
            3'd5: begin
                csr_bankarray_interface3_bank_bus_dat_r <= uspddrphy_cdly_rst_w;
            end
            3'd6: begin
                csr_bankarray_interface3_bank_bus_dat_r <= uspddrphy_cdly_inc_w;
            end
            3'd7: begin
                csr_bankarray_interface3_bank_bus_dat_r <= csr_bankarray_csrbank3_cdly_value_w;
            end
            4'd8: begin
                csr_bankarray_interface3_bank_bus_dat_r <= csr_bankarray_csrbank3_dly_sel0_w;
            end
            4'd9: begin
                csr_bankarray_interface3_bank_bus_dat_r <= uspddrphy_rdly_dq_rst_w;
            end
            4'd10: begin
                csr_bankarray_interface3_bank_bus_dat_r <= uspddrphy_rdly_dq_inc_w;
            end
            4'd11: begin
                csr_bankarray_interface3_bank_bus_dat_r <= uspddrphy_rdly_dq_bitslip_rst_w;
            end
            4'd12: begin
                csr_bankarray_interface3_bank_bus_dat_r <= uspddrphy_rdly_dq_bitslip_w;
            end
            4'd13: begin
                csr_bankarray_interface3_bank_bus_dat_r <= uspddrphy_wdly_dq_rst_w;
            end
            4'd14: begin
                csr_bankarray_interface3_bank_bus_dat_r <= uspddrphy_wdly_dq_inc_w;
            end
            4'd15: begin
                csr_bankarray_interface3_bank_bus_dat_r <= uspddrphy_wdly_dqs_rst_w;
            end
            5'd16: begin
                csr_bankarray_interface3_bank_bus_dat_r <= uspddrphy_wdly_dqs_inc_w;
            end
            5'd17: begin
                csr_bankarray_interface3_bank_bus_dat_r <= csr_bankarray_csrbank3_wdly_dqs_inc_count_w;
            end
            5'd18: begin
                csr_bankarray_interface3_bank_bus_dat_r <= uspddrphy_wdly_dq_bitslip_rst_w;
            end
            5'd19: begin
                csr_bankarray_interface3_bank_bus_dat_r <= uspddrphy_wdly_dq_bitslip_w;
            end
            5'd20: begin
                csr_bankarray_interface3_bank_bus_dat_r <= csr_bankarray_csrbank3_rdphase0_w;
            end
            5'd21: begin
                csr_bankarray_interface3_bank_bus_dat_r <= csr_bankarray_csrbank3_wrphase0_w;
            end
        endcase
    end
    if (csr_bankarray_csrbank3_rst0_re) begin
        uspddrphy_rst_storage <= csr_bankarray_csrbank3_rst0_r;
    end
    uspddrphy_rst_re <= csr_bankarray_csrbank3_rst0_re;
    if (csr_bankarray_csrbank3_en_vtc0_re) begin
        uspddrphy_en_vtc_storage <= csr_bankarray_csrbank3_en_vtc0_r;
    end
    uspddrphy_en_vtc_re <= csr_bankarray_csrbank3_en_vtc0_re;
    uspddrphy_half_sys8x_taps_re <= csr_bankarray_csrbank3_half_sys8x_taps_re;
    if (csr_bankarray_csrbank3_wlevel_en0_re) begin
        uspddrphy_wlevel_en_storage <= csr_bankarray_csrbank3_wlevel_en0_r;
    end
    uspddrphy_wlevel_en_re <= csr_bankarray_csrbank3_wlevel_en0_re;
    uspddrphy_cdly_value_re <= csr_bankarray_csrbank3_cdly_value_re;
    if (csr_bankarray_csrbank3_dly_sel0_re) begin
        uspddrphy_dly_sel_storage[7:0] <= csr_bankarray_csrbank3_dly_sel0_r;
    end
    uspddrphy_dly_sel_re <= csr_bankarray_csrbank3_dly_sel0_re;
    uspddrphy_wdly_dqs_inc_count_re <= csr_bankarray_csrbank3_wdly_dqs_inc_count_re;
    if (csr_bankarray_csrbank3_rdphase0_re) begin
        uspddrphy_rdphase_storage[1:0] <= csr_bankarray_csrbank3_rdphase0_r;
    end
    uspddrphy_rdphase_re <= csr_bankarray_csrbank3_rdphase0_re;
    if (csr_bankarray_csrbank3_wrphase0_re) begin
        uspddrphy_wrphase_storage[1:0] <= csr_bankarray_csrbank3_wrphase0_r;
    end
    uspddrphy_wrphase_re <= csr_bankarray_csrbank3_wrphase0_re;
    csr_bankarray_interface4_bank_bus_dat_r <= 1'd0;
    if (csr_bankarray_csrbank4_sel) begin
        case (csr_bankarray_interface4_bank_bus_adr[8:0])
            1'd0: begin
                csr_bankarray_interface4_bank_bus_dat_r <= csr_bankarray_csrbank4_refresh_count_w;
            end
            1'd1: begin
                csr_bankarray_interface4_bank_bus_dat_r <= csr_bankarray_csrbank4_at_refresh0_w;
            end
            2'd2: begin
                csr_bankarray_interface4_bank_bus_dat_r <= refresh_update_w;
            end
        endcase
    end
    refresh_count_re <= csr_bankarray_csrbank4_refresh_count_re;
    if (csr_bankarray_csrbank4_at_refresh0_re) begin
        at_refresh_storage[31:0] <= csr_bankarray_csrbank4_at_refresh0_r;
    end
    at_refresh_re <= csr_bankarray_csrbank4_at_refresh0_re;
    csr_bankarray_interface5_bank_bus_dat_r <= 1'd0;
    if (csr_bankarray_csrbank5_sel) begin
        case (csr_bankarray_interface5_bank_bus_adr[8:0])
            1'd0: begin
                csr_bankarray_interface5_bank_bus_dat_r <= csr_bankarray_csrbank5_w0_w;
            end
            1'd1: begin
                csr_bankarray_interface5_bank_bus_dat_r <= csr_bankarray_csrbank5_r_w;
            end
        endcase
    end
    if (csr_bankarray_csrbank5_w0_re) begin
        _w_storage[2:0] <= csr_bankarray_csrbank5_w0_r;
    end
    _w_re <= csr_bankarray_csrbank5_w0_re;
    _r_re <= csr_bankarray_csrbank5_r_re;
    csr_bankarray_sel_r <= csr_bankarray_sel;
    csr_bankarray_interface6_bank_bus_dat_r <= 1'd0;
    if (csr_bankarray_csrbank6_sel) begin
        case (csr_bankarray_interface6_bank_bus_adr[8:0])
            1'd0: begin
                csr_bankarray_interface6_bank_bus_dat_r <= csr_bankarray_csrbank6_out0_w;
            end
        endcase
    end
    if (csr_bankarray_csrbank6_out0_re) begin
        leds_storage[3:0] <= csr_bankarray_csrbank6_out0_r;
    end
    leds_re <= csr_bankarray_csrbank6_out0_re;
    csr_bankarray_interface7_bank_bus_dat_r <= 1'd0;
    if (csr_bankarray_csrbank7_sel) begin
        case (csr_bankarray_interface7_bank_bus_adr[8:0])
            1'd0: begin
                csr_bankarray_interface7_bank_bus_dat_r <= payloadexecutor_start_w;
            end
            1'd1: begin
                csr_bankarray_interface7_bank_bus_dat_r <= csr_bankarray_csrbank7_status_w;
            end
            2'd2: begin
                csr_bankarray_interface7_bank_bus_dat_r <= csr_bankarray_csrbank7_read_count_w;
            end
        endcase
    end
    payloadexecutor_status_re <= csr_bankarray_csrbank7_status_re;
    payloadexecutor_read_count_re <= csr_bankarray_csrbank7_read_count_re;
    csr_bankarray_interface8_bank_bus_dat_r <= 1'd0;
    if (csr_bankarray_csrbank8_sel) begin
        case (csr_bankarray_interface8_bank_bus_adr[8:0])
            1'd0: begin
                csr_bankarray_interface8_bank_bus_dat_r <= reader_start_w;
            end
            1'd1: begin
                csr_bankarray_interface8_bank_bus_dat_r <= csr_bankarray_csrbank8_ready_w;
            end
            2'd2: begin
                csr_bankarray_interface8_bank_bus_dat_r <= csr_bankarray_csrbank8_count0_w;
            end
            2'd3: begin
                csr_bankarray_interface8_bank_bus_dat_r <= csr_bankarray_csrbank8_done_w;
            end
            3'd4: begin
                csr_bankarray_interface8_bank_bus_dat_r <= csr_bankarray_csrbank8_mem_mask0_w;
            end
            3'd5: begin
                csr_bankarray_interface8_bank_bus_dat_r <= csr_bankarray_csrbank8_data_mask0_w;
            end
            3'd6: begin
                csr_bankarray_interface8_bank_bus_dat_r <= csr_bankarray_csrbank8_inverter_divisor_mask0_w;
            end
            3'd7: begin
                csr_bankarray_interface8_bank_bus_dat_r <= csr_bankarray_csrbank8_inverter_selection_mask0_w;
            end
            4'd8: begin
                csr_bankarray_interface8_bank_bus_dat_r <= csr_bankarray_csrbank8_error_count_w;
            end
            4'd9: begin
                csr_bankarray_interface8_bank_bus_dat_r <= csr_bankarray_csrbank8_skip_fifo0_w;
            end
            4'd10: begin
                csr_bankarray_interface8_bank_bus_dat_r <= csr_bankarray_csrbank8_error_offset_w;
            end
            4'd11: begin
                csr_bankarray_interface8_bank_bus_dat_r <= csr_bankarray_csrbank8_error_data15_w;
            end
            4'd12: begin
                csr_bankarray_interface8_bank_bus_dat_r <= csr_bankarray_csrbank8_error_data14_w;
            end
            4'd13: begin
                csr_bankarray_interface8_bank_bus_dat_r <= csr_bankarray_csrbank8_error_data13_w;
            end
            4'd14: begin
                csr_bankarray_interface8_bank_bus_dat_r <= csr_bankarray_csrbank8_error_data12_w;
            end
            4'd15: begin
                csr_bankarray_interface8_bank_bus_dat_r <= csr_bankarray_csrbank8_error_data11_w;
            end
            5'd16: begin
                csr_bankarray_interface8_bank_bus_dat_r <= csr_bankarray_csrbank8_error_data10_w;
            end
            5'd17: begin
                csr_bankarray_interface8_bank_bus_dat_r <= csr_bankarray_csrbank8_error_data9_w;
            end
            5'd18: begin
                csr_bankarray_interface8_bank_bus_dat_r <= csr_bankarray_csrbank8_error_data8_w;
            end
            5'd19: begin
                csr_bankarray_interface8_bank_bus_dat_r <= csr_bankarray_csrbank8_error_data7_w;
            end
            5'd20: begin
                csr_bankarray_interface8_bank_bus_dat_r <= csr_bankarray_csrbank8_error_data6_w;
            end
            5'd21: begin
                csr_bankarray_interface8_bank_bus_dat_r <= csr_bankarray_csrbank8_error_data5_w;
            end
            5'd22: begin
                csr_bankarray_interface8_bank_bus_dat_r <= csr_bankarray_csrbank8_error_data4_w;
            end
            5'd23: begin
                csr_bankarray_interface8_bank_bus_dat_r <= csr_bankarray_csrbank8_error_data3_w;
            end
            5'd24: begin
                csr_bankarray_interface8_bank_bus_dat_r <= csr_bankarray_csrbank8_error_data2_w;
            end
            5'd25: begin
                csr_bankarray_interface8_bank_bus_dat_r <= csr_bankarray_csrbank8_error_data1_w;
            end
            5'd26: begin
                csr_bankarray_interface8_bank_bus_dat_r <= csr_bankarray_csrbank8_error_data0_w;
            end
            5'd27: begin
                csr_bankarray_interface8_bank_bus_dat_r <= csr_bankarray_csrbank8_error_expected15_w;
            end
            5'd28: begin
                csr_bankarray_interface8_bank_bus_dat_r <= csr_bankarray_csrbank8_error_expected14_w;
            end
            5'd29: begin
                csr_bankarray_interface8_bank_bus_dat_r <= csr_bankarray_csrbank8_error_expected13_w;
            end
            5'd30: begin
                csr_bankarray_interface8_bank_bus_dat_r <= csr_bankarray_csrbank8_error_expected12_w;
            end
            5'd31: begin
                csr_bankarray_interface8_bank_bus_dat_r <= csr_bankarray_csrbank8_error_expected11_w;
            end
            6'd32: begin
                csr_bankarray_interface8_bank_bus_dat_r <= csr_bankarray_csrbank8_error_expected10_w;
            end
            6'd33: begin
                csr_bankarray_interface8_bank_bus_dat_r <= csr_bankarray_csrbank8_error_expected9_w;
            end
            6'd34: begin
                csr_bankarray_interface8_bank_bus_dat_r <= csr_bankarray_csrbank8_error_expected8_w;
            end
            6'd35: begin
                csr_bankarray_interface8_bank_bus_dat_r <= csr_bankarray_csrbank8_error_expected7_w;
            end
            6'd36: begin
                csr_bankarray_interface8_bank_bus_dat_r <= csr_bankarray_csrbank8_error_expected6_w;
            end
            6'd37: begin
                csr_bankarray_interface8_bank_bus_dat_r <= csr_bankarray_csrbank8_error_expected5_w;
            end
            6'd38: begin
                csr_bankarray_interface8_bank_bus_dat_r <= csr_bankarray_csrbank8_error_expected4_w;
            end
            6'd39: begin
                csr_bankarray_interface8_bank_bus_dat_r <= csr_bankarray_csrbank8_error_expected3_w;
            end
            6'd40: begin
                csr_bankarray_interface8_bank_bus_dat_r <= csr_bankarray_csrbank8_error_expected2_w;
            end
            6'd41: begin
                csr_bankarray_interface8_bank_bus_dat_r <= csr_bankarray_csrbank8_error_expected1_w;
            end
            6'd42: begin
                csr_bankarray_interface8_bank_bus_dat_r <= csr_bankarray_csrbank8_error_expected0_w;
            end
            6'd43: begin
                csr_bankarray_interface8_bank_bus_dat_r <= csr_bankarray_csrbank8_error_ready_w;
            end
            6'd44: begin
                csr_bankarray_interface8_bank_bus_dat_r <= reader_error_continue_w;
            end
        endcase
    end
    reader_ready_re <= csr_bankarray_csrbank8_ready_re;
    if (csr_bankarray_csrbank8_count0_re) begin
        reader_count_storage[31:0] <= csr_bankarray_csrbank8_count0_r;
    end
    reader_count_re <= csr_bankarray_csrbank8_count0_re;
    reader_done_re <= csr_bankarray_csrbank8_done_re;
    if (csr_bankarray_csrbank8_mem_mask0_re) begin
        reader_mem_mask_storage[31:0] <= csr_bankarray_csrbank8_mem_mask0_r;
    end
    reader_mem_mask_re <= csr_bankarray_csrbank8_mem_mask0_re;
    if (csr_bankarray_csrbank8_data_mask0_re) begin
        reader_data_mask_storage[31:0] <= csr_bankarray_csrbank8_data_mask0_r;
    end
    reader_data_mask_re <= csr_bankarray_csrbank8_data_mask0_re;
    if (csr_bankarray_csrbank8_inverter_divisor_mask0_re) begin
        reader_divisor_mask_storage[4:0] <= csr_bankarray_csrbank8_inverter_divisor_mask0_r;
    end
    reader_divisor_mask_re <= csr_bankarray_csrbank8_inverter_divisor_mask0_re;
    if (csr_bankarray_csrbank8_inverter_selection_mask0_re) begin
        reader_selection_mask_storage[31:0] <= csr_bankarray_csrbank8_inverter_selection_mask0_r;
    end
    reader_selection_mask_re <= csr_bankarray_csrbank8_inverter_selection_mask0_re;
    reader_error_count_re <= csr_bankarray_csrbank8_error_count_re;
    if (csr_bankarray_csrbank8_skip_fifo0_re) begin
        reader_skip_fifo_storage <= csr_bankarray_csrbank8_skip_fifo0_r;
    end
    reader_skip_fifo_re <= csr_bankarray_csrbank8_skip_fifo0_re;
    reader_error_offset_re <= csr_bankarray_csrbank8_error_offset_re;
    reader_error_data_re <= csr_bankarray_csrbank8_error_data0_re;
    reader_error_expected_re <= csr_bankarray_csrbank8_error_expected0_re;
    reader_error_ready_re <= csr_bankarray_csrbank8_error_ready_re;
    csr_bankarray_interface9_bank_bus_dat_r <= 1'd0;
    if (csr_bankarray_csrbank9_sel) begin
        case (csr_bankarray_interface9_bank_bus_adr[8:0])
            1'd0: begin
                csr_bankarray_interface9_bank_bus_dat_r <= csr_bankarray_csrbank9_enabled0_w;
            end
            1'd1: begin
                csr_bankarray_interface9_bank_bus_dat_r <= csr_bankarray_csrbank9_address10_w;
            end
            2'd2: begin
                csr_bankarray_interface9_bank_bus_dat_r <= csr_bankarray_csrbank9_address20_w;
            end
            2'd3: begin
                csr_bankarray_interface9_bank_bus_dat_r <= csr_bankarray_csrbank9_count_w;
            end
        endcase
    end
    if (csr_bankarray_csrbank9_enabled0_re) begin
        rowhammer_enabled_storage <= csr_bankarray_csrbank9_enabled0_r;
    end
    rowhammer_enabled_re <= csr_bankarray_csrbank9_enabled0_re;
    if (csr_bankarray_csrbank9_address10_re) begin
        rowhammer_address1_storage[26:0] <= csr_bankarray_csrbank9_address10_r;
    end
    rowhammer_address1_re <= csr_bankarray_csrbank9_address10_re;
    if (csr_bankarray_csrbank9_address20_re) begin
        rowhammer_address2_storage[26:0] <= csr_bankarray_csrbank9_address20_r;
    end
    rowhammer_address2_re <= csr_bankarray_csrbank9_address20_re;
    rowhammer_count_re <= csr_bankarray_csrbank9_count_re;
    csr_bankarray_interface10_bank_bus_dat_r <= 1'd0;
    if (csr_bankarray_csrbank10_sel) begin
        case (csr_bankarray_interface10_bank_bus_adr[8:0])
            1'd0: begin
                csr_bankarray_interface10_bank_bus_dat_r <= csr_bankarray_csrbank10_dfii_control0_w;
            end
            1'd1: begin
                csr_bankarray_interface10_bank_bus_dat_r <= csr_bankarray_csrbank10_dfii_pi0_command0_w;
            end
            2'd2: begin
                csr_bankarray_interface10_bank_bus_dat_r <= soc_sdram_phaseinjector0_command_issue_w;
            end
            2'd3: begin
                csr_bankarray_interface10_bank_bus_dat_r <= csr_bankarray_csrbank10_dfii_pi0_address0_w;
            end
            3'd4: begin
                csr_bankarray_interface10_bank_bus_dat_r <= csr_bankarray_csrbank10_dfii_pi0_baddress0_w;
            end
            3'd5: begin
                csr_bankarray_interface10_bank_bus_dat_r <= csr_bankarray_csrbank10_dfii_pi0_wrdata3_w;
            end
            3'd6: begin
                csr_bankarray_interface10_bank_bus_dat_r <= csr_bankarray_csrbank10_dfii_pi0_wrdata2_w;
            end
            3'd7: begin
                csr_bankarray_interface10_bank_bus_dat_r <= csr_bankarray_csrbank10_dfii_pi0_wrdata1_w;
            end
            4'd8: begin
                csr_bankarray_interface10_bank_bus_dat_r <= csr_bankarray_csrbank10_dfii_pi0_wrdata0_w;
            end
            4'd9: begin
                csr_bankarray_interface10_bank_bus_dat_r <= csr_bankarray_csrbank10_dfii_pi0_rddata3_w;
            end
            4'd10: begin
                csr_bankarray_interface10_bank_bus_dat_r <= csr_bankarray_csrbank10_dfii_pi0_rddata2_w;
            end
            4'd11: begin
                csr_bankarray_interface10_bank_bus_dat_r <= csr_bankarray_csrbank10_dfii_pi0_rddata1_w;
            end
            4'd12: begin
                csr_bankarray_interface10_bank_bus_dat_r <= csr_bankarray_csrbank10_dfii_pi0_rddata0_w;
            end
            4'd13: begin
                csr_bankarray_interface10_bank_bus_dat_r <= csr_bankarray_csrbank10_dfii_pi1_command0_w;
            end
            4'd14: begin
                csr_bankarray_interface10_bank_bus_dat_r <= soc_sdram_phaseinjector1_command_issue_w;
            end
            4'd15: begin
                csr_bankarray_interface10_bank_bus_dat_r <= csr_bankarray_csrbank10_dfii_pi1_address0_w;
            end
            5'd16: begin
                csr_bankarray_interface10_bank_bus_dat_r <= csr_bankarray_csrbank10_dfii_pi1_baddress0_w;
            end
            5'd17: begin
                csr_bankarray_interface10_bank_bus_dat_r <= csr_bankarray_csrbank10_dfii_pi1_wrdata3_w;
            end
            5'd18: begin
                csr_bankarray_interface10_bank_bus_dat_r <= csr_bankarray_csrbank10_dfii_pi1_wrdata2_w;
            end
            5'd19: begin
                csr_bankarray_interface10_bank_bus_dat_r <= csr_bankarray_csrbank10_dfii_pi1_wrdata1_w;
            end
            5'd20: begin
                csr_bankarray_interface10_bank_bus_dat_r <= csr_bankarray_csrbank10_dfii_pi1_wrdata0_w;
            end
            5'd21: begin
                csr_bankarray_interface10_bank_bus_dat_r <= csr_bankarray_csrbank10_dfii_pi1_rddata3_w;
            end
            5'd22: begin
                csr_bankarray_interface10_bank_bus_dat_r <= csr_bankarray_csrbank10_dfii_pi1_rddata2_w;
            end
            5'd23: begin
                csr_bankarray_interface10_bank_bus_dat_r <= csr_bankarray_csrbank10_dfii_pi1_rddata1_w;
            end
            5'd24: begin
                csr_bankarray_interface10_bank_bus_dat_r <= csr_bankarray_csrbank10_dfii_pi1_rddata0_w;
            end
            5'd25: begin
                csr_bankarray_interface10_bank_bus_dat_r <= csr_bankarray_csrbank10_dfii_pi2_command0_w;
            end
            5'd26: begin
                csr_bankarray_interface10_bank_bus_dat_r <= soc_sdram_phaseinjector2_command_issue_w;
            end
            5'd27: begin
                csr_bankarray_interface10_bank_bus_dat_r <= csr_bankarray_csrbank10_dfii_pi2_address0_w;
            end
            5'd28: begin
                csr_bankarray_interface10_bank_bus_dat_r <= csr_bankarray_csrbank10_dfii_pi2_baddress0_w;
            end
            5'd29: begin
                csr_bankarray_interface10_bank_bus_dat_r <= csr_bankarray_csrbank10_dfii_pi2_wrdata3_w;
            end
            5'd30: begin
                csr_bankarray_interface10_bank_bus_dat_r <= csr_bankarray_csrbank10_dfii_pi2_wrdata2_w;
            end
            5'd31: begin
                csr_bankarray_interface10_bank_bus_dat_r <= csr_bankarray_csrbank10_dfii_pi2_wrdata1_w;
            end
            6'd32: begin
                csr_bankarray_interface10_bank_bus_dat_r <= csr_bankarray_csrbank10_dfii_pi2_wrdata0_w;
            end
            6'd33: begin
                csr_bankarray_interface10_bank_bus_dat_r <= csr_bankarray_csrbank10_dfii_pi2_rddata3_w;
            end
            6'd34: begin
                csr_bankarray_interface10_bank_bus_dat_r <= csr_bankarray_csrbank10_dfii_pi2_rddata2_w;
            end
            6'd35: begin
                csr_bankarray_interface10_bank_bus_dat_r <= csr_bankarray_csrbank10_dfii_pi2_rddata1_w;
            end
            6'd36: begin
                csr_bankarray_interface10_bank_bus_dat_r <= csr_bankarray_csrbank10_dfii_pi2_rddata0_w;
            end
            6'd37: begin
                csr_bankarray_interface10_bank_bus_dat_r <= csr_bankarray_csrbank10_dfii_pi3_command0_w;
            end
            6'd38: begin
                csr_bankarray_interface10_bank_bus_dat_r <= soc_sdram_phaseinjector3_command_issue_w;
            end
            6'd39: begin
                csr_bankarray_interface10_bank_bus_dat_r <= csr_bankarray_csrbank10_dfii_pi3_address0_w;
            end
            6'd40: begin
                csr_bankarray_interface10_bank_bus_dat_r <= csr_bankarray_csrbank10_dfii_pi3_baddress0_w;
            end
            6'd41: begin
                csr_bankarray_interface10_bank_bus_dat_r <= csr_bankarray_csrbank10_dfii_pi3_wrdata3_w;
            end
            6'd42: begin
                csr_bankarray_interface10_bank_bus_dat_r <= csr_bankarray_csrbank10_dfii_pi3_wrdata2_w;
            end
            6'd43: begin
                csr_bankarray_interface10_bank_bus_dat_r <= csr_bankarray_csrbank10_dfii_pi3_wrdata1_w;
            end
            6'd44: begin
                csr_bankarray_interface10_bank_bus_dat_r <= csr_bankarray_csrbank10_dfii_pi3_wrdata0_w;
            end
            6'd45: begin
                csr_bankarray_interface10_bank_bus_dat_r <= csr_bankarray_csrbank10_dfii_pi3_rddata3_w;
            end
            6'd46: begin
                csr_bankarray_interface10_bank_bus_dat_r <= csr_bankarray_csrbank10_dfii_pi3_rddata2_w;
            end
            6'd47: begin
                csr_bankarray_interface10_bank_bus_dat_r <= csr_bankarray_csrbank10_dfii_pi3_rddata1_w;
            end
            6'd48: begin
                csr_bankarray_interface10_bank_bus_dat_r <= csr_bankarray_csrbank10_dfii_pi3_rddata0_w;
            end
            6'd49: begin
                csr_bankarray_interface10_bank_bus_dat_r <= csr_bankarray_csrbank10_controller_tRP0_w;
            end
            6'd50: begin
                csr_bankarray_interface10_bank_bus_dat_r <= csr_bankarray_csrbank10_controller_tRCD0_w;
            end
            6'd51: begin
                csr_bankarray_interface10_bank_bus_dat_r <= csr_bankarray_csrbank10_controller_tWR0_w;
            end
            6'd52: begin
                csr_bankarray_interface10_bank_bus_dat_r <= csr_bankarray_csrbank10_controller_tWTR0_w;
            end
            6'd53: begin
                csr_bankarray_interface10_bank_bus_dat_r <= csr_bankarray_csrbank10_controller_tREFI0_w;
            end
            6'd54: begin
                csr_bankarray_interface10_bank_bus_dat_r <= csr_bankarray_csrbank10_controller_tRFC0_w;
            end
            6'd55: begin
                csr_bankarray_interface10_bank_bus_dat_r <= csr_bankarray_csrbank10_controller_tFAW0_w;
            end
            6'd56: begin
                csr_bankarray_interface10_bank_bus_dat_r <= csr_bankarray_csrbank10_controller_tCCD0_w;
            end
            6'd57: begin
                csr_bankarray_interface10_bank_bus_dat_r <= csr_bankarray_csrbank10_controller_tRRD0_w;
            end
            6'd58: begin
                csr_bankarray_interface10_bank_bus_dat_r <= csr_bankarray_csrbank10_controller_tRC0_w;
            end
            6'd59: begin
                csr_bankarray_interface10_bank_bus_dat_r <= csr_bankarray_csrbank10_controller_tRAS0_w;
            end
            6'd60: begin
                csr_bankarray_interface10_bank_bus_dat_r <= csr_bankarray_csrbank10_controller_tZQCS0_w;
            end
        endcase
    end
    if (csr_bankarray_csrbank10_dfii_control0_re) begin
        soc_sdram_storage[3:0] <= csr_bankarray_csrbank10_dfii_control0_r;
    end
    soc_sdram_re <= csr_bankarray_csrbank10_dfii_control0_re;
    if (csr_bankarray_csrbank10_dfii_pi0_command0_re) begin
        soc_sdram_phaseinjector0_command_storage[5:0] <= csr_bankarray_csrbank10_dfii_pi0_command0_r;
    end
    soc_sdram_phaseinjector0_command_re <= csr_bankarray_csrbank10_dfii_pi0_command0_re;
    if (csr_bankarray_csrbank10_dfii_pi0_address0_re) begin
        soc_sdram_phaseinjector0_address_storage[15:0] <= csr_bankarray_csrbank10_dfii_pi0_address0_r;
    end
    soc_sdram_phaseinjector0_address_re <= csr_bankarray_csrbank10_dfii_pi0_address0_re;
    if (csr_bankarray_csrbank10_dfii_pi0_baddress0_re) begin
        soc_sdram_phaseinjector0_baddress_storage[3:0] <= csr_bankarray_csrbank10_dfii_pi0_baddress0_r;
    end
    soc_sdram_phaseinjector0_baddress_re <= csr_bankarray_csrbank10_dfii_pi0_baddress0_re;
    if (csr_bankarray_csrbank10_dfii_pi0_wrdata3_re) begin
        soc_sdram_phaseinjector0_wrdata_storage[127:96] <= csr_bankarray_csrbank10_dfii_pi0_wrdata3_r;
    end
    if (csr_bankarray_csrbank10_dfii_pi0_wrdata2_re) begin
        soc_sdram_phaseinjector0_wrdata_storage[95:64] <= csr_bankarray_csrbank10_dfii_pi0_wrdata2_r;
    end
    if (csr_bankarray_csrbank10_dfii_pi0_wrdata1_re) begin
        soc_sdram_phaseinjector0_wrdata_storage[63:32] <= csr_bankarray_csrbank10_dfii_pi0_wrdata1_r;
    end
    if (csr_bankarray_csrbank10_dfii_pi0_wrdata0_re) begin
        soc_sdram_phaseinjector0_wrdata_storage[31:0] <= csr_bankarray_csrbank10_dfii_pi0_wrdata0_r;
    end
    soc_sdram_phaseinjector0_wrdata_re <= csr_bankarray_csrbank10_dfii_pi0_wrdata0_re;
    soc_sdram_phaseinjector0_rddata_re <= csr_bankarray_csrbank10_dfii_pi0_rddata0_re;
    if (csr_bankarray_csrbank10_dfii_pi1_command0_re) begin
        soc_sdram_phaseinjector1_command_storage[5:0] <= csr_bankarray_csrbank10_dfii_pi1_command0_r;
    end
    soc_sdram_phaseinjector1_command_re <= csr_bankarray_csrbank10_dfii_pi1_command0_re;
    if (csr_bankarray_csrbank10_dfii_pi1_address0_re) begin
        soc_sdram_phaseinjector1_address_storage[15:0] <= csr_bankarray_csrbank10_dfii_pi1_address0_r;
    end
    soc_sdram_phaseinjector1_address_re <= csr_bankarray_csrbank10_dfii_pi1_address0_re;
    if (csr_bankarray_csrbank10_dfii_pi1_baddress0_re) begin
        soc_sdram_phaseinjector1_baddress_storage[3:0] <= csr_bankarray_csrbank10_dfii_pi1_baddress0_r;
    end
    soc_sdram_phaseinjector1_baddress_re <= csr_bankarray_csrbank10_dfii_pi1_baddress0_re;
    if (csr_bankarray_csrbank10_dfii_pi1_wrdata3_re) begin
        soc_sdram_phaseinjector1_wrdata_storage[127:96] <= csr_bankarray_csrbank10_dfii_pi1_wrdata3_r;
    end
    if (csr_bankarray_csrbank10_dfii_pi1_wrdata2_re) begin
        soc_sdram_phaseinjector1_wrdata_storage[95:64] <= csr_bankarray_csrbank10_dfii_pi1_wrdata2_r;
    end
    if (csr_bankarray_csrbank10_dfii_pi1_wrdata1_re) begin
        soc_sdram_phaseinjector1_wrdata_storage[63:32] <= csr_bankarray_csrbank10_dfii_pi1_wrdata1_r;
    end
    if (csr_bankarray_csrbank10_dfii_pi1_wrdata0_re) begin
        soc_sdram_phaseinjector1_wrdata_storage[31:0] <= csr_bankarray_csrbank10_dfii_pi1_wrdata0_r;
    end
    soc_sdram_phaseinjector1_wrdata_re <= csr_bankarray_csrbank10_dfii_pi1_wrdata0_re;
    soc_sdram_phaseinjector1_rddata_re <= csr_bankarray_csrbank10_dfii_pi1_rddata0_re;
    if (csr_bankarray_csrbank10_dfii_pi2_command0_re) begin
        soc_sdram_phaseinjector2_command_storage[5:0] <= csr_bankarray_csrbank10_dfii_pi2_command0_r;
    end
    soc_sdram_phaseinjector2_command_re <= csr_bankarray_csrbank10_dfii_pi2_command0_re;
    if (csr_bankarray_csrbank10_dfii_pi2_address0_re) begin
        soc_sdram_phaseinjector2_address_storage[15:0] <= csr_bankarray_csrbank10_dfii_pi2_address0_r;
    end
    soc_sdram_phaseinjector2_address_re <= csr_bankarray_csrbank10_dfii_pi2_address0_re;
    if (csr_bankarray_csrbank10_dfii_pi2_baddress0_re) begin
        soc_sdram_phaseinjector2_baddress_storage[3:0] <= csr_bankarray_csrbank10_dfii_pi2_baddress0_r;
    end
    soc_sdram_phaseinjector2_baddress_re <= csr_bankarray_csrbank10_dfii_pi2_baddress0_re;
    if (csr_bankarray_csrbank10_dfii_pi2_wrdata3_re) begin
        soc_sdram_phaseinjector2_wrdata_storage[127:96] <= csr_bankarray_csrbank10_dfii_pi2_wrdata3_r;
    end
    if (csr_bankarray_csrbank10_dfii_pi2_wrdata2_re) begin
        soc_sdram_phaseinjector2_wrdata_storage[95:64] <= csr_bankarray_csrbank10_dfii_pi2_wrdata2_r;
    end
    if (csr_bankarray_csrbank10_dfii_pi2_wrdata1_re) begin
        soc_sdram_phaseinjector2_wrdata_storage[63:32] <= csr_bankarray_csrbank10_dfii_pi2_wrdata1_r;
    end
    if (csr_bankarray_csrbank10_dfii_pi2_wrdata0_re) begin
        soc_sdram_phaseinjector2_wrdata_storage[31:0] <= csr_bankarray_csrbank10_dfii_pi2_wrdata0_r;
    end
    soc_sdram_phaseinjector2_wrdata_re <= csr_bankarray_csrbank10_dfii_pi2_wrdata0_re;
    soc_sdram_phaseinjector2_rddata_re <= csr_bankarray_csrbank10_dfii_pi2_rddata0_re;
    if (csr_bankarray_csrbank10_dfii_pi3_command0_re) begin
        soc_sdram_phaseinjector3_command_storage[5:0] <= csr_bankarray_csrbank10_dfii_pi3_command0_r;
    end
    soc_sdram_phaseinjector3_command_re <= csr_bankarray_csrbank10_dfii_pi3_command0_re;
    if (csr_bankarray_csrbank10_dfii_pi3_address0_re) begin
        soc_sdram_phaseinjector3_address_storage[15:0] <= csr_bankarray_csrbank10_dfii_pi3_address0_r;
    end
    soc_sdram_phaseinjector3_address_re <= csr_bankarray_csrbank10_dfii_pi3_address0_re;
    if (csr_bankarray_csrbank10_dfii_pi3_baddress0_re) begin
        soc_sdram_phaseinjector3_baddress_storage[3:0] <= csr_bankarray_csrbank10_dfii_pi3_baddress0_r;
    end
    soc_sdram_phaseinjector3_baddress_re <= csr_bankarray_csrbank10_dfii_pi3_baddress0_re;
    if (csr_bankarray_csrbank10_dfii_pi3_wrdata3_re) begin
        soc_sdram_phaseinjector3_wrdata_storage[127:96] <= csr_bankarray_csrbank10_dfii_pi3_wrdata3_r;
    end
    if (csr_bankarray_csrbank10_dfii_pi3_wrdata2_re) begin
        soc_sdram_phaseinjector3_wrdata_storage[95:64] <= csr_bankarray_csrbank10_dfii_pi3_wrdata2_r;
    end
    if (csr_bankarray_csrbank10_dfii_pi3_wrdata1_re) begin
        soc_sdram_phaseinjector3_wrdata_storage[63:32] <= csr_bankarray_csrbank10_dfii_pi3_wrdata1_r;
    end
    if (csr_bankarray_csrbank10_dfii_pi3_wrdata0_re) begin
        soc_sdram_phaseinjector3_wrdata_storage[31:0] <= csr_bankarray_csrbank10_dfii_pi3_wrdata0_r;
    end
    soc_sdram_phaseinjector3_wrdata_re <= csr_bankarray_csrbank10_dfii_pi3_wrdata0_re;
    soc_sdram_phaseinjector3_rddata_re <= csr_bankarray_csrbank10_dfii_pi3_rddata0_re;
    if (csr_bankarray_csrbank10_controller_tRP0_re) begin
        soc_sdram_csrstorage0_storage[31:0] <= csr_bankarray_csrbank10_controller_tRP0_r;
    end
    soc_sdram_csrstorage0_re <= csr_bankarray_csrbank10_controller_tRP0_re;
    if (csr_bankarray_csrbank10_controller_tRCD0_re) begin
        soc_sdram_csrstorage1_storage[31:0] <= csr_bankarray_csrbank10_controller_tRCD0_r;
    end
    soc_sdram_csrstorage1_re <= csr_bankarray_csrbank10_controller_tRCD0_re;
    if (csr_bankarray_csrbank10_controller_tWR0_re) begin
        soc_sdram_csrstorage2_storage[31:0] <= csr_bankarray_csrbank10_controller_tWR0_r;
    end
    soc_sdram_csrstorage2_re <= csr_bankarray_csrbank10_controller_tWR0_re;
    if (csr_bankarray_csrbank10_controller_tWTR0_re) begin
        soc_sdram_csrstorage3_storage[31:0] <= csr_bankarray_csrbank10_controller_tWTR0_r;
    end
    soc_sdram_csrstorage3_re <= csr_bankarray_csrbank10_controller_tWTR0_re;
    if (csr_bankarray_csrbank10_controller_tREFI0_re) begin
        soc_sdram_csrstorage4_storage[31:0] <= csr_bankarray_csrbank10_controller_tREFI0_r;
    end
    soc_sdram_csrstorage4_re <= csr_bankarray_csrbank10_controller_tREFI0_re;
    if (csr_bankarray_csrbank10_controller_tRFC0_re) begin
        soc_sdram_csrstorage5_storage[31:0] <= csr_bankarray_csrbank10_controller_tRFC0_r;
    end
    soc_sdram_csrstorage5_re <= csr_bankarray_csrbank10_controller_tRFC0_re;
    if (csr_bankarray_csrbank10_controller_tFAW0_re) begin
        soc_sdram_csrstorage6_storage[31:0] <= csr_bankarray_csrbank10_controller_tFAW0_r;
    end
    soc_sdram_csrstorage6_re <= csr_bankarray_csrbank10_controller_tFAW0_re;
    if (csr_bankarray_csrbank10_controller_tCCD0_re) begin
        soc_sdram_csrstorage7_storage[31:0] <= csr_bankarray_csrbank10_controller_tCCD0_r;
    end
    soc_sdram_csrstorage7_re <= csr_bankarray_csrbank10_controller_tCCD0_re;
    if (csr_bankarray_csrbank10_controller_tRRD0_re) begin
        soc_sdram_csrstorage8_storage[31:0] <= csr_bankarray_csrbank10_controller_tRRD0_r;
    end
    soc_sdram_csrstorage8_re <= csr_bankarray_csrbank10_controller_tRRD0_re;
    if (csr_bankarray_csrbank10_controller_tRC0_re) begin
        soc_sdram_csrstorage9_storage[31:0] <= csr_bankarray_csrbank10_controller_tRC0_r;
    end
    soc_sdram_csrstorage9_re <= csr_bankarray_csrbank10_controller_tRC0_re;
    if (csr_bankarray_csrbank10_controller_tRAS0_re) begin
        soc_sdram_csrstorage10_storage[31:0] <= csr_bankarray_csrbank10_controller_tRAS0_r;
    end
    soc_sdram_csrstorage10_re <= csr_bankarray_csrbank10_controller_tRAS0_re;
    if (csr_bankarray_csrbank10_controller_tZQCS0_re) begin
        soc_sdram_csrstorage11_storage[31:0] <= csr_bankarray_csrbank10_controller_tZQCS0_r;
    end
    soc_sdram_csrstorage11_re <= csr_bankarray_csrbank10_controller_tZQCS0_re;
    csr_bankarray_interface11_bank_bus_dat_r <= 1'd0;
    if (csr_bankarray_csrbank11_sel) begin
        case (csr_bankarray_interface11_bank_bus_adr[8:0])
            1'd0: begin
                csr_bankarray_interface11_bank_bus_dat_r <= soc_sdram_checker_reset_w;
            end
            1'd1: begin
                csr_bankarray_interface11_bank_bus_dat_r <= soc_sdram_checker_start_w;
            end
            2'd2: begin
                csr_bankarray_interface11_bank_bus_dat_r <= csr_bankarray_csrbank11_done_w;
            end
            2'd3: begin
                csr_bankarray_interface11_bank_bus_dat_r <= csr_bankarray_csrbank11_base1_w;
            end
            3'd4: begin
                csr_bankarray_interface11_bank_bus_dat_r <= csr_bankarray_csrbank11_base0_w;
            end
            3'd5: begin
                csr_bankarray_interface11_bank_bus_dat_r <= csr_bankarray_csrbank11_end1_w;
            end
            3'd6: begin
                csr_bankarray_interface11_bank_bus_dat_r <= csr_bankarray_csrbank11_end0_w;
            end
            3'd7: begin
                csr_bankarray_interface11_bank_bus_dat_r <= csr_bankarray_csrbank11_length1_w;
            end
            4'd8: begin
                csr_bankarray_interface11_bank_bus_dat_r <= csr_bankarray_csrbank11_length0_w;
            end
            4'd9: begin
                csr_bankarray_interface11_bank_bus_dat_r <= csr_bankarray_csrbank11_random0_w;
            end
            4'd10: begin
                csr_bankarray_interface11_bank_bus_dat_r <= csr_bankarray_csrbank11_ticks_w;
            end
            4'd11: begin
                csr_bankarray_interface11_bank_bus_dat_r <= csr_bankarray_csrbank11_errors_w;
            end
        endcase
    end
    soc_sdram_checker_done_re <= csr_bankarray_csrbank11_done_re;
    if (csr_bankarray_csrbank11_base1_re) begin
        soc_sdram_checker_base_storage[32] <= csr_bankarray_csrbank11_base1_r;
    end
    if (csr_bankarray_csrbank11_base0_re) begin
        soc_sdram_checker_base_storage[31:0] <= csr_bankarray_csrbank11_base0_r;
    end
    soc_sdram_checker_base_re <= csr_bankarray_csrbank11_base0_re;
    if (csr_bankarray_csrbank11_end1_re) begin
        soc_sdram_checker_end_storage[32] <= csr_bankarray_csrbank11_end1_r;
    end
    if (csr_bankarray_csrbank11_end0_re) begin
        soc_sdram_checker_end_storage[31:0] <= csr_bankarray_csrbank11_end0_r;
    end
    soc_sdram_checker_end_re <= csr_bankarray_csrbank11_end0_re;
    if (csr_bankarray_csrbank11_length1_re) begin
        soc_sdram_checker_length_storage[32] <= csr_bankarray_csrbank11_length1_r;
    end
    if (csr_bankarray_csrbank11_length0_re) begin
        soc_sdram_checker_length_storage[31:0] <= csr_bankarray_csrbank11_length0_r;
    end
    soc_sdram_checker_length_re <= csr_bankarray_csrbank11_length0_re;
    if (csr_bankarray_csrbank11_random0_re) begin
        soc_sdram_checker_random_storage[1:0] <= csr_bankarray_csrbank11_random0_r;
    end
    soc_sdram_checker_random_re <= csr_bankarray_csrbank11_random0_re;
    soc_sdram_checker_ticks_re <= csr_bankarray_csrbank11_ticks_re;
    soc_sdram_checker_errors_re <= csr_bankarray_csrbank11_errors_re;
    csr_bankarray_interface12_bank_bus_dat_r <= 1'd0;
    if (csr_bankarray_csrbank12_sel) begin
        case (csr_bankarray_interface12_bank_bus_adr[8:0])
            1'd0: begin
                csr_bankarray_interface12_bank_bus_dat_r <= soc_sdram_generator_reset_w;
            end
            1'd1: begin
                csr_bankarray_interface12_bank_bus_dat_r <= soc_sdram_generator_start_w;
            end
            2'd2: begin
                csr_bankarray_interface12_bank_bus_dat_r <= csr_bankarray_csrbank12_done_w;
            end
            2'd3: begin
                csr_bankarray_interface12_bank_bus_dat_r <= csr_bankarray_csrbank12_base1_w;
            end
            3'd4: begin
                csr_bankarray_interface12_bank_bus_dat_r <= csr_bankarray_csrbank12_base0_w;
            end
            3'd5: begin
                csr_bankarray_interface12_bank_bus_dat_r <= csr_bankarray_csrbank12_end1_w;
            end
            3'd6: begin
                csr_bankarray_interface12_bank_bus_dat_r <= csr_bankarray_csrbank12_end0_w;
            end
            3'd7: begin
                csr_bankarray_interface12_bank_bus_dat_r <= csr_bankarray_csrbank12_length1_w;
            end
            4'd8: begin
                csr_bankarray_interface12_bank_bus_dat_r <= csr_bankarray_csrbank12_length0_w;
            end
            4'd9: begin
                csr_bankarray_interface12_bank_bus_dat_r <= csr_bankarray_csrbank12_random0_w;
            end
            4'd10: begin
                csr_bankarray_interface12_bank_bus_dat_r <= csr_bankarray_csrbank12_ticks_w;
            end
        endcase
    end
    soc_sdram_generator_done_re <= csr_bankarray_csrbank12_done_re;
    if (csr_bankarray_csrbank12_base1_re) begin
        soc_sdram_generator_base_storage[32] <= csr_bankarray_csrbank12_base1_r;
    end
    if (csr_bankarray_csrbank12_base0_re) begin
        soc_sdram_generator_base_storage[31:0] <= csr_bankarray_csrbank12_base0_r;
    end
    soc_sdram_generator_base_re <= csr_bankarray_csrbank12_base0_re;
    if (csr_bankarray_csrbank12_end1_re) begin
        soc_sdram_generator_end_storage[32] <= csr_bankarray_csrbank12_end1_r;
    end
    if (csr_bankarray_csrbank12_end0_re) begin
        soc_sdram_generator_end_storage[31:0] <= csr_bankarray_csrbank12_end0_r;
    end
    soc_sdram_generator_end_re <= csr_bankarray_csrbank12_end0_re;
    if (csr_bankarray_csrbank12_length1_re) begin
        soc_sdram_generator_length_storage[32] <= csr_bankarray_csrbank12_length1_r;
    end
    if (csr_bankarray_csrbank12_length0_re) begin
        soc_sdram_generator_length_storage[31:0] <= csr_bankarray_csrbank12_length0_r;
    end
    soc_sdram_generator_length_re <= csr_bankarray_csrbank12_length0_re;
    if (csr_bankarray_csrbank12_random0_re) begin
        soc_sdram_generator_random_storage[1:0] <= csr_bankarray_csrbank12_random0_r;
    end
    soc_sdram_generator_random_re <= csr_bankarray_csrbank12_random0_re;
    soc_sdram_generator_ticks_re <= csr_bankarray_csrbank12_ticks_re;
    csr_bankarray_interface13_bank_bus_dat_r <= 1'd0;
    if (csr_bankarray_csrbank13_sel) begin
        case (csr_bankarray_interface13_bank_bus_adr[8:0])
            1'd0: begin
                csr_bankarray_interface13_bank_bus_dat_r <= csr_bankarray_csrbank13_load0_w;
            end
            1'd1: begin
                csr_bankarray_interface13_bank_bus_dat_r <= csr_bankarray_csrbank13_reload0_w;
            end
            2'd2: begin
                csr_bankarray_interface13_bank_bus_dat_r <= csr_bankarray_csrbank13_en0_w;
            end
            2'd3: begin
                csr_bankarray_interface13_bank_bus_dat_r <= csr_bankarray_csrbank13_update_value0_w;
            end
            3'd4: begin
                csr_bankarray_interface13_bank_bus_dat_r <= csr_bankarray_csrbank13_value_w;
            end
            3'd5: begin
                csr_bankarray_interface13_bank_bus_dat_r <= csr_bankarray_csrbank13_ev_status_w;
            end
            3'd6: begin
                csr_bankarray_interface13_bank_bus_dat_r <= csr_bankarray_csrbank13_ev_pending_w;
            end
            3'd7: begin
                csr_bankarray_interface13_bank_bus_dat_r <= csr_bankarray_csrbank13_ev_enable0_w;
            end
        endcase
    end
    if (csr_bankarray_csrbank13_load0_re) begin
        soc_load_storage[31:0] <= csr_bankarray_csrbank13_load0_r;
    end
    soc_load_re <= csr_bankarray_csrbank13_load0_re;
    if (csr_bankarray_csrbank13_reload0_re) begin
        soc_reload_storage[31:0] <= csr_bankarray_csrbank13_reload0_r;
    end
    soc_reload_re <= csr_bankarray_csrbank13_reload0_re;
    if (csr_bankarray_csrbank13_en0_re) begin
        soc_en_storage <= csr_bankarray_csrbank13_en0_r;
    end
    soc_en_re <= csr_bankarray_csrbank13_en0_re;
    if (csr_bankarray_csrbank13_update_value0_re) begin
        soc_update_value_storage <= csr_bankarray_csrbank13_update_value0_r;
    end
    soc_update_value_re <= csr_bankarray_csrbank13_update_value0_re;
    soc_value_re <= csr_bankarray_csrbank13_value_re;
    soc_status_re <= csr_bankarray_csrbank13_ev_status_re;
    if (csr_bankarray_csrbank13_ev_pending_re) begin
        soc_pending_r <= csr_bankarray_csrbank13_ev_pending_r;
    end
    soc_pending_re <= csr_bankarray_csrbank13_ev_pending_re;
    if (csr_bankarray_csrbank13_ev_enable0_re) begin
        soc_enable_storage <= csr_bankarray_csrbank13_ev_enable0_r;
    end
    soc_enable_re <= csr_bankarray_csrbank13_ev_enable0_re;
    csr_bankarray_interface14_bank_bus_dat_r <= 1'd0;
    if (csr_bankarray_csrbank14_sel) begin
        case (csr_bankarray_interface14_bank_bus_adr[8:0])
            1'd0: begin
                csr_bankarray_interface14_bank_bus_dat_r <= soc_uartcrossover_rxtx_w;
            end
            1'd1: begin
                csr_bankarray_interface14_bank_bus_dat_r <= csr_bankarray_csrbank14_txfull_w;
            end
            2'd2: begin
                csr_bankarray_interface14_bank_bus_dat_r <= csr_bankarray_csrbank14_rxempty_w;
            end
            2'd3: begin
                csr_bankarray_interface14_bank_bus_dat_r <= csr_bankarray_csrbank14_ev_status_w;
            end
            3'd4: begin
                csr_bankarray_interface14_bank_bus_dat_r <= csr_bankarray_csrbank14_ev_pending_w;
            end
            3'd5: begin
                csr_bankarray_interface14_bank_bus_dat_r <= csr_bankarray_csrbank14_ev_enable0_w;
            end
            3'd6: begin
                csr_bankarray_interface14_bank_bus_dat_r <= csr_bankarray_csrbank14_txempty_w;
            end
            3'd7: begin
                csr_bankarray_interface14_bank_bus_dat_r <= csr_bankarray_csrbank14_rxfull_w;
            end
            4'd8: begin
                csr_bankarray_interface14_bank_bus_dat_r <= soc_xover_rxtx_w;
            end
            4'd9: begin
                csr_bankarray_interface14_bank_bus_dat_r <= csr_bankarray_csrbank14_xover_txfull_w;
            end
            4'd10: begin
                csr_bankarray_interface14_bank_bus_dat_r <= csr_bankarray_csrbank14_xover_rxempty_w;
            end
            4'd11: begin
                csr_bankarray_interface14_bank_bus_dat_r <= csr_bankarray_csrbank14_xover_ev_status_w;
            end
            4'd12: begin
                csr_bankarray_interface14_bank_bus_dat_r <= csr_bankarray_csrbank14_xover_ev_pending_w;
            end
            4'd13: begin
                csr_bankarray_interface14_bank_bus_dat_r <= csr_bankarray_csrbank14_xover_ev_enable0_w;
            end
            4'd14: begin
                csr_bankarray_interface14_bank_bus_dat_r <= csr_bankarray_csrbank14_xover_txempty_w;
            end
            4'd15: begin
                csr_bankarray_interface14_bank_bus_dat_r <= csr_bankarray_csrbank14_xover_rxfull_w;
            end
        endcase
    end
    soc_uartcrossover_txfull_re <= csr_bankarray_csrbank14_txfull_re;
    soc_uartcrossover_rxempty_re <= csr_bankarray_csrbank14_rxempty_re;
    soc_uartcrossover_status_re <= csr_bankarray_csrbank14_ev_status_re;
    if (csr_bankarray_csrbank14_ev_pending_re) begin
        soc_uartcrossover_pending_r[1:0] <= csr_bankarray_csrbank14_ev_pending_r;
    end
    soc_uartcrossover_pending_re <= csr_bankarray_csrbank14_ev_pending_re;
    if (csr_bankarray_csrbank14_ev_enable0_re) begin
        soc_uartcrossover_enable_storage[1:0] <= csr_bankarray_csrbank14_ev_enable0_r;
    end
    soc_uartcrossover_enable_re <= csr_bankarray_csrbank14_ev_enable0_re;
    soc_uartcrossover_txempty_re <= csr_bankarray_csrbank14_txempty_re;
    soc_uartcrossover_rxfull_re <= csr_bankarray_csrbank14_rxfull_re;
    soc_xover_txfull_re <= csr_bankarray_csrbank14_xover_txfull_re;
    soc_xover_rxempty_re <= csr_bankarray_csrbank14_xover_rxempty_re;
    soc_xover_status_re <= csr_bankarray_csrbank14_xover_ev_status_re;
    if (csr_bankarray_csrbank14_xover_ev_pending_re) begin
        soc_xover_pending_r[1:0] <= csr_bankarray_csrbank14_xover_ev_pending_r;
    end
    soc_xover_pending_re <= csr_bankarray_csrbank14_xover_ev_pending_re;
    if (csr_bankarray_csrbank14_xover_ev_enable0_re) begin
        soc_xover_enable_storage[1:0] <= csr_bankarray_csrbank14_xover_ev_enable0_r;
    end
    soc_xover_enable_re <= csr_bankarray_csrbank14_xover_ev_enable0_re;
    soc_xover_txempty_re <= csr_bankarray_csrbank14_xover_txempty_re;
    soc_xover_rxfull_re <= csr_bankarray_csrbank14_xover_rxfull_re;
    csr_bankarray_interface15_bank_bus_dat_r <= 1'd0;
    if (csr_bankarray_csrbank15_sel) begin
        case (csr_bankarray_interface15_bank_bus_adr[8:0])
            1'd0: begin
                csr_bankarray_interface15_bank_bus_dat_r <= writer_start_w;
            end
            1'd1: begin
                csr_bankarray_interface15_bank_bus_dat_r <= csr_bankarray_csrbank15_ready_w;
            end
            2'd2: begin
                csr_bankarray_interface15_bank_bus_dat_r <= csr_bankarray_csrbank15_count0_w;
            end
            2'd3: begin
                csr_bankarray_interface15_bank_bus_dat_r <= csr_bankarray_csrbank15_done_w;
            end
            3'd4: begin
                csr_bankarray_interface15_bank_bus_dat_r <= csr_bankarray_csrbank15_mem_mask0_w;
            end
            3'd5: begin
                csr_bankarray_interface15_bank_bus_dat_r <= csr_bankarray_csrbank15_data_mask0_w;
            end
            3'd6: begin
                csr_bankarray_interface15_bank_bus_dat_r <= csr_bankarray_csrbank15_inverter_divisor_mask0_w;
            end
            3'd7: begin
                csr_bankarray_interface15_bank_bus_dat_r <= csr_bankarray_csrbank15_inverter_selection_mask0_w;
            end
        endcase
    end
    writer_ready_re <= csr_bankarray_csrbank15_ready_re;
    if (csr_bankarray_csrbank15_count0_re) begin
        writer_count_storage[31:0] <= csr_bankarray_csrbank15_count0_r;
    end
    writer_count_re <= csr_bankarray_csrbank15_count0_re;
    writer_done_re <= csr_bankarray_csrbank15_done_re;
    if (csr_bankarray_csrbank15_mem_mask0_re) begin
        writer_mem_mask_storage[31:0] <= csr_bankarray_csrbank15_mem_mask0_r;
    end
    writer_mem_mask_re <= csr_bankarray_csrbank15_mem_mask0_re;
    if (csr_bankarray_csrbank15_data_mask0_re) begin
        writer_data_mask_storage[31:0] <= csr_bankarray_csrbank15_data_mask0_r;
    end
    writer_data_mask_re <= csr_bankarray_csrbank15_data_mask0_re;
    if (csr_bankarray_csrbank15_inverter_divisor_mask0_re) begin
        writer_divisor_mask_storage[4:0] <= csr_bankarray_csrbank15_inverter_divisor_mask0_r;
    end
    writer_divisor_mask_re <= csr_bankarray_csrbank15_inverter_divisor_mask0_re;
    if (csr_bankarray_csrbank15_inverter_selection_mask0_re) begin
        writer_selection_mask_storage[31:0] <= csr_bankarray_csrbank15_inverter_selection_mask0_r;
    end
    writer_selection_mask_re <= csr_bankarray_csrbank15_inverter_selection_mask0_re;
    if (sys_rst) begin
        soc_reset_storage <= 2'd0;
        soc_reset_re <= 1'd0;
        soc_scratch_storage <= 32'd305419896;
        soc_scratch_re <= 1'd0;
        soc_bus_errors_re <= 1'd0;
        soc_bus_errors <= 32'd0;
        soc_soc_ram_bus_ack <= 1'd0;
        soc_ram_bus_ram_bus_ack <= 1'd0;
        soc_uartcrossover_txfull_re <= 1'd0;
        soc_uartcrossover_rxempty_re <= 1'd0;
        soc_uartcrossover_tx_pending <= 1'd0;
        soc_uartcrossover_tx_trigger_d <= 1'd0;
        soc_uartcrossover_rx_pending <= 1'd0;
        soc_uartcrossover_rx_trigger_d <= 1'd0;
        soc_uartcrossover_status_re <= 1'd0;
        soc_uartcrossover_pending_re <= 1'd0;
        soc_uartcrossover_pending_r <= 2'd0;
        soc_uartcrossover_enable_storage <= 2'd0;
        soc_uartcrossover_enable_re <= 1'd0;
        soc_uartcrossover_txempty_re <= 1'd0;
        soc_uartcrossover_rxfull_re <= 1'd0;
        soc_uartcrossover_tx_fifo_readable <= 1'd0;
        soc_uartcrossover_tx_fifo_level0 <= 5'd0;
        soc_uartcrossover_tx_fifo_produce <= 4'd0;
        soc_uartcrossover_tx_fifo_consume <= 4'd0;
        soc_uartcrossover_rx_fifo_readable <= 1'd0;
        soc_uartcrossover_rx_fifo_level0 <= 5'd0;
        soc_uartcrossover_rx_fifo_produce <= 4'd0;
        soc_uartcrossover_rx_fifo_consume <= 4'd0;
        soc_xover_txfull_re <= 1'd0;
        soc_xover_rxempty_re <= 1'd0;
        soc_xover_tx_pending <= 1'd0;
        soc_xover_tx_trigger_d <= 1'd0;
        soc_xover_rx_pending <= 1'd0;
        soc_xover_rx_trigger_d <= 1'd0;
        soc_xover_status_re <= 1'd0;
        soc_xover_pending_re <= 1'd0;
        soc_xover_pending_r <= 2'd0;
        soc_xover_enable_storage <= 2'd0;
        soc_xover_enable_re <= 1'd0;
        soc_xover_txempty_re <= 1'd0;
        soc_xover_rxfull_re <= 1'd0;
        soc_xover_pipe_valid_source_valid <= 1'd0;
        soc_xover_pipe_valid_source_payload_data <= 8'd0;
        soc_xover_rx_fifo_readable <= 1'd0;
        soc_xover_rx_fifo_level0 <= 5'd0;
        soc_xover_rx_fifo_produce <= 4'd0;
        soc_xover_rx_fifo_consume <= 4'd0;
        soc_load_storage <= 32'd0;
        soc_load_re <= 1'd0;
        soc_reload_storage <= 32'd0;
        soc_reload_re <= 1'd0;
        soc_en_storage <= 1'd0;
        soc_en_re <= 1'd0;
        soc_update_value_storage <= 1'd0;
        soc_update_value_re <= 1'd0;
        soc_value_status <= 32'd0;
        soc_value_re <= 1'd0;
        soc_zero_pending <= 1'd0;
        soc_zero_trigger_d <= 1'd0;
        soc_status_re <= 1'd0;
        soc_pending_re <= 1'd0;
        soc_pending_r <= 1'd0;
        soc_enable_storage <= 1'd0;
        soc_enable_re <= 1'd0;
        soc_value <= 32'd0;
        leds_storage <= 4'd0;
        leds_re <= 1'd0;
        leds_chaser <= 4'd0;
        leds_mode <= 1'd0;
        leds_count <= 24'd15625000;
        uspddrphy_rst_storage <= 1'd0;
        uspddrphy_rst_re <= 1'd0;
        uspddrphy_en_vtc_storage <= 1'd1;
        uspddrphy_en_vtc_re <= 1'd0;
        uspddrphy_half_sys8x_taps_re <= 1'd0;
        uspddrphy_wlevel_en_storage <= 1'd0;
        uspddrphy_wlevel_en_re <= 1'd0;
        uspddrphy_cdly_value_re <= 1'd0;
        uspddrphy_dly_sel_storage <= 8'd0;
        uspddrphy_dly_sel_re <= 1'd0;
        uspddrphy_wdly_dqs_inc_count_re <= 1'd0;
        uspddrphy_rdphase_storage <= 2'd3;
        uspddrphy_rdphase_re <= 1'd0;
        uspddrphy_wrphase_storage <= 2'd3;
        uspddrphy_wrphase_re <= 1'd0;
        uspddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline <= 1'd0;
        uspddrphy_bitslip0_value0 <= 3'd7;
        uspddrphy_wdly_dqs_inc_count0 <= 9'd0;
        uspddrphy_bitslip1_value0 <= 3'd7;
        uspddrphy_wdly_dqs_inc_count1 <= 9'd0;
        uspddrphy_bitslip2_value0 <= 3'd7;
        uspddrphy_wdly_dqs_inc_count2 <= 9'd0;
        uspddrphy_bitslip3_value0 <= 3'd7;
        uspddrphy_wdly_dqs_inc_count3 <= 9'd0;
        uspddrphy_bitslip4_value0 <= 3'd7;
        uspddrphy_wdly_dqs_inc_count4 <= 9'd0;
        uspddrphy_bitslip5_value0 <= 3'd7;
        uspddrphy_wdly_dqs_inc_count5 <= 9'd0;
        uspddrphy_bitslip6_value0 <= 3'd7;
        uspddrphy_wdly_dqs_inc_count6 <= 9'd0;
        uspddrphy_bitslip7_value0 <= 3'd7;
        uspddrphy_wdly_dqs_inc_count7 <= 9'd0;
        uspddrphy_bitslip0_value1 <= 3'd7;
        uspddrphy_bitslip1_value1 <= 3'd7;
        uspddrphy_bitslip2_value1 <= 3'd7;
        uspddrphy_bitslip3_value1 <= 3'd7;
        uspddrphy_bitslip4_value1 <= 3'd7;
        uspddrphy_bitslip5_value1 <= 3'd7;
        uspddrphy_bitslip6_value1 <= 3'd7;
        uspddrphy_bitslip7_value1 <= 3'd7;
        uspddrphy_dq_oe_delay_tappeddelayline_tappeddelayline <= 1'd0;
        uspddrphy_bitslip0_value2 <= 3'd7;
        uspddrphy_bitslip0_value3 <= 3'd7;
        uspddrphy_bitslip1_value2 <= 3'd7;
        uspddrphy_bitslip1_value3 <= 3'd7;
        uspddrphy_bitslip2_value2 <= 3'd7;
        uspddrphy_bitslip2_value3 <= 3'd7;
        uspddrphy_bitslip3_value2 <= 3'd7;
        uspddrphy_bitslip3_value3 <= 3'd7;
        uspddrphy_bitslip4_value2 <= 3'd7;
        uspddrphy_bitslip4_value3 <= 3'd7;
        uspddrphy_bitslip5_value2 <= 3'd7;
        uspddrphy_bitslip5_value3 <= 3'd7;
        uspddrphy_bitslip6_value2 <= 3'd7;
        uspddrphy_bitslip6_value3 <= 3'd7;
        uspddrphy_bitslip7_value2 <= 3'd7;
        uspddrphy_bitslip7_value3 <= 3'd7;
        uspddrphy_bitslip8_value0 <= 3'd7;
        uspddrphy_bitslip8_value1 <= 3'd7;
        uspddrphy_bitslip9_value0 <= 3'd7;
        uspddrphy_bitslip9_value1 <= 3'd7;
        uspddrphy_bitslip10_value0 <= 3'd7;
        uspddrphy_bitslip10_value1 <= 3'd7;
        uspddrphy_bitslip11_value0 <= 3'd7;
        uspddrphy_bitslip11_value1 <= 3'd7;
        uspddrphy_bitslip12_value0 <= 3'd7;
        uspddrphy_bitslip12_value1 <= 3'd7;
        uspddrphy_bitslip13_value0 <= 3'd7;
        uspddrphy_bitslip13_value1 <= 3'd7;
        uspddrphy_bitslip14_value0 <= 3'd7;
        uspddrphy_bitslip14_value1 <= 3'd7;
        uspddrphy_bitslip15_value0 <= 3'd7;
        uspddrphy_bitslip15_value1 <= 3'd7;
        uspddrphy_bitslip16_value0 <= 3'd7;
        uspddrphy_bitslip16_value1 <= 3'd7;
        uspddrphy_bitslip17_value0 <= 3'd7;
        uspddrphy_bitslip17_value1 <= 3'd7;
        uspddrphy_bitslip18_value0 <= 3'd7;
        uspddrphy_bitslip18_value1 <= 3'd7;
        uspddrphy_bitslip19_value0 <= 3'd7;
        uspddrphy_bitslip19_value1 <= 3'd7;
        uspddrphy_bitslip20_value0 <= 3'd7;
        uspddrphy_bitslip20_value1 <= 3'd7;
        uspddrphy_bitslip21_value0 <= 3'd7;
        uspddrphy_bitslip21_value1 <= 3'd7;
        uspddrphy_bitslip22_value0 <= 3'd7;
        uspddrphy_bitslip22_value1 <= 3'd7;
        uspddrphy_bitslip23_value0 <= 3'd7;
        uspddrphy_bitslip23_value1 <= 3'd7;
        uspddrphy_bitslip24_value0 <= 3'd7;
        uspddrphy_bitslip24_value1 <= 3'd7;
        uspddrphy_bitslip25_value0 <= 3'd7;
        uspddrphy_bitslip25_value1 <= 3'd7;
        uspddrphy_bitslip26_value0 <= 3'd7;
        uspddrphy_bitslip26_value1 <= 3'd7;
        uspddrphy_bitslip27_value0 <= 3'd7;
        uspddrphy_bitslip27_value1 <= 3'd7;
        uspddrphy_bitslip28_value0 <= 3'd7;
        uspddrphy_bitslip28_value1 <= 3'd7;
        uspddrphy_bitslip29_value0 <= 3'd7;
        uspddrphy_bitslip29_value1 <= 3'd7;
        uspddrphy_bitslip30_value0 <= 3'd7;
        uspddrphy_bitslip30_value1 <= 3'd7;
        uspddrphy_bitslip31_value0 <= 3'd7;
        uspddrphy_bitslip31_value1 <= 3'd7;
        uspddrphy_bitslip32_value0 <= 3'd7;
        uspddrphy_bitslip32_value1 <= 3'd7;
        uspddrphy_bitslip33_value0 <= 3'd7;
        uspddrphy_bitslip33_value1 <= 3'd7;
        uspddrphy_bitslip34_value0 <= 3'd7;
        uspddrphy_bitslip34_value1 <= 3'd7;
        uspddrphy_bitslip35_value0 <= 3'd7;
        uspddrphy_bitslip35_value1 <= 3'd7;
        uspddrphy_bitslip36_value0 <= 3'd7;
        uspddrphy_bitslip36_value1 <= 3'd7;
        uspddrphy_bitslip37_value0 <= 3'd7;
        uspddrphy_bitslip37_value1 <= 3'd7;
        uspddrphy_bitslip38_value0 <= 3'd7;
        uspddrphy_bitslip38_value1 <= 3'd7;
        uspddrphy_bitslip39_value0 <= 3'd7;
        uspddrphy_bitslip39_value1 <= 3'd7;
        uspddrphy_bitslip40_value0 <= 3'd7;
        uspddrphy_bitslip40_value1 <= 3'd7;
        uspddrphy_bitslip41_value0 <= 3'd7;
        uspddrphy_bitslip41_value1 <= 3'd7;
        uspddrphy_bitslip42_value0 <= 3'd7;
        uspddrphy_bitslip42_value1 <= 3'd7;
        uspddrphy_bitslip43_value0 <= 3'd7;
        uspddrphy_bitslip43_value1 <= 3'd7;
        uspddrphy_bitslip44_value0 <= 3'd7;
        uspddrphy_bitslip44_value1 <= 3'd7;
        uspddrphy_bitslip45_value0 <= 3'd7;
        uspddrphy_bitslip45_value1 <= 3'd7;
        uspddrphy_bitslip46_value0 <= 3'd7;
        uspddrphy_bitslip46_value1 <= 3'd7;
        uspddrphy_bitslip47_value0 <= 3'd7;
        uspddrphy_bitslip47_value1 <= 3'd7;
        uspddrphy_bitslip48_value0 <= 3'd7;
        uspddrphy_bitslip48_value1 <= 3'd7;
        uspddrphy_bitslip49_value0 <= 3'd7;
        uspddrphy_bitslip49_value1 <= 3'd7;
        uspddrphy_bitslip50_value0 <= 3'd7;
        uspddrphy_bitslip50_value1 <= 3'd7;
        uspddrphy_bitslip51_value0 <= 3'd7;
        uspddrphy_bitslip51_value1 <= 3'd7;
        uspddrphy_bitslip52_value0 <= 3'd7;
        uspddrphy_bitslip52_value1 <= 3'd7;
        uspddrphy_bitslip53_value0 <= 3'd7;
        uspddrphy_bitslip53_value1 <= 3'd7;
        uspddrphy_bitslip54_value0 <= 3'd7;
        uspddrphy_bitslip54_value1 <= 3'd7;
        uspddrphy_bitslip55_value0 <= 3'd7;
        uspddrphy_bitslip55_value1 <= 3'd7;
        uspddrphy_bitslip56_value0 <= 3'd7;
        uspddrphy_bitslip56_value1 <= 3'd7;
        uspddrphy_bitslip57_value0 <= 3'd7;
        uspddrphy_bitslip57_value1 <= 3'd7;
        uspddrphy_bitslip58_value0 <= 3'd7;
        uspddrphy_bitslip58_value1 <= 3'd7;
        uspddrphy_bitslip59_value0 <= 3'd7;
        uspddrphy_bitslip59_value1 <= 3'd7;
        uspddrphy_bitslip60_value0 <= 3'd7;
        uspddrphy_bitslip60_value1 <= 3'd7;
        uspddrphy_bitslip61_value0 <= 3'd7;
        uspddrphy_bitslip61_value1 <= 3'd7;
        uspddrphy_bitslip62_value0 <= 3'd7;
        uspddrphy_bitslip62_value1 <= 3'd7;
        uspddrphy_bitslip63_value0 <= 3'd7;
        uspddrphy_bitslip63_value1 <= 3'd7;
        uspddrphy_rddata_en_tappeddelayline0 <= 1'd0;
        uspddrphy_rddata_en_tappeddelayline1 <= 1'd0;
        uspddrphy_rddata_en_tappeddelayline2 <= 1'd0;
        uspddrphy_rddata_en_tappeddelayline3 <= 1'd0;
        uspddrphy_rddata_en_tappeddelayline4 <= 1'd0;
        uspddrphy_rddata_en_tappeddelayline5 <= 1'd0;
        uspddrphy_rddata_en_tappeddelayline6 <= 1'd0;
        uspddrphy_rddata_en_tappeddelayline7 <= 1'd0;
        uspddrphy_wrdata_en_tappeddelayline0 <= 1'd0;
        uspddrphy_wrdata_en_tappeddelayline1 <= 1'd0;
        uspddrphy_wrdata_en_tappeddelayline2 <= 1'd0;
        uspddrphy_wrdata_en_tappeddelayline3 <= 1'd0;
        controller_settings_storage <= 1'd1;
        controller_settings_re <= 1'd0;
        soc_sdram_storage <= 4'd1;
        soc_sdram_re <= 1'd0;
        soc_sdram_phaseinjector0_command_storage <= 6'd0;
        soc_sdram_phaseinjector0_command_re <= 1'd0;
        soc_sdram_phaseinjector0_address_re <= 1'd0;
        soc_sdram_phaseinjector0_baddress_re <= 1'd0;
        soc_sdram_phaseinjector0_wrdata_re <= 1'd0;
        soc_sdram_phaseinjector0_rddata_status <= 128'd0;
        soc_sdram_phaseinjector0_rddata_re <= 1'd0;
        soc_sdram_phaseinjector1_command_storage <= 6'd0;
        soc_sdram_phaseinjector1_command_re <= 1'd0;
        soc_sdram_phaseinjector1_address_re <= 1'd0;
        soc_sdram_phaseinjector1_baddress_re <= 1'd0;
        soc_sdram_phaseinjector1_wrdata_re <= 1'd0;
        soc_sdram_phaseinjector1_rddata_status <= 128'd0;
        soc_sdram_phaseinjector1_rddata_re <= 1'd0;
        soc_sdram_phaseinjector2_command_storage <= 6'd0;
        soc_sdram_phaseinjector2_command_re <= 1'd0;
        soc_sdram_phaseinjector2_address_re <= 1'd0;
        soc_sdram_phaseinjector2_baddress_re <= 1'd0;
        soc_sdram_phaseinjector2_wrdata_re <= 1'd0;
        soc_sdram_phaseinjector2_rddata_status <= 128'd0;
        soc_sdram_phaseinjector2_rddata_re <= 1'd0;
        soc_sdram_phaseinjector3_command_storage <= 6'd0;
        soc_sdram_phaseinjector3_command_re <= 1'd0;
        soc_sdram_phaseinjector3_address_re <= 1'd0;
        soc_sdram_phaseinjector3_baddress_re <= 1'd0;
        soc_sdram_phaseinjector3_wrdata_re <= 1'd0;
        soc_sdram_phaseinjector3_rddata_status <= 128'd0;
        soc_sdram_phaseinjector3_rddata_re <= 1'd0;
        soc_sdram_csrstorage0_storage <= 32'd3;
        soc_sdram_csrstorage0_re <= 1'd0;
        soc_sdram_csrstorage1_storage <= 32'd3;
        soc_sdram_csrstorage1_re <= 1'd0;
        soc_sdram_csrstorage2_storage <= 32'd3;
        soc_sdram_csrstorage2_re <= 1'd0;
        soc_sdram_csrstorage3_storage <= 32'd2;
        soc_sdram_csrstorage3_re <= 1'd0;
        soc_sdram_csrstorage4_storage <= 32'd977;
        soc_sdram_csrstorage4_re <= 1'd0;
        soc_sdram_csrstorage5_storage <= 32'd45;
        soc_sdram_csrstorage5_re <= 1'd0;
        soc_sdram_csrstorage6_storage <= 32'd6;
        soc_sdram_csrstorage6_re <= 1'd0;
        soc_sdram_csrstorage7_storage <= 32'd2;
        soc_sdram_csrstorage7_re <= 1'd0;
        soc_sdram_csrstorage8_storage <= 32'd2;
        soc_sdram_csrstorage8_re <= 1'd0;
        soc_sdram_csrstorage9_storage <= 32'd7;
        soc_sdram_csrstorage9_re <= 1'd0;
        soc_sdram_csrstorage10_storage <= 32'd6;
        soc_sdram_csrstorage10_re <= 1'd0;
        soc_sdram_csrstorage11_storage <= 32'd32;
        soc_sdram_csrstorage11_re <= 1'd0;
        soc_sdram_dfi_p0_address <= 16'd0;
        soc_sdram_dfi_p0_bank <= 4'd0;
        soc_sdram_dfi_p0_cas_n <= 1'd1;
        soc_sdram_dfi_p0_cs_n <= 1'd1;
        soc_sdram_dfi_p0_ras_n <= 1'd1;
        soc_sdram_dfi_p0_we_n <= 1'd1;
        soc_sdram_dfi_p0_wrdata_en <= 1'd0;
        soc_sdram_dfi_p0_rddata_en <= 1'd0;
        soc_sdram_dfi_p1_address <= 16'd0;
        soc_sdram_dfi_p1_bank <= 4'd0;
        soc_sdram_dfi_p1_cas_n <= 1'd1;
        soc_sdram_dfi_p1_cs_n <= 1'd1;
        soc_sdram_dfi_p1_ras_n <= 1'd1;
        soc_sdram_dfi_p1_we_n <= 1'd1;
        soc_sdram_dfi_p1_wrdata_en <= 1'd0;
        soc_sdram_dfi_p1_rddata_en <= 1'd0;
        soc_sdram_dfi_p2_address <= 16'd0;
        soc_sdram_dfi_p2_bank <= 4'd0;
        soc_sdram_dfi_p2_cas_n <= 1'd1;
        soc_sdram_dfi_p2_cs_n <= 1'd1;
        soc_sdram_dfi_p2_ras_n <= 1'd1;
        soc_sdram_dfi_p2_we_n <= 1'd1;
        soc_sdram_dfi_p2_wrdata_en <= 1'd0;
        soc_sdram_dfi_p2_rddata_en <= 1'd0;
        soc_sdram_dfi_p3_address <= 16'd0;
        soc_sdram_dfi_p3_bank <= 4'd0;
        soc_sdram_dfi_p3_cas_n <= 1'd1;
        soc_sdram_dfi_p3_cs_n <= 1'd1;
        soc_sdram_dfi_p3_ras_n <= 1'd1;
        soc_sdram_dfi_p3_we_n <= 1'd1;
        soc_sdram_dfi_p3_wrdata_en <= 1'd0;
        soc_sdram_dfi_p3_rddata_en <= 1'd0;
        soc_sdram_cmd_payload_a <= 16'd0;
        soc_sdram_cmd_payload_ba <= 4'd0;
        soc_sdram_cmd_payload_cas <= 1'd0;
        soc_sdram_cmd_payload_ras <= 1'd0;
        soc_sdram_cmd_payload_we <= 1'd0;
        soc_sdram_timer_count1 <= 32'd0;
        soc_sdram_postponer_req_o <= 1'd0;
        soc_sdram_postponer_count <= 1'd0;
        soc_sdram_sequencer_done1 <= 1'd0;
        soc_sdram_sequencer_counter <= 33'd0;
        soc_sdram_sequencer_count <= 1'd0;
        soc_sdram_zqcs_timer_count1 <= 1'd0;
        soc_sdram_zqcs_executer_done <= 1'd0;
        soc_sdram_zqcs_executer_trp <= 32'd0;
        soc_sdram_zqcs_executer_tzqcs <= 32'd0;
        soc_sdram_zqcs_executer_counter <= 33'd0;
        soc_sdram_zqcs_executer_target <= 33'd0;
        soc_sdram_zqcs_executer_trigger <= 1'd0;
        soc_sdram_bankmachine0_timer <= 33'd0;
        soc_sdram_bankmachine0_level <= 4'd0;
        soc_sdram_bankmachine0_produce <= 3'd0;
        soc_sdram_bankmachine0_consume <= 3'd0;
        soc_sdram_bankmachine0_pipe_valid_source_valid <= 1'd0;
        soc_sdram_bankmachine0_pipe_valid_source_payload_we <= 1'd0;
        soc_sdram_bankmachine0_pipe_valid_source_payload_addr <= 23'd0;
        soc_sdram_bankmachine0_row <= 16'd0;
        soc_sdram_bankmachine0_row_opened <= 1'd0;
        soc_sdram_bankmachine0_twtpcon_ready <= 1'd0;
        soc_sdram_bankmachine0_twtpcon_count <= 33'd0;
        soc_sdram_bankmachine0_trccon_ready <= 1'd0;
        soc_sdram_bankmachine0_trccon_count <= 32'd0;
        soc_sdram_bankmachine0_trascon_ready <= 1'd0;
        soc_sdram_bankmachine0_trascon_count <= 32'd0;
        soc_sdram_bankmachine1_timer <= 33'd0;
        soc_sdram_bankmachine1_level <= 4'd0;
        soc_sdram_bankmachine1_produce <= 3'd0;
        soc_sdram_bankmachine1_consume <= 3'd0;
        soc_sdram_bankmachine1_pipe_valid_source_valid <= 1'd0;
        soc_sdram_bankmachine1_pipe_valid_source_payload_we <= 1'd0;
        soc_sdram_bankmachine1_pipe_valid_source_payload_addr <= 23'd0;
        soc_sdram_bankmachine1_row <= 16'd0;
        soc_sdram_bankmachine1_row_opened <= 1'd0;
        soc_sdram_bankmachine1_twtpcon_ready <= 1'd0;
        soc_sdram_bankmachine1_twtpcon_count <= 33'd0;
        soc_sdram_bankmachine1_trccon_ready <= 1'd0;
        soc_sdram_bankmachine1_trccon_count <= 32'd0;
        soc_sdram_bankmachine1_trascon_ready <= 1'd0;
        soc_sdram_bankmachine1_trascon_count <= 32'd0;
        soc_sdram_bankmachine2_timer <= 33'd0;
        soc_sdram_bankmachine2_level <= 4'd0;
        soc_sdram_bankmachine2_produce <= 3'd0;
        soc_sdram_bankmachine2_consume <= 3'd0;
        soc_sdram_bankmachine2_pipe_valid_source_valid <= 1'd0;
        soc_sdram_bankmachine2_pipe_valid_source_payload_we <= 1'd0;
        soc_sdram_bankmachine2_pipe_valid_source_payload_addr <= 23'd0;
        soc_sdram_bankmachine2_row <= 16'd0;
        soc_sdram_bankmachine2_row_opened <= 1'd0;
        soc_sdram_bankmachine2_twtpcon_ready <= 1'd0;
        soc_sdram_bankmachine2_twtpcon_count <= 33'd0;
        soc_sdram_bankmachine2_trccon_ready <= 1'd0;
        soc_sdram_bankmachine2_trccon_count <= 32'd0;
        soc_sdram_bankmachine2_trascon_ready <= 1'd0;
        soc_sdram_bankmachine2_trascon_count <= 32'd0;
        soc_sdram_bankmachine3_timer <= 33'd0;
        soc_sdram_bankmachine3_level <= 4'd0;
        soc_sdram_bankmachine3_produce <= 3'd0;
        soc_sdram_bankmachine3_consume <= 3'd0;
        soc_sdram_bankmachine3_pipe_valid_source_valid <= 1'd0;
        soc_sdram_bankmachine3_pipe_valid_source_payload_we <= 1'd0;
        soc_sdram_bankmachine3_pipe_valid_source_payload_addr <= 23'd0;
        soc_sdram_bankmachine3_row <= 16'd0;
        soc_sdram_bankmachine3_row_opened <= 1'd0;
        soc_sdram_bankmachine3_twtpcon_ready <= 1'd0;
        soc_sdram_bankmachine3_twtpcon_count <= 33'd0;
        soc_sdram_bankmachine3_trccon_ready <= 1'd0;
        soc_sdram_bankmachine3_trccon_count <= 32'd0;
        soc_sdram_bankmachine3_trascon_ready <= 1'd0;
        soc_sdram_bankmachine3_trascon_count <= 32'd0;
        soc_sdram_bankmachine4_timer <= 33'd0;
        soc_sdram_bankmachine4_level <= 4'd0;
        soc_sdram_bankmachine4_produce <= 3'd0;
        soc_sdram_bankmachine4_consume <= 3'd0;
        soc_sdram_bankmachine4_pipe_valid_source_valid <= 1'd0;
        soc_sdram_bankmachine4_pipe_valid_source_payload_we <= 1'd0;
        soc_sdram_bankmachine4_pipe_valid_source_payload_addr <= 23'd0;
        soc_sdram_bankmachine4_row <= 16'd0;
        soc_sdram_bankmachine4_row_opened <= 1'd0;
        soc_sdram_bankmachine4_twtpcon_ready <= 1'd0;
        soc_sdram_bankmachine4_twtpcon_count <= 33'd0;
        soc_sdram_bankmachine4_trccon_ready <= 1'd0;
        soc_sdram_bankmachine4_trccon_count <= 32'd0;
        soc_sdram_bankmachine4_trascon_ready <= 1'd0;
        soc_sdram_bankmachine4_trascon_count <= 32'd0;
        soc_sdram_bankmachine5_timer <= 33'd0;
        soc_sdram_bankmachine5_level <= 4'd0;
        soc_sdram_bankmachine5_produce <= 3'd0;
        soc_sdram_bankmachine5_consume <= 3'd0;
        soc_sdram_bankmachine5_pipe_valid_source_valid <= 1'd0;
        soc_sdram_bankmachine5_pipe_valid_source_payload_we <= 1'd0;
        soc_sdram_bankmachine5_pipe_valid_source_payload_addr <= 23'd0;
        soc_sdram_bankmachine5_row <= 16'd0;
        soc_sdram_bankmachine5_row_opened <= 1'd0;
        soc_sdram_bankmachine5_twtpcon_ready <= 1'd0;
        soc_sdram_bankmachine5_twtpcon_count <= 33'd0;
        soc_sdram_bankmachine5_trccon_ready <= 1'd0;
        soc_sdram_bankmachine5_trccon_count <= 32'd0;
        soc_sdram_bankmachine5_trascon_ready <= 1'd0;
        soc_sdram_bankmachine5_trascon_count <= 32'd0;
        soc_sdram_bankmachine6_timer <= 33'd0;
        soc_sdram_bankmachine6_level <= 4'd0;
        soc_sdram_bankmachine6_produce <= 3'd0;
        soc_sdram_bankmachine6_consume <= 3'd0;
        soc_sdram_bankmachine6_pipe_valid_source_valid <= 1'd0;
        soc_sdram_bankmachine6_pipe_valid_source_payload_we <= 1'd0;
        soc_sdram_bankmachine6_pipe_valid_source_payload_addr <= 23'd0;
        soc_sdram_bankmachine6_row <= 16'd0;
        soc_sdram_bankmachine6_row_opened <= 1'd0;
        soc_sdram_bankmachine6_twtpcon_ready <= 1'd0;
        soc_sdram_bankmachine6_twtpcon_count <= 33'd0;
        soc_sdram_bankmachine6_trccon_ready <= 1'd0;
        soc_sdram_bankmachine6_trccon_count <= 32'd0;
        soc_sdram_bankmachine6_trascon_ready <= 1'd0;
        soc_sdram_bankmachine6_trascon_count <= 32'd0;
        soc_sdram_bankmachine7_timer <= 33'd0;
        soc_sdram_bankmachine7_level <= 4'd0;
        soc_sdram_bankmachine7_produce <= 3'd0;
        soc_sdram_bankmachine7_consume <= 3'd0;
        soc_sdram_bankmachine7_pipe_valid_source_valid <= 1'd0;
        soc_sdram_bankmachine7_pipe_valid_source_payload_we <= 1'd0;
        soc_sdram_bankmachine7_pipe_valid_source_payload_addr <= 23'd0;
        soc_sdram_bankmachine7_row <= 16'd0;
        soc_sdram_bankmachine7_row_opened <= 1'd0;
        soc_sdram_bankmachine7_twtpcon_ready <= 1'd0;
        soc_sdram_bankmachine7_twtpcon_count <= 33'd0;
        soc_sdram_bankmachine7_trccon_ready <= 1'd0;
        soc_sdram_bankmachine7_trccon_count <= 32'd0;
        soc_sdram_bankmachine7_trascon_ready <= 1'd0;
        soc_sdram_bankmachine7_trascon_count <= 32'd0;
        soc_sdram_bankmachine8_timer <= 33'd0;
        soc_sdram_bankmachine8_level <= 4'd0;
        soc_sdram_bankmachine8_produce <= 3'd0;
        soc_sdram_bankmachine8_consume <= 3'd0;
        soc_sdram_bankmachine8_pipe_valid_source_valid <= 1'd0;
        soc_sdram_bankmachine8_pipe_valid_source_payload_we <= 1'd0;
        soc_sdram_bankmachine8_pipe_valid_source_payload_addr <= 23'd0;
        soc_sdram_bankmachine8_row <= 16'd0;
        soc_sdram_bankmachine8_row_opened <= 1'd0;
        soc_sdram_bankmachine8_twtpcon_ready <= 1'd0;
        soc_sdram_bankmachine8_twtpcon_count <= 33'd0;
        soc_sdram_bankmachine8_trccon_ready <= 1'd0;
        soc_sdram_bankmachine8_trccon_count <= 32'd0;
        soc_sdram_bankmachine8_trascon_ready <= 1'd0;
        soc_sdram_bankmachine8_trascon_count <= 32'd0;
        soc_sdram_bankmachine9_timer <= 33'd0;
        soc_sdram_bankmachine9_level <= 4'd0;
        soc_sdram_bankmachine9_produce <= 3'd0;
        soc_sdram_bankmachine9_consume <= 3'd0;
        soc_sdram_bankmachine9_pipe_valid_source_valid <= 1'd0;
        soc_sdram_bankmachine9_pipe_valid_source_payload_we <= 1'd0;
        soc_sdram_bankmachine9_pipe_valid_source_payload_addr <= 23'd0;
        soc_sdram_bankmachine9_row <= 16'd0;
        soc_sdram_bankmachine9_row_opened <= 1'd0;
        soc_sdram_bankmachine9_twtpcon_ready <= 1'd0;
        soc_sdram_bankmachine9_twtpcon_count <= 33'd0;
        soc_sdram_bankmachine9_trccon_ready <= 1'd0;
        soc_sdram_bankmachine9_trccon_count <= 32'd0;
        soc_sdram_bankmachine9_trascon_ready <= 1'd0;
        soc_sdram_bankmachine9_trascon_count <= 32'd0;
        soc_sdram_bankmachine10_timer <= 33'd0;
        soc_sdram_bankmachine10_level <= 4'd0;
        soc_sdram_bankmachine10_produce <= 3'd0;
        soc_sdram_bankmachine10_consume <= 3'd0;
        soc_sdram_bankmachine10_pipe_valid_source_valid <= 1'd0;
        soc_sdram_bankmachine10_pipe_valid_source_payload_we <= 1'd0;
        soc_sdram_bankmachine10_pipe_valid_source_payload_addr <= 23'd0;
        soc_sdram_bankmachine10_row <= 16'd0;
        soc_sdram_bankmachine10_row_opened <= 1'd0;
        soc_sdram_bankmachine10_twtpcon_ready <= 1'd0;
        soc_sdram_bankmachine10_twtpcon_count <= 33'd0;
        soc_sdram_bankmachine10_trccon_ready <= 1'd0;
        soc_sdram_bankmachine10_trccon_count <= 32'd0;
        soc_sdram_bankmachine10_trascon_ready <= 1'd0;
        soc_sdram_bankmachine10_trascon_count <= 32'd0;
        soc_sdram_bankmachine11_timer <= 33'd0;
        soc_sdram_bankmachine11_level <= 4'd0;
        soc_sdram_bankmachine11_produce <= 3'd0;
        soc_sdram_bankmachine11_consume <= 3'd0;
        soc_sdram_bankmachine11_pipe_valid_source_valid <= 1'd0;
        soc_sdram_bankmachine11_pipe_valid_source_payload_we <= 1'd0;
        soc_sdram_bankmachine11_pipe_valid_source_payload_addr <= 23'd0;
        soc_sdram_bankmachine11_row <= 16'd0;
        soc_sdram_bankmachine11_row_opened <= 1'd0;
        soc_sdram_bankmachine11_twtpcon_ready <= 1'd0;
        soc_sdram_bankmachine11_twtpcon_count <= 33'd0;
        soc_sdram_bankmachine11_trccon_ready <= 1'd0;
        soc_sdram_bankmachine11_trccon_count <= 32'd0;
        soc_sdram_bankmachine11_trascon_ready <= 1'd0;
        soc_sdram_bankmachine11_trascon_count <= 32'd0;
        soc_sdram_bankmachine12_timer <= 33'd0;
        soc_sdram_bankmachine12_level <= 4'd0;
        soc_sdram_bankmachine12_produce <= 3'd0;
        soc_sdram_bankmachine12_consume <= 3'd0;
        soc_sdram_bankmachine12_pipe_valid_source_valid <= 1'd0;
        soc_sdram_bankmachine12_pipe_valid_source_payload_we <= 1'd0;
        soc_sdram_bankmachine12_pipe_valid_source_payload_addr <= 23'd0;
        soc_sdram_bankmachine12_row <= 16'd0;
        soc_sdram_bankmachine12_row_opened <= 1'd0;
        soc_sdram_bankmachine12_twtpcon_ready <= 1'd0;
        soc_sdram_bankmachine12_twtpcon_count <= 33'd0;
        soc_sdram_bankmachine12_trccon_ready <= 1'd0;
        soc_sdram_bankmachine12_trccon_count <= 32'd0;
        soc_sdram_bankmachine12_trascon_ready <= 1'd0;
        soc_sdram_bankmachine12_trascon_count <= 32'd0;
        soc_sdram_bankmachine13_timer <= 33'd0;
        soc_sdram_bankmachine13_level <= 4'd0;
        soc_sdram_bankmachine13_produce <= 3'd0;
        soc_sdram_bankmachine13_consume <= 3'd0;
        soc_sdram_bankmachine13_pipe_valid_source_valid <= 1'd0;
        soc_sdram_bankmachine13_pipe_valid_source_payload_we <= 1'd0;
        soc_sdram_bankmachine13_pipe_valid_source_payload_addr <= 23'd0;
        soc_sdram_bankmachine13_row <= 16'd0;
        soc_sdram_bankmachine13_row_opened <= 1'd0;
        soc_sdram_bankmachine13_twtpcon_ready <= 1'd0;
        soc_sdram_bankmachine13_twtpcon_count <= 33'd0;
        soc_sdram_bankmachine13_trccon_ready <= 1'd0;
        soc_sdram_bankmachine13_trccon_count <= 32'd0;
        soc_sdram_bankmachine13_trascon_ready <= 1'd0;
        soc_sdram_bankmachine13_trascon_count <= 32'd0;
        soc_sdram_bankmachine14_timer <= 33'd0;
        soc_sdram_bankmachine14_level <= 4'd0;
        soc_sdram_bankmachine14_produce <= 3'd0;
        soc_sdram_bankmachine14_consume <= 3'd0;
        soc_sdram_bankmachine14_pipe_valid_source_valid <= 1'd0;
        soc_sdram_bankmachine14_pipe_valid_source_payload_we <= 1'd0;
        soc_sdram_bankmachine14_pipe_valid_source_payload_addr <= 23'd0;
        soc_sdram_bankmachine14_row <= 16'd0;
        soc_sdram_bankmachine14_row_opened <= 1'd0;
        soc_sdram_bankmachine14_twtpcon_ready <= 1'd0;
        soc_sdram_bankmachine14_twtpcon_count <= 33'd0;
        soc_sdram_bankmachine14_trccon_ready <= 1'd0;
        soc_sdram_bankmachine14_trccon_count <= 32'd0;
        soc_sdram_bankmachine14_trascon_ready <= 1'd0;
        soc_sdram_bankmachine14_trascon_count <= 32'd0;
        soc_sdram_bankmachine15_timer <= 33'd0;
        soc_sdram_bankmachine15_level <= 4'd0;
        soc_sdram_bankmachine15_produce <= 3'd0;
        soc_sdram_bankmachine15_consume <= 3'd0;
        soc_sdram_bankmachine15_pipe_valid_source_valid <= 1'd0;
        soc_sdram_bankmachine15_pipe_valid_source_payload_we <= 1'd0;
        soc_sdram_bankmachine15_pipe_valid_source_payload_addr <= 23'd0;
        soc_sdram_bankmachine15_row <= 16'd0;
        soc_sdram_bankmachine15_row_opened <= 1'd0;
        soc_sdram_bankmachine15_twtpcon_ready <= 1'd0;
        soc_sdram_bankmachine15_twtpcon_count <= 33'd0;
        soc_sdram_bankmachine15_trccon_ready <= 1'd0;
        soc_sdram_bankmachine15_trccon_count <= 32'd0;
        soc_sdram_bankmachine15_trascon_ready <= 1'd0;
        soc_sdram_bankmachine15_trascon_count <= 32'd0;
        soc_sdram_choose_cmd_grant <= 4'd0;
        soc_sdram_choose_req_grant <= 4'd0;
        soc_sdram_trrdcon_ready <= 1'd0;
        soc_sdram_trrdcon_count <= 32'd0;
        soc_sdram_tfawcon_ready <= 1'd1;
        soc_sdram_tfawcon_window <= 32'd0;
        soc_sdram_tccdcon_ready <= 1'd0;
        soc_sdram_tccdcon_count <= 32'd0;
        soc_sdram_twtrcon_ready <= 1'd0;
        soc_sdram_twtrcon_count <= 7'd0;
        soc_sdram_time0 <= 5'd0;
        soc_sdram_time1 <= 4'd0;
        soc_sdram_generator_done_re <= 1'd0;
        soc_sdram_generator_base_storage <= 33'd0;
        soc_sdram_generator_base_re <= 1'd0;
        soc_sdram_generator_end_storage <= 33'd0;
        soc_sdram_generator_end_re <= 1'd0;
        soc_sdram_generator_length_storage <= 33'd0;
        soc_sdram_generator_length_re <= 1'd0;
        soc_sdram_generator_random_storage <= 2'd0;
        soc_sdram_generator_random_re <= 1'd0;
        soc_sdram_generator_ticks_re <= 1'd0;
        soc_sdram_generator_ticks <= 32'd0;
        soc_sdram_generator_data_gen_lfsr_state <= 31'd0;
        soc_sdram_generator_data_gen_count_o <= 31'd0;
        soc_sdram_generator_addr_gen_lfsr_state <= 31'd0;
        soc_sdram_generator_addr_gen_count_o <= 31'd0;
        soc_sdram_generator_fifo_level <= 5'd0;
        soc_sdram_generator_fifo_produce <= 4'd0;
        soc_sdram_generator_fifo_consume <= 4'd0;
        soc_sdram_checker_done_re <= 1'd0;
        soc_sdram_checker_base_storage <= 33'd0;
        soc_sdram_checker_base_re <= 1'd0;
        soc_sdram_checker_end_storage <= 33'd0;
        soc_sdram_checker_end_re <= 1'd0;
        soc_sdram_checker_length_storage <= 33'd0;
        soc_sdram_checker_length_re <= 1'd0;
        soc_sdram_checker_random_storage <= 2'd0;
        soc_sdram_checker_random_re <= 1'd0;
        soc_sdram_checker_ticks_re <= 1'd0;
        soc_sdram_checker_errors_re <= 1'd0;
        soc_sdram_checker_ticks <= 32'd0;
        soc_sdram_checker_errors <= 32'd0;
        soc_sdram_checker_data_gen_lfsr_state <= 31'd0;
        soc_sdram_checker_data_gen_count_o <= 31'd0;
        soc_sdram_checker_addr_gen_lfsr_state <= 31'd0;
        soc_sdram_checker_addr_gen_count_o <= 31'd0;
        soc_sdram_checker_rsv_level <= 5'd0;
        soc_sdram_checker_fifo_level <= 5'd0;
        soc_sdram_checker_fifo_produce <= 4'd0;
        soc_sdram_checker_fifo_consume <= 4'd0;
        soc_aborted <= 1'd0;
        init_done_storage <= 1'd0;
        init_done_re <= 1'd0;
        init_error_storage <= 1'd0;
        init_error_re <= 1'd0;
        soc_uartbone_tx_cdc_cdc_graycounter0_q <= 3'd0;
        soc_uartbone_tx_cdc_cdc_graycounter0_q_binary <= 3'd0;
        soc_uartbone_rx_cdc_cdc_graycounter1_q <= 3'd0;
        soc_uartbone_rx_cdc_cdc_graycounter1_q_binary <= 3'd0;
        soc_uartbone_incr <= 1'd0;
        soc_uartbone_count <= 24'd12500000;
        rowhammer_dma_rsv_level <= 5'd0;
        rowhammer_dma_fifo_level <= 5'd0;
        rowhammer_dma_fifo_produce <= 4'd0;
        rowhammer_dma_fifo_consume <= 4'd0;
        rowhammer_enabled_storage <= 1'd0;
        rowhammer_enabled_re <= 1'd0;
        rowhammer_address1_storage <= 27'd0;
        rowhammer_address1_re <= 1'd0;
        rowhammer_address2_storage <= 27'd0;
        rowhammer_address2_re <= 1'd0;
        rowhammer_count_re <= 1'd0;
        rowhammer_counter <= 32'd0;
        soc_interface1_ack <= 1'd0;
        soc_interface2_ack <= 1'd0;
        writer_fifo_level <= 3'd0;
        writer_fifo_produce <= 2'd0;
        writer_fifo_consume <= 2'd0;
        writer_cmd_counter <= 32'd0;
        writer_ready_re <= 1'd0;
        writer_count_storage <= 32'd0;
        writer_count_re <= 1'd0;
        writer_done_re <= 1'd0;
        writer_mem_mask_storage <= 32'd0;
        writer_mem_mask_re <= 1'd0;
        writer_data_mask_storage <= 32'd0;
        writer_data_mask_re <= 1'd0;
        writer_divisor_mask_storage <= 5'd0;
        writer_divisor_mask_re <= 1'd0;
        writer_selection_mask_storage <= 32'd0;
        writer_selection_mask_re <= 1'd0;
        reader_error_count <= 32'd0;
        reader_rsv_level <= 3'd0;
        reader_fifo_level <= 3'd0;
        reader_fifo_produce <= 2'd0;
        reader_fifo_consume <= 2'd0;
        reader_address_fifo_sink_payload_address <= 27'd0;
        reader_address_fifo_level <= 3'd0;
        reader_address_fifo_produce <= 2'd0;
        reader_address_fifo_consume <= 2'd0;
        reader_counter_addr <= 32'd0;
        reader_counter_gen <= 32'd0;
        reader_error_fifo_sink_payload_offset <= 32'd0;
        reader_error_fifo_sink_payload_data <= 512'd0;
        reader_error_fifo_sink_payload_expected <= 512'd0;
        reader_error_fifo_level <= 2'd0;
        reader_error_fifo_produce <= 1'd0;
        reader_error_fifo_consume <= 1'd0;
        reader_ready_re <= 1'd0;
        reader_count_storage <= 32'd0;
        reader_count_re <= 1'd0;
        reader_done_re <= 1'd0;
        reader_mem_mask_storage <= 32'd0;
        reader_mem_mask_re <= 1'd0;
        reader_data_mask_storage <= 32'd0;
        reader_data_mask_re <= 1'd0;
        reader_divisor_mask_storage <= 5'd0;
        reader_divisor_mask_re <= 1'd0;
        reader_selection_mask_storage <= 32'd0;
        reader_selection_mask_re <= 1'd0;
        reader_error_count_re <= 1'd0;
        reader_skip_fifo_storage <= 1'd0;
        reader_skip_fifo_re <= 1'd0;
        reader_error_offset_re <= 1'd0;
        reader_error_data_re <= 1'd0;
        reader_error_expected_re <= 1'd0;
        reader_error_ready_re <= 1'd0;
        soc_interface3_ack <= 1'd0;
        soc_interface4_ack <= 1'd0;
        dfi_switch_counter <= 32'd0;
        refresh_count_status <= 32'd0;
        refresh_count_re <= 1'd0;
        at_refresh_storage <= 32'd0;
        at_refresh_re <= 1'd0;
        mc_ongoing_d <= 1'd0;
        payload_executor_program_counter <= 13'd0;
        payload_executor_loop_counter <= 12'd0;
        payload_executor_idle_counter <= 29'd0;
        payload_executor_scratchpad_counter <= 4'd0;
        payload_executor_scratchpad_overflow <= 1'd0;
        payload_executor_scratchpad_adr <= 4'd0;
        payload_executor_scratchpad_we <= 1'd0;
        payload_executor_scratchpad_dat_w <= 512'd0;
        payloadexecutor_status_re <= 1'd0;
        payloadexecutor_read_count_re <= 1'd0;
        _w_storage <= 3'd5;
        _w_re <= 1'd0;
        _r_re <= 1'd0;
        axi2axilite_pipe_valid_source_valid <= 1'd0;
        axi2axilite_pipe_valid_source_payload_addr <= 40'd0;
        axi2axilite_pipe_valid_source_payload_burst <= 2'd0;
        axi2axilite_pipe_valid_source_payload_len <= 8'd0;
        axi2axilite_pipe_valid_source_payload_size <= 3'd0;
        axi2axilite_pipe_valid_source_payload_lock <= 1'd0;
        axi2axilite_pipe_valid_source_payload_prot <= 3'd0;
        axi2axilite_pipe_valid_source_payload_cache <= 4'd0;
        axi2axilite_pipe_valid_source_payload_qos <= 4'd0;
        axi2axilite_pipe_valid_source_payload_region <= 4'd0;
        axi2axilite_beat_count <= 8'd0;
        axi2axilite_beat_offset <= 13'd0;
        axi2axilite_cmd_done <= 1'd0;
        axi2axilite_last_ar_aw_n <= 1'd0;
        axilite2wishbone_data <= 32'd0;
        axilite2wishbone_last_ar_aw_n <= 1'd0;
        soc_we <= 1'd0;
        grant <= 2'd0;
        slave_sel_r <= 8'd0;
        count <= 20'd1000000;
        csr_bankarray_sel_r <= 1'd0;
        soc_syncablerefresher_state <= 2'd0;
        soc_bankmachine0_state <= 3'd0;
        soc_bankmachine1_state <= 3'd0;
        soc_bankmachine2_state <= 3'd0;
        soc_bankmachine3_state <= 3'd0;
        soc_bankmachine4_state <= 3'd0;
        soc_bankmachine5_state <= 3'd0;
        soc_bankmachine6_state <= 3'd0;
        soc_bankmachine7_state <= 3'd0;
        soc_bankmachine8_state <= 3'd0;
        soc_bankmachine9_state <= 3'd0;
        soc_bankmachine10_state <= 3'd0;
        soc_bankmachine11_state <= 3'd0;
        soc_bankmachine12_state <= 3'd0;
        soc_bankmachine13_state <= 3'd0;
        soc_bankmachine14_state <= 3'd0;
        soc_bankmachine15_state <= 3'd0;
        soc_multiplexer_state <= 4'd0;
        soc_roundrobin0_grant <= 3'd0;
        soc_roundrobin1_grant <= 3'd0;
        soc_roundrobin2_grant <= 3'd0;
        soc_roundrobin3_grant <= 3'd0;
        soc_roundrobin4_grant <= 3'd0;
        soc_roundrobin5_grant <= 3'd0;
        soc_roundrobin6_grant <= 3'd0;
        soc_roundrobin7_grant <= 3'd0;
        soc_roundrobin8_grant <= 3'd0;
        soc_roundrobin9_grant <= 3'd0;
        soc_roundrobin10_grant <= 3'd0;
        soc_roundrobin11_grant <= 3'd0;
        soc_roundrobin12_grant <= 3'd0;
        soc_roundrobin13_grant <= 3'd0;
        soc_roundrobin14_grant <= 3'd0;
        soc_roundrobin15_grant <= 3'd0;
        soc_new_master_wdata_ready0 <= 1'd0;
        soc_new_master_wdata_ready1 <= 1'd0;
        soc_new_master_wdata_ready2 <= 1'd0;
        soc_new_master_wdata_ready3 <= 1'd0;
        soc_new_master_wdata_ready4 <= 1'd0;
        soc_new_master_wdata_ready5 <= 1'd0;
        soc_new_master_wdata_ready6 <= 1'd0;
        soc_new_master_wdata_ready7 <= 1'd0;
        soc_new_master_wdata_ready8 <= 1'd0;
        soc_new_master_wdata_ready9 <= 1'd0;
        soc_new_master_wdata_ready10 <= 1'd0;
        soc_new_master_wdata_ready11 <= 1'd0;
        soc_new_master_wdata_ready12 <= 1'd0;
        soc_new_master_wdata_ready13 <= 1'd0;
        soc_new_master_wdata_ready14 <= 1'd0;
        soc_new_master_wdata_ready15 <= 1'd0;
        soc_new_master_wdata_ready16 <= 1'd0;
        soc_new_master_wdata_ready17 <= 1'd0;
        soc_new_master_rdata_valid0 <= 1'd0;
        soc_new_master_rdata_valid1 <= 1'd0;
        soc_new_master_rdata_valid2 <= 1'd0;
        soc_new_master_rdata_valid3 <= 1'd0;
        soc_new_master_rdata_valid4 <= 1'd0;
        soc_new_master_rdata_valid5 <= 1'd0;
        soc_new_master_rdata_valid6 <= 1'd0;
        soc_new_master_rdata_valid7 <= 1'd0;
        soc_new_master_rdata_valid8 <= 1'd0;
        soc_new_master_rdata_valid9 <= 1'd0;
        soc_new_master_rdata_valid10 <= 1'd0;
        soc_new_master_rdata_valid11 <= 1'd0;
        soc_new_master_rdata_valid12 <= 1'd0;
        soc_new_master_rdata_valid13 <= 1'd0;
        soc_new_master_rdata_valid14 <= 1'd0;
        soc_new_master_rdata_valid15 <= 1'd0;
        soc_new_master_rdata_valid16 <= 1'd0;
        soc_new_master_rdata_valid17 <= 1'd0;
        soc_new_master_rdata_valid18 <= 1'd0;
        soc_new_master_rdata_valid19 <= 1'd0;
        soc_new_master_rdata_valid20 <= 1'd0;
        soc_new_master_rdata_valid21 <= 1'd0;
        soc_new_master_rdata_valid22 <= 1'd0;
        soc_new_master_rdata_valid23 <= 1'd0;
        soc_new_master_rdata_valid24 <= 1'd0;
        soc_new_master_rdata_valid25 <= 1'd0;
        soc_new_master_rdata_valid26 <= 1'd0;
        soc_new_master_rdata_valid27 <= 1'd0;
        soc_new_master_rdata_valid28 <= 1'd0;
        soc_new_master_rdata_valid29 <= 1'd0;
        soc_new_master_rdata_valid30 <= 1'd0;
        soc_new_master_rdata_valid31 <= 1'd0;
        soc_new_master_rdata_valid32 <= 1'd0;
        soc_new_master_rdata_valid33 <= 1'd0;
        soc_new_master_rdata_valid34 <= 1'd0;
        soc_new_master_rdata_valid35 <= 1'd0;
        soc_new_master_rdata_valid36 <= 1'd0;
        soc_new_master_rdata_valid37 <= 1'd0;
        soc_new_master_rdata_valid38 <= 1'd0;
        soc_new_master_rdata_valid39 <= 1'd0;
        soc_new_master_rdata_valid40 <= 1'd0;
        soc_new_master_rdata_valid41 <= 1'd0;
        soc_new_master_rdata_valid42 <= 1'd0;
        soc_new_master_rdata_valid43 <= 1'd0;
        soc_new_master_rdata_valid44 <= 1'd0;
        soc_new_master_rdata_valid45 <= 1'd0;
        soc_new_master_rdata_valid46 <= 1'd0;
        soc_new_master_rdata_valid47 <= 1'd0;
        soc_new_master_rdata_valid48 <= 1'd0;
        soc_new_master_rdata_valid49 <= 1'd0;
        soc_new_master_rdata_valid50 <= 1'd0;
        soc_new_master_rdata_valid51 <= 1'd0;
        soc_new_master_rdata_valid52 <= 1'd0;
        soc_new_master_rdata_valid53 <= 1'd0;
        soc_litedrambistgenerator_state <= 3'd0;
        soc_fsm0_state0 <= 2'd0;
        soc_fsm1_state0 <= 2'd0;
        soc_fullmemorywe_state <= 2'd0;
        soc_litedramwishbone2native_state <= 2'd0;
        soc_uartbone_state <= 3'd0;
        soc_writer_state <= 2'd0;
        soc_fsm0_state1 <= 2'd0;
        soc_fsm1_state1 <= 2'd0;
        soc_dfiswitch_state <= 1'd0;
        soc_payloadexecutor_state <= 2'd0;
        soc_axi2axilite_state <= 2'd0;
        soc_axilite2wishbone_state <= 3'd0;
        soc_wishbone2csr_state <= 2'd0;
    end
    xilinxmultiregimpl2_regs0 <= soc_uartbone_tx_cdc_cdc_graycounter1_q;
    xilinxmultiregimpl2_regs1 <= xilinxmultiregimpl2_regs0;
    xilinxmultiregimpl3_regs0 <= soc_uartbone_rx_cdc_cdc_graycounter0_q;
    xilinxmultiregimpl3_regs1 <= xilinxmultiregimpl3_regs0;
end

always @(posedge uart_clk) begin
    {soc_tx_tick, soc_tx_phase} <= 26'd34359738;
    if (soc_tx_enable) begin
        {soc_tx_tick, soc_tx_phase} <= (soc_tx_phase + 26'd34359738);
    end
    soc_rs232phytx_state <= soc_rs232phytx_next_state;
    if (soc_tx_count_rs232phytx_next_value_ce0) begin
        soc_tx_count <= soc_tx_count_rs232phytx_next_value0;
    end
    if (soc_serial_tx_rs232phytx_next_value_ce1) begin
        serial_tx <= soc_serial_tx_rs232phytx_next_value1;
    end
    if (soc_tx_data_rs232phytx_next_value_ce2) begin
        soc_tx_data <= soc_tx_data_rs232phytx_next_value2;
    end
    soc_rx_rx_d <= soc_rx_rx;
    {soc_rx_tick, soc_rx_phase} <= 32'd2147483648;
    if (soc_rx_enable) begin
        {soc_rx_tick, soc_rx_phase} <= (soc_rx_phase + 26'd34359738);
    end
    soc_rs232phyrx_state <= soc_rs232phyrx_next_state;
    if (soc_rx_count_rs232phyrx_next_value_ce0) begin
        soc_rx_count <= soc_rx_count_rs232phyrx_next_value0;
    end
    if (soc_rx_data_rs232phyrx_next_value_ce1) begin
        soc_rx_data <= soc_rx_data_rs232phyrx_next_value1;
    end
    soc_uartbone_tx_cdc_cdc_graycounter1_q_binary <= soc_uartbone_tx_cdc_cdc_graycounter1_q_next_binary;
    soc_uartbone_tx_cdc_cdc_graycounter1_q <= soc_uartbone_tx_cdc_cdc_graycounter1_q_next;
    soc_uartbone_rx_cdc_cdc_graycounter0_q_binary <= soc_uartbone_rx_cdc_cdc_graycounter0_q_next_binary;
    soc_uartbone_rx_cdc_cdc_graycounter0_q <= soc_uartbone_rx_cdc_cdc_graycounter0_q_next;
    if (uart_rst) begin
        serial_tx <= 1'd1;
        soc_tx_tick <= 1'd0;
        soc_rx_tick <= 1'd0;
        soc_rx_rx_d <= 1'd0;
        soc_uartbone_tx_cdc_cdc_graycounter1_q <= 3'd0;
        soc_uartbone_tx_cdc_cdc_graycounter1_q_binary <= 3'd0;
        soc_uartbone_rx_cdc_cdc_graycounter0_q <= 3'd0;
        soc_uartbone_rx_cdc_cdc_graycounter0_q_binary <= 3'd0;
        soc_rs232phytx_state <= 1'd0;
        soc_rs232phyrx_state <= 1'd0;
    end
    xilinxmultiregimpl0_regs0 <= serial_rx;
    xilinxmultiregimpl0_regs1 <= xilinxmultiregimpl0_regs0;
    xilinxmultiregimpl1_regs0 <= soc_uartbone_tx_cdc_cdc_graycounter0_q;
    xilinxmultiregimpl1_regs1 <= xilinxmultiregimpl1_regs0;
    xilinxmultiregimpl4_regs0 <= soc_uartbone_rx_cdc_cdc_graycounter1_q;
    xilinxmultiregimpl4_regs1 <= xilinxmultiregimpl4_regs0;
end


//------------------------------------------------------------------------------
// Specialized Logic
//------------------------------------------------------------------------------

//------------------------------------------------------------------------------
// Memory rom: 11604-words x 32-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: ---- | 
reg [31:0] rom[0:11603];
initial begin
	$readmemh("xilinx_zcu104_rom.init", rom);
end
reg [31:0] rom_dat0;
always @(posedge sys_clk) begin
	rom_dat0 <= rom[soc_soc_adr];
end
assign soc_soc_dat_r = rom_dat0;


//------------------------------------------------------------------------------
// Memory sram: 2048-words x 32-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [31:0] sram[0:2047];
initial begin
	$readmemh("xilinx_zcu104_sram.init", sram);
end
reg [10:0] sram_adr0;
always @(posedge sys_clk) begin
	if (soc_ram_we[0])
		sram[soc_ram_adr][7:0] <= soc_ram_dat_w[7:0];
	if (soc_ram_we[1])
		sram[soc_ram_adr][15:8] <= soc_ram_dat_w[15:8];
	if (soc_ram_we[2])
		sram[soc_ram_adr][23:16] <= soc_ram_dat_w[23:16];
	if (soc_ram_we[3])
		sram[soc_ram_adr][31:24] <= soc_ram_dat_w[31:24];
	sram_adr0 <= soc_ram_adr;
end
assign soc_ram_dat_r = sram[sram_adr0];


//------------------------------------------------------------------------------
// Memory mem: 113-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: ---- | 
reg [7:0] mem[0:112];
initial begin
	$readmemh("xilinx_zcu104_mem.init", mem);
end
reg [6:0] mem_adr0;
always @(posedge sys_clk) begin
	mem_adr0 <= csr_bankarray_adr;
end
assign csr_bankarray_dat_r = mem[mem_adr0];


//------------------------------------------------------------------------------
// Memory storage: 16-words x 10-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 10 
// Port 1 | Read: Sync  | Write: ---- | 
reg [9:0] storage[0:15];
reg [9:0] storage_dat0;
reg [9:0] storage_dat1;
always @(posedge sys_clk) begin
	if (soc_uartcrossover_tx_fifo_wrport_we)
		storage[soc_uartcrossover_tx_fifo_wrport_adr] <= soc_uartcrossover_tx_fifo_wrport_dat_w;
	storage_dat0 <= storage[soc_uartcrossover_tx_fifo_wrport_adr];
end
always @(posedge sys_clk) begin
	if (soc_uartcrossover_tx_fifo_rdport_re)
		storage_dat1 <= storage[soc_uartcrossover_tx_fifo_rdport_adr];
end
assign soc_uartcrossover_tx_fifo_wrport_dat_r = storage_dat0;
assign soc_uartcrossover_tx_fifo_rdport_dat_r = storage_dat1;


//------------------------------------------------------------------------------
// Memory storage_1: 16-words x 10-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 10 
// Port 1 | Read: Sync  | Write: ---- | 
reg [9:0] storage_1[0:15];
reg [9:0] storage_1_dat0;
reg [9:0] storage_1_dat1;
always @(posedge sys_clk) begin
	if (soc_uartcrossover_rx_fifo_wrport_we)
		storage_1[soc_uartcrossover_rx_fifo_wrport_adr] <= soc_uartcrossover_rx_fifo_wrport_dat_w;
	storage_1_dat0 <= storage_1[soc_uartcrossover_rx_fifo_wrport_adr];
end
always @(posedge sys_clk) begin
	if (soc_uartcrossover_rx_fifo_rdport_re)
		storage_1_dat1 <= storage_1[soc_uartcrossover_rx_fifo_rdport_adr];
end
assign soc_uartcrossover_rx_fifo_wrport_dat_r = storage_1_dat0;
assign soc_uartcrossover_rx_fifo_rdport_dat_r = storage_1_dat1;


//------------------------------------------------------------------------------
// Memory storage_2: 16-words x 10-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 10 
// Port 1 | Read: Sync  | Write: ---- | 
reg [9:0] storage_2[0:15];
reg [9:0] storage_2_dat0;
reg [9:0] storage_2_dat1;
always @(posedge sys_clk) begin
	if (soc_xover_rx_fifo_wrport_we)
		storage_2[soc_xover_rx_fifo_wrport_adr] <= soc_xover_rx_fifo_wrport_dat_w;
	storage_2_dat0 <= storage_2[soc_xover_rx_fifo_wrport_adr];
end
always @(posedge sys_clk) begin
	if (soc_xover_rx_fifo_rdport_re)
		storage_2_dat1 <= storage_2[soc_xover_rx_fifo_rdport_adr];
end
assign soc_xover_rx_fifo_wrport_dat_r = storage_2_dat0;
assign soc_xover_rx_fifo_rdport_dat_r = storage_2_dat1;


BUFG BUFG(
	.I(clkout1),
	.O(clkout_buf0)
);

BUFG BUFG_1(
	.I(clkout2),
	.O(clkout_buf1)
);

BUFGCE_DIV #(
	.BUFGCE_DIVIDE(3'd4)
) main_bufgce_div (
	.CE(1'd1),
	.I(pll4x_clk),
	.O(sys_clk)
);

BUFGCE main_bufgce(
	.CE(1'd1),
	.I(pll4x_clk),
	.O(sys4x_clk)
);

IDELAYCTRL #(
	.SIM_DEVICE("ULTRASCALE")
) IDELAYCTRL (
	.REFCLK(idelay_clk),
	.RST(idelayctrl_ic_reset),
	.RDY(idelayctrl_ic_ready)
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D(8'd170),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.OQ(uspddrphy_clk_o_nodelay)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3 (
	.CE(uspddrphy_cdly_inc_re),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_clk_o_nodelay),
	.RST(((ic_rst | uspddrphy_cdly_rst_re) | uspddrphy_rst_storage)),
	.CNTVALUEOUT(uspddrphy_cdly_value_status),
	.DATAOUT(uspddrphy_clk_o_delayed)
);

OBUFDS OBUFDS(
	.I(uspddrphy_clk_o_delayed),
	.O(ddram_clk_p),
	.OB(ddram_clk_n)
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_1 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D({uspddrphy_interface1_dfi_p3_reset_n, uspddrphy_interface1_dfi_p3_reset_n, uspddrphy_interface1_dfi_p2_reset_n, uspddrphy_interface1_dfi_p2_reset_n, uspddrphy_interface1_dfi_p1_reset_n, uspddrphy_interface1_dfi_p1_reset_n, uspddrphy_interface1_dfi_p0_reset_n, uspddrphy_interface1_dfi_p0_reset_n}),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.OQ(uspddrphy_o_nodelay0)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_1 (
	.CE(uspddrphy_cdly_inc_re),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_o_nodelay0),
	.RST(((ic_rst | uspddrphy_cdly_rst_re) | uspddrphy_rst_storage)),
	.DATAOUT(ddram_reset_n)
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_2 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D({uspddrphy_interface1_dfi_p3_cs_n, uspddrphy_interface1_dfi_p3_cs_n, uspddrphy_interface1_dfi_p2_cs_n, uspddrphy_interface1_dfi_p2_cs_n, uspddrphy_interface1_dfi_p1_cs_n, uspddrphy_interface1_dfi_p1_cs_n, uspddrphy_interface1_dfi_p0_cs_n, uspddrphy_interface1_dfi_p0_cs_n}),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.OQ(uspddrphy_o_nodelay1)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_2 (
	.CE(uspddrphy_cdly_inc_re),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_o_nodelay1),
	.RST(((ic_rst | uspddrphy_cdly_rst_re) | uspddrphy_rst_storage)),
	.DATAOUT(ddram_cs_n)
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_3 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D({uspddrphy_interface1_dfi_p3_address[0], uspddrphy_interface1_dfi_p3_address[0], uspddrphy_interface1_dfi_p2_address[0], uspddrphy_interface1_dfi_p2_address[0], uspddrphy_interface1_dfi_p1_address[0], uspddrphy_interface1_dfi_p1_address[0], uspddrphy_interface1_dfi_p0_address[0], uspddrphy_interface1_dfi_p0_address[0]}),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.OQ(uspddrphy_o_nodelay2)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_3 (
	.CE(uspddrphy_cdly_inc_re),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_o_nodelay2),
	.RST(((ic_rst | uspddrphy_cdly_rst_re) | uspddrphy_rst_storage)),
	.DATAOUT(ddram_a[0])
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_4 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D({uspddrphy_interface1_dfi_p3_address[1], uspddrphy_interface1_dfi_p3_address[1], uspddrphy_interface1_dfi_p2_address[1], uspddrphy_interface1_dfi_p2_address[1], uspddrphy_interface1_dfi_p1_address[1], uspddrphy_interface1_dfi_p1_address[1], uspddrphy_interface1_dfi_p0_address[1], uspddrphy_interface1_dfi_p0_address[1]}),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.OQ(uspddrphy_o_nodelay3)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_4 (
	.CE(uspddrphy_cdly_inc_re),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_o_nodelay3),
	.RST(((ic_rst | uspddrphy_cdly_rst_re) | uspddrphy_rst_storage)),
	.DATAOUT(ddram_a[1])
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_5 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D({uspddrphy_interface1_dfi_p3_address[2], uspddrphy_interface1_dfi_p3_address[2], uspddrphy_interface1_dfi_p2_address[2], uspddrphy_interface1_dfi_p2_address[2], uspddrphy_interface1_dfi_p1_address[2], uspddrphy_interface1_dfi_p1_address[2], uspddrphy_interface1_dfi_p0_address[2], uspddrphy_interface1_dfi_p0_address[2]}),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.OQ(uspddrphy_o_nodelay4)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_5 (
	.CE(uspddrphy_cdly_inc_re),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_o_nodelay4),
	.RST(((ic_rst | uspddrphy_cdly_rst_re) | uspddrphy_rst_storage)),
	.DATAOUT(ddram_a[2])
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_6 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D({uspddrphy_interface1_dfi_p3_address[3], uspddrphy_interface1_dfi_p3_address[3], uspddrphy_interface1_dfi_p2_address[3], uspddrphy_interface1_dfi_p2_address[3], uspddrphy_interface1_dfi_p1_address[3], uspddrphy_interface1_dfi_p1_address[3], uspddrphy_interface1_dfi_p0_address[3], uspddrphy_interface1_dfi_p0_address[3]}),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.OQ(uspddrphy_o_nodelay5)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_6 (
	.CE(uspddrphy_cdly_inc_re),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_o_nodelay5),
	.RST(((ic_rst | uspddrphy_cdly_rst_re) | uspddrphy_rst_storage)),
	.DATAOUT(ddram_a[3])
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_7 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D({uspddrphy_interface1_dfi_p3_address[4], uspddrphy_interface1_dfi_p3_address[4], uspddrphy_interface1_dfi_p2_address[4], uspddrphy_interface1_dfi_p2_address[4], uspddrphy_interface1_dfi_p1_address[4], uspddrphy_interface1_dfi_p1_address[4], uspddrphy_interface1_dfi_p0_address[4], uspddrphy_interface1_dfi_p0_address[4]}),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.OQ(uspddrphy_o_nodelay6)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_7 (
	.CE(uspddrphy_cdly_inc_re),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_o_nodelay6),
	.RST(((ic_rst | uspddrphy_cdly_rst_re) | uspddrphy_rst_storage)),
	.DATAOUT(ddram_a[4])
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_8 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D({uspddrphy_interface1_dfi_p3_address[5], uspddrphy_interface1_dfi_p3_address[5], uspddrphy_interface1_dfi_p2_address[5], uspddrphy_interface1_dfi_p2_address[5], uspddrphy_interface1_dfi_p1_address[5], uspddrphy_interface1_dfi_p1_address[5], uspddrphy_interface1_dfi_p0_address[5], uspddrphy_interface1_dfi_p0_address[5]}),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.OQ(uspddrphy_o_nodelay7)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_8 (
	.CE(uspddrphy_cdly_inc_re),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_o_nodelay7),
	.RST(((ic_rst | uspddrphy_cdly_rst_re) | uspddrphy_rst_storage)),
	.DATAOUT(ddram_a[5])
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_9 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D({uspddrphy_interface1_dfi_p3_address[6], uspddrphy_interface1_dfi_p3_address[6], uspddrphy_interface1_dfi_p2_address[6], uspddrphy_interface1_dfi_p2_address[6], uspddrphy_interface1_dfi_p1_address[6], uspddrphy_interface1_dfi_p1_address[6], uspddrphy_interface1_dfi_p0_address[6], uspddrphy_interface1_dfi_p0_address[6]}),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.OQ(uspddrphy_o_nodelay8)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_9 (
	.CE(uspddrphy_cdly_inc_re),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_o_nodelay8),
	.RST(((ic_rst | uspddrphy_cdly_rst_re) | uspddrphy_rst_storage)),
	.DATAOUT(ddram_a[6])
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_10 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D({uspddrphy_interface1_dfi_p3_address[7], uspddrphy_interface1_dfi_p3_address[7], uspddrphy_interface1_dfi_p2_address[7], uspddrphy_interface1_dfi_p2_address[7], uspddrphy_interface1_dfi_p1_address[7], uspddrphy_interface1_dfi_p1_address[7], uspddrphy_interface1_dfi_p0_address[7], uspddrphy_interface1_dfi_p0_address[7]}),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.OQ(uspddrphy_o_nodelay9)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_10 (
	.CE(uspddrphy_cdly_inc_re),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_o_nodelay9),
	.RST(((ic_rst | uspddrphy_cdly_rst_re) | uspddrphy_rst_storage)),
	.DATAOUT(ddram_a[7])
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_11 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D({uspddrphy_interface1_dfi_p3_address[8], uspddrphy_interface1_dfi_p3_address[8], uspddrphy_interface1_dfi_p2_address[8], uspddrphy_interface1_dfi_p2_address[8], uspddrphy_interface1_dfi_p1_address[8], uspddrphy_interface1_dfi_p1_address[8], uspddrphy_interface1_dfi_p0_address[8], uspddrphy_interface1_dfi_p0_address[8]}),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.OQ(uspddrphy_o_nodelay10)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_11 (
	.CE(uspddrphy_cdly_inc_re),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_o_nodelay10),
	.RST(((ic_rst | uspddrphy_cdly_rst_re) | uspddrphy_rst_storage)),
	.DATAOUT(ddram_a[8])
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_12 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D({uspddrphy_interface1_dfi_p3_address[9], uspddrphy_interface1_dfi_p3_address[9], uspddrphy_interface1_dfi_p2_address[9], uspddrphy_interface1_dfi_p2_address[9], uspddrphy_interface1_dfi_p1_address[9], uspddrphy_interface1_dfi_p1_address[9], uspddrphy_interface1_dfi_p0_address[9], uspddrphy_interface1_dfi_p0_address[9]}),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.OQ(uspddrphy_o_nodelay11)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_12 (
	.CE(uspddrphy_cdly_inc_re),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_o_nodelay11),
	.RST(((ic_rst | uspddrphy_cdly_rst_re) | uspddrphy_rst_storage)),
	.DATAOUT(ddram_a[9])
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_13 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D({uspddrphy_interface1_dfi_p3_address[10], uspddrphy_interface1_dfi_p3_address[10], uspddrphy_interface1_dfi_p2_address[10], uspddrphy_interface1_dfi_p2_address[10], uspddrphy_interface1_dfi_p1_address[10], uspddrphy_interface1_dfi_p1_address[10], uspddrphy_interface1_dfi_p0_address[10], uspddrphy_interface1_dfi_p0_address[10]}),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.OQ(uspddrphy_o_nodelay12)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_13 (
	.CE(uspddrphy_cdly_inc_re),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_o_nodelay12),
	.RST(((ic_rst | uspddrphy_cdly_rst_re) | uspddrphy_rst_storage)),
	.DATAOUT(ddram_a[10])
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_14 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D({uspddrphy_interface1_dfi_p3_address[11], uspddrphy_interface1_dfi_p3_address[11], uspddrphy_interface1_dfi_p2_address[11], uspddrphy_interface1_dfi_p2_address[11], uspddrphy_interface1_dfi_p1_address[11], uspddrphy_interface1_dfi_p1_address[11], uspddrphy_interface1_dfi_p0_address[11], uspddrphy_interface1_dfi_p0_address[11]}),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.OQ(uspddrphy_o_nodelay13)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_14 (
	.CE(uspddrphy_cdly_inc_re),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_o_nodelay13),
	.RST(((ic_rst | uspddrphy_cdly_rst_re) | uspddrphy_rst_storage)),
	.DATAOUT(ddram_a[11])
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_15 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D({uspddrphy_interface1_dfi_p3_address[12], uspddrphy_interface1_dfi_p3_address[12], uspddrphy_interface1_dfi_p2_address[12], uspddrphy_interface1_dfi_p2_address[12], uspddrphy_interface1_dfi_p1_address[12], uspddrphy_interface1_dfi_p1_address[12], uspddrphy_interface1_dfi_p0_address[12], uspddrphy_interface1_dfi_p0_address[12]}),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.OQ(uspddrphy_o_nodelay14)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_15 (
	.CE(uspddrphy_cdly_inc_re),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_o_nodelay14),
	.RST(((ic_rst | uspddrphy_cdly_rst_re) | uspddrphy_rst_storage)),
	.DATAOUT(ddram_a[12])
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_16 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D({uspddrphy_interface1_dfi_p3_address[13], uspddrphy_interface1_dfi_p3_address[13], uspddrphy_interface1_dfi_p2_address[13], uspddrphy_interface1_dfi_p2_address[13], uspddrphy_interface1_dfi_p1_address[13], uspddrphy_interface1_dfi_p1_address[13], uspddrphy_interface1_dfi_p0_address[13], uspddrphy_interface1_dfi_p0_address[13]}),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.OQ(uspddrphy_o_nodelay15)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_16 (
	.CE(uspddrphy_cdly_inc_re),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_o_nodelay15),
	.RST(((ic_rst | uspddrphy_cdly_rst_re) | uspddrphy_rst_storage)),
	.DATAOUT(ddram_a[13])
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_17 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D({uspddrphy_interface1_dfi_p3_bank[0], uspddrphy_interface1_dfi_p3_bank[0], uspddrphy_interface1_dfi_p2_bank[0], uspddrphy_interface1_dfi_p2_bank[0], uspddrphy_interface1_dfi_p1_bank[0], uspddrphy_interface1_dfi_p1_bank[0], uspddrphy_interface1_dfi_p0_bank[0], uspddrphy_interface1_dfi_p0_bank[0]}),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.OQ(uspddrphy_o_nodelay16)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_17 (
	.CE(uspddrphy_cdly_inc_re),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_o_nodelay16),
	.RST(((ic_rst | uspddrphy_cdly_rst_re) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_pads_ba[0])
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_18 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D({uspddrphy_interface1_dfi_p3_bank[1], uspddrphy_interface1_dfi_p3_bank[1], uspddrphy_interface1_dfi_p2_bank[1], uspddrphy_interface1_dfi_p2_bank[1], uspddrphy_interface1_dfi_p1_bank[1], uspddrphy_interface1_dfi_p1_bank[1], uspddrphy_interface1_dfi_p0_bank[1], uspddrphy_interface1_dfi_p0_bank[1]}),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.OQ(uspddrphy_o_nodelay17)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_18 (
	.CE(uspddrphy_cdly_inc_re),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_o_nodelay17),
	.RST(((ic_rst | uspddrphy_cdly_rst_re) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_pads_ba[1])
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_19 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D({uspddrphy_interface1_dfi_p3_bank[2], uspddrphy_interface1_dfi_p3_bank[2], uspddrphy_interface1_dfi_p2_bank[2], uspddrphy_interface1_dfi_p2_bank[2], uspddrphy_interface1_dfi_p1_bank[2], uspddrphy_interface1_dfi_p1_bank[2], uspddrphy_interface1_dfi_p0_bank[2], uspddrphy_interface1_dfi_p0_bank[2]}),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.OQ(uspddrphy_o_nodelay18)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_19 (
	.CE(uspddrphy_cdly_inc_re),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_o_nodelay18),
	.RST(((ic_rst | uspddrphy_cdly_rst_re) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_pads_ba[2])
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_20 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D({uspddrphy_interface1_dfi_p3_bank[3], uspddrphy_interface1_dfi_p3_bank[3], uspddrphy_interface1_dfi_p2_bank[3], uspddrphy_interface1_dfi_p2_bank[3], uspddrphy_interface1_dfi_p1_bank[3], uspddrphy_interface1_dfi_p1_bank[3], uspddrphy_interface1_dfi_p0_bank[3], uspddrphy_interface1_dfi_p0_bank[3]}),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.OQ(uspddrphy_o_nodelay19)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_20 (
	.CE(uspddrphy_cdly_inc_re),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_o_nodelay19),
	.RST(((ic_rst | uspddrphy_cdly_rst_re) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_pads_ba[3])
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_21 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D({uspddrphy_interface1_dfi_p3_ras_n, uspddrphy_interface1_dfi_p3_ras_n, uspddrphy_interface1_dfi_p2_ras_n, uspddrphy_interface1_dfi_p2_ras_n, uspddrphy_interface1_dfi_p1_ras_n, uspddrphy_interface1_dfi_p1_ras_n, uspddrphy_interface1_dfi_p0_ras_n, uspddrphy_interface1_dfi_p0_ras_n}),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.OQ(uspddrphy_o_nodelay20)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_21 (
	.CE(uspddrphy_cdly_inc_re),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_o_nodelay20),
	.RST(((ic_rst | uspddrphy_cdly_rst_re) | uspddrphy_rst_storage)),
	.DATAOUT(ddram_ras_n)
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_22 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D({uspddrphy_interface1_dfi_p3_cas_n, uspddrphy_interface1_dfi_p3_cas_n, uspddrphy_interface1_dfi_p2_cas_n, uspddrphy_interface1_dfi_p2_cas_n, uspddrphy_interface1_dfi_p1_cas_n, uspddrphy_interface1_dfi_p1_cas_n, uspddrphy_interface1_dfi_p0_cas_n, uspddrphy_interface1_dfi_p0_cas_n}),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.OQ(uspddrphy_o_nodelay21)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_22 (
	.CE(uspddrphy_cdly_inc_re),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_o_nodelay21),
	.RST(((ic_rst | uspddrphy_cdly_rst_re) | uspddrphy_rst_storage)),
	.DATAOUT(ddram_cas_n)
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_23 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D({uspddrphy_interface1_dfi_p3_we_n, uspddrphy_interface1_dfi_p3_we_n, uspddrphy_interface1_dfi_p2_we_n, uspddrphy_interface1_dfi_p2_we_n, uspddrphy_interface1_dfi_p1_we_n, uspddrphy_interface1_dfi_p1_we_n, uspddrphy_interface1_dfi_p0_we_n, uspddrphy_interface1_dfi_p0_we_n}),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.OQ(uspddrphy_o_nodelay22)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_23 (
	.CE(uspddrphy_cdly_inc_re),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_o_nodelay22),
	.RST(((ic_rst | uspddrphy_cdly_rst_re) | uspddrphy_rst_storage)),
	.DATAOUT(ddram_we_n)
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_24 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D({uspddrphy_interface1_dfi_p3_cke, uspddrphy_interface1_dfi_p3_cke, uspddrphy_interface1_dfi_p2_cke, uspddrphy_interface1_dfi_p2_cke, uspddrphy_interface1_dfi_p1_cke, uspddrphy_interface1_dfi_p1_cke, uspddrphy_interface1_dfi_p0_cke, uspddrphy_interface1_dfi_p0_cke}),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.OQ(uspddrphy_o_nodelay23)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_24 (
	.CE(uspddrphy_cdly_inc_re),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_o_nodelay23),
	.RST(((ic_rst | uspddrphy_cdly_rst_re) | uspddrphy_rst_storage)),
	.DATAOUT(ddram_cke)
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_25 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D({uspddrphy_interface1_dfi_p3_odt, uspddrphy_interface1_dfi_p3_odt, uspddrphy_interface1_dfi_p2_odt, uspddrphy_interface1_dfi_p2_odt, uspddrphy_interface1_dfi_p1_odt, uspddrphy_interface1_dfi_p1_odt, uspddrphy_interface1_dfi_p0_odt, uspddrphy_interface1_dfi_p0_odt}),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.OQ(uspddrphy_o_nodelay24)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_25 (
	.CE(uspddrphy_cdly_inc_re),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_o_nodelay24),
	.RST(((ic_rst | uspddrphy_cdly_rst_re) | uspddrphy_rst_storage)),
	.DATAOUT(ddram_odt)
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_26 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D({uspddrphy_interface1_dfi_p3_act_n, uspddrphy_interface1_dfi_p3_act_n, uspddrphy_interface1_dfi_p2_act_n, uspddrphy_interface1_dfi_p2_act_n, uspddrphy_interface1_dfi_p1_act_n, uspddrphy_interface1_dfi_p1_act_n, uspddrphy_interface1_dfi_p0_act_n, uspddrphy_interface1_dfi_p0_act_n}),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.OQ(uspddrphy_o_nodelay25)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_26 (
	.CE(uspddrphy_cdly_inc_re),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_o_nodelay25),
	.RST(((ic_rst | uspddrphy_cdly_rst_re) | uspddrphy_rst_storage)),
	.DATAOUT(ddram_act_n)
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_27 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D(uspddrphy_bitslip00),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.T((~uspddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline)),
	.OQ(uspddrphy_dqs_nodelay0),
	.T_OUT(uspddrphy_dqs_t0)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(9'd500),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_27 (
	.CE((uspddrphy_dly_sel_storage[0] & uspddrphy_wdly_dqs_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_dqs_nodelay0),
	.RST(ic_rst),
	.CNTVALUEOUT(uspddrphy_half_sys8x_taps_status),
	.DATAOUT(uspddrphy_dqs_delayed0)
);

IOBUFDSE3 IOBUFDSE3(
	.I(uspddrphy_dqs_delayed0),
	.T(uspddrphy_dqs_t0),
	.IO(ddram_dqs_p[0]),
	.IOB(ddram_dqs_n[0])
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_28 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D(uspddrphy_bitslip10),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.T((~uspddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline)),
	.OQ(uspddrphy_dqs_nodelay1),
	.T_OUT(uspddrphy_dqs_t1)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(9'd500),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_28 (
	.CE((uspddrphy_dly_sel_storage[1] & uspddrphy_wdly_dqs_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_dqs_nodelay1),
	.RST(ic_rst),
	.CNTVALUEOUT(uspddrphy0),
	.DATAOUT(uspddrphy_dqs_delayed1)
);

IOBUFDSE3 IOBUFDSE3_1(
	.I(uspddrphy_dqs_delayed1),
	.T(uspddrphy_dqs_t1),
	.IO(ddram_dqs_p[1]),
	.IOB(ddram_dqs_n[1])
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_29 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D(uspddrphy_bitslip20),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.T((~uspddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline)),
	.OQ(uspddrphy_dqs_nodelay2),
	.T_OUT(uspddrphy_dqs_t2)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(9'd500),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_29 (
	.CE((uspddrphy_dly_sel_storage[2] & uspddrphy_wdly_dqs_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_dqs_nodelay2),
	.RST(ic_rst),
	.CNTVALUEOUT(uspddrphy1),
	.DATAOUT(uspddrphy_dqs_delayed2)
);

IOBUFDSE3 IOBUFDSE3_2(
	.I(uspddrphy_dqs_delayed2),
	.T(uspddrphy_dqs_t2),
	.IO(ddram_dqs_p[2]),
	.IOB(ddram_dqs_n[2])
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_30 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D(uspddrphy_bitslip30),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.T((~uspddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline)),
	.OQ(uspddrphy_dqs_nodelay3),
	.T_OUT(uspddrphy_dqs_t3)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(9'd500),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_30 (
	.CE((uspddrphy_dly_sel_storage[3] & uspddrphy_wdly_dqs_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_dqs_nodelay3),
	.RST(ic_rst),
	.CNTVALUEOUT(uspddrphy2),
	.DATAOUT(uspddrphy_dqs_delayed3)
);

IOBUFDSE3 IOBUFDSE3_3(
	.I(uspddrphy_dqs_delayed3),
	.T(uspddrphy_dqs_t3),
	.IO(ddram_dqs_p[3]),
	.IOB(ddram_dqs_n[3])
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_31 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D(uspddrphy_bitslip40),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.T((~uspddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline)),
	.OQ(uspddrphy_dqs_nodelay4),
	.T_OUT(uspddrphy_dqs_t4)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(9'd500),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_31 (
	.CE((uspddrphy_dly_sel_storage[4] & uspddrphy_wdly_dqs_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_dqs_nodelay4),
	.RST(ic_rst),
	.CNTVALUEOUT(uspddrphy3),
	.DATAOUT(uspddrphy_dqs_delayed4)
);

IOBUFDSE3 IOBUFDSE3_4(
	.I(uspddrphy_dqs_delayed4),
	.T(uspddrphy_dqs_t4),
	.IO(ddram_dqs_p[4]),
	.IOB(ddram_dqs_n[4])
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_32 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D(uspddrphy_bitslip50),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.T((~uspddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline)),
	.OQ(uspddrphy_dqs_nodelay5),
	.T_OUT(uspddrphy_dqs_t5)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(9'd500),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_32 (
	.CE((uspddrphy_dly_sel_storage[5] & uspddrphy_wdly_dqs_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_dqs_nodelay5),
	.RST(ic_rst),
	.CNTVALUEOUT(uspddrphy4),
	.DATAOUT(uspddrphy_dqs_delayed5)
);

IOBUFDSE3 IOBUFDSE3_5(
	.I(uspddrphy_dqs_delayed5),
	.T(uspddrphy_dqs_t5),
	.IO(ddram_dqs_p[5]),
	.IOB(ddram_dqs_n[5])
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_33 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D(uspddrphy_bitslip60),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.T((~uspddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline)),
	.OQ(uspddrphy_dqs_nodelay6),
	.T_OUT(uspddrphy_dqs_t6)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(9'd500),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_33 (
	.CE((uspddrphy_dly_sel_storage[6] & uspddrphy_wdly_dqs_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_dqs_nodelay6),
	.RST(ic_rst),
	.CNTVALUEOUT(uspddrphy5),
	.DATAOUT(uspddrphy_dqs_delayed6)
);

IOBUFDSE3 IOBUFDSE3_6(
	.I(uspddrphy_dqs_delayed6),
	.T(uspddrphy_dqs_t6),
	.IO(ddram_dqs_p[6]),
	.IOB(ddram_dqs_n[6])
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_34 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D(uspddrphy_bitslip70),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.T((~uspddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline)),
	.OQ(uspddrphy_dqs_nodelay7),
	.T_OUT(uspddrphy_dqs_t7)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(9'd500),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_34 (
	.CE((uspddrphy_dly_sel_storage[7] & uspddrphy_wdly_dqs_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_dqs_nodelay7),
	.RST(ic_rst),
	.CNTVALUEOUT(uspddrphy6),
	.DATAOUT(uspddrphy_dqs_delayed7)
);

IOBUFDSE3 IOBUFDSE3_7(
	.I(uspddrphy_dqs_delayed7),
	.T(uspddrphy_dqs_t7),
	.IO(ddram_dqs_p[7]),
	.IOB(ddram_dqs_n[7])
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_35 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D(uspddrphy_bitslip01),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.OQ(uspddrphy_dm_o_nodelay0)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_35 (
	.CE((uspddrphy_dly_sel_storage[0] & uspddrphy_wdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_dm_o_nodelay0),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[0] & uspddrphy_wdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(ddram_dm[0])
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_36 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D(uspddrphy_bitslip11),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.OQ(uspddrphy_dm_o_nodelay1)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_36 (
	.CE((uspddrphy_dly_sel_storage[1] & uspddrphy_wdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_dm_o_nodelay1),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[1] & uspddrphy_wdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(ddram_dm[1])
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_37 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D(uspddrphy_bitslip21),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.OQ(uspddrphy_dm_o_nodelay2)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_37 (
	.CE((uspddrphy_dly_sel_storage[2] & uspddrphy_wdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_dm_o_nodelay2),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[2] & uspddrphy_wdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(ddram_dm[2])
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_38 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D(uspddrphy_bitslip31),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.OQ(uspddrphy_dm_o_nodelay3)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_38 (
	.CE((uspddrphy_dly_sel_storage[3] & uspddrphy_wdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_dm_o_nodelay3),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[3] & uspddrphy_wdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(ddram_dm[3])
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_39 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D(uspddrphy_bitslip41),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.OQ(uspddrphy_dm_o_nodelay4)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_39 (
	.CE((uspddrphy_dly_sel_storage[4] & uspddrphy_wdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_dm_o_nodelay4),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[4] & uspddrphy_wdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(ddram_dm[4])
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_40 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D(uspddrphy_bitslip51),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.OQ(uspddrphy_dm_o_nodelay5)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_40 (
	.CE((uspddrphy_dly_sel_storage[5] & uspddrphy_wdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_dm_o_nodelay5),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[5] & uspddrphy_wdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(ddram_dm[5])
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_41 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D(uspddrphy_bitslip61),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.OQ(uspddrphy_dm_o_nodelay6)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_41 (
	.CE((uspddrphy_dly_sel_storage[6] & uspddrphy_wdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_dm_o_nodelay6),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[6] & uspddrphy_wdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(ddram_dm[6])
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_42 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D(uspddrphy_bitslip71),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.OQ(uspddrphy_dm_o_nodelay7)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_42 (
	.CE((uspddrphy_dly_sel_storage[7] & uspddrphy_wdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_dm_o_nodelay7),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[7] & uspddrphy_wdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(ddram_dm[7])
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_43 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D(uspddrphy_bitslip02),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.T((~uspddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),
	.OQ(uspddrphy_dq_o_nodelay0),
	.T_OUT(uspddrphy_dq_t0)
);

ISERDESE3 #(
	.DATA_WIDTH(4'd8),
	.IS_CLK_B_INVERTED(1'd1),
	.IS_CLK_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) ISERDESE3 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.CLK_B(sys4x_clk),
	.D(uspddrphy_dq_i_delayed0),
	.FIFO_RD_EN(1'd0),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.Q(uspddrphy_bitslip03)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_43 (
	.CE((uspddrphy_dly_sel_storage[0] & uspddrphy_wdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_dq_o_nodelay0),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[0] & uspddrphy_wdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_o_delayed0)
);

IDELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_SRC("IDATAIN"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) IDELAYE3 (
	.CE((uspddrphy_dly_sel_storage[0] & uspddrphy_rdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.IDATAIN(uspddrphy_dq_i_nodelay0),
	.INC(1'd1),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[0] & uspddrphy_rdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_i_delayed0)
);

IOBUF IOBUF(
	.I(uspddrphy_dq_o_delayed0),
	.T(uspddrphy_dq_t0),
	.IO(ddram_dq[0]),
	.O(uspddrphy_dq_i_nodelay0)
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_44 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D(uspddrphy_bitslip12),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.T((~uspddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),
	.OQ(uspddrphy_dq_o_nodelay1),
	.T_OUT(uspddrphy_dq_t1)
);

ISERDESE3 #(
	.DATA_WIDTH(4'd8),
	.IS_CLK_B_INVERTED(1'd1),
	.IS_CLK_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) ISERDESE3_1 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.CLK_B(sys4x_clk),
	.D(uspddrphy_dq_i_delayed1),
	.FIFO_RD_EN(1'd0),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.Q(uspddrphy_bitslip13)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_44 (
	.CE((uspddrphy_dly_sel_storage[0] & uspddrphy_wdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_dq_o_nodelay1),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[0] & uspddrphy_wdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_o_delayed1)
);

IDELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_SRC("IDATAIN"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) IDELAYE3_1 (
	.CE((uspddrphy_dly_sel_storage[0] & uspddrphy_rdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.IDATAIN(uspddrphy_dq_i_nodelay1),
	.INC(1'd1),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[0] & uspddrphy_rdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_i_delayed1)
);

IOBUF IOBUF_1(
	.I(uspddrphy_dq_o_delayed1),
	.T(uspddrphy_dq_t1),
	.IO(ddram_dq[1]),
	.O(uspddrphy_dq_i_nodelay1)
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_45 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D(uspddrphy_bitslip22),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.T((~uspddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),
	.OQ(uspddrphy_dq_o_nodelay2),
	.T_OUT(uspddrphy_dq_t2)
);

ISERDESE3 #(
	.DATA_WIDTH(4'd8),
	.IS_CLK_B_INVERTED(1'd1),
	.IS_CLK_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) ISERDESE3_2 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.CLK_B(sys4x_clk),
	.D(uspddrphy_dq_i_delayed2),
	.FIFO_RD_EN(1'd0),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.Q(uspddrphy_bitslip23)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_45 (
	.CE((uspddrphy_dly_sel_storage[0] & uspddrphy_wdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_dq_o_nodelay2),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[0] & uspddrphy_wdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_o_delayed2)
);

IDELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_SRC("IDATAIN"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) IDELAYE3_2 (
	.CE((uspddrphy_dly_sel_storage[0] & uspddrphy_rdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.IDATAIN(uspddrphy_dq_i_nodelay2),
	.INC(1'd1),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[0] & uspddrphy_rdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_i_delayed2)
);

IOBUF IOBUF_2(
	.I(uspddrphy_dq_o_delayed2),
	.T(uspddrphy_dq_t2),
	.IO(ddram_dq[2]),
	.O(uspddrphy_dq_i_nodelay2)
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_46 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D(uspddrphy_bitslip32),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.T((~uspddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),
	.OQ(uspddrphy_dq_o_nodelay3),
	.T_OUT(uspddrphy_dq_t3)
);

ISERDESE3 #(
	.DATA_WIDTH(4'd8),
	.IS_CLK_B_INVERTED(1'd1),
	.IS_CLK_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) ISERDESE3_3 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.CLK_B(sys4x_clk),
	.D(uspddrphy_dq_i_delayed3),
	.FIFO_RD_EN(1'd0),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.Q(uspddrphy_bitslip33)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_46 (
	.CE((uspddrphy_dly_sel_storage[0] & uspddrphy_wdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_dq_o_nodelay3),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[0] & uspddrphy_wdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_o_delayed3)
);

IDELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_SRC("IDATAIN"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) IDELAYE3_3 (
	.CE((uspddrphy_dly_sel_storage[0] & uspddrphy_rdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.IDATAIN(uspddrphy_dq_i_nodelay3),
	.INC(1'd1),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[0] & uspddrphy_rdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_i_delayed3)
);

IOBUF IOBUF_3(
	.I(uspddrphy_dq_o_delayed3),
	.T(uspddrphy_dq_t3),
	.IO(ddram_dq[3]),
	.O(uspddrphy_dq_i_nodelay3)
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_47 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D(uspddrphy_bitslip42),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.T((~uspddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),
	.OQ(uspddrphy_dq_o_nodelay4),
	.T_OUT(uspddrphy_dq_t4)
);

ISERDESE3 #(
	.DATA_WIDTH(4'd8),
	.IS_CLK_B_INVERTED(1'd1),
	.IS_CLK_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) ISERDESE3_4 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.CLK_B(sys4x_clk),
	.D(uspddrphy_dq_i_delayed4),
	.FIFO_RD_EN(1'd0),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.Q(uspddrphy_bitslip43)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_47 (
	.CE((uspddrphy_dly_sel_storage[0] & uspddrphy_wdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_dq_o_nodelay4),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[0] & uspddrphy_wdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_o_delayed4)
);

IDELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_SRC("IDATAIN"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) IDELAYE3_4 (
	.CE((uspddrphy_dly_sel_storage[0] & uspddrphy_rdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.IDATAIN(uspddrphy_dq_i_nodelay4),
	.INC(1'd1),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[0] & uspddrphy_rdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_i_delayed4)
);

IOBUF IOBUF_4(
	.I(uspddrphy_dq_o_delayed4),
	.T(uspddrphy_dq_t4),
	.IO(ddram_dq[4]),
	.O(uspddrphy_dq_i_nodelay4)
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_48 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D(uspddrphy_bitslip52),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.T((~uspddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),
	.OQ(uspddrphy_dq_o_nodelay5),
	.T_OUT(uspddrphy_dq_t5)
);

ISERDESE3 #(
	.DATA_WIDTH(4'd8),
	.IS_CLK_B_INVERTED(1'd1),
	.IS_CLK_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) ISERDESE3_5 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.CLK_B(sys4x_clk),
	.D(uspddrphy_dq_i_delayed5),
	.FIFO_RD_EN(1'd0),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.Q(uspddrphy_bitslip53)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_48 (
	.CE((uspddrphy_dly_sel_storage[0] & uspddrphy_wdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_dq_o_nodelay5),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[0] & uspddrphy_wdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_o_delayed5)
);

IDELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_SRC("IDATAIN"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) IDELAYE3_5 (
	.CE((uspddrphy_dly_sel_storage[0] & uspddrphy_rdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.IDATAIN(uspddrphy_dq_i_nodelay5),
	.INC(1'd1),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[0] & uspddrphy_rdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_i_delayed5)
);

IOBUF IOBUF_5(
	.I(uspddrphy_dq_o_delayed5),
	.T(uspddrphy_dq_t5),
	.IO(ddram_dq[5]),
	.O(uspddrphy_dq_i_nodelay5)
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_49 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D(uspddrphy_bitslip62),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.T((~uspddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),
	.OQ(uspddrphy_dq_o_nodelay6),
	.T_OUT(uspddrphy_dq_t6)
);

ISERDESE3 #(
	.DATA_WIDTH(4'd8),
	.IS_CLK_B_INVERTED(1'd1),
	.IS_CLK_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) ISERDESE3_6 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.CLK_B(sys4x_clk),
	.D(uspddrphy_dq_i_delayed6),
	.FIFO_RD_EN(1'd0),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.Q(uspddrphy_bitslip63)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_49 (
	.CE((uspddrphy_dly_sel_storage[0] & uspddrphy_wdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_dq_o_nodelay6),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[0] & uspddrphy_wdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_o_delayed6)
);

IDELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_SRC("IDATAIN"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) IDELAYE3_6 (
	.CE((uspddrphy_dly_sel_storage[0] & uspddrphy_rdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.IDATAIN(uspddrphy_dq_i_nodelay6),
	.INC(1'd1),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[0] & uspddrphy_rdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_i_delayed6)
);

IOBUF IOBUF_6(
	.I(uspddrphy_dq_o_delayed6),
	.T(uspddrphy_dq_t6),
	.IO(ddram_dq[6]),
	.O(uspddrphy_dq_i_nodelay6)
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_50 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D(uspddrphy_bitslip72),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.T((~uspddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),
	.OQ(uspddrphy_dq_o_nodelay7),
	.T_OUT(uspddrphy_dq_t7)
);

ISERDESE3 #(
	.DATA_WIDTH(4'd8),
	.IS_CLK_B_INVERTED(1'd1),
	.IS_CLK_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) ISERDESE3_7 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.CLK_B(sys4x_clk),
	.D(uspddrphy_dq_i_delayed7),
	.FIFO_RD_EN(1'd0),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.Q(uspddrphy_bitslip73)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_50 (
	.CE((uspddrphy_dly_sel_storage[0] & uspddrphy_wdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_dq_o_nodelay7),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[0] & uspddrphy_wdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_o_delayed7)
);

IDELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_SRC("IDATAIN"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) IDELAYE3_7 (
	.CE((uspddrphy_dly_sel_storage[0] & uspddrphy_rdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.IDATAIN(uspddrphy_dq_i_nodelay7),
	.INC(1'd1),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[0] & uspddrphy_rdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_i_delayed7)
);

IOBUF IOBUF_7(
	.I(uspddrphy_dq_o_delayed7),
	.T(uspddrphy_dq_t7),
	.IO(ddram_dq[7]),
	.O(uspddrphy_dq_i_nodelay7)
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_51 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D(uspddrphy_bitslip80),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.T((~uspddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),
	.OQ(uspddrphy_dq_o_nodelay8),
	.T_OUT(uspddrphy_dq_t8)
);

ISERDESE3 #(
	.DATA_WIDTH(4'd8),
	.IS_CLK_B_INVERTED(1'd1),
	.IS_CLK_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) ISERDESE3_8 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.CLK_B(sys4x_clk),
	.D(uspddrphy_dq_i_delayed8),
	.FIFO_RD_EN(1'd0),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.Q(uspddrphy_bitslip81)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_51 (
	.CE((uspddrphy_dly_sel_storage[1] & uspddrphy_wdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_dq_o_nodelay8),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[1] & uspddrphy_wdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_o_delayed8)
);

IDELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_SRC("IDATAIN"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) IDELAYE3_8 (
	.CE((uspddrphy_dly_sel_storage[1] & uspddrphy_rdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.IDATAIN(uspddrphy_dq_i_nodelay8),
	.INC(1'd1),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[1] & uspddrphy_rdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_i_delayed8)
);

IOBUF IOBUF_8(
	.I(uspddrphy_dq_o_delayed8),
	.T(uspddrphy_dq_t8),
	.IO(ddram_dq[8]),
	.O(uspddrphy_dq_i_nodelay8)
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_52 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D(uspddrphy_bitslip90),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.T((~uspddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),
	.OQ(uspddrphy_dq_o_nodelay9),
	.T_OUT(uspddrphy_dq_t9)
);

ISERDESE3 #(
	.DATA_WIDTH(4'd8),
	.IS_CLK_B_INVERTED(1'd1),
	.IS_CLK_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) ISERDESE3_9 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.CLK_B(sys4x_clk),
	.D(uspddrphy_dq_i_delayed9),
	.FIFO_RD_EN(1'd0),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.Q(uspddrphy_bitslip91)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_52 (
	.CE((uspddrphy_dly_sel_storage[1] & uspddrphy_wdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_dq_o_nodelay9),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[1] & uspddrphy_wdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_o_delayed9)
);

IDELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_SRC("IDATAIN"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) IDELAYE3_9 (
	.CE((uspddrphy_dly_sel_storage[1] & uspddrphy_rdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.IDATAIN(uspddrphy_dq_i_nodelay9),
	.INC(1'd1),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[1] & uspddrphy_rdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_i_delayed9)
);

IOBUF IOBUF_9(
	.I(uspddrphy_dq_o_delayed9),
	.T(uspddrphy_dq_t9),
	.IO(ddram_dq[9]),
	.O(uspddrphy_dq_i_nodelay9)
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_53 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D(uspddrphy_bitslip100),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.T((~uspddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),
	.OQ(uspddrphy_dq_o_nodelay10),
	.T_OUT(uspddrphy_dq_t10)
);

ISERDESE3 #(
	.DATA_WIDTH(4'd8),
	.IS_CLK_B_INVERTED(1'd1),
	.IS_CLK_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) ISERDESE3_10 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.CLK_B(sys4x_clk),
	.D(uspddrphy_dq_i_delayed10),
	.FIFO_RD_EN(1'd0),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.Q(uspddrphy_bitslip101)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_53 (
	.CE((uspddrphy_dly_sel_storage[1] & uspddrphy_wdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_dq_o_nodelay10),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[1] & uspddrphy_wdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_o_delayed10)
);

IDELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_SRC("IDATAIN"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) IDELAYE3_10 (
	.CE((uspddrphy_dly_sel_storage[1] & uspddrphy_rdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.IDATAIN(uspddrphy_dq_i_nodelay10),
	.INC(1'd1),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[1] & uspddrphy_rdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_i_delayed10)
);

IOBUF IOBUF_10(
	.I(uspddrphy_dq_o_delayed10),
	.T(uspddrphy_dq_t10),
	.IO(ddram_dq[10]),
	.O(uspddrphy_dq_i_nodelay10)
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_54 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D(uspddrphy_bitslip110),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.T((~uspddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),
	.OQ(uspddrphy_dq_o_nodelay11),
	.T_OUT(uspddrphy_dq_t11)
);

ISERDESE3 #(
	.DATA_WIDTH(4'd8),
	.IS_CLK_B_INVERTED(1'd1),
	.IS_CLK_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) ISERDESE3_11 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.CLK_B(sys4x_clk),
	.D(uspddrphy_dq_i_delayed11),
	.FIFO_RD_EN(1'd0),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.Q(uspddrphy_bitslip111)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_54 (
	.CE((uspddrphy_dly_sel_storage[1] & uspddrphy_wdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_dq_o_nodelay11),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[1] & uspddrphy_wdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_o_delayed11)
);

IDELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_SRC("IDATAIN"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) IDELAYE3_11 (
	.CE((uspddrphy_dly_sel_storage[1] & uspddrphy_rdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.IDATAIN(uspddrphy_dq_i_nodelay11),
	.INC(1'd1),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[1] & uspddrphy_rdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_i_delayed11)
);

IOBUF IOBUF_11(
	.I(uspddrphy_dq_o_delayed11),
	.T(uspddrphy_dq_t11),
	.IO(ddram_dq[11]),
	.O(uspddrphy_dq_i_nodelay11)
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_55 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D(uspddrphy_bitslip120),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.T((~uspddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),
	.OQ(uspddrphy_dq_o_nodelay12),
	.T_OUT(uspddrphy_dq_t12)
);

ISERDESE3 #(
	.DATA_WIDTH(4'd8),
	.IS_CLK_B_INVERTED(1'd1),
	.IS_CLK_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) ISERDESE3_12 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.CLK_B(sys4x_clk),
	.D(uspddrphy_dq_i_delayed12),
	.FIFO_RD_EN(1'd0),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.Q(uspddrphy_bitslip121)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_55 (
	.CE((uspddrphy_dly_sel_storage[1] & uspddrphy_wdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_dq_o_nodelay12),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[1] & uspddrphy_wdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_o_delayed12)
);

IDELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_SRC("IDATAIN"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) IDELAYE3_12 (
	.CE((uspddrphy_dly_sel_storage[1] & uspddrphy_rdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.IDATAIN(uspddrphy_dq_i_nodelay12),
	.INC(1'd1),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[1] & uspddrphy_rdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_i_delayed12)
);

IOBUF IOBUF_12(
	.I(uspddrphy_dq_o_delayed12),
	.T(uspddrphy_dq_t12),
	.IO(ddram_dq[12]),
	.O(uspddrphy_dq_i_nodelay12)
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_56 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D(uspddrphy_bitslip130),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.T((~uspddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),
	.OQ(uspddrphy_dq_o_nodelay13),
	.T_OUT(uspddrphy_dq_t13)
);

ISERDESE3 #(
	.DATA_WIDTH(4'd8),
	.IS_CLK_B_INVERTED(1'd1),
	.IS_CLK_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) ISERDESE3_13 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.CLK_B(sys4x_clk),
	.D(uspddrphy_dq_i_delayed13),
	.FIFO_RD_EN(1'd0),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.Q(uspddrphy_bitslip131)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_56 (
	.CE((uspddrphy_dly_sel_storage[1] & uspddrphy_wdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_dq_o_nodelay13),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[1] & uspddrphy_wdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_o_delayed13)
);

IDELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_SRC("IDATAIN"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) IDELAYE3_13 (
	.CE((uspddrphy_dly_sel_storage[1] & uspddrphy_rdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.IDATAIN(uspddrphy_dq_i_nodelay13),
	.INC(1'd1),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[1] & uspddrphy_rdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_i_delayed13)
);

IOBUF IOBUF_13(
	.I(uspddrphy_dq_o_delayed13),
	.T(uspddrphy_dq_t13),
	.IO(ddram_dq[13]),
	.O(uspddrphy_dq_i_nodelay13)
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_57 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D(uspddrphy_bitslip140),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.T((~uspddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),
	.OQ(uspddrphy_dq_o_nodelay14),
	.T_OUT(uspddrphy_dq_t14)
);

ISERDESE3 #(
	.DATA_WIDTH(4'd8),
	.IS_CLK_B_INVERTED(1'd1),
	.IS_CLK_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) ISERDESE3_14 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.CLK_B(sys4x_clk),
	.D(uspddrphy_dq_i_delayed14),
	.FIFO_RD_EN(1'd0),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.Q(uspddrphy_bitslip141)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_57 (
	.CE((uspddrphy_dly_sel_storage[1] & uspddrphy_wdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_dq_o_nodelay14),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[1] & uspddrphy_wdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_o_delayed14)
);

IDELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_SRC("IDATAIN"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) IDELAYE3_14 (
	.CE((uspddrphy_dly_sel_storage[1] & uspddrphy_rdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.IDATAIN(uspddrphy_dq_i_nodelay14),
	.INC(1'd1),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[1] & uspddrphy_rdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_i_delayed14)
);

IOBUF IOBUF_14(
	.I(uspddrphy_dq_o_delayed14),
	.T(uspddrphy_dq_t14),
	.IO(ddram_dq[14]),
	.O(uspddrphy_dq_i_nodelay14)
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_58 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D(uspddrphy_bitslip150),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.T((~uspddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),
	.OQ(uspddrphy_dq_o_nodelay15),
	.T_OUT(uspddrphy_dq_t15)
);

ISERDESE3 #(
	.DATA_WIDTH(4'd8),
	.IS_CLK_B_INVERTED(1'd1),
	.IS_CLK_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) ISERDESE3_15 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.CLK_B(sys4x_clk),
	.D(uspddrphy_dq_i_delayed15),
	.FIFO_RD_EN(1'd0),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.Q(uspddrphy_bitslip151)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_58 (
	.CE((uspddrphy_dly_sel_storage[1] & uspddrphy_wdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_dq_o_nodelay15),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[1] & uspddrphy_wdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_o_delayed15)
);

IDELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_SRC("IDATAIN"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) IDELAYE3_15 (
	.CE((uspddrphy_dly_sel_storage[1] & uspddrphy_rdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.IDATAIN(uspddrphy_dq_i_nodelay15),
	.INC(1'd1),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[1] & uspddrphy_rdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_i_delayed15)
);

IOBUF IOBUF_15(
	.I(uspddrphy_dq_o_delayed15),
	.T(uspddrphy_dq_t15),
	.IO(ddram_dq[15]),
	.O(uspddrphy_dq_i_nodelay15)
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_59 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D(uspddrphy_bitslip160),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.T((~uspddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),
	.OQ(uspddrphy_dq_o_nodelay16),
	.T_OUT(uspddrphy_dq_t16)
);

ISERDESE3 #(
	.DATA_WIDTH(4'd8),
	.IS_CLK_B_INVERTED(1'd1),
	.IS_CLK_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) ISERDESE3_16 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.CLK_B(sys4x_clk),
	.D(uspddrphy_dq_i_delayed16),
	.FIFO_RD_EN(1'd0),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.Q(uspddrphy_bitslip161)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_59 (
	.CE((uspddrphy_dly_sel_storage[2] & uspddrphy_wdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_dq_o_nodelay16),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[2] & uspddrphy_wdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_o_delayed16)
);

IDELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_SRC("IDATAIN"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) IDELAYE3_16 (
	.CE((uspddrphy_dly_sel_storage[2] & uspddrphy_rdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.IDATAIN(uspddrphy_dq_i_nodelay16),
	.INC(1'd1),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[2] & uspddrphy_rdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_i_delayed16)
);

IOBUF IOBUF_16(
	.I(uspddrphy_dq_o_delayed16),
	.T(uspddrphy_dq_t16),
	.IO(ddram_dq[16]),
	.O(uspddrphy_dq_i_nodelay16)
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_60 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D(uspddrphy_bitslip170),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.T((~uspddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),
	.OQ(uspddrphy_dq_o_nodelay17),
	.T_OUT(uspddrphy_dq_t17)
);

ISERDESE3 #(
	.DATA_WIDTH(4'd8),
	.IS_CLK_B_INVERTED(1'd1),
	.IS_CLK_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) ISERDESE3_17 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.CLK_B(sys4x_clk),
	.D(uspddrphy_dq_i_delayed17),
	.FIFO_RD_EN(1'd0),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.Q(uspddrphy_bitslip171)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_60 (
	.CE((uspddrphy_dly_sel_storage[2] & uspddrphy_wdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_dq_o_nodelay17),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[2] & uspddrphy_wdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_o_delayed17)
);

IDELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_SRC("IDATAIN"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) IDELAYE3_17 (
	.CE((uspddrphy_dly_sel_storage[2] & uspddrphy_rdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.IDATAIN(uspddrphy_dq_i_nodelay17),
	.INC(1'd1),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[2] & uspddrphy_rdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_i_delayed17)
);

IOBUF IOBUF_17(
	.I(uspddrphy_dq_o_delayed17),
	.T(uspddrphy_dq_t17),
	.IO(ddram_dq[17]),
	.O(uspddrphy_dq_i_nodelay17)
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_61 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D(uspddrphy_bitslip180),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.T((~uspddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),
	.OQ(uspddrphy_dq_o_nodelay18),
	.T_OUT(uspddrphy_dq_t18)
);

ISERDESE3 #(
	.DATA_WIDTH(4'd8),
	.IS_CLK_B_INVERTED(1'd1),
	.IS_CLK_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) ISERDESE3_18 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.CLK_B(sys4x_clk),
	.D(uspddrphy_dq_i_delayed18),
	.FIFO_RD_EN(1'd0),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.Q(uspddrphy_bitslip181)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_61 (
	.CE((uspddrphy_dly_sel_storage[2] & uspddrphy_wdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_dq_o_nodelay18),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[2] & uspddrphy_wdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_o_delayed18)
);

IDELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_SRC("IDATAIN"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) IDELAYE3_18 (
	.CE((uspddrphy_dly_sel_storage[2] & uspddrphy_rdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.IDATAIN(uspddrphy_dq_i_nodelay18),
	.INC(1'd1),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[2] & uspddrphy_rdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_i_delayed18)
);

IOBUF IOBUF_18(
	.I(uspddrphy_dq_o_delayed18),
	.T(uspddrphy_dq_t18),
	.IO(ddram_dq[18]),
	.O(uspddrphy_dq_i_nodelay18)
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_62 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D(uspddrphy_bitslip190),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.T((~uspddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),
	.OQ(uspddrphy_dq_o_nodelay19),
	.T_OUT(uspddrphy_dq_t19)
);

ISERDESE3 #(
	.DATA_WIDTH(4'd8),
	.IS_CLK_B_INVERTED(1'd1),
	.IS_CLK_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) ISERDESE3_19 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.CLK_B(sys4x_clk),
	.D(uspddrphy_dq_i_delayed19),
	.FIFO_RD_EN(1'd0),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.Q(uspddrphy_bitslip191)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_62 (
	.CE((uspddrphy_dly_sel_storage[2] & uspddrphy_wdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_dq_o_nodelay19),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[2] & uspddrphy_wdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_o_delayed19)
);

IDELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_SRC("IDATAIN"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) IDELAYE3_19 (
	.CE((uspddrphy_dly_sel_storage[2] & uspddrphy_rdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.IDATAIN(uspddrphy_dq_i_nodelay19),
	.INC(1'd1),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[2] & uspddrphy_rdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_i_delayed19)
);

IOBUF IOBUF_19(
	.I(uspddrphy_dq_o_delayed19),
	.T(uspddrphy_dq_t19),
	.IO(ddram_dq[19]),
	.O(uspddrphy_dq_i_nodelay19)
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_63 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D(uspddrphy_bitslip200),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.T((~uspddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),
	.OQ(uspddrphy_dq_o_nodelay20),
	.T_OUT(uspddrphy_dq_t20)
);

ISERDESE3 #(
	.DATA_WIDTH(4'd8),
	.IS_CLK_B_INVERTED(1'd1),
	.IS_CLK_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) ISERDESE3_20 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.CLK_B(sys4x_clk),
	.D(uspddrphy_dq_i_delayed20),
	.FIFO_RD_EN(1'd0),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.Q(uspddrphy_bitslip201)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_63 (
	.CE((uspddrphy_dly_sel_storage[2] & uspddrphy_wdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_dq_o_nodelay20),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[2] & uspddrphy_wdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_o_delayed20)
);

IDELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_SRC("IDATAIN"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) IDELAYE3_20 (
	.CE((uspddrphy_dly_sel_storage[2] & uspddrphy_rdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.IDATAIN(uspddrphy_dq_i_nodelay20),
	.INC(1'd1),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[2] & uspddrphy_rdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_i_delayed20)
);

IOBUF IOBUF_20(
	.I(uspddrphy_dq_o_delayed20),
	.T(uspddrphy_dq_t20),
	.IO(ddram_dq[20]),
	.O(uspddrphy_dq_i_nodelay20)
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_64 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D(uspddrphy_bitslip210),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.T((~uspddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),
	.OQ(uspddrphy_dq_o_nodelay21),
	.T_OUT(uspddrphy_dq_t21)
);

ISERDESE3 #(
	.DATA_WIDTH(4'd8),
	.IS_CLK_B_INVERTED(1'd1),
	.IS_CLK_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) ISERDESE3_21 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.CLK_B(sys4x_clk),
	.D(uspddrphy_dq_i_delayed21),
	.FIFO_RD_EN(1'd0),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.Q(uspddrphy_bitslip211)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_64 (
	.CE((uspddrphy_dly_sel_storage[2] & uspddrphy_wdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_dq_o_nodelay21),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[2] & uspddrphy_wdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_o_delayed21)
);

IDELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_SRC("IDATAIN"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) IDELAYE3_21 (
	.CE((uspddrphy_dly_sel_storage[2] & uspddrphy_rdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.IDATAIN(uspddrphy_dq_i_nodelay21),
	.INC(1'd1),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[2] & uspddrphy_rdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_i_delayed21)
);

IOBUF IOBUF_21(
	.I(uspddrphy_dq_o_delayed21),
	.T(uspddrphy_dq_t21),
	.IO(ddram_dq[21]),
	.O(uspddrphy_dq_i_nodelay21)
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_65 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D(uspddrphy_bitslip220),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.T((~uspddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),
	.OQ(uspddrphy_dq_o_nodelay22),
	.T_OUT(uspddrphy_dq_t22)
);

ISERDESE3 #(
	.DATA_WIDTH(4'd8),
	.IS_CLK_B_INVERTED(1'd1),
	.IS_CLK_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) ISERDESE3_22 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.CLK_B(sys4x_clk),
	.D(uspddrphy_dq_i_delayed22),
	.FIFO_RD_EN(1'd0),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.Q(uspddrphy_bitslip221)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_65 (
	.CE((uspddrphy_dly_sel_storage[2] & uspddrphy_wdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_dq_o_nodelay22),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[2] & uspddrphy_wdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_o_delayed22)
);

IDELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_SRC("IDATAIN"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) IDELAYE3_22 (
	.CE((uspddrphy_dly_sel_storage[2] & uspddrphy_rdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.IDATAIN(uspddrphy_dq_i_nodelay22),
	.INC(1'd1),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[2] & uspddrphy_rdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_i_delayed22)
);

IOBUF IOBUF_22(
	.I(uspddrphy_dq_o_delayed22),
	.T(uspddrphy_dq_t22),
	.IO(ddram_dq[22]),
	.O(uspddrphy_dq_i_nodelay22)
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_66 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D(uspddrphy_bitslip230),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.T((~uspddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),
	.OQ(uspddrphy_dq_o_nodelay23),
	.T_OUT(uspddrphy_dq_t23)
);

ISERDESE3 #(
	.DATA_WIDTH(4'd8),
	.IS_CLK_B_INVERTED(1'd1),
	.IS_CLK_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) ISERDESE3_23 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.CLK_B(sys4x_clk),
	.D(uspddrphy_dq_i_delayed23),
	.FIFO_RD_EN(1'd0),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.Q(uspddrphy_bitslip231)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_66 (
	.CE((uspddrphy_dly_sel_storage[2] & uspddrphy_wdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_dq_o_nodelay23),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[2] & uspddrphy_wdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_o_delayed23)
);

IDELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_SRC("IDATAIN"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) IDELAYE3_23 (
	.CE((uspddrphy_dly_sel_storage[2] & uspddrphy_rdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.IDATAIN(uspddrphy_dq_i_nodelay23),
	.INC(1'd1),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[2] & uspddrphy_rdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_i_delayed23)
);

IOBUF IOBUF_23(
	.I(uspddrphy_dq_o_delayed23),
	.T(uspddrphy_dq_t23),
	.IO(ddram_dq[23]),
	.O(uspddrphy_dq_i_nodelay23)
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_67 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D(uspddrphy_bitslip240),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.T((~uspddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),
	.OQ(uspddrphy_dq_o_nodelay24),
	.T_OUT(uspddrphy_dq_t24)
);

ISERDESE3 #(
	.DATA_WIDTH(4'd8),
	.IS_CLK_B_INVERTED(1'd1),
	.IS_CLK_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) ISERDESE3_24 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.CLK_B(sys4x_clk),
	.D(uspddrphy_dq_i_delayed24),
	.FIFO_RD_EN(1'd0),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.Q(uspddrphy_bitslip241)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_67 (
	.CE((uspddrphy_dly_sel_storage[3] & uspddrphy_wdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_dq_o_nodelay24),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[3] & uspddrphy_wdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_o_delayed24)
);

IDELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_SRC("IDATAIN"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) IDELAYE3_24 (
	.CE((uspddrphy_dly_sel_storage[3] & uspddrphy_rdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.IDATAIN(uspddrphy_dq_i_nodelay24),
	.INC(1'd1),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[3] & uspddrphy_rdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_i_delayed24)
);

IOBUF IOBUF_24(
	.I(uspddrphy_dq_o_delayed24),
	.T(uspddrphy_dq_t24),
	.IO(ddram_dq[24]),
	.O(uspddrphy_dq_i_nodelay24)
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_68 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D(uspddrphy_bitslip250),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.T((~uspddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),
	.OQ(uspddrphy_dq_o_nodelay25),
	.T_OUT(uspddrphy_dq_t25)
);

ISERDESE3 #(
	.DATA_WIDTH(4'd8),
	.IS_CLK_B_INVERTED(1'd1),
	.IS_CLK_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) ISERDESE3_25 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.CLK_B(sys4x_clk),
	.D(uspddrphy_dq_i_delayed25),
	.FIFO_RD_EN(1'd0),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.Q(uspddrphy_bitslip251)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_68 (
	.CE((uspddrphy_dly_sel_storage[3] & uspddrphy_wdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_dq_o_nodelay25),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[3] & uspddrphy_wdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_o_delayed25)
);

IDELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_SRC("IDATAIN"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) IDELAYE3_25 (
	.CE((uspddrphy_dly_sel_storage[3] & uspddrphy_rdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.IDATAIN(uspddrphy_dq_i_nodelay25),
	.INC(1'd1),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[3] & uspddrphy_rdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_i_delayed25)
);

IOBUF IOBUF_25(
	.I(uspddrphy_dq_o_delayed25),
	.T(uspddrphy_dq_t25),
	.IO(ddram_dq[25]),
	.O(uspddrphy_dq_i_nodelay25)
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_69 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D(uspddrphy_bitslip260),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.T((~uspddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),
	.OQ(uspddrphy_dq_o_nodelay26),
	.T_OUT(uspddrphy_dq_t26)
);

ISERDESE3 #(
	.DATA_WIDTH(4'd8),
	.IS_CLK_B_INVERTED(1'd1),
	.IS_CLK_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) ISERDESE3_26 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.CLK_B(sys4x_clk),
	.D(uspddrphy_dq_i_delayed26),
	.FIFO_RD_EN(1'd0),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.Q(uspddrphy_bitslip261)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_69 (
	.CE((uspddrphy_dly_sel_storage[3] & uspddrphy_wdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_dq_o_nodelay26),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[3] & uspddrphy_wdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_o_delayed26)
);

IDELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_SRC("IDATAIN"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) IDELAYE3_26 (
	.CE((uspddrphy_dly_sel_storage[3] & uspddrphy_rdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.IDATAIN(uspddrphy_dq_i_nodelay26),
	.INC(1'd1),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[3] & uspddrphy_rdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_i_delayed26)
);

IOBUF IOBUF_26(
	.I(uspddrphy_dq_o_delayed26),
	.T(uspddrphy_dq_t26),
	.IO(ddram_dq[26]),
	.O(uspddrphy_dq_i_nodelay26)
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_70 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D(uspddrphy_bitslip270),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.T((~uspddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),
	.OQ(uspddrphy_dq_o_nodelay27),
	.T_OUT(uspddrphy_dq_t27)
);

ISERDESE3 #(
	.DATA_WIDTH(4'd8),
	.IS_CLK_B_INVERTED(1'd1),
	.IS_CLK_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) ISERDESE3_27 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.CLK_B(sys4x_clk),
	.D(uspddrphy_dq_i_delayed27),
	.FIFO_RD_EN(1'd0),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.Q(uspddrphy_bitslip271)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_70 (
	.CE((uspddrphy_dly_sel_storage[3] & uspddrphy_wdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_dq_o_nodelay27),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[3] & uspddrphy_wdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_o_delayed27)
);

IDELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_SRC("IDATAIN"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) IDELAYE3_27 (
	.CE((uspddrphy_dly_sel_storage[3] & uspddrphy_rdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.IDATAIN(uspddrphy_dq_i_nodelay27),
	.INC(1'd1),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[3] & uspddrphy_rdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_i_delayed27)
);

IOBUF IOBUF_27(
	.I(uspddrphy_dq_o_delayed27),
	.T(uspddrphy_dq_t27),
	.IO(ddram_dq[27]),
	.O(uspddrphy_dq_i_nodelay27)
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_71 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D(uspddrphy_bitslip280),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.T((~uspddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),
	.OQ(uspddrphy_dq_o_nodelay28),
	.T_OUT(uspddrphy_dq_t28)
);

ISERDESE3 #(
	.DATA_WIDTH(4'd8),
	.IS_CLK_B_INVERTED(1'd1),
	.IS_CLK_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) ISERDESE3_28 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.CLK_B(sys4x_clk),
	.D(uspddrphy_dq_i_delayed28),
	.FIFO_RD_EN(1'd0),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.Q(uspddrphy_bitslip281)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_71 (
	.CE((uspddrphy_dly_sel_storage[3] & uspddrphy_wdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_dq_o_nodelay28),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[3] & uspddrphy_wdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_o_delayed28)
);

IDELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_SRC("IDATAIN"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) IDELAYE3_28 (
	.CE((uspddrphy_dly_sel_storage[3] & uspddrphy_rdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.IDATAIN(uspddrphy_dq_i_nodelay28),
	.INC(1'd1),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[3] & uspddrphy_rdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_i_delayed28)
);

IOBUF IOBUF_28(
	.I(uspddrphy_dq_o_delayed28),
	.T(uspddrphy_dq_t28),
	.IO(ddram_dq[28]),
	.O(uspddrphy_dq_i_nodelay28)
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_72 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D(uspddrphy_bitslip290),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.T((~uspddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),
	.OQ(uspddrphy_dq_o_nodelay29),
	.T_OUT(uspddrphy_dq_t29)
);

ISERDESE3 #(
	.DATA_WIDTH(4'd8),
	.IS_CLK_B_INVERTED(1'd1),
	.IS_CLK_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) ISERDESE3_29 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.CLK_B(sys4x_clk),
	.D(uspddrphy_dq_i_delayed29),
	.FIFO_RD_EN(1'd0),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.Q(uspddrphy_bitslip291)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_72 (
	.CE((uspddrphy_dly_sel_storage[3] & uspddrphy_wdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_dq_o_nodelay29),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[3] & uspddrphy_wdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_o_delayed29)
);

IDELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_SRC("IDATAIN"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) IDELAYE3_29 (
	.CE((uspddrphy_dly_sel_storage[3] & uspddrphy_rdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.IDATAIN(uspddrphy_dq_i_nodelay29),
	.INC(1'd1),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[3] & uspddrphy_rdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_i_delayed29)
);

IOBUF IOBUF_29(
	.I(uspddrphy_dq_o_delayed29),
	.T(uspddrphy_dq_t29),
	.IO(ddram_dq[29]),
	.O(uspddrphy_dq_i_nodelay29)
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_73 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D(uspddrphy_bitslip300),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.T((~uspddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),
	.OQ(uspddrphy_dq_o_nodelay30),
	.T_OUT(uspddrphy_dq_t30)
);

ISERDESE3 #(
	.DATA_WIDTH(4'd8),
	.IS_CLK_B_INVERTED(1'd1),
	.IS_CLK_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) ISERDESE3_30 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.CLK_B(sys4x_clk),
	.D(uspddrphy_dq_i_delayed30),
	.FIFO_RD_EN(1'd0),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.Q(uspddrphy_bitslip301)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_73 (
	.CE((uspddrphy_dly_sel_storage[3] & uspddrphy_wdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_dq_o_nodelay30),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[3] & uspddrphy_wdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_o_delayed30)
);

IDELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_SRC("IDATAIN"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) IDELAYE3_30 (
	.CE((uspddrphy_dly_sel_storage[3] & uspddrphy_rdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.IDATAIN(uspddrphy_dq_i_nodelay30),
	.INC(1'd1),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[3] & uspddrphy_rdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_i_delayed30)
);

IOBUF IOBUF_30(
	.I(uspddrphy_dq_o_delayed30),
	.T(uspddrphy_dq_t30),
	.IO(ddram_dq[30]),
	.O(uspddrphy_dq_i_nodelay30)
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_74 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D(uspddrphy_bitslip310),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.T((~uspddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),
	.OQ(uspddrphy_dq_o_nodelay31),
	.T_OUT(uspddrphy_dq_t31)
);

ISERDESE3 #(
	.DATA_WIDTH(4'd8),
	.IS_CLK_B_INVERTED(1'd1),
	.IS_CLK_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) ISERDESE3_31 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.CLK_B(sys4x_clk),
	.D(uspddrphy_dq_i_delayed31),
	.FIFO_RD_EN(1'd0),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.Q(uspddrphy_bitslip311)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_74 (
	.CE((uspddrphy_dly_sel_storage[3] & uspddrphy_wdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_dq_o_nodelay31),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[3] & uspddrphy_wdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_o_delayed31)
);

IDELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_SRC("IDATAIN"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) IDELAYE3_31 (
	.CE((uspddrphy_dly_sel_storage[3] & uspddrphy_rdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.IDATAIN(uspddrphy_dq_i_nodelay31),
	.INC(1'd1),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[3] & uspddrphy_rdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_i_delayed31)
);

IOBUF IOBUF_31(
	.I(uspddrphy_dq_o_delayed31),
	.T(uspddrphy_dq_t31),
	.IO(ddram_dq[31]),
	.O(uspddrphy_dq_i_nodelay31)
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_75 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D(uspddrphy_bitslip320),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.T((~uspddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),
	.OQ(uspddrphy_dq_o_nodelay32),
	.T_OUT(uspddrphy_dq_t32)
);

ISERDESE3 #(
	.DATA_WIDTH(4'd8),
	.IS_CLK_B_INVERTED(1'd1),
	.IS_CLK_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) ISERDESE3_32 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.CLK_B(sys4x_clk),
	.D(uspddrphy_dq_i_delayed32),
	.FIFO_RD_EN(1'd0),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.Q(uspddrphy_bitslip321)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_75 (
	.CE((uspddrphy_dly_sel_storage[4] & uspddrphy_wdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_dq_o_nodelay32),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[4] & uspddrphy_wdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_o_delayed32)
);

IDELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_SRC("IDATAIN"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) IDELAYE3_32 (
	.CE((uspddrphy_dly_sel_storage[4] & uspddrphy_rdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.IDATAIN(uspddrphy_dq_i_nodelay32),
	.INC(1'd1),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[4] & uspddrphy_rdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_i_delayed32)
);

IOBUF IOBUF_32(
	.I(uspddrphy_dq_o_delayed32),
	.T(uspddrphy_dq_t32),
	.IO(ddram_dq[32]),
	.O(uspddrphy_dq_i_nodelay32)
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_76 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D(uspddrphy_bitslip330),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.T((~uspddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),
	.OQ(uspddrphy_dq_o_nodelay33),
	.T_OUT(uspddrphy_dq_t33)
);

ISERDESE3 #(
	.DATA_WIDTH(4'd8),
	.IS_CLK_B_INVERTED(1'd1),
	.IS_CLK_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) ISERDESE3_33 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.CLK_B(sys4x_clk),
	.D(uspddrphy_dq_i_delayed33),
	.FIFO_RD_EN(1'd0),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.Q(uspddrphy_bitslip331)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_76 (
	.CE((uspddrphy_dly_sel_storage[4] & uspddrphy_wdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_dq_o_nodelay33),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[4] & uspddrphy_wdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_o_delayed33)
);

IDELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_SRC("IDATAIN"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) IDELAYE3_33 (
	.CE((uspddrphy_dly_sel_storage[4] & uspddrphy_rdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.IDATAIN(uspddrphy_dq_i_nodelay33),
	.INC(1'd1),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[4] & uspddrphy_rdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_i_delayed33)
);

IOBUF IOBUF_33(
	.I(uspddrphy_dq_o_delayed33),
	.T(uspddrphy_dq_t33),
	.IO(ddram_dq[33]),
	.O(uspddrphy_dq_i_nodelay33)
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_77 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D(uspddrphy_bitslip340),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.T((~uspddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),
	.OQ(uspddrphy_dq_o_nodelay34),
	.T_OUT(uspddrphy_dq_t34)
);

ISERDESE3 #(
	.DATA_WIDTH(4'd8),
	.IS_CLK_B_INVERTED(1'd1),
	.IS_CLK_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) ISERDESE3_34 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.CLK_B(sys4x_clk),
	.D(uspddrphy_dq_i_delayed34),
	.FIFO_RD_EN(1'd0),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.Q(uspddrphy_bitslip341)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_77 (
	.CE((uspddrphy_dly_sel_storage[4] & uspddrphy_wdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_dq_o_nodelay34),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[4] & uspddrphy_wdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_o_delayed34)
);

IDELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_SRC("IDATAIN"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) IDELAYE3_34 (
	.CE((uspddrphy_dly_sel_storage[4] & uspddrphy_rdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.IDATAIN(uspddrphy_dq_i_nodelay34),
	.INC(1'd1),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[4] & uspddrphy_rdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_i_delayed34)
);

IOBUF IOBUF_34(
	.I(uspddrphy_dq_o_delayed34),
	.T(uspddrphy_dq_t34),
	.IO(ddram_dq[34]),
	.O(uspddrphy_dq_i_nodelay34)
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_78 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D(uspddrphy_bitslip350),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.T((~uspddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),
	.OQ(uspddrphy_dq_o_nodelay35),
	.T_OUT(uspddrphy_dq_t35)
);

ISERDESE3 #(
	.DATA_WIDTH(4'd8),
	.IS_CLK_B_INVERTED(1'd1),
	.IS_CLK_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) ISERDESE3_35 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.CLK_B(sys4x_clk),
	.D(uspddrphy_dq_i_delayed35),
	.FIFO_RD_EN(1'd0),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.Q(uspddrphy_bitslip351)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_78 (
	.CE((uspddrphy_dly_sel_storage[4] & uspddrphy_wdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_dq_o_nodelay35),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[4] & uspddrphy_wdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_o_delayed35)
);

IDELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_SRC("IDATAIN"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) IDELAYE3_35 (
	.CE((uspddrphy_dly_sel_storage[4] & uspddrphy_rdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.IDATAIN(uspddrphy_dq_i_nodelay35),
	.INC(1'd1),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[4] & uspddrphy_rdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_i_delayed35)
);

IOBUF IOBUF_35(
	.I(uspddrphy_dq_o_delayed35),
	.T(uspddrphy_dq_t35),
	.IO(ddram_dq[35]),
	.O(uspddrphy_dq_i_nodelay35)
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_79 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D(uspddrphy_bitslip360),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.T((~uspddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),
	.OQ(uspddrphy_dq_o_nodelay36),
	.T_OUT(uspddrphy_dq_t36)
);

ISERDESE3 #(
	.DATA_WIDTH(4'd8),
	.IS_CLK_B_INVERTED(1'd1),
	.IS_CLK_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) ISERDESE3_36 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.CLK_B(sys4x_clk),
	.D(uspddrphy_dq_i_delayed36),
	.FIFO_RD_EN(1'd0),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.Q(uspddrphy_bitslip361)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_79 (
	.CE((uspddrphy_dly_sel_storage[4] & uspddrphy_wdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_dq_o_nodelay36),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[4] & uspddrphy_wdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_o_delayed36)
);

IDELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_SRC("IDATAIN"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) IDELAYE3_36 (
	.CE((uspddrphy_dly_sel_storage[4] & uspddrphy_rdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.IDATAIN(uspddrphy_dq_i_nodelay36),
	.INC(1'd1),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[4] & uspddrphy_rdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_i_delayed36)
);

IOBUF IOBUF_36(
	.I(uspddrphy_dq_o_delayed36),
	.T(uspddrphy_dq_t36),
	.IO(ddram_dq[36]),
	.O(uspddrphy_dq_i_nodelay36)
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_80 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D(uspddrphy_bitslip370),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.T((~uspddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),
	.OQ(uspddrphy_dq_o_nodelay37),
	.T_OUT(uspddrphy_dq_t37)
);

ISERDESE3 #(
	.DATA_WIDTH(4'd8),
	.IS_CLK_B_INVERTED(1'd1),
	.IS_CLK_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) ISERDESE3_37 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.CLK_B(sys4x_clk),
	.D(uspddrphy_dq_i_delayed37),
	.FIFO_RD_EN(1'd0),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.Q(uspddrphy_bitslip371)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_80 (
	.CE((uspddrphy_dly_sel_storage[4] & uspddrphy_wdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_dq_o_nodelay37),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[4] & uspddrphy_wdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_o_delayed37)
);

IDELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_SRC("IDATAIN"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) IDELAYE3_37 (
	.CE((uspddrphy_dly_sel_storage[4] & uspddrphy_rdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.IDATAIN(uspddrphy_dq_i_nodelay37),
	.INC(1'd1),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[4] & uspddrphy_rdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_i_delayed37)
);

IOBUF IOBUF_37(
	.I(uspddrphy_dq_o_delayed37),
	.T(uspddrphy_dq_t37),
	.IO(ddram_dq[37]),
	.O(uspddrphy_dq_i_nodelay37)
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_81 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D(uspddrphy_bitslip380),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.T((~uspddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),
	.OQ(uspddrphy_dq_o_nodelay38),
	.T_OUT(uspddrphy_dq_t38)
);

ISERDESE3 #(
	.DATA_WIDTH(4'd8),
	.IS_CLK_B_INVERTED(1'd1),
	.IS_CLK_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) ISERDESE3_38 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.CLK_B(sys4x_clk),
	.D(uspddrphy_dq_i_delayed38),
	.FIFO_RD_EN(1'd0),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.Q(uspddrphy_bitslip381)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_81 (
	.CE((uspddrphy_dly_sel_storage[4] & uspddrphy_wdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_dq_o_nodelay38),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[4] & uspddrphy_wdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_o_delayed38)
);

IDELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_SRC("IDATAIN"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) IDELAYE3_38 (
	.CE((uspddrphy_dly_sel_storage[4] & uspddrphy_rdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.IDATAIN(uspddrphy_dq_i_nodelay38),
	.INC(1'd1),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[4] & uspddrphy_rdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_i_delayed38)
);

IOBUF IOBUF_38(
	.I(uspddrphy_dq_o_delayed38),
	.T(uspddrphy_dq_t38),
	.IO(ddram_dq[38]),
	.O(uspddrphy_dq_i_nodelay38)
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_82 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D(uspddrphy_bitslip390),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.T((~uspddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),
	.OQ(uspddrphy_dq_o_nodelay39),
	.T_OUT(uspddrphy_dq_t39)
);

ISERDESE3 #(
	.DATA_WIDTH(4'd8),
	.IS_CLK_B_INVERTED(1'd1),
	.IS_CLK_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) ISERDESE3_39 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.CLK_B(sys4x_clk),
	.D(uspddrphy_dq_i_delayed39),
	.FIFO_RD_EN(1'd0),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.Q(uspddrphy_bitslip391)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_82 (
	.CE((uspddrphy_dly_sel_storage[4] & uspddrphy_wdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_dq_o_nodelay39),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[4] & uspddrphy_wdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_o_delayed39)
);

IDELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_SRC("IDATAIN"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) IDELAYE3_39 (
	.CE((uspddrphy_dly_sel_storage[4] & uspddrphy_rdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.IDATAIN(uspddrphy_dq_i_nodelay39),
	.INC(1'd1),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[4] & uspddrphy_rdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_i_delayed39)
);

IOBUF IOBUF_39(
	.I(uspddrphy_dq_o_delayed39),
	.T(uspddrphy_dq_t39),
	.IO(ddram_dq[39]),
	.O(uspddrphy_dq_i_nodelay39)
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_83 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D(uspddrphy_bitslip400),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.T((~uspddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),
	.OQ(uspddrphy_dq_o_nodelay40),
	.T_OUT(uspddrphy_dq_t40)
);

ISERDESE3 #(
	.DATA_WIDTH(4'd8),
	.IS_CLK_B_INVERTED(1'd1),
	.IS_CLK_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) ISERDESE3_40 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.CLK_B(sys4x_clk),
	.D(uspddrphy_dq_i_delayed40),
	.FIFO_RD_EN(1'd0),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.Q(uspddrphy_bitslip401)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_83 (
	.CE((uspddrphy_dly_sel_storage[5] & uspddrphy_wdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_dq_o_nodelay40),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[5] & uspddrphy_wdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_o_delayed40)
);

IDELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_SRC("IDATAIN"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) IDELAYE3_40 (
	.CE((uspddrphy_dly_sel_storage[5] & uspddrphy_rdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.IDATAIN(uspddrphy_dq_i_nodelay40),
	.INC(1'd1),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[5] & uspddrphy_rdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_i_delayed40)
);

IOBUF IOBUF_40(
	.I(uspddrphy_dq_o_delayed40),
	.T(uspddrphy_dq_t40),
	.IO(ddram_dq[40]),
	.O(uspddrphy_dq_i_nodelay40)
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_84 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D(uspddrphy_bitslip410),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.T((~uspddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),
	.OQ(uspddrphy_dq_o_nodelay41),
	.T_OUT(uspddrphy_dq_t41)
);

ISERDESE3 #(
	.DATA_WIDTH(4'd8),
	.IS_CLK_B_INVERTED(1'd1),
	.IS_CLK_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) ISERDESE3_41 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.CLK_B(sys4x_clk),
	.D(uspddrphy_dq_i_delayed41),
	.FIFO_RD_EN(1'd0),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.Q(uspddrphy_bitslip411)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_84 (
	.CE((uspddrphy_dly_sel_storage[5] & uspddrphy_wdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_dq_o_nodelay41),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[5] & uspddrphy_wdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_o_delayed41)
);

IDELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_SRC("IDATAIN"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) IDELAYE3_41 (
	.CE((uspddrphy_dly_sel_storage[5] & uspddrphy_rdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.IDATAIN(uspddrphy_dq_i_nodelay41),
	.INC(1'd1),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[5] & uspddrphy_rdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_i_delayed41)
);

IOBUF IOBUF_41(
	.I(uspddrphy_dq_o_delayed41),
	.T(uspddrphy_dq_t41),
	.IO(ddram_dq[41]),
	.O(uspddrphy_dq_i_nodelay41)
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_85 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D(uspddrphy_bitslip420),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.T((~uspddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),
	.OQ(uspddrphy_dq_o_nodelay42),
	.T_OUT(uspddrphy_dq_t42)
);

ISERDESE3 #(
	.DATA_WIDTH(4'd8),
	.IS_CLK_B_INVERTED(1'd1),
	.IS_CLK_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) ISERDESE3_42 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.CLK_B(sys4x_clk),
	.D(uspddrphy_dq_i_delayed42),
	.FIFO_RD_EN(1'd0),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.Q(uspddrphy_bitslip421)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_85 (
	.CE((uspddrphy_dly_sel_storage[5] & uspddrphy_wdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_dq_o_nodelay42),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[5] & uspddrphy_wdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_o_delayed42)
);

IDELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_SRC("IDATAIN"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) IDELAYE3_42 (
	.CE((uspddrphy_dly_sel_storage[5] & uspddrphy_rdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.IDATAIN(uspddrphy_dq_i_nodelay42),
	.INC(1'd1),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[5] & uspddrphy_rdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_i_delayed42)
);

IOBUF IOBUF_42(
	.I(uspddrphy_dq_o_delayed42),
	.T(uspddrphy_dq_t42),
	.IO(ddram_dq[42]),
	.O(uspddrphy_dq_i_nodelay42)
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_86 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D(uspddrphy_bitslip430),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.T((~uspddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),
	.OQ(uspddrphy_dq_o_nodelay43),
	.T_OUT(uspddrphy_dq_t43)
);

ISERDESE3 #(
	.DATA_WIDTH(4'd8),
	.IS_CLK_B_INVERTED(1'd1),
	.IS_CLK_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) ISERDESE3_43 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.CLK_B(sys4x_clk),
	.D(uspddrphy_dq_i_delayed43),
	.FIFO_RD_EN(1'd0),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.Q(uspddrphy_bitslip431)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_86 (
	.CE((uspddrphy_dly_sel_storage[5] & uspddrphy_wdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_dq_o_nodelay43),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[5] & uspddrphy_wdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_o_delayed43)
);

IDELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_SRC("IDATAIN"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) IDELAYE3_43 (
	.CE((uspddrphy_dly_sel_storage[5] & uspddrphy_rdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.IDATAIN(uspddrphy_dq_i_nodelay43),
	.INC(1'd1),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[5] & uspddrphy_rdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_i_delayed43)
);

IOBUF IOBUF_43(
	.I(uspddrphy_dq_o_delayed43),
	.T(uspddrphy_dq_t43),
	.IO(ddram_dq[43]),
	.O(uspddrphy_dq_i_nodelay43)
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_87 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D(uspddrphy_bitslip440),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.T((~uspddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),
	.OQ(uspddrphy_dq_o_nodelay44),
	.T_OUT(uspddrphy_dq_t44)
);

ISERDESE3 #(
	.DATA_WIDTH(4'd8),
	.IS_CLK_B_INVERTED(1'd1),
	.IS_CLK_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) ISERDESE3_44 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.CLK_B(sys4x_clk),
	.D(uspddrphy_dq_i_delayed44),
	.FIFO_RD_EN(1'd0),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.Q(uspddrphy_bitslip441)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_87 (
	.CE((uspddrphy_dly_sel_storage[5] & uspddrphy_wdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_dq_o_nodelay44),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[5] & uspddrphy_wdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_o_delayed44)
);

IDELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_SRC("IDATAIN"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) IDELAYE3_44 (
	.CE((uspddrphy_dly_sel_storage[5] & uspddrphy_rdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.IDATAIN(uspddrphy_dq_i_nodelay44),
	.INC(1'd1),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[5] & uspddrphy_rdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_i_delayed44)
);

IOBUF IOBUF_44(
	.I(uspddrphy_dq_o_delayed44),
	.T(uspddrphy_dq_t44),
	.IO(ddram_dq[44]),
	.O(uspddrphy_dq_i_nodelay44)
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_88 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D(uspddrphy_bitslip450),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.T((~uspddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),
	.OQ(uspddrphy_dq_o_nodelay45),
	.T_OUT(uspddrphy_dq_t45)
);

ISERDESE3 #(
	.DATA_WIDTH(4'd8),
	.IS_CLK_B_INVERTED(1'd1),
	.IS_CLK_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) ISERDESE3_45 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.CLK_B(sys4x_clk),
	.D(uspddrphy_dq_i_delayed45),
	.FIFO_RD_EN(1'd0),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.Q(uspddrphy_bitslip451)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_88 (
	.CE((uspddrphy_dly_sel_storage[5] & uspddrphy_wdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_dq_o_nodelay45),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[5] & uspddrphy_wdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_o_delayed45)
);

IDELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_SRC("IDATAIN"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) IDELAYE3_45 (
	.CE((uspddrphy_dly_sel_storage[5] & uspddrphy_rdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.IDATAIN(uspddrphy_dq_i_nodelay45),
	.INC(1'd1),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[5] & uspddrphy_rdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_i_delayed45)
);

IOBUF IOBUF_45(
	.I(uspddrphy_dq_o_delayed45),
	.T(uspddrphy_dq_t45),
	.IO(ddram_dq[45]),
	.O(uspddrphy_dq_i_nodelay45)
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_89 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D(uspddrphy_bitslip460),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.T((~uspddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),
	.OQ(uspddrphy_dq_o_nodelay46),
	.T_OUT(uspddrphy_dq_t46)
);

ISERDESE3 #(
	.DATA_WIDTH(4'd8),
	.IS_CLK_B_INVERTED(1'd1),
	.IS_CLK_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) ISERDESE3_46 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.CLK_B(sys4x_clk),
	.D(uspddrphy_dq_i_delayed46),
	.FIFO_RD_EN(1'd0),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.Q(uspddrphy_bitslip461)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_89 (
	.CE((uspddrphy_dly_sel_storage[5] & uspddrphy_wdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_dq_o_nodelay46),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[5] & uspddrphy_wdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_o_delayed46)
);

IDELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_SRC("IDATAIN"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) IDELAYE3_46 (
	.CE((uspddrphy_dly_sel_storage[5] & uspddrphy_rdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.IDATAIN(uspddrphy_dq_i_nodelay46),
	.INC(1'd1),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[5] & uspddrphy_rdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_i_delayed46)
);

IOBUF IOBUF_46(
	.I(uspddrphy_dq_o_delayed46),
	.T(uspddrphy_dq_t46),
	.IO(ddram_dq[46]),
	.O(uspddrphy_dq_i_nodelay46)
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_90 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D(uspddrphy_bitslip470),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.T((~uspddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),
	.OQ(uspddrphy_dq_o_nodelay47),
	.T_OUT(uspddrphy_dq_t47)
);

ISERDESE3 #(
	.DATA_WIDTH(4'd8),
	.IS_CLK_B_INVERTED(1'd1),
	.IS_CLK_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) ISERDESE3_47 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.CLK_B(sys4x_clk),
	.D(uspddrphy_dq_i_delayed47),
	.FIFO_RD_EN(1'd0),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.Q(uspddrphy_bitslip471)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_90 (
	.CE((uspddrphy_dly_sel_storage[5] & uspddrphy_wdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_dq_o_nodelay47),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[5] & uspddrphy_wdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_o_delayed47)
);

IDELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_SRC("IDATAIN"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) IDELAYE3_47 (
	.CE((uspddrphy_dly_sel_storage[5] & uspddrphy_rdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.IDATAIN(uspddrphy_dq_i_nodelay47),
	.INC(1'd1),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[5] & uspddrphy_rdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_i_delayed47)
);

IOBUF IOBUF_47(
	.I(uspddrphy_dq_o_delayed47),
	.T(uspddrphy_dq_t47),
	.IO(ddram_dq[47]),
	.O(uspddrphy_dq_i_nodelay47)
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_91 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D(uspddrphy_bitslip480),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.T((~uspddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),
	.OQ(uspddrphy_dq_o_nodelay48),
	.T_OUT(uspddrphy_dq_t48)
);

ISERDESE3 #(
	.DATA_WIDTH(4'd8),
	.IS_CLK_B_INVERTED(1'd1),
	.IS_CLK_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) ISERDESE3_48 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.CLK_B(sys4x_clk),
	.D(uspddrphy_dq_i_delayed48),
	.FIFO_RD_EN(1'd0),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.Q(uspddrphy_bitslip481)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_91 (
	.CE((uspddrphy_dly_sel_storage[6] & uspddrphy_wdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_dq_o_nodelay48),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[6] & uspddrphy_wdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_o_delayed48)
);

IDELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_SRC("IDATAIN"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) IDELAYE3_48 (
	.CE((uspddrphy_dly_sel_storage[6] & uspddrphy_rdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.IDATAIN(uspddrphy_dq_i_nodelay48),
	.INC(1'd1),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[6] & uspddrphy_rdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_i_delayed48)
);

IOBUF IOBUF_48(
	.I(uspddrphy_dq_o_delayed48),
	.T(uspddrphy_dq_t48),
	.IO(ddram_dq[48]),
	.O(uspddrphy_dq_i_nodelay48)
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_92 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D(uspddrphy_bitslip490),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.T((~uspddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),
	.OQ(uspddrphy_dq_o_nodelay49),
	.T_OUT(uspddrphy_dq_t49)
);

ISERDESE3 #(
	.DATA_WIDTH(4'd8),
	.IS_CLK_B_INVERTED(1'd1),
	.IS_CLK_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) ISERDESE3_49 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.CLK_B(sys4x_clk),
	.D(uspddrphy_dq_i_delayed49),
	.FIFO_RD_EN(1'd0),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.Q(uspddrphy_bitslip491)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_92 (
	.CE((uspddrphy_dly_sel_storage[6] & uspddrphy_wdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_dq_o_nodelay49),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[6] & uspddrphy_wdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_o_delayed49)
);

IDELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_SRC("IDATAIN"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) IDELAYE3_49 (
	.CE((uspddrphy_dly_sel_storage[6] & uspddrphy_rdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.IDATAIN(uspddrphy_dq_i_nodelay49),
	.INC(1'd1),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[6] & uspddrphy_rdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_i_delayed49)
);

IOBUF IOBUF_49(
	.I(uspddrphy_dq_o_delayed49),
	.T(uspddrphy_dq_t49),
	.IO(ddram_dq[49]),
	.O(uspddrphy_dq_i_nodelay49)
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_93 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D(uspddrphy_bitslip500),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.T((~uspddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),
	.OQ(uspddrphy_dq_o_nodelay50),
	.T_OUT(uspddrphy_dq_t50)
);

ISERDESE3 #(
	.DATA_WIDTH(4'd8),
	.IS_CLK_B_INVERTED(1'd1),
	.IS_CLK_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) ISERDESE3_50 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.CLK_B(sys4x_clk),
	.D(uspddrphy_dq_i_delayed50),
	.FIFO_RD_EN(1'd0),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.Q(uspddrphy_bitslip501)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_93 (
	.CE((uspddrphy_dly_sel_storage[6] & uspddrphy_wdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_dq_o_nodelay50),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[6] & uspddrphy_wdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_o_delayed50)
);

IDELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_SRC("IDATAIN"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) IDELAYE3_50 (
	.CE((uspddrphy_dly_sel_storage[6] & uspddrphy_rdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.IDATAIN(uspddrphy_dq_i_nodelay50),
	.INC(1'd1),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[6] & uspddrphy_rdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_i_delayed50)
);

IOBUF IOBUF_50(
	.I(uspddrphy_dq_o_delayed50),
	.T(uspddrphy_dq_t50),
	.IO(ddram_dq[50]),
	.O(uspddrphy_dq_i_nodelay50)
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_94 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D(uspddrphy_bitslip510),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.T((~uspddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),
	.OQ(uspddrphy_dq_o_nodelay51),
	.T_OUT(uspddrphy_dq_t51)
);

ISERDESE3 #(
	.DATA_WIDTH(4'd8),
	.IS_CLK_B_INVERTED(1'd1),
	.IS_CLK_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) ISERDESE3_51 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.CLK_B(sys4x_clk),
	.D(uspddrphy_dq_i_delayed51),
	.FIFO_RD_EN(1'd0),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.Q(uspddrphy_bitslip511)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_94 (
	.CE((uspddrphy_dly_sel_storage[6] & uspddrphy_wdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_dq_o_nodelay51),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[6] & uspddrphy_wdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_o_delayed51)
);

IDELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_SRC("IDATAIN"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) IDELAYE3_51 (
	.CE((uspddrphy_dly_sel_storage[6] & uspddrphy_rdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.IDATAIN(uspddrphy_dq_i_nodelay51),
	.INC(1'd1),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[6] & uspddrphy_rdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_i_delayed51)
);

IOBUF IOBUF_51(
	.I(uspddrphy_dq_o_delayed51),
	.T(uspddrphy_dq_t51),
	.IO(ddram_dq[51]),
	.O(uspddrphy_dq_i_nodelay51)
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_95 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D(uspddrphy_bitslip520),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.T((~uspddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),
	.OQ(uspddrphy_dq_o_nodelay52),
	.T_OUT(uspddrphy_dq_t52)
);

ISERDESE3 #(
	.DATA_WIDTH(4'd8),
	.IS_CLK_B_INVERTED(1'd1),
	.IS_CLK_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) ISERDESE3_52 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.CLK_B(sys4x_clk),
	.D(uspddrphy_dq_i_delayed52),
	.FIFO_RD_EN(1'd0),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.Q(uspddrphy_bitslip521)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_95 (
	.CE((uspddrphy_dly_sel_storage[6] & uspddrphy_wdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_dq_o_nodelay52),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[6] & uspddrphy_wdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_o_delayed52)
);

IDELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_SRC("IDATAIN"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) IDELAYE3_52 (
	.CE((uspddrphy_dly_sel_storage[6] & uspddrphy_rdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.IDATAIN(uspddrphy_dq_i_nodelay52),
	.INC(1'd1),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[6] & uspddrphy_rdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_i_delayed52)
);

IOBUF IOBUF_52(
	.I(uspddrphy_dq_o_delayed52),
	.T(uspddrphy_dq_t52),
	.IO(ddram_dq[52]),
	.O(uspddrphy_dq_i_nodelay52)
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_96 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D(uspddrphy_bitslip530),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.T((~uspddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),
	.OQ(uspddrphy_dq_o_nodelay53),
	.T_OUT(uspddrphy_dq_t53)
);

ISERDESE3 #(
	.DATA_WIDTH(4'd8),
	.IS_CLK_B_INVERTED(1'd1),
	.IS_CLK_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) ISERDESE3_53 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.CLK_B(sys4x_clk),
	.D(uspddrphy_dq_i_delayed53),
	.FIFO_RD_EN(1'd0),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.Q(uspddrphy_bitslip531)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_96 (
	.CE((uspddrphy_dly_sel_storage[6] & uspddrphy_wdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_dq_o_nodelay53),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[6] & uspddrphy_wdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_o_delayed53)
);

IDELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_SRC("IDATAIN"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) IDELAYE3_53 (
	.CE((uspddrphy_dly_sel_storage[6] & uspddrphy_rdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.IDATAIN(uspddrphy_dq_i_nodelay53),
	.INC(1'd1),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[6] & uspddrphy_rdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_i_delayed53)
);

IOBUF IOBUF_53(
	.I(uspddrphy_dq_o_delayed53),
	.T(uspddrphy_dq_t53),
	.IO(ddram_dq[53]),
	.O(uspddrphy_dq_i_nodelay53)
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_97 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D(uspddrphy_bitslip540),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.T((~uspddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),
	.OQ(uspddrphy_dq_o_nodelay54),
	.T_OUT(uspddrphy_dq_t54)
);

ISERDESE3 #(
	.DATA_WIDTH(4'd8),
	.IS_CLK_B_INVERTED(1'd1),
	.IS_CLK_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) ISERDESE3_54 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.CLK_B(sys4x_clk),
	.D(uspddrphy_dq_i_delayed54),
	.FIFO_RD_EN(1'd0),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.Q(uspddrphy_bitslip541)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_97 (
	.CE((uspddrphy_dly_sel_storage[6] & uspddrphy_wdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_dq_o_nodelay54),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[6] & uspddrphy_wdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_o_delayed54)
);

IDELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_SRC("IDATAIN"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) IDELAYE3_54 (
	.CE((uspddrphy_dly_sel_storage[6] & uspddrphy_rdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.IDATAIN(uspddrphy_dq_i_nodelay54),
	.INC(1'd1),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[6] & uspddrphy_rdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_i_delayed54)
);

IOBUF IOBUF_54(
	.I(uspddrphy_dq_o_delayed54),
	.T(uspddrphy_dq_t54),
	.IO(ddram_dq[54]),
	.O(uspddrphy_dq_i_nodelay54)
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_98 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D(uspddrphy_bitslip550),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.T((~uspddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),
	.OQ(uspddrphy_dq_o_nodelay55),
	.T_OUT(uspddrphy_dq_t55)
);

ISERDESE3 #(
	.DATA_WIDTH(4'd8),
	.IS_CLK_B_INVERTED(1'd1),
	.IS_CLK_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) ISERDESE3_55 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.CLK_B(sys4x_clk),
	.D(uspddrphy_dq_i_delayed55),
	.FIFO_RD_EN(1'd0),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.Q(uspddrphy_bitslip551)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_98 (
	.CE((uspddrphy_dly_sel_storage[6] & uspddrphy_wdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_dq_o_nodelay55),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[6] & uspddrphy_wdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_o_delayed55)
);

IDELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_SRC("IDATAIN"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) IDELAYE3_55 (
	.CE((uspddrphy_dly_sel_storage[6] & uspddrphy_rdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.IDATAIN(uspddrphy_dq_i_nodelay55),
	.INC(1'd1),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[6] & uspddrphy_rdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_i_delayed55)
);

IOBUF IOBUF_55(
	.I(uspddrphy_dq_o_delayed55),
	.T(uspddrphy_dq_t55),
	.IO(ddram_dq[55]),
	.O(uspddrphy_dq_i_nodelay55)
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_99 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D(uspddrphy_bitslip560),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.T((~uspddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),
	.OQ(uspddrphy_dq_o_nodelay56),
	.T_OUT(uspddrphy_dq_t56)
);

ISERDESE3 #(
	.DATA_WIDTH(4'd8),
	.IS_CLK_B_INVERTED(1'd1),
	.IS_CLK_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) ISERDESE3_56 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.CLK_B(sys4x_clk),
	.D(uspddrphy_dq_i_delayed56),
	.FIFO_RD_EN(1'd0),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.Q(uspddrphy_bitslip561)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_99 (
	.CE((uspddrphy_dly_sel_storage[7] & uspddrphy_wdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_dq_o_nodelay56),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[7] & uspddrphy_wdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_o_delayed56)
);

IDELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_SRC("IDATAIN"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) IDELAYE3_56 (
	.CE((uspddrphy_dly_sel_storage[7] & uspddrphy_rdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.IDATAIN(uspddrphy_dq_i_nodelay56),
	.INC(1'd1),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[7] & uspddrphy_rdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_i_delayed56)
);

IOBUF IOBUF_56(
	.I(uspddrphy_dq_o_delayed56),
	.T(uspddrphy_dq_t56),
	.IO(ddram_dq[56]),
	.O(uspddrphy_dq_i_nodelay56)
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_100 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D(uspddrphy_bitslip570),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.T((~uspddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),
	.OQ(uspddrphy_dq_o_nodelay57),
	.T_OUT(uspddrphy_dq_t57)
);

ISERDESE3 #(
	.DATA_WIDTH(4'd8),
	.IS_CLK_B_INVERTED(1'd1),
	.IS_CLK_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) ISERDESE3_57 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.CLK_B(sys4x_clk),
	.D(uspddrphy_dq_i_delayed57),
	.FIFO_RD_EN(1'd0),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.Q(uspddrphy_bitslip571)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_100 (
	.CE((uspddrphy_dly_sel_storage[7] & uspddrphy_wdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_dq_o_nodelay57),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[7] & uspddrphy_wdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_o_delayed57)
);

IDELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_SRC("IDATAIN"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) IDELAYE3_57 (
	.CE((uspddrphy_dly_sel_storage[7] & uspddrphy_rdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.IDATAIN(uspddrphy_dq_i_nodelay57),
	.INC(1'd1),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[7] & uspddrphy_rdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_i_delayed57)
);

IOBUF IOBUF_57(
	.I(uspddrphy_dq_o_delayed57),
	.T(uspddrphy_dq_t57),
	.IO(ddram_dq[57]),
	.O(uspddrphy_dq_i_nodelay57)
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_101 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D(uspddrphy_bitslip580),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.T((~uspddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),
	.OQ(uspddrphy_dq_o_nodelay58),
	.T_OUT(uspddrphy_dq_t58)
);

ISERDESE3 #(
	.DATA_WIDTH(4'd8),
	.IS_CLK_B_INVERTED(1'd1),
	.IS_CLK_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) ISERDESE3_58 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.CLK_B(sys4x_clk),
	.D(uspddrphy_dq_i_delayed58),
	.FIFO_RD_EN(1'd0),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.Q(uspddrphy_bitslip581)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_101 (
	.CE((uspddrphy_dly_sel_storage[7] & uspddrphy_wdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_dq_o_nodelay58),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[7] & uspddrphy_wdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_o_delayed58)
);

IDELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_SRC("IDATAIN"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) IDELAYE3_58 (
	.CE((uspddrphy_dly_sel_storage[7] & uspddrphy_rdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.IDATAIN(uspddrphy_dq_i_nodelay58),
	.INC(1'd1),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[7] & uspddrphy_rdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_i_delayed58)
);

IOBUF IOBUF_58(
	.I(uspddrphy_dq_o_delayed58),
	.T(uspddrphy_dq_t58),
	.IO(ddram_dq[58]),
	.O(uspddrphy_dq_i_nodelay58)
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_102 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D(uspddrphy_bitslip590),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.T((~uspddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),
	.OQ(uspddrphy_dq_o_nodelay59),
	.T_OUT(uspddrphy_dq_t59)
);

ISERDESE3 #(
	.DATA_WIDTH(4'd8),
	.IS_CLK_B_INVERTED(1'd1),
	.IS_CLK_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) ISERDESE3_59 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.CLK_B(sys4x_clk),
	.D(uspddrphy_dq_i_delayed59),
	.FIFO_RD_EN(1'd0),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.Q(uspddrphy_bitslip591)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_102 (
	.CE((uspddrphy_dly_sel_storage[7] & uspddrphy_wdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_dq_o_nodelay59),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[7] & uspddrphy_wdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_o_delayed59)
);

IDELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_SRC("IDATAIN"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) IDELAYE3_59 (
	.CE((uspddrphy_dly_sel_storage[7] & uspddrphy_rdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.IDATAIN(uspddrphy_dq_i_nodelay59),
	.INC(1'd1),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[7] & uspddrphy_rdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_i_delayed59)
);

IOBUF IOBUF_59(
	.I(uspddrphy_dq_o_delayed59),
	.T(uspddrphy_dq_t59),
	.IO(ddram_dq[59]),
	.O(uspddrphy_dq_i_nodelay59)
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_103 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D(uspddrphy_bitslip600),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.T((~uspddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),
	.OQ(uspddrphy_dq_o_nodelay60),
	.T_OUT(uspddrphy_dq_t60)
);

ISERDESE3 #(
	.DATA_WIDTH(4'd8),
	.IS_CLK_B_INVERTED(1'd1),
	.IS_CLK_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) ISERDESE3_60 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.CLK_B(sys4x_clk),
	.D(uspddrphy_dq_i_delayed60),
	.FIFO_RD_EN(1'd0),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.Q(uspddrphy_bitslip601)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_103 (
	.CE((uspddrphy_dly_sel_storage[7] & uspddrphy_wdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_dq_o_nodelay60),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[7] & uspddrphy_wdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_o_delayed60)
);

IDELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_SRC("IDATAIN"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) IDELAYE3_60 (
	.CE((uspddrphy_dly_sel_storage[7] & uspddrphy_rdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.IDATAIN(uspddrphy_dq_i_nodelay60),
	.INC(1'd1),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[7] & uspddrphy_rdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_i_delayed60)
);

IOBUF IOBUF_60(
	.I(uspddrphy_dq_o_delayed60),
	.T(uspddrphy_dq_t60),
	.IO(ddram_dq[60]),
	.O(uspddrphy_dq_i_nodelay60)
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_104 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D(uspddrphy_bitslip610),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.T((~uspddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),
	.OQ(uspddrphy_dq_o_nodelay61),
	.T_OUT(uspddrphy_dq_t61)
);

ISERDESE3 #(
	.DATA_WIDTH(4'd8),
	.IS_CLK_B_INVERTED(1'd1),
	.IS_CLK_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) ISERDESE3_61 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.CLK_B(sys4x_clk),
	.D(uspddrphy_dq_i_delayed61),
	.FIFO_RD_EN(1'd0),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.Q(uspddrphy_bitslip611)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_104 (
	.CE((uspddrphy_dly_sel_storage[7] & uspddrphy_wdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_dq_o_nodelay61),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[7] & uspddrphy_wdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_o_delayed61)
);

IDELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_SRC("IDATAIN"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) IDELAYE3_61 (
	.CE((uspddrphy_dly_sel_storage[7] & uspddrphy_rdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.IDATAIN(uspddrphy_dq_i_nodelay61),
	.INC(1'd1),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[7] & uspddrphy_rdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_i_delayed61)
);

IOBUF IOBUF_61(
	.I(uspddrphy_dq_o_delayed61),
	.T(uspddrphy_dq_t61),
	.IO(ddram_dq[61]),
	.O(uspddrphy_dq_i_nodelay61)
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_105 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D(uspddrphy_bitslip620),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.T((~uspddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),
	.OQ(uspddrphy_dq_o_nodelay62),
	.T_OUT(uspddrphy_dq_t62)
);

ISERDESE3 #(
	.DATA_WIDTH(4'd8),
	.IS_CLK_B_INVERTED(1'd1),
	.IS_CLK_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) ISERDESE3_62 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.CLK_B(sys4x_clk),
	.D(uspddrphy_dq_i_delayed62),
	.FIFO_RD_EN(1'd0),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.Q(uspddrphy_bitslip621)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_105 (
	.CE((uspddrphy_dly_sel_storage[7] & uspddrphy_wdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_dq_o_nodelay62),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[7] & uspddrphy_wdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_o_delayed62)
);

IDELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_SRC("IDATAIN"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) IDELAYE3_62 (
	.CE((uspddrphy_dly_sel_storage[7] & uspddrphy_rdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.IDATAIN(uspddrphy_dq_i_nodelay62),
	.INC(1'd1),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[7] & uspddrphy_rdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_i_delayed62)
);

IOBUF IOBUF_62(
	.I(uspddrphy_dq_o_delayed62),
	.T(uspddrphy_dq_t62),
	.IO(ddram_dq[62]),
	.O(uspddrphy_dq_i_nodelay62)
);

OSERDESE3 #(
	.DATA_WIDTH(4'd8),
	.INIT(1'd0),
	.IS_CLKDIV_INVERTED(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) OSERDESE3_106 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D(uspddrphy_bitslip630),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.T((~uspddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),
	.OQ(uspddrphy_dq_o_nodelay63),
	.T_OUT(uspddrphy_dq_t63)
);

ISERDESE3 #(
	.DATA_WIDTH(4'd8),
	.IS_CLK_B_INVERTED(1'd1),
	.IS_CLK_INVERTED(1'd0),
	.SIM_DEVICE("ULTRASCALE_PLUS")
) ISERDESE3_63 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.CLK_B(sys4x_clk),
	.D(uspddrphy_dq_i_delayed63),
	.FIFO_RD_EN(1'd0),
	.RST((ic_rst | uspddrphy_rst_storage)),
	.Q(uspddrphy_bitslip631)
);

ODELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) ODELAYE3_106 (
	.CE((uspddrphy_dly_sel_storage[7] & uspddrphy_wdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.INC(1'd1),
	.ODATAIN(uspddrphy_dq_o_nodelay63),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[7] & uspddrphy_wdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_o_delayed63)
);

IDELAYE3 #(
	.CASCADE("NONE"),
	.DELAY_FORMAT("TIME"),
	.DELAY_SRC("IDATAIN"),
	.DELAY_TYPE("VARIABLE"),
	.DELAY_VALUE(1'd0),
	.IS_CLK_INVERTED(1'd0),
	.IS_RST_INVERTED(1'd0),
	.REFCLK_FREQUENCY(500.0),
	.SIM_DEVICE("ULTRASCALE_PLUS"),
	.UPDATE_MODE("ASYNC")
) IDELAYE3_63 (
	.CE((uspddrphy_dly_sel_storage[7] & uspddrphy_rdly_dq_inc_re)),
	.CLK(sys_clk),
	.EN_VTC(uspddrphy_en_vtc_storage),
	.IDATAIN(uspddrphy_dq_i_nodelay63),
	.INC(1'd1),
	.RST(((ic_rst | (uspddrphy_dly_sel_storage[7] & uspddrphy_rdly_dq_rst_re)) | uspddrphy_rst_storage)),
	.DATAOUT(uspddrphy_dq_i_delayed63)
);

IOBUF IOBUF_63(
	.I(uspddrphy_dq_o_delayed63),
	.T(uspddrphy_dq_t63),
	.IO(ddram_dq[63]),
	.O(uspddrphy_dq_i_nodelay63)
);

//------------------------------------------------------------------------------
// Memory storage_3: 8-words x 26-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 26 
// Port 1 | Read: Async | Write: ---- | 
reg [25:0] storage_3[0:7];
reg [25:0] storage_3_dat0;
always @(posedge sys_clk) begin
	if (soc_sdram_bankmachine0_wrport_we)
		storage_3[soc_sdram_bankmachine0_wrport_adr] <= soc_sdram_bankmachine0_wrport_dat_w;
	storage_3_dat0 <= storage_3[soc_sdram_bankmachine0_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign soc_sdram_bankmachine0_wrport_dat_r = storage_3_dat0;
assign soc_sdram_bankmachine0_rdport_dat_r = storage_3[soc_sdram_bankmachine0_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_4: 8-words x 26-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 26 
// Port 1 | Read: Async | Write: ---- | 
reg [25:0] storage_4[0:7];
reg [25:0] storage_4_dat0;
always @(posedge sys_clk) begin
	if (soc_sdram_bankmachine1_wrport_we)
		storage_4[soc_sdram_bankmachine1_wrport_adr] <= soc_sdram_bankmachine1_wrport_dat_w;
	storage_4_dat0 <= storage_4[soc_sdram_bankmachine1_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign soc_sdram_bankmachine1_wrport_dat_r = storage_4_dat0;
assign soc_sdram_bankmachine1_rdport_dat_r = storage_4[soc_sdram_bankmachine1_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_5: 8-words x 26-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 26 
// Port 1 | Read: Async | Write: ---- | 
reg [25:0] storage_5[0:7];
reg [25:0] storage_5_dat0;
always @(posedge sys_clk) begin
	if (soc_sdram_bankmachine2_wrport_we)
		storage_5[soc_sdram_bankmachine2_wrport_adr] <= soc_sdram_bankmachine2_wrport_dat_w;
	storage_5_dat0 <= storage_5[soc_sdram_bankmachine2_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign soc_sdram_bankmachine2_wrport_dat_r = storage_5_dat0;
assign soc_sdram_bankmachine2_rdport_dat_r = storage_5[soc_sdram_bankmachine2_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_6: 8-words x 26-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 26 
// Port 1 | Read: Async | Write: ---- | 
reg [25:0] storage_6[0:7];
reg [25:0] storage_6_dat0;
always @(posedge sys_clk) begin
	if (soc_sdram_bankmachine3_wrport_we)
		storage_6[soc_sdram_bankmachine3_wrport_adr] <= soc_sdram_bankmachine3_wrport_dat_w;
	storage_6_dat0 <= storage_6[soc_sdram_bankmachine3_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign soc_sdram_bankmachine3_wrport_dat_r = storage_6_dat0;
assign soc_sdram_bankmachine3_rdport_dat_r = storage_6[soc_sdram_bankmachine3_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_7: 8-words x 26-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 26 
// Port 1 | Read: Async | Write: ---- | 
reg [25:0] storage_7[0:7];
reg [25:0] storage_7_dat0;
always @(posedge sys_clk) begin
	if (soc_sdram_bankmachine4_wrport_we)
		storage_7[soc_sdram_bankmachine4_wrport_adr] <= soc_sdram_bankmachine4_wrport_dat_w;
	storage_7_dat0 <= storage_7[soc_sdram_bankmachine4_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign soc_sdram_bankmachine4_wrport_dat_r = storage_7_dat0;
assign soc_sdram_bankmachine4_rdport_dat_r = storage_7[soc_sdram_bankmachine4_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_8: 8-words x 26-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 26 
// Port 1 | Read: Async | Write: ---- | 
reg [25:0] storage_8[0:7];
reg [25:0] storage_8_dat0;
always @(posedge sys_clk) begin
	if (soc_sdram_bankmachine5_wrport_we)
		storage_8[soc_sdram_bankmachine5_wrport_adr] <= soc_sdram_bankmachine5_wrport_dat_w;
	storage_8_dat0 <= storage_8[soc_sdram_bankmachine5_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign soc_sdram_bankmachine5_wrport_dat_r = storage_8_dat0;
assign soc_sdram_bankmachine5_rdport_dat_r = storage_8[soc_sdram_bankmachine5_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_9: 8-words x 26-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 26 
// Port 1 | Read: Async | Write: ---- | 
reg [25:0] storage_9[0:7];
reg [25:0] storage_9_dat0;
always @(posedge sys_clk) begin
	if (soc_sdram_bankmachine6_wrport_we)
		storage_9[soc_sdram_bankmachine6_wrport_adr] <= soc_sdram_bankmachine6_wrport_dat_w;
	storage_9_dat0 <= storage_9[soc_sdram_bankmachine6_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign soc_sdram_bankmachine6_wrport_dat_r = storage_9_dat0;
assign soc_sdram_bankmachine6_rdport_dat_r = storage_9[soc_sdram_bankmachine6_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_10: 8-words x 26-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 26 
// Port 1 | Read: Async | Write: ---- | 
reg [25:0] storage_10[0:7];
reg [25:0] storage_10_dat0;
always @(posedge sys_clk) begin
	if (soc_sdram_bankmachine7_wrport_we)
		storage_10[soc_sdram_bankmachine7_wrport_adr] <= soc_sdram_bankmachine7_wrport_dat_w;
	storage_10_dat0 <= storage_10[soc_sdram_bankmachine7_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign soc_sdram_bankmachine7_wrport_dat_r = storage_10_dat0;
assign soc_sdram_bankmachine7_rdport_dat_r = storage_10[soc_sdram_bankmachine7_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_11: 8-words x 26-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 26 
// Port 1 | Read: Async | Write: ---- | 
reg [25:0] storage_11[0:7];
reg [25:0] storage_11_dat0;
always @(posedge sys_clk) begin
	if (soc_sdram_bankmachine8_wrport_we)
		storage_11[soc_sdram_bankmachine8_wrport_adr] <= soc_sdram_bankmachine8_wrport_dat_w;
	storage_11_dat0 <= storage_11[soc_sdram_bankmachine8_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign soc_sdram_bankmachine8_wrport_dat_r = storage_11_dat0;
assign soc_sdram_bankmachine8_rdport_dat_r = storage_11[soc_sdram_bankmachine8_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_12: 8-words x 26-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 26 
// Port 1 | Read: Async | Write: ---- | 
reg [25:0] storage_12[0:7];
reg [25:0] storage_12_dat0;
always @(posedge sys_clk) begin
	if (soc_sdram_bankmachine9_wrport_we)
		storage_12[soc_sdram_bankmachine9_wrport_adr] <= soc_sdram_bankmachine9_wrport_dat_w;
	storage_12_dat0 <= storage_12[soc_sdram_bankmachine9_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign soc_sdram_bankmachine9_wrport_dat_r = storage_12_dat0;
assign soc_sdram_bankmachine9_rdport_dat_r = storage_12[soc_sdram_bankmachine9_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_13: 8-words x 26-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 26 
// Port 1 | Read: Async | Write: ---- | 
reg [25:0] storage_13[0:7];
reg [25:0] storage_13_dat0;
always @(posedge sys_clk) begin
	if (soc_sdram_bankmachine10_wrport_we)
		storage_13[soc_sdram_bankmachine10_wrport_adr] <= soc_sdram_bankmachine10_wrport_dat_w;
	storage_13_dat0 <= storage_13[soc_sdram_bankmachine10_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign soc_sdram_bankmachine10_wrport_dat_r = storage_13_dat0;
assign soc_sdram_bankmachine10_rdport_dat_r = storage_13[soc_sdram_bankmachine10_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_14: 8-words x 26-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 26 
// Port 1 | Read: Async | Write: ---- | 
reg [25:0] storage_14[0:7];
reg [25:0] storage_14_dat0;
always @(posedge sys_clk) begin
	if (soc_sdram_bankmachine11_wrport_we)
		storage_14[soc_sdram_bankmachine11_wrport_adr] <= soc_sdram_bankmachine11_wrport_dat_w;
	storage_14_dat0 <= storage_14[soc_sdram_bankmachine11_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign soc_sdram_bankmachine11_wrport_dat_r = storage_14_dat0;
assign soc_sdram_bankmachine11_rdport_dat_r = storage_14[soc_sdram_bankmachine11_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_15: 8-words x 26-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 26 
// Port 1 | Read: Async | Write: ---- | 
reg [25:0] storage_15[0:7];
reg [25:0] storage_15_dat0;
always @(posedge sys_clk) begin
	if (soc_sdram_bankmachine12_wrport_we)
		storage_15[soc_sdram_bankmachine12_wrport_adr] <= soc_sdram_bankmachine12_wrport_dat_w;
	storage_15_dat0 <= storage_15[soc_sdram_bankmachine12_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign soc_sdram_bankmachine12_wrport_dat_r = storage_15_dat0;
assign soc_sdram_bankmachine12_rdport_dat_r = storage_15[soc_sdram_bankmachine12_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_16: 8-words x 26-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 26 
// Port 1 | Read: Async | Write: ---- | 
reg [25:0] storage_16[0:7];
reg [25:0] storage_16_dat0;
always @(posedge sys_clk) begin
	if (soc_sdram_bankmachine13_wrport_we)
		storage_16[soc_sdram_bankmachine13_wrport_adr] <= soc_sdram_bankmachine13_wrport_dat_w;
	storage_16_dat0 <= storage_16[soc_sdram_bankmachine13_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign soc_sdram_bankmachine13_wrport_dat_r = storage_16_dat0;
assign soc_sdram_bankmachine13_rdport_dat_r = storage_16[soc_sdram_bankmachine13_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_17: 8-words x 26-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 26 
// Port 1 | Read: Async | Write: ---- | 
reg [25:0] storage_17[0:7];
reg [25:0] storage_17_dat0;
always @(posedge sys_clk) begin
	if (soc_sdram_bankmachine14_wrport_we)
		storage_17[soc_sdram_bankmachine14_wrport_adr] <= soc_sdram_bankmachine14_wrport_dat_w;
	storage_17_dat0 <= storage_17[soc_sdram_bankmachine14_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign soc_sdram_bankmachine14_wrport_dat_r = storage_17_dat0;
assign soc_sdram_bankmachine14_rdport_dat_r = storage_17[soc_sdram_bankmachine14_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_18: 8-words x 26-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 26 
// Port 1 | Read: Async | Write: ---- | 
reg [25:0] storage_18[0:7];
reg [25:0] storage_18_dat0;
always @(posedge sys_clk) begin
	if (soc_sdram_bankmachine15_wrport_we)
		storage_18[soc_sdram_bankmachine15_wrport_adr] <= soc_sdram_bankmachine15_wrport_dat_w;
	storage_18_dat0 <= storage_18[soc_sdram_bankmachine15_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign soc_sdram_bankmachine15_wrport_dat_r = storage_18_dat0;
assign soc_sdram_bankmachine15_rdport_dat_r = storage_18[soc_sdram_bankmachine15_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_19: 16-words x 514-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 514 
// Port 1 | Read: Async | Write: ---- | 
reg [513:0] storage_19[0:15];
reg [513:0] storage_19_dat0;
always @(posedge sys_clk) begin
	if (soc_sdram_generator_fifo_wrport_we)
		storage_19[soc_sdram_generator_fifo_wrport_adr] <= soc_sdram_generator_fifo_wrport_dat_w;
	storage_19_dat0 <= storage_19[soc_sdram_generator_fifo_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign soc_sdram_generator_fifo_wrport_dat_r = storage_19_dat0;
assign soc_sdram_generator_fifo_rdport_dat_r = storage_19[soc_sdram_generator_fifo_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_20: 16-words x 514-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 514 
// Port 1 | Read: Async | Write: ---- | 
reg [513:0] storage_20[0:15];
reg [513:0] storage_20_dat0;
always @(posedge sys_clk) begin
	if (soc_sdram_checker_fifo_wrport_we)
		storage_20[soc_sdram_checker_fifo_wrport_adr] <= soc_sdram_checker_fifo_wrport_dat_w;
	storage_20_dat0 <= storage_20[soc_sdram_checker_fifo_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign soc_sdram_checker_fifo_wrport_dat_r = storage_20_dat0;
assign soc_sdram_checker_fifo_rdport_dat_r = storage_20[soc_sdram_checker_fifo_rdport_adr];


//------------------------------------------------------------------------------
// Memory tag_mem: 4-words x 33-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 33 
reg [32:0] tag_mem[0:3];
reg [1:0] tag_mem_adr0;
always @(posedge sys_clk) begin
	if (soc_tag_port_we)
		tag_mem[soc_tag_port_adr] <= soc_tag_port_dat_w;
	tag_mem_adr0 <= soc_tag_port_adr;
end
assign soc_tag_port_dat_r = tag_mem[tag_mem_adr0];


//------------------------------------------------------------------------------
// Memory storage_21: 4-words x 10-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 10 
// Port 1 | Read: Sync  | Write: ---- | 
reg [9:0] storage_21[0:3];
reg [9:0] storage_21_dat0;
reg [9:0] storage_21_dat1;
always @(posedge sys_clk) begin
	if (soc_uartbone_tx_cdc_cdc_wrport_we)
		storage_21[soc_uartbone_tx_cdc_cdc_wrport_adr] <= soc_uartbone_tx_cdc_cdc_wrport_dat_w;
	storage_21_dat0 <= storage_21[soc_uartbone_tx_cdc_cdc_wrport_adr];
end
always @(posedge uart_clk) begin
	storage_21_dat1 <= storage_21[soc_uartbone_tx_cdc_cdc_rdport_adr];
end
assign soc_uartbone_tx_cdc_cdc_wrport_dat_r = storage_21_dat0;
assign soc_uartbone_tx_cdc_cdc_rdport_dat_r = storage_21_dat1;


//------------------------------------------------------------------------------
// Memory storage_22: 4-words x 10-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 10 
// Port 1 | Read: Sync  | Write: ---- | 
reg [9:0] storage_22[0:3];
reg [9:0] storage_22_dat0;
reg [9:0] storage_22_dat1;
always @(posedge uart_clk) begin
	if (soc_uartbone_rx_cdc_cdc_wrport_we)
		storage_22[soc_uartbone_rx_cdc_cdc_wrport_adr] <= soc_uartbone_rx_cdc_cdc_wrport_dat_w;
	storage_22_dat0 <= storage_22[soc_uartbone_rx_cdc_cdc_wrport_adr];
end
always @(posedge sys_clk) begin
	storage_22_dat1 <= storage_22[soc_uartbone_rx_cdc_cdc_rdport_adr];
end
assign soc_uartbone_rx_cdc_cdc_wrport_dat_r = storage_22_dat0;
assign soc_uartbone_rx_cdc_cdc_rdport_dat_r = storage_22_dat1;


//------------------------------------------------------------------------------
// Memory storage_23: 16-words x 514-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 514 
// Port 1 | Read: Async | Write: ---- | 
reg [513:0] storage_23[0:15];
reg [513:0] storage_23_dat0;
always @(posedge sys_clk) begin
	if (rowhammer_dma_fifo_wrport_we)
		storage_23[rowhammer_dma_fifo_wrport_adr] <= rowhammer_dma_fifo_wrport_dat_w;
	storage_23_dat0 <= storage_23[rowhammer_dma_fifo_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign rowhammer_dma_fifo_wrport_dat_r = storage_23_dat0;
assign rowhammer_dma_fifo_rdport_dat_r = storage_23[rowhammer_dma_fifo_rdport_adr];


//------------------------------------------------------------------------------
// Memory data: 16-words x 512-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
// Port 1 | Read: Sync  | Write: ---- | 
// Port 2 | Read: Sync  | Write: ---- | 
reg [511:0] data[0:15];
reg [3:0] data_adr0;
reg [3:0] data_adr1;
reg [3:0] data_adr2;
always @(posedge sys_clk) begin
	if (soc_sram0_we[0])
		data[soc_sram0_adr][7:0] <= soc_sram0_dat_w[7:0];
	if (soc_sram0_we[1])
		data[soc_sram0_adr][15:8] <= soc_sram0_dat_w[15:8];
	if (soc_sram0_we[2])
		data[soc_sram0_adr][23:16] <= soc_sram0_dat_w[23:16];
	if (soc_sram0_we[3])
		data[soc_sram0_adr][31:24] <= soc_sram0_dat_w[31:24];
	if (soc_sram0_we[4])
		data[soc_sram0_adr][39:32] <= soc_sram0_dat_w[39:32];
	if (soc_sram0_we[5])
		data[soc_sram0_adr][47:40] <= soc_sram0_dat_w[47:40];
	if (soc_sram0_we[6])
		data[soc_sram0_adr][55:48] <= soc_sram0_dat_w[55:48];
	if (soc_sram0_we[7])
		data[soc_sram0_adr][63:56] <= soc_sram0_dat_w[63:56];
	if (soc_sram0_we[8])
		data[soc_sram0_adr][71:64] <= soc_sram0_dat_w[71:64];
	if (soc_sram0_we[9])
		data[soc_sram0_adr][79:72] <= soc_sram0_dat_w[79:72];
	if (soc_sram0_we[10])
		data[soc_sram0_adr][87:80] <= soc_sram0_dat_w[87:80];
	if (soc_sram0_we[11])
		data[soc_sram0_adr][95:88] <= soc_sram0_dat_w[95:88];
	if (soc_sram0_we[12])
		data[soc_sram0_adr][103:96] <= soc_sram0_dat_w[103:96];
	if (soc_sram0_we[13])
		data[soc_sram0_adr][111:104] <= soc_sram0_dat_w[111:104];
	if (soc_sram0_we[14])
		data[soc_sram0_adr][119:112] <= soc_sram0_dat_w[119:112];
	if (soc_sram0_we[15])
		data[soc_sram0_adr][127:120] <= soc_sram0_dat_w[127:120];
	if (soc_sram0_we[16])
		data[soc_sram0_adr][135:128] <= soc_sram0_dat_w[135:128];
	if (soc_sram0_we[17])
		data[soc_sram0_adr][143:136] <= soc_sram0_dat_w[143:136];
	if (soc_sram0_we[18])
		data[soc_sram0_adr][151:144] <= soc_sram0_dat_w[151:144];
	if (soc_sram0_we[19])
		data[soc_sram0_adr][159:152] <= soc_sram0_dat_w[159:152];
	if (soc_sram0_we[20])
		data[soc_sram0_adr][167:160] <= soc_sram0_dat_w[167:160];
	if (soc_sram0_we[21])
		data[soc_sram0_adr][175:168] <= soc_sram0_dat_w[175:168];
	if (soc_sram0_we[22])
		data[soc_sram0_adr][183:176] <= soc_sram0_dat_w[183:176];
	if (soc_sram0_we[23])
		data[soc_sram0_adr][191:184] <= soc_sram0_dat_w[191:184];
	if (soc_sram0_we[24])
		data[soc_sram0_adr][199:192] <= soc_sram0_dat_w[199:192];
	if (soc_sram0_we[25])
		data[soc_sram0_adr][207:200] <= soc_sram0_dat_w[207:200];
	if (soc_sram0_we[26])
		data[soc_sram0_adr][215:208] <= soc_sram0_dat_w[215:208];
	if (soc_sram0_we[27])
		data[soc_sram0_adr][223:216] <= soc_sram0_dat_w[223:216];
	if (soc_sram0_we[28])
		data[soc_sram0_adr][231:224] <= soc_sram0_dat_w[231:224];
	if (soc_sram0_we[29])
		data[soc_sram0_adr][239:232] <= soc_sram0_dat_w[239:232];
	if (soc_sram0_we[30])
		data[soc_sram0_adr][247:240] <= soc_sram0_dat_w[247:240];
	if (soc_sram0_we[31])
		data[soc_sram0_adr][255:248] <= soc_sram0_dat_w[255:248];
	if (soc_sram0_we[32])
		data[soc_sram0_adr][263:256] <= soc_sram0_dat_w[263:256];
	if (soc_sram0_we[33])
		data[soc_sram0_adr][271:264] <= soc_sram0_dat_w[271:264];
	if (soc_sram0_we[34])
		data[soc_sram0_adr][279:272] <= soc_sram0_dat_w[279:272];
	if (soc_sram0_we[35])
		data[soc_sram0_adr][287:280] <= soc_sram0_dat_w[287:280];
	if (soc_sram0_we[36])
		data[soc_sram0_adr][295:288] <= soc_sram0_dat_w[295:288];
	if (soc_sram0_we[37])
		data[soc_sram0_adr][303:296] <= soc_sram0_dat_w[303:296];
	if (soc_sram0_we[38])
		data[soc_sram0_adr][311:304] <= soc_sram0_dat_w[311:304];
	if (soc_sram0_we[39])
		data[soc_sram0_adr][319:312] <= soc_sram0_dat_w[319:312];
	if (soc_sram0_we[40])
		data[soc_sram0_adr][327:320] <= soc_sram0_dat_w[327:320];
	if (soc_sram0_we[41])
		data[soc_sram0_adr][335:328] <= soc_sram0_dat_w[335:328];
	if (soc_sram0_we[42])
		data[soc_sram0_adr][343:336] <= soc_sram0_dat_w[343:336];
	if (soc_sram0_we[43])
		data[soc_sram0_adr][351:344] <= soc_sram0_dat_w[351:344];
	if (soc_sram0_we[44])
		data[soc_sram0_adr][359:352] <= soc_sram0_dat_w[359:352];
	if (soc_sram0_we[45])
		data[soc_sram0_adr][367:360] <= soc_sram0_dat_w[367:360];
	if (soc_sram0_we[46])
		data[soc_sram0_adr][375:368] <= soc_sram0_dat_w[375:368];
	if (soc_sram0_we[47])
		data[soc_sram0_adr][383:376] <= soc_sram0_dat_w[383:376];
	if (soc_sram0_we[48])
		data[soc_sram0_adr][391:384] <= soc_sram0_dat_w[391:384];
	if (soc_sram0_we[49])
		data[soc_sram0_adr][399:392] <= soc_sram0_dat_w[399:392];
	if (soc_sram0_we[50])
		data[soc_sram0_adr][407:400] <= soc_sram0_dat_w[407:400];
	if (soc_sram0_we[51])
		data[soc_sram0_adr][415:408] <= soc_sram0_dat_w[415:408];
	if (soc_sram0_we[52])
		data[soc_sram0_adr][423:416] <= soc_sram0_dat_w[423:416];
	if (soc_sram0_we[53])
		data[soc_sram0_adr][431:424] <= soc_sram0_dat_w[431:424];
	if (soc_sram0_we[54])
		data[soc_sram0_adr][439:432] <= soc_sram0_dat_w[439:432];
	if (soc_sram0_we[55])
		data[soc_sram0_adr][447:440] <= soc_sram0_dat_w[447:440];
	if (soc_sram0_we[56])
		data[soc_sram0_adr][455:448] <= soc_sram0_dat_w[455:448];
	if (soc_sram0_we[57])
		data[soc_sram0_adr][463:456] <= soc_sram0_dat_w[463:456];
	if (soc_sram0_we[58])
		data[soc_sram0_adr][471:464] <= soc_sram0_dat_w[471:464];
	if (soc_sram0_we[59])
		data[soc_sram0_adr][479:472] <= soc_sram0_dat_w[479:472];
	if (soc_sram0_we[60])
		data[soc_sram0_adr][487:480] <= soc_sram0_dat_w[487:480];
	if (soc_sram0_we[61])
		data[soc_sram0_adr][495:488] <= soc_sram0_dat_w[495:488];
	if (soc_sram0_we[62])
		data[soc_sram0_adr][503:496] <= soc_sram0_dat_w[503:496];
	if (soc_sram0_we[63])
		data[soc_sram0_adr][511:504] <= soc_sram0_dat_w[511:504];
	data_adr0 <= soc_sram0_adr;
end
always @(posedge sys_clk) begin
	data_adr1 <= writer_data_port_adr;
end
always @(posedge sys_clk) begin
	data_adr2 <= reader_data_port_adr;
end
assign soc_sram0_dat_r = data[data_adr0];
assign writer_data_port_dat_r = data[data_adr1];
assign reader_data_port_dat_r = data[data_adr2];


//------------------------------------------------------------------------------
// Memory addr: 16-words x 32-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
// Port 1 | Read: Sync  | Write: ---- | 
// Port 2 | Read: Sync  | Write: ---- | 
reg [31:0] addr[0:15];
reg [3:0] addr_adr0;
reg [3:0] addr_adr1;
reg [3:0] addr_adr2;
always @(posedge sys_clk) begin
	if (soc_sram1_we[0])
		addr[soc_sram1_adr][7:0] <= soc_sram1_dat_w[7:0];
	if (soc_sram1_we[1])
		addr[soc_sram1_adr][15:8] <= soc_sram1_dat_w[15:8];
	if (soc_sram1_we[2])
		addr[soc_sram1_adr][23:16] <= soc_sram1_dat_w[23:16];
	if (soc_sram1_we[3])
		addr[soc_sram1_adr][31:24] <= soc_sram1_dat_w[31:24];
	addr_adr0 <= soc_sram1_adr;
end
always @(posedge sys_clk) begin
	addr_adr1 <= writer_addr_port_adr;
end
always @(posedge sys_clk) begin
	addr_adr2 <= reader_addr_port_adr;
end
assign soc_sram1_dat_r = addr[addr_adr0];
assign writer_addr_port_dat_r = addr[addr_adr1];
assign reader_addr_port_dat_r = addr[addr_adr2];


//------------------------------------------------------------------------------
// Memory storage_24: 4-words x 514-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 514 
// Port 1 | Read: Async | Write: ---- | 
reg [513:0] storage_24[0:3];
reg [513:0] storage_24_dat0;
always @(posedge sys_clk) begin
	if (writer_fifo_wrport_we)
		storage_24[writer_fifo_wrport_adr] <= writer_fifo_wrport_dat_w;
	storage_24_dat0 <= storage_24[writer_fifo_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign writer_fifo_wrport_dat_r = storage_24_dat0;
assign writer_fifo_rdport_dat_r = storage_24[writer_fifo_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_25: 4-words x 514-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 514 
// Port 1 | Read: Async | Write: ---- | 
reg [513:0] storage_25[0:3];
reg [513:0] storage_25_dat0;
always @(posedge sys_clk) begin
	if (reader_fifo_wrport_we)
		storage_25[reader_fifo_wrport_adr] <= reader_fifo_wrport_dat_w;
	storage_25_dat0 <= storage_25[reader_fifo_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign reader_fifo_wrport_dat_r = storage_25_dat0;
assign reader_fifo_rdport_dat_r = storage_25[reader_fifo_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_26: 4-words x 29-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 29 
// Port 1 | Read: Async | Write: ---- | 
reg [28:0] storage_26[0:3];
reg [28:0] storage_26_dat0;
always @(posedge sys_clk) begin
	if (reader_address_fifo_wrport_we)
		storage_26[reader_address_fifo_wrport_adr] <= reader_address_fifo_wrport_dat_w;
	storage_26_dat0 <= storage_26[reader_address_fifo_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign reader_address_fifo_wrport_dat_r = storage_26_dat0;
assign reader_address_fifo_rdport_dat_r = storage_26[reader_address_fifo_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_27: 2-words x 1058-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 1058 
// Port 1 | Read: Async | Write: ---- | 
reg [1057:0] storage_27[0:1];
reg [1057:0] storage_27_dat0;
always @(posedge sys_clk) begin
	if (reader_error_fifo_wrport_we)
		storage_27[reader_error_fifo_wrport_adr] <= reader_error_fifo_wrport_dat_w;
	storage_27_dat0 <= storage_27[reader_error_fifo_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign reader_error_fifo_wrport_dat_r = storage_27_dat0;
assign reader_error_fifo_rdport_dat_r = storage_27[reader_error_fifo_rdport_adr];


//------------------------------------------------------------------------------
// Memory payload_mem: 8192-words x 32-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
// Port 1 | Read: Sync  | Write: ---- | 
reg [31:0] payload_mem[0:8191];
reg [12:0] payload_mem_adr0;
reg [12:0] payload_mem_adr1;
always @(posedge sys_clk) begin
	if (soc_sram2_we[0])
		payload_mem[soc_sram2_adr][7:0] <= soc_sram2_dat_w[7:0];
	if (soc_sram2_we[1])
		payload_mem[soc_sram2_adr][15:8] <= soc_sram2_dat_w[15:8];
	if (soc_sram2_we[2])
		payload_mem[soc_sram2_adr][23:16] <= soc_sram2_dat_w[23:16];
	if (soc_sram2_we[3])
		payload_mem[soc_sram2_adr][31:24] <= soc_sram2_dat_w[31:24];
	payload_mem_adr0 <= soc_sram2_adr;
end
always @(posedge sys_clk) begin
	payload_mem_adr1 <= payload_executor_payload_port_adr;
end
assign soc_sram2_dat_r = payload_mem[payload_mem_adr0];
assign payload_executor_payload_port_dat_r = payload_mem[payload_mem_adr1];


//------------------------------------------------------------------------------
// Memory scratchpad_mem: 16-words x 512-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: ---- | 
// Port 1 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 512 
reg [511:0] scratchpad_mem[0:15];
reg [511:0] scratchpad_mem_dat0;
reg [3:0] scratchpad_mem_adr1;
always @(posedge sys_clk) begin
	scratchpad_mem_dat0 <= scratchpad_mem[soc_sram3_adr];
end
always @(posedge sys_clk) begin
	if (payload_executor_scratchpad_we)
		scratchpad_mem[payload_executor_scratchpad_adr] <= payload_executor_scratchpad_dat_w;
	scratchpad_mem_adr1 <= payload_executor_scratchpad_adr;
end
assign soc_sram3_dat_r = scratchpad_mem_dat0;
assign payload_executor_scratchpad_dat_r = scratchpad_mem[scratchpad_mem_adr1];


assign i2c_scl = (~scl) ? 1'd0 : 1'bz;

assign i2c_sda = (oe & (~sda0)) ? 1'd0 : 1'bz;
assign sda1 = i2c_sda;

VexRiscv VexRiscv(
	.clk(sys_clk),
	.dBusWishbone_ACK(soc_cpu_dbus_ack),
	.dBusWishbone_DAT_MISO(soc_cpu_dbus_dat_r),
	.dBusWishbone_ERR(soc_cpu_dbus_err),
	.externalInterruptArray(soc_cpu_interrupt),
	.externalResetVector(soc_vexriscv),
	.iBusWishbone_ACK(soc_cpu_ibus_ack),
	.iBusWishbone_DAT_MISO(soc_cpu_ibus_dat_r),
	.iBusWishbone_ERR(soc_cpu_ibus_err),
	.reset((sys_rst | soc_cpu_reset)),
	.softwareInterrupt(1'd0),
	.timerInterrupt(1'd0),
	.dBusWishbone_ADR(soc_cpu_dbus_adr),
	.dBusWishbone_BTE(soc_cpu_dbus_bte),
	.dBusWishbone_CTI(soc_cpu_dbus_cti),
	.dBusWishbone_CYC(soc_cpu_dbus_cyc),
	.dBusWishbone_DAT_MOSI(soc_cpu_dbus_dat_w),
	.dBusWishbone_SEL(soc_cpu_dbus_sel),
	.dBusWishbone_STB(soc_cpu_dbus_stb),
	.dBusWishbone_WE(soc_cpu_dbus_we),
	.iBusWishbone_ADR(soc_cpu_ibus_adr),
	.iBusWishbone_BTE(soc_cpu_ibus_bte),
	.iBusWishbone_CTI(soc_cpu_ibus_cti),
	.iBusWishbone_CYC(soc_cpu_ibus_cyc),
	.iBusWishbone_DAT_MOSI(soc_cpu_ibus_dat_w),
	.iBusWishbone_SEL(soc_cpu_ibus_sel),
	.iBusWishbone_STB(soc_cpu_ibus_stb),
	.iBusWishbone_WE(soc_cpu_ibus_we)
);

FDCE FDCE(
	.C(clkin),
	.CE(1'd1),
	.CLR(1'd0),
	.D(reset),
	.Q(soc_reset0)
);

FDCE FDCE_1(
	.C(clkin),
	.CE(1'd1),
	.CLR(1'd0),
	.D(soc_reset0),
	.Q(soc_reset1)
);

FDCE FDCE_2(
	.C(clkin),
	.CE(1'd1),
	.CLR(1'd0),
	.D(soc_reset1),
	.Q(soc_reset2)
);

FDCE FDCE_3(
	.C(clkin),
	.CE(1'd1),
	.CLR(1'd0),
	.D(soc_reset2),
	.Q(soc_reset3)
);

FDCE FDCE_4(
	.C(clkin),
	.CE(1'd1),
	.CLR(1'd0),
	.D(soc_reset3),
	.Q(soc_reset4)
);

FDCE FDCE_5(
	.C(clkin),
	.CE(1'd1),
	.CLR(1'd0),
	.D(soc_reset4),
	.Q(soc_reset5)
);

FDCE FDCE_6(
	.C(clkin),
	.CE(1'd1),
	.CLR(1'd0),
	.D(soc_reset5),
	.Q(soc_reset6)
);

FDCE FDCE_7(
	.C(clkin),
	.CE(1'd1),
	.CLR(1'd0),
	.D(soc_reset6),
	.Q(soc_reset7)
);

MMCME2_ADV #(
	.BANDWIDTH("OPTIMIZED"),
	.CLKFBOUT_MULT_F(4'd8),
	.CLKIN1_PERIOD(8.0),
	.CLKOUT0_DIVIDE_F(2'd2),
	.CLKOUT0_PHASE(1'd0),
	.CLKOUT1_DIVIDE(2'd2),
	.CLKOUT1_PHASE(1'd0),
	.CLKOUT2_DIVIDE(4'd8),
	.CLKOUT2_PHASE(1'd0),
	.DIVCLK_DIVIDE(1'd1),
	.REF_JITTER1(0.01)
) MMCME2_ADV (
	.CLKFBIN(soc_mmcm_fb),
	.CLKIN1(clkin),
	.PWRDWN(power_down),
	.RST(soc_reset7),
	.CLKFBOUT(soc_mmcm_fb),
	.CLKOUT0(clkout0),
	.CLKOUT1(clkout1),
	.CLKOUT2(clkout2),
	.LOCKED(locked)
);

//------------------------------------------------------------------------------
// Memory data_mem_grain0: 4-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain0[0:3];
reg [1:0] data_mem_grain0_adr0;
always @(posedge sys_clk) begin
	if (soc_data_port_we[0])
		data_mem_grain0[soc_data_port_adr] <= soc_data_port_dat_w[7:0];
	data_mem_grain0_adr0 <= soc_data_port_adr;
end
assign soc_data_port_dat_r[7:0] = data_mem_grain0[data_mem_grain0_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain1: 4-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain1[0:3];
reg [1:0] data_mem_grain1_adr0;
always @(posedge sys_clk) begin
	if (soc_data_port_we[1])
		data_mem_grain1[soc_data_port_adr] <= soc_data_port_dat_w[15:8];
	data_mem_grain1_adr0 <= soc_data_port_adr;
end
assign soc_data_port_dat_r[15:8] = data_mem_grain1[data_mem_grain1_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain2: 4-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain2[0:3];
reg [1:0] data_mem_grain2_adr0;
always @(posedge sys_clk) begin
	if (soc_data_port_we[2])
		data_mem_grain2[soc_data_port_adr] <= soc_data_port_dat_w[23:16];
	data_mem_grain2_adr0 <= soc_data_port_adr;
end
assign soc_data_port_dat_r[23:16] = data_mem_grain2[data_mem_grain2_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain3: 4-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain3[0:3];
reg [1:0] data_mem_grain3_adr0;
always @(posedge sys_clk) begin
	if (soc_data_port_we[3])
		data_mem_grain3[soc_data_port_adr] <= soc_data_port_dat_w[31:24];
	data_mem_grain3_adr0 <= soc_data_port_adr;
end
assign soc_data_port_dat_r[31:24] = data_mem_grain3[data_mem_grain3_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain4: 4-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain4[0:3];
reg [1:0] data_mem_grain4_adr0;
always @(posedge sys_clk) begin
	if (soc_data_port_we[4])
		data_mem_grain4[soc_data_port_adr] <= soc_data_port_dat_w[39:32];
	data_mem_grain4_adr0 <= soc_data_port_adr;
end
assign soc_data_port_dat_r[39:32] = data_mem_grain4[data_mem_grain4_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain5: 4-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain5[0:3];
reg [1:0] data_mem_grain5_adr0;
always @(posedge sys_clk) begin
	if (soc_data_port_we[5])
		data_mem_grain5[soc_data_port_adr] <= soc_data_port_dat_w[47:40];
	data_mem_grain5_adr0 <= soc_data_port_adr;
end
assign soc_data_port_dat_r[47:40] = data_mem_grain5[data_mem_grain5_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain6: 4-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain6[0:3];
reg [1:0] data_mem_grain6_adr0;
always @(posedge sys_clk) begin
	if (soc_data_port_we[6])
		data_mem_grain6[soc_data_port_adr] <= soc_data_port_dat_w[55:48];
	data_mem_grain6_adr0 <= soc_data_port_adr;
end
assign soc_data_port_dat_r[55:48] = data_mem_grain6[data_mem_grain6_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain7: 4-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain7[0:3];
reg [1:0] data_mem_grain7_adr0;
always @(posedge sys_clk) begin
	if (soc_data_port_we[7])
		data_mem_grain7[soc_data_port_adr] <= soc_data_port_dat_w[63:56];
	data_mem_grain7_adr0 <= soc_data_port_adr;
end
assign soc_data_port_dat_r[63:56] = data_mem_grain7[data_mem_grain7_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain8: 4-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain8[0:3];
reg [1:0] data_mem_grain8_adr0;
always @(posedge sys_clk) begin
	if (soc_data_port_we[8])
		data_mem_grain8[soc_data_port_adr] <= soc_data_port_dat_w[71:64];
	data_mem_grain8_adr0 <= soc_data_port_adr;
end
assign soc_data_port_dat_r[71:64] = data_mem_grain8[data_mem_grain8_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain9: 4-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain9[0:3];
reg [1:0] data_mem_grain9_adr0;
always @(posedge sys_clk) begin
	if (soc_data_port_we[9])
		data_mem_grain9[soc_data_port_adr] <= soc_data_port_dat_w[79:72];
	data_mem_grain9_adr0 <= soc_data_port_adr;
end
assign soc_data_port_dat_r[79:72] = data_mem_grain9[data_mem_grain9_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain10: 4-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain10[0:3];
reg [1:0] data_mem_grain10_adr0;
always @(posedge sys_clk) begin
	if (soc_data_port_we[10])
		data_mem_grain10[soc_data_port_adr] <= soc_data_port_dat_w[87:80];
	data_mem_grain10_adr0 <= soc_data_port_adr;
end
assign soc_data_port_dat_r[87:80] = data_mem_grain10[data_mem_grain10_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain11: 4-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain11[0:3];
reg [1:0] data_mem_grain11_adr0;
always @(posedge sys_clk) begin
	if (soc_data_port_we[11])
		data_mem_grain11[soc_data_port_adr] <= soc_data_port_dat_w[95:88];
	data_mem_grain11_adr0 <= soc_data_port_adr;
end
assign soc_data_port_dat_r[95:88] = data_mem_grain11[data_mem_grain11_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain12: 4-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain12[0:3];
reg [1:0] data_mem_grain12_adr0;
always @(posedge sys_clk) begin
	if (soc_data_port_we[12])
		data_mem_grain12[soc_data_port_adr] <= soc_data_port_dat_w[103:96];
	data_mem_grain12_adr0 <= soc_data_port_adr;
end
assign soc_data_port_dat_r[103:96] = data_mem_grain12[data_mem_grain12_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain13: 4-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain13[0:3];
reg [1:0] data_mem_grain13_adr0;
always @(posedge sys_clk) begin
	if (soc_data_port_we[13])
		data_mem_grain13[soc_data_port_adr] <= soc_data_port_dat_w[111:104];
	data_mem_grain13_adr0 <= soc_data_port_adr;
end
assign soc_data_port_dat_r[111:104] = data_mem_grain13[data_mem_grain13_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain14: 4-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain14[0:3];
reg [1:0] data_mem_grain14_adr0;
always @(posedge sys_clk) begin
	if (soc_data_port_we[14])
		data_mem_grain14[soc_data_port_adr] <= soc_data_port_dat_w[119:112];
	data_mem_grain14_adr0 <= soc_data_port_adr;
end
assign soc_data_port_dat_r[119:112] = data_mem_grain14[data_mem_grain14_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain15: 4-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain15[0:3];
reg [1:0] data_mem_grain15_adr0;
always @(posedge sys_clk) begin
	if (soc_data_port_we[15])
		data_mem_grain15[soc_data_port_adr] <= soc_data_port_dat_w[127:120];
	data_mem_grain15_adr0 <= soc_data_port_adr;
end
assign soc_data_port_dat_r[127:120] = data_mem_grain15[data_mem_grain15_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain16: 4-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain16[0:3];
reg [1:0] data_mem_grain16_adr0;
always @(posedge sys_clk) begin
	if (soc_data_port_we[16])
		data_mem_grain16[soc_data_port_adr] <= soc_data_port_dat_w[135:128];
	data_mem_grain16_adr0 <= soc_data_port_adr;
end
assign soc_data_port_dat_r[135:128] = data_mem_grain16[data_mem_grain16_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain17: 4-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain17[0:3];
reg [1:0] data_mem_grain17_adr0;
always @(posedge sys_clk) begin
	if (soc_data_port_we[17])
		data_mem_grain17[soc_data_port_adr] <= soc_data_port_dat_w[143:136];
	data_mem_grain17_adr0 <= soc_data_port_adr;
end
assign soc_data_port_dat_r[143:136] = data_mem_grain17[data_mem_grain17_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain18: 4-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain18[0:3];
reg [1:0] data_mem_grain18_adr0;
always @(posedge sys_clk) begin
	if (soc_data_port_we[18])
		data_mem_grain18[soc_data_port_adr] <= soc_data_port_dat_w[151:144];
	data_mem_grain18_adr0 <= soc_data_port_adr;
end
assign soc_data_port_dat_r[151:144] = data_mem_grain18[data_mem_grain18_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain19: 4-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain19[0:3];
reg [1:0] data_mem_grain19_adr0;
always @(posedge sys_clk) begin
	if (soc_data_port_we[19])
		data_mem_grain19[soc_data_port_adr] <= soc_data_port_dat_w[159:152];
	data_mem_grain19_adr0 <= soc_data_port_adr;
end
assign soc_data_port_dat_r[159:152] = data_mem_grain19[data_mem_grain19_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain20: 4-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain20[0:3];
reg [1:0] data_mem_grain20_adr0;
always @(posedge sys_clk) begin
	if (soc_data_port_we[20])
		data_mem_grain20[soc_data_port_adr] <= soc_data_port_dat_w[167:160];
	data_mem_grain20_adr0 <= soc_data_port_adr;
end
assign soc_data_port_dat_r[167:160] = data_mem_grain20[data_mem_grain20_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain21: 4-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain21[0:3];
reg [1:0] data_mem_grain21_adr0;
always @(posedge sys_clk) begin
	if (soc_data_port_we[21])
		data_mem_grain21[soc_data_port_adr] <= soc_data_port_dat_w[175:168];
	data_mem_grain21_adr0 <= soc_data_port_adr;
end
assign soc_data_port_dat_r[175:168] = data_mem_grain21[data_mem_grain21_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain22: 4-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain22[0:3];
reg [1:0] data_mem_grain22_adr0;
always @(posedge sys_clk) begin
	if (soc_data_port_we[22])
		data_mem_grain22[soc_data_port_adr] <= soc_data_port_dat_w[183:176];
	data_mem_grain22_adr0 <= soc_data_port_adr;
end
assign soc_data_port_dat_r[183:176] = data_mem_grain22[data_mem_grain22_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain23: 4-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain23[0:3];
reg [1:0] data_mem_grain23_adr0;
always @(posedge sys_clk) begin
	if (soc_data_port_we[23])
		data_mem_grain23[soc_data_port_adr] <= soc_data_port_dat_w[191:184];
	data_mem_grain23_adr0 <= soc_data_port_adr;
end
assign soc_data_port_dat_r[191:184] = data_mem_grain23[data_mem_grain23_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain24: 4-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain24[0:3];
reg [1:0] data_mem_grain24_adr0;
always @(posedge sys_clk) begin
	if (soc_data_port_we[24])
		data_mem_grain24[soc_data_port_adr] <= soc_data_port_dat_w[199:192];
	data_mem_grain24_adr0 <= soc_data_port_adr;
end
assign soc_data_port_dat_r[199:192] = data_mem_grain24[data_mem_grain24_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain25: 4-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain25[0:3];
reg [1:0] data_mem_grain25_adr0;
always @(posedge sys_clk) begin
	if (soc_data_port_we[25])
		data_mem_grain25[soc_data_port_adr] <= soc_data_port_dat_w[207:200];
	data_mem_grain25_adr0 <= soc_data_port_adr;
end
assign soc_data_port_dat_r[207:200] = data_mem_grain25[data_mem_grain25_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain26: 4-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain26[0:3];
reg [1:0] data_mem_grain26_adr0;
always @(posedge sys_clk) begin
	if (soc_data_port_we[26])
		data_mem_grain26[soc_data_port_adr] <= soc_data_port_dat_w[215:208];
	data_mem_grain26_adr0 <= soc_data_port_adr;
end
assign soc_data_port_dat_r[215:208] = data_mem_grain26[data_mem_grain26_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain27: 4-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain27[0:3];
reg [1:0] data_mem_grain27_adr0;
always @(posedge sys_clk) begin
	if (soc_data_port_we[27])
		data_mem_grain27[soc_data_port_adr] <= soc_data_port_dat_w[223:216];
	data_mem_grain27_adr0 <= soc_data_port_adr;
end
assign soc_data_port_dat_r[223:216] = data_mem_grain27[data_mem_grain27_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain28: 4-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain28[0:3];
reg [1:0] data_mem_grain28_adr0;
always @(posedge sys_clk) begin
	if (soc_data_port_we[28])
		data_mem_grain28[soc_data_port_adr] <= soc_data_port_dat_w[231:224];
	data_mem_grain28_adr0 <= soc_data_port_adr;
end
assign soc_data_port_dat_r[231:224] = data_mem_grain28[data_mem_grain28_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain29: 4-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain29[0:3];
reg [1:0] data_mem_grain29_adr0;
always @(posedge sys_clk) begin
	if (soc_data_port_we[29])
		data_mem_grain29[soc_data_port_adr] <= soc_data_port_dat_w[239:232];
	data_mem_grain29_adr0 <= soc_data_port_adr;
end
assign soc_data_port_dat_r[239:232] = data_mem_grain29[data_mem_grain29_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain30: 4-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain30[0:3];
reg [1:0] data_mem_grain30_adr0;
always @(posedge sys_clk) begin
	if (soc_data_port_we[30])
		data_mem_grain30[soc_data_port_adr] <= soc_data_port_dat_w[247:240];
	data_mem_grain30_adr0 <= soc_data_port_adr;
end
assign soc_data_port_dat_r[247:240] = data_mem_grain30[data_mem_grain30_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain31: 4-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain31[0:3];
reg [1:0] data_mem_grain31_adr0;
always @(posedge sys_clk) begin
	if (soc_data_port_we[31])
		data_mem_grain31[soc_data_port_adr] <= soc_data_port_dat_w[255:248];
	data_mem_grain31_adr0 <= soc_data_port_adr;
end
assign soc_data_port_dat_r[255:248] = data_mem_grain31[data_mem_grain31_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain32: 4-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain32[0:3];
reg [1:0] data_mem_grain32_adr0;
always @(posedge sys_clk) begin
	if (soc_data_port_we[32])
		data_mem_grain32[soc_data_port_adr] <= soc_data_port_dat_w[263:256];
	data_mem_grain32_adr0 <= soc_data_port_adr;
end
assign soc_data_port_dat_r[263:256] = data_mem_grain32[data_mem_grain32_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain33: 4-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain33[0:3];
reg [1:0] data_mem_grain33_adr0;
always @(posedge sys_clk) begin
	if (soc_data_port_we[33])
		data_mem_grain33[soc_data_port_adr] <= soc_data_port_dat_w[271:264];
	data_mem_grain33_adr0 <= soc_data_port_adr;
end
assign soc_data_port_dat_r[271:264] = data_mem_grain33[data_mem_grain33_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain34: 4-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain34[0:3];
reg [1:0] data_mem_grain34_adr0;
always @(posedge sys_clk) begin
	if (soc_data_port_we[34])
		data_mem_grain34[soc_data_port_adr] <= soc_data_port_dat_w[279:272];
	data_mem_grain34_adr0 <= soc_data_port_adr;
end
assign soc_data_port_dat_r[279:272] = data_mem_grain34[data_mem_grain34_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain35: 4-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain35[0:3];
reg [1:0] data_mem_grain35_adr0;
always @(posedge sys_clk) begin
	if (soc_data_port_we[35])
		data_mem_grain35[soc_data_port_adr] <= soc_data_port_dat_w[287:280];
	data_mem_grain35_adr0 <= soc_data_port_adr;
end
assign soc_data_port_dat_r[287:280] = data_mem_grain35[data_mem_grain35_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain36: 4-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain36[0:3];
reg [1:0] data_mem_grain36_adr0;
always @(posedge sys_clk) begin
	if (soc_data_port_we[36])
		data_mem_grain36[soc_data_port_adr] <= soc_data_port_dat_w[295:288];
	data_mem_grain36_adr0 <= soc_data_port_adr;
end
assign soc_data_port_dat_r[295:288] = data_mem_grain36[data_mem_grain36_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain37: 4-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain37[0:3];
reg [1:0] data_mem_grain37_adr0;
always @(posedge sys_clk) begin
	if (soc_data_port_we[37])
		data_mem_grain37[soc_data_port_adr] <= soc_data_port_dat_w[303:296];
	data_mem_grain37_adr0 <= soc_data_port_adr;
end
assign soc_data_port_dat_r[303:296] = data_mem_grain37[data_mem_grain37_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain38: 4-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain38[0:3];
reg [1:0] data_mem_grain38_adr0;
always @(posedge sys_clk) begin
	if (soc_data_port_we[38])
		data_mem_grain38[soc_data_port_adr] <= soc_data_port_dat_w[311:304];
	data_mem_grain38_adr0 <= soc_data_port_adr;
end
assign soc_data_port_dat_r[311:304] = data_mem_grain38[data_mem_grain38_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain39: 4-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain39[0:3];
reg [1:0] data_mem_grain39_adr0;
always @(posedge sys_clk) begin
	if (soc_data_port_we[39])
		data_mem_grain39[soc_data_port_adr] <= soc_data_port_dat_w[319:312];
	data_mem_grain39_adr0 <= soc_data_port_adr;
end
assign soc_data_port_dat_r[319:312] = data_mem_grain39[data_mem_grain39_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain40: 4-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain40[0:3];
reg [1:0] data_mem_grain40_adr0;
always @(posedge sys_clk) begin
	if (soc_data_port_we[40])
		data_mem_grain40[soc_data_port_adr] <= soc_data_port_dat_w[327:320];
	data_mem_grain40_adr0 <= soc_data_port_adr;
end
assign soc_data_port_dat_r[327:320] = data_mem_grain40[data_mem_grain40_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain41: 4-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain41[0:3];
reg [1:0] data_mem_grain41_adr0;
always @(posedge sys_clk) begin
	if (soc_data_port_we[41])
		data_mem_grain41[soc_data_port_adr] <= soc_data_port_dat_w[335:328];
	data_mem_grain41_adr0 <= soc_data_port_adr;
end
assign soc_data_port_dat_r[335:328] = data_mem_grain41[data_mem_grain41_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain42: 4-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain42[0:3];
reg [1:0] data_mem_grain42_adr0;
always @(posedge sys_clk) begin
	if (soc_data_port_we[42])
		data_mem_grain42[soc_data_port_adr] <= soc_data_port_dat_w[343:336];
	data_mem_grain42_adr0 <= soc_data_port_adr;
end
assign soc_data_port_dat_r[343:336] = data_mem_grain42[data_mem_grain42_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain43: 4-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain43[0:3];
reg [1:0] data_mem_grain43_adr0;
always @(posedge sys_clk) begin
	if (soc_data_port_we[43])
		data_mem_grain43[soc_data_port_adr] <= soc_data_port_dat_w[351:344];
	data_mem_grain43_adr0 <= soc_data_port_adr;
end
assign soc_data_port_dat_r[351:344] = data_mem_grain43[data_mem_grain43_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain44: 4-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain44[0:3];
reg [1:0] data_mem_grain44_adr0;
always @(posedge sys_clk) begin
	if (soc_data_port_we[44])
		data_mem_grain44[soc_data_port_adr] <= soc_data_port_dat_w[359:352];
	data_mem_grain44_adr0 <= soc_data_port_adr;
end
assign soc_data_port_dat_r[359:352] = data_mem_grain44[data_mem_grain44_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain45: 4-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain45[0:3];
reg [1:0] data_mem_grain45_adr0;
always @(posedge sys_clk) begin
	if (soc_data_port_we[45])
		data_mem_grain45[soc_data_port_adr] <= soc_data_port_dat_w[367:360];
	data_mem_grain45_adr0 <= soc_data_port_adr;
end
assign soc_data_port_dat_r[367:360] = data_mem_grain45[data_mem_grain45_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain46: 4-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain46[0:3];
reg [1:0] data_mem_grain46_adr0;
always @(posedge sys_clk) begin
	if (soc_data_port_we[46])
		data_mem_grain46[soc_data_port_adr] <= soc_data_port_dat_w[375:368];
	data_mem_grain46_adr0 <= soc_data_port_adr;
end
assign soc_data_port_dat_r[375:368] = data_mem_grain46[data_mem_grain46_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain47: 4-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain47[0:3];
reg [1:0] data_mem_grain47_adr0;
always @(posedge sys_clk) begin
	if (soc_data_port_we[47])
		data_mem_grain47[soc_data_port_adr] <= soc_data_port_dat_w[383:376];
	data_mem_grain47_adr0 <= soc_data_port_adr;
end
assign soc_data_port_dat_r[383:376] = data_mem_grain47[data_mem_grain47_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain48: 4-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain48[0:3];
reg [1:0] data_mem_grain48_adr0;
always @(posedge sys_clk) begin
	if (soc_data_port_we[48])
		data_mem_grain48[soc_data_port_adr] <= soc_data_port_dat_w[391:384];
	data_mem_grain48_adr0 <= soc_data_port_adr;
end
assign soc_data_port_dat_r[391:384] = data_mem_grain48[data_mem_grain48_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain49: 4-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain49[0:3];
reg [1:0] data_mem_grain49_adr0;
always @(posedge sys_clk) begin
	if (soc_data_port_we[49])
		data_mem_grain49[soc_data_port_adr] <= soc_data_port_dat_w[399:392];
	data_mem_grain49_adr0 <= soc_data_port_adr;
end
assign soc_data_port_dat_r[399:392] = data_mem_grain49[data_mem_grain49_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain50: 4-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain50[0:3];
reg [1:0] data_mem_grain50_adr0;
always @(posedge sys_clk) begin
	if (soc_data_port_we[50])
		data_mem_grain50[soc_data_port_adr] <= soc_data_port_dat_w[407:400];
	data_mem_grain50_adr0 <= soc_data_port_adr;
end
assign soc_data_port_dat_r[407:400] = data_mem_grain50[data_mem_grain50_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain51: 4-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain51[0:3];
reg [1:0] data_mem_grain51_adr0;
always @(posedge sys_clk) begin
	if (soc_data_port_we[51])
		data_mem_grain51[soc_data_port_adr] <= soc_data_port_dat_w[415:408];
	data_mem_grain51_adr0 <= soc_data_port_adr;
end
assign soc_data_port_dat_r[415:408] = data_mem_grain51[data_mem_grain51_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain52: 4-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain52[0:3];
reg [1:0] data_mem_grain52_adr0;
always @(posedge sys_clk) begin
	if (soc_data_port_we[52])
		data_mem_grain52[soc_data_port_adr] <= soc_data_port_dat_w[423:416];
	data_mem_grain52_adr0 <= soc_data_port_adr;
end
assign soc_data_port_dat_r[423:416] = data_mem_grain52[data_mem_grain52_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain53: 4-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain53[0:3];
reg [1:0] data_mem_grain53_adr0;
always @(posedge sys_clk) begin
	if (soc_data_port_we[53])
		data_mem_grain53[soc_data_port_adr] <= soc_data_port_dat_w[431:424];
	data_mem_grain53_adr0 <= soc_data_port_adr;
end
assign soc_data_port_dat_r[431:424] = data_mem_grain53[data_mem_grain53_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain54: 4-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain54[0:3];
reg [1:0] data_mem_grain54_adr0;
always @(posedge sys_clk) begin
	if (soc_data_port_we[54])
		data_mem_grain54[soc_data_port_adr] <= soc_data_port_dat_w[439:432];
	data_mem_grain54_adr0 <= soc_data_port_adr;
end
assign soc_data_port_dat_r[439:432] = data_mem_grain54[data_mem_grain54_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain55: 4-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain55[0:3];
reg [1:0] data_mem_grain55_adr0;
always @(posedge sys_clk) begin
	if (soc_data_port_we[55])
		data_mem_grain55[soc_data_port_adr] <= soc_data_port_dat_w[447:440];
	data_mem_grain55_adr0 <= soc_data_port_adr;
end
assign soc_data_port_dat_r[447:440] = data_mem_grain55[data_mem_grain55_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain56: 4-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain56[0:3];
reg [1:0] data_mem_grain56_adr0;
always @(posedge sys_clk) begin
	if (soc_data_port_we[56])
		data_mem_grain56[soc_data_port_adr] <= soc_data_port_dat_w[455:448];
	data_mem_grain56_adr0 <= soc_data_port_adr;
end
assign soc_data_port_dat_r[455:448] = data_mem_grain56[data_mem_grain56_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain57: 4-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain57[0:3];
reg [1:0] data_mem_grain57_adr0;
always @(posedge sys_clk) begin
	if (soc_data_port_we[57])
		data_mem_grain57[soc_data_port_adr] <= soc_data_port_dat_w[463:456];
	data_mem_grain57_adr0 <= soc_data_port_adr;
end
assign soc_data_port_dat_r[463:456] = data_mem_grain57[data_mem_grain57_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain58: 4-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain58[0:3];
reg [1:0] data_mem_grain58_adr0;
always @(posedge sys_clk) begin
	if (soc_data_port_we[58])
		data_mem_grain58[soc_data_port_adr] <= soc_data_port_dat_w[471:464];
	data_mem_grain58_adr0 <= soc_data_port_adr;
end
assign soc_data_port_dat_r[471:464] = data_mem_grain58[data_mem_grain58_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain59: 4-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain59[0:3];
reg [1:0] data_mem_grain59_adr0;
always @(posedge sys_clk) begin
	if (soc_data_port_we[59])
		data_mem_grain59[soc_data_port_adr] <= soc_data_port_dat_w[479:472];
	data_mem_grain59_adr0 <= soc_data_port_adr;
end
assign soc_data_port_dat_r[479:472] = data_mem_grain59[data_mem_grain59_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain60: 4-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain60[0:3];
reg [1:0] data_mem_grain60_adr0;
always @(posedge sys_clk) begin
	if (soc_data_port_we[60])
		data_mem_grain60[soc_data_port_adr] <= soc_data_port_dat_w[487:480];
	data_mem_grain60_adr0 <= soc_data_port_adr;
end
assign soc_data_port_dat_r[487:480] = data_mem_grain60[data_mem_grain60_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain61: 4-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain61[0:3];
reg [1:0] data_mem_grain61_adr0;
always @(posedge sys_clk) begin
	if (soc_data_port_we[61])
		data_mem_grain61[soc_data_port_adr] <= soc_data_port_dat_w[495:488];
	data_mem_grain61_adr0 <= soc_data_port_adr;
end
assign soc_data_port_dat_r[495:488] = data_mem_grain61[data_mem_grain61_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain62: 4-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain62[0:3];
reg [1:0] data_mem_grain62_adr0;
always @(posedge sys_clk) begin
	if (soc_data_port_we[62])
		data_mem_grain62[soc_data_port_adr] <= soc_data_port_dat_w[503:496];
	data_mem_grain62_adr0 <= soc_data_port_adr;
end
assign soc_data_port_dat_r[503:496] = data_mem_grain62[data_mem_grain62_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain63: 4-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain63[0:3];
reg [1:0] data_mem_grain63_adr0;
always @(posedge sys_clk) begin
	if (soc_data_port_we[63])
		data_mem_grain63[soc_data_port_adr] <= soc_data_port_dat_w[511:504];
	data_mem_grain63_adr0 <= soc_data_port_adr;
end
assign soc_data_port_dat_r[511:504] = data_mem_grain63[data_mem_grain63_adr0];


PS8 PS8(
	.MAXIGP0ARREADY(axi_ps_ar_ready),
	.MAXIGP0AWREADY(axi_ps_aw_ready),
	.MAXIGP0BID(axi_ps_b_param_id),
	.MAXIGP0BRESP(axi_ps_b_payload_resp),
	.MAXIGP0BVALID(axi_ps_b_valid),
	.MAXIGP0RDATA(axi_ps_r_payload_data),
	.MAXIGP0RID(axi_ps_r_param_id),
	.MAXIGP0RLAST(axi_ps_r_last),
	.MAXIGP0RRESP(axi_ps_r_payload_resp),
	.MAXIGP0RVALID(axi_ps_r_valid),
	.MAXIGP0WREADY(axi_ps_w_ready),
	.MAXIGP0ACLK(sys_clk),
	.MAXIGP0ARADDR(axi_ps_ar_payload_addr),
	.MAXIGP0ARBURST(axi_ps_ar_payload_burst),
	.MAXIGP0ARCACHE(axi_ps_ar_payload_cache),
	.MAXIGP0ARID(axi_ps_ar_param_id),
	.MAXIGP0ARLEN(axi_ps_ar_payload_len),
	.MAXIGP0ARLOCK(axi_ps_ar_payload_lock),
	.MAXIGP0ARPROT(axi_ps_ar_payload_prot),
	.MAXIGP0ARQOS(axi_ps_ar_payload_qos),
	.MAXIGP0ARSIZE(axi_ps_ar_payload_size[2:0]),
	.MAXIGP0ARVALID(axi_ps_ar_valid),
	.MAXIGP0AWADDR(axi_ps_aw_payload_addr),
	.MAXIGP0AWBURST(axi_ps_aw_payload_burst),
	.MAXIGP0AWCACHE(axi_ps_aw_payload_cache),
	.MAXIGP0AWID(axi_ps_aw_param_id),
	.MAXIGP0AWLEN(axi_ps_aw_payload_len),
	.MAXIGP0AWLOCK(axi_ps_aw_payload_lock),
	.MAXIGP0AWPROT(axi_ps_aw_payload_prot),
	.MAXIGP0AWQOS(axi_ps_aw_payload_qos),
	.MAXIGP0AWSIZE(axi_ps_aw_payload_size[2:0]),
	.MAXIGP0AWVALID(axi_ps_aw_valid),
	.MAXIGP0BREADY(axi_ps_b_ready),
	.MAXIGP0RREADY(axi_ps_r_ready),
	.MAXIGP0WDATA(axi_ps_w_payload_data),
	.MAXIGP0WLAST(axi_ps_w_last),
	.MAXIGP0WSTRB(axi_ps_w_payload_strb),
	.MAXIGP0WVALID(axi_ps_w_valid)
);

IBUFDS IBUFDS(
	.I(clk125_p),
	.IB(clk125_n),
	.O(clkin)
);

(* ars_ff1 = "true", async_reg = "true" *)
FDPE #(
	.INIT(1'd1)
) FDPE (
	.C(idelay_clk),
	.CE(1'd1),
	.D(1'd0),
	.PRE(xilinxasyncresetsynchronizerimpl0),
	.Q(xilinxasyncresetsynchronizerimpl0_rst_meta)
);

(* ars_ff2 = "true", async_reg = "true" *)
FDPE #(
	.INIT(1'd1)
) FDPE_1 (
	.C(idelay_clk),
	.CE(1'd1),
	.D(xilinxasyncresetsynchronizerimpl0_rst_meta),
	.PRE(xilinxasyncresetsynchronizerimpl0),
	.Q(idelay_rst)
);

(* ars_ff1 = "true", async_reg = "true" *)
FDPE #(
	.INIT(1'd1)
) FDPE_2 (
	.C(ic_clk),
	.CE(1'd1),
	.D(1'd0),
	.PRE(idelayctrl_ic_reset),
	.Q(xilinxasyncresetsynchronizerimpl1_rst_meta)
);

(* ars_ff2 = "true", async_reg = "true" *)
FDPE #(
	.INIT(1'd1)
) FDPE_3 (
	.C(ic_clk),
	.CE(1'd1),
	.D(xilinxasyncresetsynchronizerimpl1_rst_meta),
	.PRE(idelayctrl_ic_reset),
	.Q(ic_rst)
);

endmodule

// -----------------------------------------------------------------------------
//  Auto-Generated by LiteX on 2025-11-25 10:46:39.
//------------------------------------------------------------------------------
