$date
	Mon Oct 15 12:01:37 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_encoder $end
$var wire 4 ! Output [3:0] $end
$var reg 1 " Enable $end
$var reg 16 # Input [15:0] $end
$scope module encoder_inst $end
$var wire 1 " enable $end
$var wire 16 $ encoder_in [15:0] $end
$var reg 4 % binary_out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
bx $
bx #
0"
bx !
$end
#10
b0 !
b0 %
b1 #
b1 $
1"
#20
b1 !
b1 %
b10 #
b10 $
#30
b10 !
b10 %
b100 #
b100 $
#40
b11 !
b11 %
b1000 #
b1000 $
#50
b100 !
b100 %
b10000 #
b10000 $
#60
b101 !
b101 %
b100000 #
b100000 $
#70
b110 !
b110 %
b1000000 #
b1000000 $
#80
b111 !
b111 %
b10000000 #
b10000000 $
#90
b1000 !
b1000 %
b100000000 #
b100000000 $
#100
b1001 !
b1001 %
b1000000000 #
b1000000000 $
#110
b1010 !
b1010 %
b10000000000 #
b10000000000 $
#120
b1011 !
b1011 %
b100000000000 #
b100000000000 $
#130
b1100 !
b1100 %
b1000000000000 #
b1000000000000 $
#140
b1101 !
b1101 %
b10000000000000 #
b10000000000000 $
#150
b1110 !
b1110 %
b100000000000000 #
b100000000000000 $
#160
b1111 !
b1111 %
b1000000000000000 #
b1000000000000000 $
#170
