#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "F:\iverilog\lib\ivl\system.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "F:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "F:\iverilog\lib\ivl\va_math.vpi";
S_000002077f435700 .scope module, "register_TB" "register_TB" 2 3;
 .timescale 0 0;
v000002077f5dbf70_0 .var "CLK", 0 0;
v000002077f5dc010_0 .var "D", 7 0;
v000002077f5dc0b0_0 .net "Q", 7 0, v000002077f435a20_0;  1 drivers
v000002077f5dc150_0 .var "reset", 0 0;
S_000002077f435890 .scope module, "register_instance" "register" 2 9, 3 1 0, S_000002077f435700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 8 "D";
    .port_info 3 /OUTPUT 8 "Q";
v000002077f5d98b0_0 .net "CLK", 0 0, v000002077f5dbf70_0;  1 drivers
v000002077f403160_0 .net "D", 7 0, v000002077f5dc010_0;  1 drivers
v000002077f435a20_0 .var "Q", 7 0;
v000002077f435ac0_0 .net "reset", 0 0, v000002077f5dc150_0;  1 drivers
E_000002077f439c80 .event posedge, v000002077f5d98b0_0;
    .scope S_000002077f435890;
T_0 ;
    %wait E_000002077f439c80;
    %load/vec4 v000002077f435ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002077f435a20_0, 0, 8;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002077f403160_0;
    %store/vec4 v000002077f435a20_0, 0, 8;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002077f435700;
T_1 ;
    %vpi_call 2 12 "$dumpfile", "registerTB.vcd" {0 0 0};
    %vpi_call 2 13 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002077f435700 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002077f5dbf70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002077f5dc150_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002077f5dc010_0, 0, 8;
    %delay 10, 0;
    %load/vec4 v000002077f5dbf70_0;
    %nor/r;
    %store/vec4 v000002077f5dbf70_0, 0, 1;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000002077f5dc010_0, 0, 8;
    %delay 10, 0;
    %load/vec4 v000002077f5dbf70_0;
    %nor/r;
    %store/vec4 v000002077f5dbf70_0, 0, 1;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000002077f5dc010_0, 0, 8;
    %delay 10, 0;
    %load/vec4 v000002077f5dbf70_0;
    %nor/r;
    %store/vec4 v000002077f5dbf70_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002077f5dc010_0, 0, 8;
    %delay 10, 0;
    %load/vec4 v000002077f5dbf70_0;
    %nor/r;
    %store/vec4 v000002077f5dbf70_0, 0, 1;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v000002077f5dc010_0, 0, 8;
    %delay 10, 0;
    %load/vec4 v000002077f5dbf70_0;
    %nor/r;
    %store/vec4 v000002077f5dbf70_0, 0, 1;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000002077f5dc010_0, 0, 8;
    %delay 10, 0;
    %load/vec4 v000002077f5dbf70_0;
    %nor/r;
    %store/vec4 v000002077f5dbf70_0, 0, 1;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000002077f5dc010_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002077f5dc150_0, 0, 1;
    %load/vec4 v000002077f5dbf70_0;
    %nor/r;
    %store/vec4 v000002077f5dbf70_0, 0, 1;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v000002077f5dc010_0, 0, 8;
    %delay 10, 0;
    %load/vec4 v000002077f5dbf70_0;
    %nor/r;
    %store/vec4 v000002077f5dbf70_0, 0, 1;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v000002077f5dc010_0, 0, 8;
    %delay 10, 0;
    %load/vec4 v000002077f5dbf70_0;
    %nor/r;
    %store/vec4 v000002077f5dbf70_0, 0, 1;
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "register_TB.v";
    "./register.v";
