// Seed: 2518246228
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  inout id_3;
  output id_2;
  input id_1;
  logic id_4;
  type_7 id_5 (
      .id_0(1 > 1),
      .id_1(1)
  );
  type_8(
      1, 1, id_1
  );
  assign id_4 = 1;
  type_9(
      0, id_1
  );
  assign id_3[1] = 1'b0;
  assign id_2 = id_1;
endmodule
