Analysis & Synthesis report for top
Wed Jul 26 14:54:01 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Wed Jul 26 14:54:01 2023           ;
; Quartus Prime Version       ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name               ; top                                         ;
; Top-level Entity Name       ; top                                         ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; top                ; top                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                             ; 4                  ;                    ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 24          ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Jul 26 14:53:51 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top
Warning (125092): Tcl Script File ../../src/rom_data/rom_data.qip not found
    Info (125063): set_global_assignment -name QIP_FILE ../../src/rom_data/rom_data.qip
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Warning (12019): Can't analyze file -- file ../../src/audio_ip/clock_generator.v is missing
Info (12021): Found 1 design units, including 0 entities, in source file /projects/hdl_course/hdl/lab8/processor/src/common.vhd
    Info (12022): Found design unit 1: common_pkg File: C:/projects/HDL_Course/HDL/Lab8/processor/src/common.vhd Line: 27
Info (12021): Found 3 design units, including 1 entities, in source file /projects/hdl_course/hdl/lab8/processor/src/raminfr.vhd
    Info (12022): Found design unit 1: raminfr_pkg File: C:/projects/HDL_Course/HDL/Lab8/processor/src/raminfr.vhd Line: 41
    Info (12022): Found design unit 2: raminfr-behav File: C:/projects/HDL_Course/HDL/Lab8/processor/src/raminfr.vhd Line: 91
    Info (12023): Found entity 1: raminfr File: C:/projects/HDL_Course/HDL/Lab8/processor/src/raminfr.vhd Line: 73
Info (12021): Found 3 design units, including 1 entities, in source file /projects/hdl_course/hdl/lab8/processor/src/alu.vhd
    Info (12022): Found design unit 1: alu_pkg File: C:/projects/HDL_Course/HDL/Lab8/processor/src/alu.vhd Line: 37
    Info (12022): Found design unit 2: alu-behav File: C:/projects/HDL_Course/HDL/Lab8/processor/src/alu.vhd Line: 86
    Info (12023): Found entity 1: alu File: C:/projects/HDL_Course/HDL/Lab8/processor/src/alu.vhd Line: 71
Info (12021): Found 3 design units, including 1 entities, in source file /projects/hdl_course/hdl/lab8/processor/src/generic_adder_beh.vhd
    Info (12022): Found design unit 1: generic_adder_beh_pkg File: C:/projects/HDL_Course/HDL/Lab8/processor/src/generic_adder_beh.vhd Line: 28
    Info (12022): Found design unit 2: generic_adder_beh-beh File: C:/projects/HDL_Course/HDL/Lab8/processor/src/generic_adder_beh.vhd Line: 69
    Info (12023): Found entity 1: generic_adder_beh File: C:/projects/HDL_Course/HDL/Lab8/processor/src/generic_adder_beh.vhd Line: 55
Info (12021): Found 3 design units, including 1 entities, in source file /projects/hdl_course/hdl/lab8/processor/src/generic_subtractor_beh.vhd
    Info (12022): Found design unit 1: generic_subtractor_beh_pkg File: C:/projects/HDL_Course/HDL/Lab8/processor/src/generic_subtractor_beh.vhd Line: 28
    Info (12022): Found design unit 2: generic_subtractor_beh-beh File: C:/projects/HDL_Course/HDL/Lab8/processor/src/generic_subtractor_beh.vhd Line: 69
    Info (12023): Found entity 1: generic_subtractor_beh File: C:/projects/HDL_Course/HDL/Lab8/processor/src/generic_subtractor_beh.vhd Line: 55
Info (12021): Found 3 design units, including 1 entities, in source file /projects/hdl_course/hdl/lab8/processor/src/edge_detect.vhd
    Info (12022): Found design unit 1: edge_detect_pkg File: C:/projects/HDL_Course/HDL/Lab8/processor/src/edge_detect.vhd Line: 38
    Info (12022): Found design unit 2: edge_detect-behave File: C:/projects/HDL_Course/HDL/Lab8/processor/src/edge_detect.vhd Line: 74
    Info (12023): Found entity 1: edge_detect File: C:/projects/HDL_Course/HDL/Lab8/processor/src/edge_detect.vhd Line: 63
Info (12021): Found 3 design units, including 1 entities, in source file /projects/hdl_course/hdl/lab8/processor/src/bcd2seven_seg.vhd
    Info (12022): Found design unit 1: bcd2seven_seg_pkg File: C:/projects/HDL_Course/HDL/Lab8/processor/src/bcd2seven_seg.vhd Line: 5
    Info (12022): Found design unit 2: bcd2seven_seg-convert File: C:/projects/HDL_Course/HDL/Lab8/processor/src/bcd2seven_seg.vhd Line: 51
    Info (12023): Found entity 1: bcd2seven_seg File: C:/projects/HDL_Course/HDL/Lab8/processor/src/bcd2seven_seg.vhd Line: 45
Info (12021): Found 3 design units, including 1 entities, in source file /projects/hdl_course/hdl/lab8/processor/src/clock_synchronizer.vhd
    Info (12022): Found design unit 1: clock_synchronizer_pkg File: C:/projects/HDL_Course/HDL/Lab8/processor/src/clock_synchronizer.vhd Line: 37
    Info (12022): Found design unit 2: clock_synchronizer-behav File: C:/projects/HDL_Course/HDL/Lab8/processor/src/clock_synchronizer.vhd Line: 78
    Info (12023): Found entity 1: clock_synchronizer File: C:/projects/HDL_Course/HDL/Lab8/processor/src/clock_synchronizer.vhd Line: 65
Info (12021): Found 3 design units, including 1 entities, in source file /projects/hdl_course/hdl/lab8/processor/src/double_dabble.vhd
    Info (12022): Found design unit 1: double_dabble_pkg File: C:/projects/HDL_Course/HDL/Lab8/processor/src/double_dabble.vhd Line: 4
    Info (12022): Found design unit 2: double_dabble-beh File: C:/projects/HDL_Course/HDL/Lab8/processor/src/double_dabble.vhd Line: 37
    Info (12023): Found entity 1: double_dabble File: C:/projects/HDL_Course/HDL/Lab8/processor/src/double_dabble.vhd Line: 27
Info (12021): Found 3 design units, including 1 entities, in source file /projects/hdl_course/hdl/lab8/processor/src/add_sub.vhd
    Info (12022): Found design unit 1: add_sub_pkg File: C:/projects/HDL_Course/HDL/Lab8/processor/src/add_sub.vhd Line: 30
    Info (12022): Found design unit 2: add_sub-count File: C:/projects/HDL_Course/HDL/Lab8/processor/src/add_sub.vhd Line: 75
    Info (12023): Found entity 1: add_sub File: C:/projects/HDL_Course/HDL/Lab8/processor/src/add_sub.vhd Line: 61
Info (12021): Found 2 design units, including 1 entities, in source file /projects/hdl_course/hdl/lab8/processor/src/rom/lab8rom.vhd
    Info (12022): Found design unit 1: lab8rom-SYN File: C:/projects/HDL_Course/HDL/Lab8/processor/src/rom/lab8rom.vhd Line: 52
    Info (12023): Found entity 1: lab8rom File: C:/projects/HDL_Course/HDL/Lab8/processor/src/rom/lab8rom.vhd Line: 42
Info (12021): Found 3 design units, including 1 entities, in source file /projects/hdl_course/hdl/lab8/processor/src/processor.vhd
    Info (12022): Found design unit 1: processor_pkg File: C:/projects/HDL_Course/HDL/Lab8/processor/src/processor.vhd Line: 30
    Info (12022): Found design unit 2: processor-proc File: C:/projects/HDL_Course/HDL/Lab8/processor/src/processor.vhd Line: 76
    Info (12023): Found entity 1: processor File: C:/projects/HDL_Course/HDL/Lab8/processor/src/processor.vhd Line: 63
Info (12021): Found 2 design units, including 1 entities, in source file /projects/hdl_course/hdl/lab8/processor/src/top.vhd
    Info (12022): Found design unit 1: top-arch File: C:/projects/HDL_Course/HDL/Lab8/processor/src/top.vhd Line: 47
    Info (12023): Found entity 1: top File: C:/projects/HDL_Course/HDL/Lab8/processor/src/top.vhd Line: 34
Error (10349): VHDL Association List error at top.vhd(54): formal "op_mode" does not exist File: C:/projects/HDL_Course/HDL/Lab8/processor/src/top.vhd Line: 54
Error (10346): VHDL error at top.vhd(51): formal port or parameter "reset" must have actual or default value File: C:/projects/HDL_Course/HDL/Lab8/processor/src/top.vhd Line: 51
Error (10784): HDL error at processor.vhd(34): see declaration for object "reset" File: C:/projects/HDL_Course/HDL/Lab8/processor/src/processor.vhd Line: 34
Error (10346): VHDL error at top.vhd(51): formal port or parameter "execute" must have actual or default value File: C:/projects/HDL_Course/HDL/Lab8/processor/src/top.vhd Line: 51
Error (10784): HDL error at processor.vhd(35): see declaration for object "execute" File: C:/projects/HDL_Course/HDL/Lab8/processor/src/processor.vhd Line: 35
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 2 warnings
    Error: Peak virtual memory: 4842 megabytes
    Error: Processing ended: Wed Jul 26 14:54:01 2023
    Error: Elapsed time: 00:00:10
    Error: Total CPU time (on all processors): 00:00:19


