v {xschem version=3.4.3 file_version=1.2
}
G {}
K {}
V {}
S {}
E {}
B 2 940 -940 1730 -690 {flags=graph
y1=2.0284
y2=5.4574
ypos1=0
ypos2=2
divy=5
subdivy=1
unity=1
x1=6.208e-07
x2=5.85104e-06
divx=5
subdivx=1
xlabmag=1.0
ylabmag=1.0


dataset=-1
unitx=1
logx=0
logy=0
hilight_wave=0


color=4
node=up_out}
B 2 940 -620 1730 -370 {flags=graph
y1=5.94
y2=9.24
ypos1=0
ypos2=2
divy=5
subdivy=1
unity=1
x1=6.208e-07
x2=5.85104e-06
divx=5
subdivx=1
xlabmag=1.0
ylabmag=1.0


dataset=-1
unitx=1
logx=0
logy=0
color=4
node=f_in}
B 2 960 -300 1750 -50 {flags=graph
y1=-0.03
y2=3.4
ypos1=0
ypos2=2
divy=5
subdivy=1
unity=1
x1=6.208e-07
x2=5.85104e-06
divx=5
subdivx=1
xlabmag=1.0
ylabmag=1.0


dataset=-1
unitx=1
logx=0
logy=0


color=4
node=dn_out}
B 2 950 20 1740 270 {flags=graph
y1=-0.11
y2=2.5
ypos1=0
ypos2=2
divy=5
subdivy=1
unity=1
x1=6.208e-07
x2=5.85104e-06
divx=5
subdivx=1
xlabmag=1.0
ylabmag=1.0


dataset=-1
unitx=1
logx=0
logy=0





color=4
node=x1.up1.n10}
B 2 950 300 1740 550 {flags=graph

y2=1.388
ypos1=0
ypos2=2
divy=5
subdivy=1
unity=1
x1=6.208e-07
x2=5.85104e-06
divx=5
subdivx=1
xlabmag=1.0
ylabmag=1.0


dataset=-1
unitx=1
logx=0
logy=0





color=4
node=x1.vctrl_obv
y1=-0.632}
B 2 1830 -940 2620 -690 {flags=graph
y1=-0.048
y2=3.4
ypos1=0
ypos2=2
divy=5
subdivy=1
unity=1
x1=6.208e-07
x2=5.85104e-06
divx=5
subdivx=1
xlabmag=1.0
ylabmag=1.0
node=x1.up1.n10
color=4
dataset=-1
unitx=1
logx=0
logy=0
hilight_wave=0}
B 2 1830 -620 2620 -370 {flags=graph
y1=-0.028
y2=3.4
ypos1=0
ypos2=2
divy=5
subdivy=1
unity=1
x1=6.208e-07
x2=5.85104e-06
divx=5
subdivx=1
xlabmag=1.0
ylabmag=1.0
node=out
color=4
dataset=-1
unitx=1
logx=0
logy=0
hilight_wave=0}
B 2 1830 -300 2620 -50 {flags=graph
y1=-0.047
y2=3.4
ypos1=0
ypos2=2
divy=5
subdivy=1
unity=1
x1=6.208e-07
x2=5.85104e-06
divx=5
subdivx=1
xlabmag=1.0
ylabmag=1.0
node=outb
color=4
dataset=-1
unitx=1
logx=0
logy=0
hilight_wave=0}
B 2 1830 30 2620 280 {flags=graph
y1=-0.0038
y2=3.4
ypos1=0
ypos2=2
divy=5
subdivy=1
unity=1
x1=6.208e-07
x2=5.85104e-06
divx=5
subdivx=1
xlabmag=1.0
ylabmag=1.0


dataset=-1
unitx=1
logx=0
logy=0
hilight_wave=0
color=4
node=div_out}
B 2 1830 320 2620 570 {flags=graph
y1=-0.037
y2=3.4
ypos1=0
ypos2=2
divy=5
subdivy=1
unity=1
x1=6.208e-07
x2=5.85104e-06
divx=5
subdivx=1
xlabmag=1.0
ylabmag=1.0
node=out1
color=4
dataset=-1
unitx=1
logx=0
logy=0
hilight_wave=0}
N -700 -80 -700 -50 {
lab=GND}
N -700 -170 -700 -140 {
lab=VSS}
N -760 -160 -760 -130 {
lab=VCTRL2}
N -760 -70 -760 -40 {
lab=VSS}
N -850 -160 -850 -130 {
lab=VCTRL_IN}
N -850 -70 -850 -40 {
lab=VSS}
N -850 -450 -850 -420 {
lab=F_IN}
N -850 -360 -850 -330 {
lab=VSS}
N -500 -340 -500 -320 {
lab=VDD}
N -500 -260 -500 -240 {
lab=ITAIL}
N -370 -390 -370 -360 {
lab=S1}
N -370 -300 -370 -270 {
lab=VSS}
N -290 -390 -290 -360 {
lab=S2}
N -290 -300 -290 -270 {
lab=VSS}
N -220 -390 -220 -360 {
lab=S3}
N -220 -300 -220 -270 {
lab=VSS}
N -150 -390 -150 -360 {
lab=S4}
N -150 -300 -150 -270 {
lab=VSS}
N -80 -390 -80 -360 {
lab=S6}
N -80 -300 -80 -270 {
lab=VSS}
N -1170 -440 -1170 -410 {
lab=DN_INPUT}
N -1170 -350 -1170 -320 {
lab=VSS}
N -1180 -580 -1180 -550 {
lab=UP_INPUT}
N -1180 -490 -1180 -460 {
lab=VSS}
N 140 -1190 170 -1190 {
lab=UP_OUT}
N 140 -1170 190 -1170 {
lab=DN_OUT}
N -180 -1270 -160 -1270 {
lab=UP_INPUT}
N 140 -1210 190 -1210 {
lab=PRE_SCALAR}
N -220 -1230 -160 -1230 {
lab=F_IN}
N -260 -1190 -160 -1190 {
lab=VCTRL_IN}
N -270 -1210 -160 -1210 {
lab=VCTRL2}
N -280 -1130 -160 -1130 {
lab=S1}
N -290 -1110 -160 -1110 {
lab=S2}
N -300 -1090 -160 -1090 {
lab=S3}
N -310 -1070 -160 -1070 {
lab=S4}
N -320 -1050 -160 -1050 {
lab=S5}
N 140 -1130 360 -1130 {
lab=OUT}
N 140 -1110 360 -1110 {
lab=OUTB}
N -1390 -160 -1390 -130 {
lab=VDD_TEST}
N -1390 -70 -1390 -40 {
lab=VSS}
N -10 -1360 0 -1360 {
lab=VDD}
N -360 -1030 -160 -1030 {
lab=S6}
N 390 -210 500 -210 {
lab=VSS}
N 500 -230 500 -210 {
lab=VSS}
N 390 -360 390 -270 {
lab=LF_OFFCHIP}
N 390 -360 500 -360 {
lab=LF_OFFCHIP}
N 500 -360 500 -350 {
lab=LF_OFFCHIP}
N -10 -390 -10 -360 {
lab=S5}
N -10 -300 -10 -270 {
lab=VSS}
N 140 -1150 380 -1150 {
lab=DIV_OUT}
N 140 -1090 360 -1090 {
lab=OUT1}
N -190 -1250 -160 -1250 {
lab=DN_INPUT}
N -260 -1150 -160 -1150 {
lab=LF_OFFCHIP}
N -400 -1010 -160 -1010 {
lab=S7}
N -460 -990 -160 -990 {
lab=D0}
N -480 -970 -160 -970 {
lab=D1}
N -520 -950 -160 -950 {
lab=D2}
N -570 -930 -160 -930 {
lab=D3}
N -610 -910 -160 -910 {
lab=D4}
N -660 -890 -160 -890 {
lab=D5}
N -710 -870 -160 -870 {
lab=D6}
N -770 -850 -160 -850 {
lab=D7}
N -820 -830 -160 -830 {
lab=D8}
N -860 -810 -160 -810 {
lab=D9}
N -890 -790 -160 -790 {
lab=D10}
N -920 -770 -160 -770 {
lab=D11}
N -950 -750 -160 -750 {
lab=D12}
N -960 -730 -160 -730 {
lab=D13}
N -1010 -710 -160 -710 {
lab=D14}
N -1040 -690 -160 -690 {
lab=D15}
N -1090 -670 -160 -670 {
lab=D16}
N -1480 90 -1480 120 {
lab=D0}
N -1480 180 -1480 210 {
lab=VSS}
N -1560 90 -1560 120 {
lab=D1}
N -1560 180 -1560 210 {
lab=VSS}
N -1630 90 -1630 120 {
lab=D2}
N -1630 180 -1630 210 {
lab=VSS}
N -1700 90 -1700 120 {
lab=D3}
N -1700 180 -1700 210 {
lab=VSS}
N -1770 90 -1770 120 {
lab=D4}
N -1770 180 -1770 210 {
lab=VSS}
N -1840 90 -1840 120 {
lab=D5}
N -1840 180 -1840 210 {
lab=VSS}
N -1940 100 -1940 130 {
lab=D6}
N -1940 190 -1940 220 {
lab=VSS}
N -840 120 -840 150 {
lab=D12}
N -840 210 -840 240 {
lab=VSS}
N -920 120 -920 150 {
lab=D13}
N -920 210 -920 240 {
lab=VSS}
N -990 120 -990 150 {
lab=D14}
N -990 210 -990 240 {
lab=VSS}
N -1060 120 -1060 150 {
lab=D15}
N -1060 210 -1060 240 {
lab=VSS}
N -1130 120 -1130 150 {
lab=D16}
N -1130 210 -1130 240 {
lab=VSS}
N -20 -1350 -20 -1300 {
lab=VDD_TEST}
N -80 -1350 -20 -1350 {
lab=VDD_TEST}
N 70 -390 70 -360 {
lab=S7}
N 70 -300 70 -270 {
lab=VSS}
N -1240 -160 -1240 -130 {
lab=VDD}
N -1240 -70 -1240 -40 {
lab=VSS}
N -1660 300 -1660 330 {
lab=D7}
N -1660 390 -1660 420 {
lab=VSS}
N -1730 300 -1730 330 {
lab=D8}
N -1730 390 -1730 420 {
lab=VSS}
N -1800 300 -1800 330 {
lab=D9}
N -1800 390 -1800 420 {
lab=VSS}
N -1870 300 -1870 330 {
lab=D10}
N -1870 390 -1870 420 {
lab=VSS}
N -1940 300 -1940 330 {
lab=D11}
N -1940 390 -1940 420 {
lab=VSS}
N -1370 -320 -1370 -290 {
lab=DIV_OUT2}
N -1370 -230 -1370 -200 {
lab=VSS}
N -300 -650 -160 -650 {
lab=DIV_OUT2}
N -300 -650 -300 -640 {
lab=DIV_OUT2}
N -10 -520 -10 -500 {
lab=VSS}
N -200 -570 -160 -570 {
lab=D16G}
N -200 -590 -160 -590 {
lab=D17G}
N -200 -610 -160 -610 {
lab=D26G}
N -210 -630 -160 -630 {
lab=D27G}
N -560 -80 -560 -50 {
lab=GND}
N -560 -170 -560 -140 {
lab=D26G}
N -410 -90 -410 -60 {
lab=GND}
N -410 -180 -410 -150 {
lab=D27G}
N -290 -80 -290 -50 {
lab=GND}
N -290 -170 -290 -140 {
lab=D17G}
N -180 -80 -180 -50 {
lab=GND}
N -180 -170 -180 -140 {
lab=D16G}
N -240 -1170 -160 -1170 {
lab=ITAIL}
N -10 -540 -10 -520 {
lab=VSS}
N -0 -1360 10 -1360 {
lab=VDD}
N 10 -1360 10 -1300 {
lab=VDD}
C {devices/code_shown.sym} -2850 -1640 0 1 {name=NGSPICE only_toplevel=true
value="
.include "pex_A_MUX.spice"
.include "pex_VCO_DFF_C.spice"
.include "Tappered-Buffer_1_pex.spice"
.include "pex_PFD_T2.spice"
.include "pex_CP.spice"
.include "Res_74k_pex.spice"
.include "pex_cap_11p.spice"
.include "pex_cap_240p.spice"
.include "pex_PLL_TOP_MUX_6.spice"
.include "pex_7b_divider_magic.spice"
*.include "pex_PLL_TOP_MUX_2.spice"
*.include "Tappered-Buffer_1_pex.spice"
*.option RSHUNT=1e18
**.option ABSTOL=1e-12
**.option VNTOL=1e-12
**.option CHGTOL=1e-14
**.option RELTOL=1e-5
.option gmin=1e-15
**.option trtol=1
**.OPTION ITL4=500
.control
save x1.vco_dff_c_0.vctrl.t19
+ x1.pre_scalar.n0
+ pre_scalar
+ x1.vss.t6260
+ x1.vdd.n7823
+ x1.vctrl_in.t6
+ x1.vctrl2.t62
+ x1.vco_dff_c_0.vco_c_0.outb.t53
+ x1.vco_dff_c_0.vco_c_0.inv_2_5.in.n34
+ x1.vco_dff_c_0.vco_c_0.inv_2_3.out.n2
+ x1.vco_dff_c_0.vco_c_0.inv_2_2.in.n30
+ x1.vco_dff_c_0.vco_c_0.inv_2_0.in.n51
+ x1.vco_dff_c_0.outb.t31
+ x1.vco_dff_c_0.out.t10
+ x1.up_out.t60
+ x1.up_input.n12
+ x1.up1.n10
+ x1.up.n28
+ x1.dn
+ x1.a_mux_6.in1.n194
+ x1.a_mux_5.in1.t163
+ x1.a_mux_2.out.n14
+ x1.a_mux_1.out
+ x1.a_mux_6.out
+ x1.7b_divider_magic_2.p2_gen_magic_0.dff_magic_0.tg_magic_3.out
+ x1.7b_divider_magic_2.p2_gen_magic_0.dff_magic_0.tg_magic_3.clk
+ x1.7b_divider_magic_2.p2_gen_magic_0.dff_magic_0.tg_magic_2.in.n10
+ x1.7b_divider_magic_2.p2.t16
+ x1.7b_divider_magic_2.out1.t8
+ x1.7b_divider_magic_2.divide_by_2_1.tg_magic_3.out
+ x1.7b_divider_magic_2.divide_by_2_1.tg_magic_3.clk
+ x1.7b_divider_magic_1.p2_gen_magic_0.dff_magic_0.tg_magic_1.in.n19
+ x1.7b_divider_magic_1.ld
+ x1.7b_divider_magic_1.divide_by_2_1.tg_magic_2.in.n14
+ x1.7b_divider_magic_1.divide_by_2_0.tg_magic_3.out
+ x1.7b_divider_magic_1.divide_by_2_0.tg_magic_3.in
+ x1.7b_divider_magic_0.out1
+ x1.7b_divider_magic_0.ld.n38
+ x1.vctrl_obv
+ x1.a_mux_6.out.n27
+ out1
+ out
+ outb
+ net1
+ lf_offchip
+ itail1
+ itail
+ f_in
+ dn_out
+ up_out
+ dn_input
+ div_out
*set ngbehavior=hsa
*set ng_nomodcheck
tran 500n 20u
set appendwrite
write TB_TOP_MUX_F6_sch.raw
.endc
"}
C {devices/code_shown.sym} -2170 -340 0 0 {name=MODELS1 only_toplevel=true
format="tcleval( @value )"
value="
.include $::180MCU_MODELS/design.ngspice
.lib $::180MCU_MODELS/sm141064.ngspice typical
.lib $::180MCU_MODELS/sm141064.ngspice res_typical
.lib $::180MCU_MODELS/sm141064.ngspice cap_mim
.lib $::180MCU_MODELS/sm141064.ngspice moscap_typical
.lib $::180MCU_MODELS/sm141064.ngspice mimcap_typical
"}
C {devices/vsource.sym} -700 -110 0 0 {name=V1 value=0}
C {devices/gnd.sym} -700 -50 0 0 {name=l1 lab=GND}
C {devices/lab_wire.sym} -700 -160 0 0 {name=p1 sig_type=std_logic lab=VSS}
C {devices/vsource.sym} -760 -100 0 0 {name=V3 value=3.3}
C {devices/lab_wire.sym} -760 -150 0 0 {name=p6 sig_type=std_logic lab=VCTRL2}
C {devices/lab_wire.sym} -760 -50 0 0 {name=p9 sig_type=std_logic lab=VSS}
C {devices/vsource.sym} -850 -100 0 0 {name=V4 value=0.6}
C {devices/lab_wire.sym} -850 -150 0 0 {name=p3 sig_type=std_logic lab=VCTRL_IN}
C {devices/lab_wire.sym} -850 -50 0 0 {name=p5 sig_type=std_logic lab=VSS}
C {devices/vsource.sym} -850 -390 0 0 {name=V6 value="pulse(0 3.3 200n 100p 100p 50n 100n)"}
C {devices/lab_wire.sym} -850 -340 0 0 {name=p40 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} -850 -440 0 0 {name=p41 sig_type=std_logic lab=F_IN}
C {devices/isource.sym} -500 -290 0 0 {name=I4 value=100u}
C {devices/lab_wire.sym} -500 -340 0 0 {name=p29 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} -500 -250 2 0 {name=p36 sig_type=std_logic lab=ITAIL}
C {devices/vsource.sym} -370 -330 0 0 {name=V8 value=0}
C {devices/lab_wire.sym} -370 -380 0 0 {name=p31 sig_type=std_logic lab=S1
value=3.3}
C {devices/lab_wire.sym} -370 -280 0 0 {name=p32 sig_type=std_logic lab=VSS
value=3.3}
C {devices/vsource.sym} -290 -330 0 0 {name=V9 value=0}
C {devices/lab_wire.sym} -290 -380 0 0 {name=p33 sig_type=std_logic lab=S2
value=3.3}
C {devices/lab_wire.sym} -290 -280 0 0 {name=p34 sig_type=std_logic lab=VSS
value=3.3}
C {devices/vsource.sym} -220 -330 0 0 {name=V10 value=0}
C {devices/lab_wire.sym} -220 -380 0 0 {name=p37 sig_type=std_logic lab=S3
value=3.3}
C {devices/lab_wire.sym} -220 -280 0 0 {name=p39 sig_type=std_logic lab=VSS
value=3.3}
C {devices/vsource.sym} -150 -330 0 0 {name=V11 value=0}
C {devices/lab_wire.sym} -150 -380 0 0 {name=p42 sig_type=std_logic lab=S4
value=3.3}
C {devices/lab_wire.sym} -150 -280 0 0 {name=p43 sig_type=std_logic lab=VSS
value=3.3}
C {devices/vsource.sym} -80 -330 0 0 {name=V12 value=0}
C {devices/lab_wire.sym} -80 -380 0 0 {name=p44 sig_type=std_logic lab=S6
value=3.3}
C {devices/lab_wire.sym} -80 -280 0 0 {name=p45 sig_type=std_logic lab=VSS
value=3.3}
C {devices/vsource.sym} -1170 -380 0 0 {name=V13 value="pulse(0 3.3 10n 100p 100p 500n 1000n)"}
C {devices/lab_wire.sym} -1170 -330 0 0 {name=p48 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} -1170 -430 0 0 {name=p49 sig_type=std_logic lab=DN_INPUT}
C {devices/vsource.sym} -1180 -520 0 0 {name=V14 value="pulse(0 3.3 0 100p 100p 500n 1000n)"}
C {devices/lab_wire.sym} -1180 -470 0 0 {name=p50 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} -1180 -570 0 0 {name=p51 sig_type=std_logic lab=UP_INPUT}
C {devices/lab_wire.sym} -180 -1270 0 0 {name=p52 sig_type=std_logic lab=UP_INPUT}
C {devices/lab_wire.sym} -190 -1250 0 0 {name=p53 sig_type=std_logic lab=DN_INPUT}
C {devices/lab_wire.sym} 190 -1210 2 0 {name=p54 sig_type=std_logic lab=PRE_SCALAR
}
C {devices/lab_wire.sym} -220 -1230 0 0 {name=p55 sig_type=std_logic lab=F_IN}
C {devices/lab_wire.sym} -240 -1170 0 0 {name=p57 sig_type=std_logic lab=ITAIL
}
C {devices/lab_wire.sym} -260 -1190 0 0 {name=p59 sig_type=std_logic lab=VCTRL_IN}
C {devices/lab_wire.sym} -270 -1210 0 0 {name=p60 sig_type=std_logic lab=VCTRL2}
C {devices/lab_wire.sym} -280 -1130 0 0 {name=p61 sig_type=std_logic lab=S1}
C {devices/lab_wire.sym} -290 -1110 0 0 {name=p62 sig_type=std_logic lab=S2}
C {devices/lab_wire.sym} -300 -1090 0 0 {name=p63 sig_type=std_logic lab=S3}
C {devices/lab_wire.sym} -310 -1070 0 0 {name=p64 sig_type=std_logic lab=S4}
C {devices/lab_wire.sym} -320 -1050 0 0 {name=p65 sig_type=std_logic lab=S5}
C {devices/lab_wire.sym} -10 -1360 0 0 {name=p67 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 170 -1190 2 0 {name=p68 sig_type=std_logic lab=UP_OUT}
C {devices/lab_wire.sym} 190 -1170 2 0 {name=p69 sig_type=std_logic lab=DN_OUT}
C {devices/lab_wire.sym} 360 -1130 2 0 {name=p76 sig_type=std_logic lab=OUT}
C {devices/lab_wire.sym} 360 -1110 2 0 {name=p77 sig_type=std_logic lab=OUTB}
C {devices/vsource.sym} -1390 -100 0 0 {name=V15 value=3.3}
C {devices/lab_wire.sym} -1390 -150 0 0 {name=p78 sig_type=std_logic lab=VDD_TEST}
C {devices/lab_wire.sym} -1390 -50 0 0 {name=p79 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} -360 -1030 0 0 {name=p82 sig_type=std_logic lab=S6}
C {devices/lab_wire.sym} -260 -1150 0 0 {name=p83 sig_type=std_logic lab=LF_OFFCHIP}
C {devices/capa.sym} 390 -240 0 0 {name=C1
m=1
value=11.27p
footprint=1206
device="ceramic capacitor"}
C {devices/res.sym} 500 -320 0 0 {name=R1
value=74k
footprint=1206
device=resistor
m=1}
C {devices/capa.sym} 500 -260 0 0 {name=C2
m=1
value=239p
footprint=1206
device="ceramic capacitor"}
C {devices/lab_wire.sym} 500 -210 2 0 {name=p84 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} 390 -360 0 0 {name=p85 sig_type=std_logic lab=LF_OFFCHIP}
C {devices/vsource.sym} -10 -330 0 0 {name=V16 value=0}
C {devices/lab_wire.sym} -10 -380 0 0 {name=p86 sig_type=std_logic lab=S5
value=3.3}
C {devices/lab_wire.sym} -10 -280 0 0 {name=p87 sig_type=std_logic lab=VSS
value=3.3}
C {devices/lab_wire.sym} 380 -1150 2 0 {name=p2 sig_type=std_logic lab=DIV_OUT}
C {devices/lab_wire.sym} 360 -1090 2 0 {name=p7 sig_type=std_logic lab=OUT1}
C {devices/lab_wire.sym} -400 -1010 0 0 {name=p10 sig_type=std_logic lab=S7}
C {devices/lab_wire.sym} -460 -990 0 0 {name=p11 sig_type=std_logic lab=D0}
C {devices/lab_wire.sym} -480 -970 0 0 {name=p12 sig_type=std_logic lab=D1}
C {devices/lab_wire.sym} -520 -950 0 0 {name=p13 sig_type=std_logic lab=D2}
C {devices/lab_wire.sym} -570 -930 0 0 {name=p14 sig_type=std_logic lab=D3}
C {devices/lab_wire.sym} -610 -910 0 0 {name=p15 sig_type=std_logic lab=D4}
C {devices/lab_wire.sym} -660 -890 0 0 {name=p16 sig_type=std_logic lab=D5}
C {devices/lab_wire.sym} -710 -870 0 0 {name=p17 sig_type=std_logic lab=D6}
C {devices/lab_wire.sym} -770 -850 0 0 {name=p18 sig_type=std_logic lab=D7}
C {devices/lab_wire.sym} -820 -830 0 0 {name=p19 sig_type=std_logic lab=D8}
C {devices/lab_wire.sym} -860 -810 0 0 {name=p20 sig_type=std_logic lab=D9}
C {devices/lab_wire.sym} -890 -790 0 0 {name=p21 sig_type=std_logic lab=D10}
C {devices/lab_wire.sym} -920 -770 0 0 {name=p22 sig_type=std_logic lab=D11}
C {devices/lab_wire.sym} -950 -750 0 0 {name=p24 sig_type=std_logic lab=D12}
C {devices/lab_wire.sym} -960 -730 0 0 {name=p25 sig_type=std_logic lab=D13}
C {devices/lab_wire.sym} -1010 -710 0 0 {name=p26 sig_type=std_logic lab=D14}
C {devices/lab_wire.sym} -1040 -690 0 0 {name=p27 sig_type=std_logic lab=D15}
C {devices/lab_wire.sym} -1090 -670 0 0 {name=p28 sig_type=std_logic lab=D16}
C {devices/vsource.sym} -1480 150 0 1 {name=V17 value=0}
C {devices/lab_wire.sym} -1480 100 0 1 {name=p56 sig_type=std_logic lab=D0}
C {devices/lab_wire.sym} -1480 200 0 1 {name=p70 sig_type=std_logic lab=VSS}
C {devices/vsource.sym} -1560 150 0 1 {name=V18 value=3.3}
C {devices/lab_wire.sym} -1560 100 0 1 {name=p71 sig_type=std_logic lab=D1}
C {devices/lab_wire.sym} -1560 200 0 1 {name=p72 sig_type=std_logic lab=VSS}
C {devices/vsource.sym} -1630 150 0 1 {name=V19 value=0}
C {devices/lab_wire.sym} -1630 100 0 1 {name=p73 sig_type=std_logic lab=D2}
C {devices/lab_wire.sym} -1630 200 0 1 {name=p74 sig_type=std_logic lab=VSS}
C {devices/vsource.sym} -1700 150 0 1 {name=V20 value=0}
C {devices/lab_wire.sym} -1700 100 0 1 {name=p75 sig_type=std_logic lab=D3}
C {devices/lab_wire.sym} -1700 200 0 1 {name=p80 sig_type=std_logic lab=VSS}
C {devices/vsource.sym} -1770 150 0 1 {name=V21 value=0}
C {devices/lab_wire.sym} -1770 100 0 1 {name=p81 sig_type=std_logic lab=D4}
C {devices/lab_wire.sym} -1770 200 0 1 {name=p91 sig_type=std_logic lab=VSS}
C {devices/vsource.sym} -1840 150 0 1 {name=V22 value=3.3}
C {devices/lab_wire.sym} -1840 100 0 1 {name=p100 sig_type=std_logic lab=D5}
C {devices/lab_wire.sym} -1840 200 0 1 {name=p101 sig_type=std_logic lab=VSS}
C {devices/vsource.sym} -1940 160 0 1 {name=V23 value=3.3}
C {devices/lab_wire.sym} -1940 110 0 1 {name=p102 sig_type=std_logic lab=D6}
C {devices/lab_wire.sym} -1940 210 0 1 {name=p103 sig_type=std_logic lab=VSS}
C {devices/vsource.sym} -840 180 0 1 {name=V29 value=0}
C {devices/lab_wire.sym} -840 130 0 1 {name=p114 sig_type=std_logic lab=D12}
C {devices/lab_wire.sym} -840 230 0 1 {name=p115 sig_type=std_logic lab=VSS}
C {devices/vsource.sym} -920 180 0 1 {name=V30 value=0}
C {devices/lab_wire.sym} -920 130 0 1 {name=p116 sig_type=std_logic lab=D13}
C {devices/lab_wire.sym} -920 230 0 1 {name=p117 sig_type=std_logic lab=VSS}
C {devices/vsource.sym} -990 180 0 1 {name=V31 value=0}
C {devices/lab_wire.sym} -990 130 0 1 {name=p118 sig_type=std_logic lab=D14}
C {devices/lab_wire.sym} -990 230 0 1 {name=p119 sig_type=std_logic lab=VSS}
C {devices/vsource.sym} -1060 180 0 1 {name=V32 value=3.3}
C {devices/lab_wire.sym} -1060 130 0 1 {name=p120 sig_type=std_logic lab=D15}
C {devices/lab_wire.sym} -1060 230 0 1 {name=p121 sig_type=std_logic lab=VSS}
C {devices/vsource.sym} -1130 180 0 1 {name=V33 value=0}
C {devices/lab_wire.sym} -1130 130 0 1 {name=p122 sig_type=std_logic lab=D16}
C {devices/lab_wire.sym} -1130 230 0 1 {name=p123 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} -80 -1350 0 0 {name=p23 sig_type=std_logic lab=VDD_TEST}
C {devices/vsource.sym} 70 -330 0 0 {name=V2 value=0}
C {devices/lab_wire.sym} 70 -380 0 0 {name=p4 sig_type=std_logic lab=S7
value=3.3}
C {devices/lab_wire.sym} 70 -280 0 0 {name=p8 sig_type=std_logic lab=VSS
value=3.3}
C {devices/vsource.sym} -1240 -100 0 0 {name=V5 value="pwl(0 0 0.05US 0 0.050001US 3.3)"}
C {devices/lab_wire.sym} -1240 -150 0 0 {name=p38 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} -1240 -50 0 0 {name=p46 sig_type=std_logic lab=VSS}
C {devices/vsource.sym} -1660 360 0 1 {name=V7 value=0}
C {devices/lab_wire.sym} -1660 310 0 1 {name=p47 sig_type=std_logic lab=D7}
C {devices/lab_wire.sym} -1660 410 0 1 {name=p88 sig_type=std_logic lab=VSS}
C {devices/vsource.sym} -1730 360 0 1 {name=V34 value=0}
C {devices/lab_wire.sym} -1730 310 0 1 {name=p89 sig_type=std_logic lab=D8}
C {devices/lab_wire.sym} -1730 410 0 1 {name=p90 sig_type=std_logic lab=VSS}
C {devices/vsource.sym} -1800 360 0 1 {name=V35 value=0}
C {devices/lab_wire.sym} -1800 310 0 1 {name=p92 sig_type=std_logic lab=D9}
C {devices/lab_wire.sym} -1800 410 0 1 {name=p93 sig_type=std_logic lab=VSS}
C {devices/vsource.sym} -1870 360 0 1 {name=V36 value=3.3}
C {devices/lab_wire.sym} -1870 310 0 1 {name=p94 sig_type=std_logic lab=D10}
C {devices/lab_wire.sym} -1870 410 0 1 {name=p95 sig_type=std_logic lab=VSS}
C {devices/vsource.sym} -1940 360 0 1 {name=V37 value=0}
C {devices/lab_wire.sym} -1940 310 0 1 {name=p96 sig_type=std_logic lab=D11}
C {devices/lab_wire.sym} -1940 410 0 1 {name=p97 sig_type=std_logic lab=VSS}
C {devices/vsource.sym} -1370 -260 0 0 {name=V24 value="pulse(0 3.3 700n 100p 100p 500n 1000n)"}
C {devices/lab_wire.sym} -1370 -210 0 0 {name=p98 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} -1370 -310 0 0 {name=p99 sig_type=std_logic lab=DIV_OUT2}
C {devices/lab_wire.sym} -300 -640 3 0 {name=p104 sig_type=std_logic lab=DIV_OUT2}
C {devices/lab_wire.sym} -10 -500 0 0 {name=p66 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} -210 -630 0 0 {name=p105 sig_type=std_logic lab=D27G}
C {devices/lab_wire.sym} -200 -610 0 0 {name=p106 sig_type=std_logic lab=D26G}
C {devices/lab_wire.sym} -200 -590 0 0 {name=p107 sig_type=std_logic lab=D17G}
C {devices/lab_wire.sym} -200 -570 0 0 {name=p108 sig_type=std_logic lab=D16G}
C {devices/vsource.sym} -560 -110 0 0 {name=V25 value=0}
C {devices/gnd.sym} -560 -50 0 0 {name=l2 lab=GND}
C {devices/vsource.sym} -410 -120 0 0 {name=V26 value=0}
C {devices/gnd.sym} -410 -60 0 0 {name=l3 lab=GND}
C {devices/vsource.sym} -290 -110 0 0 {name=V27 value=0}
C {devices/gnd.sym} -290 -50 0 0 {name=l4 lab=GND}
C {devices/gnd.sym} -180 -50 0 0 {name=l5 lab=GND}
C {devices/lab_wire.sym} -560 -170 0 0 {name=p109 sig_type=std_logic lab=D26G}
C {devices/lab_wire.sym} -410 -180 0 0 {name=p110 sig_type=std_logic lab=D27G}
C {devices/lab_wire.sym} -290 -170 0 0 {name=p111 sig_type=std_logic lab=D17G}
C {devices/lab_wire.sym} -180 -170 0 0 {name=p112 sig_type=std_logic lab=D16G}
C {devices/vsource.sym} -180 -110 0 0 {name=V28 value=0}
C {PLL_TOP7.sym} -10 -920 0 0 {name=x1}
