/*
 * Copyright (C) 2015 Megger Instruments Limited
 *
 * SPDX-License-Identifier:	GPL-2.0+
 *
 * Device Configuration Data (DCD)
 *
 * Each entry must have the format:
 * Addr-type           Address        Value
 *
 * where:
 *      Addr-type register length (1,2 or 4 bytes)
 *      Address   absolute address of the register
 *      value     value to be stored in the register
 */

/*
 * DDR3 settings
 * MX6Q    ddr is limited to 1066 Mhz	currently 1056 MHz(528 MHz clock),
 *	   memory bus width: 64 bits	x16/x32/x64
 * MX6DL   ddr is limited to 800 MHz(400 MHz clock)
 *	   memory bus width: 64 bits	x16/x32/x64
 * MX6SOLO ddr is limited to 800 MHz(400 MHz clock)
 *	   memory bus width: 32 bits	x16/x32
 */
//
//	DRAM Data Strobe Pad control (pads 0-7)
//	(0x020E04BC-0x020E04D8)
//
//	40ohm drive
//	Differential input set in GRP_DDRMODE_CTL below
//
DATA 4, MX6_IOM_DRAM_SDQS0, 0x00000030
DATA 4, MX6_IOM_DRAM_SDQS1, 0x00000030
DATA 4, MX6_IOM_DRAM_SDQS2, 0x00000030
DATA 4, MX6_IOM_DRAM_SDQS3, 0x00000030
DATA 4, MX6_IOM_DRAM_SDQS4, 0x00000030
DATA 4, MX6_IOM_DRAM_SDQS5, 0x00000030
DATA 4, MX6_IOM_DRAM_SDQS6, 0x00000030
DATA 4, MX6_IOM_DRAM_SDQS7, 0x00000030
//
//	Pad group control registers (Data strobe 0-7)
//	(0x020E0764 (0), 0x020E0770 (1),
//	 0x020E0778-0x020E0784 (2-5),
//	 0x020E078C (6) & 0x020E0748 (7))
//
//	40ohm drive
//
DATA 4, MX6_IOM_GRP_B0DS, 0x00000030
DATA 4, MX6_IOM_GRP_B1DS, 0x00000030
DATA 4, MX6_IOM_GRP_B2DS, 0x00000030
DATA 4, MX6_IOM_GRP_B3DS, 0x00000030
DATA 4, MX6_IOM_GRP_B4DS, 0x00000030
DATA 4, MX6_IOM_GRP_B5DS, 0x00000030
DATA 4, MX6_IOM_GRP_B6DS, 0x00000030
DATA 4, MX6_IOM_GRP_B7DS, 0x00000030
//
//	Pad group control register Address Strobe
//	(0x020E074C)
//
//	40ohm drive
//
DATA 4, MX6_IOM_GRP_ADDDS, 0x00000030
//
//	Pad group control register CTLDS
//	(0x020E076C)
//
//	40 Ohm drive strength for cs0/1,sdba2,cke0/1,sdwe
//
DATA 4, MX6_IOM_GRP_CTLDS, 0x00000030
//
//	DRAM Data pad control registers (0-7)
//	(0x020E0470 - 0x020E048C)
//
//	40ohm drive, differential input mode set
//	in group control register - changed to CMOS
//
DATA 4, MX6_IOM_DRAM_DQM0, 0x00000030
DATA 4, MX6_IOM_DRAM_DQM1, 0x00000030
DATA 4, MX6_IOM_DRAM_DQM2, 0x00000030
DATA 4, MX6_IOM_DRAM_DQM3, 0x00000030
DATA 4, MX6_IOM_DRAM_DQM4, 0x00000030
DATA 4, MX6_IOM_DRAM_DQM5, 0x00000030
DATA 4, MX6_IOM_DRAM_DQM6, 0x00000030
DATA 4, MX6_IOM_DRAM_DQM7, 0x00000030
//
//	40ohm drive, CMOS input for CAS/RAS
//	(0x020E0464 - CAS, 0x020E0490 - RAS)
//
DATA 4, MX6_IOM_DRAM_CAS, 0x00000030
DATA 4, MX6_IOM_DRAM_RAS, 0x00000030
//
//	40ohm drive, differential input for SDCLKn
//	(0x020E04AC-0x020E04B0)
//
DATA 4, MX6_IOM_DRAM_SDCLK_0, 0x00000030
DATA 4, MX6_IOM_DRAM_SDCLK_1, 0x00000030
//
//	Reset pad control register
//	(0x020E0494)
//
//	40ohm drive, CMOS input
//
DATA 4, MX6_IOM_DRAM_RESET,  0x00000030
//
//	Clock enable pad control registers (1 per CS)
//	(0x020E04A4 & 0x020E04A8)
//
//	Value is as per reset (and shown as reserved in reference manual)
//
DATA 4, MX6_IOM_DRAM_SDCKE0, 0x00003000
DATA 4, MX6_IOM_DRAM_SDCKE1, 0x00003000
//
//	On-die termination pad control register (1 per CS)
//	(0x020E04B4 & 0x020E04B8)
//
//	Value taken from M300 stress test calibration
//
DATA 4, MX6_IOM_DRAM_SDODT0, 0x00000030
DATA 4, MX6_IOM_DRAM_SDODT1, 0x00000030
//
//	DDR mode control group control register
//	(0x020E0750)
//
//	Differential input mode for pad group
//
DATA 4, MX6_IOM_DDRMODE_CTL, 0x00020000
//
//	DDR mode group control register
//	(0x020E0760)
//
//	Differential input mode for pad group
//
DATA 4, MX6_IOM_GRP_DDRMODE, 0x00000000
//
//	DDR Pullup/keeper pad group control
//	(0x020E0754)
//
//	Disable ddr pullups
//
DATA 4, MX6_IOM_GRP_DDRPKE, 0x00000000
//
//	SDBA2 Pad control register
//	(0x020E04A0)
//
//	DSE configured via MX6_IOM_GRP_CTLDS above
//
DATA 4, MX6_IOM_DRAM_SDBA2, 0x00000000
//
//	DDR Type control register
//	(0x020E0774)
//
//	Set to DDR3
//
DATA 4, MX6_IOM_GRP_DDR_TYPE, 0x000C0000
//
//	Read DQ byte 0-3 delay registers, 1 per PHY
//	(0x021B081C-0x021B0828 and 0x021B481C-0x021B4828)
//
//	Recommended default values
//
DATA 4, MX6_MMDC_P0_MPRDDQBY0DL, 0x33333333
DATA 4, MX6_MMDC_P0_MPRDDQBY1DL, 0x33333333
DATA 4, MX6_MMDC_P0_MPRDDQBY2DL, 0x33333333
DATA 4, MX6_MMDC_P0_MPRDDQBY3DL, 0x33333333
DATA 4, MX6_MMDC_P1_MPRDDQBY0DL, 0x33333333
DATA 4, MX6_MMDC_P1_MPRDDQBY1DL, 0x33333333
DATA 4, MX6_MMDC_P1_MPRDDQBY2DL, 0x33333333
DATA 4, MX6_MMDC_P1_MPRDDQBY3DL, 0x33333333
//
//	Core Miscellaneous register
//	(0x021B0018)
//
//	See note on RALAT value (5) in M300 stress test script file
//
DATA 4, MX6_MMDC_P0_MDMISC, 0x00011740
//
//	Core special command register
//	(0x021B001C)
//
//	Set config request bit before DDR set up
//	- set up continues in DRAM type specific
//	file (800mhz_4x256mx16.cfg in our case)
//
DATA 4, MX6_MMDC_P0_MDSCR, 0x00008000
