// Seed: 1761395571
macromodule module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_11;
  wire id_12;
  ;
endmodule
module module_1 #(
    parameter id_7 = 32'd36
) (
    input uwire id_0,
    input tri0 id_1,
    output tri id_2,
    input supply1 id_3,
    input tri0 id_4,
    input tri1 id_5,
    input wand id_6,
    input supply0 _id_7,
    output logic id_8
);
  wire id_10;
  always id_8 <= id_5;
  logic [1 : id_7] id_11;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_11,
      id_10,
      id_11,
      id_10,
      id_10,
      id_10,
      id_11
  );
endmodule
