From 1a2314415b7b1758de82bca7ae971f7241411959 Mon Sep 17 00:00:00 2001
From: Josua Mayer <josua@solid-run.com>
Date: Fri, 3 May 2024 10:26:02 +0200
Subject: [PATCH 9/9] arm64: dts: ti: k3-am642-hummingboard-t: add pinctrl pad
 numbers comments

Signed-off-by: Josua Mayer <josua@solid-run.com>
---
 .../boot/dts/ti/k3-am642-hummingboard-t.dts   |  50 +++----
 arch/arm64/boot/dts/ti/k3-am642-sr-som.dtsi   | 122 +++++++++---------
 2 files changed, 86 insertions(+), 86 deletions(-)

diff --git a/arch/arm64/boot/dts/ti/k3-am642-hummingboard-t.dts b/arch/arm64/boot/dts/ti/k3-am642-hummingboard-t.dts
index 232f0f967f8d..19c49164e7be 100644
--- a/arch/arm64/boot/dts/ti/k3-am642-hummingboard-t.dts
+++ b/arch/arm64/boot/dts/ti/k3-am642-hummingboard-t.dts
@@ -188,92 +188,92 @@ can-transceiver {
 &main_pmx0 {
 	leds_pins_default: leds-pins-default {
 		pinctrl-single,pins = <
-			AM64X_IOPAD(0x0074, PIN_OUTPUT, 7)	/* Pad GPMC0_AD14 Mux GPIO0_29 */
-			AM64X_IOPAD(0x0078, PIN_OUTPUT, 7)	/* Pad GPMC0_AD15 Mux GPIO0_30 */
-			AM64X_IOPAD(0x0088, PIN_OUTPUT, 7)	/* Pad GPMC0_OEn_REn Mux GPIO0_33 */
+			AM64X_IOPAD(0x0074, PIN_OUTPUT, 7)	/* (Y21) GPMC0_AD14 Mux GPIO0_29 */
+			AM64X_IOPAD(0x0078, PIN_OUTPUT, 7)	/* (Y20) GPMC0_AD15 Mux GPIO0_30 */
+			AM64X_IOPAD(0x0088, PIN_OUTPUT, 7)	/* (R18) GPMC0_OEn_REn Mux GPIO0_33 */
 		>;
 	};
 
 	main_i2c0_int_pins_default: main-i2c0-pins-int-default {
 		pinctrl-single,pins = <
 			/* external pull-up on Carrier */
-			AM64X_IOPAD(0x0098, PIN_INPUT, 7)	/* Pad GPMC0_WAIT0 Mux GPIO0_37 */
+			AM64X_IOPAD(0x0098, PIN_INPUT, 7)	/* (W19) GPMC0_WAIT0 Mux GPIO0_37 */
 		>;
 	};
 
 	main_i2c1_pins_default: main-i2c1-pins-default {
 		pinctrl-single,pins = <
 			/* external pull-up on SoM */
-			AM64X_IOPAD(0x0268, PIN_INPUT, 0)	/* Pad I2C1_SCL Mux I2C1_SCL */
-			AM64X_IOPAD(0x026c, PIN_INPUT, 0)	/* Pad I2C1_SDA Mux I2C1_SDA */
+			AM64X_IOPAD(0x0268, PIN_INPUT, 0)	/* (C18) I2C1_SCL Mux I2C1_SCL */
+			AM64X_IOPAD(0x026c, PIN_INPUT, 0)	/* (B19) I2C1_SDA Mux I2C1_SDA */
 		>;
 	};
 
 	main_i2c1_int_pins_default: main-i2c1-int-pins-default {
 		pinctrl-single,pins = <
 			/* external pull-up on Carrier */
-			AM64X_IOPAD(0x00b4, PIN_INPUT, 7)	/* Pad GPMC0_CSn3 Mux GPIO0_44 */
+			AM64X_IOPAD(0x00b4, PIN_INPUT, 7)	/* (R21) GPMC0_CSn3 Mux GPIO0_44 */
 		>;
 	};
 
 	main_mcan0_pins_default: main-mcan0-pins-default {
 		pinctrl-single,pins = <
-			AM64X_IOPAD(0x0254, PIN_INPUT, 0)	/* Pad MCAN0_RX Mux MCAN0_RX */
-			AM64X_IOPAD(0x0250, PIN_OUTPUT, 0)	/* Pad MCAN0_TX Mux MCAN0_TX */
+			AM64X_IOPAD(0x0254, PIN_INPUT, 0)	/* (B17) MCAN0_RX Mux MCAN0_RX */
+			AM64X_IOPAD(0x0250, PIN_OUTPUT, 0)	/* (A17) MCAN0_TX Mux MCAN0_TX */
 		>;
 	};
 
 	main_mcan1_pins_default: main-mcan1-pins-default {
 		pinctrl-single,pins = <
-			AM64X_IOPAD(0x025c, PIN_INPUT, 0)	/* Pad MCAN1_RX Mux MCAN1_RX */
-			AM64X_IOPAD(0x0258, PIN_OUTPUT, 0)	/* Pad MCAN1_TX Mux MCAN1_TX */
+			AM64X_IOPAD(0x025c, PIN_INPUT, 0)	/* (D17) MCAN1_RX Mux MCAN1_RX */
+			AM64X_IOPAD(0x0258, PIN_OUTPUT, 0)	/* (C17) MCAN1_TX Mux MCAN1_TX */
 		>;
 	};
 
 	main_uart3_pins_default: main-uart3-pins-default {
 		pinctrl-single,pins = <
-			AM64X_IOPAD(0x016c, PIN_INPUT, 10)	/* Pad PRG0_PRU0_GPO3 Mux UART3_CTSn */
-			AM64X_IOPAD(0x0170, PIN_OUTPUT, 10)	/* Pad PRG0_PRU0_GPO4 Mux UART3_TXD */
-			AM64X_IOPAD(0x0174, PIN_OUTPUT, 10)	/* Pad PRG0_PRU0_GPO5 Mux UART3_RTSn */
-			AM64X_IOPAD(0x01ac, PIN_INPUT, 10)	/* Pad PRG0_PRU0_GPO19 Mux UART3_RXD */
+			AM64X_IOPAD(0x016c, PIN_INPUT, 10)	/* (V2) PRG0_PRU0_GPO3 Mux UART3_CTSn */
+			AM64X_IOPAD(0x0170, PIN_OUTPUT, 10)	/* (AA2) PRG0_PRU0_GPO4 Mux UART3_TXD */
+			AM64X_IOPAD(0x0174, PIN_OUTPUT, 10)	/* (R3) PRG0_PRU0_GPO5 Mux UART3_RTSn */
+			AM64X_IOPAD(0x01ac, PIN_INPUT, 10)	/* (W1) PRG0_PRU0_GPO19 Mux UART3_RXD */
 		>;
 	};
 
 	pcie0_pins_default: pcie0-pins-default {
 		pinctrl-single,pins = <
 			/* connector M2 RESET */
-			AM64X_IOPAD(0x0030, PIN_OUTPUT, 7)	/* Pad OSPI0_CSn1 Mux GPIO0_12 */
+			AM64X_IOPAD(0x0030, PIN_OUTPUT, 7)	/* (L18) OSPI0_CSn1 Mux GPIO0_12 */
 			/* connectors M1 & M2 W_DISABLE1 */
-			AM64X_IOPAD(0x0084, PIN_OUTPUT, 7)	/* Pad GPMC0_ADVN_ALE Mux GPIO0_32 */
+			AM64X_IOPAD(0x0084, PIN_OUTPUT, 7)	/* (P16) GPMC0_ADVn_ALE Mux GPIO0_32 */
 			/* connectors M1 & M2 W_DISABLE2 */
-			AM64X_IOPAD(0x008c, PIN_OUTPUT, 7)	/* Pad GPMC0_WEN Mux GPIO0_34 */
+			AM64X_IOPAD(0x008c, PIN_OUTPUT, 7)	/* (T21) GPMC0_WEn Mux GPIO0_34 */
 			/* connectors M1 & M2 PERST0 (PCI Reset) */
-			AM64X_IOPAD(0x019c, PIN_OUTPUT, 7)	/* Pad PRG0_PRU0_GPO15 Mux GPIO1_15 */
+			AM64X_IOPAD(0x019c, PIN_OUTPUT, 7)	/* (T5) PRG0_PRU0_GPO15 Mux GPIO1_15 */
 			/* connector M1 CLKREQ0 */
-			AM64X_IOPAD(0x018c, PIN_INPUT, 7)	/* Pad PRG0_PRU0_GPO11 Mux GPIO1_11 */
+			AM64X_IOPAD(0x018c, PIN_INPUT, 7)	/* (Y3) PRG0_PRU0_GPO11 Mux GPIO1_11 */
 			/* connector M2 CLKREQ0 */
-			AM64X_IOPAD(0x01ec, PIN_INPUT, 7)	/* Pad PRG0_PRU1_GPO15 Mux GPIO1_35 */
+			AM64X_IOPAD(0x01ec, PIN_INPUT, 7)	/* (U5) PRG0_PRU1_GPO15 Mux GPIO1_35 */
 		>;
 	};
 
 	regulator_pcie_3v3_pins_default: regulator-pcie-3v3-pins-default {
 		pinctrl-single,pins = <
-			AM64X_IOPAD(0x01a4, PIN_OUTPUT, 7)	/* Pad PRG0_PRU0_GPO17 Mux GPIO1_17 */
+			AM64X_IOPAD(0x01a4, PIN_OUTPUT, 7)	/* (U1) PRG0_PRU0_GPO17 Mux GPIO1_17 */
 		>;
 	};
 
 	regulator_vpp_1v8_pins_default: regulator-vpp-1v8-pins-default {
 		pinctrl-single,pins = <
-			AM64X_IOPAD(0x029c, PIN_OUTPUT, 7)	/* Pad MMC1_SDWP Mux GPIO1_78 */
+			AM64X_IOPAD(0x029c, PIN_OUTPUT, 7)	/* (C20) MMC1_SDWP Mux GPIO1_78 */
 		>;
 	};
 
 	serdes_mux_pins_default: serdes-mux-pins-default {
 		pinctrl-single,pins = <
 			/* SEL, 10k pull-down on carrier, 2.2k pullup on SoM */
-			AM64X_IOPAD(0x0200, PIN_OUTPUT, 7)	/* Pad PRG0_MDIO0_MDIO Mux GPIO1_40 */
+			AM64X_IOPAD(0x0200, PIN_OUTPUT, 7)	/* (P2) PRG0_MDIO0_MDIO Mux GPIO1_40 */
 			/* EN */
-			AM64X_IOPAD(0x0204, PIN_OUTPUT, 7)	/* Pad PRG0_MDIO0_MDC Mux GPIO1_41 */
+			AM64X_IOPAD(0x0204, PIN_OUTPUT, 7)	/* (P3) PRG0_MDIO0_MDC Mux GPIO1_41 */
 		>;
 	};
 };
diff --git a/arch/arm64/boot/dts/ti/k3-am642-sr-som.dtsi b/arch/arm64/boot/dts/ti/k3-am642-sr-som.dtsi
index 8cbb3bd36d53..238407259af3 100644
--- a/arch/arm64/boot/dts/ti/k3-am642-sr-som.dtsi
+++ b/arch/arm64/boot/dts/ti/k3-am642-sr-som.dtsi
@@ -372,46 +372,46 @@ &main_pmx0 {
 	ethernet_phy_pins_default: ethernet-phy-pins-default {
 		pinctrl-single,pins = <
 			/* interrupt / power-down, external pull-up on SoM */
-			AM64X_IOPAD(0x0278, PIN_INPUT, 7)	/* Pad EXTINTn Mux GPIO1_70 */
+			AM64X_IOPAD(0x0278, PIN_INPUT, 7)	/* (C19) EXTINTn Mux GPIO1_70 */
 		>;
 	};
 
 	ethernet_phy0_pins_default: ethernet-phy0-pins-default {
 		pinctrl-single,pins = <
 			/* reset */
-			AM64X_IOPAD(0x0154, PIN_OUTPUT, 7)	/* Pad PRG1_PRU1_GPO19 Mux GPIO0_84 */
+			AM64X_IOPAD(0x0154, PIN_OUTPUT, 7)	/* (V12) PRG1_PRU1_GPO19 Mux GPIO0_84 */
 			/* reference clock */
-			AM64X_IOPAD(0x0274, PIN_OUTPUT, 5)	/* Pad EXT_REFCLK1 Mux CLKOUT0 */
+			AM64X_IOPAD(0x0274, PIN_OUTPUT, 5)	/* (A19) EXT_REFCLK1 Mux CLKOUT0 */
 		>;
 	};
 
 	ethernet_phy1_pins_default: ethernet-phy1-pins-default {
 		pinctrl-single,pins = <
 			/* reset */
-			AM64X_IOPAD(0x0150, PIN_OUTPUT, 7)	/* Pad PRG1_PRU1_GPO18 Mux GPIO0_20 */
+			AM64X_IOPAD(0x0150, PIN_OUTPUT, 7)	/* (Y13) PRG1_PRU1_GPO18 Mux GPIO0_20 */
 			/* led0, external pull-down on SoM */
-			AM64X_IOPAD(0x0128, PIN_INPUT, 7)	/* Pad PRG1_PRU1_GPO8 Mux GPIO0_73 */
+			AM64X_IOPAD(0x0128, PIN_INPUT, 7)	/* (U12) PRG1_PRU1_GPO8 Mux GPIO0_73 */
 			/* led1/rxer */
-			AM64X_IOPAD(0x011c, PIN_INPUT, 7)	/* Pad PRG1_PRU1_GPO5 Mux GPIO0_70 */
+			AM64X_IOPAD(0x011c, PIN_INPUT, 7)	/* (AA13) PRG1_PRU1_GPO5 Mux GPIO0_70 */
 		>;
 	};
 
 	ethernet_phy2_pins_default: ethernet-phy2-pins-default {
 		pinctrl-single,pins = <
 			/* reset */
-			AM64X_IOPAD(0x00d4, PIN_OUTPUT, 7)	/* Pad PRG1_PRU0_GPO7 Mux GPIO0_52 */
+			AM64X_IOPAD(0x00d4, PIN_OUTPUT, 7)	/* (U13) PRG1_PRU0_GPO7 Mux GPIO0_52 */
 			/* led0, external pull-down on SoM */
-			AM64X_IOPAD(0x00d8, PIN_INPUT, 7)	/* Pad PRG1_PRU0_GPO8 Mux GPIO0_53 */
+			AM64X_IOPAD(0x00d8, PIN_INPUT, 7)	/* (W13) PRG1_PRU0_GPO8 Mux GPIO0_53 */
 			/* led1/rxer */
-			AM64X_IOPAD(0x00cc, PIN_INPUT, 7)	/* Pad PRG1_PRU0_GPO5 Mux GPIO0_50 */
+			AM64X_IOPAD(0x00cc, PIN_INPUT, 7)	/* (V13) PRG1_PRU0_GPO5 Mux GPIO0_50 */
 		>;
 	};
 
 	main_i2c0_pins_default: main-i2c0-pins-default {
 		pinctrl-single,pins = <
 			/* external pull-up on SoM */
-			AM64X_IOPAD(0x0260, PIN_INPUT, 0)	/* Pad I2C0_SCL Mux I2C0_SCL */
-			AM64X_IOPAD(0x0264, PIN_INPUT, 0)	/* Pad I2C0_SDA Mux I2C0_SDA */
+			AM64X_IOPAD(0x0260, PIN_INPUT, 0)	/* (A18) I2C0_SCL Mux I2C0_SCL */
+			AM64X_IOPAD(0x0264, PIN_INPUT, 0)	/* (B18) I2C0_SDA Mux I2C0_SDA */
 		>;
 	};
 
@@ -434,60 +434,60 @@ AM64X_IOPAD(0x0264, PIN_INPUT, 0)	/* Pad I2C0_SDA Mux I2C0_SDA */
 	main_mmc1_pins_default: main-mmc1-pins-default {
 		pinctrl-single,pins = <
 			AM64X_IOPAD(0x0294, PIN_INPUT_PULLUP, 0)	/* (J19) MMC1_CMD */
-			AM64X_IOPAD(0x028c, PIN_INPUT, 0)		/* Pad MMC1_CLK Mux MMC1_CLK */
-			AM64X_IOPAD(0x0288, PIN_INPUT_PULLUP, 0)	/* Pad MMC1_DAT0 Mux MMC1_DAT0 */
-			AM64X_IOPAD(0x0284, PIN_INPUT_PULLUP, 0)	/* Pad MMC1_DAT1 Mux MMC1_DAT1 */
-			AM64X_IOPAD(0x0280, PIN_INPUT_PULLUP, 0)	/* Pad MMC1_DAT2 Mux MMC1_DAT2 */
-			AM64X_IOPAD(0x027c, PIN_INPUT_PULLUP, 0)	/* Pad MMC1_DAT3 Mux MMC1_DAT3 */
+			AM64X_IOPAD(0x028c, PIN_INPUT, 0)		/* (L20) MMC1_CLK Mux MMC1_CLK */
+			AM64X_IOPAD(0x0288, PIN_INPUT_PULLUP, 0)	/* (K21) MMC1_DAT0 Mux MMC1_DAT0 */
+			AM64X_IOPAD(0x0284, PIN_INPUT_PULLUP, 0)	/* (L21) MMC1_DAT1 Mux MMC1_DAT1 */
+			AM64X_IOPAD(0x0280, PIN_INPUT_PULLUP, 0)	/* (K19) MMC1_DAT2 Mux MMC1_DAT2 */
+			AM64X_IOPAD(0x027c, PIN_INPUT_PULLUP, 0)	/* (K18) MMC1_DAT3 Mux MMC1_DAT3 */
 			/* external pull-down on SoM & Carrier - should be up or DNP */
-			AM64X_IOPAD(0x0298, PIN_INPUT_PULLUP, 0)	/* Pad MMC1_SDCD Mux MMC1_SDCD */
+			AM64X_IOPAD(0x0298, PIN_INPUT_PULLUP, 0)	/* (D19) MMC1_SDCD Mux MMC1_SDCD */
 			AM64X_IOPAD(0x0290, PIN_INPUT, 0)		/* MMC1_CLKLB: Undocumented clock loopback */
 		>;
 	};
 
 	main_uart0_pins_default: main-uart0-pins-default {
 		pinctrl-single,pins = <
-			AM64X_IOPAD(0x0230, PIN_INPUT, 0)		/* Pad UART0_RXD Mux UART0_RXD */
-			AM64X_IOPAD(0x0234, PIN_OUTPUT, 0)		/* Pad UART0_TXD Mux UART0_TXD */
+			AM64X_IOPAD(0x0230, PIN_INPUT, 0)	/* (D15) UART0_RXD Mux UART0_RXD */
+			AM64X_IOPAD(0x0234, PIN_OUTPUT, 0)	/* (C16) UART0_TXD Mux UART0_TXD */
 		>;
 	};
 
 	mdio0_pins_default: mdio0-pins-default {
 		pinctrl-single,pins = <
-			AM64X_IOPAD(0x01fc, PIN_OUTPUT, 4)	/* Pad PRG0_PRU1_GPO19 Mux MDIO0_MDC */
-			AM64X_IOPAD(0x01f8, PIN_INPUT, 4)	/* Pad PRG0_PRU1_GPO18 Mux MDIO0_MDIO */
+			AM64X_IOPAD(0x01fc, PIN_OUTPUT, 4)	/* (R2) PRG0_PRU1_GPO19 Mux MDIO0_MDC */
+			AM64X_IOPAD(0x01f8, PIN_INPUT, 4)	/* (P5) PRG0_PRU1_GPO18 Mux MDIO0_MDIO */
 		>;
 	};
 
 	ospi0_pins_default: ospi0-pins-default {
 		pinctrl-single,pins = <
 			/* external pull-down on SoM */
-			AM64X_IOPAD(0x0000, PIN_OUTPUT, 0)		/* Pad OSPI0_CLK Mux OSPI0_CLK */
-			AM64X_IOPAD(0x0008, PIN_OUTPUT, 0)		/* Pad OSPI0_DQS Mux OSPI0_DQS */
+			AM64X_IOPAD(0x0000, PIN_OUTPUT, 0)	/* (N20) OSPI0_CLK Mux OSPI0_CLK */
+			AM64X_IOPAD(0x0008, PIN_OUTPUT, 0)	/* (N19) OSPI0_DQS Mux OSPI0_DQS */
 			/* external pull-up on SoM */
-			AM64X_IOPAD(0x002c, PIN_OUTPUT, 0)		/* Pad OSPI0_CSn0 Mux OSPI0_CSn0 */
-			AM64X_IOPAD(0x000c, PIN_INPUT, 0)		/* Pad OSPI0_D0 Mux OSPI0_D0 */
-			AM64X_IOPAD(0x0010, PIN_INPUT, 0)		/* Pad OSPI0_D1 Mux OSPI0_D1 */
-			AM64X_IOPAD(0x0014, PIN_INPUT, 0)		/* Pad OSPI0_D2 Mux OSPI0_D2 */
-			AM64X_IOPAD(0x0018, PIN_INPUT, 0)		/* Pad OSPI0_D3 Mux OSPI0_D3 */
-			AM64X_IOPAD(0x001c, PIN_INPUT, 0)		/* Pad OSPI0_D4 Mux OSPI0_D4 */
-			AM64X_IOPAD(0x0020, PIN_INPUT, 0)		/* Pad OSPI0_D5 Mux OSPI0_D5 */
-			AM64X_IOPAD(0x0024, PIN_INPUT, 0)		/* Pad OSPI0_D6 Mux OSPI0_D6 */
-			AM64X_IOPAD(0x0028, PIN_INPUT, 0)		/* Pad OSPI0_D7 Mux OSPI0_D7 */
+			AM64X_IOPAD(0x002c, PIN_OUTPUT, 0)	/* (L19) OSPI0_CSn0 Mux OSPI0_CSn0 */
+			AM64X_IOPAD(0x000c, PIN_INPUT, 0)	/* (M19) OSPI0_D0 Mux OSPI0_D0 */
+			AM64X_IOPAD(0x0010, PIN_INPUT, 0)	/* (M18) OSPI0_D1 Mux OSPI0_D1 */
+			AM64X_IOPAD(0x0014, PIN_INPUT, 0)	/* (M20) OSPI0_D2 Mux OSPI0_D2 */
+			AM64X_IOPAD(0x0018, PIN_INPUT, 0)	/* (M21) OSPI0_D3 Mux OSPI0_D3 */
+			AM64X_IOPAD(0x001c, PIN_INPUT, 0)	/* (P21) OSPI0_D4 Mux OSPI0_D4 */
+			AM64X_IOPAD(0x0020, PIN_INPUT, 0)	/* (P20) OSPI0_D5 Mux OSPI0_D5 */
+			AM64X_IOPAD(0x0024, PIN_INPUT, 0)	/* (N18) OSPI0_D6 Mux OSPI0_D6 */
+			AM64X_IOPAD(0x0028, PIN_INPUT, 0)	/* (M17) OSPI0_D7 Mux OSPI0_D7 */
 		>;
 	};
 
 	ospi0_flash0_pins_default: ospi0-flash0-pins-default {
 		pinctrl-single,pins = <
-			AM64X_IOPAD(0x0034, PIN_OUTPUT, 7)		/* Pad OSPI0_CSn2 Mux GPIO0_13 */
-			AM64X_IOPAD(0x0038, PIN_INPUT, 7)		/* Pad OSPI0_CSn3 Mux GPIO0_14 */
+			AM64X_IOPAD(0x0034, PIN_OUTPUT, 7)	/* (K17) OSPI0_CSn2 Mux GPIO0_13 */
+			AM64X_IOPAD(0x0038, PIN_INPUT, 7)	/* (L17) OSPI0_CSn3 Mux GPIO0_14 */
 		>;
 	};
 
 	pru1_mdio0_pins_default: pru1-mdio0-pins-default {
 		pinctrl-single,pins = <
-			AM64X_IOPAD(0x015c, PIN_OUTPUT, 0)	/* Pad PRG1_MDIO0_MDC Mux PRG1_MDIO0_MDC */
-			AM64X_IOPAD(0x0158, PIN_INPUT, 0)	/* Pad PRG1_MDIO0_MDIO Mux PRG1_MDIO0_MDIO */
+			AM64X_IOPAD(0x015c, PIN_OUTPUT, 0)	/* (Y6) PRG1_MDIO0_MDC Mux PRG1_MDIO0_MDC */
+			AM64X_IOPAD(0x0158, PIN_INPUT, 0)	/* (AA6) PRG1_MDIO0_MDIO Mux PRG1_MDIO0_MDIO */
 		>;
 	};
 
@@ -510,41 +510,41 @@ AM64X_IOPAD(0x00f4, PIN_OUTPUT, 2)	/* (Y9) PRG1_PRU0_GPO15.PRG1_RGMII1_TX_CTL */
 
 	pru_rgmii2_pins_default: pru-rgmii2-pins-default {
 		pinctrl-single,pins = <
-			AM64X_IOPAD(0x0108, PIN_INPUT, 2)	/* Pad PRG1_PRU1_GPO0 Mux RGMII2_RD0 */
-			AM64X_IOPAD(0x010c, PIN_INPUT, 2)	/* PadPRG1_PRU1_GPO1 Mux RGMII2_RD1 */
-			AM64X_IOPAD(0x0110, PIN_INPUT, 2)	/* Pad PRG1_PRU1_GPO2 Mux RGMII2_RD2 */
-			AM64X_IOPAD(0x0114, PIN_INPUT, 2)	/* Pad PRG1_PRU1_GPO3 Mux RGMII2_RD3 */
-			AM64X_IOPAD(0x0120, PIN_INPUT, 2)	/* Pad PRG1_PRU1_GPO6 Mux RGMII2_RXC */
-			AM64X_IOPAD(0x0118, PIN_INPUT, 2)	/* Pad PRG1_PRU1_GPO4 Mux RGMII2_RX_CTL */
-			AM64X_IOPAD(0x0134, PIN_OUTPUT, 2)	/* Pad PRG1_PRU1_GPO11 Mux RGMII2_TD0 */
-			AM64X_IOPAD(0x0138, PIN_OUTPUT, 2)	/* Pad PRG1_PRU1_GPO12 Mux RGMII2_TD1 */
-			AM64X_IOPAD(0x013c, PIN_OUTPUT, 2)	/* Pad PRG1_PRU1_GPO13 Mux RGMII2_TD2 */
-			AM64X_IOPAD(0x0140, PIN_OUTPUT, 2)	/* Pad PRG1_PRU1_GPO14 Mux RGMII2_TD3 */
-			AM64X_IOPAD(0x0148, PIN_INPUT, 2)	/* Pad PRG1_PRU1_GPO16 Mux RGMII2_TXC */
-			AM64X_IOPAD(0x0144, PIN_OUTPUT, 2)	/* Pad PRG1_PRU1_GPO15 Mux RGMII2_TX_CTL */
+			AM64X_IOPAD(0x0108, PIN_INPUT, 2)	/* (W11) PRG1_PRU1_GPO0 Mux RGMII2_RD0 */
+			AM64X_IOPAD(0x010c, PIN_INPUT, 2)	/* (V11) PRG1_PRU1_GPO1 Mux RGMII2_RD1 */
+			AM64X_IOPAD(0x0110, PIN_INPUT, 2)	/* (AA12) PRG1_PRU1_GPO2 Mux RGMII2_RD2 */
+			AM64X_IOPAD(0x0114, PIN_INPUT, 2)	/* (Y12) PRG1_PRU1_GPO3 Mux RGMII2_RD3 */
+			AM64X_IOPAD(0x0120, PIN_INPUT, 2)	/* (U11) PRG1_PRU1_GPO6 Mux RGMII2_RXC */
+			AM64X_IOPAD(0x0118, PIN_INPUT, 2)	/* (W12) PRG1_PRU1_GPO4 Mux RGMII2_RX_CTL */
+			AM64X_IOPAD(0x0134, PIN_OUTPUT, 2)	/* (AA10) PRG1_PRU1_GPO11 Mux RGMII2_TD0 */
+			AM64X_IOPAD(0x0138, PIN_OUTPUT, 2)	/* (V10) PRG1_PRU1_GPO12 Mux RGMII2_TD1 */
+			AM64X_IOPAD(0x013c, PIN_OUTPUT, 2)	/* (U10) PRG1_PRU1_GPO13 Mux RGMII2_TD2 */
+			AM64X_IOPAD(0x0140, PIN_OUTPUT, 2)	/* (AA11) PRG1_PRU1_GPO14 Mux RGMII2_TD3 */
+			AM64X_IOPAD(0x0148, PIN_INPUT, 2)	/* (Y10) PRG1_PRU1_GPO16 Mux RGMII2_TXC */
+			AM64X_IOPAD(0x0144, PIN_OUTPUT, 2)	/* (Y11) PRG1_PRU1_GPO15 Mux RGMII2_TX_CTL */
 		>;
 	};
 
 	rgmii1_pins_default: rgmii1-pins-default {
 		pinctrl-single,pins = <
-			AM64X_IOPAD(0x01cc, PIN_INPUT, 4)	/* Pad PRG0_PRU1_GPO7 Mux RGMII1_RD0 */
-			AM64X_IOPAD(0x01d4, PIN_INPUT, 4)	/* Pad PRG0_PRU1_GPO9 Mux RGMII1_RD1 */
-			AM64X_IOPAD(0x01d8, PIN_INPUT, 4)	/* Pad PRG0_PRU1_GPO10 Mux RGMII1_RD2 */
-			AM64X_IOPAD(0x01f4, PIN_INPUT, 4)	/* Pad PRG0_PRU1_GPO17 Mux RGMII1_RD3 */
-			AM64X_IOPAD(0x0188, PIN_INPUT, 4)	/* Pad PRG0_PRU0_GPO10 Mux RGMII1_RXC */
-			AM64X_IOPAD(0x0184, PIN_INPUT, 4)	/* Pad PRG0_PRU0_GPO9 Mux RGMII1_RX_CTL */
-			AM64X_IOPAD(0x0124, PIN_OUTPUT, 4)	/* Pad PRG1_PRU1_GPO7 Mux RGMII1_TD0 */
-			AM64X_IOPAD(0x012c, PIN_OUTPUT, 4)	/* Pad PRG1_PRU1_GPO9 Mux RGMII1_TD1 */
-			AM64X_IOPAD(0x0130, PIN_OUTPUT, 4)	/* Pad PRG1_PRU1_GPO10 Mux RGMII1_TD2 */
-			AM64X_IOPAD(0x014c, PIN_OUTPUT, 4)	/* Pad PRG1_PRU1_GPO17 Mux RGMII1_TD3 */
-			AM64X_IOPAD(0x00e0, PIN_INPUT, 4)	/* Pad PRG1_PRU0_GPO10 Mux RGMII1_TXC */
-			AM64X_IOPAD(0x00dc, PIN_OUTPUT, 4)	/* Pad PRG1_PRU0_GPO9 Mux RGMII1_TX_CTL */
+			AM64X_IOPAD(0x01cc, PIN_INPUT, 4)	/* (W5) PRG0_PRU1_GPO7 Mux RGMII1_RD0 */
+			AM64X_IOPAD(0x01d4, PIN_INPUT, 4)	/* (Y5) PRG0_PRU1_GPO9 Mux RGMII1_RD1 */
+			AM64X_IOPAD(0x01d8, PIN_INPUT, 4)	/* (V6) PRG0_PRU1_GPO10 Mux RGMII1_RD2 */
+			AM64X_IOPAD(0x01f4, PIN_INPUT, 4)	/* (V5) PRG0_PRU1_GPO17 Mux RGMII1_RD3 */
+			AM64X_IOPAD(0x0188, PIN_INPUT, 4)	/* (AA5) PRG0_PRU0_GPO10 Mux RGMII1_RXC */
+			AM64X_IOPAD(0x0184, PIN_INPUT, 4)	/* (W6) PRG0_PRU0_GPO9 Mux RGMII1_RX_CTL */
+			AM64X_IOPAD(0x0124, PIN_OUTPUT, 4)	/* (V15) PRG1_PRU1_GPO7 Mux RGMII1_TD0 */
+			AM64X_IOPAD(0x012c, PIN_OUTPUT, 4)	/* (V14) PRG1_PRU1_GPO9 Mux RGMII1_TD1 */
+			AM64X_IOPAD(0x0130, PIN_OUTPUT, 4)	/* (W14) PRG1_PRU1_GPO10 Mux RGMII1_TD2 */
+			AM64X_IOPAD(0x014c, PIN_OUTPUT, 4)	/* (AA14) PRG1_PRU1_GPO17 Mux RGMII1_TD3 */
+			AM64X_IOPAD(0x00e0, PIN_INPUT, 4)	/* (U14) PRG1_PRU0_GPO10 Mux RGMII1_TXC */
+			AM64X_IOPAD(0x00dc, PIN_OUTPUT, 4)	/* (U15) PRG1_PRU0_GPO9 Mux RGMII1_TX_CTL */
 		>;
 	};
 
 	usb0_pins_default: usb0-pins-default {
 		pinctrl-single,pins = <
-			AM64X_IOPAD(0x02a8, PIN_OUTPUT, 0)		/* Pad USB0_DRVVBUS Mux USB0_DRVVBUS */
+			AM64X_IOPAD(0x02a8, PIN_OUTPUT, 0)	/* (E19) USB0_DRVVBUS Mux USB0_DRVVBUS */
 		>;
 	};
 };
-- 
2.35.3

