module delay_14(N, clk, trigger, time_out);
	input [13:0] N;
	input clk, trigger;
	output time_out;

	reg [13:0] N;
	initial time_out=1'b0;

	always @ (posedge clk) begin
		if(trigger==1'b1) begin
			if(N==0) begin
				time_out=1'b1;
			end
			else begin
				N<=N-1'b1;
				time_out<=1'b0;
			end
		end
		
	end
endmodule