{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607562411070 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607562411077 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec  9 19:06:50 2020 " "Processing started: Wed Dec  9 19:06:50 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607562411077 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607562411077 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mp4 -c mp4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off mp4 -c mp4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607562411078 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1607562412144 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1607562412144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/given_cache/cacheline_adaptor.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/given_cache/cacheline_adaptor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cacheline_adaptor " "Found entity 1: cacheline_adaptor" {  } { { "hdl/given_cache/cacheline_adaptor.sv" "" { Text "/home/nikhila4/C_over_Python/mp4/hdl/given_cache/cacheline_adaptor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607562431274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607562431274 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BTB btb Branch_Predictor.sv(16) " "Verilog HDL Declaration information at Branch_Predictor.sv(16): object \"BTB\" differs only in case from object \"btb\" in the same scope" {  } { { "hdl/cpu/Branch_Predictor.sv" "" { Text "/home/nikhila4/C_over_Python/mp4/hdl/cpu/Branch_Predictor.sv" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1607562431281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu/Branch_Predictor.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu/Branch_Predictor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Branch_Predictor " "Found entity 1: Branch_Predictor" {  } { { "hdl/cpu/Branch_Predictor.sv" "" { Text "/home/nikhila4/C_over_Python/mp4/hdl/cpu/Branch_Predictor.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607562431282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607562431282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/given_cache/main_cache.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/given_cache/main_cache.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_cache " "Found entity 1: main_cache" {  } { { "hdl/given_cache/main_cache.sv" "" { Text "/home/nikhila4/C_over_Python/mp4/hdl/given_cache/main_cache.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607562431293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607562431293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/given_cache/line_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/given_cache/line_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 line_adapter " "Found entity 1: line_adapter" {  } { { "hdl/given_cache/line_adapter.sv" "" { Text "/home/nikhila4/C_over_Python/mp4/hdl/given_cache/line_adapter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607562431312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607562431312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/given_cache/data_array.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/given_cache/data_array.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_array " "Found entity 1: data_array" {  } { { "hdl/given_cache/data_array.sv" "" { Text "/home/nikhila4/C_over_Python/mp4/hdl/given_cache/data_array.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607562431319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607562431319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/given_cache/cache_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/given_cache/cache_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cache_datapath " "Found entity 1: cache_datapath" {  } { { "hdl/given_cache/cache_datapath.sv" "" { Text "/home/nikhila4/C_over_Python/mp4/hdl/given_cache/cache_datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607562431326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607562431326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/given_cache/cache_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/given_cache/cache_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cache_control " "Found entity 1: cache_control" {  } { { "hdl/given_cache/cache_control.sv" "" { Text "/home/nikhila4/C_over_Python/mp4/hdl/given_cache/cache_control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607562431333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607562431333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/given_cache/cache.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/given_cache/cache.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cache " "Found entity 1: cache" {  } { { "hdl/given_cache/cache.sv" "" { Text "/home/nikhila4/C_over_Python/mp4/hdl/given_cache/cache.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607562431341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607562431341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/given_cache/array.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/given_cache/array.sv" { { "Info" "ISGN_ENTITY_NAME" "1 array " "Found entity 1: array" {  } { { "hdl/given_cache/array.sv" "" { Text "/home/nikhila4/C_over_Python/mp4/hdl/given_cache/array.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607562431349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607562431349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/given_cache/arbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/given_cache/arbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter " "Found entity 1: arbiter" {  } { { "hdl/given_cache/arbiter.sv" "" { Text "/home/nikhila4/C_over_Python/mp4/hdl/given_cache/arbiter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607562431358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607562431358 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ROB rob reorder_buffer.sv(23) " "Verilog HDL Declaration information at reorder_buffer.sv(23): object \"ROB\" differs only in case from object \"rob\" in the same scope" {  } { { "hdl/cpu/reorder_buffer.sv" "" { Text "/home/nikhila4/C_over_Python/mp4/hdl/cpu/reorder_buffer.sv" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1607562431365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu/reorder_buffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu/reorder_buffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reorder_buffer " "Found entity 1: reorder_buffer" {  } { { "hdl/cpu/reorder_buffer.sv" "" { Text "/home/nikhila4/C_over_Python/mp4/hdl/cpu/reorder_buffer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607562431366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607562431366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu/register.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu/register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "hdl/cpu/register.sv" "" { Text "/home/nikhila4/C_over_Python/mp4/hdl/cpu/register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607562431374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607562431374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu/regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu/regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "hdl/cpu/regfile.sv" "" { Text "/home/nikhila4/C_over_Python/mp4/hdl/cpu/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607562431381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607562431381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu/pc_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu/pc_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_register " "Found entity 1: pc_register" {  } { { "hdl/cpu/pc_reg.sv" "" { Text "/home/nikhila4/C_over_Python/mp4/hdl/cpu/pc_reg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607562431389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607562431389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu/mem_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu/mem_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_mux " "Found entity 1: mem_mux" {  } { { "hdl/cpu/mem_mux.sv" "" { Text "/home/nikhila4/C_over_Python/mp4/hdl/cpu/mem_mux.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607562431395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607562431395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu/LDST_reservation_station.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu/LDST_reservation_station.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LDST_reservation_station " "Found entity 1: LDST_reservation_station" {  } { { "hdl/cpu/LDST_reservation_station.sv" "" { Text "/home/nikhila4/C_over_Python/mp4/hdl/cpu/LDST_reservation_station.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607562431442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607562431442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu/ir.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu/ir.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ir " "Found entity 1: ir" {  } { { "hdl/cpu/ir.sv" "" { Text "/home/nikhila4/C_over_Python/mp4/hdl/cpu/ir.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607562431477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607562431477 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IQ iq instruction_queue.sv(29) " "Verilog HDL Declaration information at instruction_queue.sv(29): object \"IQ\" differs only in case from object \"iq\" in the same scope" {  } { { "hdl/cpu/instruction_queue.sv" "" { Text "/home/nikhila4/C_over_Python/mp4/hdl/cpu/instruction_queue.sv" 29 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1607562431489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu/instruction_queue.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu/instruction_queue.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_queue " "Found entity 1: instruction_queue" {  } { { "hdl/cpu/instruction_queue.sv" "" { Text "/home/nikhila4/C_over_Python/mp4/hdl/cpu/instruction_queue.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607562431492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607562431492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu/fetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu/fetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "hdl/cpu/fetch.sv" "" { Text "/home/nikhila4/C_over_Python/mp4/hdl/cpu/fetch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607562431525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607562431525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu/decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu/decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "hdl/cpu/decoder.sv" "" { Text "/home/nikhila4/C_over_Python/mp4/hdl/cpu/decoder.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607562431535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607562431535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu/cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu/cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "hdl/cpu/cpu.sv" "" { Text "/home/nikhila4/C_over_Python/mp4/hdl/cpu/cpu.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607562431544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607562431544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu/cmp.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu/cmp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cmp " "Found entity 1: cmp" {  } { { "hdl/cpu/cmp.sv" "" { Text "/home/nikhila4/C_over_Python/mp4/hdl/cpu/cmp.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607562431552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607562431552 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BR_RS br_rs BR_reservation_station.sv(41) " "Verilog HDL Declaration information at BR_reservation_station.sv(41): object \"BR_RS\" differs only in case from object \"br_rs\" in the same scope" {  } { { "hdl/cpu/BR_reservation_station.sv" "" { Text "/home/nikhila4/C_over_Python/mp4/hdl/cpu/BR_reservation_station.sv" 41 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1607562431561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu/BR_reservation_station.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu/BR_reservation_station.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BR_reservation_station " "Found entity 1: BR_reservation_station" {  } { { "hdl/cpu/BR_reservation_station.sv" "" { Text "/home/nikhila4/C_over_Python/mp4/hdl/cpu/BR_reservation_station.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607562431562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607562431562 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ALU_RS alu_rs ALU_reservation_station.sv(32) " "Verilog HDL Declaration information at ALU_reservation_station.sv(32): object \"ALU_RS\" differs only in case from object \"alu_rs\" in the same scope" {  } { { "hdl/cpu/ALU_reservation_station.sv" "" { Text "/home/nikhila4/C_over_Python/mp4/hdl/cpu/ALU_reservation_station.sv" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1607562431569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu/ALU_reservation_station.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu/ALU_reservation_station.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_reservation_station " "Found entity 1: ALU_reservation_station" {  } { { "hdl/cpu/ALU_reservation_station.sv" "" { Text "/home/nikhila4/C_over_Python/mp4/hdl/cpu/ALU_reservation_station.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607562431571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607562431571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "hdl/cpu/alu.sv" "" { Text "/home/nikhila4/C_over_Python/mp4/hdl/cpu/alu.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607562431581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607562431581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/rv32i_mux_types.sv 5 0 " "Found 5 design units, including 0 entities, in source file hdl/rv32i_mux_types.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pcmux (SystemVerilog) " "Found design unit 1: pcmux (SystemVerilog)" {  } { { "hdl/rv32i_mux_types.sv" "" { Text "/home/nikhila4/C_over_Python/mp4/hdl/rv32i_mux_types.sv" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607562431613 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 marmux (SystemVerilog) " "Found design unit 2: marmux (SystemVerilog)" {  } { { "hdl/rv32i_mux_types.sv" "" { Text "/home/nikhila4/C_over_Python/mp4/hdl/rv32i_mux_types.sv" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607562431613 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 cmpmux (SystemVerilog) " "Found design unit 3: cmpmux (SystemVerilog)" {  } { { "hdl/rv32i_mux_types.sv" "" { Text "/home/nikhila4/C_over_Python/mp4/hdl/rv32i_mux_types.sv" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607562431613 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 alumux (SystemVerilog) " "Found design unit 4: alumux (SystemVerilog)" {  } { { "hdl/rv32i_mux_types.sv" "" { Text "/home/nikhila4/C_over_Python/mp4/hdl/rv32i_mux_types.sv" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607562431613 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 regfilemux (SystemVerilog) " "Found design unit 5: regfilemux (SystemVerilog)" {  } { { "hdl/rv32i_mux_types.sv" "" { Text "/home/nikhila4/C_over_Python/mp4/hdl/rv32i_mux_types.sv" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607562431613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607562431613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/mp4.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/mp4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mp4 " "Found entity 1: mp4" {  } { { "hdl/mp4.sv" "" { Text "/home/nikhila4/C_over_Python/mp4/hdl/mp4.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607562431622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607562431622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/rv32i_types.sv 1 0 " "Found 1 design units, including 0 entities, in source file hdl/rv32i_types.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rv32i_types (SystemVerilog) " "Found design unit 1: rv32i_types (SystemVerilog)" {  } { { "hdl/rv32i_types.sv" "" { Text "/home/nikhila4/C_over_Python/mp4/hdl/rv32i_types.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607562431633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607562431633 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mp4 " "Elaborating entity \"mp4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1607562432101 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inst_read mp4.sv(14) " "Verilog HDL or VHDL warning at mp4.sv(14): object \"inst_read\" assigned a value but never read" {  } { { "hdl/mp4.sv" "" { Text "/home/nikhila4/C_over_Python/mp4/hdl/mp4.sv" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1607562432104 "|mp4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inst_addr mp4.sv(15) " "Verilog HDL or VHDL warning at mp4.sv(15): object \"inst_addr\" assigned a value but never read" {  } { { "hdl/mp4.sv" "" { Text "/home/nikhila4/C_over_Python/mp4/hdl/mp4.sv" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1607562432104 "|mp4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_read mp4.sv(16) " "Verilog HDL or VHDL warning at mp4.sv(16): object \"data_read\" assigned a value but never read" {  } { { "hdl/mp4.sv" "" { Text "/home/nikhila4/C_over_Python/mp4/hdl/mp4.sv" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1607562432104 "|mp4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_write mp4.sv(17) " "Verilog HDL or VHDL warning at mp4.sv(17): object \"data_write\" assigned a value but never read" {  } { { "hdl/mp4.sv" "" { Text "/home/nikhila4/C_over_Python/mp4/hdl/mp4.sv" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1607562432104 "|mp4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_mbe mp4.sv(18) " "Verilog HDL or VHDL warning at mp4.sv(18): object \"data_mbe\" assigned a value but never read" {  } { { "hdl/mp4.sv" "" { Text "/home/nikhila4/C_over_Python/mp4/hdl/mp4.sv" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1607562432104 "|mp4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_addr mp4.sv(19) " "Verilog HDL or VHDL warning at mp4.sv(19): object \"data_addr\" assigned a value but never read" {  } { { "hdl/mp4.sv" "" { Text "/home/nikhila4/C_over_Python/mp4/hdl/mp4.sv" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1607562432104 "|mp4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_wdata mp4.sv(20) " "Verilog HDL or VHDL warning at mp4.sv(20): object \"data_wdata\" assigned a value but never read" {  } { { "hdl/mp4.sv" "" { Text "/home/nikhila4/C_over_Python/mp4/hdl/mp4.sv" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1607562432104 "|mp4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inst_resp mp4.sv(21) " "Verilog HDL or VHDL warning at mp4.sv(21): object \"inst_resp\" assigned a value but never read" {  } { { "hdl/mp4.sv" "" { Text "/home/nikhila4/C_over_Python/mp4/hdl/mp4.sv" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1607562432104 "|mp4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inst_rdata mp4.sv(22) " "Verilog HDL or VHDL warning at mp4.sv(22): object \"inst_rdata\" assigned a value but never read" {  } { { "hdl/mp4.sv" "" { Text "/home/nikhila4/C_over_Python/mp4/hdl/mp4.sv" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1607562432104 "|mp4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_resp mp4.sv(23) " "Verilog HDL or VHDL warning at mp4.sv(23): object \"data_resp\" assigned a value but never read" {  } { { "hdl/mp4.sv" "" { Text "/home/nikhila4/C_over_Python/mp4/hdl/mp4.sv" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1607562432104 "|mp4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_rdata mp4.sv(24) " "Verilog HDL or VHDL warning at mp4.sv(24): object \"data_rdata\" assigned a value but never read" {  } { { "hdl/mp4.sv" "" { Text "/home/nikhila4/C_over_Python/mp4/hdl/mp4.sv" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1607562432104 "|mp4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:cpu " "Elaborating entity \"cpu\" for hierarchy \"cpu:cpu\"" {  } { { "hdl/mp4.sv" "cpu" { Text "/home/nikhila4/C_over_Python/mp4/hdl/mp4.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607562432141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch cpu:cpu\|fetch:fetch " "Elaborating entity \"fetch\" for hierarchy \"cpu:cpu\|fetch:fetch\"" {  } { { "hdl/cpu/cpu.sv" "fetch" { Text "/home/nikhila4/C_over_Python/mp4/hdl/cpu/cpu.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607562432165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Branch_Predictor cpu:cpu\|fetch:fetch\|Branch_Predictor:bp " "Elaborating entity \"Branch_Predictor\" for hierarchy \"cpu:cpu\|fetch:fetch\|Branch_Predictor:bp\"" {  } { { "hdl/cpu/fetch.sv" "bp" { Text "/home/nikhila4/C_over_Python/mp4/hdl/cpu/fetch.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607562432193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_queue cpu:cpu\|instruction_queue:instruction_queue " "Elaborating entity \"instruction_queue\" for hierarchy \"cpu:cpu\|instruction_queue:instruction_queue\"" {  } { { "hdl/cpu/cpu.sv" "instruction_queue" { Text "/home/nikhila4/C_over_Python/mp4/hdl/cpu/cpu.sv" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607562432364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder cpu:cpu\|decoder:decoder " "Elaborating entity \"decoder\" for hierarchy \"cpu:cpu\|decoder:decoder\"" {  } { { "hdl/cpu/cpu.sv" "decoder" { Text "/home/nikhila4/C_over_Python/mp4/hdl/cpu/cpu.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607562432386 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "trap decoder.sv(81) " "Verilog HDL or VHDL warning at decoder.sv(81): object \"trap\" assigned a value but never read" {  } { { "hdl/cpu/decoder.sv" "" { Text "/home/nikhila4/C_over_Python/mp4/hdl/cpu/decoder.sv" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1607562432391 "|mp4|cpu:cpu|decoder:decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BR_reservation_station cpu:cpu\|BR_reservation_station:BR_reservation_station " "Elaborating entity \"BR_reservation_station\" for hierarchy \"cpu:cpu\|BR_reservation_station:BR_reservation_station\"" {  } { { "hdl/cpu/cpu.sv" "BR_reservation_station" { Text "/home/nikhila4/C_over_Python/mp4/hdl/cpu/cpu.sv" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607562432393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmp cpu:cpu\|BR_reservation_station:BR_reservation_station\|cmp:CMP " "Elaborating entity \"cmp\" for hierarchy \"cpu:cpu\|BR_reservation_station:BR_reservation_station\|cmp:CMP\"" {  } { { "hdl/cpu/BR_reservation_station.sv" "CMP" { Text "/home/nikhila4/C_over_Python/mp4/hdl/cpu/BR_reservation_station.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607562432415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_reservation_station cpu:cpu\|ALU_reservation_station:ALU_reservation_station " "Elaborating entity \"ALU_reservation_station\" for hierarchy \"cpu:cpu\|ALU_reservation_station:ALU_reservation_station\"" {  } { { "hdl/cpu/cpu.sv" "ALU_reservation_station" { Text "/home/nikhila4/C_over_Python/mp4/hdl/cpu/cpu.sv" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607562432421 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "alurs_empty ALU_reservation_station.sv(50) " "Verilog HDL or VHDL warning at ALU_reservation_station.sv(50): object \"alurs_empty\" assigned a value but never read" {  } { { "hdl/cpu/ALU_reservation_station.sv" "" { Text "/home/nikhila4/C_over_Python/mp4/hdl/cpu/ALU_reservation_station.sv" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1607562432437 "|mp4|cpu:cpu|ALU_reservation_station:ALU_reservation_station"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu cpu:cpu\|ALU_reservation_station:ALU_reservation_station\|alu:ALU_Instantiation\[0\].ALU " "Elaborating entity \"alu\" for hierarchy \"cpu:cpu\|ALU_reservation_station:ALU_reservation_station\|alu:ALU_Instantiation\[0\].ALU\"" {  } { { "hdl/cpu/ALU_reservation_station.sv" "ALU_Instantiation\[0\].ALU" { Text "/home/nikhila4/C_over_Python/mp4/hdl/cpu/ALU_reservation_station.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607562432440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LDST_reservation_station cpu:cpu\|LDST_reservation_station:LDST_reservation_station " "Elaborating entity \"LDST_reservation_station\" for hierarchy \"cpu:cpu\|LDST_reservation_station:LDST_reservation_station\"" {  } { { "hdl/cpu/cpu.sv" "LDST_reservation_station" { Text "/home/nikhila4/C_over_Python/mp4/hdl/cpu/cpu.sv" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607562432453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_mux cpu:cpu\|LDST_reservation_station:LDST_reservation_station\|mem_mux:mem " "Elaborating entity \"mem_mux\" for hierarchy \"cpu:cpu\|LDST_reservation_station:LDST_reservation_station\|mem_mux:mem\"" {  } { { "hdl/cpu/LDST_reservation_station.sv" "mem" { Text "/home/nikhila4/C_over_Python/mp4/hdl/cpu/LDST_reservation_station.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607562432486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reorder_buffer cpu:cpu\|reorder_buffer:reorder_buffer " "Elaborating entity \"reorder_buffer\" for hierarchy \"cpu:cpu\|reorder_buffer:reorder_buffer\"" {  } { { "hdl/cpu/cpu.sv" "reorder_buffer" { Text "/home/nikhila4/C_over_Python/mp4/hdl/cpu/cpu.sv" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607562432494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile cpu:cpu\|regfile:regfile " "Elaborating entity \"regfile\" for hierarchy \"cpu:cpu\|regfile:regfile\"" {  } { { "hdl/cpu/cpu.sv" "regfile" { Text "/home/nikhila4/C_over_Python/mp4/hdl/cpu/cpu.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607562432528 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 regfile.sv(36) " "Verilog HDL assignment warning at regfile.sv(36): truncated value with size 32 to match size of target (4)" {  } { { "hdl/cpu/regfile.sv" "" { Text "/home/nikhila4/C_over_Python/mp4/hdl/cpu/regfile.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607562432550 "|mp4|cpu:cpu|regfile:regfile"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_cache main_cache:main_cache " "Elaborating entity \"main_cache\" for hierarchy \"main_cache:main_cache\"" {  } { { "hdl/mp4.sv" "main_cache" { Text "/home/nikhila4/C_over_Python/mp4/hdl/mp4.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607562432554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache main_cache:main_cache\|cache:i_cache " "Elaborating entity \"cache\" for hierarchy \"main_cache:main_cache\|cache:i_cache\"" {  } { { "hdl/given_cache/main_cache.sv" "i_cache" { Text "/home/nikhila4/C_over_Python/mp4/hdl/given_cache/main_cache.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607562432642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache_control main_cache:main_cache\|cache:i_cache\|cache_control:control " "Elaborating entity \"cache_control\" for hierarchy \"main_cache:main_cache\|cache:i_cache\|cache_control:control\"" {  } { { "hdl/given_cache/cache.sv" "control" { Text "/home/nikhila4/C_over_Python/mp4/hdl/given_cache/cache.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607562432683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache_datapath main_cache:main_cache\|cache:i_cache\|cache_datapath:datapath " "Elaborating entity \"cache_datapath\" for hierarchy \"main_cache:main_cache\|cache:i_cache\|cache_datapath:datapath\"" {  } { { "hdl/given_cache/cache.sv" "datapath" { Text "/home/nikhila4/C_over_Python/mp4/hdl/given_cache/cache.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607562432687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_array main_cache:main_cache\|cache:i_cache\|cache_datapath:datapath\|data_array:DM_cache " "Elaborating entity \"data_array\" for hierarchy \"main_cache:main_cache\|cache:i_cache\|cache_datapath:datapath\|data_array:DM_cache\"" {  } { { "hdl/given_cache/cache_datapath.sv" "DM_cache" { Text "/home/nikhila4/C_over_Python/mp4/hdl/given_cache/cache_datapath.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607562432774 ""}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "data_array.sv(19) " "Verilog HDL or VHDL warning at the data_array.sv(19): index expression is not wide enough to address all of the elements in the array" {  } { { "hdl/given_cache/data_array.sv" "" { Text "/home/nikhila4/C_over_Python/mp4/hdl/given_cache/data_array.sv" 19 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1607562432782 "|mp4|main_cache:main_cache|cache:i_cache|cache_datapath:datapath|data_array:DM_cache"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "data_array.sv(25) " "Verilog HDL or VHDL warning at the data_array.sv(25): index expression is not wide enough to address all of the elements in the array" {  } { { "hdl/given_cache/data_array.sv" "" { Text "/home/nikhila4/C_over_Python/mp4/hdl/given_cache/data_array.sv" 25 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1607562432810 "|mp4|main_cache:main_cache|cache:i_cache|cache_datapath:datapath|data_array:DM_cache"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "array main_cache:main_cache\|cache:i_cache\|cache_datapath:datapath\|array:tag " "Elaborating entity \"array\" for hierarchy \"main_cache:main_cache\|cache:i_cache\|cache_datapath:datapath\|array:tag\"" {  } { { "hdl/given_cache/cache_datapath.sv" "tag" { Text "/home/nikhila4/C_over_Python/mp4/hdl/given_cache/cache_datapath.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607562433618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "array main_cache:main_cache\|cache:i_cache\|cache_datapath:datapath\|array:valid " "Elaborating entity \"array\" for hierarchy \"main_cache:main_cache\|cache:i_cache\|cache_datapath:datapath\|array:valid\"" {  } { { "hdl/given_cache/cache_datapath.sv" "valid" { Text "/home/nikhila4/C_over_Python/mp4/hdl/given_cache/cache_datapath.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607562433665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "line_adapter main_cache:main_cache\|cache:i_cache\|line_adapter:bus " "Elaborating entity \"line_adapter\" for hierarchy \"main_cache:main_cache\|cache:i_cache\|line_adapter:bus\"" {  } { { "hdl/given_cache/cache.sv" "bus" { Text "/home/nikhila4/C_over_Python/mp4/hdl/given_cache/cache.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607562433693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arbiter main_cache:main_cache\|arbiter:arbiter " "Elaborating entity \"arbiter\" for hierarchy \"main_cache:main_cache\|arbiter:arbiter\"" {  } { { "hdl/given_cache/main_cache.sv" "arbiter" { Text "/home/nikhila4/C_over_Python/mp4/hdl/given_cache/main_cache.sv" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607562433812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cacheline_adaptor main_cache:main_cache\|cacheline_adaptor:cacheline_adaptor " "Elaborating entity \"cacheline_adaptor\" for hierarchy \"main_cache:main_cache\|cacheline_adaptor:cacheline_adaptor\"" {  } { { "hdl/given_cache/main_cache.sv" "cacheline_adaptor" { Text "/home/nikhila4/C_over_Python/mp4/hdl/given_cache/main_cache.sv" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607562434020 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "main_cache:main_cache\|cache:i_cache\|cache_datapath:datapath\|array:tag\|data_rtl_0 " "Inferred RAM node \"main_cache:main_cache\|cache:i_cache\|cache_datapath:datapath\|array:tag\|data_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1607562464377 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "main_cache:main_cache\|cache:i_cache\|cache_datapath:datapath\|array:dirty\|data_rtl_0 " "Inferred RAM node \"main_cache:main_cache\|cache:i_cache\|cache_datapath:datapath\|array:dirty\|data_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1607562464380 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "main_cache:main_cache\|cache:i_cache\|cache_datapath:datapath\|array:valid\|data_rtl_0 " "Inferred RAM node \"main_cache:main_cache\|cache:i_cache\|cache_datapath:datapath\|array:valid\|data_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1607562464381 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "main_cache:main_cache\|cache:d_cache\|cache_datapath:datapath\|array:tag\|data " "RAM logic \"main_cache:main_cache\|cache:d_cache\|cache_datapath:datapath\|array:tag\|data\" is uninferred due to asynchronous read logic" {  } { { "hdl/given_cache/array.sv" "data" { Text "/home/nikhila4/C_over_Python/mp4/hdl/given_cache/array.sv" 18 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1607562464381 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "main_cache:main_cache\|cache:d_cache\|cache_datapath:datapath\|array:dirty\|data " "RAM logic \"main_cache:main_cache\|cache:d_cache\|cache_datapath:datapath\|array:dirty\|data\" is uninferred due to asynchronous read logic" {  } { { "hdl/given_cache/array.sv" "data" { Text "/home/nikhila4/C_over_Python/mp4/hdl/given_cache/array.sv" 18 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1607562464381 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "main_cache:main_cache\|cache:d_cache\|cache_datapath:datapath\|array:valid\|data " "RAM logic \"main_cache:main_cache\|cache:d_cache\|cache_datapath:datapath\|array:valid\|data\" is uninferred due to asynchronous read logic" {  } { { "hdl/given_cache/array.sv" "data" { Text "/home/nikhila4/C_over_Python/mp4/hdl/given_cache/array.sv" 18 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1607562464381 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1607562464381 ""}
