FSP Configuration
  Board "Custom User Board (Any Device)"
  R7FA4M1AB3CFM
    part_number: R7FA4M1AB3CFM
    rom_size_bytes: 262144
    ram_size_bytes: 32768
    data_flash_size_bytes: 8192
    package_style: LQFP
    package_pins: 64
    
  RA4M1
    series: 4
    
  RA4M1 Family
    Enable inline BSP IRQ functions: Enabled
    OFS0 register settings: Independent WDT: Start Mode: IWDT is Disabled
    OFS0 register settings: Independent WDT: Timeout Period: 2048 cycles
    OFS0 register settings: Independent WDT: Dedicated Clock Frequency Divisor: 128
    OFS0 register settings: Independent WDT: Window End Position:  0% (no window end position)
    OFS0 register settings: Independent WDT: Window Start Position: 100% (no window start position)
    OFS0 register settings: Independent WDT: Reset Interrupt Request Select: Reset is enabled
    OFS0 register settings: Independent WDT: Stop Control: Stop counting when in Sleep, Snooze mode, or Software Standby
    OFS0 register settings: WDT: Start Mode Select: Stop WDT after a reset (register-start mode)
    OFS0 register settings: WDT: Timeout Period: 16384 cycles
    OFS0 register settings: WDT: Clock Frequency Division Ratio: 128
    OFS0 register settings: WDT: Window End Position:  0% (no window end position)
    OFS0 register settings: WDT: Window Start Position: 100% (no window start position)
    OFS0 register settings: WDT: Reset Interrupt Request: Reset
    OFS0 register settings: WDT: Stop Control: Stop counting when entering Sleep mode
    OFS1 register settings: Voltage Detection 0 Circuit Start: Voltage monitor 0 reset is disabled after reset
    OFS1 register settings: Voltage Detection 0 Level: 1.90 V
    OFS1 register settings: HOCO Oscillation Enable: HOCO oscillation is enabled after reset
    Use Low Voltage Mode: Disabled
    MPU: Enable or disable PC Region 0: Disabled
    MPU: PC0 Start: 0x00FFFFFC
    MPU: PC0 End: 0x00FFFFFF
    MPU: Enable or disable PC Region 1: Disabled
    MPU: PC1 Start: 0x00FFFFFC
    MPU: PC1 End: 0x00FFFFFF
    MPU: Enable or disable Memory Region 0: Disabled
    MPU: Memory Region 0 Start: 0x00FFFFFC
    MPU: Memory Region 0 End: 0x00FFFFFF
    MPU: Enable or disable Memory Region 1: Disabled
    MPU: Memory Region 1 Start: 0x200FFFFC
    MPU: Memory Region 1 End: 0x200FFFFF
    MPU: Enable or disable Memory Region 2: Disabled
    MPU: Memory Region 2 Start: 0x407FFFFC
    MPU: Memory Region 2 End: 0x407FFFFF
    MPU: Enable or disable Memory Region 3: Disabled
    MPU: Memory Region 3 Start: 0x400DFFFC
    MPU: Memory Region 3 End: 0x400DFFFF
    Main Oscillator Wait Time: 262144 cycles
    ID Code Mode: Unlocked (Ignore ID)
    ID Code (32 Hex Characters): FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
    
  RA4M1 event data
  RA Common
    Main stack size (bytes): 0x400
    Heap size (bytes): 0
    MCU Vcc (mV): 3300
    Parameter checking: Disabled
    Assert Failures: Return FSP_ERR_ASSERTION
    Error Log: No Error Log
    Clock Registers not Reset Values during Startup: Disabled
    Main Oscillator Populated: Populated
    PFS Protect: Enabled
    C Runtime Initialization : Enabled
    Early BSP Initialization : Disabled
    Main Oscillator Clock Source: Crystal or Resonator
    Subclock Populated: Populated
    Subclock Drive (Drive capacitance availability varies by MCU): Standard/Normal mode
    Subclock Stabilization Time (ms): 1000
    
  Clocks
    XTAL 12000000Hz
    PLL Src: XTAL
    HOCO 24MHz
    PLL Div /2
    PLL Mul x8
    Clock Src: PLL
    ICLK Div /1
    PCLKA Div /1
    PCLKB Div /2
    PCLKC Div /1
    PCLKD Div /1
    FCLK Div /2
    CLKOUT Disabled
    CLKOUT Div /1
    UCLK Src: PLL
    
  Pin Configurations
    R7FA4M1AB3CFM.pincfg -> g_bsp_pin_cfg
      AVCC0 56 ADC_AVCC0 - - - - - - - - IO "Read only" - 
      AVSS0 57 ADC_AVSS0 - - - - - - - - IO "Read only" - 
      P000 64 - - - - Disabled - - "ADC0: AN00; CTSU0: TS21; IRQ0: IRQ06; OPAMP0: AMP+" - ‚È‚µ - - 
      P001 63 - - - - Disabled - - "ADC0: AN01; CTSU0: TS22; IRQ0: IRQ07; OPAMP0: AMP-" - ‚È‚µ - - 
      P002 62 - - - - Disabled - - "ADC0: AN02; IRQ0: IRQ02; OPAMP0: AMPO" - ‚È‚µ - - 
      P003 61 - - - - Disabled - - "ADC0: AN03; OPAMP1: AMPO" - ‚È‚µ - - 
      P004 60 - - - - Disabled - - "ADC0: AN04; IRQ0: IRQ03; OPAMP2: AMPO" - ‚È‚µ - - 
      P010 59 - - - - Disabled - - "ADC: VREFH0; ADC0: AN05; CTSU0: TS30; OPAMP2: AMP-" - ‚È‚µ - - 
      P011 58 - - - - Disabled - - "ADC: VREFL0; ADC0: AN06; CTSU0: TS31; IRQ0: IRQ15; OPAMP2: AMP+" - ‚È‚µ - - 
      P012 55 - - - - Disabled - - "ADC: VREFH; ADC0: AN07; OPAMP1: AMP-" - ‚È‚µ - - 
      P013 54 - - - - Disabled - - "ADC: VREFL; ADC0: AN08; OPAMP1: AMP+" - ‚È‚µ - - 
      P014 53 - - - - Disabled - - "ADC0: AN09; DAC120: DA" - ‚È‚µ - - 
      P015 52 - - - - Disabled - - "ADC0: AN10; CTSU0: TS28; IRQ0: IRQ07" - ‚È‚µ - - 
      P100 48 - - - - Disabled - - "ADC0: AN22; AGT0: AGTIO; CMP0: CMPIN0; GPT5: GTIOCB; IIC1: SCL; IRQ0: IRQ02; KINT0: KRM0; POEG0: GTETRG; SCI0: RXD_MISO; SCI0: SCL; SCI1: SCK; SLCDC0: VL1; SPI0: MISO" - ‚È‚µ - - 
      P101 47 - - - - Disabled - - "ADC0: AN21; AGT0: AGTEE; CMP0: CMPREF0; GPT5: GTIOCA; IIC1: SDA; IRQ0: IRQ01; KINT0: KRM1; POEG1: GTETRG; SCI0: SDA; SCI0: TXD_MOSI; SCI1: CTS_RTS_SS; SLCDC0: VL2; SPI0: MOSI" - ‚È‚µ - - 
      P102 46 - - - - Disabled - - "ADC0: ADTRG; ADC0: AN20; AGT0: AGTO; CAN0: CRX; CMP0: CMPIN1; GPT2: GTIOCB; KINT0: KRM2; OPS0: GTOWLO; SCI0: SCK; SCI2: SDA; SCI2: TXD_MOSI; SLCDC0: VL3; SPI0: RSPCK" - ‚È‚µ - - 
      P103 45 - - - - Disabled - - "ADC0: AN19; CAN0: CTX; CMP0: CMPREF1; GPT2: GTIOCA; KINT0: KRM3; OPS0: GTOWUP; SCI0: CTS_RTS_SS; SLCDC0: VL4; SPI0: SSL0" - ‚È‚µ - - 
      P104 44 - - - - Disabled - - "CTSU0: TS13; GPT1: GTIOCB; IRQ0: IRQ01; KINT0: KRM4; POEG1: GTETRG; SCI0: RXD_MISO; SCI0: SCL; SLCDC0: COM0; SPI0: SSL1" - ‚È‚µ - - 
      P105 43 - - - - Disabled - - "CTSU0: TS34; GPT1: GTIOCA; IRQ0: IRQ00; KINT0: KRM5; POEG0: GTETRG; SLCDC0: COM1; SPI0: SSL2" - ‚È‚µ - - 
      P106 42 - - - - Disabled - - "GPT0: GTIOCB; KINT0: KRM6; SLCDC0: COM2; SPI0: SSL3" - ‚È‚µ - - 
      P107 41 - - - - Disabled - - "GPT0: GTIOCA; KINT0: KRM7; SLCDC0: COM3" - ‚È‚µ - - 
      P108 33 DEBUG0_TMS - Low - "Peripheral mode" CMOS None "DEBUG0: SWDIO; DEBUG0: TMS; GPT0: GTIOCB; OPS0: GTOULO; SCI9: CTS_RTS_SS; SPI1: SSL0" - IO - - 
      P109 34 DEBUG0_TDO - Low - "Peripheral mode" CMOS None "CAN0: CTX; CGC0: CLKOUT; CTSU0: TS10; DEBUG0: SWO; DEBUG0: TDO; GPT1: GTIOCA; OPS0: GTOVUP; SCI1: SCK; SCI9: SDA; SCI9: TXD_MOSI; SLCDC0: SEG23; SPI1: MOSI" - IO - - 
      P110 35 DEBUG0_TDI - Low None "Peripheral mode" CMOS None "CAN0: CRX; CMP0: VCOUT; DEBUG0: TDI; GPT1: GTIOCB; IRQ0: IRQ03; OPS0: GTOVLO; SCI2: CTS_RTS_SS; SCI9: RXD_MISO; SCI9: SCL; SLCDC0: SEG24; SPI1: MISO" - IO - - 
      P111 36 - - - - Disabled - - "CTSU0: TS12; GPT3: GTIOCA; IRQ0: IRQ04; SCI2: SCK; SCI9: SCK; SLCDC0: CAPH; SPI1: RSPCK" - ‚È‚µ - - 
      P112 37 - - - - Disabled - - "CTSU0: TSCAP; GPT3: GTIOCB; SCI1: SCK; SCI2: SDA; SCI2: TXD_MOSI; SLCDC0: CAPL; SPI1: SSL0" - ‚È‚µ - - 
      P113 38 GPIO - Low - "Output mode (Initial High)" CMOS None "CTSU0: TS27; GPT2: GTIOCA; SLCDC0: COM4; SLCDC0: SEG00" - IO - - 
      P200 27 - - - - Disabled - - "IRQ0: NMI" - ‚È‚µ - - 
      P201 26 - - - - Disabled - - - - ‚È‚µ - - 
      P204 24 - - - - Disabled - - "AGT1: AGTIO; CAC0: CACREF; CTSU0: TS00; GPT4: GTIOCB; IIC0: SCL; OPS0: GTIW; SCI0: SCK; SCI9: SCK; SLCDC0: SEG14; SPI1: RSPCK; USBFS0: OVRCURB" - ‚È‚µ - - 
      P205 23 - - - - Disabled - - "AGT1: AGTO; CGC0: CLKOUT; CTSU0: TSCAP; GPT4: GTIOCA; IIC1: SCL; IRQ0: IRQ01; OPS0: GTIV; SCI0: SDA; SCI0: TXD_MOSI; SCI9: CTS_RTS_SS; SLCDC0: SEG13; SPI1: SSL0; USBFS0: OVRCURA" - ‚È‚µ - - 
      P206 22 - - - - Disabled - - "CTSU0: TS01; IIC1: SDA; IRQ0: IRQ00; OPS0: GTIU; SCI0: RXD_MISO; SCI0: SCL; SLCDC0: SEG12; SPI1: SSL1; USBFS0: VBUSEN" - ‚È‚µ - - 
      P212 10 - - - - Disabled - - "AGT1: AGTEE; CGC0: EXTAL; GPT0: GTIOCB; IRQ0: IRQ03; POEG1: GTETRG; SCI1: RXD_MISO; SCI1: SCL" - ‚È‚µ - - 
      P213 9 - - - - Disabled - - "CGC0: XTAL; GPT0: GTIOCA; IRQ0: IRQ02; POEG0: GTETRG; SCI1: SDA; SCI1: TXD_MOSI" - ‚È‚µ - - 
      P214 7 - - - - Disabled - - "CGC0: XCOUT" - ‚È‚µ - - 
      P215 6 - - - - Disabled - - "CGC0: XCIN" - ‚È‚µ - - 
      P300 32 DEBUG0_TCK - Low - "Peripheral mode" CMOS None "DEBUG0: SWCLK; DEBUG0: TCK; GPT0: GTIOCA; OPS0: GTOUUP; SPI1: SSL1" - IO - - 
      P301 31 - - - - Disabled - - "AGT0: AGTIO; CTSU0: TS09; GPT4: GTIOCB; IRQ0: IRQ06; OPS0: GTOULO; SCI2: RXD_MISO; SCI2: SCL; SCI9: CTS_RTS_SS; SLCDC0: COM5; SLCDC0: SEG01; SPI1: SSL2" - ‚È‚µ - - 
      P302 30 - - - - Disabled - - "CTSU0: TS08; GPT4: GTIOCA; IRQ0: IRQ05; OPS0: GTOUUP; SCI2: SDA; SCI2: TXD_MOSI; SLCDC0: COM6; SLCDC0: SEG02; SPI1: SSL3" - ‚È‚µ - - 
      P303 29 GPIO - Low - "Output mode (Initial High)" CMOS None "CTSU0: TS02; GPT7: GTIOCB; SLCDC0: COM7; SLCDC0: SEG03" - IO - - 
      P304 28 GPIO - Low None "Output mode (Initial High)" CMOS None "CTSU0: TS11; GPT7: GTIOCA; IRQ0: IRQ09; SLCDC0: SEG20" - IO - - 
      P400 1 - - - - Disabled - - "AGT1: AGTIO; CAC0: CACREF; CTSU0: TS20; GPT6: GTIOCA; IIC0: SCL; IRQ0: IRQ00; SCI0: SCK; SCI1: SCK; SLCDC0: SEG04; SSI: AUDIO_CLK" - ‚È‚µ - - 
      P401 2 - - - - Disabled - - "CAN0: CTX; CTSU0: TS19; GPT6: GTIOCB; IIC0: SDA; IRQ0: IRQ05; POEG0: GTETRG; SCI0: CTS_RTS_SS; SCI1: SDA; SCI1: TXD_MOSI; SLCDC0: SEG05" - ‚È‚µ - - 
      P402 3 - - - - Disabled - - "AGT0: AGTIO; AGT1: AGTIO; CAN0: CRX; CTSU0: TS18; IRQ0: IRQ04; RTC0: RTCIC0; SCI1: RXD_MISO; SCI1: SCL; SLCDC0: SEG06" - ‚È‚µ - - 
      P407 16 - - - - Disabled - - "ADC0: ADTRG; AGT0: AGTIO; CTSU0: TS03; IIC0: SDA; RTC0: RTCOUT; SCI0: CTS_RTS_SS; SLCDC0: SEG11; SPI1: SSL3; USBFS0: VBUS" - ‚È‚µ - - 
      P408 15 - - - - Disabled - - "CTSU0: TS04; GPT5: GTIOCB; IIC0: SCL; IRQ0: IRQ07; OPS0: GTOWLO; SCI1: CTS_RTS_SS; SCI9: RXD_MISO; SCI9: SCL; SLCDC0: SEG10; USBFS0: ID" - ‚È‚µ - - 
      P409 14 - - - - Disabled - - "CTSU0: TS05; GPT5: GTIOCA; IRQ0: IRQ06; OPS0: GTOWUP; SCI9: SDA; SCI9: TXD_MOSI; SLCDC0: SEG09; USBFS0: EXICEN" - ‚È‚µ - - 
      P410 13 - - - - Disabled - - "AGT1: AGTOB; CTSU0: TS06; GPT6: GTIOCB; IRQ0: IRQ05; OPS0: GTOVLO; SCI0: RXD_MISO; SCI0: SCL; SLCDC0: SEG08; SPI0: MISO" - ‚È‚µ - - 
      P411 12 - - - - Disabled - - "AGT1: AGTOA; CTSU0: TS07; GPT6: GTIOCA; IRQ0: IRQ04; OPS0: GTOVUP; SCI0: SDA; SCI0: TXD_MOSI; SLCDC0: SEG07; SPI0: MOSI" - ‚È‚µ - - 
      P500 49 - - - - Disabled - - "ADC0: AN16; AGT0: AGTOA; CMP0: CMPREF1; GPT2: GTIOCA; OPS0: GTIU; SLCDC0: SEG34; USBFS0: VBUSEN" - ‚È‚µ - - 
      P501 50 - - - - Disabled - - "ADC0: AN17; AGT0: AGTOB; CMP0: CMPIN1; GPT2: GTIOCB; IRQ0: IRQ11; OPS0: GTIV; SCI1: SDA; SCI1: TXD_MOSI; SLCDC0: SEG35; USBFS0: OVRCURA" - ‚È‚µ - - 
      P502 51 - - - - Disabled - - "ADC0: AN18; CMP0: CMPREF0; GPT3: GTIOCB; IRQ0: IRQ12; OPS0: GTIW; SCI1: RXD_MISO; SCI1: SCL; SLCDC0: SEG36; USBFS0: OVRCURB" - ‚È‚µ - - 
      P914 19 - - - - Disabled - - "USBFS0: USBDP" - ‚È‚µ - - 
      P915 18 - - - - Disabled - - "USBFS0: USBDM" - ‚È‚µ - - 
      RES 25 - - - - - - - - - - "Read only" - 
      VBAT 4 - - - - - - - - - - "Read only" - 
      VCC 11 - - - - - - - - - - "Read only" - 
      VCC 39 - - - - - - - - - - "Read only" - 
      VCCUSB 20 USBFS0_VCCUSB - - - - - - - - IO "Read only" - 
      VCCUSBLDO 21 USBFS0_VCCUSBLDO - - - - - - - - IO "Read only" - 
      VCL 5 - - - - - - - - - - "Read only" - 
      VSS 8 - - - - - - - - - - "Read only" - 
      VSS 40 - - - - - - - - - - "Read only" - 
      VSSUSB 17 USBFS0_VSSUSB - - - - - - - - IO "Read only" - 
    
  User Events
    AGT0 INT (AGT interrupt): agt0_int_isr
    
  User Event Links
    
  Module "I/O Port (r_ioport)"
    Parameter Checking: Default (BSP)
    
  HAL
    Instance "g_ioport I/O Port (r_ioport)"
      Name: g_ioport
      1st Port ELC Trigger Source: Disabled
      2nd Port ELC Trigger Source: Disabled
      3rd Port ELC Trigger Source: Disabled
      4th Port ELC Trigger Source: Disabled
      Pin Configuration Name: g_bsp_pin_cfg
      
