# After Instruction Selection:
# Machine code for function get_frame_alias_set: SSA

BB#0: derived from LLVM BB %0
	%vreg4<def> = t2MOVi32imm <ga:@get_frame_alias_set.set>; rGPR:%vreg4
	%vreg0<def> = t2LDRi12 %vreg4<kill>, 0, pred:14, pred:%noreg; mem:LD4[@get_frame_alias_set.set] GPRnopc:%vreg0 rGPR:%vreg4
	t2CMPri %vreg0, -1, pred:14, pred:%noreg, %CPSR<imp-def>; GPRnopc:%vreg0
	t2Bcc <BB#4>, pred:1, pred:%CPSR
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#1(0x30000000 / 0x80000000 = 37.50%) BB#4(0x50000000 / 0x80000000 = 62.50%)

BB#1: derived from LLVM BB %3
    Predecessors according to CFG: BB#0
	%vreg6<def> = t2MOVi32imm <ga:@flag_strict_aliasing>; rGPR:%vreg6
	%vreg7<def> = t2LDRi12 %vreg6<kill>, 0, pred:14, pred:%noreg; mem:LD4[@flag_strict_aliasing] GPRnopc:%vreg7 rGPR:%vreg6
	%vreg8<def> = t2MOVi 0, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg8
	%vreg5<def> = COPY %vreg8; GPR:%vreg5 rGPR:%vreg8
	t2CMPri %vreg7<kill>, 0, pred:14, pred:%noreg, %CPSR<imp-def>; GPRnopc:%vreg7
	t2Bcc <BB#3>, pred:0, pred:%CPSR
	t2B <BB#2>, pred:14, pred:%noreg
    Successors according to CFG: BB#3(0x30000000 / 0x80000000 = 37.50%) BB#2(0x50000000 / 0x80000000 = 62.50%)

BB#2: derived from LLVM BB %6
    Predecessors according to CFG: BB#1
	%vreg9<def> = t2MOVi32imm <ga:@new_alias_set.last_alias_set>; rGPR:%vreg9
	%vreg10<def> = t2LDRi12 %vreg9, 0, pred:14, pred:%noreg; mem:LD4[@new_alias_set.last_alias_set] GPRnopc:%vreg10 rGPR:%vreg9
	%vreg11<def> = t2ADDri %vreg10<kill>, 1, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg11,%vreg10
	t2STRi12 %vreg11, %vreg9, 0, pred:14, pred:%noreg; mem:ST4[@new_alias_set.last_alias_set] GPRnopc:%vreg11 rGPR:%vreg9
	%vreg1<def> = COPY %vreg11; GPR:%vreg1 GPRnopc:%vreg11
    Successors according to CFG: BB#3(?%)

BB#3: derived from LLVM BB %new_alias_set.exit
    Predecessors according to CFG: BB#1 BB#2
	%vreg2<def> = PHI %vreg5, <BB#1>, %vreg1, <BB#2>; GPR:%vreg2,%vreg5,%vreg1
	%vreg12<def> = t2MOVi32imm <ga:@get_frame_alias_set.set>; rGPR:%vreg12
	t2STRi12 %vreg2, %vreg12<kill>, 0, pred:14, pred:%noreg; mem:ST4[@get_frame_alias_set.set] GPR:%vreg2 rGPR:%vreg12
    Successors according to CFG: BB#4(?%)

BB#4: derived from LLVM BB %9
    Predecessors according to CFG: BB#0 BB#3
	%vreg3<def> = PHI %vreg0, <BB#0>, %vreg2, <BB#3>; GPR:%vreg3,%vreg2 GPRnopc:%vreg0
	%R0<def> = COPY %vreg3; GPR:%vreg3
	tBX_RET pred:14, pred:%noreg, %R0<imp-use>

# End machine code for function get_frame_alias_set.

# After Expand ISel Pseudo-instructions:
# Machine code for function get_frame_alias_set: SSA

BB#0: derived from LLVM BB %0
	%vreg4<def> = t2MOVi32imm <ga:@get_frame_alias_set.set>; rGPR:%vreg4
	%vreg0<def> = t2LDRi12 %vreg4<kill>, 0, pred:14, pred:%noreg; mem:LD4[@get_frame_alias_set.set] GPRnopc:%vreg0 rGPR:%vreg4
	t2CMPri %vreg0, -1, pred:14, pred:%noreg, %CPSR<imp-def>; GPRnopc:%vreg0
	t2Bcc <BB#4>, pred:1, pred:%CPSR
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#1(0x30000000 / 0x80000000 = 37.50%) BB#4(0x50000000 / 0x80000000 = 62.50%)

BB#1: derived from LLVM BB %3
    Predecessors according to CFG: BB#0
	%vreg6<def> = t2MOVi32imm <ga:@flag_strict_aliasing>; rGPR:%vreg6
	%vreg7<def> = t2LDRi12 %vreg6<kill>, 0, pred:14, pred:%noreg; mem:LD4[@flag_strict_aliasing] GPRnopc:%vreg7 rGPR:%vreg6
	%vreg8<def> = t2MOVi 0, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg8
	%vreg5<def> = COPY %vreg8; GPR:%vreg5 rGPR:%vreg8
	t2CMPri %vreg7<kill>, 0, pred:14, pred:%noreg, %CPSR<imp-def>; GPRnopc:%vreg7
	t2Bcc <BB#3>, pred:0, pred:%CPSR
	t2B <BB#2>, pred:14, pred:%noreg
    Successors according to CFG: BB#3(0x30000000 / 0x80000000 = 37.50%) BB#2(0x50000000 / 0x80000000 = 62.50%)

BB#2: derived from LLVM BB %6
    Predecessors according to CFG: BB#1
	%vreg9<def> = t2MOVi32imm <ga:@new_alias_set.last_alias_set>; rGPR:%vreg9
	%vreg10<def> = t2LDRi12 %vreg9, 0, pred:14, pred:%noreg; mem:LD4[@new_alias_set.last_alias_set] GPRnopc:%vreg10 rGPR:%vreg9
	%vreg11<def> = t2ADDri %vreg10<kill>, 1, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg11,%vreg10
	t2STRi12 %vreg11, %vreg9, 0, pred:14, pred:%noreg; mem:ST4[@new_alias_set.last_alias_set] GPRnopc:%vreg11 rGPR:%vreg9
	%vreg1<def> = COPY %vreg11; GPR:%vreg1 GPRnopc:%vreg11
    Successors according to CFG: BB#3(?%)

BB#3: derived from LLVM BB %new_alias_set.exit
    Predecessors according to CFG: BB#1 BB#2
	%vreg2<def> = PHI %vreg5, <BB#1>, %vreg1, <BB#2>; GPR:%vreg2,%vreg5,%vreg1
	%vreg12<def> = t2MOVi32imm <ga:@get_frame_alias_set.set>; rGPR:%vreg12
	t2STRi12 %vreg2, %vreg12<kill>, 0, pred:14, pred:%noreg; mem:ST4[@get_frame_alias_set.set] GPR:%vreg2 rGPR:%vreg12
    Successors according to CFG: BB#4(?%)

BB#4: derived from LLVM BB %9
    Predecessors according to CFG: BB#0 BB#3
	%vreg3<def> = PHI %vreg0, <BB#0>, %vreg2, <BB#3>; GPR:%vreg3,%vreg2 GPRnopc:%vreg0
	%R0<def> = COPY %vreg3; GPR:%vreg3
	tBX_RET pred:14, pred:%noreg, %R0<imp-use>

# End machine code for function get_frame_alias_set.

# After Tail Duplication:
# Machine code for function get_frame_alias_set: SSA

BB#0: derived from LLVM BB %0
	%vreg4<def> = t2MOVi32imm <ga:@get_frame_alias_set.set>; rGPR:%vreg4
	%vreg0<def> = t2LDRi12 %vreg4<kill>, 0, pred:14, pred:%noreg; mem:LD4[@get_frame_alias_set.set] GPRnopc:%vreg0 rGPR:%vreg4
	t2CMPri %vreg0, -1, pred:14, pred:%noreg, %CPSR<imp-def>; GPRnopc:%vreg0
	t2Bcc <BB#4>, pred:1, pred:%CPSR
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#1(0x30000000 / 0x80000000 = 37.50%) BB#4(0x50000000 / 0x80000000 = 62.50%)

BB#1: derived from LLVM BB %3
    Predecessors according to CFG: BB#0
	%vreg6<def> = t2MOVi32imm <ga:@flag_strict_aliasing>; rGPR:%vreg6
	%vreg7<def> = t2LDRi12 %vreg6<kill>, 0, pred:14, pred:%noreg; mem:LD4[@flag_strict_aliasing] GPRnopc:%vreg7 rGPR:%vreg6
	%vreg8<def> = t2MOVi 0, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg8
	%vreg5<def> = COPY %vreg8; GPR:%vreg5 rGPR:%vreg8
	t2CMPri %vreg7<kill>, 0, pred:14, pred:%noreg, %CPSR<imp-def>; GPRnopc:%vreg7
	t2Bcc <BB#3>, pred:0, pred:%CPSR
	t2B <BB#2>, pred:14, pred:%noreg
    Successors according to CFG: BB#3(0x30000000 / 0x80000000 = 37.50%) BB#2(0x50000000 / 0x80000000 = 62.50%)

BB#2: derived from LLVM BB %6
    Predecessors according to CFG: BB#1
	%vreg9<def> = t2MOVi32imm <ga:@new_alias_set.last_alias_set>; rGPR:%vreg9
	%vreg10<def> = t2LDRi12 %vreg9, 0, pred:14, pred:%noreg; mem:LD4[@new_alias_set.last_alias_set] GPRnopc:%vreg10 rGPR:%vreg9
	%vreg11<def> = t2ADDri %vreg10<kill>, 1, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg11,%vreg10
	t2STRi12 %vreg11, %vreg9, 0, pred:14, pred:%noreg; mem:ST4[@new_alias_set.last_alias_set] GPRnopc:%vreg11 rGPR:%vreg9
	%vreg1<def> = COPY %vreg11; GPR:%vreg1 GPRnopc:%vreg11
    Successors according to CFG: BB#3(?%)

BB#3: derived from LLVM BB %new_alias_set.exit
    Predecessors according to CFG: BB#1 BB#2
	%vreg2<def> = PHI %vreg5, <BB#1>, %vreg1, <BB#2>; GPR:%vreg2,%vreg5,%vreg1
	%vreg12<def> = t2MOVi32imm <ga:@get_frame_alias_set.set>; rGPR:%vreg12
	t2STRi12 %vreg2, %vreg12<kill>, 0, pred:14, pred:%noreg; mem:ST4[@get_frame_alias_set.set] GPR:%vreg2 rGPR:%vreg12
    Successors according to CFG: BB#4(?%)

BB#4: derived from LLVM BB %9
    Predecessors according to CFG: BB#0 BB#3
	%vreg3<def> = PHI %vreg0, <BB#0>, %vreg2, <BB#3>; GPR:%vreg3,%vreg2 GPRnopc:%vreg0
	%R0<def> = COPY %vreg3; GPR:%vreg3
	tBX_RET pred:14, pred:%noreg, %R0<imp-use>

# End machine code for function get_frame_alias_set.

# After Optimize machine instruction PHIs:
# Machine code for function get_frame_alias_set: SSA

BB#0: derived from LLVM BB %0
	%vreg4<def> = t2MOVi32imm <ga:@get_frame_alias_set.set>; rGPR:%vreg4
	%vreg0<def> = t2LDRi12 %vreg4<kill>, 0, pred:14, pred:%noreg; mem:LD4[@get_frame_alias_set.set] GPRnopc:%vreg0 rGPR:%vreg4
	t2CMPri %vreg0, -1, pred:14, pred:%noreg, %CPSR<imp-def>; GPRnopc:%vreg0
	t2Bcc <BB#4>, pred:1, pred:%CPSR
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#1(0x30000000 / 0x80000000 = 37.50%) BB#4(0x50000000 / 0x80000000 = 62.50%)

BB#1: derived from LLVM BB %3
    Predecessors according to CFG: BB#0
	%vreg6<def> = t2MOVi32imm <ga:@flag_strict_aliasing>; rGPR:%vreg6
	%vreg7<def> = t2LDRi12 %vreg6<kill>, 0, pred:14, pred:%noreg; mem:LD4[@flag_strict_aliasing] GPRnopc:%vreg7 rGPR:%vreg6
	%vreg8<def> = t2MOVi 0, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg8
	%vreg5<def> = COPY %vreg8; GPR:%vreg5 rGPR:%vreg8
	t2CMPri %vreg7<kill>, 0, pred:14, pred:%noreg, %CPSR<imp-def>; GPRnopc:%vreg7
	t2Bcc <BB#3>, pred:0, pred:%CPSR
	t2B <BB#2>, pred:14, pred:%noreg
    Successors according to CFG: BB#3(0x30000000 / 0x80000000 = 37.50%) BB#2(0x50000000 / 0x80000000 = 62.50%)

BB#2: derived from LLVM BB %6
    Predecessors according to CFG: BB#1
	%vreg9<def> = t2MOVi32imm <ga:@new_alias_set.last_alias_set>; rGPR:%vreg9
	%vreg10<def> = t2LDRi12 %vreg9, 0, pred:14, pred:%noreg; mem:LD4[@new_alias_set.last_alias_set] GPRnopc:%vreg10 rGPR:%vreg9
	%vreg11<def> = t2ADDri %vreg10<kill>, 1, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg11,%vreg10
	t2STRi12 %vreg11, %vreg9, 0, pred:14, pred:%noreg; mem:ST4[@new_alias_set.last_alias_set] GPRnopc:%vreg11 rGPR:%vreg9
	%vreg1<def> = COPY %vreg11; GPR:%vreg1 GPRnopc:%vreg11
    Successors according to CFG: BB#3(?%)

BB#3: derived from LLVM BB %new_alias_set.exit
    Predecessors according to CFG: BB#1 BB#2
	%vreg2<def> = PHI %vreg5, <BB#1>, %vreg1, <BB#2>; GPR:%vreg2,%vreg5,%vreg1
	%vreg12<def> = t2MOVi32imm <ga:@get_frame_alias_set.set>; rGPR:%vreg12
	t2STRi12 %vreg2, %vreg12<kill>, 0, pred:14, pred:%noreg; mem:ST4[@get_frame_alias_set.set] GPR:%vreg2 rGPR:%vreg12
    Successors according to CFG: BB#4(?%)

BB#4: derived from LLVM BB %9
    Predecessors according to CFG: BB#0 BB#3
	%vreg3<def> = PHI %vreg0, <BB#0>, %vreg2, <BB#3>; GPR:%vreg3,%vreg2 GPRnopc:%vreg0
	%R0<def> = COPY %vreg3; GPR:%vreg3
	tBX_RET pred:14, pred:%noreg, %R0<imp-use>

# End machine code for function get_frame_alias_set.

# After Merge disjoint stack slots:
# Machine code for function get_frame_alias_set: SSA

BB#0: derived from LLVM BB %0
	%vreg4<def> = t2MOVi32imm <ga:@get_frame_alias_set.set>; rGPR:%vreg4
	%vreg0<def> = t2LDRi12 %vreg4<kill>, 0, pred:14, pred:%noreg; mem:LD4[@get_frame_alias_set.set] GPRnopc:%vreg0 rGPR:%vreg4
	t2CMPri %vreg0, -1, pred:14, pred:%noreg, %CPSR<imp-def>; GPRnopc:%vreg0
	t2Bcc <BB#4>, pred:1, pred:%CPSR
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#1(0x30000000 / 0x80000000 = 37.50%) BB#4(0x50000000 / 0x80000000 = 62.50%)

BB#1: derived from LLVM BB %3
    Predecessors according to CFG: BB#0
	%vreg6<def> = t2MOVi32imm <ga:@flag_strict_aliasing>; rGPR:%vreg6
	%vreg7<def> = t2LDRi12 %vreg6<kill>, 0, pred:14, pred:%noreg; mem:LD4[@flag_strict_aliasing] GPRnopc:%vreg7 rGPR:%vreg6
	%vreg8<def> = t2MOVi 0, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg8
	%vreg5<def> = COPY %vreg8; GPR:%vreg5 rGPR:%vreg8
	t2CMPri %vreg7<kill>, 0, pred:14, pred:%noreg, %CPSR<imp-def>; GPRnopc:%vreg7
	t2Bcc <BB#3>, pred:0, pred:%CPSR
	t2B <BB#2>, pred:14, pred:%noreg
    Successors according to CFG: BB#3(0x30000000 / 0x80000000 = 37.50%) BB#2(0x50000000 / 0x80000000 = 62.50%)

BB#2: derived from LLVM BB %6
    Predecessors according to CFG: BB#1
	%vreg9<def> = t2MOVi32imm <ga:@new_alias_set.last_alias_set>; rGPR:%vreg9
	%vreg10<def> = t2LDRi12 %vreg9, 0, pred:14, pred:%noreg; mem:LD4[@new_alias_set.last_alias_set] GPRnopc:%vreg10 rGPR:%vreg9
	%vreg11<def> = t2ADDri %vreg10<kill>, 1, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg11,%vreg10
	t2STRi12 %vreg11, %vreg9, 0, pred:14, pred:%noreg; mem:ST4[@new_alias_set.last_alias_set] GPRnopc:%vreg11 rGPR:%vreg9
	%vreg1<def> = COPY %vreg11; GPR:%vreg1 GPRnopc:%vreg11
    Successors according to CFG: BB#3(?%)

BB#3: derived from LLVM BB %new_alias_set.exit
    Predecessors according to CFG: BB#1 BB#2
	%vreg2<def> = PHI %vreg5, <BB#1>, %vreg1, <BB#2>; GPR:%vreg2,%vreg5,%vreg1
	%vreg12<def> = t2MOVi32imm <ga:@get_frame_alias_set.set>; rGPR:%vreg12
	t2STRi12 %vreg2, %vreg12<kill>, 0, pred:14, pred:%noreg; mem:ST4[@get_frame_alias_set.set] GPR:%vreg2 rGPR:%vreg12
    Successors according to CFG: BB#4(?%)

BB#4: derived from LLVM BB %9
    Predecessors according to CFG: BB#0 BB#3
	%vreg3<def> = PHI %vreg0, <BB#0>, %vreg2, <BB#3>; GPR:%vreg3,%vreg2 GPRnopc:%vreg0
	%R0<def> = COPY %vreg3; GPR:%vreg3
	tBX_RET pred:14, pred:%noreg, %R0<imp-use>

# End machine code for function get_frame_alias_set.

# After Local Stack Slot Allocation:
# Machine code for function get_frame_alias_set: SSA

BB#0: derived from LLVM BB %0
	%vreg4<def> = t2MOVi32imm <ga:@get_frame_alias_set.set>; rGPR:%vreg4
	%vreg0<def> = t2LDRi12 %vreg4<kill>, 0, pred:14, pred:%noreg; mem:LD4[@get_frame_alias_set.set] GPRnopc:%vreg0 rGPR:%vreg4
	t2CMPri %vreg0, -1, pred:14, pred:%noreg, %CPSR<imp-def>; GPRnopc:%vreg0
	t2Bcc <BB#4>, pred:1, pred:%CPSR
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#1(0x30000000 / 0x80000000 = 37.50%) BB#4(0x50000000 / 0x80000000 = 62.50%)

BB#1: derived from LLVM BB %3
    Predecessors according to CFG: BB#0
	%vreg6<def> = t2MOVi32imm <ga:@flag_strict_aliasing>; rGPR:%vreg6
	%vreg7<def> = t2LDRi12 %vreg6<kill>, 0, pred:14, pred:%noreg; mem:LD4[@flag_strict_aliasing] GPRnopc:%vreg7 rGPR:%vreg6
	%vreg8<def> = t2MOVi 0, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg8
	%vreg5<def> = COPY %vreg8; GPR:%vreg5 rGPR:%vreg8
	t2CMPri %vreg7<kill>, 0, pred:14, pred:%noreg, %CPSR<imp-def>; GPRnopc:%vreg7
	t2Bcc <BB#3>, pred:0, pred:%CPSR
	t2B <BB#2>, pred:14, pred:%noreg
    Successors according to CFG: BB#3(0x30000000 / 0x80000000 = 37.50%) BB#2(0x50000000 / 0x80000000 = 62.50%)

BB#2: derived from LLVM BB %6
    Predecessors according to CFG: BB#1
	%vreg9<def> = t2MOVi32imm <ga:@new_alias_set.last_alias_set>; rGPR:%vreg9
	%vreg10<def> = t2LDRi12 %vreg9, 0, pred:14, pred:%noreg; mem:LD4[@new_alias_set.last_alias_set] GPRnopc:%vreg10 rGPR:%vreg9
	%vreg11<def> = t2ADDri %vreg10<kill>, 1, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg11,%vreg10
	t2STRi12 %vreg11, %vreg9, 0, pred:14, pred:%noreg; mem:ST4[@new_alias_set.last_alias_set] GPRnopc:%vreg11 rGPR:%vreg9
	%vreg1<def> = COPY %vreg11; GPR:%vreg1 GPRnopc:%vreg11
    Successors according to CFG: BB#3(?%)

BB#3: derived from LLVM BB %new_alias_set.exit
    Predecessors according to CFG: BB#1 BB#2
	%vreg2<def> = PHI %vreg5, <BB#1>, %vreg1, <BB#2>; GPR:%vreg2,%vreg5,%vreg1
	%vreg12<def> = t2MOVi32imm <ga:@get_frame_alias_set.set>; rGPR:%vreg12
	t2STRi12 %vreg2, %vreg12<kill>, 0, pred:14, pred:%noreg; mem:ST4[@get_frame_alias_set.set] GPR:%vreg2 rGPR:%vreg12
    Successors according to CFG: BB#4(?%)

BB#4: derived from LLVM BB %9
    Predecessors according to CFG: BB#0 BB#3
	%vreg3<def> = PHI %vreg0, <BB#0>, %vreg2, <BB#3>; GPR:%vreg3,%vreg2 GPRnopc:%vreg0
	%R0<def> = COPY %vreg3; GPR:%vreg3
	tBX_RET pred:14, pred:%noreg, %R0<imp-use>

# End machine code for function get_frame_alias_set.

# After Remove dead machine instructions:
# Machine code for function get_frame_alias_set: SSA

BB#0: derived from LLVM BB %0
	%vreg4<def> = t2MOVi32imm <ga:@get_frame_alias_set.set>; rGPR:%vreg4
	%vreg0<def> = t2LDRi12 %vreg4<kill>, 0, pred:14, pred:%noreg; mem:LD4[@get_frame_alias_set.set] GPRnopc:%vreg0 rGPR:%vreg4
	t2CMPri %vreg0, -1, pred:14, pred:%noreg, %CPSR<imp-def>; GPRnopc:%vreg0
	t2Bcc <BB#4>, pred:1, pred:%CPSR
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#1(0x30000000 / 0x80000000 = 37.50%) BB#4(0x50000000 / 0x80000000 = 62.50%)

BB#1: derived from LLVM BB %3
    Predecessors according to CFG: BB#0
	%vreg6<def> = t2MOVi32imm <ga:@flag_strict_aliasing>; rGPR:%vreg6
	%vreg7<def> = t2LDRi12 %vreg6<kill>, 0, pred:14, pred:%noreg; mem:LD4[@flag_strict_aliasing] GPRnopc:%vreg7 rGPR:%vreg6
	%vreg8<def> = t2MOVi 0, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg8
	%vreg5<def> = COPY %vreg8; GPR:%vreg5 rGPR:%vreg8
	t2CMPri %vreg7<kill>, 0, pred:14, pred:%noreg, %CPSR<imp-def>; GPRnopc:%vreg7
	t2Bcc <BB#3>, pred:0, pred:%CPSR
	t2B <BB#2>, pred:14, pred:%noreg
    Successors according to CFG: BB#3(0x30000000 / 0x80000000 = 37.50%) BB#2(0x50000000 / 0x80000000 = 62.50%)

BB#2: derived from LLVM BB %6
    Predecessors according to CFG: BB#1
	%vreg9<def> = t2MOVi32imm <ga:@new_alias_set.last_alias_set>; rGPR:%vreg9
	%vreg10<def> = t2LDRi12 %vreg9, 0, pred:14, pred:%noreg; mem:LD4[@new_alias_set.last_alias_set] GPRnopc:%vreg10 rGPR:%vreg9
	%vreg11<def> = t2ADDri %vreg10<kill>, 1, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg11,%vreg10
	t2STRi12 %vreg11, %vreg9, 0, pred:14, pred:%noreg; mem:ST4[@new_alias_set.last_alias_set] GPRnopc:%vreg11 rGPR:%vreg9
	%vreg1<def> = COPY %vreg11; GPR:%vreg1 GPRnopc:%vreg11
    Successors according to CFG: BB#3(?%)

BB#3: derived from LLVM BB %new_alias_set.exit
    Predecessors according to CFG: BB#1 BB#2
	%vreg2<def> = PHI %vreg5, <BB#1>, %vreg1, <BB#2>; GPR:%vreg2,%vreg5,%vreg1
	%vreg12<def> = t2MOVi32imm <ga:@get_frame_alias_set.set>; rGPR:%vreg12
	t2STRi12 %vreg2, %vreg12<kill>, 0, pred:14, pred:%noreg; mem:ST4[@get_frame_alias_set.set] GPR:%vreg2 rGPR:%vreg12
    Successors according to CFG: BB#4(?%)

BB#4: derived from LLVM BB %9
    Predecessors according to CFG: BB#0 BB#3
	%vreg3<def> = PHI %vreg0, <BB#0>, %vreg2, <BB#3>; GPR:%vreg3,%vreg2 GPRnopc:%vreg0
	%R0<def> = COPY %vreg3; GPR:%vreg3
	tBX_RET pred:14, pred:%noreg, %R0<imp-use>

# End machine code for function get_frame_alias_set.

# After Machine Loop Invariant Code Motion:
# Machine code for function get_frame_alias_set: SSA

BB#0: derived from LLVM BB %0
	%vreg4<def> = t2MOVi32imm <ga:@get_frame_alias_set.set>; rGPR:%vreg4
	%vreg0<def> = t2LDRi12 %vreg4<kill>, 0, pred:14, pred:%noreg; mem:LD4[@get_frame_alias_set.set] GPRnopc:%vreg0 rGPR:%vreg4
	t2CMPri %vreg0, -1, pred:14, pred:%noreg, %CPSR<imp-def>; GPRnopc:%vreg0
	t2Bcc <BB#4>, pred:1, pred:%CPSR
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#1(0x30000000 / 0x80000000 = 37.50%) BB#4(0x50000000 / 0x80000000 = 62.50%)

BB#1: derived from LLVM BB %3
    Predecessors according to CFG: BB#0
	%vreg6<def> = t2MOVi32imm <ga:@flag_strict_aliasing>; rGPR:%vreg6
	%vreg7<def> = t2LDRi12 %vreg6<kill>, 0, pred:14, pred:%noreg; mem:LD4[@flag_strict_aliasing] GPRnopc:%vreg7 rGPR:%vreg6
	%vreg8<def> = t2MOVi 0, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg8
	%vreg5<def> = COPY %vreg8; GPR:%vreg5 rGPR:%vreg8
	t2CMPri %vreg7<kill>, 0, pred:14, pred:%noreg, %CPSR<imp-def>; GPRnopc:%vreg7
	t2Bcc <BB#3>, pred:0, pred:%CPSR
	t2B <BB#2>, pred:14, pred:%noreg
    Successors according to CFG: BB#3(0x30000000 / 0x80000000 = 37.50%) BB#2(0x50000000 / 0x80000000 = 62.50%)

BB#2: derived from LLVM BB %6
    Predecessors according to CFG: BB#1
	%vreg9<def> = t2MOVi32imm <ga:@new_alias_set.last_alias_set>; rGPR:%vreg9
	%vreg10<def> = t2LDRi12 %vreg9, 0, pred:14, pred:%noreg; mem:LD4[@new_alias_set.last_alias_set] GPRnopc:%vreg10 rGPR:%vreg9
	%vreg11<def> = t2ADDri %vreg10<kill>, 1, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg11,%vreg10
	t2STRi12 %vreg11, %vreg9, 0, pred:14, pred:%noreg; mem:ST4[@new_alias_set.last_alias_set] GPRnopc:%vreg11 rGPR:%vreg9
	%vreg1<def> = COPY %vreg11; GPR:%vreg1 GPRnopc:%vreg11
    Successors according to CFG: BB#3(?%)

BB#3: derived from LLVM BB %new_alias_set.exit
    Predecessors according to CFG: BB#1 BB#2
	%vreg2<def> = PHI %vreg5, <BB#1>, %vreg1, <BB#2>; GPR:%vreg2,%vreg5,%vreg1
	%vreg12<def> = t2MOVi32imm <ga:@get_frame_alias_set.set>; rGPR:%vreg12
	t2STRi12 %vreg2, %vreg12<kill>, 0, pred:14, pred:%noreg; mem:ST4[@get_frame_alias_set.set] GPR:%vreg2 rGPR:%vreg12
    Successors according to CFG: BB#4(?%)

BB#4: derived from LLVM BB %9
    Predecessors according to CFG: BB#0 BB#3
	%vreg3<def> = PHI %vreg0, <BB#0>, %vreg2, <BB#3>; GPR:%vreg3,%vreg2 GPRnopc:%vreg0
	%R0<def> = COPY %vreg3; GPR:%vreg3
	tBX_RET pred:14, pred:%noreg, %R0<imp-use>

# End machine code for function get_frame_alias_set.

# After Machine Common Subexpression Elimination:
# Machine code for function get_frame_alias_set: SSA

BB#0: derived from LLVM BB %0
	%vreg4<def> = t2MOVi32imm <ga:@get_frame_alias_set.set>; rGPR:%vreg4
	%vreg0<def> = t2LDRi12 %vreg4, 0, pred:14, pred:%noreg; mem:LD4[@get_frame_alias_set.set] GPRnopc:%vreg0 rGPR:%vreg4
	t2CMPri %vreg0, -1, pred:14, pred:%noreg, %CPSR<imp-def>; GPRnopc:%vreg0
	t2Bcc <BB#4>, pred:1, pred:%CPSR
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#1(0x30000000 / 0x80000000 = 37.50%) BB#4(0x50000000 / 0x80000000 = 62.50%)

BB#1: derived from LLVM BB %3
    Predecessors according to CFG: BB#0
	%vreg6<def> = t2MOVi32imm <ga:@flag_strict_aliasing>; rGPR:%vreg6
	%vreg7<def> = t2LDRi12 %vreg6<kill>, 0, pred:14, pred:%noreg; mem:LD4[@flag_strict_aliasing] GPRnopc:%vreg7 rGPR:%vreg6
	%vreg8<def> = t2MOVi 0, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg8
	%vreg5<def> = COPY %vreg8; GPR:%vreg5 rGPR:%vreg8
	t2CMPri %vreg7<kill>, 0, pred:14, pred:%noreg, %CPSR<imp-def>; GPRnopc:%vreg7
	t2Bcc <BB#3>, pred:0, pred:%CPSR
	t2B <BB#2>, pred:14, pred:%noreg
    Successors according to CFG: BB#3(0x30000000 / 0x80000000 = 37.50%) BB#2(0x50000000 / 0x80000000 = 62.50%)

BB#2: derived from LLVM BB %6
    Predecessors according to CFG: BB#1
	%vreg9<def> = t2MOVi32imm <ga:@new_alias_set.last_alias_set>; rGPR:%vreg9
	%vreg10<def> = t2LDRi12 %vreg9, 0, pred:14, pred:%noreg; mem:LD4[@new_alias_set.last_alias_set] GPRnopc:%vreg10 rGPR:%vreg9
	%vreg11<def> = t2ADDri %vreg10<kill>, 1, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg11,%vreg10
	t2STRi12 %vreg11, %vreg9, 0, pred:14, pred:%noreg; mem:ST4[@new_alias_set.last_alias_set] GPRnopc:%vreg11 rGPR:%vreg9
	%vreg1<def> = COPY %vreg11; GPR:%vreg1 GPRnopc:%vreg11
    Successors according to CFG: BB#3(?%)

BB#3: derived from LLVM BB %new_alias_set.exit
    Predecessors according to CFG: BB#1 BB#2
	%vreg2<def> = PHI %vreg5, <BB#1>, %vreg1, <BB#2>; GPR:%vreg2,%vreg5,%vreg1
	t2STRi12 %vreg2, %vreg4, 0, pred:14, pred:%noreg; mem:ST4[@get_frame_alias_set.set] GPR:%vreg2 rGPR:%vreg4
    Successors according to CFG: BB#4(?%)

BB#4: derived from LLVM BB %9
    Predecessors according to CFG: BB#0 BB#3
	%vreg3<def> = PHI %vreg0, <BB#0>, %vreg2, <BB#3>; GPR:%vreg3,%vreg2 GPRnopc:%vreg0
	%R0<def> = COPY %vreg3; GPR:%vreg3
	tBX_RET pred:14, pred:%noreg, %R0<imp-use>

# End machine code for function get_frame_alias_set.

# After Machine code sinking:
# Machine code for function get_frame_alias_set: SSA

BB#0: derived from LLVM BB %0
	%vreg4<def> = t2MOVi32imm <ga:@get_frame_alias_set.set>; rGPR:%vreg4
	%vreg0<def> = t2LDRi12 %vreg4, 0, pred:14, pred:%noreg; mem:LD4[@get_frame_alias_set.set] GPRnopc:%vreg0 rGPR:%vreg4
	t2CMPri %vreg0, -1, pred:14, pred:%noreg, %CPSR<imp-def>; GPRnopc:%vreg0
	t2Bcc <BB#4>, pred:1, pred:%CPSR
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#1(0x30000000 / 0x80000000 = 37.50%) BB#4(0x50000000 / 0x80000000 = 62.50%)

BB#1: derived from LLVM BB %3
    Predecessors according to CFG: BB#0
	%vreg6<def> = t2MOVi32imm <ga:@flag_strict_aliasing>; rGPR:%vreg6
	%vreg7<def> = t2LDRi12 %vreg6<kill>, 0, pred:14, pred:%noreg; mem:LD4[@flag_strict_aliasing] GPRnopc:%vreg7 rGPR:%vreg6
	t2CMPri %vreg7<kill>, 0, pred:14, pred:%noreg, %CPSR<imp-def>; GPRnopc:%vreg7
	t2Bcc <BB#2>, pred:1, pred:%CPSR
    Successors according to CFG: BB#5(0x30000000 / 0x80000000 = 37.50%) BB#2(0x50000000 / 0x80000000 = 62.50%)

BB#5: 
    Predecessors according to CFG: BB#1
	%vreg8<def> = t2MOVi 0, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg8
	%vreg5<def> = COPY %vreg8; GPR:%vreg5 rGPR:%vreg8
	t2B <BB#3>, pred:14, pred:%noreg
    Successors according to CFG: BB#3(?%)

BB#2: derived from LLVM BB %6
    Predecessors according to CFG: BB#1
	%vreg9<def> = t2MOVi32imm <ga:@new_alias_set.last_alias_set>; rGPR:%vreg9
	%vreg10<def> = t2LDRi12 %vreg9, 0, pred:14, pred:%noreg; mem:LD4[@new_alias_set.last_alias_set] GPRnopc:%vreg10 rGPR:%vreg9
	%vreg11<def> = t2ADDri %vreg10<kill>, 1, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg11,%vreg10
	t2STRi12 %vreg11, %vreg9, 0, pred:14, pred:%noreg; mem:ST4[@new_alias_set.last_alias_set] GPRnopc:%vreg11 rGPR:%vreg9
	%vreg1<def> = COPY %vreg11; GPR:%vreg1 GPRnopc:%vreg11
    Successors according to CFG: BB#3(?%)

BB#3: derived from LLVM BB %new_alias_set.exit
    Predecessors according to CFG: BB#2 BB#5
	%vreg2<def> = PHI %vreg5, <BB#5>, %vreg1, <BB#2>; GPR:%vreg2,%vreg5,%vreg1
	t2STRi12 %vreg2, %vreg4, 0, pred:14, pred:%noreg; mem:ST4[@get_frame_alias_set.set] GPR:%vreg2 rGPR:%vreg4
    Successors according to CFG: BB#4(?%)

BB#4: derived from LLVM BB %9
    Predecessors according to CFG: BB#0 BB#3
	%vreg3<def> = PHI %vreg0, <BB#0>, %vreg2, <BB#3>; GPR:%vreg3,%vreg2 GPRnopc:%vreg0
	%R0<def> = COPY %vreg3; GPR:%vreg3
	tBX_RET pred:14, pred:%noreg, %R0<imp-use>

# End machine code for function get_frame_alias_set.

# After Peephole Optimizations:
# Machine code for function get_frame_alias_set: SSA

BB#0: derived from LLVM BB %0
	%vreg4<def> = t2MOVi32imm <ga:@get_frame_alias_set.set>; rGPR:%vreg4
	%vreg0<def> = t2LDRi12 %vreg4, 0, pred:14, pred:%noreg; mem:LD4[@get_frame_alias_set.set] GPRnopc:%vreg0 rGPR:%vreg4
	t2CMPri %vreg0, -1, pred:14, pred:%noreg, %CPSR<imp-def>; GPRnopc:%vreg0
	t2Bcc <BB#4>, pred:1, pred:%CPSR
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#1(0x30000000 / 0x80000000 = 37.50%) BB#4(0x50000000 / 0x80000000 = 62.50%)

BB#1: derived from LLVM BB %3
    Predecessors according to CFG: BB#0
	%vreg6<def> = t2MOVi32imm <ga:@flag_strict_aliasing>; rGPR:%vreg6
	%vreg7<def> = t2LDRi12 %vreg6<kill>, 0, pred:14, pred:%noreg; mem:LD4[@flag_strict_aliasing] GPRnopc:%vreg7 rGPR:%vreg6
	t2CMPri %vreg7<kill>, 0, pred:14, pred:%noreg, %CPSR<imp-def>; GPRnopc:%vreg7
	t2Bcc <BB#2>, pred:1, pred:%CPSR
    Successors according to CFG: BB#5(0x30000000 / 0x80000000 = 37.50%) BB#2(0x50000000 / 0x80000000 = 62.50%)

BB#5: 
    Predecessors according to CFG: BB#1
	%vreg8<def> = t2MOVi 0, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg8
	%vreg5<def> = COPY %vreg8; GPR:%vreg5 rGPR:%vreg8
	t2B <BB#3>, pred:14, pred:%noreg
    Successors according to CFG: BB#3(?%)

BB#2: derived from LLVM BB %6
    Predecessors according to CFG: BB#1
	%vreg9<def> = t2MOVi32imm <ga:@new_alias_set.last_alias_set>; rGPR:%vreg9
	%vreg10<def> = t2LDRi12 %vreg9, 0, pred:14, pred:%noreg; mem:LD4[@new_alias_set.last_alias_set] GPRnopc:%vreg10 rGPR:%vreg9
	%vreg11<def> = t2ADDri %vreg10<kill>, 1, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg11,%vreg10
	t2STRi12 %vreg11, %vreg9, 0, pred:14, pred:%noreg; mem:ST4[@new_alias_set.last_alias_set] GPRnopc:%vreg11 rGPR:%vreg9
	%vreg1<def> = COPY %vreg11; GPR:%vreg1 GPRnopc:%vreg11
    Successors according to CFG: BB#3(?%)

BB#3: derived from LLVM BB %new_alias_set.exit
    Predecessors according to CFG: BB#2 BB#5
	%vreg2<def> = PHI %vreg5, <BB#5>, %vreg1, <BB#2>; GPR:%vreg2,%vreg5,%vreg1
	t2STRi12 %vreg2, %vreg4, 0, pred:14, pred:%noreg; mem:ST4[@get_frame_alias_set.set] GPR:%vreg2 rGPR:%vreg4
    Successors according to CFG: BB#4(?%)

BB#4: derived from LLVM BB %9
    Predecessors according to CFG: BB#0 BB#3
	%vreg3<def> = PHI %vreg0, <BB#0>, %vreg2, <BB#3>; GPR:%vreg3,%vreg2 GPRnopc:%vreg0
	%R0<def> = COPY %vreg3; GPR:%vreg3
	tBX_RET pred:14, pred:%noreg, %R0<imp-use>

# End machine code for function get_frame_alias_set.

# After Remove dead machine instructions:
# Machine code for function get_frame_alias_set: SSA

BB#0: derived from LLVM BB %0
	%vreg4<def> = t2MOVi32imm <ga:@get_frame_alias_set.set>; rGPR:%vreg4
	%vreg0<def> = t2LDRi12 %vreg4, 0, pred:14, pred:%noreg; mem:LD4[@get_frame_alias_set.set] GPRnopc:%vreg0 rGPR:%vreg4
	t2CMPri %vreg0, -1, pred:14, pred:%noreg, %CPSR<imp-def>; GPRnopc:%vreg0
	t2Bcc <BB#4>, pred:1, pred:%CPSR
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#1(0x30000000 / 0x80000000 = 37.50%) BB#4(0x50000000 / 0x80000000 = 62.50%)

BB#1: derived from LLVM BB %3
    Predecessors according to CFG: BB#0
	%vreg6<def> = t2MOVi32imm <ga:@flag_strict_aliasing>; rGPR:%vreg6
	%vreg7<def> = t2LDRi12 %vreg6<kill>, 0, pred:14, pred:%noreg; mem:LD4[@flag_strict_aliasing] GPRnopc:%vreg7 rGPR:%vreg6
	t2CMPri %vreg7<kill>, 0, pred:14, pred:%noreg, %CPSR<imp-def>; GPRnopc:%vreg7
	t2Bcc <BB#2>, pred:1, pred:%CPSR
    Successors according to CFG: BB#5(0x30000000 / 0x80000000 = 37.50%) BB#2(0x50000000 / 0x80000000 = 62.50%)

BB#5: 
    Predecessors according to CFG: BB#1
	%vreg8<def> = t2MOVi 0, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg8
	%vreg5<def> = COPY %vreg8; GPR:%vreg5 rGPR:%vreg8
	t2B <BB#3>, pred:14, pred:%noreg
    Successors according to CFG: BB#3(?%)

BB#2: derived from LLVM BB %6
    Predecessors according to CFG: BB#1
	%vreg9<def> = t2MOVi32imm <ga:@new_alias_set.last_alias_set>; rGPR:%vreg9
	%vreg10<def> = t2LDRi12 %vreg9, 0, pred:14, pred:%noreg; mem:LD4[@new_alias_set.last_alias_set] GPRnopc:%vreg10 rGPR:%vreg9
	%vreg11<def> = t2ADDri %vreg10<kill>, 1, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg11,%vreg10
	t2STRi12 %vreg11, %vreg9, 0, pred:14, pred:%noreg; mem:ST4[@new_alias_set.last_alias_set] GPRnopc:%vreg11 rGPR:%vreg9
	%vreg1<def> = COPY %vreg11; GPR:%vreg1 GPRnopc:%vreg11
    Successors according to CFG: BB#3(?%)

BB#3: derived from LLVM BB %new_alias_set.exit
    Predecessors according to CFG: BB#2 BB#5
	%vreg2<def> = PHI %vreg5, <BB#5>, %vreg1, <BB#2>; GPR:%vreg2,%vreg5,%vreg1
	t2STRi12 %vreg2, %vreg4, 0, pred:14, pred:%noreg; mem:ST4[@get_frame_alias_set.set] GPR:%vreg2 rGPR:%vreg4
    Successors according to CFG: BB#4(?%)

BB#4: derived from LLVM BB %9
    Predecessors according to CFG: BB#0 BB#3
	%vreg3<def> = PHI %vreg0, <BB#0>, %vreg2, <BB#3>; GPR:%vreg3,%vreg2 GPRnopc:%vreg0
	%R0<def> = COPY %vreg3; GPR:%vreg3
	tBX_RET pred:14, pred:%noreg, %R0<imp-use>

# End machine code for function get_frame_alias_set.

# After ARM MLA / MLS expansion pass:
# Machine code for function get_frame_alias_set: SSA

BB#0: derived from LLVM BB %0
	%vreg4<def> = t2MOVi32imm <ga:@get_frame_alias_set.set>; rGPR:%vreg4
	%vreg0<def> = t2LDRi12 %vreg4, 0, pred:14, pred:%noreg; mem:LD4[@get_frame_alias_set.set] GPRnopc:%vreg0 rGPR:%vreg4
	t2CMPri %vreg0, -1, pred:14, pred:%noreg, %CPSR<imp-def>; GPRnopc:%vreg0
	t2Bcc <BB#4>, pred:1, pred:%CPSR
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#1(0x30000000 / 0x80000000 = 37.50%) BB#4(0x50000000 / 0x80000000 = 62.50%)

BB#1: derived from LLVM BB %3
    Predecessors according to CFG: BB#0
	%vreg6<def> = t2MOVi32imm <ga:@flag_strict_aliasing>; rGPR:%vreg6
	%vreg7<def> = t2LDRi12 %vreg6<kill>, 0, pred:14, pred:%noreg; mem:LD4[@flag_strict_aliasing] GPRnopc:%vreg7 rGPR:%vreg6
	t2CMPri %vreg7<kill>, 0, pred:14, pred:%noreg, %CPSR<imp-def>; GPRnopc:%vreg7
	t2Bcc <BB#2>, pred:1, pred:%CPSR
    Successors according to CFG: BB#5(0x30000000 / 0x80000000 = 37.50%) BB#2(0x50000000 / 0x80000000 = 62.50%)

BB#5: 
    Predecessors according to CFG: BB#1
	%vreg8<def> = t2MOVi 0, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg8
	%vreg5<def> = COPY %vreg8; GPR:%vreg5 rGPR:%vreg8
	t2B <BB#3>, pred:14, pred:%noreg
    Successors according to CFG: BB#3(?%)

BB#2: derived from LLVM BB %6
    Predecessors according to CFG: BB#1
	%vreg9<def> = t2MOVi32imm <ga:@new_alias_set.last_alias_set>; rGPR:%vreg9
	%vreg10<def> = t2LDRi12 %vreg9, 0, pred:14, pred:%noreg; mem:LD4[@new_alias_set.last_alias_set] GPRnopc:%vreg10 rGPR:%vreg9
	%vreg11<def> = t2ADDri %vreg10<kill>, 1, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg11,%vreg10
	t2STRi12 %vreg11, %vreg9, 0, pred:14, pred:%noreg; mem:ST4[@new_alias_set.last_alias_set] GPRnopc:%vreg11 rGPR:%vreg9
	%vreg1<def> = COPY %vreg11; GPR:%vreg1 GPRnopc:%vreg11
    Successors according to CFG: BB#3(?%)

BB#3: derived from LLVM BB %new_alias_set.exit
    Predecessors according to CFG: BB#2 BB#5
	%vreg2<def> = PHI %vreg5, <BB#5>, %vreg1, <BB#2>; GPR:%vreg2,%vreg5,%vreg1
	t2STRi12 %vreg2, %vreg4, 0, pred:14, pred:%noreg; mem:ST4[@get_frame_alias_set.set] GPR:%vreg2 rGPR:%vreg4
    Successors according to CFG: BB#4(?%)

BB#4: derived from LLVM BB %9
    Predecessors according to CFG: BB#0 BB#3
	%vreg3<def> = PHI %vreg0, <BB#0>, %vreg2, <BB#3>; GPR:%vreg3,%vreg2 GPRnopc:%vreg0
	%R0<def> = COPY %vreg3; GPR:%vreg3
	tBX_RET pred:14, pred:%noreg, %R0<imp-use>

# End machine code for function get_frame_alias_set.

# After ARM pre- register allocation load / store optimization pass:
# Machine code for function get_frame_alias_set: SSA

BB#0: derived from LLVM BB %0
	%vreg4<def> = t2MOVi32imm <ga:@get_frame_alias_set.set>; rGPR:%vreg4
	%vreg0<def> = t2LDRi12 %vreg4, 0, pred:14, pred:%noreg; mem:LD4[@get_frame_alias_set.set] GPRnopc:%vreg0 rGPR:%vreg4
	t2CMPri %vreg0, -1, pred:14, pred:%noreg, %CPSR<imp-def>; GPRnopc:%vreg0
	t2Bcc <BB#4>, pred:1, pred:%CPSR
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#1(0x30000000 / 0x80000000 = 37.50%) BB#4(0x50000000 / 0x80000000 = 62.50%)

BB#1: derived from LLVM BB %3
    Predecessors according to CFG: BB#0
	%vreg6<def> = t2MOVi32imm <ga:@flag_strict_aliasing>; rGPR:%vreg6
	%vreg7<def> = t2LDRi12 %vreg6<kill>, 0, pred:14, pred:%noreg; mem:LD4[@flag_strict_aliasing] GPRnopc:%vreg7 rGPR:%vreg6
	t2CMPri %vreg7<kill>, 0, pred:14, pred:%noreg, %CPSR<imp-def>; GPRnopc:%vreg7
	t2Bcc <BB#2>, pred:1, pred:%CPSR
    Successors according to CFG: BB#5(0x30000000 / 0x80000000 = 37.50%) BB#2(0x50000000 / 0x80000000 = 62.50%)

BB#5: 
    Predecessors according to CFG: BB#1
	%vreg8<def> = t2MOVi 0, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg8
	%vreg5<def> = COPY %vreg8; GPR:%vreg5 rGPR:%vreg8
	t2B <BB#3>, pred:14, pred:%noreg
    Successors according to CFG: BB#3(?%)

BB#2: derived from LLVM BB %6
    Predecessors according to CFG: BB#1
	%vreg9<def> = t2MOVi32imm <ga:@new_alias_set.last_alias_set>; rGPR:%vreg9
	%vreg10<def> = t2LDRi12 %vreg9, 0, pred:14, pred:%noreg; mem:LD4[@new_alias_set.last_alias_set] GPRnopc:%vreg10 rGPR:%vreg9
	%vreg11<def> = t2ADDri %vreg10<kill>, 1, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg11,%vreg10
	t2STRi12 %vreg11, %vreg9, 0, pred:14, pred:%noreg; mem:ST4[@new_alias_set.last_alias_set] GPRnopc:%vreg11 rGPR:%vreg9
	%vreg1<def> = COPY %vreg11; GPR:%vreg1 GPRnopc:%vreg11
    Successors according to CFG: BB#3(?%)

BB#3: derived from LLVM BB %new_alias_set.exit
    Predecessors according to CFG: BB#2 BB#5
	%vreg2<def> = PHI %vreg5, <BB#5>, %vreg1, <BB#2>; GPR:%vreg2,%vreg5,%vreg1
	t2STRi12 %vreg2, %vreg4, 0, pred:14, pred:%noreg; mem:ST4[@get_frame_alias_set.set] GPR:%vreg2 rGPR:%vreg4
    Successors according to CFG: BB#4(?%)

BB#4: derived from LLVM BB %9
    Predecessors according to CFG: BB#0 BB#3
	%vreg3<def> = PHI %vreg0, <BB#0>, %vreg2, <BB#3>; GPR:%vreg3,%vreg2 GPRnopc:%vreg0
	%R0<def> = COPY %vreg3; GPR:%vreg3
	tBX_RET pred:14, pred:%noreg, %R0<imp-use>

# End machine code for function get_frame_alias_set.

# After ARM A15 S->D optimizer:
# Machine code for function get_frame_alias_set: SSA

BB#0: derived from LLVM BB %0
	%vreg4<def> = t2MOVi32imm <ga:@get_frame_alias_set.set>; rGPR:%vreg4
	%vreg0<def> = t2LDRi12 %vreg4, 0, pred:14, pred:%noreg; mem:LD4[@get_frame_alias_set.set] GPRnopc:%vreg0 rGPR:%vreg4
	t2CMPri %vreg0, -1, pred:14, pred:%noreg, %CPSR<imp-def>; GPRnopc:%vreg0
	t2Bcc <BB#4>, pred:1, pred:%CPSR
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#1(0x30000000 / 0x80000000 = 37.50%) BB#4(0x50000000 / 0x80000000 = 62.50%)

BB#1: derived from LLVM BB %3
    Predecessors according to CFG: BB#0
	%vreg6<def> = t2MOVi32imm <ga:@flag_strict_aliasing>; rGPR:%vreg6
	%vreg7<def> = t2LDRi12 %vreg6<kill>, 0, pred:14, pred:%noreg; mem:LD4[@flag_strict_aliasing] GPRnopc:%vreg7 rGPR:%vreg6
	t2CMPri %vreg7<kill>, 0, pred:14, pred:%noreg, %CPSR<imp-def>; GPRnopc:%vreg7
	t2Bcc <BB#2>, pred:1, pred:%CPSR
    Successors according to CFG: BB#5(0x30000000 / 0x80000000 = 37.50%) BB#2(0x50000000 / 0x80000000 = 62.50%)

BB#5: 
    Predecessors according to CFG: BB#1
	%vreg8<def> = t2MOVi 0, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg8
	%vreg5<def> = COPY %vreg8; GPR:%vreg5 rGPR:%vreg8
	t2B <BB#3>, pred:14, pred:%noreg
    Successors according to CFG: BB#3(?%)

BB#2: derived from LLVM BB %6
    Predecessors according to CFG: BB#1
	%vreg9<def> = t2MOVi32imm <ga:@new_alias_set.last_alias_set>; rGPR:%vreg9
	%vreg10<def> = t2LDRi12 %vreg9, 0, pred:14, pred:%noreg; mem:LD4[@new_alias_set.last_alias_set] GPRnopc:%vreg10 rGPR:%vreg9
	%vreg11<def> = t2ADDri %vreg10<kill>, 1, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg11,%vreg10
	t2STRi12 %vreg11, %vreg9, 0, pred:14, pred:%noreg; mem:ST4[@new_alias_set.last_alias_set] GPRnopc:%vreg11 rGPR:%vreg9
	%vreg1<def> = COPY %vreg11; GPR:%vreg1 GPRnopc:%vreg11
    Successors according to CFG: BB#3(?%)

BB#3: derived from LLVM BB %new_alias_set.exit
    Predecessors according to CFG: BB#2 BB#5
	%vreg2<def> = PHI %vreg5, <BB#5>, %vreg1, <BB#2>; GPR:%vreg2,%vreg5,%vreg1
	t2STRi12 %vreg2, %vreg4, 0, pred:14, pred:%noreg; mem:ST4[@get_frame_alias_set.set] GPR:%vreg2 rGPR:%vreg4
    Successors according to CFG: BB#4(?%)

BB#4: derived from LLVM BB %9
    Predecessors according to CFG: BB#0 BB#3
	%vreg3<def> = PHI %vreg0, <BB#0>, %vreg2, <BB#3>; GPR:%vreg3,%vreg2 GPRnopc:%vreg0
	%R0<def> = COPY %vreg3; GPR:%vreg3
	tBX_RET pred:14, pred:%noreg, %R0<imp-use>

# End machine code for function get_frame_alias_set.

# After Process Implicit Definitions:
# Machine code for function get_frame_alias_set: SSA

BB#0: derived from LLVM BB %0
	%vreg4<def> = t2MOVi32imm <ga:@get_frame_alias_set.set>; rGPR:%vreg4
	%vreg0<def> = t2LDRi12 %vreg4, 0, pred:14, pred:%noreg; mem:LD4[@get_frame_alias_set.set] GPRnopc:%vreg0 rGPR:%vreg4
	t2CMPri %vreg0, -1, pred:14, pred:%noreg, %CPSR<imp-def>; GPRnopc:%vreg0
	t2Bcc <BB#4>, pred:1, pred:%CPSR
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#1(0x30000000 / 0x80000000 = 37.50%) BB#4(0x50000000 / 0x80000000 = 62.50%)

BB#1: derived from LLVM BB %3
    Predecessors according to CFG: BB#0
	%vreg6<def> = t2MOVi32imm <ga:@flag_strict_aliasing>; rGPR:%vreg6
	%vreg7<def> = t2LDRi12 %vreg6<kill>, 0, pred:14, pred:%noreg; mem:LD4[@flag_strict_aliasing] GPRnopc:%vreg7 rGPR:%vreg6
	t2CMPri %vreg7<kill>, 0, pred:14, pred:%noreg, %CPSR<imp-def>; GPRnopc:%vreg7
	t2Bcc <BB#2>, pred:1, pred:%CPSR
    Successors according to CFG: BB#5(0x30000000 / 0x80000000 = 37.50%) BB#2(0x50000000 / 0x80000000 = 62.50%)

BB#5: 
    Predecessors according to CFG: BB#1
	%vreg8<def> = t2MOVi 0, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg8
	%vreg5<def> = COPY %vreg8; GPR:%vreg5 rGPR:%vreg8
	t2B <BB#3>, pred:14, pred:%noreg
    Successors according to CFG: BB#3(?%)

BB#2: derived from LLVM BB %6
    Predecessors according to CFG: BB#1
	%vreg9<def> = t2MOVi32imm <ga:@new_alias_set.last_alias_set>; rGPR:%vreg9
	%vreg10<def> = t2LDRi12 %vreg9, 0, pred:14, pred:%noreg; mem:LD4[@new_alias_set.last_alias_set] GPRnopc:%vreg10 rGPR:%vreg9
	%vreg11<def> = t2ADDri %vreg10<kill>, 1, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg11,%vreg10
	t2STRi12 %vreg11, %vreg9, 0, pred:14, pred:%noreg; mem:ST4[@new_alias_set.last_alias_set] GPRnopc:%vreg11 rGPR:%vreg9
	%vreg1<def> = COPY %vreg11; GPR:%vreg1 GPRnopc:%vreg11
    Successors according to CFG: BB#3(?%)

BB#3: derived from LLVM BB %new_alias_set.exit
    Predecessors according to CFG: BB#2 BB#5
	%vreg2<def> = PHI %vreg5, <BB#5>, %vreg1, <BB#2>; GPR:%vreg2,%vreg5,%vreg1
	t2STRi12 %vreg2, %vreg4, 0, pred:14, pred:%noreg; mem:ST4[@get_frame_alias_set.set] GPR:%vreg2 rGPR:%vreg4
    Successors according to CFG: BB#4(?%)

BB#4: derived from LLVM BB %9
    Predecessors according to CFG: BB#0 BB#3
	%vreg3<def> = PHI %vreg0, <BB#0>, %vreg2, <BB#3>; GPR:%vreg3,%vreg2 GPRnopc:%vreg0
	%R0<def> = COPY %vreg3; GPR:%vreg3
	tBX_RET pred:14, pred:%noreg, %R0<imp-use>

# End machine code for function get_frame_alias_set.

# After Live Variable Analysis:
# Machine code for function get_frame_alias_set: SSA

BB#0: derived from LLVM BB %0
	%vreg4<def> = t2MOVi32imm <ga:@get_frame_alias_set.set>; rGPR:%vreg4
	%vreg0<def> = t2LDRi12 %vreg4, 0, pred:14, pred:%noreg; mem:LD4[@get_frame_alias_set.set] GPRnopc:%vreg0 rGPR:%vreg4
	t2CMPri %vreg0, -1, pred:14, pred:%noreg, %CPSR<imp-def>; GPRnopc:%vreg0
	t2Bcc <BB#5>, pred:1, pred:%CPSR<kill>
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#1(0x30000000 / 0x80000000 = 37.50%) BB#5(0x50000000 / 0x80000000 = 62.50%)

BB#1: derived from LLVM BB %3
    Predecessors according to CFG: BB#0
	%vreg6<def> = t2MOVi32imm <ga:@flag_strict_aliasing>; rGPR:%vreg6
	%vreg7<def> = t2LDRi12 %vreg6<kill>, 0, pred:14, pred:%noreg; mem:LD4[@flag_strict_aliasing] GPRnopc:%vreg7 rGPR:%vreg6
	t2CMPri %vreg7<kill>, 0, pred:14, pred:%noreg, %CPSR<imp-def>; GPRnopc:%vreg7
	t2Bcc <BB#3>, pred:1, pred:%CPSR<kill>
    Successors according to CFG: BB#2(0x30000000 / 0x80000000 = 37.50%) BB#3(0x50000000 / 0x80000000 = 62.50%)

BB#2: 
    Predecessors according to CFG: BB#1
	%vreg8<def> = t2MOVi 0, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg8
	%vreg5<def> = COPY %vreg8<kill>; GPR:%vreg5 rGPR:%vreg8
	t2B <BB#4>, pred:14, pred:%noreg
    Successors according to CFG: BB#4(?%)

BB#3: derived from LLVM BB %6
    Predecessors according to CFG: BB#1
	%vreg9<def> = t2MOVi32imm <ga:@new_alias_set.last_alias_set>; rGPR:%vreg9
	%vreg10<def> = t2LDRi12 %vreg9, 0, pred:14, pred:%noreg; mem:LD4[@new_alias_set.last_alias_set] GPRnopc:%vreg10 rGPR:%vreg9
	%vreg11<def> = t2ADDri %vreg10<kill>, 1, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg11,%vreg10
	t2STRi12 %vreg11, %vreg9<kill>, 0, pred:14, pred:%noreg; mem:ST4[@new_alias_set.last_alias_set] GPRnopc:%vreg11 rGPR:%vreg9
	%vreg1<def> = COPY %vreg11<kill>; GPR:%vreg1 GPRnopc:%vreg11
    Successors according to CFG: BB#4(?%)

BB#4: derived from LLVM BB %new_alias_set.exit
    Predecessors according to CFG: BB#3 BB#2
	%vreg2<def> = PHI %vreg5, <BB#2>, %vreg1, <BB#3>; GPR:%vreg2,%vreg5,%vreg1
	t2STRi12 %vreg2, %vreg4<kill>, 0, pred:14, pred:%noreg; mem:ST4[@get_frame_alias_set.set] GPR:%vreg2 rGPR:%vreg4
    Successors according to CFG: BB#5(?%)

BB#5: derived from LLVM BB %9
    Predecessors according to CFG: BB#0 BB#4
	%vreg3<def> = PHI %vreg0, <BB#0>, %vreg2, <BB#4>; GPR:%vreg3,%vreg2 GPRnopc:%vreg0
	%R0<def> = COPY %vreg3<kill>; GPR:%vreg3
	tBX_RET pred:14, pred:%noreg, %R0<imp-use,kill>

# End machine code for function get_frame_alias_set.

# After Machine Natural Loop Construction:
# Machine code for function get_frame_alias_set: SSA

BB#0: derived from LLVM BB %0
	%vreg4<def> = t2MOVi32imm <ga:@get_frame_alias_set.set>; rGPR:%vreg4
	%vreg0<def> = t2LDRi12 %vreg4, 0, pred:14, pred:%noreg; mem:LD4[@get_frame_alias_set.set] GPRnopc:%vreg0 rGPR:%vreg4
	t2CMPri %vreg0, -1, pred:14, pred:%noreg, %CPSR<imp-def>; GPRnopc:%vreg0
	t2Bcc <BB#5>, pred:1, pred:%CPSR<kill>
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#1(0x30000000 / 0x80000000 = 37.50%) BB#5(0x50000000 / 0x80000000 = 62.50%)

BB#1: derived from LLVM BB %3
    Predecessors according to CFG: BB#0
	%vreg6<def> = t2MOVi32imm <ga:@flag_strict_aliasing>; rGPR:%vreg6
	%vreg7<def> = t2LDRi12 %vreg6<kill>, 0, pred:14, pred:%noreg; mem:LD4[@flag_strict_aliasing] GPRnopc:%vreg7 rGPR:%vreg6
	t2CMPri %vreg7<kill>, 0, pred:14, pred:%noreg, %CPSR<imp-def>; GPRnopc:%vreg7
	t2Bcc <BB#3>, pred:1, pred:%CPSR<kill>
    Successors according to CFG: BB#2(0x30000000 / 0x80000000 = 37.50%) BB#3(0x50000000 / 0x80000000 = 62.50%)

BB#2: 
    Predecessors according to CFG: BB#1
	%vreg8<def> = t2MOVi 0, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg8
	%vreg5<def> = COPY %vreg8<kill>; GPR:%vreg5 rGPR:%vreg8
	t2B <BB#4>, pred:14, pred:%noreg
    Successors according to CFG: BB#4(?%)

BB#3: derived from LLVM BB %6
    Predecessors according to CFG: BB#1
	%vreg9<def> = t2MOVi32imm <ga:@new_alias_set.last_alias_set>; rGPR:%vreg9
	%vreg10<def> = t2LDRi12 %vreg9, 0, pred:14, pred:%noreg; mem:LD4[@new_alias_set.last_alias_set] GPRnopc:%vreg10 rGPR:%vreg9
	%vreg11<def> = t2ADDri %vreg10<kill>, 1, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg11,%vreg10
	t2STRi12 %vreg11, %vreg9<kill>, 0, pred:14, pred:%noreg; mem:ST4[@new_alias_set.last_alias_set] GPRnopc:%vreg11 rGPR:%vreg9
	%vreg1<def> = COPY %vreg11<kill>; GPR:%vreg1 GPRnopc:%vreg11
    Successors according to CFG: BB#4(?%)

BB#4: derived from LLVM BB %new_alias_set.exit
    Predecessors according to CFG: BB#3 BB#2
	%vreg2<def> = PHI %vreg5, <BB#2>, %vreg1, <BB#3>; GPR:%vreg2,%vreg5,%vreg1
	t2STRi12 %vreg2, %vreg4<kill>, 0, pred:14, pred:%noreg; mem:ST4[@get_frame_alias_set.set] GPR:%vreg2 rGPR:%vreg4
    Successors according to CFG: BB#5(?%)

BB#5: derived from LLVM BB %9
    Predecessors according to CFG: BB#0 BB#4
	%vreg3<def> = PHI %vreg0, <BB#0>, %vreg2, <BB#4>; GPR:%vreg3,%vreg2 GPRnopc:%vreg0
	%R0<def> = COPY %vreg3<kill>; GPR:%vreg3
	tBX_RET pred:14, pred:%noreg, %R0<imp-use,kill>

# End machine code for function get_frame_alias_set.

# After Eliminate PHI nodes for register allocation:
# Machine code for function get_frame_alias_set: Post SSA

BB#0: derived from LLVM BB %0
	%vreg4<def> = t2MOVi32imm <ga:@get_frame_alias_set.set>; rGPR:%vreg4
	%vreg0<def> = t2LDRi12 %vreg4, 0, pred:14, pred:%noreg; mem:LD4[@get_frame_alias_set.set] GPRnopc:%vreg0 rGPR:%vreg4
	t2CMPri %vreg0, -1, pred:14, pred:%noreg, %CPSR<imp-def>; GPRnopc:%vreg0
	%vreg14<def> = COPY %vreg0<kill>; GPR:%vreg14 GPRnopc:%vreg0
	t2Bcc <BB#5>, pred:1, pred:%CPSR<kill>
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#1(0x30000000 / 0x80000000 = 37.50%) BB#5(0x50000000 / 0x80000000 = 62.50%)

BB#1: derived from LLVM BB %3
    Predecessors according to CFG: BB#0
	%vreg6<def> = t2MOVi32imm <ga:@flag_strict_aliasing>; rGPR:%vreg6
	%vreg7<def> = t2LDRi12 %vreg6<kill>, 0, pred:14, pred:%noreg; mem:LD4[@flag_strict_aliasing] GPRnopc:%vreg7 rGPR:%vreg6
	t2CMPri %vreg7<kill>, 0, pred:14, pred:%noreg, %CPSR<imp-def>; GPRnopc:%vreg7
	t2Bcc <BB#3>, pred:1, pred:%CPSR<kill>
    Successors according to CFG: BB#2(0x30000000 / 0x80000000 = 37.50%) BB#3(0x50000000 / 0x80000000 = 62.50%)

BB#2: 
    Predecessors according to CFG: BB#1
	%vreg8<def> = t2MOVi 0, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg8
	%vreg5<def> = COPY %vreg8<kill>; GPR:%vreg5 rGPR:%vreg8
	%vreg13<def> = COPY %vreg5<kill>; GPR:%vreg13,%vreg5
	t2B <BB#4>, pred:14, pred:%noreg
    Successors according to CFG: BB#4(?%)

BB#3: derived from LLVM BB %6
    Predecessors according to CFG: BB#1
	%vreg9<def> = t2MOVi32imm <ga:@new_alias_set.last_alias_set>; rGPR:%vreg9
	%vreg10<def> = t2LDRi12 %vreg9, 0, pred:14, pred:%noreg; mem:LD4[@new_alias_set.last_alias_set] GPRnopc:%vreg10 rGPR:%vreg9
	%vreg11<def> = t2ADDri %vreg10<kill>, 1, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg11,%vreg10
	t2STRi12 %vreg11, %vreg9<kill>, 0, pred:14, pred:%noreg; mem:ST4[@new_alias_set.last_alias_set] GPRnopc:%vreg11 rGPR:%vreg9
	%vreg1<def> = COPY %vreg11<kill>; GPR:%vreg1 GPRnopc:%vreg11
	%vreg13<def> = COPY %vreg1<kill>; GPR:%vreg13,%vreg1
    Successors according to CFG: BB#4(?%)

BB#4: derived from LLVM BB %new_alias_set.exit
    Predecessors according to CFG: BB#3 BB#2
	%vreg2<def> = COPY %vreg13<kill>; GPR:%vreg2,%vreg13
	t2STRi12 %vreg2, %vreg4<kill>, 0, pred:14, pred:%noreg; mem:ST4[@get_frame_alias_set.set] GPR:%vreg2 rGPR:%vreg4
	%vreg14<def> = COPY %vreg2<kill>; GPR:%vreg14,%vreg2
    Successors according to CFG: BB#5(?%)

BB#5: derived from LLVM BB %9
    Predecessors according to CFG: BB#0 BB#4
	%vreg3<def> = COPY %vreg14<kill>; GPR:%vreg3,%vreg14
	%R0<def> = COPY %vreg3<kill>; GPR:%vreg3
	tBX_RET pred:14, pred:%noreg, %R0<imp-use,kill>

# End machine code for function get_frame_alias_set.

# After Two-Address instruction pass:
# Machine code for function get_frame_alias_set: Post SSA

BB#0: derived from LLVM BB %0
	%vreg4<def> = t2MOVi32imm <ga:@get_frame_alias_set.set>; rGPR:%vreg4
	%vreg0<def> = t2LDRi12 %vreg4, 0, pred:14, pred:%noreg; mem:LD4[@get_frame_alias_set.set] GPRnopc:%vreg0 rGPR:%vreg4
	t2CMPri %vreg0, -1, pred:14, pred:%noreg, %CPSR<imp-def>; GPRnopc:%vreg0
	%vreg14<def> = COPY %vreg0<kill>; GPR:%vreg14 GPRnopc:%vreg0
	t2Bcc <BB#5>, pred:1, pred:%CPSR<kill>
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#1(0x30000000 / 0x80000000 = 37.50%) BB#5(0x50000000 / 0x80000000 = 62.50%)

BB#1: derived from LLVM BB %3
    Predecessors according to CFG: BB#0
	%vreg6<def> = t2MOVi32imm <ga:@flag_strict_aliasing>; rGPR:%vreg6
	%vreg7<def> = t2LDRi12 %vreg6<kill>, 0, pred:14, pred:%noreg; mem:LD4[@flag_strict_aliasing] GPRnopc:%vreg7 rGPR:%vreg6
	t2CMPri %vreg7<kill>, 0, pred:14, pred:%noreg, %CPSR<imp-def>; GPRnopc:%vreg7
	t2Bcc <BB#3>, pred:1, pred:%CPSR<kill>
    Successors according to CFG: BB#2(0x30000000 / 0x80000000 = 37.50%) BB#3(0x50000000 / 0x80000000 = 62.50%)

BB#2: 
    Predecessors according to CFG: BB#1
	%vreg8<def> = t2MOVi 0, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg8
	%vreg5<def> = COPY %vreg8<kill>; GPR:%vreg5 rGPR:%vreg8
	%vreg13<def> = COPY %vreg5<kill>; GPR:%vreg13,%vreg5
	t2B <BB#4>, pred:14, pred:%noreg
    Successors according to CFG: BB#4(?%)

BB#3: derived from LLVM BB %6
    Predecessors according to CFG: BB#1
	%vreg9<def> = t2MOVi32imm <ga:@new_alias_set.last_alias_set>; rGPR:%vreg9
	%vreg10<def> = t2LDRi12 %vreg9, 0, pred:14, pred:%noreg; mem:LD4[@new_alias_set.last_alias_set] GPRnopc:%vreg10 rGPR:%vreg9
	%vreg11<def> = t2ADDri %vreg10<kill>, 1, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg11,%vreg10
	t2STRi12 %vreg11, %vreg9<kill>, 0, pred:14, pred:%noreg; mem:ST4[@new_alias_set.last_alias_set] GPRnopc:%vreg11 rGPR:%vreg9
	%vreg1<def> = COPY %vreg11<kill>; GPR:%vreg1 GPRnopc:%vreg11
	%vreg13<def> = COPY %vreg1<kill>; GPR:%vreg13,%vreg1
    Successors according to CFG: BB#4(?%)

BB#4: derived from LLVM BB %new_alias_set.exit
    Predecessors according to CFG: BB#3 BB#2
	%vreg2<def> = COPY %vreg13<kill>; GPR:%vreg2,%vreg13
	t2STRi12 %vreg2, %vreg4<kill>, 0, pred:14, pred:%noreg; mem:ST4[@get_frame_alias_set.set] GPR:%vreg2 rGPR:%vreg4
	%vreg14<def> = COPY %vreg2<kill>; GPR:%vreg14,%vreg2
    Successors according to CFG: BB#5(?%)

BB#5: derived from LLVM BB %9
    Predecessors according to CFG: BB#0 BB#4
	%vreg3<def> = COPY %vreg14<kill>; GPR:%vreg3,%vreg14
	%R0<def> = COPY %vreg3<kill>; GPR:%vreg3
	tBX_RET pred:14, pred:%noreg, %R0<imp-use,kill>

# End machine code for function get_frame_alias_set.

# After Simple Register Coalescing:
# Machine code for function get_frame_alias_set: Post SSA

0B	BB#0: derived from LLVM BB %0
16B		%vreg4<def> = t2MOVi32imm <ga:@get_frame_alias_set.set>; rGPR:%vreg4
32B		%vreg14<def> = t2LDRi12 %vreg4, 0, pred:14, pred:%noreg; mem:LD4[@get_frame_alias_set.set] rGPR:%vreg14,%vreg4
48B		t2CMPri %vreg14, -1, pred:14, pred:%noreg, %CPSR<imp-def>; rGPR:%vreg14
80B		t2Bcc <BB#5>, pred:1, pred:%CPSR<kill>
96B		t2B <BB#1>, pred:14, pred:%noreg
	    Successors according to CFG: BB#1(0x30000000 / 0x80000000 = 37.50%) BB#5(0x50000000 / 0x80000000 = 62.50%)

112B	BB#1: derived from LLVM BB %3
	    Predecessors according to CFG: BB#0
128B		%vreg6<def> = t2MOVi32imm <ga:@flag_strict_aliasing>; rGPR:%vreg6
144B		%vreg7<def> = t2LDRi12 %vreg6, 0, pred:14, pred:%noreg; mem:LD4[@flag_strict_aliasing] GPRnopc:%vreg7 rGPR:%vreg6
160B		t2CMPri %vreg7, 0, pred:14, pred:%noreg, %CPSR<imp-def>; GPRnopc:%vreg7
176B		t2Bcc <BB#3>, pred:1, pred:%CPSR<kill>
	    Successors according to CFG: BB#2(0x30000000 / 0x80000000 = 37.50%) BB#3(0x50000000 / 0x80000000 = 62.50%)

192B	BB#2: 
	    Predecessors according to CFG: BB#1
208B		%vreg14<def> = t2MOVi 0, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg14
256B		t2B <BB#4>, pred:14, pred:%noreg
	    Successors according to CFG: BB#4(?%)

272B	BB#3: derived from LLVM BB %6
	    Predecessors according to CFG: BB#1
288B		%vreg9<def> = t2MOVi32imm <ga:@new_alias_set.last_alias_set>; rGPR:%vreg9
304B		%vreg10<def> = t2LDRi12 %vreg9, 0, pred:14, pred:%noreg; mem:LD4[@new_alias_set.last_alias_set] GPRnopc:%vreg10 rGPR:%vreg9
320B		%vreg14<def> = t2ADDri %vreg10, 1, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg14 GPRnopc:%vreg10
336B		t2STRi12 %vreg14, %vreg9, 0, pred:14, pred:%noreg; mem:ST4[@new_alias_set.last_alias_set] rGPR:%vreg14,%vreg9
	    Successors according to CFG: BB#4(?%)

384B	BB#4: derived from LLVM BB %new_alias_set.exit
	    Predecessors according to CFG: BB#3 BB#2
416B		t2STRi12 %vreg14, %vreg4, 0, pred:14, pred:%noreg; mem:ST4[@get_frame_alias_set.set] rGPR:%vreg14,%vreg4
	    Successors according to CFG: BB#5(?%)

448B	BB#5: derived from LLVM BB %9
	    Predecessors according to CFG: BB#0 BB#4
480B		%R0<def> = COPY %vreg14; rGPR:%vreg14
496B		tBX_RET pred:14, pred:%noreg, %R0<imp-use,kill>

# End machine code for function get_frame_alias_set.

# After Machine Instruction Scheduler:
# Machine code for function get_frame_alias_set: Post SSA

0B	BB#0: derived from LLVM BB %0
16B		%vreg4<def> = t2MOVi32imm <ga:@get_frame_alias_set.set>; rGPR:%vreg4
32B		%vreg14<def> = t2LDRi12 %vreg4, 0, pred:14, pred:%noreg; mem:LD4[@get_frame_alias_set.set] rGPR:%vreg14,%vreg4
48B		t2CMPri %vreg14, -1, pred:14, pred:%noreg, %CPSR<imp-def>; rGPR:%vreg14
80B		t2Bcc <BB#5>, pred:1, pred:%CPSR<kill>
96B		t2B <BB#1>, pred:14, pred:%noreg
	    Successors according to CFG: BB#1(0x30000000 / 0x80000000 = 37.50%) BB#5(0x50000000 / 0x80000000 = 62.50%)

112B	BB#1: derived from LLVM BB %3
	    Predecessors according to CFG: BB#0
128B		%vreg6<def> = t2MOVi32imm <ga:@flag_strict_aliasing>; rGPR:%vreg6
144B		%vreg7<def> = t2LDRi12 %vreg6, 0, pred:14, pred:%noreg; mem:LD4[@flag_strict_aliasing] GPRnopc:%vreg7 rGPR:%vreg6
160B		t2CMPri %vreg7, 0, pred:14, pred:%noreg, %CPSR<imp-def>; GPRnopc:%vreg7
176B		t2Bcc <BB#3>, pred:1, pred:%CPSR<kill>
	    Successors according to CFG: BB#2(0x30000000 / 0x80000000 = 37.50%) BB#3(0x50000000 / 0x80000000 = 62.50%)

192B	BB#2: 
	    Predecessors according to CFG: BB#1
208B		%vreg14<def> = t2MOVi 0, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg14
256B		t2B <BB#4>, pred:14, pred:%noreg
	    Successors according to CFG: BB#4(?%)

272B	BB#3: derived from LLVM BB %6
	    Predecessors according to CFG: BB#1
288B		%vreg9<def> = t2MOVi32imm <ga:@new_alias_set.last_alias_set>; rGPR:%vreg9
304B		%vreg10<def> = t2LDRi12 %vreg9, 0, pred:14, pred:%noreg; mem:LD4[@new_alias_set.last_alias_set] GPRnopc:%vreg10 rGPR:%vreg9
320B		%vreg14<def> = t2ADDri %vreg10, 1, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg14 GPRnopc:%vreg10
336B		t2STRi12 %vreg14, %vreg9, 0, pred:14, pred:%noreg; mem:ST4[@new_alias_set.last_alias_set] rGPR:%vreg14,%vreg9
	    Successors according to CFG: BB#4(?%)

384B	BB#4: derived from LLVM BB %new_alias_set.exit
	    Predecessors according to CFG: BB#3 BB#2
416B		t2STRi12 %vreg14, %vreg4, 0, pred:14, pred:%noreg; mem:ST4[@get_frame_alias_set.set] rGPR:%vreg14,%vreg4
	    Successors according to CFG: BB#5(?%)

448B	BB#5: derived from LLVM BB %9
	    Predecessors according to CFG: BB#0 BB#4
480B		%R0<def> = COPY %vreg14; rGPR:%vreg14
496B		tBX_RET pred:14, pred:%noreg, %R0<imp-use,kill>

# End machine code for function get_frame_alias_set.

# After Greedy Register Allocator:
# Machine code for function get_frame_alias_set: Post SSA

0B	BB#0: derived from LLVM BB %0
16B		%vreg4<def> = t2MOVi32imm <ga:@get_frame_alias_set.set>; rGPR:%vreg4
32B		%vreg14<def> = t2LDRi12 %vreg4, 0, pred:14, pred:%noreg; mem:LD4[@get_frame_alias_set.set] rGPR:%vreg14,%vreg4
48B		t2CMPri %vreg14, -1, pred:14, pred:%noreg, %CPSR<imp-def>; rGPR:%vreg14
80B		t2Bcc <BB#5>, pred:1, pred:%CPSR<kill>
96B		t2B <BB#1>, pred:14, pred:%noreg
	    Successors according to CFG: BB#1(0x30000000 / 0x80000000 = 37.50%) BB#5(0x50000000 / 0x80000000 = 62.50%)

112B	BB#1: derived from LLVM BB %3
	    Predecessors according to CFG: BB#0
128B		%vreg6<def> = t2MOVi32imm <ga:@flag_strict_aliasing>; rGPR:%vreg6
144B		%vreg7<def> = t2LDRi12 %vreg6, 0, pred:14, pred:%noreg; mem:LD4[@flag_strict_aliasing] GPRnopc:%vreg7 rGPR:%vreg6
160B		t2CMPri %vreg7, 0, pred:14, pred:%noreg, %CPSR<imp-def>; GPRnopc:%vreg7
176B		t2Bcc <BB#3>, pred:1, pred:%CPSR<kill>
	    Successors according to CFG: BB#2(0x30000000 / 0x80000000 = 37.50%) BB#3(0x50000000 / 0x80000000 = 62.50%)

192B	BB#2: 
	    Predecessors according to CFG: BB#1
208B		%vreg14<def> = t2MOVi 0, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg14
256B		t2B <BB#4>, pred:14, pred:%noreg
	    Successors according to CFG: BB#4(?%)

272B	BB#3: derived from LLVM BB %6
	    Predecessors according to CFG: BB#1
288B		%vreg9<def> = t2MOVi32imm <ga:@new_alias_set.last_alias_set>; rGPR:%vreg9
304B		%vreg10<def> = t2LDRi12 %vreg9, 0, pred:14, pred:%noreg; mem:LD4[@new_alias_set.last_alias_set] GPRnopc:%vreg10 rGPR:%vreg9
320B		%vreg14<def> = t2ADDri %vreg10, 1, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg14 GPRnopc:%vreg10
336B		t2STRi12 %vreg14, %vreg9, 0, pred:14, pred:%noreg; mem:ST4[@new_alias_set.last_alias_set] rGPR:%vreg14,%vreg9
	    Successors according to CFG: BB#4(?%)

384B	BB#4: derived from LLVM BB %new_alias_set.exit
	    Predecessors according to CFG: BB#3 BB#2
416B		t2STRi12 %vreg14, %vreg4, 0, pred:14, pred:%noreg; mem:ST4[@get_frame_alias_set.set] rGPR:%vreg14,%vreg4
	    Successors according to CFG: BB#5(?%)

448B	BB#5: derived from LLVM BB %9
	    Predecessors according to CFG: BB#0 BB#4
480B		%R0<def> = COPY %vreg14; rGPR:%vreg14
496B		tBX_RET pred:14, pred:%noreg, %R0<imp-use>

# End machine code for function get_frame_alias_set.

# After Virtual Register Rewriter:
# Machine code for function get_frame_alias_set: Post SSA

0B	BB#0: derived from LLVM BB %0
16B		%R1<def> = t2MOVi32imm <ga:@get_frame_alias_set.set>
32B		%R0<def> = t2LDRi12 %R1, 0, pred:14, pred:%noreg; mem:LD4[@get_frame_alias_set.set]
48B		t2CMPri %R0, -1, pred:14, pred:%noreg, %CPSR<imp-def>
80B		t2Bcc <BB#5>, pred:1, pred:%CPSR<kill>
96B		t2B <BB#1>, pred:14, pred:%noreg
	    Successors according to CFG: BB#1(0x30000000 / 0x80000000 = 37.50%) BB#5(0x50000000 / 0x80000000 = 62.50%)

112B	BB#1: derived from LLVM BB %3
	    Live Ins: %R1
	    Predecessors according to CFG: BB#0
128B		%R0<def> = t2MOVi32imm <ga:@flag_strict_aliasing>
144B		%R0<def> = t2LDRi12 %R0<kill>, 0, pred:14, pred:%noreg; mem:LD4[@flag_strict_aliasing]
160B		t2CMPri %R0<kill>, 0, pred:14, pred:%noreg, %CPSR<imp-def>
176B		t2Bcc <BB#3>, pred:1, pred:%CPSR<kill>
	    Successors according to CFG: BB#2(0x30000000 / 0x80000000 = 37.50%) BB#3(0x50000000 / 0x80000000 = 62.50%)

192B	BB#2: 
	    Live Ins: %R1
	    Predecessors according to CFG: BB#1
208B		%R0<def> = t2MOVi 0, pred:14, pred:%noreg, opt:%noreg
256B		t2B <BB#4>, pred:14, pred:%noreg
	    Successors according to CFG: BB#4(?%)

272B	BB#3: derived from LLVM BB %6
	    Live Ins: %R1
	    Predecessors according to CFG: BB#1
288B		%R2<def> = t2MOVi32imm <ga:@new_alias_set.last_alias_set>
304B		%R0<def> = t2LDRi12 %R2, 0, pred:14, pred:%noreg; mem:LD4[@new_alias_set.last_alias_set]
320B		%R0<def> = t2ADDri %R0<kill>, 1, pred:14, pred:%noreg, opt:%noreg
336B		t2STRi12 %R0, %R2<kill>, 0, pred:14, pred:%noreg; mem:ST4[@new_alias_set.last_alias_set]
	    Successors according to CFG: BB#4(?%)

384B	BB#4: derived from LLVM BB %new_alias_set.exit
	    Live Ins: %R0 %R1
	    Predecessors according to CFG: BB#3 BB#2
416B		t2STRi12 %R0, %R1<kill>, 0, pred:14, pred:%noreg; mem:ST4[@get_frame_alias_set.set]
	    Successors according to CFG: BB#5(?%)

448B	BB#5: derived from LLVM BB %9
	    Live Ins: %R0
	    Predecessors according to CFG: BB#0 BB#4
496B		tBX_RET pred:14, pred:%noreg, %R0<imp-use>

# End machine code for function get_frame_alias_set.

# After Stack Slot Coloring:
# Machine code for function get_frame_alias_set: Post SSA

BB#0: derived from LLVM BB %0
	%R1<def> = t2MOVi32imm <ga:@get_frame_alias_set.set>
	%R0<def> = t2LDRi12 %R1, 0, pred:14, pred:%noreg; mem:LD4[@get_frame_alias_set.set]
	t2CMPri %R0, -1, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#5>, pred:1, pred:%CPSR<kill>
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#1(0x30000000 / 0x80000000 = 37.50%) BB#5(0x50000000 / 0x80000000 = 62.50%)

BB#1: derived from LLVM BB %3
    Live Ins: %R1
    Predecessors according to CFG: BB#0
	%R0<def> = t2MOVi32imm <ga:@flag_strict_aliasing>
	%R0<def> = t2LDRi12 %R0<kill>, 0, pred:14, pred:%noreg; mem:LD4[@flag_strict_aliasing]
	t2CMPri %R0<kill>, 0, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#3>, pred:1, pred:%CPSR<kill>
    Successors according to CFG: BB#2(0x30000000 / 0x80000000 = 37.50%) BB#3(0x50000000 / 0x80000000 = 62.50%)

BB#2: 
    Live Ins: %R1
    Predecessors according to CFG: BB#1
	%R0<def> = t2MOVi 0, pred:14, pred:%noreg, opt:%noreg
	t2B <BB#4>, pred:14, pred:%noreg
    Successors according to CFG: BB#4(?%)

BB#3: derived from LLVM BB %6
    Live Ins: %R1
    Predecessors according to CFG: BB#1
	%R2<def> = t2MOVi32imm <ga:@new_alias_set.last_alias_set>
	%R0<def> = t2LDRi12 %R2, 0, pred:14, pred:%noreg; mem:LD4[@new_alias_set.last_alias_set]
	%R0<def> = t2ADDri %R0<kill>, 1, pred:14, pred:%noreg, opt:%noreg
	t2STRi12 %R0, %R2<kill>, 0, pred:14, pred:%noreg; mem:ST4[@new_alias_set.last_alias_set]
    Successors according to CFG: BB#4(?%)

BB#4: derived from LLVM BB %new_alias_set.exit
    Live Ins: %R0 %R1
    Predecessors according to CFG: BB#3 BB#2
	t2STRi12 %R0, %R1<kill>, 0, pred:14, pred:%noreg; mem:ST4[@get_frame_alias_set.set]
    Successors according to CFG: BB#5(?%)

BB#5: derived from LLVM BB %9
    Live Ins: %R0
    Predecessors according to CFG: BB#0 BB#4
	tBX_RET pred:14, pred:%noreg, %R0<imp-use>

# End machine code for function get_frame_alias_set.

# After Machine Loop Invariant Code Motion:
# Machine code for function get_frame_alias_set: Post SSA

BB#0: derived from LLVM BB %0
	%R1<def> = t2MOVi32imm <ga:@get_frame_alias_set.set>
	%R0<def> = t2LDRi12 %R1, 0, pred:14, pred:%noreg; mem:LD4[@get_frame_alias_set.set]
	t2CMPri %R0, -1, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#5>, pred:1, pred:%CPSR<kill>
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#1(0x30000000 / 0x80000000 = 37.50%) BB#5(0x50000000 / 0x80000000 = 62.50%)

BB#1: derived from LLVM BB %3
    Live Ins: %R1
    Predecessors according to CFG: BB#0
	%R0<def> = t2MOVi32imm <ga:@flag_strict_aliasing>
	%R0<def> = t2LDRi12 %R0<kill>, 0, pred:14, pred:%noreg; mem:LD4[@flag_strict_aliasing]
	t2CMPri %R0<kill>, 0, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#3>, pred:1, pred:%CPSR<kill>
    Successors according to CFG: BB#2(0x30000000 / 0x80000000 = 37.50%) BB#3(0x50000000 / 0x80000000 = 62.50%)

BB#2: 
    Live Ins: %R1
    Predecessors according to CFG: BB#1
	%R0<def> = t2MOVi 0, pred:14, pred:%noreg, opt:%noreg
	t2B <BB#4>, pred:14, pred:%noreg
    Successors according to CFG: BB#4(?%)

BB#3: derived from LLVM BB %6
    Live Ins: %R1
    Predecessors according to CFG: BB#1
	%R2<def> = t2MOVi32imm <ga:@new_alias_set.last_alias_set>
	%R0<def> = t2LDRi12 %R2, 0, pred:14, pred:%noreg; mem:LD4[@new_alias_set.last_alias_set]
	%R0<def> = t2ADDri %R0<kill>, 1, pred:14, pred:%noreg, opt:%noreg
	t2STRi12 %R0, %R2<kill>, 0, pred:14, pred:%noreg; mem:ST4[@new_alias_set.last_alias_set]
    Successors according to CFG: BB#4(?%)

BB#4: derived from LLVM BB %new_alias_set.exit
    Live Ins: %R0 %R1
    Predecessors according to CFG: BB#3 BB#2
	t2STRi12 %R0, %R1<kill>, 0, pred:14, pred:%noreg; mem:ST4[@get_frame_alias_set.set]
    Successors according to CFG: BB#5(?%)

BB#5: derived from LLVM BB %9
    Live Ins: %R0
    Predecessors according to CFG: BB#0 BB#4
	tBX_RET pred:14, pred:%noreg, %R0<imp-use>

# End machine code for function get_frame_alias_set.

# After Shrink Wrapping analysis:
# Machine code for function get_frame_alias_set: Post SSA

BB#0: derived from LLVM BB %0
	%R1<def> = t2MOVi32imm <ga:@get_frame_alias_set.set>
	%R0<def> = t2LDRi12 %R1, 0, pred:14, pred:%noreg; mem:LD4[@get_frame_alias_set.set]
	t2CMPri %R0, -1, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#5>, pred:1, pred:%CPSR<kill>
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#1(0x30000000 / 0x80000000 = 37.50%) BB#5(0x50000000 / 0x80000000 = 62.50%)

BB#1: derived from LLVM BB %3
    Live Ins: %R1
    Predecessors according to CFG: BB#0
	%R0<def> = t2MOVi32imm <ga:@flag_strict_aliasing>
	%R0<def> = t2LDRi12 %R0<kill>, 0, pred:14, pred:%noreg; mem:LD4[@flag_strict_aliasing]
	t2CMPri %R0<kill>, 0, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#3>, pred:1, pred:%CPSR<kill>
    Successors according to CFG: BB#2(0x30000000 / 0x80000000 = 37.50%) BB#3(0x50000000 / 0x80000000 = 62.50%)

BB#2: 
    Live Ins: %R1
    Predecessors according to CFG: BB#1
	%R0<def> = t2MOVi 0, pred:14, pred:%noreg, opt:%noreg
	t2B <BB#4>, pred:14, pred:%noreg
    Successors according to CFG: BB#4(?%)

BB#3: derived from LLVM BB %6
    Live Ins: %R1
    Predecessors according to CFG: BB#1
	%R2<def> = t2MOVi32imm <ga:@new_alias_set.last_alias_set>
	%R0<def> = t2LDRi12 %R2, 0, pred:14, pred:%noreg; mem:LD4[@new_alias_set.last_alias_set]
	%R0<def> = t2ADDri %R0<kill>, 1, pred:14, pred:%noreg, opt:%noreg
	t2STRi12 %R0, %R2<kill>, 0, pred:14, pred:%noreg; mem:ST4[@new_alias_set.last_alias_set]
    Successors according to CFG: BB#4(?%)

BB#4: derived from LLVM BB %new_alias_set.exit
    Live Ins: %R0 %R1
    Predecessors according to CFG: BB#3 BB#2
	t2STRi12 %R0, %R1<kill>, 0, pred:14, pred:%noreg; mem:ST4[@get_frame_alias_set.set]
    Successors according to CFG: BB#5(?%)

BB#5: derived from LLVM BB %9
    Live Ins: %R0
    Predecessors according to CFG: BB#0 BB#4
	tBX_RET pred:14, pred:%noreg, %R0<imp-use>

# End machine code for function get_frame_alias_set.

# After Prologue/Epilogue Insertion & Frame Finalization:
# Machine code for function get_frame_alias_set: Post SSA

BB#0: derived from LLVM BB %0
	%R1<def> = t2MOVi32imm <ga:@get_frame_alias_set.set>
	%R0<def> = t2LDRi12 %R1, 0, pred:14, pred:%noreg; mem:LD4[@get_frame_alias_set.set]
	t2CMPri %R0, -1, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#5>, pred:1, pred:%CPSR<kill>
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#1(0x30000000 / 0x80000000 = 37.50%) BB#5(0x50000000 / 0x80000000 = 62.50%)

BB#1: derived from LLVM BB %3
    Live Ins: %R1
    Predecessors according to CFG: BB#0
	%R0<def> = t2MOVi32imm <ga:@flag_strict_aliasing>
	%R0<def> = t2LDRi12 %R0<kill>, 0, pred:14, pred:%noreg; mem:LD4[@flag_strict_aliasing]
	t2CMPri %R0<kill>, 0, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#3>, pred:1, pred:%CPSR<kill>
    Successors according to CFG: BB#2(0x30000000 / 0x80000000 = 37.50%) BB#3(0x50000000 / 0x80000000 = 62.50%)

BB#2: 
    Live Ins: %R1
    Predecessors according to CFG: BB#1
	%R0<def> = t2MOVi 0, pred:14, pred:%noreg, opt:%noreg
	t2B <BB#4>, pred:14, pred:%noreg
    Successors according to CFG: BB#4(?%)

BB#3: derived from LLVM BB %6
    Live Ins: %R1
    Predecessors according to CFG: BB#1
	%R2<def> = t2MOVi32imm <ga:@new_alias_set.last_alias_set>
	%R0<def> = t2LDRi12 %R2, 0, pred:14, pred:%noreg; mem:LD4[@new_alias_set.last_alias_set]
	%R0<def> = t2ADDri %R0<kill>, 1, pred:14, pred:%noreg, opt:%noreg
	t2STRi12 %R0, %R2<kill>, 0, pred:14, pred:%noreg; mem:ST4[@new_alias_set.last_alias_set]
    Successors according to CFG: BB#4(?%)

BB#4: derived from LLVM BB %new_alias_set.exit
    Live Ins: %R0 %R1
    Predecessors according to CFG: BB#3 BB#2
	t2STRi12 %R0, %R1<kill>, 0, pred:14, pred:%noreg; mem:ST4[@get_frame_alias_set.set]
    Successors according to CFG: BB#5(?%)

BB#5: derived from LLVM BB %9
    Live Ins: %R0
    Predecessors according to CFG: BB#0 BB#4
	tBX_RET pred:14, pred:%noreg, %R0<imp-use>

# End machine code for function get_frame_alias_set.

# After Machine Copy Propagation Pass:
# Machine code for function get_frame_alias_set: Post SSA

BB#0: derived from LLVM BB %0
	%R1<def> = t2MOVi32imm <ga:@get_frame_alias_set.set>
	%R0<def> = t2LDRi12 %R1, 0, pred:14, pred:%noreg; mem:LD4[@get_frame_alias_set.set]
	t2CMPri %R0, -1, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#5>, pred:1, pred:%CPSR<kill>
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#1(0x30000000 / 0x80000000 = 37.50%) BB#5(0x50000000 / 0x80000000 = 62.50%)

BB#1: derived from LLVM BB %3
    Live Ins: %R1
    Predecessors according to CFG: BB#0
	%R0<def> = t2MOVi32imm <ga:@flag_strict_aliasing>
	%R0<def> = t2LDRi12 %R0<kill>, 0, pred:14, pred:%noreg; mem:LD4[@flag_strict_aliasing]
	t2CMPri %R0<kill>, 0, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#3>, pred:1, pred:%CPSR<kill>
    Successors according to CFG: BB#2(0x30000000 / 0x80000000 = 37.50%) BB#3(0x50000000 / 0x80000000 = 62.50%)

BB#2: 
    Live Ins: %R1
    Predecessors according to CFG: BB#1
	%R0<def> = t2MOVi 0, pred:14, pred:%noreg, opt:%noreg
	t2B <BB#4>, pred:14, pred:%noreg
    Successors according to CFG: BB#4(?%)

BB#3: derived from LLVM BB %6
    Live Ins: %R1
    Predecessors according to CFG: BB#1
	%R2<def> = t2MOVi32imm <ga:@new_alias_set.last_alias_set>
	%R0<def> = t2LDRi12 %R2, 0, pred:14, pred:%noreg; mem:LD4[@new_alias_set.last_alias_set]
	%R0<def> = t2ADDri %R0<kill>, 1, pred:14, pred:%noreg, opt:%noreg
	t2STRi12 %R0, %R2<kill>, 0, pred:14, pred:%noreg; mem:ST4[@new_alias_set.last_alias_set]
    Successors according to CFG: BB#4(?%)

BB#4: derived from LLVM BB %new_alias_set.exit
    Live Ins: %R0 %R1
    Predecessors according to CFG: BB#3 BB#2
	t2STRi12 %R0, %R1<kill>, 0, pred:14, pred:%noreg; mem:ST4[@get_frame_alias_set.set]
    Successors according to CFG: BB#5(?%)

BB#5: derived from LLVM BB %9
    Live Ins: %R0
    Predecessors according to CFG: BB#0 BB#4
	tBX_RET pred:14, pred:%noreg, %R0<imp-use>

# End machine code for function get_frame_alias_set.

# After Post-RA pseudo instruction expansion pass:
# Machine code for function get_frame_alias_set: Post SSA

BB#0: derived from LLVM BB %0
	%R1<def> = t2MOVi32imm <ga:@get_frame_alias_set.set>
	%R0<def> = t2LDRi12 %R1, 0, pred:14, pred:%noreg; mem:LD4[@get_frame_alias_set.set]
	t2CMPri %R0, -1, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#5>, pred:1, pred:%CPSR<kill>
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#1(0x30000000 / 0x80000000 = 37.50%) BB#5(0x50000000 / 0x80000000 = 62.50%)

BB#1: derived from LLVM BB %3
    Live Ins: %R1
    Predecessors according to CFG: BB#0
	%R0<def> = t2MOVi32imm <ga:@flag_strict_aliasing>
	%R0<def> = t2LDRi12 %R0<kill>, 0, pred:14, pred:%noreg; mem:LD4[@flag_strict_aliasing]
	t2CMPri %R0<kill>, 0, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#3>, pred:1, pred:%CPSR<kill>
    Successors according to CFG: BB#2(0x30000000 / 0x80000000 = 37.50%) BB#3(0x50000000 / 0x80000000 = 62.50%)

BB#2: 
    Live Ins: %R1
    Predecessors according to CFG: BB#1
	%R0<def> = t2MOVi 0, pred:14, pred:%noreg, opt:%noreg
	t2B <BB#4>, pred:14, pred:%noreg
    Successors according to CFG: BB#4(?%)

BB#3: derived from LLVM BB %6
    Live Ins: %R1
    Predecessors according to CFG: BB#1
	%R2<def> = t2MOVi32imm <ga:@new_alias_set.last_alias_set>
	%R0<def> = t2LDRi12 %R2, 0, pred:14, pred:%noreg; mem:LD4[@new_alias_set.last_alias_set]
	%R0<def> = t2ADDri %R0<kill>, 1, pred:14, pred:%noreg, opt:%noreg
	t2STRi12 %R0, %R2<kill>, 0, pred:14, pred:%noreg; mem:ST4[@new_alias_set.last_alias_set]
    Successors according to CFG: BB#4(?%)

BB#4: derived from LLVM BB %new_alias_set.exit
    Live Ins: %R0 %R1
    Predecessors according to CFG: BB#3 BB#2
	t2STRi12 %R0, %R1<kill>, 0, pred:14, pred:%noreg; mem:ST4[@get_frame_alias_set.set]
    Successors according to CFG: BB#5(?%)

BB#5: derived from LLVM BB %9
    Live Ins: %R0
    Predecessors according to CFG: BB#0 BB#4
	tBX_RET pred:14, pred:%noreg, %R0<imp-use>

# End machine code for function get_frame_alias_set.

# After ARM load / store optimization pass:
# Machine code for function get_frame_alias_set: Post SSA

BB#0: derived from LLVM BB %0
	%R1<def> = t2MOVi32imm <ga:@get_frame_alias_set.set>
	%R0<def> = t2LDRi12 %R1, 0, pred:14, pred:%noreg; mem:LD4[@get_frame_alias_set.set]
	t2CMPri %R0, -1, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#5>, pred:1, pred:%CPSR<kill>
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#1(0x30000000 / 0x80000000 = 37.50%) BB#5(0x50000000 / 0x80000000 = 62.50%)

BB#1: derived from LLVM BB %3
    Live Ins: %R1
    Predecessors according to CFG: BB#0
	%R0<def> = t2MOVi32imm <ga:@flag_strict_aliasing>
	%R0<def> = t2LDRi12 %R0<kill>, 0, pred:14, pred:%noreg; mem:LD4[@flag_strict_aliasing]
	t2CMPri %R0<kill>, 0, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#3>, pred:1, pred:%CPSR<kill>
    Successors according to CFG: BB#2(0x30000000 / 0x80000000 = 37.50%) BB#3(0x50000000 / 0x80000000 = 62.50%)

BB#2: 
    Live Ins: %R1
    Predecessors according to CFG: BB#1
	%R0<def> = t2MOVi 0, pred:14, pred:%noreg, opt:%noreg
	t2B <BB#4>, pred:14, pred:%noreg
    Successors according to CFG: BB#4(?%)

BB#3: derived from LLVM BB %6
    Live Ins: %R1
    Predecessors according to CFG: BB#1
	%R2<def> = t2MOVi32imm <ga:@new_alias_set.last_alias_set>
	%R0<def> = t2LDRi12 %R2, 0, pred:14, pred:%noreg; mem:LD4[@new_alias_set.last_alias_set]
	%R0<def> = t2ADDri %R0<kill>, 1, pred:14, pred:%noreg, opt:%noreg
	t2STRi12 %R0, %R2<kill>, 0, pred:14, pred:%noreg; mem:ST4[@new_alias_set.last_alias_set]
    Successors according to CFG: BB#4(?%)

BB#4: derived from LLVM BB %new_alias_set.exit
    Live Ins: %R0 %R1
    Predecessors according to CFG: BB#3 BB#2
	t2STRi12 %R0, %R1<kill>, 0, pred:14, pred:%noreg; mem:ST4[@get_frame_alias_set.set]
    Successors according to CFG: BB#5(?%)

BB#5: derived from LLVM BB %9
    Live Ins: %R0
    Predecessors according to CFG: BB#0 BB#4
	tBX_RET pred:14, pred:%noreg, %R0<imp-use>

# End machine code for function get_frame_alias_set.

# After Execution dependency fix:
# Machine code for function get_frame_alias_set: Post SSA

BB#0: derived from LLVM BB %0
	%R1<def> = t2MOVi32imm <ga:@get_frame_alias_set.set>
	%R0<def> = t2LDRi12 %R1, 0, pred:14, pred:%noreg; mem:LD4[@get_frame_alias_set.set]
	t2CMPri %R0, -1, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#5>, pred:1, pred:%CPSR<kill>
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#1(0x30000000 / 0x80000000 = 37.50%) BB#5(0x50000000 / 0x80000000 = 62.50%)

BB#1: derived from LLVM BB %3
    Live Ins: %R1
    Predecessors according to CFG: BB#0
	%R0<def> = t2MOVi32imm <ga:@flag_strict_aliasing>
	%R0<def> = t2LDRi12 %R0<kill>, 0, pred:14, pred:%noreg; mem:LD4[@flag_strict_aliasing]
	t2CMPri %R0<kill>, 0, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#3>, pred:1, pred:%CPSR<kill>
    Successors according to CFG: BB#2(0x30000000 / 0x80000000 = 37.50%) BB#3(0x50000000 / 0x80000000 = 62.50%)

BB#2: 
    Live Ins: %R1
    Predecessors according to CFG: BB#1
	%R0<def> = t2MOVi 0, pred:14, pred:%noreg, opt:%noreg
	t2B <BB#4>, pred:14, pred:%noreg
    Successors according to CFG: BB#4(?%)

BB#3: derived from LLVM BB %6
    Live Ins: %R1
    Predecessors according to CFG: BB#1
	%R2<def> = t2MOVi32imm <ga:@new_alias_set.last_alias_set>
	%R0<def> = t2LDRi12 %R2, 0, pred:14, pred:%noreg; mem:LD4[@new_alias_set.last_alias_set]
	%R0<def> = t2ADDri %R0<kill>, 1, pred:14, pred:%noreg, opt:%noreg
	t2STRi12 %R0, %R2<kill>, 0, pred:14, pred:%noreg; mem:ST4[@new_alias_set.last_alias_set]
    Successors according to CFG: BB#4(?%)

BB#4: derived from LLVM BB %new_alias_set.exit
    Live Ins: %R0 %R1
    Predecessors according to CFG: BB#3 BB#2
	t2STRi12 %R0, %R1<kill>, 0, pred:14, pred:%noreg; mem:ST4[@get_frame_alias_set.set]
    Successors according to CFG: BB#5(?%)

BB#5: derived from LLVM BB %9
    Live Ins: %R0
    Predecessors according to CFG: BB#0 BB#4
	tBX_RET pred:14, pred:%noreg, %R0<imp-use>

# End machine code for function get_frame_alias_set.

# After ARM pseudo instruction expansion pass:
# Machine code for function get_frame_alias_set: Post SSA

BB#0: derived from LLVM BB %0
	%R1<def> = t2MOVi16 <ga:@get_frame_alias_set.set>[TF=1], pred:14, pred:%noreg
	%R1<def,tied1> = t2MOVTi16 %R1<tied0>, <ga:@get_frame_alias_set.set>[TF=2], pred:14, pred:%noreg
	%R0<def> = t2LDRi12 %R1, 0, pred:14, pred:%noreg; mem:LD4[@get_frame_alias_set.set]
	t2CMPri %R0, -1, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#5>, pred:1, pred:%CPSR<kill>
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#1(0x30000000 / 0x80000000 = 37.50%) BB#5(0x50000000 / 0x80000000 = 62.50%)

BB#1: derived from LLVM BB %3
    Live Ins: %R1
    Predecessors according to CFG: BB#0
	%R0<def> = t2MOVi16 <ga:@flag_strict_aliasing>[TF=1], pred:14, pred:%noreg
	%R0<def,tied1> = t2MOVTi16 %R0<tied0>, <ga:@flag_strict_aliasing>[TF=2], pred:14, pred:%noreg
	%R0<def> = t2LDRi12 %R0<kill>, 0, pred:14, pred:%noreg; mem:LD4[@flag_strict_aliasing]
	t2CMPri %R0<kill>, 0, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#3>, pred:1, pred:%CPSR<kill>
    Successors according to CFG: BB#2(0x30000000 / 0x80000000 = 37.50%) BB#3(0x50000000 / 0x80000000 = 62.50%)

BB#2: 
    Live Ins: %R1
    Predecessors according to CFG: BB#1
	%R0<def> = t2MOVi 0, pred:14, pred:%noreg, opt:%noreg
	t2B <BB#4>, pred:14, pred:%noreg
    Successors according to CFG: BB#4(?%)

BB#3: derived from LLVM BB %6
    Live Ins: %R1
    Predecessors according to CFG: BB#1
	%R2<def> = t2MOVi16 <ga:@new_alias_set.last_alias_set>[TF=1], pred:14, pred:%noreg
	%R2<def,tied1> = t2MOVTi16 %R2<tied0>, <ga:@new_alias_set.last_alias_set>[TF=2], pred:14, pred:%noreg
	%R0<def> = t2LDRi12 %R2, 0, pred:14, pred:%noreg; mem:LD4[@new_alias_set.last_alias_set]
	%R0<def> = t2ADDri %R0<kill>, 1, pred:14, pred:%noreg, opt:%noreg
	t2STRi12 %R0, %R2<kill>, 0, pred:14, pred:%noreg; mem:ST4[@new_alias_set.last_alias_set]
    Successors according to CFG: BB#4(?%)

BB#4: derived from LLVM BB %new_alias_set.exit
    Live Ins: %R0 %R1
    Predecessors according to CFG: BB#3 BB#2
	t2STRi12 %R0, %R1<kill>, 0, pred:14, pred:%noreg; mem:ST4[@get_frame_alias_set.set]
    Successors according to CFG: BB#5(?%)

BB#5: derived from LLVM BB %9
    Live Ins: %R0
    Predecessors according to CFG: BB#0 BB#4
	tBX_RET pred:14, pred:%noreg, %R0<imp-use>

# End machine code for function get_frame_alias_set.

# After Thumb2 instruction size reduction pass:
# Machine code for function get_frame_alias_set: Post SSA

BB#0: derived from LLVM BB %0
	%R1<def> = t2MOVi16 <ga:@get_frame_alias_set.set>[TF=1], pred:14, pred:%noreg
	%R1<def,tied1> = t2MOVTi16 %R1<tied0>, <ga:@get_frame_alias_set.set>[TF=2], pred:14, pred:%noreg
	%R0<def> = t2LDRi12 %R1, 0, pred:14, pred:%noreg; mem:LD4[@get_frame_alias_set.set]
	t2CMPri %R0, -1, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#5>, pred:1, pred:%CPSR<kill>
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#1(0x30000000 / 0x80000000 = 37.50%) BB#5(0x50000000 / 0x80000000 = 62.50%)

BB#1: derived from LLVM BB %3
    Live Ins: %R1
    Predecessors according to CFG: BB#0
	%R0<def> = t2MOVi16 <ga:@flag_strict_aliasing>[TF=1], pred:14, pred:%noreg
	%R0<def,tied1> = t2MOVTi16 %R0<tied0>, <ga:@flag_strict_aliasing>[TF=2], pred:14, pred:%noreg
	%R0<def> = t2LDRi12 %R0<kill>, 0, pred:14, pred:%noreg; mem:LD4[@flag_strict_aliasing]
	t2CMPri %R0<kill>, 0, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#3>, pred:1, pred:%CPSR<kill>
    Successors according to CFG: BB#2(0x30000000 / 0x80000000 = 37.50%) BB#3(0x50000000 / 0x80000000 = 62.50%)

BB#2: 
    Live Ins: %R1
    Predecessors according to CFG: BB#1
	%R0<def> = t2MOVi 0, pred:14, pred:%noreg, opt:%noreg
	t2B <BB#4>, pred:14, pred:%noreg
    Successors according to CFG: BB#4(?%)

BB#3: derived from LLVM BB %6
    Live Ins: %R1
    Predecessors according to CFG: BB#1
	%R2<def> = t2MOVi16 <ga:@new_alias_set.last_alias_set>[TF=1], pred:14, pred:%noreg
	%R2<def,tied1> = t2MOVTi16 %R2<tied0>, <ga:@new_alias_set.last_alias_set>[TF=2], pred:14, pred:%noreg
	%R0<def> = t2LDRi12 %R2, 0, pred:14, pred:%noreg; mem:LD4[@new_alias_set.last_alias_set]
	%R0<def> = t2ADDri %R0<kill>, 1, pred:14, pred:%noreg, opt:%noreg
	t2STRi12 %R0, %R2<kill>, 0, pred:14, pred:%noreg; mem:ST4[@new_alias_set.last_alias_set]
    Successors according to CFG: BB#4(?%)

BB#4: derived from LLVM BB %new_alias_set.exit
    Live Ins: %R0 %R1
    Predecessors according to CFG: BB#3 BB#2
	t2STRi12 %R0, %R1<kill>, 0, pred:14, pred:%noreg; mem:ST4[@get_frame_alias_set.set]
    Successors according to CFG: BB#5(?%)

BB#5: derived from LLVM BB %9
    Live Ins: %R0
    Predecessors according to CFG: BB#0 BB#4
	tBX_RET pred:14, pred:%noreg, %R0<imp-use>

# End machine code for function get_frame_alias_set.

# After Thumb IT blocks insertion pass:
# Machine code for function get_frame_alias_set: Post SSA

BB#0: derived from LLVM BB %0
	%R1<def> = t2MOVi16 <ga:@get_frame_alias_set.set>[TF=1], pred:14, pred:%noreg
	%R1<def,tied1> = t2MOVTi16 %R1<tied0>, <ga:@get_frame_alias_set.set>[TF=2], pred:14, pred:%noreg
	%R0<def> = t2LDRi12 %R1, 0, pred:14, pred:%noreg; mem:LD4[@get_frame_alias_set.set]
	t2CMPri %R0, -1, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#5>, pred:1, pred:%CPSR<kill>
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#1(0x30000000 / 0x80000000 = 37.50%) BB#5(0x50000000 / 0x80000000 = 62.50%)

BB#1: derived from LLVM BB %3
    Live Ins: %R1
    Predecessors according to CFG: BB#0
	%R0<def> = t2MOVi16 <ga:@flag_strict_aliasing>[TF=1], pred:14, pred:%noreg
	%R0<def,tied1> = t2MOVTi16 %R0<tied0>, <ga:@flag_strict_aliasing>[TF=2], pred:14, pred:%noreg
	%R0<def> = t2LDRi12 %R0<kill>, 0, pred:14, pred:%noreg; mem:LD4[@flag_strict_aliasing]
	t2CMPri %R0<kill>, 0, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#3>, pred:1, pred:%CPSR<kill>
    Successors according to CFG: BB#2(0x30000000 / 0x80000000 = 37.50%) BB#3(0x50000000 / 0x80000000 = 62.50%)

BB#2: 
    Live Ins: %R1
    Predecessors according to CFG: BB#1
	%R0<def> = t2MOVi 0, pred:14, pred:%noreg, opt:%noreg
	t2B <BB#4>, pred:14, pred:%noreg
    Successors according to CFG: BB#4(?%)

BB#3: derived from LLVM BB %6
    Live Ins: %R1
    Predecessors according to CFG: BB#1
	%R2<def> = t2MOVi16 <ga:@new_alias_set.last_alias_set>[TF=1], pred:14, pred:%noreg
	%R2<def,tied1> = t2MOVTi16 %R2<tied0>, <ga:@new_alias_set.last_alias_set>[TF=2], pred:14, pred:%noreg
	%R0<def> = t2LDRi12 %R2, 0, pred:14, pred:%noreg; mem:LD4[@new_alias_set.last_alias_set]
	%R0<def> = t2ADDri %R0<kill>, 1, pred:14, pred:%noreg, opt:%noreg
	t2STRi12 %R0, %R2<kill>, 0, pred:14, pred:%noreg; mem:ST4[@new_alias_set.last_alias_set]
    Successors according to CFG: BB#4(?%)

BB#4: derived from LLVM BB %new_alias_set.exit
    Live Ins: %R0 %R1
    Predecessors according to CFG: BB#3 BB#2
	t2STRi12 %R0, %R1<kill>, 0, pred:14, pred:%noreg; mem:ST4[@get_frame_alias_set.set]
    Successors according to CFG: BB#5(?%)

BB#5: derived from LLVM BB %9
    Live Ins: %R0
    Predecessors according to CFG: BB#0 BB#4
	tBX_RET pred:14, pred:%noreg, %R0<imp-use>

# End machine code for function get_frame_alias_set.

# After Analyze Machine Code For Garbage Collection:
# Machine code for function get_frame_alias_set: Post SSA

BB#0: derived from LLVM BB %0
	%R1<def> = t2MOVi16 <ga:@get_frame_alias_set.set>[TF=1], pred:14, pred:%noreg
	%R1<def,tied1> = t2MOVTi16 %R1<tied0>, <ga:@get_frame_alias_set.set>[TF=2], pred:14, pred:%noreg
	%R0<def> = t2LDRi12 %R1, 0, pred:14, pred:%noreg; mem:LD4[@get_frame_alias_set.set]
	t2CMPri %R0, -1, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#5>, pred:1, pred:%CPSR<kill>
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#1(0x30000000 / 0x80000000 = 37.50%) BB#5(0x50000000 / 0x80000000 = 62.50%)

BB#1: derived from LLVM BB %3
    Live Ins: %R1
    Predecessors according to CFG: BB#0
	%R0<def> = t2MOVi16 <ga:@flag_strict_aliasing>[TF=1], pred:14, pred:%noreg
	%R0<def,tied1> = t2MOVTi16 %R0<tied0>, <ga:@flag_strict_aliasing>[TF=2], pred:14, pred:%noreg
	%R0<def> = t2LDRi12 %R0<kill>, 0, pred:14, pred:%noreg; mem:LD4[@flag_strict_aliasing]
	t2CMPri %R0<kill>, 0, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#3>, pred:1, pred:%CPSR<kill>
    Successors according to CFG: BB#2(0x30000000 / 0x80000000 = 37.50%) BB#3(0x50000000 / 0x80000000 = 62.50%)

BB#2: 
    Live Ins: %R1
    Predecessors according to CFG: BB#1
	%R0<def> = t2MOVi 0, pred:14, pred:%noreg, opt:%noreg
	t2B <BB#4>, pred:14, pred:%noreg
    Successors according to CFG: BB#4(?%)

BB#3: derived from LLVM BB %6
    Live Ins: %R1
    Predecessors according to CFG: BB#1
	%R2<def> = t2MOVi16 <ga:@new_alias_set.last_alias_set>[TF=1], pred:14, pred:%noreg
	%R2<def,tied1> = t2MOVTi16 %R2<tied0>, <ga:@new_alias_set.last_alias_set>[TF=2], pred:14, pred:%noreg
	%R0<def> = t2LDRi12 %R2, 0, pred:14, pred:%noreg; mem:LD4[@new_alias_set.last_alias_set]
	%R0<def> = t2ADDri %R0<kill>, 1, pred:14, pred:%noreg, opt:%noreg
	t2STRi12 %R0, %R2<kill>, 0, pred:14, pred:%noreg; mem:ST4[@new_alias_set.last_alias_set]
    Successors according to CFG: BB#4(?%)

BB#4: derived from LLVM BB %new_alias_set.exit
    Live Ins: %R0 %R1
    Predecessors according to CFG: BB#3 BB#2
	t2STRi12 %R0, %R1<kill>, 0, pred:14, pred:%noreg; mem:ST4[@get_frame_alias_set.set]
    Successors according to CFG: BB#5(?%)

BB#5: derived from LLVM BB %9
    Live Ins: %R0
    Predecessors according to CFG: BB#0 BB#4
	tBX_RET pred:14, pred:%noreg, %R0<imp-use>

# End machine code for function get_frame_alias_set.

# After Thumb2 instruction size reduction pass:
# Machine code for function get_frame_alias_set: Post SSA

BB#0: derived from LLVM BB %0
	%R1<def> = t2MOVi16 <ga:@get_frame_alias_set.set>[TF=1], pred:14, pred:%noreg
	%R1<def,tied1> = t2MOVTi16 %R1<tied0>, <ga:@get_frame_alias_set.set>[TF=2], pred:14, pred:%noreg
	%R0<def> = tLDRi %R1, 0, pred:14, pred:%noreg; mem:LD4[@get_frame_alias_set.set]
	t2CMPri %R0, -1, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#5>, pred:1, pred:%CPSR<kill>
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#1(0x30000000 / 0x80000000 = 37.50%) BB#5(0x50000000 / 0x80000000 = 62.50%)

BB#1: derived from LLVM BB %3
    Live Ins: %R1
    Predecessors according to CFG: BB#0
	%R0<def> = t2MOVi16 <ga:@flag_strict_aliasing>[TF=1], pred:14, pred:%noreg
	%R0<def,tied1> = t2MOVTi16 %R0<tied0>, <ga:@flag_strict_aliasing>[TF=2], pred:14, pred:%noreg
	%R0<def> = tLDRi %R0<kill>, 0, pred:14, pred:%noreg; mem:LD4[@flag_strict_aliasing]
	tCMPi8 %R0<kill>, 0, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#3>, pred:1, pred:%CPSR<kill>
    Successors according to CFG: BB#2(0x30000000 / 0x80000000 = 37.50%) BB#3(0x50000000 / 0x80000000 = 62.50%)

BB#2: 
    Live Ins: %R1
    Predecessors according to CFG: BB#1
	%R0<def>, %CPSR<def,dead> = tMOVi8 0, pred:14, pred:%noreg
	t2B <BB#4>, pred:14, pred:%noreg
    Successors according to CFG: BB#4(?%)

BB#3: derived from LLVM BB %6
    Live Ins: %R1
    Predecessors according to CFG: BB#1
	%R2<def> = t2MOVi16 <ga:@new_alias_set.last_alias_set>[TF=1], pred:14, pred:%noreg
	%R2<def,tied1> = t2MOVTi16 %R2<tied0>, <ga:@new_alias_set.last_alias_set>[TF=2], pred:14, pred:%noreg
	%R0<def> = tLDRi %R2, 0, pred:14, pred:%noreg; mem:LD4[@new_alias_set.last_alias_set]
	%R0<def,tied2>, %CPSR<def,dead> = tADDi8 %R0<kill,tied0>, 1, pred:14, pred:%noreg
	tSTRi %R0, %R2<kill>, 0, pred:14, pred:%noreg; mem:ST4[@new_alias_set.last_alias_set]
    Successors according to CFG: BB#4(?%)

BB#4: derived from LLVM BB %new_alias_set.exit
    Live Ins: %R0 %R1
    Predecessors according to CFG: BB#3 BB#2
	tSTRi %R0, %R1<kill>, 0, pred:14, pred:%noreg; mem:ST4[@get_frame_alias_set.set]
    Successors according to CFG: BB#5(?%)

BB#5: derived from LLVM BB %9
    Live Ins: %R0
    Predecessors according to CFG: BB#0 BB#4
	tBX_RET pred:14, pred:%noreg, %R0<imp-use>

# End machine code for function get_frame_alias_set.

# After Unpack machine instruction bundles:
# Machine code for function get_frame_alias_set: Post SSA

BB#0: derived from LLVM BB %0
	%R1<def> = t2MOVi16 <ga:@get_frame_alias_set.set>[TF=1], pred:14, pred:%noreg
	%R1<def,tied1> = t2MOVTi16 %R1<tied0>, <ga:@get_frame_alias_set.set>[TF=2], pred:14, pred:%noreg
	%R0<def> = tLDRi %R1, 0, pred:14, pred:%noreg; mem:LD4[@get_frame_alias_set.set]
	t2CMPri %R0, -1, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#5>, pred:1, pred:%CPSR<kill>
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#1(0x30000000 / 0x80000000 = 37.50%) BB#5(0x50000000 / 0x80000000 = 62.50%)

BB#1: derived from LLVM BB %3
    Live Ins: %R1
    Predecessors according to CFG: BB#0
	%R0<def> = t2MOVi16 <ga:@flag_strict_aliasing>[TF=1], pred:14, pred:%noreg
	%R0<def,tied1> = t2MOVTi16 %R0<tied0>, <ga:@flag_strict_aliasing>[TF=2], pred:14, pred:%noreg
	%R0<def> = tLDRi %R0<kill>, 0, pred:14, pred:%noreg; mem:LD4[@flag_strict_aliasing]
	tCMPi8 %R0<kill>, 0, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#3>, pred:1, pred:%CPSR<kill>
    Successors according to CFG: BB#2(0x30000000 / 0x80000000 = 37.50%) BB#3(0x50000000 / 0x80000000 = 62.50%)

BB#2: 
    Live Ins: %R1
    Predecessors according to CFG: BB#1
	%R0<def>, %CPSR<def,dead> = tMOVi8 0, pred:14, pred:%noreg
	t2B <BB#4>, pred:14, pred:%noreg
    Successors according to CFG: BB#4(?%)

BB#3: derived from LLVM BB %6
    Live Ins: %R1
    Predecessors according to CFG: BB#1
	%R2<def> = t2MOVi16 <ga:@new_alias_set.last_alias_set>[TF=1], pred:14, pred:%noreg
	%R2<def,tied1> = t2MOVTi16 %R2<tied0>, <ga:@new_alias_set.last_alias_set>[TF=2], pred:14, pred:%noreg
	%R0<def> = tLDRi %R2, 0, pred:14, pred:%noreg; mem:LD4[@new_alias_set.last_alias_set]
	%R0<def,tied2>, %CPSR<def,dead> = tADDi8 %R0<kill,tied0>, 1, pred:14, pred:%noreg
	tSTRi %R0, %R2<kill>, 0, pred:14, pred:%noreg; mem:ST4[@new_alias_set.last_alias_set]
    Successors according to CFG: BB#4(?%)

BB#4: derived from LLVM BB %new_alias_set.exit
    Live Ins: %R0 %R1
    Predecessors according to CFG: BB#3 BB#2
	tSTRi %R0, %R1<kill>, 0, pred:14, pred:%noreg; mem:ST4[@get_frame_alias_set.set]
    Successors according to CFG: BB#5(?%)

BB#5: derived from LLVM BB %9
    Live Ins: %R0
    Predecessors according to CFG: BB#0 BB#4
	tBX_RET pred:14, pred:%noreg, %R0<imp-use>

# End machine code for function get_frame_alias_set.

# After optimise barriers pass:
# Machine code for function get_frame_alias_set: Post SSA

BB#0: derived from LLVM BB %0
	%R1<def> = t2MOVi16 <ga:@get_frame_alias_set.set>[TF=1], pred:14, pred:%noreg
	%R1<def,tied1> = t2MOVTi16 %R1<tied0>, <ga:@get_frame_alias_set.set>[TF=2], pred:14, pred:%noreg
	%R0<def> = tLDRi %R1, 0, pred:14, pred:%noreg; mem:LD4[@get_frame_alias_set.set]
	t2CMPri %R0, -1, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#5>, pred:1, pred:%CPSR<kill>
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#1(0x30000000 / 0x80000000 = 37.50%) BB#5(0x50000000 / 0x80000000 = 62.50%)

BB#1: derived from LLVM BB %3
    Live Ins: %R1
    Predecessors according to CFG: BB#0
	%R0<def> = t2MOVi16 <ga:@flag_strict_aliasing>[TF=1], pred:14, pred:%noreg
	%R0<def,tied1> = t2MOVTi16 %R0<tied0>, <ga:@flag_strict_aliasing>[TF=2], pred:14, pred:%noreg
	%R0<def> = tLDRi %R0<kill>, 0, pred:14, pred:%noreg; mem:LD4[@flag_strict_aliasing]
	tCMPi8 %R0<kill>, 0, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#3>, pred:1, pred:%CPSR<kill>
    Successors according to CFG: BB#2(0x30000000 / 0x80000000 = 37.50%) BB#3(0x50000000 / 0x80000000 = 62.50%)

BB#2: 
    Live Ins: %R1
    Predecessors according to CFG: BB#1
	%R0<def>, %CPSR<def,dead> = tMOVi8 0, pred:14, pred:%noreg
	t2B <BB#4>, pred:14, pred:%noreg
    Successors according to CFG: BB#4(?%)

BB#3: derived from LLVM BB %6
    Live Ins: %R1
    Predecessors according to CFG: BB#1
	%R2<def> = t2MOVi16 <ga:@new_alias_set.last_alias_set>[TF=1], pred:14, pred:%noreg
	%R2<def,tied1> = t2MOVTi16 %R2<tied0>, <ga:@new_alias_set.last_alias_set>[TF=2], pred:14, pred:%noreg
	%R0<def> = tLDRi %R2, 0, pred:14, pred:%noreg; mem:LD4[@new_alias_set.last_alias_set]
	%R0<def,tied2>, %CPSR<def,dead> = tADDi8 %R0<kill,tied0>, 1, pred:14, pred:%noreg
	tSTRi %R0, %R2<kill>, 0, pred:14, pred:%noreg; mem:ST4[@new_alias_set.last_alias_set]
    Successors according to CFG: BB#4(?%)

BB#4: derived from LLVM BB %new_alias_set.exit
    Live Ins: %R0 %R1
    Predecessors according to CFG: BB#3 BB#2
	tSTRi %R0, %R1<kill>, 0, pred:14, pred:%noreg; mem:ST4[@get_frame_alias_set.set]
    Successors according to CFG: BB#5(?%)

BB#5: derived from LLVM BB %9
    Live Ins: %R0
    Predecessors according to CFG: BB#0 BB#4
	tBX_RET pred:14, pred:%noreg, %R0<imp-use>

# End machine code for function get_frame_alias_set.

# After ARM constant island placement and branch shortening pass:
# Machine code for function get_frame_alias_set: Post SSA, not tracking liveness

BB#0: derived from LLVM BB %0
	%R1<def> = t2MOVi16 <ga:@get_frame_alias_set.set>[TF=1], pred:14, pred:%noreg
	%R1<def,tied1> = t2MOVTi16 %R1<tied0>, <ga:@get_frame_alias_set.set>[TF=2], pred:14, pred:%noreg
	%R0<def> = tLDRi %R1, 0, pred:14, pred:%noreg; mem:LD4[@get_frame_alias_set.set]
	t2CMPri %R0, -1, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#5>, pred:1, pred:%CPSR<kill>
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#1(0x30000000 / 0x80000000 = 37.50%) BB#5(0x50000000 / 0x80000000 = 62.50%)

BB#1: derived from LLVM BB %3
    Live Ins: %R1
    Predecessors according to CFG: BB#0
	%R0<def> = t2MOVi16 <ga:@flag_strict_aliasing>[TF=1], pred:14, pred:%noreg
	%R0<def,tied1> = t2MOVTi16 %R0<tied0>, <ga:@flag_strict_aliasing>[TF=2], pred:14, pred:%noreg
	%R0<def> = tLDRi %R0<kill>, 0, pred:14, pred:%noreg; mem:LD4[@flag_strict_aliasing]
	tCMPi8 %R0<kill>, 0, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#3>, pred:1, pred:%CPSR<kill>
    Successors according to CFG: BB#2(0x30000000 / 0x80000000 = 37.50%) BB#3(0x50000000 / 0x80000000 = 62.50%)

BB#2: 
    Live Ins: %R1
    Predecessors according to CFG: BB#1
	%R0<def>, %CPSR<def,dead> = tMOVi8 0, pred:14, pred:%noreg
	t2B <BB#4>, pred:14, pred:%noreg
    Successors according to CFG: BB#4(?%)

BB#3: derived from LLVM BB %6
    Live Ins: %R1
    Predecessors according to CFG: BB#1
	%R2<def> = t2MOVi16 <ga:@new_alias_set.last_alias_set>[TF=1], pred:14, pred:%noreg
	%R2<def,tied1> = t2MOVTi16 %R2<tied0>, <ga:@new_alias_set.last_alias_set>[TF=2], pred:14, pred:%noreg
	%R0<def> = tLDRi %R2, 0, pred:14, pred:%noreg; mem:LD4[@new_alias_set.last_alias_set]
	%R0<def,tied2>, %CPSR<def,dead> = tADDi8 %R0<kill,tied0>, 1, pred:14, pred:%noreg
	tSTRi %R0, %R2<kill>, 0, pred:14, pred:%noreg; mem:ST4[@new_alias_set.last_alias_set]
    Successors according to CFG: BB#4(?%)

BB#4: derived from LLVM BB %new_alias_set.exit
    Live Ins: %R0 %R1
    Predecessors according to CFG: BB#3 BB#2
	tSTRi %R0, %R1<kill>, 0, pred:14, pred:%noreg; mem:ST4[@get_frame_alias_set.set]
    Successors according to CFG: BB#5(?%)

BB#5: derived from LLVM BB %9
    Live Ins: %R0
    Predecessors according to CFG: BB#0 BB#4
	tBX_RET pred:14, pred:%noreg, %R0<imp-use>

# End machine code for function get_frame_alias_set.

# After Contiguously Lay Out Funclets:
# Machine code for function get_frame_alias_set: Post SSA, not tracking liveness

BB#0: derived from LLVM BB %0
	%R1<def> = t2MOVi16 <ga:@get_frame_alias_set.set>[TF=1], pred:14, pred:%noreg
	%R1<def,tied1> = t2MOVTi16 %R1<tied0>, <ga:@get_frame_alias_set.set>[TF=2], pred:14, pred:%noreg
	%R0<def> = tLDRi %R1, 0, pred:14, pred:%noreg; mem:LD4[@get_frame_alias_set.set]
	t2CMPri %R0, -1, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#5>, pred:1, pred:%CPSR<kill>
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#1(0x30000000 / 0x80000000 = 37.50%) BB#5(0x50000000 / 0x80000000 = 62.50%)

BB#1: derived from LLVM BB %3
    Live Ins: %R1
    Predecessors according to CFG: BB#0
	%R0<def> = t2MOVi16 <ga:@flag_strict_aliasing>[TF=1], pred:14, pred:%noreg
	%R0<def,tied1> = t2MOVTi16 %R0<tied0>, <ga:@flag_strict_aliasing>[TF=2], pred:14, pred:%noreg
	%R0<def> = tLDRi %R0<kill>, 0, pred:14, pred:%noreg; mem:LD4[@flag_strict_aliasing]
	tCMPi8 %R0<kill>, 0, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#3>, pred:1, pred:%CPSR<kill>
    Successors according to CFG: BB#2(0x30000000 / 0x80000000 = 37.50%) BB#3(0x50000000 / 0x80000000 = 62.50%)

BB#2: 
    Live Ins: %R1
    Predecessors according to CFG: BB#1
	%R0<def>, %CPSR<def,dead> = tMOVi8 0, pred:14, pred:%noreg
	t2B <BB#4>, pred:14, pred:%noreg
    Successors according to CFG: BB#4(?%)

BB#3: derived from LLVM BB %6
    Live Ins: %R1
    Predecessors according to CFG: BB#1
	%R2<def> = t2MOVi16 <ga:@new_alias_set.last_alias_set>[TF=1], pred:14, pred:%noreg
	%R2<def,tied1> = t2MOVTi16 %R2<tied0>, <ga:@new_alias_set.last_alias_set>[TF=2], pred:14, pred:%noreg
	%R0<def> = tLDRi %R2, 0, pred:14, pred:%noreg; mem:LD4[@new_alias_set.last_alias_set]
	%R0<def,tied2>, %CPSR<def,dead> = tADDi8 %R0<kill,tied0>, 1, pred:14, pred:%noreg
	tSTRi %R0, %R2<kill>, 0, pred:14, pred:%noreg; mem:ST4[@new_alias_set.last_alias_set]
    Successors according to CFG: BB#4(?%)

BB#4: derived from LLVM BB %new_alias_set.exit
    Live Ins: %R0 %R1
    Predecessors according to CFG: BB#3 BB#2
	tSTRi %R0, %R1<kill>, 0, pred:14, pred:%noreg; mem:ST4[@get_frame_alias_set.set]
    Successors according to CFG: BB#5(?%)

BB#5: derived from LLVM BB %9
    Live Ins: %R0
    Predecessors according to CFG: BB#0 BB#4
	tBX_RET pred:14, pred:%noreg, %R0<imp-use>

# End machine code for function get_frame_alias_set.

# After StackMap Liveness Analysis:
# Machine code for function get_frame_alias_set: Post SSA, not tracking liveness

BB#0: derived from LLVM BB %0
	%R1<def> = t2MOVi16 <ga:@get_frame_alias_set.set>[TF=1], pred:14, pred:%noreg
	%R1<def,tied1> = t2MOVTi16 %R1<tied0>, <ga:@get_frame_alias_set.set>[TF=2], pred:14, pred:%noreg
	%R0<def> = tLDRi %R1, 0, pred:14, pred:%noreg; mem:LD4[@get_frame_alias_set.set]
	t2CMPri %R0, -1, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#5>, pred:1, pred:%CPSR<kill>
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#1(0x30000000 / 0x80000000 = 37.50%) BB#5(0x50000000 / 0x80000000 = 62.50%)

BB#1: derived from LLVM BB %3
    Live Ins: %R1
    Predecessors according to CFG: BB#0
	%R0<def> = t2MOVi16 <ga:@flag_strict_aliasing>[TF=1], pred:14, pred:%noreg
	%R0<def,tied1> = t2MOVTi16 %R0<tied0>, <ga:@flag_strict_aliasing>[TF=2], pred:14, pred:%noreg
	%R0<def> = tLDRi %R0<kill>, 0, pred:14, pred:%noreg; mem:LD4[@flag_strict_aliasing]
	tCMPi8 %R0<kill>, 0, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#3>, pred:1, pred:%CPSR<kill>
    Successors according to CFG: BB#2(0x30000000 / 0x80000000 = 37.50%) BB#3(0x50000000 / 0x80000000 = 62.50%)

BB#2: 
    Live Ins: %R1
    Predecessors according to CFG: BB#1
	%R0<def>, %CPSR<def,dead> = tMOVi8 0, pred:14, pred:%noreg
	t2B <BB#4>, pred:14, pred:%noreg
    Successors according to CFG: BB#4(?%)

BB#3: derived from LLVM BB %6
    Live Ins: %R1
    Predecessors according to CFG: BB#1
	%R2<def> = t2MOVi16 <ga:@new_alias_set.last_alias_set>[TF=1], pred:14, pred:%noreg
	%R2<def,tied1> = t2MOVTi16 %R2<tied0>, <ga:@new_alias_set.last_alias_set>[TF=2], pred:14, pred:%noreg
	%R0<def> = tLDRi %R2, 0, pred:14, pred:%noreg; mem:LD4[@new_alias_set.last_alias_set]
	%R0<def,tied2>, %CPSR<def,dead> = tADDi8 %R0<kill,tied0>, 1, pred:14, pred:%noreg
	tSTRi %R0, %R2<kill>, 0, pred:14, pred:%noreg; mem:ST4[@new_alias_set.last_alias_set]
    Successors according to CFG: BB#4(?%)

BB#4: derived from LLVM BB %new_alias_set.exit
    Live Ins: %R0 %R1
    Predecessors according to CFG: BB#3 BB#2
	tSTRi %R0, %R1<kill>, 0, pred:14, pred:%noreg; mem:ST4[@get_frame_alias_set.set]
    Successors according to CFG: BB#5(?%)

BB#5: derived from LLVM BB %9
    Live Ins: %R0
    Predecessors according to CFG: BB#0 BB#4
	tBX_RET pred:14, pred:%noreg, %R0<imp-use>

# End machine code for function get_frame_alias_set.

# After Live DEBUG_VALUE analysis:
# Machine code for function get_frame_alias_set: Post SSA, not tracking liveness

BB#0: derived from LLVM BB %0
	%R1<def> = t2MOVi16 <ga:@get_frame_alias_set.set>[TF=1], pred:14, pred:%noreg
	%R1<def,tied1> = t2MOVTi16 %R1<tied0>, <ga:@get_frame_alias_set.set>[TF=2], pred:14, pred:%noreg
	%R0<def> = tLDRi %R1, 0, pred:14, pred:%noreg; mem:LD4[@get_frame_alias_set.set]
	t2CMPri %R0, -1, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#5>, pred:1, pred:%CPSR<kill>
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#1(0x30000000 / 0x80000000 = 37.50%) BB#5(0x50000000 / 0x80000000 = 62.50%)

BB#1: derived from LLVM BB %3
    Live Ins: %R1
    Predecessors according to CFG: BB#0
	%R0<def> = t2MOVi16 <ga:@flag_strict_aliasing>[TF=1], pred:14, pred:%noreg
	%R0<def,tied1> = t2MOVTi16 %R0<tied0>, <ga:@flag_strict_aliasing>[TF=2], pred:14, pred:%noreg
	%R0<def> = tLDRi %R0<kill>, 0, pred:14, pred:%noreg; mem:LD4[@flag_strict_aliasing]
	tCMPi8 %R0<kill>, 0, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#3>, pred:1, pred:%CPSR<kill>
    Successors according to CFG: BB#2(0x30000000 / 0x80000000 = 37.50%) BB#3(0x50000000 / 0x80000000 = 62.50%)

BB#2: 
    Live Ins: %R1
    Predecessors according to CFG: BB#1
	%R0<def>, %CPSR<def,dead> = tMOVi8 0, pred:14, pred:%noreg
	t2B <BB#4>, pred:14, pred:%noreg
    Successors according to CFG: BB#4(?%)

BB#3: derived from LLVM BB %6
    Live Ins: %R1
    Predecessors according to CFG: BB#1
	%R2<def> = t2MOVi16 <ga:@new_alias_set.last_alias_set>[TF=1], pred:14, pred:%noreg
	%R2<def,tied1> = t2MOVTi16 %R2<tied0>, <ga:@new_alias_set.last_alias_set>[TF=2], pred:14, pred:%noreg
	%R0<def> = tLDRi %R2, 0, pred:14, pred:%noreg; mem:LD4[@new_alias_set.last_alias_set]
	%R0<def,tied2>, %CPSR<def,dead> = tADDi8 %R0<kill,tied0>, 1, pred:14, pred:%noreg
	tSTRi %R0, %R2<kill>, 0, pred:14, pred:%noreg; mem:ST4[@new_alias_set.last_alias_set]
    Successors according to CFG: BB#4(?%)

BB#4: derived from LLVM BB %new_alias_set.exit
    Live Ins: %R0 %R1
    Predecessors according to CFG: BB#3 BB#2
	tSTRi %R0, %R1<kill>, 0, pred:14, pred:%noreg; mem:ST4[@get_frame_alias_set.set]
    Successors according to CFG: BB#5(?%)

BB#5: derived from LLVM BB %9
    Live Ins: %R0
    Predecessors according to CFG: BB#0 BB#4
	tBX_RET pred:14, pred:%noreg, %R0<imp-use>

# End machine code for function get_frame_alias_set.

