<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -filter
C:/Users/Kevin/Dropbox/EIC-Beamtest-FW/mRICH_hodo_DC_V1/mRICH_hodo_DC_V1/hodo_dc_v1/iseconfig/filter.filter
-intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BMD_DC_TOP_V2.twx
BMD_DC_TOP_V2.ncd -o BMD_DC_TOP_V2.twr BMD_DC_TOP_V2.pcf

</twCmdLine><twDesign>BMD_DC_TOP_V2.ncd</twDesign><twDesignPath>BMD_DC_TOP_V2.ncd</twDesignPath><twPCF>BMD_DC_TOP_V2.pcf</twPCF><twPcfPath>BMD_DC_TOP_V2.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="tqg144"><twDevName>xc6slx9</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="PATHBLOCK" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_D2_TO_T2_ila_pro_0_path&quot; TIG;</twConstName><twItemCnt>3</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X16Y16.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="7"><twUnconstPath anchorID="8" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.588</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>3.214</twDel><twSUTime>0.339</twSUTime><twTotPathDel>3.553</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X22Y17.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X22Y17.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.498</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y16.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y16.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ACT_dstat</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17_F</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y15.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y15.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O14</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y16.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y16.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.498</twLogDel><twRouteDel>2.055</twRouteDel><twTotDel>3.553</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>42.2</twPctLog><twPctRoute>57.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X23Y16.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="9"><twUnconstPath anchorID="10" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.008</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twDel>1.859</twDel><twSUTime>0.114</twSUTime><twTotPathDel>1.973</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y17.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X22Y17.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.498</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y17.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.401</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y17.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y16.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.701</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y16.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twBEL></twPathDel><twLogDel>0.871</twLogDel><twRouteDel>1.102</twRouteDel><twTotDel>1.973</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>44.1</twPctLog><twPctRoute>55.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X23Y17.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="11"><twUnconstPath anchorID="12" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.307</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twDel>0.899</twDel><twSUTime>0.373</twSUTime><twTotPathDel>1.272</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y17.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X22Y17.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.498</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y17.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.401</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y17.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twBEL></twPathDel><twLogDel>0.871</twLogDel><twRouteDel>0.401</twRouteDel><twTotDel>1.272</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>68.5</twPctLog><twPctRoute>31.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_D2_TO_T2_ila_pro_0_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X23Y17.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="13"><twUnconstPath anchorID="14" twDataPathType="twDataPathMinDelay" ><twTotDel>0.596</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twDel>0.416</twDel><twSUTime>-0.215</twSUTime><twTotPathDel>0.631</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y17.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X22Y17.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.237</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y17.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y17.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twBEL></twPathDel><twLogDel>0.452</twLogDel><twRouteDel>0.179</twRouteDel><twTotDel>0.631</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>71.6</twPctLog><twPctRoute>28.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X23Y16.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="15"><twUnconstPath anchorID="16" twDataPathType="twDataPathMinDelay" ><twTotDel>0.925</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twDel>0.901</twDel><twSUTime>-0.059</twSUTime><twTotPathDel>0.960</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y17.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X22Y17.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.237</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y17.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y17.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y16.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.329</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y16.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twBEL></twPathDel><twLogDel>0.452</twLogDel><twRouteDel>0.508</twRouteDel><twTotDel>0.960</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>47.1</twPctLog><twPctRoute>52.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X16Y16.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="17"><twUnconstPath anchorID="18" twDataPathType="twDataPathMinDelay" ><twTotDel>1.797</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>1.635</twDel><twSUTime>-0.197</twSUTime><twTotPathDel>1.832</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X22Y17.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X22Y17.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.237</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y16.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.356</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y16.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.237</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ACT_dstat</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17_F</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y15.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y15.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O14</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y16.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X16Y16.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.827</twLogDel><twRouteDel>1.005</twRouteDel><twTotDel>1.832</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>45.1</twPctLog><twPctRoute>54.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="19" twConstType="PATHBLOCK" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J2_TO_D2_ila_pro_0_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="20" twConstType="PATHBLOCK" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J3_TO_D2_ila_pro_0_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="21" twConstType="PATHBLOCK" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J4_TO_D2_ila_pro_0_path&quot; TIG;</twConstName><twItemCnt>12</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X22Y17.CLK), 11 paths
</twPathRptBanner><twPathRpt anchorID="22"><twUnconstPath anchorID="23" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.749</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>4.749</twTotPathDel><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X19Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X19Y27.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y27.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.345</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y27.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y26.A2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y17.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.249</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp></twPathDel><twLogDel>0.948</twLogDel><twRouteDel>3.801</twRouteDel><twTotDel>4.749</twTotDel><twPctLog>20.0</twPctLog><twPctRoute>80.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="24"><twUnconstPath anchorID="25" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.296</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>4.296</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X21Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X21Y40.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y38.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y38.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_STAT/iDATA_VALID</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y26.A4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.258</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y17.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.249</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp></twPathDel><twLogDel>1.026</twLogDel><twRouteDel>3.270</twRouteDel><twTotDel>4.296</twTotDel><twPctLog>23.9</twPctLog><twPctRoute>76.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="26"><twUnconstPath anchorID="27" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.946</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>3.946</twTotPathDel><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X19Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X19Y27.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y27.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y27.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y26.A2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y17.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.249</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp></twPathDel><twLogDel>0.948</twLogDel><twRouteDel>2.998</twRouteDel><twTotDel>3.946</twTotDel><twPctLog>24.0</twPctLog><twPctRoute>76.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X22Y17.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="28"><twUnconstPath anchorID="29" twDataPathType="twDataPathMaxDelay" ><twTotDel>0.910</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twDel>1.441</twDel><twSUTime>0.205</twSUTime><twTotPathDel>1.646</twTotPathDel><twClkSkew dest = "2.842" src = "1.659">-1.183</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.365" fPhaseErr="0.260" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.447</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X23Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">DC_DC_DATA_CLK</twSrcClk><twPathDel><twSite>SLICE_X23Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly&lt;2&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y17.SR</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iARM</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y17.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twLogDel>0.635</twLogDel><twRouteDel>1.011</twRouteDel><twTotDel>1.646</twTotDel><twDestClk twEdge ="twFalling">icon_control0&lt;13&gt;</twDestClk><twPctLog>38.6</twPctLog><twPctRoute>61.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_J4_TO_D2_ila_pro_0_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X22Y17.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="30"><twUnconstPath anchorID="31" twDataPathType="twDataPathMinDelay" ><twTotDel>-2.084</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twDel>1.363</twDel><twSUTime>-0.166</twSUTime><twTotPathDel>1.529</twTotPathDel><twClkSkew dest = "4.749" src = "1.583">-3.166</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.365" fPhaseErr="0.260" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.447</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X23Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">DC_DC_DATA_CLK</twSrcClk><twPathDel><twSite>SLICE_X23Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly&lt;2&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y17.SR</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.958</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iARM</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y17.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twLogDel>0.571</twLogDel><twRouteDel>0.958</twRouteDel><twTotDel>1.529</twTotDel><twDestClk twEdge ="twFalling">icon_control0&lt;13&gt;</twDestClk><twPctLog>37.3</twPctLog><twPctRoute>62.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="32" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;</twConstName><twItemCnt>2948</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>472</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.842</twMinPer></twConstHead><twPathRptBanner iPaths="152" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_TDO_reg (SLICE_X19Y25.B3), 152 paths
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.158</twSlack><twSrc BELType="RAM">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>7.807</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X1Y16.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>RAMB16_X1Y16.DOA0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y29.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.329</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data&lt;54&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y29.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_152</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_152</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y29.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.359</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_152</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_152</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y24.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.238</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_10</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y24.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_7</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y25.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.599</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y25.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iTDO</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y25.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>icon_control0&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y25.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iTDO</twComp><twBEL>lut2906_2756</twBEL><twBEL>U_icon_pro/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>3.730</twLogDel><twRouteDel>4.077</twRouteDel><twTotDel>7.807</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>47.8</twPctLog><twPctRoute>52.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.174</twSlack><twSrc BELType="RAM">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>7.791</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X1Y16.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>RAMB16_X1Y16.DOA8</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y29.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.345</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data&lt;63&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_152</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y29.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_16</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_152</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y24.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.238</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_10</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y24.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_7</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y25.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.599</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y25.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iTDO</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y25.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>icon_control0&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y25.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iTDO</twComp><twBEL>lut2906_2756</twBEL><twBEL>U_icon_pro/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>3.730</twLogDel><twRouteDel>4.061</twRouteDel><twTotDel>7.791</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>47.9</twPctLog><twPctRoute>52.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.256</twSlack><twSrc BELType="RAM">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>7.709</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X1Y16.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>RAMB16_X1Y16.DOA3</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y32.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.894</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data&lt;57&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_153</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_153</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y29.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_153</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_152</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y24.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.238</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_10</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y24.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_7</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y25.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.599</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y25.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iTDO</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y25.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>icon_control0&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y25.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iTDO</twComp><twBEL>lut2906_2756</twBEL><twBEL>U_icon_pro/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>3.706</twLogDel><twRouteDel>4.003</twRouteDel><twTotDel>7.709</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>48.1</twPctLog><twPctRoute>51.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_SRLA (SLICE_X4Y26.CE), 11 paths
</twPathRptBanner><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>23.498</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_SRLA</twDest><twTotPathDel>6.467</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_SRLA</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X21Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X21Y40.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y38.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y38.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_STAT/iDATA_VALID</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y18.C5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.374</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y18.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y26.CE</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">2.027</twDelInfo><twComp>icon_control0&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y26.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_SRLA</twBEL></twPathDel><twLogDel>1.303</twLogDel><twRouteDel>5.164</twRouteDel><twTotDel>6.467</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>20.1</twPctLog><twPctRoute>79.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>23.925</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_SRLA</twDest><twTotPathDel>6.040</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_SRLA</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X19Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X19Y27.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y27.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.345</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y27.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y18.C2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.443</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y18.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y26.CE</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">2.027</twDelInfo><twComp>icon_control0&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y26.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_SRLA</twBEL></twPathDel><twLogDel>1.225</twLogDel><twRouteDel>4.815</twRouteDel><twTotDel>6.040</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>20.3</twPctLog><twPctRoute>79.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>24.020</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_SRLA</twDest><twTotPathDel>5.945</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_SRLA</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X21Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X21Y29.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y25.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.471</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[1].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y18.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.222</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y18.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y26.CE</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">2.027</twDelInfo><twComp>icon_control0&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y26.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_SRLA</twBEL></twPathDel><twLogDel>1.225</twLogDel><twRouteDel>4.720</twRouteDel><twTotDel>5.945</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_SRLB (SLICE_X4Y26.CE), 11 paths
</twPathRptBanner><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>23.498</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_SRLB</twDest><twTotPathDel>6.467</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_SRLB</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X21Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X21Y40.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y38.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y38.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_STAT/iDATA_VALID</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y18.C5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.374</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y18.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y26.CE</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">2.027</twDelInfo><twComp>icon_control0&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y26.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_SRLB</twBEL></twPathDel><twLogDel>1.303</twLogDel><twRouteDel>5.164</twRouteDel><twTotDel>6.467</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>20.1</twPctLog><twPctRoute>79.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>23.925</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_SRLB</twDest><twTotPathDel>6.040</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_SRLB</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X19Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X19Y27.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y27.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.345</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y27.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y18.C2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.443</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y18.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y26.CE</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">2.027</twDelInfo><twComp>icon_control0&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y26.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_SRLB</twBEL></twPathDel><twLogDel>1.225</twLogDel><twRouteDel>4.815</twRouteDel><twTotDel>6.040</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>20.3</twPctLog><twPctRoute>79.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>24.020</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_SRLB</twDest><twTotPathDel>5.945</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_SRLB</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X21Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X21Y29.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y25.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.471</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[1].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y18.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.222</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y18.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y26.CE</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">2.027</twDelInfo><twComp>icon_control0&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y26.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_SRLB</twBEL></twPathDel><twLogDel>1.225</twLogDel><twRouteDel>4.720</twRouteDel><twTotDel>5.945</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9 (RAMB8_X1Y12.ADDRAWRADDR8), 1 path
</twPathRptBanner><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.291</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[5].U_FDRE</twSrc><twDest BELType="RAM">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9</twDest><twTotPathDel>0.291</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[5].U_FDRE</twSrc><twDest BELType='RAM'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X18Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X18Y26.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr&lt;7&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[5].U_FDRE</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y12.ADDRAWRADDR8</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.157</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X1Y12.CLKAWRCLK</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9</twBEL></twPathDel><twLogDel>0.134</twLogDel><twRouteDel>0.157</twRouteDel><twTotDel>0.291</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>46.0</twPctLog><twPctRoute>54.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9 (RAMB8_X1Y12.ADDRAWRADDR10), 1 path
</twPathRptBanner><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.310</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[7].U_FDRE</twSrc><twDest BELType="RAM">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9</twDest><twTotPathDel>0.310</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[7].U_FDRE</twSrc><twDest BELType='RAM'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X18Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X18Y26.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr&lt;7&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[7].U_FDRE</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y12.ADDRAWRADDR10</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.176</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X1Y12.CLKAWRCLK</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9</twBEL></twPathDel><twLogDel>0.134</twLogDel><twRouteDel>0.176</twRouteDel><twTotDel>0.310</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>43.2</twPctLog><twPctRoute>56.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9 (RAMB8_X1Y12.ADDRAWRADDR9), 1 path
</twPathRptBanner><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.310</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[6].U_FDRE</twSrc><twDest BELType="RAM">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9</twDest><twTotPathDel>0.310</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[6].U_FDRE</twSrc><twDest BELType='RAM'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X18Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X18Y26.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr&lt;7&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[6].U_FDRE</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y12.ADDRAWRADDR9</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.176</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X1Y12.CLKAWRCLK</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9</twBEL></twPathDel><twLogDel>0.134</twLogDel><twRouteDel>0.176</twRouteDel><twTotDel>0.310</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>43.2</twPctLog><twPctRoute>56.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="57"><twPinLimitBanner>Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="58" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="26.430" period="30.000" constraintValue="30.000" deviceLimit="3.570" freqLimit="280.112" physResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKA" logResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKA" locationPin="RAMB16_X1Y14.CLKA" clockNet="icon_control0&lt;0&gt;"/><twPinLimit anchorID="59" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="26.430" period="30.000" constraintValue="30.000" deviceLimit="3.570" freqLimit="280.112" physResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKA" logResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKA" locationPin="RAMB16_X1Y10.CLKA" clockNet="icon_control0&lt;0&gt;"/><twPinLimit anchorID="60" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="26.430" period="30.000" constraintValue="30.000" deviceLimit="3.570" freqLimit="280.112" physResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9/CLKAWRCLK" logResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9/CLKAWRCLK" locationPin="RAMB8_X1Y12.CLKAWRCLK" clockNet="icon_control0&lt;0&gt;"/></twPinLimitRpt></twConst><twConst anchorID="61" twConstType="PATHDELAY" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_U_TO_J = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;J_CLK&quot; 15 ns;</twConstName><twItemCnt>18</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>18</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.251</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (SLICE_X17Y26.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathFromToDelay"><twSlack>10.749</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twDest><twTotPathDel>4.216</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X23Y59.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y45.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.089</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>DC_COMM_PARSER/TX_Sender/waveform_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc&lt;7&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y26.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.072</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y26.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>1.055</twLogDel><twRouteDel>3.161</twRouteDel><twTotDel>4.216</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>25.0</twPctLog><twPctRoute>75.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (SLICE_X17Y26.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathFromToDelay"><twSlack>10.774</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twDest><twTotPathDel>4.191</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X23Y59.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y45.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.089</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>DC_COMM_PARSER/TX_Sender/waveform_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc&lt;7&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y26.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.072</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y26.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.365</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>1.030</twLogDel><twRouteDel>3.161</twRouteDel><twTotDel>4.191</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>24.6</twPctLog><twPctRoute>75.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (SLICE_X19Y27.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathFromToDelay"><twSlack>10.964</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twDest><twTotPathDel>4.001</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X23Y59.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y45.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.089</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>DC_COMM_PARSER/TX_Sender/waveform_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc&lt;7&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y27.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.839</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y27.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>1.073</twLogDel><twRouteDel>2.928</twRouteDel><twTotDel>4.001</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>26.8</twPctLog><twPctRoute>73.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;J_CLK&quot; 15 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (SLICE_X21Y43.SR), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="68"><twSlack>1.041</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X23Y59.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y45.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y43.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X21Y43.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">-0.139</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>0.215</twLogDel><twRouteDel>0.861</twRouteDel><twTotDel>1.076</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>20.0</twPctLog><twPctRoute>80.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (SLICE_X21Y43.SR), 1 path
</twPathRptBanner><twRacePath anchorID="69"><twSlack>1.042</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X23Y59.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y45.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y43.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X21Y43.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">-0.138</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>0.216</twLogDel><twRouteDel>0.861</twRouteDel><twTotDel>1.077</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>20.1</twPctLog><twPctRoute>79.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (SLICE_X21Y43.SR), 1 path
</twPathRptBanner><twRacePath anchorID="70"><twSlack>1.048</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X23Y59.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y45.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y43.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X21Y43.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">-0.132</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR</twBEL></twPathDel><twLogDel>0.222</twLogDel><twRouteDel>0.861</twRouteDel><twTotDel>1.083</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>20.5</twPctLog><twPctRoute>79.5</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="71" twConstType="PATHDELAY" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>0.994</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X23Y59.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathFromToDelay"><twSlack>14.006</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twTotPathDel>0.959</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X23Y59.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y59.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y59.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD_n</twBEL><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.803</twLogDel><twRouteDel>0.156</twRouteDel><twTotDel>0.959</twTotDel><twDestClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twDestClk><twPctLog>83.7</twPctLog><twPctRoute>16.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X23Y59.A6), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="74"><twSlack>0.440</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X23Y59.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y59.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y59.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD_n</twBEL><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.027</twRouteDel><twTotDel>0.440</twTotDel><twDestClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twDestClk><twPctLog>93.9</twPctLog><twPctRoute>6.1</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="75" twConstType="PATHBLOCK" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J_TO_D_path&quot; TIG;</twConstName><twItemCnt>1997</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>244</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[63].I_IN_RANGE.U_GAND_DLY2 (SLICE_X6Y26.SR), 11 paths
</twPathRptBanner><twPathRpt anchorID="76"><twUnconstPath anchorID="77" twDataPathType="twDataPathMaxDelay" ><twTotDel>6.968</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[63].I_IN_RANGE.U_GAND_DLY2</twDest><twDel>6.607</twDel><twSUTime>0.326</twSUTime><twTotPathDel>6.933</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[63].I_IN_RANGE.U_GAND_DLY2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X21Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X21Y40.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y38.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y38.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_STAT/iDATA_VALID</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y18.C5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.374</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y18.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y26.SR</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">2.405</twDelInfo><twComp>icon_control0&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y26.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1&lt;63&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[63].I_IN_RANGE.U_GAND_DLY2</twBEL></twPathDel><twLogDel>1.391</twLogDel><twRouteDel>5.542</twRouteDel><twTotDel>6.933</twTotDel><twDestClk twEdge ="twRising">DC_DC_DATA_CLK</twDestClk><twPctLog>20.1</twPctLog><twPctRoute>79.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="78"><twUnconstPath anchorID="79" twDataPathType="twDataPathMaxDelay" ><twTotDel>6.541</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[63].I_IN_RANGE.U_GAND_DLY2</twDest><twDel>6.180</twDel><twSUTime>0.326</twSUTime><twTotPathDel>6.506</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[63].I_IN_RANGE.U_GAND_DLY2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X19Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X19Y27.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y27.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.345</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y27.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y18.C2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.443</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y18.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y26.SR</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">2.405</twDelInfo><twComp>icon_control0&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y26.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1&lt;63&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[63].I_IN_RANGE.U_GAND_DLY2</twBEL></twPathDel><twLogDel>1.313</twLogDel><twRouteDel>5.193</twRouteDel><twTotDel>6.506</twTotDel><twDestClk twEdge ="twRising">DC_DC_DATA_CLK</twDestClk><twPctLog>20.2</twPctLog><twPctRoute>79.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="80"><twUnconstPath anchorID="81" twDataPathType="twDataPathMaxDelay" ><twTotDel>6.446</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[63].I_IN_RANGE.U_GAND_DLY2</twDest><twDel>6.085</twDel><twSUTime>0.326</twSUTime><twTotPathDel>6.411</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[63].I_IN_RANGE.U_GAND_DLY2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X21Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X21Y29.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y25.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.471</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[1].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y18.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.222</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y18.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y26.SR</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">2.405</twDelInfo><twComp>icon_control0&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y26.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1&lt;63&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[63].I_IN_RANGE.U_GAND_DLY2</twBEL></twPathDel><twLogDel>1.313</twLogDel><twRouteDel>5.098</twRouteDel><twTotDel>6.411</twTotDel><twDestClk twEdge ="twRising">DC_DC_DATA_CLK</twDestClk><twPctLog>20.5</twPctLog><twPctRoute>79.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[62].I_IN_RANGE.U_GAND_DLY2 (SLICE_X6Y26.SR), 11 paths
</twPathRptBanner><twPathRpt anchorID="82"><twUnconstPath anchorID="83" twDataPathType="twDataPathMaxDelay" ><twTotDel>6.940</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[62].I_IN_RANGE.U_GAND_DLY2</twDest><twDel>6.607</twDel><twSUTime>0.298</twSUTime><twTotPathDel>6.905</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[62].I_IN_RANGE.U_GAND_DLY2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X21Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X21Y40.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y38.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y38.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_STAT/iDATA_VALID</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y18.C5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.374</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y18.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y26.SR</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">2.405</twDelInfo><twComp>icon_control0&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y26.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1&lt;63&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[62].I_IN_RANGE.U_GAND_DLY2</twBEL></twPathDel><twLogDel>1.363</twLogDel><twRouteDel>5.542</twRouteDel><twTotDel>6.905</twTotDel><twDestClk twEdge ="twRising">DC_DC_DATA_CLK</twDestClk><twPctLog>19.7</twPctLog><twPctRoute>80.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="84"><twUnconstPath anchorID="85" twDataPathType="twDataPathMaxDelay" ><twTotDel>6.513</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[62].I_IN_RANGE.U_GAND_DLY2</twDest><twDel>6.180</twDel><twSUTime>0.298</twSUTime><twTotPathDel>6.478</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[62].I_IN_RANGE.U_GAND_DLY2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X19Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X19Y27.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y27.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.345</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y27.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y18.C2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.443</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y18.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y26.SR</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">2.405</twDelInfo><twComp>icon_control0&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y26.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1&lt;63&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[62].I_IN_RANGE.U_GAND_DLY2</twBEL></twPathDel><twLogDel>1.285</twLogDel><twRouteDel>5.193</twRouteDel><twTotDel>6.478</twTotDel><twDestClk twEdge ="twRising">DC_DC_DATA_CLK</twDestClk><twPctLog>19.8</twPctLog><twPctRoute>80.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="86"><twUnconstPath anchorID="87" twDataPathType="twDataPathMaxDelay" ><twTotDel>6.418</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[62].I_IN_RANGE.U_GAND_DLY2</twDest><twDel>6.085</twDel><twSUTime>0.298</twSUTime><twTotPathDel>6.383</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[62].I_IN_RANGE.U_GAND_DLY2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X21Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X21Y29.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y25.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.471</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[1].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y18.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.222</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y18.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y26.SR</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">2.405</twDelInfo><twComp>icon_control0&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y26.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1&lt;63&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[62].I_IN_RANGE.U_GAND_DLY2</twBEL></twPathDel><twLogDel>1.285</twLogDel><twRouteDel>5.098</twRouteDel><twTotDel>6.383</twTotDel><twDestClk twEdge ="twRising">DC_DC_DATA_CLK</twDestClk><twPctLog>20.1</twPctLog><twPctRoute>79.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[62].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (SLICE_X6Y26.SR), 11 paths
</twPathRptBanner><twPathRpt anchorID="88"><twUnconstPath anchorID="89" twDataPathType="twDataPathMaxDelay" ><twTotDel>6.936</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[62].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twDel>6.607</twDel><twSUTime>0.294</twSUTime><twTotPathDel>6.901</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[62].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X21Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X21Y40.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y38.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y38.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_STAT/iDATA_VALID</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y18.C5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.374</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y18.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y26.SR</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">2.405</twDelInfo><twComp>icon_control0&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y26.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.294</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1&lt;63&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[62].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twBEL></twPathDel><twLogDel>1.359</twLogDel><twRouteDel>5.542</twRouteDel><twTotDel>6.901</twTotDel><twDestClk twEdge ="twRising">DC_DC_DATA_CLK</twDestClk><twPctLog>19.7</twPctLog><twPctRoute>80.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="90"><twUnconstPath anchorID="91" twDataPathType="twDataPathMaxDelay" ><twTotDel>6.509</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[62].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twDel>6.180</twDel><twSUTime>0.294</twSUTime><twTotPathDel>6.474</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[62].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X19Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X19Y27.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y27.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.345</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y27.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y18.C2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.443</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y18.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y26.SR</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">2.405</twDelInfo><twComp>icon_control0&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y26.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.294</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1&lt;63&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[62].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twBEL></twPathDel><twLogDel>1.281</twLogDel><twRouteDel>5.193</twRouteDel><twTotDel>6.474</twTotDel><twDestClk twEdge ="twRising">DC_DC_DATA_CLK</twDestClk><twPctLog>19.8</twPctLog><twPctRoute>80.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="92"><twUnconstPath anchorID="93" twDataPathType="twDataPathMaxDelay" ><twTotDel>6.414</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[62].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twDel>6.085</twDel><twSUTime>0.294</twSUTime><twTotPathDel>6.379</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[62].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X21Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X21Y29.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y25.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.471</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[1].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y18.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.222</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y18.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y26.SR</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">2.405</twDelInfo><twComp>icon_control0&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y26.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.294</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1&lt;63&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[62].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twBEL></twPathDel><twLogDel>1.281</twLogDel><twRouteDel>5.098</twRouteDel><twTotDel>6.379</twTotDel><twDestClk twEdge ="twRising">DC_DC_DATA_CLK</twDestClk><twPctLog>20.1</twPctLog><twPctRoute>79.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_J_TO_D_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0 (SLICE_X21Y28.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="94"><twUnconstPath anchorID="95" twDataPathType="twDataPathMinDelay" ><twTotDel>0.429</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0</twDest><twDel>0.405</twDel><twSUTime>-0.059</twSUTime><twTotPathDel>0.464</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X21Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X21Y26.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y28.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.207</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X21Y28.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN&lt;1&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.207</twRouteDel><twTotDel>0.464</twTotDel><twDestClk twEdge ="twRising">DC_DC_DATA_CLK</twDestClk><twPctLog>55.4</twPctLog><twPctRoute>44.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR (SLICE_X21Y22.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="96"><twUnconstPath anchorID="97" twDataPathType="twDataPathMinDelay" ><twTotDel>0.593</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR</twDest><twDel>0.413</twDel><twSUTime>-0.215</twSUTime><twTotPathDel>0.628</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X22Y22.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;4&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y22.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.175</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X21Y22.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR&lt;7&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_CAP_ADDR_MUX</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR</twBEL></twPathDel><twLogDel>0.453</twLogDel><twRouteDel>0.175</twRouteDel><twTotDel>0.628</twTotDel><twDestClk twEdge ="twRising">DC_DC_DATA_CLK</twDestClk><twPctLog>72.1</twPctLog><twPctRoute>27.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR (SLICE_X17Y23.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="98"><twUnconstPath anchorID="99" twDataPathType="twDataPathMinDelay" ><twTotDel>0.612</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR</twDest><twDel>0.432</twDel><twSUTime>-0.215</twSUTime><twTotPathDel>0.647</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X19Y24.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;12&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y23.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X17Y23.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR&lt;9&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_CAP_ADDR_MUX</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.234</twRouteDel><twTotDel>0.647</twTotDel><twDestClk twEdge ="twRising">DC_DC_DATA_CLK</twDestClk><twPctLog>63.8</twPctLog><twPctRoute>36.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="100" twConstType="PATHBLOCK" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_D_TO_J_path&quot; TIG;</twConstName><twItemCnt>385</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>354</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="10" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X16Y16.A6), 10 paths
</twPathRptBanner><twPathRpt anchorID="101"><twUnconstPath anchorID="102" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.285</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>3.911</twDel><twSUTime>0.339</twSUTime><twTotPathDel>4.250</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X21Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising">DC_DC_DATA_CLK</twSrcClk><twPathDel><twSite>SLICE_X21Y19.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;7&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y18.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.434</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y18.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y17.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.723</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y17.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DSTAT_en_dly3</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y16.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>U_ila_pro_0/N16</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y16.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.287</twLogDel><twRouteDel>2.963</twRouteDel><twTotDel>4.250</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>30.3</twPctLog><twPctRoute>69.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="103"><twUnconstPath anchorID="104" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.177</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>3.803</twDel><twSUTime>0.339</twSUTime><twTotPathDel>4.142</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X21Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising">DC_DC_DATA_CLK</twSrcClk><twPathDel><twSite>SLICE_X21Y19.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;7&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y17.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y17.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O12</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O13</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y17.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.747</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O12</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y17.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DSTAT_en_dly3</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y16.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>U_ila_pro_0/N16</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y16.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.370</twLogDel><twRouteDel>2.772</twRouteDel><twTotDel>4.142</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>33.1</twPctLog><twPctRoute>66.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="105"><twUnconstPath anchorID="106" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.960</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>3.586</twDel><twSUTime>0.339</twSUTime><twTotPathDel>3.925</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X21Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising">DC_DC_DATA_CLK</twSrcClk><twPathDel><twSite>SLICE_X21Y19.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;7&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y18.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.109</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y18.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y17.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.723</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y17.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DSTAT_en_dly3</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y16.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>U_ila_pro_0/N16</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y16.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.287</twLogDel><twRouteDel>2.638</twRouteDel><twTotDel>3.925</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>32.8</twPctLog><twPctRoute>67.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="7" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X16Y16.A5), 7 paths
</twPathRptBanner><twPathRpt anchorID="107"><twUnconstPath anchorID="108" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.064</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_FULL</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>3.690</twDel><twSUTime>0.339</twSUTime><twTotPathDel>4.029</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_FULL</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X21Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising">DC_DC_DATA_CLK</twSrcClk><twPathDel><twSite>SLICE_X21Y25.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/PRE_RESET0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_FULL</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y15.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.392</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/FULL_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y15.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O14</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O15</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y15.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O14</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y15.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O14</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y16.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y16.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.375</twLogDel><twRouteDel>2.654</twRouteDel><twTotDel>4.029</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>34.1</twPctLog><twPctRoute>65.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="109"><twUnconstPath anchorID="110" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.720</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE0</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>3.346</twDel><twSUTime>0.339</twSUTime><twTotPathDel>3.685</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE0</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X21Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising">DC_DC_DATA_CLK</twSrcClk><twPathDel><twSite>SLICE_X21Y16.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat&lt;1&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y16.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y16.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ACT_dstat</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17_F</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y15.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y15.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O14</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y16.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y16.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.430</twLogDel><twRouteDel>2.255</twRouteDel><twTotDel>3.685</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>38.8</twPctLog><twPctRoute>61.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="111"><twUnconstPath anchorID="112" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.639</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_ECR</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>3.265</twDel><twSUTime>0.339</twSUTime><twTotPathDel>3.604</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_ECR</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X20Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising">DC_DC_DATA_CLK</twSrcClk><twPathDel><twSite>SLICE_X20Y16.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/EXTCAP_READY_dstat</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_ECR</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y15.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.947</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/EXTCAP_READY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y15.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O14</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y15.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O13</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y15.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O14</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y16.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y16.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.377</twLogDel><twRouteDel>2.227</twRouteDel><twTotDel>3.604</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>38.2</twPctLog><twPctRoute>61.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[11].SI_CFG/I_YESLUT6.U_SRLC16E (SLICE_X16Y43.A2), 2 paths
</twPathRptBanner><twPathRpt anchorID="113"><twUnconstPath anchorID="114" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.449</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[11].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twTotPathDel>3.449</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[11].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X17Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">DC_DC_DATA_CLK</twSrcClk><twPathDel><twSite>SLICE_X17Y37.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn&lt;1&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y41.B1</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">1.501</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y41.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out&lt;10&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[11].U_MUS.U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O11</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y43.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.192</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out&lt;11&gt;</twComp></twPathDel><twLogDel>0.756</twLogDel><twRouteDel>2.693</twRouteDel><twTotDel>3.449</twTotDel><twPctLog>21.9</twPctLog><twPctRoute>78.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="115"><twUnconstPath anchorID="116" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.235</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[11].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twTotPathDel>3.235</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[11].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X17Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">DC_DC_DATA_CLK</twSrcClk><twPathDel><twSite>SLICE_X17Y37.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn&lt;1&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y41.B2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.287</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y41.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out&lt;10&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[11].U_MUS.U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O11</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y43.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.192</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out&lt;11&gt;</twComp></twPathDel><twLogDel>0.756</twLogDel><twRouteDel>2.479</twRouteDel><twTotDel>3.235</twTotDel><twPctLog>23.4</twPctLog><twPctRoute>76.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="117" twConstType="PERIOD" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">TS_sys_clk = PERIOD TIMEGRP &quot;sys_clk&quot; 40 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.570</twMinPer></twConstHead><twPinLimitRpt anchorID="118"><twPinLimitBanner>Component Switching Limit Checks: TS_sys_clk = PERIOD TIMEGRP &quot;sys_clk&quot; 40 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="119" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="36.430" period="40.000" constraintValue="40.000" deviceLimit="3.570" freqLimit="280.112" physResource="DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK" logResource="DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X1Y24.CLKAWRCLK" clockNet="DC_DC_DATA_CLK"/><twPinLimit anchorID="120" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="36.430" period="40.000" constraintValue="40.000" deviceLimit="3.570" freqLimit="280.112" physResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKB" logResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKB" locationPin="RAMB16_X1Y14.CLKB" clockNet="DC_DC_DATA_CLK"/><twPinLimit anchorID="121" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="36.430" period="40.000" constraintValue="40.000" deviceLimit="3.570" freqLimit="280.112" physResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKB" logResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKB" locationPin="RAMB16_X1Y10.CLKB" clockNet="DC_DC_DATA_CLK"/></twPinLimitRpt></twConst><twConst anchorID="122" twConstType="PERIOD" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">TS_asic_clk = PERIOD TIMEGRP &quot;asic_clk&quot; 16 ns HIGH 50%;</twConstName><twItemCnt>21124</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2609</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.746</twMinPer></twConstHead><twPathRptBanner iPaths="65" iCriticalPaths="0" sType="EndPoint">Paths for end point TARGETX_control/STATE_FSM_FFd5 (SLICE_X2Y51.A5), 65 paths
</twPathRptBanner><twPathRpt anchorID="123"><twConstPath anchorID="124" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.890</twSlack><twSrc BELType="FF">TARGETX_control/UPDATE_REG_1</twSrc><twDest BELType="FF">TARGETX_control/STATE_FSM_FFd5</twDest><twTotPathDel>1.940</twTotPathDel><twClkSkew dest = "0.194" src = "0.205">0.011</twClkSkew><twDelConst>8.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.310" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.159</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>TARGETX_control/UPDATE_REG_1</twSrc><twDest BELType='FF'>TARGETX_control/STATE_FSM_FFd5</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X3Y51.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="8.000">asic_clk</twSrcClk><twPathDel><twSite>SLICE_X3Y51.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>TARGETX_control/UPDATE_REG&lt;1&gt;</twComp><twBEL>TARGETX_control/UPDATE_REG_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y51.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.730</twDelInfo><twComp>TARGETX_control/UPDATE_REG&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y51.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>TARGETX_control/STATE_FSM_FFd4</twComp><twBEL>lut4259_3128</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y51.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>lut4259_3128</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y51.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>TARGETX_control/STATE_FSM_FFd4</twComp><twBEL>lut4261_3130</twBEL><twBEL>TARGETX_control/STATE_FSM_FFd5</twBEL></twPathDel><twLogDel>1.014</twLogDel><twRouteDel>0.926</twRouteDel><twTotDel>1.940</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">asic_clk</twDestClk><twPctLog>52.3</twPctLog><twPctRoute>47.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="125"><twConstPath anchorID="126" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.465</twSlack><twSrc BELType="FF">TARGETX_control/UPDATE_REG_0</twSrc><twDest BELType="FF">TARGETX_control/STATE_FSM_FFd5</twDest><twTotPathDel>1.365</twTotPathDel><twClkSkew dest = "0.194" src = "0.205">0.011</twClkSkew><twDelConst>8.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.310" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.159</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>TARGETX_control/UPDATE_REG_0</twSrc><twDest BELType='FF'>TARGETX_control/STATE_FSM_FFd5</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X3Y51.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="8.000">asic_clk</twSrcClk><twPathDel><twSite>SLICE_X3Y51.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>TARGETX_control/UPDATE_REG&lt;1&gt;</twComp><twBEL>TARGETX_control/UPDATE_REG_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y51.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>TARGETX_control/UPDATE_REG&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y51.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>TARGETX_control/STATE_FSM_FFd4</twComp><twBEL>lut4259_3128</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y51.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>lut4259_3128</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y51.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>TARGETX_control/STATE_FSM_FFd4</twComp><twBEL>lut4261_3130</twBEL><twBEL>TARGETX_control/STATE_FSM_FFd5</twBEL></twPathDel><twLogDel>1.014</twLogDel><twRouteDel>0.351</twRouteDel><twTotDel>1.365</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">asic_clk</twDestClk><twPctLog>74.3</twPctLog><twPctRoute>25.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="127"><twConstPath anchorID="128" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.860</twSlack><twSrc BELType="FF">DC_COMM_PARSER/RX_ADDR_CHECK/OUTPUT_REG_3_6</twSrc><twDest BELType="FF">TARGETX_control/STATE_FSM_FFd5</twDest><twTotPathDel>4.969</twTotPathDel><twClkSkew dest = "0.339" src = "0.351">0.012</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.310" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.159</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DC_COMM_PARSER/RX_ADDR_CHECK/OUTPUT_REG_3_6</twSrc><twDest BELType='FF'>TARGETX_control/STATE_FSM_FFd5</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X5Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">asic_clk</twSrcClk><twPathDel><twSite>SLICE_X5Y50.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>ctrl_register&lt;3&gt;&lt;7&gt;</twComp><twBEL>DC_COMM_PARSER/RX_ADDR_CHECK/OUTPUT_REG_3_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y50.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.241</twDelInfo><twComp>ctrl_register&lt;3&gt;&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y50.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>TARGETX_control/Mcompar_LOAD_PERIOD[15]_INTERNAL_COUNTER[15]_LessThan_19_o_cy&lt;3&gt;</twComp><twBEL>TARGETX_control/Mcompar_LOAD_PERIOD[15]_INTERNAL_COUNTER[15]_LessThan_19_o_lutdi3</twBEL><twBEL>TARGETX_control/Mcompar_LOAD_PERIOD[15]_INTERNAL_COUNTER[15]_LessThan_19_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>TARGETX_control/Mcompar_LOAD_PERIOD[15]_INTERNAL_COUNTER[15]_LessThan_19_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y51.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>TARGETX_control/Mcompar_LOAD_PERIOD[15]_INTERNAL_COUNTER[15]_LessThan_19_o_cy&lt;6&gt;</twComp><twBEL>TARGETX_control/Mcompar_LOAD_PERIOD[15]_INTERNAL_COUNTER[15]_LessThan_19_o_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y55.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.914</twDelInfo><twComp>TARGETX_control/Mcompar_LOAD_PERIOD[15]_INTERNAL_COUNTER[15]_LessThan_19_o_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ctrl_register&lt;3&gt;&lt;15&gt;</twComp><twBEL>TARGETX_control/Mcompar_LOAD_PERIOD[15]_INTERNAL_COUNTER[15]_LessThan_19_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y51.B5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.697</twDelInfo><twComp>TARGETX_control/Mcompar_LOAD_PERIOD[15]_INTERNAL_COUNTER[15]_LessThan_19_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y51.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>TARGETX_control/STATE_FSM_FFd4</twComp><twBEL>lut4259_3128</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y51.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>lut4259_3128</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y51.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>TARGETX_control/STATE_FSM_FFd4</twComp><twBEL>lut4261_3130</twBEL><twBEL>TARGETX_control/STATE_FSM_FFd5</twBEL></twPathDel><twLogDel>1.918</twLogDel><twRouteDel>3.051</twRouteDel><twTotDel>4.969</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">asic_clk</twDestClk><twPctLog>38.6</twPctLog><twPctRoute>61.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point TARGETX_control/UPDATE_REG_0 (SLICE_X3Y51.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="129"><twConstPath anchorID="130" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.094</twSlack><twSrc BELType="FF">DC_COMM_PARSER/RX_ADDR_CHECK/TX_UPDATE</twSrc><twDest BELType="FF">TARGETX_control/UPDATE_REG_0</twDest><twTotPathDel>1.798</twTotPathDel><twClkSkew dest = "0.706" src = "0.655">-0.051</twClkSkew><twDelConst>8.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.310" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.159</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DC_COMM_PARSER/RX_ADDR_CHECK/TX_UPDATE</twSrc><twDest BELType='FF'>TARGETX_control/UPDATE_REG_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X5Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">asic_clk</twSrcClk><twPathDel><twSite>SLICE_X5Y42.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>tx_dac_update</twComp><twBEL>DC_COMM_PARSER/RX_ADDR_CHECK/TX_UPDATE</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y51.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.254</twDelInfo><twComp>tx_dac_update</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y51.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>TARGETX_control/UPDATE_REG&lt;1&gt;</twComp><twBEL>TARGETX_control/UPDATE_REG_0</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>1.254</twRouteDel><twTotDel>1.798</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="8.000">asic_clk</twDestClk><twPctLog>30.3</twPctLog><twPctRoute>69.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="13" iCriticalPaths="0" sType="EndPoint">Paths for end point DC_COMM_PARSER/RX_ADDR_CHECK/OUTPUT_REG_15_2 (SLICE_X3Y47.CE), 13 paths
</twPathRptBanner><twPathRpt anchorID="131"><twConstPath anchorID="132" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.254</twSlack><twSrc BELType="FF">DC_COMM_PARSER/RX_ADDR_CHECK/reg_state_FSM_FFd2</twSrc><twDest BELType="FF">DC_COMM_PARSER/RX_ADDR_CHECK/OUTPUT_REG_15_2</twDest><twTotPathDel>7.614</twTotPathDel><twClkSkew dest = "0.646" src = "0.619">-0.027</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.310" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.159</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DC_COMM_PARSER/RX_ADDR_CHECK/reg_state_FSM_FFd2</twSrc><twDest BELType='FF'>DC_COMM_PARSER/RX_ADDR_CHECK/OUTPUT_REG_15_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X14Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">asic_clk</twSrcClk><twPathDel><twSite>SLICE_X14Y43.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>][7246_3952</twComp><twBEL>DC_COMM_PARSER/RX_ADDR_CHECK/reg_state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">1.971</twDelInfo><twComp>DC_COMM_PARSER/RX_ADDR_CHECK/reg_state_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>ctrl_register&lt;8&gt;&lt;11&gt;</twComp><twBEL>lut5069_3325</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y49.B5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.175</twDelInfo><twComp>lut5069_3325</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y49.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>ctrl_register&lt;8&gt;&lt;11&gt;</twComp><twBEL>lut5315_3427</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y54.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.243</twDelInfo><twComp>lut5315_3427</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>lut5316_3428</twComp><twBEL>lut5316_3428</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y47.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.467</twDelInfo><twComp>lut5316_3428</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y47.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>ctrl_register&lt;15&gt;&lt;3&gt;</twComp><twBEL>DC_COMM_PARSER/RX_ADDR_CHECK/OUTPUT_REG_15_2</twBEL></twPathDel><twLogDel>1.758</twLogDel><twRouteDel>5.856</twRouteDel><twTotDel>7.614</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">asic_clk</twDestClk><twPctLog>23.1</twPctLog><twPctRoute>76.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="133"><twConstPath anchorID="134" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.256</twSlack><twSrc BELType="FF">DC_COMM_PARSER/RX_ADDR_CHECK/cmd_type_3</twSrc><twDest BELType="FF">DC_COMM_PARSER/RX_ADDR_CHECK/OUTPUT_REG_15_2</twDest><twTotPathDel>7.608</twTotPathDel><twClkSkew dest = "0.646" src = "0.623">-0.023</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.310" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.159</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DC_COMM_PARSER/RX_ADDR_CHECK/cmd_type_3</twSrc><twDest BELType='FF'>DC_COMM_PARSER/RX_ADDR_CHECK/OUTPUT_REG_15_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X18Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">asic_clk</twSrcClk><twPathDel><twSite>SLICE_X18Y44.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>DC_COMM_PARSER/RX_ADDR_CHECK/cmd_type&lt;3&gt;</twComp><twBEL>DC_COMM_PARSER/RX_ADDR_CHECK/cmd_type_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y49.A1</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">2.024</twDelInfo><twComp>DC_COMM_PARSER/RX_ADDR_CHECK/cmd_type&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>ctrl_register&lt;8&gt;&lt;11&gt;</twComp><twBEL>lut5069_3325</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y49.B5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.175</twDelInfo><twComp>lut5069_3325</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y49.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>ctrl_register&lt;8&gt;&lt;11&gt;</twComp><twBEL>lut5315_3427</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y54.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.243</twDelInfo><twComp>lut5315_3427</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>lut5316_3428</twComp><twBEL>lut5316_3428</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y47.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.467</twDelInfo><twComp>lut5316_3428</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y47.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>ctrl_register&lt;15&gt;&lt;3&gt;</twComp><twBEL>DC_COMM_PARSER/RX_ADDR_CHECK/OUTPUT_REG_15_2</twBEL></twPathDel><twLogDel>1.699</twLogDel><twRouteDel>5.909</twRouteDel><twTotDel>7.608</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">asic_clk</twDestClk><twPctLog>22.3</twPctLog><twPctRoute>77.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="135"><twConstPath anchorID="136" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.855</twSlack><twSrc BELType="FF">DC_COMM_PARSER/RX_ADDR_CHECK/reg_state_FSM_FFd4</twSrc><twDest BELType="FF">DC_COMM_PARSER/RX_ADDR_CHECK/OUTPUT_REG_15_2</twDest><twTotPathDel>6.989</twTotPathDel><twClkSkew dest = "0.341" src = "0.338">-0.003</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.310" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.159</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DC_COMM_PARSER/RX_ADDR_CHECK/reg_state_FSM_FFd4</twSrc><twDest BELType='FF'>DC_COMM_PARSER/RX_ADDR_CHECK/OUTPUT_REG_15_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X10Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">asic_clk</twSrcClk><twPathDel><twSite>SLICE_X10Y44.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>DC_COMM_PARSER/RX_ADDR_CHECK/reg_state_FSM_FFd4</twComp><twBEL>DC_COMM_PARSER/RX_ADDR_CHECK/reg_state_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y49.A3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.405</twDelInfo><twComp>DC_COMM_PARSER/RX_ADDR_CHECK/reg_state_FSM_FFd4</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>ctrl_register&lt;8&gt;&lt;11&gt;</twComp><twBEL>lut5069_3325</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y49.B5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.175</twDelInfo><twComp>lut5069_3325</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y49.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>ctrl_register&lt;8&gt;&lt;11&gt;</twComp><twBEL>lut5315_3427</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y54.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.243</twDelInfo><twComp>lut5315_3427</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>lut5316_3428</twComp><twBEL>lut5316_3428</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y47.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.467</twDelInfo><twComp>lut5316_3428</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y47.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>ctrl_register&lt;15&gt;&lt;3&gt;</twComp><twBEL>DC_COMM_PARSER/RX_ADDR_CHECK/OUTPUT_REG_15_2</twBEL></twPathDel><twLogDel>1.699</twLogDel><twRouteDel>5.290</twRouteDel><twTotDel>6.989</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">asic_clk</twDestClk><twPctLog>24.3</twPctLog><twPctRoute>75.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_asic_clk = PERIOD TIMEGRP &quot;asic_clk&quot; 16 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3 (SLICE_X18Y58.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="137"><twConstPath anchorID="138" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.376</twSlack><twSrc BELType="FF">DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3</twSrc><twDest BELType="FF">DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3</twDest><twTotPathDel>0.378</twTotPathDel><twClkSkew dest = "0.037" src = "0.035">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3</twSrc><twDest BELType='FF'>DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X19Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">asic_clk</twSrcClk><twPathDel><twSite>SLICE_X19Y58.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.244</twDelInfo><twComp>DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D&lt;4&gt;</twComp><twBEL>DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y58.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.086</twDelInfo><twComp>DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X18Y58.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D&lt;3&gt;</twComp><twBEL>DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3</twBEL></twPathDel><twLogDel>0.292</twLogDel><twRouteDel>0.086</twRouteDel><twTotDel>0.378</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">asic_clk</twDestClk><twPctLog>77.2</twPctLog><twPctRoute>22.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2 (SLICE_X18Y58.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="139"><twConstPath anchorID="140" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.382</twSlack><twSrc BELType="FF">DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2</twSrc><twDest BELType="FF">DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2</twDest><twTotPathDel>0.382</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2</twSrc><twDest BELType='FF'>DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">asic_clk</twSrcClk><twPathDel><twSite>SLICE_X18Y58.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D&lt;3&gt;</twComp><twBEL>DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y58.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.061</twDelInfo><twComp>DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X18Y58.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D&lt;3&gt;</twComp><twBEL>DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D&lt;2&gt;_rt</twBEL><twBEL>DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2</twBEL></twPathDel><twLogDel>0.321</twLogDel><twRouteDel>0.061</twRouteDel><twTotDel>0.382</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">asic_clk</twDestClk><twPctLog>84.0</twPctLog><twPctRoute>16.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_5 (SLICE_X22Y52.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="141"><twConstPath anchorID="142" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.382</twSlack><twSrc BELType="FF">DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_5</twSrc><twDest BELType="FF">DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_5</twDest><twTotPathDel>0.382</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_5</twSrc><twDest BELType='FF'>DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">asic_clk</twSrcClk><twPathDel><twSite>SLICE_X22Y52.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D&lt;6&gt;</twComp><twBEL>DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y52.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.061</twDelInfo><twComp>DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y52.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D&lt;6&gt;</twComp><twBEL>DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D&lt;5&gt;_rt</twBEL><twBEL>DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_5</twBEL></twPathDel><twLogDel>0.321</twLogDel><twRouteDel>0.061</twRouteDel><twTotDel>0.382</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">asic_clk</twDestClk><twPctLog>84.0</twPctLog><twPctRoute>16.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="143"><twPinLimitBanner>Component Switching Limit Checks: TS_asic_clk = PERIOD TIMEGRP &quot;asic_clk&quot; 16 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="144" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="12.430" period="16.000" constraintValue="16.000" deviceLimit="3.570" freqLimit="280.112" physResource="DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK" logResource="DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK" locationPin="RAMB8_X1Y24.CLKBRDCLK" clockNet="asic_clk"/><twPinLimit anchorID="145" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="12.430" period="16.000" constraintValue="16.000" deviceLimit="3.570" freqLimit="280.112" physResource="DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X1Y22.CLKA" clockNet="asic_clk"/><twPinLimit anchorID="146" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="12.430" period="16.000" constraintValue="16.000" deviceLimit="3.570" freqLimit="280.112" physResource="DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB" logResource="DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB" locationPin="RAMB16_X1Y22.CLKB" clockNet="asic_clk"/></twPinLimitRpt></twConst><twConst anchorID="147" twConstType="PERIOD" ><twConstHead uID="12"><twConstName UCFConstName="" ScopeName="">TS_DC_DATA_CLK = PERIOD TIMEGRP &quot;DC_DC_DATA_CLK&quot; 40 ns HIGH 50%;</twConstName><twItemCnt>46496</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2532</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>11.940</twMinPer></twConstHead><twPathRptBanner iPaths="28" iCriticalPaths="0" sType="EndPoint">Paths for end point DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN (SLICE_X21Y57.SR), 28 paths
</twPathRptBanner><twPathRpt anchorID="148"><twConstPath anchorID="149" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.030</twSlack><twSrc BELType="FF">DC_COMM_PARSER/RX_ADDR_CHECK/internal_data_23</twSrc><twDest BELType="FF">DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN</twDest><twTotPathDel>5.764</twTotPathDel><twClkSkew dest = "0.291" src = "0.311">0.020</twClkSkew><twDelConst>20.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.365" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.186</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DC_COMM_PARSER/RX_ADDR_CHECK/internal_data_23</twSrc><twDest BELType='FF'>DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X13Y61.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="20.000">DC_DC_DATA_CLK</twSrcClk><twPathDel><twSite>SLICE_X13Y61.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>DC_COMM_PARSER/RX_ADDR_CHECK/internal_data&lt;23&gt;</twComp><twBEL>DC_COMM_PARSER/RX_ADDR_CHECK/internal_data_23</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y61.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>DC_COMM_PARSER/RX_ADDR_CHECK/internal_data&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y61.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>DC_COMM_PARSER/RX_ADDR_CHECK/internal_data&lt;27&gt;</twComp><twBEL>lut13964_5452</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y61.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>lut13964_5452</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y61.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>DC_COMM_PARSER/RX_ADDR_CHECK/internal_data&lt;27&gt;</twComp><twBEL>lut13965_5453</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y60.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.988</twDelInfo><twComp>lut13965_5453</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y60.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DC_COMM_PARSER/RX_ADDR_CHECK/internal_data&lt;11&gt;</twComp><twBEL>lut13969_5457</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y57.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.402</twDelInfo><twComp>][IN_virtPIBox_2596_5458</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y57.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN</twComp><twBEL>DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN</twBEL></twPathDel><twLogDel>1.465</twLogDel><twRouteDel>4.299</twRouteDel><twTotDel>5.764</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">DC_DC_DATA_CLK</twDestClk><twPctLog>25.4</twPctLog><twPctRoute>74.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="150"><twConstPath anchorID="151" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.611</twSlack><twSrc BELType="FF">DC_COMM_PARSER/RX_ADDR_CHECK/internal_data_20</twSrc><twDest BELType="FF">DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN</twDest><twTotPathDel>5.183</twTotPathDel><twClkSkew dest = "0.291" src = "0.311">0.020</twClkSkew><twDelConst>20.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.365" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.186</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DC_COMM_PARSER/RX_ADDR_CHECK/internal_data_20</twSrc><twDest BELType='FF'>DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X13Y61.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="20.000">DC_DC_DATA_CLK</twSrcClk><twPathDel><twSite>SLICE_X13Y61.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>DC_COMM_PARSER/RX_ADDR_CHECK/internal_data&lt;23&gt;</twComp><twBEL>DC_COMM_PARSER/RX_ADDR_CHECK/internal_data_20</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y61.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.872</twDelInfo><twComp>DC_COMM_PARSER/RX_ADDR_CHECK/internal_data&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y61.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>DC_COMM_PARSER/RX_ADDR_CHECK/internal_data&lt;27&gt;</twComp><twBEL>lut13964_5452</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y61.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>lut13964_5452</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y61.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>DC_COMM_PARSER/RX_ADDR_CHECK/internal_data&lt;27&gt;</twComp><twBEL>lut13965_5453</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y60.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.988</twDelInfo><twComp>lut13965_5453</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y60.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DC_COMM_PARSER/RX_ADDR_CHECK/internal_data&lt;11&gt;</twComp><twBEL>lut13969_5457</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y57.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.402</twDelInfo><twComp>][IN_virtPIBox_2596_5458</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y57.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN</twComp><twBEL>DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN</twBEL></twPathDel><twLogDel>1.465</twLogDel><twRouteDel>3.718</twRouteDel><twTotDel>5.183</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">DC_DC_DATA_CLK</twDestClk><twPctLog>28.3</twPctLog><twPctRoute>71.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="152"><twConstPath anchorID="153" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.873</twSlack><twSrc BELType="FF">DC_COMM_PARSER/RX_ADDR_CHECK/internal_data_21</twSrc><twDest BELType="FF">DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN</twDest><twTotPathDel>4.921</twTotPathDel><twClkSkew dest = "0.291" src = "0.311">0.020</twClkSkew><twDelConst>20.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.365" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.186</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DC_COMM_PARSER/RX_ADDR_CHECK/internal_data_21</twSrc><twDest BELType='FF'>DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X13Y61.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="20.000">DC_DC_DATA_CLK</twSrcClk><twPathDel><twSite>SLICE_X13Y61.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>DC_COMM_PARSER/RX_ADDR_CHECK/internal_data&lt;23&gt;</twComp><twBEL>DC_COMM_PARSER/RX_ADDR_CHECK/internal_data_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y61.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.610</twDelInfo><twComp>DC_COMM_PARSER/RX_ADDR_CHECK/internal_data&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y61.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>DC_COMM_PARSER/RX_ADDR_CHECK/internal_data&lt;27&gt;</twComp><twBEL>lut13964_5452</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y61.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>lut13964_5452</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y61.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>DC_COMM_PARSER/RX_ADDR_CHECK/internal_data&lt;27&gt;</twComp><twBEL>lut13965_5453</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y60.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.988</twDelInfo><twComp>lut13965_5453</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y60.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DC_COMM_PARSER/RX_ADDR_CHECK/internal_data&lt;11&gt;</twComp><twBEL>lut13969_5457</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y57.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.402</twDelInfo><twComp>][IN_virtPIBox_2596_5458</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y57.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN</twComp><twBEL>DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN</twBEL></twPathDel><twLogDel>1.465</twLogDel><twRouteDel>3.456</twRouteDel><twTotDel>4.921</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">DC_DC_DATA_CLK</twDestClk><twPctLog>29.8</twPctLog><twPctRoute>70.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="28" iCriticalPaths="0" sType="EndPoint">Paths for end point DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg (SLICE_X22Y60.SR), 28 paths
</twPathRptBanner><twPathRpt anchorID="154"><twConstPath anchorID="155" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.052</twSlack><twSrc BELType="FF">DC_COMM_PARSER/RX_ADDR_CHECK/internal_data_23</twSrc><twDest BELType="FF">DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twDest><twTotPathDel>5.750</twTotPathDel><twClkSkew dest = "0.299" src = "0.311">0.012</twClkSkew><twDelConst>20.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.365" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.186</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DC_COMM_PARSER/RX_ADDR_CHECK/internal_data_23</twSrc><twDest BELType='FF'>DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X13Y61.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="20.000">DC_DC_DATA_CLK</twSrcClk><twPathDel><twSite>SLICE_X13Y61.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>DC_COMM_PARSER/RX_ADDR_CHECK/internal_data&lt;23&gt;</twComp><twBEL>DC_COMM_PARSER/RX_ADDR_CHECK/internal_data_23</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y61.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>DC_COMM_PARSER/RX_ADDR_CHECK/internal_data&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y61.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>DC_COMM_PARSER/RX_ADDR_CHECK/internal_data&lt;27&gt;</twComp><twBEL>lut13964_5452</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y61.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>lut13964_5452</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y61.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>DC_COMM_PARSER/RX_ADDR_CHECK/internal_data&lt;27&gt;</twComp><twBEL>lut13965_5453</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y60.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.988</twDelInfo><twComp>lut13965_5453</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y60.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DC_COMM_PARSER/RX_ADDR_CHECK/internal_data&lt;11&gt;</twComp><twBEL>lut13969_5457</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y60.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.372</twDelInfo><twComp>][IN_virtPIBox_2596_5458</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y60.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twComp><twBEL>DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twBEL></twPathDel><twLogDel>1.481</twLogDel><twRouteDel>4.269</twRouteDel><twTotDel>5.750</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">DC_DC_DATA_CLK</twDestClk><twPctLog>25.8</twPctLog><twPctRoute>74.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="156"><twConstPath anchorID="157" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.633</twSlack><twSrc BELType="FF">DC_COMM_PARSER/RX_ADDR_CHECK/internal_data_20</twSrc><twDest BELType="FF">DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twDest><twTotPathDel>5.169</twTotPathDel><twClkSkew dest = "0.299" src = "0.311">0.012</twClkSkew><twDelConst>20.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.365" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.186</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DC_COMM_PARSER/RX_ADDR_CHECK/internal_data_20</twSrc><twDest BELType='FF'>DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X13Y61.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="20.000">DC_DC_DATA_CLK</twSrcClk><twPathDel><twSite>SLICE_X13Y61.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>DC_COMM_PARSER/RX_ADDR_CHECK/internal_data&lt;23&gt;</twComp><twBEL>DC_COMM_PARSER/RX_ADDR_CHECK/internal_data_20</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y61.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.872</twDelInfo><twComp>DC_COMM_PARSER/RX_ADDR_CHECK/internal_data&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y61.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>DC_COMM_PARSER/RX_ADDR_CHECK/internal_data&lt;27&gt;</twComp><twBEL>lut13964_5452</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y61.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>lut13964_5452</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y61.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>DC_COMM_PARSER/RX_ADDR_CHECK/internal_data&lt;27&gt;</twComp><twBEL>lut13965_5453</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y60.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.988</twDelInfo><twComp>lut13965_5453</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y60.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DC_COMM_PARSER/RX_ADDR_CHECK/internal_data&lt;11&gt;</twComp><twBEL>lut13969_5457</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y60.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.372</twDelInfo><twComp>][IN_virtPIBox_2596_5458</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y60.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twComp><twBEL>DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twBEL></twPathDel><twLogDel>1.481</twLogDel><twRouteDel>3.688</twRouteDel><twTotDel>5.169</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">DC_DC_DATA_CLK</twDestClk><twPctLog>28.7</twPctLog><twPctRoute>71.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="158"><twConstPath anchorID="159" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.895</twSlack><twSrc BELType="FF">DC_COMM_PARSER/RX_ADDR_CHECK/internal_data_21</twSrc><twDest BELType="FF">DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twDest><twTotPathDel>4.907</twTotPathDel><twClkSkew dest = "0.299" src = "0.311">0.012</twClkSkew><twDelConst>20.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.365" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.186</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DC_COMM_PARSER/RX_ADDR_CHECK/internal_data_21</twSrc><twDest BELType='FF'>DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X13Y61.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="20.000">DC_DC_DATA_CLK</twSrcClk><twPathDel><twSite>SLICE_X13Y61.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>DC_COMM_PARSER/RX_ADDR_CHECK/internal_data&lt;23&gt;</twComp><twBEL>DC_COMM_PARSER/RX_ADDR_CHECK/internal_data_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y61.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.610</twDelInfo><twComp>DC_COMM_PARSER/RX_ADDR_CHECK/internal_data&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y61.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>DC_COMM_PARSER/RX_ADDR_CHECK/internal_data&lt;27&gt;</twComp><twBEL>lut13964_5452</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y61.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>lut13964_5452</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y61.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>DC_COMM_PARSER/RX_ADDR_CHECK/internal_data&lt;27&gt;</twComp><twBEL>lut13965_5453</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y60.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.988</twDelInfo><twComp>lut13965_5453</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y60.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DC_COMM_PARSER/RX_ADDR_CHECK/internal_data&lt;11&gt;</twComp><twBEL>lut13969_5457</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y60.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.372</twDelInfo><twComp>][IN_virtPIBox_2596_5458</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y60.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twComp><twBEL>DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twBEL></twPathDel><twLogDel>1.481</twLogDel><twRouteDel>3.426</twRouteDel><twTotDel>4.907</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">DC_DC_DATA_CLK</twDestClk><twPctLog>30.2</twPctLog><twPctRoute>69.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="28" iCriticalPaths="0" sType="EndPoint">Paths for end point DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2 (SLICE_X22Y57.SR), 28 paths
</twPathRptBanner><twPathRpt anchorID="160"><twConstPath anchorID="161" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.433</twSlack><twSrc BELType="FF">DC_COMM_PARSER/RX_ADDR_CHECK/internal_data_23</twSrc><twDest BELType="FF">DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2</twDest><twTotPathDel>5.362</twTotPathDel><twClkSkew dest = "0.292" src = "0.311">0.019</twClkSkew><twDelConst>20.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.365" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.186</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DC_COMM_PARSER/RX_ADDR_CHECK/internal_data_23</twSrc><twDest BELType='FF'>DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X13Y61.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="20.000">DC_DC_DATA_CLK</twSrcClk><twPathDel><twSite>SLICE_X13Y61.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>DC_COMM_PARSER/RX_ADDR_CHECK/internal_data&lt;23&gt;</twComp><twBEL>DC_COMM_PARSER/RX_ADDR_CHECK/internal_data_23</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y61.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>DC_COMM_PARSER/RX_ADDR_CHECK/internal_data&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y61.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>DC_COMM_PARSER/RX_ADDR_CHECK/internal_data&lt;27&gt;</twComp><twBEL>lut13964_5452</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y61.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>lut13964_5452</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y61.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>DC_COMM_PARSER/RX_ADDR_CHECK/internal_data&lt;27&gt;</twComp><twBEL>lut13965_5453</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y60.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.988</twDelInfo><twComp>lut13965_5453</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y60.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DC_COMM_PARSER/RX_ADDR_CHECK/internal_data&lt;11&gt;</twComp><twBEL>lut13969_5457</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y57.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.973</twDelInfo><twComp>][IN_virtPIBox_2596_5458</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y57.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.294</twDelInfo><twComp>DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3</twComp><twBEL>DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2</twBEL></twPathDel><twLogDel>1.492</twLogDel><twRouteDel>3.870</twRouteDel><twTotDel>5.362</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">DC_DC_DATA_CLK</twDestClk><twPctLog>27.8</twPctLog><twPctRoute>72.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="162"><twConstPath anchorID="163" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.014</twSlack><twSrc BELType="FF">DC_COMM_PARSER/RX_ADDR_CHECK/internal_data_20</twSrc><twDest BELType="FF">DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2</twDest><twTotPathDel>4.781</twTotPathDel><twClkSkew dest = "0.292" src = "0.311">0.019</twClkSkew><twDelConst>20.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.365" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.186</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DC_COMM_PARSER/RX_ADDR_CHECK/internal_data_20</twSrc><twDest BELType='FF'>DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X13Y61.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="20.000">DC_DC_DATA_CLK</twSrcClk><twPathDel><twSite>SLICE_X13Y61.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>DC_COMM_PARSER/RX_ADDR_CHECK/internal_data&lt;23&gt;</twComp><twBEL>DC_COMM_PARSER/RX_ADDR_CHECK/internal_data_20</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y61.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.872</twDelInfo><twComp>DC_COMM_PARSER/RX_ADDR_CHECK/internal_data&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y61.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>DC_COMM_PARSER/RX_ADDR_CHECK/internal_data&lt;27&gt;</twComp><twBEL>lut13964_5452</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y61.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>lut13964_5452</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y61.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>DC_COMM_PARSER/RX_ADDR_CHECK/internal_data&lt;27&gt;</twComp><twBEL>lut13965_5453</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y60.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.988</twDelInfo><twComp>lut13965_5453</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y60.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DC_COMM_PARSER/RX_ADDR_CHECK/internal_data&lt;11&gt;</twComp><twBEL>lut13969_5457</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y57.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.973</twDelInfo><twComp>][IN_virtPIBox_2596_5458</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y57.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.294</twDelInfo><twComp>DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3</twComp><twBEL>DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2</twBEL></twPathDel><twLogDel>1.492</twLogDel><twRouteDel>3.289</twRouteDel><twTotDel>4.781</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">DC_DC_DATA_CLK</twDestClk><twPctLog>31.2</twPctLog><twPctRoute>68.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="164"><twConstPath anchorID="165" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.276</twSlack><twSrc BELType="FF">DC_COMM_PARSER/RX_ADDR_CHECK/internal_data_21</twSrc><twDest BELType="FF">DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2</twDest><twTotPathDel>4.519</twTotPathDel><twClkSkew dest = "0.292" src = "0.311">0.019</twClkSkew><twDelConst>20.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.365" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.186</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DC_COMM_PARSER/RX_ADDR_CHECK/internal_data_21</twSrc><twDest BELType='FF'>DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X13Y61.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="20.000">DC_DC_DATA_CLK</twSrcClk><twPathDel><twSite>SLICE_X13Y61.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>DC_COMM_PARSER/RX_ADDR_CHECK/internal_data&lt;23&gt;</twComp><twBEL>DC_COMM_PARSER/RX_ADDR_CHECK/internal_data_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y61.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.610</twDelInfo><twComp>DC_COMM_PARSER/RX_ADDR_CHECK/internal_data&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y61.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>DC_COMM_PARSER/RX_ADDR_CHECK/internal_data&lt;27&gt;</twComp><twBEL>lut13964_5452</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y61.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>lut13964_5452</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y61.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>DC_COMM_PARSER/RX_ADDR_CHECK/internal_data&lt;27&gt;</twComp><twBEL>lut13965_5453</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y60.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.988</twDelInfo><twComp>lut13965_5453</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y60.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DC_COMM_PARSER/RX_ADDR_CHECK/internal_data&lt;11&gt;</twComp><twBEL>lut13969_5457</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y57.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.973</twDelInfo><twComp>][IN_virtPIBox_2596_5458</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y57.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.294</twDelInfo><twComp>DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3</twComp><twBEL>DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2</twBEL></twPathDel><twLogDel>1.492</twLogDel><twRouteDel>3.027</twRouteDel><twTotDel>4.519</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">DC_DC_DATA_CLK</twDestClk><twPctLog>33.0</twPctLog><twPctRoute>67.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_DC_DATA_CLK = PERIOD TIMEGRP &quot;DC_DC_DATA_CLK&quot; 40 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT (SLICE_X21Y31.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="166"><twConstPath anchorID="167" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.327</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT</twDest><twTotPathDel>0.330</twTotPathDel><twClkSkew dest = "0.045" src = "0.042">-0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X21Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">DC_DC_DATA_CLK</twSrcClk><twPathDel><twSite>SLICE_X21Y30.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN&lt;1&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y31.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.263</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X21Y31.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.131</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT</twBEL></twPathDel><twLogDel>0.067</twLogDel><twRouteDel>0.263</twRouteDel><twTotDel>0.330</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">DC_DC_DATA_CLK</twDestClk><twPctLog>20.3</twPctLog><twPctRoute>79.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18 (RAMB16_X1Y14.DIB9), 1 path
</twPathRptBanner><twPathRpt anchorID="168"><twConstPath anchorID="169" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.340</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[45].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18</twDest><twTotPathDel>0.345</twTotPathDel><twClkSkew dest = "0.076" src = "0.071">-0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[45].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X17Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">DC_DC_DATA_CLK</twSrcClk><twPathDel><twSite>SLICE_X17Y29.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.244</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/temp&lt;47&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[45].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y14.DIB9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.154</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA&lt;45&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X1Y14.CLKB</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18</twBEL></twPathDel><twLogDel>0.191</twLogDel><twRouteDel>0.154</twRouteDel><twTotDel>0.345</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">DC_DC_DATA_CLK</twDestClk><twPctLog>55.4</twPctLog><twPctRoute>44.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18 (RAMB16_X1Y10.DIPB0), 1 path
</twPathRptBanner><twPathRpt anchorID="170"><twConstPath anchorID="171" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.341</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[7].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18</twDest><twTotPathDel>0.345</twTotPathDel><twClkSkew dest = "0.070" src = "0.066">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[7].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X17Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">DC_DC_DATA_CLK</twSrcClk><twPathDel><twSite>SLICE_X17Y21.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.244</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/temp&lt;7&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[7].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y10.DIPB0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.154</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X1Y10.CLKB</twSite><twDelType>Trckd_DIPB</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18</twBEL></twPathDel><twLogDel>0.191</twLogDel><twRouteDel>0.154</twRouteDel><twTotDel>0.345</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">DC_DC_DATA_CLK</twDestClk><twPctLog>55.4</twPctLog><twPctRoute>44.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="172"><twPinLimitBanner>Component Switching Limit Checks: TS_DC_DATA_CLK = PERIOD TIMEGRP &quot;DC_DC_DATA_CLK&quot; 40 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="173" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="36.430" period="40.000" constraintValue="40.000" deviceLimit="3.570" freqLimit="280.112" physResource="DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK" logResource="DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X1Y24.CLKAWRCLK" clockNet="DC_DC_DATA_CLK"/><twPinLimit anchorID="174" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="36.430" period="40.000" constraintValue="40.000" deviceLimit="3.570" freqLimit="280.112" physResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKB" logResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKB" locationPin="RAMB16_X1Y14.CLKB" clockNet="DC_DC_DATA_CLK"/><twPinLimit anchorID="175" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="36.430" period="40.000" constraintValue="40.000" deviceLimit="3.570" freqLimit="280.112" physResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKB" logResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKB" locationPin="RAMB16_X1Y10.CLKB" clockNet="DC_DC_DATA_CLK"/></twPinLimitRpt></twConst><twConst anchorID="176" twConstType="PERIOD" ><twConstHead uID="13"><twConstName UCFConstName="" ScopeName="">TS_AUX_CLK = PERIOD TIMEGRP &quot;aux_clk&quot; 100 ns HIGH 50%;</twConstName><twItemCnt>929</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>349</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.030</twMinPer></twConstHead><twPathRptBanner iPaths="79" iCriticalPaths="0" sType="EndPoint">Paths for end point MPPC_DAC/MPPC_DAC/DIN (SLICE_X2Y26.A5), 79 paths
</twPathRptBanner><twPathRpt anchorID="177"><twConstPath anchorID="178" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>92.970</twSlack><twSrc BELType="FF">MPPC_DAC/MPPC_DAC/bit_cnt_1</twSrc><twDest BELType="FF">MPPC_DAC/MPPC_DAC/DIN</twDest><twTotPathDel>6.795</twTotPathDel><twClkSkew dest = "0.333" src = "0.350">0.017</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.431" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.218</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MPPC_DAC/MPPC_DAC/bit_cnt_1</twSrc><twDest BELType='FF'>MPPC_DAC/MPPC_DAC/DIN</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X0Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">aux_clk</twSrcClk><twPathDel><twSite>SLICE_X0Y26.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>MPPC_DAC/MPPC_DAC/bit_cnt&lt;3&gt;</twComp><twBEL>MPPC_DAC/MPPC_DAC/bit_cnt_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y33.A4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.917</twDelInfo><twComp>MPPC_DAC/MPPC_DAC/bit_cnt&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut3336_2456</twComp><twBEL>lut3327_2466</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y30.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.412</twDelInfo><twComp>lut3327_2466</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y30.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>lut3340_2460</twComp><twBEL>MPPC_DAC/MPPC_DAC/Mmux_bit_cnt[5]_X_86_o_Mux_10_o_7</twBEL><twBEL>MPPC_DAC/MPPC_DAC/Mmux_bit_cnt[5]_X_86_o_Mux_10_o_5_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y27.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.997</twDelInfo><twComp>MPPC_DAC/MPPC_DAC/Mmux_bit_cnt[5]_X_86_o_Mux_10_o_5_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y27.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>MPPC_DAC/MPPC_DAC/bit_cnt&lt;5&gt;</twComp><twBEL>lut3352_2977</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y26.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>lut3352_2977</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y26.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>DAC_SDI_OBUF</twComp><twBEL>lut3353_2978</twBEL><twBEL>MPPC_DAC/MPPC_DAC/DIN</twBEL></twPathDel><twLogDel>1.861</twLogDel><twRouteDel>4.934</twRouteDel><twTotDel>6.795</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">aux_clk</twDestClk><twPctLog>27.4</twPctLog><twPctRoute>72.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="179"><twConstPath anchorID="180" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>93.250</twSlack><twSrc BELType="FF">MPPC_DAC/MPPC_DAC/bit_cnt_1</twSrc><twDest BELType="FF">MPPC_DAC/MPPC_DAC/DIN</twDest><twTotPathDel>6.515</twTotPathDel><twClkSkew dest = "0.333" src = "0.350">0.017</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.431" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.218</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MPPC_DAC/MPPC_DAC/bit_cnt_1</twSrc><twDest BELType='FF'>MPPC_DAC/MPPC_DAC/DIN</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X0Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">aux_clk</twSrcClk><twPathDel><twSite>SLICE_X0Y26.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>MPPC_DAC/MPPC_DAC/bit_cnt&lt;3&gt;</twComp><twBEL>MPPC_DAC/MPPC_DAC/bit_cnt_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y33.B4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.971</twDelInfo><twComp>MPPC_DAC/MPPC_DAC/bit_cnt&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y33.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut3336_2456</twComp><twBEL>lut3336_2456</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y30.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.077</twDelInfo><twComp>lut3336_2456</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y30.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>lut3340_2460</twComp><twBEL>MPPC_DAC/MPPC_DAC/Mmux_bit_cnt[5]_X_86_o_Mux_10_o_6</twBEL><twBEL>MPPC_DAC/MPPC_DAC/Mmux_bit_cnt[5]_X_86_o_Mux_10_o_5_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y27.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.997</twDelInfo><twComp>MPPC_DAC/MPPC_DAC/Mmux_bit_cnt[5]_X_86_o_Mux_10_o_5_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y27.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>MPPC_DAC/MPPC_DAC/bit_cnt&lt;5&gt;</twComp><twBEL>lut3352_2977</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y26.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>lut3352_2977</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y26.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>DAC_SDI_OBUF</twComp><twBEL>lut3353_2978</twBEL><twBEL>MPPC_DAC/MPPC_DAC/DIN</twBEL></twPathDel><twLogDel>1.862</twLogDel><twRouteDel>4.653</twRouteDel><twTotDel>6.515</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">aux_clk</twDestClk><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="181"><twConstPath anchorID="182" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>93.565</twSlack><twSrc BELType="FF">MPPC_DAC/MPPC_DAC/bit_cnt_1</twSrc><twDest BELType="FF">MPPC_DAC/MPPC_DAC/DIN</twDest><twTotPathDel>6.200</twTotPathDel><twClkSkew dest = "0.333" src = "0.350">0.017</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.431" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.218</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MPPC_DAC/MPPC_DAC/bit_cnt_1</twSrc><twDest BELType='FF'>MPPC_DAC/MPPC_DAC/DIN</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X0Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">aux_clk</twSrcClk><twPathDel><twSite>SLICE_X0Y26.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>MPPC_DAC/MPPC_DAC/bit_cnt&lt;3&gt;</twComp><twBEL>MPPC_DAC/MPPC_DAC/bit_cnt_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y32.B4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.781</twDelInfo><twComp>MPPC_DAC/MPPC_DAC/bit_cnt&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y32.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>TARGETX_TRIGGER_LOGIC/trig_st_FSM_FFd2</twComp><twBEL>lut3323_2462</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y30.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.953</twDelInfo><twComp>lut3323_2462</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y30.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>lut3340_2460</twComp><twBEL>MPPC_DAC/MPPC_DAC/Mmux_bit_cnt[5]_X_86_o_Mux_10_o_7</twBEL><twBEL>MPPC_DAC/MPPC_DAC/Mmux_bit_cnt[5]_X_86_o_Mux_10_o_5_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y27.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.997</twDelInfo><twComp>MPPC_DAC/MPPC_DAC/Mmux_bit_cnt[5]_X_86_o_Mux_10_o_5_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y27.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>MPPC_DAC/MPPC_DAC/bit_cnt&lt;5&gt;</twComp><twBEL>lut3352_2977</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y26.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>lut3352_2977</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y26.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>DAC_SDI_OBUF</twComp><twBEL>lut3353_2978</twBEL><twBEL>MPPC_DAC/MPPC_DAC/DIN</twBEL></twPathDel><twLogDel>1.861</twLogDel><twRouteDel>4.339</twRouteDel><twTotDel>6.200</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">aux_clk</twDestClk><twPctLog>30.0</twPctLog><twPctRoute>70.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point MPPC_DAC/internal_value_0 (SLICE_X2Y36.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="183"><twConstPath anchorID="184" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>94.789</twSlack><twSrc BELType="FF">MPPC_DAC/state_FSM_FFd1</twSrc><twDest BELType="FF">MPPC_DAC/internal_value_0</twDest><twTotPathDel>4.980</twTotPathDel><twClkSkew dest = "0.335" src = "0.348">0.013</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.431" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.218</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MPPC_DAC/state_FSM_FFd1</twSrc><twDest BELType='FF'>MPPC_DAC/internal_value_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">aux_clk</twSrcClk><twPathDel><twSite>SLICE_X4Y35.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>MPPC_DAC/state_FSM_FFd1</twComp><twBEL>MPPC_DAC/state_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y52.B3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">2.275</twDelInfo><twComp>MPPC_DAC/state_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SIN_OBUF</twComp><twBEL>lut3624_3065</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y36.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.807</twDelInfo><twComp>lut3624_3065</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y36.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>MPPC_DAC/internal_value&lt;5&gt;</twComp><twBEL>MPPC_DAC/internal_value_0</twBEL></twPathDel><twLogDel>0.898</twLogDel><twRouteDel>4.082</twRouteDel><twTotDel>4.980</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">aux_clk</twDestClk><twPctLog>18.0</twPctLog><twPctRoute>82.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point MPPC_DAC/MPPC_DAC/SCLK (SLICE_X3Y21.CE), 3 paths
</twPathRptBanner><twPathRpt anchorID="185"><twConstPath anchorID="186" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>95.137</twSlack><twSrc BELType="FF">MPPC_DAC/MPPC_DAC/st_FSM_FFd2</twSrc><twDest BELType="FF">MPPC_DAC/MPPC_DAC/SCLK</twDest><twTotPathDel>4.627</twTotPathDel><twClkSkew dest = "0.332" src = "0.350">0.018</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.431" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.218</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MPPC_DAC/MPPC_DAC/st_FSM_FFd2</twSrc><twDest BELType='FF'>MPPC_DAC/MPPC_DAC/SCLK</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X3Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">aux_clk</twSrcClk><twPathDel><twSite>SLICE_X3Y26.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>MPPC_DAC/MPPC_DAC/st_FSM_FFd3</twComp><twBEL>MPPC_DAC/MPPC_DAC/st_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y15.A3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.071</twDelInfo><twComp>MPPC_DAC/MPPC_DAC/st_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y15.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>][5292_2765</twComp><twBEL>lut2916_2764</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y21.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.414</twDelInfo><twComp>][5292_2765</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y21.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.365</twDelInfo><twComp>DAC_SCLK_OBUF</twComp><twBEL>MPPC_DAC/MPPC_DAC/SCLK</twBEL></twPathDel><twLogDel>1.142</twLogDel><twRouteDel>3.485</twRouteDel><twTotDel>4.627</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">aux_clk</twDestClk><twPctLog>24.7</twPctLog><twPctRoute>75.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="187"><twConstPath anchorID="188" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>95.204</twSlack><twSrc BELType="FF">MPPC_DAC/MPPC_DAC/st_FSM_FFd3</twSrc><twDest BELType="FF">MPPC_DAC/MPPC_DAC/SCLK</twDest><twTotPathDel>4.560</twTotPathDel><twClkSkew dest = "0.332" src = "0.350">0.018</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.431" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.218</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MPPC_DAC/MPPC_DAC/st_FSM_FFd3</twSrc><twDest BELType='FF'>MPPC_DAC/MPPC_DAC/SCLK</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X3Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">aux_clk</twSrcClk><twPathDel><twSite>SLICE_X3Y26.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>MPPC_DAC/MPPC_DAC/st_FSM_FFd3</twComp><twBEL>MPPC_DAC/MPPC_DAC/st_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y15.A4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.092</twDelInfo><twComp>MPPC_DAC/MPPC_DAC/st_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y15.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>][5292_2765</twComp><twBEL>lut2916_2764</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y21.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.414</twDelInfo><twComp>][5292_2765</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y21.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.365</twDelInfo><twComp>DAC_SCLK_OBUF</twComp><twBEL>MPPC_DAC/MPPC_DAC/SCLK</twBEL></twPathDel><twLogDel>1.054</twLogDel><twRouteDel>3.506</twRouteDel><twTotDel>4.560</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">aux_clk</twDestClk><twPctLog>23.1</twPctLog><twPctRoute>76.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="189"><twConstPath anchorID="190" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>95.279</twSlack><twSrc BELType="FF">MPPC_DAC/MPPC_DAC/st_FSM_FFd1</twSrc><twDest BELType="FF">MPPC_DAC/MPPC_DAC/SCLK</twDest><twTotPathDel>4.485</twTotPathDel><twClkSkew dest = "0.332" src = "0.350">0.018</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.431" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.218</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MPPC_DAC/MPPC_DAC/st_FSM_FFd1</twSrc><twDest BELType='FF'>MPPC_DAC/MPPC_DAC/SCLK</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X3Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">aux_clk</twSrcClk><twPathDel><twSite>SLICE_X3Y26.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>MPPC_DAC/MPPC_DAC/st_FSM_FFd3</twComp><twBEL>MPPC_DAC/MPPC_DAC/st_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y15.A5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.017</twDelInfo><twComp>MPPC_DAC/MPPC_DAC/st_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y15.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>][5292_2765</twComp><twBEL>lut2916_2764</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y21.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.414</twDelInfo><twComp>][5292_2765</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y21.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.365</twDelInfo><twComp>DAC_SCLK_OBUF</twComp><twBEL>MPPC_DAC/MPPC_DAC/SCLK</twBEL></twPathDel><twLogDel>1.054</twLogDel><twRouteDel>3.431</twRouteDel><twTotDel>4.485</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">aux_clk</twDestClk><twPctLog>23.5</twPctLog><twPctRoute>76.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_AUX_CLK = PERIOD TIMEGRP &quot;aux_clk&quot; 100 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point MPPC_DAC/MPPC_DAC/DIN (SLICE_X2Y26.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="191"><twConstPath anchorID="192" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.413</twSlack><twSrc BELType="FF">MPPC_DAC/MPPC_DAC/DIN</twSrc><twDest BELType="FF">MPPC_DAC/MPPC_DAC/DIN</twDest><twTotPathDel>0.413</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>MPPC_DAC/MPPC_DAC/DIN</twSrc><twDest BELType='FF'>MPPC_DAC/MPPC_DAC/DIN</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">aux_clk</twSrcClk><twPathDel><twSite>SLICE_X2Y26.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>DAC_SDI_OBUF</twComp><twBEL>MPPC_DAC/MPPC_DAC/DIN</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y26.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.023</twDelInfo><twComp>DAC_SDI_OBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X2Y26.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>DAC_SDI_OBUF</twComp><twBEL>lut3353_2978</twBEL><twBEL>MPPC_DAC/MPPC_DAC/DIN</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.023</twRouteDel><twTotDel>0.413</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">aux_clk</twDestClk><twPctLog>94.4</twPctLog><twPctRoute>5.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point MPPC_DAC/MPPC_DAC/st_FSM_FFd2 (SLICE_X3Y26.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="193"><twConstPath anchorID="194" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.428</twSlack><twSrc BELType="FF">MPPC_DAC/MPPC_DAC/st_FSM_FFd3</twSrc><twDest BELType="FF">MPPC_DAC/MPPC_DAC/st_FSM_FFd2</twDest><twTotPathDel>0.428</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>MPPC_DAC/MPPC_DAC/st_FSM_FFd3</twSrc><twDest BELType='FF'>MPPC_DAC/MPPC_DAC/st_FSM_FFd2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X3Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">aux_clk</twSrcClk><twPathDel><twSite>SLICE_X3Y26.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>MPPC_DAC/MPPC_DAC/st_FSM_FFd3</twComp><twBEL>MPPC_DAC/MPPC_DAC/st_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y26.C5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.075</twDelInfo><twComp>MPPC_DAC/MPPC_DAC/st_FSM_FFd3</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X3Y26.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>MPPC_DAC/MPPC_DAC/st_FSM_FFd3</twComp><twBEL>lut3214_2948</twBEL><twBEL>MPPC_DAC/MPPC_DAC/st_FSM_FFd2</twBEL></twPathDel><twLogDel>0.353</twLogDel><twRouteDel>0.075</twRouteDel><twTotDel>0.428</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">aux_clk</twDestClk><twPctLog>82.5</twPctLog><twPctRoute>17.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point MPPC_DAC/internal_update (SLICE_X5Y32.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="195"><twConstPath anchorID="196" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.446</twSlack><twSrc BELType="FF">MPPC_DAC/internal_update</twSrc><twDest BELType="FF">MPPC_DAC/internal_update</twDest><twTotPathDel>0.446</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>MPPC_DAC/internal_update</twSrc><twDest BELType='FF'>MPPC_DAC/internal_update</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X5Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">aux_clk</twSrcClk><twPathDel><twSite>SLICE_X5Y32.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>MPPC_DAC/internal_update</twComp><twBEL>MPPC_DAC/internal_update</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y32.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.033</twDelInfo><twComp>MPPC_DAC/internal_update</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X5Y32.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>MPPC_DAC/internal_update</twComp><twBEL>lut3373_2990</twBEL><twBEL>MPPC_DAC/internal_update</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.033</twRouteDel><twTotDel>0.446</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">aux_clk</twDestClk><twPctLog>92.6</twPctLog><twPctRoute>7.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="197"><twPinLimitBanner>Component Switching Limit Checks: TS_AUX_CLK = PERIOD TIMEGRP &quot;aux_clk&quot; 100 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="198" type="MINPERIOD" name="Tcp" slack="99.520" period="100.000" constraintValue="100.000" deviceLimit="0.480" freqLimit="2083.333" physResource="MPPC_DAC/wait_count&lt;3&gt;/CLK" logResource="MPPC_DAC/wait_count_0/CK" locationPin="SLICE_X0Y32.CLK" clockNet="aux_clk"/><twPinLimit anchorID="199" type="MINPERIOD" name="Tcp" slack="99.520" period="100.000" constraintValue="100.000" deviceLimit="0.480" freqLimit="2083.333" physResource="MPPC_DAC/wait_count&lt;3&gt;/CLK" logResource="MPPC_DAC/wait_count_1/CK" locationPin="SLICE_X0Y32.CLK" clockNet="aux_clk"/><twPinLimit anchorID="200" type="MINPERIOD" name="Tcp" slack="99.520" period="100.000" constraintValue="100.000" deviceLimit="0.480" freqLimit="2083.333" physResource="MPPC_DAC/wait_count&lt;3&gt;/CLK" logResource="MPPC_DAC/wait_count_2/CK" locationPin="SLICE_X0Y32.CLK" clockNet="aux_clk"/></twPinLimitRpt></twConst><twUnmetConstCnt anchorID="201">0</twUnmetConstCnt><twDataSheet anchorID="202" twNameLen="15"><twClk2SUList anchorID="203" twDestWidth="9"><twDest>MAS_CLK_N</twDest><twClk2SU><twSrc>MAS_CLK_N</twSrc><twRiseRise>9.979</twRiseRise><twFallRise>5.970</twFallRise><twRiseFall>4.152</twRiseFall><twFallFall>5.652</twFallFall></twClk2SU><twClk2SU><twSrc>MAS_CLK_P</twSrc><twRiseRise>9.979</twRiseRise><twFallRise>5.970</twFallRise><twRiseFall>4.152</twRiseFall><twFallFall>5.652</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="204" twDestWidth="9"><twDest>MAS_CLK_P</twDest><twClk2SU><twSrc>MAS_CLK_N</twSrc><twRiseRise>9.979</twRiseRise><twFallRise>5.970</twFallRise><twRiseFall>4.152</twRiseFall><twFallFall>5.652</twFallFall></twClk2SU><twClk2SU><twSrc>MAS_CLK_P</twSrc><twRiseRise>9.979</twRiseRise><twFallRise>5.970</twFallRise><twRiseFall>4.152</twRiseFall><twFallFall>5.652</twFallFall></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="205"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>73913</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>6584</twConnCnt></twConstCov><twStats anchorID="206"><twMinPer>11.940</twMinPer><twFootnote number="1" /><twMaxFreq>83.752</twMaxFreq><twMaxFromToDel>4.251</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Thu Sep 13 13:17:40 2018 </twTimestamp></twFoot><twClientInfo anchorID="207"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 4610 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
