==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 155.739 MB.
INFO: [HLS 200-10] Analyzing design file 'forward_fcc/fwprop.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.79 seconds. CPU system time: 0.2 seconds. Elapsed time: 0.67 seconds; current allocated memory: 156.866 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(float*, float*, float*, float*, int, int)' (forward_fcc/fwprop.cpp:2:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(float*, float*, float*, float*, int, int)' (forward_fcc/fwprop.cpp:2:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(float*, float*, float*, float*, int, int)' (forward_fcc/fwprop.cpp:2:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(float*, float*, float*, float*, int, int)' (forward_fcc/fwprop.cpp:2:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.22 seconds. CPU system time: 0.36 seconds. Elapsed time: 4.54 seconds; current allocated memory: 158.579 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 158.580 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 159.851 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 159.062 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_15_2' (forward_fcc/fwprop.cpp:15) in function 'forward_fcc' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 179.544 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_12_1' (forward_fcc/fwprop.cpp:12:27) in function 'forward_fcc' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 172.235 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'forward_fcc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward_fcc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_2'.
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 1) between 'fadd' operation ('add', forward_fcc/fwprop.cpp:16) and 'fadd' operation ('add', forward_fcc/fwprop.cpp:16).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 2) between 'fadd' operation ('add', forward_fcc/fwprop.cpp:16) and 'fadd' operation ('add', forward_fcc/fwprop.cpp:16).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 3) between 'fadd' operation ('add', forward_fcc/fwprop.cpp:16) and 'fadd' operation ('add', forward_fcc/fwprop.cpp:16).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 19, loop 'VITIS_LOOP_15_2'
WARNING: [HLS 200-871] Estimated clock period (14.512ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'forward_fcc' consists of the following:	'fadd' operation ('add', forward_fcc/fwprop.cpp:16) [98]  (7.26 ns)
	'phi' operation ('add119', forward_fcc/fwprop.cpp:16) with incoming values : ('bitcast_ln13', forward_fcc/fwprop.cpp:13) ('add', forward_fcc/fwprop.cpp:16) [75]  (0 ns)
	'fadd' operation ('add', forward_fcc/fwprop.cpp:16) [98]  (7.26 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 172.795 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 173.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forward_fcc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/b' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/xdim' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/ydim' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'forward_fcc' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'x', 'w', 'y', 'b', 'xdim', 'ydim' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forward_fcc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 174.766 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.56 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.66 seconds; current allocated memory: 185.208 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for forward_fcc.
INFO: [VLOG 209-307] Generating Verilog RTL for forward_fcc.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 68.91 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7.94 seconds. CPU system time: 0.65 seconds. Elapsed time: 8.51 seconds; current allocated memory: 185.700 MB.
INFO: [HLS 200-112] Total CPU user time: 10.43 seconds. Total CPU system time: 1.12 seconds. Total elapsed time: 10.48 seconds; peak allocated memory: 185.208 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name forward_fcc forward_fcc 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 155.860 MB.
INFO: [HLS 200-10] Analyzing design file 'forward_fcc/fwprop.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.71 seconds. CPU system time: 0.16 seconds. Elapsed time: 0.61 seconds; current allocated memory: 156.987 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(float*, float*, float*, float*, int, int)' (forward_fcc/fwprop.cpp:2:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(float*, float*, float*, float*, int, int)' (forward_fcc/fwprop.cpp:2:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(float*, float*, float*, float*, int, int)' (forward_fcc/fwprop.cpp:2:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(float*, float*, float*, float*, int, int)' (forward_fcc/fwprop.cpp:2:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.67 seconds. CPU system time: 0.31 seconds. Elapsed time: 3.92 seconds; current allocated memory: 158.818 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 158.819 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 160.087 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 159.300 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_15_2' (forward_fcc/fwprop.cpp:15) in function 'forward_fcc' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 179.780 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_12_1' (forward_fcc/fwprop.cpp:12:27) in function 'forward_fcc' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 172.495 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'forward_fcc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward_fcc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_2'.
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 1) between 'fadd' operation ('add', forward_fcc/fwprop.cpp:16) and 'fadd' operation ('add', forward_fcc/fwprop.cpp:16).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 2) between 'fadd' operation ('add', forward_fcc/fwprop.cpp:16) and 'fadd' operation ('add', forward_fcc/fwprop.cpp:16).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 3) between 'fadd' operation ('add', forward_fcc/fwprop.cpp:16) and 'fadd' operation ('add', forward_fcc/fwprop.cpp:16).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 19, loop 'VITIS_LOOP_15_2'
WARNING: [HLS 200-871] Estimated clock period (14.512ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'forward_fcc' consists of the following:	'fadd' operation ('add', forward_fcc/fwprop.cpp:16) [97]  (7.26 ns)
	'phi' operation ('add119', forward_fcc/fwprop.cpp:16) with incoming values : ('bitcast_ln13', forward_fcc/fwprop.cpp:13) ('add', forward_fcc/fwprop.cpp:16) [74]  (0 ns)
	'fadd' operation ('add', forward_fcc/fwprop.cpp:16) [97]  (7.26 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 173.023 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 173.630 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forward_fcc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/b' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/xdim' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/ydim' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'forward_fcc' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'x', 'w', 'y', 'b', 'xdim' and 'ydim' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forward_fcc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 175.001 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.4 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.46 seconds; current allocated memory: 185.451 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for forward_fcc.
INFO: [VLOG 209-307] Generating Verilog RTL for forward_fcc.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 68.91 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6.73 seconds. CPU system time: 0.55 seconds. Elapsed time: 7.02 seconds; current allocated memory: 185.863 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name forward_fcc forward_fcc 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 155.860 MB.
INFO: [HLS 200-10] Analyzing design file 'forward_fcc/fwprop.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.8 seconds. CPU system time: 0.21 seconds. Elapsed time: 0.67 seconds; current allocated memory: 156.987 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(float*, float*, float*, float*, int, int)' (forward_fcc/fwprop.cpp:2:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(float*, float*, float*, float*, int, int)' (forward_fcc/fwprop.cpp:2:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(float*, float*, float*, float*, int, int)' (forward_fcc/fwprop.cpp:2:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(float*, float*, float*, float*, int, int)' (forward_fcc/fwprop.cpp:2:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.84 seconds. CPU system time: 0.27 seconds. Elapsed time: 4.07 seconds; current allocated memory: 158.818 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 158.819 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 160.089 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 159.302 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_14_2' (forward_fcc/fwprop.cpp:14) in function 'forward_fcc' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 179.785 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_11_1' (forward_fcc/fwprop.cpp:11:27) in function 'forward_fcc' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 172.506 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'forward_fcc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward_fcc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_2'.
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 1) between 'fadd' operation ('add', forward_fcc/fwprop.cpp:15) and 'fadd' operation ('add', forward_fcc/fwprop.cpp:15).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 2) between 'fadd' operation ('add', forward_fcc/fwprop.cpp:15) and 'fadd' operation ('add', forward_fcc/fwprop.cpp:15).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 3) between 'fadd' operation ('add', forward_fcc/fwprop.cpp:15) and 'fadd' operation ('add', forward_fcc/fwprop.cpp:15).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 19, loop 'VITIS_LOOP_14_2'
WARNING: [HLS 200-871] Estimated clock period (14.512ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'forward_fcc' consists of the following:	'fadd' operation ('add', forward_fcc/fwprop.cpp:15) [98]  (7.26 ns)
	'phi' operation ('add119', forward_fcc/fwprop.cpp:15) with incoming values : ('bitcast_ln12', forward_fcc/fwprop.cpp:12) ('add', forward_fcc/fwprop.cpp:15) [75]  (0 ns)
	'fadd' operation ('add', forward_fcc/fwprop.cpp:15) [98]  (7.26 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 173.036 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 173.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forward_fcc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/b' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/xdim' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/ydim' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'forward_fcc' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'xdim', 'ydim' and 'return' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Bundling port 'x', 'w', 'y' and 'b' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forward_fcc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 175.090 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.45 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.48 seconds; current allocated memory: 185.869 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for forward_fcc.
INFO: [VLOG 209-307] Generating Verilog RTL for forward_fcc.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 68.91 MHz
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name forward_fcc forward_fcc 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 155.894 MB.
INFO: [HLS 200-10] Analyzing design file 'forward_fcc/fwprop.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.73 seconds. CPU system time: 0.16 seconds. Elapsed time: 0.6 seconds; current allocated memory: 156.989 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(float*, float*, float*, float*, int, int)' (forward_fcc/fwprop.cpp:2:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(float*, float*, float*, float*, int, int)' (forward_fcc/fwprop.cpp:2:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(float*, float*, float*, float*, int, int)' (forward_fcc/fwprop.cpp:2:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(float*, float*, float*, float*, int, int)' (forward_fcc/fwprop.cpp:2:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.75 seconds. CPU system time: 0.27 seconds. Elapsed time: 3.9 seconds; current allocated memory: 158.802 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 158.803 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 160.073 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 159.283 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_14_2' (forward_fcc/fwprop.cpp:14) in function 'forward_fcc' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 179.744 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_11_1' (forward_fcc/fwprop.cpp:11:27) in function 'forward_fcc' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 172.414 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'forward_fcc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward_fcc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_2'.
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 1) between 'fadd' operation ('add', forward_fcc/fwprop.cpp:15) and 'fadd' operation ('add', forward_fcc/fwprop.cpp:15).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 2) between 'fadd' operation ('add', forward_fcc/fwprop.cpp:15) and 'fadd' operation ('add', forward_fcc/fwprop.cpp:15).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 3) between 'fadd' operation ('add', forward_fcc/fwprop.cpp:15) and 'fadd' operation ('add', forward_fcc/fwprop.cpp:15).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 19, loop 'VITIS_LOOP_14_2'
WARNING: [HLS 200-871] Estimated clock period (14.512ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'forward_fcc' consists of the following:	'fadd' operation ('add', forward_fcc/fwprop.cpp:15) [91]  (7.26 ns)
	'phi' operation ('add119', forward_fcc/fwprop.cpp:15) with incoming values : ('bitcast_ln12', forward_fcc/fwprop.cpp:12) ('add', forward_fcc/fwprop.cpp:15) [71]  (0 ns)
	'fadd' operation ('add', forward_fcc/fwprop.cpp:15) [91]  (7.26 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 172.965 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 173.536 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forward_fcc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/b' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/xdim' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/ydim' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'forward_fcc' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'xdim', 'ydim' and 'return' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Bundling port 'x', 'w', 'y' and 'b' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_30s_30s_30_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forward_fcc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 174.999 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'forward_fcc_mul_30s_30s_30_2_1_Multiplier_0'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.48 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.53 seconds; current allocated memory: 185.669 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name forward_fcc forward_fcc 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 155.935 MB.
INFO: [HLS 200-10] Analyzing design file 'forward_fcc/fwprop.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.42 seconds. CPU system time: 0.18 seconds. Elapsed time: 0.32 seconds; current allocated memory: 157.048 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(float*, float*, float*, float*, int, int)' (forward_fcc/fwprop.cpp:2:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(float*, float*, float*, float*, int, int)' (forward_fcc/fwprop.cpp:2:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(float*, float*, float*, float*, int, int)' (forward_fcc/fwprop.cpp:2:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(float*, float*, float*, float*, int, int)' (forward_fcc/fwprop.cpp:2:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.08 seconds. CPU system time: 0.34 seconds. Elapsed time: 3.81 seconds; current allocated memory: 158.882 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 158.883 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 160.137 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 159.364 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_14_2' (forward_fcc/fwprop.cpp:14) in function 'forward_fcc' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 179.837 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_11_1' (forward_fcc/fwprop.cpp:11:27) in function 'forward_fcc' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 172.512 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'forward_fcc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward_fcc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_2'.
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 1) between 'fadd' operation ('add', forward_fcc/fwprop.cpp:15) and 'fadd' operation ('add', forward_fcc/fwprop.cpp:15).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 2) between 'fadd' operation ('add', forward_fcc/fwprop.cpp:15) and 'fadd' operation ('add', forward_fcc/fwprop.cpp:15).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 3) between 'fadd' operation ('add', forward_fcc/fwprop.cpp:15) and 'fadd' operation ('add', forward_fcc/fwprop.cpp:15).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 19, loop 'VITIS_LOOP_14_2'
WARNING: [HLS 200-871] Estimated clock period (14.512ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'forward_fcc' consists of the following:	'fadd' operation ('add', forward_fcc/fwprop.cpp:15) [91]  (7.26 ns)
	'phi' operation ('add119', forward_fcc/fwprop.cpp:15) with incoming values : ('bitcast_ln12', forward_fcc/fwprop.cpp:12) ('add', forward_fcc/fwprop.cpp:15) [71]  (0 ns)
	'fadd' operation ('add', forward_fcc/fwprop.cpp:15) [91]  (7.26 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 173.062 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 173.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forward_fcc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/b' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/xdim' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/ydim' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'forward_fcc' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'xdim', 'ydim' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'x', 'w', 'y' and 'b' to AXI-Lite port control_r.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_30s_30s_30_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forward_fcc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 175.080 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'forward_fcc_mul_30s_30s_30_2_1_Multiplier_0'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.54 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.57 seconds; current allocated memory: 185.881 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name forward_fcc forward_fcc 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 155.935 MB.
INFO: [HLS 200-10] Analyzing design file 'forward_fcc/fwprop.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.45 seconds. CPU system time: 0.17 seconds. Elapsed time: 0.33 seconds; current allocated memory: 157.048 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(float*, float*, float*, float*, int, int)' (forward_fcc/fwprop.cpp:2:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(float*, float*, float*, float*, int, int)' (forward_fcc/fwprop.cpp:2:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(float*, float*, float*, float*, int, int)' (forward_fcc/fwprop.cpp:2:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(float*, float*, float*, float*, int, int)' (forward_fcc/fwprop.cpp:2:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.28 seconds. CPU system time: 0.31 seconds. Elapsed time: 3.99 seconds; current allocated memory: 158.882 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 158.883 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 160.135 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 159.364 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_14_2' (forward_fcc/fwprop.cpp:14) in function 'forward_fcc' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 179.842 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_11_1' (forward_fcc/fwprop.cpp:11:27) in function 'forward_fcc' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 172.510 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'forward_fcc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward_fcc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_2'.
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 1) between 'fadd' operation ('add', forward_fcc/fwprop.cpp:15) and 'fadd' operation ('add', forward_fcc/fwprop.cpp:15).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 2) between 'fadd' operation ('add', forward_fcc/fwprop.cpp:15) and 'fadd' operation ('add', forward_fcc/fwprop.cpp:15).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 3) between 'fadd' operation ('add', forward_fcc/fwprop.cpp:15) and 'fadd' operation ('add', forward_fcc/fwprop.cpp:15).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 19, loop 'VITIS_LOOP_14_2'
WARNING: [HLS 200-871] Estimated clock period (14.512ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'forward_fcc' consists of the following:	'fadd' operation ('add', forward_fcc/fwprop.cpp:15) [91]  (7.26 ns)
	'phi' operation ('add119', forward_fcc/fwprop.cpp:15) with incoming values : ('bitcast_ln12', forward_fcc/fwprop.cpp:12) ('add', forward_fcc/fwprop.cpp:15) [71]  (0 ns)
	'fadd' operation ('add', forward_fcc/fwprop.cpp:15) [91]  (7.26 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 173.061 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 173.631 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forward_fcc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/b' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/xdim' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/ydim' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'forward_fcc' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'xdim', 'ydim' and 'return' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Bundling port 'x', 'w', 'y' and 'b' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_30s_30s_30_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forward_fcc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 175.079 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'forward_fcc_mul_30s_30s_30_2_1_Multiplier_0'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.48 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.52 seconds; current allocated memory: 185.787 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/anubhav/workspace/ip_repo/forward_fcc/forward_fcc.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/anubhav/workspace/ip_repo/forward_fcc/forward_fcc.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name forward_fcc forward_fcc 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 155.992 MB.
INFO: [HLS 200-10] Analyzing design file 'forward_fcc/fwprop.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.5 seconds. CPU system time: 0.19 seconds. Elapsed time: 0.35 seconds; current allocated memory: 157.134 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(float*, float*, float*, float*, int, int)' (forward_fcc/fwprop.cpp:2:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(float*, float*, float*, float*, int, int)' (forward_fcc/fwprop.cpp:2:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(float*, float*, float*, float*, int, int)' (forward_fcc/fwprop.cpp:2:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(float*, float*, float*, float*, int, int)' (forward_fcc/fwprop.cpp:2:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.2 seconds. CPU system time: 0.28 seconds. Elapsed time: 3.94 seconds; current allocated memory: 158.954 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 158.956 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 160.226 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 159.434 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_14_2' (forward_fcc/fwprop.cpp:14) in function 'forward_fcc' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 179.893 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_11_1' (forward_fcc/fwprop.cpp:11:27) in function 'forward_fcc' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 172.507 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'forward_fcc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward_fcc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_2'.
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 1) between 'fadd' operation ('add', forward_fcc/fwprop.cpp:15) and 'fadd' operation ('add', forward_fcc/fwprop.cpp:15).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 2) between 'fadd' operation ('add', forward_fcc/fwprop.cpp:15) and 'fadd' operation ('add', forward_fcc/fwprop.cpp:15).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 3) between 'fadd' operation ('add', forward_fcc/fwprop.cpp:15) and 'fadd' operation ('add', forward_fcc/fwprop.cpp:15).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 19, loop 'VITIS_LOOP_14_2'
WARNING: [HLS 200-871] Estimated clock period (14.512ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'forward_fcc' consists of the following:	'fadd' operation ('add', forward_fcc/fwprop.cpp:15) [91]  (7.26 ns)
	'phi' operation ('add119', forward_fcc/fwprop.cpp:15) with incoming values : ('bitcast_ln12', forward_fcc/fwprop.cpp:12) ('add', forward_fcc/fwprop.cpp:15) [71]  (0 ns)
	'fadd' operation ('add', forward_fcc/fwprop.cpp:15) [91]  (7.26 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 173.088 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 173.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forward_fcc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/b' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/xdim' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/ydim' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'forward_fcc' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'xdim', 'ydim' and 'return' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Bundling port 'x', 'w', 'y' and 'b' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_30s_30s_30_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forward_fcc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 175.137 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/anubhav/workspace/ip_repo/forward_fcc/forward_fcc.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/anubhav/workspace/ip_repo/forward_fcc/forward_fcc.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name forward_fcc forward_fcc 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 155.989 MB.
INFO: [HLS 200-10] Analyzing design file 'forward_fcc/fwprop.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.45 seconds. CPU system time: 0.18 seconds. Elapsed time: 0.31 seconds; current allocated memory: 157.132 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(float*, float*, float*, float*, int, int)' (forward_fcc/fwprop.cpp:2:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(float*, float*, float*, float*, int, int)' (forward_fcc/fwprop.cpp:2:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(float*, float*, float*, float*, int, int)' (forward_fcc/fwprop.cpp:2:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(float*, float*, float*, float*, int, int)' (forward_fcc/fwprop.cpp:2:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.98 seconds. CPU system time: 0.26 seconds. Elapsed time: 3.71 seconds; current allocated memory: 158.948 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 158.950 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 160.221 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 159.431 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_14_2' (forward_fcc/fwprop.cpp:14) in function 'forward_fcc' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 179.892 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_11_1' (forward_fcc/fwprop.cpp:11:27) in function 'forward_fcc' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 172.503 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'forward_fcc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward_fcc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_2'.
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 1) between 'fadd' operation ('add', forward_fcc/fwprop.cpp:15) and 'fadd' operation ('add', forward_fcc/fwprop.cpp:15).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 2) between 'fadd' operation ('add', forward_fcc/fwprop.cpp:15) and 'fadd' operation ('add', forward_fcc/fwprop.cpp:15).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 3) between 'fadd' operation ('add', forward_fcc/fwprop.cpp:15) and 'fadd' operation ('add', forward_fcc/fwprop.cpp:15).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 19, loop 'VITIS_LOOP_14_2'
WARNING: [HLS 200-871] Estimated clock period (14.512ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'forward_fcc' consists of the following:	'fadd' operation ('add', forward_fcc/fwprop.cpp:15) [91]  (7.26 ns)
	'phi' operation ('add119', forward_fcc/fwprop.cpp:15) with incoming values : ('bitcast_ln12', forward_fcc/fwprop.cpp:12) ('add', forward_fcc/fwprop.cpp:15) [71]  (0 ns)
	'fadd' operation ('add', forward_fcc/fwprop.cpp:15) [91]  (7.26 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 173.084 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 173.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forward_fcc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/b' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/xdim' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/ydim' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'forward_fcc' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'xdim', 'ydim' and 'return' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Bundling port 'x', 'w', 'y' and 'b' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_30s_30s_30_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forward_fcc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 175.104 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/anubhav/workspace/ip_repo/forward_fcc/forward_fcc.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/anubhav/workspace/ip_repo/forward_fcc/forward_fcc.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name forward_fcc forward_fcc 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 155.989 MB.
INFO: [HLS 200-10] Analyzing design file 'forward_fcc/fwprop.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.46 seconds. CPU system time: 0.21 seconds. Elapsed time: 0.33 seconds; current allocated memory: 157.132 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(float*, float*, float*, float*, int, int)' (forward_fcc/fwprop.cpp:2:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(float*, float*, float*, float*, int, int)' (forward_fcc/fwprop.cpp:2:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(float*, float*, float*, float*, int, int)' (forward_fcc/fwprop.cpp:2:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(float*, float*, float*, float*, int, int)' (forward_fcc/fwprop.cpp:2:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4 seconds. CPU system time: 0.29 seconds. Elapsed time: 3.78 seconds; current allocated memory: 158.948 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 158.950 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 160.220 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 159.429 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_14_2' (forward_fcc/fwprop.cpp:14) in function 'forward_fcc' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 179.892 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_11_1' (forward_fcc/fwprop.cpp:11:27) in function 'forward_fcc' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 172.504 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'forward_fcc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward_fcc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_2'.
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 1) between 'fadd' operation ('add', forward_fcc/fwprop.cpp:15) and 'fadd' operation ('add', forward_fcc/fwprop.cpp:15).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 2) between 'fadd' operation ('add', forward_fcc/fwprop.cpp:15) and 'fadd' operation ('add', forward_fcc/fwprop.cpp:15).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 3) between 'fadd' operation ('add', forward_fcc/fwprop.cpp:15) and 'fadd' operation ('add', forward_fcc/fwprop.cpp:15).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 19, loop 'VITIS_LOOP_14_2'
WARNING: [HLS 200-871] Estimated clock period (14.512ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'forward_fcc' consists of the following:	'fadd' operation ('add', forward_fcc/fwprop.cpp:15) [91]  (7.26 ns)
	'phi' operation ('add119', forward_fcc/fwprop.cpp:15) with incoming values : ('bitcast_ln12', forward_fcc/fwprop.cpp:12) ('add', forward_fcc/fwprop.cpp:15) [71]  (0 ns)
	'fadd' operation ('add', forward_fcc/fwprop.cpp:15) [91]  (7.26 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 173.085 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 173.654 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forward_fcc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/b' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/xdim' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/ydim' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'forward_fcc' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'xdim', 'ydim' and 'return' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Bundling port 'x', 'w', 'y' and 'b' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_30s_30s_30_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forward_fcc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 175.103 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/anubhav/workspace/ip_repo/forward_fcc/forward_fcc.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/anubhav/workspace/ip_repo/forward_fcc/forward_fcc.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name forward_fcc forward_fcc 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 155.989 MB.
INFO: [HLS 200-10] Analyzing design file 'forward_fcc/fwprop.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.43 seconds. CPU system time: 0.17 seconds. Elapsed time: 0.3 seconds; current allocated memory: 157.116 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(float*, float*, float*, float*, int, int)' (forward_fcc/fwprop.cpp:2:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(float*, float*, float*, float*, int, int)' (forward_fcc/fwprop.cpp:2:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(float*, float*, float*, float*, int, int)' (forward_fcc/fwprop.cpp:2:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(float*, float*, float*, float*, int, int)' (forward_fcc/fwprop.cpp:2:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_18_3'(forward_fcc/fwprop.cpp:18:22) has been inferred on port 'gmem' (forward_fcc/fwprop.cpp:18:22)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_18_3'(forward_fcc/fwprop.cpp:18:22) has been inferred on port 'gmem' (forward_fcc/fwprop.cpp:18:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.1 seconds. CPU system time: 0.29 seconds. Elapsed time: 3.81 seconds; current allocated memory: 159.035 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 159.036 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 160.297 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 159.509 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_14_2' (forward_fcc/fwprop.cpp:14) in function 'forward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_3' (forward_fcc/fwprop.cpp:18) in function 'forward_fcc' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 180.007 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_11_1' (forward_fcc/fwprop.cpp:11:27) in function 'forward_fcc' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 172.782 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'forward_fcc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward_fcc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_2'.
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 1) between 'fadd' operation ('add7', forward_fcc/fwprop.cpp:15) and 'fadd' operation ('add7', forward_fcc/fwprop.cpp:15).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 2) between 'fadd' operation ('add7', forward_fcc/fwprop.cpp:15) and 'fadd' operation ('add7', forward_fcc/fwprop.cpp:15).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 3) between 'fadd' operation ('add7', forward_fcc/fwprop.cpp:15) and 'fadd' operation ('add7', forward_fcc/fwprop.cpp:15).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 19, loop 'VITIS_LOOP_14_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_18_3'
WARNING: [HLS 200-871] Estimated clock period (14.512ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'forward_fcc' consists of the following:	'fadd' operation ('add7', forward_fcc/fwprop.cpp:15) [88]  (7.26 ns)
	'phi' operation ('add713', forward_fcc/fwprop.cpp:15) with incoming values : ('bitcast_ln15', forward_fcc/fwprop.cpp:15) ('add7', forward_fcc/fwprop.cpp:15) [68]  (0 ns)
	'fadd' operation ('add7', forward_fcc/fwprop.cpp:15) [88]  (7.26 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 173.387 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 174.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forward_fcc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/b' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/xdim' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/ydim' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'forward_fcc' to 's_axilite & ap_ctrl_hs'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/anubhav/workspace/ip_repo/forward_fcc/forward_fcc.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/anubhav/workspace/ip_repo/forward_fcc/forward_fcc.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name forward_fcc forward_fcc 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 155.965 MB.
INFO: [HLS 200-10] Analyzing design file 'forward_fcc/fwprop.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.42 seconds. CPU system time: 0.21 seconds. Elapsed time: 0.32 seconds; current allocated memory: 157.062 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(int*, int*, int*, int*, int, int)' (forward_fcc/fwprop.cpp:2:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(int*, int*, int*, int*, int, int)' (forward_fcc/fwprop.cpp:2:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(int*, int*, int*, int*, int, int)' (forward_fcc/fwprop.cpp:2:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(int*, int*, int*, int*, int, int)' (forward_fcc/fwprop.cpp:2:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_18_3'(forward_fcc/fwprop.cpp:18:22) has been inferred on port 'gmem' (forward_fcc/fwprop.cpp:18:22)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_18_3'(forward_fcc/fwprop.cpp:18:22) has been inferred on port 'gmem' (forward_fcc/fwprop.cpp:18:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.36 seconds. CPU system time: 0.3 seconds. Elapsed time: 4.14 seconds; current allocated memory: 158.959 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 158.960 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 160.230 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 159.445 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_14_2' (forward_fcc/fwprop.cpp:14) in function 'forward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_3' (forward_fcc/fwprop.cpp:18) in function 'forward_fcc' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 179.954 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_11_1' (forward_fcc/fwprop.cpp:11:27) in function 'forward_fcc' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 172.696 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'forward_fcc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward_fcc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_2'.
WARNING: [HLS 200-885] Unable to schedule bus request on port 'gmem' (forward_fcc/fwprop.cpp:15) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 13, loop 'VITIS_LOOP_14_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_18_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 173.268 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 173.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forward_fcc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/b' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/xdim' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/ydim' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'forward_fcc' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'xdim', 'ydim' and 'return' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Bundling port 'x', 'w', 'y' and 'b' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_30s_30s_30_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forward_fcc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 175.439 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'forward_fcc_mul_30s_30s_30_2_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'forward_fcc_mul_32s_32s_32_2_1_Multiplier_1'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.61 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.66 seconds; current allocated memory: 185.838 MB.
INFO: [VHDL 208-304]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/anubhav/workspace/ip_repo/forward_fcc/forward_fcc.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/anubhav/workspace/ip_repo/forward_fcc/forward_fcc.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name forward_fcc forward_fcc 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 155.989 MB.
INFO: [HLS 200-10] Analyzing design file 'forward_fcc/fwprop.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.51 seconds. CPU system time: 0.23 seconds. Elapsed time: 0.37 seconds; current allocated memory: 157.116 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(int*, int*, int*, int*, int, int)' (forward_fcc/fwprop.cpp:2:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(int*, int*, int*, int*, int, int)' (forward_fcc/fwprop.cpp:2:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(int*, int*, int*, int*, int, int)' (forward_fcc/fwprop.cpp:2:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(int*, int*, int*, int*, int, int)' (forward_fcc/fwprop.cpp:2:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_18_3'(forward_fcc/fwprop.cpp:18:22) has been inferred on port 'gmem' (forward_fcc/fwprop.cpp:18:22)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_18_3'(forward_fcc/fwprop.cpp:18:22) has been inferred on port 'gmem' (forward_fcc/fwprop.cpp:18:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.16 seconds. CPU system time: 0.29 seconds. Elapsed time: 3.94 seconds; current allocated memory: 159.035 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 159.036 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 160.291 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 159.506 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_14_2' (forward_fcc/fwprop.cpp:14) in function 'forward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_3' (forward_fcc/fwprop.cpp:18) in function 'forward_fcc' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 180.016 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_11_1' (forward_fcc/fwprop.cpp:11:27) in function 'forward_fcc' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 172.774 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'forward_fcc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward_fcc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_2'.
WARNING: [HLS 200-885] Unable to schedule bus request on port 'gmem' (forward_fcc/fwprop.cpp:15) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 13, loop 'VITIS_LOOP_14_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_18_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 173.347 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 173.991 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forward_fcc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/b' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/xdim' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/ydim' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'forward_fcc' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'xdim', 'ydim' and 'return' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Bundling port 'x', 'w', 'y' and 'b' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_30s_30s_30_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forward_fcc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 175.502 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'forward_fcc_mul_30s_30s_30_2_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'forward_fcc_mul_32s_32s_32_2_1_Multiplier_1'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.59 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.63 seconds; current allocated memory: 185.940 MB.
INFO==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/anubhav/workspace/ip_repo/forward_fcc/forward_fcc.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/anubhav/workspace/ip_repo/forward_fcc/forward_fcc.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name forward_fcc forward_fcc 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 171.934 MB.
INFO: [HLS 200-10] Analyzing design file 'forward_fcc/fwprop.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.98 seconds. CPU system time: 0.26 seconds. Elapsed time: 3.34 seconds; current allocated memory: 173.100 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(int*, int*, int*, int*, int, int)' (forward_fcc/fwprop.cpp:9:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(int*, int*, int*, int*, int, int)' (forward_fcc/fwprop.cpp:9:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(int*, int*, int*, int*, int, int)' (forward_fcc/fwprop.cpp:9:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(int*, int*, int*, int*, int, int)' (forward_fcc/fwprop.cpp:9:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on port 'gmem'
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'anonymous'() has been inferred on port 'gmem'
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on port 'gmem'
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on port 'gmem'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.61 seconds. CPU system time: 0.24 seconds. Elapsed time: 3.86 seconds; current allocated memory: 175.140 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 175.142 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 176.504 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 175.696 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'forward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'forward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'forward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_2' (forward_fcc/fwprop.cpp:33) in function 'forward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_37_3' (forward_fcc/fwprop.cpp:37) in function 'forward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'forward_fcc' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 196.367 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_30_1' (forward_fcc/fwprop.cpp:30:30) in function 'forward_fcc' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'x_t' 
INFO: [HLS 200-472] Inferring partial write operation for 'b_t' 
INFO: [HLS 200-472] Inferring partial write operation for 'w_t' 
INFO: [HLS 200-472] Inferring partial write operation for 'y_t' (forward_fcc/fwprop.cpp:34:19)
INFO: [HLS 200-472] Inferring partial write operation for 'y_t' (forward_fcc/fwprop.cpp:38:12)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 189.536 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'forward_fcc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward_fcc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_31) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_33_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_37_3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 190.345 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 191.204 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forward_fcc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/y' to 's_axilite & ap_none'.
INFO: ==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/anubhav/workspace/ip_repo/forward_fcc/forward_fcc.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/anubhav/workspace/ip_repo/forward_fcc/forward_fcc.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name forward_fcc forward_fcc 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 171.934 MB.
INFO: [HLS 200-10] Analyzing design file 'forward_fcc/fwprop.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.09 seconds. CPU system time: 0.28 seconds. Elapsed time: 3.83 seconds; current allocated memory: 173.100 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(int*, int*, int*, int*, int, int)' (forward_fcc/fwprop.cpp:9:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(int*, int*, int*, int*, int, int)' (forward_fcc/fwprop.cpp:9:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(int*, int*, int*, int*, int, int)' (forward_fcc/fwprop.cpp:9:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(int*, int*, int*, int*, int, int)' (forward_fcc/fwprop.cpp:9:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on port 'gmem'
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'anonymous'() has been inferred on port 'gmem'
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on port 'gmem'
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on port 'gmem'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.59 seconds. CPU system time: 0.17 seconds. Elapsed time: 3.77 seconds; current allocated memory: 175.140 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 175.142 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 176.504 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 175.699 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'forward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'forward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'forward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_2' (forward_fcc/fwprop.cpp:33) in function 'forward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_37_3' (forward_fcc/fwprop.cpp:37) in function 'forward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'forward_fcc' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 196.369 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_30_1' (forward_fcc/fwprop.cpp:30:30) in function 'forward_fcc' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'x_t' 
INFO: [HLS 200-472] Inferring partial write operation for 'b_t' 
INFO: [HLS 200-472] Inferring partial write operation for 'w_t' 
INFO: [HLS 200-472] Inferring partial write operation for 'y_t' (forward_fcc/fwprop.cpp:34:19)
INFO: [HLS 200-472] Inferring partial write operation for 'y_t' (forward_fcc/fwprop.cpp:38:12)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 189.529 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'forward_fcc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward_fcc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_31) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_33_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_37_3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 190.341 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 191.201 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forward_fcc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/y' to 's_axilite & ap_none'.
INFO==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/anubhav/workspace/ip_repo/forward_fcc/forward_fcc.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/anubhav/workspace/ip_repo/forward_fcc/forward_fcc.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name forward_fcc forward_fcc 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 155.942 MB.
INFO: [HLS 200-10] Analyzing design file 'forward_fcc/fwprop.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.54 seconds. CPU system time: 0.27 seconds. Elapsed time: 3.69 seconds; current allocated memory: 157.123 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(int*, int*, int*, int*, int, int)' (forward_fcc/fwprop.cpp:9:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(int*, int*, int*, int*, int, int)' (forward_fcc/fwprop.cpp:9:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(int*, int*, int*, int*, int, int)' (forward_fcc/fwprop.cpp:9:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(int*, int*, int*, int*, int, int)' (forward_fcc/fwprop.cpp:9:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on port 'gmem'
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'anonymous'() has been inferred on port 'gmem'
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on port 'gmem'
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on port 'gmem'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.59 seconds. CPU system time: 0.25 seconds. Elapsed time: 3.83 seconds; current allocated memory: 159.218 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 159.220 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 160.582 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 159.777 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'forward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'forward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'forward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_37_2' (forward_fcc/fwprop.cpp:37) in function 'forward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_3' (forward_fcc/fwprop.cpp:41) in function 'forward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'forward_fcc' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 180.436 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_34_1' (forward_fcc/fwprop.cpp:34:30) in function 'forward_fcc' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'x_t' 
INFO: [HLS 200-472] Inferring partial write operation for 'b_t' 
INFO: [HLS 200-472] Inferring partial write operation for 'w_t' 
INFO: [HLS 200-472] Inferring partial write operation for 'y_t' (forward_fcc/fwprop.cpp:38:19)
INFO: [HLS 200-472] Inferring partial write operation for 'y_t' (forward_fcc/fwprop.cpp:42:12)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 173.585 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'forward_fcc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward_fcc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_32) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_37_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_41_3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 174.391 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 175.282 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forward_fcc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/y' to 's_axilite & ap_none'.
INFO: ==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/anubhav/workspace/ip_repo/forward_fcc/forward_fcc.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/anubhav/workspace/ip_repo/forward_fcc/forward_fcc.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name forward_fcc forward_fcc 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 155.942 MB.
INFO: [HLS 200-10] Analyzing design file 'forward_fcc/fwprop.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.43 seconds. CPU system time: 0.25 seconds. Elapsed time: 3.5 seconds; current allocated memory: 157.123 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(int*, int*, int*, int*, int, int)' (forward_fcc/fwprop.cpp:9:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(int*, int*, int*, int*, int, int)' (forward_fcc/fwprop.cpp:9:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(int*, int*, int*, int*, int, int)' (forward_fcc/fwprop.cpp:9:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(int*, int*, int*, int*, int, int)' (forward_fcc/fwprop.cpp:9:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on port 'gmem'
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'anonymous'() has been inferred on port 'gmem'
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on port 'gmem'
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on port 'gmem'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.58 seconds. CPU system time: 0.21 seconds. Elapsed time: 3.8 seconds; current allocated memory: 159.218 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 159.220 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 160.580 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 159.774 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'forward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'forward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'forward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_37_2' (forward_fcc/fwprop.cpp:37) in function 'forward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_3' (forward_fcc/fwprop.cpp:41) in function 'forward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'forward_fcc' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 180.441 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_34_1' (forward_fcc/fwprop.cpp:34:30) in function 'forward_fcc' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'x_t' 
INFO: [HLS 200-472] Inferring partial write operation for 'b_t' 
INFO: [HLS 200-472] Inferring partial write operation for 'w_t' 
INFO: [HLS 200-472] Inferring partial write operation for 'y_t' (forward_fcc/fwprop.cpp:38:19)
INFO: [HLS 200-472] Inferring partial write operation for 'y_t' (forward_fcc/fwprop.cpp:42:12)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 173.585 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'forward_fcc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward_fcc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_32) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_37_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_41_3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 174.392 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 175.284 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forward_fcc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/anubhav/workspace/ip_repo/forward_fcc/forward_fcc.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/anubhav/workspace/ip_repo/forward_fcc/forward_fcc.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name forward_fcc forward_fcc 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 171.941 MB.
INFO: [HLS 200-10] Analyzing design file 'forward_fcc/fwprop.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.84 seconds. CPU system time: 0.31 seconds. Elapsed time: 4.24 seconds; current allocated memory: 173.121 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(int*, int*, int*, int*)' (forward_fcc/fwprop.cpp:9:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(int*, int*, int*, int*)' (forward_fcc/fwprop.cpp:9:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(int*, int*, int*, int*)' (forward_fcc/fwprop.cpp:9:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(int*, int*, int*, int*)' (forward_fcc/fwprop.cpp:9:0)
INFO: [HLS 214-115] Multiple burst reads of length 3 and bit width 32 in loop 'anonymous'(forward_fcc/fwprop.cpp:29:2) has been inferred on port 'gmem' (forward_fcc/fwprop.cpp:29:2)
INFO: [HLS 214-115] Multiple burst reads of length 3 and bit width 32 in loop 'anonymous'(forward_fcc/fwprop.cpp:30:2) has been inferred on port 'gmem' (forward_fcc/fwprop.cpp:30:2)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 32 in loop 'anonymous'(forward_fcc/fwprop.cpp:31:2) has been inferred on port 'gmem' (forward_fcc/fwprop.cpp:31:2)
INFO: [HLS 214-115] Multiple burst writes of length 3 and bit width 32 in loop 'anonymous'(forward_fcc/fwprop.cpp:44:5) has been inferred on port 'gmem' (forward_fcc/fwprop.cpp:44:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.71 seconds. CPU system time: 0.22 seconds. Elapsed time: 3.94 seconds; current allocated memory: 175.284 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 175.286 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 176.594 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 175.786 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'forward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'forward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'forward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' (forward_fcc/fwprop.cpp:33) in function 'forward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_3' (forward_fcc/fwprop.cpp:40) in function 'forward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'forward_fcc' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_33_1' (forward_fcc/fwprop.cpp:33) in function 'forward_fcc' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_36_2' (forward_fcc/fwprop.cpp:36) in function 'forward_fcc' completely with a factor of 3.
INFO: [XFORM 203-11] Balancing expressions in function 'forward_fcc' (forward_fcc/fwprop.cpp:9)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 196.414 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'x_t' 
INFO: [HLS 200-472] Inferring partial write operation for 'b_t' 
INFO: [HLS 200-472] Inferring partial write operation for 'w_t' 
INFO: [HLS 200-472] Inferring partial write operation for 'y_t' (forward_fcc/fwprop.cpp:37:19)
INFO: [HLS 200-472] Inferring partial write operation for 'y_t' (forward_fcc/fwprop.cpp:41:12)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 189.314 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'forward_fcc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward_fcc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'w_t'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_40_3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 189.970 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 190.697 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forward_fcc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/anubhav/workspace/ip_repo/forward_fcc/forward_fcc.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/anubhav/workspace/ip_repo/forward_fcc/forward_fcc.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name forward_fcc forward_fcc 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 155.942 MB.
INFO: [HLS 200-10] Analyzing design file 'forward_fcc/fwprop.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.36 seconds. CPU system time: 0.32 seconds. Elapsed time: 3.76 seconds; current allocated memory: 157.123 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(int*, int*, int*, int*)' (forward_fcc/fwprop.cpp:9:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(int*, int*, int*, int*)' (forward_fcc/fwprop.cpp:9:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(int*, int*, int*, int*)' (forward_fcc/fwprop.cpp:9:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(int*, int*, int*, int*)' (forward_fcc/fwprop.cpp:9:0)
INFO: [HLS 214-115] Multiple burst reads of length 3 and bit width 32 in loop 'anonymous'(forward_fcc/fwprop.cpp:29:2) has been inferred on port 'gmem' (forward_fcc/fwprop.cpp:29:2)
INFO: [HLS 214-115] Multiple burst reads of length 3 and bit width 32 in loop 'anonymous'(forward_fcc/fwprop.cpp:30:2) has been inferred on port 'gmem' (forward_fcc/fwprop.cpp:30:2)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 32 in loop 'anonymous'(forward_fcc/fwprop.cpp:31:2) has been inferred on port 'gmem' (forward_fcc/fwprop.cpp:31:2)
INFO: [HLS 214-115] Multiple burst writes of length 3 and bit width 32 in loop 'anonymous'(forward_fcc/fwprop.cpp:44:5) has been inferred on port 'gmem' (forward_fcc/fwprop.cpp:44:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.72 seconds. CPU system time: 0.26 seconds. Elapsed time: 3.99 seconds; current allocated memory: 159.301 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 159.302 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 160.621 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 159.803 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'forward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'forward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'forward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' (forward_fcc/fwprop.cpp:33) in function 'forward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_3' (forward_fcc/fwprop.cpp:40) in function 'forward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'forward_fcc' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_33_1' (forward_fcc/fwprop.cpp:33) in function 'forward_fcc' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_36_2' (forward_fcc/fwprop.cpp:36) in function 'forward_fcc' completely with a factor of 3.
INFO: [XFORM 203-11] Balancing expressions in function 'forward_fcc' (forward_fcc/fwprop.cpp:9)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 180.433 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'x_t' 
INFO: [HLS 200-472] Inferring partial write operation for 'b_t' 
INFO: [HLS 200-472] Inferring partial write operation for 'w_t' 
INFO: [HLS 200-472] Inferring partial write operation for 'y_t' (forward_fcc/fwprop.cpp:37:19)
INFO: [HLS 200-472] Inferring partial write operation for 'y_t' (forward_fcc/fwprop.cpp:41:13)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 173.385 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'forward_fcc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward_fcc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'w_t'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_40_3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 174.037 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 174.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forward_fcc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/anubhav/workspace/ip_repo/forward_fcc/forward_fcc.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/anubhav/workspace/ip_repo/forward_fcc/forward_fcc.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name forward_fcc forward_fcc 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 171.941 MB.
INFO: [HLS 200-10] Analyzing design file 'forward_fcc/fwprop.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.23 seconds. CPU system time: 0.31 seconds. Elapsed time: 3.58 seconds; current allocated memory: 173.121 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(int volatile*, int volatile*, int volatile*, int volatile*)' (forward_fcc/fwprop.cpp:9:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(int volatile*, int volatile*, int volatile*, int volatile*)' (forward_fcc/fwprop.cpp:9:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(int volatile*, int volatile*, int volatile*, int volatile*)' (forward_fcc/fwprop.cpp:9:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(int volatile*, int volatile*, int volatile*, int volatile*)' (forward_fcc/fwprop.cpp:9:0)
INFO: [HLS 214-115] Multiple burst reads of length 3 and bit width 32 in loop 'anonymous'(forward_fcc/fwprop.cpp:29:2) has been inferred on port 'gmem' (forward_fcc/fwprop.cpp:29:2)
INFO: [HLS 214-115] Multiple burst reads of length 3 and bit width 32 in loop 'anonymous'(forward_fcc/fwprop.cpp:30:2) has been inferred on port 'gmem' (forward_fcc/fwprop.cpp:30:2)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 32 in loop 'anonymous'(forward_fcc/fwprop.cpp:31:2) has been inferred on port 'gmem' (forward_fcc/fwprop.cpp:31:2)
INFO: [HLS 214-115] Multiple burst writes of length 3 and bit width 32 in loop 'anonymous'(forward_fcc/fwprop.cpp:44:5) has been inferred on port 'gmem' (forward_fcc/fwprop.cpp:44:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.71 seconds. CPU system time: 0.26 seconds. Elapsed time: 3.96 seconds; current allocated memory: 175.301 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 175.302 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 176.620 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 175.807 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'forward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'forward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'forward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' (forward_fcc/fwprop.cpp:33) in function 'forward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_3' (forward_fcc/fwprop.cpp:40) in function 'forward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'forward_fcc' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_33_1' (forward_fcc/fwprop.cpp:33) in function 'forward_fcc' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_36_2' (forward_fcc/fwprop.cpp:36) in function 'forward_fcc' completely with a factor of 3.
INFO: [XFORM 203-11] Balancing expressions in function 'forward_fcc' (forward_fcc/fwprop.cpp:9)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 196.435 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'x_t' 
INFO: [HLS 200-472] Inferring partial write operation for 'b_t' 
INFO: [HLS 200-472] Inferring partial write operation for 'w_t' 
INFO: [HLS 200-472] Inferring partial write operation for 'y_t' (forward_fcc/fwprop.cpp:37:19)
INFO: [HLS 200-472] Inferring partial write operation for 'y_t' (forward_fcc/fwprop.cpp:41:13)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 189.384 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'forward_fcc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward_fcc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'w_t'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_40_3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 190.037 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 190.745 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forward_fcc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/anubhav/workspace/ip_repo/forward_fcc/forward_fcc.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/anubhav/workspace/ip_repo/forward_fcc/forward_fcc.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name forward_fcc forward_fcc 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 155.942 MB.
INFO: [HLS 200-10] Analyzing design file 'forward_fcc/fwprop.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.61 seconds. CPU system time: 0.38 seconds. Elapsed time: 4.37 seconds; current allocated memory: 157.123 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(int volatile*, int volatile*, int volatile*, int volatile*)' (forward_fcc/fwprop.cpp:9:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(int volatile*, int volatile*, int volatile*, int volatile*)' (forward_fcc/fwprop.cpp:9:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(int volatile*, int volatile*, int volatile*, int volatile*)' (forward_fcc/fwprop.cpp:9:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(int volatile*, int volatile*, int volatile*, int volatile*)' (forward_fcc/fwprop.cpp:9:0)
INFO: [HLS 214-115] Multiple burst reads of length 3 and bit width 32 in loop 'anonymous'(forward_fcc/fwprop.cpp:29:2) has been inferred on port 'gmem' (forward_fcc/fwprop.cpp:29:2)
INFO: [HLS 214-115] Multiple burst reads of length 3 and bit width 32 in loop 'anonymous'(forward_fcc/fwprop.cpp:30:2) has been inferred on port 'gmem' (forward_fcc/fwprop.cpp:30:2)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 32 in loop 'anonymous'(forward_fcc/fwprop.cpp:31:2) has been inferred on port 'gmem' (forward_fcc/fwprop.cpp:31:2)
INFO: [HLS 214-115] Multiple burst writes of length 3 and bit width 32 in loop 'anonymous'(forward_fcc/fwprop.cpp:46:5) has been inferred on port 'gmem' (forward_fcc/fwprop.cpp:46:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.16 seconds. CPU system time: 0.3 seconds. Elapsed time: 4.65 seconds; current allocated memory: 159.316 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 159.317 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 160.636 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 159.822 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'forward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'forward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'forward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' (forward_fcc/fwprop.cpp:33) in function 'forward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_42_3' (forward_fcc/fwprop.cpp:42) in function 'forward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'forward_fcc' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_33_1' (forward_fcc/fwprop.cpp:33) in function 'forward_fcc' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_38_2' (forward_fcc/fwprop.cpp:38) in function 'forward_fcc' completely with a factor of 3.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 180.452 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'x_t' 
INFO: [HLS 200-472] Inferring partial write operation for 'b_t' 
INFO: [HLS 200-472] Inferring partial write operation for 'w_t' 
INFO: [HLS 200-472] Inferring partial write operation for 'y_t' (forward_fcc/fwprop.cpp:39:19)
INFO: [HLS 200-472] Inferring partial write operation for 'y_t' (forward_fcc/fwprop.cpp:43:13)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 173.395 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'forward_fcc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward_fcc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'w_t'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_42_3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 174.053 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 174.756 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forward_fcc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/anubhav/workspace/ip_repo/forward_fcc/forward_fcc.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/anubhav/workspace/ip_repo/forward_fcc/forward_fcc.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name forward_fcc forward_fcc 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 155.943 MB.
INFO: [HLS 200-10] Analyzing design file 'forward_fcc/fwprop.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.74 seconds. CPU system time: 0.31 seconds. Elapsed time: 3.87 seconds; current allocated memory: 157.123 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(int volatile*, int volatile*, int volatile*, int volatile*, int, int)' (forward_fcc/fwprop.cpp:9:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(int volatile*, int volatile*, int volatile*, int volatile*, int, int)' (forward_fcc/fwprop.cpp:9:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(int volatile*, int volatile*, int volatile*, int volatile*, int, int)' (forward_fcc/fwprop.cpp:9:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(int volatile*, int volatile*, int volatile*, int volatile*, int, int)' (forward_fcc/fwprop.cpp:9:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on port 'gmem'
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'anonymous'() has been inferred on port 'gmem'
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on port 'gmem'
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on port 'gmem'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.61 seconds. CPU system time: 0.29 seconds. Elapsed time: 4.1 seconds; current allocated memory: 159.252 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 159.253 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 160.612 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 159.796 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'forward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'forward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'forward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_2' (forward_fcc/fwprop.cpp:40) in function 'forward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_44_3' (forward_fcc/fwprop.cpp:44) in function 'forward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'forward_fcc' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 180.471 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_35_1' (forward_fcc/fwprop.cpp:35:30) in function 'forward_fcc' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'x_t' 
INFO: [HLS 200-472] Inferring partial write operation for 'b_t' 
INFO: [HLS 200-472] Inferring partial write operation for 'w_t' 
INFO: [HLS 200-472] Inferring partial write operation for 'y_t' (forward_fcc/fwprop.cpp:37:12)
INFO: [HLS 200-472] Inferring partial write operation for 'y_t' (forward_fcc/fwprop.cpp:41:19)
INFO: [HLS 200-472] Inferring partial write operation for 'y_t' (forward_fcc/fwprop.cpp:45:13)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 173.631 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'forward_fcc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward_fcc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_40_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_44_3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 174.402 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 175.294 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forward_fcc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/w' to 's_axilite & ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/anubhav/workspace/ip_repo/forward_fcc/forward_fcc.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/anubhav/workspace/ip_repo/forward_fcc/forward_fcc.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name forward_fcc forward_fcc 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 155.943 MB.
INFO: [HLS 200-10] Analyzing design file 'forward_fcc/fwprop.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.52 seconds. CPU system time: 0.19 seconds. Elapsed time: 0.35 seconds; current allocated memory: 157.054 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(float volatile*, float volatile*, float volatile*, float volatile*, int, int)' (forward_fcc/fwprop.cpp:7:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(float volatile*, float volatile*, float volatile*, float volatile*, int, int)' (forward_fcc/fwprop.cpp:7:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(float volatile*, float volatile*, float volatile*, float volatile*, int, int)' (forward_fcc/fwprop.cpp:7:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(float volatile*, float volatile*, float volatile*, float volatile*, int, int)' (forward_fcc/fwprop.cpp:7:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on port 'gmem'
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'anonymous'() has been inferred on port 'gmem'
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on port 'gmem'
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on port 'gmem'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.15 seconds. CPU system time: 0.38 seconds. Elapsed time: 3.99 seconds; current allocated memory: 159.252 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 159.253 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 160.624 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 159.813 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'forward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'forward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'forward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_2' (forward_fcc/fwprop.cpp:38) in function 'forward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_42_3' (forward_fcc/fwprop.cpp:42) in function 'forward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'forward_fcc' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 180.487 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_33_1' (forward_fcc/fwprop.cpp:33:30) in function 'forward_fcc' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'x_t' 
INFO: [HLS 200-472] Inferring partial write operation for 'b_t' 
INFO: [HLS 200-472] Inferring partial write operation for 'w_t' 
INFO: [HLS 200-472] Inferring partial write operation for 'y_t' (forward_fcc/fwprop.cpp:35:12)
INFO: [HLS 200-472] Inferring partial write operation for 'y_t' (forward_fcc/fwprop.cpp:39:19)
INFO: [HLS 200-472] Inferring partial write operation for 'y_t' (forward_fcc/fwprop.cpp:43:13)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 173.627 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'forward_fcc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward_fcc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_38_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_42_3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 174.397 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 175.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forward_fcc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/w' to 's_axilite & ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/anubhav/workspace/ip_repo/forward_fcc/forward_fcc.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/anubhav/workspace/ip_repo/forward_fcc/forward_fcc.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name forward_fcc forward_fcc 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 155.943 MB.
INFO: [HLS 200-10] Analyzing design file 'forward_fcc/fwprop.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.49 seconds. CPU system time: 0.16 seconds. Elapsed time: 0.32 seconds; current allocated memory: 157.054 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(float volatile*, float volatile*, float volatile*, float volatile*, int, int)' (forward_fcc/fwprop.cpp:7:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(float volatile*, float volatile*, float volatile*, float volatile*, int, int)' (forward_fcc/fwprop.cpp:7:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(float volatile*, float volatile*, float volatile*, float volatile*, int, int)' (forward_fcc/fwprop.cpp:7:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(float volatile*, float volatile*, float volatile*, float volatile*, int, int)' (forward_fcc/fwprop.cpp:7:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on port 'gmem'
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'anonymous'() has been inferred on port 'gmem'
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on port 'gmem'
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on port 'gmem'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.19 seconds. CPU system time: 0.31 seconds. Elapsed time: 3.92 seconds; current allocated memory: 159.251 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 159.253 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 160.632 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 159.797 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'forward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'forward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'forward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_2' (forward_fcc/fwprop.cpp:38) in function 'forward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_42_3' (forward_fcc/fwprop.cpp:42) in function 'forward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'forward_fcc' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 180.456 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_33_1' (forward_fcc/fwprop.cpp:33:30) in function 'forward_fcc' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'x_t' 
INFO: [HLS 200-472] Inferring partial write operation for 'b_t' 
INFO: [HLS 200-472] Inferring partial write operation for 'w_t' 
INFO: [HLS 200-472] Inferring partial write operation for 'y_t' (forward_fcc/fwprop.cpp:35:12)
INFO: [HLS 200-472] Inferring partial write operation for 'y_t' (forward_fcc/fwprop.cpp:39:19)
INFO: [HLS 200-472] Inferring partial write operation for 'y_t' (forward_fcc/fwprop.cpp:43:13)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 173.595 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'forward_fcc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward_fcc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_2'.
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 1) between 'fadd' operation ('add1', forward_fcc/fwprop.cpp:39) and 'fadd' operation ('add1', forward_fcc/fwprop.cpp:39).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 2) between 'fadd' operation ('add1', forward_fcc/fwprop.cpp:39) and 'fadd' operation ('add1', forward_fcc/fwprop.cpp:39).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 3) between 'fadd' operation ('add1', forward_fcc/fwprop.cpp:39) and 'fadd' operation ('add1', forward_fcc/fwprop.cpp:39).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'VITIS_LOOP_38_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_42_3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 6'
WARNING: [HLS 200-871] Estimated clock period (14.512ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'forward_fcc' consists of the following:	'fadd' operation ('add1', forward_fcc/fwprop.cpp:39) [161]  (7.26 ns)
	'phi' operation ('add1714', forward_fcc/fwprop.cpp:39) with incoming values : ('add1', forward_fcc/fwprop.cpp:39) [143]  (0 ns)
	'fadd' operation ('add1', forward_fcc/fwprop.cpp:39) [161]  (7.26 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 174.385 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/anubhav/workspace/ip_repo/forward_fcc/forward_fcc.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/anubhav/workspace/ip_repo/forward_fcc/forward_fcc.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name forward_fcc forward_fcc 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 155.918 MB.
INFO: [HLS 200-10] Analyzing design file 'forward_fcc/fwprop.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.46 seconds. CPU system time: 0.16 seconds. Elapsed time: 0.31 seconds; current allocated memory: 157.031 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(float volatile*, float volatile*, float volatile*, float volatile*, int, int)' (forward_fcc/fwprop.cpp:7:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(float volatile*, float volatile*, float volatile*, float volatile*, int, int)' (forward_fcc/fwprop.cpp:7:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(float volatile*, float volatile*, float volatile*, float volatile*, int, int)' (forward_fcc/fwprop.cpp:7:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(float volatile*, float volatile*, float volatile*, float volatile*, int, int)' (forward_fcc/fwprop.cpp:7:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on port 'gmem'
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'anonymous'() has been inferred on port 'gmem'
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on port 'gmem'
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on port 'gmem'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.21 seconds. CPU system time: 0.3 seconds. Elapsed time: 3.97 seconds; current allocated memory: 159.174 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 159.175 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 160.570 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 159.735 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'forward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'forward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'forward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_2' (forward_fcc/fwprop.cpp:38) in function 'forward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_42_3' (forward_fcc/fwprop.cpp:42) in function 'forward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'forward_fcc' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 180.388 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_33_1' (forward_fcc/fwprop.cpp:33:30) in function 'forward_fcc' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'x_t' 
INFO: [HLS 200-472] Inferring partial write operation for 'b_t' 
INFO: [HLS 200-472] Inferring partial write operation for 'w_t' 
INFO: [HLS 200-472] Inferring partial write operation for 'y_t' (forward_fcc/fwprop.cpp:35:12)
INFO: [HLS 200-472] Inferring partial write operation for 'y_t' (forward_fcc/fwprop.cpp:39:19)
INFO: [HLS 200-472] Inferring partial write operation for 'y_t' (forward_fcc/fwprop.cpp:43:13)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 173.545 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'forward_fcc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward_fcc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_2'.
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 1) between 'fadd' operation ('add1', forward_fcc/fwprop.cpp:39) and 'fadd' operation ('add1', forward_fcc/fwprop.cpp:39).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 2) between 'fadd' operation ('add1', forward_fcc/fwprop.cpp:39) and 'fadd' operation ('add1', forward_fcc/fwprop.cpp:39).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 8, loop 'VITIS_LOOP_38_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_42_3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 6'
WARNING: [HLS 200-871] Estimated clock period (21.066ns) exceeds the target (target clock period: 20ns, clock uncertainty: 5.4ns, effective delay budget: 14.6ns).
WARNING: [HLS 200-1016] The critical path in module 'forward_fcc' consists of the following:	'fadd' operation ('add1', forward_fcc/fwprop.cpp:39) [161]  (10.5 ns)
	'phi' operation ('add1714', forward_fcc/fwprop.cpp:39) with incoming values : ('add1', forward_fcc/fwprop.cpp:39) [143]  (0 ns)
	'fadd' operation ('add1', forward_fcc/fwprop.cpp:39) [161]  (10.5 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 174.322 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/anubhav/workspace/ip_repo/forward_fcc/forward_fcc.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/anubhav/workspace/ip_repo/forward_fcc/forward_fcc.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name forward_fcc forward_fcc 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 155.918 MB.
INFO: [HLS 200-10] Analyzing design file 'forward_fcc/fwprop.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.48 seconds. CPU system time: 0.17 seconds. Elapsed time: 0.33 seconds; current allocated memory: 157.031 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(float volatile*, float volatile*, float volatile*, float volatile*, int, int)' (forward_fcc/fwprop.cpp:7:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(float volatile*, float volatile*, float volatile*, float volatile*, int, int)' (forward_fcc/fwprop.cpp:7:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(float volatile*, float volatile*, float volatile*, float volatile*, int, int)' (forward_fcc/fwprop.cpp:7:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(float volatile*, float volatile*, float volatile*, float volatile*, int, int)' (forward_fcc/fwprop.cpp:7:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on port 'gmem'
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'anonymous'() has been inferred on port 'gmem'
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on port 'gmem'
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on port 'gmem'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.15 seconds. CPU system time: 0.3 seconds. Elapsed time: 3.9 seconds; current allocated memory: 159.173 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 159.175 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 160.570 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 159.739 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'forward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'forward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'forward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_2' (forward_fcc/fwprop.cpp:38) in function 'forward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_42_3' (forward_fcc/fwprop.cpp:42) in function 'forward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'forward_fcc' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 180.395 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_33_1' (forward_fcc/fwprop.cpp:33:30) in function 'forward_fcc' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'x_t' 
INFO: [HLS 200-472] Inferring partial write operation for 'b_t' 
INFO: [HLS 200-472] Inferring partial write operation for 'w_t' 
INFO: [HLS 200-472] Inferring partial write operation for 'y_t' (forward_fcc/fwprop.cpp:35:12)
INFO: [HLS 200-472] Inferring partial write operation for 'y_t' (forward_fcc/fwprop.cpp:39:19)
INFO: [HLS 200-472] Inferring partial write operation for 'y_t' (forward_fcc/fwprop.cpp:43:13)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 173.547 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'forward_fcc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward_fcc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_2'.
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 1) between 'fadd' operation ('add1', forward_fcc/fwprop.cpp:39) and 'fadd' operation ('add1', forward_fcc/fwprop.cpp:39).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 2) between 'fadd' operation ('add1', forward_fcc/fwprop.cpp:39) and 'fadd' operation ('add1', forward_fcc/fwprop.cpp:39).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 3) between 'fadd' operation ('add1', forward_fcc/fwprop.cpp:39) and 'fadd' operation ('add1', forward_fcc/fwprop.cpp:39).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'VITIS_LOOP_38_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_42_3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 6'
WARNING: [HLS 200-871] Estimated clock period (14.512ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'forward_fcc' consists of the following:	'fadd' operation ('add1', forward_fcc/fwprop.cpp:39) [161]  (7.26 ns)
	'phi' operation ('add1714', forward_fcc/fwprop.cpp:39) with incoming values : ('add1', forward_fcc/fwprop.cpp:39) [143]  (0 ns)
	'fadd' operation ('add1', forward_fcc/fwprop.cpp:39) [161]  (7.26 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 174.337 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/anubhav/workspace/ip_repo/forward_fcc/forward_fcc.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/anubhav/workspace/ip_repo/forward_fcc/forward_fcc.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name forward_fcc forward_fcc 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 155.922 MB.
INFO: [HLS 200-10] Analyzing design file 'forward_fcc/fwprop.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.87 seconds. CPU system time: 0.2 seconds. Elapsed time: 1.74 seconds; current allocated memory: 157.006 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(float volatile*, float volatile*, float volatile*, float volatile*, int, int)' (forward_fcc/fwprop.cpp:7:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(float volatile*, float volatile*, float volatile*, float volatile*, int, int)' (forward_fcc/fwprop.cpp:7:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(float volatile*, float volatile*, float volatile*, float volatile*, int, int)' (forward_fcc/fwprop.cpp:7:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(float volatile*, float volatile*, float volatile*, float volatile*, int, int)' (forward_fcc/fwprop.cpp:7:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on port 'gmem'
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'anonymous'() has been inferred on port 'gmem'
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on port 'gmem'
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on port 'gmem'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.45 seconds. CPU system time: 0.34 seconds. Elapsed time: 5.11 seconds; current allocated memory: 159.182 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 159.184 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 160.580 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 159.748 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'forward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'forward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'forward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_2' (forward_fcc/fwprop.cpp:38) in function 'forward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_42_3' (forward_fcc/fwprop.cpp:42) in function 'forward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'forward_fcc' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 180.401 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_33_1' (forward_fcc/fwprop.cpp:33:30) in function 'forward_fcc' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'x_t' 
INFO: [HLS 200-472] Inferring partial write operation for 'b_t' 
INFO: [HLS 200-472] Inferring partial write operation for 'w_t' 
INFO: [HLS 200-472] Inferring partial write operation for 'y_t' (forward_fcc/fwprop.cpp:35:12)
INFO: [HLS 200-472] Inferring partial write operation for 'y_t' (forward_fcc/fwprop.cpp:39:19)
INFO: [HLS 200-472] Inferring partial write operation for 'y_t' (forward_fcc/fwprop.cpp:43:13)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 173.572 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'forward_fcc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward_fcc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_2'.
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 1) between 'fadd' operation ('add1', forward_fcc/fwprop.cpp:39) and 'fadd' operation ('add1', forward_fcc/fwprop.cpp:39).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 2) between 'fadd' operation ('add1', forward_fcc/fwprop.cpp:39) and 'fadd' operation ('add1', forward_fcc/fwprop.cpp:39).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 3) between 'fadd' operation ('add1', forward_fcc/fwprop.cpp:39) and 'fadd' operation ('add1', forward_fcc/fwprop.cpp:39).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'VITIS_LOOP_38_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_42_3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 6'
WARNING: [HLS 200-871] Estimated clock period (14.512ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'forward_fcc' consists of the following:	'fadd' operation ('add1', forward_fcc/fwprop.cpp:39) [161]  (7.26 ns)
	'phi' operation ('add1714', forward_fcc/fwprop.cpp:39) with incoming values : ('add1', forward_fcc/fwprop.cpp:39) [143]  (0 ns)
	'fadd' operation ('add1', forward_fcc/fwprop.cpp:39) [161]  (7.26 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 174.363 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/anubhav/workspace/ip_repo/forward_fcc/forward_fcc.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/anubhav/workspace/ip_repo/forward_fcc/forward_fcc.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name forward_fcc forward_fcc 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 155.922 MB.
INFO: [HLS 200-10] Analyzing design file 'forward_fcc/fwprop.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.42 seconds. CPU system time: 0.21 seconds. Elapsed time: 0.32 seconds; current allocated memory: 157.047 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(float volatile*, float volatile*, float volatile*, float volatile*, int, int)' (forward_fcc/fwprop.cpp:7:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(float volatile*, float volatile*, float volatile*, float volatile*, int, int)' (forward_fcc/fwprop.cpp:7:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(float volatile*, float volatile*, float volatile*, float volatile*, int, int)' (forward_fcc/fwprop.cpp:7:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(float volatile*, float volatile*, float volatile*, float volatile*, int, int)' (forward_fcc/fwprop.cpp:7:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on port 'gmem'
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'anonymous'() has been inferred on port 'gmem'
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on port 'gmem'
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on port 'gmem'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.4 seconds. CPU system time: 0.32 seconds. Elapsed time: 3.38 seconds; current allocated memory: 159.199 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 159.200 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 160.630 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 159.770 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'forward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'forward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'forward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (forward_fcc/fwprop.cpp:43) in function 'forward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'forward_fcc' automatically.
INFO: [XFORM 203-501] Unrolling loop 'LOOP1' (forward_fcc/fwprop.cpp:33) in function 'forward_fcc' partially with a factor of 10.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 181.232 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP1' (forward_fcc/fwprop.cpp:33:19) in function 'forward_fcc' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'x_t' 
INFO: [HLS 200-472] Inferring partial write operation for 'b_t' 
INFO: [HLS 200-472] Inferring partial write operation for 'w_t' 
INFO: [HLS 200-472] Inferring partial write operation for 'y_t' (forward_fcc/fwprop.cpp:35:8)
INFO: [HLS 200-472] Inferring partial write operation for 'y_t' (forward_fcc/fwprop.cpp:40:8)
INFO: [HLS 200-472] Inferring partial write operation for 'y_t' (forward_fcc/fwprop.cpp:44:13)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 176.306 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'forward_fcc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward_fcc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'LOOP2'.
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 1) between 'fadd' operation ('add1', forward_fcc/fwprop.cpp:40) and 'fadd' operation ('add1', forward_fcc/fwprop.cpp:40).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 2) between 'fadd' operation ('add1', forward_fcc/fwprop.cpp:40) and 'fadd' operation ('add1', forward_fcc/fwprop.cpp:40).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 3) between 'fadd' operation ('add1', forward_fcc/fwprop.cpp:40) and 'fadd' operation ('add1', forward_fcc/fwprop.cpp:40).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'LOOP2'
INFO: [SCHED 204-61] Pipelining loop 'LOOP2'.
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 1) between 'fadd' operation ('add1_1', forward_fcc/fwprop.cpp:40) and 'fadd' operation ('add1_1', forward_fcc/fwprop.cpp:40).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 2) between 'fadd' operation ('add1_1', forward_fcc/fwprop.cpp:40) and 'fadd' operation ('add1_1', forward_fcc/fwprop.cpp:40).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 3) between 'fadd' operation ('add1_1', forward_fcc/fwprop.cpp:40) and 'fadd' operation ('add1_1', forward_fcc/fwprop.cpp:40).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'LOOP2'
INFO: [SCHED 204-61] Pipelining loop 'LOOP2'.
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 1) between 'fadd' operation ('add1_2', forward_fcc/fwprop.cpp:40) and 'fadd' operation ('add1_2', forward_fcc/fwprop.cpp:40).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 2) between 'fadd' operation ('add1_2', forward_fcc/fwprop.cpp:40) and 'fadd' operation ('add1_2', forward_fcc/fwprop.cpp:40).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 3) between 'fadd' operation ('add1_2', forward_fcc/fwprop.cpp:40) and 'fadd' operation ('add1_2', forward_fcc/fwprop.cpp:40).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'LOOP2'
INFO: [SCHED 204-61] Pipelining loop 'LOOP2'.
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 1) between 'fadd' operation ('add1_3', forward_fcc/fwprop.cpp:40) and 'fadd' operation ('add1_3', forward_fcc/fwprop.cpp:40).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 2) between 'fadd' operation ('add1_3', forward_fcc/fwprop.cpp:40) and 'fadd' operation ('add1_3', forward_fcc/fwprop.cpp:40).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 3) between 'fadd' operation ('add1_3', forward_fcc/fwprop.cpp:40) and 'fadd' operation ('add1_3', forward_fcc/fwprop.cpp:40).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'LOOP2'
INFO: [SCHED 204-61] Pipelining loop 'LOOP2'.
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 1) between 'fadd' operation ('add1_4', forward_fcc/fwprop.cpp:40) and 'fadd' operation ('add1_4', forward_fcc/fwprop.cpp:40).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 2) between 'fadd' operation ('add1_4', forward_fcc/fwprop.cpp:40) and 'fadd' operation ('add1_4', forward_fcc/fwprop.cpp:40).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 3) between 'fadd' operation ('add1_4', forward_fcc/fwprop.cpp:40) and 'fadd' operation ('add1_4', forward_fcc/fwprop.cpp:40).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'LOOP2'
INFO: [SCHED 204-61] Pipelining loop 'LOOP2'.
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 1) between 'fadd' operation ('add1_5', forward_fcc/fwprop.cpp:40) and 'fadd' operation ('add1_5', forward_fcc/fwprop.cpp:40).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 2) between 'fadd' operation ('add1_5', forward_fcc/fwprop.cpp:40) and 'fadd' operation ('add1_5', forward_fcc/fwprop.cpp:40).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 3) between 'fadd' operation ('add1_5', forward_fcc/fwprop.cpp:40) and 'fadd' operation ('add1_5', forward_fcc/fwprop.cpp:40).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'LOOP2'
INFO: [SCHED 204-61] Pipelining loop 'LOOP2'.
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 1) between 'fadd' operation ('add1_6', forward_fcc/fwprop.cpp:40) and 'fadd' operation ('add1_6', forward_fcc/fwprop.cpp:40).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 2) between 'fadd' operation ('add1_6', forward_fcc/fwprop.cpp:40) and 'fadd' operation ('add1_6', forward_fcc/fwprop.cpp:40).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 3) between 'fadd' operation ('add1_6', forward_fcc/fwprop.cpp:40) and 'fadd' operation ('add1_6', forward_fcc/fwprop.cpp:40).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'LOOP2'
INFO: [SCHED 204-61] Pipelining loop 'LOOP2'.
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 1) between 'fadd' operation ('add1_7', forward_fcc/fwprop.cpp:40) and 'fadd' operation ('add1_7', forward_fcc/fwprop.cpp:40).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 2) between 'fadd' operation ('add1_7', forward_fcc/fwprop.cpp:40) and 'fadd' operation ('add1_7', forward_fcc/fwprop.cpp:40).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 3) between 'fadd' operation ('add1_7', forward_fcc/fwprop.cpp:40) and 'fadd' operation ('add1_7', forward_fcc/fwprop.cpp:40).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'LOOP2'
INFO: [SCHED 204-61] Pipelining loop 'LOOP2'.
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 1) between 'fadd' operation ('add1_8', forward_fcc/fwprop.cpp:40) and 'fadd' operation ('add1_8', forward_fcc/fwprop.cpp:40).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 2) between 'fadd' operation ('add1_8', forward_fcc/fwprop.cpp:40) and 'fadd' operation ('add1_8', forward_fcc/fwprop.cpp:40).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 3) between 'fadd' operation ('add1_8', forward_fcc/fwprop.cpp:40) and 'fadd' operation ('add1_8', forward_fcc/fwprop.cpp:40).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'LOOP2'
INFO: [SCHED 204-61] Pipelining loop 'LOOP2'.
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 1) between 'fadd' operation ('add1_9', forward_fcc/fwprop.cpp:40) and 'fadd' operation ('add1_9', forward_fcc/fwprop.cpp:40).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 2) between 'fadd' operation ('add1_9', forward_fcc/fwprop.cpp:40) and 'fadd' operation ('add1_9', forward_fcc/fwprop.cpp:40).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 3) between 'fadd' operation ('add1_9', forward_fcc/fwprop.cpp:40) and 'fadd' operation ('add1_9', forward_fcc/fwprop.cpp:40).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'LOOP2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 6'
WARNING: [HLS 200-871] Estimated clock period (14.512ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'forward_fcc' consists of the following:	'fadd' operation ('add1', forward_fcc/fwprop.cpp:40) [161]  (7.26 ns)
	'phi' operation ('add1714_0', forward_fcc/fwprop.cpp:40) with incoming values : ('add1', forward_fcc/fwprop.cpp:40) [143]  (0 ns)
	'fadd' operation ('add1', forward_fcc/fwprop.cpp:40) [161]  (7.26 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 178.201 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.7 seconds. CPU system time: 0 seconds. Elapsed time: 0.7 seconds; current allocated memory: 180.464 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forward_fcc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/b' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/xdimension' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/ydimension' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'forward_fcc' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'x', 'w', 'y', 'b', 'xdimension', 'ydimension' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
