// Seed: 3238186460
module module_0;
  id_1(
      "", id_2 == id_2, ""
  );
  wire id_3;
  wire id_4 = 1'h0;
endmodule
module module_1 ();
  wire id_1;
  module_0();
endmodule
module module_2 (
    output wire  id_0,
    output logic id_1
);
  initial if (1) id_1 <= id_3;
  logic id_4;
  always @(posedge 1) id_4 <= "" - 1;
  logic id_5 = id_3;
  assign id_5 = id_4;
  assign id_1 = id_4;
  always @(posedge 1) begin
    id_3 <= id_5;
  end
  module_0();
endmodule
