<profile>

<section name = "Vivado HLS Report for 'handle_read_requests'" level="0">
<item name = "Date">Mon Mar  1 13:04:14 2021
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">rocev2_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7eg-ffvc1156-2-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">8.00, 4.259, 1.00</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">1, 1, 1, 1, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 289, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 234, -</column>
<column name="Register">-, -, 349, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln700_11_fu_326_p2">+, 0, 0, 55, 48, 11</column>
<column name="add_ln700_fu_362_p2">+, 0, 0, 55, 48, 11</column>
<column name="add_ln701_6_fu_333_p2">+, 0, 0, 39, 32, 12</column>
<column name="add_ln701_fu_369_p2">+, 0, 0, 39, 32, 12</column>
<column name="tmp_psn_V_fu_444_p2">+, 0, 0, 31, 24, 1</column>
<column name="ap_condition_100">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_159">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_163">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_190">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_192">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_205">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_239">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_87">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op52_write_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op9_read_state1">and, 0, 0, 2, 1, 1</column>
<column name="tmp_nbreadreq_fu_98_p3">and, 0, 0, 2, 1, 0</column>
<column name="icmp_ln895_3_fu_320_p2">icmp, 0, 0, 20, 32, 11</column>
<column name="icmp_ln895_fu_350_p2">icmp, 0, 0, 20, 32, 11</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_phi_mux_request_dma_length_V_1_phi_fu_138_p4">15, 3, 32, 96</column>
<column name="ap_phi_mux_request_dma_length_V_2_phi_fu_168_p4">9, 2, 32, 64</column>
<column name="ap_phi_mux_request_dma_length_V_3_phi_fu_207_p6">15, 3, 32, 96</column>
<column name="ap_phi_mux_request_vaddr_V_flag_1_phi_fu_178_p6">21, 4, 1, 4</column>
<column name="ap_phi_mux_request_vaddr_V_flag_phi_fu_147_p4">15, 3, 1, 3</column>
<column name="ap_phi_mux_request_vaddr_V_new_1_phi_fu_158_p4">9, 2, 48, 96</column>
<column name="ap_phi_mux_request_vaddr_V_new_2_phi_fu_193_p6">15, 3, 48, 144</column>
<column name="ap_phi_mux_request_vaddr_V_new_s_phi_fu_129_p4">15, 3, 48, 144</column>
<column name="ap_phi_reg_pp0_iter1_tmp_length_V_5_reg_218">15, 3, 32, 96</column>
<column name="ap_phi_reg_pp0_iter1_tmp_length_V_reg_242">15, 3, 32, 96</column>
<column name="ap_phi_reg_pp0_iter1_tmp_op_code_4_reg_229">15, 3, 5, 15</column>
<column name="ap_phi_reg_pp0_iter1_tmp_op_code_reg_253">15, 3, 2, 6</column>
<column name="request_psn_V">9, 2, 24, 48</column>
<column name="rx_readEvenFifo_V_blk_n">9, 2, 1, 2</column>
<column name="rx_readEvenFifo_V_din">15, 3, 135, 405</column>
<column name="rx_readRequestFifo_V_blk_n">9, 2, 1, 2</column>
<column name="rx_remoteMemCmd_V_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_tmp_length_V_5_reg_218">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter1_tmp_length_V_reg_242">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter1_tmp_op_code_4_reg_229">5, 0, 5, 0</column>
<column name="ap_phi_reg_pp0_iter1_tmp_op_code_reg_253">2, 0, 2, 0</column>
<column name="hrr_fsmState">1, 0, 1, 0</column>
<column name="hrr_fsmState_load_reg_477">1, 0, 1, 0</column>
<column name="readAddr_V_reg_495">48, 0, 48, 0</column>
<column name="readLength_V_2_reg_500">32, 0, 32, 0</column>
<column name="request_dma_length_V">32, 0, 32, 0</column>
<column name="request_psn_V">24, 0, 24, 0</column>
<column name="request_qpn_V">24, 0, 24, 0</column>
<column name="request_vaddr_V">48, 0, 48, 0</column>
<column name="tmp_psn_V_6_reg_506">24, 0, 24, 0</column>
<column name="tmp_qpn_V_18_reg_515">16, 0, 16, 0</column>
<column name="tmp_qpn_V_19_reg_490">24, 0, 24, 0</column>
<column name="tmp_reg_486">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, handle_read_requests, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, handle_read_requests, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, handle_read_requests, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, handle_read_requests, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, handle_read_requests, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, handle_read_requests, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, handle_read_requests, return value</column>
<column name="rx_readRequestFifo_V_dout">in, 129, ap_fifo, rx_readRequestFifo_V, pointer</column>
<column name="rx_readRequestFifo_V_empty_n">in, 1, ap_fifo, rx_readRequestFifo_V, pointer</column>
<column name="rx_readRequestFifo_V_read">out, 1, ap_fifo, rx_readRequestFifo_V, pointer</column>
<column name="rx_remoteMemCmd_V_din">out, 113, ap_fifo, rx_remoteMemCmd_V, pointer</column>
<column name="rx_remoteMemCmd_V_full_n">in, 1, ap_fifo, rx_remoteMemCmd_V, pointer</column>
<column name="rx_remoteMemCmd_V_write">out, 1, ap_fifo, rx_remoteMemCmd_V, pointer</column>
<column name="rx_readEvenFifo_V_din">out, 135, ap_fifo, rx_readEvenFifo_V, pointer</column>
<column name="rx_readEvenFifo_V_full_n">in, 1, ap_fifo, rx_readEvenFifo_V, pointer</column>
<column name="rx_readEvenFifo_V_write">out, 1, ap_fifo, rx_readEvenFifo_V, pointer</column>
</table>
</item>
</section>
</profile>
