// Seed: 1563554538
module module_0 (
    output wand id_0,
    input  wire id_1
);
  assign id_0 = id_1;
  wire id_3;
endmodule
module module_1 (
    input  tri0 id_0,
    input  tri  id_1,
    output wor  id_2
);
  supply0 id_4;
  assign id_4 = 1;
  module_0 modCall_1 (
      id_2,
      id_0
  );
  assign modCall_1.id_1 = 0;
  wire id_5;
  wire id_6;
  wire id_7;
endmodule
module module_2 ();
  always begin : LABEL_0
    return id_1;
    id_1 = id_1;
    id_1 <= 1'b0 / id_1;
  end
endmodule
module module_3 (
    output logic   id_0,
    input  logic   id_1,
    input  supply0 id_2,
    input  supply1 id_3
);
  reg   id_5;
  logic id_6;
  always begin : LABEL_0
    id_5 = 1'b0;
  end
  always begin : LABEL_0
    id_6 <= 1;
    @(posedge id_3 or 1 ^ 1) id_5 <= id_5;
    if (id_6) id_0 <= (id_6);
  end
  assign id_6 = id_1;
  wand id_7 = id_7 * 1;
  wire id_8;
  module_2 modCall_1 ();
  assign modCall_1.id_1 = 0;
  id_9 :
  assert property (@(1) 1)
  else;
endmodule
