
STM32F4_code.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d818  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002740  0800d9c8  0800d9c8  0000e9c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010108  08010108  000120b4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08010108  08010108  00011108  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010110  08010110  000120b4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010110  08010110  00011110  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08010114  08010114  00011114  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000b4  20000000  08010118  00012000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000120b4  2**0
                  CONTENTS
 10 .bss          0000a394  200000b4  200000b4  000120b4  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  2000a448  2000a448  000120b4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000120b4  2**0
                  CONTENTS, READONLY
 13 .debug_info   000303a8  00000000  00000000  000120e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000062d2  00000000  00000000  0004248c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000027e8  00000000  00000000  00048760  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001ef9  00000000  00000000  0004af48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002b82e  00000000  00000000  0004ce41  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002e847  00000000  00000000  0007866f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f94c8  00000000  00000000  000a6eb6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001a037e  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000afcc  00000000  00000000  001a03c4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000067  00000000  00000000  001ab390  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200000b4 	.word	0x200000b4
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800d9b0 	.word	0x0800d9b0

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200000b8 	.word	0x200000b8
 80001ec:	0800d9b0 	.word	0x0800d9b0

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b988 	b.w	80005b8 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	468e      	mov	lr, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	4688      	mov	r8, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4617      	mov	r7, r2
 80002d4:	d962      	bls.n	800039c <__udivmoddi4+0xdc>
 80002d6:	fab2 f682 	clz	r6, r2
 80002da:	b14e      	cbz	r6, 80002f0 <__udivmoddi4+0x30>
 80002dc:	f1c6 0320 	rsb	r3, r6, #32
 80002e0:	fa01 f806 	lsl.w	r8, r1, r6
 80002e4:	fa20 f303 	lsr.w	r3, r0, r3
 80002e8:	40b7      	lsls	r7, r6
 80002ea:	ea43 0808 	orr.w	r8, r3, r8
 80002ee:	40b4      	lsls	r4, r6
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	fa1f fc87 	uxth.w	ip, r7
 80002f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002fc:	0c23      	lsrs	r3, r4, #16
 80002fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000302:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000306:	fb01 f20c 	mul.w	r2, r1, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d909      	bls.n	8000322 <__udivmoddi4+0x62>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f101 30ff 	add.w	r0, r1, #4294967295
 8000314:	f080 80ea 	bcs.w	80004ec <__udivmoddi4+0x22c>
 8000318:	429a      	cmp	r2, r3
 800031a:	f240 80e7 	bls.w	80004ec <__udivmoddi4+0x22c>
 800031e:	3902      	subs	r1, #2
 8000320:	443b      	add	r3, r7
 8000322:	1a9a      	subs	r2, r3, r2
 8000324:	b2a3      	uxth	r3, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000332:	fb00 fc0c 	mul.w	ip, r0, ip
 8000336:	459c      	cmp	ip, r3
 8000338:	d909      	bls.n	800034e <__udivmoddi4+0x8e>
 800033a:	18fb      	adds	r3, r7, r3
 800033c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000340:	f080 80d6 	bcs.w	80004f0 <__udivmoddi4+0x230>
 8000344:	459c      	cmp	ip, r3
 8000346:	f240 80d3 	bls.w	80004f0 <__udivmoddi4+0x230>
 800034a:	443b      	add	r3, r7
 800034c:	3802      	subs	r0, #2
 800034e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000352:	eba3 030c 	sub.w	r3, r3, ip
 8000356:	2100      	movs	r1, #0
 8000358:	b11d      	cbz	r5, 8000362 <__udivmoddi4+0xa2>
 800035a:	40f3      	lsrs	r3, r6
 800035c:	2200      	movs	r2, #0
 800035e:	e9c5 3200 	strd	r3, r2, [r5]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d905      	bls.n	8000376 <__udivmoddi4+0xb6>
 800036a:	b10d      	cbz	r5, 8000370 <__udivmoddi4+0xb0>
 800036c:	e9c5 0100 	strd	r0, r1, [r5]
 8000370:	2100      	movs	r1, #0
 8000372:	4608      	mov	r0, r1
 8000374:	e7f5      	b.n	8000362 <__udivmoddi4+0xa2>
 8000376:	fab3 f183 	clz	r1, r3
 800037a:	2900      	cmp	r1, #0
 800037c:	d146      	bne.n	800040c <__udivmoddi4+0x14c>
 800037e:	4573      	cmp	r3, lr
 8000380:	d302      	bcc.n	8000388 <__udivmoddi4+0xc8>
 8000382:	4282      	cmp	r2, r0
 8000384:	f200 8105 	bhi.w	8000592 <__udivmoddi4+0x2d2>
 8000388:	1a84      	subs	r4, r0, r2
 800038a:	eb6e 0203 	sbc.w	r2, lr, r3
 800038e:	2001      	movs	r0, #1
 8000390:	4690      	mov	r8, r2
 8000392:	2d00      	cmp	r5, #0
 8000394:	d0e5      	beq.n	8000362 <__udivmoddi4+0xa2>
 8000396:	e9c5 4800 	strd	r4, r8, [r5]
 800039a:	e7e2      	b.n	8000362 <__udivmoddi4+0xa2>
 800039c:	2a00      	cmp	r2, #0
 800039e:	f000 8090 	beq.w	80004c2 <__udivmoddi4+0x202>
 80003a2:	fab2 f682 	clz	r6, r2
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	f040 80a4 	bne.w	80004f4 <__udivmoddi4+0x234>
 80003ac:	1a8a      	subs	r2, r1, r2
 80003ae:	0c03      	lsrs	r3, r0, #16
 80003b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003b4:	b280      	uxth	r0, r0
 80003b6:	b2bc      	uxth	r4, r7
 80003b8:	2101      	movs	r1, #1
 80003ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80003be:	fb0e 221c 	mls	r2, lr, ip, r2
 80003c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003c6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ca:	429a      	cmp	r2, r3
 80003cc:	d907      	bls.n	80003de <__udivmoddi4+0x11e>
 80003ce:	18fb      	adds	r3, r7, r3
 80003d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003d4:	d202      	bcs.n	80003dc <__udivmoddi4+0x11c>
 80003d6:	429a      	cmp	r2, r3
 80003d8:	f200 80e0 	bhi.w	800059c <__udivmoddi4+0x2dc>
 80003dc:	46c4      	mov	ip, r8
 80003de:	1a9b      	subs	r3, r3, r2
 80003e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003ec:	fb02 f404 	mul.w	r4, r2, r4
 80003f0:	429c      	cmp	r4, r3
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0x144>
 80003f4:	18fb      	adds	r3, r7, r3
 80003f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x142>
 80003fc:	429c      	cmp	r4, r3
 80003fe:	f200 80ca 	bhi.w	8000596 <__udivmoddi4+0x2d6>
 8000402:	4602      	mov	r2, r0
 8000404:	1b1b      	subs	r3, r3, r4
 8000406:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800040a:	e7a5      	b.n	8000358 <__udivmoddi4+0x98>
 800040c:	f1c1 0620 	rsb	r6, r1, #32
 8000410:	408b      	lsls	r3, r1
 8000412:	fa22 f706 	lsr.w	r7, r2, r6
 8000416:	431f      	orrs	r7, r3
 8000418:	fa0e f401 	lsl.w	r4, lr, r1
 800041c:	fa20 f306 	lsr.w	r3, r0, r6
 8000420:	fa2e fe06 	lsr.w	lr, lr, r6
 8000424:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000428:	4323      	orrs	r3, r4
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	fa1f fc87 	uxth.w	ip, r7
 8000432:	fbbe f0f9 	udiv	r0, lr, r9
 8000436:	0c1c      	lsrs	r4, r3, #16
 8000438:	fb09 ee10 	mls	lr, r9, r0, lr
 800043c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000440:	fb00 fe0c 	mul.w	lr, r0, ip
 8000444:	45a6      	cmp	lr, r4
 8000446:	fa02 f201 	lsl.w	r2, r2, r1
 800044a:	d909      	bls.n	8000460 <__udivmoddi4+0x1a0>
 800044c:	193c      	adds	r4, r7, r4
 800044e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000452:	f080 809c 	bcs.w	800058e <__udivmoddi4+0x2ce>
 8000456:	45a6      	cmp	lr, r4
 8000458:	f240 8099 	bls.w	800058e <__udivmoddi4+0x2ce>
 800045c:	3802      	subs	r0, #2
 800045e:	443c      	add	r4, r7
 8000460:	eba4 040e 	sub.w	r4, r4, lr
 8000464:	fa1f fe83 	uxth.w	lr, r3
 8000468:	fbb4 f3f9 	udiv	r3, r4, r9
 800046c:	fb09 4413 	mls	r4, r9, r3, r4
 8000470:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000474:	fb03 fc0c 	mul.w	ip, r3, ip
 8000478:	45a4      	cmp	ip, r4
 800047a:	d908      	bls.n	800048e <__udivmoddi4+0x1ce>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000482:	f080 8082 	bcs.w	800058a <__udivmoddi4+0x2ca>
 8000486:	45a4      	cmp	ip, r4
 8000488:	d97f      	bls.n	800058a <__udivmoddi4+0x2ca>
 800048a:	3b02      	subs	r3, #2
 800048c:	443c      	add	r4, r7
 800048e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000492:	eba4 040c 	sub.w	r4, r4, ip
 8000496:	fba0 ec02 	umull	lr, ip, r0, r2
 800049a:	4564      	cmp	r4, ip
 800049c:	4673      	mov	r3, lr
 800049e:	46e1      	mov	r9, ip
 80004a0:	d362      	bcc.n	8000568 <__udivmoddi4+0x2a8>
 80004a2:	d05f      	beq.n	8000564 <__udivmoddi4+0x2a4>
 80004a4:	b15d      	cbz	r5, 80004be <__udivmoddi4+0x1fe>
 80004a6:	ebb8 0203 	subs.w	r2, r8, r3
 80004aa:	eb64 0409 	sbc.w	r4, r4, r9
 80004ae:	fa04 f606 	lsl.w	r6, r4, r6
 80004b2:	fa22 f301 	lsr.w	r3, r2, r1
 80004b6:	431e      	orrs	r6, r3
 80004b8:	40cc      	lsrs	r4, r1
 80004ba:	e9c5 6400 	strd	r6, r4, [r5]
 80004be:	2100      	movs	r1, #0
 80004c0:	e74f      	b.n	8000362 <__udivmoddi4+0xa2>
 80004c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004c6:	0c01      	lsrs	r1, r0, #16
 80004c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004cc:	b280      	uxth	r0, r0
 80004ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004d2:	463b      	mov	r3, r7
 80004d4:	4638      	mov	r0, r7
 80004d6:	463c      	mov	r4, r7
 80004d8:	46b8      	mov	r8, r7
 80004da:	46be      	mov	lr, r7
 80004dc:	2620      	movs	r6, #32
 80004de:	fbb1 f1f7 	udiv	r1, r1, r7
 80004e2:	eba2 0208 	sub.w	r2, r2, r8
 80004e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ea:	e766      	b.n	80003ba <__udivmoddi4+0xfa>
 80004ec:	4601      	mov	r1, r0
 80004ee:	e718      	b.n	8000322 <__udivmoddi4+0x62>
 80004f0:	4610      	mov	r0, r2
 80004f2:	e72c      	b.n	800034e <__udivmoddi4+0x8e>
 80004f4:	f1c6 0220 	rsb	r2, r6, #32
 80004f8:	fa2e f302 	lsr.w	r3, lr, r2
 80004fc:	40b7      	lsls	r7, r6
 80004fe:	40b1      	lsls	r1, r6
 8000500:	fa20 f202 	lsr.w	r2, r0, r2
 8000504:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000508:	430a      	orrs	r2, r1
 800050a:	fbb3 f8fe 	udiv	r8, r3, lr
 800050e:	b2bc      	uxth	r4, r7
 8000510:	fb0e 3318 	mls	r3, lr, r8, r3
 8000514:	0c11      	lsrs	r1, r2, #16
 8000516:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800051a:	fb08 f904 	mul.w	r9, r8, r4
 800051e:	40b0      	lsls	r0, r6
 8000520:	4589      	cmp	r9, r1
 8000522:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000526:	b280      	uxth	r0, r0
 8000528:	d93e      	bls.n	80005a8 <__udivmoddi4+0x2e8>
 800052a:	1879      	adds	r1, r7, r1
 800052c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000530:	d201      	bcs.n	8000536 <__udivmoddi4+0x276>
 8000532:	4589      	cmp	r9, r1
 8000534:	d81f      	bhi.n	8000576 <__udivmoddi4+0x2b6>
 8000536:	eba1 0109 	sub.w	r1, r1, r9
 800053a:	fbb1 f9fe 	udiv	r9, r1, lr
 800053e:	fb09 f804 	mul.w	r8, r9, r4
 8000542:	fb0e 1119 	mls	r1, lr, r9, r1
 8000546:	b292      	uxth	r2, r2
 8000548:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800054c:	4542      	cmp	r2, r8
 800054e:	d229      	bcs.n	80005a4 <__udivmoddi4+0x2e4>
 8000550:	18ba      	adds	r2, r7, r2
 8000552:	f109 31ff 	add.w	r1, r9, #4294967295
 8000556:	d2c4      	bcs.n	80004e2 <__udivmoddi4+0x222>
 8000558:	4542      	cmp	r2, r8
 800055a:	d2c2      	bcs.n	80004e2 <__udivmoddi4+0x222>
 800055c:	f1a9 0102 	sub.w	r1, r9, #2
 8000560:	443a      	add	r2, r7
 8000562:	e7be      	b.n	80004e2 <__udivmoddi4+0x222>
 8000564:	45f0      	cmp	r8, lr
 8000566:	d29d      	bcs.n	80004a4 <__udivmoddi4+0x1e4>
 8000568:	ebbe 0302 	subs.w	r3, lr, r2
 800056c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000570:	3801      	subs	r0, #1
 8000572:	46e1      	mov	r9, ip
 8000574:	e796      	b.n	80004a4 <__udivmoddi4+0x1e4>
 8000576:	eba7 0909 	sub.w	r9, r7, r9
 800057a:	4449      	add	r1, r9
 800057c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000580:	fbb1 f9fe 	udiv	r9, r1, lr
 8000584:	fb09 f804 	mul.w	r8, r9, r4
 8000588:	e7db      	b.n	8000542 <__udivmoddi4+0x282>
 800058a:	4673      	mov	r3, lr
 800058c:	e77f      	b.n	800048e <__udivmoddi4+0x1ce>
 800058e:	4650      	mov	r0, sl
 8000590:	e766      	b.n	8000460 <__udivmoddi4+0x1a0>
 8000592:	4608      	mov	r0, r1
 8000594:	e6fd      	b.n	8000392 <__udivmoddi4+0xd2>
 8000596:	443b      	add	r3, r7
 8000598:	3a02      	subs	r2, #2
 800059a:	e733      	b.n	8000404 <__udivmoddi4+0x144>
 800059c:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a0:	443b      	add	r3, r7
 80005a2:	e71c      	b.n	80003de <__udivmoddi4+0x11e>
 80005a4:	4649      	mov	r1, r9
 80005a6:	e79c      	b.n	80004e2 <__udivmoddi4+0x222>
 80005a8:	eba1 0109 	sub.w	r1, r1, r9
 80005ac:	46c4      	mov	ip, r8
 80005ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b2:	fb09 f804 	mul.w	r8, r9, r4
 80005b6:	e7c4      	b.n	8000542 <__udivmoddi4+0x282>

080005b8 <__aeabi_idiv0>:
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop

080005bc <vApplicationIdleHook>:
void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName);
void vApplicationMallocFailedHook(void);

/* USER CODE BEGIN 2 */
__weak void vApplicationIdleHook( void )
{
 80005bc:	b480      	push	{r7}
 80005be:	af00      	add	r7, sp, #0
   specified, or call vTaskDelay()). If the application makes use of the
   vTaskDelete() API function (as this demo application does) then it is also
   important that vApplicationIdleHook() is permitted to return to its calling
   function, because it is the responsibility of the idle task to clean up
   memory allocated by the kernel to any task that has since been deleted. */
}
 80005c0:	bf00      	nop
 80005c2:	46bd      	mov	sp, r7
 80005c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c8:	4770      	bx	lr

080005ca <vApplicationStackOverflowHook>:
/* USER CODE END 2 */

/* USER CODE BEGIN 4 */
__weak void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName)
{
 80005ca:	b480      	push	{r7}
 80005cc:	b083      	sub	sp, #12
 80005ce:	af00      	add	r7, sp, #0
 80005d0:	6078      	str	r0, [r7, #4]
 80005d2:	6039      	str	r1, [r7, #0]
   /* Run time stack overflow checking is performed if
   configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
   called if a stack overflow is detected. */
}
 80005d4:	bf00      	nop
 80005d6:	370c      	adds	r7, #12
 80005d8:	46bd      	mov	sp, r7
 80005da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005de:	4770      	bx	lr

080005e0 <vApplicationMallocFailedHook>:
/* USER CODE END 4 */

/* USER CODE BEGIN 5 */
__weak void vApplicationMallocFailedHook(void)
{
 80005e0:	b480      	push	{r7}
 80005e2:	af00      	add	r7, sp, #0
   demo application. If heap_1.c or heap_2.c are used, then the size of the
   heap available to pvPortMalloc() is defined by configTOTAL_HEAP_SIZE in
   FreeRTOSConfig.h, and the xPortGetFreeHeapSize() API function can be used
   to query the size of free heap space that remains (although it does not
   provide information on how the remaining heap might be fragmented). */
}
 80005e4:	bf00      	nop
 80005e6:	46bd      	mov	sp, r7
 80005e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ec:	4770      	bx	lr
	...

080005f0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005f0:	b580      	push	{r7, lr}
 80005f2:	b09c      	sub	sp, #112	@ 0x70
 80005f4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005f6:	f002 fdfb 	bl	80031f0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005fa:	f000 f891 	bl	8000720 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005fe:	f000 faff 	bl	8000c00 <MX_GPIO_Init>
  MX_CRC_Init();
 8000602:	f000 f8f7 	bl	80007f4 <MX_CRC_Init>
  MX_DMA2D_Init();
 8000606:	f000 f909 	bl	800081c <MX_DMA2D_Init>
  MX_FMC_Init();
 800060a:	f000 faa9 	bl	8000b60 <MX_FMC_Init>
  MX_I2C3_Init();
 800060e:	f000 f937 	bl	8000880 <MX_I2C3_Init>
  MX_LTDC_Init();
 8000612:	f000 f975 	bl	8000900 <MX_LTDC_Init>
  MX_SPI5_Init();
 8000616:	f000 f9f3 	bl	8000a00 <MX_SPI5_Init>
  MX_TIM1_Init();
 800061a:	f000 fa27 	bl	8000a6c <MX_TIM1_Init>
  MX_USART1_UART_Init();
 800061e:	f000 fa75 	bl	8000b0c <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  BSP_LCD_Init();
 8000622:	f001 ff57 	bl	80024d4 <BSP_LCD_Init>
  BSP_LCD_LayerDefaultInit(0, LCD_FRAME_BUFFER);
 8000626:	f04f 4150 	mov.w	r1, #3489660928	@ 0xd0000000
 800062a:	2000      	movs	r0, #0
 800062c:	f001 ffd4 	bl	80025d8 <BSP_LCD_LayerDefaultInit>
  BSP_LCD_SelectLayer(0);
 8000630:	2000      	movs	r0, #0
 8000632:	f002 f835 	bl	80026a0 <BSP_LCD_SelectLayer>
  BSP_LCD_DisplayOn();
 8000636:	f002 fa13 	bl	8002a60 <BSP_LCD_DisplayOn>
  BSP_LCD_Clear(LCD_COLOR_BLACK);
 800063a:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 800063e:	f002 f88b 	bl	8002758 <BSP_LCD_Clear>

  lfsr = HAL_GetTick() ^ (uint32_t)&snake;
 8000642:	f002 fe0b 	bl	800325c <HAL_GetTick>
 8000646:	4603      	mov	r3, r0
 8000648:	4a2b      	ldr	r2, [pc, #172]	@ (80006f8 <main+0x108>)
 800064a:	4053      	eors	r3, r2
 800064c:	4a2b      	ldr	r2, [pc, #172]	@ (80006fc <main+0x10c>)
 800064e:	6013      	str	r3, [r2, #0]

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000650:	f009 fbca 	bl	8009de8 <osKernelInitialize>
  /* USER CODE BEGIN RTOS_TIMERS */
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */
  buttonQueue = osMessageQueueNew(4, sizeof(Event_t), NULL);
 8000654:	2200      	movs	r2, #0
 8000656:	2101      	movs	r1, #1
 8000658:	2004      	movs	r0, #4
 800065a:	f009 fcbc 	bl	8009fd6 <osMessageQueueNew>
 800065e:	4603      	mov	r3, r0
 8000660:	4a27      	ldr	r2, [pc, #156]	@ (8000700 <main+0x110>)
 8000662:	6013      	str	r3, [r2, #0]
  renderQueue = osMessageQueueNew(8, sizeof(RenderCmd_t), NULL);
 8000664:	2200      	movs	r2, #0
 8000666:	2108      	movs	r1, #8
 8000668:	2008      	movs	r0, #8
 800066a:	f009 fcb4 	bl	8009fd6 <osMessageQueueNew>
 800066e:	4603      	mov	r3, r0
 8000670:	4a24      	ldr	r2, [pc, #144]	@ (8000704 <main+0x114>)
 8000672:	6013      	str	r3, [r2, #0]
  /* creation of defaultTask */
//  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);

  /* USER CODE BEGIN RTOS_THREADS */
  osThreadNew(Task_Input, NULL,
              &(osThreadAttr_t){
 8000674:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8000678:	2224      	movs	r2, #36	@ 0x24
 800067a:	2100      	movs	r1, #0
 800067c:	4618      	mov	r0, r3
 800067e:	f00c fd69 	bl	800d154 <memset>
 8000682:	4b21      	ldr	r3, [pc, #132]	@ (8000708 <main+0x118>)
 8000684:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8000686:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800068a:	663b      	str	r3, [r7, #96]	@ 0x60
 800068c:	2320      	movs	r3, #32
 800068e:	667b      	str	r3, [r7, #100]	@ 0x64
  osThreadNew(Task_Input, NULL,
 8000690:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8000694:	461a      	mov	r2, r3
 8000696:	2100      	movs	r1, #0
 8000698:	481c      	ldr	r0, [pc, #112]	@ (800070c <main+0x11c>)
 800069a:	f009 fbef 	bl	8009e7c <osThreadNew>
                  .priority = osPriorityAboveNormal,
                  .stack_size = 256
              });

  osThreadNew(Task_GameTick, NULL,
              &(osThreadAttr_t){
 800069e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80006a2:	2224      	movs	r2, #36	@ 0x24
 80006a4:	2100      	movs	r1, #0
 80006a6:	4618      	mov	r0, r3
 80006a8:	f00c fd54 	bl	800d154 <memset>
 80006ac:	4b18      	ldr	r3, [pc, #96]	@ (8000710 <main+0x120>)
 80006ae:	62bb      	str	r3, [r7, #40]	@ 0x28
 80006b0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80006b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80006b6:	2318      	movs	r3, #24
 80006b8:	643b      	str	r3, [r7, #64]	@ 0x40
  osThreadNew(Task_GameTick, NULL,
 80006ba:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80006be:	461a      	mov	r2, r3
 80006c0:	2100      	movs	r1, #0
 80006c2:	4814      	ldr	r0, [pc, #80]	@ (8000714 <main+0x124>)
 80006c4:	f009 fbda 	bl	8009e7c <osThreadNew>
                  .priority = osPriorityNormal,
                  .stack_size = 512
              });

  osThreadNew(Task_LCD, NULL,
              &(osThreadAttr_t){
 80006c8:	1d3b      	adds	r3, r7, #4
 80006ca:	2224      	movs	r2, #36	@ 0x24
 80006cc:	2100      	movs	r1, #0
 80006ce:	4618      	mov	r0, r3
 80006d0:	f00c fd40 	bl	800d154 <memset>
 80006d4:	4b10      	ldr	r3, [pc, #64]	@ (8000718 <main+0x128>)
 80006d6:	607b      	str	r3, [r7, #4]
 80006d8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80006dc:	61bb      	str	r3, [r7, #24]
 80006de:	2308      	movs	r3, #8
 80006e0:	61fb      	str	r3, [r7, #28]
  osThreadNew(Task_LCD, NULL,
 80006e2:	1d3b      	adds	r3, r7, #4
 80006e4:	461a      	mov	r2, r3
 80006e6:	2100      	movs	r1, #0
 80006e8:	480c      	ldr	r0, [pc, #48]	@ (800071c <main+0x12c>)
 80006ea:	f009 fbc7 	bl	8009e7c <osThreadNew>
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80006ee:	f009 fb9f 	bl	8009e30 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80006f2:	bf00      	nop
 80006f4:	e7fd      	b.n	80006f2 <main+0x102>
 80006f6:	bf00      	nop
 80006f8:	20000338 	.word	0x20000338
 80006fc:	20000000 	.word	0x20000000
 8000700:	20000e80 	.word	0x20000e80
 8000704:	20000e84 	.word	0x20000e84
 8000708:	0800d9d4 	.word	0x0800d9d4
 800070c:	08001041 	.word	0x08001041
 8000710:	0800d9dc 	.word	0x0800d9dc
 8000714:	08000e39 	.word	0x08000e39
 8000718:	0800d9e8 	.word	0x0800d9e8
 800071c:	0800108d 	.word	0x0800108d

08000720 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000720:	b580      	push	{r7, lr}
 8000722:	b094      	sub	sp, #80	@ 0x50
 8000724:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000726:	f107 0320 	add.w	r3, r7, #32
 800072a:	2230      	movs	r2, #48	@ 0x30
 800072c:	2100      	movs	r1, #0
 800072e:	4618      	mov	r0, r3
 8000730:	f00c fd10 	bl	800d154 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000734:	f107 030c 	add.w	r3, r7, #12
 8000738:	2200      	movs	r2, #0
 800073a:	601a      	str	r2, [r3, #0]
 800073c:	605a      	str	r2, [r3, #4]
 800073e:	609a      	str	r2, [r3, #8]
 8000740:	60da      	str	r2, [r3, #12]
 8000742:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000744:	2300      	movs	r3, #0
 8000746:	60bb      	str	r3, [r7, #8]
 8000748:	4b28      	ldr	r3, [pc, #160]	@ (80007ec <SystemClock_Config+0xcc>)
 800074a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800074c:	4a27      	ldr	r2, [pc, #156]	@ (80007ec <SystemClock_Config+0xcc>)
 800074e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000752:	6413      	str	r3, [r2, #64]	@ 0x40
 8000754:	4b25      	ldr	r3, [pc, #148]	@ (80007ec <SystemClock_Config+0xcc>)
 8000756:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000758:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800075c:	60bb      	str	r3, [r7, #8]
 800075e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000760:	2300      	movs	r3, #0
 8000762:	607b      	str	r3, [r7, #4]
 8000764:	4b22      	ldr	r3, [pc, #136]	@ (80007f0 <SystemClock_Config+0xd0>)
 8000766:	681b      	ldr	r3, [r3, #0]
 8000768:	4a21      	ldr	r2, [pc, #132]	@ (80007f0 <SystemClock_Config+0xd0>)
 800076a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800076e:	6013      	str	r3, [r2, #0]
 8000770:	4b1f      	ldr	r3, [pc, #124]	@ (80007f0 <SystemClock_Config+0xd0>)
 8000772:	681b      	ldr	r3, [r3, #0]
 8000774:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000778:	607b      	str	r3, [r7, #4]
 800077a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800077c:	2301      	movs	r3, #1
 800077e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000780:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000784:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000786:	2302      	movs	r3, #2
 8000788:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800078a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800078e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000790:	2308      	movs	r3, #8
 8000792:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000794:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000798:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800079a:	2302      	movs	r3, #2
 800079c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800079e:	2307      	movs	r3, #7
 80007a0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007a2:	f107 0320 	add.w	r3, r7, #32
 80007a6:	4618      	mov	r0, r3
 80007a8:	f006 f96a 	bl	8006a80 <HAL_RCC_OscConfig>
 80007ac:	4603      	mov	r3, r0
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	d001      	beq.n	80007b6 <SystemClock_Config+0x96>
  {
    Error_Handler();
 80007b2:	f000 fe81 	bl	80014b8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007b6:	230f      	movs	r3, #15
 80007b8:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007ba:	2302      	movs	r3, #2
 80007bc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007be:	2300      	movs	r3, #0
 80007c0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80007c2:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80007c6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80007c8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80007cc:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80007ce:	f107 030c 	add.w	r3, r7, #12
 80007d2:	2105      	movs	r1, #5
 80007d4:	4618      	mov	r0, r3
 80007d6:	f006 fbcb 	bl	8006f70 <HAL_RCC_ClockConfig>
 80007da:	4603      	mov	r3, r0
 80007dc:	2b00      	cmp	r3, #0
 80007de:	d001      	beq.n	80007e4 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80007e0:	f000 fe6a 	bl	80014b8 <Error_Handler>
  }
}
 80007e4:	bf00      	nop
 80007e6:	3750      	adds	r7, #80	@ 0x50
 80007e8:	46bd      	mov	sp, r7
 80007ea:	bd80      	pop	{r7, pc}
 80007ec:	40023800 	.word	0x40023800
 80007f0:	40007000 	.word	0x40007000

080007f4 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 80007f4:	b580      	push	{r7, lr}
 80007f6:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */
//
  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 80007f8:	4b06      	ldr	r3, [pc, #24]	@ (8000814 <MX_CRC_Init+0x20>)
 80007fa:	4a07      	ldr	r2, [pc, #28]	@ (8000818 <MX_CRC_Init+0x24>)
 80007fc:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 80007fe:	4805      	ldr	r0, [pc, #20]	@ (8000814 <MX_CRC_Init+0x20>)
 8000800:	f002 fe3e 	bl	8003480 <HAL_CRC_Init>
 8000804:	4603      	mov	r3, r0
 8000806:	2b00      	cmp	r3, #0
 8000808:	d001      	beq.n	800080e <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 800080a:	f000 fe55 	bl	80014b8 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */
//
  /* USER CODE END CRC_Init 2 */

}
 800080e:	bf00      	nop
 8000810:	bd80      	pop	{r7, pc}
 8000812:	bf00      	nop
 8000814:	200000d0 	.word	0x200000d0
 8000818:	40023000 	.word	0x40023000

0800081c <MX_DMA2D_Init>:
  * @brief DMA2D Initialization Function
  * @param None
  * @retval None
  */
static void MX_DMA2D_Init(void)
{
 800081c:	b580      	push	{r7, lr}
 800081e:	af00      	add	r7, sp, #0
  /* USER CODE END DMA2D_Init 0 */

  /* USER CODE BEGIN DMA2D_Init 1 */
//
  /* USER CODE END DMA2D_Init 1 */
  hdma2d.Instance = DMA2D;
 8000820:	4b15      	ldr	r3, [pc, #84]	@ (8000878 <MX_DMA2D_Init+0x5c>)
 8000822:	4a16      	ldr	r2, [pc, #88]	@ (800087c <MX_DMA2D_Init+0x60>)
 8000824:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 8000826:	4b14      	ldr	r3, [pc, #80]	@ (8000878 <MX_DMA2D_Init+0x5c>)
 8000828:	2200      	movs	r2, #0
 800082a:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 800082c:	4b12      	ldr	r3, [pc, #72]	@ (8000878 <MX_DMA2D_Init+0x5c>)
 800082e:	2200      	movs	r2, #0
 8000830:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 8000832:	4b11      	ldr	r3, [pc, #68]	@ (8000878 <MX_DMA2D_Init+0x5c>)
 8000834:	2200      	movs	r2, #0
 8000836:	60da      	str	r2, [r3, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 8000838:	4b0f      	ldr	r3, [pc, #60]	@ (8000878 <MX_DMA2D_Init+0x5c>)
 800083a:	2200      	movs	r2, #0
 800083c:	629a      	str	r2, [r3, #40]	@ 0x28
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 800083e:	4b0e      	ldr	r3, [pc, #56]	@ (8000878 <MX_DMA2D_Init+0x5c>)
 8000840:	2200      	movs	r2, #0
 8000842:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 8000844:	4b0c      	ldr	r3, [pc, #48]	@ (8000878 <MX_DMA2D_Init+0x5c>)
 8000846:	2200      	movs	r2, #0
 8000848:	631a      	str	r2, [r3, #48]	@ 0x30
  hdma2d.LayerCfg[1].InputAlpha = 0;
 800084a:	4b0b      	ldr	r3, [pc, #44]	@ (8000878 <MX_DMA2D_Init+0x5c>)
 800084c:	2200      	movs	r2, #0
 800084e:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 8000850:	4809      	ldr	r0, [pc, #36]	@ (8000878 <MX_DMA2D_Init+0x5c>)
 8000852:	f002 ffef 	bl	8003834 <HAL_DMA2D_Init>
 8000856:	4603      	mov	r3, r0
 8000858:	2b00      	cmp	r3, #0
 800085a:	d001      	beq.n	8000860 <MX_DMA2D_Init+0x44>
  {
    Error_Handler();
 800085c:	f000 fe2c 	bl	80014b8 <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 8000860:	2101      	movs	r1, #1
 8000862:	4805      	ldr	r0, [pc, #20]	@ (8000878 <MX_DMA2D_Init+0x5c>)
 8000864:	f003 fa54 	bl	8003d10 <HAL_DMA2D_ConfigLayer>
 8000868:	4603      	mov	r3, r0
 800086a:	2b00      	cmp	r3, #0
 800086c:	d001      	beq.n	8000872 <MX_DMA2D_Init+0x56>
  {
    Error_Handler();
 800086e:	f000 fe23 	bl	80014b8 <Error_Handler>
  }
  /* USER CODE BEGIN DMA2D_Init 2 */
//
  /* USER CODE END DMA2D_Init 2 */

}
 8000872:	bf00      	nop
 8000874:	bd80      	pop	{r7, pc}
 8000876:	bf00      	nop
 8000878:	200000d8 	.word	0x200000d8
 800087c:	4002b000 	.word	0x4002b000

08000880 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8000880:	b580      	push	{r7, lr}
 8000882:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */
//
  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8000884:	4b1b      	ldr	r3, [pc, #108]	@ (80008f4 <MX_I2C3_Init+0x74>)
 8000886:	4a1c      	ldr	r2, [pc, #112]	@ (80008f8 <MX_I2C3_Init+0x78>)
 8000888:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 800088a:	4b1a      	ldr	r3, [pc, #104]	@ (80008f4 <MX_I2C3_Init+0x74>)
 800088c:	4a1b      	ldr	r2, [pc, #108]	@ (80008fc <MX_I2C3_Init+0x7c>)
 800088e:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000890:	4b18      	ldr	r3, [pc, #96]	@ (80008f4 <MX_I2C3_Init+0x74>)
 8000892:	2200      	movs	r2, #0
 8000894:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8000896:	4b17      	ldr	r3, [pc, #92]	@ (80008f4 <MX_I2C3_Init+0x74>)
 8000898:	2200      	movs	r2, #0
 800089a:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800089c:	4b15      	ldr	r3, [pc, #84]	@ (80008f4 <MX_I2C3_Init+0x74>)
 800089e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80008a2:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80008a4:	4b13      	ldr	r3, [pc, #76]	@ (80008f4 <MX_I2C3_Init+0x74>)
 80008a6:	2200      	movs	r2, #0
 80008a8:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 80008aa:	4b12      	ldr	r3, [pc, #72]	@ (80008f4 <MX_I2C3_Init+0x74>)
 80008ac:	2200      	movs	r2, #0
 80008ae:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80008b0:	4b10      	ldr	r3, [pc, #64]	@ (80008f4 <MX_I2C3_Init+0x74>)
 80008b2:	2200      	movs	r2, #0
 80008b4:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80008b6:	4b0f      	ldr	r3, [pc, #60]	@ (80008f4 <MX_I2C3_Init+0x74>)
 80008b8:	2200      	movs	r2, #0
 80008ba:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 80008bc:	480d      	ldr	r0, [pc, #52]	@ (80008f4 <MX_I2C3_Init+0x74>)
 80008be:	f005 fbe5 	bl	800608c <HAL_I2C_Init>
 80008c2:	4603      	mov	r3, r0
 80008c4:	2b00      	cmp	r3, #0
 80008c6:	d001      	beq.n	80008cc <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 80008c8:	f000 fdf6 	bl	80014b8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80008cc:	2100      	movs	r1, #0
 80008ce:	4809      	ldr	r0, [pc, #36]	@ (80008f4 <MX_I2C3_Init+0x74>)
 80008d0:	f005 fd20 	bl	8006314 <HAL_I2CEx_ConfigAnalogFilter>
 80008d4:	4603      	mov	r3, r0
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	d001      	beq.n	80008de <MX_I2C3_Init+0x5e>
  {
    Error_Handler();
 80008da:	f000 fded 	bl	80014b8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 80008de:	2100      	movs	r1, #0
 80008e0:	4804      	ldr	r0, [pc, #16]	@ (80008f4 <MX_I2C3_Init+0x74>)
 80008e2:	f005 fd53 	bl	800638c <HAL_I2CEx_ConfigDigitalFilter>
 80008e6:	4603      	mov	r3, r0
 80008e8:	2b00      	cmp	r3, #0
 80008ea:	d001      	beq.n	80008f0 <MX_I2C3_Init+0x70>
  {
    Error_Handler();
 80008ec:	f000 fde4 	bl	80014b8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */
//
  /* USER CODE END I2C3_Init 2 */

}
 80008f0:	bf00      	nop
 80008f2:	bd80      	pop	{r7, pc}
 80008f4:	20000118 	.word	0x20000118
 80008f8:	40005c00 	.word	0x40005c00
 80008fc:	000186a0 	.word	0x000186a0

08000900 <MX_LTDC_Init>:
  * @brief LTDC Initialization Function
  * @param None
  * @retval None
  */
static void MX_LTDC_Init(void)
{
 8000900:	b580      	push	{r7, lr}
 8000902:	b08e      	sub	sp, #56	@ 0x38
 8000904:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */
//
  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 8000906:	1d3b      	adds	r3, r7, #4
 8000908:	2234      	movs	r2, #52	@ 0x34
 800090a:	2100      	movs	r1, #0
 800090c:	4618      	mov	r0, r3
 800090e:	f00c fc21 	bl	800d154 <memset>

  /* USER CODE BEGIN LTDC_Init 1 */
//
  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 8000912:	4b39      	ldr	r3, [pc, #228]	@ (80009f8 <MX_LTDC_Init+0xf8>)
 8000914:	4a39      	ldr	r2, [pc, #228]	@ (80009fc <MX_LTDC_Init+0xfc>)
 8000916:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8000918:	4b37      	ldr	r3, [pc, #220]	@ (80009f8 <MX_LTDC_Init+0xf8>)
 800091a:	2200      	movs	r2, #0
 800091c:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 800091e:	4b36      	ldr	r3, [pc, #216]	@ (80009f8 <MX_LTDC_Init+0xf8>)
 8000920:	2200      	movs	r2, #0
 8000922:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8000924:	4b34      	ldr	r3, [pc, #208]	@ (80009f8 <MX_LTDC_Init+0xf8>)
 8000926:	2200      	movs	r2, #0
 8000928:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 800092a:	4b33      	ldr	r3, [pc, #204]	@ (80009f8 <MX_LTDC_Init+0xf8>)
 800092c:	2200      	movs	r2, #0
 800092e:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 9;
 8000930:	4b31      	ldr	r3, [pc, #196]	@ (80009f8 <MX_LTDC_Init+0xf8>)
 8000932:	2209      	movs	r2, #9
 8000934:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 1;
 8000936:	4b30      	ldr	r3, [pc, #192]	@ (80009f8 <MX_LTDC_Init+0xf8>)
 8000938:	2201      	movs	r2, #1
 800093a:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 29;
 800093c:	4b2e      	ldr	r3, [pc, #184]	@ (80009f8 <MX_LTDC_Init+0xf8>)
 800093e:	221d      	movs	r2, #29
 8000940:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 3;
 8000942:	4b2d      	ldr	r3, [pc, #180]	@ (80009f8 <MX_LTDC_Init+0xf8>)
 8000944:	2203      	movs	r2, #3
 8000946:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 269;
 8000948:	4b2b      	ldr	r3, [pc, #172]	@ (80009f8 <MX_LTDC_Init+0xf8>)
 800094a:	f240 120d 	movw	r2, #269	@ 0x10d
 800094e:	625a      	str	r2, [r3, #36]	@ 0x24
  hltdc.Init.AccumulatedActiveH = 323;
 8000950:	4b29      	ldr	r3, [pc, #164]	@ (80009f8 <MX_LTDC_Init+0xf8>)
 8000952:	f240 1243 	movw	r2, #323	@ 0x143
 8000956:	629a      	str	r2, [r3, #40]	@ 0x28
  hltdc.Init.TotalWidth = 279;
 8000958:	4b27      	ldr	r3, [pc, #156]	@ (80009f8 <MX_LTDC_Init+0xf8>)
 800095a:	f240 1217 	movw	r2, #279	@ 0x117
 800095e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc.Init.TotalHeigh = 327;
 8000960:	4b25      	ldr	r3, [pc, #148]	@ (80009f8 <MX_LTDC_Init+0xf8>)
 8000962:	f240 1247 	movw	r2, #327	@ 0x147
 8000966:	631a      	str	r2, [r3, #48]	@ 0x30
  hltdc.Init.Backcolor.Blue = 0;
 8000968:	4b23      	ldr	r3, [pc, #140]	@ (80009f8 <MX_LTDC_Init+0xf8>)
 800096a:	2200      	movs	r2, #0
 800096c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hltdc.Init.Backcolor.Green = 0;
 8000970:	4b21      	ldr	r3, [pc, #132]	@ (80009f8 <MX_LTDC_Init+0xf8>)
 8000972:	2200      	movs	r2, #0
 8000974:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  hltdc.Init.Backcolor.Red = 0;
 8000978:	4b1f      	ldr	r3, [pc, #124]	@ (80009f8 <MX_LTDC_Init+0xf8>)
 800097a:	2200      	movs	r2, #0
 800097c:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8000980:	481d      	ldr	r0, [pc, #116]	@ (80009f8 <MX_LTDC_Init+0xf8>)
 8000982:	f005 fd42 	bl	800640a <HAL_LTDC_Init>
 8000986:	4603      	mov	r3, r0
 8000988:	2b00      	cmp	r3, #0
 800098a:	d001      	beq.n	8000990 <MX_LTDC_Init+0x90>
  {
    Error_Handler();
 800098c:	f000 fd94 	bl	80014b8 <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 8000990:	2300      	movs	r3, #0
 8000992:	607b      	str	r3, [r7, #4]
  pLayerCfg.WindowX1 = 240;
 8000994:	23f0      	movs	r3, #240	@ 0xf0
 8000996:	60bb      	str	r3, [r7, #8]
  pLayerCfg.WindowY0 = 0;
 8000998:	2300      	movs	r3, #0
 800099a:	60fb      	str	r3, [r7, #12]
  pLayerCfg.WindowY1 = 320;
 800099c:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 80009a0:	613b      	str	r3, [r7, #16]
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 80009a2:	2302      	movs	r3, #2
 80009a4:	617b      	str	r3, [r7, #20]
  pLayerCfg.Alpha = 255;
 80009a6:	23ff      	movs	r3, #255	@ 0xff
 80009a8:	61bb      	str	r3, [r7, #24]
  pLayerCfg.Alpha0 = 0;
 80009aa:	2300      	movs	r3, #0
 80009ac:	61fb      	str	r3, [r7, #28]
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 80009ae:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80009b2:	623b      	str	r3, [r7, #32]
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 80009b4:	2307      	movs	r3, #7
 80009b6:	627b      	str	r3, [r7, #36]	@ 0x24
  pLayerCfg.FBStartAdress = 0xD0000000;
 80009b8:	f04f 4350 	mov.w	r3, #3489660928	@ 0xd0000000
 80009bc:	62bb      	str	r3, [r7, #40]	@ 0x28
  pLayerCfg.ImageWidth = 240;
 80009be:	23f0      	movs	r3, #240	@ 0xf0
 80009c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  pLayerCfg.ImageHeight = 320;
 80009c2:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 80009c6:	633b      	str	r3, [r7, #48]	@ 0x30
  pLayerCfg.Backcolor.Blue = 0;
 80009c8:	2300      	movs	r3, #0
 80009ca:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
  pLayerCfg.Backcolor.Green = 0;
 80009ce:	2300      	movs	r3, #0
 80009d0:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
  pLayerCfg.Backcolor.Red = 0;
 80009d4:	2300      	movs	r3, #0
 80009d6:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 80009da:	1d3b      	adds	r3, r7, #4
 80009dc:	2200      	movs	r2, #0
 80009de:	4619      	mov	r1, r3
 80009e0:	4805      	ldr	r0, [pc, #20]	@ (80009f8 <MX_LTDC_Init+0xf8>)
 80009e2:	f005 fe71 	bl	80066c8 <HAL_LTDC_ConfigLayer>
 80009e6:	4603      	mov	r3, r0
 80009e8:	2b00      	cmp	r3, #0
 80009ea:	d001      	beq.n	80009f0 <MX_LTDC_Init+0xf0>
  {
    Error_Handler();
 80009ec:	f000 fd64 	bl	80014b8 <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */
//
  /* USER CODE END LTDC_Init 2 */

}
 80009f0:	bf00      	nop
 80009f2:	3738      	adds	r7, #56	@ 0x38
 80009f4:	46bd      	mov	sp, r7
 80009f6:	bd80      	pop	{r7, pc}
 80009f8:	2000016c 	.word	0x2000016c
 80009fc:	40016800 	.word	0x40016800

08000a00 <MX_SPI5_Init>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 8000a00:	b580      	push	{r7, lr}
 8000a02:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */
//
  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 8000a04:	4b17      	ldr	r3, [pc, #92]	@ (8000a64 <MX_SPI5_Init+0x64>)
 8000a06:	4a18      	ldr	r2, [pc, #96]	@ (8000a68 <MX_SPI5_Init+0x68>)
 8000a08:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8000a0a:	4b16      	ldr	r3, [pc, #88]	@ (8000a64 <MX_SPI5_Init+0x64>)
 8000a0c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000a10:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8000a12:	4b14      	ldr	r3, [pc, #80]	@ (8000a64 <MX_SPI5_Init+0x64>)
 8000a14:	2200      	movs	r2, #0
 8000a16:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8000a18:	4b12      	ldr	r3, [pc, #72]	@ (8000a64 <MX_SPI5_Init+0x64>)
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000a1e:	4b11      	ldr	r3, [pc, #68]	@ (8000a64 <MX_SPI5_Init+0x64>)
 8000a20:	2200      	movs	r2, #0
 8000a22:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000a24:	4b0f      	ldr	r3, [pc, #60]	@ (8000a64 <MX_SPI5_Init+0x64>)
 8000a26:	2200      	movs	r2, #0
 8000a28:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 8000a2a:	4b0e      	ldr	r3, [pc, #56]	@ (8000a64 <MX_SPI5_Init+0x64>)
 8000a2c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000a30:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8000a32:	4b0c      	ldr	r3, [pc, #48]	@ (8000a64 <MX_SPI5_Init+0x64>)
 8000a34:	2218      	movs	r2, #24
 8000a36:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000a38:	4b0a      	ldr	r3, [pc, #40]	@ (8000a64 <MX_SPI5_Init+0x64>)
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8000a3e:	4b09      	ldr	r3, [pc, #36]	@ (8000a64 <MX_SPI5_Init+0x64>)
 8000a40:	2200      	movs	r2, #0
 8000a42:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000a44:	4b07      	ldr	r3, [pc, #28]	@ (8000a64 <MX_SPI5_Init+0x64>)
 8000a46:	2200      	movs	r2, #0
 8000a48:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi5.Init.CRCPolynomial = 10;
 8000a4a:	4b06      	ldr	r3, [pc, #24]	@ (8000a64 <MX_SPI5_Init+0x64>)
 8000a4c:	220a      	movs	r2, #10
 8000a4e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8000a50:	4804      	ldr	r0, [pc, #16]	@ (8000a64 <MX_SPI5_Init+0x64>)
 8000a52:	f006 ff30 	bl	80078b6 <HAL_SPI_Init>
 8000a56:	4603      	mov	r3, r0
 8000a58:	2b00      	cmp	r3, #0
 8000a5a:	d001      	beq.n	8000a60 <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 8000a5c:	f000 fd2c 	bl	80014b8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */
//
  /* USER CODE END SPI5_Init 2 */

}
 8000a60:	bf00      	nop
 8000a62:	bd80      	pop	{r7, pc}
 8000a64:	20000214 	.word	0x20000214
 8000a68:	40015000 	.word	0x40015000

08000a6c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	b086      	sub	sp, #24
 8000a70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */
//
  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000a72:	f107 0308 	add.w	r3, r7, #8
 8000a76:	2200      	movs	r2, #0
 8000a78:	601a      	str	r2, [r3, #0]
 8000a7a:	605a      	str	r2, [r3, #4]
 8000a7c:	609a      	str	r2, [r3, #8]
 8000a7e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a80:	463b      	mov	r3, r7
 8000a82:	2200      	movs	r2, #0
 8000a84:	601a      	str	r2, [r3, #0]
 8000a86:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */
//
  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000a88:	4b1e      	ldr	r3, [pc, #120]	@ (8000b04 <MX_TIM1_Init+0x98>)
 8000a8a:	4a1f      	ldr	r2, [pc, #124]	@ (8000b08 <MX_TIM1_Init+0x9c>)
 8000a8c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000a8e:	4b1d      	ldr	r3, [pc, #116]	@ (8000b04 <MX_TIM1_Init+0x98>)
 8000a90:	2200      	movs	r2, #0
 8000a92:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a94:	4b1b      	ldr	r3, [pc, #108]	@ (8000b04 <MX_TIM1_Init+0x98>)
 8000a96:	2200      	movs	r2, #0
 8000a98:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8000a9a:	4b1a      	ldr	r3, [pc, #104]	@ (8000b04 <MX_TIM1_Init+0x98>)
 8000a9c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000aa0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000aa2:	4b18      	ldr	r3, [pc, #96]	@ (8000b04 <MX_TIM1_Init+0x98>)
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000aa8:	4b16      	ldr	r3, [pc, #88]	@ (8000b04 <MX_TIM1_Init+0x98>)
 8000aaa:	2200      	movs	r2, #0
 8000aac:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000aae:	4b15      	ldr	r3, [pc, #84]	@ (8000b04 <MX_TIM1_Init+0x98>)
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000ab4:	4813      	ldr	r0, [pc, #76]	@ (8000b04 <MX_TIM1_Init+0x98>)
 8000ab6:	f007 fd05 	bl	80084c4 <HAL_TIM_Base_Init>
 8000aba:	4603      	mov	r3, r0
 8000abc:	2b00      	cmp	r3, #0
 8000abe:	d001      	beq.n	8000ac4 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8000ac0:	f000 fcfa 	bl	80014b8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000ac4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000ac8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000aca:	f107 0308 	add.w	r3, r7, #8
 8000ace:	4619      	mov	r1, r3
 8000ad0:	480c      	ldr	r0, [pc, #48]	@ (8000b04 <MX_TIM1_Init+0x98>)
 8000ad2:	f007 fea7 	bl	8008824 <HAL_TIM_ConfigClockSource>
 8000ad6:	4603      	mov	r3, r0
 8000ad8:	2b00      	cmp	r3, #0
 8000ada:	d001      	beq.n	8000ae0 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8000adc:	f000 fcec 	bl	80014b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000ae0:	2300      	movs	r3, #0
 8000ae2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ae4:	2300      	movs	r3, #0
 8000ae6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000ae8:	463b      	mov	r3, r7
 8000aea:	4619      	mov	r1, r3
 8000aec:	4805      	ldr	r0, [pc, #20]	@ (8000b04 <MX_TIM1_Init+0x98>)
 8000aee:	f008 f8c9 	bl	8008c84 <HAL_TIMEx_MasterConfigSynchronization>
 8000af2:	4603      	mov	r3, r0
 8000af4:	2b00      	cmp	r3, #0
 8000af6:	d001      	beq.n	8000afc <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8000af8:	f000 fcde 	bl	80014b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */
//
  /* USER CODE END TIM1_Init 2 */

}
 8000afc:	bf00      	nop
 8000afe:	3718      	adds	r7, #24
 8000b00:	46bd      	mov	sp, r7
 8000b02:	bd80      	pop	{r7, pc}
 8000b04:	2000026c 	.word	0x2000026c
 8000b08:	40010000 	.word	0x40010000

08000b0c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */
//
  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000b10:	4b11      	ldr	r3, [pc, #68]	@ (8000b58 <MX_USART1_UART_Init+0x4c>)
 8000b12:	4a12      	ldr	r2, [pc, #72]	@ (8000b5c <MX_USART1_UART_Init+0x50>)
 8000b14:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000b16:	4b10      	ldr	r3, [pc, #64]	@ (8000b58 <MX_USART1_UART_Init+0x4c>)
 8000b18:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000b1c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000b1e:	4b0e      	ldr	r3, [pc, #56]	@ (8000b58 <MX_USART1_UART_Init+0x4c>)
 8000b20:	2200      	movs	r2, #0
 8000b22:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000b24:	4b0c      	ldr	r3, [pc, #48]	@ (8000b58 <MX_USART1_UART_Init+0x4c>)
 8000b26:	2200      	movs	r2, #0
 8000b28:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000b2a:	4b0b      	ldr	r3, [pc, #44]	@ (8000b58 <MX_USART1_UART_Init+0x4c>)
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000b30:	4b09      	ldr	r3, [pc, #36]	@ (8000b58 <MX_USART1_UART_Init+0x4c>)
 8000b32:	220c      	movs	r2, #12
 8000b34:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b36:	4b08      	ldr	r3, [pc, #32]	@ (8000b58 <MX_USART1_UART_Init+0x4c>)
 8000b38:	2200      	movs	r2, #0
 8000b3a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b3c:	4b06      	ldr	r3, [pc, #24]	@ (8000b58 <MX_USART1_UART_Init+0x4c>)
 8000b3e:	2200      	movs	r2, #0
 8000b40:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000b42:	4805      	ldr	r0, [pc, #20]	@ (8000b58 <MX_USART1_UART_Init+0x4c>)
 8000b44:	f008 f92e 	bl	8008da4 <HAL_UART_Init>
 8000b48:	4603      	mov	r3, r0
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	d001      	beq.n	8000b52 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000b4e:	f000 fcb3 	bl	80014b8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */
//
  /* USER CODE END USART1_Init 2 */

}
 8000b52:	bf00      	nop
 8000b54:	bd80      	pop	{r7, pc}
 8000b56:	bf00      	nop
 8000b58:	200002b4 	.word	0x200002b4
 8000b5c:	40011000 	.word	0x40011000

08000b60 <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	b088      	sub	sp, #32
 8000b64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */
//
  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 8000b66:	1d3b      	adds	r3, r7, #4
 8000b68:	2200      	movs	r2, #0
 8000b6a:	601a      	str	r2, [r3, #0]
 8000b6c:	605a      	str	r2, [r3, #4]
 8000b6e:	609a      	str	r2, [r3, #8]
 8000b70:	60da      	str	r2, [r3, #12]
 8000b72:	611a      	str	r2, [r3, #16]
 8000b74:	615a      	str	r2, [r3, #20]
 8000b76:	619a      	str	r2, [r3, #24]
//
  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8000b78:	4b1f      	ldr	r3, [pc, #124]	@ (8000bf8 <MX_FMC_Init+0x98>)
 8000b7a:	4a20      	ldr	r2, [pc, #128]	@ (8000bfc <MX_FMC_Init+0x9c>)
 8000b7c:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK2;
 8000b7e:	4b1e      	ldr	r3, [pc, #120]	@ (8000bf8 <MX_FMC_Init+0x98>)
 8000b80:	2201      	movs	r2, #1
 8000b82:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8000b84:	4b1c      	ldr	r3, [pc, #112]	@ (8000bf8 <MX_FMC_Init+0x98>)
 8000b86:	2200      	movs	r2, #0
 8000b88:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 8000b8a:	4b1b      	ldr	r3, [pc, #108]	@ (8000bf8 <MX_FMC_Init+0x98>)
 8000b8c:	2204      	movs	r2, #4
 8000b8e:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 8000b90:	4b19      	ldr	r3, [pc, #100]	@ (8000bf8 <MX_FMC_Init+0x98>)
 8000b92:	2210      	movs	r2, #16
 8000b94:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8000b96:	4b18      	ldr	r3, [pc, #96]	@ (8000bf8 <MX_FMC_Init+0x98>)
 8000b98:	2240      	movs	r2, #64	@ 0x40
 8000b9a:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 8000b9c:	4b16      	ldr	r3, [pc, #88]	@ (8000bf8 <MX_FMC_Init+0x98>)
 8000b9e:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8000ba2:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8000ba4:	4b14      	ldr	r3, [pc, #80]	@ (8000bf8 <MX_FMC_Init+0x98>)
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 8000baa:	4b13      	ldr	r3, [pc, #76]	@ (8000bf8 <MX_FMC_Init+0x98>)
 8000bac:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000bb0:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 8000bb2:	4b11      	ldr	r3, [pc, #68]	@ (8000bf8 <MX_FMC_Init+0x98>)
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	625a      	str	r2, [r3, #36]	@ 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_1;
 8000bb8:	4b0f      	ldr	r3, [pc, #60]	@ (8000bf8 <MX_FMC_Init+0x98>)
 8000bba:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000bbe:	629a      	str	r2, [r3, #40]	@ 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
 8000bc0:	2302      	movs	r3, #2
 8000bc2:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 7;
 8000bc4:	2307      	movs	r3, #7
 8000bc6:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 4;
 8000bc8:	2304      	movs	r3, #4
 8000bca:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 7;
 8000bcc:	2307      	movs	r3, #7
 8000bce:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 3;
 8000bd0:	2303      	movs	r3, #3
 8000bd2:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 2;
 8000bd4:	2302      	movs	r3, #2
 8000bd6:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 2;
 8000bd8:	2302      	movs	r3, #2
 8000bda:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8000bdc:	1d3b      	adds	r3, r7, #4
 8000bde:	4619      	mov	r1, r3
 8000be0:	4805      	ldr	r0, [pc, #20]	@ (8000bf8 <MX_FMC_Init+0x98>)
 8000be2:	f006 fdd7 	bl	8007794 <HAL_SDRAM_Init>
 8000be6:	4603      	mov	r3, r0
 8000be8:	2b00      	cmp	r3, #0
 8000bea:	d001      	beq.n	8000bf0 <MX_FMC_Init+0x90>
  {
    Error_Handler( );
 8000bec:	f000 fc64 	bl	80014b8 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */
//
  /* USER CODE END FMC_Init 2 */
}
 8000bf0:	bf00      	nop
 8000bf2:	3720      	adds	r7, #32
 8000bf4:	46bd      	mov	sp, r7
 8000bf6:	bd80      	pop	{r7, pc}
 8000bf8:	200002fc 	.word	0x200002fc
 8000bfc:	a0000140 	.word	0xa0000140

08000c00 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	b08e      	sub	sp, #56	@ 0x38
 8000c04:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c06:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	601a      	str	r2, [r3, #0]
 8000c0e:	605a      	str	r2, [r3, #4]
 8000c10:	609a      	str	r2, [r3, #8]
 8000c12:	60da      	str	r2, [r3, #12]
 8000c14:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c16:	2300      	movs	r3, #0
 8000c18:	623b      	str	r3, [r7, #32]
 8000c1a:	4b81      	ldr	r3, [pc, #516]	@ (8000e20 <MX_GPIO_Init+0x220>)
 8000c1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c1e:	4a80      	ldr	r2, [pc, #512]	@ (8000e20 <MX_GPIO_Init+0x220>)
 8000c20:	f043 0304 	orr.w	r3, r3, #4
 8000c24:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c26:	4b7e      	ldr	r3, [pc, #504]	@ (8000e20 <MX_GPIO_Init+0x220>)
 8000c28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c2a:	f003 0304 	and.w	r3, r3, #4
 8000c2e:	623b      	str	r3, [r7, #32]
 8000c30:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000c32:	2300      	movs	r3, #0
 8000c34:	61fb      	str	r3, [r7, #28]
 8000c36:	4b7a      	ldr	r3, [pc, #488]	@ (8000e20 <MX_GPIO_Init+0x220>)
 8000c38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c3a:	4a79      	ldr	r2, [pc, #484]	@ (8000e20 <MX_GPIO_Init+0x220>)
 8000c3c:	f043 0320 	orr.w	r3, r3, #32
 8000c40:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c42:	4b77      	ldr	r3, [pc, #476]	@ (8000e20 <MX_GPIO_Init+0x220>)
 8000c44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c46:	f003 0320 	and.w	r3, r3, #32
 8000c4a:	61fb      	str	r3, [r7, #28]
 8000c4c:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000c4e:	2300      	movs	r3, #0
 8000c50:	61bb      	str	r3, [r7, #24]
 8000c52:	4b73      	ldr	r3, [pc, #460]	@ (8000e20 <MX_GPIO_Init+0x220>)
 8000c54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c56:	4a72      	ldr	r2, [pc, #456]	@ (8000e20 <MX_GPIO_Init+0x220>)
 8000c58:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000c5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c5e:	4b70      	ldr	r3, [pc, #448]	@ (8000e20 <MX_GPIO_Init+0x220>)
 8000c60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000c66:	61bb      	str	r3, [r7, #24]
 8000c68:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	617b      	str	r3, [r7, #20]
 8000c6e:	4b6c      	ldr	r3, [pc, #432]	@ (8000e20 <MX_GPIO_Init+0x220>)
 8000c70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c72:	4a6b      	ldr	r2, [pc, #428]	@ (8000e20 <MX_GPIO_Init+0x220>)
 8000c74:	f043 0301 	orr.w	r3, r3, #1
 8000c78:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c7a:	4b69      	ldr	r3, [pc, #420]	@ (8000e20 <MX_GPIO_Init+0x220>)
 8000c7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c7e:	f003 0301 	and.w	r3, r3, #1
 8000c82:	617b      	str	r3, [r7, #20]
 8000c84:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c86:	2300      	movs	r3, #0
 8000c88:	613b      	str	r3, [r7, #16]
 8000c8a:	4b65      	ldr	r3, [pc, #404]	@ (8000e20 <MX_GPIO_Init+0x220>)
 8000c8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c8e:	4a64      	ldr	r2, [pc, #400]	@ (8000e20 <MX_GPIO_Init+0x220>)
 8000c90:	f043 0302 	orr.w	r3, r3, #2
 8000c94:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c96:	4b62      	ldr	r3, [pc, #392]	@ (8000e20 <MX_GPIO_Init+0x220>)
 8000c98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c9a:	f003 0302 	and.w	r3, r3, #2
 8000c9e:	613b      	str	r3, [r7, #16]
 8000ca0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	60fb      	str	r3, [r7, #12]
 8000ca6:	4b5e      	ldr	r3, [pc, #376]	@ (8000e20 <MX_GPIO_Init+0x220>)
 8000ca8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000caa:	4a5d      	ldr	r2, [pc, #372]	@ (8000e20 <MX_GPIO_Init+0x220>)
 8000cac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000cb0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000cb2:	4b5b      	ldr	r3, [pc, #364]	@ (8000e20 <MX_GPIO_Init+0x220>)
 8000cb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cb6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000cba:	60fb      	str	r3, [r7, #12]
 8000cbc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	60bb      	str	r3, [r7, #8]
 8000cc2:	4b57      	ldr	r3, [pc, #348]	@ (8000e20 <MX_GPIO_Init+0x220>)
 8000cc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cc6:	4a56      	ldr	r2, [pc, #344]	@ (8000e20 <MX_GPIO_Init+0x220>)
 8000cc8:	f043 0310 	orr.w	r3, r3, #16
 8000ccc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000cce:	4b54      	ldr	r3, [pc, #336]	@ (8000e20 <MX_GPIO_Init+0x220>)
 8000cd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cd2:	f003 0310 	and.w	r3, r3, #16
 8000cd6:	60bb      	str	r3, [r7, #8]
 8000cd8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000cda:	2300      	movs	r3, #0
 8000cdc:	607b      	str	r3, [r7, #4]
 8000cde:	4b50      	ldr	r3, [pc, #320]	@ (8000e20 <MX_GPIO_Init+0x220>)
 8000ce0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ce2:	4a4f      	ldr	r2, [pc, #316]	@ (8000e20 <MX_GPIO_Init+0x220>)
 8000ce4:	f043 0308 	orr.w	r3, r3, #8
 8000ce8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000cea:	4b4d      	ldr	r3, [pc, #308]	@ (8000e20 <MX_GPIO_Init+0x220>)
 8000cec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cee:	f003 0308 	and.w	r3, r3, #8
 8000cf2:	607b      	str	r3, [r7, #4]
 8000cf4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin, GPIO_PIN_RESET);
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	2116      	movs	r1, #22
 8000cfa:	484a      	ldr	r0, [pc, #296]	@ (8000e24 <MX_GPIO_Init+0x224>)
 8000cfc:	f003 fc06 	bl	800450c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ACP_RST_GPIO_Port, ACP_RST_Pin, GPIO_PIN_RESET);
 8000d00:	2200      	movs	r2, #0
 8000d02:	2180      	movs	r1, #128	@ 0x80
 8000d04:	4848      	ldr	r0, [pc, #288]	@ (8000e28 <MX_GPIO_Init+0x228>)
 8000d06:	f003 fc01 	bl	800450c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, RDX_Pin|WRX_DCX_Pin, GPIO_PIN_RESET);
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	f44f 5140 	mov.w	r1, #12288	@ 0x3000
 8000d10:	4846      	ldr	r0, [pc, #280]	@ (8000e2c <MX_GPIO_Init+0x22c>)
 8000d12:	f003 fbfb 	bl	800450c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LD3_Pin|LD4_Pin, GPIO_PIN_RESET);
 8000d16:	2200      	movs	r2, #0
 8000d18:	f44f 41c0 	mov.w	r1, #24576	@ 0x6000
 8000d1c:	4844      	ldr	r0, [pc, #272]	@ (8000e30 <MX_GPIO_Init+0x230>)
 8000d1e:	f003 fbf5 	bl	800450c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : NCS_MEMS_SPI_Pin CSX_Pin OTG_FS_PSO_Pin */
  GPIO_InitStruct.Pin = NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin;
 8000d22:	2316      	movs	r3, #22
 8000d24:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d26:	2301      	movs	r3, #1
 8000d28:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d2a:	2300      	movs	r3, #0
 8000d2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d2e:	2300      	movs	r3, #0
 8000d30:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d32:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d36:	4619      	mov	r1, r3
 8000d38:	483a      	ldr	r0, [pc, #232]	@ (8000e24 <MX_GPIO_Init+0x224>)
 8000d3a:	f003 f917 	bl	8003f6c <HAL_GPIO_Init>

  /*Configure GPIO pin : USER_BUTTON_Pin */
  GPIO_InitStruct.Pin = USER_BUTTON_Pin;
 8000d3e:	2301      	movs	r3, #1
 8000d40:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d42:	2300      	movs	r3, #0
 8000d44:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d46:	2300      	movs	r3, #0
 8000d48:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USER_BUTTON_GPIO_Port, &GPIO_InitStruct);
 8000d4a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d4e:	4619      	mov	r1, r3
 8000d50:	4835      	ldr	r0, [pc, #212]	@ (8000e28 <MX_GPIO_Init+0x228>)
 8000d52:	f003 f90b 	bl	8003f6c <HAL_GPIO_Init>

  /*Configure GPIO pins : MEMS_INT1_Pin MEMS_INT2_Pin TP_INT1_Pin */
  GPIO_InitStruct.Pin = MEMS_INT1_Pin|MEMS_INT2_Pin|TP_INT1_Pin;
 8000d56:	f248 0306 	movw	r3, #32774	@ 0x8006
 8000d5a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000d5c:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8000d60:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d62:	2300      	movs	r3, #0
 8000d64:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d66:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d6a:	4619      	mov	r1, r3
 8000d6c:	482e      	ldr	r0, [pc, #184]	@ (8000e28 <MX_GPIO_Init+0x228>)
 8000d6e:	f003 f8fd 	bl	8003f6c <HAL_GPIO_Init>

  /*Configure GPIO pin : ACP_RST_Pin */
  GPIO_InitStruct.Pin = ACP_RST_Pin;
 8000d72:	2380      	movs	r3, #128	@ 0x80
 8000d74:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d76:	2301      	movs	r3, #1
 8000d78:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d7e:	2300      	movs	r3, #0
 8000d80:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(ACP_RST_GPIO_Port, &GPIO_InitStruct);
 8000d82:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d86:	4619      	mov	r1, r3
 8000d88:	4827      	ldr	r0, [pc, #156]	@ (8000e28 <MX_GPIO_Init+0x228>)
 8000d8a:	f003 f8ef 	bl	8003f6c <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OC_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OC_Pin;
 8000d8e:	2320      	movs	r3, #32
 8000d90:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000d92:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8000d96:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d98:	2300      	movs	r3, #0
 8000d9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(OTG_FS_OC_GPIO_Port, &GPIO_InitStruct);
 8000d9c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000da0:	4619      	mov	r1, r3
 8000da2:	4820      	ldr	r0, [pc, #128]	@ (8000e24 <MX_GPIO_Init+0x224>)
 8000da4:	f003 f8e2 	bl	8003f6c <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8000da8:	2304      	movs	r3, #4
 8000daa:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000dac:	2300      	movs	r3, #0
 8000dae:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000db0:	2300      	movs	r3, #0
 8000db2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8000db4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000db8:	4619      	mov	r1, r3
 8000dba:	481e      	ldr	r0, [pc, #120]	@ (8000e34 <MX_GPIO_Init+0x234>)
 8000dbc:	f003 f8d6 	bl	8003f6c <HAL_GPIO_Init>

  /*Configure GPIO pin : TE_Pin */
  GPIO_InitStruct.Pin = TE_Pin;
 8000dc0:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000dc4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000dc6:	2300      	movs	r3, #0
 8000dc8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dca:	2300      	movs	r3, #0
 8000dcc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(TE_GPIO_Port, &GPIO_InitStruct);
 8000dce:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000dd2:	4619      	mov	r1, r3
 8000dd4:	4815      	ldr	r0, [pc, #84]	@ (8000e2c <MX_GPIO_Init+0x22c>)
 8000dd6:	f003 f8c9 	bl	8003f6c <HAL_GPIO_Init>

  /*Configure GPIO pins : RDX_Pin WRX_DCX_Pin */
  GPIO_InitStruct.Pin = RDX_Pin|WRX_DCX_Pin;
 8000dda:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8000dde:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000de0:	2301      	movs	r3, #1
 8000de2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000de4:	2300      	movs	r3, #0
 8000de6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000de8:	2300      	movs	r3, #0
 8000dea:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000dec:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000df0:	4619      	mov	r1, r3
 8000df2:	480e      	ldr	r0, [pc, #56]	@ (8000e2c <MX_GPIO_Init+0x22c>)
 8000df4:	f003 f8ba 	bl	8003f6c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD4_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD4_Pin;
 8000df8:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8000dfc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dfe:	2301      	movs	r3, #1
 8000e00:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e02:	2300      	movs	r3, #0
 8000e04:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e06:	2300      	movs	r3, #0
 8000e08:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000e0a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e0e:	4619      	mov	r1, r3
 8000e10:	4807      	ldr	r0, [pc, #28]	@ (8000e30 <MX_GPIO_Init+0x230>)
 8000e12:	f003 f8ab 	bl	8003f6c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000e16:	bf00      	nop
 8000e18:	3738      	adds	r7, #56	@ 0x38
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	bd80      	pop	{r7, pc}
 8000e1e:	bf00      	nop
 8000e20:	40023800 	.word	0x40023800
 8000e24:	40020800 	.word	0x40020800
 8000e28:	40020000 	.word	0x40020000
 8000e2c:	40020c00 	.word	0x40020c00
 8000e30:	40021800 	.word	0x40021800
 8000e34:	40020400 	.word	0x40020400

08000e38 <Task_GameTick>:

/* USER CODE BEGIN 4 */

void Task_GameTick(void *argument)
{
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	b08e      	sub	sp, #56	@ 0x38
 8000e3c:	af00      	add	r7, sp, #0
 8000e3e:	6078      	str	r0, [r7, #4]
    const TickType_t tick = pdMS_TO_TICKS(200);
 8000e40:	23c8      	movs	r3, #200	@ 0xc8
 8000e42:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Event_t event;

    snake_reset(&snake);
 8000e44:	486d      	ldr	r0, [pc, #436]	@ (8000ffc <Task_GameTick+0x1c4>)
 8000e46:	f000 f95b 	bl	8001100 <snake_reset>
    draw_score(snake.score);
 8000e4a:	4b6c      	ldr	r3, [pc, #432]	@ (8000ffc <Task_GameTick+0x1c4>)
 8000e4c:	f8d3 3b44 	ldr.w	r3, [r3, #2884]	@ 0xb44
 8000e50:	4618      	mov	r0, r3
 8000e52:	f000 fae1 	bl	8001418 <draw_score>

    while (1)
    {
        /* Nhn event i hng */
        if (osMessageQueueGet(buttonQueue, &event, NULL, 0) == osOK)
 8000e56:	4b6a      	ldr	r3, [pc, #424]	@ (8001000 <Task_GameTick+0x1c8>)
 8000e58:	6818      	ldr	r0, [r3, #0]
 8000e5a:	f107 012b 	add.w	r1, r7, #43	@ 0x2b
 8000e5e:	2300      	movs	r3, #0
 8000e60:	2200      	movs	r2, #0
 8000e62:	f009 f98b 	bl	800a17c <osMessageQueueGet>
 8000e66:	4603      	mov	r3, r0
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	d106      	bne.n	8000e7a <Task_GameTick+0x42>
        {
            if (event == EV_CHANGE_DIR)
 8000e6c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8000e70:	2b01      	cmp	r3, #1
 8000e72:	d102      	bne.n	8000e7a <Task_GameTick+0x42>
                change_direction(&snake);
 8000e74:	4861      	ldr	r0, [pc, #388]	@ (8000ffc <Task_GameTick+0x1c4>)
 8000e76:	f000 f8c9 	bl	800100c <change_direction>
        }

        /* Tnh v tr head mi */
        Point_t new_head = get_next_head(&snake);
 8000e7a:	4860      	ldr	r0, [pc, #384]	@ (8000ffc <Task_GameTick+0x1c4>)
 8000e7c:	f000 f9a2 	bl	80011c4 <get_next_head>
 8000e80:	4603      	mov	r3, r0
 8000e82:	627b      	str	r3, [r7, #36]	@ 0x24

        /* Thua: ng chnh mnh */
        if (snake_hit_self(&snake, new_head))
 8000e84:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8000e86:	485d      	ldr	r0, [pc, #372]	@ (8000ffc <Task_GameTick+0x1c4>)
 8000e88:	f000 fa00 	bl	800128c <snake_hit_self>
 8000e8c:	4603      	mov	r3, r0
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d006      	beq.n	8000ea0 <Task_GameTick+0x68>
        {
            snake_reset(&snake);
 8000e92:	485a      	ldr	r0, [pc, #360]	@ (8000ffc <Task_GameTick+0x1c4>)
 8000e94:	f000 f934 	bl	8001100 <snake_reset>
            vTaskDelay(tick);
 8000e98:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8000e9a:	f00a faa9 	bl	800b3f0 <vTaskDelay>
            continue;
 8000e9e:	e0ac      	b.n	8000ffa <Task_GameTick+0x1c2>
        }

        /* Thng: full map */
        if (snake.length >= MAP_MAX_LEN)
 8000ea0:	4b56      	ldr	r3, [pc, #344]	@ (8000ffc <Task_GameTick+0x1c4>)
 8000ea2:	f8b3 3b40 	ldrh.w	r3, [r3, #2880]	@ 0xb40
 8000ea6:	f5b3 7f34 	cmp.w	r3, #720	@ 0x2d0
 8000eaa:	d306      	bcc.n	8000eba <Task_GameTick+0x82>
        {
            snake_reset(&snake);
 8000eac:	4853      	ldr	r0, [pc, #332]	@ (8000ffc <Task_GameTick+0x1c4>)
 8000eae:	f000 f927 	bl	8001100 <snake_reset>
            vTaskDelay(tick);
 8000eb2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8000eb4:	f00a fa9c 	bl	800b3f0 <vTaskDelay>
            continue;
 8000eb8:	e09f      	b.n	8000ffa <Task_GameTick+0x1c2>
        }

        /*  Kim tra n food */
        uint8_t grow = 0;
 8000eba:	2300      	movs	r3, #0
 8000ebc:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        if (food.alive &&
 8000ec0:	4b50      	ldr	r3, [pc, #320]	@ (8001004 <Task_GameTick+0x1cc>)
 8000ec2:	791b      	ldrb	r3, [r3, #4]
 8000ec4:	2b00      	cmp	r3, #0
 8000ec6:	d028      	beq.n	8000f1a <Task_GameTick+0xe2>
            new_head.x == food.x &&
 8000ec8:	f9b7 2024 	ldrsh.w	r2, [r7, #36]	@ 0x24
 8000ecc:	4b4d      	ldr	r3, [pc, #308]	@ (8001004 <Task_GameTick+0x1cc>)
 8000ece:	f9b3 3000 	ldrsh.w	r3, [r3]
        if (food.alive &&
 8000ed2:	429a      	cmp	r2, r3
 8000ed4:	d121      	bne.n	8000f1a <Task_GameTick+0xe2>
            new_head.y == food.y)
 8000ed6:	f9b7 2026 	ldrsh.w	r2, [r7, #38]	@ 0x26
 8000eda:	4b4a      	ldr	r3, [pc, #296]	@ (8001004 <Task_GameTick+0x1cc>)
 8000edc:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
            new_head.x == food.x &&
 8000ee0:	429a      	cmp	r2, r3
 8000ee2:	d11a      	bne.n	8000f1a <Task_GameTick+0xe2>
        {
            grow = 1;
 8000ee4:	2301      	movs	r3, #1
 8000ee6:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
            food.alive = 0;
 8000eea:	4b46      	ldr	r3, [pc, #280]	@ (8001004 <Task_GameTick+0x1cc>)
 8000eec:	2200      	movs	r2, #0
 8000eee:	711a      	strb	r2, [r3, #4]
            RenderCmd_t erase_food = {
                .x = food.x,
 8000ef0:	4b44      	ldr	r3, [pc, #272]	@ (8001004 <Task_GameTick+0x1cc>)
 8000ef2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000ef6:	b29b      	uxth	r3, r3
            RenderCmd_t erase_food = {
 8000ef8:	823b      	strh	r3, [r7, #16]
                .y = food.y,
 8000efa:	4b42      	ldr	r3, [pc, #264]	@ (8001004 <Task_GameTick+0x1cc>)
 8000efc:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000f00:	b29b      	uxth	r3, r3
            RenderCmd_t erase_food = {
 8000f02:	827b      	strh	r3, [r7, #18]
 8000f04:	f04f 437f 	mov.w	r3, #4278190080	@ 0xff000000
 8000f08:	617b      	str	r3, [r7, #20]
                .color = LCD_COLOR_BLACK
            };
            osMessageQueuePut(renderQueue, &erase_food, 0, 0);
 8000f0a:	4b3f      	ldr	r3, [pc, #252]	@ (8001008 <Task_GameTick+0x1d0>)
 8000f0c:	6818      	ldr	r0, [r3, #0]
 8000f0e:	f107 0110 	add.w	r1, r7, #16
 8000f12:	2300      	movs	r3, #0
 8000f14:	2200      	movs	r2, #0
 8000f16:	f009 f8d1 	bl	800a0bc <osMessageQueuePut>
        }

        /* Lu ui c ( xo nu khng grow) */
        Point_t old_tail = snake.body[0];
 8000f1a:	4b38      	ldr	r3, [pc, #224]	@ (8000ffc <Task_GameTick+0x1c4>)
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	623b      	str	r3, [r7, #32]

        /* Dch thn */
        if (!grow)
 8000f20:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	d116      	bne.n	8000f56 <Task_GameTick+0x11e>
        {
            for (int i = 0; i < snake.length - 1; i++)
 8000f28:	2300      	movs	r3, #0
 8000f2a:	633b      	str	r3, [r7, #48]	@ 0x30
 8000f2c:	e00b      	b.n	8000f46 <Task_GameTick+0x10e>
                snake.body[i] = snake.body[i + 1];
 8000f2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000f30:	1c5a      	adds	r2, r3, #1
 8000f32:	4932      	ldr	r1, [pc, #200]	@ (8000ffc <Task_GameTick+0x1c4>)
 8000f34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000f36:	4831      	ldr	r0, [pc, #196]	@ (8000ffc <Task_GameTick+0x1c4>)
 8000f38:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
 8000f3c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            for (int i = 0; i < snake.length - 1; i++)
 8000f40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000f42:	3301      	adds	r3, #1
 8000f44:	633b      	str	r3, [r7, #48]	@ 0x30
 8000f46:	4b2d      	ldr	r3, [pc, #180]	@ (8000ffc <Task_GameTick+0x1c4>)
 8000f48:	f8b3 3b40 	ldrh.w	r3, [r3, #2880]	@ 0xb40
 8000f4c:	3b01      	subs	r3, #1
 8000f4e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8000f50:	429a      	cmp	r2, r3
 8000f52:	dbec      	blt.n	8000f2e <Task_GameTick+0xf6>
 8000f54:	e007      	b.n	8000f66 <Task_GameTick+0x12e>
        }
        else
        {
            snake.length++;
 8000f56:	4b29      	ldr	r3, [pc, #164]	@ (8000ffc <Task_GameTick+0x1c4>)
 8000f58:	f8b3 3b40 	ldrh.w	r3, [r3, #2880]	@ 0xb40
 8000f5c:	3301      	adds	r3, #1
 8000f5e:	b29a      	uxth	r2, r3
 8000f60:	4b26      	ldr	r3, [pc, #152]	@ (8000ffc <Task_GameTick+0x1c4>)
 8000f62:	f8a3 2b40 	strh.w	r2, [r3, #2880]	@ 0xb40
        }

        /* Gn head mi */
        snake.body[snake.length - 1] = new_head;
 8000f66:	4b25      	ldr	r3, [pc, #148]	@ (8000ffc <Task_GameTick+0x1c4>)
 8000f68:	f8b3 3b40 	ldrh.w	r3, [r3, #2880]	@ 0xb40
 8000f6c:	3b01      	subs	r3, #1
 8000f6e:	4923      	ldr	r1, [pc, #140]	@ (8000ffc <Task_GameTick+0x1c4>)
 8000f70:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000f72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Render */
        if (!grow)
 8000f76:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	d112      	bne.n	8000fa4 <Task_GameTick+0x16c>
        {
            RenderCmd_t erase = {
                .x = old_tail.x,
 8000f7e:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8000f82:	b29b      	uxth	r3, r3
            RenderCmd_t erase = {
 8000f84:	813b      	strh	r3, [r7, #8]
                .y = old_tail.y,
 8000f86:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 8000f8a:	b29b      	uxth	r3, r3
            RenderCmd_t erase = {
 8000f8c:	817b      	strh	r3, [r7, #10]
 8000f8e:	f04f 437f 	mov.w	r3, #4278190080	@ 0xff000000
 8000f92:	60fb      	str	r3, [r7, #12]
                .color = LCD_COLOR_BLACK
            };
            osMessageQueuePut(renderQueue, &erase, 0, 0);
 8000f94:	4b1c      	ldr	r3, [pc, #112]	@ (8001008 <Task_GameTick+0x1d0>)
 8000f96:	6818      	ldr	r0, [r3, #0]
 8000f98:	f107 0108 	add.w	r1, r7, #8
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	f009 f88c 	bl	800a0bc <osMessageQueuePut>
        }

        RenderCmd_t draw = {
            .x = new_head.x,
 8000fa4:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8000fa8:	b29b      	uxth	r3, r3
        RenderCmd_t draw = {
 8000faa:	833b      	strh	r3, [r7, #24]
            .y = new_head.y,
 8000fac:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 8000fb0:	b29b      	uxth	r3, r3
        RenderCmd_t draw = {
 8000fb2:	837b      	strh	r3, [r7, #26]
 8000fb4:	f04f 23ff 	mov.w	r3, #4278255360	@ 0xff00ff00
 8000fb8:	61fb      	str	r3, [r7, #28]
            .color = LCD_COLOR_GREEN
        };
        osMessageQueuePut(renderQueue, &draw, 0, 0);
 8000fba:	4b13      	ldr	r3, [pc, #76]	@ (8001008 <Task_GameTick+0x1d0>)
 8000fbc:	6818      	ldr	r0, [r3, #0]
 8000fbe:	f107 0118 	add.w	r1, r7, #24
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	f009 f879 	bl	800a0bc <osMessageQueuePut>

        /* Spawn food mi nu va n */
        if (grow)
 8000fca:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d010      	beq.n	8000ff4 <Task_GameTick+0x1bc>
        {
        	snake.score += 10;
 8000fd2:	4b0a      	ldr	r3, [pc, #40]	@ (8000ffc <Task_GameTick+0x1c4>)
 8000fd4:	f8d3 3b44 	ldr.w	r3, [r3, #2884]	@ 0xb44
 8000fd8:	330a      	adds	r3, #10
 8000fda:	4a08      	ldr	r2, [pc, #32]	@ (8000ffc <Task_GameTick+0x1c4>)
 8000fdc:	f8c2 3b44 	str.w	r3, [r2, #2884]	@ 0xb44
        	draw_score(snake.score);
 8000fe0:	4b06      	ldr	r3, [pc, #24]	@ (8000ffc <Task_GameTick+0x1c4>)
 8000fe2:	f8d3 3b44 	ldr.w	r3, [r3, #2884]	@ 0xb44
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	f000 fa16 	bl	8001418 <draw_score>
            food_spawn(&food, &snake);
 8000fec:	4903      	ldr	r1, [pc, #12]	@ (8000ffc <Task_GameTick+0x1c4>)
 8000fee:	4805      	ldr	r0, [pc, #20]	@ (8001004 <Task_GameTick+0x1cc>)
 8000ff0:	f000 f9b0 	bl	8001354 <food_spawn>
        }

        vTaskDelay(tick);
 8000ff4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8000ff6:	f00a f9fb 	bl	800b3f0 <vTaskDelay>
    {
 8000ffa:	e72c      	b.n	8000e56 <Task_GameTick+0x1e>
 8000ffc:	20000338 	.word	0x20000338
 8001000:	20000e80 	.word	0x20000e80
 8001004:	20000330 	.word	0x20000330
 8001008:	20000e84 	.word	0x20000e84

0800100c <change_direction>:
    }
}


void change_direction(Snake_t *s)
{
 800100c:	b480      	push	{r7}
 800100e:	b083      	sub	sp, #12
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
    s->dir = (s->dir + 1) % 4;
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	f893 3b42 	ldrb.w	r3, [r3, #2882]	@ 0xb42
 800101a:	3301      	adds	r3, #1
 800101c:	425a      	negs	r2, r3
 800101e:	f003 0303 	and.w	r3, r3, #3
 8001022:	f002 0203 	and.w	r2, r2, #3
 8001026:	bf58      	it	pl
 8001028:	4253      	negpl	r3, r2
 800102a:	b2da      	uxtb	r2, r3
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	f883 2b42 	strb.w	r2, [r3, #2882]	@ 0xb42
}
 8001032:	bf00      	nop
 8001034:	370c      	adds	r7, #12
 8001036:	46bd      	mov	sp, r7
 8001038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103c:	4770      	bx	lr
	...

08001040 <Task_Input>:

void Task_Input(void *argument)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b084      	sub	sp, #16
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]
    GPIO_PinState last = GPIO_PIN_RESET;
 8001048:	2300      	movs	r3, #0
 800104a:	73fb      	strb	r3, [r7, #15]
    Event_t event = EV_CHANGE_DIR;
 800104c:	2301      	movs	r3, #1
 800104e:	737b      	strb	r3, [r7, #13]

    while (1)
    {
        GPIO_PinState now = HAL_GPIO_ReadPin(USER_BUTTON_GPIO_Port,
 8001050:	2101      	movs	r1, #1
 8001052:	480c      	ldr	r0, [pc, #48]	@ (8001084 <Task_Input+0x44>)
 8001054:	f003 fa42 	bl	80044dc <HAL_GPIO_ReadPin>
 8001058:	4603      	mov	r3, r0
 800105a:	73bb      	strb	r3, [r7, #14]
                                             USER_BUTTON_Pin);

        if (last == GPIO_PIN_RESET && now == GPIO_PIN_SET)
 800105c:	7bfb      	ldrb	r3, [r7, #15]
 800105e:	2b00      	cmp	r3, #0
 8001060:	d10a      	bne.n	8001078 <Task_Input+0x38>
 8001062:	7bbb      	ldrb	r3, [r7, #14]
 8001064:	2b01      	cmp	r3, #1
 8001066:	d107      	bne.n	8001078 <Task_Input+0x38>
            osMessageQueuePut(buttonQueue, &event, 0, 0);
 8001068:	4b07      	ldr	r3, [pc, #28]	@ (8001088 <Task_Input+0x48>)
 800106a:	6818      	ldr	r0, [r3, #0]
 800106c:	f107 010d 	add.w	r1, r7, #13
 8001070:	2300      	movs	r3, #0
 8001072:	2200      	movs	r2, #0
 8001074:	f009 f822 	bl	800a0bc <osMessageQueuePut>

        last = now;
 8001078:	7bbb      	ldrb	r3, [r7, #14]
 800107a:	73fb      	strb	r3, [r7, #15]
        osDelay(10);
 800107c:	200a      	movs	r0, #10
 800107e:	f008 ff8f 	bl	8009fa0 <osDelay>
    {
 8001082:	e7e5      	b.n	8001050 <Task_Input+0x10>
 8001084:	40020000 	.word	0x40020000
 8001088:	20000e80 	.word	0x20000e80

0800108c <Task_LCD>:
    }
}

void Task_LCD(void *argument)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b084      	sub	sp, #16
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]
    RenderCmd_t cmd;

    while (1)
    {
        osMessageQueueGet(renderQueue, &cmd, NULL, osWaitForever);
 8001094:	4b08      	ldr	r3, [pc, #32]	@ (80010b8 <Task_LCD+0x2c>)
 8001096:	6818      	ldr	r0, [r3, #0]
 8001098:	f107 0108 	add.w	r1, r7, #8
 800109c:	f04f 33ff 	mov.w	r3, #4294967295
 80010a0:	2200      	movs	r2, #0
 80010a2:	f009 f86b 	bl	800a17c <osMessageQueueGet>
        draw_tile(cmd.x, cmd.y, cmd.color);
 80010a6:	893b      	ldrh	r3, [r7, #8]
 80010a8:	8979      	ldrh	r1, [r7, #10]
 80010aa:	68fa      	ldr	r2, [r7, #12]
 80010ac:	4618      	mov	r0, r3
 80010ae:	f000 f805 	bl	80010bc <draw_tile>
        osMessageQueueGet(renderQueue, &cmd, NULL, osWaitForever);
 80010b2:	bf00      	nop
 80010b4:	e7ee      	b.n	8001094 <Task_LCD+0x8>
 80010b6:	bf00      	nop
 80010b8:	20000e84 	.word	0x20000e84

080010bc <draw_tile>:
    }
}

void draw_tile(uint16_t x, uint16_t y, uint32_t color)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	b082      	sub	sp, #8
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	4603      	mov	r3, r0
 80010c4:	603a      	str	r2, [r7, #0]
 80010c6:	80fb      	strh	r3, [r7, #6]
 80010c8:	460b      	mov	r3, r1
 80010ca:	80bb      	strh	r3, [r7, #4]
    BSP_LCD_SetTextColor(color);
 80010cc:	6838      	ldr	r0, [r7, #0]
 80010ce:	f001 faf7 	bl	80026c0 <BSP_LCD_SetTextColor>
    BSP_LCD_FillRect(
 80010d2:	88fb      	ldrh	r3, [r7, #6]
 80010d4:	461a      	mov	r2, r3
 80010d6:	0092      	lsls	r2, r2, #2
 80010d8:	4413      	add	r3, r2
 80010da:	005b      	lsls	r3, r3, #1
 80010dc:	b298      	uxth	r0, r3
 80010de:	88bb      	ldrh	r3, [r7, #4]
 80010e0:	461a      	mov	r2, r3
 80010e2:	0092      	lsls	r2, r2, #2
 80010e4:	4413      	add	r3, r2
 80010e6:	005b      	lsls	r3, r3, #1
 80010e8:	b29b      	uxth	r3, r3
 80010ea:	3315      	adds	r3, #21
 80010ec:	b299      	uxth	r1, r3
 80010ee:	230a      	movs	r3, #10
 80010f0:	220a      	movs	r2, #10
 80010f2:	f001 fc5b 	bl	80029ac <BSP_LCD_FillRect>
        x * TILE_SIZE,
		MAP_H_OFFSET + y * TILE_SIZE,
        TILE_SIZE,
        TILE_SIZE
    );
}
 80010f6:	bf00      	nop
 80010f8:	3708      	adds	r7, #8
 80010fa:	46bd      	mov	sp, r7
 80010fc:	bd80      	pop	{r7, pc}
	...

08001100 <snake_reset>:

void snake_reset(Snake_t *s)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b088      	sub	sp, #32
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]
	osMessageQueueReset(renderQueue);
 8001108:	4b29      	ldr	r3, [pc, #164]	@ (80011b0 <snake_reset+0xb0>)
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	4618      	mov	r0, r3
 800110e:	f009 f8c8 	bl	800a2a2 <osMessageQueueReset>
    BSP_LCD_Clear(LCD_COLOR_BLACK);
 8001112:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 8001116:	f001 fb1f 	bl	8002758 <BSP_LCD_Clear>
    draw_hud_border();
 800111a:	f000 f9ad 	bl	8001478 <draw_hud_border>

    s->score = 0;
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	2200      	movs	r2, #0
 8001122:	f8c3 2b44 	str.w	r2, [r3, #2884]	@ 0xb44
    draw_score(0);
 8001126:	2000      	movs	r0, #0
 8001128:	f000 f976 	bl	8001418 <draw_score>

    s->length = 3;
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	2203      	movs	r2, #3
 8001130:	f8a3 2b40 	strh.w	r2, [r3, #2880]	@ 0xb40
    s->dir = DIR_RIGHT;
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	2201      	movs	r2, #1
 8001138:	f883 2b42 	strb.w	r2, [r3, #2882]	@ 0xb42

    s->body[0] = (Point_t){3, 10};
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	4a1d      	ldr	r2, [pc, #116]	@ (80011b4 <snake_reset+0xb4>)
 8001140:	6812      	ldr	r2, [r2, #0]
 8001142:	601a      	str	r2, [r3, #0]
    s->body[1] = (Point_t){4, 10};
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	4a1c      	ldr	r2, [pc, #112]	@ (80011b8 <snake_reset+0xb8>)
 8001148:	6812      	ldr	r2, [r2, #0]
 800114a:	605a      	str	r2, [r3, #4]
    s->body[2] = (Point_t){5, 10};
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	4a1b      	ldr	r2, [pc, #108]	@ (80011bc <snake_reset+0xbc>)
 8001150:	6812      	ldr	r2, [r2, #0]
 8001152:	609a      	str	r2, [r3, #8]

    for (int i = 0; i < s->length; i++)
 8001154:	2300      	movs	r3, #0
 8001156:	61fb      	str	r3, [r7, #28]
 8001158:	e01b      	b.n	8001192 <snake_reset+0x92>
    {
        RenderCmd_t cmd = {
            .x = s->body[i].x,
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	69fa      	ldr	r2, [r7, #28]
 800115e:	f933 3022 	ldrsh.w	r3, [r3, r2, lsl #2]
 8001162:	b29b      	uxth	r3, r3
        RenderCmd_t cmd = {
 8001164:	813b      	strh	r3, [r7, #8]
            .y = s->body[i].y,
 8001166:	687a      	ldr	r2, [r7, #4]
 8001168:	69fb      	ldr	r3, [r7, #28]
 800116a:	009b      	lsls	r3, r3, #2
 800116c:	4413      	add	r3, r2
 800116e:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001172:	b29b      	uxth	r3, r3
        RenderCmd_t cmd = {
 8001174:	817b      	strh	r3, [r7, #10]
 8001176:	f04f 23ff 	mov.w	r3, #4278255360	@ 0xff00ff00
 800117a:	60fb      	str	r3, [r7, #12]
            .color = LCD_COLOR_GREEN
        };
        osMessageQueuePut(renderQueue, &cmd, 0, 0);
 800117c:	4b0c      	ldr	r3, [pc, #48]	@ (80011b0 <snake_reset+0xb0>)
 800117e:	6818      	ldr	r0, [r3, #0]
 8001180:	f107 0108 	add.w	r1, r7, #8
 8001184:	2300      	movs	r3, #0
 8001186:	2200      	movs	r2, #0
 8001188:	f008 ff98 	bl	800a0bc <osMessageQueuePut>
    for (int i = 0; i < s->length; i++)
 800118c:	69fb      	ldr	r3, [r7, #28]
 800118e:	3301      	adds	r3, #1
 8001190:	61fb      	str	r3, [r7, #28]
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	f8b3 3b40 	ldrh.w	r3, [r3, #2880]	@ 0xb40
 8001198:	461a      	mov	r2, r3
 800119a:	69fb      	ldr	r3, [r7, #28]
 800119c:	4293      	cmp	r3, r2
 800119e:	dbdc      	blt.n	800115a <snake_reset+0x5a>
    }
    food_spawn(&food, s);
 80011a0:	6879      	ldr	r1, [r7, #4]
 80011a2:	4807      	ldr	r0, [pc, #28]	@ (80011c0 <snake_reset+0xc0>)
 80011a4:	f000 f8d6 	bl	8001354 <food_spawn>
}
 80011a8:	bf00      	nop
 80011aa:	3720      	adds	r7, #32
 80011ac:	46bd      	mov	sp, r7
 80011ae:	bd80      	pop	{r7, pc}
 80011b0:	20000e84 	.word	0x20000e84
 80011b4:	0800d9ec 	.word	0x0800d9ec
 80011b8:	0800d9f0 	.word	0x0800d9f0
 80011bc:	0800d9f4 	.word	0x0800d9f4
 80011c0:	20000330 	.word	0x20000330

080011c4 <get_next_head>:

Point_t get_next_head(Snake_t *s)
{
 80011c4:	b480      	push	{r7}
 80011c6:	b085      	sub	sp, #20
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	6078      	str	r0, [r7, #4]
    Point_t h = s->body[s->length - 1];
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	f8b3 3b40 	ldrh.w	r3, [r3, #2880]	@ 0xb40
 80011d2:	1e5a      	subs	r2, r3, #1
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80011da:	60bb      	str	r3, [r7, #8]

    switch (s->dir)
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	f893 3b42 	ldrb.w	r3, [r3, #2882]	@ 0xb42
 80011e2:	2b03      	cmp	r3, #3
 80011e4:	d82a      	bhi.n	800123c <get_next_head+0x78>
 80011e6:	a201      	add	r2, pc, #4	@ (adr r2, 80011ec <get_next_head+0x28>)
 80011e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011ec:	080011fd 	.word	0x080011fd
 80011f0:	0800122d 	.word	0x0800122d
 80011f4:	0800120d 	.word	0x0800120d
 80011f8:	0800121d 	.word	0x0800121d
    {
        case DIR_UP:    h.y--; break;
 80011fc:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001200:	b29b      	uxth	r3, r3
 8001202:	3b01      	subs	r3, #1
 8001204:	b29b      	uxth	r3, r3
 8001206:	b21b      	sxth	r3, r3
 8001208:	817b      	strh	r3, [r7, #10]
 800120a:	e017      	b.n	800123c <get_next_head+0x78>
        case DIR_DOWN:  h.y++; break;
 800120c:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001210:	b29b      	uxth	r3, r3
 8001212:	3301      	adds	r3, #1
 8001214:	b29b      	uxth	r3, r3
 8001216:	b21b      	sxth	r3, r3
 8001218:	817b      	strh	r3, [r7, #10]
 800121a:	e00f      	b.n	800123c <get_next_head+0x78>
        case DIR_LEFT:  h.x--; break;
 800121c:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8001220:	b29b      	uxth	r3, r3
 8001222:	3b01      	subs	r3, #1
 8001224:	b29b      	uxth	r3, r3
 8001226:	b21b      	sxth	r3, r3
 8001228:	813b      	strh	r3, [r7, #8]
 800122a:	e007      	b.n	800123c <get_next_head+0x78>
        case DIR_RIGHT: h.x++; break;
 800122c:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8001230:	b29b      	uxth	r3, r3
 8001232:	3301      	adds	r3, #1
 8001234:	b29b      	uxth	r3, r3
 8001236:	b21b      	sxth	r3, r3
 8001238:	813b      	strh	r3, [r7, #8]
 800123a:	bf00      	nop
    }

    if (h.x >= MAP_W) h.x = 0;
 800123c:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8001240:	2b17      	cmp	r3, #23
 8001242:	dd01      	ble.n	8001248 <get_next_head+0x84>
 8001244:	2300      	movs	r3, #0
 8001246:	813b      	strh	r3, [r7, #8]
    if (h.y >= MAP_H) h.y = 0;
 8001248:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800124c:	2b1d      	cmp	r3, #29
 800124e:	dd01      	ble.n	8001254 <get_next_head+0x90>
 8001250:	2300      	movs	r3, #0
 8001252:	817b      	strh	r3, [r7, #10]
    if (h.x < 0) h.x = MAP_W - 1;
 8001254:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8001258:	2b00      	cmp	r3, #0
 800125a:	da01      	bge.n	8001260 <get_next_head+0x9c>
 800125c:	2317      	movs	r3, #23
 800125e:	813b      	strh	r3, [r7, #8]
    if (h.y < 0) h.y = MAP_H - 1;
 8001260:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001264:	2b00      	cmp	r3, #0
 8001266:	da01      	bge.n	800126c <get_next_head+0xa8>
 8001268:	231d      	movs	r3, #29
 800126a:	817b      	strh	r3, [r7, #10]

    return h;
 800126c:	68bb      	ldr	r3, [r7, #8]
 800126e:	60fb      	str	r3, [r7, #12]
 8001270:	2300      	movs	r3, #0
 8001272:	89ba      	ldrh	r2, [r7, #12]
 8001274:	f362 030f 	bfi	r3, r2, #0, #16
 8001278:	89fa      	ldrh	r2, [r7, #14]
 800127a:	f362 431f 	bfi	r3, r2, #16, #16
}
 800127e:	4618      	mov	r0, r3
 8001280:	3714      	adds	r7, #20
 8001282:	46bd      	mov	sp, r7
 8001284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001288:	4770      	bx	lr
 800128a:	bf00      	nop

0800128c <snake_hit_self>:

bool snake_hit_self(Snake_t *s, Point_t h)
{
 800128c:	b480      	push	{r7}
 800128e:	b085      	sub	sp, #20
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]
 8001294:	6039      	str	r1, [r7, #0]
	for (int i = 1; i < s->length; i++)
 8001296:	2301      	movs	r3, #1
 8001298:	60fb      	str	r3, [r7, #12]
 800129a:	e016      	b.n	80012ca <snake_hit_self+0x3e>
    {
        if (s->body[i].x == h.x &&
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	68fa      	ldr	r2, [r7, #12]
 80012a0:	f933 2022 	ldrsh.w	r2, [r3, r2, lsl #2]
 80012a4:	f9b7 3000 	ldrsh.w	r3, [r7]
 80012a8:	429a      	cmp	r2, r3
 80012aa:	d10b      	bne.n	80012c4 <snake_hit_self+0x38>
            s->body[i].y == h.y)
 80012ac:	687a      	ldr	r2, [r7, #4]
 80012ae:	68fb      	ldr	r3, [r7, #12]
 80012b0:	009b      	lsls	r3, r3, #2
 80012b2:	4413      	add	r3, r2
 80012b4:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
 80012b8:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
        if (s->body[i].x == h.x &&
 80012bc:	429a      	cmp	r2, r3
 80012be:	d101      	bne.n	80012c4 <snake_hit_self+0x38>
            return true;
 80012c0:	2301      	movs	r3, #1
 80012c2:	e00a      	b.n	80012da <snake_hit_self+0x4e>
	for (int i = 1; i < s->length; i++)
 80012c4:	68fb      	ldr	r3, [r7, #12]
 80012c6:	3301      	adds	r3, #1
 80012c8:	60fb      	str	r3, [r7, #12]
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	f8b3 3b40 	ldrh.w	r3, [r3, #2880]	@ 0xb40
 80012d0:	461a      	mov	r2, r3
 80012d2:	68fb      	ldr	r3, [r7, #12]
 80012d4:	4293      	cmp	r3, r2
 80012d6:	dbe1      	blt.n	800129c <snake_hit_self+0x10>
    }
    return false;
 80012d8:	2300      	movs	r3, #0
}
 80012da:	4618      	mov	r0, r3
 80012dc:	3714      	adds	r7, #20
 80012de:	46bd      	mov	sp, r7
 80012e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e4:	4770      	bx	lr
	...

080012e8 <lfsr_rand>:

uint32_t lfsr_rand(void)
{
 80012e8:	b480      	push	{r7}
 80012ea:	b083      	sub	sp, #12
 80012ec:	af00      	add	r7, sp, #0
    uint32_t lsb = lfsr & 1;
 80012ee:	4b0d      	ldr	r3, [pc, #52]	@ (8001324 <lfsr_rand+0x3c>)
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	f003 0301 	and.w	r3, r3, #1
 80012f6:	607b      	str	r3, [r7, #4]
    lfsr >>= 1;
 80012f8:	4b0a      	ldr	r3, [pc, #40]	@ (8001324 <lfsr_rand+0x3c>)
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	085b      	lsrs	r3, r3, #1
 80012fe:	4a09      	ldr	r2, [pc, #36]	@ (8001324 <lfsr_rand+0x3c>)
 8001300:	6013      	str	r3, [r2, #0]
    if (lsb)
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	2b00      	cmp	r3, #0
 8001306:	d005      	beq.n	8001314 <lfsr_rand+0x2c>
        lfsr ^= 0x80200003;
 8001308:	4b06      	ldr	r3, [pc, #24]	@ (8001324 <lfsr_rand+0x3c>)
 800130a:	681a      	ldr	r2, [r3, #0]
 800130c:	4b06      	ldr	r3, [pc, #24]	@ (8001328 <lfsr_rand+0x40>)
 800130e:	4053      	eors	r3, r2
 8001310:	4a04      	ldr	r2, [pc, #16]	@ (8001324 <lfsr_rand+0x3c>)
 8001312:	6013      	str	r3, [r2, #0]

    return lfsr;
 8001314:	4b03      	ldr	r3, [pc, #12]	@ (8001324 <lfsr_rand+0x3c>)
 8001316:	681b      	ldr	r3, [r3, #0]
}
 8001318:	4618      	mov	r0, r3
 800131a:	370c      	adds	r7, #12
 800131c:	46bd      	mov	sp, r7
 800131e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001322:	4770      	bx	lr
 8001324:	20000000 	.word	0x20000000
 8001328:	80200003 	.word	0x80200003

0800132c <rand_range>:

uint16_t rand_range(uint16_t max)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b082      	sub	sp, #8
 8001330:	af00      	add	r7, sp, #0
 8001332:	4603      	mov	r3, r0
 8001334:	80fb      	strh	r3, [r7, #6]
    return lfsr_rand() % max;
 8001336:	f7ff ffd7 	bl	80012e8 <lfsr_rand>
 800133a:	4602      	mov	r2, r0
 800133c:	88fb      	ldrh	r3, [r7, #6]
 800133e:	fbb2 f1f3 	udiv	r1, r2, r3
 8001342:	fb01 f303 	mul.w	r3, r1, r3
 8001346:	1ad3      	subs	r3, r2, r3
 8001348:	b29b      	uxth	r3, r3
}
 800134a:	4618      	mov	r0, r3
 800134c:	3708      	adds	r7, #8
 800134e:	46bd      	mov	sp, r7
 8001350:	bd80      	pop	{r7, pc}
	...

08001354 <food_spawn>:
    p.y = rand_range(MAP_H);
    return p;
}

void food_spawn(Food_t *f, const Snake_t *s)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	b088      	sub	sp, #32
 8001358:	af00      	add	r7, sp, #0
 800135a:	6078      	str	r0, [r7, #4]
 800135c:	6039      	str	r1, [r7, #0]
    Point_t p;
    bool ok;

    do {
        ok = true;
 800135e:	2301      	movs	r3, #1
 8001360:	77fb      	strb	r3, [r7, #31]

        p.x = rand_range(MAP_W);
 8001362:	2018      	movs	r0, #24
 8001364:	f7ff ffe2 	bl	800132c <rand_range>
 8001368:	4603      	mov	r3, r0
 800136a:	b21b      	sxth	r3, r3
 800136c:	82bb      	strh	r3, [r7, #20]
        p.y = rand_range(MAP_H);
 800136e:	201e      	movs	r0, #30
 8001370:	f7ff ffdc 	bl	800132c <rand_range>
 8001374:	4603      	mov	r3, r0
 8001376:	b21b      	sxth	r3, r3
 8001378:	82fb      	strh	r3, [r7, #22]

        for (int i = 0; i < s->length; i++)
 800137a:	2300      	movs	r3, #0
 800137c:	61bb      	str	r3, [r7, #24]
 800137e:	e017      	b.n	80013b0 <food_spawn+0x5c>
        {
            if (s->body[i].x == p.x &&
 8001380:	683b      	ldr	r3, [r7, #0]
 8001382:	69ba      	ldr	r2, [r7, #24]
 8001384:	f933 2022 	ldrsh.w	r2, [r3, r2, lsl #2]
 8001388:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800138c:	429a      	cmp	r2, r3
 800138e:	d10c      	bne.n	80013aa <food_spawn+0x56>
                s->body[i].y == p.y)
 8001390:	683a      	ldr	r2, [r7, #0]
 8001392:	69bb      	ldr	r3, [r7, #24]
 8001394:	009b      	lsls	r3, r3, #2
 8001396:	4413      	add	r3, r2
 8001398:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
 800139c:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
            if (s->body[i].x == p.x &&
 80013a0:	429a      	cmp	r2, r3
 80013a2:	d102      	bne.n	80013aa <food_spawn+0x56>
            {
                ok = false;
 80013a4:	2300      	movs	r3, #0
 80013a6:	77fb      	strb	r3, [r7, #31]
                break;
 80013a8:	e009      	b.n	80013be <food_spawn+0x6a>
        for (int i = 0; i < s->length; i++)
 80013aa:	69bb      	ldr	r3, [r7, #24]
 80013ac:	3301      	adds	r3, #1
 80013ae:	61bb      	str	r3, [r7, #24]
 80013b0:	683b      	ldr	r3, [r7, #0]
 80013b2:	f8b3 3b40 	ldrh.w	r3, [r3, #2880]	@ 0xb40
 80013b6:	461a      	mov	r2, r3
 80013b8:	69bb      	ldr	r3, [r7, #24]
 80013ba:	4293      	cmp	r3, r2
 80013bc:	dbe0      	blt.n	8001380 <food_spawn+0x2c>
            }
        }

    } while (!ok);
 80013be:	7ffb      	ldrb	r3, [r7, #31]
 80013c0:	f083 0301 	eor.w	r3, r3, #1
 80013c4:	b2db      	uxtb	r3, r3
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d1c9      	bne.n	800135e <food_spawn+0xa>

    f->x = p.x;
 80013ca:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	801a      	strh	r2, [r3, #0]
    f->y = p.y;
 80013d2:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	805a      	strh	r2, [r3, #2]
    f->alive = 1;
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	2201      	movs	r2, #1
 80013de:	711a      	strb	r2, [r3, #4]

    RenderCmd_t draw = {
        .x = f->x,
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80013e6:	b29b      	uxth	r3, r3
    RenderCmd_t draw = {
 80013e8:	81bb      	strh	r3, [r7, #12]
        .y = f->y,
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80013f0:	b29b      	uxth	r3, r3
    RenderCmd_t draw = {
 80013f2:	81fb      	strh	r3, [r7, #14]
 80013f4:	4b06      	ldr	r3, [pc, #24]	@ (8001410 <food_spawn+0xbc>)
 80013f6:	613b      	str	r3, [r7, #16]
        .color = LCD_COLOR_RED
    };
    osMessageQueuePut(renderQueue, &draw, 0, 0);
 80013f8:	4b06      	ldr	r3, [pc, #24]	@ (8001414 <food_spawn+0xc0>)
 80013fa:	6818      	ldr	r0, [r3, #0]
 80013fc:	f107 010c 	add.w	r1, r7, #12
 8001400:	2300      	movs	r3, #0
 8001402:	2200      	movs	r2, #0
 8001404:	f008 fe5a 	bl	800a0bc <osMessageQueuePut>
}
 8001408:	bf00      	nop
 800140a:	3720      	adds	r7, #32
 800140c:	46bd      	mov	sp, r7
 800140e:	bd80      	pop	{r7, pc}
 8001410:	ffff0000 	.word	0xffff0000
 8001414:	20000e84 	.word	0x20000e84

08001418 <draw_score>:

void draw_score(uint32_t score)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	b088      	sub	sp, #32
 800141c:	af00      	add	r7, sp, #0
 800141e:	6078      	str	r0, [r7, #4]
    char buf[20];

    BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 8001420:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 8001424:	f001 f94c 	bl	80026c0 <BSP_LCD_SetTextColor>
    BSP_LCD_FillRect(0, 0, SCREEN_W, HUD_HEIGHT);
 8001428:	2314      	movs	r3, #20
 800142a:	22f0      	movs	r2, #240	@ 0xf0
 800142c:	2100      	movs	r1, #0
 800142e:	2000      	movs	r0, #0
 8001430:	f001 fabc 	bl	80029ac <BSP_LCD_FillRect>

    BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 8001434:	f04f 30ff 	mov.w	r0, #4294967295
 8001438:	f001 f942 	bl	80026c0 <BSP_LCD_SetTextColor>
    BSP_LCD_SetBackColor(LCD_COLOR_BLACK);
 800143c:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 8001440:	f001 f956 	bl	80026f0 <BSP_LCD_SetBackColor>
    BSP_LCD_SetFont(&Font16);
 8001444:	480a      	ldr	r0, [pc, #40]	@ (8001470 <draw_score+0x58>)
 8001446:	f001 f96d 	bl	8002724 <BSP_LCD_SetFont>

    sprintf(buf, "Score: %lu", score);
 800144a:	f107 030c 	add.w	r3, r7, #12
 800144e:	687a      	ldr	r2, [r7, #4]
 8001450:	4908      	ldr	r1, [pc, #32]	@ (8001474 <draw_score+0x5c>)
 8001452:	4618      	mov	r0, r3
 8001454:	f00b fe5c 	bl	800d110 <siprintf>
    BSP_LCD_DisplayStringAt(5, 2, (uint8_t*)buf, LEFT_MODE);
 8001458:	f107 020c 	add.w	r2, r7, #12
 800145c:	2303      	movs	r3, #3
 800145e:	2102      	movs	r1, #2
 8001460:	2005      	movs	r0, #5
 8001462:	f001 f9e5 	bl	8002830 <BSP_LCD_DisplayStringAt>
}
 8001466:	bf00      	nop
 8001468:	3720      	adds	r7, #32
 800146a:	46bd      	mov	sp, r7
 800146c:	bd80      	pop	{r7, pc}
 800146e:	bf00      	nop
 8001470:	2000004c 	.word	0x2000004c
 8001474:	0800d9f8 	.word	0x0800d9f8

08001478 <draw_hud_border>:

void draw_hud_border(void)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	af00      	add	r7, sp, #0
    BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 800147c:	f04f 30ff 	mov.w	r0, #4294967295
 8001480:	f001 f91e 	bl	80026c0 <BSP_LCD_SetTextColor>

    // bottom HUD
    BSP_LCD_FillRect(0, HUD_HEIGHT, SCREEN_W, 1);
 8001484:	2301      	movs	r3, #1
 8001486:	22f0      	movs	r2, #240	@ 0xf0
 8001488:	2114      	movs	r1, #20
 800148a:	2000      	movs	r0, #0
 800148c:	f001 fa8e 	bl	80029ac <BSP_LCD_FillRect>
}
 8001490:	bf00      	nop
 8001492:	bd80      	pop	{r7, pc}

08001494 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b082      	sub	sp, #8
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	4a04      	ldr	r2, [pc, #16]	@ (80014b4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80014a2:	4293      	cmp	r3, r2
 80014a4:	d101      	bne.n	80014aa <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80014a6:	f001 fec5 	bl	8003234 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80014aa:	bf00      	nop
 80014ac:	3708      	adds	r7, #8
 80014ae:	46bd      	mov	sp, r7
 80014b0:	bd80      	pop	{r7, pc}
 80014b2:	bf00      	nop
 80014b4:	40001000 	.word	0x40001000

080014b8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80014b8:	b480      	push	{r7}
 80014ba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80014bc:	b672      	cpsid	i
}
 80014be:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80014c0:	bf00      	nop
 80014c2:	e7fd      	b.n	80014c0 <Error_Handler+0x8>

080014c4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b082      	sub	sp, #8
 80014c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014ca:	2300      	movs	r3, #0
 80014cc:	607b      	str	r3, [r7, #4]
 80014ce:	4b12      	ldr	r3, [pc, #72]	@ (8001518 <HAL_MspInit+0x54>)
 80014d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014d2:	4a11      	ldr	r2, [pc, #68]	@ (8001518 <HAL_MspInit+0x54>)
 80014d4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80014d8:	6453      	str	r3, [r2, #68]	@ 0x44
 80014da:	4b0f      	ldr	r3, [pc, #60]	@ (8001518 <HAL_MspInit+0x54>)
 80014dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014de:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80014e2:	607b      	str	r3, [r7, #4]
 80014e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80014e6:	2300      	movs	r3, #0
 80014e8:	603b      	str	r3, [r7, #0]
 80014ea:	4b0b      	ldr	r3, [pc, #44]	@ (8001518 <HAL_MspInit+0x54>)
 80014ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014ee:	4a0a      	ldr	r2, [pc, #40]	@ (8001518 <HAL_MspInit+0x54>)
 80014f0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80014f4:	6413      	str	r3, [r2, #64]	@ 0x40
 80014f6:	4b08      	ldr	r3, [pc, #32]	@ (8001518 <HAL_MspInit+0x54>)
 80014f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014fe:	603b      	str	r3, [r7, #0]
 8001500:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001502:	2200      	movs	r2, #0
 8001504:	210f      	movs	r1, #15
 8001506:	f06f 0001 	mvn.w	r0, #1
 800150a:	f001 ff8f 	bl	800342c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800150e:	bf00      	nop
 8001510:	3708      	adds	r7, #8
 8001512:	46bd      	mov	sp, r7
 8001514:	bd80      	pop	{r7, pc}
 8001516:	bf00      	nop
 8001518:	40023800 	.word	0x40023800

0800151c <HAL_CRC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcrc: CRC handle pointer
  * @retval None
  */
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 800151c:	b480      	push	{r7}
 800151e:	b085      	sub	sp, #20
 8001520:	af00      	add	r7, sp, #0
 8001522:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	4a0b      	ldr	r2, [pc, #44]	@ (8001558 <HAL_CRC_MspInit+0x3c>)
 800152a:	4293      	cmp	r3, r2
 800152c:	d10d      	bne.n	800154a <HAL_CRC_MspInit+0x2e>
  {
    /* USER CODE BEGIN CRC_MspInit 0 */

    /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 800152e:	2300      	movs	r3, #0
 8001530:	60fb      	str	r3, [r7, #12]
 8001532:	4b0a      	ldr	r3, [pc, #40]	@ (800155c <HAL_CRC_MspInit+0x40>)
 8001534:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001536:	4a09      	ldr	r2, [pc, #36]	@ (800155c <HAL_CRC_MspInit+0x40>)
 8001538:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800153c:	6313      	str	r3, [r2, #48]	@ 0x30
 800153e:	4b07      	ldr	r3, [pc, #28]	@ (800155c <HAL_CRC_MspInit+0x40>)
 8001540:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001542:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001546:	60fb      	str	r3, [r7, #12]
 8001548:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END CRC_MspInit 1 */

  }

}
 800154a:	bf00      	nop
 800154c:	3714      	adds	r7, #20
 800154e:	46bd      	mov	sp, r7
 8001550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001554:	4770      	bx	lr
 8001556:	bf00      	nop
 8001558:	40023000 	.word	0x40023000
 800155c:	40023800 	.word	0x40023800

08001560 <HAL_DMA2D_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdma2d: DMA2D handle pointer
  * @retval None
  */
void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b084      	sub	sp, #16
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]
  if(hdma2d->Instance==DMA2D)
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	4a0e      	ldr	r2, [pc, #56]	@ (80015a8 <HAL_DMA2D_MspInit+0x48>)
 800156e:	4293      	cmp	r3, r2
 8001570:	d115      	bne.n	800159e <HAL_DMA2D_MspInit+0x3e>
  {
    /* USER CODE BEGIN DMA2D_MspInit 0 */

    /* USER CODE END DMA2D_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 8001572:	2300      	movs	r3, #0
 8001574:	60fb      	str	r3, [r7, #12]
 8001576:	4b0d      	ldr	r3, [pc, #52]	@ (80015ac <HAL_DMA2D_MspInit+0x4c>)
 8001578:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800157a:	4a0c      	ldr	r2, [pc, #48]	@ (80015ac <HAL_DMA2D_MspInit+0x4c>)
 800157c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001580:	6313      	str	r3, [r2, #48]	@ 0x30
 8001582:	4b0a      	ldr	r3, [pc, #40]	@ (80015ac <HAL_DMA2D_MspInit+0x4c>)
 8001584:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001586:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800158a:	60fb      	str	r3, [r7, #12]
 800158c:	68fb      	ldr	r3, [r7, #12]
    /* DMA2D interrupt Init */
    HAL_NVIC_SetPriority(DMA2D_IRQn, 5, 0);
 800158e:	2200      	movs	r2, #0
 8001590:	2105      	movs	r1, #5
 8001592:	205a      	movs	r0, #90	@ 0x5a
 8001594:	f001 ff4a 	bl	800342c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 8001598:	205a      	movs	r0, #90	@ 0x5a
 800159a:	f001 ff63 	bl	8003464 <HAL_NVIC_EnableIRQ>

    /* USER CODE END DMA2D_MspInit 1 */

  }

}
 800159e:	bf00      	nop
 80015a0:	3710      	adds	r7, #16
 80015a2:	46bd      	mov	sp, r7
 80015a4:	bd80      	pop	{r7, pc}
 80015a6:	bf00      	nop
 80015a8:	4002b000 	.word	0x4002b000
 80015ac:	40023800 	.word	0x40023800

080015b0 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b08a      	sub	sp, #40	@ 0x28
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015b8:	f107 0314 	add.w	r3, r7, #20
 80015bc:	2200      	movs	r2, #0
 80015be:	601a      	str	r2, [r3, #0]
 80015c0:	605a      	str	r2, [r3, #4]
 80015c2:	609a      	str	r2, [r3, #8]
 80015c4:	60da      	str	r2, [r3, #12]
 80015c6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C3)
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	4a29      	ldr	r2, [pc, #164]	@ (8001674 <HAL_I2C_MspInit+0xc4>)
 80015ce:	4293      	cmp	r3, r2
 80015d0:	d14b      	bne.n	800166a <HAL_I2C_MspInit+0xba>
  {
    /* USER CODE BEGIN I2C3_MspInit 0 */

    /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80015d2:	2300      	movs	r3, #0
 80015d4:	613b      	str	r3, [r7, #16]
 80015d6:	4b28      	ldr	r3, [pc, #160]	@ (8001678 <HAL_I2C_MspInit+0xc8>)
 80015d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015da:	4a27      	ldr	r2, [pc, #156]	@ (8001678 <HAL_I2C_MspInit+0xc8>)
 80015dc:	f043 0304 	orr.w	r3, r3, #4
 80015e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80015e2:	4b25      	ldr	r3, [pc, #148]	@ (8001678 <HAL_I2C_MspInit+0xc8>)
 80015e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015e6:	f003 0304 	and.w	r3, r3, #4
 80015ea:	613b      	str	r3, [r7, #16]
 80015ec:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015ee:	2300      	movs	r3, #0
 80015f0:	60fb      	str	r3, [r7, #12]
 80015f2:	4b21      	ldr	r3, [pc, #132]	@ (8001678 <HAL_I2C_MspInit+0xc8>)
 80015f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015f6:	4a20      	ldr	r2, [pc, #128]	@ (8001678 <HAL_I2C_MspInit+0xc8>)
 80015f8:	f043 0301 	orr.w	r3, r3, #1
 80015fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80015fe:	4b1e      	ldr	r3, [pc, #120]	@ (8001678 <HAL_I2C_MspInit+0xc8>)
 8001600:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001602:	f003 0301 	and.w	r3, r3, #1
 8001606:	60fb      	str	r3, [r7, #12]
 8001608:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = I2C3_SDA_Pin;
 800160a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800160e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001610:	2312      	movs	r3, #18
 8001612:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001614:	2301      	movs	r3, #1
 8001616:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001618:	2300      	movs	r3, #0
 800161a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800161c:	2304      	movs	r3, #4
 800161e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 8001620:	f107 0314 	add.w	r3, r7, #20
 8001624:	4619      	mov	r1, r3
 8001626:	4815      	ldr	r0, [pc, #84]	@ (800167c <HAL_I2C_MspInit+0xcc>)
 8001628:	f002 fca0 	bl	8003f6c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2C3_SCL_Pin;
 800162c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001630:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001632:	2312      	movs	r3, #18
 8001634:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001636:	2301      	movs	r3, #1
 8001638:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800163a:	2300      	movs	r3, #0
 800163c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800163e:	2304      	movs	r3, #4
 8001640:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 8001642:	f107 0314 	add.w	r3, r7, #20
 8001646:	4619      	mov	r1, r3
 8001648:	480d      	ldr	r0, [pc, #52]	@ (8001680 <HAL_I2C_MspInit+0xd0>)
 800164a:	f002 fc8f 	bl	8003f6c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 800164e:	2300      	movs	r3, #0
 8001650:	60bb      	str	r3, [r7, #8]
 8001652:	4b09      	ldr	r3, [pc, #36]	@ (8001678 <HAL_I2C_MspInit+0xc8>)
 8001654:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001656:	4a08      	ldr	r2, [pc, #32]	@ (8001678 <HAL_I2C_MspInit+0xc8>)
 8001658:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800165c:	6413      	str	r3, [r2, #64]	@ 0x40
 800165e:	4b06      	ldr	r3, [pc, #24]	@ (8001678 <HAL_I2C_MspInit+0xc8>)
 8001660:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001662:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001666:	60bb      	str	r3, [r7, #8]
 8001668:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C3_MspInit 1 */

  }

}
 800166a:	bf00      	nop
 800166c:	3728      	adds	r7, #40	@ 0x28
 800166e:	46bd      	mov	sp, r7
 8001670:	bd80      	pop	{r7, pc}
 8001672:	bf00      	nop
 8001674:	40005c00 	.word	0x40005c00
 8001678:	40023800 	.word	0x40023800
 800167c:	40020800 	.word	0x40020800
 8001680:	40020000 	.word	0x40020000

08001684 <HAL_LTDC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hltdc: LTDC handle pointer
  * @retval None
  */
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	b09a      	sub	sp, #104	@ 0x68
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800168c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001690:	2200      	movs	r2, #0
 8001692:	601a      	str	r2, [r3, #0]
 8001694:	605a      	str	r2, [r3, #4]
 8001696:	609a      	str	r2, [r3, #8]
 8001698:	60da      	str	r2, [r3, #12]
 800169a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800169c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80016a0:	2230      	movs	r2, #48	@ 0x30
 80016a2:	2100      	movs	r1, #0
 80016a4:	4618      	mov	r0, r3
 80016a6:	f00b fd55 	bl	800d154 <memset>
  if(hltdc->Instance==LTDC)
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	4a85      	ldr	r2, [pc, #532]	@ (80018c4 <HAL_LTDC_MspInit+0x240>)
 80016b0:	4293      	cmp	r3, r2
 80016b2:	f040 8103 	bne.w	80018bc <HAL_LTDC_MspInit+0x238>

    /* USER CODE END LTDC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 80016b6:	2308      	movs	r3, #8
 80016b8:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 80016ba:	23c0      	movs	r3, #192	@ 0xc0
 80016bc:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 4;
 80016be:	2304      	movs	r3, #4
 80016c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 80016c2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80016c6:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80016c8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80016cc:	4618      	mov	r0, r3
 80016ce:	f005 fea1 	bl	8007414 <HAL_RCCEx_PeriphCLKConfig>
 80016d2:	4603      	mov	r3, r0
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d001      	beq.n	80016dc <HAL_LTDC_MspInit+0x58>
    {
      Error_Handler();
 80016d8:	f7ff feee 	bl	80014b8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 80016dc:	2300      	movs	r3, #0
 80016de:	623b      	str	r3, [r7, #32]
 80016e0:	4b79      	ldr	r3, [pc, #484]	@ (80018c8 <HAL_LTDC_MspInit+0x244>)
 80016e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016e4:	4a78      	ldr	r2, [pc, #480]	@ (80018c8 <HAL_LTDC_MspInit+0x244>)
 80016e6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80016ea:	6453      	str	r3, [r2, #68]	@ 0x44
 80016ec:	4b76      	ldr	r3, [pc, #472]	@ (80018c8 <HAL_LTDC_MspInit+0x244>)
 80016ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016f0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80016f4:	623b      	str	r3, [r7, #32]
 80016f6:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 80016f8:	2300      	movs	r3, #0
 80016fa:	61fb      	str	r3, [r7, #28]
 80016fc:	4b72      	ldr	r3, [pc, #456]	@ (80018c8 <HAL_LTDC_MspInit+0x244>)
 80016fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001700:	4a71      	ldr	r2, [pc, #452]	@ (80018c8 <HAL_LTDC_MspInit+0x244>)
 8001702:	f043 0320 	orr.w	r3, r3, #32
 8001706:	6313      	str	r3, [r2, #48]	@ 0x30
 8001708:	4b6f      	ldr	r3, [pc, #444]	@ (80018c8 <HAL_LTDC_MspInit+0x244>)
 800170a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800170c:	f003 0320 	and.w	r3, r3, #32
 8001710:	61fb      	str	r3, [r7, #28]
 8001712:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001714:	2300      	movs	r3, #0
 8001716:	61bb      	str	r3, [r7, #24]
 8001718:	4b6b      	ldr	r3, [pc, #428]	@ (80018c8 <HAL_LTDC_MspInit+0x244>)
 800171a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800171c:	4a6a      	ldr	r2, [pc, #424]	@ (80018c8 <HAL_LTDC_MspInit+0x244>)
 800171e:	f043 0301 	orr.w	r3, r3, #1
 8001722:	6313      	str	r3, [r2, #48]	@ 0x30
 8001724:	4b68      	ldr	r3, [pc, #416]	@ (80018c8 <HAL_LTDC_MspInit+0x244>)
 8001726:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001728:	f003 0301 	and.w	r3, r3, #1
 800172c:	61bb      	str	r3, [r7, #24]
 800172e:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001730:	2300      	movs	r3, #0
 8001732:	617b      	str	r3, [r7, #20]
 8001734:	4b64      	ldr	r3, [pc, #400]	@ (80018c8 <HAL_LTDC_MspInit+0x244>)
 8001736:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001738:	4a63      	ldr	r2, [pc, #396]	@ (80018c8 <HAL_LTDC_MspInit+0x244>)
 800173a:	f043 0302 	orr.w	r3, r3, #2
 800173e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001740:	4b61      	ldr	r3, [pc, #388]	@ (80018c8 <HAL_LTDC_MspInit+0x244>)
 8001742:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001744:	f003 0302 	and.w	r3, r3, #2
 8001748:	617b      	str	r3, [r7, #20]
 800174a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800174c:	2300      	movs	r3, #0
 800174e:	613b      	str	r3, [r7, #16]
 8001750:	4b5d      	ldr	r3, [pc, #372]	@ (80018c8 <HAL_LTDC_MspInit+0x244>)
 8001752:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001754:	4a5c      	ldr	r2, [pc, #368]	@ (80018c8 <HAL_LTDC_MspInit+0x244>)
 8001756:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800175a:	6313      	str	r3, [r2, #48]	@ 0x30
 800175c:	4b5a      	ldr	r3, [pc, #360]	@ (80018c8 <HAL_LTDC_MspInit+0x244>)
 800175e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001760:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001764:	613b      	str	r3, [r7, #16]
 8001766:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001768:	2300      	movs	r3, #0
 800176a:	60fb      	str	r3, [r7, #12]
 800176c:	4b56      	ldr	r3, [pc, #344]	@ (80018c8 <HAL_LTDC_MspInit+0x244>)
 800176e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001770:	4a55      	ldr	r2, [pc, #340]	@ (80018c8 <HAL_LTDC_MspInit+0x244>)
 8001772:	f043 0304 	orr.w	r3, r3, #4
 8001776:	6313      	str	r3, [r2, #48]	@ 0x30
 8001778:	4b53      	ldr	r3, [pc, #332]	@ (80018c8 <HAL_LTDC_MspInit+0x244>)
 800177a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800177c:	f003 0304 	and.w	r3, r3, #4
 8001780:	60fb      	str	r3, [r7, #12]
 8001782:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001784:	2300      	movs	r3, #0
 8001786:	60bb      	str	r3, [r7, #8]
 8001788:	4b4f      	ldr	r3, [pc, #316]	@ (80018c8 <HAL_LTDC_MspInit+0x244>)
 800178a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800178c:	4a4e      	ldr	r2, [pc, #312]	@ (80018c8 <HAL_LTDC_MspInit+0x244>)
 800178e:	f043 0308 	orr.w	r3, r3, #8
 8001792:	6313      	str	r3, [r2, #48]	@ 0x30
 8001794:	4b4c      	ldr	r3, [pc, #304]	@ (80018c8 <HAL_LTDC_MspInit+0x244>)
 8001796:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001798:	f003 0308 	and.w	r3, r3, #8
 800179c:	60bb      	str	r3, [r7, #8]
 800179e:	68bb      	ldr	r3, [r7, #8]
    PG11     ------> LTDC_B3
    PG12     ------> LTDC_B4
    PB8     ------> LTDC_B6
    PB9     ------> LTDC_B7
    */
    GPIO_InitStruct.Pin = ENABLE_Pin;
 80017a0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80017a4:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017a6:	2302      	movs	r3, #2
 80017a8:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017aa:	2300      	movs	r3, #0
 80017ac:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017ae:	2300      	movs	r3, #0
 80017b0:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80017b2:	230e      	movs	r3, #14
 80017b4:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(ENABLE_GPIO_Port, &GPIO_InitStruct);
 80017b6:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80017ba:	4619      	mov	r1, r3
 80017bc:	4843      	ldr	r0, [pc, #268]	@ (80018cc <HAL_LTDC_MspInit+0x248>)
 80017be:	f002 fbd5 	bl	8003f6c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = B5_Pin|VSYNC_Pin|G2_Pin|R4_Pin
 80017c2:	f641 0358 	movw	r3, #6232	@ 0x1858
 80017c6:	657b      	str	r3, [r7, #84]	@ 0x54
                          |R5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017c8:	2302      	movs	r3, #2
 80017ca:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017cc:	2300      	movs	r3, #0
 80017ce:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017d0:	2300      	movs	r3, #0
 80017d2:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80017d4:	230e      	movs	r3, #14
 80017d6:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017d8:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80017dc:	4619      	mov	r1, r3
 80017de:	483c      	ldr	r0, [pc, #240]	@ (80018d0 <HAL_LTDC_MspInit+0x24c>)
 80017e0:	f002 fbc4 	bl	8003f6c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R3_Pin|R6_Pin;
 80017e4:	2303      	movs	r3, #3
 80017e6:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017e8:	2302      	movs	r3, #2
 80017ea:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ec:	2300      	movs	r3, #0
 80017ee:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017f0:	2300      	movs	r3, #0
 80017f2:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 80017f4:	2309      	movs	r3, #9
 80017f6:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017f8:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80017fc:	4619      	mov	r1, r3
 80017fe:	4835      	ldr	r0, [pc, #212]	@ (80018d4 <HAL_LTDC_MspInit+0x250>)
 8001800:	f002 fbb4 	bl	8003f6c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G4_Pin|G5_Pin|B6_Pin|B7_Pin;
 8001804:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8001808:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800180a:	2302      	movs	r3, #2
 800180c:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800180e:	2300      	movs	r3, #0
 8001810:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001812:	2300      	movs	r3, #0
 8001814:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001816:	230e      	movs	r3, #14
 8001818:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800181a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800181e:	4619      	mov	r1, r3
 8001820:	482c      	ldr	r0, [pc, #176]	@ (80018d4 <HAL_LTDC_MspInit+0x250>)
 8001822:	f002 fba3 	bl	8003f6c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R7_Pin|DOTCLK_Pin|B3_Pin;
 8001826:	f44f 630c 	mov.w	r3, #2240	@ 0x8c0
 800182a:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800182c:	2302      	movs	r3, #2
 800182e:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001830:	2300      	movs	r3, #0
 8001832:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001834:	2300      	movs	r3, #0
 8001836:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001838:	230e      	movs	r3, #14
 800183a:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800183c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001840:	4619      	mov	r1, r3
 8001842:	4825      	ldr	r0, [pc, #148]	@ (80018d8 <HAL_LTDC_MspInit+0x254>)
 8001844:	f002 fb92 	bl	8003f6c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = HSYNC_Pin|G6_Pin|R2_Pin;
 8001848:	f44f 6398 	mov.w	r3, #1216	@ 0x4c0
 800184c:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800184e:	2302      	movs	r3, #2
 8001850:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001852:	2300      	movs	r3, #0
 8001854:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001856:	2300      	movs	r3, #0
 8001858:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800185a:	230e      	movs	r3, #14
 800185c:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800185e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001862:	4619      	mov	r1, r3
 8001864:	481d      	ldr	r0, [pc, #116]	@ (80018dc <HAL_LTDC_MspInit+0x258>)
 8001866:	f002 fb81 	bl	8003f6c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G7_Pin|B2_Pin;
 800186a:	2348      	movs	r3, #72	@ 0x48
 800186c:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800186e:	2302      	movs	r3, #2
 8001870:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001872:	2300      	movs	r3, #0
 8001874:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001876:	2300      	movs	r3, #0
 8001878:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800187a:	230e      	movs	r3, #14
 800187c:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800187e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001882:	4619      	mov	r1, r3
 8001884:	4816      	ldr	r0, [pc, #88]	@ (80018e0 <HAL_LTDC_MspInit+0x25c>)
 8001886:	f002 fb71 	bl	8003f6c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G3_Pin|B4_Pin;
 800188a:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800188e:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001890:	2302      	movs	r3, #2
 8001892:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001894:	2300      	movs	r3, #0
 8001896:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001898:	2300      	movs	r3, #0
 800189a:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 800189c:	2309      	movs	r3, #9
 800189e:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80018a0:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80018a4:	4619      	mov	r1, r3
 80018a6:	480c      	ldr	r0, [pc, #48]	@ (80018d8 <HAL_LTDC_MspInit+0x254>)
 80018a8:	f002 fb60 	bl	8003f6c <HAL_GPIO_Init>

    /* LTDC interrupt Init */
    HAL_NVIC_SetPriority(LTDC_IRQn, 5, 0);
 80018ac:	2200      	movs	r2, #0
 80018ae:	2105      	movs	r1, #5
 80018b0:	2058      	movs	r0, #88	@ 0x58
 80018b2:	f001 fdbb 	bl	800342c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LTDC_IRQn);
 80018b6:	2058      	movs	r0, #88	@ 0x58
 80018b8:	f001 fdd4 	bl	8003464 <HAL_NVIC_EnableIRQ>

    /* USER CODE END LTDC_MspInit 1 */

  }

}
 80018bc:	bf00      	nop
 80018be:	3768      	adds	r7, #104	@ 0x68
 80018c0:	46bd      	mov	sp, r7
 80018c2:	bd80      	pop	{r7, pc}
 80018c4:	40016800 	.word	0x40016800
 80018c8:	40023800 	.word	0x40023800
 80018cc:	40021400 	.word	0x40021400
 80018d0:	40020000 	.word	0x40020000
 80018d4:	40020400 	.word	0x40020400
 80018d8:	40021800 	.word	0x40021800
 80018dc:	40020800 	.word	0x40020800
 80018e0:	40020c00 	.word	0x40020c00

080018e4 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b08a      	sub	sp, #40	@ 0x28
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018ec:	f107 0314 	add.w	r3, r7, #20
 80018f0:	2200      	movs	r2, #0
 80018f2:	601a      	str	r2, [r3, #0]
 80018f4:	605a      	str	r2, [r3, #4]
 80018f6:	609a      	str	r2, [r3, #8]
 80018f8:	60da      	str	r2, [r3, #12]
 80018fa:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI5)
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	4a19      	ldr	r2, [pc, #100]	@ (8001968 <HAL_SPI_MspInit+0x84>)
 8001902:	4293      	cmp	r3, r2
 8001904:	d12c      	bne.n	8001960 <HAL_SPI_MspInit+0x7c>
  {
    /* USER CODE BEGIN SPI5_MspInit 0 */

    /* USER CODE END SPI5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 8001906:	2300      	movs	r3, #0
 8001908:	613b      	str	r3, [r7, #16]
 800190a:	4b18      	ldr	r3, [pc, #96]	@ (800196c <HAL_SPI_MspInit+0x88>)
 800190c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800190e:	4a17      	ldr	r2, [pc, #92]	@ (800196c <HAL_SPI_MspInit+0x88>)
 8001910:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001914:	6453      	str	r3, [r2, #68]	@ 0x44
 8001916:	4b15      	ldr	r3, [pc, #84]	@ (800196c <HAL_SPI_MspInit+0x88>)
 8001918:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800191a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800191e:	613b      	str	r3, [r7, #16]
 8001920:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001922:	2300      	movs	r3, #0
 8001924:	60fb      	str	r3, [r7, #12]
 8001926:	4b11      	ldr	r3, [pc, #68]	@ (800196c <HAL_SPI_MspInit+0x88>)
 8001928:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800192a:	4a10      	ldr	r2, [pc, #64]	@ (800196c <HAL_SPI_MspInit+0x88>)
 800192c:	f043 0320 	orr.w	r3, r3, #32
 8001930:	6313      	str	r3, [r2, #48]	@ 0x30
 8001932:	4b0e      	ldr	r3, [pc, #56]	@ (800196c <HAL_SPI_MspInit+0x88>)
 8001934:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001936:	f003 0320 	and.w	r3, r3, #32
 800193a:	60fb      	str	r3, [r7, #12]
 800193c:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin;
 800193e:	f44f 7360 	mov.w	r3, #896	@ 0x380
 8001942:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001944:	2302      	movs	r3, #2
 8001946:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001948:	2300      	movs	r3, #0
 800194a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800194c:	2300      	movs	r3, #0
 800194e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8001950:	2305      	movs	r3, #5
 8001952:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001954:	f107 0314 	add.w	r3, r7, #20
 8001958:	4619      	mov	r1, r3
 800195a:	4805      	ldr	r0, [pc, #20]	@ (8001970 <HAL_SPI_MspInit+0x8c>)
 800195c:	f002 fb06 	bl	8003f6c <HAL_GPIO_Init>

    /* USER CODE END SPI5_MspInit 1 */

  }

}
 8001960:	bf00      	nop
 8001962:	3728      	adds	r7, #40	@ 0x28
 8001964:	46bd      	mov	sp, r7
 8001966:	bd80      	pop	{r7, pc}
 8001968:	40015000 	.word	0x40015000
 800196c:	40023800 	.word	0x40023800
 8001970:	40021400 	.word	0x40021400

08001974 <HAL_SPI_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	b082      	sub	sp, #8
 8001978:	af00      	add	r7, sp, #0
 800197a:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI5)
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	4a08      	ldr	r2, [pc, #32]	@ (80019a4 <HAL_SPI_MspDeInit+0x30>)
 8001982:	4293      	cmp	r3, r2
 8001984:	d10a      	bne.n	800199c <HAL_SPI_MspDeInit+0x28>
  {
    /* USER CODE BEGIN SPI5_MspDeInit 0 */

    /* USER CODE END SPI5_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI5_CLK_DISABLE();
 8001986:	4b08      	ldr	r3, [pc, #32]	@ (80019a8 <HAL_SPI_MspDeInit+0x34>)
 8001988:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800198a:	4a07      	ldr	r2, [pc, #28]	@ (80019a8 <HAL_SPI_MspDeInit+0x34>)
 800198c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8001990:	6453      	str	r3, [r2, #68]	@ 0x44
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    HAL_GPIO_DeInit(GPIOF, SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin);
 8001992:	f44f 7160 	mov.w	r1, #896	@ 0x380
 8001996:	4805      	ldr	r0, [pc, #20]	@ (80019ac <HAL_SPI_MspDeInit+0x38>)
 8001998:	f002 fc94 	bl	80042c4 <HAL_GPIO_DeInit>
    /* USER CODE BEGIN SPI5_MspDeInit 1 */

    /* USER CODE END SPI5_MspDeInit 1 */
  }

}
 800199c:	bf00      	nop
 800199e:	3708      	adds	r7, #8
 80019a0:	46bd      	mov	sp, r7
 80019a2:	bd80      	pop	{r7, pc}
 80019a4:	40015000 	.word	0x40015000
 80019a8:	40023800 	.word	0x40023800
 80019ac:	40021400 	.word	0x40021400

080019b0 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80019b0:	b480      	push	{r7}
 80019b2:	b085      	sub	sp, #20
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	4a0b      	ldr	r2, [pc, #44]	@ (80019ec <HAL_TIM_Base_MspInit+0x3c>)
 80019be:	4293      	cmp	r3, r2
 80019c0:	d10d      	bne.n	80019de <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80019c2:	2300      	movs	r3, #0
 80019c4:	60fb      	str	r3, [r7, #12]
 80019c6:	4b0a      	ldr	r3, [pc, #40]	@ (80019f0 <HAL_TIM_Base_MspInit+0x40>)
 80019c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019ca:	4a09      	ldr	r2, [pc, #36]	@ (80019f0 <HAL_TIM_Base_MspInit+0x40>)
 80019cc:	f043 0301 	orr.w	r3, r3, #1
 80019d0:	6453      	str	r3, [r2, #68]	@ 0x44
 80019d2:	4b07      	ldr	r3, [pc, #28]	@ (80019f0 <HAL_TIM_Base_MspInit+0x40>)
 80019d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019d6:	f003 0301 	and.w	r3, r3, #1
 80019da:	60fb      	str	r3, [r7, #12]
 80019dc:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 80019de:	bf00      	nop
 80019e0:	3714      	adds	r7, #20
 80019e2:	46bd      	mov	sp, r7
 80019e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e8:	4770      	bx	lr
 80019ea:	bf00      	nop
 80019ec:	40010000 	.word	0x40010000
 80019f0:	40023800 	.word	0x40023800

080019f4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b08a      	sub	sp, #40	@ 0x28
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019fc:	f107 0314 	add.w	r3, r7, #20
 8001a00:	2200      	movs	r2, #0
 8001a02:	601a      	str	r2, [r3, #0]
 8001a04:	605a      	str	r2, [r3, #4]
 8001a06:	609a      	str	r2, [r3, #8]
 8001a08:	60da      	str	r2, [r3, #12]
 8001a0a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	4a19      	ldr	r2, [pc, #100]	@ (8001a78 <HAL_UART_MspInit+0x84>)
 8001a12:	4293      	cmp	r3, r2
 8001a14:	d12c      	bne.n	8001a70 <HAL_UART_MspInit+0x7c>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001a16:	2300      	movs	r3, #0
 8001a18:	613b      	str	r3, [r7, #16]
 8001a1a:	4b18      	ldr	r3, [pc, #96]	@ (8001a7c <HAL_UART_MspInit+0x88>)
 8001a1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a1e:	4a17      	ldr	r2, [pc, #92]	@ (8001a7c <HAL_UART_MspInit+0x88>)
 8001a20:	f043 0310 	orr.w	r3, r3, #16
 8001a24:	6453      	str	r3, [r2, #68]	@ 0x44
 8001a26:	4b15      	ldr	r3, [pc, #84]	@ (8001a7c <HAL_UART_MspInit+0x88>)
 8001a28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a2a:	f003 0310 	and.w	r3, r3, #16
 8001a2e:	613b      	str	r3, [r7, #16]
 8001a30:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a32:	2300      	movs	r3, #0
 8001a34:	60fb      	str	r3, [r7, #12]
 8001a36:	4b11      	ldr	r3, [pc, #68]	@ (8001a7c <HAL_UART_MspInit+0x88>)
 8001a38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a3a:	4a10      	ldr	r2, [pc, #64]	@ (8001a7c <HAL_UART_MspInit+0x88>)
 8001a3c:	f043 0301 	orr.w	r3, r3, #1
 8001a40:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a42:	4b0e      	ldr	r3, [pc, #56]	@ (8001a7c <HAL_UART_MspInit+0x88>)
 8001a44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a46:	f003 0301 	and.w	r3, r3, #1
 8001a4a:	60fb      	str	r3, [r7, #12]
 8001a4c:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8001a4e:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001a52:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a54:	2302      	movs	r3, #2
 8001a56:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a58:	2300      	movs	r3, #0
 8001a5a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a5c:	2303      	movs	r3, #3
 8001a5e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001a60:	2307      	movs	r3, #7
 8001a62:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a64:	f107 0314 	add.w	r3, r7, #20
 8001a68:	4619      	mov	r1, r3
 8001a6a:	4805      	ldr	r0, [pc, #20]	@ (8001a80 <HAL_UART_MspInit+0x8c>)
 8001a6c:	f002 fa7e 	bl	8003f6c <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8001a70:	bf00      	nop
 8001a72:	3728      	adds	r7, #40	@ 0x28
 8001a74:	46bd      	mov	sp, r7
 8001a76:	bd80      	pop	{r7, pc}
 8001a78:	40011000 	.word	0x40011000
 8001a7c:	40023800 	.word	0x40023800
 8001a80:	40020000 	.word	0x40020000

08001a84 <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b086      	sub	sp, #24
 8001a88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8001a8a:	1d3b      	adds	r3, r7, #4
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	601a      	str	r2, [r3, #0]
 8001a90:	605a      	str	r2, [r3, #4]
 8001a92:	609a      	str	r2, [r3, #8]
 8001a94:	60da      	str	r2, [r3, #12]
 8001a96:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8001a98:	4b3b      	ldr	r3, [pc, #236]	@ (8001b88 <HAL_FMC_MspInit+0x104>)
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d16f      	bne.n	8001b80 <HAL_FMC_MspInit+0xfc>
    return;
  }
  FMC_Initialized = 1;
 8001aa0:	4b39      	ldr	r3, [pc, #228]	@ (8001b88 <HAL_FMC_MspInit+0x104>)
 8001aa2:	2201      	movs	r2, #1
 8001aa4:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	603b      	str	r3, [r7, #0]
 8001aaa:	4b38      	ldr	r3, [pc, #224]	@ (8001b8c <HAL_FMC_MspInit+0x108>)
 8001aac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001aae:	4a37      	ldr	r2, [pc, #220]	@ (8001b8c <HAL_FMC_MspInit+0x108>)
 8001ab0:	f043 0301 	orr.w	r3, r3, #1
 8001ab4:	6393      	str	r3, [r2, #56]	@ 0x38
 8001ab6:	4b35      	ldr	r3, [pc, #212]	@ (8001b8c <HAL_FMC_MspInit+0x108>)
 8001ab8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001aba:	f003 0301 	and.w	r3, r3, #1
 8001abe:	603b      	str	r3, [r7, #0]
 8001ac0:	683b      	ldr	r3, [r7, #0]
  PB5   ------> FMC_SDCKE1
  PB6   ------> FMC_SDNE1
  PE0   ------> FMC_NBL0
  PE1   ------> FMC_NBL1
  */
  GPIO_InitStruct.Pin = A0_Pin|A1_Pin|A2_Pin|A3_Pin
 8001ac2:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 8001ac6:	607b      	str	r3, [r7, #4]
                          |A4_Pin|A5_Pin|SDNRAS_Pin|A6_Pin
                          |A7_Pin|A8_Pin|A9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ac8:	2302      	movs	r3, #2
 8001aca:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001acc:	2300      	movs	r3, #0
 8001ace:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ad0:	2303      	movs	r3, #3
 8001ad2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001ad4:	230c      	movs	r3, #12
 8001ad6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001ad8:	1d3b      	adds	r3, r7, #4
 8001ada:	4619      	mov	r1, r3
 8001adc:	482c      	ldr	r0, [pc, #176]	@ (8001b90 <HAL_FMC_MspInit+0x10c>)
 8001ade:	f002 fa45 	bl	8003f6c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = SDNWE_Pin;
 8001ae2:	2301      	movs	r3, #1
 8001ae4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ae6:	2302      	movs	r3, #2
 8001ae8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aea:	2300      	movs	r3, #0
 8001aec:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001aee:	2303      	movs	r3, #3
 8001af0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001af2:	230c      	movs	r3, #12
 8001af4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(SDNWE_GPIO_Port, &GPIO_InitStruct);
 8001af6:	1d3b      	adds	r3, r7, #4
 8001af8:	4619      	mov	r1, r3
 8001afa:	4826      	ldr	r0, [pc, #152]	@ (8001b94 <HAL_FMC_MspInit+0x110>)
 8001afc:	f002 fa36 	bl	8003f6c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = A10_Pin|A11_Pin|BA0_Pin|BA1_Pin
 8001b00:	f248 1333 	movw	r3, #33075	@ 0x8133
 8001b04:	607b      	str	r3, [r7, #4]
                          |SDCLK_Pin|SDNCAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b06:	2302      	movs	r3, #2
 8001b08:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b0e:	2303      	movs	r3, #3
 8001b10:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001b12:	230c      	movs	r3, #12
 8001b14:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001b16:	1d3b      	adds	r3, r7, #4
 8001b18:	4619      	mov	r1, r3
 8001b1a:	481f      	ldr	r0, [pc, #124]	@ (8001b98 <HAL_FMC_MspInit+0x114>)
 8001b1c:	f002 fa26 	bl	8003f6c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = D4_Pin|D5_Pin|D6_Pin|D7_Pin
 8001b20:	f64f 7383 	movw	r3, #65411	@ 0xff83
 8001b24:	607b      	str	r3, [r7, #4]
                          |D8_Pin|D9_Pin|D10_Pin|D11_Pin
                          |D12_Pin|NBL0_Pin|NBL1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b26:	2302      	movs	r3, #2
 8001b28:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b2e:	2303      	movs	r3, #3
 8001b30:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001b32:	230c      	movs	r3, #12
 8001b34:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001b36:	1d3b      	adds	r3, r7, #4
 8001b38:	4619      	mov	r1, r3
 8001b3a:	4818      	ldr	r0, [pc, #96]	@ (8001b9c <HAL_FMC_MspInit+0x118>)
 8001b3c:	f002 fa16 	bl	8003f6c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = D13_Pin|D14_Pin|D15_Pin|D0_Pin
 8001b40:	f24c 7303 	movw	r3, #50947	@ 0xc703
 8001b44:	607b      	str	r3, [r7, #4]
                          |D1_Pin|D2_Pin|D3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b46:	2302      	movs	r3, #2
 8001b48:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b4e:	2303      	movs	r3, #3
 8001b50:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001b52:	230c      	movs	r3, #12
 8001b54:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001b56:	1d3b      	adds	r3, r7, #4
 8001b58:	4619      	mov	r1, r3
 8001b5a:	4811      	ldr	r0, [pc, #68]	@ (8001ba0 <HAL_FMC_MspInit+0x11c>)
 8001b5c:	f002 fa06 	bl	8003f6c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = SDCKE1_Pin|SDNE1_Pin;
 8001b60:	2360      	movs	r3, #96	@ 0x60
 8001b62:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b64:	2302      	movs	r3, #2
 8001b66:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b68:	2300      	movs	r3, #0
 8001b6a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b6c:	2303      	movs	r3, #3
 8001b6e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001b70:	230c      	movs	r3, #12
 8001b72:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b74:	1d3b      	adds	r3, r7, #4
 8001b76:	4619      	mov	r1, r3
 8001b78:	480a      	ldr	r0, [pc, #40]	@ (8001ba4 <HAL_FMC_MspInit+0x120>)
 8001b7a:	f002 f9f7 	bl	8003f6c <HAL_GPIO_Init>
 8001b7e:	e000      	b.n	8001b82 <HAL_FMC_MspInit+0xfe>
    return;
 8001b80:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8001b82:	3718      	adds	r7, #24
 8001b84:	46bd      	mov	sp, r7
 8001b86:	bd80      	pop	{r7, pc}
 8001b88:	20000e88 	.word	0x20000e88
 8001b8c:	40023800 	.word	0x40023800
 8001b90:	40021400 	.word	0x40021400
 8001b94:	40020800 	.word	0x40020800
 8001b98:	40021800 	.word	0x40021800
 8001b9c:	40021000 	.word	0x40021000
 8001ba0:	40020c00 	.word	0x40020c00
 8001ba4:	40020400 	.word	0x40020400

08001ba8 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b082      	sub	sp, #8
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8001bb0:	f7ff ff68 	bl	8001a84 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8001bb4:	bf00      	nop
 8001bb6:	3708      	adds	r7, #8
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	bd80      	pop	{r7, pc}

08001bbc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	b08e      	sub	sp, #56	@ 0x38
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001bc8:	2300      	movs	r3, #0
 8001bca:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001bcc:	2300      	movs	r3, #0
 8001bce:	60fb      	str	r3, [r7, #12]
 8001bd0:	4b33      	ldr	r3, [pc, #204]	@ (8001ca0 <HAL_InitTick+0xe4>)
 8001bd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bd4:	4a32      	ldr	r2, [pc, #200]	@ (8001ca0 <HAL_InitTick+0xe4>)
 8001bd6:	f043 0310 	orr.w	r3, r3, #16
 8001bda:	6413      	str	r3, [r2, #64]	@ 0x40
 8001bdc:	4b30      	ldr	r3, [pc, #192]	@ (8001ca0 <HAL_InitTick+0xe4>)
 8001bde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001be0:	f003 0310 	and.w	r3, r3, #16
 8001be4:	60fb      	str	r3, [r7, #12]
 8001be6:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001be8:	f107 0210 	add.w	r2, r7, #16
 8001bec:	f107 0314 	add.w	r3, r7, #20
 8001bf0:	4611      	mov	r1, r2
 8001bf2:	4618      	mov	r0, r3
 8001bf4:	f005 fbdc 	bl	80073b0 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001bf8:	6a3b      	ldr	r3, [r7, #32]
 8001bfa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001bfc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d103      	bne.n	8001c0a <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001c02:	f005 fbad 	bl	8007360 <HAL_RCC_GetPCLK1Freq>
 8001c06:	6378      	str	r0, [r7, #52]	@ 0x34
 8001c08:	e004      	b.n	8001c14 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001c0a:	f005 fba9 	bl	8007360 <HAL_RCC_GetPCLK1Freq>
 8001c0e:	4603      	mov	r3, r0
 8001c10:	005b      	lsls	r3, r3, #1
 8001c12:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001c14:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001c16:	4a23      	ldr	r2, [pc, #140]	@ (8001ca4 <HAL_InitTick+0xe8>)
 8001c18:	fba2 2303 	umull	r2, r3, r2, r3
 8001c1c:	0c9b      	lsrs	r3, r3, #18
 8001c1e:	3b01      	subs	r3, #1
 8001c20:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001c22:	4b21      	ldr	r3, [pc, #132]	@ (8001ca8 <HAL_InitTick+0xec>)
 8001c24:	4a21      	ldr	r2, [pc, #132]	@ (8001cac <HAL_InitTick+0xf0>)
 8001c26:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001c28:	4b1f      	ldr	r3, [pc, #124]	@ (8001ca8 <HAL_InitTick+0xec>)
 8001c2a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001c2e:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001c30:	4a1d      	ldr	r2, [pc, #116]	@ (8001ca8 <HAL_InitTick+0xec>)
 8001c32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c34:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001c36:	4b1c      	ldr	r3, [pc, #112]	@ (8001ca8 <HAL_InitTick+0xec>)
 8001c38:	2200      	movs	r2, #0
 8001c3a:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c3c:	4b1a      	ldr	r3, [pc, #104]	@ (8001ca8 <HAL_InitTick+0xec>)
 8001c3e:	2200      	movs	r2, #0
 8001c40:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c42:	4b19      	ldr	r3, [pc, #100]	@ (8001ca8 <HAL_InitTick+0xec>)
 8001c44:	2200      	movs	r2, #0
 8001c46:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8001c48:	4817      	ldr	r0, [pc, #92]	@ (8001ca8 <HAL_InitTick+0xec>)
 8001c4a:	f006 fc3b 	bl	80084c4 <HAL_TIM_Base_Init>
 8001c4e:	4603      	mov	r3, r0
 8001c50:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001c54:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d11b      	bne.n	8001c94 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8001c5c:	4812      	ldr	r0, [pc, #72]	@ (8001ca8 <HAL_InitTick+0xec>)
 8001c5e:	f006 fc81 	bl	8008564 <HAL_TIM_Base_Start_IT>
 8001c62:	4603      	mov	r3, r0
 8001c64:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001c68:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d111      	bne.n	8001c94 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001c70:	2036      	movs	r0, #54	@ 0x36
 8001c72:	f001 fbf7 	bl	8003464 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	2b0f      	cmp	r3, #15
 8001c7a:	d808      	bhi.n	8001c8e <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	6879      	ldr	r1, [r7, #4]
 8001c80:	2036      	movs	r0, #54	@ 0x36
 8001c82:	f001 fbd3 	bl	800342c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001c86:	4a0a      	ldr	r2, [pc, #40]	@ (8001cb0 <HAL_InitTick+0xf4>)
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	6013      	str	r3, [r2, #0]
 8001c8c:	e002      	b.n	8001c94 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8001c8e:	2301      	movs	r3, #1
 8001c90:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001c94:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001c98:	4618      	mov	r0, r3
 8001c9a:	3738      	adds	r7, #56	@ 0x38
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	bd80      	pop	{r7, pc}
 8001ca0:	40023800 	.word	0x40023800
 8001ca4:	431bde83 	.word	0x431bde83
 8001ca8:	20000e8c 	.word	0x20000e8c
 8001cac:	40001000 	.word	0x40001000
 8001cb0:	20000058 	.word	0x20000058

08001cb4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001cb4:	b480      	push	{r7}
 8001cb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001cb8:	bf00      	nop
 8001cba:	e7fd      	b.n	8001cb8 <NMI_Handler+0x4>

08001cbc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001cbc:	b480      	push	{r7}
 8001cbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001cc0:	bf00      	nop
 8001cc2:	e7fd      	b.n	8001cc0 <HardFault_Handler+0x4>

08001cc4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001cc4:	b480      	push	{r7}
 8001cc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001cc8:	bf00      	nop
 8001cca:	e7fd      	b.n	8001cc8 <MemManage_Handler+0x4>

08001ccc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001ccc:	b480      	push	{r7}
 8001cce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001cd0:	bf00      	nop
 8001cd2:	e7fd      	b.n	8001cd0 <BusFault_Handler+0x4>

08001cd4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001cd4:	b480      	push	{r7}
 8001cd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001cd8:	bf00      	nop
 8001cda:	e7fd      	b.n	8001cd8 <UsageFault_Handler+0x4>

08001cdc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001cdc:	b480      	push	{r7}
 8001cde:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ce0:	bf00      	nop
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce8:	4770      	bx	lr
	...

08001cec <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001cf0:	4802      	ldr	r0, [pc, #8]	@ (8001cfc <TIM6_DAC_IRQHandler+0x10>)
 8001cf2:	f006 fca7 	bl	8008644 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001cf6:	bf00      	nop
 8001cf8:	bd80      	pop	{r7, pc}
 8001cfa:	bf00      	nop
 8001cfc:	20000e8c 	.word	0x20000e8c

08001d00 <OTG_HS_IRQHandler>:

/**
  * @brief This function handles USB On The Go HS global interrupt.
  */
void OTG_HS_IRQHandler(void)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_HS_IRQn 0 */

  /* USER CODE END OTG_HS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_HS);
 8001d04:	4802      	ldr	r0, [pc, #8]	@ (8001d10 <OTG_HS_IRQHandler+0x10>)
 8001d06:	f002 fc1a 	bl	800453e <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_HS_IRQn 1 */

  /* USER CODE END OTG_HS_IRQn 1 */
}
 8001d0a:	bf00      	nop
 8001d0c:	bd80      	pop	{r7, pc}
 8001d0e:	bf00      	nop
 8001d10:	20009f20 	.word	0x20009f20

08001d14 <LTDC_IRQHandler>:

/**
  * @brief This function handles LTDC global interrupt.
  */
void LTDC_IRQHandler(void)
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LTDC_IRQn 0 */

  /* USER CODE END LTDC_IRQn 0 */
  HAL_LTDC_IRQHandler(&hltdc);
 8001d18:	4802      	ldr	r0, [pc, #8]	@ (8001d24 <LTDC_IRQHandler+0x10>)
 8001d1a:	f004 fc13 	bl	8006544 <HAL_LTDC_IRQHandler>
  /* USER CODE BEGIN LTDC_IRQn 1 */

  /* USER CODE END LTDC_IRQn 1 */
}
 8001d1e:	bf00      	nop
 8001d20:	bd80      	pop	{r7, pc}
 8001d22:	bf00      	nop
 8001d24:	2000016c 	.word	0x2000016c

08001d28 <DMA2D_IRQHandler>:

/**
  * @brief This function handles DMA2D global interrupt.
  */
void DMA2D_IRQHandler(void)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2D_IRQn 0 */

  /* USER CODE END DMA2D_IRQn 0 */
  HAL_DMA2D_IRQHandler(&hdma2d);
 8001d2c:	4802      	ldr	r0, [pc, #8]	@ (8001d38 <DMA2D_IRQHandler+0x10>)
 8001d2e:	f001 fede 	bl	8003aee <HAL_DMA2D_IRQHandler>
  /* USER CODE BEGIN DMA2D_IRQn 1 */

  /* USER CODE END DMA2D_IRQn 1 */
}
 8001d32:	bf00      	nop
 8001d34:	bd80      	pop	{r7, pc}
 8001d36:	bf00      	nop
 8001d38:	200000d8 	.word	0x200000d8

08001d3c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b086      	sub	sp, #24
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001d44:	4a14      	ldr	r2, [pc, #80]	@ (8001d98 <_sbrk+0x5c>)
 8001d46:	4b15      	ldr	r3, [pc, #84]	@ (8001d9c <_sbrk+0x60>)
 8001d48:	1ad3      	subs	r3, r2, r3
 8001d4a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001d4c:	697b      	ldr	r3, [r7, #20]
 8001d4e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001d50:	4b13      	ldr	r3, [pc, #76]	@ (8001da0 <_sbrk+0x64>)
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d102      	bne.n	8001d5e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001d58:	4b11      	ldr	r3, [pc, #68]	@ (8001da0 <_sbrk+0x64>)
 8001d5a:	4a12      	ldr	r2, [pc, #72]	@ (8001da4 <_sbrk+0x68>)
 8001d5c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001d5e:	4b10      	ldr	r3, [pc, #64]	@ (8001da0 <_sbrk+0x64>)
 8001d60:	681a      	ldr	r2, [r3, #0]
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	4413      	add	r3, r2
 8001d66:	693a      	ldr	r2, [r7, #16]
 8001d68:	429a      	cmp	r2, r3
 8001d6a:	d207      	bcs.n	8001d7c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001d6c:	f00b fa68 	bl	800d240 <__errno>
 8001d70:	4603      	mov	r3, r0
 8001d72:	220c      	movs	r2, #12
 8001d74:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001d76:	f04f 33ff 	mov.w	r3, #4294967295
 8001d7a:	e009      	b.n	8001d90 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001d7c:	4b08      	ldr	r3, [pc, #32]	@ (8001da0 <_sbrk+0x64>)
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001d82:	4b07      	ldr	r3, [pc, #28]	@ (8001da0 <_sbrk+0x64>)
 8001d84:	681a      	ldr	r2, [r3, #0]
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	4413      	add	r3, r2
 8001d8a:	4a05      	ldr	r2, [pc, #20]	@ (8001da0 <_sbrk+0x64>)
 8001d8c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001d8e:	68fb      	ldr	r3, [r7, #12]
}
 8001d90:	4618      	mov	r0, r3
 8001d92:	3718      	adds	r7, #24
 8001d94:	46bd      	mov	sp, r7
 8001d96:	bd80      	pop	{r7, pc}
 8001d98:	20030000 	.word	0x20030000
 8001d9c:	00000400 	.word	0x00000400
 8001da0:	20000ed4 	.word	0x20000ed4
 8001da4:	2000a448 	.word	0x2000a448

08001da8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001da8:	b480      	push	{r7}
 8001daa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001dac:	4b06      	ldr	r3, [pc, #24]	@ (8001dc8 <SystemInit+0x20>)
 8001dae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001db2:	4a05      	ldr	r2, [pc, #20]	@ (8001dc8 <SystemInit+0x20>)
 8001db4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001db8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001dbc:	bf00      	nop
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc4:	4770      	bx	lr
 8001dc6:	bf00      	nop
 8001dc8:	e000ed00 	.word	0xe000ed00

08001dcc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8001dcc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001e04 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001dd0:	f7ff ffea 	bl	8001da8 <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001dd4:	480c      	ldr	r0, [pc, #48]	@ (8001e08 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001dd6:	490d      	ldr	r1, [pc, #52]	@ (8001e0c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001dd8:	4a0d      	ldr	r2, [pc, #52]	@ (8001e10 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001dda:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ddc:	e002      	b.n	8001de4 <LoopCopyDataInit>

08001dde <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001dde:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001de0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001de2:	3304      	adds	r3, #4

08001de4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001de4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001de6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001de8:	d3f9      	bcc.n	8001dde <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001dea:	4a0a      	ldr	r2, [pc, #40]	@ (8001e14 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001dec:	4c0a      	ldr	r4, [pc, #40]	@ (8001e18 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001dee:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001df0:	e001      	b.n	8001df6 <LoopFillZerobss>

08001df2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001df2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001df4:	3204      	adds	r2, #4

08001df6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001df6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001df8:	d3fb      	bcc.n	8001df2 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001dfa:	f00b fa27 	bl	800d24c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001dfe:	f7fe fbf7 	bl	80005f0 <main>
  bx  lr    
 8001e02:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8001e04:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8001e08:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e0c:	200000b4 	.word	0x200000b4
  ldr r2, =_sidata
 8001e10:	08010118 	.word	0x08010118
  ldr r2, =_sbss
 8001e14:	200000b4 	.word	0x200000b4
  ldr r4, =_ebss
 8001e18:	2000a448 	.word	0x2000a448

08001e1c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001e1c:	e7fe      	b.n	8001e1c <ADC_IRQHandler>

08001e1e <ili9341_Init>:
  * @brief  Power on the LCD.
  * @param  None
  * @retval None
  */
void ili9341_Init(void)
{
 8001e1e:	b580      	push	{r7, lr}
 8001e20:	af00      	add	r7, sp, #0
  /* Initialize ILI9341 low level bus layer ----------------------------------*/
  LCD_IO_Init();
 8001e22:	f000 fa5d 	bl	80022e0 <LCD_IO_Init>
  
  /* Configure LCD */
  ili9341_WriteReg(0xCA);
 8001e26:	20ca      	movs	r0, #202	@ 0xca
 8001e28:	f000 f95d 	bl	80020e6 <ili9341_WriteReg>
  ili9341_WriteData(0xC3);
 8001e2c:	20c3      	movs	r0, #195	@ 0xc3
 8001e2e:	f000 f967 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0x08);
 8001e32:	2008      	movs	r0, #8
 8001e34:	f000 f964 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0x50);
 8001e38:	2050      	movs	r0, #80	@ 0x50
 8001e3a:	f000 f961 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWERB);
 8001e3e:	20cf      	movs	r0, #207	@ 0xcf
 8001e40:	f000 f951 	bl	80020e6 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001e44:	2000      	movs	r0, #0
 8001e46:	f000 f95b 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0xC1);
 8001e4a:	20c1      	movs	r0, #193	@ 0xc1
 8001e4c:	f000 f958 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0x30);
 8001e50:	2030      	movs	r0, #48	@ 0x30
 8001e52:	f000 f955 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER_SEQ);
 8001e56:	20ed      	movs	r0, #237	@ 0xed
 8001e58:	f000 f945 	bl	80020e6 <ili9341_WriteReg>
  ili9341_WriteData(0x64);
 8001e5c:	2064      	movs	r0, #100	@ 0x64
 8001e5e:	f000 f94f 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0x03);
 8001e62:	2003      	movs	r0, #3
 8001e64:	f000 f94c 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0x12);
 8001e68:	2012      	movs	r0, #18
 8001e6a:	f000 f949 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0x81);
 8001e6e:	2081      	movs	r0, #129	@ 0x81
 8001e70:	f000 f946 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DTCA);
 8001e74:	20e8      	movs	r0, #232	@ 0xe8
 8001e76:	f000 f936 	bl	80020e6 <ili9341_WriteReg>
  ili9341_WriteData(0x85);
 8001e7a:	2085      	movs	r0, #133	@ 0x85
 8001e7c:	f000 f940 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001e80:	2000      	movs	r0, #0
 8001e82:	f000 f93d 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0x78);
 8001e86:	2078      	movs	r0, #120	@ 0x78
 8001e88:	f000 f93a 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWERA);
 8001e8c:	20cb      	movs	r0, #203	@ 0xcb
 8001e8e:	f000 f92a 	bl	80020e6 <ili9341_WriteReg>
  ili9341_WriteData(0x39);
 8001e92:	2039      	movs	r0, #57	@ 0x39
 8001e94:	f000 f934 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0x2C);
 8001e98:	202c      	movs	r0, #44	@ 0x2c
 8001e9a:	f000 f931 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001e9e:	2000      	movs	r0, #0
 8001ea0:	f000 f92e 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0x34);
 8001ea4:	2034      	movs	r0, #52	@ 0x34
 8001ea6:	f000 f92b 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0x02);
 8001eaa:	2002      	movs	r0, #2
 8001eac:	f000 f928 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteReg(LCD_PRC);
 8001eb0:	20f7      	movs	r0, #247	@ 0xf7
 8001eb2:	f000 f918 	bl	80020e6 <ili9341_WriteReg>
  ili9341_WriteData(0x20);
 8001eb6:	2020      	movs	r0, #32
 8001eb8:	f000 f922 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DTCB);
 8001ebc:	20ea      	movs	r0, #234	@ 0xea
 8001ebe:	f000 f912 	bl	80020e6 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001ec2:	2000      	movs	r0, #0
 8001ec4:	f000 f91c 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001ec8:	2000      	movs	r0, #0
 8001eca:	f000 f919 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteReg(LCD_FRMCTR1);
 8001ece:	20b1      	movs	r0, #177	@ 0xb1
 8001ed0:	f000 f909 	bl	80020e6 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001ed4:	2000      	movs	r0, #0
 8001ed6:	f000 f913 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0x1B);
 8001eda:	201b      	movs	r0, #27
 8001edc:	f000 f910 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DFC);
 8001ee0:	20b6      	movs	r0, #182	@ 0xb6
 8001ee2:	f000 f900 	bl	80020e6 <ili9341_WriteReg>
  ili9341_WriteData(0x0A);
 8001ee6:	200a      	movs	r0, #10
 8001ee8:	f000 f90a 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0xA2);
 8001eec:	20a2      	movs	r0, #162	@ 0xa2
 8001eee:	f000 f907 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER1);
 8001ef2:	20c0      	movs	r0, #192	@ 0xc0
 8001ef4:	f000 f8f7 	bl	80020e6 <ili9341_WriteReg>
  ili9341_WriteData(0x10);
 8001ef8:	2010      	movs	r0, #16
 8001efa:	f000 f901 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER2);
 8001efe:	20c1      	movs	r0, #193	@ 0xc1
 8001f00:	f000 f8f1 	bl	80020e6 <ili9341_WriteReg>
  ili9341_WriteData(0x10);
 8001f04:	2010      	movs	r0, #16
 8001f06:	f000 f8fb 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteReg(LCD_VCOM1);
 8001f0a:	20c5      	movs	r0, #197	@ 0xc5
 8001f0c:	f000 f8eb 	bl	80020e6 <ili9341_WriteReg>
  ili9341_WriteData(0x45);
 8001f10:	2045      	movs	r0, #69	@ 0x45
 8001f12:	f000 f8f5 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0x15);
 8001f16:	2015      	movs	r0, #21
 8001f18:	f000 f8f2 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteReg(LCD_VCOM2);
 8001f1c:	20c7      	movs	r0, #199	@ 0xc7
 8001f1e:	f000 f8e2 	bl	80020e6 <ili9341_WriteReg>
  ili9341_WriteData(0x90);
 8001f22:	2090      	movs	r0, #144	@ 0x90
 8001f24:	f000 f8ec 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteReg(LCD_MAC);
 8001f28:	2036      	movs	r0, #54	@ 0x36
 8001f2a:	f000 f8dc 	bl	80020e6 <ili9341_WriteReg>
  ili9341_WriteData(0xC8);
 8001f2e:	20c8      	movs	r0, #200	@ 0xc8
 8001f30:	f000 f8e6 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteReg(LCD_3GAMMA_EN);
 8001f34:	20f2      	movs	r0, #242	@ 0xf2
 8001f36:	f000 f8d6 	bl	80020e6 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001f3a:	2000      	movs	r0, #0
 8001f3c:	f000 f8e0 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteReg(LCD_RGB_INTERFACE);
 8001f40:	20b0      	movs	r0, #176	@ 0xb0
 8001f42:	f000 f8d0 	bl	80020e6 <ili9341_WriteReg>
  ili9341_WriteData(0xC2);
 8001f46:	20c2      	movs	r0, #194	@ 0xc2
 8001f48:	f000 f8da 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DFC);
 8001f4c:	20b6      	movs	r0, #182	@ 0xb6
 8001f4e:	f000 f8ca 	bl	80020e6 <ili9341_WriteReg>
  ili9341_WriteData(0x0A);
 8001f52:	200a      	movs	r0, #10
 8001f54:	f000 f8d4 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0xA7);
 8001f58:	20a7      	movs	r0, #167	@ 0xa7
 8001f5a:	f000 f8d1 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0x27);
 8001f5e:	2027      	movs	r0, #39	@ 0x27
 8001f60:	f000 f8ce 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0x04);
 8001f64:	2004      	movs	r0, #4
 8001f66:	f000 f8cb 	bl	8002100 <ili9341_WriteData>
  
  /* Colomn address set */
  ili9341_WriteReg(LCD_COLUMN_ADDR);
 8001f6a:	202a      	movs	r0, #42	@ 0x2a
 8001f6c:	f000 f8bb 	bl	80020e6 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001f70:	2000      	movs	r0, #0
 8001f72:	f000 f8c5 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001f76:	2000      	movs	r0, #0
 8001f78:	f000 f8c2 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001f7c:	2000      	movs	r0, #0
 8001f7e:	f000 f8bf 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0xEF);
 8001f82:	20ef      	movs	r0, #239	@ 0xef
 8001f84:	f000 f8bc 	bl	8002100 <ili9341_WriteData>
  /* Page address set */
  ili9341_WriteReg(LCD_PAGE_ADDR);
 8001f88:	202b      	movs	r0, #43	@ 0x2b
 8001f8a:	f000 f8ac 	bl	80020e6 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001f8e:	2000      	movs	r0, #0
 8001f90:	f000 f8b6 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001f94:	2000      	movs	r0, #0
 8001f96:	f000 f8b3 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0x01);
 8001f9a:	2001      	movs	r0, #1
 8001f9c:	f000 f8b0 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0x3F);
 8001fa0:	203f      	movs	r0, #63	@ 0x3f
 8001fa2:	f000 f8ad 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteReg(LCD_INTERFACE);
 8001fa6:	20f6      	movs	r0, #246	@ 0xf6
 8001fa8:	f000 f89d 	bl	80020e6 <ili9341_WriteReg>
  ili9341_WriteData(0x01);
 8001fac:	2001      	movs	r0, #1
 8001fae:	f000 f8a7 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001fb2:	2000      	movs	r0, #0
 8001fb4:	f000 f8a4 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0x06);
 8001fb8:	2006      	movs	r0, #6
 8001fba:	f000 f8a1 	bl	8002100 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_GRAM);
 8001fbe:	202c      	movs	r0, #44	@ 0x2c
 8001fc0:	f000 f891 	bl	80020e6 <ili9341_WriteReg>
  LCD_Delay(200);
 8001fc4:	20c8      	movs	r0, #200	@ 0xc8
 8001fc6:	f000 fa79 	bl	80024bc <LCD_Delay>
  
  ili9341_WriteReg(LCD_GAMMA);
 8001fca:	2026      	movs	r0, #38	@ 0x26
 8001fcc:	f000 f88b 	bl	80020e6 <ili9341_WriteReg>
  ili9341_WriteData(0x01);
 8001fd0:	2001      	movs	r0, #1
 8001fd2:	f000 f895 	bl	8002100 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_PGAMMA);
 8001fd6:	20e0      	movs	r0, #224	@ 0xe0
 8001fd8:	f000 f885 	bl	80020e6 <ili9341_WriteReg>
  ili9341_WriteData(0x0F);
 8001fdc:	200f      	movs	r0, #15
 8001fde:	f000 f88f 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0x29);
 8001fe2:	2029      	movs	r0, #41	@ 0x29
 8001fe4:	f000 f88c 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0x24);
 8001fe8:	2024      	movs	r0, #36	@ 0x24
 8001fea:	f000 f889 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0x0C);
 8001fee:	200c      	movs	r0, #12
 8001ff0:	f000 f886 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0x0E);
 8001ff4:	200e      	movs	r0, #14
 8001ff6:	f000 f883 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0x09);
 8001ffa:	2009      	movs	r0, #9
 8001ffc:	f000 f880 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0x4E);
 8002000:	204e      	movs	r0, #78	@ 0x4e
 8002002:	f000 f87d 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0x78);
 8002006:	2078      	movs	r0, #120	@ 0x78
 8002008:	f000 f87a 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0x3C);
 800200c:	203c      	movs	r0, #60	@ 0x3c
 800200e:	f000 f877 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0x09);
 8002012:	2009      	movs	r0, #9
 8002014:	f000 f874 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0x13);
 8002018:	2013      	movs	r0, #19
 800201a:	f000 f871 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0x05);
 800201e:	2005      	movs	r0, #5
 8002020:	f000 f86e 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0x17);
 8002024:	2017      	movs	r0, #23
 8002026:	f000 f86b 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0x11);
 800202a:	2011      	movs	r0, #17
 800202c:	f000 f868 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8002030:	2000      	movs	r0, #0
 8002032:	f000 f865 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteReg(LCD_NGAMMA);
 8002036:	20e1      	movs	r0, #225	@ 0xe1
 8002038:	f000 f855 	bl	80020e6 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 800203c:	2000      	movs	r0, #0
 800203e:	f000 f85f 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0x16);
 8002042:	2016      	movs	r0, #22
 8002044:	f000 f85c 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0x1B);
 8002048:	201b      	movs	r0, #27
 800204a:	f000 f859 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0x04);
 800204e:	2004      	movs	r0, #4
 8002050:	f000 f856 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0x11);
 8002054:	2011      	movs	r0, #17
 8002056:	f000 f853 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0x07);
 800205a:	2007      	movs	r0, #7
 800205c:	f000 f850 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0x31);
 8002060:	2031      	movs	r0, #49	@ 0x31
 8002062:	f000 f84d 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0x33);
 8002066:	2033      	movs	r0, #51	@ 0x33
 8002068:	f000 f84a 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0x42);
 800206c:	2042      	movs	r0, #66	@ 0x42
 800206e:	f000 f847 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0x05);
 8002072:	2005      	movs	r0, #5
 8002074:	f000 f844 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0x0C);
 8002078:	200c      	movs	r0, #12
 800207a:	f000 f841 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0x0A);
 800207e:	200a      	movs	r0, #10
 8002080:	f000 f83e 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0x28);
 8002084:	2028      	movs	r0, #40	@ 0x28
 8002086:	f000 f83b 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0x2F);
 800208a:	202f      	movs	r0, #47	@ 0x2f
 800208c:	f000 f838 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0x0F);
 8002090:	200f      	movs	r0, #15
 8002092:	f000 f835 	bl	8002100 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_SLEEP_OUT);
 8002096:	2011      	movs	r0, #17
 8002098:	f000 f825 	bl	80020e6 <ili9341_WriteReg>
  LCD_Delay(200);
 800209c:	20c8      	movs	r0, #200	@ 0xc8
 800209e:	f000 fa0d 	bl	80024bc <LCD_Delay>
  ili9341_WriteReg(LCD_DISPLAY_ON);
 80020a2:	2029      	movs	r0, #41	@ 0x29
 80020a4:	f000 f81f 	bl	80020e6 <ili9341_WriteReg>
  /* GRAM start writing */
  ili9341_WriteReg(LCD_GRAM);
 80020a8:	202c      	movs	r0, #44	@ 0x2c
 80020aa:	f000 f81c 	bl	80020e6 <ili9341_WriteReg>
}
 80020ae:	bf00      	nop
 80020b0:	bd80      	pop	{r7, pc}

080020b2 <ili9341_ReadID>:
  * @brief  Disables the Display.
  * @param  None
  * @retval LCD Register Value.
  */
uint16_t ili9341_ReadID(void)
{
 80020b2:	b580      	push	{r7, lr}
 80020b4:	af00      	add	r7, sp, #0
  LCD_IO_Init();
 80020b6:	f000 f913 	bl	80022e0 <LCD_IO_Init>
  return ((uint16_t)ili9341_ReadData(LCD_READ_ID4, LCD_READ_ID4_SIZE));
 80020ba:	2103      	movs	r1, #3
 80020bc:	20d3      	movs	r0, #211	@ 0xd3
 80020be:	f000 f82c 	bl	800211a <ili9341_ReadData>
 80020c2:	4603      	mov	r3, r0
 80020c4:	b29b      	uxth	r3, r3
}
 80020c6:	4618      	mov	r0, r3
 80020c8:	bd80      	pop	{r7, pc}

080020ca <ili9341_DisplayOn>:
  * @brief  Enables the Display.
  * @param  None
  * @retval None
  */
void ili9341_DisplayOn(void)
{
 80020ca:	b580      	push	{r7, lr}
 80020cc:	af00      	add	r7, sp, #0
  /* Display On */
  ili9341_WriteReg(LCD_DISPLAY_ON);
 80020ce:	2029      	movs	r0, #41	@ 0x29
 80020d0:	f000 f809 	bl	80020e6 <ili9341_WriteReg>
}
 80020d4:	bf00      	nop
 80020d6:	bd80      	pop	{r7, pc}

080020d8 <ili9341_DisplayOff>:
  * @brief  Disables the Display.
  * @param  None
  * @retval None
  */
void ili9341_DisplayOff(void)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	af00      	add	r7, sp, #0
  /* Display Off */
  ili9341_WriteReg(LCD_DISPLAY_OFF);
 80020dc:	2028      	movs	r0, #40	@ 0x28
 80020de:	f000 f802 	bl	80020e6 <ili9341_WriteReg>
}
 80020e2:	bf00      	nop
 80020e4:	bd80      	pop	{r7, pc}

080020e6 <ili9341_WriteReg>:
  * @brief  Writes  to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteReg(uint8_t LCD_Reg)
{
 80020e6:	b580      	push	{r7, lr}
 80020e8:	b082      	sub	sp, #8
 80020ea:	af00      	add	r7, sp, #0
 80020ec:	4603      	mov	r3, r0
 80020ee:	71fb      	strb	r3, [r7, #7]
  LCD_IO_WriteReg(LCD_Reg);
 80020f0:	79fb      	ldrb	r3, [r7, #7]
 80020f2:	4618      	mov	r0, r3
 80020f4:	f000 f98e 	bl	8002414 <LCD_IO_WriteReg>
}
 80020f8:	bf00      	nop
 80020fa:	3708      	adds	r7, #8
 80020fc:	46bd      	mov	sp, r7
 80020fe:	bd80      	pop	{r7, pc}

08002100 <ili9341_WriteData>:
  * @brief  Writes data to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteData(uint16_t RegValue)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	b082      	sub	sp, #8
 8002104:	af00      	add	r7, sp, #0
 8002106:	4603      	mov	r3, r0
 8002108:	80fb      	strh	r3, [r7, #6]
  LCD_IO_WriteData(RegValue);
 800210a:	88fb      	ldrh	r3, [r7, #6]
 800210c:	4618      	mov	r0, r3
 800210e:	f000 f95f 	bl	80023d0 <LCD_IO_WriteData>
}
 8002112:	bf00      	nop
 8002114:	3708      	adds	r7, #8
 8002116:	46bd      	mov	sp, r7
 8002118:	bd80      	pop	{r7, pc}

0800211a <ili9341_ReadData>:
  * @param  RegValue: Address of the register to read
  * @param  ReadSize: Number of bytes to read
  * @retval LCD Register Value.
  */
uint32_t ili9341_ReadData(uint16_t RegValue, uint8_t ReadSize)
{
 800211a:	b580      	push	{r7, lr}
 800211c:	b082      	sub	sp, #8
 800211e:	af00      	add	r7, sp, #0
 8002120:	4603      	mov	r3, r0
 8002122:	460a      	mov	r2, r1
 8002124:	80fb      	strh	r3, [r7, #6]
 8002126:	4613      	mov	r3, r2
 8002128:	717b      	strb	r3, [r7, #5]
  /* Read a max of 4 bytes */
  return (LCD_IO_ReadData(RegValue, ReadSize));
 800212a:	797a      	ldrb	r2, [r7, #5]
 800212c:	88fb      	ldrh	r3, [r7, #6]
 800212e:	4611      	mov	r1, r2
 8002130:	4618      	mov	r0, r3
 8002132:	f000 f991 	bl	8002458 <LCD_IO_ReadData>
 8002136:	4603      	mov	r3, r0
}
 8002138:	4618      	mov	r0, r3
 800213a:	3708      	adds	r7, #8
 800213c:	46bd      	mov	sp, r7
 800213e:	bd80      	pop	{r7, pc}

08002140 <ili9341_GetLcdPixelWidth>:
  * @brief  Get LCD PIXEL WIDTH.
  * @param  None
  * @retval LCD PIXEL WIDTH.
  */
uint16_t ili9341_GetLcdPixelWidth(void)
{
 8002140:	b480      	push	{r7}
 8002142:	af00      	add	r7, sp, #0
  /* Return LCD PIXEL WIDTH */
  return ILI9341_LCD_PIXEL_WIDTH;
 8002144:	23f0      	movs	r3, #240	@ 0xf0
}
 8002146:	4618      	mov	r0, r3
 8002148:	46bd      	mov	sp, r7
 800214a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214e:	4770      	bx	lr

08002150 <ili9341_GetLcdPixelHeight>:
  * @brief  Get LCD PIXEL HEIGHT.
  * @param  None
  * @retval LCD PIXEL HEIGHT.
  */
uint16_t ili9341_GetLcdPixelHeight(void)
{
 8002150:	b480      	push	{r7}
 8002152:	af00      	add	r7, sp, #0
  /* Return LCD PIXEL HEIGHT */
  return ILI9341_LCD_PIXEL_HEIGHT;
 8002154:	f44f 73a0 	mov.w	r3, #320	@ 0x140
}
 8002158:	4618      	mov	r0, r3
 800215a:	46bd      	mov	sp, r7
 800215c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002160:	4770      	bx	lr
	...

08002164 <SPIx_Init>:

/**
  * @brief  SPIx Bus initialization
  */
static void SPIx_Init(void)
{
 8002164:	b580      	push	{r7, lr}
 8002166:	af00      	add	r7, sp, #0
  if (HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
 8002168:	4819      	ldr	r0, [pc, #100]	@ (80021d0 <SPIx_Init+0x6c>)
 800216a:	f006 f85b 	bl	8008224 <HAL_SPI_GetState>
 800216e:	4603      	mov	r3, r0
 8002170:	2b00      	cmp	r3, #0
 8002172:	d12b      	bne.n	80021cc <SPIx_Init+0x68>
  {
    /* SPI configuration -----------------------------------------------------*/
    SpiHandle.Instance = DISCOVERY_SPIx;
 8002174:	4b16      	ldr	r3, [pc, #88]	@ (80021d0 <SPIx_Init+0x6c>)
 8002176:	4a17      	ldr	r2, [pc, #92]	@ (80021d4 <SPIx_Init+0x70>)
 8002178:	601a      	str	r2, [r3, #0]
       to verify these constraints:
       - ILI9341 LCD SPI interface max baudrate is 10MHz for write and 6.66MHz for read
       - l3gd20 SPI interface max baudrate is 10MHz for write/read
       - PCLK2 frequency is set to 90 MHz
    */
    SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800217a:	4b15      	ldr	r3, [pc, #84]	@ (80021d0 <SPIx_Init+0x6c>)
 800217c:	2218      	movs	r2, #24
 800217e:	61da      	str	r2, [r3, #28]

    /* On STM32F429I-Discovery, LCD ID cannot be read then keep a common configuration */
    /* for LCD and GYRO (SPI_DIRECTION_2LINES) */
    /* Note: To read a register a LCD, SPI_DIRECTION_1LINE should be set */
    SpiHandle.Init.Direction      = SPI_DIRECTION_2LINES;
 8002180:	4b13      	ldr	r3, [pc, #76]	@ (80021d0 <SPIx_Init+0x6c>)
 8002182:	2200      	movs	r2, #0
 8002184:	609a      	str	r2, [r3, #8]
    SpiHandle.Init.CLKPhase       = SPI_PHASE_1EDGE;
 8002186:	4b12      	ldr	r3, [pc, #72]	@ (80021d0 <SPIx_Init+0x6c>)
 8002188:	2200      	movs	r2, #0
 800218a:	615a      	str	r2, [r3, #20]
    SpiHandle.Init.CLKPolarity    = SPI_POLARITY_LOW;
 800218c:	4b10      	ldr	r3, [pc, #64]	@ (80021d0 <SPIx_Init+0x6c>)
 800218e:	2200      	movs	r2, #0
 8002190:	611a      	str	r2, [r3, #16]
    SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 8002192:	4b0f      	ldr	r3, [pc, #60]	@ (80021d0 <SPIx_Init+0x6c>)
 8002194:	2200      	movs	r2, #0
 8002196:	629a      	str	r2, [r3, #40]	@ 0x28
    SpiHandle.Init.CRCPolynomial  = 7;
 8002198:	4b0d      	ldr	r3, [pc, #52]	@ (80021d0 <SPIx_Init+0x6c>)
 800219a:	2207      	movs	r2, #7
 800219c:	62da      	str	r2, [r3, #44]	@ 0x2c
    SpiHandle.Init.DataSize       = SPI_DATASIZE_8BIT;
 800219e:	4b0c      	ldr	r3, [pc, #48]	@ (80021d0 <SPIx_Init+0x6c>)
 80021a0:	2200      	movs	r2, #0
 80021a2:	60da      	str	r2, [r3, #12]
    SpiHandle.Init.FirstBit       = SPI_FIRSTBIT_MSB;
 80021a4:	4b0a      	ldr	r3, [pc, #40]	@ (80021d0 <SPIx_Init+0x6c>)
 80021a6:	2200      	movs	r2, #0
 80021a8:	621a      	str	r2, [r3, #32]
    SpiHandle.Init.NSS            = SPI_NSS_SOFT;
 80021aa:	4b09      	ldr	r3, [pc, #36]	@ (80021d0 <SPIx_Init+0x6c>)
 80021ac:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80021b0:	619a      	str	r2, [r3, #24]
    SpiHandle.Init.TIMode         = SPI_TIMODE_DISABLED;
 80021b2:	4b07      	ldr	r3, [pc, #28]	@ (80021d0 <SPIx_Init+0x6c>)
 80021b4:	2200      	movs	r2, #0
 80021b6:	625a      	str	r2, [r3, #36]	@ 0x24
    SpiHandle.Init.Mode           = SPI_MODE_MASTER;
 80021b8:	4b05      	ldr	r3, [pc, #20]	@ (80021d0 <SPIx_Init+0x6c>)
 80021ba:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80021be:	605a      	str	r2, [r3, #4]

    SPIx_MspInit(&SpiHandle);
 80021c0:	4803      	ldr	r0, [pc, #12]	@ (80021d0 <SPIx_Init+0x6c>)
 80021c2:	f000 f853 	bl	800226c <SPIx_MspInit>
    HAL_SPI_Init(&SpiHandle);
 80021c6:	4802      	ldr	r0, [pc, #8]	@ (80021d0 <SPIx_Init+0x6c>)
 80021c8:	f005 fb75 	bl	80078b6 <HAL_SPI_Init>
  }
}
 80021cc:	bf00      	nop
 80021ce:	bd80      	pop	{r7, pc}
 80021d0:	20000ed8 	.word	0x20000ed8
 80021d4:	40015000 	.word	0x40015000

080021d8 <SPIx_Read>:
  * @brief  Reads 4 bytes from device.
  * @param  ReadSize: Number of bytes to read (max 4 bytes)
  * @retval Value read on the SPI
  */
static uint32_t SPIx_Read(uint8_t ReadSize)
{
 80021d8:	b580      	push	{r7, lr}
 80021da:	b084      	sub	sp, #16
 80021dc:	af00      	add	r7, sp, #0
 80021de:	4603      	mov	r3, r0
 80021e0:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 80021e2:	2300      	movs	r3, #0
 80021e4:	73fb      	strb	r3, [r7, #15]
  uint32_t readvalue;

  status = HAL_SPI_Receive(&SpiHandle, (uint8_t *) &readvalue, ReadSize, SpixTimeout);
 80021e6:	79fb      	ldrb	r3, [r7, #7]
 80021e8:	b29a      	uxth	r2, r3
 80021ea:	4b09      	ldr	r3, [pc, #36]	@ (8002210 <SPIx_Read+0x38>)
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	f107 0108 	add.w	r1, r7, #8
 80021f2:	4808      	ldr	r0, [pc, #32]	@ (8002214 <SPIx_Read+0x3c>)
 80021f4:	f005 fd54 	bl	8007ca0 <HAL_SPI_Receive>
 80021f8:	4603      	mov	r3, r0
 80021fa:	73fb      	strb	r3, [r7, #15]

  /* Check the communication status */
  if (status != HAL_OK)
 80021fc:	7bfb      	ldrb	r3, [r7, #15]
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d001      	beq.n	8002206 <SPIx_Read+0x2e>
  {
    /* Re-Initialize the BUS */
    SPIx_Error();
 8002202:	f000 f827 	bl	8002254 <SPIx_Error>
  }

  return readvalue;
 8002206:	68bb      	ldr	r3, [r7, #8]
}
 8002208:	4618      	mov	r0, r3
 800220a:	3710      	adds	r7, #16
 800220c:	46bd      	mov	sp, r7
 800220e:	bd80      	pop	{r7, pc}
 8002210:	20000040 	.word	0x20000040
 8002214:	20000ed8 	.word	0x20000ed8

08002218 <SPIx_Write>:
/**
  * @brief  Writes a byte to device.
  * @param  Value: value to be written
  */
static void SPIx_Write(uint16_t Value)
{
 8002218:	b580      	push	{r7, lr}
 800221a:	b084      	sub	sp, #16
 800221c:	af00      	add	r7, sp, #0
 800221e:	4603      	mov	r3, r0
 8002220:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8002222:	2300      	movs	r3, #0
 8002224:	73fb      	strb	r3, [r7, #15]

  status = HAL_SPI_Transmit(&SpiHandle, (uint8_t *) &Value, 1, SpixTimeout);
 8002226:	4b09      	ldr	r3, [pc, #36]	@ (800224c <SPIx_Write+0x34>)
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	1db9      	adds	r1, r7, #6
 800222c:	2201      	movs	r2, #1
 800222e:	4808      	ldr	r0, [pc, #32]	@ (8002250 <SPIx_Write+0x38>)
 8002230:	f005 fbf2 	bl	8007a18 <HAL_SPI_Transmit>
 8002234:	4603      	mov	r3, r0
 8002236:	73fb      	strb	r3, [r7, #15]

  /* Check the communication status */
  if (status != HAL_OK)
 8002238:	7bfb      	ldrb	r3, [r7, #15]
 800223a:	2b00      	cmp	r3, #0
 800223c:	d001      	beq.n	8002242 <SPIx_Write+0x2a>
  {
    /* Re-Initialize the BUS */
    SPIx_Error();
 800223e:	f000 f809 	bl	8002254 <SPIx_Error>
  }
}
 8002242:	bf00      	nop
 8002244:	3710      	adds	r7, #16
 8002246:	46bd      	mov	sp, r7
 8002248:	bd80      	pop	{r7, pc}
 800224a:	bf00      	nop
 800224c:	20000040 	.word	0x20000040
 8002250:	20000ed8 	.word	0x20000ed8

08002254 <SPIx_Error>:

/**
  * @brief  SPIx error treatment function.
  */
static void SPIx_Error(void)
{
 8002254:	b580      	push	{r7, lr}
 8002256:	af00      	add	r7, sp, #0
  /* De-initialize the SPI communication BUS */
  HAL_SPI_DeInit(&SpiHandle);
 8002258:	4803      	ldr	r0, [pc, #12]	@ (8002268 <SPIx_Error+0x14>)
 800225a:	f005 fbb5 	bl	80079c8 <HAL_SPI_DeInit>

  /* Re- Initialize the SPI communication BUS */
  SPIx_Init();
 800225e:	f7ff ff81 	bl	8002164 <SPIx_Init>
}
 8002262:	bf00      	nop
 8002264:	bd80      	pop	{r7, pc}
 8002266:	bf00      	nop
 8002268:	20000ed8 	.word	0x20000ed8

0800226c <SPIx_MspInit>:
/**
  * @brief  SPI MSP Init.
  * @param  hspi: SPI handle
  */
static void SPIx_MspInit(SPI_HandleTypeDef *hspi)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	b08a      	sub	sp, #40	@ 0x28
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable SPIx clock */
  DISCOVERY_SPIx_CLK_ENABLE();
 8002274:	2300      	movs	r3, #0
 8002276:	613b      	str	r3, [r7, #16]
 8002278:	4b17      	ldr	r3, [pc, #92]	@ (80022d8 <SPIx_MspInit+0x6c>)
 800227a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800227c:	4a16      	ldr	r2, [pc, #88]	@ (80022d8 <SPIx_MspInit+0x6c>)
 800227e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002282:	6453      	str	r3, [r2, #68]	@ 0x44
 8002284:	4b14      	ldr	r3, [pc, #80]	@ (80022d8 <SPIx_MspInit+0x6c>)
 8002286:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002288:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800228c:	613b      	str	r3, [r7, #16]
 800228e:	693b      	ldr	r3, [r7, #16]

  /* Enable DISCOVERY_SPI GPIO clock */
  DISCOVERY_SPIx_GPIO_CLK_ENABLE();
 8002290:	2300      	movs	r3, #0
 8002292:	60fb      	str	r3, [r7, #12]
 8002294:	4b10      	ldr	r3, [pc, #64]	@ (80022d8 <SPIx_MspInit+0x6c>)
 8002296:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002298:	4a0f      	ldr	r2, [pc, #60]	@ (80022d8 <SPIx_MspInit+0x6c>)
 800229a:	f043 0320 	orr.w	r3, r3, #32
 800229e:	6313      	str	r3, [r2, #48]	@ 0x30
 80022a0:	4b0d      	ldr	r3, [pc, #52]	@ (80022d8 <SPIx_MspInit+0x6c>)
 80022a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022a4:	f003 0320 	and.w	r3, r3, #32
 80022a8:	60fb      	str	r3, [r7, #12]
 80022aa:	68fb      	ldr	r3, [r7, #12]

  /* configure SPI SCK, MOSI and MISO */
  GPIO_InitStructure.Pin    = (DISCOVERY_SPIx_SCK_PIN | DISCOVERY_SPIx_MOSI_PIN | DISCOVERY_SPIx_MISO_PIN);
 80022ac:	f44f 7360 	mov.w	r3, #896	@ 0x380
 80022b0:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode   = GPIO_MODE_AF_PP;
 80022b2:	2302      	movs	r3, #2
 80022b4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull   = GPIO_PULLDOWN;
 80022b6:	2302      	movs	r3, #2
 80022b8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed  = GPIO_SPEED_MEDIUM;
 80022ba:	2301      	movs	r3, #1
 80022bc:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Alternate = DISCOVERY_SPIx_AF;
 80022be:	2305      	movs	r3, #5
 80022c0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(DISCOVERY_SPIx_GPIO_PORT, &GPIO_InitStructure);
 80022c2:	f107 0314 	add.w	r3, r7, #20
 80022c6:	4619      	mov	r1, r3
 80022c8:	4804      	ldr	r0, [pc, #16]	@ (80022dc <SPIx_MspInit+0x70>)
 80022ca:	f001 fe4f 	bl	8003f6c <HAL_GPIO_Init>
}
 80022ce:	bf00      	nop
 80022d0:	3728      	adds	r7, #40	@ 0x28
 80022d2:	46bd      	mov	sp, r7
 80022d4:	bd80      	pop	{r7, pc}
 80022d6:	bf00      	nop
 80022d8:	40023800 	.word	0x40023800
 80022dc:	40021400 	.word	0x40021400

080022e0 <LCD_IO_Init>:

/**
  * @brief  Configures the LCD_SPI interface.
  */
void LCD_IO_Init(void)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	b088      	sub	sp, #32
 80022e4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;

  if (Is_LCD_IO_Initialized == 0)
 80022e6:	4b36      	ldr	r3, [pc, #216]	@ (80023c0 <LCD_IO_Init+0xe0>)
 80022e8:	781b      	ldrb	r3, [r3, #0]
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d164      	bne.n	80023b8 <LCD_IO_Init+0xd8>
  {
    Is_LCD_IO_Initialized = 1;
 80022ee:	4b34      	ldr	r3, [pc, #208]	@ (80023c0 <LCD_IO_Init+0xe0>)
 80022f0:	2201      	movs	r2, #1
 80022f2:	701a      	strb	r2, [r3, #0]

    /* Configure NCS in Output Push-Pull mode */
    LCD_WRX_GPIO_CLK_ENABLE();
 80022f4:	2300      	movs	r3, #0
 80022f6:	60bb      	str	r3, [r7, #8]
 80022f8:	4b32      	ldr	r3, [pc, #200]	@ (80023c4 <LCD_IO_Init+0xe4>)
 80022fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022fc:	4a31      	ldr	r2, [pc, #196]	@ (80023c4 <LCD_IO_Init+0xe4>)
 80022fe:	f043 0308 	orr.w	r3, r3, #8
 8002302:	6313      	str	r3, [r2, #48]	@ 0x30
 8002304:	4b2f      	ldr	r3, [pc, #188]	@ (80023c4 <LCD_IO_Init+0xe4>)
 8002306:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002308:	f003 0308 	and.w	r3, r3, #8
 800230c:	60bb      	str	r3, [r7, #8]
 800230e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStructure.Pin     = LCD_WRX_PIN;
 8002310:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002314:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8002316:	2301      	movs	r3, #1
 8002318:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 800231a:	2300      	movs	r3, #0
 800231c:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 800231e:	2302      	movs	r3, #2
 8002320:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_WRX_GPIO_PORT, &GPIO_InitStructure);
 8002322:	f107 030c 	add.w	r3, r7, #12
 8002326:	4619      	mov	r1, r3
 8002328:	4827      	ldr	r0, [pc, #156]	@ (80023c8 <LCD_IO_Init+0xe8>)
 800232a:	f001 fe1f 	bl	8003f6c <HAL_GPIO_Init>

    LCD_RDX_GPIO_CLK_ENABLE();
 800232e:	2300      	movs	r3, #0
 8002330:	607b      	str	r3, [r7, #4]
 8002332:	4b24      	ldr	r3, [pc, #144]	@ (80023c4 <LCD_IO_Init+0xe4>)
 8002334:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002336:	4a23      	ldr	r2, [pc, #140]	@ (80023c4 <LCD_IO_Init+0xe4>)
 8002338:	f043 0308 	orr.w	r3, r3, #8
 800233c:	6313      	str	r3, [r2, #48]	@ 0x30
 800233e:	4b21      	ldr	r3, [pc, #132]	@ (80023c4 <LCD_IO_Init+0xe4>)
 8002340:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002342:	f003 0308 	and.w	r3, r3, #8
 8002346:	607b      	str	r3, [r7, #4]
 8002348:	687b      	ldr	r3, [r7, #4]
    GPIO_InitStructure.Pin     = LCD_RDX_PIN;
 800234a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800234e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8002350:	2301      	movs	r3, #1
 8002352:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8002354:	2300      	movs	r3, #0
 8002356:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8002358:	2302      	movs	r3, #2
 800235a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_RDX_GPIO_PORT, &GPIO_InitStructure);
 800235c:	f107 030c 	add.w	r3, r7, #12
 8002360:	4619      	mov	r1, r3
 8002362:	4819      	ldr	r0, [pc, #100]	@ (80023c8 <LCD_IO_Init+0xe8>)
 8002364:	f001 fe02 	bl	8003f6c <HAL_GPIO_Init>

    /* Configure the LCD Control pins ----------------------------------------*/
    LCD_NCS_GPIO_CLK_ENABLE();
 8002368:	2300      	movs	r3, #0
 800236a:	603b      	str	r3, [r7, #0]
 800236c:	4b15      	ldr	r3, [pc, #84]	@ (80023c4 <LCD_IO_Init+0xe4>)
 800236e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002370:	4a14      	ldr	r2, [pc, #80]	@ (80023c4 <LCD_IO_Init+0xe4>)
 8002372:	f043 0304 	orr.w	r3, r3, #4
 8002376:	6313      	str	r3, [r2, #48]	@ 0x30
 8002378:	4b12      	ldr	r3, [pc, #72]	@ (80023c4 <LCD_IO_Init+0xe4>)
 800237a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800237c:	f003 0304 	and.w	r3, r3, #4
 8002380:	603b      	str	r3, [r7, #0]
 8002382:	683b      	ldr	r3, [r7, #0]

    /* Configure NCS in Output Push-Pull mode */
    GPIO_InitStructure.Pin     = LCD_NCS_PIN;
 8002384:	2304      	movs	r3, #4
 8002386:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8002388:	2301      	movs	r3, #1
 800238a:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 800238c:	2300      	movs	r3, #0
 800238e:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8002390:	2302      	movs	r3, #2
 8002392:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_NCS_GPIO_PORT, &GPIO_InitStructure);
 8002394:	f107 030c 	add.w	r3, r7, #12
 8002398:	4619      	mov	r1, r3
 800239a:	480c      	ldr	r0, [pc, #48]	@ (80023cc <LCD_IO_Init+0xec>)
 800239c:	f001 fde6 	bl	8003f6c <HAL_GPIO_Init>

    /* Set or Reset the control line */
    LCD_CS_LOW();
 80023a0:	2200      	movs	r2, #0
 80023a2:	2104      	movs	r1, #4
 80023a4:	4809      	ldr	r0, [pc, #36]	@ (80023cc <LCD_IO_Init+0xec>)
 80023a6:	f002 f8b1 	bl	800450c <HAL_GPIO_WritePin>
    LCD_CS_HIGH();
 80023aa:	2201      	movs	r2, #1
 80023ac:	2104      	movs	r1, #4
 80023ae:	4807      	ldr	r0, [pc, #28]	@ (80023cc <LCD_IO_Init+0xec>)
 80023b0:	f002 f8ac 	bl	800450c <HAL_GPIO_WritePin>

    SPIx_Init();
 80023b4:	f7ff fed6 	bl	8002164 <SPIx_Init>
  }
}
 80023b8:	bf00      	nop
 80023ba:	3720      	adds	r7, #32
 80023bc:	46bd      	mov	sp, r7
 80023be:	bd80      	pop	{r7, pc}
 80023c0:	20000f30 	.word	0x20000f30
 80023c4:	40023800 	.word	0x40023800
 80023c8:	40020c00 	.word	0x40020c00
 80023cc:	40020800 	.word	0x40020800

080023d0 <LCD_IO_WriteData>:

/**
  * @brief  Writes register value.
  */
void LCD_IO_WriteData(uint16_t RegValue)
{
 80023d0:	b580      	push	{r7, lr}
 80023d2:	b082      	sub	sp, #8
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	4603      	mov	r3, r0
 80023d8:	80fb      	strh	r3, [r7, #6]
  /* Set WRX to send data */
  LCD_WRX_HIGH();
 80023da:	2201      	movs	r2, #1
 80023dc:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80023e0:	480a      	ldr	r0, [pc, #40]	@ (800240c <LCD_IO_WriteData+0x3c>)
 80023e2:	f002 f893 	bl	800450c <HAL_GPIO_WritePin>

  /* Reset LCD control line(/CS) and Send data */
  LCD_CS_LOW();
 80023e6:	2200      	movs	r2, #0
 80023e8:	2104      	movs	r1, #4
 80023ea:	4809      	ldr	r0, [pc, #36]	@ (8002410 <LCD_IO_WriteData+0x40>)
 80023ec:	f002 f88e 	bl	800450c <HAL_GPIO_WritePin>
  SPIx_Write(RegValue);
 80023f0:	88fb      	ldrh	r3, [r7, #6]
 80023f2:	4618      	mov	r0, r3
 80023f4:	f7ff ff10 	bl	8002218 <SPIx_Write>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 80023f8:	2201      	movs	r2, #1
 80023fa:	2104      	movs	r1, #4
 80023fc:	4804      	ldr	r0, [pc, #16]	@ (8002410 <LCD_IO_WriteData+0x40>)
 80023fe:	f002 f885 	bl	800450c <HAL_GPIO_WritePin>
}
 8002402:	bf00      	nop
 8002404:	3708      	adds	r7, #8
 8002406:	46bd      	mov	sp, r7
 8002408:	bd80      	pop	{r7, pc}
 800240a:	bf00      	nop
 800240c:	40020c00 	.word	0x40020c00
 8002410:	40020800 	.word	0x40020800

08002414 <LCD_IO_WriteReg>:

/**
  * @brief  Writes register address.
  */
void LCD_IO_WriteReg(uint8_t Reg)
{
 8002414:	b580      	push	{r7, lr}
 8002416:	b082      	sub	sp, #8
 8002418:	af00      	add	r7, sp, #0
 800241a:	4603      	mov	r3, r0
 800241c:	71fb      	strb	r3, [r7, #7]
  /* Reset WRX to send command */
  LCD_WRX_LOW();
 800241e:	2200      	movs	r2, #0
 8002420:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002424:	480a      	ldr	r0, [pc, #40]	@ (8002450 <LCD_IO_WriteReg+0x3c>)
 8002426:	f002 f871 	bl	800450c <HAL_GPIO_WritePin>

  /* Reset LCD control line(/CS) and Send command */
  LCD_CS_LOW();
 800242a:	2200      	movs	r2, #0
 800242c:	2104      	movs	r1, #4
 800242e:	4809      	ldr	r0, [pc, #36]	@ (8002454 <LCD_IO_WriteReg+0x40>)
 8002430:	f002 f86c 	bl	800450c <HAL_GPIO_WritePin>
  SPIx_Write(Reg);
 8002434:	79fb      	ldrb	r3, [r7, #7]
 8002436:	b29b      	uxth	r3, r3
 8002438:	4618      	mov	r0, r3
 800243a:	f7ff feed 	bl	8002218 <SPIx_Write>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 800243e:	2201      	movs	r2, #1
 8002440:	2104      	movs	r1, #4
 8002442:	4804      	ldr	r0, [pc, #16]	@ (8002454 <LCD_IO_WriteReg+0x40>)
 8002444:	f002 f862 	bl	800450c <HAL_GPIO_WritePin>
}
 8002448:	bf00      	nop
 800244a:	3708      	adds	r7, #8
 800244c:	46bd      	mov	sp, r7
 800244e:	bd80      	pop	{r7, pc}
 8002450:	40020c00 	.word	0x40020c00
 8002454:	40020800 	.word	0x40020800

08002458 <LCD_IO_ReadData>:
  * @param  RegValue Address of the register to read
  * @param  ReadSize Number of bytes to read
  * @retval Content of the register value
  */
uint32_t LCD_IO_ReadData(uint16_t RegValue, uint8_t ReadSize)
{
 8002458:	b580      	push	{r7, lr}
 800245a:	b084      	sub	sp, #16
 800245c:	af00      	add	r7, sp, #0
 800245e:	4603      	mov	r3, r0
 8002460:	460a      	mov	r2, r1
 8002462:	80fb      	strh	r3, [r7, #6]
 8002464:	4613      	mov	r3, r2
 8002466:	717b      	strb	r3, [r7, #5]
  uint32_t readvalue = 0;
 8002468:	2300      	movs	r3, #0
 800246a:	60fb      	str	r3, [r7, #12]

  /* Select: Chip Select low */
  LCD_CS_LOW();
 800246c:	2200      	movs	r2, #0
 800246e:	2104      	movs	r1, #4
 8002470:	4810      	ldr	r0, [pc, #64]	@ (80024b4 <LCD_IO_ReadData+0x5c>)
 8002472:	f002 f84b 	bl	800450c <HAL_GPIO_WritePin>

  /* Reset WRX to send command */
  LCD_WRX_LOW();
 8002476:	2200      	movs	r2, #0
 8002478:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800247c:	480e      	ldr	r0, [pc, #56]	@ (80024b8 <LCD_IO_ReadData+0x60>)
 800247e:	f002 f845 	bl	800450c <HAL_GPIO_WritePin>

  SPIx_Write(RegValue);
 8002482:	88fb      	ldrh	r3, [r7, #6]
 8002484:	4618      	mov	r0, r3
 8002486:	f7ff fec7 	bl	8002218 <SPIx_Write>

  readvalue = SPIx_Read(ReadSize);
 800248a:	797b      	ldrb	r3, [r7, #5]
 800248c:	4618      	mov	r0, r3
 800248e:	f7ff fea3 	bl	80021d8 <SPIx_Read>
 8002492:	60f8      	str	r0, [r7, #12]

  /* Set WRX to send data */
  LCD_WRX_HIGH();
 8002494:	2201      	movs	r2, #1
 8002496:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800249a:	4807      	ldr	r0, [pc, #28]	@ (80024b8 <LCD_IO_ReadData+0x60>)
 800249c:	f002 f836 	bl	800450c <HAL_GPIO_WritePin>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 80024a0:	2201      	movs	r2, #1
 80024a2:	2104      	movs	r1, #4
 80024a4:	4803      	ldr	r0, [pc, #12]	@ (80024b4 <LCD_IO_ReadData+0x5c>)
 80024a6:	f002 f831 	bl	800450c <HAL_GPIO_WritePin>

  return readvalue;
 80024aa:	68fb      	ldr	r3, [r7, #12]
}
 80024ac:	4618      	mov	r0, r3
 80024ae:	3710      	adds	r7, #16
 80024b0:	46bd      	mov	sp, r7
 80024b2:	bd80      	pop	{r7, pc}
 80024b4:	40020800 	.word	0x40020800
 80024b8:	40020c00 	.word	0x40020c00

080024bc <LCD_Delay>:
/**
  * @brief  Wait for loop in ms.
  * @param  Delay in ms.
  */
void LCD_Delay(uint32_t Delay)
{
 80024bc:	b580      	push	{r7, lr}
 80024be:	b082      	sub	sp, #8
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 80024c4:	6878      	ldr	r0, [r7, #4]
 80024c6:	f000 fed5 	bl	8003274 <HAL_Delay>
}
 80024ca:	bf00      	nop
 80024cc:	3708      	adds	r7, #8
 80024ce:	46bd      	mov	sp, r7
 80024d0:	bd80      	pop	{r7, pc}
	...

080024d4 <BSP_LCD_Init>:
/**
  * @brief  Initializes the LCD.
  * @retval LCD state
  */
uint8_t BSP_LCD_Init(void)
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	af00      	add	r7, sp, #0
  /* PIN EXTC is not connected to VDD and then LCD_READ_ID4 is not accessible. */
  /* In this case, ReadID function is bypassed.*/
  /*if(ili9341_drv.ReadID() == ILI9341_ID)*/

  /* LTDC Configuration ----------------------------------------------------*/
  LtdcHandler.Instance = LTDC;
 80024d8:	4b2d      	ldr	r3, [pc, #180]	@ (8002590 <BSP_LCD_Init+0xbc>)
 80024da:	4a2e      	ldr	r2, [pc, #184]	@ (8002594 <BSP_LCD_Init+0xc0>)
 80024dc:	601a      	str	r2, [r3, #0]
        ActiveH=320 (323-2-2+1)
        VFP=4 (327-320-2-2+1)
    */

  /* Configure horizontal synchronization width */
  LtdcHandler.Init.HorizontalSync = ILI9341_HSYNC;
 80024de:	4b2c      	ldr	r3, [pc, #176]	@ (8002590 <BSP_LCD_Init+0xbc>)
 80024e0:	2209      	movs	r2, #9
 80024e2:	615a      	str	r2, [r3, #20]
  /* Configure vertical synchronization height */
  LtdcHandler.Init.VerticalSync = ILI9341_VSYNC;
 80024e4:	4b2a      	ldr	r3, [pc, #168]	@ (8002590 <BSP_LCD_Init+0xbc>)
 80024e6:	2201      	movs	r2, #1
 80024e8:	619a      	str	r2, [r3, #24]
  /* Configure accumulated horizontal back porch */
  LtdcHandler.Init.AccumulatedHBP = ILI9341_HBP;
 80024ea:	4b29      	ldr	r3, [pc, #164]	@ (8002590 <BSP_LCD_Init+0xbc>)
 80024ec:	221d      	movs	r2, #29
 80024ee:	61da      	str	r2, [r3, #28]
  /* Configure accumulated vertical back porch */
  LtdcHandler.Init.AccumulatedVBP = ILI9341_VBP;
 80024f0:	4b27      	ldr	r3, [pc, #156]	@ (8002590 <BSP_LCD_Init+0xbc>)
 80024f2:	2203      	movs	r2, #3
 80024f4:	621a      	str	r2, [r3, #32]
  /* Configure accumulated active width */
  LtdcHandler.Init.AccumulatedActiveW = 269;
 80024f6:	4b26      	ldr	r3, [pc, #152]	@ (8002590 <BSP_LCD_Init+0xbc>)
 80024f8:	f240 120d 	movw	r2, #269	@ 0x10d
 80024fc:	625a      	str	r2, [r3, #36]	@ 0x24
  /* Configure accumulated active height */
  LtdcHandler.Init.AccumulatedActiveH = 323;
 80024fe:	4b24      	ldr	r3, [pc, #144]	@ (8002590 <BSP_LCD_Init+0xbc>)
 8002500:	f240 1243 	movw	r2, #323	@ 0x143
 8002504:	629a      	str	r2, [r3, #40]	@ 0x28
  /* Configure total width */
  LtdcHandler.Init.TotalWidth = 279;
 8002506:	4b22      	ldr	r3, [pc, #136]	@ (8002590 <BSP_LCD_Init+0xbc>)
 8002508:	f240 1217 	movw	r2, #279	@ 0x117
 800250c:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Configure total height */
  LtdcHandler.Init.TotalHeigh = 327;
 800250e:	4b20      	ldr	r3, [pc, #128]	@ (8002590 <BSP_LCD_Init+0xbc>)
 8002510:	f240 1247 	movw	r2, #327	@ 0x147
 8002514:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Configure R,G,B component values for LCD background color */
  LtdcHandler.Init.Backcolor.Red = 0;
 8002516:	4b1e      	ldr	r3, [pc, #120]	@ (8002590 <BSP_LCD_Init+0xbc>)
 8002518:	2200      	movs	r2, #0
 800251a:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  LtdcHandler.Init.Backcolor.Blue = 0;
 800251e:	4b1c      	ldr	r3, [pc, #112]	@ (8002590 <BSP_LCD_Init+0xbc>)
 8002520:	2200      	movs	r2, #0
 8002522:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  LtdcHandler.Init.Backcolor.Green = 0;
 8002526:	4b1a      	ldr	r3, [pc, #104]	@ (8002590 <BSP_LCD_Init+0xbc>)
 8002528:	2200      	movs	r2, #0
 800252a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  /* LCD clock configuration */
  /* PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
  /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 192 Mhz */
  /* PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 192/4 = 48 Mhz */
  /* LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_8 = 48/4 = 6Mhz */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 800252e:	4b1a      	ldr	r3, [pc, #104]	@ (8002598 <BSP_LCD_Init+0xc4>)
 8002530:	2208      	movs	r2, #8
 8002532:	601a      	str	r2, [r3, #0]
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 8002534:	4b18      	ldr	r3, [pc, #96]	@ (8002598 <BSP_LCD_Init+0xc4>)
 8002536:	22c0      	movs	r2, #192	@ 0xc0
 8002538:	611a      	str	r2, [r3, #16]
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 4;
 800253a:	4b17      	ldr	r3, [pc, #92]	@ (8002598 <BSP_LCD_Init+0xc4>)
 800253c:	2204      	movs	r2, #4
 800253e:	619a      	str	r2, [r3, #24]
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 8002540:	4b15      	ldr	r3, [pc, #84]	@ (8002598 <BSP_LCD_Init+0xc4>)
 8002542:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002546:	625a      	str	r2, [r3, #36]	@ 0x24
  HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
 8002548:	4813      	ldr	r0, [pc, #76]	@ (8002598 <BSP_LCD_Init+0xc4>)
 800254a:	f004 ff63 	bl	8007414 <HAL_RCCEx_PeriphCLKConfig>

  /* Polarity */
  LtdcHandler.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 800254e:	4b10      	ldr	r3, [pc, #64]	@ (8002590 <BSP_LCD_Init+0xbc>)
 8002550:	2200      	movs	r2, #0
 8002552:	605a      	str	r2, [r3, #4]
  LtdcHandler.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8002554:	4b0e      	ldr	r3, [pc, #56]	@ (8002590 <BSP_LCD_Init+0xbc>)
 8002556:	2200      	movs	r2, #0
 8002558:	609a      	str	r2, [r3, #8]
  LtdcHandler.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 800255a:	4b0d      	ldr	r3, [pc, #52]	@ (8002590 <BSP_LCD_Init+0xbc>)
 800255c:	2200      	movs	r2, #0
 800255e:	60da      	str	r2, [r3, #12]
  LtdcHandler.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8002560:	4b0b      	ldr	r3, [pc, #44]	@ (8002590 <BSP_LCD_Init+0xbc>)
 8002562:	2200      	movs	r2, #0
 8002564:	611a      	str	r2, [r3, #16]

  BSP_LCD_MspInit();
 8002566:	f000 fa8b 	bl	8002a80 <BSP_LCD_MspInit>
  HAL_LTDC_Init(&LtdcHandler);
 800256a:	4809      	ldr	r0, [pc, #36]	@ (8002590 <BSP_LCD_Init+0xbc>)
 800256c:	f003 ff4d 	bl	800640a <HAL_LTDC_Init>

  /* Select the device */
  LcdDrv = &ili9341_drv;
 8002570:	4b0a      	ldr	r3, [pc, #40]	@ (800259c <BSP_LCD_Init+0xc8>)
 8002572:	4a0b      	ldr	r2, [pc, #44]	@ (80025a0 <BSP_LCD_Init+0xcc>)
 8002574:	601a      	str	r2, [r3, #0]

  /* LCD Init */
  LcdDrv->Init();
 8002576:	4b09      	ldr	r3, [pc, #36]	@ (800259c <BSP_LCD_Init+0xc8>)
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	4798      	blx	r3

  /* Initialize the SDRAM */
  BSP_SDRAM_Init();
 800257e:	f000 fc6d 	bl	8002e5c <BSP_SDRAM_Init>

  /* Initialize the font */
  BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 8002582:	4808      	ldr	r0, [pc, #32]	@ (80025a4 <BSP_LCD_Init+0xd0>)
 8002584:	f000 f8ce 	bl	8002724 <BSP_LCD_SetFont>

  return LCD_OK;
 8002588:	2300      	movs	r3, #0
}
 800258a:	4618      	mov	r0, r3
 800258c:	bd80      	pop	{r7, pc}
 800258e:	bf00      	nop
 8002590:	20000f34 	.word	0x20000f34
 8002594:	40016800 	.word	0x40016800
 8002598:	2000101c 	.word	0x2000101c
 800259c:	20001068 	.word	0x20001068
 80025a0:	20000008 	.word	0x20000008
 80025a4:	20000044 	.word	0x20000044

080025a8 <BSP_LCD_GetXSize>:
/**
  * @brief  Gets the LCD X size.
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	af00      	add	r7, sp, #0
  return LcdDrv->GetLcdPixelWidth();
 80025ac:	4b03      	ldr	r3, [pc, #12]	@ (80025bc <BSP_LCD_GetXSize+0x14>)
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025b2:	4798      	blx	r3
 80025b4:	4603      	mov	r3, r0
}
 80025b6:	4618      	mov	r0, r3
 80025b8:	bd80      	pop	{r7, pc}
 80025ba:	bf00      	nop
 80025bc:	20001068 	.word	0x20001068

080025c0 <BSP_LCD_GetYSize>:
/**
  * @brief  Gets the LCD Y size.
  * @retval The used LCD Y size
  */
uint32_t BSP_LCD_GetYSize(void)
{
 80025c0:	b580      	push	{r7, lr}
 80025c2:	af00      	add	r7, sp, #0
  return LcdDrv->GetLcdPixelHeight();
 80025c4:	4b03      	ldr	r3, [pc, #12]	@ (80025d4 <BSP_LCD_GetYSize+0x14>)
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025ca:	4798      	blx	r3
 80025cc:	4603      	mov	r3, r0
}
 80025ce:	4618      	mov	r0, r3
 80025d0:	bd80      	pop	{r7, pc}
 80025d2:	bf00      	nop
 80025d4:	20001068 	.word	0x20001068

080025d8 <BSP_LCD_LayerDefaultInit>:
  * @brief  Initializes the LCD layers.
  * @param  LayerIndex: the layer foreground or background.
  * @param  FB_Address: the layer frame buffer.
  */
void BSP_LCD_LayerDefaultInit(uint16_t LayerIndex, uint32_t FB_Address)
{
 80025d8:	b580      	push	{r7, lr}
 80025da:	b090      	sub	sp, #64	@ 0x40
 80025dc:	af00      	add	r7, sp, #0
 80025de:	4603      	mov	r3, r0
 80025e0:	6039      	str	r1, [r7, #0]
 80025e2:	80fb      	strh	r3, [r7, #6]
  LCD_LayerCfgTypeDef   Layercfg;

  /* Layer Init */
  Layercfg.WindowX0 = 0;
 80025e4:	2300      	movs	r3, #0
 80025e6:	60fb      	str	r3, [r7, #12]
  Layercfg.WindowX1 = BSP_LCD_GetXSize();
 80025e8:	f7ff ffde 	bl	80025a8 <BSP_LCD_GetXSize>
 80025ec:	4603      	mov	r3, r0
 80025ee:	613b      	str	r3, [r7, #16]
  Layercfg.WindowY0 = 0;
 80025f0:	2300      	movs	r3, #0
 80025f2:	617b      	str	r3, [r7, #20]
  Layercfg.WindowY1 = BSP_LCD_GetYSize();
 80025f4:	f7ff ffe4 	bl	80025c0 <BSP_LCD_GetYSize>
 80025f8:	4603      	mov	r3, r0
 80025fa:	61bb      	str	r3, [r7, #24]
  Layercfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 80025fc:	2300      	movs	r3, #0
 80025fe:	61fb      	str	r3, [r7, #28]
  Layercfg.FBStartAdress = FB_Address;
 8002600:	683b      	ldr	r3, [r7, #0]
 8002602:	633b      	str	r3, [r7, #48]	@ 0x30
  Layercfg.Alpha = 255;
 8002604:	23ff      	movs	r3, #255	@ 0xff
 8002606:	623b      	str	r3, [r7, #32]
  Layercfg.Alpha0 = 0;
 8002608:	2300      	movs	r3, #0
 800260a:	627b      	str	r3, [r7, #36]	@ 0x24
  Layercfg.Backcolor.Blue = 0;
 800260c:	2300      	movs	r3, #0
 800260e:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
  Layercfg.Backcolor.Green = 0;
 8002612:	2300      	movs	r3, #0
 8002614:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
  Layercfg.Backcolor.Red = 0;
 8002618:	2300      	movs	r3, #0
 800261a:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  Layercfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 800261e:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002622:	62bb      	str	r3, [r7, #40]	@ 0x28
  Layercfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8002624:	2307      	movs	r3, #7
 8002626:	62fb      	str	r3, [r7, #44]	@ 0x2c
  Layercfg.ImageWidth = BSP_LCD_GetXSize();
 8002628:	f7ff ffbe 	bl	80025a8 <BSP_LCD_GetXSize>
 800262c:	4603      	mov	r3, r0
 800262e:	637b      	str	r3, [r7, #52]	@ 0x34
  Layercfg.ImageHeight = BSP_LCD_GetYSize();
 8002630:	f7ff ffc6 	bl	80025c0 <BSP_LCD_GetYSize>
 8002634:	4603      	mov	r3, r0
 8002636:	63bb      	str	r3, [r7, #56]	@ 0x38

  HAL_LTDC_ConfigLayer(&LtdcHandler, &Layercfg, LayerIndex);
 8002638:	88fa      	ldrh	r2, [r7, #6]
 800263a:	f107 030c 	add.w	r3, r7, #12
 800263e:	4619      	mov	r1, r3
 8002640:	4814      	ldr	r0, [pc, #80]	@ (8002694 <BSP_LCD_LayerDefaultInit+0xbc>)
 8002642:	f004 f841 	bl	80066c8 <HAL_LTDC_ConfigLayer>

  DrawProp[LayerIndex].BackColor = LCD_COLOR_WHITE;
 8002646:	88fa      	ldrh	r2, [r7, #6]
 8002648:	4913      	ldr	r1, [pc, #76]	@ (8002698 <BSP_LCD_LayerDefaultInit+0xc0>)
 800264a:	4613      	mov	r3, r2
 800264c:	005b      	lsls	r3, r3, #1
 800264e:	4413      	add	r3, r2
 8002650:	009b      	lsls	r3, r3, #2
 8002652:	440b      	add	r3, r1
 8002654:	3304      	adds	r3, #4
 8002656:	f04f 32ff 	mov.w	r2, #4294967295
 800265a:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].pFont     = &Font24;
 800265c:	88fa      	ldrh	r2, [r7, #6]
 800265e:	490e      	ldr	r1, [pc, #56]	@ (8002698 <BSP_LCD_LayerDefaultInit+0xc0>)
 8002660:	4613      	mov	r3, r2
 8002662:	005b      	lsls	r3, r3, #1
 8002664:	4413      	add	r3, r2
 8002666:	009b      	lsls	r3, r3, #2
 8002668:	440b      	add	r3, r1
 800266a:	3308      	adds	r3, #8
 800266c:	4a0b      	ldr	r2, [pc, #44]	@ (800269c <BSP_LCD_LayerDefaultInit+0xc4>)
 800266e:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].TextColor = LCD_COLOR_BLACK;
 8002670:	88fa      	ldrh	r2, [r7, #6]
 8002672:	4909      	ldr	r1, [pc, #36]	@ (8002698 <BSP_LCD_LayerDefaultInit+0xc0>)
 8002674:	4613      	mov	r3, r2
 8002676:	005b      	lsls	r3, r3, #1
 8002678:	4413      	add	r3, r2
 800267a:	009b      	lsls	r3, r3, #2
 800267c:	440b      	add	r3, r1
 800267e:	f04f 427f 	mov.w	r2, #4278190080	@ 0xff000000
 8002682:	601a      	str	r2, [r3, #0]

  /* Dithering activation */
  HAL_LTDC_EnableDither(&LtdcHandler);
 8002684:	4803      	ldr	r0, [pc, #12]	@ (8002694 <BSP_LCD_LayerDefaultInit+0xbc>)
 8002686:	f004 f85d 	bl	8006744 <HAL_LTDC_EnableDither>
}
 800268a:	bf00      	nop
 800268c:	3740      	adds	r7, #64	@ 0x40
 800268e:	46bd      	mov	sp, r7
 8002690:	bd80      	pop	{r7, pc}
 8002692:	bf00      	nop
 8002694:	20000f34 	.word	0x20000f34
 8002698:	20001050 	.word	0x20001050
 800269c:	20000044 	.word	0x20000044

080026a0 <BSP_LCD_SelectLayer>:
/**
  * @brief  Selects the LCD Layer.
  * @param  LayerIndex: the Layer foreground or background.
  */
void BSP_LCD_SelectLayer(uint32_t LayerIndex)
{
 80026a0:	b480      	push	{r7}
 80026a2:	b083      	sub	sp, #12
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	6078      	str	r0, [r7, #4]
  ActiveLayer = LayerIndex;
 80026a8:	4a04      	ldr	r2, [pc, #16]	@ (80026bc <BSP_LCD_SelectLayer+0x1c>)
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	6013      	str	r3, [r2, #0]
}
 80026ae:	bf00      	nop
 80026b0:	370c      	adds	r7, #12
 80026b2:	46bd      	mov	sp, r7
 80026b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b8:	4770      	bx	lr
 80026ba:	bf00      	nop
 80026bc:	2000104c 	.word	0x2000104c

080026c0 <BSP_LCD_SetTextColor>:
/**
  * @brief  Sets the Text color.
  * @param  Color: the Text color code ARGB(8-8-8-8)
  */
void BSP_LCD_SetTextColor(uint32_t Color)
{
 80026c0:	b480      	push	{r7}
 80026c2:	b083      	sub	sp, #12
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].TextColor = Color;
 80026c8:	4b07      	ldr	r3, [pc, #28]	@ (80026e8 <BSP_LCD_SetTextColor+0x28>)
 80026ca:	681a      	ldr	r2, [r3, #0]
 80026cc:	4907      	ldr	r1, [pc, #28]	@ (80026ec <BSP_LCD_SetTextColor+0x2c>)
 80026ce:	4613      	mov	r3, r2
 80026d0:	005b      	lsls	r3, r3, #1
 80026d2:	4413      	add	r3, r2
 80026d4:	009b      	lsls	r3, r3, #2
 80026d6:	440b      	add	r3, r1
 80026d8:	687a      	ldr	r2, [r7, #4]
 80026da:	601a      	str	r2, [r3, #0]
}
 80026dc:	bf00      	nop
 80026de:	370c      	adds	r7, #12
 80026e0:	46bd      	mov	sp, r7
 80026e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e6:	4770      	bx	lr
 80026e8:	2000104c 	.word	0x2000104c
 80026ec:	20001050 	.word	0x20001050

080026f0 <BSP_LCD_SetBackColor>:
/**
  * @brief  Sets the Background color.
  * @param  Color: the layer Background color code ARGB(8-8-8-8)
  */
void BSP_LCD_SetBackColor(uint32_t Color)
{
 80026f0:	b480      	push	{r7}
 80026f2:	b083      	sub	sp, #12
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].BackColor = Color;
 80026f8:	4b08      	ldr	r3, [pc, #32]	@ (800271c <BSP_LCD_SetBackColor+0x2c>)
 80026fa:	681a      	ldr	r2, [r3, #0]
 80026fc:	4908      	ldr	r1, [pc, #32]	@ (8002720 <BSP_LCD_SetBackColor+0x30>)
 80026fe:	4613      	mov	r3, r2
 8002700:	005b      	lsls	r3, r3, #1
 8002702:	4413      	add	r3, r2
 8002704:	009b      	lsls	r3, r3, #2
 8002706:	440b      	add	r3, r1
 8002708:	3304      	adds	r3, #4
 800270a:	687a      	ldr	r2, [r7, #4]
 800270c:	601a      	str	r2, [r3, #0]
}
 800270e:	bf00      	nop
 8002710:	370c      	adds	r7, #12
 8002712:	46bd      	mov	sp, r7
 8002714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002718:	4770      	bx	lr
 800271a:	bf00      	nop
 800271c:	2000104c 	.word	0x2000104c
 8002720:	20001050 	.word	0x20001050

08002724 <BSP_LCD_SetFont>:
/**
  * @brief  Sets the Text Font.
  * @param  pFonts: the layer font to be used
  */
void BSP_LCD_SetFont(sFONT *pFonts)
{
 8002724:	b480      	push	{r7}
 8002726:	b083      	sub	sp, #12
 8002728:	af00      	add	r7, sp, #0
 800272a:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].pFont = pFonts;
 800272c:	4b08      	ldr	r3, [pc, #32]	@ (8002750 <BSP_LCD_SetFont+0x2c>)
 800272e:	681a      	ldr	r2, [r3, #0]
 8002730:	4908      	ldr	r1, [pc, #32]	@ (8002754 <BSP_LCD_SetFont+0x30>)
 8002732:	4613      	mov	r3, r2
 8002734:	005b      	lsls	r3, r3, #1
 8002736:	4413      	add	r3, r2
 8002738:	009b      	lsls	r3, r3, #2
 800273a:	440b      	add	r3, r1
 800273c:	3308      	adds	r3, #8
 800273e:	687a      	ldr	r2, [r7, #4]
 8002740:	601a      	str	r2, [r3, #0]
}
 8002742:	bf00      	nop
 8002744:	370c      	adds	r7, #12
 8002746:	46bd      	mov	sp, r7
 8002748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800274c:	4770      	bx	lr
 800274e:	bf00      	nop
 8002750:	2000104c 	.word	0x2000104c
 8002754:	20001050 	.word	0x20001050

08002758 <BSP_LCD_Clear>:
/**
  * @brief  Clears the hole LCD.
  * @param  Color: the color of the background
  */
void BSP_LCD_Clear(uint32_t Color)
{
 8002758:	b5f0      	push	{r4, r5, r6, r7, lr}
 800275a:	b085      	sub	sp, #20
 800275c:	af02      	add	r7, sp, #8
 800275e:	6078      	str	r0, [r7, #4]
  /* Clear the LCD */
  FillBuffer(ActiveLayer, (uint32_t *)(LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(),
 8002760:	4b0f      	ldr	r3, [pc, #60]	@ (80027a0 <BSP_LCD_Clear+0x48>)
 8002762:	681c      	ldr	r4, [r3, #0]
 8002764:	4b0e      	ldr	r3, [pc, #56]	@ (80027a0 <BSP_LCD_Clear+0x48>)
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	4a0e      	ldr	r2, [pc, #56]	@ (80027a4 <BSP_LCD_Clear+0x4c>)
 800276a:	2134      	movs	r1, #52	@ 0x34
 800276c:	fb01 f303 	mul.w	r3, r1, r3
 8002770:	4413      	add	r3, r2
 8002772:	335c      	adds	r3, #92	@ 0x5c
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	461e      	mov	r6, r3
 8002778:	f7ff ff16 	bl	80025a8 <BSP_LCD_GetXSize>
 800277c:	4605      	mov	r5, r0
 800277e:	f7ff ff1f 	bl	80025c0 <BSP_LCD_GetYSize>
 8002782:	4602      	mov	r2, r0
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	9301      	str	r3, [sp, #4]
 8002788:	2300      	movs	r3, #0
 800278a:	9300      	str	r3, [sp, #0]
 800278c:	4613      	mov	r3, r2
 800278e:	462a      	mov	r2, r5
 8002790:	4631      	mov	r1, r6
 8002792:	4620      	mov	r0, r4
 8002794:	f000 fb2a 	bl	8002dec <FillBuffer>
             BSP_LCD_GetYSize(), 0, Color);
}
 8002798:	bf00      	nop
 800279a:	370c      	adds	r7, #12
 800279c:	46bd      	mov	sp, r7
 800279e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80027a0:	2000104c 	.word	0x2000104c
 80027a4:	20000f34 	.word	0x20000f34

080027a8 <BSP_LCD_DisplayChar>:
  * @param  Xpos: start column address
  * @param  Ypos: the Line where to display the character shape
  * @param  Ascii: character ascii code, must be between 0x20 and 0x7E
  */
void BSP_LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 80027a8:	b590      	push	{r4, r7, lr}
 80027aa:	b083      	sub	sp, #12
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	4603      	mov	r3, r0
 80027b0:	80fb      	strh	r3, [r7, #6]
 80027b2:	460b      	mov	r3, r1
 80027b4:	80bb      	strh	r3, [r7, #4]
 80027b6:	4613      	mov	r3, r2
 80027b8:	70fb      	strb	r3, [r7, #3]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii - ' ') *\
 80027ba:	4b1b      	ldr	r3, [pc, #108]	@ (8002828 <BSP_LCD_DisplayChar+0x80>)
 80027bc:	681a      	ldr	r2, [r3, #0]
 80027be:	491b      	ldr	r1, [pc, #108]	@ (800282c <BSP_LCD_DisplayChar+0x84>)
 80027c0:	4613      	mov	r3, r2
 80027c2:	005b      	lsls	r3, r3, #1
 80027c4:	4413      	add	r3, r2
 80027c6:	009b      	lsls	r3, r3, #2
 80027c8:	440b      	add	r3, r1
 80027ca:	3308      	adds	r3, #8
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	6819      	ldr	r1, [r3, #0]
 80027d0:	78fb      	ldrb	r3, [r7, #3]
 80027d2:	f1a3 0020 	sub.w	r0, r3, #32
                                                           DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 80027d6:	4b14      	ldr	r3, [pc, #80]	@ (8002828 <BSP_LCD_DisplayChar+0x80>)
 80027d8:	681a      	ldr	r2, [r3, #0]
 80027da:	4c14      	ldr	r4, [pc, #80]	@ (800282c <BSP_LCD_DisplayChar+0x84>)
 80027dc:	4613      	mov	r3, r2
 80027de:	005b      	lsls	r3, r3, #1
 80027e0:	4413      	add	r3, r2
 80027e2:	009b      	lsls	r3, r3, #2
 80027e4:	4423      	add	r3, r4
 80027e6:	3308      	adds	r3, #8
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	88db      	ldrh	r3, [r3, #6]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii - ' ') *\
 80027ec:	fb03 f000 	mul.w	r0, r3, r0
                                                           DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 80027f0:	4b0d      	ldr	r3, [pc, #52]	@ (8002828 <BSP_LCD_DisplayChar+0x80>)
 80027f2:	681a      	ldr	r2, [r3, #0]
 80027f4:	4c0d      	ldr	r4, [pc, #52]	@ (800282c <BSP_LCD_DisplayChar+0x84>)
 80027f6:	4613      	mov	r3, r2
 80027f8:	005b      	lsls	r3, r3, #1
 80027fa:	4413      	add	r3, r2
 80027fc:	009b      	lsls	r3, r3, #2
 80027fe:	4423      	add	r3, r4
 8002800:	3308      	adds	r3, #8
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	889b      	ldrh	r3, [r3, #4]
 8002806:	3307      	adds	r3, #7
 8002808:	2b00      	cmp	r3, #0
 800280a:	da00      	bge.n	800280e <BSP_LCD_DisplayChar+0x66>
 800280c:	3307      	adds	r3, #7
 800280e:	10db      	asrs	r3, r3, #3
 8002810:	fb00 f303 	mul.w	r3, r0, r3
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii - ' ') *\
 8002814:	18ca      	adds	r2, r1, r3
 8002816:	88b9      	ldrh	r1, [r7, #4]
 8002818:	88fb      	ldrh	r3, [r7, #6]
 800281a:	4618      	mov	r0, r3
 800281c:	f000 fa2c 	bl	8002c78 <DrawChar>
}
 8002820:	bf00      	nop
 8002822:	370c      	adds	r7, #12
 8002824:	46bd      	mov	sp, r7
 8002826:	bd90      	pop	{r4, r7, pc}
 8002828:	2000104c 	.word	0x2000104c
 800282c:	20001050 	.word	0x20001050

08002830 <BSP_LCD_DisplayStringAt>:
  *                @arg CENTER_MODE
  *                @arg RIGHT_MODE
  *                @arg LEFT_MODE
  */
void BSP_LCD_DisplayStringAt(uint16_t X, uint16_t Y, uint8_t *pText, Text_AlignModeTypdef mode)
{
 8002830:	b5b0      	push	{r4, r5, r7, lr}
 8002832:	b088      	sub	sp, #32
 8002834:	af00      	add	r7, sp, #0
 8002836:	60ba      	str	r2, [r7, #8]
 8002838:	461a      	mov	r2, r3
 800283a:	4603      	mov	r3, r0
 800283c:	81fb      	strh	r3, [r7, #14]
 800283e:	460b      	mov	r3, r1
 8002840:	81bb      	strh	r3, [r7, #12]
 8002842:	4613      	mov	r3, r2
 8002844:	71fb      	strb	r3, [r7, #7]
  uint16_t refcolumn = 1, i = 0;
 8002846:	2301      	movs	r3, #1
 8002848:	83fb      	strh	r3, [r7, #30]
 800284a:	2300      	movs	r3, #0
 800284c:	83bb      	strh	r3, [r7, #28]
  uint32_t size = 0, xsize = 0;
 800284e:	2300      	movs	r3, #0
 8002850:	61bb      	str	r3, [r7, #24]
 8002852:	2300      	movs	r3, #0
 8002854:	613b      	str	r3, [r7, #16]
  uint8_t  *ptr = pText;
 8002856:	68bb      	ldr	r3, [r7, #8]
 8002858:	617b      	str	r3, [r7, #20]

  /* Get the text size */
  while (*ptr++) { size ++ ; }
 800285a:	e002      	b.n	8002862 <BSP_LCD_DisplayStringAt+0x32>
 800285c:	69bb      	ldr	r3, [r7, #24]
 800285e:	3301      	adds	r3, #1
 8002860:	61bb      	str	r3, [r7, #24]
 8002862:	697b      	ldr	r3, [r7, #20]
 8002864:	1c5a      	adds	r2, r3, #1
 8002866:	617a      	str	r2, [r7, #20]
 8002868:	781b      	ldrb	r3, [r3, #0]
 800286a:	2b00      	cmp	r3, #0
 800286c:	d1f6      	bne.n	800285c <BSP_LCD_DisplayStringAt+0x2c>

  /* Characters number per line */
  xsize = (BSP_LCD_GetXSize() / DrawProp[ActiveLayer].pFont->Width);
 800286e:	f7ff fe9b 	bl	80025a8 <BSP_LCD_GetXSize>
 8002872:	4601      	mov	r1, r0
 8002874:	4b4b      	ldr	r3, [pc, #300]	@ (80029a4 <BSP_LCD_DisplayStringAt+0x174>)
 8002876:	681a      	ldr	r2, [r3, #0]
 8002878:	484b      	ldr	r0, [pc, #300]	@ (80029a8 <BSP_LCD_DisplayStringAt+0x178>)
 800287a:	4613      	mov	r3, r2
 800287c:	005b      	lsls	r3, r3, #1
 800287e:	4413      	add	r3, r2
 8002880:	009b      	lsls	r3, r3, #2
 8002882:	4403      	add	r3, r0
 8002884:	3308      	adds	r3, #8
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	889b      	ldrh	r3, [r3, #4]
 800288a:	fbb1 f3f3 	udiv	r3, r1, r3
 800288e:	613b      	str	r3, [r7, #16]

  switch (mode)
 8002890:	79fb      	ldrb	r3, [r7, #7]
 8002892:	2b03      	cmp	r3, #3
 8002894:	d01c      	beq.n	80028d0 <BSP_LCD_DisplayStringAt+0xa0>
 8002896:	2b03      	cmp	r3, #3
 8002898:	dc33      	bgt.n	8002902 <BSP_LCD_DisplayStringAt+0xd2>
 800289a:	2b01      	cmp	r3, #1
 800289c:	d002      	beq.n	80028a4 <BSP_LCD_DisplayStringAt+0x74>
 800289e:	2b02      	cmp	r3, #2
 80028a0:	d019      	beq.n	80028d6 <BSP_LCD_DisplayStringAt+0xa6>
 80028a2:	e02e      	b.n	8002902 <BSP_LCD_DisplayStringAt+0xd2>
  {
    case CENTER_MODE:
    {
      refcolumn = X + ((xsize - size) * DrawProp[ActiveLayer].pFont->Width) / 2;
 80028a4:	693a      	ldr	r2, [r7, #16]
 80028a6:	69bb      	ldr	r3, [r7, #24]
 80028a8:	1ad1      	subs	r1, r2, r3
 80028aa:	4b3e      	ldr	r3, [pc, #248]	@ (80029a4 <BSP_LCD_DisplayStringAt+0x174>)
 80028ac:	681a      	ldr	r2, [r3, #0]
 80028ae:	483e      	ldr	r0, [pc, #248]	@ (80029a8 <BSP_LCD_DisplayStringAt+0x178>)
 80028b0:	4613      	mov	r3, r2
 80028b2:	005b      	lsls	r3, r3, #1
 80028b4:	4413      	add	r3, r2
 80028b6:	009b      	lsls	r3, r3, #2
 80028b8:	4403      	add	r3, r0
 80028ba:	3308      	adds	r3, #8
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	889b      	ldrh	r3, [r3, #4]
 80028c0:	fb01 f303 	mul.w	r3, r1, r3
 80028c4:	085b      	lsrs	r3, r3, #1
 80028c6:	b29a      	uxth	r2, r3
 80028c8:	89fb      	ldrh	r3, [r7, #14]
 80028ca:	4413      	add	r3, r2
 80028cc:	83fb      	strh	r3, [r7, #30]
      break;
 80028ce:	e01b      	b.n	8002908 <BSP_LCD_DisplayStringAt+0xd8>
    }
    case LEFT_MODE:
    {
      refcolumn = X;
 80028d0:	89fb      	ldrh	r3, [r7, #14]
 80028d2:	83fb      	strh	r3, [r7, #30]
      break;
 80028d4:	e018      	b.n	8002908 <BSP_LCD_DisplayStringAt+0xd8>
    }
    case RIGHT_MODE:
    {
      refcolumn = X + ((xsize - size) * DrawProp[ActiveLayer].pFont->Width);
 80028d6:	693a      	ldr	r2, [r7, #16]
 80028d8:	69bb      	ldr	r3, [r7, #24]
 80028da:	1ad3      	subs	r3, r2, r3
 80028dc:	b299      	uxth	r1, r3
 80028de:	4b31      	ldr	r3, [pc, #196]	@ (80029a4 <BSP_LCD_DisplayStringAt+0x174>)
 80028e0:	681a      	ldr	r2, [r3, #0]
 80028e2:	4831      	ldr	r0, [pc, #196]	@ (80029a8 <BSP_LCD_DisplayStringAt+0x178>)
 80028e4:	4613      	mov	r3, r2
 80028e6:	005b      	lsls	r3, r3, #1
 80028e8:	4413      	add	r3, r2
 80028ea:	009b      	lsls	r3, r3, #2
 80028ec:	4403      	add	r3, r0
 80028ee:	3308      	adds	r3, #8
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	889b      	ldrh	r3, [r3, #4]
 80028f4:	fb11 f303 	smulbb	r3, r1, r3
 80028f8:	b29a      	uxth	r2, r3
 80028fa:	89fb      	ldrh	r3, [r7, #14]
 80028fc:	4413      	add	r3, r2
 80028fe:	83fb      	strh	r3, [r7, #30]
      break;
 8002900:	e002      	b.n	8002908 <BSP_LCD_DisplayStringAt+0xd8>
    }
    default:
    {
      refcolumn = X;
 8002902:	89fb      	ldrh	r3, [r7, #14]
 8002904:	83fb      	strh	r3, [r7, #30]
      break;
 8002906:	bf00      	nop
    }
  }

  /* Send the string character by character on LCD */
  while ((*pText != 0) & (((BSP_LCD_GetXSize() - (i * DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >=
 8002908:	e01a      	b.n	8002940 <BSP_LCD_DisplayStringAt+0x110>
                          DrawProp[ActiveLayer].pFont->Width))
  {
    /* Display one character on LCD */
    BSP_LCD_DisplayChar(refcolumn, Y, *pText);
 800290a:	68bb      	ldr	r3, [r7, #8]
 800290c:	781a      	ldrb	r2, [r3, #0]
 800290e:	89b9      	ldrh	r1, [r7, #12]
 8002910:	8bfb      	ldrh	r3, [r7, #30]
 8002912:	4618      	mov	r0, r3
 8002914:	f7ff ff48 	bl	80027a8 <BSP_LCD_DisplayChar>
    /* Decrement the column position by 16 */
    refcolumn += DrawProp[ActiveLayer].pFont->Width;
 8002918:	4b22      	ldr	r3, [pc, #136]	@ (80029a4 <BSP_LCD_DisplayStringAt+0x174>)
 800291a:	681a      	ldr	r2, [r3, #0]
 800291c:	4922      	ldr	r1, [pc, #136]	@ (80029a8 <BSP_LCD_DisplayStringAt+0x178>)
 800291e:	4613      	mov	r3, r2
 8002920:	005b      	lsls	r3, r3, #1
 8002922:	4413      	add	r3, r2
 8002924:	009b      	lsls	r3, r3, #2
 8002926:	440b      	add	r3, r1
 8002928:	3308      	adds	r3, #8
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	889a      	ldrh	r2, [r3, #4]
 800292e:	8bfb      	ldrh	r3, [r7, #30]
 8002930:	4413      	add	r3, r2
 8002932:	83fb      	strh	r3, [r7, #30]
    /* Point on the next character */
    pText++;
 8002934:	68bb      	ldr	r3, [r7, #8]
 8002936:	3301      	adds	r3, #1
 8002938:	60bb      	str	r3, [r7, #8]
    i++;
 800293a:	8bbb      	ldrh	r3, [r7, #28]
 800293c:	3301      	adds	r3, #1
 800293e:	83bb      	strh	r3, [r7, #28]
  while ((*pText != 0) & (((BSP_LCD_GetXSize() - (i * DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >=
 8002940:	68bb      	ldr	r3, [r7, #8]
 8002942:	781b      	ldrb	r3, [r3, #0]
 8002944:	2b00      	cmp	r3, #0
 8002946:	bf14      	ite	ne
 8002948:	2301      	movne	r3, #1
 800294a:	2300      	moveq	r3, #0
 800294c:	b2dc      	uxtb	r4, r3
 800294e:	f7ff fe2b 	bl	80025a8 <BSP_LCD_GetXSize>
 8002952:	8bb9      	ldrh	r1, [r7, #28]
 8002954:	4b13      	ldr	r3, [pc, #76]	@ (80029a4 <BSP_LCD_DisplayStringAt+0x174>)
 8002956:	681a      	ldr	r2, [r3, #0]
 8002958:	4d13      	ldr	r5, [pc, #76]	@ (80029a8 <BSP_LCD_DisplayStringAt+0x178>)
 800295a:	4613      	mov	r3, r2
 800295c:	005b      	lsls	r3, r3, #1
 800295e:	4413      	add	r3, r2
 8002960:	009b      	lsls	r3, r3, #2
 8002962:	442b      	add	r3, r5
 8002964:	3308      	adds	r3, #8
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	889b      	ldrh	r3, [r3, #4]
 800296a:	fb01 f303 	mul.w	r3, r1, r3
 800296e:	1ac3      	subs	r3, r0, r3
 8002970:	b299      	uxth	r1, r3
                          DrawProp[ActiveLayer].pFont->Width))
 8002972:	4b0c      	ldr	r3, [pc, #48]	@ (80029a4 <BSP_LCD_DisplayStringAt+0x174>)
 8002974:	681a      	ldr	r2, [r3, #0]
 8002976:	480c      	ldr	r0, [pc, #48]	@ (80029a8 <BSP_LCD_DisplayStringAt+0x178>)
 8002978:	4613      	mov	r3, r2
 800297a:	005b      	lsls	r3, r3, #1
 800297c:	4413      	add	r3, r2
 800297e:	009b      	lsls	r3, r3, #2
 8002980:	4403      	add	r3, r0
 8002982:	3308      	adds	r3, #8
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	889b      	ldrh	r3, [r3, #4]
  while ((*pText != 0) & (((BSP_LCD_GetXSize() - (i * DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >=
 8002988:	4299      	cmp	r1, r3
 800298a:	bf2c      	ite	cs
 800298c:	2301      	movcs	r3, #1
 800298e:	2300      	movcc	r3, #0
 8002990:	b2db      	uxtb	r3, r3
 8002992:	4023      	ands	r3, r4
 8002994:	b2db      	uxtb	r3, r3
 8002996:	2b00      	cmp	r3, #0
 8002998:	d1b7      	bne.n	800290a <BSP_LCD_DisplayStringAt+0xda>
  }
}
 800299a:	bf00      	nop
 800299c:	bf00      	nop
 800299e:	3720      	adds	r7, #32
 80029a0:	46bd      	mov	sp, r7
 80029a2:	bdb0      	pop	{r4, r5, r7, pc}
 80029a4:	2000104c 	.word	0x2000104c
 80029a8:	20001050 	.word	0x20001050

080029ac <BSP_LCD_FillRect>:
  * @param  Ypos: the Y position
  * @param  Height: rectangle height
  * @param  Width: rectangle width
  */
void BSP_LCD_FillRect(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 80029ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80029b0:	b086      	sub	sp, #24
 80029b2:	af02      	add	r7, sp, #8
 80029b4:	4604      	mov	r4, r0
 80029b6:	4608      	mov	r0, r1
 80029b8:	4611      	mov	r1, r2
 80029ba:	461a      	mov	r2, r3
 80029bc:	4623      	mov	r3, r4
 80029be:	80fb      	strh	r3, [r7, #6]
 80029c0:	4603      	mov	r3, r0
 80029c2:	80bb      	strh	r3, [r7, #4]
 80029c4:	460b      	mov	r3, r1
 80029c6:	807b      	strh	r3, [r7, #2]
 80029c8:	4613      	mov	r3, r2
 80029ca:	803b      	strh	r3, [r7, #0]
  uint32_t xaddress = 0;
 80029cc:	2300      	movs	r3, #0
 80029ce:	60fb      	str	r3, [r7, #12]

  /* Set the text color */
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 80029d0:	4b20      	ldr	r3, [pc, #128]	@ (8002a54 <BSP_LCD_FillRect+0xa8>)
 80029d2:	681a      	ldr	r2, [r3, #0]
 80029d4:	4920      	ldr	r1, [pc, #128]	@ (8002a58 <BSP_LCD_FillRect+0xac>)
 80029d6:	4613      	mov	r3, r2
 80029d8:	005b      	lsls	r3, r3, #1
 80029da:	4413      	add	r3, r2
 80029dc:	009b      	lsls	r3, r3, #2
 80029de:	440b      	add	r3, r1
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	4618      	mov	r0, r3
 80029e4:	f7ff fe6c 	bl	80026c0 <BSP_LCD_SetTextColor>

  /* Get the rectangle start address */
  xaddress = (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4 * (BSP_LCD_GetXSize() * Ypos + Xpos);
 80029e8:	4b1a      	ldr	r3, [pc, #104]	@ (8002a54 <BSP_LCD_FillRect+0xa8>)
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	4a1b      	ldr	r2, [pc, #108]	@ (8002a5c <BSP_LCD_FillRect+0xb0>)
 80029ee:	2134      	movs	r1, #52	@ 0x34
 80029f0:	fb01 f303 	mul.w	r3, r1, r3
 80029f4:	4413      	add	r3, r2
 80029f6:	335c      	adds	r3, #92	@ 0x5c
 80029f8:	681c      	ldr	r4, [r3, #0]
 80029fa:	f7ff fdd5 	bl	80025a8 <BSP_LCD_GetXSize>
 80029fe:	4602      	mov	r2, r0
 8002a00:	88bb      	ldrh	r3, [r7, #4]
 8002a02:	fb03 f202 	mul.w	r2, r3, r2
 8002a06:	88fb      	ldrh	r3, [r7, #6]
 8002a08:	4413      	add	r3, r2
 8002a0a:	009b      	lsls	r3, r3, #2
 8002a0c:	4423      	add	r3, r4
 8002a0e:	60fb      	str	r3, [r7, #12]

  /* Fill the rectangle */
  FillBuffer(ActiveLayer, (uint32_t *)xaddress, Width, Height, (BSP_LCD_GetXSize() - Width),
 8002a10:	4b10      	ldr	r3, [pc, #64]	@ (8002a54 <BSP_LCD_FillRect+0xa8>)
 8002a12:	681c      	ldr	r4, [r3, #0]
 8002a14:	68fd      	ldr	r5, [r7, #12]
 8002a16:	887e      	ldrh	r6, [r7, #2]
 8002a18:	f8b7 8000 	ldrh.w	r8, [r7]
 8002a1c:	f7ff fdc4 	bl	80025a8 <BSP_LCD_GetXSize>
 8002a20:	4602      	mov	r2, r0
 8002a22:	887b      	ldrh	r3, [r7, #2]
 8002a24:	1ad1      	subs	r1, r2, r3
 8002a26:	4b0b      	ldr	r3, [pc, #44]	@ (8002a54 <BSP_LCD_FillRect+0xa8>)
 8002a28:	681a      	ldr	r2, [r3, #0]
 8002a2a:	480b      	ldr	r0, [pc, #44]	@ (8002a58 <BSP_LCD_FillRect+0xac>)
 8002a2c:	4613      	mov	r3, r2
 8002a2e:	005b      	lsls	r3, r3, #1
 8002a30:	4413      	add	r3, r2
 8002a32:	009b      	lsls	r3, r3, #2
 8002a34:	4403      	add	r3, r0
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	9301      	str	r3, [sp, #4]
 8002a3a:	9100      	str	r1, [sp, #0]
 8002a3c:	4643      	mov	r3, r8
 8002a3e:	4632      	mov	r2, r6
 8002a40:	4629      	mov	r1, r5
 8002a42:	4620      	mov	r0, r4
 8002a44:	f000 f9d2 	bl	8002dec <FillBuffer>
             DrawProp[ActiveLayer].TextColor);
}
 8002a48:	bf00      	nop
 8002a4a:	3710      	adds	r7, #16
 8002a4c:	46bd      	mov	sp, r7
 8002a4e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002a52:	bf00      	nop
 8002a54:	2000104c 	.word	0x2000104c
 8002a58:	20001050 	.word	0x20001050
 8002a5c:	20000f34 	.word	0x20000f34

08002a60 <BSP_LCD_DisplayOn>:

/**
  * @brief  Enables the Display.
  */
void BSP_LCD_DisplayOn(void)
{
 8002a60:	b580      	push	{r7, lr}
 8002a62:	af00      	add	r7, sp, #0
  if (LcdDrv->DisplayOn != NULL)
 8002a64:	4b05      	ldr	r3, [pc, #20]	@ (8002a7c <BSP_LCD_DisplayOn+0x1c>)
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	689b      	ldr	r3, [r3, #8]
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d003      	beq.n	8002a76 <BSP_LCD_DisplayOn+0x16>
  {
    LcdDrv->DisplayOn();
 8002a6e:	4b03      	ldr	r3, [pc, #12]	@ (8002a7c <BSP_LCD_DisplayOn+0x1c>)
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	689b      	ldr	r3, [r3, #8]
 8002a74:	4798      	blx	r3
  }
}
 8002a76:	bf00      	nop
 8002a78:	bd80      	pop	{r7, pc}
 8002a7a:	bf00      	nop
 8002a7c:	20001068 	.word	0x20001068

08002a80 <BSP_LCD_MspInit>:

/**
  * @brief  Initializes the LTDC MSP.
  */
__weak void BSP_LCD_MspInit(void)
{
 8002a80:	b580      	push	{r7, lr}
 8002a82:	b08e      	sub	sp, #56	@ 0x38
 8002a84:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;

  /* Enable the LTDC and DMA2D Clock */
  __HAL_RCC_LTDC_CLK_ENABLE();
 8002a86:	2300      	movs	r3, #0
 8002a88:	623b      	str	r3, [r7, #32]
 8002a8a:	4b61      	ldr	r3, [pc, #388]	@ (8002c10 <BSP_LCD_MspInit+0x190>)
 8002a8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a8e:	4a60      	ldr	r2, [pc, #384]	@ (8002c10 <BSP_LCD_MspInit+0x190>)
 8002a90:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002a94:	6453      	str	r3, [r2, #68]	@ 0x44
 8002a96:	4b5e      	ldr	r3, [pc, #376]	@ (8002c10 <BSP_LCD_MspInit+0x190>)
 8002a98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a9a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002a9e:	623b      	str	r3, [r7, #32]
 8002aa0:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_DMA2D_CLK_ENABLE();
 8002aa2:	2300      	movs	r3, #0
 8002aa4:	61fb      	str	r3, [r7, #28]
 8002aa6:	4b5a      	ldr	r3, [pc, #360]	@ (8002c10 <BSP_LCD_MspInit+0x190>)
 8002aa8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002aaa:	4a59      	ldr	r2, [pc, #356]	@ (8002c10 <BSP_LCD_MspInit+0x190>)
 8002aac:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002ab0:	6313      	str	r3, [r2, #48]	@ 0x30
 8002ab2:	4b57      	ldr	r3, [pc, #348]	@ (8002c10 <BSP_LCD_MspInit+0x190>)
 8002ab4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ab6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002aba:	61fb      	str	r3, [r7, #28]
 8002abc:	69fb      	ldr	r3, [r7, #28]

  /* Enable GPIOs clock */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002abe:	2300      	movs	r3, #0
 8002ac0:	61bb      	str	r3, [r7, #24]
 8002ac2:	4b53      	ldr	r3, [pc, #332]	@ (8002c10 <BSP_LCD_MspInit+0x190>)
 8002ac4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ac6:	4a52      	ldr	r2, [pc, #328]	@ (8002c10 <BSP_LCD_MspInit+0x190>)
 8002ac8:	f043 0301 	orr.w	r3, r3, #1
 8002acc:	6313      	str	r3, [r2, #48]	@ 0x30
 8002ace:	4b50      	ldr	r3, [pc, #320]	@ (8002c10 <BSP_LCD_MspInit+0x190>)
 8002ad0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ad2:	f003 0301 	and.w	r3, r3, #1
 8002ad6:	61bb      	str	r3, [r7, #24]
 8002ad8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ada:	2300      	movs	r3, #0
 8002adc:	617b      	str	r3, [r7, #20]
 8002ade:	4b4c      	ldr	r3, [pc, #304]	@ (8002c10 <BSP_LCD_MspInit+0x190>)
 8002ae0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ae2:	4a4b      	ldr	r2, [pc, #300]	@ (8002c10 <BSP_LCD_MspInit+0x190>)
 8002ae4:	f043 0302 	orr.w	r3, r3, #2
 8002ae8:	6313      	str	r3, [r2, #48]	@ 0x30
 8002aea:	4b49      	ldr	r3, [pc, #292]	@ (8002c10 <BSP_LCD_MspInit+0x190>)
 8002aec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002aee:	f003 0302 	and.w	r3, r3, #2
 8002af2:	617b      	str	r3, [r7, #20]
 8002af4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002af6:	2300      	movs	r3, #0
 8002af8:	613b      	str	r3, [r7, #16]
 8002afa:	4b45      	ldr	r3, [pc, #276]	@ (8002c10 <BSP_LCD_MspInit+0x190>)
 8002afc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002afe:	4a44      	ldr	r2, [pc, #272]	@ (8002c10 <BSP_LCD_MspInit+0x190>)
 8002b00:	f043 0304 	orr.w	r3, r3, #4
 8002b04:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b06:	4b42      	ldr	r3, [pc, #264]	@ (8002c10 <BSP_LCD_MspInit+0x190>)
 8002b08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b0a:	f003 0304 	and.w	r3, r3, #4
 8002b0e:	613b      	str	r3, [r7, #16]
 8002b10:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002b12:	2300      	movs	r3, #0
 8002b14:	60fb      	str	r3, [r7, #12]
 8002b16:	4b3e      	ldr	r3, [pc, #248]	@ (8002c10 <BSP_LCD_MspInit+0x190>)
 8002b18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b1a:	4a3d      	ldr	r2, [pc, #244]	@ (8002c10 <BSP_LCD_MspInit+0x190>)
 8002b1c:	f043 0308 	orr.w	r3, r3, #8
 8002b20:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b22:	4b3b      	ldr	r3, [pc, #236]	@ (8002c10 <BSP_LCD_MspInit+0x190>)
 8002b24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b26:	f003 0308 	and.w	r3, r3, #8
 8002b2a:	60fb      	str	r3, [r7, #12]
 8002b2c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002b2e:	2300      	movs	r3, #0
 8002b30:	60bb      	str	r3, [r7, #8]
 8002b32:	4b37      	ldr	r3, [pc, #220]	@ (8002c10 <BSP_LCD_MspInit+0x190>)
 8002b34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b36:	4a36      	ldr	r2, [pc, #216]	@ (8002c10 <BSP_LCD_MspInit+0x190>)
 8002b38:	f043 0320 	orr.w	r3, r3, #32
 8002b3c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b3e:	4b34      	ldr	r3, [pc, #208]	@ (8002c10 <BSP_LCD_MspInit+0x190>)
 8002b40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b42:	f003 0320 	and.w	r3, r3, #32
 8002b46:	60bb      	str	r3, [r7, #8]
 8002b48:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8002b4a:	2300      	movs	r3, #0
 8002b4c:	607b      	str	r3, [r7, #4]
 8002b4e:	4b30      	ldr	r3, [pc, #192]	@ (8002c10 <BSP_LCD_MspInit+0x190>)
 8002b50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b52:	4a2f      	ldr	r2, [pc, #188]	@ (8002c10 <BSP_LCD_MspInit+0x190>)
 8002b54:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002b58:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b5a:	4b2d      	ldr	r3, [pc, #180]	@ (8002c10 <BSP_LCD_MspInit+0x190>)
 8002b5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b5e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b62:	607b      	str	r3, [r7, #4]
 8002b64:	687b      	ldr	r3, [r7, #4]
            |  LCD_TFT CLK   <-> PG.07  | LCD_TFT DE   <->  PF.10 |
             -----------------------------------------------------
  */

  /* GPIOA configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_6 |
 8002b66:	f641 0358 	movw	r3, #6232	@ 0x1858
 8002b6a:	627b      	str	r3, [r7, #36]	@ 0x24
                           GPIO_PIN_11 | GPIO_PIN_12;
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 8002b6c:	2302      	movs	r3, #2
 8002b6e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 8002b70:	2300      	movs	r3, #0
 8002b72:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 8002b74:	2302      	movs	r3, #2
 8002b76:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStructure.Alternate = GPIO_AF14_LTDC;
 8002b78:	230e      	movs	r3, #14
 8002b7a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);
 8002b7c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002b80:	4619      	mov	r1, r3
 8002b82:	4824      	ldr	r0, [pc, #144]	@ (8002c14 <BSP_LCD_MspInit+0x194>)
 8002b84:	f001 f9f2 	bl	8003f6c <HAL_GPIO_Init>

  /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_8 | \
 8002b88:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8002b8c:	627b      	str	r3, [r7, #36]	@ 0x24
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8002b8e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002b92:	4619      	mov	r1, r3
 8002b94:	4820      	ldr	r0, [pc, #128]	@ (8002c18 <BSP_LCD_MspInit+0x198>)
 8002b96:	f001 f9e9 	bl	8003f6c <HAL_GPIO_Init>

  /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_10;
 8002b9a:	f44f 6398 	mov.w	r3, #1216	@ 0x4c0
 8002b9e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);
 8002ba0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002ba4:	4619      	mov	r1, r3
 8002ba6:	481d      	ldr	r0, [pc, #116]	@ (8002c1c <BSP_LCD_MspInit+0x19c>)
 8002ba8:	f001 f9e0 	bl	8003f6c <HAL_GPIO_Init>

  /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_6;
 8002bac:	2348      	movs	r3, #72	@ 0x48
 8002bae:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 8002bb0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002bb4:	4619      	mov	r1, r3
 8002bb6:	481a      	ldr	r0, [pc, #104]	@ (8002c20 <BSP_LCD_MspInit+0x1a0>)
 8002bb8:	f001 f9d8 	bl	8003f6c <HAL_GPIO_Init>

  /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10;
 8002bbc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002bc0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);
 8002bc2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002bc6:	4619      	mov	r1, r3
 8002bc8:	4816      	ldr	r0, [pc, #88]	@ (8002c24 <BSP_LCD_MspInit+0x1a4>)
 8002bca:	f001 f9cf 	bl	8003f6c <HAL_GPIO_Init>

  /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | \
 8002bce:	f44f 630c 	mov.w	r3, #2240	@ 0x8c0
 8002bd2:	627b      	str	r3, [r7, #36]	@ 0x24
                           GPIO_PIN_11;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8002bd4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002bd8:	4619      	mov	r1, r3
 8002bda:	4813      	ldr	r0, [pc, #76]	@ (8002c28 <BSP_LCD_MspInit+0x1a8>)
 8002bdc:	f001 f9c6 	bl	8003f6c <HAL_GPIO_Init>

  /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 8002be0:	2303      	movs	r3, #3
 8002be2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStructure.Alternate = GPIO_AF9_LTDC;
 8002be4:	2309      	movs	r3, #9
 8002be6:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8002be8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002bec:	4619      	mov	r1, r3
 8002bee:	480a      	ldr	r0, [pc, #40]	@ (8002c18 <BSP_LCD_MspInit+0x198>)
 8002bf0:	f001 f9bc 	bl	8003f6c <HAL_GPIO_Init>

  /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10 | GPIO_PIN_12;
 8002bf4:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002bf8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8002bfa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002bfe:	4619      	mov	r1, r3
 8002c00:	4809      	ldr	r0, [pc, #36]	@ (8002c28 <BSP_LCD_MspInit+0x1a8>)
 8002c02:	f001 f9b3 	bl	8003f6c <HAL_GPIO_Init>
}
 8002c06:	bf00      	nop
 8002c08:	3738      	adds	r7, #56	@ 0x38
 8002c0a:	46bd      	mov	sp, r7
 8002c0c:	bd80      	pop	{r7, pc}
 8002c0e:	bf00      	nop
 8002c10:	40023800 	.word	0x40023800
 8002c14:	40020000 	.word	0x40020000
 8002c18:	40020400 	.word	0x40020400
 8002c1c:	40020800 	.word	0x40020800
 8002c20:	40020c00 	.word	0x40020c00
 8002c24:	40021400 	.word	0x40021400
 8002c28:	40021800 	.word	0x40021800

08002c2c <BSP_LCD_DrawPixel>:
  * @param  Xpos: the X position
  * @param  Ypos: the Y position
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
 8002c2c:	b5b0      	push	{r4, r5, r7, lr}
 8002c2e:	b082      	sub	sp, #8
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	4603      	mov	r3, r0
 8002c34:	603a      	str	r2, [r7, #0]
 8002c36:	80fb      	strh	r3, [r7, #6]
 8002c38:	460b      	mov	r3, r1
 8002c3a:	80bb      	strh	r3, [r7, #4]
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t *)(LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4 * (Ypos * BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 8002c3c:	4b0c      	ldr	r3, [pc, #48]	@ (8002c70 <BSP_LCD_DrawPixel+0x44>)
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	4a0c      	ldr	r2, [pc, #48]	@ (8002c74 <BSP_LCD_DrawPixel+0x48>)
 8002c42:	2134      	movs	r1, #52	@ 0x34
 8002c44:	fb01 f303 	mul.w	r3, r1, r3
 8002c48:	4413      	add	r3, r2
 8002c4a:	335c      	adds	r3, #92	@ 0x5c
 8002c4c:	681c      	ldr	r4, [r3, #0]
 8002c4e:	88bd      	ldrh	r5, [r7, #4]
 8002c50:	f7ff fcaa 	bl	80025a8 <BSP_LCD_GetXSize>
 8002c54:	4603      	mov	r3, r0
 8002c56:	fb03 f205 	mul.w	r2, r3, r5
 8002c5a:	88fb      	ldrh	r3, [r7, #6]
 8002c5c:	4413      	add	r3, r2
 8002c5e:	009b      	lsls	r3, r3, #2
 8002c60:	4423      	add	r3, r4
 8002c62:	461a      	mov	r2, r3
 8002c64:	683b      	ldr	r3, [r7, #0]
 8002c66:	6013      	str	r3, [r2, #0]
}
 8002c68:	bf00      	nop
 8002c6a:	3708      	adds	r7, #8
 8002c6c:	46bd      	mov	sp, r7
 8002c6e:	bdb0      	pop	{r4, r5, r7, pc}
 8002c70:	2000104c 	.word	0x2000104c
 8002c74:	20000f34 	.word	0x20000f34

08002c78 <DrawChar>:
  * @param  Xpos: the Line where to display the character shape
  * @param  Ypos: start column address
  * @param  c: pointer to the character data
  */
static void DrawChar(uint16_t Xpos, uint16_t Ypos, const uint8_t *c)
{
 8002c78:	b580      	push	{r7, lr}
 8002c7a:	b088      	sub	sp, #32
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	4603      	mov	r3, r0
 8002c80:	603a      	str	r2, [r7, #0]
 8002c82:	80fb      	strh	r3, [r7, #6]
 8002c84:	460b      	mov	r3, r1
 8002c86:	80bb      	strh	r3, [r7, #4]
  uint32_t i = 0, j = 0;
 8002c88:	2300      	movs	r3, #0
 8002c8a:	61fb      	str	r3, [r7, #28]
 8002c8c:	2300      	movs	r3, #0
 8002c8e:	61bb      	str	r3, [r7, #24]
  uint16_t height, width;
  uint8_t offset;
  uint8_t *pchar;
  uint32_t line = 0;
 8002c90:	2300      	movs	r3, #0
 8002c92:	617b      	str	r3, [r7, #20]

  height = DrawProp[ActiveLayer].pFont->Height;
 8002c94:	4b53      	ldr	r3, [pc, #332]	@ (8002de4 <DrawChar+0x16c>)
 8002c96:	681a      	ldr	r2, [r3, #0]
 8002c98:	4953      	ldr	r1, [pc, #332]	@ (8002de8 <DrawChar+0x170>)
 8002c9a:	4613      	mov	r3, r2
 8002c9c:	005b      	lsls	r3, r3, #1
 8002c9e:	4413      	add	r3, r2
 8002ca0:	009b      	lsls	r3, r3, #2
 8002ca2:	440b      	add	r3, r1
 8002ca4:	3308      	adds	r3, #8
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	88db      	ldrh	r3, [r3, #6]
 8002caa:	827b      	strh	r3, [r7, #18]
  width  = DrawProp[ActiveLayer].pFont->Width;
 8002cac:	4b4d      	ldr	r3, [pc, #308]	@ (8002de4 <DrawChar+0x16c>)
 8002cae:	681a      	ldr	r2, [r3, #0]
 8002cb0:	494d      	ldr	r1, [pc, #308]	@ (8002de8 <DrawChar+0x170>)
 8002cb2:	4613      	mov	r3, r2
 8002cb4:	005b      	lsls	r3, r3, #1
 8002cb6:	4413      	add	r3, r2
 8002cb8:	009b      	lsls	r3, r3, #2
 8002cba:	440b      	add	r3, r1
 8002cbc:	3308      	adds	r3, #8
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	889b      	ldrh	r3, [r3, #4]
 8002cc2:	823b      	strh	r3, [r7, #16]

  offset = 8 * ((width + 7) / 8) -  width ;
 8002cc4:	8a3b      	ldrh	r3, [r7, #16]
 8002cc6:	3307      	adds	r3, #7
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	da00      	bge.n	8002cce <DrawChar+0x56>
 8002ccc:	3307      	adds	r3, #7
 8002cce:	10db      	asrs	r3, r3, #3
 8002cd0:	b2db      	uxtb	r3, r3
 8002cd2:	00db      	lsls	r3, r3, #3
 8002cd4:	b2da      	uxtb	r2, r3
 8002cd6:	8a3b      	ldrh	r3, [r7, #16]
 8002cd8:	b2db      	uxtb	r3, r3
 8002cda:	1ad3      	subs	r3, r2, r3
 8002cdc:	73fb      	strb	r3, [r7, #15]

  for (i = 0; i < height; i++)
 8002cde:	2300      	movs	r3, #0
 8002ce0:	61fb      	str	r3, [r7, #28]
 8002ce2:	e076      	b.n	8002dd2 <DrawChar+0x15a>
  {
    pchar = ((uint8_t *)c + (width + 7) / 8 * i);
 8002ce4:	8a3b      	ldrh	r3, [r7, #16]
 8002ce6:	3307      	adds	r3, #7
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	da00      	bge.n	8002cee <DrawChar+0x76>
 8002cec:	3307      	adds	r3, #7
 8002cee:	10db      	asrs	r3, r3, #3
 8002cf0:	461a      	mov	r2, r3
 8002cf2:	69fb      	ldr	r3, [r7, #28]
 8002cf4:	fb02 f303 	mul.w	r3, r2, r3
 8002cf8:	683a      	ldr	r2, [r7, #0]
 8002cfa:	4413      	add	r3, r2
 8002cfc:	60bb      	str	r3, [r7, #8]

    switch (((width + 7) / 8))
 8002cfe:	8a3b      	ldrh	r3, [r7, #16]
 8002d00:	3307      	adds	r3, #7
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	da00      	bge.n	8002d08 <DrawChar+0x90>
 8002d06:	3307      	adds	r3, #7
 8002d08:	10db      	asrs	r3, r3, #3
 8002d0a:	2b01      	cmp	r3, #1
 8002d0c:	d002      	beq.n	8002d14 <DrawChar+0x9c>
 8002d0e:	2b02      	cmp	r3, #2
 8002d10:	d004      	beq.n	8002d1c <DrawChar+0xa4>
 8002d12:	e00c      	b.n	8002d2e <DrawChar+0xb6>
    {
      case 1:
        line =  pchar[0];
 8002d14:	68bb      	ldr	r3, [r7, #8]
 8002d16:	781b      	ldrb	r3, [r3, #0]
 8002d18:	617b      	str	r3, [r7, #20]
        break;
 8002d1a:	e016      	b.n	8002d4a <DrawChar+0xd2>

      case 2:
        line = (pchar[0] << 8) | pchar[1];
 8002d1c:	68bb      	ldr	r3, [r7, #8]
 8002d1e:	781b      	ldrb	r3, [r3, #0]
 8002d20:	021b      	lsls	r3, r3, #8
 8002d22:	68ba      	ldr	r2, [r7, #8]
 8002d24:	3201      	adds	r2, #1
 8002d26:	7812      	ldrb	r2, [r2, #0]
 8002d28:	4313      	orrs	r3, r2
 8002d2a:	617b      	str	r3, [r7, #20]
        break;
 8002d2c:	e00d      	b.n	8002d4a <DrawChar+0xd2>

      case 3:
      default:
        line = (pchar[0] << 16) | (pchar[1] << 8) | pchar[2];
 8002d2e:	68bb      	ldr	r3, [r7, #8]
 8002d30:	781b      	ldrb	r3, [r3, #0]
 8002d32:	041a      	lsls	r2, r3, #16
 8002d34:	68bb      	ldr	r3, [r7, #8]
 8002d36:	3301      	adds	r3, #1
 8002d38:	781b      	ldrb	r3, [r3, #0]
 8002d3a:	021b      	lsls	r3, r3, #8
 8002d3c:	4313      	orrs	r3, r2
 8002d3e:	68ba      	ldr	r2, [r7, #8]
 8002d40:	3202      	adds	r2, #2
 8002d42:	7812      	ldrb	r2, [r2, #0]
 8002d44:	4313      	orrs	r3, r2
 8002d46:	617b      	str	r3, [r7, #20]
        break;
 8002d48:	bf00      	nop
    }

    for (j = 0; j < width; j++)
 8002d4a:	2300      	movs	r3, #0
 8002d4c:	61bb      	str	r3, [r7, #24]
 8002d4e:	e036      	b.n	8002dbe <DrawChar+0x146>
    {
      if (line & (1 << (width - j + offset - 1)))
 8002d50:	8a3a      	ldrh	r2, [r7, #16]
 8002d52:	69bb      	ldr	r3, [r7, #24]
 8002d54:	1ad2      	subs	r2, r2, r3
 8002d56:	7bfb      	ldrb	r3, [r7, #15]
 8002d58:	4413      	add	r3, r2
 8002d5a:	3b01      	subs	r3, #1
 8002d5c:	2201      	movs	r2, #1
 8002d5e:	fa02 f303 	lsl.w	r3, r2, r3
 8002d62:	461a      	mov	r2, r3
 8002d64:	697b      	ldr	r3, [r7, #20]
 8002d66:	4013      	ands	r3, r2
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d012      	beq.n	8002d92 <DrawChar+0x11a>
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].TextColor);
 8002d6c:	69bb      	ldr	r3, [r7, #24]
 8002d6e:	b29a      	uxth	r2, r3
 8002d70:	88fb      	ldrh	r3, [r7, #6]
 8002d72:	4413      	add	r3, r2
 8002d74:	b298      	uxth	r0, r3
 8002d76:	4b1b      	ldr	r3, [pc, #108]	@ (8002de4 <DrawChar+0x16c>)
 8002d78:	681a      	ldr	r2, [r3, #0]
 8002d7a:	491b      	ldr	r1, [pc, #108]	@ (8002de8 <DrawChar+0x170>)
 8002d7c:	4613      	mov	r3, r2
 8002d7e:	005b      	lsls	r3, r3, #1
 8002d80:	4413      	add	r3, r2
 8002d82:	009b      	lsls	r3, r3, #2
 8002d84:	440b      	add	r3, r1
 8002d86:	681a      	ldr	r2, [r3, #0]
 8002d88:	88bb      	ldrh	r3, [r7, #4]
 8002d8a:	4619      	mov	r1, r3
 8002d8c:	f7ff ff4e 	bl	8002c2c <BSP_LCD_DrawPixel>
 8002d90:	e012      	b.n	8002db8 <DrawChar+0x140>
      }
      else
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].BackColor);
 8002d92:	69bb      	ldr	r3, [r7, #24]
 8002d94:	b29a      	uxth	r2, r3
 8002d96:	88fb      	ldrh	r3, [r7, #6]
 8002d98:	4413      	add	r3, r2
 8002d9a:	b298      	uxth	r0, r3
 8002d9c:	4b11      	ldr	r3, [pc, #68]	@ (8002de4 <DrawChar+0x16c>)
 8002d9e:	681a      	ldr	r2, [r3, #0]
 8002da0:	4911      	ldr	r1, [pc, #68]	@ (8002de8 <DrawChar+0x170>)
 8002da2:	4613      	mov	r3, r2
 8002da4:	005b      	lsls	r3, r3, #1
 8002da6:	4413      	add	r3, r2
 8002da8:	009b      	lsls	r3, r3, #2
 8002daa:	440b      	add	r3, r1
 8002dac:	3304      	adds	r3, #4
 8002dae:	681a      	ldr	r2, [r3, #0]
 8002db0:	88bb      	ldrh	r3, [r7, #4]
 8002db2:	4619      	mov	r1, r3
 8002db4:	f7ff ff3a 	bl	8002c2c <BSP_LCD_DrawPixel>
    for (j = 0; j < width; j++)
 8002db8:	69bb      	ldr	r3, [r7, #24]
 8002dba:	3301      	adds	r3, #1
 8002dbc:	61bb      	str	r3, [r7, #24]
 8002dbe:	8a3b      	ldrh	r3, [r7, #16]
 8002dc0:	69ba      	ldr	r2, [r7, #24]
 8002dc2:	429a      	cmp	r2, r3
 8002dc4:	d3c4      	bcc.n	8002d50 <DrawChar+0xd8>
      }
    }
    Ypos++;
 8002dc6:	88bb      	ldrh	r3, [r7, #4]
 8002dc8:	3301      	adds	r3, #1
 8002dca:	80bb      	strh	r3, [r7, #4]
  for (i = 0; i < height; i++)
 8002dcc:	69fb      	ldr	r3, [r7, #28]
 8002dce:	3301      	adds	r3, #1
 8002dd0:	61fb      	str	r3, [r7, #28]
 8002dd2:	8a7b      	ldrh	r3, [r7, #18]
 8002dd4:	69fa      	ldr	r2, [r7, #28]
 8002dd6:	429a      	cmp	r2, r3
 8002dd8:	d384      	bcc.n	8002ce4 <DrawChar+0x6c>
  }
}
 8002dda:	bf00      	nop
 8002ddc:	bf00      	nop
 8002dde:	3720      	adds	r7, #32
 8002de0:	46bd      	mov	sp, r7
 8002de2:	bd80      	pop	{r7, pc}
 8002de4:	2000104c 	.word	0x2000104c
 8002de8:	20001050 	.word	0x20001050

08002dec <FillBuffer>:
  * @param  OffLine: offset
  * @param  ColorIndex: color Index
  */
static void FillBuffer(uint32_t LayerIndex, void *pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine,
                       uint32_t ColorIndex)
{
 8002dec:	b580      	push	{r7, lr}
 8002dee:	b086      	sub	sp, #24
 8002df0:	af02      	add	r7, sp, #8
 8002df2:	60f8      	str	r0, [r7, #12]
 8002df4:	60b9      	str	r1, [r7, #8]
 8002df6:	607a      	str	r2, [r7, #4]
 8002df8:	603b      	str	r3, [r7, #0]

  /* Register to memory mode with ARGB8888 as color Mode */
  Dma2dHandler.Init.Mode         = DMA2D_R2M;
 8002dfa:	4b16      	ldr	r3, [pc, #88]	@ (8002e54 <FillBuffer+0x68>)
 8002dfc:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8002e00:	605a      	str	r2, [r3, #4]
  Dma2dHandler.Init.ColorMode    = DMA2D_ARGB8888;
 8002e02:	4b14      	ldr	r3, [pc, #80]	@ (8002e54 <FillBuffer+0x68>)
 8002e04:	2200      	movs	r2, #0
 8002e06:	609a      	str	r2, [r3, #8]
  Dma2dHandler.Init.OutputOffset = OffLine;
 8002e08:	4a12      	ldr	r2, [pc, #72]	@ (8002e54 <FillBuffer+0x68>)
 8002e0a:	69bb      	ldr	r3, [r7, #24]
 8002e0c:	60d3      	str	r3, [r2, #12]

  Dma2dHandler.Instance = DMA2D;
 8002e0e:	4b11      	ldr	r3, [pc, #68]	@ (8002e54 <FillBuffer+0x68>)
 8002e10:	4a11      	ldr	r2, [pc, #68]	@ (8002e58 <FillBuffer+0x6c>)
 8002e12:	601a      	str	r2, [r3, #0]

  /* DMA2D Initialization */
  if (HAL_DMA2D_Init(&Dma2dHandler) == HAL_OK)
 8002e14:	480f      	ldr	r0, [pc, #60]	@ (8002e54 <FillBuffer+0x68>)
 8002e16:	f000 fd0d 	bl	8003834 <HAL_DMA2D_Init>
 8002e1a:	4603      	mov	r3, r0
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d115      	bne.n	8002e4c <FillBuffer+0x60>
  {
    if (HAL_DMA2D_ConfigLayer(&Dma2dHandler, LayerIndex) == HAL_OK)
 8002e20:	68f9      	ldr	r1, [r7, #12]
 8002e22:	480c      	ldr	r0, [pc, #48]	@ (8002e54 <FillBuffer+0x68>)
 8002e24:	f000 ff74 	bl	8003d10 <HAL_DMA2D_ConfigLayer>
 8002e28:	4603      	mov	r3, r0
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d10e      	bne.n	8002e4c <FillBuffer+0x60>
    {
      if (HAL_DMA2D_Start(&Dma2dHandler, ColorIndex, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 8002e2e:	68ba      	ldr	r2, [r7, #8]
 8002e30:	683b      	ldr	r3, [r7, #0]
 8002e32:	9300      	str	r3, [sp, #0]
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	69f9      	ldr	r1, [r7, #28]
 8002e38:	4806      	ldr	r0, [pc, #24]	@ (8002e54 <FillBuffer+0x68>)
 8002e3a:	f000 fd44 	bl	80038c6 <HAL_DMA2D_Start>
 8002e3e:	4603      	mov	r3, r0
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d103      	bne.n	8002e4c <FillBuffer+0x60>
      {
        /* Polling For DMA transfer */
        HAL_DMA2D_PollForTransfer(&Dma2dHandler, 10);
 8002e44:	210a      	movs	r1, #10
 8002e46:	4803      	ldr	r0, [pc, #12]	@ (8002e54 <FillBuffer+0x68>)
 8002e48:	f000 fd68 	bl	800391c <HAL_DMA2D_PollForTransfer>
      }
    }
  }
}
 8002e4c:	bf00      	nop
 8002e4e:	3710      	adds	r7, #16
 8002e50:	46bd      	mov	sp, r7
 8002e52:	bd80      	pop	{r7, pc}
 8002e54:	20000fdc 	.word	0x20000fdc
 8002e58:	4002b000 	.word	0x4002b000

08002e5c <BSP_SDRAM_Init>:

/**
  * @brief  Initializes the SDRAM device.
  */
uint8_t BSP_SDRAM_Init(void)
{
 8002e5c:	b580      	push	{r7, lr}
 8002e5e:	af00      	add	r7, sp, #0
  static uint8_t sdramstatus = SDRAM_ERROR;

  /* SDRAM device configuration */
  SdramHandle.Instance = FMC_SDRAM_DEVICE;
 8002e60:	4b29      	ldr	r3, [pc, #164]	@ (8002f08 <BSP_SDRAM_Init+0xac>)
 8002e62:	4a2a      	ldr	r2, [pc, #168]	@ (8002f0c <BSP_SDRAM_Init+0xb0>)
 8002e64:	601a      	str	r2, [r3, #0]

  /* FMC Configuration -------------------------------------------------------*/
  /* FMC SDRAM Bank configuration */
  /* Timing configuration for 90 Mhz of SD clock frequency (180Mhz/2) */
  /* TMRD: 2 Clock cycles */
  Timing.LoadToActiveDelay    = 2;
 8002e66:	4b2a      	ldr	r3, [pc, #168]	@ (8002f10 <BSP_SDRAM_Init+0xb4>)
 8002e68:	2202      	movs	r2, #2
 8002e6a:	601a      	str	r2, [r3, #0]
  /* TXSR: min=70ns (7x11.11ns) */
  Timing.ExitSelfRefreshDelay = 7;
 8002e6c:	4b28      	ldr	r3, [pc, #160]	@ (8002f10 <BSP_SDRAM_Init+0xb4>)
 8002e6e:	2207      	movs	r2, #7
 8002e70:	605a      	str	r2, [r3, #4]
  /* TRAS: min=42ns (4x11.11ns) max=120k (ns) */
  Timing.SelfRefreshTime      = 4;
 8002e72:	4b27      	ldr	r3, [pc, #156]	@ (8002f10 <BSP_SDRAM_Init+0xb4>)
 8002e74:	2204      	movs	r2, #4
 8002e76:	609a      	str	r2, [r3, #8]
  /* TRC:  min=70 (7x11.11ns) */
  Timing.RowCycleDelay        = 7;
 8002e78:	4b25      	ldr	r3, [pc, #148]	@ (8002f10 <BSP_SDRAM_Init+0xb4>)
 8002e7a:	2207      	movs	r2, #7
 8002e7c:	60da      	str	r2, [r3, #12]
  /* TWR:  min=1+ 7ns (1+1x11.11ns) */
  Timing.WriteRecoveryTime    = 2;
 8002e7e:	4b24      	ldr	r3, [pc, #144]	@ (8002f10 <BSP_SDRAM_Init+0xb4>)
 8002e80:	2202      	movs	r2, #2
 8002e82:	611a      	str	r2, [r3, #16]
  /* TRP:  20ns => 2x11.11ns*/
  Timing.RPDelay              = 2;
 8002e84:	4b22      	ldr	r3, [pc, #136]	@ (8002f10 <BSP_SDRAM_Init+0xb4>)
 8002e86:	2202      	movs	r2, #2
 8002e88:	615a      	str	r2, [r3, #20]
  /* TRCD: 20ns => 2x11.11ns */
  Timing.RCDDelay             = 2;
 8002e8a:	4b21      	ldr	r3, [pc, #132]	@ (8002f10 <BSP_SDRAM_Init+0xb4>)
 8002e8c:	2202      	movs	r2, #2
 8002e8e:	619a      	str	r2, [r3, #24]

  /* FMC SDRAM control configuration */
  SdramHandle.Init.SDBank             = FMC_SDRAM_BANK2;
 8002e90:	4b1d      	ldr	r3, [pc, #116]	@ (8002f08 <BSP_SDRAM_Init+0xac>)
 8002e92:	2201      	movs	r2, #1
 8002e94:	605a      	str	r2, [r3, #4]
  /* Row addressing: [7:0] */
  SdramHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8002e96:	4b1c      	ldr	r3, [pc, #112]	@ (8002f08 <BSP_SDRAM_Init+0xac>)
 8002e98:	2200      	movs	r2, #0
 8002e9a:	609a      	str	r2, [r3, #8]
  /* Column addressing: [11:0] */
  SdramHandle.Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
 8002e9c:	4b1a      	ldr	r3, [pc, #104]	@ (8002f08 <BSP_SDRAM_Init+0xac>)
 8002e9e:	2204      	movs	r2, #4
 8002ea0:	60da      	str	r2, [r3, #12]
  SdramHandle.Init.MemoryDataWidth    = SDRAM_MEMORY_WIDTH;
 8002ea2:	4b19      	ldr	r3, [pc, #100]	@ (8002f08 <BSP_SDRAM_Init+0xac>)
 8002ea4:	2210      	movs	r2, #16
 8002ea6:	611a      	str	r2, [r3, #16]
  SdramHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8002ea8:	4b17      	ldr	r3, [pc, #92]	@ (8002f08 <BSP_SDRAM_Init+0xac>)
 8002eaa:	2240      	movs	r2, #64	@ 0x40
 8002eac:	615a      	str	r2, [r3, #20]
  SdramHandle.Init.CASLatency         = SDRAM_CAS_LATENCY;
 8002eae:	4b16      	ldr	r3, [pc, #88]	@ (8002f08 <BSP_SDRAM_Init+0xac>)
 8002eb0:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8002eb4:	619a      	str	r2, [r3, #24]
  SdramHandle.Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8002eb6:	4b14      	ldr	r3, [pc, #80]	@ (8002f08 <BSP_SDRAM_Init+0xac>)
 8002eb8:	2200      	movs	r2, #0
 8002eba:	61da      	str	r2, [r3, #28]
  SdramHandle.Init.SDClockPeriod      = SDCLOCK_PERIOD;
 8002ebc:	4b12      	ldr	r3, [pc, #72]	@ (8002f08 <BSP_SDRAM_Init+0xac>)
 8002ebe:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002ec2:	621a      	str	r2, [r3, #32]
  SdramHandle.Init.ReadBurst          = SDRAM_READBURST;
 8002ec4:	4b10      	ldr	r3, [pc, #64]	@ (8002f08 <BSP_SDRAM_Init+0xac>)
 8002ec6:	2200      	movs	r2, #0
 8002ec8:	625a      	str	r2, [r3, #36]	@ 0x24
  SdramHandle.Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_1;
 8002eca:	4b0f      	ldr	r3, [pc, #60]	@ (8002f08 <BSP_SDRAM_Init+0xac>)
 8002ecc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002ed0:	629a      	str	r2, [r3, #40]	@ 0x28

  /* SDRAM controller initialization */
  /* __weak function can be surcharged by the application code */
  BSP_SDRAM_MspInit(&SdramHandle, (void *)NULL);
 8002ed2:	2100      	movs	r1, #0
 8002ed4:	480c      	ldr	r0, [pc, #48]	@ (8002f08 <BSP_SDRAM_Init+0xac>)
 8002ed6:	f000 f87f 	bl	8002fd8 <BSP_SDRAM_MspInit>
  if (HAL_SDRAM_Init(&SdramHandle, &Timing) != HAL_OK)
 8002eda:	490d      	ldr	r1, [pc, #52]	@ (8002f10 <BSP_SDRAM_Init+0xb4>)
 8002edc:	480a      	ldr	r0, [pc, #40]	@ (8002f08 <BSP_SDRAM_Init+0xac>)
 8002ede:	f004 fc59 	bl	8007794 <HAL_SDRAM_Init>
 8002ee2:	4603      	mov	r3, r0
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d003      	beq.n	8002ef0 <BSP_SDRAM_Init+0x94>
  {
    sdramstatus = SDRAM_ERROR;
 8002ee8:	4b0a      	ldr	r3, [pc, #40]	@ (8002f14 <BSP_SDRAM_Init+0xb8>)
 8002eea:	2201      	movs	r2, #1
 8002eec:	701a      	strb	r2, [r3, #0]
 8002eee:	e002      	b.n	8002ef6 <BSP_SDRAM_Init+0x9a>
  }
  else
  {
    sdramstatus = SDRAM_OK;
 8002ef0:	4b08      	ldr	r3, [pc, #32]	@ (8002f14 <BSP_SDRAM_Init+0xb8>)
 8002ef2:	2200      	movs	r2, #0
 8002ef4:	701a      	strb	r2, [r3, #0]
  }

  /* SDRAM initialization sequence */
  BSP_SDRAM_Initialization_sequence(REFRESH_COUNT);
 8002ef6:	f240 506a 	movw	r0, #1386	@ 0x56a
 8002efa:	f000 f80d 	bl	8002f18 <BSP_SDRAM_Initialization_sequence>

  return sdramstatus;
 8002efe:	4b05      	ldr	r3, [pc, #20]	@ (8002f14 <BSP_SDRAM_Init+0xb8>)
 8002f00:	781b      	ldrb	r3, [r3, #0]
}
 8002f02:	4618      	mov	r0, r3
 8002f04:	bd80      	pop	{r7, pc}
 8002f06:	bf00      	nop
 8002f08:	2000106c 	.word	0x2000106c
 8002f0c:	a0000140 	.word	0xa0000140
 8002f10:	200010a0 	.word	0x200010a0
 8002f14:	20000054 	.word	0x20000054

08002f18 <BSP_SDRAM_Initialization_sequence>:
/**
  * @brief  Programs the SDRAM device.
  * @param  RefreshCount: SDRAM refresh counter value
  */
void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)
{
 8002f18:	b580      	push	{r7, lr}
 8002f1a:	b084      	sub	sp, #16
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpmrd = 0;
 8002f20:	2300      	movs	r3, #0
 8002f22:	60fb      	str	r3, [r7, #12]

  /* Step 1:  Configure a clock configuration enable command */
  Command.CommandMode             = FMC_SDRAM_CMD_CLK_ENABLE;
 8002f24:	4b2a      	ldr	r3, [pc, #168]	@ (8002fd0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002f26:	2201      	movs	r2, #1
 8002f28:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8002f2a:	4b29      	ldr	r3, [pc, #164]	@ (8002fd0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002f2c:	2208      	movs	r2, #8
 8002f2e:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 8002f30:	4b27      	ldr	r3, [pc, #156]	@ (8002fd0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002f32:	2201      	movs	r2, #1
 8002f34:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 8002f36:	4b26      	ldr	r3, [pc, #152]	@ (8002fd0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002f38:	2200      	movs	r2, #0
 8002f3a:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 8002f3c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002f40:	4923      	ldr	r1, [pc, #140]	@ (8002fd0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002f42:	4824      	ldr	r0, [pc, #144]	@ (8002fd4 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8002f44:	f004 fc5a 	bl	80077fc <HAL_SDRAM_SendCommand>

  /* Step 2: Insert 100 us minimum delay */
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  HAL_Delay(1);
 8002f48:	2001      	movs	r0, #1
 8002f4a:	f000 f993 	bl	8003274 <HAL_Delay>

  /* Step 3: Configure a PALL (precharge all) command */
  Command.CommandMode             = FMC_SDRAM_CMD_PALL;
 8002f4e:	4b20      	ldr	r3, [pc, #128]	@ (8002fd0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002f50:	2202      	movs	r2, #2
 8002f52:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8002f54:	4b1e      	ldr	r3, [pc, #120]	@ (8002fd0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002f56:	2208      	movs	r2, #8
 8002f58:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 8002f5a:	4b1d      	ldr	r3, [pc, #116]	@ (8002fd0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002f5c:	2201      	movs	r2, #1
 8002f5e:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 8002f60:	4b1b      	ldr	r3, [pc, #108]	@ (8002fd0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002f62:	2200      	movs	r2, #0
 8002f64:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 8002f66:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002f6a:	4919      	ldr	r1, [pc, #100]	@ (8002fd0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002f6c:	4819      	ldr	r0, [pc, #100]	@ (8002fd4 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8002f6e:	f004 fc45 	bl	80077fc <HAL_SDRAM_SendCommand>

  /* Step 4: Configure an Auto Refresh command */
  Command.CommandMode             = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 8002f72:	4b17      	ldr	r3, [pc, #92]	@ (8002fd0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002f74:	2203      	movs	r2, #3
 8002f76:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8002f78:	4b15      	ldr	r3, [pc, #84]	@ (8002fd0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002f7a:	2208      	movs	r2, #8
 8002f7c:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 4;
 8002f7e:	4b14      	ldr	r3, [pc, #80]	@ (8002fd0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002f80:	2204      	movs	r2, #4
 8002f82:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 8002f84:	4b12      	ldr	r3, [pc, #72]	@ (8002fd0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002f86:	2200      	movs	r2, #0
 8002f88:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 8002f8a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002f8e:	4910      	ldr	r1, [pc, #64]	@ (8002fd0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002f90:	4810      	ldr	r0, [pc, #64]	@ (8002fd4 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8002f92:	f004 fc33 	bl	80077fc <HAL_SDRAM_SendCommand>

  /* Step 5: Program the external memory mode register */
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |
 8002f96:	f44f 730c 	mov.w	r3, #560	@ 0x230
 8002f9a:	60fb      	str	r3, [r7, #12]
           SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |
           SDRAM_MODEREG_CAS_LATENCY_3           |
           SDRAM_MODEREG_OPERATING_MODE_STANDARD |
           SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;

  Command.CommandMode             = FMC_SDRAM_CMD_LOAD_MODE;
 8002f9c:	4b0c      	ldr	r3, [pc, #48]	@ (8002fd0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002f9e:	2204      	movs	r2, #4
 8002fa0:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8002fa2:	4b0b      	ldr	r3, [pc, #44]	@ (8002fd0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002fa4:	2208      	movs	r2, #8
 8002fa6:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 8002fa8:	4b09      	ldr	r3, [pc, #36]	@ (8002fd0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002faa:	2201      	movs	r2, #1
 8002fac:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = tmpmrd;
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	4a07      	ldr	r2, [pc, #28]	@ (8002fd0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002fb2:	60d3      	str	r3, [r2, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 8002fb4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002fb8:	4905      	ldr	r1, [pc, #20]	@ (8002fd0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002fba:	4806      	ldr	r0, [pc, #24]	@ (8002fd4 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8002fbc:	f004 fc1e 	bl	80077fc <HAL_SDRAM_SendCommand>

  /* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(&SdramHandle, RefreshCount);
 8002fc0:	6879      	ldr	r1, [r7, #4]
 8002fc2:	4804      	ldr	r0, [pc, #16]	@ (8002fd4 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8002fc4:	f004 fc4f 	bl	8007866 <HAL_SDRAM_ProgramRefreshRate>
}
 8002fc8:	bf00      	nop
 8002fca:	3710      	adds	r7, #16
 8002fcc:	46bd      	mov	sp, r7
 8002fce:	bd80      	pop	{r7, pc}
 8002fd0:	200010bc 	.word	0x200010bc
 8002fd4:	2000106c 	.word	0x2000106c

08002fd8 <BSP_SDRAM_MspInit>:
  * @note   This function can be surcharged by application code.
  * @param  hsdram: pointer on SDRAM handle
  * @param  Params: pointer on additional configuration parameters, can be NULL.
  */
__weak void BSP_SDRAM_MspInit(SDRAM_HandleTypeDef  *hsdram, void *Params)
{
 8002fd8:	b580      	push	{r7, lr}
 8002fda:	b090      	sub	sp, #64	@ 0x40
 8002fdc:	af00      	add	r7, sp, #0
 8002fde:	6078      	str	r0, [r7, #4]
 8002fe0:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef dmaHandle;
  GPIO_InitTypeDef GPIO_InitStructure;

  if (hsdram != (SDRAM_HandleTypeDef *)NULL)
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	f000 80ec 	beq.w	80031c2 <BSP_SDRAM_MspInit+0x1ea>
  {
    /* Enable FMC clock */
    __HAL_RCC_FMC_CLK_ENABLE();
 8002fea:	2300      	movs	r3, #0
 8002fec:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002fee:	4b77      	ldr	r3, [pc, #476]	@ (80031cc <BSP_SDRAM_MspInit+0x1f4>)
 8002ff0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ff2:	4a76      	ldr	r2, [pc, #472]	@ (80031cc <BSP_SDRAM_MspInit+0x1f4>)
 8002ff4:	f043 0301 	orr.w	r3, r3, #1
 8002ff8:	6393      	str	r3, [r2, #56]	@ 0x38
 8002ffa:	4b74      	ldr	r3, [pc, #464]	@ (80031cc <BSP_SDRAM_MspInit+0x1f4>)
 8002ffc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ffe:	f003 0301 	and.w	r3, r3, #1
 8003002:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003004:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    /* Enable chosen DMAx clock */
    __DMAx_CLK_ENABLE();
 8003006:	2300      	movs	r3, #0
 8003008:	627b      	str	r3, [r7, #36]	@ 0x24
 800300a:	4b70      	ldr	r3, [pc, #448]	@ (80031cc <BSP_SDRAM_MspInit+0x1f4>)
 800300c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800300e:	4a6f      	ldr	r2, [pc, #444]	@ (80031cc <BSP_SDRAM_MspInit+0x1f4>)
 8003010:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003014:	6313      	str	r3, [r2, #48]	@ 0x30
 8003016:	4b6d      	ldr	r3, [pc, #436]	@ (80031cc <BSP_SDRAM_MspInit+0x1f4>)
 8003018:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800301a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800301e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003020:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

    /* Enable GPIOs clock */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003022:	2300      	movs	r3, #0
 8003024:	623b      	str	r3, [r7, #32]
 8003026:	4b69      	ldr	r3, [pc, #420]	@ (80031cc <BSP_SDRAM_MspInit+0x1f4>)
 8003028:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800302a:	4a68      	ldr	r2, [pc, #416]	@ (80031cc <BSP_SDRAM_MspInit+0x1f4>)
 800302c:	f043 0302 	orr.w	r3, r3, #2
 8003030:	6313      	str	r3, [r2, #48]	@ 0x30
 8003032:	4b66      	ldr	r3, [pc, #408]	@ (80031cc <BSP_SDRAM_MspInit+0x1f4>)
 8003034:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003036:	f003 0302 	and.w	r3, r3, #2
 800303a:	623b      	str	r3, [r7, #32]
 800303c:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800303e:	2300      	movs	r3, #0
 8003040:	61fb      	str	r3, [r7, #28]
 8003042:	4b62      	ldr	r3, [pc, #392]	@ (80031cc <BSP_SDRAM_MspInit+0x1f4>)
 8003044:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003046:	4a61      	ldr	r2, [pc, #388]	@ (80031cc <BSP_SDRAM_MspInit+0x1f4>)
 8003048:	f043 0304 	orr.w	r3, r3, #4
 800304c:	6313      	str	r3, [r2, #48]	@ 0x30
 800304e:	4b5f      	ldr	r3, [pc, #380]	@ (80031cc <BSP_SDRAM_MspInit+0x1f4>)
 8003050:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003052:	f003 0304 	and.w	r3, r3, #4
 8003056:	61fb      	str	r3, [r7, #28]
 8003058:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800305a:	2300      	movs	r3, #0
 800305c:	61bb      	str	r3, [r7, #24]
 800305e:	4b5b      	ldr	r3, [pc, #364]	@ (80031cc <BSP_SDRAM_MspInit+0x1f4>)
 8003060:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003062:	4a5a      	ldr	r2, [pc, #360]	@ (80031cc <BSP_SDRAM_MspInit+0x1f4>)
 8003064:	f043 0308 	orr.w	r3, r3, #8
 8003068:	6313      	str	r3, [r2, #48]	@ 0x30
 800306a:	4b58      	ldr	r3, [pc, #352]	@ (80031cc <BSP_SDRAM_MspInit+0x1f4>)
 800306c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800306e:	f003 0308 	and.w	r3, r3, #8
 8003072:	61bb      	str	r3, [r7, #24]
 8003074:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003076:	2300      	movs	r3, #0
 8003078:	617b      	str	r3, [r7, #20]
 800307a:	4b54      	ldr	r3, [pc, #336]	@ (80031cc <BSP_SDRAM_MspInit+0x1f4>)
 800307c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800307e:	4a53      	ldr	r2, [pc, #332]	@ (80031cc <BSP_SDRAM_MspInit+0x1f4>)
 8003080:	f043 0310 	orr.w	r3, r3, #16
 8003084:	6313      	str	r3, [r2, #48]	@ 0x30
 8003086:	4b51      	ldr	r3, [pc, #324]	@ (80031cc <BSP_SDRAM_MspInit+0x1f4>)
 8003088:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800308a:	f003 0310 	and.w	r3, r3, #16
 800308e:	617b      	str	r3, [r7, #20]
 8003090:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8003092:	2300      	movs	r3, #0
 8003094:	613b      	str	r3, [r7, #16]
 8003096:	4b4d      	ldr	r3, [pc, #308]	@ (80031cc <BSP_SDRAM_MspInit+0x1f4>)
 8003098:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800309a:	4a4c      	ldr	r2, [pc, #304]	@ (80031cc <BSP_SDRAM_MspInit+0x1f4>)
 800309c:	f043 0320 	orr.w	r3, r3, #32
 80030a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80030a2:	4b4a      	ldr	r3, [pc, #296]	@ (80031cc <BSP_SDRAM_MspInit+0x1f4>)
 80030a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030a6:	f003 0320 	and.w	r3, r3, #32
 80030aa:	613b      	str	r3, [r7, #16]
 80030ac:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80030ae:	2300      	movs	r3, #0
 80030b0:	60fb      	str	r3, [r7, #12]
 80030b2:	4b46      	ldr	r3, [pc, #280]	@ (80031cc <BSP_SDRAM_MspInit+0x1f4>)
 80030b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030b6:	4a45      	ldr	r2, [pc, #276]	@ (80031cc <BSP_SDRAM_MspInit+0x1f4>)
 80030b8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80030bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80030be:	4b43      	ldr	r3, [pc, #268]	@ (80031cc <BSP_SDRAM_MspInit+0x1f4>)
 80030c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80030c6:	60fb      	str	r3, [r7, #12]
 80030c8:	68fb      	ldr	r3, [r7, #12]
     +-------------------+

    */

    /* Common GPIO configuration */
    GPIO_InitStructure.Mode  = GPIO_MODE_AF_PP;
 80030ca:	2302      	movs	r3, #2
 80030cc:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 80030ce:	2302      	movs	r3, #2
 80030d0:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStructure.Pull  = GPIO_NOPULL;
 80030d2:	2300      	movs	r3, #0
 80030d4:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStructure.Alternate = GPIO_AF12_FMC;
 80030d6:	230c      	movs	r3, #12
 80030d8:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* GPIOB configuration */
    GPIO_InitStructure.Pin = GPIO_PIN_5 | GPIO_PIN_6;
 80030da:	2360      	movs	r3, #96	@ 0x60
 80030dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 80030de:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80030e2:	4619      	mov	r1, r3
 80030e4:	483a      	ldr	r0, [pc, #232]	@ (80031d0 <BSP_SDRAM_MspInit+0x1f8>)
 80030e6:	f000 ff41 	bl	8003f6c <HAL_GPIO_Init>

    /* GPIOC configuration */
    GPIO_InitStructure.Pin = GPIO_PIN_0;
 80030ea:	2301      	movs	r3, #1
 80030ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);
 80030ee:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80030f2:	4619      	mov	r1, r3
 80030f4:	4837      	ldr	r0, [pc, #220]	@ (80031d4 <BSP_SDRAM_MspInit+0x1fc>)
 80030f6:	f000 ff39 	bl	8003f6c <HAL_GPIO_Init>

    /* GPIOD configuration */
    GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1  | GPIO_PIN_8 |
 80030fa:	f24c 7303 	movw	r3, #50947	@ 0xc703
 80030fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
                             GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_14 |
                             GPIO_PIN_15;
    HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 8003100:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003104:	4619      	mov	r1, r3
 8003106:	4834      	ldr	r0, [pc, #208]	@ (80031d8 <BSP_SDRAM_MspInit+0x200>)
 8003108:	f000 ff30 	bl	8003f6c <HAL_GPIO_Init>

    /* GPIOE configuration */
    GPIO_InitStructure.Pin = GPIO_PIN_0  | GPIO_PIN_1  | GPIO_PIN_7 |
 800310c:	f64f 7383 	movw	r3, #65411	@ 0xff83
 8003110:	62fb      	str	r3, [r7, #44]	@ 0x2c
                             GPIO_PIN_8  | GPIO_PIN_9  | GPIO_PIN_10 |
                             GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |
                             GPIO_PIN_14 | GPIO_PIN_15;
    HAL_GPIO_Init(GPIOE, &GPIO_InitStructure);
 8003112:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003116:	4619      	mov	r1, r3
 8003118:	4830      	ldr	r0, [pc, #192]	@ (80031dc <BSP_SDRAM_MspInit+0x204>)
 800311a:	f000 ff27 	bl	8003f6c <HAL_GPIO_Init>

    /* GPIOF configuration */
    GPIO_InitStructure.Pin = GPIO_PIN_0  | GPIO_PIN_1 | GPIO_PIN_2 |
 800311e:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 8003122:	62fb      	str	r3, [r7, #44]	@ 0x2c
                             GPIO_PIN_3  | GPIO_PIN_4 | GPIO_PIN_5 |
                             GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |
                             GPIO_PIN_14 | GPIO_PIN_15;
    HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);
 8003124:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003128:	4619      	mov	r1, r3
 800312a:	482d      	ldr	r0, [pc, #180]	@ (80031e0 <BSP_SDRAM_MspInit+0x208>)
 800312c:	f000 ff1e 	bl	8003f6c <HAL_GPIO_Init>

    /* GPIOG configuration */
    GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4 |
 8003130:	f248 1333 	movw	r3, #33075	@ 0x8133
 8003134:	62fb      	str	r3, [r7, #44]	@ 0x2c
                             GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_15;
    HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8003136:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800313a:	4619      	mov	r1, r3
 800313c:	4829      	ldr	r0, [pc, #164]	@ (80031e4 <BSP_SDRAM_MspInit+0x20c>)
 800313e:	f000 ff15 	bl	8003f6c <HAL_GPIO_Init>

    /* Configure common DMA parameters */
    dmaHandle.Init.Channel             = SDRAM_DMAx_CHANNEL;
 8003142:	4b29      	ldr	r3, [pc, #164]	@ (80031e8 <BSP_SDRAM_MspInit+0x210>)
 8003144:	2200      	movs	r2, #0
 8003146:	605a      	str	r2, [r3, #4]
    dmaHandle.Init.Direction           = DMA_MEMORY_TO_MEMORY;
 8003148:	4b27      	ldr	r3, [pc, #156]	@ (80031e8 <BSP_SDRAM_MspInit+0x210>)
 800314a:	2280      	movs	r2, #128	@ 0x80
 800314c:	609a      	str	r2, [r3, #8]
    dmaHandle.Init.PeriphInc           = DMA_PINC_ENABLE;
 800314e:	4b26      	ldr	r3, [pc, #152]	@ (80031e8 <BSP_SDRAM_MspInit+0x210>)
 8003150:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003154:	60da      	str	r2, [r3, #12]
    dmaHandle.Init.MemInc              = DMA_MINC_ENABLE;
 8003156:	4b24      	ldr	r3, [pc, #144]	@ (80031e8 <BSP_SDRAM_MspInit+0x210>)
 8003158:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800315c:	611a      	str	r2, [r3, #16]
    dmaHandle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800315e:	4b22      	ldr	r3, [pc, #136]	@ (80031e8 <BSP_SDRAM_MspInit+0x210>)
 8003160:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003164:	615a      	str	r2, [r3, #20]
    dmaHandle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 8003166:	4b20      	ldr	r3, [pc, #128]	@ (80031e8 <BSP_SDRAM_MspInit+0x210>)
 8003168:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800316c:	619a      	str	r2, [r3, #24]
    dmaHandle.Init.Mode                = DMA_NORMAL;
 800316e:	4b1e      	ldr	r3, [pc, #120]	@ (80031e8 <BSP_SDRAM_MspInit+0x210>)
 8003170:	2200      	movs	r2, #0
 8003172:	61da      	str	r2, [r3, #28]
    dmaHandle.Init.Priority            = DMA_PRIORITY_HIGH;
 8003174:	4b1c      	ldr	r3, [pc, #112]	@ (80031e8 <BSP_SDRAM_MspInit+0x210>)
 8003176:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800317a:	621a      	str	r2, [r3, #32]
    dmaHandle.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;
 800317c:	4b1a      	ldr	r3, [pc, #104]	@ (80031e8 <BSP_SDRAM_MspInit+0x210>)
 800317e:	2200      	movs	r2, #0
 8003180:	625a      	str	r2, [r3, #36]	@ 0x24
    dmaHandle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 8003182:	4b19      	ldr	r3, [pc, #100]	@ (80031e8 <BSP_SDRAM_MspInit+0x210>)
 8003184:	2203      	movs	r2, #3
 8003186:	629a      	str	r2, [r3, #40]	@ 0x28
    dmaHandle.Init.MemBurst            = DMA_MBURST_SINGLE;
 8003188:	4b17      	ldr	r3, [pc, #92]	@ (80031e8 <BSP_SDRAM_MspInit+0x210>)
 800318a:	2200      	movs	r2, #0
 800318c:	62da      	str	r2, [r3, #44]	@ 0x2c
    dmaHandle.Init.PeriphBurst         = DMA_PBURST_SINGLE;
 800318e:	4b16      	ldr	r3, [pc, #88]	@ (80031e8 <BSP_SDRAM_MspInit+0x210>)
 8003190:	2200      	movs	r2, #0
 8003192:	631a      	str	r2, [r3, #48]	@ 0x30

    dmaHandle.Instance = SDRAM_DMAx_STREAM;
 8003194:	4b14      	ldr	r3, [pc, #80]	@ (80031e8 <BSP_SDRAM_MspInit+0x210>)
 8003196:	4a15      	ldr	r2, [pc, #84]	@ (80031ec <BSP_SDRAM_MspInit+0x214>)
 8003198:	601a      	str	r2, [r3, #0]

    /* Associate the DMA handle */
    __HAL_LINKDMA(hsdram, hdma, dmaHandle);
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	4a12      	ldr	r2, [pc, #72]	@ (80031e8 <BSP_SDRAM_MspInit+0x210>)
 800319e:	631a      	str	r2, [r3, #48]	@ 0x30
 80031a0:	4a11      	ldr	r2, [pc, #68]	@ (80031e8 <BSP_SDRAM_MspInit+0x210>)
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	6393      	str	r3, [r2, #56]	@ 0x38

    /* Deinitialize the stream for new transfer */
    HAL_DMA_DeInit(&dmaHandle);
 80031a6:	4810      	ldr	r0, [pc, #64]	@ (80031e8 <BSP_SDRAM_MspInit+0x210>)
 80031a8:	f000 fa34 	bl	8003614 <HAL_DMA_DeInit>

    /* Configure the DMA stream */
    HAL_DMA_Init(&dmaHandle);
 80031ac:	480e      	ldr	r0, [pc, #56]	@ (80031e8 <BSP_SDRAM_MspInit+0x210>)
 80031ae:	f000 f983 	bl	80034b8 <HAL_DMA_Init>

    /* NVIC configuration for DMA transfer complete interrupt */
    HAL_NVIC_SetPriority(SDRAM_DMAx_IRQn, 0x0F, 0);
 80031b2:	2200      	movs	r2, #0
 80031b4:	210f      	movs	r1, #15
 80031b6:	2038      	movs	r0, #56	@ 0x38
 80031b8:	f000 f938 	bl	800342c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDRAM_DMAx_IRQn);
 80031bc:	2038      	movs	r0, #56	@ 0x38
 80031be:	f000 f951 	bl	8003464 <HAL_NVIC_EnableIRQ>
  } /* of if(hsdram != (SDRAM_HandleTypeDef  *)NULL) */
}
 80031c2:	bf00      	nop
 80031c4:	3740      	adds	r7, #64	@ 0x40
 80031c6:	46bd      	mov	sp, r7
 80031c8:	bd80      	pop	{r7, pc}
 80031ca:	bf00      	nop
 80031cc:	40023800 	.word	0x40023800
 80031d0:	40020400 	.word	0x40020400
 80031d4:	40020800 	.word	0x40020800
 80031d8:	40020c00 	.word	0x40020c00
 80031dc:	40021000 	.word	0x40021000
 80031e0:	40021400 	.word	0x40021400
 80031e4:	40021800 	.word	0x40021800
 80031e8:	200010cc 	.word	0x200010cc
 80031ec:	40026410 	.word	0x40026410

080031f0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80031f4:	4b0e      	ldr	r3, [pc, #56]	@ (8003230 <HAL_Init+0x40>)
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	4a0d      	ldr	r2, [pc, #52]	@ (8003230 <HAL_Init+0x40>)
 80031fa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80031fe:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003200:	4b0b      	ldr	r3, [pc, #44]	@ (8003230 <HAL_Init+0x40>)
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	4a0a      	ldr	r2, [pc, #40]	@ (8003230 <HAL_Init+0x40>)
 8003206:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800320a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800320c:	4b08      	ldr	r3, [pc, #32]	@ (8003230 <HAL_Init+0x40>)
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	4a07      	ldr	r2, [pc, #28]	@ (8003230 <HAL_Init+0x40>)
 8003212:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003216:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003218:	2003      	movs	r0, #3
 800321a:	f000 f8fc 	bl	8003416 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800321e:	200f      	movs	r0, #15
 8003220:	f7fe fccc 	bl	8001bbc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003224:	f7fe f94e 	bl	80014c4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003228:	2300      	movs	r3, #0
}
 800322a:	4618      	mov	r0, r3
 800322c:	bd80      	pop	{r7, pc}
 800322e:	bf00      	nop
 8003230:	40023c00 	.word	0x40023c00

08003234 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003234:	b480      	push	{r7}
 8003236:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003238:	4b06      	ldr	r3, [pc, #24]	@ (8003254 <HAL_IncTick+0x20>)
 800323a:	781b      	ldrb	r3, [r3, #0]
 800323c:	461a      	mov	r2, r3
 800323e:	4b06      	ldr	r3, [pc, #24]	@ (8003258 <HAL_IncTick+0x24>)
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	4413      	add	r3, r2
 8003244:	4a04      	ldr	r2, [pc, #16]	@ (8003258 <HAL_IncTick+0x24>)
 8003246:	6013      	str	r3, [r2, #0]
}
 8003248:	bf00      	nop
 800324a:	46bd      	mov	sp, r7
 800324c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003250:	4770      	bx	lr
 8003252:	bf00      	nop
 8003254:	2000005c 	.word	0x2000005c
 8003258:	2000112c 	.word	0x2000112c

0800325c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800325c:	b480      	push	{r7}
 800325e:	af00      	add	r7, sp, #0
  return uwTick;
 8003260:	4b03      	ldr	r3, [pc, #12]	@ (8003270 <HAL_GetTick+0x14>)
 8003262:	681b      	ldr	r3, [r3, #0]
}
 8003264:	4618      	mov	r0, r3
 8003266:	46bd      	mov	sp, r7
 8003268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800326c:	4770      	bx	lr
 800326e:	bf00      	nop
 8003270:	2000112c 	.word	0x2000112c

08003274 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003274:	b580      	push	{r7, lr}
 8003276:	b084      	sub	sp, #16
 8003278:	af00      	add	r7, sp, #0
 800327a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800327c:	f7ff ffee 	bl	800325c <HAL_GetTick>
 8003280:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	f1b3 3fff 	cmp.w	r3, #4294967295
 800328c:	d005      	beq.n	800329a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800328e:	4b0a      	ldr	r3, [pc, #40]	@ (80032b8 <HAL_Delay+0x44>)
 8003290:	781b      	ldrb	r3, [r3, #0]
 8003292:	461a      	mov	r2, r3
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	4413      	add	r3, r2
 8003298:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800329a:	bf00      	nop
 800329c:	f7ff ffde 	bl	800325c <HAL_GetTick>
 80032a0:	4602      	mov	r2, r0
 80032a2:	68bb      	ldr	r3, [r7, #8]
 80032a4:	1ad3      	subs	r3, r2, r3
 80032a6:	68fa      	ldr	r2, [r7, #12]
 80032a8:	429a      	cmp	r2, r3
 80032aa:	d8f7      	bhi.n	800329c <HAL_Delay+0x28>
  {
  }
}
 80032ac:	bf00      	nop
 80032ae:	bf00      	nop
 80032b0:	3710      	adds	r7, #16
 80032b2:	46bd      	mov	sp, r7
 80032b4:	bd80      	pop	{r7, pc}
 80032b6:	bf00      	nop
 80032b8:	2000005c 	.word	0x2000005c

080032bc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80032bc:	b480      	push	{r7}
 80032be:	b085      	sub	sp, #20
 80032c0:	af00      	add	r7, sp, #0
 80032c2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	f003 0307 	and.w	r3, r3, #7
 80032ca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80032cc:	4b0c      	ldr	r3, [pc, #48]	@ (8003300 <__NVIC_SetPriorityGrouping+0x44>)
 80032ce:	68db      	ldr	r3, [r3, #12]
 80032d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80032d2:	68ba      	ldr	r2, [r7, #8]
 80032d4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80032d8:	4013      	ands	r3, r2
 80032da:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80032e0:	68bb      	ldr	r3, [r7, #8]
 80032e2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80032e4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80032e8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80032ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80032ee:	4a04      	ldr	r2, [pc, #16]	@ (8003300 <__NVIC_SetPriorityGrouping+0x44>)
 80032f0:	68bb      	ldr	r3, [r7, #8]
 80032f2:	60d3      	str	r3, [r2, #12]
}
 80032f4:	bf00      	nop
 80032f6:	3714      	adds	r7, #20
 80032f8:	46bd      	mov	sp, r7
 80032fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032fe:	4770      	bx	lr
 8003300:	e000ed00 	.word	0xe000ed00

08003304 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003304:	b480      	push	{r7}
 8003306:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003308:	4b04      	ldr	r3, [pc, #16]	@ (800331c <__NVIC_GetPriorityGrouping+0x18>)
 800330a:	68db      	ldr	r3, [r3, #12]
 800330c:	0a1b      	lsrs	r3, r3, #8
 800330e:	f003 0307 	and.w	r3, r3, #7
}
 8003312:	4618      	mov	r0, r3
 8003314:	46bd      	mov	sp, r7
 8003316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800331a:	4770      	bx	lr
 800331c:	e000ed00 	.word	0xe000ed00

08003320 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003320:	b480      	push	{r7}
 8003322:	b083      	sub	sp, #12
 8003324:	af00      	add	r7, sp, #0
 8003326:	4603      	mov	r3, r0
 8003328:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800332a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800332e:	2b00      	cmp	r3, #0
 8003330:	db0b      	blt.n	800334a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003332:	79fb      	ldrb	r3, [r7, #7]
 8003334:	f003 021f 	and.w	r2, r3, #31
 8003338:	4907      	ldr	r1, [pc, #28]	@ (8003358 <__NVIC_EnableIRQ+0x38>)
 800333a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800333e:	095b      	lsrs	r3, r3, #5
 8003340:	2001      	movs	r0, #1
 8003342:	fa00 f202 	lsl.w	r2, r0, r2
 8003346:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800334a:	bf00      	nop
 800334c:	370c      	adds	r7, #12
 800334e:	46bd      	mov	sp, r7
 8003350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003354:	4770      	bx	lr
 8003356:	bf00      	nop
 8003358:	e000e100 	.word	0xe000e100

0800335c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800335c:	b480      	push	{r7}
 800335e:	b083      	sub	sp, #12
 8003360:	af00      	add	r7, sp, #0
 8003362:	4603      	mov	r3, r0
 8003364:	6039      	str	r1, [r7, #0]
 8003366:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003368:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800336c:	2b00      	cmp	r3, #0
 800336e:	db0a      	blt.n	8003386 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003370:	683b      	ldr	r3, [r7, #0]
 8003372:	b2da      	uxtb	r2, r3
 8003374:	490c      	ldr	r1, [pc, #48]	@ (80033a8 <__NVIC_SetPriority+0x4c>)
 8003376:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800337a:	0112      	lsls	r2, r2, #4
 800337c:	b2d2      	uxtb	r2, r2
 800337e:	440b      	add	r3, r1
 8003380:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003384:	e00a      	b.n	800339c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003386:	683b      	ldr	r3, [r7, #0]
 8003388:	b2da      	uxtb	r2, r3
 800338a:	4908      	ldr	r1, [pc, #32]	@ (80033ac <__NVIC_SetPriority+0x50>)
 800338c:	79fb      	ldrb	r3, [r7, #7]
 800338e:	f003 030f 	and.w	r3, r3, #15
 8003392:	3b04      	subs	r3, #4
 8003394:	0112      	lsls	r2, r2, #4
 8003396:	b2d2      	uxtb	r2, r2
 8003398:	440b      	add	r3, r1
 800339a:	761a      	strb	r2, [r3, #24]
}
 800339c:	bf00      	nop
 800339e:	370c      	adds	r7, #12
 80033a0:	46bd      	mov	sp, r7
 80033a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a6:	4770      	bx	lr
 80033a8:	e000e100 	.word	0xe000e100
 80033ac:	e000ed00 	.word	0xe000ed00

080033b0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80033b0:	b480      	push	{r7}
 80033b2:	b089      	sub	sp, #36	@ 0x24
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	60f8      	str	r0, [r7, #12]
 80033b8:	60b9      	str	r1, [r7, #8]
 80033ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	f003 0307 	and.w	r3, r3, #7
 80033c2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80033c4:	69fb      	ldr	r3, [r7, #28]
 80033c6:	f1c3 0307 	rsb	r3, r3, #7
 80033ca:	2b04      	cmp	r3, #4
 80033cc:	bf28      	it	cs
 80033ce:	2304      	movcs	r3, #4
 80033d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80033d2:	69fb      	ldr	r3, [r7, #28]
 80033d4:	3304      	adds	r3, #4
 80033d6:	2b06      	cmp	r3, #6
 80033d8:	d902      	bls.n	80033e0 <NVIC_EncodePriority+0x30>
 80033da:	69fb      	ldr	r3, [r7, #28]
 80033dc:	3b03      	subs	r3, #3
 80033de:	e000      	b.n	80033e2 <NVIC_EncodePriority+0x32>
 80033e0:	2300      	movs	r3, #0
 80033e2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80033e4:	f04f 32ff 	mov.w	r2, #4294967295
 80033e8:	69bb      	ldr	r3, [r7, #24]
 80033ea:	fa02 f303 	lsl.w	r3, r2, r3
 80033ee:	43da      	mvns	r2, r3
 80033f0:	68bb      	ldr	r3, [r7, #8]
 80033f2:	401a      	ands	r2, r3
 80033f4:	697b      	ldr	r3, [r7, #20]
 80033f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80033f8:	f04f 31ff 	mov.w	r1, #4294967295
 80033fc:	697b      	ldr	r3, [r7, #20]
 80033fe:	fa01 f303 	lsl.w	r3, r1, r3
 8003402:	43d9      	mvns	r1, r3
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003408:	4313      	orrs	r3, r2
         );
}
 800340a:	4618      	mov	r0, r3
 800340c:	3724      	adds	r7, #36	@ 0x24
 800340e:	46bd      	mov	sp, r7
 8003410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003414:	4770      	bx	lr

08003416 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003416:	b580      	push	{r7, lr}
 8003418:	b082      	sub	sp, #8
 800341a:	af00      	add	r7, sp, #0
 800341c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800341e:	6878      	ldr	r0, [r7, #4]
 8003420:	f7ff ff4c 	bl	80032bc <__NVIC_SetPriorityGrouping>
}
 8003424:	bf00      	nop
 8003426:	3708      	adds	r7, #8
 8003428:	46bd      	mov	sp, r7
 800342a:	bd80      	pop	{r7, pc}

0800342c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800342c:	b580      	push	{r7, lr}
 800342e:	b086      	sub	sp, #24
 8003430:	af00      	add	r7, sp, #0
 8003432:	4603      	mov	r3, r0
 8003434:	60b9      	str	r1, [r7, #8]
 8003436:	607a      	str	r2, [r7, #4]
 8003438:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800343a:	2300      	movs	r3, #0
 800343c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800343e:	f7ff ff61 	bl	8003304 <__NVIC_GetPriorityGrouping>
 8003442:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003444:	687a      	ldr	r2, [r7, #4]
 8003446:	68b9      	ldr	r1, [r7, #8]
 8003448:	6978      	ldr	r0, [r7, #20]
 800344a:	f7ff ffb1 	bl	80033b0 <NVIC_EncodePriority>
 800344e:	4602      	mov	r2, r0
 8003450:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003454:	4611      	mov	r1, r2
 8003456:	4618      	mov	r0, r3
 8003458:	f7ff ff80 	bl	800335c <__NVIC_SetPriority>
}
 800345c:	bf00      	nop
 800345e:	3718      	adds	r7, #24
 8003460:	46bd      	mov	sp, r7
 8003462:	bd80      	pop	{r7, pc}

08003464 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003464:	b580      	push	{r7, lr}
 8003466:	b082      	sub	sp, #8
 8003468:	af00      	add	r7, sp, #0
 800346a:	4603      	mov	r3, r0
 800346c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800346e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003472:	4618      	mov	r0, r3
 8003474:	f7ff ff54 	bl	8003320 <__NVIC_EnableIRQ>
}
 8003478:	bf00      	nop
 800347a:	3708      	adds	r7, #8
 800347c:	46bd      	mov	sp, r7
 800347e:	bd80      	pop	{r7, pc}

08003480 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8003480:	b580      	push	{r7, lr}
 8003482:	b082      	sub	sp, #8
 8003484:	af00      	add	r7, sp, #0
 8003486:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	2b00      	cmp	r3, #0
 800348c:	d101      	bne.n	8003492 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 800348e:	2301      	movs	r3, #1
 8003490:	e00e      	b.n	80034b0 <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	795b      	ldrb	r3, [r3, #5]
 8003496:	b2db      	uxtb	r3, r3
 8003498:	2b00      	cmp	r3, #0
 800349a:	d105      	bne.n	80034a8 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	2200      	movs	r2, #0
 80034a0:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 80034a2:	6878      	ldr	r0, [r7, #4]
 80034a4:	f7fe f83a 	bl	800151c <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	2201      	movs	r2, #1
 80034ac:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80034ae:	2300      	movs	r3, #0
}
 80034b0:	4618      	mov	r0, r3
 80034b2:	3708      	adds	r7, #8
 80034b4:	46bd      	mov	sp, r7
 80034b6:	bd80      	pop	{r7, pc}

080034b8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80034b8:	b580      	push	{r7, lr}
 80034ba:	b086      	sub	sp, #24
 80034bc:	af00      	add	r7, sp, #0
 80034be:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80034c0:	2300      	movs	r3, #0
 80034c2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80034c4:	f7ff feca 	bl	800325c <HAL_GetTick>
 80034c8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d101      	bne.n	80034d4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80034d0:	2301      	movs	r3, #1
 80034d2:	e099      	b.n	8003608 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	2202      	movs	r2, #2
 80034d8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	2200      	movs	r2, #0
 80034e0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	681a      	ldr	r2, [r3, #0]
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	f022 0201 	bic.w	r2, r2, #1
 80034f2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80034f4:	e00f      	b.n	8003516 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80034f6:	f7ff feb1 	bl	800325c <HAL_GetTick>
 80034fa:	4602      	mov	r2, r0
 80034fc:	693b      	ldr	r3, [r7, #16]
 80034fe:	1ad3      	subs	r3, r2, r3
 8003500:	2b05      	cmp	r3, #5
 8003502:	d908      	bls.n	8003516 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	2220      	movs	r2, #32
 8003508:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	2203      	movs	r2, #3
 800350e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8003512:	2303      	movs	r3, #3
 8003514:	e078      	b.n	8003608 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	f003 0301 	and.w	r3, r3, #1
 8003520:	2b00      	cmp	r3, #0
 8003522:	d1e8      	bne.n	80034f6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800352c:	697a      	ldr	r2, [r7, #20]
 800352e:	4b38      	ldr	r3, [pc, #224]	@ (8003610 <HAL_DMA_Init+0x158>)
 8003530:	4013      	ands	r3, r2
 8003532:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	685a      	ldr	r2, [r3, #4]
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	689b      	ldr	r3, [r3, #8]
 800353c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003542:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	691b      	ldr	r3, [r3, #16]
 8003548:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800354e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	699b      	ldr	r3, [r3, #24]
 8003554:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800355a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	6a1b      	ldr	r3, [r3, #32]
 8003560:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003562:	697a      	ldr	r2, [r7, #20]
 8003564:	4313      	orrs	r3, r2
 8003566:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800356c:	2b04      	cmp	r3, #4
 800356e:	d107      	bne.n	8003580 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003578:	4313      	orrs	r3, r2
 800357a:	697a      	ldr	r2, [r7, #20]
 800357c:	4313      	orrs	r3, r2
 800357e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	697a      	ldr	r2, [r7, #20]
 8003586:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	695b      	ldr	r3, [r3, #20]
 800358e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003590:	697b      	ldr	r3, [r7, #20]
 8003592:	f023 0307 	bic.w	r3, r3, #7
 8003596:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800359c:	697a      	ldr	r2, [r7, #20]
 800359e:	4313      	orrs	r3, r2
 80035a0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035a6:	2b04      	cmp	r3, #4
 80035a8:	d117      	bne.n	80035da <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035ae:	697a      	ldr	r2, [r7, #20]
 80035b0:	4313      	orrs	r3, r2
 80035b2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d00e      	beq.n	80035da <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80035bc:	6878      	ldr	r0, [r7, #4]
 80035be:	f000 f8bd 	bl	800373c <DMA_CheckFifoParam>
 80035c2:	4603      	mov	r3, r0
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d008      	beq.n	80035da <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	2240      	movs	r2, #64	@ 0x40
 80035cc:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	2201      	movs	r2, #1
 80035d2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80035d6:	2301      	movs	r3, #1
 80035d8:	e016      	b.n	8003608 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	697a      	ldr	r2, [r7, #20]
 80035e0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80035e2:	6878      	ldr	r0, [r7, #4]
 80035e4:	f000 f874 	bl	80036d0 <DMA_CalcBaseAndBitshift>
 80035e8:	4603      	mov	r3, r0
 80035ea:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035f0:	223f      	movs	r2, #63	@ 0x3f
 80035f2:	409a      	lsls	r2, r3
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	2200      	movs	r2, #0
 80035fc:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	2201      	movs	r2, #1
 8003602:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003606:	2300      	movs	r3, #0
}
 8003608:	4618      	mov	r0, r3
 800360a:	3718      	adds	r7, #24
 800360c:	46bd      	mov	sp, r7
 800360e:	bd80      	pop	{r7, pc}
 8003610:	f010803f 	.word	0xf010803f

08003614 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8003614:	b580      	push	{r7, lr}
 8003616:	b084      	sub	sp, #16
 8003618:	af00      	add	r7, sp, #0
 800361a:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	2b00      	cmp	r3, #0
 8003620:	d101      	bne.n	8003626 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8003622:	2301      	movs	r3, #1
 8003624:	e050      	b.n	80036c8 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800362c:	b2db      	uxtb	r3, r3
 800362e:	2b02      	cmp	r3, #2
 8003630:	d101      	bne.n	8003636 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8003632:	2302      	movs	r3, #2
 8003634:	e048      	b.n	80036c8 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	681a      	ldr	r2, [r3, #0]
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	f022 0201 	bic.w	r2, r2, #1
 8003644:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	2200      	movs	r2, #0
 800364c:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	2200      	movs	r2, #0
 8003654:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	2200      	movs	r2, #0
 800365c:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	2200      	movs	r2, #0
 8003664:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	2200      	movs	r2, #0
 800366c:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	2221      	movs	r2, #33	@ 0x21
 8003674:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003676:	6878      	ldr	r0, [r7, #4]
 8003678:	f000 f82a 	bl	80036d0 <DMA_CalcBaseAndBitshift>
 800367c:	4603      	mov	r3, r0
 800367e:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	2200      	movs	r2, #0
 8003684:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	2200      	movs	r2, #0
 800368a:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->XferM1CpltCallback = NULL;
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	2200      	movs	r2, #0
 8003690:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	2200      	movs	r2, #0
 8003696:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->XferErrorCallback = NULL;
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	2200      	movs	r2, #0
 800369c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->XferAbortCallback = NULL;
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	2200      	movs	r2, #0
 80036a2:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036a8:	223f      	movs	r2, #63	@ 0x3f
 80036aa:	409a      	lsls	r2, r3
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	2200      	movs	r2, #0
 80036b4:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	2200      	movs	r2, #0
 80036ba:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	2200      	movs	r2, #0
 80036c2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80036c6:	2300      	movs	r3, #0
}
 80036c8:	4618      	mov	r0, r3
 80036ca:	3710      	adds	r7, #16
 80036cc:	46bd      	mov	sp, r7
 80036ce:	bd80      	pop	{r7, pc}

080036d0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80036d0:	b480      	push	{r7}
 80036d2:	b085      	sub	sp, #20
 80036d4:	af00      	add	r7, sp, #0
 80036d6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	b2db      	uxtb	r3, r3
 80036de:	3b10      	subs	r3, #16
 80036e0:	4a14      	ldr	r2, [pc, #80]	@ (8003734 <DMA_CalcBaseAndBitshift+0x64>)
 80036e2:	fba2 2303 	umull	r2, r3, r2, r3
 80036e6:	091b      	lsrs	r3, r3, #4
 80036e8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80036ea:	4a13      	ldr	r2, [pc, #76]	@ (8003738 <DMA_CalcBaseAndBitshift+0x68>)
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	4413      	add	r3, r2
 80036f0:	781b      	ldrb	r3, [r3, #0]
 80036f2:	461a      	mov	r2, r3
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	2b03      	cmp	r3, #3
 80036fc:	d909      	bls.n	8003712 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003706:	f023 0303 	bic.w	r3, r3, #3
 800370a:	1d1a      	adds	r2, r3, #4
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	659a      	str	r2, [r3, #88]	@ 0x58
 8003710:	e007      	b.n	8003722 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800371a:	f023 0303 	bic.w	r3, r3, #3
 800371e:	687a      	ldr	r2, [r7, #4]
 8003720:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003726:	4618      	mov	r0, r3
 8003728:	3714      	adds	r7, #20
 800372a:	46bd      	mov	sp, r7
 800372c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003730:	4770      	bx	lr
 8003732:	bf00      	nop
 8003734:	aaaaaaab 	.word	0xaaaaaaab
 8003738:	080100cc 	.word	0x080100cc

0800373c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800373c:	b480      	push	{r7}
 800373e:	b085      	sub	sp, #20
 8003740:	af00      	add	r7, sp, #0
 8003742:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003744:	2300      	movs	r3, #0
 8003746:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800374c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	699b      	ldr	r3, [r3, #24]
 8003752:	2b00      	cmp	r3, #0
 8003754:	d11f      	bne.n	8003796 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003756:	68bb      	ldr	r3, [r7, #8]
 8003758:	2b03      	cmp	r3, #3
 800375a:	d856      	bhi.n	800380a <DMA_CheckFifoParam+0xce>
 800375c:	a201      	add	r2, pc, #4	@ (adr r2, 8003764 <DMA_CheckFifoParam+0x28>)
 800375e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003762:	bf00      	nop
 8003764:	08003775 	.word	0x08003775
 8003768:	08003787 	.word	0x08003787
 800376c:	08003775 	.word	0x08003775
 8003770:	0800380b 	.word	0x0800380b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003778:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800377c:	2b00      	cmp	r3, #0
 800377e:	d046      	beq.n	800380e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003780:	2301      	movs	r3, #1
 8003782:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003784:	e043      	b.n	800380e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800378a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800378e:	d140      	bne.n	8003812 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003790:	2301      	movs	r3, #1
 8003792:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003794:	e03d      	b.n	8003812 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	699b      	ldr	r3, [r3, #24]
 800379a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800379e:	d121      	bne.n	80037e4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80037a0:	68bb      	ldr	r3, [r7, #8]
 80037a2:	2b03      	cmp	r3, #3
 80037a4:	d837      	bhi.n	8003816 <DMA_CheckFifoParam+0xda>
 80037a6:	a201      	add	r2, pc, #4	@ (adr r2, 80037ac <DMA_CheckFifoParam+0x70>)
 80037a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037ac:	080037bd 	.word	0x080037bd
 80037b0:	080037c3 	.word	0x080037c3
 80037b4:	080037bd 	.word	0x080037bd
 80037b8:	080037d5 	.word	0x080037d5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80037bc:	2301      	movs	r3, #1
 80037be:	73fb      	strb	r3, [r7, #15]
      break;
 80037c0:	e030      	b.n	8003824 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037c6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d025      	beq.n	800381a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80037ce:	2301      	movs	r3, #1
 80037d0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80037d2:	e022      	b.n	800381a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037d8:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80037dc:	d11f      	bne.n	800381e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80037de:	2301      	movs	r3, #1
 80037e0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80037e2:	e01c      	b.n	800381e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80037e4:	68bb      	ldr	r3, [r7, #8]
 80037e6:	2b02      	cmp	r3, #2
 80037e8:	d903      	bls.n	80037f2 <DMA_CheckFifoParam+0xb6>
 80037ea:	68bb      	ldr	r3, [r7, #8]
 80037ec:	2b03      	cmp	r3, #3
 80037ee:	d003      	beq.n	80037f8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80037f0:	e018      	b.n	8003824 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80037f2:	2301      	movs	r3, #1
 80037f4:	73fb      	strb	r3, [r7, #15]
      break;
 80037f6:	e015      	b.n	8003824 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037fc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003800:	2b00      	cmp	r3, #0
 8003802:	d00e      	beq.n	8003822 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003804:	2301      	movs	r3, #1
 8003806:	73fb      	strb	r3, [r7, #15]
      break;
 8003808:	e00b      	b.n	8003822 <DMA_CheckFifoParam+0xe6>
      break;
 800380a:	bf00      	nop
 800380c:	e00a      	b.n	8003824 <DMA_CheckFifoParam+0xe8>
      break;
 800380e:	bf00      	nop
 8003810:	e008      	b.n	8003824 <DMA_CheckFifoParam+0xe8>
      break;
 8003812:	bf00      	nop
 8003814:	e006      	b.n	8003824 <DMA_CheckFifoParam+0xe8>
      break;
 8003816:	bf00      	nop
 8003818:	e004      	b.n	8003824 <DMA_CheckFifoParam+0xe8>
      break;
 800381a:	bf00      	nop
 800381c:	e002      	b.n	8003824 <DMA_CheckFifoParam+0xe8>
      break;   
 800381e:	bf00      	nop
 8003820:	e000      	b.n	8003824 <DMA_CheckFifoParam+0xe8>
      break;
 8003822:	bf00      	nop
    }
  } 
  
  return status; 
 8003824:	7bfb      	ldrb	r3, [r7, #15]
}
 8003826:	4618      	mov	r0, r3
 8003828:	3714      	adds	r7, #20
 800382a:	46bd      	mov	sp, r7
 800382c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003830:	4770      	bx	lr
 8003832:	bf00      	nop

08003834 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 8003834:	b580      	push	{r7, lr}
 8003836:	b082      	sub	sp, #8
 8003838:	af00      	add	r7, sp, #0
 800383a:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	2b00      	cmp	r3, #0
 8003840:	d101      	bne.n	8003846 <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 8003842:	2301      	movs	r3, #1
 8003844:	e03b      	b.n	80038be <HAL_DMA2D_Init+0x8a>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800384c:	b2db      	uxtb	r3, r3
 800384e:	2b00      	cmp	r3, #0
 8003850:	d106      	bne.n	8003860 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	2200      	movs	r2, #0
 8003856:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 800385a:	6878      	ldr	r0, [r7, #4]
 800385c:	f7fd fe80 	bl	8001560 <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	2202      	movs	r2, #2
 8003864:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	685a      	ldr	r2, [r3, #4]
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	430a      	orrs	r2, r1
 800387c:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003884:	f023 0107 	bic.w	r1, r3, #7
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	689a      	ldr	r2, [r3, #8]
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	430a      	orrs	r2, r1
 8003892:	635a      	str	r2, [r3, #52]	@ 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800389a:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800389e:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80038a2:	687a      	ldr	r2, [r7, #4]
 80038a4:	68d1      	ldr	r1, [r2, #12]
 80038a6:	687a      	ldr	r2, [r7, #4]
 80038a8:	6812      	ldr	r2, [r2, #0]
 80038aa:	430b      	orrs	r3, r1
 80038ac:	6413      	str	r3, [r2, #64]	@ 0x40


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	2200      	movs	r2, #0
 80038b2:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	2201      	movs	r2, #1
 80038b8:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  return HAL_OK;
 80038bc:	2300      	movs	r3, #0
}
 80038be:	4618      	mov	r0, r3
 80038c0:	3708      	adds	r7, #8
 80038c2:	46bd      	mov	sp, r7
 80038c4:	bd80      	pop	{r7, pc}

080038c6 <HAL_DMA2D_Start>:
  * @param  Height     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                                  uint32_t Height)
{
 80038c6:	b580      	push	{r7, lr}
 80038c8:	b086      	sub	sp, #24
 80038ca:	af02      	add	r7, sp, #8
 80038cc:	60f8      	str	r0, [r7, #12]
 80038ce:	60b9      	str	r1, [r7, #8]
 80038d0:	607a      	str	r2, [r7, #4]
 80038d2:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80038da:	2b01      	cmp	r3, #1
 80038dc:	d101      	bne.n	80038e2 <HAL_DMA2D_Start+0x1c>
 80038de:	2302      	movs	r3, #2
 80038e0:	e018      	b.n	8003914 <HAL_DMA2D_Start+0x4e>
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	2201      	movs	r2, #1
 80038e6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	2202      	movs	r2, #2
 80038ee:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 80038f2:	69bb      	ldr	r3, [r7, #24]
 80038f4:	9300      	str	r3, [sp, #0]
 80038f6:	683b      	ldr	r3, [r7, #0]
 80038f8:	687a      	ldr	r2, [r7, #4]
 80038fa:	68b9      	ldr	r1, [r7, #8]
 80038fc:	68f8      	ldr	r0, [r7, #12]
 80038fe:	f000 fa99 	bl	8003e34 <DMA2D_SetConfig>

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	681a      	ldr	r2, [r3, #0]
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	f042 0201 	orr.w	r2, r2, #1
 8003910:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8003912:	2300      	movs	r3, #0
}
 8003914:	4618      	mov	r0, r3
 8003916:	3710      	adds	r7, #16
 8003918:	46bd      	mov	sp, r7
 800391a:	bd80      	pop	{r7, pc}

0800391c <HAL_DMA2D_PollForTransfer>:
  *                 the configuration information for the DMA2D.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout)
{
 800391c:	b580      	push	{r7, lr}
 800391e:	b086      	sub	sp, #24
 8003920:	af00      	add	r7, sp, #0
 8003922:	6078      	str	r0, [r7, #4]
 8003924:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t layer_start;
  __IO uint32_t isrflags = 0x0U;
 8003926:	2300      	movs	r3, #0
 8003928:	60fb      	str	r3, [r7, #12]

  /* Polling for DMA2D transfer */
  if ((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	f003 0301 	and.w	r3, r3, #1
 8003934:	2b00      	cmp	r3, #0
 8003936:	d056      	beq.n	80039e6 <HAL_DMA2D_PollForTransfer+0xca>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8003938:	f7ff fc90 	bl	800325c <HAL_GetTick>
 800393c:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 800393e:	e04b      	b.n	80039d8 <HAL_DMA2D_PollForTransfer+0xbc>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	685b      	ldr	r3, [r3, #4]
 8003946:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 800394e:	2b00      	cmp	r3, #0
 8003950:	d023      	beq.n	800399a <HAL_DMA2D_PollForTransfer+0x7e>
      {
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	f003 0320 	and.w	r3, r3, #32
 8003958:	2b00      	cmp	r3, #0
 800395a:	d005      	beq.n	8003968 <HAL_DMA2D_PollForTransfer+0x4c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003960:	f043 0202 	orr.w	r2, r3, #2
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	f003 0301 	and.w	r3, r3, #1
 800396e:	2b00      	cmp	r3, #0
 8003970:	d005      	beq.n	800397e <HAL_DMA2D_PollForTransfer+0x62>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003976:	f043 0201 	orr.w	r2, r3, #1
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        /* Clear the transfer and configuration error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	2221      	movs	r2, #33	@ 0x21
 8003984:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	2204      	movs	r2, #4
 800398a:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	2200      	movs	r2, #0
 8003992:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

        return HAL_ERROR;
 8003996:	2301      	movs	r3, #1
 8003998:	e0a5      	b.n	8003ae6 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800399a:	683b      	ldr	r3, [r7, #0]
 800399c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039a0:	d01a      	beq.n	80039d8 <HAL_DMA2D_PollForTransfer+0xbc>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80039a2:	f7ff fc5b 	bl	800325c <HAL_GetTick>
 80039a6:	4602      	mov	r2, r0
 80039a8:	697b      	ldr	r3, [r7, #20]
 80039aa:	1ad3      	subs	r3, r2, r3
 80039ac:	683a      	ldr	r2, [r7, #0]
 80039ae:	429a      	cmp	r2, r3
 80039b0:	d302      	bcc.n	80039b8 <HAL_DMA2D_PollForTransfer+0x9c>
 80039b2:	683b      	ldr	r3, [r7, #0]
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d10f      	bne.n	80039d8 <HAL_DMA2D_PollForTransfer+0xbc>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039bc:	f043 0220 	orr.w	r2, r3, #32
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	63da      	str	r2, [r3, #60]	@ 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	2203      	movs	r2, #3
 80039c8:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	2200      	movs	r2, #0
 80039d0:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

          return HAL_TIMEOUT;
 80039d4:	2303      	movs	r3, #3
 80039d6:	e086      	b.n	8003ae6 <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	685b      	ldr	r3, [r3, #4]
 80039de:	f003 0302 	and.w	r3, r3, #2
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d0ac      	beq.n	8003940 <HAL_DMA2D_PollForTransfer+0x24>
        }
      }
    }
  }
  /* Polling for CLUT loading (foreground or background) */
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	69db      	ldr	r3, [r3, #28]
 80039ec:	f003 0320 	and.w	r3, r3, #32
 80039f0:	613b      	str	r3, [r7, #16]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039f8:	f003 0320 	and.w	r3, r3, #32
 80039fc:	693a      	ldr	r2, [r7, #16]
 80039fe:	4313      	orrs	r3, r2
 8003a00:	613b      	str	r3, [r7, #16]
  if (layer_start != 0U)
 8003a02:	693b      	ldr	r3, [r7, #16]
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d061      	beq.n	8003acc <HAL_DMA2D_PollForTransfer+0x1b0>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8003a08:	f7ff fc28 	bl	800325c <HAL_GetTick>
 8003a0c:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8003a0e:	e056      	b.n	8003abe <HAL_DMA2D_PollForTransfer+0x1a2>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	685b      	ldr	r3, [r3, #4]
 8003a16:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	f003 0329 	and.w	r3, r3, #41	@ 0x29
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d02e      	beq.n	8003a80 <HAL_DMA2D_PollForTransfer+0x164>
      {
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	f003 0308 	and.w	r3, r3, #8
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d005      	beq.n	8003a38 <HAL_DMA2D_PollForTransfer+0x11c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a30:	f043 0204 	orr.w	r2, r3, #4
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	f003 0320 	and.w	r3, r3, #32
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d005      	beq.n	8003a4e <HAL_DMA2D_PollForTransfer+0x132>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a46:	f043 0202 	orr.w	r2, r3, #2
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	f003 0301 	and.w	r3, r3, #1
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d005      	beq.n	8003a64 <HAL_DMA2D_PollForTransfer+0x148>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a5c:	f043 0201 	orr.w	r2, r3, #1
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        /* Clear the CLUT Access Error, Configuration Error and Transfer Error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	2229      	movs	r2, #41	@ 0x29
 8003a6a:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	2204      	movs	r2, #4
 8003a70:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	2200      	movs	r2, #0
 8003a78:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

        return HAL_ERROR;
 8003a7c:	2301      	movs	r3, #1
 8003a7e:	e032      	b.n	8003ae6 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003a80:	683b      	ldr	r3, [r7, #0]
 8003a82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a86:	d01a      	beq.n	8003abe <HAL_DMA2D_PollForTransfer+0x1a2>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003a88:	f7ff fbe8 	bl	800325c <HAL_GetTick>
 8003a8c:	4602      	mov	r2, r0
 8003a8e:	697b      	ldr	r3, [r7, #20]
 8003a90:	1ad3      	subs	r3, r2, r3
 8003a92:	683a      	ldr	r2, [r7, #0]
 8003a94:	429a      	cmp	r2, r3
 8003a96:	d302      	bcc.n	8003a9e <HAL_DMA2D_PollForTransfer+0x182>
 8003a98:	683b      	ldr	r3, [r7, #0]
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d10f      	bne.n	8003abe <HAL_DMA2D_PollForTransfer+0x1a2>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003aa2:	f043 0220 	orr.w	r2, r3, #32
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	63da      	str	r2, [r3, #60]	@ 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	2203      	movs	r2, #3
 8003aae:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	2200      	movs	r2, #0
 8003ab6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

          return HAL_TIMEOUT;
 8003aba:	2303      	movs	r3, #3
 8003abc:	e013      	b.n	8003ae6 <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	685b      	ldr	r3, [r3, #4]
 8003ac4:	f003 0310 	and.w	r3, r3, #16
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d0a1      	beq.n	8003a10 <HAL_DMA2D_PollForTransfer+0xf4>
      }
    }
  }

  /* Clear the transfer complete and CLUT loading flags */
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC | DMA2D_FLAG_CTC);
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	2212      	movs	r2, #18
 8003ad2:	609a      	str	r2, [r3, #8]

  /* Change DMA2D state */
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	2201      	movs	r2, #1
 8003ad8:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	2200      	movs	r2, #0
 8003ae0:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  return HAL_OK;
 8003ae4:	2300      	movs	r3, #0
}
 8003ae6:	4618      	mov	r0, r3
 8003ae8:	3718      	adds	r7, #24
 8003aea:	46bd      	mov	sp, r7
 8003aec:	bd80      	pop	{r7, pc}

08003aee <HAL_DMA2D_IRQHandler>:
  * @param  hdma2d Pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
void HAL_DMA2D_IRQHandler(DMA2D_HandleTypeDef *hdma2d)
{
 8003aee:	b580      	push	{r7, lr}
 8003af0:	b084      	sub	sp, #16
 8003af2:	af00      	add	r7, sp, #0
 8003af4:	6078      	str	r0, [r7, #4]
  uint32_t isrflags = READ_REG(hdma2d->Instance->ISR);
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	685b      	ldr	r3, [r3, #4]
 8003afc:	60fb      	str	r3, [r7, #12]
  uint32_t crflags = READ_REG(hdma2d->Instance->CR);
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	f003 0301 	and.w	r3, r3, #1
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d026      	beq.n	8003b5e <HAL_DMA2D_IRQHandler+0x70>
  {
    if ((crflags & DMA2D_IT_TE) != 0U)
 8003b10:	68bb      	ldr	r3, [r7, #8]
 8003b12:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d021      	beq.n	8003b5e <HAL_DMA2D_IRQHandler+0x70>
    {
      /* Disable the transfer Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TE);
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	681a      	ldr	r2, [r3, #0]
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003b28:	601a      	str	r2, [r3, #0]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b2e:	f043 0201 	orr.w	r2, r3, #1
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Clear the transfer error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TE);
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	2201      	movs	r2, #1
 8003b3c:	609a      	str	r2, [r3, #8]

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	2204      	movs	r2, #4
 8003b42:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	2200      	movs	r2, #0
 8003b4a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	695b      	ldr	r3, [r3, #20]
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d003      	beq.n	8003b5e <HAL_DMA2D_IRQHandler+0x70>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	695b      	ldr	r3, [r3, #20]
 8003b5a:	6878      	ldr	r0, [r7, #4]
 8003b5c:	4798      	blx	r3
      }
    }
  }
  /* Configuration Error Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	f003 0320 	and.w	r3, r3, #32
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d026      	beq.n	8003bb6 <HAL_DMA2D_IRQHandler+0xc8>
  {
    if ((crflags & DMA2D_IT_CE) != 0U)
 8003b68:	68bb      	ldr	r3, [r7, #8]
 8003b6a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d021      	beq.n	8003bb6 <HAL_DMA2D_IRQHandler+0xc8>
    {
      /* Disable the Configuration Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CE);
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	681a      	ldr	r2, [r3, #0]
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003b80:	601a      	str	r2, [r3, #0]

      /* Clear the Configuration error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE);
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	2220      	movs	r2, #32
 8003b88:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b8e:	f043 0202 	orr.w	r2, r3, #2
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	2204      	movs	r2, #4
 8003b9a:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	2200      	movs	r2, #0
 8003ba2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	695b      	ldr	r3, [r3, #20]
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d003      	beq.n	8003bb6 <HAL_DMA2D_IRQHandler+0xc8>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	695b      	ldr	r3, [r3, #20]
 8003bb2:	6878      	ldr	r0, [r7, #4]
 8003bb4:	4798      	blx	r3
      }
    }
  }
  /* CLUT access Error Interrupt management ***********************************/
  if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	f003 0308 	and.w	r3, r3, #8
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d026      	beq.n	8003c0e <HAL_DMA2D_IRQHandler+0x120>
  {
    if ((crflags & DMA2D_IT_CAE) != 0U)
 8003bc0:	68bb      	ldr	r3, [r7, #8]
 8003bc2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d021      	beq.n	8003c0e <HAL_DMA2D_IRQHandler+0x120>
    {
      /* Disable the CLUT access error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CAE);
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	681a      	ldr	r2, [r3, #0]
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003bd8:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT access error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE);
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	2208      	movs	r2, #8
 8003be0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003be6:	f043 0204 	orr.w	r2, r3, #4
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	2204      	movs	r2, #4
 8003bf2:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	2200      	movs	r2, #0
 8003bfa:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	695b      	ldr	r3, [r3, #20]
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d003      	beq.n	8003c0e <HAL_DMA2D_IRQHandler+0x120>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	695b      	ldr	r3, [r3, #20]
 8003c0a:	6878      	ldr	r0, [r7, #4]
 8003c0c:	4798      	blx	r3
      }
    }
  }
  /* Transfer watermark Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_TW) != 0U)
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	f003 0304 	and.w	r3, r3, #4
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d013      	beq.n	8003c40 <HAL_DMA2D_IRQHandler+0x152>
  {
    if ((crflags & DMA2D_IT_TW) != 0U)
 8003c18:	68bb      	ldr	r3, [r7, #8]
 8003c1a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d00e      	beq.n	8003c40 <HAL_DMA2D_IRQHandler+0x152>
    {
      /* Disable the transfer watermark interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TW);
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	681a      	ldr	r2, [r3, #0]
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003c30:	601a      	str	r2, [r3, #0]

      /* Clear the transfer watermark flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TW);
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	2204      	movs	r2, #4
 8003c38:	609a      	str	r2, [r3, #8]

      /* Transfer watermark Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->LineEventCallback(hdma2d);
#else
      HAL_DMA2D_LineEventCallback(hdma2d);
 8003c3a:	6878      	ldr	r0, [r7, #4]
 8003c3c:	f000 f853 	bl	8003ce6 <HAL_DMA2D_LineEventCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */

    }
  }
  /* Transfer Complete Interrupt management ************************************/
  if ((isrflags & DMA2D_FLAG_TC) != 0U)
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	f003 0302 	and.w	r3, r3, #2
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d024      	beq.n	8003c94 <HAL_DMA2D_IRQHandler+0x1a6>
  {
    if ((crflags & DMA2D_IT_TC) != 0U)
 8003c4a:	68bb      	ldr	r3, [r7, #8]
 8003c4c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d01f      	beq.n	8003c94 <HAL_DMA2D_IRQHandler+0x1a6>
    {
      /* Disable the transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TC);
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	681a      	ldr	r2, [r3, #0]
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8003c62:	601a      	str	r2, [r3, #0]

      /* Clear the transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC);
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	2202      	movs	r2, #2
 8003c6a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	2201      	movs	r2, #1
 8003c78:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	2200      	movs	r2, #0
 8003c80:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferCpltCallback != NULL)
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	691b      	ldr	r3, [r3, #16]
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d003      	beq.n	8003c94 <HAL_DMA2D_IRQHandler+0x1a6>
      {
        /* Transfer complete Callback */
        hdma2d->XferCpltCallback(hdma2d);
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	691b      	ldr	r3, [r3, #16]
 8003c90:	6878      	ldr	r0, [r7, #4]
 8003c92:	4798      	blx	r3
      }
    }
  }
  /* CLUT Transfer Complete Interrupt management ******************************/
  if ((isrflags & DMA2D_FLAG_CTC) != 0U)
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	f003 0310 	and.w	r3, r3, #16
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d01f      	beq.n	8003cde <HAL_DMA2D_IRQHandler+0x1f0>
  {
    if ((crflags & DMA2D_IT_CTC) != 0U)
 8003c9e:	68bb      	ldr	r3, [r7, #8]
 8003ca0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d01a      	beq.n	8003cde <HAL_DMA2D_IRQHandler+0x1f0>
    {
      /* Disable the CLUT transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CTC);
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	681a      	ldr	r2, [r3, #0]
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003cb6:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CTC);
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	2210      	movs	r2, #16
 8003cbe:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	2201      	movs	r2, #1
 8003ccc:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	2200      	movs	r2, #0
 8003cd4:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      /* CLUT Transfer complete Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->CLUTLoadingCpltCallback(hdma2d);
#else
      HAL_DMA2D_CLUTLoadingCpltCallback(hdma2d);
 8003cd8:	6878      	ldr	r0, [r7, #4]
 8003cda:	f000 f80e 	bl	8003cfa <HAL_DMA2D_CLUTLoadingCpltCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */
    }
  }

}
 8003cde:	bf00      	nop
 8003ce0:	3710      	adds	r7, #16
 8003ce2:	46bd      	mov	sp, r7
 8003ce4:	bd80      	pop	{r7, pc}

08003ce6 <HAL_DMA2D_LineEventCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_LineEventCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8003ce6:	b480      	push	{r7}
 8003ce8:	b083      	sub	sp, #12
 8003cea:	af00      	add	r7, sp, #0
 8003cec:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_LineEventCallback can be implemented in the user file.
   */
}
 8003cee:	bf00      	nop
 8003cf0:	370c      	adds	r7, #12
 8003cf2:	46bd      	mov	sp, r7
 8003cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf8:	4770      	bx	lr

08003cfa <HAL_DMA2D_CLUTLoadingCpltCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_CLUTLoadingCpltCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8003cfa:	b480      	push	{r7}
 8003cfc:	b083      	sub	sp, #12
 8003cfe:	af00      	add	r7, sp, #0
 8003d00:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_CLUTLoadingCpltCallback can be implemented in the user file.
   */
}
 8003d02:	bf00      	nop
 8003d04:	370c      	adds	r7, #12
 8003d06:	46bd      	mov	sp, r7
 8003d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d0c:	4770      	bx	lr
	...

08003d10 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 8003d10:	b480      	push	{r7}
 8003d12:	b087      	sub	sp, #28
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	6078      	str	r0, [r7, #4]
 8003d18:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	685b      	ldr	r3, [r3, #4]
 8003d1e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
      assert_param(IS_DMA2D_ALPHA_MODE(hdma2d->LayerCfg[LayerIdx].AlphaMode));
    }
  }

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003d28:	2b01      	cmp	r3, #1
 8003d2a:	d101      	bne.n	8003d30 <HAL_DMA2D_ConfigLayer+0x20>
 8003d2c:	2302      	movs	r3, #2
 8003d2e:	e079      	b.n	8003e24 <HAL_DMA2D_ConfigLayer+0x114>
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	2201      	movs	r2, #1
 8003d34:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	2202      	movs	r2, #2
 8003d3c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 8003d40:	683b      	ldr	r3, [r7, #0]
 8003d42:	011b      	lsls	r3, r3, #4
 8003d44:	3318      	adds	r3, #24
 8003d46:	687a      	ldr	r2, [r7, #4]
 8003d48:	4413      	add	r3, r2
 8003d4a:	613b      	str	r3, [r7, #16]

  /* Prepare the value to be written to the BGPFCCR or FGPFCCR register */
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 8003d4c:	693b      	ldr	r3, [r7, #16]
 8003d4e:	685a      	ldr	r2, [r3, #4]
 8003d50:	693b      	ldr	r3, [r7, #16]
 8003d52:	689b      	ldr	r3, [r3, #8]
 8003d54:	041b      	lsls	r3, r3, #16
 8003d56:	4313      	orrs	r3, r2
 8003d58:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 8003d5a:	4b35      	ldr	r3, [pc, #212]	@ (8003e30 <HAL_DMA2D_ConfigLayer+0x120>)
 8003d5c:	60fb      	str	r3, [r7, #12]


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8003d5e:	693b      	ldr	r3, [r7, #16]
 8003d60:	685b      	ldr	r3, [r3, #4]
 8003d62:	2b0a      	cmp	r3, #10
 8003d64:	d003      	beq.n	8003d6e <HAL_DMA2D_ConfigLayer+0x5e>
 8003d66:	693b      	ldr	r3, [r7, #16]
 8003d68:	685b      	ldr	r3, [r3, #4]
 8003d6a:	2b09      	cmp	r3, #9
 8003d6c:	d107      	bne.n	8003d7e <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 8003d6e:	693b      	ldr	r3, [r7, #16]
 8003d70:	68db      	ldr	r3, [r3, #12]
 8003d72:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8003d76:	697a      	ldr	r2, [r7, #20]
 8003d78:	4313      	orrs	r3, r2
 8003d7a:	617b      	str	r3, [r7, #20]
 8003d7c:	e005      	b.n	8003d8a <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 8003d7e:	693b      	ldr	r3, [r7, #16]
 8003d80:	68db      	ldr	r3, [r3, #12]
 8003d82:	061b      	lsls	r3, r3, #24
 8003d84:	697a      	ldr	r2, [r7, #20]
 8003d86:	4313      	orrs	r3, r2
 8003d88:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 8003d8a:	683b      	ldr	r3, [r7, #0]
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d120      	bne.n	8003dd2 <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	43db      	mvns	r3, r3
 8003d9a:	ea02 0103 	and.w	r1, r2, r3
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	697a      	ldr	r2, [r7, #20]
 8003da4:	430a      	orrs	r2, r1
 8003da6:	625a      	str	r2, [r3, #36]	@ 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	693a      	ldr	r2, [r7, #16]
 8003dae:	6812      	ldr	r2, [r2, #0]
 8003db0:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8003db2:	693b      	ldr	r3, [r7, #16]
 8003db4:	685b      	ldr	r3, [r3, #4]
 8003db6:	2b0a      	cmp	r3, #10
 8003db8:	d003      	beq.n	8003dc2 <HAL_DMA2D_ConfigLayer+0xb2>
 8003dba:	693b      	ldr	r3, [r7, #16]
 8003dbc:	685b      	ldr	r3, [r3, #4]
 8003dbe:	2b09      	cmp	r3, #9
 8003dc0:	d127      	bne.n	8003e12 <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 8003dc2:	693b      	ldr	r3, [r7, #16]
 8003dc4:	68da      	ldr	r2, [r3, #12]
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 8003dce:	629a      	str	r2, [r3, #40]	@ 0x28
 8003dd0:	e01f      	b.n	8003e12 <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	69da      	ldr	r2, [r3, #28]
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	43db      	mvns	r3, r3
 8003ddc:	ea02 0103 	and.w	r1, r2, r3
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	697a      	ldr	r2, [r7, #20]
 8003de6:	430a      	orrs	r2, r1
 8003de8:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	693a      	ldr	r2, [r7, #16]
 8003df0:	6812      	ldr	r2, [r2, #0]
 8003df2:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8003df4:	693b      	ldr	r3, [r7, #16]
 8003df6:	685b      	ldr	r3, [r3, #4]
 8003df8:	2b0a      	cmp	r3, #10
 8003dfa:	d003      	beq.n	8003e04 <HAL_DMA2D_ConfigLayer+0xf4>
 8003dfc:	693b      	ldr	r3, [r7, #16]
 8003dfe:	685b      	ldr	r3, [r3, #4]
 8003e00:	2b09      	cmp	r3, #9
 8003e02:	d106      	bne.n	8003e12 <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 8003e04:	693b      	ldr	r3, [r7, #16]
 8003e06:	68da      	ldr	r2, [r3, #12]
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 8003e10:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	2201      	movs	r2, #1
 8003e16:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	2200      	movs	r2, #0
 8003e1e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  return HAL_OK;
 8003e22:	2300      	movs	r3, #0
}
 8003e24:	4618      	mov	r0, r3
 8003e26:	371c      	adds	r7, #28
 8003e28:	46bd      	mov	sp, r7
 8003e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e2e:	4770      	bx	lr
 8003e30:	ff03000f 	.word	0xff03000f

08003e34 <DMA2D_SetConfig>:
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                            uint32_t Height)
{
 8003e34:	b480      	push	{r7}
 8003e36:	b08b      	sub	sp, #44	@ 0x2c
 8003e38:	af00      	add	r7, sp, #0
 8003e3a:	60f8      	str	r0, [r7, #12]
 8003e3c:	60b9      	str	r1, [r7, #8]
 8003e3e:	607a      	str	r2, [r7, #4]
 8003e40:	603b      	str	r3, [r7, #0]
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL | DMA2D_NLR_PL), (Height | (Width << DMA2D_NLR_PL_Pos)));
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e48:	f003 4140 	and.w	r1, r3, #3221225472	@ 0xc0000000
 8003e4c:	683b      	ldr	r3, [r7, #0]
 8003e4e:	041a      	lsls	r2, r3, #16
 8003e50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e52:	431a      	orrs	r2, r3
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	430a      	orrs	r2, r1
 8003e5a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	687a      	ldr	r2, [r7, #4]
 8003e62:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	685b      	ldr	r3, [r3, #4]
 8003e68:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003e6c:	d174      	bne.n	8003f58 <DMA2D_SetConfig+0x124>
  {
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 8003e6e:	68bb      	ldr	r3, [r7, #8]
 8003e70:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8003e74:	623b      	str	r3, [r7, #32]
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 8003e76:	68bb      	ldr	r3, [r7, #8]
 8003e78:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8003e7c:	61fb      	str	r3, [r7, #28]
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 8003e7e:	68bb      	ldr	r3, [r7, #8]
 8003e80:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8003e84:	61bb      	str	r3, [r7, #24]
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 8003e86:	68bb      	ldr	r3, [r7, #8]
 8003e88:	b2db      	uxtb	r3, r3
 8003e8a:	617b      	str	r3, [r7, #20]

    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	689b      	ldr	r3, [r3, #8]
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d108      	bne.n	8003ea6 <DMA2D_SetConfig+0x72>
    {
      tmp = (tmp3 | tmp2 | tmp1 | tmp4);
 8003e94:	69ba      	ldr	r2, [r7, #24]
 8003e96:	69fb      	ldr	r3, [r7, #28]
 8003e98:	431a      	orrs	r2, r3
 8003e9a:	6a3b      	ldr	r3, [r7, #32]
 8003e9c:	4313      	orrs	r3, r2
 8003e9e:	697a      	ldr	r2, [r7, #20]
 8003ea0:	4313      	orrs	r3, r2
 8003ea2:	627b      	str	r3, [r7, #36]	@ 0x24
 8003ea4:	e053      	b.n	8003f4e <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	689b      	ldr	r3, [r3, #8]
 8003eaa:	2b01      	cmp	r3, #1
 8003eac:	d106      	bne.n	8003ebc <DMA2D_SetConfig+0x88>
    {
      tmp = (tmp3 | tmp2 | tmp4);
 8003eae:	69ba      	ldr	r2, [r7, #24]
 8003eb0:	69fb      	ldr	r3, [r7, #28]
 8003eb2:	4313      	orrs	r3, r2
 8003eb4:	697a      	ldr	r2, [r7, #20]
 8003eb6:	4313      	orrs	r3, r2
 8003eb8:	627b      	str	r3, [r7, #36]	@ 0x24
 8003eba:	e048      	b.n	8003f4e <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	689b      	ldr	r3, [r3, #8]
 8003ec0:	2b02      	cmp	r3, #2
 8003ec2:	d111      	bne.n	8003ee8 <DMA2D_SetConfig+0xb4>
    {
      tmp2 = (tmp2 >> 19U);
 8003ec4:	69fb      	ldr	r3, [r7, #28]
 8003ec6:	0cdb      	lsrs	r3, r3, #19
 8003ec8:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 10U);
 8003eca:	69bb      	ldr	r3, [r7, #24]
 8003ecc:	0a9b      	lsrs	r3, r3, #10
 8003ece:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 8003ed0:	697b      	ldr	r3, [r7, #20]
 8003ed2:	08db      	lsrs	r3, r3, #3
 8003ed4:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 8003ed6:	69bb      	ldr	r3, [r7, #24]
 8003ed8:	015a      	lsls	r2, r3, #5
 8003eda:	69fb      	ldr	r3, [r7, #28]
 8003edc:	02db      	lsls	r3, r3, #11
 8003ede:	4313      	orrs	r3, r2
 8003ee0:	697a      	ldr	r2, [r7, #20]
 8003ee2:	4313      	orrs	r3, r2
 8003ee4:	627b      	str	r3, [r7, #36]	@ 0x24
 8003ee6:	e032      	b.n	8003f4e <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	689b      	ldr	r3, [r3, #8]
 8003eec:	2b03      	cmp	r3, #3
 8003eee:	d117      	bne.n	8003f20 <DMA2D_SetConfig+0xec>
    {
      tmp1 = (tmp1 >> 31U);
 8003ef0:	6a3b      	ldr	r3, [r7, #32]
 8003ef2:	0fdb      	lsrs	r3, r3, #31
 8003ef4:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 19U);
 8003ef6:	69fb      	ldr	r3, [r7, #28]
 8003ef8:	0cdb      	lsrs	r3, r3, #19
 8003efa:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 11U);
 8003efc:	69bb      	ldr	r3, [r7, #24]
 8003efe:	0adb      	lsrs	r3, r3, #11
 8003f00:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 8003f02:	697b      	ldr	r3, [r7, #20]
 8003f04:	08db      	lsrs	r3, r3, #3
 8003f06:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 8003f08:	69bb      	ldr	r3, [r7, #24]
 8003f0a:	015a      	lsls	r2, r3, #5
 8003f0c:	69fb      	ldr	r3, [r7, #28]
 8003f0e:	029b      	lsls	r3, r3, #10
 8003f10:	431a      	orrs	r2, r3
 8003f12:	6a3b      	ldr	r3, [r7, #32]
 8003f14:	03db      	lsls	r3, r3, #15
 8003f16:	4313      	orrs	r3, r2
 8003f18:	697a      	ldr	r2, [r7, #20]
 8003f1a:	4313      	orrs	r3, r2
 8003f1c:	627b      	str	r3, [r7, #36]	@ 0x24
 8003f1e:	e016      	b.n	8003f4e <DMA2D_SetConfig+0x11a>
    }
    else /* Dhdma2d->Init.ColorMode = DMA2D_OUTPUT_ARGB4444 */
    {
      tmp1 = (tmp1 >> 28U);
 8003f20:	6a3b      	ldr	r3, [r7, #32]
 8003f22:	0f1b      	lsrs	r3, r3, #28
 8003f24:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 20U);
 8003f26:	69fb      	ldr	r3, [r7, #28]
 8003f28:	0d1b      	lsrs	r3, r3, #20
 8003f2a:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 12U);
 8003f2c:	69bb      	ldr	r3, [r7, #24]
 8003f2e:	0b1b      	lsrs	r3, r3, #12
 8003f30:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 4U);
 8003f32:	697b      	ldr	r3, [r7, #20]
 8003f34:	091b      	lsrs	r3, r3, #4
 8003f36:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 8003f38:	69bb      	ldr	r3, [r7, #24]
 8003f3a:	011a      	lsls	r2, r3, #4
 8003f3c:	69fb      	ldr	r3, [r7, #28]
 8003f3e:	021b      	lsls	r3, r3, #8
 8003f40:	431a      	orrs	r2, r3
 8003f42:	6a3b      	ldr	r3, [r7, #32]
 8003f44:	031b      	lsls	r3, r3, #12
 8003f46:	4313      	orrs	r3, r2
 8003f48:	697a      	ldr	r2, [r7, #20]
 8003f4a:	4313      	orrs	r3, r2
 8003f4c:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f54:	639a      	str	r2, [r3, #56]	@ 0x38
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
  }
}
 8003f56:	e003      	b.n	8003f60 <DMA2D_SetConfig+0x12c>
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	68ba      	ldr	r2, [r7, #8]
 8003f5e:	60da      	str	r2, [r3, #12]
}
 8003f60:	bf00      	nop
 8003f62:	372c      	adds	r7, #44	@ 0x2c
 8003f64:	46bd      	mov	sp, r7
 8003f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f6a:	4770      	bx	lr

08003f6c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003f6c:	b480      	push	{r7}
 8003f6e:	b089      	sub	sp, #36	@ 0x24
 8003f70:	af00      	add	r7, sp, #0
 8003f72:	6078      	str	r0, [r7, #4]
 8003f74:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003f76:	2300      	movs	r3, #0
 8003f78:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003f7a:	2300      	movs	r3, #0
 8003f7c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003f7e:	2300      	movs	r3, #0
 8003f80:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003f82:	2300      	movs	r3, #0
 8003f84:	61fb      	str	r3, [r7, #28]
 8003f86:	e177      	b.n	8004278 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003f88:	2201      	movs	r2, #1
 8003f8a:	69fb      	ldr	r3, [r7, #28]
 8003f8c:	fa02 f303 	lsl.w	r3, r2, r3
 8003f90:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003f92:	683b      	ldr	r3, [r7, #0]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	697a      	ldr	r2, [r7, #20]
 8003f98:	4013      	ands	r3, r2
 8003f9a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003f9c:	693a      	ldr	r2, [r7, #16]
 8003f9e:	697b      	ldr	r3, [r7, #20]
 8003fa0:	429a      	cmp	r2, r3
 8003fa2:	f040 8166 	bne.w	8004272 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003fa6:	683b      	ldr	r3, [r7, #0]
 8003fa8:	685b      	ldr	r3, [r3, #4]
 8003faa:	f003 0303 	and.w	r3, r3, #3
 8003fae:	2b01      	cmp	r3, #1
 8003fb0:	d005      	beq.n	8003fbe <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003fb2:	683b      	ldr	r3, [r7, #0]
 8003fb4:	685b      	ldr	r3, [r3, #4]
 8003fb6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003fba:	2b02      	cmp	r3, #2
 8003fbc:	d130      	bne.n	8004020 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	689b      	ldr	r3, [r3, #8]
 8003fc2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003fc4:	69fb      	ldr	r3, [r7, #28]
 8003fc6:	005b      	lsls	r3, r3, #1
 8003fc8:	2203      	movs	r2, #3
 8003fca:	fa02 f303 	lsl.w	r3, r2, r3
 8003fce:	43db      	mvns	r3, r3
 8003fd0:	69ba      	ldr	r2, [r7, #24]
 8003fd2:	4013      	ands	r3, r2
 8003fd4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003fd6:	683b      	ldr	r3, [r7, #0]
 8003fd8:	68da      	ldr	r2, [r3, #12]
 8003fda:	69fb      	ldr	r3, [r7, #28]
 8003fdc:	005b      	lsls	r3, r3, #1
 8003fde:	fa02 f303 	lsl.w	r3, r2, r3
 8003fe2:	69ba      	ldr	r2, [r7, #24]
 8003fe4:	4313      	orrs	r3, r2
 8003fe6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	69ba      	ldr	r2, [r7, #24]
 8003fec:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	685b      	ldr	r3, [r3, #4]
 8003ff2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003ff4:	2201      	movs	r2, #1
 8003ff6:	69fb      	ldr	r3, [r7, #28]
 8003ff8:	fa02 f303 	lsl.w	r3, r2, r3
 8003ffc:	43db      	mvns	r3, r3
 8003ffe:	69ba      	ldr	r2, [r7, #24]
 8004000:	4013      	ands	r3, r2
 8004002:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004004:	683b      	ldr	r3, [r7, #0]
 8004006:	685b      	ldr	r3, [r3, #4]
 8004008:	091b      	lsrs	r3, r3, #4
 800400a:	f003 0201 	and.w	r2, r3, #1
 800400e:	69fb      	ldr	r3, [r7, #28]
 8004010:	fa02 f303 	lsl.w	r3, r2, r3
 8004014:	69ba      	ldr	r2, [r7, #24]
 8004016:	4313      	orrs	r3, r2
 8004018:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	69ba      	ldr	r2, [r7, #24]
 800401e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004020:	683b      	ldr	r3, [r7, #0]
 8004022:	685b      	ldr	r3, [r3, #4]
 8004024:	f003 0303 	and.w	r3, r3, #3
 8004028:	2b03      	cmp	r3, #3
 800402a:	d017      	beq.n	800405c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	68db      	ldr	r3, [r3, #12]
 8004030:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004032:	69fb      	ldr	r3, [r7, #28]
 8004034:	005b      	lsls	r3, r3, #1
 8004036:	2203      	movs	r2, #3
 8004038:	fa02 f303 	lsl.w	r3, r2, r3
 800403c:	43db      	mvns	r3, r3
 800403e:	69ba      	ldr	r2, [r7, #24]
 8004040:	4013      	ands	r3, r2
 8004042:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004044:	683b      	ldr	r3, [r7, #0]
 8004046:	689a      	ldr	r2, [r3, #8]
 8004048:	69fb      	ldr	r3, [r7, #28]
 800404a:	005b      	lsls	r3, r3, #1
 800404c:	fa02 f303 	lsl.w	r3, r2, r3
 8004050:	69ba      	ldr	r2, [r7, #24]
 8004052:	4313      	orrs	r3, r2
 8004054:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	69ba      	ldr	r2, [r7, #24]
 800405a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800405c:	683b      	ldr	r3, [r7, #0]
 800405e:	685b      	ldr	r3, [r3, #4]
 8004060:	f003 0303 	and.w	r3, r3, #3
 8004064:	2b02      	cmp	r3, #2
 8004066:	d123      	bne.n	80040b0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004068:	69fb      	ldr	r3, [r7, #28]
 800406a:	08da      	lsrs	r2, r3, #3
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	3208      	adds	r2, #8
 8004070:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004074:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004076:	69fb      	ldr	r3, [r7, #28]
 8004078:	f003 0307 	and.w	r3, r3, #7
 800407c:	009b      	lsls	r3, r3, #2
 800407e:	220f      	movs	r2, #15
 8004080:	fa02 f303 	lsl.w	r3, r2, r3
 8004084:	43db      	mvns	r3, r3
 8004086:	69ba      	ldr	r2, [r7, #24]
 8004088:	4013      	ands	r3, r2
 800408a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800408c:	683b      	ldr	r3, [r7, #0]
 800408e:	691a      	ldr	r2, [r3, #16]
 8004090:	69fb      	ldr	r3, [r7, #28]
 8004092:	f003 0307 	and.w	r3, r3, #7
 8004096:	009b      	lsls	r3, r3, #2
 8004098:	fa02 f303 	lsl.w	r3, r2, r3
 800409c:	69ba      	ldr	r2, [r7, #24]
 800409e:	4313      	orrs	r3, r2
 80040a0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80040a2:	69fb      	ldr	r3, [r7, #28]
 80040a4:	08da      	lsrs	r2, r3, #3
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	3208      	adds	r2, #8
 80040aa:	69b9      	ldr	r1, [r7, #24]
 80040ac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80040b6:	69fb      	ldr	r3, [r7, #28]
 80040b8:	005b      	lsls	r3, r3, #1
 80040ba:	2203      	movs	r2, #3
 80040bc:	fa02 f303 	lsl.w	r3, r2, r3
 80040c0:	43db      	mvns	r3, r3
 80040c2:	69ba      	ldr	r2, [r7, #24]
 80040c4:	4013      	ands	r3, r2
 80040c6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80040c8:	683b      	ldr	r3, [r7, #0]
 80040ca:	685b      	ldr	r3, [r3, #4]
 80040cc:	f003 0203 	and.w	r2, r3, #3
 80040d0:	69fb      	ldr	r3, [r7, #28]
 80040d2:	005b      	lsls	r3, r3, #1
 80040d4:	fa02 f303 	lsl.w	r3, r2, r3
 80040d8:	69ba      	ldr	r2, [r7, #24]
 80040da:	4313      	orrs	r3, r2
 80040dc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	69ba      	ldr	r2, [r7, #24]
 80040e2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80040e4:	683b      	ldr	r3, [r7, #0]
 80040e6:	685b      	ldr	r3, [r3, #4]
 80040e8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	f000 80c0 	beq.w	8004272 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80040f2:	2300      	movs	r3, #0
 80040f4:	60fb      	str	r3, [r7, #12]
 80040f6:	4b66      	ldr	r3, [pc, #408]	@ (8004290 <HAL_GPIO_Init+0x324>)
 80040f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040fa:	4a65      	ldr	r2, [pc, #404]	@ (8004290 <HAL_GPIO_Init+0x324>)
 80040fc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004100:	6453      	str	r3, [r2, #68]	@ 0x44
 8004102:	4b63      	ldr	r3, [pc, #396]	@ (8004290 <HAL_GPIO_Init+0x324>)
 8004104:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004106:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800410a:	60fb      	str	r3, [r7, #12]
 800410c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800410e:	4a61      	ldr	r2, [pc, #388]	@ (8004294 <HAL_GPIO_Init+0x328>)
 8004110:	69fb      	ldr	r3, [r7, #28]
 8004112:	089b      	lsrs	r3, r3, #2
 8004114:	3302      	adds	r3, #2
 8004116:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800411a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800411c:	69fb      	ldr	r3, [r7, #28]
 800411e:	f003 0303 	and.w	r3, r3, #3
 8004122:	009b      	lsls	r3, r3, #2
 8004124:	220f      	movs	r2, #15
 8004126:	fa02 f303 	lsl.w	r3, r2, r3
 800412a:	43db      	mvns	r3, r3
 800412c:	69ba      	ldr	r2, [r7, #24]
 800412e:	4013      	ands	r3, r2
 8004130:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	4a58      	ldr	r2, [pc, #352]	@ (8004298 <HAL_GPIO_Init+0x32c>)
 8004136:	4293      	cmp	r3, r2
 8004138:	d037      	beq.n	80041aa <HAL_GPIO_Init+0x23e>
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	4a57      	ldr	r2, [pc, #348]	@ (800429c <HAL_GPIO_Init+0x330>)
 800413e:	4293      	cmp	r3, r2
 8004140:	d031      	beq.n	80041a6 <HAL_GPIO_Init+0x23a>
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	4a56      	ldr	r2, [pc, #344]	@ (80042a0 <HAL_GPIO_Init+0x334>)
 8004146:	4293      	cmp	r3, r2
 8004148:	d02b      	beq.n	80041a2 <HAL_GPIO_Init+0x236>
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	4a55      	ldr	r2, [pc, #340]	@ (80042a4 <HAL_GPIO_Init+0x338>)
 800414e:	4293      	cmp	r3, r2
 8004150:	d025      	beq.n	800419e <HAL_GPIO_Init+0x232>
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	4a54      	ldr	r2, [pc, #336]	@ (80042a8 <HAL_GPIO_Init+0x33c>)
 8004156:	4293      	cmp	r3, r2
 8004158:	d01f      	beq.n	800419a <HAL_GPIO_Init+0x22e>
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	4a53      	ldr	r2, [pc, #332]	@ (80042ac <HAL_GPIO_Init+0x340>)
 800415e:	4293      	cmp	r3, r2
 8004160:	d019      	beq.n	8004196 <HAL_GPIO_Init+0x22a>
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	4a52      	ldr	r2, [pc, #328]	@ (80042b0 <HAL_GPIO_Init+0x344>)
 8004166:	4293      	cmp	r3, r2
 8004168:	d013      	beq.n	8004192 <HAL_GPIO_Init+0x226>
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	4a51      	ldr	r2, [pc, #324]	@ (80042b4 <HAL_GPIO_Init+0x348>)
 800416e:	4293      	cmp	r3, r2
 8004170:	d00d      	beq.n	800418e <HAL_GPIO_Init+0x222>
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	4a50      	ldr	r2, [pc, #320]	@ (80042b8 <HAL_GPIO_Init+0x34c>)
 8004176:	4293      	cmp	r3, r2
 8004178:	d007      	beq.n	800418a <HAL_GPIO_Init+0x21e>
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	4a4f      	ldr	r2, [pc, #316]	@ (80042bc <HAL_GPIO_Init+0x350>)
 800417e:	4293      	cmp	r3, r2
 8004180:	d101      	bne.n	8004186 <HAL_GPIO_Init+0x21a>
 8004182:	2309      	movs	r3, #9
 8004184:	e012      	b.n	80041ac <HAL_GPIO_Init+0x240>
 8004186:	230a      	movs	r3, #10
 8004188:	e010      	b.n	80041ac <HAL_GPIO_Init+0x240>
 800418a:	2308      	movs	r3, #8
 800418c:	e00e      	b.n	80041ac <HAL_GPIO_Init+0x240>
 800418e:	2307      	movs	r3, #7
 8004190:	e00c      	b.n	80041ac <HAL_GPIO_Init+0x240>
 8004192:	2306      	movs	r3, #6
 8004194:	e00a      	b.n	80041ac <HAL_GPIO_Init+0x240>
 8004196:	2305      	movs	r3, #5
 8004198:	e008      	b.n	80041ac <HAL_GPIO_Init+0x240>
 800419a:	2304      	movs	r3, #4
 800419c:	e006      	b.n	80041ac <HAL_GPIO_Init+0x240>
 800419e:	2303      	movs	r3, #3
 80041a0:	e004      	b.n	80041ac <HAL_GPIO_Init+0x240>
 80041a2:	2302      	movs	r3, #2
 80041a4:	e002      	b.n	80041ac <HAL_GPIO_Init+0x240>
 80041a6:	2301      	movs	r3, #1
 80041a8:	e000      	b.n	80041ac <HAL_GPIO_Init+0x240>
 80041aa:	2300      	movs	r3, #0
 80041ac:	69fa      	ldr	r2, [r7, #28]
 80041ae:	f002 0203 	and.w	r2, r2, #3
 80041b2:	0092      	lsls	r2, r2, #2
 80041b4:	4093      	lsls	r3, r2
 80041b6:	69ba      	ldr	r2, [r7, #24]
 80041b8:	4313      	orrs	r3, r2
 80041ba:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80041bc:	4935      	ldr	r1, [pc, #212]	@ (8004294 <HAL_GPIO_Init+0x328>)
 80041be:	69fb      	ldr	r3, [r7, #28]
 80041c0:	089b      	lsrs	r3, r3, #2
 80041c2:	3302      	adds	r3, #2
 80041c4:	69ba      	ldr	r2, [r7, #24]
 80041c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80041ca:	4b3d      	ldr	r3, [pc, #244]	@ (80042c0 <HAL_GPIO_Init+0x354>)
 80041cc:	689b      	ldr	r3, [r3, #8]
 80041ce:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80041d0:	693b      	ldr	r3, [r7, #16]
 80041d2:	43db      	mvns	r3, r3
 80041d4:	69ba      	ldr	r2, [r7, #24]
 80041d6:	4013      	ands	r3, r2
 80041d8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80041da:	683b      	ldr	r3, [r7, #0]
 80041dc:	685b      	ldr	r3, [r3, #4]
 80041de:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d003      	beq.n	80041ee <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80041e6:	69ba      	ldr	r2, [r7, #24]
 80041e8:	693b      	ldr	r3, [r7, #16]
 80041ea:	4313      	orrs	r3, r2
 80041ec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80041ee:	4a34      	ldr	r2, [pc, #208]	@ (80042c0 <HAL_GPIO_Init+0x354>)
 80041f0:	69bb      	ldr	r3, [r7, #24]
 80041f2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80041f4:	4b32      	ldr	r3, [pc, #200]	@ (80042c0 <HAL_GPIO_Init+0x354>)
 80041f6:	68db      	ldr	r3, [r3, #12]
 80041f8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80041fa:	693b      	ldr	r3, [r7, #16]
 80041fc:	43db      	mvns	r3, r3
 80041fe:	69ba      	ldr	r2, [r7, #24]
 8004200:	4013      	ands	r3, r2
 8004202:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004204:	683b      	ldr	r3, [r7, #0]
 8004206:	685b      	ldr	r3, [r3, #4]
 8004208:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800420c:	2b00      	cmp	r3, #0
 800420e:	d003      	beq.n	8004218 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8004210:	69ba      	ldr	r2, [r7, #24]
 8004212:	693b      	ldr	r3, [r7, #16]
 8004214:	4313      	orrs	r3, r2
 8004216:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004218:	4a29      	ldr	r2, [pc, #164]	@ (80042c0 <HAL_GPIO_Init+0x354>)
 800421a:	69bb      	ldr	r3, [r7, #24]
 800421c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800421e:	4b28      	ldr	r3, [pc, #160]	@ (80042c0 <HAL_GPIO_Init+0x354>)
 8004220:	685b      	ldr	r3, [r3, #4]
 8004222:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004224:	693b      	ldr	r3, [r7, #16]
 8004226:	43db      	mvns	r3, r3
 8004228:	69ba      	ldr	r2, [r7, #24]
 800422a:	4013      	ands	r3, r2
 800422c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800422e:	683b      	ldr	r3, [r7, #0]
 8004230:	685b      	ldr	r3, [r3, #4]
 8004232:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004236:	2b00      	cmp	r3, #0
 8004238:	d003      	beq.n	8004242 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800423a:	69ba      	ldr	r2, [r7, #24]
 800423c:	693b      	ldr	r3, [r7, #16]
 800423e:	4313      	orrs	r3, r2
 8004240:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004242:	4a1f      	ldr	r2, [pc, #124]	@ (80042c0 <HAL_GPIO_Init+0x354>)
 8004244:	69bb      	ldr	r3, [r7, #24]
 8004246:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004248:	4b1d      	ldr	r3, [pc, #116]	@ (80042c0 <HAL_GPIO_Init+0x354>)
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800424e:	693b      	ldr	r3, [r7, #16]
 8004250:	43db      	mvns	r3, r3
 8004252:	69ba      	ldr	r2, [r7, #24]
 8004254:	4013      	ands	r3, r2
 8004256:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004258:	683b      	ldr	r3, [r7, #0]
 800425a:	685b      	ldr	r3, [r3, #4]
 800425c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004260:	2b00      	cmp	r3, #0
 8004262:	d003      	beq.n	800426c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8004264:	69ba      	ldr	r2, [r7, #24]
 8004266:	693b      	ldr	r3, [r7, #16]
 8004268:	4313      	orrs	r3, r2
 800426a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800426c:	4a14      	ldr	r2, [pc, #80]	@ (80042c0 <HAL_GPIO_Init+0x354>)
 800426e:	69bb      	ldr	r3, [r7, #24]
 8004270:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004272:	69fb      	ldr	r3, [r7, #28]
 8004274:	3301      	adds	r3, #1
 8004276:	61fb      	str	r3, [r7, #28]
 8004278:	69fb      	ldr	r3, [r7, #28]
 800427a:	2b0f      	cmp	r3, #15
 800427c:	f67f ae84 	bls.w	8003f88 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004280:	bf00      	nop
 8004282:	bf00      	nop
 8004284:	3724      	adds	r7, #36	@ 0x24
 8004286:	46bd      	mov	sp, r7
 8004288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800428c:	4770      	bx	lr
 800428e:	bf00      	nop
 8004290:	40023800 	.word	0x40023800
 8004294:	40013800 	.word	0x40013800
 8004298:	40020000 	.word	0x40020000
 800429c:	40020400 	.word	0x40020400
 80042a0:	40020800 	.word	0x40020800
 80042a4:	40020c00 	.word	0x40020c00
 80042a8:	40021000 	.word	0x40021000
 80042ac:	40021400 	.word	0x40021400
 80042b0:	40021800 	.word	0x40021800
 80042b4:	40021c00 	.word	0x40021c00
 80042b8:	40022000 	.word	0x40022000
 80042bc:	40022400 	.word	0x40022400
 80042c0:	40013c00 	.word	0x40013c00

080042c4 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80042c4:	b480      	push	{r7}
 80042c6:	b087      	sub	sp, #28
 80042c8:	af00      	add	r7, sp, #0
 80042ca:	6078      	str	r0, [r7, #4]
 80042cc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80042ce:	2300      	movs	r3, #0
 80042d0:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 80042d2:	2300      	movs	r3, #0
 80042d4:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 80042d6:	2300      	movs	r3, #0
 80042d8:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80042da:	2300      	movs	r3, #0
 80042dc:	617b      	str	r3, [r7, #20]
 80042de:	e0d9      	b.n	8004494 <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80042e0:	2201      	movs	r2, #1
 80042e2:	697b      	ldr	r3, [r7, #20]
 80042e4:	fa02 f303 	lsl.w	r3, r2, r3
 80042e8:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 80042ea:	683a      	ldr	r2, [r7, #0]
 80042ec:	693b      	ldr	r3, [r7, #16]
 80042ee:	4013      	ands	r3, r2
 80042f0:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 80042f2:	68fa      	ldr	r2, [r7, #12]
 80042f4:	693b      	ldr	r3, [r7, #16]
 80042f6:	429a      	cmp	r2, r3
 80042f8:	f040 80c9 	bne.w	800448e <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 80042fc:	4a6b      	ldr	r2, [pc, #428]	@ (80044ac <HAL_GPIO_DeInit+0x1e8>)
 80042fe:	697b      	ldr	r3, [r7, #20]
 8004300:	089b      	lsrs	r3, r3, #2
 8004302:	3302      	adds	r3, #2
 8004304:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004308:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 800430a:	697b      	ldr	r3, [r7, #20]
 800430c:	f003 0303 	and.w	r3, r3, #3
 8004310:	009b      	lsls	r3, r3, #2
 8004312:	220f      	movs	r2, #15
 8004314:	fa02 f303 	lsl.w	r3, r2, r3
 8004318:	68ba      	ldr	r2, [r7, #8]
 800431a:	4013      	ands	r3, r2
 800431c:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	4a63      	ldr	r2, [pc, #396]	@ (80044b0 <HAL_GPIO_DeInit+0x1ec>)
 8004322:	4293      	cmp	r3, r2
 8004324:	d037      	beq.n	8004396 <HAL_GPIO_DeInit+0xd2>
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	4a62      	ldr	r2, [pc, #392]	@ (80044b4 <HAL_GPIO_DeInit+0x1f0>)
 800432a:	4293      	cmp	r3, r2
 800432c:	d031      	beq.n	8004392 <HAL_GPIO_DeInit+0xce>
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	4a61      	ldr	r2, [pc, #388]	@ (80044b8 <HAL_GPIO_DeInit+0x1f4>)
 8004332:	4293      	cmp	r3, r2
 8004334:	d02b      	beq.n	800438e <HAL_GPIO_DeInit+0xca>
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	4a60      	ldr	r2, [pc, #384]	@ (80044bc <HAL_GPIO_DeInit+0x1f8>)
 800433a:	4293      	cmp	r3, r2
 800433c:	d025      	beq.n	800438a <HAL_GPIO_DeInit+0xc6>
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	4a5f      	ldr	r2, [pc, #380]	@ (80044c0 <HAL_GPIO_DeInit+0x1fc>)
 8004342:	4293      	cmp	r3, r2
 8004344:	d01f      	beq.n	8004386 <HAL_GPIO_DeInit+0xc2>
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	4a5e      	ldr	r2, [pc, #376]	@ (80044c4 <HAL_GPIO_DeInit+0x200>)
 800434a:	4293      	cmp	r3, r2
 800434c:	d019      	beq.n	8004382 <HAL_GPIO_DeInit+0xbe>
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	4a5d      	ldr	r2, [pc, #372]	@ (80044c8 <HAL_GPIO_DeInit+0x204>)
 8004352:	4293      	cmp	r3, r2
 8004354:	d013      	beq.n	800437e <HAL_GPIO_DeInit+0xba>
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	4a5c      	ldr	r2, [pc, #368]	@ (80044cc <HAL_GPIO_DeInit+0x208>)
 800435a:	4293      	cmp	r3, r2
 800435c:	d00d      	beq.n	800437a <HAL_GPIO_DeInit+0xb6>
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	4a5b      	ldr	r2, [pc, #364]	@ (80044d0 <HAL_GPIO_DeInit+0x20c>)
 8004362:	4293      	cmp	r3, r2
 8004364:	d007      	beq.n	8004376 <HAL_GPIO_DeInit+0xb2>
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	4a5a      	ldr	r2, [pc, #360]	@ (80044d4 <HAL_GPIO_DeInit+0x210>)
 800436a:	4293      	cmp	r3, r2
 800436c:	d101      	bne.n	8004372 <HAL_GPIO_DeInit+0xae>
 800436e:	2309      	movs	r3, #9
 8004370:	e012      	b.n	8004398 <HAL_GPIO_DeInit+0xd4>
 8004372:	230a      	movs	r3, #10
 8004374:	e010      	b.n	8004398 <HAL_GPIO_DeInit+0xd4>
 8004376:	2308      	movs	r3, #8
 8004378:	e00e      	b.n	8004398 <HAL_GPIO_DeInit+0xd4>
 800437a:	2307      	movs	r3, #7
 800437c:	e00c      	b.n	8004398 <HAL_GPIO_DeInit+0xd4>
 800437e:	2306      	movs	r3, #6
 8004380:	e00a      	b.n	8004398 <HAL_GPIO_DeInit+0xd4>
 8004382:	2305      	movs	r3, #5
 8004384:	e008      	b.n	8004398 <HAL_GPIO_DeInit+0xd4>
 8004386:	2304      	movs	r3, #4
 8004388:	e006      	b.n	8004398 <HAL_GPIO_DeInit+0xd4>
 800438a:	2303      	movs	r3, #3
 800438c:	e004      	b.n	8004398 <HAL_GPIO_DeInit+0xd4>
 800438e:	2302      	movs	r3, #2
 8004390:	e002      	b.n	8004398 <HAL_GPIO_DeInit+0xd4>
 8004392:	2301      	movs	r3, #1
 8004394:	e000      	b.n	8004398 <HAL_GPIO_DeInit+0xd4>
 8004396:	2300      	movs	r3, #0
 8004398:	697a      	ldr	r2, [r7, #20]
 800439a:	f002 0203 	and.w	r2, r2, #3
 800439e:	0092      	lsls	r2, r2, #2
 80043a0:	4093      	lsls	r3, r2
 80043a2:	68ba      	ldr	r2, [r7, #8]
 80043a4:	429a      	cmp	r2, r3
 80043a6:	d132      	bne.n	800440e <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 80043a8:	4b4b      	ldr	r3, [pc, #300]	@ (80044d8 <HAL_GPIO_DeInit+0x214>)
 80043aa:	681a      	ldr	r2, [r3, #0]
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	43db      	mvns	r3, r3
 80043b0:	4949      	ldr	r1, [pc, #292]	@ (80044d8 <HAL_GPIO_DeInit+0x214>)
 80043b2:	4013      	ands	r3, r2
 80043b4:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 80043b6:	4b48      	ldr	r3, [pc, #288]	@ (80044d8 <HAL_GPIO_DeInit+0x214>)
 80043b8:	685a      	ldr	r2, [r3, #4]
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	43db      	mvns	r3, r3
 80043be:	4946      	ldr	r1, [pc, #280]	@ (80044d8 <HAL_GPIO_DeInit+0x214>)
 80043c0:	4013      	ands	r3, r2
 80043c2:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 80043c4:	4b44      	ldr	r3, [pc, #272]	@ (80044d8 <HAL_GPIO_DeInit+0x214>)
 80043c6:	68da      	ldr	r2, [r3, #12]
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	43db      	mvns	r3, r3
 80043cc:	4942      	ldr	r1, [pc, #264]	@ (80044d8 <HAL_GPIO_DeInit+0x214>)
 80043ce:	4013      	ands	r3, r2
 80043d0:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 80043d2:	4b41      	ldr	r3, [pc, #260]	@ (80044d8 <HAL_GPIO_DeInit+0x214>)
 80043d4:	689a      	ldr	r2, [r3, #8]
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	43db      	mvns	r3, r3
 80043da:	493f      	ldr	r1, [pc, #252]	@ (80044d8 <HAL_GPIO_DeInit+0x214>)
 80043dc:	4013      	ands	r3, r2
 80043de:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 80043e0:	697b      	ldr	r3, [r7, #20]
 80043e2:	f003 0303 	and.w	r3, r3, #3
 80043e6:	009b      	lsls	r3, r3, #2
 80043e8:	220f      	movs	r2, #15
 80043ea:	fa02 f303 	lsl.w	r3, r2, r3
 80043ee:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 80043f0:	4a2e      	ldr	r2, [pc, #184]	@ (80044ac <HAL_GPIO_DeInit+0x1e8>)
 80043f2:	697b      	ldr	r3, [r7, #20]
 80043f4:	089b      	lsrs	r3, r3, #2
 80043f6:	3302      	adds	r3, #2
 80043f8:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80043fc:	68bb      	ldr	r3, [r7, #8]
 80043fe:	43da      	mvns	r2, r3
 8004400:	482a      	ldr	r0, [pc, #168]	@ (80044ac <HAL_GPIO_DeInit+0x1e8>)
 8004402:	697b      	ldr	r3, [r7, #20]
 8004404:	089b      	lsrs	r3, r3, #2
 8004406:	400a      	ands	r2, r1
 8004408:	3302      	adds	r3, #2
 800440a:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681a      	ldr	r2, [r3, #0]
 8004412:	697b      	ldr	r3, [r7, #20]
 8004414:	005b      	lsls	r3, r3, #1
 8004416:	2103      	movs	r1, #3
 8004418:	fa01 f303 	lsl.w	r3, r1, r3
 800441c:	43db      	mvns	r3, r3
 800441e:	401a      	ands	r2, r3
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004424:	697b      	ldr	r3, [r7, #20]
 8004426:	08da      	lsrs	r2, r3, #3
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	3208      	adds	r2, #8
 800442c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004430:	697b      	ldr	r3, [r7, #20]
 8004432:	f003 0307 	and.w	r3, r3, #7
 8004436:	009b      	lsls	r3, r3, #2
 8004438:	220f      	movs	r2, #15
 800443a:	fa02 f303 	lsl.w	r3, r2, r3
 800443e:	43db      	mvns	r3, r3
 8004440:	697a      	ldr	r2, [r7, #20]
 8004442:	08d2      	lsrs	r2, r2, #3
 8004444:	4019      	ands	r1, r3
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	3208      	adds	r2, #8
 800444a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	68da      	ldr	r2, [r3, #12]
 8004452:	697b      	ldr	r3, [r7, #20]
 8004454:	005b      	lsls	r3, r3, #1
 8004456:	2103      	movs	r1, #3
 8004458:	fa01 f303 	lsl.w	r3, r1, r3
 800445c:	43db      	mvns	r3, r3
 800445e:	401a      	ands	r2, r3
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	685a      	ldr	r2, [r3, #4]
 8004468:	2101      	movs	r1, #1
 800446a:	697b      	ldr	r3, [r7, #20]
 800446c:	fa01 f303 	lsl.w	r3, r1, r3
 8004470:	43db      	mvns	r3, r3
 8004472:	401a      	ands	r2, r3
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	689a      	ldr	r2, [r3, #8]
 800447c:	697b      	ldr	r3, [r7, #20]
 800447e:	005b      	lsls	r3, r3, #1
 8004480:	2103      	movs	r1, #3
 8004482:	fa01 f303 	lsl.w	r3, r1, r3
 8004486:	43db      	mvns	r3, r3
 8004488:	401a      	ands	r2, r3
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800448e:	697b      	ldr	r3, [r7, #20]
 8004490:	3301      	adds	r3, #1
 8004492:	617b      	str	r3, [r7, #20]
 8004494:	697b      	ldr	r3, [r7, #20]
 8004496:	2b0f      	cmp	r3, #15
 8004498:	f67f af22 	bls.w	80042e0 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 800449c:	bf00      	nop
 800449e:	bf00      	nop
 80044a0:	371c      	adds	r7, #28
 80044a2:	46bd      	mov	sp, r7
 80044a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a8:	4770      	bx	lr
 80044aa:	bf00      	nop
 80044ac:	40013800 	.word	0x40013800
 80044b0:	40020000 	.word	0x40020000
 80044b4:	40020400 	.word	0x40020400
 80044b8:	40020800 	.word	0x40020800
 80044bc:	40020c00 	.word	0x40020c00
 80044c0:	40021000 	.word	0x40021000
 80044c4:	40021400 	.word	0x40021400
 80044c8:	40021800 	.word	0x40021800
 80044cc:	40021c00 	.word	0x40021c00
 80044d0:	40022000 	.word	0x40022000
 80044d4:	40022400 	.word	0x40022400
 80044d8:	40013c00 	.word	0x40013c00

080044dc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80044dc:	b480      	push	{r7}
 80044de:	b085      	sub	sp, #20
 80044e0:	af00      	add	r7, sp, #0
 80044e2:	6078      	str	r0, [r7, #4]
 80044e4:	460b      	mov	r3, r1
 80044e6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	691a      	ldr	r2, [r3, #16]
 80044ec:	887b      	ldrh	r3, [r7, #2]
 80044ee:	4013      	ands	r3, r2
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d002      	beq.n	80044fa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80044f4:	2301      	movs	r3, #1
 80044f6:	73fb      	strb	r3, [r7, #15]
 80044f8:	e001      	b.n	80044fe <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80044fa:	2300      	movs	r3, #0
 80044fc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80044fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8004500:	4618      	mov	r0, r3
 8004502:	3714      	adds	r7, #20
 8004504:	46bd      	mov	sp, r7
 8004506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800450a:	4770      	bx	lr

0800450c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800450c:	b480      	push	{r7}
 800450e:	b083      	sub	sp, #12
 8004510:	af00      	add	r7, sp, #0
 8004512:	6078      	str	r0, [r7, #4]
 8004514:	460b      	mov	r3, r1
 8004516:	807b      	strh	r3, [r7, #2]
 8004518:	4613      	mov	r3, r2
 800451a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800451c:	787b      	ldrb	r3, [r7, #1]
 800451e:	2b00      	cmp	r3, #0
 8004520:	d003      	beq.n	800452a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004522:	887a      	ldrh	r2, [r7, #2]
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004528:	e003      	b.n	8004532 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800452a:	887b      	ldrh	r3, [r7, #2]
 800452c:	041a      	lsls	r2, r3, #16
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	619a      	str	r2, [r3, #24]
}
 8004532:	bf00      	nop
 8004534:	370c      	adds	r7, #12
 8004536:	46bd      	mov	sp, r7
 8004538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800453c:	4770      	bx	lr

0800453e <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800453e:	b580      	push	{r7, lr}
 8004540:	b086      	sub	sp, #24
 8004542:	af00      	add	r7, sp, #0
 8004544:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800454c:	693b      	ldr	r3, [r7, #16]
 800454e:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	4618      	mov	r0, r3
 8004556:	f005 f911 	bl	800977c <USB_GetMode>
 800455a:	4603      	mov	r3, r0
 800455c:	2b01      	cmp	r3, #1
 800455e:	f040 80fb 	bne.w	8004758 <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	4618      	mov	r0, r3
 8004568:	f005 f8d4 	bl	8009714 <USB_ReadInterrupts>
 800456c:	4603      	mov	r3, r0
 800456e:	2b00      	cmp	r3, #0
 8004570:	f000 80f1 	beq.w	8004756 <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	4618      	mov	r0, r3
 800457a:	f005 f8cb 	bl	8009714 <USB_ReadInterrupts>
 800457e:	4603      	mov	r3, r0
 8004580:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004584:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004588:	d104      	bne.n	8004594 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8004592:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	4618      	mov	r0, r3
 800459a:	f005 f8bb 	bl	8009714 <USB_ReadInterrupts>
 800459e:	4603      	mov	r3, r0
 80045a0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80045a4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80045a8:	d104      	bne.n	80045b4 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80045b2:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	4618      	mov	r0, r3
 80045ba:	f005 f8ab 	bl	8009714 <USB_ReadInterrupts>
 80045be:	4603      	mov	r3, r0
 80045c0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80045c4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80045c8:	d104      	bne.n	80045d4 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80045d2:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	4618      	mov	r0, r3
 80045da:	f005 f89b 	bl	8009714 <USB_ReadInterrupts>
 80045de:	4603      	mov	r3, r0
 80045e0:	f003 0302 	and.w	r3, r3, #2
 80045e4:	2b02      	cmp	r3, #2
 80045e6:	d103      	bne.n	80045f0 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	2202      	movs	r2, #2
 80045ee:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	4618      	mov	r0, r3
 80045f6:	f005 f88d 	bl	8009714 <USB_ReadInterrupts>
 80045fa:	4603      	mov	r3, r0
 80045fc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004600:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004604:	d120      	bne.n	8004648 <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 800460e:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	f003 0301 	and.w	r3, r3, #1
 800461c:	2b00      	cmp	r3, #0
 800461e:	d113      	bne.n	8004648 <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8004620:	2110      	movs	r1, #16
 8004622:	6938      	ldr	r0, [r7, #16]
 8004624:	f004 ffbe 	bl	80095a4 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8004628:	6938      	ldr	r0, [r7, #16]
 800462a:	f004 ffed 	bl	8009608 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	7a5b      	ldrb	r3, [r3, #9]
 8004632:	2b02      	cmp	r3, #2
 8004634:	d105      	bne.n	8004642 <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	2101      	movs	r1, #1
 800463c:	4618      	mov	r0, r3
 800463e:	f005 f8ab 	bl	8009798 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8004642:	6878      	ldr	r0, [r7, #4]
 8004644:	f008 fc32 	bl	800ceac <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	4618      	mov	r0, r3
 800464e:	f005 f861 	bl	8009714 <USB_ReadInterrupts>
 8004652:	4603      	mov	r3, r0
 8004654:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004658:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800465c:	d102      	bne.n	8004664 <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 800465e:	6878      	ldr	r0, [r7, #4]
 8004660:	f001 fca1 	bl	8005fa6 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	4618      	mov	r0, r3
 800466a:	f005 f853 	bl	8009714 <USB_ReadInterrupts>
 800466e:	4603      	mov	r3, r0
 8004670:	f003 0308 	and.w	r3, r3, #8
 8004674:	2b08      	cmp	r3, #8
 8004676:	d106      	bne.n	8004686 <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8004678:	6878      	ldr	r0, [r7, #4]
 800467a:	f008 fbfb 	bl	800ce74 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	2208      	movs	r2, #8
 8004684:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	4618      	mov	r0, r3
 800468c:	f005 f842 	bl	8009714 <USB_ReadInterrupts>
 8004690:	4603      	mov	r3, r0
 8004692:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004696:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800469a:	d139      	bne.n	8004710 <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	4618      	mov	r0, r3
 80046a2:	f005 f8b6 	bl	8009812 <USB_HC_ReadInterrupt>
 80046a6:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80046a8:	2300      	movs	r3, #0
 80046aa:	617b      	str	r3, [r7, #20]
 80046ac:	e025      	b.n	80046fa <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 80046ae:	697b      	ldr	r3, [r7, #20]
 80046b0:	f003 030f 	and.w	r3, r3, #15
 80046b4:	68ba      	ldr	r2, [r7, #8]
 80046b6:	fa22 f303 	lsr.w	r3, r2, r3
 80046ba:	f003 0301 	and.w	r3, r3, #1
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d018      	beq.n	80046f4 <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 80046c2:	697b      	ldr	r3, [r7, #20]
 80046c4:	015a      	lsls	r2, r3, #5
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	4413      	add	r3, r2
 80046ca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80046d4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80046d8:	d106      	bne.n	80046e8 <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 80046da:	697b      	ldr	r3, [r7, #20]
 80046dc:	b2db      	uxtb	r3, r3
 80046de:	4619      	mov	r1, r3
 80046e0:	6878      	ldr	r0, [r7, #4]
 80046e2:	f000 f859 	bl	8004798 <HCD_HC_IN_IRQHandler>
 80046e6:	e005      	b.n	80046f4 <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 80046e8:	697b      	ldr	r3, [r7, #20]
 80046ea:	b2db      	uxtb	r3, r3
 80046ec:	4619      	mov	r1, r3
 80046ee:	6878      	ldr	r0, [r7, #4]
 80046f0:	f000 febb 	bl	800546a <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80046f4:	697b      	ldr	r3, [r7, #20]
 80046f6:	3301      	adds	r3, #1
 80046f8:	617b      	str	r3, [r7, #20]
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	795b      	ldrb	r3, [r3, #5]
 80046fe:	461a      	mov	r2, r3
 8004700:	697b      	ldr	r3, [r7, #20]
 8004702:	4293      	cmp	r3, r2
 8004704:	d3d3      	bcc.n	80046ae <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800470e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	4618      	mov	r0, r3
 8004716:	f004 fffd 	bl	8009714 <USB_ReadInterrupts>
 800471a:	4603      	mov	r3, r0
 800471c:	f003 0310 	and.w	r3, r3, #16
 8004720:	2b10      	cmp	r3, #16
 8004722:	d101      	bne.n	8004728 <HAL_HCD_IRQHandler+0x1ea>
 8004724:	2301      	movs	r3, #1
 8004726:	e000      	b.n	800472a <HAL_HCD_IRQHandler+0x1ec>
 8004728:	2300      	movs	r3, #0
 800472a:	2b00      	cmp	r3, #0
 800472c:	d014      	beq.n	8004758 <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	699a      	ldr	r2, [r3, #24]
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	f022 0210 	bic.w	r2, r2, #16
 800473c:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 800473e:	6878      	ldr	r0, [r7, #4]
 8004740:	f001 fb52 	bl	8005de8 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	699a      	ldr	r2, [r3, #24]
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	f042 0210 	orr.w	r2, r2, #16
 8004752:	619a      	str	r2, [r3, #24]
 8004754:	e000      	b.n	8004758 <HAL_HCD_IRQHandler+0x21a>
      return;
 8004756:	bf00      	nop
    }
  }
}
 8004758:	3718      	adds	r7, #24
 800475a:	46bd      	mov	sp, r7
 800475c:	bd80      	pop	{r7, pc}

0800475e <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 800475e:	b580      	push	{r7, lr}
 8004760:	b082      	sub	sp, #8
 8004762:	af00      	add	r7, sp, #0
 8004764:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 800476c:	2b01      	cmp	r3, #1
 800476e:	d101      	bne.n	8004774 <HAL_HCD_Stop+0x16>
 8004770:	2302      	movs	r3, #2
 8004772:	e00d      	b.n	8004790 <HAL_HCD_Stop+0x32>
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	2201      	movs	r2, #1
 8004778:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	4618      	mov	r0, r3
 8004782:	f005 f977 	bl	8009a74 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	2200      	movs	r2, #0
 800478a:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 800478e:	2300      	movs	r3, #0
}
 8004790:	4618      	mov	r0, r3
 8004792:	3708      	adds	r7, #8
 8004794:	46bd      	mov	sp, r7
 8004796:	bd80      	pop	{r7, pc}

08004798 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8004798:	b580      	push	{r7, lr}
 800479a:	b086      	sub	sp, #24
 800479c:	af00      	add	r7, sp, #0
 800479e:	6078      	str	r0, [r7, #4]
 80047a0:	460b      	mov	r3, r1
 80047a2:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80047aa:	697b      	ldr	r3, [r7, #20]
 80047ac:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	78fa      	ldrb	r2, [r7, #3]
 80047b4:	4611      	mov	r1, r2
 80047b6:	4618      	mov	r0, r3
 80047b8:	f004 ffbf 	bl	800973a <USB_ReadChInterrupts>
 80047bc:	4603      	mov	r3, r0
 80047be:	f003 0304 	and.w	r3, r3, #4
 80047c2:	2b04      	cmp	r3, #4
 80047c4:	d11a      	bne.n	80047fc <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 80047c6:	78fb      	ldrb	r3, [r7, #3]
 80047c8:	015a      	lsls	r2, r3, #5
 80047ca:	693b      	ldr	r3, [r7, #16]
 80047cc:	4413      	add	r3, r2
 80047ce:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80047d2:	461a      	mov	r2, r3
 80047d4:	2304      	movs	r3, #4
 80047d6:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 80047d8:	78fa      	ldrb	r2, [r7, #3]
 80047da:	6879      	ldr	r1, [r7, #4]
 80047dc:	4613      	mov	r3, r2
 80047de:	011b      	lsls	r3, r3, #4
 80047e0:	1a9b      	subs	r3, r3, r2
 80047e2:	009b      	lsls	r3, r3, #2
 80047e4:	440b      	add	r3, r1
 80047e6:	334d      	adds	r3, #77	@ 0x4d
 80047e8:	2207      	movs	r2, #7
 80047ea:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	78fa      	ldrb	r2, [r7, #3]
 80047f2:	4611      	mov	r1, r2
 80047f4:	4618      	mov	r0, r3
 80047f6:	f005 f81d 	bl	8009834 <USB_HC_Halt>
 80047fa:	e09e      	b.n	800493a <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	78fa      	ldrb	r2, [r7, #3]
 8004802:	4611      	mov	r1, r2
 8004804:	4618      	mov	r0, r3
 8004806:	f004 ff98 	bl	800973a <USB_ReadChInterrupts>
 800480a:	4603      	mov	r3, r0
 800480c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004810:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004814:	d11b      	bne.n	800484e <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 8004816:	78fb      	ldrb	r3, [r7, #3]
 8004818:	015a      	lsls	r2, r3, #5
 800481a:	693b      	ldr	r3, [r7, #16]
 800481c:	4413      	add	r3, r2
 800481e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004822:	461a      	mov	r2, r3
 8004824:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004828:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 800482a:	78fa      	ldrb	r2, [r7, #3]
 800482c:	6879      	ldr	r1, [r7, #4]
 800482e:	4613      	mov	r3, r2
 8004830:	011b      	lsls	r3, r3, #4
 8004832:	1a9b      	subs	r3, r3, r2
 8004834:	009b      	lsls	r3, r3, #2
 8004836:	440b      	add	r3, r1
 8004838:	334d      	adds	r3, #77	@ 0x4d
 800483a:	2208      	movs	r2, #8
 800483c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	78fa      	ldrb	r2, [r7, #3]
 8004844:	4611      	mov	r1, r2
 8004846:	4618      	mov	r0, r3
 8004848:	f004 fff4 	bl	8009834 <USB_HC_Halt>
 800484c:	e075      	b.n	800493a <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	78fa      	ldrb	r2, [r7, #3]
 8004854:	4611      	mov	r1, r2
 8004856:	4618      	mov	r0, r3
 8004858:	f004 ff6f 	bl	800973a <USB_ReadChInterrupts>
 800485c:	4603      	mov	r3, r0
 800485e:	f003 0308 	and.w	r3, r3, #8
 8004862:	2b08      	cmp	r3, #8
 8004864:	d11a      	bne.n	800489c <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8004866:	78fb      	ldrb	r3, [r7, #3]
 8004868:	015a      	lsls	r2, r3, #5
 800486a:	693b      	ldr	r3, [r7, #16]
 800486c:	4413      	add	r3, r2
 800486e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004872:	461a      	mov	r2, r3
 8004874:	2308      	movs	r3, #8
 8004876:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8004878:	78fa      	ldrb	r2, [r7, #3]
 800487a:	6879      	ldr	r1, [r7, #4]
 800487c:	4613      	mov	r3, r2
 800487e:	011b      	lsls	r3, r3, #4
 8004880:	1a9b      	subs	r3, r3, r2
 8004882:	009b      	lsls	r3, r3, #2
 8004884:	440b      	add	r3, r1
 8004886:	334d      	adds	r3, #77	@ 0x4d
 8004888:	2206      	movs	r2, #6
 800488a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	78fa      	ldrb	r2, [r7, #3]
 8004892:	4611      	mov	r1, r2
 8004894:	4618      	mov	r0, r3
 8004896:	f004 ffcd 	bl	8009834 <USB_HC_Halt>
 800489a:	e04e      	b.n	800493a <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	78fa      	ldrb	r2, [r7, #3]
 80048a2:	4611      	mov	r1, r2
 80048a4:	4618      	mov	r0, r3
 80048a6:	f004 ff48 	bl	800973a <USB_ReadChInterrupts>
 80048aa:	4603      	mov	r3, r0
 80048ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80048b0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80048b4:	d11b      	bne.n	80048ee <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 80048b6:	78fb      	ldrb	r3, [r7, #3]
 80048b8:	015a      	lsls	r2, r3, #5
 80048ba:	693b      	ldr	r3, [r7, #16]
 80048bc:	4413      	add	r3, r2
 80048be:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80048c2:	461a      	mov	r2, r3
 80048c4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80048c8:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 80048ca:	78fa      	ldrb	r2, [r7, #3]
 80048cc:	6879      	ldr	r1, [r7, #4]
 80048ce:	4613      	mov	r3, r2
 80048d0:	011b      	lsls	r3, r3, #4
 80048d2:	1a9b      	subs	r3, r3, r2
 80048d4:	009b      	lsls	r3, r3, #2
 80048d6:	440b      	add	r3, r1
 80048d8:	334d      	adds	r3, #77	@ 0x4d
 80048da:	2209      	movs	r2, #9
 80048dc:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	78fa      	ldrb	r2, [r7, #3]
 80048e4:	4611      	mov	r1, r2
 80048e6:	4618      	mov	r0, r3
 80048e8:	f004 ffa4 	bl	8009834 <USB_HC_Halt>
 80048ec:	e025      	b.n	800493a <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	78fa      	ldrb	r2, [r7, #3]
 80048f4:	4611      	mov	r1, r2
 80048f6:	4618      	mov	r0, r3
 80048f8:	f004 ff1f 	bl	800973a <USB_ReadChInterrupts>
 80048fc:	4603      	mov	r3, r0
 80048fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004902:	2b80      	cmp	r3, #128	@ 0x80
 8004904:	d119      	bne.n	800493a <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8004906:	78fb      	ldrb	r3, [r7, #3]
 8004908:	015a      	lsls	r2, r3, #5
 800490a:	693b      	ldr	r3, [r7, #16]
 800490c:	4413      	add	r3, r2
 800490e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004912:	461a      	mov	r2, r3
 8004914:	2380      	movs	r3, #128	@ 0x80
 8004916:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8004918:	78fa      	ldrb	r2, [r7, #3]
 800491a:	6879      	ldr	r1, [r7, #4]
 800491c:	4613      	mov	r3, r2
 800491e:	011b      	lsls	r3, r3, #4
 8004920:	1a9b      	subs	r3, r3, r2
 8004922:	009b      	lsls	r3, r3, #2
 8004924:	440b      	add	r3, r1
 8004926:	334d      	adds	r3, #77	@ 0x4d
 8004928:	2207      	movs	r2, #7
 800492a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	78fa      	ldrb	r2, [r7, #3]
 8004932:	4611      	mov	r1, r2
 8004934:	4618      	mov	r0, r3
 8004936:	f004 ff7d 	bl	8009834 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	78fa      	ldrb	r2, [r7, #3]
 8004940:	4611      	mov	r1, r2
 8004942:	4618      	mov	r0, r3
 8004944:	f004 fef9 	bl	800973a <USB_ReadChInterrupts>
 8004948:	4603      	mov	r3, r0
 800494a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800494e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004952:	d112      	bne.n	800497a <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	78fa      	ldrb	r2, [r7, #3]
 800495a:	4611      	mov	r1, r2
 800495c:	4618      	mov	r0, r3
 800495e:	f004 ff69 	bl	8009834 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8004962:	78fb      	ldrb	r3, [r7, #3]
 8004964:	015a      	lsls	r2, r3, #5
 8004966:	693b      	ldr	r3, [r7, #16]
 8004968:	4413      	add	r3, r2
 800496a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800496e:	461a      	mov	r2, r3
 8004970:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004974:	6093      	str	r3, [r2, #8]
 8004976:	f000 bd75 	b.w	8005464 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	78fa      	ldrb	r2, [r7, #3]
 8004980:	4611      	mov	r1, r2
 8004982:	4618      	mov	r0, r3
 8004984:	f004 fed9 	bl	800973a <USB_ReadChInterrupts>
 8004988:	4603      	mov	r3, r0
 800498a:	f003 0301 	and.w	r3, r3, #1
 800498e:	2b01      	cmp	r3, #1
 8004990:	f040 8128 	bne.w	8004be4 <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8004994:	78fb      	ldrb	r3, [r7, #3]
 8004996:	015a      	lsls	r2, r3, #5
 8004998:	693b      	ldr	r3, [r7, #16]
 800499a:	4413      	add	r3, r2
 800499c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80049a0:	461a      	mov	r2, r3
 80049a2:	2320      	movs	r3, #32
 80049a4:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 80049a6:	78fa      	ldrb	r2, [r7, #3]
 80049a8:	6879      	ldr	r1, [r7, #4]
 80049aa:	4613      	mov	r3, r2
 80049ac:	011b      	lsls	r3, r3, #4
 80049ae:	1a9b      	subs	r3, r3, r2
 80049b0:	009b      	lsls	r3, r3, #2
 80049b2:	440b      	add	r3, r1
 80049b4:	331b      	adds	r3, #27
 80049b6:	781b      	ldrb	r3, [r3, #0]
 80049b8:	2b01      	cmp	r3, #1
 80049ba:	d119      	bne.n	80049f0 <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 80049bc:	78fa      	ldrb	r2, [r7, #3]
 80049be:	6879      	ldr	r1, [r7, #4]
 80049c0:	4613      	mov	r3, r2
 80049c2:	011b      	lsls	r3, r3, #4
 80049c4:	1a9b      	subs	r3, r3, r2
 80049c6:	009b      	lsls	r3, r3, #2
 80049c8:	440b      	add	r3, r1
 80049ca:	331b      	adds	r3, #27
 80049cc:	2200      	movs	r2, #0
 80049ce:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80049d0:	78fb      	ldrb	r3, [r7, #3]
 80049d2:	015a      	lsls	r2, r3, #5
 80049d4:	693b      	ldr	r3, [r7, #16]
 80049d6:	4413      	add	r3, r2
 80049d8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80049dc:	685b      	ldr	r3, [r3, #4]
 80049de:	78fa      	ldrb	r2, [r7, #3]
 80049e0:	0151      	lsls	r1, r2, #5
 80049e2:	693a      	ldr	r2, [r7, #16]
 80049e4:	440a      	add	r2, r1
 80049e6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80049ea:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80049ee:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	799b      	ldrb	r3, [r3, #6]
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d01b      	beq.n	8004a30 <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 80049f8:	78fa      	ldrb	r2, [r7, #3]
 80049fa:	6879      	ldr	r1, [r7, #4]
 80049fc:	4613      	mov	r3, r2
 80049fe:	011b      	lsls	r3, r3, #4
 8004a00:	1a9b      	subs	r3, r3, r2
 8004a02:	009b      	lsls	r3, r3, #2
 8004a04:	440b      	add	r3, r1
 8004a06:	3330      	adds	r3, #48	@ 0x30
 8004a08:	6819      	ldr	r1, [r3, #0]
 8004a0a:	78fb      	ldrb	r3, [r7, #3]
 8004a0c:	015a      	lsls	r2, r3, #5
 8004a0e:	693b      	ldr	r3, [r7, #16]
 8004a10:	4413      	add	r3, r2
 8004a12:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004a16:	691b      	ldr	r3, [r3, #16]
 8004a18:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004a1c:	78fa      	ldrb	r2, [r7, #3]
 8004a1e:	1ac9      	subs	r1, r1, r3
 8004a20:	6878      	ldr	r0, [r7, #4]
 8004a22:	4613      	mov	r3, r2
 8004a24:	011b      	lsls	r3, r3, #4
 8004a26:	1a9b      	subs	r3, r3, r2
 8004a28:	009b      	lsls	r3, r3, #2
 8004a2a:	4403      	add	r3, r0
 8004a2c:	3338      	adds	r3, #56	@ 0x38
 8004a2e:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 8004a30:	78fa      	ldrb	r2, [r7, #3]
 8004a32:	6879      	ldr	r1, [r7, #4]
 8004a34:	4613      	mov	r3, r2
 8004a36:	011b      	lsls	r3, r3, #4
 8004a38:	1a9b      	subs	r3, r3, r2
 8004a3a:	009b      	lsls	r3, r3, #2
 8004a3c:	440b      	add	r3, r1
 8004a3e:	334d      	adds	r3, #77	@ 0x4d
 8004a40:	2201      	movs	r2, #1
 8004a42:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 8004a44:	78fa      	ldrb	r2, [r7, #3]
 8004a46:	6879      	ldr	r1, [r7, #4]
 8004a48:	4613      	mov	r3, r2
 8004a4a:	011b      	lsls	r3, r3, #4
 8004a4c:	1a9b      	subs	r3, r3, r2
 8004a4e:	009b      	lsls	r3, r3, #2
 8004a50:	440b      	add	r3, r1
 8004a52:	3344      	adds	r3, #68	@ 0x44
 8004a54:	2200      	movs	r2, #0
 8004a56:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8004a58:	78fb      	ldrb	r3, [r7, #3]
 8004a5a:	015a      	lsls	r2, r3, #5
 8004a5c:	693b      	ldr	r3, [r7, #16]
 8004a5e:	4413      	add	r3, r2
 8004a60:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004a64:	461a      	mov	r2, r3
 8004a66:	2301      	movs	r3, #1
 8004a68:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004a6a:	78fa      	ldrb	r2, [r7, #3]
 8004a6c:	6879      	ldr	r1, [r7, #4]
 8004a6e:	4613      	mov	r3, r2
 8004a70:	011b      	lsls	r3, r3, #4
 8004a72:	1a9b      	subs	r3, r3, r2
 8004a74:	009b      	lsls	r3, r3, #2
 8004a76:	440b      	add	r3, r1
 8004a78:	3326      	adds	r3, #38	@ 0x26
 8004a7a:	781b      	ldrb	r3, [r3, #0]
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d00a      	beq.n	8004a96 <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8004a80:	78fa      	ldrb	r2, [r7, #3]
 8004a82:	6879      	ldr	r1, [r7, #4]
 8004a84:	4613      	mov	r3, r2
 8004a86:	011b      	lsls	r3, r3, #4
 8004a88:	1a9b      	subs	r3, r3, r2
 8004a8a:	009b      	lsls	r3, r3, #2
 8004a8c:	440b      	add	r3, r1
 8004a8e:	3326      	adds	r3, #38	@ 0x26
 8004a90:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004a92:	2b02      	cmp	r3, #2
 8004a94:	d110      	bne.n	8004ab8 <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	78fa      	ldrb	r2, [r7, #3]
 8004a9c:	4611      	mov	r1, r2
 8004a9e:	4618      	mov	r0, r3
 8004aa0:	f004 fec8 	bl	8009834 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8004aa4:	78fb      	ldrb	r3, [r7, #3]
 8004aa6:	015a      	lsls	r2, r3, #5
 8004aa8:	693b      	ldr	r3, [r7, #16]
 8004aaa:	4413      	add	r3, r2
 8004aac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004ab0:	461a      	mov	r2, r3
 8004ab2:	2310      	movs	r3, #16
 8004ab4:	6093      	str	r3, [r2, #8]
 8004ab6:	e03d      	b.n	8004b34 <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8004ab8:	78fa      	ldrb	r2, [r7, #3]
 8004aba:	6879      	ldr	r1, [r7, #4]
 8004abc:	4613      	mov	r3, r2
 8004abe:	011b      	lsls	r3, r3, #4
 8004ac0:	1a9b      	subs	r3, r3, r2
 8004ac2:	009b      	lsls	r3, r3, #2
 8004ac4:	440b      	add	r3, r1
 8004ac6:	3326      	adds	r3, #38	@ 0x26
 8004ac8:	781b      	ldrb	r3, [r3, #0]
 8004aca:	2b03      	cmp	r3, #3
 8004acc:	d00a      	beq.n	8004ae4 <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 8004ace:	78fa      	ldrb	r2, [r7, #3]
 8004ad0:	6879      	ldr	r1, [r7, #4]
 8004ad2:	4613      	mov	r3, r2
 8004ad4:	011b      	lsls	r3, r3, #4
 8004ad6:	1a9b      	subs	r3, r3, r2
 8004ad8:	009b      	lsls	r3, r3, #2
 8004ada:	440b      	add	r3, r1
 8004adc:	3326      	adds	r3, #38	@ 0x26
 8004ade:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8004ae0:	2b01      	cmp	r3, #1
 8004ae2:	d127      	bne.n	8004b34 <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8004ae4:	78fb      	ldrb	r3, [r7, #3]
 8004ae6:	015a      	lsls	r2, r3, #5
 8004ae8:	693b      	ldr	r3, [r7, #16]
 8004aea:	4413      	add	r3, r2
 8004aec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	78fa      	ldrb	r2, [r7, #3]
 8004af4:	0151      	lsls	r1, r2, #5
 8004af6:	693a      	ldr	r2, [r7, #16]
 8004af8:	440a      	add	r2, r1
 8004afa:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004afe:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8004b02:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8004b04:	78fa      	ldrb	r2, [r7, #3]
 8004b06:	6879      	ldr	r1, [r7, #4]
 8004b08:	4613      	mov	r3, r2
 8004b0a:	011b      	lsls	r3, r3, #4
 8004b0c:	1a9b      	subs	r3, r3, r2
 8004b0e:	009b      	lsls	r3, r3, #2
 8004b10:	440b      	add	r3, r1
 8004b12:	334c      	adds	r3, #76	@ 0x4c
 8004b14:	2201      	movs	r2, #1
 8004b16:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8004b18:	78fa      	ldrb	r2, [r7, #3]
 8004b1a:	6879      	ldr	r1, [r7, #4]
 8004b1c:	4613      	mov	r3, r2
 8004b1e:	011b      	lsls	r3, r3, #4
 8004b20:	1a9b      	subs	r3, r3, r2
 8004b22:	009b      	lsls	r3, r3, #2
 8004b24:	440b      	add	r3, r1
 8004b26:	334c      	adds	r3, #76	@ 0x4c
 8004b28:	781a      	ldrb	r2, [r3, #0]
 8004b2a:	78fb      	ldrb	r3, [r7, #3]
 8004b2c:	4619      	mov	r1, r3
 8004b2e:	6878      	ldr	r0, [r7, #4]
 8004b30:	f008 f9ca 	bl	800cec8 <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	799b      	ldrb	r3, [r3, #6]
 8004b38:	2b01      	cmp	r3, #1
 8004b3a:	d13b      	bne.n	8004bb4 <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 8004b3c:	78fa      	ldrb	r2, [r7, #3]
 8004b3e:	6879      	ldr	r1, [r7, #4]
 8004b40:	4613      	mov	r3, r2
 8004b42:	011b      	lsls	r3, r3, #4
 8004b44:	1a9b      	subs	r3, r3, r2
 8004b46:	009b      	lsls	r3, r3, #2
 8004b48:	440b      	add	r3, r1
 8004b4a:	3338      	adds	r3, #56	@ 0x38
 8004b4c:	6819      	ldr	r1, [r3, #0]
 8004b4e:	78fa      	ldrb	r2, [r7, #3]
 8004b50:	6878      	ldr	r0, [r7, #4]
 8004b52:	4613      	mov	r3, r2
 8004b54:	011b      	lsls	r3, r3, #4
 8004b56:	1a9b      	subs	r3, r3, r2
 8004b58:	009b      	lsls	r3, r3, #2
 8004b5a:	4403      	add	r3, r0
 8004b5c:	3328      	adds	r3, #40	@ 0x28
 8004b5e:	881b      	ldrh	r3, [r3, #0]
 8004b60:	440b      	add	r3, r1
 8004b62:	1e59      	subs	r1, r3, #1
 8004b64:	78fa      	ldrb	r2, [r7, #3]
 8004b66:	6878      	ldr	r0, [r7, #4]
 8004b68:	4613      	mov	r3, r2
 8004b6a:	011b      	lsls	r3, r3, #4
 8004b6c:	1a9b      	subs	r3, r3, r2
 8004b6e:	009b      	lsls	r3, r3, #2
 8004b70:	4403      	add	r3, r0
 8004b72:	3328      	adds	r3, #40	@ 0x28
 8004b74:	881b      	ldrh	r3, [r3, #0]
 8004b76:	fbb1 f3f3 	udiv	r3, r1, r3
 8004b7a:	f003 0301 	and.w	r3, r3, #1
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	f000 8470 	beq.w	8005464 <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 8004b84:	78fa      	ldrb	r2, [r7, #3]
 8004b86:	6879      	ldr	r1, [r7, #4]
 8004b88:	4613      	mov	r3, r2
 8004b8a:	011b      	lsls	r3, r3, #4
 8004b8c:	1a9b      	subs	r3, r3, r2
 8004b8e:	009b      	lsls	r3, r3, #2
 8004b90:	440b      	add	r3, r1
 8004b92:	333c      	adds	r3, #60	@ 0x3c
 8004b94:	781b      	ldrb	r3, [r3, #0]
 8004b96:	78fa      	ldrb	r2, [r7, #3]
 8004b98:	f083 0301 	eor.w	r3, r3, #1
 8004b9c:	b2d8      	uxtb	r0, r3
 8004b9e:	6879      	ldr	r1, [r7, #4]
 8004ba0:	4613      	mov	r3, r2
 8004ba2:	011b      	lsls	r3, r3, #4
 8004ba4:	1a9b      	subs	r3, r3, r2
 8004ba6:	009b      	lsls	r3, r3, #2
 8004ba8:	440b      	add	r3, r1
 8004baa:	333c      	adds	r3, #60	@ 0x3c
 8004bac:	4602      	mov	r2, r0
 8004bae:	701a      	strb	r2, [r3, #0]
 8004bb0:	f000 bc58 	b.w	8005464 <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 8004bb4:	78fa      	ldrb	r2, [r7, #3]
 8004bb6:	6879      	ldr	r1, [r7, #4]
 8004bb8:	4613      	mov	r3, r2
 8004bba:	011b      	lsls	r3, r3, #4
 8004bbc:	1a9b      	subs	r3, r3, r2
 8004bbe:	009b      	lsls	r3, r3, #2
 8004bc0:	440b      	add	r3, r1
 8004bc2:	333c      	adds	r3, #60	@ 0x3c
 8004bc4:	781b      	ldrb	r3, [r3, #0]
 8004bc6:	78fa      	ldrb	r2, [r7, #3]
 8004bc8:	f083 0301 	eor.w	r3, r3, #1
 8004bcc:	b2d8      	uxtb	r0, r3
 8004bce:	6879      	ldr	r1, [r7, #4]
 8004bd0:	4613      	mov	r3, r2
 8004bd2:	011b      	lsls	r3, r3, #4
 8004bd4:	1a9b      	subs	r3, r3, r2
 8004bd6:	009b      	lsls	r3, r3, #2
 8004bd8:	440b      	add	r3, r1
 8004bda:	333c      	adds	r3, #60	@ 0x3c
 8004bdc:	4602      	mov	r2, r0
 8004bde:	701a      	strb	r2, [r3, #0]
 8004be0:	f000 bc40 	b.w	8005464 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	78fa      	ldrb	r2, [r7, #3]
 8004bea:	4611      	mov	r1, r2
 8004bec:	4618      	mov	r0, r3
 8004bee:	f004 fda4 	bl	800973a <USB_ReadChInterrupts>
 8004bf2:	4603      	mov	r3, r0
 8004bf4:	f003 0320 	and.w	r3, r3, #32
 8004bf8:	2b20      	cmp	r3, #32
 8004bfa:	d131      	bne.n	8004c60 <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8004bfc:	78fb      	ldrb	r3, [r7, #3]
 8004bfe:	015a      	lsls	r2, r3, #5
 8004c00:	693b      	ldr	r3, [r7, #16]
 8004c02:	4413      	add	r3, r2
 8004c04:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004c08:	461a      	mov	r2, r3
 8004c0a:	2320      	movs	r3, #32
 8004c0c:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 8004c0e:	78fa      	ldrb	r2, [r7, #3]
 8004c10:	6879      	ldr	r1, [r7, #4]
 8004c12:	4613      	mov	r3, r2
 8004c14:	011b      	lsls	r3, r3, #4
 8004c16:	1a9b      	subs	r3, r3, r2
 8004c18:	009b      	lsls	r3, r3, #2
 8004c1a:	440b      	add	r3, r1
 8004c1c:	331a      	adds	r3, #26
 8004c1e:	781b      	ldrb	r3, [r3, #0]
 8004c20:	2b01      	cmp	r3, #1
 8004c22:	f040 841f 	bne.w	8005464 <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 8004c26:	78fa      	ldrb	r2, [r7, #3]
 8004c28:	6879      	ldr	r1, [r7, #4]
 8004c2a:	4613      	mov	r3, r2
 8004c2c:	011b      	lsls	r3, r3, #4
 8004c2e:	1a9b      	subs	r3, r3, r2
 8004c30:	009b      	lsls	r3, r3, #2
 8004c32:	440b      	add	r3, r1
 8004c34:	331b      	adds	r3, #27
 8004c36:	2201      	movs	r2, #1
 8004c38:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8004c3a:	78fa      	ldrb	r2, [r7, #3]
 8004c3c:	6879      	ldr	r1, [r7, #4]
 8004c3e:	4613      	mov	r3, r2
 8004c40:	011b      	lsls	r3, r3, #4
 8004c42:	1a9b      	subs	r3, r3, r2
 8004c44:	009b      	lsls	r3, r3, #2
 8004c46:	440b      	add	r3, r1
 8004c48:	334d      	adds	r3, #77	@ 0x4d
 8004c4a:	2203      	movs	r2, #3
 8004c4c:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	78fa      	ldrb	r2, [r7, #3]
 8004c54:	4611      	mov	r1, r2
 8004c56:	4618      	mov	r0, r3
 8004c58:	f004 fdec 	bl	8009834 <USB_HC_Halt>
 8004c5c:	f000 bc02 	b.w	8005464 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	78fa      	ldrb	r2, [r7, #3]
 8004c66:	4611      	mov	r1, r2
 8004c68:	4618      	mov	r0, r3
 8004c6a:	f004 fd66 	bl	800973a <USB_ReadChInterrupts>
 8004c6e:	4603      	mov	r3, r0
 8004c70:	f003 0302 	and.w	r3, r3, #2
 8004c74:	2b02      	cmp	r3, #2
 8004c76:	f040 8305 	bne.w	8005284 <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8004c7a:	78fb      	ldrb	r3, [r7, #3]
 8004c7c:	015a      	lsls	r2, r3, #5
 8004c7e:	693b      	ldr	r3, [r7, #16]
 8004c80:	4413      	add	r3, r2
 8004c82:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004c86:	461a      	mov	r2, r3
 8004c88:	2302      	movs	r3, #2
 8004c8a:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8004c8c:	78fa      	ldrb	r2, [r7, #3]
 8004c8e:	6879      	ldr	r1, [r7, #4]
 8004c90:	4613      	mov	r3, r2
 8004c92:	011b      	lsls	r3, r3, #4
 8004c94:	1a9b      	subs	r3, r3, r2
 8004c96:	009b      	lsls	r3, r3, #2
 8004c98:	440b      	add	r3, r1
 8004c9a:	334d      	adds	r3, #77	@ 0x4d
 8004c9c:	781b      	ldrb	r3, [r3, #0]
 8004c9e:	2b01      	cmp	r3, #1
 8004ca0:	d114      	bne.n	8004ccc <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004ca2:	78fa      	ldrb	r2, [r7, #3]
 8004ca4:	6879      	ldr	r1, [r7, #4]
 8004ca6:	4613      	mov	r3, r2
 8004ca8:	011b      	lsls	r3, r3, #4
 8004caa:	1a9b      	subs	r3, r3, r2
 8004cac:	009b      	lsls	r3, r3, #2
 8004cae:	440b      	add	r3, r1
 8004cb0:	334d      	adds	r3, #77	@ 0x4d
 8004cb2:	2202      	movs	r2, #2
 8004cb4:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8004cb6:	78fa      	ldrb	r2, [r7, #3]
 8004cb8:	6879      	ldr	r1, [r7, #4]
 8004cba:	4613      	mov	r3, r2
 8004cbc:	011b      	lsls	r3, r3, #4
 8004cbe:	1a9b      	subs	r3, r3, r2
 8004cc0:	009b      	lsls	r3, r3, #2
 8004cc2:	440b      	add	r3, r1
 8004cc4:	334c      	adds	r3, #76	@ 0x4c
 8004cc6:	2201      	movs	r2, #1
 8004cc8:	701a      	strb	r2, [r3, #0]
 8004cca:	e2cc      	b.n	8005266 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8004ccc:	78fa      	ldrb	r2, [r7, #3]
 8004cce:	6879      	ldr	r1, [r7, #4]
 8004cd0:	4613      	mov	r3, r2
 8004cd2:	011b      	lsls	r3, r3, #4
 8004cd4:	1a9b      	subs	r3, r3, r2
 8004cd6:	009b      	lsls	r3, r3, #2
 8004cd8:	440b      	add	r3, r1
 8004cda:	334d      	adds	r3, #77	@ 0x4d
 8004cdc:	781b      	ldrb	r3, [r3, #0]
 8004cde:	2b06      	cmp	r3, #6
 8004ce0:	d114      	bne.n	8004d0c <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004ce2:	78fa      	ldrb	r2, [r7, #3]
 8004ce4:	6879      	ldr	r1, [r7, #4]
 8004ce6:	4613      	mov	r3, r2
 8004ce8:	011b      	lsls	r3, r3, #4
 8004cea:	1a9b      	subs	r3, r3, r2
 8004cec:	009b      	lsls	r3, r3, #2
 8004cee:	440b      	add	r3, r1
 8004cf0:	334d      	adds	r3, #77	@ 0x4d
 8004cf2:	2202      	movs	r2, #2
 8004cf4:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 8004cf6:	78fa      	ldrb	r2, [r7, #3]
 8004cf8:	6879      	ldr	r1, [r7, #4]
 8004cfa:	4613      	mov	r3, r2
 8004cfc:	011b      	lsls	r3, r3, #4
 8004cfe:	1a9b      	subs	r3, r3, r2
 8004d00:	009b      	lsls	r3, r3, #2
 8004d02:	440b      	add	r3, r1
 8004d04:	334c      	adds	r3, #76	@ 0x4c
 8004d06:	2205      	movs	r2, #5
 8004d08:	701a      	strb	r2, [r3, #0]
 8004d0a:	e2ac      	b.n	8005266 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8004d0c:	78fa      	ldrb	r2, [r7, #3]
 8004d0e:	6879      	ldr	r1, [r7, #4]
 8004d10:	4613      	mov	r3, r2
 8004d12:	011b      	lsls	r3, r3, #4
 8004d14:	1a9b      	subs	r3, r3, r2
 8004d16:	009b      	lsls	r3, r3, #2
 8004d18:	440b      	add	r3, r1
 8004d1a:	334d      	adds	r3, #77	@ 0x4d
 8004d1c:	781b      	ldrb	r3, [r3, #0]
 8004d1e:	2b07      	cmp	r3, #7
 8004d20:	d00b      	beq.n	8004d3a <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8004d22:	78fa      	ldrb	r2, [r7, #3]
 8004d24:	6879      	ldr	r1, [r7, #4]
 8004d26:	4613      	mov	r3, r2
 8004d28:	011b      	lsls	r3, r3, #4
 8004d2a:	1a9b      	subs	r3, r3, r2
 8004d2c:	009b      	lsls	r3, r3, #2
 8004d2e:	440b      	add	r3, r1
 8004d30:	334d      	adds	r3, #77	@ 0x4d
 8004d32:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8004d34:	2b09      	cmp	r3, #9
 8004d36:	f040 80a6 	bne.w	8004e86 <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004d3a:	78fa      	ldrb	r2, [r7, #3]
 8004d3c:	6879      	ldr	r1, [r7, #4]
 8004d3e:	4613      	mov	r3, r2
 8004d40:	011b      	lsls	r3, r3, #4
 8004d42:	1a9b      	subs	r3, r3, r2
 8004d44:	009b      	lsls	r3, r3, #2
 8004d46:	440b      	add	r3, r1
 8004d48:	334d      	adds	r3, #77	@ 0x4d
 8004d4a:	2202      	movs	r2, #2
 8004d4c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8004d4e:	78fa      	ldrb	r2, [r7, #3]
 8004d50:	6879      	ldr	r1, [r7, #4]
 8004d52:	4613      	mov	r3, r2
 8004d54:	011b      	lsls	r3, r3, #4
 8004d56:	1a9b      	subs	r3, r3, r2
 8004d58:	009b      	lsls	r3, r3, #2
 8004d5a:	440b      	add	r3, r1
 8004d5c:	3344      	adds	r3, #68	@ 0x44
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	1c59      	adds	r1, r3, #1
 8004d62:	6878      	ldr	r0, [r7, #4]
 8004d64:	4613      	mov	r3, r2
 8004d66:	011b      	lsls	r3, r3, #4
 8004d68:	1a9b      	subs	r3, r3, r2
 8004d6a:	009b      	lsls	r3, r3, #2
 8004d6c:	4403      	add	r3, r0
 8004d6e:	3344      	adds	r3, #68	@ 0x44
 8004d70:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004d72:	78fa      	ldrb	r2, [r7, #3]
 8004d74:	6879      	ldr	r1, [r7, #4]
 8004d76:	4613      	mov	r3, r2
 8004d78:	011b      	lsls	r3, r3, #4
 8004d7a:	1a9b      	subs	r3, r3, r2
 8004d7c:	009b      	lsls	r3, r3, #2
 8004d7e:	440b      	add	r3, r1
 8004d80:	3344      	adds	r3, #68	@ 0x44
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	2b02      	cmp	r3, #2
 8004d86:	d943      	bls.n	8004e10 <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8004d88:	78fa      	ldrb	r2, [r7, #3]
 8004d8a:	6879      	ldr	r1, [r7, #4]
 8004d8c:	4613      	mov	r3, r2
 8004d8e:	011b      	lsls	r3, r3, #4
 8004d90:	1a9b      	subs	r3, r3, r2
 8004d92:	009b      	lsls	r3, r3, #2
 8004d94:	440b      	add	r3, r1
 8004d96:	3344      	adds	r3, #68	@ 0x44
 8004d98:	2200      	movs	r2, #0
 8004d9a:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 8004d9c:	78fa      	ldrb	r2, [r7, #3]
 8004d9e:	6879      	ldr	r1, [r7, #4]
 8004da0:	4613      	mov	r3, r2
 8004da2:	011b      	lsls	r3, r3, #4
 8004da4:	1a9b      	subs	r3, r3, r2
 8004da6:	009b      	lsls	r3, r3, #2
 8004da8:	440b      	add	r3, r1
 8004daa:	331a      	adds	r3, #26
 8004dac:	781b      	ldrb	r3, [r3, #0]
 8004dae:	2b01      	cmp	r3, #1
 8004db0:	d123      	bne.n	8004dfa <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 8004db2:	78fa      	ldrb	r2, [r7, #3]
 8004db4:	6879      	ldr	r1, [r7, #4]
 8004db6:	4613      	mov	r3, r2
 8004db8:	011b      	lsls	r3, r3, #4
 8004dba:	1a9b      	subs	r3, r3, r2
 8004dbc:	009b      	lsls	r3, r3, #2
 8004dbe:	440b      	add	r3, r1
 8004dc0:	331b      	adds	r3, #27
 8004dc2:	2200      	movs	r2, #0
 8004dc4:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 8004dc6:	78fa      	ldrb	r2, [r7, #3]
 8004dc8:	6879      	ldr	r1, [r7, #4]
 8004dca:	4613      	mov	r3, r2
 8004dcc:	011b      	lsls	r3, r3, #4
 8004dce:	1a9b      	subs	r3, r3, r2
 8004dd0:	009b      	lsls	r3, r3, #2
 8004dd2:	440b      	add	r3, r1
 8004dd4:	331c      	adds	r3, #28
 8004dd6:	2200      	movs	r2, #0
 8004dd8:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8004dda:	78fb      	ldrb	r3, [r7, #3]
 8004ddc:	015a      	lsls	r2, r3, #5
 8004dde:	693b      	ldr	r3, [r7, #16]
 8004de0:	4413      	add	r3, r2
 8004de2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004de6:	685b      	ldr	r3, [r3, #4]
 8004de8:	78fa      	ldrb	r2, [r7, #3]
 8004dea:	0151      	lsls	r1, r2, #5
 8004dec:	693a      	ldr	r2, [r7, #16]
 8004dee:	440a      	add	r2, r1
 8004df0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004df4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004df8:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 8004dfa:	78fa      	ldrb	r2, [r7, #3]
 8004dfc:	6879      	ldr	r1, [r7, #4]
 8004dfe:	4613      	mov	r3, r2
 8004e00:	011b      	lsls	r3, r3, #4
 8004e02:	1a9b      	subs	r3, r3, r2
 8004e04:	009b      	lsls	r3, r3, #2
 8004e06:	440b      	add	r3, r1
 8004e08:	334c      	adds	r3, #76	@ 0x4c
 8004e0a:	2204      	movs	r2, #4
 8004e0c:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004e0e:	e229      	b.n	8005264 <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004e10:	78fa      	ldrb	r2, [r7, #3]
 8004e12:	6879      	ldr	r1, [r7, #4]
 8004e14:	4613      	mov	r3, r2
 8004e16:	011b      	lsls	r3, r3, #4
 8004e18:	1a9b      	subs	r3, r3, r2
 8004e1a:	009b      	lsls	r3, r3, #2
 8004e1c:	440b      	add	r3, r1
 8004e1e:	334c      	adds	r3, #76	@ 0x4c
 8004e20:	2202      	movs	r2, #2
 8004e22:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004e24:	78fa      	ldrb	r2, [r7, #3]
 8004e26:	6879      	ldr	r1, [r7, #4]
 8004e28:	4613      	mov	r3, r2
 8004e2a:	011b      	lsls	r3, r3, #4
 8004e2c:	1a9b      	subs	r3, r3, r2
 8004e2e:	009b      	lsls	r3, r3, #2
 8004e30:	440b      	add	r3, r1
 8004e32:	3326      	adds	r3, #38	@ 0x26
 8004e34:	781b      	ldrb	r3, [r3, #0]
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d00b      	beq.n	8004e52 <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8004e3a:	78fa      	ldrb	r2, [r7, #3]
 8004e3c:	6879      	ldr	r1, [r7, #4]
 8004e3e:	4613      	mov	r3, r2
 8004e40:	011b      	lsls	r3, r3, #4
 8004e42:	1a9b      	subs	r3, r3, r2
 8004e44:	009b      	lsls	r3, r3, #2
 8004e46:	440b      	add	r3, r1
 8004e48:	3326      	adds	r3, #38	@ 0x26
 8004e4a:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004e4c:	2b02      	cmp	r3, #2
 8004e4e:	f040 8209 	bne.w	8005264 <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8004e52:	78fb      	ldrb	r3, [r7, #3]
 8004e54:	015a      	lsls	r2, r3, #5
 8004e56:	693b      	ldr	r3, [r7, #16]
 8004e58:	4413      	add	r3, r2
 8004e5a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004e68:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004e70:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8004e72:	78fb      	ldrb	r3, [r7, #3]
 8004e74:	015a      	lsls	r2, r3, #5
 8004e76:	693b      	ldr	r3, [r7, #16]
 8004e78:	4413      	add	r3, r2
 8004e7a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004e7e:	461a      	mov	r2, r3
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004e84:	e1ee      	b.n	8005264 <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8004e86:	78fa      	ldrb	r2, [r7, #3]
 8004e88:	6879      	ldr	r1, [r7, #4]
 8004e8a:	4613      	mov	r3, r2
 8004e8c:	011b      	lsls	r3, r3, #4
 8004e8e:	1a9b      	subs	r3, r3, r2
 8004e90:	009b      	lsls	r3, r3, #2
 8004e92:	440b      	add	r3, r1
 8004e94:	334d      	adds	r3, #77	@ 0x4d
 8004e96:	781b      	ldrb	r3, [r3, #0]
 8004e98:	2b05      	cmp	r3, #5
 8004e9a:	f040 80c8 	bne.w	800502e <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004e9e:	78fa      	ldrb	r2, [r7, #3]
 8004ea0:	6879      	ldr	r1, [r7, #4]
 8004ea2:	4613      	mov	r3, r2
 8004ea4:	011b      	lsls	r3, r3, #4
 8004ea6:	1a9b      	subs	r3, r3, r2
 8004ea8:	009b      	lsls	r3, r3, #2
 8004eaa:	440b      	add	r3, r1
 8004eac:	334d      	adds	r3, #77	@ 0x4d
 8004eae:	2202      	movs	r2, #2
 8004eb0:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8004eb2:	78fa      	ldrb	r2, [r7, #3]
 8004eb4:	6879      	ldr	r1, [r7, #4]
 8004eb6:	4613      	mov	r3, r2
 8004eb8:	011b      	lsls	r3, r3, #4
 8004eba:	1a9b      	subs	r3, r3, r2
 8004ebc:	009b      	lsls	r3, r3, #2
 8004ebe:	440b      	add	r3, r1
 8004ec0:	331b      	adds	r3, #27
 8004ec2:	781b      	ldrb	r3, [r3, #0]
 8004ec4:	2b01      	cmp	r3, #1
 8004ec6:	f040 81ce 	bne.w	8005266 <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8004eca:	78fa      	ldrb	r2, [r7, #3]
 8004ecc:	6879      	ldr	r1, [r7, #4]
 8004ece:	4613      	mov	r3, r2
 8004ed0:	011b      	lsls	r3, r3, #4
 8004ed2:	1a9b      	subs	r3, r3, r2
 8004ed4:	009b      	lsls	r3, r3, #2
 8004ed6:	440b      	add	r3, r1
 8004ed8:	3326      	adds	r3, #38	@ 0x26
 8004eda:	781b      	ldrb	r3, [r3, #0]
 8004edc:	2b03      	cmp	r3, #3
 8004ede:	d16b      	bne.n	8004fb8 <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 8004ee0:	78fa      	ldrb	r2, [r7, #3]
 8004ee2:	6879      	ldr	r1, [r7, #4]
 8004ee4:	4613      	mov	r3, r2
 8004ee6:	011b      	lsls	r3, r3, #4
 8004ee8:	1a9b      	subs	r3, r3, r2
 8004eea:	009b      	lsls	r3, r3, #2
 8004eec:	440b      	add	r3, r1
 8004eee:	3348      	adds	r3, #72	@ 0x48
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	1c59      	adds	r1, r3, #1
 8004ef4:	6878      	ldr	r0, [r7, #4]
 8004ef6:	4613      	mov	r3, r2
 8004ef8:	011b      	lsls	r3, r3, #4
 8004efa:	1a9b      	subs	r3, r3, r2
 8004efc:	009b      	lsls	r3, r3, #2
 8004efe:	4403      	add	r3, r0
 8004f00:	3348      	adds	r3, #72	@ 0x48
 8004f02:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 8004f04:	78fa      	ldrb	r2, [r7, #3]
 8004f06:	6879      	ldr	r1, [r7, #4]
 8004f08:	4613      	mov	r3, r2
 8004f0a:	011b      	lsls	r3, r3, #4
 8004f0c:	1a9b      	subs	r3, r3, r2
 8004f0e:	009b      	lsls	r3, r3, #2
 8004f10:	440b      	add	r3, r1
 8004f12:	3348      	adds	r3, #72	@ 0x48
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	2b02      	cmp	r3, #2
 8004f18:	d943      	bls.n	8004fa2 <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 8004f1a:	78fa      	ldrb	r2, [r7, #3]
 8004f1c:	6879      	ldr	r1, [r7, #4]
 8004f1e:	4613      	mov	r3, r2
 8004f20:	011b      	lsls	r3, r3, #4
 8004f22:	1a9b      	subs	r3, r3, r2
 8004f24:	009b      	lsls	r3, r3, #2
 8004f26:	440b      	add	r3, r1
 8004f28:	3348      	adds	r3, #72	@ 0x48
 8004f2a:	2200      	movs	r2, #0
 8004f2c:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 8004f2e:	78fa      	ldrb	r2, [r7, #3]
 8004f30:	6879      	ldr	r1, [r7, #4]
 8004f32:	4613      	mov	r3, r2
 8004f34:	011b      	lsls	r3, r3, #4
 8004f36:	1a9b      	subs	r3, r3, r2
 8004f38:	009b      	lsls	r3, r3, #2
 8004f3a:	440b      	add	r3, r1
 8004f3c:	331b      	adds	r3, #27
 8004f3e:	2200      	movs	r2, #0
 8004f40:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 8004f42:	78fa      	ldrb	r2, [r7, #3]
 8004f44:	6879      	ldr	r1, [r7, #4]
 8004f46:	4613      	mov	r3, r2
 8004f48:	011b      	lsls	r3, r3, #4
 8004f4a:	1a9b      	subs	r3, r3, r2
 8004f4c:	009b      	lsls	r3, r3, #2
 8004f4e:	440b      	add	r3, r1
 8004f50:	3344      	adds	r3, #68	@ 0x44
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	2b02      	cmp	r3, #2
 8004f56:	d809      	bhi.n	8004f6c <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 8004f58:	78fa      	ldrb	r2, [r7, #3]
 8004f5a:	6879      	ldr	r1, [r7, #4]
 8004f5c:	4613      	mov	r3, r2
 8004f5e:	011b      	lsls	r3, r3, #4
 8004f60:	1a9b      	subs	r3, r3, r2
 8004f62:	009b      	lsls	r3, r3, #2
 8004f64:	440b      	add	r3, r1
 8004f66:	331c      	adds	r3, #28
 8004f68:	2201      	movs	r2, #1
 8004f6a:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8004f6c:	78fb      	ldrb	r3, [r7, #3]
 8004f6e:	015a      	lsls	r2, r3, #5
 8004f70:	693b      	ldr	r3, [r7, #16]
 8004f72:	4413      	add	r3, r2
 8004f74:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004f78:	685b      	ldr	r3, [r3, #4]
 8004f7a:	78fa      	ldrb	r2, [r7, #3]
 8004f7c:	0151      	lsls	r1, r2, #5
 8004f7e:	693a      	ldr	r2, [r7, #16]
 8004f80:	440a      	add	r2, r1
 8004f82:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004f86:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004f8a:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 8004f8c:	78fa      	ldrb	r2, [r7, #3]
 8004f8e:	6879      	ldr	r1, [r7, #4]
 8004f90:	4613      	mov	r3, r2
 8004f92:	011b      	lsls	r3, r3, #4
 8004f94:	1a9b      	subs	r3, r3, r2
 8004f96:	009b      	lsls	r3, r3, #2
 8004f98:	440b      	add	r3, r1
 8004f9a:	334c      	adds	r3, #76	@ 0x4c
 8004f9c:	2204      	movs	r2, #4
 8004f9e:	701a      	strb	r2, [r3, #0]
 8004fa0:	e014      	b.n	8004fcc <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004fa2:	78fa      	ldrb	r2, [r7, #3]
 8004fa4:	6879      	ldr	r1, [r7, #4]
 8004fa6:	4613      	mov	r3, r2
 8004fa8:	011b      	lsls	r3, r3, #4
 8004faa:	1a9b      	subs	r3, r3, r2
 8004fac:	009b      	lsls	r3, r3, #2
 8004fae:	440b      	add	r3, r1
 8004fb0:	334c      	adds	r3, #76	@ 0x4c
 8004fb2:	2202      	movs	r2, #2
 8004fb4:	701a      	strb	r2, [r3, #0]
 8004fb6:	e009      	b.n	8004fcc <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004fb8:	78fa      	ldrb	r2, [r7, #3]
 8004fba:	6879      	ldr	r1, [r7, #4]
 8004fbc:	4613      	mov	r3, r2
 8004fbe:	011b      	lsls	r3, r3, #4
 8004fc0:	1a9b      	subs	r3, r3, r2
 8004fc2:	009b      	lsls	r3, r3, #2
 8004fc4:	440b      	add	r3, r1
 8004fc6:	334c      	adds	r3, #76	@ 0x4c
 8004fc8:	2202      	movs	r2, #2
 8004fca:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004fcc:	78fa      	ldrb	r2, [r7, #3]
 8004fce:	6879      	ldr	r1, [r7, #4]
 8004fd0:	4613      	mov	r3, r2
 8004fd2:	011b      	lsls	r3, r3, #4
 8004fd4:	1a9b      	subs	r3, r3, r2
 8004fd6:	009b      	lsls	r3, r3, #2
 8004fd8:	440b      	add	r3, r1
 8004fda:	3326      	adds	r3, #38	@ 0x26
 8004fdc:	781b      	ldrb	r3, [r3, #0]
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d00b      	beq.n	8004ffa <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8004fe2:	78fa      	ldrb	r2, [r7, #3]
 8004fe4:	6879      	ldr	r1, [r7, #4]
 8004fe6:	4613      	mov	r3, r2
 8004fe8:	011b      	lsls	r3, r3, #4
 8004fea:	1a9b      	subs	r3, r3, r2
 8004fec:	009b      	lsls	r3, r3, #2
 8004fee:	440b      	add	r3, r1
 8004ff0:	3326      	adds	r3, #38	@ 0x26
 8004ff2:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004ff4:	2b02      	cmp	r3, #2
 8004ff6:	f040 8136 	bne.w	8005266 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8004ffa:	78fb      	ldrb	r3, [r7, #3]
 8004ffc:	015a      	lsls	r2, r3, #5
 8004ffe:	693b      	ldr	r3, [r7, #16]
 8005000:	4413      	add	r3, r2
 8005002:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8005010:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005018:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 800501a:	78fb      	ldrb	r3, [r7, #3]
 800501c:	015a      	lsls	r2, r3, #5
 800501e:	693b      	ldr	r3, [r7, #16]
 8005020:	4413      	add	r3, r2
 8005022:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005026:	461a      	mov	r2, r3
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	6013      	str	r3, [r2, #0]
 800502c:	e11b      	b.n	8005266 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 800502e:	78fa      	ldrb	r2, [r7, #3]
 8005030:	6879      	ldr	r1, [r7, #4]
 8005032:	4613      	mov	r3, r2
 8005034:	011b      	lsls	r3, r3, #4
 8005036:	1a9b      	subs	r3, r3, r2
 8005038:	009b      	lsls	r3, r3, #2
 800503a:	440b      	add	r3, r1
 800503c:	334d      	adds	r3, #77	@ 0x4d
 800503e:	781b      	ldrb	r3, [r3, #0]
 8005040:	2b03      	cmp	r3, #3
 8005042:	f040 8081 	bne.w	8005148 <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005046:	78fa      	ldrb	r2, [r7, #3]
 8005048:	6879      	ldr	r1, [r7, #4]
 800504a:	4613      	mov	r3, r2
 800504c:	011b      	lsls	r3, r3, #4
 800504e:	1a9b      	subs	r3, r3, r2
 8005050:	009b      	lsls	r3, r3, #2
 8005052:	440b      	add	r3, r1
 8005054:	334d      	adds	r3, #77	@ 0x4d
 8005056:	2202      	movs	r2, #2
 8005058:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 800505a:	78fa      	ldrb	r2, [r7, #3]
 800505c:	6879      	ldr	r1, [r7, #4]
 800505e:	4613      	mov	r3, r2
 8005060:	011b      	lsls	r3, r3, #4
 8005062:	1a9b      	subs	r3, r3, r2
 8005064:	009b      	lsls	r3, r3, #2
 8005066:	440b      	add	r3, r1
 8005068:	331b      	adds	r3, #27
 800506a:	781b      	ldrb	r3, [r3, #0]
 800506c:	2b01      	cmp	r3, #1
 800506e:	f040 80fa 	bne.w	8005266 <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8005072:	78fa      	ldrb	r2, [r7, #3]
 8005074:	6879      	ldr	r1, [r7, #4]
 8005076:	4613      	mov	r3, r2
 8005078:	011b      	lsls	r3, r3, #4
 800507a:	1a9b      	subs	r3, r3, r2
 800507c:	009b      	lsls	r3, r3, #2
 800507e:	440b      	add	r3, r1
 8005080:	334c      	adds	r3, #76	@ 0x4c
 8005082:	2202      	movs	r2, #2
 8005084:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8005086:	78fb      	ldrb	r3, [r7, #3]
 8005088:	015a      	lsls	r2, r3, #5
 800508a:	693b      	ldr	r3, [r7, #16]
 800508c:	4413      	add	r3, r2
 800508e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005092:	685b      	ldr	r3, [r3, #4]
 8005094:	78fa      	ldrb	r2, [r7, #3]
 8005096:	0151      	lsls	r1, r2, #5
 8005098:	693a      	ldr	r2, [r7, #16]
 800509a:	440a      	add	r2, r1
 800509c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80050a0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80050a4:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 80050a6:	78fb      	ldrb	r3, [r7, #3]
 80050a8:	015a      	lsls	r2, r3, #5
 80050aa:	693b      	ldr	r3, [r7, #16]
 80050ac:	4413      	add	r3, r2
 80050ae:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80050b2:	68db      	ldr	r3, [r3, #12]
 80050b4:	78fa      	ldrb	r2, [r7, #3]
 80050b6:	0151      	lsls	r1, r2, #5
 80050b8:	693a      	ldr	r2, [r7, #16]
 80050ba:	440a      	add	r2, r1
 80050bc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80050c0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80050c4:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 80050c6:	78fb      	ldrb	r3, [r7, #3]
 80050c8:	015a      	lsls	r2, r3, #5
 80050ca:	693b      	ldr	r3, [r7, #16]
 80050cc:	4413      	add	r3, r2
 80050ce:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80050d2:	68db      	ldr	r3, [r3, #12]
 80050d4:	78fa      	ldrb	r2, [r7, #3]
 80050d6:	0151      	lsls	r1, r2, #5
 80050d8:	693a      	ldr	r2, [r7, #16]
 80050da:	440a      	add	r2, r1
 80050dc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80050e0:	f023 0320 	bic.w	r3, r3, #32
 80050e4:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80050e6:	78fa      	ldrb	r2, [r7, #3]
 80050e8:	6879      	ldr	r1, [r7, #4]
 80050ea:	4613      	mov	r3, r2
 80050ec:	011b      	lsls	r3, r3, #4
 80050ee:	1a9b      	subs	r3, r3, r2
 80050f0:	009b      	lsls	r3, r3, #2
 80050f2:	440b      	add	r3, r1
 80050f4:	3326      	adds	r3, #38	@ 0x26
 80050f6:	781b      	ldrb	r3, [r3, #0]
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d00b      	beq.n	8005114 <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80050fc:	78fa      	ldrb	r2, [r7, #3]
 80050fe:	6879      	ldr	r1, [r7, #4]
 8005100:	4613      	mov	r3, r2
 8005102:	011b      	lsls	r3, r3, #4
 8005104:	1a9b      	subs	r3, r3, r2
 8005106:	009b      	lsls	r3, r3, #2
 8005108:	440b      	add	r3, r1
 800510a:	3326      	adds	r3, #38	@ 0x26
 800510c:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800510e:	2b02      	cmp	r3, #2
 8005110:	f040 80a9 	bne.w	8005266 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8005114:	78fb      	ldrb	r3, [r7, #3]
 8005116:	015a      	lsls	r2, r3, #5
 8005118:	693b      	ldr	r3, [r7, #16]
 800511a:	4413      	add	r3, r2
 800511c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800512a:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005132:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8005134:	78fb      	ldrb	r3, [r7, #3]
 8005136:	015a      	lsls	r2, r3, #5
 8005138:	693b      	ldr	r3, [r7, #16]
 800513a:	4413      	add	r3, r2
 800513c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005140:	461a      	mov	r2, r3
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	6013      	str	r3, [r2, #0]
 8005146:	e08e      	b.n	8005266 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8005148:	78fa      	ldrb	r2, [r7, #3]
 800514a:	6879      	ldr	r1, [r7, #4]
 800514c:	4613      	mov	r3, r2
 800514e:	011b      	lsls	r3, r3, #4
 8005150:	1a9b      	subs	r3, r3, r2
 8005152:	009b      	lsls	r3, r3, #2
 8005154:	440b      	add	r3, r1
 8005156:	334d      	adds	r3, #77	@ 0x4d
 8005158:	781b      	ldrb	r3, [r3, #0]
 800515a:	2b04      	cmp	r3, #4
 800515c:	d143      	bne.n	80051e6 <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800515e:	78fa      	ldrb	r2, [r7, #3]
 8005160:	6879      	ldr	r1, [r7, #4]
 8005162:	4613      	mov	r3, r2
 8005164:	011b      	lsls	r3, r3, #4
 8005166:	1a9b      	subs	r3, r3, r2
 8005168:	009b      	lsls	r3, r3, #2
 800516a:	440b      	add	r3, r1
 800516c:	334d      	adds	r3, #77	@ 0x4d
 800516e:	2202      	movs	r2, #2
 8005170:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8005172:	78fa      	ldrb	r2, [r7, #3]
 8005174:	6879      	ldr	r1, [r7, #4]
 8005176:	4613      	mov	r3, r2
 8005178:	011b      	lsls	r3, r3, #4
 800517a:	1a9b      	subs	r3, r3, r2
 800517c:	009b      	lsls	r3, r3, #2
 800517e:	440b      	add	r3, r1
 8005180:	334c      	adds	r3, #76	@ 0x4c
 8005182:	2202      	movs	r2, #2
 8005184:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8005186:	78fa      	ldrb	r2, [r7, #3]
 8005188:	6879      	ldr	r1, [r7, #4]
 800518a:	4613      	mov	r3, r2
 800518c:	011b      	lsls	r3, r3, #4
 800518e:	1a9b      	subs	r3, r3, r2
 8005190:	009b      	lsls	r3, r3, #2
 8005192:	440b      	add	r3, r1
 8005194:	3326      	adds	r3, #38	@ 0x26
 8005196:	781b      	ldrb	r3, [r3, #0]
 8005198:	2b00      	cmp	r3, #0
 800519a:	d00a      	beq.n	80051b2 <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800519c:	78fa      	ldrb	r2, [r7, #3]
 800519e:	6879      	ldr	r1, [r7, #4]
 80051a0:	4613      	mov	r3, r2
 80051a2:	011b      	lsls	r3, r3, #4
 80051a4:	1a9b      	subs	r3, r3, r2
 80051a6:	009b      	lsls	r3, r3, #2
 80051a8:	440b      	add	r3, r1
 80051aa:	3326      	adds	r3, #38	@ 0x26
 80051ac:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80051ae:	2b02      	cmp	r3, #2
 80051b0:	d159      	bne.n	8005266 <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 80051b2:	78fb      	ldrb	r3, [r7, #3]
 80051b4:	015a      	lsls	r2, r3, #5
 80051b6:	693b      	ldr	r3, [r7, #16]
 80051b8:	4413      	add	r3, r2
 80051ba:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80051c8:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80051d0:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 80051d2:	78fb      	ldrb	r3, [r7, #3]
 80051d4:	015a      	lsls	r2, r3, #5
 80051d6:	693b      	ldr	r3, [r7, #16]
 80051d8:	4413      	add	r3, r2
 80051da:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80051de:	461a      	mov	r2, r3
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	6013      	str	r3, [r2, #0]
 80051e4:	e03f      	b.n	8005266 <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 80051e6:	78fa      	ldrb	r2, [r7, #3]
 80051e8:	6879      	ldr	r1, [r7, #4]
 80051ea:	4613      	mov	r3, r2
 80051ec:	011b      	lsls	r3, r3, #4
 80051ee:	1a9b      	subs	r3, r3, r2
 80051f0:	009b      	lsls	r3, r3, #2
 80051f2:	440b      	add	r3, r1
 80051f4:	334d      	adds	r3, #77	@ 0x4d
 80051f6:	781b      	ldrb	r3, [r3, #0]
 80051f8:	2b08      	cmp	r3, #8
 80051fa:	d126      	bne.n	800524a <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80051fc:	78fa      	ldrb	r2, [r7, #3]
 80051fe:	6879      	ldr	r1, [r7, #4]
 8005200:	4613      	mov	r3, r2
 8005202:	011b      	lsls	r3, r3, #4
 8005204:	1a9b      	subs	r3, r3, r2
 8005206:	009b      	lsls	r3, r3, #2
 8005208:	440b      	add	r3, r1
 800520a:	334d      	adds	r3, #77	@ 0x4d
 800520c:	2202      	movs	r2, #2
 800520e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8005210:	78fa      	ldrb	r2, [r7, #3]
 8005212:	6879      	ldr	r1, [r7, #4]
 8005214:	4613      	mov	r3, r2
 8005216:	011b      	lsls	r3, r3, #4
 8005218:	1a9b      	subs	r3, r3, r2
 800521a:	009b      	lsls	r3, r3, #2
 800521c:	440b      	add	r3, r1
 800521e:	3344      	adds	r3, #68	@ 0x44
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	1c59      	adds	r1, r3, #1
 8005224:	6878      	ldr	r0, [r7, #4]
 8005226:	4613      	mov	r3, r2
 8005228:	011b      	lsls	r3, r3, #4
 800522a:	1a9b      	subs	r3, r3, r2
 800522c:	009b      	lsls	r3, r3, #2
 800522e:	4403      	add	r3, r0
 8005230:	3344      	adds	r3, #68	@ 0x44
 8005232:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 8005234:	78fa      	ldrb	r2, [r7, #3]
 8005236:	6879      	ldr	r1, [r7, #4]
 8005238:	4613      	mov	r3, r2
 800523a:	011b      	lsls	r3, r3, #4
 800523c:	1a9b      	subs	r3, r3, r2
 800523e:	009b      	lsls	r3, r3, #2
 8005240:	440b      	add	r3, r1
 8005242:	334c      	adds	r3, #76	@ 0x4c
 8005244:	2204      	movs	r2, #4
 8005246:	701a      	strb	r2, [r3, #0]
 8005248:	e00d      	b.n	8005266 <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 800524a:	78fa      	ldrb	r2, [r7, #3]
 800524c:	6879      	ldr	r1, [r7, #4]
 800524e:	4613      	mov	r3, r2
 8005250:	011b      	lsls	r3, r3, #4
 8005252:	1a9b      	subs	r3, r3, r2
 8005254:	009b      	lsls	r3, r3, #2
 8005256:	440b      	add	r3, r1
 8005258:	334d      	adds	r3, #77	@ 0x4d
 800525a:	781b      	ldrb	r3, [r3, #0]
 800525c:	2b02      	cmp	r3, #2
 800525e:	f000 8100 	beq.w	8005462 <HCD_HC_IN_IRQHandler+0xcca>
 8005262:	e000      	b.n	8005266 <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8005264:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8005266:	78fa      	ldrb	r2, [r7, #3]
 8005268:	6879      	ldr	r1, [r7, #4]
 800526a:	4613      	mov	r3, r2
 800526c:	011b      	lsls	r3, r3, #4
 800526e:	1a9b      	subs	r3, r3, r2
 8005270:	009b      	lsls	r3, r3, #2
 8005272:	440b      	add	r3, r1
 8005274:	334c      	adds	r3, #76	@ 0x4c
 8005276:	781a      	ldrb	r2, [r3, #0]
 8005278:	78fb      	ldrb	r3, [r7, #3]
 800527a:	4619      	mov	r1, r3
 800527c:	6878      	ldr	r0, [r7, #4]
 800527e:	f007 fe23 	bl	800cec8 <HAL_HCD_HC_NotifyURBChange_Callback>
 8005282:	e0ef      	b.n	8005464 <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	78fa      	ldrb	r2, [r7, #3]
 800528a:	4611      	mov	r1, r2
 800528c:	4618      	mov	r0, r3
 800528e:	f004 fa54 	bl	800973a <USB_ReadChInterrupts>
 8005292:	4603      	mov	r3, r0
 8005294:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005298:	2b40      	cmp	r3, #64	@ 0x40
 800529a:	d12f      	bne.n	80052fc <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 800529c:	78fb      	ldrb	r3, [r7, #3]
 800529e:	015a      	lsls	r2, r3, #5
 80052a0:	693b      	ldr	r3, [r7, #16]
 80052a2:	4413      	add	r3, r2
 80052a4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80052a8:	461a      	mov	r2, r3
 80052aa:	2340      	movs	r3, #64	@ 0x40
 80052ac:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 80052ae:	78fa      	ldrb	r2, [r7, #3]
 80052b0:	6879      	ldr	r1, [r7, #4]
 80052b2:	4613      	mov	r3, r2
 80052b4:	011b      	lsls	r3, r3, #4
 80052b6:	1a9b      	subs	r3, r3, r2
 80052b8:	009b      	lsls	r3, r3, #2
 80052ba:	440b      	add	r3, r1
 80052bc:	334d      	adds	r3, #77	@ 0x4d
 80052be:	2205      	movs	r2, #5
 80052c0:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 80052c2:	78fa      	ldrb	r2, [r7, #3]
 80052c4:	6879      	ldr	r1, [r7, #4]
 80052c6:	4613      	mov	r3, r2
 80052c8:	011b      	lsls	r3, r3, #4
 80052ca:	1a9b      	subs	r3, r3, r2
 80052cc:	009b      	lsls	r3, r3, #2
 80052ce:	440b      	add	r3, r1
 80052d0:	331a      	adds	r3, #26
 80052d2:	781b      	ldrb	r3, [r3, #0]
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d109      	bne.n	80052ec <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 80052d8:	78fa      	ldrb	r2, [r7, #3]
 80052da:	6879      	ldr	r1, [r7, #4]
 80052dc:	4613      	mov	r3, r2
 80052de:	011b      	lsls	r3, r3, #4
 80052e0:	1a9b      	subs	r3, r3, r2
 80052e2:	009b      	lsls	r3, r3, #2
 80052e4:	440b      	add	r3, r1
 80052e6:	3344      	adds	r3, #68	@ 0x44
 80052e8:	2200      	movs	r2, #0
 80052ea:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	78fa      	ldrb	r2, [r7, #3]
 80052f2:	4611      	mov	r1, r2
 80052f4:	4618      	mov	r0, r3
 80052f6:	f004 fa9d 	bl	8009834 <USB_HC_Halt>
 80052fa:	e0b3      	b.n	8005464 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	78fa      	ldrb	r2, [r7, #3]
 8005302:	4611      	mov	r1, r2
 8005304:	4618      	mov	r0, r3
 8005306:	f004 fa18 	bl	800973a <USB_ReadChInterrupts>
 800530a:	4603      	mov	r3, r0
 800530c:	f003 0310 	and.w	r3, r3, #16
 8005310:	2b10      	cmp	r3, #16
 8005312:	f040 80a7 	bne.w	8005464 <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8005316:	78fa      	ldrb	r2, [r7, #3]
 8005318:	6879      	ldr	r1, [r7, #4]
 800531a:	4613      	mov	r3, r2
 800531c:	011b      	lsls	r3, r3, #4
 800531e:	1a9b      	subs	r3, r3, r2
 8005320:	009b      	lsls	r3, r3, #2
 8005322:	440b      	add	r3, r1
 8005324:	3326      	adds	r3, #38	@ 0x26
 8005326:	781b      	ldrb	r3, [r3, #0]
 8005328:	2b03      	cmp	r3, #3
 800532a:	d11b      	bne.n	8005364 <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 800532c:	78fa      	ldrb	r2, [r7, #3]
 800532e:	6879      	ldr	r1, [r7, #4]
 8005330:	4613      	mov	r3, r2
 8005332:	011b      	lsls	r3, r3, #4
 8005334:	1a9b      	subs	r3, r3, r2
 8005336:	009b      	lsls	r3, r3, #2
 8005338:	440b      	add	r3, r1
 800533a:	3344      	adds	r3, #68	@ 0x44
 800533c:	2200      	movs	r2, #0
 800533e:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 8005340:	78fa      	ldrb	r2, [r7, #3]
 8005342:	6879      	ldr	r1, [r7, #4]
 8005344:	4613      	mov	r3, r2
 8005346:	011b      	lsls	r3, r3, #4
 8005348:	1a9b      	subs	r3, r3, r2
 800534a:	009b      	lsls	r3, r3, #2
 800534c:	440b      	add	r3, r1
 800534e:	334d      	adds	r3, #77	@ 0x4d
 8005350:	2204      	movs	r2, #4
 8005352:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	78fa      	ldrb	r2, [r7, #3]
 800535a:	4611      	mov	r1, r2
 800535c:	4618      	mov	r0, r3
 800535e:	f004 fa69 	bl	8009834 <USB_HC_Halt>
 8005362:	e03f      	b.n	80053e4 <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8005364:	78fa      	ldrb	r2, [r7, #3]
 8005366:	6879      	ldr	r1, [r7, #4]
 8005368:	4613      	mov	r3, r2
 800536a:	011b      	lsls	r3, r3, #4
 800536c:	1a9b      	subs	r3, r3, r2
 800536e:	009b      	lsls	r3, r3, #2
 8005370:	440b      	add	r3, r1
 8005372:	3326      	adds	r3, #38	@ 0x26
 8005374:	781b      	ldrb	r3, [r3, #0]
 8005376:	2b00      	cmp	r3, #0
 8005378:	d00a      	beq.n	8005390 <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800537a:	78fa      	ldrb	r2, [r7, #3]
 800537c:	6879      	ldr	r1, [r7, #4]
 800537e:	4613      	mov	r3, r2
 8005380:	011b      	lsls	r3, r3, #4
 8005382:	1a9b      	subs	r3, r3, r2
 8005384:	009b      	lsls	r3, r3, #2
 8005386:	440b      	add	r3, r1
 8005388:	3326      	adds	r3, #38	@ 0x26
 800538a:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800538c:	2b02      	cmp	r3, #2
 800538e:	d129      	bne.n	80053e4 <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8005390:	78fa      	ldrb	r2, [r7, #3]
 8005392:	6879      	ldr	r1, [r7, #4]
 8005394:	4613      	mov	r3, r2
 8005396:	011b      	lsls	r3, r3, #4
 8005398:	1a9b      	subs	r3, r3, r2
 800539a:	009b      	lsls	r3, r3, #2
 800539c:	440b      	add	r3, r1
 800539e:	3344      	adds	r3, #68	@ 0x44
 80053a0:	2200      	movs	r2, #0
 80053a2:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	799b      	ldrb	r3, [r3, #6]
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d00a      	beq.n	80053c2 <HCD_HC_IN_IRQHandler+0xc2a>
 80053ac:	78fa      	ldrb	r2, [r7, #3]
 80053ae:	6879      	ldr	r1, [r7, #4]
 80053b0:	4613      	mov	r3, r2
 80053b2:	011b      	lsls	r3, r3, #4
 80053b4:	1a9b      	subs	r3, r3, r2
 80053b6:	009b      	lsls	r3, r3, #2
 80053b8:	440b      	add	r3, r1
 80053ba:	331b      	adds	r3, #27
 80053bc:	781b      	ldrb	r3, [r3, #0]
 80053be:	2b01      	cmp	r3, #1
 80053c0:	d110      	bne.n	80053e4 <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 80053c2:	78fa      	ldrb	r2, [r7, #3]
 80053c4:	6879      	ldr	r1, [r7, #4]
 80053c6:	4613      	mov	r3, r2
 80053c8:	011b      	lsls	r3, r3, #4
 80053ca:	1a9b      	subs	r3, r3, r2
 80053cc:	009b      	lsls	r3, r3, #2
 80053ce:	440b      	add	r3, r1
 80053d0:	334d      	adds	r3, #77	@ 0x4d
 80053d2:	2204      	movs	r2, #4
 80053d4:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	78fa      	ldrb	r2, [r7, #3]
 80053dc:	4611      	mov	r1, r2
 80053de:	4618      	mov	r0, r3
 80053e0:	f004 fa28 	bl	8009834 <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 80053e4:	78fa      	ldrb	r2, [r7, #3]
 80053e6:	6879      	ldr	r1, [r7, #4]
 80053e8:	4613      	mov	r3, r2
 80053ea:	011b      	lsls	r3, r3, #4
 80053ec:	1a9b      	subs	r3, r3, r2
 80053ee:	009b      	lsls	r3, r3, #2
 80053f0:	440b      	add	r3, r1
 80053f2:	331b      	adds	r3, #27
 80053f4:	781b      	ldrb	r3, [r3, #0]
 80053f6:	2b01      	cmp	r3, #1
 80053f8:	d129      	bne.n	800544e <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 80053fa:	78fa      	ldrb	r2, [r7, #3]
 80053fc:	6879      	ldr	r1, [r7, #4]
 80053fe:	4613      	mov	r3, r2
 8005400:	011b      	lsls	r3, r3, #4
 8005402:	1a9b      	subs	r3, r3, r2
 8005404:	009b      	lsls	r3, r3, #2
 8005406:	440b      	add	r3, r1
 8005408:	331b      	adds	r3, #27
 800540a:	2200      	movs	r2, #0
 800540c:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800540e:	78fb      	ldrb	r3, [r7, #3]
 8005410:	015a      	lsls	r2, r3, #5
 8005412:	693b      	ldr	r3, [r7, #16]
 8005414:	4413      	add	r3, r2
 8005416:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800541a:	685b      	ldr	r3, [r3, #4]
 800541c:	78fa      	ldrb	r2, [r7, #3]
 800541e:	0151      	lsls	r1, r2, #5
 8005420:	693a      	ldr	r2, [r7, #16]
 8005422:	440a      	add	r2, r1
 8005424:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005428:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800542c:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 800542e:	78fb      	ldrb	r3, [r7, #3]
 8005430:	015a      	lsls	r2, r3, #5
 8005432:	693b      	ldr	r3, [r7, #16]
 8005434:	4413      	add	r3, r2
 8005436:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800543a:	68db      	ldr	r3, [r3, #12]
 800543c:	78fa      	ldrb	r2, [r7, #3]
 800543e:	0151      	lsls	r1, r2, #5
 8005440:	693a      	ldr	r2, [r7, #16]
 8005442:	440a      	add	r2, r1
 8005444:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005448:	f043 0320 	orr.w	r3, r3, #32
 800544c:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 800544e:	78fb      	ldrb	r3, [r7, #3]
 8005450:	015a      	lsls	r2, r3, #5
 8005452:	693b      	ldr	r3, [r7, #16]
 8005454:	4413      	add	r3, r2
 8005456:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800545a:	461a      	mov	r2, r3
 800545c:	2310      	movs	r3, #16
 800545e:	6093      	str	r3, [r2, #8]
 8005460:	e000      	b.n	8005464 <HCD_HC_IN_IRQHandler+0xccc>
        return;
 8005462:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 8005464:	3718      	adds	r7, #24
 8005466:	46bd      	mov	sp, r7
 8005468:	bd80      	pop	{r7, pc}

0800546a <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800546a:	b580      	push	{r7, lr}
 800546c:	b086      	sub	sp, #24
 800546e:	af00      	add	r7, sp, #0
 8005470:	6078      	str	r0, [r7, #4]
 8005472:	460b      	mov	r3, r1
 8005474:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800547c:	697b      	ldr	r3, [r7, #20]
 800547e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	78fa      	ldrb	r2, [r7, #3]
 8005486:	4611      	mov	r1, r2
 8005488:	4618      	mov	r0, r3
 800548a:	f004 f956 	bl	800973a <USB_ReadChInterrupts>
 800548e:	4603      	mov	r3, r0
 8005490:	f003 0304 	and.w	r3, r3, #4
 8005494:	2b04      	cmp	r3, #4
 8005496:	d11b      	bne.n	80054d0 <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8005498:	78fb      	ldrb	r3, [r7, #3]
 800549a:	015a      	lsls	r2, r3, #5
 800549c:	693b      	ldr	r3, [r7, #16]
 800549e:	4413      	add	r3, r2
 80054a0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80054a4:	461a      	mov	r2, r3
 80054a6:	2304      	movs	r3, #4
 80054a8:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 80054aa:	78fa      	ldrb	r2, [r7, #3]
 80054ac:	6879      	ldr	r1, [r7, #4]
 80054ae:	4613      	mov	r3, r2
 80054b0:	011b      	lsls	r3, r3, #4
 80054b2:	1a9b      	subs	r3, r3, r2
 80054b4:	009b      	lsls	r3, r3, #2
 80054b6:	440b      	add	r3, r1
 80054b8:	334d      	adds	r3, #77	@ 0x4d
 80054ba:	2207      	movs	r2, #7
 80054bc:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	78fa      	ldrb	r2, [r7, #3]
 80054c4:	4611      	mov	r1, r2
 80054c6:	4618      	mov	r0, r3
 80054c8:	f004 f9b4 	bl	8009834 <USB_HC_Halt>
 80054cc:	f000 bc89 	b.w	8005de2 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	78fa      	ldrb	r2, [r7, #3]
 80054d6:	4611      	mov	r1, r2
 80054d8:	4618      	mov	r0, r3
 80054da:	f004 f92e 	bl	800973a <USB_ReadChInterrupts>
 80054de:	4603      	mov	r3, r0
 80054e0:	f003 0320 	and.w	r3, r3, #32
 80054e4:	2b20      	cmp	r3, #32
 80054e6:	f040 8082 	bne.w	80055ee <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 80054ea:	78fb      	ldrb	r3, [r7, #3]
 80054ec:	015a      	lsls	r2, r3, #5
 80054ee:	693b      	ldr	r3, [r7, #16]
 80054f0:	4413      	add	r3, r2
 80054f2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80054f6:	461a      	mov	r2, r3
 80054f8:	2320      	movs	r3, #32
 80054fa:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 80054fc:	78fa      	ldrb	r2, [r7, #3]
 80054fe:	6879      	ldr	r1, [r7, #4]
 8005500:	4613      	mov	r3, r2
 8005502:	011b      	lsls	r3, r3, #4
 8005504:	1a9b      	subs	r3, r3, r2
 8005506:	009b      	lsls	r3, r3, #2
 8005508:	440b      	add	r3, r1
 800550a:	3319      	adds	r3, #25
 800550c:	781b      	ldrb	r3, [r3, #0]
 800550e:	2b01      	cmp	r3, #1
 8005510:	d124      	bne.n	800555c <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 8005512:	78fa      	ldrb	r2, [r7, #3]
 8005514:	6879      	ldr	r1, [r7, #4]
 8005516:	4613      	mov	r3, r2
 8005518:	011b      	lsls	r3, r3, #4
 800551a:	1a9b      	subs	r3, r3, r2
 800551c:	009b      	lsls	r3, r3, #2
 800551e:	440b      	add	r3, r1
 8005520:	3319      	adds	r3, #25
 8005522:	2200      	movs	r2, #0
 8005524:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8005526:	78fa      	ldrb	r2, [r7, #3]
 8005528:	6879      	ldr	r1, [r7, #4]
 800552a:	4613      	mov	r3, r2
 800552c:	011b      	lsls	r3, r3, #4
 800552e:	1a9b      	subs	r3, r3, r2
 8005530:	009b      	lsls	r3, r3, #2
 8005532:	440b      	add	r3, r1
 8005534:	334c      	adds	r3, #76	@ 0x4c
 8005536:	2202      	movs	r2, #2
 8005538:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 800553a:	78fa      	ldrb	r2, [r7, #3]
 800553c:	6879      	ldr	r1, [r7, #4]
 800553e:	4613      	mov	r3, r2
 8005540:	011b      	lsls	r3, r3, #4
 8005542:	1a9b      	subs	r3, r3, r2
 8005544:	009b      	lsls	r3, r3, #2
 8005546:	440b      	add	r3, r1
 8005548:	334d      	adds	r3, #77	@ 0x4d
 800554a:	2203      	movs	r2, #3
 800554c:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	78fa      	ldrb	r2, [r7, #3]
 8005554:	4611      	mov	r1, r2
 8005556:	4618      	mov	r0, r3
 8005558:	f004 f96c 	bl	8009834 <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 800555c:	78fa      	ldrb	r2, [r7, #3]
 800555e:	6879      	ldr	r1, [r7, #4]
 8005560:	4613      	mov	r3, r2
 8005562:	011b      	lsls	r3, r3, #4
 8005564:	1a9b      	subs	r3, r3, r2
 8005566:	009b      	lsls	r3, r3, #2
 8005568:	440b      	add	r3, r1
 800556a:	331a      	adds	r3, #26
 800556c:	781b      	ldrb	r3, [r3, #0]
 800556e:	2b01      	cmp	r3, #1
 8005570:	f040 8437 	bne.w	8005de2 <HCD_HC_OUT_IRQHandler+0x978>
 8005574:	78fa      	ldrb	r2, [r7, #3]
 8005576:	6879      	ldr	r1, [r7, #4]
 8005578:	4613      	mov	r3, r2
 800557a:	011b      	lsls	r3, r3, #4
 800557c:	1a9b      	subs	r3, r3, r2
 800557e:	009b      	lsls	r3, r3, #2
 8005580:	440b      	add	r3, r1
 8005582:	331b      	adds	r3, #27
 8005584:	781b      	ldrb	r3, [r3, #0]
 8005586:	2b00      	cmp	r3, #0
 8005588:	f040 842b 	bne.w	8005de2 <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 800558c:	78fa      	ldrb	r2, [r7, #3]
 800558e:	6879      	ldr	r1, [r7, #4]
 8005590:	4613      	mov	r3, r2
 8005592:	011b      	lsls	r3, r3, #4
 8005594:	1a9b      	subs	r3, r3, r2
 8005596:	009b      	lsls	r3, r3, #2
 8005598:	440b      	add	r3, r1
 800559a:	3326      	adds	r3, #38	@ 0x26
 800559c:	781b      	ldrb	r3, [r3, #0]
 800559e:	2b01      	cmp	r3, #1
 80055a0:	d009      	beq.n	80055b6 <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 80055a2:	78fa      	ldrb	r2, [r7, #3]
 80055a4:	6879      	ldr	r1, [r7, #4]
 80055a6:	4613      	mov	r3, r2
 80055a8:	011b      	lsls	r3, r3, #4
 80055aa:	1a9b      	subs	r3, r3, r2
 80055ac:	009b      	lsls	r3, r3, #2
 80055ae:	440b      	add	r3, r1
 80055b0:	331b      	adds	r3, #27
 80055b2:	2201      	movs	r2, #1
 80055b4:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 80055b6:	78fa      	ldrb	r2, [r7, #3]
 80055b8:	6879      	ldr	r1, [r7, #4]
 80055ba:	4613      	mov	r3, r2
 80055bc:	011b      	lsls	r3, r3, #4
 80055be:	1a9b      	subs	r3, r3, r2
 80055c0:	009b      	lsls	r3, r3, #2
 80055c2:	440b      	add	r3, r1
 80055c4:	334d      	adds	r3, #77	@ 0x4d
 80055c6:	2203      	movs	r2, #3
 80055c8:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	78fa      	ldrb	r2, [r7, #3]
 80055d0:	4611      	mov	r1, r2
 80055d2:	4618      	mov	r0, r3
 80055d4:	f004 f92e 	bl	8009834 <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 80055d8:	78fa      	ldrb	r2, [r7, #3]
 80055da:	6879      	ldr	r1, [r7, #4]
 80055dc:	4613      	mov	r3, r2
 80055de:	011b      	lsls	r3, r3, #4
 80055e0:	1a9b      	subs	r3, r3, r2
 80055e2:	009b      	lsls	r3, r3, #2
 80055e4:	440b      	add	r3, r1
 80055e6:	3344      	adds	r3, #68	@ 0x44
 80055e8:	2200      	movs	r2, #0
 80055ea:	601a      	str	r2, [r3, #0]
 80055ec:	e3f9      	b.n	8005de2 <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	78fa      	ldrb	r2, [r7, #3]
 80055f4:	4611      	mov	r1, r2
 80055f6:	4618      	mov	r0, r3
 80055f8:	f004 f89f 	bl	800973a <USB_ReadChInterrupts>
 80055fc:	4603      	mov	r3, r0
 80055fe:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005602:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005606:	d111      	bne.n	800562c <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8005608:	78fb      	ldrb	r3, [r7, #3]
 800560a:	015a      	lsls	r2, r3, #5
 800560c:	693b      	ldr	r3, [r7, #16]
 800560e:	4413      	add	r3, r2
 8005610:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005614:	461a      	mov	r2, r3
 8005616:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800561a:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	78fa      	ldrb	r2, [r7, #3]
 8005622:	4611      	mov	r1, r2
 8005624:	4618      	mov	r0, r3
 8005626:	f004 f905 	bl	8009834 <USB_HC_Halt>
 800562a:	e3da      	b.n	8005de2 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	78fa      	ldrb	r2, [r7, #3]
 8005632:	4611      	mov	r1, r2
 8005634:	4618      	mov	r0, r3
 8005636:	f004 f880 	bl	800973a <USB_ReadChInterrupts>
 800563a:	4603      	mov	r3, r0
 800563c:	f003 0301 	and.w	r3, r3, #1
 8005640:	2b01      	cmp	r3, #1
 8005642:	d168      	bne.n	8005716 <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8005644:	78fa      	ldrb	r2, [r7, #3]
 8005646:	6879      	ldr	r1, [r7, #4]
 8005648:	4613      	mov	r3, r2
 800564a:	011b      	lsls	r3, r3, #4
 800564c:	1a9b      	subs	r3, r3, r2
 800564e:	009b      	lsls	r3, r3, #2
 8005650:	440b      	add	r3, r1
 8005652:	3344      	adds	r3, #68	@ 0x44
 8005654:	2200      	movs	r2, #0
 8005656:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	78fa      	ldrb	r2, [r7, #3]
 800565e:	4611      	mov	r1, r2
 8005660:	4618      	mov	r0, r3
 8005662:	f004 f86a 	bl	800973a <USB_ReadChInterrupts>
 8005666:	4603      	mov	r3, r0
 8005668:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800566c:	2b40      	cmp	r3, #64	@ 0x40
 800566e:	d112      	bne.n	8005696 <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8005670:	78fa      	ldrb	r2, [r7, #3]
 8005672:	6879      	ldr	r1, [r7, #4]
 8005674:	4613      	mov	r3, r2
 8005676:	011b      	lsls	r3, r3, #4
 8005678:	1a9b      	subs	r3, r3, r2
 800567a:	009b      	lsls	r3, r3, #2
 800567c:	440b      	add	r3, r1
 800567e:	3319      	adds	r3, #25
 8005680:	2201      	movs	r2, #1
 8005682:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8005684:	78fb      	ldrb	r3, [r7, #3]
 8005686:	015a      	lsls	r2, r3, #5
 8005688:	693b      	ldr	r3, [r7, #16]
 800568a:	4413      	add	r3, r2
 800568c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005690:	461a      	mov	r2, r3
 8005692:	2340      	movs	r3, #64	@ 0x40
 8005694:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 8005696:	78fa      	ldrb	r2, [r7, #3]
 8005698:	6879      	ldr	r1, [r7, #4]
 800569a:	4613      	mov	r3, r2
 800569c:	011b      	lsls	r3, r3, #4
 800569e:	1a9b      	subs	r3, r3, r2
 80056a0:	009b      	lsls	r3, r3, #2
 80056a2:	440b      	add	r3, r1
 80056a4:	331b      	adds	r3, #27
 80056a6:	781b      	ldrb	r3, [r3, #0]
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d019      	beq.n	80056e0 <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 80056ac:	78fa      	ldrb	r2, [r7, #3]
 80056ae:	6879      	ldr	r1, [r7, #4]
 80056b0:	4613      	mov	r3, r2
 80056b2:	011b      	lsls	r3, r3, #4
 80056b4:	1a9b      	subs	r3, r3, r2
 80056b6:	009b      	lsls	r3, r3, #2
 80056b8:	440b      	add	r3, r1
 80056ba:	331b      	adds	r3, #27
 80056bc:	2200      	movs	r2, #0
 80056be:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80056c0:	78fb      	ldrb	r3, [r7, #3]
 80056c2:	015a      	lsls	r2, r3, #5
 80056c4:	693b      	ldr	r3, [r7, #16]
 80056c6:	4413      	add	r3, r2
 80056c8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80056cc:	685b      	ldr	r3, [r3, #4]
 80056ce:	78fa      	ldrb	r2, [r7, #3]
 80056d0:	0151      	lsls	r1, r2, #5
 80056d2:	693a      	ldr	r2, [r7, #16]
 80056d4:	440a      	add	r2, r1
 80056d6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80056da:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80056de:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 80056e0:	78fb      	ldrb	r3, [r7, #3]
 80056e2:	015a      	lsls	r2, r3, #5
 80056e4:	693b      	ldr	r3, [r7, #16]
 80056e6:	4413      	add	r3, r2
 80056e8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80056ec:	461a      	mov	r2, r3
 80056ee:	2301      	movs	r3, #1
 80056f0:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 80056f2:	78fa      	ldrb	r2, [r7, #3]
 80056f4:	6879      	ldr	r1, [r7, #4]
 80056f6:	4613      	mov	r3, r2
 80056f8:	011b      	lsls	r3, r3, #4
 80056fa:	1a9b      	subs	r3, r3, r2
 80056fc:	009b      	lsls	r3, r3, #2
 80056fe:	440b      	add	r3, r1
 8005700:	334d      	adds	r3, #77	@ 0x4d
 8005702:	2201      	movs	r2, #1
 8005704:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	78fa      	ldrb	r2, [r7, #3]
 800570c:	4611      	mov	r1, r2
 800570e:	4618      	mov	r0, r3
 8005710:	f004 f890 	bl	8009834 <USB_HC_Halt>
 8005714:	e365      	b.n	8005de2 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	78fa      	ldrb	r2, [r7, #3]
 800571c:	4611      	mov	r1, r2
 800571e:	4618      	mov	r0, r3
 8005720:	f004 f80b 	bl	800973a <USB_ReadChInterrupts>
 8005724:	4603      	mov	r3, r0
 8005726:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800572a:	2b40      	cmp	r3, #64	@ 0x40
 800572c:	d139      	bne.n	80057a2 <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 800572e:	78fa      	ldrb	r2, [r7, #3]
 8005730:	6879      	ldr	r1, [r7, #4]
 8005732:	4613      	mov	r3, r2
 8005734:	011b      	lsls	r3, r3, #4
 8005736:	1a9b      	subs	r3, r3, r2
 8005738:	009b      	lsls	r3, r3, #2
 800573a:	440b      	add	r3, r1
 800573c:	334d      	adds	r3, #77	@ 0x4d
 800573e:	2205      	movs	r2, #5
 8005740:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8005742:	78fa      	ldrb	r2, [r7, #3]
 8005744:	6879      	ldr	r1, [r7, #4]
 8005746:	4613      	mov	r3, r2
 8005748:	011b      	lsls	r3, r3, #4
 800574a:	1a9b      	subs	r3, r3, r2
 800574c:	009b      	lsls	r3, r3, #2
 800574e:	440b      	add	r3, r1
 8005750:	331a      	adds	r3, #26
 8005752:	781b      	ldrb	r3, [r3, #0]
 8005754:	2b00      	cmp	r3, #0
 8005756:	d109      	bne.n	800576c <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8005758:	78fa      	ldrb	r2, [r7, #3]
 800575a:	6879      	ldr	r1, [r7, #4]
 800575c:	4613      	mov	r3, r2
 800575e:	011b      	lsls	r3, r3, #4
 8005760:	1a9b      	subs	r3, r3, r2
 8005762:	009b      	lsls	r3, r3, #2
 8005764:	440b      	add	r3, r1
 8005766:	3319      	adds	r3, #25
 8005768:	2201      	movs	r2, #1
 800576a:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 800576c:	78fa      	ldrb	r2, [r7, #3]
 800576e:	6879      	ldr	r1, [r7, #4]
 8005770:	4613      	mov	r3, r2
 8005772:	011b      	lsls	r3, r3, #4
 8005774:	1a9b      	subs	r3, r3, r2
 8005776:	009b      	lsls	r3, r3, #2
 8005778:	440b      	add	r3, r1
 800577a:	3344      	adds	r3, #68	@ 0x44
 800577c:	2200      	movs	r2, #0
 800577e:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	78fa      	ldrb	r2, [r7, #3]
 8005786:	4611      	mov	r1, r2
 8005788:	4618      	mov	r0, r3
 800578a:	f004 f853 	bl	8009834 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 800578e:	78fb      	ldrb	r3, [r7, #3]
 8005790:	015a      	lsls	r2, r3, #5
 8005792:	693b      	ldr	r3, [r7, #16]
 8005794:	4413      	add	r3, r2
 8005796:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800579a:	461a      	mov	r2, r3
 800579c:	2340      	movs	r3, #64	@ 0x40
 800579e:	6093      	str	r3, [r2, #8]
 80057a0:	e31f      	b.n	8005de2 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	78fa      	ldrb	r2, [r7, #3]
 80057a8:	4611      	mov	r1, r2
 80057aa:	4618      	mov	r0, r3
 80057ac:	f003 ffc5 	bl	800973a <USB_ReadChInterrupts>
 80057b0:	4603      	mov	r3, r0
 80057b2:	f003 0308 	and.w	r3, r3, #8
 80057b6:	2b08      	cmp	r3, #8
 80057b8:	d11a      	bne.n	80057f0 <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 80057ba:	78fb      	ldrb	r3, [r7, #3]
 80057bc:	015a      	lsls	r2, r3, #5
 80057be:	693b      	ldr	r3, [r7, #16]
 80057c0:	4413      	add	r3, r2
 80057c2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80057c6:	461a      	mov	r2, r3
 80057c8:	2308      	movs	r3, #8
 80057ca:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 80057cc:	78fa      	ldrb	r2, [r7, #3]
 80057ce:	6879      	ldr	r1, [r7, #4]
 80057d0:	4613      	mov	r3, r2
 80057d2:	011b      	lsls	r3, r3, #4
 80057d4:	1a9b      	subs	r3, r3, r2
 80057d6:	009b      	lsls	r3, r3, #2
 80057d8:	440b      	add	r3, r1
 80057da:	334d      	adds	r3, #77	@ 0x4d
 80057dc:	2206      	movs	r2, #6
 80057de:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	78fa      	ldrb	r2, [r7, #3]
 80057e6:	4611      	mov	r1, r2
 80057e8:	4618      	mov	r0, r3
 80057ea:	f004 f823 	bl	8009834 <USB_HC_Halt>
 80057ee:	e2f8      	b.n	8005de2 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	78fa      	ldrb	r2, [r7, #3]
 80057f6:	4611      	mov	r1, r2
 80057f8:	4618      	mov	r0, r3
 80057fa:	f003 ff9e 	bl	800973a <USB_ReadChInterrupts>
 80057fe:	4603      	mov	r3, r0
 8005800:	f003 0310 	and.w	r3, r3, #16
 8005804:	2b10      	cmp	r3, #16
 8005806:	d144      	bne.n	8005892 <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8005808:	78fa      	ldrb	r2, [r7, #3]
 800580a:	6879      	ldr	r1, [r7, #4]
 800580c:	4613      	mov	r3, r2
 800580e:	011b      	lsls	r3, r3, #4
 8005810:	1a9b      	subs	r3, r3, r2
 8005812:	009b      	lsls	r3, r3, #2
 8005814:	440b      	add	r3, r1
 8005816:	3344      	adds	r3, #68	@ 0x44
 8005818:	2200      	movs	r2, #0
 800581a:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 800581c:	78fa      	ldrb	r2, [r7, #3]
 800581e:	6879      	ldr	r1, [r7, #4]
 8005820:	4613      	mov	r3, r2
 8005822:	011b      	lsls	r3, r3, #4
 8005824:	1a9b      	subs	r3, r3, r2
 8005826:	009b      	lsls	r3, r3, #2
 8005828:	440b      	add	r3, r1
 800582a:	334d      	adds	r3, #77	@ 0x4d
 800582c:	2204      	movs	r2, #4
 800582e:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 8005830:	78fa      	ldrb	r2, [r7, #3]
 8005832:	6879      	ldr	r1, [r7, #4]
 8005834:	4613      	mov	r3, r2
 8005836:	011b      	lsls	r3, r3, #4
 8005838:	1a9b      	subs	r3, r3, r2
 800583a:	009b      	lsls	r3, r3, #2
 800583c:	440b      	add	r3, r1
 800583e:	3319      	adds	r3, #25
 8005840:	781b      	ldrb	r3, [r3, #0]
 8005842:	2b00      	cmp	r3, #0
 8005844:	d114      	bne.n	8005870 <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 8005846:	78fa      	ldrb	r2, [r7, #3]
 8005848:	6879      	ldr	r1, [r7, #4]
 800584a:	4613      	mov	r3, r2
 800584c:	011b      	lsls	r3, r3, #4
 800584e:	1a9b      	subs	r3, r3, r2
 8005850:	009b      	lsls	r3, r3, #2
 8005852:	440b      	add	r3, r1
 8005854:	3318      	adds	r3, #24
 8005856:	781b      	ldrb	r3, [r3, #0]
 8005858:	2b00      	cmp	r3, #0
 800585a:	d109      	bne.n	8005870 <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 800585c:	78fa      	ldrb	r2, [r7, #3]
 800585e:	6879      	ldr	r1, [r7, #4]
 8005860:	4613      	mov	r3, r2
 8005862:	011b      	lsls	r3, r3, #4
 8005864:	1a9b      	subs	r3, r3, r2
 8005866:	009b      	lsls	r3, r3, #2
 8005868:	440b      	add	r3, r1
 800586a:	3319      	adds	r3, #25
 800586c:	2201      	movs	r2, #1
 800586e:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	78fa      	ldrb	r2, [r7, #3]
 8005876:	4611      	mov	r1, r2
 8005878:	4618      	mov	r0, r3
 800587a:	f003 ffdb 	bl	8009834 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 800587e:	78fb      	ldrb	r3, [r7, #3]
 8005880:	015a      	lsls	r2, r3, #5
 8005882:	693b      	ldr	r3, [r7, #16]
 8005884:	4413      	add	r3, r2
 8005886:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800588a:	461a      	mov	r2, r3
 800588c:	2310      	movs	r3, #16
 800588e:	6093      	str	r3, [r2, #8]
 8005890:	e2a7      	b.n	8005de2 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	78fa      	ldrb	r2, [r7, #3]
 8005898:	4611      	mov	r1, r2
 800589a:	4618      	mov	r0, r3
 800589c:	f003 ff4d 	bl	800973a <USB_ReadChInterrupts>
 80058a0:	4603      	mov	r3, r0
 80058a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80058a6:	2b80      	cmp	r3, #128	@ 0x80
 80058a8:	f040 8083 	bne.w	80059b2 <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	799b      	ldrb	r3, [r3, #6]
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d111      	bne.n	80058d8 <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 80058b4:	78fa      	ldrb	r2, [r7, #3]
 80058b6:	6879      	ldr	r1, [r7, #4]
 80058b8:	4613      	mov	r3, r2
 80058ba:	011b      	lsls	r3, r3, #4
 80058bc:	1a9b      	subs	r3, r3, r2
 80058be:	009b      	lsls	r3, r3, #2
 80058c0:	440b      	add	r3, r1
 80058c2:	334d      	adds	r3, #77	@ 0x4d
 80058c4:	2207      	movs	r2, #7
 80058c6:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	78fa      	ldrb	r2, [r7, #3]
 80058ce:	4611      	mov	r1, r2
 80058d0:	4618      	mov	r0, r3
 80058d2:	f003 ffaf 	bl	8009834 <USB_HC_Halt>
 80058d6:	e062      	b.n	800599e <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 80058d8:	78fa      	ldrb	r2, [r7, #3]
 80058da:	6879      	ldr	r1, [r7, #4]
 80058dc:	4613      	mov	r3, r2
 80058de:	011b      	lsls	r3, r3, #4
 80058e0:	1a9b      	subs	r3, r3, r2
 80058e2:	009b      	lsls	r3, r3, #2
 80058e4:	440b      	add	r3, r1
 80058e6:	3344      	adds	r3, #68	@ 0x44
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	1c59      	adds	r1, r3, #1
 80058ec:	6878      	ldr	r0, [r7, #4]
 80058ee:	4613      	mov	r3, r2
 80058f0:	011b      	lsls	r3, r3, #4
 80058f2:	1a9b      	subs	r3, r3, r2
 80058f4:	009b      	lsls	r3, r3, #2
 80058f6:	4403      	add	r3, r0
 80058f8:	3344      	adds	r3, #68	@ 0x44
 80058fa:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80058fc:	78fa      	ldrb	r2, [r7, #3]
 80058fe:	6879      	ldr	r1, [r7, #4]
 8005900:	4613      	mov	r3, r2
 8005902:	011b      	lsls	r3, r3, #4
 8005904:	1a9b      	subs	r3, r3, r2
 8005906:	009b      	lsls	r3, r3, #2
 8005908:	440b      	add	r3, r1
 800590a:	3344      	adds	r3, #68	@ 0x44
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	2b02      	cmp	r3, #2
 8005910:	d922      	bls.n	8005958 <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8005912:	78fa      	ldrb	r2, [r7, #3]
 8005914:	6879      	ldr	r1, [r7, #4]
 8005916:	4613      	mov	r3, r2
 8005918:	011b      	lsls	r3, r3, #4
 800591a:	1a9b      	subs	r3, r3, r2
 800591c:	009b      	lsls	r3, r3, #2
 800591e:	440b      	add	r3, r1
 8005920:	3344      	adds	r3, #68	@ 0x44
 8005922:	2200      	movs	r2, #0
 8005924:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8005926:	78fa      	ldrb	r2, [r7, #3]
 8005928:	6879      	ldr	r1, [r7, #4]
 800592a:	4613      	mov	r3, r2
 800592c:	011b      	lsls	r3, r3, #4
 800592e:	1a9b      	subs	r3, r3, r2
 8005930:	009b      	lsls	r3, r3, #2
 8005932:	440b      	add	r3, r1
 8005934:	334c      	adds	r3, #76	@ 0x4c
 8005936:	2204      	movs	r2, #4
 8005938:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 800593a:	78fa      	ldrb	r2, [r7, #3]
 800593c:	6879      	ldr	r1, [r7, #4]
 800593e:	4613      	mov	r3, r2
 8005940:	011b      	lsls	r3, r3, #4
 8005942:	1a9b      	subs	r3, r3, r2
 8005944:	009b      	lsls	r3, r3, #2
 8005946:	440b      	add	r3, r1
 8005948:	334c      	adds	r3, #76	@ 0x4c
 800594a:	781a      	ldrb	r2, [r3, #0]
 800594c:	78fb      	ldrb	r3, [r7, #3]
 800594e:	4619      	mov	r1, r3
 8005950:	6878      	ldr	r0, [r7, #4]
 8005952:	f007 fab9 	bl	800cec8 <HAL_HCD_HC_NotifyURBChange_Callback>
 8005956:	e022      	b.n	800599e <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8005958:	78fa      	ldrb	r2, [r7, #3]
 800595a:	6879      	ldr	r1, [r7, #4]
 800595c:	4613      	mov	r3, r2
 800595e:	011b      	lsls	r3, r3, #4
 8005960:	1a9b      	subs	r3, r3, r2
 8005962:	009b      	lsls	r3, r3, #2
 8005964:	440b      	add	r3, r1
 8005966:	334c      	adds	r3, #76	@ 0x4c
 8005968:	2202      	movs	r2, #2
 800596a:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 800596c:	78fb      	ldrb	r3, [r7, #3]
 800596e:	015a      	lsls	r2, r3, #5
 8005970:	693b      	ldr	r3, [r7, #16]
 8005972:	4413      	add	r3, r2
 8005974:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8005982:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800598a:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 800598c:	78fb      	ldrb	r3, [r7, #3]
 800598e:	015a      	lsls	r2, r3, #5
 8005990:	693b      	ldr	r3, [r7, #16]
 8005992:	4413      	add	r3, r2
 8005994:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005998:	461a      	mov	r2, r3
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 800599e:	78fb      	ldrb	r3, [r7, #3]
 80059a0:	015a      	lsls	r2, r3, #5
 80059a2:	693b      	ldr	r3, [r7, #16]
 80059a4:	4413      	add	r3, r2
 80059a6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80059aa:	461a      	mov	r2, r3
 80059ac:	2380      	movs	r3, #128	@ 0x80
 80059ae:	6093      	str	r3, [r2, #8]
 80059b0:	e217      	b.n	8005de2 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	78fa      	ldrb	r2, [r7, #3]
 80059b8:	4611      	mov	r1, r2
 80059ba:	4618      	mov	r0, r3
 80059bc:	f003 febd 	bl	800973a <USB_ReadChInterrupts>
 80059c0:	4603      	mov	r3, r0
 80059c2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80059c6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80059ca:	d11b      	bne.n	8005a04 <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 80059cc:	78fa      	ldrb	r2, [r7, #3]
 80059ce:	6879      	ldr	r1, [r7, #4]
 80059d0:	4613      	mov	r3, r2
 80059d2:	011b      	lsls	r3, r3, #4
 80059d4:	1a9b      	subs	r3, r3, r2
 80059d6:	009b      	lsls	r3, r3, #2
 80059d8:	440b      	add	r3, r1
 80059da:	334d      	adds	r3, #77	@ 0x4d
 80059dc:	2209      	movs	r2, #9
 80059de:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	78fa      	ldrb	r2, [r7, #3]
 80059e6:	4611      	mov	r1, r2
 80059e8:	4618      	mov	r0, r3
 80059ea:	f003 ff23 	bl	8009834 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 80059ee:	78fb      	ldrb	r3, [r7, #3]
 80059f0:	015a      	lsls	r2, r3, #5
 80059f2:	693b      	ldr	r3, [r7, #16]
 80059f4:	4413      	add	r3, r2
 80059f6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80059fa:	461a      	mov	r2, r3
 80059fc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005a00:	6093      	str	r3, [r2, #8]
 8005a02:	e1ee      	b.n	8005de2 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	78fa      	ldrb	r2, [r7, #3]
 8005a0a:	4611      	mov	r1, r2
 8005a0c:	4618      	mov	r0, r3
 8005a0e:	f003 fe94 	bl	800973a <USB_ReadChInterrupts>
 8005a12:	4603      	mov	r3, r0
 8005a14:	f003 0302 	and.w	r3, r3, #2
 8005a18:	2b02      	cmp	r3, #2
 8005a1a:	f040 81df 	bne.w	8005ddc <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8005a1e:	78fb      	ldrb	r3, [r7, #3]
 8005a20:	015a      	lsls	r2, r3, #5
 8005a22:	693b      	ldr	r3, [r7, #16]
 8005a24:	4413      	add	r3, r2
 8005a26:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005a2a:	461a      	mov	r2, r3
 8005a2c:	2302      	movs	r3, #2
 8005a2e:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8005a30:	78fa      	ldrb	r2, [r7, #3]
 8005a32:	6879      	ldr	r1, [r7, #4]
 8005a34:	4613      	mov	r3, r2
 8005a36:	011b      	lsls	r3, r3, #4
 8005a38:	1a9b      	subs	r3, r3, r2
 8005a3a:	009b      	lsls	r3, r3, #2
 8005a3c:	440b      	add	r3, r1
 8005a3e:	334d      	adds	r3, #77	@ 0x4d
 8005a40:	781b      	ldrb	r3, [r3, #0]
 8005a42:	2b01      	cmp	r3, #1
 8005a44:	f040 8093 	bne.w	8005b6e <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005a48:	78fa      	ldrb	r2, [r7, #3]
 8005a4a:	6879      	ldr	r1, [r7, #4]
 8005a4c:	4613      	mov	r3, r2
 8005a4e:	011b      	lsls	r3, r3, #4
 8005a50:	1a9b      	subs	r3, r3, r2
 8005a52:	009b      	lsls	r3, r3, #2
 8005a54:	440b      	add	r3, r1
 8005a56:	334d      	adds	r3, #77	@ 0x4d
 8005a58:	2202      	movs	r2, #2
 8005a5a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8005a5c:	78fa      	ldrb	r2, [r7, #3]
 8005a5e:	6879      	ldr	r1, [r7, #4]
 8005a60:	4613      	mov	r3, r2
 8005a62:	011b      	lsls	r3, r3, #4
 8005a64:	1a9b      	subs	r3, r3, r2
 8005a66:	009b      	lsls	r3, r3, #2
 8005a68:	440b      	add	r3, r1
 8005a6a:	334c      	adds	r3, #76	@ 0x4c
 8005a6c:	2201      	movs	r2, #1
 8005a6e:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8005a70:	78fa      	ldrb	r2, [r7, #3]
 8005a72:	6879      	ldr	r1, [r7, #4]
 8005a74:	4613      	mov	r3, r2
 8005a76:	011b      	lsls	r3, r3, #4
 8005a78:	1a9b      	subs	r3, r3, r2
 8005a7a:	009b      	lsls	r3, r3, #2
 8005a7c:	440b      	add	r3, r1
 8005a7e:	3326      	adds	r3, #38	@ 0x26
 8005a80:	781b      	ldrb	r3, [r3, #0]
 8005a82:	2b02      	cmp	r3, #2
 8005a84:	d00b      	beq.n	8005a9e <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 8005a86:	78fa      	ldrb	r2, [r7, #3]
 8005a88:	6879      	ldr	r1, [r7, #4]
 8005a8a:	4613      	mov	r3, r2
 8005a8c:	011b      	lsls	r3, r3, #4
 8005a8e:	1a9b      	subs	r3, r3, r2
 8005a90:	009b      	lsls	r3, r3, #2
 8005a92:	440b      	add	r3, r1
 8005a94:	3326      	adds	r3, #38	@ 0x26
 8005a96:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8005a98:	2b03      	cmp	r3, #3
 8005a9a:	f040 8190 	bne.w	8005dbe <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	799b      	ldrb	r3, [r3, #6]
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d115      	bne.n	8005ad2 <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 8005aa6:	78fa      	ldrb	r2, [r7, #3]
 8005aa8:	6879      	ldr	r1, [r7, #4]
 8005aaa:	4613      	mov	r3, r2
 8005aac:	011b      	lsls	r3, r3, #4
 8005aae:	1a9b      	subs	r3, r3, r2
 8005ab0:	009b      	lsls	r3, r3, #2
 8005ab2:	440b      	add	r3, r1
 8005ab4:	333d      	adds	r3, #61	@ 0x3d
 8005ab6:	781b      	ldrb	r3, [r3, #0]
 8005ab8:	78fa      	ldrb	r2, [r7, #3]
 8005aba:	f083 0301 	eor.w	r3, r3, #1
 8005abe:	b2d8      	uxtb	r0, r3
 8005ac0:	6879      	ldr	r1, [r7, #4]
 8005ac2:	4613      	mov	r3, r2
 8005ac4:	011b      	lsls	r3, r3, #4
 8005ac6:	1a9b      	subs	r3, r3, r2
 8005ac8:	009b      	lsls	r3, r3, #2
 8005aca:	440b      	add	r3, r1
 8005acc:	333d      	adds	r3, #61	@ 0x3d
 8005ace:	4602      	mov	r2, r0
 8005ad0:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	799b      	ldrb	r3, [r3, #6]
 8005ad6:	2b01      	cmp	r3, #1
 8005ad8:	f040 8171 	bne.w	8005dbe <HCD_HC_OUT_IRQHandler+0x954>
 8005adc:	78fa      	ldrb	r2, [r7, #3]
 8005ade:	6879      	ldr	r1, [r7, #4]
 8005ae0:	4613      	mov	r3, r2
 8005ae2:	011b      	lsls	r3, r3, #4
 8005ae4:	1a9b      	subs	r3, r3, r2
 8005ae6:	009b      	lsls	r3, r3, #2
 8005ae8:	440b      	add	r3, r1
 8005aea:	3334      	adds	r3, #52	@ 0x34
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	f000 8165 	beq.w	8005dbe <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 8005af4:	78fa      	ldrb	r2, [r7, #3]
 8005af6:	6879      	ldr	r1, [r7, #4]
 8005af8:	4613      	mov	r3, r2
 8005afa:	011b      	lsls	r3, r3, #4
 8005afc:	1a9b      	subs	r3, r3, r2
 8005afe:	009b      	lsls	r3, r3, #2
 8005b00:	440b      	add	r3, r1
 8005b02:	3334      	adds	r3, #52	@ 0x34
 8005b04:	6819      	ldr	r1, [r3, #0]
 8005b06:	78fa      	ldrb	r2, [r7, #3]
 8005b08:	6878      	ldr	r0, [r7, #4]
 8005b0a:	4613      	mov	r3, r2
 8005b0c:	011b      	lsls	r3, r3, #4
 8005b0e:	1a9b      	subs	r3, r3, r2
 8005b10:	009b      	lsls	r3, r3, #2
 8005b12:	4403      	add	r3, r0
 8005b14:	3328      	adds	r3, #40	@ 0x28
 8005b16:	881b      	ldrh	r3, [r3, #0]
 8005b18:	440b      	add	r3, r1
 8005b1a:	1e59      	subs	r1, r3, #1
 8005b1c:	78fa      	ldrb	r2, [r7, #3]
 8005b1e:	6878      	ldr	r0, [r7, #4]
 8005b20:	4613      	mov	r3, r2
 8005b22:	011b      	lsls	r3, r3, #4
 8005b24:	1a9b      	subs	r3, r3, r2
 8005b26:	009b      	lsls	r3, r3, #2
 8005b28:	4403      	add	r3, r0
 8005b2a:	3328      	adds	r3, #40	@ 0x28
 8005b2c:	881b      	ldrh	r3, [r3, #0]
 8005b2e:	fbb1 f3f3 	udiv	r3, r1, r3
 8005b32:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 8005b34:	68bb      	ldr	r3, [r7, #8]
 8005b36:	f003 0301 	and.w	r3, r3, #1
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	f000 813f 	beq.w	8005dbe <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 8005b40:	78fa      	ldrb	r2, [r7, #3]
 8005b42:	6879      	ldr	r1, [r7, #4]
 8005b44:	4613      	mov	r3, r2
 8005b46:	011b      	lsls	r3, r3, #4
 8005b48:	1a9b      	subs	r3, r3, r2
 8005b4a:	009b      	lsls	r3, r3, #2
 8005b4c:	440b      	add	r3, r1
 8005b4e:	333d      	adds	r3, #61	@ 0x3d
 8005b50:	781b      	ldrb	r3, [r3, #0]
 8005b52:	78fa      	ldrb	r2, [r7, #3]
 8005b54:	f083 0301 	eor.w	r3, r3, #1
 8005b58:	b2d8      	uxtb	r0, r3
 8005b5a:	6879      	ldr	r1, [r7, #4]
 8005b5c:	4613      	mov	r3, r2
 8005b5e:	011b      	lsls	r3, r3, #4
 8005b60:	1a9b      	subs	r3, r3, r2
 8005b62:	009b      	lsls	r3, r3, #2
 8005b64:	440b      	add	r3, r1
 8005b66:	333d      	adds	r3, #61	@ 0x3d
 8005b68:	4602      	mov	r2, r0
 8005b6a:	701a      	strb	r2, [r3, #0]
 8005b6c:	e127      	b.n	8005dbe <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8005b6e:	78fa      	ldrb	r2, [r7, #3]
 8005b70:	6879      	ldr	r1, [r7, #4]
 8005b72:	4613      	mov	r3, r2
 8005b74:	011b      	lsls	r3, r3, #4
 8005b76:	1a9b      	subs	r3, r3, r2
 8005b78:	009b      	lsls	r3, r3, #2
 8005b7a:	440b      	add	r3, r1
 8005b7c:	334d      	adds	r3, #77	@ 0x4d
 8005b7e:	781b      	ldrb	r3, [r3, #0]
 8005b80:	2b03      	cmp	r3, #3
 8005b82:	d120      	bne.n	8005bc6 <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005b84:	78fa      	ldrb	r2, [r7, #3]
 8005b86:	6879      	ldr	r1, [r7, #4]
 8005b88:	4613      	mov	r3, r2
 8005b8a:	011b      	lsls	r3, r3, #4
 8005b8c:	1a9b      	subs	r3, r3, r2
 8005b8e:	009b      	lsls	r3, r3, #2
 8005b90:	440b      	add	r3, r1
 8005b92:	334d      	adds	r3, #77	@ 0x4d
 8005b94:	2202      	movs	r2, #2
 8005b96:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8005b98:	78fa      	ldrb	r2, [r7, #3]
 8005b9a:	6879      	ldr	r1, [r7, #4]
 8005b9c:	4613      	mov	r3, r2
 8005b9e:	011b      	lsls	r3, r3, #4
 8005ba0:	1a9b      	subs	r3, r3, r2
 8005ba2:	009b      	lsls	r3, r3, #2
 8005ba4:	440b      	add	r3, r1
 8005ba6:	331b      	adds	r3, #27
 8005ba8:	781b      	ldrb	r3, [r3, #0]
 8005baa:	2b01      	cmp	r3, #1
 8005bac:	f040 8107 	bne.w	8005dbe <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8005bb0:	78fa      	ldrb	r2, [r7, #3]
 8005bb2:	6879      	ldr	r1, [r7, #4]
 8005bb4:	4613      	mov	r3, r2
 8005bb6:	011b      	lsls	r3, r3, #4
 8005bb8:	1a9b      	subs	r3, r3, r2
 8005bba:	009b      	lsls	r3, r3, #2
 8005bbc:	440b      	add	r3, r1
 8005bbe:	334c      	adds	r3, #76	@ 0x4c
 8005bc0:	2202      	movs	r2, #2
 8005bc2:	701a      	strb	r2, [r3, #0]
 8005bc4:	e0fb      	b.n	8005dbe <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8005bc6:	78fa      	ldrb	r2, [r7, #3]
 8005bc8:	6879      	ldr	r1, [r7, #4]
 8005bca:	4613      	mov	r3, r2
 8005bcc:	011b      	lsls	r3, r3, #4
 8005bce:	1a9b      	subs	r3, r3, r2
 8005bd0:	009b      	lsls	r3, r3, #2
 8005bd2:	440b      	add	r3, r1
 8005bd4:	334d      	adds	r3, #77	@ 0x4d
 8005bd6:	781b      	ldrb	r3, [r3, #0]
 8005bd8:	2b04      	cmp	r3, #4
 8005bda:	d13a      	bne.n	8005c52 <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005bdc:	78fa      	ldrb	r2, [r7, #3]
 8005bde:	6879      	ldr	r1, [r7, #4]
 8005be0:	4613      	mov	r3, r2
 8005be2:	011b      	lsls	r3, r3, #4
 8005be4:	1a9b      	subs	r3, r3, r2
 8005be6:	009b      	lsls	r3, r3, #2
 8005be8:	440b      	add	r3, r1
 8005bea:	334d      	adds	r3, #77	@ 0x4d
 8005bec:	2202      	movs	r2, #2
 8005bee:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8005bf0:	78fa      	ldrb	r2, [r7, #3]
 8005bf2:	6879      	ldr	r1, [r7, #4]
 8005bf4:	4613      	mov	r3, r2
 8005bf6:	011b      	lsls	r3, r3, #4
 8005bf8:	1a9b      	subs	r3, r3, r2
 8005bfa:	009b      	lsls	r3, r3, #2
 8005bfc:	440b      	add	r3, r1
 8005bfe:	334c      	adds	r3, #76	@ 0x4c
 8005c00:	2202      	movs	r2, #2
 8005c02:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8005c04:	78fa      	ldrb	r2, [r7, #3]
 8005c06:	6879      	ldr	r1, [r7, #4]
 8005c08:	4613      	mov	r3, r2
 8005c0a:	011b      	lsls	r3, r3, #4
 8005c0c:	1a9b      	subs	r3, r3, r2
 8005c0e:	009b      	lsls	r3, r3, #2
 8005c10:	440b      	add	r3, r1
 8005c12:	331b      	adds	r3, #27
 8005c14:	781b      	ldrb	r3, [r3, #0]
 8005c16:	2b01      	cmp	r3, #1
 8005c18:	f040 80d1 	bne.w	8005dbe <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 8005c1c:	78fa      	ldrb	r2, [r7, #3]
 8005c1e:	6879      	ldr	r1, [r7, #4]
 8005c20:	4613      	mov	r3, r2
 8005c22:	011b      	lsls	r3, r3, #4
 8005c24:	1a9b      	subs	r3, r3, r2
 8005c26:	009b      	lsls	r3, r3, #2
 8005c28:	440b      	add	r3, r1
 8005c2a:	331b      	adds	r3, #27
 8005c2c:	2200      	movs	r2, #0
 8005c2e:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8005c30:	78fb      	ldrb	r3, [r7, #3]
 8005c32:	015a      	lsls	r2, r3, #5
 8005c34:	693b      	ldr	r3, [r7, #16]
 8005c36:	4413      	add	r3, r2
 8005c38:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005c3c:	685b      	ldr	r3, [r3, #4]
 8005c3e:	78fa      	ldrb	r2, [r7, #3]
 8005c40:	0151      	lsls	r1, r2, #5
 8005c42:	693a      	ldr	r2, [r7, #16]
 8005c44:	440a      	add	r2, r1
 8005c46:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005c4a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005c4e:	6053      	str	r3, [r2, #4]
 8005c50:	e0b5      	b.n	8005dbe <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8005c52:	78fa      	ldrb	r2, [r7, #3]
 8005c54:	6879      	ldr	r1, [r7, #4]
 8005c56:	4613      	mov	r3, r2
 8005c58:	011b      	lsls	r3, r3, #4
 8005c5a:	1a9b      	subs	r3, r3, r2
 8005c5c:	009b      	lsls	r3, r3, #2
 8005c5e:	440b      	add	r3, r1
 8005c60:	334d      	adds	r3, #77	@ 0x4d
 8005c62:	781b      	ldrb	r3, [r3, #0]
 8005c64:	2b05      	cmp	r3, #5
 8005c66:	d114      	bne.n	8005c92 <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005c68:	78fa      	ldrb	r2, [r7, #3]
 8005c6a:	6879      	ldr	r1, [r7, #4]
 8005c6c:	4613      	mov	r3, r2
 8005c6e:	011b      	lsls	r3, r3, #4
 8005c70:	1a9b      	subs	r3, r3, r2
 8005c72:	009b      	lsls	r3, r3, #2
 8005c74:	440b      	add	r3, r1
 8005c76:	334d      	adds	r3, #77	@ 0x4d
 8005c78:	2202      	movs	r2, #2
 8005c7a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 8005c7c:	78fa      	ldrb	r2, [r7, #3]
 8005c7e:	6879      	ldr	r1, [r7, #4]
 8005c80:	4613      	mov	r3, r2
 8005c82:	011b      	lsls	r3, r3, #4
 8005c84:	1a9b      	subs	r3, r3, r2
 8005c86:	009b      	lsls	r3, r3, #2
 8005c88:	440b      	add	r3, r1
 8005c8a:	334c      	adds	r3, #76	@ 0x4c
 8005c8c:	2202      	movs	r2, #2
 8005c8e:	701a      	strb	r2, [r3, #0]
 8005c90:	e095      	b.n	8005dbe <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8005c92:	78fa      	ldrb	r2, [r7, #3]
 8005c94:	6879      	ldr	r1, [r7, #4]
 8005c96:	4613      	mov	r3, r2
 8005c98:	011b      	lsls	r3, r3, #4
 8005c9a:	1a9b      	subs	r3, r3, r2
 8005c9c:	009b      	lsls	r3, r3, #2
 8005c9e:	440b      	add	r3, r1
 8005ca0:	334d      	adds	r3, #77	@ 0x4d
 8005ca2:	781b      	ldrb	r3, [r3, #0]
 8005ca4:	2b06      	cmp	r3, #6
 8005ca6:	d114      	bne.n	8005cd2 <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005ca8:	78fa      	ldrb	r2, [r7, #3]
 8005caa:	6879      	ldr	r1, [r7, #4]
 8005cac:	4613      	mov	r3, r2
 8005cae:	011b      	lsls	r3, r3, #4
 8005cb0:	1a9b      	subs	r3, r3, r2
 8005cb2:	009b      	lsls	r3, r3, #2
 8005cb4:	440b      	add	r3, r1
 8005cb6:	334d      	adds	r3, #77	@ 0x4d
 8005cb8:	2202      	movs	r2, #2
 8005cba:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 8005cbc:	78fa      	ldrb	r2, [r7, #3]
 8005cbe:	6879      	ldr	r1, [r7, #4]
 8005cc0:	4613      	mov	r3, r2
 8005cc2:	011b      	lsls	r3, r3, #4
 8005cc4:	1a9b      	subs	r3, r3, r2
 8005cc6:	009b      	lsls	r3, r3, #2
 8005cc8:	440b      	add	r3, r1
 8005cca:	334c      	adds	r3, #76	@ 0x4c
 8005ccc:	2205      	movs	r2, #5
 8005cce:	701a      	strb	r2, [r3, #0]
 8005cd0:	e075      	b.n	8005dbe <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8005cd2:	78fa      	ldrb	r2, [r7, #3]
 8005cd4:	6879      	ldr	r1, [r7, #4]
 8005cd6:	4613      	mov	r3, r2
 8005cd8:	011b      	lsls	r3, r3, #4
 8005cda:	1a9b      	subs	r3, r3, r2
 8005cdc:	009b      	lsls	r3, r3, #2
 8005cde:	440b      	add	r3, r1
 8005ce0:	334d      	adds	r3, #77	@ 0x4d
 8005ce2:	781b      	ldrb	r3, [r3, #0]
 8005ce4:	2b07      	cmp	r3, #7
 8005ce6:	d00a      	beq.n	8005cfe <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8005ce8:	78fa      	ldrb	r2, [r7, #3]
 8005cea:	6879      	ldr	r1, [r7, #4]
 8005cec:	4613      	mov	r3, r2
 8005cee:	011b      	lsls	r3, r3, #4
 8005cf0:	1a9b      	subs	r3, r3, r2
 8005cf2:	009b      	lsls	r3, r3, #2
 8005cf4:	440b      	add	r3, r1
 8005cf6:	334d      	adds	r3, #77	@ 0x4d
 8005cf8:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8005cfa:	2b09      	cmp	r3, #9
 8005cfc:	d170      	bne.n	8005de0 <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005cfe:	78fa      	ldrb	r2, [r7, #3]
 8005d00:	6879      	ldr	r1, [r7, #4]
 8005d02:	4613      	mov	r3, r2
 8005d04:	011b      	lsls	r3, r3, #4
 8005d06:	1a9b      	subs	r3, r3, r2
 8005d08:	009b      	lsls	r3, r3, #2
 8005d0a:	440b      	add	r3, r1
 8005d0c:	334d      	adds	r3, #77	@ 0x4d
 8005d0e:	2202      	movs	r2, #2
 8005d10:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8005d12:	78fa      	ldrb	r2, [r7, #3]
 8005d14:	6879      	ldr	r1, [r7, #4]
 8005d16:	4613      	mov	r3, r2
 8005d18:	011b      	lsls	r3, r3, #4
 8005d1a:	1a9b      	subs	r3, r3, r2
 8005d1c:	009b      	lsls	r3, r3, #2
 8005d1e:	440b      	add	r3, r1
 8005d20:	3344      	adds	r3, #68	@ 0x44
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	1c59      	adds	r1, r3, #1
 8005d26:	6878      	ldr	r0, [r7, #4]
 8005d28:	4613      	mov	r3, r2
 8005d2a:	011b      	lsls	r3, r3, #4
 8005d2c:	1a9b      	subs	r3, r3, r2
 8005d2e:	009b      	lsls	r3, r3, #2
 8005d30:	4403      	add	r3, r0
 8005d32:	3344      	adds	r3, #68	@ 0x44
 8005d34:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8005d36:	78fa      	ldrb	r2, [r7, #3]
 8005d38:	6879      	ldr	r1, [r7, #4]
 8005d3a:	4613      	mov	r3, r2
 8005d3c:	011b      	lsls	r3, r3, #4
 8005d3e:	1a9b      	subs	r3, r3, r2
 8005d40:	009b      	lsls	r3, r3, #2
 8005d42:	440b      	add	r3, r1
 8005d44:	3344      	adds	r3, #68	@ 0x44
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	2b02      	cmp	r3, #2
 8005d4a:	d914      	bls.n	8005d76 <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8005d4c:	78fa      	ldrb	r2, [r7, #3]
 8005d4e:	6879      	ldr	r1, [r7, #4]
 8005d50:	4613      	mov	r3, r2
 8005d52:	011b      	lsls	r3, r3, #4
 8005d54:	1a9b      	subs	r3, r3, r2
 8005d56:	009b      	lsls	r3, r3, #2
 8005d58:	440b      	add	r3, r1
 8005d5a:	3344      	adds	r3, #68	@ 0x44
 8005d5c:	2200      	movs	r2, #0
 8005d5e:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8005d60:	78fa      	ldrb	r2, [r7, #3]
 8005d62:	6879      	ldr	r1, [r7, #4]
 8005d64:	4613      	mov	r3, r2
 8005d66:	011b      	lsls	r3, r3, #4
 8005d68:	1a9b      	subs	r3, r3, r2
 8005d6a:	009b      	lsls	r3, r3, #2
 8005d6c:	440b      	add	r3, r1
 8005d6e:	334c      	adds	r3, #76	@ 0x4c
 8005d70:	2204      	movs	r2, #4
 8005d72:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8005d74:	e022      	b.n	8005dbc <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8005d76:	78fa      	ldrb	r2, [r7, #3]
 8005d78:	6879      	ldr	r1, [r7, #4]
 8005d7a:	4613      	mov	r3, r2
 8005d7c:	011b      	lsls	r3, r3, #4
 8005d7e:	1a9b      	subs	r3, r3, r2
 8005d80:	009b      	lsls	r3, r3, #2
 8005d82:	440b      	add	r3, r1
 8005d84:	334c      	adds	r3, #76	@ 0x4c
 8005d86:	2202      	movs	r2, #2
 8005d88:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8005d8a:	78fb      	ldrb	r3, [r7, #3]
 8005d8c:	015a      	lsls	r2, r3, #5
 8005d8e:	693b      	ldr	r3, [r7, #16]
 8005d90:	4413      	add	r3, r2
 8005d92:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8005da0:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005da8:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8005daa:	78fb      	ldrb	r3, [r7, #3]
 8005dac:	015a      	lsls	r2, r3, #5
 8005dae:	693b      	ldr	r3, [r7, #16]
 8005db0:	4413      	add	r3, r2
 8005db2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005db6:	461a      	mov	r2, r3
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8005dbc:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8005dbe:	78fa      	ldrb	r2, [r7, #3]
 8005dc0:	6879      	ldr	r1, [r7, #4]
 8005dc2:	4613      	mov	r3, r2
 8005dc4:	011b      	lsls	r3, r3, #4
 8005dc6:	1a9b      	subs	r3, r3, r2
 8005dc8:	009b      	lsls	r3, r3, #2
 8005dca:	440b      	add	r3, r1
 8005dcc:	334c      	adds	r3, #76	@ 0x4c
 8005dce:	781a      	ldrb	r2, [r3, #0]
 8005dd0:	78fb      	ldrb	r3, [r7, #3]
 8005dd2:	4619      	mov	r1, r3
 8005dd4:	6878      	ldr	r0, [r7, #4]
 8005dd6:	f007 f877 	bl	800cec8 <HAL_HCD_HC_NotifyURBChange_Callback>
 8005dda:	e002      	b.n	8005de2 <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 8005ddc:	bf00      	nop
 8005dde:	e000      	b.n	8005de2 <HCD_HC_OUT_IRQHandler+0x978>
      return;
 8005de0:	bf00      	nop
  }
}
 8005de2:	3718      	adds	r7, #24
 8005de4:	46bd      	mov	sp, r7
 8005de6:	bd80      	pop	{r7, pc}

08005de8 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8005de8:	b580      	push	{r7, lr}
 8005dea:	b08a      	sub	sp, #40	@ 0x28
 8005dec:	af00      	add	r7, sp, #0
 8005dee:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005df6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005df8:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	6a1b      	ldr	r3, [r3, #32]
 8005e00:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8005e02:	69fb      	ldr	r3, [r7, #28]
 8005e04:	f003 030f 	and.w	r3, r3, #15
 8005e08:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8005e0a:	69fb      	ldr	r3, [r7, #28]
 8005e0c:	0c5b      	lsrs	r3, r3, #17
 8005e0e:	f003 030f 	and.w	r3, r3, #15
 8005e12:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005e14:	69fb      	ldr	r3, [r7, #28]
 8005e16:	091b      	lsrs	r3, r3, #4
 8005e18:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005e1c:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8005e1e:	697b      	ldr	r3, [r7, #20]
 8005e20:	2b02      	cmp	r3, #2
 8005e22:	d004      	beq.n	8005e2e <HCD_RXQLVL_IRQHandler+0x46>
 8005e24:	697b      	ldr	r3, [r7, #20]
 8005e26:	2b05      	cmp	r3, #5
 8005e28:	f000 80b6 	beq.w	8005f98 <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8005e2c:	e0b7      	b.n	8005f9e <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 8005e2e:	693b      	ldr	r3, [r7, #16]
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	f000 80b3 	beq.w	8005f9c <HCD_RXQLVL_IRQHandler+0x1b4>
 8005e36:	6879      	ldr	r1, [r7, #4]
 8005e38:	69ba      	ldr	r2, [r7, #24]
 8005e3a:	4613      	mov	r3, r2
 8005e3c:	011b      	lsls	r3, r3, #4
 8005e3e:	1a9b      	subs	r3, r3, r2
 8005e40:	009b      	lsls	r3, r3, #2
 8005e42:	440b      	add	r3, r1
 8005e44:	332c      	adds	r3, #44	@ 0x2c
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	f000 80a7 	beq.w	8005f9c <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 8005e4e:	6879      	ldr	r1, [r7, #4]
 8005e50:	69ba      	ldr	r2, [r7, #24]
 8005e52:	4613      	mov	r3, r2
 8005e54:	011b      	lsls	r3, r3, #4
 8005e56:	1a9b      	subs	r3, r3, r2
 8005e58:	009b      	lsls	r3, r3, #2
 8005e5a:	440b      	add	r3, r1
 8005e5c:	3338      	adds	r3, #56	@ 0x38
 8005e5e:	681a      	ldr	r2, [r3, #0]
 8005e60:	693b      	ldr	r3, [r7, #16]
 8005e62:	18d1      	adds	r1, r2, r3
 8005e64:	6878      	ldr	r0, [r7, #4]
 8005e66:	69ba      	ldr	r2, [r7, #24]
 8005e68:	4613      	mov	r3, r2
 8005e6a:	011b      	lsls	r3, r3, #4
 8005e6c:	1a9b      	subs	r3, r3, r2
 8005e6e:	009b      	lsls	r3, r3, #2
 8005e70:	4403      	add	r3, r0
 8005e72:	3334      	adds	r3, #52	@ 0x34
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	4299      	cmp	r1, r3
 8005e78:	f200 8083 	bhi.w	8005f82 <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	6818      	ldr	r0, [r3, #0]
 8005e80:	6879      	ldr	r1, [r7, #4]
 8005e82:	69ba      	ldr	r2, [r7, #24]
 8005e84:	4613      	mov	r3, r2
 8005e86:	011b      	lsls	r3, r3, #4
 8005e88:	1a9b      	subs	r3, r3, r2
 8005e8a:	009b      	lsls	r3, r3, #2
 8005e8c:	440b      	add	r3, r1
 8005e8e:	332c      	adds	r3, #44	@ 0x2c
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	693a      	ldr	r2, [r7, #16]
 8005e94:	b292      	uxth	r2, r2
 8005e96:	4619      	mov	r1, r3
 8005e98:	f003 fbe4 	bl	8009664 <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 8005e9c:	6879      	ldr	r1, [r7, #4]
 8005e9e:	69ba      	ldr	r2, [r7, #24]
 8005ea0:	4613      	mov	r3, r2
 8005ea2:	011b      	lsls	r3, r3, #4
 8005ea4:	1a9b      	subs	r3, r3, r2
 8005ea6:	009b      	lsls	r3, r3, #2
 8005ea8:	440b      	add	r3, r1
 8005eaa:	332c      	adds	r3, #44	@ 0x2c
 8005eac:	681a      	ldr	r2, [r3, #0]
 8005eae:	693b      	ldr	r3, [r7, #16]
 8005eb0:	18d1      	adds	r1, r2, r3
 8005eb2:	6878      	ldr	r0, [r7, #4]
 8005eb4:	69ba      	ldr	r2, [r7, #24]
 8005eb6:	4613      	mov	r3, r2
 8005eb8:	011b      	lsls	r3, r3, #4
 8005eba:	1a9b      	subs	r3, r3, r2
 8005ebc:	009b      	lsls	r3, r3, #2
 8005ebe:	4403      	add	r3, r0
 8005ec0:	332c      	adds	r3, #44	@ 0x2c
 8005ec2:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 8005ec4:	6879      	ldr	r1, [r7, #4]
 8005ec6:	69ba      	ldr	r2, [r7, #24]
 8005ec8:	4613      	mov	r3, r2
 8005eca:	011b      	lsls	r3, r3, #4
 8005ecc:	1a9b      	subs	r3, r3, r2
 8005ece:	009b      	lsls	r3, r3, #2
 8005ed0:	440b      	add	r3, r1
 8005ed2:	3338      	adds	r3, #56	@ 0x38
 8005ed4:	681a      	ldr	r2, [r3, #0]
 8005ed6:	693b      	ldr	r3, [r7, #16]
 8005ed8:	18d1      	adds	r1, r2, r3
 8005eda:	6878      	ldr	r0, [r7, #4]
 8005edc:	69ba      	ldr	r2, [r7, #24]
 8005ede:	4613      	mov	r3, r2
 8005ee0:	011b      	lsls	r3, r3, #4
 8005ee2:	1a9b      	subs	r3, r3, r2
 8005ee4:	009b      	lsls	r3, r3, #2
 8005ee6:	4403      	add	r3, r0
 8005ee8:	3338      	adds	r3, #56	@ 0x38
 8005eea:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8005eec:	69bb      	ldr	r3, [r7, #24]
 8005eee:	015a      	lsls	r2, r3, #5
 8005ef0:	6a3b      	ldr	r3, [r7, #32]
 8005ef2:	4413      	add	r3, r2
 8005ef4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005ef8:	691b      	ldr	r3, [r3, #16]
 8005efa:	0cdb      	lsrs	r3, r3, #19
 8005efc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005f00:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8005f02:	6879      	ldr	r1, [r7, #4]
 8005f04:	69ba      	ldr	r2, [r7, #24]
 8005f06:	4613      	mov	r3, r2
 8005f08:	011b      	lsls	r3, r3, #4
 8005f0a:	1a9b      	subs	r3, r3, r2
 8005f0c:	009b      	lsls	r3, r3, #2
 8005f0e:	440b      	add	r3, r1
 8005f10:	3328      	adds	r3, #40	@ 0x28
 8005f12:	881b      	ldrh	r3, [r3, #0]
 8005f14:	461a      	mov	r2, r3
 8005f16:	693b      	ldr	r3, [r7, #16]
 8005f18:	4293      	cmp	r3, r2
 8005f1a:	d13f      	bne.n	8005f9c <HCD_RXQLVL_IRQHandler+0x1b4>
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d03c      	beq.n	8005f9c <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 8005f22:	69bb      	ldr	r3, [r7, #24]
 8005f24:	015a      	lsls	r2, r3, #5
 8005f26:	6a3b      	ldr	r3, [r7, #32]
 8005f28:	4413      	add	r3, r2
 8005f2a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005f32:	68bb      	ldr	r3, [r7, #8]
 8005f34:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8005f38:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005f3a:	68bb      	ldr	r3, [r7, #8]
 8005f3c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005f40:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 8005f42:	69bb      	ldr	r3, [r7, #24]
 8005f44:	015a      	lsls	r2, r3, #5
 8005f46:	6a3b      	ldr	r3, [r7, #32]
 8005f48:	4413      	add	r3, r2
 8005f4a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005f4e:	461a      	mov	r2, r3
 8005f50:	68bb      	ldr	r3, [r7, #8]
 8005f52:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 8005f54:	6879      	ldr	r1, [r7, #4]
 8005f56:	69ba      	ldr	r2, [r7, #24]
 8005f58:	4613      	mov	r3, r2
 8005f5a:	011b      	lsls	r3, r3, #4
 8005f5c:	1a9b      	subs	r3, r3, r2
 8005f5e:	009b      	lsls	r3, r3, #2
 8005f60:	440b      	add	r3, r1
 8005f62:	333c      	adds	r3, #60	@ 0x3c
 8005f64:	781b      	ldrb	r3, [r3, #0]
 8005f66:	f083 0301 	eor.w	r3, r3, #1
 8005f6a:	b2d8      	uxtb	r0, r3
 8005f6c:	6879      	ldr	r1, [r7, #4]
 8005f6e:	69ba      	ldr	r2, [r7, #24]
 8005f70:	4613      	mov	r3, r2
 8005f72:	011b      	lsls	r3, r3, #4
 8005f74:	1a9b      	subs	r3, r3, r2
 8005f76:	009b      	lsls	r3, r3, #2
 8005f78:	440b      	add	r3, r1
 8005f7a:	333c      	adds	r3, #60	@ 0x3c
 8005f7c:	4602      	mov	r2, r0
 8005f7e:	701a      	strb	r2, [r3, #0]
      break;
 8005f80:	e00c      	b.n	8005f9c <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 8005f82:	6879      	ldr	r1, [r7, #4]
 8005f84:	69ba      	ldr	r2, [r7, #24]
 8005f86:	4613      	mov	r3, r2
 8005f88:	011b      	lsls	r3, r3, #4
 8005f8a:	1a9b      	subs	r3, r3, r2
 8005f8c:	009b      	lsls	r3, r3, #2
 8005f8e:	440b      	add	r3, r1
 8005f90:	334c      	adds	r3, #76	@ 0x4c
 8005f92:	2204      	movs	r2, #4
 8005f94:	701a      	strb	r2, [r3, #0]
      break;
 8005f96:	e001      	b.n	8005f9c <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 8005f98:	bf00      	nop
 8005f9a:	e000      	b.n	8005f9e <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 8005f9c:	bf00      	nop
  }
}
 8005f9e:	bf00      	nop
 8005fa0:	3728      	adds	r7, #40	@ 0x28
 8005fa2:	46bd      	mov	sp, r7
 8005fa4:	bd80      	pop	{r7, pc}

08005fa6 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8005fa6:	b580      	push	{r7, lr}
 8005fa8:	b086      	sub	sp, #24
 8005faa:	af00      	add	r7, sp, #0
 8005fac:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005fb4:	697b      	ldr	r3, [r7, #20]
 8005fb6:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8005fb8:	693b      	ldr	r3, [r7, #16]
 8005fba:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8005fc2:	693b      	ldr	r3, [r7, #16]
 8005fc4:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8005fcc:	68bb      	ldr	r3, [r7, #8]
 8005fce:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8005fd2:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	f003 0302 	and.w	r3, r3, #2
 8005fda:	2b02      	cmp	r3, #2
 8005fdc:	d10b      	bne.n	8005ff6 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	f003 0301 	and.w	r3, r3, #1
 8005fe4:	2b01      	cmp	r3, #1
 8005fe6:	d102      	bne.n	8005fee <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8005fe8:	6878      	ldr	r0, [r7, #4]
 8005fea:	f006 ff51 	bl	800ce90 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8005fee:	68bb      	ldr	r3, [r7, #8]
 8005ff0:	f043 0302 	orr.w	r3, r3, #2
 8005ff4:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	f003 0308 	and.w	r3, r3, #8
 8005ffc:	2b08      	cmp	r3, #8
 8005ffe:	d132      	bne.n	8006066 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8006000:	68bb      	ldr	r3, [r7, #8]
 8006002:	f043 0308 	orr.w	r3, r3, #8
 8006006:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	f003 0304 	and.w	r3, r3, #4
 800600e:	2b04      	cmp	r3, #4
 8006010:	d126      	bne.n	8006060 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	7a5b      	ldrb	r3, [r3, #9]
 8006016:	2b02      	cmp	r3, #2
 8006018:	d113      	bne.n	8006042 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 8006020:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006024:	d106      	bne.n	8006034 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	2102      	movs	r1, #2
 800602c:	4618      	mov	r0, r3
 800602e:	f003 fbb3 	bl	8009798 <USB_InitFSLSPClkSel>
 8006032:	e011      	b.n	8006058 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	2101      	movs	r1, #1
 800603a:	4618      	mov	r0, r3
 800603c:	f003 fbac 	bl	8009798 <USB_InitFSLSPClkSel>
 8006040:	e00a      	b.n	8006058 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	79db      	ldrb	r3, [r3, #7]
 8006046:	2b01      	cmp	r3, #1
 8006048:	d106      	bne.n	8006058 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 800604a:	693b      	ldr	r3, [r7, #16]
 800604c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006050:	461a      	mov	r2, r3
 8006052:	f64e 2360 	movw	r3, #60000	@ 0xea60
 8006056:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8006058:	6878      	ldr	r0, [r7, #4]
 800605a:	f006 ff47 	bl	800ceec <HAL_HCD_PortEnabled_Callback>
 800605e:	e002      	b.n	8006066 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8006060:	6878      	ldr	r0, [r7, #4]
 8006062:	f006 ff51 	bl	800cf08 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	f003 0320 	and.w	r3, r3, #32
 800606c:	2b20      	cmp	r3, #32
 800606e:	d103      	bne.n	8006078 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8006070:	68bb      	ldr	r3, [r7, #8]
 8006072:	f043 0320 	orr.w	r3, r3, #32
 8006076:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8006078:	693b      	ldr	r3, [r7, #16]
 800607a:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800607e:	461a      	mov	r2, r3
 8006080:	68bb      	ldr	r3, [r7, #8]
 8006082:	6013      	str	r3, [r2, #0]
}
 8006084:	bf00      	nop
 8006086:	3718      	adds	r7, #24
 8006088:	46bd      	mov	sp, r7
 800608a:	bd80      	pop	{r7, pc}

0800608c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800608c:	b580      	push	{r7, lr}
 800608e:	b084      	sub	sp, #16
 8006090:	af00      	add	r7, sp, #0
 8006092:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	2b00      	cmp	r3, #0
 8006098:	d101      	bne.n	800609e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800609a:	2301      	movs	r3, #1
 800609c:	e12b      	b.n	80062f6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80060a4:	b2db      	uxtb	r3, r3
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d106      	bne.n	80060b8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	2200      	movs	r2, #0
 80060ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80060b2:	6878      	ldr	r0, [r7, #4]
 80060b4:	f7fb fa7c 	bl	80015b0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	2224      	movs	r2, #36	@ 0x24
 80060bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	681a      	ldr	r2, [r3, #0]
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	f022 0201 	bic.w	r2, r2, #1
 80060ce:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	681a      	ldr	r2, [r3, #0]
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80060de:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	681a      	ldr	r2, [r3, #0]
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80060ee:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80060f0:	f001 f936 	bl	8007360 <HAL_RCC_GetPCLK1Freq>
 80060f4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	685b      	ldr	r3, [r3, #4]
 80060fa:	4a81      	ldr	r2, [pc, #516]	@ (8006300 <HAL_I2C_Init+0x274>)
 80060fc:	4293      	cmp	r3, r2
 80060fe:	d807      	bhi.n	8006110 <HAL_I2C_Init+0x84>
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	4a80      	ldr	r2, [pc, #512]	@ (8006304 <HAL_I2C_Init+0x278>)
 8006104:	4293      	cmp	r3, r2
 8006106:	bf94      	ite	ls
 8006108:	2301      	movls	r3, #1
 800610a:	2300      	movhi	r3, #0
 800610c:	b2db      	uxtb	r3, r3
 800610e:	e006      	b.n	800611e <HAL_I2C_Init+0x92>
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	4a7d      	ldr	r2, [pc, #500]	@ (8006308 <HAL_I2C_Init+0x27c>)
 8006114:	4293      	cmp	r3, r2
 8006116:	bf94      	ite	ls
 8006118:	2301      	movls	r3, #1
 800611a:	2300      	movhi	r3, #0
 800611c:	b2db      	uxtb	r3, r3
 800611e:	2b00      	cmp	r3, #0
 8006120:	d001      	beq.n	8006126 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8006122:	2301      	movs	r3, #1
 8006124:	e0e7      	b.n	80062f6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	4a78      	ldr	r2, [pc, #480]	@ (800630c <HAL_I2C_Init+0x280>)
 800612a:	fba2 2303 	umull	r2, r3, r2, r3
 800612e:	0c9b      	lsrs	r3, r3, #18
 8006130:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	685b      	ldr	r3, [r3, #4]
 8006138:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	68ba      	ldr	r2, [r7, #8]
 8006142:	430a      	orrs	r2, r1
 8006144:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	6a1b      	ldr	r3, [r3, #32]
 800614c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	685b      	ldr	r3, [r3, #4]
 8006154:	4a6a      	ldr	r2, [pc, #424]	@ (8006300 <HAL_I2C_Init+0x274>)
 8006156:	4293      	cmp	r3, r2
 8006158:	d802      	bhi.n	8006160 <HAL_I2C_Init+0xd4>
 800615a:	68bb      	ldr	r3, [r7, #8]
 800615c:	3301      	adds	r3, #1
 800615e:	e009      	b.n	8006174 <HAL_I2C_Init+0xe8>
 8006160:	68bb      	ldr	r3, [r7, #8]
 8006162:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8006166:	fb02 f303 	mul.w	r3, r2, r3
 800616a:	4a69      	ldr	r2, [pc, #420]	@ (8006310 <HAL_I2C_Init+0x284>)
 800616c:	fba2 2303 	umull	r2, r3, r2, r3
 8006170:	099b      	lsrs	r3, r3, #6
 8006172:	3301      	adds	r3, #1
 8006174:	687a      	ldr	r2, [r7, #4]
 8006176:	6812      	ldr	r2, [r2, #0]
 8006178:	430b      	orrs	r3, r1
 800617a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	69db      	ldr	r3, [r3, #28]
 8006182:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8006186:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	685b      	ldr	r3, [r3, #4]
 800618e:	495c      	ldr	r1, [pc, #368]	@ (8006300 <HAL_I2C_Init+0x274>)
 8006190:	428b      	cmp	r3, r1
 8006192:	d819      	bhi.n	80061c8 <HAL_I2C_Init+0x13c>
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	1e59      	subs	r1, r3, #1
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	685b      	ldr	r3, [r3, #4]
 800619c:	005b      	lsls	r3, r3, #1
 800619e:	fbb1 f3f3 	udiv	r3, r1, r3
 80061a2:	1c59      	adds	r1, r3, #1
 80061a4:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80061a8:	400b      	ands	r3, r1
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d00a      	beq.n	80061c4 <HAL_I2C_Init+0x138>
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	1e59      	subs	r1, r3, #1
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	685b      	ldr	r3, [r3, #4]
 80061b6:	005b      	lsls	r3, r3, #1
 80061b8:	fbb1 f3f3 	udiv	r3, r1, r3
 80061bc:	3301      	adds	r3, #1
 80061be:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80061c2:	e051      	b.n	8006268 <HAL_I2C_Init+0x1dc>
 80061c4:	2304      	movs	r3, #4
 80061c6:	e04f      	b.n	8006268 <HAL_I2C_Init+0x1dc>
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	689b      	ldr	r3, [r3, #8]
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d111      	bne.n	80061f4 <HAL_I2C_Init+0x168>
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	1e58      	subs	r0, r3, #1
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	6859      	ldr	r1, [r3, #4]
 80061d8:	460b      	mov	r3, r1
 80061da:	005b      	lsls	r3, r3, #1
 80061dc:	440b      	add	r3, r1
 80061de:	fbb0 f3f3 	udiv	r3, r0, r3
 80061e2:	3301      	adds	r3, #1
 80061e4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	bf0c      	ite	eq
 80061ec:	2301      	moveq	r3, #1
 80061ee:	2300      	movne	r3, #0
 80061f0:	b2db      	uxtb	r3, r3
 80061f2:	e012      	b.n	800621a <HAL_I2C_Init+0x18e>
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	1e58      	subs	r0, r3, #1
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	6859      	ldr	r1, [r3, #4]
 80061fc:	460b      	mov	r3, r1
 80061fe:	009b      	lsls	r3, r3, #2
 8006200:	440b      	add	r3, r1
 8006202:	0099      	lsls	r1, r3, #2
 8006204:	440b      	add	r3, r1
 8006206:	fbb0 f3f3 	udiv	r3, r0, r3
 800620a:	3301      	adds	r3, #1
 800620c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006210:	2b00      	cmp	r3, #0
 8006212:	bf0c      	ite	eq
 8006214:	2301      	moveq	r3, #1
 8006216:	2300      	movne	r3, #0
 8006218:	b2db      	uxtb	r3, r3
 800621a:	2b00      	cmp	r3, #0
 800621c:	d001      	beq.n	8006222 <HAL_I2C_Init+0x196>
 800621e:	2301      	movs	r3, #1
 8006220:	e022      	b.n	8006268 <HAL_I2C_Init+0x1dc>
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	689b      	ldr	r3, [r3, #8]
 8006226:	2b00      	cmp	r3, #0
 8006228:	d10e      	bne.n	8006248 <HAL_I2C_Init+0x1bc>
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	1e58      	subs	r0, r3, #1
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	6859      	ldr	r1, [r3, #4]
 8006232:	460b      	mov	r3, r1
 8006234:	005b      	lsls	r3, r3, #1
 8006236:	440b      	add	r3, r1
 8006238:	fbb0 f3f3 	udiv	r3, r0, r3
 800623c:	3301      	adds	r3, #1
 800623e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006242:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006246:	e00f      	b.n	8006268 <HAL_I2C_Init+0x1dc>
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	1e58      	subs	r0, r3, #1
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	6859      	ldr	r1, [r3, #4]
 8006250:	460b      	mov	r3, r1
 8006252:	009b      	lsls	r3, r3, #2
 8006254:	440b      	add	r3, r1
 8006256:	0099      	lsls	r1, r3, #2
 8006258:	440b      	add	r3, r1
 800625a:	fbb0 f3f3 	udiv	r3, r0, r3
 800625e:	3301      	adds	r3, #1
 8006260:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006264:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006268:	6879      	ldr	r1, [r7, #4]
 800626a:	6809      	ldr	r1, [r1, #0]
 800626c:	4313      	orrs	r3, r2
 800626e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	69da      	ldr	r2, [r3, #28]
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	6a1b      	ldr	r3, [r3, #32]
 8006282:	431a      	orrs	r2, r3
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	430a      	orrs	r2, r1
 800628a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	689b      	ldr	r3, [r3, #8]
 8006292:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8006296:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800629a:	687a      	ldr	r2, [r7, #4]
 800629c:	6911      	ldr	r1, [r2, #16]
 800629e:	687a      	ldr	r2, [r7, #4]
 80062a0:	68d2      	ldr	r2, [r2, #12]
 80062a2:	4311      	orrs	r1, r2
 80062a4:	687a      	ldr	r2, [r7, #4]
 80062a6:	6812      	ldr	r2, [r2, #0]
 80062a8:	430b      	orrs	r3, r1
 80062aa:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	68db      	ldr	r3, [r3, #12]
 80062b2:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	695a      	ldr	r2, [r3, #20]
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	699b      	ldr	r3, [r3, #24]
 80062be:	431a      	orrs	r2, r3
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	430a      	orrs	r2, r1
 80062c6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	681a      	ldr	r2, [r3, #0]
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	f042 0201 	orr.w	r2, r2, #1
 80062d6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	2200      	movs	r2, #0
 80062dc:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	2220      	movs	r2, #32
 80062e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	2200      	movs	r2, #0
 80062ea:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	2200      	movs	r2, #0
 80062f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80062f4:	2300      	movs	r3, #0
}
 80062f6:	4618      	mov	r0, r3
 80062f8:	3710      	adds	r7, #16
 80062fa:	46bd      	mov	sp, r7
 80062fc:	bd80      	pop	{r7, pc}
 80062fe:	bf00      	nop
 8006300:	000186a0 	.word	0x000186a0
 8006304:	001e847f 	.word	0x001e847f
 8006308:	003d08ff 	.word	0x003d08ff
 800630c:	431bde83 	.word	0x431bde83
 8006310:	10624dd3 	.word	0x10624dd3

08006314 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8006314:	b480      	push	{r7}
 8006316:	b083      	sub	sp, #12
 8006318:	af00      	add	r7, sp, #0
 800631a:	6078      	str	r0, [r7, #4]
 800631c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006324:	b2db      	uxtb	r3, r3
 8006326:	2b20      	cmp	r3, #32
 8006328:	d129      	bne.n	800637e <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	2224      	movs	r2, #36	@ 0x24
 800632e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	681a      	ldr	r2, [r3, #0]
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	f022 0201 	bic.w	r2, r2, #1
 8006340:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	f022 0210 	bic.w	r2, r2, #16
 8006350:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	683a      	ldr	r2, [r7, #0]
 800635e:	430a      	orrs	r2, r1
 8006360:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	681a      	ldr	r2, [r3, #0]
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	f042 0201 	orr.w	r2, r2, #1
 8006370:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	2220      	movs	r2, #32
 8006376:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 800637a:	2300      	movs	r3, #0
 800637c:	e000      	b.n	8006380 <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 800637e:	2302      	movs	r3, #2
  }
}
 8006380:	4618      	mov	r0, r3
 8006382:	370c      	adds	r7, #12
 8006384:	46bd      	mov	sp, r7
 8006386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800638a:	4770      	bx	lr

0800638c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800638c:	b480      	push	{r7}
 800638e:	b085      	sub	sp, #20
 8006390:	af00      	add	r7, sp, #0
 8006392:	6078      	str	r0, [r7, #4]
 8006394:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8006396:	2300      	movs	r3, #0
 8006398:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80063a0:	b2db      	uxtb	r3, r3
 80063a2:	2b20      	cmp	r3, #32
 80063a4:	d12a      	bne.n	80063fc <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	2224      	movs	r2, #36	@ 0x24
 80063aa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	681a      	ldr	r2, [r3, #0]
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	f022 0201 	bic.w	r2, r2, #1
 80063bc:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063c4:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 80063c6:	89fb      	ldrh	r3, [r7, #14]
 80063c8:	f023 030f 	bic.w	r3, r3, #15
 80063cc:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 80063ce:	683b      	ldr	r3, [r7, #0]
 80063d0:	b29a      	uxth	r2, r3
 80063d2:	89fb      	ldrh	r3, [r7, #14]
 80063d4:	4313      	orrs	r3, r2
 80063d6:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	89fa      	ldrh	r2, [r7, #14]
 80063de:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	681a      	ldr	r2, [r3, #0]
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	f042 0201 	orr.w	r2, r2, #1
 80063ee:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	2220      	movs	r2, #32
 80063f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 80063f8:	2300      	movs	r3, #0
 80063fa:	e000      	b.n	80063fe <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 80063fc:	2302      	movs	r3, #2
  }
}
 80063fe:	4618      	mov	r0, r3
 8006400:	3714      	adds	r7, #20
 8006402:	46bd      	mov	sp, r7
 8006404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006408:	4770      	bx	lr

0800640a <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 800640a:	b580      	push	{r7, lr}
 800640c:	b084      	sub	sp, #16
 800640e:	af00      	add	r7, sp, #0
 8006410:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	2b00      	cmp	r3, #0
 8006416:	d101      	bne.n	800641c <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 8006418:	2301      	movs	r3, #1
 800641a:	e08f      	b.n	800653c <HAL_LTDC_Init+0x132>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 8006422:	b2db      	uxtb	r3, r3
 8006424:	2b00      	cmp	r3, #0
 8006426:	d106      	bne.n	8006436 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	2200      	movs	r2, #0
 800642c:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8006430:	6878      	ldr	r0, [r7, #4]
 8006432:	f7fb f927 	bl	8001684 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	2202      	movs	r2, #2
 800643a:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	699a      	ldr	r2, [r3, #24]
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	f022 4270 	bic.w	r2, r2, #4026531840	@ 0xf0000000
 800644c:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	6999      	ldr	r1, [r3, #24]
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	685a      	ldr	r2, [r3, #4]
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	689b      	ldr	r3, [r3, #8]
 800645c:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8006462:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	691b      	ldr	r3, [r3, #16]
 8006468:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	430a      	orrs	r2, r1
 8006470:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	695b      	ldr	r3, [r3, #20]
 8006476:	041b      	lsls	r3, r3, #16
 8006478:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->SSCR, (tmp | hltdc->Init.VerticalSync));
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	6999      	ldr	r1, [r3, #24]
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	68fa      	ldr	r2, [r7, #12]
 8006484:	430a      	orrs	r2, r1
 8006486:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	69db      	ldr	r3, [r3, #28]
 800648c:	041b      	lsls	r3, r3, #16
 800648e:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->BPCR, (tmp | hltdc->Init.AccumulatedVBP));
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	6a19      	ldr	r1, [r3, #32]
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	68fa      	ldr	r2, [r7, #12]
 800649a:	430a      	orrs	r2, r1
 800649c:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064a2:	041b      	lsls	r3, r3, #16
 80064a4:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->AWCR, (tmp | hltdc->Init.AccumulatedActiveH));
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	68fa      	ldr	r2, [r7, #12]
 80064b0:	430a      	orrs	r2, r1
 80064b2:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  tmp = (hltdc->Init.TotalWidth << 16U);
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064b8:	041b      	lsls	r3, r3, #16
 80064ba:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->TWCR, (tmp | hltdc->Init.TotalHeigh));
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	68fa      	ldr	r2, [r7, #12]
 80064c6:	430a      	orrs	r2, r1
 80064c8:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80064d0:	021b      	lsls	r3, r3, #8
 80064d2:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 80064da:	041b      	lsls	r3, r3, #16
 80064dc:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 80064ec:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80064f4:	68ba      	ldr	r2, [r7, #8]
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	4313      	orrs	r3, r2
 80064fa:	687a      	ldr	r2, [r7, #4]
 80064fc:	f892 2034 	ldrb.w	r2, [r2, #52]	@ 0x34
 8006500:	431a      	orrs	r2, r3
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	430a      	orrs	r2, r1
 8006508:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	f042 0206 	orr.w	r2, r2, #6
 8006518:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	699a      	ldr	r2, [r3, #24]
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	f042 0201 	orr.w	r2, r2, #1
 8006528:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	2200      	movs	r2, #0
 800652e:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	2201      	movs	r2, #1
 8006536:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  return HAL_OK;
 800653a:	2300      	movs	r3, #0
}
 800653c:	4618      	mov	r0, r3
 800653e:	3710      	adds	r7, #16
 8006540:	46bd      	mov	sp, r7
 8006542:	bd80      	pop	{r7, pc}

08006544 <HAL_LTDC_IRQHandler>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
void HAL_LTDC_IRQHandler(LTDC_HandleTypeDef *hltdc)
{
 8006544:	b580      	push	{r7, lr}
 8006546:	b084      	sub	sp, #16
 8006548:	af00      	add	r7, sp, #0
 800654a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags  = READ_REG(hltdc->Instance->ISR);
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006552:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hltdc->Instance->IER);
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800655a:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_TERRIF) != 0U) && ((itsources & LTDC_IER_TERRIE) != 0U))
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	f003 0304 	and.w	r3, r3, #4
 8006562:	2b00      	cmp	r3, #0
 8006564:	d023      	beq.n	80065ae <HAL_LTDC_IRQHandler+0x6a>
 8006566:	68bb      	ldr	r3, [r7, #8]
 8006568:	f003 0304 	and.w	r3, r3, #4
 800656c:	2b00      	cmp	r3, #0
 800656e:	d01e      	beq.n	80065ae <HAL_LTDC_IRQHandler+0x6a>
  {
    /* Disable the transfer Error interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	f022 0204 	bic.w	r2, r2, #4
 800657e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the transfer error flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	2204      	movs	r2, #4
 8006586:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800658e:	f043 0201 	orr.w	r2, r3, #1
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	2204      	movs	r2, #4
 800659c:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	2200      	movs	r2, #0
 80065a4:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 80065a8:	6878      	ldr	r0, [r7, #4]
 80065aa:	f000 f86f 	bl	800668c <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* FIFO underrun Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_FUIF) != 0U) && ((itsources & LTDC_IER_FUIE) != 0U))
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	f003 0302 	and.w	r3, r3, #2
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d023      	beq.n	8006600 <HAL_LTDC_IRQHandler+0xbc>
 80065b8:	68bb      	ldr	r3, [r7, #8]
 80065ba:	f003 0302 	and.w	r3, r3, #2
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d01e      	beq.n	8006600 <HAL_LTDC_IRQHandler+0xbc>
  {
    /* Disable the FIFO underrun interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	f022 0202 	bic.w	r2, r2, #2
 80065d0:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the FIFO underrun flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	2202      	movs	r2, #2
 80065d8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80065e0:	f043 0202 	orr.w	r2, r3, #2
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	2204      	movs	r2, #4
 80065ee:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	2200      	movs	r2, #0
 80065f6:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 80065fa:	6878      	ldr	r0, [r7, #4]
 80065fc:	f000 f846 	bl	800668c <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Line Interrupt management ************************************************/
  if (((isrflags & LTDC_ISR_LIF) != 0U) && ((itsources & LTDC_IER_LIE) != 0U))
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	f003 0301 	and.w	r3, r3, #1
 8006606:	2b00      	cmp	r3, #0
 8006608:	d01b      	beq.n	8006642 <HAL_LTDC_IRQHandler+0xfe>
 800660a:	68bb      	ldr	r3, [r7, #8]
 800660c:	f003 0301 	and.w	r3, r3, #1
 8006610:	2b00      	cmp	r3, #0
 8006612:	d016      	beq.n	8006642 <HAL_LTDC_IRQHandler+0xfe>
  {
    /* Disable the Line interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	f022 0201 	bic.w	r2, r2, #1
 8006622:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the Line interrupt flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	2201      	movs	r2, #1
 800662a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	2201      	movs	r2, #1
 8006630:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	2200      	movs	r2, #0
 8006638:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered Line Event callback */
    hltdc->LineEventCallback(hltdc);
#else
    /*Call Legacy Line Event callback */
    HAL_LTDC_LineEventCallback(hltdc);
 800663c:	6878      	ldr	r0, [r7, #4]
 800663e:	f000 f82f 	bl	80066a0 <HAL_LTDC_LineEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Register reload Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_RRIF) != 0U) && ((itsources & LTDC_IER_RRIE) != 0U))
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	f003 0308 	and.w	r3, r3, #8
 8006648:	2b00      	cmp	r3, #0
 800664a:	d01b      	beq.n	8006684 <HAL_LTDC_IRQHandler+0x140>
 800664c:	68bb      	ldr	r3, [r7, #8]
 800664e:	f003 0308 	and.w	r3, r3, #8
 8006652:	2b00      	cmp	r3, #0
 8006654:	d016      	beq.n	8006684 <HAL_LTDC_IRQHandler+0x140>
  {
    /* Disable the register reload interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	f022 0208 	bic.w	r2, r2, #8
 8006664:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the register reload flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	2208      	movs	r2, #8
 800666c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	2201      	movs	r2, #1
 8006672:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	2200      	movs	r2, #0
 800667a:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered reload Event callback */
    hltdc->ReloadEventCallback(hltdc);
#else
    /*Call Legacy Reload Event callback */
    HAL_LTDC_ReloadEventCallback(hltdc);
 800667e:	6878      	ldr	r0, [r7, #4]
 8006680:	f000 f818 	bl	80066b4 <HAL_LTDC_ReloadEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }
}
 8006684:	bf00      	nop
 8006686:	3710      	adds	r7, #16
 8006688:	46bd      	mov	sp, r7
 800668a:	bd80      	pop	{r7, pc}

0800668c <HAL_LTDC_ErrorCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ErrorCallback(LTDC_HandleTypeDef *hltdc)
{
 800668c:	b480      	push	{r7}
 800668e:	b083      	sub	sp, #12
 8006690:	af00      	add	r7, sp, #0
 8006692:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ErrorCallback could be implemented in the user file
   */
}
 8006694:	bf00      	nop
 8006696:	370c      	adds	r7, #12
 8006698:	46bd      	mov	sp, r7
 800669a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800669e:	4770      	bx	lr

080066a0 <HAL_LTDC_LineEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_LineEventCallback(LTDC_HandleTypeDef *hltdc)
{
 80066a0:	b480      	push	{r7}
 80066a2:	b083      	sub	sp, #12
 80066a4:	af00      	add	r7, sp, #0
 80066a6:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_LineEventCallback could be implemented in the user file
   */
}
 80066a8:	bf00      	nop
 80066aa:	370c      	adds	r7, #12
 80066ac:	46bd      	mov	sp, r7
 80066ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066b2:	4770      	bx	lr

080066b4 <HAL_LTDC_ReloadEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ReloadEventCallback(LTDC_HandleTypeDef *hltdc)
{
 80066b4:	b480      	push	{r7}
 80066b6:	b083      	sub	sp, #12
 80066b8:	af00      	add	r7, sp, #0
 80066ba:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ReloadEvenCallback could be implemented in the user file
   */
}
 80066bc:	bf00      	nop
 80066be:	370c      	adds	r7, #12
 80066c0:	46bd      	mov	sp, r7
 80066c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066c6:	4770      	bx	lr

080066c8 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 80066c8:	b5b0      	push	{r4, r5, r7, lr}
 80066ca:	b084      	sub	sp, #16
 80066cc:	af00      	add	r7, sp, #0
 80066ce:	60f8      	str	r0, [r7, #12]
 80066d0:	60b9      	str	r1, [r7, #8]
 80066d2:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 80066da:	2b01      	cmp	r3, #1
 80066dc:	d101      	bne.n	80066e2 <HAL_LTDC_ConfigLayer+0x1a>
 80066de:	2302      	movs	r3, #2
 80066e0:	e02c      	b.n	800673c <HAL_LTDC_ConfigLayer+0x74>
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	2201      	movs	r2, #1
 80066e6:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	2202      	movs	r2, #2
 80066ee:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 80066f2:	68fa      	ldr	r2, [r7, #12]
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	2134      	movs	r1, #52	@ 0x34
 80066f8:	fb01 f303 	mul.w	r3, r1, r3
 80066fc:	4413      	add	r3, r2
 80066fe:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8006702:	68bb      	ldr	r3, [r7, #8]
 8006704:	4614      	mov	r4, r2
 8006706:	461d      	mov	r5, r3
 8006708:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800670a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800670c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800670e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006710:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006712:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006714:	682b      	ldr	r3, [r5, #0]
 8006716:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8006718:	687a      	ldr	r2, [r7, #4]
 800671a:	68b9      	ldr	r1, [r7, #8]
 800671c:	68f8      	ldr	r0, [r7, #12]
 800671e:	f000 f83b 	bl	8006798 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	2201      	movs	r2, #1
 8006728:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	2201      	movs	r2, #1
 800672e:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	2200      	movs	r2, #0
 8006736:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 800673a:	2300      	movs	r3, #0
}
 800673c:	4618      	mov	r0, r3
 800673e:	3710      	adds	r7, #16
 8006740:	46bd      	mov	sp, r7
 8006742:	bdb0      	pop	{r4, r5, r7, pc}

08006744 <HAL_LTDC_EnableDither>:
  *                the configuration information for the LTDC.
  * @retval  HAL status
  */

HAL_StatusTypeDef HAL_LTDC_EnableDither(LTDC_HandleTypeDef *hltdc)
{
 8006744:	b480      	push	{r7}
 8006746:	b083      	sub	sp, #12
 8006748:	af00      	add	r7, sp, #0
 800674a:	6078      	str	r0, [r7, #4]
  /* Process locked */
  __HAL_LOCK(hltdc);
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 8006752:	2b01      	cmp	r3, #1
 8006754:	d101      	bne.n	800675a <HAL_LTDC_EnableDither+0x16>
 8006756:	2302      	movs	r3, #2
 8006758:	e016      	b.n	8006788 <HAL_LTDC_EnableDither+0x44>
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	2201      	movs	r2, #1
 800675e:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	2202      	movs	r2, #2
 8006766:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Enable Dither by setting DTEN bit */
  LTDC->GCR |= (uint32_t)LTDC_GCR_DEN;
 800676a:	4b0a      	ldr	r3, [pc, #40]	@ (8006794 <HAL_LTDC_EnableDither+0x50>)
 800676c:	699b      	ldr	r3, [r3, #24]
 800676e:	4a09      	ldr	r2, [pc, #36]	@ (8006794 <HAL_LTDC_EnableDither+0x50>)
 8006770:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006774:	6193      	str	r3, [r2, #24]

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	2201      	movs	r2, #1
 800677a:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	2200      	movs	r2, #0
 8006782:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 8006786:	2300      	movs	r3, #0
}
 8006788:	4618      	mov	r0, r3
 800678a:	370c      	adds	r7, #12
 800678c:	46bd      	mov	sp, r7
 800678e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006792:	4770      	bx	lr
 8006794:	40016800 	.word	0x40016800

08006798 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8006798:	b480      	push	{r7}
 800679a:	b089      	sub	sp, #36	@ 0x24
 800679c:	af00      	add	r7, sp, #0
 800679e:	60f8      	str	r0, [r7, #12]
 80067a0:	60b9      	str	r1, [r7, #8]
 80067a2:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 80067a4:	68bb      	ldr	r3, [r7, #8]
 80067a6:	685a      	ldr	r2, [r3, #4]
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	68db      	ldr	r3, [r3, #12]
 80067ae:	0c1b      	lsrs	r3, r3, #16
 80067b0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80067b4:	4413      	add	r3, r2
 80067b6:	041b      	lsls	r3, r3, #16
 80067b8:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	461a      	mov	r2, r3
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	01db      	lsls	r3, r3, #7
 80067c4:	4413      	add	r3, r2
 80067c6:	3384      	adds	r3, #132	@ 0x84
 80067c8:	685b      	ldr	r3, [r3, #4]
 80067ca:	68fa      	ldr	r2, [r7, #12]
 80067cc:	6812      	ldr	r2, [r2, #0]
 80067ce:	4611      	mov	r1, r2
 80067d0:	687a      	ldr	r2, [r7, #4]
 80067d2:	01d2      	lsls	r2, r2, #7
 80067d4:	440a      	add	r2, r1
 80067d6:	3284      	adds	r2, #132	@ 0x84
 80067d8:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 80067dc:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 80067de:	68bb      	ldr	r3, [r7, #8]
 80067e0:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	68db      	ldr	r3, [r3, #12]
 80067e8:	0c1b      	lsrs	r3, r3, #16
 80067ea:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 80067ee:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80067f0:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	4619      	mov	r1, r3
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	01db      	lsls	r3, r3, #7
 80067fc:	440b      	add	r3, r1
 80067fe:	3384      	adds	r3, #132	@ 0x84
 8006800:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8006802:	69fb      	ldr	r3, [r7, #28]
 8006804:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8006806:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8006808:	68bb      	ldr	r3, [r7, #8]
 800680a:	68da      	ldr	r2, [r3, #12]
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	68db      	ldr	r3, [r3, #12]
 8006812:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006816:	4413      	add	r3, r2
 8006818:	041b      	lsls	r3, r3, #16
 800681a:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	461a      	mov	r2, r3
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	01db      	lsls	r3, r3, #7
 8006826:	4413      	add	r3, r2
 8006828:	3384      	adds	r3, #132	@ 0x84
 800682a:	689b      	ldr	r3, [r3, #8]
 800682c:	68fa      	ldr	r2, [r7, #12]
 800682e:	6812      	ldr	r2, [r2, #0]
 8006830:	4611      	mov	r1, r2
 8006832:	687a      	ldr	r2, [r7, #4]
 8006834:	01d2      	lsls	r2, r2, #7
 8006836:	440a      	add	r2, r1
 8006838:	3284      	adds	r2, #132	@ 0x84
 800683a:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 800683e:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8006840:	68bb      	ldr	r3, [r7, #8]
 8006842:	689a      	ldr	r2, [r3, #8]
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	68db      	ldr	r3, [r3, #12]
 800684a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800684e:	4413      	add	r3, r2
 8006850:	1c5a      	adds	r2, r3, #1
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	4619      	mov	r1, r3
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	01db      	lsls	r3, r3, #7
 800685c:	440b      	add	r3, r1
 800685e:	3384      	adds	r3, #132	@ 0x84
 8006860:	4619      	mov	r1, r3
 8006862:	69fb      	ldr	r3, [r7, #28]
 8006864:	4313      	orrs	r3, r2
 8006866:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	461a      	mov	r2, r3
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	01db      	lsls	r3, r3, #7
 8006872:	4413      	add	r3, r2
 8006874:	3384      	adds	r3, #132	@ 0x84
 8006876:	691b      	ldr	r3, [r3, #16]
 8006878:	68fa      	ldr	r2, [r7, #12]
 800687a:	6812      	ldr	r2, [r2, #0]
 800687c:	4611      	mov	r1, r2
 800687e:	687a      	ldr	r2, [r7, #4]
 8006880:	01d2      	lsls	r2, r2, #7
 8006882:	440a      	add	r2, r1
 8006884:	3284      	adds	r2, #132	@ 0x84
 8006886:	f023 0307 	bic.w	r3, r3, #7
 800688a:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	461a      	mov	r2, r3
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	01db      	lsls	r3, r3, #7
 8006896:	4413      	add	r3, r2
 8006898:	3384      	adds	r3, #132	@ 0x84
 800689a:	461a      	mov	r2, r3
 800689c:	68bb      	ldr	r3, [r7, #8]
 800689e:	691b      	ldr	r3, [r3, #16]
 80068a0:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 80068a2:	68bb      	ldr	r3, [r7, #8]
 80068a4:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 80068a8:	021b      	lsls	r3, r3, #8
 80068aa:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 80068ac:	68bb      	ldr	r3, [r7, #8]
 80068ae:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 80068b2:	041b      	lsls	r3, r3, #16
 80068b4:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 80068b6:	68bb      	ldr	r3, [r7, #8]
 80068b8:	699b      	ldr	r3, [r3, #24]
 80068ba:	061b      	lsls	r3, r3, #24
 80068bc:	617b      	str	r3, [r7, #20]
  WRITE_REG(LTDC_LAYER(hltdc, LayerIdx)->DCCR, (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2));
 80068be:	68bb      	ldr	r3, [r7, #8]
 80068c0:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80068c4:	461a      	mov	r2, r3
 80068c6:	69fb      	ldr	r3, [r7, #28]
 80068c8:	431a      	orrs	r2, r3
 80068ca:	69bb      	ldr	r3, [r7, #24]
 80068cc:	431a      	orrs	r2, r3
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	4619      	mov	r1, r3
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	01db      	lsls	r3, r3, #7
 80068d8:	440b      	add	r3, r1
 80068da:	3384      	adds	r3, #132	@ 0x84
 80068dc:	4619      	mov	r1, r3
 80068de:	697b      	ldr	r3, [r7, #20]
 80068e0:	4313      	orrs	r3, r2
 80068e2:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	461a      	mov	r2, r3
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	01db      	lsls	r3, r3, #7
 80068ee:	4413      	add	r3, r2
 80068f0:	3384      	adds	r3, #132	@ 0x84
 80068f2:	695b      	ldr	r3, [r3, #20]
 80068f4:	68fa      	ldr	r2, [r7, #12]
 80068f6:	6812      	ldr	r2, [r2, #0]
 80068f8:	4611      	mov	r1, r2
 80068fa:	687a      	ldr	r2, [r7, #4]
 80068fc:	01d2      	lsls	r2, r2, #7
 80068fe:	440a      	add	r2, r1
 8006900:	3284      	adds	r2, #132	@ 0x84
 8006902:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8006906:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	461a      	mov	r2, r3
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	01db      	lsls	r3, r3, #7
 8006912:	4413      	add	r3, r2
 8006914:	3384      	adds	r3, #132	@ 0x84
 8006916:	461a      	mov	r2, r3
 8006918:	68bb      	ldr	r3, [r7, #8]
 800691a:	695b      	ldr	r3, [r3, #20]
 800691c:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	461a      	mov	r2, r3
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	01db      	lsls	r3, r3, #7
 8006928:	4413      	add	r3, r2
 800692a:	3384      	adds	r3, #132	@ 0x84
 800692c:	69db      	ldr	r3, [r3, #28]
 800692e:	68fa      	ldr	r2, [r7, #12]
 8006930:	6812      	ldr	r2, [r2, #0]
 8006932:	4611      	mov	r1, r2
 8006934:	687a      	ldr	r2, [r7, #4]
 8006936:	01d2      	lsls	r2, r2, #7
 8006938:	440a      	add	r2, r1
 800693a:	3284      	adds	r2, #132	@ 0x84
 800693c:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8006940:	f023 0307 	bic.w	r3, r3, #7
 8006944:	61d3      	str	r3, [r2, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 8006946:	68bb      	ldr	r3, [r7, #8]
 8006948:	69da      	ldr	r2, [r3, #28]
 800694a:	68bb      	ldr	r3, [r7, #8]
 800694c:	6a1b      	ldr	r3, [r3, #32]
 800694e:	68f9      	ldr	r1, [r7, #12]
 8006950:	6809      	ldr	r1, [r1, #0]
 8006952:	4608      	mov	r0, r1
 8006954:	6879      	ldr	r1, [r7, #4]
 8006956:	01c9      	lsls	r1, r1, #7
 8006958:	4401      	add	r1, r0
 800695a:	3184      	adds	r1, #132	@ 0x84
 800695c:	4313      	orrs	r3, r2
 800695e:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  WRITE_REG(LTDC_LAYER(hltdc, LayerIdx)->CFBAR, pLayerCfg->FBStartAdress);
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	461a      	mov	r2, r3
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	01db      	lsls	r3, r3, #7
 800696a:	4413      	add	r3, r2
 800696c:	3384      	adds	r3, #132	@ 0x84
 800696e:	461a      	mov	r2, r3
 8006970:	68bb      	ldr	r3, [r7, #8]
 8006972:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006974:	6293      	str	r3, [r2, #40]	@ 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8006976:	68bb      	ldr	r3, [r7, #8]
 8006978:	691b      	ldr	r3, [r3, #16]
 800697a:	2b00      	cmp	r3, #0
 800697c:	d102      	bne.n	8006984 <LTDC_SetConfig+0x1ec>
  {
    tmp = 4U;
 800697e:	2304      	movs	r3, #4
 8006980:	61fb      	str	r3, [r7, #28]
 8006982:	e01b      	b.n	80069bc <LTDC_SetConfig+0x224>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8006984:	68bb      	ldr	r3, [r7, #8]
 8006986:	691b      	ldr	r3, [r3, #16]
 8006988:	2b01      	cmp	r3, #1
 800698a:	d102      	bne.n	8006992 <LTDC_SetConfig+0x1fa>
  {
    tmp = 3U;
 800698c:	2303      	movs	r3, #3
 800698e:	61fb      	str	r3, [r7, #28]
 8006990:	e014      	b.n	80069bc <LTDC_SetConfig+0x224>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8006992:	68bb      	ldr	r3, [r7, #8]
 8006994:	691b      	ldr	r3, [r3, #16]
 8006996:	2b04      	cmp	r3, #4
 8006998:	d00b      	beq.n	80069b2 <LTDC_SetConfig+0x21a>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 800699a:	68bb      	ldr	r3, [r7, #8]
 800699c:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800699e:	2b02      	cmp	r3, #2
 80069a0:	d007      	beq.n	80069b2 <LTDC_SetConfig+0x21a>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 80069a2:	68bb      	ldr	r3, [r7, #8]
 80069a4:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 80069a6:	2b03      	cmp	r3, #3
 80069a8:	d003      	beq.n	80069b2 <LTDC_SetConfig+0x21a>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 80069aa:	68bb      	ldr	r3, [r7, #8]
 80069ac:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 80069ae:	2b07      	cmp	r3, #7
 80069b0:	d102      	bne.n	80069b8 <LTDC_SetConfig+0x220>
  {
    tmp = 2U;
 80069b2:	2302      	movs	r3, #2
 80069b4:	61fb      	str	r3, [r7, #28]
 80069b6:	e001      	b.n	80069bc <LTDC_SetConfig+0x224>
  }
  else
  {
    tmp = 1U;
 80069b8:	2301      	movs	r3, #1
 80069ba:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	461a      	mov	r2, r3
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	01db      	lsls	r3, r3, #7
 80069c6:	4413      	add	r3, r2
 80069c8:	3384      	adds	r3, #132	@ 0x84
 80069ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069cc:	68fa      	ldr	r2, [r7, #12]
 80069ce:	6812      	ldr	r2, [r2, #0]
 80069d0:	4611      	mov	r1, r2
 80069d2:	687a      	ldr	r2, [r7, #4]
 80069d4:	01d2      	lsls	r2, r2, #7
 80069d6:	440a      	add	r2, r1
 80069d8:	3284      	adds	r2, #132	@ 0x84
 80069da:	f003 23e0 	and.w	r3, r3, #3758153728	@ 0xe000e000
 80069de:	62d3      	str	r3, [r2, #44]	@ 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 80069e0:	68bb      	ldr	r3, [r7, #8]
 80069e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069e4:	69fa      	ldr	r2, [r7, #28]
 80069e6:	fb02 f303 	mul.w	r3, r2, r3
 80069ea:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 80069ec:	68bb      	ldr	r3, [r7, #8]
 80069ee:	6859      	ldr	r1, [r3, #4]
 80069f0:	68bb      	ldr	r3, [r7, #8]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	1acb      	subs	r3, r1, r3
 80069f6:	69f9      	ldr	r1, [r7, #28]
 80069f8:	fb01 f303 	mul.w	r3, r1, r3
 80069fc:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 80069fe:	68f9      	ldr	r1, [r7, #12]
 8006a00:	6809      	ldr	r1, [r1, #0]
 8006a02:	4608      	mov	r0, r1
 8006a04:	6879      	ldr	r1, [r7, #4]
 8006a06:	01c9      	lsls	r1, r1, #7
 8006a08:	4401      	add	r1, r0
 8006a0a:	3184      	adds	r1, #132	@ 0x84
 8006a0c:	4313      	orrs	r3, r2
 8006a0e:	62cb      	str	r3, [r1, #44]	@ 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	461a      	mov	r2, r3
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	01db      	lsls	r3, r3, #7
 8006a1a:	4413      	add	r3, r2
 8006a1c:	3384      	adds	r3, #132	@ 0x84
 8006a1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a20:	68fa      	ldr	r2, [r7, #12]
 8006a22:	6812      	ldr	r2, [r2, #0]
 8006a24:	4611      	mov	r1, r2
 8006a26:	687a      	ldr	r2, [r7, #4]
 8006a28:	01d2      	lsls	r2, r2, #7
 8006a2a:	440a      	add	r2, r1
 8006a2c:	3284      	adds	r2, #132	@ 0x84
 8006a2e:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8006a32:	f023 0307 	bic.w	r3, r3, #7
 8006a36:	6313      	str	r3, [r2, #48]	@ 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	461a      	mov	r2, r3
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	01db      	lsls	r3, r3, #7
 8006a42:	4413      	add	r3, r2
 8006a44:	3384      	adds	r3, #132	@ 0x84
 8006a46:	461a      	mov	r2, r3
 8006a48:	68bb      	ldr	r3, [r7, #8]
 8006a4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a4c:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	461a      	mov	r2, r3
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	01db      	lsls	r3, r3, #7
 8006a58:	4413      	add	r3, r2
 8006a5a:	3384      	adds	r3, #132	@ 0x84
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	68fa      	ldr	r2, [r7, #12]
 8006a60:	6812      	ldr	r2, [r2, #0]
 8006a62:	4611      	mov	r1, r2
 8006a64:	687a      	ldr	r2, [r7, #4]
 8006a66:	01d2      	lsls	r2, r2, #7
 8006a68:	440a      	add	r2, r1
 8006a6a:	3284      	adds	r2, #132	@ 0x84
 8006a6c:	f043 0301 	orr.w	r3, r3, #1
 8006a70:	6013      	str	r3, [r2, #0]
}
 8006a72:	bf00      	nop
 8006a74:	3724      	adds	r7, #36	@ 0x24
 8006a76:	46bd      	mov	sp, r7
 8006a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a7c:	4770      	bx	lr
	...

08006a80 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006a80:	b580      	push	{r7, lr}
 8006a82:	b086      	sub	sp, #24
 8006a84:	af00      	add	r7, sp, #0
 8006a86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d101      	bne.n	8006a92 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006a8e:	2301      	movs	r3, #1
 8006a90:	e267      	b.n	8006f62 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	f003 0301 	and.w	r3, r3, #1
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d075      	beq.n	8006b8a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8006a9e:	4b88      	ldr	r3, [pc, #544]	@ (8006cc0 <HAL_RCC_OscConfig+0x240>)
 8006aa0:	689b      	ldr	r3, [r3, #8]
 8006aa2:	f003 030c 	and.w	r3, r3, #12
 8006aa6:	2b04      	cmp	r3, #4
 8006aa8:	d00c      	beq.n	8006ac4 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006aaa:	4b85      	ldr	r3, [pc, #532]	@ (8006cc0 <HAL_RCC_OscConfig+0x240>)
 8006aac:	689b      	ldr	r3, [r3, #8]
 8006aae:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8006ab2:	2b08      	cmp	r3, #8
 8006ab4:	d112      	bne.n	8006adc <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006ab6:	4b82      	ldr	r3, [pc, #520]	@ (8006cc0 <HAL_RCC_OscConfig+0x240>)
 8006ab8:	685b      	ldr	r3, [r3, #4]
 8006aba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006abe:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006ac2:	d10b      	bne.n	8006adc <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006ac4:	4b7e      	ldr	r3, [pc, #504]	@ (8006cc0 <HAL_RCC_OscConfig+0x240>)
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d05b      	beq.n	8006b88 <HAL_RCC_OscConfig+0x108>
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	685b      	ldr	r3, [r3, #4]
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d157      	bne.n	8006b88 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006ad8:	2301      	movs	r3, #1
 8006ada:	e242      	b.n	8006f62 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	685b      	ldr	r3, [r3, #4]
 8006ae0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006ae4:	d106      	bne.n	8006af4 <HAL_RCC_OscConfig+0x74>
 8006ae6:	4b76      	ldr	r3, [pc, #472]	@ (8006cc0 <HAL_RCC_OscConfig+0x240>)
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	4a75      	ldr	r2, [pc, #468]	@ (8006cc0 <HAL_RCC_OscConfig+0x240>)
 8006aec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006af0:	6013      	str	r3, [r2, #0]
 8006af2:	e01d      	b.n	8006b30 <HAL_RCC_OscConfig+0xb0>
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	685b      	ldr	r3, [r3, #4]
 8006af8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006afc:	d10c      	bne.n	8006b18 <HAL_RCC_OscConfig+0x98>
 8006afe:	4b70      	ldr	r3, [pc, #448]	@ (8006cc0 <HAL_RCC_OscConfig+0x240>)
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	4a6f      	ldr	r2, [pc, #444]	@ (8006cc0 <HAL_RCC_OscConfig+0x240>)
 8006b04:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006b08:	6013      	str	r3, [r2, #0]
 8006b0a:	4b6d      	ldr	r3, [pc, #436]	@ (8006cc0 <HAL_RCC_OscConfig+0x240>)
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	4a6c      	ldr	r2, [pc, #432]	@ (8006cc0 <HAL_RCC_OscConfig+0x240>)
 8006b10:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006b14:	6013      	str	r3, [r2, #0]
 8006b16:	e00b      	b.n	8006b30 <HAL_RCC_OscConfig+0xb0>
 8006b18:	4b69      	ldr	r3, [pc, #420]	@ (8006cc0 <HAL_RCC_OscConfig+0x240>)
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	4a68      	ldr	r2, [pc, #416]	@ (8006cc0 <HAL_RCC_OscConfig+0x240>)
 8006b1e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006b22:	6013      	str	r3, [r2, #0]
 8006b24:	4b66      	ldr	r3, [pc, #408]	@ (8006cc0 <HAL_RCC_OscConfig+0x240>)
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	4a65      	ldr	r2, [pc, #404]	@ (8006cc0 <HAL_RCC_OscConfig+0x240>)
 8006b2a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006b2e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	685b      	ldr	r3, [r3, #4]
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	d013      	beq.n	8006b60 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006b38:	f7fc fb90 	bl	800325c <HAL_GetTick>
 8006b3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006b3e:	e008      	b.n	8006b52 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006b40:	f7fc fb8c 	bl	800325c <HAL_GetTick>
 8006b44:	4602      	mov	r2, r0
 8006b46:	693b      	ldr	r3, [r7, #16]
 8006b48:	1ad3      	subs	r3, r2, r3
 8006b4a:	2b64      	cmp	r3, #100	@ 0x64
 8006b4c:	d901      	bls.n	8006b52 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006b4e:	2303      	movs	r3, #3
 8006b50:	e207      	b.n	8006f62 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006b52:	4b5b      	ldr	r3, [pc, #364]	@ (8006cc0 <HAL_RCC_OscConfig+0x240>)
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d0f0      	beq.n	8006b40 <HAL_RCC_OscConfig+0xc0>
 8006b5e:	e014      	b.n	8006b8a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006b60:	f7fc fb7c 	bl	800325c <HAL_GetTick>
 8006b64:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006b66:	e008      	b.n	8006b7a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006b68:	f7fc fb78 	bl	800325c <HAL_GetTick>
 8006b6c:	4602      	mov	r2, r0
 8006b6e:	693b      	ldr	r3, [r7, #16]
 8006b70:	1ad3      	subs	r3, r2, r3
 8006b72:	2b64      	cmp	r3, #100	@ 0x64
 8006b74:	d901      	bls.n	8006b7a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006b76:	2303      	movs	r3, #3
 8006b78:	e1f3      	b.n	8006f62 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006b7a:	4b51      	ldr	r3, [pc, #324]	@ (8006cc0 <HAL_RCC_OscConfig+0x240>)
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d1f0      	bne.n	8006b68 <HAL_RCC_OscConfig+0xe8>
 8006b86:	e000      	b.n	8006b8a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006b88:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	f003 0302 	and.w	r3, r3, #2
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d063      	beq.n	8006c5e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8006b96:	4b4a      	ldr	r3, [pc, #296]	@ (8006cc0 <HAL_RCC_OscConfig+0x240>)
 8006b98:	689b      	ldr	r3, [r3, #8]
 8006b9a:	f003 030c 	and.w	r3, r3, #12
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d00b      	beq.n	8006bba <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006ba2:	4b47      	ldr	r3, [pc, #284]	@ (8006cc0 <HAL_RCC_OscConfig+0x240>)
 8006ba4:	689b      	ldr	r3, [r3, #8]
 8006ba6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8006baa:	2b08      	cmp	r3, #8
 8006bac:	d11c      	bne.n	8006be8 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006bae:	4b44      	ldr	r3, [pc, #272]	@ (8006cc0 <HAL_RCC_OscConfig+0x240>)
 8006bb0:	685b      	ldr	r3, [r3, #4]
 8006bb2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	d116      	bne.n	8006be8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006bba:	4b41      	ldr	r3, [pc, #260]	@ (8006cc0 <HAL_RCC_OscConfig+0x240>)
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	f003 0302 	and.w	r3, r3, #2
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d005      	beq.n	8006bd2 <HAL_RCC_OscConfig+0x152>
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	68db      	ldr	r3, [r3, #12]
 8006bca:	2b01      	cmp	r3, #1
 8006bcc:	d001      	beq.n	8006bd2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006bce:	2301      	movs	r3, #1
 8006bd0:	e1c7      	b.n	8006f62 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006bd2:	4b3b      	ldr	r3, [pc, #236]	@ (8006cc0 <HAL_RCC_OscConfig+0x240>)
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	691b      	ldr	r3, [r3, #16]
 8006bde:	00db      	lsls	r3, r3, #3
 8006be0:	4937      	ldr	r1, [pc, #220]	@ (8006cc0 <HAL_RCC_OscConfig+0x240>)
 8006be2:	4313      	orrs	r3, r2
 8006be4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006be6:	e03a      	b.n	8006c5e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	68db      	ldr	r3, [r3, #12]
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d020      	beq.n	8006c32 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006bf0:	4b34      	ldr	r3, [pc, #208]	@ (8006cc4 <HAL_RCC_OscConfig+0x244>)
 8006bf2:	2201      	movs	r2, #1
 8006bf4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006bf6:	f7fc fb31 	bl	800325c <HAL_GetTick>
 8006bfa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006bfc:	e008      	b.n	8006c10 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006bfe:	f7fc fb2d 	bl	800325c <HAL_GetTick>
 8006c02:	4602      	mov	r2, r0
 8006c04:	693b      	ldr	r3, [r7, #16]
 8006c06:	1ad3      	subs	r3, r2, r3
 8006c08:	2b02      	cmp	r3, #2
 8006c0a:	d901      	bls.n	8006c10 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006c0c:	2303      	movs	r3, #3
 8006c0e:	e1a8      	b.n	8006f62 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006c10:	4b2b      	ldr	r3, [pc, #172]	@ (8006cc0 <HAL_RCC_OscConfig+0x240>)
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	f003 0302 	and.w	r3, r3, #2
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d0f0      	beq.n	8006bfe <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006c1c:	4b28      	ldr	r3, [pc, #160]	@ (8006cc0 <HAL_RCC_OscConfig+0x240>)
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	691b      	ldr	r3, [r3, #16]
 8006c28:	00db      	lsls	r3, r3, #3
 8006c2a:	4925      	ldr	r1, [pc, #148]	@ (8006cc0 <HAL_RCC_OscConfig+0x240>)
 8006c2c:	4313      	orrs	r3, r2
 8006c2e:	600b      	str	r3, [r1, #0]
 8006c30:	e015      	b.n	8006c5e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006c32:	4b24      	ldr	r3, [pc, #144]	@ (8006cc4 <HAL_RCC_OscConfig+0x244>)
 8006c34:	2200      	movs	r2, #0
 8006c36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006c38:	f7fc fb10 	bl	800325c <HAL_GetTick>
 8006c3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006c3e:	e008      	b.n	8006c52 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006c40:	f7fc fb0c 	bl	800325c <HAL_GetTick>
 8006c44:	4602      	mov	r2, r0
 8006c46:	693b      	ldr	r3, [r7, #16]
 8006c48:	1ad3      	subs	r3, r2, r3
 8006c4a:	2b02      	cmp	r3, #2
 8006c4c:	d901      	bls.n	8006c52 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006c4e:	2303      	movs	r3, #3
 8006c50:	e187      	b.n	8006f62 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006c52:	4b1b      	ldr	r3, [pc, #108]	@ (8006cc0 <HAL_RCC_OscConfig+0x240>)
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	f003 0302 	and.w	r3, r3, #2
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d1f0      	bne.n	8006c40 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	f003 0308 	and.w	r3, r3, #8
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d036      	beq.n	8006cd8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	695b      	ldr	r3, [r3, #20]
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d016      	beq.n	8006ca0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006c72:	4b15      	ldr	r3, [pc, #84]	@ (8006cc8 <HAL_RCC_OscConfig+0x248>)
 8006c74:	2201      	movs	r2, #1
 8006c76:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006c78:	f7fc faf0 	bl	800325c <HAL_GetTick>
 8006c7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006c7e:	e008      	b.n	8006c92 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006c80:	f7fc faec 	bl	800325c <HAL_GetTick>
 8006c84:	4602      	mov	r2, r0
 8006c86:	693b      	ldr	r3, [r7, #16]
 8006c88:	1ad3      	subs	r3, r2, r3
 8006c8a:	2b02      	cmp	r3, #2
 8006c8c:	d901      	bls.n	8006c92 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006c8e:	2303      	movs	r3, #3
 8006c90:	e167      	b.n	8006f62 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006c92:	4b0b      	ldr	r3, [pc, #44]	@ (8006cc0 <HAL_RCC_OscConfig+0x240>)
 8006c94:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006c96:	f003 0302 	and.w	r3, r3, #2
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d0f0      	beq.n	8006c80 <HAL_RCC_OscConfig+0x200>
 8006c9e:	e01b      	b.n	8006cd8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006ca0:	4b09      	ldr	r3, [pc, #36]	@ (8006cc8 <HAL_RCC_OscConfig+0x248>)
 8006ca2:	2200      	movs	r2, #0
 8006ca4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006ca6:	f7fc fad9 	bl	800325c <HAL_GetTick>
 8006caa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006cac:	e00e      	b.n	8006ccc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006cae:	f7fc fad5 	bl	800325c <HAL_GetTick>
 8006cb2:	4602      	mov	r2, r0
 8006cb4:	693b      	ldr	r3, [r7, #16]
 8006cb6:	1ad3      	subs	r3, r2, r3
 8006cb8:	2b02      	cmp	r3, #2
 8006cba:	d907      	bls.n	8006ccc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006cbc:	2303      	movs	r3, #3
 8006cbe:	e150      	b.n	8006f62 <HAL_RCC_OscConfig+0x4e2>
 8006cc0:	40023800 	.word	0x40023800
 8006cc4:	42470000 	.word	0x42470000
 8006cc8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006ccc:	4b88      	ldr	r3, [pc, #544]	@ (8006ef0 <HAL_RCC_OscConfig+0x470>)
 8006cce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006cd0:	f003 0302 	and.w	r3, r3, #2
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d1ea      	bne.n	8006cae <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	f003 0304 	and.w	r3, r3, #4
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	f000 8097 	beq.w	8006e14 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006ce6:	2300      	movs	r3, #0
 8006ce8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006cea:	4b81      	ldr	r3, [pc, #516]	@ (8006ef0 <HAL_RCC_OscConfig+0x470>)
 8006cec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006cee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d10f      	bne.n	8006d16 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006cf6:	2300      	movs	r3, #0
 8006cf8:	60bb      	str	r3, [r7, #8]
 8006cfa:	4b7d      	ldr	r3, [pc, #500]	@ (8006ef0 <HAL_RCC_OscConfig+0x470>)
 8006cfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006cfe:	4a7c      	ldr	r2, [pc, #496]	@ (8006ef0 <HAL_RCC_OscConfig+0x470>)
 8006d00:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006d04:	6413      	str	r3, [r2, #64]	@ 0x40
 8006d06:	4b7a      	ldr	r3, [pc, #488]	@ (8006ef0 <HAL_RCC_OscConfig+0x470>)
 8006d08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d0a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006d0e:	60bb      	str	r3, [r7, #8]
 8006d10:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006d12:	2301      	movs	r3, #1
 8006d14:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006d16:	4b77      	ldr	r3, [pc, #476]	@ (8006ef4 <HAL_RCC_OscConfig+0x474>)
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	d118      	bne.n	8006d54 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006d22:	4b74      	ldr	r3, [pc, #464]	@ (8006ef4 <HAL_RCC_OscConfig+0x474>)
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	4a73      	ldr	r2, [pc, #460]	@ (8006ef4 <HAL_RCC_OscConfig+0x474>)
 8006d28:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006d2c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006d2e:	f7fc fa95 	bl	800325c <HAL_GetTick>
 8006d32:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006d34:	e008      	b.n	8006d48 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006d36:	f7fc fa91 	bl	800325c <HAL_GetTick>
 8006d3a:	4602      	mov	r2, r0
 8006d3c:	693b      	ldr	r3, [r7, #16]
 8006d3e:	1ad3      	subs	r3, r2, r3
 8006d40:	2b02      	cmp	r3, #2
 8006d42:	d901      	bls.n	8006d48 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006d44:	2303      	movs	r3, #3
 8006d46:	e10c      	b.n	8006f62 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006d48:	4b6a      	ldr	r3, [pc, #424]	@ (8006ef4 <HAL_RCC_OscConfig+0x474>)
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	d0f0      	beq.n	8006d36 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	689b      	ldr	r3, [r3, #8]
 8006d58:	2b01      	cmp	r3, #1
 8006d5a:	d106      	bne.n	8006d6a <HAL_RCC_OscConfig+0x2ea>
 8006d5c:	4b64      	ldr	r3, [pc, #400]	@ (8006ef0 <HAL_RCC_OscConfig+0x470>)
 8006d5e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006d60:	4a63      	ldr	r2, [pc, #396]	@ (8006ef0 <HAL_RCC_OscConfig+0x470>)
 8006d62:	f043 0301 	orr.w	r3, r3, #1
 8006d66:	6713      	str	r3, [r2, #112]	@ 0x70
 8006d68:	e01c      	b.n	8006da4 <HAL_RCC_OscConfig+0x324>
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	689b      	ldr	r3, [r3, #8]
 8006d6e:	2b05      	cmp	r3, #5
 8006d70:	d10c      	bne.n	8006d8c <HAL_RCC_OscConfig+0x30c>
 8006d72:	4b5f      	ldr	r3, [pc, #380]	@ (8006ef0 <HAL_RCC_OscConfig+0x470>)
 8006d74:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006d76:	4a5e      	ldr	r2, [pc, #376]	@ (8006ef0 <HAL_RCC_OscConfig+0x470>)
 8006d78:	f043 0304 	orr.w	r3, r3, #4
 8006d7c:	6713      	str	r3, [r2, #112]	@ 0x70
 8006d7e:	4b5c      	ldr	r3, [pc, #368]	@ (8006ef0 <HAL_RCC_OscConfig+0x470>)
 8006d80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006d82:	4a5b      	ldr	r2, [pc, #364]	@ (8006ef0 <HAL_RCC_OscConfig+0x470>)
 8006d84:	f043 0301 	orr.w	r3, r3, #1
 8006d88:	6713      	str	r3, [r2, #112]	@ 0x70
 8006d8a:	e00b      	b.n	8006da4 <HAL_RCC_OscConfig+0x324>
 8006d8c:	4b58      	ldr	r3, [pc, #352]	@ (8006ef0 <HAL_RCC_OscConfig+0x470>)
 8006d8e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006d90:	4a57      	ldr	r2, [pc, #348]	@ (8006ef0 <HAL_RCC_OscConfig+0x470>)
 8006d92:	f023 0301 	bic.w	r3, r3, #1
 8006d96:	6713      	str	r3, [r2, #112]	@ 0x70
 8006d98:	4b55      	ldr	r3, [pc, #340]	@ (8006ef0 <HAL_RCC_OscConfig+0x470>)
 8006d9a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006d9c:	4a54      	ldr	r2, [pc, #336]	@ (8006ef0 <HAL_RCC_OscConfig+0x470>)
 8006d9e:	f023 0304 	bic.w	r3, r3, #4
 8006da2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	689b      	ldr	r3, [r3, #8]
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d015      	beq.n	8006dd8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006dac:	f7fc fa56 	bl	800325c <HAL_GetTick>
 8006db0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006db2:	e00a      	b.n	8006dca <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006db4:	f7fc fa52 	bl	800325c <HAL_GetTick>
 8006db8:	4602      	mov	r2, r0
 8006dba:	693b      	ldr	r3, [r7, #16]
 8006dbc:	1ad3      	subs	r3, r2, r3
 8006dbe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006dc2:	4293      	cmp	r3, r2
 8006dc4:	d901      	bls.n	8006dca <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8006dc6:	2303      	movs	r3, #3
 8006dc8:	e0cb      	b.n	8006f62 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006dca:	4b49      	ldr	r3, [pc, #292]	@ (8006ef0 <HAL_RCC_OscConfig+0x470>)
 8006dcc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006dce:	f003 0302 	and.w	r3, r3, #2
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d0ee      	beq.n	8006db4 <HAL_RCC_OscConfig+0x334>
 8006dd6:	e014      	b.n	8006e02 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006dd8:	f7fc fa40 	bl	800325c <HAL_GetTick>
 8006ddc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006dde:	e00a      	b.n	8006df6 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006de0:	f7fc fa3c 	bl	800325c <HAL_GetTick>
 8006de4:	4602      	mov	r2, r0
 8006de6:	693b      	ldr	r3, [r7, #16]
 8006de8:	1ad3      	subs	r3, r2, r3
 8006dea:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006dee:	4293      	cmp	r3, r2
 8006df0:	d901      	bls.n	8006df6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8006df2:	2303      	movs	r3, #3
 8006df4:	e0b5      	b.n	8006f62 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006df6:	4b3e      	ldr	r3, [pc, #248]	@ (8006ef0 <HAL_RCC_OscConfig+0x470>)
 8006df8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006dfa:	f003 0302 	and.w	r3, r3, #2
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d1ee      	bne.n	8006de0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006e02:	7dfb      	ldrb	r3, [r7, #23]
 8006e04:	2b01      	cmp	r3, #1
 8006e06:	d105      	bne.n	8006e14 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006e08:	4b39      	ldr	r3, [pc, #228]	@ (8006ef0 <HAL_RCC_OscConfig+0x470>)
 8006e0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e0c:	4a38      	ldr	r2, [pc, #224]	@ (8006ef0 <HAL_RCC_OscConfig+0x470>)
 8006e0e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006e12:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	699b      	ldr	r3, [r3, #24]
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	f000 80a1 	beq.w	8006f60 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006e1e:	4b34      	ldr	r3, [pc, #208]	@ (8006ef0 <HAL_RCC_OscConfig+0x470>)
 8006e20:	689b      	ldr	r3, [r3, #8]
 8006e22:	f003 030c 	and.w	r3, r3, #12
 8006e26:	2b08      	cmp	r3, #8
 8006e28:	d05c      	beq.n	8006ee4 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	699b      	ldr	r3, [r3, #24]
 8006e2e:	2b02      	cmp	r3, #2
 8006e30:	d141      	bne.n	8006eb6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006e32:	4b31      	ldr	r3, [pc, #196]	@ (8006ef8 <HAL_RCC_OscConfig+0x478>)
 8006e34:	2200      	movs	r2, #0
 8006e36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006e38:	f7fc fa10 	bl	800325c <HAL_GetTick>
 8006e3c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006e3e:	e008      	b.n	8006e52 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006e40:	f7fc fa0c 	bl	800325c <HAL_GetTick>
 8006e44:	4602      	mov	r2, r0
 8006e46:	693b      	ldr	r3, [r7, #16]
 8006e48:	1ad3      	subs	r3, r2, r3
 8006e4a:	2b02      	cmp	r3, #2
 8006e4c:	d901      	bls.n	8006e52 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8006e4e:	2303      	movs	r3, #3
 8006e50:	e087      	b.n	8006f62 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006e52:	4b27      	ldr	r3, [pc, #156]	@ (8006ef0 <HAL_RCC_OscConfig+0x470>)
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d1f0      	bne.n	8006e40 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	69da      	ldr	r2, [r3, #28]
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	6a1b      	ldr	r3, [r3, #32]
 8006e66:	431a      	orrs	r2, r3
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e6c:	019b      	lsls	r3, r3, #6
 8006e6e:	431a      	orrs	r2, r3
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e74:	085b      	lsrs	r3, r3, #1
 8006e76:	3b01      	subs	r3, #1
 8006e78:	041b      	lsls	r3, r3, #16
 8006e7a:	431a      	orrs	r2, r3
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e80:	061b      	lsls	r3, r3, #24
 8006e82:	491b      	ldr	r1, [pc, #108]	@ (8006ef0 <HAL_RCC_OscConfig+0x470>)
 8006e84:	4313      	orrs	r3, r2
 8006e86:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006e88:	4b1b      	ldr	r3, [pc, #108]	@ (8006ef8 <HAL_RCC_OscConfig+0x478>)
 8006e8a:	2201      	movs	r2, #1
 8006e8c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006e8e:	f7fc f9e5 	bl	800325c <HAL_GetTick>
 8006e92:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006e94:	e008      	b.n	8006ea8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006e96:	f7fc f9e1 	bl	800325c <HAL_GetTick>
 8006e9a:	4602      	mov	r2, r0
 8006e9c:	693b      	ldr	r3, [r7, #16]
 8006e9e:	1ad3      	subs	r3, r2, r3
 8006ea0:	2b02      	cmp	r3, #2
 8006ea2:	d901      	bls.n	8006ea8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006ea4:	2303      	movs	r3, #3
 8006ea6:	e05c      	b.n	8006f62 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006ea8:	4b11      	ldr	r3, [pc, #68]	@ (8006ef0 <HAL_RCC_OscConfig+0x470>)
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	d0f0      	beq.n	8006e96 <HAL_RCC_OscConfig+0x416>
 8006eb4:	e054      	b.n	8006f60 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006eb6:	4b10      	ldr	r3, [pc, #64]	@ (8006ef8 <HAL_RCC_OscConfig+0x478>)
 8006eb8:	2200      	movs	r2, #0
 8006eba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006ebc:	f7fc f9ce 	bl	800325c <HAL_GetTick>
 8006ec0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006ec2:	e008      	b.n	8006ed6 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006ec4:	f7fc f9ca 	bl	800325c <HAL_GetTick>
 8006ec8:	4602      	mov	r2, r0
 8006eca:	693b      	ldr	r3, [r7, #16]
 8006ecc:	1ad3      	subs	r3, r2, r3
 8006ece:	2b02      	cmp	r3, #2
 8006ed0:	d901      	bls.n	8006ed6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8006ed2:	2303      	movs	r3, #3
 8006ed4:	e045      	b.n	8006f62 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006ed6:	4b06      	ldr	r3, [pc, #24]	@ (8006ef0 <HAL_RCC_OscConfig+0x470>)
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d1f0      	bne.n	8006ec4 <HAL_RCC_OscConfig+0x444>
 8006ee2:	e03d      	b.n	8006f60 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	699b      	ldr	r3, [r3, #24]
 8006ee8:	2b01      	cmp	r3, #1
 8006eea:	d107      	bne.n	8006efc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006eec:	2301      	movs	r3, #1
 8006eee:	e038      	b.n	8006f62 <HAL_RCC_OscConfig+0x4e2>
 8006ef0:	40023800 	.word	0x40023800
 8006ef4:	40007000 	.word	0x40007000
 8006ef8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006efc:	4b1b      	ldr	r3, [pc, #108]	@ (8006f6c <HAL_RCC_OscConfig+0x4ec>)
 8006efe:	685b      	ldr	r3, [r3, #4]
 8006f00:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	699b      	ldr	r3, [r3, #24]
 8006f06:	2b01      	cmp	r3, #1
 8006f08:	d028      	beq.n	8006f5c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006f14:	429a      	cmp	r2, r3
 8006f16:	d121      	bne.n	8006f5c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006f22:	429a      	cmp	r2, r3
 8006f24:	d11a      	bne.n	8006f5c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006f26:	68fa      	ldr	r2, [r7, #12]
 8006f28:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8006f2c:	4013      	ands	r3, r2
 8006f2e:	687a      	ldr	r2, [r7, #4]
 8006f30:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006f32:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006f34:	4293      	cmp	r3, r2
 8006f36:	d111      	bne.n	8006f5c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f42:	085b      	lsrs	r3, r3, #1
 8006f44:	3b01      	subs	r3, #1
 8006f46:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006f48:	429a      	cmp	r2, r3
 8006f4a:	d107      	bne.n	8006f5c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f56:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006f58:	429a      	cmp	r2, r3
 8006f5a:	d001      	beq.n	8006f60 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8006f5c:	2301      	movs	r3, #1
 8006f5e:	e000      	b.n	8006f62 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006f60:	2300      	movs	r3, #0
}
 8006f62:	4618      	mov	r0, r3
 8006f64:	3718      	adds	r7, #24
 8006f66:	46bd      	mov	sp, r7
 8006f68:	bd80      	pop	{r7, pc}
 8006f6a:	bf00      	nop
 8006f6c:	40023800 	.word	0x40023800

08006f70 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006f70:	b580      	push	{r7, lr}
 8006f72:	b084      	sub	sp, #16
 8006f74:	af00      	add	r7, sp, #0
 8006f76:	6078      	str	r0, [r7, #4]
 8006f78:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d101      	bne.n	8006f84 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006f80:	2301      	movs	r3, #1
 8006f82:	e0cc      	b.n	800711e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006f84:	4b68      	ldr	r3, [pc, #416]	@ (8007128 <HAL_RCC_ClockConfig+0x1b8>)
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	f003 030f 	and.w	r3, r3, #15
 8006f8c:	683a      	ldr	r2, [r7, #0]
 8006f8e:	429a      	cmp	r2, r3
 8006f90:	d90c      	bls.n	8006fac <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006f92:	4b65      	ldr	r3, [pc, #404]	@ (8007128 <HAL_RCC_ClockConfig+0x1b8>)
 8006f94:	683a      	ldr	r2, [r7, #0]
 8006f96:	b2d2      	uxtb	r2, r2
 8006f98:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006f9a:	4b63      	ldr	r3, [pc, #396]	@ (8007128 <HAL_RCC_ClockConfig+0x1b8>)
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	f003 030f 	and.w	r3, r3, #15
 8006fa2:	683a      	ldr	r2, [r7, #0]
 8006fa4:	429a      	cmp	r2, r3
 8006fa6:	d001      	beq.n	8006fac <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006fa8:	2301      	movs	r3, #1
 8006faa:	e0b8      	b.n	800711e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	f003 0302 	and.w	r3, r3, #2
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	d020      	beq.n	8006ffa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	f003 0304 	and.w	r3, r3, #4
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d005      	beq.n	8006fd0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006fc4:	4b59      	ldr	r3, [pc, #356]	@ (800712c <HAL_RCC_ClockConfig+0x1bc>)
 8006fc6:	689b      	ldr	r3, [r3, #8]
 8006fc8:	4a58      	ldr	r2, [pc, #352]	@ (800712c <HAL_RCC_ClockConfig+0x1bc>)
 8006fca:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8006fce:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	f003 0308 	and.w	r3, r3, #8
 8006fd8:	2b00      	cmp	r3, #0
 8006fda:	d005      	beq.n	8006fe8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006fdc:	4b53      	ldr	r3, [pc, #332]	@ (800712c <HAL_RCC_ClockConfig+0x1bc>)
 8006fde:	689b      	ldr	r3, [r3, #8]
 8006fe0:	4a52      	ldr	r2, [pc, #328]	@ (800712c <HAL_RCC_ClockConfig+0x1bc>)
 8006fe2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8006fe6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006fe8:	4b50      	ldr	r3, [pc, #320]	@ (800712c <HAL_RCC_ClockConfig+0x1bc>)
 8006fea:	689b      	ldr	r3, [r3, #8]
 8006fec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	689b      	ldr	r3, [r3, #8]
 8006ff4:	494d      	ldr	r1, [pc, #308]	@ (800712c <HAL_RCC_ClockConfig+0x1bc>)
 8006ff6:	4313      	orrs	r3, r2
 8006ff8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	f003 0301 	and.w	r3, r3, #1
 8007002:	2b00      	cmp	r3, #0
 8007004:	d044      	beq.n	8007090 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	685b      	ldr	r3, [r3, #4]
 800700a:	2b01      	cmp	r3, #1
 800700c:	d107      	bne.n	800701e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800700e:	4b47      	ldr	r3, [pc, #284]	@ (800712c <HAL_RCC_ClockConfig+0x1bc>)
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007016:	2b00      	cmp	r3, #0
 8007018:	d119      	bne.n	800704e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800701a:	2301      	movs	r3, #1
 800701c:	e07f      	b.n	800711e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	685b      	ldr	r3, [r3, #4]
 8007022:	2b02      	cmp	r3, #2
 8007024:	d003      	beq.n	800702e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800702a:	2b03      	cmp	r3, #3
 800702c:	d107      	bne.n	800703e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800702e:	4b3f      	ldr	r3, [pc, #252]	@ (800712c <HAL_RCC_ClockConfig+0x1bc>)
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007036:	2b00      	cmp	r3, #0
 8007038:	d109      	bne.n	800704e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800703a:	2301      	movs	r3, #1
 800703c:	e06f      	b.n	800711e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800703e:	4b3b      	ldr	r3, [pc, #236]	@ (800712c <HAL_RCC_ClockConfig+0x1bc>)
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	f003 0302 	and.w	r3, r3, #2
 8007046:	2b00      	cmp	r3, #0
 8007048:	d101      	bne.n	800704e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800704a:	2301      	movs	r3, #1
 800704c:	e067      	b.n	800711e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800704e:	4b37      	ldr	r3, [pc, #220]	@ (800712c <HAL_RCC_ClockConfig+0x1bc>)
 8007050:	689b      	ldr	r3, [r3, #8]
 8007052:	f023 0203 	bic.w	r2, r3, #3
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	685b      	ldr	r3, [r3, #4]
 800705a:	4934      	ldr	r1, [pc, #208]	@ (800712c <HAL_RCC_ClockConfig+0x1bc>)
 800705c:	4313      	orrs	r3, r2
 800705e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007060:	f7fc f8fc 	bl	800325c <HAL_GetTick>
 8007064:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007066:	e00a      	b.n	800707e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007068:	f7fc f8f8 	bl	800325c <HAL_GetTick>
 800706c:	4602      	mov	r2, r0
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	1ad3      	subs	r3, r2, r3
 8007072:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007076:	4293      	cmp	r3, r2
 8007078:	d901      	bls.n	800707e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800707a:	2303      	movs	r3, #3
 800707c:	e04f      	b.n	800711e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800707e:	4b2b      	ldr	r3, [pc, #172]	@ (800712c <HAL_RCC_ClockConfig+0x1bc>)
 8007080:	689b      	ldr	r3, [r3, #8]
 8007082:	f003 020c 	and.w	r2, r3, #12
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	685b      	ldr	r3, [r3, #4]
 800708a:	009b      	lsls	r3, r3, #2
 800708c:	429a      	cmp	r2, r3
 800708e:	d1eb      	bne.n	8007068 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007090:	4b25      	ldr	r3, [pc, #148]	@ (8007128 <HAL_RCC_ClockConfig+0x1b8>)
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	f003 030f 	and.w	r3, r3, #15
 8007098:	683a      	ldr	r2, [r7, #0]
 800709a:	429a      	cmp	r2, r3
 800709c:	d20c      	bcs.n	80070b8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800709e:	4b22      	ldr	r3, [pc, #136]	@ (8007128 <HAL_RCC_ClockConfig+0x1b8>)
 80070a0:	683a      	ldr	r2, [r7, #0]
 80070a2:	b2d2      	uxtb	r2, r2
 80070a4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80070a6:	4b20      	ldr	r3, [pc, #128]	@ (8007128 <HAL_RCC_ClockConfig+0x1b8>)
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	f003 030f 	and.w	r3, r3, #15
 80070ae:	683a      	ldr	r2, [r7, #0]
 80070b0:	429a      	cmp	r2, r3
 80070b2:	d001      	beq.n	80070b8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80070b4:	2301      	movs	r3, #1
 80070b6:	e032      	b.n	800711e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	f003 0304 	and.w	r3, r3, #4
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	d008      	beq.n	80070d6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80070c4:	4b19      	ldr	r3, [pc, #100]	@ (800712c <HAL_RCC_ClockConfig+0x1bc>)
 80070c6:	689b      	ldr	r3, [r3, #8]
 80070c8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	68db      	ldr	r3, [r3, #12]
 80070d0:	4916      	ldr	r1, [pc, #88]	@ (800712c <HAL_RCC_ClockConfig+0x1bc>)
 80070d2:	4313      	orrs	r3, r2
 80070d4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	f003 0308 	and.w	r3, r3, #8
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d009      	beq.n	80070f6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80070e2:	4b12      	ldr	r3, [pc, #72]	@ (800712c <HAL_RCC_ClockConfig+0x1bc>)
 80070e4:	689b      	ldr	r3, [r3, #8]
 80070e6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	691b      	ldr	r3, [r3, #16]
 80070ee:	00db      	lsls	r3, r3, #3
 80070f0:	490e      	ldr	r1, [pc, #56]	@ (800712c <HAL_RCC_ClockConfig+0x1bc>)
 80070f2:	4313      	orrs	r3, r2
 80070f4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80070f6:	f000 f821 	bl	800713c <HAL_RCC_GetSysClockFreq>
 80070fa:	4602      	mov	r2, r0
 80070fc:	4b0b      	ldr	r3, [pc, #44]	@ (800712c <HAL_RCC_ClockConfig+0x1bc>)
 80070fe:	689b      	ldr	r3, [r3, #8]
 8007100:	091b      	lsrs	r3, r3, #4
 8007102:	f003 030f 	and.w	r3, r3, #15
 8007106:	490a      	ldr	r1, [pc, #40]	@ (8007130 <HAL_RCC_ClockConfig+0x1c0>)
 8007108:	5ccb      	ldrb	r3, [r1, r3]
 800710a:	fa22 f303 	lsr.w	r3, r2, r3
 800710e:	4a09      	ldr	r2, [pc, #36]	@ (8007134 <HAL_RCC_ClockConfig+0x1c4>)
 8007110:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8007112:	4b09      	ldr	r3, [pc, #36]	@ (8007138 <HAL_RCC_ClockConfig+0x1c8>)
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	4618      	mov	r0, r3
 8007118:	f7fa fd50 	bl	8001bbc <HAL_InitTick>

  return HAL_OK;
 800711c:	2300      	movs	r3, #0
}
 800711e:	4618      	mov	r0, r3
 8007120:	3710      	adds	r7, #16
 8007122:	46bd      	mov	sp, r7
 8007124:	bd80      	pop	{r7, pc}
 8007126:	bf00      	nop
 8007128:	40023c00 	.word	0x40023c00
 800712c:	40023800 	.word	0x40023800
 8007130:	0800da1c 	.word	0x0800da1c
 8007134:	20000004 	.word	0x20000004
 8007138:	20000058 	.word	0x20000058

0800713c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800713c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007140:	b094      	sub	sp, #80	@ 0x50
 8007142:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8007144:	2300      	movs	r3, #0
 8007146:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8007148:	2300      	movs	r3, #0
 800714a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 800714c:	2300      	movs	r3, #0
 800714e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8007150:	2300      	movs	r3, #0
 8007152:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007154:	4b79      	ldr	r3, [pc, #484]	@ (800733c <HAL_RCC_GetSysClockFreq+0x200>)
 8007156:	689b      	ldr	r3, [r3, #8]
 8007158:	f003 030c 	and.w	r3, r3, #12
 800715c:	2b08      	cmp	r3, #8
 800715e:	d00d      	beq.n	800717c <HAL_RCC_GetSysClockFreq+0x40>
 8007160:	2b08      	cmp	r3, #8
 8007162:	f200 80e1 	bhi.w	8007328 <HAL_RCC_GetSysClockFreq+0x1ec>
 8007166:	2b00      	cmp	r3, #0
 8007168:	d002      	beq.n	8007170 <HAL_RCC_GetSysClockFreq+0x34>
 800716a:	2b04      	cmp	r3, #4
 800716c:	d003      	beq.n	8007176 <HAL_RCC_GetSysClockFreq+0x3a>
 800716e:	e0db      	b.n	8007328 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007170:	4b73      	ldr	r3, [pc, #460]	@ (8007340 <HAL_RCC_GetSysClockFreq+0x204>)
 8007172:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8007174:	e0db      	b.n	800732e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007176:	4b73      	ldr	r3, [pc, #460]	@ (8007344 <HAL_RCC_GetSysClockFreq+0x208>)
 8007178:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800717a:	e0d8      	b.n	800732e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800717c:	4b6f      	ldr	r3, [pc, #444]	@ (800733c <HAL_RCC_GetSysClockFreq+0x200>)
 800717e:	685b      	ldr	r3, [r3, #4]
 8007180:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007184:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007186:	4b6d      	ldr	r3, [pc, #436]	@ (800733c <HAL_RCC_GetSysClockFreq+0x200>)
 8007188:	685b      	ldr	r3, [r3, #4]
 800718a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800718e:	2b00      	cmp	r3, #0
 8007190:	d063      	beq.n	800725a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007192:	4b6a      	ldr	r3, [pc, #424]	@ (800733c <HAL_RCC_GetSysClockFreq+0x200>)
 8007194:	685b      	ldr	r3, [r3, #4]
 8007196:	099b      	lsrs	r3, r3, #6
 8007198:	2200      	movs	r2, #0
 800719a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800719c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800719e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80071a4:	633b      	str	r3, [r7, #48]	@ 0x30
 80071a6:	2300      	movs	r3, #0
 80071a8:	637b      	str	r3, [r7, #52]	@ 0x34
 80071aa:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80071ae:	4622      	mov	r2, r4
 80071b0:	462b      	mov	r3, r5
 80071b2:	f04f 0000 	mov.w	r0, #0
 80071b6:	f04f 0100 	mov.w	r1, #0
 80071ba:	0159      	lsls	r1, r3, #5
 80071bc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80071c0:	0150      	lsls	r0, r2, #5
 80071c2:	4602      	mov	r2, r0
 80071c4:	460b      	mov	r3, r1
 80071c6:	4621      	mov	r1, r4
 80071c8:	1a51      	subs	r1, r2, r1
 80071ca:	6139      	str	r1, [r7, #16]
 80071cc:	4629      	mov	r1, r5
 80071ce:	eb63 0301 	sbc.w	r3, r3, r1
 80071d2:	617b      	str	r3, [r7, #20]
 80071d4:	f04f 0200 	mov.w	r2, #0
 80071d8:	f04f 0300 	mov.w	r3, #0
 80071dc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80071e0:	4659      	mov	r1, fp
 80071e2:	018b      	lsls	r3, r1, #6
 80071e4:	4651      	mov	r1, sl
 80071e6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80071ea:	4651      	mov	r1, sl
 80071ec:	018a      	lsls	r2, r1, #6
 80071ee:	4651      	mov	r1, sl
 80071f0:	ebb2 0801 	subs.w	r8, r2, r1
 80071f4:	4659      	mov	r1, fp
 80071f6:	eb63 0901 	sbc.w	r9, r3, r1
 80071fa:	f04f 0200 	mov.w	r2, #0
 80071fe:	f04f 0300 	mov.w	r3, #0
 8007202:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007206:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800720a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800720e:	4690      	mov	r8, r2
 8007210:	4699      	mov	r9, r3
 8007212:	4623      	mov	r3, r4
 8007214:	eb18 0303 	adds.w	r3, r8, r3
 8007218:	60bb      	str	r3, [r7, #8]
 800721a:	462b      	mov	r3, r5
 800721c:	eb49 0303 	adc.w	r3, r9, r3
 8007220:	60fb      	str	r3, [r7, #12]
 8007222:	f04f 0200 	mov.w	r2, #0
 8007226:	f04f 0300 	mov.w	r3, #0
 800722a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800722e:	4629      	mov	r1, r5
 8007230:	024b      	lsls	r3, r1, #9
 8007232:	4621      	mov	r1, r4
 8007234:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8007238:	4621      	mov	r1, r4
 800723a:	024a      	lsls	r2, r1, #9
 800723c:	4610      	mov	r0, r2
 800723e:	4619      	mov	r1, r3
 8007240:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007242:	2200      	movs	r2, #0
 8007244:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007246:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007248:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800724c:	f7f9 f820 	bl	8000290 <__aeabi_uldivmod>
 8007250:	4602      	mov	r2, r0
 8007252:	460b      	mov	r3, r1
 8007254:	4613      	mov	r3, r2
 8007256:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007258:	e058      	b.n	800730c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800725a:	4b38      	ldr	r3, [pc, #224]	@ (800733c <HAL_RCC_GetSysClockFreq+0x200>)
 800725c:	685b      	ldr	r3, [r3, #4]
 800725e:	099b      	lsrs	r3, r3, #6
 8007260:	2200      	movs	r2, #0
 8007262:	4618      	mov	r0, r3
 8007264:	4611      	mov	r1, r2
 8007266:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800726a:	623b      	str	r3, [r7, #32]
 800726c:	2300      	movs	r3, #0
 800726e:	627b      	str	r3, [r7, #36]	@ 0x24
 8007270:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8007274:	4642      	mov	r2, r8
 8007276:	464b      	mov	r3, r9
 8007278:	f04f 0000 	mov.w	r0, #0
 800727c:	f04f 0100 	mov.w	r1, #0
 8007280:	0159      	lsls	r1, r3, #5
 8007282:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007286:	0150      	lsls	r0, r2, #5
 8007288:	4602      	mov	r2, r0
 800728a:	460b      	mov	r3, r1
 800728c:	4641      	mov	r1, r8
 800728e:	ebb2 0a01 	subs.w	sl, r2, r1
 8007292:	4649      	mov	r1, r9
 8007294:	eb63 0b01 	sbc.w	fp, r3, r1
 8007298:	f04f 0200 	mov.w	r2, #0
 800729c:	f04f 0300 	mov.w	r3, #0
 80072a0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80072a4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80072a8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80072ac:	ebb2 040a 	subs.w	r4, r2, sl
 80072b0:	eb63 050b 	sbc.w	r5, r3, fp
 80072b4:	f04f 0200 	mov.w	r2, #0
 80072b8:	f04f 0300 	mov.w	r3, #0
 80072bc:	00eb      	lsls	r3, r5, #3
 80072be:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80072c2:	00e2      	lsls	r2, r4, #3
 80072c4:	4614      	mov	r4, r2
 80072c6:	461d      	mov	r5, r3
 80072c8:	4643      	mov	r3, r8
 80072ca:	18e3      	adds	r3, r4, r3
 80072cc:	603b      	str	r3, [r7, #0]
 80072ce:	464b      	mov	r3, r9
 80072d0:	eb45 0303 	adc.w	r3, r5, r3
 80072d4:	607b      	str	r3, [r7, #4]
 80072d6:	f04f 0200 	mov.w	r2, #0
 80072da:	f04f 0300 	mov.w	r3, #0
 80072de:	e9d7 4500 	ldrd	r4, r5, [r7]
 80072e2:	4629      	mov	r1, r5
 80072e4:	028b      	lsls	r3, r1, #10
 80072e6:	4621      	mov	r1, r4
 80072e8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80072ec:	4621      	mov	r1, r4
 80072ee:	028a      	lsls	r2, r1, #10
 80072f0:	4610      	mov	r0, r2
 80072f2:	4619      	mov	r1, r3
 80072f4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80072f6:	2200      	movs	r2, #0
 80072f8:	61bb      	str	r3, [r7, #24]
 80072fa:	61fa      	str	r2, [r7, #28]
 80072fc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007300:	f7f8 ffc6 	bl	8000290 <__aeabi_uldivmod>
 8007304:	4602      	mov	r2, r0
 8007306:	460b      	mov	r3, r1
 8007308:	4613      	mov	r3, r2
 800730a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800730c:	4b0b      	ldr	r3, [pc, #44]	@ (800733c <HAL_RCC_GetSysClockFreq+0x200>)
 800730e:	685b      	ldr	r3, [r3, #4]
 8007310:	0c1b      	lsrs	r3, r3, #16
 8007312:	f003 0303 	and.w	r3, r3, #3
 8007316:	3301      	adds	r3, #1
 8007318:	005b      	lsls	r3, r3, #1
 800731a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 800731c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800731e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007320:	fbb2 f3f3 	udiv	r3, r2, r3
 8007324:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8007326:	e002      	b.n	800732e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007328:	4b05      	ldr	r3, [pc, #20]	@ (8007340 <HAL_RCC_GetSysClockFreq+0x204>)
 800732a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800732c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800732e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8007330:	4618      	mov	r0, r3
 8007332:	3750      	adds	r7, #80	@ 0x50
 8007334:	46bd      	mov	sp, r7
 8007336:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800733a:	bf00      	nop
 800733c:	40023800 	.word	0x40023800
 8007340:	00f42400 	.word	0x00f42400
 8007344:	007a1200 	.word	0x007a1200

08007348 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007348:	b480      	push	{r7}
 800734a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800734c:	4b03      	ldr	r3, [pc, #12]	@ (800735c <HAL_RCC_GetHCLKFreq+0x14>)
 800734e:	681b      	ldr	r3, [r3, #0]
}
 8007350:	4618      	mov	r0, r3
 8007352:	46bd      	mov	sp, r7
 8007354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007358:	4770      	bx	lr
 800735a:	bf00      	nop
 800735c:	20000004 	.word	0x20000004

08007360 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007360:	b580      	push	{r7, lr}
 8007362:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007364:	f7ff fff0 	bl	8007348 <HAL_RCC_GetHCLKFreq>
 8007368:	4602      	mov	r2, r0
 800736a:	4b05      	ldr	r3, [pc, #20]	@ (8007380 <HAL_RCC_GetPCLK1Freq+0x20>)
 800736c:	689b      	ldr	r3, [r3, #8]
 800736e:	0a9b      	lsrs	r3, r3, #10
 8007370:	f003 0307 	and.w	r3, r3, #7
 8007374:	4903      	ldr	r1, [pc, #12]	@ (8007384 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007376:	5ccb      	ldrb	r3, [r1, r3]
 8007378:	fa22 f303 	lsr.w	r3, r2, r3
}
 800737c:	4618      	mov	r0, r3
 800737e:	bd80      	pop	{r7, pc}
 8007380:	40023800 	.word	0x40023800
 8007384:	0800da2c 	.word	0x0800da2c

08007388 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007388:	b580      	push	{r7, lr}
 800738a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800738c:	f7ff ffdc 	bl	8007348 <HAL_RCC_GetHCLKFreq>
 8007390:	4602      	mov	r2, r0
 8007392:	4b05      	ldr	r3, [pc, #20]	@ (80073a8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007394:	689b      	ldr	r3, [r3, #8]
 8007396:	0b5b      	lsrs	r3, r3, #13
 8007398:	f003 0307 	and.w	r3, r3, #7
 800739c:	4903      	ldr	r1, [pc, #12]	@ (80073ac <HAL_RCC_GetPCLK2Freq+0x24>)
 800739e:	5ccb      	ldrb	r3, [r1, r3]
 80073a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80073a4:	4618      	mov	r0, r3
 80073a6:	bd80      	pop	{r7, pc}
 80073a8:	40023800 	.word	0x40023800
 80073ac:	0800da2c 	.word	0x0800da2c

080073b0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80073b0:	b480      	push	{r7}
 80073b2:	b083      	sub	sp, #12
 80073b4:	af00      	add	r7, sp, #0
 80073b6:	6078      	str	r0, [r7, #4]
 80073b8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	220f      	movs	r2, #15
 80073be:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80073c0:	4b12      	ldr	r3, [pc, #72]	@ (800740c <HAL_RCC_GetClockConfig+0x5c>)
 80073c2:	689b      	ldr	r3, [r3, #8]
 80073c4:	f003 0203 	and.w	r2, r3, #3
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80073cc:	4b0f      	ldr	r3, [pc, #60]	@ (800740c <HAL_RCC_GetClockConfig+0x5c>)
 80073ce:	689b      	ldr	r3, [r3, #8]
 80073d0:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80073d8:	4b0c      	ldr	r3, [pc, #48]	@ (800740c <HAL_RCC_GetClockConfig+0x5c>)
 80073da:	689b      	ldr	r3, [r3, #8]
 80073dc:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80073e4:	4b09      	ldr	r3, [pc, #36]	@ (800740c <HAL_RCC_GetClockConfig+0x5c>)
 80073e6:	689b      	ldr	r3, [r3, #8]
 80073e8:	08db      	lsrs	r3, r3, #3
 80073ea:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80073f2:	4b07      	ldr	r3, [pc, #28]	@ (8007410 <HAL_RCC_GetClockConfig+0x60>)
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	f003 020f 	and.w	r2, r3, #15
 80073fa:	683b      	ldr	r3, [r7, #0]
 80073fc:	601a      	str	r2, [r3, #0]
}
 80073fe:	bf00      	nop
 8007400:	370c      	adds	r7, #12
 8007402:	46bd      	mov	sp, r7
 8007404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007408:	4770      	bx	lr
 800740a:	bf00      	nop
 800740c:	40023800 	.word	0x40023800
 8007410:	40023c00 	.word	0x40023c00

08007414 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007414:	b580      	push	{r7, lr}
 8007416:	b086      	sub	sp, #24
 8007418:	af00      	add	r7, sp, #0
 800741a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800741c:	2300      	movs	r3, #0
 800741e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8007420:	2300      	movs	r3, #0
 8007422:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	f003 0301 	and.w	r3, r3, #1
 800742c:	2b00      	cmp	r3, #0
 800742e:	d10b      	bne.n	8007448 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	f003 0302 	and.w	r3, r3, #2
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8007438:	2b00      	cmp	r3, #0
 800743a:	d105      	bne.n	8007448 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	f003 0340 	and.w	r3, r3, #64	@ 0x40
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8007444:	2b00      	cmp	r3, #0
 8007446:	d075      	beq.n	8007534 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8007448:	4b91      	ldr	r3, [pc, #580]	@ (8007690 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 800744a:	2200      	movs	r2, #0
 800744c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800744e:	f7fb ff05 	bl	800325c <HAL_GetTick>
 8007452:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007454:	e008      	b.n	8007468 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8007456:	f7fb ff01 	bl	800325c <HAL_GetTick>
 800745a:	4602      	mov	r2, r0
 800745c:	697b      	ldr	r3, [r7, #20]
 800745e:	1ad3      	subs	r3, r2, r3
 8007460:	2b02      	cmp	r3, #2
 8007462:	d901      	bls.n	8007468 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007464:	2303      	movs	r3, #3
 8007466:	e189      	b.n	800777c <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007468:	4b8a      	ldr	r3, [pc, #552]	@ (8007694 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007470:	2b00      	cmp	r3, #0
 8007472:	d1f0      	bne.n	8007456 <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	f003 0301 	and.w	r3, r3, #1
 800747c:	2b00      	cmp	r3, #0
 800747e:	d009      	beq.n	8007494 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	685b      	ldr	r3, [r3, #4]
 8007484:	019a      	lsls	r2, r3, #6
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	689b      	ldr	r3, [r3, #8]
 800748a:	071b      	lsls	r3, r3, #28
 800748c:	4981      	ldr	r1, [pc, #516]	@ (8007694 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800748e:	4313      	orrs	r3, r2
 8007490:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	f003 0302 	and.w	r3, r3, #2
 800749c:	2b00      	cmp	r3, #0
 800749e:	d01f      	beq.n	80074e0 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80074a0:	4b7c      	ldr	r3, [pc, #496]	@ (8007694 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80074a2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80074a6:	0f1b      	lsrs	r3, r3, #28
 80074a8:	f003 0307 	and.w	r3, r3, #7
 80074ac:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	685b      	ldr	r3, [r3, #4]
 80074b2:	019a      	lsls	r2, r3, #6
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	68db      	ldr	r3, [r3, #12]
 80074b8:	061b      	lsls	r3, r3, #24
 80074ba:	431a      	orrs	r2, r3
 80074bc:	693b      	ldr	r3, [r7, #16]
 80074be:	071b      	lsls	r3, r3, #28
 80074c0:	4974      	ldr	r1, [pc, #464]	@ (8007694 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80074c2:	4313      	orrs	r3, r2
 80074c4:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80074c8:	4b72      	ldr	r3, [pc, #456]	@ (8007694 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80074ca:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80074ce:	f023 021f 	bic.w	r2, r3, #31
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	69db      	ldr	r3, [r3, #28]
 80074d6:	3b01      	subs	r3, #1
 80074d8:	496e      	ldr	r1, [pc, #440]	@ (8007694 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80074da:	4313      	orrs	r3, r2
 80074dc:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d00d      	beq.n	8007508 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ,
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	685b      	ldr	r3, [r3, #4]
 80074f0:	019a      	lsls	r2, r3, #6
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	68db      	ldr	r3, [r3, #12]
 80074f6:	061b      	lsls	r3, r3, #24
 80074f8:	431a      	orrs	r2, r3
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	689b      	ldr	r3, [r3, #8]
 80074fe:	071b      	lsls	r3, r3, #28
 8007500:	4964      	ldr	r1, [pc, #400]	@ (8007694 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007502:	4313      	orrs	r3, r2
 8007504:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                                     PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8007508:	4b61      	ldr	r3, [pc, #388]	@ (8007690 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 800750a:	2201      	movs	r2, #1
 800750c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800750e:	f7fb fea5 	bl	800325c <HAL_GetTick>
 8007512:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007514:	e008      	b.n	8007528 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8007516:	f7fb fea1 	bl	800325c <HAL_GetTick>
 800751a:	4602      	mov	r2, r0
 800751c:	697b      	ldr	r3, [r7, #20]
 800751e:	1ad3      	subs	r3, r2, r3
 8007520:	2b02      	cmp	r3, #2
 8007522:	d901      	bls.n	8007528 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007524:	2303      	movs	r3, #3
 8007526:	e129      	b.n	800777c <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007528:	4b5a      	ldr	r3, [pc, #360]	@ (8007694 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007530:	2b00      	cmp	r3, #0
 8007532:	d0f0      	beq.n	8007516 <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	f003 0304 	and.w	r3, r3, #4
 800753c:	2b00      	cmp	r3, #0
 800753e:	d105      	bne.n	800754c <HAL_RCCEx_PeriphCLKConfig+0x138>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	f003 0308 	and.w	r3, r3, #8
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8007548:	2b00      	cmp	r3, #0
 800754a:	d079      	beq.n	8007640 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800754c:	4b52      	ldr	r3, [pc, #328]	@ (8007698 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 800754e:	2200      	movs	r2, #0
 8007550:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007552:	f7fb fe83 	bl	800325c <HAL_GetTick>
 8007556:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8007558:	e008      	b.n	800756c <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800755a:	f7fb fe7f 	bl	800325c <HAL_GetTick>
 800755e:	4602      	mov	r2, r0
 8007560:	697b      	ldr	r3, [r7, #20]
 8007562:	1ad3      	subs	r3, r2, r3
 8007564:	2b02      	cmp	r3, #2
 8007566:	d901      	bls.n	800756c <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007568:	2303      	movs	r3, #3
 800756a:	e107      	b.n	800777c <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800756c:	4b49      	ldr	r3, [pc, #292]	@ (8007694 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007574:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007578:	d0ef      	beq.n	800755a <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	f003 0304 	and.w	r3, r3, #4
 8007582:	2b00      	cmp	r3, #0
 8007584:	d020      	beq.n	80075c8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8007586:	4b43      	ldr	r3, [pc, #268]	@ (8007694 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007588:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800758c:	0f1b      	lsrs	r3, r3, #28
 800758e:	f003 0307 	and.w	r3, r3, #7
 8007592:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	691b      	ldr	r3, [r3, #16]
 8007598:	019a      	lsls	r2, r3, #6
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	695b      	ldr	r3, [r3, #20]
 800759e:	061b      	lsls	r3, r3, #24
 80075a0:	431a      	orrs	r2, r3
 80075a2:	693b      	ldr	r3, [r7, #16]
 80075a4:	071b      	lsls	r3, r3, #28
 80075a6:	493b      	ldr	r1, [pc, #236]	@ (8007694 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80075a8:	4313      	orrs	r3, r2
 80075aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80075ae:	4b39      	ldr	r3, [pc, #228]	@ (8007694 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80075b0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80075b4:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	6a1b      	ldr	r3, [r3, #32]
 80075bc:	3b01      	subs	r3, #1
 80075be:	021b      	lsls	r3, r3, #8
 80075c0:	4934      	ldr	r1, [pc, #208]	@ (8007694 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80075c2:	4313      	orrs	r3, r2
 80075c4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	f003 0308 	and.w	r3, r3, #8
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	d01e      	beq.n	8007612 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80075d4:	4b2f      	ldr	r3, [pc, #188]	@ (8007694 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80075d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80075da:	0e1b      	lsrs	r3, r3, #24
 80075dc:	f003 030f 	and.w	r3, r3, #15
 80075e0:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	691b      	ldr	r3, [r3, #16]
 80075e6:	019a      	lsls	r2, r3, #6
 80075e8:	693b      	ldr	r3, [r7, #16]
 80075ea:	061b      	lsls	r3, r3, #24
 80075ec:	431a      	orrs	r2, r3
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	699b      	ldr	r3, [r3, #24]
 80075f2:	071b      	lsls	r3, r3, #28
 80075f4:	4927      	ldr	r1, [pc, #156]	@ (8007694 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80075f6:	4313      	orrs	r3, r2
 80075f8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80075fc:	4b25      	ldr	r3, [pc, #148]	@ (8007694 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80075fe:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007602:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800760a:	4922      	ldr	r1, [pc, #136]	@ (8007694 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800760c:	4313      	orrs	r3, r2
 800760e:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8007612:	4b21      	ldr	r3, [pc, #132]	@ (8007698 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8007614:	2201      	movs	r2, #1
 8007616:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007618:	f7fb fe20 	bl	800325c <HAL_GetTick>
 800761c:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800761e:	e008      	b.n	8007632 <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8007620:	f7fb fe1c 	bl	800325c <HAL_GetTick>
 8007624:	4602      	mov	r2, r0
 8007626:	697b      	ldr	r3, [r7, #20]
 8007628:	1ad3      	subs	r3, r2, r3
 800762a:	2b02      	cmp	r3, #2
 800762c:	d901      	bls.n	8007632 <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800762e:	2303      	movs	r3, #3
 8007630:	e0a4      	b.n	800777c <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8007632:	4b18      	ldr	r3, [pc, #96]	@ (8007694 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800763a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800763e:	d1ef      	bne.n	8007620 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	f003 0320 	and.w	r3, r3, #32
 8007648:	2b00      	cmp	r3, #0
 800764a:	f000 808b 	beq.w	8007764 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800764e:	2300      	movs	r3, #0
 8007650:	60fb      	str	r3, [r7, #12]
 8007652:	4b10      	ldr	r3, [pc, #64]	@ (8007694 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007654:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007656:	4a0f      	ldr	r2, [pc, #60]	@ (8007694 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007658:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800765c:	6413      	str	r3, [r2, #64]	@ 0x40
 800765e:	4b0d      	ldr	r3, [pc, #52]	@ (8007694 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007660:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007662:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007666:	60fb      	str	r3, [r7, #12]
 8007668:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800766a:	4b0c      	ldr	r3, [pc, #48]	@ (800769c <HAL_RCCEx_PeriphCLKConfig+0x288>)
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	4a0b      	ldr	r2, [pc, #44]	@ (800769c <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8007670:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007674:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8007676:	f7fb fdf1 	bl	800325c <HAL_GetTick>
 800767a:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 800767c:	e010      	b.n	80076a0 <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800767e:	f7fb fded 	bl	800325c <HAL_GetTick>
 8007682:	4602      	mov	r2, r0
 8007684:	697b      	ldr	r3, [r7, #20]
 8007686:	1ad3      	subs	r3, r2, r3
 8007688:	2b02      	cmp	r3, #2
 800768a:	d909      	bls.n	80076a0 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 800768c:	2303      	movs	r3, #3
 800768e:	e075      	b.n	800777c <HAL_RCCEx_PeriphCLKConfig+0x368>
 8007690:	42470068 	.word	0x42470068
 8007694:	40023800 	.word	0x40023800
 8007698:	42470070 	.word	0x42470070
 800769c:	40007000 	.word	0x40007000
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 80076a0:	4b38      	ldr	r3, [pc, #224]	@ (8007784 <HAL_RCCEx_PeriphCLKConfig+0x370>)
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	d0e8      	beq.n	800767e <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80076ac:	4b36      	ldr	r3, [pc, #216]	@ (8007788 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80076ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80076b0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80076b4:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80076b6:	693b      	ldr	r3, [r7, #16]
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	d02f      	beq.n	800771c <HAL_RCCEx_PeriphCLKConfig+0x308>
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076c0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80076c4:	693a      	ldr	r2, [r7, #16]
 80076c6:	429a      	cmp	r2, r3
 80076c8:	d028      	beq.n	800771c <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80076ca:	4b2f      	ldr	r3, [pc, #188]	@ (8007788 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80076cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80076ce:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80076d2:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80076d4:	4b2d      	ldr	r3, [pc, #180]	@ (800778c <HAL_RCCEx_PeriphCLKConfig+0x378>)
 80076d6:	2201      	movs	r2, #1
 80076d8:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80076da:	4b2c      	ldr	r3, [pc, #176]	@ (800778c <HAL_RCCEx_PeriphCLKConfig+0x378>)
 80076dc:	2200      	movs	r2, #0
 80076de:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80076e0:	4a29      	ldr	r2, [pc, #164]	@ (8007788 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80076e2:	693b      	ldr	r3, [r7, #16]
 80076e4:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80076e6:	4b28      	ldr	r3, [pc, #160]	@ (8007788 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80076e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80076ea:	f003 0301 	and.w	r3, r3, #1
 80076ee:	2b01      	cmp	r3, #1
 80076f0:	d114      	bne.n	800771c <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80076f2:	f7fb fdb3 	bl	800325c <HAL_GetTick>
 80076f6:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80076f8:	e00a      	b.n	8007710 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80076fa:	f7fb fdaf 	bl	800325c <HAL_GetTick>
 80076fe:	4602      	mov	r2, r0
 8007700:	697b      	ldr	r3, [r7, #20]
 8007702:	1ad3      	subs	r3, r2, r3
 8007704:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007708:	4293      	cmp	r3, r2
 800770a:	d901      	bls.n	8007710 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 800770c:	2303      	movs	r3, #3
 800770e:	e035      	b.n	800777c <HAL_RCCEx_PeriphCLKConfig+0x368>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007710:	4b1d      	ldr	r3, [pc, #116]	@ (8007788 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007712:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007714:	f003 0302 	and.w	r3, r3, #2
 8007718:	2b00      	cmp	r3, #0
 800771a:	d0ee      	beq.n	80076fa <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007720:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007724:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007728:	d10d      	bne.n	8007746 <HAL_RCCEx_PeriphCLKConfig+0x332>
 800772a:	4b17      	ldr	r3, [pc, #92]	@ (8007788 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800772c:	689b      	ldr	r3, [r3, #8]
 800772e:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007736:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800773a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800773e:	4912      	ldr	r1, [pc, #72]	@ (8007788 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007740:	4313      	orrs	r3, r2
 8007742:	608b      	str	r3, [r1, #8]
 8007744:	e005      	b.n	8007752 <HAL_RCCEx_PeriphCLKConfig+0x33e>
 8007746:	4b10      	ldr	r3, [pc, #64]	@ (8007788 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007748:	689b      	ldr	r3, [r3, #8]
 800774a:	4a0f      	ldr	r2, [pc, #60]	@ (8007788 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800774c:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8007750:	6093      	str	r3, [r2, #8]
 8007752:	4b0d      	ldr	r3, [pc, #52]	@ (8007788 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007754:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800775a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800775e:	490a      	ldr	r1, [pc, #40]	@ (8007788 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007760:	4313      	orrs	r3, r2
 8007762:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	f003 0310 	and.w	r3, r3, #16
 800776c:	2b00      	cmp	r3, #0
 800776e:	d004      	beq.n	800777a <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 8007776:	4b06      	ldr	r3, [pc, #24]	@ (8007790 <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 8007778:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 800777a:	2300      	movs	r3, #0
}
 800777c:	4618      	mov	r0, r3
 800777e:	3718      	adds	r7, #24
 8007780:	46bd      	mov	sp, r7
 8007782:	bd80      	pop	{r7, pc}
 8007784:	40007000 	.word	0x40007000
 8007788:	40023800 	.word	0x40023800
 800778c:	42470e40 	.word	0x42470e40
 8007790:	424711e0 	.word	0x424711e0

08007794 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 8007794:	b580      	push	{r7, lr}
 8007796:	b082      	sub	sp, #8
 8007798:	af00      	add	r7, sp, #0
 800779a:	6078      	str	r0, [r7, #4]
 800779c:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d101      	bne.n	80077a8 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 80077a4:	2301      	movs	r3, #1
 80077a6:	e025      	b.n	80077f4 <HAL_SDRAM_Init+0x60>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80077ae:	b2db      	uxtb	r3, r3
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	d106      	bne.n	80077c2 <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	2200      	movs	r2, #0
 80077b8:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 80077bc:	6878      	ldr	r0, [r7, #4]
 80077be:	f7fa f9f3 	bl	8001ba8 <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	2202      	movs	r2, #2
 80077c6:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	681a      	ldr	r2, [r3, #0]
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	3304      	adds	r3, #4
 80077d2:	4619      	mov	r1, r3
 80077d4:	4610      	mov	r0, r2
 80077d6:	f001 fda9 	bl	800932c <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	6818      	ldr	r0, [r3, #0]
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	685b      	ldr	r3, [r3, #4]
 80077e2:	461a      	mov	r2, r3
 80077e4:	6839      	ldr	r1, [r7, #0]
 80077e6:	f001 fdfe 	bl	80093e6 <FMC_SDRAM_Timing_Init>
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	2201      	movs	r2, #1
 80077ee:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 80077f2:	2300      	movs	r3, #0
}
 80077f4:	4618      	mov	r0, r3
 80077f6:	3708      	adds	r7, #8
 80077f8:	46bd      	mov	sp, r7
 80077fa:	bd80      	pop	{r7, pc}

080077fc <HAL_SDRAM_SendCommand>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command,
                                        uint32_t Timeout)
{
 80077fc:	b580      	push	{r7, lr}
 80077fe:	b086      	sub	sp, #24
 8007800:	af00      	add	r7, sp, #0
 8007802:	60f8      	str	r0, [r7, #12]
 8007804:	60b9      	str	r1, [r7, #8]
 8007806:	607a      	str	r2, [r7, #4]
  HAL_SDRAM_StateTypeDef state = hsdram->State;
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800780e:	75fb      	strb	r3, [r7, #23]

  /* Check the SDRAM controller state */
  if (state == HAL_SDRAM_STATE_BUSY)
 8007810:	7dfb      	ldrb	r3, [r7, #23]
 8007812:	2b02      	cmp	r3, #2
 8007814:	d101      	bne.n	800781a <HAL_SDRAM_SendCommand+0x1e>
  {
    return HAL_BUSY;
 8007816:	2302      	movs	r3, #2
 8007818:	e021      	b.n	800785e <HAL_SDRAM_SendCommand+0x62>
  }
  else if ((state == HAL_SDRAM_STATE_READY) || (state == HAL_SDRAM_STATE_PRECHARGED))
 800781a:	7dfb      	ldrb	r3, [r7, #23]
 800781c:	2b01      	cmp	r3, #1
 800781e:	d002      	beq.n	8007826 <HAL_SDRAM_SendCommand+0x2a>
 8007820:	7dfb      	ldrb	r3, [r7, #23]
 8007822:	2b05      	cmp	r3, #5
 8007824:	d118      	bne.n	8007858 <HAL_SDRAM_SendCommand+0x5c>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 8007826:	68fb      	ldr	r3, [r7, #12]
 8007828:	2202      	movs	r2, #2
 800782a:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

    /* Send SDRAM command */
    (void)FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	687a      	ldr	r2, [r7, #4]
 8007834:	68b9      	ldr	r1, [r7, #8]
 8007836:	4618      	mov	r0, r3
 8007838:	f001 fe3e 	bl	80094b8 <FMC_SDRAM_SendCommand>

    /* Update the SDRAM controller state state */
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 800783c:	68bb      	ldr	r3, [r7, #8]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	2b02      	cmp	r3, #2
 8007842:	d104      	bne.n	800784e <HAL_SDRAM_SendCommand+0x52>
    {
      hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	2205      	movs	r2, #5
 8007848:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 800784c:	e006      	b.n	800785c <HAL_SDRAM_SendCommand+0x60>
    }
    else
    {
      hsdram->State = HAL_SDRAM_STATE_READY;
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	2201      	movs	r2, #1
 8007852:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8007856:	e001      	b.n	800785c <HAL_SDRAM_SendCommand+0x60>
    }
  }
  else
  {
    return HAL_ERROR;
 8007858:	2301      	movs	r3, #1
 800785a:	e000      	b.n	800785e <HAL_SDRAM_SendCommand+0x62>
  }

  return HAL_OK;
 800785c:	2300      	movs	r3, #0
}
 800785e:	4618      	mov	r0, r3
 8007860:	3718      	adds	r7, #24
 8007862:	46bd      	mov	sp, r7
 8007864:	bd80      	pop	{r7, pc}

08007866 <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.
  * @param  RefreshRate The SDRAM refresh rate value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 8007866:	b580      	push	{r7, lr}
 8007868:	b082      	sub	sp, #8
 800786a:	af00      	add	r7, sp, #0
 800786c:	6078      	str	r0, [r7, #4]
 800786e:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if (hsdram->State == HAL_SDRAM_STATE_BUSY)
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8007876:	b2db      	uxtb	r3, r3
 8007878:	2b02      	cmp	r3, #2
 800787a:	d101      	bne.n	8007880 <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 800787c:	2302      	movs	r3, #2
 800787e:	e016      	b.n	80078ae <HAL_SDRAM_ProgramRefreshRate+0x48>
  }
  else if (hsdram->State == HAL_SDRAM_STATE_READY)
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8007886:	b2db      	uxtb	r3, r3
 8007888:	2b01      	cmp	r3, #1
 800788a:	d10f      	bne.n	80078ac <HAL_SDRAM_ProgramRefreshRate+0x46>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	2202      	movs	r2, #2
 8007890:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

    /* Program the refresh rate */
    (void)FMC_SDRAM_ProgramRefreshRate(hsdram->Instance, RefreshRate);
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	6839      	ldr	r1, [r7, #0]
 800789a:	4618      	mov	r0, r3
 800789c:	f001 fe49 	bl	8009532 <FMC_SDRAM_ProgramRefreshRate>

    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_READY;
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	2201      	movs	r2, #1
 80078a4:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 80078a8:	2300      	movs	r3, #0
 80078aa:	e000      	b.n	80078ae <HAL_SDRAM_ProgramRefreshRate+0x48>
    return HAL_ERROR;
 80078ac:	2301      	movs	r3, #1
}
 80078ae:	4618      	mov	r0, r3
 80078b0:	3708      	adds	r7, #8
 80078b2:	46bd      	mov	sp, r7
 80078b4:	bd80      	pop	{r7, pc}

080078b6 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80078b6:	b580      	push	{r7, lr}
 80078b8:	b082      	sub	sp, #8
 80078ba:	af00      	add	r7, sp, #0
 80078bc:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	d101      	bne.n	80078c8 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80078c4:	2301      	movs	r3, #1
 80078c6:	e07b      	b.n	80079c0 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	d108      	bne.n	80078e2 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	685b      	ldr	r3, [r3, #4]
 80078d4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80078d8:	d009      	beq.n	80078ee <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	2200      	movs	r2, #0
 80078de:	61da      	str	r2, [r3, #28]
 80078e0:	e005      	b.n	80078ee <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	2200      	movs	r2, #0
 80078e6:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	2200      	movs	r2, #0
 80078ec:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	2200      	movs	r2, #0
 80078f2:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80078fa:	b2db      	uxtb	r3, r3
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	d106      	bne.n	800790e <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	2200      	movs	r2, #0
 8007904:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007908:	6878      	ldr	r0, [r7, #4]
 800790a:	f7f9 ffeb 	bl	80018e4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	2202      	movs	r2, #2
 8007912:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	681a      	ldr	r2, [r3, #0]
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007924:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	685b      	ldr	r3, [r3, #4]
 800792a:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	689b      	ldr	r3, [r3, #8]
 8007932:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8007936:	431a      	orrs	r2, r3
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	68db      	ldr	r3, [r3, #12]
 800793c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007940:	431a      	orrs	r2, r3
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	691b      	ldr	r3, [r3, #16]
 8007946:	f003 0302 	and.w	r3, r3, #2
 800794a:	431a      	orrs	r2, r3
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	695b      	ldr	r3, [r3, #20]
 8007950:	f003 0301 	and.w	r3, r3, #1
 8007954:	431a      	orrs	r2, r3
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	699b      	ldr	r3, [r3, #24]
 800795a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800795e:	431a      	orrs	r2, r3
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	69db      	ldr	r3, [r3, #28]
 8007964:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007968:	431a      	orrs	r2, r3
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	6a1b      	ldr	r3, [r3, #32]
 800796e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007972:	ea42 0103 	orr.w	r1, r2, r3
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800797a:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	430a      	orrs	r2, r1
 8007984:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	699b      	ldr	r3, [r3, #24]
 800798a:	0c1b      	lsrs	r3, r3, #16
 800798c:	f003 0104 	and.w	r1, r3, #4
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007994:	f003 0210 	and.w	r2, r3, #16
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	430a      	orrs	r2, r1
 800799e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	69da      	ldr	r2, [r3, #28]
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80079ae:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	2200      	movs	r2, #0
 80079b4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	2201      	movs	r2, #1
 80079ba:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80079be:	2300      	movs	r3, #0
}
 80079c0:	4618      	mov	r0, r3
 80079c2:	3708      	adds	r7, #8
 80079c4:	46bd      	mov	sp, r7
 80079c6:	bd80      	pop	{r7, pc}

080079c8 <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 80079c8:	b580      	push	{r7, lr}
 80079ca:	b082      	sub	sp, #8
 80079cc:	af00      	add	r7, sp, #0
 80079ce:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	d101      	bne.n	80079da <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 80079d6:	2301      	movs	r3, #1
 80079d8:	e01a      	b.n	8007a10 <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	2202      	movs	r2, #2
 80079de:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	681a      	ldr	r2, [r3, #0]
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80079f0:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 80079f2:	6878      	ldr	r0, [r7, #4]
 80079f4:	f7f9 ffbe 	bl	8001974 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	2200      	movs	r2, #0
 80079fc:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	2200      	movs	r2, #0
 8007a02:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	2200      	movs	r2, #0
 8007a0a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 8007a0e:	2300      	movs	r3, #0
}
 8007a10:	4618      	mov	r0, r3
 8007a12:	3708      	adds	r7, #8
 8007a14:	46bd      	mov	sp, r7
 8007a16:	bd80      	pop	{r7, pc}

08007a18 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007a18:	b580      	push	{r7, lr}
 8007a1a:	b088      	sub	sp, #32
 8007a1c:	af00      	add	r7, sp, #0
 8007a1e:	60f8      	str	r0, [r7, #12]
 8007a20:	60b9      	str	r1, [r7, #8]
 8007a22:	603b      	str	r3, [r7, #0]
 8007a24:	4613      	mov	r3, r2
 8007a26:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007a28:	f7fb fc18 	bl	800325c <HAL_GetTick>
 8007a2c:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8007a2e:	88fb      	ldrh	r3, [r7, #6]
 8007a30:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007a38:	b2db      	uxtb	r3, r3
 8007a3a:	2b01      	cmp	r3, #1
 8007a3c:	d001      	beq.n	8007a42 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8007a3e:	2302      	movs	r3, #2
 8007a40:	e12a      	b.n	8007c98 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8007a42:	68bb      	ldr	r3, [r7, #8]
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	d002      	beq.n	8007a4e <HAL_SPI_Transmit+0x36>
 8007a48:	88fb      	ldrh	r3, [r7, #6]
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	d101      	bne.n	8007a52 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8007a4e:	2301      	movs	r3, #1
 8007a50:	e122      	b.n	8007c98 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007a58:	2b01      	cmp	r3, #1
 8007a5a:	d101      	bne.n	8007a60 <HAL_SPI_Transmit+0x48>
 8007a5c:	2302      	movs	r3, #2
 8007a5e:	e11b      	b.n	8007c98 <HAL_SPI_Transmit+0x280>
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	2201      	movs	r2, #1
 8007a64:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	2203      	movs	r2, #3
 8007a6c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	2200      	movs	r2, #0
 8007a74:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	68ba      	ldr	r2, [r7, #8]
 8007a7a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	88fa      	ldrh	r2, [r7, #6]
 8007a80:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	88fa      	ldrh	r2, [r7, #6]
 8007a86:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	2200      	movs	r2, #0
 8007a8c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	2200      	movs	r2, #0
 8007a92:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	2200      	movs	r2, #0
 8007a98:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8007a9a:	68fb      	ldr	r3, [r7, #12]
 8007a9c:	2200      	movs	r2, #0
 8007a9e:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	2200      	movs	r2, #0
 8007aa4:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	689b      	ldr	r3, [r3, #8]
 8007aaa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007aae:	d10f      	bne.n	8007ad0 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	681a      	ldr	r2, [r3, #0]
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007abe:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	681a      	ldr	r2, [r3, #0]
 8007ac6:	68fb      	ldr	r3, [r7, #12]
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007ace:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007ada:	2b40      	cmp	r3, #64	@ 0x40
 8007adc:	d007      	beq.n	8007aee <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	681a      	ldr	r2, [r3, #0]
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007aec:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	68db      	ldr	r3, [r3, #12]
 8007af2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007af6:	d152      	bne.n	8007b9e <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	685b      	ldr	r3, [r3, #4]
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	d002      	beq.n	8007b06 <HAL_SPI_Transmit+0xee>
 8007b00:	8b7b      	ldrh	r3, [r7, #26]
 8007b02:	2b01      	cmp	r3, #1
 8007b04:	d145      	bne.n	8007b92 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b0a:	881a      	ldrh	r2, [r3, #0]
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b16:	1c9a      	adds	r2, r3, #2
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007b20:	b29b      	uxth	r3, r3
 8007b22:	3b01      	subs	r3, #1
 8007b24:	b29a      	uxth	r2, r3
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8007b2a:	e032      	b.n	8007b92 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	689b      	ldr	r3, [r3, #8]
 8007b32:	f003 0302 	and.w	r3, r3, #2
 8007b36:	2b02      	cmp	r3, #2
 8007b38:	d112      	bne.n	8007b60 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b3e:	881a      	ldrh	r2, [r3, #0]
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b4a:	1c9a      	adds	r2, r3, #2
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007b54:	b29b      	uxth	r3, r3
 8007b56:	3b01      	subs	r3, #1
 8007b58:	b29a      	uxth	r2, r3
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	86da      	strh	r2, [r3, #54]	@ 0x36
 8007b5e:	e018      	b.n	8007b92 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007b60:	f7fb fb7c 	bl	800325c <HAL_GetTick>
 8007b64:	4602      	mov	r2, r0
 8007b66:	69fb      	ldr	r3, [r7, #28]
 8007b68:	1ad3      	subs	r3, r2, r3
 8007b6a:	683a      	ldr	r2, [r7, #0]
 8007b6c:	429a      	cmp	r2, r3
 8007b6e:	d803      	bhi.n	8007b78 <HAL_SPI_Transmit+0x160>
 8007b70:	683b      	ldr	r3, [r7, #0]
 8007b72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b76:	d102      	bne.n	8007b7e <HAL_SPI_Transmit+0x166>
 8007b78:	683b      	ldr	r3, [r7, #0]
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	d109      	bne.n	8007b92 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	2201      	movs	r2, #1
 8007b82:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	2200      	movs	r2, #0
 8007b8a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8007b8e:	2303      	movs	r3, #3
 8007b90:	e082      	b.n	8007c98 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8007b92:	68fb      	ldr	r3, [r7, #12]
 8007b94:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007b96:	b29b      	uxth	r3, r3
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	d1c7      	bne.n	8007b2c <HAL_SPI_Transmit+0x114>
 8007b9c:	e053      	b.n	8007c46 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	685b      	ldr	r3, [r3, #4]
 8007ba2:	2b00      	cmp	r3, #0
 8007ba4:	d002      	beq.n	8007bac <HAL_SPI_Transmit+0x194>
 8007ba6:	8b7b      	ldrh	r3, [r7, #26]
 8007ba8:	2b01      	cmp	r3, #1
 8007baa:	d147      	bne.n	8007c3c <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	330c      	adds	r3, #12
 8007bb6:	7812      	ldrb	r2, [r2, #0]
 8007bb8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007bbe:	1c5a      	adds	r2, r3, #1
 8007bc0:	68fb      	ldr	r3, [r7, #12]
 8007bc2:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007bc4:	68fb      	ldr	r3, [r7, #12]
 8007bc6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007bc8:	b29b      	uxth	r3, r3
 8007bca:	3b01      	subs	r3, #1
 8007bcc:	b29a      	uxth	r2, r3
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8007bd2:	e033      	b.n	8007c3c <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	689b      	ldr	r3, [r3, #8]
 8007bda:	f003 0302 	and.w	r3, r3, #2
 8007bde:	2b02      	cmp	r3, #2
 8007be0:	d113      	bne.n	8007c0a <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	330c      	adds	r3, #12
 8007bec:	7812      	ldrb	r2, [r2, #0]
 8007bee:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007bf4:	1c5a      	adds	r2, r3, #1
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007bfe:	b29b      	uxth	r3, r3
 8007c00:	3b01      	subs	r3, #1
 8007c02:	b29a      	uxth	r2, r3
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	86da      	strh	r2, [r3, #54]	@ 0x36
 8007c08:	e018      	b.n	8007c3c <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007c0a:	f7fb fb27 	bl	800325c <HAL_GetTick>
 8007c0e:	4602      	mov	r2, r0
 8007c10:	69fb      	ldr	r3, [r7, #28]
 8007c12:	1ad3      	subs	r3, r2, r3
 8007c14:	683a      	ldr	r2, [r7, #0]
 8007c16:	429a      	cmp	r2, r3
 8007c18:	d803      	bhi.n	8007c22 <HAL_SPI_Transmit+0x20a>
 8007c1a:	683b      	ldr	r3, [r7, #0]
 8007c1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c20:	d102      	bne.n	8007c28 <HAL_SPI_Transmit+0x210>
 8007c22:	683b      	ldr	r3, [r7, #0]
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	d109      	bne.n	8007c3c <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	2201      	movs	r2, #1
 8007c2c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	2200      	movs	r2, #0
 8007c34:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8007c38:	2303      	movs	r3, #3
 8007c3a:	e02d      	b.n	8007c98 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007c40:	b29b      	uxth	r3, r3
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	d1c6      	bne.n	8007bd4 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007c46:	69fa      	ldr	r2, [r7, #28]
 8007c48:	6839      	ldr	r1, [r7, #0]
 8007c4a:	68f8      	ldr	r0, [r7, #12]
 8007c4c:	f000 fbe6 	bl	800841c <SPI_EndRxTxTransaction>
 8007c50:	4603      	mov	r3, r0
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d002      	beq.n	8007c5c <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007c56:	68fb      	ldr	r3, [r7, #12]
 8007c58:	2220      	movs	r2, #32
 8007c5a:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	689b      	ldr	r3, [r3, #8]
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	d10a      	bne.n	8007c7a <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007c64:	2300      	movs	r3, #0
 8007c66:	617b      	str	r3, [r7, #20]
 8007c68:	68fb      	ldr	r3, [r7, #12]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	68db      	ldr	r3, [r3, #12]
 8007c6e:	617b      	str	r3, [r7, #20]
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	689b      	ldr	r3, [r3, #8]
 8007c76:	617b      	str	r3, [r7, #20]
 8007c78:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	2201      	movs	r2, #1
 8007c7e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	2200      	movs	r2, #0
 8007c86:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	d001      	beq.n	8007c96 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8007c92:	2301      	movs	r3, #1
 8007c94:	e000      	b.n	8007c98 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8007c96:	2300      	movs	r3, #0
  }
}
 8007c98:	4618      	mov	r0, r3
 8007c9a:	3720      	adds	r7, #32
 8007c9c:	46bd      	mov	sp, r7
 8007c9e:	bd80      	pop	{r7, pc}

08007ca0 <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007ca0:	b580      	push	{r7, lr}
 8007ca2:	b088      	sub	sp, #32
 8007ca4:	af02      	add	r7, sp, #8
 8007ca6:	60f8      	str	r0, [r7, #12]
 8007ca8:	60b9      	str	r1, [r7, #8]
 8007caa:	603b      	str	r3, [r7, #0]
 8007cac:	4613      	mov	r3, r2
 8007cae:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007cb6:	b2db      	uxtb	r3, r3
 8007cb8:	2b01      	cmp	r3, #1
 8007cba:	d001      	beq.n	8007cc0 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8007cbc:	2302      	movs	r3, #2
 8007cbe:	e104      	b.n	8007eca <HAL_SPI_Receive+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 8007cc0:	68bb      	ldr	r3, [r7, #8]
 8007cc2:	2b00      	cmp	r3, #0
 8007cc4:	d002      	beq.n	8007ccc <HAL_SPI_Receive+0x2c>
 8007cc6:	88fb      	ldrh	r3, [r7, #6]
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	d101      	bne.n	8007cd0 <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 8007ccc:	2301      	movs	r3, #1
 8007cce:	e0fc      	b.n	8007eca <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	685b      	ldr	r3, [r3, #4]
 8007cd4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007cd8:	d112      	bne.n	8007d00 <HAL_SPI_Receive+0x60>
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	689b      	ldr	r3, [r3, #8]
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d10e      	bne.n	8007d00 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	2204      	movs	r2, #4
 8007ce6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8007cea:	88fa      	ldrh	r2, [r7, #6]
 8007cec:	683b      	ldr	r3, [r7, #0]
 8007cee:	9300      	str	r3, [sp, #0]
 8007cf0:	4613      	mov	r3, r2
 8007cf2:	68ba      	ldr	r2, [r7, #8]
 8007cf4:	68b9      	ldr	r1, [r7, #8]
 8007cf6:	68f8      	ldr	r0, [r7, #12]
 8007cf8:	f000 f8eb 	bl	8007ed2 <HAL_SPI_TransmitReceive>
 8007cfc:	4603      	mov	r3, r0
 8007cfe:	e0e4      	b.n	8007eca <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007d00:	f7fb faac 	bl	800325c <HAL_GetTick>
 8007d04:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007d0c:	2b01      	cmp	r3, #1
 8007d0e:	d101      	bne.n	8007d14 <HAL_SPI_Receive+0x74>
 8007d10:	2302      	movs	r3, #2
 8007d12:	e0da      	b.n	8007eca <HAL_SPI_Receive+0x22a>
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	2201      	movs	r2, #1
 8007d18:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	2204      	movs	r2, #4
 8007d20:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	2200      	movs	r2, #0
 8007d28:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	68ba      	ldr	r2, [r7, #8]
 8007d2e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	88fa      	ldrh	r2, [r7, #6]
 8007d34:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	88fa      	ldrh	r2, [r7, #6]
 8007d3a:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	2200      	movs	r2, #0
 8007d40:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	2200      	movs	r2, #0
 8007d46:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	2200      	movs	r2, #0
 8007d4c:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	2200      	movs	r2, #0
 8007d52:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	2200      	movs	r2, #0
 8007d58:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	689b      	ldr	r3, [r3, #8]
 8007d5e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007d62:	d10f      	bne.n	8007d84 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	681a      	ldr	r2, [r3, #0]
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007d72:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	681a      	ldr	r2, [r3, #0]
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8007d82:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007d8e:	2b40      	cmp	r3, #64	@ 0x40
 8007d90:	d007      	beq.n	8007da2 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007d92:	68fb      	ldr	r3, [r7, #12]
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	681a      	ldr	r2, [r3, #0]
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007da0:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	68db      	ldr	r3, [r3, #12]
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d170      	bne.n	8007e8c <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8007daa:	e035      	b.n	8007e18 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	689b      	ldr	r3, [r3, #8]
 8007db2:	f003 0301 	and.w	r3, r3, #1
 8007db6:	2b01      	cmp	r3, #1
 8007db8:	d115      	bne.n	8007de6 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	f103 020c 	add.w	r2, r3, #12
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007dc6:	7812      	ldrb	r2, [r2, #0]
 8007dc8:	b2d2      	uxtb	r2, r2
 8007dca:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007dd0:	1c5a      	adds	r2, r3, #1
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8007dd6:	68fb      	ldr	r3, [r7, #12]
 8007dd8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007dda:	b29b      	uxth	r3, r3
 8007ddc:	3b01      	subs	r3, #1
 8007dde:	b29a      	uxth	r2, r3
 8007de0:	68fb      	ldr	r3, [r7, #12]
 8007de2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007de4:	e018      	b.n	8007e18 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007de6:	f7fb fa39 	bl	800325c <HAL_GetTick>
 8007dea:	4602      	mov	r2, r0
 8007dec:	697b      	ldr	r3, [r7, #20]
 8007dee:	1ad3      	subs	r3, r2, r3
 8007df0:	683a      	ldr	r2, [r7, #0]
 8007df2:	429a      	cmp	r2, r3
 8007df4:	d803      	bhi.n	8007dfe <HAL_SPI_Receive+0x15e>
 8007df6:	683b      	ldr	r3, [r7, #0]
 8007df8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007dfc:	d102      	bne.n	8007e04 <HAL_SPI_Receive+0x164>
 8007dfe:	683b      	ldr	r3, [r7, #0]
 8007e00:	2b00      	cmp	r3, #0
 8007e02:	d109      	bne.n	8007e18 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	2201      	movs	r2, #1
 8007e08:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	2200      	movs	r2, #0
 8007e10:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8007e14:	2303      	movs	r3, #3
 8007e16:	e058      	b.n	8007eca <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007e1c:	b29b      	uxth	r3, r3
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	d1c4      	bne.n	8007dac <HAL_SPI_Receive+0x10c>
 8007e22:	e038      	b.n	8007e96 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	689b      	ldr	r3, [r3, #8]
 8007e2a:	f003 0301 	and.w	r3, r3, #1
 8007e2e:	2b01      	cmp	r3, #1
 8007e30:	d113      	bne.n	8007e5a <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	68da      	ldr	r2, [r3, #12]
 8007e38:	68fb      	ldr	r3, [r7, #12]
 8007e3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e3c:	b292      	uxth	r2, r2
 8007e3e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007e40:	68fb      	ldr	r3, [r7, #12]
 8007e42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e44:	1c9a      	adds	r2, r3, #2
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007e4e:	b29b      	uxth	r3, r3
 8007e50:	3b01      	subs	r3, #1
 8007e52:	b29a      	uxth	r2, r3
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007e58:	e018      	b.n	8007e8c <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007e5a:	f7fb f9ff 	bl	800325c <HAL_GetTick>
 8007e5e:	4602      	mov	r2, r0
 8007e60:	697b      	ldr	r3, [r7, #20]
 8007e62:	1ad3      	subs	r3, r2, r3
 8007e64:	683a      	ldr	r2, [r7, #0]
 8007e66:	429a      	cmp	r2, r3
 8007e68:	d803      	bhi.n	8007e72 <HAL_SPI_Receive+0x1d2>
 8007e6a:	683b      	ldr	r3, [r7, #0]
 8007e6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e70:	d102      	bne.n	8007e78 <HAL_SPI_Receive+0x1d8>
 8007e72:	683b      	ldr	r3, [r7, #0]
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	d109      	bne.n	8007e8c <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	2201      	movs	r2, #1
 8007e7c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	2200      	movs	r2, #0
 8007e84:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8007e88:	2303      	movs	r3, #3
 8007e8a:	e01e      	b.n	8007eca <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007e90:	b29b      	uxth	r3, r3
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d1c6      	bne.n	8007e24 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007e96:	697a      	ldr	r2, [r7, #20]
 8007e98:	6839      	ldr	r1, [r7, #0]
 8007e9a:	68f8      	ldr	r0, [r7, #12]
 8007e9c:	f000 fa58 	bl	8008350 <SPI_EndRxTransaction>
 8007ea0:	4603      	mov	r3, r0
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	d002      	beq.n	8007eac <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	2220      	movs	r2, #32
 8007eaa:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	2201      	movs	r2, #1
 8007eb0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8007eb4:	68fb      	ldr	r3, [r7, #12]
 8007eb6:	2200      	movs	r2, #0
 8007eb8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	d001      	beq.n	8007ec8 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8007ec4:	2301      	movs	r3, #1
 8007ec6:	e000      	b.n	8007eca <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8007ec8:	2300      	movs	r3, #0
  }
}
 8007eca:	4618      	mov	r0, r3
 8007ecc:	3718      	adds	r7, #24
 8007ece:	46bd      	mov	sp, r7
 8007ed0:	bd80      	pop	{r7, pc}

08007ed2 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8007ed2:	b580      	push	{r7, lr}
 8007ed4:	b08a      	sub	sp, #40	@ 0x28
 8007ed6:	af00      	add	r7, sp, #0
 8007ed8:	60f8      	str	r0, [r7, #12]
 8007eda:	60b9      	str	r1, [r7, #8]
 8007edc:	607a      	str	r2, [r7, #4]
 8007ede:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8007ee0:	2301      	movs	r3, #1
 8007ee2:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007ee4:	f7fb f9ba 	bl	800325c <HAL_GetTick>
 8007ee8:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007ef0:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	685b      	ldr	r3, [r3, #4]
 8007ef6:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8007ef8:	887b      	ldrh	r3, [r7, #2]
 8007efa:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007efc:	7ffb      	ldrb	r3, [r7, #31]
 8007efe:	2b01      	cmp	r3, #1
 8007f00:	d00c      	beq.n	8007f1c <HAL_SPI_TransmitReceive+0x4a>
 8007f02:	69bb      	ldr	r3, [r7, #24]
 8007f04:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007f08:	d106      	bne.n	8007f18 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	689b      	ldr	r3, [r3, #8]
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	d102      	bne.n	8007f18 <HAL_SPI_TransmitReceive+0x46>
 8007f12:	7ffb      	ldrb	r3, [r7, #31]
 8007f14:	2b04      	cmp	r3, #4
 8007f16:	d001      	beq.n	8007f1c <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8007f18:	2302      	movs	r3, #2
 8007f1a:	e17f      	b.n	800821c <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007f1c:	68bb      	ldr	r3, [r7, #8]
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	d005      	beq.n	8007f2e <HAL_SPI_TransmitReceive+0x5c>
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	2b00      	cmp	r3, #0
 8007f26:	d002      	beq.n	8007f2e <HAL_SPI_TransmitReceive+0x5c>
 8007f28:	887b      	ldrh	r3, [r7, #2]
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	d101      	bne.n	8007f32 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8007f2e:	2301      	movs	r3, #1
 8007f30:	e174      	b.n	800821c <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007f38:	2b01      	cmp	r3, #1
 8007f3a:	d101      	bne.n	8007f40 <HAL_SPI_TransmitReceive+0x6e>
 8007f3c:	2302      	movs	r3, #2
 8007f3e:	e16d      	b.n	800821c <HAL_SPI_TransmitReceive+0x34a>
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	2201      	movs	r2, #1
 8007f44:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007f4e:	b2db      	uxtb	r3, r3
 8007f50:	2b04      	cmp	r3, #4
 8007f52:	d003      	beq.n	8007f5c <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	2205      	movs	r2, #5
 8007f58:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	2200      	movs	r2, #0
 8007f60:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	687a      	ldr	r2, [r7, #4]
 8007f66:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	887a      	ldrh	r2, [r7, #2]
 8007f6c:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	887a      	ldrh	r2, [r7, #2]
 8007f72:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	68ba      	ldr	r2, [r7, #8]
 8007f78:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	887a      	ldrh	r2, [r7, #2]
 8007f7e:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	887a      	ldrh	r2, [r7, #2]
 8007f84:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	2200      	movs	r2, #0
 8007f8a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8007f8c:	68fb      	ldr	r3, [r7, #12]
 8007f8e:	2200      	movs	r2, #0
 8007f90:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007f9c:	2b40      	cmp	r3, #64	@ 0x40
 8007f9e:	d007      	beq.n	8007fb0 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	681a      	ldr	r2, [r3, #0]
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007fae:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	68db      	ldr	r3, [r3, #12]
 8007fb4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007fb8:	d17e      	bne.n	80080b8 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	685b      	ldr	r3, [r3, #4]
 8007fbe:	2b00      	cmp	r3, #0
 8007fc0:	d002      	beq.n	8007fc8 <HAL_SPI_TransmitReceive+0xf6>
 8007fc2:	8afb      	ldrh	r3, [r7, #22]
 8007fc4:	2b01      	cmp	r3, #1
 8007fc6:	d16c      	bne.n	80080a2 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007fcc:	881a      	ldrh	r2, [r3, #0]
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007fd8:	1c9a      	adds	r2, r3, #2
 8007fda:	68fb      	ldr	r3, [r7, #12]
 8007fdc:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007fe2:	b29b      	uxth	r3, r3
 8007fe4:	3b01      	subs	r3, #1
 8007fe6:	b29a      	uxth	r2, r3
 8007fe8:	68fb      	ldr	r3, [r7, #12]
 8007fea:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007fec:	e059      	b.n	80080a2 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	689b      	ldr	r3, [r3, #8]
 8007ff4:	f003 0302 	and.w	r3, r3, #2
 8007ff8:	2b02      	cmp	r3, #2
 8007ffa:	d11b      	bne.n	8008034 <HAL_SPI_TransmitReceive+0x162>
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008000:	b29b      	uxth	r3, r3
 8008002:	2b00      	cmp	r3, #0
 8008004:	d016      	beq.n	8008034 <HAL_SPI_TransmitReceive+0x162>
 8008006:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008008:	2b01      	cmp	r3, #1
 800800a:	d113      	bne.n	8008034 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008010:	881a      	ldrh	r2, [r3, #0]
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800801c:	1c9a      	adds	r2, r3, #2
 800801e:	68fb      	ldr	r3, [r7, #12]
 8008020:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008026:	b29b      	uxth	r3, r3
 8008028:	3b01      	subs	r3, #1
 800802a:	b29a      	uxth	r2, r3
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008030:	2300      	movs	r3, #0
 8008032:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	689b      	ldr	r3, [r3, #8]
 800803a:	f003 0301 	and.w	r3, r3, #1
 800803e:	2b01      	cmp	r3, #1
 8008040:	d119      	bne.n	8008076 <HAL_SPI_TransmitReceive+0x1a4>
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008046:	b29b      	uxth	r3, r3
 8008048:	2b00      	cmp	r3, #0
 800804a:	d014      	beq.n	8008076 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	68da      	ldr	r2, [r3, #12]
 8008052:	68fb      	ldr	r3, [r7, #12]
 8008054:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008056:	b292      	uxth	r2, r2
 8008058:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800805a:	68fb      	ldr	r3, [r7, #12]
 800805c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800805e:	1c9a      	adds	r2, r3, #2
 8008060:	68fb      	ldr	r3, [r7, #12]
 8008062:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8008064:	68fb      	ldr	r3, [r7, #12]
 8008066:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008068:	b29b      	uxth	r3, r3
 800806a:	3b01      	subs	r3, #1
 800806c:	b29a      	uxth	r2, r3
 800806e:	68fb      	ldr	r3, [r7, #12]
 8008070:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008072:	2301      	movs	r3, #1
 8008074:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8008076:	f7fb f8f1 	bl	800325c <HAL_GetTick>
 800807a:	4602      	mov	r2, r0
 800807c:	6a3b      	ldr	r3, [r7, #32]
 800807e:	1ad3      	subs	r3, r2, r3
 8008080:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008082:	429a      	cmp	r2, r3
 8008084:	d80d      	bhi.n	80080a2 <HAL_SPI_TransmitReceive+0x1d0>
 8008086:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008088:	f1b3 3fff 	cmp.w	r3, #4294967295
 800808c:	d009      	beq.n	80080a2 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	2201      	movs	r2, #1
 8008092:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8008096:	68fb      	ldr	r3, [r7, #12]
 8008098:	2200      	movs	r2, #0
 800809a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800809e:	2303      	movs	r3, #3
 80080a0:	e0bc      	b.n	800821c <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80080a2:	68fb      	ldr	r3, [r7, #12]
 80080a4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80080a6:	b29b      	uxth	r3, r3
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	d1a0      	bne.n	8007fee <HAL_SPI_TransmitReceive+0x11c>
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80080b0:	b29b      	uxth	r3, r3
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	d19b      	bne.n	8007fee <HAL_SPI_TransmitReceive+0x11c>
 80080b6:	e082      	b.n	80081be <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	685b      	ldr	r3, [r3, #4]
 80080bc:	2b00      	cmp	r3, #0
 80080be:	d002      	beq.n	80080c6 <HAL_SPI_TransmitReceive+0x1f4>
 80080c0:	8afb      	ldrh	r3, [r7, #22]
 80080c2:	2b01      	cmp	r3, #1
 80080c4:	d171      	bne.n	80081aa <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	330c      	adds	r3, #12
 80080d0:	7812      	ldrb	r2, [r2, #0]
 80080d2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80080d8:	1c5a      	adds	r2, r3, #1
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80080e2:	b29b      	uxth	r3, r3
 80080e4:	3b01      	subs	r3, #1
 80080e6:	b29a      	uxth	r2, r3
 80080e8:	68fb      	ldr	r3, [r7, #12]
 80080ea:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80080ec:	e05d      	b.n	80081aa <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	689b      	ldr	r3, [r3, #8]
 80080f4:	f003 0302 	and.w	r3, r3, #2
 80080f8:	2b02      	cmp	r3, #2
 80080fa:	d11c      	bne.n	8008136 <HAL_SPI_TransmitReceive+0x264>
 80080fc:	68fb      	ldr	r3, [r7, #12]
 80080fe:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008100:	b29b      	uxth	r3, r3
 8008102:	2b00      	cmp	r3, #0
 8008104:	d017      	beq.n	8008136 <HAL_SPI_TransmitReceive+0x264>
 8008106:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008108:	2b01      	cmp	r3, #1
 800810a:	d114      	bne.n	8008136 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800810c:	68fb      	ldr	r3, [r7, #12]
 800810e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008110:	68fb      	ldr	r3, [r7, #12]
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	330c      	adds	r3, #12
 8008116:	7812      	ldrb	r2, [r2, #0]
 8008118:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800811e:	1c5a      	adds	r2, r3, #1
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8008124:	68fb      	ldr	r3, [r7, #12]
 8008126:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008128:	b29b      	uxth	r3, r3
 800812a:	3b01      	subs	r3, #1
 800812c:	b29a      	uxth	r2, r3
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008132:	2300      	movs	r3, #0
 8008134:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008136:	68fb      	ldr	r3, [r7, #12]
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	689b      	ldr	r3, [r3, #8]
 800813c:	f003 0301 	and.w	r3, r3, #1
 8008140:	2b01      	cmp	r3, #1
 8008142:	d119      	bne.n	8008178 <HAL_SPI_TransmitReceive+0x2a6>
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008148:	b29b      	uxth	r3, r3
 800814a:	2b00      	cmp	r3, #0
 800814c:	d014      	beq.n	8008178 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	68da      	ldr	r2, [r3, #12]
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008158:	b2d2      	uxtb	r2, r2
 800815a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008160:	1c5a      	adds	r2, r3, #1
 8008162:	68fb      	ldr	r3, [r7, #12]
 8008164:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800816a:	b29b      	uxth	r3, r3
 800816c:	3b01      	subs	r3, #1
 800816e:	b29a      	uxth	r2, r3
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008174:	2301      	movs	r3, #1
 8008176:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8008178:	f7fb f870 	bl	800325c <HAL_GetTick>
 800817c:	4602      	mov	r2, r0
 800817e:	6a3b      	ldr	r3, [r7, #32]
 8008180:	1ad3      	subs	r3, r2, r3
 8008182:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008184:	429a      	cmp	r2, r3
 8008186:	d803      	bhi.n	8008190 <HAL_SPI_TransmitReceive+0x2be>
 8008188:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800818a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800818e:	d102      	bne.n	8008196 <HAL_SPI_TransmitReceive+0x2c4>
 8008190:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008192:	2b00      	cmp	r3, #0
 8008194:	d109      	bne.n	80081aa <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	2201      	movs	r2, #1
 800819a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	2200      	movs	r2, #0
 80081a2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80081a6:	2303      	movs	r3, #3
 80081a8:	e038      	b.n	800821c <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80081ae:	b29b      	uxth	r3, r3
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	d19c      	bne.n	80080ee <HAL_SPI_TransmitReceive+0x21c>
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80081b8:	b29b      	uxth	r3, r3
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	d197      	bne.n	80080ee <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80081be:	6a3a      	ldr	r2, [r7, #32]
 80081c0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80081c2:	68f8      	ldr	r0, [r7, #12]
 80081c4:	f000 f92a 	bl	800841c <SPI_EndRxTxTransaction>
 80081c8:	4603      	mov	r3, r0
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	d008      	beq.n	80081e0 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	2220      	movs	r2, #32
 80081d2:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	2200      	movs	r2, #0
 80081d8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80081dc:	2301      	movs	r3, #1
 80081de:	e01d      	b.n	800821c <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	689b      	ldr	r3, [r3, #8]
 80081e4:	2b00      	cmp	r3, #0
 80081e6:	d10a      	bne.n	80081fe <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80081e8:	2300      	movs	r3, #0
 80081ea:	613b      	str	r3, [r7, #16]
 80081ec:	68fb      	ldr	r3, [r7, #12]
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	68db      	ldr	r3, [r3, #12]
 80081f2:	613b      	str	r3, [r7, #16]
 80081f4:	68fb      	ldr	r3, [r7, #12]
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	689b      	ldr	r3, [r3, #8]
 80081fa:	613b      	str	r3, [r7, #16]
 80081fc:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	2201      	movs	r2, #1
 8008202:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	2200      	movs	r2, #0
 800820a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800820e:	68fb      	ldr	r3, [r7, #12]
 8008210:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008212:	2b00      	cmp	r3, #0
 8008214:	d001      	beq.n	800821a <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8008216:	2301      	movs	r3, #1
 8008218:	e000      	b.n	800821c <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 800821a:	2300      	movs	r3, #0
  }
}
 800821c:	4618      	mov	r0, r3
 800821e:	3728      	adds	r7, #40	@ 0x28
 8008220:	46bd      	mov	sp, r7
 8008222:	bd80      	pop	{r7, pc}

08008224 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 8008224:	b480      	push	{r7}
 8008226:	b083      	sub	sp, #12
 8008228:	af00      	add	r7, sp, #0
 800822a:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8008232:	b2db      	uxtb	r3, r3
}
 8008234:	4618      	mov	r0, r3
 8008236:	370c      	adds	r7, #12
 8008238:	46bd      	mov	sp, r7
 800823a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800823e:	4770      	bx	lr

08008240 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008240:	b580      	push	{r7, lr}
 8008242:	b088      	sub	sp, #32
 8008244:	af00      	add	r7, sp, #0
 8008246:	60f8      	str	r0, [r7, #12]
 8008248:	60b9      	str	r1, [r7, #8]
 800824a:	603b      	str	r3, [r7, #0]
 800824c:	4613      	mov	r3, r2
 800824e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8008250:	f7fb f804 	bl	800325c <HAL_GetTick>
 8008254:	4602      	mov	r2, r0
 8008256:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008258:	1a9b      	subs	r3, r3, r2
 800825a:	683a      	ldr	r2, [r7, #0]
 800825c:	4413      	add	r3, r2
 800825e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8008260:	f7fa fffc 	bl	800325c <HAL_GetTick>
 8008264:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8008266:	4b39      	ldr	r3, [pc, #228]	@ (800834c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	015b      	lsls	r3, r3, #5
 800826c:	0d1b      	lsrs	r3, r3, #20
 800826e:	69fa      	ldr	r2, [r7, #28]
 8008270:	fb02 f303 	mul.w	r3, r2, r3
 8008274:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008276:	e055      	b.n	8008324 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8008278:	683b      	ldr	r3, [r7, #0]
 800827a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800827e:	d051      	beq.n	8008324 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008280:	f7fa ffec 	bl	800325c <HAL_GetTick>
 8008284:	4602      	mov	r2, r0
 8008286:	69bb      	ldr	r3, [r7, #24]
 8008288:	1ad3      	subs	r3, r2, r3
 800828a:	69fa      	ldr	r2, [r7, #28]
 800828c:	429a      	cmp	r2, r3
 800828e:	d902      	bls.n	8008296 <SPI_WaitFlagStateUntilTimeout+0x56>
 8008290:	69fb      	ldr	r3, [r7, #28]
 8008292:	2b00      	cmp	r3, #0
 8008294:	d13d      	bne.n	8008312 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008296:	68fb      	ldr	r3, [r7, #12]
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	685a      	ldr	r2, [r3, #4]
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80082a4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80082a6:	68fb      	ldr	r3, [r7, #12]
 80082a8:	685b      	ldr	r3, [r3, #4]
 80082aa:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80082ae:	d111      	bne.n	80082d4 <SPI_WaitFlagStateUntilTimeout+0x94>
 80082b0:	68fb      	ldr	r3, [r7, #12]
 80082b2:	689b      	ldr	r3, [r3, #8]
 80082b4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80082b8:	d004      	beq.n	80082c4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	689b      	ldr	r3, [r3, #8]
 80082be:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80082c2:	d107      	bne.n	80082d4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	681a      	ldr	r2, [r3, #0]
 80082ca:	68fb      	ldr	r3, [r7, #12]
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80082d2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80082d8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80082dc:	d10f      	bne.n	80082fe <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80082de:	68fb      	ldr	r3, [r7, #12]
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	681a      	ldr	r2, [r3, #0]
 80082e4:	68fb      	ldr	r3, [r7, #12]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80082ec:	601a      	str	r2, [r3, #0]
 80082ee:	68fb      	ldr	r3, [r7, #12]
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	681a      	ldr	r2, [r3, #0]
 80082f4:	68fb      	ldr	r3, [r7, #12]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80082fc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80082fe:	68fb      	ldr	r3, [r7, #12]
 8008300:	2201      	movs	r2, #1
 8008302:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008306:	68fb      	ldr	r3, [r7, #12]
 8008308:	2200      	movs	r2, #0
 800830a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800830e:	2303      	movs	r3, #3
 8008310:	e018      	b.n	8008344 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8008312:	697b      	ldr	r3, [r7, #20]
 8008314:	2b00      	cmp	r3, #0
 8008316:	d102      	bne.n	800831e <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8008318:	2300      	movs	r3, #0
 800831a:	61fb      	str	r3, [r7, #28]
 800831c:	e002      	b.n	8008324 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800831e:	697b      	ldr	r3, [r7, #20]
 8008320:	3b01      	subs	r3, #1
 8008322:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008324:	68fb      	ldr	r3, [r7, #12]
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	689a      	ldr	r2, [r3, #8]
 800832a:	68bb      	ldr	r3, [r7, #8]
 800832c:	4013      	ands	r3, r2
 800832e:	68ba      	ldr	r2, [r7, #8]
 8008330:	429a      	cmp	r2, r3
 8008332:	bf0c      	ite	eq
 8008334:	2301      	moveq	r3, #1
 8008336:	2300      	movne	r3, #0
 8008338:	b2db      	uxtb	r3, r3
 800833a:	461a      	mov	r2, r3
 800833c:	79fb      	ldrb	r3, [r7, #7]
 800833e:	429a      	cmp	r2, r3
 8008340:	d19a      	bne.n	8008278 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8008342:	2300      	movs	r3, #0
}
 8008344:	4618      	mov	r0, r3
 8008346:	3720      	adds	r7, #32
 8008348:	46bd      	mov	sp, r7
 800834a:	bd80      	pop	{r7, pc}
 800834c:	20000004 	.word	0x20000004

08008350 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8008350:	b580      	push	{r7, lr}
 8008352:	b086      	sub	sp, #24
 8008354:	af02      	add	r7, sp, #8
 8008356:	60f8      	str	r0, [r7, #12]
 8008358:	60b9      	str	r1, [r7, #8]
 800835a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800835c:	68fb      	ldr	r3, [r7, #12]
 800835e:	685b      	ldr	r3, [r3, #4]
 8008360:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008364:	d111      	bne.n	800838a <SPI_EndRxTransaction+0x3a>
 8008366:	68fb      	ldr	r3, [r7, #12]
 8008368:	689b      	ldr	r3, [r3, #8]
 800836a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800836e:	d004      	beq.n	800837a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008370:	68fb      	ldr	r3, [r7, #12]
 8008372:	689b      	ldr	r3, [r3, #8]
 8008374:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008378:	d107      	bne.n	800838a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800837a:	68fb      	ldr	r3, [r7, #12]
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	681a      	ldr	r2, [r3, #0]
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008388:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	685b      	ldr	r3, [r3, #4]
 800838e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008392:	d12a      	bne.n	80083ea <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	689b      	ldr	r3, [r3, #8]
 8008398:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800839c:	d012      	beq.n	80083c4 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	9300      	str	r3, [sp, #0]
 80083a2:	68bb      	ldr	r3, [r7, #8]
 80083a4:	2200      	movs	r2, #0
 80083a6:	2180      	movs	r1, #128	@ 0x80
 80083a8:	68f8      	ldr	r0, [r7, #12]
 80083aa:	f7ff ff49 	bl	8008240 <SPI_WaitFlagStateUntilTimeout>
 80083ae:	4603      	mov	r3, r0
 80083b0:	2b00      	cmp	r3, #0
 80083b2:	d02d      	beq.n	8008410 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80083b4:	68fb      	ldr	r3, [r7, #12]
 80083b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80083b8:	f043 0220 	orr.w	r2, r3, #32
 80083bc:	68fb      	ldr	r3, [r7, #12]
 80083be:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 80083c0:	2303      	movs	r3, #3
 80083c2:	e026      	b.n	8008412 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	9300      	str	r3, [sp, #0]
 80083c8:	68bb      	ldr	r3, [r7, #8]
 80083ca:	2200      	movs	r2, #0
 80083cc:	2101      	movs	r1, #1
 80083ce:	68f8      	ldr	r0, [r7, #12]
 80083d0:	f7ff ff36 	bl	8008240 <SPI_WaitFlagStateUntilTimeout>
 80083d4:	4603      	mov	r3, r0
 80083d6:	2b00      	cmp	r3, #0
 80083d8:	d01a      	beq.n	8008410 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80083da:	68fb      	ldr	r3, [r7, #12]
 80083dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80083de:	f043 0220 	orr.w	r2, r3, #32
 80083e2:	68fb      	ldr	r3, [r7, #12]
 80083e4:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 80083e6:	2303      	movs	r3, #3
 80083e8:	e013      	b.n	8008412 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	9300      	str	r3, [sp, #0]
 80083ee:	68bb      	ldr	r3, [r7, #8]
 80083f0:	2200      	movs	r2, #0
 80083f2:	2101      	movs	r1, #1
 80083f4:	68f8      	ldr	r0, [r7, #12]
 80083f6:	f7ff ff23 	bl	8008240 <SPI_WaitFlagStateUntilTimeout>
 80083fa:	4603      	mov	r3, r0
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	d007      	beq.n	8008410 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008400:	68fb      	ldr	r3, [r7, #12]
 8008402:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008404:	f043 0220 	orr.w	r2, r3, #32
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800840c:	2303      	movs	r3, #3
 800840e:	e000      	b.n	8008412 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8008410:	2300      	movs	r3, #0
}
 8008412:	4618      	mov	r0, r3
 8008414:	3710      	adds	r7, #16
 8008416:	46bd      	mov	sp, r7
 8008418:	bd80      	pop	{r7, pc}
	...

0800841c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800841c:	b580      	push	{r7, lr}
 800841e:	b088      	sub	sp, #32
 8008420:	af02      	add	r7, sp, #8
 8008422:	60f8      	str	r0, [r7, #12]
 8008424:	60b9      	str	r1, [r7, #8]
 8008426:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	9300      	str	r3, [sp, #0]
 800842c:	68bb      	ldr	r3, [r7, #8]
 800842e:	2201      	movs	r2, #1
 8008430:	2102      	movs	r1, #2
 8008432:	68f8      	ldr	r0, [r7, #12]
 8008434:	f7ff ff04 	bl	8008240 <SPI_WaitFlagStateUntilTimeout>
 8008438:	4603      	mov	r3, r0
 800843a:	2b00      	cmp	r3, #0
 800843c:	d007      	beq.n	800844e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800843e:	68fb      	ldr	r3, [r7, #12]
 8008440:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008442:	f043 0220 	orr.w	r2, r3, #32
 8008446:	68fb      	ldr	r3, [r7, #12]
 8008448:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800844a:	2303      	movs	r3, #3
 800844c:	e032      	b.n	80084b4 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800844e:	4b1b      	ldr	r3, [pc, #108]	@ (80084bc <SPI_EndRxTxTransaction+0xa0>)
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	4a1b      	ldr	r2, [pc, #108]	@ (80084c0 <SPI_EndRxTxTransaction+0xa4>)
 8008454:	fba2 2303 	umull	r2, r3, r2, r3
 8008458:	0d5b      	lsrs	r3, r3, #21
 800845a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800845e:	fb02 f303 	mul.w	r3, r2, r3
 8008462:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008464:	68fb      	ldr	r3, [r7, #12]
 8008466:	685b      	ldr	r3, [r3, #4]
 8008468:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800846c:	d112      	bne.n	8008494 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	9300      	str	r3, [sp, #0]
 8008472:	68bb      	ldr	r3, [r7, #8]
 8008474:	2200      	movs	r2, #0
 8008476:	2180      	movs	r1, #128	@ 0x80
 8008478:	68f8      	ldr	r0, [r7, #12]
 800847a:	f7ff fee1 	bl	8008240 <SPI_WaitFlagStateUntilTimeout>
 800847e:	4603      	mov	r3, r0
 8008480:	2b00      	cmp	r3, #0
 8008482:	d016      	beq.n	80084b2 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008484:	68fb      	ldr	r3, [r7, #12]
 8008486:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008488:	f043 0220 	orr.w	r2, r3, #32
 800848c:	68fb      	ldr	r3, [r7, #12]
 800848e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8008490:	2303      	movs	r3, #3
 8008492:	e00f      	b.n	80084b4 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8008494:	697b      	ldr	r3, [r7, #20]
 8008496:	2b00      	cmp	r3, #0
 8008498:	d00a      	beq.n	80084b0 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800849a:	697b      	ldr	r3, [r7, #20]
 800849c:	3b01      	subs	r3, #1
 800849e:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80084a0:	68fb      	ldr	r3, [r7, #12]
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	689b      	ldr	r3, [r3, #8]
 80084a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80084aa:	2b80      	cmp	r3, #128	@ 0x80
 80084ac:	d0f2      	beq.n	8008494 <SPI_EndRxTxTransaction+0x78>
 80084ae:	e000      	b.n	80084b2 <SPI_EndRxTxTransaction+0x96>
        break;
 80084b0:	bf00      	nop
  }

  return HAL_OK;
 80084b2:	2300      	movs	r3, #0
}
 80084b4:	4618      	mov	r0, r3
 80084b6:	3718      	adds	r7, #24
 80084b8:	46bd      	mov	sp, r7
 80084ba:	bd80      	pop	{r7, pc}
 80084bc:	20000004 	.word	0x20000004
 80084c0:	165e9f81 	.word	0x165e9f81

080084c4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80084c4:	b580      	push	{r7, lr}
 80084c6:	b082      	sub	sp, #8
 80084c8:	af00      	add	r7, sp, #0
 80084ca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	2b00      	cmp	r3, #0
 80084d0:	d101      	bne.n	80084d6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80084d2:	2301      	movs	r3, #1
 80084d4:	e041      	b.n	800855a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80084dc:	b2db      	uxtb	r3, r3
 80084de:	2b00      	cmp	r3, #0
 80084e0:	d106      	bne.n	80084f0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	2200      	movs	r2, #0
 80084e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80084ea:	6878      	ldr	r0, [r7, #4]
 80084ec:	f7f9 fa60 	bl	80019b0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	2202      	movs	r2, #2
 80084f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	681a      	ldr	r2, [r3, #0]
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	3304      	adds	r3, #4
 8008500:	4619      	mov	r1, r3
 8008502:	4610      	mov	r0, r2
 8008504:	f000 fa7e 	bl	8008a04 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	2201      	movs	r2, #1
 800850c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	2201      	movs	r2, #1
 8008514:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	2201      	movs	r2, #1
 800851c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	2201      	movs	r2, #1
 8008524:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	2201      	movs	r2, #1
 800852c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	2201      	movs	r2, #1
 8008534:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	2201      	movs	r2, #1
 800853c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	2201      	movs	r2, #1
 8008544:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	2201      	movs	r2, #1
 800854c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	2201      	movs	r2, #1
 8008554:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008558:	2300      	movs	r3, #0
}
 800855a:	4618      	mov	r0, r3
 800855c:	3708      	adds	r7, #8
 800855e:	46bd      	mov	sp, r7
 8008560:	bd80      	pop	{r7, pc}
	...

08008564 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008564:	b480      	push	{r7}
 8008566:	b085      	sub	sp, #20
 8008568:	af00      	add	r7, sp, #0
 800856a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008572:	b2db      	uxtb	r3, r3
 8008574:	2b01      	cmp	r3, #1
 8008576:	d001      	beq.n	800857c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008578:	2301      	movs	r3, #1
 800857a:	e04e      	b.n	800861a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	2202      	movs	r2, #2
 8008580:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	68da      	ldr	r2, [r3, #12]
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	f042 0201 	orr.w	r2, r2, #1
 8008592:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	4a23      	ldr	r2, [pc, #140]	@ (8008628 <HAL_TIM_Base_Start_IT+0xc4>)
 800859a:	4293      	cmp	r3, r2
 800859c:	d022      	beq.n	80085e4 <HAL_TIM_Base_Start_IT+0x80>
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80085a6:	d01d      	beq.n	80085e4 <HAL_TIM_Base_Start_IT+0x80>
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	4a1f      	ldr	r2, [pc, #124]	@ (800862c <HAL_TIM_Base_Start_IT+0xc8>)
 80085ae:	4293      	cmp	r3, r2
 80085b0:	d018      	beq.n	80085e4 <HAL_TIM_Base_Start_IT+0x80>
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	4a1e      	ldr	r2, [pc, #120]	@ (8008630 <HAL_TIM_Base_Start_IT+0xcc>)
 80085b8:	4293      	cmp	r3, r2
 80085ba:	d013      	beq.n	80085e4 <HAL_TIM_Base_Start_IT+0x80>
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	4a1c      	ldr	r2, [pc, #112]	@ (8008634 <HAL_TIM_Base_Start_IT+0xd0>)
 80085c2:	4293      	cmp	r3, r2
 80085c4:	d00e      	beq.n	80085e4 <HAL_TIM_Base_Start_IT+0x80>
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	4a1b      	ldr	r2, [pc, #108]	@ (8008638 <HAL_TIM_Base_Start_IT+0xd4>)
 80085cc:	4293      	cmp	r3, r2
 80085ce:	d009      	beq.n	80085e4 <HAL_TIM_Base_Start_IT+0x80>
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	4a19      	ldr	r2, [pc, #100]	@ (800863c <HAL_TIM_Base_Start_IT+0xd8>)
 80085d6:	4293      	cmp	r3, r2
 80085d8:	d004      	beq.n	80085e4 <HAL_TIM_Base_Start_IT+0x80>
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	4a18      	ldr	r2, [pc, #96]	@ (8008640 <HAL_TIM_Base_Start_IT+0xdc>)
 80085e0:	4293      	cmp	r3, r2
 80085e2:	d111      	bne.n	8008608 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	689b      	ldr	r3, [r3, #8]
 80085ea:	f003 0307 	and.w	r3, r3, #7
 80085ee:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	2b06      	cmp	r3, #6
 80085f4:	d010      	beq.n	8008618 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	681a      	ldr	r2, [r3, #0]
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	f042 0201 	orr.w	r2, r2, #1
 8008604:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008606:	e007      	b.n	8008618 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	681a      	ldr	r2, [r3, #0]
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	f042 0201 	orr.w	r2, r2, #1
 8008616:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008618:	2300      	movs	r3, #0
}
 800861a:	4618      	mov	r0, r3
 800861c:	3714      	adds	r7, #20
 800861e:	46bd      	mov	sp, r7
 8008620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008624:	4770      	bx	lr
 8008626:	bf00      	nop
 8008628:	40010000 	.word	0x40010000
 800862c:	40000400 	.word	0x40000400
 8008630:	40000800 	.word	0x40000800
 8008634:	40000c00 	.word	0x40000c00
 8008638:	40010400 	.word	0x40010400
 800863c:	40014000 	.word	0x40014000
 8008640:	40001800 	.word	0x40001800

08008644 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008644:	b580      	push	{r7, lr}
 8008646:	b084      	sub	sp, #16
 8008648:	af00      	add	r7, sp, #0
 800864a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	68db      	ldr	r3, [r3, #12]
 8008652:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	691b      	ldr	r3, [r3, #16]
 800865a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800865c:	68bb      	ldr	r3, [r7, #8]
 800865e:	f003 0302 	and.w	r3, r3, #2
 8008662:	2b00      	cmp	r3, #0
 8008664:	d020      	beq.n	80086a8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8008666:	68fb      	ldr	r3, [r7, #12]
 8008668:	f003 0302 	and.w	r3, r3, #2
 800866c:	2b00      	cmp	r3, #0
 800866e:	d01b      	beq.n	80086a8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	f06f 0202 	mvn.w	r2, #2
 8008678:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	2201      	movs	r2, #1
 800867e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	699b      	ldr	r3, [r3, #24]
 8008686:	f003 0303 	and.w	r3, r3, #3
 800868a:	2b00      	cmp	r3, #0
 800868c:	d003      	beq.n	8008696 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800868e:	6878      	ldr	r0, [r7, #4]
 8008690:	f000 f999 	bl	80089c6 <HAL_TIM_IC_CaptureCallback>
 8008694:	e005      	b.n	80086a2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008696:	6878      	ldr	r0, [r7, #4]
 8008698:	f000 f98b 	bl	80089b2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800869c:	6878      	ldr	r0, [r7, #4]
 800869e:	f000 f99c 	bl	80089da <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	2200      	movs	r2, #0
 80086a6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80086a8:	68bb      	ldr	r3, [r7, #8]
 80086aa:	f003 0304 	and.w	r3, r3, #4
 80086ae:	2b00      	cmp	r3, #0
 80086b0:	d020      	beq.n	80086f4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80086b2:	68fb      	ldr	r3, [r7, #12]
 80086b4:	f003 0304 	and.w	r3, r3, #4
 80086b8:	2b00      	cmp	r3, #0
 80086ba:	d01b      	beq.n	80086f4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	f06f 0204 	mvn.w	r2, #4
 80086c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	2202      	movs	r2, #2
 80086ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	699b      	ldr	r3, [r3, #24]
 80086d2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d003      	beq.n	80086e2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80086da:	6878      	ldr	r0, [r7, #4]
 80086dc:	f000 f973 	bl	80089c6 <HAL_TIM_IC_CaptureCallback>
 80086e0:	e005      	b.n	80086ee <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80086e2:	6878      	ldr	r0, [r7, #4]
 80086e4:	f000 f965 	bl	80089b2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80086e8:	6878      	ldr	r0, [r7, #4]
 80086ea:	f000 f976 	bl	80089da <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	2200      	movs	r2, #0
 80086f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80086f4:	68bb      	ldr	r3, [r7, #8]
 80086f6:	f003 0308 	and.w	r3, r3, #8
 80086fa:	2b00      	cmp	r3, #0
 80086fc:	d020      	beq.n	8008740 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80086fe:	68fb      	ldr	r3, [r7, #12]
 8008700:	f003 0308 	and.w	r3, r3, #8
 8008704:	2b00      	cmp	r3, #0
 8008706:	d01b      	beq.n	8008740 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	681b      	ldr	r3, [r3, #0]
 800870c:	f06f 0208 	mvn.w	r2, #8
 8008710:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	2204      	movs	r2, #4
 8008716:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	69db      	ldr	r3, [r3, #28]
 800871e:	f003 0303 	and.w	r3, r3, #3
 8008722:	2b00      	cmp	r3, #0
 8008724:	d003      	beq.n	800872e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008726:	6878      	ldr	r0, [r7, #4]
 8008728:	f000 f94d 	bl	80089c6 <HAL_TIM_IC_CaptureCallback>
 800872c:	e005      	b.n	800873a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800872e:	6878      	ldr	r0, [r7, #4]
 8008730:	f000 f93f 	bl	80089b2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008734:	6878      	ldr	r0, [r7, #4]
 8008736:	f000 f950 	bl	80089da <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	2200      	movs	r2, #0
 800873e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8008740:	68bb      	ldr	r3, [r7, #8]
 8008742:	f003 0310 	and.w	r3, r3, #16
 8008746:	2b00      	cmp	r3, #0
 8008748:	d020      	beq.n	800878c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800874a:	68fb      	ldr	r3, [r7, #12]
 800874c:	f003 0310 	and.w	r3, r3, #16
 8008750:	2b00      	cmp	r3, #0
 8008752:	d01b      	beq.n	800878c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	f06f 0210 	mvn.w	r2, #16
 800875c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	2208      	movs	r2, #8
 8008762:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	69db      	ldr	r3, [r3, #28]
 800876a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800876e:	2b00      	cmp	r3, #0
 8008770:	d003      	beq.n	800877a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008772:	6878      	ldr	r0, [r7, #4]
 8008774:	f000 f927 	bl	80089c6 <HAL_TIM_IC_CaptureCallback>
 8008778:	e005      	b.n	8008786 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800877a:	6878      	ldr	r0, [r7, #4]
 800877c:	f000 f919 	bl	80089b2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008780:	6878      	ldr	r0, [r7, #4]
 8008782:	f000 f92a 	bl	80089da <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	2200      	movs	r2, #0
 800878a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800878c:	68bb      	ldr	r3, [r7, #8]
 800878e:	f003 0301 	and.w	r3, r3, #1
 8008792:	2b00      	cmp	r3, #0
 8008794:	d00c      	beq.n	80087b0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8008796:	68fb      	ldr	r3, [r7, #12]
 8008798:	f003 0301 	and.w	r3, r3, #1
 800879c:	2b00      	cmp	r3, #0
 800879e:	d007      	beq.n	80087b0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	f06f 0201 	mvn.w	r2, #1
 80087a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80087aa:	6878      	ldr	r0, [r7, #4]
 80087ac:	f7f8 fe72 	bl	8001494 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80087b0:	68bb      	ldr	r3, [r7, #8]
 80087b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80087b6:	2b00      	cmp	r3, #0
 80087b8:	d00c      	beq.n	80087d4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80087ba:	68fb      	ldr	r3, [r7, #12]
 80087bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80087c0:	2b00      	cmp	r3, #0
 80087c2:	d007      	beq.n	80087d4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80087cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80087ce:	6878      	ldr	r0, [r7, #4]
 80087d0:	f000 fade 	bl	8008d90 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80087d4:	68bb      	ldr	r3, [r7, #8]
 80087d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80087da:	2b00      	cmp	r3, #0
 80087dc:	d00c      	beq.n	80087f8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80087de:	68fb      	ldr	r3, [r7, #12]
 80087e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80087e4:	2b00      	cmp	r3, #0
 80087e6:	d007      	beq.n	80087f8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80087f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80087f2:	6878      	ldr	r0, [r7, #4]
 80087f4:	f000 f8fb 	bl	80089ee <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80087f8:	68bb      	ldr	r3, [r7, #8]
 80087fa:	f003 0320 	and.w	r3, r3, #32
 80087fe:	2b00      	cmp	r3, #0
 8008800:	d00c      	beq.n	800881c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8008802:	68fb      	ldr	r3, [r7, #12]
 8008804:	f003 0320 	and.w	r3, r3, #32
 8008808:	2b00      	cmp	r3, #0
 800880a:	d007      	beq.n	800881c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	f06f 0220 	mvn.w	r2, #32
 8008814:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008816:	6878      	ldr	r0, [r7, #4]
 8008818:	f000 fab0 	bl	8008d7c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800881c:	bf00      	nop
 800881e:	3710      	adds	r7, #16
 8008820:	46bd      	mov	sp, r7
 8008822:	bd80      	pop	{r7, pc}

08008824 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008824:	b580      	push	{r7, lr}
 8008826:	b084      	sub	sp, #16
 8008828:	af00      	add	r7, sp, #0
 800882a:	6078      	str	r0, [r7, #4]
 800882c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800882e:	2300      	movs	r3, #0
 8008830:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008838:	2b01      	cmp	r3, #1
 800883a:	d101      	bne.n	8008840 <HAL_TIM_ConfigClockSource+0x1c>
 800883c:	2302      	movs	r3, #2
 800883e:	e0b4      	b.n	80089aa <HAL_TIM_ConfigClockSource+0x186>
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	2201      	movs	r2, #1
 8008844:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	2202      	movs	r2, #2
 800884c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	689b      	ldr	r3, [r3, #8]
 8008856:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008858:	68bb      	ldr	r3, [r7, #8]
 800885a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800885e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008860:	68bb      	ldr	r3, [r7, #8]
 8008862:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008866:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	68ba      	ldr	r2, [r7, #8]
 800886e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008870:	683b      	ldr	r3, [r7, #0]
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008878:	d03e      	beq.n	80088f8 <HAL_TIM_ConfigClockSource+0xd4>
 800887a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800887e:	f200 8087 	bhi.w	8008990 <HAL_TIM_ConfigClockSource+0x16c>
 8008882:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008886:	f000 8086 	beq.w	8008996 <HAL_TIM_ConfigClockSource+0x172>
 800888a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800888e:	d87f      	bhi.n	8008990 <HAL_TIM_ConfigClockSource+0x16c>
 8008890:	2b70      	cmp	r3, #112	@ 0x70
 8008892:	d01a      	beq.n	80088ca <HAL_TIM_ConfigClockSource+0xa6>
 8008894:	2b70      	cmp	r3, #112	@ 0x70
 8008896:	d87b      	bhi.n	8008990 <HAL_TIM_ConfigClockSource+0x16c>
 8008898:	2b60      	cmp	r3, #96	@ 0x60
 800889a:	d050      	beq.n	800893e <HAL_TIM_ConfigClockSource+0x11a>
 800889c:	2b60      	cmp	r3, #96	@ 0x60
 800889e:	d877      	bhi.n	8008990 <HAL_TIM_ConfigClockSource+0x16c>
 80088a0:	2b50      	cmp	r3, #80	@ 0x50
 80088a2:	d03c      	beq.n	800891e <HAL_TIM_ConfigClockSource+0xfa>
 80088a4:	2b50      	cmp	r3, #80	@ 0x50
 80088a6:	d873      	bhi.n	8008990 <HAL_TIM_ConfigClockSource+0x16c>
 80088a8:	2b40      	cmp	r3, #64	@ 0x40
 80088aa:	d058      	beq.n	800895e <HAL_TIM_ConfigClockSource+0x13a>
 80088ac:	2b40      	cmp	r3, #64	@ 0x40
 80088ae:	d86f      	bhi.n	8008990 <HAL_TIM_ConfigClockSource+0x16c>
 80088b0:	2b30      	cmp	r3, #48	@ 0x30
 80088b2:	d064      	beq.n	800897e <HAL_TIM_ConfigClockSource+0x15a>
 80088b4:	2b30      	cmp	r3, #48	@ 0x30
 80088b6:	d86b      	bhi.n	8008990 <HAL_TIM_ConfigClockSource+0x16c>
 80088b8:	2b20      	cmp	r3, #32
 80088ba:	d060      	beq.n	800897e <HAL_TIM_ConfigClockSource+0x15a>
 80088bc:	2b20      	cmp	r3, #32
 80088be:	d867      	bhi.n	8008990 <HAL_TIM_ConfigClockSource+0x16c>
 80088c0:	2b00      	cmp	r3, #0
 80088c2:	d05c      	beq.n	800897e <HAL_TIM_ConfigClockSource+0x15a>
 80088c4:	2b10      	cmp	r3, #16
 80088c6:	d05a      	beq.n	800897e <HAL_TIM_ConfigClockSource+0x15a>
 80088c8:	e062      	b.n	8008990 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80088ce:	683b      	ldr	r3, [r7, #0]
 80088d0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80088d2:	683b      	ldr	r3, [r7, #0]
 80088d4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80088d6:	683b      	ldr	r3, [r7, #0]
 80088d8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80088da:	f000 f9b3 	bl	8008c44 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	689b      	ldr	r3, [r3, #8]
 80088e4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80088e6:	68bb      	ldr	r3, [r7, #8]
 80088e8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80088ec:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	681b      	ldr	r3, [r3, #0]
 80088f2:	68ba      	ldr	r2, [r7, #8]
 80088f4:	609a      	str	r2, [r3, #8]
      break;
 80088f6:	e04f      	b.n	8008998 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80088fc:	683b      	ldr	r3, [r7, #0]
 80088fe:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008900:	683b      	ldr	r3, [r7, #0]
 8008902:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008904:	683b      	ldr	r3, [r7, #0]
 8008906:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008908:	f000 f99c 	bl	8008c44 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	689a      	ldr	r2, [r3, #8]
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800891a:	609a      	str	r2, [r3, #8]
      break;
 800891c:	e03c      	b.n	8008998 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008922:	683b      	ldr	r3, [r7, #0]
 8008924:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008926:	683b      	ldr	r3, [r7, #0]
 8008928:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800892a:	461a      	mov	r2, r3
 800892c:	f000 f910 	bl	8008b50 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	2150      	movs	r1, #80	@ 0x50
 8008936:	4618      	mov	r0, r3
 8008938:	f000 f969 	bl	8008c0e <TIM_ITRx_SetConfig>
      break;
 800893c:	e02c      	b.n	8008998 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008942:	683b      	ldr	r3, [r7, #0]
 8008944:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008946:	683b      	ldr	r3, [r7, #0]
 8008948:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800894a:	461a      	mov	r2, r3
 800894c:	f000 f92f 	bl	8008bae <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	2160      	movs	r1, #96	@ 0x60
 8008956:	4618      	mov	r0, r3
 8008958:	f000 f959 	bl	8008c0e <TIM_ITRx_SetConfig>
      break;
 800895c:	e01c      	b.n	8008998 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008962:	683b      	ldr	r3, [r7, #0]
 8008964:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008966:	683b      	ldr	r3, [r7, #0]
 8008968:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800896a:	461a      	mov	r2, r3
 800896c:	f000 f8f0 	bl	8008b50 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	2140      	movs	r1, #64	@ 0x40
 8008976:	4618      	mov	r0, r3
 8008978:	f000 f949 	bl	8008c0e <TIM_ITRx_SetConfig>
      break;
 800897c:	e00c      	b.n	8008998 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	681a      	ldr	r2, [r3, #0]
 8008982:	683b      	ldr	r3, [r7, #0]
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	4619      	mov	r1, r3
 8008988:	4610      	mov	r0, r2
 800898a:	f000 f940 	bl	8008c0e <TIM_ITRx_SetConfig>
      break;
 800898e:	e003      	b.n	8008998 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8008990:	2301      	movs	r3, #1
 8008992:	73fb      	strb	r3, [r7, #15]
      break;
 8008994:	e000      	b.n	8008998 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8008996:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	2201      	movs	r2, #1
 800899c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	2200      	movs	r2, #0
 80089a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80089a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80089aa:	4618      	mov	r0, r3
 80089ac:	3710      	adds	r7, #16
 80089ae:	46bd      	mov	sp, r7
 80089b0:	bd80      	pop	{r7, pc}

080089b2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80089b2:	b480      	push	{r7}
 80089b4:	b083      	sub	sp, #12
 80089b6:	af00      	add	r7, sp, #0
 80089b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80089ba:	bf00      	nop
 80089bc:	370c      	adds	r7, #12
 80089be:	46bd      	mov	sp, r7
 80089c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089c4:	4770      	bx	lr

080089c6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80089c6:	b480      	push	{r7}
 80089c8:	b083      	sub	sp, #12
 80089ca:	af00      	add	r7, sp, #0
 80089cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80089ce:	bf00      	nop
 80089d0:	370c      	adds	r7, #12
 80089d2:	46bd      	mov	sp, r7
 80089d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089d8:	4770      	bx	lr

080089da <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80089da:	b480      	push	{r7}
 80089dc:	b083      	sub	sp, #12
 80089de:	af00      	add	r7, sp, #0
 80089e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80089e2:	bf00      	nop
 80089e4:	370c      	adds	r7, #12
 80089e6:	46bd      	mov	sp, r7
 80089e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ec:	4770      	bx	lr

080089ee <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80089ee:	b480      	push	{r7}
 80089f0:	b083      	sub	sp, #12
 80089f2:	af00      	add	r7, sp, #0
 80089f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80089f6:	bf00      	nop
 80089f8:	370c      	adds	r7, #12
 80089fa:	46bd      	mov	sp, r7
 80089fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a00:	4770      	bx	lr
	...

08008a04 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008a04:	b480      	push	{r7}
 8008a06:	b085      	sub	sp, #20
 8008a08:	af00      	add	r7, sp, #0
 8008a0a:	6078      	str	r0, [r7, #4]
 8008a0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	4a43      	ldr	r2, [pc, #268]	@ (8008b24 <TIM_Base_SetConfig+0x120>)
 8008a18:	4293      	cmp	r3, r2
 8008a1a:	d013      	beq.n	8008a44 <TIM_Base_SetConfig+0x40>
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008a22:	d00f      	beq.n	8008a44 <TIM_Base_SetConfig+0x40>
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	4a40      	ldr	r2, [pc, #256]	@ (8008b28 <TIM_Base_SetConfig+0x124>)
 8008a28:	4293      	cmp	r3, r2
 8008a2a:	d00b      	beq.n	8008a44 <TIM_Base_SetConfig+0x40>
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	4a3f      	ldr	r2, [pc, #252]	@ (8008b2c <TIM_Base_SetConfig+0x128>)
 8008a30:	4293      	cmp	r3, r2
 8008a32:	d007      	beq.n	8008a44 <TIM_Base_SetConfig+0x40>
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	4a3e      	ldr	r2, [pc, #248]	@ (8008b30 <TIM_Base_SetConfig+0x12c>)
 8008a38:	4293      	cmp	r3, r2
 8008a3a:	d003      	beq.n	8008a44 <TIM_Base_SetConfig+0x40>
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	4a3d      	ldr	r2, [pc, #244]	@ (8008b34 <TIM_Base_SetConfig+0x130>)
 8008a40:	4293      	cmp	r3, r2
 8008a42:	d108      	bne.n	8008a56 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008a44:	68fb      	ldr	r3, [r7, #12]
 8008a46:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008a4a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008a4c:	683b      	ldr	r3, [r7, #0]
 8008a4e:	685b      	ldr	r3, [r3, #4]
 8008a50:	68fa      	ldr	r2, [r7, #12]
 8008a52:	4313      	orrs	r3, r2
 8008a54:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	4a32      	ldr	r2, [pc, #200]	@ (8008b24 <TIM_Base_SetConfig+0x120>)
 8008a5a:	4293      	cmp	r3, r2
 8008a5c:	d02b      	beq.n	8008ab6 <TIM_Base_SetConfig+0xb2>
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008a64:	d027      	beq.n	8008ab6 <TIM_Base_SetConfig+0xb2>
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	4a2f      	ldr	r2, [pc, #188]	@ (8008b28 <TIM_Base_SetConfig+0x124>)
 8008a6a:	4293      	cmp	r3, r2
 8008a6c:	d023      	beq.n	8008ab6 <TIM_Base_SetConfig+0xb2>
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	4a2e      	ldr	r2, [pc, #184]	@ (8008b2c <TIM_Base_SetConfig+0x128>)
 8008a72:	4293      	cmp	r3, r2
 8008a74:	d01f      	beq.n	8008ab6 <TIM_Base_SetConfig+0xb2>
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	4a2d      	ldr	r2, [pc, #180]	@ (8008b30 <TIM_Base_SetConfig+0x12c>)
 8008a7a:	4293      	cmp	r3, r2
 8008a7c:	d01b      	beq.n	8008ab6 <TIM_Base_SetConfig+0xb2>
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	4a2c      	ldr	r2, [pc, #176]	@ (8008b34 <TIM_Base_SetConfig+0x130>)
 8008a82:	4293      	cmp	r3, r2
 8008a84:	d017      	beq.n	8008ab6 <TIM_Base_SetConfig+0xb2>
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	4a2b      	ldr	r2, [pc, #172]	@ (8008b38 <TIM_Base_SetConfig+0x134>)
 8008a8a:	4293      	cmp	r3, r2
 8008a8c:	d013      	beq.n	8008ab6 <TIM_Base_SetConfig+0xb2>
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	4a2a      	ldr	r2, [pc, #168]	@ (8008b3c <TIM_Base_SetConfig+0x138>)
 8008a92:	4293      	cmp	r3, r2
 8008a94:	d00f      	beq.n	8008ab6 <TIM_Base_SetConfig+0xb2>
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	4a29      	ldr	r2, [pc, #164]	@ (8008b40 <TIM_Base_SetConfig+0x13c>)
 8008a9a:	4293      	cmp	r3, r2
 8008a9c:	d00b      	beq.n	8008ab6 <TIM_Base_SetConfig+0xb2>
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	4a28      	ldr	r2, [pc, #160]	@ (8008b44 <TIM_Base_SetConfig+0x140>)
 8008aa2:	4293      	cmp	r3, r2
 8008aa4:	d007      	beq.n	8008ab6 <TIM_Base_SetConfig+0xb2>
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	4a27      	ldr	r2, [pc, #156]	@ (8008b48 <TIM_Base_SetConfig+0x144>)
 8008aaa:	4293      	cmp	r3, r2
 8008aac:	d003      	beq.n	8008ab6 <TIM_Base_SetConfig+0xb2>
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	4a26      	ldr	r2, [pc, #152]	@ (8008b4c <TIM_Base_SetConfig+0x148>)
 8008ab2:	4293      	cmp	r3, r2
 8008ab4:	d108      	bne.n	8008ac8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008ab6:	68fb      	ldr	r3, [r7, #12]
 8008ab8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008abc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008abe:	683b      	ldr	r3, [r7, #0]
 8008ac0:	68db      	ldr	r3, [r3, #12]
 8008ac2:	68fa      	ldr	r2, [r7, #12]
 8008ac4:	4313      	orrs	r3, r2
 8008ac6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008ac8:	68fb      	ldr	r3, [r7, #12]
 8008aca:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008ace:	683b      	ldr	r3, [r7, #0]
 8008ad0:	695b      	ldr	r3, [r3, #20]
 8008ad2:	4313      	orrs	r3, r2
 8008ad4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008ad6:	683b      	ldr	r3, [r7, #0]
 8008ad8:	689a      	ldr	r2, [r3, #8]
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008ade:	683b      	ldr	r3, [r7, #0]
 8008ae0:	681a      	ldr	r2, [r3, #0]
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	4a0e      	ldr	r2, [pc, #56]	@ (8008b24 <TIM_Base_SetConfig+0x120>)
 8008aea:	4293      	cmp	r3, r2
 8008aec:	d003      	beq.n	8008af6 <TIM_Base_SetConfig+0xf2>
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	4a10      	ldr	r2, [pc, #64]	@ (8008b34 <TIM_Base_SetConfig+0x130>)
 8008af2:	4293      	cmp	r3, r2
 8008af4:	d103      	bne.n	8008afe <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008af6:	683b      	ldr	r3, [r7, #0]
 8008af8:	691a      	ldr	r2, [r3, #16]
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	f043 0204 	orr.w	r2, r3, #4
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	2201      	movs	r2, #1
 8008b0e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	68fa      	ldr	r2, [r7, #12]
 8008b14:	601a      	str	r2, [r3, #0]
}
 8008b16:	bf00      	nop
 8008b18:	3714      	adds	r7, #20
 8008b1a:	46bd      	mov	sp, r7
 8008b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b20:	4770      	bx	lr
 8008b22:	bf00      	nop
 8008b24:	40010000 	.word	0x40010000
 8008b28:	40000400 	.word	0x40000400
 8008b2c:	40000800 	.word	0x40000800
 8008b30:	40000c00 	.word	0x40000c00
 8008b34:	40010400 	.word	0x40010400
 8008b38:	40014000 	.word	0x40014000
 8008b3c:	40014400 	.word	0x40014400
 8008b40:	40014800 	.word	0x40014800
 8008b44:	40001800 	.word	0x40001800
 8008b48:	40001c00 	.word	0x40001c00
 8008b4c:	40002000 	.word	0x40002000

08008b50 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008b50:	b480      	push	{r7}
 8008b52:	b087      	sub	sp, #28
 8008b54:	af00      	add	r7, sp, #0
 8008b56:	60f8      	str	r0, [r7, #12]
 8008b58:	60b9      	str	r1, [r7, #8]
 8008b5a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	6a1b      	ldr	r3, [r3, #32]
 8008b60:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008b62:	68fb      	ldr	r3, [r7, #12]
 8008b64:	6a1b      	ldr	r3, [r3, #32]
 8008b66:	f023 0201 	bic.w	r2, r3, #1
 8008b6a:	68fb      	ldr	r3, [r7, #12]
 8008b6c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008b6e:	68fb      	ldr	r3, [r7, #12]
 8008b70:	699b      	ldr	r3, [r3, #24]
 8008b72:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008b74:	693b      	ldr	r3, [r7, #16]
 8008b76:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008b7a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	011b      	lsls	r3, r3, #4
 8008b80:	693a      	ldr	r2, [r7, #16]
 8008b82:	4313      	orrs	r3, r2
 8008b84:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008b86:	697b      	ldr	r3, [r7, #20]
 8008b88:	f023 030a 	bic.w	r3, r3, #10
 8008b8c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008b8e:	697a      	ldr	r2, [r7, #20]
 8008b90:	68bb      	ldr	r3, [r7, #8]
 8008b92:	4313      	orrs	r3, r2
 8008b94:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008b96:	68fb      	ldr	r3, [r7, #12]
 8008b98:	693a      	ldr	r2, [r7, #16]
 8008b9a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008b9c:	68fb      	ldr	r3, [r7, #12]
 8008b9e:	697a      	ldr	r2, [r7, #20]
 8008ba0:	621a      	str	r2, [r3, #32]
}
 8008ba2:	bf00      	nop
 8008ba4:	371c      	adds	r7, #28
 8008ba6:	46bd      	mov	sp, r7
 8008ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bac:	4770      	bx	lr

08008bae <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008bae:	b480      	push	{r7}
 8008bb0:	b087      	sub	sp, #28
 8008bb2:	af00      	add	r7, sp, #0
 8008bb4:	60f8      	str	r0, [r7, #12]
 8008bb6:	60b9      	str	r1, [r7, #8]
 8008bb8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008bba:	68fb      	ldr	r3, [r7, #12]
 8008bbc:	6a1b      	ldr	r3, [r3, #32]
 8008bbe:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008bc0:	68fb      	ldr	r3, [r7, #12]
 8008bc2:	6a1b      	ldr	r3, [r3, #32]
 8008bc4:	f023 0210 	bic.w	r2, r3, #16
 8008bc8:	68fb      	ldr	r3, [r7, #12]
 8008bca:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008bcc:	68fb      	ldr	r3, [r7, #12]
 8008bce:	699b      	ldr	r3, [r3, #24]
 8008bd0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008bd2:	693b      	ldr	r3, [r7, #16]
 8008bd4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008bd8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	031b      	lsls	r3, r3, #12
 8008bde:	693a      	ldr	r2, [r7, #16]
 8008be0:	4313      	orrs	r3, r2
 8008be2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008be4:	697b      	ldr	r3, [r7, #20]
 8008be6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008bea:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008bec:	68bb      	ldr	r3, [r7, #8]
 8008bee:	011b      	lsls	r3, r3, #4
 8008bf0:	697a      	ldr	r2, [r7, #20]
 8008bf2:	4313      	orrs	r3, r2
 8008bf4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008bf6:	68fb      	ldr	r3, [r7, #12]
 8008bf8:	693a      	ldr	r2, [r7, #16]
 8008bfa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008bfc:	68fb      	ldr	r3, [r7, #12]
 8008bfe:	697a      	ldr	r2, [r7, #20]
 8008c00:	621a      	str	r2, [r3, #32]
}
 8008c02:	bf00      	nop
 8008c04:	371c      	adds	r7, #28
 8008c06:	46bd      	mov	sp, r7
 8008c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c0c:	4770      	bx	lr

08008c0e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008c0e:	b480      	push	{r7}
 8008c10:	b085      	sub	sp, #20
 8008c12:	af00      	add	r7, sp, #0
 8008c14:	6078      	str	r0, [r7, #4]
 8008c16:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	689b      	ldr	r3, [r3, #8]
 8008c1c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008c1e:	68fb      	ldr	r3, [r7, #12]
 8008c20:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008c24:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008c26:	683a      	ldr	r2, [r7, #0]
 8008c28:	68fb      	ldr	r3, [r7, #12]
 8008c2a:	4313      	orrs	r3, r2
 8008c2c:	f043 0307 	orr.w	r3, r3, #7
 8008c30:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	68fa      	ldr	r2, [r7, #12]
 8008c36:	609a      	str	r2, [r3, #8]
}
 8008c38:	bf00      	nop
 8008c3a:	3714      	adds	r7, #20
 8008c3c:	46bd      	mov	sp, r7
 8008c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c42:	4770      	bx	lr

08008c44 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008c44:	b480      	push	{r7}
 8008c46:	b087      	sub	sp, #28
 8008c48:	af00      	add	r7, sp, #0
 8008c4a:	60f8      	str	r0, [r7, #12]
 8008c4c:	60b9      	str	r1, [r7, #8]
 8008c4e:	607a      	str	r2, [r7, #4]
 8008c50:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008c52:	68fb      	ldr	r3, [r7, #12]
 8008c54:	689b      	ldr	r3, [r3, #8]
 8008c56:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008c58:	697b      	ldr	r3, [r7, #20]
 8008c5a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008c5e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008c60:	683b      	ldr	r3, [r7, #0]
 8008c62:	021a      	lsls	r2, r3, #8
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	431a      	orrs	r2, r3
 8008c68:	68bb      	ldr	r3, [r7, #8]
 8008c6a:	4313      	orrs	r3, r2
 8008c6c:	697a      	ldr	r2, [r7, #20]
 8008c6e:	4313      	orrs	r3, r2
 8008c70:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008c72:	68fb      	ldr	r3, [r7, #12]
 8008c74:	697a      	ldr	r2, [r7, #20]
 8008c76:	609a      	str	r2, [r3, #8]
}
 8008c78:	bf00      	nop
 8008c7a:	371c      	adds	r7, #28
 8008c7c:	46bd      	mov	sp, r7
 8008c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c82:	4770      	bx	lr

08008c84 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008c84:	b480      	push	{r7}
 8008c86:	b085      	sub	sp, #20
 8008c88:	af00      	add	r7, sp, #0
 8008c8a:	6078      	str	r0, [r7, #4]
 8008c8c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008c94:	2b01      	cmp	r3, #1
 8008c96:	d101      	bne.n	8008c9c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008c98:	2302      	movs	r3, #2
 8008c9a:	e05a      	b.n	8008d52 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	2201      	movs	r2, #1
 8008ca0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	2202      	movs	r2, #2
 8008ca8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	685b      	ldr	r3, [r3, #4]
 8008cb2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	689b      	ldr	r3, [r3, #8]
 8008cba:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008cbc:	68fb      	ldr	r3, [r7, #12]
 8008cbe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008cc2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008cc4:	683b      	ldr	r3, [r7, #0]
 8008cc6:	681b      	ldr	r3, [r3, #0]
 8008cc8:	68fa      	ldr	r2, [r7, #12]
 8008cca:	4313      	orrs	r3, r2
 8008ccc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	68fa      	ldr	r2, [r7, #12]
 8008cd4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	4a21      	ldr	r2, [pc, #132]	@ (8008d60 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8008cdc:	4293      	cmp	r3, r2
 8008cde:	d022      	beq.n	8008d26 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	681b      	ldr	r3, [r3, #0]
 8008ce4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008ce8:	d01d      	beq.n	8008d26 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	681b      	ldr	r3, [r3, #0]
 8008cee:	4a1d      	ldr	r2, [pc, #116]	@ (8008d64 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8008cf0:	4293      	cmp	r3, r2
 8008cf2:	d018      	beq.n	8008d26 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	4a1b      	ldr	r2, [pc, #108]	@ (8008d68 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8008cfa:	4293      	cmp	r3, r2
 8008cfc:	d013      	beq.n	8008d26 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	4a1a      	ldr	r2, [pc, #104]	@ (8008d6c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8008d04:	4293      	cmp	r3, r2
 8008d06:	d00e      	beq.n	8008d26 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	4a18      	ldr	r2, [pc, #96]	@ (8008d70 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8008d0e:	4293      	cmp	r3, r2
 8008d10:	d009      	beq.n	8008d26 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	681b      	ldr	r3, [r3, #0]
 8008d16:	4a17      	ldr	r2, [pc, #92]	@ (8008d74 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008d18:	4293      	cmp	r3, r2
 8008d1a:	d004      	beq.n	8008d26 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	4a15      	ldr	r2, [pc, #84]	@ (8008d78 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8008d22:	4293      	cmp	r3, r2
 8008d24:	d10c      	bne.n	8008d40 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008d26:	68bb      	ldr	r3, [r7, #8]
 8008d28:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008d2c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008d2e:	683b      	ldr	r3, [r7, #0]
 8008d30:	685b      	ldr	r3, [r3, #4]
 8008d32:	68ba      	ldr	r2, [r7, #8]
 8008d34:	4313      	orrs	r3, r2
 8008d36:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	681b      	ldr	r3, [r3, #0]
 8008d3c:	68ba      	ldr	r2, [r7, #8]
 8008d3e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	2201      	movs	r2, #1
 8008d44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	2200      	movs	r2, #0
 8008d4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008d50:	2300      	movs	r3, #0
}
 8008d52:	4618      	mov	r0, r3
 8008d54:	3714      	adds	r7, #20
 8008d56:	46bd      	mov	sp, r7
 8008d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d5c:	4770      	bx	lr
 8008d5e:	bf00      	nop
 8008d60:	40010000 	.word	0x40010000
 8008d64:	40000400 	.word	0x40000400
 8008d68:	40000800 	.word	0x40000800
 8008d6c:	40000c00 	.word	0x40000c00
 8008d70:	40010400 	.word	0x40010400
 8008d74:	40014000 	.word	0x40014000
 8008d78:	40001800 	.word	0x40001800

08008d7c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008d7c:	b480      	push	{r7}
 8008d7e:	b083      	sub	sp, #12
 8008d80:	af00      	add	r7, sp, #0
 8008d82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008d84:	bf00      	nop
 8008d86:	370c      	adds	r7, #12
 8008d88:	46bd      	mov	sp, r7
 8008d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d8e:	4770      	bx	lr

08008d90 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008d90:	b480      	push	{r7}
 8008d92:	b083      	sub	sp, #12
 8008d94:	af00      	add	r7, sp, #0
 8008d96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008d98:	bf00      	nop
 8008d9a:	370c      	adds	r7, #12
 8008d9c:	46bd      	mov	sp, r7
 8008d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008da2:	4770      	bx	lr

08008da4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008da4:	b580      	push	{r7, lr}
 8008da6:	b082      	sub	sp, #8
 8008da8:	af00      	add	r7, sp, #0
 8008daa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	d101      	bne.n	8008db6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008db2:	2301      	movs	r3, #1
 8008db4:	e042      	b.n	8008e3c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008dbc:	b2db      	uxtb	r3, r3
 8008dbe:	2b00      	cmp	r3, #0
 8008dc0:	d106      	bne.n	8008dd0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	2200      	movs	r2, #0
 8008dc6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008dca:	6878      	ldr	r0, [r7, #4]
 8008dcc:	f7f8 fe12 	bl	80019f4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	2224      	movs	r2, #36	@ 0x24
 8008dd4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	68da      	ldr	r2, [r3, #12]
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	681b      	ldr	r3, [r3, #0]
 8008de2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008de6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008de8:	6878      	ldr	r0, [r7, #4]
 8008dea:	f000 f82b 	bl	8008e44 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	691a      	ldr	r2, [r3, #16]
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008dfc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	681b      	ldr	r3, [r3, #0]
 8008e02:	695a      	ldr	r2, [r3, #20]
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	681b      	ldr	r3, [r3, #0]
 8008e08:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008e0c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	68da      	ldr	r2, [r3, #12]
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	681b      	ldr	r3, [r3, #0]
 8008e18:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008e1c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	2200      	movs	r2, #0
 8008e22:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	2220      	movs	r2, #32
 8008e28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	2220      	movs	r2, #32
 8008e30:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	2200      	movs	r2, #0
 8008e38:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8008e3a:	2300      	movs	r3, #0
}
 8008e3c:	4618      	mov	r0, r3
 8008e3e:	3708      	adds	r7, #8
 8008e40:	46bd      	mov	sp, r7
 8008e42:	bd80      	pop	{r7, pc}

08008e44 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008e44:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008e48:	b0c0      	sub	sp, #256	@ 0x100
 8008e4a:	af00      	add	r7, sp, #0
 8008e4c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008e50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008e54:	681b      	ldr	r3, [r3, #0]
 8008e56:	691b      	ldr	r3, [r3, #16]
 8008e58:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8008e5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008e60:	68d9      	ldr	r1, [r3, #12]
 8008e62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008e66:	681a      	ldr	r2, [r3, #0]
 8008e68:	ea40 0301 	orr.w	r3, r0, r1
 8008e6c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008e6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008e72:	689a      	ldr	r2, [r3, #8]
 8008e74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008e78:	691b      	ldr	r3, [r3, #16]
 8008e7a:	431a      	orrs	r2, r3
 8008e7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008e80:	695b      	ldr	r3, [r3, #20]
 8008e82:	431a      	orrs	r2, r3
 8008e84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008e88:	69db      	ldr	r3, [r3, #28]
 8008e8a:	4313      	orrs	r3, r2
 8008e8c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8008e90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	68db      	ldr	r3, [r3, #12]
 8008e98:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8008e9c:	f021 010c 	bic.w	r1, r1, #12
 8008ea0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ea4:	681a      	ldr	r2, [r3, #0]
 8008ea6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8008eaa:	430b      	orrs	r3, r1
 8008eac:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008eae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008eb2:	681b      	ldr	r3, [r3, #0]
 8008eb4:	695b      	ldr	r3, [r3, #20]
 8008eb6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8008eba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ebe:	6999      	ldr	r1, [r3, #24]
 8008ec0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ec4:	681a      	ldr	r2, [r3, #0]
 8008ec6:	ea40 0301 	orr.w	r3, r0, r1
 8008eca:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008ecc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ed0:	681a      	ldr	r2, [r3, #0]
 8008ed2:	4b8f      	ldr	r3, [pc, #572]	@ (8009110 <UART_SetConfig+0x2cc>)
 8008ed4:	429a      	cmp	r2, r3
 8008ed6:	d005      	beq.n	8008ee4 <UART_SetConfig+0xa0>
 8008ed8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008edc:	681a      	ldr	r2, [r3, #0]
 8008ede:	4b8d      	ldr	r3, [pc, #564]	@ (8009114 <UART_SetConfig+0x2d0>)
 8008ee0:	429a      	cmp	r2, r3
 8008ee2:	d104      	bne.n	8008eee <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008ee4:	f7fe fa50 	bl	8007388 <HAL_RCC_GetPCLK2Freq>
 8008ee8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8008eec:	e003      	b.n	8008ef6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008eee:	f7fe fa37 	bl	8007360 <HAL_RCC_GetPCLK1Freq>
 8008ef2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008ef6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008efa:	69db      	ldr	r3, [r3, #28]
 8008efc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008f00:	f040 810c 	bne.w	800911c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008f04:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008f08:	2200      	movs	r2, #0
 8008f0a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8008f0e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8008f12:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8008f16:	4622      	mov	r2, r4
 8008f18:	462b      	mov	r3, r5
 8008f1a:	1891      	adds	r1, r2, r2
 8008f1c:	65b9      	str	r1, [r7, #88]	@ 0x58
 8008f1e:	415b      	adcs	r3, r3
 8008f20:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008f22:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8008f26:	4621      	mov	r1, r4
 8008f28:	eb12 0801 	adds.w	r8, r2, r1
 8008f2c:	4629      	mov	r1, r5
 8008f2e:	eb43 0901 	adc.w	r9, r3, r1
 8008f32:	f04f 0200 	mov.w	r2, #0
 8008f36:	f04f 0300 	mov.w	r3, #0
 8008f3a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008f3e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008f42:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008f46:	4690      	mov	r8, r2
 8008f48:	4699      	mov	r9, r3
 8008f4a:	4623      	mov	r3, r4
 8008f4c:	eb18 0303 	adds.w	r3, r8, r3
 8008f50:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8008f54:	462b      	mov	r3, r5
 8008f56:	eb49 0303 	adc.w	r3, r9, r3
 8008f5a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8008f5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008f62:	685b      	ldr	r3, [r3, #4]
 8008f64:	2200      	movs	r2, #0
 8008f66:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8008f6a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8008f6e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8008f72:	460b      	mov	r3, r1
 8008f74:	18db      	adds	r3, r3, r3
 8008f76:	653b      	str	r3, [r7, #80]	@ 0x50
 8008f78:	4613      	mov	r3, r2
 8008f7a:	eb42 0303 	adc.w	r3, r2, r3
 8008f7e:	657b      	str	r3, [r7, #84]	@ 0x54
 8008f80:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8008f84:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8008f88:	f7f7 f982 	bl	8000290 <__aeabi_uldivmod>
 8008f8c:	4602      	mov	r2, r0
 8008f8e:	460b      	mov	r3, r1
 8008f90:	4b61      	ldr	r3, [pc, #388]	@ (8009118 <UART_SetConfig+0x2d4>)
 8008f92:	fba3 2302 	umull	r2, r3, r3, r2
 8008f96:	095b      	lsrs	r3, r3, #5
 8008f98:	011c      	lsls	r4, r3, #4
 8008f9a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008f9e:	2200      	movs	r2, #0
 8008fa0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008fa4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8008fa8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8008fac:	4642      	mov	r2, r8
 8008fae:	464b      	mov	r3, r9
 8008fb0:	1891      	adds	r1, r2, r2
 8008fb2:	64b9      	str	r1, [r7, #72]	@ 0x48
 8008fb4:	415b      	adcs	r3, r3
 8008fb6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008fb8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8008fbc:	4641      	mov	r1, r8
 8008fbe:	eb12 0a01 	adds.w	sl, r2, r1
 8008fc2:	4649      	mov	r1, r9
 8008fc4:	eb43 0b01 	adc.w	fp, r3, r1
 8008fc8:	f04f 0200 	mov.w	r2, #0
 8008fcc:	f04f 0300 	mov.w	r3, #0
 8008fd0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008fd4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008fd8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008fdc:	4692      	mov	sl, r2
 8008fde:	469b      	mov	fp, r3
 8008fe0:	4643      	mov	r3, r8
 8008fe2:	eb1a 0303 	adds.w	r3, sl, r3
 8008fe6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008fea:	464b      	mov	r3, r9
 8008fec:	eb4b 0303 	adc.w	r3, fp, r3
 8008ff0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8008ff4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ff8:	685b      	ldr	r3, [r3, #4]
 8008ffa:	2200      	movs	r2, #0
 8008ffc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009000:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8009004:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8009008:	460b      	mov	r3, r1
 800900a:	18db      	adds	r3, r3, r3
 800900c:	643b      	str	r3, [r7, #64]	@ 0x40
 800900e:	4613      	mov	r3, r2
 8009010:	eb42 0303 	adc.w	r3, r2, r3
 8009014:	647b      	str	r3, [r7, #68]	@ 0x44
 8009016:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800901a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800901e:	f7f7 f937 	bl	8000290 <__aeabi_uldivmod>
 8009022:	4602      	mov	r2, r0
 8009024:	460b      	mov	r3, r1
 8009026:	4611      	mov	r1, r2
 8009028:	4b3b      	ldr	r3, [pc, #236]	@ (8009118 <UART_SetConfig+0x2d4>)
 800902a:	fba3 2301 	umull	r2, r3, r3, r1
 800902e:	095b      	lsrs	r3, r3, #5
 8009030:	2264      	movs	r2, #100	@ 0x64
 8009032:	fb02 f303 	mul.w	r3, r2, r3
 8009036:	1acb      	subs	r3, r1, r3
 8009038:	00db      	lsls	r3, r3, #3
 800903a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800903e:	4b36      	ldr	r3, [pc, #216]	@ (8009118 <UART_SetConfig+0x2d4>)
 8009040:	fba3 2302 	umull	r2, r3, r3, r2
 8009044:	095b      	lsrs	r3, r3, #5
 8009046:	005b      	lsls	r3, r3, #1
 8009048:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800904c:	441c      	add	r4, r3
 800904e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009052:	2200      	movs	r2, #0
 8009054:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009058:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800905c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8009060:	4642      	mov	r2, r8
 8009062:	464b      	mov	r3, r9
 8009064:	1891      	adds	r1, r2, r2
 8009066:	63b9      	str	r1, [r7, #56]	@ 0x38
 8009068:	415b      	adcs	r3, r3
 800906a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800906c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8009070:	4641      	mov	r1, r8
 8009072:	1851      	adds	r1, r2, r1
 8009074:	6339      	str	r1, [r7, #48]	@ 0x30
 8009076:	4649      	mov	r1, r9
 8009078:	414b      	adcs	r3, r1
 800907a:	637b      	str	r3, [r7, #52]	@ 0x34
 800907c:	f04f 0200 	mov.w	r2, #0
 8009080:	f04f 0300 	mov.w	r3, #0
 8009084:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8009088:	4659      	mov	r1, fp
 800908a:	00cb      	lsls	r3, r1, #3
 800908c:	4651      	mov	r1, sl
 800908e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009092:	4651      	mov	r1, sl
 8009094:	00ca      	lsls	r2, r1, #3
 8009096:	4610      	mov	r0, r2
 8009098:	4619      	mov	r1, r3
 800909a:	4603      	mov	r3, r0
 800909c:	4642      	mov	r2, r8
 800909e:	189b      	adds	r3, r3, r2
 80090a0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80090a4:	464b      	mov	r3, r9
 80090a6:	460a      	mov	r2, r1
 80090a8:	eb42 0303 	adc.w	r3, r2, r3
 80090ac:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80090b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80090b4:	685b      	ldr	r3, [r3, #4]
 80090b6:	2200      	movs	r2, #0
 80090b8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80090bc:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80090c0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80090c4:	460b      	mov	r3, r1
 80090c6:	18db      	adds	r3, r3, r3
 80090c8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80090ca:	4613      	mov	r3, r2
 80090cc:	eb42 0303 	adc.w	r3, r2, r3
 80090d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80090d2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80090d6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80090da:	f7f7 f8d9 	bl	8000290 <__aeabi_uldivmod>
 80090de:	4602      	mov	r2, r0
 80090e0:	460b      	mov	r3, r1
 80090e2:	4b0d      	ldr	r3, [pc, #52]	@ (8009118 <UART_SetConfig+0x2d4>)
 80090e4:	fba3 1302 	umull	r1, r3, r3, r2
 80090e8:	095b      	lsrs	r3, r3, #5
 80090ea:	2164      	movs	r1, #100	@ 0x64
 80090ec:	fb01 f303 	mul.w	r3, r1, r3
 80090f0:	1ad3      	subs	r3, r2, r3
 80090f2:	00db      	lsls	r3, r3, #3
 80090f4:	3332      	adds	r3, #50	@ 0x32
 80090f6:	4a08      	ldr	r2, [pc, #32]	@ (8009118 <UART_SetConfig+0x2d4>)
 80090f8:	fba2 2303 	umull	r2, r3, r2, r3
 80090fc:	095b      	lsrs	r3, r3, #5
 80090fe:	f003 0207 	and.w	r2, r3, #7
 8009102:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009106:	681b      	ldr	r3, [r3, #0]
 8009108:	4422      	add	r2, r4
 800910a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800910c:	e106      	b.n	800931c <UART_SetConfig+0x4d8>
 800910e:	bf00      	nop
 8009110:	40011000 	.word	0x40011000
 8009114:	40011400 	.word	0x40011400
 8009118:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800911c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009120:	2200      	movs	r2, #0
 8009122:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8009126:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800912a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800912e:	4642      	mov	r2, r8
 8009130:	464b      	mov	r3, r9
 8009132:	1891      	adds	r1, r2, r2
 8009134:	6239      	str	r1, [r7, #32]
 8009136:	415b      	adcs	r3, r3
 8009138:	627b      	str	r3, [r7, #36]	@ 0x24
 800913a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800913e:	4641      	mov	r1, r8
 8009140:	1854      	adds	r4, r2, r1
 8009142:	4649      	mov	r1, r9
 8009144:	eb43 0501 	adc.w	r5, r3, r1
 8009148:	f04f 0200 	mov.w	r2, #0
 800914c:	f04f 0300 	mov.w	r3, #0
 8009150:	00eb      	lsls	r3, r5, #3
 8009152:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8009156:	00e2      	lsls	r2, r4, #3
 8009158:	4614      	mov	r4, r2
 800915a:	461d      	mov	r5, r3
 800915c:	4643      	mov	r3, r8
 800915e:	18e3      	adds	r3, r4, r3
 8009160:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009164:	464b      	mov	r3, r9
 8009166:	eb45 0303 	adc.w	r3, r5, r3
 800916a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800916e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009172:	685b      	ldr	r3, [r3, #4]
 8009174:	2200      	movs	r2, #0
 8009176:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800917a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800917e:	f04f 0200 	mov.w	r2, #0
 8009182:	f04f 0300 	mov.w	r3, #0
 8009186:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800918a:	4629      	mov	r1, r5
 800918c:	008b      	lsls	r3, r1, #2
 800918e:	4621      	mov	r1, r4
 8009190:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009194:	4621      	mov	r1, r4
 8009196:	008a      	lsls	r2, r1, #2
 8009198:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800919c:	f7f7 f878 	bl	8000290 <__aeabi_uldivmod>
 80091a0:	4602      	mov	r2, r0
 80091a2:	460b      	mov	r3, r1
 80091a4:	4b60      	ldr	r3, [pc, #384]	@ (8009328 <UART_SetConfig+0x4e4>)
 80091a6:	fba3 2302 	umull	r2, r3, r3, r2
 80091aa:	095b      	lsrs	r3, r3, #5
 80091ac:	011c      	lsls	r4, r3, #4
 80091ae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80091b2:	2200      	movs	r2, #0
 80091b4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80091b8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80091bc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80091c0:	4642      	mov	r2, r8
 80091c2:	464b      	mov	r3, r9
 80091c4:	1891      	adds	r1, r2, r2
 80091c6:	61b9      	str	r1, [r7, #24]
 80091c8:	415b      	adcs	r3, r3
 80091ca:	61fb      	str	r3, [r7, #28]
 80091cc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80091d0:	4641      	mov	r1, r8
 80091d2:	1851      	adds	r1, r2, r1
 80091d4:	6139      	str	r1, [r7, #16]
 80091d6:	4649      	mov	r1, r9
 80091d8:	414b      	adcs	r3, r1
 80091da:	617b      	str	r3, [r7, #20]
 80091dc:	f04f 0200 	mov.w	r2, #0
 80091e0:	f04f 0300 	mov.w	r3, #0
 80091e4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80091e8:	4659      	mov	r1, fp
 80091ea:	00cb      	lsls	r3, r1, #3
 80091ec:	4651      	mov	r1, sl
 80091ee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80091f2:	4651      	mov	r1, sl
 80091f4:	00ca      	lsls	r2, r1, #3
 80091f6:	4610      	mov	r0, r2
 80091f8:	4619      	mov	r1, r3
 80091fa:	4603      	mov	r3, r0
 80091fc:	4642      	mov	r2, r8
 80091fe:	189b      	adds	r3, r3, r2
 8009200:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009204:	464b      	mov	r3, r9
 8009206:	460a      	mov	r2, r1
 8009208:	eb42 0303 	adc.w	r3, r2, r3
 800920c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009210:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009214:	685b      	ldr	r3, [r3, #4]
 8009216:	2200      	movs	r2, #0
 8009218:	67bb      	str	r3, [r7, #120]	@ 0x78
 800921a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800921c:	f04f 0200 	mov.w	r2, #0
 8009220:	f04f 0300 	mov.w	r3, #0
 8009224:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8009228:	4649      	mov	r1, r9
 800922a:	008b      	lsls	r3, r1, #2
 800922c:	4641      	mov	r1, r8
 800922e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009232:	4641      	mov	r1, r8
 8009234:	008a      	lsls	r2, r1, #2
 8009236:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800923a:	f7f7 f829 	bl	8000290 <__aeabi_uldivmod>
 800923e:	4602      	mov	r2, r0
 8009240:	460b      	mov	r3, r1
 8009242:	4611      	mov	r1, r2
 8009244:	4b38      	ldr	r3, [pc, #224]	@ (8009328 <UART_SetConfig+0x4e4>)
 8009246:	fba3 2301 	umull	r2, r3, r3, r1
 800924a:	095b      	lsrs	r3, r3, #5
 800924c:	2264      	movs	r2, #100	@ 0x64
 800924e:	fb02 f303 	mul.w	r3, r2, r3
 8009252:	1acb      	subs	r3, r1, r3
 8009254:	011b      	lsls	r3, r3, #4
 8009256:	3332      	adds	r3, #50	@ 0x32
 8009258:	4a33      	ldr	r2, [pc, #204]	@ (8009328 <UART_SetConfig+0x4e4>)
 800925a:	fba2 2303 	umull	r2, r3, r2, r3
 800925e:	095b      	lsrs	r3, r3, #5
 8009260:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009264:	441c      	add	r4, r3
 8009266:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800926a:	2200      	movs	r2, #0
 800926c:	673b      	str	r3, [r7, #112]	@ 0x70
 800926e:	677a      	str	r2, [r7, #116]	@ 0x74
 8009270:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8009274:	4642      	mov	r2, r8
 8009276:	464b      	mov	r3, r9
 8009278:	1891      	adds	r1, r2, r2
 800927a:	60b9      	str	r1, [r7, #8]
 800927c:	415b      	adcs	r3, r3
 800927e:	60fb      	str	r3, [r7, #12]
 8009280:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009284:	4641      	mov	r1, r8
 8009286:	1851      	adds	r1, r2, r1
 8009288:	6039      	str	r1, [r7, #0]
 800928a:	4649      	mov	r1, r9
 800928c:	414b      	adcs	r3, r1
 800928e:	607b      	str	r3, [r7, #4]
 8009290:	f04f 0200 	mov.w	r2, #0
 8009294:	f04f 0300 	mov.w	r3, #0
 8009298:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800929c:	4659      	mov	r1, fp
 800929e:	00cb      	lsls	r3, r1, #3
 80092a0:	4651      	mov	r1, sl
 80092a2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80092a6:	4651      	mov	r1, sl
 80092a8:	00ca      	lsls	r2, r1, #3
 80092aa:	4610      	mov	r0, r2
 80092ac:	4619      	mov	r1, r3
 80092ae:	4603      	mov	r3, r0
 80092b0:	4642      	mov	r2, r8
 80092b2:	189b      	adds	r3, r3, r2
 80092b4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80092b6:	464b      	mov	r3, r9
 80092b8:	460a      	mov	r2, r1
 80092ba:	eb42 0303 	adc.w	r3, r2, r3
 80092be:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80092c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80092c4:	685b      	ldr	r3, [r3, #4]
 80092c6:	2200      	movs	r2, #0
 80092c8:	663b      	str	r3, [r7, #96]	@ 0x60
 80092ca:	667a      	str	r2, [r7, #100]	@ 0x64
 80092cc:	f04f 0200 	mov.w	r2, #0
 80092d0:	f04f 0300 	mov.w	r3, #0
 80092d4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80092d8:	4649      	mov	r1, r9
 80092da:	008b      	lsls	r3, r1, #2
 80092dc:	4641      	mov	r1, r8
 80092de:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80092e2:	4641      	mov	r1, r8
 80092e4:	008a      	lsls	r2, r1, #2
 80092e6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80092ea:	f7f6 ffd1 	bl	8000290 <__aeabi_uldivmod>
 80092ee:	4602      	mov	r2, r0
 80092f0:	460b      	mov	r3, r1
 80092f2:	4b0d      	ldr	r3, [pc, #52]	@ (8009328 <UART_SetConfig+0x4e4>)
 80092f4:	fba3 1302 	umull	r1, r3, r3, r2
 80092f8:	095b      	lsrs	r3, r3, #5
 80092fa:	2164      	movs	r1, #100	@ 0x64
 80092fc:	fb01 f303 	mul.w	r3, r1, r3
 8009300:	1ad3      	subs	r3, r2, r3
 8009302:	011b      	lsls	r3, r3, #4
 8009304:	3332      	adds	r3, #50	@ 0x32
 8009306:	4a08      	ldr	r2, [pc, #32]	@ (8009328 <UART_SetConfig+0x4e4>)
 8009308:	fba2 2303 	umull	r2, r3, r2, r3
 800930c:	095b      	lsrs	r3, r3, #5
 800930e:	f003 020f 	and.w	r2, r3, #15
 8009312:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009316:	681b      	ldr	r3, [r3, #0]
 8009318:	4422      	add	r2, r4
 800931a:	609a      	str	r2, [r3, #8]
}
 800931c:	bf00      	nop
 800931e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8009322:	46bd      	mov	sp, r7
 8009324:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009328:	51eb851f 	.word	0x51eb851f

0800932c <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, const FMC_SDRAM_InitTypeDef *Init)
{
 800932c:	b480      	push	{r7}
 800932e:	b083      	sub	sp, #12
 8009330:	af00      	add	r7, sp, #0
 8009332:	6078      	str	r0, [r7, #4]
 8009334:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 8009336:	683b      	ldr	r3, [r7, #0]
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	2b00      	cmp	r3, #0
 800933c:	d123      	bne.n	8009386 <FMC_SDRAM_Init+0x5a>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	681b      	ldr	r3, [r3, #0]
 8009342:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8009346:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800934a:	683a      	ldr	r2, [r7, #0]
 800934c:	6851      	ldr	r1, [r2, #4]
 800934e:	683a      	ldr	r2, [r7, #0]
 8009350:	6892      	ldr	r2, [r2, #8]
 8009352:	4311      	orrs	r1, r2
 8009354:	683a      	ldr	r2, [r7, #0]
 8009356:	68d2      	ldr	r2, [r2, #12]
 8009358:	4311      	orrs	r1, r2
 800935a:	683a      	ldr	r2, [r7, #0]
 800935c:	6912      	ldr	r2, [r2, #16]
 800935e:	4311      	orrs	r1, r2
 8009360:	683a      	ldr	r2, [r7, #0]
 8009362:	6952      	ldr	r2, [r2, #20]
 8009364:	4311      	orrs	r1, r2
 8009366:	683a      	ldr	r2, [r7, #0]
 8009368:	6992      	ldr	r2, [r2, #24]
 800936a:	4311      	orrs	r1, r2
 800936c:	683a      	ldr	r2, [r7, #0]
 800936e:	69d2      	ldr	r2, [r2, #28]
 8009370:	4311      	orrs	r1, r2
 8009372:	683a      	ldr	r2, [r7, #0]
 8009374:	6a12      	ldr	r2, [r2, #32]
 8009376:	4311      	orrs	r1, r2
 8009378:	683a      	ldr	r2, [r7, #0]
 800937a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800937c:	430a      	orrs	r2, r1
 800937e:	431a      	orrs	r2, r3
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	601a      	str	r2, [r3, #0]
 8009384:	e028      	b.n	80093d8 <FMC_SDRAM_Init+0xac>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	681b      	ldr	r3, [r3, #0]
 800938a:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 800938e:	683b      	ldr	r3, [r7, #0]
 8009390:	69d9      	ldr	r1, [r3, #28]
 8009392:	683b      	ldr	r3, [r7, #0]
 8009394:	6a1b      	ldr	r3, [r3, #32]
 8009396:	4319      	orrs	r1, r3
 8009398:	683b      	ldr	r3, [r7, #0]
 800939a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800939c:	430b      	orrs	r3, r1
 800939e:	431a      	orrs	r2, r3
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	601a      	str	r2, [r3, #0]
               FMC_SDCR1_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	685b      	ldr	r3, [r3, #4]
 80093a8:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80093ac:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80093b0:	683a      	ldr	r2, [r7, #0]
 80093b2:	6851      	ldr	r1, [r2, #4]
 80093b4:	683a      	ldr	r2, [r7, #0]
 80093b6:	6892      	ldr	r2, [r2, #8]
 80093b8:	4311      	orrs	r1, r2
 80093ba:	683a      	ldr	r2, [r7, #0]
 80093bc:	68d2      	ldr	r2, [r2, #12]
 80093be:	4311      	orrs	r1, r2
 80093c0:	683a      	ldr	r2, [r7, #0]
 80093c2:	6912      	ldr	r2, [r2, #16]
 80093c4:	4311      	orrs	r1, r2
 80093c6:	683a      	ldr	r2, [r7, #0]
 80093c8:	6952      	ldr	r2, [r2, #20]
 80093ca:	4311      	orrs	r1, r2
 80093cc:	683a      	ldr	r2, [r7, #0]
 80093ce:	6992      	ldr	r2, [r2, #24]
 80093d0:	430a      	orrs	r2, r1
 80093d2:	431a      	orrs	r2, r3
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 80093d8:	2300      	movs	r3, #0
}
 80093da:	4618      	mov	r0, r3
 80093dc:	370c      	adds	r7, #12
 80093de:	46bd      	mov	sp, r7
 80093e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093e4:	4770      	bx	lr

080093e6 <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        const FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 80093e6:	b480      	push	{r7}
 80093e8:	b085      	sub	sp, #20
 80093ea:	af00      	add	r7, sp, #0
 80093ec:	60f8      	str	r0, [r7, #12]
 80093ee:	60b9      	str	r1, [r7, #8]
 80093f0:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	2b00      	cmp	r3, #0
 80093f6:	d128      	bne.n	800944a <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 80093f8:	68fb      	ldr	r3, [r7, #12]
 80093fa:	689b      	ldr	r3, [r3, #8]
 80093fc:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 8009400:	68bb      	ldr	r3, [r7, #8]
 8009402:	681b      	ldr	r3, [r3, #0]
 8009404:	1e59      	subs	r1, r3, #1
 8009406:	68bb      	ldr	r3, [r7, #8]
 8009408:	685b      	ldr	r3, [r3, #4]
 800940a:	3b01      	subs	r3, #1
 800940c:	011b      	lsls	r3, r3, #4
 800940e:	4319      	orrs	r1, r3
 8009410:	68bb      	ldr	r3, [r7, #8]
 8009412:	689b      	ldr	r3, [r3, #8]
 8009414:	3b01      	subs	r3, #1
 8009416:	021b      	lsls	r3, r3, #8
 8009418:	4319      	orrs	r1, r3
 800941a:	68bb      	ldr	r3, [r7, #8]
 800941c:	68db      	ldr	r3, [r3, #12]
 800941e:	3b01      	subs	r3, #1
 8009420:	031b      	lsls	r3, r3, #12
 8009422:	4319      	orrs	r1, r3
 8009424:	68bb      	ldr	r3, [r7, #8]
 8009426:	691b      	ldr	r3, [r3, #16]
 8009428:	3b01      	subs	r3, #1
 800942a:	041b      	lsls	r3, r3, #16
 800942c:	4319      	orrs	r1, r3
 800942e:	68bb      	ldr	r3, [r7, #8]
 8009430:	695b      	ldr	r3, [r3, #20]
 8009432:	3b01      	subs	r3, #1
 8009434:	051b      	lsls	r3, r3, #20
 8009436:	4319      	orrs	r1, r3
 8009438:	68bb      	ldr	r3, [r7, #8]
 800943a:	699b      	ldr	r3, [r3, #24]
 800943c:	3b01      	subs	r3, #1
 800943e:	061b      	lsls	r3, r3, #24
 8009440:	430b      	orrs	r3, r1
 8009442:	431a      	orrs	r2, r3
 8009444:	68fb      	ldr	r3, [r7, #12]
 8009446:	609a      	str	r2, [r3, #8]
 8009448:	e02f      	b.n	80094aa <FMC_SDRAM_Timing_Init+0xc4>
                (((Timing->RPDelay) - 1U)              << FMC_SDTR1_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 800944a:	68fb      	ldr	r3, [r7, #12]
 800944c:	689b      	ldr	r3, [r3, #8]
 800944e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8009452:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8009456:	68ba      	ldr	r2, [r7, #8]
 8009458:	68d2      	ldr	r2, [r2, #12]
 800945a:	3a01      	subs	r2, #1
 800945c:	0311      	lsls	r1, r2, #12
 800945e:	68ba      	ldr	r2, [r7, #8]
 8009460:	6952      	ldr	r2, [r2, #20]
 8009462:	3a01      	subs	r2, #1
 8009464:	0512      	lsls	r2, r2, #20
 8009466:	430a      	orrs	r2, r1
 8009468:	431a      	orrs	r2, r3
 800946a:	68fb      	ldr	r3, [r7, #12]
 800946c:	609a      	str	r2, [r3, #8]
               FMC_SDTR1_TRC |
               FMC_SDTR1_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTR1_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTR1_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 800946e:	68fb      	ldr	r3, [r7, #12]
 8009470:	68db      	ldr	r3, [r3, #12]
 8009472:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 8009476:	68bb      	ldr	r3, [r7, #8]
 8009478:	681b      	ldr	r3, [r3, #0]
 800947a:	1e59      	subs	r1, r3, #1
 800947c:	68bb      	ldr	r3, [r7, #8]
 800947e:	685b      	ldr	r3, [r3, #4]
 8009480:	3b01      	subs	r3, #1
 8009482:	011b      	lsls	r3, r3, #4
 8009484:	4319      	orrs	r1, r3
 8009486:	68bb      	ldr	r3, [r7, #8]
 8009488:	689b      	ldr	r3, [r3, #8]
 800948a:	3b01      	subs	r3, #1
 800948c:	021b      	lsls	r3, r3, #8
 800948e:	4319      	orrs	r1, r3
 8009490:	68bb      	ldr	r3, [r7, #8]
 8009492:	691b      	ldr	r3, [r3, #16]
 8009494:	3b01      	subs	r3, #1
 8009496:	041b      	lsls	r3, r3, #16
 8009498:	4319      	orrs	r1, r3
 800949a:	68bb      	ldr	r3, [r7, #8]
 800949c:	699b      	ldr	r3, [r3, #24]
 800949e:	3b01      	subs	r3, #1
 80094a0:	061b      	lsls	r3, r3, #24
 80094a2:	430b      	orrs	r3, r1
 80094a4:	431a      	orrs	r2, r3
 80094a6:	68fb      	ldr	r3, [r7, #12]
 80094a8:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTR1_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }

  return HAL_OK;
 80094aa:	2300      	movs	r3, #0
}
 80094ac:	4618      	mov	r0, r3
 80094ae:	3714      	adds	r7, #20
 80094b0:	46bd      	mov	sp, r7
 80094b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094b6:	4770      	bx	lr

080094b8 <FMC_SDRAM_SendCommand>:
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device,
                                        const FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 80094b8:	b580      	push	{r7, lr}
 80094ba:	b086      	sub	sp, #24
 80094bc:	af00      	add	r7, sp, #0
 80094be:	60f8      	str	r0, [r7, #12]
 80094c0:	60b9      	str	r1, [r7, #8]
 80094c2:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0U;
 80094c4:	2300      	movs	r3, #0
 80094c6:	617b      	str	r3, [r7, #20]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));

  /* Set command register */
  MODIFY_REG(Device->SDCMR, (FMC_SDCMR_MODE | FMC_SDCMR_CTB2 | FMC_SDCMR_CTB1 | FMC_SDCMR_NRFS | FMC_SDCMR_MRD),
 80094c8:	68fb      	ldr	r3, [r7, #12]
 80094ca:	691b      	ldr	r3, [r3, #16]
 80094cc:	0d9b      	lsrs	r3, r3, #22
 80094ce:	059b      	lsls	r3, r3, #22
 80094d0:	68ba      	ldr	r2, [r7, #8]
 80094d2:	6811      	ldr	r1, [r2, #0]
 80094d4:	68ba      	ldr	r2, [r7, #8]
 80094d6:	6852      	ldr	r2, [r2, #4]
 80094d8:	4311      	orrs	r1, r2
 80094da:	68ba      	ldr	r2, [r7, #8]
 80094dc:	6892      	ldr	r2, [r2, #8]
 80094de:	3a01      	subs	r2, #1
 80094e0:	0152      	lsls	r2, r2, #5
 80094e2:	4311      	orrs	r1, r2
 80094e4:	68ba      	ldr	r2, [r7, #8]
 80094e6:	68d2      	ldr	r2, [r2, #12]
 80094e8:	0252      	lsls	r2, r2, #9
 80094ea:	430a      	orrs	r2, r1
 80094ec:	431a      	orrs	r2, r3
 80094ee:	68fb      	ldr	r3, [r7, #12]
 80094f0:	611a      	str	r2, [r3, #16]
             ((Command->CommandMode) | (Command->CommandTarget) |
              (((Command->AutoRefreshNumber) - 1U) << FMC_SDCMR_NRFS_Pos) |
              ((Command->ModeRegisterDefinition) << FMC_SDCMR_MRD_Pos)));
  /* Get tick */
  tickstart = HAL_GetTick();
 80094f2:	f7f9 feb3 	bl	800325c <HAL_GetTick>
 80094f6:	6178      	str	r0, [r7, #20]

  /* wait until command is send */
  while (HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 80094f8:	e010      	b.n	800951c <FMC_SDRAM_SendCommand+0x64>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009500:	d00c      	beq.n	800951c <FMC_SDRAM_SendCommand+0x64>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	2b00      	cmp	r3, #0
 8009506:	d007      	beq.n	8009518 <FMC_SDRAM_SendCommand+0x60>
 8009508:	f7f9 fea8 	bl	800325c <HAL_GetTick>
 800950c:	4602      	mov	r2, r0
 800950e:	697b      	ldr	r3, [r7, #20]
 8009510:	1ad3      	subs	r3, r2, r3
 8009512:	687a      	ldr	r2, [r7, #4]
 8009514:	429a      	cmp	r2, r3
 8009516:	d201      	bcs.n	800951c <FMC_SDRAM_SendCommand+0x64>
      {
        return HAL_TIMEOUT;
 8009518:	2303      	movs	r3, #3
 800951a:	e006      	b.n	800952a <FMC_SDRAM_SendCommand+0x72>
  while (HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 800951c:	68fb      	ldr	r3, [r7, #12]
 800951e:	699b      	ldr	r3, [r3, #24]
 8009520:	f003 0320 	and.w	r3, r3, #32
 8009524:	2b20      	cmp	r3, #32
 8009526:	d0e8      	beq.n	80094fa <FMC_SDRAM_SendCommand+0x42>
      }
    }
  }
  return HAL_OK;
 8009528:	2300      	movs	r3, #0
}
 800952a:	4618      	mov	r0, r3
 800952c:	3718      	adds	r7, #24
 800952e:	46bd      	mov	sp, r7
 8009530:	bd80      	pop	{r7, pc}

08009532 <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance
  * @param  RefreshRate The SDRAM refresh rate value.
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 8009532:	b480      	push	{r7}
 8009534:	b083      	sub	sp, #12
 8009536:	af00      	add	r7, sp, #0
 8009538:	6078      	str	r0, [r7, #4]
 800953a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));

  /* Set the refresh rate in command register */
  MODIFY_REG(Device->SDRTR, FMC_SDRTR_COUNT, (RefreshRate << FMC_SDRTR_COUNT_Pos));
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	695b      	ldr	r3, [r3, #20]
 8009540:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8009544:	f023 033e 	bic.w	r3, r3, #62	@ 0x3e
 8009548:	683a      	ldr	r2, [r7, #0]
 800954a:	0052      	lsls	r2, r2, #1
 800954c:	431a      	orrs	r2, r3
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 8009552:	2300      	movs	r3, #0
}
 8009554:	4618      	mov	r0, r3
 8009556:	370c      	adds	r7, #12
 8009558:	46bd      	mov	sp, r7
 800955a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800955e:	4770      	bx	lr

08009560 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8009560:	b480      	push	{r7}
 8009562:	b083      	sub	sp, #12
 8009564:	af00      	add	r7, sp, #0
 8009566:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	689b      	ldr	r3, [r3, #8]
 800956c:	f043 0201 	orr.w	r2, r3, #1
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8009574:	2300      	movs	r3, #0
}
 8009576:	4618      	mov	r0, r3
 8009578:	370c      	adds	r7, #12
 800957a:	46bd      	mov	sp, r7
 800957c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009580:	4770      	bx	lr

08009582 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8009582:	b480      	push	{r7}
 8009584:	b083      	sub	sp, #12
 8009586:	af00      	add	r7, sp, #0
 8009588:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	689b      	ldr	r3, [r3, #8]
 800958e:	f023 0201 	bic.w	r2, r3, #1
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8009596:	2300      	movs	r3, #0
}
 8009598:	4618      	mov	r0, r3
 800959a:	370c      	adds	r7, #12
 800959c:	46bd      	mov	sp, r7
 800959e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095a2:	4770      	bx	lr

080095a4 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80095a4:	b480      	push	{r7}
 80095a6:	b085      	sub	sp, #20
 80095a8:	af00      	add	r7, sp, #0
 80095aa:	6078      	str	r0, [r7, #4]
 80095ac:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80095ae:	2300      	movs	r3, #0
 80095b0:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80095b2:	68fb      	ldr	r3, [r7, #12]
 80095b4:	3301      	adds	r3, #1
 80095b6:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80095b8:	68fb      	ldr	r3, [r7, #12]
 80095ba:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80095be:	d901      	bls.n	80095c4 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80095c0:	2303      	movs	r3, #3
 80095c2:	e01b      	b.n	80095fc <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	691b      	ldr	r3, [r3, #16]
 80095c8:	2b00      	cmp	r3, #0
 80095ca:	daf2      	bge.n	80095b2 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80095cc:	2300      	movs	r3, #0
 80095ce:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80095d0:	683b      	ldr	r3, [r7, #0]
 80095d2:	019b      	lsls	r3, r3, #6
 80095d4:	f043 0220 	orr.w	r2, r3, #32
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80095dc:	68fb      	ldr	r3, [r7, #12]
 80095de:	3301      	adds	r3, #1
 80095e0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80095e2:	68fb      	ldr	r3, [r7, #12]
 80095e4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80095e8:	d901      	bls.n	80095ee <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80095ea:	2303      	movs	r3, #3
 80095ec:	e006      	b.n	80095fc <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	691b      	ldr	r3, [r3, #16]
 80095f2:	f003 0320 	and.w	r3, r3, #32
 80095f6:	2b20      	cmp	r3, #32
 80095f8:	d0f0      	beq.n	80095dc <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80095fa:	2300      	movs	r3, #0
}
 80095fc:	4618      	mov	r0, r3
 80095fe:	3714      	adds	r7, #20
 8009600:	46bd      	mov	sp, r7
 8009602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009606:	4770      	bx	lr

08009608 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8009608:	b480      	push	{r7}
 800960a:	b085      	sub	sp, #20
 800960c:	af00      	add	r7, sp, #0
 800960e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009610:	2300      	movs	r3, #0
 8009612:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009614:	68fb      	ldr	r3, [r7, #12]
 8009616:	3301      	adds	r3, #1
 8009618:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800961a:	68fb      	ldr	r3, [r7, #12]
 800961c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009620:	d901      	bls.n	8009626 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8009622:	2303      	movs	r3, #3
 8009624:	e018      	b.n	8009658 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	691b      	ldr	r3, [r3, #16]
 800962a:	2b00      	cmp	r3, #0
 800962c:	daf2      	bge.n	8009614 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800962e:	2300      	movs	r3, #0
 8009630:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	2210      	movs	r2, #16
 8009636:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009638:	68fb      	ldr	r3, [r7, #12]
 800963a:	3301      	adds	r3, #1
 800963c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800963e:	68fb      	ldr	r3, [r7, #12]
 8009640:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009644:	d901      	bls.n	800964a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8009646:	2303      	movs	r3, #3
 8009648:	e006      	b.n	8009658 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	691b      	ldr	r3, [r3, #16]
 800964e:	f003 0310 	and.w	r3, r3, #16
 8009652:	2b10      	cmp	r3, #16
 8009654:	d0f0      	beq.n	8009638 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8009656:	2300      	movs	r3, #0
}
 8009658:	4618      	mov	r0, r3
 800965a:	3714      	adds	r7, #20
 800965c:	46bd      	mov	sp, r7
 800965e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009662:	4770      	bx	lr

08009664 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8009664:	b480      	push	{r7}
 8009666:	b08b      	sub	sp, #44	@ 0x2c
 8009668:	af00      	add	r7, sp, #0
 800966a:	60f8      	str	r0, [r7, #12]
 800966c:	60b9      	str	r1, [r7, #8]
 800966e:	4613      	mov	r3, r2
 8009670:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009672:	68fb      	ldr	r3, [r7, #12]
 8009674:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8009676:	68bb      	ldr	r3, [r7, #8]
 8009678:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800967a:	88fb      	ldrh	r3, [r7, #6]
 800967c:	089b      	lsrs	r3, r3, #2
 800967e:	b29b      	uxth	r3, r3
 8009680:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8009682:	88fb      	ldrh	r3, [r7, #6]
 8009684:	f003 0303 	and.w	r3, r3, #3
 8009688:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800968a:	2300      	movs	r3, #0
 800968c:	623b      	str	r3, [r7, #32]
 800968e:	e014      	b.n	80096ba <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8009690:	69bb      	ldr	r3, [r7, #24]
 8009692:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009696:	681a      	ldr	r2, [r3, #0]
 8009698:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800969a:	601a      	str	r2, [r3, #0]
    pDest++;
 800969c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800969e:	3301      	adds	r3, #1
 80096a0:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80096a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096a4:	3301      	adds	r3, #1
 80096a6:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80096a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096aa:	3301      	adds	r3, #1
 80096ac:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80096ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096b0:	3301      	adds	r3, #1
 80096b2:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 80096b4:	6a3b      	ldr	r3, [r7, #32]
 80096b6:	3301      	adds	r3, #1
 80096b8:	623b      	str	r3, [r7, #32]
 80096ba:	6a3a      	ldr	r2, [r7, #32]
 80096bc:	697b      	ldr	r3, [r7, #20]
 80096be:	429a      	cmp	r2, r3
 80096c0:	d3e6      	bcc.n	8009690 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80096c2:	8bfb      	ldrh	r3, [r7, #30]
 80096c4:	2b00      	cmp	r3, #0
 80096c6:	d01e      	beq.n	8009706 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80096c8:	2300      	movs	r3, #0
 80096ca:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80096cc:	69bb      	ldr	r3, [r7, #24]
 80096ce:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80096d2:	461a      	mov	r2, r3
 80096d4:	f107 0310 	add.w	r3, r7, #16
 80096d8:	6812      	ldr	r2, [r2, #0]
 80096da:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80096dc:	693a      	ldr	r2, [r7, #16]
 80096de:	6a3b      	ldr	r3, [r7, #32]
 80096e0:	b2db      	uxtb	r3, r3
 80096e2:	00db      	lsls	r3, r3, #3
 80096e4:	fa22 f303 	lsr.w	r3, r2, r3
 80096e8:	b2da      	uxtb	r2, r3
 80096ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096ec:	701a      	strb	r2, [r3, #0]
      i++;
 80096ee:	6a3b      	ldr	r3, [r7, #32]
 80096f0:	3301      	adds	r3, #1
 80096f2:	623b      	str	r3, [r7, #32]
      pDest++;
 80096f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096f6:	3301      	adds	r3, #1
 80096f8:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 80096fa:	8bfb      	ldrh	r3, [r7, #30]
 80096fc:	3b01      	subs	r3, #1
 80096fe:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8009700:	8bfb      	ldrh	r3, [r7, #30]
 8009702:	2b00      	cmp	r3, #0
 8009704:	d1ea      	bne.n	80096dc <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8009706:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8009708:	4618      	mov	r0, r3
 800970a:	372c      	adds	r7, #44	@ 0x2c
 800970c:	46bd      	mov	sp, r7
 800970e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009712:	4770      	bx	lr

08009714 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8009714:	b480      	push	{r7}
 8009716:	b085      	sub	sp, #20
 8009718:	af00      	add	r7, sp, #0
 800971a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	695b      	ldr	r3, [r3, #20]
 8009720:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	699b      	ldr	r3, [r3, #24]
 8009726:	68fa      	ldr	r2, [r7, #12]
 8009728:	4013      	ands	r3, r2
 800972a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800972c:	68fb      	ldr	r3, [r7, #12]
}
 800972e:	4618      	mov	r0, r3
 8009730:	3714      	adds	r7, #20
 8009732:	46bd      	mov	sp, r7
 8009734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009738:	4770      	bx	lr

0800973a <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 800973a:	b480      	push	{r7}
 800973c:	b085      	sub	sp, #20
 800973e:	af00      	add	r7, sp, #0
 8009740:	6078      	str	r0, [r7, #4]
 8009742:	460b      	mov	r3, r1
 8009744:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 800974a:	78fb      	ldrb	r3, [r7, #3]
 800974c:	015a      	lsls	r2, r3, #5
 800974e:	68fb      	ldr	r3, [r7, #12]
 8009750:	4413      	add	r3, r2
 8009752:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009756:	689b      	ldr	r3, [r3, #8]
 8009758:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 800975a:	78fb      	ldrb	r3, [r7, #3]
 800975c:	015a      	lsls	r2, r3, #5
 800975e:	68fb      	ldr	r3, [r7, #12]
 8009760:	4413      	add	r3, r2
 8009762:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009766:	68db      	ldr	r3, [r3, #12]
 8009768:	68ba      	ldr	r2, [r7, #8]
 800976a:	4013      	ands	r3, r2
 800976c:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800976e:	68bb      	ldr	r3, [r7, #8]
}
 8009770:	4618      	mov	r0, r3
 8009772:	3714      	adds	r7, #20
 8009774:	46bd      	mov	sp, r7
 8009776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800977a:	4770      	bx	lr

0800977c <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800977c:	b480      	push	{r7}
 800977e:	b083      	sub	sp, #12
 8009780:	af00      	add	r7, sp, #0
 8009782:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	695b      	ldr	r3, [r3, #20]
 8009788:	f003 0301 	and.w	r3, r3, #1
}
 800978c:	4618      	mov	r0, r3
 800978e:	370c      	adds	r7, #12
 8009790:	46bd      	mov	sp, r7
 8009792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009796:	4770      	bx	lr

08009798 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8009798:	b480      	push	{r7}
 800979a:	b085      	sub	sp, #20
 800979c:	af00      	add	r7, sp, #0
 800979e:	6078      	str	r0, [r7, #4]
 80097a0:	460b      	mov	r3, r1
 80097a2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 80097a8:	68fb      	ldr	r3, [r7, #12]
 80097aa:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80097ae:	681b      	ldr	r3, [r3, #0]
 80097b0:	68fa      	ldr	r2, [r7, #12]
 80097b2:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80097b6:	f023 0303 	bic.w	r3, r3, #3
 80097ba:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 80097bc:	68fb      	ldr	r3, [r7, #12]
 80097be:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80097c2:	681a      	ldr	r2, [r3, #0]
 80097c4:	78fb      	ldrb	r3, [r7, #3]
 80097c6:	f003 0303 	and.w	r3, r3, #3
 80097ca:	68f9      	ldr	r1, [r7, #12]
 80097cc:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 80097d0:	4313      	orrs	r3, r2
 80097d2:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 80097d4:	78fb      	ldrb	r3, [r7, #3]
 80097d6:	2b01      	cmp	r3, #1
 80097d8:	d107      	bne.n	80097ea <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 80097da:	68fb      	ldr	r3, [r7, #12]
 80097dc:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80097e0:	461a      	mov	r2, r3
 80097e2:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 80097e6:	6053      	str	r3, [r2, #4]
 80097e8:	e00c      	b.n	8009804 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 80097ea:	78fb      	ldrb	r3, [r7, #3]
 80097ec:	2b02      	cmp	r3, #2
 80097ee:	d107      	bne.n	8009800 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 80097f0:	68fb      	ldr	r3, [r7, #12]
 80097f2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80097f6:	461a      	mov	r2, r3
 80097f8:	f241 7370 	movw	r3, #6000	@ 0x1770
 80097fc:	6053      	str	r3, [r2, #4]
 80097fe:	e001      	b.n	8009804 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 8009800:	2301      	movs	r3, #1
 8009802:	e000      	b.n	8009806 <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 8009804:	2300      	movs	r3, #0
}
 8009806:	4618      	mov	r0, r3
 8009808:	3714      	adds	r7, #20
 800980a:	46bd      	mov	sp, r7
 800980c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009810:	4770      	bx	lr

08009812 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8009812:	b480      	push	{r7}
 8009814:	b085      	sub	sp, #20
 8009816:	af00      	add	r7, sp, #0
 8009818:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 800981e:	68fb      	ldr	r3, [r7, #12]
 8009820:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009824:	695b      	ldr	r3, [r3, #20]
 8009826:	b29b      	uxth	r3, r3
}
 8009828:	4618      	mov	r0, r3
 800982a:	3714      	adds	r7, #20
 800982c:	46bd      	mov	sp, r7
 800982e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009832:	4770      	bx	lr

08009834 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8009834:	b480      	push	{r7}
 8009836:	b089      	sub	sp, #36	@ 0x24
 8009838:	af00      	add	r7, sp, #0
 800983a:	6078      	str	r0, [r7, #4]
 800983c:	460b      	mov	r3, r1
 800983e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 8009844:	78fb      	ldrb	r3, [r7, #3]
 8009846:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 8009848:	2300      	movs	r3, #0
 800984a:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800984c:	69bb      	ldr	r3, [r7, #24]
 800984e:	015a      	lsls	r2, r3, #5
 8009850:	69fb      	ldr	r3, [r7, #28]
 8009852:	4413      	add	r3, r2
 8009854:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009858:	681b      	ldr	r3, [r3, #0]
 800985a:	0c9b      	lsrs	r3, r3, #18
 800985c:	f003 0303 	and.w	r3, r3, #3
 8009860:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8009862:	69bb      	ldr	r3, [r7, #24]
 8009864:	015a      	lsls	r2, r3, #5
 8009866:	69fb      	ldr	r3, [r7, #28]
 8009868:	4413      	add	r3, r2
 800986a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800986e:	681b      	ldr	r3, [r3, #0]
 8009870:	0fdb      	lsrs	r3, r3, #31
 8009872:	f003 0301 	and.w	r3, r3, #1
 8009876:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 8009878:	69bb      	ldr	r3, [r7, #24]
 800987a:	015a      	lsls	r2, r3, #5
 800987c:	69fb      	ldr	r3, [r7, #28]
 800987e:	4413      	add	r3, r2
 8009880:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009884:	685b      	ldr	r3, [r3, #4]
 8009886:	0fdb      	lsrs	r3, r3, #31
 8009888:	f003 0301 	and.w	r3, r3, #1
 800988c:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	689b      	ldr	r3, [r3, #8]
 8009892:	f003 0320 	and.w	r3, r3, #32
 8009896:	2b20      	cmp	r3, #32
 8009898:	d10d      	bne.n	80098b6 <USB_HC_Halt+0x82>
 800989a:	68fb      	ldr	r3, [r7, #12]
 800989c:	2b00      	cmp	r3, #0
 800989e:	d10a      	bne.n	80098b6 <USB_HC_Halt+0x82>
 80098a0:	693b      	ldr	r3, [r7, #16]
 80098a2:	2b00      	cmp	r3, #0
 80098a4:	d005      	beq.n	80098b2 <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 80098a6:	697b      	ldr	r3, [r7, #20]
 80098a8:	2b01      	cmp	r3, #1
 80098aa:	d002      	beq.n	80098b2 <USB_HC_Halt+0x7e>
 80098ac:	697b      	ldr	r3, [r7, #20]
 80098ae:	2b03      	cmp	r3, #3
 80098b0:	d101      	bne.n	80098b6 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 80098b2:	2300      	movs	r3, #0
 80098b4:	e0d8      	b.n	8009a68 <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 80098b6:	697b      	ldr	r3, [r7, #20]
 80098b8:	2b00      	cmp	r3, #0
 80098ba:	d002      	beq.n	80098c2 <USB_HC_Halt+0x8e>
 80098bc:	697b      	ldr	r3, [r7, #20]
 80098be:	2b02      	cmp	r3, #2
 80098c0:	d173      	bne.n	80099aa <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 80098c2:	69bb      	ldr	r3, [r7, #24]
 80098c4:	015a      	lsls	r2, r3, #5
 80098c6:	69fb      	ldr	r3, [r7, #28]
 80098c8:	4413      	add	r3, r2
 80098ca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80098ce:	681b      	ldr	r3, [r3, #0]
 80098d0:	69ba      	ldr	r2, [r7, #24]
 80098d2:	0151      	lsls	r1, r2, #5
 80098d4:	69fa      	ldr	r2, [r7, #28]
 80098d6:	440a      	add	r2, r1
 80098d8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80098dc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80098e0:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	689b      	ldr	r3, [r3, #8]
 80098e6:	f003 0320 	and.w	r3, r3, #32
 80098ea:	2b00      	cmp	r3, #0
 80098ec:	d14a      	bne.n	8009984 <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80098f2:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80098f6:	2b00      	cmp	r3, #0
 80098f8:	d133      	bne.n	8009962 <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80098fa:	69bb      	ldr	r3, [r7, #24]
 80098fc:	015a      	lsls	r2, r3, #5
 80098fe:	69fb      	ldr	r3, [r7, #28]
 8009900:	4413      	add	r3, r2
 8009902:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009906:	681b      	ldr	r3, [r3, #0]
 8009908:	69ba      	ldr	r2, [r7, #24]
 800990a:	0151      	lsls	r1, r2, #5
 800990c:	69fa      	ldr	r2, [r7, #28]
 800990e:	440a      	add	r2, r1
 8009910:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009914:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009918:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800991a:	69bb      	ldr	r3, [r7, #24]
 800991c:	015a      	lsls	r2, r3, #5
 800991e:	69fb      	ldr	r3, [r7, #28]
 8009920:	4413      	add	r3, r2
 8009922:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009926:	681b      	ldr	r3, [r3, #0]
 8009928:	69ba      	ldr	r2, [r7, #24]
 800992a:	0151      	lsls	r1, r2, #5
 800992c:	69fa      	ldr	r2, [r7, #28]
 800992e:	440a      	add	r2, r1
 8009930:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009934:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009938:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 800993a:	68bb      	ldr	r3, [r7, #8]
 800993c:	3301      	adds	r3, #1
 800993e:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 8009940:	68bb      	ldr	r3, [r7, #8]
 8009942:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8009946:	d82e      	bhi.n	80099a6 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8009948:	69bb      	ldr	r3, [r7, #24]
 800994a:	015a      	lsls	r2, r3, #5
 800994c:	69fb      	ldr	r3, [r7, #28]
 800994e:	4413      	add	r3, r2
 8009950:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009954:	681b      	ldr	r3, [r3, #0]
 8009956:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800995a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800995e:	d0ec      	beq.n	800993a <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8009960:	e081      	b.n	8009a66 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8009962:	69bb      	ldr	r3, [r7, #24]
 8009964:	015a      	lsls	r2, r3, #5
 8009966:	69fb      	ldr	r3, [r7, #28]
 8009968:	4413      	add	r3, r2
 800996a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800996e:	681b      	ldr	r3, [r3, #0]
 8009970:	69ba      	ldr	r2, [r7, #24]
 8009972:	0151      	lsls	r1, r2, #5
 8009974:	69fa      	ldr	r2, [r7, #28]
 8009976:	440a      	add	r2, r1
 8009978:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800997c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009980:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8009982:	e070      	b.n	8009a66 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8009984:	69bb      	ldr	r3, [r7, #24]
 8009986:	015a      	lsls	r2, r3, #5
 8009988:	69fb      	ldr	r3, [r7, #28]
 800998a:	4413      	add	r3, r2
 800998c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009990:	681b      	ldr	r3, [r3, #0]
 8009992:	69ba      	ldr	r2, [r7, #24]
 8009994:	0151      	lsls	r1, r2, #5
 8009996:	69fa      	ldr	r2, [r7, #28]
 8009998:	440a      	add	r2, r1
 800999a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800999e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80099a2:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80099a4:	e05f      	b.n	8009a66 <USB_HC_Halt+0x232>
            break;
 80099a6:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80099a8:	e05d      	b.n	8009a66 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 80099aa:	69bb      	ldr	r3, [r7, #24]
 80099ac:	015a      	lsls	r2, r3, #5
 80099ae:	69fb      	ldr	r3, [r7, #28]
 80099b0:	4413      	add	r3, r2
 80099b2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80099b6:	681b      	ldr	r3, [r3, #0]
 80099b8:	69ba      	ldr	r2, [r7, #24]
 80099ba:	0151      	lsls	r1, r2, #5
 80099bc:	69fa      	ldr	r2, [r7, #28]
 80099be:	440a      	add	r2, r1
 80099c0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80099c4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80099c8:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 80099ca:	69fb      	ldr	r3, [r7, #28]
 80099cc:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80099d0:	691b      	ldr	r3, [r3, #16]
 80099d2:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80099d6:	2b00      	cmp	r3, #0
 80099d8:	d133      	bne.n	8009a42 <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80099da:	69bb      	ldr	r3, [r7, #24]
 80099dc:	015a      	lsls	r2, r3, #5
 80099de:	69fb      	ldr	r3, [r7, #28]
 80099e0:	4413      	add	r3, r2
 80099e2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80099e6:	681b      	ldr	r3, [r3, #0]
 80099e8:	69ba      	ldr	r2, [r7, #24]
 80099ea:	0151      	lsls	r1, r2, #5
 80099ec:	69fa      	ldr	r2, [r7, #28]
 80099ee:	440a      	add	r2, r1
 80099f0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80099f4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80099f8:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80099fa:	69bb      	ldr	r3, [r7, #24]
 80099fc:	015a      	lsls	r2, r3, #5
 80099fe:	69fb      	ldr	r3, [r7, #28]
 8009a00:	4413      	add	r3, r2
 8009a02:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009a06:	681b      	ldr	r3, [r3, #0]
 8009a08:	69ba      	ldr	r2, [r7, #24]
 8009a0a:	0151      	lsls	r1, r2, #5
 8009a0c:	69fa      	ldr	r2, [r7, #28]
 8009a0e:	440a      	add	r2, r1
 8009a10:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009a14:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009a18:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 8009a1a:	68bb      	ldr	r3, [r7, #8]
 8009a1c:	3301      	adds	r3, #1
 8009a1e:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 8009a20:	68bb      	ldr	r3, [r7, #8]
 8009a22:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8009a26:	d81d      	bhi.n	8009a64 <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8009a28:	69bb      	ldr	r3, [r7, #24]
 8009a2a:	015a      	lsls	r2, r3, #5
 8009a2c:	69fb      	ldr	r3, [r7, #28]
 8009a2e:	4413      	add	r3, r2
 8009a30:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009a34:	681b      	ldr	r3, [r3, #0]
 8009a36:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009a3a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009a3e:	d0ec      	beq.n	8009a1a <USB_HC_Halt+0x1e6>
 8009a40:	e011      	b.n	8009a66 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8009a42:	69bb      	ldr	r3, [r7, #24]
 8009a44:	015a      	lsls	r2, r3, #5
 8009a46:	69fb      	ldr	r3, [r7, #28]
 8009a48:	4413      	add	r3, r2
 8009a4a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009a4e:	681b      	ldr	r3, [r3, #0]
 8009a50:	69ba      	ldr	r2, [r7, #24]
 8009a52:	0151      	lsls	r1, r2, #5
 8009a54:	69fa      	ldr	r2, [r7, #28]
 8009a56:	440a      	add	r2, r1
 8009a58:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009a5c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009a60:	6013      	str	r3, [r2, #0]
 8009a62:	e000      	b.n	8009a66 <USB_HC_Halt+0x232>
          break;
 8009a64:	bf00      	nop
    }
  }

  return HAL_OK;
 8009a66:	2300      	movs	r3, #0
}
 8009a68:	4618      	mov	r0, r3
 8009a6a:	3724      	adds	r7, #36	@ 0x24
 8009a6c:	46bd      	mov	sp, r7
 8009a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a72:	4770      	bx	lr

08009a74 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8009a74:	b580      	push	{r7, lr}
 8009a76:	b088      	sub	sp, #32
 8009a78:	af00      	add	r7, sp, #0
 8009a7a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8009a7c:	2300      	movs	r3, #0
 8009a7e:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 8009a84:	2300      	movs	r3, #0
 8009a86:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8009a88:	6878      	ldr	r0, [r7, #4]
 8009a8a:	f7ff fd7a 	bl	8009582 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8009a8e:	2110      	movs	r1, #16
 8009a90:	6878      	ldr	r0, [r7, #4]
 8009a92:	f7ff fd87 	bl	80095a4 <USB_FlushTxFifo>
 8009a96:	4603      	mov	r3, r0
 8009a98:	2b00      	cmp	r3, #0
 8009a9a:	d001      	beq.n	8009aa0 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 8009a9c:	2301      	movs	r3, #1
 8009a9e:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8009aa0:	6878      	ldr	r0, [r7, #4]
 8009aa2:	f7ff fdb1 	bl	8009608 <USB_FlushRxFifo>
 8009aa6:	4603      	mov	r3, r0
 8009aa8:	2b00      	cmp	r3, #0
 8009aaa:	d001      	beq.n	8009ab0 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 8009aac:	2301      	movs	r3, #1
 8009aae:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8009ab0:	2300      	movs	r3, #0
 8009ab2:	61bb      	str	r3, [r7, #24]
 8009ab4:	e01f      	b.n	8009af6 <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 8009ab6:	69bb      	ldr	r3, [r7, #24]
 8009ab8:	015a      	lsls	r2, r3, #5
 8009aba:	697b      	ldr	r3, [r7, #20]
 8009abc:	4413      	add	r3, r2
 8009abe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009ac2:	681b      	ldr	r3, [r3, #0]
 8009ac4:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8009ac6:	693b      	ldr	r3, [r7, #16]
 8009ac8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009acc:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8009ace:	693b      	ldr	r3, [r7, #16]
 8009ad0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009ad4:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8009ad6:	693b      	ldr	r3, [r7, #16]
 8009ad8:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8009adc:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8009ade:	69bb      	ldr	r3, [r7, #24]
 8009ae0:	015a      	lsls	r2, r3, #5
 8009ae2:	697b      	ldr	r3, [r7, #20]
 8009ae4:	4413      	add	r3, r2
 8009ae6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009aea:	461a      	mov	r2, r3
 8009aec:	693b      	ldr	r3, [r7, #16]
 8009aee:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8009af0:	69bb      	ldr	r3, [r7, #24]
 8009af2:	3301      	adds	r3, #1
 8009af4:	61bb      	str	r3, [r7, #24]
 8009af6:	69bb      	ldr	r3, [r7, #24]
 8009af8:	2b0f      	cmp	r3, #15
 8009afa:	d9dc      	bls.n	8009ab6 <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8009afc:	2300      	movs	r3, #0
 8009afe:	61bb      	str	r3, [r7, #24]
 8009b00:	e034      	b.n	8009b6c <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 8009b02:	69bb      	ldr	r3, [r7, #24]
 8009b04:	015a      	lsls	r2, r3, #5
 8009b06:	697b      	ldr	r3, [r7, #20]
 8009b08:	4413      	add	r3, r2
 8009b0a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009b0e:	681b      	ldr	r3, [r3, #0]
 8009b10:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 8009b12:	693b      	ldr	r3, [r7, #16]
 8009b14:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009b18:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 8009b1a:	693b      	ldr	r3, [r7, #16]
 8009b1c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009b20:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8009b22:	693b      	ldr	r3, [r7, #16]
 8009b24:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8009b28:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8009b2a:	69bb      	ldr	r3, [r7, #24]
 8009b2c:	015a      	lsls	r2, r3, #5
 8009b2e:	697b      	ldr	r3, [r7, #20]
 8009b30:	4413      	add	r3, r2
 8009b32:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009b36:	461a      	mov	r2, r3
 8009b38:	693b      	ldr	r3, [r7, #16]
 8009b3a:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 8009b3c:	68fb      	ldr	r3, [r7, #12]
 8009b3e:	3301      	adds	r3, #1
 8009b40:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 8009b42:	68fb      	ldr	r3, [r7, #12]
 8009b44:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8009b48:	d80c      	bhi.n	8009b64 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8009b4a:	69bb      	ldr	r3, [r7, #24]
 8009b4c:	015a      	lsls	r2, r3, #5
 8009b4e:	697b      	ldr	r3, [r7, #20]
 8009b50:	4413      	add	r3, r2
 8009b52:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009b56:	681b      	ldr	r3, [r3, #0]
 8009b58:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009b5c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009b60:	d0ec      	beq.n	8009b3c <USB_StopHost+0xc8>
 8009b62:	e000      	b.n	8009b66 <USB_StopHost+0xf2>
        break;
 8009b64:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8009b66:	69bb      	ldr	r3, [r7, #24]
 8009b68:	3301      	adds	r3, #1
 8009b6a:	61bb      	str	r3, [r7, #24]
 8009b6c:	69bb      	ldr	r3, [r7, #24]
 8009b6e:	2b0f      	cmp	r3, #15
 8009b70:	d9c7      	bls.n	8009b02 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 8009b72:	697b      	ldr	r3, [r7, #20]
 8009b74:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009b78:	461a      	mov	r2, r3
 8009b7a:	f04f 33ff 	mov.w	r3, #4294967295
 8009b7e:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	f04f 32ff 	mov.w	r2, #4294967295
 8009b86:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8009b88:	6878      	ldr	r0, [r7, #4]
 8009b8a:	f7ff fce9 	bl	8009560 <USB_EnableGlobalInt>

  return ret;
 8009b8e:	7ffb      	ldrb	r3, [r7, #31]
}
 8009b90:	4618      	mov	r0, r3
 8009b92:	3720      	adds	r7, #32
 8009b94:	46bd      	mov	sp, r7
 8009b96:	bd80      	pop	{r7, pc}

08009b98 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 8009b98:	b580      	push	{r7, lr}
 8009b9a:	b082      	sub	sp, #8
 8009b9c:	af00      	add	r7, sp, #0
 8009b9e:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8009ba6:	1c5a      	adds	r2, r3, #1
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 8009bae:	6878      	ldr	r0, [r7, #4]
 8009bb0:	f000 f804 	bl	8009bbc <USBH_HandleSof>
}
 8009bb4:	bf00      	nop
 8009bb6:	3708      	adds	r7, #8
 8009bb8:	46bd      	mov	sp, r7
 8009bba:	bd80      	pop	{r7, pc}

08009bbc <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 8009bbc:	b580      	push	{r7, lr}
 8009bbe:	b082      	sub	sp, #8
 8009bc0:	af00      	add	r7, sp, #0
 8009bc2:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	781b      	ldrb	r3, [r3, #0]
 8009bc8:	b2db      	uxtb	r3, r3
 8009bca:	2b0b      	cmp	r3, #11
 8009bcc:	d10a      	bne.n	8009be4 <USBH_HandleSof+0x28>
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009bd4:	2b00      	cmp	r3, #0
 8009bd6:	d005      	beq.n	8009be4 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009bde:	699b      	ldr	r3, [r3, #24]
 8009be0:	6878      	ldr	r0, [r7, #4]
 8009be2:	4798      	blx	r3
  }
}
 8009be4:	bf00      	nop
 8009be6:	3708      	adds	r7, #8
 8009be8:	46bd      	mov	sp, r7
 8009bea:	bd80      	pop	{r7, pc}

08009bec <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 8009bec:	b580      	push	{r7, lr}
 8009bee:	b082      	sub	sp, #8
 8009bf0:	af00      	add	r7, sp, #0
 8009bf2:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	2201      	movs	r2, #1
 8009bf8:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8009bfc:	2300      	movs	r3, #0
 8009bfe:	2200      	movs	r2, #0
 8009c00:	2101      	movs	r1, #1
 8009c02:	6878      	ldr	r0, [r7, #4]
 8009c04:	f000 f85b 	bl	8009cbe <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return;
 8009c08:	bf00      	nop
}
 8009c0a:	3708      	adds	r7, #8
 8009c0c:	46bd      	mov	sp, r7
 8009c0e:	bd80      	pop	{r7, pc}

08009c10 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 8009c10:	b480      	push	{r7}
 8009c12:	b083      	sub	sp, #12
 8009c14:	af00      	add	r7, sp, #0
 8009c16:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	2200      	movs	r2, #0
 8009c1c:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_disconnected = 1U;
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	2201      	movs	r2, #1
 8009c24:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

  return;
 8009c28:	bf00      	nop
}
 8009c2a:	370c      	adds	r7, #12
 8009c2c:	46bd      	mov	sp, r7
 8009c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c32:	4770      	bx	lr

08009c34 <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 8009c34:	b580      	push	{r7, lr}
 8009c36:	b082      	sub	sp, #8
 8009c38:	af00      	add	r7, sp, #0
 8009c3a:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	2201      	movs	r2, #1
 8009c40:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	2200      	movs	r2, #0
 8009c48:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	2200      	movs	r2, #0
 8009c50:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8009c54:	2300      	movs	r3, #0
 8009c56:	2200      	movs	r2, #0
 8009c58:	2101      	movs	r1, #1
 8009c5a:	6878      	ldr	r0, [r7, #4]
 8009c5c:	f000 f82f 	bl	8009cbe <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8009c60:	2300      	movs	r3, #0
}
 8009c62:	4618      	mov	r0, r3
 8009c64:	3708      	adds	r7, #8
 8009c66:	46bd      	mov	sp, r7
 8009c68:	bd80      	pop	{r7, pc}

08009c6a <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8009c6a:	b580      	push	{r7, lr}
 8009c6c:	b082      	sub	sp, #8
 8009c6e:	af00      	add	r7, sp, #0
 8009c70:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	2201      	movs	r2, #1
 8009c76:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	2200      	movs	r2, #0
 8009c7e:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	2200      	movs	r2, #0
 8009c86:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 8009c8a:	6878      	ldr	r0, [r7, #4]
 8009c8c:	f003 f94a 	bl	800cf24 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	791b      	ldrb	r3, [r3, #4]
 8009c94:	4619      	mov	r1, r3
 8009c96:	6878      	ldr	r0, [r7, #4]
 8009c98:	f000 f844 	bl	8009d24 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	795b      	ldrb	r3, [r3, #5]
 8009ca0:	4619      	mov	r1, r3
 8009ca2:	6878      	ldr	r0, [r7, #4]
 8009ca4:	f000 f83e 	bl	8009d24 <USBH_FreePipe>

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8009ca8:	2300      	movs	r3, #0
 8009caa:	2200      	movs	r2, #0
 8009cac:	2101      	movs	r1, #1
 8009cae:	6878      	ldr	r0, [r7, #4]
 8009cb0:	f000 f805 	bl	8009cbe <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8009cb4:	2300      	movs	r3, #0
}
 8009cb6:	4618      	mov	r0, r3
 8009cb8:	3708      	adds	r7, #8
 8009cba:	46bd      	mov	sp, r7
 8009cbc:	bd80      	pop	{r7, pc}

08009cbe <USBH_OS_PutMessage>:
  * @param  timeout message event timeout
  * @param  priority message event priority
  * @retval None
  */
void USBH_OS_PutMessage(USBH_HandleTypeDef *phost, USBH_OSEventTypeDef message, uint32_t timeout, uint32_t priority)
{
 8009cbe:	b580      	push	{r7, lr}
 8009cc0:	b084      	sub	sp, #16
 8009cc2:	af00      	add	r7, sp, #0
 8009cc4:	60f8      	str	r0, [r7, #12]
 8009cc6:	607a      	str	r2, [r7, #4]
 8009cc8:	603b      	str	r3, [r7, #0]
 8009cca:	460b      	mov	r3, r1
 8009ccc:	72fb      	strb	r3, [r7, #11]
  phost->os_msg = (uint32_t)message;
 8009cce:	7afa      	ldrb	r2, [r7, #11]
 8009cd0:	68fb      	ldr	r3, [r7, #12]
 8009cd2:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
  if (available_spaces != 0U)
  {
    (void)osMessagePut(phost->os_event, phost->os_msg, timeout);
  }
#else
  if (osMessageQueueGetSpace(phost->os_event) != 0U)
 8009cd6:	68fb      	ldr	r3, [r7, #12]
 8009cd8:	f8d3 33d8 	ldr.w	r3, [r3, #984]	@ 0x3d8
 8009cdc:	4618      	mov	r0, r3
 8009cde:	f000 faab 	bl	800a238 <osMessageQueueGetSpace>
 8009ce2:	4603      	mov	r3, r0
 8009ce4:	2b00      	cmp	r3, #0
 8009ce6:	d00a      	beq.n	8009cfe <USBH_OS_PutMessage+0x40>
  {
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, priority, timeout);
 8009ce8:	68fb      	ldr	r3, [r7, #12]
 8009cea:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 8009cee:	68fb      	ldr	r3, [r7, #12]
 8009cf0:	f503 7178 	add.w	r1, r3, #992	@ 0x3e0
 8009cf4:	683b      	ldr	r3, [r7, #0]
 8009cf6:	b2da      	uxtb	r2, r3
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	f000 f9df 	bl	800a0bc <osMessageQueuePut>
  }
#endif /* (osCMSIS < 0x20000U) */
}
 8009cfe:	bf00      	nop
 8009d00:	3710      	adds	r7, #16
 8009d02:	46bd      	mov	sp, r7
 8009d04:	bd80      	pop	{r7, pc}

08009d06 <USBH_LL_NotifyURBChange>:
  *         Notify URB state Change
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_LL_NotifyURBChange(USBH_HandleTypeDef *phost)
{
 8009d06:	b580      	push	{r7, lr}
 8009d08:	b082      	sub	sp, #8
 8009d0a:	af00      	add	r7, sp, #0
 8009d0c:	6078      	str	r0, [r7, #4]
#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8009d0e:	2300      	movs	r3, #0
 8009d10:	2200      	movs	r2, #0
 8009d12:	2101      	movs	r1, #1
 8009d14:	6878      	ldr	r0, [r7, #4]
 8009d16:	f7ff ffd2 	bl	8009cbe <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8009d1a:	2300      	movs	r3, #0
}
 8009d1c:	4618      	mov	r0, r3
 8009d1e:	3708      	adds	r7, #8
 8009d20:	46bd      	mov	sp, r7
 8009d22:	bd80      	pop	{r7, pc}

08009d24 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 8009d24:	b480      	push	{r7}
 8009d26:	b083      	sub	sp, #12
 8009d28:	af00      	add	r7, sp, #0
 8009d2a:	6078      	str	r0, [r7, #4]
 8009d2c:	460b      	mov	r3, r1
 8009d2e:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 8009d30:	78fb      	ldrb	r3, [r7, #3]
 8009d32:	2b0f      	cmp	r3, #15
 8009d34:	d80d      	bhi.n	8009d52 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 8009d36:	78fb      	ldrb	r3, [r7, #3]
 8009d38:	687a      	ldr	r2, [r7, #4]
 8009d3a:	33e0      	adds	r3, #224	@ 0xe0
 8009d3c:	009b      	lsls	r3, r3, #2
 8009d3e:	4413      	add	r3, r2
 8009d40:	685a      	ldr	r2, [r3, #4]
 8009d42:	78fb      	ldrb	r3, [r7, #3]
 8009d44:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8009d48:	6879      	ldr	r1, [r7, #4]
 8009d4a:	33e0      	adds	r3, #224	@ 0xe0
 8009d4c:	009b      	lsls	r3, r3, #2
 8009d4e:	440b      	add	r3, r1
 8009d50:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 8009d52:	2300      	movs	r3, #0
}
 8009d54:	4618      	mov	r0, r3
 8009d56:	370c      	adds	r7, #12
 8009d58:	46bd      	mov	sp, r7
 8009d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d5e:	4770      	bx	lr

08009d60 <__NVIC_SetPriority>:
{
 8009d60:	b480      	push	{r7}
 8009d62:	b083      	sub	sp, #12
 8009d64:	af00      	add	r7, sp, #0
 8009d66:	4603      	mov	r3, r0
 8009d68:	6039      	str	r1, [r7, #0]
 8009d6a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8009d6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009d70:	2b00      	cmp	r3, #0
 8009d72:	db0a      	blt.n	8009d8a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009d74:	683b      	ldr	r3, [r7, #0]
 8009d76:	b2da      	uxtb	r2, r3
 8009d78:	490c      	ldr	r1, [pc, #48]	@ (8009dac <__NVIC_SetPriority+0x4c>)
 8009d7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009d7e:	0112      	lsls	r2, r2, #4
 8009d80:	b2d2      	uxtb	r2, r2
 8009d82:	440b      	add	r3, r1
 8009d84:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8009d88:	e00a      	b.n	8009da0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009d8a:	683b      	ldr	r3, [r7, #0]
 8009d8c:	b2da      	uxtb	r2, r3
 8009d8e:	4908      	ldr	r1, [pc, #32]	@ (8009db0 <__NVIC_SetPriority+0x50>)
 8009d90:	79fb      	ldrb	r3, [r7, #7]
 8009d92:	f003 030f 	and.w	r3, r3, #15
 8009d96:	3b04      	subs	r3, #4
 8009d98:	0112      	lsls	r2, r2, #4
 8009d9a:	b2d2      	uxtb	r2, r2
 8009d9c:	440b      	add	r3, r1
 8009d9e:	761a      	strb	r2, [r3, #24]
}
 8009da0:	bf00      	nop
 8009da2:	370c      	adds	r7, #12
 8009da4:	46bd      	mov	sp, r7
 8009da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009daa:	4770      	bx	lr
 8009dac:	e000e100 	.word	0xe000e100
 8009db0:	e000ed00 	.word	0xe000ed00

08009db4 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8009db4:	b580      	push	{r7, lr}
 8009db6:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8009db8:	4b05      	ldr	r3, [pc, #20]	@ (8009dd0 <SysTick_Handler+0x1c>)
 8009dba:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8009dbc:	f001 ffd8 	bl	800bd70 <xTaskGetSchedulerState>
 8009dc0:	4603      	mov	r3, r0
 8009dc2:	2b01      	cmp	r3, #1
 8009dc4:	d001      	beq.n	8009dca <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8009dc6:	f002 fdcf 	bl	800c968 <xPortSysTickHandler>
  }
}
 8009dca:	bf00      	nop
 8009dcc:	bd80      	pop	{r7, pc}
 8009dce:	bf00      	nop
 8009dd0:	e000e010 	.word	0xe000e010

08009dd4 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8009dd4:	b580      	push	{r7, lr}
 8009dd6:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8009dd8:	2100      	movs	r1, #0
 8009dda:	f06f 0004 	mvn.w	r0, #4
 8009dde:	f7ff ffbf 	bl	8009d60 <__NVIC_SetPriority>
#endif
}
 8009de2:	bf00      	nop
 8009de4:	bd80      	pop	{r7, pc}
	...

08009de8 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8009de8:	b480      	push	{r7}
 8009dea:	b083      	sub	sp, #12
 8009dec:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009dee:	f3ef 8305 	mrs	r3, IPSR
 8009df2:	603b      	str	r3, [r7, #0]
  return(result);
 8009df4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009df6:	2b00      	cmp	r3, #0
 8009df8:	d003      	beq.n	8009e02 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8009dfa:	f06f 0305 	mvn.w	r3, #5
 8009dfe:	607b      	str	r3, [r7, #4]
 8009e00:	e00c      	b.n	8009e1c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8009e02:	4b0a      	ldr	r3, [pc, #40]	@ (8009e2c <osKernelInitialize+0x44>)
 8009e04:	681b      	ldr	r3, [r3, #0]
 8009e06:	2b00      	cmp	r3, #0
 8009e08:	d105      	bne.n	8009e16 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8009e0a:	4b08      	ldr	r3, [pc, #32]	@ (8009e2c <osKernelInitialize+0x44>)
 8009e0c:	2201      	movs	r2, #1
 8009e0e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8009e10:	2300      	movs	r3, #0
 8009e12:	607b      	str	r3, [r7, #4]
 8009e14:	e002      	b.n	8009e1c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8009e16:	f04f 33ff 	mov.w	r3, #4294967295
 8009e1a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8009e1c:	687b      	ldr	r3, [r7, #4]
}
 8009e1e:	4618      	mov	r0, r3
 8009e20:	370c      	adds	r7, #12
 8009e22:	46bd      	mov	sp, r7
 8009e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e28:	4770      	bx	lr
 8009e2a:	bf00      	nop
 8009e2c:	20001130 	.word	0x20001130

08009e30 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8009e30:	b580      	push	{r7, lr}
 8009e32:	b082      	sub	sp, #8
 8009e34:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009e36:	f3ef 8305 	mrs	r3, IPSR
 8009e3a:	603b      	str	r3, [r7, #0]
  return(result);
 8009e3c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009e3e:	2b00      	cmp	r3, #0
 8009e40:	d003      	beq.n	8009e4a <osKernelStart+0x1a>
    stat = osErrorISR;
 8009e42:	f06f 0305 	mvn.w	r3, #5
 8009e46:	607b      	str	r3, [r7, #4]
 8009e48:	e010      	b.n	8009e6c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8009e4a:	4b0b      	ldr	r3, [pc, #44]	@ (8009e78 <osKernelStart+0x48>)
 8009e4c:	681b      	ldr	r3, [r3, #0]
 8009e4e:	2b01      	cmp	r3, #1
 8009e50:	d109      	bne.n	8009e66 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8009e52:	f7ff ffbf 	bl	8009dd4 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8009e56:	4b08      	ldr	r3, [pc, #32]	@ (8009e78 <osKernelStart+0x48>)
 8009e58:	2202      	movs	r2, #2
 8009e5a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8009e5c:	f001 fafe 	bl	800b45c <vTaskStartScheduler>
      stat = osOK;
 8009e60:	2300      	movs	r3, #0
 8009e62:	607b      	str	r3, [r7, #4]
 8009e64:	e002      	b.n	8009e6c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8009e66:	f04f 33ff 	mov.w	r3, #4294967295
 8009e6a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8009e6c:	687b      	ldr	r3, [r7, #4]
}
 8009e6e:	4618      	mov	r0, r3
 8009e70:	3708      	adds	r7, #8
 8009e72:	46bd      	mov	sp, r7
 8009e74:	bd80      	pop	{r7, pc}
 8009e76:	bf00      	nop
 8009e78:	20001130 	.word	0x20001130

08009e7c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8009e7c:	b580      	push	{r7, lr}
 8009e7e:	b08e      	sub	sp, #56	@ 0x38
 8009e80:	af04      	add	r7, sp, #16
 8009e82:	60f8      	str	r0, [r7, #12]
 8009e84:	60b9      	str	r1, [r7, #8]
 8009e86:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8009e88:	2300      	movs	r3, #0
 8009e8a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009e8c:	f3ef 8305 	mrs	r3, IPSR
 8009e90:	617b      	str	r3, [r7, #20]
  return(result);
 8009e92:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8009e94:	2b00      	cmp	r3, #0
 8009e96:	d17e      	bne.n	8009f96 <osThreadNew+0x11a>
 8009e98:	68fb      	ldr	r3, [r7, #12]
 8009e9a:	2b00      	cmp	r3, #0
 8009e9c:	d07b      	beq.n	8009f96 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8009e9e:	2380      	movs	r3, #128	@ 0x80
 8009ea0:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8009ea2:	2318      	movs	r3, #24
 8009ea4:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8009ea6:	2300      	movs	r3, #0
 8009ea8:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8009eaa:	f04f 33ff 	mov.w	r3, #4294967295
 8009eae:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	2b00      	cmp	r3, #0
 8009eb4:	d045      	beq.n	8009f42 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	681b      	ldr	r3, [r3, #0]
 8009eba:	2b00      	cmp	r3, #0
 8009ebc:	d002      	beq.n	8009ec4 <osThreadNew+0x48>
        name = attr->name;
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	681b      	ldr	r3, [r3, #0]
 8009ec2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	699b      	ldr	r3, [r3, #24]
 8009ec8:	2b00      	cmp	r3, #0
 8009eca:	d002      	beq.n	8009ed2 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	699b      	ldr	r3, [r3, #24]
 8009ed0:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8009ed2:	69fb      	ldr	r3, [r7, #28]
 8009ed4:	2b00      	cmp	r3, #0
 8009ed6:	d008      	beq.n	8009eea <osThreadNew+0x6e>
 8009ed8:	69fb      	ldr	r3, [r7, #28]
 8009eda:	2b38      	cmp	r3, #56	@ 0x38
 8009edc:	d805      	bhi.n	8009eea <osThreadNew+0x6e>
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	685b      	ldr	r3, [r3, #4]
 8009ee2:	f003 0301 	and.w	r3, r3, #1
 8009ee6:	2b00      	cmp	r3, #0
 8009ee8:	d001      	beq.n	8009eee <osThreadNew+0x72>
        return (NULL);
 8009eea:	2300      	movs	r3, #0
 8009eec:	e054      	b.n	8009f98 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	695b      	ldr	r3, [r3, #20]
 8009ef2:	2b00      	cmp	r3, #0
 8009ef4:	d003      	beq.n	8009efe <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	695b      	ldr	r3, [r3, #20]
 8009efa:	089b      	lsrs	r3, r3, #2
 8009efc:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	689b      	ldr	r3, [r3, #8]
 8009f02:	2b00      	cmp	r3, #0
 8009f04:	d00e      	beq.n	8009f24 <osThreadNew+0xa8>
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	68db      	ldr	r3, [r3, #12]
 8009f0a:	2bab      	cmp	r3, #171	@ 0xab
 8009f0c:	d90a      	bls.n	8009f24 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8009f12:	2b00      	cmp	r3, #0
 8009f14:	d006      	beq.n	8009f24 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	695b      	ldr	r3, [r3, #20]
 8009f1a:	2b00      	cmp	r3, #0
 8009f1c:	d002      	beq.n	8009f24 <osThreadNew+0xa8>
        mem = 1;
 8009f1e:	2301      	movs	r3, #1
 8009f20:	61bb      	str	r3, [r7, #24]
 8009f22:	e010      	b.n	8009f46 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	689b      	ldr	r3, [r3, #8]
 8009f28:	2b00      	cmp	r3, #0
 8009f2a:	d10c      	bne.n	8009f46 <osThreadNew+0xca>
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	68db      	ldr	r3, [r3, #12]
 8009f30:	2b00      	cmp	r3, #0
 8009f32:	d108      	bne.n	8009f46 <osThreadNew+0xca>
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	691b      	ldr	r3, [r3, #16]
 8009f38:	2b00      	cmp	r3, #0
 8009f3a:	d104      	bne.n	8009f46 <osThreadNew+0xca>
          mem = 0;
 8009f3c:	2300      	movs	r3, #0
 8009f3e:	61bb      	str	r3, [r7, #24]
 8009f40:	e001      	b.n	8009f46 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8009f42:	2300      	movs	r3, #0
 8009f44:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8009f46:	69bb      	ldr	r3, [r7, #24]
 8009f48:	2b01      	cmp	r3, #1
 8009f4a:	d110      	bne.n	8009f6e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8009f50:	687a      	ldr	r2, [r7, #4]
 8009f52:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8009f54:	9202      	str	r2, [sp, #8]
 8009f56:	9301      	str	r3, [sp, #4]
 8009f58:	69fb      	ldr	r3, [r7, #28]
 8009f5a:	9300      	str	r3, [sp, #0]
 8009f5c:	68bb      	ldr	r3, [r7, #8]
 8009f5e:	6a3a      	ldr	r2, [r7, #32]
 8009f60:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009f62:	68f8      	ldr	r0, [r7, #12]
 8009f64:	f001 f884 	bl	800b070 <xTaskCreateStatic>
 8009f68:	4603      	mov	r3, r0
 8009f6a:	613b      	str	r3, [r7, #16]
 8009f6c:	e013      	b.n	8009f96 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8009f6e:	69bb      	ldr	r3, [r7, #24]
 8009f70:	2b00      	cmp	r3, #0
 8009f72:	d110      	bne.n	8009f96 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8009f74:	6a3b      	ldr	r3, [r7, #32]
 8009f76:	b29a      	uxth	r2, r3
 8009f78:	f107 0310 	add.w	r3, r7, #16
 8009f7c:	9301      	str	r3, [sp, #4]
 8009f7e:	69fb      	ldr	r3, [r7, #28]
 8009f80:	9300      	str	r3, [sp, #0]
 8009f82:	68bb      	ldr	r3, [r7, #8]
 8009f84:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009f86:	68f8      	ldr	r0, [r7, #12]
 8009f88:	f001 f8d2 	bl	800b130 <xTaskCreate>
 8009f8c:	4603      	mov	r3, r0
 8009f8e:	2b01      	cmp	r3, #1
 8009f90:	d001      	beq.n	8009f96 <osThreadNew+0x11a>
            hTask = NULL;
 8009f92:	2300      	movs	r3, #0
 8009f94:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8009f96:	693b      	ldr	r3, [r7, #16]
}
 8009f98:	4618      	mov	r0, r3
 8009f9a:	3728      	adds	r7, #40	@ 0x28
 8009f9c:	46bd      	mov	sp, r7
 8009f9e:	bd80      	pop	{r7, pc}

08009fa0 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8009fa0:	b580      	push	{r7, lr}
 8009fa2:	b084      	sub	sp, #16
 8009fa4:	af00      	add	r7, sp, #0
 8009fa6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009fa8:	f3ef 8305 	mrs	r3, IPSR
 8009fac:	60bb      	str	r3, [r7, #8]
  return(result);
 8009fae:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009fb0:	2b00      	cmp	r3, #0
 8009fb2:	d003      	beq.n	8009fbc <osDelay+0x1c>
    stat = osErrorISR;
 8009fb4:	f06f 0305 	mvn.w	r3, #5
 8009fb8:	60fb      	str	r3, [r7, #12]
 8009fba:	e007      	b.n	8009fcc <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8009fbc:	2300      	movs	r3, #0
 8009fbe:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	2b00      	cmp	r3, #0
 8009fc4:	d002      	beq.n	8009fcc <osDelay+0x2c>
      vTaskDelay(ticks);
 8009fc6:	6878      	ldr	r0, [r7, #4]
 8009fc8:	f001 fa12 	bl	800b3f0 <vTaskDelay>
    }
  }

  return (stat);
 8009fcc:	68fb      	ldr	r3, [r7, #12]
}
 8009fce:	4618      	mov	r0, r3
 8009fd0:	3710      	adds	r7, #16
 8009fd2:	46bd      	mov	sp, r7
 8009fd4:	bd80      	pop	{r7, pc}

08009fd6 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8009fd6:	b580      	push	{r7, lr}
 8009fd8:	b08a      	sub	sp, #40	@ 0x28
 8009fda:	af02      	add	r7, sp, #8
 8009fdc:	60f8      	str	r0, [r7, #12]
 8009fde:	60b9      	str	r1, [r7, #8]
 8009fe0:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8009fe2:	2300      	movs	r3, #0
 8009fe4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009fe6:	f3ef 8305 	mrs	r3, IPSR
 8009fea:	613b      	str	r3, [r7, #16]
  return(result);
 8009fec:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8009fee:	2b00      	cmp	r3, #0
 8009ff0:	d15f      	bne.n	800a0b2 <osMessageQueueNew+0xdc>
 8009ff2:	68fb      	ldr	r3, [r7, #12]
 8009ff4:	2b00      	cmp	r3, #0
 8009ff6:	d05c      	beq.n	800a0b2 <osMessageQueueNew+0xdc>
 8009ff8:	68bb      	ldr	r3, [r7, #8]
 8009ffa:	2b00      	cmp	r3, #0
 8009ffc:	d059      	beq.n	800a0b2 <osMessageQueueNew+0xdc>
    mem = -1;
 8009ffe:	f04f 33ff 	mov.w	r3, #4294967295
 800a002:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	2b00      	cmp	r3, #0
 800a008:	d029      	beq.n	800a05e <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	689b      	ldr	r3, [r3, #8]
 800a00e:	2b00      	cmp	r3, #0
 800a010:	d012      	beq.n	800a038 <osMessageQueueNew+0x62>
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	68db      	ldr	r3, [r3, #12]
 800a016:	2b4f      	cmp	r3, #79	@ 0x4f
 800a018:	d90e      	bls.n	800a038 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800a01e:	2b00      	cmp	r3, #0
 800a020:	d00a      	beq.n	800a038 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	695a      	ldr	r2, [r3, #20]
 800a026:	68fb      	ldr	r3, [r7, #12]
 800a028:	68b9      	ldr	r1, [r7, #8]
 800a02a:	fb01 f303 	mul.w	r3, r1, r3
 800a02e:	429a      	cmp	r2, r3
 800a030:	d302      	bcc.n	800a038 <osMessageQueueNew+0x62>
        mem = 1;
 800a032:	2301      	movs	r3, #1
 800a034:	61bb      	str	r3, [r7, #24]
 800a036:	e014      	b.n	800a062 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	689b      	ldr	r3, [r3, #8]
 800a03c:	2b00      	cmp	r3, #0
 800a03e:	d110      	bne.n	800a062 <osMessageQueueNew+0x8c>
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	68db      	ldr	r3, [r3, #12]
 800a044:	2b00      	cmp	r3, #0
 800a046:	d10c      	bne.n	800a062 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800a04c:	2b00      	cmp	r3, #0
 800a04e:	d108      	bne.n	800a062 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	695b      	ldr	r3, [r3, #20]
 800a054:	2b00      	cmp	r3, #0
 800a056:	d104      	bne.n	800a062 <osMessageQueueNew+0x8c>
          mem = 0;
 800a058:	2300      	movs	r3, #0
 800a05a:	61bb      	str	r3, [r7, #24]
 800a05c:	e001      	b.n	800a062 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 800a05e:	2300      	movs	r3, #0
 800a060:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800a062:	69bb      	ldr	r3, [r7, #24]
 800a064:	2b01      	cmp	r3, #1
 800a066:	d10b      	bne.n	800a080 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	691a      	ldr	r2, [r3, #16]
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	689b      	ldr	r3, [r3, #8]
 800a070:	2100      	movs	r1, #0
 800a072:	9100      	str	r1, [sp, #0]
 800a074:	68b9      	ldr	r1, [r7, #8]
 800a076:	68f8      	ldr	r0, [r7, #12]
 800a078:	f000 fa88 	bl	800a58c <xQueueGenericCreateStatic>
 800a07c:	61f8      	str	r0, [r7, #28]
 800a07e:	e008      	b.n	800a092 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 800a080:	69bb      	ldr	r3, [r7, #24]
 800a082:	2b00      	cmp	r3, #0
 800a084:	d105      	bne.n	800a092 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 800a086:	2200      	movs	r2, #0
 800a088:	68b9      	ldr	r1, [r7, #8]
 800a08a:	68f8      	ldr	r0, [r7, #12]
 800a08c:	f000 fafb 	bl	800a686 <xQueueGenericCreate>
 800a090:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800a092:	69fb      	ldr	r3, [r7, #28]
 800a094:	2b00      	cmp	r3, #0
 800a096:	d00c      	beq.n	800a0b2 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	2b00      	cmp	r3, #0
 800a09c:	d003      	beq.n	800a0a6 <osMessageQueueNew+0xd0>
        name = attr->name;
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	681b      	ldr	r3, [r3, #0]
 800a0a2:	617b      	str	r3, [r7, #20]
 800a0a4:	e001      	b.n	800a0aa <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 800a0a6:	2300      	movs	r3, #0
 800a0a8:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 800a0aa:	6979      	ldr	r1, [r7, #20]
 800a0ac:	69f8      	ldr	r0, [r7, #28]
 800a0ae:	f000 ff81 	bl	800afb4 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800a0b2:	69fb      	ldr	r3, [r7, #28]
}
 800a0b4:	4618      	mov	r0, r3
 800a0b6:	3720      	adds	r7, #32
 800a0b8:	46bd      	mov	sp, r7
 800a0ba:	bd80      	pop	{r7, pc}

0800a0bc <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 800a0bc:	b580      	push	{r7, lr}
 800a0be:	b088      	sub	sp, #32
 800a0c0:	af00      	add	r7, sp, #0
 800a0c2:	60f8      	str	r0, [r7, #12]
 800a0c4:	60b9      	str	r1, [r7, #8]
 800a0c6:	603b      	str	r3, [r7, #0]
 800a0c8:	4613      	mov	r3, r2
 800a0ca:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800a0cc:	68fb      	ldr	r3, [r7, #12]
 800a0ce:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800a0d0:	2300      	movs	r3, #0
 800a0d2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a0d4:	f3ef 8305 	mrs	r3, IPSR
 800a0d8:	617b      	str	r3, [r7, #20]
  return(result);
 800a0da:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800a0dc:	2b00      	cmp	r3, #0
 800a0de:	d028      	beq.n	800a132 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800a0e0:	69bb      	ldr	r3, [r7, #24]
 800a0e2:	2b00      	cmp	r3, #0
 800a0e4:	d005      	beq.n	800a0f2 <osMessageQueuePut+0x36>
 800a0e6:	68bb      	ldr	r3, [r7, #8]
 800a0e8:	2b00      	cmp	r3, #0
 800a0ea:	d002      	beq.n	800a0f2 <osMessageQueuePut+0x36>
 800a0ec:	683b      	ldr	r3, [r7, #0]
 800a0ee:	2b00      	cmp	r3, #0
 800a0f0:	d003      	beq.n	800a0fa <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 800a0f2:	f06f 0303 	mvn.w	r3, #3
 800a0f6:	61fb      	str	r3, [r7, #28]
 800a0f8:	e038      	b.n	800a16c <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 800a0fa:	2300      	movs	r3, #0
 800a0fc:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 800a0fe:	f107 0210 	add.w	r2, r7, #16
 800a102:	2300      	movs	r3, #0
 800a104:	68b9      	ldr	r1, [r7, #8]
 800a106:	69b8      	ldr	r0, [r7, #24]
 800a108:	f000 fc1e 	bl	800a948 <xQueueGenericSendFromISR>
 800a10c:	4603      	mov	r3, r0
 800a10e:	2b01      	cmp	r3, #1
 800a110:	d003      	beq.n	800a11a <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 800a112:	f06f 0302 	mvn.w	r3, #2
 800a116:	61fb      	str	r3, [r7, #28]
 800a118:	e028      	b.n	800a16c <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 800a11a:	693b      	ldr	r3, [r7, #16]
 800a11c:	2b00      	cmp	r3, #0
 800a11e:	d025      	beq.n	800a16c <osMessageQueuePut+0xb0>
 800a120:	4b15      	ldr	r3, [pc, #84]	@ (800a178 <osMessageQueuePut+0xbc>)
 800a122:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a126:	601a      	str	r2, [r3, #0]
 800a128:	f3bf 8f4f 	dsb	sy
 800a12c:	f3bf 8f6f 	isb	sy
 800a130:	e01c      	b.n	800a16c <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800a132:	69bb      	ldr	r3, [r7, #24]
 800a134:	2b00      	cmp	r3, #0
 800a136:	d002      	beq.n	800a13e <osMessageQueuePut+0x82>
 800a138:	68bb      	ldr	r3, [r7, #8]
 800a13a:	2b00      	cmp	r3, #0
 800a13c:	d103      	bne.n	800a146 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 800a13e:	f06f 0303 	mvn.w	r3, #3
 800a142:	61fb      	str	r3, [r7, #28]
 800a144:	e012      	b.n	800a16c <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800a146:	2300      	movs	r3, #0
 800a148:	683a      	ldr	r2, [r7, #0]
 800a14a:	68b9      	ldr	r1, [r7, #8]
 800a14c:	69b8      	ldr	r0, [r7, #24]
 800a14e:	f000 faf9 	bl	800a744 <xQueueGenericSend>
 800a152:	4603      	mov	r3, r0
 800a154:	2b01      	cmp	r3, #1
 800a156:	d009      	beq.n	800a16c <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 800a158:	683b      	ldr	r3, [r7, #0]
 800a15a:	2b00      	cmp	r3, #0
 800a15c:	d003      	beq.n	800a166 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 800a15e:	f06f 0301 	mvn.w	r3, #1
 800a162:	61fb      	str	r3, [r7, #28]
 800a164:	e002      	b.n	800a16c <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 800a166:	f06f 0302 	mvn.w	r3, #2
 800a16a:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800a16c:	69fb      	ldr	r3, [r7, #28]
}
 800a16e:	4618      	mov	r0, r3
 800a170:	3720      	adds	r7, #32
 800a172:	46bd      	mov	sp, r7
 800a174:	bd80      	pop	{r7, pc}
 800a176:	bf00      	nop
 800a178:	e000ed04 	.word	0xe000ed04

0800a17c <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 800a17c:	b580      	push	{r7, lr}
 800a17e:	b088      	sub	sp, #32
 800a180:	af00      	add	r7, sp, #0
 800a182:	60f8      	str	r0, [r7, #12]
 800a184:	60b9      	str	r1, [r7, #8]
 800a186:	607a      	str	r2, [r7, #4]
 800a188:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800a18a:	68fb      	ldr	r3, [r7, #12]
 800a18c:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800a18e:	2300      	movs	r3, #0
 800a190:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a192:	f3ef 8305 	mrs	r3, IPSR
 800a196:	617b      	str	r3, [r7, #20]
  return(result);
 800a198:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800a19a:	2b00      	cmp	r3, #0
 800a19c:	d028      	beq.n	800a1f0 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800a19e:	69bb      	ldr	r3, [r7, #24]
 800a1a0:	2b00      	cmp	r3, #0
 800a1a2:	d005      	beq.n	800a1b0 <osMessageQueueGet+0x34>
 800a1a4:	68bb      	ldr	r3, [r7, #8]
 800a1a6:	2b00      	cmp	r3, #0
 800a1a8:	d002      	beq.n	800a1b0 <osMessageQueueGet+0x34>
 800a1aa:	683b      	ldr	r3, [r7, #0]
 800a1ac:	2b00      	cmp	r3, #0
 800a1ae:	d003      	beq.n	800a1b8 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 800a1b0:	f06f 0303 	mvn.w	r3, #3
 800a1b4:	61fb      	str	r3, [r7, #28]
 800a1b6:	e037      	b.n	800a228 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 800a1b8:	2300      	movs	r3, #0
 800a1ba:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 800a1bc:	f107 0310 	add.w	r3, r7, #16
 800a1c0:	461a      	mov	r2, r3
 800a1c2:	68b9      	ldr	r1, [r7, #8]
 800a1c4:	69b8      	ldr	r0, [r7, #24]
 800a1c6:	f000 fd3f 	bl	800ac48 <xQueueReceiveFromISR>
 800a1ca:	4603      	mov	r3, r0
 800a1cc:	2b01      	cmp	r3, #1
 800a1ce:	d003      	beq.n	800a1d8 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 800a1d0:	f06f 0302 	mvn.w	r3, #2
 800a1d4:	61fb      	str	r3, [r7, #28]
 800a1d6:	e027      	b.n	800a228 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 800a1d8:	693b      	ldr	r3, [r7, #16]
 800a1da:	2b00      	cmp	r3, #0
 800a1dc:	d024      	beq.n	800a228 <osMessageQueueGet+0xac>
 800a1de:	4b15      	ldr	r3, [pc, #84]	@ (800a234 <osMessageQueueGet+0xb8>)
 800a1e0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a1e4:	601a      	str	r2, [r3, #0]
 800a1e6:	f3bf 8f4f 	dsb	sy
 800a1ea:	f3bf 8f6f 	isb	sy
 800a1ee:	e01b      	b.n	800a228 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800a1f0:	69bb      	ldr	r3, [r7, #24]
 800a1f2:	2b00      	cmp	r3, #0
 800a1f4:	d002      	beq.n	800a1fc <osMessageQueueGet+0x80>
 800a1f6:	68bb      	ldr	r3, [r7, #8]
 800a1f8:	2b00      	cmp	r3, #0
 800a1fa:	d103      	bne.n	800a204 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 800a1fc:	f06f 0303 	mvn.w	r3, #3
 800a200:	61fb      	str	r3, [r7, #28]
 800a202:	e011      	b.n	800a228 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800a204:	683a      	ldr	r2, [r7, #0]
 800a206:	68b9      	ldr	r1, [r7, #8]
 800a208:	69b8      	ldr	r0, [r7, #24]
 800a20a:	f000 fc3b 	bl	800aa84 <xQueueReceive>
 800a20e:	4603      	mov	r3, r0
 800a210:	2b01      	cmp	r3, #1
 800a212:	d009      	beq.n	800a228 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 800a214:	683b      	ldr	r3, [r7, #0]
 800a216:	2b00      	cmp	r3, #0
 800a218:	d003      	beq.n	800a222 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 800a21a:	f06f 0301 	mvn.w	r3, #1
 800a21e:	61fb      	str	r3, [r7, #28]
 800a220:	e002      	b.n	800a228 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 800a222:	f06f 0302 	mvn.w	r3, #2
 800a226:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800a228:	69fb      	ldr	r3, [r7, #28]
}
 800a22a:	4618      	mov	r0, r3
 800a22c:	3720      	adds	r7, #32
 800a22e:	46bd      	mov	sp, r7
 800a230:	bd80      	pop	{r7, pc}
 800a232:	bf00      	nop
 800a234:	e000ed04 	.word	0xe000ed04

0800a238 <osMessageQueueGetSpace>:
  }

  return ((uint32_t)count);
}

uint32_t osMessageQueueGetSpace (osMessageQueueId_t mq_id) {
 800a238:	b580      	push	{r7, lr}
 800a23a:	b08a      	sub	sp, #40	@ 0x28
 800a23c:	af00      	add	r7, sp, #0
 800a23e:	6078      	str	r0, [r7, #4]
  StaticQueue_t *mq = (StaticQueue_t *)mq_id;
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	623b      	str	r3, [r7, #32]
  uint32_t space;
  uint32_t isrm;

  if (mq == NULL) {
 800a244:	6a3b      	ldr	r3, [r7, #32]
 800a246:	2b00      	cmp	r3, #0
 800a248:	d102      	bne.n	800a250 <osMessageQueueGetSpace+0x18>
    space = 0U;
 800a24a:	2300      	movs	r3, #0
 800a24c:	627b      	str	r3, [r7, #36]	@ 0x24
 800a24e:	e023      	b.n	800a298 <osMessageQueueGetSpace+0x60>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a250:	f3ef 8305 	mrs	r3, IPSR
 800a254:	61bb      	str	r3, [r7, #24]
  return(result);
 800a256:	69bb      	ldr	r3, [r7, #24]
  }
  else if (IS_IRQ()) {
 800a258:	2b00      	cmp	r3, #0
 800a25a:	d019      	beq.n	800a290 <osMessageQueueGetSpace+0x58>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800a25c:	f3ef 8211 	mrs	r2, BASEPRI
 800a260:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a264:	f383 8811 	msr	BASEPRI, r3
 800a268:	f3bf 8f6f 	isb	sy
 800a26c:	f3bf 8f4f 	dsb	sy
 800a270:	613a      	str	r2, [r7, #16]
 800a272:	60fb      	str	r3, [r7, #12]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800a274:	693b      	ldr	r3, [r7, #16]
    isrm = taskENTER_CRITICAL_FROM_ISR();
 800a276:	61fb      	str	r3, [r7, #28]

    /* space = pxQueue->uxLength - pxQueue->uxMessagesWaiting; */
    space = mq->uxDummy4[1] - mq->uxDummy4[0];
 800a278:	6a3b      	ldr	r3, [r7, #32]
 800a27a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a27c:	6a3b      	ldr	r3, [r7, #32]
 800a27e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a280:	1ad3      	subs	r3, r2, r3
 800a282:	627b      	str	r3, [r7, #36]	@ 0x24
 800a284:	69fb      	ldr	r3, [r7, #28]
 800a286:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800a288:	697b      	ldr	r3, [r7, #20]
 800a28a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800a28e:	e003      	b.n	800a298 <osMessageQueueGetSpace+0x60>

    taskEXIT_CRITICAL_FROM_ISR(isrm);
  }
  else {
    space = (uint32_t)uxQueueSpacesAvailable ((QueueHandle_t)mq);
 800a290:	6a38      	ldr	r0, [r7, #32]
 800a292:	f000 fd5b 	bl	800ad4c <uxQueueSpacesAvailable>
 800a296:	6278      	str	r0, [r7, #36]	@ 0x24
  }

  return (space);
 800a298:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800a29a:	4618      	mov	r0, r3
 800a29c:	3728      	adds	r7, #40	@ 0x28
 800a29e:	46bd      	mov	sp, r7
 800a2a0:	bd80      	pop	{r7, pc}

0800a2a2 <osMessageQueueReset>:

osStatus_t osMessageQueueReset (osMessageQueueId_t mq_id) {
 800a2a2:	b580      	push	{r7, lr}
 800a2a4:	b086      	sub	sp, #24
 800a2a6:	af00      	add	r7, sp, #0
 800a2a8:	6078      	str	r0, [r7, #4]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a2ae:	f3ef 8305 	mrs	r3, IPSR
 800a2b2:	60fb      	str	r3, [r7, #12]
  return(result);
 800a2b4:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a2b6:	2b00      	cmp	r3, #0
 800a2b8:	d003      	beq.n	800a2c2 <osMessageQueueReset+0x20>
    stat = osErrorISR;
 800a2ba:	f06f 0305 	mvn.w	r3, #5
 800a2be:	617b      	str	r3, [r7, #20]
 800a2c0:	e00c      	b.n	800a2dc <osMessageQueueReset+0x3a>
  }
  else if (hQueue == NULL) {
 800a2c2:	693b      	ldr	r3, [r7, #16]
 800a2c4:	2b00      	cmp	r3, #0
 800a2c6:	d103      	bne.n	800a2d0 <osMessageQueueReset+0x2e>
    stat = osErrorParameter;
 800a2c8:	f06f 0303 	mvn.w	r3, #3
 800a2cc:	617b      	str	r3, [r7, #20]
 800a2ce:	e005      	b.n	800a2dc <osMessageQueueReset+0x3a>
  }
  else {
    stat = osOK;
 800a2d0:	2300      	movs	r3, #0
 800a2d2:	617b      	str	r3, [r7, #20]
    (void)xQueueReset (hQueue);
 800a2d4:	2100      	movs	r1, #0
 800a2d6:	6938      	ldr	r0, [r7, #16]
 800a2d8:	f000 f8ee 	bl	800a4b8 <xQueueGenericReset>
  }

  return (stat);
 800a2dc:	697b      	ldr	r3, [r7, #20]
}
 800a2de:	4618      	mov	r0, r3
 800a2e0:	3718      	adds	r7, #24
 800a2e2:	46bd      	mov	sp, r7
 800a2e4:	bd80      	pop	{r7, pc}
	...

0800a2e8 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800a2e8:	b480      	push	{r7}
 800a2ea:	b085      	sub	sp, #20
 800a2ec:	af00      	add	r7, sp, #0
 800a2ee:	60f8      	str	r0, [r7, #12]
 800a2f0:	60b9      	str	r1, [r7, #8]
 800a2f2:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800a2f4:	68fb      	ldr	r3, [r7, #12]
 800a2f6:	4a07      	ldr	r2, [pc, #28]	@ (800a314 <vApplicationGetIdleTaskMemory+0x2c>)
 800a2f8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800a2fa:	68bb      	ldr	r3, [r7, #8]
 800a2fc:	4a06      	ldr	r2, [pc, #24]	@ (800a318 <vApplicationGetIdleTaskMemory+0x30>)
 800a2fe:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	2280      	movs	r2, #128	@ 0x80
 800a304:	601a      	str	r2, [r3, #0]
}
 800a306:	bf00      	nop
 800a308:	3714      	adds	r7, #20
 800a30a:	46bd      	mov	sp, r7
 800a30c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a310:	4770      	bx	lr
 800a312:	bf00      	nop
 800a314:	20001134 	.word	0x20001134
 800a318:	200011e0 	.word	0x200011e0

0800a31c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800a31c:	b480      	push	{r7}
 800a31e:	b085      	sub	sp, #20
 800a320:	af00      	add	r7, sp, #0
 800a322:	60f8      	str	r0, [r7, #12]
 800a324:	60b9      	str	r1, [r7, #8]
 800a326:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800a328:	68fb      	ldr	r3, [r7, #12]
 800a32a:	4a07      	ldr	r2, [pc, #28]	@ (800a348 <vApplicationGetTimerTaskMemory+0x2c>)
 800a32c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800a32e:	68bb      	ldr	r3, [r7, #8]
 800a330:	4a06      	ldr	r2, [pc, #24]	@ (800a34c <vApplicationGetTimerTaskMemory+0x30>)
 800a332:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800a33a:	601a      	str	r2, [r3, #0]
}
 800a33c:	bf00      	nop
 800a33e:	3714      	adds	r7, #20
 800a340:	46bd      	mov	sp, r7
 800a342:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a346:	4770      	bx	lr
 800a348:	200013e0 	.word	0x200013e0
 800a34c:	2000148c 	.word	0x2000148c

0800a350 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800a350:	b480      	push	{r7}
 800a352:	b083      	sub	sp, #12
 800a354:	af00      	add	r7, sp, #0
 800a356:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	f103 0208 	add.w	r2, r3, #8
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	f04f 32ff 	mov.w	r2, #4294967295
 800a368:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	f103 0208 	add.w	r2, r3, #8
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	f103 0208 	add.w	r2, r3, #8
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	2200      	movs	r2, #0
 800a382:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800a384:	bf00      	nop
 800a386:	370c      	adds	r7, #12
 800a388:	46bd      	mov	sp, r7
 800a38a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a38e:	4770      	bx	lr

0800a390 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800a390:	b480      	push	{r7}
 800a392:	b083      	sub	sp, #12
 800a394:	af00      	add	r7, sp, #0
 800a396:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	2200      	movs	r2, #0
 800a39c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800a39e:	bf00      	nop
 800a3a0:	370c      	adds	r7, #12
 800a3a2:	46bd      	mov	sp, r7
 800a3a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3a8:	4770      	bx	lr

0800a3aa <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a3aa:	b480      	push	{r7}
 800a3ac:	b085      	sub	sp, #20
 800a3ae:	af00      	add	r7, sp, #0
 800a3b0:	6078      	str	r0, [r7, #4]
 800a3b2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	685b      	ldr	r3, [r3, #4]
 800a3b8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800a3ba:	683b      	ldr	r3, [r7, #0]
 800a3bc:	68fa      	ldr	r2, [r7, #12]
 800a3be:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800a3c0:	68fb      	ldr	r3, [r7, #12]
 800a3c2:	689a      	ldr	r2, [r3, #8]
 800a3c4:	683b      	ldr	r3, [r7, #0]
 800a3c6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800a3c8:	68fb      	ldr	r3, [r7, #12]
 800a3ca:	689b      	ldr	r3, [r3, #8]
 800a3cc:	683a      	ldr	r2, [r7, #0]
 800a3ce:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800a3d0:	68fb      	ldr	r3, [r7, #12]
 800a3d2:	683a      	ldr	r2, [r7, #0]
 800a3d4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800a3d6:	683b      	ldr	r3, [r7, #0]
 800a3d8:	687a      	ldr	r2, [r7, #4]
 800a3da:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	681b      	ldr	r3, [r3, #0]
 800a3e0:	1c5a      	adds	r2, r3, #1
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	601a      	str	r2, [r3, #0]
}
 800a3e6:	bf00      	nop
 800a3e8:	3714      	adds	r7, #20
 800a3ea:	46bd      	mov	sp, r7
 800a3ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3f0:	4770      	bx	lr

0800a3f2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a3f2:	b480      	push	{r7}
 800a3f4:	b085      	sub	sp, #20
 800a3f6:	af00      	add	r7, sp, #0
 800a3f8:	6078      	str	r0, [r7, #4]
 800a3fa:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800a3fc:	683b      	ldr	r3, [r7, #0]
 800a3fe:	681b      	ldr	r3, [r3, #0]
 800a400:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800a402:	68bb      	ldr	r3, [r7, #8]
 800a404:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a408:	d103      	bne.n	800a412 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	691b      	ldr	r3, [r3, #16]
 800a40e:	60fb      	str	r3, [r7, #12]
 800a410:	e00c      	b.n	800a42c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	3308      	adds	r3, #8
 800a416:	60fb      	str	r3, [r7, #12]
 800a418:	e002      	b.n	800a420 <vListInsert+0x2e>
 800a41a:	68fb      	ldr	r3, [r7, #12]
 800a41c:	685b      	ldr	r3, [r3, #4]
 800a41e:	60fb      	str	r3, [r7, #12]
 800a420:	68fb      	ldr	r3, [r7, #12]
 800a422:	685b      	ldr	r3, [r3, #4]
 800a424:	681b      	ldr	r3, [r3, #0]
 800a426:	68ba      	ldr	r2, [r7, #8]
 800a428:	429a      	cmp	r2, r3
 800a42a:	d2f6      	bcs.n	800a41a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800a42c:	68fb      	ldr	r3, [r7, #12]
 800a42e:	685a      	ldr	r2, [r3, #4]
 800a430:	683b      	ldr	r3, [r7, #0]
 800a432:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800a434:	683b      	ldr	r3, [r7, #0]
 800a436:	685b      	ldr	r3, [r3, #4]
 800a438:	683a      	ldr	r2, [r7, #0]
 800a43a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800a43c:	683b      	ldr	r3, [r7, #0]
 800a43e:	68fa      	ldr	r2, [r7, #12]
 800a440:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800a442:	68fb      	ldr	r3, [r7, #12]
 800a444:	683a      	ldr	r2, [r7, #0]
 800a446:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800a448:	683b      	ldr	r3, [r7, #0]
 800a44a:	687a      	ldr	r2, [r7, #4]
 800a44c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	681b      	ldr	r3, [r3, #0]
 800a452:	1c5a      	adds	r2, r3, #1
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	601a      	str	r2, [r3, #0]
}
 800a458:	bf00      	nop
 800a45a:	3714      	adds	r7, #20
 800a45c:	46bd      	mov	sp, r7
 800a45e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a462:	4770      	bx	lr

0800a464 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800a464:	b480      	push	{r7}
 800a466:	b085      	sub	sp, #20
 800a468:	af00      	add	r7, sp, #0
 800a46a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	691b      	ldr	r3, [r3, #16]
 800a470:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	685b      	ldr	r3, [r3, #4]
 800a476:	687a      	ldr	r2, [r7, #4]
 800a478:	6892      	ldr	r2, [r2, #8]
 800a47a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	689b      	ldr	r3, [r3, #8]
 800a480:	687a      	ldr	r2, [r7, #4]
 800a482:	6852      	ldr	r2, [r2, #4]
 800a484:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800a486:	68fb      	ldr	r3, [r7, #12]
 800a488:	685b      	ldr	r3, [r3, #4]
 800a48a:	687a      	ldr	r2, [r7, #4]
 800a48c:	429a      	cmp	r2, r3
 800a48e:	d103      	bne.n	800a498 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	689a      	ldr	r2, [r3, #8]
 800a494:	68fb      	ldr	r3, [r7, #12]
 800a496:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	2200      	movs	r2, #0
 800a49c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800a49e:	68fb      	ldr	r3, [r7, #12]
 800a4a0:	681b      	ldr	r3, [r3, #0]
 800a4a2:	1e5a      	subs	r2, r3, #1
 800a4a4:	68fb      	ldr	r3, [r7, #12]
 800a4a6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800a4a8:	68fb      	ldr	r3, [r7, #12]
 800a4aa:	681b      	ldr	r3, [r3, #0]
}
 800a4ac:	4618      	mov	r0, r3
 800a4ae:	3714      	adds	r7, #20
 800a4b0:	46bd      	mov	sp, r7
 800a4b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4b6:	4770      	bx	lr

0800a4b8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800a4b8:	b580      	push	{r7, lr}
 800a4ba:	b084      	sub	sp, #16
 800a4bc:	af00      	add	r7, sp, #0
 800a4be:	6078      	str	r0, [r7, #4]
 800a4c0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800a4c6:	68fb      	ldr	r3, [r7, #12]
 800a4c8:	2b00      	cmp	r3, #0
 800a4ca:	d10b      	bne.n	800a4e4 <xQueueGenericReset+0x2c>
	__asm volatile
 800a4cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a4d0:	f383 8811 	msr	BASEPRI, r3
 800a4d4:	f3bf 8f6f 	isb	sy
 800a4d8:	f3bf 8f4f 	dsb	sy
 800a4dc:	60bb      	str	r3, [r7, #8]
}
 800a4de:	bf00      	nop
 800a4e0:	bf00      	nop
 800a4e2:	e7fd      	b.n	800a4e0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800a4e4:	f002 f9b0 	bl	800c848 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a4e8:	68fb      	ldr	r3, [r7, #12]
 800a4ea:	681a      	ldr	r2, [r3, #0]
 800a4ec:	68fb      	ldr	r3, [r7, #12]
 800a4ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a4f0:	68f9      	ldr	r1, [r7, #12]
 800a4f2:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800a4f4:	fb01 f303 	mul.w	r3, r1, r3
 800a4f8:	441a      	add	r2, r3
 800a4fa:	68fb      	ldr	r3, [r7, #12]
 800a4fc:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800a4fe:	68fb      	ldr	r3, [r7, #12]
 800a500:	2200      	movs	r2, #0
 800a502:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800a504:	68fb      	ldr	r3, [r7, #12]
 800a506:	681a      	ldr	r2, [r3, #0]
 800a508:	68fb      	ldr	r3, [r7, #12]
 800a50a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a50c:	68fb      	ldr	r3, [r7, #12]
 800a50e:	681a      	ldr	r2, [r3, #0]
 800a510:	68fb      	ldr	r3, [r7, #12]
 800a512:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a514:	3b01      	subs	r3, #1
 800a516:	68f9      	ldr	r1, [r7, #12]
 800a518:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800a51a:	fb01 f303 	mul.w	r3, r1, r3
 800a51e:	441a      	add	r2, r3
 800a520:	68fb      	ldr	r3, [r7, #12]
 800a522:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800a524:	68fb      	ldr	r3, [r7, #12]
 800a526:	22ff      	movs	r2, #255	@ 0xff
 800a528:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800a52c:	68fb      	ldr	r3, [r7, #12]
 800a52e:	22ff      	movs	r2, #255	@ 0xff
 800a530:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800a534:	683b      	ldr	r3, [r7, #0]
 800a536:	2b00      	cmp	r3, #0
 800a538:	d114      	bne.n	800a564 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a53a:	68fb      	ldr	r3, [r7, #12]
 800a53c:	691b      	ldr	r3, [r3, #16]
 800a53e:	2b00      	cmp	r3, #0
 800a540:	d01a      	beq.n	800a578 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a542:	68fb      	ldr	r3, [r7, #12]
 800a544:	3310      	adds	r3, #16
 800a546:	4618      	mov	r0, r3
 800a548:	f001 fa4a 	bl	800b9e0 <xTaskRemoveFromEventList>
 800a54c:	4603      	mov	r3, r0
 800a54e:	2b00      	cmp	r3, #0
 800a550:	d012      	beq.n	800a578 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800a552:	4b0d      	ldr	r3, [pc, #52]	@ (800a588 <xQueueGenericReset+0xd0>)
 800a554:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a558:	601a      	str	r2, [r3, #0]
 800a55a:	f3bf 8f4f 	dsb	sy
 800a55e:	f3bf 8f6f 	isb	sy
 800a562:	e009      	b.n	800a578 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800a564:	68fb      	ldr	r3, [r7, #12]
 800a566:	3310      	adds	r3, #16
 800a568:	4618      	mov	r0, r3
 800a56a:	f7ff fef1 	bl	800a350 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800a56e:	68fb      	ldr	r3, [r7, #12]
 800a570:	3324      	adds	r3, #36	@ 0x24
 800a572:	4618      	mov	r0, r3
 800a574:	f7ff feec 	bl	800a350 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800a578:	f002 f998 	bl	800c8ac <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800a57c:	2301      	movs	r3, #1
}
 800a57e:	4618      	mov	r0, r3
 800a580:	3710      	adds	r7, #16
 800a582:	46bd      	mov	sp, r7
 800a584:	bd80      	pop	{r7, pc}
 800a586:	bf00      	nop
 800a588:	e000ed04 	.word	0xe000ed04

0800a58c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800a58c:	b580      	push	{r7, lr}
 800a58e:	b08e      	sub	sp, #56	@ 0x38
 800a590:	af02      	add	r7, sp, #8
 800a592:	60f8      	str	r0, [r7, #12]
 800a594:	60b9      	str	r1, [r7, #8]
 800a596:	607a      	str	r2, [r7, #4]
 800a598:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800a59a:	68fb      	ldr	r3, [r7, #12]
 800a59c:	2b00      	cmp	r3, #0
 800a59e:	d10b      	bne.n	800a5b8 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800a5a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a5a4:	f383 8811 	msr	BASEPRI, r3
 800a5a8:	f3bf 8f6f 	isb	sy
 800a5ac:	f3bf 8f4f 	dsb	sy
 800a5b0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800a5b2:	bf00      	nop
 800a5b4:	bf00      	nop
 800a5b6:	e7fd      	b.n	800a5b4 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800a5b8:	683b      	ldr	r3, [r7, #0]
 800a5ba:	2b00      	cmp	r3, #0
 800a5bc:	d10b      	bne.n	800a5d6 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800a5be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a5c2:	f383 8811 	msr	BASEPRI, r3
 800a5c6:	f3bf 8f6f 	isb	sy
 800a5ca:	f3bf 8f4f 	dsb	sy
 800a5ce:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800a5d0:	bf00      	nop
 800a5d2:	bf00      	nop
 800a5d4:	e7fd      	b.n	800a5d2 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800a5d6:	687b      	ldr	r3, [r7, #4]
 800a5d8:	2b00      	cmp	r3, #0
 800a5da:	d002      	beq.n	800a5e2 <xQueueGenericCreateStatic+0x56>
 800a5dc:	68bb      	ldr	r3, [r7, #8]
 800a5de:	2b00      	cmp	r3, #0
 800a5e0:	d001      	beq.n	800a5e6 <xQueueGenericCreateStatic+0x5a>
 800a5e2:	2301      	movs	r3, #1
 800a5e4:	e000      	b.n	800a5e8 <xQueueGenericCreateStatic+0x5c>
 800a5e6:	2300      	movs	r3, #0
 800a5e8:	2b00      	cmp	r3, #0
 800a5ea:	d10b      	bne.n	800a604 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800a5ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a5f0:	f383 8811 	msr	BASEPRI, r3
 800a5f4:	f3bf 8f6f 	isb	sy
 800a5f8:	f3bf 8f4f 	dsb	sy
 800a5fc:	623b      	str	r3, [r7, #32]
}
 800a5fe:	bf00      	nop
 800a600:	bf00      	nop
 800a602:	e7fd      	b.n	800a600 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	2b00      	cmp	r3, #0
 800a608:	d102      	bne.n	800a610 <xQueueGenericCreateStatic+0x84>
 800a60a:	68bb      	ldr	r3, [r7, #8]
 800a60c:	2b00      	cmp	r3, #0
 800a60e:	d101      	bne.n	800a614 <xQueueGenericCreateStatic+0x88>
 800a610:	2301      	movs	r3, #1
 800a612:	e000      	b.n	800a616 <xQueueGenericCreateStatic+0x8a>
 800a614:	2300      	movs	r3, #0
 800a616:	2b00      	cmp	r3, #0
 800a618:	d10b      	bne.n	800a632 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800a61a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a61e:	f383 8811 	msr	BASEPRI, r3
 800a622:	f3bf 8f6f 	isb	sy
 800a626:	f3bf 8f4f 	dsb	sy
 800a62a:	61fb      	str	r3, [r7, #28]
}
 800a62c:	bf00      	nop
 800a62e:	bf00      	nop
 800a630:	e7fd      	b.n	800a62e <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800a632:	2350      	movs	r3, #80	@ 0x50
 800a634:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800a636:	697b      	ldr	r3, [r7, #20]
 800a638:	2b50      	cmp	r3, #80	@ 0x50
 800a63a:	d00b      	beq.n	800a654 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800a63c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a640:	f383 8811 	msr	BASEPRI, r3
 800a644:	f3bf 8f6f 	isb	sy
 800a648:	f3bf 8f4f 	dsb	sy
 800a64c:	61bb      	str	r3, [r7, #24]
}
 800a64e:	bf00      	nop
 800a650:	bf00      	nop
 800a652:	e7fd      	b.n	800a650 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800a654:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a656:	683b      	ldr	r3, [r7, #0]
 800a658:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800a65a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a65c:	2b00      	cmp	r3, #0
 800a65e:	d00d      	beq.n	800a67c <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800a660:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a662:	2201      	movs	r2, #1
 800a664:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a668:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800a66c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a66e:	9300      	str	r3, [sp, #0]
 800a670:	4613      	mov	r3, r2
 800a672:	687a      	ldr	r2, [r7, #4]
 800a674:	68b9      	ldr	r1, [r7, #8]
 800a676:	68f8      	ldr	r0, [r7, #12]
 800a678:	f000 f840 	bl	800a6fc <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800a67c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800a67e:	4618      	mov	r0, r3
 800a680:	3730      	adds	r7, #48	@ 0x30
 800a682:	46bd      	mov	sp, r7
 800a684:	bd80      	pop	{r7, pc}

0800a686 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800a686:	b580      	push	{r7, lr}
 800a688:	b08a      	sub	sp, #40	@ 0x28
 800a68a:	af02      	add	r7, sp, #8
 800a68c:	60f8      	str	r0, [r7, #12]
 800a68e:	60b9      	str	r1, [r7, #8]
 800a690:	4613      	mov	r3, r2
 800a692:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800a694:	68fb      	ldr	r3, [r7, #12]
 800a696:	2b00      	cmp	r3, #0
 800a698:	d10b      	bne.n	800a6b2 <xQueueGenericCreate+0x2c>
	__asm volatile
 800a69a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a69e:	f383 8811 	msr	BASEPRI, r3
 800a6a2:	f3bf 8f6f 	isb	sy
 800a6a6:	f3bf 8f4f 	dsb	sy
 800a6aa:	613b      	str	r3, [r7, #16]
}
 800a6ac:	bf00      	nop
 800a6ae:	bf00      	nop
 800a6b0:	e7fd      	b.n	800a6ae <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a6b2:	68fb      	ldr	r3, [r7, #12]
 800a6b4:	68ba      	ldr	r2, [r7, #8]
 800a6b6:	fb02 f303 	mul.w	r3, r2, r3
 800a6ba:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800a6bc:	69fb      	ldr	r3, [r7, #28]
 800a6be:	3350      	adds	r3, #80	@ 0x50
 800a6c0:	4618      	mov	r0, r3
 800a6c2:	f002 f9e3 	bl	800ca8c <pvPortMalloc>
 800a6c6:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800a6c8:	69bb      	ldr	r3, [r7, #24]
 800a6ca:	2b00      	cmp	r3, #0
 800a6cc:	d011      	beq.n	800a6f2 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800a6ce:	69bb      	ldr	r3, [r7, #24]
 800a6d0:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a6d2:	697b      	ldr	r3, [r7, #20]
 800a6d4:	3350      	adds	r3, #80	@ 0x50
 800a6d6:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800a6d8:	69bb      	ldr	r3, [r7, #24]
 800a6da:	2200      	movs	r2, #0
 800a6dc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a6e0:	79fa      	ldrb	r2, [r7, #7]
 800a6e2:	69bb      	ldr	r3, [r7, #24]
 800a6e4:	9300      	str	r3, [sp, #0]
 800a6e6:	4613      	mov	r3, r2
 800a6e8:	697a      	ldr	r2, [r7, #20]
 800a6ea:	68b9      	ldr	r1, [r7, #8]
 800a6ec:	68f8      	ldr	r0, [r7, #12]
 800a6ee:	f000 f805 	bl	800a6fc <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800a6f2:	69bb      	ldr	r3, [r7, #24]
	}
 800a6f4:	4618      	mov	r0, r3
 800a6f6:	3720      	adds	r7, #32
 800a6f8:	46bd      	mov	sp, r7
 800a6fa:	bd80      	pop	{r7, pc}

0800a6fc <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800a6fc:	b580      	push	{r7, lr}
 800a6fe:	b084      	sub	sp, #16
 800a700:	af00      	add	r7, sp, #0
 800a702:	60f8      	str	r0, [r7, #12]
 800a704:	60b9      	str	r1, [r7, #8]
 800a706:	607a      	str	r2, [r7, #4]
 800a708:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800a70a:	68bb      	ldr	r3, [r7, #8]
 800a70c:	2b00      	cmp	r3, #0
 800a70e:	d103      	bne.n	800a718 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800a710:	69bb      	ldr	r3, [r7, #24]
 800a712:	69ba      	ldr	r2, [r7, #24]
 800a714:	601a      	str	r2, [r3, #0]
 800a716:	e002      	b.n	800a71e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800a718:	69bb      	ldr	r3, [r7, #24]
 800a71a:	687a      	ldr	r2, [r7, #4]
 800a71c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800a71e:	69bb      	ldr	r3, [r7, #24]
 800a720:	68fa      	ldr	r2, [r7, #12]
 800a722:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800a724:	69bb      	ldr	r3, [r7, #24]
 800a726:	68ba      	ldr	r2, [r7, #8]
 800a728:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800a72a:	2101      	movs	r1, #1
 800a72c:	69b8      	ldr	r0, [r7, #24]
 800a72e:	f7ff fec3 	bl	800a4b8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800a732:	69bb      	ldr	r3, [r7, #24]
 800a734:	78fa      	ldrb	r2, [r7, #3]
 800a736:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800a73a:	bf00      	nop
 800a73c:	3710      	adds	r7, #16
 800a73e:	46bd      	mov	sp, r7
 800a740:	bd80      	pop	{r7, pc}
	...

0800a744 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800a744:	b580      	push	{r7, lr}
 800a746:	b08e      	sub	sp, #56	@ 0x38
 800a748:	af00      	add	r7, sp, #0
 800a74a:	60f8      	str	r0, [r7, #12]
 800a74c:	60b9      	str	r1, [r7, #8]
 800a74e:	607a      	str	r2, [r7, #4]
 800a750:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800a752:	2300      	movs	r3, #0
 800a754:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a756:	68fb      	ldr	r3, [r7, #12]
 800a758:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800a75a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a75c:	2b00      	cmp	r3, #0
 800a75e:	d10b      	bne.n	800a778 <xQueueGenericSend+0x34>
	__asm volatile
 800a760:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a764:	f383 8811 	msr	BASEPRI, r3
 800a768:	f3bf 8f6f 	isb	sy
 800a76c:	f3bf 8f4f 	dsb	sy
 800a770:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800a772:	bf00      	nop
 800a774:	bf00      	nop
 800a776:	e7fd      	b.n	800a774 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a778:	68bb      	ldr	r3, [r7, #8]
 800a77a:	2b00      	cmp	r3, #0
 800a77c:	d103      	bne.n	800a786 <xQueueGenericSend+0x42>
 800a77e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a780:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a782:	2b00      	cmp	r3, #0
 800a784:	d101      	bne.n	800a78a <xQueueGenericSend+0x46>
 800a786:	2301      	movs	r3, #1
 800a788:	e000      	b.n	800a78c <xQueueGenericSend+0x48>
 800a78a:	2300      	movs	r3, #0
 800a78c:	2b00      	cmp	r3, #0
 800a78e:	d10b      	bne.n	800a7a8 <xQueueGenericSend+0x64>
	__asm volatile
 800a790:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a794:	f383 8811 	msr	BASEPRI, r3
 800a798:	f3bf 8f6f 	isb	sy
 800a79c:	f3bf 8f4f 	dsb	sy
 800a7a0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800a7a2:	bf00      	nop
 800a7a4:	bf00      	nop
 800a7a6:	e7fd      	b.n	800a7a4 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a7a8:	683b      	ldr	r3, [r7, #0]
 800a7aa:	2b02      	cmp	r3, #2
 800a7ac:	d103      	bne.n	800a7b6 <xQueueGenericSend+0x72>
 800a7ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a7b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a7b2:	2b01      	cmp	r3, #1
 800a7b4:	d101      	bne.n	800a7ba <xQueueGenericSend+0x76>
 800a7b6:	2301      	movs	r3, #1
 800a7b8:	e000      	b.n	800a7bc <xQueueGenericSend+0x78>
 800a7ba:	2300      	movs	r3, #0
 800a7bc:	2b00      	cmp	r3, #0
 800a7be:	d10b      	bne.n	800a7d8 <xQueueGenericSend+0x94>
	__asm volatile
 800a7c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a7c4:	f383 8811 	msr	BASEPRI, r3
 800a7c8:	f3bf 8f6f 	isb	sy
 800a7cc:	f3bf 8f4f 	dsb	sy
 800a7d0:	623b      	str	r3, [r7, #32]
}
 800a7d2:	bf00      	nop
 800a7d4:	bf00      	nop
 800a7d6:	e7fd      	b.n	800a7d4 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a7d8:	f001 faca 	bl	800bd70 <xTaskGetSchedulerState>
 800a7dc:	4603      	mov	r3, r0
 800a7de:	2b00      	cmp	r3, #0
 800a7e0:	d102      	bne.n	800a7e8 <xQueueGenericSend+0xa4>
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	2b00      	cmp	r3, #0
 800a7e6:	d101      	bne.n	800a7ec <xQueueGenericSend+0xa8>
 800a7e8:	2301      	movs	r3, #1
 800a7ea:	e000      	b.n	800a7ee <xQueueGenericSend+0xaa>
 800a7ec:	2300      	movs	r3, #0
 800a7ee:	2b00      	cmp	r3, #0
 800a7f0:	d10b      	bne.n	800a80a <xQueueGenericSend+0xc6>
	__asm volatile
 800a7f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a7f6:	f383 8811 	msr	BASEPRI, r3
 800a7fa:	f3bf 8f6f 	isb	sy
 800a7fe:	f3bf 8f4f 	dsb	sy
 800a802:	61fb      	str	r3, [r7, #28]
}
 800a804:	bf00      	nop
 800a806:	bf00      	nop
 800a808:	e7fd      	b.n	800a806 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a80a:	f002 f81d 	bl	800c848 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a80e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a810:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a812:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a814:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a816:	429a      	cmp	r2, r3
 800a818:	d302      	bcc.n	800a820 <xQueueGenericSend+0xdc>
 800a81a:	683b      	ldr	r3, [r7, #0]
 800a81c:	2b02      	cmp	r3, #2
 800a81e:	d129      	bne.n	800a874 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a820:	683a      	ldr	r2, [r7, #0]
 800a822:	68b9      	ldr	r1, [r7, #8]
 800a824:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a826:	f000 fab5 	bl	800ad94 <prvCopyDataToQueue>
 800a82a:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a82c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a82e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a830:	2b00      	cmp	r3, #0
 800a832:	d010      	beq.n	800a856 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a834:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a836:	3324      	adds	r3, #36	@ 0x24
 800a838:	4618      	mov	r0, r3
 800a83a:	f001 f8d1 	bl	800b9e0 <xTaskRemoveFromEventList>
 800a83e:	4603      	mov	r3, r0
 800a840:	2b00      	cmp	r3, #0
 800a842:	d013      	beq.n	800a86c <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800a844:	4b3f      	ldr	r3, [pc, #252]	@ (800a944 <xQueueGenericSend+0x200>)
 800a846:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a84a:	601a      	str	r2, [r3, #0]
 800a84c:	f3bf 8f4f 	dsb	sy
 800a850:	f3bf 8f6f 	isb	sy
 800a854:	e00a      	b.n	800a86c <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800a856:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a858:	2b00      	cmp	r3, #0
 800a85a:	d007      	beq.n	800a86c <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800a85c:	4b39      	ldr	r3, [pc, #228]	@ (800a944 <xQueueGenericSend+0x200>)
 800a85e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a862:	601a      	str	r2, [r3, #0]
 800a864:	f3bf 8f4f 	dsb	sy
 800a868:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800a86c:	f002 f81e 	bl	800c8ac <vPortExitCritical>
				return pdPASS;
 800a870:	2301      	movs	r3, #1
 800a872:	e063      	b.n	800a93c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	2b00      	cmp	r3, #0
 800a878:	d103      	bne.n	800a882 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a87a:	f002 f817 	bl	800c8ac <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800a87e:	2300      	movs	r3, #0
 800a880:	e05c      	b.n	800a93c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a882:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a884:	2b00      	cmp	r3, #0
 800a886:	d106      	bne.n	800a896 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a888:	f107 0314 	add.w	r3, r7, #20
 800a88c:	4618      	mov	r0, r3
 800a88e:	f001 f90b 	bl	800baa8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a892:	2301      	movs	r3, #1
 800a894:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a896:	f002 f809 	bl	800c8ac <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a89a:	f000 fe4f 	bl	800b53c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a89e:	f001 ffd3 	bl	800c848 <vPortEnterCritical>
 800a8a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8a4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a8a8:	b25b      	sxtb	r3, r3
 800a8aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a8ae:	d103      	bne.n	800a8b8 <xQueueGenericSend+0x174>
 800a8b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8b2:	2200      	movs	r2, #0
 800a8b4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a8b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8ba:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a8be:	b25b      	sxtb	r3, r3
 800a8c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a8c4:	d103      	bne.n	800a8ce <xQueueGenericSend+0x18a>
 800a8c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8c8:	2200      	movs	r2, #0
 800a8ca:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a8ce:	f001 ffed 	bl	800c8ac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a8d2:	1d3a      	adds	r2, r7, #4
 800a8d4:	f107 0314 	add.w	r3, r7, #20
 800a8d8:	4611      	mov	r1, r2
 800a8da:	4618      	mov	r0, r3
 800a8dc:	f001 f8fa 	bl	800bad4 <xTaskCheckForTimeOut>
 800a8e0:	4603      	mov	r3, r0
 800a8e2:	2b00      	cmp	r3, #0
 800a8e4:	d124      	bne.n	800a930 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800a8e6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a8e8:	f000 fb4c 	bl	800af84 <prvIsQueueFull>
 800a8ec:	4603      	mov	r3, r0
 800a8ee:	2b00      	cmp	r3, #0
 800a8f0:	d018      	beq.n	800a924 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800a8f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8f4:	3310      	adds	r3, #16
 800a8f6:	687a      	ldr	r2, [r7, #4]
 800a8f8:	4611      	mov	r1, r2
 800a8fa:	4618      	mov	r0, r3
 800a8fc:	f001 f81e 	bl	800b93c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800a900:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a902:	f000 fad7 	bl	800aeb4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800a906:	f000 fe27 	bl	800b558 <xTaskResumeAll>
 800a90a:	4603      	mov	r3, r0
 800a90c:	2b00      	cmp	r3, #0
 800a90e:	f47f af7c 	bne.w	800a80a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800a912:	4b0c      	ldr	r3, [pc, #48]	@ (800a944 <xQueueGenericSend+0x200>)
 800a914:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a918:	601a      	str	r2, [r3, #0]
 800a91a:	f3bf 8f4f 	dsb	sy
 800a91e:	f3bf 8f6f 	isb	sy
 800a922:	e772      	b.n	800a80a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800a924:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a926:	f000 fac5 	bl	800aeb4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a92a:	f000 fe15 	bl	800b558 <xTaskResumeAll>
 800a92e:	e76c      	b.n	800a80a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800a930:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a932:	f000 fabf 	bl	800aeb4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a936:	f000 fe0f 	bl	800b558 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800a93a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800a93c:	4618      	mov	r0, r3
 800a93e:	3738      	adds	r7, #56	@ 0x38
 800a940:	46bd      	mov	sp, r7
 800a942:	bd80      	pop	{r7, pc}
 800a944:	e000ed04 	.word	0xe000ed04

0800a948 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800a948:	b580      	push	{r7, lr}
 800a94a:	b090      	sub	sp, #64	@ 0x40
 800a94c:	af00      	add	r7, sp, #0
 800a94e:	60f8      	str	r0, [r7, #12]
 800a950:	60b9      	str	r1, [r7, #8]
 800a952:	607a      	str	r2, [r7, #4]
 800a954:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800a956:	68fb      	ldr	r3, [r7, #12]
 800a958:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800a95a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a95c:	2b00      	cmp	r3, #0
 800a95e:	d10b      	bne.n	800a978 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800a960:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a964:	f383 8811 	msr	BASEPRI, r3
 800a968:	f3bf 8f6f 	isb	sy
 800a96c:	f3bf 8f4f 	dsb	sy
 800a970:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800a972:	bf00      	nop
 800a974:	bf00      	nop
 800a976:	e7fd      	b.n	800a974 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a978:	68bb      	ldr	r3, [r7, #8]
 800a97a:	2b00      	cmp	r3, #0
 800a97c:	d103      	bne.n	800a986 <xQueueGenericSendFromISR+0x3e>
 800a97e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a980:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a982:	2b00      	cmp	r3, #0
 800a984:	d101      	bne.n	800a98a <xQueueGenericSendFromISR+0x42>
 800a986:	2301      	movs	r3, #1
 800a988:	e000      	b.n	800a98c <xQueueGenericSendFromISR+0x44>
 800a98a:	2300      	movs	r3, #0
 800a98c:	2b00      	cmp	r3, #0
 800a98e:	d10b      	bne.n	800a9a8 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800a990:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a994:	f383 8811 	msr	BASEPRI, r3
 800a998:	f3bf 8f6f 	isb	sy
 800a99c:	f3bf 8f4f 	dsb	sy
 800a9a0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800a9a2:	bf00      	nop
 800a9a4:	bf00      	nop
 800a9a6:	e7fd      	b.n	800a9a4 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a9a8:	683b      	ldr	r3, [r7, #0]
 800a9aa:	2b02      	cmp	r3, #2
 800a9ac:	d103      	bne.n	800a9b6 <xQueueGenericSendFromISR+0x6e>
 800a9ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a9b2:	2b01      	cmp	r3, #1
 800a9b4:	d101      	bne.n	800a9ba <xQueueGenericSendFromISR+0x72>
 800a9b6:	2301      	movs	r3, #1
 800a9b8:	e000      	b.n	800a9bc <xQueueGenericSendFromISR+0x74>
 800a9ba:	2300      	movs	r3, #0
 800a9bc:	2b00      	cmp	r3, #0
 800a9be:	d10b      	bne.n	800a9d8 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800a9c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a9c4:	f383 8811 	msr	BASEPRI, r3
 800a9c8:	f3bf 8f6f 	isb	sy
 800a9cc:	f3bf 8f4f 	dsb	sy
 800a9d0:	623b      	str	r3, [r7, #32]
}
 800a9d2:	bf00      	nop
 800a9d4:	bf00      	nop
 800a9d6:	e7fd      	b.n	800a9d4 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a9d8:	f002 f816 	bl	800ca08 <vPortValidateInterruptPriority>
	__asm volatile
 800a9dc:	f3ef 8211 	mrs	r2, BASEPRI
 800a9e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a9e4:	f383 8811 	msr	BASEPRI, r3
 800a9e8:	f3bf 8f6f 	isb	sy
 800a9ec:	f3bf 8f4f 	dsb	sy
 800a9f0:	61fa      	str	r2, [r7, #28]
 800a9f2:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 800a9f4:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a9f6:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a9f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9fa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a9fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800aa00:	429a      	cmp	r2, r3
 800aa02:	d302      	bcc.n	800aa0a <xQueueGenericSendFromISR+0xc2>
 800aa04:	683b      	ldr	r3, [r7, #0]
 800aa06:	2b02      	cmp	r3, #2
 800aa08:	d12f      	bne.n	800aa6a <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800aa0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa0c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800aa10:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800aa14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aa18:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800aa1a:	683a      	ldr	r2, [r7, #0]
 800aa1c:	68b9      	ldr	r1, [r7, #8]
 800aa1e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800aa20:	f000 f9b8 	bl	800ad94 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800aa24:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800aa28:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aa2c:	d112      	bne.n	800aa54 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800aa2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aa32:	2b00      	cmp	r3, #0
 800aa34:	d016      	beq.n	800aa64 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800aa36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa38:	3324      	adds	r3, #36	@ 0x24
 800aa3a:	4618      	mov	r0, r3
 800aa3c:	f000 ffd0 	bl	800b9e0 <xTaskRemoveFromEventList>
 800aa40:	4603      	mov	r3, r0
 800aa42:	2b00      	cmp	r3, #0
 800aa44:	d00e      	beq.n	800aa64 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800aa46:	687b      	ldr	r3, [r7, #4]
 800aa48:	2b00      	cmp	r3, #0
 800aa4a:	d00b      	beq.n	800aa64 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	2201      	movs	r2, #1
 800aa50:	601a      	str	r2, [r3, #0]
 800aa52:	e007      	b.n	800aa64 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800aa54:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800aa58:	3301      	adds	r3, #1
 800aa5a:	b2db      	uxtb	r3, r3
 800aa5c:	b25a      	sxtb	r2, r3
 800aa5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa60:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800aa64:	2301      	movs	r3, #1
 800aa66:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800aa68:	e001      	b.n	800aa6e <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800aa6a:	2300      	movs	r3, #0
 800aa6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800aa6e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aa70:	617b      	str	r3, [r7, #20]
	__asm volatile
 800aa72:	697b      	ldr	r3, [r7, #20]
 800aa74:	f383 8811 	msr	BASEPRI, r3
}
 800aa78:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800aa7a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800aa7c:	4618      	mov	r0, r3
 800aa7e:	3740      	adds	r7, #64	@ 0x40
 800aa80:	46bd      	mov	sp, r7
 800aa82:	bd80      	pop	{r7, pc}

0800aa84 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800aa84:	b580      	push	{r7, lr}
 800aa86:	b08c      	sub	sp, #48	@ 0x30
 800aa88:	af00      	add	r7, sp, #0
 800aa8a:	60f8      	str	r0, [r7, #12]
 800aa8c:	60b9      	str	r1, [r7, #8]
 800aa8e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800aa90:	2300      	movs	r3, #0
 800aa92:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800aa94:	68fb      	ldr	r3, [r7, #12]
 800aa96:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800aa98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aa9a:	2b00      	cmp	r3, #0
 800aa9c:	d10b      	bne.n	800aab6 <xQueueReceive+0x32>
	__asm volatile
 800aa9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aaa2:	f383 8811 	msr	BASEPRI, r3
 800aaa6:	f3bf 8f6f 	isb	sy
 800aaaa:	f3bf 8f4f 	dsb	sy
 800aaae:	623b      	str	r3, [r7, #32]
}
 800aab0:	bf00      	nop
 800aab2:	bf00      	nop
 800aab4:	e7fd      	b.n	800aab2 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800aab6:	68bb      	ldr	r3, [r7, #8]
 800aab8:	2b00      	cmp	r3, #0
 800aaba:	d103      	bne.n	800aac4 <xQueueReceive+0x40>
 800aabc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aabe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aac0:	2b00      	cmp	r3, #0
 800aac2:	d101      	bne.n	800aac8 <xQueueReceive+0x44>
 800aac4:	2301      	movs	r3, #1
 800aac6:	e000      	b.n	800aaca <xQueueReceive+0x46>
 800aac8:	2300      	movs	r3, #0
 800aaca:	2b00      	cmp	r3, #0
 800aacc:	d10b      	bne.n	800aae6 <xQueueReceive+0x62>
	__asm volatile
 800aace:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aad2:	f383 8811 	msr	BASEPRI, r3
 800aad6:	f3bf 8f6f 	isb	sy
 800aada:	f3bf 8f4f 	dsb	sy
 800aade:	61fb      	str	r3, [r7, #28]
}
 800aae0:	bf00      	nop
 800aae2:	bf00      	nop
 800aae4:	e7fd      	b.n	800aae2 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800aae6:	f001 f943 	bl	800bd70 <xTaskGetSchedulerState>
 800aaea:	4603      	mov	r3, r0
 800aaec:	2b00      	cmp	r3, #0
 800aaee:	d102      	bne.n	800aaf6 <xQueueReceive+0x72>
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	2b00      	cmp	r3, #0
 800aaf4:	d101      	bne.n	800aafa <xQueueReceive+0x76>
 800aaf6:	2301      	movs	r3, #1
 800aaf8:	e000      	b.n	800aafc <xQueueReceive+0x78>
 800aafa:	2300      	movs	r3, #0
 800aafc:	2b00      	cmp	r3, #0
 800aafe:	d10b      	bne.n	800ab18 <xQueueReceive+0x94>
	__asm volatile
 800ab00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab04:	f383 8811 	msr	BASEPRI, r3
 800ab08:	f3bf 8f6f 	isb	sy
 800ab0c:	f3bf 8f4f 	dsb	sy
 800ab10:	61bb      	str	r3, [r7, #24]
}
 800ab12:	bf00      	nop
 800ab14:	bf00      	nop
 800ab16:	e7fd      	b.n	800ab14 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800ab18:	f001 fe96 	bl	800c848 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ab1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ab20:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800ab22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab24:	2b00      	cmp	r3, #0
 800ab26:	d01f      	beq.n	800ab68 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800ab28:	68b9      	ldr	r1, [r7, #8]
 800ab2a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ab2c:	f000 f99c 	bl	800ae68 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800ab30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab32:	1e5a      	subs	r2, r3, #1
 800ab34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab36:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ab38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab3a:	691b      	ldr	r3, [r3, #16]
 800ab3c:	2b00      	cmp	r3, #0
 800ab3e:	d00f      	beq.n	800ab60 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ab40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab42:	3310      	adds	r3, #16
 800ab44:	4618      	mov	r0, r3
 800ab46:	f000 ff4b 	bl	800b9e0 <xTaskRemoveFromEventList>
 800ab4a:	4603      	mov	r3, r0
 800ab4c:	2b00      	cmp	r3, #0
 800ab4e:	d007      	beq.n	800ab60 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800ab50:	4b3c      	ldr	r3, [pc, #240]	@ (800ac44 <xQueueReceive+0x1c0>)
 800ab52:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ab56:	601a      	str	r2, [r3, #0]
 800ab58:	f3bf 8f4f 	dsb	sy
 800ab5c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800ab60:	f001 fea4 	bl	800c8ac <vPortExitCritical>
				return pdPASS;
 800ab64:	2301      	movs	r3, #1
 800ab66:	e069      	b.n	800ac3c <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800ab68:	687b      	ldr	r3, [r7, #4]
 800ab6a:	2b00      	cmp	r3, #0
 800ab6c:	d103      	bne.n	800ab76 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800ab6e:	f001 fe9d 	bl	800c8ac <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800ab72:	2300      	movs	r3, #0
 800ab74:	e062      	b.n	800ac3c <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800ab76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab78:	2b00      	cmp	r3, #0
 800ab7a:	d106      	bne.n	800ab8a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800ab7c:	f107 0310 	add.w	r3, r7, #16
 800ab80:	4618      	mov	r0, r3
 800ab82:	f000 ff91 	bl	800baa8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800ab86:	2301      	movs	r3, #1
 800ab88:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800ab8a:	f001 fe8f 	bl	800c8ac <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800ab8e:	f000 fcd5 	bl	800b53c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800ab92:	f001 fe59 	bl	800c848 <vPortEnterCritical>
 800ab96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab98:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800ab9c:	b25b      	sxtb	r3, r3
 800ab9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aba2:	d103      	bne.n	800abac <xQueueReceive+0x128>
 800aba4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aba6:	2200      	movs	r2, #0
 800aba8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800abac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800abae:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800abb2:	b25b      	sxtb	r3, r3
 800abb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800abb8:	d103      	bne.n	800abc2 <xQueueReceive+0x13e>
 800abba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800abbc:	2200      	movs	r2, #0
 800abbe:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800abc2:	f001 fe73 	bl	800c8ac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800abc6:	1d3a      	adds	r2, r7, #4
 800abc8:	f107 0310 	add.w	r3, r7, #16
 800abcc:	4611      	mov	r1, r2
 800abce:	4618      	mov	r0, r3
 800abd0:	f000 ff80 	bl	800bad4 <xTaskCheckForTimeOut>
 800abd4:	4603      	mov	r3, r0
 800abd6:	2b00      	cmp	r3, #0
 800abd8:	d123      	bne.n	800ac22 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800abda:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800abdc:	f000 f9bc 	bl	800af58 <prvIsQueueEmpty>
 800abe0:	4603      	mov	r3, r0
 800abe2:	2b00      	cmp	r3, #0
 800abe4:	d017      	beq.n	800ac16 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800abe6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800abe8:	3324      	adds	r3, #36	@ 0x24
 800abea:	687a      	ldr	r2, [r7, #4]
 800abec:	4611      	mov	r1, r2
 800abee:	4618      	mov	r0, r3
 800abf0:	f000 fea4 	bl	800b93c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800abf4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800abf6:	f000 f95d 	bl	800aeb4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800abfa:	f000 fcad 	bl	800b558 <xTaskResumeAll>
 800abfe:	4603      	mov	r3, r0
 800ac00:	2b00      	cmp	r3, #0
 800ac02:	d189      	bne.n	800ab18 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800ac04:	4b0f      	ldr	r3, [pc, #60]	@ (800ac44 <xQueueReceive+0x1c0>)
 800ac06:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ac0a:	601a      	str	r2, [r3, #0]
 800ac0c:	f3bf 8f4f 	dsb	sy
 800ac10:	f3bf 8f6f 	isb	sy
 800ac14:	e780      	b.n	800ab18 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800ac16:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ac18:	f000 f94c 	bl	800aeb4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800ac1c:	f000 fc9c 	bl	800b558 <xTaskResumeAll>
 800ac20:	e77a      	b.n	800ab18 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800ac22:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ac24:	f000 f946 	bl	800aeb4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800ac28:	f000 fc96 	bl	800b558 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800ac2c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ac2e:	f000 f993 	bl	800af58 <prvIsQueueEmpty>
 800ac32:	4603      	mov	r3, r0
 800ac34:	2b00      	cmp	r3, #0
 800ac36:	f43f af6f 	beq.w	800ab18 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800ac3a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800ac3c:	4618      	mov	r0, r3
 800ac3e:	3730      	adds	r7, #48	@ 0x30
 800ac40:	46bd      	mov	sp, r7
 800ac42:	bd80      	pop	{r7, pc}
 800ac44:	e000ed04 	.word	0xe000ed04

0800ac48 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800ac48:	b580      	push	{r7, lr}
 800ac4a:	b08e      	sub	sp, #56	@ 0x38
 800ac4c:	af00      	add	r7, sp, #0
 800ac4e:	60f8      	str	r0, [r7, #12]
 800ac50:	60b9      	str	r1, [r7, #8]
 800ac52:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800ac54:	68fb      	ldr	r3, [r7, #12]
 800ac56:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800ac58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac5a:	2b00      	cmp	r3, #0
 800ac5c:	d10b      	bne.n	800ac76 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 800ac5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac62:	f383 8811 	msr	BASEPRI, r3
 800ac66:	f3bf 8f6f 	isb	sy
 800ac6a:	f3bf 8f4f 	dsb	sy
 800ac6e:	623b      	str	r3, [r7, #32]
}
 800ac70:	bf00      	nop
 800ac72:	bf00      	nop
 800ac74:	e7fd      	b.n	800ac72 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ac76:	68bb      	ldr	r3, [r7, #8]
 800ac78:	2b00      	cmp	r3, #0
 800ac7a:	d103      	bne.n	800ac84 <xQueueReceiveFromISR+0x3c>
 800ac7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ac80:	2b00      	cmp	r3, #0
 800ac82:	d101      	bne.n	800ac88 <xQueueReceiveFromISR+0x40>
 800ac84:	2301      	movs	r3, #1
 800ac86:	e000      	b.n	800ac8a <xQueueReceiveFromISR+0x42>
 800ac88:	2300      	movs	r3, #0
 800ac8a:	2b00      	cmp	r3, #0
 800ac8c:	d10b      	bne.n	800aca6 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 800ac8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac92:	f383 8811 	msr	BASEPRI, r3
 800ac96:	f3bf 8f6f 	isb	sy
 800ac9a:	f3bf 8f4f 	dsb	sy
 800ac9e:	61fb      	str	r3, [r7, #28]
}
 800aca0:	bf00      	nop
 800aca2:	bf00      	nop
 800aca4:	e7fd      	b.n	800aca2 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800aca6:	f001 feaf 	bl	800ca08 <vPortValidateInterruptPriority>
	__asm volatile
 800acaa:	f3ef 8211 	mrs	r2, BASEPRI
 800acae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800acb2:	f383 8811 	msr	BASEPRI, r3
 800acb6:	f3bf 8f6f 	isb	sy
 800acba:	f3bf 8f4f 	dsb	sy
 800acbe:	61ba      	str	r2, [r7, #24]
 800acc0:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800acc2:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800acc4:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800acc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800acc8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800acca:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800accc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800acce:	2b00      	cmp	r3, #0
 800acd0:	d02f      	beq.n	800ad32 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800acd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800acd4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800acd8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800acdc:	68b9      	ldr	r1, [r7, #8]
 800acde:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800ace0:	f000 f8c2 	bl	800ae68 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800ace4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ace6:	1e5a      	subs	r2, r3, #1
 800ace8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800acea:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800acec:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800acf0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800acf4:	d112      	bne.n	800ad1c <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800acf6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800acf8:	691b      	ldr	r3, [r3, #16]
 800acfa:	2b00      	cmp	r3, #0
 800acfc:	d016      	beq.n	800ad2c <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800acfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ad00:	3310      	adds	r3, #16
 800ad02:	4618      	mov	r0, r3
 800ad04:	f000 fe6c 	bl	800b9e0 <xTaskRemoveFromEventList>
 800ad08:	4603      	mov	r3, r0
 800ad0a:	2b00      	cmp	r3, #0
 800ad0c:	d00e      	beq.n	800ad2c <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800ad0e:	687b      	ldr	r3, [r7, #4]
 800ad10:	2b00      	cmp	r3, #0
 800ad12:	d00b      	beq.n	800ad2c <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	2201      	movs	r2, #1
 800ad18:	601a      	str	r2, [r3, #0]
 800ad1a:	e007      	b.n	800ad2c <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800ad1c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ad20:	3301      	adds	r3, #1
 800ad22:	b2db      	uxtb	r3, r3
 800ad24:	b25a      	sxtb	r2, r3
 800ad26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ad28:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 800ad2c:	2301      	movs	r3, #1
 800ad2e:	637b      	str	r3, [r7, #52]	@ 0x34
 800ad30:	e001      	b.n	800ad36 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 800ad32:	2300      	movs	r3, #0
 800ad34:	637b      	str	r3, [r7, #52]	@ 0x34
 800ad36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ad38:	613b      	str	r3, [r7, #16]
	__asm volatile
 800ad3a:	693b      	ldr	r3, [r7, #16]
 800ad3c:	f383 8811 	msr	BASEPRI, r3
}
 800ad40:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800ad42:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800ad44:	4618      	mov	r0, r3
 800ad46:	3738      	adds	r7, #56	@ 0x38
 800ad48:	46bd      	mov	sp, r7
 800ad4a:	bd80      	pop	{r7, pc}

0800ad4c <uxQueueSpacesAvailable>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueSpacesAvailable( const QueueHandle_t xQueue )
{
 800ad4c:	b580      	push	{r7, lr}
 800ad4e:	b086      	sub	sp, #24
 800ad50:	af00      	add	r7, sp, #0
 800ad52:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 800ad54:	687b      	ldr	r3, [r7, #4]
 800ad56:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 800ad58:	697b      	ldr	r3, [r7, #20]
 800ad5a:	2b00      	cmp	r3, #0
 800ad5c:	d10b      	bne.n	800ad76 <uxQueueSpacesAvailable+0x2a>
	__asm volatile
 800ad5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad62:	f383 8811 	msr	BASEPRI, r3
 800ad66:	f3bf 8f6f 	isb	sy
 800ad6a:	f3bf 8f4f 	dsb	sy
 800ad6e:	60fb      	str	r3, [r7, #12]
}
 800ad70:	bf00      	nop
 800ad72:	bf00      	nop
 800ad74:	e7fd      	b.n	800ad72 <uxQueueSpacesAvailable+0x26>

	taskENTER_CRITICAL();
 800ad76:	f001 fd67 	bl	800c848 <vPortEnterCritical>
	{
		uxReturn = pxQueue->uxLength - pxQueue->uxMessagesWaiting;
 800ad7a:	697b      	ldr	r3, [r7, #20]
 800ad7c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800ad7e:	697b      	ldr	r3, [r7, #20]
 800ad80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ad82:	1ad3      	subs	r3, r2, r3
 800ad84:	613b      	str	r3, [r7, #16]
	}
	taskEXIT_CRITICAL();
 800ad86:	f001 fd91 	bl	800c8ac <vPortExitCritical>

	return uxReturn;
 800ad8a:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 800ad8c:	4618      	mov	r0, r3
 800ad8e:	3718      	adds	r7, #24
 800ad90:	46bd      	mov	sp, r7
 800ad92:	bd80      	pop	{r7, pc}

0800ad94 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800ad94:	b580      	push	{r7, lr}
 800ad96:	b086      	sub	sp, #24
 800ad98:	af00      	add	r7, sp, #0
 800ad9a:	60f8      	str	r0, [r7, #12]
 800ad9c:	60b9      	str	r1, [r7, #8]
 800ad9e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800ada0:	2300      	movs	r3, #0
 800ada2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ada4:	68fb      	ldr	r3, [r7, #12]
 800ada6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ada8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800adaa:	68fb      	ldr	r3, [r7, #12]
 800adac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800adae:	2b00      	cmp	r3, #0
 800adb0:	d10d      	bne.n	800adce <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800adb2:	68fb      	ldr	r3, [r7, #12]
 800adb4:	681b      	ldr	r3, [r3, #0]
 800adb6:	2b00      	cmp	r3, #0
 800adb8:	d14d      	bne.n	800ae56 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800adba:	68fb      	ldr	r3, [r7, #12]
 800adbc:	689b      	ldr	r3, [r3, #8]
 800adbe:	4618      	mov	r0, r3
 800adc0:	f000 fff4 	bl	800bdac <xTaskPriorityDisinherit>
 800adc4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800adc6:	68fb      	ldr	r3, [r7, #12]
 800adc8:	2200      	movs	r2, #0
 800adca:	609a      	str	r2, [r3, #8]
 800adcc:	e043      	b.n	800ae56 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800adce:	687b      	ldr	r3, [r7, #4]
 800add0:	2b00      	cmp	r3, #0
 800add2:	d119      	bne.n	800ae08 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800add4:	68fb      	ldr	r3, [r7, #12]
 800add6:	6858      	ldr	r0, [r3, #4]
 800add8:	68fb      	ldr	r3, [r7, #12]
 800adda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800addc:	461a      	mov	r2, r3
 800adde:	68b9      	ldr	r1, [r7, #8]
 800ade0:	f002 fa5a 	bl	800d298 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800ade4:	68fb      	ldr	r3, [r7, #12]
 800ade6:	685a      	ldr	r2, [r3, #4]
 800ade8:	68fb      	ldr	r3, [r7, #12]
 800adea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800adec:	441a      	add	r2, r3
 800adee:	68fb      	ldr	r3, [r7, #12]
 800adf0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800adf2:	68fb      	ldr	r3, [r7, #12]
 800adf4:	685a      	ldr	r2, [r3, #4]
 800adf6:	68fb      	ldr	r3, [r7, #12]
 800adf8:	689b      	ldr	r3, [r3, #8]
 800adfa:	429a      	cmp	r2, r3
 800adfc:	d32b      	bcc.n	800ae56 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800adfe:	68fb      	ldr	r3, [r7, #12]
 800ae00:	681a      	ldr	r2, [r3, #0]
 800ae02:	68fb      	ldr	r3, [r7, #12]
 800ae04:	605a      	str	r2, [r3, #4]
 800ae06:	e026      	b.n	800ae56 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800ae08:	68fb      	ldr	r3, [r7, #12]
 800ae0a:	68d8      	ldr	r0, [r3, #12]
 800ae0c:	68fb      	ldr	r3, [r7, #12]
 800ae0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ae10:	461a      	mov	r2, r3
 800ae12:	68b9      	ldr	r1, [r7, #8]
 800ae14:	f002 fa40 	bl	800d298 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800ae18:	68fb      	ldr	r3, [r7, #12]
 800ae1a:	68da      	ldr	r2, [r3, #12]
 800ae1c:	68fb      	ldr	r3, [r7, #12]
 800ae1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ae20:	425b      	negs	r3, r3
 800ae22:	441a      	add	r2, r3
 800ae24:	68fb      	ldr	r3, [r7, #12]
 800ae26:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800ae28:	68fb      	ldr	r3, [r7, #12]
 800ae2a:	68da      	ldr	r2, [r3, #12]
 800ae2c:	68fb      	ldr	r3, [r7, #12]
 800ae2e:	681b      	ldr	r3, [r3, #0]
 800ae30:	429a      	cmp	r2, r3
 800ae32:	d207      	bcs.n	800ae44 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800ae34:	68fb      	ldr	r3, [r7, #12]
 800ae36:	689a      	ldr	r2, [r3, #8]
 800ae38:	68fb      	ldr	r3, [r7, #12]
 800ae3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ae3c:	425b      	negs	r3, r3
 800ae3e:	441a      	add	r2, r3
 800ae40:	68fb      	ldr	r3, [r7, #12]
 800ae42:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800ae44:	687b      	ldr	r3, [r7, #4]
 800ae46:	2b02      	cmp	r3, #2
 800ae48:	d105      	bne.n	800ae56 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800ae4a:	693b      	ldr	r3, [r7, #16]
 800ae4c:	2b00      	cmp	r3, #0
 800ae4e:	d002      	beq.n	800ae56 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800ae50:	693b      	ldr	r3, [r7, #16]
 800ae52:	3b01      	subs	r3, #1
 800ae54:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800ae56:	693b      	ldr	r3, [r7, #16]
 800ae58:	1c5a      	adds	r2, r3, #1
 800ae5a:	68fb      	ldr	r3, [r7, #12]
 800ae5c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800ae5e:	697b      	ldr	r3, [r7, #20]
}
 800ae60:	4618      	mov	r0, r3
 800ae62:	3718      	adds	r7, #24
 800ae64:	46bd      	mov	sp, r7
 800ae66:	bd80      	pop	{r7, pc}

0800ae68 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800ae68:	b580      	push	{r7, lr}
 800ae6a:	b082      	sub	sp, #8
 800ae6c:	af00      	add	r7, sp, #0
 800ae6e:	6078      	str	r0, [r7, #4]
 800ae70:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800ae72:	687b      	ldr	r3, [r7, #4]
 800ae74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ae76:	2b00      	cmp	r3, #0
 800ae78:	d018      	beq.n	800aeac <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800ae7a:	687b      	ldr	r3, [r7, #4]
 800ae7c:	68da      	ldr	r2, [r3, #12]
 800ae7e:	687b      	ldr	r3, [r7, #4]
 800ae80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ae82:	441a      	add	r2, r3
 800ae84:	687b      	ldr	r3, [r7, #4]
 800ae86:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800ae88:	687b      	ldr	r3, [r7, #4]
 800ae8a:	68da      	ldr	r2, [r3, #12]
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	689b      	ldr	r3, [r3, #8]
 800ae90:	429a      	cmp	r2, r3
 800ae92:	d303      	bcc.n	800ae9c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800ae94:	687b      	ldr	r3, [r7, #4]
 800ae96:	681a      	ldr	r2, [r3, #0]
 800ae98:	687b      	ldr	r3, [r7, #4]
 800ae9a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800ae9c:	687b      	ldr	r3, [r7, #4]
 800ae9e:	68d9      	ldr	r1, [r3, #12]
 800aea0:	687b      	ldr	r3, [r7, #4]
 800aea2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aea4:	461a      	mov	r2, r3
 800aea6:	6838      	ldr	r0, [r7, #0]
 800aea8:	f002 f9f6 	bl	800d298 <memcpy>
	}
}
 800aeac:	bf00      	nop
 800aeae:	3708      	adds	r7, #8
 800aeb0:	46bd      	mov	sp, r7
 800aeb2:	bd80      	pop	{r7, pc}

0800aeb4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800aeb4:	b580      	push	{r7, lr}
 800aeb6:	b084      	sub	sp, #16
 800aeb8:	af00      	add	r7, sp, #0
 800aeba:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800aebc:	f001 fcc4 	bl	800c848 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800aec6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800aec8:	e011      	b.n	800aeee <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800aeca:	687b      	ldr	r3, [r7, #4]
 800aecc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aece:	2b00      	cmp	r3, #0
 800aed0:	d012      	beq.n	800aef8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800aed2:	687b      	ldr	r3, [r7, #4]
 800aed4:	3324      	adds	r3, #36	@ 0x24
 800aed6:	4618      	mov	r0, r3
 800aed8:	f000 fd82 	bl	800b9e0 <xTaskRemoveFromEventList>
 800aedc:	4603      	mov	r3, r0
 800aede:	2b00      	cmp	r3, #0
 800aee0:	d001      	beq.n	800aee6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800aee2:	f000 fe5b 	bl	800bb9c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800aee6:	7bfb      	ldrb	r3, [r7, #15]
 800aee8:	3b01      	subs	r3, #1
 800aeea:	b2db      	uxtb	r3, r3
 800aeec:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800aeee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800aef2:	2b00      	cmp	r3, #0
 800aef4:	dce9      	bgt.n	800aeca <prvUnlockQueue+0x16>
 800aef6:	e000      	b.n	800aefa <prvUnlockQueue+0x46>
					break;
 800aef8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800aefa:	687b      	ldr	r3, [r7, #4]
 800aefc:	22ff      	movs	r2, #255	@ 0xff
 800aefe:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800af02:	f001 fcd3 	bl	800c8ac <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800af06:	f001 fc9f 	bl	800c848 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800af0a:	687b      	ldr	r3, [r7, #4]
 800af0c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800af10:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800af12:	e011      	b.n	800af38 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800af14:	687b      	ldr	r3, [r7, #4]
 800af16:	691b      	ldr	r3, [r3, #16]
 800af18:	2b00      	cmp	r3, #0
 800af1a:	d012      	beq.n	800af42 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800af1c:	687b      	ldr	r3, [r7, #4]
 800af1e:	3310      	adds	r3, #16
 800af20:	4618      	mov	r0, r3
 800af22:	f000 fd5d 	bl	800b9e0 <xTaskRemoveFromEventList>
 800af26:	4603      	mov	r3, r0
 800af28:	2b00      	cmp	r3, #0
 800af2a:	d001      	beq.n	800af30 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800af2c:	f000 fe36 	bl	800bb9c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800af30:	7bbb      	ldrb	r3, [r7, #14]
 800af32:	3b01      	subs	r3, #1
 800af34:	b2db      	uxtb	r3, r3
 800af36:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800af38:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800af3c:	2b00      	cmp	r3, #0
 800af3e:	dce9      	bgt.n	800af14 <prvUnlockQueue+0x60>
 800af40:	e000      	b.n	800af44 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800af42:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800af44:	687b      	ldr	r3, [r7, #4]
 800af46:	22ff      	movs	r2, #255	@ 0xff
 800af48:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800af4c:	f001 fcae 	bl	800c8ac <vPortExitCritical>
}
 800af50:	bf00      	nop
 800af52:	3710      	adds	r7, #16
 800af54:	46bd      	mov	sp, r7
 800af56:	bd80      	pop	{r7, pc}

0800af58 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800af58:	b580      	push	{r7, lr}
 800af5a:	b084      	sub	sp, #16
 800af5c:	af00      	add	r7, sp, #0
 800af5e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800af60:	f001 fc72 	bl	800c848 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800af68:	2b00      	cmp	r3, #0
 800af6a:	d102      	bne.n	800af72 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800af6c:	2301      	movs	r3, #1
 800af6e:	60fb      	str	r3, [r7, #12]
 800af70:	e001      	b.n	800af76 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800af72:	2300      	movs	r3, #0
 800af74:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800af76:	f001 fc99 	bl	800c8ac <vPortExitCritical>

	return xReturn;
 800af7a:	68fb      	ldr	r3, [r7, #12]
}
 800af7c:	4618      	mov	r0, r3
 800af7e:	3710      	adds	r7, #16
 800af80:	46bd      	mov	sp, r7
 800af82:	bd80      	pop	{r7, pc}

0800af84 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800af84:	b580      	push	{r7, lr}
 800af86:	b084      	sub	sp, #16
 800af88:	af00      	add	r7, sp, #0
 800af8a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800af8c:	f001 fc5c 	bl	800c848 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800af90:	687b      	ldr	r3, [r7, #4]
 800af92:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800af98:	429a      	cmp	r2, r3
 800af9a:	d102      	bne.n	800afa2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800af9c:	2301      	movs	r3, #1
 800af9e:	60fb      	str	r3, [r7, #12]
 800afa0:	e001      	b.n	800afa6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800afa2:	2300      	movs	r3, #0
 800afa4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800afa6:	f001 fc81 	bl	800c8ac <vPortExitCritical>

	return xReturn;
 800afaa:	68fb      	ldr	r3, [r7, #12]
}
 800afac:	4618      	mov	r0, r3
 800afae:	3710      	adds	r7, #16
 800afb0:	46bd      	mov	sp, r7
 800afb2:	bd80      	pop	{r7, pc}

0800afb4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800afb4:	b480      	push	{r7}
 800afb6:	b085      	sub	sp, #20
 800afb8:	af00      	add	r7, sp, #0
 800afba:	6078      	str	r0, [r7, #4]
 800afbc:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800afbe:	2300      	movs	r3, #0
 800afc0:	60fb      	str	r3, [r7, #12]
 800afc2:	e014      	b.n	800afee <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800afc4:	4a0f      	ldr	r2, [pc, #60]	@ (800b004 <vQueueAddToRegistry+0x50>)
 800afc6:	68fb      	ldr	r3, [r7, #12]
 800afc8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800afcc:	2b00      	cmp	r3, #0
 800afce:	d10b      	bne.n	800afe8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800afd0:	490c      	ldr	r1, [pc, #48]	@ (800b004 <vQueueAddToRegistry+0x50>)
 800afd2:	68fb      	ldr	r3, [r7, #12]
 800afd4:	683a      	ldr	r2, [r7, #0]
 800afd6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800afda:	4a0a      	ldr	r2, [pc, #40]	@ (800b004 <vQueueAddToRegistry+0x50>)
 800afdc:	68fb      	ldr	r3, [r7, #12]
 800afde:	00db      	lsls	r3, r3, #3
 800afe0:	4413      	add	r3, r2
 800afe2:	687a      	ldr	r2, [r7, #4]
 800afe4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800afe6:	e006      	b.n	800aff6 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800afe8:	68fb      	ldr	r3, [r7, #12]
 800afea:	3301      	adds	r3, #1
 800afec:	60fb      	str	r3, [r7, #12]
 800afee:	68fb      	ldr	r3, [r7, #12]
 800aff0:	2b07      	cmp	r3, #7
 800aff2:	d9e7      	bls.n	800afc4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800aff4:	bf00      	nop
 800aff6:	bf00      	nop
 800aff8:	3714      	adds	r7, #20
 800affa:	46bd      	mov	sp, r7
 800affc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b000:	4770      	bx	lr
 800b002:	bf00      	nop
 800b004:	2000188c 	.word	0x2000188c

0800b008 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800b008:	b580      	push	{r7, lr}
 800b00a:	b086      	sub	sp, #24
 800b00c:	af00      	add	r7, sp, #0
 800b00e:	60f8      	str	r0, [r7, #12]
 800b010:	60b9      	str	r1, [r7, #8]
 800b012:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800b014:	68fb      	ldr	r3, [r7, #12]
 800b016:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800b018:	f001 fc16 	bl	800c848 <vPortEnterCritical>
 800b01c:	697b      	ldr	r3, [r7, #20]
 800b01e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800b022:	b25b      	sxtb	r3, r3
 800b024:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b028:	d103      	bne.n	800b032 <vQueueWaitForMessageRestricted+0x2a>
 800b02a:	697b      	ldr	r3, [r7, #20]
 800b02c:	2200      	movs	r2, #0
 800b02e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b032:	697b      	ldr	r3, [r7, #20]
 800b034:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b038:	b25b      	sxtb	r3, r3
 800b03a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b03e:	d103      	bne.n	800b048 <vQueueWaitForMessageRestricted+0x40>
 800b040:	697b      	ldr	r3, [r7, #20]
 800b042:	2200      	movs	r2, #0
 800b044:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b048:	f001 fc30 	bl	800c8ac <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800b04c:	697b      	ldr	r3, [r7, #20]
 800b04e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b050:	2b00      	cmp	r3, #0
 800b052:	d106      	bne.n	800b062 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800b054:	697b      	ldr	r3, [r7, #20]
 800b056:	3324      	adds	r3, #36	@ 0x24
 800b058:	687a      	ldr	r2, [r7, #4]
 800b05a:	68b9      	ldr	r1, [r7, #8]
 800b05c:	4618      	mov	r0, r3
 800b05e:	f000 fc93 	bl	800b988 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800b062:	6978      	ldr	r0, [r7, #20]
 800b064:	f7ff ff26 	bl	800aeb4 <prvUnlockQueue>
	}
 800b068:	bf00      	nop
 800b06a:	3718      	adds	r7, #24
 800b06c:	46bd      	mov	sp, r7
 800b06e:	bd80      	pop	{r7, pc}

0800b070 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800b070:	b580      	push	{r7, lr}
 800b072:	b08e      	sub	sp, #56	@ 0x38
 800b074:	af04      	add	r7, sp, #16
 800b076:	60f8      	str	r0, [r7, #12]
 800b078:	60b9      	str	r1, [r7, #8]
 800b07a:	607a      	str	r2, [r7, #4]
 800b07c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800b07e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b080:	2b00      	cmp	r3, #0
 800b082:	d10b      	bne.n	800b09c <xTaskCreateStatic+0x2c>
	__asm volatile
 800b084:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b088:	f383 8811 	msr	BASEPRI, r3
 800b08c:	f3bf 8f6f 	isb	sy
 800b090:	f3bf 8f4f 	dsb	sy
 800b094:	623b      	str	r3, [r7, #32]
}
 800b096:	bf00      	nop
 800b098:	bf00      	nop
 800b09a:	e7fd      	b.n	800b098 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800b09c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b09e:	2b00      	cmp	r3, #0
 800b0a0:	d10b      	bne.n	800b0ba <xTaskCreateStatic+0x4a>
	__asm volatile
 800b0a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b0a6:	f383 8811 	msr	BASEPRI, r3
 800b0aa:	f3bf 8f6f 	isb	sy
 800b0ae:	f3bf 8f4f 	dsb	sy
 800b0b2:	61fb      	str	r3, [r7, #28]
}
 800b0b4:	bf00      	nop
 800b0b6:	bf00      	nop
 800b0b8:	e7fd      	b.n	800b0b6 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800b0ba:	23ac      	movs	r3, #172	@ 0xac
 800b0bc:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800b0be:	693b      	ldr	r3, [r7, #16]
 800b0c0:	2bac      	cmp	r3, #172	@ 0xac
 800b0c2:	d00b      	beq.n	800b0dc <xTaskCreateStatic+0x6c>
	__asm volatile
 800b0c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b0c8:	f383 8811 	msr	BASEPRI, r3
 800b0cc:	f3bf 8f6f 	isb	sy
 800b0d0:	f3bf 8f4f 	dsb	sy
 800b0d4:	61bb      	str	r3, [r7, #24]
}
 800b0d6:	bf00      	nop
 800b0d8:	bf00      	nop
 800b0da:	e7fd      	b.n	800b0d8 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800b0dc:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800b0de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b0e0:	2b00      	cmp	r3, #0
 800b0e2:	d01e      	beq.n	800b122 <xTaskCreateStatic+0xb2>
 800b0e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b0e6:	2b00      	cmp	r3, #0
 800b0e8:	d01b      	beq.n	800b122 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b0ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b0ec:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800b0ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0f0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b0f2:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800b0f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0f6:	2202      	movs	r2, #2
 800b0f8:	f883 20a9 	strb.w	r2, [r3, #169]	@ 0xa9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800b0fc:	2300      	movs	r3, #0
 800b0fe:	9303      	str	r3, [sp, #12]
 800b100:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b102:	9302      	str	r3, [sp, #8]
 800b104:	f107 0314 	add.w	r3, r7, #20
 800b108:	9301      	str	r3, [sp, #4]
 800b10a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b10c:	9300      	str	r3, [sp, #0]
 800b10e:	683b      	ldr	r3, [r7, #0]
 800b110:	687a      	ldr	r2, [r7, #4]
 800b112:	68b9      	ldr	r1, [r7, #8]
 800b114:	68f8      	ldr	r0, [r7, #12]
 800b116:	f000 f851 	bl	800b1bc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b11a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800b11c:	f000 f8f8 	bl	800b310 <prvAddNewTaskToReadyList>
 800b120:	e001      	b.n	800b126 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800b122:	2300      	movs	r3, #0
 800b124:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800b126:	697b      	ldr	r3, [r7, #20]
	}
 800b128:	4618      	mov	r0, r3
 800b12a:	3728      	adds	r7, #40	@ 0x28
 800b12c:	46bd      	mov	sp, r7
 800b12e:	bd80      	pop	{r7, pc}

0800b130 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800b130:	b580      	push	{r7, lr}
 800b132:	b08c      	sub	sp, #48	@ 0x30
 800b134:	af04      	add	r7, sp, #16
 800b136:	60f8      	str	r0, [r7, #12]
 800b138:	60b9      	str	r1, [r7, #8]
 800b13a:	603b      	str	r3, [r7, #0]
 800b13c:	4613      	mov	r3, r2
 800b13e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800b140:	88fb      	ldrh	r3, [r7, #6]
 800b142:	009b      	lsls	r3, r3, #2
 800b144:	4618      	mov	r0, r3
 800b146:	f001 fca1 	bl	800ca8c <pvPortMalloc>
 800b14a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800b14c:	697b      	ldr	r3, [r7, #20]
 800b14e:	2b00      	cmp	r3, #0
 800b150:	d00e      	beq.n	800b170 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800b152:	20ac      	movs	r0, #172	@ 0xac
 800b154:	f001 fc9a 	bl	800ca8c <pvPortMalloc>
 800b158:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800b15a:	69fb      	ldr	r3, [r7, #28]
 800b15c:	2b00      	cmp	r3, #0
 800b15e:	d003      	beq.n	800b168 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800b160:	69fb      	ldr	r3, [r7, #28]
 800b162:	697a      	ldr	r2, [r7, #20]
 800b164:	631a      	str	r2, [r3, #48]	@ 0x30
 800b166:	e005      	b.n	800b174 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800b168:	6978      	ldr	r0, [r7, #20]
 800b16a:	f001 fd63 	bl	800cc34 <vPortFree>
 800b16e:	e001      	b.n	800b174 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800b170:	2300      	movs	r3, #0
 800b172:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800b174:	69fb      	ldr	r3, [r7, #28]
 800b176:	2b00      	cmp	r3, #0
 800b178:	d017      	beq.n	800b1aa <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800b17a:	69fb      	ldr	r3, [r7, #28]
 800b17c:	2200      	movs	r2, #0
 800b17e:	f883 20a9 	strb.w	r2, [r3, #169]	@ 0xa9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800b182:	88fa      	ldrh	r2, [r7, #6]
 800b184:	2300      	movs	r3, #0
 800b186:	9303      	str	r3, [sp, #12]
 800b188:	69fb      	ldr	r3, [r7, #28]
 800b18a:	9302      	str	r3, [sp, #8]
 800b18c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b18e:	9301      	str	r3, [sp, #4]
 800b190:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b192:	9300      	str	r3, [sp, #0]
 800b194:	683b      	ldr	r3, [r7, #0]
 800b196:	68b9      	ldr	r1, [r7, #8]
 800b198:	68f8      	ldr	r0, [r7, #12]
 800b19a:	f000 f80f 	bl	800b1bc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b19e:	69f8      	ldr	r0, [r7, #28]
 800b1a0:	f000 f8b6 	bl	800b310 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800b1a4:	2301      	movs	r3, #1
 800b1a6:	61bb      	str	r3, [r7, #24]
 800b1a8:	e002      	b.n	800b1b0 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800b1aa:	f04f 33ff 	mov.w	r3, #4294967295
 800b1ae:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800b1b0:	69bb      	ldr	r3, [r7, #24]
	}
 800b1b2:	4618      	mov	r0, r3
 800b1b4:	3720      	adds	r7, #32
 800b1b6:	46bd      	mov	sp, r7
 800b1b8:	bd80      	pop	{r7, pc}
	...

0800b1bc <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800b1bc:	b580      	push	{r7, lr}
 800b1be:	b088      	sub	sp, #32
 800b1c0:	af00      	add	r7, sp, #0
 800b1c2:	60f8      	str	r0, [r7, #12]
 800b1c4:	60b9      	str	r1, [r7, #8]
 800b1c6:	607a      	str	r2, [r7, #4]
 800b1c8:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800b1ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b1cc:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800b1ce:	687b      	ldr	r3, [r7, #4]
 800b1d0:	009b      	lsls	r3, r3, #2
 800b1d2:	461a      	mov	r2, r3
 800b1d4:	21a5      	movs	r1, #165	@ 0xa5
 800b1d6:	f001 ffbd 	bl	800d154 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800b1da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b1dc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b1de:	687b      	ldr	r3, [r7, #4]
 800b1e0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800b1e4:	3b01      	subs	r3, #1
 800b1e6:	009b      	lsls	r3, r3, #2
 800b1e8:	4413      	add	r3, r2
 800b1ea:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800b1ec:	69bb      	ldr	r3, [r7, #24]
 800b1ee:	f023 0307 	bic.w	r3, r3, #7
 800b1f2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800b1f4:	69bb      	ldr	r3, [r7, #24]
 800b1f6:	f003 0307 	and.w	r3, r3, #7
 800b1fa:	2b00      	cmp	r3, #0
 800b1fc:	d00b      	beq.n	800b216 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800b1fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b202:	f383 8811 	msr	BASEPRI, r3
 800b206:	f3bf 8f6f 	isb	sy
 800b20a:	f3bf 8f4f 	dsb	sy
 800b20e:	617b      	str	r3, [r7, #20]
}
 800b210:	bf00      	nop
 800b212:	bf00      	nop
 800b214:	e7fd      	b.n	800b212 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800b216:	68bb      	ldr	r3, [r7, #8]
 800b218:	2b00      	cmp	r3, #0
 800b21a:	d01f      	beq.n	800b25c <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b21c:	2300      	movs	r3, #0
 800b21e:	61fb      	str	r3, [r7, #28]
 800b220:	e012      	b.n	800b248 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800b222:	68ba      	ldr	r2, [r7, #8]
 800b224:	69fb      	ldr	r3, [r7, #28]
 800b226:	4413      	add	r3, r2
 800b228:	7819      	ldrb	r1, [r3, #0]
 800b22a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b22c:	69fb      	ldr	r3, [r7, #28]
 800b22e:	4413      	add	r3, r2
 800b230:	3334      	adds	r3, #52	@ 0x34
 800b232:	460a      	mov	r2, r1
 800b234:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800b236:	68ba      	ldr	r2, [r7, #8]
 800b238:	69fb      	ldr	r3, [r7, #28]
 800b23a:	4413      	add	r3, r2
 800b23c:	781b      	ldrb	r3, [r3, #0]
 800b23e:	2b00      	cmp	r3, #0
 800b240:	d006      	beq.n	800b250 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b242:	69fb      	ldr	r3, [r7, #28]
 800b244:	3301      	adds	r3, #1
 800b246:	61fb      	str	r3, [r7, #28]
 800b248:	69fb      	ldr	r3, [r7, #28]
 800b24a:	2b0f      	cmp	r3, #15
 800b24c:	d9e9      	bls.n	800b222 <prvInitialiseNewTask+0x66>
 800b24e:	e000      	b.n	800b252 <prvInitialiseNewTask+0x96>
			{
				break;
 800b250:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800b252:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b254:	2200      	movs	r2, #0
 800b256:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800b25a:	e003      	b.n	800b264 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800b25c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b25e:	2200      	movs	r2, #0
 800b260:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800b264:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b266:	2b37      	cmp	r3, #55	@ 0x37
 800b268:	d901      	bls.n	800b26e <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800b26a:	2337      	movs	r3, #55	@ 0x37
 800b26c:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800b26e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b270:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b272:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800b274:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b276:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b278:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800b27a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b27c:	2200      	movs	r2, #0
 800b27e:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800b280:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b282:	3304      	adds	r3, #4
 800b284:	4618      	mov	r0, r3
 800b286:	f7ff f883 	bl	800a390 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800b28a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b28c:	3318      	adds	r3, #24
 800b28e:	4618      	mov	r0, r3
 800b290:	f7ff f87e 	bl	800a390 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800b294:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b296:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b298:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b29a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b29c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800b2a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b2a2:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800b2a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b2a6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b2a8:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif /* portCRITICAL_NESTING_IN_TCB */

	#if ( configUSE_APPLICATION_TASK_TAG == 1 )
	{
		pxNewTCB->pxTaskTag = NULL;
 800b2aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b2ac:	2200      	movs	r2, #0
 800b2ae:	655a      	str	r2, [r3, #84]	@ 0x54
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800b2b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b2b2:	2200      	movs	r2, #0
 800b2b4:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800b2b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b2ba:	2200      	movs	r2, #0
 800b2bc:	f883 20a8 	strb.w	r2, [r3, #168]	@ 0xa8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800b2c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b2c2:	3358      	adds	r3, #88	@ 0x58
 800b2c4:	224c      	movs	r2, #76	@ 0x4c
 800b2c6:	2100      	movs	r1, #0
 800b2c8:	4618      	mov	r0, r3
 800b2ca:	f001 ff43 	bl	800d154 <memset>
 800b2ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b2d0:	4a0c      	ldr	r2, [pc, #48]	@ (800b304 <prvInitialiseNewTask+0x148>)
 800b2d2:	65da      	str	r2, [r3, #92]	@ 0x5c
 800b2d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b2d6:	4a0c      	ldr	r2, [pc, #48]	@ (800b308 <prvInitialiseNewTask+0x14c>)
 800b2d8:	661a      	str	r2, [r3, #96]	@ 0x60
 800b2da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b2dc:	4a0b      	ldr	r2, [pc, #44]	@ (800b30c <prvInitialiseNewTask+0x150>)
 800b2de:	665a      	str	r2, [r3, #100]	@ 0x64
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800b2e0:	683a      	ldr	r2, [r7, #0]
 800b2e2:	68f9      	ldr	r1, [r7, #12]
 800b2e4:	69b8      	ldr	r0, [r7, #24]
 800b2e6:	f001 f97f 	bl	800c5e8 <pxPortInitialiseStack>
 800b2ea:	4602      	mov	r2, r0
 800b2ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b2ee:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800b2f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b2f2:	2b00      	cmp	r3, #0
 800b2f4:	d002      	beq.n	800b2fc <prvInitialiseNewTask+0x140>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800b2f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b2f8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b2fa:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b2fc:	bf00      	nop
 800b2fe:	3720      	adds	r7, #32
 800b300:	46bd      	mov	sp, r7
 800b302:	bd80      	pop	{r7, pc}
 800b304:	2000a308 	.word	0x2000a308
 800b308:	2000a370 	.word	0x2000a370
 800b30c:	2000a3d8 	.word	0x2000a3d8

0800b310 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800b310:	b580      	push	{r7, lr}
 800b312:	b082      	sub	sp, #8
 800b314:	af00      	add	r7, sp, #0
 800b316:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800b318:	f001 fa96 	bl	800c848 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800b31c:	4b2d      	ldr	r3, [pc, #180]	@ (800b3d4 <prvAddNewTaskToReadyList+0xc4>)
 800b31e:	681b      	ldr	r3, [r3, #0]
 800b320:	3301      	adds	r3, #1
 800b322:	4a2c      	ldr	r2, [pc, #176]	@ (800b3d4 <prvAddNewTaskToReadyList+0xc4>)
 800b324:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800b326:	4b2c      	ldr	r3, [pc, #176]	@ (800b3d8 <prvAddNewTaskToReadyList+0xc8>)
 800b328:	681b      	ldr	r3, [r3, #0]
 800b32a:	2b00      	cmp	r3, #0
 800b32c:	d109      	bne.n	800b342 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800b32e:	4a2a      	ldr	r2, [pc, #168]	@ (800b3d8 <prvAddNewTaskToReadyList+0xc8>)
 800b330:	687b      	ldr	r3, [r7, #4]
 800b332:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800b334:	4b27      	ldr	r3, [pc, #156]	@ (800b3d4 <prvAddNewTaskToReadyList+0xc4>)
 800b336:	681b      	ldr	r3, [r3, #0]
 800b338:	2b01      	cmp	r3, #1
 800b33a:	d110      	bne.n	800b35e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800b33c:	f000 fc54 	bl	800bbe8 <prvInitialiseTaskLists>
 800b340:	e00d      	b.n	800b35e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800b342:	4b26      	ldr	r3, [pc, #152]	@ (800b3dc <prvAddNewTaskToReadyList+0xcc>)
 800b344:	681b      	ldr	r3, [r3, #0]
 800b346:	2b00      	cmp	r3, #0
 800b348:	d109      	bne.n	800b35e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800b34a:	4b23      	ldr	r3, [pc, #140]	@ (800b3d8 <prvAddNewTaskToReadyList+0xc8>)
 800b34c:	681b      	ldr	r3, [r3, #0]
 800b34e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b350:	687b      	ldr	r3, [r7, #4]
 800b352:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b354:	429a      	cmp	r2, r3
 800b356:	d802      	bhi.n	800b35e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800b358:	4a1f      	ldr	r2, [pc, #124]	@ (800b3d8 <prvAddNewTaskToReadyList+0xc8>)
 800b35a:	687b      	ldr	r3, [r7, #4]
 800b35c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800b35e:	4b20      	ldr	r3, [pc, #128]	@ (800b3e0 <prvAddNewTaskToReadyList+0xd0>)
 800b360:	681b      	ldr	r3, [r3, #0]
 800b362:	3301      	adds	r3, #1
 800b364:	4a1e      	ldr	r2, [pc, #120]	@ (800b3e0 <prvAddNewTaskToReadyList+0xd0>)
 800b366:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800b368:	4b1d      	ldr	r3, [pc, #116]	@ (800b3e0 <prvAddNewTaskToReadyList+0xd0>)
 800b36a:	681a      	ldr	r2, [r3, #0]
 800b36c:	687b      	ldr	r3, [r7, #4]
 800b36e:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800b370:	687b      	ldr	r3, [r7, #4]
 800b372:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b374:	4b1b      	ldr	r3, [pc, #108]	@ (800b3e4 <prvAddNewTaskToReadyList+0xd4>)
 800b376:	681b      	ldr	r3, [r3, #0]
 800b378:	429a      	cmp	r2, r3
 800b37a:	d903      	bls.n	800b384 <prvAddNewTaskToReadyList+0x74>
 800b37c:	687b      	ldr	r3, [r7, #4]
 800b37e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b380:	4a18      	ldr	r2, [pc, #96]	@ (800b3e4 <prvAddNewTaskToReadyList+0xd4>)
 800b382:	6013      	str	r3, [r2, #0]
 800b384:	687b      	ldr	r3, [r7, #4]
 800b386:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b388:	4613      	mov	r3, r2
 800b38a:	009b      	lsls	r3, r3, #2
 800b38c:	4413      	add	r3, r2
 800b38e:	009b      	lsls	r3, r3, #2
 800b390:	4a15      	ldr	r2, [pc, #84]	@ (800b3e8 <prvAddNewTaskToReadyList+0xd8>)
 800b392:	441a      	add	r2, r3
 800b394:	687b      	ldr	r3, [r7, #4]
 800b396:	3304      	adds	r3, #4
 800b398:	4619      	mov	r1, r3
 800b39a:	4610      	mov	r0, r2
 800b39c:	f7ff f805 	bl	800a3aa <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800b3a0:	f001 fa84 	bl	800c8ac <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800b3a4:	4b0d      	ldr	r3, [pc, #52]	@ (800b3dc <prvAddNewTaskToReadyList+0xcc>)
 800b3a6:	681b      	ldr	r3, [r3, #0]
 800b3a8:	2b00      	cmp	r3, #0
 800b3aa:	d00e      	beq.n	800b3ca <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800b3ac:	4b0a      	ldr	r3, [pc, #40]	@ (800b3d8 <prvAddNewTaskToReadyList+0xc8>)
 800b3ae:	681b      	ldr	r3, [r3, #0]
 800b3b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b3b2:	687b      	ldr	r3, [r7, #4]
 800b3b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b3b6:	429a      	cmp	r2, r3
 800b3b8:	d207      	bcs.n	800b3ca <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800b3ba:	4b0c      	ldr	r3, [pc, #48]	@ (800b3ec <prvAddNewTaskToReadyList+0xdc>)
 800b3bc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b3c0:	601a      	str	r2, [r3, #0]
 800b3c2:	f3bf 8f4f 	dsb	sy
 800b3c6:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b3ca:	bf00      	nop
 800b3cc:	3708      	adds	r7, #8
 800b3ce:	46bd      	mov	sp, r7
 800b3d0:	bd80      	pop	{r7, pc}
 800b3d2:	bf00      	nop
 800b3d4:	20001da0 	.word	0x20001da0
 800b3d8:	200018cc 	.word	0x200018cc
 800b3dc:	20001dac 	.word	0x20001dac
 800b3e0:	20001dbc 	.word	0x20001dbc
 800b3e4:	20001da8 	.word	0x20001da8
 800b3e8:	200018d0 	.word	0x200018d0
 800b3ec:	e000ed04 	.word	0xe000ed04

0800b3f0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800b3f0:	b580      	push	{r7, lr}
 800b3f2:	b084      	sub	sp, #16
 800b3f4:	af00      	add	r7, sp, #0
 800b3f6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800b3f8:	2300      	movs	r3, #0
 800b3fa:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800b3fc:	687b      	ldr	r3, [r7, #4]
 800b3fe:	2b00      	cmp	r3, #0
 800b400:	d018      	beq.n	800b434 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800b402:	4b14      	ldr	r3, [pc, #80]	@ (800b454 <vTaskDelay+0x64>)
 800b404:	681b      	ldr	r3, [r3, #0]
 800b406:	2b00      	cmp	r3, #0
 800b408:	d00b      	beq.n	800b422 <vTaskDelay+0x32>
	__asm volatile
 800b40a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b40e:	f383 8811 	msr	BASEPRI, r3
 800b412:	f3bf 8f6f 	isb	sy
 800b416:	f3bf 8f4f 	dsb	sy
 800b41a:	60bb      	str	r3, [r7, #8]
}
 800b41c:	bf00      	nop
 800b41e:	bf00      	nop
 800b420:	e7fd      	b.n	800b41e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800b422:	f000 f88b 	bl	800b53c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800b426:	2100      	movs	r1, #0
 800b428:	6878      	ldr	r0, [r7, #4]
 800b42a:	f000 fd2f 	bl	800be8c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800b42e:	f000 f893 	bl	800b558 <xTaskResumeAll>
 800b432:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800b434:	68fb      	ldr	r3, [r7, #12]
 800b436:	2b00      	cmp	r3, #0
 800b438:	d107      	bne.n	800b44a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800b43a:	4b07      	ldr	r3, [pc, #28]	@ (800b458 <vTaskDelay+0x68>)
 800b43c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b440:	601a      	str	r2, [r3, #0]
 800b442:	f3bf 8f4f 	dsb	sy
 800b446:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b44a:	bf00      	nop
 800b44c:	3710      	adds	r7, #16
 800b44e:	46bd      	mov	sp, r7
 800b450:	bd80      	pop	{r7, pc}
 800b452:	bf00      	nop
 800b454:	20001dc8 	.word	0x20001dc8
 800b458:	e000ed04 	.word	0xe000ed04

0800b45c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800b45c:	b580      	push	{r7, lr}
 800b45e:	b08a      	sub	sp, #40	@ 0x28
 800b460:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800b462:	2300      	movs	r3, #0
 800b464:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800b466:	2300      	movs	r3, #0
 800b468:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800b46a:	463a      	mov	r2, r7
 800b46c:	1d39      	adds	r1, r7, #4
 800b46e:	f107 0308 	add.w	r3, r7, #8
 800b472:	4618      	mov	r0, r3
 800b474:	f7fe ff38 	bl	800a2e8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800b478:	6839      	ldr	r1, [r7, #0]
 800b47a:	687b      	ldr	r3, [r7, #4]
 800b47c:	68ba      	ldr	r2, [r7, #8]
 800b47e:	9202      	str	r2, [sp, #8]
 800b480:	9301      	str	r3, [sp, #4]
 800b482:	2300      	movs	r3, #0
 800b484:	9300      	str	r3, [sp, #0]
 800b486:	2300      	movs	r3, #0
 800b488:	460a      	mov	r2, r1
 800b48a:	4924      	ldr	r1, [pc, #144]	@ (800b51c <vTaskStartScheduler+0xc0>)
 800b48c:	4824      	ldr	r0, [pc, #144]	@ (800b520 <vTaskStartScheduler+0xc4>)
 800b48e:	f7ff fdef 	bl	800b070 <xTaskCreateStatic>
 800b492:	4603      	mov	r3, r0
 800b494:	4a23      	ldr	r2, [pc, #140]	@ (800b524 <vTaskStartScheduler+0xc8>)
 800b496:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800b498:	4b22      	ldr	r3, [pc, #136]	@ (800b524 <vTaskStartScheduler+0xc8>)
 800b49a:	681b      	ldr	r3, [r3, #0]
 800b49c:	2b00      	cmp	r3, #0
 800b49e:	d002      	beq.n	800b4a6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800b4a0:	2301      	movs	r3, #1
 800b4a2:	617b      	str	r3, [r7, #20]
 800b4a4:	e001      	b.n	800b4aa <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800b4a6:	2300      	movs	r3, #0
 800b4a8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800b4aa:	697b      	ldr	r3, [r7, #20]
 800b4ac:	2b01      	cmp	r3, #1
 800b4ae:	d102      	bne.n	800b4b6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800b4b0:	f000 fd40 	bl	800bf34 <xTimerCreateTimerTask>
 800b4b4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800b4b6:	697b      	ldr	r3, [r7, #20]
 800b4b8:	2b01      	cmp	r3, #1
 800b4ba:	d11b      	bne.n	800b4f4 <vTaskStartScheduler+0x98>
	__asm volatile
 800b4bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b4c0:	f383 8811 	msr	BASEPRI, r3
 800b4c4:	f3bf 8f6f 	isb	sy
 800b4c8:	f3bf 8f4f 	dsb	sy
 800b4cc:	613b      	str	r3, [r7, #16]
}
 800b4ce:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800b4d0:	4b15      	ldr	r3, [pc, #84]	@ (800b528 <vTaskStartScheduler+0xcc>)
 800b4d2:	681b      	ldr	r3, [r3, #0]
 800b4d4:	3358      	adds	r3, #88	@ 0x58
 800b4d6:	4a15      	ldr	r2, [pc, #84]	@ (800b52c <vTaskStartScheduler+0xd0>)
 800b4d8:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800b4da:	4b15      	ldr	r3, [pc, #84]	@ (800b530 <vTaskStartScheduler+0xd4>)
 800b4dc:	f04f 32ff 	mov.w	r2, #4294967295
 800b4e0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800b4e2:	4b14      	ldr	r3, [pc, #80]	@ (800b534 <vTaskStartScheduler+0xd8>)
 800b4e4:	2201      	movs	r2, #1
 800b4e6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800b4e8:	4b13      	ldr	r3, [pc, #76]	@ (800b538 <vTaskStartScheduler+0xdc>)
 800b4ea:	2200      	movs	r2, #0
 800b4ec:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800b4ee:	f001 f907 	bl	800c700 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800b4f2:	e00f      	b.n	800b514 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800b4f4:	697b      	ldr	r3, [r7, #20]
 800b4f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b4fa:	d10b      	bne.n	800b514 <vTaskStartScheduler+0xb8>
	__asm volatile
 800b4fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b500:	f383 8811 	msr	BASEPRI, r3
 800b504:	f3bf 8f6f 	isb	sy
 800b508:	f3bf 8f4f 	dsb	sy
 800b50c:	60fb      	str	r3, [r7, #12]
}
 800b50e:	bf00      	nop
 800b510:	bf00      	nop
 800b512:	e7fd      	b.n	800b510 <vTaskStartScheduler+0xb4>
}
 800b514:	bf00      	nop
 800b516:	3718      	adds	r7, #24
 800b518:	46bd      	mov	sp, r7
 800b51a:	bd80      	pop	{r7, pc}
 800b51c:	0800da04 	.word	0x0800da04
 800b520:	0800bbb5 	.word	0x0800bbb5
 800b524:	20001dc4 	.word	0x20001dc4
 800b528:	200018cc 	.word	0x200018cc
 800b52c:	20000064 	.word	0x20000064
 800b530:	20001dc0 	.word	0x20001dc0
 800b534:	20001dac 	.word	0x20001dac
 800b538:	20001da4 	.word	0x20001da4

0800b53c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800b53c:	b480      	push	{r7}
 800b53e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800b540:	4b04      	ldr	r3, [pc, #16]	@ (800b554 <vTaskSuspendAll+0x18>)
 800b542:	681b      	ldr	r3, [r3, #0]
 800b544:	3301      	adds	r3, #1
 800b546:	4a03      	ldr	r2, [pc, #12]	@ (800b554 <vTaskSuspendAll+0x18>)
 800b548:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800b54a:	bf00      	nop
 800b54c:	46bd      	mov	sp, r7
 800b54e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b552:	4770      	bx	lr
 800b554:	20001dc8 	.word	0x20001dc8

0800b558 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800b558:	b580      	push	{r7, lr}
 800b55a:	b084      	sub	sp, #16
 800b55c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800b55e:	2300      	movs	r3, #0
 800b560:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800b562:	2300      	movs	r3, #0
 800b564:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800b566:	4b42      	ldr	r3, [pc, #264]	@ (800b670 <xTaskResumeAll+0x118>)
 800b568:	681b      	ldr	r3, [r3, #0]
 800b56a:	2b00      	cmp	r3, #0
 800b56c:	d10b      	bne.n	800b586 <xTaskResumeAll+0x2e>
	__asm volatile
 800b56e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b572:	f383 8811 	msr	BASEPRI, r3
 800b576:	f3bf 8f6f 	isb	sy
 800b57a:	f3bf 8f4f 	dsb	sy
 800b57e:	603b      	str	r3, [r7, #0]
}
 800b580:	bf00      	nop
 800b582:	bf00      	nop
 800b584:	e7fd      	b.n	800b582 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800b586:	f001 f95f 	bl	800c848 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800b58a:	4b39      	ldr	r3, [pc, #228]	@ (800b670 <xTaskResumeAll+0x118>)
 800b58c:	681b      	ldr	r3, [r3, #0]
 800b58e:	3b01      	subs	r3, #1
 800b590:	4a37      	ldr	r2, [pc, #220]	@ (800b670 <xTaskResumeAll+0x118>)
 800b592:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b594:	4b36      	ldr	r3, [pc, #216]	@ (800b670 <xTaskResumeAll+0x118>)
 800b596:	681b      	ldr	r3, [r3, #0]
 800b598:	2b00      	cmp	r3, #0
 800b59a:	d162      	bne.n	800b662 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800b59c:	4b35      	ldr	r3, [pc, #212]	@ (800b674 <xTaskResumeAll+0x11c>)
 800b59e:	681b      	ldr	r3, [r3, #0]
 800b5a0:	2b00      	cmp	r3, #0
 800b5a2:	d05e      	beq.n	800b662 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b5a4:	e02f      	b.n	800b606 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b5a6:	4b34      	ldr	r3, [pc, #208]	@ (800b678 <xTaskResumeAll+0x120>)
 800b5a8:	68db      	ldr	r3, [r3, #12]
 800b5aa:	68db      	ldr	r3, [r3, #12]
 800b5ac:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b5ae:	68fb      	ldr	r3, [r7, #12]
 800b5b0:	3318      	adds	r3, #24
 800b5b2:	4618      	mov	r0, r3
 800b5b4:	f7fe ff56 	bl	800a464 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b5b8:	68fb      	ldr	r3, [r7, #12]
 800b5ba:	3304      	adds	r3, #4
 800b5bc:	4618      	mov	r0, r3
 800b5be:	f7fe ff51 	bl	800a464 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800b5c2:	68fb      	ldr	r3, [r7, #12]
 800b5c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b5c6:	4b2d      	ldr	r3, [pc, #180]	@ (800b67c <xTaskResumeAll+0x124>)
 800b5c8:	681b      	ldr	r3, [r3, #0]
 800b5ca:	429a      	cmp	r2, r3
 800b5cc:	d903      	bls.n	800b5d6 <xTaskResumeAll+0x7e>
 800b5ce:	68fb      	ldr	r3, [r7, #12]
 800b5d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b5d2:	4a2a      	ldr	r2, [pc, #168]	@ (800b67c <xTaskResumeAll+0x124>)
 800b5d4:	6013      	str	r3, [r2, #0]
 800b5d6:	68fb      	ldr	r3, [r7, #12]
 800b5d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b5da:	4613      	mov	r3, r2
 800b5dc:	009b      	lsls	r3, r3, #2
 800b5de:	4413      	add	r3, r2
 800b5e0:	009b      	lsls	r3, r3, #2
 800b5e2:	4a27      	ldr	r2, [pc, #156]	@ (800b680 <xTaskResumeAll+0x128>)
 800b5e4:	441a      	add	r2, r3
 800b5e6:	68fb      	ldr	r3, [r7, #12]
 800b5e8:	3304      	adds	r3, #4
 800b5ea:	4619      	mov	r1, r3
 800b5ec:	4610      	mov	r0, r2
 800b5ee:	f7fe fedc 	bl	800a3aa <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b5f2:	68fb      	ldr	r3, [r7, #12]
 800b5f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b5f6:	4b23      	ldr	r3, [pc, #140]	@ (800b684 <xTaskResumeAll+0x12c>)
 800b5f8:	681b      	ldr	r3, [r3, #0]
 800b5fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b5fc:	429a      	cmp	r2, r3
 800b5fe:	d302      	bcc.n	800b606 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800b600:	4b21      	ldr	r3, [pc, #132]	@ (800b688 <xTaskResumeAll+0x130>)
 800b602:	2201      	movs	r2, #1
 800b604:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b606:	4b1c      	ldr	r3, [pc, #112]	@ (800b678 <xTaskResumeAll+0x120>)
 800b608:	681b      	ldr	r3, [r3, #0]
 800b60a:	2b00      	cmp	r3, #0
 800b60c:	d1cb      	bne.n	800b5a6 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800b60e:	68fb      	ldr	r3, [r7, #12]
 800b610:	2b00      	cmp	r3, #0
 800b612:	d001      	beq.n	800b618 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800b614:	f000 fb8c 	bl	800bd30 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800b618:	4b1c      	ldr	r3, [pc, #112]	@ (800b68c <xTaskResumeAll+0x134>)
 800b61a:	681b      	ldr	r3, [r3, #0]
 800b61c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800b61e:	687b      	ldr	r3, [r7, #4]
 800b620:	2b00      	cmp	r3, #0
 800b622:	d010      	beq.n	800b646 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800b624:	f000 f846 	bl	800b6b4 <xTaskIncrementTick>
 800b628:	4603      	mov	r3, r0
 800b62a:	2b00      	cmp	r3, #0
 800b62c:	d002      	beq.n	800b634 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800b62e:	4b16      	ldr	r3, [pc, #88]	@ (800b688 <xTaskResumeAll+0x130>)
 800b630:	2201      	movs	r2, #1
 800b632:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800b634:	687b      	ldr	r3, [r7, #4]
 800b636:	3b01      	subs	r3, #1
 800b638:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800b63a:	687b      	ldr	r3, [r7, #4]
 800b63c:	2b00      	cmp	r3, #0
 800b63e:	d1f1      	bne.n	800b624 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800b640:	4b12      	ldr	r3, [pc, #72]	@ (800b68c <xTaskResumeAll+0x134>)
 800b642:	2200      	movs	r2, #0
 800b644:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800b646:	4b10      	ldr	r3, [pc, #64]	@ (800b688 <xTaskResumeAll+0x130>)
 800b648:	681b      	ldr	r3, [r3, #0]
 800b64a:	2b00      	cmp	r3, #0
 800b64c:	d009      	beq.n	800b662 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800b64e:	2301      	movs	r3, #1
 800b650:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800b652:	4b0f      	ldr	r3, [pc, #60]	@ (800b690 <xTaskResumeAll+0x138>)
 800b654:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b658:	601a      	str	r2, [r3, #0]
 800b65a:	f3bf 8f4f 	dsb	sy
 800b65e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800b662:	f001 f923 	bl	800c8ac <vPortExitCritical>

	return xAlreadyYielded;
 800b666:	68bb      	ldr	r3, [r7, #8]
}
 800b668:	4618      	mov	r0, r3
 800b66a:	3710      	adds	r7, #16
 800b66c:	46bd      	mov	sp, r7
 800b66e:	bd80      	pop	{r7, pc}
 800b670:	20001dc8 	.word	0x20001dc8
 800b674:	20001da0 	.word	0x20001da0
 800b678:	20001d60 	.word	0x20001d60
 800b67c:	20001da8 	.word	0x20001da8
 800b680:	200018d0 	.word	0x200018d0
 800b684:	200018cc 	.word	0x200018cc
 800b688:	20001db4 	.word	0x20001db4
 800b68c:	20001db0 	.word	0x20001db0
 800b690:	e000ed04 	.word	0xe000ed04

0800b694 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800b694:	b480      	push	{r7}
 800b696:	b083      	sub	sp, #12
 800b698:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800b69a:	4b05      	ldr	r3, [pc, #20]	@ (800b6b0 <xTaskGetTickCount+0x1c>)
 800b69c:	681b      	ldr	r3, [r3, #0]
 800b69e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800b6a0:	687b      	ldr	r3, [r7, #4]
}
 800b6a2:	4618      	mov	r0, r3
 800b6a4:	370c      	adds	r7, #12
 800b6a6:	46bd      	mov	sp, r7
 800b6a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6ac:	4770      	bx	lr
 800b6ae:	bf00      	nop
 800b6b0:	20001da4 	.word	0x20001da4

0800b6b4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800b6b4:	b580      	push	{r7, lr}
 800b6b6:	b086      	sub	sp, #24
 800b6b8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800b6ba:	2300      	movs	r3, #0
 800b6bc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b6be:	4b4f      	ldr	r3, [pc, #316]	@ (800b7fc <xTaskIncrementTick+0x148>)
 800b6c0:	681b      	ldr	r3, [r3, #0]
 800b6c2:	2b00      	cmp	r3, #0
 800b6c4:	f040 8090 	bne.w	800b7e8 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800b6c8:	4b4d      	ldr	r3, [pc, #308]	@ (800b800 <xTaskIncrementTick+0x14c>)
 800b6ca:	681b      	ldr	r3, [r3, #0]
 800b6cc:	3301      	adds	r3, #1
 800b6ce:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800b6d0:	4a4b      	ldr	r2, [pc, #300]	@ (800b800 <xTaskIncrementTick+0x14c>)
 800b6d2:	693b      	ldr	r3, [r7, #16]
 800b6d4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800b6d6:	693b      	ldr	r3, [r7, #16]
 800b6d8:	2b00      	cmp	r3, #0
 800b6da:	d121      	bne.n	800b720 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800b6dc:	4b49      	ldr	r3, [pc, #292]	@ (800b804 <xTaskIncrementTick+0x150>)
 800b6de:	681b      	ldr	r3, [r3, #0]
 800b6e0:	681b      	ldr	r3, [r3, #0]
 800b6e2:	2b00      	cmp	r3, #0
 800b6e4:	d00b      	beq.n	800b6fe <xTaskIncrementTick+0x4a>
	__asm volatile
 800b6e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b6ea:	f383 8811 	msr	BASEPRI, r3
 800b6ee:	f3bf 8f6f 	isb	sy
 800b6f2:	f3bf 8f4f 	dsb	sy
 800b6f6:	603b      	str	r3, [r7, #0]
}
 800b6f8:	bf00      	nop
 800b6fa:	bf00      	nop
 800b6fc:	e7fd      	b.n	800b6fa <xTaskIncrementTick+0x46>
 800b6fe:	4b41      	ldr	r3, [pc, #260]	@ (800b804 <xTaskIncrementTick+0x150>)
 800b700:	681b      	ldr	r3, [r3, #0]
 800b702:	60fb      	str	r3, [r7, #12]
 800b704:	4b40      	ldr	r3, [pc, #256]	@ (800b808 <xTaskIncrementTick+0x154>)
 800b706:	681b      	ldr	r3, [r3, #0]
 800b708:	4a3e      	ldr	r2, [pc, #248]	@ (800b804 <xTaskIncrementTick+0x150>)
 800b70a:	6013      	str	r3, [r2, #0]
 800b70c:	4a3e      	ldr	r2, [pc, #248]	@ (800b808 <xTaskIncrementTick+0x154>)
 800b70e:	68fb      	ldr	r3, [r7, #12]
 800b710:	6013      	str	r3, [r2, #0]
 800b712:	4b3e      	ldr	r3, [pc, #248]	@ (800b80c <xTaskIncrementTick+0x158>)
 800b714:	681b      	ldr	r3, [r3, #0]
 800b716:	3301      	adds	r3, #1
 800b718:	4a3c      	ldr	r2, [pc, #240]	@ (800b80c <xTaskIncrementTick+0x158>)
 800b71a:	6013      	str	r3, [r2, #0]
 800b71c:	f000 fb08 	bl	800bd30 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800b720:	4b3b      	ldr	r3, [pc, #236]	@ (800b810 <xTaskIncrementTick+0x15c>)
 800b722:	681b      	ldr	r3, [r3, #0]
 800b724:	693a      	ldr	r2, [r7, #16]
 800b726:	429a      	cmp	r2, r3
 800b728:	d349      	bcc.n	800b7be <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b72a:	4b36      	ldr	r3, [pc, #216]	@ (800b804 <xTaskIncrementTick+0x150>)
 800b72c:	681b      	ldr	r3, [r3, #0]
 800b72e:	681b      	ldr	r3, [r3, #0]
 800b730:	2b00      	cmp	r3, #0
 800b732:	d104      	bne.n	800b73e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b734:	4b36      	ldr	r3, [pc, #216]	@ (800b810 <xTaskIncrementTick+0x15c>)
 800b736:	f04f 32ff 	mov.w	r2, #4294967295
 800b73a:	601a      	str	r2, [r3, #0]
					break;
 800b73c:	e03f      	b.n	800b7be <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b73e:	4b31      	ldr	r3, [pc, #196]	@ (800b804 <xTaskIncrementTick+0x150>)
 800b740:	681b      	ldr	r3, [r3, #0]
 800b742:	68db      	ldr	r3, [r3, #12]
 800b744:	68db      	ldr	r3, [r3, #12]
 800b746:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800b748:	68bb      	ldr	r3, [r7, #8]
 800b74a:	685b      	ldr	r3, [r3, #4]
 800b74c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800b74e:	693a      	ldr	r2, [r7, #16]
 800b750:	687b      	ldr	r3, [r7, #4]
 800b752:	429a      	cmp	r2, r3
 800b754:	d203      	bcs.n	800b75e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800b756:	4a2e      	ldr	r2, [pc, #184]	@ (800b810 <xTaskIncrementTick+0x15c>)
 800b758:	687b      	ldr	r3, [r7, #4]
 800b75a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800b75c:	e02f      	b.n	800b7be <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b75e:	68bb      	ldr	r3, [r7, #8]
 800b760:	3304      	adds	r3, #4
 800b762:	4618      	mov	r0, r3
 800b764:	f7fe fe7e 	bl	800a464 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800b768:	68bb      	ldr	r3, [r7, #8]
 800b76a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b76c:	2b00      	cmp	r3, #0
 800b76e:	d004      	beq.n	800b77a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b770:	68bb      	ldr	r3, [r7, #8]
 800b772:	3318      	adds	r3, #24
 800b774:	4618      	mov	r0, r3
 800b776:	f7fe fe75 	bl	800a464 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800b77a:	68bb      	ldr	r3, [r7, #8]
 800b77c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b77e:	4b25      	ldr	r3, [pc, #148]	@ (800b814 <xTaskIncrementTick+0x160>)
 800b780:	681b      	ldr	r3, [r3, #0]
 800b782:	429a      	cmp	r2, r3
 800b784:	d903      	bls.n	800b78e <xTaskIncrementTick+0xda>
 800b786:	68bb      	ldr	r3, [r7, #8]
 800b788:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b78a:	4a22      	ldr	r2, [pc, #136]	@ (800b814 <xTaskIncrementTick+0x160>)
 800b78c:	6013      	str	r3, [r2, #0]
 800b78e:	68bb      	ldr	r3, [r7, #8]
 800b790:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b792:	4613      	mov	r3, r2
 800b794:	009b      	lsls	r3, r3, #2
 800b796:	4413      	add	r3, r2
 800b798:	009b      	lsls	r3, r3, #2
 800b79a:	4a1f      	ldr	r2, [pc, #124]	@ (800b818 <xTaskIncrementTick+0x164>)
 800b79c:	441a      	add	r2, r3
 800b79e:	68bb      	ldr	r3, [r7, #8]
 800b7a0:	3304      	adds	r3, #4
 800b7a2:	4619      	mov	r1, r3
 800b7a4:	4610      	mov	r0, r2
 800b7a6:	f7fe fe00 	bl	800a3aa <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b7aa:	68bb      	ldr	r3, [r7, #8]
 800b7ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b7ae:	4b1b      	ldr	r3, [pc, #108]	@ (800b81c <xTaskIncrementTick+0x168>)
 800b7b0:	681b      	ldr	r3, [r3, #0]
 800b7b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b7b4:	429a      	cmp	r2, r3
 800b7b6:	d3b8      	bcc.n	800b72a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800b7b8:	2301      	movs	r3, #1
 800b7ba:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b7bc:	e7b5      	b.n	800b72a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800b7be:	4b17      	ldr	r3, [pc, #92]	@ (800b81c <xTaskIncrementTick+0x168>)
 800b7c0:	681b      	ldr	r3, [r3, #0]
 800b7c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b7c4:	4914      	ldr	r1, [pc, #80]	@ (800b818 <xTaskIncrementTick+0x164>)
 800b7c6:	4613      	mov	r3, r2
 800b7c8:	009b      	lsls	r3, r3, #2
 800b7ca:	4413      	add	r3, r2
 800b7cc:	009b      	lsls	r3, r3, #2
 800b7ce:	440b      	add	r3, r1
 800b7d0:	681b      	ldr	r3, [r3, #0]
 800b7d2:	2b01      	cmp	r3, #1
 800b7d4:	d901      	bls.n	800b7da <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800b7d6:	2301      	movs	r3, #1
 800b7d8:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800b7da:	4b11      	ldr	r3, [pc, #68]	@ (800b820 <xTaskIncrementTick+0x16c>)
 800b7dc:	681b      	ldr	r3, [r3, #0]
 800b7de:	2b00      	cmp	r3, #0
 800b7e0:	d007      	beq.n	800b7f2 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800b7e2:	2301      	movs	r3, #1
 800b7e4:	617b      	str	r3, [r7, #20]
 800b7e6:	e004      	b.n	800b7f2 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800b7e8:	4b0e      	ldr	r3, [pc, #56]	@ (800b824 <xTaskIncrementTick+0x170>)
 800b7ea:	681b      	ldr	r3, [r3, #0]
 800b7ec:	3301      	adds	r3, #1
 800b7ee:	4a0d      	ldr	r2, [pc, #52]	@ (800b824 <xTaskIncrementTick+0x170>)
 800b7f0:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800b7f2:	697b      	ldr	r3, [r7, #20]
}
 800b7f4:	4618      	mov	r0, r3
 800b7f6:	3718      	adds	r7, #24
 800b7f8:	46bd      	mov	sp, r7
 800b7fa:	bd80      	pop	{r7, pc}
 800b7fc:	20001dc8 	.word	0x20001dc8
 800b800:	20001da4 	.word	0x20001da4
 800b804:	20001d58 	.word	0x20001d58
 800b808:	20001d5c 	.word	0x20001d5c
 800b80c:	20001db8 	.word	0x20001db8
 800b810:	20001dc0 	.word	0x20001dc0
 800b814:	20001da8 	.word	0x20001da8
 800b818:	200018d0 	.word	0x200018d0
 800b81c:	200018cc 	.word	0x200018cc
 800b820:	20001db4 	.word	0x20001db4
 800b824:	20001db0 	.word	0x20001db0

0800b828 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800b828:	b580      	push	{r7, lr}
 800b82a:	b086      	sub	sp, #24
 800b82c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800b82e:	4b3d      	ldr	r3, [pc, #244]	@ (800b924 <vTaskSwitchContext+0xfc>)
 800b830:	681b      	ldr	r3, [r3, #0]
 800b832:	2b00      	cmp	r3, #0
 800b834:	d003      	beq.n	800b83e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800b836:	4b3c      	ldr	r3, [pc, #240]	@ (800b928 <vTaskSwitchContext+0x100>)
 800b838:	2201      	movs	r2, #1
 800b83a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800b83c:	e06e      	b.n	800b91c <vTaskSwitchContext+0xf4>
		xYieldPending = pdFALSE;
 800b83e:	4b3a      	ldr	r3, [pc, #232]	@ (800b928 <vTaskSwitchContext+0x100>)
 800b840:	2200      	movs	r2, #0
 800b842:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 800b844:	4b39      	ldr	r3, [pc, #228]	@ (800b92c <vTaskSwitchContext+0x104>)
 800b846:	681b      	ldr	r3, [r3, #0]
 800b848:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b84a:	613b      	str	r3, [r7, #16]
 800b84c:	f04f 33a5 	mov.w	r3, #2779096485	@ 0xa5a5a5a5
 800b850:	60fb      	str	r3, [r7, #12]
 800b852:	693b      	ldr	r3, [r7, #16]
 800b854:	681b      	ldr	r3, [r3, #0]
 800b856:	68fa      	ldr	r2, [r7, #12]
 800b858:	429a      	cmp	r2, r3
 800b85a:	d111      	bne.n	800b880 <vTaskSwitchContext+0x58>
 800b85c:	693b      	ldr	r3, [r7, #16]
 800b85e:	3304      	adds	r3, #4
 800b860:	681b      	ldr	r3, [r3, #0]
 800b862:	68fa      	ldr	r2, [r7, #12]
 800b864:	429a      	cmp	r2, r3
 800b866:	d10b      	bne.n	800b880 <vTaskSwitchContext+0x58>
 800b868:	693b      	ldr	r3, [r7, #16]
 800b86a:	3308      	adds	r3, #8
 800b86c:	681b      	ldr	r3, [r3, #0]
 800b86e:	68fa      	ldr	r2, [r7, #12]
 800b870:	429a      	cmp	r2, r3
 800b872:	d105      	bne.n	800b880 <vTaskSwitchContext+0x58>
 800b874:	693b      	ldr	r3, [r7, #16]
 800b876:	330c      	adds	r3, #12
 800b878:	681b      	ldr	r3, [r3, #0]
 800b87a:	68fa      	ldr	r2, [r7, #12]
 800b87c:	429a      	cmp	r2, r3
 800b87e:	d008      	beq.n	800b892 <vTaskSwitchContext+0x6a>
 800b880:	4b2a      	ldr	r3, [pc, #168]	@ (800b92c <vTaskSwitchContext+0x104>)
 800b882:	681a      	ldr	r2, [r3, #0]
 800b884:	4b29      	ldr	r3, [pc, #164]	@ (800b92c <vTaskSwitchContext+0x104>)
 800b886:	681b      	ldr	r3, [r3, #0]
 800b888:	3334      	adds	r3, #52	@ 0x34
 800b88a:	4619      	mov	r1, r3
 800b88c:	4610      	mov	r0, r2
 800b88e:	f7f4 fe9c 	bl	80005ca <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b892:	4b27      	ldr	r3, [pc, #156]	@ (800b930 <vTaskSwitchContext+0x108>)
 800b894:	681b      	ldr	r3, [r3, #0]
 800b896:	617b      	str	r3, [r7, #20]
 800b898:	e011      	b.n	800b8be <vTaskSwitchContext+0x96>
 800b89a:	697b      	ldr	r3, [r7, #20]
 800b89c:	2b00      	cmp	r3, #0
 800b89e:	d10b      	bne.n	800b8b8 <vTaskSwitchContext+0x90>
	__asm volatile
 800b8a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b8a4:	f383 8811 	msr	BASEPRI, r3
 800b8a8:	f3bf 8f6f 	isb	sy
 800b8ac:	f3bf 8f4f 	dsb	sy
 800b8b0:	607b      	str	r3, [r7, #4]
}
 800b8b2:	bf00      	nop
 800b8b4:	bf00      	nop
 800b8b6:	e7fd      	b.n	800b8b4 <vTaskSwitchContext+0x8c>
 800b8b8:	697b      	ldr	r3, [r7, #20]
 800b8ba:	3b01      	subs	r3, #1
 800b8bc:	617b      	str	r3, [r7, #20]
 800b8be:	491d      	ldr	r1, [pc, #116]	@ (800b934 <vTaskSwitchContext+0x10c>)
 800b8c0:	697a      	ldr	r2, [r7, #20]
 800b8c2:	4613      	mov	r3, r2
 800b8c4:	009b      	lsls	r3, r3, #2
 800b8c6:	4413      	add	r3, r2
 800b8c8:	009b      	lsls	r3, r3, #2
 800b8ca:	440b      	add	r3, r1
 800b8cc:	681b      	ldr	r3, [r3, #0]
 800b8ce:	2b00      	cmp	r3, #0
 800b8d0:	d0e3      	beq.n	800b89a <vTaskSwitchContext+0x72>
 800b8d2:	697a      	ldr	r2, [r7, #20]
 800b8d4:	4613      	mov	r3, r2
 800b8d6:	009b      	lsls	r3, r3, #2
 800b8d8:	4413      	add	r3, r2
 800b8da:	009b      	lsls	r3, r3, #2
 800b8dc:	4a15      	ldr	r2, [pc, #84]	@ (800b934 <vTaskSwitchContext+0x10c>)
 800b8de:	4413      	add	r3, r2
 800b8e0:	60bb      	str	r3, [r7, #8]
 800b8e2:	68bb      	ldr	r3, [r7, #8]
 800b8e4:	685b      	ldr	r3, [r3, #4]
 800b8e6:	685a      	ldr	r2, [r3, #4]
 800b8e8:	68bb      	ldr	r3, [r7, #8]
 800b8ea:	605a      	str	r2, [r3, #4]
 800b8ec:	68bb      	ldr	r3, [r7, #8]
 800b8ee:	685a      	ldr	r2, [r3, #4]
 800b8f0:	68bb      	ldr	r3, [r7, #8]
 800b8f2:	3308      	adds	r3, #8
 800b8f4:	429a      	cmp	r2, r3
 800b8f6:	d104      	bne.n	800b902 <vTaskSwitchContext+0xda>
 800b8f8:	68bb      	ldr	r3, [r7, #8]
 800b8fa:	685b      	ldr	r3, [r3, #4]
 800b8fc:	685a      	ldr	r2, [r3, #4]
 800b8fe:	68bb      	ldr	r3, [r7, #8]
 800b900:	605a      	str	r2, [r3, #4]
 800b902:	68bb      	ldr	r3, [r7, #8]
 800b904:	685b      	ldr	r3, [r3, #4]
 800b906:	68db      	ldr	r3, [r3, #12]
 800b908:	4a08      	ldr	r2, [pc, #32]	@ (800b92c <vTaskSwitchContext+0x104>)
 800b90a:	6013      	str	r3, [r2, #0]
 800b90c:	4a08      	ldr	r2, [pc, #32]	@ (800b930 <vTaskSwitchContext+0x108>)
 800b90e:	697b      	ldr	r3, [r7, #20]
 800b910:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800b912:	4b06      	ldr	r3, [pc, #24]	@ (800b92c <vTaskSwitchContext+0x104>)
 800b914:	681b      	ldr	r3, [r3, #0]
 800b916:	3358      	adds	r3, #88	@ 0x58
 800b918:	4a07      	ldr	r2, [pc, #28]	@ (800b938 <vTaskSwitchContext+0x110>)
 800b91a:	6013      	str	r3, [r2, #0]
}
 800b91c:	bf00      	nop
 800b91e:	3718      	adds	r7, #24
 800b920:	46bd      	mov	sp, r7
 800b922:	bd80      	pop	{r7, pc}
 800b924:	20001dc8 	.word	0x20001dc8
 800b928:	20001db4 	.word	0x20001db4
 800b92c:	200018cc 	.word	0x200018cc
 800b930:	20001da8 	.word	0x20001da8
 800b934:	200018d0 	.word	0x200018d0
 800b938:	20000064 	.word	0x20000064

0800b93c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800b93c:	b580      	push	{r7, lr}
 800b93e:	b084      	sub	sp, #16
 800b940:	af00      	add	r7, sp, #0
 800b942:	6078      	str	r0, [r7, #4]
 800b944:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800b946:	687b      	ldr	r3, [r7, #4]
 800b948:	2b00      	cmp	r3, #0
 800b94a:	d10b      	bne.n	800b964 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800b94c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b950:	f383 8811 	msr	BASEPRI, r3
 800b954:	f3bf 8f6f 	isb	sy
 800b958:	f3bf 8f4f 	dsb	sy
 800b95c:	60fb      	str	r3, [r7, #12]
}
 800b95e:	bf00      	nop
 800b960:	bf00      	nop
 800b962:	e7fd      	b.n	800b960 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b964:	4b07      	ldr	r3, [pc, #28]	@ (800b984 <vTaskPlaceOnEventList+0x48>)
 800b966:	681b      	ldr	r3, [r3, #0]
 800b968:	3318      	adds	r3, #24
 800b96a:	4619      	mov	r1, r3
 800b96c:	6878      	ldr	r0, [r7, #4]
 800b96e:	f7fe fd40 	bl	800a3f2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800b972:	2101      	movs	r1, #1
 800b974:	6838      	ldr	r0, [r7, #0]
 800b976:	f000 fa89 	bl	800be8c <prvAddCurrentTaskToDelayedList>
}
 800b97a:	bf00      	nop
 800b97c:	3710      	adds	r7, #16
 800b97e:	46bd      	mov	sp, r7
 800b980:	bd80      	pop	{r7, pc}
 800b982:	bf00      	nop
 800b984:	200018cc 	.word	0x200018cc

0800b988 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800b988:	b580      	push	{r7, lr}
 800b98a:	b086      	sub	sp, #24
 800b98c:	af00      	add	r7, sp, #0
 800b98e:	60f8      	str	r0, [r7, #12]
 800b990:	60b9      	str	r1, [r7, #8]
 800b992:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800b994:	68fb      	ldr	r3, [r7, #12]
 800b996:	2b00      	cmp	r3, #0
 800b998:	d10b      	bne.n	800b9b2 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800b99a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b99e:	f383 8811 	msr	BASEPRI, r3
 800b9a2:	f3bf 8f6f 	isb	sy
 800b9a6:	f3bf 8f4f 	dsb	sy
 800b9aa:	617b      	str	r3, [r7, #20]
}
 800b9ac:	bf00      	nop
 800b9ae:	bf00      	nop
 800b9b0:	e7fd      	b.n	800b9ae <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b9b2:	4b0a      	ldr	r3, [pc, #40]	@ (800b9dc <vTaskPlaceOnEventListRestricted+0x54>)
 800b9b4:	681b      	ldr	r3, [r3, #0]
 800b9b6:	3318      	adds	r3, #24
 800b9b8:	4619      	mov	r1, r3
 800b9ba:	68f8      	ldr	r0, [r7, #12]
 800b9bc:	f7fe fcf5 	bl	800a3aa <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800b9c0:	687b      	ldr	r3, [r7, #4]
 800b9c2:	2b00      	cmp	r3, #0
 800b9c4:	d002      	beq.n	800b9cc <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800b9c6:	f04f 33ff 	mov.w	r3, #4294967295
 800b9ca:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800b9cc:	6879      	ldr	r1, [r7, #4]
 800b9ce:	68b8      	ldr	r0, [r7, #8]
 800b9d0:	f000 fa5c 	bl	800be8c <prvAddCurrentTaskToDelayedList>
	}
 800b9d4:	bf00      	nop
 800b9d6:	3718      	adds	r7, #24
 800b9d8:	46bd      	mov	sp, r7
 800b9da:	bd80      	pop	{r7, pc}
 800b9dc:	200018cc 	.word	0x200018cc

0800b9e0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800b9e0:	b580      	push	{r7, lr}
 800b9e2:	b086      	sub	sp, #24
 800b9e4:	af00      	add	r7, sp, #0
 800b9e6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b9e8:	687b      	ldr	r3, [r7, #4]
 800b9ea:	68db      	ldr	r3, [r3, #12]
 800b9ec:	68db      	ldr	r3, [r3, #12]
 800b9ee:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800b9f0:	693b      	ldr	r3, [r7, #16]
 800b9f2:	2b00      	cmp	r3, #0
 800b9f4:	d10b      	bne.n	800ba0e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800b9f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b9fa:	f383 8811 	msr	BASEPRI, r3
 800b9fe:	f3bf 8f6f 	isb	sy
 800ba02:	f3bf 8f4f 	dsb	sy
 800ba06:	60fb      	str	r3, [r7, #12]
}
 800ba08:	bf00      	nop
 800ba0a:	bf00      	nop
 800ba0c:	e7fd      	b.n	800ba0a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800ba0e:	693b      	ldr	r3, [r7, #16]
 800ba10:	3318      	adds	r3, #24
 800ba12:	4618      	mov	r0, r3
 800ba14:	f7fe fd26 	bl	800a464 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ba18:	4b1d      	ldr	r3, [pc, #116]	@ (800ba90 <xTaskRemoveFromEventList+0xb0>)
 800ba1a:	681b      	ldr	r3, [r3, #0]
 800ba1c:	2b00      	cmp	r3, #0
 800ba1e:	d11d      	bne.n	800ba5c <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800ba20:	693b      	ldr	r3, [r7, #16]
 800ba22:	3304      	adds	r3, #4
 800ba24:	4618      	mov	r0, r3
 800ba26:	f7fe fd1d 	bl	800a464 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800ba2a:	693b      	ldr	r3, [r7, #16]
 800ba2c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ba2e:	4b19      	ldr	r3, [pc, #100]	@ (800ba94 <xTaskRemoveFromEventList+0xb4>)
 800ba30:	681b      	ldr	r3, [r3, #0]
 800ba32:	429a      	cmp	r2, r3
 800ba34:	d903      	bls.n	800ba3e <xTaskRemoveFromEventList+0x5e>
 800ba36:	693b      	ldr	r3, [r7, #16]
 800ba38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ba3a:	4a16      	ldr	r2, [pc, #88]	@ (800ba94 <xTaskRemoveFromEventList+0xb4>)
 800ba3c:	6013      	str	r3, [r2, #0]
 800ba3e:	693b      	ldr	r3, [r7, #16]
 800ba40:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ba42:	4613      	mov	r3, r2
 800ba44:	009b      	lsls	r3, r3, #2
 800ba46:	4413      	add	r3, r2
 800ba48:	009b      	lsls	r3, r3, #2
 800ba4a:	4a13      	ldr	r2, [pc, #76]	@ (800ba98 <xTaskRemoveFromEventList+0xb8>)
 800ba4c:	441a      	add	r2, r3
 800ba4e:	693b      	ldr	r3, [r7, #16]
 800ba50:	3304      	adds	r3, #4
 800ba52:	4619      	mov	r1, r3
 800ba54:	4610      	mov	r0, r2
 800ba56:	f7fe fca8 	bl	800a3aa <vListInsertEnd>
 800ba5a:	e005      	b.n	800ba68 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800ba5c:	693b      	ldr	r3, [r7, #16]
 800ba5e:	3318      	adds	r3, #24
 800ba60:	4619      	mov	r1, r3
 800ba62:	480e      	ldr	r0, [pc, #56]	@ (800ba9c <xTaskRemoveFromEventList+0xbc>)
 800ba64:	f7fe fca1 	bl	800a3aa <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800ba68:	693b      	ldr	r3, [r7, #16]
 800ba6a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ba6c:	4b0c      	ldr	r3, [pc, #48]	@ (800baa0 <xTaskRemoveFromEventList+0xc0>)
 800ba6e:	681b      	ldr	r3, [r3, #0]
 800ba70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ba72:	429a      	cmp	r2, r3
 800ba74:	d905      	bls.n	800ba82 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800ba76:	2301      	movs	r3, #1
 800ba78:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800ba7a:	4b0a      	ldr	r3, [pc, #40]	@ (800baa4 <xTaskRemoveFromEventList+0xc4>)
 800ba7c:	2201      	movs	r2, #1
 800ba7e:	601a      	str	r2, [r3, #0]
 800ba80:	e001      	b.n	800ba86 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800ba82:	2300      	movs	r3, #0
 800ba84:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800ba86:	697b      	ldr	r3, [r7, #20]
}
 800ba88:	4618      	mov	r0, r3
 800ba8a:	3718      	adds	r7, #24
 800ba8c:	46bd      	mov	sp, r7
 800ba8e:	bd80      	pop	{r7, pc}
 800ba90:	20001dc8 	.word	0x20001dc8
 800ba94:	20001da8 	.word	0x20001da8
 800ba98:	200018d0 	.word	0x200018d0
 800ba9c:	20001d60 	.word	0x20001d60
 800baa0:	200018cc 	.word	0x200018cc
 800baa4:	20001db4 	.word	0x20001db4

0800baa8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800baa8:	b480      	push	{r7}
 800baaa:	b083      	sub	sp, #12
 800baac:	af00      	add	r7, sp, #0
 800baae:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800bab0:	4b06      	ldr	r3, [pc, #24]	@ (800bacc <vTaskInternalSetTimeOutState+0x24>)
 800bab2:	681a      	ldr	r2, [r3, #0]
 800bab4:	687b      	ldr	r3, [r7, #4]
 800bab6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800bab8:	4b05      	ldr	r3, [pc, #20]	@ (800bad0 <vTaskInternalSetTimeOutState+0x28>)
 800baba:	681a      	ldr	r2, [r3, #0]
 800babc:	687b      	ldr	r3, [r7, #4]
 800babe:	605a      	str	r2, [r3, #4]
}
 800bac0:	bf00      	nop
 800bac2:	370c      	adds	r7, #12
 800bac4:	46bd      	mov	sp, r7
 800bac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baca:	4770      	bx	lr
 800bacc:	20001db8 	.word	0x20001db8
 800bad0:	20001da4 	.word	0x20001da4

0800bad4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800bad4:	b580      	push	{r7, lr}
 800bad6:	b088      	sub	sp, #32
 800bad8:	af00      	add	r7, sp, #0
 800bada:	6078      	str	r0, [r7, #4]
 800badc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800bade:	687b      	ldr	r3, [r7, #4]
 800bae0:	2b00      	cmp	r3, #0
 800bae2:	d10b      	bne.n	800bafc <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800bae4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bae8:	f383 8811 	msr	BASEPRI, r3
 800baec:	f3bf 8f6f 	isb	sy
 800baf0:	f3bf 8f4f 	dsb	sy
 800baf4:	613b      	str	r3, [r7, #16]
}
 800baf6:	bf00      	nop
 800baf8:	bf00      	nop
 800bafa:	e7fd      	b.n	800baf8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800bafc:	683b      	ldr	r3, [r7, #0]
 800bafe:	2b00      	cmp	r3, #0
 800bb00:	d10b      	bne.n	800bb1a <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800bb02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bb06:	f383 8811 	msr	BASEPRI, r3
 800bb0a:	f3bf 8f6f 	isb	sy
 800bb0e:	f3bf 8f4f 	dsb	sy
 800bb12:	60fb      	str	r3, [r7, #12]
}
 800bb14:	bf00      	nop
 800bb16:	bf00      	nop
 800bb18:	e7fd      	b.n	800bb16 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800bb1a:	f000 fe95 	bl	800c848 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800bb1e:	4b1d      	ldr	r3, [pc, #116]	@ (800bb94 <xTaskCheckForTimeOut+0xc0>)
 800bb20:	681b      	ldr	r3, [r3, #0]
 800bb22:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800bb24:	687b      	ldr	r3, [r7, #4]
 800bb26:	685b      	ldr	r3, [r3, #4]
 800bb28:	69ba      	ldr	r2, [r7, #24]
 800bb2a:	1ad3      	subs	r3, r2, r3
 800bb2c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800bb2e:	683b      	ldr	r3, [r7, #0]
 800bb30:	681b      	ldr	r3, [r3, #0]
 800bb32:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bb36:	d102      	bne.n	800bb3e <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800bb38:	2300      	movs	r3, #0
 800bb3a:	61fb      	str	r3, [r7, #28]
 800bb3c:	e023      	b.n	800bb86 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800bb3e:	687b      	ldr	r3, [r7, #4]
 800bb40:	681a      	ldr	r2, [r3, #0]
 800bb42:	4b15      	ldr	r3, [pc, #84]	@ (800bb98 <xTaskCheckForTimeOut+0xc4>)
 800bb44:	681b      	ldr	r3, [r3, #0]
 800bb46:	429a      	cmp	r2, r3
 800bb48:	d007      	beq.n	800bb5a <xTaskCheckForTimeOut+0x86>
 800bb4a:	687b      	ldr	r3, [r7, #4]
 800bb4c:	685b      	ldr	r3, [r3, #4]
 800bb4e:	69ba      	ldr	r2, [r7, #24]
 800bb50:	429a      	cmp	r2, r3
 800bb52:	d302      	bcc.n	800bb5a <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800bb54:	2301      	movs	r3, #1
 800bb56:	61fb      	str	r3, [r7, #28]
 800bb58:	e015      	b.n	800bb86 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800bb5a:	683b      	ldr	r3, [r7, #0]
 800bb5c:	681b      	ldr	r3, [r3, #0]
 800bb5e:	697a      	ldr	r2, [r7, #20]
 800bb60:	429a      	cmp	r2, r3
 800bb62:	d20b      	bcs.n	800bb7c <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800bb64:	683b      	ldr	r3, [r7, #0]
 800bb66:	681a      	ldr	r2, [r3, #0]
 800bb68:	697b      	ldr	r3, [r7, #20]
 800bb6a:	1ad2      	subs	r2, r2, r3
 800bb6c:	683b      	ldr	r3, [r7, #0]
 800bb6e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800bb70:	6878      	ldr	r0, [r7, #4]
 800bb72:	f7ff ff99 	bl	800baa8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800bb76:	2300      	movs	r3, #0
 800bb78:	61fb      	str	r3, [r7, #28]
 800bb7a:	e004      	b.n	800bb86 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800bb7c:	683b      	ldr	r3, [r7, #0]
 800bb7e:	2200      	movs	r2, #0
 800bb80:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800bb82:	2301      	movs	r3, #1
 800bb84:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800bb86:	f000 fe91 	bl	800c8ac <vPortExitCritical>

	return xReturn;
 800bb8a:	69fb      	ldr	r3, [r7, #28]
}
 800bb8c:	4618      	mov	r0, r3
 800bb8e:	3720      	adds	r7, #32
 800bb90:	46bd      	mov	sp, r7
 800bb92:	bd80      	pop	{r7, pc}
 800bb94:	20001da4 	.word	0x20001da4
 800bb98:	20001db8 	.word	0x20001db8

0800bb9c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800bb9c:	b480      	push	{r7}
 800bb9e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800bba0:	4b03      	ldr	r3, [pc, #12]	@ (800bbb0 <vTaskMissedYield+0x14>)
 800bba2:	2201      	movs	r2, #1
 800bba4:	601a      	str	r2, [r3, #0]
}
 800bba6:	bf00      	nop
 800bba8:	46bd      	mov	sp, r7
 800bbaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbae:	4770      	bx	lr
 800bbb0:	20001db4 	.word	0x20001db4

0800bbb4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800bbb4:	b580      	push	{r7, lr}
 800bbb6:	b082      	sub	sp, #8
 800bbb8:	af00      	add	r7, sp, #0
 800bbba:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800bbbc:	f000 f854 	bl	800bc68 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800bbc0:	4b07      	ldr	r3, [pc, #28]	@ (800bbe0 <prvIdleTask+0x2c>)
 800bbc2:	681b      	ldr	r3, [r3, #0]
 800bbc4:	2b01      	cmp	r3, #1
 800bbc6:	d907      	bls.n	800bbd8 <prvIdleTask+0x24>
			{
				taskYIELD();
 800bbc8:	4b06      	ldr	r3, [pc, #24]	@ (800bbe4 <prvIdleTask+0x30>)
 800bbca:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bbce:	601a      	str	r2, [r3, #0]
 800bbd0:	f3bf 8f4f 	dsb	sy
 800bbd4:	f3bf 8f6f 	isb	sy
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 800bbd8:	f7f4 fcf0 	bl	80005bc <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 800bbdc:	e7ee      	b.n	800bbbc <prvIdleTask+0x8>
 800bbde:	bf00      	nop
 800bbe0:	200018d0 	.word	0x200018d0
 800bbe4:	e000ed04 	.word	0xe000ed04

0800bbe8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800bbe8:	b580      	push	{r7, lr}
 800bbea:	b082      	sub	sp, #8
 800bbec:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800bbee:	2300      	movs	r3, #0
 800bbf0:	607b      	str	r3, [r7, #4]
 800bbf2:	e00c      	b.n	800bc0e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800bbf4:	687a      	ldr	r2, [r7, #4]
 800bbf6:	4613      	mov	r3, r2
 800bbf8:	009b      	lsls	r3, r3, #2
 800bbfa:	4413      	add	r3, r2
 800bbfc:	009b      	lsls	r3, r3, #2
 800bbfe:	4a12      	ldr	r2, [pc, #72]	@ (800bc48 <prvInitialiseTaskLists+0x60>)
 800bc00:	4413      	add	r3, r2
 800bc02:	4618      	mov	r0, r3
 800bc04:	f7fe fba4 	bl	800a350 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800bc08:	687b      	ldr	r3, [r7, #4]
 800bc0a:	3301      	adds	r3, #1
 800bc0c:	607b      	str	r3, [r7, #4]
 800bc0e:	687b      	ldr	r3, [r7, #4]
 800bc10:	2b37      	cmp	r3, #55	@ 0x37
 800bc12:	d9ef      	bls.n	800bbf4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800bc14:	480d      	ldr	r0, [pc, #52]	@ (800bc4c <prvInitialiseTaskLists+0x64>)
 800bc16:	f7fe fb9b 	bl	800a350 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800bc1a:	480d      	ldr	r0, [pc, #52]	@ (800bc50 <prvInitialiseTaskLists+0x68>)
 800bc1c:	f7fe fb98 	bl	800a350 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800bc20:	480c      	ldr	r0, [pc, #48]	@ (800bc54 <prvInitialiseTaskLists+0x6c>)
 800bc22:	f7fe fb95 	bl	800a350 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800bc26:	480c      	ldr	r0, [pc, #48]	@ (800bc58 <prvInitialiseTaskLists+0x70>)
 800bc28:	f7fe fb92 	bl	800a350 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800bc2c:	480b      	ldr	r0, [pc, #44]	@ (800bc5c <prvInitialiseTaskLists+0x74>)
 800bc2e:	f7fe fb8f 	bl	800a350 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800bc32:	4b0b      	ldr	r3, [pc, #44]	@ (800bc60 <prvInitialiseTaskLists+0x78>)
 800bc34:	4a05      	ldr	r2, [pc, #20]	@ (800bc4c <prvInitialiseTaskLists+0x64>)
 800bc36:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800bc38:	4b0a      	ldr	r3, [pc, #40]	@ (800bc64 <prvInitialiseTaskLists+0x7c>)
 800bc3a:	4a05      	ldr	r2, [pc, #20]	@ (800bc50 <prvInitialiseTaskLists+0x68>)
 800bc3c:	601a      	str	r2, [r3, #0]
}
 800bc3e:	bf00      	nop
 800bc40:	3708      	adds	r7, #8
 800bc42:	46bd      	mov	sp, r7
 800bc44:	bd80      	pop	{r7, pc}
 800bc46:	bf00      	nop
 800bc48:	200018d0 	.word	0x200018d0
 800bc4c:	20001d30 	.word	0x20001d30
 800bc50:	20001d44 	.word	0x20001d44
 800bc54:	20001d60 	.word	0x20001d60
 800bc58:	20001d74 	.word	0x20001d74
 800bc5c:	20001d8c 	.word	0x20001d8c
 800bc60:	20001d58 	.word	0x20001d58
 800bc64:	20001d5c 	.word	0x20001d5c

0800bc68 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800bc68:	b580      	push	{r7, lr}
 800bc6a:	b082      	sub	sp, #8
 800bc6c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800bc6e:	e019      	b.n	800bca4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800bc70:	f000 fdea 	bl	800c848 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bc74:	4b10      	ldr	r3, [pc, #64]	@ (800bcb8 <prvCheckTasksWaitingTermination+0x50>)
 800bc76:	68db      	ldr	r3, [r3, #12]
 800bc78:	68db      	ldr	r3, [r3, #12]
 800bc7a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800bc7c:	687b      	ldr	r3, [r7, #4]
 800bc7e:	3304      	adds	r3, #4
 800bc80:	4618      	mov	r0, r3
 800bc82:	f7fe fbef 	bl	800a464 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800bc86:	4b0d      	ldr	r3, [pc, #52]	@ (800bcbc <prvCheckTasksWaitingTermination+0x54>)
 800bc88:	681b      	ldr	r3, [r3, #0]
 800bc8a:	3b01      	subs	r3, #1
 800bc8c:	4a0b      	ldr	r2, [pc, #44]	@ (800bcbc <prvCheckTasksWaitingTermination+0x54>)
 800bc8e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800bc90:	4b0b      	ldr	r3, [pc, #44]	@ (800bcc0 <prvCheckTasksWaitingTermination+0x58>)
 800bc92:	681b      	ldr	r3, [r3, #0]
 800bc94:	3b01      	subs	r3, #1
 800bc96:	4a0a      	ldr	r2, [pc, #40]	@ (800bcc0 <prvCheckTasksWaitingTermination+0x58>)
 800bc98:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800bc9a:	f000 fe07 	bl	800c8ac <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800bc9e:	6878      	ldr	r0, [r7, #4]
 800bca0:	f000 f810 	bl	800bcc4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800bca4:	4b06      	ldr	r3, [pc, #24]	@ (800bcc0 <prvCheckTasksWaitingTermination+0x58>)
 800bca6:	681b      	ldr	r3, [r3, #0]
 800bca8:	2b00      	cmp	r3, #0
 800bcaa:	d1e1      	bne.n	800bc70 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800bcac:	bf00      	nop
 800bcae:	bf00      	nop
 800bcb0:	3708      	adds	r7, #8
 800bcb2:	46bd      	mov	sp, r7
 800bcb4:	bd80      	pop	{r7, pc}
 800bcb6:	bf00      	nop
 800bcb8:	20001d74 	.word	0x20001d74
 800bcbc:	20001da0 	.word	0x20001da0
 800bcc0:	20001d88 	.word	0x20001d88

0800bcc4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800bcc4:	b580      	push	{r7, lr}
 800bcc6:	b084      	sub	sp, #16
 800bcc8:	af00      	add	r7, sp, #0
 800bcca:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800bccc:	687b      	ldr	r3, [r7, #4]
 800bcce:	3358      	adds	r3, #88	@ 0x58
 800bcd0:	4618      	mov	r0, r3
 800bcd2:	f001 fa47 	bl	800d164 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800bcd6:	687b      	ldr	r3, [r7, #4]
 800bcd8:	f893 30a9 	ldrb.w	r3, [r3, #169]	@ 0xa9
 800bcdc:	2b00      	cmp	r3, #0
 800bcde:	d108      	bne.n	800bcf2 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800bce0:	687b      	ldr	r3, [r7, #4]
 800bce2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bce4:	4618      	mov	r0, r3
 800bce6:	f000 ffa5 	bl	800cc34 <vPortFree>
				vPortFree( pxTCB );
 800bcea:	6878      	ldr	r0, [r7, #4]
 800bcec:	f000 ffa2 	bl	800cc34 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800bcf0:	e019      	b.n	800bd26 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800bcf2:	687b      	ldr	r3, [r7, #4]
 800bcf4:	f893 30a9 	ldrb.w	r3, [r3, #169]	@ 0xa9
 800bcf8:	2b01      	cmp	r3, #1
 800bcfa:	d103      	bne.n	800bd04 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800bcfc:	6878      	ldr	r0, [r7, #4]
 800bcfe:	f000 ff99 	bl	800cc34 <vPortFree>
	}
 800bd02:	e010      	b.n	800bd26 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800bd04:	687b      	ldr	r3, [r7, #4]
 800bd06:	f893 30a9 	ldrb.w	r3, [r3, #169]	@ 0xa9
 800bd0a:	2b02      	cmp	r3, #2
 800bd0c:	d00b      	beq.n	800bd26 <prvDeleteTCB+0x62>
	__asm volatile
 800bd0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bd12:	f383 8811 	msr	BASEPRI, r3
 800bd16:	f3bf 8f6f 	isb	sy
 800bd1a:	f3bf 8f4f 	dsb	sy
 800bd1e:	60fb      	str	r3, [r7, #12]
}
 800bd20:	bf00      	nop
 800bd22:	bf00      	nop
 800bd24:	e7fd      	b.n	800bd22 <prvDeleteTCB+0x5e>
	}
 800bd26:	bf00      	nop
 800bd28:	3710      	adds	r7, #16
 800bd2a:	46bd      	mov	sp, r7
 800bd2c:	bd80      	pop	{r7, pc}
	...

0800bd30 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800bd30:	b480      	push	{r7}
 800bd32:	b083      	sub	sp, #12
 800bd34:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800bd36:	4b0c      	ldr	r3, [pc, #48]	@ (800bd68 <prvResetNextTaskUnblockTime+0x38>)
 800bd38:	681b      	ldr	r3, [r3, #0]
 800bd3a:	681b      	ldr	r3, [r3, #0]
 800bd3c:	2b00      	cmp	r3, #0
 800bd3e:	d104      	bne.n	800bd4a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800bd40:	4b0a      	ldr	r3, [pc, #40]	@ (800bd6c <prvResetNextTaskUnblockTime+0x3c>)
 800bd42:	f04f 32ff 	mov.w	r2, #4294967295
 800bd46:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800bd48:	e008      	b.n	800bd5c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bd4a:	4b07      	ldr	r3, [pc, #28]	@ (800bd68 <prvResetNextTaskUnblockTime+0x38>)
 800bd4c:	681b      	ldr	r3, [r3, #0]
 800bd4e:	68db      	ldr	r3, [r3, #12]
 800bd50:	68db      	ldr	r3, [r3, #12]
 800bd52:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800bd54:	687b      	ldr	r3, [r7, #4]
 800bd56:	685b      	ldr	r3, [r3, #4]
 800bd58:	4a04      	ldr	r2, [pc, #16]	@ (800bd6c <prvResetNextTaskUnblockTime+0x3c>)
 800bd5a:	6013      	str	r3, [r2, #0]
}
 800bd5c:	bf00      	nop
 800bd5e:	370c      	adds	r7, #12
 800bd60:	46bd      	mov	sp, r7
 800bd62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd66:	4770      	bx	lr
 800bd68:	20001d58 	.word	0x20001d58
 800bd6c:	20001dc0 	.word	0x20001dc0

0800bd70 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800bd70:	b480      	push	{r7}
 800bd72:	b083      	sub	sp, #12
 800bd74:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800bd76:	4b0b      	ldr	r3, [pc, #44]	@ (800bda4 <xTaskGetSchedulerState+0x34>)
 800bd78:	681b      	ldr	r3, [r3, #0]
 800bd7a:	2b00      	cmp	r3, #0
 800bd7c:	d102      	bne.n	800bd84 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800bd7e:	2301      	movs	r3, #1
 800bd80:	607b      	str	r3, [r7, #4]
 800bd82:	e008      	b.n	800bd96 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bd84:	4b08      	ldr	r3, [pc, #32]	@ (800bda8 <xTaskGetSchedulerState+0x38>)
 800bd86:	681b      	ldr	r3, [r3, #0]
 800bd88:	2b00      	cmp	r3, #0
 800bd8a:	d102      	bne.n	800bd92 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800bd8c:	2302      	movs	r3, #2
 800bd8e:	607b      	str	r3, [r7, #4]
 800bd90:	e001      	b.n	800bd96 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800bd92:	2300      	movs	r3, #0
 800bd94:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800bd96:	687b      	ldr	r3, [r7, #4]
	}
 800bd98:	4618      	mov	r0, r3
 800bd9a:	370c      	adds	r7, #12
 800bd9c:	46bd      	mov	sp, r7
 800bd9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bda2:	4770      	bx	lr
 800bda4:	20001dac 	.word	0x20001dac
 800bda8:	20001dc8 	.word	0x20001dc8

0800bdac <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800bdac:	b580      	push	{r7, lr}
 800bdae:	b086      	sub	sp, #24
 800bdb0:	af00      	add	r7, sp, #0
 800bdb2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800bdb4:	687b      	ldr	r3, [r7, #4]
 800bdb6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800bdb8:	2300      	movs	r3, #0
 800bdba:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800bdbc:	687b      	ldr	r3, [r7, #4]
 800bdbe:	2b00      	cmp	r3, #0
 800bdc0:	d058      	beq.n	800be74 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800bdc2:	4b2f      	ldr	r3, [pc, #188]	@ (800be80 <xTaskPriorityDisinherit+0xd4>)
 800bdc4:	681b      	ldr	r3, [r3, #0]
 800bdc6:	693a      	ldr	r2, [r7, #16]
 800bdc8:	429a      	cmp	r2, r3
 800bdca:	d00b      	beq.n	800bde4 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800bdcc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bdd0:	f383 8811 	msr	BASEPRI, r3
 800bdd4:	f3bf 8f6f 	isb	sy
 800bdd8:	f3bf 8f4f 	dsb	sy
 800bddc:	60fb      	str	r3, [r7, #12]
}
 800bdde:	bf00      	nop
 800bde0:	bf00      	nop
 800bde2:	e7fd      	b.n	800bde0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800bde4:	693b      	ldr	r3, [r7, #16]
 800bde6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bde8:	2b00      	cmp	r3, #0
 800bdea:	d10b      	bne.n	800be04 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800bdec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bdf0:	f383 8811 	msr	BASEPRI, r3
 800bdf4:	f3bf 8f6f 	isb	sy
 800bdf8:	f3bf 8f4f 	dsb	sy
 800bdfc:	60bb      	str	r3, [r7, #8]
}
 800bdfe:	bf00      	nop
 800be00:	bf00      	nop
 800be02:	e7fd      	b.n	800be00 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800be04:	693b      	ldr	r3, [r7, #16]
 800be06:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800be08:	1e5a      	subs	r2, r3, #1
 800be0a:	693b      	ldr	r3, [r7, #16]
 800be0c:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800be0e:	693b      	ldr	r3, [r7, #16]
 800be10:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800be12:	693b      	ldr	r3, [r7, #16]
 800be14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800be16:	429a      	cmp	r2, r3
 800be18:	d02c      	beq.n	800be74 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800be1a:	693b      	ldr	r3, [r7, #16]
 800be1c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800be1e:	2b00      	cmp	r3, #0
 800be20:	d128      	bne.n	800be74 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800be22:	693b      	ldr	r3, [r7, #16]
 800be24:	3304      	adds	r3, #4
 800be26:	4618      	mov	r0, r3
 800be28:	f7fe fb1c 	bl	800a464 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800be2c:	693b      	ldr	r3, [r7, #16]
 800be2e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800be30:	693b      	ldr	r3, [r7, #16]
 800be32:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800be34:	693b      	ldr	r3, [r7, #16]
 800be36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800be38:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800be3c:	693b      	ldr	r3, [r7, #16]
 800be3e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800be40:	693b      	ldr	r3, [r7, #16]
 800be42:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800be44:	4b0f      	ldr	r3, [pc, #60]	@ (800be84 <xTaskPriorityDisinherit+0xd8>)
 800be46:	681b      	ldr	r3, [r3, #0]
 800be48:	429a      	cmp	r2, r3
 800be4a:	d903      	bls.n	800be54 <xTaskPriorityDisinherit+0xa8>
 800be4c:	693b      	ldr	r3, [r7, #16]
 800be4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800be50:	4a0c      	ldr	r2, [pc, #48]	@ (800be84 <xTaskPriorityDisinherit+0xd8>)
 800be52:	6013      	str	r3, [r2, #0]
 800be54:	693b      	ldr	r3, [r7, #16]
 800be56:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800be58:	4613      	mov	r3, r2
 800be5a:	009b      	lsls	r3, r3, #2
 800be5c:	4413      	add	r3, r2
 800be5e:	009b      	lsls	r3, r3, #2
 800be60:	4a09      	ldr	r2, [pc, #36]	@ (800be88 <xTaskPriorityDisinherit+0xdc>)
 800be62:	441a      	add	r2, r3
 800be64:	693b      	ldr	r3, [r7, #16]
 800be66:	3304      	adds	r3, #4
 800be68:	4619      	mov	r1, r3
 800be6a:	4610      	mov	r0, r2
 800be6c:	f7fe fa9d 	bl	800a3aa <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800be70:	2301      	movs	r3, #1
 800be72:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800be74:	697b      	ldr	r3, [r7, #20]
	}
 800be76:	4618      	mov	r0, r3
 800be78:	3718      	adds	r7, #24
 800be7a:	46bd      	mov	sp, r7
 800be7c:	bd80      	pop	{r7, pc}
 800be7e:	bf00      	nop
 800be80:	200018cc 	.word	0x200018cc
 800be84:	20001da8 	.word	0x20001da8
 800be88:	200018d0 	.word	0x200018d0

0800be8c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800be8c:	b580      	push	{r7, lr}
 800be8e:	b084      	sub	sp, #16
 800be90:	af00      	add	r7, sp, #0
 800be92:	6078      	str	r0, [r7, #4]
 800be94:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800be96:	4b21      	ldr	r3, [pc, #132]	@ (800bf1c <prvAddCurrentTaskToDelayedList+0x90>)
 800be98:	681b      	ldr	r3, [r3, #0]
 800be9a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800be9c:	4b20      	ldr	r3, [pc, #128]	@ (800bf20 <prvAddCurrentTaskToDelayedList+0x94>)
 800be9e:	681b      	ldr	r3, [r3, #0]
 800bea0:	3304      	adds	r3, #4
 800bea2:	4618      	mov	r0, r3
 800bea4:	f7fe fade 	bl	800a464 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800bea8:	687b      	ldr	r3, [r7, #4]
 800beaa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800beae:	d10a      	bne.n	800bec6 <prvAddCurrentTaskToDelayedList+0x3a>
 800beb0:	683b      	ldr	r3, [r7, #0]
 800beb2:	2b00      	cmp	r3, #0
 800beb4:	d007      	beq.n	800bec6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800beb6:	4b1a      	ldr	r3, [pc, #104]	@ (800bf20 <prvAddCurrentTaskToDelayedList+0x94>)
 800beb8:	681b      	ldr	r3, [r3, #0]
 800beba:	3304      	adds	r3, #4
 800bebc:	4619      	mov	r1, r3
 800bebe:	4819      	ldr	r0, [pc, #100]	@ (800bf24 <prvAddCurrentTaskToDelayedList+0x98>)
 800bec0:	f7fe fa73 	bl	800a3aa <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800bec4:	e026      	b.n	800bf14 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800bec6:	68fa      	ldr	r2, [r7, #12]
 800bec8:	687b      	ldr	r3, [r7, #4]
 800beca:	4413      	add	r3, r2
 800becc:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800bece:	4b14      	ldr	r3, [pc, #80]	@ (800bf20 <prvAddCurrentTaskToDelayedList+0x94>)
 800bed0:	681b      	ldr	r3, [r3, #0]
 800bed2:	68ba      	ldr	r2, [r7, #8]
 800bed4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800bed6:	68ba      	ldr	r2, [r7, #8]
 800bed8:	68fb      	ldr	r3, [r7, #12]
 800beda:	429a      	cmp	r2, r3
 800bedc:	d209      	bcs.n	800bef2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800bede:	4b12      	ldr	r3, [pc, #72]	@ (800bf28 <prvAddCurrentTaskToDelayedList+0x9c>)
 800bee0:	681a      	ldr	r2, [r3, #0]
 800bee2:	4b0f      	ldr	r3, [pc, #60]	@ (800bf20 <prvAddCurrentTaskToDelayedList+0x94>)
 800bee4:	681b      	ldr	r3, [r3, #0]
 800bee6:	3304      	adds	r3, #4
 800bee8:	4619      	mov	r1, r3
 800beea:	4610      	mov	r0, r2
 800beec:	f7fe fa81 	bl	800a3f2 <vListInsert>
}
 800bef0:	e010      	b.n	800bf14 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800bef2:	4b0e      	ldr	r3, [pc, #56]	@ (800bf2c <prvAddCurrentTaskToDelayedList+0xa0>)
 800bef4:	681a      	ldr	r2, [r3, #0]
 800bef6:	4b0a      	ldr	r3, [pc, #40]	@ (800bf20 <prvAddCurrentTaskToDelayedList+0x94>)
 800bef8:	681b      	ldr	r3, [r3, #0]
 800befa:	3304      	adds	r3, #4
 800befc:	4619      	mov	r1, r3
 800befe:	4610      	mov	r0, r2
 800bf00:	f7fe fa77 	bl	800a3f2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800bf04:	4b0a      	ldr	r3, [pc, #40]	@ (800bf30 <prvAddCurrentTaskToDelayedList+0xa4>)
 800bf06:	681b      	ldr	r3, [r3, #0]
 800bf08:	68ba      	ldr	r2, [r7, #8]
 800bf0a:	429a      	cmp	r2, r3
 800bf0c:	d202      	bcs.n	800bf14 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800bf0e:	4a08      	ldr	r2, [pc, #32]	@ (800bf30 <prvAddCurrentTaskToDelayedList+0xa4>)
 800bf10:	68bb      	ldr	r3, [r7, #8]
 800bf12:	6013      	str	r3, [r2, #0]
}
 800bf14:	bf00      	nop
 800bf16:	3710      	adds	r7, #16
 800bf18:	46bd      	mov	sp, r7
 800bf1a:	bd80      	pop	{r7, pc}
 800bf1c:	20001da4 	.word	0x20001da4
 800bf20:	200018cc 	.word	0x200018cc
 800bf24:	20001d8c 	.word	0x20001d8c
 800bf28:	20001d5c 	.word	0x20001d5c
 800bf2c:	20001d58 	.word	0x20001d58
 800bf30:	20001dc0 	.word	0x20001dc0

0800bf34 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800bf34:	b580      	push	{r7, lr}
 800bf36:	b08a      	sub	sp, #40	@ 0x28
 800bf38:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800bf3a:	2300      	movs	r3, #0
 800bf3c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800bf3e:	f000 fb13 	bl	800c568 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800bf42:	4b1d      	ldr	r3, [pc, #116]	@ (800bfb8 <xTimerCreateTimerTask+0x84>)
 800bf44:	681b      	ldr	r3, [r3, #0]
 800bf46:	2b00      	cmp	r3, #0
 800bf48:	d021      	beq.n	800bf8e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800bf4a:	2300      	movs	r3, #0
 800bf4c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800bf4e:	2300      	movs	r3, #0
 800bf50:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800bf52:	1d3a      	adds	r2, r7, #4
 800bf54:	f107 0108 	add.w	r1, r7, #8
 800bf58:	f107 030c 	add.w	r3, r7, #12
 800bf5c:	4618      	mov	r0, r3
 800bf5e:	f7fe f9dd 	bl	800a31c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800bf62:	6879      	ldr	r1, [r7, #4]
 800bf64:	68bb      	ldr	r3, [r7, #8]
 800bf66:	68fa      	ldr	r2, [r7, #12]
 800bf68:	9202      	str	r2, [sp, #8]
 800bf6a:	9301      	str	r3, [sp, #4]
 800bf6c:	2302      	movs	r3, #2
 800bf6e:	9300      	str	r3, [sp, #0]
 800bf70:	2300      	movs	r3, #0
 800bf72:	460a      	mov	r2, r1
 800bf74:	4911      	ldr	r1, [pc, #68]	@ (800bfbc <xTimerCreateTimerTask+0x88>)
 800bf76:	4812      	ldr	r0, [pc, #72]	@ (800bfc0 <xTimerCreateTimerTask+0x8c>)
 800bf78:	f7ff f87a 	bl	800b070 <xTaskCreateStatic>
 800bf7c:	4603      	mov	r3, r0
 800bf7e:	4a11      	ldr	r2, [pc, #68]	@ (800bfc4 <xTimerCreateTimerTask+0x90>)
 800bf80:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800bf82:	4b10      	ldr	r3, [pc, #64]	@ (800bfc4 <xTimerCreateTimerTask+0x90>)
 800bf84:	681b      	ldr	r3, [r3, #0]
 800bf86:	2b00      	cmp	r3, #0
 800bf88:	d001      	beq.n	800bf8e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800bf8a:	2301      	movs	r3, #1
 800bf8c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800bf8e:	697b      	ldr	r3, [r7, #20]
 800bf90:	2b00      	cmp	r3, #0
 800bf92:	d10b      	bne.n	800bfac <xTimerCreateTimerTask+0x78>
	__asm volatile
 800bf94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf98:	f383 8811 	msr	BASEPRI, r3
 800bf9c:	f3bf 8f6f 	isb	sy
 800bfa0:	f3bf 8f4f 	dsb	sy
 800bfa4:	613b      	str	r3, [r7, #16]
}
 800bfa6:	bf00      	nop
 800bfa8:	bf00      	nop
 800bfaa:	e7fd      	b.n	800bfa8 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800bfac:	697b      	ldr	r3, [r7, #20]
}
 800bfae:	4618      	mov	r0, r3
 800bfb0:	3718      	adds	r7, #24
 800bfb2:	46bd      	mov	sp, r7
 800bfb4:	bd80      	pop	{r7, pc}
 800bfb6:	bf00      	nop
 800bfb8:	20001dfc 	.word	0x20001dfc
 800bfbc:	0800da0c 	.word	0x0800da0c
 800bfc0:	0800c101 	.word	0x0800c101
 800bfc4:	20001e00 	.word	0x20001e00

0800bfc8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800bfc8:	b580      	push	{r7, lr}
 800bfca:	b08a      	sub	sp, #40	@ 0x28
 800bfcc:	af00      	add	r7, sp, #0
 800bfce:	60f8      	str	r0, [r7, #12]
 800bfd0:	60b9      	str	r1, [r7, #8]
 800bfd2:	607a      	str	r2, [r7, #4]
 800bfd4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800bfd6:	2300      	movs	r3, #0
 800bfd8:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800bfda:	68fb      	ldr	r3, [r7, #12]
 800bfdc:	2b00      	cmp	r3, #0
 800bfde:	d10b      	bne.n	800bff8 <xTimerGenericCommand+0x30>
	__asm volatile
 800bfe0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bfe4:	f383 8811 	msr	BASEPRI, r3
 800bfe8:	f3bf 8f6f 	isb	sy
 800bfec:	f3bf 8f4f 	dsb	sy
 800bff0:	623b      	str	r3, [r7, #32]
}
 800bff2:	bf00      	nop
 800bff4:	bf00      	nop
 800bff6:	e7fd      	b.n	800bff4 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800bff8:	4b19      	ldr	r3, [pc, #100]	@ (800c060 <xTimerGenericCommand+0x98>)
 800bffa:	681b      	ldr	r3, [r3, #0]
 800bffc:	2b00      	cmp	r3, #0
 800bffe:	d02a      	beq.n	800c056 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800c000:	68bb      	ldr	r3, [r7, #8]
 800c002:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800c004:	687b      	ldr	r3, [r7, #4]
 800c006:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800c008:	68fb      	ldr	r3, [r7, #12]
 800c00a:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800c00c:	68bb      	ldr	r3, [r7, #8]
 800c00e:	2b05      	cmp	r3, #5
 800c010:	dc18      	bgt.n	800c044 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800c012:	f7ff fead 	bl	800bd70 <xTaskGetSchedulerState>
 800c016:	4603      	mov	r3, r0
 800c018:	2b02      	cmp	r3, #2
 800c01a:	d109      	bne.n	800c030 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800c01c:	4b10      	ldr	r3, [pc, #64]	@ (800c060 <xTimerGenericCommand+0x98>)
 800c01e:	6818      	ldr	r0, [r3, #0]
 800c020:	f107 0110 	add.w	r1, r7, #16
 800c024:	2300      	movs	r3, #0
 800c026:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c028:	f7fe fb8c 	bl	800a744 <xQueueGenericSend>
 800c02c:	6278      	str	r0, [r7, #36]	@ 0x24
 800c02e:	e012      	b.n	800c056 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800c030:	4b0b      	ldr	r3, [pc, #44]	@ (800c060 <xTimerGenericCommand+0x98>)
 800c032:	6818      	ldr	r0, [r3, #0]
 800c034:	f107 0110 	add.w	r1, r7, #16
 800c038:	2300      	movs	r3, #0
 800c03a:	2200      	movs	r2, #0
 800c03c:	f7fe fb82 	bl	800a744 <xQueueGenericSend>
 800c040:	6278      	str	r0, [r7, #36]	@ 0x24
 800c042:	e008      	b.n	800c056 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800c044:	4b06      	ldr	r3, [pc, #24]	@ (800c060 <xTimerGenericCommand+0x98>)
 800c046:	6818      	ldr	r0, [r3, #0]
 800c048:	f107 0110 	add.w	r1, r7, #16
 800c04c:	2300      	movs	r3, #0
 800c04e:	683a      	ldr	r2, [r7, #0]
 800c050:	f7fe fc7a 	bl	800a948 <xQueueGenericSendFromISR>
 800c054:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800c056:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800c058:	4618      	mov	r0, r3
 800c05a:	3728      	adds	r7, #40	@ 0x28
 800c05c:	46bd      	mov	sp, r7
 800c05e:	bd80      	pop	{r7, pc}
 800c060:	20001dfc 	.word	0x20001dfc

0800c064 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800c064:	b580      	push	{r7, lr}
 800c066:	b088      	sub	sp, #32
 800c068:	af02      	add	r7, sp, #8
 800c06a:	6078      	str	r0, [r7, #4]
 800c06c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c06e:	4b23      	ldr	r3, [pc, #140]	@ (800c0fc <prvProcessExpiredTimer+0x98>)
 800c070:	681b      	ldr	r3, [r3, #0]
 800c072:	68db      	ldr	r3, [r3, #12]
 800c074:	68db      	ldr	r3, [r3, #12]
 800c076:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c078:	697b      	ldr	r3, [r7, #20]
 800c07a:	3304      	adds	r3, #4
 800c07c:	4618      	mov	r0, r3
 800c07e:	f7fe f9f1 	bl	800a464 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c082:	697b      	ldr	r3, [r7, #20]
 800c084:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c088:	f003 0304 	and.w	r3, r3, #4
 800c08c:	2b00      	cmp	r3, #0
 800c08e:	d023      	beq.n	800c0d8 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800c090:	697b      	ldr	r3, [r7, #20]
 800c092:	699a      	ldr	r2, [r3, #24]
 800c094:	687b      	ldr	r3, [r7, #4]
 800c096:	18d1      	adds	r1, r2, r3
 800c098:	687b      	ldr	r3, [r7, #4]
 800c09a:	683a      	ldr	r2, [r7, #0]
 800c09c:	6978      	ldr	r0, [r7, #20]
 800c09e:	f000 f8d5 	bl	800c24c <prvInsertTimerInActiveList>
 800c0a2:	4603      	mov	r3, r0
 800c0a4:	2b00      	cmp	r3, #0
 800c0a6:	d020      	beq.n	800c0ea <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800c0a8:	2300      	movs	r3, #0
 800c0aa:	9300      	str	r3, [sp, #0]
 800c0ac:	2300      	movs	r3, #0
 800c0ae:	687a      	ldr	r2, [r7, #4]
 800c0b0:	2100      	movs	r1, #0
 800c0b2:	6978      	ldr	r0, [r7, #20]
 800c0b4:	f7ff ff88 	bl	800bfc8 <xTimerGenericCommand>
 800c0b8:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800c0ba:	693b      	ldr	r3, [r7, #16]
 800c0bc:	2b00      	cmp	r3, #0
 800c0be:	d114      	bne.n	800c0ea <prvProcessExpiredTimer+0x86>
	__asm volatile
 800c0c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c0c4:	f383 8811 	msr	BASEPRI, r3
 800c0c8:	f3bf 8f6f 	isb	sy
 800c0cc:	f3bf 8f4f 	dsb	sy
 800c0d0:	60fb      	str	r3, [r7, #12]
}
 800c0d2:	bf00      	nop
 800c0d4:	bf00      	nop
 800c0d6:	e7fd      	b.n	800c0d4 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c0d8:	697b      	ldr	r3, [r7, #20]
 800c0da:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c0de:	f023 0301 	bic.w	r3, r3, #1
 800c0e2:	b2da      	uxtb	r2, r3
 800c0e4:	697b      	ldr	r3, [r7, #20]
 800c0e6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c0ea:	697b      	ldr	r3, [r7, #20]
 800c0ec:	6a1b      	ldr	r3, [r3, #32]
 800c0ee:	6978      	ldr	r0, [r7, #20]
 800c0f0:	4798      	blx	r3
}
 800c0f2:	bf00      	nop
 800c0f4:	3718      	adds	r7, #24
 800c0f6:	46bd      	mov	sp, r7
 800c0f8:	bd80      	pop	{r7, pc}
 800c0fa:	bf00      	nop
 800c0fc:	20001df4 	.word	0x20001df4

0800c100 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800c100:	b580      	push	{r7, lr}
 800c102:	b084      	sub	sp, #16
 800c104:	af00      	add	r7, sp, #0
 800c106:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800c108:	f107 0308 	add.w	r3, r7, #8
 800c10c:	4618      	mov	r0, r3
 800c10e:	f000 f859 	bl	800c1c4 <prvGetNextExpireTime>
 800c112:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800c114:	68bb      	ldr	r3, [r7, #8]
 800c116:	4619      	mov	r1, r3
 800c118:	68f8      	ldr	r0, [r7, #12]
 800c11a:	f000 f805 	bl	800c128 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800c11e:	f000 f8d7 	bl	800c2d0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800c122:	bf00      	nop
 800c124:	e7f0      	b.n	800c108 <prvTimerTask+0x8>
	...

0800c128 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800c128:	b580      	push	{r7, lr}
 800c12a:	b084      	sub	sp, #16
 800c12c:	af00      	add	r7, sp, #0
 800c12e:	6078      	str	r0, [r7, #4]
 800c130:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800c132:	f7ff fa03 	bl	800b53c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800c136:	f107 0308 	add.w	r3, r7, #8
 800c13a:	4618      	mov	r0, r3
 800c13c:	f000 f866 	bl	800c20c <prvSampleTimeNow>
 800c140:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800c142:	68bb      	ldr	r3, [r7, #8]
 800c144:	2b00      	cmp	r3, #0
 800c146:	d130      	bne.n	800c1aa <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800c148:	683b      	ldr	r3, [r7, #0]
 800c14a:	2b00      	cmp	r3, #0
 800c14c:	d10a      	bne.n	800c164 <prvProcessTimerOrBlockTask+0x3c>
 800c14e:	687a      	ldr	r2, [r7, #4]
 800c150:	68fb      	ldr	r3, [r7, #12]
 800c152:	429a      	cmp	r2, r3
 800c154:	d806      	bhi.n	800c164 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800c156:	f7ff f9ff 	bl	800b558 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800c15a:	68f9      	ldr	r1, [r7, #12]
 800c15c:	6878      	ldr	r0, [r7, #4]
 800c15e:	f7ff ff81 	bl	800c064 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800c162:	e024      	b.n	800c1ae <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800c164:	683b      	ldr	r3, [r7, #0]
 800c166:	2b00      	cmp	r3, #0
 800c168:	d008      	beq.n	800c17c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800c16a:	4b13      	ldr	r3, [pc, #76]	@ (800c1b8 <prvProcessTimerOrBlockTask+0x90>)
 800c16c:	681b      	ldr	r3, [r3, #0]
 800c16e:	681b      	ldr	r3, [r3, #0]
 800c170:	2b00      	cmp	r3, #0
 800c172:	d101      	bne.n	800c178 <prvProcessTimerOrBlockTask+0x50>
 800c174:	2301      	movs	r3, #1
 800c176:	e000      	b.n	800c17a <prvProcessTimerOrBlockTask+0x52>
 800c178:	2300      	movs	r3, #0
 800c17a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800c17c:	4b0f      	ldr	r3, [pc, #60]	@ (800c1bc <prvProcessTimerOrBlockTask+0x94>)
 800c17e:	6818      	ldr	r0, [r3, #0]
 800c180:	687a      	ldr	r2, [r7, #4]
 800c182:	68fb      	ldr	r3, [r7, #12]
 800c184:	1ad3      	subs	r3, r2, r3
 800c186:	683a      	ldr	r2, [r7, #0]
 800c188:	4619      	mov	r1, r3
 800c18a:	f7fe ff3d 	bl	800b008 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800c18e:	f7ff f9e3 	bl	800b558 <xTaskResumeAll>
 800c192:	4603      	mov	r3, r0
 800c194:	2b00      	cmp	r3, #0
 800c196:	d10a      	bne.n	800c1ae <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800c198:	4b09      	ldr	r3, [pc, #36]	@ (800c1c0 <prvProcessTimerOrBlockTask+0x98>)
 800c19a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c19e:	601a      	str	r2, [r3, #0]
 800c1a0:	f3bf 8f4f 	dsb	sy
 800c1a4:	f3bf 8f6f 	isb	sy
}
 800c1a8:	e001      	b.n	800c1ae <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800c1aa:	f7ff f9d5 	bl	800b558 <xTaskResumeAll>
}
 800c1ae:	bf00      	nop
 800c1b0:	3710      	adds	r7, #16
 800c1b2:	46bd      	mov	sp, r7
 800c1b4:	bd80      	pop	{r7, pc}
 800c1b6:	bf00      	nop
 800c1b8:	20001df8 	.word	0x20001df8
 800c1bc:	20001dfc 	.word	0x20001dfc
 800c1c0:	e000ed04 	.word	0xe000ed04

0800c1c4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800c1c4:	b480      	push	{r7}
 800c1c6:	b085      	sub	sp, #20
 800c1c8:	af00      	add	r7, sp, #0
 800c1ca:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800c1cc:	4b0e      	ldr	r3, [pc, #56]	@ (800c208 <prvGetNextExpireTime+0x44>)
 800c1ce:	681b      	ldr	r3, [r3, #0]
 800c1d0:	681b      	ldr	r3, [r3, #0]
 800c1d2:	2b00      	cmp	r3, #0
 800c1d4:	d101      	bne.n	800c1da <prvGetNextExpireTime+0x16>
 800c1d6:	2201      	movs	r2, #1
 800c1d8:	e000      	b.n	800c1dc <prvGetNextExpireTime+0x18>
 800c1da:	2200      	movs	r2, #0
 800c1dc:	687b      	ldr	r3, [r7, #4]
 800c1de:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800c1e0:	687b      	ldr	r3, [r7, #4]
 800c1e2:	681b      	ldr	r3, [r3, #0]
 800c1e4:	2b00      	cmp	r3, #0
 800c1e6:	d105      	bne.n	800c1f4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800c1e8:	4b07      	ldr	r3, [pc, #28]	@ (800c208 <prvGetNextExpireTime+0x44>)
 800c1ea:	681b      	ldr	r3, [r3, #0]
 800c1ec:	68db      	ldr	r3, [r3, #12]
 800c1ee:	681b      	ldr	r3, [r3, #0]
 800c1f0:	60fb      	str	r3, [r7, #12]
 800c1f2:	e001      	b.n	800c1f8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800c1f4:	2300      	movs	r3, #0
 800c1f6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800c1f8:	68fb      	ldr	r3, [r7, #12]
}
 800c1fa:	4618      	mov	r0, r3
 800c1fc:	3714      	adds	r7, #20
 800c1fe:	46bd      	mov	sp, r7
 800c200:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c204:	4770      	bx	lr
 800c206:	bf00      	nop
 800c208:	20001df4 	.word	0x20001df4

0800c20c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800c20c:	b580      	push	{r7, lr}
 800c20e:	b084      	sub	sp, #16
 800c210:	af00      	add	r7, sp, #0
 800c212:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800c214:	f7ff fa3e 	bl	800b694 <xTaskGetTickCount>
 800c218:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800c21a:	4b0b      	ldr	r3, [pc, #44]	@ (800c248 <prvSampleTimeNow+0x3c>)
 800c21c:	681b      	ldr	r3, [r3, #0]
 800c21e:	68fa      	ldr	r2, [r7, #12]
 800c220:	429a      	cmp	r2, r3
 800c222:	d205      	bcs.n	800c230 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800c224:	f000 f93a 	bl	800c49c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800c228:	687b      	ldr	r3, [r7, #4]
 800c22a:	2201      	movs	r2, #1
 800c22c:	601a      	str	r2, [r3, #0]
 800c22e:	e002      	b.n	800c236 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800c230:	687b      	ldr	r3, [r7, #4]
 800c232:	2200      	movs	r2, #0
 800c234:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800c236:	4a04      	ldr	r2, [pc, #16]	@ (800c248 <prvSampleTimeNow+0x3c>)
 800c238:	68fb      	ldr	r3, [r7, #12]
 800c23a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800c23c:	68fb      	ldr	r3, [r7, #12]
}
 800c23e:	4618      	mov	r0, r3
 800c240:	3710      	adds	r7, #16
 800c242:	46bd      	mov	sp, r7
 800c244:	bd80      	pop	{r7, pc}
 800c246:	bf00      	nop
 800c248:	20001e04 	.word	0x20001e04

0800c24c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800c24c:	b580      	push	{r7, lr}
 800c24e:	b086      	sub	sp, #24
 800c250:	af00      	add	r7, sp, #0
 800c252:	60f8      	str	r0, [r7, #12]
 800c254:	60b9      	str	r1, [r7, #8]
 800c256:	607a      	str	r2, [r7, #4]
 800c258:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800c25a:	2300      	movs	r3, #0
 800c25c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800c25e:	68fb      	ldr	r3, [r7, #12]
 800c260:	68ba      	ldr	r2, [r7, #8]
 800c262:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800c264:	68fb      	ldr	r3, [r7, #12]
 800c266:	68fa      	ldr	r2, [r7, #12]
 800c268:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800c26a:	68ba      	ldr	r2, [r7, #8]
 800c26c:	687b      	ldr	r3, [r7, #4]
 800c26e:	429a      	cmp	r2, r3
 800c270:	d812      	bhi.n	800c298 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c272:	687a      	ldr	r2, [r7, #4]
 800c274:	683b      	ldr	r3, [r7, #0]
 800c276:	1ad2      	subs	r2, r2, r3
 800c278:	68fb      	ldr	r3, [r7, #12]
 800c27a:	699b      	ldr	r3, [r3, #24]
 800c27c:	429a      	cmp	r2, r3
 800c27e:	d302      	bcc.n	800c286 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800c280:	2301      	movs	r3, #1
 800c282:	617b      	str	r3, [r7, #20]
 800c284:	e01b      	b.n	800c2be <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800c286:	4b10      	ldr	r3, [pc, #64]	@ (800c2c8 <prvInsertTimerInActiveList+0x7c>)
 800c288:	681a      	ldr	r2, [r3, #0]
 800c28a:	68fb      	ldr	r3, [r7, #12]
 800c28c:	3304      	adds	r3, #4
 800c28e:	4619      	mov	r1, r3
 800c290:	4610      	mov	r0, r2
 800c292:	f7fe f8ae 	bl	800a3f2 <vListInsert>
 800c296:	e012      	b.n	800c2be <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800c298:	687a      	ldr	r2, [r7, #4]
 800c29a:	683b      	ldr	r3, [r7, #0]
 800c29c:	429a      	cmp	r2, r3
 800c29e:	d206      	bcs.n	800c2ae <prvInsertTimerInActiveList+0x62>
 800c2a0:	68ba      	ldr	r2, [r7, #8]
 800c2a2:	683b      	ldr	r3, [r7, #0]
 800c2a4:	429a      	cmp	r2, r3
 800c2a6:	d302      	bcc.n	800c2ae <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800c2a8:	2301      	movs	r3, #1
 800c2aa:	617b      	str	r3, [r7, #20]
 800c2ac:	e007      	b.n	800c2be <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800c2ae:	4b07      	ldr	r3, [pc, #28]	@ (800c2cc <prvInsertTimerInActiveList+0x80>)
 800c2b0:	681a      	ldr	r2, [r3, #0]
 800c2b2:	68fb      	ldr	r3, [r7, #12]
 800c2b4:	3304      	adds	r3, #4
 800c2b6:	4619      	mov	r1, r3
 800c2b8:	4610      	mov	r0, r2
 800c2ba:	f7fe f89a 	bl	800a3f2 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800c2be:	697b      	ldr	r3, [r7, #20]
}
 800c2c0:	4618      	mov	r0, r3
 800c2c2:	3718      	adds	r7, #24
 800c2c4:	46bd      	mov	sp, r7
 800c2c6:	bd80      	pop	{r7, pc}
 800c2c8:	20001df8 	.word	0x20001df8
 800c2cc:	20001df4 	.word	0x20001df4

0800c2d0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800c2d0:	b580      	push	{r7, lr}
 800c2d2:	b08e      	sub	sp, #56	@ 0x38
 800c2d4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800c2d6:	e0ce      	b.n	800c476 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800c2d8:	687b      	ldr	r3, [r7, #4]
 800c2da:	2b00      	cmp	r3, #0
 800c2dc:	da19      	bge.n	800c312 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800c2de:	1d3b      	adds	r3, r7, #4
 800c2e0:	3304      	adds	r3, #4
 800c2e2:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800c2e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c2e6:	2b00      	cmp	r3, #0
 800c2e8:	d10b      	bne.n	800c302 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800c2ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c2ee:	f383 8811 	msr	BASEPRI, r3
 800c2f2:	f3bf 8f6f 	isb	sy
 800c2f6:	f3bf 8f4f 	dsb	sy
 800c2fa:	61fb      	str	r3, [r7, #28]
}
 800c2fc:	bf00      	nop
 800c2fe:	bf00      	nop
 800c300:	e7fd      	b.n	800c2fe <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800c302:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c304:	681b      	ldr	r3, [r3, #0]
 800c306:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c308:	6850      	ldr	r0, [r2, #4]
 800c30a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c30c:	6892      	ldr	r2, [r2, #8]
 800c30e:	4611      	mov	r1, r2
 800c310:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800c312:	687b      	ldr	r3, [r7, #4]
 800c314:	2b00      	cmp	r3, #0
 800c316:	f2c0 80ae 	blt.w	800c476 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800c31a:	68fb      	ldr	r3, [r7, #12]
 800c31c:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800c31e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c320:	695b      	ldr	r3, [r3, #20]
 800c322:	2b00      	cmp	r3, #0
 800c324:	d004      	beq.n	800c330 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c326:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c328:	3304      	adds	r3, #4
 800c32a:	4618      	mov	r0, r3
 800c32c:	f7fe f89a 	bl	800a464 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800c330:	463b      	mov	r3, r7
 800c332:	4618      	mov	r0, r3
 800c334:	f7ff ff6a 	bl	800c20c <prvSampleTimeNow>
 800c338:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800c33a:	687b      	ldr	r3, [r7, #4]
 800c33c:	2b09      	cmp	r3, #9
 800c33e:	f200 8097 	bhi.w	800c470 <prvProcessReceivedCommands+0x1a0>
 800c342:	a201      	add	r2, pc, #4	@ (adr r2, 800c348 <prvProcessReceivedCommands+0x78>)
 800c344:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c348:	0800c371 	.word	0x0800c371
 800c34c:	0800c371 	.word	0x0800c371
 800c350:	0800c371 	.word	0x0800c371
 800c354:	0800c3e7 	.word	0x0800c3e7
 800c358:	0800c3fb 	.word	0x0800c3fb
 800c35c:	0800c447 	.word	0x0800c447
 800c360:	0800c371 	.word	0x0800c371
 800c364:	0800c371 	.word	0x0800c371
 800c368:	0800c3e7 	.word	0x0800c3e7
 800c36c:	0800c3fb 	.word	0x0800c3fb
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800c370:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c372:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c376:	f043 0301 	orr.w	r3, r3, #1
 800c37a:	b2da      	uxtb	r2, r3
 800c37c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c37e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800c382:	68ba      	ldr	r2, [r7, #8]
 800c384:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c386:	699b      	ldr	r3, [r3, #24]
 800c388:	18d1      	adds	r1, r2, r3
 800c38a:	68bb      	ldr	r3, [r7, #8]
 800c38c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c38e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c390:	f7ff ff5c 	bl	800c24c <prvInsertTimerInActiveList>
 800c394:	4603      	mov	r3, r0
 800c396:	2b00      	cmp	r3, #0
 800c398:	d06c      	beq.n	800c474 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c39a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c39c:	6a1b      	ldr	r3, [r3, #32]
 800c39e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c3a0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c3a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c3a4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c3a8:	f003 0304 	and.w	r3, r3, #4
 800c3ac:	2b00      	cmp	r3, #0
 800c3ae:	d061      	beq.n	800c474 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800c3b0:	68ba      	ldr	r2, [r7, #8]
 800c3b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c3b4:	699b      	ldr	r3, [r3, #24]
 800c3b6:	441a      	add	r2, r3
 800c3b8:	2300      	movs	r3, #0
 800c3ba:	9300      	str	r3, [sp, #0]
 800c3bc:	2300      	movs	r3, #0
 800c3be:	2100      	movs	r1, #0
 800c3c0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c3c2:	f7ff fe01 	bl	800bfc8 <xTimerGenericCommand>
 800c3c6:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800c3c8:	6a3b      	ldr	r3, [r7, #32]
 800c3ca:	2b00      	cmp	r3, #0
 800c3cc:	d152      	bne.n	800c474 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800c3ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c3d2:	f383 8811 	msr	BASEPRI, r3
 800c3d6:	f3bf 8f6f 	isb	sy
 800c3da:	f3bf 8f4f 	dsb	sy
 800c3de:	61bb      	str	r3, [r7, #24]
}
 800c3e0:	bf00      	nop
 800c3e2:	bf00      	nop
 800c3e4:	e7fd      	b.n	800c3e2 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c3e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c3e8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c3ec:	f023 0301 	bic.w	r3, r3, #1
 800c3f0:	b2da      	uxtb	r2, r3
 800c3f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c3f4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800c3f8:	e03d      	b.n	800c476 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800c3fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c3fc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c400:	f043 0301 	orr.w	r3, r3, #1
 800c404:	b2da      	uxtb	r2, r3
 800c406:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c408:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800c40c:	68ba      	ldr	r2, [r7, #8]
 800c40e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c410:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800c412:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c414:	699b      	ldr	r3, [r3, #24]
 800c416:	2b00      	cmp	r3, #0
 800c418:	d10b      	bne.n	800c432 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800c41a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c41e:	f383 8811 	msr	BASEPRI, r3
 800c422:	f3bf 8f6f 	isb	sy
 800c426:	f3bf 8f4f 	dsb	sy
 800c42a:	617b      	str	r3, [r7, #20]
}
 800c42c:	bf00      	nop
 800c42e:	bf00      	nop
 800c430:	e7fd      	b.n	800c42e <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800c432:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c434:	699a      	ldr	r2, [r3, #24]
 800c436:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c438:	18d1      	adds	r1, r2, r3
 800c43a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c43c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c43e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c440:	f7ff ff04 	bl	800c24c <prvInsertTimerInActiveList>
					break;
 800c444:	e017      	b.n	800c476 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800c446:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c448:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c44c:	f003 0302 	and.w	r3, r3, #2
 800c450:	2b00      	cmp	r3, #0
 800c452:	d103      	bne.n	800c45c <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800c454:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c456:	f000 fbed 	bl	800cc34 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800c45a:	e00c      	b.n	800c476 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c45c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c45e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c462:	f023 0301 	bic.w	r3, r3, #1
 800c466:	b2da      	uxtb	r2, r3
 800c468:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c46a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800c46e:	e002      	b.n	800c476 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800c470:	bf00      	nop
 800c472:	e000      	b.n	800c476 <prvProcessReceivedCommands+0x1a6>
					break;
 800c474:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800c476:	4b08      	ldr	r3, [pc, #32]	@ (800c498 <prvProcessReceivedCommands+0x1c8>)
 800c478:	681b      	ldr	r3, [r3, #0]
 800c47a:	1d39      	adds	r1, r7, #4
 800c47c:	2200      	movs	r2, #0
 800c47e:	4618      	mov	r0, r3
 800c480:	f7fe fb00 	bl	800aa84 <xQueueReceive>
 800c484:	4603      	mov	r3, r0
 800c486:	2b00      	cmp	r3, #0
 800c488:	f47f af26 	bne.w	800c2d8 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800c48c:	bf00      	nop
 800c48e:	bf00      	nop
 800c490:	3730      	adds	r7, #48	@ 0x30
 800c492:	46bd      	mov	sp, r7
 800c494:	bd80      	pop	{r7, pc}
 800c496:	bf00      	nop
 800c498:	20001dfc 	.word	0x20001dfc

0800c49c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800c49c:	b580      	push	{r7, lr}
 800c49e:	b088      	sub	sp, #32
 800c4a0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800c4a2:	e049      	b.n	800c538 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800c4a4:	4b2e      	ldr	r3, [pc, #184]	@ (800c560 <prvSwitchTimerLists+0xc4>)
 800c4a6:	681b      	ldr	r3, [r3, #0]
 800c4a8:	68db      	ldr	r3, [r3, #12]
 800c4aa:	681b      	ldr	r3, [r3, #0]
 800c4ac:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c4ae:	4b2c      	ldr	r3, [pc, #176]	@ (800c560 <prvSwitchTimerLists+0xc4>)
 800c4b0:	681b      	ldr	r3, [r3, #0]
 800c4b2:	68db      	ldr	r3, [r3, #12]
 800c4b4:	68db      	ldr	r3, [r3, #12]
 800c4b6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c4b8:	68fb      	ldr	r3, [r7, #12]
 800c4ba:	3304      	adds	r3, #4
 800c4bc:	4618      	mov	r0, r3
 800c4be:	f7fd ffd1 	bl	800a464 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c4c2:	68fb      	ldr	r3, [r7, #12]
 800c4c4:	6a1b      	ldr	r3, [r3, #32]
 800c4c6:	68f8      	ldr	r0, [r7, #12]
 800c4c8:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c4ca:	68fb      	ldr	r3, [r7, #12]
 800c4cc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c4d0:	f003 0304 	and.w	r3, r3, #4
 800c4d4:	2b00      	cmp	r3, #0
 800c4d6:	d02f      	beq.n	800c538 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800c4d8:	68fb      	ldr	r3, [r7, #12]
 800c4da:	699b      	ldr	r3, [r3, #24]
 800c4dc:	693a      	ldr	r2, [r7, #16]
 800c4de:	4413      	add	r3, r2
 800c4e0:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800c4e2:	68ba      	ldr	r2, [r7, #8]
 800c4e4:	693b      	ldr	r3, [r7, #16]
 800c4e6:	429a      	cmp	r2, r3
 800c4e8:	d90e      	bls.n	800c508 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800c4ea:	68fb      	ldr	r3, [r7, #12]
 800c4ec:	68ba      	ldr	r2, [r7, #8]
 800c4ee:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800c4f0:	68fb      	ldr	r3, [r7, #12]
 800c4f2:	68fa      	ldr	r2, [r7, #12]
 800c4f4:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800c4f6:	4b1a      	ldr	r3, [pc, #104]	@ (800c560 <prvSwitchTimerLists+0xc4>)
 800c4f8:	681a      	ldr	r2, [r3, #0]
 800c4fa:	68fb      	ldr	r3, [r7, #12]
 800c4fc:	3304      	adds	r3, #4
 800c4fe:	4619      	mov	r1, r3
 800c500:	4610      	mov	r0, r2
 800c502:	f7fd ff76 	bl	800a3f2 <vListInsert>
 800c506:	e017      	b.n	800c538 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800c508:	2300      	movs	r3, #0
 800c50a:	9300      	str	r3, [sp, #0]
 800c50c:	2300      	movs	r3, #0
 800c50e:	693a      	ldr	r2, [r7, #16]
 800c510:	2100      	movs	r1, #0
 800c512:	68f8      	ldr	r0, [r7, #12]
 800c514:	f7ff fd58 	bl	800bfc8 <xTimerGenericCommand>
 800c518:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800c51a:	687b      	ldr	r3, [r7, #4]
 800c51c:	2b00      	cmp	r3, #0
 800c51e:	d10b      	bne.n	800c538 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800c520:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c524:	f383 8811 	msr	BASEPRI, r3
 800c528:	f3bf 8f6f 	isb	sy
 800c52c:	f3bf 8f4f 	dsb	sy
 800c530:	603b      	str	r3, [r7, #0]
}
 800c532:	bf00      	nop
 800c534:	bf00      	nop
 800c536:	e7fd      	b.n	800c534 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800c538:	4b09      	ldr	r3, [pc, #36]	@ (800c560 <prvSwitchTimerLists+0xc4>)
 800c53a:	681b      	ldr	r3, [r3, #0]
 800c53c:	681b      	ldr	r3, [r3, #0]
 800c53e:	2b00      	cmp	r3, #0
 800c540:	d1b0      	bne.n	800c4a4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800c542:	4b07      	ldr	r3, [pc, #28]	@ (800c560 <prvSwitchTimerLists+0xc4>)
 800c544:	681b      	ldr	r3, [r3, #0]
 800c546:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800c548:	4b06      	ldr	r3, [pc, #24]	@ (800c564 <prvSwitchTimerLists+0xc8>)
 800c54a:	681b      	ldr	r3, [r3, #0]
 800c54c:	4a04      	ldr	r2, [pc, #16]	@ (800c560 <prvSwitchTimerLists+0xc4>)
 800c54e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800c550:	4a04      	ldr	r2, [pc, #16]	@ (800c564 <prvSwitchTimerLists+0xc8>)
 800c552:	697b      	ldr	r3, [r7, #20]
 800c554:	6013      	str	r3, [r2, #0]
}
 800c556:	bf00      	nop
 800c558:	3718      	adds	r7, #24
 800c55a:	46bd      	mov	sp, r7
 800c55c:	bd80      	pop	{r7, pc}
 800c55e:	bf00      	nop
 800c560:	20001df4 	.word	0x20001df4
 800c564:	20001df8 	.word	0x20001df8

0800c568 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800c568:	b580      	push	{r7, lr}
 800c56a:	b082      	sub	sp, #8
 800c56c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800c56e:	f000 f96b 	bl	800c848 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800c572:	4b15      	ldr	r3, [pc, #84]	@ (800c5c8 <prvCheckForValidListAndQueue+0x60>)
 800c574:	681b      	ldr	r3, [r3, #0]
 800c576:	2b00      	cmp	r3, #0
 800c578:	d120      	bne.n	800c5bc <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800c57a:	4814      	ldr	r0, [pc, #80]	@ (800c5cc <prvCheckForValidListAndQueue+0x64>)
 800c57c:	f7fd fee8 	bl	800a350 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800c580:	4813      	ldr	r0, [pc, #76]	@ (800c5d0 <prvCheckForValidListAndQueue+0x68>)
 800c582:	f7fd fee5 	bl	800a350 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800c586:	4b13      	ldr	r3, [pc, #76]	@ (800c5d4 <prvCheckForValidListAndQueue+0x6c>)
 800c588:	4a10      	ldr	r2, [pc, #64]	@ (800c5cc <prvCheckForValidListAndQueue+0x64>)
 800c58a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800c58c:	4b12      	ldr	r3, [pc, #72]	@ (800c5d8 <prvCheckForValidListAndQueue+0x70>)
 800c58e:	4a10      	ldr	r2, [pc, #64]	@ (800c5d0 <prvCheckForValidListAndQueue+0x68>)
 800c590:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800c592:	2300      	movs	r3, #0
 800c594:	9300      	str	r3, [sp, #0]
 800c596:	4b11      	ldr	r3, [pc, #68]	@ (800c5dc <prvCheckForValidListAndQueue+0x74>)
 800c598:	4a11      	ldr	r2, [pc, #68]	@ (800c5e0 <prvCheckForValidListAndQueue+0x78>)
 800c59a:	2110      	movs	r1, #16
 800c59c:	200a      	movs	r0, #10
 800c59e:	f7fd fff5 	bl	800a58c <xQueueGenericCreateStatic>
 800c5a2:	4603      	mov	r3, r0
 800c5a4:	4a08      	ldr	r2, [pc, #32]	@ (800c5c8 <prvCheckForValidListAndQueue+0x60>)
 800c5a6:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800c5a8:	4b07      	ldr	r3, [pc, #28]	@ (800c5c8 <prvCheckForValidListAndQueue+0x60>)
 800c5aa:	681b      	ldr	r3, [r3, #0]
 800c5ac:	2b00      	cmp	r3, #0
 800c5ae:	d005      	beq.n	800c5bc <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800c5b0:	4b05      	ldr	r3, [pc, #20]	@ (800c5c8 <prvCheckForValidListAndQueue+0x60>)
 800c5b2:	681b      	ldr	r3, [r3, #0]
 800c5b4:	490b      	ldr	r1, [pc, #44]	@ (800c5e4 <prvCheckForValidListAndQueue+0x7c>)
 800c5b6:	4618      	mov	r0, r3
 800c5b8:	f7fe fcfc 	bl	800afb4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800c5bc:	f000 f976 	bl	800c8ac <vPortExitCritical>
}
 800c5c0:	bf00      	nop
 800c5c2:	46bd      	mov	sp, r7
 800c5c4:	bd80      	pop	{r7, pc}
 800c5c6:	bf00      	nop
 800c5c8:	20001dfc 	.word	0x20001dfc
 800c5cc:	20001dcc 	.word	0x20001dcc
 800c5d0:	20001de0 	.word	0x20001de0
 800c5d4:	20001df4 	.word	0x20001df4
 800c5d8:	20001df8 	.word	0x20001df8
 800c5dc:	20001ea8 	.word	0x20001ea8
 800c5e0:	20001e08 	.word	0x20001e08
 800c5e4:	0800da14 	.word	0x0800da14

0800c5e8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800c5e8:	b480      	push	{r7}
 800c5ea:	b085      	sub	sp, #20
 800c5ec:	af00      	add	r7, sp, #0
 800c5ee:	60f8      	str	r0, [r7, #12]
 800c5f0:	60b9      	str	r1, [r7, #8]
 800c5f2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800c5f4:	68fb      	ldr	r3, [r7, #12]
 800c5f6:	3b04      	subs	r3, #4
 800c5f8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800c5fa:	68fb      	ldr	r3, [r7, #12]
 800c5fc:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800c600:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c602:	68fb      	ldr	r3, [r7, #12]
 800c604:	3b04      	subs	r3, #4
 800c606:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800c608:	68bb      	ldr	r3, [r7, #8]
 800c60a:	f023 0201 	bic.w	r2, r3, #1
 800c60e:	68fb      	ldr	r3, [r7, #12]
 800c610:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c612:	68fb      	ldr	r3, [r7, #12]
 800c614:	3b04      	subs	r3, #4
 800c616:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800c618:	4a0c      	ldr	r2, [pc, #48]	@ (800c64c <pxPortInitialiseStack+0x64>)
 800c61a:	68fb      	ldr	r3, [r7, #12]
 800c61c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800c61e:	68fb      	ldr	r3, [r7, #12]
 800c620:	3b14      	subs	r3, #20
 800c622:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800c624:	687a      	ldr	r2, [r7, #4]
 800c626:	68fb      	ldr	r3, [r7, #12]
 800c628:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800c62a:	68fb      	ldr	r3, [r7, #12]
 800c62c:	3b04      	subs	r3, #4
 800c62e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800c630:	68fb      	ldr	r3, [r7, #12]
 800c632:	f06f 0202 	mvn.w	r2, #2
 800c636:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800c638:	68fb      	ldr	r3, [r7, #12]
 800c63a:	3b20      	subs	r3, #32
 800c63c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800c63e:	68fb      	ldr	r3, [r7, #12]
}
 800c640:	4618      	mov	r0, r3
 800c642:	3714      	adds	r7, #20
 800c644:	46bd      	mov	sp, r7
 800c646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c64a:	4770      	bx	lr
 800c64c:	0800c651 	.word	0x0800c651

0800c650 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800c650:	b480      	push	{r7}
 800c652:	b085      	sub	sp, #20
 800c654:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800c656:	2300      	movs	r3, #0
 800c658:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800c65a:	4b13      	ldr	r3, [pc, #76]	@ (800c6a8 <prvTaskExitError+0x58>)
 800c65c:	681b      	ldr	r3, [r3, #0]
 800c65e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c662:	d00b      	beq.n	800c67c <prvTaskExitError+0x2c>
	__asm volatile
 800c664:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c668:	f383 8811 	msr	BASEPRI, r3
 800c66c:	f3bf 8f6f 	isb	sy
 800c670:	f3bf 8f4f 	dsb	sy
 800c674:	60fb      	str	r3, [r7, #12]
}
 800c676:	bf00      	nop
 800c678:	bf00      	nop
 800c67a:	e7fd      	b.n	800c678 <prvTaskExitError+0x28>
	__asm volatile
 800c67c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c680:	f383 8811 	msr	BASEPRI, r3
 800c684:	f3bf 8f6f 	isb	sy
 800c688:	f3bf 8f4f 	dsb	sy
 800c68c:	60bb      	str	r3, [r7, #8]
}
 800c68e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800c690:	bf00      	nop
 800c692:	687b      	ldr	r3, [r7, #4]
 800c694:	2b00      	cmp	r3, #0
 800c696:	d0fc      	beq.n	800c692 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800c698:	bf00      	nop
 800c69a:	bf00      	nop
 800c69c:	3714      	adds	r7, #20
 800c69e:	46bd      	mov	sp, r7
 800c6a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6a4:	4770      	bx	lr
 800c6a6:	bf00      	nop
 800c6a8:	20000060 	.word	0x20000060
 800c6ac:	00000000 	.word	0x00000000

0800c6b0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800c6b0:	4b07      	ldr	r3, [pc, #28]	@ (800c6d0 <pxCurrentTCBConst2>)
 800c6b2:	6819      	ldr	r1, [r3, #0]
 800c6b4:	6808      	ldr	r0, [r1, #0]
 800c6b6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c6ba:	f380 8809 	msr	PSP, r0
 800c6be:	f3bf 8f6f 	isb	sy
 800c6c2:	f04f 0000 	mov.w	r0, #0
 800c6c6:	f380 8811 	msr	BASEPRI, r0
 800c6ca:	4770      	bx	lr
 800c6cc:	f3af 8000 	nop.w

0800c6d0 <pxCurrentTCBConst2>:
 800c6d0:	200018cc 	.word	0x200018cc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800c6d4:	bf00      	nop
 800c6d6:	bf00      	nop

0800c6d8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800c6d8:	4808      	ldr	r0, [pc, #32]	@ (800c6fc <prvPortStartFirstTask+0x24>)
 800c6da:	6800      	ldr	r0, [r0, #0]
 800c6dc:	6800      	ldr	r0, [r0, #0]
 800c6de:	f380 8808 	msr	MSP, r0
 800c6e2:	f04f 0000 	mov.w	r0, #0
 800c6e6:	f380 8814 	msr	CONTROL, r0
 800c6ea:	b662      	cpsie	i
 800c6ec:	b661      	cpsie	f
 800c6ee:	f3bf 8f4f 	dsb	sy
 800c6f2:	f3bf 8f6f 	isb	sy
 800c6f6:	df00      	svc	0
 800c6f8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800c6fa:	bf00      	nop
 800c6fc:	e000ed08 	.word	0xe000ed08

0800c700 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800c700:	b580      	push	{r7, lr}
 800c702:	b086      	sub	sp, #24
 800c704:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800c706:	4b47      	ldr	r3, [pc, #284]	@ (800c824 <xPortStartScheduler+0x124>)
 800c708:	681b      	ldr	r3, [r3, #0]
 800c70a:	4a47      	ldr	r2, [pc, #284]	@ (800c828 <xPortStartScheduler+0x128>)
 800c70c:	4293      	cmp	r3, r2
 800c70e:	d10b      	bne.n	800c728 <xPortStartScheduler+0x28>
	__asm volatile
 800c710:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c714:	f383 8811 	msr	BASEPRI, r3
 800c718:	f3bf 8f6f 	isb	sy
 800c71c:	f3bf 8f4f 	dsb	sy
 800c720:	60fb      	str	r3, [r7, #12]
}
 800c722:	bf00      	nop
 800c724:	bf00      	nop
 800c726:	e7fd      	b.n	800c724 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800c728:	4b3e      	ldr	r3, [pc, #248]	@ (800c824 <xPortStartScheduler+0x124>)
 800c72a:	681b      	ldr	r3, [r3, #0]
 800c72c:	4a3f      	ldr	r2, [pc, #252]	@ (800c82c <xPortStartScheduler+0x12c>)
 800c72e:	4293      	cmp	r3, r2
 800c730:	d10b      	bne.n	800c74a <xPortStartScheduler+0x4a>
	__asm volatile
 800c732:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c736:	f383 8811 	msr	BASEPRI, r3
 800c73a:	f3bf 8f6f 	isb	sy
 800c73e:	f3bf 8f4f 	dsb	sy
 800c742:	613b      	str	r3, [r7, #16]
}
 800c744:	bf00      	nop
 800c746:	bf00      	nop
 800c748:	e7fd      	b.n	800c746 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800c74a:	4b39      	ldr	r3, [pc, #228]	@ (800c830 <xPortStartScheduler+0x130>)
 800c74c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800c74e:	697b      	ldr	r3, [r7, #20]
 800c750:	781b      	ldrb	r3, [r3, #0]
 800c752:	b2db      	uxtb	r3, r3
 800c754:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800c756:	697b      	ldr	r3, [r7, #20]
 800c758:	22ff      	movs	r2, #255	@ 0xff
 800c75a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800c75c:	697b      	ldr	r3, [r7, #20]
 800c75e:	781b      	ldrb	r3, [r3, #0]
 800c760:	b2db      	uxtb	r3, r3
 800c762:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800c764:	78fb      	ldrb	r3, [r7, #3]
 800c766:	b2db      	uxtb	r3, r3
 800c768:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800c76c:	b2da      	uxtb	r2, r3
 800c76e:	4b31      	ldr	r3, [pc, #196]	@ (800c834 <xPortStartScheduler+0x134>)
 800c770:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800c772:	4b31      	ldr	r3, [pc, #196]	@ (800c838 <xPortStartScheduler+0x138>)
 800c774:	2207      	movs	r2, #7
 800c776:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c778:	e009      	b.n	800c78e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800c77a:	4b2f      	ldr	r3, [pc, #188]	@ (800c838 <xPortStartScheduler+0x138>)
 800c77c:	681b      	ldr	r3, [r3, #0]
 800c77e:	3b01      	subs	r3, #1
 800c780:	4a2d      	ldr	r2, [pc, #180]	@ (800c838 <xPortStartScheduler+0x138>)
 800c782:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800c784:	78fb      	ldrb	r3, [r7, #3]
 800c786:	b2db      	uxtb	r3, r3
 800c788:	005b      	lsls	r3, r3, #1
 800c78a:	b2db      	uxtb	r3, r3
 800c78c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c78e:	78fb      	ldrb	r3, [r7, #3]
 800c790:	b2db      	uxtb	r3, r3
 800c792:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c796:	2b80      	cmp	r3, #128	@ 0x80
 800c798:	d0ef      	beq.n	800c77a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800c79a:	4b27      	ldr	r3, [pc, #156]	@ (800c838 <xPortStartScheduler+0x138>)
 800c79c:	681b      	ldr	r3, [r3, #0]
 800c79e:	f1c3 0307 	rsb	r3, r3, #7
 800c7a2:	2b04      	cmp	r3, #4
 800c7a4:	d00b      	beq.n	800c7be <xPortStartScheduler+0xbe>
	__asm volatile
 800c7a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c7aa:	f383 8811 	msr	BASEPRI, r3
 800c7ae:	f3bf 8f6f 	isb	sy
 800c7b2:	f3bf 8f4f 	dsb	sy
 800c7b6:	60bb      	str	r3, [r7, #8]
}
 800c7b8:	bf00      	nop
 800c7ba:	bf00      	nop
 800c7bc:	e7fd      	b.n	800c7ba <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800c7be:	4b1e      	ldr	r3, [pc, #120]	@ (800c838 <xPortStartScheduler+0x138>)
 800c7c0:	681b      	ldr	r3, [r3, #0]
 800c7c2:	021b      	lsls	r3, r3, #8
 800c7c4:	4a1c      	ldr	r2, [pc, #112]	@ (800c838 <xPortStartScheduler+0x138>)
 800c7c6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800c7c8:	4b1b      	ldr	r3, [pc, #108]	@ (800c838 <xPortStartScheduler+0x138>)
 800c7ca:	681b      	ldr	r3, [r3, #0]
 800c7cc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800c7d0:	4a19      	ldr	r2, [pc, #100]	@ (800c838 <xPortStartScheduler+0x138>)
 800c7d2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800c7d4:	687b      	ldr	r3, [r7, #4]
 800c7d6:	b2da      	uxtb	r2, r3
 800c7d8:	697b      	ldr	r3, [r7, #20]
 800c7da:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800c7dc:	4b17      	ldr	r3, [pc, #92]	@ (800c83c <xPortStartScheduler+0x13c>)
 800c7de:	681b      	ldr	r3, [r3, #0]
 800c7e0:	4a16      	ldr	r2, [pc, #88]	@ (800c83c <xPortStartScheduler+0x13c>)
 800c7e2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800c7e6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800c7e8:	4b14      	ldr	r3, [pc, #80]	@ (800c83c <xPortStartScheduler+0x13c>)
 800c7ea:	681b      	ldr	r3, [r3, #0]
 800c7ec:	4a13      	ldr	r2, [pc, #76]	@ (800c83c <xPortStartScheduler+0x13c>)
 800c7ee:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800c7f2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800c7f4:	f000 f8da 	bl	800c9ac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800c7f8:	4b11      	ldr	r3, [pc, #68]	@ (800c840 <xPortStartScheduler+0x140>)
 800c7fa:	2200      	movs	r2, #0
 800c7fc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800c7fe:	f000 f8f9 	bl	800c9f4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800c802:	4b10      	ldr	r3, [pc, #64]	@ (800c844 <xPortStartScheduler+0x144>)
 800c804:	681b      	ldr	r3, [r3, #0]
 800c806:	4a0f      	ldr	r2, [pc, #60]	@ (800c844 <xPortStartScheduler+0x144>)
 800c808:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800c80c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800c80e:	f7ff ff63 	bl	800c6d8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800c812:	f7ff f809 	bl	800b828 <vTaskSwitchContext>
	prvTaskExitError();
 800c816:	f7ff ff1b 	bl	800c650 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800c81a:	2300      	movs	r3, #0
}
 800c81c:	4618      	mov	r0, r3
 800c81e:	3718      	adds	r7, #24
 800c820:	46bd      	mov	sp, r7
 800c822:	bd80      	pop	{r7, pc}
 800c824:	e000ed00 	.word	0xe000ed00
 800c828:	410fc271 	.word	0x410fc271
 800c82c:	410fc270 	.word	0x410fc270
 800c830:	e000e400 	.word	0xe000e400
 800c834:	20001ef8 	.word	0x20001ef8
 800c838:	20001efc 	.word	0x20001efc
 800c83c:	e000ed20 	.word	0xe000ed20
 800c840:	20000060 	.word	0x20000060
 800c844:	e000ef34 	.word	0xe000ef34

0800c848 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800c848:	b480      	push	{r7}
 800c84a:	b083      	sub	sp, #12
 800c84c:	af00      	add	r7, sp, #0
	__asm volatile
 800c84e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c852:	f383 8811 	msr	BASEPRI, r3
 800c856:	f3bf 8f6f 	isb	sy
 800c85a:	f3bf 8f4f 	dsb	sy
 800c85e:	607b      	str	r3, [r7, #4]
}
 800c860:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800c862:	4b10      	ldr	r3, [pc, #64]	@ (800c8a4 <vPortEnterCritical+0x5c>)
 800c864:	681b      	ldr	r3, [r3, #0]
 800c866:	3301      	adds	r3, #1
 800c868:	4a0e      	ldr	r2, [pc, #56]	@ (800c8a4 <vPortEnterCritical+0x5c>)
 800c86a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800c86c:	4b0d      	ldr	r3, [pc, #52]	@ (800c8a4 <vPortEnterCritical+0x5c>)
 800c86e:	681b      	ldr	r3, [r3, #0]
 800c870:	2b01      	cmp	r3, #1
 800c872:	d110      	bne.n	800c896 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800c874:	4b0c      	ldr	r3, [pc, #48]	@ (800c8a8 <vPortEnterCritical+0x60>)
 800c876:	681b      	ldr	r3, [r3, #0]
 800c878:	b2db      	uxtb	r3, r3
 800c87a:	2b00      	cmp	r3, #0
 800c87c:	d00b      	beq.n	800c896 <vPortEnterCritical+0x4e>
	__asm volatile
 800c87e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c882:	f383 8811 	msr	BASEPRI, r3
 800c886:	f3bf 8f6f 	isb	sy
 800c88a:	f3bf 8f4f 	dsb	sy
 800c88e:	603b      	str	r3, [r7, #0]
}
 800c890:	bf00      	nop
 800c892:	bf00      	nop
 800c894:	e7fd      	b.n	800c892 <vPortEnterCritical+0x4a>
	}
}
 800c896:	bf00      	nop
 800c898:	370c      	adds	r7, #12
 800c89a:	46bd      	mov	sp, r7
 800c89c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8a0:	4770      	bx	lr
 800c8a2:	bf00      	nop
 800c8a4:	20000060 	.word	0x20000060
 800c8a8:	e000ed04 	.word	0xe000ed04

0800c8ac <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800c8ac:	b480      	push	{r7}
 800c8ae:	b083      	sub	sp, #12
 800c8b0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800c8b2:	4b12      	ldr	r3, [pc, #72]	@ (800c8fc <vPortExitCritical+0x50>)
 800c8b4:	681b      	ldr	r3, [r3, #0]
 800c8b6:	2b00      	cmp	r3, #0
 800c8b8:	d10b      	bne.n	800c8d2 <vPortExitCritical+0x26>
	__asm volatile
 800c8ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c8be:	f383 8811 	msr	BASEPRI, r3
 800c8c2:	f3bf 8f6f 	isb	sy
 800c8c6:	f3bf 8f4f 	dsb	sy
 800c8ca:	607b      	str	r3, [r7, #4]
}
 800c8cc:	bf00      	nop
 800c8ce:	bf00      	nop
 800c8d0:	e7fd      	b.n	800c8ce <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800c8d2:	4b0a      	ldr	r3, [pc, #40]	@ (800c8fc <vPortExitCritical+0x50>)
 800c8d4:	681b      	ldr	r3, [r3, #0]
 800c8d6:	3b01      	subs	r3, #1
 800c8d8:	4a08      	ldr	r2, [pc, #32]	@ (800c8fc <vPortExitCritical+0x50>)
 800c8da:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800c8dc:	4b07      	ldr	r3, [pc, #28]	@ (800c8fc <vPortExitCritical+0x50>)
 800c8de:	681b      	ldr	r3, [r3, #0]
 800c8e0:	2b00      	cmp	r3, #0
 800c8e2:	d105      	bne.n	800c8f0 <vPortExitCritical+0x44>
 800c8e4:	2300      	movs	r3, #0
 800c8e6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c8e8:	683b      	ldr	r3, [r7, #0]
 800c8ea:	f383 8811 	msr	BASEPRI, r3
}
 800c8ee:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800c8f0:	bf00      	nop
 800c8f2:	370c      	adds	r7, #12
 800c8f4:	46bd      	mov	sp, r7
 800c8f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8fa:	4770      	bx	lr
 800c8fc:	20000060 	.word	0x20000060

0800c900 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800c900:	f3ef 8009 	mrs	r0, PSP
 800c904:	f3bf 8f6f 	isb	sy
 800c908:	4b15      	ldr	r3, [pc, #84]	@ (800c960 <pxCurrentTCBConst>)
 800c90a:	681a      	ldr	r2, [r3, #0]
 800c90c:	f01e 0f10 	tst.w	lr, #16
 800c910:	bf08      	it	eq
 800c912:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800c916:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c91a:	6010      	str	r0, [r2, #0]
 800c91c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800c920:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800c924:	f380 8811 	msr	BASEPRI, r0
 800c928:	f3bf 8f4f 	dsb	sy
 800c92c:	f3bf 8f6f 	isb	sy
 800c930:	f7fe ff7a 	bl	800b828 <vTaskSwitchContext>
 800c934:	f04f 0000 	mov.w	r0, #0
 800c938:	f380 8811 	msr	BASEPRI, r0
 800c93c:	bc09      	pop	{r0, r3}
 800c93e:	6819      	ldr	r1, [r3, #0]
 800c940:	6808      	ldr	r0, [r1, #0]
 800c942:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c946:	f01e 0f10 	tst.w	lr, #16
 800c94a:	bf08      	it	eq
 800c94c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800c950:	f380 8809 	msr	PSP, r0
 800c954:	f3bf 8f6f 	isb	sy
 800c958:	4770      	bx	lr
 800c95a:	bf00      	nop
 800c95c:	f3af 8000 	nop.w

0800c960 <pxCurrentTCBConst>:
 800c960:	200018cc 	.word	0x200018cc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800c964:	bf00      	nop
 800c966:	bf00      	nop

0800c968 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800c968:	b580      	push	{r7, lr}
 800c96a:	b082      	sub	sp, #8
 800c96c:	af00      	add	r7, sp, #0
	__asm volatile
 800c96e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c972:	f383 8811 	msr	BASEPRI, r3
 800c976:	f3bf 8f6f 	isb	sy
 800c97a:	f3bf 8f4f 	dsb	sy
 800c97e:	607b      	str	r3, [r7, #4]
}
 800c980:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800c982:	f7fe fe97 	bl	800b6b4 <xTaskIncrementTick>
 800c986:	4603      	mov	r3, r0
 800c988:	2b00      	cmp	r3, #0
 800c98a:	d003      	beq.n	800c994 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800c98c:	4b06      	ldr	r3, [pc, #24]	@ (800c9a8 <xPortSysTickHandler+0x40>)
 800c98e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c992:	601a      	str	r2, [r3, #0]
 800c994:	2300      	movs	r3, #0
 800c996:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c998:	683b      	ldr	r3, [r7, #0]
 800c99a:	f383 8811 	msr	BASEPRI, r3
}
 800c99e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800c9a0:	bf00      	nop
 800c9a2:	3708      	adds	r7, #8
 800c9a4:	46bd      	mov	sp, r7
 800c9a6:	bd80      	pop	{r7, pc}
 800c9a8:	e000ed04 	.word	0xe000ed04

0800c9ac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800c9ac:	b480      	push	{r7}
 800c9ae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800c9b0:	4b0b      	ldr	r3, [pc, #44]	@ (800c9e0 <vPortSetupTimerInterrupt+0x34>)
 800c9b2:	2200      	movs	r2, #0
 800c9b4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800c9b6:	4b0b      	ldr	r3, [pc, #44]	@ (800c9e4 <vPortSetupTimerInterrupt+0x38>)
 800c9b8:	2200      	movs	r2, #0
 800c9ba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800c9bc:	4b0a      	ldr	r3, [pc, #40]	@ (800c9e8 <vPortSetupTimerInterrupt+0x3c>)
 800c9be:	681b      	ldr	r3, [r3, #0]
 800c9c0:	4a0a      	ldr	r2, [pc, #40]	@ (800c9ec <vPortSetupTimerInterrupt+0x40>)
 800c9c2:	fba2 2303 	umull	r2, r3, r2, r3
 800c9c6:	099b      	lsrs	r3, r3, #6
 800c9c8:	4a09      	ldr	r2, [pc, #36]	@ (800c9f0 <vPortSetupTimerInterrupt+0x44>)
 800c9ca:	3b01      	subs	r3, #1
 800c9cc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800c9ce:	4b04      	ldr	r3, [pc, #16]	@ (800c9e0 <vPortSetupTimerInterrupt+0x34>)
 800c9d0:	2207      	movs	r2, #7
 800c9d2:	601a      	str	r2, [r3, #0]
}
 800c9d4:	bf00      	nop
 800c9d6:	46bd      	mov	sp, r7
 800c9d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9dc:	4770      	bx	lr
 800c9de:	bf00      	nop
 800c9e0:	e000e010 	.word	0xe000e010
 800c9e4:	e000e018 	.word	0xe000e018
 800c9e8:	20000004 	.word	0x20000004
 800c9ec:	10624dd3 	.word	0x10624dd3
 800c9f0:	e000e014 	.word	0xe000e014

0800c9f4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800c9f4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800ca04 <vPortEnableVFP+0x10>
 800c9f8:	6801      	ldr	r1, [r0, #0]
 800c9fa:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800c9fe:	6001      	str	r1, [r0, #0]
 800ca00:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800ca02:	bf00      	nop
 800ca04:	e000ed88 	.word	0xe000ed88

0800ca08 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800ca08:	b480      	push	{r7}
 800ca0a:	b085      	sub	sp, #20
 800ca0c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800ca0e:	f3ef 8305 	mrs	r3, IPSR
 800ca12:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800ca14:	68fb      	ldr	r3, [r7, #12]
 800ca16:	2b0f      	cmp	r3, #15
 800ca18:	d915      	bls.n	800ca46 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800ca1a:	4a18      	ldr	r2, [pc, #96]	@ (800ca7c <vPortValidateInterruptPriority+0x74>)
 800ca1c:	68fb      	ldr	r3, [r7, #12]
 800ca1e:	4413      	add	r3, r2
 800ca20:	781b      	ldrb	r3, [r3, #0]
 800ca22:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800ca24:	4b16      	ldr	r3, [pc, #88]	@ (800ca80 <vPortValidateInterruptPriority+0x78>)
 800ca26:	781b      	ldrb	r3, [r3, #0]
 800ca28:	7afa      	ldrb	r2, [r7, #11]
 800ca2a:	429a      	cmp	r2, r3
 800ca2c:	d20b      	bcs.n	800ca46 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800ca2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ca32:	f383 8811 	msr	BASEPRI, r3
 800ca36:	f3bf 8f6f 	isb	sy
 800ca3a:	f3bf 8f4f 	dsb	sy
 800ca3e:	607b      	str	r3, [r7, #4]
}
 800ca40:	bf00      	nop
 800ca42:	bf00      	nop
 800ca44:	e7fd      	b.n	800ca42 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800ca46:	4b0f      	ldr	r3, [pc, #60]	@ (800ca84 <vPortValidateInterruptPriority+0x7c>)
 800ca48:	681b      	ldr	r3, [r3, #0]
 800ca4a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800ca4e:	4b0e      	ldr	r3, [pc, #56]	@ (800ca88 <vPortValidateInterruptPriority+0x80>)
 800ca50:	681b      	ldr	r3, [r3, #0]
 800ca52:	429a      	cmp	r2, r3
 800ca54:	d90b      	bls.n	800ca6e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800ca56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ca5a:	f383 8811 	msr	BASEPRI, r3
 800ca5e:	f3bf 8f6f 	isb	sy
 800ca62:	f3bf 8f4f 	dsb	sy
 800ca66:	603b      	str	r3, [r7, #0]
}
 800ca68:	bf00      	nop
 800ca6a:	bf00      	nop
 800ca6c:	e7fd      	b.n	800ca6a <vPortValidateInterruptPriority+0x62>
	}
 800ca6e:	bf00      	nop
 800ca70:	3714      	adds	r7, #20
 800ca72:	46bd      	mov	sp, r7
 800ca74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca78:	4770      	bx	lr
 800ca7a:	bf00      	nop
 800ca7c:	e000e3f0 	.word	0xe000e3f0
 800ca80:	20001ef8 	.word	0x20001ef8
 800ca84:	e000ed0c 	.word	0xe000ed0c
 800ca88:	20001efc 	.word	0x20001efc

0800ca8c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800ca8c:	b580      	push	{r7, lr}
 800ca8e:	b08a      	sub	sp, #40	@ 0x28
 800ca90:	af00      	add	r7, sp, #0
 800ca92:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800ca94:	2300      	movs	r3, #0
 800ca96:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800ca98:	f7fe fd50 	bl	800b53c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800ca9c:	4b5f      	ldr	r3, [pc, #380]	@ (800cc1c <pvPortMalloc+0x190>)
 800ca9e:	681b      	ldr	r3, [r3, #0]
 800caa0:	2b00      	cmp	r3, #0
 800caa2:	d101      	bne.n	800caa8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800caa4:	f000 f92a 	bl	800ccfc <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800caa8:	4b5d      	ldr	r3, [pc, #372]	@ (800cc20 <pvPortMalloc+0x194>)
 800caaa:	681a      	ldr	r2, [r3, #0]
 800caac:	687b      	ldr	r3, [r7, #4]
 800caae:	4013      	ands	r3, r2
 800cab0:	2b00      	cmp	r3, #0
 800cab2:	f040 8095 	bne.w	800cbe0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800cab6:	687b      	ldr	r3, [r7, #4]
 800cab8:	2b00      	cmp	r3, #0
 800caba:	d01e      	beq.n	800cafa <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800cabc:	2208      	movs	r2, #8
 800cabe:	687b      	ldr	r3, [r7, #4]
 800cac0:	4413      	add	r3, r2
 800cac2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800cac4:	687b      	ldr	r3, [r7, #4]
 800cac6:	f003 0307 	and.w	r3, r3, #7
 800caca:	2b00      	cmp	r3, #0
 800cacc:	d015      	beq.n	800cafa <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800cace:	687b      	ldr	r3, [r7, #4]
 800cad0:	f023 0307 	bic.w	r3, r3, #7
 800cad4:	3308      	adds	r3, #8
 800cad6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800cad8:	687b      	ldr	r3, [r7, #4]
 800cada:	f003 0307 	and.w	r3, r3, #7
 800cade:	2b00      	cmp	r3, #0
 800cae0:	d00b      	beq.n	800cafa <pvPortMalloc+0x6e>
	__asm volatile
 800cae2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cae6:	f383 8811 	msr	BASEPRI, r3
 800caea:	f3bf 8f6f 	isb	sy
 800caee:	f3bf 8f4f 	dsb	sy
 800caf2:	617b      	str	r3, [r7, #20]
}
 800caf4:	bf00      	nop
 800caf6:	bf00      	nop
 800caf8:	e7fd      	b.n	800caf6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800cafa:	687b      	ldr	r3, [r7, #4]
 800cafc:	2b00      	cmp	r3, #0
 800cafe:	d06f      	beq.n	800cbe0 <pvPortMalloc+0x154>
 800cb00:	4b48      	ldr	r3, [pc, #288]	@ (800cc24 <pvPortMalloc+0x198>)
 800cb02:	681b      	ldr	r3, [r3, #0]
 800cb04:	687a      	ldr	r2, [r7, #4]
 800cb06:	429a      	cmp	r2, r3
 800cb08:	d86a      	bhi.n	800cbe0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800cb0a:	4b47      	ldr	r3, [pc, #284]	@ (800cc28 <pvPortMalloc+0x19c>)
 800cb0c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800cb0e:	4b46      	ldr	r3, [pc, #280]	@ (800cc28 <pvPortMalloc+0x19c>)
 800cb10:	681b      	ldr	r3, [r3, #0]
 800cb12:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800cb14:	e004      	b.n	800cb20 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800cb16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb18:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800cb1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb1c:	681b      	ldr	r3, [r3, #0]
 800cb1e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800cb20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb22:	685b      	ldr	r3, [r3, #4]
 800cb24:	687a      	ldr	r2, [r7, #4]
 800cb26:	429a      	cmp	r2, r3
 800cb28:	d903      	bls.n	800cb32 <pvPortMalloc+0xa6>
 800cb2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb2c:	681b      	ldr	r3, [r3, #0]
 800cb2e:	2b00      	cmp	r3, #0
 800cb30:	d1f1      	bne.n	800cb16 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800cb32:	4b3a      	ldr	r3, [pc, #232]	@ (800cc1c <pvPortMalloc+0x190>)
 800cb34:	681b      	ldr	r3, [r3, #0]
 800cb36:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cb38:	429a      	cmp	r2, r3
 800cb3a:	d051      	beq.n	800cbe0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800cb3c:	6a3b      	ldr	r3, [r7, #32]
 800cb3e:	681b      	ldr	r3, [r3, #0]
 800cb40:	2208      	movs	r2, #8
 800cb42:	4413      	add	r3, r2
 800cb44:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800cb46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb48:	681a      	ldr	r2, [r3, #0]
 800cb4a:	6a3b      	ldr	r3, [r7, #32]
 800cb4c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800cb4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb50:	685a      	ldr	r2, [r3, #4]
 800cb52:	687b      	ldr	r3, [r7, #4]
 800cb54:	1ad2      	subs	r2, r2, r3
 800cb56:	2308      	movs	r3, #8
 800cb58:	005b      	lsls	r3, r3, #1
 800cb5a:	429a      	cmp	r2, r3
 800cb5c:	d920      	bls.n	800cba0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800cb5e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cb60:	687b      	ldr	r3, [r7, #4]
 800cb62:	4413      	add	r3, r2
 800cb64:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800cb66:	69bb      	ldr	r3, [r7, #24]
 800cb68:	f003 0307 	and.w	r3, r3, #7
 800cb6c:	2b00      	cmp	r3, #0
 800cb6e:	d00b      	beq.n	800cb88 <pvPortMalloc+0xfc>
	__asm volatile
 800cb70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cb74:	f383 8811 	msr	BASEPRI, r3
 800cb78:	f3bf 8f6f 	isb	sy
 800cb7c:	f3bf 8f4f 	dsb	sy
 800cb80:	613b      	str	r3, [r7, #16]
}
 800cb82:	bf00      	nop
 800cb84:	bf00      	nop
 800cb86:	e7fd      	b.n	800cb84 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800cb88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb8a:	685a      	ldr	r2, [r3, #4]
 800cb8c:	687b      	ldr	r3, [r7, #4]
 800cb8e:	1ad2      	subs	r2, r2, r3
 800cb90:	69bb      	ldr	r3, [r7, #24]
 800cb92:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800cb94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb96:	687a      	ldr	r2, [r7, #4]
 800cb98:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800cb9a:	69b8      	ldr	r0, [r7, #24]
 800cb9c:	f000 f910 	bl	800cdc0 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800cba0:	4b20      	ldr	r3, [pc, #128]	@ (800cc24 <pvPortMalloc+0x198>)
 800cba2:	681a      	ldr	r2, [r3, #0]
 800cba4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cba6:	685b      	ldr	r3, [r3, #4]
 800cba8:	1ad3      	subs	r3, r2, r3
 800cbaa:	4a1e      	ldr	r2, [pc, #120]	@ (800cc24 <pvPortMalloc+0x198>)
 800cbac:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800cbae:	4b1d      	ldr	r3, [pc, #116]	@ (800cc24 <pvPortMalloc+0x198>)
 800cbb0:	681a      	ldr	r2, [r3, #0]
 800cbb2:	4b1e      	ldr	r3, [pc, #120]	@ (800cc2c <pvPortMalloc+0x1a0>)
 800cbb4:	681b      	ldr	r3, [r3, #0]
 800cbb6:	429a      	cmp	r2, r3
 800cbb8:	d203      	bcs.n	800cbc2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800cbba:	4b1a      	ldr	r3, [pc, #104]	@ (800cc24 <pvPortMalloc+0x198>)
 800cbbc:	681b      	ldr	r3, [r3, #0]
 800cbbe:	4a1b      	ldr	r2, [pc, #108]	@ (800cc2c <pvPortMalloc+0x1a0>)
 800cbc0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800cbc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cbc4:	685a      	ldr	r2, [r3, #4]
 800cbc6:	4b16      	ldr	r3, [pc, #88]	@ (800cc20 <pvPortMalloc+0x194>)
 800cbc8:	681b      	ldr	r3, [r3, #0]
 800cbca:	431a      	orrs	r2, r3
 800cbcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cbce:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800cbd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cbd2:	2200      	movs	r2, #0
 800cbd4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800cbd6:	4b16      	ldr	r3, [pc, #88]	@ (800cc30 <pvPortMalloc+0x1a4>)
 800cbd8:	681b      	ldr	r3, [r3, #0]
 800cbda:	3301      	adds	r3, #1
 800cbdc:	4a14      	ldr	r2, [pc, #80]	@ (800cc30 <pvPortMalloc+0x1a4>)
 800cbde:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800cbe0:	f7fe fcba 	bl	800b558 <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
 800cbe4:	69fb      	ldr	r3, [r7, #28]
 800cbe6:	2b00      	cmp	r3, #0
 800cbe8:	d101      	bne.n	800cbee <pvPortMalloc+0x162>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
 800cbea:	f7f3 fcf9 	bl	80005e0 <vApplicationMallocFailedHook>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800cbee:	69fb      	ldr	r3, [r7, #28]
 800cbf0:	f003 0307 	and.w	r3, r3, #7
 800cbf4:	2b00      	cmp	r3, #0
 800cbf6:	d00b      	beq.n	800cc10 <pvPortMalloc+0x184>
	__asm volatile
 800cbf8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cbfc:	f383 8811 	msr	BASEPRI, r3
 800cc00:	f3bf 8f6f 	isb	sy
 800cc04:	f3bf 8f4f 	dsb	sy
 800cc08:	60fb      	str	r3, [r7, #12]
}
 800cc0a:	bf00      	nop
 800cc0c:	bf00      	nop
 800cc0e:	e7fd      	b.n	800cc0c <pvPortMalloc+0x180>
	return pvReturn;
 800cc10:	69fb      	ldr	r3, [r7, #28]
}
 800cc12:	4618      	mov	r0, r3
 800cc14:	3728      	adds	r7, #40	@ 0x28
 800cc16:	46bd      	mov	sp, r7
 800cc18:	bd80      	pop	{r7, pc}
 800cc1a:	bf00      	nop
 800cc1c:	20009f08 	.word	0x20009f08
 800cc20:	20009f1c 	.word	0x20009f1c
 800cc24:	20009f0c 	.word	0x20009f0c
 800cc28:	20009f00 	.word	0x20009f00
 800cc2c:	20009f10 	.word	0x20009f10
 800cc30:	20009f14 	.word	0x20009f14

0800cc34 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800cc34:	b580      	push	{r7, lr}
 800cc36:	b086      	sub	sp, #24
 800cc38:	af00      	add	r7, sp, #0
 800cc3a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800cc3c:	687b      	ldr	r3, [r7, #4]
 800cc3e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800cc40:	687b      	ldr	r3, [r7, #4]
 800cc42:	2b00      	cmp	r3, #0
 800cc44:	d04f      	beq.n	800cce6 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800cc46:	2308      	movs	r3, #8
 800cc48:	425b      	negs	r3, r3
 800cc4a:	697a      	ldr	r2, [r7, #20]
 800cc4c:	4413      	add	r3, r2
 800cc4e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800cc50:	697b      	ldr	r3, [r7, #20]
 800cc52:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800cc54:	693b      	ldr	r3, [r7, #16]
 800cc56:	685a      	ldr	r2, [r3, #4]
 800cc58:	4b25      	ldr	r3, [pc, #148]	@ (800ccf0 <vPortFree+0xbc>)
 800cc5a:	681b      	ldr	r3, [r3, #0]
 800cc5c:	4013      	ands	r3, r2
 800cc5e:	2b00      	cmp	r3, #0
 800cc60:	d10b      	bne.n	800cc7a <vPortFree+0x46>
	__asm volatile
 800cc62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cc66:	f383 8811 	msr	BASEPRI, r3
 800cc6a:	f3bf 8f6f 	isb	sy
 800cc6e:	f3bf 8f4f 	dsb	sy
 800cc72:	60fb      	str	r3, [r7, #12]
}
 800cc74:	bf00      	nop
 800cc76:	bf00      	nop
 800cc78:	e7fd      	b.n	800cc76 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800cc7a:	693b      	ldr	r3, [r7, #16]
 800cc7c:	681b      	ldr	r3, [r3, #0]
 800cc7e:	2b00      	cmp	r3, #0
 800cc80:	d00b      	beq.n	800cc9a <vPortFree+0x66>
	__asm volatile
 800cc82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cc86:	f383 8811 	msr	BASEPRI, r3
 800cc8a:	f3bf 8f6f 	isb	sy
 800cc8e:	f3bf 8f4f 	dsb	sy
 800cc92:	60bb      	str	r3, [r7, #8]
}
 800cc94:	bf00      	nop
 800cc96:	bf00      	nop
 800cc98:	e7fd      	b.n	800cc96 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800cc9a:	693b      	ldr	r3, [r7, #16]
 800cc9c:	685a      	ldr	r2, [r3, #4]
 800cc9e:	4b14      	ldr	r3, [pc, #80]	@ (800ccf0 <vPortFree+0xbc>)
 800cca0:	681b      	ldr	r3, [r3, #0]
 800cca2:	4013      	ands	r3, r2
 800cca4:	2b00      	cmp	r3, #0
 800cca6:	d01e      	beq.n	800cce6 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800cca8:	693b      	ldr	r3, [r7, #16]
 800ccaa:	681b      	ldr	r3, [r3, #0]
 800ccac:	2b00      	cmp	r3, #0
 800ccae:	d11a      	bne.n	800cce6 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800ccb0:	693b      	ldr	r3, [r7, #16]
 800ccb2:	685a      	ldr	r2, [r3, #4]
 800ccb4:	4b0e      	ldr	r3, [pc, #56]	@ (800ccf0 <vPortFree+0xbc>)
 800ccb6:	681b      	ldr	r3, [r3, #0]
 800ccb8:	43db      	mvns	r3, r3
 800ccba:	401a      	ands	r2, r3
 800ccbc:	693b      	ldr	r3, [r7, #16]
 800ccbe:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800ccc0:	f7fe fc3c 	bl	800b53c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800ccc4:	693b      	ldr	r3, [r7, #16]
 800ccc6:	685a      	ldr	r2, [r3, #4]
 800ccc8:	4b0a      	ldr	r3, [pc, #40]	@ (800ccf4 <vPortFree+0xc0>)
 800ccca:	681b      	ldr	r3, [r3, #0]
 800cccc:	4413      	add	r3, r2
 800ccce:	4a09      	ldr	r2, [pc, #36]	@ (800ccf4 <vPortFree+0xc0>)
 800ccd0:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800ccd2:	6938      	ldr	r0, [r7, #16]
 800ccd4:	f000 f874 	bl	800cdc0 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800ccd8:	4b07      	ldr	r3, [pc, #28]	@ (800ccf8 <vPortFree+0xc4>)
 800ccda:	681b      	ldr	r3, [r3, #0]
 800ccdc:	3301      	adds	r3, #1
 800ccde:	4a06      	ldr	r2, [pc, #24]	@ (800ccf8 <vPortFree+0xc4>)
 800cce0:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800cce2:	f7fe fc39 	bl	800b558 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800cce6:	bf00      	nop
 800cce8:	3718      	adds	r7, #24
 800ccea:	46bd      	mov	sp, r7
 800ccec:	bd80      	pop	{r7, pc}
 800ccee:	bf00      	nop
 800ccf0:	20009f1c 	.word	0x20009f1c
 800ccf4:	20009f0c 	.word	0x20009f0c
 800ccf8:	20009f18 	.word	0x20009f18

0800ccfc <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800ccfc:	b480      	push	{r7}
 800ccfe:	b085      	sub	sp, #20
 800cd00:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800cd02:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800cd06:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800cd08:	4b27      	ldr	r3, [pc, #156]	@ (800cda8 <prvHeapInit+0xac>)
 800cd0a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800cd0c:	68fb      	ldr	r3, [r7, #12]
 800cd0e:	f003 0307 	and.w	r3, r3, #7
 800cd12:	2b00      	cmp	r3, #0
 800cd14:	d00c      	beq.n	800cd30 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800cd16:	68fb      	ldr	r3, [r7, #12]
 800cd18:	3307      	adds	r3, #7
 800cd1a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800cd1c:	68fb      	ldr	r3, [r7, #12]
 800cd1e:	f023 0307 	bic.w	r3, r3, #7
 800cd22:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800cd24:	68ba      	ldr	r2, [r7, #8]
 800cd26:	68fb      	ldr	r3, [r7, #12]
 800cd28:	1ad3      	subs	r3, r2, r3
 800cd2a:	4a1f      	ldr	r2, [pc, #124]	@ (800cda8 <prvHeapInit+0xac>)
 800cd2c:	4413      	add	r3, r2
 800cd2e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800cd30:	68fb      	ldr	r3, [r7, #12]
 800cd32:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800cd34:	4a1d      	ldr	r2, [pc, #116]	@ (800cdac <prvHeapInit+0xb0>)
 800cd36:	687b      	ldr	r3, [r7, #4]
 800cd38:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800cd3a:	4b1c      	ldr	r3, [pc, #112]	@ (800cdac <prvHeapInit+0xb0>)
 800cd3c:	2200      	movs	r2, #0
 800cd3e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800cd40:	687b      	ldr	r3, [r7, #4]
 800cd42:	68ba      	ldr	r2, [r7, #8]
 800cd44:	4413      	add	r3, r2
 800cd46:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800cd48:	2208      	movs	r2, #8
 800cd4a:	68fb      	ldr	r3, [r7, #12]
 800cd4c:	1a9b      	subs	r3, r3, r2
 800cd4e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800cd50:	68fb      	ldr	r3, [r7, #12]
 800cd52:	f023 0307 	bic.w	r3, r3, #7
 800cd56:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800cd58:	68fb      	ldr	r3, [r7, #12]
 800cd5a:	4a15      	ldr	r2, [pc, #84]	@ (800cdb0 <prvHeapInit+0xb4>)
 800cd5c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800cd5e:	4b14      	ldr	r3, [pc, #80]	@ (800cdb0 <prvHeapInit+0xb4>)
 800cd60:	681b      	ldr	r3, [r3, #0]
 800cd62:	2200      	movs	r2, #0
 800cd64:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800cd66:	4b12      	ldr	r3, [pc, #72]	@ (800cdb0 <prvHeapInit+0xb4>)
 800cd68:	681b      	ldr	r3, [r3, #0]
 800cd6a:	2200      	movs	r2, #0
 800cd6c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800cd6e:	687b      	ldr	r3, [r7, #4]
 800cd70:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800cd72:	683b      	ldr	r3, [r7, #0]
 800cd74:	68fa      	ldr	r2, [r7, #12]
 800cd76:	1ad2      	subs	r2, r2, r3
 800cd78:	683b      	ldr	r3, [r7, #0]
 800cd7a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800cd7c:	4b0c      	ldr	r3, [pc, #48]	@ (800cdb0 <prvHeapInit+0xb4>)
 800cd7e:	681a      	ldr	r2, [r3, #0]
 800cd80:	683b      	ldr	r3, [r7, #0]
 800cd82:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800cd84:	683b      	ldr	r3, [r7, #0]
 800cd86:	685b      	ldr	r3, [r3, #4]
 800cd88:	4a0a      	ldr	r2, [pc, #40]	@ (800cdb4 <prvHeapInit+0xb8>)
 800cd8a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800cd8c:	683b      	ldr	r3, [r7, #0]
 800cd8e:	685b      	ldr	r3, [r3, #4]
 800cd90:	4a09      	ldr	r2, [pc, #36]	@ (800cdb8 <prvHeapInit+0xbc>)
 800cd92:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800cd94:	4b09      	ldr	r3, [pc, #36]	@ (800cdbc <prvHeapInit+0xc0>)
 800cd96:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800cd9a:	601a      	str	r2, [r3, #0]
}
 800cd9c:	bf00      	nop
 800cd9e:	3714      	adds	r7, #20
 800cda0:	46bd      	mov	sp, r7
 800cda2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cda6:	4770      	bx	lr
 800cda8:	20001f00 	.word	0x20001f00
 800cdac:	20009f00 	.word	0x20009f00
 800cdb0:	20009f08 	.word	0x20009f08
 800cdb4:	20009f10 	.word	0x20009f10
 800cdb8:	20009f0c 	.word	0x20009f0c
 800cdbc:	20009f1c 	.word	0x20009f1c

0800cdc0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800cdc0:	b480      	push	{r7}
 800cdc2:	b085      	sub	sp, #20
 800cdc4:	af00      	add	r7, sp, #0
 800cdc6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800cdc8:	4b28      	ldr	r3, [pc, #160]	@ (800ce6c <prvInsertBlockIntoFreeList+0xac>)
 800cdca:	60fb      	str	r3, [r7, #12]
 800cdcc:	e002      	b.n	800cdd4 <prvInsertBlockIntoFreeList+0x14>
 800cdce:	68fb      	ldr	r3, [r7, #12]
 800cdd0:	681b      	ldr	r3, [r3, #0]
 800cdd2:	60fb      	str	r3, [r7, #12]
 800cdd4:	68fb      	ldr	r3, [r7, #12]
 800cdd6:	681b      	ldr	r3, [r3, #0]
 800cdd8:	687a      	ldr	r2, [r7, #4]
 800cdda:	429a      	cmp	r2, r3
 800cddc:	d8f7      	bhi.n	800cdce <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800cdde:	68fb      	ldr	r3, [r7, #12]
 800cde0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800cde2:	68fb      	ldr	r3, [r7, #12]
 800cde4:	685b      	ldr	r3, [r3, #4]
 800cde6:	68ba      	ldr	r2, [r7, #8]
 800cde8:	4413      	add	r3, r2
 800cdea:	687a      	ldr	r2, [r7, #4]
 800cdec:	429a      	cmp	r2, r3
 800cdee:	d108      	bne.n	800ce02 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800cdf0:	68fb      	ldr	r3, [r7, #12]
 800cdf2:	685a      	ldr	r2, [r3, #4]
 800cdf4:	687b      	ldr	r3, [r7, #4]
 800cdf6:	685b      	ldr	r3, [r3, #4]
 800cdf8:	441a      	add	r2, r3
 800cdfa:	68fb      	ldr	r3, [r7, #12]
 800cdfc:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800cdfe:	68fb      	ldr	r3, [r7, #12]
 800ce00:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800ce02:	687b      	ldr	r3, [r7, #4]
 800ce04:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800ce06:	687b      	ldr	r3, [r7, #4]
 800ce08:	685b      	ldr	r3, [r3, #4]
 800ce0a:	68ba      	ldr	r2, [r7, #8]
 800ce0c:	441a      	add	r2, r3
 800ce0e:	68fb      	ldr	r3, [r7, #12]
 800ce10:	681b      	ldr	r3, [r3, #0]
 800ce12:	429a      	cmp	r2, r3
 800ce14:	d118      	bne.n	800ce48 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800ce16:	68fb      	ldr	r3, [r7, #12]
 800ce18:	681a      	ldr	r2, [r3, #0]
 800ce1a:	4b15      	ldr	r3, [pc, #84]	@ (800ce70 <prvInsertBlockIntoFreeList+0xb0>)
 800ce1c:	681b      	ldr	r3, [r3, #0]
 800ce1e:	429a      	cmp	r2, r3
 800ce20:	d00d      	beq.n	800ce3e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800ce22:	687b      	ldr	r3, [r7, #4]
 800ce24:	685a      	ldr	r2, [r3, #4]
 800ce26:	68fb      	ldr	r3, [r7, #12]
 800ce28:	681b      	ldr	r3, [r3, #0]
 800ce2a:	685b      	ldr	r3, [r3, #4]
 800ce2c:	441a      	add	r2, r3
 800ce2e:	687b      	ldr	r3, [r7, #4]
 800ce30:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800ce32:	68fb      	ldr	r3, [r7, #12]
 800ce34:	681b      	ldr	r3, [r3, #0]
 800ce36:	681a      	ldr	r2, [r3, #0]
 800ce38:	687b      	ldr	r3, [r7, #4]
 800ce3a:	601a      	str	r2, [r3, #0]
 800ce3c:	e008      	b.n	800ce50 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800ce3e:	4b0c      	ldr	r3, [pc, #48]	@ (800ce70 <prvInsertBlockIntoFreeList+0xb0>)
 800ce40:	681a      	ldr	r2, [r3, #0]
 800ce42:	687b      	ldr	r3, [r7, #4]
 800ce44:	601a      	str	r2, [r3, #0]
 800ce46:	e003      	b.n	800ce50 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800ce48:	68fb      	ldr	r3, [r7, #12]
 800ce4a:	681a      	ldr	r2, [r3, #0]
 800ce4c:	687b      	ldr	r3, [r7, #4]
 800ce4e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800ce50:	68fa      	ldr	r2, [r7, #12]
 800ce52:	687b      	ldr	r3, [r7, #4]
 800ce54:	429a      	cmp	r2, r3
 800ce56:	d002      	beq.n	800ce5e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800ce58:	68fb      	ldr	r3, [r7, #12]
 800ce5a:	687a      	ldr	r2, [r7, #4]
 800ce5c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ce5e:	bf00      	nop
 800ce60:	3714      	adds	r7, #20
 800ce62:	46bd      	mov	sp, r7
 800ce64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce68:	4770      	bx	lr
 800ce6a:	bf00      	nop
 800ce6c:	20009f00 	.word	0x20009f00
 800ce70:	20009f08 	.word	0x20009f08

0800ce74 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800ce74:	b580      	push	{r7, lr}
 800ce76:	b082      	sub	sp, #8
 800ce78:	af00      	add	r7, sp, #0
 800ce7a:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800ce7c:	687b      	ldr	r3, [r7, #4]
 800ce7e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800ce82:	4618      	mov	r0, r3
 800ce84:	f7fc fe88 	bl	8009b98 <USBH_LL_IncTimer>
}
 800ce88:	bf00      	nop
 800ce8a:	3708      	adds	r7, #8
 800ce8c:	46bd      	mov	sp, r7
 800ce8e:	bd80      	pop	{r7, pc}

0800ce90 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800ce90:	b580      	push	{r7, lr}
 800ce92:	b082      	sub	sp, #8
 800ce94:	af00      	add	r7, sp, #0
 800ce96:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800ce98:	687b      	ldr	r3, [r7, #4]
 800ce9a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800ce9e:	4618      	mov	r0, r3
 800cea0:	f7fc fec8 	bl	8009c34 <USBH_LL_Connect>
}
 800cea4:	bf00      	nop
 800cea6:	3708      	adds	r7, #8
 800cea8:	46bd      	mov	sp, r7
 800ceaa:	bd80      	pop	{r7, pc}

0800ceac <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800ceac:	b580      	push	{r7, lr}
 800ceae:	b082      	sub	sp, #8
 800ceb0:	af00      	add	r7, sp, #0
 800ceb2:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800ceb4:	687b      	ldr	r3, [r7, #4]
 800ceb6:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800ceba:	4618      	mov	r0, r3
 800cebc:	f7fc fed5 	bl	8009c6a <USBH_LL_Disconnect>
}
 800cec0:	bf00      	nop
 800cec2:	3708      	adds	r7, #8
 800cec4:	46bd      	mov	sp, r7
 800cec6:	bd80      	pop	{r7, pc}

0800cec8 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800cec8:	b580      	push	{r7, lr}
 800ceca:	b082      	sub	sp, #8
 800cecc:	af00      	add	r7, sp, #0
 800cece:	6078      	str	r0, [r7, #4]
 800ced0:	460b      	mov	r3, r1
 800ced2:	70fb      	strb	r3, [r7, #3]
 800ced4:	4613      	mov	r3, r2
 800ced6:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
 800ced8:	687b      	ldr	r3, [r7, #4]
 800ceda:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800cede:	4618      	mov	r0, r3
 800cee0:	f7fc ff11 	bl	8009d06 <USBH_LL_NotifyURBChange>
#endif
}
 800cee4:	bf00      	nop
 800cee6:	3708      	adds	r7, #8
 800cee8:	46bd      	mov	sp, r7
 800ceea:	bd80      	pop	{r7, pc}

0800ceec <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800ceec:	b580      	push	{r7, lr}
 800ceee:	b082      	sub	sp, #8
 800cef0:	af00      	add	r7, sp, #0
 800cef2:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800cef4:	687b      	ldr	r3, [r7, #4]
 800cef6:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800cefa:	4618      	mov	r0, r3
 800cefc:	f7fc fe76 	bl	8009bec <USBH_LL_PortEnabled>
}
 800cf00:	bf00      	nop
 800cf02:	3708      	adds	r7, #8
 800cf04:	46bd      	mov	sp, r7
 800cf06:	bd80      	pop	{r7, pc}

0800cf08 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800cf08:	b580      	push	{r7, lr}
 800cf0a:	b082      	sub	sp, #8
 800cf0c:	af00      	add	r7, sp, #0
 800cf0e:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800cf10:	687b      	ldr	r3, [r7, #4]
 800cf12:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800cf16:	4618      	mov	r0, r3
 800cf18:	f7fc fe7a 	bl	8009c10 <USBH_LL_PortDisabled>
}
 800cf1c:	bf00      	nop
 800cf1e:	3708      	adds	r7, #8
 800cf20:	46bd      	mov	sp, r7
 800cf22:	bd80      	pop	{r7, pc}

0800cf24 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800cf24:	b580      	push	{r7, lr}
 800cf26:	b084      	sub	sp, #16
 800cf28:	af00      	add	r7, sp, #0
 800cf2a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cf2c:	2300      	movs	r3, #0
 800cf2e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800cf30:	2300      	movs	r3, #0
 800cf32:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800cf34:	687b      	ldr	r3, [r7, #4]
 800cf36:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800cf3a:	4618      	mov	r0, r3
 800cf3c:	f7f7 fc0f 	bl	800475e <HAL_HCD_Stop>
 800cf40:	4603      	mov	r3, r0
 800cf42:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800cf44:	7bfb      	ldrb	r3, [r7, #15]
 800cf46:	4618      	mov	r0, r3
 800cf48:	f000 f808 	bl	800cf5c <USBH_Get_USB_Status>
 800cf4c:	4603      	mov	r3, r0
 800cf4e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800cf50:	7bbb      	ldrb	r3, [r7, #14]
}
 800cf52:	4618      	mov	r0, r3
 800cf54:	3710      	adds	r7, #16
 800cf56:	46bd      	mov	sp, r7
 800cf58:	bd80      	pop	{r7, pc}
	...

0800cf5c <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800cf5c:	b480      	push	{r7}
 800cf5e:	b085      	sub	sp, #20
 800cf60:	af00      	add	r7, sp, #0
 800cf62:	4603      	mov	r3, r0
 800cf64:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800cf66:	2300      	movs	r3, #0
 800cf68:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800cf6a:	79fb      	ldrb	r3, [r7, #7]
 800cf6c:	2b03      	cmp	r3, #3
 800cf6e:	d817      	bhi.n	800cfa0 <USBH_Get_USB_Status+0x44>
 800cf70:	a201      	add	r2, pc, #4	@ (adr r2, 800cf78 <USBH_Get_USB_Status+0x1c>)
 800cf72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cf76:	bf00      	nop
 800cf78:	0800cf89 	.word	0x0800cf89
 800cf7c:	0800cf8f 	.word	0x0800cf8f
 800cf80:	0800cf95 	.word	0x0800cf95
 800cf84:	0800cf9b 	.word	0x0800cf9b
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800cf88:	2300      	movs	r3, #0
 800cf8a:	73fb      	strb	r3, [r7, #15]
    break;
 800cf8c:	e00b      	b.n	800cfa6 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800cf8e:	2302      	movs	r3, #2
 800cf90:	73fb      	strb	r3, [r7, #15]
    break;
 800cf92:	e008      	b.n	800cfa6 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800cf94:	2301      	movs	r3, #1
 800cf96:	73fb      	strb	r3, [r7, #15]
    break;
 800cf98:	e005      	b.n	800cfa6 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800cf9a:	2302      	movs	r3, #2
 800cf9c:	73fb      	strb	r3, [r7, #15]
    break;
 800cf9e:	e002      	b.n	800cfa6 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800cfa0:	2302      	movs	r3, #2
 800cfa2:	73fb      	strb	r3, [r7, #15]
    break;
 800cfa4:	bf00      	nop
  }
  return usb_status;
 800cfa6:	7bfb      	ldrb	r3, [r7, #15]
}
 800cfa8:	4618      	mov	r0, r3
 800cfaa:	3714      	adds	r7, #20
 800cfac:	46bd      	mov	sp, r7
 800cfae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfb2:	4770      	bx	lr

0800cfb4 <sbrk_aligned>:
 800cfb4:	b570      	push	{r4, r5, r6, lr}
 800cfb6:	4e0f      	ldr	r6, [pc, #60]	@ (800cff4 <sbrk_aligned+0x40>)
 800cfb8:	460c      	mov	r4, r1
 800cfba:	6831      	ldr	r1, [r6, #0]
 800cfbc:	4605      	mov	r5, r0
 800cfbe:	b911      	cbnz	r1, 800cfc6 <sbrk_aligned+0x12>
 800cfc0:	f000 f92e 	bl	800d220 <_sbrk_r>
 800cfc4:	6030      	str	r0, [r6, #0]
 800cfc6:	4621      	mov	r1, r4
 800cfc8:	4628      	mov	r0, r5
 800cfca:	f000 f929 	bl	800d220 <_sbrk_r>
 800cfce:	1c43      	adds	r3, r0, #1
 800cfd0:	d103      	bne.n	800cfda <sbrk_aligned+0x26>
 800cfd2:	f04f 34ff 	mov.w	r4, #4294967295
 800cfd6:	4620      	mov	r0, r4
 800cfd8:	bd70      	pop	{r4, r5, r6, pc}
 800cfda:	1cc4      	adds	r4, r0, #3
 800cfdc:	f024 0403 	bic.w	r4, r4, #3
 800cfe0:	42a0      	cmp	r0, r4
 800cfe2:	d0f8      	beq.n	800cfd6 <sbrk_aligned+0x22>
 800cfe4:	1a21      	subs	r1, r4, r0
 800cfe6:	4628      	mov	r0, r5
 800cfe8:	f000 f91a 	bl	800d220 <_sbrk_r>
 800cfec:	3001      	adds	r0, #1
 800cfee:	d1f2      	bne.n	800cfd6 <sbrk_aligned+0x22>
 800cff0:	e7ef      	b.n	800cfd2 <sbrk_aligned+0x1e>
 800cff2:	bf00      	nop
 800cff4:	2000a300 	.word	0x2000a300

0800cff8 <_malloc_r>:
 800cff8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cffc:	1ccd      	adds	r5, r1, #3
 800cffe:	f025 0503 	bic.w	r5, r5, #3
 800d002:	3508      	adds	r5, #8
 800d004:	2d0c      	cmp	r5, #12
 800d006:	bf38      	it	cc
 800d008:	250c      	movcc	r5, #12
 800d00a:	2d00      	cmp	r5, #0
 800d00c:	4606      	mov	r6, r0
 800d00e:	db01      	blt.n	800d014 <_malloc_r+0x1c>
 800d010:	42a9      	cmp	r1, r5
 800d012:	d904      	bls.n	800d01e <_malloc_r+0x26>
 800d014:	230c      	movs	r3, #12
 800d016:	6033      	str	r3, [r6, #0]
 800d018:	2000      	movs	r0, #0
 800d01a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d01e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800d0f4 <_malloc_r+0xfc>
 800d022:	f000 f869 	bl	800d0f8 <__malloc_lock>
 800d026:	f8d8 3000 	ldr.w	r3, [r8]
 800d02a:	461c      	mov	r4, r3
 800d02c:	bb44      	cbnz	r4, 800d080 <_malloc_r+0x88>
 800d02e:	4629      	mov	r1, r5
 800d030:	4630      	mov	r0, r6
 800d032:	f7ff ffbf 	bl	800cfb4 <sbrk_aligned>
 800d036:	1c43      	adds	r3, r0, #1
 800d038:	4604      	mov	r4, r0
 800d03a:	d158      	bne.n	800d0ee <_malloc_r+0xf6>
 800d03c:	f8d8 4000 	ldr.w	r4, [r8]
 800d040:	4627      	mov	r7, r4
 800d042:	2f00      	cmp	r7, #0
 800d044:	d143      	bne.n	800d0ce <_malloc_r+0xd6>
 800d046:	2c00      	cmp	r4, #0
 800d048:	d04b      	beq.n	800d0e2 <_malloc_r+0xea>
 800d04a:	6823      	ldr	r3, [r4, #0]
 800d04c:	4639      	mov	r1, r7
 800d04e:	4630      	mov	r0, r6
 800d050:	eb04 0903 	add.w	r9, r4, r3
 800d054:	f000 f8e4 	bl	800d220 <_sbrk_r>
 800d058:	4581      	cmp	r9, r0
 800d05a:	d142      	bne.n	800d0e2 <_malloc_r+0xea>
 800d05c:	6821      	ldr	r1, [r4, #0]
 800d05e:	1a6d      	subs	r5, r5, r1
 800d060:	4629      	mov	r1, r5
 800d062:	4630      	mov	r0, r6
 800d064:	f7ff ffa6 	bl	800cfb4 <sbrk_aligned>
 800d068:	3001      	adds	r0, #1
 800d06a:	d03a      	beq.n	800d0e2 <_malloc_r+0xea>
 800d06c:	6823      	ldr	r3, [r4, #0]
 800d06e:	442b      	add	r3, r5
 800d070:	6023      	str	r3, [r4, #0]
 800d072:	f8d8 3000 	ldr.w	r3, [r8]
 800d076:	685a      	ldr	r2, [r3, #4]
 800d078:	bb62      	cbnz	r2, 800d0d4 <_malloc_r+0xdc>
 800d07a:	f8c8 7000 	str.w	r7, [r8]
 800d07e:	e00f      	b.n	800d0a0 <_malloc_r+0xa8>
 800d080:	6822      	ldr	r2, [r4, #0]
 800d082:	1b52      	subs	r2, r2, r5
 800d084:	d420      	bmi.n	800d0c8 <_malloc_r+0xd0>
 800d086:	2a0b      	cmp	r2, #11
 800d088:	d917      	bls.n	800d0ba <_malloc_r+0xc2>
 800d08a:	1961      	adds	r1, r4, r5
 800d08c:	42a3      	cmp	r3, r4
 800d08e:	6025      	str	r5, [r4, #0]
 800d090:	bf18      	it	ne
 800d092:	6059      	strne	r1, [r3, #4]
 800d094:	6863      	ldr	r3, [r4, #4]
 800d096:	bf08      	it	eq
 800d098:	f8c8 1000 	streq.w	r1, [r8]
 800d09c:	5162      	str	r2, [r4, r5]
 800d09e:	604b      	str	r3, [r1, #4]
 800d0a0:	4630      	mov	r0, r6
 800d0a2:	f000 f82f 	bl	800d104 <__malloc_unlock>
 800d0a6:	f104 000b 	add.w	r0, r4, #11
 800d0aa:	1d23      	adds	r3, r4, #4
 800d0ac:	f020 0007 	bic.w	r0, r0, #7
 800d0b0:	1ac2      	subs	r2, r0, r3
 800d0b2:	bf1c      	itt	ne
 800d0b4:	1a1b      	subne	r3, r3, r0
 800d0b6:	50a3      	strne	r3, [r4, r2]
 800d0b8:	e7af      	b.n	800d01a <_malloc_r+0x22>
 800d0ba:	6862      	ldr	r2, [r4, #4]
 800d0bc:	42a3      	cmp	r3, r4
 800d0be:	bf0c      	ite	eq
 800d0c0:	f8c8 2000 	streq.w	r2, [r8]
 800d0c4:	605a      	strne	r2, [r3, #4]
 800d0c6:	e7eb      	b.n	800d0a0 <_malloc_r+0xa8>
 800d0c8:	4623      	mov	r3, r4
 800d0ca:	6864      	ldr	r4, [r4, #4]
 800d0cc:	e7ae      	b.n	800d02c <_malloc_r+0x34>
 800d0ce:	463c      	mov	r4, r7
 800d0d0:	687f      	ldr	r7, [r7, #4]
 800d0d2:	e7b6      	b.n	800d042 <_malloc_r+0x4a>
 800d0d4:	461a      	mov	r2, r3
 800d0d6:	685b      	ldr	r3, [r3, #4]
 800d0d8:	42a3      	cmp	r3, r4
 800d0da:	d1fb      	bne.n	800d0d4 <_malloc_r+0xdc>
 800d0dc:	2300      	movs	r3, #0
 800d0de:	6053      	str	r3, [r2, #4]
 800d0e0:	e7de      	b.n	800d0a0 <_malloc_r+0xa8>
 800d0e2:	230c      	movs	r3, #12
 800d0e4:	6033      	str	r3, [r6, #0]
 800d0e6:	4630      	mov	r0, r6
 800d0e8:	f000 f80c 	bl	800d104 <__malloc_unlock>
 800d0ec:	e794      	b.n	800d018 <_malloc_r+0x20>
 800d0ee:	6005      	str	r5, [r0, #0]
 800d0f0:	e7d6      	b.n	800d0a0 <_malloc_r+0xa8>
 800d0f2:	bf00      	nop
 800d0f4:	2000a304 	.word	0x2000a304

0800d0f8 <__malloc_lock>:
 800d0f8:	4801      	ldr	r0, [pc, #4]	@ (800d100 <__malloc_lock+0x8>)
 800d0fa:	f000 b8cb 	b.w	800d294 <__retarget_lock_acquire_recursive>
 800d0fe:	bf00      	nop
 800d100:	2000a444 	.word	0x2000a444

0800d104 <__malloc_unlock>:
 800d104:	4801      	ldr	r0, [pc, #4]	@ (800d10c <__malloc_unlock+0x8>)
 800d106:	f000 b8c6 	b.w	800d296 <__retarget_lock_release_recursive>
 800d10a:	bf00      	nop
 800d10c:	2000a444 	.word	0x2000a444

0800d110 <siprintf>:
 800d110:	b40e      	push	{r1, r2, r3}
 800d112:	b510      	push	{r4, lr}
 800d114:	b09d      	sub	sp, #116	@ 0x74
 800d116:	ab1f      	add	r3, sp, #124	@ 0x7c
 800d118:	9002      	str	r0, [sp, #8]
 800d11a:	9006      	str	r0, [sp, #24]
 800d11c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800d120:	480a      	ldr	r0, [pc, #40]	@ (800d14c <siprintf+0x3c>)
 800d122:	9107      	str	r1, [sp, #28]
 800d124:	9104      	str	r1, [sp, #16]
 800d126:	490a      	ldr	r1, [pc, #40]	@ (800d150 <siprintf+0x40>)
 800d128:	f853 2b04 	ldr.w	r2, [r3], #4
 800d12c:	9105      	str	r1, [sp, #20]
 800d12e:	2400      	movs	r4, #0
 800d130:	a902      	add	r1, sp, #8
 800d132:	6800      	ldr	r0, [r0, #0]
 800d134:	9301      	str	r3, [sp, #4]
 800d136:	941b      	str	r4, [sp, #108]	@ 0x6c
 800d138:	f000 f962 	bl	800d400 <_svfiprintf_r>
 800d13c:	9b02      	ldr	r3, [sp, #8]
 800d13e:	701c      	strb	r4, [r3, #0]
 800d140:	b01d      	add	sp, #116	@ 0x74
 800d142:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d146:	b003      	add	sp, #12
 800d148:	4770      	bx	lr
 800d14a:	bf00      	nop
 800d14c:	20000064 	.word	0x20000064
 800d150:	ffff0208 	.word	0xffff0208

0800d154 <memset>:
 800d154:	4402      	add	r2, r0
 800d156:	4603      	mov	r3, r0
 800d158:	4293      	cmp	r3, r2
 800d15a:	d100      	bne.n	800d15e <memset+0xa>
 800d15c:	4770      	bx	lr
 800d15e:	f803 1b01 	strb.w	r1, [r3], #1
 800d162:	e7f9      	b.n	800d158 <memset+0x4>

0800d164 <_reclaim_reent>:
 800d164:	4b2d      	ldr	r3, [pc, #180]	@ (800d21c <_reclaim_reent+0xb8>)
 800d166:	681b      	ldr	r3, [r3, #0]
 800d168:	4283      	cmp	r3, r0
 800d16a:	b570      	push	{r4, r5, r6, lr}
 800d16c:	4604      	mov	r4, r0
 800d16e:	d053      	beq.n	800d218 <_reclaim_reent+0xb4>
 800d170:	69c3      	ldr	r3, [r0, #28]
 800d172:	b31b      	cbz	r3, 800d1bc <_reclaim_reent+0x58>
 800d174:	68db      	ldr	r3, [r3, #12]
 800d176:	b163      	cbz	r3, 800d192 <_reclaim_reent+0x2e>
 800d178:	2500      	movs	r5, #0
 800d17a:	69e3      	ldr	r3, [r4, #28]
 800d17c:	68db      	ldr	r3, [r3, #12]
 800d17e:	5959      	ldr	r1, [r3, r5]
 800d180:	b9b1      	cbnz	r1, 800d1b0 <_reclaim_reent+0x4c>
 800d182:	3504      	adds	r5, #4
 800d184:	2d80      	cmp	r5, #128	@ 0x80
 800d186:	d1f8      	bne.n	800d17a <_reclaim_reent+0x16>
 800d188:	69e3      	ldr	r3, [r4, #28]
 800d18a:	4620      	mov	r0, r4
 800d18c:	68d9      	ldr	r1, [r3, #12]
 800d18e:	f000 f891 	bl	800d2b4 <_free_r>
 800d192:	69e3      	ldr	r3, [r4, #28]
 800d194:	6819      	ldr	r1, [r3, #0]
 800d196:	b111      	cbz	r1, 800d19e <_reclaim_reent+0x3a>
 800d198:	4620      	mov	r0, r4
 800d19a:	f000 f88b 	bl	800d2b4 <_free_r>
 800d19e:	69e3      	ldr	r3, [r4, #28]
 800d1a0:	689d      	ldr	r5, [r3, #8]
 800d1a2:	b15d      	cbz	r5, 800d1bc <_reclaim_reent+0x58>
 800d1a4:	4629      	mov	r1, r5
 800d1a6:	4620      	mov	r0, r4
 800d1a8:	682d      	ldr	r5, [r5, #0]
 800d1aa:	f000 f883 	bl	800d2b4 <_free_r>
 800d1ae:	e7f8      	b.n	800d1a2 <_reclaim_reent+0x3e>
 800d1b0:	680e      	ldr	r6, [r1, #0]
 800d1b2:	4620      	mov	r0, r4
 800d1b4:	f000 f87e 	bl	800d2b4 <_free_r>
 800d1b8:	4631      	mov	r1, r6
 800d1ba:	e7e1      	b.n	800d180 <_reclaim_reent+0x1c>
 800d1bc:	6961      	ldr	r1, [r4, #20]
 800d1be:	b111      	cbz	r1, 800d1c6 <_reclaim_reent+0x62>
 800d1c0:	4620      	mov	r0, r4
 800d1c2:	f000 f877 	bl	800d2b4 <_free_r>
 800d1c6:	69e1      	ldr	r1, [r4, #28]
 800d1c8:	b111      	cbz	r1, 800d1d0 <_reclaim_reent+0x6c>
 800d1ca:	4620      	mov	r0, r4
 800d1cc:	f000 f872 	bl	800d2b4 <_free_r>
 800d1d0:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800d1d2:	b111      	cbz	r1, 800d1da <_reclaim_reent+0x76>
 800d1d4:	4620      	mov	r0, r4
 800d1d6:	f000 f86d 	bl	800d2b4 <_free_r>
 800d1da:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d1dc:	b111      	cbz	r1, 800d1e4 <_reclaim_reent+0x80>
 800d1de:	4620      	mov	r0, r4
 800d1e0:	f000 f868 	bl	800d2b4 <_free_r>
 800d1e4:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800d1e6:	b111      	cbz	r1, 800d1ee <_reclaim_reent+0x8a>
 800d1e8:	4620      	mov	r0, r4
 800d1ea:	f000 f863 	bl	800d2b4 <_free_r>
 800d1ee:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800d1f0:	b111      	cbz	r1, 800d1f8 <_reclaim_reent+0x94>
 800d1f2:	4620      	mov	r0, r4
 800d1f4:	f000 f85e 	bl	800d2b4 <_free_r>
 800d1f8:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800d1fa:	b111      	cbz	r1, 800d202 <_reclaim_reent+0x9e>
 800d1fc:	4620      	mov	r0, r4
 800d1fe:	f000 f859 	bl	800d2b4 <_free_r>
 800d202:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800d204:	b111      	cbz	r1, 800d20c <_reclaim_reent+0xa8>
 800d206:	4620      	mov	r0, r4
 800d208:	f000 f854 	bl	800d2b4 <_free_r>
 800d20c:	6a23      	ldr	r3, [r4, #32]
 800d20e:	b11b      	cbz	r3, 800d218 <_reclaim_reent+0xb4>
 800d210:	4620      	mov	r0, r4
 800d212:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800d216:	4718      	bx	r3
 800d218:	bd70      	pop	{r4, r5, r6, pc}
 800d21a:	bf00      	nop
 800d21c:	20000064 	.word	0x20000064

0800d220 <_sbrk_r>:
 800d220:	b538      	push	{r3, r4, r5, lr}
 800d222:	4d06      	ldr	r5, [pc, #24]	@ (800d23c <_sbrk_r+0x1c>)
 800d224:	2300      	movs	r3, #0
 800d226:	4604      	mov	r4, r0
 800d228:	4608      	mov	r0, r1
 800d22a:	602b      	str	r3, [r5, #0]
 800d22c:	f7f4 fd86 	bl	8001d3c <_sbrk>
 800d230:	1c43      	adds	r3, r0, #1
 800d232:	d102      	bne.n	800d23a <_sbrk_r+0x1a>
 800d234:	682b      	ldr	r3, [r5, #0]
 800d236:	b103      	cbz	r3, 800d23a <_sbrk_r+0x1a>
 800d238:	6023      	str	r3, [r4, #0]
 800d23a:	bd38      	pop	{r3, r4, r5, pc}
 800d23c:	2000a440 	.word	0x2000a440

0800d240 <__errno>:
 800d240:	4b01      	ldr	r3, [pc, #4]	@ (800d248 <__errno+0x8>)
 800d242:	6818      	ldr	r0, [r3, #0]
 800d244:	4770      	bx	lr
 800d246:	bf00      	nop
 800d248:	20000064 	.word	0x20000064

0800d24c <__libc_init_array>:
 800d24c:	b570      	push	{r4, r5, r6, lr}
 800d24e:	4d0d      	ldr	r5, [pc, #52]	@ (800d284 <__libc_init_array+0x38>)
 800d250:	4c0d      	ldr	r4, [pc, #52]	@ (800d288 <__libc_init_array+0x3c>)
 800d252:	1b64      	subs	r4, r4, r5
 800d254:	10a4      	asrs	r4, r4, #2
 800d256:	2600      	movs	r6, #0
 800d258:	42a6      	cmp	r6, r4
 800d25a:	d109      	bne.n	800d270 <__libc_init_array+0x24>
 800d25c:	4d0b      	ldr	r5, [pc, #44]	@ (800d28c <__libc_init_array+0x40>)
 800d25e:	4c0c      	ldr	r4, [pc, #48]	@ (800d290 <__libc_init_array+0x44>)
 800d260:	f000 fba6 	bl	800d9b0 <_init>
 800d264:	1b64      	subs	r4, r4, r5
 800d266:	10a4      	asrs	r4, r4, #2
 800d268:	2600      	movs	r6, #0
 800d26a:	42a6      	cmp	r6, r4
 800d26c:	d105      	bne.n	800d27a <__libc_init_array+0x2e>
 800d26e:	bd70      	pop	{r4, r5, r6, pc}
 800d270:	f855 3b04 	ldr.w	r3, [r5], #4
 800d274:	4798      	blx	r3
 800d276:	3601      	adds	r6, #1
 800d278:	e7ee      	b.n	800d258 <__libc_init_array+0xc>
 800d27a:	f855 3b04 	ldr.w	r3, [r5], #4
 800d27e:	4798      	blx	r3
 800d280:	3601      	adds	r6, #1
 800d282:	e7f2      	b.n	800d26a <__libc_init_array+0x1e>
 800d284:	08010110 	.word	0x08010110
 800d288:	08010110 	.word	0x08010110
 800d28c:	08010110 	.word	0x08010110
 800d290:	08010114 	.word	0x08010114

0800d294 <__retarget_lock_acquire_recursive>:
 800d294:	4770      	bx	lr

0800d296 <__retarget_lock_release_recursive>:
 800d296:	4770      	bx	lr

0800d298 <memcpy>:
 800d298:	440a      	add	r2, r1
 800d29a:	4291      	cmp	r1, r2
 800d29c:	f100 33ff 	add.w	r3, r0, #4294967295
 800d2a0:	d100      	bne.n	800d2a4 <memcpy+0xc>
 800d2a2:	4770      	bx	lr
 800d2a4:	b510      	push	{r4, lr}
 800d2a6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d2aa:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d2ae:	4291      	cmp	r1, r2
 800d2b0:	d1f9      	bne.n	800d2a6 <memcpy+0xe>
 800d2b2:	bd10      	pop	{r4, pc}

0800d2b4 <_free_r>:
 800d2b4:	b538      	push	{r3, r4, r5, lr}
 800d2b6:	4605      	mov	r5, r0
 800d2b8:	2900      	cmp	r1, #0
 800d2ba:	d041      	beq.n	800d340 <_free_r+0x8c>
 800d2bc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d2c0:	1f0c      	subs	r4, r1, #4
 800d2c2:	2b00      	cmp	r3, #0
 800d2c4:	bfb8      	it	lt
 800d2c6:	18e4      	addlt	r4, r4, r3
 800d2c8:	f7ff ff16 	bl	800d0f8 <__malloc_lock>
 800d2cc:	4a1d      	ldr	r2, [pc, #116]	@ (800d344 <_free_r+0x90>)
 800d2ce:	6813      	ldr	r3, [r2, #0]
 800d2d0:	b933      	cbnz	r3, 800d2e0 <_free_r+0x2c>
 800d2d2:	6063      	str	r3, [r4, #4]
 800d2d4:	6014      	str	r4, [r2, #0]
 800d2d6:	4628      	mov	r0, r5
 800d2d8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d2dc:	f7ff bf12 	b.w	800d104 <__malloc_unlock>
 800d2e0:	42a3      	cmp	r3, r4
 800d2e2:	d908      	bls.n	800d2f6 <_free_r+0x42>
 800d2e4:	6820      	ldr	r0, [r4, #0]
 800d2e6:	1821      	adds	r1, r4, r0
 800d2e8:	428b      	cmp	r3, r1
 800d2ea:	bf01      	itttt	eq
 800d2ec:	6819      	ldreq	r1, [r3, #0]
 800d2ee:	685b      	ldreq	r3, [r3, #4]
 800d2f0:	1809      	addeq	r1, r1, r0
 800d2f2:	6021      	streq	r1, [r4, #0]
 800d2f4:	e7ed      	b.n	800d2d2 <_free_r+0x1e>
 800d2f6:	461a      	mov	r2, r3
 800d2f8:	685b      	ldr	r3, [r3, #4]
 800d2fa:	b10b      	cbz	r3, 800d300 <_free_r+0x4c>
 800d2fc:	42a3      	cmp	r3, r4
 800d2fe:	d9fa      	bls.n	800d2f6 <_free_r+0x42>
 800d300:	6811      	ldr	r1, [r2, #0]
 800d302:	1850      	adds	r0, r2, r1
 800d304:	42a0      	cmp	r0, r4
 800d306:	d10b      	bne.n	800d320 <_free_r+0x6c>
 800d308:	6820      	ldr	r0, [r4, #0]
 800d30a:	4401      	add	r1, r0
 800d30c:	1850      	adds	r0, r2, r1
 800d30e:	4283      	cmp	r3, r0
 800d310:	6011      	str	r1, [r2, #0]
 800d312:	d1e0      	bne.n	800d2d6 <_free_r+0x22>
 800d314:	6818      	ldr	r0, [r3, #0]
 800d316:	685b      	ldr	r3, [r3, #4]
 800d318:	6053      	str	r3, [r2, #4]
 800d31a:	4408      	add	r0, r1
 800d31c:	6010      	str	r0, [r2, #0]
 800d31e:	e7da      	b.n	800d2d6 <_free_r+0x22>
 800d320:	d902      	bls.n	800d328 <_free_r+0x74>
 800d322:	230c      	movs	r3, #12
 800d324:	602b      	str	r3, [r5, #0]
 800d326:	e7d6      	b.n	800d2d6 <_free_r+0x22>
 800d328:	6820      	ldr	r0, [r4, #0]
 800d32a:	1821      	adds	r1, r4, r0
 800d32c:	428b      	cmp	r3, r1
 800d32e:	bf04      	itt	eq
 800d330:	6819      	ldreq	r1, [r3, #0]
 800d332:	685b      	ldreq	r3, [r3, #4]
 800d334:	6063      	str	r3, [r4, #4]
 800d336:	bf04      	itt	eq
 800d338:	1809      	addeq	r1, r1, r0
 800d33a:	6021      	streq	r1, [r4, #0]
 800d33c:	6054      	str	r4, [r2, #4]
 800d33e:	e7ca      	b.n	800d2d6 <_free_r+0x22>
 800d340:	bd38      	pop	{r3, r4, r5, pc}
 800d342:	bf00      	nop
 800d344:	2000a304 	.word	0x2000a304

0800d348 <__ssputs_r>:
 800d348:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d34c:	688e      	ldr	r6, [r1, #8]
 800d34e:	461f      	mov	r7, r3
 800d350:	42be      	cmp	r6, r7
 800d352:	680b      	ldr	r3, [r1, #0]
 800d354:	4682      	mov	sl, r0
 800d356:	460c      	mov	r4, r1
 800d358:	4690      	mov	r8, r2
 800d35a:	d82d      	bhi.n	800d3b8 <__ssputs_r+0x70>
 800d35c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d360:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800d364:	d026      	beq.n	800d3b4 <__ssputs_r+0x6c>
 800d366:	6965      	ldr	r5, [r4, #20]
 800d368:	6909      	ldr	r1, [r1, #16]
 800d36a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d36e:	eba3 0901 	sub.w	r9, r3, r1
 800d372:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d376:	1c7b      	adds	r3, r7, #1
 800d378:	444b      	add	r3, r9
 800d37a:	106d      	asrs	r5, r5, #1
 800d37c:	429d      	cmp	r5, r3
 800d37e:	bf38      	it	cc
 800d380:	461d      	movcc	r5, r3
 800d382:	0553      	lsls	r3, r2, #21
 800d384:	d527      	bpl.n	800d3d6 <__ssputs_r+0x8e>
 800d386:	4629      	mov	r1, r5
 800d388:	f7ff fe36 	bl	800cff8 <_malloc_r>
 800d38c:	4606      	mov	r6, r0
 800d38e:	b360      	cbz	r0, 800d3ea <__ssputs_r+0xa2>
 800d390:	6921      	ldr	r1, [r4, #16]
 800d392:	464a      	mov	r2, r9
 800d394:	f7ff ff80 	bl	800d298 <memcpy>
 800d398:	89a3      	ldrh	r3, [r4, #12]
 800d39a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800d39e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d3a2:	81a3      	strh	r3, [r4, #12]
 800d3a4:	6126      	str	r6, [r4, #16]
 800d3a6:	6165      	str	r5, [r4, #20]
 800d3a8:	444e      	add	r6, r9
 800d3aa:	eba5 0509 	sub.w	r5, r5, r9
 800d3ae:	6026      	str	r6, [r4, #0]
 800d3b0:	60a5      	str	r5, [r4, #8]
 800d3b2:	463e      	mov	r6, r7
 800d3b4:	42be      	cmp	r6, r7
 800d3b6:	d900      	bls.n	800d3ba <__ssputs_r+0x72>
 800d3b8:	463e      	mov	r6, r7
 800d3ba:	6820      	ldr	r0, [r4, #0]
 800d3bc:	4632      	mov	r2, r6
 800d3be:	4641      	mov	r1, r8
 800d3c0:	f000 faa6 	bl	800d910 <memmove>
 800d3c4:	68a3      	ldr	r3, [r4, #8]
 800d3c6:	1b9b      	subs	r3, r3, r6
 800d3c8:	60a3      	str	r3, [r4, #8]
 800d3ca:	6823      	ldr	r3, [r4, #0]
 800d3cc:	4433      	add	r3, r6
 800d3ce:	6023      	str	r3, [r4, #0]
 800d3d0:	2000      	movs	r0, #0
 800d3d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d3d6:	462a      	mov	r2, r5
 800d3d8:	f000 fab4 	bl	800d944 <_realloc_r>
 800d3dc:	4606      	mov	r6, r0
 800d3de:	2800      	cmp	r0, #0
 800d3e0:	d1e0      	bne.n	800d3a4 <__ssputs_r+0x5c>
 800d3e2:	6921      	ldr	r1, [r4, #16]
 800d3e4:	4650      	mov	r0, sl
 800d3e6:	f7ff ff65 	bl	800d2b4 <_free_r>
 800d3ea:	230c      	movs	r3, #12
 800d3ec:	f8ca 3000 	str.w	r3, [sl]
 800d3f0:	89a3      	ldrh	r3, [r4, #12]
 800d3f2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d3f6:	81a3      	strh	r3, [r4, #12]
 800d3f8:	f04f 30ff 	mov.w	r0, #4294967295
 800d3fc:	e7e9      	b.n	800d3d2 <__ssputs_r+0x8a>
	...

0800d400 <_svfiprintf_r>:
 800d400:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d404:	4698      	mov	r8, r3
 800d406:	898b      	ldrh	r3, [r1, #12]
 800d408:	061b      	lsls	r3, r3, #24
 800d40a:	b09d      	sub	sp, #116	@ 0x74
 800d40c:	4607      	mov	r7, r0
 800d40e:	460d      	mov	r5, r1
 800d410:	4614      	mov	r4, r2
 800d412:	d510      	bpl.n	800d436 <_svfiprintf_r+0x36>
 800d414:	690b      	ldr	r3, [r1, #16]
 800d416:	b973      	cbnz	r3, 800d436 <_svfiprintf_r+0x36>
 800d418:	2140      	movs	r1, #64	@ 0x40
 800d41a:	f7ff fded 	bl	800cff8 <_malloc_r>
 800d41e:	6028      	str	r0, [r5, #0]
 800d420:	6128      	str	r0, [r5, #16]
 800d422:	b930      	cbnz	r0, 800d432 <_svfiprintf_r+0x32>
 800d424:	230c      	movs	r3, #12
 800d426:	603b      	str	r3, [r7, #0]
 800d428:	f04f 30ff 	mov.w	r0, #4294967295
 800d42c:	b01d      	add	sp, #116	@ 0x74
 800d42e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d432:	2340      	movs	r3, #64	@ 0x40
 800d434:	616b      	str	r3, [r5, #20]
 800d436:	2300      	movs	r3, #0
 800d438:	9309      	str	r3, [sp, #36]	@ 0x24
 800d43a:	2320      	movs	r3, #32
 800d43c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d440:	f8cd 800c 	str.w	r8, [sp, #12]
 800d444:	2330      	movs	r3, #48	@ 0x30
 800d446:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800d5e4 <_svfiprintf_r+0x1e4>
 800d44a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d44e:	f04f 0901 	mov.w	r9, #1
 800d452:	4623      	mov	r3, r4
 800d454:	469a      	mov	sl, r3
 800d456:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d45a:	b10a      	cbz	r2, 800d460 <_svfiprintf_r+0x60>
 800d45c:	2a25      	cmp	r2, #37	@ 0x25
 800d45e:	d1f9      	bne.n	800d454 <_svfiprintf_r+0x54>
 800d460:	ebba 0b04 	subs.w	fp, sl, r4
 800d464:	d00b      	beq.n	800d47e <_svfiprintf_r+0x7e>
 800d466:	465b      	mov	r3, fp
 800d468:	4622      	mov	r2, r4
 800d46a:	4629      	mov	r1, r5
 800d46c:	4638      	mov	r0, r7
 800d46e:	f7ff ff6b 	bl	800d348 <__ssputs_r>
 800d472:	3001      	adds	r0, #1
 800d474:	f000 80a7 	beq.w	800d5c6 <_svfiprintf_r+0x1c6>
 800d478:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d47a:	445a      	add	r2, fp
 800d47c:	9209      	str	r2, [sp, #36]	@ 0x24
 800d47e:	f89a 3000 	ldrb.w	r3, [sl]
 800d482:	2b00      	cmp	r3, #0
 800d484:	f000 809f 	beq.w	800d5c6 <_svfiprintf_r+0x1c6>
 800d488:	2300      	movs	r3, #0
 800d48a:	f04f 32ff 	mov.w	r2, #4294967295
 800d48e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d492:	f10a 0a01 	add.w	sl, sl, #1
 800d496:	9304      	str	r3, [sp, #16]
 800d498:	9307      	str	r3, [sp, #28]
 800d49a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d49e:	931a      	str	r3, [sp, #104]	@ 0x68
 800d4a0:	4654      	mov	r4, sl
 800d4a2:	2205      	movs	r2, #5
 800d4a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d4a8:	484e      	ldr	r0, [pc, #312]	@ (800d5e4 <_svfiprintf_r+0x1e4>)
 800d4aa:	f7f2 fea1 	bl	80001f0 <memchr>
 800d4ae:	9a04      	ldr	r2, [sp, #16]
 800d4b0:	b9d8      	cbnz	r0, 800d4ea <_svfiprintf_r+0xea>
 800d4b2:	06d0      	lsls	r0, r2, #27
 800d4b4:	bf44      	itt	mi
 800d4b6:	2320      	movmi	r3, #32
 800d4b8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d4bc:	0711      	lsls	r1, r2, #28
 800d4be:	bf44      	itt	mi
 800d4c0:	232b      	movmi	r3, #43	@ 0x2b
 800d4c2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d4c6:	f89a 3000 	ldrb.w	r3, [sl]
 800d4ca:	2b2a      	cmp	r3, #42	@ 0x2a
 800d4cc:	d015      	beq.n	800d4fa <_svfiprintf_r+0xfa>
 800d4ce:	9a07      	ldr	r2, [sp, #28]
 800d4d0:	4654      	mov	r4, sl
 800d4d2:	2000      	movs	r0, #0
 800d4d4:	f04f 0c0a 	mov.w	ip, #10
 800d4d8:	4621      	mov	r1, r4
 800d4da:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d4de:	3b30      	subs	r3, #48	@ 0x30
 800d4e0:	2b09      	cmp	r3, #9
 800d4e2:	d94b      	bls.n	800d57c <_svfiprintf_r+0x17c>
 800d4e4:	b1b0      	cbz	r0, 800d514 <_svfiprintf_r+0x114>
 800d4e6:	9207      	str	r2, [sp, #28]
 800d4e8:	e014      	b.n	800d514 <_svfiprintf_r+0x114>
 800d4ea:	eba0 0308 	sub.w	r3, r0, r8
 800d4ee:	fa09 f303 	lsl.w	r3, r9, r3
 800d4f2:	4313      	orrs	r3, r2
 800d4f4:	9304      	str	r3, [sp, #16]
 800d4f6:	46a2      	mov	sl, r4
 800d4f8:	e7d2      	b.n	800d4a0 <_svfiprintf_r+0xa0>
 800d4fa:	9b03      	ldr	r3, [sp, #12]
 800d4fc:	1d19      	adds	r1, r3, #4
 800d4fe:	681b      	ldr	r3, [r3, #0]
 800d500:	9103      	str	r1, [sp, #12]
 800d502:	2b00      	cmp	r3, #0
 800d504:	bfbb      	ittet	lt
 800d506:	425b      	neglt	r3, r3
 800d508:	f042 0202 	orrlt.w	r2, r2, #2
 800d50c:	9307      	strge	r3, [sp, #28]
 800d50e:	9307      	strlt	r3, [sp, #28]
 800d510:	bfb8      	it	lt
 800d512:	9204      	strlt	r2, [sp, #16]
 800d514:	7823      	ldrb	r3, [r4, #0]
 800d516:	2b2e      	cmp	r3, #46	@ 0x2e
 800d518:	d10a      	bne.n	800d530 <_svfiprintf_r+0x130>
 800d51a:	7863      	ldrb	r3, [r4, #1]
 800d51c:	2b2a      	cmp	r3, #42	@ 0x2a
 800d51e:	d132      	bne.n	800d586 <_svfiprintf_r+0x186>
 800d520:	9b03      	ldr	r3, [sp, #12]
 800d522:	1d1a      	adds	r2, r3, #4
 800d524:	681b      	ldr	r3, [r3, #0]
 800d526:	9203      	str	r2, [sp, #12]
 800d528:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d52c:	3402      	adds	r4, #2
 800d52e:	9305      	str	r3, [sp, #20]
 800d530:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800d5f4 <_svfiprintf_r+0x1f4>
 800d534:	7821      	ldrb	r1, [r4, #0]
 800d536:	2203      	movs	r2, #3
 800d538:	4650      	mov	r0, sl
 800d53a:	f7f2 fe59 	bl	80001f0 <memchr>
 800d53e:	b138      	cbz	r0, 800d550 <_svfiprintf_r+0x150>
 800d540:	9b04      	ldr	r3, [sp, #16]
 800d542:	eba0 000a 	sub.w	r0, r0, sl
 800d546:	2240      	movs	r2, #64	@ 0x40
 800d548:	4082      	lsls	r2, r0
 800d54a:	4313      	orrs	r3, r2
 800d54c:	3401      	adds	r4, #1
 800d54e:	9304      	str	r3, [sp, #16]
 800d550:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d554:	4824      	ldr	r0, [pc, #144]	@ (800d5e8 <_svfiprintf_r+0x1e8>)
 800d556:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d55a:	2206      	movs	r2, #6
 800d55c:	f7f2 fe48 	bl	80001f0 <memchr>
 800d560:	2800      	cmp	r0, #0
 800d562:	d036      	beq.n	800d5d2 <_svfiprintf_r+0x1d2>
 800d564:	4b21      	ldr	r3, [pc, #132]	@ (800d5ec <_svfiprintf_r+0x1ec>)
 800d566:	bb1b      	cbnz	r3, 800d5b0 <_svfiprintf_r+0x1b0>
 800d568:	9b03      	ldr	r3, [sp, #12]
 800d56a:	3307      	adds	r3, #7
 800d56c:	f023 0307 	bic.w	r3, r3, #7
 800d570:	3308      	adds	r3, #8
 800d572:	9303      	str	r3, [sp, #12]
 800d574:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d576:	4433      	add	r3, r6
 800d578:	9309      	str	r3, [sp, #36]	@ 0x24
 800d57a:	e76a      	b.n	800d452 <_svfiprintf_r+0x52>
 800d57c:	fb0c 3202 	mla	r2, ip, r2, r3
 800d580:	460c      	mov	r4, r1
 800d582:	2001      	movs	r0, #1
 800d584:	e7a8      	b.n	800d4d8 <_svfiprintf_r+0xd8>
 800d586:	2300      	movs	r3, #0
 800d588:	3401      	adds	r4, #1
 800d58a:	9305      	str	r3, [sp, #20]
 800d58c:	4619      	mov	r1, r3
 800d58e:	f04f 0c0a 	mov.w	ip, #10
 800d592:	4620      	mov	r0, r4
 800d594:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d598:	3a30      	subs	r2, #48	@ 0x30
 800d59a:	2a09      	cmp	r2, #9
 800d59c:	d903      	bls.n	800d5a6 <_svfiprintf_r+0x1a6>
 800d59e:	2b00      	cmp	r3, #0
 800d5a0:	d0c6      	beq.n	800d530 <_svfiprintf_r+0x130>
 800d5a2:	9105      	str	r1, [sp, #20]
 800d5a4:	e7c4      	b.n	800d530 <_svfiprintf_r+0x130>
 800d5a6:	fb0c 2101 	mla	r1, ip, r1, r2
 800d5aa:	4604      	mov	r4, r0
 800d5ac:	2301      	movs	r3, #1
 800d5ae:	e7f0      	b.n	800d592 <_svfiprintf_r+0x192>
 800d5b0:	ab03      	add	r3, sp, #12
 800d5b2:	9300      	str	r3, [sp, #0]
 800d5b4:	462a      	mov	r2, r5
 800d5b6:	4b0e      	ldr	r3, [pc, #56]	@ (800d5f0 <_svfiprintf_r+0x1f0>)
 800d5b8:	a904      	add	r1, sp, #16
 800d5ba:	4638      	mov	r0, r7
 800d5bc:	f3af 8000 	nop.w
 800d5c0:	1c42      	adds	r2, r0, #1
 800d5c2:	4606      	mov	r6, r0
 800d5c4:	d1d6      	bne.n	800d574 <_svfiprintf_r+0x174>
 800d5c6:	89ab      	ldrh	r3, [r5, #12]
 800d5c8:	065b      	lsls	r3, r3, #25
 800d5ca:	f53f af2d 	bmi.w	800d428 <_svfiprintf_r+0x28>
 800d5ce:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d5d0:	e72c      	b.n	800d42c <_svfiprintf_r+0x2c>
 800d5d2:	ab03      	add	r3, sp, #12
 800d5d4:	9300      	str	r3, [sp, #0]
 800d5d6:	462a      	mov	r2, r5
 800d5d8:	4b05      	ldr	r3, [pc, #20]	@ (800d5f0 <_svfiprintf_r+0x1f0>)
 800d5da:	a904      	add	r1, sp, #16
 800d5dc:	4638      	mov	r0, r7
 800d5de:	f000 f879 	bl	800d6d4 <_printf_i>
 800d5e2:	e7ed      	b.n	800d5c0 <_svfiprintf_r+0x1c0>
 800d5e4:	080100d4 	.word	0x080100d4
 800d5e8:	080100de 	.word	0x080100de
 800d5ec:	00000000 	.word	0x00000000
 800d5f0:	0800d349 	.word	0x0800d349
 800d5f4:	080100da 	.word	0x080100da

0800d5f8 <_printf_common>:
 800d5f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d5fc:	4616      	mov	r6, r2
 800d5fe:	4698      	mov	r8, r3
 800d600:	688a      	ldr	r2, [r1, #8]
 800d602:	690b      	ldr	r3, [r1, #16]
 800d604:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800d608:	4293      	cmp	r3, r2
 800d60a:	bfb8      	it	lt
 800d60c:	4613      	movlt	r3, r2
 800d60e:	6033      	str	r3, [r6, #0]
 800d610:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800d614:	4607      	mov	r7, r0
 800d616:	460c      	mov	r4, r1
 800d618:	b10a      	cbz	r2, 800d61e <_printf_common+0x26>
 800d61a:	3301      	adds	r3, #1
 800d61c:	6033      	str	r3, [r6, #0]
 800d61e:	6823      	ldr	r3, [r4, #0]
 800d620:	0699      	lsls	r1, r3, #26
 800d622:	bf42      	ittt	mi
 800d624:	6833      	ldrmi	r3, [r6, #0]
 800d626:	3302      	addmi	r3, #2
 800d628:	6033      	strmi	r3, [r6, #0]
 800d62a:	6825      	ldr	r5, [r4, #0]
 800d62c:	f015 0506 	ands.w	r5, r5, #6
 800d630:	d106      	bne.n	800d640 <_printf_common+0x48>
 800d632:	f104 0a19 	add.w	sl, r4, #25
 800d636:	68e3      	ldr	r3, [r4, #12]
 800d638:	6832      	ldr	r2, [r6, #0]
 800d63a:	1a9b      	subs	r3, r3, r2
 800d63c:	42ab      	cmp	r3, r5
 800d63e:	dc26      	bgt.n	800d68e <_printf_common+0x96>
 800d640:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800d644:	6822      	ldr	r2, [r4, #0]
 800d646:	3b00      	subs	r3, #0
 800d648:	bf18      	it	ne
 800d64a:	2301      	movne	r3, #1
 800d64c:	0692      	lsls	r2, r2, #26
 800d64e:	d42b      	bmi.n	800d6a8 <_printf_common+0xb0>
 800d650:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800d654:	4641      	mov	r1, r8
 800d656:	4638      	mov	r0, r7
 800d658:	47c8      	blx	r9
 800d65a:	3001      	adds	r0, #1
 800d65c:	d01e      	beq.n	800d69c <_printf_common+0xa4>
 800d65e:	6823      	ldr	r3, [r4, #0]
 800d660:	6922      	ldr	r2, [r4, #16]
 800d662:	f003 0306 	and.w	r3, r3, #6
 800d666:	2b04      	cmp	r3, #4
 800d668:	bf02      	ittt	eq
 800d66a:	68e5      	ldreq	r5, [r4, #12]
 800d66c:	6833      	ldreq	r3, [r6, #0]
 800d66e:	1aed      	subeq	r5, r5, r3
 800d670:	68a3      	ldr	r3, [r4, #8]
 800d672:	bf0c      	ite	eq
 800d674:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800d678:	2500      	movne	r5, #0
 800d67a:	4293      	cmp	r3, r2
 800d67c:	bfc4      	itt	gt
 800d67e:	1a9b      	subgt	r3, r3, r2
 800d680:	18ed      	addgt	r5, r5, r3
 800d682:	2600      	movs	r6, #0
 800d684:	341a      	adds	r4, #26
 800d686:	42b5      	cmp	r5, r6
 800d688:	d11a      	bne.n	800d6c0 <_printf_common+0xc8>
 800d68a:	2000      	movs	r0, #0
 800d68c:	e008      	b.n	800d6a0 <_printf_common+0xa8>
 800d68e:	2301      	movs	r3, #1
 800d690:	4652      	mov	r2, sl
 800d692:	4641      	mov	r1, r8
 800d694:	4638      	mov	r0, r7
 800d696:	47c8      	blx	r9
 800d698:	3001      	adds	r0, #1
 800d69a:	d103      	bne.n	800d6a4 <_printf_common+0xac>
 800d69c:	f04f 30ff 	mov.w	r0, #4294967295
 800d6a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d6a4:	3501      	adds	r5, #1
 800d6a6:	e7c6      	b.n	800d636 <_printf_common+0x3e>
 800d6a8:	18e1      	adds	r1, r4, r3
 800d6aa:	1c5a      	adds	r2, r3, #1
 800d6ac:	2030      	movs	r0, #48	@ 0x30
 800d6ae:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800d6b2:	4422      	add	r2, r4
 800d6b4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800d6b8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800d6bc:	3302      	adds	r3, #2
 800d6be:	e7c7      	b.n	800d650 <_printf_common+0x58>
 800d6c0:	2301      	movs	r3, #1
 800d6c2:	4622      	mov	r2, r4
 800d6c4:	4641      	mov	r1, r8
 800d6c6:	4638      	mov	r0, r7
 800d6c8:	47c8      	blx	r9
 800d6ca:	3001      	adds	r0, #1
 800d6cc:	d0e6      	beq.n	800d69c <_printf_common+0xa4>
 800d6ce:	3601      	adds	r6, #1
 800d6d0:	e7d9      	b.n	800d686 <_printf_common+0x8e>
	...

0800d6d4 <_printf_i>:
 800d6d4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d6d8:	7e0f      	ldrb	r7, [r1, #24]
 800d6da:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800d6dc:	2f78      	cmp	r7, #120	@ 0x78
 800d6de:	4691      	mov	r9, r2
 800d6e0:	4680      	mov	r8, r0
 800d6e2:	460c      	mov	r4, r1
 800d6e4:	469a      	mov	sl, r3
 800d6e6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800d6ea:	d807      	bhi.n	800d6fc <_printf_i+0x28>
 800d6ec:	2f62      	cmp	r7, #98	@ 0x62
 800d6ee:	d80a      	bhi.n	800d706 <_printf_i+0x32>
 800d6f0:	2f00      	cmp	r7, #0
 800d6f2:	f000 80d1 	beq.w	800d898 <_printf_i+0x1c4>
 800d6f6:	2f58      	cmp	r7, #88	@ 0x58
 800d6f8:	f000 80b8 	beq.w	800d86c <_printf_i+0x198>
 800d6fc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d700:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800d704:	e03a      	b.n	800d77c <_printf_i+0xa8>
 800d706:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800d70a:	2b15      	cmp	r3, #21
 800d70c:	d8f6      	bhi.n	800d6fc <_printf_i+0x28>
 800d70e:	a101      	add	r1, pc, #4	@ (adr r1, 800d714 <_printf_i+0x40>)
 800d710:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800d714:	0800d76d 	.word	0x0800d76d
 800d718:	0800d781 	.word	0x0800d781
 800d71c:	0800d6fd 	.word	0x0800d6fd
 800d720:	0800d6fd 	.word	0x0800d6fd
 800d724:	0800d6fd 	.word	0x0800d6fd
 800d728:	0800d6fd 	.word	0x0800d6fd
 800d72c:	0800d781 	.word	0x0800d781
 800d730:	0800d6fd 	.word	0x0800d6fd
 800d734:	0800d6fd 	.word	0x0800d6fd
 800d738:	0800d6fd 	.word	0x0800d6fd
 800d73c:	0800d6fd 	.word	0x0800d6fd
 800d740:	0800d87f 	.word	0x0800d87f
 800d744:	0800d7ab 	.word	0x0800d7ab
 800d748:	0800d839 	.word	0x0800d839
 800d74c:	0800d6fd 	.word	0x0800d6fd
 800d750:	0800d6fd 	.word	0x0800d6fd
 800d754:	0800d8a1 	.word	0x0800d8a1
 800d758:	0800d6fd 	.word	0x0800d6fd
 800d75c:	0800d7ab 	.word	0x0800d7ab
 800d760:	0800d6fd 	.word	0x0800d6fd
 800d764:	0800d6fd 	.word	0x0800d6fd
 800d768:	0800d841 	.word	0x0800d841
 800d76c:	6833      	ldr	r3, [r6, #0]
 800d76e:	1d1a      	adds	r2, r3, #4
 800d770:	681b      	ldr	r3, [r3, #0]
 800d772:	6032      	str	r2, [r6, #0]
 800d774:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d778:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800d77c:	2301      	movs	r3, #1
 800d77e:	e09c      	b.n	800d8ba <_printf_i+0x1e6>
 800d780:	6833      	ldr	r3, [r6, #0]
 800d782:	6820      	ldr	r0, [r4, #0]
 800d784:	1d19      	adds	r1, r3, #4
 800d786:	6031      	str	r1, [r6, #0]
 800d788:	0606      	lsls	r6, r0, #24
 800d78a:	d501      	bpl.n	800d790 <_printf_i+0xbc>
 800d78c:	681d      	ldr	r5, [r3, #0]
 800d78e:	e003      	b.n	800d798 <_printf_i+0xc4>
 800d790:	0645      	lsls	r5, r0, #25
 800d792:	d5fb      	bpl.n	800d78c <_printf_i+0xb8>
 800d794:	f9b3 5000 	ldrsh.w	r5, [r3]
 800d798:	2d00      	cmp	r5, #0
 800d79a:	da03      	bge.n	800d7a4 <_printf_i+0xd0>
 800d79c:	232d      	movs	r3, #45	@ 0x2d
 800d79e:	426d      	negs	r5, r5
 800d7a0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d7a4:	4858      	ldr	r0, [pc, #352]	@ (800d908 <_printf_i+0x234>)
 800d7a6:	230a      	movs	r3, #10
 800d7a8:	e011      	b.n	800d7ce <_printf_i+0xfa>
 800d7aa:	6821      	ldr	r1, [r4, #0]
 800d7ac:	6833      	ldr	r3, [r6, #0]
 800d7ae:	0608      	lsls	r0, r1, #24
 800d7b0:	f853 5b04 	ldr.w	r5, [r3], #4
 800d7b4:	d402      	bmi.n	800d7bc <_printf_i+0xe8>
 800d7b6:	0649      	lsls	r1, r1, #25
 800d7b8:	bf48      	it	mi
 800d7ba:	b2ad      	uxthmi	r5, r5
 800d7bc:	2f6f      	cmp	r7, #111	@ 0x6f
 800d7be:	4852      	ldr	r0, [pc, #328]	@ (800d908 <_printf_i+0x234>)
 800d7c0:	6033      	str	r3, [r6, #0]
 800d7c2:	bf14      	ite	ne
 800d7c4:	230a      	movne	r3, #10
 800d7c6:	2308      	moveq	r3, #8
 800d7c8:	2100      	movs	r1, #0
 800d7ca:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800d7ce:	6866      	ldr	r6, [r4, #4]
 800d7d0:	60a6      	str	r6, [r4, #8]
 800d7d2:	2e00      	cmp	r6, #0
 800d7d4:	db05      	blt.n	800d7e2 <_printf_i+0x10e>
 800d7d6:	6821      	ldr	r1, [r4, #0]
 800d7d8:	432e      	orrs	r6, r5
 800d7da:	f021 0104 	bic.w	r1, r1, #4
 800d7de:	6021      	str	r1, [r4, #0]
 800d7e0:	d04b      	beq.n	800d87a <_printf_i+0x1a6>
 800d7e2:	4616      	mov	r6, r2
 800d7e4:	fbb5 f1f3 	udiv	r1, r5, r3
 800d7e8:	fb03 5711 	mls	r7, r3, r1, r5
 800d7ec:	5dc7      	ldrb	r7, [r0, r7]
 800d7ee:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800d7f2:	462f      	mov	r7, r5
 800d7f4:	42bb      	cmp	r3, r7
 800d7f6:	460d      	mov	r5, r1
 800d7f8:	d9f4      	bls.n	800d7e4 <_printf_i+0x110>
 800d7fa:	2b08      	cmp	r3, #8
 800d7fc:	d10b      	bne.n	800d816 <_printf_i+0x142>
 800d7fe:	6823      	ldr	r3, [r4, #0]
 800d800:	07df      	lsls	r7, r3, #31
 800d802:	d508      	bpl.n	800d816 <_printf_i+0x142>
 800d804:	6923      	ldr	r3, [r4, #16]
 800d806:	6861      	ldr	r1, [r4, #4]
 800d808:	4299      	cmp	r1, r3
 800d80a:	bfde      	ittt	le
 800d80c:	2330      	movle	r3, #48	@ 0x30
 800d80e:	f806 3c01 	strble.w	r3, [r6, #-1]
 800d812:	f106 36ff 	addle.w	r6, r6, #4294967295
 800d816:	1b92      	subs	r2, r2, r6
 800d818:	6122      	str	r2, [r4, #16]
 800d81a:	f8cd a000 	str.w	sl, [sp]
 800d81e:	464b      	mov	r3, r9
 800d820:	aa03      	add	r2, sp, #12
 800d822:	4621      	mov	r1, r4
 800d824:	4640      	mov	r0, r8
 800d826:	f7ff fee7 	bl	800d5f8 <_printf_common>
 800d82a:	3001      	adds	r0, #1
 800d82c:	d14a      	bne.n	800d8c4 <_printf_i+0x1f0>
 800d82e:	f04f 30ff 	mov.w	r0, #4294967295
 800d832:	b004      	add	sp, #16
 800d834:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d838:	6823      	ldr	r3, [r4, #0]
 800d83a:	f043 0320 	orr.w	r3, r3, #32
 800d83e:	6023      	str	r3, [r4, #0]
 800d840:	4832      	ldr	r0, [pc, #200]	@ (800d90c <_printf_i+0x238>)
 800d842:	2778      	movs	r7, #120	@ 0x78
 800d844:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800d848:	6823      	ldr	r3, [r4, #0]
 800d84a:	6831      	ldr	r1, [r6, #0]
 800d84c:	061f      	lsls	r7, r3, #24
 800d84e:	f851 5b04 	ldr.w	r5, [r1], #4
 800d852:	d402      	bmi.n	800d85a <_printf_i+0x186>
 800d854:	065f      	lsls	r7, r3, #25
 800d856:	bf48      	it	mi
 800d858:	b2ad      	uxthmi	r5, r5
 800d85a:	6031      	str	r1, [r6, #0]
 800d85c:	07d9      	lsls	r1, r3, #31
 800d85e:	bf44      	itt	mi
 800d860:	f043 0320 	orrmi.w	r3, r3, #32
 800d864:	6023      	strmi	r3, [r4, #0]
 800d866:	b11d      	cbz	r5, 800d870 <_printf_i+0x19c>
 800d868:	2310      	movs	r3, #16
 800d86a:	e7ad      	b.n	800d7c8 <_printf_i+0xf4>
 800d86c:	4826      	ldr	r0, [pc, #152]	@ (800d908 <_printf_i+0x234>)
 800d86e:	e7e9      	b.n	800d844 <_printf_i+0x170>
 800d870:	6823      	ldr	r3, [r4, #0]
 800d872:	f023 0320 	bic.w	r3, r3, #32
 800d876:	6023      	str	r3, [r4, #0]
 800d878:	e7f6      	b.n	800d868 <_printf_i+0x194>
 800d87a:	4616      	mov	r6, r2
 800d87c:	e7bd      	b.n	800d7fa <_printf_i+0x126>
 800d87e:	6833      	ldr	r3, [r6, #0]
 800d880:	6825      	ldr	r5, [r4, #0]
 800d882:	6961      	ldr	r1, [r4, #20]
 800d884:	1d18      	adds	r0, r3, #4
 800d886:	6030      	str	r0, [r6, #0]
 800d888:	062e      	lsls	r6, r5, #24
 800d88a:	681b      	ldr	r3, [r3, #0]
 800d88c:	d501      	bpl.n	800d892 <_printf_i+0x1be>
 800d88e:	6019      	str	r1, [r3, #0]
 800d890:	e002      	b.n	800d898 <_printf_i+0x1c4>
 800d892:	0668      	lsls	r0, r5, #25
 800d894:	d5fb      	bpl.n	800d88e <_printf_i+0x1ba>
 800d896:	8019      	strh	r1, [r3, #0]
 800d898:	2300      	movs	r3, #0
 800d89a:	6123      	str	r3, [r4, #16]
 800d89c:	4616      	mov	r6, r2
 800d89e:	e7bc      	b.n	800d81a <_printf_i+0x146>
 800d8a0:	6833      	ldr	r3, [r6, #0]
 800d8a2:	1d1a      	adds	r2, r3, #4
 800d8a4:	6032      	str	r2, [r6, #0]
 800d8a6:	681e      	ldr	r6, [r3, #0]
 800d8a8:	6862      	ldr	r2, [r4, #4]
 800d8aa:	2100      	movs	r1, #0
 800d8ac:	4630      	mov	r0, r6
 800d8ae:	f7f2 fc9f 	bl	80001f0 <memchr>
 800d8b2:	b108      	cbz	r0, 800d8b8 <_printf_i+0x1e4>
 800d8b4:	1b80      	subs	r0, r0, r6
 800d8b6:	6060      	str	r0, [r4, #4]
 800d8b8:	6863      	ldr	r3, [r4, #4]
 800d8ba:	6123      	str	r3, [r4, #16]
 800d8bc:	2300      	movs	r3, #0
 800d8be:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d8c2:	e7aa      	b.n	800d81a <_printf_i+0x146>
 800d8c4:	6923      	ldr	r3, [r4, #16]
 800d8c6:	4632      	mov	r2, r6
 800d8c8:	4649      	mov	r1, r9
 800d8ca:	4640      	mov	r0, r8
 800d8cc:	47d0      	blx	sl
 800d8ce:	3001      	adds	r0, #1
 800d8d0:	d0ad      	beq.n	800d82e <_printf_i+0x15a>
 800d8d2:	6823      	ldr	r3, [r4, #0]
 800d8d4:	079b      	lsls	r3, r3, #30
 800d8d6:	d413      	bmi.n	800d900 <_printf_i+0x22c>
 800d8d8:	68e0      	ldr	r0, [r4, #12]
 800d8da:	9b03      	ldr	r3, [sp, #12]
 800d8dc:	4298      	cmp	r0, r3
 800d8de:	bfb8      	it	lt
 800d8e0:	4618      	movlt	r0, r3
 800d8e2:	e7a6      	b.n	800d832 <_printf_i+0x15e>
 800d8e4:	2301      	movs	r3, #1
 800d8e6:	4632      	mov	r2, r6
 800d8e8:	4649      	mov	r1, r9
 800d8ea:	4640      	mov	r0, r8
 800d8ec:	47d0      	blx	sl
 800d8ee:	3001      	adds	r0, #1
 800d8f0:	d09d      	beq.n	800d82e <_printf_i+0x15a>
 800d8f2:	3501      	adds	r5, #1
 800d8f4:	68e3      	ldr	r3, [r4, #12]
 800d8f6:	9903      	ldr	r1, [sp, #12]
 800d8f8:	1a5b      	subs	r3, r3, r1
 800d8fa:	42ab      	cmp	r3, r5
 800d8fc:	dcf2      	bgt.n	800d8e4 <_printf_i+0x210>
 800d8fe:	e7eb      	b.n	800d8d8 <_printf_i+0x204>
 800d900:	2500      	movs	r5, #0
 800d902:	f104 0619 	add.w	r6, r4, #25
 800d906:	e7f5      	b.n	800d8f4 <_printf_i+0x220>
 800d908:	080100e5 	.word	0x080100e5
 800d90c:	080100f6 	.word	0x080100f6

0800d910 <memmove>:
 800d910:	4288      	cmp	r0, r1
 800d912:	b510      	push	{r4, lr}
 800d914:	eb01 0402 	add.w	r4, r1, r2
 800d918:	d902      	bls.n	800d920 <memmove+0x10>
 800d91a:	4284      	cmp	r4, r0
 800d91c:	4623      	mov	r3, r4
 800d91e:	d807      	bhi.n	800d930 <memmove+0x20>
 800d920:	1e43      	subs	r3, r0, #1
 800d922:	42a1      	cmp	r1, r4
 800d924:	d008      	beq.n	800d938 <memmove+0x28>
 800d926:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d92a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d92e:	e7f8      	b.n	800d922 <memmove+0x12>
 800d930:	4402      	add	r2, r0
 800d932:	4601      	mov	r1, r0
 800d934:	428a      	cmp	r2, r1
 800d936:	d100      	bne.n	800d93a <memmove+0x2a>
 800d938:	bd10      	pop	{r4, pc}
 800d93a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d93e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d942:	e7f7      	b.n	800d934 <memmove+0x24>

0800d944 <_realloc_r>:
 800d944:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d948:	4607      	mov	r7, r0
 800d94a:	4614      	mov	r4, r2
 800d94c:	460d      	mov	r5, r1
 800d94e:	b921      	cbnz	r1, 800d95a <_realloc_r+0x16>
 800d950:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d954:	4611      	mov	r1, r2
 800d956:	f7ff bb4f 	b.w	800cff8 <_malloc_r>
 800d95a:	b92a      	cbnz	r2, 800d968 <_realloc_r+0x24>
 800d95c:	f7ff fcaa 	bl	800d2b4 <_free_r>
 800d960:	4625      	mov	r5, r4
 800d962:	4628      	mov	r0, r5
 800d964:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d968:	f000 f81a 	bl	800d9a0 <_malloc_usable_size_r>
 800d96c:	4284      	cmp	r4, r0
 800d96e:	4606      	mov	r6, r0
 800d970:	d802      	bhi.n	800d978 <_realloc_r+0x34>
 800d972:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800d976:	d8f4      	bhi.n	800d962 <_realloc_r+0x1e>
 800d978:	4621      	mov	r1, r4
 800d97a:	4638      	mov	r0, r7
 800d97c:	f7ff fb3c 	bl	800cff8 <_malloc_r>
 800d980:	4680      	mov	r8, r0
 800d982:	b908      	cbnz	r0, 800d988 <_realloc_r+0x44>
 800d984:	4645      	mov	r5, r8
 800d986:	e7ec      	b.n	800d962 <_realloc_r+0x1e>
 800d988:	42b4      	cmp	r4, r6
 800d98a:	4622      	mov	r2, r4
 800d98c:	4629      	mov	r1, r5
 800d98e:	bf28      	it	cs
 800d990:	4632      	movcs	r2, r6
 800d992:	f7ff fc81 	bl	800d298 <memcpy>
 800d996:	4629      	mov	r1, r5
 800d998:	4638      	mov	r0, r7
 800d99a:	f7ff fc8b 	bl	800d2b4 <_free_r>
 800d99e:	e7f1      	b.n	800d984 <_realloc_r+0x40>

0800d9a0 <_malloc_usable_size_r>:
 800d9a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d9a4:	1f18      	subs	r0, r3, #4
 800d9a6:	2b00      	cmp	r3, #0
 800d9a8:	bfbc      	itt	lt
 800d9aa:	580b      	ldrlt	r3, [r1, r0]
 800d9ac:	18c0      	addlt	r0, r0, r3
 800d9ae:	4770      	bx	lr

0800d9b0 <_init>:
 800d9b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d9b2:	bf00      	nop
 800d9b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d9b6:	bc08      	pop	{r3}
 800d9b8:	469e      	mov	lr, r3
 800d9ba:	4770      	bx	lr

0800d9bc <_fini>:
 800d9bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d9be:	bf00      	nop
 800d9c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d9c2:	bc08      	pop	{r3}
 800d9c4:	469e      	mov	lr, r3
 800d9c6:	4770      	bx	lr
