INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 05:53:47 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : atax
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.346ns  (required time - arrival time)
  Source:                 buffer22/dataReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.600ns period=13.200ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.600ns period=13.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.200ns  (clk rise@13.200ns - clk rise@0.000ns)
  Data Path Delay:        11.415ns  (logic 2.756ns (24.143%)  route 8.659ns (75.857%))
  Logic Levels:           22  (CARRY4=4 LUT2=4 LUT3=4 LUT4=2 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 13.683 - 13.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2870, unset)         0.508     0.508    buffer22/clk
    SLICE_X105Y98        FDRE                                         r  buffer22/dataReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y98        FDRE (Prop_fdre_C_Q)         0.216     0.724 r  buffer22/dataReg_reg[2]/Q
                         net (fo=3, routed)           0.520     1.244    buffer22/control/Memory_reg[8][6][2]
    SLICE_X105Y98        LUT3 (Prop_lut3_I0_O)        0.048     1.292 r  buffer22/control/Memory[0][2]_i_1__3/O
                         net (fo=36, routed)          0.289     1.581    buffer22/control/dataReg_reg[2]
    SLICE_X103Y98        LUT6 (Prop_lut6_I5_O)        0.129     1.710 r  buffer22/control/result0_i_2__0/O
                         net (fo=1, routed)           0.328     2.038    cmpi2/DI[0]
    SLICE_X102Y98        CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.267     2.305 r  cmpi2/result0/CO[2]
                         net (fo=33, routed)          0.509     2.813    fork0/generateBlocks[7].regblock/CO[0]
    SLICE_X93Y101        LUT6 (Prop_lut6_I5_O)        0.123     2.936 r  fork0/generateBlocks[7].regblock/fullReg_i_2__8/O
                         net (fo=4, routed)           0.379     3.315    control_merge0/tehb/control/fullReg_reg_7
    SLICE_X93Y98         LUT3 (Prop_lut3_I1_O)        0.051     3.366 f  control_merge0/tehb/control/transmitValue_i_2__79/O
                         net (fo=9, routed)           0.420     3.786    control_merge0/tehb/control/fullReg_reg_3
    SLICE_X95Y95         LUT2 (Prop_lut2_I0_O)        0.129     3.915 f  control_merge0/tehb/control/fullReg_i_4__0/O
                         net (fo=2, routed)           0.184     4.100    control_merge0/tehb/control/fullReg_i_4__0_n_0
    SLICE_X96Y95         LUT6 (Prop_lut6_I0_O)        0.043     4.143 r  control_merge0/tehb/control/fullReg_i_2__7/O
                         net (fo=4, routed)           0.323     4.466    control_merge1/tehb/control/transmitValue_reg_17
    SLICE_X97Y95         LUT3 (Prop_lut3_I1_O)        0.050     4.516 f  control_merge1/tehb/control/transmitValue_i_2__83/O
                         net (fo=13, routed)          0.312     4.827    fork14/control/generateBlocks[2].regblock/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid317_Out0_copy318_c1[2]_i_2
    SLICE_X97Y93         LUT2 (Prop_lut2_I1_O)        0.126     4.953 r  fork14/control/generateBlocks[2].regblock/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid317_Out0_copy318_c1[2]_i_3/O
                         net (fo=1, routed)           0.163     5.117    control_merge1/tehb/control/fork14_outs_2_valid
    SLICE_X97Y92         LUT6 (Prop_lut6_I1_O)        0.043     5.160 r  control_merge1/tehb/control/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid317_Out0_copy318_c1[2]_i_2/O
                         net (fo=62, routed)          0.701     5.861    control_merge1/tehb/control/outputValid_reg
    SLICE_X91Y78         LUT6 (Prop_lut6_I2_O)        0.043     5.904 f  control_merge1/tehb/control/level4_c1[12]_i_2/O
                         net (fo=11, routed)          0.513     6.417    control_merge1/tehb/control/dataReg_reg[9]
    SLICE_X93Y79         LUT6 (Prop_lut6_I1_O)        0.043     6.460 r  control_merge1/tehb/control/ltOp_carry__2_i_31/O
                         net (fo=1, routed)           0.290     6.749    control_merge1/tehb/control/ltOp_carry__2_i_31_n_0
    SLICE_X93Y81         LUT6 (Prop_lut6_I4_O)        0.043     6.792 r  control_merge1/tehb/control/ltOp_carry__2_i_24/O
                         net (fo=1, routed)           0.536     7.328    buffer11/control/eqOp__21
    SLICE_X96Y85         LUT4 (Prop_lut4_I0_O)        0.048     7.376 f  buffer11/control/ltOp_carry__2_i_11/O
                         net (fo=9, routed)           0.471     7.847    mulf0/operator/RoundingAdder/X[10]
    SLICE_X102Y85        LUT4 (Prop_lut4_I2_O)        0.140     7.987 r  mulf0/operator/RoundingAdder/ltOp_carry__2_i_1/O
                         net (fo=1, routed)           0.260     8.246    addf0/operator/ltOp_carry__3_0[3]
    SLICE_X102Y82        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.272     8.518 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.518    addf0/operator/ltOp_carry__2_n_0
    SLICE_X102Y83        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     8.645 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=96, routed)          0.496     9.141    addf0/operator/CO[0]
    SLICE_X102Y85        LUT2 (Prop_lut2_I0_O)        0.138     9.279 r  addf0/operator/i__carry_i_3/O
                         net (fo=1, routed)           0.271     9.550    addf0/operator/p_1_in_1[1]
    SLICE_X102Y86        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.367     9.917 r  addf0/operator/_inferred__1/i__carry/O[3]
                         net (fo=2, routed)           0.510    10.427    addf0/operator/RightShifterComponent/O[3]
    SLICE_X104Y87        LUT6 (Prop_lut6_I0_O)        0.120    10.547 r  addf0/operator/RightShifterComponent/ps_c1[4]_i_2/O
                         net (fo=5, routed)           0.344    10.891    addf0/operator/RightShifterComponent/ps_c1[4]_i_2_n_0
    SLICE_X104Y87        LUT3 (Prop_lut3_I0_O)        0.051    10.942 r  addf0/operator/RightShifterComponent/ps_c1[4]_i_1/O
                         net (fo=21, routed)          0.558    11.500    addf0/operator/RightShifterComponent/_inferred__1/i__carry__0
    SLICE_X105Y81        LUT2 (Prop_lut2_I0_O)        0.139    11.639 r  addf0/operator/RightShifterComponent/level4_c1[24]_i_1/O
                         net (fo=7, routed)           0.284    11.923    addf0/operator/RightShifterComponent/level4_c1[24]_i_1_n_0
    SLICE_X105Y81        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       13.200    13.200 r  
                                                      0.000    13.200 r  clk (IN)
                         net (fo=2870, unset)         0.483    13.683    addf0/operator/RightShifterComponent/clk
    SLICE_X105Y81        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[24]/C
                         clock pessimism              0.000    13.683    
                         clock uncertainty           -0.035    13.647    
    SLICE_X105Y81        FDRE (Setup_fdre_C_R)       -0.378    13.269    addf0/operator/RightShifterComponent/level4_c1_reg[24]
  -------------------------------------------------------------------
                         required time                         13.269    
                         arrival time                         -11.923    
  -------------------------------------------------------------------
                         slack                                  1.346    




