/* Alphabox Alpha Emulator
 * Copyright (C) 2020 Tomáš Glozar
 * Copyright (C) 2026 Artur Goulão
 * Website: https://github.com/lenticularis39/axpbox
 *          https://github.com/artur/alphabox
 *
 * Forked from: ES40 emulator
 * Copyright (C) 2007-2008 by the ES40 Emulator Project
 * Copyright (C) 2007 by Camiel Vanderhoeven
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version 2
 * of the License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301,
 * USA.
 *
 * Although this is not required, the author would appreciate being notified of,
 * and receiving any modifications you may make to the source code that might
 * serve the general public.
 */

/**
 * \file
 * Contains the code for the PCI device class.
 *
 **/
#include "PCIDevice.hpp"
#include "PCIBridge.hpp"
#include "StdAfx.hpp"
#include "System.hpp"
#include "diag_rpcc.hpp"

#include <chrono>
#include <cstdarg>

// Definition of the per-thread diagnostic-stall accumulator declared in
// diag_rpcc.h.
thread_local int64_t g_diag_excluded_ns = 0;

// printf() that times its console-I/O stall into g_diag_excluded_ns so jit_run
// keeps it out of the guest RPCC -- the PCI decode-off diagnostics below can
// spam during VGA init and jump the counter.
static void diag_printf(const char *fmt, ...) {
  const auto t0 = std::chrono::steady_clock::now();
  va_list ap;
  va_start(ap, fmt);
  vprintf(fmt, ap);
  va_end(ap);
  g_diag_excluded_ns +=
      (int64_t)std::chrono::duration_cast<std::chrono::nanoseconds>(
          std::chrono::steady_clock::now() - t0)
          .count();
}

#define DEBUG_PCI 0

static bool pci_dma_targets_ram(CSystem *system, u64 phys_addr, size_t bytes) {
  return bytes && system->PtrToMem(phys_addr) &&
         system->PtrToMem(phys_addr + bytes - 1);
}

static size_t pci_dma_chunk_limit(u64 phys_addr, size_t remaining) {
  const size_t dma_page = 8192;
  size_t page_remaining = dma_page - (size_t)(phys_addr & (dma_page - 1));
  return (remaining < page_remaining) ? remaining : page_remaining;
}

CPCIDevice::CPCIDevice(CConfigurator *cfg, CSystem *c, int pcibus, int pcidev)
    : CSystemComponent(cfg, c) {
  int i;

  int j;

  for (i = 0; i < 8; i++) {
    device_at[i] = false;
    for (j = 0; j < 8; j++)
      pci_range_is_io[i][j] = false;
  }

  for (i = 0; i < MAX_DEV_RANGES; i++)
    dev_range_is_io[i] = false;

  myPCIBus = pcibus;
  myPCIDev = pcidev;

  // A device declared inside a bridge's block sits on its secondary bus.
  CConfigurator *parent = cfg->get_myParent();
  if (parent && parent->get_class_id() == c_pci_bridge)
    myBridge = static_cast<CPCIBridge *>(parent->get_device());
  if (myBridge)
    myBridge->attach(this);
}

bool CPCIDevice::bridge_header(int func) const {
  return ((std_config_data[func][3] >> 16) & 0x7f) == 1;
}

void CPCIDevice::map_config_space() {
  int bus = 0;
  bool mapped = true;
  if (myBridge) {
    bus = myBridge->secondary_bus();
    mapped = bus != 0; // bus 0 is the root bus
  }

  for (int i = 0; i < 8; i++) {
    if (!device_at[i])
      continue;
    // A zero-length range never decodes: the device is unreachable until
    // its bus has a number.
    cSystem->RegisterMemory(this, PCI_RANGE_BASE + (i * 8) + 7,
                            U64(0x00000801fe000000) +
                                (U64(0x0000000200000000) * myPCIBus) +
                                (U64(0x0000000000010000) * bus) +
                                (U64(0x0000000000000800) * myPCIDev) +
                                (U64(0x0000000000000100) * i),
                            mapped ? 0x100 : 0);
  }
}

CPCIDevice::~CPCIDevice(void) {}

void CPCIDevice::add_function(int func, u32 data[64], u32 mask[64]) {
  memcpy(std_config_data[func], data, 64 * sizeof(u32));
  memcpy(std_config_mask[func], mask, 64 * sizeof(u32));
#if defined(ES40_BIG_ENDIAN)
  int i;
  for (i = 0; i < 64; i++) {
    std_config_data[func][i] = endian_32(std_config_data[func][i]);
    std_config_mask[func][i] = endian_32(std_config_mask[func][i]);
  }
#endif
  device_at[func] = true;
}

u64 CPCIDevice::bus_address(bool is_io, u32 base) const {
  return (is_io ? U64(0x00000801fc000000) : U64(0x0000080000000000)) +
         (U64(0x0000000200000000) * myPCIBus) + base;
}

u64 CPCIDevice::map_range(int id, bool is_io, u32 base, u64 length) {
  const u64 t = bus_address(is_io, base);

  if (myBridge)
    myBridge->map_child_range(this, id, is_io, base, length);
  else
    cSystem->RegisterMemory(this, id, t, length);
  return t;
}

void CPCIDevice::add_legacy_io(int id, u32 base, u32 length) {
  dev_range_is_io[id] = true;
  map_range(id, true, base, length);
}

void CPCIDevice::add_legacy_mem(int id, u32 base, u32 length) {
  dev_range_is_io[id] = false;
  map_range(id, false, base, length);
}

void CPCIDevice::add_hose_io(int id, u32 base, u32 length) {
  dev_range_is_io[id] = true;
  cSystem->RegisterMemory(this, id, bus_address(true, base), length);
}

void CPCIDevice::add_hose_mem(int id, u32 base, u32 length) {
  dev_range_is_io[id] = false;
  cSystem->RegisterMemory(this, id, bus_address(false, base), length);
}

u32 CPCIDevice::config_read(int func, u32 address, int dsize) {
  u8 *x;

  u32 data = 0;

  x = (u8 *)pci_state.config_data[func];
  x += address;

  switch (dsize) {
  case 8:
    data = endian_8(*x);
    break;
  case 16:
    data = endian_16(*((u16 *)x));
    break;
  case 32:
    data = endian_32(*((u32 *)x));
    break;
  }

  data = config_read_custom(func, address, dsize, data);

  //  printf("%s(%s).%d config read  %d bytes @ %x = %x\n",myCfg->get_myName(),
  //  myCfg->get_myValue(), func,dsize/8,address, data);
  return data;
}

void CPCIDevice::config_write(int func, u32 address, int dsize, u32 data) {

  //  printf("%s(%s).%d config write %d bytes @ %x = %x\n",myCfg->get_myName(),
  //  myCfg->get_myValue(), func,dsize/8,address, data);
  u8 *x;
  u8 *y;

  u32 mask = 0;
  u32 old_data = 0;
  u32 new_data = 0;

  x = (u8 *)pci_state.config_data[func];
  x += address;
  y = (u8 *)pci_state.config_mask[func];
  y += address;

#if defined(DEBUG_PCI)
  if (address == 0x3c && (data & 0xff) != 0xff)
    printf("%s.%d PCI Interrupt set to %02x.\n", devid_string, func,
           data & 0xff);
#endif
  switch (dsize) {
  case 8:
    data = endian_8(data);
    old_data = (*x) & 0xff;
    mask = (*y) & 0xff;
    new_data = (old_data & ~mask) | (data & mask);
    *x = (u8)new_data;
    break;

  case 16:
    data = endian_16(data);
    old_data = (*((u16 *)x)) & 0xffff;
    mask = (*((u16 *)y)) & 0xffff;
    new_data = (old_data & ~mask) | (data & mask);
    *((u16 *)x) = (u16)new_data;
    break;

  case 32:
    data = endian_32(data);
    old_data = (*((u32 *)x));
    mask = (*((u32 *)y));
    new_data = (old_data & ~mask) | (data & mask);
    *((u32 *)x) = new_data;
    break;
  }

  if (dsize == 32 && ((data & mask) != mask) && ((data & mask) != 0) &&
      !(bridge_header(func) && address > 0x14)) {
    switch (address) {
    case 0x10:
    case 0x14:
    case 0x18:
    case 0x1c:
    case 0x20:
    case 0x24:
      register_bar(func, (address - 0x10) / 4, endian_32(new_data),
                   endian_32(mask));
      break;

    case 0x30:
      register_bar(func, 6, endian_32(new_data), endian_32(mask));
      break;
    }
  }

  config_write_custom(func, address, dsize, old_data, new_data, data);
}

void CPCIDevice::register_bar(int func, int bar, u32 data, u32 mask) {
  int id = PCI_RANGE_BASE + (func * 8) + bar;

  // IO BAR here, never BAR 6 though
  if ((data & 1u) && bar != 6) {
    pci_range_is_io[func][bar] = true;

    u32 length = (~(mask & PCI_IO_ADDRESS_MASK)) + 1u; // Size probe from mask
    if (length < 4u)
      length = 4u;

    u32 base =
        (data & PCI_IO_ADDRESS_MASK) & ~(length - 1u); //  IO BAR alignment

    const u64 t = map_range(id, true, base, length);
    printf("%s(%s).%d PCI BAR %d set to IO   %" PRIx64 ", len %x.\n",
           myCfg->get_myName(), myCfg->get_myValue(), func, bar, t, length);
    return;
  }

  // Everything else is memory BAR ......
  pci_range_is_io[func][bar] = false;

  // PCI Option ROM BAR, bit 0 = enable, address 31:11, 10:1 reserve by spec
  if (bar == 6) {
    const bool rom_enable = (data & PCI_ROM_ADDRESS_ENABLE) != 0;

    if (!rom_enable) {
      printf("%s(%s).%d PCI BAR 6 ROM disabled.\n", myCfg->get_myName(),
             myCfg->get_myValue(), func);
      return;
    }

    // Size from probe mask; ignore enable & reserved bits via ROM mask
    u32 length = (~(mask & PCI_ROM_ADDRESS_MASK)) + 1u;
    if (length < 0x800u)
      length = 0x800u; // spec minimum 2 KiB

    // Base: drop enable/reserved via mask, then align to size
    u32 base = (data & PCI_ROM_ADDRESS_MASK) & ~(length - 1u);

    const u64 t = map_range(id, false, base, length);
    printf("%s(%s).%d PCI BAR 6 set to MEM %" PRIx64 " (ROM), len %x.\n",
           myCfg->get_myName(), myCfg->get_myValue(), func, t, length);
    return;
  }

  // Normal memory BAR (0..5 that are memory)
  {
    // Size from probe mask; clear attr bits via MEM mask
    u32 length = (~(mask & PCI_MEM_ADDRESS_MASK)) + 1u;
    if (length < 0x10u)
      length = 0x10u; // spec minimum 16 bytes

    // Base: clear attr bits, then align to size
    u32 base = (data & PCI_MEM_ADDRESS_MASK) & ~(length - 1u);

    const u64 t = map_range(id, false, base, length);
    printf("%s(%s).%d PCI BAR %d set to MEM %" PRIx64 ", len %x.\n",
           myCfg->get_myName(), myCfg->get_myValue(), func, bar, t, length);
  }
}

void CPCIDevice::ResetPCI() {
  int i;

  map_config_space();
  for (i = 0; i < 8; i++) {
    if (device_at[i]) {
      memcpy(pci_state.config_data[i], std_config_data[i], 64 * sizeof(u32));
      memcpy(pci_state.config_mask[i], std_config_mask[i], 64 * sizeof(u32));

      config_write(i, 0x10, 32, endian_32(pci_state.config_data[i][4]));
      config_write(i, 0x14, 32, endian_32(pci_state.config_data[i][5]));
      if (bridge_header(i))
        continue;
      config_write(i, 0x18, 32, endian_32(pci_state.config_data[i][6]));
      config_write(i, 0x1c, 32, endian_32(pci_state.config_data[i][7]));
      config_write(i, 0x20, 32, endian_32(pci_state.config_data[i][8]));
      config_write(i, 0x24, 32, endian_32(pci_state.config_data[i][9]));
      config_write(i, 0x30, 32, endian_32(pci_state.config_data[i][12]));
    }
  }
}

u64 CPCIDevice::ReadMem(int index, u64 address, int dsize) {
  int func;
  int bar;

  if (dsize == 64)
    return ReadMem(index, address, 32) |
           (((u64)ReadMem(index, address + 4, 32)) << 32);

  if (dsize != 8 && dsize != 16 && dsize != 32) {
    FAILURE_5(InvalidArgument,
              "ReadMem: %s(%s) Unsupported dsize %d. (%d, %" PRIx64 ")\n",
              myCfg->get_myName(), myCfg->get_myValue(), dsize, index, address);
  }

  if (index < PCI_RANGE_BASE) {
    if (dev_range_is_io[index] &&
        !(pci_state.config_data[0][1] & endian_32(1))) {
      diag_printf("%s(%s) Legacy IO access with IO disabled from PCI config.\n",
                  myCfg->get_myName(), myCfg->get_myValue());
      return 0;
    }

    if (!dev_range_is_io[index] &&
        !(pci_state.config_data[0][1] & endian_32(2))) {
      diag_printf(
          "%s(%s) Legacy memory access with memory disabled from PCI config.\n",
          myCfg->get_myName(), myCfg->get_myValue());
      return 0;
    }

    //    printf("%s(%s) Calling ReadMem_Legacy(%d).\n",myCfg->get_myName(),
    //    myCfg->get_myValue(), index);
    return ReadMem_Legacy(index, (u32)address, dsize);
  }

  index -= PCI_RANGE_BASE;

  bar = index & 7;
  func = (index / 8) & 7;

  if (bar == 7)
    return config_read(func, (u32)address, dsize);

  if (pci_range_is_io[func][bar] &&
      !(pci_state.config_data[func][1] & endian_32(1))) {
    diag_printf("%s(%s).%d PCI IO access with IO disabled from PCI config.\n",
                myCfg->get_myName(), myCfg->get_myValue(), func);
    return 0;
  }

  if (!pci_range_is_io[func][bar] &&
      !(pci_state.config_data[func][1] & endian_32(2))) {
    diag_printf(
        "%s(%s).%d PCI memory access with memory disabled from PCI config.\n",
        myCfg->get_myName(), myCfg->get_myValue(), func);
    return 0;
  }

  //  printf("%s(%s).%d Calling ReadMem_Bar(%d,%d).\n",myCfg->get_myName(),
  //  myCfg->get_myValue(), func,func,bar);
  return ReadMem_Bar(func, bar, (u32)address, dsize);
}

void CPCIDevice::WriteMem(int index, u64 address, int dsize, u64 data) {
  int func;
  int bar;

  if (dsize == 64) {
    WriteMem(index, address, 32, data & U64(0xffffffff));
    WriteMem(index, address + 4, 32, (data >> 32) & U64(0xffffffff));
    return;
  }

  if (dsize != 8 && dsize != 16 && dsize != 32) {
    FAILURE_6(
        InvalidArgument,
        "WriteMem: %s(%s) Unsupported dsize %d. (%d,%" PRIx64 ",%" PRIx64 ")\n",
        myCfg->get_myName(), myCfg->get_myValue(), dsize, index, address, data);
  }

  if (index < PCI_RANGE_BASE) {
    if (dev_range_is_io[index] &&
        !(pci_state.config_data[0][1] & endian_32(1))) {
      diag_printf("%s(%s) Legacy IO access with IO disabled from PCI config.\n",
                  myCfg->get_myName(), myCfg->get_myValue());
      return;
    }

    if (!dev_range_is_io[index] &&
        !(pci_state.config_data[0][1] & endian_32(2))) {
      diag_printf(
          "%s(%s) Legacy memory access with memory disabled from PCI config.\n",
          myCfg->get_myName(), myCfg->get_myValue());
      return;
    }

    WriteMem_Legacy(index, (u32)address, dsize, (u32)data);
    return;
  }

  index -= PCI_RANGE_BASE;

  bar = index & 7;
  func = (index / 8) & 7;

  if (bar == 7) {
    config_write(func, (u32)address, dsize, (u32)data);
    return;
  }

  if (pci_range_is_io[func][bar] &&
      !(pci_state.config_data[func][1] & endian_32(1))) {
    diag_printf("%s(%s).%d PCI IO access with IO disabled from PCI config.\n",
                myCfg->get_myName(), myCfg->get_myValue(), func);
    return;
  }

  if (!pci_range_is_io[func][bar] &&
      !(pci_state.config_data[func][1] & endian_32(2))) {
    diag_printf(
        "%s(%s).%d PCI memory access with memory disabled from PCI config.\n",
        myCfg->get_myName(), myCfg->get_myValue(), func);
    return;
  }
#if DEBUG_PCI
  printf("[PCI::WriteMem] func=%d bar=%d addr=%08X dsize=%d data=%08X\n", func,
         bar, (uint32_t)address, dsize, (uint32_t)data);
#endif
  WriteMem_Bar(func, bar, (u32)address, dsize, (u32)data);
}

bool CPCIDevice::do_pci_interrupt(int func, bool asserted) {
  // Which chipset interrupt input a slot's pin reaches is board wiring:
  // the platform descriptor answers it (src/platforms/).
  //
  // Two gates the cfg-space CFIT longword tells us:
  //   - Pin (cfg+0x3D) selects which INTx (1=A, 2=B, 3=C, 4=D); 0 means
  //     the device declares no INTx capability and we early-return.
  //   - Line (cfg+0x3C) == 0xFF is PCI spec's "no IRQ assigned" — that's
  //     also the reset value, so it doubles as "SRM has not configured
  //     this device's IRQ yet".  Honouring it prevents firing INTx into
  //     the OS during the pre-bootstrap window where exception handlers
  //     aren't installed yet (OpenVMS in particular crashes hard with
  //     ACV through vector 0x80 if INTx delivers in that window).
  //
  // Once a real value lands in Line (any 8-bit value < 0xFF), we ignore
  // it and use the slot formula instead
  const u32 cfit = endian_32(pci_state.config_data[func][0x0f]);
  const u8 line = cfit & 0xff;
  const u8 pin = (cfit >> 8) & 0xff;
  if (pin == 0)
    return false;

  // Behind bridges, INTx rotates by the device number at every level (the
  // PCI-PCI bridge "swizzle") until it reaches the slot the outermost bridge
  // occupies.
  int intx = (pin - 1) & 0x3;
  int dev = myPCIDev;
  for (const CPCIBridge *b = myBridge; b; b = b->upstream_bridge()) {
    intx = (intx + dev) & 0x3;
    dev = b->pci_dev();
  }
  const int slot = dev & 0x1f;
  const int drir_bit = cSystem->platform().pci_interrupt(myPCIBus, slot, intx);
  if (drir_bit < 0)
    return false; // this slot has no interrupt wiring

#ifdef DEBUG_PCI_IRQ
  printf("PCI-IRQ: %s.%d %s line=0x%02x pin=%d slot=%d bus=%d -> DRIR bit %d\n",
         devid_string, func, asserted ? "ASSERT  " : "DEASSERT", line, pin,
         myPCIDev, myPCIBus, drir_bit);
#endif
  cSystem->interrupt(drir_bit, asserted);
  return true;
}

static u32 pci_magic1 = 0xC1095A78;
static u32 pci_magic2 = 0x87A5901C;

/**
 * Save state to a Virtual Machine State file.
 **/
int CPCIDevice::SaveState(FILE *f) {
  long ss = sizeof(pci_state);

  fwrite(&pci_magic1, sizeof(u32), 1, f);
  fwrite(&ss, sizeof(long), 1, f);
  fwrite(&pci_state, sizeof(pci_state), 1, f);
  fwrite(&pci_magic2, sizeof(u32), 1, f);
  printf("%s: %d PCI bytes saved.\n", devid_string, (int)ss);
  return 0;
}

/**
 * Restore state from a Virtual Machine State file.
 **/
int CPCIDevice::RestoreState(FILE *f) {
  long ss;
  u32 m1;
  u32 m2;
  size_t r;

  r = fread(&m1, sizeof(u32), 1, f);
  if (r != 1) {
    printf("%s: unexpected end of file!\n", devid_string);
    return -1;
  }

  if (m1 != pci_magic1) {
    printf("%s: PCI MAGIC 1 does not match!\n", devid_string);
    return -1;
  }

  r = fread(&ss, sizeof(long), 1, f);
  if (r != 1) {
    printf("%s: unexpected end of file!\n", devid_string);
    return -1;
  }

  if (ss != sizeof(pci_state)) {
    printf("%s: PCI STRUCT SIZE does not match!\n", devid_string);
    return -1;
  }

  r = fread(&pci_state, sizeof(pci_state), 1, f);
  if (r != 1) {
    printf("%s: unexpected end of file!\n", devid_string);
    return -1;
  }

  r = fread(&m2, sizeof(u32), 1, f);
  if (r != 1) {
    printf("%s: unexpected end of file!\n", devid_string);
    return -1;
  }

  if (m2 != pci_magic2) {
    printf("%s: PCI MAGIC 2 does not match!\n", devid_string);
    return -1;
  }

  printf("%s: %d PCI bytes restored.\n", devid_string, (int)ss);

  // Config space is back, but the memory and I/O windows its BARs map were
  // registered with the system by do_pci_write as the guest programmed them,
  // and nothing has re-registered them -- SaveState's own note asks for
  // exactly this. Redo every BAR that holds a real address, judged by the
  // write path's own test, so the device is reachable where the restored
  // guest believes it is. Without it the S3's framebuffer and MMIO were
  // unclaimed after a restore, every access read as unknown memory, and the
  // display driver spun on a status register forever.
  for (int func = 0; func < 8; func++) {
    for (int d = 0x10; d <= 0x30; d += 4) {
      if (d > 0x24 && d != 0x30)
        continue; // BARs 0-5 at 0x10..0x24, the ROM BAR at 0x30
      const int bar = (d == 0x30) ? 6 : (d - 0x10) / 4;
      const u32 data = endian_32(pci_state.config_data[func][d / 4]);
      const u32 mask = endian_32(pci_state.config_mask[func][d / 4]);
      if (mask == 0 || (data & mask) == mask || (data & mask) == 0)
        continue; // absent function, size probe, or unassigned
      if (bridge_header(func) && d > 0x14)
        continue; // a bridge has only two BARs
      register_bar(func, bar, data, mask);
    }
  }
  return 0;
}

u32 CPCIDevice::ReadMem_Legacy(int index, u32 address, int dsize) {
  FAILURE_2(NotImplemented, "%s(%s) No Legacy read handler installed",
            myCfg->get_myName(), myCfg->get_myValue());
}

void CPCIDevice::WriteMem_Legacy(int index, u32 address, int dsize, u32 data) {
  FAILURE_2(NotImplemented, "%s(%s) No Legacy write handler installed",
            myCfg->get_myName(), myCfg->get_myValue());
}

u32 CPCIDevice::ReadMem_Bar(int func, int bar, u32 address, int dsize) {
  FAILURE_3(NotImplemented, "%s(%s).%d No BAR read handler installed",
            myCfg->get_myName(), myCfg->get_myValue(), func);
}

void CPCIDevice::WriteMem_Bar(int func, int bar, u32 address, int dsize,
                              u32 data) {
  FAILURE_3(NotImplemented, "%s(%s).%d No BAR write handler installed",
            myCfg->get_myName(), myCfg->get_myValue(), func);
}

/**
 * \brief Read data from the PCI bus.
 *
 * Called by the PCI-device to read data off the PCI bus. address is the
 * 32-bit address put on the PCI bus. element_count elements of element_size
 * bytes each will be read in an endian-aware manner.
 **/
void CPCIDevice::do_pci_read(u32 address, void *dest, size_t element_size,
                             size_t element_count) {
  size_t el;
  char *dst = (char *)dest;

  if (element_count == 0)
    return;

  // get the 64-bit system wide address
  u64 phys_addr = cSystem->PCI_Phys(myPCIBus, address);

  // if there is only one element to read, this is a simple ReadMem operation.
  // A DMA read changes no memory, so it neither takes the DMA writer gate nor
  // invalidates CPU load-locked reservations (see do_pci_write).
  if (element_count == 1) {
    switch (element_size) {
    case 1:
      *(u8 *)dest = (u8)cSystem->ReadMem(phys_addr, 8, this);
      break;

    case 2:
      *(u16 *)dest = (u16)cSystem->ReadMem(phys_addr, 16, this);
      break;

    case 4:
      *(u32 *)dest = (u32)cSystem->ReadMem(phys_addr, 32, this);
      break;

    default:
      FAILURE(InvalidArgument, "Strange element size");
    }

    return;
  }

#if defined(ES40_BIG_ENDIAN)

  // if this is a big-endian host machine, the memcpy method is only valid
  // if we're transferring bytes. Otherwise, endian-conversions need to be done.
  if (element_size == 1) {
#endif
    size_t remaining = element_size * element_count;
    u32 cur_address = address;

    while (remaining != 0) {
      u64 cur_phys = cSystem->PCI_Phys(myPCIBus, cur_address);
      size_t chunk = pci_dma_chunk_limit(cur_phys, remaining);

      // get a pointer to system memory if the address is inside main memory
      char *memptr = cSystem->PtrToMem(cur_phys);
      char *memptr2 = cSystem->PtrToMem(cur_phys + chunk - 1);

      // Copy only within a single translated DMA page. Scatter-gather DMA does
      // not guarantee that adjacent PCI bus addresses map to contiguous host
      // physical memory beyond the current page.
      if (memptr && memptr2) {
        memcpy(dst, memptr, chunk);
      } else {
        for (el = 0; el < chunk; el++)
          dst[el] = (u8)cSystem->ReadMem(cur_phys + el, 8, this);
      }

      dst += chunk;
      cur_address += (u32)chunk;
      remaining -= chunk;
    }
    return;

#if defined(ES40_BIG_ENDIAN)
  }

  // outside main memory, or inside main memory with endian-conversion
  // required we need to do the transfer element-by-element.
  switch (element_size) {
  case 1: {
    for (el = 0; el < element_count; el++) {
      *(u8 *)dst = (u8)cSystem->ReadMem(phys_addr, 8, this);
      dst++;
      phys_addr++;
    }
    break;
  }

  case 2: {
    *(u16 *)dst = endian_16((u16)cSystem->ReadMem(phys_addr, 16, this));
    dst += 2;
    phys_addr += 2;
    break;
  }

  case 4: {
    *(u32 *)dst = endian_32((u32)cSystem->ReadMem(phys_addr, 32, this));
    dst += 4;
    phys_addr += 4;
    break;
  }

  default:
    FAILURE(InvalidArgument, "Strange element size");
    break;
  }
#endif
}

/**
 * \brief Write data to the PCI bus.
 *
 * Called by the PCI-device to write data to the PCI bus. address is the
 * 32-bit address put on the PCI bus. element_count elements of element_size
 * bytes each will be written in an endian-aware manner.
 **/
void CPCIDevice::do_pci_write(u32 address, void *source, size_t element_size,
                              size_t element_count) {
  size_t el;
  char *src = (char *)source;

  if (element_count == 0)
    return;

  // get the 64-bit system wide address
  u64 phys_addr = cSystem->PCI_Phys(myPCIBus, address);

  // if there is only one element to read, this is a simple ReadMem operation.
  if (element_count == 1) {
    const bool writes_ram =
        pci_dma_targets_ram(cSystem, phys_addr, element_size);
    CSystem::CPCIDMAWriteGuard dma_guard(cSystem, writes_ram);
    dma_guard.invalidate(phys_addr, element_size);
    switch (element_size) {
    case 1:
      cSystem->WriteMem(phys_addr, 8, *(u8 *)source, this);
      break;
    case 2:
      cSystem->WriteMem(phys_addr, 16, *(u16 *)source, this);
      break;
    case 4:
      cSystem->WriteMem(phys_addr, 32, *(u32 *)source, this);
      break;
    default:
      FAILURE(InvalidArgument, "Strange element size");
    }

    return;
  }

#if defined(ES40_BIG_ENDIAN)

  // if this is a big-endian host machine, the memcpy method is only valid
  // if we're transferring bytes. Otherwise, endian-conversions need to be done.
  if (element_size == 1) {
#endif
    size_t remaining = element_size * element_count;
    u32 cur_address = address;

    while (remaining != 0) {
      u64 cur_phys = cSystem->PCI_Phys(myPCIBus, cur_address);
      size_t chunk = pci_dma_chunk_limit(cur_phys, remaining);

      // get a pointer to system memory if the address is inside main memory
      char *memptr = cSystem->PtrToMem(cur_phys);
      char *memptr2 = cSystem->PtrToMem(cur_phys + chunk - 1);

      // Copy only within a single translated DMA page. Scatter-gather DMA does
      // not guarantee that adjacent PCI bus addresses map to contiguous host
      // physical memory beyond the current page.
      // Also, make sure we aren't trying to copy past allocated memory.
      if (memptr && memptr2) {
        CSystem::CPCIDMAWriteGuard dma_guard(cSystem, true);
        dma_guard.invalidate(cur_phys, chunk);
        memcpy(memptr, src, chunk);
      } else {
        for (el = 0; el < chunk; el++) {
          const u64 byte_phys = cur_phys + el;
          const bool writes_ram = pci_dma_targets_ram(cSystem, byte_phys, 1);
          CSystem::CPCIDMAWriteGuard dma_guard(cSystem, writes_ram);
          dma_guard.invalidate(byte_phys, 1);
          cSystem->WriteMem(byte_phys, 8, (u8)src[el], this);
        }
      }

      src += chunk;
      cur_address += (u32)chunk;
      remaining -= chunk;
    }
    return;

#if defined(ES40_BIG_ENDIAN)
  }

  // outside main memory, or inside main memory with endian-conversion
  // required we need to do the transfer element-by-element.
  switch (element_size) {
  case 1: {
    for (el = 0; el < element_count; el++) {
      const bool writes_ram = pci_dma_targets_ram(cSystem, phys_addr, 1);
      CSystem::CPCIDMAWriteGuard dma_guard(cSystem, writes_ram);
      dma_guard.invalidate(phys_addr, 1);
      cSystem->WriteMem(phys_addr, 8, *(u8 *)src, this);
      src++;
      phys_addr++;
    }
    break;
  }

  case 2: {
    const bool writes_ram = pci_dma_targets_ram(cSystem, phys_addr, 2);
    CSystem::CPCIDMAWriteGuard dma_guard(cSystem, writes_ram);
    dma_guard.invalidate(phys_addr, 2);
    cSystem->WriteMem(phys_addr, 16, endian_16(*(u16 *)src), this);
    src += 2;
    phys_addr += 2;
    break;
  }

  case 4: {
    const bool writes_ram = pci_dma_targets_ram(cSystem, phys_addr, 4);
    CSystem::CPCIDMAWriteGuard dma_guard(cSystem, writes_ram);
    dma_guard.invalidate(phys_addr, 4);
    cSystem->WriteMem(phys_addr, 32, endian_32(*(u32 *)src), this);
    src += 4;
    phys_addr += 4;
    break;
  }

  default:
    FAILURE(InvalidArgument, "Strange element size");
    break;
  }
#endif
}
