Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3_AR71948 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Fri Nov  8 11:20:04 2019
| Host         : Wei-Berkeley running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file base_mb_wrapper_timing_summary_routed.rpt -pb base_mb_wrapper_timing_summary_routed.pb -rpx base_mb_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : base_mb_wrapper
| Device       : 7k160t-ffg676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4818 register/latch pins with no clock driven by root clock pin: clk_125m_gtx_p_i_0 (HIGH)

 There are 293 register/latch pins with no clock driven by root clock pin: clk_20m_vcxo_i_0 (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: base_mb_i/GPIO/U0/gpio_core_1/Dual.gpio_Data_Out_reg[18]/Q (HIGH)

 There are 457 register/latch pins with no clock driven by root clock pin: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_GTX_INST/gtxe2_i/RXOUTCLK (HIGH)

 There are 731 register/latch pins with no clock driven by root clock pin: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_GTX_INST/gtxe2_i/TXOUTCLK (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 17302 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 295 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 64 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.267        0.000                      0                84557       -4.166      -20.769                      5                84485        0.000        0.000                       0                 30535  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                                      ------------         ----------      --------------
BIT_CLK_P[0]                                                                                                                               {0.000 8.334}        16.667          59.999          
base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK  {0.000 8.000}        16.000          62.500          
base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK  {0.000 8.000}        16.000          62.500          
  clkfbout                                                                                                                                 {0.000 8.000}        16.000          62.500          
  clkout0                                                                                                                                  {0.000 4.000}        8.000           125.000         
  clkout1                                                                                                                                  {0.000 8.000}        16.000          62.500          
base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK                  {0.000 8.000}        16.000          62.500          
base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK                  {0.000 8.000}        16.000          62.500          
base_mb_i/clk_wiz_0/inst/clk_in1                                                                                                           {0.000 8.000}        16.000          62.500          
  clk_10_base_mb_clk_wiz_0_0                                                                                                               {0.000 8.000}        16.000          62.500          
  clk_320_base_mb_clk_wiz_0_0                                                                                                              {0.000 1.600}        3.200           312.500         
  clkfbout_base_mb_clk_wiz_0_0                                                                                                             {0.000 8.000}        16.000          62.500          
base_mb_i/clk_wiz_1/inst/clk_in1                                                                                                           {0.000 8.000}        16.000          62.500          
  clk_out1_base_mb_clk_wiz_1_0                                                                                                             {0.000 5.000}        10.000          100.000         
  clk_out2_base_mb_clk_wiz_1_0                                                                                                             {0.000 2.500}        5.000           200.000         
  clk_out3_base_mb_clk_wiz_1_0                                                                                                             {0.000 50.000}       100.000         10.000          
    clk_ext_fbo                                                                                                                            {0.000 50.000}       100.000         10.000          
    clk_ext_mul                                                                                                                            {0.000 8.000}        16.000          62.500          
  clkfbout_base_mb_clk_wiz_1_0                                                                                                             {0.000 8.000}        16.000          62.500          
base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                                                                                    {0.000 16.666}       33.333          30.000          
base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                                                                  {0.000 16.666}       33.333          30.000          
mgt_clk_0_clk_p                                                                                                                            {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
BIT_CLK_P[0]                                                                                                                                     5.860        0.000                      0                  364       -4.166      -20.769                      5                  364        7.553        0.000                       0                   199  
base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK                                                                                                                                                    5.000        0.000                       0                     3  
  clkfbout                                                                                                                                                                                                                                                                                  14.751        0.000                       0                     2  
  clkout0                                                                                                                                        0.447        0.000                      0                16538        0.050        0.000                      0                16536        3.090        0.000                       0                  7528  
  clkout1                                                                                                                                       12.812        0.000                      0                  312        0.115        0.000                      0                  312        7.600        0.000                       0                   246  
base_mb_i/clk_wiz_0/inst/clk_in1                                                                                                                                                                                                                                                             5.000        0.000                       0                     1  
  clk_10_base_mb_clk_wiz_0_0                                                                                                                                                                                                                                                                 7.650        0.000                       0                     3  
  clk_320_base_mb_clk_wiz_0_0                                                                                                                    0.600        0.000                      0                  172        0.069        0.000                      0                  172        1.200        0.000                       0                   111  
  clkfbout_base_mb_clk_wiz_0_0                                                                                                                                                                                                                                                              14.400        0.000                       0                     3  
base_mb_i/clk_wiz_1/inst/clk_in1                                                                                                                                                                                                                                                             5.000        0.000                       0                     1  
  clk_out1_base_mb_clk_wiz_1_0                                                                                                                   1.468        0.000                      0                44464        0.057        0.000                      0                44464        4.090        0.000                       0                 13663  
  clk_out2_base_mb_clk_wiz_1_0                                                                                                                   0.505        0.000                      0                14665        0.063        0.000                      0                14665        2.100        0.000                       0                  8226  
  clk_out3_base_mb_clk_wiz_1_0                                                                                                                  93.907        0.000                      0                  341        0.108        0.000                      0                  341        0.000        0.000                       0                   242  
    clk_ext_fbo                                                                                                                                                                                                                                                                              0.000        0.000                       0                     3  
    clk_ext_mul                                                                                                                                                                                                                                                                             14.400        0.000                       0                     2  
  clkfbout_base_mb_clk_wiz_1_0                                                                                                                                                                                                                                                              14.400        0.000                       0                     3  
base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                                                                                         14.748        0.000                      0                  222        0.074        0.000                      0                  222       15.886        0.000                       0                   233  
base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                                                                       12.344        0.000                      0                   47        0.210        0.000                      0                   47       16.266        0.000                       0                    41  
mgt_clk_0_clk_p                                                                                                                                  6.828        0.000                      0                   14        0.172        0.000                      0                   14        1.600        0.000                       0                    25  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                    To Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                    --------                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout1                       clkout0                             5.889        0.000                      0                   56        0.148        0.000                      0                   56  
clk_out1_base_mb_clk_wiz_1_0  clkout0                             2.033        0.000                      0                  212                                                                        
clkout0                       clkout1                             5.841        0.000                      0                   48        0.109        0.000                      0                   48  
clk_10_base_mb_clk_wiz_0_0    clk_320_base_mb_clk_wiz_0_0         1.135        0.000                      0                    1        0.158        0.000                      0                    1  
clkout0                       clk_out1_base_mb_clk_wiz_1_0        4.106        0.000                      0                   66                                                                        
clk_out2_base_mb_clk_wiz_1_0  clk_out1_base_mb_clk_wiz_1_0        2.409        0.000                      0                   24        0.151        0.000                      0                   24  
clk_out3_base_mb_clk_wiz_1_0  clk_out1_base_mb_clk_wiz_1_0        1.755        0.000                      0                 3551        0.168        0.000                      0                 3551  
clk_out1_base_mb_clk_wiz_1_0  clk_out2_base_mb_clk_wiz_1_0        0.267        0.000                      0                12978        0.106        0.000                      0                12978  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                    From Clock                    To Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                    ----------                    --------                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**             clk_out1_base_mb_clk_wiz_1_0  clk_out1_base_mb_clk_wiz_1_0        7.999        0.000                      0                  210        0.301        0.000                      0                  210  
**async_default**             clk_out2_base_mb_clk_wiz_1_0  clk_out1_base_mb_clk_wiz_1_0        0.798        0.000                      0                    1        0.446        0.000                      0                    1  
**async_default**             clk_out2_base_mb_clk_wiz_1_0  clk_out2_base_mb_clk_wiz_1_0        1.267        0.000                      0                   36        0.642        0.000                      0                   36  
**async_default**             clkout0                       clkout0                             6.230        0.000                      0                    4        0.456        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  BIT_CLK_P[0]
  To Clock:  BIT_CLK_P[0]

Setup :            0  Failing Endpoints,  Worst Slack        5.860ns,  Total Violation        0.000ns
Hold  :            5  Failing Endpoints,  Worst Slack       -4.166ns,  Total Violation      -20.769ns
PW    :            0  Failing Endpoints,  Worst Slack        7.553ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.860ns  (required time - arrival time)
  Source:                 ADC_DIN_P[1]
                            (input port clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[1].IDDR_DATA/D
                            (rising edge-triggered cell IDDR clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             BIT_CLK_P[0]
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.333ns  (BIT_CLK_P[0] rise@16.667ns - BIT_CLK_P[0] fall@8.334ns)
  Data Path Delay:        0.500ns  (logic 0.500ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            5.333ns
  Clock Path Skew:        3.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.398ns = ( 20.065 - 16.667 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.334 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BIT_CLK_P[0] fall edge)
                                                      8.334     8.334 f  
                         input delay                  5.333    13.667    
    AC19                                              0.000    13.667 r  ADC_DIN_P[1] (IN)
                         net (fo=0)                   0.000    13.667    base_mb_i/in_buf_ds_4bit_0/inst/in_p[1]
    AC19                 IBUFDS (Prop_ibufds_I_O)     0.500    14.167 r  base_mb_i/in_buf_ds_4bit_0/inst/ADC_IBUF[1].IBUFDS_inst/O
                         net (fo=1, routed)           0.000    14.167    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/adc_din[1]
    ILOGIC_X1Y16         IDDR                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[1].IDDR_DATA/D
  -------------------------------------------------------------------    -------------------

                         (clock BIT_CLK_P[0] rise edge)
                                                     16.667    16.667 r  
    V16                                               0.000    16.667 r  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000    16.667    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     0.429    17.096 r  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           2.210    19.306    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    19.332 r  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         0.733    20.065    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/bit_clk
    ILOGIC_X1Y16         IDDR                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[1].IDDR_DATA/C
                         clock pessimism              0.000    20.065    
                         clock uncertainty           -0.035    20.030    
    ILOGIC_X1Y16         IDDR (Setup_iddr_C_D)       -0.003    20.027    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[1].IDDR_DATA
  -------------------------------------------------------------------
                         required time                         20.027    
                         arrival time                         -14.167    
  -------------------------------------------------------------------
                         slack                                  5.860    

Slack (MET) :             5.871ns  (required time - arrival time)
  Source:                 ADC_DIN_P[2]
                            (input port clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[2].IDDR_DATA/D
                            (rising edge-triggered cell IDDR clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             BIT_CLK_P[0]
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.333ns  (BIT_CLK_P[0] rise@16.667ns - BIT_CLK_P[0] fall@8.334ns)
  Data Path Delay:        0.489ns  (logic 0.489ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            5.333ns
  Clock Path Skew:        3.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.398ns = ( 20.065 - 16.667 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.334 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BIT_CLK_P[0] fall edge)
                                                      8.334     8.334 f  
                         input delay                  5.333    13.667    
    AB19                                              0.000    13.667 r  ADC_DIN_P[2] (IN)
                         net (fo=0)                   0.000    13.667    base_mb_i/in_buf_ds_4bit_0/inst/in_p[2]
    AB19                 IBUFDS (Prop_ibufds_I_O)     0.489    14.156 r  base_mb_i/in_buf_ds_4bit_0/inst/ADC_IBUF[2].IBUFDS_inst/O
                         net (fo=1, routed)           0.000    14.156    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/adc_din[2]
    ILOGIC_X1Y14         IDDR                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[2].IDDR_DATA/D
  -------------------------------------------------------------------    -------------------

                         (clock BIT_CLK_P[0] rise edge)
                                                     16.667    16.667 r  
    V16                                               0.000    16.667 r  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000    16.667    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     0.429    17.096 r  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           2.210    19.306    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    19.332 r  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         0.733    20.065    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/bit_clk
    ILOGIC_X1Y14         IDDR                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[2].IDDR_DATA/C
                         clock pessimism              0.000    20.065    
                         clock uncertainty           -0.035    20.030    
    ILOGIC_X1Y14         IDDR (Setup_iddr_C_D)       -0.003    20.027    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[2].IDDR_DATA
  -------------------------------------------------------------------
                         required time                         20.027    
                         arrival time                         -14.156    
  -------------------------------------------------------------------
                         slack                                  5.871    

Slack (MET) :             5.872ns  (required time - arrival time)
  Source:                 ADC_DIN_P[3]
                            (input port clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[3].IDDR_DATA/D
                            (rising edge-triggered cell IDDR clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             BIT_CLK_P[0]
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.333ns  (BIT_CLK_P[0] rise@16.667ns - BIT_CLK_P[0] fall@8.334ns)
  Data Path Delay:        0.490ns  (logic 0.490ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            5.333ns
  Clock Path Skew:        3.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.400ns = ( 20.067 - 16.667 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.334 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BIT_CLK_P[0] fall edge)
                                                      8.334     8.334 f  
                         input delay                  5.333    13.667    
    Y17                                               0.000    13.667 r  ADC_DIN_P[3] (IN)
                         net (fo=0)                   0.000    13.667    base_mb_i/in_buf_ds_4bit_0/inst/in_p[3]
    Y17                  IBUFDS (Prop_ibufds_I_O)     0.490    14.157 r  base_mb_i/in_buf_ds_4bit_0/inst/ADC_IBUF[3].IBUFDS_inst/O
                         net (fo=1, routed)           0.000    14.157    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/adc_din[3]
    ILOGIC_X1Y12         IDDR                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[3].IDDR_DATA/D
  -------------------------------------------------------------------    -------------------

                         (clock BIT_CLK_P[0] rise edge)
                                                     16.667    16.667 r  
    V16                                               0.000    16.667 r  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000    16.667    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     0.429    17.096 r  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           2.210    19.306    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    19.332 r  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         0.735    20.067    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/bit_clk
    ILOGIC_X1Y12         IDDR                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[3].IDDR_DATA/C
                         clock pessimism              0.000    20.067    
                         clock uncertainty           -0.035    20.032    
    ILOGIC_X1Y12         IDDR (Setup_iddr_C_D)       -0.003    20.029    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[3].IDDR_DATA
  -------------------------------------------------------------------
                         required time                         20.029    
                         arrival time                         -14.157    
  -------------------------------------------------------------------
                         slack                                  5.872    

Slack (MET) :             5.880ns  (required time - arrival time)
  Source:                 ADC_DIN_P[0]
                            (input port clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[0].IDDR_DATA/D
                            (rising edge-triggered cell IDDR clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             BIT_CLK_P[0]
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.333ns  (BIT_CLK_P[0] rise@16.667ns - BIT_CLK_P[0] fall@8.334ns)
  Data Path Delay:        0.477ns  (logic 0.477ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            5.333ns
  Clock Path Skew:        3.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.396ns = ( 20.063 - 16.667 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.334 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BIT_CLK_P[0] fall edge)
                                                      8.334     8.334 f  
                         input delay                  5.333    13.667    
    AA19                                              0.000    13.667 r  ADC_DIN_P[0] (IN)
                         net (fo=0)                   0.000    13.667    base_mb_i/in_buf_ds_4bit_0/inst/in_p[0]
    AA19                 IBUFDS (Prop_ibufds_I_O)     0.477    14.144 r  base_mb_i/in_buf_ds_4bit_0/inst/ADC_IBUF[0].IBUFDS_inst/O
                         net (fo=1, routed)           0.000    14.144    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/adc_din[0]
    ILOGIC_X1Y18         IDDR                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[0].IDDR_DATA/D
  -------------------------------------------------------------------    -------------------

                         (clock BIT_CLK_P[0] rise edge)
                                                     16.667    16.667 r  
    V16                                               0.000    16.667 r  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000    16.667    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     0.429    17.096 r  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           2.210    19.306    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    19.332 r  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         0.731    20.063    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/bit_clk
    ILOGIC_X1Y18         IDDR                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[0].IDDR_DATA/C
                         clock pessimism              0.000    20.063    
                         clock uncertainty           -0.035    20.028    
    ILOGIC_X1Y18         IDDR (Setup_iddr_C_D)       -0.003    20.025    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[0].IDDR_DATA
  -------------------------------------------------------------------
                         required time                         20.025    
                         arrival time                         -14.144    
  -------------------------------------------------------------------
                         slack                                  5.880    

Slack (MET) :             5.885ns  (required time - arrival time)
  Source:                 FRM_CLK_P
                            (input port clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/IDDR_FRAME/D
                            (rising edge-triggered cell IDDR clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             BIT_CLK_P[0]
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.333ns  (BIT_CLK_P[0] rise@16.667ns - BIT_CLK_P[0] fall@8.334ns)
  Data Path Delay:        0.478ns  (logic 0.478ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            5.333ns
  Clock Path Skew:        3.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.401ns = ( 20.068 - 16.667 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.334 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BIT_CLK_P[0] fall edge)
                                                      8.334     8.334 f  
                         input delay                  5.333    13.667    
    W18                                               0.000    13.667 r  FRM_CLK_P (IN)
                         net (fo=0)                   0.000    13.667    base_mb_i/in_buf_ds_1bit_0/inst/in_p
    W18                  IBUFDS (Prop_ibufds_I_O)     0.478    14.145 r  base_mb_i/in_buf_ds_1bit_0/inst/IBUFDS_inst/O
                         net (fo=1, routed)           0.000    14.145    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/frm_clk
    ILOGIC_X1Y8          IDDR                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/IDDR_FRAME/D
  -------------------------------------------------------------------    -------------------

                         (clock BIT_CLK_P[0] rise edge)
                                                     16.667    16.667 r  
    V16                                               0.000    16.667 r  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000    16.667    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     0.429    17.096 r  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           2.210    19.306    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    19.332 r  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         0.736    20.068    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/bit_clk
    ILOGIC_X1Y8          IDDR                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/IDDR_FRAME/C
                         clock pessimism              0.000    20.068    
                         clock uncertainty           -0.035    20.033    
    ILOGIC_X1Y8          IDDR (Setup_iddr_C_D)       -0.003    20.030    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/IDDR_FRAME
  -------------------------------------------------------------------
                         required time                         20.030    
                         arrival time                         -14.145    
  -------------------------------------------------------------------
                         slack                                  5.885    

Slack (MET) :             5.981ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[3].IDDR_DATA/C
                            (falling edge-triggered cell IDDR clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[3].sr_fall_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             BIT_CLK_P[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (BIT_CLK_P[0] rise@16.667ns - BIT_CLK_P[0] fall@8.334ns)
  Data Path Delay:        2.046ns  (logic 0.446ns (21.801%)  route 1.600ns (78.199%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.705ns = ( 23.372 - 16.667 ) 
    Source Clock Delay      (SCD):    7.885ns = ( 16.219 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.963ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BIT_CLK_P[0] fall edge)
                                                      8.334     8.334 f  
    V16                                               0.000     8.334 f  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000     8.334    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     1.072     9.406 f  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           4.663    14.070    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120    14.190 f  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         2.029    16.219    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/bit_clk
    ILOGIC_X1Y12         IDDR                                         f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[3].IDDR_DATA/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y12         IDDR (Prop_iddr_C_Q2)        0.446    16.665 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[3].IDDR_DATA/Q2
                         net (fo=1, routed)           1.600    18.264    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/iddr_out_fall_3
    SLICE_X88Y35         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[3].sr_fall_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock BIT_CLK_P[0] rise edge)
                                                     16.667    16.667 r  
    V16                                               0.000    16.667 r  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000    16.667    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     0.954    17.621 r  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           3.912    21.533    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    21.646 r  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         1.726    23.372    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/bit_clk
    SLICE_X88Y35         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[3].sr_fall_reg[3][0]/C
                         clock pessimism              0.963    24.335    
                         clock uncertainty           -0.035    24.299    
    SLICE_X88Y35         FDRE (Setup_fdre_C_D)       -0.054    24.245    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[3].sr_fall_reg[3][0]
  -------------------------------------------------------------------
                         required time                         24.245    
                         arrival time                         -18.264    
  -------------------------------------------------------------------
                         slack                                  5.981    

Slack (MET) :             6.094ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[2].IDDR_DATA/C
                            (falling edge-triggered cell IDDR clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[2].sr_fall_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             BIT_CLK_P[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (BIT_CLK_P[0] rise@16.667ns - BIT_CLK_P[0] fall@8.334ns)
  Data Path Delay:        1.933ns  (logic 0.446ns (23.077%)  route 1.487ns (76.923%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.705ns = ( 23.372 - 16.667 ) 
    Source Clock Delay      (SCD):    7.883ns = ( 16.217 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.963ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BIT_CLK_P[0] fall edge)
                                                      8.334     8.334 f  
    V16                                               0.000     8.334 f  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000     8.334    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     1.072     9.406 f  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           4.663    14.070    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120    14.190 f  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         2.027    16.217    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/bit_clk
    ILOGIC_X1Y14         IDDR                                         f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[2].IDDR_DATA/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y14         IDDR (Prop_iddr_C_Q2)        0.446    16.663 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[2].IDDR_DATA/Q2
                         net (fo=1, routed)           1.487    18.149    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/iddr_out_fall_2
    SLICE_X88Y35         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[2].sr_fall_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock BIT_CLK_P[0] rise edge)
                                                     16.667    16.667 r  
    V16                                               0.000    16.667 r  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000    16.667    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     0.954    17.621 r  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           3.912    21.533    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    21.646 r  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         1.726    23.372    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/bit_clk
    SLICE_X88Y35         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[2].sr_fall_reg[2][0]/C
                         clock pessimism              0.963    24.335    
                         clock uncertainty           -0.035    24.299    
    SLICE_X88Y35         FDRE (Setup_fdre_C_D)       -0.056    24.243    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[2].sr_fall_reg[2][0]
  -------------------------------------------------------------------
                         required time                         24.243    
                         arrival time                         -18.149    
  -------------------------------------------------------------------
                         slack                                  6.094    

Slack (MET) :             6.105ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[0].IDDR_DATA/C
                            (falling edge-triggered cell IDDR clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[0].sr_fall_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             BIT_CLK_P[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (BIT_CLK_P[0] rise@16.667ns - BIT_CLK_P[0] fall@8.334ns)
  Data Path Delay:        1.899ns  (logic 0.446ns (23.483%)  route 1.453ns (76.517%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.705ns = ( 23.372 - 16.667 ) 
    Source Clock Delay      (SCD):    7.880ns = ( 16.214 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.963ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BIT_CLK_P[0] fall edge)
                                                      8.334     8.334 f  
    V16                                               0.000     8.334 f  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000     8.334    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     1.072     9.406 f  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           4.663    14.070    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120    14.190 f  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         2.024    16.214    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/bit_clk
    ILOGIC_X1Y18         IDDR                                         f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[0].IDDR_DATA/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y18         IDDR (Prop_iddr_C_Q2)        0.446    16.660 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[0].IDDR_DATA/Q2
                         net (fo=1, routed)           1.453    18.113    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/iddr_out_fall_0
    SLICE_X89Y35         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[0].sr_fall_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock BIT_CLK_P[0] rise edge)
                                                     16.667    16.667 r  
    V16                                               0.000    16.667 r  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000    16.667    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     0.954    17.621 r  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           3.912    21.533    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    21.646 r  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         1.726    23.372    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/bit_clk
    SLICE_X89Y35         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[0].sr_fall_reg[0][0]/C
                         clock pessimism              0.963    24.335    
                         clock uncertainty           -0.035    24.299    
    SLICE_X89Y35         FDRE (Setup_fdre_C_D)       -0.081    24.218    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[0].sr_fall_reg[0][0]
  -------------------------------------------------------------------
                         required time                         24.218    
                         arrival time                         -18.113    
  -------------------------------------------------------------------
                         slack                                  6.105    

Slack (MET) :             6.106ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[1].IDDR_DATA/C
                            (falling edge-triggered cell IDDR clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[1].sr_fall_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             BIT_CLK_P[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (BIT_CLK_P[0] rise@16.667ns - BIT_CLK_P[0] fall@8.334ns)
  Data Path Delay:        1.899ns  (logic 0.446ns (23.491%)  route 1.453ns (76.509%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.705ns = ( 23.372 - 16.667 ) 
    Source Clock Delay      (SCD):    7.882ns = ( 16.216 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.963ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BIT_CLK_P[0] fall edge)
                                                      8.334     8.334 f  
    V16                                               0.000     8.334 f  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000     8.334    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     1.072     9.406 f  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           4.663    14.070    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120    14.190 f  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         2.026    16.216    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/bit_clk
    ILOGIC_X1Y16         IDDR                                         f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[1].IDDR_DATA/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y16         IDDR (Prop_iddr_C_Q2)        0.446    16.662 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[1].IDDR_DATA/Q2
                         net (fo=1, routed)           1.453    18.114    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/iddr_out_fall_1
    SLICE_X89Y35         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[1].sr_fall_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock BIT_CLK_P[0] rise edge)
                                                     16.667    16.667 r  
    V16                                               0.000    16.667 r  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000    16.667    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     0.954    17.621 r  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           3.912    21.533    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    21.646 r  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         1.726    23.372    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/bit_clk
    SLICE_X89Y35         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[1].sr_fall_reg[1][0]/C
                         clock pessimism              0.963    24.335    
                         clock uncertainty           -0.035    24.299    
    SLICE_X89Y35         FDRE (Setup_fdre_C_D)       -0.079    24.220    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[1].sr_fall_reg[1][0]
  -------------------------------------------------------------------
                         required time                         24.220    
                         arrival time                         -18.114    
  -------------------------------------------------------------------
                         slack                                  6.106    

Slack (MET) :             11.166ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/IDDR_FRAME/C
                            (rising edge-triggered cell IDDR clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/adc_par_data_reg1_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             BIT_CLK_P[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BIT_CLK_P[0] rise@16.667ns - BIT_CLK_P[0] rise@0.000ns)
  Data Path Delay:        4.874ns  (logic 0.555ns (11.387%)  route 4.319ns (88.613%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.647ns = ( 23.314 - 16.667 ) 
    Source Clock Delay      (SCD):    7.886ns
    Clock Pessimism Removal (CPR):    0.891ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BIT_CLK_P[0] rise edge)
                                                      0.000     0.000 r  
    V16                                               0.000     0.000 r  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     1.072     1.072 r  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           4.663     5.736    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     5.856 r  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         2.030     7.886    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/bit_clk
    ILOGIC_X1Y8          IDDR                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/IDDR_FRAME/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y8          IDDR (Prop_iddr_C_Q1)        0.453     8.339 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/IDDR_FRAME/Q1
                         net (fo=4, routed)           2.832    11.171    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX_adc_frame
    SLICE_X63Y42         LUT2 (Prop_lut2_I0_O)        0.102    11.273 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/adc_par_data_reg0[11]_i_1/O
                         net (fo=48, routed)          1.487    12.760    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/adc_par_data_reg0[11]_i_1_n_0
    SLICE_X55Y43         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/adc_par_data_reg1_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BIT_CLK_P[0] rise edge)
                                                     16.667    16.667 r  
    V16                                               0.000    16.667 r  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000    16.667    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     0.954    17.621 r  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           3.912    21.533    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    21.646 r  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         1.668    23.314    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/bit_clk
    SLICE_X55Y43         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/adc_par_data_reg1_reg[11]/C
                         clock pessimism              0.891    24.205    
                         clock uncertainty           -0.035    24.169    
    SLICE_X55Y43         FDRE (Setup_fdre_C_CE)      -0.244    23.925    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/adc_par_data_reg1_reg[11]
  -------------------------------------------------------------------
                         required time                         23.925    
                         arrival time                         -12.760    
  -------------------------------------------------------------------
                         slack                                 11.166    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.166ns  (arrival time - required time)
  Source:                 FRM_CLK_P
                            (input port clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/IDDR_FRAME/D
                            (rising edge-triggered cell IDDR clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             BIT_CLK_P[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (BIT_CLK_P[0] rise@0.000ns - BIT_CLK_P[0] rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.921ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            3.000ns
  Clock Path Skew:        7.886ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.886ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BIT_CLK_P[0] rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.000     3.000    
    W18                                               0.000     3.000 r  FRM_CLK_P (IN)
                         net (fo=0)                   0.000     3.000    base_mb_i/in_buf_ds_1bit_0/inst/in_p
    W18                  IBUFDS (Prop_ibufds_I_O)     0.921     3.921 r  base_mb_i/in_buf_ds_1bit_0/inst/IBUFDS_inst/O
                         net (fo=1, routed)           0.000     3.921    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/frm_clk
    ILOGIC_X1Y8          IDDR                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/IDDR_FRAME/D
  -------------------------------------------------------------------    -------------------

                         (clock BIT_CLK_P[0] rise edge)
                                                      0.000     0.000 r  
    V16                                               0.000     0.000 r  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     1.072     1.072 r  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           4.663     5.736    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     5.856 r  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         2.030     7.886    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/bit_clk
    ILOGIC_X1Y8          IDDR                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/IDDR_FRAME/C
                         clock pessimism              0.000     7.886    
                         clock uncertainty            0.035     7.921    
    ILOGIC_X1Y8          IDDR (Hold_iddr_C_D)         0.166     8.087    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/IDDR_FRAME
  -------------------------------------------------------------------
                         required time                         -8.087    
                         arrival time                           3.921    
  -------------------------------------------------------------------
                         slack                                 -4.166    

Slack (VIOLATED) :        -4.160ns  (arrival time - required time)
  Source:                 ADC_DIN_P[0]
                            (input port clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[0].IDDR_DATA/D
                            (rising edge-triggered cell IDDR clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             BIT_CLK_P[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (BIT_CLK_P[0] rise@0.000ns - BIT_CLK_P[0] rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.921ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            3.000ns
  Clock Path Skew:        7.880ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.880ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BIT_CLK_P[0] rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.000     3.000    
    AA19                                              0.000     3.000 r  ADC_DIN_P[0] (IN)
                         net (fo=0)                   0.000     3.000    base_mb_i/in_buf_ds_4bit_0/inst/in_p[0]
    AA19                 IBUFDS (Prop_ibufds_I_O)     0.921     3.921 r  base_mb_i/in_buf_ds_4bit_0/inst/ADC_IBUF[0].IBUFDS_inst/O
                         net (fo=1, routed)           0.000     3.921    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/adc_din[0]
    ILOGIC_X1Y18         IDDR                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[0].IDDR_DATA/D
  -------------------------------------------------------------------    -------------------

                         (clock BIT_CLK_P[0] rise edge)
                                                      0.000     0.000 r  
    V16                                               0.000     0.000 r  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     1.072     1.072 r  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           4.663     5.736    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     5.856 r  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         2.024     7.880    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/bit_clk
    ILOGIC_X1Y18         IDDR                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[0].IDDR_DATA/C
                         clock pessimism              0.000     7.880    
                         clock uncertainty            0.035     7.915    
    ILOGIC_X1Y18         IDDR (Hold_iddr_C_D)         0.166     8.081    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[0].IDDR_DATA
  -------------------------------------------------------------------
                         required time                         -8.081    
                         arrival time                           3.921    
  -------------------------------------------------------------------
                         slack                                 -4.160    

Slack (VIOLATED) :        -4.152ns  (arrival time - required time)
  Source:                 ADC_DIN_P[3]
                            (input port clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[3].IDDR_DATA/D
                            (rising edge-triggered cell IDDR clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             BIT_CLK_P[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (BIT_CLK_P[0] rise@0.000ns - BIT_CLK_P[0] rise@0.000ns)
  Data Path Delay:        0.934ns  (logic 0.934ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            3.000ns
  Clock Path Skew:        7.885ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.885ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BIT_CLK_P[0] rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.000     3.000    
    Y17                                               0.000     3.000 r  ADC_DIN_P[3] (IN)
                         net (fo=0)                   0.000     3.000    base_mb_i/in_buf_ds_4bit_0/inst/in_p[3]
    Y17                  IBUFDS (Prop_ibufds_I_O)     0.934     3.934 r  base_mb_i/in_buf_ds_4bit_0/inst/ADC_IBUF[3].IBUFDS_inst/O
                         net (fo=1, routed)           0.000     3.934    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/adc_din[3]
    ILOGIC_X1Y12         IDDR                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[3].IDDR_DATA/D
  -------------------------------------------------------------------    -------------------

                         (clock BIT_CLK_P[0] rise edge)
                                                      0.000     0.000 r  
    V16                                               0.000     0.000 r  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     1.072     1.072 r  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           4.663     5.736    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     5.856 r  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         2.029     7.885    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/bit_clk
    ILOGIC_X1Y12         IDDR                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[3].IDDR_DATA/C
                         clock pessimism              0.000     7.885    
                         clock uncertainty            0.035     7.920    
    ILOGIC_X1Y12         IDDR (Hold_iddr_C_D)         0.166     8.086    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[3].IDDR_DATA
  -------------------------------------------------------------------
                         required time                         -8.086    
                         arrival time                           3.934    
  -------------------------------------------------------------------
                         slack                                 -4.152    

Slack (VIOLATED) :        -4.152ns  (arrival time - required time)
  Source:                 ADC_DIN_P[2]
                            (input port clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[2].IDDR_DATA/D
                            (rising edge-triggered cell IDDR clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             BIT_CLK_P[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (BIT_CLK_P[0] rise@0.000ns - BIT_CLK_P[0] rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.932ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            3.000ns
  Clock Path Skew:        7.883ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.883ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BIT_CLK_P[0] rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.000     3.000    
    AB19                                              0.000     3.000 r  ADC_DIN_P[2] (IN)
                         net (fo=0)                   0.000     3.000    base_mb_i/in_buf_ds_4bit_0/inst/in_p[2]
    AB19                 IBUFDS (Prop_ibufds_I_O)     0.932     3.932 r  base_mb_i/in_buf_ds_4bit_0/inst/ADC_IBUF[2].IBUFDS_inst/O
                         net (fo=1, routed)           0.000     3.932    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/adc_din[2]
    ILOGIC_X1Y14         IDDR                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[2].IDDR_DATA/D
  -------------------------------------------------------------------    -------------------

                         (clock BIT_CLK_P[0] rise edge)
                                                      0.000     0.000 r  
    V16                                               0.000     0.000 r  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     1.072     1.072 r  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           4.663     5.736    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     5.856 r  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         2.027     7.883    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/bit_clk
    ILOGIC_X1Y14         IDDR                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[2].IDDR_DATA/C
                         clock pessimism              0.000     7.883    
                         clock uncertainty            0.035     7.918    
    ILOGIC_X1Y14         IDDR (Hold_iddr_C_D)         0.166     8.084    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[2].IDDR_DATA
  -------------------------------------------------------------------
                         required time                         -8.084    
                         arrival time                           3.932    
  -------------------------------------------------------------------
                         slack                                 -4.152    

Slack (VIOLATED) :        -4.139ns  (arrival time - required time)
  Source:                 ADC_DIN_P[1]
                            (input port clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[1].IDDR_DATA/D
                            (rising edge-triggered cell IDDR clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             BIT_CLK_P[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (BIT_CLK_P[0] rise@0.000ns - BIT_CLK_P[0] rise@0.000ns)
  Data Path Delay:        0.944ns  (logic 0.944ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            3.000ns
  Clock Path Skew:        7.882ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.882ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BIT_CLK_P[0] rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.000     3.000    
    AC19                                              0.000     3.000 r  ADC_DIN_P[1] (IN)
                         net (fo=0)                   0.000     3.000    base_mb_i/in_buf_ds_4bit_0/inst/in_p[1]
    AC19                 IBUFDS (Prop_ibufds_I_O)     0.944     3.944 r  base_mb_i/in_buf_ds_4bit_0/inst/ADC_IBUF[1].IBUFDS_inst/O
                         net (fo=1, routed)           0.000     3.944    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/adc_din[1]
    ILOGIC_X1Y16         IDDR                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[1].IDDR_DATA/D
  -------------------------------------------------------------------    -------------------

                         (clock BIT_CLK_P[0] rise edge)
                                                      0.000     0.000 r  
    V16                                               0.000     0.000 r  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     1.072     1.072 r  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           4.663     5.736    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     5.856 r  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         2.026     7.882    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/bit_clk
    ILOGIC_X1Y16         IDDR                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[1].IDDR_DATA/C
                         clock pessimism              0.000     7.882    
                         clock uncertainty            0.035     7.917    
    ILOGIC_X1Y16         IDDR (Hold_iddr_C_D)         0.166     8.083    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[1].IDDR_DATA
  -------------------------------------------------------------------
                         required time                         -8.083    
                         arrival time                           3.944    
  -------------------------------------------------------------------
                         slack                                 -4.139    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[3].sr_rise_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[3].sr_rise_reg[3][2]/D
                            (rising edge-triggered cell FDRE clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             BIT_CLK_P[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BIT_CLK_P[0] rise@0.000ns - BIT_CLK_P[0] rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.100ns (32.292%)  route 0.210ns (67.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.025ns
    Source Clock Delay      (SCD):    3.309ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BIT_CLK_P[0] rise edge)
                                                      0.000     0.000 r  
    V16                                               0.000     0.000 r  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     0.429     0.429 r  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           2.210     2.639    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.665 r  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         0.644     3.309    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/bit_clk
    SLICE_X60Y39         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[3].sr_rise_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y39         FDRE (Prop_fdre_C_Q)         0.100     3.409 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[3].sr_rise_reg[3][1]/Q
                         net (fo=2, routed)           0.210     3.619    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/adc_par_out[3]_6[3]
    SLICE_X54Y40         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[3].sr_rise_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock BIT_CLK_P[0] rise edge)
                                                      0.000     0.000 r  
    V16                                               0.000     0.000 r  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     0.510     0.510 r  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           2.601     3.112    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.142 r  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         0.883     4.025    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/bit_clk
    SLICE_X54Y40         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[3].sr_rise_reg[3][2]/C
                         clock pessimism             -0.525     3.500    
    SLICE_X54Y40         FDRE (Hold_fdre_C_D)         0.042     3.542    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[3].sr_rise_reg[3][2]
  -------------------------------------------------------------------
                         required time                         -3.542    
                         arrival time                           3.619    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[0].sr_rise_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[0].sr_rise_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             BIT_CLK_P[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BIT_CLK_P[0] rise@0.000ns - BIT_CLK_P[0] rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.118ns (36.349%)  route 0.207ns (63.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.027ns
    Source Clock Delay      (SCD):    3.309ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BIT_CLK_P[0] rise edge)
                                                      0.000     0.000 r  
    V16                                               0.000     0.000 r  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     0.429     0.429 r  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           2.210     2.639    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.665 r  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         0.644     3.309    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/bit_clk
    SLICE_X58Y41         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[0].sr_rise_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y41         FDRE (Prop_fdre_C_Q)         0.118     3.427 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[0].sr_rise_reg[0][1]/Q
                         net (fo=2, routed)           0.207     3.634    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/adc_par_out[0]_3[3]
    SLICE_X53Y41         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[0].sr_rise_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock BIT_CLK_P[0] rise edge)
                                                      0.000     0.000 r  
    V16                                               0.000     0.000 r  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     0.510     0.510 r  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           2.601     3.112    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.142 r  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         0.885     4.027    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/bit_clk
    SLICE_X53Y41         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[0].sr_rise_reg[0][2]/C
                         clock pessimism             -0.525     3.502    
    SLICE_X53Y41         FDRE (Hold_fdre_C_D)         0.040     3.542    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[0].sr_rise_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -3.542    
                         arrival time                           3.634    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             BIT_CLK_P[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BIT_CLK_P[0] rise@0.000ns - BIT_CLK_P[0] rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.028ns
    Source Clock Delay      (SCD):    3.313ns
    Clock Pessimism Removal (CPR):    0.715ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BIT_CLK_P[0] rise edge)
                                                      0.000     0.000 r  
    V16                                               0.000     0.000 r  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     0.429     0.429 r  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           2.210     2.639    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.665 r  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         0.648     3.313    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X63Y39         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y39         FDRE (Prop_fdre_C_Q)         0.100     3.413 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.055     3.468    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X63Y39         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock BIT_CLK_P[0] rise edge)
                                                      0.000     0.000 r  
    V16                                               0.000     0.000 r  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     0.510     0.510 r  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           2.601     3.112    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.142 r  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         0.886     4.028    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X63Y39         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.715     3.313    
    SLICE_X63Y39         FDRE (Hold_fdre_C_D)         0.047     3.360    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -3.360    
                         arrival time                           3.468    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             BIT_CLK_P[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BIT_CLK_P[0] rise@0.000ns - BIT_CLK_P[0] rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.026ns
    Source Clock Delay      (SCD):    3.310ns
    Clock Pessimism Removal (CPR):    0.716ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BIT_CLK_P[0] rise edge)
                                                      0.000     0.000 r  
    V16                                               0.000     0.000 r  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     0.429     0.429 r  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           2.210     2.639    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.665 r  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         0.645     3.310    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X61Y42         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y42         FDRE (Prop_fdre_C_Q)         0.100     3.410 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.055     3.465    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X61Y42         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock BIT_CLK_P[0] rise edge)
                                                      0.000     0.000 r  
    V16                                               0.000     0.000 r  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     0.510     0.510 r  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           2.601     3.112    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.142 r  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         0.884     4.026    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X61Y42         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism             -0.716     3.310    
    SLICE_X61Y42         FDRE (Hold_fdre_C_D)         0.047     3.357    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -3.357    
                         arrival time                           3.465    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             BIT_CLK_P[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BIT_CLK_P[0] rise@0.000ns - BIT_CLK_P[0] rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.030ns
    Source Clock Delay      (SCD):    3.315ns
    Clock Pessimism Removal (CPR):    0.715ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BIT_CLK_P[0] rise edge)
                                                      0.000     0.000 r  
    V16                                               0.000     0.000 r  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     0.429     0.429 r  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           2.210     2.639    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.665 r  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         0.650     3.315    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X63Y43         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y43         FDRE (Prop_fdre_C_Q)         0.100     3.415 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.055     3.470    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X63Y43         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock BIT_CLK_P[0] rise edge)
                                                      0.000     0.000 r  
    V16                                               0.000     0.000 r  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     0.510     0.510 r  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           2.601     3.112    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.142 r  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         0.888     4.030    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X63Y43         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.715     3.315    
    SLICE_X63Y43         FDRE (Hold_fdre_C_D)         0.047     3.362    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -3.362    
                         arrival time                           3.470    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         BIT_CLK_P[0]
Waveform(ns):       { 0.000 8.334 }
Period(ns):         16.667
Sources:            { BIT_CLK_P[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.183         16.667      14.484     RAMB36_X3Y8    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.600         16.667      15.067     BUFGCTRL_X0Y2  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/I
Min Period        n/a     IDDR/C              n/a            1.249         16.667      15.418     ILOGIC_X1Y8    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/IDDR_FRAME/C
Min Period        n/a     IDDR/C              n/a            1.249         16.667      15.418     ILOGIC_X1Y18   base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[0].IDDR_DATA/C
Min Period        n/a     IDDR/C              n/a            1.249         16.667      15.418     ILOGIC_X1Y16   base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[1].IDDR_DATA/C
Min Period        n/a     IDDR/C              n/a            1.249         16.667      15.418     ILOGIC_X1Y14   base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[2].IDDR_DATA/C
Min Period        n/a     IDDR/C              n/a            1.249         16.667      15.418     ILOGIC_X1Y12   base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[3].IDDR_DATA/C
Min Period        n/a     FDRE/C              n/a            0.750         16.667      15.917     SLICE_X63Y39   base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
Min Period        n/a     FDRE/C              n/a            0.750         16.667      15.917     SLICE_X64Y41   base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
Min Period        n/a     FDRE/C              n/a            0.750         16.667      15.917     SLICE_X63Y43   base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         8.333       7.553      SLICE_X38Y131  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         8.333       7.553      SLICE_X38Y131  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.400         8.333       7.933      SLICE_X61Y39   base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         8.333       7.933      SLICE_X61Y39   base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         8.333       7.933      SLICE_X61Y39   base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         8.333       7.933      SLICE_X54Y40   base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[3].sr_rise_reg[3][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         8.333       7.933      SLICE_X55Y40   base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/adc_par_data_reg3_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         8.333       7.933      SLICE_X55Y40   base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/adc_par_data_reg3_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         8.333       7.933      SLICE_X55Y40   base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/adc_par_data_reg3_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         8.333       7.933      SLICE_X55Y40   base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/adc_par_data_reg3_reg[8]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         8.334       7.554      SLICE_X38Y131  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         8.334       7.554      SLICE_X38Y131  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.350         8.334       7.984      SLICE_X63Y39   base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         8.334       7.984      SLICE_X64Y41   base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         8.334       7.984      SLICE_X63Y43   base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         8.334       7.984      SLICE_X62Y40   base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         8.334       7.984      SLICE_X61Y39   base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         8.334       7.984      SLICE_X62Y40   base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         8.334       7.984      SLICE_X62Y40   base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         8.334       7.984      SLICE_X61Y42   base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C



---------------------------------------------------------------------------------------------------
From Clock:  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
  To Clock:  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/TXOUTCLK  n/a            3.200         16.000      12.800     GTXE2_CHANNEL_X0Y0  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
Min Period        n/a     BUFG/I                  n/a            1.600         16.000      14.400     BUFGCTRL_X0Y23      base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/I
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y4     base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y4     base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y4     base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y4     base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y4     base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y4     base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y4  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y4  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y4  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y4  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.447ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.090ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.447ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/FSM_onehot_txd_rd_cs_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.211ns  (logic 0.308ns (4.271%)  route 6.903ns (95.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.101ns = ( 14.101 - 8.000 ) 
    Source Clock Delay      (SCD):    6.350ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        1.436     6.350    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/rx_axi_clk
    SLICE_X12Y168        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y168        FDRE (Prop_fdre_C_Q)         0.308     6.658 r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/tx_reset_reg/Q
                         net (fo=442, routed)         6.903    13.561    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_reset
    SLICE_X95Y90         FDRE                                         r  base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/FSM_onehot_txd_rd_cs_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928     8.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113     9.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.761    12.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.113    12.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        1.538    14.101    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X95Y90         FDRE                                         r  base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/FSM_onehot_txd_rd_cs_reg[1]/C
                         clock pessimism              0.351    14.452    
                         clock uncertainty           -0.077    14.375    
    SLICE_X95Y90         FDRE (Setup_fdre_C_R)       -0.367    14.008    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/FSM_onehot_txd_rd_cs_reg[1]
  -------------------------------------------------------------------
                         required time                         14.008    
                         arrival time                         -13.561    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.447ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txcl_init_in_prog_dly1_reg/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.211ns  (logic 0.308ns (4.271%)  route 6.903ns (95.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.101ns = ( 14.101 - 8.000 ) 
    Source Clock Delay      (SCD):    6.350ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        1.436     6.350    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/rx_axi_clk
    SLICE_X12Y168        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y168        FDRE (Prop_fdre_C_Q)         0.308     6.658 r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/tx_reset_reg/Q
                         net (fo=442, routed)         6.903    13.561    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_reset
    SLICE_X95Y90         FDSE                                         r  base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txcl_init_in_prog_dly1_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928     8.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113     9.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.761    12.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.113    12.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        1.538    14.101    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X95Y90         FDSE                                         r  base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txcl_init_in_prog_dly1_reg/C
                         clock pessimism              0.351    14.452    
                         clock uncertainty           -0.077    14.375    
    SLICE_X95Y90         FDSE (Setup_fdse_C_S)       -0.367    14.008    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txcl_init_in_prog_dly1_reg
  -------------------------------------------------------------------
                         required time                         14.008    
                         arrival time                         -13.561    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.557ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.102ns  (logic 0.308ns (4.337%)  route 6.794ns (95.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.102ns = ( 14.102 - 8.000 ) 
    Source Clock Delay      (SCD):    6.350ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        1.436     6.350    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/rx_axi_clk
    SLICE_X12Y168        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y168        FDRE (Prop_fdre_C_Q)         0.308     6.658 r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/tx_reset_reg/Q
                         net (fo=442, routed)         6.794    13.452    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_reset
    SLICE_X93Y91         FDRE                                         r  base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928     8.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113     9.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.761    12.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.113    12.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        1.539    14.102    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X93Y91         FDRE                                         r  base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_1_reg[1]/C
                         clock pessimism              0.351    14.453    
                         clock uncertainty           -0.077    14.376    
    SLICE_X93Y91         FDRE (Setup_fdre_C_R)       -0.367    14.009    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_1_reg[1]
  -------------------------------------------------------------------
                         required time                         14.009    
                         arrival time                         -13.452    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.557ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_1_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.102ns  (logic 0.308ns (4.337%)  route 6.794ns (95.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.102ns = ( 14.102 - 8.000 ) 
    Source Clock Delay      (SCD):    6.350ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        1.436     6.350    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/rx_axi_clk
    SLICE_X12Y168        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y168        FDRE (Prop_fdre_C_Q)         0.308     6.658 r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/tx_reset_reg/Q
                         net (fo=442, routed)         6.794    13.452    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_reset
    SLICE_X93Y91         FDRE                                         r  base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_1_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928     8.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113     9.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.761    12.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.113    12.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        1.539    14.102    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X93Y91         FDRE                                         r  base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_1_reg[6]/C
                         clock pessimism              0.351    14.453    
                         clock uncertainty           -0.077    14.376    
    SLICE_X93Y91         FDRE (Setup_fdre_C_R)       -0.367    14.009    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_1_reg[6]
  -------------------------------------------------------------------
                         required time                         14.009    
                         arrival time                         -13.452    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.089ns  (logic 0.308ns (4.345%)  route 6.781ns (95.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.102ns = ( 14.102 - 8.000 ) 
    Source Clock Delay      (SCD):    6.350ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        1.436     6.350    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/rx_axi_clk
    SLICE_X12Y168        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y168        FDRE (Prop_fdre_C_Q)         0.308     6.658 r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/tx_reset_reg/Q
                         net (fo=442, routed)         6.781    13.439    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_reset
    SLICE_X95Y93         FDRE                                         r  base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928     8.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113     9.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.761    12.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.113    12.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        1.539    14.102    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X95Y93         FDRE                                         r  base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_2_reg[0]/C
                         clock pessimism              0.351    14.453    
                         clock uncertainty           -0.077    14.376    
    SLICE_X95Y93         FDRE (Setup_fdre_C_R)       -0.367    14.009    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_2_reg[0]
  -------------------------------------------------------------------
                         required time                         14.009    
                         arrival time                         -13.439    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_2_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.089ns  (logic 0.308ns (4.345%)  route 6.781ns (95.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.102ns = ( 14.102 - 8.000 ) 
    Source Clock Delay      (SCD):    6.350ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        1.436     6.350    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/rx_axi_clk
    SLICE_X12Y168        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y168        FDRE (Prop_fdre_C_Q)         0.308     6.658 r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/tx_reset_reg/Q
                         net (fo=442, routed)         6.781    13.439    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_reset
    SLICE_X95Y93         FDRE                                         r  base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_2_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928     8.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113     9.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.761    12.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.113    12.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        1.539    14.102    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X95Y93         FDRE                                         r  base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_2_reg[2]/C
                         clock pessimism              0.351    14.453    
                         clock uncertainty           -0.077    14.376    
    SLICE_X95Y93         FDRE (Setup_fdre_C_R)       -0.367    14.009    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_2_reg[2]
  -------------------------------------------------------------------
                         required time                         14.009    
                         arrival time                         -13.439    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_2_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.089ns  (logic 0.308ns (4.345%)  route 6.781ns (95.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.102ns = ( 14.102 - 8.000 ) 
    Source Clock Delay      (SCD):    6.350ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        1.436     6.350    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/rx_axi_clk
    SLICE_X12Y168        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y168        FDRE (Prop_fdre_C_Q)         0.308     6.658 r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/tx_reset_reg/Q
                         net (fo=442, routed)         6.781    13.439    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_reset
    SLICE_X95Y93         FDRE                                         r  base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_2_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928     8.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113     9.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.761    12.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.113    12.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        1.539    14.102    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X95Y93         FDRE                                         r  base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_2_reg[3]/C
                         clock pessimism              0.351    14.453    
                         clock uncertainty           -0.077    14.376    
    SLICE_X95Y93         FDRE (Setup_fdre_C_R)       -0.367    14.009    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_2_reg[3]
  -------------------------------------------------------------------
                         required time                         14.009    
                         arrival time                         -13.439    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_2_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.089ns  (logic 0.308ns (4.345%)  route 6.781ns (95.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.102ns = ( 14.102 - 8.000 ) 
    Source Clock Delay      (SCD):    6.350ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        1.436     6.350    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/rx_axi_clk
    SLICE_X12Y168        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y168        FDRE (Prop_fdre_C_Q)         0.308     6.658 r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/tx_reset_reg/Q
                         net (fo=442, routed)         6.781    13.439    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_reset
    SLICE_X95Y93         FDRE                                         r  base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_2_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928     8.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113     9.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.761    12.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.113    12.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        1.539    14.102    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X95Y93         FDRE                                         r  base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_2_reg[4]/C
                         clock pessimism              0.351    14.453    
                         clock uncertainty           -0.077    14.376    
    SLICE_X95Y93         FDRE (Setup_fdre_C_R)       -0.367    14.009    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_2_reg[4]
  -------------------------------------------------------------------
                         required time                         14.009    
                         arrival time                         -13.439    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_2_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.089ns  (logic 0.308ns (4.345%)  route 6.781ns (95.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.102ns = ( 14.102 - 8.000 ) 
    Source Clock Delay      (SCD):    6.350ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        1.436     6.350    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/rx_axi_clk
    SLICE_X12Y168        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y168        FDRE (Prop_fdre_C_Q)         0.308     6.658 r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/tx_reset_reg/Q
                         net (fo=442, routed)         6.781    13.439    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_reset
    SLICE_X95Y93         FDRE                                         r  base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_2_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928     8.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113     9.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.761    12.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.113    12.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        1.539    14.102    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X95Y93         FDRE                                         r  base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_2_reg[5]/C
                         clock pessimism              0.351    14.453    
                         clock uncertainty           -0.077    14.376    
    SLICE_X95Y93         FDRE (Setup_fdre_C_R)       -0.367    14.009    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_2_reg[5]
  -------------------------------------------------------------------
                         required time                         14.009    
                         arrival time                         -13.439    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_2_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.089ns  (logic 0.308ns (4.345%)  route 6.781ns (95.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.102ns = ( 14.102 - 8.000 ) 
    Source Clock Delay      (SCD):    6.350ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        1.436     6.350    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/rx_axi_clk
    SLICE_X12Y168        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y168        FDRE (Prop_fdre_C_Q)         0.308     6.658 r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/tx_reset_reg/Q
                         net (fo=442, routed)         6.781    13.439    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_reset
    SLICE_X95Y93         FDRE                                         r  base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_2_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928     8.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113     9.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.761    12.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.113    12.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        1.539    14.102    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X95Y93         FDRE                                         r  base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_2_reg[7]/C
                         clock pessimism              0.351    14.453    
                         clock uncertainty           -0.077    14.376    
    SLICE_X95Y93         FDRE (Setup_fdre_C_R)       -0.367    14.009    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_2_reg[7]
  -------------------------------------------------------------------
                         required time                         14.009    
                         arrival time                         -13.439    
  -------------------------------------------------------------------
                         slack                                  0.570    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/accum_lower_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[21].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.100ns (47.316%)  route 0.111ns (52.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.933ns
    Source Clock Delay      (SCD):    2.387ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        0.534     2.387    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rx_axi_clk
    SLICE_X43Y154        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/accum_lower_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y154        FDRE (Prop_fdre_C_Q)         0.100     2.487 r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/accum_lower_reg[21]/Q
                         net (fo=2, routed)           0.111     2.598    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[21].RAM64X1D_inst/D
    SLICE_X44Y154        RAMD64E                                      r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[21].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        0.736     2.933    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[21].RAM64X1D_inst/WCLK
    SLICE_X44Y154        RAMD64E                                      r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[21].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.517     2.416    
    SLICE_X44Y154        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132     2.548    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[21].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -2.548    
                         arrival time                           2.598    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_upper_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[58].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.305%)  route 0.099ns (49.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.941ns
    Source Clock Delay      (SCD):    2.399ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        0.546     2.399    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rx_axi_clk
    SLICE_X63Y138        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_upper_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y138        FDRE (Prop_fdre_C_Q)         0.100     2.499 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_upper_reg[26]/Q
                         net (fo=2, routed)           0.099     2.598    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[58].RAM64X1D_inst/D
    SLICE_X64Y138        RAMD64E                                      r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[58].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        0.744     2.941    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[58].RAM64X1D_inst/WCLK
    SLICE_X64Y138        RAMD64E                                      r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[58].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.528     2.413    
    SLICE_X64Y138        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132     2.545    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[58].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -2.545    
                         arrival time                           2.598    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/accum_upper_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[63].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.305%)  route 0.099ns (49.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.935ns
    Source Clock Delay      (SCD):    2.387ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        0.534     2.387    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rx_axi_clk
    SLICE_X39Y158        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/accum_upper_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y158        FDRE (Prop_fdre_C_Q)         0.100     2.487 r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/accum_upper_reg[31]/Q
                         net (fo=2, routed)           0.099     2.586    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[63].RAM64X1D_inst/D
    SLICE_X40Y159        RAMD64E                                      r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[63].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        0.738     2.935    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[63].RAM64X1D_inst/WCLK
    SLICE_X40Y159        RAMD64E                                      r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[63].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.534     2.401    
    SLICE_X40Y159        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132     2.533    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[63].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -2.533    
                         arrival time                           2.586    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_lower_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[14].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.305%)  route 0.099ns (49.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.940ns
    Source Clock Delay      (SCD):    2.398ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        0.545     2.398    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rx_axi_clk
    SLICE_X69Y135        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_lower_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y135        FDRE (Prop_fdre_C_Q)         0.100     2.498 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_lower_reg[14]/Q
                         net (fo=2, routed)           0.099     2.597    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[14].RAM64X1D_inst/D
    SLICE_X70Y135        RAMD64E                                      r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[14].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        0.743     2.940    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[14].RAM64X1D_inst/WCLK
    SLICE_X70Y135        RAMD64E                                      r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[14].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.529     2.411    
    SLICE_X70Y135        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132     2.543    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[14].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -2.543    
                         arrival time                           2.597    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_lower_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[18].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.305%)  route 0.099ns (49.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.940ns
    Source Clock Delay      (SCD):    2.398ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        0.545     2.398    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rx_axi_clk
    SLICE_X69Y136        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_lower_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y136        FDRE (Prop_fdre_C_Q)         0.100     2.498 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_lower_reg[18]/Q
                         net (fo=2, routed)           0.099     2.597    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[18].RAM64X1D_inst/D
    SLICE_X70Y136        RAMD64E                                      r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[18].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        0.743     2.940    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[18].RAM64X1D_inst/WCLK
    SLICE_X70Y136        RAMD64E                                      r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[18].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.529     2.411    
    SLICE_X70Y136        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132     2.543    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[18].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -2.543    
                         arrival time                           2.597    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_upper_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[34].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.305%)  route 0.099ns (49.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.935ns
    Source Clock Delay      (SCD):    2.395ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        0.542     2.395    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rx_axi_clk
    SLICE_X63Y132        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_upper_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y132        FDRE (Prop_fdre_C_Q)         0.100     2.495 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_upper_reg[2]/Q
                         net (fo=2, routed)           0.099     2.594    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[34].RAM64X1D_inst/D
    SLICE_X64Y132        RAMD64E                                      r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[34].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        0.738     2.935    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[34].RAM64X1D_inst/WCLK
    SLICE_X64Y132        RAMD64E                                      r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[34].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.528     2.407    
    SLICE_X64Y132        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132     2.539    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[34].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -2.539    
                         arrival time                           2.594    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/accum_upper_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[61].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.804%)  route 0.101ns (50.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.935ns
    Source Clock Delay      (SCD):    2.387ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        0.534     2.387    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rx_axi_clk
    SLICE_X39Y158        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/accum_upper_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y158        FDRE (Prop_fdre_C_Q)         0.100     2.487 r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/accum_upper_reg[29]/Q
                         net (fo=2, routed)           0.101     2.588    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[61].RAM64X1D_inst/D
    SLICE_X38Y159        RAMD64E                                      r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[61].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        0.738     2.935    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[61].RAM64X1D_inst/WCLK
    SLICE_X38Y159        RAMD64E                                      r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[61].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.534     2.401    
    SLICE_X38Y159        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132     2.533    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[61].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -2.533    
                         arrival time                           2.588    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/txgen/TX_SM1/DATA_REG_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/txgen/TX_SM1/LEN_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.118ns (39.111%)  route 0.184ns (60.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.933ns
    Source Clock Delay      (SCD):    2.402ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        0.549     2.402    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/txgen/TX_SM1/rx_axi_clk
    SLICE_X70Y145        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/txgen/TX_SM1/DATA_REG_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y145        FDRE (Prop_fdre_C_Q)         0.118     2.520 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/txgen/TX_SM1/DATA_REG_reg[0][5]/Q
                         net (fo=2, routed)           0.184     2.704    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/txgen/TX_SM1/DATA_REG_reg[0]_3[5]
    SLICE_X70Y150        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/txgen/TX_SM1/LEN_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        0.736     2.933    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/txgen/TX_SM1/rx_axi_clk
    SLICE_X70Y150        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/txgen/TX_SM1/LEN_reg[13]/C
                         clock pessimism             -0.344     2.589    
    SLICE_X70Y150        FDRE (Hold_fdre_C_D)         0.059     2.648    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/txgen/TX_SM1/LEN_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.648    
                         arrival time                           2.704    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/accum_upper_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[35].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.053%)  route 0.100ns (49.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.937ns
    Source Clock Delay      (SCD):    2.389ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        0.536     2.389    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rx_axi_clk
    SLICE_X39Y151        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/accum_upper_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y151        FDRE (Prop_fdre_C_Q)         0.100     2.489 r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/accum_upper_reg[3]/Q
                         net (fo=2, routed)           0.100     2.589    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[35].RAM64X1D_inst/D
    SLICE_X38Y150        RAMD64E                                      r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[35].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        0.740     2.937    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[35].RAM64X1D_inst/WCLK
    SLICE_X38Y150        RAMD64E                                      r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[35].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.534     2.403    
    SLICE_X38Y150        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.129     2.532    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[35].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -2.532    
                         arrival time                           2.589    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/accum_upper_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[42].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.053%)  route 0.100ns (49.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.936ns
    Source Clock Delay      (SCD):    2.388ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        0.535     2.388    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rx_axi_clk
    SLICE_X39Y153        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/accum_upper_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y153        FDRE (Prop_fdre_C_Q)         0.100     2.488 r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/accum_upper_reg[10]/Q
                         net (fo=2, routed)           0.100     2.588    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[42].RAM64X1D_inst/D
    SLICE_X40Y153        RAMD64E                                      r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[42].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        0.739     2.936    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[42].RAM64X1D_inst/WCLK
    SLICE_X40Y153        RAMD64E                                      r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[42].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.534     2.402    
    SLICE_X40Y153        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.129     2.531    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[42].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -2.531    
                         arrival time                           2.588    
  -------------------------------------------------------------------
                         slack                                  0.057    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         8.000       5.817      RAMB36_X6Y24     base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         8.000       5.817      RAMB36_X6Y25     base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         8.000       5.817      RAMB36_X4Y19     base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         8.000       5.817      RAMB36_X6Y20     base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         8.000       5.817      RAMB36_X6Y16     base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXC_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         8.000       5.817      RAMB36_X5Y17     base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         8.000       5.817      RAMB36_X5Y11     base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXC_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         8.000       5.817      RAMB36_X5Y10     base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.600         8.000       6.400      BUFGCTRL_X0Y20   base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y4  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y4  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X44Y153    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[15].RAM64X1D_inst/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X44Y153    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[15].RAM64X1D_inst/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X44Y153    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[16].RAM64X1D_inst/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X44Y153    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[16].RAM64X1D_inst/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X44Y154    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[20].RAM64X1D_inst/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X44Y154    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[20].RAM64X1D_inst/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X44Y154    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[21].RAM64X1D_inst/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X44Y154    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[21].RAM64X1D_inst/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X42Y149    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[6].RAM64X1D_inst/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X42Y149    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[6].RAM64X1D_inst/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X42Y150    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[0].RAM64X1D_inst/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X42Y150    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[0].RAM64X1D_inst/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X42Y150    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[10].RAM64X1D_inst/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X42Y150    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[10].RAM64X1D_inst/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X42Y152    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[13].RAM64X1D_inst/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X42Y152    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[13].RAM64X1D_inst/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X42Y152    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[14].RAM64X1D_inst/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X42Y152    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[14].RAM64X1D_inst/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X42Y153    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[17].RAM64X1D_inst/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X42Y153    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[17].RAM64X1D_inst/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack       12.812ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.812ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 0.428ns (15.075%)  route 2.411ns (84.925%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.876ns = ( 21.876 - 16.000 ) 
    Source Clock Delay      (SCD):    6.342ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         1.428     6.342    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/userclk
    SLICE_X83Y180        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y180        FDRE (Prop_fdre_C_Q)         0.269     6.611 f  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[7]/Q
                         net (fo=2, routed)           0.554     7.165    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[7]
    SLICE_X82Y180        LUT6 (Prop_lut6_I5_O)        0.053     7.218 f  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.694     7.912    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X84Y182        LUT6 (Prop_lut6_I5_O)        0.053     7.965 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.353     8.319    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X85Y182        LUT2 (Prop_lut2_I0_O)        0.053     8.372 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.810     9.181    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X83Y179        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    16.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928    16.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113    17.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.761    20.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    20.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         1.313    21.876    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/userclk
    SLICE_X83Y179        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[0]/C
                         clock pessimism              0.446    22.322    
                         clock uncertainty           -0.085    22.237    
    SLICE_X83Y179        FDRE (Setup_fdre_C_CE)      -0.244    21.993    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[0]
  -------------------------------------------------------------------
                         required time                         21.993    
                         arrival time                          -9.181    
  -------------------------------------------------------------------
                         slack                                 12.812    

Slack (MET) :             12.812ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 0.428ns (15.075%)  route 2.411ns (84.925%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.876ns = ( 21.876 - 16.000 ) 
    Source Clock Delay      (SCD):    6.342ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         1.428     6.342    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/userclk
    SLICE_X83Y180        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y180        FDRE (Prop_fdre_C_Q)         0.269     6.611 f  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[7]/Q
                         net (fo=2, routed)           0.554     7.165    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[7]
    SLICE_X82Y180        LUT6 (Prop_lut6_I5_O)        0.053     7.218 f  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.694     7.912    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X84Y182        LUT6 (Prop_lut6_I5_O)        0.053     7.965 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.353     8.319    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X85Y182        LUT2 (Prop_lut2_I0_O)        0.053     8.372 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.810     9.181    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X83Y179        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    16.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928    16.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113    17.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.761    20.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    20.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         1.313    21.876    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/userclk
    SLICE_X83Y179        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[1]/C
                         clock pessimism              0.446    22.322    
                         clock uncertainty           -0.085    22.237    
    SLICE_X83Y179        FDRE (Setup_fdre_C_CE)      -0.244    21.993    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[1]
  -------------------------------------------------------------------
                         required time                         21.993    
                         arrival time                          -9.181    
  -------------------------------------------------------------------
                         slack                                 12.812    

Slack (MET) :             12.812ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 0.428ns (15.075%)  route 2.411ns (84.925%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.876ns = ( 21.876 - 16.000 ) 
    Source Clock Delay      (SCD):    6.342ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         1.428     6.342    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/userclk
    SLICE_X83Y180        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y180        FDRE (Prop_fdre_C_Q)         0.269     6.611 f  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[7]/Q
                         net (fo=2, routed)           0.554     7.165    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[7]
    SLICE_X82Y180        LUT6 (Prop_lut6_I5_O)        0.053     7.218 f  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.694     7.912    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X84Y182        LUT6 (Prop_lut6_I5_O)        0.053     7.965 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.353     8.319    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X85Y182        LUT2 (Prop_lut2_I0_O)        0.053     8.372 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.810     9.181    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X83Y179        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    16.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928    16.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113    17.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.761    20.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    20.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         1.313    21.876    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/userclk
    SLICE_X83Y179        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[2]/C
                         clock pessimism              0.446    22.322    
                         clock uncertainty           -0.085    22.237    
    SLICE_X83Y179        FDRE (Setup_fdre_C_CE)      -0.244    21.993    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[2]
  -------------------------------------------------------------------
                         required time                         21.993    
                         arrival time                          -9.181    
  -------------------------------------------------------------------
                         slack                                 12.812    

Slack (MET) :             12.812ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 0.428ns (15.075%)  route 2.411ns (84.925%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.876ns = ( 21.876 - 16.000 ) 
    Source Clock Delay      (SCD):    6.342ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         1.428     6.342    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/userclk
    SLICE_X83Y180        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y180        FDRE (Prop_fdre_C_Q)         0.269     6.611 f  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[7]/Q
                         net (fo=2, routed)           0.554     7.165    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[7]
    SLICE_X82Y180        LUT6 (Prop_lut6_I5_O)        0.053     7.218 f  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.694     7.912    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X84Y182        LUT6 (Prop_lut6_I5_O)        0.053     7.965 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.353     8.319    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X85Y182        LUT2 (Prop_lut2_I0_O)        0.053     8.372 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.810     9.181    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X83Y179        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    16.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928    16.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113    17.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.761    20.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    20.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         1.313    21.876    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/userclk
    SLICE_X83Y179        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[3]/C
                         clock pessimism              0.446    22.322    
                         clock uncertainty           -0.085    22.237    
    SLICE_X83Y179        FDRE (Setup_fdre_C_CE)      -0.244    21.993    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[3]
  -------------------------------------------------------------------
                         required time                         21.993    
                         arrival time                          -9.181    
  -------------------------------------------------------------------
                         slack                                 12.812    

Slack (MET) :             12.847ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.849ns  (logic 0.467ns (16.390%)  route 2.382ns (83.610%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.881ns = ( 21.881 - 16.000 ) 
    Source Clock Delay      (SCD):    6.346ns
    Clock Pessimism Removal (CPR):    0.465ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         1.432     6.346    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/data_sync_reg6
    SLICE_X90Y169        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y169        FDRE (Prop_fdre_C_Q)         0.308     6.654 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           0.558     7.212    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X91Y170        LUT4 (Prop_lut4_I0_O)        0.053     7.265 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_6__0/O
                         net (fo=1, routed)           0.561     7.826    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_6__0_n_0
    SLICE_X91Y171        LUT5 (Prop_lut5_I0_O)        0.053     7.879 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__0/O
                         net (fo=2, routed)           0.585     8.464    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__0_n_0
    SLICE_X91Y171        LUT2 (Prop_lut2_I0_O)        0.053     8.517 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.678     9.195    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X90Y169        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    16.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928    16.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113    17.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.761    20.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    20.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         1.318    21.881    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/data_sync_reg6
    SLICE_X90Y169        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[0]/C
                         clock pessimism              0.465    22.346    
                         clock uncertainty           -0.085    22.261    
    SLICE_X90Y169        FDRE (Setup_fdre_C_CE)      -0.219    22.042    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[0]
  -------------------------------------------------------------------
                         required time                         22.042    
                         arrival time                          -9.195    
  -------------------------------------------------------------------
                         slack                                 12.847    

Slack (MET) :             12.847ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.849ns  (logic 0.467ns (16.390%)  route 2.382ns (83.610%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.881ns = ( 21.881 - 16.000 ) 
    Source Clock Delay      (SCD):    6.346ns
    Clock Pessimism Removal (CPR):    0.465ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         1.432     6.346    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/data_sync_reg6
    SLICE_X90Y169        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y169        FDRE (Prop_fdre_C_Q)         0.308     6.654 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           0.558     7.212    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X91Y170        LUT4 (Prop_lut4_I0_O)        0.053     7.265 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_6__0/O
                         net (fo=1, routed)           0.561     7.826    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_6__0_n_0
    SLICE_X91Y171        LUT5 (Prop_lut5_I0_O)        0.053     7.879 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__0/O
                         net (fo=2, routed)           0.585     8.464    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__0_n_0
    SLICE_X91Y171        LUT2 (Prop_lut2_I0_O)        0.053     8.517 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.678     9.195    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X90Y169        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    16.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928    16.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113    17.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.761    20.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    20.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         1.318    21.881    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/data_sync_reg6
    SLICE_X90Y169        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[1]/C
                         clock pessimism              0.465    22.346    
                         clock uncertainty           -0.085    22.261    
    SLICE_X90Y169        FDRE (Setup_fdre_C_CE)      -0.219    22.042    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[1]
  -------------------------------------------------------------------
                         required time                         22.042    
                         arrival time                          -9.195    
  -------------------------------------------------------------------
                         slack                                 12.847    

Slack (MET) :             12.847ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.849ns  (logic 0.467ns (16.390%)  route 2.382ns (83.610%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.881ns = ( 21.881 - 16.000 ) 
    Source Clock Delay      (SCD):    6.346ns
    Clock Pessimism Removal (CPR):    0.465ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         1.432     6.346    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/data_sync_reg6
    SLICE_X90Y169        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y169        FDRE (Prop_fdre_C_Q)         0.308     6.654 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           0.558     7.212    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X91Y170        LUT4 (Prop_lut4_I0_O)        0.053     7.265 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_6__0/O
                         net (fo=1, routed)           0.561     7.826    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_6__0_n_0
    SLICE_X91Y171        LUT5 (Prop_lut5_I0_O)        0.053     7.879 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__0/O
                         net (fo=2, routed)           0.585     8.464    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__0_n_0
    SLICE_X91Y171        LUT2 (Prop_lut2_I0_O)        0.053     8.517 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.678     9.195    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X90Y169        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    16.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928    16.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113    17.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.761    20.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    20.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         1.318    21.881    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/data_sync_reg6
    SLICE_X90Y169        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[2]/C
                         clock pessimism              0.465    22.346    
                         clock uncertainty           -0.085    22.261    
    SLICE_X90Y169        FDRE (Setup_fdre_C_CE)      -0.219    22.042    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[2]
  -------------------------------------------------------------------
                         required time                         22.042    
                         arrival time                          -9.195    
  -------------------------------------------------------------------
                         slack                                 12.847    

Slack (MET) :             12.847ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.849ns  (logic 0.467ns (16.390%)  route 2.382ns (83.610%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.881ns = ( 21.881 - 16.000 ) 
    Source Clock Delay      (SCD):    6.346ns
    Clock Pessimism Removal (CPR):    0.465ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         1.432     6.346    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/data_sync_reg6
    SLICE_X90Y169        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y169        FDRE (Prop_fdre_C_Q)         0.308     6.654 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           0.558     7.212    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X91Y170        LUT4 (Prop_lut4_I0_O)        0.053     7.265 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_6__0/O
                         net (fo=1, routed)           0.561     7.826    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_6__0_n_0
    SLICE_X91Y171        LUT5 (Prop_lut5_I0_O)        0.053     7.879 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__0/O
                         net (fo=2, routed)           0.585     8.464    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__0_n_0
    SLICE_X91Y171        LUT2 (Prop_lut2_I0_O)        0.053     8.517 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.678     9.195    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X90Y169        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    16.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928    16.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113    17.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.761    20.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    20.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         1.318    21.881    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/data_sync_reg6
    SLICE_X90Y169        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/C
                         clock pessimism              0.465    22.346    
                         clock uncertainty           -0.085    22.261    
    SLICE_X90Y169        FDRE (Setup_fdre_C_CE)      -0.219    22.042    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[3]
  -------------------------------------------------------------------
                         required time                         22.042    
                         arrival time                          -9.195    
  -------------------------------------------------------------------
                         slack                                 12.847    

Slack (MET) :             12.894ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.759ns  (logic 0.428ns (15.512%)  route 2.331ns (84.488%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.877ns = ( 21.877 - 16.000 ) 
    Source Clock Delay      (SCD):    6.341ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         1.427     6.341    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/userclk
    SLICE_X83Y179        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y179        FDRE (Prop_fdre_C_Q)         0.269     6.610 f  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           0.573     7.183    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X82Y180        LUT6 (Prop_lut6_I2_O)        0.053     7.236 f  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.694     7.930    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X84Y182        LUT6 (Prop_lut6_I5_O)        0.053     7.983 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.353     8.337    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X85Y182        LUT2 (Prop_lut2_I0_O)        0.053     8.390 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.710     9.100    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X83Y180        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    16.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928    16.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113    17.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.761    20.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    20.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         1.314    21.877    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/userclk
    SLICE_X83Y180        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[4]/C
                         clock pessimism              0.446    22.323    
                         clock uncertainty           -0.085    22.238    
    SLICE_X83Y180        FDRE (Setup_fdre_C_CE)      -0.244    21.994    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[4]
  -------------------------------------------------------------------
                         required time                         21.994    
                         arrival time                          -9.100    
  -------------------------------------------------------------------
                         slack                                 12.894    

Slack (MET) :             12.894ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.759ns  (logic 0.428ns (15.512%)  route 2.331ns (84.488%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.877ns = ( 21.877 - 16.000 ) 
    Source Clock Delay      (SCD):    6.341ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         1.427     6.341    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/userclk
    SLICE_X83Y179        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y179        FDRE (Prop_fdre_C_Q)         0.269     6.610 f  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           0.573     7.183    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X82Y180        LUT6 (Prop_lut6_I2_O)        0.053     7.236 f  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.694     7.930    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X84Y182        LUT6 (Prop_lut6_I5_O)        0.053     7.983 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.353     8.337    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X85Y182        LUT2 (Prop_lut2_I0_O)        0.053     8.390 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.710     9.100    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X83Y180        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    16.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928    16.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113    17.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.761    20.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    20.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         1.314    21.877    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/userclk
    SLICE_X83Y180        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]/C
                         clock pessimism              0.446    22.323    
                         clock uncertainty           -0.085    22.238    
    SLICE_X83Y180        FDRE (Setup_fdre_C_CE)      -0.244    21.994    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]
  -------------------------------------------------------------------
                         required time                         21.994    
                         arrival time                          -9.100    
  -------------------------------------------------------------------
                         slack                                 12.894    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_int_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXDATA[6]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.100ns (25.015%)  route 0.300ns (74.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.153ns
    Source Clock Delay      (SCD):    2.412ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         0.559     2.412    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/userclk
    SLICE_X100Y166       FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_int_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y166       FDRE (Prop_fdre_C_Q)         0.100     2.512 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_int_reg[6]/Q
                         net (fo=1, routed)           0.300     2.812    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/Q[6]
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXDATA[6]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         0.956     3.153    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/userclk
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXUSRCLK2
                         clock pessimism             -0.534     2.619    
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL (Hold_gtxe2_channel_TXUSRCLK2_TXDATA[6])
                                                      0.078     2.697    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i
  -------------------------------------------------------------------
                         required time                         -2.697    
                         arrival time                           2.812    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXMCOMMAALIGNEN
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.091ns (21.821%)  route 0.326ns (78.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.159ns
    Source Clock Delay      (SCD):    2.417ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         0.564     2.417    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6_0
    SLICE_X101Y154       FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y154       FDPE (Prop_fdpe_C_Q)         0.091     2.508 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/Q
                         net (fo=2, routed)           0.326     2.834    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/reset_out
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXMCOMMAALIGNEN
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         0.962     3.159    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/data_sync_reg1
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXUSRCLK2
                         clock pessimism             -0.534     2.625    
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL (Hold_gtxe2_channel_RXUSRCLK2_RXMCOMMAALIGNEN)
                                                      0.081     2.706    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i
  -------------------------------------------------------------------
                         required time                         -2.706    
                         arrival time                           2.834    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXPCOMMAALIGNEN
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.091ns (21.821%)  route 0.326ns (78.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.159ns
    Source Clock Delay      (SCD):    2.417ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         0.564     2.417    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6_0
    SLICE_X101Y154       FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y154       FDPE (Prop_fdpe_C_Q)         0.091     2.508 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/Q
                         net (fo=2, routed)           0.326     2.834    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/reset_out
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXPCOMMAALIGNEN
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         0.962     3.159    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/data_sync_reg1
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXUSRCLK2
                         clock pessimism             -0.534     2.625    
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL (Hold_gtxe2_channel_RXUSRCLK2_RXPCOMMAALIGNEN)
                                                      0.081     2.706    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i
  -------------------------------------------------------------------
                         required time                         -2.706    
                         arrival time                           2.834    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXDATA[13]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.091ns (24.055%)  route 0.287ns (75.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.160ns
    Source Clock Delay      (SCD):    2.417ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         0.564     2.417    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X100Y154       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y154       FDRE (Prop_fdre_C_Q)         0.091     2.508 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[13]/Q
                         net (fo=1, routed)           0.287     2.795    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/Q[13]
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXDATA[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         0.963     3.160    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/data_sync_reg1
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXUSRCLK2
                         clock pessimism             -0.534     2.626    
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL (Hold_gtxe2_channel_TXUSRCLK2_TXDATA[13])
                                                      0.040     2.666    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i
  -------------------------------------------------------------------
                         required time                         -2.666    
                         arrival time                           2.795    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txpowerdown_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXELECIDLE
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.100ns (23.935%)  route 0.318ns (76.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.160ns
    Source Clock Delay      (SCD):    2.417ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         0.564     2.417    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X100Y155       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txpowerdown_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y155       FDRE (Prop_fdre_C_Q)         0.100     2.517 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txpowerdown_reg/Q
                         net (fo=3, routed)           0.318     2.835    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/TXPD[0]
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXELECIDLE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         0.963     3.160    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/data_sync_reg1
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXUSRCLK2
                         clock pessimism             -0.534     2.626    
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL (Hold_gtxe2_channel_TXUSRCLK2_TXELECIDLE)
                                                      0.078     2.704    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i
  -------------------------------------------------------------------
                         required time                         -2.704    
                         arrival time                           2.835    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXDATA[1]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.107ns (26.907%)  route 0.291ns (73.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.153ns
    Source Clock Delay      (SCD):    2.410ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         0.557     2.410    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/userclk
    SLICE_X98Y168        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y168        FDRE (Prop_fdre_C_Q)         0.107     2.517 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_int_reg[1]/Q
                         net (fo=1, routed)           0.291     2.808    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/Q[1]
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXDATA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         0.956     3.153    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/userclk
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXUSRCLK2
                         clock pessimism             -0.517     2.636    
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL (Hold_gtxe2_channel_TXUSRCLK2_TXDATA[1])
                                                      0.040     2.676    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i
  -------------------------------------------------------------------
                         required time                         -2.676    
                         arrival time                           2.808    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXDATA[2]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.107ns (26.753%)  route 0.293ns (73.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.153ns
    Source Clock Delay      (SCD):    2.410ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         0.557     2.410    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/userclk
    SLICE_X98Y168        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y168        FDRE (Prop_fdre_C_Q)         0.107     2.517 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_int_reg[2]/Q
                         net (fo=1, routed)           0.293     2.810    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/Q[2]
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXDATA[2]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         0.956     3.153    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/userclk
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXUSRCLK2
                         clock pessimism             -0.517     2.636    
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL (Hold_gtxe2_channel_TXUSRCLK2_TXDATA[2])
                                                      0.042     2.678    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i
  -------------------------------------------------------------------
                         required time                         -2.678    
                         arrival time                           2.810    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXDATA[15]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.091ns (23.547%)  route 0.295ns (76.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.160ns
    Source Clock Delay      (SCD):    2.417ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         0.564     2.417    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X100Y154       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y154       FDRE (Prop_fdre_C_Q)         0.091     2.508 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]/Q
                         net (fo=1, routed)           0.295     2.803    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/Q[15]
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXDATA[15]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         0.963     3.160    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/data_sync_reg1
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXUSRCLK2
                         clock pessimism             -0.534     2.626    
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL (Hold_gtxe2_channel_TXUSRCLK2_TXDATA[15])
                                                      0.042     2.668    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i
  -------------------------------------------------------------------
                         required time                         -2.668    
                         arrival time                           2.803    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXDATA[5]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.107ns (26.732%)  route 0.293ns (73.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.153ns
    Source Clock Delay      (SCD):    2.410ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         0.557     2.410    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/userclk
    SLICE_X98Y168        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y168        FDRE (Prop_fdre_C_Q)         0.107     2.517 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_int_reg[5]/Q
                         net (fo=1, routed)           0.293     2.810    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/Q[5]
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXDATA[5]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         0.956     3.153    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/userclk
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXUSRCLK2
                         clock pessimism             -0.517     2.636    
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL (Hold_gtxe2_channel_TXUSRCLK2_TXDATA[5])
                                                      0.034     2.670    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i
  -------------------------------------------------------------------
                         required time                         -2.670    
                         arrival time                           2.810    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_int_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXDATA[10]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.100ns (22.623%)  route 0.342ns (77.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.153ns
    Source Clock Delay      (SCD):    2.413ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         0.560     2.413    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/userclk
    SLICE_X96Y165        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_int_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y165        FDRE (Prop_fdre_C_Q)         0.100     2.513 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_int_reg[10]/Q
                         net (fo=1, routed)           0.342     2.855    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/Q[10]
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXDATA[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         0.956     3.153    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/userclk
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXUSRCLK2
                         clock pessimism             -0.517     2.636    
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL (Hold_gtxe2_channel_TXUSRCLK2_TXDATA[10])
                                                      0.078     2.714    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i
  -------------------------------------------------------------------
                         required time                         -2.714    
                         arrival time                           2.855    
  -------------------------------------------------------------------
                         slack                                  0.141    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            4.000         16.000      12.000     GTXE2_CHANNEL_X0Y1  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            4.000         16.000      12.000     GTXE2_CHANNEL_X0Y1  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            4.000         16.000      12.000     GTXE2_CHANNEL_X0Y1  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            4.000         16.000      12.000     GTXE2_CHANNEL_X0Y1  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            4.000         16.000      12.000     GTXE2_CHANNEL_X0Y0  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            4.000         16.000      12.000     GTXE2_CHANNEL_X0Y0  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            4.000         16.000      12.000     GTXE2_CHANNEL_X0Y0  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            4.000         16.000      12.000     GTXE2_CHANNEL_X0Y0  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXUSRCLK2
Min Period        n/a     BUFG/I                   n/a            1.600         16.000      14.400     BUFGCTRL_X0Y18      base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/I
Min Period        n/a     MMCME2_ADV/CLKOUT1       n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y4     base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
Max Period        n/a     MMCME2_ADV/CLKOUT1       n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y4     base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         8.000       7.600      SLICE_X78Y166       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         8.000       7.600      SLICE_X78Y166       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg3/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         8.000       7.600      SLICE_X78Y166       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg5/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         8.000       7.600      SLICE_X78Y166       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxpowerdown_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         8.000       7.600      SLICE_X100Y171      base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxdata_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         8.000       7.600      SLICE_X100Y171      base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxdata_reg_reg[4]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         8.000       7.600      SLICE_X100Y171      base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxdata_reg_reg[5]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         8.000       7.600      SLICE_X100Y171      base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxdata_reg_reg[6]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         8.000       7.600      SLICE_X101Y171      base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxdisperr_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         8.000       7.600      SLICE_X101Y171      base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxnotintable_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         8.000       7.650      SLICE_X91Y180       base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         8.000       7.650      SLICE_X91Y178       base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         8.000       7.650      SLICE_X91Y178       base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[5]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         8.000       7.650      SLICE_X91Y178       base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         8.000       7.650      SLICE_X91Y178       base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[7]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         8.000       7.650      SLICE_X86Y182       base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         8.000       7.650      SLICE_X86Y182       base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         8.000       7.650      SLICE_X86Y182       base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg3/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         8.000       7.650      SLICE_X86Y182       base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg4/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         8.000       7.650      SLICE_X86Y182       base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg5/C



---------------------------------------------------------------------------------------------------
From Clock:  base_mb_i/clk_wiz_0/inst/clk_in1
  To Clock:  base_mb_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         base_mb_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { base_mb_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y1  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y1  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y1  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y1  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y1  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y1  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_10_base_mb_clk_wiz_0_0
  To Clock:  clk_10_base_mb_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_10_base_mb_clk_wiz_0_0
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.600         16.000      14.400     BUFGCTRL_X0Y10   base_mb_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y1  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            0.700         16.000      15.300     SLICE_X56Y60     base_mb_i/elapsed_time_gen_0/inst/one_pps_sync10_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y1  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.350         8.000       7.650      SLICE_X56Y60     base_mb_i/elapsed_time_gen_0/inst/one_pps_sync10_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         8.000       7.650      SLICE_X56Y60     base_mb_i/elapsed_time_gen_0/inst/one_pps_sync10_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         8.000       7.650      SLICE_X56Y60     base_mb_i/elapsed_time_gen_0/inst/one_pps_sync10_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         8.000       7.650      SLICE_X56Y60     base_mb_i/elapsed_time_gen_0/inst/one_pps_sync10_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_320_base_mb_clk_wiz_0_0
  To Clock:  clk_320_base_mb_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.600ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.600ns  (required time - arrival time)
  Source:                 base_mb_i/flash_control_0/inst/hs_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            base_mb_i/flash_control_0/inst/ODDR_FLASH/D2
                            (rising edge-triggered cell ODDR clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_320_base_mb_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk_320_base_mb_clk_wiz_0_0 rise@3.200ns - clk_320_base_mb_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.994ns  (logic 0.457ns (22.919%)  route 1.537ns (77.081%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.853ns = ( 5.053 - 3.200 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.772     1.772    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.893    -2.121 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -0.118    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         1.903     1.905    base_mb_i/flash_control_0/inst/hs_clk
    SLICE_X106Y42        FDRE                                         r  base_mb_i/flash_control_0/inst/hs_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y42        FDRE (Prop_fdre_C_Q)         0.246     2.151 f  base_mb_i/flash_control_0/inst/hs_count_reg[1]/Q
                         net (fo=5, routed)           0.395     2.546    base_mb_i/flash_control_0/inst/hs_count_reg__0[1]
    SLICE_X107Y42        LUT6 (Prop_lut6_I2_O)        0.158     2.704 r  base_mb_i/flash_control_0/inst/ODDR_FLASH_i_3/O
                         net (fo=2, routed)           0.446     3.151    base_mb_i/flash_control_0/inst/ODDR_FLASH_i_3_n_0
    SLICE_X109Y42        LUT4 (Prop_lut4_I0_O)        0.053     3.204 r  base_mb_i/flash_control_0/inst/ODDR_FLASH_i_2/O
                         net (fo=1, routed)           0.695     3.899    base_mb_i/flash_control_0/inst/pulse_f
    OLOGIC_X1Y28         ODDR                                         r  base_mb_i/flash_control_0/inst/ODDR_FLASH/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      3.200     3.200 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     3.200 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.642     4.842    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.659     1.183 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.906     3.089    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     3.202 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         1.851     5.053    base_mb_i/flash_control_0/inst/hs_clk
    OLOGIC_X1Y28         ODDR                                         r  base_mb_i/flash_control_0/inst/ODDR_FLASH/C
                         clock pessimism              0.086     5.139    
                         clock uncertainty           -0.071     5.068    
    OLOGIC_X1Y28         ODDR (Setup_oddr_C_D2)      -0.569     4.499    base_mb_i/flash_control_0/inst/ODDR_FLASH
  -------------------------------------------------------------------
                         required time                          4.499    
                         arrival time                          -3.899    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.799ns  (required time - arrival time)
  Source:                 base_mb_i/flash_control_0/inst/hs_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            base_mb_i/flash_control_0/inst/ODDR_FLASH/D1
                            (rising edge-triggered cell ODDR clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_320_base_mb_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk_320_base_mb_clk_wiz_0_0 rise@3.200ns - clk_320_base_mb_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.788ns  (logic 0.457ns (25.560%)  route 1.331ns (74.440%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.853ns = ( 5.053 - 3.200 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.772     1.772    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.893    -2.121 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -0.118    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         1.903     1.905    base_mb_i/flash_control_0/inst/hs_clk
    SLICE_X106Y42        FDRE                                         r  base_mb_i/flash_control_0/inst/hs_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y42        FDRE (Prop_fdre_C_Q)         0.246     2.151 f  base_mb_i/flash_control_0/inst/hs_count_reg[1]/Q
                         net (fo=5, routed)           0.395     2.546    base_mb_i/flash_control_0/inst/hs_count_reg__0[1]
    SLICE_X107Y42        LUT6 (Prop_lut6_I2_O)        0.158     2.704 r  base_mb_i/flash_control_0/inst/ODDR_FLASH_i_3/O
                         net (fo=2, routed)           0.352     3.056    base_mb_i/flash_control_0/inst/ODDR_FLASH_i_3_n_0
    SLICE_X109Y40        LUT2 (Prop_lut2_I0_O)        0.053     3.109 r  base_mb_i/flash_control_0/inst/ODDR_FLASH_i_1/O
                         net (fo=1, routed)           0.584     3.693    base_mb_i/flash_control_0/inst/ODDR_FLASH_i_1_n_0
    OLOGIC_X1Y28         ODDR                                         r  base_mb_i/flash_control_0/inst/ODDR_FLASH/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      3.200     3.200 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     3.200 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.642     4.842    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.659     1.183 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.906     3.089    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     3.202 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         1.851     5.053    base_mb_i/flash_control_0/inst/hs_clk
    OLOGIC_X1Y28         ODDR                                         r  base_mb_i/flash_control_0/inst/ODDR_FLASH/C
                         clock pessimism              0.086     5.139    
                         clock uncertainty           -0.071     5.068    
    OLOGIC_X1Y28         ODDR (Setup_oddr_C_D1)      -0.576     4.492    base_mb_i/flash_control_0/inst/ODDR_FLASH
  -------------------------------------------------------------------
                         required time                          4.492    
                         arrival time                          -3.693    
  -------------------------------------------------------------------
                         slack                                  0.799    

Slack (MET) :             1.054ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/hold_ET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_320_base_mb_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk_320_base_mb_clk_wiz_0_0 rise@3.200ns - clk_320_base_mb_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.930ns  (logic 0.361ns (18.703%)  route 1.569ns (81.297%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.670ns = ( 4.870 - 3.200 ) 
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.772     1.772    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.893    -2.121 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -0.118    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         1.581     1.583    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_clk
    SLICE_X54Y65         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/hold_ET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y65         FDRE (Prop_fdre_C_Q)         0.308     1.891 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/hold_ET_reg/Q
                         net (fo=3, routed)           1.018     2.909    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hold_ET
    SLICE_X57Y52         LUT2 (Prop_lut2_I0_O)        0.053     2.962 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held[31]_i_1/O
                         net (fo=32, routed)          0.551     3.513    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_load
    SLICE_X55Y45         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      3.200     3.200 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     3.200 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.642     4.842    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.659     1.183 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.906     3.089    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     3.202 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         1.668     4.870    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_clk
    SLICE_X55Y45         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[0]/C
                         clock pessimism              0.012     4.882    
                         clock uncertainty           -0.071     4.811    
    SLICE_X55Y45         FDRE (Setup_fdre_C_CE)      -0.244     4.567    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[0]
  -------------------------------------------------------------------
                         required time                          4.567    
                         arrival time                          -3.513    
  -------------------------------------------------------------------
                         slack                                  1.054    

Slack (MET) :             1.054ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/hold_ET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_320_base_mb_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk_320_base_mb_clk_wiz_0_0 rise@3.200ns - clk_320_base_mb_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.930ns  (logic 0.361ns (18.703%)  route 1.569ns (81.297%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.670ns = ( 4.870 - 3.200 ) 
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.772     1.772    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.893    -2.121 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -0.118    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         1.581     1.583    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_clk
    SLICE_X54Y65         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/hold_ET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y65         FDRE (Prop_fdre_C_Q)         0.308     1.891 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/hold_ET_reg/Q
                         net (fo=3, routed)           1.018     2.909    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hold_ET
    SLICE_X57Y52         LUT2 (Prop_lut2_I0_O)        0.053     2.962 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held[31]_i_1/O
                         net (fo=32, routed)          0.551     3.513    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_load
    SLICE_X55Y45         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      3.200     3.200 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     3.200 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.642     4.842    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.659     1.183 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.906     3.089    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     3.202 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         1.668     4.870    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_clk
    SLICE_X55Y45         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[24]/C
                         clock pessimism              0.012     4.882    
                         clock uncertainty           -0.071     4.811    
    SLICE_X55Y45         FDRE (Setup_fdre_C_CE)      -0.244     4.567    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[24]
  -------------------------------------------------------------------
                         required time                          4.567    
                         arrival time                          -3.513    
  -------------------------------------------------------------------
                         slack                                  1.054    

Slack (MET) :             1.054ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/hold_ET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_320_base_mb_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk_320_base_mb_clk_wiz_0_0 rise@3.200ns - clk_320_base_mb_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.930ns  (logic 0.361ns (18.703%)  route 1.569ns (81.297%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.670ns = ( 4.870 - 3.200 ) 
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.772     1.772    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.893    -2.121 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -0.118    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         1.581     1.583    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_clk
    SLICE_X54Y65         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/hold_ET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y65         FDRE (Prop_fdre_C_Q)         0.308     1.891 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/hold_ET_reg/Q
                         net (fo=3, routed)           1.018     2.909    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hold_ET
    SLICE_X57Y52         LUT2 (Prop_lut2_I0_O)        0.053     2.962 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held[31]_i_1/O
                         net (fo=32, routed)          0.551     3.513    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_load
    SLICE_X55Y45         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      3.200     3.200 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     3.200 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.642     4.842    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.659     1.183 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.906     3.089    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     3.202 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         1.668     4.870    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_clk
    SLICE_X55Y45         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[25]/C
                         clock pessimism              0.012     4.882    
                         clock uncertainty           -0.071     4.811    
    SLICE_X55Y45         FDRE (Setup_fdre_C_CE)      -0.244     4.567    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[25]
  -------------------------------------------------------------------
                         required time                          4.567    
                         arrival time                          -3.513    
  -------------------------------------------------------------------
                         slack                                  1.054    

Slack (MET) :             1.054ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/hold_ET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_320_base_mb_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk_320_base_mb_clk_wiz_0_0 rise@3.200ns - clk_320_base_mb_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.930ns  (logic 0.361ns (18.703%)  route 1.569ns (81.297%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.670ns = ( 4.870 - 3.200 ) 
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.772     1.772    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.893    -2.121 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -0.118    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         1.581     1.583    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_clk
    SLICE_X54Y65         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/hold_ET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y65         FDRE (Prop_fdre_C_Q)         0.308     1.891 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/hold_ET_reg/Q
                         net (fo=3, routed)           1.018     2.909    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hold_ET
    SLICE_X57Y52         LUT2 (Prop_lut2_I0_O)        0.053     2.962 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held[31]_i_1/O
                         net (fo=32, routed)          0.551     3.513    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_load
    SLICE_X55Y45         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      3.200     3.200 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     3.200 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.642     4.842    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.659     1.183 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.906     3.089    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     3.202 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         1.668     4.870    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_clk
    SLICE_X55Y45         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[26]/C
                         clock pessimism              0.012     4.882    
                         clock uncertainty           -0.071     4.811    
    SLICE_X55Y45         FDRE (Setup_fdre_C_CE)      -0.244     4.567    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[26]
  -------------------------------------------------------------------
                         required time                          4.567    
                         arrival time                          -3.513    
  -------------------------------------------------------------------
                         slack                                  1.054    

Slack (MET) :             1.054ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/hold_ET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_320_base_mb_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk_320_base_mb_clk_wiz_0_0 rise@3.200ns - clk_320_base_mb_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.930ns  (logic 0.361ns (18.703%)  route 1.569ns (81.297%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.670ns = ( 4.870 - 3.200 ) 
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.772     1.772    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.893    -2.121 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -0.118    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         1.581     1.583    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_clk
    SLICE_X54Y65         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/hold_ET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y65         FDRE (Prop_fdre_C_Q)         0.308     1.891 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/hold_ET_reg/Q
                         net (fo=3, routed)           1.018     2.909    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hold_ET
    SLICE_X57Y52         LUT2 (Prop_lut2_I0_O)        0.053     2.962 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held[31]_i_1/O
                         net (fo=32, routed)          0.551     3.513    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_load
    SLICE_X55Y45         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      3.200     3.200 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     3.200 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.642     4.842    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.659     1.183 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.906     3.089    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     3.202 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         1.668     4.870    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_clk
    SLICE_X55Y45         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[2]/C
                         clock pessimism              0.012     4.882    
                         clock uncertainty           -0.071     4.811    
    SLICE_X55Y45         FDRE (Setup_fdre_C_CE)      -0.244     4.567    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[2]
  -------------------------------------------------------------------
                         required time                          4.567    
                         arrival time                          -3.513    
  -------------------------------------------------------------------
                         slack                                  1.054    

Slack (MET) :             1.054ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/hold_ET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_320_base_mb_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk_320_base_mb_clk_wiz_0_0 rise@3.200ns - clk_320_base_mb_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.930ns  (logic 0.361ns (18.703%)  route 1.569ns (81.297%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.670ns = ( 4.870 - 3.200 ) 
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.772     1.772    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.893    -2.121 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -0.118    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         1.581     1.583    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_clk
    SLICE_X54Y65         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/hold_ET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y65         FDRE (Prop_fdre_C_Q)         0.308     1.891 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/hold_ET_reg/Q
                         net (fo=3, routed)           1.018     2.909    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hold_ET
    SLICE_X57Y52         LUT2 (Prop_lut2_I0_O)        0.053     2.962 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held[31]_i_1/O
                         net (fo=32, routed)          0.551     3.513    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_load
    SLICE_X55Y45         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      3.200     3.200 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     3.200 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.642     4.842    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.659     1.183 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.906     3.089    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     3.202 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         1.668     4.870    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_clk
    SLICE_X55Y45         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[8]/C
                         clock pessimism              0.012     4.882    
                         clock uncertainty           -0.071     4.811    
    SLICE_X55Y45         FDRE (Setup_fdre_C_CE)      -0.244     4.567    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[8]
  -------------------------------------------------------------------
                         required time                          4.567    
                         arrival time                          -3.513    
  -------------------------------------------------------------------
                         slack                                  1.054    

Slack (MET) :             1.066ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/hold_ET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_320_base_mb_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk_320_base_mb_clk_wiz_0_0 rise@3.200ns - clk_320_base_mb_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.941ns  (logic 0.361ns (18.595%)  route 1.580ns (81.405%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.668ns = ( 4.868 - 3.200 ) 
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.772     1.772    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.893    -2.121 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -0.118    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         1.581     1.583    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_clk
    SLICE_X54Y65         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/hold_ET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y65         FDRE (Prop_fdre_C_Q)         0.308     1.891 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/hold_ET_reg/Q
                         net (fo=3, routed)           1.018     2.909    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hold_ET
    SLICE_X57Y52         LUT2 (Prop_lut2_I0_O)        0.053     2.962 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held[31]_i_1/O
                         net (fo=32, routed)          0.562     3.524    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_load
    SLICE_X58Y45         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      3.200     3.200 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     3.200 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.642     4.842    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.659     1.183 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.906     3.089    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     3.202 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         1.666     4.868    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_clk
    SLICE_X58Y45         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[29]/C
                         clock pessimism              0.012     4.880    
                         clock uncertainty           -0.071     4.809    
    SLICE_X58Y45         FDRE (Setup_fdre_C_CE)      -0.219     4.590    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[29]
  -------------------------------------------------------------------
                         required time                          4.590    
                         arrival time                          -3.524    
  -------------------------------------------------------------------
                         slack                                  1.066    

Slack (MET) :             1.097ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/hold_ET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_320_base_mb_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk_320_base_mb_clk_wiz_0_0 rise@3.200ns - clk_320_base_mb_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.885ns  (logic 0.361ns (19.148%)  route 1.524ns (80.852%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.668ns = ( 4.868 - 3.200 ) 
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.772     1.772    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.893    -2.121 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -0.118    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         1.581     1.583    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_clk
    SLICE_X54Y65         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/hold_ET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y65         FDRE (Prop_fdre_C_Q)         0.308     1.891 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/hold_ET_reg/Q
                         net (fo=3, routed)           1.018     2.909    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hold_ET
    SLICE_X57Y52         LUT2 (Prop_lut2_I0_O)        0.053     2.962 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held[31]_i_1/O
                         net (fo=32, routed)          0.506     3.468    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_load
    SLICE_X57Y46         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      3.200     3.200 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     3.200 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.642     4.842    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.659     1.183 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.906     3.089    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     3.202 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         1.666     4.868    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_clk
    SLICE_X57Y46         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[5]/C
                         clock pessimism              0.012     4.880    
                         clock uncertainty           -0.071     4.809    
    SLICE_X57Y46         FDRE (Setup_fdre_C_CE)      -0.244     4.565    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[5]
  -------------------------------------------------------------------
                         required time                          4.565    
                         arrival time                          -3.468    
  -------------------------------------------------------------------
                         slack                                  1.097    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_320_base_mb_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_320_base_mb_clk_wiz_0_0 rise@0.000ns - clk_320_base_mb_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.118ns (38.413%)  route 0.189ns (61.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.886ns
    Source Clock Delay      (SCD):    0.647ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.648     0.648    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.420    -0.772 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.748    -0.024    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         0.645     0.647    base_mb_i/elapsed_time_gen_0/inst/clk_320
    SLICE_X58Y46         FDRE                                         r  base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y46         FDRE (Prop_fdre_C_Q)         0.118     0.765 r  base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[2]/Q
                         net (fo=1, routed)           0.189     0.954    base_mb_i/maroc_dc_0/inst/USR_LOGIC/elapsed_time[2]
    SLICE_X55Y45         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.877     0.877    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.716    -0.839 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.811    -0.028    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         0.884     0.886    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_clk
    SLICE_X55Y45         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[2]/C
                         clock pessimism             -0.048     0.838    
    SLICE_X55Y45         FDRE (Hold_fdre_C_D)         0.047     0.885    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_320_base_mb_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_320_base_mb_clk_wiz_0_0 rise@0.000ns - clk_320_base_mb_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.100ns (32.595%)  route 0.207ns (67.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.648     0.648    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.420    -0.772 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.748    -0.024    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         0.594     0.596    base_mb_i/elapsed_time_gen_0/inst/clk_320
    SLICE_X56Y52         FDRE                                         r  base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y52         FDRE (Prop_fdre_C_Q)         0.100     0.696 r  base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[24]/Q
                         net (fo=2, routed)           0.207     0.903    base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[24]
    SLICE_X55Y50         FDRE                                         r  base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.877     0.877    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.716    -0.839 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.811    -0.028    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         0.813     0.815    base_mb_i/elapsed_time_gen_0/inst/clk_320
    SLICE_X55Y50         FDRE                                         r  base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[24]/C
                         clock pessimism             -0.028     0.787    
    SLICE_X55Y50         FDRE (Hold_fdre_C_D)         0.038     0.825    base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.825    
                         arrival time                           0.903    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_320_base_mb_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_320_base_mb_clk_wiz_0_0 rise@0.000ns - clk_320_base_mb_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.100ns (25.149%)  route 0.298ns (74.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.886ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.648     0.648    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.420    -0.772 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.748    -0.024    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         0.594     0.596    base_mb_i/elapsed_time_gen_0/inst/clk_320
    SLICE_X55Y50         FDRE                                         r  base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDRE (Prop_fdre_C_Q)         0.100     0.696 r  base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[24]/Q
                         net (fo=1, routed)           0.298     0.994    base_mb_i/maroc_dc_0/inst/USR_LOGIC/elapsed_time[24]
    SLICE_X55Y45         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.877     0.877    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.716    -0.839 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.811    -0.028    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         0.884     0.886    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_clk
    SLICE_X55Y45         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[24]/C
                         clock pessimism             -0.028     0.858    
    SLICE_X55Y45         FDRE (Hold_fdre_C_D)         0.036     0.894    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           0.994    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/S0/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/S0/sreg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_320_base_mb_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_320_base_mb_clk_wiz_0_0 rise@0.000ns - clk_320_base_mb_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.648     0.648    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.420    -0.772 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.748    -0.024    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         0.594     0.596    base_mb_i/maroc_dc_0/inst/USR_LOGIC/S0/ET_clk
    SLICE_X53Y91         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/S0/sreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.100     0.696 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/S0/sreg_reg[0]/Q
                         net (fo=1, routed)           0.055     0.751    base_mb_i/maroc_dc_0/inst/USR_LOGIC/S0/sreg[0]
    SLICE_X53Y91         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/S0/sreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.877     0.877    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.716    -0.839 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.811    -0.028    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         0.813     0.815    base_mb_i/maroc_dc_0/inst/USR_LOGIC/S0/ET_clk
    SLICE_X53Y91         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/S0/sreg_reg[1]/C
                         clock pessimism             -0.219     0.596    
    SLICE_X53Y91         FDRE (Hold_fdre_C_D)         0.047     0.643    base_mb_i/maroc_dc_0/inst/USR_LOGIC/S0/sreg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.643    
                         arrival time                           0.751    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_320_base_mb_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_320_base_mb_clk_wiz_0_0 rise@0.000ns - clk_320_base_mb_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.100ns (29.101%)  route 0.244ns (70.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.648     0.648    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.420    -0.772 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.748    -0.024    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         0.593     0.595    base_mb_i/elapsed_time_gen_0/inst/clk_320
    SLICE_X56Y53         FDRE                                         r  base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y53         FDRE (Prop_fdre_C_Q)         0.100     0.695 r  base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[28]/Q
                         net (fo=2, routed)           0.244     0.939    base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[28]
    SLICE_X55Y50         FDRE                                         r  base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.877     0.877    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.716    -0.839 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.811    -0.028    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         0.813     0.815    base_mb_i/elapsed_time_gen_0/inst/clk_320
    SLICE_X55Y50         FDRE                                         r  base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[28]/C
                         clock pessimism             -0.028     0.787    
    SLICE_X55Y50         FDRE (Hold_fdre_C_D)         0.043     0.830    base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.830    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/S0/one_pipeline.sreg_pipe_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/hold_ET_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_320_base_mb_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_320_base_mb_clk_wiz_0_0 rise@0.000ns - clk_320_base_mb_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.128ns (60.583%)  route 0.083ns (39.417%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.808ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.648     0.648    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.420    -0.772 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.748    -0.024    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         0.589     0.591    base_mb_i/maroc_dc_0/inst/USR_LOGIC/S0/ET_clk
    SLICE_X55Y65         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/S0/one_pipeline.sreg_pipe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y65         FDRE (Prop_fdre_C_Q)         0.100     0.691 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/S0/one_pipeline.sreg_pipe_reg/Q
                         net (fo=1, routed)           0.083     0.774    base_mb_i/maroc_dc_0/inst/USR_LOGIC/S0/one_pipeline.sreg_pipe
    SLICE_X54Y65         LUT4 (Prop_lut4_I1_O)        0.028     0.802 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/S0/hold_ET_i_1/O
                         net (fo=1, routed)           0.000     0.802    base_mb_i/maroc_dc_0/inst/USR_LOGIC/S0_n_0
    SLICE_X54Y65         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/hold_ET_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.877     0.877    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.716    -0.839 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.811    -0.028    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         0.806     0.808    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_clk
    SLICE_X54Y65         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/hold_ET_reg/C
                         clock pessimism             -0.206     0.602    
    SLICE_X54Y65         FDRE (Hold_fdre_C_D)         0.087     0.689    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hold_ET_reg
  -------------------------------------------------------------------
                         required time                         -0.689    
                         arrival time                           0.802    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_320_base_mb_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_320_base_mb_clk_wiz_0_0 rise@0.000ns - clk_320_base_mb_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.100ns (27.695%)  route 0.261ns (72.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.648     0.648    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.420    -0.772 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.748    -0.024    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         0.594     0.596    base_mb_i/elapsed_time_gen_0/inst/clk_320
    SLICE_X56Y52         FDRE                                         r  base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y52         FDRE (Prop_fdre_C_Q)         0.100     0.696 r  base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[25]/Q
                         net (fo=2, routed)           0.261     0.957    base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[25]
    SLICE_X55Y50         FDRE                                         r  base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.877     0.877    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.716    -0.839 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.811    -0.028    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         0.813     0.815    base_mb_i/elapsed_time_gen_0/inst/clk_320
    SLICE_X55Y50         FDRE                                         r  base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[25]/C
                         clock pessimism             -0.028     0.787    
    SLICE_X55Y50         FDRE (Hold_fdre_C_D)         0.041     0.828    base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.828    
                         arrival time                           0.957    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/S1/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/S1/sreg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_320_base_mb_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_320_base_mb_clk_wiz_0_0 rise@0.000ns - clk_320_base_mb_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.129%)  route 0.055ns (31.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.808ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.648     0.648    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.420    -0.772 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.748    -0.024    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         0.589     0.591    base_mb_i/maroc_dc_0/inst/USR_LOGIC/S1/ET_clk
    SLICE_X54Y65         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/S1/sreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y65         FDRE (Prop_fdre_C_Q)         0.118     0.709 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/S1/sreg_reg[0]/Q
                         net (fo=1, routed)           0.055     0.764    base_mb_i/maroc_dc_0/inst/USR_LOGIC/S1/sreg[0]
    SLICE_X54Y65         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/S1/sreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.877     0.877    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.716    -0.839 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.811    -0.028    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         0.806     0.808    base_mb_i/maroc_dc_0/inst/USR_LOGIC/S1/ET_clk
    SLICE_X54Y65         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/S1/sreg_reg[1]/C
                         clock pessimism             -0.217     0.591    
    SLICE_X54Y65         FDRE (Hold_fdre_C_D)         0.042     0.633    base_mb_i/maroc_dc_0/inst/USR_LOGIC/S1/sreg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.633    
                         arrival time                           0.764    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_320_base_mb_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_320_base_mb_clk_wiz_0_0 rise@0.000ns - clk_320_base_mb_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.100ns (27.415%)  route 0.265ns (72.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.886ns
    Source Clock Delay      (SCD):    0.647ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.648     0.648    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.420    -0.772 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.748    -0.024    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         0.645     0.647    base_mb_i/elapsed_time_gen_0/inst/clk_320
    SLICE_X56Y46         FDRE                                         r  base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y46         FDRE (Prop_fdre_C_Q)         0.100     0.747 r  base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[0]/Q
                         net (fo=2, routed)           0.265     1.012    base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[0]
    SLICE_X55Y44         FDRE                                         r  base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.877     0.877    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.716    -0.839 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.811    -0.028    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         0.884     0.886    base_mb_i/elapsed_time_gen_0/inst/clk_320
    SLICE_X55Y44         FDRE                                         r  base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[0]/C
                         clock pessimism             -0.048     0.838    
    SLICE_X55Y44         FDRE (Hold_fdre_C_D)         0.040     0.878    base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           1.012    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_320_base_mb_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_320_base_mb_clk_wiz_0_0 rise@0.000ns - clk_320_base_mb_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.100ns (44.807%)  route 0.123ns (55.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.888ns
    Source Clock Delay      (SCD):    0.648ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.648     0.648    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.420    -0.772 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.748    -0.024    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         0.646     0.648    base_mb_i/elapsed_time_gen_0/inst/clk_320
    SLICE_X56Y47         FDRE                                         r  base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y47         FDRE (Prop_fdre_C_Q)         0.100     0.748 r  base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[4]/Q
                         net (fo=2, routed)           0.123     0.871    base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[4]
    SLICE_X60Y47         FDRE                                         r  base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.877     0.877    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.716    -0.839 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.811    -0.028    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         0.886     0.888    base_mb_i/elapsed_time_gen_0/inst/clk_320
    SLICE_X60Y47         FDRE                                         r  base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[4]/C
                         clock pessimism             -0.208     0.680    
    SLICE_X60Y47         FDRE (Hold_fdre_C_D)         0.047     0.727    base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.727    
                         arrival time                           0.871    
  -------------------------------------------------------------------
                         slack                                  0.144    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_320_base_mb_clk_wiz_0_0
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.600         3.200       1.600      BUFGCTRL_X0Y3    base_mb_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         3.200       1.951      MMCME2_ADV_X0Y1  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     ODDR/C              n/a            1.249         3.200       1.951      OLOGIC_X1Y28     base_mb_i/flash_control_0/inst/ODDR_FLASH/C
Min Period        n/a     FDRE/C              n/a            0.750         3.200       2.450      SLICE_X57Y45     base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         3.200       2.450      SLICE_X57Y48     base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[23]/C
Min Period        n/a     FDRE/C              n/a            0.750         3.200       2.450      SLICE_X60Y46     base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[27]/C
Min Period        n/a     FDRE/C              n/a            0.750         3.200       2.450      SLICE_X55Y45     base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.750         3.200       2.450      SLICE_X57Y45     base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[30]/C
Min Period        n/a     FDRE/C              n/a            0.750         3.200       2.450      SLICE_X60Y46     base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         3.200       2.450      SLICE_X60Y46     base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       3.200       210.160    MMCME2_ADV_X0Y1  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.400         1.600       1.200      SLICE_X57Y48     base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         1.600       1.200      SLICE_X60Y46     base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         1.600       1.200      SLICE_X55Y45     base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         1.600       1.200      SLICE_X60Y46     base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         1.600       1.200      SLICE_X60Y46     base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         1.600       1.200      SLICE_X55Y45     base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         1.600       1.200      SLICE_X60Y46     base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         1.600       1.200      SLICE_X57Y47     base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         1.600       1.200      SLICE_X57Y45     base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         1.600       1.200      SLICE_X57Y45     base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         1.600       1.250      SLICE_X60Y46     base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         1.600       1.250      SLICE_X57Y48     base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         1.600       1.250      SLICE_X60Y46     base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         1.600       1.250      SLICE_X57Y48     base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         1.600       1.250      SLICE_X60Y46     base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         1.600       1.250      SLICE_X57Y48     base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         1.600       1.250      SLICE_X60Y46     base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         1.600       1.250      SLICE_X57Y48     base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[22]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         1.600       1.250      SLICE_X57Y48     base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[23]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         1.600       1.250      SLICE_X60Y46     base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[27]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_base_mb_clk_wiz_0_0
  To Clock:  clkfbout_base_mb_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_base_mb_clk_wiz_0_0
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.600         16.000      14.400     BUFGCTRL_X0Y9    base_mb_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y1  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y1  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y1  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y1  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  base_mb_i/clk_wiz_1/inst/clk_in1
  To Clock:  base_mb_i/clk_wiz_1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         base_mb_i/clk_wiz_1/inst/clk_in1
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { base_mb_i/clk_wiz_1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         16.000      14.751     MMCME2_ADV_X1Y2  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       16.000      84.000     MMCME2_ADV_X1Y2  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X1Y2  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X1Y2  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X1Y2  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X1Y2  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_base_mb_clk_wiz_1_0
  To Clock:  clk_out1_base_mb_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        1.468ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.090ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.468ns  (required time - arrival time)
  Source:                 base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.407ns  (logic 0.679ns (8.076%)  route 7.728ns (91.924%))
  Logic Levels:           7  (LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 11.487 - 10.000 ) 
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       1.647     1.649    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X22Y56         FDRE                                         r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y56         FDRE (Prop_fdre_C_Q)         0.308     1.957 r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[2]/Q
                         net (fo=7, routed)           1.312     3.269    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_ARADDR[1]
    SLICE_X23Y82         LUT6 (Prop_lut6_I1_O)        0.053     3.322 f  base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_ARREADY_INST_0_i_7/O
                         net (fo=1, routed)           0.491     3.813    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_ARREADY_INST_0_i_7_n_0
    SLICE_X19Y87         LUT6 (Prop_lut6_I5_O)        0.053     3.866 r  base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_ARREADY_INST_0_i_1/O
                         net (fo=39, routed)          1.755     5.620    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/gen_arbiter.m_amesg_i_reg[18]_0
    SLICE_X19Y157        LUT5 (Prop_lut5_I0_O)        0.053     5.673 r  base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_RDATA[19]_INST_0/O
                         net (fo=1, routed)           1.848     7.521    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[499]
    SLICE_X33Y89         LUT6 (Prop_lut6_I1_O)        0.053     7.574 r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[22]_i_6/O
                         net (fo=1, routed)           0.825     8.398    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[22]_i_6_n_0
    SLICE_X48Y81         LUT6 (Prop_lut6_I5_O)        0.053     8.451 r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[22]_i_2/O
                         net (fo=1, routed)           0.444     8.896    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[22]_i_2_n_0
    SLICE_X48Y81         LUT3 (Prop_lut3_I0_O)        0.053     8.949 r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[22]_i_1/O
                         net (fo=2, routed)           1.055    10.003    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[22]_i_1_n_0
    SLICE_X31Y61         LUT3 (Prop_lut3_I0_O)        0.053    10.056 r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[22]_i_1/O
                         net (fo=1, routed)           0.000    10.056    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[22]
    SLICE_X31Y61         FDRE                                         r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       1.485    11.487    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y61         FDRE                                         r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/C
                         clock pessimism              0.084    11.571    
                         clock uncertainty           -0.081    11.490    
    SLICE_X31Y61         FDRE (Setup_fdre_C_D)        0.035    11.525    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]
  -------------------------------------------------------------------
                         required time                         11.525    
                         arrival time                         -10.056    
  -------------------------------------------------------------------
                         slack                                  1.468    

Slack (MET) :             1.541ns  (required time - arrival time)
  Source:                 base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.336ns  (logic 0.679ns (8.146%)  route 7.657ns (91.854%))
  Logic Levels:           7  (LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 11.488 - 10.000 ) 
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       1.647     1.649    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X22Y56         FDRE                                         r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y56         FDRE (Prop_fdre_C_Q)         0.308     1.957 r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[2]/Q
                         net (fo=7, routed)           1.312     3.269    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_ARADDR[1]
    SLICE_X23Y82         LUT6 (Prop_lut6_I1_O)        0.053     3.322 f  base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_ARREADY_INST_0_i_7/O
                         net (fo=1, routed)           0.491     3.813    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_ARREADY_INST_0_i_7_n_0
    SLICE_X19Y87         LUT6 (Prop_lut6_I5_O)        0.053     3.866 r  base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_ARREADY_INST_0_i_1/O
                         net (fo=39, routed)          1.675     5.540    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/gen_arbiter.m_amesg_i_reg[18]_0
    SLICE_X20Y155        LUT5 (Prop_lut5_I0_O)        0.053     5.593 r  base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_RDATA[21]_INST_0/O
                         net (fo=1, routed)           1.737     7.331    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[501]
    SLICE_X38Y88         LUT6 (Prop_lut6_I1_O)        0.053     7.384 r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[24]_i_6/O
                         net (fo=1, routed)           0.601     7.985    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[24]_i_6_n_0
    SLICE_X39Y78         LUT6 (Prop_lut6_I5_O)        0.053     8.038 r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[24]_i_2/O
                         net (fo=1, routed)           0.690     8.728    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[24]_i_2_n_0
    SLICE_X51Y78         LUT3 (Prop_lut3_I0_O)        0.053     8.781 r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[24]_i_1/O
                         net (fo=2, routed)           1.151     9.932    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[24]_i_1_n_0
    SLICE_X30Y59         LUT3 (Prop_lut3_I0_O)        0.053     9.985 r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[24]_i_1/O
                         net (fo=1, routed)           0.000     9.985    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[24]
    SLICE_X30Y59         FDRE                                         r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       1.486    11.488    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X30Y59         FDRE                                         r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/C
                         clock pessimism              0.084    11.572    
                         clock uncertainty           -0.081    11.491    
    SLICE_X30Y59         FDRE (Setup_fdre_C_D)        0.035    11.526    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]
  -------------------------------------------------------------------
                         required time                         11.526    
                         arrival time                          -9.985    
  -------------------------------------------------------------------
                         slack                                  1.541    

Slack (MET) :             1.574ns  (required time - arrival time)
  Source:                 base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.234ns  (logic 0.626ns (7.603%)  route 7.608ns (92.397%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 11.488 - 10.000 ) 
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       1.647     1.649    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X22Y56         FDRE                                         r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y56         FDRE (Prop_fdre_C_Q)         0.308     1.957 r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[2]/Q
                         net (fo=7, routed)           1.312     3.269    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_ARADDR[1]
    SLICE_X23Y82         LUT6 (Prop_lut6_I1_O)        0.053     3.322 f  base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_ARREADY_INST_0_i_7/O
                         net (fo=1, routed)           0.491     3.813    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_ARREADY_INST_0_i_7_n_0
    SLICE_X19Y87         LUT6 (Prop_lut6_I5_O)        0.053     3.866 r  base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_ARREADY_INST_0_i_1/O
                         net (fo=39, routed)          1.675     5.540    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/gen_arbiter.m_amesg_i_reg[18]_0
    SLICE_X20Y155        LUT5 (Prop_lut5_I0_O)        0.053     5.593 r  base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_RDATA[21]_INST_0/O
                         net (fo=1, routed)           1.737     7.331    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[501]
    SLICE_X38Y88         LUT6 (Prop_lut6_I1_O)        0.053     7.384 r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[24]_i_6/O
                         net (fo=1, routed)           0.601     7.985    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[24]_i_6_n_0
    SLICE_X39Y78         LUT6 (Prop_lut6_I5_O)        0.053     8.038 r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[24]_i_2/O
                         net (fo=1, routed)           0.690     8.728    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[24]_i_2_n_0
    SLICE_X51Y78         LUT3 (Prop_lut3_I0_O)        0.053     8.781 r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[24]_i_1/O
                         net (fo=2, routed)           1.102     9.883    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[24]_i_1_n_0
    SLICE_X31Y59         FDRE                                         r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       1.486    11.488    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y59         FDRE                                         r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[24]/C
                         clock pessimism              0.084    11.572    
                         clock uncertainty           -0.081    11.491    
    SLICE_X31Y59         FDRE (Setup_fdre_C_D)       -0.034    11.457    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[24]
  -------------------------------------------------------------------
                         required time                         11.457    
                         arrival time                          -9.883    
  -------------------------------------------------------------------
                         slack                                  1.574    

Slack (MET) :             1.672ns  (required time - arrival time)
  Source:                 base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.218ns  (logic 0.822ns (11.388%)  route 6.396ns (88.612%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.375ns = ( 11.375 - 10.000 ) 
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       1.843     1.845    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X17Y40         FDRE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y40         FDRE (Prop_fdre_C_Q)         0.269     2.114 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[30]/Q
                         net (fo=3, routed)           0.991     3.105    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X23Y42         LUT6 (Prop_lut6_I0_O)        0.053     3.158 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     3.158    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/S
    SLICE_X23Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     3.471 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.471    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X23Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     3.658 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[3]
                         net (fo=67, routed)          5.405     9.063    base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X0Y22         RAMB36E1                                     r  base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       1.373    11.375    base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y22         RAMB36E1                                     r  base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.010    11.385    
                         clock uncertainty           -0.081    11.303    
    RAMB36_X0Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.568    10.735    base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         10.735    
                         arrival time                          -9.063    
  -------------------------------------------------------------------
                         slack                                  1.672    

Slack (MET) :             1.715ns  (required time - arrival time)
  Source:                 base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.190ns  (logic 0.693ns (8.461%)  route 7.497ns (91.539%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 11.488 - 10.000 ) 
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       1.647     1.649    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X22Y56         FDRE                                         r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y56         FDRE (Prop_fdre_C_Q)         0.308     1.957 r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[2]/Q
                         net (fo=7, routed)           1.312     3.269    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_ARADDR[1]
    SLICE_X23Y82         LUT6 (Prop_lut6_I1_O)        0.053     3.322 f  base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_ARREADY_INST_0_i_7/O
                         net (fo=1, routed)           0.491     3.813    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_ARREADY_INST_0_i_7_n_0
    SLICE_X19Y87         LUT6 (Prop_lut6_I5_O)        0.053     3.866 r  base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_ARREADY_INST_0_i_1/O
                         net (fo=39, routed)          1.731     5.597    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/gen_arbiter.m_amesg_i_reg[18]_0
    SLICE_X20Y158        LUT5 (Prop_lut5_I0_O)        0.053     5.650 r  base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_RDATA[6]_INST_0/O
                         net (fo=1, routed)           1.824     7.474    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[486]
    SLICE_X41Y87         LUT6 (Prop_lut6_I1_O)        0.053     7.527 r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[9]_i_6/O
                         net (fo=1, routed)           0.558     8.085    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[9]_i_6_n_0
    SLICE_X42Y75         LUT6 (Prop_lut6_I5_O)        0.053     8.138 r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[9]_i_2/O
                         net (fo=1, routed)           0.646     8.783    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[9]_i_2_n_0
    SLICE_X42Y70         LUT5 (Prop_lut5_I2_O)        0.053     8.836 r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[9]_i_1/O
                         net (fo=2, routed)           0.936     9.772    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[9]_i_1_n_0
    SLICE_X30Y59         LUT3 (Prop_lut3_I0_O)        0.067     9.839 r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[9]_i_1/O
                         net (fo=1, routed)           0.000     9.839    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[9]
    SLICE_X30Y59         FDRE                                         r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       1.486    11.488    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X30Y59         FDRE                                         r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/C
                         clock pessimism              0.084    11.572    
                         clock uncertainty           -0.081    11.491    
    SLICE_X30Y59         FDRE (Setup_fdre_C_D)        0.063    11.554    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]
  -------------------------------------------------------------------
                         required time                         11.554    
                         arrival time                          -9.839    
  -------------------------------------------------------------------
                         slack                                  1.715    

Slack (MET) :             1.731ns  (required time - arrival time)
  Source:                 base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/mem_access_completed_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.150ns  (logic 0.693ns (8.503%)  route 7.457ns (91.497%))
  Logic Levels:           8  (LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 11.489 - 10.000 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       1.643     1.645    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X23Y62         FDRE                                         r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y62         FDRE (Prop_fdre_C_Q)         0.269     1.914 f  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[4]/Q
                         net (fo=28, routed)          1.834     3.748    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_AWADDR[3]
    SLICE_X6Y101         LUT6 (Prop_lut6_I2_O)        0.053     3.801 r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_AWREADY_INST_0_i_7/O
                         net (fo=1, routed)           0.856     4.657    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_AWREADY_INST_0_i_7_n_0
    SLICE_X5Y126         LUT6 (Prop_lut6_I5_O)        0.053     4.710 r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_AWREADY_INST_0_i_1/O
                         net (fo=7, routed)           1.097     5.807    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/gen_arbiter.m_amesg_i_reg[18]
    SLICE_X42Y128        LUT5 (Prop_lut5_I0_O)        0.053     5.860 r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_BVALID_INST_0/O
                         net (fo=1, routed)           1.222     7.081    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_bvalid[2]
    SLICE_X46Y93         LUT6 (Prop_lut6_I0_O)        0.053     7.134 r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_bvalid[0]_INST_0_i_13/O
                         net (fo=1, routed)           0.583     7.717    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_bvalid[0]_INST_0_i_13_n_0
    SLICE_X45Y84         LUT6 (Prop_lut6_I5_O)        0.053     7.770 r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_bvalid[0]_INST_0_i_5/O
                         net (fo=1, routed)           0.593     8.364    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d[2]_i_4_1
    SLICE_X38Y78         LUT6 (Prop_lut6_I5_O)        0.053     8.417 r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.581     8.998    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/mem_access_completed_reg
    SLICE_X32Y70         LUT5 (Prop_lut5_I0_O)        0.053     9.051 r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=2, routed)           0.691     9.742    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/M_AXI_DP_BVALID
    SLICE_X31Y56         LUT3 (Prop_lut3_I1_O)        0.053     9.795 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/mem_access_completed_i_1__0/O
                         net (fo=1, routed)           0.000     9.795    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/mem_access_completed0
    SLICE_X31Y56         FDRE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/mem_access_completed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       1.487    11.489    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X31Y56         FDRE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/mem_access_completed_reg/C
                         clock pessimism              0.084    11.573    
                         clock uncertainty           -0.081    11.492    
    SLICE_X31Y56         FDRE (Setup_fdre_C_D)        0.034    11.526    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/mem_access_completed_reg
  -------------------------------------------------------------------
                         required time                         11.526    
                         arrival time                          -9.795    
  -------------------------------------------------------------------
                         slack                                  1.731    

Slack (MET) :             1.734ns  (required time - arrival time)
  Source:                 base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.002ns  (logic 0.643ns (8.035%)  route 7.359ns (91.965%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.529ns = ( 11.529 - 10.000 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       1.643     1.645    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X23Y62         FDRE                                         r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y62         FDRE (Prop_fdre_C_Q)         0.269     1.914 r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[5]/Q
                         net (fo=42, routed)          1.406     3.320    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_ARADDR[4]
    SLICE_X23Y93         LUT6 (Prop_lut6_I4_O)        0.053     3.373 f  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_ARREADY_INST_0_i_7/O
                         net (fo=1, routed)           0.448     3.821    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_ARREADY_INST_0_i_7_n_0
    SLICE_X23Y93         LUT6 (Prop_lut6_I5_O)        0.053     3.874 r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_ARREADY_INST_0_i_1/O
                         net (fo=39, routed)          1.833     5.707    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/gen_arbiter.m_amesg_i_reg[18]_0
    SLICE_X52Y136        LUT5 (Prop_lut5_I0_O)        0.053     5.760 r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_RDATA[29]_INST_0/O
                         net (fo=1, routed)           1.247     7.007    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[93]
    SLICE_X53Y88         LUT4 (Prop_lut4_I3_O)        0.053     7.060 r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]_i_7/O
                         net (fo=1, routed)           0.298     7.358    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]_i_7_n_0
    SLICE_X53Y88         LUT5 (Prop_lut5_I4_O)        0.053     7.411 r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]_i_3/O
                         net (fo=1, routed)           0.694     8.104    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]_i_3_n_0
    SLICE_X39Y88         LUT3 (Prop_lut3_I1_O)        0.053     8.157 r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]_i_1/O
                         net (fo=2, routed)           0.690     8.848    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]_i_1_n_0
    SLICE_X24Y90         LUT3 (Prop_lut3_I0_O)        0.056     8.904 r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[32]_i_1/O
                         net (fo=1, routed)           0.743     9.647    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]
    SLICE_X23Y81         FDRE                                         r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       1.527    11.529    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X23Y81         FDRE                                         r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/C
                         clock pessimism              0.084    11.613    
                         clock uncertainty           -0.081    11.532    
    SLICE_X23Y81         FDRE (Setup_fdre_C_D)       -0.151    11.381    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]
  -------------------------------------------------------------------
                         required time                         11.381    
                         arrival time                          -9.647    
  -------------------------------------------------------------------
                         slack                                  1.734    

Slack (MET) :             1.741ns  (required time - arrival time)
  Source:                 base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/active_access_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.140ns  (logic 0.693ns (8.513%)  route 7.447ns (91.487%))
  Logic Levels:           8  (LUT5=2 LUT6=6)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 11.489 - 10.000 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       1.643     1.645    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X23Y62         FDRE                                         r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y62         FDRE (Prop_fdre_C_Q)         0.269     1.914 f  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[4]/Q
                         net (fo=28, routed)          1.834     3.748    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_AWADDR[3]
    SLICE_X6Y101         LUT6 (Prop_lut6_I2_O)        0.053     3.801 r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_AWREADY_INST_0_i_7/O
                         net (fo=1, routed)           0.856     4.657    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_AWREADY_INST_0_i_7_n_0
    SLICE_X5Y126         LUT6 (Prop_lut6_I5_O)        0.053     4.710 r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_AWREADY_INST_0_i_1/O
                         net (fo=7, routed)           1.097     5.807    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/gen_arbiter.m_amesg_i_reg[18]
    SLICE_X42Y128        LUT5 (Prop_lut5_I0_O)        0.053     5.860 f  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_BVALID_INST_0/O
                         net (fo=1, routed)           1.222     7.081    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_bvalid[2]
    SLICE_X46Y93         LUT6 (Prop_lut6_I0_O)        0.053     7.134 f  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_bvalid[0]_INST_0_i_13/O
                         net (fo=1, routed)           0.583     7.717    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_bvalid[0]_INST_0_i_13_n_0
    SLICE_X45Y84         LUT6 (Prop_lut6_I5_O)        0.053     7.770 f  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_bvalid[0]_INST_0_i_5/O
                         net (fo=1, routed)           0.593     8.364    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d[2]_i_4_1
    SLICE_X38Y78         LUT6 (Prop_lut6_I5_O)        0.053     8.417 f  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.581     8.998    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/mem_access_completed_reg
    SLICE_X32Y70         LUT5 (Prop_lut5_I0_O)        0.053     9.051 f  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=2, routed)           0.682     9.732    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/M_AXI_DP_BVALID
    SLICE_X30Y56         LUT6 (Prop_lut6_I2_O)        0.053     9.785 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/active_access_i_1/O
                         net (fo=1, routed)           0.000     9.785    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/active_access_reg_0
    SLICE_X30Y56         FDRE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/active_access_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       1.487    11.489    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X30Y56         FDRE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/active_access_reg/C
                         clock pessimism              0.084    11.573    
                         clock uncertainty           -0.081    11.492    
    SLICE_X30Y56         FDRE (Setup_fdre_C_D)        0.035    11.527    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/active_access_reg
  -------------------------------------------------------------------
                         required time                         11.527    
                         arrival time                          -9.785    
  -------------------------------------------------------------------
                         slack                                  1.741    

Slack (MET) :             1.756ns  (required time - arrival time)
  Source:                 base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.041ns  (logic 0.626ns (7.785%)  route 7.415ns (92.215%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 11.488 - 10.000 ) 
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       1.647     1.649    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X22Y56         FDRE                                         r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y56         FDRE (Prop_fdre_C_Q)         0.308     1.957 r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[2]/Q
                         net (fo=7, routed)           1.312     3.269    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_ARADDR[1]
    SLICE_X23Y82         LUT6 (Prop_lut6_I1_O)        0.053     3.322 f  base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_ARREADY_INST_0_i_7/O
                         net (fo=1, routed)           0.491     3.813    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_ARREADY_INST_0_i_7_n_0
    SLICE_X19Y87         LUT6 (Prop_lut6_I5_O)        0.053     3.866 r  base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_ARREADY_INST_0_i_1/O
                         net (fo=39, routed)          1.731     5.597    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/gen_arbiter.m_amesg_i_reg[18]_0
    SLICE_X20Y158        LUT5 (Prop_lut5_I0_O)        0.053     5.650 r  base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_RDATA[6]_INST_0/O
                         net (fo=1, routed)           1.824     7.474    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[486]
    SLICE_X41Y87         LUT6 (Prop_lut6_I1_O)        0.053     7.527 r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[9]_i_6/O
                         net (fo=1, routed)           0.558     8.085    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[9]_i_6_n_0
    SLICE_X42Y75         LUT6 (Prop_lut6_I5_O)        0.053     8.138 r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[9]_i_2/O
                         net (fo=1, routed)           0.646     8.783    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[9]_i_2_n_0
    SLICE_X42Y70         LUT5 (Prop_lut5_I2_O)        0.053     8.836 r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[9]_i_1/O
                         net (fo=2, routed)           0.854     9.690    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[9]_i_1_n_0
    SLICE_X31Y59         FDRE                                         r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       1.486    11.488    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y59         FDRE                                         r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[9]/C
                         clock pessimism              0.084    11.572    
                         clock uncertainty           -0.081    11.491    
    SLICE_X31Y59         FDRE (Setup_fdre_C_D)       -0.045    11.446    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[9]
  -------------------------------------------------------------------
                         required time                         11.446    
                         arrival time                          -9.690    
  -------------------------------------------------------------------
                         slack                                  1.756    

Slack (MET) :             1.797ns  (required time - arrival time)
  Source:                 base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.082ns  (logic 0.640ns (7.918%)  route 7.442ns (92.082%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 11.487 - 10.000 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       1.643     1.645    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X23Y62         FDRE                                         r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y62         FDRE (Prop_fdre_C_Q)         0.269     1.914 r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[5]/Q
                         net (fo=42, routed)          1.406     3.320    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_ARADDR[4]
    SLICE_X23Y93         LUT6 (Prop_lut6_I4_O)        0.053     3.373 f  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_ARREADY_INST_0_i_7/O
                         net (fo=1, routed)           0.448     3.821    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_ARREADY_INST_0_i_7_n_0
    SLICE_X23Y93         LUT6 (Prop_lut6_I5_O)        0.053     3.874 r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_ARREADY_INST_0_i_1/O
                         net (fo=39, routed)          1.934     5.808    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/gen_arbiter.m_amesg_i_reg[18]_0
    SLICE_X57Y133        LUT5 (Prop_lut5_I0_O)        0.053     5.861 r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_RDATA[8]_INST_0/O
                         net (fo=1, routed)           1.330     7.191    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[72]
    SLICE_X57Y85         LUT4 (Prop_lut4_I1_O)        0.053     7.244 r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[11]_i_7/O
                         net (fo=1, routed)           0.344     7.588    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[11]_i_7_n_0
    SLICE_X56Y85         LUT5 (Prop_lut5_I4_O)        0.053     7.641 r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[11]_i_3/O
                         net (fo=1, routed)           1.079     8.720    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[11]_i_3_n_0
    SLICE_X36Y73         LUT3 (Prop_lut3_I1_O)        0.053     8.773 r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[11]_i_1/O
                         net (fo=2, routed)           0.901     9.674    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[11]_i_1_n_0
    SLICE_X28Y61         LUT3 (Prop_lut3_I0_O)        0.053     9.727 r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[11]_i_1/O
                         net (fo=1, routed)           0.000     9.727    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[11]
    SLICE_X28Y61         FDRE                                         r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       1.485    11.487    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X28Y61         FDRE                                         r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
                         clock pessimism              0.084    11.571    
                         clock uncertainty           -0.081    11.490    
    SLICE_X28Y61         FDRE (Setup_fdre_C_D)        0.035    11.525    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]
  -------------------------------------------------------------------
                         required time                         11.525    
                         arrival time                          -9.727    
  -------------------------------------------------------------------
                         slack                                  1.797    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg_pipe_173_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.213ns (66.949%)  route 0.105ns (33.051%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       0.593     0.595    base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X54Y53         FDRE                                         r  base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg_pipe_173_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y53         FDRE (Prop_fdre_C_Q)         0.118     0.713 r  base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg_pipe_173_reg/Q
                         net (fo=1, routed)           0.105     0.818    base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg_pipe_173_reg_n_0
    SLICE_X57Y53         LUT6 (Prop_lut6_I5_O)        0.028     0.846 r  base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe[0][11]_i_6/O
                         net (fo=1, routed)           0.000     0.846    base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe[0][11]_i_6_n_0
    SLICE_X57Y53         MUXF7 (Prop_muxf7_I0_O)      0.050     0.896 r  base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]_i_3/O
                         net (fo=1, routed)           0.000     0.896    base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]_i_3_n_0
    SLICE_X57Y53         MUXF8 (Prop_muxf8_I1_O)      0.017     0.913 r  base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]_i_1/O
                         net (fo=1, routed)           0.000     0.913    base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg[11]
    SLICE_X57Y53         FDRE                                         r  base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       0.812     0.814    base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X57Y53         FDRE                                         r  base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]/C
                         clock pessimism             -0.028     0.786    
    SLICE_X57Y53         FDRE (Hold_fdre_C_D)         0.070     0.856    base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]
  -------------------------------------------------------------------
                         required time                         -0.856    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.107ns (33.081%)  route 0.216ns (66.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       0.582     0.584    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AXI_STR_RXD_ACLK
    SLICE_X98Y101        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y101        FDRE (Prop_fdre_C_Q)         0.107     0.691 r  base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[18]/Q
                         net (fo=1, routed)           0.216     0.907    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[18]
    SLICE_X91Y98         FDRE                                         r  base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       0.853     0.855    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AXI_STR_RXD_ACLK
    SLICE_X91Y98         FDRE                                         r  base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[18]/C
                         clock pessimism             -0.008     0.847    
    SLICE_X91Y98         FDRE (Hold_fdre_C_D)         0.002     0.849    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg_pipe_253_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.213ns (53.826%)  route 0.183ns (46.174%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       0.594     0.596    base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X54Y51         FDRE                                         r  base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg_pipe_253_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y51         FDRE (Prop_fdre_C_Q)         0.118     0.714 r  base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg_pipe_253_reg/Q
                         net (fo=1, routed)           0.183     0.897    base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg_pipe_253_reg_n_0
    SLICE_X53Y48         LUT6 (Prop_lut6_I5_O)        0.028     0.925 r  base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe[0][6]_i_6/O
                         net (fo=1, routed)           0.000     0.925    base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe[0][6]_i_6_n_0
    SLICE_X53Y48         MUXF7 (Prop_muxf7_I0_O)      0.050     0.975 r  base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_i_3/O
                         net (fo=1, routed)           0.000     0.975    base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_i_3_n_0
    SLICE_X53Y48         MUXF8 (Prop_muxf8_I1_O)      0.017     0.992 r  base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_i_1/O
                         net (fo=1, routed)           0.000     0.992    base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg[6]
    SLICE_X53Y48         FDRE                                         r  base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       0.887     0.889    base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X53Y48         FDRE                                         r  base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]/C
                         clock pessimism             -0.028     0.861    
    SLICE_X53Y48         FDRE (Hold_fdre_C_D)         0.070     0.931    base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -0.931    
                         arrival time                           0.992    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.107ns (32.630%)  route 0.221ns (67.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       0.582     0.584    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AXI_STR_RXD_ACLK
    SLICE_X98Y102        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y102        FDRE (Prop_fdre_C_Q)         0.107     0.691 r  base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]/Q
                         net (fo=1, routed)           0.221     0.912    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[16]
    SLICE_X97Y96         FDRE                                         r  base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       0.853     0.855    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AXI_STR_RXD_ACLK
    SLICE_X97Y96         FDRE                                         r  base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[16]/C
                         clock pessimism             -0.008     0.847    
    SLICE_X97Y96         FDRE (Hold_fdre_C_D)         0.004     0.851    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.107ns (32.274%)  route 0.225ns (67.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       0.581     0.583    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AXI_STR_RXD_ACLK
    SLICE_X98Y104        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y104        FDRE (Prop_fdre_C_Q)         0.107     0.690 r  base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/Q
                         net (fo=1, routed)           0.225     0.915    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[10]
    SLICE_X97Y98         FDRE                                         r  base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       0.854     0.856    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AXI_STR_RXD_ACLK
    SLICE_X97Y98         FDRE                                         r  base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/C
                         clock pessimism             -0.008     0.848    
    SLICE_X97Y98         FDRE (Hold_fdre_C_D)         0.004     0.852    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.852    
                         arrival time                           0.915    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/axi_str_txd_tdata_dly0_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.100ns (39.493%)  route 0.153ns (60.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.683ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       0.681     0.683    base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X80Y49         FDRE                                         r  base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y49         FDRE (Prop_fdre_C_Q)         0.100     0.783 r  base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[31]/Q
                         net (fo=1, routed)           0.153     0.936    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/AXI_STR_TXD_TDATA[31]
    SLICE_X85Y50         FDRE                                         r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/axi_str_txd_tdata_dly0_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       0.849     0.851    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/AXI_STR_TXD_ACLK
    SLICE_X85Y50         FDRE                                         r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/axi_str_txd_tdata_dly0_reg[31]/C
                         clock pessimism             -0.028     0.823    
    SLICE_X85Y50         FDRE (Hold_fdre_C_D)         0.049     0.872    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/axi_str_txd_tdata_dly0_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.872    
                         arrival time                           0.936    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/axi_str_txd_tdata_dly0_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.100ns (39.449%)  route 0.153ns (60.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.683ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       0.681     0.683    base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X80Y49         FDRE                                         r  base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y49         FDRE (Prop_fdre_C_Q)         0.100     0.783 r  base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[26]/Q
                         net (fo=1, routed)           0.153     0.936    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/AXI_STR_TXD_TDATA[26]
    SLICE_X85Y50         FDRE                                         r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/axi_str_txd_tdata_dly0_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       0.849     0.851    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/AXI_STR_TXD_ACLK
    SLICE_X85Y50         FDRE                                         r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/axi_str_txd_tdata_dly0_reg[26]/C
                         clock pessimism             -0.028     0.823    
    SLICE_X85Y50         FDRE (Hold_fdre_C_D)         0.047     0.870    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/axi_str_txd_tdata_dly0_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.870    
                         arrival time                           0.936    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.107ns (32.227%)  route 0.225ns (67.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       0.581     0.583    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AXI_STR_RXD_ACLK
    SLICE_X94Y103        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y103        FDRE (Prop_fdre_C_Q)         0.107     0.690 r  base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[26]/Q
                         net (fo=1, routed)           0.225     0.915    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[26]
    SLICE_X90Y98         FDRE                                         r  base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       0.853     0.855    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AXI_STR_RXD_ACLK
    SLICE_X90Y98         FDRE                                         r  base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[26]/C
                         clock pessimism             -0.008     0.847    
    SLICE_X90Y98         FDRE (Hold_fdre_C_D)        -0.001     0.846    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           0.915    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/Axi_Str_TxC_2_Mem_Addr_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXC_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.100ns (33.045%)  route 0.203ns (66.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       0.632     0.634    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/AXI_STR_TXC_ACLK
    SLICE_X89Y55         FDRE                                         r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/Axi_Str_TxC_2_Mem_Addr_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y55         FDRE (Prop_fdre_C_Q)         0.100     0.734 r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/Axi_Str_TxC_2_Mem_Addr_int_reg[5]/Q
                         net (fo=1, routed)           0.203     0.937    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXC_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/Axi_Str_TxC_2_Mem_Addr[5]
    RAMB36_X5Y11         RAMB36E1                                     r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXC_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       0.885     0.887    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXC_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/AXI_STR_TXC_ACLK
    RAMB36_X5Y11         RAMB36E1                                     r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXC_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.205     0.682    
    RAMB36_X5Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     0.865    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXC_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.865    
                         arrival time                           0.937    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/addr_filter_top/address_filter_inst/cpu_data_shift_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[0].header_field_dist_ram/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.100ns (43.411%)  route 0.130ns (56.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.734ns
    Source Clock Delay      (SCD):    0.532ns
    Clock Pessimism Removal (CPR):    0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       0.530     0.532    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/addr_filter_top/address_filter_inst/bus2ip_clk
    SLICE_X48Y159        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/addr_filter_top/address_filter_inst/cpu_data_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y159        FDRE (Prop_fdre_C_Q)         0.100     0.632 r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/addr_filter_top/address_filter_inst/cpu_data_shift_reg[0]/Q
                         net (fo=20, routed)          0.130     0.762    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[0].header_field_dist_ram/D
    SLICE_X50Y158        RAMD64E                                      r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[0].header_field_dist_ram/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       0.732     0.734    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[0].header_field_dist_ram/WCLK
    SLICE_X50Y158        RAMD64E                                      r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[0].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.173     0.561    
    SLICE_X50Y158        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.129     0.690    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[0].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.762    
  -------------------------------------------------------------------
                         slack                                  0.072    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_base_mb_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0        base_mb_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST/DCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.495         10.000      7.505      RAMB18_X1Y34     base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.495         10.000      7.505      RAMB18_X1Y34     base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.495         10.000      7.505      RAMB18_X3Y18     base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.495         10.000      7.505      RAMB18_X3Y18     base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.495         10.000      7.505      RAMB18_X4Y30     base_mb_i/maroc_slow_control_0/inst/maroc_slow_control_v1_0_S00_AXI_inst/USR_LOGIC/SC_IN_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.495         10.000      7.505      RAMB18_X4Y30     base_mb_i/maroc_slow_control_0/inst/maroc_slow_control_v1_0_S00_AXI_inst/USR_LOGIC/SC_IN_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.495         10.000      7.505      RAMB18_X4Y28     base_mb_i/maroc_slow_control_0/inst/maroc_slow_control_v1_0_S00_AXI_inst/USR_LOGIC/SC_OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.495         10.000      7.505      RAMB18_X4Y28     base_mb_i/maroc_slow_control_0/inst/maroc_slow_control_v1_0_S00_AXI_inst/USR_LOGIC/SC_OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.451         10.000      7.549      RAMB36_X2Y19     base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.910         5.000       4.090      SLICE_X50Y60     base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_896_959_15_17/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.910         5.000       4.090      SLICE_X50Y60     base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_896_959_15_17/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.910         5.000       4.090      SLICE_X50Y60     base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_896_959_15_17/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.910         5.000       4.090      SLICE_X50Y60     base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_896_959_15_17/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.910         5.000       4.090      SLICE_X50Y61     base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_960_1023_15_17/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.910         5.000       4.090      SLICE_X50Y61     base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_960_1023_15_17/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.910         5.000       4.090      SLICE_X50Y61     base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_960_1023_15_17/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.910         5.000       4.090      SLICE_X50Y61     base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_960_1023_15_17/RAMD/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.910         5.000       4.090      SLICE_X98Y103    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.910         5.000       4.090      SLICE_X98Y103    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         5.000       4.090      SLICE_X22Y47     base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910         5.000       4.090      SLICE_X22Y47     base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         5.000       4.090      SLICE_X22Y47     base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910         5.000       4.090      SLICE_X22Y47     base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         5.000       4.090      SLICE_X22Y47     base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910         5.000       4.090      SLICE_X22Y47     base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         5.000       4.090      SLICE_X22Y47     base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910         5.000       4.090      SLICE_X22Y47     base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         5.000       4.090      SLICE_X22Y47     base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910         5.000       4.090      SLICE_X22Y47     base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_base_mb_clk_wiz_1_0
  To Clock:  clk_out2_base_mb_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        0.505ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.505ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[175]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.956ns  (logic 0.573ns (14.483%)  route 3.383ns (85.517%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.285ns = ( 6.285 - 5.000 ) 
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.391     1.393    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hs_clk
    SLICE_X74Y114        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[175]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y114        FDRE (Prop_fdre_C_Q)         0.308     1.701 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[175]/Q
                         net (fo=2, routed)           1.056     2.757    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_13_0[175]
    SLICE_X59Y109        LUT6 (Prop_lut6_I3_O)        0.053     2.810 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_45/O
                         net (fo=1, routed)           0.827     3.637    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_45_n_0
    SLICE_X56Y119        LUT6 (Prop_lut6_I5_O)        0.053     3.690 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_9/O
                         net (fo=1, routed)           0.725     4.415    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_9_n_0
    SLICE_X41Y119        LUT6 (Prop_lut6_I5_O)        0.053     4.468 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_3/O
                         net (fo=1, routed)           0.131     4.599    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/pulseheight_trigger20_in
    SLICE_X41Y119        LUT6 (Prop_lut6_I3_O)        0.053     4.652 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_1/O
                         net (fo=3, routed)           0.349     5.001    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/slv_reg8_reg[16][0]
    SLICE_X39Y118        LUT3 (Prop_lut3_I2_O)        0.053     5.054 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count[7]_i_1__0/O
                         net (fo=16, routed)          0.295     5.349    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/SR[0]
    SLICE_X36Y118        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.283     6.285    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/hs_clk
    SLICE_X36Y118        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count_reg[6]/C
                         clock pessimism              0.010     6.295    
                         clock uncertainty           -0.073     6.222    
    SLICE_X36Y118        FDRE (Setup_fdre_C_R)       -0.367     5.855    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count_reg[6]
  -------------------------------------------------------------------
                         required time                          5.855    
                         arrival time                          -5.349    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.509ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[175]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/delay_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.954ns  (logic 0.573ns (14.491%)  route 3.381ns (85.509%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.287ns = ( 6.287 - 5.000 ) 
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.391     1.393    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hs_clk
    SLICE_X74Y114        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[175]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y114        FDRE (Prop_fdre_C_Q)         0.308     1.701 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[175]/Q
                         net (fo=2, routed)           1.056     2.757    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_13_0[175]
    SLICE_X59Y109        LUT6 (Prop_lut6_I3_O)        0.053     2.810 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_45/O
                         net (fo=1, routed)           0.827     3.637    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_45_n_0
    SLICE_X56Y119        LUT6 (Prop_lut6_I5_O)        0.053     3.690 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_9/O
                         net (fo=1, routed)           0.725     4.415    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_9_n_0
    SLICE_X41Y119        LUT6 (Prop_lut6_I5_O)        0.053     4.468 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_3/O
                         net (fo=1, routed)           0.131     4.599    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/pulseheight_trigger20_in
    SLICE_X41Y119        LUT6 (Prop_lut6_I3_O)        0.053     4.652 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_1/O
                         net (fo=3, routed)           0.349     5.001    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/slv_reg8_reg[16][0]
    SLICE_X39Y118        LUT3 (Prop_lut3_I2_O)        0.053     5.054 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count[7]_i_1__0/O
                         net (fo=16, routed)          0.293     5.347    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/SR[0]
    SLICE_X39Y117        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/delay_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.285     6.287    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/hs_clk
    SLICE_X39Y117        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/delay_count_reg[2]/C
                         clock pessimism              0.010     6.297    
                         clock uncertainty           -0.073     6.224    
    SLICE_X39Y117        FDRE (Setup_fdre_C_R)       -0.367     5.857    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/delay_count_reg[2]
  -------------------------------------------------------------------
                         required time                          5.857    
                         arrival time                          -5.347    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.509ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[175]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/delay_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.954ns  (logic 0.573ns (14.491%)  route 3.381ns (85.509%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.287ns = ( 6.287 - 5.000 ) 
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.391     1.393    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hs_clk
    SLICE_X74Y114        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[175]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y114        FDRE (Prop_fdre_C_Q)         0.308     1.701 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[175]/Q
                         net (fo=2, routed)           1.056     2.757    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_13_0[175]
    SLICE_X59Y109        LUT6 (Prop_lut6_I3_O)        0.053     2.810 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_45/O
                         net (fo=1, routed)           0.827     3.637    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_45_n_0
    SLICE_X56Y119        LUT6 (Prop_lut6_I5_O)        0.053     3.690 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_9/O
                         net (fo=1, routed)           0.725     4.415    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_9_n_0
    SLICE_X41Y119        LUT6 (Prop_lut6_I5_O)        0.053     4.468 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_3/O
                         net (fo=1, routed)           0.131     4.599    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/pulseheight_trigger20_in
    SLICE_X41Y119        LUT6 (Prop_lut6_I3_O)        0.053     4.652 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_1/O
                         net (fo=3, routed)           0.349     5.001    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/slv_reg8_reg[16][0]
    SLICE_X39Y118        LUT3 (Prop_lut3_I2_O)        0.053     5.054 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count[7]_i_1__0/O
                         net (fo=16, routed)          0.293     5.347    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/SR[0]
    SLICE_X39Y117        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/delay_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.285     6.287    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/hs_clk
    SLICE_X39Y117        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/delay_count_reg[3]/C
                         clock pessimism              0.010     6.297    
                         clock uncertainty           -0.073     6.224    
    SLICE_X39Y117        FDRE (Setup_fdre_C_R)       -0.367     5.857    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/delay_count_reg[3]
  -------------------------------------------------------------------
                         required time                          5.857    
                         arrival time                          -5.347    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.509ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[175]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/delay_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.954ns  (logic 0.573ns (14.491%)  route 3.381ns (85.509%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.287ns = ( 6.287 - 5.000 ) 
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.391     1.393    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hs_clk
    SLICE_X74Y114        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[175]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y114        FDRE (Prop_fdre_C_Q)         0.308     1.701 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[175]/Q
                         net (fo=2, routed)           1.056     2.757    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_13_0[175]
    SLICE_X59Y109        LUT6 (Prop_lut6_I3_O)        0.053     2.810 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_45/O
                         net (fo=1, routed)           0.827     3.637    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_45_n_0
    SLICE_X56Y119        LUT6 (Prop_lut6_I5_O)        0.053     3.690 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_9/O
                         net (fo=1, routed)           0.725     4.415    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_9_n_0
    SLICE_X41Y119        LUT6 (Prop_lut6_I5_O)        0.053     4.468 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_3/O
                         net (fo=1, routed)           0.131     4.599    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/pulseheight_trigger20_in
    SLICE_X41Y119        LUT6 (Prop_lut6_I3_O)        0.053     4.652 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_1/O
                         net (fo=3, routed)           0.349     5.001    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/slv_reg8_reg[16][0]
    SLICE_X39Y118        LUT3 (Prop_lut3_I2_O)        0.053     5.054 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count[7]_i_1__0/O
                         net (fo=16, routed)          0.293     5.347    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/SR[0]
    SLICE_X39Y117        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/delay_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.285     6.287    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/hs_clk
    SLICE_X39Y117        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/delay_count_reg[4]/C
                         clock pessimism              0.010     6.297    
                         clock uncertainty           -0.073     6.224    
    SLICE_X39Y117        FDRE (Setup_fdre_C_R)       -0.367     5.857    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/delay_count_reg[4]
  -------------------------------------------------------------------
                         required time                          5.857    
                         arrival time                          -5.347    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.509ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[175]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/delay_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.954ns  (logic 0.573ns (14.491%)  route 3.381ns (85.509%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.287ns = ( 6.287 - 5.000 ) 
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.391     1.393    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hs_clk
    SLICE_X74Y114        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[175]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y114        FDRE (Prop_fdre_C_Q)         0.308     1.701 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[175]/Q
                         net (fo=2, routed)           1.056     2.757    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_13_0[175]
    SLICE_X59Y109        LUT6 (Prop_lut6_I3_O)        0.053     2.810 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_45/O
                         net (fo=1, routed)           0.827     3.637    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_45_n_0
    SLICE_X56Y119        LUT6 (Prop_lut6_I5_O)        0.053     3.690 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_9/O
                         net (fo=1, routed)           0.725     4.415    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_9_n_0
    SLICE_X41Y119        LUT6 (Prop_lut6_I5_O)        0.053     4.468 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_3/O
                         net (fo=1, routed)           0.131     4.599    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/pulseheight_trigger20_in
    SLICE_X41Y119        LUT6 (Prop_lut6_I3_O)        0.053     4.652 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_1/O
                         net (fo=3, routed)           0.349     5.001    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/slv_reg8_reg[16][0]
    SLICE_X39Y118        LUT3 (Prop_lut3_I2_O)        0.053     5.054 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count[7]_i_1__0/O
                         net (fo=16, routed)          0.293     5.347    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/SR[0]
    SLICE_X39Y117        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/delay_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.285     6.287    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/hs_clk
    SLICE_X39Y117        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/delay_count_reg[5]/C
                         clock pessimism              0.010     6.297    
                         clock uncertainty           -0.073     6.224    
    SLICE_X39Y117        FDRE (Setup_fdre_C_R)       -0.367     5.857    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/delay_count_reg[5]
  -------------------------------------------------------------------
                         required time                          5.857    
                         arrival time                          -5.347    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.509ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[175]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/delay_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.954ns  (logic 0.573ns (14.491%)  route 3.381ns (85.509%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.287ns = ( 6.287 - 5.000 ) 
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.391     1.393    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hs_clk
    SLICE_X74Y114        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[175]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y114        FDRE (Prop_fdre_C_Q)         0.308     1.701 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[175]/Q
                         net (fo=2, routed)           1.056     2.757    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_13_0[175]
    SLICE_X59Y109        LUT6 (Prop_lut6_I3_O)        0.053     2.810 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_45/O
                         net (fo=1, routed)           0.827     3.637    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_45_n_0
    SLICE_X56Y119        LUT6 (Prop_lut6_I5_O)        0.053     3.690 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_9/O
                         net (fo=1, routed)           0.725     4.415    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_9_n_0
    SLICE_X41Y119        LUT6 (Prop_lut6_I5_O)        0.053     4.468 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_3/O
                         net (fo=1, routed)           0.131     4.599    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/pulseheight_trigger20_in
    SLICE_X41Y119        LUT6 (Prop_lut6_I3_O)        0.053     4.652 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_1/O
                         net (fo=3, routed)           0.349     5.001    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/slv_reg8_reg[16][0]
    SLICE_X39Y118        LUT3 (Prop_lut3_I2_O)        0.053     5.054 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count[7]_i_1__0/O
                         net (fo=16, routed)          0.293     5.347    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/SR[0]
    SLICE_X39Y117        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/delay_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.285     6.287    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/hs_clk
    SLICE_X39Y117        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/delay_count_reg[6]/C
                         clock pessimism              0.010     6.297    
                         clock uncertainty           -0.073     6.224    
    SLICE_X39Y117        FDRE (Setup_fdre_C_R)       -0.367     5.857    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/delay_count_reg[6]
  -------------------------------------------------------------------
                         required time                          5.857    
                         arrival time                          -5.347    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.509ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[175]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/delay_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.954ns  (logic 0.573ns (14.491%)  route 3.381ns (85.509%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.287ns = ( 6.287 - 5.000 ) 
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.391     1.393    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hs_clk
    SLICE_X74Y114        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[175]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y114        FDRE (Prop_fdre_C_Q)         0.308     1.701 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[175]/Q
                         net (fo=2, routed)           1.056     2.757    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_13_0[175]
    SLICE_X59Y109        LUT6 (Prop_lut6_I3_O)        0.053     2.810 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_45/O
                         net (fo=1, routed)           0.827     3.637    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_45_n_0
    SLICE_X56Y119        LUT6 (Prop_lut6_I5_O)        0.053     3.690 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_9/O
                         net (fo=1, routed)           0.725     4.415    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_9_n_0
    SLICE_X41Y119        LUT6 (Prop_lut6_I5_O)        0.053     4.468 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_3/O
                         net (fo=1, routed)           0.131     4.599    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/pulseheight_trigger20_in
    SLICE_X41Y119        LUT6 (Prop_lut6_I3_O)        0.053     4.652 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_1/O
                         net (fo=3, routed)           0.349     5.001    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/slv_reg8_reg[16][0]
    SLICE_X39Y118        LUT3 (Prop_lut3_I2_O)        0.053     5.054 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count[7]_i_1__0/O
                         net (fo=16, routed)          0.293     5.347    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/SR[0]
    SLICE_X39Y117        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/delay_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.285     6.287    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/hs_clk
    SLICE_X39Y117        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/delay_count_reg[7]/C
                         clock pessimism              0.010     6.297    
                         clock uncertainty           -0.073     6.224    
    SLICE_X39Y117        FDRE (Setup_fdre_C_R)       -0.367     5.857    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/delay_count_reg[7]
  -------------------------------------------------------------------
                         required time                          5.857    
                         arrival time                          -5.347    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.514ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[175]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.948ns  (logic 0.573ns (14.514%)  route 3.375ns (85.486%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.285ns = ( 6.285 - 5.000 ) 
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.391     1.393    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hs_clk
    SLICE_X74Y114        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[175]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y114        FDRE (Prop_fdre_C_Q)         0.308     1.701 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[175]/Q
                         net (fo=2, routed)           1.056     2.757    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_13_0[175]
    SLICE_X59Y109        LUT6 (Prop_lut6_I3_O)        0.053     2.810 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_45/O
                         net (fo=1, routed)           0.827     3.637    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_45_n_0
    SLICE_X56Y119        LUT6 (Prop_lut6_I5_O)        0.053     3.690 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_9/O
                         net (fo=1, routed)           0.725     4.415    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_9_n_0
    SLICE_X41Y119        LUT6 (Prop_lut6_I5_O)        0.053     4.468 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_3/O
                         net (fo=1, routed)           0.131     4.599    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/pulseheight_trigger20_in
    SLICE_X41Y119        LUT6 (Prop_lut6_I3_O)        0.053     4.652 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_1/O
                         net (fo=3, routed)           0.349     5.001    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/slv_reg8_reg[16][0]
    SLICE_X39Y118        LUT3 (Prop_lut3_I2_O)        0.053     5.054 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count[7]_i_1__0/O
                         net (fo=16, routed)          0.287     5.341    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/SR[0]
    SLICE_X41Y118        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.283     6.285    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/hs_clk
    SLICE_X41Y118        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count_reg[0]/C
                         clock pessimism              0.010     6.295    
                         clock uncertainty           -0.073     6.222    
    SLICE_X41Y118        FDRE (Setup_fdre_C_R)       -0.367     5.855    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count_reg[0]
  -------------------------------------------------------------------
                         required time                          5.855    
                         arrival time                          -5.341    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.514ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[175]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.948ns  (logic 0.573ns (14.514%)  route 3.375ns (85.486%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.285ns = ( 6.285 - 5.000 ) 
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.391     1.393    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hs_clk
    SLICE_X74Y114        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[175]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y114        FDRE (Prop_fdre_C_Q)         0.308     1.701 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[175]/Q
                         net (fo=2, routed)           1.056     2.757    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_13_0[175]
    SLICE_X59Y109        LUT6 (Prop_lut6_I3_O)        0.053     2.810 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_45/O
                         net (fo=1, routed)           0.827     3.637    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_45_n_0
    SLICE_X56Y119        LUT6 (Prop_lut6_I5_O)        0.053     3.690 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_9/O
                         net (fo=1, routed)           0.725     4.415    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_9_n_0
    SLICE_X41Y119        LUT6 (Prop_lut6_I5_O)        0.053     4.468 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_3/O
                         net (fo=1, routed)           0.131     4.599    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/pulseheight_trigger20_in
    SLICE_X41Y119        LUT6 (Prop_lut6_I3_O)        0.053     4.652 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_1/O
                         net (fo=3, routed)           0.349     5.001    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/slv_reg8_reg[16][0]
    SLICE_X39Y118        LUT3 (Prop_lut3_I2_O)        0.053     5.054 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count[7]_i_1__0/O
                         net (fo=16, routed)          0.287     5.341    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/SR[0]
    SLICE_X41Y118        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.283     6.285    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/hs_clk
    SLICE_X41Y118        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count_reg[1]/C
                         clock pessimism              0.010     6.295    
                         clock uncertainty           -0.073     6.222    
    SLICE_X41Y118        FDRE (Setup_fdre_C_R)       -0.367     5.855    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count_reg[1]
  -------------------------------------------------------------------
                         required time                          5.855    
                         arrival time                          -5.341    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.514ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[175]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.948ns  (logic 0.573ns (14.514%)  route 3.375ns (85.486%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.285ns = ( 6.285 - 5.000 ) 
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.391     1.393    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hs_clk
    SLICE_X74Y114        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[175]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y114        FDRE (Prop_fdre_C_Q)         0.308     1.701 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[175]/Q
                         net (fo=2, routed)           1.056     2.757    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_13_0[175]
    SLICE_X59Y109        LUT6 (Prop_lut6_I3_O)        0.053     2.810 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_45/O
                         net (fo=1, routed)           0.827     3.637    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_45_n_0
    SLICE_X56Y119        LUT6 (Prop_lut6_I5_O)        0.053     3.690 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_9/O
                         net (fo=1, routed)           0.725     4.415    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_9_n_0
    SLICE_X41Y119        LUT6 (Prop_lut6_I5_O)        0.053     4.468 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_3/O
                         net (fo=1, routed)           0.131     4.599    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/pulseheight_trigger20_in
    SLICE_X41Y119        LUT6 (Prop_lut6_I3_O)        0.053     4.652 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_1/O
                         net (fo=3, routed)           0.349     5.001    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/slv_reg8_reg[16][0]
    SLICE_X39Y118        LUT3 (Prop_lut3_I2_O)        0.053     5.054 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count[7]_i_1__0/O
                         net (fo=16, routed)          0.287     5.341    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/SR[0]
    SLICE_X41Y118        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.283     6.285    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/hs_clk
    SLICE_X41Y118        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count_reg[2]/C
                         clock pessimism              0.010     6.295    
                         clock uncertainty           -0.073     6.222    
    SLICE_X41Y118        FDRE (Setup_fdre_C_R)       -0.367     5.855    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count_reg[2]
  -------------------------------------------------------------------
                         required time                          5.855    
                         arrival time                          -5.341    
  -------------------------------------------------------------------
                         slack                                  0.514    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[211].BC/count_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[13].MUX_L/dout_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.204ns (51.826%)  route 0.190ns (48.174%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.548     0.550    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[211].BC/hs_clk
    SLICE_X67Y100        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[211].BC/count_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y100        FDRE (Prop_fdre_C_Q)         0.100     0.650 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[211].BC/count_out_reg[14]/Q
                         net (fo=2, routed)           0.190     0.840    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[211].BC/count_out_reg_2[14]
    SLICE_X63Y99         LUT6 (Prop_lut6_I0_O)        0.028     0.868 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[211].BC/dout[14]_i_4/O
                         net (fo=1, routed)           0.000     0.868    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[211].BC/dout[14]_i_4_n_0
    SLICE_X63Y99         MUXF7 (Prop_muxf7_I0_O)      0.059     0.927 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[211].BC/dout_reg[14]_i_2/O
                         net (fo=1, routed)           0.000     0.927    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[211].BC/dout_reg[14]_i_2_n_0
    SLICE_X63Y99         MUXF8 (Prop_muxf8_I0_O)      0.017     0.944 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[211].BC/dout_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     0.944    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[13].MUX_L/D[14]
    SLICE_X63Y99         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[13].MUX_L/dout_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.817     0.819    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[13].MUX_L/hs_clk
    SLICE_X63Y99         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[13].MUX_L/dout_reg[14]/C
                         clock pessimism             -0.008     0.811    
    SLICE_X63Y99         FDRE (Hold_fdre_C_D)         0.070     0.881    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[13].MUX_L/dout_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           0.944    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[178].BC/count_out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[11].MUX_L/dout_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.204ns (51.137%)  route 0.195ns (48.863%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.553     0.555    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[178].BC/hs_clk
    SLICE_X36Y100        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[178].BC/count_out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDRE (Prop_fdre_C_Q)         0.100     0.655 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[178].BC/count_out_reg[23]/Q
                         net (fo=2, routed)           0.195     0.850    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[11].MUX_L/im_counter[178]_36[23]
    SLICE_X37Y98         LUT6 (Prop_lut6_I1_O)        0.028     0.878 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[11].MUX_L/dout[23]_i_4/O
                         net (fo=1, routed)           0.000     0.878    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[11].MUX_L/dout[23]_i_4_n_0
    SLICE_X37Y98         MUXF7 (Prop_muxf7_I0_O)      0.059     0.937 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[11].MUX_L/dout_reg[23]_i_2/O
                         net (fo=1, routed)           0.000     0.937    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[11].MUX_L/dout_reg[23]_i_2_n_0
    SLICE_X37Y98         MUXF8 (Prop_muxf8_I0_O)      0.017     0.954 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[11].MUX_L/dout_reg[23]_i_1/O
                         net (fo=1, routed)           0.000     0.954    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[11].MUX_L/dout_reg[23]_i_1_n_0
    SLICE_X37Y98         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[11].MUX_L/dout_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.824     0.826    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[11].MUX_L/hs_clk
    SLICE_X37Y98         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[11].MUX_L/dout_reg[23]/C
                         clock pessimism             -0.008     0.818    
    SLICE_X37Y98         FDRE (Hold_fdre_C_D)         0.070     0.888    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[11].MUX_L/dout_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[210].BC/count_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[13].MUX_L/dout_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.222ns (55.371%)  route 0.179ns (44.629%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.547     0.549    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[210].BC/hs_clk
    SLICE_X64Y100        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[210].BC/count_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y100        FDRE (Prop_fdre_C_Q)         0.118     0.667 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[210].BC/count_out_reg[10]/Q
                         net (fo=2, routed)           0.179     0.846    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[211].BC/count_out_reg[10]
    SLICE_X65Y98         LUT6 (Prop_lut6_I1_O)        0.028     0.874 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[211].BC/dout[10]_i_4/O
                         net (fo=1, routed)           0.000     0.874    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[211].BC/dout[10]_i_4_n_0
    SLICE_X65Y98         MUXF7 (Prop_muxf7_I0_O)      0.059     0.933 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[211].BC/dout_reg[10]_i_2/O
                         net (fo=1, routed)           0.000     0.933    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[211].BC/dout_reg[10]_i_2_n_0
    SLICE_X65Y98         MUXF8 (Prop_muxf8_I0_O)      0.017     0.950 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[211].BC/dout_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     0.950    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[13].MUX_L/D[10]
    SLICE_X65Y98         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[13].MUX_L/dout_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.817     0.819    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[13].MUX_L/hs_clk
    SLICE_X65Y98         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[13].MUX_L/dout_reg[10]/C
                         clock pessimism             -0.008     0.811    
    SLICE_X65Y98         FDRE (Hold_fdre_C_D)         0.070     0.881    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[13].MUX_L/dout_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[185].ED/FDPE_ED0/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[185].ED/FDPE_ED1/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.100ns (33.563%)  route 0.198ns (66.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.732ns
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.535     0.537    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[185].ED/hs_clk
    SLICE_X53Y130        FDPE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[185].ED/FDPE_ED0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y130        FDPE (Prop_fdpe_C_Q)         0.100     0.637 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[185].ED/FDPE_ED0/Q
                         net (fo=1, routed)           0.198     0.835    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[185].ED/Q1
    SLICE_X58Y130        FDPE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[185].ED/FDPE_ED1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.730     0.732    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[185].ED/hs_clk
    SLICE_X58Y130        FDPE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[185].ED/FDPE_ED1/C
                         clock pessimism             -0.008     0.724    
    SLICE_X58Y130        FDPE (Hold_fdpe_C_D)         0.040     0.764    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[185].ED/FDPE_ED1
  -------------------------------------------------------------------
                         required time                         -0.764    
                         arrival time                           0.835    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[210].BC/count_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[13].MUX_L/dout_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.222ns (54.816%)  route 0.183ns (45.184%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.547     0.549    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[210].BC/hs_clk
    SLICE_X64Y100        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[210].BC/count_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y100        FDRE (Prop_fdre_C_Q)         0.118     0.667 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[210].BC/count_out_reg[8]/Q
                         net (fo=2, routed)           0.183     0.850    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[211].BC/count_out_reg[8]
    SLICE_X65Y99         LUT6 (Prop_lut6_I1_O)        0.028     0.878 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[211].BC/dout[8]_i_4/O
                         net (fo=1, routed)           0.000     0.878    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[211].BC/dout[8]_i_4_n_0
    SLICE_X65Y99         MUXF7 (Prop_muxf7_I0_O)      0.059     0.937 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[211].BC/dout_reg[8]_i_2/O
                         net (fo=1, routed)           0.000     0.937    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[211].BC/dout_reg[8]_i_2_n_0
    SLICE_X65Y99         MUXF8 (Prop_muxf8_I0_O)      0.017     0.954 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[211].BC/dout_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     0.954    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[13].MUX_L/D[8]
    SLICE_X65Y99         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[13].MUX_L/dout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.817     0.819    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[13].MUX_L/hs_clk
    SLICE_X65Y99         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[13].MUX_L/dout_reg[8]/C
                         clock pessimism             -0.008     0.811    
    SLICE_X65Y99         FDRE (Hold_fdre_C_D)         0.070     0.881    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[13].MUX_L/dout_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[234].BC/count_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[14].MUX_L/dout_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.213ns (64.069%)  route 0.119ns (35.931%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.733ns
    Source Clock Delay      (SCD):    0.536ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.534     0.536    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[234].BC/hs_clk
    SLICE_X54Y118        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[234].BC/count_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y118        FDRE (Prop_fdre_C_Q)         0.118     0.654 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[234].BC/count_out_reg[10]/Q
                         net (fo=2, routed)           0.119     0.773    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[235].BC/count_out_reg[10]
    SLICE_X56Y118        LUT6 (Prop_lut6_I1_O)        0.028     0.801 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[235].BC/dout[10]_i_6__0/O
                         net (fo=1, routed)           0.000     0.801    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[235].BC/dout[10]_i_6__0_n_0
    SLICE_X56Y118        MUXF7 (Prop_muxf7_I0_O)      0.050     0.851 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[235].BC/dout_reg[10]_i_3__0/O
                         net (fo=1, routed)           0.000     0.851    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[227].BC/dout_reg[10]
    SLICE_X56Y118        MUXF8 (Prop_muxf8_I1_O)      0.017     0.868 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[227].BC/dout_reg[10]_i_1__0/O
                         net (fo=1, routed)           0.000     0.868    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[14].MUX_L/D[10]
    SLICE_X56Y118        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[14].MUX_L/dout_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.731     0.733    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[14].MUX_L/hs_clk
    SLICE_X56Y118        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[14].MUX_L/dout_reg[10]/C
                         clock pessimism             -0.008     0.725    
    SLICE_X56Y118        FDRE (Hold_fdre_C_D)         0.070     0.795    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[14].MUX_L/dout_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.795    
                         arrival time                           0.868    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[209].BC/count_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[13].MUX_L/dout_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.222ns (54.610%)  route 0.185ns (45.390%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.547     0.549    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[209].BC/hs_clk
    SLICE_X62Y101        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[209].BC/count_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y101        FDRE (Prop_fdre_C_Q)         0.118     0.667 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[209].BC/count_out_reg[11]/Q
                         net (fo=2, routed)           0.185     0.852    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[211].BC/count_out_reg_0[11]
    SLICE_X63Y98         LUT6 (Prop_lut6_I3_O)        0.028     0.880 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[211].BC/dout[11]_i_4/O
                         net (fo=1, routed)           0.000     0.880    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[211].BC/dout[11]_i_4_n_0
    SLICE_X63Y98         MUXF7 (Prop_muxf7_I0_O)      0.059     0.939 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[211].BC/dout_reg[11]_i_2/O
                         net (fo=1, routed)           0.000     0.939    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[211].BC/dout_reg[11]_i_2_n_0
    SLICE_X63Y98         MUXF8 (Prop_muxf8_I0_O)      0.017     0.956 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[211].BC/dout_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     0.956    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[13].MUX_L/D[11]
    SLICE_X63Y98         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[13].MUX_L/dout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.817     0.819    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[13].MUX_L/hs_clk
    SLICE_X63Y98         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[13].MUX_L/dout_reg[11]/C
                         clock pessimism             -0.008     0.811    
    SLICE_X63Y98         FDRE (Hold_fdre_C_D)         0.070     0.881    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[13].MUX_L/dout_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[199].ED/FDPE_ED1/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[199].ED/FDPE_ED2/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.100ns (32.248%)  route 0.210ns (67.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.728ns
    Source Clock Delay      (SCD):    0.532ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.530     0.532    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[199].ED/hs_clk
    SLICE_X56Y127        FDPE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[199].ED/FDPE_ED1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y127        FDPE (Prop_fdpe_C_Q)         0.100     0.632 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[199].ED/FDPE_ED1/Q
                         net (fo=2, routed)           0.210     0.842    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[199].ED/Q2
    SLICE_X53Y125        FDPE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[199].ED/FDPE_ED2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.726     0.728    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[199].ED/hs_clk
    SLICE_X53Y125        FDPE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[199].ED/FDPE_ED2/C
                         clock pessimism             -0.008     0.720    
    SLICE_X53Y125        FDPE (Hold_fdpe_C_D)         0.038     0.758    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[199].ED/FDPE_ED2
  -------------------------------------------------------------------
                         required time                         -0.758    
                         arrival time                           0.842    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[147].ED/FDPE_ED2/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[147]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.838%)  route 0.055ns (30.162%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.746ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.546     0.548    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[147].ED/hs_clk
    SLICE_X75Y112        FDPE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[147].ED/FDPE_ED2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y112        FDPE (Prop_fdpe_C_Q)         0.100     0.648 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[147].ED/FDPE_ED2/Q
                         net (fo=1, routed)           0.055     0.703    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[147].ED/Q3_1
    SLICE_X74Y112        LUT3 (Prop_lut3_I0_O)        0.028     0.731 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[147].ED/masked_chan_trig[147]_i_1/O
                         net (fo=1, routed)           0.000     0.731    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[147].ED_n_0
    SLICE_X74Y112        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[147]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.744     0.746    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hs_clk
    SLICE_X74Y112        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[147]/C
                         clock pessimism             -0.187     0.559    
    SLICE_X74Y112        FDRE (Hold_fdre_C_D)         0.087     0.646    base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[147]
  -------------------------------------------------------------------
                         required time                         -0.646    
                         arrival time                           0.731    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[14].ED/FDPE_ED2/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.838%)  route 0.055ns (30.162%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.633     0.635    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[14].ED/hs_clk
    SLICE_X23Y99         FDPE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[14].ED/FDPE_ED2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y99         FDPE (Prop_fdpe_C_Q)         0.100     0.735 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[14].ED/FDPE_ED2/Q
                         net (fo=1, routed)           0.055     0.790    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[14].ED/Q3
    SLICE_X22Y99         LUT3 (Prop_lut3_I0_O)        0.028     0.818 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[14].ED/masked_chan_trig[14]_i_1/O
                         net (fo=1, routed)           0.000     0.818    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[14].ED_n_2
    SLICE_X22Y99         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.852     0.854    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hs_clk
    SLICE_X22Y99         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[14]/C
                         clock pessimism             -0.208     0.646    
    SLICE_X22Y99         FDRE (Hold_fdre_C_D)         0.087     0.733    base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.733    
                         arrival time                           0.818    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_base_mb_clk_wiz_1_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin                       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     BUFG/I                        n/a            1.600         5.000       3.400      BUFGCTRL_X0Y0       base_mb_i/clk_wiz_1/inst/clkout2_buf/I
Min Period        n/a     GTXE2_CHANNEL/CPLLLOCKDETCLK  n/a            1.538         5.000       3.462      GTXE2_CHANNEL_X0Y1  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/CPLLLOCKDETCLK
Min Period        n/a     GTXE2_CHANNEL/CPLLLOCKDETCLK  n/a            1.538         5.000       3.462      GTXE2_CHANNEL_X0Y0  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/CPLLLOCKDETCLK
Min Period        n/a     GTXE2_COMMON/QPLLLOCKDETCLK   n/a            1.493         5.000       3.507      GTXE2_COMMON_X0Y0   base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_gt_common_i/gtxe2_common_i/QPLLLOCKDETCLK
Min Period        n/a     MMCME2_ADV/CLKOUT1            n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2     base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDPE/C                        n/a            0.750         5.000       4.250      SLICE_X75Y161       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[1]/C
Min Period        n/a     FDPE/C                        n/a            0.750         5.000       4.250      SLICE_X75Y161       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[2]/C
Min Period        n/a     FDRE/C                        n/a            0.750         5.000       4.250      SLICE_X41Y118       base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count_reg[1]/C
Min Period        n/a     FDRE/C                        n/a            0.750         5.000       4.250      SLICE_X41Y118       base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count_reg[2]/C
Min Period        n/a     FDRE/C                        n/a            0.750         5.000       4.250      SLICE_X41Y118       base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1            n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2     base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C                        n/a            0.400         2.500       2.100      SLICE_X88Y173       base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[1]/C
Low Pulse Width   Slow    FDCE/C                        n/a            0.400         2.500       2.100      SLICE_X88Y173       base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[4]/C
Low Pulse Width   Slow    FDCE/C                        n/a            0.400         2.500       2.100      SLICE_X89Y173       base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[7]/C
Low Pulse Width   Fast    FDRE/C                        n/a            0.400         2.500       2.100      SLICE_X85Y176       base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg3/C
Low Pulse Width   Fast    FDRE/C                        n/a            0.400         2.500       2.100      SLICE_X85Y176       base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg5/C
Low Pulse Width   Fast    FDPE/C                        n/a            0.400         2.500       2.100      SLICE_X75Y112       base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[179].ED/FDPE_ED2/C
Low Pulse Width   Fast    FDPE/C                        n/a            0.400         2.500       2.100      SLICE_X67Y111       base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[181].ED/FDPE_ED2/C
Low Pulse Width   Slow    FDRE/C                        n/a            0.400         2.500       2.100      SLICE_X90Y188       base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/mmcm_lock_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C                        n/a            0.400         2.500       2.100      SLICE_X90Y188       base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/mmcm_lock_count_reg[4]/C
Low Pulse Width   Slow    FDPE/C                        n/a            0.400         2.500       2.100      SLICE_X56Y126       base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[197].ED/FDPE_ED2/C
High Pulse Width  Slow    FDRE/C                        n/a            0.350         2.500       2.150      SLICE_X47Y114       base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[137].BC/count_out_reg[10]/C
High Pulse Width  Slow    FDRE/C                        n/a            0.350         2.500       2.150      SLICE_X47Y114       base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[137].BC/count_out_reg[11]/C
High Pulse Width  Slow    FDRE/C                        n/a            0.350         2.500       2.150      SLICE_X47Y113       base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[137].BC/count_out_reg[4]/C
High Pulse Width  Slow    FDRE/C                        n/a            0.350         2.500       2.150      SLICE_X47Y113       base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[137].BC/count_out_reg[5]/C
High Pulse Width  Slow    FDRE/C                        n/a            0.350         2.500       2.150      SLICE_X47Y113       base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[137].BC/count_out_reg[6]/C
High Pulse Width  Slow    FDRE/C                        n/a            0.350         2.500       2.150      SLICE_X47Y113       base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[137].BC/count_out_reg[7]/C
High Pulse Width  Slow    FDRE/C                        n/a            0.350         2.500       2.150      SLICE_X47Y114       base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[137].BC/count_out_reg[8]/C
High Pulse Width  Slow    FDRE/C                        n/a            0.350         2.500       2.150      SLICE_X47Y114       base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[137].BC/count_out_reg[9]/C
High Pulse Width  Slow    FDRE/C                        n/a            0.350         2.500       2.150      SLICE_X42Y115       base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[138].BC/count_out_reg[0]/C
High Pulse Width  Slow    FDRE/C                        n/a            0.350         2.500       2.150      SLICE_X42Y115       base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[138].BC/count_out_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_base_mb_clk_wiz_1_0
  To Clock:  clk_out3_base_mb_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack       93.907ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             93.907ns  (required time - arrival time)
  Source:                 base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_base_mb_clk_wiz_1_0 rise@100.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.680ns  (logic 0.625ns (11.004%)  route 5.055ns (88.996%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 101.483 - 100.000 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.633     1.635    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y160        FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y160        FDRE (Prop_fdre_C_Q)         0.453     2.088 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/Q
                         net (fo=1, routed)           3.782     5.870    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC/io1_i_sync
    SLICE_X36Y66         LUT4 (Prop_lut4_I2_O)        0.102     5.972 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC/OTHER_RATIO_GENERATE.rx_shft_reg_s[7]_i_1/O
                         net (fo=3, routed)           0.907     6.879    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/OTHER_RATIO_GENERATE.Shift_Reg_reg[7][0]
    SLICE_X41Y63         LUT5 (Prop_lut5_I0_O)        0.070     6.949 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/OTHER_RATIO_GENERATE.Shift_Reg[7]_i_1/O
                         net (fo=1, routed)           0.366     7.315    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[0]_0[0]
    SLICE_X42Y62         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000   100.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447   101.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.098    98.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.540    99.889    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113   100.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.481   101.483    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X42Y62         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[7]/C
                         clock pessimism              0.000   101.483    
                         clock uncertainty           -0.147   101.336    
    SLICE_X42Y62         FDRE (Setup_fdre_C_D)       -0.114   101.222    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[7]
  -------------------------------------------------------------------
                         required time                        101.222    
                         arrival time                          -7.315    
  -------------------------------------------------------------------
                         slack                                 93.907    

Slack (MET) :             94.788ns  (required time - arrival time)
  Source:                 base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.rx_shft_reg_mode_0110_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_base_mb_clk_wiz_1_0 rise@100.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.897ns  (logic 0.555ns (11.333%)  route 4.342ns (88.667%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 101.487 - 100.000 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.633     1.635    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y160        FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y160        FDRE (Prop_fdre_C_Q)         0.453     2.088 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/Q
                         net (fo=1, routed)           3.782     5.870    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC/io1_i_sync
    SLICE_X36Y66         LUT4 (Prop_lut4_I2_O)        0.102     5.972 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC/OTHER_RATIO_GENERATE.rx_shft_reg_s[7]_i_1/O
                         net (fo=3, routed)           0.560     6.532    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.rx_shft_reg_s_reg[7]_1[0]
    SLICE_X35Y61         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.rx_shft_reg_mode_0110_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000   100.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447   101.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.098    98.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.540    99.889    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113   100.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.485   101.487    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X35Y61         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.rx_shft_reg_mode_0110_reg[7]/C
                         clock pessimism              0.000   101.487    
                         clock uncertainty           -0.147   101.340    
    SLICE_X35Y61         FDRE (Setup_fdre_C_D)       -0.020   101.320    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.rx_shft_reg_mode_0110_reg[7]
  -------------------------------------------------------------------
                         required time                        101.320    
                         arrival time                          -6.532    
  -------------------------------------------------------------------
                         slack                                 94.788    

Slack (MET) :             94.921ns  (required time - arrival time)
  Source:                 base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.rx_shft_reg_mode_0011_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_base_mb_clk_wiz_1_0 rise@100.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.753ns  (logic 0.555ns (11.676%)  route 4.198ns (88.324%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 101.487 - 100.000 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.633     1.635    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y160        FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y160        FDRE (Prop_fdre_C_Q)         0.453     2.088 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/Q
                         net (fo=1, routed)           3.782     5.870    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC/io1_i_sync
    SLICE_X36Y66         LUT4 (Prop_lut4_I2_O)        0.102     5.972 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC/OTHER_RATIO_GENERATE.rx_shft_reg_s[7]_i_1/O
                         net (fo=3, routed)           0.416     6.388    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.rx_shft_reg_s_reg[7]_1[0]
    SLICE_X34Y61         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.rx_shft_reg_mode_0011_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000   100.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447   101.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.098    98.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.540    99.889    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113   100.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.485   101.487    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X34Y61         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.rx_shft_reg_mode_0011_reg[7]/C
                         clock pessimism              0.000   101.487    
                         clock uncertainty           -0.147   101.340    
    SLICE_X34Y61         FDRE (Setup_fdre_C_D)       -0.030   101.310    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.rx_shft_reg_mode_0011_reg[7]
  -------------------------------------------------------------------
                         required time                        101.310    
                         arrival time                          -6.388    
  -------------------------------------------------------------------
                         slack                                 94.921    

Slack (MET) :             96.928ns  (required time - arrival time)
  Source:                 base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_base_mb_clk_wiz_1_0 rise@100.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.936ns  (logic 0.428ns (14.577%)  route 2.508ns (85.423%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.459ns = ( 101.459 - 100.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.625     1.627    base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_reg[27]_0
    SLICE_X21Y235        FDRE                                         r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y235        FDRE (Prop_fdre_C_Q)         0.269     1.896 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_reg[11]/Q
                         net (fo=4, routed)           0.895     2.791    base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin[11]
    SLICE_X22Y237        LUT6 (Prop_lut6_I2_O)        0.053     2.844 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin[27]_i_7/O
                         net (fo=1, routed)           0.459     3.303    base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin[27]_i_7_n_0
    SLICE_X22Y237        LUT5 (Prop_lut5_I0_O)        0.053     3.356 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin[27]_i_3/O
                         net (fo=28, routed)          1.154     4.510    base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin[27]_i_3_n_0
    SLICE_X21Y232        LUT6 (Prop_lut6_I0_O)        0.053     4.563 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin[3]_i_1/O
                         net (fo=1, routed)           0.000     4.563    base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_1[3]
    SLICE_X21Y232        FDRE                                         r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000   100.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447   101.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.098    98.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.540    99.889    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113   100.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.457   101.459    base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_reg[27]_0
    SLICE_X21Y232        FDRE                                         r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_reg[3]/C
                         clock pessimism              0.145   101.604    
                         clock uncertainty           -0.147   101.457    
    SLICE_X21Y232        FDRE (Setup_fdre_C_D)        0.034   101.491    base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_reg[3]
  -------------------------------------------------------------------
                         required time                        101.491    
                         arrival time                          -4.563    
  -------------------------------------------------------------------
                         slack                                 96.928    

Slack (MET) :             96.930ns  (required time - arrival time)
  Source:                 base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_base_mb_clk_wiz_1_0 rise@100.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.935ns  (logic 0.428ns (14.582%)  route 2.507ns (85.418%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.459ns = ( 101.459 - 100.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.625     1.627    base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_reg[27]_0
    SLICE_X21Y235        FDRE                                         r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y235        FDRE (Prop_fdre_C_Q)         0.269     1.896 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_reg[11]/Q
                         net (fo=4, routed)           0.895     2.791    base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin[11]
    SLICE_X22Y237        LUT6 (Prop_lut6_I2_O)        0.053     2.844 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin[27]_i_7/O
                         net (fo=1, routed)           0.459     3.303    base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin[27]_i_7_n_0
    SLICE_X22Y237        LUT5 (Prop_lut5_I0_O)        0.053     3.356 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin[27]_i_3/O
                         net (fo=28, routed)          1.153     4.509    base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin[27]_i_3_n_0
    SLICE_X21Y232        LUT6 (Prop_lut6_I0_O)        0.053     4.562 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin[2]_i_1/O
                         net (fo=1, routed)           0.000     4.562    base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_1[2]
    SLICE_X21Y232        FDRE                                         r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000   100.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447   101.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.098    98.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.540    99.889    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113   100.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.457   101.459    base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_reg[27]_0
    SLICE_X21Y232        FDRE                                         r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_reg[2]/C
                         clock pessimism              0.145   101.604    
                         clock uncertainty           -0.147   101.457    
    SLICE_X21Y232        FDRE (Setup_fdre_C_D)        0.035   101.492    base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_reg[2]
  -------------------------------------------------------------------
                         required time                        101.492    
                         arrival time                          -4.562    
  -------------------------------------------------------------------
                         slack                                 96.930    

Slack (MET) :             96.944ns  (required time - arrival time)
  Source:                 base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_HANDSHAKE_REQ_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_base_mb_clk_wiz_1_0 rise@100.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.955ns  (logic 0.545ns (18.446%)  route 2.410ns (81.554%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 101.483 - 100.000 ) 
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.590     1.592    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_HANDSHAKE_REQ_AXI_2_SPI_CDC/ext_spi_clk
    SLICE_X44Y65         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_HANDSHAKE_REQ_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y65         FDRE (Prop_fdre_C_Q)         0.282     1.874 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_HANDSHAKE_REQ_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/Q
                         net (fo=8, routed)           0.982     2.856    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/scndry_out
    SLICE_X34Y63         LUT3 (Prop_lut3_I1_O)        0.157     3.013 f  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_i_5/O
                         net (fo=3, routed)           0.418     3.431    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_3_n_0
    SLICE_X32Y63         LUT5 (Prop_lut5_I4_O)        0.053     3.484 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_i_2/O
                         net (fo=9, routed)           1.010     4.494    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/OTHER_RATIO_GENERATE.Shift_Reg_reg[0]
    SLICE_X42Y62         LUT5 (Prop_lut5_I1_O)        0.053     4.547 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/OTHER_RATIO_GENERATE.Shift_Reg[3]_i_1/O
                         net (fo=1, routed)           0.000     4.547    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[0]_0[4]
    SLICE_X42Y62         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000   100.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447   101.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.098    98.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.540    99.889    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113   100.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.481   101.483    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X42Y62         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[3]/C
                         clock pessimism              0.084   101.567    
                         clock uncertainty           -0.147   101.420    
    SLICE_X42Y62         FDRE (Setup_fdre_C_D)        0.071   101.491    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[3]
  -------------------------------------------------------------------
                         required time                        101.491    
                         arrival time                          -4.547    
  -------------------------------------------------------------------
                         slack                                 96.944    

Slack (MET) :             97.003ns  (required time - arrival time)
  Source:                 base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_HANDSHAKE_REQ_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_base_mb_clk_wiz_1_0 rise@100.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.897ns  (logic 0.545ns (18.814%)  route 2.352ns (81.186%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 101.483 - 100.000 ) 
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.590     1.592    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_HANDSHAKE_REQ_AXI_2_SPI_CDC/ext_spi_clk
    SLICE_X44Y65         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_HANDSHAKE_REQ_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y65         FDRE (Prop_fdre_C_Q)         0.282     1.874 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_HANDSHAKE_REQ_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/Q
                         net (fo=8, routed)           0.982     2.856    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/scndry_out
    SLICE_X34Y63         LUT3 (Prop_lut3_I1_O)        0.157     3.013 f  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_i_5/O
                         net (fo=3, routed)           0.418     3.431    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_3_n_0
    SLICE_X32Y63         LUT5 (Prop_lut5_I4_O)        0.053     3.484 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_i_2/O
                         net (fo=9, routed)           0.952     4.436    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/OTHER_RATIO_GENERATE.Shift_Reg_reg[0]
    SLICE_X42Y62         LUT5 (Prop_lut5_I1_O)        0.053     4.489 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/OTHER_RATIO_GENERATE.Shift_Reg[4]_i_1/O
                         net (fo=1, routed)           0.000     4.489    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[0]_0[3]
    SLICE_X42Y62         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000   100.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447   101.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.098    98.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.540    99.889    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113   100.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.481   101.483    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X42Y62         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[4]/C
                         clock pessimism              0.084   101.567    
                         clock uncertainty           -0.147   101.420    
    SLICE_X42Y62         FDRE (Setup_fdre_C_D)        0.072   101.492    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[4]
  -------------------------------------------------------------------
                         required time                        101.492    
                         arrival time                          -4.489    
  -------------------------------------------------------------------
                         slack                                 97.003    

Slack (MET) :             97.033ns  (required time - arrival time)
  Source:                 base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_base_mb_clk_wiz_1_0 rise@100.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.835ns  (logic 0.428ns (15.095%)  route 2.407ns (84.905%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.463ns = ( 101.463 - 100.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.625     1.627    base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_reg[27]_0
    SLICE_X21Y236        FDRE                                         r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y236        FDRE (Prop_fdre_C_Q)         0.269     1.896 f  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_reg[19]/Q
                         net (fo=4, routed)           0.816     2.712    base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin[19]
    SLICE_X22Y233        LUT4 (Prop_lut4_I2_O)        0.053     2.765 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin[27]_i_9/O
                         net (fo=1, routed)           0.468     3.233    base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin[27]_i_9_n_0
    SLICE_X22Y233        LUT6 (Prop_lut6_I5_O)        0.053     3.286 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin[27]_i_4/O
                         net (fo=28, routed)          1.123     4.409    base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin[27]_i_4_n_0
    SLICE_X21Y238        LUT6 (Prop_lut6_I3_O)        0.053     4.462 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin[27]_i_2/O
                         net (fo=1, routed)           0.000     4.462    base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_1[27]
    SLICE_X21Y238        FDRE                                         r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000   100.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447   101.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.098    98.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.540    99.889    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113   100.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.461   101.463    base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_reg[27]_0
    SLICE_X21Y238        FDRE                                         r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_reg[27]/C
                         clock pessimism              0.145   101.608    
                         clock uncertainty           -0.147   101.461    
    SLICE_X21Y238        FDRE (Setup_fdre_C_D)        0.035   101.496    base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_reg[27]
  -------------------------------------------------------------------
                         required time                        101.496    
                         arrival time                          -4.462    
  -------------------------------------------------------------------
                         slack                                 97.033    

Slack (MET) :             97.060ns  (required time - arrival time)
  Source:                 base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_base_mb_clk_wiz_1_0 rise@100.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.804ns  (logic 0.428ns (15.265%)  route 2.376ns (84.735%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.459ns = ( 101.459 - 100.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.625     1.627    base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_reg[27]_0
    SLICE_X21Y235        FDRE                                         r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y235        FDRE (Prop_fdre_C_Q)         0.269     1.896 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_reg[11]/Q
                         net (fo=4, routed)           0.895     2.791    base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin[11]
    SLICE_X22Y237        LUT6 (Prop_lut6_I2_O)        0.053     2.844 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin[27]_i_7/O
                         net (fo=1, routed)           0.459     3.303    base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin[27]_i_7_n_0
    SLICE_X22Y237        LUT5 (Prop_lut5_I0_O)        0.053     3.356 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin[27]_i_3/O
                         net (fo=28, routed)          1.022     4.378    base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin[27]_i_3_n_0
    SLICE_X21Y233        LUT6 (Prop_lut6_I0_O)        0.053     4.431 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin[6]_i_1/O
                         net (fo=1, routed)           0.000     4.431    base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_1[6]
    SLICE_X21Y233        FDRE                                         r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000   100.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447   101.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.098    98.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.540    99.889    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113   100.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.457   101.459    base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_reg[27]_0
    SLICE_X21Y233        FDRE                                         r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_reg[6]/C
                         clock pessimism              0.145   101.604    
                         clock uncertainty           -0.147   101.457    
    SLICE_X21Y233        FDRE (Setup_fdre_C_D)        0.034   101.491    base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_reg[6]
  -------------------------------------------------------------------
                         required time                        101.491    
                         arrival time                          -4.431    
  -------------------------------------------------------------------
                         slack                                 97.060    

Slack (MET) :             97.063ns  (required time - arrival time)
  Source:                 base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_base_mb_clk_wiz_1_0 rise@100.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.802ns  (logic 0.428ns (15.276%)  route 2.374ns (84.724%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.459ns = ( 101.459 - 100.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.625     1.627    base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_reg[27]_0
    SLICE_X21Y235        FDRE                                         r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y235        FDRE (Prop_fdre_C_Q)         0.269     1.896 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_reg[11]/Q
                         net (fo=4, routed)           0.895     2.791    base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin[11]
    SLICE_X22Y237        LUT6 (Prop_lut6_I2_O)        0.053     2.844 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin[27]_i_7/O
                         net (fo=1, routed)           0.459     3.303    base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin[27]_i_7_n_0
    SLICE_X22Y237        LUT5 (Prop_lut5_I0_O)        0.053     3.356 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin[27]_i_3/O
                         net (fo=28, routed)          1.020     4.376    base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin[27]_i_3_n_0
    SLICE_X21Y233        LUT6 (Prop_lut6_I0_O)        0.053     4.429 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin[5]_i_1/O
                         net (fo=1, routed)           0.000     4.429    base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_1[5]
    SLICE_X21Y233        FDRE                                         r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000   100.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447   101.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.098    98.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.540    99.889    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113   100.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.457   101.459    base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_reg[27]_0
    SLICE_X21Y233        FDRE                                         r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_reg[5]/C
                         clock pessimism              0.145   101.604    
                         clock uncertainty           -0.147   101.457    
    SLICE_X21Y233        FDRE (Setup_fdre_C_D)        0.035   101.492    base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_reg[5]
  -------------------------------------------------------------------
                         required time                        101.492    
                         arrival time                          -4.429    
  -------------------------------------------------------------------
                         slack                                 97.063    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.rx_empty_no_fifo_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.rx_empty_no_fifo_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.601ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.599     0.601    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.rx_empty_no_fifo_CDC/ext_spi_clk
    SLICE_X39Y65         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.rx_empty_no_fifo_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.100     0.701 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.rx_empty_no_fifo_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.055     0.756    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.rx_empty_no_fifo_CDC/s_level_out_d1_cdc_to
    SLICE_X39Y65         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.rx_empty_no_fifo_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.816     0.818    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.rx_empty_no_fifo_CDC/ext_spi_clk
    SLICE_X39Y65         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.rx_empty_no_fifo_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.217     0.601    
    SLICE_X39Y65         FDRE (Hold_fdre_C_D)         0.047     0.648    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.rx_empty_no_fifo_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.648    
                         arrival time                           0.756    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.601     0.603    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/ext_spi_clk
    SLICE_X37Y62         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y62         FDRE (Prop_fdre_C_Q)         0.100     0.703 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.055     0.758    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/s_level_out_d1_cdc_to
    SLICE_X37Y62         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.819     0.821    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/ext_spi_clk
    SLICE_X37Y62         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.218     0.603    
    SLICE_X37Y62         FDRE (Hold_fdre_C_D)         0.047     0.650    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.650    
                         arrival time                           0.758    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.601ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.599     0.601    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/ext_spi_clk
    SLICE_X33Y67         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y67         FDRE (Prop_fdre_C_Q)         0.100     0.701 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.055     0.756    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/s_level_out_bus_d2_0
    SLICE_X33Y67         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.816     0.818    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/ext_spi_clk
    SLICE_X33Y67         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism             -0.217     0.601    
    SLICE_X33Y67         FDRE (Hold_fdre_C_D)         0.047     0.648    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                         -0.648    
                         arrival time                           0.756    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.601ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.599     0.601    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/ext_spi_clk
    SLICE_X43Y62         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.100     0.701 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.055     0.756    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/s_level_out_bus_d2_2
    SLICE_X43Y62         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.817     0.819    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/ext_spi_clk
    SLICE_X43Y62         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism             -0.218     0.601    
    SLICE_X43Y62         FDRE (Hold_fdre_C_D)         0.047     0.648    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                         -0.648    
                         arrival time                           0.756    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_sync_reset_ext/sync_posedge.sync0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_sync_reset_ext/sync_posedge.sync1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.639     0.641    base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_sync_reset_ext/sync_posedge.synced_o_reg_1
    SLICE_X21Y231        FDRE                                         r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_sync_reset_ext/sync_posedge.sync0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y231        FDRE (Prop_fdre_C_Q)         0.100     0.741 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_sync_reset_ext/sync_posedge.sync0_reg/Q
                         net (fo=1, routed)           0.055     0.796    base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_sync_reset_ext/sync0
    SLICE_X21Y231        FDRE                                         r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_sync_reset_ext/sync_posedge.sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.862     0.864    base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_sync_reset_ext/sync_posedge.synced_o_reg_1
    SLICE_X21Y231        FDRE                                         r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_sync_reset_ext/sync_posedge.sync1_reg/C
                         clock pessimism             -0.223     0.641    
    SLICE_X21Y231        FDRE (Hold_fdre_C_D)         0.047     0.688    base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_sync_reset_ext/sync_posedge.sync1_reg
  -------------------------------------------------------------------
                         required time                         -0.688    
                         arrival time                           0.796    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.601     0.603    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1_CDC/ext_spi_clk
    SLICE_X35Y65         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y65         FDRE (Prop_fdre_C_Q)         0.100     0.703 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.055     0.758    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1_CDC/s_level_out_d1_cdc_to
    SLICE_X35Y65         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.818     0.820    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1_CDC/ext_spi_clk
    SLICE_X35Y65         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.217     0.603    
    SLICE_X35Y65         FDRE (Hold_fdre_C_D)         0.047     0.650    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.650    
                         arrival time                           0.758    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.601ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.599     0.601    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/ext_spi_clk
    SLICE_X37Y66         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y66         FDRE (Prop_fdre_C_Q)         0.100     0.701 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_1/Q
                         net (fo=1, routed)           0.055     0.756    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Soft_Reset_frm_axi_d1
    SLICE_X37Y66         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.816     0.818    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/ext_spi_clk
    SLICE_X37Y66         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/C
                         clock pessimism             -0.217     0.601    
    SLICE_X37Y66         FDRE (Hold_fdre_C_D)         0.047     0.648    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2
  -------------------------------------------------------------------
                         required time                         -0.648    
                         arrival time                           0.756    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.601ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.599     0.601    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/ext_spi_clk
    SLICE_X39Y65         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.100     0.701 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.055     0.756    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/s_level_out_d1_cdc_to
    SLICE_X39Y65         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.816     0.818    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/ext_spi_clk
    SLICE_X39Y65         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.217     0.601    
    SLICE_X39Y65         FDRE (Hold_fdre_C_D)         0.044     0.645    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.645    
                         arrival time                           0.756    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.100ns (62.180%)  route 0.061ns (37.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.601ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.599     0.601    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/ext_spi_clk
    SLICE_X34Y67         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y67         FDRE (Prop_fdre_C_Q)         0.100     0.701 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.061     0.762    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/s_level_out_bus_d2_1
    SLICE_X34Y67         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.816     0.818    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/ext_spi_clk
    SLICE_X34Y67         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism             -0.217     0.601    
    SLICE_X34Y67         FDRE (Hold_fdre_C_D)         0.047     0.648    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                         -0.648    
                         arrival time                           0.762    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.100ns (62.180%)  route 0.061ns (37.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.604     0.606    base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/slowest_sync_clk
    SLICE_X32Y58         FDRE                                         r  base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDRE (Prop_fdre_C_Q)         0.100     0.706 r  base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.061     0.767    base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/s_level_out_d1_cdc_to
    SLICE_X32Y58         FDRE                                         r  base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.823     0.825    base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/slowest_sync_clk
    SLICE_X32Y58         FDRE                                         r  base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.219     0.606    
    SLICE_X32Y58         FDRE (Hold_fdre_C_D)         0.047     0.653    base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.653    
                         arrival time                           0.767    
  -------------------------------------------------------------------
                         slack                                  0.114    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_base_mb_clk_wiz_1_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.600         100.000     98.400     BUFGCTRL_X0Y1    base_mb_i/clk_wiz_1/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKIN1   n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.gen_kintex7_ext_ref_pll.mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C              n/a            1.249         100.000     98.751     ILOGIC_X0Y160    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X32Y58     base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X32Y58     base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X36Y54     base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X36Y54     base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X31Y58     base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X31Y58     base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       100.000     0.000      MMCME2_ADV_X0Y0  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.gen_kintex7_ext_ref_pll.mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y2  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            10.000        50.000      40.000     MMCME2_ADV_X0Y0  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.gen_kintex7_ext_ref_pll.mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            10.000        50.000      40.000     MMCME2_ADV_X0Y0  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.gen_kintex7_ext_ref_pll.mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         50.000      49.220     SLICE_X22Y58     base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         50.000      49.220     SLICE_X22Y58     base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X36Y54     base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X36Y54     base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X27Y53     base_mb_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X27Y53     base_mb_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X27Y54     base_mb_i/rst_clk_wiz_1_100M/U0/SEQ/core_dec_reg[2]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.400         50.000      49.600     SLICE_X28Y54     base_mb_i/rst_clk_wiz_1_100M/U0/SEQ/from_sys_reg/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            10.000        50.000      40.000     MMCME2_ADV_X0Y0  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.gen_kintex7_ext_ref_pll.mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            10.000        50.000      40.000     MMCME2_ADV_X0Y0  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.gen_kintex7_ext_ref_pll.mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         50.000      49.220     SLICE_X22Y58     base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         50.000      49.220     SLICE_X22Y58     base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X27Y55     base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X27Y55     base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X26Y57     base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X25Y55     base_mb_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X25Y55     base_mb_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X32Y58     base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_ext_fbo
  To Clock:  clk_ext_fbo

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_ext_fbo
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.gen_kintex7_ext_ref_pll.mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.600         100.000     98.400     BUFGCTRL_X0Y12   base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.gen_kintex7_ext_ref_pll.cmp_clk_ext_buf_fb/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.gen_kintex7_ext_ref_pll.mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.gen_kintex7_ext_ref_pll.mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       100.000     0.000      MMCME2_ADV_X0Y0  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.gen_kintex7_ext_ref_pll.mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.gen_kintex7_ext_ref_pll.mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_ext_mul
  To Clock:  clk_ext_mul

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_ext_mul
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.gen_kintex7_ext_ref_pll.mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.600         16.000      14.400     BUFGCTRL_X0Y13   base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.gen_kintex7_ext_ref_pll.cmp_clk_ext_buf_o/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y0  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.gen_kintex7_ext_ref_pll.mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y0  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.gen_kintex7_ext_ref_pll.mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_base_mb_clk_wiz_1_0
  To Clock:  clkfbout_base_mb_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_base_mb_clk_wiz_1_0
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.600         16.000      14.400     BUFGCTRL_X0Y11   base_mb_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         16.000      14.751     MMCME2_ADV_X1Y2  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         16.000      14.751     MMCME2_ADV_X1Y2  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       16.000      84.000     MMCME2_ADV_X1Y2  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       16.000      197.360    MMCME2_ADV_X1Y2  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       14.748ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.886ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.748ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        1.640ns  (logic 0.375ns (22.860%)  route 1.265ns (77.140%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.272ns = ( 19.939 - 16.667 ) 
    Source Clock Delay      (SCD):    3.641ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.729     1.729    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     1.849 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.792     3.641    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X43Y42         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y42         FDCE (Prop_fdce_C_Q)         0.269     3.910 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=14, routed)          0.685     4.596    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X45Y45         LUT6 (Prop_lut6_I4_O)        0.053     4.649 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.194     4.842    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X45Y45         LUT5 (Prop_lut5_I0_O)        0.053     4.895 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.386     5.282    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X44Y44         FDRE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.482    18.149    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    18.262 f  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.677    19.939    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X44Y44         FDRE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.340    20.279    
                         clock uncertainty           -0.035    20.244    
    SLICE_X44Y44         FDRE (Setup_fdre_C_CE)      -0.214    20.030    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         20.030    
                         arrival time                          -5.282    
  -------------------------------------------------------------------
                         slack                                 14.748    

Slack (MET) :             14.996ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.678ns  (logic 0.421ns (25.090%)  route 1.257ns (74.910%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.272ns = ( 36.605 - 33.333 ) 
    Source Clock Delay      (SCD):    3.641ns = ( 20.308 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.729    18.396    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120    18.516 f  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.792    20.308    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X44Y44         FDRE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y44         FDRE (Prop_fdre_C_Q)         0.315    20.623 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.561    21.184    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X42Y43         LUT6 (Prop_lut6_I0_O)        0.053    21.237 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.696    21.933    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X40Y38         LUT6 (Prop_lut6_I0_O)        0.053    21.986 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    21.986    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1_n_0
    SLICE_X40Y38         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.482    34.815    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    34.928 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.677    36.605    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X40Y38         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.340    36.945    
                         clock uncertainty           -0.035    36.910    
    SLICE_X40Y38         FDCE (Setup_fdce_C_D)        0.072    36.982    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.982    
                         arrival time                         -21.986    
  -------------------------------------------------------------------
                         slack                                 14.996    

Slack (MET) :             15.000ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.673ns  (logic 0.421ns (25.165%)  route 1.252ns (74.835%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.272ns = ( 36.605 - 33.333 ) 
    Source Clock Delay      (SCD):    3.641ns = ( 20.308 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.729    18.396    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120    18.516 f  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.792    20.308    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X44Y44         FDRE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y44         FDRE (Prop_fdre_C_Q)         0.315    20.623 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.561    21.184    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X42Y43         LUT6 (Prop_lut6_I0_O)        0.053    21.237 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.691    21.928    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X40Y38         LUT4 (Prop_lut4_I0_O)        0.053    21.981 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    21.981    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1_n_0
    SLICE_X40Y38         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.482    34.815    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    34.928 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.677    36.605    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X40Y38         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.340    36.945    
                         clock uncertainty           -0.035    36.910    
    SLICE_X40Y38         FDCE (Setup_fdce_C_D)        0.071    36.981    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.981    
                         arrival time                         -21.981    
  -------------------------------------------------------------------
                         slack                                 15.000    

Slack (MET) :             15.018ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.676ns  (logic 0.424ns (25.299%)  route 1.252ns (74.701%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.272ns = ( 36.605 - 33.333 ) 
    Source Clock Delay      (SCD):    3.641ns = ( 20.308 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.729    18.396    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120    18.516 f  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.792    20.308    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X44Y44         FDRE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y44         FDRE (Prop_fdre_C_Q)         0.315    20.623 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.561    21.184    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X42Y43         LUT6 (Prop_lut6_I0_O)        0.053    21.237 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.691    21.928    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X40Y38         LUT5 (Prop_lut5_I0_O)        0.056    21.984 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    21.984    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1_n_0
    SLICE_X40Y38         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.482    34.815    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    34.928 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.677    36.605    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X40Y38         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.340    36.945    
                         clock uncertainty           -0.035    36.910    
    SLICE_X40Y38         FDCE (Setup_fdce_C_D)        0.092    37.002    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         37.002    
                         arrival time                         -21.984    
  -------------------------------------------------------------------
                         slack                                 15.018    

Slack (MET) :             15.089ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.556ns  (logic 0.424ns (27.241%)  route 1.133ns (72.759%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.272ns = ( 36.605 - 33.333 ) 
    Source Clock Delay      (SCD):    3.641ns = ( 20.308 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.729    18.396    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120    18.516 f  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.792    20.308    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X44Y44         FDRE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y44         FDRE (Prop_fdre_C_Q)         0.315    20.623 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.561    21.184    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X42Y43         LUT6 (Prop_lut6_I0_O)        0.053    21.237 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.572    21.808    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X39Y38         LUT3 (Prop_lut3_I0_O)        0.056    21.864 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000    21.864    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1_n_0
    SLICE_X39Y38         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.482    34.815    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    34.928 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.677    36.605    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X39Y38         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.340    36.945    
                         clock uncertainty           -0.035    36.910    
    SLICE_X39Y38         FDCE (Setup_fdce_C_D)        0.043    36.953    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.953    
                         arrival time                         -21.864    
  -------------------------------------------------------------------
                         slack                                 15.089    

Slack (MET) :             15.095ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.587ns  (logic 0.421ns (26.536%)  route 1.166ns (73.465%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.272ns = ( 36.605 - 33.333 ) 
    Source Clock Delay      (SCD):    3.641ns = ( 20.308 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.729    18.396    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120    18.516 f  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.792    20.308    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X44Y44         FDRE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y44         FDRE (Prop_fdre_C_Q)         0.315    20.623 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.690    21.313    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X43Y43         LUT6 (Prop_lut6_I4_O)        0.053    21.366 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.476    21.841    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/p_25_out__0
    SLICE_X44Y43         LUT6 (Prop_lut6_I1_O)        0.053    21.894 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    21.894    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X44Y43         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.482    34.815    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    34.928 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.677    36.605    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X44Y43         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C
                         clock pessimism              0.347    36.952    
                         clock uncertainty           -0.035    36.917    
    SLICE_X44Y43         FDCE (Setup_fdce_C_D)        0.072    36.989    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
  -------------------------------------------------------------------
                         required time                         36.989    
                         arrival time                         -21.894    
  -------------------------------------------------------------------
                         slack                                 15.095    

Slack (MET) :             15.129ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.551ns  (logic 0.421ns (27.147%)  route 1.130ns (72.853%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.272ns = ( 36.605 - 33.333 ) 
    Source Clock Delay      (SCD):    3.641ns = ( 20.308 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.729    18.396    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120    18.516 f  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.792    20.308    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X44Y44         FDRE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y44         FDRE (Prop_fdre_C_Q)         0.315    20.623 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.690    21.313    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X43Y43         LUT6 (Prop_lut6_I4_O)        0.053    21.366 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.440    21.806    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/p_25_out__0
    SLICE_X44Y43         LUT6 (Prop_lut6_I1_O)        0.053    21.859 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    21.859    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X44Y43         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.482    34.815    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    34.928 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.677    36.605    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X44Y43         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
                         clock pessimism              0.347    36.952    
                         clock uncertainty           -0.035    36.917    
    SLICE_X44Y43         FDCE (Setup_fdce_C_D)        0.071    36.988    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg
  -------------------------------------------------------------------
                         required time                         36.988    
                         arrival time                         -21.859    
  -------------------------------------------------------------------
                         slack                                 15.129    

Slack (MET) :             15.206ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.469ns  (logic 0.421ns (28.656%)  route 1.048ns (71.344%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.273ns = ( 36.606 - 33.333 ) 
    Source Clock Delay      (SCD):    3.641ns = ( 20.308 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.729    18.396    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120    18.516 f  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.792    20.308    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X44Y44         FDRE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y44         FDRE (Prop_fdre_C_Q)         0.315    20.623 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.561    21.184    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X42Y43         LUT6 (Prop_lut6_I0_O)        0.053    21.237 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.487    21.724    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X38Y39         LUT3 (Prop_lut3_I0_O)        0.053    21.777 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    21.777    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1_n_0
    SLICE_X38Y39         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.482    34.815    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    34.928 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.678    36.606    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X38Y39         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.340    36.946    
                         clock uncertainty           -0.035    36.911    
    SLICE_X38Y39         FDCE (Setup_fdce_C_D)        0.072    36.983    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.983    
                         arrival time                         -21.777    
  -------------------------------------------------------------------
                         slack                                 15.206    

Slack (MET) :             15.210ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.464ns  (logic 0.421ns (28.754%)  route 1.043ns (71.246%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.273ns = ( 36.606 - 33.333 ) 
    Source Clock Delay      (SCD):    3.641ns = ( 20.308 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.729    18.396    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120    18.516 f  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.792    20.308    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X44Y44         FDRE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y44         FDRE (Prop_fdre_C_Q)         0.315    20.623 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.561    21.184    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X42Y43         LUT6 (Prop_lut6_I0_O)        0.053    21.237 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.482    21.719    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X38Y39         LUT2 (Prop_lut2_I0_O)        0.053    21.772 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    21.772    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1_n_0
    SLICE_X38Y39         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.482    34.815    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    34.928 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.678    36.606    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X38Y39         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.340    36.946    
                         clock uncertainty           -0.035    36.911    
    SLICE_X38Y39         FDCE (Setup_fdce_C_D)        0.071    36.982    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.982    
                         arrival time                         -21.772    
  -------------------------------------------------------------------
                         slack                                 15.210    

Slack (MET) :             15.217ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.478ns  (logic 0.430ns (29.090%)  route 1.048ns (70.910%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.273ns = ( 36.606 - 33.333 ) 
    Source Clock Delay      (SCD):    3.641ns = ( 20.308 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.729    18.396    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120    18.516 f  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.792    20.308    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X44Y44         FDRE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y44         FDRE (Prop_fdre_C_Q)         0.315    20.623 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.561    21.184    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X42Y43         LUT6 (Prop_lut6_I0_O)        0.053    21.237 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.487    21.724    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X38Y39         LUT4 (Prop_lut4_I0_O)        0.062    21.786 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    21.786    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1_n_0
    SLICE_X38Y39         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.482    34.815    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    34.928 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.678    36.606    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X38Y39         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.340    36.946    
                         clock uncertainty           -0.035    36.911    
    SLICE_X38Y39         FDCE (Setup_fdce_C_D)        0.092    37.003    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         37.003    
                         arrival time                         -21.786    
  -------------------------------------------------------------------
                         slack                                 15.217    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.701%)  route 0.152ns (60.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.825ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.159ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.782     0.782    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.808 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.718     1.526    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X3Y49          FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDCE (Prop_fdce_C_Q)         0.100     1.626 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[7]/Q
                         net (fo=2, routed)           0.152     1.778    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[7]
    SLICE_X3Y50          FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.909     0.909    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     0.939 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.886     1.825    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X3Y50          FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[6]/C
                         clock pessimism             -0.159     1.666    
    SLICE_X3Y50          FDCE (Hold_fdce_C_D)         0.038     1.704    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
                            (rising edge-triggered cell FDPE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.762ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.350ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.782     0.782    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.808 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.604     1.412    base_mb_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X37Y55         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDCE (Prop_fdce_C_Q)         0.100     1.512 r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/Q
                         net (fo=1, routed)           0.055     1.568    base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[26]
    SLICE_X37Y55         FDPE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.909     0.909    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     0.939 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.823     1.762    base_mb_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X37Y55         FDPE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                         clock pessimism             -0.350     1.412    
    SLICE_X37Y55         FDPE (Hold_fdpe_C_D)         0.047     1.459    base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           1.568    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.100ns (33.337%)  route 0.200ns (66.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.824ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.159ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.782     0.782    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.808 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.718     1.526    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X3Y49          FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDCE (Prop_fdce_C_Q)         0.100     1.626 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[7]/Q
                         net (fo=2, routed)           0.200     1.826    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[7]
    SLICE_X4Y50          FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.909     0.909    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     0.939 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.885     1.824    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X4Y50          FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/C
                         clock pessimism             -0.159     1.665    
    SLICE_X4Y50          FDCE (Hold_fdce_C_D)         0.038     1.703    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.100ns (46.928%)  route 0.113ns (53.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.763ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.319ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.782     0.782    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.808 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.604     1.412    base_mb_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X36Y55         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.100     1.512 r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/Q
                         net (fo=1, routed)           0.113     1.626    base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[3]
    SLICE_X34Y55         FDPE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.909     0.909    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     0.939 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.824     1.763    base_mb_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X34Y55         FDPE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/C
                         clock pessimism             -0.319     1.444    
    SLICE_X34Y55         FDPE (Hold_fdpe_C_D)         0.038     1.482    base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.482    
                         arrival time                           1.626    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.100ns (46.560%)  route 0.115ns (53.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.824ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.319ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.782     0.782    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.808 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.666     1.474    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X3Y52          FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDCE (Prop_fdce_C_Q)         0.100     1.574 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[3]/Q
                         net (fo=2, routed)           0.115     1.689    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[3]
    SLICE_X4Y52          FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.909     0.909    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     0.939 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.885     1.824    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X4Y52          FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[2]/C
                         clock pessimism             -0.319     1.505    
    SLICE_X4Y52          FDCE (Hold_fdce_C_D)         0.038     1.543    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.689    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.100ns (46.387%)  route 0.116ns (53.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.896ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.782     0.782    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.808 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.718     1.526    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X3Y49          FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDCE (Prop_fdce_C_Q)         0.100     1.626 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[12]/Q
                         net (fo=2, routed)           0.116     1.742    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[12]
    SLICE_X4Y49          FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.909     0.909    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     0.939 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.957     1.896    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X4Y49          FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/C
                         clock pessimism             -0.339     1.557    
    SLICE_X4Y49          FDCE (Hold_fdce_C_D)         0.038     1.595    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.745%)  route 0.101ns (50.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.833ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.782     0.782    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.808 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.655     1.463    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Dbg_Clk
    SLICE_X36Y41         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDCE (Prop_fdce_C_Q)         0.100     1.563 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.101     1.664    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU_n_0
    SLICE_X37Y40         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.909     0.909    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     0.939 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.894     1.833    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X37Y40         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]/C
                         clock pessimism             -0.356     1.477    
    SLICE_X37Y40         FDCE (Hold_fdce_C_D)         0.038     1.515    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_46/D
                            (rising edge-triggered cell SRL16E clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.091ns (36.566%)  route 0.158ns (63.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.761ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.319ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.782     0.782    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.808 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.604     1.412    base_mb_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X37Y55         FDPE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDPE (Prop_fdpe_C_Q)         0.091     1.503 r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/Q
                         net (fo=1, routed)           0.158     1.661    base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[25]
    SLICE_X38Y55         SRL16E                                       r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_46/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.909     0.909    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     0.939 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.822     1.761    base_mb_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X38Y55         SRL16E                                       r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_46/CLK
                         clock pessimism             -0.319     1.442    
    SLICE_X38Y55         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     1.506    base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_46
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.661    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.171ns (70.080%)  route 0.073ns (29.920%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.831ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.782     0.782    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.808 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.653     1.461    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X40Y38         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDCE (Prop_fdce_C_Q)         0.107     1.568 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/Q
                         net (fo=16, routed)          0.073     1.641    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/A3
    SLICE_X40Y38         LUT6 (Prop_lut6_I2_O)        0.064     1.705 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.705    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1_n_0
    SLICE_X40Y38         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.909     0.909    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     0.939 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.892     1.831    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X40Y38         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism             -0.370     1.461    
    SLICE_X40Y38         FDCE (Hold_fdce_C_D)         0.087     1.548    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.157ns (71.734%)  route 0.062ns (28.266%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.832ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.782     0.782    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.808 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.654     1.462    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X43Y46         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDCE (Prop_fdce_C_Q)         0.091     1.553 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[3]/Q
                         net (fo=6, routed)           0.062     1.615    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/A3
    SLICE_X43Y46         LUT6 (Prop_lut6_I0_O)        0.066     1.681 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.681    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in__0[4]
    SLICE_X43Y46         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.909     0.909    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     0.939 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.893     1.832    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X43Y46         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[4]/C
                         clock pessimism             -0.370     1.462    
    SLICE_X43Y46         FDCE (Hold_fdce_C_D)         0.060     1.522    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  0.159    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            1.600         33.333      31.733     BUFGCTRL_X0Y7  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDCE/C       n/a            0.750         33.333      32.583     SLICE_X46Y40   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[14]/C
Min Period        n/a     FDCE/C       n/a            0.750         33.333      32.583     SLICE_X46Y40   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[15]/C
Min Period        n/a     FDCE/C       n/a            0.750         33.333      32.583     SLICE_X45Y40   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_reg[14]/C
Min Period        n/a     FDCE/C       n/a            0.750         33.333      32.583     SLICE_X43Y46   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[3]/C
Min Period        n/a     FDRE/C       n/a            0.750         33.333      32.583     SLICE_X38Y55   base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[11]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_47/C
Min Period        n/a     FDPE/C       n/a            0.750         33.333      32.583     SLICE_X37Y55   base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
Min Period        n/a     FDRE/C       n/a            0.750         33.333      32.583     SLICE_X38Y55   base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[27]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_36/C
Min Period        n/a     FDPE/C       n/a            0.750         33.333      32.583     SLICE_X39Y55   base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
Min Period        n/a     FDRE/C       n/a            0.750         33.333      32.583     SLICE_X38Y55   base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[4]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_38/C
Low Pulse Width   Slow    SRLC16E/CLK  n/a            0.780         16.666      15.886     SLICE_X14Y40   base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.780         16.667      15.886     SLICE_X38Y55   base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_46/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.780         16.667      15.886     SLICE_X38Y55   base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_35/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.780         16.667      15.886     SLICE_X38Y55   base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_37/CLK
Low Pulse Width   Slow    SRLC16E/CLK  n/a            0.780         16.667      15.886     SLICE_X20Y40   base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.780         16.667      15.887     SLICE_X38Y55   base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_46/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.780         16.667      15.887     SLICE_X38Y55   base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_35/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.780         16.667      15.887     SLICE_X38Y55   base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_37/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.780         16.667      15.887     SLICE_X38Y40   base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.780         16.667      15.887     SLICE_X38Y40   base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.780         16.666      15.886     SLICE_X38Y55   base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_46/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.780         16.666      15.886     SLICE_X38Y55   base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_46/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.780         16.666      15.886     SLICE_X38Y55   base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_35/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.780         16.666      15.886     SLICE_X38Y55   base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_35/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.780         16.666      15.886     SLICE_X38Y55   base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_37/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.780         16.666      15.886     SLICE_X38Y55   base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_37/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.780         16.666      15.886     SLICE_X38Y40   base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.780         16.666      15.886     SLICE_X38Y40   base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.780         16.666      15.886     SLICE_X40Y40   base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.780         16.666      15.886     SLICE_X40Y40   base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       12.344ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.266ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.344ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.018ns  (logic 0.474ns (11.798%)  route 3.544ns (88.202%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.317ns = ( 36.650 - 33.333 ) 
    Source Clock Delay      (SCD):    3.692ns = ( 20.358 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.779    18.445    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    18.565 f  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.793    20.358    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X44Y49         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDCE (Prop_fdce_C_Q)         0.315    20.673 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=11, routed)          1.253    21.926    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[5]
    SLICE_X41Y43         LUT3 (Prop_lut3_I2_O)        0.053    21.979 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.460    22.439    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X41Y42         LUT4 (Prop_lut4_I3_O)        0.053    22.492 f  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.608    23.100    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X41Y40         LUT5 (Prop_lut5_I0_O)        0.053    23.153 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.223    24.376    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X34Y43         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.523    34.856    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    34.969 r  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.681    36.650    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X34Y43         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/C
                         clock pessimism              0.349    36.999    
                         clock uncertainty           -0.035    36.964    
    SLICE_X34Y43         FDCE (Setup_fdce_C_CE)      -0.244    36.720    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         36.720    
                         arrival time                         -24.376    
  -------------------------------------------------------------------
                         slack                                 12.344    

Slack (MET) :             12.344ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.018ns  (logic 0.474ns (11.798%)  route 3.544ns (88.202%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.317ns = ( 36.650 - 33.333 ) 
    Source Clock Delay      (SCD):    3.692ns = ( 20.358 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.779    18.445    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    18.565 f  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.793    20.358    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X44Y49         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDCE (Prop_fdce_C_Q)         0.315    20.673 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=11, routed)          1.253    21.926    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[5]
    SLICE_X41Y43         LUT3 (Prop_lut3_I2_O)        0.053    21.979 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.460    22.439    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X41Y42         LUT4 (Prop_lut4_I3_O)        0.053    22.492 f  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.608    23.100    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X41Y40         LUT5 (Prop_lut5_I0_O)        0.053    23.153 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.223    24.376    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X34Y43         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.523    34.856    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    34.969 r  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.681    36.650    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X34Y43         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.349    36.999    
                         clock uncertainty           -0.035    36.964    
    SLICE_X34Y43         FDCE (Setup_fdce_C_CE)      -0.244    36.720    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         36.720    
                         arrival time                         -24.376    
  -------------------------------------------------------------------
                         slack                                 12.344    

Slack (MET) :             12.454ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.907ns  (logic 0.474ns (12.131%)  route 3.433ns (87.869%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.317ns = ( 36.650 - 33.333 ) 
    Source Clock Delay      (SCD):    3.692ns = ( 20.358 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.779    18.445    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    18.565 f  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.793    20.358    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X44Y49         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDCE (Prop_fdce_C_Q)         0.315    20.673 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=11, routed)          1.253    21.926    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[5]
    SLICE_X41Y43         LUT3 (Prop_lut3_I2_O)        0.053    21.979 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.460    22.439    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X41Y42         LUT4 (Prop_lut4_I3_O)        0.053    22.492 f  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.608    23.100    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X41Y40         LUT5 (Prop_lut5_I0_O)        0.053    23.153 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.113    24.266    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X33Y41         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.523    34.856    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    34.969 r  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.681    36.650    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X33Y41         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.349    36.999    
                         clock uncertainty           -0.035    36.964    
    SLICE_X33Y41         FDCE (Setup_fdce_C_CE)      -0.244    36.720    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.720    
                         arrival time                         -24.266    
  -------------------------------------------------------------------
                         slack                                 12.454    

Slack (MET) :             12.457ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.905ns  (logic 0.474ns (12.140%)  route 3.431ns (87.860%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.317ns = ( 36.650 - 33.333 ) 
    Source Clock Delay      (SCD):    3.692ns = ( 20.358 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.779    18.445    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    18.565 f  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.793    20.358    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X44Y49         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDCE (Prop_fdce_C_Q)         0.315    20.673 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=11, routed)          1.253    21.926    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[5]
    SLICE_X41Y43         LUT3 (Prop_lut3_I2_O)        0.053    21.979 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.460    22.439    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X41Y42         LUT4 (Prop_lut4_I3_O)        0.053    22.492 f  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.608    23.100    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X41Y40         LUT5 (Prop_lut5_I0_O)        0.053    23.153 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.110    24.263    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X34Y41         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.523    34.856    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    34.969 r  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.681    36.650    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X34Y41         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.349    36.999    
                         clock uncertainty           -0.035    36.964    
    SLICE_X34Y41         FDCE (Setup_fdce_C_CE)      -0.244    36.720    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         36.720    
                         arrival time                         -24.263    
  -------------------------------------------------------------------
                         slack                                 12.457    

Slack (MET) :             12.457ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.905ns  (logic 0.474ns (12.140%)  route 3.431ns (87.860%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.317ns = ( 36.650 - 33.333 ) 
    Source Clock Delay      (SCD):    3.692ns = ( 20.358 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.779    18.445    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    18.565 f  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.793    20.358    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X44Y49         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDCE (Prop_fdce_C_Q)         0.315    20.673 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=11, routed)          1.253    21.926    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[5]
    SLICE_X41Y43         LUT3 (Prop_lut3_I2_O)        0.053    21.979 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.460    22.439    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X41Y42         LUT4 (Prop_lut4_I3_O)        0.053    22.492 f  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.608    23.100    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X41Y40         LUT5 (Prop_lut5_I0_O)        0.053    23.153 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.110    24.263    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X34Y41         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.523    34.856    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    34.969 r  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.681    36.650    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X34Y41         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.349    36.999    
                         clock uncertainty           -0.035    36.964    
    SLICE_X34Y41         FDCE (Setup_fdce_C_CE)      -0.244    36.720    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         36.720    
                         arrival time                         -24.263    
  -------------------------------------------------------------------
                         slack                                 12.457    

Slack (MET) :             12.567ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.793ns  (logic 0.474ns (12.495%)  route 3.319ns (87.505%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.316ns = ( 36.649 - 33.333 ) 
    Source Clock Delay      (SCD):    3.692ns = ( 20.358 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.779    18.445    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    18.565 f  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.793    20.358    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X44Y49         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDCE (Prop_fdce_C_Q)         0.315    20.673 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=11, routed)          1.253    21.926    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[5]
    SLICE_X41Y43         LUT3 (Prop_lut3_I2_O)        0.053    21.979 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.460    22.439    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X41Y42         LUT4 (Prop_lut4_I3_O)        0.053    22.492 f  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.608    23.100    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X41Y40         LUT5 (Prop_lut5_I0_O)        0.053    23.153 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.999    24.152    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X34Y40         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.523    34.856    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    34.969 r  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.680    36.649    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X34Y40         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.349    36.998    
                         clock uncertainty           -0.035    36.963    
    SLICE_X34Y40         FDCE (Setup_fdce_C_CE)      -0.244    36.719    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.719    
                         arrival time                         -24.152    
  -------------------------------------------------------------------
                         slack                                 12.567    

Slack (MET) :             12.777ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.582ns  (logic 0.474ns (13.234%)  route 3.108ns (86.766%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.315ns = ( 36.648 - 33.333 ) 
    Source Clock Delay      (SCD):    3.692ns = ( 20.358 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.779    18.445    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    18.565 f  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.793    20.358    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X44Y49         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDCE (Prop_fdce_C_Q)         0.315    20.673 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=11, routed)          1.253    21.926    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[5]
    SLICE_X41Y43         LUT3 (Prop_lut3_I2_O)        0.053    21.979 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.460    22.439    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X41Y42         LUT4 (Prop_lut4_I3_O)        0.053    22.492 f  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.608    23.100    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X41Y40         LUT5 (Prop_lut5_I0_O)        0.053    23.153 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.787    23.940    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X33Y38         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.523    34.856    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    34.969 r  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.679    36.648    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X33Y38         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.349    36.997    
                         clock uncertainty           -0.035    36.962    
    SLICE_X33Y38         FDCE (Setup_fdce_C_CE)      -0.244    36.718    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.718    
                         arrival time                         -23.940    
  -------------------------------------------------------------------
                         slack                                 12.777    

Slack (MET) :             12.854ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.505ns  (logic 0.474ns (13.525%)  route 3.031ns (86.475%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.314ns = ( 36.647 - 33.333 ) 
    Source Clock Delay      (SCD):    3.692ns = ( 20.358 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.779    18.445    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    18.565 f  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.793    20.358    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X44Y49         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDCE (Prop_fdce_C_Q)         0.315    20.673 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=11, routed)          1.253    21.926    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[5]
    SLICE_X41Y43         LUT3 (Prop_lut3_I2_O)        0.053    21.979 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.460    22.439    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X41Y42         LUT4 (Prop_lut4_I3_O)        0.053    22.492 f  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.608    23.100    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X41Y40         LUT5 (Prop_lut5_I0_O)        0.053    23.153 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.710    23.863    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X36Y38         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.523    34.856    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    34.969 r  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.678    36.647    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X36Y38         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.349    36.996    
                         clock uncertainty           -0.035    36.961    
    SLICE_X36Y38         FDCE (Setup_fdce_C_CE)      -0.244    36.717    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.717    
                         arrival time                         -23.863    
  -------------------------------------------------------------------
                         slack                                 12.854    

Slack (MET) :             13.011ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.347ns  (logic 0.618ns (18.466%)  route 2.729ns (81.534%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.314ns = ( 36.647 - 33.333 ) 
    Source Clock Delay      (SCD):    3.692ns = ( 20.358 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.779    18.445    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    18.565 f  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.793    20.358    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X44Y49         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDCE (Prop_fdce_C_Q)         0.289    20.647 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/Q
                         net (fo=14, routed)          1.274    21.922    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[1]
    SLICE_X41Y43         LUT3 (Prop_lut3_I2_O)        0.164    22.086 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=8, routed)           0.941    23.027    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[6]
    SLICE_X41Y40         LUT5 (Prop_lut5_I2_O)        0.165    23.192 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.513    23.705    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X34Y37         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.523    34.856    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    34.969 r  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.678    36.647    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X34Y37         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.349    36.996    
                         clock uncertainty           -0.035    36.961    
    SLICE_X34Y37         FDCE (Setup_fdce_C_CE)      -0.244    36.717    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.717    
                         arrival time                         -23.705    
  -------------------------------------------------------------------
                         slack                                 13.011    

Slack (MET) :             13.011ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.347ns  (logic 0.618ns (18.466%)  route 2.729ns (81.534%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.314ns = ( 36.647 - 33.333 ) 
    Source Clock Delay      (SCD):    3.692ns = ( 20.358 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.779    18.445    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    18.565 f  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.793    20.358    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X44Y49         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDCE (Prop_fdce_C_Q)         0.289    20.647 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/Q
                         net (fo=14, routed)          1.274    21.922    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[1]
    SLICE_X41Y43         LUT3 (Prop_lut3_I2_O)        0.164    22.086 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=8, routed)           0.941    23.027    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[6]
    SLICE_X41Y40         LUT5 (Prop_lut5_I2_O)        0.165    23.192 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.513    23.705    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X34Y37         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.523    34.856    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    34.969 r  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.678    36.647    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X34Y37         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              0.349    36.996    
                         clock uncertainty           -0.035    36.961    
    SLICE_X34Y37         FDCE (Setup_fdce_C_CE)      -0.244    36.717    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         36.717    
                         arrival time                         -23.705    
  -------------------------------------------------------------------
                         slack                                 13.011    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.128ns (47.492%)  route 0.142ns (52.508%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.869ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.814     0.814    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.840 r  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.654     1.494    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X43Y45         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDCE (Prop_fdce_C_Q)         0.100     1.594 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.142     1.735    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X43Y45         LUT3 (Prop_lut3_I2_O)        0.028     1.763 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.763    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X43Y45         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.946     0.946    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     0.976 r  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.893     1.869    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X43Y45         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.375     1.494    
    SLICE_X43Y45         FDCE (Hold_fdce_C_D)         0.060     1.554    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.146ns (49.073%)  route 0.152ns (50.927%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.871ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.814     0.814    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.840 r  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.656     1.496    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X40Y49         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDCE (Prop_fdce_C_Q)         0.118     1.614 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.152     1.765    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X40Y49         LUT3 (Prop_lut3_I2_O)        0.028     1.793 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.793    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X40Y49         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.946     0.946    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     0.976 r  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.895     1.871    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X40Y49         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.375     1.496    
    SLICE_X40Y49         FDCE (Hold_fdce_C_D)         0.087     1.583    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.515ns  (logic 0.135ns (26.232%)  route 0.380ns (73.768%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.869ns = ( 18.535 - 16.667 ) 
    Source Clock Delay      (SCD):    1.443ns = ( 18.109 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.814    17.480    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    17.506 f  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.603    18.109    base_mb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X41Y53         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDCE (Prop_fdce_C_Q)         0.107    18.216 r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.259    18.475    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[0]
    SLICE_X43Y49         LUT5 (Prop_lut5_I1_O)        0.028    18.503 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.121    18.624    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X44Y49         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.946    17.612    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    17.642 f  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.893    18.535    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X44Y49         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.164    18.371    
    SLICE_X44Y49         FDCE (Hold_fdce_C_CE)        0.036    18.407    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -18.407    
                         arrival time                          18.624    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.515ns  (logic 0.135ns (26.232%)  route 0.380ns (73.768%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.869ns = ( 18.535 - 16.667 ) 
    Source Clock Delay      (SCD):    1.443ns = ( 18.109 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.814    17.480    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    17.506 f  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.603    18.109    base_mb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X41Y53         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDCE (Prop_fdce_C_Q)         0.107    18.216 r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.259    18.475    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[0]
    SLICE_X43Y49         LUT5 (Prop_lut5_I1_O)        0.028    18.503 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.121    18.624    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X44Y49         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.946    17.612    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    17.642 f  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.893    18.535    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X44Y49         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.164    18.371    
    SLICE_X44Y49         FDCE (Hold_fdce_C_CE)        0.036    18.407    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -18.407    
                         arrival time                          18.624    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.515ns  (logic 0.135ns (26.232%)  route 0.380ns (73.768%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.869ns = ( 18.535 - 16.667 ) 
    Source Clock Delay      (SCD):    1.443ns = ( 18.109 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.814    17.480    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    17.506 f  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.603    18.109    base_mb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X41Y53         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDCE (Prop_fdce_C_Q)         0.107    18.216 r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.259    18.475    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[0]
    SLICE_X43Y49         LUT5 (Prop_lut5_I1_O)        0.028    18.503 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.121    18.624    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X44Y49         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.946    17.612    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    17.642 f  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.893    18.535    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X44Y49         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.164    18.371    
    SLICE_X44Y49         FDCE (Hold_fdce_C_CE)        0.036    18.407    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -18.407    
                         arrival time                          18.624    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.515ns  (logic 0.135ns (26.232%)  route 0.380ns (73.768%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.869ns = ( 18.535 - 16.667 ) 
    Source Clock Delay      (SCD):    1.443ns = ( 18.109 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.814    17.480    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    17.506 f  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.603    18.109    base_mb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X41Y53         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDCE (Prop_fdce_C_Q)         0.107    18.216 r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.259    18.475    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[0]
    SLICE_X43Y49         LUT5 (Prop_lut5_I1_O)        0.028    18.503 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.121    18.624    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X44Y49         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.946    17.612    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    17.642 f  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.893    18.535    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X44Y49         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.164    18.371    
    SLICE_X44Y49         FDCE (Hold_fdce_C_CE)        0.036    18.407    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -18.407    
                         arrival time                          18.624    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.515ns  (logic 0.135ns (26.232%)  route 0.380ns (73.768%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.869ns = ( 18.535 - 16.667 ) 
    Source Clock Delay      (SCD):    1.443ns = ( 18.109 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.814    17.480    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    17.506 f  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.603    18.109    base_mb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X41Y53         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDCE (Prop_fdce_C_Q)         0.107    18.216 r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.259    18.475    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[0]
    SLICE_X43Y49         LUT5 (Prop_lut5_I1_O)        0.028    18.503 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.121    18.624    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X44Y49         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.946    17.612    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    17.642 f  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.893    18.535    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X44Y49         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.164    18.371    
    SLICE_X44Y49         FDCE (Hold_fdce_C_CE)        0.036    18.407    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -18.407    
                         arrival time                          18.624    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.515ns  (logic 0.135ns (26.232%)  route 0.380ns (73.768%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.869ns = ( 18.535 - 16.667 ) 
    Source Clock Delay      (SCD):    1.443ns = ( 18.109 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.814    17.480    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    17.506 f  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.603    18.109    base_mb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X41Y53         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDCE (Prop_fdce_C_Q)         0.107    18.216 r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.259    18.475    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[0]
    SLICE_X43Y49         LUT5 (Prop_lut5_I1_O)        0.028    18.503 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.121    18.624    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X44Y49         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.946    17.612    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    17.642 f  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.893    18.535    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X44Y49         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.164    18.371    
    SLICE_X44Y49         FDCE (Hold_fdce_C_CE)        0.036    18.407    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -18.407    
                         arrival time                          18.624    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.515ns  (logic 0.135ns (26.232%)  route 0.380ns (73.768%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.869ns = ( 18.535 - 16.667 ) 
    Source Clock Delay      (SCD):    1.443ns = ( 18.109 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.814    17.480    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    17.506 f  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.603    18.109    base_mb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X41Y53         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDCE (Prop_fdce_C_Q)         0.107    18.216 r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.259    18.475    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[0]
    SLICE_X43Y49         LUT5 (Prop_lut5_I1_O)        0.028    18.503 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.121    18.624    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X44Y49         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.946    17.612    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    17.642 f  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.893    18.535    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X44Y49         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.164    18.371    
    SLICE_X44Y49         FDCE (Hold_fdce_C_CE)        0.036    18.407    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -18.407    
                         arrival time                          18.624    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.515ns  (logic 0.135ns (26.232%)  route 0.380ns (73.768%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.869ns = ( 18.535 - 16.667 ) 
    Source Clock Delay      (SCD):    1.443ns = ( 18.109 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.814    17.480    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    17.506 f  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.603    18.109    base_mb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X41Y53         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDCE (Prop_fdce_C_Q)         0.107    18.216 r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.259    18.475    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[0]
    SLICE_X43Y49         LUT5 (Prop_lut5_I1_O)        0.028    18.503 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.121    18.624    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X44Y49         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.946    17.612    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    17.642 f  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.893    18.535    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X44Y49         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.164    18.371    
    SLICE_X44Y49         FDCE (Hold_fdce_C_CE)        0.036    18.407    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]
  -------------------------------------------------------------------
                         required time                        -18.407    
                         arrival time                          18.624    
  -------------------------------------------------------------------
                         slack                                  0.217    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I    n/a            1.600         33.333      31.733     BUFGCTRL_X0Y8  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/I
Min Period        n/a     FDCE/C    n/a            0.750         33.333      32.583     SLICE_X45Y49   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C
Min Period        n/a     FDCE/C    n/a            0.750         33.333      32.583     SLICE_X45Y49   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C
Min Period        n/a     FDCE/C    n/a            0.750         33.333      32.583     SLICE_X45Y49   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C
Min Period        n/a     FDCE/C    n/a            0.750         33.333      32.583     SLICE_X45Y49   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C
Min Period        n/a     FDCE/C    n/a            0.750         33.333      32.583     SLICE_X43Y45   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
Min Period        n/a     FDCE/C    n/a            0.750         33.333      32.583     SLICE_X44Y49   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
Min Period        n/a     FDCE/C    n/a            0.750         33.333      32.583     SLICE_X44Y49   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
Min Period        n/a     FDCE/C    n/a            0.750         33.333      32.583     SLICE_X44Y49   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
Min Period        n/a     FDCE/C    n/a            0.750         33.333      32.583     SLICE_X44Y49   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.400         16.666      16.266     SLICE_X44Y49   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.400         16.666      16.266     SLICE_X44Y49   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.400         16.666      16.266     SLICE_X44Y49   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.400         16.666      16.266     SLICE_X44Y49   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.400         16.667      16.267     SLICE_X45Y49   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.400         16.667      16.267     SLICE_X45Y49   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.400         16.667      16.267     SLICE_X45Y49   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.400         16.667      16.267     SLICE_X45Y49   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.400         16.667      16.267     SLICE_X43Y45   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.400         16.667      16.267     SLICE_X44Y49   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
High Pulse Width  Slow    FDPE/PRE  n/a            0.400         16.667      16.267     SLICE_X42Y49   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         16.667      16.267     SLICE_X42Y49   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
High Pulse Width  Fast    FDCE/C    n/a            0.350         16.666      16.316     SLICE_X45Y49   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
High Pulse Width  Fast    FDCE/C    n/a            0.350         16.666      16.316     SLICE_X45Y49   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C
High Pulse Width  Fast    FDCE/C    n/a            0.350         16.666      16.316     SLICE_X45Y49   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C
High Pulse Width  Fast    FDCE/C    n/a            0.350         16.666      16.316     SLICE_X45Y49   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C
High Pulse Width  Fast    FDCE/C    n/a            0.350         16.666      16.316     SLICE_X45Y49   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C
High Pulse Width  Fast    FDCE/C    n/a            0.350         16.666      16.316     SLICE_X45Y49   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C
High Pulse Width  Fast    FDCE/C    n/a            0.350         16.666      16.316     SLICE_X45Y49   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C
High Pulse Width  Fast    FDCE/C    n/a            0.350         16.666      16.316     SLICE_X45Y49   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  mgt_clk_0_clk_p
  To Clock:  mgt_clk_0_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        6.828ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.828ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mgt_clk_0_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mgt_clk_0_clk_p rise@8.000ns - mgt_clk_0_clk_p rise@0.000ns)
  Data Path Delay:        1.208ns  (logic 1.208ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.986ns = ( 11.986 - 8.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    1.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgt_clk_0_clk_p rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.962     3.647    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.120     3.767 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=20, routed)          1.445     5.212    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X98Y155        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y155        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.208     6.420 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     6.420    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X98Y155        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock mgt_clk_0_clk_p rise edge)
                                                      8.000     8.000 r  
    H6                                                0.000     8.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.928    10.545    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.113    10.658 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=20, routed)          1.328    11.986    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X98Y155        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[95]/C
                         clock pessimism              1.226    13.212    
                         clock uncertainty           -0.035    13.176    
    SLICE_X98Y155        FDRE (Setup_fdre_C_D)        0.071    13.247    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         13.247    
                         arrival time                          -6.420    
  -------------------------------------------------------------------
                         slack                                  6.828    

Slack (MET) :             6.828ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mgt_clk_0_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mgt_clk_0_clk_p rise@8.000ns - mgt_clk_0_clk_p rise@0.000ns)
  Data Path Delay:        1.208ns  (logic 1.208ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.979ns = ( 11.979 - 8.000 ) 
    Source Clock Delay      (SCD):    5.203ns
    Clock Pessimism Removal (CPR):    1.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgt_clk_0_clk_p rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.962     3.647    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.120     3.767 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=20, routed)          1.436     5.203    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X90Y166        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y166        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.208     6.411 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     6.411    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X90Y166        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock mgt_clk_0_clk_p rise edge)
                                                      8.000     8.000 r  
    H6                                                0.000     8.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.928    10.545    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.113    10.658 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=20, routed)          1.321    11.979    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X90Y166        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[127]/C
                         clock pessimism              1.224    13.203    
                         clock uncertainty           -0.035    13.167    
    SLICE_X90Y166        FDRE (Setup_fdre_C_D)        0.071    13.238    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         13.238    
                         arrival time                          -6.411    
  -------------------------------------------------------------------
                         slack                                  6.828    

Slack (MET) :             6.828ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mgt_clk_0_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mgt_clk_0_clk_p rise@8.000ns - mgt_clk_0_clk_p rise@0.000ns)
  Data Path Delay:        1.208ns  (logic 1.208ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.980ns = ( 11.980 - 8.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    1.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgt_clk_0_clk_p rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.962     3.647    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.120     3.767 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=20, routed)          1.437     5.204    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X98Y166        SRLC32E                                      r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y166        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.208     6.412 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     6.412    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X98Y166        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock mgt_clk_0_clk_p rise edge)
                                                      8.000     8.000 r  
    H6                                                0.000     8.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.928    10.545    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.113    10.658 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=20, routed)          1.322    11.980    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X98Y166        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[95]/C
                         clock pessimism              1.224    13.204    
                         clock uncertainty           -0.035    13.168    
    SLICE_X98Y166        FDRE (Setup_fdre_C_D)        0.071    13.239    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         13.239    
                         arrival time                          -6.412    
  -------------------------------------------------------------------
                         slack                                  6.828    

Slack (MET) :             6.828ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mgt_clk_0_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mgt_clk_0_clk_p rise@8.000ns - mgt_clk_0_clk_p rise@0.000ns)
  Data Path Delay:        1.208ns  (logic 1.208ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.980ns = ( 11.980 - 8.000 ) 
    Source Clock Delay      (SCD):    5.203ns
    Clock Pessimism Removal (CPR):    1.223ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgt_clk_0_clk_p rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.962     3.647    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.120     3.767 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=20, routed)          1.436     5.203    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X98Y182        SRLC32E                                      r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y182        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.208     6.411 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     6.411    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X98Y182        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock mgt_clk_0_clk_p rise edge)
                                                      8.000     8.000 r  
    H6                                                0.000     8.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.928    10.545    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.113    10.658 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=20, routed)          1.322    11.980    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X98Y182        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[127]/C
                         clock pessimism              1.223    13.203    
                         clock uncertainty           -0.035    13.167    
    SLICE_X98Y182        FDRE (Setup_fdre_C_D)        0.071    13.238    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         13.238    
                         arrival time                          -6.411    
  -------------------------------------------------------------------
                         slack                                  6.828    

Slack (MET) :             7.025ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mgt_clk_0_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mgt_clk_0_clk_p rise@8.000ns - mgt_clk_0_clk_p rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.896ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.979ns = ( 11.979 - 8.000 ) 
    Source Clock Delay      (SCD):    5.203ns
    Clock Pessimism Removal (CPR):    1.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgt_clk_0_clk_p rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.962     3.647    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.120     3.767 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=20, routed)          1.436     5.203    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X90Y166        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y166        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.896     6.099 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     6.099    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X90Y166        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock mgt_clk_0_clk_p rise edge)
                                                      8.000     8.000 r  
    H6                                                0.000     8.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.928    10.545    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.113    10.658 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=20, routed)          1.321    11.979    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X90Y166        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism              1.224    13.203    
                         clock uncertainty           -0.035    13.167    
    SLICE_X90Y166        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.044    13.123    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         13.123    
                         arrival time                          -6.099    
  -------------------------------------------------------------------
                         slack                                  7.025    

Slack (MET) :             7.025ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mgt_clk_0_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mgt_clk_0_clk_p rise@8.000ns - mgt_clk_0_clk_p rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.896ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.980ns = ( 11.980 - 8.000 ) 
    Source Clock Delay      (SCD):    5.203ns
    Clock Pessimism Removal (CPR):    1.223ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgt_clk_0_clk_p rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.962     3.647    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.120     3.767 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=20, routed)          1.436     5.203    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X98Y182        SRLC32E                                      r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y182        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.896     6.099 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     6.099    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X98Y182        SRLC32E                                      r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock mgt_clk_0_clk_p rise edge)
                                                      8.000     8.000 r  
    H6                                                0.000     8.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.928    10.545    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.113    10.658 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=20, routed)          1.322    11.980    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X98Y182        SRLC32E                                      r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism              1.223    13.203    
                         clock uncertainty           -0.035    13.167    
    SLICE_X98Y182        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.044    13.123    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         13.123    
                         arrival time                          -6.099    
  -------------------------------------------------------------------
                         slack                                  7.025    

Slack (MET) :             7.034ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mgt_clk_0_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mgt_clk_0_clk_p rise@8.000ns - mgt_clk_0_clk_p rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.905ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.986ns = ( 11.986 - 8.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    1.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgt_clk_0_clk_p rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.962     3.647    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.120     3.767 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=20, routed)          1.445     5.212    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X98Y155        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y155        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.905     6.117 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     6.117    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X98Y155        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock mgt_clk_0_clk_p rise edge)
                                                      8.000     8.000 r  
    H6                                                0.000     8.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.928    10.545    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.113    10.658 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=20, routed)          1.328    11.986    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X98Y155        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism              1.226    13.212    
                         clock uncertainty           -0.035    13.176    
    SLICE_X98Y155        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.026    13.150    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         13.150    
                         arrival time                          -6.117    
  -------------------------------------------------------------------
                         slack                                  7.034    

Slack (MET) :             7.034ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mgt_clk_0_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mgt_clk_0_clk_p rise@8.000ns - mgt_clk_0_clk_p rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.905ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.979ns = ( 11.979 - 8.000 ) 
    Source Clock Delay      (SCD):    5.203ns
    Clock Pessimism Removal (CPR):    1.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgt_clk_0_clk_p rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.962     3.647    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.120     3.767 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=20, routed)          1.436     5.203    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X90Y166        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y166        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.905     6.108 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     6.108    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X90Y166        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock mgt_clk_0_clk_p rise edge)
                                                      8.000     8.000 r  
    H6                                                0.000     8.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.928    10.545    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.113    10.658 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=20, routed)          1.321    11.979    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X90Y166        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism              1.224    13.203    
                         clock uncertainty           -0.035    13.167    
    SLICE_X90Y166        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.026    13.141    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         13.141    
                         arrival time                          -6.108    
  -------------------------------------------------------------------
                         slack                                  7.034    

Slack (MET) :             7.034ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mgt_clk_0_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mgt_clk_0_clk_p rise@8.000ns - mgt_clk_0_clk_p rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.905ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.980ns = ( 11.980 - 8.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    1.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgt_clk_0_clk_p rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.962     3.647    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.120     3.767 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=20, routed)          1.437     5.204    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X98Y166        SRLC32E                                      r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y166        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.905     6.109 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     6.109    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X98Y166        SRLC32E                                      r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock mgt_clk_0_clk_p rise edge)
                                                      8.000     8.000 r  
    H6                                                0.000     8.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.928    10.545    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.113    10.658 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=20, routed)          1.322    11.980    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X98Y166        SRLC32E                                      r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism              1.224    13.204    
                         clock uncertainty           -0.035    13.168    
    SLICE_X98Y166        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.026    13.142    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         13.142    
                         arrival time                          -6.109    
  -------------------------------------------------------------------
                         slack                                  7.034    

Slack (MET) :             7.034ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mgt_clk_0_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mgt_clk_0_clk_p rise@8.000ns - mgt_clk_0_clk_p rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.905ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.980ns = ( 11.980 - 8.000 ) 
    Source Clock Delay      (SCD):    5.203ns
    Clock Pessimism Removal (CPR):    1.223ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgt_clk_0_clk_p rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.962     3.647    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.120     3.767 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=20, routed)          1.436     5.203    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X98Y182        SRLC32E                                      r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y182        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.905     6.108 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     6.108    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X98Y182        SRLC32E                                      r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock mgt_clk_0_clk_p rise edge)
                                                      8.000     8.000 r  
    H6                                                0.000     8.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.928    10.545    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.113    10.658 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=20, routed)          1.322    11.980    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X98Y182        SRLC32E                                      r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism              1.223    13.203    
                         clock uncertainty           -0.035    13.167    
    SLICE_X98Y182        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.026    13.141    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         13.141    
                         arrival time                          -6.108    
  -------------------------------------------------------------------
                         slack                                  7.034    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mgt_clk_0_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mgt_clk_0_clk_p rise@0.000ns - mgt_clk_0_clk_p rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.901ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgt_clk_0_clk_p rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.335     0.777    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.803 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=20, routed)          0.564     1.367    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X98Y155        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y155        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.638 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.638    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X98Y155        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock mgt_clk_0_clk_p rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.370     1.103    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.133 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=20, routed)          0.768     1.901    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X98Y155        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.534     1.367    
    SLICE_X98Y155        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.466    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mgt_clk_0_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mgt_clk_0_clk_p rise@0.000ns - mgt_clk_0_clk_p rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgt_clk_0_clk_p rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.335     0.777    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.803 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=20, routed)          0.559     1.362    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X90Y166        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y166        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.633 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.633    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X90Y166        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock mgt_clk_0_clk_p rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.370     1.103    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.133 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=20, routed)          0.761     1.894    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X90Y166        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.532     1.362    
    SLICE_X90Y166        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.461    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           1.633    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mgt_clk_0_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mgt_clk_0_clk_p rise@0.000ns - mgt_clk_0_clk_p rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgt_clk_0_clk_p rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.335     0.777    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.803 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=20, routed)          0.559     1.362    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X98Y166        SRLC32E                                      r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y166        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.633 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.633    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X98Y166        SRLC32E                                      r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock mgt_clk_0_clk_p rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.370     1.103    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.133 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=20, routed)          0.761     1.894    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X98Y166        SRLC32E                                      r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.532     1.362    
    SLICE_X98Y166        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.461    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           1.633    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mgt_clk_0_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mgt_clk_0_clk_p rise@0.000ns - mgt_clk_0_clk_p rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.893ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgt_clk_0_clk_p rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.335     0.777    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.803 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=20, routed)          0.558     1.361    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X98Y182        SRLC32E                                      r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y182        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.632 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.632    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X98Y182        SRLC32E                                      r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock mgt_clk_0_clk_p rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.370     1.103    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.133 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=20, routed)          0.760     1.893    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X98Y182        SRLC32E                                      r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.532     1.361    
    SLICE_X98Y182        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.460    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.460    
                         arrival time                           1.632    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mgt_clk_0_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mgt_clk_0_clk_p rise@0.000ns - mgt_clk_0_clk_p rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.901ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgt_clk_0_clk_p rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.335     0.777    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.803 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=20, routed)          0.564     1.367    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X98Y155        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y155        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.643 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.643    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X98Y155        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock mgt_clk_0_clk_p rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.370     1.103    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.133 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=20, routed)          0.768     1.901    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X98Y155        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism             -0.534     1.367    
    SLICE_X98Y155        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     1.469    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           1.643    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mgt_clk_0_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mgt_clk_0_clk_p rise@0.000ns - mgt_clk_0_clk_p rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgt_clk_0_clk_p rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.335     0.777    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.803 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=20, routed)          0.559     1.362    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X90Y166        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y166        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.638 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     1.638    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X90Y166        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock mgt_clk_0_clk_p rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.370     1.103    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.133 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=20, routed)          0.761     1.894    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X90Y166        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism             -0.532     1.362    
    SLICE_X90Y166        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     1.464    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mgt_clk_0_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mgt_clk_0_clk_p rise@0.000ns - mgt_clk_0_clk_p rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgt_clk_0_clk_p rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.335     0.777    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.803 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=20, routed)          0.559     1.362    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X98Y166        SRLC32E                                      r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y166        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.638 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.638    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X98Y166        SRLC32E                                      r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock mgt_clk_0_clk_p rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.370     1.103    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.133 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=20, routed)          0.761     1.894    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X98Y166        SRLC32E                                      r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism             -0.532     1.362    
    SLICE_X98Y166        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     1.464    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mgt_clk_0_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mgt_clk_0_clk_p rise@0.000ns - mgt_clk_0_clk_p rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.893ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgt_clk_0_clk_p rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.335     0.777    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.803 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=20, routed)          0.558     1.361    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X98Y182        SRLC32E                                      r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y182        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.637 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     1.637    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X98Y182        SRLC32E                                      r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock mgt_clk_0_clk_p rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.370     1.103    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.133 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=20, routed)          0.760     1.893    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X98Y182        SRLC32E                                      r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism             -0.532     1.361    
    SLICE_X98Y182        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     1.463    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           1.637    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mgt_clk_0_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mgt_clk_0_clk_p rise@0.000ns - mgt_clk_0_clk_p rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgt_clk_0_clk_p rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.335     0.777    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.803 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=20, routed)          0.559     1.362    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X90Y166        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y166        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.638 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.638    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X90Y166        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock mgt_clk_0_clk_p rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.370     1.103    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.133 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=20, routed)          0.761     1.894    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X90Y166        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.532     1.362    
    SLICE_X90Y166        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.094     1.456    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mgt_clk_0_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mgt_clk_0_clk_p rise@0.000ns - mgt_clk_0_clk_p rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.893ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgt_clk_0_clk_p rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.335     0.777    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.803 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=20, routed)          0.558     1.361    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X98Y182        SRLC32E                                      r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y182        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.637 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.637    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X98Y182        SRLC32E                                      r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock mgt_clk_0_clk_p rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.370     1.103    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.133 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=20, routed)          0.760     1.893    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X98Y182        SRLC32E                                      r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.532     1.361    
    SLICE_X98Y182        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.094     1.455    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.637    
  -------------------------------------------------------------------
                         slack                                  0.182    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mgt_clk_0_clk_p
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { mgt_clk_0_clk_p }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK     n/a            6.400         8.000       1.600      GTXE2_CHANNEL_X0Y1  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK     n/a            6.400         8.000       1.600      GTXE2_CHANNEL_X0Y0  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/DRPCLK
Min Period        n/a     BUFG/I                   n/a            1.600         8.000       6.400      BUFGCTRL_X0Y19      base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/I
Min Period        n/a     IBUFDS_GTE2/I            n/a            1.538         8.000       6.462      IBUFDS_GTE2_X0Y0    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/I
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         8.000       6.462      GTXE2_CHANNEL_X0Y1  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/GTREFCLK0
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         8.000       6.462      GTXE2_CHANNEL_X0Y0  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/GTREFCLK0
Min Period        n/a     GTXE2_COMMON/GTREFCLK0   n/a            1.493         8.000       6.507      GTXE2_COMMON_X0Y0   base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_gt_common_i/gtxe2_common_i/GTREFCLK0
Min Period        n/a     FDRE/C                   n/a            0.700         8.000       7.300      SLICE_X98Y166       base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[95]/C
Min Period        n/a     FDRE/C                   n/a            0.700         8.000       7.300      SLICE_X98Y182       base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[127]/C
Min Period        n/a     FDRE/C                   n/a            0.700         8.000       7.300      SLICE_X98Y155       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[95]/C
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X98Y166       base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X98Y166       base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X98Y166       base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X98Y182       base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X98Y182       base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X98Y182       base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X98Y182       base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X98Y155       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X98Y155       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X98Y155       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X98Y166       base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X98Y166       base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X98Y166       base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X98Y182       base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X98Y182       base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X98Y182       base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X98Y182       base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X98Y155       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X98Y155       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X98Y155       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        5.889ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.889ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.650ns  (logic 0.269ns (16.304%)  route 1.381ns (83.696%))
  Logic Levels:           0  
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.889ns = ( 13.889 - 8.000 ) 
    Source Clock Delay      (SCD):    6.356ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         1.442     6.356    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X100Y161       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y161       FDRE (Prop_fdre_C_Q)         0.269     6.625 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[3]/Q
                         net (fo=1, routed)           1.381     8.006    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[3]
    SLICE_X99Y161        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928     8.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113     9.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.761    12.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.113    12.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        1.326    13.889    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X99Y161        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[3]/C
                         clock pessimism              0.231    14.120    
                         clock uncertainty           -0.205    13.915    
    SLICE_X99Y161        FDRE (Setup_fdre_C_D)       -0.020    13.895    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[3]
  -------------------------------------------------------------------
                         required time                         13.895    
                         arrival time                          -8.006    
  -------------------------------------------------------------------
                         slack                                  5.889    

Slack (MET) :             5.891ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.634ns  (logic 0.269ns (16.467%)  route 1.365ns (83.533%))
  Logic Levels:           0  
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.890ns = ( 13.890 - 8.000 ) 
    Source Clock Delay      (SCD):    6.358ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         1.444     6.358    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X101Y158       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y158       FDRE (Prop_fdre_C_Q)         0.269     6.627 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[0]/Q
                         net (fo=1, routed)           1.365     7.992    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg__0[0]
    SLICE_X101Y159       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928     8.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113     9.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.761    12.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.113    12.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        1.327    13.890    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X101Y159       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[0]/C
                         clock pessimism              0.231    14.121    
                         clock uncertainty           -0.205    13.916    
    SLICE_X101Y159       FDRE (Setup_fdre_C_D)       -0.034    13.882    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[0]
  -------------------------------------------------------------------
                         required time                         13.882    
                         arrival time                          -7.992    
  -------------------------------------------------------------------
                         slack                                  5.891    

Slack (MET) :             5.892ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.650ns  (logic 0.269ns (16.304%)  route 1.381ns (83.696%))
  Logic Levels:           0  
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.890ns = ( 13.890 - 8.000 ) 
    Source Clock Delay      (SCD):    6.357ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         1.443     6.357    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X100Y159       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y159       FDRE (Prop_fdre_C_Q)         0.269     6.626 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_reg_reg[1]/Q
                         net (fo=1, routed)           1.381     8.007    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_reg__0[1]
    SLICE_X99Y159        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928     8.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113     9.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.761    12.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.113    12.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        1.327    13.890    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X99Y159        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[1]/C
                         clock pessimism              0.231    14.121    
                         clock uncertainty           -0.205    13.916    
    SLICE_X99Y159        FDRE (Setup_fdre_C_D)       -0.017    13.899    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[1]
  -------------------------------------------------------------------
                         required time                         13.899    
                         arrival time                          -8.007    
  -------------------------------------------------------------------
                         slack                                  5.892    

Slack (MET) :             5.899ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txbufstatus_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txbuferr_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.613ns  (logic 0.269ns (16.673%)  route 1.344ns (83.327%))
  Logic Levels:           0  
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.890ns = ( 13.890 - 8.000 ) 
    Source Clock Delay      (SCD):    6.359ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         1.445     6.359    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X101Y155       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txbufstatus_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y155       FDRE (Prop_fdre_C_Q)         0.269     6.628 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txbufstatus_reg_reg[1]/Q
                         net (fo=1, routed)           1.344     7.972    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txbufstatus_reg[1]
    SLICE_X97Y159        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txbuferr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928     8.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113     9.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.761    12.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.113    12.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        1.327    13.890    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X97Y159        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txbuferr_reg/C
                         clock pessimism              0.231    14.121    
                         clock uncertainty           -0.205    13.916    
    SLICE_X97Y159        FDRE (Setup_fdre_C_D)       -0.045    13.871    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txbuferr_reg
  -------------------------------------------------------------------
                         required time                         13.871    
                         arrival time                          -7.972    
  -------------------------------------------------------------------
                         slack                                  5.899    

Slack (MET) :             5.902ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxdata_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxdata_double_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.654ns  (logic 0.269ns (16.267%)  route 1.385ns (83.733%))
  Logic Levels:           0  
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.879ns = ( 13.879 - 8.000 ) 
    Source Clock Delay      (SCD):    6.343ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         1.429     6.343    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/userclk
    SLICE_X101Y172       FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxdata_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y172       FDRE (Prop_fdre_C_Q)         0.269     6.612 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxdata_reg_reg[11]/Q
                         net (fo=1, routed)           1.385     7.997    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxdata_reg[11]
    SLICE_X98Y172        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxdata_double_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928     8.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113     9.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.761    12.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.113    12.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        1.316    13.879    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/userclk2
    SLICE_X98Y172        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxdata_double_reg[11]/C
                         clock pessimism              0.231    14.110    
                         clock uncertainty           -0.205    13.905    
    SLICE_X98Y172        FDRE (Setup_fdre_C_D)       -0.007    13.898    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxdata_double_reg[11]
  -------------------------------------------------------------------
                         required time                         13.898    
                         arrival time                          -7.997    
  -------------------------------------------------------------------
                         slack                                  5.902    

Slack (MET) :             5.904ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxbuferr_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.621ns  (logic 0.269ns (16.593%)  route 1.352ns (83.407%))
  Logic Levels:           0  
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.890ns = ( 13.890 - 8.000 ) 
    Source Clock Delay      (SCD):    6.357ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         1.443     6.357    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X97Y160        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y160        FDRE (Prop_fdre_C_Q)         0.269     6.626 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/Q
                         net (fo=1, routed)           1.352     7.978    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/p_0_in
    SLICE_X97Y159        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxbuferr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928     8.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113     9.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.761    12.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.113    12.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        1.327    13.890    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X97Y159        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxbuferr_reg/C
                         clock pessimism              0.231    14.121    
                         clock uncertainty           -0.205    13.916    
    SLICE_X97Y159        FDRE (Setup_fdre_C_D)       -0.034    13.882    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxbuferr_reg
  -------------------------------------------------------------------
                         required time                         13.882    
                         arrival time                          -7.978    
  -------------------------------------------------------------------
                         slack                                  5.904    

Slack (MET) :             5.910ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.614ns  (logic 0.269ns (16.666%)  route 1.345ns (83.334%))
  Logic Levels:           0  
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.890ns = ( 13.890 - 8.000 ) 
    Source Clock Delay      (SCD):    6.358ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         1.444     6.358    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X101Y158       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y158       FDRE (Prop_fdre_C_Q)         0.269     6.627 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[15]/Q
                         net (fo=1, routed)           1.345     7.972    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[15]
    SLICE_X100Y160       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928     8.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113     9.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.761    12.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.113    12.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        1.327    13.890    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X100Y160       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[15]/C
                         clock pessimism              0.231    14.121    
                         clock uncertainty           -0.205    13.916    
    SLICE_X100Y160       FDRE (Setup_fdre_C_D)       -0.034    13.882    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[15]
  -------------------------------------------------------------------
                         required time                         13.882    
                         arrival time                          -7.972    
  -------------------------------------------------------------------
                         slack                                  5.910    

Slack (MET) :             5.915ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.599ns  (logic 0.269ns (16.820%)  route 1.330ns (83.180%))
  Logic Levels:           0  
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.890ns = ( 13.890 - 8.000 ) 
    Source Clock Delay      (SCD):    6.357ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         1.443     6.357    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X101Y160       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y160       FDRE (Prop_fdre_C_Q)         0.269     6.626 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[2]/Q
                         net (fo=1, routed)           1.330     7.956    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[2]
    SLICE_X100Y160       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928     8.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113     9.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.761    12.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.113    12.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        1.327    13.890    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X100Y160       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[2]/C
                         clock pessimism              0.231    14.121    
                         clock uncertainty           -0.205    13.916    
    SLICE_X100Y160       FDRE (Setup_fdre_C_D)       -0.045    13.871    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[2]
  -------------------------------------------------------------------
                         required time                         13.871    
                         arrival time                          -7.956    
  -------------------------------------------------------------------
                         slack                                  5.915    

Slack (MET) :             5.919ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxdata_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxdata_double_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.614ns  (logic 0.308ns (19.087%)  route 1.306ns (80.913%))
  Logic Levels:           0  
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.878ns = ( 13.878 - 8.000 ) 
    Source Clock Delay      (SCD):    6.342ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         1.428     6.342    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/userclk
    SLICE_X98Y173        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxdata_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y173        FDRE (Prop_fdre_C_Q)         0.308     6.650 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxdata_reg_reg[9]/Q
                         net (fo=1, routed)           1.306     7.956    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxdata_reg[9]
    SLICE_X97Y173        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxdata_double_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928     8.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113     9.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.761    12.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.113    12.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        1.315    13.878    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/userclk2
    SLICE_X97Y173        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxdata_double_reg[9]/C
                         clock pessimism              0.231    14.109    
                         clock uncertainty           -0.205    13.904    
    SLICE_X97Y173        FDRE (Setup_fdre_C_D)       -0.030    13.874    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxdata_double_reg[9]
  -------------------------------------------------------------------
                         required time                         13.874    
                         arrival time                          -7.956    
  -------------------------------------------------------------------
                         slack                                  5.919    

Slack (MET) :             5.919ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.607ns  (logic 0.269ns (16.735%)  route 1.338ns (83.265%))
  Logic Levels:           0  
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.890ns = ( 13.890 - 8.000 ) 
    Source Clock Delay      (SCD):    6.358ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         1.444     6.358    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X101Y158       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y158       FDRE (Prop_fdre_C_Q)         0.269     6.627 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[1]/Q
                         net (fo=1, routed)           1.338     7.965    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_reg__0[1]
    SLICE_X101Y159       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928     8.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113     9.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.761    12.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.113    12.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        1.327    13.890    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X101Y159       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[1]/C
                         clock pessimism              0.231    14.121    
                         clock uncertainty           -0.205    13.916    
    SLICE_X101Y159       FDRE (Setup_fdre_C_D)       -0.032    13.884    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[1]
  -------------------------------------------------------------------
                         required time                         13.884    
                         arrival time                          -7.965    
  -------------------------------------------------------------------
                         slack                                  5.919    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxdata_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxdata_double_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.091ns (14.795%)  route 0.524ns (85.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.950ns
    Source Clock Delay      (SCD):    2.407ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         0.554     2.407    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/userclk
    SLICE_X100Y171       FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxdata_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y171       FDRE (Prop_fdre_C_Q)         0.091     2.498 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxdata_reg_reg[2]/Q
                         net (fo=1, routed)           0.524     3.022    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxdata_reg[2]
    SLICE_X97Y173        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxdata_double_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        0.753     2.950    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/userclk2
    SLICE_X97Y173        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxdata_double_reg[2]/C
                         clock pessimism             -0.276     2.674    
                         clock uncertainty            0.205     2.879    
    SLICE_X97Y173        FDRE (Hold_fdre_C_D)        -0.005     2.874    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxdata_double_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.874    
                         arrival time                           3.022    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.100ns (15.097%)  route 0.562ns (84.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.965ns
    Source Clock Delay      (SCD):    2.417ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         0.564     2.417    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X101Y156       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y156       FDRE (Prop_fdre_C_Q)         0.100     2.517 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[12]/Q
                         net (fo=1, routed)           0.562     3.079    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[12]
    SLICE_X98Y156        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        0.768     2.965    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X98Y156        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[12]/C
                         clock pessimism             -0.276     2.689    
                         clock uncertainty            0.205     2.894    
    SLICE_X98Y156        FDRE (Hold_fdre_C_D)         0.037     2.931    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.931    
                         arrival time                           3.079    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxchariscomma_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxchariscomma_double_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.100ns (15.142%)  route 0.560ns (84.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.952ns
    Source Clock Delay      (SCD):    2.407ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         0.554     2.407    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/userclk
    SLICE_X101Y171       FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxchariscomma_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y171       FDRE (Prop_fdre_C_Q)         0.100     2.507 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxchariscomma_reg_reg[1]/Q
                         net (fo=1, routed)           0.560     3.067    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxchariscomma_reg__0[1]
    SLICE_X99Y172        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxchariscomma_double_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        0.755     2.952    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/userclk2
    SLICE_X99Y172        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxchariscomma_double_reg[1]/C
                         clock pessimism             -0.276     2.676    
                         clock uncertainty            0.205     2.881    
    SLICE_X99Y172        FDRE (Hold_fdre_C_D)         0.038     2.919    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxchariscomma_double_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.919    
                         arrival time                           3.067    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxdata_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxdata_double_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.100ns (15.273%)  route 0.555ns (84.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.950ns
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         0.553     2.406    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/userclk
    SLICE_X100Y172       FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxdata_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y172       FDRE (Prop_fdre_C_Q)         0.100     2.506 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxdata_reg_reg[3]/Q
                         net (fo=1, routed)           0.555     3.061    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxdata_reg[3]
    SLICE_X97Y173        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxdata_double_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        0.753     2.950    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/userclk2
    SLICE_X97Y173        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxdata_double_reg[3]/C
                         clock pessimism             -0.276     2.674    
                         clock uncertainty            0.205     2.879    
    SLICE_X97Y173        FDRE (Hold_fdre_C_D)         0.033     2.912    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxdata_double_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.912    
                         arrival time                           3.061    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxchariscomma_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxchariscomma_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.100ns (15.085%)  route 0.563ns (84.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.952ns
    Source Clock Delay      (SCD):    2.407ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         0.554     2.407    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/userclk
    SLICE_X100Y171       FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxchariscomma_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y171       FDRE (Prop_fdre_C_Q)         0.100     2.507 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxchariscomma_reg_reg[0]/Q
                         net (fo=1, routed)           0.563     3.070    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxchariscomma_reg__0[0]
    SLICE_X99Y172        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxchariscomma_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        0.755     2.952    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/userclk2
    SLICE_X99Y172        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxchariscomma_double_reg[0]/C
                         clock pessimism             -0.276     2.676    
                         clock uncertainty            0.205     2.881    
    SLICE_X99Y172        FDRE (Hold_fdre_C_D)         0.040     2.921    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxchariscomma_double_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.921    
                         arrival time                           3.070    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.091ns (14.387%)  route 0.542ns (85.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.964ns
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         0.563     2.416    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X101Y158       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y158       FDRE (Prop_fdre_C_Q)         0.091     2.507 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[9]/Q
                         net (fo=1, routed)           0.542     3.049    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[9]
    SLICE_X99Y159        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        0.767     2.964    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X99Y159        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[9]/C
                         clock pessimism             -0.276     2.688    
                         clock uncertainty            0.205     2.893    
    SLICE_X99Y159        FDRE (Hold_fdre_C_D)         0.006     2.899    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.899    
                         arrival time                           3.049    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxnotintable_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxnotintable_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.100ns (15.083%)  route 0.563ns (84.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.952ns
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         0.553     2.406    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/userclk
    SLICE_X100Y172       FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxnotintable_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y172       FDRE (Prop_fdre_C_Q)         0.100     2.506 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxnotintable_reg_reg[0]/Q
                         net (fo=1, routed)           0.563     3.069    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxnotintable_reg__0[0]
    SLICE_X98Y172        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxnotintable_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        0.755     2.952    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/userclk2
    SLICE_X98Y172        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxnotintable_double_reg[0]/C
                         clock pessimism             -0.276     2.676    
                         clock uncertainty            0.205     2.881    
    SLICE_X98Y172        FDRE (Hold_fdre_C_D)         0.038     2.919    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxnotintable_double_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.919    
                         arrival time                           3.069    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txbufstatus_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txbuferr_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.100ns (15.122%)  route 0.561ns (84.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.953ns
    Source Clock Delay      (SCD):    2.411ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         0.558     2.411    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/userclk
    SLICE_X101Y167       FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txbufstatus_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y167       FDRE (Prop_fdre_C_Q)         0.100     2.511 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txbufstatus_reg_reg[1]/Q
                         net (fo=1, routed)           0.561     3.072    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txbufstatus_reg[1]
    SLICE_X92Y171        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txbuferr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        0.756     2.953    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/userclk2
    SLICE_X92Y171        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txbuferr_reg/C
                         clock pessimism             -0.276     2.677    
                         clock uncertainty            0.205     2.882    
    SLICE_X92Y171        FDRE (Hold_fdre_C_D)         0.040     2.922    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txbuferr_reg
  -------------------------------------------------------------------
                         required time                         -2.922    
                         arrival time                           3.072    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxdata_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxdata_double_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.100ns (15.213%)  route 0.557ns (84.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.953ns
    Source Clock Delay      (SCD):    2.407ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         0.554     2.407    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/userclk
    SLICE_X100Y171       FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxdata_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y171       FDRE (Prop_fdre_C_Q)         0.100     2.507 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxdata_reg_reg[13]/Q
                         net (fo=1, routed)           0.557     3.064    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxdata_reg[13]
    SLICE_X98Y171        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxdata_double_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        0.756     2.953    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/userclk2
    SLICE_X98Y171        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxdata_double_reg[13]/C
                         clock pessimism             -0.276     2.677    
                         clock uncertainty            0.205     2.882    
    SLICE_X98Y171        FDRE (Hold_fdre_C_D)         0.032     2.914    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxdata_double_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.914    
                         arrival time                           3.064    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxclkcorcnt_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxclkcorcnt_double_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.118ns (18.027%)  route 0.537ns (81.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.953ns
    Source Clock Delay      (SCD):    2.410ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         0.557     2.410    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/userclk
    SLICE_X98Y168        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxclkcorcnt_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y168        FDRE (Prop_fdre_C_Q)         0.118     2.528 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxclkcorcnt_reg_reg[1]/Q
                         net (fo=1, routed)           0.537     3.065    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxclkcorcnt_reg[1]
    SLICE_X94Y171        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxclkcorcnt_double_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        0.756     2.953    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/userclk2
    SLICE_X94Y171        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxclkcorcnt_double_reg[1]/C
                         clock pessimism             -0.276     2.677    
                         clock uncertainty            0.205     2.882    
    SLICE_X94Y171        FDRE (Hold_fdre_C_D)         0.032     2.914    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxclkcorcnt_double_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.914    
                         arrival time                           3.065    
  -------------------------------------------------------------------
                         slack                                  0.151    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_base_mb_clk_wiz_1_0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        2.033ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.033ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_1/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        4.040ns  (logic 0.322ns (7.970%)  route 3.718ns (92.030%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y160                                     0.000     0.000 r  base_mb_i/axi_ethernet_1/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
    SLICE_X15Y160        FDRE (Prop_fdre_C_Q)         0.269     0.269 r  base_mb_i/axi_ethernet_1/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=156, routed)         3.718     3.987    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[0].RAM64X1D_inst/DPRA0
    SLICE_X42Y150        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.053     4.040 r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[0].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.000     4.040    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[0].RAM64X1D_inst0_out
    SLICE_X42Y150        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X42Y150        FDRE (Setup_fdre_C_D)        0.073     6.073    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[7]
  -------------------------------------------------------------------
                         required time                          6.073    
                         arrival time                          -4.040    
  -------------------------------------------------------------------
                         slack                                  2.033    

Slack (MET) :             2.137ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_1/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.934ns  (logic 0.322ns (8.186%)  route 3.612ns (91.814%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y160                                     0.000     0.000 r  base_mb_i/axi_ethernet_1/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
    SLICE_X15Y160        FDRE (Prop_fdre_C_Q)         0.269     0.269 r  base_mb_i/axi_ethernet_1/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=156, routed)         3.612     3.881    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[36].RAM64X1D_inst/DPRA0
    SLICE_X38Y150        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.053     3.934 r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[36].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.000     3.934    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[36].RAM64X1D_inst36_out
    SLICE_X38Y150        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X38Y150        FDRE (Setup_fdre_C_D)        0.071     6.071    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[43]
  -------------------------------------------------------------------
                         required time                          6.071    
                         arrival time                          -3.934    
  -------------------------------------------------------------------
                         slack                                  2.137    

Slack (MET) :             2.241ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_1/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.832ns  (logic 0.322ns (8.402%)  route 3.510ns (91.598%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y160                                     0.000     0.000 r  base_mb_i/axi_ethernet_1/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
    SLICE_X15Y160        FDRE (Prop_fdre_C_Q)         0.269     0.269 r  base_mb_i/axi_ethernet_1/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=156, routed)         3.510     3.779    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[35].RAM64X1D_inst/DPRA0
    SLICE_X38Y150        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.053     3.832 r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[35].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.000     3.832    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[35].RAM64X1D_inst35_out
    SLICE_X38Y150        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X38Y150        FDRE (Setup_fdre_C_D)        0.073     6.073    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[42]
  -------------------------------------------------------------------
                         required time                          6.073    
                         arrival time                          -3.832    
  -------------------------------------------------------------------
                         slack                                  2.241    

Slack (MET) :             2.302ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_1/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.771ns  (logic 0.401ns (10.633%)  route 3.370ns (89.367%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y160                                     0.000     0.000 r  base_mb_i/axi_ethernet_1/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
    SLICE_X15Y160        FDRE (Prop_fdre_C_Q)         0.246     0.246 r  base_mb_i/axi_ethernet_1/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/Q
                         net (fo=154, routed)         3.370     3.616    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[33].RAM64X1D_inst/DPRA5
    SLICE_X38Y151        RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.155     3.771 r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[33].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.000     3.771    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[33].RAM64X1D_inst33_out
    SLICE_X38Y151        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X38Y151        FDRE (Setup_fdre_C_D)        0.073     6.073    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[40]
  -------------------------------------------------------------------
                         required time                          6.073    
                         arrival time                          -3.771    
  -------------------------------------------------------------------
                         slack                                  2.302    

Slack (MET) :             2.309ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_1/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.764ns  (logic 0.401ns (10.654%)  route 3.363ns (89.346%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y160                                     0.000     0.000 r  base_mb_i/axi_ethernet_1/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
    SLICE_X15Y160        FDRE (Prop_fdre_C_Q)         0.246     0.246 r  base_mb_i/axi_ethernet_1/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/Q
                         net (fo=154, routed)         3.363     3.609    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[6].RAM64X1D_inst/DPRA5
    SLICE_X42Y149        RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.155     3.764 r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[6].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.000     3.764    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[6].RAM64X1D_inst6_out
    SLICE_X42Y149        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X42Y149        FDRE (Setup_fdre_C_D)        0.073     6.073    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[13]
  -------------------------------------------------------------------
                         required time                          6.073    
                         arrival time                          -3.764    
  -------------------------------------------------------------------
                         slack                                  2.309    

Slack (MET) :             2.311ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_1/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.760ns  (logic 0.322ns (8.564%)  route 3.438ns (91.436%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y159                                     0.000     0.000 r  base_mb_i/axi_ethernet_1/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
    SLICE_X15Y159        FDRE (Prop_fdre_C_Q)         0.269     0.269 r  base_mb_i/axi_ethernet_1/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=111, routed)         3.438     3.707    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[34].RAM64X1D_inst/DPRA2
    SLICE_X38Y151        RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.053     3.760 r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[34].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.000     3.760    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[34].RAM64X1D_inst34_out
    SLICE_X38Y151        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X38Y151        FDRE (Setup_fdre_C_D)        0.071     6.071    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[41]
  -------------------------------------------------------------------
                         required time                          6.071    
                         arrival time                          -3.760    
  -------------------------------------------------------------------
                         slack                                  2.311    

Slack (MET) :             2.339ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_1/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.732ns  (logic 0.322ns (8.627%)  route 3.410ns (91.373%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y160                                     0.000     0.000 r  base_mb_i/axi_ethernet_1/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
    SLICE_X15Y160        FDRE (Prop_fdre_C_Q)         0.269     0.269 r  base_mb_i/axi_ethernet_1/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=156, routed)         3.410     3.679    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[3].RAM64X1D_inst/DPRA0
    SLICE_X40Y150        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.053     3.732 r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[3].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.000     3.732    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[3].RAM64X1D_inst3_out
    SLICE_X40Y150        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X40Y150        FDRE (Setup_fdre_C_D)        0.071     6.071    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[10]
  -------------------------------------------------------------------
                         required time                          6.071    
                         arrival time                          -3.732    
  -------------------------------------------------------------------
                         slack                                  2.339    

Slack (MET) :             2.342ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_1/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.731ns  (logic 0.399ns (10.693%)  route 3.332ns (89.307%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y160                                     0.000     0.000 r  base_mb_i/axi_ethernet_1/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]/C
    SLICE_X15Y160        FDRE (Prop_fdre_C_Q)         0.246     0.246 r  base_mb_i/axi_ethernet_1/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]/Q
                         net (fo=101, routed)         3.332     3.578    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[39].RAM64X1D_inst/DPRA3
    SLICE_X40Y150        RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.153     3.731 r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[39].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.000     3.731    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[39].RAM64X1D_inst39_out
    SLICE_X40Y150        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X40Y150        FDRE (Setup_fdre_C_D)        0.073     6.073    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[46]
  -------------------------------------------------------------------
                         required time                          6.073    
                         arrival time                          -3.731    
  -------------------------------------------------------------------
                         slack                                  2.342    

Slack (MET) :             2.343ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_1/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.728ns  (logic 0.322ns (8.637%)  route 3.406ns (91.363%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y160                                     0.000     0.000 r  base_mb_i/axi_ethernet_1/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
    SLICE_X15Y160        FDRE (Prop_fdre_C_Q)         0.269     0.269 r  base_mb_i/axi_ethernet_1/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=156, routed)         3.406     3.675    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[45].RAM64X1D_inst/DPRA0
    SLICE_X38Y154        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.053     3.728 r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[45].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.000     3.728    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[45].RAM64X1D_inst45_out
    SLICE_X38Y154        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X38Y154        FDRE (Setup_fdre_C_D)        0.071     6.071    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[52]
  -------------------------------------------------------------------
                         required time                          6.071    
                         arrival time                          -3.728    
  -------------------------------------------------------------------
                         slack                                  2.343    

Slack (MET) :             2.345ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_1/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.726ns  (logic 0.322ns (8.643%)  route 3.404ns (91.357%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y160                                     0.000     0.000 r  base_mb_i/axi_ethernet_1/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
    SLICE_X15Y160        FDRE (Prop_fdre_C_Q)         0.269     0.269 r  base_mb_i/axi_ethernet_1/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=156, routed)         3.404     3.673    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[43].RAM64X1D_inst/DPRA0
    SLICE_X40Y153        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.053     3.726 r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[43].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.000     3.726    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[43].RAM64X1D_inst43_out
    SLICE_X40Y153        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X40Y153        FDRE (Setup_fdre_C_D)        0.071     6.071    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[50]
  -------------------------------------------------------------------
                         required time                          6.071    
                         arrival time                          -3.726    
  -------------------------------------------------------------------
                         slack                                  2.345    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        5.841ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.841ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.688ns  (logic 0.269ns (15.939%)  route 1.419ns (84.061%))
  Logic Levels:           0  
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.891ns = ( 21.891 - 16.000 ) 
    Source Clock Delay      (SCD):    6.359ns = ( 14.359 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     8.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     9.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750    10.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    10.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    12.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.120    12.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        1.445    14.359    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X99Y154        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y154        FDRE (Prop_fdre_C_Q)         0.269    14.628 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[14]/Q
                         net (fo=1, routed)           1.419    16.047    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double[14]
    SLICE_X100Y154       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    16.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928    16.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113    17.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.761    20.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    20.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         1.328    21.891    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X100Y154       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]/C
                         clock pessimism              0.231    22.122    
                         clock uncertainty           -0.205    21.917    
    SLICE_X100Y154       FDRE (Setup_fdre_C_D)       -0.030    21.887    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]
  -------------------------------------------------------------------
                         required time                         21.887    
                         arrival time                         -16.047    
  -------------------------------------------------------------------
                         slack                                  5.841    

Slack (MET) :             5.854ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txchardispmode_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txchardispmode_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.671ns  (logic 0.269ns (16.095%)  route 1.402ns (83.905%))
  Logic Levels:           0  
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.886ns = ( 21.886 - 16.000 ) 
    Source Clock Delay      (SCD):    6.353ns = ( 14.353 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     8.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     9.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750    10.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    10.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    12.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.120    12.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        1.439    14.353    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/userclk2
    SLICE_X99Y165        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txchardispmode_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y165        FDRE (Prop_fdre_C_Q)         0.269    14.622 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txchardispmode_double_reg[1]/Q
                         net (fo=1, routed)           1.402    16.024    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txchardispmode_double[1]
    SLICE_X100Y165       FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txchardispmode_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    16.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928    16.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113    17.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.761    20.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    20.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         1.323    21.886    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/userclk
    SLICE_X100Y165       FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txchardispmode_int_reg[1]/C
                         clock pessimism              0.231    22.117    
                         clock uncertainty           -0.205    21.912    
    SLICE_X100Y165       FDRE (Setup_fdre_C_D)       -0.034    21.878    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txchardispmode_int_reg[1]
  -------------------------------------------------------------------
                         required time                         21.878    
                         arrival time                         -16.024    
  -------------------------------------------------------------------
                         slack                                  5.854    

Slack (MET) :             5.857ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.682ns  (logic 0.308ns (18.308%)  route 1.374ns (81.692%))
  Logic Levels:           0  
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.891ns = ( 21.891 - 16.000 ) 
    Source Clock Delay      (SCD):    6.358ns = ( 14.358 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     8.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     9.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750    10.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    10.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    12.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.120    12.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        1.444    14.358    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X98Y158        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y158        FDRE (Prop_fdre_C_Q)         0.308    14.666 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[2]/Q
                         net (fo=1, routed)           1.374    16.040    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double[2]
    SLICE_X99Y158        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    16.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928    16.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113    17.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.761    20.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    20.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         1.328    21.891    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X99Y158        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]/C
                         clock pessimism              0.231    22.122    
                         clock uncertainty           -0.205    21.917    
    SLICE_X99Y158        FDRE (Setup_fdre_C_D)       -0.020    21.897    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]
  -------------------------------------------------------------------
                         required time                         21.897    
                         arrival time                         -16.040    
  -------------------------------------------------------------------
                         slack                                  5.857    

Slack (MET) :             5.865ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.649ns  (logic 0.308ns (18.681%)  route 1.341ns (81.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.891ns = ( 21.891 - 16.000 ) 
    Source Clock Delay      (SCD):    6.358ns = ( 14.358 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     8.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     9.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750    10.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    10.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    12.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.120    12.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        1.444    14.358    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X98Y158        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y158        FDRE (Prop_fdre_C_Q)         0.308    14.666 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[1]/Q
                         net (fo=1, routed)           1.341    16.007    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txcharisk_double[1]
    SLICE_X100Y158       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    16.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928    16.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113    17.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.761    20.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    20.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         1.328    21.891    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X100Y158       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]/C
                         clock pessimism              0.231    22.122    
                         clock uncertainty           -0.205    21.917    
    SLICE_X100Y158       FDRE (Setup_fdre_C_D)       -0.045    21.872    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]
  -------------------------------------------------------------------
                         required time                         21.872    
                         arrival time                         -16.007    
  -------------------------------------------------------------------
                         slack                                  5.865    

Slack (MET) :             5.876ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.648ns  (logic 0.269ns (16.321%)  route 1.379ns (83.679%))
  Logic Levels:           0  
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.891ns = ( 21.891 - 16.000 ) 
    Source Clock Delay      (SCD):    6.359ns = ( 14.359 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     8.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     9.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750    10.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    10.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    12.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.120    12.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        1.445    14.359    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X99Y156        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y156        FDRE (Prop_fdre_C_Q)         0.269    14.628 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[0]/Q
                         net (fo=1, routed)           1.379    16.007    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double[0]
    SLICE_X100Y156       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    16.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928    16.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113    17.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.761    20.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    20.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         1.328    21.891    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X100Y156       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]/C
                         clock pessimism              0.231    22.122    
                         clock uncertainty           -0.205    21.917    
    SLICE_X100Y156       FDRE (Setup_fdre_C_D)       -0.034    21.883    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]
  -------------------------------------------------------------------
                         required time                         21.883    
                         arrival time                         -16.007    
  -------------------------------------------------------------------
                         slack                                  5.876    

Slack (MET) :             5.877ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.536ns  (logic 0.246ns (16.018%)  route 1.290ns (83.982%))
  Logic Levels:           0  
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.891ns = ( 21.891 - 16.000 ) 
    Source Clock Delay      (SCD):    6.359ns = ( 14.359 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     8.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     9.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750    10.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    10.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    12.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.120    12.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        1.445    14.359    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X99Y154        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y154        FDRE (Prop_fdre_C_Q)         0.246    14.605 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[6]/Q
                         net (fo=1, routed)           1.290    15.895    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double[6]
    SLICE_X100Y155       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    16.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928    16.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113    17.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.761    20.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    20.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         1.328    21.891    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X100Y155       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]/C
                         clock pessimism              0.231    22.122    
                         clock uncertainty           -0.205    21.917    
    SLICE_X100Y155       FDRE (Setup_fdre_C_D)       -0.145    21.772    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]
  -------------------------------------------------------------------
                         required time                         21.772    
                         arrival time                         -15.895    
  -------------------------------------------------------------------
                         slack                                  5.877    

Slack (MET) :             5.883ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.544ns  (logic 0.282ns (18.263%)  route 1.262ns (81.737%))
  Logic Levels:           0  
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.891ns = ( 21.891 - 16.000 ) 
    Source Clock Delay      (SCD):    6.358ns = ( 14.358 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     8.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     9.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750    10.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    10.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    12.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.120    12.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        1.444    14.358    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X98Y158        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y158        FDRE (Prop_fdre_C_Q)         0.282    14.640 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[3]/Q
                         net (fo=1, routed)           1.262    15.902    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double[3]
    SLICE_X100Y158       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    16.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928    16.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113    17.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.761    20.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    20.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         1.328    21.891    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X100Y158       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]/C
                         clock pessimism              0.231    22.122    
                         clock uncertainty           -0.205    21.917    
    SLICE_X100Y158       FDRE (Setup_fdre_C_D)       -0.132    21.785    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]
  -------------------------------------------------------------------
                         required time                         21.785    
                         arrival time                         -15.902    
  -------------------------------------------------------------------
                         slack                                  5.883    

Slack (MET) :             5.885ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.655ns  (logic 0.308ns (18.612%)  route 1.347ns (81.388%))
  Logic Levels:           0  
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.891ns = ( 21.891 - 16.000 ) 
    Source Clock Delay      (SCD):    6.359ns = ( 14.359 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     8.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     9.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750    10.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    10.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    12.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.120    12.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        1.445    14.359    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X98Y154        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y154        FDRE (Prop_fdre_C_Q)         0.308    14.667 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[1]/Q
                         net (fo=1, routed)           1.347    16.014    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_double[1]
    SLICE_X100Y154       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    16.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928    16.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113    17.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.761    20.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    20.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         1.328    21.891    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X100Y154       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]/C
                         clock pessimism              0.231    22.122    
                         clock uncertainty           -0.205    21.917    
    SLICE_X100Y154       FDRE (Setup_fdre_C_D)       -0.018    21.899    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]
  -------------------------------------------------------------------
                         required time                         21.899    
                         arrival time                         -16.014    
  -------------------------------------------------------------------
                         slack                                  5.885    

Slack (MET) :             5.888ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.535ns  (logic 0.246ns (16.024%)  route 1.289ns (83.976%))
  Logic Levels:           0  
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.891ns = ( 21.891 - 16.000 ) 
    Source Clock Delay      (SCD):    6.359ns = ( 14.359 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     8.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     9.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750    10.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    10.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    12.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.120    12.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        1.445    14.359    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X99Y154        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y154        FDRE (Prop_fdre_C_Q)         0.246    14.605 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[9]/Q
                         net (fo=1, routed)           1.289    15.894    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double[9]
    SLICE_X100Y155       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    16.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928    16.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113    17.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.761    20.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    20.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         1.328    21.891    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X100Y155       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/C
                         clock pessimism              0.231    22.122    
                         clock uncertainty           -0.205    21.917    
    SLICE_X100Y155       FDRE (Setup_fdre_C_D)       -0.135    21.782    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]
  -------------------------------------------------------------------
                         required time                         21.782    
                         arrival time                         -15.894    
  -------------------------------------------------------------------
                         slack                                  5.888    

Slack (MET) :             5.903ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_double_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_int_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.513ns  (logic 0.282ns (18.637%)  route 1.231ns (81.363%))
  Logic Levels:           0  
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.885ns = ( 21.885 - 16.000 ) 
    Source Clock Delay      (SCD):    6.347ns = ( 14.347 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     8.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     9.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750    10.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    10.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    12.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.120    12.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        1.433    14.347    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/userclk2
    SLICE_X98Y169        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_double_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y169        FDRE (Prop_fdre_C_Q)         0.282    14.629 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_double_reg[8]/Q
                         net (fo=1, routed)           1.231    15.860    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_double[8]
    SLICE_X100Y166       FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_int_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    16.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928    16.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113    17.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.761    20.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    20.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         1.322    21.885    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/userclk
    SLICE_X100Y166       FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_int_reg[8]/C
                         clock pessimism              0.231    22.116    
                         clock uncertainty           -0.205    21.911    
    SLICE_X100Y166       FDRE (Setup_fdre_C_D)       -0.148    21.763    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_int_reg[8]
  -------------------------------------------------------------------
                         required time                         21.763    
                         arrival time                         -15.860    
  -------------------------------------------------------------------
                         slack                                  5.903    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_double_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_int_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.100ns (16.033%)  route 0.524ns (83.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.959ns
    Source Clock Delay      (SCD):    2.409ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        0.556     2.409    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/userclk2
    SLICE_X96Y169        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_double_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y169        FDRE (Prop_fdre_C_Q)         0.100     2.509 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_double_reg[10]/Q
                         net (fo=1, routed)           0.524     3.033    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_double[10]
    SLICE_X96Y165        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_int_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         0.762     2.959    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/userclk
    SLICE_X96Y165        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_int_reg[10]/C
                         clock pessimism             -0.276     2.683    
                         clock uncertainty            0.205     2.888    
    SLICE_X96Y165        FDRE (Hold_fdre_C_D)         0.036     2.924    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_int_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.924    
                         arrival time                           3.033    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_double_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_int_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.100ns (15.736%)  route 0.535ns (84.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.959ns
    Source Clock Delay      (SCD):    2.412ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        0.559     2.412    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/userclk2
    SLICE_X97Y166        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_double_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y166        FDRE (Prop_fdre_C_Q)         0.100     2.512 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_double_reg[13]/Q
                         net (fo=1, routed)           0.535     3.047    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_double[13]
    SLICE_X96Y165        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_int_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         0.762     2.959    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/userclk
    SLICE_X96Y165        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_int_reg[13]/C
                         clock pessimism             -0.276     2.683    
                         clock uncertainty            0.205     2.888    
    SLICE_X96Y165        FDRE (Hold_fdre_C_D)         0.038     2.926    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_int_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.926    
                         arrival time                           3.047    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txcharisk_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txcharisk_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.100ns (15.098%)  route 0.562ns (84.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.959ns
    Source Clock Delay      (SCD):    2.409ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        0.556     2.409    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/userclk2
    SLICE_X96Y169        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txcharisk_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y169        FDRE (Prop_fdre_C_Q)         0.100     2.509 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txcharisk_double_reg[1]/Q
                         net (fo=1, routed)           0.562     3.071    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txcharisk_double[1]
    SLICE_X96Y165        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txcharisk_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         0.762     2.959    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/userclk
    SLICE_X96Y165        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txcharisk_int_reg[1]/C
                         clock pessimism             -0.276     2.683    
                         clock uncertainty            0.205     2.888    
    SLICE_X96Y165        FDRE (Hold_fdre_C_D)         0.041     2.929    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txcharisk_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.929    
                         arrival time                           3.071    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxpowerdown_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxpowerdown_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.118ns (17.860%)  route 0.543ns (82.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.955ns
    Source Clock Delay      (SCD):    2.410ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        0.557     2.410    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/userclk2
    SLICE_X90Y181        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxpowerdown_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y181        FDRE (Prop_fdre_C_Q)         0.118     2.528 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxpowerdown_reg_reg/Q
                         net (fo=1, routed)           0.543     3.071    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxpowerdown_reg__0
    SLICE_X96Y180        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxpowerdown_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         0.758     2.955    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/userclk
    SLICE_X96Y180        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxpowerdown_reg/C
                         clock pessimism             -0.276     2.679    
                         clock uncertainty            0.205     2.884    
    SLICE_X96Y180        FDRE (Hold_fdre_C_D)         0.041     2.925    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxpowerdown_reg
  -------------------------------------------------------------------
                         required time                         -2.925    
                         arrival time                           3.071    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_double_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_int_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.100ns (15.051%)  route 0.564ns (84.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.959ns
    Source Clock Delay      (SCD):    2.412ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        0.559     2.412    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/userclk2
    SLICE_X97Y166        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_double_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y166        FDRE (Prop_fdre_C_Q)         0.100     2.512 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_double_reg[14]/Q
                         net (fo=1, routed)           0.564     3.076    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_double[14]
    SLICE_X100Y165       FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_int_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         0.762     2.959    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/userclk
    SLICE_X100Y165       FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_int_reg[14]/C
                         clock pessimism             -0.276     2.683    
                         clock uncertainty            0.205     2.888    
    SLICE_X100Y165       FDRE (Hold_fdre_C_D)         0.041     2.929    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_int_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.929    
                         arrival time                           3.076    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_double_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.107ns (17.003%)  route 0.522ns (82.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.956ns
    Source Clock Delay      (SCD):    2.409ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        0.556     2.409    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/userclk2
    SLICE_X98Y169        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_double_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y169        FDRE (Prop_fdre_C_Q)         0.107     2.516 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_double_reg[3]/Q
                         net (fo=1, routed)           0.522     3.038    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_double[3]
    SLICE_X101Y168       FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         0.759     2.956    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/userclk
    SLICE_X101Y168       FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_int_reg[3]/C
                         clock pessimism             -0.276     2.680    
                         clock uncertainty            0.205     2.885    
    SLICE_X101Y168       FDRE (Hold_fdre_C_D)         0.004     2.889    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_int_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.889    
                         arrival time                           3.038    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.107ns (16.999%)  route 0.522ns (83.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.956ns
    Source Clock Delay      (SCD):    2.409ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        0.556     2.409    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/userclk2
    SLICE_X98Y169        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y169        FDRE (Prop_fdre_C_Q)         0.107     2.516 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_double_reg[1]/Q
                         net (fo=1, routed)           0.522     3.038    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_double[1]
    SLICE_X98Y168        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         0.759     2.956    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/userclk
    SLICE_X98Y168        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_int_reg[1]/C
                         clock pessimism             -0.276     2.680    
                         clock uncertainty            0.205     2.885    
    SLICE_X98Y168        FDRE (Hold_fdre_C_D)         0.002     2.887    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.887    
                         arrival time                           3.038    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.100ns (14.791%)  route 0.576ns (85.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.965ns
    Source Clock Delay      (SCD):    2.417ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        0.564     2.417    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X99Y154        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y154        FDRE (Prop_fdre_C_Q)         0.100     2.517 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[15]/Q
                         net (fo=1, routed)           0.576     3.093    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double[15]
    SLICE_X100Y154       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         0.768     2.965    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X100Y154       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]/C
                         clock pessimism             -0.276     2.689    
                         clock uncertainty            0.205     2.894    
    SLICE_X100Y154       FDRE (Hold_fdre_C_D)         0.047     2.941    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.941    
                         arrival time                           3.093    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_double_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.100ns (14.966%)  route 0.568ns (85.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.957ns
    Source Clock Delay      (SCD):    2.411ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        0.558     2.411    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/userclk2
    SLICE_X97Y167        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_double_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y167        FDRE (Prop_fdre_C_Q)         0.100     2.511 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_double_reg[4]/Q
                         net (fo=1, routed)           0.568     3.079    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_double[4]
    SLICE_X100Y167       FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         0.760     2.957    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/userclk
    SLICE_X100Y167       FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_int_reg[4]/C
                         clock pessimism             -0.276     2.681    
                         clock uncertainty            0.205     2.886    
    SLICE_X100Y167       FDRE (Hold_fdre_C_D)         0.041     2.927    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_int_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.927    
                         arrival time                           3.079    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.118ns (17.448%)  route 0.558ns (82.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.964ns
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        0.563     2.416    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X98Y158        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y158        FDRE (Prop_fdre_C_Q)         0.118     2.534 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[2]/Q
                         net (fo=1, routed)           0.558     3.092    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double[2]
    SLICE_X99Y158        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         0.767     2.964    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X99Y158        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]/C
                         clock pessimism             -0.276     2.688    
                         clock uncertainty            0.205     2.893    
    SLICE_X99Y158        FDRE (Hold_fdre_C_D)         0.047     2.940    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.940    
                         arrival time                           3.092    
  -------------------------------------------------------------------
                         slack                                  0.153    





---------------------------------------------------------------------------------------------------
From Clock:  clk_10_base_mb_clk_wiz_0_0
  To Clock:  clk_320_base_mb_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.135ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.135ns  (required time - arrival time)
  Source:                 base_mb_i/elapsed_time_gen_0/inst/one_pps_sync10_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_10_base_mb_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/elapsed_time_gen_0/inst/one_pps_sync320_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_320_base_mb_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk_320_base_mb_clk_wiz_0_0 rise@3.200ns - clk_10_base_mb_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.606ns  (logic 0.269ns (16.746%)  route 1.337ns (83.254%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 4.674 - 3.200 ) 
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    -0.104ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.772     1.772    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.893    -2.121 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -0.118    base_mb_i/clk_wiz_0/inst/clk_10_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.583     1.585    base_mb_i/elapsed_time_gen_0/inst/clk_10
    SLICE_X56Y60         FDRE                                         r  base_mb_i/elapsed_time_gen_0/inst/one_pps_sync10_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y60         FDRE (Prop_fdre_C_Q)         0.269     1.854 r  base_mb_i/elapsed_time_gen_0/inst/one_pps_sync10_reg/Q
                         net (fo=1, routed)           1.337     3.191    base_mb_i/elapsed_time_gen_0/inst/one_pps_sync10
    SLICE_X57Y54         FDRE                                         r  base_mb_i/elapsed_time_gen_0/inst/one_pps_sync320_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      3.200     3.200 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     3.200 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.642     4.842    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.659     1.183 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.906     3.089    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     3.202 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         1.472     4.674    base_mb_i/elapsed_time_gen_0/inst/clk_320
    SLICE_X57Y54         FDRE                                         r  base_mb_i/elapsed_time_gen_0/inst/one_pps_sync320_reg/C
                         clock pessimism             -0.104     4.570    
                         clock uncertainty           -0.210     4.360    
    SLICE_X57Y54         FDRE (Setup_fdre_C_D)       -0.034     4.326    base_mb_i/elapsed_time_gen_0/inst/one_pps_sync320_reg
  -------------------------------------------------------------------
                         required time                          4.326    
                         arrival time                          -3.191    
  -------------------------------------------------------------------
                         slack                                  1.135    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 base_mb_i/elapsed_time_gen_0/inst/one_pps_sync10_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_10_base_mb_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/elapsed_time_gen_0/inst/one_pps_sync320_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_320_base_mb_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_320_base_mb_clk_wiz_0_0 rise@0.000ns - clk_10_base_mb_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.100ns (14.360%)  route 0.596ns (85.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.067ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.648     0.648    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.420    -0.772 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.748    -0.024    base_mb_i/clk_wiz_0/inst/clk_10_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.591     0.593    base_mb_i/elapsed_time_gen_0/inst/clk_10
    SLICE_X56Y60         FDRE                                         r  base_mb_i/elapsed_time_gen_0/inst/one_pps_sync10_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y60         FDRE (Prop_fdre_C_Q)         0.100     0.693 r  base_mb_i/elapsed_time_gen_0/inst/one_pps_sync10_reg/Q
                         net (fo=1, routed)           0.596     1.289    base_mb_i/elapsed_time_gen_0/inst/one_pps_sync10
    SLICE_X57Y54         FDRE                                         r  base_mb_i/elapsed_time_gen_0/inst/one_pps_sync320_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.877     0.877    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.716    -0.839 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.811    -0.028    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         0.812     0.814    base_mb_i/elapsed_time_gen_0/inst/clk_320
    SLICE_X57Y54         FDRE                                         r  base_mb_i/elapsed_time_gen_0/inst/one_pps_sync320_reg/C
                         clock pessimism              0.067     0.881    
                         clock uncertainty            0.210     1.091    
    SLICE_X57Y54         FDRE (Hold_fdre_C_D)         0.040     1.131    base_mb_i/elapsed_time_gen_0/inst/one_pps_sync320_reg
  -------------------------------------------------------------------
                         required time                         -1.131    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.158    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clk_out1_base_mb_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        4.106ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.106ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.929ns  (logic 0.361ns (18.716%)  route 1.568ns (81.284%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y159                                     0.000     0.000 r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X42Y159        FDRE (Prop_fdre_C_Q)         0.308     0.308 r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.568     1.876    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X41Y155        LUT6 (Prop_lut6_I4_O)        0.053     1.929 r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/ip2bus_data[22]_i_1__1/O
                         net (fo=1, routed)           0.000     1.929    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/ip2bus_data[22]_i_1__1_n_0
    SLICE_X41Y155        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X41Y155        FDRE (Setup_fdre_C_D)        0.035     6.035    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[22]
  -------------------------------------------------------------------
                         required time                          6.035    
                         arrival time                          -1.929    
  -------------------------------------------------------------------
                         slack                                  4.106    

Slack (MET) :             4.208ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.826ns  (logic 0.361ns (19.774%)  route 1.465ns (80.226%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y159                                     0.000     0.000 r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X42Y159        FDRE (Prop_fdre_C_Q)         0.308     0.308 r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.465     1.773    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X41Y153        LUT6 (Prop_lut6_I4_O)        0.053     1.826 r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/ip2bus_data[14]_i_1__1/O
                         net (fo=1, routed)           0.000     1.826    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/ip2bus_data[14]_i_1__1_n_0
    SLICE_X41Y153        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X41Y153        FDRE (Setup_fdre_C_D)        0.034     6.034    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[14]
  -------------------------------------------------------------------
                         required time                          6.034    
                         arrival time                          -1.826    
  -------------------------------------------------------------------
                         slack                                  4.208    

Slack (MET) :             4.210ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.825ns  (logic 0.361ns (19.785%)  route 1.464ns (80.215%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y159                                     0.000     0.000 r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X42Y159        FDRE (Prop_fdre_C_Q)         0.308     0.308 r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.464     1.772    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X41Y153        LUT6 (Prop_lut6_I4_O)        0.053     1.825 r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/ip2bus_data[11]_i_1__1/O
                         net (fo=1, routed)           0.000     1.825    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/ip2bus_data[11]_i_1__1_n_0
    SLICE_X41Y153        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X41Y153        FDRE (Setup_fdre_C_D)        0.035     6.035    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[11]
  -------------------------------------------------------------------
                         required time                          6.035    
                         arrival time                          -1.825    
  -------------------------------------------------------------------
                         slack                                  4.210    

Slack (MET) :             4.235ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.799ns  (logic 0.361ns (20.069%)  route 1.438ns (79.931%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y159                                     0.000     0.000 r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X42Y159        FDRE (Prop_fdre_C_Q)         0.308     0.308 r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.438     1.746    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X41Y155        LUT6 (Prop_lut6_I4_O)        0.053     1.799 r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/ip2bus_data[21]_i_1__1/O
                         net (fo=1, routed)           0.000     1.799    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/ip2bus_data[21]_i_1__1_n_0
    SLICE_X41Y155        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X41Y155        FDRE (Setup_fdre_C_D)        0.034     6.034    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[21]
  -------------------------------------------------------------------
                         required time                          6.034    
                         arrival time                          -1.799    
  -------------------------------------------------------------------
                         slack                                  4.235    

Slack (MET) :             4.238ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.797ns  (logic 0.361ns (20.091%)  route 1.436ns (79.909%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y159                                     0.000     0.000 r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X42Y159        FDRE (Prop_fdre_C_Q)         0.308     0.308 r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.436     1.744    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X41Y155        LUT6 (Prop_lut6_I4_O)        0.053     1.797 r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/ip2bus_data[15]_i_1__0/O
                         net (fo=1, routed)           0.000     1.797    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/ip2bus_data[15]_i_1__0_n_0
    SLICE_X41Y155        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X41Y155        FDRE (Setup_fdre_C_D)        0.035     6.035    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[15]
  -------------------------------------------------------------------
                         required time                          6.035    
                         arrival time                          -1.797    
  -------------------------------------------------------------------
                         slack                                  4.238    

Slack (MET) :             4.321ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.714ns  (logic 0.361ns (21.067%)  route 1.353ns (78.933%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y159                                     0.000     0.000 r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X42Y159        FDRE (Prop_fdre_C_Q)         0.308     0.308 r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.353     1.661    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X41Y153        LUT6 (Prop_lut6_I4_O)        0.053     1.714 r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/ip2bus_data[18]_i_1__1/O
                         net (fo=1, routed)           0.000     1.714    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/ip2bus_data[18]_i_1__1_n_0
    SLICE_X41Y153        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X41Y153        FDRE (Setup_fdre_C_D)        0.035     6.035    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[18]
  -------------------------------------------------------------------
                         required time                          6.035    
                         arrival time                          -1.714    
  -------------------------------------------------------------------
                         slack                                  4.321    

Slack (MET) :             4.331ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.704ns  (logic 0.361ns (21.188%)  route 1.343ns (78.812%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y136                                     0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X64Y136        FDRE (Prop_fdre_C_Q)         0.308     0.308 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.343     1.651    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X71Y132        LUT6 (Prop_lut6_I4_O)        0.053     1.704 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data[9]_i_1__0/O
                         net (fo=1, routed)           0.000     1.704    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data[9]_i_1__0_n_0
    SLICE_X71Y132        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X71Y132        FDRE (Setup_fdre_C_D)        0.035     6.035    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[9]
  -------------------------------------------------------------------
                         required time                          6.035    
                         arrival time                          -1.704    
  -------------------------------------------------------------------
                         slack                                  4.331    

Slack (MET) :             4.345ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.689ns  (logic 0.361ns (21.376%)  route 1.328ns (78.624%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y136                                     0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X64Y136        FDRE (Prop_fdre_C_Q)         0.308     0.308 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.328     1.636    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X71Y132        LUT6 (Prop_lut6_I4_O)        0.053     1.689 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data[16]_i_1__1/O
                         net (fo=1, routed)           0.000     1.689    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data[16]_i_1__1_n_0
    SLICE_X71Y132        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X71Y132        FDRE (Setup_fdre_C_D)        0.034     6.034    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[16]
  -------------------------------------------------------------------
                         required time                          6.034    
                         arrival time                          -1.689    
  -------------------------------------------------------------------
                         slack                                  4.345    

Slack (MET) :             4.350ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.684ns  (logic 0.361ns (21.436%)  route 1.323ns (78.564%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y159                                     0.000     0.000 r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X42Y159        FDRE (Prop_fdre_C_Q)         0.308     0.308 r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.323     1.631    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X41Y156        LUT6 (Prop_lut6_I4_O)        0.053     1.684 r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/ip2bus_data[4]_i_1__1/O
                         net (fo=1, routed)           0.000     1.684    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/ip2bus_data[4]_i_1__1_n_0
    SLICE_X41Y156        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X41Y156        FDRE (Setup_fdre_C_D)        0.034     6.034    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[4]
  -------------------------------------------------------------------
                         required time                          6.034    
                         arrival time                          -1.684    
  -------------------------------------------------------------------
                         slack                                  4.350    

Slack (MET) :             4.352ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.683ns  (logic 0.361ns (21.449%)  route 1.322ns (78.551%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y159                                     0.000     0.000 r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X42Y159        FDRE (Prop_fdre_C_Q)         0.308     0.308 r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.322     1.630    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X41Y155        LUT6 (Prop_lut6_I4_O)        0.053     1.683 r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/ip2bus_data[8]_i_1__0/O
                         net (fo=1, routed)           0.000     1.683    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/ip2bus_data[8]_i_1__0_n_0
    SLICE_X41Y155        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X41Y155        FDRE (Setup_fdre_C_D)        0.035     6.035    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[8]
  -------------------------------------------------------------------
                         required time                          6.035    
                         arrival time                          -1.683    
  -------------------------------------------------------------------
                         slack                                  4.352    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_base_mb_clk_wiz_1_0
  To Clock:  clk_out1_base_mb_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        2.409ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.409ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns)
  Data Path Delay:        2.259ns  (logic 0.308ns (13.634%)  route 1.951ns (86.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.567ns = ( 11.567 - 10.000 ) 
    Source Clock Delay      (SCD):    1.404ns = ( 6.404 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     6.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315     3.260 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622     4.882    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.402     6.404    base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/hs_clk
    SLICE_X40Y104        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y104        FDRE (Prop_fdre_C_Q)         0.308     6.712 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[9]/Q
                         net (fo=1, routed)           1.951     8.663    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[9]
    RAMB18_X1Y34         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       1.565    11.567    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X1Y34         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.089    11.478    
                         clock uncertainty           -0.201    11.276    
    RAMB18_X1Y34         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[9])
                                                     -0.204    11.072    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.072    
                         arrival time                          -8.663    
  -------------------------------------------------------------------
                         slack                                  2.409    

Slack (MET) :             2.430ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns)
  Data Path Delay:        2.239ns  (logic 0.269ns (12.017%)  route 1.970ns (87.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.567ns = ( 11.567 - 10.000 ) 
    Source Clock Delay      (SCD):    1.404ns = ( 6.404 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     6.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315     3.260 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622     4.882    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.402     6.404    base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/hs_clk
    SLICE_X36Y103        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y103        FDRE (Prop_fdre_C_Q)         0.269     6.673 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[8]/Q
                         net (fo=1, routed)           1.970     8.643    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[8]
    RAMB18_X1Y34         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       1.565    11.567    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X1Y34         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.089    11.478    
                         clock uncertainty           -0.201    11.276    
    RAMB18_X1Y34         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[8])
                                                     -0.204    11.072    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.072    
                         arrival time                          -8.643    
  -------------------------------------------------------------------
                         slack                                  2.430    

Slack (MET) :             2.466ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns)
  Data Path Delay:        2.202ns  (logic 0.269ns (12.214%)  route 1.933ns (87.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.567ns = ( 11.567 - 10.000 ) 
    Source Clock Delay      (SCD):    1.404ns = ( 6.404 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     6.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315     3.260 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622     4.882    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.402     6.404    base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/hs_clk
    SLICE_X41Y105        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y105        FDRE (Prop_fdre_C_Q)         0.269     6.673 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[17]/Q
                         net (fo=1, routed)           1.933     8.606    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[17]
    RAMB18_X1Y34         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       1.565    11.567    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X1Y34         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.089    11.478    
                         clock uncertainty           -0.201    11.276    
    RAMB18_X1Y34         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                     -0.204    11.072    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.072    
                         arrival time                          -8.606    
  -------------------------------------------------------------------
                         slack                                  2.466    

Slack (MET) :             2.501ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns)
  Data Path Delay:        2.168ns  (logic 0.269ns (12.410%)  route 1.899ns (87.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.567ns = ( 11.567 - 10.000 ) 
    Source Clock Delay      (SCD):    1.404ns = ( 6.404 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     6.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315     3.260 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622     4.882    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.402     6.404    base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/hs_clk
    SLICE_X37Y104        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y104        FDRE (Prop_fdre_C_Q)         0.269     6.673 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[14]/Q
                         net (fo=1, routed)           1.899     8.572    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[14]
    RAMB18_X1Y34         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       1.565    11.567    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X1Y34         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.089    11.478    
                         clock uncertainty           -0.201    11.276    
    RAMB18_X1Y34         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[14])
                                                     -0.204    11.072    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.072    
                         arrival time                          -8.572    
  -------------------------------------------------------------------
                         slack                                  2.501    

Slack (MET) :             2.520ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns)
  Data Path Delay:        2.149ns  (logic 0.308ns (14.335%)  route 1.841ns (85.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.567ns = ( 11.567 - 10.000 ) 
    Source Clock Delay      (SCD):    1.404ns = ( 6.404 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     6.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315     3.260 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622     4.882    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.402     6.404    base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/hs_clk
    SLICE_X38Y106        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y106        FDRE (Prop_fdre_C_Q)         0.308     6.712 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[19]/Q
                         net (fo=1, routed)           1.841     8.553    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[19]
    RAMB18_X1Y34         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       1.565    11.567    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X1Y34         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.089    11.478    
                         clock uncertainty           -0.201    11.276    
    RAMB18_X1Y34         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[3])
                                                     -0.204    11.072    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.072    
                         arrival time                          -8.553    
  -------------------------------------------------------------------
                         slack                                  2.520    

Slack (MET) :             2.539ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns)
  Data Path Delay:        2.129ns  (logic 0.269ns (12.637%)  route 1.860ns (87.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.567ns = ( 11.567 - 10.000 ) 
    Source Clock Delay      (SCD):    1.405ns = ( 6.405 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     6.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315     3.260 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622     4.882    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.403     6.405    base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/hs_clk
    SLICE_X36Y101        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y101        FDRE (Prop_fdre_C_Q)         0.269     6.674 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[1]/Q
                         net (fo=1, routed)           1.860     8.534    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[1]
    RAMB18_X1Y34         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       1.565    11.567    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X1Y34         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.089    11.478    
                         clock uncertainty           -0.201    11.276    
    RAMB18_X1Y34         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[2])
                                                     -0.204    11.072    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.072    
                         arrival time                          -8.534    
  -------------------------------------------------------------------
                         slack                                  2.539    

Slack (MET) :             2.546ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns)
  Data Path Delay:        2.122ns  (logic 0.269ns (12.679%)  route 1.853ns (87.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.567ns = ( 11.567 - 10.000 ) 
    Source Clock Delay      (SCD):    1.405ns = ( 6.405 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     6.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315     3.260 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622     4.882    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.403     6.405    base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/hs_clk
    SLICE_X37Y102        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y102        FDRE (Prop_fdre_C_Q)         0.269     6.674 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[5]/Q
                         net (fo=1, routed)           1.853     8.527    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[5]
    RAMB18_X1Y34         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       1.565    11.567    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X1Y34         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.089    11.478    
                         clock uncertainty           -0.201    11.276    
    RAMB18_X1Y34         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[6])
                                                     -0.204    11.072    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.072    
                         arrival time                          -8.527    
  -------------------------------------------------------------------
                         slack                                  2.546    

Slack (MET) :             2.564ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns)
  Data Path Delay:        1.907ns  (logic 0.269ns (14.102%)  route 1.638ns (85.898%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.567ns = ( 11.567 - 10.000 ) 
    Source Clock Delay      (SCD):    1.601ns = ( 6.601 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     6.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315     3.260 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622     4.882    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.599     6.601    base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/hs_clk
    SLICE_X39Y99         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         FDRE (Prop_fdre_C_Q)         0.269     6.870 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[0]/Q
                         net (fo=1, routed)           1.638     8.508    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[0]
    RAMB18_X1Y34         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       1.565    11.567    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X1Y34         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.089    11.478    
                         clock uncertainty           -0.201    11.276    
    RAMB18_X1Y34         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[1])
                                                     -0.204    11.072    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.072    
                         arrival time                          -8.508    
  -------------------------------------------------------------------
                         slack                                  2.564    

Slack (MET) :             2.572ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns)
  Data Path Delay:        2.095ns  (logic 0.269ns (12.840%)  route 1.826ns (87.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.567ns = ( 11.567 - 10.000 ) 
    Source Clock Delay      (SCD):    1.405ns = ( 6.405 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     6.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315     3.260 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622     4.882    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.403     6.405    base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/hs_clk
    SLICE_X36Y102        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y102        FDRE (Prop_fdre_C_Q)         0.269     6.674 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[11]/Q
                         net (fo=1, routed)           1.826     8.500    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[11]
    RAMB18_X1Y34         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       1.565    11.567    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X1Y34         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.089    11.478    
                         clock uncertainty           -0.201    11.276    
    RAMB18_X1Y34         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[11])
                                                     -0.204    11.072    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.072    
                         arrival time                          -8.500    
  -------------------------------------------------------------------
                         slack                                  2.572    

Slack (MET) :             2.573ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns)
  Data Path Delay:        2.095ns  (logic 0.269ns (12.837%)  route 1.826ns (87.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.567ns = ( 11.567 - 10.000 ) 
    Source Clock Delay      (SCD):    1.404ns = ( 6.404 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     6.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315     3.260 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622     4.882    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.402     6.404    base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/hs_clk
    SLICE_X36Y104        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDRE (Prop_fdre_C_Q)         0.269     6.673 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[12]/Q
                         net (fo=1, routed)           1.826     8.499    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[12]
    RAMB18_X1Y34         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       1.565    11.567    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X1Y34         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.089    11.478    
                         clock uncertainty           -0.201    11.276    
    RAMB18_X1Y34         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[12])
                                                     -0.204    11.072    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.072    
                         arrival time                          -8.499    
  -------------------------------------------------------------------
                         slack                                  2.573    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.900ns  (logic 0.100ns (11.108%)  route 0.800ns (88.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.552     0.554    base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/hs_clk
    SLICE_X36Y106        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y106        FDRE (Prop_fdre_C_Q)         0.100     0.654 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[21]/Q
                         net (fo=1, routed)           0.800     1.454    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[21]
    RAMB18_X1Y34         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       0.880     0.882    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X1Y34         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.065     0.947    
                         clock uncertainty            0.201     1.148    
    RAMB18_X1Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[5])
                                                      0.155     1.303    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.303    
                         arrival time                           1.454    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.906ns  (logic 0.118ns (13.020%)  route 0.788ns (86.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.395ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.550     0.552    base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/hs_clk
    SLICE_X38Y108        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y108        FDRE (Prop_fdre_C_Q)         0.118     0.670 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[22]/Q
                         net (fo=1, routed)           0.788     1.458    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[22]
    RAMB18_X1Y34         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       0.880     0.882    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X1Y34         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.065     0.947    
                         clock uncertainty            0.201     1.148    
    RAMB18_X1Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[6])
                                                      0.155     1.303    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.303    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.906ns  (logic 0.100ns (11.033%)  route 0.806ns (88.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.552     0.554    base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/hs_clk
    SLICE_X36Y105        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y105        FDRE (Prop_fdre_C_Q)         0.100     0.654 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[13]/Q
                         net (fo=1, routed)           0.806     1.460    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[13]
    RAMB18_X1Y34         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       0.880     0.882    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X1Y34         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.065     0.947    
                         clock uncertainty            0.201     1.148    
    RAMB18_X1Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[13])
                                                      0.155     1.303    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.303    
                         arrival time                           1.460    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.100ns (10.994%)  route 0.810ns (89.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.392ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.553     0.555    base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/hs_clk
    SLICE_X37Y100        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDRE (Prop_fdre_C_Q)         0.100     0.655 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[6]/Q
                         net (fo=1, routed)           0.810     1.465    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[6]
    RAMB18_X1Y34         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       0.880     0.882    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X1Y34         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.065     0.947    
                         clock uncertainty            0.201     1.148    
    RAMB18_X1Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[7])
                                                      0.155     1.303    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.303    
                         arrival time                           1.465    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.100ns (11.514%)  route 0.768ns (88.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.604     0.606    base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/hs_clk
    SLICE_X39Y99         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         FDRE (Prop_fdre_C_Q)         0.100     0.706 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[0]/Q
                         net (fo=1, routed)           0.768     1.474    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[0]
    RAMB18_X1Y34         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       0.880     0.882    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X1Y34         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.065     0.947    
                         clock uncertainty            0.201     1.148    
    RAMB18_X1Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[1])
                                                      0.155     1.303    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.303    
                         arrival time                           1.474    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.923ns  (logic 0.100ns (10.834%)  route 0.823ns (89.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.552     0.554    base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/hs_clk
    SLICE_X37Y103        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y103        FDRE (Prop_fdre_C_Q)         0.100     0.654 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[10]/Q
                         net (fo=1, routed)           0.823     1.477    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[10]
    RAMB18_X1Y34         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       0.880     0.882    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X1Y34         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.065     0.947    
                         clock uncertainty            0.201     1.148    
    RAMB18_X1Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[10])
                                                      0.155     1.303    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.303    
                         arrival time                           1.477    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.118ns (12.765%)  route 0.806ns (87.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.551     0.553    base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/hs_clk
    SLICE_X38Y105        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y105        FDRE (Prop_fdre_C_Q)         0.118     0.671 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[16]/Q
                         net (fo=1, routed)           0.806     1.477    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[16]
    RAMB18_X1Y34         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       0.880     0.882    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X1Y34         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.065     0.947    
                         clock uncertainty            0.201     1.148    
    RAMB18_X1Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                      0.155     1.303    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.303    
                         arrival time                           1.477    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.934ns  (logic 0.100ns (10.712%)  route 0.834ns (89.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.551     0.553    base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/hs_clk
    SLICE_X39Y103        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y103        FDRE (Prop_fdre_C_Q)         0.100     0.653 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[7]/Q
                         net (fo=1, routed)           0.834     1.487    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[7]
    RAMB18_X1Y34         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       0.880     0.882    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X1Y34         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.065     0.947    
                         clock uncertainty            0.201     1.148    
    RAMB18_X1Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIPADIP[0])
                                                      0.155     1.303    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.303    
                         arrival time                           1.487    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.934ns  (logic 0.100ns (10.709%)  route 0.834ns (89.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.552     0.554    base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/hs_clk
    SLICE_X39Y102        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y102        FDRE (Prop_fdre_C_Q)         0.100     0.654 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[4]/Q
                         net (fo=1, routed)           0.834     1.488    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[4]
    RAMB18_X1Y34         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       0.880     0.882    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X1Y34         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.065     0.947    
                         clock uncertainty            0.201     1.148    
    RAMB18_X1Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[5])
                                                      0.155     1.303    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.303    
                         arrival time                           1.488    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.100ns (10.671%)  route 0.837ns (89.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.551     0.553    base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/hs_clk
    SLICE_X39Y104        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y104        FDRE (Prop_fdre_C_Q)         0.100     0.653 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[18]/Q
                         net (fo=1, routed)           0.837     1.490    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[18]
    RAMB18_X1Y34         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       0.880     0.882    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X1Y34         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.065     0.947    
                         clock uncertainty            0.201     1.148    
    RAMB18_X1Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[2])
                                                      0.155     1.303    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.303    
                         arrival time                           1.490    
  -------------------------------------------------------------------
                         slack                                  0.187    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_base_mb_clk_wiz_1_0
  To Clock:  clk_out1_base_mb_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        1.755ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.755ns  (required time - arrival time)
  Source:                 base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.735ns  (logic 0.602ns (7.783%)  route 7.133ns (92.217%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.394ns = ( 11.394 - 10.000 ) 
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.599     1.601    base_mb_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X26Y57         FDRE                                         r  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y57         FDRE (Prop_fdre_C_Q)         0.269     1.870 r  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=117, routed)         3.392     5.262    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/S_AXI_ARESETN
    SLICE_X84Y144        LUT5 (Prop_lut5_I4_O)        0.053     5.315 f  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/RESET2PCSPMA_INST_0/O
                         net (fo=556, routed)         2.470     7.785    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/BUS2IP_Addr_reg_reg[14]_0
    SLICE_X2Y143         LUT5 (Prop_lut5_I4_O)        0.053     7.838 f  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/BUS2IP_Addr_reg[14]_i_1/O
                         net (fo=34, routed)          0.815     8.653    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_CS1
    SLICE_X2Y150         LUT4 (Prop_lut4_I3_O)        0.063     8.716 f  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE[2]_i_3/O
                         net (fo=4, routed)           0.456     9.172    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE[2]_i_3_n_0
    SLICE_X4Y151         LUT5 (Prop_lut5_I3_O)        0.164     9.336 r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE[10]_i_1/O
                         net (fo=1, routed)           0.000     9.336    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE[10]_i_1_n_0
    SLICE_X4Y151         FDRE                                         r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       1.392    11.394    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/S_AXI_ACLK
    SLICE_X4Y151         FDRE                                         r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE_reg[10]/C
                         clock pessimism             -0.089    11.305    
                         clock uncertainty           -0.249    11.056    
    SLICE_X4Y151         FDRE (Setup_fdre_C_D)        0.035    11.091    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE_reg[10]
  -------------------------------------------------------------------
                         required time                         11.091    
                         arrival time                          -9.336    
  -------------------------------------------------------------------
                         slack                                  1.755    

Slack (MET) :             1.759ns  (required time - arrival time)
  Source:                 base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.731ns  (logic 0.602ns (7.787%)  route 7.129ns (92.213%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.394ns = ( 11.394 - 10.000 ) 
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.599     1.601    base_mb_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X26Y57         FDRE                                         r  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y57         FDRE (Prop_fdre_C_Q)         0.269     1.870 r  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=117, routed)         3.392     5.262    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/S_AXI_ARESETN
    SLICE_X84Y144        LUT5 (Prop_lut5_I4_O)        0.053     5.315 f  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/RESET2PCSPMA_INST_0/O
                         net (fo=556, routed)         2.470     7.785    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/BUS2IP_Addr_reg_reg[14]_0
    SLICE_X2Y143         LUT5 (Prop_lut5_I4_O)        0.053     7.838 f  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/BUS2IP_Addr_reg[14]_i_1/O
                         net (fo=34, routed)          0.815     8.653    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_CS1
    SLICE_X2Y150         LUT4 (Prop_lut4_I3_O)        0.063     8.716 f  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE[2]_i_3/O
                         net (fo=4, routed)           0.452     9.168    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE[2]_i_3_n_0
    SLICE_X4Y151         LUT6 (Prop_lut6_I4_O)        0.164     9.332 r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE[2]_i_1/O
                         net (fo=1, routed)           0.000     9.332    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE[2]_i_1_n_0
    SLICE_X4Y151         FDRE                                         r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       1.392    11.394    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/S_AXI_ACLK
    SLICE_X4Y151         FDRE                                         r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE_reg[2]/C
                         clock pessimism             -0.089    11.305    
                         clock uncertainty           -0.249    11.056    
    SLICE_X4Y151         FDRE (Setup_fdre_C_D)        0.035    11.091    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE_reg[2]
  -------------------------------------------------------------------
                         required time                         11.091    
                         arrival time                          -9.332    
  -------------------------------------------------------------------
                         slack                                  1.759    

Slack (MET) :             1.859ns  (required time - arrival time)
  Source:                 base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.630ns  (logic 0.602ns (7.890%)  route 7.028ns (92.110%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.394ns = ( 11.394 - 10.000 ) 
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.599     1.601    base_mb_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X26Y57         FDRE                                         r  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y57         FDRE (Prop_fdre_C_Q)         0.269     1.870 r  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=117, routed)         3.392     5.262    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/S_AXI_ARESETN
    SLICE_X84Y144        LUT5 (Prop_lut5_I4_O)        0.053     5.315 f  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/RESET2PCSPMA_INST_0/O
                         net (fo=556, routed)         2.470     7.785    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/BUS2IP_Addr_reg_reg[14]_0
    SLICE_X2Y143         LUT5 (Prop_lut5_I4_O)        0.053     7.838 f  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/BUS2IP_Addr_reg[14]_i_1/O
                         net (fo=34, routed)          0.815     8.653    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_CS1
    SLICE_X2Y150         LUT4 (Prop_lut4_I3_O)        0.063     8.716 f  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE[2]_i_3/O
                         net (fo=4, routed)           0.351     9.067    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE[2]_i_3_n_0
    SLICE_X4Y151         LUT6 (Prop_lut6_I4_O)        0.164     9.231 r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE[2]_i_1/O
                         net (fo=1, routed)           0.000     9.231    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE[2]_i_1_n_0
    SLICE_X4Y151         FDRE                                         r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       1.392    11.394    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/S_AXI_ACLK
    SLICE_X4Y151         FDRE                                         r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE_reg[2]/C
                         clock pessimism             -0.089    11.305    
                         clock uncertainty           -0.249    11.056    
    SLICE_X4Y151         FDRE (Setup_fdre_C_D)        0.034    11.090    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE_reg[2]
  -------------------------------------------------------------------
                         required time                         11.090    
                         arrival time                          -9.231    
  -------------------------------------------------------------------
                         slack                                  1.859    

Slack (MET) :             1.862ns  (required time - arrival time)
  Source:                 base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.628ns  (logic 0.602ns (7.892%)  route 7.026ns (92.108%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.394ns = ( 11.394 - 10.000 ) 
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.599     1.601    base_mb_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X26Y57         FDRE                                         r  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y57         FDRE (Prop_fdre_C_Q)         0.269     1.870 r  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=117, routed)         3.392     5.262    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/S_AXI_ARESETN
    SLICE_X84Y144        LUT5 (Prop_lut5_I4_O)        0.053     5.315 f  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/RESET2PCSPMA_INST_0/O
                         net (fo=556, routed)         2.470     7.785    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/BUS2IP_Addr_reg_reg[14]_0
    SLICE_X2Y143         LUT5 (Prop_lut5_I4_O)        0.053     7.838 f  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/BUS2IP_Addr_reg[14]_i_1/O
                         net (fo=34, routed)          0.815     8.653    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_CS1
    SLICE_X2Y150         LUT4 (Prop_lut4_I3_O)        0.063     8.716 f  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE[2]_i_3/O
                         net (fo=4, routed)           0.349     9.065    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE[2]_i_3_n_0
    SLICE_X4Y151         LUT5 (Prop_lut5_I3_O)        0.164     9.229 r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE[10]_i_1/O
                         net (fo=1, routed)           0.000     9.229    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE[10]_i_1_n_0
    SLICE_X4Y151         FDRE                                         r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       1.392    11.394    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/S_AXI_ACLK
    SLICE_X4Y151         FDRE                                         r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE_reg[10]/C
                         clock pessimism             -0.089    11.305    
                         clock uncertainty           -0.249    11.056    
    SLICE_X4Y151         FDRE (Setup_fdre_C_D)        0.035    11.091    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE_reg[10]
  -------------------------------------------------------------------
                         required time                         11.091    
                         arrival time                          -9.229    
  -------------------------------------------------------------------
                         slack                                  1.862    

Slack (MET) :             1.951ns  (required time - arrival time)
  Source:                 base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.551ns  (logic 0.481ns (6.370%)  route 7.070ns (93.630%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.407ns = ( 11.407 - 10.000 ) 
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.599     1.601    base_mb_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X26Y57         FDRE                                         r  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y57         FDRE (Prop_fdre_C_Q)         0.269     1.870 r  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=117, routed)         3.392     5.262    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/S_AXI_ARESETN
    SLICE_X84Y144        LUT5 (Prop_lut5_I4_O)        0.053     5.315 f  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/RESET2PCSPMA_INST_0/O
                         net (fo=556, routed)         2.470     7.785    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/BUS2IP_Addr_reg_reg[14]_0
    SLICE_X2Y143         LUT5 (Prop_lut5_I4_O)        0.053     7.838 f  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/BUS2IP_Addr_reg[14]_i_1/O
                         net (fo=34, routed)          0.691     8.529    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_CS1
    SLICE_X3Y150         LUT4 (Prop_lut4_I3_O)        0.053     8.582 f  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE[3]_i_3/O
                         net (fo=4, routed)           0.517     9.099    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE[3]_i_3_n_0
    SLICE_X3Y149         LUT5 (Prop_lut5_I3_O)        0.053     9.152 r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE[11]_i_1/O
                         net (fo=1, routed)           0.000     9.152    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE[11]_i_1_n_0
    SLICE_X3Y149         FDRE                                         r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       1.405    11.407    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/S_AXI_ACLK
    SLICE_X3Y149         FDRE                                         r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE_reg[11]/C
                         clock pessimism             -0.089    11.318    
                         clock uncertainty           -0.249    11.069    
    SLICE_X3Y149         FDRE (Setup_fdre_C_D)        0.034    11.103    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE_reg[11]
  -------------------------------------------------------------------
                         required time                         11.103    
                         arrival time                          -9.152    
  -------------------------------------------------------------------
                         slack                                  1.951    

Slack (MET) :             1.977ns  (required time - arrival time)
  Source:                 base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.503ns  (logic 0.600ns (7.997%)  route 6.903ns (92.003%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.383ns = ( 11.383 - 10.000 ) 
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.599     1.601    base_mb_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X26Y57         FDRE                                         r  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y57         FDRE (Prop_fdre_C_Q)         0.269     1.870 r  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=117, routed)         3.254     5.124    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/S_AXI_ARESETN
    SLICE_X67Y150        LUT5 (Prop_lut5_I4_O)        0.053     5.177 f  base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/RESET2PCSPMA_INST_0/O
                         net (fo=556, routed)         2.470     7.647    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_ADDR_SHIM/BUS2IP_Addr_reg_reg[14]_0
    SLICE_X3Y162         LUT5 (Prop_lut5_I4_O)        0.053     7.700 f  base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_ADDR_SHIM/BUS2IP_Addr_reg[14]_i_1/O
                         net (fo=34, routed)          0.860     8.560    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_CS1
    SLICE_X4Y171         LUT3 (Prop_lut3_I0_O)        0.057     8.617 f  base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE[7]_i_2/O
                         net (fo=2, routed)           0.318     8.936    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE[7]_i_2_n_0
    SLICE_X3Y172         LUT6 (Prop_lut6_I5_O)        0.168     9.104 r  base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE[7]_i_1/O
                         net (fo=1, routed)           0.000     9.104    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE[7]_i_1_n_0
    SLICE_X3Y172         FDRE                                         r  base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       1.381    11.383    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_ADDR_SHIM/S_AXI_ACLK
    SLICE_X3Y172         FDRE                                         r  base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE_reg[7]/C
                         clock pessimism             -0.089    11.294    
                         clock uncertainty           -0.249    11.045    
    SLICE_X3Y172         FDRE (Setup_fdre_C_D)        0.035    11.080    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE_reg[7]
  -------------------------------------------------------------------
                         required time                         11.080    
                         arrival time                          -9.104    
  -------------------------------------------------------------------
                         slack                                  1.977    

Slack (MET) :             2.002ns  (required time - arrival time)
  Source:                 base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.501ns  (logic 0.606ns (8.079%)  route 6.895ns (91.921%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.407ns = ( 11.407 - 10.000 ) 
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.599     1.601    base_mb_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X26Y57         FDRE                                         r  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y57         FDRE (Prop_fdre_C_Q)         0.269     1.870 r  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=117, routed)         3.392     5.262    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/S_AXI_ARESETN
    SLICE_X84Y144        LUT5 (Prop_lut5_I4_O)        0.053     5.315 f  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/RESET2PCSPMA_INST_0/O
                         net (fo=556, routed)         2.470     7.785    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/BUS2IP_Addr_reg_reg[14]_0
    SLICE_X2Y143         LUT5 (Prop_lut5_I4_O)        0.053     7.838 f  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/BUS2IP_Addr_reg[14]_i_1/O
                         net (fo=34, routed)          0.730     8.568    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_CS1
    SLICE_X3Y149         LUT3 (Prop_lut3_I0_O)        0.066     8.634 f  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE[7]_i_2/O
                         net (fo=2, routed)           0.303     8.937    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE[7]_i_2_n_0
    SLICE_X3Y149         LUT6 (Prop_lut6_I5_O)        0.165     9.102 r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE[7]_i_1/O
                         net (fo=1, routed)           0.000     9.102    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE[7]_i_1_n_0
    SLICE_X3Y149         FDRE                                         r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       1.405    11.407    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/S_AXI_ACLK
    SLICE_X3Y149         FDRE                                         r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE_reg[7]/C
                         clock pessimism             -0.089    11.318    
                         clock uncertainty           -0.249    11.069    
    SLICE_X3Y149         FDRE (Setup_fdre_C_D)        0.035    11.104    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE_reg[7]
  -------------------------------------------------------------------
                         required time                         11.104    
                         arrival time                          -9.102    
  -------------------------------------------------------------------
                         slack                                  2.002    

Slack (MET) :             2.032ns  (required time - arrival time)
  Source:                 base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.459ns  (logic 0.601ns (8.058%)  route 6.858ns (91.942%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.394ns = ( 11.394 - 10.000 ) 
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.599     1.601    base_mb_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X26Y57         FDRE                                         r  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y57         FDRE (Prop_fdre_C_Q)         0.269     1.870 r  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=117, routed)         3.392     5.262    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/S_AXI_ARESETN
    SLICE_X84Y144        LUT5 (Prop_lut5_I4_O)        0.053     5.315 f  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/RESET2PCSPMA_INST_0/O
                         net (fo=556, routed)         2.470     7.785    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/BUS2IP_Addr_reg_reg[14]_0
    SLICE_X2Y143         LUT5 (Prop_lut5_I4_O)        0.053     7.838 f  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/BUS2IP_Addr_reg[14]_i_1/O
                         net (fo=34, routed)          0.751     8.589    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_CS1
    SLICE_X3Y150         LUT3 (Prop_lut3_I2_O)        0.056     8.645 f  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE[5]_i_2/O
                         net (fo=2, routed)           0.244     8.890    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE[5]_i_2_n_0
    SLICE_X5Y150         LUT6 (Prop_lut6_I5_O)        0.170     9.060 r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE[5]_i_1/O
                         net (fo=1, routed)           0.000     9.060    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE[5]_i_1_n_0
    SLICE_X5Y150         FDRE                                         r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       1.392    11.394    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/S_AXI_ACLK
    SLICE_X5Y150         FDRE                                         r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE_reg[5]/C
                         clock pessimism             -0.089    11.305    
                         clock uncertainty           -0.249    11.056    
    SLICE_X5Y150         FDRE (Setup_fdre_C_D)        0.035    11.091    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE_reg[5]
  -------------------------------------------------------------------
                         required time                         11.091    
                         arrival time                          -9.060    
  -------------------------------------------------------------------
                         slack                                  2.032    

Slack (MET) :             2.035ns  (required time - arrival time)
  Source:                 base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.455ns  (logic 0.481ns (6.452%)  route 6.974ns (93.548%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.394ns = ( 11.394 - 10.000 ) 
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.599     1.601    base_mb_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X26Y57         FDRE                                         r  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y57         FDRE (Prop_fdre_C_Q)         0.269     1.870 r  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=117, routed)         3.392     5.262    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/S_AXI_ARESETN
    SLICE_X84Y144        LUT5 (Prop_lut5_I4_O)        0.053     5.315 f  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/RESET2PCSPMA_INST_0/O
                         net (fo=556, routed)         2.470     7.785    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/BUS2IP_Addr_reg_reg[14]_0
    SLICE_X2Y143         LUT5 (Prop_lut5_I4_O)        0.053     7.838 f  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/BUS2IP_Addr_reg[14]_i_1/O
                         net (fo=34, routed)          0.751     8.589    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_CS1
    SLICE_X3Y150         LUT4 (Prop_lut4_I1_O)        0.053     8.642 f  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE[1]_i_3/O
                         net (fo=4, routed)           0.361     9.003    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE[1]_i_3_n_0
    SLICE_X4Y150         LUT5 (Prop_lut5_I3_O)        0.053     9.056 r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE[9]_i_1/O
                         net (fo=1, routed)           0.000     9.056    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE[9]_i_1_n_0
    SLICE_X4Y150         FDRE                                         r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       1.392    11.394    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/S_AXI_ACLK
    SLICE_X4Y150         FDRE                                         r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE_reg[9]/C
                         clock pessimism             -0.089    11.305    
                         clock uncertainty           -0.249    11.056    
    SLICE_X4Y150         FDRE (Setup_fdre_C_D)        0.035    11.091    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE_reg[9]
  -------------------------------------------------------------------
                         required time                         11.091    
                         arrival time                          -9.056    
  -------------------------------------------------------------------
                         slack                                  2.035    

Slack (MET) :             2.036ns  (required time - arrival time)
  Source:                 base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.455ns  (logic 0.601ns (8.062%)  route 6.854ns (91.938%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.394ns = ( 11.394 - 10.000 ) 
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.599     1.601    base_mb_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X26Y57         FDRE                                         r  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y57         FDRE (Prop_fdre_C_Q)         0.269     1.870 r  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=117, routed)         3.392     5.262    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/S_AXI_ARESETN
    SLICE_X84Y144        LUT5 (Prop_lut5_I4_O)        0.053     5.315 f  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/RESET2PCSPMA_INST_0/O
                         net (fo=556, routed)         2.470     7.785    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/BUS2IP_Addr_reg_reg[14]_0
    SLICE_X2Y143         LUT5 (Prop_lut5_I4_O)        0.053     7.838 f  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/BUS2IP_Addr_reg[14]_i_1/O
                         net (fo=34, routed)          0.751     8.589    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_CS1
    SLICE_X3Y150         LUT3 (Prop_lut3_I2_O)        0.056     8.645 f  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE[5]_i_2/O
                         net (fo=2, routed)           0.240     8.886    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE[5]_i_2_n_0
    SLICE_X5Y150         LUT6 (Prop_lut6_I5_O)        0.170     9.056 r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE[5]_i_1/O
                         net (fo=1, routed)           0.000     9.056    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE[5]_i_1_n_0
    SLICE_X5Y150         FDRE                                         r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       1.392    11.394    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/S_AXI_ACLK
    SLICE_X5Y150         FDRE                                         r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE_reg[5]/C
                         clock pessimism             -0.089    11.305    
                         clock uncertainty           -0.249    11.056    
    SLICE_X5Y150         FDRE (Setup_fdre_C_D)        0.035    11.091    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE_reg[5]
  -------------------------------------------------------------------
                         required time                         11.091    
                         arrival time                          -9.056    
  -------------------------------------------------------------------
                         slack                                  2.036    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 base_mb_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.100ns (13.624%)  route 0.634ns (86.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.608ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.606     0.608    base_mb_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X25Y55         FDRE                                         r  base_mb_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y55         FDRE (Prop_fdre_C_Q)         0.100     0.708 r  base_mb_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/Q
                         net (fo=4, routed)           0.634     1.342    base_mb_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_Rst
    SLICE_X20Y55         FDRE                                         r  base_mb_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       0.852     0.854    base_mb_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_Clk
    SLICE_X20Y55         FDRE                                         r  base_mb_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg/C
                         clock pessimism              0.065     0.919    
                         clock uncertainty            0.249     1.168    
    SLICE_X20Y55         FDRE (Hold_fdre_C_R)         0.006     1.174    base_mb_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 base_mb_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.100ns (13.624%)  route 0.634ns (86.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.608ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.606     0.608    base_mb_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X25Y55         FDRE                                         r  base_mb_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y55         FDRE (Prop_fdre_C_Q)         0.100     0.708 r  base_mb_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/Q
                         net (fo=4, routed)           0.634     1.342    base_mb_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_Rst
    SLICE_X20Y55         FDRE                                         r  base_mb_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       0.852     0.854    base_mb_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_Clk
    SLICE_X20Y55         FDRE                                         r  base_mb_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/C
                         clock pessimism              0.065     0.919    
                         clock uncertainty            0.249     1.168    
    SLICE_X20Y55         FDRE (Hold_fdre_C_R)         0.006     1.174    base_mb_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 base_mb_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.100ns (13.624%)  route 0.634ns (86.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.608ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.606     0.608    base_mb_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X25Y55         FDRE                                         r  base_mb_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y55         FDRE (Prop_fdre_C_Q)         0.100     0.708 r  base_mb_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/Q
                         net (fo=4, routed)           0.634     1.342    base_mb_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/LMB_Rst
    SLICE_X20Y55         FDRE                                         r  base_mb_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       0.852     0.854    base_mb_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/LMB_Clk
    SLICE_X20Y55         FDRE                                         r  base_mb_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg/C
                         clock pessimism              0.065     0.919    
                         clock uncertainty            0.249     1.168    
    SLICE_X20Y55         FDRE (Hold_fdre_C_R)         0.006     1.174    base_mb_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 base_mb_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.100ns (13.624%)  route 0.634ns (86.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.608ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.606     0.608    base_mb_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X25Y55         FDRE                                         r  base_mb_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y55         FDRE (Prop_fdre_C_Q)         0.100     0.708 r  base_mb_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/Q
                         net (fo=4, routed)           0.634     1.342    base_mb_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/LMB_Rst
    SLICE_X20Y55         FDRE                                         r  base_mb_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       0.852     0.854    base_mb_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/LMB_Clk
    SLICE_X20Y55         FDRE                                         r  base_mb_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/C
                         clock pessimism              0.065     0.919    
                         clock uncertainty            0.249     1.168    
    SLICE_X20Y55         FDRE (Hold_fdre_C_R)         0.006     1.174    base_mb_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.100ns (13.263%)  route 0.654ns (86.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.608ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.606     0.608    base_mb_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X27Y55         FDRE                                         r  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y55         FDRE (Prop_fdre_C_Q)         0.100     0.708 r  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=1, routed)           0.654     1.362    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn
    SLICE_X29Y60         FDRE                                         r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       0.823     0.825    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X29Y60         FDRE                                         r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg/C
                         clock pessimism              0.065     0.890    
                         clock uncertainty            0.249     1.139    
    SLICE_X29Y60         FDRE (Hold_fdre_C_D)         0.047     1.186    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg
  -------------------------------------------------------------------
                         required time                         -1.186    
                         arrival time                           1.362    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.899ns  (logic 0.128ns (14.236%)  route 0.771ns (85.764%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    0.607ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.605     0.607    base_mb_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X26Y57         FDRE                                         r  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y57         FDRE (Prop_fdre_C_Q)         0.100     0.707 f  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=117, routed)         0.771     1.478    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aresetn
    SLICE_X46Y67         LUT1 (Prop_lut1_I0_O)        0.028     1.506 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_i_1/O
                         net (fo=1, routed)           0.000     1.506    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_i_1_n_0
    SLICE_X46Y67         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       0.812     0.814    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X46Y67         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                         clock pessimism              0.065     0.879    
                         clock uncertainty            0.249     1.128    
    SLICE_X46Y67         FDRE (Hold_fdre_C_D)         0.087     1.215    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.506    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.128ns (13.338%)  route 0.832ns (86.662%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.607ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.605     0.607    base_mb_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X26Y57         FDRE                                         r  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y57         FDRE (Prop_fdre_C_Q)         0.100     0.707 f  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=117, routed)         0.534     1.241    base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/s_axi_aresetn
    SLICE_X28Y69         LUT1 (Prop_lut1_I0_O)        0.028     1.269 r  base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/rst_i_1/O
                         net (fo=7, routed)           0.297     1.567    base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/AXI_Bus2IP_Reset
    SLICE_X29Y69         FDRE                                         r  base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       0.815     0.817    base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X29Y69         FDRE                                         r  base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                         clock pessimism              0.065     0.882    
                         clock uncertainty            0.249     1.131    
    SLICE_X29Y69         FDRE (Hold_fdre_C_D)         0.040     1.171    base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg
  -------------------------------------------------------------------
                         required time                         -1.171    
                         arrival time                           1.567    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/RESET_FLOPS[0].RST_FLOPS/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.128ns (13.240%)  route 0.839ns (86.760%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.607ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.605     0.607    base_mb_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X26Y57         FDRE                                         r  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y57         FDRE (Prop_fdre_C_Q)         0.100     0.707 f  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=117, routed)         0.534     1.241    base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/s_axi_aresetn
    SLICE_X28Y69         LUT1 (Prop_lut1_I0_O)        0.028     1.269 r  base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/rst_i_1/O
                         net (fo=7, routed)           0.305     1.574    base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/AXI_Bus2IP_Reset
    SLICE_X28Y69         FDRE                                         r  base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/RESET_FLOPS[0].RST_FLOPS/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       0.815     0.817    base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/s_axi_aclk
    SLICE_X28Y69         FDRE                                         r  base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/RESET_FLOPS[0].RST_FLOPS/C
                         clock pessimism              0.065     0.882    
                         clock uncertainty            0.249     1.131    
    SLICE_X28Y69         FDRE (Hold_fdre_C_R)        -0.014     1.117    base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/RESET_FLOPS[0].RST_FLOPS
  -------------------------------------------------------------------
                         required time                         -1.117    
                         arrival time                           1.574    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/RESET_FLOPS[1].RST_FLOPS/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.128ns (13.240%)  route 0.839ns (86.760%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.607ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.605     0.607    base_mb_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X26Y57         FDRE                                         r  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y57         FDRE (Prop_fdre_C_Q)         0.100     0.707 f  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=117, routed)         0.534     1.241    base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/s_axi_aresetn
    SLICE_X28Y69         LUT1 (Prop_lut1_I0_O)        0.028     1.269 r  base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/rst_i_1/O
                         net (fo=7, routed)           0.305     1.574    base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/AXI_Bus2IP_Reset
    SLICE_X28Y69         FDRE                                         r  base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/RESET_FLOPS[1].RST_FLOPS/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       0.815     0.817    base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/s_axi_aclk
    SLICE_X28Y69         FDRE                                         r  base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/RESET_FLOPS[1].RST_FLOPS/C
                         clock pessimism              0.065     0.882    
                         clock uncertainty            0.249     1.131    
    SLICE_X28Y69         FDRE (Hold_fdre_C_R)        -0.014     1.117    base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/RESET_FLOPS[1].RST_FLOPS
  -------------------------------------------------------------------
                         required time                         -1.117    
                         arrival time                           1.574    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/RESET_FLOPS[2].RST_FLOPS/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.128ns (13.240%)  route 0.839ns (86.760%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.607ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.605     0.607    base_mb_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X26Y57         FDRE                                         r  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y57         FDRE (Prop_fdre_C_Q)         0.100     0.707 f  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=117, routed)         0.534     1.241    base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/s_axi_aresetn
    SLICE_X28Y69         LUT1 (Prop_lut1_I0_O)        0.028     1.269 r  base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/rst_i_1/O
                         net (fo=7, routed)           0.305     1.574    base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/AXI_Bus2IP_Reset
    SLICE_X28Y69         FDRE                                         r  base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/RESET_FLOPS[2].RST_FLOPS/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       0.815     0.817    base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/s_axi_aclk
    SLICE_X28Y69         FDRE                                         r  base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/RESET_FLOPS[2].RST_FLOPS/C
                         clock pessimism              0.065     0.882    
                         clock uncertainty            0.249     1.131    
    SLICE_X28Y69         FDRE (Hold_fdre_C_R)        -0.014     1.117    base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/RESET_FLOPS[2].RST_FLOPS
  -------------------------------------------------------------------
                         required time                         -1.117    
                         arrival time                           1.574    
  -------------------------------------------------------------------
                         slack                                  0.457    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_base_mb_clk_wiz_1_0
  To Clock:  clk_out2_base_mb_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        0.267ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.267ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[172].BC/count_out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.163ns  (logic 0.534ns (12.827%)  route 3.629ns (87.173%))
  Logic Levels:           3  (BUFG=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 6.481 - 5.000 ) 
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       1.391     1.393    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/s00_axi_aclk
    SLICE_X46Y133        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y133        FDRE (Prop_fdre_C_Q)         0.308     1.701 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state_reg[2]/Q
                         net (fo=9, routed)           0.466     2.167    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state[2]
    SLICE_X46Y133        LUT6 (Prop_lut6_I1_O)        0.053     2.220 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/BUFG_CTR_HOLD_i_1/O
                         net (fo=260, routed)         0.885     3.104    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/hold_count
    SLICE_X55Y146        LUT3 (Prop_lut3_I1_O)        0.053     3.157 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/BUFG_CTR_RST_i_1_lopt_replica/O
                         net (fo=1, routed)           0.510     3.667    base_mb_i/maroc_dc_0/inst/USR_LOGIC/lopt_4
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     3.787 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/BUFG_CTR_RST/O
                         net (fo=6146, routed)        1.769     5.556    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[172].BC/count_out_reg[23]_0
    SLICE_X48Y99         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[172].BC/count_out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.479     6.481    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[172].BC/hs_clk
    SLICE_X48Y99         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[172].BC/count_out_reg[0]/C
                         clock pessimism             -0.089     6.392    
                         clock uncertainty           -0.201     6.191    
    SLICE_X48Y99         FDRE (Setup_fdre_C_R)       -0.367     5.824    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[172].BC/count_out_reg[0]
  -------------------------------------------------------------------
                         required time                          5.824    
                         arrival time                          -5.556    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[172].BC/count_out_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.163ns  (logic 0.534ns (12.827%)  route 3.629ns (87.173%))
  Logic Levels:           3  (BUFG=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 6.481 - 5.000 ) 
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       1.391     1.393    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/s00_axi_aclk
    SLICE_X46Y133        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y133        FDRE (Prop_fdre_C_Q)         0.308     1.701 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state_reg[2]/Q
                         net (fo=9, routed)           0.466     2.167    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state[2]
    SLICE_X46Y133        LUT6 (Prop_lut6_I1_O)        0.053     2.220 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/BUFG_CTR_HOLD_i_1/O
                         net (fo=260, routed)         0.885     3.104    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/hold_count
    SLICE_X55Y146        LUT3 (Prop_lut3_I1_O)        0.053     3.157 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/BUFG_CTR_RST_i_1_lopt_replica/O
                         net (fo=1, routed)           0.510     3.667    base_mb_i/maroc_dc_0/inst/USR_LOGIC/lopt_4
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     3.787 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/BUFG_CTR_RST/O
                         net (fo=6146, routed)        1.769     5.556    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[172].BC/count_out_reg[23]_0
    SLICE_X48Y99         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[172].BC/count_out_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.479     6.481    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[172].BC/hs_clk
    SLICE_X48Y99         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[172].BC/count_out_reg[1]/C
                         clock pessimism             -0.089     6.392    
                         clock uncertainty           -0.201     6.191    
    SLICE_X48Y99         FDRE (Setup_fdre_C_R)       -0.367     5.824    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[172].BC/count_out_reg[1]
  -------------------------------------------------------------------
                         required time                          5.824    
                         arrival time                          -5.556    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[172].BC/count_out_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.163ns  (logic 0.534ns (12.827%)  route 3.629ns (87.173%))
  Logic Levels:           3  (BUFG=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 6.481 - 5.000 ) 
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       1.391     1.393    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/s00_axi_aclk
    SLICE_X46Y133        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y133        FDRE (Prop_fdre_C_Q)         0.308     1.701 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state_reg[2]/Q
                         net (fo=9, routed)           0.466     2.167    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state[2]
    SLICE_X46Y133        LUT6 (Prop_lut6_I1_O)        0.053     2.220 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/BUFG_CTR_HOLD_i_1/O
                         net (fo=260, routed)         0.885     3.104    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/hold_count
    SLICE_X55Y146        LUT3 (Prop_lut3_I1_O)        0.053     3.157 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/BUFG_CTR_RST_i_1_lopt_replica/O
                         net (fo=1, routed)           0.510     3.667    base_mb_i/maroc_dc_0/inst/USR_LOGIC/lopt_4
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     3.787 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/BUFG_CTR_RST/O
                         net (fo=6146, routed)        1.769     5.556    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[172].BC/count_out_reg[23]_0
    SLICE_X48Y99         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[172].BC/count_out_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.479     6.481    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[172].BC/hs_clk
    SLICE_X48Y99         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[172].BC/count_out_reg[2]/C
                         clock pessimism             -0.089     6.392    
                         clock uncertainty           -0.201     6.191    
    SLICE_X48Y99         FDRE (Setup_fdre_C_R)       -0.367     5.824    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[172].BC/count_out_reg[2]
  -------------------------------------------------------------------
                         required time                          5.824    
                         arrival time                          -5.556    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[172].BC/count_out_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.163ns  (logic 0.534ns (12.827%)  route 3.629ns (87.173%))
  Logic Levels:           3  (BUFG=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 6.481 - 5.000 ) 
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       1.391     1.393    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/s00_axi_aclk
    SLICE_X46Y133        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y133        FDRE (Prop_fdre_C_Q)         0.308     1.701 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state_reg[2]/Q
                         net (fo=9, routed)           0.466     2.167    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state[2]
    SLICE_X46Y133        LUT6 (Prop_lut6_I1_O)        0.053     2.220 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/BUFG_CTR_HOLD_i_1/O
                         net (fo=260, routed)         0.885     3.104    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/hold_count
    SLICE_X55Y146        LUT3 (Prop_lut3_I1_O)        0.053     3.157 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/BUFG_CTR_RST_i_1_lopt_replica/O
                         net (fo=1, routed)           0.510     3.667    base_mb_i/maroc_dc_0/inst/USR_LOGIC/lopt_4
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     3.787 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/BUFG_CTR_RST/O
                         net (fo=6146, routed)        1.769     5.556    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[172].BC/count_out_reg[23]_0
    SLICE_X48Y99         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[172].BC/count_out_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.479     6.481    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[172].BC/hs_clk
    SLICE_X48Y99         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[172].BC/count_out_reg[3]/C
                         clock pessimism             -0.089     6.392    
                         clock uncertainty           -0.201     6.191    
    SLICE_X48Y99         FDRE (Setup_fdre_C_R)       -0.367     5.824    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[172].BC/count_out_reg[3]
  -------------------------------------------------------------------
                         required time                          5.824    
                         arrival time                          -5.556    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[246].BC/count_out_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.162ns  (logic 0.534ns (12.830%)  route 3.628ns (87.170%))
  Logic Levels:           3  (BUFG=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 6.480 - 5.000 ) 
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       1.391     1.393    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/s00_axi_aclk
    SLICE_X46Y133        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y133        FDRE (Prop_fdre_C_Q)         0.308     1.701 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state_reg[2]/Q
                         net (fo=9, routed)           0.466     2.167    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state[2]
    SLICE_X46Y133        LUT6 (Prop_lut6_I1_O)        0.053     2.220 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/BUFG_CTR_HOLD_i_1/O
                         net (fo=260, routed)         0.885     3.104    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/hold_count
    SLICE_X55Y146        LUT3 (Prop_lut3_I1_O)        0.053     3.157 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/BUFG_CTR_RST_i_1_lopt_replica/O
                         net (fo=1, routed)           0.510     3.667    base_mb_i/maroc_dc_0/inst/USR_LOGIC/lopt_4
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     3.787 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/BUFG_CTR_RST/O
                         net (fo=6146, routed)        1.768     5.555    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[246].BC/count_out_reg[23]_0
    SLICE_X48Y96         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[246].BC/count_out_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.478     6.480    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[246].BC/hs_clk
    SLICE_X48Y96         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[246].BC/count_out_reg[16]/C
                         clock pessimism             -0.089     6.391    
                         clock uncertainty           -0.201     6.190    
    SLICE_X48Y96         FDRE (Setup_fdre_C_R)       -0.367     5.823    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[246].BC/count_out_reg[16]
  -------------------------------------------------------------------
                         required time                          5.823    
                         arrival time                          -5.555    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[246].BC/count_out_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.162ns  (logic 0.534ns (12.830%)  route 3.628ns (87.170%))
  Logic Levels:           3  (BUFG=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 6.480 - 5.000 ) 
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       1.391     1.393    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/s00_axi_aclk
    SLICE_X46Y133        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y133        FDRE (Prop_fdre_C_Q)         0.308     1.701 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state_reg[2]/Q
                         net (fo=9, routed)           0.466     2.167    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state[2]
    SLICE_X46Y133        LUT6 (Prop_lut6_I1_O)        0.053     2.220 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/BUFG_CTR_HOLD_i_1/O
                         net (fo=260, routed)         0.885     3.104    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/hold_count
    SLICE_X55Y146        LUT3 (Prop_lut3_I1_O)        0.053     3.157 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/BUFG_CTR_RST_i_1_lopt_replica/O
                         net (fo=1, routed)           0.510     3.667    base_mb_i/maroc_dc_0/inst/USR_LOGIC/lopt_4
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     3.787 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/BUFG_CTR_RST/O
                         net (fo=6146, routed)        1.768     5.555    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[246].BC/count_out_reg[23]_0
    SLICE_X48Y96         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[246].BC/count_out_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.478     6.480    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[246].BC/hs_clk
    SLICE_X48Y96         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[246].BC/count_out_reg[17]/C
                         clock pessimism             -0.089     6.391    
                         clock uncertainty           -0.201     6.190    
    SLICE_X48Y96         FDRE (Setup_fdre_C_R)       -0.367     5.823    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[246].BC/count_out_reg[17]
  -------------------------------------------------------------------
                         required time                          5.823    
                         arrival time                          -5.555    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[246].BC/count_out_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.162ns  (logic 0.534ns (12.830%)  route 3.628ns (87.170%))
  Logic Levels:           3  (BUFG=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 6.480 - 5.000 ) 
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       1.391     1.393    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/s00_axi_aclk
    SLICE_X46Y133        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y133        FDRE (Prop_fdre_C_Q)         0.308     1.701 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state_reg[2]/Q
                         net (fo=9, routed)           0.466     2.167    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state[2]
    SLICE_X46Y133        LUT6 (Prop_lut6_I1_O)        0.053     2.220 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/BUFG_CTR_HOLD_i_1/O
                         net (fo=260, routed)         0.885     3.104    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/hold_count
    SLICE_X55Y146        LUT3 (Prop_lut3_I1_O)        0.053     3.157 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/BUFG_CTR_RST_i_1_lopt_replica/O
                         net (fo=1, routed)           0.510     3.667    base_mb_i/maroc_dc_0/inst/USR_LOGIC/lopt_4
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     3.787 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/BUFG_CTR_RST/O
                         net (fo=6146, routed)        1.768     5.555    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[246].BC/count_out_reg[23]_0
    SLICE_X48Y96         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[246].BC/count_out_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.478     6.480    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[246].BC/hs_clk
    SLICE_X48Y96         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[246].BC/count_out_reg[18]/C
                         clock pessimism             -0.089     6.391    
                         clock uncertainty           -0.201     6.190    
    SLICE_X48Y96         FDRE (Setup_fdre_C_R)       -0.367     5.823    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[246].BC/count_out_reg[18]
  -------------------------------------------------------------------
                         required time                          5.823    
                         arrival time                          -5.555    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[246].BC/count_out_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.162ns  (logic 0.534ns (12.830%)  route 3.628ns (87.170%))
  Logic Levels:           3  (BUFG=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 6.480 - 5.000 ) 
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       1.391     1.393    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/s00_axi_aclk
    SLICE_X46Y133        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y133        FDRE (Prop_fdre_C_Q)         0.308     1.701 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state_reg[2]/Q
                         net (fo=9, routed)           0.466     2.167    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state[2]
    SLICE_X46Y133        LUT6 (Prop_lut6_I1_O)        0.053     2.220 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/BUFG_CTR_HOLD_i_1/O
                         net (fo=260, routed)         0.885     3.104    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/hold_count
    SLICE_X55Y146        LUT3 (Prop_lut3_I1_O)        0.053     3.157 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/BUFG_CTR_RST_i_1_lopt_replica/O
                         net (fo=1, routed)           0.510     3.667    base_mb_i/maroc_dc_0/inst/USR_LOGIC/lopt_4
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     3.787 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/BUFG_CTR_RST/O
                         net (fo=6146, routed)        1.768     5.555    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[246].BC/count_out_reg[23]_0
    SLICE_X48Y96         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[246].BC/count_out_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.478     6.480    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[246].BC/hs_clk
    SLICE_X48Y96         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[246].BC/count_out_reg[19]/C
                         clock pessimism             -0.089     6.391    
                         clock uncertainty           -0.201     6.190    
    SLICE_X48Y96         FDRE (Setup_fdre_C_R)       -0.367     5.823    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[246].BC/count_out_reg[19]
  -------------------------------------------------------------------
                         required time                          5.823    
                         arrival time                          -5.555    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[246].BC/count_out_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.163ns  (logic 0.534ns (12.827%)  route 3.629ns (87.173%))
  Logic Levels:           3  (BUFG=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 6.481 - 5.000 ) 
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       1.391     1.393    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/s00_axi_aclk
    SLICE_X46Y133        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y133        FDRE (Prop_fdre_C_Q)         0.308     1.701 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state_reg[2]/Q
                         net (fo=9, routed)           0.466     2.167    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state[2]
    SLICE_X46Y133        LUT6 (Prop_lut6_I1_O)        0.053     2.220 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/BUFG_CTR_HOLD_i_1/O
                         net (fo=260, routed)         0.885     3.104    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/hold_count
    SLICE_X55Y146        LUT3 (Prop_lut3_I1_O)        0.053     3.157 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/BUFG_CTR_RST_i_1_lopt_replica/O
                         net (fo=1, routed)           0.510     3.667    base_mb_i/maroc_dc_0/inst/USR_LOGIC/lopt_4
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     3.787 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/BUFG_CTR_RST/O
                         net (fo=6146, routed)        1.769     5.556    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[246].BC/count_out_reg[23]_0
    SLICE_X48Y97         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[246].BC/count_out_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.479     6.481    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[246].BC/hs_clk
    SLICE_X48Y97         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[246].BC/count_out_reg[20]/C
                         clock pessimism             -0.089     6.392    
                         clock uncertainty           -0.201     6.191    
    SLICE_X48Y97         FDRE (Setup_fdre_C_R)       -0.367     5.824    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[246].BC/count_out_reg[20]
  -------------------------------------------------------------------
                         required time                          5.824    
                         arrival time                          -5.556    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[246].BC/count_out_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.163ns  (logic 0.534ns (12.827%)  route 3.629ns (87.173%))
  Logic Levels:           3  (BUFG=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 6.481 - 5.000 ) 
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       1.391     1.393    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/s00_axi_aclk
    SLICE_X46Y133        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y133        FDRE (Prop_fdre_C_Q)         0.308     1.701 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state_reg[2]/Q
                         net (fo=9, routed)           0.466     2.167    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state[2]
    SLICE_X46Y133        LUT6 (Prop_lut6_I1_O)        0.053     2.220 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/BUFG_CTR_HOLD_i_1/O
                         net (fo=260, routed)         0.885     3.104    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/hold_count
    SLICE_X55Y146        LUT3 (Prop_lut3_I1_O)        0.053     3.157 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/BUFG_CTR_RST_i_1_lopt_replica/O
                         net (fo=1, routed)           0.510     3.667    base_mb_i/maroc_dc_0/inst/USR_LOGIC/lopt_4
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     3.787 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/BUFG_CTR_RST/O
                         net (fo=6146, routed)        1.769     5.556    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[246].BC/count_out_reg[23]_0
    SLICE_X48Y97         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[246].BC/count_out_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.479     6.481    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[246].BC/hs_clk
    SLICE_X48Y97         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[246].BC/count_out_reg[21]/C
                         clock pessimism             -0.089     6.392    
                         clock uncertainty           -0.201     6.191    
    SLICE_X48Y97         FDRE (Setup_fdre_C_R)       -0.367     5.824    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[246].BC/count_out_reg[21]
  -------------------------------------------------------------------
                         required time                          5.824    
                         arrival time                          -5.556    
  -------------------------------------------------------------------
                         slack                                  0.267    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/word_count_reg[1]_replica_8/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[1].MUX_L/dout_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.206ns (31.083%)  route 0.457ns (68.917%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.769ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       0.569     0.571    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/s00_axi_aclk
    SLICE_X22Y122        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/word_count_reg[1]_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y122        FDRE (Prop_fdre_C_Q)         0.118     0.689 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/word_count_reg[1]_replica_8/Q
                         net (fo=112, routed)         0.457     1.146    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[27].BC/Q[1]_repN_8_alias
    SLICE_X16Y127        LUT6 (Prop_lut6_I2_O)        0.028     1.174 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[27].BC/dout[10]_i_6__3/O
                         net (fo=1, routed)           0.000     1.174    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[27].BC/dout[10]_i_6__3_n_0
    SLICE_X16Y127        MUXF7 (Prop_muxf7_I0_O)      0.043     1.217 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[27].BC/dout_reg[10]_i_3__3/O
                         net (fo=1, routed)           0.000     1.217    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[19].BC/dout_reg[10]
    SLICE_X16Y127        MUXF8 (Prop_muxf8_I1_O)      0.017     1.234 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[19].BC/dout_reg[10]_i_1__3/O
                         net (fo=1, routed)           0.000     1.234    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[1].MUX_L/D[10]
    SLICE_X16Y127        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[1].MUX_L/dout_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.767     0.769    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[1].MUX_L/hs_clk
    SLICE_X16Y127        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[1].MUX_L/dout_reg[10]/C
                         clock pessimism              0.065     0.834    
                         clock uncertainty            0.201     1.035    
    SLICE_X16Y127        FDRE (Hold_fdre_C_D)         0.092     1.127    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[1].MUX_L/dout_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[102]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.128ns (19.710%)  route 0.521ns (80.290%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.782ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       0.569     0.571    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y123        FDRE                                         r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y123        FDRE (Prop_fdre_C_Q)         0.100     0.671 f  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg3_reg[6]/Q
                         net (fo=2, routed)           0.521     1.192    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[102].ED/masked_chan_trig_reg[102][0]
    SLICE_X11Y108        LUT3 (Prop_lut3_I2_O)        0.028     1.220 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[102].ED/masked_chan_trig[102]_i_1/O
                         net (fo=1, routed)           0.000     1.220    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[102].ED_n_0
    SLICE_X11Y108        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[102]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.780     0.782    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hs_clk
    SLICE_X11Y108        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[102]/C
                         clock pessimism              0.065     0.847    
                         clock uncertainty            0.201     1.048    
    SLICE_X11Y108        FDRE (Hold_fdre_C_D)         0.060     1.108    base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[102]
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.220    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg7_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[248]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.128ns (20.175%)  route 0.506ns (79.825%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.727ns
    Source Clock Delay      (SCD):    0.531ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       0.529     0.531    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X61Y125        FDRE                                         r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg7_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y125        FDRE (Prop_fdre_C_Q)         0.100     0.631 f  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg7_reg[24]/Q
                         net (fo=2, routed)           0.506     1.137    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[248].ED/masked_chan_trig_reg[248][0]
    SLICE_X56Y123        LUT3 (Prop_lut3_I2_O)        0.028     1.165 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[248].ED/masked_chan_trig[248]_i_1/O
                         net (fo=1, routed)           0.000     1.165    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[248].ED_n_2
    SLICE_X56Y123        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[248]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.725     0.727    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hs_clk
    SLICE_X56Y123        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[248]/C
                         clock pessimism              0.065     0.792    
                         clock uncertainty            0.201     0.993    
    SLICE_X56Y123        FDRE (Hold_fdre_C_D)         0.060     1.053    base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[248]
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.165    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg3_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[116]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.128ns (19.910%)  route 0.515ns (80.090%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.773ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       0.569     0.571    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y123        FDRE                                         r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg3_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y123        FDRE (Prop_fdre_C_Q)         0.100     0.671 f  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg3_reg[20]/Q
                         net (fo=2, routed)           0.515     1.186    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[116].ED/masked_chan_trig_reg[116][0]
    SLICE_X17Y118        LUT3 (Prop_lut3_I2_O)        0.028     1.214 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[116].ED/masked_chan_trig[116]_i_1/O
                         net (fo=1, routed)           0.000     1.214    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[116].ED_n_2
    SLICE_X17Y118        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[116]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.771     0.773    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hs_clk
    SLICE_X17Y118        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[116]/C
                         clock pessimism              0.065     0.838    
                         clock uncertainty            0.201     1.039    
    SLICE_X17Y118        FDRE (Hold_fdre_C_D)         0.061     1.100    base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[116]
  -------------------------------------------------------------------
                         required time                         -1.100    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg7_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[239]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.146ns (22.951%)  route 0.490ns (77.049%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.738ns
    Source Clock Delay      (SCD):    0.542ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       0.540     0.542    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X72Y119        FDRE                                         r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg7_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y119        FDRE (Prop_fdre_C_Q)         0.118     0.660 f  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg7_reg[15]/Q
                         net (fo=2, routed)           0.490     1.150    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[239].ED/masked_chan_trig_reg[239][0]
    SLICE_X67Y119        LUT3 (Prop_lut3_I2_O)        0.028     1.178 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[239].ED/masked_chan_trig[239]_i_1/O
                         net (fo=1, routed)           0.000     1.178    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[239].ED_n_2
    SLICE_X67Y119        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[239]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.736     0.738    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hs_clk
    SLICE_X67Y119        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[239]/C
                         clock pessimism              0.065     0.803    
                         clock uncertainty            0.201     1.004    
    SLICE_X67Y119        FDRE (Hold_fdre_C_D)         0.060     1.064    base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[239]
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           1.178    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg4_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[128]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.128ns (19.953%)  route 0.514ns (80.047%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.741ns
    Source Clock Delay      (SCD):    0.540ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       0.538     0.540    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y127        FDRE                                         r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y127        FDRE (Prop_fdre_C_Q)         0.100     0.640 f  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg4_reg[0]/Q
                         net (fo=2, routed)           0.514     1.154    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[128].ED/masked_chan_trig_reg[128][0]
    SLICE_X39Y129        LUT3 (Prop_lut3_I2_O)        0.028     1.182 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[128].ED/masked_chan_trig[128]_i_1/O
                         net (fo=1, routed)           0.000     1.182    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[128].ED_n_2
    SLICE_X39Y129        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[128]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.739     0.741    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hs_clk
    SLICE_X39Y129        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[128]/C
                         clock pessimism              0.065     0.806    
                         clock uncertainty            0.201     1.007    
    SLICE_X39Y129        FDRE (Hold_fdre_C_D)         0.060     1.067    base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[128]
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[76]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.128ns (19.230%)  route 0.538ns (80.770%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.780ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       0.581     0.583    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y100        FDRE                                         r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y100        FDRE (Prop_fdre_C_Q)         0.100     0.683 f  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg2_reg[12]/Q
                         net (fo=2, routed)           0.538     1.221    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[76].ED/masked_chan_trig_reg[76][0]
    SLICE_X20Y111        LUT3 (Prop_lut3_I2_O)        0.028     1.249 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[76].ED/masked_chan_trig[76]_i_1/O
                         net (fo=1, routed)           0.000     1.249    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[76].ED_n_2
    SLICE_X20Y111        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[76]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.778     0.780    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hs_clk
    SLICE_X20Y111        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[76]/C
                         clock pessimism              0.065     0.845    
                         clock uncertainty            0.201     1.046    
    SLICE_X20Y111        FDRE (Hold_fdre_C_D)         0.087     1.133    base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[76]
  -------------------------------------------------------------------
                         required time                         -1.133    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[83]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.146ns (21.802%)  route 0.524ns (78.198%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.802ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       0.572     0.574    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y129         FDRE                                         r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y129         FDRE (Prop_fdre_C_Q)         0.118     0.692 f  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg2_reg[19]/Q
                         net (fo=2, routed)           0.524     1.216    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[83].ED/masked_chan_trig_reg[83][0]
    SLICE_X4Y129         LUT3 (Prop_lut3_I2_O)        0.028     1.244 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[83].ED/masked_chan_trig[83]_i_1/O
                         net (fo=1, routed)           0.000     1.244    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[83].ED_n_2
    SLICE_X4Y129         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[83]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.800     0.802    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hs_clk
    SLICE_X4Y129         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[83]/C
                         clock pessimism              0.065     0.867    
                         clock uncertainty            0.201     1.068    
    SLICE_X4Y129         FDRE (Hold_fdre_C_D)         0.060     1.128    base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[83]
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg6_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[203]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.146ns (21.876%)  route 0.521ns (78.124%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.742ns
    Source Clock Delay      (SCD):    0.544ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       0.542     0.544    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X72Y117        FDRE                                         r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg6_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y117        FDRE (Prop_fdre_C_Q)         0.118     0.662 f  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg6_reg[11]/Q
                         net (fo=2, routed)           0.521     1.183    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[203].ED/masked_chan_trig_reg[203][0]
    SLICE_X72Y116        LUT3 (Prop_lut3_I2_O)        0.028     1.211 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[203].ED/masked_chan_trig[203]_i_1/O
                         net (fo=1, routed)           0.000     1.211    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[203].ED_n_2
    SLICE_X72Y116        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[203]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.740     0.742    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hs_clk
    SLICE_X72Y116        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[203]/C
                         clock pessimism              0.065     0.807    
                         clock uncertainty            0.201     1.008    
    SLICE_X72Y116        FDRE (Hold_fdre_C_D)         0.087     1.095    base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[203]
  -------------------------------------------------------------------
                         required time                         -1.095    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg3_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.146ns (24.190%)  route 0.458ns (75.810%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       0.576     0.578    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y134        FDRE                                         r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg3_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y134        FDRE (Prop_fdre_C_Q)         0.118     0.696 f  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg3_reg[31]/Q
                         net (fo=2, routed)           0.458     1.154    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[127].ED/masked_chan_trig_reg[127][0]
    SLICE_X39Y127        LUT3 (Prop_lut3_I2_O)        0.028     1.182 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[127].ED/masked_chan_trig[127]_i_1/O
                         net (fo=1, routed)           0.000     1.182    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[127].ED_n_2
    SLICE_X39Y127        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.737     0.739    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hs_clk
    SLICE_X39Y127        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[127]/C
                         clock pessimism              0.065     0.804    
                         clock uncertainty            0.201     1.005    
    SLICE_X39Y127        FDRE (Hold_fdre_C_D)         0.060     1.065    base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[127]
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.116    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_base_mb_clk_wiz_1_0
  To Clock:  clk_out1_base_mb_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        7.999ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.301ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.999ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg8_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/FDPE_PHTRIG/PRE
                            (recovery check against rising-edge clock clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.674ns  (logic 0.322ns (19.238%)  route 1.352ns (80.762%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.284ns = ( 11.284 - 10.000 ) 
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       1.393     1.395    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X53Y105        FDRE                                         r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg8_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y105        FDRE (Prop_fdre_C_Q)         0.269     1.664 r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg8_reg[16]/Q
                         net (fo=6, routed)           1.025     2.689    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/sreg_reg[0][1]
    SLICE_X41Y119        LUT6 (Prop_lut6_I0_O)        0.053     2.742 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_1/O
                         net (fo=3, routed)           0.327     3.069    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1_n_1
    SLICE_X41Y119        FDPE                                         f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/FDPE_PHTRIG/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       1.282    11.284    base_mb_i/maroc_dc_0/inst/USR_LOGIC/s00_axi_aclk
    SLICE_X41Y119        FDPE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/FDPE_PHTRIG/C
                         clock pessimism              0.082    11.366    
                         clock uncertainty           -0.081    11.285    
    SLICE_X41Y119        FDPE (Recov_fdpe_C_PRE)     -0.217    11.068    base_mb_i/maroc_dc_0/inst/USR_LOGIC/FDPE_PHTRIG
  -------------------------------------------------------------------
                         required time                         11.068    
                         arrival time                          -3.069    
  -------------------------------------------------------------------
                         slack                                  7.999    

Slack (MET) :             8.132ns  (required time - arrival time)
  Source:                 base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.539ns  (logic 0.269ns (17.479%)  route 1.270ns (82.521%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.529ns = ( 11.529 - 10.000 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       1.631     1.633    base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X100Y75        FDPE                                         r  base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y75        FDPE (Prop_fdpe_C_Q)         0.269     1.902 f  base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=76, routed)          1.270     3.172    base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AS[0]
    SLICE_X92Y70         FDPE                                         f  base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       1.527    11.529    base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X92Y70         FDPE                                         r  base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism              0.084    11.613    
                         clock uncertainty           -0.081    11.532    
    SLICE_X92Y70         FDPE (Recov_fdpe_C_PRE)     -0.228    11.304    base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         11.304    
                         arrival time                          -3.172    
  -------------------------------------------------------------------
                         slack                                  8.132    

Slack (MET) :             8.139ns  (required time - arrival time)
  Source:                 base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.504ns  (logic 0.269ns (17.889%)  route 1.235ns (82.111%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 11.528 - 10.000 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       1.631     1.633    base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X100Y75        FDPE                                         r  base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y75        FDPE (Prop_fdpe_C_Q)         0.269     1.902 f  base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=76, routed)          1.235     3.137    base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AS[0]
    SLICE_X93Y71         FDCE                                         f  base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       1.526    11.528    base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X93Y71         FDCE                                         r  base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.084    11.612    
                         clock uncertainty           -0.081    11.531    
    SLICE_X93Y71         FDCE (Recov_fdce_C_CLR)     -0.255    11.276    base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         11.276    
                         arrival time                          -3.137    
  -------------------------------------------------------------------
                         slack                                  8.139    

Slack (MET) :             8.143ns  (required time - arrival time)
  Source:                 base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.539ns  (logic 0.269ns (17.479%)  route 1.270ns (82.521%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.529ns = ( 11.529 - 10.000 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       1.631     1.633    base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X100Y75        FDPE                                         r  base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y75        FDPE (Prop_fdpe_C_Q)         0.269     1.902 f  base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=76, routed)          1.270     3.172    base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AS[0]
    SLICE_X93Y70         FDPE                                         f  base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       1.527    11.529    base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X93Y70         FDPE                                         r  base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism              0.084    11.613    
                         clock uncertainty           -0.081    11.532    
    SLICE_X93Y70         FDPE (Recov_fdpe_C_PRE)     -0.217    11.315    base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         11.315    
                         arrival time                          -3.172    
  -------------------------------------------------------------------
                         slack                                  8.143    

Slack (MET) :             8.166ns  (required time - arrival time)
  Source:                 base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.504ns  (logic 0.269ns (17.889%)  route 1.235ns (82.111%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 11.528 - 10.000 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       1.631     1.633    base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X100Y75        FDPE                                         r  base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y75        FDPE (Prop_fdpe_C_Q)         0.269     1.902 f  base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=76, routed)          1.235     3.137    base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AS[0]
    SLICE_X92Y71         FDPE                                         f  base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       1.526    11.528    base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X92Y71         FDPE                                         r  base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism              0.084    11.612    
                         clock uncertainty           -0.081    11.531    
    SLICE_X92Y71         FDPE (Recov_fdpe_C_PRE)     -0.228    11.303    base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         11.303    
                         arrival time                          -3.137    
  -------------------------------------------------------------------
                         slack                                  8.166    

Slack (MET) :             8.166ns  (required time - arrival time)
  Source:                 base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.504ns  (logic 0.269ns (17.889%)  route 1.235ns (82.111%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 11.528 - 10.000 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       1.631     1.633    base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X100Y75        FDPE                                         r  base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y75        FDPE (Prop_fdpe_C_Q)         0.269     1.902 f  base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=76, routed)          1.235     3.137    base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AS[0]
    SLICE_X92Y71         FDPE                                         f  base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       1.526    11.528    base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X92Y71         FDPE                                         r  base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism              0.084    11.612    
                         clock uncertainty           -0.081    11.531    
    SLICE_X92Y71         FDPE (Recov_fdpe_C_PRE)     -0.228    11.303    base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         11.303    
                         arrival time                          -3.137    
  -------------------------------------------------------------------
                         slack                                  8.166    

Slack (MET) :             8.166ns  (required time - arrival time)
  Source:                 base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.504ns  (logic 0.269ns (17.889%)  route 1.235ns (82.111%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 11.528 - 10.000 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       1.631     1.633    base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X100Y75        FDPE                                         r  base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y75        FDPE (Prop_fdpe_C_Q)         0.269     1.902 f  base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=76, routed)          1.235     3.137    base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AS[0]
    SLICE_X92Y71         FDPE                                         f  base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       1.526    11.528    base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X92Y71         FDPE                                         r  base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.084    11.612    
                         clock uncertainty           -0.081    11.531    
    SLICE_X92Y71         FDPE (Recov_fdpe_C_PRE)     -0.228    11.303    base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         11.303    
                         arrival time                          -3.137    
  -------------------------------------------------------------------
                         slack                                  8.166    

Slack (MET) :             8.166ns  (required time - arrival time)
  Source:                 base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.504ns  (logic 0.269ns (17.889%)  route 1.235ns (82.111%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 11.528 - 10.000 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       1.631     1.633    base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X100Y75        FDPE                                         r  base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y75        FDPE (Prop_fdpe_C_Q)         0.269     1.902 f  base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=76, routed)          1.235     3.137    base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AS[0]
    SLICE_X92Y71         FDPE                                         f  base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       1.526    11.528    base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X92Y71         FDPE                                         r  base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.084    11.612    
                         clock uncertainty           -0.081    11.531    
    SLICE_X92Y71         FDPE (Recov_fdpe_C_PRE)     -0.228    11.303    base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         11.303    
                         arrival time                          -3.137    
  -------------------------------------------------------------------
                         slack                                  8.166    

Slack (MET) :             8.171ns  (required time - arrival time)
  Source:                 base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.410ns  (logic 0.269ns (19.078%)  route 1.141ns (80.922%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.525ns = ( 11.525 - 10.000 ) 
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       1.690     1.692    base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X102Y76        FDPE                                         r  base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y76        FDPE (Prop_fdpe_C_Q)         0.269     1.961 f  base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=37, routed)          1.141     3.102    base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X97Y75         FDCE                                         f  base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       1.523    11.525    base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X97Y75         FDCE                                         r  base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/C
                         clock pessimism              0.084    11.609    
                         clock uncertainty           -0.081    11.528    
    SLICE_X97Y75         FDCE (Recov_fdce_C_CLR)     -0.255    11.273    base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         11.273    
                         arrival time                          -3.102    
  -------------------------------------------------------------------
                         slack                                  8.171    

Slack (MET) :             8.171ns  (required time - arrival time)
  Source:                 base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.410ns  (logic 0.269ns (19.078%)  route 1.141ns (80.922%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.525ns = ( 11.525 - 10.000 ) 
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       1.690     1.692    base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X102Y76        FDPE                                         r  base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y76        FDPE (Prop_fdpe_C_Q)         0.269     1.961 f  base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=37, routed)          1.141     3.102    base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X97Y75         FDCE                                         f  base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       1.523    11.525    base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X97Y75         FDCE                                         r  base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]/C
                         clock pessimism              0.084    11.609    
                         clock uncertainty           -0.081    11.528    
    SLICE_X97Y75         FDCE (Recov_fdce_C_CLR)     -0.255    11.273    base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]
  -------------------------------------------------------------------
                         required time                         11.273    
                         arrival time                          -3.102    
  -------------------------------------------------------------------
                         slack                                  8.171    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.100ns (35.258%)  route 0.184ns (64.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.633ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       0.631     0.633    base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X91Y91         FDPE                                         r  base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y91         FDPE (Prop_fdpe_C_Q)         0.100     0.733 f  base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          0.184     0.917    base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AS[0]
    SLICE_X92Y91         FDCE                                         f  base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       0.852     0.854    base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X92Y91         FDCE                                         r  base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.188     0.666    
    SLICE_X92Y91         FDCE (Remov_fdce_C_CLR)     -0.050     0.616    base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.616    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.100ns (35.258%)  route 0.184ns (64.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.633ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       0.631     0.633    base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X91Y91         FDPE                                         r  base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y91         FDPE (Prop_fdpe_C_Q)         0.100     0.733 f  base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          0.184     0.917    base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AS[0]
    SLICE_X92Y91         FDPE                                         f  base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       0.852     0.854    base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X92Y91         FDPE                                         r  base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.188     0.666    
    SLICE_X92Y91         FDPE (Remov_fdpe_C_PRE)     -0.052     0.614    base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.614    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.100ns (35.258%)  route 0.184ns (64.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.633ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       0.631     0.633    base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X91Y91         FDPE                                         r  base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y91         FDPE (Prop_fdpe_C_Q)         0.100     0.733 f  base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          0.184     0.917    base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AS[0]
    SLICE_X92Y91         FDPE                                         f  base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       0.852     0.854    base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X92Y91         FDPE                                         r  base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.188     0.666    
    SLICE_X92Y91         FDPE (Remov_fdpe_C_PRE)     -0.052     0.614    base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.614    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.100ns (35.258%)  route 0.184ns (64.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.633ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       0.631     0.633    base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X91Y91         FDPE                                         r  base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y91         FDPE (Prop_fdpe_C_Q)         0.100     0.733 f  base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          0.184     0.917    base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AS[0]
    SLICE_X92Y91         FDPE                                         f  base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       0.852     0.854    base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X92Y91         FDPE                                         r  base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.188     0.666    
    SLICE_X92Y91         FDPE (Remov_fdpe_C_PRE)     -0.052     0.614    base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -0.614    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.100ns (35.258%)  route 0.184ns (64.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.633ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       0.631     0.633    base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X91Y91         FDPE                                         r  base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y91         FDPE (Prop_fdpe_C_Q)         0.100     0.733 f  base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          0.184     0.917    base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AS[0]
    SLICE_X92Y91         FDPE                                         f  base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       0.852     0.854    base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X92Y91         FDPE                                         r  base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.188     0.666    
    SLICE_X92Y91         FDPE (Remov_fdpe_C_PRE)     -0.052     0.614    base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.614    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.100ns (35.258%)  route 0.184ns (64.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.633ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       0.631     0.633    base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X91Y91         FDPE                                         r  base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y91         FDPE (Prop_fdpe_C_Q)         0.100     0.733 f  base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          0.184     0.917    base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AS[0]
    SLICE_X92Y91         FDPE                                         f  base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       0.852     0.854    base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X92Y91         FDPE                                         r  base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.188     0.666    
    SLICE_X92Y91         FDPE (Remov_fdpe_C_PRE)     -0.052     0.614    base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -0.614    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.100ns (19.519%)  route 0.412ns (80.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.629ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       0.627     0.629    base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X84Y60         FDPE                                         r  base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y60         FDPE (Prop_fdpe_C_Q)         0.100     0.729 f  base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          0.412     1.141    base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AS[0]
    SLICE_X83Y48         FDCE                                         f  base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       0.920     0.922    base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X83Y48         FDCE                                         r  base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.028     0.894    
    SLICE_X83Y48         FDCE (Remov_fdce_C_CLR)     -0.069     0.825    base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.825    
                         arrival time                           1.141    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.100ns (19.296%)  route 0.418ns (80.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.923ns
    Source Clock Delay      (SCD):    0.629ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       0.627     0.629    base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X84Y60         FDPE                                         r  base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y60         FDPE (Prop_fdpe_C_Q)         0.100     0.729 f  base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          0.418     1.147    base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AS[0]
    SLICE_X84Y48         FDPE                                         f  base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       0.921     0.923    base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X84Y48         FDPE                                         r  base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.028     0.895    
    SLICE_X84Y48         FDPE (Remov_fdpe_C_PRE)     -0.072     0.823    base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -0.823    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.091ns (32.617%)  route 0.188ns (67.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.623ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       0.621     0.623    base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X100Y76        FDPE                                         r  base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y76        FDPE (Prop_fdpe_C_Q)         0.091     0.714 f  base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.188     0.902    base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X102Y76        FDCE                                         f  base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       0.867     0.869    base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X102Y76        FDCE                                         r  base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.188     0.681    
    SLICE_X102Y76        FDCE (Remov_fdce_C_CLR)     -0.105     0.576    base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.576    
                         arrival time                           0.902    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.091ns (32.617%)  route 0.188ns (67.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.623ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       0.621     0.623    base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X100Y76        FDPE                                         r  base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y76        FDPE (Prop_fdpe_C_Q)         0.091     0.714 f  base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.188     0.902    base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X102Y76        FDCE                                         f  base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       0.867     0.869    base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X102Y76        FDCE                                         r  base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.188     0.681    
    SLICE_X102Y76        FDCE (Remov_fdce_C_CLR)     -0.105     0.576    base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.576    
                         arrival time                           0.902    
  -------------------------------------------------------------------
                         slack                                  0.326    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_base_mb_clk_wiz_1_0
  To Clock:  clk_out1_base_mb_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        0.798ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.446ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.798ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[175]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/FDPE_PHTRIG/PRE
                            (recovery check against rising-edge clock clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns)
  Data Path Delay:        3.586ns  (logic 0.520ns (14.501%)  route 3.066ns (85.499%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.284ns = ( 11.284 - 10.000 ) 
    Source Clock Delay      (SCD):    1.393ns = ( 6.393 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     6.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315     3.260 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622     4.882    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.391     6.393    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hs_clk
    SLICE_X74Y114        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[175]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y114        FDRE (Prop_fdre_C_Q)         0.308     6.701 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[175]/Q
                         net (fo=2, routed)           1.056     7.757    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_13_0[175]
    SLICE_X59Y109        LUT6 (Prop_lut6_I3_O)        0.053     7.810 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_45/O
                         net (fo=1, routed)           0.827     8.637    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_45_n_0
    SLICE_X56Y119        LUT6 (Prop_lut6_I5_O)        0.053     8.690 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_9/O
                         net (fo=1, routed)           0.725     9.415    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_9_n_0
    SLICE_X41Y119        LUT6 (Prop_lut6_I5_O)        0.053     9.468 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_3/O
                         net (fo=1, routed)           0.131     9.599    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/pulseheight_trigger20_in
    SLICE_X41Y119        LUT6 (Prop_lut6_I3_O)        0.053     9.652 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_1/O
                         net (fo=3, routed)           0.327     9.979    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1_n_1
    SLICE_X41Y119        FDPE                                         f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/FDPE_PHTRIG/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       1.282    11.284    base_mb_i/maroc_dc_0/inst/USR_LOGIC/s00_axi_aclk
    SLICE_X41Y119        FDPE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/FDPE_PHTRIG/C
                         clock pessimism             -0.089    11.195    
                         clock uncertainty           -0.201    10.994    
    SLICE_X41Y119        FDPE (Recov_fdpe_C_PRE)     -0.217    10.777    base_mb_i/maroc_dc_0/inst/USR_LOGIC/FDPE_PHTRIG
  -------------------------------------------------------------------
                         required time                         10.777    
                         arrival time                          -9.979    
  -------------------------------------------------------------------
                         slack                                  0.798    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_or_trig_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/FDPE_PHTRIG/PRE
                            (removal check against rising-edge clock clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.146ns (17.422%)  route 0.692ns (82.578%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.742ns
    Source Clock Delay      (SCD):    0.544ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.542     0.544    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hs_clk
    SLICE_X74Y118        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_or_trig_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y118        FDRE (Prop_fdre_C_Q)         0.118     0.662 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_or_trig_reg[7]/Q
                         net (fo=1, routed)           0.567     1.229    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/Q[7]
    SLICE_X41Y119        LUT6 (Prop_lut6_I2_O)        0.028     1.257 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_1/O
                         net (fo=3, routed)           0.125     1.382    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1_n_1
    SLICE_X41Y119        FDPE                                         f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/FDPE_PHTRIG/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13661, routed)       0.740     0.742    base_mb_i/maroc_dc_0/inst/USR_LOGIC/s00_axi_aclk
    SLICE_X41Y119        FDPE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/FDPE_PHTRIG/C
                         clock pessimism              0.065     0.807    
                         clock uncertainty            0.201     1.008    
    SLICE_X41Y119        FDPE (Remov_fdpe_C_PRE)     -0.072     0.936    base_mb_i/maroc_dc_0/inst/USR_LOGIC/FDPE_PHTRIG
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.382    
  -------------------------------------------------------------------
                         slack                                  0.446    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_base_mb_clk_wiz_1_0
  To Clock:  clk_out2_base_mb_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        1.267ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.642ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.267ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.427ns  (logic 0.269ns (7.850%)  route 3.158ns (92.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.324ns = ( 6.324 - 5.000 ) 
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.389     1.391    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/independent_clock_bufg
    SLICE_X75Y161        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y161        FDPE (Prop_fdpe_C_Q)         0.269     1.660 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=85, routed)          3.158     4.818    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/pma_reset
    SLICE_X85Y186        FDCE                                         f  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.322     6.324    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X85Y186        FDCE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism              0.089     6.413    
                         clock uncertainty           -0.073     6.340    
    SLICE_X85Y186        FDCE (Recov_fdce_C_CLR)     -0.255     6.085    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                          6.085    
                         arrival time                          -4.818    
  -------------------------------------------------------------------
                         slack                                  1.267    

Slack (MET) :             1.267ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.427ns  (logic 0.269ns (7.850%)  route 3.158ns (92.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.324ns = ( 6.324 - 5.000 ) 
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.389     1.391    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/independent_clock_bufg
    SLICE_X75Y161        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y161        FDPE (Prop_fdpe_C_Q)         0.269     1.660 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=85, routed)          3.158     4.818    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/pma_reset
    SLICE_X85Y186        FDCE                                         f  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.322     6.324    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X85Y186        FDCE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism              0.089     6.413    
                         clock uncertainty           -0.073     6.340    
    SLICE_X85Y186        FDCE (Recov_fdce_C_CLR)     -0.255     6.085    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                          6.085    
                         arrival time                          -4.818    
  -------------------------------------------------------------------
                         slack                                  1.267    

Slack (MET) :             1.267ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.427ns  (logic 0.269ns (7.850%)  route 3.158ns (92.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.324ns = ( 6.324 - 5.000 ) 
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.389     1.391    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/independent_clock_bufg
    SLICE_X75Y161        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y161        FDPE (Prop_fdpe_C_Q)         0.269     1.660 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=85, routed)          3.158     4.818    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/pma_reset
    SLICE_X85Y186        FDCE                                         f  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.322     6.324    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X85Y186        FDCE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[2]/C
                         clock pessimism              0.089     6.413    
                         clock uncertainty           -0.073     6.340    
    SLICE_X85Y186        FDCE (Recov_fdce_C_CLR)     -0.255     6.085    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[2]
  -------------------------------------------------------------------
                         required time                          6.085    
                         arrival time                          -4.818    
  -------------------------------------------------------------------
                         slack                                  1.267    

Slack (MET) :             1.267ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.427ns  (logic 0.269ns (7.850%)  route 3.158ns (92.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.324ns = ( 6.324 - 5.000 ) 
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.389     1.391    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/independent_clock_bufg
    SLICE_X75Y161        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y161        FDPE (Prop_fdpe_C_Q)         0.269     1.660 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=85, routed)          3.158     4.818    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/pma_reset
    SLICE_X85Y186        FDCE                                         f  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.322     6.324    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X85Y186        FDCE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[3]/C
                         clock pessimism              0.089     6.413    
                         clock uncertainty           -0.073     6.340    
    SLICE_X85Y186        FDCE (Recov_fdce_C_CLR)     -0.255     6.085    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[3]
  -------------------------------------------------------------------
                         required time                          6.085    
                         arrival time                          -4.818    
  -------------------------------------------------------------------
                         slack                                  1.267    

Slack (MET) :             1.267ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.427ns  (logic 0.269ns (7.850%)  route 3.158ns (92.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.324ns = ( 6.324 - 5.000 ) 
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.389     1.391    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/independent_clock_bufg
    SLICE_X75Y161        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y161        FDPE (Prop_fdpe_C_Q)         0.269     1.660 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=85, routed)          3.158     4.818    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/pma_reset
    SLICE_X85Y186        FDCE                                         f  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.322     6.324    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X85Y186        FDCE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[4]/C
                         clock pessimism              0.089     6.413    
                         clock uncertainty           -0.073     6.340    
    SLICE_X85Y186        FDCE (Recov_fdce_C_CLR)     -0.255     6.085    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[4]
  -------------------------------------------------------------------
                         required time                          6.085    
                         arrival time                          -4.818    
  -------------------------------------------------------------------
                         slack                                  1.267    

Slack (MET) :             1.395ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_done_reg/CLR
                            (recovery check against rising-edge clock clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.299ns  (logic 0.269ns (8.154%)  route 3.030ns (91.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.324ns = ( 6.324 - 5.000 ) 
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.389     1.391    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/independent_clock_bufg
    SLICE_X75Y161        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y161        FDPE (Prop_fdpe_C_Q)         0.269     1.660 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=85, routed)          3.030     4.690    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/pma_reset
    SLICE_X84Y185        FDCE                                         f  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.322     6.324    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X84Y185        FDCE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_done_reg/C
                         clock pessimism              0.089     6.413    
                         clock uncertainty           -0.073     6.340    
    SLICE_X84Y185        FDCE (Recov_fdce_C_CLR)     -0.255     6.085    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                          6.085    
                         arrival time                          -4.690    
  -------------------------------------------------------------------
                         slack                                  1.395    

Slack (MET) :             1.397ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.297ns  (logic 0.269ns (8.160%)  route 3.028ns (91.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.324ns = ( 6.324 - 5.000 ) 
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.389     1.391    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/independent_clock_bufg
    SLICE_X75Y161        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y161        FDPE (Prop_fdpe_C_Q)         0.269     1.660 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=85, routed)          3.028     4.688    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/pma_reset
    SLICE_X85Y185        FDCE                                         f  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.322     6.324    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X85Y185        FDCE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[5]/C
                         clock pessimism              0.089     6.413    
                         clock uncertainty           -0.073     6.340    
    SLICE_X85Y185        FDCE (Recov_fdce_C_CLR)     -0.255     6.085    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[5]
  -------------------------------------------------------------------
                         required time                          6.085    
                         arrival time                          -4.688    
  -------------------------------------------------------------------
                         slack                                  1.397    

Slack (MET) :             1.617ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.075ns  (logic 0.269ns (8.747%)  route 2.806ns (91.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.323ns = ( 6.323 - 5.000 ) 
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.389     1.391    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/independent_clock_bufg
    SLICE_X75Y161        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y161        FDPE (Prop_fdpe_C_Q)         0.269     1.660 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=85, routed)          2.806     4.466    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/pma_reset
    SLICE_X85Y184        FDCE                                         f  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.321     6.323    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X85Y184        FDCE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[6]/C
                         clock pessimism              0.089     6.412    
                         clock uncertainty           -0.073     6.339    
    SLICE_X85Y184        FDCE (Recov_fdce_C_CLR)     -0.255     6.084    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[6]
  -------------------------------------------------------------------
                         required time                          6.084    
                         arrival time                          -4.466    
  -------------------------------------------------------------------
                         slack                                  1.617    

Slack (MET) :             1.617ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.075ns  (logic 0.269ns (8.747%)  route 2.806ns (91.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.323ns = ( 6.323 - 5.000 ) 
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.389     1.391    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/independent_clock_bufg
    SLICE_X75Y161        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y161        FDPE (Prop_fdpe_C_Q)         0.269     1.660 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=85, routed)          2.806     4.466    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/pma_reset
    SLICE_X85Y184        FDCE                                         f  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.321     6.323    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X85Y184        FDCE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[7]/C
                         clock pessimism              0.089     6.412    
                         clock uncertainty           -0.073     6.339    
    SLICE_X85Y184        FDCE (Recov_fdce_C_CLR)     -0.255     6.084    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[7]
  -------------------------------------------------------------------
                         required time                          6.084    
                         arrival time                          -4.466    
  -------------------------------------------------------------------
                         slack                                  1.617    

Slack (MET) :             2.379ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_done_reg/CLR
                            (recovery check against rising-edge clock clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.375ns  (logic 0.269ns (11.324%)  route 2.106ns (88.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.322ns = ( 6.322 - 5.000 ) 
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.389     1.391    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/independent_clock_bufg
    SLICE_X75Y161        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y161        FDPE (Prop_fdpe_C_Q)         0.269     1.660 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=85, routed)          2.106     3.766    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/out[0]
    SLICE_X98Y170        FDCE                                         f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.320     6.322    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X98Y170        FDCE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_done_reg/C
                         clock pessimism              0.089     6.411    
                         clock uncertainty           -0.073     6.338    
    SLICE_X98Y170        FDCE (Recov_fdce_C_CLR)     -0.192     6.146    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                          6.146    
                         arrival time                          -3.766    
  -------------------------------------------------------------------
                         slack                                  2.379    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.642ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_done_reg/CLR
                            (removal check against rising-edge clock clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.100ns (15.659%)  route 0.539ns (84.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.755ns
    Source Clock Delay      (SCD):    0.535ns
    Clock Pessimism Removal (CPR):    0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.533     0.535    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/independent_clock_bufg
    SLICE_X75Y161        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y161        FDPE (Prop_fdpe_C_Q)         0.100     0.635 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=85, routed)          0.539     1.174    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/out[0]
    SLICE_X78Y170        FDCE                                         f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.753     0.755    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X78Y170        FDCE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_done_reg/C
                         clock pessimism             -0.173     0.582    
    SLICE_X78Y170        FDCE (Remov_fdce_C_CLR)     -0.050     0.532    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                         -0.532    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.100ns (15.659%)  route 0.539ns (84.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.755ns
    Source Clock Delay      (SCD):    0.535ns
    Clock Pessimism Removal (CPR):    0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.533     0.535    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/independent_clock_bufg
    SLICE_X75Y161        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y161        FDPE (Prop_fdpe_C_Q)         0.100     0.635 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=85, routed)          0.539     1.174    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/out[0]
    SLICE_X79Y170        FDCE                                         f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.753     0.755    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X79Y170        FDCE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism             -0.173     0.582    
    SLICE_X79Y170        FDCE (Remov_fdce_C_CLR)     -0.069     0.513    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.513    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.100ns (15.659%)  route 0.539ns (84.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.755ns
    Source Clock Delay      (SCD):    0.535ns
    Clock Pessimism Removal (CPR):    0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.533     0.535    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/independent_clock_bufg
    SLICE_X75Y161        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y161        FDPE (Prop_fdpe_C_Q)         0.100     0.635 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=85, routed)          0.539     1.174    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/out[0]
    SLICE_X79Y170        FDCE                                         f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.753     0.755    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X79Y170        FDCE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism             -0.173     0.582    
    SLICE_X79Y170        FDCE (Remov_fdce_C_CLR)     -0.069     0.513    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.513    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.100ns (15.659%)  route 0.539ns (84.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.755ns
    Source Clock Delay      (SCD):    0.535ns
    Clock Pessimism Removal (CPR):    0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.533     0.535    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/independent_clock_bufg
    SLICE_X75Y161        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y161        FDPE (Prop_fdpe_C_Q)         0.100     0.635 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=85, routed)          0.539     1.174    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/out[0]
    SLICE_X79Y170        FDCE                                         f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.753     0.755    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X79Y170        FDCE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[2]/C
                         clock pessimism             -0.173     0.582    
    SLICE_X79Y170        FDCE (Remov_fdce_C_CLR)     -0.069     0.513    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.513    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.100ns (15.659%)  route 0.539ns (84.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.755ns
    Source Clock Delay      (SCD):    0.535ns
    Clock Pessimism Removal (CPR):    0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.533     0.535    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/independent_clock_bufg
    SLICE_X75Y161        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y161        FDPE (Prop_fdpe_C_Q)         0.100     0.635 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=85, routed)          0.539     1.174    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/out[0]
    SLICE_X79Y170        FDCE                                         f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.753     0.755    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X79Y170        FDCE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[3]/C
                         clock pessimism             -0.173     0.582    
    SLICE_X79Y170        FDCE (Remov_fdce_C_CLR)     -0.069     0.513    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.513    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.100ns (15.659%)  route 0.539ns (84.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.755ns
    Source Clock Delay      (SCD):    0.535ns
    Clock Pessimism Removal (CPR):    0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.533     0.535    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/independent_clock_bufg
    SLICE_X75Y161        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y161        FDPE (Prop_fdpe_C_Q)         0.100     0.635 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=85, routed)          0.539     1.174    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/out[0]
    SLICE_X79Y170        FDCE                                         f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.753     0.755    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X79Y170        FDCE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[4]/C
                         clock pessimism             -0.173     0.582    
    SLICE_X79Y170        FDCE (Remov_fdce_C_CLR)     -0.069     0.513    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.513    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.100ns (15.659%)  route 0.539ns (84.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.755ns
    Source Clock Delay      (SCD):    0.535ns
    Clock Pessimism Removal (CPR):    0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.533     0.535    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/independent_clock_bufg
    SLICE_X75Y161        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y161        FDPE (Prop_fdpe_C_Q)         0.100     0.635 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=85, routed)          0.539     1.174    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/out[0]
    SLICE_X79Y170        FDCE                                         f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.753     0.755    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X79Y170        FDCE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[5]/C
                         clock pessimism             -0.173     0.582    
    SLICE_X79Y170        FDCE (Remov_fdce_C_CLR)     -0.069     0.513    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.513    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.100ns (15.659%)  route 0.539ns (84.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.755ns
    Source Clock Delay      (SCD):    0.535ns
    Clock Pessimism Removal (CPR):    0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.533     0.535    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/independent_clock_bufg
    SLICE_X75Y161        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y161        FDPE (Prop_fdpe_C_Q)         0.100     0.635 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=85, routed)          0.539     1.174    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/out[0]
    SLICE_X79Y170        FDCE                                         f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.753     0.755    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X79Y170        FDCE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[6]/C
                         clock pessimism             -0.173     0.582    
    SLICE_X79Y170        FDCE (Remov_fdce_C_CLR)     -0.069     0.513    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.513    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.100ns (15.659%)  route 0.539ns (84.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.755ns
    Source Clock Delay      (SCD):    0.535ns
    Clock Pessimism Removal (CPR):    0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.533     0.535    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/independent_clock_bufg
    SLICE_X75Y161        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y161        FDPE (Prop_fdpe_C_Q)         0.100     0.635 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=85, routed)          0.539     1.174    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/out[0]
    SLICE_X79Y170        FDCE                                         f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.753     0.755    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X79Y170        FDCE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[7]/C
                         clock pessimism             -0.173     0.582    
    SLICE_X79Y170        FDCE (Remov_fdce_C_CLR)     -0.069     0.513    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.513    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.786ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.100ns (12.755%)  route 0.684ns (87.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.756ns
    Source Clock Delay      (SCD):    0.535ns
    Clock Pessimism Removal (CPR):    0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.533     0.535    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/independent_clock_bufg
    SLICE_X75Y161        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y161        FDPE (Prop_fdpe_C_Q)         0.100     0.635 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=85, routed)          0.684     1.319    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/pma_reset
    SLICE_X88Y173        FDCE                                         f  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.754     0.756    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X88Y173        FDCE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism             -0.173     0.583    
    SLICE_X88Y173        FDCE (Remov_fdce_C_CLR)     -0.050     0.533    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.533    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.786    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        6.230ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.456ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.230ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.452ns  (logic 0.435ns (29.960%)  route 1.017ns (70.040%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.825ns = ( 13.825 - 8.000 ) 
    Source Clock Delay      (SCD):    6.290ns
    Clock Pessimism Removal (CPR):    0.440ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        1.376     6.290    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/userclk2
    SLICE_X66Y180        FDPE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y180        FDPE (Prop_fdpe_C_Q)         0.282     6.572 f  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/Q
                         net (fo=1, routed)           0.599     7.171    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/reset_out
    SLICE_X67Y180        LUT3 (Prop_lut3_I2_O)        0.153     7.324 f  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MGT_RESET.RESET_INT_PIPE_i_1/O
                         net (fo=2, routed)           0.418     7.742    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/p_3_out
    SLICE_X69Y180        FDPE                                         f  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928     8.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113     9.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.761    12.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.113    12.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        1.262    13.825    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X69Y180        FDPE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/C
                         clock pessimism              0.440    14.265    
                         clock uncertainty           -0.077    14.188    
    SLICE_X69Y180        FDPE (Recov_fdpe_C_PRE)     -0.217    13.971    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg
  -------------------------------------------------------------------
                         required time                         13.971    
                         arrival time                          -7.742    
  -------------------------------------------------------------------
                         slack                                  6.230    

Slack (MET) :             6.230ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.452ns  (logic 0.435ns (29.960%)  route 1.017ns (70.040%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.825ns = ( 13.825 - 8.000 ) 
    Source Clock Delay      (SCD):    6.290ns
    Clock Pessimism Removal (CPR):    0.440ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        1.376     6.290    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/userclk2
    SLICE_X66Y180        FDPE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y180        FDPE (Prop_fdpe_C_Q)         0.282     6.572 f  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/Q
                         net (fo=1, routed)           0.599     7.171    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/reset_out
    SLICE_X67Y180        LUT3 (Prop_lut3_I2_O)        0.153     7.324 f  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MGT_RESET.RESET_INT_PIPE_i_1/O
                         net (fo=2, routed)           0.418     7.742    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/p_3_out
    SLICE_X69Y180        FDPE                                         f  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928     8.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113     9.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.761    12.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.113    12.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        1.262    13.825    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X69Y180        FDPE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/C
                         clock pessimism              0.440    14.265    
                         clock uncertainty           -0.077    14.188    
    SLICE_X69Y180        FDPE (Recov_fdpe_C_PRE)     -0.217    13.971    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg
  -------------------------------------------------------------------
                         required time                         13.971    
                         arrival time                          -7.742    
  -------------------------------------------------------------------
                         slack                                  6.230    

Slack (MET) :             6.405ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/CONFIG_REG_WITH_AN.RESET_REG_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.277ns  (logic 0.322ns (25.212%)  route 0.955ns (74.788%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.882ns = ( 13.882 - 8.000 ) 
    Source Clock Delay      (SCD):    6.352ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        1.438     6.352    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/userclk2
    SLICE_X80Y160        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/CONFIG_REG_WITH_AN.RESET_REG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y160        FDRE (Prop_fdre_C_Q)         0.269     6.621 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/CONFIG_REG_WITH_AN.RESET_REG_reg/Q
                         net (fo=3, routed)           0.484     7.105    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/SOFT_RESET
    SLICE_X80Y162        LUT3 (Prop_lut3_I0_O)        0.053     7.158 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MGT_RESET.RESET_INT_PIPE_i_1/O
                         net (fo=2, routed)           0.471     7.629    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/p_3_out
    SLICE_X81Y163        FDPE                                         f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928     8.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113     9.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.761    12.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.113    12.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        1.319    13.882    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X81Y163        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/C
                         clock pessimism              0.446    14.328    
                         clock uncertainty           -0.077    14.251    
    SLICE_X81Y163        FDPE (Recov_fdpe_C_PRE)     -0.217    14.034    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg
  -------------------------------------------------------------------
                         required time                         14.034    
                         arrival time                          -7.629    
  -------------------------------------------------------------------
                         slack                                  6.405    

Slack (MET) :             6.405ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/CONFIG_REG_WITH_AN.RESET_REG_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.277ns  (logic 0.322ns (25.212%)  route 0.955ns (74.788%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.882ns = ( 13.882 - 8.000 ) 
    Source Clock Delay      (SCD):    6.352ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        1.438     6.352    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/userclk2
    SLICE_X80Y160        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/CONFIG_REG_WITH_AN.RESET_REG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y160        FDRE (Prop_fdre_C_Q)         0.269     6.621 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/CONFIG_REG_WITH_AN.RESET_REG_reg/Q
                         net (fo=3, routed)           0.484     7.105    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/SOFT_RESET
    SLICE_X80Y162        LUT3 (Prop_lut3_I0_O)        0.053     7.158 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MGT_RESET.RESET_INT_PIPE_i_1/O
                         net (fo=2, routed)           0.471     7.629    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/p_3_out
    SLICE_X81Y163        FDPE                                         f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928     8.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113     9.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.761    12.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.113    12.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        1.319    13.882    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X81Y163        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/C
                         clock pessimism              0.446    14.328    
                         clock uncertainty           -0.077    14.251    
    SLICE_X81Y163        FDPE (Recov_fdpe_C_PRE)     -0.217    14.034    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg
  -------------------------------------------------------------------
                         required time                         14.034    
                         arrival time                          -7.629    
  -------------------------------------------------------------------
                         slack                                  6.405    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.157ns (39.600%)  route 0.239ns (60.400%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.956ns
    Source Clock Delay      (SCD):    2.410ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        0.557     2.410    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/userclk2
    SLICE_X80Y162        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y162        FDPE (Prop_fdpe_C_Q)         0.091     2.501 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/Q
                         net (fo=1, routed)           0.057     2.558    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/reset_out
    SLICE_X80Y162        LUT3 (Prop_lut3_I2_O)        0.066     2.624 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MGT_RESET.RESET_INT_PIPE_i_1/O
                         net (fo=2, routed)           0.182     2.806    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/p_3_out
    SLICE_X81Y163        FDPE                                         f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        0.759     2.956    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X81Y163        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/C
                         clock pessimism             -0.534     2.422    
    SLICE_X81Y163        FDPE (Remov_fdpe_C_PRE)     -0.072     2.350    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg
  -------------------------------------------------------------------
                         required time                         -2.350    
                         arrival time                           2.806    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.157ns (39.600%)  route 0.239ns (60.400%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.956ns
    Source Clock Delay      (SCD):    2.410ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        0.557     2.410    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/userclk2
    SLICE_X80Y162        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y162        FDPE (Prop_fdpe_C_Q)         0.091     2.501 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/Q
                         net (fo=1, routed)           0.057     2.558    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/reset_out
    SLICE_X80Y162        LUT3 (Prop_lut3_I2_O)        0.066     2.624 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MGT_RESET.RESET_INT_PIPE_i_1/O
                         net (fo=2, routed)           0.182     2.806    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/p_3_out
    SLICE_X81Y163        FDPE                                         f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        0.759     2.956    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X81Y163        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/C
                         clock pessimism             -0.534     2.422    
    SLICE_X81Y163        FDPE (Remov_fdpe_C_PRE)     -0.072     2.350    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg
  -------------------------------------------------------------------
                         required time                         -2.350    
                         arrival time                           2.806    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.606ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/CONFIG_REG_WITH_AN.RESET_REG_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.128ns (22.614%)  route 0.438ns (77.386%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.922ns
    Source Clock Delay      (SCD):    2.373ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        0.520     2.373    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/userclk2
    SLICE_X63Y178        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/CONFIG_REG_WITH_AN.RESET_REG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y178        FDRE (Prop_fdre_C_Q)         0.100     2.473 f  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/CONFIG_REG_WITH_AN.RESET_REG_reg/Q
                         net (fo=3, routed)           0.282     2.755    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/SOFT_RESET
    SLICE_X67Y180        LUT3 (Prop_lut3_I0_O)        0.028     2.783 f  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MGT_RESET.RESET_INT_PIPE_i_1/O
                         net (fo=2, routed)           0.156     2.939    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/p_3_out
    SLICE_X69Y180        FDPE                                         f  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        0.725     2.922    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X69Y180        FDPE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/C
                         clock pessimism             -0.517     2.405    
    SLICE_X69Y180        FDPE (Remov_fdpe_C_PRE)     -0.072     2.333    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg
  -------------------------------------------------------------------
                         required time                         -2.333    
                         arrival time                           2.939    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.606ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/CONFIG_REG_WITH_AN.RESET_REG_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.128ns (22.614%)  route 0.438ns (77.386%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.922ns
    Source Clock Delay      (SCD):    2.373ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        0.520     2.373    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/userclk2
    SLICE_X63Y178        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/CONFIG_REG_WITH_AN.RESET_REG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y178        FDRE (Prop_fdre_C_Q)         0.100     2.473 f  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/CONFIG_REG_WITH_AN.RESET_REG_reg/Q
                         net (fo=3, routed)           0.282     2.755    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/SOFT_RESET
    SLICE_X67Y180        LUT3 (Prop_lut3_I0_O)        0.028     2.783 f  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MGT_RESET.RESET_INT_PIPE_i_1/O
                         net (fo=2, routed)           0.156     2.939    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/p_3_out
    SLICE_X69Y180        FDPE                                         f  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        0.725     2.922    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X69Y180        FDPE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/C
                         clock pessimism             -0.517     2.405    
    SLICE_X69Y180        FDPE (Remov_fdpe_C_PRE)     -0.072     2.333    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg
  -------------------------------------------------------------------
                         required time                         -2.333    
                         arrival time                           2.939    
  -------------------------------------------------------------------
                         slack                                  0.606    





