Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Wed Dec  4 14:21:04 2024
| Host         : eecs-digital-09 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_route_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.636ns  (required time - arrival time)
  Source:                 spi_receive/prev_chip_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_camera_cw_fast  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            spi_receive/data_out_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_camera_cw_fast  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_camera_cw_fast
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_camera_cw_fast rise@5.000ns - clk_camera_cw_fast rise@0.000ns)
  Data Path Delay:        1.842ns  (logic 0.580ns (31.490%)  route 1.262ns (68.510%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 2.972 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_camera_cw_fast rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.693    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.486    -5.792 r  wizard_migcam/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.660    -4.132    wizard_migcam/clk_camera_cw_fast
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.036 r  wizard_migcam/clkout3_buf/O
                         net (fo=25, routed)          1.620    -2.416    spi_receive/clk_camera
    SLICE_X61Y64         FDRE                                         r  spi_receive/prev_chip_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y64         FDRE (Prop_fdre_C_Q)         0.456    -1.960 f  spi_receive/prev_chip_clk_reg/Q
                         net (fo=6, routed)           0.734    -1.226    spi_receive/prev_chip_clk
    SLICE_X60Y64         LUT5 (Prop_lut5_I4_O)        0.124    -1.102 r  spi_receive/data_out[7]_i_1/O
                         net (fo=4, routed)           0.528    -0.574    spi_receive/data_out[7]_i_1_n_0
    SLICE_X61Y65         FDRE                                         r  spi_receive/data_out_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_camera_cw_fast rise edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370     6.370 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.551    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.753    -0.202 r  wizard_migcam/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.582     1.380    wizard_migcam/clk_camera_cw_fast
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.471 r  wizard_migcam/clkout3_buf/O
                         net (fo=25, routed)          1.502     2.972    spi_receive/clk_camera
    SLICE_X61Y65         FDRE                                         r  spi_receive/data_out_reg[4]/C
                         clock pessimism             -0.414     2.558    
                         clock uncertainty           -0.067     2.491    
    SLICE_X61Y65         FDRE (Setup_fdre_C_R)       -0.429     2.062    spi_receive/data_out_reg[4]
  -------------------------------------------------------------------
                         required time                          2.062    
                         arrival time                           0.574    
  -------------------------------------------------------------------
                         slack                                  2.636    




