// Seed: 2431503610
module module_0 (
    input tri1 id_0,
    output wire id_1,
    input supply1 id_2
);
  wire id_4;
  wire id_5;
  wire id_6;
  tri  id_7;
  wire id_8;
  wor  id_9 = id_2;
  assign id_7 = 1;
  supply0 id_10 = 1;
  assign id_6 = 1;
  wire id_11;
  assign id_7 = 1'b0;
endmodule
module module_1 (
    input  logic id_0,
    input  tri0  id_1
    , id_5,
    output tri1  id_2,
    input  uwire id_3
);
  module_0 modCall_1 (
      id_3,
      id_2,
      id_3
  );
  reg id_6;
  initial id_6 <= id_0;
endmodule
