{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1697037578782 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1697037578782 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 11 22:19:38 2023 " "Processing started: Wed Oct 11 22:19:38 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1697037578782 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1697037578782 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map Cau1 -c Cau1 --generate_functional_sim_netlist " "Command: quartus_map Cau1 -c Cau1 --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1697037578782 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1697037579087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_flipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file t_flipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 t_flipflop " "Found entity 1: t_flipflop" {  } { { "t_flipflop.v" "" { Text "D:/Homework/CE213/Lab/Lab03/Cau1/t_flipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697037579126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697037579126 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "t3 T3 four_bit_counter.v(5) " "Verilog HDL Declaration information at four_bit_counter.v(5): object \"t3\" differs only in case from object \"T3\" in the same scope" {  } { { "four_bit_counter.v" "" { Text "D:/Homework/CE213/Lab/Lab03/Cau1/four_bit_counter.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1697037579128 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "t2 T2 four_bit_counter.v(5) " "Verilog HDL Declaration information at four_bit_counter.v(5): object \"t2\" differs only in case from object \"T2\" in the same scope" {  } { { "four_bit_counter.v" "" { Text "D:/Homework/CE213/Lab/Lab03/Cau1/four_bit_counter.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1697037579128 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "t1 T1 four_bit_counter.v(5) " "Verilog HDL Declaration information at four_bit_counter.v(5): object \"t1\" differs only in case from object \"T1\" in the same scope" {  } { { "four_bit_counter.v" "" { Text "D:/Homework/CE213/Lab/Lab03/Cau1/four_bit_counter.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1697037579128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file four_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 four_bit_counter " "Found entity 1: four_bit_counter" {  } { { "four_bit_counter.v" "" { Text "D:/Homework/CE213/Lab/Lab03/Cau1/four_bit_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697037579128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697037579128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file counter4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter4Bit " "Found entity 1: Counter4Bit" {  } { { "Counter4Bit.v" "" { Text "D:/Homework/CE213/Lab/Lab03/Cau1/Counter4Bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697037579129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697037579129 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Counter4Bit " "Elaborating entity \"Counter4Bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1697037579152 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Counter4Bit.v(13) " "Verilog HDL assignment warning at Counter4Bit.v(13): truncated value with size 32 to match size of target (4)" {  } { { "Counter4Bit.v" "" { Text "D:/Homework/CE213/Lab/Lab03/Cau1/Counter4Bit.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1697037579153 "|Counter4Bit"}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4571 " "Peak virtual memory: 4571 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1697037579203 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 11 22:19:39 2023 " "Processing ended: Wed Oct 11 22:19:39 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1697037579203 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1697037579203 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1697037579203 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1697037579203 ""}
