
# ##############################################################################
# Created by Base System Builder Wizard for Xilinx EDK 14.7 Build EDK_P.20131013
# Wed Oct 15 14:40:09 2014
# Target Board:  Custom
# Family:    spartan6
# Device:    xc6slx45
# Package:   csg324
# Speed Grade:  -3
# ##############################################################################
 PARAMETER VERSION = 2.1.0


 PORT RS232_Uart_1_sout = RS232_Uart_1_sout, DIR = O
 PORT RS232_Uart_1_sin = RS232_Uart_1_sin, DIR = I
 PORT RESET = RESET, DIR = I, SIGIS = RST, RST_POLARITY = 0
 PORT CLK = net_CLK, DIR = I, SIGIS = CLK
 PORT axi_gpio_0_GPIO_IO_pin = axi_gpio_0_GPIO_IO, DIR = IO, VEC = [2:0]
 PORT axi_iic_0_Gpo_pin = axi_iic_0_Gpo, DIR = O
 PORT SDA = axi_iic_0_Sda, DIR = IO
 PORT SCL = axi_iic_0_Scl, DIR = IO
 PORT SPI_SCLK = axi_spi_adc_SCK, DIR = IO
 PORT SPI_MISO = axi_spi_adc_MISO, DIR = IO
 PORT SPI_MOSI = axi_spi_adc_MOSI, DIR = IO
 PORT SPI_SS = axi_spi_adc_SS, DIR = IO
 PORT axi_spi_pga_SPISEL_pin = axi_spi_pga_SPISEL, DIR = I
 PORT axi_spi_pga_SCK_pin = axi_spi_pga_SCK, DIR = IO
 PORT axi_spi_pga_MISO_pin = axi_spi_pga_MISO, DIR = IO
 PORT axi_spi_pga_MOSI_pin = axi_spi_pga_MOSI, DIR = IO
 PORT axi_spi_pga_SS_pin = axi_spi_pga_SS, DIR = IO, VEC = [1:0]
 PORT phytxclk = axi_ethernetlite_0_PHY_tx_clk, DIR = I
 PORT phyrxclk = axi_ethernetlite_0_PHY_rx_clk, DIR = I
 PORT phycrs = axi_ethernetlite_0_PHY_crs, DIR = I
 PORT phyrxdv = axi_ethernetlite_0_PHY_dv, DIR = I
 PORT phyRXD = axi_ethernetlite_0_PHY_rx_data, DIR = I, VEC = [3:0]
 PORT phycol = axi_ethernetlite_0_PHY_col, DIR = I
 PORT phyrxer = axi_ethernetlite_0_PHY_rx_er, DIR = I
 PORT phyrst = axi_ethernetlite_0_PHY_rst_n, DIR = O
 PORT phytxen = axi_ethernetlite_0_PHY_tx_en, DIR = O
 PORT phyTXD = axi_ethernetlite_0_PHY_tx_data, DIR = O, VEC = [3:0]
 PORT phymdc = axi_ethernetlite_0_PHY_MDC, DIR = O
 PORT phymdi = axi_ethernetlite_0_PHY_MDIO, DIR = IO
 PORT axi_ethernetlite_0_IP2INTC_Irpt_pin = axi_ethernetlite_0_IP2INTC_Irpt, DIR = O, SIGIS = INTERRUPT, SENSITIVITY = EDGE_RISING


BEGIN proc_sys_reset
 PARAMETER INSTANCE = proc_sys_reset_0
 PARAMETER HW_VER = 3.00.a
 PARAMETER C_EXT_RESET_HIGH = 0
 PORT MB_Debug_Sys_Rst = proc_sys_reset_0_MB_Debug_Sys_Rst
 PORT Dcm_locked = proc_sys_reset_0_Dcm_locked
 PORT MB_Reset = proc_sys_reset_0_MB_Reset
 PORT Slowest_sync_clk = clk_100_0000MHz
 PORT Interconnect_aresetn = proc_sys_reset_0_Interconnect_aresetn
 PORT Ext_Reset_In = RESET
 PORT BUS_STRUCT_RESET = proc_sys_reset_0_BUS_STRUCT_RESET
END

BEGIN lmb_v10
 PARAMETER INSTANCE = microblaze_0_ilmb
 PARAMETER HW_VER = 2.00.b
 PORT SYS_RST = proc_sys_reset_0_BUS_STRUCT_RESET
 PORT LMB_CLK = clk_100_0000MHz
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = microblaze_0_i_bram_ctrl
 PARAMETER HW_VER = 3.10.c
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x0000FFFF
 BUS_INTERFACE SLMB = microblaze_0_ilmb
 BUS_INTERFACE BRAM_PORT = microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block
END

BEGIN lmb_v10
 PARAMETER INSTANCE = microblaze_0_dlmb
 PARAMETER HW_VER = 2.00.b
 PORT SYS_RST = proc_sys_reset_0_BUS_STRUCT_RESET
 PORT LMB_CLK = clk_100_0000MHz
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = microblaze_0_d_bram_ctrl
 PARAMETER HW_VER = 3.10.c
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x0000FFFF
 BUS_INTERFACE SLMB = microblaze_0_dlmb
 BUS_INTERFACE BRAM_PORT = microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block
END

BEGIN bram_block
 PARAMETER INSTANCE = microblaze_0_bram_block
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block
 BUS_INTERFACE PORTB = microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block
END

BEGIN microblaze
 PARAMETER INSTANCE = microblaze_0
 PARAMETER HW_VER = 8.50.c
 PARAMETER C_INTERCONNECT = 2
 PARAMETER C_USE_BARREL = 1
 PARAMETER C_USE_FPU = 0
 PARAMETER C_DEBUG_ENABLED = 1
 PARAMETER C_ICACHE_BASEADDR = 0X00000000
 PARAMETER C_ICACHE_HIGHADDR = 0X3FFFFFFF
 PARAMETER C_USE_ICACHE = 0
 PARAMETER C_ICACHE_ALWAYS_USED = 0
 PARAMETER C_DCACHE_BASEADDR = 0X00000000
 PARAMETER C_DCACHE_HIGHADDR = 0X3FFFFFFF
 PARAMETER C_USE_DCACHE = 0
 PARAMETER C_DCACHE_ALWAYS_USED = 0
 BUS_INTERFACE ILMB = microblaze_0_ilmb
 BUS_INTERFACE DLMB = microblaze_0_dlmb
 BUS_INTERFACE M_AXI_DP = axi4lite_0
 BUS_INTERFACE DEBUG = microblaze_0_debug
 BUS_INTERFACE INTERRUPT = axi_intc_0_INTERRUPT
 BUS_INTERFACE M_AXI_IP = axi4lite_0
 PORT MB_RESET = proc_sys_reset_0_MB_Reset
 PORT CLK = clk_100_0000MHz
END

BEGIN mdm
 PARAMETER INSTANCE = debug_module
 PARAMETER HW_VER = 2.10.a
 PARAMETER C_INTERCONNECT = 2
 PARAMETER C_USE_UART = 1
 PARAMETER C_BASEADDR = 0x41400000
 PARAMETER C_HIGHADDR = 0x4140ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 BUS_INTERFACE MBDEBUG_0 = microblaze_0_debug
 PORT Debug_SYS_Rst = proc_sys_reset_0_MB_Debug_Sys_Rst
 PORT S_AXI_ACLK = clk_100_0000MHz
 PORT Interrupt = debug_module_Interrupt
END

BEGIN clock_generator
 PARAMETER INSTANCE = clock_generator_0
 PARAMETER HW_VER = 4.03.a
 PARAMETER C_EXT_RESET_HIGH = 0
 PARAMETER C_CLKIN_FREQ = 100000000
 PARAMETER C_CLKOUT0_FREQ = 100000000
 PARAMETER C_CLKOUT0_GROUP = NONE
 PORT LOCKED = proc_sys_reset_0_Dcm_locked
 PORT CLKOUT0 = clk_100_0000MHz
 PORT RST = RESET
 PORT CLKIN = net_CLK
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi4lite_0
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_INTERCONNECT_CONNECTIVITY_MODE = 0
 PORT interconnect_aclk = clk_100_0000MHz
 PORT INTERCONNECT_ARESETN = proc_sys_reset_0_Interconnect_aresetn
END

BEGIN axi_uartlite
 PARAMETER INSTANCE = RS232
 PARAMETER HW_VER = 1.02.a
 PARAMETER C_BAUDRATE = 115200
 PARAMETER C_DATA_BITS = 8
 PARAMETER C_USE_PARITY = 0
 PARAMETER C_ODD_PARITY = 1
 PARAMETER C_BASEADDR = 0x40600000
 PARAMETER C_HIGHADDR = 0x4060ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_100_0000MHz
 PORT TX = RS232_Uart_1_sout
 PORT RX = RS232_Uart_1_sin
 PORT Interrupt = RS232_Interrupt
END

BEGIN axi_intc
 PARAMETER INSTANCE = axi_intc_0
 PARAMETER HW_VER = 1.04.a
 PARAMETER C_BASEADDR = 0x41200000
 PARAMETER C_HIGHADDR = 0x4120ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 BUS_INTERFACE INTERRUPT = axi_intc_0_INTERRUPT
 PORT S_AXI_ACLK = clk_100_0000MHz
 PORT Intr = axi_timer_0_Interrupt & RS232_Interrupt & debug_module_Interrupt & axi_gpio_0_IP2INTC_Irpt & axi_ethernetlite_0_IP2INTC_Irpt & axi_spi_pga_IP2INTC_Irpt & axi_spi_adc_IP2INTC_Irpt & axi_iic_0_IIC2INTC_Irpt
END

BEGIN axi_timer
 PARAMETER INSTANCE = axi_timer_0
 PARAMETER HW_VER = 1.03.a
 PARAMETER C_BASEADDR = 0x41c00000
 PARAMETER C_HIGHADDR = 0x41c0ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_100_0000MHz
 PORT Interrupt = axi_timer_0_Interrupt
END

BEGIN axi_gpio
 PARAMETER INSTANCE = axi_gpio_0
 PARAMETER HW_VER = 1.01.b
 PARAMETER C_INTERRUPT_PRESENT = 1
 PARAMETER C_GPIO_WIDTH = 3
 PARAMETER C_BASEADDR = 0x40000000
 PARAMETER C_HIGHADDR = 0x4000ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_100_0000MHz
 PORT GPIO_IO = axi_gpio_0_GPIO_IO
 PORT IP2INTC_Irpt = axi_gpio_0_IP2INTC_Irpt
END

BEGIN axi_iic
 PARAMETER INSTANCE = axi_iic_0
 PARAMETER HW_VER = 1.02.a
 PARAMETER C_BASEADDR = 0x40800000
 PARAMETER C_HIGHADDR = 0x4080ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_100_0000MHz
 PORT Gpo = axi_iic_0_Gpo
 PORT Sda = axi_iic_0_Sda
 PORT Scl = axi_iic_0_Scl
 PORT IIC2INTC_Irpt = axi_iic_0_IIC2INTC_Irpt
END

BEGIN axi_spi
 PARAMETER INSTANCE = axi_spi_adc
 PARAMETER HW_VER = 1.02.a
 PARAMETER C_BASEADDR = 0x40a00000
 PARAMETER C_HIGHADDR = 0x40a0ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_100_0000MHz
 PORT SCK = axi_spi_adc_SCK
 PORT MISO = axi_spi_adc_MISO
 PORT MOSI = axi_spi_adc_MOSI
 PORT SS = axi_spi_adc_SS
 PORT SPISEL = net_gnd
 PORT IP2INTC_Irpt = axi_spi_adc_IP2INTC_Irpt
END

BEGIN axi_spi
 PARAMETER INSTANCE = axi_spi_pga
 PARAMETER HW_VER = 1.02.a
 PARAMETER C_NUM_SS_BITS = 2
 PARAMETER C_BASEADDR = 0x40a40000
 PARAMETER C_HIGHADDR = 0x40a4ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_100_0000MHz
 PORT SPISEL = axi_spi_pga_SPISEL
 PORT SCK = axi_spi_pga_SCK
 PORT MISO = axi_spi_pga_MISO
 PORT MOSI = axi_spi_pga_MOSI
 PORT SS = axi_spi_pga_SS
 PORT IP2INTC_Irpt = axi_spi_pga_IP2INTC_Irpt
END

BEGIN axi_ethernetlite
 PARAMETER INSTANCE = axi_ethernetlite_0
 PARAMETER HW_VER = 1.01.b
 PARAMETER C_BASEADDR = 0x40e00000
 PARAMETER C_HIGHADDR = 0x40e0ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_100_0000MHz
 PORT PHY_tx_clk = axi_ethernetlite_0_PHY_tx_clk
 PORT PHY_rx_clk = axi_ethernetlite_0_PHY_rx_clk
 PORT PHY_crs = axi_ethernetlite_0_PHY_crs
 PORT PHY_dv = axi_ethernetlite_0_PHY_dv
 PORT PHY_rx_data = axi_ethernetlite_0_PHY_rx_data
 PORT PHY_col = axi_ethernetlite_0_PHY_col
 PORT PHY_rx_er = axi_ethernetlite_0_PHY_rx_er
 PORT PHY_rst_n = axi_ethernetlite_0_PHY_rst_n
 PORT PHY_tx_en = axi_ethernetlite_0_PHY_tx_en
 PORT PHY_tx_data = axi_ethernetlite_0_PHY_tx_data
 PORT PHY_MDC = axi_ethernetlite_0_PHY_MDC
 PORT PHY_MDIO = axi_ethernetlite_0_PHY_MDIO
 PORT PHY_MDIO_I = axi_spi_adc_SPISEL
 PORT IP2INTC_Irpt = axi_ethernetlite_0_IP2INTC_Irpt
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = microblaze_0_i_bram_1_ctrl
 PARAMETER HW_VER = 3.10.c
 PARAMETER C_BASEADDR = 0x01000000
 PARAMETER C_HIGHADDR = 0x0100FFFF
 BUS_INTERFACE SLMB = microblaze_0_ilmb
 BUS_INTERFACE BRAM_PORT = microblaze_0_i_bram_1_ctrl_BRAM_PORT
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = microblaze_0_d_bram_1_ctrl
 PARAMETER HW_VER = 3.10.c
 PARAMETER C_BASEADDR = 0x01000000
 PARAMETER C_HIGHADDR = 0x0100FFFF
 BUS_INTERFACE SLMB = microblaze_0_dlmb
 BUS_INTERFACE BRAM_PORT = microblaze_0_d_bram_1_ctrl_BRAM_PORT
END

BEGIN bram_block
 PARAMETER INSTANCE = microblaze_0_bram_block_0
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = microblaze_0_i_bram_1_ctrl_BRAM_PORT
 BUS_INTERFACE PORTB = microblaze_0_d_bram_1_ctrl_BRAM_PORT
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = microblaze_0_i_bram_2_ctrl
 PARAMETER HW_VER = 3.10.c
 PARAMETER C_BASEADDR = 0x02000000
 PARAMETER C_HIGHADDR = 0x0200FFFF
 BUS_INTERFACE SLMB = microblaze_0_ilmb
 BUS_INTERFACE BRAM_PORT = microblaze_0_i_bram_2_ctrl_BRAM_PORT
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = microblaze_0_d_bram_2_ctrl
 PARAMETER HW_VER = 3.10.c
 PARAMETER C_BASEADDR = 0x02000000
 PARAMETER C_HIGHADDR = 0x0200FFFF
 BUS_INTERFACE SLMB = microblaze_0_dlmb
 BUS_INTERFACE BRAM_PORT = microblaze_0_d_bram_2_ctrl_BRAM_PORT
END

BEGIN bram_block
 PARAMETER INSTANCE = microblaze_0_bram_block_1
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = microblaze_0_i_bram_2_ctrl_BRAM_PORT
 BUS_INTERFACE PORTB = microblaze_0_d_bram_2_ctrl_BRAM_PORT
END

