
# ğŸ› ï¸ Learning Log & Engineering Notes

## Week 2: Arithmetic Logic Unit (ALU) Design
**Date:** 2024-01-xx

### ğŸ¯ Objectives
Design a 32-bit ALU supporting basic RISC-V arithmetic and logical operations.

### ğŸ’¡ Implementation Details
- Used `typedef enum` to define operation codes for better readability.
- Implemented `ALU_SLT` (Set Less Than) using signed comparison `$signed()`.
- **Challenge**: Initially, the subtraction logic had a bug where the `zero` flag wasn't updating correctly.
- **Solution**: Fixed the combinational logic path and verified with `tb_alu.sv`.

### ğŸ“¸ Waveform Verification
*(åœ¨è¿™é‡Œæ’å…¥ä½ åˆšæ‰ ALU ä»¿çœŸæˆåŠŸçš„æ³¢å½¢æˆªå›¾ï¼Œå›¾ç‰‡æ”¾åœ¨ docs/images ç›®å½•ä¸‹)*
![ALU Waveform](images/alu_waveform_20240105.png)

### ğŸ“š Key Takeaways
- SystemVerilog's `always_comb` prevents latch inference effectively.
- Separation of Data Path and Control logic makes debugging easier.