commit 6f15b178cd6315c997981f76c6ebed7ad39144c5
Author: Shubhrajyoti Datta <shubhrajyoti.datta@amd.com>
Date:   Thu Oct 5 15:42:42 2023 +0530

    EDAC/versal: Add a Xilinx Versal memory controller driver
    
    Add a EDAC driver for the RAS capabilities on the Xilinx integrated DDR
    Memory Controllers (DDRMCs) which support both DDR4 and LPDDR4/4X memory
    interfaces. It has four programmable Network-on-Chip (NoC) interface
    ports and is designed to handle multiple streams of traffic. The driver
    reports correctable and uncorrectable errors, and also creates debugfs
    entries for testing through error injection.
    
      [ bp:
       - Add a pointer to the documentation about the register unlock code.
       - Squash in a fix for a Smatch static checker issue as reported by
         Dan Carpenter:
         https://lore.kernel.org/r/a4db6f93-8e5f-4d55-a7b8-b5a987d48a58@moroto.mountain
      ]
    
    Co-developed-by: Sai Krishna Potthuri <sai.krishna.potthuri@amd.com>
    Signed-off-by: Sai Krishna Potthuri <sai.krishna.potthuri@amd.com>
    Signed-off-by: Shubhrajyoti Datta <shubhrajyoti.datta@amd.com>
    Signed-off-by: Borislav Petkov (AMD) <bp@alien8.de>
    Link: https://lore.kernel.org/r/20231005101242.14621-3-shubhrajyoti.datta@amd.com

diff --git a/include/linux/firmware/xlnx-zynqmp.h b/include/linux/firmware/xlnx-zynqmp.h
index e8b12ec8b060..d1ea3898564c 100644
--- a/include/linux/firmware/xlnx-zynqmp.h
+++ b/include/linux/firmware/xlnx-zynqmp.h
@@ -100,6 +100,18 @@
 #define SD_ITAPDLY	0xFF180314
 #define SD_OTAPDLYSEL	0xFF180318
 
+/**
+ * XPM_EVENT_ERROR_MASK_DDRMC_CR: Error event mask for DDRMC MC Correctable ECC Error.
+ */
+#define XPM_EVENT_ERROR_MASK_DDRMC_CR		BIT(18)
+
+/**
+ * XPM_EVENT_ERROR_MASK_DDRMC_NCR: Error event mask for DDRMC MC Non-Correctable ECC Error.
+ */
+#define XPM_EVENT_ERROR_MASK_DDRMC_NCR		BIT(19)
+#define XPM_EVENT_ERROR_MASK_NOC_NCR		BIT(13)
+#define XPM_EVENT_ERROR_MASK_NOC_CR		BIT(12)
+
 enum pm_api_cb_id {
 	PM_INIT_SUSPEND_CB = 30,
 	PM_ACKNOWLEDGE_CB = 31,