{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1685035317915 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685035317920 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 25 20:21:57 2023 " "Processing started: Thu May 25 20:21:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685035317920 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035317920 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab1Demo -c Lab1Demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab1Demo -c Lab1Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035317920 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1685035318308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/objects_mux_all.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/objects_mux_all.sv" { { "Info" "ISGN_ENTITY_NAME" "1 objects_mux_all " "Found entity 1: objects_mux_all" {  } { { "RTL/VGA/objects_mux_all.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/objects_mux_all.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685035325482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035325482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/VGA_Controller.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685035325484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035325484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/valx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/valx.v" { { "Info" "ISGN_ENTITY_NAME" "1 valX " "Found entity 1: valX" {  } { { "RTL/VGA/valX.v" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/valX.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685035325485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035325485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboardx/top_kbd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboardx/top_kbd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_KBD " "Found entity 1: TOP_KBD" {  } { { "RTL/KEYBOARDX/TOP_KBD.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/KEYBOARDX/TOP_KBD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685035325486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035325486 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lpf.sv(42) " "Verilog HDL information at lpf.sv(42): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/KEYBOARDX/lpf.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/KEYBOARDX/lpf.sv" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1685035325486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboardx/lpf.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboardx/lpf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lpf " "Found entity 1: lpf" {  } { { "RTL/KEYBOARDX/lpf.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/KEYBOARDX/lpf.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685035325487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035325487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboardx/keypad_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboardx/keypad_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keyPad_decoder " "Found entity 1: keyPad_decoder" {  } { { "RTL/KEYBOARDX/keyPad_decoder.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/KEYBOARDX/keyPad_decoder.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685035325488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035325488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboardx/kbdintf.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboardx/kbdintf.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 KBDINTF " "Found entity 1: KBDINTF" {  } { { "RTL/KEYBOARDX/KBDINTF.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/KEYBOARDX/KBDINTF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685035325488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035325488 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "byterec.sv(68) " "Verilog HDL information at byterec.sv(68): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/KEYBOARDX/byterec.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/KEYBOARDX/byterec.sv" 68 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1685035325489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboardx/byterec.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboardx/byterec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 byterec " "Found entity 1: byterec" {  } { { "RTL/KEYBOARDX/byterec.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/KEYBOARDX/byterec.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685035325489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035325489 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bitrec.sv(54) " "Verilog HDL information at bitrec.sv(54): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/KEYBOARDX/bitrec.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/KEYBOARDX/bitrec.sv" 54 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1685035325490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboardx/bitrec.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboardx/bitrec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bitrec " "Found entity 1: bitrec" {  } { { "RTL/KEYBOARDX/bitrec.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/KEYBOARDX/bitrec.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685035325490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035325490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboardx/simple_up_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboardx/simple_up_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simple_up_counter " "Found entity 1: simple_up_counter" {  } { { "RTL/KEYBOARDX/simple_up_counter.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/KEYBOARDX/simple_up_counter.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685035325491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035325491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboardx/random.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboardx/random.sv" { { "Info" "ISGN_ENTITY_NAME" "1 random " "Found entity 1: random" {  } { { "RTL/KEYBOARDX/random.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/KEYBOARDX/random.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685035325492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035325492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/seg7/seg7.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/seg7/seg7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7 " "Found entity 1: SEG7" {  } { { "RTL/Seg7/SEG7.SV" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/Seg7/SEG7.SV" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685035325493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035325493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/top_audio.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/top_audio.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_AUDIO " "Found entity 1: TOP_AUDIO" {  } { { "RTL/AUDIO/TOP_AUDIO.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/TOP_AUDIO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685035325494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035325494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/sintable.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/sintable.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sintable " "Found entity 1: sintable" {  } { { "RTL/AUDIO/SinTable.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/SinTable.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685035325495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035325495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/addr_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/addr_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addr_counter " "Found entity 1: addr_counter" {  } { { "RTL/AUDIO/addr_counter.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/addr_counter.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685035325496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035325496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/prescaler.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/prescaler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 prescaler " "Found entity 1: prescaler" {  } { { "RTL/AUDIO/prescaler.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/prescaler.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685035325497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035325497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/tonedecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/tonedecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ToneDecoder " "Found entity 1: ToneDecoder" {  } { { "RTL/AUDIO/ToneDecoder.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/ToneDecoder.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685035325498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035325498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/audio.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/audio.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO " "Found entity 1: AUDIO" {  } { { "RTL/AUDIO/AUDIO.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/AUDIO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685035325498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035325498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/audio_codec_controller/i2c.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/audio_codec_controller/i2c.sv" { { "Info" "ISGN_ENTITY_NAME" "1 i2c " "Found entity 1: i2c" {  } { { "RTL/AUDIO/audio_codec_controller/i2c.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/audio_codec_controller/i2c.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685035325499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035325499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/audio_codec_controller/dualserial2parallel.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/audio_codec_controller/dualserial2parallel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DualSerial2parallel " "Found entity 1: DualSerial2parallel" {  } { { "RTL/AUDIO/audio_codec_controller/DualSerial2parallel.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/audio_codec_controller/DualSerial2parallel.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685035325500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035325500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/audio_codec_controller/clock_500.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/audio_codec_controller/clock_500.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_500 " "Found entity 1: CLOCK_500" {  } { { "RTL/AUDIO/audio_codec_controller/clock_500.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/audio_codec_controller/clock_500.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685035325501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035325501 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "audio_codec_controller.sv(67) " "Verilog HDL Module Instantiation warning at audio_codec_controller.sv(67): ignored dangling comma in List of Port Connections" {  } { { "RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" 67 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1685035325502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/audio_codec_controller/audio_codec_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/audio_codec_controller/audio_codec_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_codec_controller " "Found entity 1: audio_codec_controller" {  } { { "RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685035325502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035325502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "number_position.v 1 1 " "Found 1 design units, including 1 entities, in source file number_position.v" { { "Info" "ISGN_ENTITY_NAME" "1 Number_position " "Found entity 1: Number_position" {  } { { "Number_position.v" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/Number_position.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685035325503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035325503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_31p5.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_31p5.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLK_31P5 " "Found entity 1: CLK_31P5" {  } { { "CLK_31P5.v" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/CLK_31P5.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685035325504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035325504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_31p5/clk_31p5_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_31p5/clk_31p5_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLK_31P5_0002 " "Found entity 1: CLK_31P5_0002" {  } { { "CLK_31P5/CLK_31P5_0002.v" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/CLK_31P5/CLK_31P5_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685035325505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035325505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/game_controller_all.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/game_controller_all.sv" { { "Info" "ISGN_ENTITY_NAME" "1 game_controller_all " "Found entity 1: game_controller_all" {  } { { "RTL/VGA/game_controller_all.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/game_controller_all.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685035325507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035325507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/top_vga_demo_kbd_moving_harts.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/top_vga_demo_kbd_moving_harts.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_VGA_DEMO_KBD_MOVING_HARTS " "Found entity 1: TOP_VGA_DEMO_KBD_MOVING_HARTS" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685035325507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035325507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/object_table.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/object_table.sv" { { "Info" "ISGN_ENTITY_NAME" "1 object_table " "Found entity 1: object_table" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685035325509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035325509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/collision_detector.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/collision_detector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 collision_detector " "Found entity 1: collision_detector" {  } { { "RTL/VGA/collision_detector.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/collision_detector.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685035325511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035325511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/sprite_storage.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/sprite_storage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_storage " "Found entity 1: sprite_storage" {  } { { "RTL/VGA/sprite_storage.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/sprite_storage.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685035325529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035325529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/player_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/player_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 player_controller " "Found entity 1: player_controller" {  } { { "RTL/VGA/player_controller.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/player_controller.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685035325531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035325531 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sprite_storage_debug.sv(23) " "Verilog HDL information at sprite_storage_debug.sv(23): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/VGA/sprite_storage_debug.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/sprite_storage_debug.sv" 23 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1685035325534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/sprite_storage_debug.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/sprite_storage_debug.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_storage_debug " "Found entity 1: sprite_storage_debug" {  } { { "RTL/VGA/sprite_storage_debug.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/sprite_storage_debug.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685035325535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035325535 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "background_controller.sv(29) " "Verilog HDL information at background_controller.sv(29): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/VGA/background_controller.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/background_controller.sv" 29 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1685035325537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/background_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/background_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 background_controller " "Found entity 1: background_controller" {  } { { "RTL/VGA/background_controller.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/background_controller.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685035325537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035325537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/ai_car_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/ai_car_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ai_car_controller " "Found entity 1: ai_car_controller" {  } { { "RTL/VGA/ai_car_controller.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/ai_car_controller.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685035325539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035325539 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nor_code byterec.sv(35) " "Verilog HDL Implicit Net warning at byterec.sv(35): created implicit net for \"nor_code\"" {  } { { "RTL/KEYBOARDX/byterec.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/KEYBOARDX/byterec.sv" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685035325540 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ext_code byterec.sv(36) " "Verilog HDL Implicit Net warning at byterec.sv(36): created implicit net for \"ext_code\"" {  } { { "RTL/KEYBOARDX/byterec.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/KEYBOARDX/byterec.sv" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685035325540 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rel_code byterec.sv(37) " "Verilog HDL Implicit Net warning at byterec.sv(37): created implicit net for \"rel_code\"" {  } { { "RTL/KEYBOARDX/byterec.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/KEYBOARDX/byterec.sv" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685035325540 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLOCK_500_ena audio_codec_controller.sv(61) " "Verilog HDL Implicit Net warning at audio_codec_controller.sv(61): created implicit net for \"CLOCK_500_ena\"" {  } { { "RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685035325540 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLOCK_SDAT_ena audio_codec_controller.sv(63) " "Verilog HDL Implicit Net warning at audio_codec_controller.sv(63): created implicit net for \"CLOCK_SDAT_ena\"" {  } { { "RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685035325540 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "sprite_storage.sv(208) " "Verilog HDL Instantiation warning at sprite_storage.sv(208): instance has no name" {  } { { "RTL/VGA/sprite_storage.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/sprite_storage.sv" 208 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1685035325596 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "sprite_storage.sv(219) " "Verilog HDL Instantiation warning at sprite_storage.sv(219): instance has no name" {  } { { "RTL/VGA/sprite_storage.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/sprite_storage.sv" 219 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1685035325597 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "sprite_storage.sv(231) " "Verilog HDL Instantiation warning at sprite_storage.sv(231): instance has no name" {  } { { "RTL/VGA/sprite_storage.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/sprite_storage.sv" 231 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1685035325597 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP_VGA_DEMO_KBD_MOVING_HARTS " "Elaborating entity \"TOP_VGA_DEMO_KBD_MOVING_HARTS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1685035325681 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "LPM_FILE RTL/VGA_BG.mif " "Can't find a definition for parameter LPM_FILE -- assuming RTL/VGA_BG.mif was intended to be a quoted string" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Analysis & Synthesis" 0 -1 1685035325684 ""}
{ "Warning" "WGDFX_UNDECLARED_PARAMETER" "ON " "Undeclared parameter ON" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 275004 "Undeclared parameter %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035325684 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "AUTO_CARRY_CHAINS ON " "Can't find a definition for parameter AUTO_CARRY_CHAINS -- assuming ON was intended to be a quoted string" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Analysis & Synthesis" 0 -1 1685035325684 ""}
{ "Warning" "WGDFX_UNDECLARED_PARAMETER" "ON " "Undeclared parameter ON" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 275004 "Undeclared parameter %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035325684 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "AUTO_CASCADE_CHAINS ON " "Can't find a definition for parameter AUTO_CASCADE_CHAINS -- assuming ON was intended to be a quoted string" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Analysis & Synthesis" 0 -1 1685035325684 ""}
{ "Warning" "WGDFX_UNDECLARED_PARAMETER" "OFF " "Undeclared parameter OFF" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 275004 "Undeclared parameter %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035325684 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "IGNORE_CARRY_BUFFERS OFF " "Can't find a definition for parameter IGNORE_CARRY_BUFFERS -- assuming OFF was intended to be a quoted string" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Analysis & Synthesis" 0 -1 1685035325684 ""}
{ "Warning" "WGDFX_UNDECLARED_PARAMETER" "OFF " "Undeclared parameter OFF" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 275004 "Undeclared parameter %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035325684 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "IGNORE_CASCADE_BUFFERS OFF " "Can't find a definition for parameter IGNORE_CASCADE_BUFFERS -- assuming OFF was intended to be a quoted string" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Analysis & Synthesis" 0 -1 1685035325684 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "player_controller inst9 " "Block or symbol \"player_controller\" of instance \"inst9\" overlaps another block or symbol" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 784 -3128 -2808 928 "inst9" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1685035325686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUDIO AUDIO:inst18 " "Elaborating entity \"AUDIO\" for hierarchy \"AUDIO:inst18\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "inst18" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1472 -1528 -1304 1600 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685035325696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_codec_controller AUDIO:inst18\|audio_codec_controller:inst " "Elaborating entity \"audio_codec_controller\" for hierarchy \"AUDIO:inst18\|audio_codec_controller:inst\"" {  } { { "RTL/AUDIO/AUDIO.bdf" "inst" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/AUDIO.bdf" { { 128 1760 2016 304 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685035325697 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 audio_codec_controller.sv(69) " "Verilog HDL assignment warning at audio_codec_controller.sv(69): truncated value with size 32 to match size of target (1)" {  } { { "RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685035325697 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|AUDIO:inst18|audio_codec_controller:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCK_500 AUDIO:inst18\|audio_codec_controller:inst\|CLOCK_500:CLOCK_500_inst " "Elaborating entity \"CLOCK_500\" for hierarchy \"AUDIO:inst18\|audio_codec_controller:inst\|CLOCK_500:CLOCK_500_inst\"" {  } { { "RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" "CLOCK_500_inst" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685035325698 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 clock_500.sv(94) " "Verilog HDL assignment warning at clock_500.sv(94): truncated value with size 32 to match size of target (11)" {  } { { "RTL/AUDIO/audio_codec_controller/clock_500.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/audio_codec_controller/clock_500.sv" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685035325700 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 clock_500.sv(97) " "Verilog HDL assignment warning at clock_500.sv(97): truncated value with size 32 to match size of target (1)" {  } { { "RTL/AUDIO/audio_codec_controller/clock_500.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/audio_codec_controller/clock_500.sv" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685035325700 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 clock_500.sv(98) " "Verilog HDL assignment warning at clock_500.sv(98): truncated value with size 32 to match size of target (1)" {  } { { "RTL/AUDIO/audio_codec_controller/clock_500.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/audio_codec_controller/clock_500.sv" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685035325700 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 clock_500.sv(132) " "Verilog HDL assignment warning at clock_500.sv(132): truncated value with size 32 to match size of target (6)" {  } { { "RTL/AUDIO/audio_codec_controller/clock_500.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/audio_codec_controller/clock_500.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685035325700 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM\[11\] 0 clock_500.sv(67) " "Net \"ROM\[11\]\" at clock_500.sv(67) has no driver or initial value, using a default initial value '0'" {  } { { "RTL/AUDIO/audio_codec_controller/clock_500.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/audio_codec_controller/clock_500.sv" 67 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685035325700 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c AUDIO:inst18\|audio_codec_controller:inst\|i2c:i2c_inst " "Elaborating entity \"i2c\" for hierarchy \"AUDIO:inst18\|audio_codec_controller:inst\|i2c:i2c_inst\"" {  } { { "RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" "i2c_inst" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685035325701 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ACK i2c.sv(71) " "Verilog HDL or VHDL warning at i2c.sv(71): object \"ACK\" assigned a value but never read" {  } { { "RTL/AUDIO/audio_codec_controller/i2c.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/audio_codec_controller/i2c.sv" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685035325702 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|AUDIO:inst18|audio_codec_controller:inst|i2c:i2c_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i i2c.sv(73) " "Verilog HDL or VHDL warning at i2c.sv(73): object \"i\" assigned a value but never read" {  } { { "RTL/AUDIO/audio_codec_controller/i2c.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/audio_codec_controller/i2c.sv" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685035325702 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|AUDIO:inst18|audio_codec_controller:inst|i2c:i2c_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "I2C_clk_1 i2c.sv(85) " "Verilog HDL warning at i2c.sv(85): object I2C_clk_1 used but never assigned" {  } { { "RTL/AUDIO/audio_codec_controller/i2c.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/audio_codec_controller/i2c.sv" 85 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1685035325702 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|AUDIO:inst18|audio_codec_controller:inst|i2c:i2c_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "I2C_clk_0_clk i2c.sv(86) " "Verilog HDL warning at i2c.sv(86): object I2C_clk_0_clk used but never assigned" {  } { { "RTL/AUDIO/audio_codec_controller/i2c.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/audio_codec_controller/i2c.sv" 86 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1685035325702 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|AUDIO:inst18|audio_codec_controller:inst|i2c:i2c_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FPGA_I2C_SCLK_clk i2c.sv(87) " "Verilog HDL or VHDL warning at i2c.sv(87): object \"FPGA_I2C_SCLK_clk\" assigned a value but never read" {  } { { "RTL/AUDIO/audio_codec_controller/i2c.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/audio_codec_controller/i2c.sv" 87 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685035325702 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|AUDIO:inst18|audio_codec_controller:inst|i2c:i2c_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 i2c.sv(119) " "Verilog HDL assignment warning at i2c.sv(119): truncated value with size 32 to match size of target (6)" {  } { { "RTL/AUDIO/audio_codec_controller/i2c.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/audio_codec_controller/i2c.sv" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685035325702 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|AUDIO:inst18|audio_codec_controller:inst|i2c:i2c_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK i2c.sv(52) " "Output port \"I2C_SCLK\" at i2c.sv(52) has no driver" {  } { { "RTL/AUDIO/audio_codec_controller/i2c.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/audio_codec_controller/i2c.sv" 52 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1685035325702 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|AUDIO:inst18|audio_codec_controller:inst|i2c:i2c_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DualSerial2parallel AUDIO:inst18\|audio_codec_controller:inst\|DualSerial2parallel:DualSerial2parallel_inst " "Elaborating entity \"DualSerial2parallel\" for hierarchy \"AUDIO:inst18\|audio_codec_controller:inst\|DualSerial2parallel:DualSerial2parallel_inst\"" {  } { { "RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" "DualSerial2parallel_inst" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685035325703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sintable AUDIO:inst18\|sintable:inst1 " "Elaborating entity \"sintable\" for hierarchy \"AUDIO:inst18\|sintable:inst1\"" {  } { { "RTL/AUDIO/AUDIO.bdf" "inst1" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/AUDIO.bdf" { { 104 536 784 216 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685035325705 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2048 2040 SinTable.sv(24) " "Verilog HDL assignment warning at SinTable.sv(24): truncated value with size 2048 to match size of target (2040)" {  } { { "RTL/AUDIO/SinTable.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/SinTable.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685035325706 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|AUDIO:inst18|sintable:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_counter AUDIO:inst18\|addr_counter:inst9 " "Elaborating entity \"addr_counter\" for hierarchy \"AUDIO:inst18\|addr_counter:inst9\"" {  } { { "RTL/AUDIO/AUDIO.bdf" "inst9" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/AUDIO.bdf" { { 448 968 1200 560 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685035325707 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 addr_counter.sv(32) " "Verilog HDL assignment warning at addr_counter.sv(32): truncated value with size 32 to match size of target (8)" {  } { { "RTL/AUDIO/addr_counter.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/addr_counter.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685035325708 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|AUDIO:inst18|addr_counter:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prescaler AUDIO:inst18\|prescaler:inst3 " "Elaborating entity \"prescaler\" for hierarchy \"AUDIO:inst18\|prescaler:inst3\"" {  } { { "RTL/AUDIO/AUDIO.bdf" "inst3" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/AUDIO.bdf" { { 496 632 872 608 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685035325709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ToneDecoder AUDIO:inst18\|ToneDecoder:inst4 " "Elaborating entity \"ToneDecoder\" for hierarchy \"AUDIO:inst18\|ToneDecoder:inst4\"" {  } { { "RTL/AUDIO/AUDIO.bdf" "inst4" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/AUDIO.bdf" { { 520 280 496 600 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685035325710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_31P5 CLK_31P5:inst7 " "Elaborating entity \"CLK_31P5\" for hierarchy \"CLK_31P5:inst7\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "inst7" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1448 -2080 -1920 1592 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685035325711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_31P5_0002 CLK_31P5:inst7\|CLK_31P5_0002:clk_31p5_inst " "Elaborating entity \"CLK_31P5_0002\" for hierarchy \"CLK_31P5:inst7\|CLK_31P5_0002:clk_31p5_inst\"" {  } { { "CLK_31P5.v" "clk_31p5_inst" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/CLK_31P5.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685035325712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll CLK_31P5:inst7\|CLK_31P5_0002:clk_31p5_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"CLK_31P5:inst7\|CLK_31P5_0002:clk_31p5_inst\|altera_pll:altera_pll_i\"" {  } { { "CLK_31P5/CLK_31P5_0002.v" "altera_pll_i" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/CLK_31P5/CLK_31P5_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685035325732 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1685035325734 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CLK_31P5:inst7\|CLK_31P5_0002:clk_31p5_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"CLK_31P5:inst7\|CLK_31P5_0002:clk_31p5_inst\|altera_pll:altera_pll_i\"" {  } { { "CLK_31P5/CLK_31P5_0002.v" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/CLK_31P5/CLK_31P5_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685035325734 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CLK_31P5:inst7\|CLK_31P5_0002:clk_31p5_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"CLK_31P5:inst7\|CLK_31P5_0002:clk_31p5_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685035325734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685035325734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685035325734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685035325734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 31.500000 MHz " "Parameter \"output_clock_frequency0\" = \"31.500000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685035325734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685035325734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685035325734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685035325734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685035325734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685035325734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685035325734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685035325734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685035325734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685035325734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685035325734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685035325734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685035325734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685035325734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685035325734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685035325734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685035325734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685035325734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685035325734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685035325734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685035325734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685035325734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685035325734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685035325734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685035325734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685035325734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685035325734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685035325734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685035325734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685035325734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685035325734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685035325734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685035325734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685035325734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685035325734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685035325734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685035325734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685035325734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685035325734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685035325734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685035325734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685035325734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685035325734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685035325734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685035325734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685035325734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685035325734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685035325734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685035325734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685035325734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685035325734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685035325734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685035325734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685035325734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685035325734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685035325734 ""}  } { { "CLK_31P5/CLK_31P5_0002.v" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/CLK_31P5/CLK_31P5_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685035325734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TOP_KBD TOP_KBD:inst16 " "Elaborating entity \"TOP_KBD\" for hierarchy \"TOP_KBD:inst16\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "inst16" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1432 -2712 -2488 1656 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685035325736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyPad_decoder TOP_KBD:inst16\|keyPad_decoder:inst2 " "Elaborating entity \"keyPad_decoder\" for hierarchy \"TOP_KBD:inst16\|keyPad_decoder:inst2\"" {  } { { "RTL/KEYBOARDX/TOP_KBD.bdf" "inst2" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/KEYBOARDX/TOP_KBD.bdf" { { 480 216 448 720 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685035325737 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 keyPad_decoder.sv(47) " "Verilog HDL assignment warning at keyPad_decoder.sv(47): truncated value with size 32 to match size of target (4)" {  } { { "RTL/KEYBOARDX/keyPad_decoder.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/KEYBOARDX/keyPad_decoder.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685035325738 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|TOP_KBD:inst16|keyPad_decoder:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KBDINTF TOP_KBD:inst16\|KBDINTF:inst " "Elaborating entity \"KBDINTF\" for hierarchy \"TOP_KBD:inst16\|KBDINTF:inst\"" {  } { { "RTL/KEYBOARDX/TOP_KBD.bdf" "inst" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/KEYBOARDX/TOP_KBD.bdf" { { 280 584 784 408 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685035325739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "byterec TOP_KBD:inst16\|KBDINTF:inst\|byterec:inst3 " "Elaborating entity \"byterec\" for hierarchy \"TOP_KBD:inst16\|KBDINTF:inst\|byterec:inst3\"" {  } { { "RTL/KEYBOARDX/KBDINTF.bdf" "inst3" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/KEYBOARDX/KBDINTF.bdf" { { 48 896 1088 160 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685035325740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitrec TOP_KBD:inst16\|KBDINTF:inst\|bitrec:inst4 " "Elaborating entity \"bitrec\" for hierarchy \"TOP_KBD:inst16\|KBDINTF:inst\|bitrec:inst4\"" {  } { { "RTL/KEYBOARDX/KBDINTF.bdf" "inst4" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/KEYBOARDX/KBDINTF.bdf" { { 136 536 704 248 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685035325742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpf TOP_KBD:inst16\|KBDINTF:inst\|lpf:inst5 " "Elaborating entity \"lpf\" for hierarchy \"TOP_KBD:inst16\|KBDINTF:inst\|lpf:inst5\"" {  } { { "RTL/KEYBOARDX/KBDINTF.bdf" "inst5" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/KEYBOARDX/KBDINTF.bdf" { { 136 304 456 248 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685035325743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7 SEG7:inst10 " "Elaborating entity \"SEG7\" for hierarchy \"SEG7:inst10\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "inst10" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1520 -1264 -1080 1600 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685035325745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:inst " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:inst\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "inst" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1000 -1664 -1456 1144 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685035325746 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_Controller.sv(61) " "Verilog HDL assignment warning at VGA_Controller.sv(61): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/VGA_Controller.sv" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685035325747 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|VGA_Controller:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_Controller.sv(62) " "Verilog HDL assignment warning at VGA_Controller.sv(62): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/VGA_Controller.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685035325747 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|VGA_Controller:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 VGA_Controller.sv(64) " "Verilog HDL assignment warning at VGA_Controller.sv(64): truncated value with size 32 to match size of target (19)" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/VGA_Controller.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685035325747 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|VGA_Controller:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 1 VGA_Controller.sv(74) " "Verilog HDL assignment warning at VGA_Controller.sv(74): truncated value with size 11 to match size of target (1)" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/VGA_Controller.sv" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685035325747 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|VGA_Controller:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_storage sprite_storage:inst13 " "Elaborating entity \"sprite_storage\" for hierarchy \"sprite_storage:inst13\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "inst13" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 912 -2040 -1784 1056 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685035325747 ""}
{ "Warning" "WVRFX_VERI_LONG_VEC_WARNING" "16 sprite_storage.sv(17) " "Verilog HDL Declaration warning at sprite_storage.sv(17): vector has more than 2**16 bits" {  } { { "RTL/VGA/sprite_storage.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/sprite_storage.sv" 17 0 0 } }  } 0 10202 "Verilog HDL Declaration warning at %2!s!: vector has more than 2**%1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1685035325751 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|sprite_storage:inst13"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_pos sprite_storage.sv(191) " "Verilog HDL or VHDL warning at sprite_storage.sv(191): object \"y_pos\" assigned a value but never read" {  } { { "RTL/VGA/sprite_storage.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/sprite_storage.sv" 191 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685035325836 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|sprite_storage:inst13"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "should_draw_3 sprite_storage.sv(196) " "Verilog HDL or VHDL warning at sprite_storage.sv(196): object \"should_draw_3\" assigned a value but never read" {  } { { "RTL/VGA/sprite_storage.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/sprite_storage.sv" 196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685035325836 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|sprite_storage:inst13"}
{ "Warning" "WVRFX_VERI_LONG_VEC_WARNING" "16 sprite_storage.sv(18) " "Verilog HDL Declaration warning at sprite_storage.sv(18): vector has more than 2**16 bits" {  } { { "RTL/VGA/sprite_storage.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/sprite_storage.sv" 18 0 0 } }  } 0 10202 "Verilog HDL Declaration warning at %2!s!: vector has more than 2**%1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1685035325842 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|sprite_storage:inst13"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1685035367079 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "background " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"background\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1685035367079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collision_detector sprite_storage:inst13\|collision_detector:comb_3 " "Elaborating entity \"collision_detector\" for hierarchy \"sprite_storage:inst13\|collision_detector:comb_3\"" {  } { { "RTL/VGA/sprite_storage.sv" "comb_3" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/sprite_storage.sv" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685035367382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "object_table object_table:inst1 " "Elaborating entity \"object_table\" for hierarchy \"object_table:inst1\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "inst1" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 792 -2488 -2168 1000 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685035367385 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "current_x object_table.sv(50) " "Verilog HDL or VHDL warning at object_table.sv(50): object \"current_x\" assigned a value but never read" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685035367397 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tmp1 object_table.sv(51) " "Verilog HDL or VHDL warning at object_table.sv(51): object \"tmp1\" assigned a value but never read" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685035367397 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tmp2 object_table.sv(52) " "Verilog HDL or VHDL warning at object_table.sv(52): object \"tmp2\" assigned a value but never read" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685035367397 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tmp3 object_table.sv(53) " "Verilog HDL or VHDL warning at object_table.sv(53): object \"tmp3\" assigned a value but never read" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685035367397 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "img_id object_table.sv(56) " "Verilog HDL Always Construct warning at object_table.sv(56): inferring latch(es) for variable \"img_id\", which holds its previous value in one or more paths through the always construct" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1685035367397 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x_offset object_table.sv(56) " "Verilog HDL Always Construct warning at object_table.sv(56): inferring latch(es) for variable \"x_offset\", which holds its previous value in one or more paths through the always construct" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1685035367397 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y_offset object_table.sv(56) " "Verilog HDL Always Construct warning at object_table.sv(56): inferring latch(es) for variable \"y_offset\", which holds its previous value in one or more paths through the always construct" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1685035367397 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_offset\[0\] object_table.sv(56) " "Inferred latch for \"y_offset\[0\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035367397 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_offset\[1\] object_table.sv(56) " "Inferred latch for \"y_offset\[1\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035367397 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_offset\[2\] object_table.sv(56) " "Inferred latch for \"y_offset\[2\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035367397 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_offset\[3\] object_table.sv(56) " "Inferred latch for \"y_offset\[3\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035367397 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_offset\[4\] object_table.sv(56) " "Inferred latch for \"y_offset\[4\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035367397 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_offset\[5\] object_table.sv(56) " "Inferred latch for \"y_offset\[5\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035367398 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_offset\[6\] object_table.sv(56) " "Inferred latch for \"y_offset\[6\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035367398 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_offset\[7\] object_table.sv(56) " "Inferred latch for \"y_offset\[7\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035367398 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_offset\[8\] object_table.sv(56) " "Inferred latch for \"y_offset\[8\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035367398 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_offset\[9\] object_table.sv(56) " "Inferred latch for \"y_offset\[9\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035367398 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_offset\[10\] object_table.sv(56) " "Inferred latch for \"y_offset\[10\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035367398 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_offset\[11\] object_table.sv(56) " "Inferred latch for \"y_offset\[11\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035367398 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_offset\[12\] object_table.sv(56) " "Inferred latch for \"y_offset\[12\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035367398 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_offset\[13\] object_table.sv(56) " "Inferred latch for \"y_offset\[13\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035367398 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_offset\[14\] object_table.sv(56) " "Inferred latch for \"y_offset\[14\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035367398 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_offset\[15\] object_table.sv(56) " "Inferred latch for \"y_offset\[15\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035367398 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_offset\[16\] object_table.sv(56) " "Inferred latch for \"y_offset\[16\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035367398 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_offset\[17\] object_table.sv(56) " "Inferred latch for \"y_offset\[17\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035367398 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_offset\[18\] object_table.sv(56) " "Inferred latch for \"y_offset\[18\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035367398 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_offset\[19\] object_table.sv(56) " "Inferred latch for \"y_offset\[19\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035367398 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_offset\[20\] object_table.sv(56) " "Inferred latch for \"y_offset\[20\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035367398 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_offset\[21\] object_table.sv(56) " "Inferred latch for \"y_offset\[21\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035367398 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_offset\[22\] object_table.sv(56) " "Inferred latch for \"y_offset\[22\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035367398 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_offset\[23\] object_table.sv(56) " "Inferred latch for \"y_offset\[23\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035367398 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_offset\[24\] object_table.sv(56) " "Inferred latch for \"y_offset\[24\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035367398 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_offset\[25\] object_table.sv(56) " "Inferred latch for \"y_offset\[25\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035367398 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_offset\[26\] object_table.sv(56) " "Inferred latch for \"y_offset\[26\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035367398 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_offset\[27\] object_table.sv(56) " "Inferred latch for \"y_offset\[27\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035367398 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_offset\[28\] object_table.sv(56) " "Inferred latch for \"y_offset\[28\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035367398 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_offset\[29\] object_table.sv(56) " "Inferred latch for \"y_offset\[29\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035367398 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_offset\[30\] object_table.sv(56) " "Inferred latch for \"y_offset\[30\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035367398 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_offset\[31\] object_table.sv(56) " "Inferred latch for \"y_offset\[31\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035367398 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_offset\[0\] object_table.sv(56) " "Inferred latch for \"x_offset\[0\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035367398 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_offset\[1\] object_table.sv(56) " "Inferred latch for \"x_offset\[1\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035367398 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_offset\[2\] object_table.sv(56) " "Inferred latch for \"x_offset\[2\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035367398 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_offset\[3\] object_table.sv(56) " "Inferred latch for \"x_offset\[3\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035367398 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_offset\[4\] object_table.sv(56) " "Inferred latch for \"x_offset\[4\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035367398 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_offset\[5\] object_table.sv(56) " "Inferred latch for \"x_offset\[5\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035367398 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_offset\[6\] object_table.sv(56) " "Inferred latch for \"x_offset\[6\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035367398 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_offset\[7\] object_table.sv(56) " "Inferred latch for \"x_offset\[7\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035367398 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_offset\[8\] object_table.sv(56) " "Inferred latch for \"x_offset\[8\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035367398 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_offset\[9\] object_table.sv(56) " "Inferred latch for \"x_offset\[9\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035367398 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_offset\[10\] object_table.sv(56) " "Inferred latch for \"x_offset\[10\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035367398 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_offset\[11\] object_table.sv(56) " "Inferred latch for \"x_offset\[11\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035367399 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_offset\[12\] object_table.sv(56) " "Inferred latch for \"x_offset\[12\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035367399 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_offset\[13\] object_table.sv(56) " "Inferred latch for \"x_offset\[13\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035367399 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_offset\[14\] object_table.sv(56) " "Inferred latch for \"x_offset\[14\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035367399 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_offset\[15\] object_table.sv(56) " "Inferred latch for \"x_offset\[15\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035367399 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_offset\[16\] object_table.sv(56) " "Inferred latch for \"x_offset\[16\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035367399 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_offset\[17\] object_table.sv(56) " "Inferred latch for \"x_offset\[17\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035367399 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_offset\[18\] object_table.sv(56) " "Inferred latch for \"x_offset\[18\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035367399 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_offset\[19\] object_table.sv(56) " "Inferred latch for \"x_offset\[19\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035367399 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_offset\[20\] object_table.sv(56) " "Inferred latch for \"x_offset\[20\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035367399 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_offset\[21\] object_table.sv(56) " "Inferred latch for \"x_offset\[21\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035367399 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_offset\[22\] object_table.sv(56) " "Inferred latch for \"x_offset\[22\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035367399 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_offset\[23\] object_table.sv(56) " "Inferred latch for \"x_offset\[23\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035367399 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_offset\[24\] object_table.sv(56) " "Inferred latch for \"x_offset\[24\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035367399 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_offset\[25\] object_table.sv(56) " "Inferred latch for \"x_offset\[25\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035367399 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_offset\[26\] object_table.sv(56) " "Inferred latch for \"x_offset\[26\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035367399 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_offset\[27\] object_table.sv(56) " "Inferred latch for \"x_offset\[27\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035367399 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_offset\[28\] object_table.sv(56) " "Inferred latch for \"x_offset\[28\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035367399 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_offset\[29\] object_table.sv(56) " "Inferred latch for \"x_offset\[29\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035367399 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_offset\[30\] object_table.sv(56) " "Inferred latch for \"x_offset\[30\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035367399 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_offset\[31\] object_table.sv(56) " "Inferred latch for \"x_offset\[31\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035367399 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_id\[0\] object_table.sv(56) " "Inferred latch for \"img_id\[0\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035367399 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_id\[1\] object_table.sv(56) " "Inferred latch for \"img_id\[1\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035367399 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_id\[2\] object_table.sv(56) " "Inferred latch for \"img_id\[2\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035367399 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_id\[3\] object_table.sv(56) " "Inferred latch for \"img_id\[3\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035367399 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_id\[4\] object_table.sv(56) " "Inferred latch for \"img_id\[4\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035367399 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_id\[5\] object_table.sv(56) " "Inferred latch for \"img_id\[5\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035367399 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_id\[6\] object_table.sv(56) " "Inferred latch for \"img_id\[6\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035367399 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_id\[7\] object_table.sv(56) " "Inferred latch for \"img_id\[7\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035367399 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_id\[8\] object_table.sv(56) " "Inferred latch for \"img_id\[8\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035367399 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_id\[9\] object_table.sv(56) " "Inferred latch for \"img_id\[9\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035367399 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_id\[10\] object_table.sv(56) " "Inferred latch for \"img_id\[10\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035367399 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_id\[11\] object_table.sv(56) " "Inferred latch for \"img_id\[11\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035367399 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_id\[12\] object_table.sv(56) " "Inferred latch for \"img_id\[12\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035367399 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_id\[13\] object_table.sv(56) " "Inferred latch for \"img_id\[13\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035367400 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_id\[14\] object_table.sv(56) " "Inferred latch for \"img_id\[14\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035367400 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_id\[15\] object_table.sv(56) " "Inferred latch for \"img_id\[15\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035367400 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_id\[16\] object_table.sv(56) " "Inferred latch for \"img_id\[16\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035367400 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_id\[17\] object_table.sv(56) " "Inferred latch for \"img_id\[17\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035367400 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_id\[18\] object_table.sv(56) " "Inferred latch for \"img_id\[18\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035367400 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_id\[19\] object_table.sv(56) " "Inferred latch for \"img_id\[19\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035367400 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_id\[20\] object_table.sv(56) " "Inferred latch for \"img_id\[20\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035367400 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_id\[21\] object_table.sv(56) " "Inferred latch for \"img_id\[21\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035367400 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_id\[22\] object_table.sv(56) " "Inferred latch for \"img_id\[22\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035367400 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_id\[23\] object_table.sv(56) " "Inferred latch for \"img_id\[23\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035367400 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_id\[24\] object_table.sv(56) " "Inferred latch for \"img_id\[24\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035367400 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_id\[25\] object_table.sv(56) " "Inferred latch for \"img_id\[25\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035367400 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_id\[26\] object_table.sv(56) " "Inferred latch for \"img_id\[26\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035367400 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_id\[27\] object_table.sv(56) " "Inferred latch for \"img_id\[27\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035367400 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_id\[28\] object_table.sv(56) " "Inferred latch for \"img_id\[28\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035367400 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_id\[29\] object_table.sv(56) " "Inferred latch for \"img_id\[29\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035367400 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_id\[30\] object_table.sv(56) " "Inferred latch for \"img_id\[30\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035367400 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_id\[31\] object_table.sv(56) " "Inferred latch for \"img_id\[31\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035367400 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "background_controller background_controller:inst11 " "Elaborating entity \"background_controller\" for hierarchy \"background_controller:inst11\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "inst11" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 968 -2832 -2600 1080 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685035367401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ai_car_controller ai_car_controller:inst4 " "Elaborating entity \"ai_car_controller\" for hierarchy \"ai_car_controller:inst4\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "inst4" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 920 -3344 -3040 1064 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685035367402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random random:inst12 " "Elaborating entity \"random\" for hierarchy \"random:inst12\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "inst12" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 584 -3568 -3352 696 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685035367404 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random.sv(22) " "Verilog HDL assignment warning at random.sv(22): truncated value with size 32 to match size of target (11)" {  } { { "RTL/KEYBOARDX/random.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/KEYBOARDX/random.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685035367404 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|random:inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random.sv(23) " "Verilog HDL assignment warning at random.sv(23): truncated value with size 32 to match size of target (11)" {  } { { "RTL/KEYBOARDX/random.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/KEYBOARDX/random.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685035367404 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|random:inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random.sv(28) " "Verilog HDL assignment warning at random.sv(28): truncated value with size 32 to match size of target (11)" {  } { { "RTL/KEYBOARDX/random.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/KEYBOARDX/random.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685035367404 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|random:inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random.sv(30) " "Verilog HDL assignment warning at random.sv(30): truncated value with size 32 to match size of target (11)" {  } { { "RTL/KEYBOARDX/random.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/KEYBOARDX/random.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685035367404 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|random:inst12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "player_controller player_controller:inst9 " "Elaborating entity \"player_controller\" for hierarchy \"player_controller:inst9\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "inst9" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 784 -3128 -2808 928 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685035367405 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "death_animation " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"death_animation\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1685035367406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_controller_all game_controller_all:inst2 " "Elaborating entity \"game_controller_all\" for hierarchy \"game_controller_all:inst2\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "inst2" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1104 -3504 -3264 1216 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685035367407 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 game_controller_all.sv(33) " "Verilog HDL assignment warning at game_controller_all.sv(33): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/game_controller_all.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/game_controller_all.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685035367408 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|game_controller_all:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 game_controller_all.sv(34) " "Verilog HDL assignment warning at game_controller_all.sv(34): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/game_controller_all.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/game_controller_all.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685035367408 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|game_controller_all:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "objects_mux_all objects_mux_all:inst20 " "Elaborating entity \"objects_mux_all\" for hierarchy \"objects_mux_all:inst20\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "inst20" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 832 -1608 -1424 912 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685035367408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom lpm_rom:inst5 " "Elaborating entity \"lpm_rom\" for hierarchy \"lpm_rom:inst5\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "inst5" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685035367421 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_rom:inst5 " "Elaborated megafunction instantiation \"lpm_rom:inst5\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685035367421 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_rom:inst5 " "Instantiated megafunction \"lpm_rom:inst5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "AUTO_CARRY_CHAINS ON " "Parameter \"AUTO_CARRY_CHAINS\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685035367421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "AUTO_CASCADE_CHAINS ON " "Parameter \"AUTO_CASCADE_CHAINS\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685035367421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IGNORE_CARRY_BUFFERS OFF " "Parameter \"IGNORE_CARRY_BUFFERS\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685035367421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IGNORE_CASCADE_BUFFERS OFF " "Parameter \"IGNORE_CASCADE_BUFFERS\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685035367421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685035367421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE RTL/VGA_BG.mif " "Parameter \"LPM_FILE\" = \"RTL/VGA_BG.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685035367421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 307200 " "Parameter \"LPM_NUMWORDS\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685035367421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685035367421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685035367421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 19 " "Parameter \"LPM_WIDTHAD\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685035367421 ""}  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685035367421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom lpm_rom:inst5\|altrom:srom " "Elaborating entity \"altrom\" for hierarchy \"lpm_rom:inst5\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685035367444 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_rom:inst5\|altrom:srom lpm_rom:inst5 " "Elaborated megafunction instantiation \"lpm_rom:inst5\|altrom:srom\", which is child of megafunction instantiation \"lpm_rom:inst5\"" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685035367445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block " "Elaborating entity \"altsyncram\" for hierarchy \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\"" {  } { { "altrom.tdf" "rom_block" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685035367470 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block lpm_rom:inst5 " "Elaborated megafunction instantiation \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\", which is child of megafunction instantiation \"lpm_rom:inst5\"" {  } { { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685035367480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8071.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8071.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8071 " "Found entity 1: altsyncram_8071" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685035367553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035367553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8071 lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated " "Elaborating entity \"altsyncram_8071\" for hierarchy \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685035367554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_s2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_s2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_s2a " "Found entity 1: decode_s2a" {  } { { "db/decode_s2a.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/decode_s2a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685035367609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035367609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_s2a lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|decode_s2a:rden_decode " "Elaborating entity \"decode_s2a\" for hierarchy \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|decode_s2a:rden_decode\"" {  } { { "db/altsyncram_8071.tdf" "rden_decode" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685035367610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_jhb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_jhb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_jhb " "Found entity 1: mux_jhb" {  } { { "db/mux_jhb.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/mux_jhb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685035367682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035367682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_jhb lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|mux_jhb:mux2 " "Elaborating entity \"mux_jhb\" for hierarchy \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|mux_jhb:mux2\"" {  } { { "db/altsyncram_8071.tdf" "mux2" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685035367683 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a0 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 42 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a1 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 63 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a2 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 84 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a3 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 105 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a4 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 126 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a5 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 147 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a6 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 168 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a7 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 189 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a8 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 210 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a9 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 231 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a10 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 252 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a11 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 273 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a12 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 294 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a13 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a14 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 336 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a15 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 357 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a16 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 378 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a17 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 399 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a18 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 420 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a19 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 441 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a20 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 462 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a21 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 483 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a22 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 504 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a23 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 525 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a24 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 546 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a25 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 567 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a26 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 588 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a27 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 609 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a28 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 630 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a29 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 651 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a30 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 672 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a31 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 693 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a32 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 714 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a33 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 735 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a34 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 756 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a35 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 777 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a36 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 798 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a37 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 819 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a38 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 840 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a39 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 861 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a40 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 882 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a41 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 903 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a42 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 924 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a43 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 945 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a44 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 966 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a45 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 987 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a46 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 1008 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a47 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 1029 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a48 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 1050 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a49 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 1071 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a50 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 1092 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a51 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 1113 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a52 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 1134 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a53 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 1155 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a54 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 1176 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a55 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 1197 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a56 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 1218 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a57 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 1239 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a58 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 1260 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a59 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 1281 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a60 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 1302 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a61 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 1323 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a62 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 1344 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a63 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 1365 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a64 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 1386 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a65 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 1407 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a66 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 1428 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a67 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 1449 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a68 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 1470 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a69 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 1491 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a70 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 1512 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a71 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 1533 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a72 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 1554 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a73 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 1575 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a74 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 1596 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a75 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 1617 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a76 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 1638 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a77 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 1659 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a78 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 1680 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a79 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 1701 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a80 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 1722 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a81 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 1743 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a82 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 1764 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a83 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 1785 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a84 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 1806 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a85 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 1827 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a86 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 1848 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a87 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 1869 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a88 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 1890 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a89 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 1911 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a90 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 1932 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a91 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 1953 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a92 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 1974 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a93 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 1995 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a94 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 2016 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a95 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 2037 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a96 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 2058 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a97 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 2079 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a98 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 2100 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a99 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 2121 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a100 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 2142 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a101 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 2163 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a102 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 2184 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a103 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 2205 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a104 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 2226 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a105 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 2247 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a106 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 2268 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a107 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 2289 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a108 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 2310 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a109 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 2331 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a110 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 2352 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a111 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 2373 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a112 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 2394 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a113 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 2415 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a114 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 2436 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a115 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 2457 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a116 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 2478 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a117 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 2499 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a118 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 2520 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a119 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 2541 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a120 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 2562 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a121 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 2583 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a122 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 2604 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a123 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 2625 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a124 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 2646 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a125 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 2667 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a126 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 2688 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a127 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 2709 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a128 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a128\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 2730 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a128"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a129 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a129\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 2751 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a129"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a130 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a130\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 2772 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a130"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a131 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a131\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 2793 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a131"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a132 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a132\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 2814 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a132"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a133 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a133\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 2835 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a133"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a134 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a134\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 2856 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a134"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a135 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a135\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 2877 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a136 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a136\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 2898 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a136"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a137 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a137\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 2919 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a137"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a138 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a138\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 2940 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a138"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a139 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a139\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 2961 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a139"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a140 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a140\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 2982 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a140"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a141 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a141\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 3003 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a141"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a142 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a142\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 3024 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a142"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a143 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a143\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 3045 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a143"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a144 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a144\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 3066 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a144"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a145 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a145\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 3087 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a145"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a146 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a146\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 3108 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a146"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a147 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a147\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 3129 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a147"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a148 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a148\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 3150 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a148"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a149 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a149\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 3171 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a149"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a150 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a150\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 3192 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a150"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a151 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a151\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 3213 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a151"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a152 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a152\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 3234 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a152"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a153 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a153\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 3255 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a153"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a154 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a154\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 3276 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a154"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a155 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a155\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 3297 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a155"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a156 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a156\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 3318 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a156"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a157 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a157\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 3339 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a157"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a158 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a158\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 3360 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a158"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a159 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a159\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 3381 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a159"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a160 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a160\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 3402 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a160"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a161 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a161\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 3423 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a161"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a162 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a162\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 3444 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a162"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a163 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a163\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 3465 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a163"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a164 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a164\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 3486 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a164"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a165 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a165\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 3507 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a165"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a166 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a166\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 3528 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a166"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a167 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a167\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 3549 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a167"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a168 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a168\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 3570 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a168"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a169 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a169\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 3591 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a169"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a170 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a170\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 3612 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a170"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a171 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a171\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 3633 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a171"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a172 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a172\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 3654 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a172"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a173 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a173\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 3675 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a173"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a174 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a174\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 3696 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a174"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a175 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a175\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 3717 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a175"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a176 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a176\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 3738 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a176"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a177 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a177\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 3759 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a177"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a178 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a178\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 3780 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a178"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a179 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a179\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 3801 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a179"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a180 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a180\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 3822 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a180"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a181 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a181\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 3843 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a181"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a182 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a182\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 3864 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a182"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a183 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a183\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 3885 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a183"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a184 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a184\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 3906 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a184"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a185 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a185\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 3927 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a185"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a186 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a186\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 3948 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a186"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a187 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a187\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 3969 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a187"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a188 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a188\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 3990 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a188"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a189 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a189\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 4011 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a189"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a190 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a190\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 4032 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a190"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a191 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a191\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 4053 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a191"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a192 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a192\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 4074 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a192"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a193 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a193\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 4095 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a193"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a194 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a194\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 4116 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a194"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a195 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a195\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 4137 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a195"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a196 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a196\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 4158 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a196"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a197 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a197\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 4179 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a197"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a198 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a198\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 4200 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a198"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a199 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a199\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 4221 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a199"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a200 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a200\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 4242 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a200"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a201 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a201\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 4263 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a201"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a202 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a202\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 4284 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a202"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a203 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a203\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 4305 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a203"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a204 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a204\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 4326 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a204"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a205 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a205\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 4347 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a205"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a206 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a206\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 4368 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a206"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a207 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a207\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 4389 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a207"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a208 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a208\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 4410 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a208"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a209 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a209\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 4431 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a209"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a210 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a210\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 4452 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a210"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a211 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a211\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 4473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a211"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a212 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a212\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 4494 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a212"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a213 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a213\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 4515 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a213"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a214 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a214\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 4536 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a214"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a215 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a215\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 4557 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a215"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a216 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a216\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 4578 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a216"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a217 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a217\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 4599 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a217"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a218 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a218\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 4620 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a219 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a219\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 4641 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a219"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a220 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a220\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 4662 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a220"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a221 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a221\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 4683 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a221"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a222 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a222\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 4704 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a222"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a223 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a223\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 4725 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a223"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a224 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a224\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 4746 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a224"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a225 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a225\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 4767 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a225"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a226 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a226\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 4788 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a226"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a227 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a227\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 4809 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a227"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a228 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a228\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 4830 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a228"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a229 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a229\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 4851 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a229"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a230 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a230\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 4872 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a230"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a231 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a231\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 4893 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a231"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a232 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a232\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 4914 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a232"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a233 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a233\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 4935 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a233"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a234 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a234\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 4956 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a234"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a235 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a235\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 4977 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a235"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a236 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a236\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 4998 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a236"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a237 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a237\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 5019 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a237"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a238 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a238\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 5040 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a238"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a239 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a239\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 5061 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a239"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a240 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a240\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 5082 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a240"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a241 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a241\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 5103 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a241"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a242 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a242\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 5124 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a242"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a243 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a243\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 5145 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a243"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a244 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a244\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 5166 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a244"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a245 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a245\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 5187 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a245"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a246 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a246\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 5208 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a246"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a247 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a247\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 5229 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a247"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a248 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a248\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 5250 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a248"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a249 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a249\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 5271 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a249"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a250 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a250\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 5292 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a250"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a251 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a251\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 5313 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a251"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a252 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a252\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 5334 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a252"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a253 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a253\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 5355 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a253"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a254 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a254\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 5376 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a254"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a255 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a255\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 5397 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a255"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a256 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a256\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 5418 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a256"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a257 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a257\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 5439 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a257"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a258 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a258\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 5460 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a259 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a259\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 5481 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a259"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a260 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a260\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 5502 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a260"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a261 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a261\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 5523 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a261"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a262 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a262\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 5544 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a262"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a263 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a263\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 5565 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a263"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a264 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a264\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 5586 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a264"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a265 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a265\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 5607 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a265"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a266 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a266\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 5628 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a266"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a267 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a267\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 5649 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a267"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a268 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a268\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 5670 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a268"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a269 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a269\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 5691 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a269"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a270 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a270\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 5712 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a270"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a271 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a271\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 5733 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a271"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a272 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a272\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 5754 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a272"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a273 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a273\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 5775 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a273"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a274 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a274\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 5796 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a274"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a275 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a275\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 5817 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a275"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a276 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a276\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 5838 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a276"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a277 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a277\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 5859 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a277"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a278 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a278\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 5880 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a278"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a279 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a279\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 5901 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a279"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a280 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a280\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 5922 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a280"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a281 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a281\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 5943 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a281"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a282 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a282\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 5964 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a282"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a283 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a283\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 5985 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a283"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a284 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a284\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 6006 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a284"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a285 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a285\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 6027 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a285"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a286 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a286\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 6048 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a286"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a287 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a287\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 6069 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a287"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a288 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a288\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 6090 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a288"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a289 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a289\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 6111 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a289"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a290 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a290\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 6132 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a290"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a291 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a291\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 6153 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a291"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a292 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a292\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 6174 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a292"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a293 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a293\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 6195 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a293"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a294 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a294\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 6216 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a294"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a295 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a295\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 6237 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a295"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a296 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a296\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 6258 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a296"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a297 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a297\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 6279 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a297"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a298 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a298\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 6300 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a298"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a299 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a299\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 6321 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a299"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a300 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a300\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 6342 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a300"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a301 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a301\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 6363 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a301"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a302 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a302\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 6384 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a302"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a303 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a303\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 6405 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035368798 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a303"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1685035368798 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1685035368798 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1685035645871 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUDOUT\[6\] " "Inserted always-enabled tri-state buffer between \"AUDOUT\[6\]\" and its non-tri-state driver." {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1496 -1184 -1008 1512 "AUDOUT\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685035645952 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUDOUT\[5\] " "Inserted always-enabled tri-state buffer between \"AUDOUT\[5\]\" and its non-tri-state driver." {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1496 -1184 -1008 1512 "AUDOUT\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685035645952 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUDOUT\[3\] " "Inserted always-enabled tri-state buffer between \"AUDOUT\[3\]\" and its non-tri-state driver." {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1496 -1184 -1008 1512 "AUDOUT\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685035645952 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1685035645952 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUDOUT " "bidirectional pin \"AUDOUT\" has no driver" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1496 -1184 -1008 1512 "AUDOUT\[7..0\]" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685035645952 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUDOUT " "bidirectional pin \"AUDOUT\" has no driver" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1496 -1184 -1008 1512 "AUDOUT\[7..0\]" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685035645952 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUDOUT " "bidirectional pin \"AUDOUT\" has no driver" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1496 -1184 -1008 1512 "AUDOUT\[7..0\]" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685035645952 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUDOUT " "bidirectional pin \"AUDOUT\" has no driver" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1496 -1184 -1008 1512 "AUDOUT\[7..0\]" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685035645952 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1685035645952 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "object_table:inst1\|out_obj_table\[13\]\[1\] object_table:inst1\|out_obj_table\[13\]\[1\]~_emulated object_table:inst1\|out_obj_table\[13\]\[1\]~1 " "Register \"object_table:inst1\|out_obj_table\[13\]\[1\]\" is converted into an equivalent circuit using register \"object_table:inst1\|out_obj_table\[13\]\[1\]~_emulated\" and latch \"object_table:inst1\|out_obj_table\[13\]\[1\]~1\"" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1685035646029 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1|out_obj_table[13][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "object_table:inst1\|out_obj_table\[13\]\[2\] object_table:inst1\|out_obj_table\[13\]\[2\]~_emulated object_table:inst1\|out_obj_table\[13\]\[2\]~5 " "Register \"object_table:inst1\|out_obj_table\[13\]\[2\]\" is converted into an equivalent circuit using register \"object_table:inst1\|out_obj_table\[13\]\[2\]~_emulated\" and latch \"object_table:inst1\|out_obj_table\[13\]\[2\]~5\"" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1685035646029 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1|out_obj_table[13][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "object_table:inst1\|out_obj_table\[0\]\[4\] object_table:inst1\|out_obj_table\[0\]\[4\]~_emulated object_table:inst1\|out_obj_table\[0\]\[4\]~9 " "Register \"object_table:inst1\|out_obj_table\[0\]\[4\]\" is converted into an equivalent circuit using register \"object_table:inst1\|out_obj_table\[0\]\[4\]~_emulated\" and latch \"object_table:inst1\|out_obj_table\[0\]\[4\]~9\"" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1685035646029 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1|out_obj_table[0][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "object_table:inst1\|out_obj_table\[0\]\[7\] object_table:inst1\|out_obj_table\[0\]\[7\]~_emulated object_table:inst1\|out_obj_table\[0\]\[7\]~13 " "Register \"object_table:inst1\|out_obj_table\[0\]\[7\]\" is converted into an equivalent circuit using register \"object_table:inst1\|out_obj_table\[0\]\[7\]~_emulated\" and latch \"object_table:inst1\|out_obj_table\[0\]\[7\]~13\"" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1685035646029 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1|out_obj_table[0][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "object_table:inst1\|out_obj_table\[0\]\[8\] object_table:inst1\|out_obj_table\[0\]\[8\]~_emulated object_table:inst1\|out_obj_table\[0\]\[8\]~17 " "Register \"object_table:inst1\|out_obj_table\[0\]\[8\]\" is converted into an equivalent circuit using register \"object_table:inst1\|out_obj_table\[0\]\[8\]~_emulated\" and latch \"object_table:inst1\|out_obj_table\[0\]\[8\]~17\"" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1685035646029 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1|out_obj_table[0][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "object_table:inst1\|out_obj_table\[0\]\[9\] object_table:inst1\|out_obj_table\[0\]\[9\]~_emulated object_table:inst1\|out_obj_table\[0\]\[9\]~21 " "Register \"object_table:inst1\|out_obj_table\[0\]\[9\]\" is converted into an equivalent circuit using register \"object_table:inst1\|out_obj_table\[0\]\[9\]~_emulated\" and latch \"object_table:inst1\|out_obj_table\[0\]\[9\]~21\"" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1685035646029 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1|out_obj_table[0][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "object_table:inst1\|out_obj_table\[0\]\[10\] object_table:inst1\|out_obj_table\[0\]\[10\]~_emulated object_table:inst1\|out_obj_table\[0\]\[10\]~25 " "Register \"object_table:inst1\|out_obj_table\[0\]\[10\]\" is converted into an equivalent circuit using register \"object_table:inst1\|out_obj_table\[0\]\[10\]~_emulated\" and latch \"object_table:inst1\|out_obj_table\[0\]\[10\]~25\"" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1685035646029 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1|out_obj_table[0][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "object_table:inst1\|out_obj_table\[2\]\[2\] object_table:inst1\|out_obj_table\[2\]\[2\]~_emulated object_table:inst1\|out_obj_table\[2\]\[2\]~29 " "Register \"object_table:inst1\|out_obj_table\[2\]\[2\]\" is converted into an equivalent circuit using register \"object_table:inst1\|out_obj_table\[2\]\[2\]~_emulated\" and latch \"object_table:inst1\|out_obj_table\[2\]\[2\]~29\"" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1685035646029 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1|out_obj_table[2][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "object_table:inst1\|out_obj_table\[7\]\[9\] object_table:inst1\|out_obj_table\[7\]\[9\]~_emulated object_table:inst1\|out_obj_table\[7\]\[9\]~33 " "Register \"object_table:inst1\|out_obj_table\[7\]\[9\]\" is converted into an equivalent circuit using register \"object_table:inst1\|out_obj_table\[7\]\[9\]~_emulated\" and latch \"object_table:inst1\|out_obj_table\[7\]\[9\]~33\"" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1685035646029 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1|out_obj_table[7][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "object_table:inst1\|out_obj_table\[6\]\[0\] object_table:inst1\|out_obj_table\[6\]\[0\]~_emulated object_table:inst1\|out_obj_table\[6\]\[0\]~37 " "Register \"object_table:inst1\|out_obj_table\[6\]\[0\]\" is converted into an equivalent circuit using register \"object_table:inst1\|out_obj_table\[6\]\[0\]~_emulated\" and latch \"object_table:inst1\|out_obj_table\[6\]\[0\]~37\"" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1685035646029 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1|out_obj_table[6][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "object_table:inst1\|out_obj_table\[6\]\[1\] object_table:inst1\|out_obj_table\[6\]\[1\]~_emulated object_table:inst1\|out_obj_table\[6\]\[1\]~41 " "Register \"object_table:inst1\|out_obj_table\[6\]\[1\]\" is converted into an equivalent circuit using register \"object_table:inst1\|out_obj_table\[6\]\[1\]~_emulated\" and latch \"object_table:inst1\|out_obj_table\[6\]\[1\]~41\"" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1685035646029 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1|out_obj_table[6][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "object_table:inst1\|out_obj_table\[6\]\[2\] object_table:inst1\|out_obj_table\[6\]\[2\]~_emulated object_table:inst1\|out_obj_table\[6\]\[2\]~45 " "Register \"object_table:inst1\|out_obj_table\[6\]\[2\]\" is converted into an equivalent circuit using register \"object_table:inst1\|out_obj_table\[6\]\[2\]~_emulated\" and latch \"object_table:inst1\|out_obj_table\[6\]\[2\]~45\"" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1685035646029 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1|out_obj_table[6][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "object_table:inst1\|out_obj_table\[6\]\[3\] object_table:inst1\|out_obj_table\[6\]\[3\]~_emulated object_table:inst1\|out_obj_table\[6\]\[3\]~49 " "Register \"object_table:inst1\|out_obj_table\[6\]\[3\]\" is converted into an equivalent circuit using register \"object_table:inst1\|out_obj_table\[6\]\[3\]~_emulated\" and latch \"object_table:inst1\|out_obj_table\[6\]\[3\]~49\"" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1685035646029 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1|out_obj_table[6][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "object_table:inst1\|out_obj_table\[6\]\[4\] object_table:inst1\|out_obj_table\[6\]\[4\]~_emulated object_table:inst1\|out_obj_table\[6\]\[4\]~53 " "Register \"object_table:inst1\|out_obj_table\[6\]\[4\]\" is converted into an equivalent circuit using register \"object_table:inst1\|out_obj_table\[6\]\[4\]~_emulated\" and latch \"object_table:inst1\|out_obj_table\[6\]\[4\]~53\"" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1685035646029 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1|out_obj_table[6][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "object_table:inst1\|out_obj_table\[6\]\[5\] object_table:inst1\|out_obj_table\[6\]\[5\]~_emulated object_table:inst1\|out_obj_table\[6\]\[5\]~57 " "Register \"object_table:inst1\|out_obj_table\[6\]\[5\]\" is converted into an equivalent circuit using register \"object_table:inst1\|out_obj_table\[6\]\[5\]~_emulated\" and latch \"object_table:inst1\|out_obj_table\[6\]\[5\]~57\"" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1685035646029 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1|out_obj_table[6][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "object_table:inst1\|out_obj_table\[6\]\[6\] object_table:inst1\|out_obj_table\[6\]\[6\]~_emulated object_table:inst1\|out_obj_table\[6\]\[6\]~61 " "Register \"object_table:inst1\|out_obj_table\[6\]\[6\]\" is converted into an equivalent circuit using register \"object_table:inst1\|out_obj_table\[6\]\[6\]~_emulated\" and latch \"object_table:inst1\|out_obj_table\[6\]\[6\]~61\"" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1685035646029 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1|out_obj_table[6][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "object_table:inst1\|out_obj_table\[6\]\[7\] object_table:inst1\|out_obj_table\[6\]\[7\]~_emulated object_table:inst1\|out_obj_table\[6\]\[7\]~65 " "Register \"object_table:inst1\|out_obj_table\[6\]\[7\]\" is converted into an equivalent circuit using register \"object_table:inst1\|out_obj_table\[6\]\[7\]~_emulated\" and latch \"object_table:inst1\|out_obj_table\[6\]\[7\]~65\"" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1685035646029 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1|out_obj_table[6][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "object_table:inst1\|out_obj_table\[6\]\[8\] object_table:inst1\|out_obj_table\[6\]\[8\]~_emulated object_table:inst1\|out_obj_table\[6\]\[8\]~69 " "Register \"object_table:inst1\|out_obj_table\[6\]\[8\]\" is converted into an equivalent circuit using register \"object_table:inst1\|out_obj_table\[6\]\[8\]~_emulated\" and latch \"object_table:inst1\|out_obj_table\[6\]\[8\]~69\"" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1685035646029 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1|out_obj_table[6][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "object_table:inst1\|out_obj_table\[6\]\[9\] object_table:inst1\|out_obj_table\[6\]\[9\]~_emulated object_table:inst1\|out_obj_table\[6\]\[9\]~73 " "Register \"object_table:inst1\|out_obj_table\[6\]\[9\]\" is converted into an equivalent circuit using register \"object_table:inst1\|out_obj_table\[6\]\[9\]~_emulated\" and latch \"object_table:inst1\|out_obj_table\[6\]\[9\]~73\"" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1685035646029 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1|out_obj_table[6][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "object_table:inst1\|out_obj_table\[6\]\[10\] object_table:inst1\|out_obj_table\[6\]\[10\]~_emulated object_table:inst1\|out_obj_table\[6\]\[10\]~77 " "Register \"object_table:inst1\|out_obj_table\[6\]\[10\]\" is converted into an equivalent circuit using register \"object_table:inst1\|out_obj_table\[6\]\[10\]~_emulated\" and latch \"object_table:inst1\|out_obj_table\[6\]\[10\]~77\"" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1685035646029 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1|out_obj_table[6][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "object_table:inst1\|out_obj_table\[7\]\[0\] object_table:inst1\|out_obj_table\[7\]\[0\]~_emulated object_table:inst1\|out_obj_table\[7\]\[0\]~81 " "Register \"object_table:inst1\|out_obj_table\[7\]\[0\]\" is converted into an equivalent circuit using register \"object_table:inst1\|out_obj_table\[7\]\[0\]~_emulated\" and latch \"object_table:inst1\|out_obj_table\[7\]\[0\]~81\"" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1685035646029 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1|out_obj_table[7][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "object_table:inst1\|out_obj_table\[7\]\[1\] object_table:inst1\|out_obj_table\[7\]\[1\]~_emulated object_table:inst1\|out_obj_table\[7\]\[1\]~85 " "Register \"object_table:inst1\|out_obj_table\[7\]\[1\]\" is converted into an equivalent circuit using register \"object_table:inst1\|out_obj_table\[7\]\[1\]~_emulated\" and latch \"object_table:inst1\|out_obj_table\[7\]\[1\]~85\"" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1685035646029 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1|out_obj_table[7][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "object_table:inst1\|out_obj_table\[7\]\[2\] object_table:inst1\|out_obj_table\[7\]\[2\]~_emulated object_table:inst1\|out_obj_table\[7\]\[2\]~89 " "Register \"object_table:inst1\|out_obj_table\[7\]\[2\]\" is converted into an equivalent circuit using register \"object_table:inst1\|out_obj_table\[7\]\[2\]~_emulated\" and latch \"object_table:inst1\|out_obj_table\[7\]\[2\]~89\"" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1685035646029 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1|out_obj_table[7][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "object_table:inst1\|out_obj_table\[7\]\[3\] object_table:inst1\|out_obj_table\[7\]\[3\]~_emulated object_table:inst1\|out_obj_table\[7\]\[3\]~93 " "Register \"object_table:inst1\|out_obj_table\[7\]\[3\]\" is converted into an equivalent circuit using register \"object_table:inst1\|out_obj_table\[7\]\[3\]~_emulated\" and latch \"object_table:inst1\|out_obj_table\[7\]\[3\]~93\"" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1685035646029 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1|out_obj_table[7][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "object_table:inst1\|out_obj_table\[7\]\[4\] object_table:inst1\|out_obj_table\[7\]\[4\]~_emulated object_table:inst1\|out_obj_table\[7\]\[4\]~97 " "Register \"object_table:inst1\|out_obj_table\[7\]\[4\]\" is converted into an equivalent circuit using register \"object_table:inst1\|out_obj_table\[7\]\[4\]~_emulated\" and latch \"object_table:inst1\|out_obj_table\[7\]\[4\]~97\"" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1685035646029 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1|out_obj_table[7][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "object_table:inst1\|out_obj_table\[7\]\[5\] object_table:inst1\|out_obj_table\[7\]\[5\]~_emulated object_table:inst1\|out_obj_table\[7\]\[5\]~101 " "Register \"object_table:inst1\|out_obj_table\[7\]\[5\]\" is converted into an equivalent circuit using register \"object_table:inst1\|out_obj_table\[7\]\[5\]~_emulated\" and latch \"object_table:inst1\|out_obj_table\[7\]\[5\]~101\"" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1685035646029 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1|out_obj_table[7][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "object_table:inst1\|out_obj_table\[7\]\[6\] object_table:inst1\|out_obj_table\[7\]\[6\]~_emulated object_table:inst1\|out_obj_table\[7\]\[6\]~105 " "Register \"object_table:inst1\|out_obj_table\[7\]\[6\]\" is converted into an equivalent circuit using register \"object_table:inst1\|out_obj_table\[7\]\[6\]~_emulated\" and latch \"object_table:inst1\|out_obj_table\[7\]\[6\]~105\"" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1685035646029 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1|out_obj_table[7][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "object_table:inst1\|out_obj_table\[7\]\[7\] object_table:inst1\|out_obj_table\[7\]\[7\]~_emulated object_table:inst1\|out_obj_table\[7\]\[7\]~109 " "Register \"object_table:inst1\|out_obj_table\[7\]\[7\]\" is converted into an equivalent circuit using register \"object_table:inst1\|out_obj_table\[7\]\[7\]~_emulated\" and latch \"object_table:inst1\|out_obj_table\[7\]\[7\]~109\"" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1685035646029 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1|out_obj_table[7][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "object_table:inst1\|out_obj_table\[7\]\[8\] object_table:inst1\|out_obj_table\[7\]\[8\]~_emulated object_table:inst1\|out_obj_table\[7\]\[8\]~113 " "Register \"object_table:inst1\|out_obj_table\[7\]\[8\]\" is converted into an equivalent circuit using register \"object_table:inst1\|out_obj_table\[7\]\[8\]~_emulated\" and latch \"object_table:inst1\|out_obj_table\[7\]\[8\]~113\"" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1685035646029 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1|out_obj_table[7][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "object_table:inst1\|out_obj_table\[2\]\[9\] object_table:inst1\|out_obj_table\[2\]\[9\]~_emulated object_table:inst1\|out_obj_table\[2\]\[9\]~117 " "Register \"object_table:inst1\|out_obj_table\[2\]\[9\]\" is converted into an equivalent circuit using register \"object_table:inst1\|out_obj_table\[2\]\[9\]~_emulated\" and latch \"object_table:inst1\|out_obj_table\[2\]\[9\]~117\"" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1685035646029 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1|out_obj_table[2][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "object_table:inst1\|out_obj_table\[1\]\[0\] object_table:inst1\|out_obj_table\[1\]\[0\]~_emulated object_table:inst1\|out_obj_table\[1\]\[0\]~121 " "Register \"object_table:inst1\|out_obj_table\[1\]\[0\]\" is converted into an equivalent circuit using register \"object_table:inst1\|out_obj_table\[1\]\[0\]~_emulated\" and latch \"object_table:inst1\|out_obj_table\[1\]\[0\]~121\"" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1685035646029 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1|out_obj_table[1][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "object_table:inst1\|out_obj_table\[1\]\[1\] object_table:inst1\|out_obj_table\[1\]\[1\]~_emulated object_table:inst1\|out_obj_table\[1\]\[1\]~125 " "Register \"object_table:inst1\|out_obj_table\[1\]\[1\]\" is converted into an equivalent circuit using register \"object_table:inst1\|out_obj_table\[1\]\[1\]~_emulated\" and latch \"object_table:inst1\|out_obj_table\[1\]\[1\]~125\"" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1685035646029 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1|out_obj_table[1][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "object_table:inst1\|out_obj_table\[1\]\[2\] object_table:inst1\|out_obj_table\[1\]\[2\]~_emulated object_table:inst1\|out_obj_table\[1\]\[2\]~129 " "Register \"object_table:inst1\|out_obj_table\[1\]\[2\]\" is converted into an equivalent circuit using register \"object_table:inst1\|out_obj_table\[1\]\[2\]~_emulated\" and latch \"object_table:inst1\|out_obj_table\[1\]\[2\]~129\"" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1685035646029 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1|out_obj_table[1][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "object_table:inst1\|out_obj_table\[1\]\[3\] object_table:inst1\|out_obj_table\[1\]\[3\]~_emulated object_table:inst1\|out_obj_table\[1\]\[3\]~133 " "Register \"object_table:inst1\|out_obj_table\[1\]\[3\]\" is converted into an equivalent circuit using register \"object_table:inst1\|out_obj_table\[1\]\[3\]~_emulated\" and latch \"object_table:inst1\|out_obj_table\[1\]\[3\]~133\"" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1685035646029 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1|out_obj_table[1][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "object_table:inst1\|out_obj_table\[1\]\[4\] object_table:inst1\|out_obj_table\[1\]\[4\]~_emulated object_table:inst1\|out_obj_table\[1\]\[4\]~137 " "Register \"object_table:inst1\|out_obj_table\[1\]\[4\]\" is converted into an equivalent circuit using register \"object_table:inst1\|out_obj_table\[1\]\[4\]~_emulated\" and latch \"object_table:inst1\|out_obj_table\[1\]\[4\]~137\"" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1685035646029 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1|out_obj_table[1][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "object_table:inst1\|out_obj_table\[1\]\[5\] object_table:inst1\|out_obj_table\[1\]\[5\]~_emulated object_table:inst1\|out_obj_table\[1\]\[5\]~141 " "Register \"object_table:inst1\|out_obj_table\[1\]\[5\]\" is converted into an equivalent circuit using register \"object_table:inst1\|out_obj_table\[1\]\[5\]~_emulated\" and latch \"object_table:inst1\|out_obj_table\[1\]\[5\]~141\"" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1685035646029 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1|out_obj_table[1][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "object_table:inst1\|out_obj_table\[1\]\[6\] object_table:inst1\|out_obj_table\[1\]\[6\]~_emulated object_table:inst1\|out_obj_table\[1\]\[6\]~145 " "Register \"object_table:inst1\|out_obj_table\[1\]\[6\]\" is converted into an equivalent circuit using register \"object_table:inst1\|out_obj_table\[1\]\[6\]~_emulated\" and latch \"object_table:inst1\|out_obj_table\[1\]\[6\]~145\"" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1685035646029 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1|out_obj_table[1][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "object_table:inst1\|out_obj_table\[1\]\[7\] object_table:inst1\|out_obj_table\[1\]\[7\]~_emulated object_table:inst1\|out_obj_table\[1\]\[7\]~149 " "Register \"object_table:inst1\|out_obj_table\[1\]\[7\]\" is converted into an equivalent circuit using register \"object_table:inst1\|out_obj_table\[1\]\[7\]~_emulated\" and latch \"object_table:inst1\|out_obj_table\[1\]\[7\]~149\"" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1685035646029 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1|out_obj_table[1][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "object_table:inst1\|out_obj_table\[1\]\[8\] object_table:inst1\|out_obj_table\[1\]\[8\]~_emulated object_table:inst1\|out_obj_table\[1\]\[8\]~153 " "Register \"object_table:inst1\|out_obj_table\[1\]\[8\]\" is converted into an equivalent circuit using register \"object_table:inst1\|out_obj_table\[1\]\[8\]~_emulated\" and latch \"object_table:inst1\|out_obj_table\[1\]\[8\]~153\"" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1685035646029 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1|out_obj_table[1][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "object_table:inst1\|out_obj_table\[1\]\[9\] object_table:inst1\|out_obj_table\[1\]\[9\]~_emulated object_table:inst1\|out_obj_table\[1\]\[9\]~157 " "Register \"object_table:inst1\|out_obj_table\[1\]\[9\]\" is converted into an equivalent circuit using register \"object_table:inst1\|out_obj_table\[1\]\[9\]~_emulated\" and latch \"object_table:inst1\|out_obj_table\[1\]\[9\]~157\"" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1685035646029 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1|out_obj_table[1][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "object_table:inst1\|out_obj_table\[1\]\[10\] object_table:inst1\|out_obj_table\[1\]\[10\]~_emulated object_table:inst1\|out_obj_table\[1\]\[10\]~161 " "Register \"object_table:inst1\|out_obj_table\[1\]\[10\]\" is converted into an equivalent circuit using register \"object_table:inst1\|out_obj_table\[1\]\[10\]~_emulated\" and latch \"object_table:inst1\|out_obj_table\[1\]\[10\]~161\"" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1685035646029 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1|out_obj_table[1][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "object_table:inst1\|out_obj_table\[3\]\[5\] object_table:inst1\|out_obj_table\[3\]\[5\]~_emulated object_table:inst1\|out_obj_table\[3\]\[5\]~165 " "Register \"object_table:inst1\|out_obj_table\[3\]\[5\]\" is converted into an equivalent circuit using register \"object_table:inst1\|out_obj_table\[3\]\[5\]~_emulated\" and latch \"object_table:inst1\|out_obj_table\[3\]\[5\]~165\"" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1685035646029 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1|out_obj_table[3][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "object_table:inst1\|out_obj_table\[4\]\[5\] object_table:inst1\|out_obj_table\[4\]\[5\]~_emulated object_table:inst1\|out_obj_table\[4\]\[5\]~169 " "Register \"object_table:inst1\|out_obj_table\[4\]\[5\]\" is converted into an equivalent circuit using register \"object_table:inst1\|out_obj_table\[4\]\[5\]~_emulated\" and latch \"object_table:inst1\|out_obj_table\[4\]\[5\]~169\"" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1685035646029 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1|out_obj_table[4][5]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1685035646029 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "AUDOUT~synth " "Node \"AUDOUT~synth\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1496 -1184 -1008 1512 "AUDOUT\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035655712 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUDOUT~synth " "Node \"AUDOUT~synth\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1496 -1184 -1008 1512 "AUDOUT\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035655712 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUDOUT~synth " "Node \"AUDOUT~synth\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1496 -1184 -1008 1512 "AUDOUT\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035655712 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685035655712 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "redLight GND " "Pin \"redLight\" is stuck at GND" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1560 536 712 1576 "redLight" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685035655713 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|redLight"} { "Warning" "WMLS_MLS_STUCK_PIN" "yellowLight GND " "Pin \"yellowLight\" is stuck at GND" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1576 536 712 1592 "yellowLight" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685035655713 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|yellowLight"} { "Warning" "WMLS_MLS_STUCK_PIN" "greenLight GND " "Pin \"greenLight\" is stuck at GND" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1592 536 712 1608 "greenLight" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685035655713 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|greenLight"} { "Warning" "WMLS_MLS_STUCK_PIN" "OVGA\[26\] VCC " "Pin \"OVGA\[26\]\" is stuck at VCC" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1072 -1360 -1184 1088 "OVGA\[28..0\]" "" } { 1064 -1456 -1360 1081 "OVGA\[28..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685035655713 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|OVGA[26]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1685035655713 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1685035656000 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1685035661610 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/University/Semester_4/Lab/25.5/RoadFighterVL/output_files/Lab1Demo.map.smsg " "Generated suppressed messages file C:/University/Semester_4/Lab/25.5/RoadFighterVL/output_files/Lab1Demo.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035661791 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "8 0 1 0 0 " "Adding 8 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1685035662098 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685035662098 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1496 -1752 -1576 1512 "AUD_ADCDAT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685035662405 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|AUD_ADCDAT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1685035662405 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7450 " "Implemented 7450 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1685035662424 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1685035662424 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1685035662424 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7397 " "Implemented 7397 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1685035662424 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1685035662424 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1685035662424 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 427 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 427 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5015 " "Peak virtual memory: 5015 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685035662485 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 25 20:27:42 2023 " "Processing ended: Thu May 25 20:27:42 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685035662485 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:05:45 " "Elapsed time: 00:05:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685035662485 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:53 " "Total CPU time (on all processors): 00:05:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685035662485 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1685035662485 ""}
