#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Nov 22 18:27:59 2018
# Process ID: 41260
# Current directory: D:/verilog/hardware_exp/lab5/fpga/vending_machine/vending_machine.runs/synth_1
# Command line: vivado.exe -log fpga.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source fpga.tcl
# Log file: D:/verilog/hardware_exp/lab5/fpga/vending_machine/vending_machine.runs/synth_1/fpga.vds
# Journal file: D:/verilog/hardware_exp/lab5/fpga/vending_machine/vending_machine.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source fpga.tcl -notrace
Command: synth_design -top fpga -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 40064 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 383.285 ; gain = 96.648
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fpga' [D:/verilog/hardware_exp/lab5/Lab5_TeamX_Vending_Machine.v:3]
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [D:/verilog/hardware_exp/lab5/Lab5_TeamX_Vending_Machine.v:212]
	Parameter N bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element counter_p_reg was removed.  [D:/verilog/hardware_exp/lab5/Lab5_TeamX_Vending_Machine.v:226]
WARNING: [Synth 8-6014] Unused sequential element clk_p_reg was removed.  [D:/verilog/hardware_exp/lab5/Lab5_TeamX_Vending_Machine.v:239]
WARNING: [Synth 8-6014] Unused sequential element counter_n_reg was removed.  [D:/verilog/hardware_exp/lab5/Lab5_TeamX_Vending_Machine.v:245]
WARNING: [Synth 8-6014] Unused sequential element clk_n_reg was removed.  [D:/verilog/hardware_exp/lab5/Lab5_TeamX_Vending_Machine.v:255]
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (1#1) [D:/verilog/hardware_exp/lab5/Lab5_TeamX_Vending_Machine.v:212]
INFO: [Synth 8-6157] synthesizing module 'clock_divider__parameterized0' [D:/verilog/hardware_exp/lab5/Lab5_TeamX_Vending_Machine.v:212]
	Parameter N bound to: 32768 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element counter_n_reg was removed.  [D:/verilog/hardware_exp/lab5/Lab5_TeamX_Vending_Machine.v:245]
WARNING: [Synth 8-6014] Unused sequential element clk_n_reg was removed.  [D:/verilog/hardware_exp/lab5/Lab5_TeamX_Vending_Machine.v:255]
INFO: [Synth 8-6155] done synthesizing module 'clock_divider__parameterized0' (1#1) [D:/verilog/hardware_exp/lab5/Lab5_TeamX_Vending_Machine.v:212]
INFO: [Synth 8-6157] synthesizing module 'debounce' [D:/verilog/hardware_exp/lab5/Lab5_TeamX_Vending_Machine.v:183]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (2#1) [D:/verilog/hardware_exp/lab5/Lab5_TeamX_Vending_Machine.v:183]
INFO: [Synth 8-6157] synthesizing module 'onepulse' [D:/verilog/hardware_exp/lab5/Lab5_TeamX_Vending_Machine.v:198]
INFO: [Synth 8-6155] done synthesizing module 'onepulse' (3#1) [D:/verilog/hardware_exp/lab5/Lab5_TeamX_Vending_Machine.v:198]
INFO: [Synth 8-6157] synthesizing module 'vending_machine' [D:/verilog/hardware_exp/lab5/Lab5_TeamX_Vending_Machine.v:392]
	Parameter KEY_A_CODES bound to: 9'b000011100 
	Parameter KEY_S_CODES bound to: 9'b000011011 
	Parameter KEY_D_CODES bound to: 9'b000100011 
	Parameter KEY_F_CODES bound to: 9'b000101011 
	Parameter reset_state bound to: 2'b00 
	Parameter input_coin_state bound to: 2'b01 
	Parameter charging_state bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'KeyboardDecoder' [D:/verilog/hardware_exp/lab5/Lab5_TeamX_Vending_Machine.v:264]
	Parameter INIT bound to: 2'b00 
	Parameter WAIT_FOR_SIGNAL bound to: 2'b01 
	Parameter GET_SIGNAL_DOWN bound to: 2'b10 
	Parameter WAIT_RELEASE bound to: 2'b11 
	Parameter IS_INIT bound to: 8'b10101010 
	Parameter IS_EXTEND bound to: 8'b11100000 
	Parameter IS_BREAK bound to: 8'b11110000 
INFO: [Synth 8-6157] synthesizing module 'KeyboardCtrl_0' [D:/verilog/hardware_exp/lab5/fpga/vending_machine/vending_machine.runs/synth_1/.Xil/Vivado-41260-asus/realtime/KeyboardCtrl_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'KeyboardCtrl_0' (4#1) [D:/verilog/hardware_exp/lab5/fpga/vending_machine/vending_machine.runs/synth_1/.Xil/Vivado-41260-asus/realtime/KeyboardCtrl_0_stub.v:6]
INFO: [Synth 8-226] default block is never used [D:/verilog/hardware_exp/lab5/Lab5_TeamX_Vending_Machine.v:327]
INFO: [Synth 8-6155] done synthesizing module 'KeyboardDecoder' (5#1) [D:/verilog/hardware_exp/lab5/Lab5_TeamX_Vending_Machine.v:264]
INFO: [Synth 8-155] case statement is not full and has no default [D:/verilog/hardware_exp/lab5/Lab5_TeamX_Vending_Machine.v:449]
INFO: [Synth 8-6155] done synthesizing module 'vending_machine' (6#1) [D:/verilog/hardware_exp/lab5/Lab5_TeamX_Vending_Machine.v:392]
INFO: [Synth 8-6155] done synthesizing module 'fpga' (7#1) [D:/verilog/hardware_exp/lab5/Lab5_TeamX_Vending_Machine.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 437.680 ; gain = 151.043
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 437.680 ; gain = 151.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 437.680 ; gain = 151.043
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/verilog/hardware_exp/lab5/fpga/vending_machine/vending_machine.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc] for cell 'V/key_de/inst'
Finished Parsing XDC File [d:/verilog/hardware_exp/lab5/fpga/vending_machine/vending_machine.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc] for cell 'V/key_de/inst'
Parsing XDC File [D:/verilog/hardware_exp/lab5/Keyboard Sample Code/Keyboard Sample Code/Keyboard Sample Code/KeyboardConstraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'display[0]'. [D:/verilog/hardware_exp/lab5/Keyboard Sample Code/Keyboard Sample Code/Keyboard Sample Code/KeyboardConstraints.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'display[0]'. [D:/verilog/hardware_exp/lab5/Keyboard Sample Code/Keyboard Sample Code/Keyboard Sample Code/KeyboardConstraints.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'display[1]'. [D:/verilog/hardware_exp/lab5/Keyboard Sample Code/Keyboard Sample Code/Keyboard Sample Code/KeyboardConstraints.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'display[1]'. [D:/verilog/hardware_exp/lab5/Keyboard Sample Code/Keyboard Sample Code/Keyboard Sample Code/KeyboardConstraints.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'display[2]'. [D:/verilog/hardware_exp/lab5/Keyboard Sample Code/Keyboard Sample Code/Keyboard Sample Code/KeyboardConstraints.xdc:11]
WARNING: [Vivado 12-584] No ports matched 'display[2]'. [D:/verilog/hardware_exp/lab5/Keyboard Sample Code/Keyboard Sample Code/Keyboard Sample Code/KeyboardConstraints.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'display[3]'. [D:/verilog/hardware_exp/lab5/Keyboard Sample Code/Keyboard Sample Code/Keyboard Sample Code/KeyboardConstraints.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'display[3]'. [D:/verilog/hardware_exp/lab5/Keyboard Sample Code/Keyboard Sample Code/Keyboard Sample Code/KeyboardConstraints.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'display[4]'. [D:/verilog/hardware_exp/lab5/Keyboard Sample Code/Keyboard Sample Code/Keyboard Sample Code/KeyboardConstraints.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'display[4]'. [D:/verilog/hardware_exp/lab5/Keyboard Sample Code/Keyboard Sample Code/Keyboard Sample Code/KeyboardConstraints.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'display[5]'. [D:/verilog/hardware_exp/lab5/Keyboard Sample Code/Keyboard Sample Code/Keyboard Sample Code/KeyboardConstraints.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'display[5]'. [D:/verilog/hardware_exp/lab5/Keyboard Sample Code/Keyboard Sample Code/Keyboard Sample Code/KeyboardConstraints.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'display[6]'. [D:/verilog/hardware_exp/lab5/Keyboard Sample Code/Keyboard Sample Code/Keyboard Sample Code/KeyboardConstraints.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'display[6]'. [D:/verilog/hardware_exp/lab5/Keyboard Sample Code/Keyboard Sample Code/Keyboard Sample Code/KeyboardConstraints.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'digit[0]'. [D:/verilog/hardware_exp/lab5/Keyboard Sample Code/Keyboard Sample Code/Keyboard Sample Code/KeyboardConstraints.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'digit[0]'. [D:/verilog/hardware_exp/lab5/Keyboard Sample Code/Keyboard Sample Code/Keyboard Sample Code/KeyboardConstraints.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'digit[1]'. [D:/verilog/hardware_exp/lab5/Keyboard Sample Code/Keyboard Sample Code/Keyboard Sample Code/KeyboardConstraints.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'digit[1]'. [D:/verilog/hardware_exp/lab5/Keyboard Sample Code/Keyboard Sample Code/Keyboard Sample Code/KeyboardConstraints.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'digit[2]'. [D:/verilog/hardware_exp/lab5/Keyboard Sample Code/Keyboard Sample Code/Keyboard Sample Code/KeyboardConstraints.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'digit[2]'. [D:/verilog/hardware_exp/lab5/Keyboard Sample Code/Keyboard Sample Code/Keyboard Sample Code/KeyboardConstraints.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'digit[3]'. [D:/verilog/hardware_exp/lab5/Keyboard Sample Code/Keyboard Sample Code/Keyboard Sample Code/KeyboardConstraints.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'digit[3]'. [D:/verilog/hardware_exp/lab5/Keyboard Sample Code/Keyboard Sample Code/Keyboard Sample Code/KeyboardConstraints.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'rst'. [D:/verilog/hardware_exp/lab5/Keyboard Sample Code/Keyboard Sample Code/Keyboard Sample Code/KeyboardConstraints.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'rst'. [D:/verilog/hardware_exp/lab5/Keyboard Sample Code/Keyboard Sample Code/Keyboard Sample Code/KeyboardConstraints.xdc:37]
Finished Parsing XDC File [D:/verilog/hardware_exp/lab5/Keyboard Sample Code/Keyboard Sample Code/Keyboard Sample Code/KeyboardConstraints.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/verilog/hardware_exp/lab5/Keyboard Sample Code/Keyboard Sample Code/Keyboard Sample Code/KeyboardConstraints.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/fpga_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/verilog/hardware_exp/lab5/Keyboard Sample Code/Keyboard Sample Code/Keyboard Sample Code/KeyboardConstraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fpga_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fpga_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 762.680 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 762.773 ; gain = 476.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 762.773 ; gain = 476.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for PS2_CLK. (constraint file  d:/verilog/hardware_exp/lab5/fpga/vending_machine/vending_machine.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for PS2_CLK. (constraint file  d:/verilog/hardware_exp/lab5/fpga/vending_machine/vending_machine.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for PS2_DATA. (constraint file  d:/verilog/hardware_exp/lab5/fpga/vending_machine/vending_machine.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for PS2_DATA. (constraint file  d:/verilog/hardware_exp/lab5/fpga/vending_machine/vending_machine.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for V/key_de/inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 762.773 ; gain = 476.137
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "pb_debounced" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'KeyboardDecoder'
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'vending_machine'
INFO: [Synth 8-5544] ROM "next_clk_counter" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_clk_counter" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AN" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                               00 |                               00
         WAIT_FOR_SIGNAL |                               01 |                               01
         GET_SIGNAL_DOWN |                               10 |                               10
            WAIT_RELEASE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'KeyboardDecoder'
WARNING: [Synth 8-327] inferring latch for variable 'coffee_reg' [D:/verilog/hardware_exp/lab5/Lab5_TeamX_Vending_Machine.v:499]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [D:/verilog/hardware_exp/lab5/Lab5_TeamX_Vending_Machine.v:451]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [D:/verilog/hardware_exp/lab5/Lab5_TeamX_Vending_Machine.v:451]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             reset_state |                               00 |                               00
        input_coin_state |                               01 |                               01
          charging_state |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'vending_machine'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [D:/verilog/hardware_exp/lab5/Lab5_TeamX_Vending_Machine.v:451]
WARNING: [Synth 8-327] inferring latch for variable 'coke_reg' [D:/verilog/hardware_exp/lab5/Lab5_TeamX_Vending_Machine.v:498]
WARNING: [Synth 8-327] inferring latch for variable 'oolong_reg' [D:/verilog/hardware_exp/lab5/Lab5_TeamX_Vending_Machine.v:500]
WARNING: [Synth 8-327] inferring latch for variable 'water_reg' [D:/verilog/hardware_exp/lab5/Lab5_TeamX_Vending_Machine.v:501]
WARNING: [Synth 8-327] inferring latch for variable 'next_charged_coin_reg' [D:/verilog/hardware_exp/lab5/Lab5_TeamX_Vending_Machine.v:452]
WARNING: [Synth 8-327] inferring latch for variable 'next_clk_counter_reg' [D:/verilog/hardware_exp/lab5/Lab5_TeamX_Vending_Machine.v:453]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [D:/verilog/hardware_exp/lab5/Lab5_TeamX_Vending_Machine.v:118]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:29 . Memory (MB): peak = 762.773 ; gain = 476.137
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance '_clk_counter' (clock_divider) to '_clk_onepulse'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     27 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 8     
+---Registers : 
	              512 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	               27 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   3 Input     27 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 20    
	   3 Input      7 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	  14 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	   4 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fpga 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 11    
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
Module clock_divider__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module onepulse 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module KeyboardDecoder 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 7     
Module vending_machine 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 8     
+---Registers : 
	               27 Bit    Registers := 1     
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   3 Input     27 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 9     
	   3 Input      7 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	  14 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design fpga has port AN[3] driven by constant 1
WARNING: [Synth 8-3917] design fpga has port AN[2] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:46 . Memory (MB): peak = 762.773 ; gain = 476.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:00:57 . Memory (MB): peak = 768.660 ; gain = 482.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:57 . Memory (MB): peak = 791.602 ; gain = 504.965
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:45 ; elapsed = 00:00:58 . Memory (MB): peak = 807.383 ; gain = 520.746
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:47 ; elapsed = 00:01:00 . Memory (MB): peak = 807.383 ; gain = 520.746
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:01:00 . Memory (MB): peak = 807.383 ; gain = 520.746
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:47 ; elapsed = 00:01:00 . Memory (MB): peak = 807.383 ; gain = 520.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:47 ; elapsed = 00:01:00 . Memory (MB): peak = 807.383 ; gain = 520.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:47 ; elapsed = 00:01:00 . Memory (MB): peak = 807.383 ; gain = 520.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:47 ; elapsed = 00:01:00 . Memory (MB): peak = 807.383 ; gain = 520.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |KeyboardCtrl_0 |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |KeyboardCtrl_0 |     1|
|2     |BUFG           |     1|
|3     |CARRY4         |    17|
|4     |LUT1           |     8|
|5     |LUT2           |    29|
|6     |LUT3           |    13|
|7     |LUT4           |   583|
|8     |LUT5           |    65|
|9     |LUT6           |   230|
|10    |MUXF7          |    70|
|11    |MUXF8          |    32|
|12    |FDCE           |   535|
|13    |FDRE           |   101|
|14    |LD             |    40|
|15    |LDC            |     6|
|16    |LDP            |     1|
|17    |IBUF           |     6|
|18    |OBUF           |    15|
+------+---------------+------+

Report Instance Areas: 
+------+---------------+------------------------------+------+
|      |Instance       |Module                        |Cells |
+------+---------------+------------------------------+------+
|1     |top            |                              |  1764|
|2     |  V            |vending_machine               |  1642|
|3     |    key_de     |KeyboardDecoder               |  1412|
|4     |      op       |onepulse_8                    |     3|
|5     |  _clk_display |clock_divider__parameterized0 |    50|
|6     |  deb_NT10     |debounce                      |     6|
|7     |  deb_NT5      |debounce_0                    |     6|
|8     |  deb_NT50     |debounce_1                    |     6|
|9     |  deb_cancel   |debounce_2                    |     6|
|10    |  deb_reset    |debounce_3                    |     6|
|11    |  one_NT10     |onepulse                      |     2|
|12    |  one_NT5      |onepulse_4                    |     2|
|13    |  one_NT50     |onepulse_5                    |     2|
|14    |  one_cancel   |onepulse_6                    |     2|
|15    |  one_reset    |onepulse_7                    |     3|
+------+---------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:47 ; elapsed = 00:01:00 . Memory (MB): peak = 807.383 ; gain = 520.746
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:00:41 . Memory (MB): peak = 807.383 ; gain = 195.652
Synthesis Optimization Complete : Time (s): cpu = 00:00:47 ; elapsed = 00:01:00 . Memory (MB): peak = 807.383 ; gain = 520.746
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 172 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 27 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 47 instances were transformed.
  LD => LDCE: 13 instances
  LD => LDCE (inverted pins: G): 27 instances
  LDC => LDCE: 6 instances
  LDP => LDPE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
56 Infos, 43 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:01:04 . Memory (MB): peak = 807.383 ; gain = 532.215
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/verilog/hardware_exp/lab5/fpga/vending_machine/vending_machine.runs/synth_1/fpga.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fpga_utilization_synth.rpt -pb fpga_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.129 . Memory (MB): peak = 807.383 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Nov 22 18:29:49 2018...
