!_TAG_FILE_FORMAT	2	/extended format; --format=1 will not append ;" to lines/
!_TAG_FILE_SORTED	1	/0=unsorted, 1=sorted, 2=foldcase/
!_TAG_PROGRAM_AUTHOR	Darren Hiebert	/dhiebert@users.sourceforge.net/
!_TAG_PROGRAM_NAME	Exuberant Ctags	//
!_TAG_PROGRAM_URL	http://ctags.sourceforge.net	/official site/
!_TAG_PROGRAM_VERSION	5.8	//
A1	include/MKL25Z4.h	/^  uint8_t A1;                                      \/**< I2C Address Register 1, offset: 0x0 *\/$/;"	m	struct:I2C_MemMap	access:public
A2	include/MKL25Z4.h	/^  uint8_t A2;                                      \/**< I2C Address Register 2, offset: 0x9 *\/$/;"	m	struct:I2C_MemMap	access:public
ACTLR	include/MKL25Z4.h	/^  uint32_t ACTLR;                                  \/**< Auxiliary Control Register,, offset: 0x8 *\/$/;"	m	struct:SCB_MemMap	access:public
ADC0_BASE_PTR	include/MKL25Z4.h	403;"	d
ADC0_CFG1	include/MKL25Z4.h	421;"	d
ADC0_CFG2	include/MKL25Z4.h	422;"	d
ADC0_CLM0	include/MKL25Z4.h	445;"	d
ADC0_CLM1	include/MKL25Z4.h	444;"	d
ADC0_CLM2	include/MKL25Z4.h	443;"	d
ADC0_CLM3	include/MKL25Z4.h	442;"	d
ADC0_CLM4	include/MKL25Z4.h	441;"	d
ADC0_CLMD	include/MKL25Z4.h	439;"	d
ADC0_CLMS	include/MKL25Z4.h	440;"	d
ADC0_CLP0	include/MKL25Z4.h	438;"	d
ADC0_CLP1	include/MKL25Z4.h	437;"	d
ADC0_CLP2	include/MKL25Z4.h	436;"	d
ADC0_CLP3	include/MKL25Z4.h	435;"	d
ADC0_CLP4	include/MKL25Z4.h	434;"	d
ADC0_CLPD	include/MKL25Z4.h	432;"	d
ADC0_CLPS	include/MKL25Z4.h	433;"	d
ADC0_CV1	include/MKL25Z4.h	425;"	d
ADC0_CV2	include/MKL25Z4.h	426;"	d
ADC0_MG	include/MKL25Z4.h	431;"	d
ADC0_OFS	include/MKL25Z4.h	429;"	d
ADC0_PG	include/MKL25Z4.h	430;"	d
ADC0_R	include/MKL25Z4.h	449;"	d
ADC0_RA	include/MKL25Z4.h	423;"	d
ADC0_RB	include/MKL25Z4.h	424;"	d
ADC0_SC1	include/MKL25Z4.h	448;"	d
ADC0_SC1A	include/MKL25Z4.h	419;"	d
ADC0_SC1B	include/MKL25Z4.h	420;"	d
ADC0_SC2	include/MKL25Z4.h	427;"	d
ADC0_SC3	include/MKL25Z4.h	428;"	d
ADC_BASE_PTRS	include/MKL25Z4.h	405;"	d
ADC_CFG1_ADICLK	include/MKL25Z4.h	266;"	d
ADC_CFG1_ADICLK_MASK	include/MKL25Z4.h	264;"	d
ADC_CFG1_ADICLK_SHIFT	include/MKL25Z4.h	265;"	d
ADC_CFG1_ADIV	include/MKL25Z4.h	274;"	d
ADC_CFG1_ADIV_MASK	include/MKL25Z4.h	272;"	d
ADC_CFG1_ADIV_SHIFT	include/MKL25Z4.h	273;"	d
ADC_CFG1_ADLPC_MASK	include/MKL25Z4.h	275;"	d
ADC_CFG1_ADLPC_SHIFT	include/MKL25Z4.h	276;"	d
ADC_CFG1_ADLSMP_MASK	include/MKL25Z4.h	270;"	d
ADC_CFG1_ADLSMP_SHIFT	include/MKL25Z4.h	271;"	d
ADC_CFG1_MODE	include/MKL25Z4.h	269;"	d
ADC_CFG1_MODE_MASK	include/MKL25Z4.h	267;"	d
ADC_CFG1_MODE_SHIFT	include/MKL25Z4.h	268;"	d
ADC_CFG1_REG	include/MKL25Z4.h	214;"	d
ADC_CFG2_ADACKEN_MASK	include/MKL25Z4.h	283;"	d
ADC_CFG2_ADACKEN_SHIFT	include/MKL25Z4.h	284;"	d
ADC_CFG2_ADHSC_MASK	include/MKL25Z4.h	281;"	d
ADC_CFG2_ADHSC_SHIFT	include/MKL25Z4.h	282;"	d
ADC_CFG2_ADLSTS	include/MKL25Z4.h	280;"	d
ADC_CFG2_ADLSTS_MASK	include/MKL25Z4.h	278;"	d
ADC_CFG2_ADLSTS_SHIFT	include/MKL25Z4.h	279;"	d
ADC_CFG2_MUXSEL_MASK	include/MKL25Z4.h	285;"	d
ADC_CFG2_MUXSEL_SHIFT	include/MKL25Z4.h	286;"	d
ADC_CFG2_REG	include/MKL25Z4.h	215;"	d
ADC_CLM0_CLM0	include/MKL25Z4.h	394;"	d
ADC_CLM0_CLM0_MASK	include/MKL25Z4.h	392;"	d
ADC_CLM0_CLM0_SHIFT	include/MKL25Z4.h	393;"	d
ADC_CLM0_REG	include/MKL25Z4.h	237;"	d
ADC_CLM1_CLM1	include/MKL25Z4.h	390;"	d
ADC_CLM1_CLM1_MASK	include/MKL25Z4.h	388;"	d
ADC_CLM1_CLM1_SHIFT	include/MKL25Z4.h	389;"	d
ADC_CLM1_REG	include/MKL25Z4.h	236;"	d
ADC_CLM2_CLM2	include/MKL25Z4.h	386;"	d
ADC_CLM2_CLM2_MASK	include/MKL25Z4.h	384;"	d
ADC_CLM2_CLM2_SHIFT	include/MKL25Z4.h	385;"	d
ADC_CLM2_REG	include/MKL25Z4.h	235;"	d
ADC_CLM3_CLM3	include/MKL25Z4.h	382;"	d
ADC_CLM3_CLM3_MASK	include/MKL25Z4.h	380;"	d
ADC_CLM3_CLM3_SHIFT	include/MKL25Z4.h	381;"	d
ADC_CLM3_REG	include/MKL25Z4.h	234;"	d
ADC_CLM4_CLM4	include/MKL25Z4.h	378;"	d
ADC_CLM4_CLM4_MASK	include/MKL25Z4.h	376;"	d
ADC_CLM4_CLM4_SHIFT	include/MKL25Z4.h	377;"	d
ADC_CLM4_REG	include/MKL25Z4.h	233;"	d
ADC_CLMD_CLMD	include/MKL25Z4.h	370;"	d
ADC_CLMD_CLMD_MASK	include/MKL25Z4.h	368;"	d
ADC_CLMD_CLMD_SHIFT	include/MKL25Z4.h	369;"	d
ADC_CLMD_REG	include/MKL25Z4.h	231;"	d
ADC_CLMS_CLMS	include/MKL25Z4.h	374;"	d
ADC_CLMS_CLMS_MASK	include/MKL25Z4.h	372;"	d
ADC_CLMS_CLMS_SHIFT	include/MKL25Z4.h	373;"	d
ADC_CLMS_REG	include/MKL25Z4.h	232;"	d
ADC_CLP0_CLP0	include/MKL25Z4.h	366;"	d
ADC_CLP0_CLP0_MASK	include/MKL25Z4.h	364;"	d
ADC_CLP0_CLP0_SHIFT	include/MKL25Z4.h	365;"	d
ADC_CLP0_REG	include/MKL25Z4.h	230;"	d
ADC_CLP1_CLP1	include/MKL25Z4.h	362;"	d
ADC_CLP1_CLP1_MASK	include/MKL25Z4.h	360;"	d
ADC_CLP1_CLP1_SHIFT	include/MKL25Z4.h	361;"	d
ADC_CLP1_REG	include/MKL25Z4.h	229;"	d
ADC_CLP2_CLP2	include/MKL25Z4.h	358;"	d
ADC_CLP2_CLP2_MASK	include/MKL25Z4.h	356;"	d
ADC_CLP2_CLP2_SHIFT	include/MKL25Z4.h	357;"	d
ADC_CLP2_REG	include/MKL25Z4.h	228;"	d
ADC_CLP3_CLP3	include/MKL25Z4.h	354;"	d
ADC_CLP3_CLP3_MASK	include/MKL25Z4.h	352;"	d
ADC_CLP3_CLP3_SHIFT	include/MKL25Z4.h	353;"	d
ADC_CLP3_REG	include/MKL25Z4.h	227;"	d
ADC_CLP4_CLP4	include/MKL25Z4.h	350;"	d
ADC_CLP4_CLP4_MASK	include/MKL25Z4.h	348;"	d
ADC_CLP4_CLP4_SHIFT	include/MKL25Z4.h	349;"	d
ADC_CLP4_REG	include/MKL25Z4.h	226;"	d
ADC_CLPD_CLPD	include/MKL25Z4.h	342;"	d
ADC_CLPD_CLPD_MASK	include/MKL25Z4.h	340;"	d
ADC_CLPD_CLPD_SHIFT	include/MKL25Z4.h	341;"	d
ADC_CLPD_REG	include/MKL25Z4.h	224;"	d
ADC_CLPS_CLPS	include/MKL25Z4.h	346;"	d
ADC_CLPS_CLPS_MASK	include/MKL25Z4.h	344;"	d
ADC_CLPS_CLPS_SHIFT	include/MKL25Z4.h	345;"	d
ADC_CLPS_REG	include/MKL25Z4.h	225;"	d
ADC_CV1_CV	include/MKL25Z4.h	294;"	d
ADC_CV1_CV_MASK	include/MKL25Z4.h	292;"	d
ADC_CV1_CV_SHIFT	include/MKL25Z4.h	293;"	d
ADC_CV1_REG	include/MKL25Z4.h	217;"	d
ADC_CV2_CV	include/MKL25Z4.h	298;"	d
ADC_CV2_CV_MASK	include/MKL25Z4.h	296;"	d
ADC_CV2_CV_SHIFT	include/MKL25Z4.h	297;"	d
ADC_CV2_REG	include/MKL25Z4.h	218;"	d
ADC_MG_MG	include/MKL25Z4.h	338;"	d
ADC_MG_MG_MASK	include/MKL25Z4.h	336;"	d
ADC_MG_MG_SHIFT	include/MKL25Z4.h	337;"	d
ADC_MG_REG	include/MKL25Z4.h	223;"	d
ADC_MemMap	include/MKL25Z4.h	/^typedef struct ADC_MemMap {$/;"	s
ADC_MemMap::CFG1	include/MKL25Z4.h	/^  uint32_t CFG1;                                   \/**< ADC Configuration Register 1, offset: 0x8 *\/$/;"	m	struct:ADC_MemMap	access:public
ADC_MemMap::CFG2	include/MKL25Z4.h	/^  uint32_t CFG2;                                   \/**< ADC Configuration Register 2, offset: 0xC *\/$/;"	m	struct:ADC_MemMap	access:public
ADC_MemMap::CLM0	include/MKL25Z4.h	/^  uint32_t CLM0;                                   \/**< ADC Minus-Side General Calibration Value Register, offset: 0x6C *\/$/;"	m	struct:ADC_MemMap	access:public
ADC_MemMap::CLM1	include/MKL25Z4.h	/^  uint32_t CLM1;                                   \/**< ADC Minus-Side General Calibration Value Register, offset: 0x68 *\/$/;"	m	struct:ADC_MemMap	access:public
ADC_MemMap::CLM2	include/MKL25Z4.h	/^  uint32_t CLM2;                                   \/**< ADC Minus-Side General Calibration Value Register, offset: 0x64 *\/$/;"	m	struct:ADC_MemMap	access:public
ADC_MemMap::CLM3	include/MKL25Z4.h	/^  uint32_t CLM3;                                   \/**< ADC Minus-Side General Calibration Value Register, offset: 0x60 *\/$/;"	m	struct:ADC_MemMap	access:public
ADC_MemMap::CLM4	include/MKL25Z4.h	/^  uint32_t CLM4;                                   \/**< ADC Minus-Side General Calibration Value Register, offset: 0x5C *\/$/;"	m	struct:ADC_MemMap	access:public
ADC_MemMap::CLMD	include/MKL25Z4.h	/^  uint32_t CLMD;                                   \/**< ADC Minus-Side General Calibration Value Register, offset: 0x54 *\/$/;"	m	struct:ADC_MemMap	access:public
ADC_MemMap::CLMS	include/MKL25Z4.h	/^  uint32_t CLMS;                                   \/**< ADC Minus-Side General Calibration Value Register, offset: 0x58 *\/$/;"	m	struct:ADC_MemMap	access:public
ADC_MemMap::CLP0	include/MKL25Z4.h	/^  uint32_t CLP0;                                   \/**< ADC Plus-Side General Calibration Value Register, offset: 0x4C *\/$/;"	m	struct:ADC_MemMap	access:public
ADC_MemMap::CLP1	include/MKL25Z4.h	/^  uint32_t CLP1;                                   \/**< ADC Plus-Side General Calibration Value Register, offset: 0x48 *\/$/;"	m	struct:ADC_MemMap	access:public
ADC_MemMap::CLP2	include/MKL25Z4.h	/^  uint32_t CLP2;                                   \/**< ADC Plus-Side General Calibration Value Register, offset: 0x44 *\/$/;"	m	struct:ADC_MemMap	access:public
ADC_MemMap::CLP3	include/MKL25Z4.h	/^  uint32_t CLP3;                                   \/**< ADC Plus-Side General Calibration Value Register, offset: 0x40 *\/$/;"	m	struct:ADC_MemMap	access:public
ADC_MemMap::CLP4	include/MKL25Z4.h	/^  uint32_t CLP4;                                   \/**< ADC Plus-Side General Calibration Value Register, offset: 0x3C *\/$/;"	m	struct:ADC_MemMap	access:public
ADC_MemMap::CLPD	include/MKL25Z4.h	/^  uint32_t CLPD;                                   \/**< ADC Plus-Side General Calibration Value Register, offset: 0x34 *\/$/;"	m	struct:ADC_MemMap	access:public
ADC_MemMap::CLPS	include/MKL25Z4.h	/^  uint32_t CLPS;                                   \/**< ADC Plus-Side General Calibration Value Register, offset: 0x38 *\/$/;"	m	struct:ADC_MemMap	access:public
ADC_MemMap::CV1	include/MKL25Z4.h	/^  uint32_t CV1;                                    \/**< Compare Value Registers, offset: 0x18 *\/$/;"	m	struct:ADC_MemMap	access:public
ADC_MemMap::CV2	include/MKL25Z4.h	/^  uint32_t CV2;                                    \/**< Compare Value Registers, offset: 0x1C *\/$/;"	m	struct:ADC_MemMap	access:public
ADC_MemMap::MG	include/MKL25Z4.h	/^  uint32_t MG;                                     \/**< ADC Minus-Side Gain Register, offset: 0x30 *\/$/;"	m	struct:ADC_MemMap	access:public
ADC_MemMap::OFS	include/MKL25Z4.h	/^  uint32_t OFS;                                    \/**< ADC Offset Correction Register, offset: 0x28 *\/$/;"	m	struct:ADC_MemMap	access:public
ADC_MemMap::PG	include/MKL25Z4.h	/^  uint32_t PG;                                     \/**< ADC Plus-Side Gain Register, offset: 0x2C *\/$/;"	m	struct:ADC_MemMap	access:public
ADC_MemMap::R	include/MKL25Z4.h	/^  uint32_t R[2];                                   \/**< ADC Data Result Register, array offset: 0x10, array step: 0x4 *\/$/;"	m	struct:ADC_MemMap	access:public
ADC_MemMap::RESERVED_0	include/MKL25Z4.h	/^  uint8_t RESERVED_0[4];$/;"	m	struct:ADC_MemMap	access:public
ADC_MemMap::SC1	include/MKL25Z4.h	/^  uint32_t SC1[2];                                 \/**< ADC Status and Control Registers 1, array offset: 0x0, array step: 0x4 *\/$/;"	m	struct:ADC_MemMap	access:public
ADC_MemMap::SC2	include/MKL25Z4.h	/^  uint32_t SC2;                                    \/**< Status and Control Register 2, offset: 0x20 *\/$/;"	m	struct:ADC_MemMap	access:public
ADC_MemMap::SC3	include/MKL25Z4.h	/^  uint32_t SC3;                                    \/**< Status and Control Register 3, offset: 0x24 *\/$/;"	m	struct:ADC_MemMap	access:public
ADC_MemMapPtr	include/MKL25Z4.h	/^} volatile *ADC_MemMapPtr;$/;"	t
ADC_OFS_OFS	include/MKL25Z4.h	330;"	d
ADC_OFS_OFS_MASK	include/MKL25Z4.h	328;"	d
ADC_OFS_OFS_SHIFT	include/MKL25Z4.h	329;"	d
ADC_OFS_REG	include/MKL25Z4.h	221;"	d
ADC_PG_PG	include/MKL25Z4.h	334;"	d
ADC_PG_PG_MASK	include/MKL25Z4.h	332;"	d
ADC_PG_PG_SHIFT	include/MKL25Z4.h	333;"	d
ADC_PG_REG	include/MKL25Z4.h	222;"	d
ADC_R_D	include/MKL25Z4.h	290;"	d
ADC_R_D_MASK	include/MKL25Z4.h	288;"	d
ADC_R_D_SHIFT	include/MKL25Z4.h	289;"	d
ADC_R_REG	include/MKL25Z4.h	216;"	d
ADC_SC1_ADCH	include/MKL25Z4.h	256;"	d
ADC_SC1_ADCH_MASK	include/MKL25Z4.h	254;"	d
ADC_SC1_ADCH_SHIFT	include/MKL25Z4.h	255;"	d
ADC_SC1_AIEN_MASK	include/MKL25Z4.h	259;"	d
ADC_SC1_AIEN_SHIFT	include/MKL25Z4.h	260;"	d
ADC_SC1_COCO_MASK	include/MKL25Z4.h	261;"	d
ADC_SC1_COCO_SHIFT	include/MKL25Z4.h	262;"	d
ADC_SC1_DIFF_MASK	include/MKL25Z4.h	257;"	d
ADC_SC1_DIFF_SHIFT	include/MKL25Z4.h	258;"	d
ADC_SC1_REG	include/MKL25Z4.h	213;"	d
ADC_SC2_ACFE_MASK	include/MKL25Z4.h	309;"	d
ADC_SC2_ACFE_SHIFT	include/MKL25Z4.h	310;"	d
ADC_SC2_ACFGT_MASK	include/MKL25Z4.h	307;"	d
ADC_SC2_ACFGT_SHIFT	include/MKL25Z4.h	308;"	d
ADC_SC2_ACREN_MASK	include/MKL25Z4.h	305;"	d
ADC_SC2_ACREN_SHIFT	include/MKL25Z4.h	306;"	d
ADC_SC2_ADACT_MASK	include/MKL25Z4.h	313;"	d
ADC_SC2_ADACT_SHIFT	include/MKL25Z4.h	314;"	d
ADC_SC2_ADTRG_MASK	include/MKL25Z4.h	311;"	d
ADC_SC2_ADTRG_SHIFT	include/MKL25Z4.h	312;"	d
ADC_SC2_DMAEN_MASK	include/MKL25Z4.h	303;"	d
ADC_SC2_DMAEN_SHIFT	include/MKL25Z4.h	304;"	d
ADC_SC2_REFSEL	include/MKL25Z4.h	302;"	d
ADC_SC2_REFSEL_MASK	include/MKL25Z4.h	300;"	d
ADC_SC2_REFSEL_SHIFT	include/MKL25Z4.h	301;"	d
ADC_SC2_REG	include/MKL25Z4.h	219;"	d
ADC_SC3_ADCO_MASK	include/MKL25Z4.h	321;"	d
ADC_SC3_ADCO_SHIFT	include/MKL25Z4.h	322;"	d
ADC_SC3_AVGE_MASK	include/MKL25Z4.h	319;"	d
ADC_SC3_AVGE_SHIFT	include/MKL25Z4.h	320;"	d
ADC_SC3_AVGS	include/MKL25Z4.h	318;"	d
ADC_SC3_AVGS_MASK	include/MKL25Z4.h	316;"	d
ADC_SC3_AVGS_SHIFT	include/MKL25Z4.h	317;"	d
ADC_SC3_CALF_MASK	include/MKL25Z4.h	323;"	d
ADC_SC3_CALF_SHIFT	include/MKL25Z4.h	324;"	d
ADC_SC3_CAL_MASK	include/MKL25Z4.h	325;"	d
ADC_SC3_CAL_SHIFT	include/MKL25Z4.h	326;"	d
ADC_SC3_REG	include/MKL25Z4.h	220;"	d
ADDINFO	include/MKL25Z4.h	/^  uint8_t ADDINFO;                                 \/**< Peripheral Additional Info register, offset: 0xC *\/$/;"	m	struct:USB_MemMap	access:public
ADDR	include/MKL25Z4.h	/^  uint8_t ADDR;                                    \/**< Address register, offset: 0x98 *\/$/;"	m	struct:USB_MemMap	access:public
AIRCR	include/MKL25Z4.h	/^  uint32_t AIRCR;                                  \/**< Application Interrupt and Reset Control Register, offset: 0xD0C *\/$/;"	m	struct:SCB_MemMap	access:public
ARM_DEBUG	Makefile	/^ARM_DEBUG=-gdwarf-2 -g3$/;"	m
ARM_FLAGS	Makefile	/^ARM_FLAGS=-O0 -Wall $/;"	m
ARM_INTERRUPT_LEVEL_BITS	include/arm_cm0.h	12;"	d
ATCVH	include/MKL25Z4.h	/^  uint8_t ATCVH;                                   \/**< MCG Auto Trim Compare Value High Register, offset: 0xA *\/$/;"	m	struct:MCG_MemMap	access:public
ATCVL	include/MKL25Z4.h	/^  uint8_t ATCVL;                                   \/**< MCG Auto Trim Compare Value Low Register, offset: 0xB *\/$/;"	m	struct:MCG_MemMap	access:public
AUTHSTAT	include/MKL25Z4.h	/^  uint32_t AUTHSTAT;                               \/**< Authentication Status Register, offset: 0xFB8 *\/$/;"	m	struct:MTB_MemMap	access:public
BACKKEY0	include/MKL25Z4.h	/^  uint8_t BACKKEY0;                                \/**< Backdoor Comparison Key 0., offset: 0x3 *\/$/;"	m	struct:NV_MemMap	access:public
BACKKEY1	include/MKL25Z4.h	/^  uint8_t BACKKEY1;                                \/**< Backdoor Comparison Key 1., offset: 0x2 *\/$/;"	m	struct:NV_MemMap	access:public
BACKKEY2	include/MKL25Z4.h	/^  uint8_t BACKKEY2;                                \/**< Backdoor Comparison Key 2., offset: 0x1 *\/$/;"	m	struct:NV_MemMap	access:public
BACKKEY3	include/MKL25Z4.h	/^  uint8_t BACKKEY3;                                \/**< Backdoor Comparison Key 3., offset: 0x0 *\/$/;"	m	struct:NV_MemMap	access:public
BACKKEY4	include/MKL25Z4.h	/^  uint8_t BACKKEY4;                                \/**< Backdoor Comparison Key 4., offset: 0x7 *\/$/;"	m	struct:NV_MemMap	access:public
BACKKEY5	include/MKL25Z4.h	/^  uint8_t BACKKEY5;                                \/**< Backdoor Comparison Key 5., offset: 0x6 *\/$/;"	m	struct:NV_MemMap	access:public
BACKKEY6	include/MKL25Z4.h	/^  uint8_t BACKKEY6;                                \/**< Backdoor Comparison Key 6., offset: 0x5 *\/$/;"	m	struct:NV_MemMap	access:public
BACKKEY7	include/MKL25Z4.h	/^  uint8_t BACKKEY7;                                \/**< Backdoor Comparison Key 7., offset: 0x4 *\/$/;"	m	struct:NV_MemMap	access:public
BASE	include/MKL25Z4.h	/^  uint32_t BASE;                                   \/**< MTB Base Register, offset: 0xC *\/$/;"	m	struct:MTB_MemMap	access:public
BDH	include/MKL25Z4.h	/^  uint8_t BDH;                                     \/**< UART Baud Rate Register High, offset: 0x0 *\/$/;"	m	struct:UART0_MemMap	access:public
BDH	include/MKL25Z4.h	/^  uint8_t BDH;                                     \/**< UART Baud Rate Register: High, offset: 0x0 *\/$/;"	m	struct:UART_MemMap	access:public
BDL	include/MKL25Z4.h	/^  uint8_t BDL;                                     \/**< UART Baud Rate Register Low, offset: 0x1 *\/$/;"	m	struct:UART0_MemMap	access:public
BDL	include/MKL25Z4.h	/^  uint8_t BDL;                                     \/**< UART Baud Rate Register: Low, offset: 0x1 *\/$/;"	m	struct:UART_MemMap	access:public
BDTPAGE1	include/MKL25Z4.h	/^  uint8_t BDTPAGE1;                                \/**< BDT Page Register 1, offset: 0x9C *\/$/;"	m	struct:USB_MemMap	access:public
BDTPAGE2	include/MKL25Z4.h	/^  uint8_t BDTPAGE2;                                \/**< BDT Page Register 2, offset: 0xB0 *\/$/;"	m	struct:USB_MemMap	access:public
BDTPAGE3	include/MKL25Z4.h	/^  uint8_t BDTPAGE3;                                \/**< BDT Page Register 3, offset: 0xB4 *\/$/;"	m	struct:USB_MemMap	access:public
BLUE	src/main.c	73;"	d	file:
BLUE_LED	src/main.c	5;"	d	file:
BP_BASE_PTR	include/MKL25Z4.h	538;"	d
BP_BASE_PTRS	include/MKL25Z4.h	540;"	d
BP_CID0	include/MKL25Z4.h	565;"	d
BP_CID0_REG	include/MKL25Z4.h	511;"	d
BP_CID1	include/MKL25Z4.h	566;"	d
BP_CID1_REG	include/MKL25Z4.h	512;"	d
BP_CID2	include/MKL25Z4.h	567;"	d
BP_CID2_REG	include/MKL25Z4.h	513;"	d
BP_CID3	include/MKL25Z4.h	568;"	d
BP_CID3_REG	include/MKL25Z4.h	514;"	d
BP_COMP	include/MKL25Z4.h	571;"	d
BP_COMP0	include/MKL25Z4.h	555;"	d
BP_COMP1	include/MKL25Z4.h	556;"	d
BP_COMP_REG	include/MKL25Z4.h	502;"	d
BP_CTRL	include/MKL25Z4.h	554;"	d
BP_CTRL_REG	include/MKL25Z4.h	501;"	d
BP_MemMap	include/MKL25Z4.h	/^typedef struct BP_MemMap {$/;"	s
BP_MemMap::CID0	include/MKL25Z4.h	/^  uint32_t CID0;                                   \/**< Component Identification Register 0., offset: 0xFF0 *\/$/;"	m	struct:BP_MemMap	access:public
BP_MemMap::CID1	include/MKL25Z4.h	/^  uint32_t CID1;                                   \/**< Component Identification Register 1., offset: 0xFF4 *\/$/;"	m	struct:BP_MemMap	access:public
BP_MemMap::CID2	include/MKL25Z4.h	/^  uint32_t CID2;                                   \/**< Component Identification Register 2., offset: 0xFF8 *\/$/;"	m	struct:BP_MemMap	access:public
BP_MemMap::CID3	include/MKL25Z4.h	/^  uint32_t CID3;                                   \/**< Component Identification Register 3., offset: 0xFFC *\/$/;"	m	struct:BP_MemMap	access:public
BP_MemMap::COMP	include/MKL25Z4.h	/^  uint32_t COMP[2];                                \/**< FlashPatch Comparator Register 0..FlashPatch Comparator Register 1, array offset: 0x8, array step: 0x4 *\/$/;"	m	struct:BP_MemMap	access:public
BP_MemMap::CTRL	include/MKL25Z4.h	/^  uint32_t CTRL;                                   \/**< FlashPatch Control Register, offset: 0x0 *\/$/;"	m	struct:BP_MemMap	access:public
BP_MemMap::PID0	include/MKL25Z4.h	/^  uint32_t PID0;                                   \/**< Peripheral Identification Register 0., offset: 0xFE0 *\/$/;"	m	struct:BP_MemMap	access:public
BP_MemMap::PID1	include/MKL25Z4.h	/^  uint32_t PID1;                                   \/**< Peripheral Identification Register 1., offset: 0xFE4 *\/$/;"	m	struct:BP_MemMap	access:public
BP_MemMap::PID2	include/MKL25Z4.h	/^  uint32_t PID2;                                   \/**< Peripheral Identification Register 2., offset: 0xFE8 *\/$/;"	m	struct:BP_MemMap	access:public
BP_MemMap::PID3	include/MKL25Z4.h	/^  uint32_t PID3;                                   \/**< Peripheral Identification Register 3., offset: 0xFEC *\/$/;"	m	struct:BP_MemMap	access:public
BP_MemMap::PID4	include/MKL25Z4.h	/^  uint32_t PID4;                                   \/**< Peripheral Identification Register 4., offset: 0xFD0 *\/$/;"	m	struct:BP_MemMap	access:public
BP_MemMap::PID5	include/MKL25Z4.h	/^  uint32_t PID5;                                   \/**< Peripheral Identification Register 5., offset: 0xFD4 *\/$/;"	m	struct:BP_MemMap	access:public
BP_MemMap::PID6	include/MKL25Z4.h	/^  uint32_t PID6;                                   \/**< Peripheral Identification Register 6., offset: 0xFD8 *\/$/;"	m	struct:BP_MemMap	access:public
BP_MemMap::PID7	include/MKL25Z4.h	/^  uint32_t PID7;                                   \/**< Peripheral Identification Register 7., offset: 0xFDC *\/$/;"	m	struct:BP_MemMap	access:public
BP_MemMap::RESERVED_0	include/MKL25Z4.h	/^  uint8_t RESERVED_0[4];$/;"	m	struct:BP_MemMap	access:public
BP_MemMap::RESERVED_1	include/MKL25Z4.h	/^  uint8_t RESERVED_1[4032];$/;"	m	struct:BP_MemMap	access:public
BP_MemMapPtr	include/MKL25Z4.h	/^} volatile *BP_MemMapPtr;$/;"	t
BP_PID0	include/MKL25Z4.h	561;"	d
BP_PID0_REG	include/MKL25Z4.h	507;"	d
BP_PID1	include/MKL25Z4.h	562;"	d
BP_PID1_REG	include/MKL25Z4.h	508;"	d
BP_PID2	include/MKL25Z4.h	563;"	d
BP_PID2_REG	include/MKL25Z4.h	509;"	d
BP_PID3	include/MKL25Z4.h	564;"	d
BP_PID3_REG	include/MKL25Z4.h	510;"	d
BP_PID4	include/MKL25Z4.h	557;"	d
BP_PID4_REG	include/MKL25Z4.h	503;"	d
BP_PID5	include/MKL25Z4.h	558;"	d
BP_PID5_REG	include/MKL25Z4.h	504;"	d
BP_PID6	include/MKL25Z4.h	559;"	d
BP_PID6_REG	include/MKL25Z4.h	505;"	d
BP_PID7	include/MKL25Z4.h	560;"	d
BP_PID7_REG	include/MKL25Z4.h	506;"	d
BR	include/MKL25Z4.h	/^  uint8_t BR;                                      \/**< SPI baud rate register, offset: 0x2 *\/$/;"	m	struct:SPI_MemMap	access:public
C0	include/MKL25Z4.h	/^  uint8_t C0;                                      \/**< DAC Control Register, offset: 0x21 *\/$/;"	m	struct:DAC_MemMap	access:public
C1	include/MKL25Z4.h	/^  uint8_t C1;                                      \/**< DAC Control Register 1, offset: 0x22 *\/$/;"	m	struct:DAC_MemMap	access:public
C1	include/MKL25Z4.h	/^  uint8_t C1;                                      \/**< I2C Control Register 1, offset: 0x2 *\/$/;"	m	struct:I2C_MemMap	access:public
C1	include/MKL25Z4.h	/^  uint8_t C1;                                      \/**< MCG Control 1 Register, offset: 0x0 *\/$/;"	m	struct:MCG_MemMap	access:public
C1	include/MKL25Z4.h	/^  uint8_t C1;                                      \/**< SPI control register 1, offset: 0x0 *\/$/;"	m	struct:SPI_MemMap	access:public
C1	include/MKL25Z4.h	/^  uint8_t C1;                                      \/**< UART Control Register 1, offset: 0x2 *\/$/;"	m	struct:UART0_MemMap	access:public
C1	include/MKL25Z4.h	/^  uint8_t C1;                                      \/**< UART Control Register 1, offset: 0x2 *\/$/;"	m	struct:UART_MemMap	access:public
C10	include/MKL25Z4.h	/^  uint8_t C10;                                     \/**< MCG Control 10 Register, offset: 0xF *\/$/;"	m	struct:MCG_MemMap	access:public
C2	include/MKL25Z4.h	/^  uint8_t C2;                                      \/**< DAC Control Register 2, offset: 0x23 *\/$/;"	m	struct:DAC_MemMap	access:public
C2	include/MKL25Z4.h	/^  uint8_t C2;                                      \/**< I2C Control Register 2, offset: 0x5 *\/$/;"	m	struct:I2C_MemMap	access:public
C2	include/MKL25Z4.h	/^  uint8_t C2;                                      \/**< MCG Control 2 Register, offset: 0x1 *\/$/;"	m	struct:MCG_MemMap	access:public
C2	include/MKL25Z4.h	/^  uint8_t C2;                                      \/**< SPI control register 2, offset: 0x1 *\/$/;"	m	struct:SPI_MemMap	access:public
C2	include/MKL25Z4.h	/^  uint8_t C2;                                      \/**< UART Control Register 2, offset: 0x3 *\/$/;"	m	struct:UART0_MemMap	access:public
C2	include/MKL25Z4.h	/^  uint8_t C2;                                      \/**< UART Control Register 2, offset: 0x3 *\/$/;"	m	struct:UART_MemMap	access:public
C3	include/MKL25Z4.h	/^  uint8_t C3;                                      \/**< MCG Control 3 Register, offset: 0x2 *\/$/;"	m	struct:MCG_MemMap	access:public
C3	include/MKL25Z4.h	/^  uint8_t C3;                                      \/**< UART Control Register 3, offset: 0x6 *\/$/;"	m	struct:UART0_MemMap	access:public
C3	include/MKL25Z4.h	/^  uint8_t C3;                                      \/**< UART Control Register 3, offset: 0x6 *\/$/;"	m	struct:UART_MemMap	access:public
C4	include/MKL25Z4.h	/^  uint8_t C4;                                      \/**< MCG Control 4 Register, offset: 0x3 *\/$/;"	m	struct:MCG_MemMap	access:public
C4	include/MKL25Z4.h	/^  uint8_t C4;                                      \/**< UART Control Register 4, offset: 0x8 *\/$/;"	m	struct:UART_MemMap	access:public
C4	include/MKL25Z4.h	/^  uint8_t C4;                                      \/**< UART Control Register 4, offset: 0xA *\/$/;"	m	struct:UART0_MemMap	access:public
C5	include/MKL25Z4.h	/^  uint8_t C5;                                      \/**< MCG Control 5 Register, offset: 0x4 *\/$/;"	m	struct:MCG_MemMap	access:public
C5	include/MKL25Z4.h	/^  uint8_t C5;                                      \/**< UART Control Register 5, offset: 0xB *\/$/;"	m	struct:UART0_MemMap	access:public
C6	include/MKL25Z4.h	/^  uint8_t C6;                                      \/**< MCG Control 6 Register, offset: 0x5 *\/$/;"	m	struct:MCG_MemMap	access:public
C7	include/MKL25Z4.h	/^  uint8_t C7;                                      \/**< MCG Control 7 Register, offset: 0xC *\/$/;"	m	struct:MCG_MemMap	access:public
C8	include/MKL25Z4.h	/^  uint8_t C8;                                      \/**< MCG Control 8 Register, offset: 0xD *\/$/;"	m	struct:MCG_MemMap	access:public
C9	include/MKL25Z4.h	/^  uint8_t C9;                                      \/**< MCG Control 9 Register, offset: 0xE *\/$/;"	m	struct:MCG_MemMap	access:public
CALIB	include/MKL25Z4.h	/^  uint32_t CALIB;                                  \/**< SysTick Calibration Value Register, offset: 0xC *\/$/;"	m	struct:SysTick_MemMap	access:public
CC	Makefile	/^CC=$(CROSS)gcc$/;"	m
CCR	include/MKL25Z4.h	/^  uint32_t CCR;                                    \/**< Configuration and Control Register, offset: 0xD14 *\/$/;"	m	struct:SCB_MemMap	access:public
CFG1	include/MKL25Z4.h	/^  uint32_t CFG1;                                   \/**< ADC Configuration Register 1, offset: 0x8 *\/$/;"	m	struct:ADC_MemMap	access:public
CFG2	include/MKL25Z4.h	/^  uint32_t CFG2;                                   \/**< ADC Configuration Register 2, offset: 0xC *\/$/;"	m	struct:ADC_MemMap	access:public
CFLAGS	Makefile	/^CFLAGS=$(foreach dir,$(DIRS),-I$(dir))$/;"	m
CHANNEL	include/MKL25Z4.h	/^  } CHANNEL[2];$/;"	m	struct:PIT_MemMap	typeref:struct:PIT_MemMap::__anon10	access:public
CHCFG	include/MKL25Z4.h	/^  uint8_t CHCFG[4];                                \/**< Channel Configuration register, array offset: 0x0, array step: 0x1 *\/$/;"	m	struct:DMAMUX_MemMap	access:public
CID0	include/MKL25Z4.h	/^  uint32_t CID0;                                   \/**< Component Identification Register 0., offset: 0xFF0 *\/$/;"	m	struct:BP_MemMap	access:public
CID1	include/MKL25Z4.h	/^  uint32_t CID1;                                   \/**< Component Identification Register 1., offset: 0xFF4 *\/$/;"	m	struct:BP_MemMap	access:public
CID2	include/MKL25Z4.h	/^  uint32_t CID2;                                   \/**< Component Identification Register 2., offset: 0xFF8 *\/$/;"	m	struct:BP_MemMap	access:public
CID3	include/MKL25Z4.h	/^  uint32_t CID3;                                   \/**< Component Identification Register 3., offset: 0xFFC *\/$/;"	m	struct:BP_MemMap	access:public
CLK0_FREQ_HZ	include/freedom.h	22;"	d
CLK0_FREQ_MHZ	include/freedom.h	23;"	d
CLK0_TYPE	include/freedom.h	24;"	d
CLKDIV1	include/MKL25Z4.h	/^  uint32_t CLKDIV1;                                \/**< System Clock Divider Register 1, offset: 0x1044 *\/$/;"	m	struct:SIM_MemMap	access:public
CLM0	include/MKL25Z4.h	/^  uint32_t CLM0;                                   \/**< ADC Minus-Side General Calibration Value Register, offset: 0x6C *\/$/;"	m	struct:ADC_MemMap	access:public
CLM1	include/MKL25Z4.h	/^  uint32_t CLM1;                                   \/**< ADC Minus-Side General Calibration Value Register, offset: 0x68 *\/$/;"	m	struct:ADC_MemMap	access:public
CLM2	include/MKL25Z4.h	/^  uint32_t CLM2;                                   \/**< ADC Minus-Side General Calibration Value Register, offset: 0x64 *\/$/;"	m	struct:ADC_MemMap	access:public
CLM3	include/MKL25Z4.h	/^  uint32_t CLM3;                                   \/**< ADC Minus-Side General Calibration Value Register, offset: 0x60 *\/$/;"	m	struct:ADC_MemMap	access:public
CLM4	include/MKL25Z4.h	/^  uint32_t CLM4;                                   \/**< ADC Minus-Side General Calibration Value Register, offset: 0x5C *\/$/;"	m	struct:ADC_MemMap	access:public
CLMD	include/MKL25Z4.h	/^  uint32_t CLMD;                                   \/**< ADC Minus-Side General Calibration Value Register, offset: 0x54 *\/$/;"	m	struct:ADC_MemMap	access:public
CLMS	include/MKL25Z4.h	/^  uint32_t CLMS;                                   \/**< ADC Minus-Side General Calibration Value Register, offset: 0x58 *\/$/;"	m	struct:ADC_MemMap	access:public
CLP0	include/MKL25Z4.h	/^  uint32_t CLP0;                                   \/**< ADC Plus-Side General Calibration Value Register, offset: 0x4C *\/$/;"	m	struct:ADC_MemMap	access:public
CLP1	include/MKL25Z4.h	/^  uint32_t CLP1;                                   \/**< ADC Plus-Side General Calibration Value Register, offset: 0x48 *\/$/;"	m	struct:ADC_MemMap	access:public
CLP2	include/MKL25Z4.h	/^  uint32_t CLP2;                                   \/**< ADC Plus-Side General Calibration Value Register, offset: 0x44 *\/$/;"	m	struct:ADC_MemMap	access:public
CLP3	include/MKL25Z4.h	/^  uint32_t CLP3;                                   \/**< ADC Plus-Side General Calibration Value Register, offset: 0x40 *\/$/;"	m	struct:ADC_MemMap	access:public
CLP4	include/MKL25Z4.h	/^  uint32_t CLP4;                                   \/**< ADC Plus-Side General Calibration Value Register, offset: 0x3C *\/$/;"	m	struct:ADC_MemMap	access:public
CLPD	include/MKL25Z4.h	/^  uint32_t CLPD;                                   \/**< ADC Plus-Side General Calibration Value Register, offset: 0x34 *\/$/;"	m	struct:ADC_MemMap	access:public
CLPS	include/MKL25Z4.h	/^  uint32_t CLPS;                                   \/**< ADC Plus-Side General Calibration Value Register, offset: 0x38 *\/$/;"	m	struct:ADC_MemMap	access:public
CMP0_BASE_PTR	include/MKL25Z4.h	700;"	d
CMP0_CR0	include/MKL25Z4.h	716;"	d
CMP0_CR1	include/MKL25Z4.h	717;"	d
CMP0_DACCR	include/MKL25Z4.h	720;"	d
CMP0_FPR	include/MKL25Z4.h	718;"	d
CMP0_MUXCR	include/MKL25Z4.h	721;"	d
CMP0_SCR	include/MKL25Z4.h	719;"	d
CMP_BASE_PTRS	include/MKL25Z4.h	702;"	d
CMP_CR0_FILTER_CNT	include/MKL25Z4.h	640;"	d
CMP_CR0_FILTER_CNT_MASK	include/MKL25Z4.h	638;"	d
CMP_CR0_FILTER_CNT_SHIFT	include/MKL25Z4.h	639;"	d
CMP_CR0_HYSTCTR	include/MKL25Z4.h	637;"	d
CMP_CR0_HYSTCTR_MASK	include/MKL25Z4.h	635;"	d
CMP_CR0_HYSTCTR_SHIFT	include/MKL25Z4.h	636;"	d
CMP_CR0_REG	include/MKL25Z4.h	613;"	d
CMP_CR1_COS_MASK	include/MKL25Z4.h	646;"	d
CMP_CR1_COS_SHIFT	include/MKL25Z4.h	647;"	d
CMP_CR1_EN_MASK	include/MKL25Z4.h	642;"	d
CMP_CR1_EN_SHIFT	include/MKL25Z4.h	643;"	d
CMP_CR1_INV_MASK	include/MKL25Z4.h	648;"	d
CMP_CR1_INV_SHIFT	include/MKL25Z4.h	649;"	d
CMP_CR1_OPE_MASK	include/MKL25Z4.h	644;"	d
CMP_CR1_OPE_SHIFT	include/MKL25Z4.h	645;"	d
CMP_CR1_PMODE_MASK	include/MKL25Z4.h	650;"	d
CMP_CR1_PMODE_SHIFT	include/MKL25Z4.h	651;"	d
CMP_CR1_REG	include/MKL25Z4.h	614;"	d
CMP_CR1_SE_MASK	include/MKL25Z4.h	656;"	d
CMP_CR1_SE_SHIFT	include/MKL25Z4.h	657;"	d
CMP_CR1_TRIGM_MASK	include/MKL25Z4.h	652;"	d
CMP_CR1_TRIGM_SHIFT	include/MKL25Z4.h	653;"	d
CMP_CR1_WE_MASK	include/MKL25Z4.h	654;"	d
CMP_CR1_WE_SHIFT	include/MKL25Z4.h	655;"	d
CMP_DACCR_DACEN_MASK	include/MKL25Z4.h	681;"	d
CMP_DACCR_DACEN_SHIFT	include/MKL25Z4.h	682;"	d
CMP_DACCR_REG	include/MKL25Z4.h	617;"	d
CMP_DACCR_VOSEL	include/MKL25Z4.h	678;"	d
CMP_DACCR_VOSEL_MASK	include/MKL25Z4.h	676;"	d
CMP_DACCR_VOSEL_SHIFT	include/MKL25Z4.h	677;"	d
CMP_DACCR_VRSEL_MASK	include/MKL25Z4.h	679;"	d
CMP_DACCR_VRSEL_SHIFT	include/MKL25Z4.h	680;"	d
CMP_FPR_FILT_PER	include/MKL25Z4.h	661;"	d
CMP_FPR_FILT_PER_MASK	include/MKL25Z4.h	659;"	d
CMP_FPR_FILT_PER_SHIFT	include/MKL25Z4.h	660;"	d
CMP_FPR_REG	include/MKL25Z4.h	615;"	d
CMP_MUXCR_MSEL	include/MKL25Z4.h	686;"	d
CMP_MUXCR_MSEL_MASK	include/MKL25Z4.h	684;"	d
CMP_MUXCR_MSEL_SHIFT	include/MKL25Z4.h	685;"	d
CMP_MUXCR_PSEL	include/MKL25Z4.h	689;"	d
CMP_MUXCR_PSEL_MASK	include/MKL25Z4.h	687;"	d
CMP_MUXCR_PSEL_SHIFT	include/MKL25Z4.h	688;"	d
CMP_MUXCR_PSTM_MASK	include/MKL25Z4.h	690;"	d
CMP_MUXCR_PSTM_SHIFT	include/MKL25Z4.h	691;"	d
CMP_MUXCR_REG	include/MKL25Z4.h	618;"	d
CMP_MemMap	include/MKL25Z4.h	/^typedef struct CMP_MemMap {$/;"	s
CMP_MemMap::CR0	include/MKL25Z4.h	/^  uint8_t CR0;                                     \/**< CMP Control Register 0, offset: 0x0 *\/$/;"	m	struct:CMP_MemMap	access:public
CMP_MemMap::CR1	include/MKL25Z4.h	/^  uint8_t CR1;                                     \/**< CMP Control Register 1, offset: 0x1 *\/$/;"	m	struct:CMP_MemMap	access:public
CMP_MemMap::DACCR	include/MKL25Z4.h	/^  uint8_t DACCR;                                   \/**< DAC Control Register, offset: 0x4 *\/$/;"	m	struct:CMP_MemMap	access:public
CMP_MemMap::FPR	include/MKL25Z4.h	/^  uint8_t FPR;                                     \/**< CMP Filter Period Register, offset: 0x2 *\/$/;"	m	struct:CMP_MemMap	access:public
CMP_MemMap::MUXCR	include/MKL25Z4.h	/^  uint8_t MUXCR;                                   \/**< MUX Control Register, offset: 0x5 *\/$/;"	m	struct:CMP_MemMap	access:public
CMP_MemMap::SCR	include/MKL25Z4.h	/^  uint8_t SCR;                                     \/**< CMP Status and Control Register, offset: 0x3 *\/$/;"	m	struct:CMP_MemMap	access:public
CMP_MemMapPtr	include/MKL25Z4.h	/^} volatile *CMP_MemMapPtr;$/;"	t
CMP_SCR_CFF_MASK	include/MKL25Z4.h	665;"	d
CMP_SCR_CFF_SHIFT	include/MKL25Z4.h	666;"	d
CMP_SCR_CFR_MASK	include/MKL25Z4.h	667;"	d
CMP_SCR_CFR_SHIFT	include/MKL25Z4.h	668;"	d
CMP_SCR_COUT_MASK	include/MKL25Z4.h	663;"	d
CMP_SCR_COUT_SHIFT	include/MKL25Z4.h	664;"	d
CMP_SCR_DMAEN_MASK	include/MKL25Z4.h	673;"	d
CMP_SCR_DMAEN_SHIFT	include/MKL25Z4.h	674;"	d
CMP_SCR_IEF_MASK	include/MKL25Z4.h	669;"	d
CMP_SCR_IEF_SHIFT	include/MKL25Z4.h	670;"	d
CMP_SCR_IER_MASK	include/MKL25Z4.h	671;"	d
CMP_SCR_IER_SHIFT	include/MKL25Z4.h	672;"	d
CMP_SCR_REG	include/MKL25Z4.h	616;"	d
CMR	include/MKL25Z4.h	/^  uint32_t CMR;                                    \/**< Low Power Timer Compare Register, offset: 0x8 *\/$/;"	m	struct:LPTMR_MemMap	access:public
CNR	include/MKL25Z4.h	/^  uint32_t CNR;                                    \/**< Low Power Timer Counter Register, offset: 0xC *\/$/;"	m	struct:LPTMR_MemMap	access:public
CNT	include/MKL25Z4.h	/^  uint32_t CNT;                                    \/**< Counter, offset: 0x4 *\/$/;"	m	struct:TPM_MemMap	access:public
COMP	include/MKL25Z4.h	/^    uint32_t COMP;                                   \/**< Comparator Register 0..Comparator Register 1, array offset: 0x20, array step: 0x10 *\/$/;"	m	struct:DWT_MemMap::__anon8	access:public
COMP	include/MKL25Z4.h	/^    uint32_t COMP;                                   \/**< MTB_DWT Comparator Register, array offset: 0x20, array step: 0x10 *\/$/;"	m	struct:MTBDWT_MemMap::__anon9	access:public
COMP	include/MKL25Z4.h	/^  uint32_t COMP[2];                                \/**< FlashPatch Comparator Register 0..FlashPatch Comparator Register 1, array offset: 0x8, array step: 0x4 *\/$/;"	m	struct:BP_MemMap	access:public
COMPARATOR	include/MKL25Z4.h	/^  } COMPARATOR[2];$/;"	m	struct:DWT_MemMap	typeref:struct:DWT_MemMap::__anon8	access:public
COMPARATOR	include/MKL25Z4.h	/^  } COMPARATOR[2];$/;"	m	struct:MTBDWT_MemMap	typeref:struct:MTBDWT_MemMap::__anon9	access:public
COMPID	include/MKL25Z4.h	/^  uint32_t COMPID[4];                              \/**< Component ID Register, array offset: 0xFF0, array step: 0x4 *\/$/;"	m	struct:MTBDWT_MemMap	access:public
COMPID	include/MKL25Z4.h	/^  uint32_t COMPID[4];                              \/**< Component ID Register, array offset: 0xFF0, array step: 0x4 *\/$/;"	m	struct:MTB_MemMap	access:public
COMPID	include/MKL25Z4.h	/^  uint32_t COMPID[4];                              \/**< Component ID Register, array offset: 0xFF0, array step: 0x4 *\/$/;"	m	struct:ROM_MemMap	access:public
CONF	include/MKL25Z4.h	/^  uint32_t CONF;                                   \/**< Configuration, offset: 0x84 *\/$/;"	m	struct:TPM_MemMap	access:public
CONTROL	include/MKL25Z4.h	/^  uint8_t CONTROL;                                 \/**< USB OTG Control register, offset: 0x108 *\/$/;"	m	struct:USB_MemMap	access:public
CONTROLS	include/MKL25Z4.h	/^  } CONTROLS[6];$/;"	m	struct:TPM_MemMap	typeref:struct:TPM_MemMap::__anon11	access:public
COPC	include/MKL25Z4.h	/^  uint32_t COPC;                                   \/**< COP Control Register, offset: 0x1100 *\/$/;"	m	struct:SIM_MemMap	access:public
CPO	include/MKL25Z4.h	/^  uint32_t CPO;                                    \/**< Compute Operation Control Register, offset: 0x40 *\/$/;"	m	struct:MCM_MemMap	access:public
CPU	Makefile	/^CPU=cortex-m0$/;"	m
CPUID	include/MKL25Z4.h	/^  uint32_t CPUID;                                  \/**< CPUID Base Register, offset: 0xD00 *\/$/;"	m	struct:SCB_MemMap	access:public
CPU_MKL25Z128LK4	include/freedom.h	19;"	d
CR	include/MKL25Z4.h	/^  uint32_t CR;                                     \/**< RTC Control Register, offset: 0x10 *\/$/;"	m	struct:RTC_MemMap	access:public
CR	include/MKL25Z4.h	/^  uint8_t CR;                                      \/**< OSC Control Register, offset: 0x0 *\/$/;"	m	struct:OSC_MemMap	access:public
CR0	include/MKL25Z4.h	/^  uint8_t CR0;                                     \/**< CMP Control Register 0, offset: 0x0 *\/$/;"	m	struct:CMP_MemMap	access:public
CR1	include/MKL25Z4.h	/^  uint8_t CR1;                                     \/**< CMP Control Register 1, offset: 0x1 *\/$/;"	m	struct:CMP_MemMap	access:public
CROSS	Makefile	/^CROSS=arm-none-eabi-$/;"	m
CSR	include/MKL25Z4.h	/^  uint32_t CSR;                                    \/**< Low Power Timer Control Status Register, offset: 0x0 *\/$/;"	m	struct:LPTMR_MemMap	access:public
CSR	include/MKL25Z4.h	/^  uint32_t CSR;                                    \/**< SysTick Control and Status Register, offset: 0x0 *\/$/;"	m	struct:SysTick_MemMap	access:public
CTL	include/MKL25Z4.h	/^  uint8_t CTL;                                     \/**< Control register, offset: 0x94 *\/$/;"	m	struct:USB_MemMap	access:public
CTRL	include/MKL25Z4.h	/^  uint32_t CTRL;                                   \/**< Control Register, offset: 0x0 *\/$/;"	m	struct:DWT_MemMap	access:public
CTRL	include/MKL25Z4.h	/^  uint32_t CTRL;                                   \/**< FlashPatch Control Register, offset: 0x0 *\/$/;"	m	struct:BP_MemMap	access:public
CTRL	include/MKL25Z4.h	/^  uint32_t CTRL;                                   \/**< MTB DWT Control Register, offset: 0x0 *\/$/;"	m	struct:MTBDWT_MemMap	access:public
CV1	include/MKL25Z4.h	/^  uint32_t CV1;                                    \/**< Compare Value Registers, offset: 0x18 *\/$/;"	m	struct:ADC_MemMap	access:public
CV2	include/MKL25Z4.h	/^  uint32_t CV2;                                    \/**< Compare Value Registers, offset: 0x1C *\/$/;"	m	struct:ADC_MemMap	access:public
CVAL	include/MKL25Z4.h	/^    uint32_t CVAL;                                   \/**< Current Timer Value Register, array offset: 0x104, array step: 0x10 *\/$/;"	m	struct:PIT_MemMap::__anon10	access:public
CVR	include/MKL25Z4.h	/^  uint32_t CVR;                                    \/**< SysTick Current Value Register, offset: 0x8 *\/$/;"	m	struct:SysTick_MemMap	access:public
C_SRCS	Makefile	/^C_SRCS=$(foreach dir,$(DIRS),$(wildcard $(dir)\/*.c))$/;"	m
CnSC	include/MKL25Z4.h	/^    uint32_t CnSC;                                   \/**< Channel (n) Status and Control, array offset: 0xC, array step: 0x8 *\/$/;"	m	struct:TPM_MemMap::__anon11	access:public
CnV	include/MKL25Z4.h	/^    uint32_t CnV;                                    \/**< Channel (n) Value, array offset: 0x10, array step: 0x8 *\/$/;"	m	struct:TPM_MemMap::__anon11	access:public
CoreDebug_BASE_PTR	include/MKL25Z4.h	792;"	d
CoreDebug_BASE_PTRS	include/MKL25Z4.h	794;"	d
CoreDebug_MemMap	include/MKL25Z4.h	/^typedef struct CoreDebug_MemMap {$/;"	s
CoreDebug_MemMap::__anon2::base_DHCSR_Read	include/MKL25Z4.h	/^    uint32_t base_DHCSR_Read;                        \/**< Debug Halting Control and Status Register, offset: 0x0 *\/$/;"	m	union:CoreDebug_MemMap::__anon2	access:public
CoreDebug_MemMap::__anon2::base_DHCSR_Write	include/MKL25Z4.h	/^    uint32_t base_DHCSR_Write;                       \/**< Debug Halting Control and Status Register, offset: 0x0 *\/$/;"	m	union:CoreDebug_MemMap::__anon2	access:public
CoreDebug_MemMap::base_DCRDR	include/MKL25Z4.h	/^  uint32_t base_DCRDR;                             \/**< Debug Core Register Data Register, offset: 0x8 *\/$/;"	m	struct:CoreDebug_MemMap	access:public
CoreDebug_MemMap::base_DCRSR	include/MKL25Z4.h	/^  uint32_t base_DCRSR;                             \/**< Debug Core Register Selector Register, offset: 0x4 *\/$/;"	m	struct:CoreDebug_MemMap	access:public
CoreDebug_MemMap::base_DEMCR	include/MKL25Z4.h	/^  uint32_t base_DEMCR;                             \/**< Debug Exception and Monitor Control Register, offset: 0xC *\/$/;"	m	struct:CoreDebug_MemMap	access:public
CoreDebug_MemMapPtr	include/MKL25Z4.h	/^} volatile *CoreDebug_MemMapPtr;$/;"	t
CoreDebug_base_DCRDR_REG	include/MKL25Z4.h	767;"	d
CoreDebug_base_DCRSR_REG	include/MKL25Z4.h	766;"	d
CoreDebug_base_DEMCR_REG	include/MKL25Z4.h	768;"	d
CoreDebug_base_DHCSR_Read_REG	include/MKL25Z4.h	764;"	d
CoreDebug_base_DHCSR_Write_REG	include/MKL25Z4.h	765;"	d
D	include/MKL25Z4.h	/^  uint8_t D;                                       \/**< I2C Data I\/O register, offset: 0x4 *\/$/;"	m	struct:I2C_MemMap	access:public
D	include/MKL25Z4.h	/^  uint8_t D;                                       \/**< SPI data register, offset: 0x5 *\/$/;"	m	struct:SPI_MemMap	access:public
D	include/MKL25Z4.h	/^  uint8_t D;                                       \/**< UART Data Register, offset: 0x7 *\/$/;"	m	struct:UART0_MemMap	access:public
D	include/MKL25Z4.h	/^  uint8_t D;                                       \/**< UART Data Register, offset: 0x7 *\/$/;"	m	struct:UART_MemMap	access:public
DAC0_BASE_PTR	include/MKL25Z4.h	926;"	d
DAC0_C0	include/MKL25Z4.h	947;"	d
DAC0_C1	include/MKL25Z4.h	948;"	d
DAC0_C2	include/MKL25Z4.h	949;"	d
DAC0_DAT0H	include/MKL25Z4.h	943;"	d
DAC0_DAT0L	include/MKL25Z4.h	942;"	d
DAC0_DAT1H	include/MKL25Z4.h	945;"	d
DAC0_DAT1L	include/MKL25Z4.h	944;"	d
DAC0_DATH	include/MKL25Z4.h	953;"	d
DAC0_DATL	include/MKL25Z4.h	952;"	d
DAC0_SR	include/MKL25Z4.h	946;"	d
DACCR	include/MKL25Z4.h	/^  uint8_t DACCR;                                   \/**< DAC Control Register, offset: 0x4 *\/$/;"	m	struct:CMP_MemMap	access:public
DAC_BASE_PTRS	include/MKL25Z4.h	928;"	d
DAC_C0_DACBBIEN_MASK	include/MKL25Z4.h	892;"	d
DAC_C0_DACBBIEN_SHIFT	include/MKL25Z4.h	893;"	d
DAC_C0_DACBTIEN_MASK	include/MKL25Z4.h	894;"	d
DAC_C0_DACBTIEN_SHIFT	include/MKL25Z4.h	895;"	d
DAC_C0_DACEN_MASK	include/MKL25Z4.h	904;"	d
DAC_C0_DACEN_SHIFT	include/MKL25Z4.h	905;"	d
DAC_C0_DACRFS_MASK	include/MKL25Z4.h	902;"	d
DAC_C0_DACRFS_SHIFT	include/MKL25Z4.h	903;"	d
DAC_C0_DACSWTRG_MASK	include/MKL25Z4.h	898;"	d
DAC_C0_DACSWTRG_SHIFT	include/MKL25Z4.h	899;"	d
DAC_C0_DACTRGSEL_MASK	include/MKL25Z4.h	900;"	d
DAC_C0_DACTRGSEL_SHIFT	include/MKL25Z4.h	901;"	d
DAC_C0_LPEN_MASK	include/MKL25Z4.h	896;"	d
DAC_C0_LPEN_SHIFT	include/MKL25Z4.h	897;"	d
DAC_C0_REG	include/MKL25Z4.h	860;"	d
DAC_C1_DACBFEN_MASK	include/MKL25Z4.h	907;"	d
DAC_C1_DACBFEN_SHIFT	include/MKL25Z4.h	908;"	d
DAC_C1_DACBFMD_MASK	include/MKL25Z4.h	909;"	d
DAC_C1_DACBFMD_SHIFT	include/MKL25Z4.h	910;"	d
DAC_C1_DMAEN_MASK	include/MKL25Z4.h	911;"	d
DAC_C1_DMAEN_SHIFT	include/MKL25Z4.h	912;"	d
DAC_C1_REG	include/MKL25Z4.h	861;"	d
DAC_C2_DACBFRP_MASK	include/MKL25Z4.h	916;"	d
DAC_C2_DACBFRP_SHIFT	include/MKL25Z4.h	917;"	d
DAC_C2_DACBFUP_MASK	include/MKL25Z4.h	914;"	d
DAC_C2_DACBFUP_SHIFT	include/MKL25Z4.h	915;"	d
DAC_C2_REG	include/MKL25Z4.h	862;"	d
DAC_DATH_DATA1	include/MKL25Z4.h	885;"	d
DAC_DATH_DATA1_MASK	include/MKL25Z4.h	883;"	d
DAC_DATH_DATA1_SHIFT	include/MKL25Z4.h	884;"	d
DAC_DATH_REG	include/MKL25Z4.h	858;"	d
DAC_DATL_DATA0	include/MKL25Z4.h	881;"	d
DAC_DATL_DATA0_MASK	include/MKL25Z4.h	879;"	d
DAC_DATL_DATA0_SHIFT	include/MKL25Z4.h	880;"	d
DAC_DATL_REG	include/MKL25Z4.h	857;"	d
DAC_MemMap	include/MKL25Z4.h	/^typedef struct DAC_MemMap {$/;"	s
DAC_MemMap::C0	include/MKL25Z4.h	/^  uint8_t C0;                                      \/**< DAC Control Register, offset: 0x21 *\/$/;"	m	struct:DAC_MemMap	access:public
DAC_MemMap::C1	include/MKL25Z4.h	/^  uint8_t C1;                                      \/**< DAC Control Register 1, offset: 0x22 *\/$/;"	m	struct:DAC_MemMap	access:public
DAC_MemMap::C2	include/MKL25Z4.h	/^  uint8_t C2;                                      \/**< DAC Control Register 2, offset: 0x23 *\/$/;"	m	struct:DAC_MemMap	access:public
DAC_MemMap::DAT	include/MKL25Z4.h	/^  } DAT[2];$/;"	m	struct:DAC_MemMap	typeref:struct:DAC_MemMap::__anon3	access:public
DAC_MemMap::RESERVED_0	include/MKL25Z4.h	/^  uint8_t RESERVED_0[28];$/;"	m	struct:DAC_MemMap	access:public
DAC_MemMap::SR	include/MKL25Z4.h	/^  uint8_t SR;                                      \/**< DAC Status Register, offset: 0x20 *\/$/;"	m	struct:DAC_MemMap	access:public
DAC_MemMap::__anon3::DATH	include/MKL25Z4.h	/^    uint8_t DATH;                                    \/**< DAC Data High Register, array offset: 0x1, array step: 0x2 *\/$/;"	m	struct:DAC_MemMap::__anon3	access:public
DAC_MemMap::__anon3::DATL	include/MKL25Z4.h	/^    uint8_t DATL;                                    \/**< DAC Data Low Register, array offset: 0x0, array step: 0x2 *\/$/;"	m	struct:DAC_MemMap::__anon3	access:public
DAC_MemMapPtr	include/MKL25Z4.h	/^} volatile *DAC_MemMapPtr;$/;"	t
DAC_SR_DACBFRPBF_MASK	include/MKL25Z4.h	887;"	d
DAC_SR_DACBFRPBF_SHIFT	include/MKL25Z4.h	888;"	d
DAC_SR_DACBFRPTF_MASK	include/MKL25Z4.h	889;"	d
DAC_SR_DACBFRPTF_SHIFT	include/MKL25Z4.h	890;"	d
DAC_SR_REG	include/MKL25Z4.h	859;"	d
DAR	include/MKL25Z4.h	/^    uint32_t DAR;                                    \/**< Destination Address Register, array offset: 0x104, array step: 0x10 *\/$/;"	m	struct:DMA_MemMap::__anon5	access:public
DAT	include/MKL25Z4.h	/^  } DAT[2];$/;"	m	struct:DAC_MemMap	typeref:struct:DAC_MemMap::__anon3	access:public
DATA	include/MKL25Z4.h	/^  uint32_t DATA;                                   \/**< TSI DATA Register, offset: 0x4 *\/$/;"	m	struct:TSI_MemMap	access:public
DATH	include/MKL25Z4.h	/^    uint8_t DATH;                                    \/**< DAC Data High Register, array offset: 0x1, array step: 0x2 *\/$/;"	m	struct:DAC_MemMap::__anon3	access:public
DATL	include/MKL25Z4.h	/^    uint8_t DATL;                                    \/**< DAC Data Low Register, array offset: 0x0, array step: 0x2 *\/$/;"	m	struct:DAC_MemMap::__anon3	access:public
DCR	include/MKL25Z4.h	/^    uint32_t DCR;                                    \/**< DMA Control Register, array offset: 0x10C, array step: 0x10 *\/$/;"	m	struct:DMA_MemMap::__anon5	access:public
DCRDR	include/MKL25Z4.h	811;"	d
DCRSR	include/MKL25Z4.h	810;"	d
DEBUG_PRINT	include/freedom.h	16;"	d
DELAY	src/main.c	68;"	d	file:
DEMCR	include/MKL25Z4.h	812;"	d
DEVICEARCH	include/MKL25Z4.h	/^  uint32_t DEVICEARCH;                             \/**< Device Architecture Register, offset: 0xFBC *\/$/;"	m	struct:MTB_MemMap	access:public
DEVICECFG	include/MKL25Z4.h	/^  uint32_t DEVICECFG;                              \/**< Device Configuration Register, offset: 0xFC8 *\/$/;"	m	struct:MTBDWT_MemMap	access:public
DEVICECFG	include/MKL25Z4.h	/^  uint32_t DEVICECFG;                              \/**< Device Configuration Register, offset: 0xFC8 *\/$/;"	m	struct:MTB_MemMap	access:public
DEVICETYPID	include/MKL25Z4.h	/^  uint32_t DEVICETYPID;                            \/**< Device Type Identifier Register, offset: 0xFCC *\/$/;"	m	struct:MTBDWT_MemMap	access:public
DEVICETYPID	include/MKL25Z4.h	/^  uint32_t DEVICETYPID;                            \/**< Device Type Identifier Register, offset: 0xFCC *\/$/;"	m	struct:MTB_MemMap	access:public
DFSR	include/MKL25Z4.h	/^  uint32_t DFSR;                                   \/**< Debug Fault Status Register, offset: 0xD30 *\/$/;"	m	struct:SCB_MemMap	access:public
DHCSR_Read	include/MKL25Z4.h	808;"	d
DHCSR_Write	include/MKL25Z4.h	809;"	d
DIRS	Makefile	/^DIRS=src startup include$/;"	m
DMA	include/MKL25Z4.h	/^  } DMA[4];$/;"	m	struct:DMA_MemMap	typeref:struct:DMA_MemMap::__anon5	access:public
DMAMUX0_BASE_PTR	include/MKL25Z4.h	1220;"	d
DMAMUX0_CHCFG	include/MKL25Z4.h	1242;"	d
DMAMUX0_CHCFG0	include/MKL25Z4.h	1236;"	d
DMAMUX0_CHCFG1	include/MKL25Z4.h	1237;"	d
DMAMUX0_CHCFG2	include/MKL25Z4.h	1238;"	d
DMAMUX0_CHCFG3	include/MKL25Z4.h	1239;"	d
DMAMUX_BASE_PTRS	include/MKL25Z4.h	1222;"	d
DMAMUX_CHCFG_ENBL_MASK	include/MKL25Z4.h	1210;"	d
DMAMUX_CHCFG_ENBL_SHIFT	include/MKL25Z4.h	1211;"	d
DMAMUX_CHCFG_REG	include/MKL25Z4.h	1188;"	d
DMAMUX_CHCFG_SOURCE	include/MKL25Z4.h	1207;"	d
DMAMUX_CHCFG_SOURCE_MASK	include/MKL25Z4.h	1205;"	d
DMAMUX_CHCFG_SOURCE_SHIFT	include/MKL25Z4.h	1206;"	d
DMAMUX_CHCFG_TRIG_MASK	include/MKL25Z4.h	1208;"	d
DMAMUX_CHCFG_TRIG_SHIFT	include/MKL25Z4.h	1209;"	d
DMAMUX_MemMap	include/MKL25Z4.h	/^typedef struct DMAMUX_MemMap {$/;"	s
DMAMUX_MemMap::CHCFG	include/MKL25Z4.h	/^  uint8_t CHCFG[4];                                \/**< Channel Configuration register, array offset: 0x0, array step: 0x1 *\/$/;"	m	struct:DMAMUX_MemMap	access:public
DMAMUX_MemMapPtr	include/MKL25Z4.h	/^} volatile *DMAMUX_MemMapPtr;$/;"	t
DMA_BASE_PTR	include/MKL25Z4.h	1104;"	d
DMA_BASE_PTRS	include/MKL25Z4.h	1106;"	d
DMA_DAR	include/MKL25Z4.h	1148;"	d
DMA_DAR0	include/MKL25Z4.h	1125;"	d
DMA_DAR1	include/MKL25Z4.h	1130;"	d
DMA_DAR2	include/MKL25Z4.h	1135;"	d
DMA_DAR3	include/MKL25Z4.h	1140;"	d
DMA_DAR_DAR	include/MKL25Z4.h	1039;"	d
DMA_DAR_DAR_MASK	include/MKL25Z4.h	1037;"	d
DMA_DAR_DAR_SHIFT	include/MKL25Z4.h	1038;"	d
DMA_DAR_REG	include/MKL25Z4.h	1007;"	d
DMA_DCR	include/MKL25Z4.h	1151;"	d
DMA_DCR0	include/MKL25Z4.h	1128;"	d
DMA_DCR1	include/MKL25Z4.h	1133;"	d
DMA_DCR2	include/MKL25Z4.h	1138;"	d
DMA_DCR3	include/MKL25Z4.h	1143;"	d
DMA_DCR_AA_MASK	include/MKL25Z4.h	1088;"	d
DMA_DCR_AA_SHIFT	include/MKL25Z4.h	1089;"	d
DMA_DCR_CS_MASK	include/MKL25Z4.h	1090;"	d
DMA_DCR_CS_SHIFT	include/MKL25Z4.h	1091;"	d
DMA_DCR_DINC_MASK	include/MKL25Z4.h	1079;"	d
DMA_DCR_DINC_SHIFT	include/MKL25Z4.h	1080;"	d
DMA_DCR_DMOD	include/MKL25Z4.h	1070;"	d
DMA_DCR_DMOD_MASK	include/MKL25Z4.h	1068;"	d
DMA_DCR_DMOD_SHIFT	include/MKL25Z4.h	1069;"	d
DMA_DCR_DSIZE	include/MKL25Z4.h	1078;"	d
DMA_DCR_DSIZE_MASK	include/MKL25Z4.h	1076;"	d
DMA_DCR_DSIZE_SHIFT	include/MKL25Z4.h	1077;"	d
DMA_DCR_D_REQ_MASK	include/MKL25Z4.h	1066;"	d
DMA_DCR_D_REQ_SHIFT	include/MKL25Z4.h	1067;"	d
DMA_DCR_EADREQ_MASK	include/MKL25Z4.h	1086;"	d
DMA_DCR_EADREQ_SHIFT	include/MKL25Z4.h	1087;"	d
DMA_DCR_EINT_MASK	include/MKL25Z4.h	1094;"	d
DMA_DCR_EINT_SHIFT	include/MKL25Z4.h	1095;"	d
DMA_DCR_ERQ_MASK	include/MKL25Z4.h	1092;"	d
DMA_DCR_ERQ_SHIFT	include/MKL25Z4.h	1093;"	d
DMA_DCR_LCH1	include/MKL25Z4.h	1062;"	d
DMA_DCR_LCH1_MASK	include/MKL25Z4.h	1060;"	d
DMA_DCR_LCH1_SHIFT	include/MKL25Z4.h	1061;"	d
DMA_DCR_LCH2	include/MKL25Z4.h	1059;"	d
DMA_DCR_LCH2_MASK	include/MKL25Z4.h	1057;"	d
DMA_DCR_LCH2_SHIFT	include/MKL25Z4.h	1058;"	d
DMA_DCR_LINKCC	include/MKL25Z4.h	1065;"	d
DMA_DCR_LINKCC_MASK	include/MKL25Z4.h	1063;"	d
DMA_DCR_LINKCC_SHIFT	include/MKL25Z4.h	1064;"	d
DMA_DCR_REG	include/MKL25Z4.h	1010;"	d
DMA_DCR_SINC_MASK	include/MKL25Z4.h	1084;"	d
DMA_DCR_SINC_SHIFT	include/MKL25Z4.h	1085;"	d
DMA_DCR_SMOD	include/MKL25Z4.h	1073;"	d
DMA_DCR_SMOD_MASK	include/MKL25Z4.h	1071;"	d
DMA_DCR_SMOD_SHIFT	include/MKL25Z4.h	1072;"	d
DMA_DCR_SSIZE	include/MKL25Z4.h	1083;"	d
DMA_DCR_SSIZE_MASK	include/MKL25Z4.h	1081;"	d
DMA_DCR_SSIZE_SHIFT	include/MKL25Z4.h	1082;"	d
DMA_DCR_START_MASK	include/MKL25Z4.h	1074;"	d
DMA_DCR_START_SHIFT	include/MKL25Z4.h	1075;"	d
DMA_DSR	include/MKL25Z4.h	1150;"	d
DMA_DSR0	include/MKL25Z4.h	1127;"	d
DMA_DSR1	include/MKL25Z4.h	1132;"	d
DMA_DSR2	include/MKL25Z4.h	1137;"	d
DMA_DSR3	include/MKL25Z4.h	1142;"	d
DMA_DSR_ACCESS8BIT	include/MKL25Z4.h	/^      } DMA_DSR_ACCESS8BIT;$/;"	m	union:DMA_MemMap::__anon5::__anon6	typeref:struct:DMA_MemMap::__anon5::__anon6::__anon7	access:public
DMA_DSR_BCR	include/MKL25Z4.h	1149;"	d
DMA_DSR_BCR0	include/MKL25Z4.h	1126;"	d
DMA_DSR_BCR1	include/MKL25Z4.h	1131;"	d
DMA_DSR_BCR2	include/MKL25Z4.h	1136;"	d
DMA_DSR_BCR3	include/MKL25Z4.h	1141;"	d
DMA_DSR_BCR_BCR	include/MKL25Z4.h	1043;"	d
DMA_DSR_BCR_BCR_MASK	include/MKL25Z4.h	1041;"	d
DMA_DSR_BCR_BCR_SHIFT	include/MKL25Z4.h	1042;"	d
DMA_DSR_BCR_BED_MASK	include/MKL25Z4.h	1050;"	d
DMA_DSR_BCR_BED_SHIFT	include/MKL25Z4.h	1051;"	d
DMA_DSR_BCR_BES_MASK	include/MKL25Z4.h	1052;"	d
DMA_DSR_BCR_BES_SHIFT	include/MKL25Z4.h	1053;"	d
DMA_DSR_BCR_BSY_MASK	include/MKL25Z4.h	1046;"	d
DMA_DSR_BCR_BSY_SHIFT	include/MKL25Z4.h	1047;"	d
DMA_DSR_BCR_CE_MASK	include/MKL25Z4.h	1054;"	d
DMA_DSR_BCR_CE_SHIFT	include/MKL25Z4.h	1055;"	d
DMA_DSR_BCR_DONE_MASK	include/MKL25Z4.h	1044;"	d
DMA_DSR_BCR_DONE_SHIFT	include/MKL25Z4.h	1045;"	d
DMA_DSR_BCR_REG	include/MKL25Z4.h	1008;"	d
DMA_DSR_BCR_REQ_MASK	include/MKL25Z4.h	1048;"	d
DMA_DSR_BCR_REQ_SHIFT	include/MKL25Z4.h	1049;"	d
DMA_DSR_REG	include/MKL25Z4.h	1009;"	d
DMA_MemMap	include/MKL25Z4.h	/^typedef struct DMA_MemMap {$/;"	s
DMA_MemMap::DMA	include/MKL25Z4.h	/^  } DMA[4];$/;"	m	struct:DMA_MemMap	typeref:struct:DMA_MemMap::__anon5	access:public
DMA_MemMap::RESERVED_0	include/MKL25Z4.h	/^  uint8_t RESERVED_0[252];$/;"	m	struct:DMA_MemMap	access:public
DMA_MemMap::__anon4::REQC_ARR	include/MKL25Z4.h	/^    uint8_t REQC_ARR[4];                             \/**< DMA_REQC0 register...DMA_REQC3 register., array offset: 0x0, array step: 0x1 *\/$/;"	m	union:DMA_MemMap::__anon4	access:public
DMA_MemMap::__anon5::DAR	include/MKL25Z4.h	/^    uint32_t DAR;                                    \/**< Destination Address Register, array offset: 0x104, array step: 0x10 *\/$/;"	m	struct:DMA_MemMap::__anon5	access:public
DMA_MemMap::__anon5::DCR	include/MKL25Z4.h	/^    uint32_t DCR;                                    \/**< DMA Control Register, array offset: 0x10C, array step: 0x10 *\/$/;"	m	struct:DMA_MemMap::__anon5	access:public
DMA_MemMap::__anon5::SAR	include/MKL25Z4.h	/^    uint32_t SAR;                                    \/**< Source Address Register, array offset: 0x100, array step: 0x10 *\/$/;"	m	struct:DMA_MemMap::__anon5	access:public
DMA_MemMap::__anon5::__anon6::DMA_DSR_ACCESS8BIT	include/MKL25Z4.h	/^      } DMA_DSR_ACCESS8BIT;$/;"	m	union:DMA_MemMap::__anon5::__anon6	typeref:struct:DMA_MemMap::__anon5::__anon6::__anon7	access:public
DMA_MemMap::__anon5::__anon6::DSR_BCR	include/MKL25Z4.h	/^      uint32_t DSR_BCR;                                \/**< DMA Status Register \/ Byte Count Register, array offset: 0x108, array step: 0x10 *\/$/;"	m	union:DMA_MemMap::__anon5::__anon6	access:public
DMA_MemMap::__anon5::__anon6::__anon7::DSR	include/MKL25Z4.h	/^        uint8_t DSR;                                     \/**< DMA_DSR0 register...DMA_DSR3 register., array offset: 0x10B, array step: 0x10 *\/$/;"	m	struct:DMA_MemMap::__anon5::__anon6::__anon7	access:public
DMA_MemMap::__anon5::__anon6::__anon7::RESERVED_0	include/MKL25Z4.h	/^        uint8_t RESERVED_0[3];$/;"	m	struct:DMA_MemMap::__anon5::__anon6::__anon7	access:public
DMA_MemMapPtr	include/MKL25Z4.h	/^} volatile *DMA_MemMapPtr;$/;"	t
DMA_REQC0	include/MKL25Z4.h	1120;"	d
DMA_REQC1	include/MKL25Z4.h	1121;"	d
DMA_REQC2	include/MKL25Z4.h	1122;"	d
DMA_REQC3	include/MKL25Z4.h	1123;"	d
DMA_REQC_ARR	include/MKL25Z4.h	1146;"	d
DMA_REQC_ARR_CFSM_MASK	include/MKL25Z4.h	1030;"	d
DMA_REQC_ARR_CFSM_SHIFT	include/MKL25Z4.h	1031;"	d
DMA_REQC_ARR_DMAC	include/MKL25Z4.h	1029;"	d
DMA_REQC_ARR_DMAC_MASK	include/MKL25Z4.h	1027;"	d
DMA_REQC_ARR_DMAC_SHIFT	include/MKL25Z4.h	1028;"	d
DMA_REQC_ARR_REG	include/MKL25Z4.h	1005;"	d
DMA_SAR	include/MKL25Z4.h	1147;"	d
DMA_SAR0	include/MKL25Z4.h	1124;"	d
DMA_SAR1	include/MKL25Z4.h	1129;"	d
DMA_SAR2	include/MKL25Z4.h	1134;"	d
DMA_SAR3	include/MKL25Z4.h	1139;"	d
DMA_SAR_REG	include/MKL25Z4.h	1006;"	d
DMA_SAR_SAR	include/MKL25Z4.h	1035;"	d
DMA_SAR_SAR_MASK	include/MKL25Z4.h	1033;"	d
DMA_SAR_SAR_SHIFT	include/MKL25Z4.h	1034;"	d
DSR	include/MKL25Z4.h	/^        uint8_t DSR;                                     \/**< DMA_DSR0 register...DMA_DSR3 register., array offset: 0x10B, array step: 0x10 *\/$/;"	m	struct:DMA_MemMap::__anon5::__anon6::__anon7	access:public
DSR_BCR	include/MKL25Z4.h	/^      uint32_t DSR_BCR;                                \/**< DMA Status Register \/ Byte Count Register, array offset: 0x108, array step: 0x10 *\/$/;"	m	union:DMA_MemMap::__anon5::__anon6	access:public
DWT_BASE_PTR	include/MKL25Z4.h	1315;"	d
DWT_BASE_PTRS	include/MKL25Z4.h	1317;"	d
DWT_COMP	include/MKL25Z4.h	1341;"	d
DWT_COMP0	include/MKL25Z4.h	1333;"	d
DWT_COMP1	include/MKL25Z4.h	1336;"	d
DWT_COMP_REG	include/MKL25Z4.h	1289;"	d
DWT_CTRL	include/MKL25Z4.h	1331;"	d
DWT_CTRL_REG	include/MKL25Z4.h	1287;"	d
DWT_FUNCTION	include/MKL25Z4.h	1343;"	d
DWT_FUNCTION0	include/MKL25Z4.h	1335;"	d
DWT_FUNCTION1	include/MKL25Z4.h	1338;"	d
DWT_FUNCTION_REG	include/MKL25Z4.h	1291;"	d
DWT_MASK	include/MKL25Z4.h	1342;"	d
DWT_MASK0	include/MKL25Z4.h	1334;"	d
DWT_MASK1	include/MKL25Z4.h	1337;"	d
DWT_MASK_REG	include/MKL25Z4.h	1290;"	d
DWT_MemMap	include/MKL25Z4.h	/^typedef struct DWT_MemMap {$/;"	s
DWT_MemMap::COMPARATOR	include/MKL25Z4.h	/^  } COMPARATOR[2];$/;"	m	struct:DWT_MemMap	typeref:struct:DWT_MemMap::__anon8	access:public
DWT_MemMap::CTRL	include/MKL25Z4.h	/^  uint32_t CTRL;                                   \/**< Control Register, offset: 0x0 *\/$/;"	m	struct:DWT_MemMap	access:public
DWT_MemMap::PCSR	include/MKL25Z4.h	/^  uint32_t PCSR;                                   \/**< Program Counter Sample Register, offset: 0x1C *\/$/;"	m	struct:DWT_MemMap	access:public
DWT_MemMap::RESERVED_0	include/MKL25Z4.h	/^  uint8_t RESERVED_0[24];$/;"	m	struct:DWT_MemMap	access:public
DWT_MemMap::__anon8::COMP	include/MKL25Z4.h	/^    uint32_t COMP;                                   \/**< Comparator Register 0..Comparator Register 1, array offset: 0x20, array step: 0x10 *\/$/;"	m	struct:DWT_MemMap::__anon8	access:public
DWT_MemMap::__anon8::FUNCTION	include/MKL25Z4.h	/^    uint32_t FUNCTION;                               \/**< Function Register 0..Function Register 1, array offset: 0x28, array step: 0x10 *\/$/;"	m	struct:DWT_MemMap::__anon8	access:public
DWT_MemMap::__anon8::MASK	include/MKL25Z4.h	/^    uint32_t MASK;                                   \/**< Mask Register 0..Mask Register 1, array offset: 0x24, array step: 0x10 *\/$/;"	m	struct:DWT_MemMap::__anon8	access:public
DWT_MemMap::__anon8::RESERVED_0	include/MKL25Z4.h	/^    uint8_t RESERVED_0[4];$/;"	m	struct:DWT_MemMap::__anon8	access:public
DWT_MemMapPtr	include/MKL25Z4.h	/^} volatile *DWT_MemMapPtr;$/;"	t
DWT_PCSR	include/MKL25Z4.h	1332;"	d
DWT_PCSR_REG	include/MKL25Z4.h	1288;"	d
DisableInterrupts	include/arm_cm0.h	33;"	d
DisableInterrupts	include/arm_cm0.h	35;"	d
ENDPOINT	include/MKL25Z4.h	/^  } ENDPOINT[16];$/;"	m	struct:USB_MemMap	typeref:struct:USB_MemMap::__anon12	access:public
ENDPT	include/MKL25Z4.h	/^    uint8_t ENDPT;                                   \/**< Endpoint Control register, array offset: 0xC0, array step: 0x4 *\/$/;"	m	struct:USB_MemMap::__anon12	access:public
ENTRY	include/MKL25Z4.h	/^  uint32_t ENTRY[3];                               \/**< Entry, array offset: 0x0, array step: 0x4 *\/$/;"	m	struct:ROM_MemMap	access:public
ERREN	include/MKL25Z4.h	/^  uint8_t ERREN;                                   \/**< Error Interrupt Enable register, offset: 0x8C *\/$/;"	m	struct:USB_MemMap	access:public
ERRSTAT	include/MKL25Z4.h	/^  uint8_t ERRSTAT;                                 \/**< Error Interrupt Status register, offset: 0x88 *\/$/;"	m	struct:USB_MemMap	access:public
EnableInterrupts	include/arm_cm0.h	26;"	d
EnableInterrupts	include/arm_cm0.h	28;"	d
F	include/MKL25Z4.h	/^  uint8_t F;                                       \/**< I2C Frequency Divider register, offset: 0x1 *\/$/;"	m	struct:I2C_MemMap	access:public
F1	include/MKL25Z4.h	/^  uint8_t F1;                                      \/**< LLWU Flag 1 register, offset: 0x5 *\/$/;"	m	struct:LLWU_MemMap	access:public
F2	include/MKL25Z4.h	/^  uint8_t F2;                                      \/**< LLWU Flag 2 register, offset: 0x6 *\/$/;"	m	struct:LLWU_MemMap	access:public
F3	include/MKL25Z4.h	/^  uint8_t F3;                                      \/**< LLWU Flag 3 register, offset: 0x7 *\/$/;"	m	struct:LLWU_MemMap	access:public
FALSE	include/arm_cm0.h	44;"	d
FALSE	include/arm_cm0.h	46;"	d
FCCOB0	include/MKL25Z4.h	/^  uint8_t FCCOB0;                                  \/**< Flash Common Command Object Registers, offset: 0x7 *\/$/;"	m	struct:FTFA_MemMap	access:public
FCCOB1	include/MKL25Z4.h	/^  uint8_t FCCOB1;                                  \/**< Flash Common Command Object Registers, offset: 0x6 *\/$/;"	m	struct:FTFA_MemMap	access:public
FCCOB2	include/MKL25Z4.h	/^  uint8_t FCCOB2;                                  \/**< Flash Common Command Object Registers, offset: 0x5 *\/$/;"	m	struct:FTFA_MemMap	access:public
FCCOB3	include/MKL25Z4.h	/^  uint8_t FCCOB3;                                  \/**< Flash Common Command Object Registers, offset: 0x4 *\/$/;"	m	struct:FTFA_MemMap	access:public
FCCOB4	include/MKL25Z4.h	/^  uint8_t FCCOB4;                                  \/**< Flash Common Command Object Registers, offset: 0xB *\/$/;"	m	struct:FTFA_MemMap	access:public
FCCOB5	include/MKL25Z4.h	/^  uint8_t FCCOB5;                                  \/**< Flash Common Command Object Registers, offset: 0xA *\/$/;"	m	struct:FTFA_MemMap	access:public
FCCOB6	include/MKL25Z4.h	/^  uint8_t FCCOB6;                                  \/**< Flash Common Command Object Registers, offset: 0x9 *\/$/;"	m	struct:FTFA_MemMap	access:public
FCCOB7	include/MKL25Z4.h	/^  uint8_t FCCOB7;                                  \/**< Flash Common Command Object Registers, offset: 0x8 *\/$/;"	m	struct:FTFA_MemMap	access:public
FCCOB8	include/MKL25Z4.h	/^  uint8_t FCCOB8;                                  \/**< Flash Common Command Object Registers, offset: 0xF *\/$/;"	m	struct:FTFA_MemMap	access:public
FCCOB9	include/MKL25Z4.h	/^  uint8_t FCCOB9;                                  \/**< Flash Common Command Object Registers, offset: 0xE *\/$/;"	m	struct:FTFA_MemMap	access:public
FCCOBA	include/MKL25Z4.h	/^  uint8_t FCCOBA;                                  \/**< Flash Common Command Object Registers, offset: 0xD *\/$/;"	m	struct:FTFA_MemMap	access:public
FCCOBB	include/MKL25Z4.h	/^  uint8_t FCCOBB;                                  \/**< Flash Common Command Object Registers, offset: 0xC *\/$/;"	m	struct:FTFA_MemMap	access:public
FCFG1	include/MKL25Z4.h	/^  uint32_t FCFG1;                                  \/**< Flash Configuration Register 1, offset: 0x104C *\/$/;"	m	struct:SIM_MemMap	access:public
FCFG2	include/MKL25Z4.h	/^  uint32_t FCFG2;                                  \/**< Flash Configuration Register 2, offset: 0x1050 *\/$/;"	m	struct:SIM_MemMap	access:public
FCNFG	include/MKL25Z4.h	/^  uint8_t FCNFG;                                   \/**< Flash Configuration Register, offset: 0x1 *\/$/;"	m	struct:FTFA_MemMap	access:public
FCT	include/MKL25Z4.h	/^    uint32_t FCT;                                    \/**< MTB_DWT Comparator Function Register 0..MTB_DWT Comparator Function Register 1, array offset: 0x28, array step: 0x10 *\/$/;"	m	struct:MTBDWT_MemMap::__anon9	access:public
FGPIOA_PCOR	include/MKL25Z4.h	1464;"	d
FGPIOA_PDDR	include/MKL25Z4.h	1467;"	d
FGPIOA_PDIR	include/MKL25Z4.h	1466;"	d
FGPIOA_PDOR	include/MKL25Z4.h	1462;"	d
FGPIOA_PSOR	include/MKL25Z4.h	1463;"	d
FGPIOA_PTOR	include/MKL25Z4.h	1465;"	d
FGPIOB_PCOR	include/MKL25Z4.h	1471;"	d
FGPIOB_PDDR	include/MKL25Z4.h	1474;"	d
FGPIOB_PDIR	include/MKL25Z4.h	1473;"	d
FGPIOB_PDOR	include/MKL25Z4.h	1469;"	d
FGPIOB_PSOR	include/MKL25Z4.h	1470;"	d
FGPIOB_PTOR	include/MKL25Z4.h	1472;"	d
FGPIOC_PCOR	include/MKL25Z4.h	1478;"	d
FGPIOC_PDDR	include/MKL25Z4.h	1481;"	d
FGPIOC_PDIR	include/MKL25Z4.h	1480;"	d
FGPIOC_PDOR	include/MKL25Z4.h	1476;"	d
FGPIOC_PSOR	include/MKL25Z4.h	1477;"	d
FGPIOC_PTOR	include/MKL25Z4.h	1479;"	d
FGPIOD_PCOR	include/MKL25Z4.h	1485;"	d
FGPIOD_PDDR	include/MKL25Z4.h	1488;"	d
FGPIOD_PDIR	include/MKL25Z4.h	1487;"	d
FGPIOD_PDOR	include/MKL25Z4.h	1483;"	d
FGPIOD_PSOR	include/MKL25Z4.h	1484;"	d
FGPIOD_PTOR	include/MKL25Z4.h	1486;"	d
FGPIOE_PCOR	include/MKL25Z4.h	1492;"	d
FGPIOE_PDDR	include/MKL25Z4.h	1495;"	d
FGPIOE_PDIR	include/MKL25Z4.h	1494;"	d
FGPIOE_PDOR	include/MKL25Z4.h	1490;"	d
FGPIOE_PSOR	include/MKL25Z4.h	1491;"	d
FGPIOE_PTOR	include/MKL25Z4.h	1493;"	d
FGPIO_BASE_PTRS	include/MKL25Z4.h	1448;"	d
FGPIO_MemMap	include/MKL25Z4.h	/^typedef struct FGPIO_MemMap {$/;"	s
FGPIO_MemMap::PCOR	include/MKL25Z4.h	/^  uint32_t PCOR;                                   \/**< Port Clear Output Register, offset: 0x8 *\/$/;"	m	struct:FGPIO_MemMap	access:public
FGPIO_MemMap::PDDR	include/MKL25Z4.h	/^  uint32_t PDDR;                                   \/**< Port Data Direction Register, offset: 0x14 *\/$/;"	m	struct:FGPIO_MemMap	access:public
FGPIO_MemMap::PDIR	include/MKL25Z4.h	/^  uint32_t PDIR;                                   \/**< Port Data Input Register, offset: 0x10 *\/$/;"	m	struct:FGPIO_MemMap	access:public
FGPIO_MemMap::PDOR	include/MKL25Z4.h	/^  uint32_t PDOR;                                   \/**< Port Data Output Register, offset: 0x0 *\/$/;"	m	struct:FGPIO_MemMap	access:public
FGPIO_MemMap::PSOR	include/MKL25Z4.h	/^  uint32_t PSOR;                                   \/**< Port Set Output Register, offset: 0x4 *\/$/;"	m	struct:FGPIO_MemMap	access:public
FGPIO_MemMap::PTOR	include/MKL25Z4.h	/^  uint32_t PTOR;                                   \/**< Port Toggle Output Register, offset: 0xC *\/$/;"	m	struct:FGPIO_MemMap	access:public
FGPIO_MemMapPtr	include/MKL25Z4.h	/^} volatile *FGPIO_MemMapPtr;$/;"	t
FGPIO_PCOR_PTCO	include/MKL25Z4.h	1417;"	d
FGPIO_PCOR_PTCO_MASK	include/MKL25Z4.h	1415;"	d
FGPIO_PCOR_PTCO_SHIFT	include/MKL25Z4.h	1416;"	d
FGPIO_PCOR_REG	include/MKL25Z4.h	1387;"	d
FGPIO_PDDR_PDD	include/MKL25Z4.h	1429;"	d
FGPIO_PDDR_PDD_MASK	include/MKL25Z4.h	1427;"	d
FGPIO_PDDR_PDD_SHIFT	include/MKL25Z4.h	1428;"	d
FGPIO_PDDR_REG	include/MKL25Z4.h	1390;"	d
FGPIO_PDIR_PDI	include/MKL25Z4.h	1425;"	d
FGPIO_PDIR_PDI_MASK	include/MKL25Z4.h	1423;"	d
FGPIO_PDIR_PDI_SHIFT	include/MKL25Z4.h	1424;"	d
FGPIO_PDIR_REG	include/MKL25Z4.h	1389;"	d
FGPIO_PDOR_PDO	include/MKL25Z4.h	1409;"	d
FGPIO_PDOR_PDO_MASK	include/MKL25Z4.h	1407;"	d
FGPIO_PDOR_PDO_SHIFT	include/MKL25Z4.h	1408;"	d
FGPIO_PDOR_REG	include/MKL25Z4.h	1385;"	d
FGPIO_PSOR_PTSO	include/MKL25Z4.h	1413;"	d
FGPIO_PSOR_PTSO_MASK	include/MKL25Z4.h	1411;"	d
FGPIO_PSOR_PTSO_SHIFT	include/MKL25Z4.h	1412;"	d
FGPIO_PSOR_REG	include/MKL25Z4.h	1386;"	d
FGPIO_PTOR_PTTO	include/MKL25Z4.h	1421;"	d
FGPIO_PTOR_PTTO_MASK	include/MKL25Z4.h	1419;"	d
FGPIO_PTOR_PTTO_SHIFT	include/MKL25Z4.h	1420;"	d
FGPIO_PTOR_REG	include/MKL25Z4.h	1388;"	d
FILT1	include/MKL25Z4.h	/^  uint8_t FILT1;                                   \/**< LLWU Pin Filter 1 register, offset: 0x8 *\/$/;"	m	struct:LLWU_MemMap	access:public
FILT2	include/MKL25Z4.h	/^  uint8_t FILT2;                                   \/**< LLWU Pin Filter 2 register, offset: 0x9 *\/$/;"	m	struct:LLWU_MemMap	access:public
FLOW	include/MKL25Z4.h	/^  uint32_t FLOW;                                   \/**< MTB Flow Register, offset: 0x8 *\/$/;"	m	struct:MTB_MemMap	access:public
FLT	include/MKL25Z4.h	/^  uint8_t FLT;                                     \/**< I2C Programmable Input Glitch Filter register, offset: 0x6 *\/$/;"	m	struct:I2C_MemMap	access:public
FOPT	include/MKL25Z4.h	/^  uint8_t FOPT;                                    \/**< Flash Option Register, offset: 0x3 *\/$/;"	m	struct:FTFA_MemMap	access:public
FOPT	include/MKL25Z4.h	/^  uint8_t FOPT;                                    \/**< Non-volatile Flash Option Register, offset: 0xD *\/$/;"	m	struct:NV_MemMap	access:public
FPR	include/MKL25Z4.h	/^  uint8_t FPR;                                     \/**< CMP Filter Period Register, offset: 0x2 *\/$/;"	m	struct:CMP_MemMap	access:public
FPROT0	include/MKL25Z4.h	/^  uint8_t FPROT0;                                  \/**< Non-volatile P-Flash Protection 0 - High Register, offset: 0xB *\/$/;"	m	struct:NV_MemMap	access:public
FPROT0	include/MKL25Z4.h	/^  uint8_t FPROT0;                                  \/**< Program Flash Protection Registers, offset: 0x13 *\/$/;"	m	struct:FTFA_MemMap	access:public
FPROT1	include/MKL25Z4.h	/^  uint8_t FPROT1;                                  \/**< Non-volatile P-Flash Protection 0 - Low Register, offset: 0xA *\/$/;"	m	struct:NV_MemMap	access:public
FPROT1	include/MKL25Z4.h	/^  uint8_t FPROT1;                                  \/**< Program Flash Protection Registers, offset: 0x12 *\/$/;"	m	struct:FTFA_MemMap	access:public
FPROT2	include/MKL25Z4.h	/^  uint8_t FPROT2;                                  \/**< Non-volatile P-Flash Protection 1 - High Register, offset: 0x9 *\/$/;"	m	struct:NV_MemMap	access:public
FPROT2	include/MKL25Z4.h	/^  uint8_t FPROT2;                                  \/**< Program Flash Protection Registers, offset: 0x11 *\/$/;"	m	struct:FTFA_MemMap	access:public
FPROT3	include/MKL25Z4.h	/^  uint8_t FPROT3;                                  \/**< Non-volatile P-Flash Protection 1 - Low Register, offset: 0x8 *\/$/;"	m	struct:NV_MemMap	access:public
FPROT3	include/MKL25Z4.h	/^  uint8_t FPROT3;                                  \/**< Program Flash Protection Registers, offset: 0x10 *\/$/;"	m	struct:FTFA_MemMap	access:public
FPTA_BASE_PTR	include/MKL25Z4.h	1438;"	d
FPTB_BASE_PTR	include/MKL25Z4.h	1440;"	d
FPTC_BASE_PTR	include/MKL25Z4.h	1442;"	d
FPTD_BASE_PTR	include/MKL25Z4.h	1444;"	d
FPTE_BASE_PTR	include/MKL25Z4.h	1446;"	d
FRMNUMH	include/MKL25Z4.h	/^  uint8_t FRMNUMH;                                 \/**< Frame Number Register High, offset: 0xA4 *\/$/;"	m	struct:USB_MemMap	access:public
FRMNUML	include/MKL25Z4.h	/^  uint8_t FRMNUML;                                 \/**< Frame Number Register Low, offset: 0xA0 *\/$/;"	m	struct:USB_MemMap	access:public
FSEC	include/MKL25Z4.h	/^  uint8_t FSEC;                                    \/**< Flash Security Register, offset: 0x2 *\/$/;"	m	struct:FTFA_MemMap	access:public
FSEC	include/MKL25Z4.h	/^  uint8_t FSEC;                                    \/**< Non-volatile Flash Security Register, offset: 0xC *\/$/;"	m	struct:NV_MemMap	access:public
FSTAT	include/MKL25Z4.h	/^  uint8_t FSTAT;                                   \/**< Flash Status Register, offset: 0x0 *\/$/;"	m	struct:FTFA_MemMap	access:public
FTFA_BASE_PTR	include/MKL25Z4.h	1695;"	d
FTFA_BASE_PTRS	include/MKL25Z4.h	1697;"	d
FTFA_FCCOB0	include/MKL25Z4.h	1718;"	d
FTFA_FCCOB0_CCOBn	include/MKL25Z4.h	1638;"	d
FTFA_FCCOB0_CCOBn_MASK	include/MKL25Z4.h	1636;"	d
FTFA_FCCOB0_CCOBn_SHIFT	include/MKL25Z4.h	1637;"	d
FTFA_FCCOB0_REG	include/MKL25Z4.h	1558;"	d
FTFA_FCCOB1	include/MKL25Z4.h	1717;"	d
FTFA_FCCOB1_CCOBn	include/MKL25Z4.h	1634;"	d
FTFA_FCCOB1_CCOBn_MASK	include/MKL25Z4.h	1632;"	d
FTFA_FCCOB1_CCOBn_SHIFT	include/MKL25Z4.h	1633;"	d
FTFA_FCCOB1_REG	include/MKL25Z4.h	1557;"	d
FTFA_FCCOB2	include/MKL25Z4.h	1716;"	d
FTFA_FCCOB2_CCOBn	include/MKL25Z4.h	1630;"	d
FTFA_FCCOB2_CCOBn_MASK	include/MKL25Z4.h	1628;"	d
FTFA_FCCOB2_CCOBn_SHIFT	include/MKL25Z4.h	1629;"	d
FTFA_FCCOB2_REG	include/MKL25Z4.h	1556;"	d
FTFA_FCCOB3	include/MKL25Z4.h	1715;"	d
FTFA_FCCOB3_CCOBn	include/MKL25Z4.h	1626;"	d
FTFA_FCCOB3_CCOBn_MASK	include/MKL25Z4.h	1624;"	d
FTFA_FCCOB3_CCOBn_SHIFT	include/MKL25Z4.h	1625;"	d
FTFA_FCCOB3_REG	include/MKL25Z4.h	1555;"	d
FTFA_FCCOB4	include/MKL25Z4.h	1722;"	d
FTFA_FCCOB4_CCOBn	include/MKL25Z4.h	1654;"	d
FTFA_FCCOB4_CCOBn_MASK	include/MKL25Z4.h	1652;"	d
FTFA_FCCOB4_CCOBn_SHIFT	include/MKL25Z4.h	1653;"	d
FTFA_FCCOB4_REG	include/MKL25Z4.h	1562;"	d
FTFA_FCCOB5	include/MKL25Z4.h	1721;"	d
FTFA_FCCOB5_CCOBn	include/MKL25Z4.h	1650;"	d
FTFA_FCCOB5_CCOBn_MASK	include/MKL25Z4.h	1648;"	d
FTFA_FCCOB5_CCOBn_SHIFT	include/MKL25Z4.h	1649;"	d
FTFA_FCCOB5_REG	include/MKL25Z4.h	1561;"	d
FTFA_FCCOB6	include/MKL25Z4.h	1720;"	d
FTFA_FCCOB6_CCOBn	include/MKL25Z4.h	1646;"	d
FTFA_FCCOB6_CCOBn_MASK	include/MKL25Z4.h	1644;"	d
FTFA_FCCOB6_CCOBn_SHIFT	include/MKL25Z4.h	1645;"	d
FTFA_FCCOB6_REG	include/MKL25Z4.h	1560;"	d
FTFA_FCCOB7	include/MKL25Z4.h	1719;"	d
FTFA_FCCOB7_CCOBn	include/MKL25Z4.h	1642;"	d
FTFA_FCCOB7_CCOBn_MASK	include/MKL25Z4.h	1640;"	d
FTFA_FCCOB7_CCOBn_SHIFT	include/MKL25Z4.h	1641;"	d
FTFA_FCCOB7_REG	include/MKL25Z4.h	1559;"	d
FTFA_FCCOB8	include/MKL25Z4.h	1726;"	d
FTFA_FCCOB8_CCOBn	include/MKL25Z4.h	1670;"	d
FTFA_FCCOB8_CCOBn_MASK	include/MKL25Z4.h	1668;"	d
FTFA_FCCOB8_CCOBn_SHIFT	include/MKL25Z4.h	1669;"	d
FTFA_FCCOB8_REG	include/MKL25Z4.h	1566;"	d
FTFA_FCCOB9	include/MKL25Z4.h	1725;"	d
FTFA_FCCOB9_CCOBn	include/MKL25Z4.h	1666;"	d
FTFA_FCCOB9_CCOBn_MASK	include/MKL25Z4.h	1664;"	d
FTFA_FCCOB9_CCOBn_SHIFT	include/MKL25Z4.h	1665;"	d
FTFA_FCCOB9_REG	include/MKL25Z4.h	1565;"	d
FTFA_FCCOBA	include/MKL25Z4.h	1724;"	d
FTFA_FCCOBA_CCOBn	include/MKL25Z4.h	1662;"	d
FTFA_FCCOBA_CCOBn_MASK	include/MKL25Z4.h	1660;"	d
FTFA_FCCOBA_CCOBn_SHIFT	include/MKL25Z4.h	1661;"	d
FTFA_FCCOBA_REG	include/MKL25Z4.h	1564;"	d
FTFA_FCCOBB	include/MKL25Z4.h	1723;"	d
FTFA_FCCOBB_CCOBn	include/MKL25Z4.h	1658;"	d
FTFA_FCCOBB_CCOBn_MASK	include/MKL25Z4.h	1656;"	d
FTFA_FCCOBB_CCOBn_SHIFT	include/MKL25Z4.h	1657;"	d
FTFA_FCCOBB_REG	include/MKL25Z4.h	1563;"	d
FTFA_FCNFG	include/MKL25Z4.h	1712;"	d
FTFA_FCNFG_CCIE_MASK	include/MKL25Z4.h	1604;"	d
FTFA_FCNFG_CCIE_SHIFT	include/MKL25Z4.h	1605;"	d
FTFA_FCNFG_ERSAREQ_MASK	include/MKL25Z4.h	1600;"	d
FTFA_FCNFG_ERSAREQ_SHIFT	include/MKL25Z4.h	1601;"	d
FTFA_FCNFG_ERSSUSP_MASK	include/MKL25Z4.h	1598;"	d
FTFA_FCNFG_ERSSUSP_SHIFT	include/MKL25Z4.h	1599;"	d
FTFA_FCNFG_RDCOLLIE_MASK	include/MKL25Z4.h	1602;"	d
FTFA_FCNFG_RDCOLLIE_SHIFT	include/MKL25Z4.h	1603;"	d
FTFA_FCNFG_REG	include/MKL25Z4.h	1552;"	d
FTFA_FOPT	include/MKL25Z4.h	1714;"	d
FTFA_FOPT_OPT	include/MKL25Z4.h	1622;"	d
FTFA_FOPT_OPT_MASK	include/MKL25Z4.h	1620;"	d
FTFA_FOPT_OPT_SHIFT	include/MKL25Z4.h	1621;"	d
FTFA_FOPT_REG	include/MKL25Z4.h	1554;"	d
FTFA_FPROT0	include/MKL25Z4.h	1730;"	d
FTFA_FPROT0_PROT	include/MKL25Z4.h	1686;"	d
FTFA_FPROT0_PROT_MASK	include/MKL25Z4.h	1684;"	d
FTFA_FPROT0_PROT_SHIFT	include/MKL25Z4.h	1685;"	d
FTFA_FPROT0_REG	include/MKL25Z4.h	1570;"	d
FTFA_FPROT1	include/MKL25Z4.h	1729;"	d
FTFA_FPROT1_PROT	include/MKL25Z4.h	1682;"	d
FTFA_FPROT1_PROT_MASK	include/MKL25Z4.h	1680;"	d
FTFA_FPROT1_PROT_SHIFT	include/MKL25Z4.h	1681;"	d
FTFA_FPROT1_REG	include/MKL25Z4.h	1569;"	d
FTFA_FPROT2	include/MKL25Z4.h	1728;"	d
FTFA_FPROT2_PROT	include/MKL25Z4.h	1678;"	d
FTFA_FPROT2_PROT_MASK	include/MKL25Z4.h	1676;"	d
FTFA_FPROT2_PROT_SHIFT	include/MKL25Z4.h	1677;"	d
FTFA_FPROT2_REG	include/MKL25Z4.h	1568;"	d
FTFA_FPROT3	include/MKL25Z4.h	1727;"	d
FTFA_FPROT3_PROT	include/MKL25Z4.h	1674;"	d
FTFA_FPROT3_PROT_MASK	include/MKL25Z4.h	1672;"	d
FTFA_FPROT3_PROT_SHIFT	include/MKL25Z4.h	1673;"	d
FTFA_FPROT3_REG	include/MKL25Z4.h	1567;"	d
FTFA_FSEC	include/MKL25Z4.h	1713;"	d
FTFA_FSEC_FSLACC	include/MKL25Z4.h	1612;"	d
FTFA_FSEC_FSLACC_MASK	include/MKL25Z4.h	1610;"	d
FTFA_FSEC_FSLACC_SHIFT	include/MKL25Z4.h	1611;"	d
FTFA_FSEC_KEYEN	include/MKL25Z4.h	1618;"	d
FTFA_FSEC_KEYEN_MASK	include/MKL25Z4.h	1616;"	d
FTFA_FSEC_KEYEN_SHIFT	include/MKL25Z4.h	1617;"	d
FTFA_FSEC_MEEN	include/MKL25Z4.h	1615;"	d
FTFA_FSEC_MEEN_MASK	include/MKL25Z4.h	1613;"	d
FTFA_FSEC_MEEN_SHIFT	include/MKL25Z4.h	1614;"	d
FTFA_FSEC_REG	include/MKL25Z4.h	1553;"	d
FTFA_FSEC_SEC	include/MKL25Z4.h	1609;"	d
FTFA_FSEC_SEC_MASK	include/MKL25Z4.h	1607;"	d
FTFA_FSEC_SEC_SHIFT	include/MKL25Z4.h	1608;"	d
FTFA_FSTAT	include/MKL25Z4.h	1711;"	d
FTFA_FSTAT_ACCERR_MASK	include/MKL25Z4.h	1591;"	d
FTFA_FSTAT_ACCERR_SHIFT	include/MKL25Z4.h	1592;"	d
FTFA_FSTAT_CCIF_MASK	include/MKL25Z4.h	1595;"	d
FTFA_FSTAT_CCIF_SHIFT	include/MKL25Z4.h	1596;"	d
FTFA_FSTAT_FPVIOL_MASK	include/MKL25Z4.h	1589;"	d
FTFA_FSTAT_FPVIOL_SHIFT	include/MKL25Z4.h	1590;"	d
FTFA_FSTAT_MGSTAT0_MASK	include/MKL25Z4.h	1587;"	d
FTFA_FSTAT_MGSTAT0_SHIFT	include/MKL25Z4.h	1588;"	d
FTFA_FSTAT_RDCOLERR_MASK	include/MKL25Z4.h	1593;"	d
FTFA_FSTAT_RDCOLERR_SHIFT	include/MKL25Z4.h	1594;"	d
FTFA_FSTAT_REG	include/MKL25Z4.h	1551;"	d
FTFA_FlashConfig_BASE_PTR	include/MKL25Z4.h	3372;"	d
FTFA_MemMap	include/MKL25Z4.h	/^typedef struct FTFA_MemMap {$/;"	s
FTFA_MemMap::FCCOB0	include/MKL25Z4.h	/^  uint8_t FCCOB0;                                  \/**< Flash Common Command Object Registers, offset: 0x7 *\/$/;"	m	struct:FTFA_MemMap	access:public
FTFA_MemMap::FCCOB1	include/MKL25Z4.h	/^  uint8_t FCCOB1;                                  \/**< Flash Common Command Object Registers, offset: 0x6 *\/$/;"	m	struct:FTFA_MemMap	access:public
FTFA_MemMap::FCCOB2	include/MKL25Z4.h	/^  uint8_t FCCOB2;                                  \/**< Flash Common Command Object Registers, offset: 0x5 *\/$/;"	m	struct:FTFA_MemMap	access:public
FTFA_MemMap::FCCOB3	include/MKL25Z4.h	/^  uint8_t FCCOB3;                                  \/**< Flash Common Command Object Registers, offset: 0x4 *\/$/;"	m	struct:FTFA_MemMap	access:public
FTFA_MemMap::FCCOB4	include/MKL25Z4.h	/^  uint8_t FCCOB4;                                  \/**< Flash Common Command Object Registers, offset: 0xB *\/$/;"	m	struct:FTFA_MemMap	access:public
FTFA_MemMap::FCCOB5	include/MKL25Z4.h	/^  uint8_t FCCOB5;                                  \/**< Flash Common Command Object Registers, offset: 0xA *\/$/;"	m	struct:FTFA_MemMap	access:public
FTFA_MemMap::FCCOB6	include/MKL25Z4.h	/^  uint8_t FCCOB6;                                  \/**< Flash Common Command Object Registers, offset: 0x9 *\/$/;"	m	struct:FTFA_MemMap	access:public
FTFA_MemMap::FCCOB7	include/MKL25Z4.h	/^  uint8_t FCCOB7;                                  \/**< Flash Common Command Object Registers, offset: 0x8 *\/$/;"	m	struct:FTFA_MemMap	access:public
FTFA_MemMap::FCCOB8	include/MKL25Z4.h	/^  uint8_t FCCOB8;                                  \/**< Flash Common Command Object Registers, offset: 0xF *\/$/;"	m	struct:FTFA_MemMap	access:public
FTFA_MemMap::FCCOB9	include/MKL25Z4.h	/^  uint8_t FCCOB9;                                  \/**< Flash Common Command Object Registers, offset: 0xE *\/$/;"	m	struct:FTFA_MemMap	access:public
FTFA_MemMap::FCCOBA	include/MKL25Z4.h	/^  uint8_t FCCOBA;                                  \/**< Flash Common Command Object Registers, offset: 0xD *\/$/;"	m	struct:FTFA_MemMap	access:public
FTFA_MemMap::FCCOBB	include/MKL25Z4.h	/^  uint8_t FCCOBB;                                  \/**< Flash Common Command Object Registers, offset: 0xC *\/$/;"	m	struct:FTFA_MemMap	access:public
FTFA_MemMap::FCNFG	include/MKL25Z4.h	/^  uint8_t FCNFG;                                   \/**< Flash Configuration Register, offset: 0x1 *\/$/;"	m	struct:FTFA_MemMap	access:public
FTFA_MemMap::FOPT	include/MKL25Z4.h	/^  uint8_t FOPT;                                    \/**< Flash Option Register, offset: 0x3 *\/$/;"	m	struct:FTFA_MemMap	access:public
FTFA_MemMap::FPROT0	include/MKL25Z4.h	/^  uint8_t FPROT0;                                  \/**< Program Flash Protection Registers, offset: 0x13 *\/$/;"	m	struct:FTFA_MemMap	access:public
FTFA_MemMap::FPROT1	include/MKL25Z4.h	/^  uint8_t FPROT1;                                  \/**< Program Flash Protection Registers, offset: 0x12 *\/$/;"	m	struct:FTFA_MemMap	access:public
FTFA_MemMap::FPROT2	include/MKL25Z4.h	/^  uint8_t FPROT2;                                  \/**< Program Flash Protection Registers, offset: 0x11 *\/$/;"	m	struct:FTFA_MemMap	access:public
FTFA_MemMap::FPROT3	include/MKL25Z4.h	/^  uint8_t FPROT3;                                  \/**< Program Flash Protection Registers, offset: 0x10 *\/$/;"	m	struct:FTFA_MemMap	access:public
FTFA_MemMap::FSEC	include/MKL25Z4.h	/^  uint8_t FSEC;                                    \/**< Flash Security Register, offset: 0x2 *\/$/;"	m	struct:FTFA_MemMap	access:public
FTFA_MemMap::FSTAT	include/MKL25Z4.h	/^  uint8_t FSTAT;                                   \/**< Flash Status Register, offset: 0x0 *\/$/;"	m	struct:FTFA_MemMap	access:public
FTFA_MemMapPtr	include/MKL25Z4.h	/^} volatile *FTFA_MemMapPtr;$/;"	t
FUNCTION	include/MKL25Z4.h	/^    uint32_t FUNCTION;                               \/**< Function Register 0..Function Register 1, array offset: 0x28, array step: 0x10 *\/$/;"	m	struct:DWT_MemMap::__anon8	access:public
F_CPU	include/common.h	11;"	d
GENCS	include/MKL25Z4.h	/^  uint32_t GENCS;                                  \/**< TSI General Control and Status Register, offset: 0x0 *\/$/;"	m	struct:TSI_MemMap	access:public
GPCHR	include/MKL25Z4.h	/^  uint32_t GPCHR;                                  \/**< Global Pin Control High Register, offset: 0x84 *\/$/;"	m	struct:PORT_MemMap	access:public
GPCLR	include/MKL25Z4.h	/^  uint32_t GPCLR;                                  \/**< Global Pin Control Low Register, offset: 0x80 *\/$/;"	m	struct:PORT_MemMap	access:public
GPIOA_PCOR	include/MKL25Z4.h	1851;"	d
GPIOA_PDDR	include/MKL25Z4.h	1854;"	d
GPIOA_PDIR	include/MKL25Z4.h	1853;"	d
GPIOA_PDOR	include/MKL25Z4.h	1849;"	d
GPIOA_PSOR	include/MKL25Z4.h	1850;"	d
GPIOA_PTOR	include/MKL25Z4.h	1852;"	d
GPIOB_PCOR	include/MKL25Z4.h	1858;"	d
GPIOB_PDDR	include/MKL25Z4.h	1861;"	d
GPIOB_PDIR	include/MKL25Z4.h	1860;"	d
GPIOB_PDOR	include/MKL25Z4.h	1856;"	d
GPIOB_PSOR	include/MKL25Z4.h	1857;"	d
GPIOB_PTOR	include/MKL25Z4.h	1859;"	d
GPIOC_PCOR	include/MKL25Z4.h	1865;"	d
GPIOC_PDDR	include/MKL25Z4.h	1868;"	d
GPIOC_PDIR	include/MKL25Z4.h	1867;"	d
GPIOC_PDOR	include/MKL25Z4.h	1863;"	d
GPIOC_PSOR	include/MKL25Z4.h	1864;"	d
GPIOC_PTOR	include/MKL25Z4.h	1866;"	d
GPIOD_PCOR	include/MKL25Z4.h	1872;"	d
GPIOD_PDDR	include/MKL25Z4.h	1875;"	d
GPIOD_PDIR	include/MKL25Z4.h	1874;"	d
GPIOD_PDOR	include/MKL25Z4.h	1870;"	d
GPIOD_PSOR	include/MKL25Z4.h	1871;"	d
GPIOD_PTOR	include/MKL25Z4.h	1873;"	d
GPIOE_PCOR	include/MKL25Z4.h	1879;"	d
GPIOE_PDDR	include/MKL25Z4.h	1882;"	d
GPIOE_PDIR	include/MKL25Z4.h	1881;"	d
GPIOE_PDOR	include/MKL25Z4.h	1877;"	d
GPIOE_PSOR	include/MKL25Z4.h	1878;"	d
GPIOE_PTOR	include/MKL25Z4.h	1880;"	d
GPIO_BASE_PTRS	include/MKL25Z4.h	1835;"	d
GPIO_MemMap	include/MKL25Z4.h	/^typedef struct GPIO_MemMap {$/;"	s
GPIO_MemMap::PCOR	include/MKL25Z4.h	/^  uint32_t PCOR;                                   \/**< Port Clear Output Register, offset: 0x8 *\/$/;"	m	struct:GPIO_MemMap	access:public
GPIO_MemMap::PDDR	include/MKL25Z4.h	/^  uint32_t PDDR;                                   \/**< Port Data Direction Register, offset: 0x14 *\/$/;"	m	struct:GPIO_MemMap	access:public
GPIO_MemMap::PDIR	include/MKL25Z4.h	/^  uint32_t PDIR;                                   \/**< Port Data Input Register, offset: 0x10 *\/$/;"	m	struct:GPIO_MemMap	access:public
GPIO_MemMap::PDOR	include/MKL25Z4.h	/^  uint32_t PDOR;                                   \/**< Port Data Output Register, offset: 0x0 *\/$/;"	m	struct:GPIO_MemMap	access:public
GPIO_MemMap::PSOR	include/MKL25Z4.h	/^  uint32_t PSOR;                                   \/**< Port Set Output Register, offset: 0x4 *\/$/;"	m	struct:GPIO_MemMap	access:public
GPIO_MemMap::PTOR	include/MKL25Z4.h	/^  uint32_t PTOR;                                   \/**< Port Toggle Output Register, offset: 0xC *\/$/;"	m	struct:GPIO_MemMap	access:public
GPIO_MemMapPtr	include/MKL25Z4.h	/^} volatile *GPIO_MemMapPtr;$/;"	t
GPIO_PCOR_PTCO	include/MKL25Z4.h	1804;"	d
GPIO_PCOR_PTCO_MASK	include/MKL25Z4.h	1802;"	d
GPIO_PCOR_PTCO_SHIFT	include/MKL25Z4.h	1803;"	d
GPIO_PCOR_REG	include/MKL25Z4.h	1774;"	d
GPIO_PDDR_PDD	include/MKL25Z4.h	1816;"	d
GPIO_PDDR_PDD_MASK	include/MKL25Z4.h	1814;"	d
GPIO_PDDR_PDD_SHIFT	include/MKL25Z4.h	1815;"	d
GPIO_PDDR_REG	include/MKL25Z4.h	1777;"	d
GPIO_PDIR_PDI	include/MKL25Z4.h	1812;"	d
GPIO_PDIR_PDI_MASK	include/MKL25Z4.h	1810;"	d
GPIO_PDIR_PDI_SHIFT	include/MKL25Z4.h	1811;"	d
GPIO_PDIR_REG	include/MKL25Z4.h	1776;"	d
GPIO_PDOR_PDO	include/MKL25Z4.h	1796;"	d
GPIO_PDOR_PDO_MASK	include/MKL25Z4.h	1794;"	d
GPIO_PDOR_PDO_SHIFT	include/MKL25Z4.h	1795;"	d
GPIO_PDOR_REG	include/MKL25Z4.h	1772;"	d
GPIO_PIN	src/main.c	7;"	d	file:
GPIO_PSOR_PTSO	include/MKL25Z4.h	1800;"	d
GPIO_PSOR_PTSO_MASK	include/MKL25Z4.h	1798;"	d
GPIO_PSOR_PTSO_SHIFT	include/MKL25Z4.h	1799;"	d
GPIO_PSOR_REG	include/MKL25Z4.h	1773;"	d
GPIO_PTOR_PTTO	include/MKL25Z4.h	1808;"	d
GPIO_PTOR_PTTO_MASK	include/MKL25Z4.h	1806;"	d
GPIO_PTOR_PTTO_SHIFT	include/MKL25Z4.h	1807;"	d
GPIO_PTOR_REG	include/MKL25Z4.h	1775;"	d
GREEN	src/main.c	72;"	d	file:
GREEN_LED	src/main.c	4;"	d	file:
HW_FLOW_CONTROL	include/freedom.h	32;"	d
I2C0_A1	include/MKL25Z4.h	2089;"	d
I2C0_A2	include/MKL25Z4.h	2098;"	d
I2C0_BASE_PTR	include/MKL25Z4.h	2071;"	d
I2C0_C1	include/MKL25Z4.h	2091;"	d
I2C0_C2	include/MKL25Z4.h	2094;"	d
I2C0_D	include/MKL25Z4.h	2093;"	d
I2C0_F	include/MKL25Z4.h	2090;"	d
I2C0_FLT	include/MKL25Z4.h	2095;"	d
I2C0_RA	include/MKL25Z4.h	2096;"	d
I2C0_S	include/MKL25Z4.h	2092;"	d
I2C0_SLTH	include/MKL25Z4.h	2099;"	d
I2C0_SLTL	include/MKL25Z4.h	2100;"	d
I2C0_SMB	include/MKL25Z4.h	2097;"	d
I2C1_A1	include/MKL25Z4.h	2102;"	d
I2C1_A2	include/MKL25Z4.h	2111;"	d
I2C1_BASE_PTR	include/MKL25Z4.h	2073;"	d
I2C1_C1	include/MKL25Z4.h	2104;"	d
I2C1_C2	include/MKL25Z4.h	2107;"	d
I2C1_D	include/MKL25Z4.h	2106;"	d
I2C1_F	include/MKL25Z4.h	2103;"	d
I2C1_FLT	include/MKL25Z4.h	2108;"	d
I2C1_RA	include/MKL25Z4.h	2109;"	d
I2C1_S	include/MKL25Z4.h	2105;"	d
I2C1_SLTH	include/MKL25Z4.h	2112;"	d
I2C1_SLTL	include/MKL25Z4.h	2113;"	d
I2C1_SMB	include/MKL25Z4.h	2110;"	d
I2C_A1_AD	include/MKL25Z4.h	1960;"	d
I2C_A1_AD_MASK	include/MKL25Z4.h	1958;"	d
I2C_A1_AD_SHIFT	include/MKL25Z4.h	1959;"	d
I2C_A1_REG	include/MKL25Z4.h	1930;"	d
I2C_A2_REG	include/MKL25Z4.h	1939;"	d
I2C_A2_SAD	include/MKL25Z4.h	2054;"	d
I2C_A2_SAD_MASK	include/MKL25Z4.h	2052;"	d
I2C_A2_SAD_SHIFT	include/MKL25Z4.h	2053;"	d
I2C_BASE_PTRS	include/MKL25Z4.h	2075;"	d
I2C_C1_DMAEN_MASK	include/MKL25Z4.h	1969;"	d
I2C_C1_DMAEN_SHIFT	include/MKL25Z4.h	1970;"	d
I2C_C1_IICEN_MASK	include/MKL25Z4.h	1983;"	d
I2C_C1_IICEN_SHIFT	include/MKL25Z4.h	1984;"	d
I2C_C1_IICIE_MASK	include/MKL25Z4.h	1981;"	d
I2C_C1_IICIE_SHIFT	include/MKL25Z4.h	1982;"	d
I2C_C1_MST_MASK	include/MKL25Z4.h	1979;"	d
I2C_C1_MST_SHIFT	include/MKL25Z4.h	1980;"	d
I2C_C1_REG	include/MKL25Z4.h	1932;"	d
I2C_C1_RSTA_MASK	include/MKL25Z4.h	1973;"	d
I2C_C1_RSTA_SHIFT	include/MKL25Z4.h	1974;"	d
I2C_C1_TXAK_MASK	include/MKL25Z4.h	1975;"	d
I2C_C1_TXAK_SHIFT	include/MKL25Z4.h	1976;"	d
I2C_C1_TX_MASK	include/MKL25Z4.h	1977;"	d
I2C_C1_TX_SHIFT	include/MKL25Z4.h	1978;"	d
I2C_C1_WUEN_MASK	include/MKL25Z4.h	1971;"	d
I2C_C1_WUEN_SHIFT	include/MKL25Z4.h	1972;"	d
I2C_C2_AD	include/MKL25Z4.h	2009;"	d
I2C_C2_ADEXT_MASK	include/MKL25Z4.h	2016;"	d
I2C_C2_ADEXT_SHIFT	include/MKL25Z4.h	2017;"	d
I2C_C2_AD_MASK	include/MKL25Z4.h	2007;"	d
I2C_C2_AD_SHIFT	include/MKL25Z4.h	2008;"	d
I2C_C2_GCAEN_MASK	include/MKL25Z4.h	2018;"	d
I2C_C2_GCAEN_SHIFT	include/MKL25Z4.h	2019;"	d
I2C_C2_HDRS_MASK	include/MKL25Z4.h	2014;"	d
I2C_C2_HDRS_SHIFT	include/MKL25Z4.h	2015;"	d
I2C_C2_REG	include/MKL25Z4.h	1935;"	d
I2C_C2_RMEN_MASK	include/MKL25Z4.h	2010;"	d
I2C_C2_RMEN_SHIFT	include/MKL25Z4.h	2011;"	d
I2C_C2_SBRC_MASK	include/MKL25Z4.h	2012;"	d
I2C_C2_SBRC_SHIFT	include/MKL25Z4.h	2013;"	d
I2C_D_DATA	include/MKL25Z4.h	2005;"	d
I2C_D_DATA_MASK	include/MKL25Z4.h	2003;"	d
I2C_D_DATA_SHIFT	include/MKL25Z4.h	2004;"	d
I2C_D_REG	include/MKL25Z4.h	1934;"	d
I2C_FLT_FLT	include/MKL25Z4.h	2023;"	d
I2C_FLT_FLT_MASK	include/MKL25Z4.h	2021;"	d
I2C_FLT_FLT_SHIFT	include/MKL25Z4.h	2022;"	d
I2C_FLT_REG	include/MKL25Z4.h	1936;"	d
I2C_FLT_SHEN_MASK	include/MKL25Z4.h	2028;"	d
I2C_FLT_SHEN_SHIFT	include/MKL25Z4.h	2029;"	d
I2C_FLT_STOPF_MASK	include/MKL25Z4.h	2026;"	d
I2C_FLT_STOPF_SHIFT	include/MKL25Z4.h	2027;"	d
I2C_FLT_STOPIE_MASK	include/MKL25Z4.h	2024;"	d
I2C_FLT_STOPIE_SHIFT	include/MKL25Z4.h	2025;"	d
I2C_F_ICR	include/MKL25Z4.h	1964;"	d
I2C_F_ICR_MASK	include/MKL25Z4.h	1962;"	d
I2C_F_ICR_SHIFT	include/MKL25Z4.h	1963;"	d
I2C_F_MULT	include/MKL25Z4.h	1967;"	d
I2C_F_MULT_MASK	include/MKL25Z4.h	1965;"	d
I2C_F_MULT_SHIFT	include/MKL25Z4.h	1966;"	d
I2C_F_REG	include/MKL25Z4.h	1931;"	d
I2C_MemMap	include/MKL25Z4.h	/^typedef struct I2C_MemMap {$/;"	s
I2C_MemMap::A1	include/MKL25Z4.h	/^  uint8_t A1;                                      \/**< I2C Address Register 1, offset: 0x0 *\/$/;"	m	struct:I2C_MemMap	access:public
I2C_MemMap::A2	include/MKL25Z4.h	/^  uint8_t A2;                                      \/**< I2C Address Register 2, offset: 0x9 *\/$/;"	m	struct:I2C_MemMap	access:public
I2C_MemMap::C1	include/MKL25Z4.h	/^  uint8_t C1;                                      \/**< I2C Control Register 1, offset: 0x2 *\/$/;"	m	struct:I2C_MemMap	access:public
I2C_MemMap::C2	include/MKL25Z4.h	/^  uint8_t C2;                                      \/**< I2C Control Register 2, offset: 0x5 *\/$/;"	m	struct:I2C_MemMap	access:public
I2C_MemMap::D	include/MKL25Z4.h	/^  uint8_t D;                                       \/**< I2C Data I\/O register, offset: 0x4 *\/$/;"	m	struct:I2C_MemMap	access:public
I2C_MemMap::F	include/MKL25Z4.h	/^  uint8_t F;                                       \/**< I2C Frequency Divider register, offset: 0x1 *\/$/;"	m	struct:I2C_MemMap	access:public
I2C_MemMap::FLT	include/MKL25Z4.h	/^  uint8_t FLT;                                     \/**< I2C Programmable Input Glitch Filter register, offset: 0x6 *\/$/;"	m	struct:I2C_MemMap	access:public
I2C_MemMap::RA	include/MKL25Z4.h	/^  uint8_t RA;                                      \/**< I2C Range Address register, offset: 0x7 *\/$/;"	m	struct:I2C_MemMap	access:public
I2C_MemMap::S	include/MKL25Z4.h	/^  uint8_t S;                                       \/**< I2C Status register, offset: 0x3 *\/$/;"	m	struct:I2C_MemMap	access:public
I2C_MemMap::SLTH	include/MKL25Z4.h	/^  uint8_t SLTH;                                    \/**< I2C SCL Low Timeout Register High, offset: 0xA *\/$/;"	m	struct:I2C_MemMap	access:public
I2C_MemMap::SLTL	include/MKL25Z4.h	/^  uint8_t SLTL;                                    \/**< I2C SCL Low Timeout Register Low, offset: 0xB *\/$/;"	m	struct:I2C_MemMap	access:public
I2C_MemMap::SMB	include/MKL25Z4.h	/^  uint8_t SMB;                                     \/**< I2C SMBus Control and Status register, offset: 0x8 *\/$/;"	m	struct:I2C_MemMap	access:public
I2C_MemMapPtr	include/MKL25Z4.h	/^} volatile *I2C_MemMapPtr;$/;"	t
I2C_RA_RAD	include/MKL25Z4.h	2033;"	d
I2C_RA_RAD_MASK	include/MKL25Z4.h	2031;"	d
I2C_RA_RAD_SHIFT	include/MKL25Z4.h	2032;"	d
I2C_RA_REG	include/MKL25Z4.h	1937;"	d
I2C_SLTH_REG	include/MKL25Z4.h	1940;"	d
I2C_SLTH_SSLT	include/MKL25Z4.h	2058;"	d
I2C_SLTH_SSLT_MASK	include/MKL25Z4.h	2056;"	d
I2C_SLTH_SSLT_SHIFT	include/MKL25Z4.h	2057;"	d
I2C_SLTL_REG	include/MKL25Z4.h	1941;"	d
I2C_SLTL_SSLT	include/MKL25Z4.h	2062;"	d
I2C_SLTL_SSLT_MASK	include/MKL25Z4.h	2060;"	d
I2C_SLTL_SSLT_SHIFT	include/MKL25Z4.h	2061;"	d
I2C_SMB_ALERTEN_MASK	include/MKL25Z4.h	2047;"	d
I2C_SMB_ALERTEN_SHIFT	include/MKL25Z4.h	2048;"	d
I2C_SMB_FACK_MASK	include/MKL25Z4.h	2049;"	d
I2C_SMB_FACK_SHIFT	include/MKL25Z4.h	2050;"	d
I2C_SMB_REG	include/MKL25Z4.h	1938;"	d
I2C_SMB_SHTF1_MASK	include/MKL25Z4.h	2039;"	d
I2C_SMB_SHTF1_SHIFT	include/MKL25Z4.h	2040;"	d
I2C_SMB_SHTF2IE_MASK	include/MKL25Z4.h	2035;"	d
I2C_SMB_SHTF2IE_SHIFT	include/MKL25Z4.h	2036;"	d
I2C_SMB_SHTF2_MASK	include/MKL25Z4.h	2037;"	d
I2C_SMB_SHTF2_SHIFT	include/MKL25Z4.h	2038;"	d
I2C_SMB_SIICAEN_MASK	include/MKL25Z4.h	2045;"	d
I2C_SMB_SIICAEN_SHIFT	include/MKL25Z4.h	2046;"	d
I2C_SMB_SLTF_MASK	include/MKL25Z4.h	2041;"	d
I2C_SMB_SLTF_SHIFT	include/MKL25Z4.h	2042;"	d
I2C_SMB_TCKSEL_MASK	include/MKL25Z4.h	2043;"	d
I2C_SMB_TCKSEL_SHIFT	include/MKL25Z4.h	2044;"	d
I2C_S_ARBL_MASK	include/MKL25Z4.h	1994;"	d
I2C_S_ARBL_SHIFT	include/MKL25Z4.h	1995;"	d
I2C_S_BUSY_MASK	include/MKL25Z4.h	1996;"	d
I2C_S_BUSY_SHIFT	include/MKL25Z4.h	1997;"	d
I2C_S_IAAS_MASK	include/MKL25Z4.h	1998;"	d
I2C_S_IAAS_SHIFT	include/MKL25Z4.h	1999;"	d
I2C_S_IICIF_MASK	include/MKL25Z4.h	1988;"	d
I2C_S_IICIF_SHIFT	include/MKL25Z4.h	1989;"	d
I2C_S_RAM_MASK	include/MKL25Z4.h	1992;"	d
I2C_S_RAM_SHIFT	include/MKL25Z4.h	1993;"	d
I2C_S_REG	include/MKL25Z4.h	1933;"	d
I2C_S_RXAK_MASK	include/MKL25Z4.h	1986;"	d
I2C_S_RXAK_SHIFT	include/MKL25Z4.h	1987;"	d
I2C_S_SRW_MASK	include/MKL25Z4.h	1990;"	d
I2C_S_SRW_SHIFT	include/MKL25Z4.h	1991;"	d
I2C_S_TCF_MASK	include/MKL25Z4.h	2000;"	d
I2C_S_TCF_SHIFT	include/MKL25Z4.h	2001;"	d
ICER	include/MKL25Z4.h	/^  uint32_t ICER;                                   \/**< Interrupt Clear Enable Register, offset: 0x80 *\/$/;"	m	struct:NVIC_MemMap	access:public
ICPR	include/MKL25Z4.h	/^  uint32_t ICPR;                                   \/**< Interrupt Clear Pending Register, offset: 0x180 *\/$/;"	m	struct:NVIC_MemMap	access:public
ICSR	include/MKL25Z4.h	/^  uint32_t ICSR;                                   \/**< Interrupt Control and State Register, offset: 0xD04 *\/$/;"	m	struct:SCB_MemMap	access:public
IDCOMP	include/MKL25Z4.h	/^  uint8_t IDCOMP;                                  \/**< Peripheral ID Complement register, offset: 0x4 *\/$/;"	m	struct:USB_MemMap	access:public
IER	include/MKL25Z4.h	/^  uint32_t IER;                                    \/**< RTC Interrupt Enable Register, offset: 0x1C *\/$/;"	m	struct:RTC_MemMap	access:public
INST_SET	Makefile	/^INST_SET=-mthumb$/;"	m
INTEN	include/MKL25Z4.h	/^  uint8_t INTEN;                                   \/**< Interrupt Enable register, offset: 0x84 *\/$/;"	m	struct:USB_MemMap	access:public
INT_ADC0	include/MKL25Z4.h	/^  INT_ADC0                     = 31,               \/**< ADC0 interrupt *\/$/;"	e	enum:__anon1
INT_CMP0	include/MKL25Z4.h	/^  INT_CMP0                     = 32,               \/**< CMP0 interrupt *\/$/;"	e	enum:__anon1
INT_DAC0	include/MKL25Z4.h	/^  INT_DAC0                     = 41,               \/**< DAC0 interrupt *\/$/;"	e	enum:__anon1
INT_DMA0	include/MKL25Z4.h	/^  INT_DMA0                     = 16,               \/**< DMA channel 0 transfer complete\/error interrupt *\/$/;"	e	enum:__anon1
INT_DMA1	include/MKL25Z4.h	/^  INT_DMA1                     = 17,               \/**< DMA channel 1 transfer complete\/error interrupt *\/$/;"	e	enum:__anon1
INT_DMA2	include/MKL25Z4.h	/^  INT_DMA2                     = 18,               \/**< DMA channel 2 transfer complete\/error interrupt *\/$/;"	e	enum:__anon1
INT_DMA3	include/MKL25Z4.h	/^  INT_DMA3                     = 19,               \/**< DMA channel 3 transfer complete\/error interrupt *\/$/;"	e	enum:__anon1
INT_FTFA	include/MKL25Z4.h	/^  INT_FTFA                     = 21,               \/**< FTFA command complete\/read collision interrupt *\/$/;"	e	enum:__anon1
INT_Hard_Fault	include/MKL25Z4.h	/^  INT_Hard_Fault               = 3,                \/**< Hard fault exception *\/$/;"	e	enum:__anon1
INT_I2C0	include/MKL25Z4.h	/^  INT_I2C0                     = 24,               \/**< I2C0 interrupt *\/$/;"	e	enum:__anon1
INT_I2C1	include/MKL25Z4.h	/^  INT_I2C1                     = 25,               \/**< I2C0 interrupt 25 *\/$/;"	e	enum:__anon1
INT_Initial_Program_Counter	include/MKL25Z4.h	/^  INT_Initial_Program_Counter  = 1,                \/**< Initial program counter *\/$/;"	e	enum:__anon1
INT_Initial_Stack_Pointer	include/MKL25Z4.h	/^  INT_Initial_Stack_Pointer    = 0,                \/**< Initial stack pointer *\/$/;"	e	enum:__anon1
INT_LLW	include/MKL25Z4.h	/^  INT_LLW                      = 23,               \/**< Low Leakage Wakeup *\/$/;"	e	enum:__anon1
INT_LPTimer	include/MKL25Z4.h	/^  INT_LPTimer                  = 44,               \/**< LPTimer interrupt *\/$/;"	e	enum:__anon1
INT_LVD_LVW	include/MKL25Z4.h	/^  INT_LVD_LVW                  = 22,               \/**< Low Voltage Detect, Low Voltage Warning *\/$/;"	e	enum:__anon1
INT_MCG	include/MKL25Z4.h	/^  INT_MCG                      = 43,               \/**< MCG interrupt *\/$/;"	e	enum:__anon1
INT_NMI	include/MKL25Z4.h	/^  INT_NMI                      = 2,                \/**< Non-maskable interrupt *\/$/;"	e	enum:__anon1
INT_PIT	include/MKL25Z4.h	/^  INT_PIT                      = 38,               \/**< PIT timer interrupt *\/$/;"	e	enum:__anon1
INT_PORTA	include/MKL25Z4.h	/^  INT_PORTA                    = 46,               \/**< Port A interrupt *\/$/;"	e	enum:__anon1
INT_PORTD	include/MKL25Z4.h	/^  INT_PORTD                    = 47                \/**< Port D interrupt *\/$/;"	e	enum:__anon1
INT_PendableSrvReq	include/MKL25Z4.h	/^  INT_PendableSrvReq           = 14,               \/**< PendSV exception - request for system level service *\/$/;"	e	enum:__anon1
INT_RTC	include/MKL25Z4.h	/^  INT_RTC                      = 36,               \/**< RTC interrupt *\/$/;"	e	enum:__anon1
INT_RTC_Seconds	include/MKL25Z4.h	/^  INT_RTC_Seconds              = 37,               \/**< RTC seconds interrupt *\/$/;"	e	enum:__anon1
INT_Reserved10	include/MKL25Z4.h	/^  INT_Reserved10               = 10,               \/**< Reserved interrupt 10 *\/$/;"	e	enum:__anon1
INT_Reserved12	include/MKL25Z4.h	/^  INT_Reserved12               = 12,               \/**< Reserved interrupt 12 *\/$/;"	e	enum:__anon1
INT_Reserved13	include/MKL25Z4.h	/^  INT_Reserved13               = 13,               \/**< Reserved interrupt 13 *\/$/;"	e	enum:__anon1
INT_Reserved20	include/MKL25Z4.h	/^  INT_Reserved20               = 20,               \/**< Reserved interrupt 20 *\/$/;"	e	enum:__anon1
INT_Reserved39	include/MKL25Z4.h	/^  INT_Reserved39               = 39,               \/**< Reserved interrupt 39 *\/$/;"	e	enum:__anon1
INT_Reserved4	include/MKL25Z4.h	/^  INT_Reserved4                = 4,                \/**< Reserved interrupt 4 *\/$/;"	e	enum:__anon1
INT_Reserved45	include/MKL25Z4.h	/^  INT_Reserved45               = 45,               \/**< Reserved interrupt 45 *\/$/;"	e	enum:__anon1
INT_Reserved5	include/MKL25Z4.h	/^  INT_Reserved5                = 5,                \/**< Reserved interrupt 5 *\/$/;"	e	enum:__anon1
INT_Reserved6	include/MKL25Z4.h	/^  INT_Reserved6                = 6,                \/**< Reserved interrupt 6 *\/$/;"	e	enum:__anon1
INT_Reserved7	include/MKL25Z4.h	/^  INT_Reserved7                = 7,                \/**< Reserved interrupt 7 *\/$/;"	e	enum:__anon1
INT_Reserved8	include/MKL25Z4.h	/^  INT_Reserved8                = 8,                \/**< Reserved interrupt 8 *\/$/;"	e	enum:__anon1
INT_Reserved9	include/MKL25Z4.h	/^  INT_Reserved9                = 9,                \/**< Reserved interrupt 9 *\/$/;"	e	enum:__anon1
INT_SPI0	include/MKL25Z4.h	/^  INT_SPI0                     = 26,               \/**< SPI0 interrupt *\/$/;"	e	enum:__anon1
INT_SPI1	include/MKL25Z4.h	/^  INT_SPI1                     = 27,               \/**< SPI1 interrupt *\/$/;"	e	enum:__anon1
INT_SVCall	include/MKL25Z4.h	/^  INT_SVCall                   = 11,               \/**< A supervisor call exception *\/$/;"	e	enum:__anon1
INT_SysTick	include/MKL25Z4.h	/^  INT_SysTick                  = 15,               \/**< SysTick interrupt *\/$/;"	e	enum:__anon1
INT_TPM0	include/MKL25Z4.h	/^  INT_TPM0                     = 33,               \/**< TPM0 fault, overflow and channels interrupt *\/$/;"	e	enum:__anon1
INT_TPM1	include/MKL25Z4.h	/^  INT_TPM1                     = 34,               \/**< TPM1 fault, overflow and channels interrupt *\/$/;"	e	enum:__anon1
INT_TPM2	include/MKL25Z4.h	/^  INT_TPM2                     = 35,               \/**< TPM2 fault, overflow and channels interrupt *\/$/;"	e	enum:__anon1
INT_TSI0	include/MKL25Z4.h	/^  INT_TSI0                     = 42,               \/**< TSI0 interrupt *\/$/;"	e	enum:__anon1
INT_UART0	include/MKL25Z4.h	/^  INT_UART0                    = 28,               \/**< UART0 status\/error interrupt *\/$/;"	e	enum:__anon1
INT_UART1	include/MKL25Z4.h	/^  INT_UART1                    = 29,               \/**< UART1 status\/error interrupt *\/$/;"	e	enum:__anon1
INT_UART2	include/MKL25Z4.h	/^  INT_UART2                    = 30,               \/**< UART2 status\/error interrupt *\/$/;"	e	enum:__anon1
INT_USB0	include/MKL25Z4.h	/^  INT_USB0                     = 40,               \/**< USB0 interrupt *\/$/;"	e	enum:__anon1
IP	include/MKL25Z4.h	/^  uint32_t IP[8];                                  \/**< Interrupt Priority Register n, array offset: 0x300, array step: 0x4 *\/$/;"	m	struct:NVIC_MemMap	access:public
IRQInterruptIndex	include/MKL25Z4.h	/^} IRQInterruptIndex;$/;"	t	typeref:enum:__anon1
ISER	include/MKL25Z4.h	/^  uint32_t ISER;                                   \/**< Interrupt Set Enable Register, offset: 0x0 *\/$/;"	m	struct:NVIC_MemMap	access:public
ISFR	include/MKL25Z4.h	/^  uint32_t ISFR;                                   \/**< Interrupt Status Flag Register, offset: 0xA0 *\/$/;"	m	struct:PORT_MemMap	access:public
ISPR	include/MKL25Z4.h	/^  uint32_t ISPR;                                   \/**< Interrupt Set Pending Register, offset: 0x100 *\/$/;"	m	struct:NVIC_MemMap	access:public
ISR	include/isr.h	14;"	d
ISR	startup/startup.c	/^ISR(_start)$/;"	f
ISR	startup/vectors.c	/^ISR(nop_isr)$/;"	f
ISR_H	include/isr.h	5;"	d
ISTAT	include/MKL25Z4.h	/^  uint8_t ISTAT;                                   \/**< Interrupt Status register, offset: 0x80 *\/$/;"	m	struct:USB_MemMap	access:public
IS_SET	src/main.c	75;"	d	file:
LDVAL	include/MKL25Z4.h	/^    uint32_t LDVAL;                                  \/**< Timer Load Value Register, array offset: 0x100, array step: 0x10 *\/$/;"	m	struct:PIT_MemMap::__anon10	access:public
LINK_FLAGS	Makefile	/^LINK_FLAGS=-nostartfiles -Wl,-Map,$(TARGET).map$/;"	m
LINK_SCRIPT	Makefile	/^LINK_SCRIPT=scripts\/linker.ld$/;"	m
LLWU_BASE_PTR	include/MKL25Z4.h	2330;"	d
LLWU_BASE_PTRS	include/MKL25Z4.h	2332;"	d
LLWU_F1	include/MKL25Z4.h	2351;"	d
LLWU_F1_REG	include/MKL25Z4.h	2164;"	d
LLWU_F1_WUF0_MASK	include/MKL25Z4.h	2254;"	d
LLWU_F1_WUF0_SHIFT	include/MKL25Z4.h	2255;"	d
LLWU_F1_WUF1_MASK	include/MKL25Z4.h	2256;"	d
LLWU_F1_WUF1_SHIFT	include/MKL25Z4.h	2257;"	d
LLWU_F1_WUF2_MASK	include/MKL25Z4.h	2258;"	d
LLWU_F1_WUF2_SHIFT	include/MKL25Z4.h	2259;"	d
LLWU_F1_WUF3_MASK	include/MKL25Z4.h	2260;"	d
LLWU_F1_WUF3_SHIFT	include/MKL25Z4.h	2261;"	d
LLWU_F1_WUF4_MASK	include/MKL25Z4.h	2262;"	d
LLWU_F1_WUF4_SHIFT	include/MKL25Z4.h	2263;"	d
LLWU_F1_WUF5_MASK	include/MKL25Z4.h	2264;"	d
LLWU_F1_WUF5_SHIFT	include/MKL25Z4.h	2265;"	d
LLWU_F1_WUF6_MASK	include/MKL25Z4.h	2266;"	d
LLWU_F1_WUF6_SHIFT	include/MKL25Z4.h	2267;"	d
LLWU_F1_WUF7_MASK	include/MKL25Z4.h	2268;"	d
LLWU_F1_WUF7_SHIFT	include/MKL25Z4.h	2269;"	d
LLWU_F2	include/MKL25Z4.h	2352;"	d
LLWU_F2_REG	include/MKL25Z4.h	2165;"	d
LLWU_F2_WUF10_MASK	include/MKL25Z4.h	2275;"	d
LLWU_F2_WUF10_SHIFT	include/MKL25Z4.h	2276;"	d
LLWU_F2_WUF11_MASK	include/MKL25Z4.h	2277;"	d
LLWU_F2_WUF11_SHIFT	include/MKL25Z4.h	2278;"	d
LLWU_F2_WUF12_MASK	include/MKL25Z4.h	2279;"	d
LLWU_F2_WUF12_SHIFT	include/MKL25Z4.h	2280;"	d
LLWU_F2_WUF13_MASK	include/MKL25Z4.h	2281;"	d
LLWU_F2_WUF13_SHIFT	include/MKL25Z4.h	2282;"	d
LLWU_F2_WUF14_MASK	include/MKL25Z4.h	2283;"	d
LLWU_F2_WUF14_SHIFT	include/MKL25Z4.h	2284;"	d
LLWU_F2_WUF15_MASK	include/MKL25Z4.h	2285;"	d
LLWU_F2_WUF15_SHIFT	include/MKL25Z4.h	2286;"	d
LLWU_F2_WUF8_MASK	include/MKL25Z4.h	2271;"	d
LLWU_F2_WUF8_SHIFT	include/MKL25Z4.h	2272;"	d
LLWU_F2_WUF9_MASK	include/MKL25Z4.h	2273;"	d
LLWU_F2_WUF9_SHIFT	include/MKL25Z4.h	2274;"	d
LLWU_F3	include/MKL25Z4.h	2353;"	d
LLWU_F3_MWUF0_MASK	include/MKL25Z4.h	2288;"	d
LLWU_F3_MWUF0_SHIFT	include/MKL25Z4.h	2289;"	d
LLWU_F3_MWUF1_MASK	include/MKL25Z4.h	2290;"	d
LLWU_F3_MWUF1_SHIFT	include/MKL25Z4.h	2291;"	d
LLWU_F3_MWUF2_MASK	include/MKL25Z4.h	2292;"	d
LLWU_F3_MWUF2_SHIFT	include/MKL25Z4.h	2293;"	d
LLWU_F3_MWUF3_MASK	include/MKL25Z4.h	2294;"	d
LLWU_F3_MWUF3_SHIFT	include/MKL25Z4.h	2295;"	d
LLWU_F3_MWUF4_MASK	include/MKL25Z4.h	2296;"	d
LLWU_F3_MWUF4_SHIFT	include/MKL25Z4.h	2297;"	d
LLWU_F3_MWUF5_MASK	include/MKL25Z4.h	2298;"	d
LLWU_F3_MWUF5_SHIFT	include/MKL25Z4.h	2299;"	d
LLWU_F3_MWUF6_MASK	include/MKL25Z4.h	2300;"	d
LLWU_F3_MWUF6_SHIFT	include/MKL25Z4.h	2301;"	d
LLWU_F3_MWUF7_MASK	include/MKL25Z4.h	2302;"	d
LLWU_F3_MWUF7_SHIFT	include/MKL25Z4.h	2303;"	d
LLWU_F3_REG	include/MKL25Z4.h	2166;"	d
LLWU_FILT1	include/MKL25Z4.h	2354;"	d
LLWU_FILT1_FILTE	include/MKL25Z4.h	2310;"	d
LLWU_FILT1_FILTE_MASK	include/MKL25Z4.h	2308;"	d
LLWU_FILT1_FILTE_SHIFT	include/MKL25Z4.h	2309;"	d
LLWU_FILT1_FILTF_MASK	include/MKL25Z4.h	2311;"	d
LLWU_FILT1_FILTF_SHIFT	include/MKL25Z4.h	2312;"	d
LLWU_FILT1_FILTSEL	include/MKL25Z4.h	2307;"	d
LLWU_FILT1_FILTSEL_MASK	include/MKL25Z4.h	2305;"	d
LLWU_FILT1_FILTSEL_SHIFT	include/MKL25Z4.h	2306;"	d
LLWU_FILT1_REG	include/MKL25Z4.h	2167;"	d
LLWU_FILT2	include/MKL25Z4.h	2355;"	d
LLWU_FILT2_FILTE	include/MKL25Z4.h	2319;"	d
LLWU_FILT2_FILTE_MASK	include/MKL25Z4.h	2317;"	d
LLWU_FILT2_FILTE_SHIFT	include/MKL25Z4.h	2318;"	d
LLWU_FILT2_FILTF_MASK	include/MKL25Z4.h	2320;"	d
LLWU_FILT2_FILTF_SHIFT	include/MKL25Z4.h	2321;"	d
LLWU_FILT2_FILTSEL	include/MKL25Z4.h	2316;"	d
LLWU_FILT2_FILTSEL_MASK	include/MKL25Z4.h	2314;"	d
LLWU_FILT2_FILTSEL_SHIFT	include/MKL25Z4.h	2315;"	d
LLWU_FILT2_REG	include/MKL25Z4.h	2168;"	d
LLWU_ME	include/MKL25Z4.h	2350;"	d
LLWU_ME_REG	include/MKL25Z4.h	2163;"	d
LLWU_ME_WUME0_MASK	include/MKL25Z4.h	2237;"	d
LLWU_ME_WUME0_SHIFT	include/MKL25Z4.h	2238;"	d
LLWU_ME_WUME1_MASK	include/MKL25Z4.h	2239;"	d
LLWU_ME_WUME1_SHIFT	include/MKL25Z4.h	2240;"	d
LLWU_ME_WUME2_MASK	include/MKL25Z4.h	2241;"	d
LLWU_ME_WUME2_SHIFT	include/MKL25Z4.h	2242;"	d
LLWU_ME_WUME3_MASK	include/MKL25Z4.h	2243;"	d
LLWU_ME_WUME3_SHIFT	include/MKL25Z4.h	2244;"	d
LLWU_ME_WUME4_MASK	include/MKL25Z4.h	2245;"	d
LLWU_ME_WUME4_SHIFT	include/MKL25Z4.h	2246;"	d
LLWU_ME_WUME5_MASK	include/MKL25Z4.h	2247;"	d
LLWU_ME_WUME5_SHIFT	include/MKL25Z4.h	2248;"	d
LLWU_ME_WUME6_MASK	include/MKL25Z4.h	2249;"	d
LLWU_ME_WUME6_SHIFT	include/MKL25Z4.h	2250;"	d
LLWU_ME_WUME7_MASK	include/MKL25Z4.h	2251;"	d
LLWU_ME_WUME7_SHIFT	include/MKL25Z4.h	2252;"	d
LLWU_MemMap	include/MKL25Z4.h	/^typedef struct LLWU_MemMap {$/;"	s
LLWU_MemMap::F1	include/MKL25Z4.h	/^  uint8_t F1;                                      \/**< LLWU Flag 1 register, offset: 0x5 *\/$/;"	m	struct:LLWU_MemMap	access:public
LLWU_MemMap::F2	include/MKL25Z4.h	/^  uint8_t F2;                                      \/**< LLWU Flag 2 register, offset: 0x6 *\/$/;"	m	struct:LLWU_MemMap	access:public
LLWU_MemMap::F3	include/MKL25Z4.h	/^  uint8_t F3;                                      \/**< LLWU Flag 3 register, offset: 0x7 *\/$/;"	m	struct:LLWU_MemMap	access:public
LLWU_MemMap::FILT1	include/MKL25Z4.h	/^  uint8_t FILT1;                                   \/**< LLWU Pin Filter 1 register, offset: 0x8 *\/$/;"	m	struct:LLWU_MemMap	access:public
LLWU_MemMap::FILT2	include/MKL25Z4.h	/^  uint8_t FILT2;                                   \/**< LLWU Pin Filter 2 register, offset: 0x9 *\/$/;"	m	struct:LLWU_MemMap	access:public
LLWU_MemMap::ME	include/MKL25Z4.h	/^  uint8_t ME;                                      \/**< LLWU Module Enable register, offset: 0x4 *\/$/;"	m	struct:LLWU_MemMap	access:public
LLWU_MemMap::PE1	include/MKL25Z4.h	/^  uint8_t PE1;                                     \/**< LLWU Pin Enable 1 register, offset: 0x0 *\/$/;"	m	struct:LLWU_MemMap	access:public
LLWU_MemMap::PE2	include/MKL25Z4.h	/^  uint8_t PE2;                                     \/**< LLWU Pin Enable 2 register, offset: 0x1 *\/$/;"	m	struct:LLWU_MemMap	access:public
LLWU_MemMap::PE3	include/MKL25Z4.h	/^  uint8_t PE3;                                     \/**< LLWU Pin Enable 3 register, offset: 0x2 *\/$/;"	m	struct:LLWU_MemMap	access:public
LLWU_MemMap::PE4	include/MKL25Z4.h	/^  uint8_t PE4;                                     \/**< LLWU Pin Enable 4 register, offset: 0x3 *\/$/;"	m	struct:LLWU_MemMap	access:public
LLWU_MemMapPtr	include/MKL25Z4.h	/^} volatile *LLWU_MemMapPtr;$/;"	t
LLWU_PE1	include/MKL25Z4.h	2346;"	d
LLWU_PE1_REG	include/MKL25Z4.h	2159;"	d
LLWU_PE1_WUPE0	include/MKL25Z4.h	2187;"	d
LLWU_PE1_WUPE0_MASK	include/MKL25Z4.h	2185;"	d
LLWU_PE1_WUPE0_SHIFT	include/MKL25Z4.h	2186;"	d
LLWU_PE1_WUPE1	include/MKL25Z4.h	2190;"	d
LLWU_PE1_WUPE1_MASK	include/MKL25Z4.h	2188;"	d
LLWU_PE1_WUPE1_SHIFT	include/MKL25Z4.h	2189;"	d
LLWU_PE1_WUPE2	include/MKL25Z4.h	2193;"	d
LLWU_PE1_WUPE2_MASK	include/MKL25Z4.h	2191;"	d
LLWU_PE1_WUPE2_SHIFT	include/MKL25Z4.h	2192;"	d
LLWU_PE1_WUPE3	include/MKL25Z4.h	2196;"	d
LLWU_PE1_WUPE3_MASK	include/MKL25Z4.h	2194;"	d
LLWU_PE1_WUPE3_SHIFT	include/MKL25Z4.h	2195;"	d
LLWU_PE2	include/MKL25Z4.h	2347;"	d
LLWU_PE2_REG	include/MKL25Z4.h	2160;"	d
LLWU_PE2_WUPE4	include/MKL25Z4.h	2200;"	d
LLWU_PE2_WUPE4_MASK	include/MKL25Z4.h	2198;"	d
LLWU_PE2_WUPE4_SHIFT	include/MKL25Z4.h	2199;"	d
LLWU_PE2_WUPE5	include/MKL25Z4.h	2203;"	d
LLWU_PE2_WUPE5_MASK	include/MKL25Z4.h	2201;"	d
LLWU_PE2_WUPE5_SHIFT	include/MKL25Z4.h	2202;"	d
LLWU_PE2_WUPE6	include/MKL25Z4.h	2206;"	d
LLWU_PE2_WUPE6_MASK	include/MKL25Z4.h	2204;"	d
LLWU_PE2_WUPE6_SHIFT	include/MKL25Z4.h	2205;"	d
LLWU_PE2_WUPE7	include/MKL25Z4.h	2209;"	d
LLWU_PE2_WUPE7_MASK	include/MKL25Z4.h	2207;"	d
LLWU_PE2_WUPE7_SHIFT	include/MKL25Z4.h	2208;"	d
LLWU_PE3	include/MKL25Z4.h	2348;"	d
LLWU_PE3_REG	include/MKL25Z4.h	2161;"	d
LLWU_PE3_WUPE10	include/MKL25Z4.h	2219;"	d
LLWU_PE3_WUPE10_MASK	include/MKL25Z4.h	2217;"	d
LLWU_PE3_WUPE10_SHIFT	include/MKL25Z4.h	2218;"	d
LLWU_PE3_WUPE11	include/MKL25Z4.h	2222;"	d
LLWU_PE3_WUPE11_MASK	include/MKL25Z4.h	2220;"	d
LLWU_PE3_WUPE11_SHIFT	include/MKL25Z4.h	2221;"	d
LLWU_PE3_WUPE8	include/MKL25Z4.h	2213;"	d
LLWU_PE3_WUPE8_MASK	include/MKL25Z4.h	2211;"	d
LLWU_PE3_WUPE8_SHIFT	include/MKL25Z4.h	2212;"	d
LLWU_PE3_WUPE9	include/MKL25Z4.h	2216;"	d
LLWU_PE3_WUPE9_MASK	include/MKL25Z4.h	2214;"	d
LLWU_PE3_WUPE9_SHIFT	include/MKL25Z4.h	2215;"	d
LLWU_PE4	include/MKL25Z4.h	2349;"	d
LLWU_PE4_REG	include/MKL25Z4.h	2162;"	d
LLWU_PE4_WUPE12	include/MKL25Z4.h	2226;"	d
LLWU_PE4_WUPE12_MASK	include/MKL25Z4.h	2224;"	d
LLWU_PE4_WUPE12_SHIFT	include/MKL25Z4.h	2225;"	d
LLWU_PE4_WUPE13	include/MKL25Z4.h	2229;"	d
LLWU_PE4_WUPE13_MASK	include/MKL25Z4.h	2227;"	d
LLWU_PE4_WUPE13_SHIFT	include/MKL25Z4.h	2228;"	d
LLWU_PE4_WUPE14	include/MKL25Z4.h	2232;"	d
LLWU_PE4_WUPE14_MASK	include/MKL25Z4.h	2230;"	d
LLWU_PE4_WUPE14_SHIFT	include/MKL25Z4.h	2231;"	d
LLWU_PE4_WUPE15	include/MKL25Z4.h	2235;"	d
LLWU_PE4_WUPE15_MASK	include/MKL25Z4.h	2233;"	d
LLWU_PE4_WUPE15_SHIFT	include/MKL25Z4.h	2234;"	d
LOCKACCESS	include/MKL25Z4.h	/^  uint32_t LOCKACCESS;                             \/**< Lock Access Register, offset: 0xFB0 *\/$/;"	m	struct:MTB_MemMap	access:public
LOCKSTAT	include/MKL25Z4.h	/^  uint32_t LOCKSTAT;                               \/**< Lock Status Register, offset: 0xFB4 *\/$/;"	m	struct:MTB_MemMap	access:public
LPTMR0_BASE_PTR	include/MKL25Z4.h	2455;"	d
LPTMR0_CMR	include/MKL25Z4.h	2473;"	d
LPTMR0_CNR	include/MKL25Z4.h	2474;"	d
LPTMR0_CSR	include/MKL25Z4.h	2471;"	d
LPTMR0_PSR	include/MKL25Z4.h	2472;"	d
LPTMR_BASE_PTRS	include/MKL25Z4.h	2457;"	d
LPTMR_CMR_COMPARE	include/MKL25Z4.h	2442;"	d
LPTMR_CMR_COMPARE_MASK	include/MKL25Z4.h	2440;"	d
LPTMR_CMR_COMPARE_SHIFT	include/MKL25Z4.h	2441;"	d
LPTMR_CMR_REG	include/MKL25Z4.h	2397;"	d
LPTMR_CNR_COUNTER	include/MKL25Z4.h	2446;"	d
LPTMR_CNR_COUNTER_MASK	include/MKL25Z4.h	2444;"	d
LPTMR_CNR_COUNTER_SHIFT	include/MKL25Z4.h	2445;"	d
LPTMR_CNR_REG	include/MKL25Z4.h	2398;"	d
LPTMR_CSR_REG	include/MKL25Z4.h	2395;"	d
LPTMR_CSR_TCF_MASK	include/MKL25Z4.h	2428;"	d
LPTMR_CSR_TCF_SHIFT	include/MKL25Z4.h	2429;"	d
LPTMR_CSR_TEN_MASK	include/MKL25Z4.h	2415;"	d
LPTMR_CSR_TEN_SHIFT	include/MKL25Z4.h	2416;"	d
LPTMR_CSR_TFC_MASK	include/MKL25Z4.h	2419;"	d
LPTMR_CSR_TFC_SHIFT	include/MKL25Z4.h	2420;"	d
LPTMR_CSR_TIE_MASK	include/MKL25Z4.h	2426;"	d
LPTMR_CSR_TIE_SHIFT	include/MKL25Z4.h	2427;"	d
LPTMR_CSR_TMS_MASK	include/MKL25Z4.h	2417;"	d
LPTMR_CSR_TMS_SHIFT	include/MKL25Z4.h	2418;"	d
LPTMR_CSR_TPP_MASK	include/MKL25Z4.h	2421;"	d
LPTMR_CSR_TPP_SHIFT	include/MKL25Z4.h	2422;"	d
LPTMR_CSR_TPS	include/MKL25Z4.h	2425;"	d
LPTMR_CSR_TPS_MASK	include/MKL25Z4.h	2423;"	d
LPTMR_CSR_TPS_SHIFT	include/MKL25Z4.h	2424;"	d
LPTMR_MemMap	include/MKL25Z4.h	/^typedef struct LPTMR_MemMap {$/;"	s
LPTMR_MemMap::CMR	include/MKL25Z4.h	/^  uint32_t CMR;                                    \/**< Low Power Timer Compare Register, offset: 0x8 *\/$/;"	m	struct:LPTMR_MemMap	access:public
LPTMR_MemMap::CNR	include/MKL25Z4.h	/^  uint32_t CNR;                                    \/**< Low Power Timer Counter Register, offset: 0xC *\/$/;"	m	struct:LPTMR_MemMap	access:public
LPTMR_MemMap::CSR	include/MKL25Z4.h	/^  uint32_t CSR;                                    \/**< Low Power Timer Control Status Register, offset: 0x0 *\/$/;"	m	struct:LPTMR_MemMap	access:public
LPTMR_MemMap::PSR	include/MKL25Z4.h	/^  uint32_t PSR;                                    \/**< Low Power Timer Prescale Register, offset: 0x4 *\/$/;"	m	struct:LPTMR_MemMap	access:public
LPTMR_MemMapPtr	include/MKL25Z4.h	/^} volatile *LPTMR_MemMapPtr;$/;"	t
LPTMR_PSR_PBYP_MASK	include/MKL25Z4.h	2434;"	d
LPTMR_PSR_PBYP_SHIFT	include/MKL25Z4.h	2435;"	d
LPTMR_PSR_PCS	include/MKL25Z4.h	2433;"	d
LPTMR_PSR_PCS_MASK	include/MKL25Z4.h	2431;"	d
LPTMR_PSR_PCS_SHIFT	include/MKL25Z4.h	2432;"	d
LPTMR_PSR_PRESCALE	include/MKL25Z4.h	2438;"	d
LPTMR_PSR_PRESCALE_MASK	include/MKL25Z4.h	2436;"	d
LPTMR_PSR_PRESCALE_SHIFT	include/MKL25Z4.h	2437;"	d
LPTMR_PSR_REG	include/MKL25Z4.h	2396;"	d
LR	include/MKL25Z4.h	/^  uint32_t LR;                                     \/**< RTC Lock Register, offset: 0x18 *\/$/;"	m	struct:RTC_MemMap	access:public
LTMR64H	include/MKL25Z4.h	/^  uint32_t LTMR64H;                                \/**< PIT Upper Lifetime Timer Register, offset: 0xE0 *\/$/;"	m	struct:PIT_MemMap	access:public
LTMR64L	include/MKL25Z4.h	/^  uint32_t LTMR64L;                                \/**< PIT Lower Lifetime Timer Register, offset: 0xE4 *\/$/;"	m	struct:PIT_MemMap	access:public
LVDSC1	include/MKL25Z4.h	/^  uint8_t LVDSC1;                                  \/**< Low Voltage Detect Status And Control 1 register, offset: 0x0 *\/$/;"	m	struct:PMC_MemMap	access:public
LVDSC2	include/MKL25Z4.h	/^  uint8_t LVDSC2;                                  \/**< Low Voltage Detect Status And Control 2 register, offset: 0x1 *\/$/;"	m	struct:PMC_MemMap	access:public
M	include/MKL25Z4.h	/^  uint8_t M;                                       \/**< SPI match register, offset: 0x7 *\/$/;"	m	struct:SPI_MemMap	access:public
MA1	include/MKL25Z4.h	/^  uint8_t MA1;                                     \/**< UART Match Address Registers 1, offset: 0x8 *\/$/;"	m	struct:UART0_MemMap	access:public
MA2	include/MKL25Z4.h	/^  uint8_t MA2;                                     \/**< UART Match Address Registers 2, offset: 0x9 *\/$/;"	m	struct:UART0_MemMap	access:public
MASK	include/MKL25Z4.h	/^    uint32_t MASK;                                   \/**< MTB_DWT Comparator Mask Register, array offset: 0x24, array step: 0x10 *\/$/;"	m	struct:MTBDWT_MemMap::__anon9	access:public
MASK	include/MKL25Z4.h	/^    uint32_t MASK;                                   \/**< Mask Register 0..Mask Register 1, array offset: 0x24, array step: 0x10 *\/$/;"	m	struct:DWT_MemMap::__anon8	access:public
MASTER	include/MKL25Z4.h	/^  uint32_t MASTER;                                 \/**< MTB Master Register, offset: 0x4 *\/$/;"	m	struct:MTB_MemMap	access:public
MCG_ATCVH	include/MKL25Z4.h	2688;"	d
MCG_ATCVH_ATCVH	include/MKL25Z4.h	2648;"	d
MCG_ATCVH_ATCVH_MASK	include/MKL25Z4.h	2646;"	d
MCG_ATCVH_ATCVH_SHIFT	include/MKL25Z4.h	2647;"	d
MCG_ATCVH_REG	include/MKL25Z4.h	2534;"	d
MCG_ATCVL	include/MKL25Z4.h	2689;"	d
MCG_ATCVL_ATCVL	include/MKL25Z4.h	2652;"	d
MCG_ATCVL_ATCVL_MASK	include/MKL25Z4.h	2650;"	d
MCG_ATCVL_ATCVL_SHIFT	include/MKL25Z4.h	2651;"	d
MCG_ATCVL_REG	include/MKL25Z4.h	2535;"	d
MCG_BASE_PTR	include/MKL25Z4.h	2664;"	d
MCG_BASE_PTRS	include/MKL25Z4.h	2666;"	d
MCG_C1	include/MKL25Z4.h	2680;"	d
MCG_C10	include/MKL25Z4.h	2693;"	d
MCG_C10_REG	include/MKL25Z4.h	2539;"	d
MCG_C1_CLKS	include/MKL25Z4.h	2567;"	d
MCG_C1_CLKS_MASK	include/MKL25Z4.h	2565;"	d
MCG_C1_CLKS_SHIFT	include/MKL25Z4.h	2566;"	d
MCG_C1_FRDIV	include/MKL25Z4.h	2564;"	d
MCG_C1_FRDIV_MASK	include/MKL25Z4.h	2562;"	d
MCG_C1_FRDIV_SHIFT	include/MKL25Z4.h	2563;"	d
MCG_C1_IRCLKEN_MASK	include/MKL25Z4.h	2558;"	d
MCG_C1_IRCLKEN_SHIFT	include/MKL25Z4.h	2559;"	d
MCG_C1_IREFSTEN_MASK	include/MKL25Z4.h	2556;"	d
MCG_C1_IREFSTEN_SHIFT	include/MKL25Z4.h	2557;"	d
MCG_C1_IREFS_MASK	include/MKL25Z4.h	2560;"	d
MCG_C1_IREFS_SHIFT	include/MKL25Z4.h	2561;"	d
MCG_C1_REG	include/MKL25Z4.h	2526;"	d
MCG_C2	include/MKL25Z4.h	2681;"	d
MCG_C2_EREFS0_MASK	include/MKL25Z4.h	2573;"	d
MCG_C2_EREFS0_SHIFT	include/MKL25Z4.h	2574;"	d
MCG_C2_HGO0_MASK	include/MKL25Z4.h	2575;"	d
MCG_C2_HGO0_SHIFT	include/MKL25Z4.h	2576;"	d
MCG_C2_IRCS_MASK	include/MKL25Z4.h	2569;"	d
MCG_C2_IRCS_SHIFT	include/MKL25Z4.h	2570;"	d
MCG_C2_LOCRE0_MASK	include/MKL25Z4.h	2580;"	d
MCG_C2_LOCRE0_SHIFT	include/MKL25Z4.h	2581;"	d
MCG_C2_LP_MASK	include/MKL25Z4.h	2571;"	d
MCG_C2_LP_SHIFT	include/MKL25Z4.h	2572;"	d
MCG_C2_RANGE0	include/MKL25Z4.h	2579;"	d
MCG_C2_RANGE0_MASK	include/MKL25Z4.h	2577;"	d
MCG_C2_RANGE0_SHIFT	include/MKL25Z4.h	2578;"	d
MCG_C2_REG	include/MKL25Z4.h	2527;"	d
MCG_C3	include/MKL25Z4.h	2682;"	d
MCG_C3_REG	include/MKL25Z4.h	2528;"	d
MCG_C3_SCTRIM	include/MKL25Z4.h	2585;"	d
MCG_C3_SCTRIM_MASK	include/MKL25Z4.h	2583;"	d
MCG_C3_SCTRIM_SHIFT	include/MKL25Z4.h	2584;"	d
MCG_C4	include/MKL25Z4.h	2683;"	d
MCG_C4_DMX32_MASK	include/MKL25Z4.h	2595;"	d
MCG_C4_DMX32_SHIFT	include/MKL25Z4.h	2596;"	d
MCG_C4_DRST_DRS	include/MKL25Z4.h	2594;"	d
MCG_C4_DRST_DRS_MASK	include/MKL25Z4.h	2592;"	d
MCG_C4_DRST_DRS_SHIFT	include/MKL25Z4.h	2593;"	d
MCG_C4_FCTRIM	include/MKL25Z4.h	2591;"	d
MCG_C4_FCTRIM_MASK	include/MKL25Z4.h	2589;"	d
MCG_C4_FCTRIM_SHIFT	include/MKL25Z4.h	2590;"	d
MCG_C4_REG	include/MKL25Z4.h	2529;"	d
MCG_C4_SCFTRIM_MASK	include/MKL25Z4.h	2587;"	d
MCG_C4_SCFTRIM_SHIFT	include/MKL25Z4.h	2588;"	d
MCG_C5	include/MKL25Z4.h	2684;"	d
MCG_C5_PLLCLKEN0_MASK	include/MKL25Z4.h	2603;"	d
MCG_C5_PLLCLKEN0_SHIFT	include/MKL25Z4.h	2604;"	d
MCG_C5_PLLSTEN0_MASK	include/MKL25Z4.h	2601;"	d
MCG_C5_PLLSTEN0_SHIFT	include/MKL25Z4.h	2602;"	d
MCG_C5_PRDIV0	include/MKL25Z4.h	2600;"	d
MCG_C5_PRDIV0_MASK	include/MKL25Z4.h	2598;"	d
MCG_C5_PRDIV0_SHIFT	include/MKL25Z4.h	2599;"	d
MCG_C5_REG	include/MKL25Z4.h	2530;"	d
MCG_C6	include/MKL25Z4.h	2685;"	d
MCG_C6_CME0_MASK	include/MKL25Z4.h	2609;"	d
MCG_C6_CME0_SHIFT	include/MKL25Z4.h	2610;"	d
MCG_C6_LOLIE0_MASK	include/MKL25Z4.h	2613;"	d
MCG_C6_LOLIE0_SHIFT	include/MKL25Z4.h	2614;"	d
MCG_C6_PLLS_MASK	include/MKL25Z4.h	2611;"	d
MCG_C6_PLLS_SHIFT	include/MKL25Z4.h	2612;"	d
MCG_C6_REG	include/MKL25Z4.h	2531;"	d
MCG_C6_VDIV0	include/MKL25Z4.h	2608;"	d
MCG_C6_VDIV0_MASK	include/MKL25Z4.h	2606;"	d
MCG_C6_VDIV0_SHIFT	include/MKL25Z4.h	2607;"	d
MCG_C7	include/MKL25Z4.h	2690;"	d
MCG_C7_REG	include/MKL25Z4.h	2536;"	d
MCG_C8	include/MKL25Z4.h	2691;"	d
MCG_C8_LOLRE_MASK	include/MKL25Z4.h	2654;"	d
MCG_C8_LOLRE_SHIFT	include/MKL25Z4.h	2655;"	d
MCG_C8_REG	include/MKL25Z4.h	2537;"	d
MCG_C9	include/MKL25Z4.h	2692;"	d
MCG_C9_REG	include/MKL25Z4.h	2538;"	d
MCG_MemMap	include/MKL25Z4.h	/^typedef struct MCG_MemMap {$/;"	s
MCG_MemMap::ATCVH	include/MKL25Z4.h	/^  uint8_t ATCVH;                                   \/**< MCG Auto Trim Compare Value High Register, offset: 0xA *\/$/;"	m	struct:MCG_MemMap	access:public
MCG_MemMap::ATCVL	include/MKL25Z4.h	/^  uint8_t ATCVL;                                   \/**< MCG Auto Trim Compare Value Low Register, offset: 0xB *\/$/;"	m	struct:MCG_MemMap	access:public
MCG_MemMap::C1	include/MKL25Z4.h	/^  uint8_t C1;                                      \/**< MCG Control 1 Register, offset: 0x0 *\/$/;"	m	struct:MCG_MemMap	access:public
MCG_MemMap::C10	include/MKL25Z4.h	/^  uint8_t C10;                                     \/**< MCG Control 10 Register, offset: 0xF *\/$/;"	m	struct:MCG_MemMap	access:public
MCG_MemMap::C2	include/MKL25Z4.h	/^  uint8_t C2;                                      \/**< MCG Control 2 Register, offset: 0x1 *\/$/;"	m	struct:MCG_MemMap	access:public
MCG_MemMap::C3	include/MKL25Z4.h	/^  uint8_t C3;                                      \/**< MCG Control 3 Register, offset: 0x2 *\/$/;"	m	struct:MCG_MemMap	access:public
MCG_MemMap::C4	include/MKL25Z4.h	/^  uint8_t C4;                                      \/**< MCG Control 4 Register, offset: 0x3 *\/$/;"	m	struct:MCG_MemMap	access:public
MCG_MemMap::C5	include/MKL25Z4.h	/^  uint8_t C5;                                      \/**< MCG Control 5 Register, offset: 0x4 *\/$/;"	m	struct:MCG_MemMap	access:public
MCG_MemMap::C6	include/MKL25Z4.h	/^  uint8_t C6;                                      \/**< MCG Control 6 Register, offset: 0x5 *\/$/;"	m	struct:MCG_MemMap	access:public
MCG_MemMap::C7	include/MKL25Z4.h	/^  uint8_t C7;                                      \/**< MCG Control 7 Register, offset: 0xC *\/$/;"	m	struct:MCG_MemMap	access:public
MCG_MemMap::C8	include/MKL25Z4.h	/^  uint8_t C8;                                      \/**< MCG Control 8 Register, offset: 0xD *\/$/;"	m	struct:MCG_MemMap	access:public
MCG_MemMap::C9	include/MKL25Z4.h	/^  uint8_t C9;                                      \/**< MCG Control 9 Register, offset: 0xE *\/$/;"	m	struct:MCG_MemMap	access:public
MCG_MemMap::RESERVED_0	include/MKL25Z4.h	/^  uint8_t RESERVED_0[1];$/;"	m	struct:MCG_MemMap	access:public
MCG_MemMap::RESERVED_1	include/MKL25Z4.h	/^  uint8_t RESERVED_1[1];$/;"	m	struct:MCG_MemMap	access:public
MCG_MemMap::S	include/MKL25Z4.h	/^  uint8_t S;                                       \/**< MCG Status Register, offset: 0x6 *\/$/;"	m	struct:MCG_MemMap	access:public
MCG_MemMap::SC	include/MKL25Z4.h	/^  uint8_t SC;                                      \/**< MCG Status and Control Register, offset: 0x8 *\/$/;"	m	struct:MCG_MemMap	access:public
MCG_MemMapPtr	include/MKL25Z4.h	/^} volatile *MCG_MemMapPtr;$/;"	t
MCG_S	include/MKL25Z4.h	2686;"	d
MCG_SC	include/MKL25Z4.h	2687;"	d
MCG_SC_ATME_MASK	include/MKL25Z4.h	2643;"	d
MCG_SC_ATME_SHIFT	include/MKL25Z4.h	2644;"	d
MCG_SC_ATMF_MASK	include/MKL25Z4.h	2639;"	d
MCG_SC_ATMF_SHIFT	include/MKL25Z4.h	2640;"	d
MCG_SC_ATMS_MASK	include/MKL25Z4.h	2641;"	d
MCG_SC_ATMS_SHIFT	include/MKL25Z4.h	2642;"	d
MCG_SC_FCRDIV	include/MKL25Z4.h	2636;"	d
MCG_SC_FCRDIV_MASK	include/MKL25Z4.h	2634;"	d
MCG_SC_FCRDIV_SHIFT	include/MKL25Z4.h	2635;"	d
MCG_SC_FLTPRSRV_MASK	include/MKL25Z4.h	2637;"	d
MCG_SC_FLTPRSRV_SHIFT	include/MKL25Z4.h	2638;"	d
MCG_SC_LOCS0_MASK	include/MKL25Z4.h	2632;"	d
MCG_SC_LOCS0_SHIFT	include/MKL25Z4.h	2633;"	d
MCG_SC_REG	include/MKL25Z4.h	2533;"	d
MCG_S_CLKST	include/MKL25Z4.h	2622;"	d
MCG_S_CLKST_MASK	include/MKL25Z4.h	2620;"	d
MCG_S_CLKST_SHIFT	include/MKL25Z4.h	2621;"	d
MCG_S_IRCST_MASK	include/MKL25Z4.h	2616;"	d
MCG_S_IRCST_SHIFT	include/MKL25Z4.h	2617;"	d
MCG_S_IREFST_MASK	include/MKL25Z4.h	2623;"	d
MCG_S_IREFST_SHIFT	include/MKL25Z4.h	2624;"	d
MCG_S_LOCK0_MASK	include/MKL25Z4.h	2627;"	d
MCG_S_LOCK0_SHIFT	include/MKL25Z4.h	2628;"	d
MCG_S_LOLS0_MASK	include/MKL25Z4.h	2629;"	d
MCG_S_LOLS0_SHIFT	include/MKL25Z4.h	2630;"	d
MCG_S_OSCINIT0_MASK	include/MKL25Z4.h	2618;"	d
MCG_S_OSCINIT0_SHIFT	include/MKL25Z4.h	2619;"	d
MCG_S_PLLST_MASK	include/MKL25Z4.h	2625;"	d
MCG_S_PLLST_SHIFT	include/MKL25Z4.h	2626;"	d
MCG_S_REG	include/MKL25Z4.h	2532;"	d
MCM_BASE_PTR	include/MKL25Z4.h	2794;"	d
MCM_BASE_PTRS	include/MKL25Z4.h	2796;"	d
MCM_CPO	include/MKL25Z4.h	2813;"	d
MCM_CPO_CPOACK_MASK	include/MKL25Z4.h	2782;"	d
MCM_CPO_CPOACK_SHIFT	include/MKL25Z4.h	2783;"	d
MCM_CPO_CPOREQ_MASK	include/MKL25Z4.h	2780;"	d
MCM_CPO_CPOREQ_SHIFT	include/MKL25Z4.h	2781;"	d
MCM_CPO_CPOWOI_MASK	include/MKL25Z4.h	2784;"	d
MCM_CPO_CPOWOI_SHIFT	include/MKL25Z4.h	2785;"	d
MCM_CPO_REG	include/MKL25Z4.h	2738;"	d
MCM_MemMap	include/MKL25Z4.h	/^typedef struct MCM_MemMap {$/;"	s
MCM_MemMap::CPO	include/MKL25Z4.h	/^  uint32_t CPO;                                    \/**< Compute Operation Control Register, offset: 0x40 *\/$/;"	m	struct:MCM_MemMap	access:public
MCM_MemMap::PLACR	include/MKL25Z4.h	/^  uint32_t PLACR;                                  \/**< Platform Control Register, offset: 0xC *\/$/;"	m	struct:MCM_MemMap	access:public
MCM_MemMap::PLAMC	include/MKL25Z4.h	/^  uint16_t PLAMC;                                  \/**< Crossbar Switch (AXBS) Master Configuration, offset: 0xA *\/$/;"	m	struct:MCM_MemMap	access:public
MCM_MemMap::PLASC	include/MKL25Z4.h	/^  uint16_t PLASC;                                  \/**< Crossbar Switch (AXBS) Slave Configuration, offset: 0x8 *\/$/;"	m	struct:MCM_MemMap	access:public
MCM_MemMap::RESERVED_0	include/MKL25Z4.h	/^  uint8_t RESERVED_0[8];$/;"	m	struct:MCM_MemMap	access:public
MCM_MemMap::RESERVED_1	include/MKL25Z4.h	/^  uint8_t RESERVED_1[48];$/;"	m	struct:MCM_MemMap	access:public
MCM_MemMapPtr	include/MKL25Z4.h	/^} volatile *MCM_MemMapPtr;$/;"	t
MCM_PLACR	include/MKL25Z4.h	2812;"	d
MCM_PLACR_ARB_MASK	include/MKL25Z4.h	2763;"	d
MCM_PLACR_ARB_SHIFT	include/MKL25Z4.h	2764;"	d
MCM_PLACR_CFCC_MASK	include/MKL25Z4.h	2765;"	d
MCM_PLACR_CFCC_SHIFT	include/MKL25Z4.h	2766;"	d
MCM_PLACR_DFCC_MASK	include/MKL25Z4.h	2771;"	d
MCM_PLACR_DFCC_SHIFT	include/MKL25Z4.h	2772;"	d
MCM_PLACR_DFCDA_MASK	include/MKL25Z4.h	2767;"	d
MCM_PLACR_DFCDA_SHIFT	include/MKL25Z4.h	2768;"	d
MCM_PLACR_DFCIC_MASK	include/MKL25Z4.h	2769;"	d
MCM_PLACR_DFCIC_SHIFT	include/MKL25Z4.h	2770;"	d
MCM_PLACR_DFCS_MASK	include/MKL25Z4.h	2775;"	d
MCM_PLACR_DFCS_SHIFT	include/MKL25Z4.h	2776;"	d
MCM_PLACR_EFDS_MASK	include/MKL25Z4.h	2773;"	d
MCM_PLACR_EFDS_SHIFT	include/MKL25Z4.h	2774;"	d
MCM_PLACR_ESFC_MASK	include/MKL25Z4.h	2777;"	d
MCM_PLACR_ESFC_SHIFT	include/MKL25Z4.h	2778;"	d
MCM_PLACR_REG	include/MKL25Z4.h	2737;"	d
MCM_PLAMC	include/MKL25Z4.h	2811;"	d
MCM_PLAMC_AMC	include/MKL25Z4.h	2761;"	d
MCM_PLAMC_AMC_MASK	include/MKL25Z4.h	2759;"	d
MCM_PLAMC_AMC_SHIFT	include/MKL25Z4.h	2760;"	d
MCM_PLAMC_REG	include/MKL25Z4.h	2736;"	d
MCM_PLASC	include/MKL25Z4.h	2810;"	d
MCM_PLASC_ASC	include/MKL25Z4.h	2757;"	d
MCM_PLASC_ASC_MASK	include/MKL25Z4.h	2755;"	d
MCM_PLASC_ASC_SHIFT	include/MKL25Z4.h	2756;"	d
MCM_PLASC_REG	include/MKL25Z4.h	2735;"	d
MCR	include/MKL25Z4.h	/^  uint32_t MCR;                                    \/**< PIT Module Control Register, offset: 0x0 *\/$/;"	m	struct:PIT_MemMap	access:public
MCU_ACTIVE	include/MKL25Z4.h	58;"	d
MCU_MEM_MAP_VERSION	include/MKL25Z4.h	64;"	d
MCU_MEM_MAP_VERSION_MINOR	include/MKL25Z4.h	66;"	d
MCU_MKL25Z4	include/MKL25Z4.h	52;"	d
ME	include/MKL25Z4.h	/^  uint8_t ME;                                      \/**< LLWU Module Enable register, offset: 0x4 *\/$/;"	m	struct:LLWU_MemMap	access:public
MG	include/MKL25Z4.h	/^  uint32_t MG;                                     \/**< ADC Minus-Side Gain Register, offset: 0x30 *\/$/;"	m	struct:ADC_MemMap	access:public
MOD	include/MKL25Z4.h	/^  uint32_t MOD;                                    \/**< Modulo, offset: 0x8 *\/$/;"	m	struct:TPM_MemMap	access:public
MODECTRL	include/MKL25Z4.h	/^  uint32_t MODECTRL;                               \/**< Integration Mode Control Register, offset: 0xF00 *\/$/;"	m	struct:MTB_MemMap	access:public
MTBDWT_BASE_PTR	include/MKL25Z4.h	3169;"	d
MTBDWT_BASE_PTRS	include/MKL25Z4.h	3171;"	d
MTBDWT_COMP	include/MKL25Z4.h	3209;"	d
MTBDWT_COMP0	include/MKL25Z4.h	3186;"	d
MTBDWT_COMP1	include/MKL25Z4.h	3189;"	d
MTBDWT_COMPID	include/MKL25Z4.h	3213;"	d
MTBDWT_COMPID0	include/MKL25Z4.h	3203;"	d
MTBDWT_COMPID1	include/MKL25Z4.h	3204;"	d
MTBDWT_COMPID2	include/MKL25Z4.h	3205;"	d
MTBDWT_COMPID3	include/MKL25Z4.h	3206;"	d
MTBDWT_COMPID_COMPID	include/MKL25Z4.h	3160;"	d
MTBDWT_COMPID_COMPID_MASK	include/MKL25Z4.h	3158;"	d
MTBDWT_COMPID_COMPID_SHIFT	include/MKL25Z4.h	3159;"	d
MTBDWT_COMPID_REG	include/MKL25Z4.h	3092;"	d
MTBDWT_COMP_COMP	include/MKL25Z4.h	3118;"	d
MTBDWT_COMP_COMP_MASK	include/MKL25Z4.h	3116;"	d
MTBDWT_COMP_COMP_SHIFT	include/MKL25Z4.h	3117;"	d
MTBDWT_COMP_REG	include/MKL25Z4.h	3085;"	d
MTBDWT_CTRL	include/MKL25Z4.h	3185;"	d
MTBDWT_CTRL_DWTCFGCTRL	include/MKL25Z4.h	3111;"	d
MTBDWT_CTRL_DWTCFGCTRL_MASK	include/MKL25Z4.h	3109;"	d
MTBDWT_CTRL_DWTCFGCTRL_SHIFT	include/MKL25Z4.h	3110;"	d
MTBDWT_CTRL_NUMCMP	include/MKL25Z4.h	3114;"	d
MTBDWT_CTRL_NUMCMP_MASK	include/MKL25Z4.h	3112;"	d
MTBDWT_CTRL_NUMCMP_SHIFT	include/MKL25Z4.h	3113;"	d
MTBDWT_CTRL_REG	include/MKL25Z4.h	3084;"	d
MTBDWT_DEVICECFG	include/MKL25Z4.h	3193;"	d
MTBDWT_DEVICECFG_DEVICECFG	include/MKL25Z4.h	3148;"	d
MTBDWT_DEVICECFG_DEVICECFG_MASK	include/MKL25Z4.h	3146;"	d
MTBDWT_DEVICECFG_DEVICECFG_SHIFT	include/MKL25Z4.h	3147;"	d
MTBDWT_DEVICECFG_REG	include/MKL25Z4.h	3089;"	d
MTBDWT_DEVICETYPID	include/MKL25Z4.h	3194;"	d
MTBDWT_DEVICETYPID_DEVICETYPID	include/MKL25Z4.h	3152;"	d
MTBDWT_DEVICETYPID_DEVICETYPID_MASK	include/MKL25Z4.h	3150;"	d
MTBDWT_DEVICETYPID_DEVICETYPID_SHIFT	include/MKL25Z4.h	3151;"	d
MTBDWT_DEVICETYPID_REG	include/MKL25Z4.h	3090;"	d
MTBDWT_FCT	include/MKL25Z4.h	3211;"	d
MTBDWT_FCT0	include/MKL25Z4.h	3188;"	d
MTBDWT_FCT1	include/MKL25Z4.h	3191;"	d
MTBDWT_FCT_DATAVADDR0	include/MKL25Z4.h	3134;"	d
MTBDWT_FCT_DATAVADDR0_MASK	include/MKL25Z4.h	3132;"	d
MTBDWT_FCT_DATAVADDR0_SHIFT	include/MKL25Z4.h	3133;"	d
MTBDWT_FCT_DATAVMATCH_MASK	include/MKL25Z4.h	3127;"	d
MTBDWT_FCT_DATAVMATCH_SHIFT	include/MKL25Z4.h	3128;"	d
MTBDWT_FCT_DATAVSIZE	include/MKL25Z4.h	3131;"	d
MTBDWT_FCT_DATAVSIZE_MASK	include/MKL25Z4.h	3129;"	d
MTBDWT_FCT_DATAVSIZE_SHIFT	include/MKL25Z4.h	3130;"	d
MTBDWT_FCT_FUNCTION	include/MKL25Z4.h	3126;"	d
MTBDWT_FCT_FUNCTION_MASK	include/MKL25Z4.h	3124;"	d
MTBDWT_FCT_FUNCTION_SHIFT	include/MKL25Z4.h	3125;"	d
MTBDWT_FCT_MATCHED_MASK	include/MKL25Z4.h	3135;"	d
MTBDWT_FCT_MATCHED_SHIFT	include/MKL25Z4.h	3136;"	d
MTBDWT_FCT_REG	include/MKL25Z4.h	3087;"	d
MTBDWT_MASK	include/MKL25Z4.h	3210;"	d
MTBDWT_MASK0	include/MKL25Z4.h	3187;"	d
MTBDWT_MASK1	include/MKL25Z4.h	3190;"	d
MTBDWT_MASK_MASK	include/MKL25Z4.h	3122;"	d
MTBDWT_MASK_MASK_MASK	include/MKL25Z4.h	3120;"	d
MTBDWT_MASK_MASK_SHIFT	include/MKL25Z4.h	3121;"	d
MTBDWT_MASK_REG	include/MKL25Z4.h	3086;"	d
MTBDWT_MemMap	include/MKL25Z4.h	/^typedef struct MTBDWT_MemMap {$/;"	s
MTBDWT_MemMap::COMPARATOR	include/MKL25Z4.h	/^  } COMPARATOR[2];$/;"	m	struct:MTBDWT_MemMap	typeref:struct:MTBDWT_MemMap::__anon9	access:public
MTBDWT_MemMap::COMPID	include/MKL25Z4.h	/^  uint32_t COMPID[4];                              \/**< Component ID Register, array offset: 0xFF0, array step: 0x4 *\/$/;"	m	struct:MTBDWT_MemMap	access:public
MTBDWT_MemMap::CTRL	include/MKL25Z4.h	/^  uint32_t CTRL;                                   \/**< MTB DWT Control Register, offset: 0x0 *\/$/;"	m	struct:MTBDWT_MemMap	access:public
MTBDWT_MemMap::DEVICECFG	include/MKL25Z4.h	/^  uint32_t DEVICECFG;                              \/**< Device Configuration Register, offset: 0xFC8 *\/$/;"	m	struct:MTBDWT_MemMap	access:public
MTBDWT_MemMap::DEVICETYPID	include/MKL25Z4.h	/^  uint32_t DEVICETYPID;                            \/**< Device Type Identifier Register, offset: 0xFCC *\/$/;"	m	struct:MTBDWT_MemMap	access:public
MTBDWT_MemMap::PERIPHID	include/MKL25Z4.h	/^  uint32_t PERIPHID[8];                            \/**< Peripheral ID Register, array offset: 0xFD0, array step: 0x4 *\/$/;"	m	struct:MTBDWT_MemMap	access:public
MTBDWT_MemMap::RESERVED_0	include/MKL25Z4.h	/^  uint8_t RESERVED_0[28];$/;"	m	struct:MTBDWT_MemMap	access:public
MTBDWT_MemMap::RESERVED_1	include/MKL25Z4.h	/^  uint8_t RESERVED_1[448];$/;"	m	struct:MTBDWT_MemMap	access:public
MTBDWT_MemMap::RESERVED_2	include/MKL25Z4.h	/^  uint8_t RESERVED_2[3524];$/;"	m	struct:MTBDWT_MemMap	access:public
MTBDWT_MemMap::TBCTRL	include/MKL25Z4.h	/^  uint32_t TBCTRL;                                 \/**< MTB_DWT Trace Buffer Control Register, offset: 0x200 *\/$/;"	m	struct:MTBDWT_MemMap	access:public
MTBDWT_MemMap::__anon9::COMP	include/MKL25Z4.h	/^    uint32_t COMP;                                   \/**< MTB_DWT Comparator Register, array offset: 0x20, array step: 0x10 *\/$/;"	m	struct:MTBDWT_MemMap::__anon9	access:public
MTBDWT_MemMap::__anon9::FCT	include/MKL25Z4.h	/^    uint32_t FCT;                                    \/**< MTB_DWT Comparator Function Register 0..MTB_DWT Comparator Function Register 1, array offset: 0x28, array step: 0x10 *\/$/;"	m	struct:MTBDWT_MemMap::__anon9	access:public
MTBDWT_MemMap::__anon9::MASK	include/MKL25Z4.h	/^    uint32_t MASK;                                   \/**< MTB_DWT Comparator Mask Register, array offset: 0x24, array step: 0x10 *\/$/;"	m	struct:MTBDWT_MemMap::__anon9	access:public
MTBDWT_MemMap::__anon9::RESERVED_0	include/MKL25Z4.h	/^    uint8_t RESERVED_0[4];$/;"	m	struct:MTBDWT_MemMap::__anon9	access:public
MTBDWT_MemMapPtr	include/MKL25Z4.h	/^} volatile *MTBDWT_MemMapPtr;$/;"	t
MTBDWT_PERIPHID	include/MKL25Z4.h	3212;"	d
MTBDWT_PERIPHID0	include/MKL25Z4.h	3199;"	d
MTBDWT_PERIPHID1	include/MKL25Z4.h	3200;"	d
MTBDWT_PERIPHID2	include/MKL25Z4.h	3201;"	d
MTBDWT_PERIPHID3	include/MKL25Z4.h	3202;"	d
MTBDWT_PERIPHID4	include/MKL25Z4.h	3195;"	d
MTBDWT_PERIPHID5	include/MKL25Z4.h	3196;"	d
MTBDWT_PERIPHID6	include/MKL25Z4.h	3197;"	d
MTBDWT_PERIPHID7	include/MKL25Z4.h	3198;"	d
MTBDWT_PERIPHID_PERIPHID	include/MKL25Z4.h	3156;"	d
MTBDWT_PERIPHID_PERIPHID_MASK	include/MKL25Z4.h	3154;"	d
MTBDWT_PERIPHID_PERIPHID_SHIFT	include/MKL25Z4.h	3155;"	d
MTBDWT_PERIPHID_REG	include/MKL25Z4.h	3091;"	d
MTBDWT_TBCTRL	include/MKL25Z4.h	3192;"	d
MTBDWT_TBCTRL_ACOMP0_MASK	include/MKL25Z4.h	3138;"	d
MTBDWT_TBCTRL_ACOMP0_SHIFT	include/MKL25Z4.h	3139;"	d
MTBDWT_TBCTRL_ACOMP1_MASK	include/MKL25Z4.h	3140;"	d
MTBDWT_TBCTRL_ACOMP1_SHIFT	include/MKL25Z4.h	3141;"	d
MTBDWT_TBCTRL_NUMCOMP	include/MKL25Z4.h	3144;"	d
MTBDWT_TBCTRL_NUMCOMP_MASK	include/MKL25Z4.h	3142;"	d
MTBDWT_TBCTRL_NUMCOMP_SHIFT	include/MKL25Z4.h	3143;"	d
MTBDWT_TBCTRL_REG	include/MKL25Z4.h	3088;"	d
MTB_AUTHSTAT	include/MKL25Z4.h	3014;"	d
MTB_AUTHSTAT_BIT0_MASK	include/MKL25Z4.h	2953;"	d
MTB_AUTHSTAT_BIT0_SHIFT	include/MKL25Z4.h	2954;"	d
MTB_AUTHSTAT_BIT1_MASK	include/MKL25Z4.h	2955;"	d
MTB_AUTHSTAT_BIT1_SHIFT	include/MKL25Z4.h	2956;"	d
MTB_AUTHSTAT_BIT2_MASK	include/MKL25Z4.h	2957;"	d
MTB_AUTHSTAT_BIT2_SHIFT	include/MKL25Z4.h	2958;"	d
MTB_AUTHSTAT_BIT3_MASK	include/MKL25Z4.h	2959;"	d
MTB_AUTHSTAT_BIT3_SHIFT	include/MKL25Z4.h	2960;"	d
MTB_AUTHSTAT_REG	include/MKL25Z4.h	2877;"	d
MTB_BASE	include/MKL25Z4.h	3008;"	d
MTB_BASE_BASEADDR	include/MKL25Z4.h	2931;"	d
MTB_BASE_BASEADDR_MASK	include/MKL25Z4.h	2929;"	d
MTB_BASE_BASEADDR_SHIFT	include/MKL25Z4.h	2930;"	d
MTB_BASE_PTR	include/MKL25Z4.h	2989;"	d
MTB_BASE_PTRS	include/MKL25Z4.h	2991;"	d
MTB_BASE_REG	include/MKL25Z4.h	2871;"	d
MTB_COMPID	include/MKL25Z4.h	3033;"	d
MTB_COMPID0	include/MKL25Z4.h	3026;"	d
MTB_COMPID1	include/MKL25Z4.h	3027;"	d
MTB_COMPID2	include/MKL25Z4.h	3028;"	d
MTB_COMPID3	include/MKL25Z4.h	3029;"	d
MTB_COMPID_COMPID	include/MKL25Z4.h	2980;"	d
MTB_COMPID_COMPID_MASK	include/MKL25Z4.h	2978;"	d
MTB_COMPID_COMPID_SHIFT	include/MKL25Z4.h	2979;"	d
MTB_COMPID_REG	include/MKL25Z4.h	2882;"	d
MTB_DEVICEARCH	include/MKL25Z4.h	3015;"	d
MTB_DEVICEARCH_DEVICEARCH	include/MKL25Z4.h	2964;"	d
MTB_DEVICEARCH_DEVICEARCH_MASK	include/MKL25Z4.h	2962;"	d
MTB_DEVICEARCH_DEVICEARCH_SHIFT	include/MKL25Z4.h	2963;"	d
MTB_DEVICEARCH_REG	include/MKL25Z4.h	2878;"	d
MTB_DEVICECFG	include/MKL25Z4.h	3016;"	d
MTB_DEVICECFG_DEVICECFG	include/MKL25Z4.h	2968;"	d
MTB_DEVICECFG_DEVICECFG_MASK	include/MKL25Z4.h	2966;"	d
MTB_DEVICECFG_DEVICECFG_SHIFT	include/MKL25Z4.h	2967;"	d
MTB_DEVICECFG_REG	include/MKL25Z4.h	2879;"	d
MTB_DEVICETYPID	include/MKL25Z4.h	3017;"	d
MTB_DEVICETYPID_DEVICETYPID	include/MKL25Z4.h	2972;"	d
MTB_DEVICETYPID_DEVICETYPID_MASK	include/MKL25Z4.h	2970;"	d
MTB_DEVICETYPID_DEVICETYPID_SHIFT	include/MKL25Z4.h	2971;"	d
MTB_DEVICETYPID_REG	include/MKL25Z4.h	2880;"	d
MTB_FLOW	include/MKL25Z4.h	3007;"	d
MTB_FLOW_AUTOHALT_MASK	include/MKL25Z4.h	2923;"	d
MTB_FLOW_AUTOHALT_SHIFT	include/MKL25Z4.h	2924;"	d
MTB_FLOW_AUTOSTOP_MASK	include/MKL25Z4.h	2921;"	d
MTB_FLOW_AUTOSTOP_SHIFT	include/MKL25Z4.h	2922;"	d
MTB_FLOW_REG	include/MKL25Z4.h	2870;"	d
MTB_FLOW_WATERMARK	include/MKL25Z4.h	2927;"	d
MTB_FLOW_WATERMARK_MASK	include/MKL25Z4.h	2925;"	d
MTB_FLOW_WATERMARK_SHIFT	include/MKL25Z4.h	2926;"	d
MTB_LOCKACCESS	include/MKL25Z4.h	3012;"	d
MTB_LOCKACCESS_LOCKACCESS	include/MKL25Z4.h	2947;"	d
MTB_LOCKACCESS_LOCKACCESS_MASK	include/MKL25Z4.h	2945;"	d
MTB_LOCKACCESS_LOCKACCESS_SHIFT	include/MKL25Z4.h	2946;"	d
MTB_LOCKACCESS_REG	include/MKL25Z4.h	2875;"	d
MTB_LOCKSTAT	include/MKL25Z4.h	3013;"	d
MTB_LOCKSTAT_LOCKSTAT	include/MKL25Z4.h	2951;"	d
MTB_LOCKSTAT_LOCKSTAT_MASK	include/MKL25Z4.h	2949;"	d
MTB_LOCKSTAT_LOCKSTAT_SHIFT	include/MKL25Z4.h	2950;"	d
MTB_LOCKSTAT_REG	include/MKL25Z4.h	2876;"	d
MTB_MASTER	include/MKL25Z4.h	3006;"	d
MTB_MASTER_EN_MASK	include/MKL25Z4.h	2918;"	d
MTB_MASTER_EN_SHIFT	include/MKL25Z4.h	2919;"	d
MTB_MASTER_HALTREQ_MASK	include/MKL25Z4.h	2916;"	d
MTB_MASTER_HALTREQ_SHIFT	include/MKL25Z4.h	2917;"	d
MTB_MASTER_MASK	include/MKL25Z4.h	2907;"	d
MTB_MASTER_MASK_MASK	include/MKL25Z4.h	2905;"	d
MTB_MASTER_MASK_SHIFT	include/MKL25Z4.h	2906;"	d
MTB_MASTER_RAMPRIV_MASK	include/MKL25Z4.h	2914;"	d
MTB_MASTER_RAMPRIV_SHIFT	include/MKL25Z4.h	2915;"	d
MTB_MASTER_REG	include/MKL25Z4.h	2869;"	d
MTB_MASTER_SFRWPRIV_MASK	include/MKL25Z4.h	2912;"	d
MTB_MASTER_SFRWPRIV_SHIFT	include/MKL25Z4.h	2913;"	d
MTB_MASTER_TSTARTEN_MASK	include/MKL25Z4.h	2908;"	d
MTB_MASTER_TSTARTEN_SHIFT	include/MKL25Z4.h	2909;"	d
MTB_MASTER_TSTOPEN_MASK	include/MKL25Z4.h	2910;"	d
MTB_MASTER_TSTOPEN_SHIFT	include/MKL25Z4.h	2911;"	d
MTB_MODECTRL	include/MKL25Z4.h	3009;"	d
MTB_MODECTRL_MODECTRL	include/MKL25Z4.h	2935;"	d
MTB_MODECTRL_MODECTRL_MASK	include/MKL25Z4.h	2933;"	d
MTB_MODECTRL_MODECTRL_SHIFT	include/MKL25Z4.h	2934;"	d
MTB_MODECTRL_REG	include/MKL25Z4.h	2872;"	d
MTB_MemMap	include/MKL25Z4.h	/^typedef struct MTB_MemMap {$/;"	s
MTB_MemMap::AUTHSTAT	include/MKL25Z4.h	/^  uint32_t AUTHSTAT;                               \/**< Authentication Status Register, offset: 0xFB8 *\/$/;"	m	struct:MTB_MemMap	access:public
MTB_MemMap::BASE	include/MKL25Z4.h	/^  uint32_t BASE;                                   \/**< MTB Base Register, offset: 0xC *\/$/;"	m	struct:MTB_MemMap	access:public
MTB_MemMap::COMPID	include/MKL25Z4.h	/^  uint32_t COMPID[4];                              \/**< Component ID Register, array offset: 0xFF0, array step: 0x4 *\/$/;"	m	struct:MTB_MemMap	access:public
MTB_MemMap::DEVICEARCH	include/MKL25Z4.h	/^  uint32_t DEVICEARCH;                             \/**< Device Architecture Register, offset: 0xFBC *\/$/;"	m	struct:MTB_MemMap	access:public
MTB_MemMap::DEVICECFG	include/MKL25Z4.h	/^  uint32_t DEVICECFG;                              \/**< Device Configuration Register, offset: 0xFC8 *\/$/;"	m	struct:MTB_MemMap	access:public
MTB_MemMap::DEVICETYPID	include/MKL25Z4.h	/^  uint32_t DEVICETYPID;                            \/**< Device Type Identifier Register, offset: 0xFCC *\/$/;"	m	struct:MTB_MemMap	access:public
MTB_MemMap::FLOW	include/MKL25Z4.h	/^  uint32_t FLOW;                                   \/**< MTB Flow Register, offset: 0x8 *\/$/;"	m	struct:MTB_MemMap	access:public
MTB_MemMap::LOCKACCESS	include/MKL25Z4.h	/^  uint32_t LOCKACCESS;                             \/**< Lock Access Register, offset: 0xFB0 *\/$/;"	m	struct:MTB_MemMap	access:public
MTB_MemMap::LOCKSTAT	include/MKL25Z4.h	/^  uint32_t LOCKSTAT;                               \/**< Lock Status Register, offset: 0xFB4 *\/$/;"	m	struct:MTB_MemMap	access:public
MTB_MemMap::MASTER	include/MKL25Z4.h	/^  uint32_t MASTER;                                 \/**< MTB Master Register, offset: 0x4 *\/$/;"	m	struct:MTB_MemMap	access:public
MTB_MemMap::MODECTRL	include/MKL25Z4.h	/^  uint32_t MODECTRL;                               \/**< Integration Mode Control Register, offset: 0xF00 *\/$/;"	m	struct:MTB_MemMap	access:public
MTB_MemMap::PERIPHID	include/MKL25Z4.h	/^  uint32_t PERIPHID[8];                            \/**< Peripheral ID Register, array offset: 0xFD0, array step: 0x4 *\/$/;"	m	struct:MTB_MemMap	access:public
MTB_MemMap::POSITION	include/MKL25Z4.h	/^  uint32_t POSITION;                               \/**< MTB Position Register, offset: 0x0 *\/$/;"	m	struct:MTB_MemMap	access:public
MTB_MemMap::RESERVED_0	include/MKL25Z4.h	/^  uint8_t RESERVED_0[3824];$/;"	m	struct:MTB_MemMap	access:public
MTB_MemMap::RESERVED_1	include/MKL25Z4.h	/^  uint8_t RESERVED_1[156];$/;"	m	struct:MTB_MemMap	access:public
MTB_MemMap::RESERVED_2	include/MKL25Z4.h	/^  uint8_t RESERVED_2[8];$/;"	m	struct:MTB_MemMap	access:public
MTB_MemMap::RESERVED_3	include/MKL25Z4.h	/^  uint8_t RESERVED_3[8];$/;"	m	struct:MTB_MemMap	access:public
MTB_MemMap::TAGCLEAR	include/MKL25Z4.h	/^  uint32_t TAGCLEAR;                               \/**< Claim TAG Clear Register, offset: 0xFA4 *\/$/;"	m	struct:MTB_MemMap	access:public
MTB_MemMap::TAGSET	include/MKL25Z4.h	/^  uint32_t TAGSET;                                 \/**< Claim TAG Set Register, offset: 0xFA0 *\/$/;"	m	struct:MTB_MemMap	access:public
MTB_MemMapPtr	include/MKL25Z4.h	/^} volatile *MTB_MemMapPtr;$/;"	t
MTB_PERIPHID	include/MKL25Z4.h	3032;"	d
MTB_PERIPHID0	include/MKL25Z4.h	3022;"	d
MTB_PERIPHID1	include/MKL25Z4.h	3023;"	d
MTB_PERIPHID2	include/MKL25Z4.h	3024;"	d
MTB_PERIPHID3	include/MKL25Z4.h	3025;"	d
MTB_PERIPHID4	include/MKL25Z4.h	3018;"	d
MTB_PERIPHID5	include/MKL25Z4.h	3019;"	d
MTB_PERIPHID6	include/MKL25Z4.h	3020;"	d
MTB_PERIPHID7	include/MKL25Z4.h	3021;"	d
MTB_PERIPHID_PERIPHID	include/MKL25Z4.h	2976;"	d
MTB_PERIPHID_PERIPHID_MASK	include/MKL25Z4.h	2974;"	d
MTB_PERIPHID_PERIPHID_SHIFT	include/MKL25Z4.h	2975;"	d
MTB_PERIPHID_REG	include/MKL25Z4.h	2881;"	d
MTB_POSITION	include/MKL25Z4.h	3005;"	d
MTB_POSITION_POINTER	include/MKL25Z4.h	2903;"	d
MTB_POSITION_POINTER_MASK	include/MKL25Z4.h	2901;"	d
MTB_POSITION_POINTER_SHIFT	include/MKL25Z4.h	2902;"	d
MTB_POSITION_REG	include/MKL25Z4.h	2868;"	d
MTB_POSITION_WRAP_MASK	include/MKL25Z4.h	2899;"	d
MTB_POSITION_WRAP_SHIFT	include/MKL25Z4.h	2900;"	d
MTB_TAGCLEAR	include/MKL25Z4.h	3011;"	d
MTB_TAGCLEAR_REG	include/MKL25Z4.h	2874;"	d
MTB_TAGCLEAR_TAGCLEAR	include/MKL25Z4.h	2943;"	d
MTB_TAGCLEAR_TAGCLEAR_MASK	include/MKL25Z4.h	2941;"	d
MTB_TAGCLEAR_TAGCLEAR_SHIFT	include/MKL25Z4.h	2942;"	d
MTB_TAGSET	include/MKL25Z4.h	3010;"	d
MTB_TAGSET_REG	include/MKL25Z4.h	2873;"	d
MTB_TAGSET_TAGSET	include/MKL25Z4.h	2939;"	d
MTB_TAGSET_TAGSET_MASK	include/MKL25Z4.h	2937;"	d
MTB_TAGSET_TAGSET_SHIFT	include/MKL25Z4.h	2938;"	d
MUXCR	include/MKL25Z4.h	/^  uint8_t MUXCR;                                   \/**< MUX Control Register, offset: 0x5 *\/$/;"	m	struct:CMP_MemMap	access:public
NONE	src/main.c	70;"	d	file:
NO_PLL_INIT	include/freedom.h	25;"	d
NULL	include/arm_cm0.h	54;"	d
NULL	include/arm_cm0.h	56;"	d
NVIC_BASE_PTR	include/MKL25Z4.h	3587;"	d
NVIC_BASE_PTRS	include/MKL25Z4.h	3589;"	d
NVIC_ICER	include/MKL25Z4.h	3604;"	d
NVIC_ICER_CLRENA	include/MKL25Z4.h	3473;"	d
NVIC_ICER_CLRENA_MASK	include/MKL25Z4.h	3471;"	d
NVIC_ICER_CLRENA_SHIFT	include/MKL25Z4.h	3472;"	d
NVIC_ICER_REG	include/MKL25Z4.h	3447;"	d
NVIC_ICPR	include/MKL25Z4.h	3606;"	d
NVIC_ICPR_CLRPEND	include/MKL25Z4.h	3481;"	d
NVIC_ICPR_CLRPEND_MASK	include/MKL25Z4.h	3479;"	d
NVIC_ICPR_CLRPEND_SHIFT	include/MKL25Z4.h	3480;"	d
NVIC_ICPR_REG	include/MKL25Z4.h	3449;"	d
NVIC_IP	include/MKL25Z4.h	3617;"	d
NVIC_IPR0	include/MKL25Z4.h	3607;"	d
NVIC_IPR1	include/MKL25Z4.h	3608;"	d
NVIC_IPR2	include/MKL25Z4.h	3609;"	d
NVIC_IPR3	include/MKL25Z4.h	3610;"	d
NVIC_IPR4	include/MKL25Z4.h	3611;"	d
NVIC_IPR5	include/MKL25Z4.h	3612;"	d
NVIC_IPR6	include/MKL25Z4.h	3613;"	d
NVIC_IPR7	include/MKL25Z4.h	3614;"	d
NVIC_IP_PRI_0	include/MKL25Z4.h	3485;"	d
NVIC_IP_PRI_0_MASK	include/MKL25Z4.h	3483;"	d
NVIC_IP_PRI_0_SHIFT	include/MKL25Z4.h	3484;"	d
NVIC_IP_PRI_1	include/MKL25Z4.h	3518;"	d
NVIC_IP_PRI_10	include/MKL25Z4.h	3554;"	d
NVIC_IP_PRI_10_MASK	include/MKL25Z4.h	3552;"	d
NVIC_IP_PRI_10_SHIFT	include/MKL25Z4.h	3553;"	d
NVIC_IP_PRI_11	include/MKL25Z4.h	3575;"	d
NVIC_IP_PRI_11_MASK	include/MKL25Z4.h	3573;"	d
NVIC_IP_PRI_11_SHIFT	include/MKL25Z4.h	3574;"	d
NVIC_IP_PRI_12	include/MKL25Z4.h	3503;"	d
NVIC_IP_PRI_12_MASK	include/MKL25Z4.h	3501;"	d
NVIC_IP_PRI_12_SHIFT	include/MKL25Z4.h	3502;"	d
NVIC_IP_PRI_13	include/MKL25Z4.h	3509;"	d
NVIC_IP_PRI_13_MASK	include/MKL25Z4.h	3507;"	d
NVIC_IP_PRI_13_SHIFT	include/MKL25Z4.h	3508;"	d
NVIC_IP_PRI_14	include/MKL25Z4.h	3542;"	d
NVIC_IP_PRI_14_MASK	include/MKL25Z4.h	3540;"	d
NVIC_IP_PRI_14_SHIFT	include/MKL25Z4.h	3541;"	d
NVIC_IP_PRI_15	include/MKL25Z4.h	3572;"	d
NVIC_IP_PRI_15_MASK	include/MKL25Z4.h	3570;"	d
NVIC_IP_PRI_15_SHIFT	include/MKL25Z4.h	3571;"	d
NVIC_IP_PRI_16	include/MKL25Z4.h	3500;"	d
NVIC_IP_PRI_16_MASK	include/MKL25Z4.h	3498;"	d
NVIC_IP_PRI_16_SHIFT	include/MKL25Z4.h	3499;"	d
NVIC_IP_PRI_17	include/MKL25Z4.h	3524;"	d
NVIC_IP_PRI_17_MASK	include/MKL25Z4.h	3522;"	d
NVIC_IP_PRI_17_SHIFT	include/MKL25Z4.h	3523;"	d
NVIC_IP_PRI_18	include/MKL25Z4.h	3539;"	d
NVIC_IP_PRI_18_MASK	include/MKL25Z4.h	3537;"	d
NVIC_IP_PRI_18_SHIFT	include/MKL25Z4.h	3538;"	d
NVIC_IP_PRI_19	include/MKL25Z4.h	3569;"	d
NVIC_IP_PRI_19_MASK	include/MKL25Z4.h	3567;"	d
NVIC_IP_PRI_19_SHIFT	include/MKL25Z4.h	3568;"	d
NVIC_IP_PRI_1_MASK	include/MKL25Z4.h	3516;"	d
NVIC_IP_PRI_1_SHIFT	include/MKL25Z4.h	3517;"	d
NVIC_IP_PRI_2	include/MKL25Z4.h	3533;"	d
NVIC_IP_PRI_20	include/MKL25Z4.h	3494;"	d
NVIC_IP_PRI_20_MASK	include/MKL25Z4.h	3492;"	d
NVIC_IP_PRI_20_SHIFT	include/MKL25Z4.h	3493;"	d
NVIC_IP_PRI_21	include/MKL25Z4.h	3512;"	d
NVIC_IP_PRI_21_MASK	include/MKL25Z4.h	3510;"	d
NVIC_IP_PRI_21_SHIFT	include/MKL25Z4.h	3511;"	d
NVIC_IP_PRI_22	include/MKL25Z4.h	3551;"	d
NVIC_IP_PRI_22_MASK	include/MKL25Z4.h	3549;"	d
NVIC_IP_PRI_22_SHIFT	include/MKL25Z4.h	3550;"	d
NVIC_IP_PRI_23	include/MKL25Z4.h	3563;"	d
NVIC_IP_PRI_23_MASK	include/MKL25Z4.h	3561;"	d
NVIC_IP_PRI_23_SHIFT	include/MKL25Z4.h	3562;"	d
NVIC_IP_PRI_24	include/MKL25Z4.h	3491;"	d
NVIC_IP_PRI_24_MASK	include/MKL25Z4.h	3489;"	d
NVIC_IP_PRI_24_SHIFT	include/MKL25Z4.h	3490;"	d
NVIC_IP_PRI_25	include/MKL25Z4.h	3527;"	d
NVIC_IP_PRI_25_MASK	include/MKL25Z4.h	3525;"	d
NVIC_IP_PRI_25_SHIFT	include/MKL25Z4.h	3526;"	d
NVIC_IP_PRI_26	include/MKL25Z4.h	3536;"	d
NVIC_IP_PRI_26_MASK	include/MKL25Z4.h	3534;"	d
NVIC_IP_PRI_26_SHIFT	include/MKL25Z4.h	3535;"	d
NVIC_IP_PRI_27	include/MKL25Z4.h	3560;"	d
NVIC_IP_PRI_27_MASK	include/MKL25Z4.h	3558;"	d
NVIC_IP_PRI_27_SHIFT	include/MKL25Z4.h	3559;"	d
NVIC_IP_PRI_28	include/MKL25Z4.h	3488;"	d
NVIC_IP_PRI_28_MASK	include/MKL25Z4.h	3486;"	d
NVIC_IP_PRI_28_SHIFT	include/MKL25Z4.h	3487;"	d
NVIC_IP_PRI_29	include/MKL25Z4.h	3515;"	d
NVIC_IP_PRI_29_MASK	include/MKL25Z4.h	3513;"	d
NVIC_IP_PRI_29_SHIFT	include/MKL25Z4.h	3514;"	d
NVIC_IP_PRI_2_MASK	include/MKL25Z4.h	3531;"	d
NVIC_IP_PRI_2_SHIFT	include/MKL25Z4.h	3532;"	d
NVIC_IP_PRI_3	include/MKL25Z4.h	3566;"	d
NVIC_IP_PRI_30	include/MKL25Z4.h	3548;"	d
NVIC_IP_PRI_30_MASK	include/MKL25Z4.h	3546;"	d
NVIC_IP_PRI_30_SHIFT	include/MKL25Z4.h	3547;"	d
NVIC_IP_PRI_31	include/MKL25Z4.h	3557;"	d
NVIC_IP_PRI_31_MASK	include/MKL25Z4.h	3555;"	d
NVIC_IP_PRI_31_SHIFT	include/MKL25Z4.h	3556;"	d
NVIC_IP_PRI_3_MASK	include/MKL25Z4.h	3564;"	d
NVIC_IP_PRI_3_SHIFT	include/MKL25Z4.h	3565;"	d
NVIC_IP_PRI_4	include/MKL25Z4.h	3497;"	d
NVIC_IP_PRI_4_MASK	include/MKL25Z4.h	3495;"	d
NVIC_IP_PRI_4_SHIFT	include/MKL25Z4.h	3496;"	d
NVIC_IP_PRI_5	include/MKL25Z4.h	3530;"	d
NVIC_IP_PRI_5_MASK	include/MKL25Z4.h	3528;"	d
NVIC_IP_PRI_5_SHIFT	include/MKL25Z4.h	3529;"	d
NVIC_IP_PRI_6	include/MKL25Z4.h	3545;"	d
NVIC_IP_PRI_6_MASK	include/MKL25Z4.h	3543;"	d
NVIC_IP_PRI_6_SHIFT	include/MKL25Z4.h	3544;"	d
NVIC_IP_PRI_7	include/MKL25Z4.h	3578;"	d
NVIC_IP_PRI_7_MASK	include/MKL25Z4.h	3576;"	d
NVIC_IP_PRI_7_SHIFT	include/MKL25Z4.h	3577;"	d
NVIC_IP_PRI_8	include/MKL25Z4.h	3506;"	d
NVIC_IP_PRI_8_MASK	include/MKL25Z4.h	3504;"	d
NVIC_IP_PRI_8_SHIFT	include/MKL25Z4.h	3505;"	d
NVIC_IP_PRI_9	include/MKL25Z4.h	3521;"	d
NVIC_IP_PRI_9_MASK	include/MKL25Z4.h	3519;"	d
NVIC_IP_PRI_9_SHIFT	include/MKL25Z4.h	3520;"	d
NVIC_IP_REG	include/MKL25Z4.h	3450;"	d
NVIC_ISER	include/MKL25Z4.h	3603;"	d
NVIC_ISER_REG	include/MKL25Z4.h	3446;"	d
NVIC_ISER_SETENA	include/MKL25Z4.h	3469;"	d
NVIC_ISER_SETENA_MASK	include/MKL25Z4.h	3467;"	d
NVIC_ISER_SETENA_SHIFT	include/MKL25Z4.h	3468;"	d
NVIC_ISPR	include/MKL25Z4.h	3605;"	d
NVIC_ISPR_REG	include/MKL25Z4.h	3448;"	d
NVIC_ISPR_SETPEND	include/MKL25Z4.h	3477;"	d
NVIC_ISPR_SETPEND_MASK	include/MKL25Z4.h	3475;"	d
NVIC_ISPR_SETPEND_SHIFT	include/MKL25Z4.h	3476;"	d
NVIC_MemMap	include/MKL25Z4.h	/^typedef struct NVIC_MemMap {$/;"	s
NVIC_MemMap::ICER	include/MKL25Z4.h	/^  uint32_t ICER;                                   \/**< Interrupt Clear Enable Register, offset: 0x80 *\/$/;"	m	struct:NVIC_MemMap	access:public
NVIC_MemMap::ICPR	include/MKL25Z4.h	/^  uint32_t ICPR;                                   \/**< Interrupt Clear Pending Register, offset: 0x180 *\/$/;"	m	struct:NVIC_MemMap	access:public
NVIC_MemMap::IP	include/MKL25Z4.h	/^  uint32_t IP[8];                                  \/**< Interrupt Priority Register n, array offset: 0x300, array step: 0x4 *\/$/;"	m	struct:NVIC_MemMap	access:public
NVIC_MemMap::ISER	include/MKL25Z4.h	/^  uint32_t ISER;                                   \/**< Interrupt Set Enable Register, offset: 0x0 *\/$/;"	m	struct:NVIC_MemMap	access:public
NVIC_MemMap::ISPR	include/MKL25Z4.h	/^  uint32_t ISPR;                                   \/**< Interrupt Set Pending Register, offset: 0x100 *\/$/;"	m	struct:NVIC_MemMap	access:public
NVIC_MemMap::RESERVED_0	include/MKL25Z4.h	/^  uint8_t RESERVED_0[124];$/;"	m	struct:NVIC_MemMap	access:public
NVIC_MemMap::RESERVED_1	include/MKL25Z4.h	/^  uint8_t RESERVED_1[124];$/;"	m	struct:NVIC_MemMap	access:public
NVIC_MemMap::RESERVED_2	include/MKL25Z4.h	/^  uint8_t RESERVED_2[124];$/;"	m	struct:NVIC_MemMap	access:public
NVIC_MemMap::RESERVED_3	include/MKL25Z4.h	/^  uint8_t RESERVED_3[380];$/;"	m	struct:NVIC_MemMap	access:public
NVIC_MemMapPtr	include/MKL25Z4.h	/^} volatile *NVIC_MemMapPtr;$/;"	t
NV_BACKKEY0	include/MKL25Z4.h	3391;"	d
NV_BACKKEY0_KEY	include/MKL25Z4.h	3307;"	d
NV_BACKKEY0_KEY_MASK	include/MKL25Z4.h	3305;"	d
NV_BACKKEY0_KEY_SHIFT	include/MKL25Z4.h	3306;"	d
NV_BACKKEY0_REG	include/MKL25Z4.h	3266;"	d
NV_BACKKEY1	include/MKL25Z4.h	3390;"	d
NV_BACKKEY1_KEY	include/MKL25Z4.h	3303;"	d
NV_BACKKEY1_KEY_MASK	include/MKL25Z4.h	3301;"	d
NV_BACKKEY1_KEY_SHIFT	include/MKL25Z4.h	3302;"	d
NV_BACKKEY1_REG	include/MKL25Z4.h	3265;"	d
NV_BACKKEY2	include/MKL25Z4.h	3389;"	d
NV_BACKKEY2_KEY	include/MKL25Z4.h	3299;"	d
NV_BACKKEY2_KEY_MASK	include/MKL25Z4.h	3297;"	d
NV_BACKKEY2_KEY_SHIFT	include/MKL25Z4.h	3298;"	d
NV_BACKKEY2_REG	include/MKL25Z4.h	3264;"	d
NV_BACKKEY3	include/MKL25Z4.h	3388;"	d
NV_BACKKEY3_KEY	include/MKL25Z4.h	3295;"	d
NV_BACKKEY3_KEY_MASK	include/MKL25Z4.h	3293;"	d
NV_BACKKEY3_KEY_SHIFT	include/MKL25Z4.h	3294;"	d
NV_BACKKEY3_REG	include/MKL25Z4.h	3263;"	d
NV_BACKKEY4	include/MKL25Z4.h	3395;"	d
NV_BACKKEY4_KEY	include/MKL25Z4.h	3323;"	d
NV_BACKKEY4_KEY_MASK	include/MKL25Z4.h	3321;"	d
NV_BACKKEY4_KEY_SHIFT	include/MKL25Z4.h	3322;"	d
NV_BACKKEY4_REG	include/MKL25Z4.h	3270;"	d
NV_BACKKEY5	include/MKL25Z4.h	3394;"	d
NV_BACKKEY5_KEY	include/MKL25Z4.h	3319;"	d
NV_BACKKEY5_KEY_MASK	include/MKL25Z4.h	3317;"	d
NV_BACKKEY5_KEY_SHIFT	include/MKL25Z4.h	3318;"	d
NV_BACKKEY5_REG	include/MKL25Z4.h	3269;"	d
NV_BACKKEY6	include/MKL25Z4.h	3393;"	d
NV_BACKKEY6_KEY	include/MKL25Z4.h	3315;"	d
NV_BACKKEY6_KEY_MASK	include/MKL25Z4.h	3313;"	d
NV_BACKKEY6_KEY_SHIFT	include/MKL25Z4.h	3314;"	d
NV_BACKKEY6_REG	include/MKL25Z4.h	3268;"	d
NV_BACKKEY7	include/MKL25Z4.h	3392;"	d
NV_BACKKEY7_KEY	include/MKL25Z4.h	3311;"	d
NV_BACKKEY7_KEY_MASK	include/MKL25Z4.h	3309;"	d
NV_BACKKEY7_KEY_SHIFT	include/MKL25Z4.h	3310;"	d
NV_BACKKEY7_REG	include/MKL25Z4.h	3267;"	d
NV_BASE_PTRS	include/MKL25Z4.h	3374;"	d
NV_FOPT	include/MKL25Z4.h	3401;"	d
NV_FOPT_FAST_INIT_MASK	include/MKL25Z4.h	3362;"	d
NV_FOPT_FAST_INIT_SHIFT	include/MKL25Z4.h	3363;"	d
NV_FOPT_LPBOOT0_MASK	include/MKL25Z4.h	3354;"	d
NV_FOPT_LPBOOT0_SHIFT	include/MKL25Z4.h	3355;"	d
NV_FOPT_LPBOOT1_MASK	include/MKL25Z4.h	3360;"	d
NV_FOPT_LPBOOT1_SHIFT	include/MKL25Z4.h	3361;"	d
NV_FOPT_NMI_DIS_MASK	include/MKL25Z4.h	3356;"	d
NV_FOPT_NMI_DIS_SHIFT	include/MKL25Z4.h	3357;"	d
NV_FOPT_REG	include/MKL25Z4.h	3276;"	d
NV_FOPT_RESET_PIN_CFG_MASK	include/MKL25Z4.h	3358;"	d
NV_FOPT_RESET_PIN_CFG_SHIFT	include/MKL25Z4.h	3359;"	d
NV_FPROT0	include/MKL25Z4.h	3399;"	d
NV_FPROT0_PROT	include/MKL25Z4.h	3339;"	d
NV_FPROT0_PROT_MASK	include/MKL25Z4.h	3337;"	d
NV_FPROT0_PROT_SHIFT	include/MKL25Z4.h	3338;"	d
NV_FPROT0_REG	include/MKL25Z4.h	3274;"	d
NV_FPROT1	include/MKL25Z4.h	3398;"	d
NV_FPROT1_PROT	include/MKL25Z4.h	3335;"	d
NV_FPROT1_PROT_MASK	include/MKL25Z4.h	3333;"	d
NV_FPROT1_PROT_SHIFT	include/MKL25Z4.h	3334;"	d
NV_FPROT1_REG	include/MKL25Z4.h	3273;"	d
NV_FPROT2	include/MKL25Z4.h	3397;"	d
NV_FPROT2_PROT	include/MKL25Z4.h	3331;"	d
NV_FPROT2_PROT_MASK	include/MKL25Z4.h	3329;"	d
NV_FPROT2_PROT_SHIFT	include/MKL25Z4.h	3330;"	d
NV_FPROT2_REG	include/MKL25Z4.h	3272;"	d
NV_FPROT3	include/MKL25Z4.h	3396;"	d
NV_FPROT3_PROT	include/MKL25Z4.h	3327;"	d
NV_FPROT3_PROT_MASK	include/MKL25Z4.h	3325;"	d
NV_FPROT3_PROT_SHIFT	include/MKL25Z4.h	3326;"	d
NV_FPROT3_REG	include/MKL25Z4.h	3271;"	d
NV_FSEC	include/MKL25Z4.h	3400;"	d
NV_FSEC_FSLACC	include/MKL25Z4.h	3346;"	d
NV_FSEC_FSLACC_MASK	include/MKL25Z4.h	3344;"	d
NV_FSEC_FSLACC_SHIFT	include/MKL25Z4.h	3345;"	d
NV_FSEC_KEYEN	include/MKL25Z4.h	3352;"	d
NV_FSEC_KEYEN_MASK	include/MKL25Z4.h	3350;"	d
NV_FSEC_KEYEN_SHIFT	include/MKL25Z4.h	3351;"	d
NV_FSEC_MEEN	include/MKL25Z4.h	3349;"	d
NV_FSEC_MEEN_MASK	include/MKL25Z4.h	3347;"	d
NV_FSEC_MEEN_SHIFT	include/MKL25Z4.h	3348;"	d
NV_FSEC_REG	include/MKL25Z4.h	3275;"	d
NV_FSEC_SEC	include/MKL25Z4.h	3343;"	d
NV_FSEC_SEC_MASK	include/MKL25Z4.h	3341;"	d
NV_FSEC_SEC_SHIFT	include/MKL25Z4.h	3342;"	d
NV_MemMap	include/MKL25Z4.h	/^typedef struct NV_MemMap {$/;"	s
NV_MemMap::BACKKEY0	include/MKL25Z4.h	/^  uint8_t BACKKEY0;                                \/**< Backdoor Comparison Key 0., offset: 0x3 *\/$/;"	m	struct:NV_MemMap	access:public
NV_MemMap::BACKKEY1	include/MKL25Z4.h	/^  uint8_t BACKKEY1;                                \/**< Backdoor Comparison Key 1., offset: 0x2 *\/$/;"	m	struct:NV_MemMap	access:public
NV_MemMap::BACKKEY2	include/MKL25Z4.h	/^  uint8_t BACKKEY2;                                \/**< Backdoor Comparison Key 2., offset: 0x1 *\/$/;"	m	struct:NV_MemMap	access:public
NV_MemMap::BACKKEY3	include/MKL25Z4.h	/^  uint8_t BACKKEY3;                                \/**< Backdoor Comparison Key 3., offset: 0x0 *\/$/;"	m	struct:NV_MemMap	access:public
NV_MemMap::BACKKEY4	include/MKL25Z4.h	/^  uint8_t BACKKEY4;                                \/**< Backdoor Comparison Key 4., offset: 0x7 *\/$/;"	m	struct:NV_MemMap	access:public
NV_MemMap::BACKKEY5	include/MKL25Z4.h	/^  uint8_t BACKKEY5;                                \/**< Backdoor Comparison Key 5., offset: 0x6 *\/$/;"	m	struct:NV_MemMap	access:public
NV_MemMap::BACKKEY6	include/MKL25Z4.h	/^  uint8_t BACKKEY6;                                \/**< Backdoor Comparison Key 6., offset: 0x5 *\/$/;"	m	struct:NV_MemMap	access:public
NV_MemMap::BACKKEY7	include/MKL25Z4.h	/^  uint8_t BACKKEY7;                                \/**< Backdoor Comparison Key 7., offset: 0x4 *\/$/;"	m	struct:NV_MemMap	access:public
NV_MemMap::FOPT	include/MKL25Z4.h	/^  uint8_t FOPT;                                    \/**< Non-volatile Flash Option Register, offset: 0xD *\/$/;"	m	struct:NV_MemMap	access:public
NV_MemMap::FPROT0	include/MKL25Z4.h	/^  uint8_t FPROT0;                                  \/**< Non-volatile P-Flash Protection 0 - High Register, offset: 0xB *\/$/;"	m	struct:NV_MemMap	access:public
NV_MemMap::FPROT1	include/MKL25Z4.h	/^  uint8_t FPROT1;                                  \/**< Non-volatile P-Flash Protection 0 - Low Register, offset: 0xA *\/$/;"	m	struct:NV_MemMap	access:public
NV_MemMap::FPROT2	include/MKL25Z4.h	/^  uint8_t FPROT2;                                  \/**< Non-volatile P-Flash Protection 1 - High Register, offset: 0x9 *\/$/;"	m	struct:NV_MemMap	access:public
NV_MemMap::FPROT3	include/MKL25Z4.h	/^  uint8_t FPROT3;                                  \/**< Non-volatile P-Flash Protection 1 - Low Register, offset: 0x8 *\/$/;"	m	struct:NV_MemMap	access:public
NV_MemMap::FSEC	include/MKL25Z4.h	/^  uint8_t FSEC;                                    \/**< Non-volatile Flash Security Register, offset: 0xC *\/$/;"	m	struct:NV_MemMap	access:public
NV_MemMapPtr	include/MKL25Z4.h	/^} volatile *NV_MemMapPtr;$/;"	t
OBJCP	Makefile	/^OBJCP=$(CROSS)objcopy$/;"	m
OBJS	Makefile	/^OBJS=$(subst .c,.o,$(C_SRCS))$/;"	m
OBSERVE	include/MKL25Z4.h	/^  uint8_t OBSERVE;                                 \/**< USB OTG Observe register, offset: 0x104 *\/$/;"	m	struct:USB_MemMap	access:public
OFF	include/arm_cm0.h	64;"	d
OFF	include/arm_cm0.h	66;"	d
OFS	include/MKL25Z4.h	/^  uint32_t OFS;                                    \/**< ADC Offset Correction Register, offset: 0x28 *\/$/;"	m	struct:ADC_MemMap	access:public
ON	include/arm_cm0.h	59;"	d
ON	include/arm_cm0.h	61;"	d
OSC0_BASE_PTR	include/MKL25Z4.h	3691;"	d
OSC0_CR	include/MKL25Z4.h	3707;"	d
OSC_BASE_PTRS	include/MKL25Z4.h	3693;"	d
OSC_CR_ERCLKEN_MASK	include/MKL25Z4.h	3681;"	d
OSC_CR_ERCLKEN_SHIFT	include/MKL25Z4.h	3682;"	d
OSC_CR_EREFSTEN_MASK	include/MKL25Z4.h	3679;"	d
OSC_CR_EREFSTEN_SHIFT	include/MKL25Z4.h	3680;"	d
OSC_CR_REG	include/MKL25Z4.h	3654;"	d
OSC_CR_SC16P_MASK	include/MKL25Z4.h	3671;"	d
OSC_CR_SC16P_SHIFT	include/MKL25Z4.h	3672;"	d
OSC_CR_SC2P_MASK	include/MKL25Z4.h	3677;"	d
OSC_CR_SC2P_SHIFT	include/MKL25Z4.h	3678;"	d
OSC_CR_SC4P_MASK	include/MKL25Z4.h	3675;"	d
OSC_CR_SC4P_SHIFT	include/MKL25Z4.h	3676;"	d
OSC_CR_SC8P_MASK	include/MKL25Z4.h	3673;"	d
OSC_CR_SC8P_SHIFT	include/MKL25Z4.h	3674;"	d
OSC_MemMap	include/MKL25Z4.h	/^typedef struct OSC_MemMap {$/;"	s
OSC_MemMap::CR	include/MKL25Z4.h	/^  uint8_t CR;                                      \/**< OSC Control Register, offset: 0x0 *\/$/;"	m	struct:OSC_MemMap	access:public
OSC_MemMapPtr	include/MKL25Z4.h	/^} volatile *OSC_MemMapPtr;$/;"	t
OTGCTL	include/MKL25Z4.h	/^  uint8_t OTGCTL;                                  \/**< OTG Control register, offset: 0x1C *\/$/;"	m	struct:USB_MemMap	access:public
OTGICR	include/MKL25Z4.h	/^  uint8_t OTGICR;                                  \/**< OTG Interrupt Control Register, offset: 0x14 *\/$/;"	m	struct:USB_MemMap	access:public
OTGISTAT	include/MKL25Z4.h	/^  uint8_t OTGISTAT;                                \/**< OTG Interrupt Status register, offset: 0x10 *\/$/;"	m	struct:USB_MemMap	access:public
OTGSTAT	include/MKL25Z4.h	/^  uint8_t OTGSTAT;                                 \/**< OTG Status register, offset: 0x18 *\/$/;"	m	struct:USB_MemMap	access:public
OUT_FORMAT	Makefile	/^OUT_FORMAT=srec$/;"	m
PCOR	include/MKL25Z4.h	/^  uint32_t PCOR;                                   \/**< Port Clear Output Register, offset: 0x8 *\/$/;"	m	struct:FGPIO_MemMap	access:public
PCOR	include/MKL25Z4.h	/^  uint32_t PCOR;                                   \/**< Port Clear Output Register, offset: 0x8 *\/$/;"	m	struct:GPIO_MemMap	access:public
PCR	include/MKL25Z4.h	/^  uint32_t PCR[32];                                \/**< Pin Control Register n, array offset: 0x0, array step: 0x4 *\/$/;"	m	struct:PORT_MemMap	access:public
PCSR	include/MKL25Z4.h	/^  uint32_t PCSR;                                   \/**< Program Counter Sample Register, offset: 0x1C *\/$/;"	m	struct:DWT_MemMap	access:public
PDDR	include/MKL25Z4.h	/^  uint32_t PDDR;                                   \/**< Port Data Direction Register, offset: 0x14 *\/$/;"	m	struct:FGPIO_MemMap	access:public
PDDR	include/MKL25Z4.h	/^  uint32_t PDDR;                                   \/**< Port Data Direction Register, offset: 0x14 *\/$/;"	m	struct:GPIO_MemMap	access:public
PDIR	include/MKL25Z4.h	/^  uint32_t PDIR;                                   \/**< Port Data Input Register, offset: 0x10 *\/$/;"	m	struct:FGPIO_MemMap	access:public
PDIR	include/MKL25Z4.h	/^  uint32_t PDIR;                                   \/**< Port Data Input Register, offset: 0x10 *\/$/;"	m	struct:GPIO_MemMap	access:public
PDOR	include/MKL25Z4.h	/^  uint32_t PDOR;                                   \/**< Port Data Output Register, offset: 0x0 *\/$/;"	m	struct:FGPIO_MemMap	access:public
PDOR	include/MKL25Z4.h	/^  uint32_t PDOR;                                   \/**< Port Data Output Register, offset: 0x0 *\/$/;"	m	struct:GPIO_MemMap	access:public
PE1	include/MKL25Z4.h	/^  uint8_t PE1;                                     \/**< LLWU Pin Enable 1 register, offset: 0x0 *\/$/;"	m	struct:LLWU_MemMap	access:public
PE2	include/MKL25Z4.h	/^  uint8_t PE2;                                     \/**< LLWU Pin Enable 2 register, offset: 0x1 *\/$/;"	m	struct:LLWU_MemMap	access:public
PE3	include/MKL25Z4.h	/^  uint8_t PE3;                                     \/**< LLWU Pin Enable 3 register, offset: 0x2 *\/$/;"	m	struct:LLWU_MemMap	access:public
PE4	include/MKL25Z4.h	/^  uint8_t PE4;                                     \/**< LLWU Pin Enable 4 register, offset: 0x3 *\/$/;"	m	struct:LLWU_MemMap	access:public
PERID	include/MKL25Z4.h	/^  uint8_t PERID;                                   \/**< Peripheral ID register, offset: 0x0 *\/$/;"	m	struct:USB_MemMap	access:public
PERIPHID	include/MKL25Z4.h	/^  uint32_t PERIPHID[8];                            \/**< Peripheral ID Register, array offset: 0xFD0, array step: 0x4 *\/$/;"	m	struct:MTBDWT_MemMap	access:public
PERIPHID	include/MKL25Z4.h	/^  uint32_t PERIPHID[8];                            \/**< Peripheral ID Register, array offset: 0xFD0, array step: 0x4 *\/$/;"	m	struct:MTB_MemMap	access:public
PERIPHID0	include/MKL25Z4.h	/^  uint32_t PERIPHID0;                              \/**< Peripheral ID Register, offset: 0xFE0 *\/$/;"	m	struct:ROM_MemMap	access:public
PERIPHID1	include/MKL25Z4.h	/^  uint32_t PERIPHID1;                              \/**< Peripheral ID Register, offset: 0xFE4 *\/$/;"	m	struct:ROM_MemMap	access:public
PERIPHID2	include/MKL25Z4.h	/^  uint32_t PERIPHID2;                              \/**< Peripheral ID Register, offset: 0xFE8 *\/$/;"	m	struct:ROM_MemMap	access:public
PERIPHID3	include/MKL25Z4.h	/^  uint32_t PERIPHID3;                              \/**< Peripheral ID Register, offset: 0xFEC *\/$/;"	m	struct:ROM_MemMap	access:public
PERIPHID4	include/MKL25Z4.h	/^  uint32_t PERIPHID4;                              \/**< Peripheral ID Register, offset: 0xFD0 *\/$/;"	m	struct:ROM_MemMap	access:public
PERIPHID5	include/MKL25Z4.h	/^  uint32_t PERIPHID5;                              \/**< Peripheral ID Register, offset: 0xFD4 *\/$/;"	m	struct:ROM_MemMap	access:public
PERIPHID6	include/MKL25Z4.h	/^  uint32_t PERIPHID6;                              \/**< Peripheral ID Register, offset: 0xFD8 *\/$/;"	m	struct:ROM_MemMap	access:public
PERIPHID7	include/MKL25Z4.h	/^  uint32_t PERIPHID7;                              \/**< Peripheral ID Register, offset: 0xFDC *\/$/;"	m	struct:ROM_MemMap	access:public
PG	include/MKL25Z4.h	/^  uint32_t PG;                                     \/**< ADC Plus-Side Gain Register, offset: 0x2C *\/$/;"	m	struct:ADC_MemMap	access:public
PID0	include/MKL25Z4.h	/^  uint32_t PID0;                                   \/**< Peripheral Identification Register 0., offset: 0xFE0 *\/$/;"	m	struct:BP_MemMap	access:public
PID1	include/MKL25Z4.h	/^  uint32_t PID1;                                   \/**< Peripheral Identification Register 1., offset: 0xFE4 *\/$/;"	m	struct:BP_MemMap	access:public
PID2	include/MKL25Z4.h	/^  uint32_t PID2;                                   \/**< Peripheral Identification Register 2., offset: 0xFE8 *\/$/;"	m	struct:BP_MemMap	access:public
PID3	include/MKL25Z4.h	/^  uint32_t PID3;                                   \/**< Peripheral Identification Register 3., offset: 0xFEC *\/$/;"	m	struct:BP_MemMap	access:public
PID4	include/MKL25Z4.h	/^  uint32_t PID4;                                   \/**< Peripheral Identification Register 4., offset: 0xFD0 *\/$/;"	m	struct:BP_MemMap	access:public
PID5	include/MKL25Z4.h	/^  uint32_t PID5;                                   \/**< Peripheral Identification Register 5., offset: 0xFD4 *\/$/;"	m	struct:BP_MemMap	access:public
PID6	include/MKL25Z4.h	/^  uint32_t PID6;                                   \/**< Peripheral Identification Register 6., offset: 0xFD8 *\/$/;"	m	struct:BP_MemMap	access:public
PID7	include/MKL25Z4.h	/^  uint32_t PID7;                                   \/**< Peripheral Identification Register 7., offset: 0xFDC *\/$/;"	m	struct:BP_MemMap	access:public
PIT_BASE_PTR	include/MKL25Z4.h	3815;"	d
PIT_BASE_PTRS	include/MKL25Z4.h	3817;"	d
PIT_CVAL	include/MKL25Z4.h	3845;"	d
PIT_CVAL0	include/MKL25Z4.h	3835;"	d
PIT_CVAL1	include/MKL25Z4.h	3839;"	d
PIT_CVAL_REG	include/MKL25Z4.h	3758;"	d
PIT_CVAL_TVL	include/MKL25Z4.h	3796;"	d
PIT_CVAL_TVL_MASK	include/MKL25Z4.h	3794;"	d
PIT_CVAL_TVL_SHIFT	include/MKL25Z4.h	3795;"	d
PIT_LDVAL	include/MKL25Z4.h	3844;"	d
PIT_LDVAL0	include/MKL25Z4.h	3834;"	d
PIT_LDVAL1	include/MKL25Z4.h	3838;"	d
PIT_LDVAL_REG	include/MKL25Z4.h	3757;"	d
PIT_LDVAL_TSV	include/MKL25Z4.h	3792;"	d
PIT_LDVAL_TSV_MASK	include/MKL25Z4.h	3790;"	d
PIT_LDVAL_TSV_SHIFT	include/MKL25Z4.h	3791;"	d
PIT_LTMR64H	include/MKL25Z4.h	3832;"	d
PIT_LTMR64H_LTH	include/MKL25Z4.h	3784;"	d
PIT_LTMR64H_LTH_MASK	include/MKL25Z4.h	3782;"	d
PIT_LTMR64H_LTH_SHIFT	include/MKL25Z4.h	3783;"	d
PIT_LTMR64H_REG	include/MKL25Z4.h	3755;"	d
PIT_LTMR64L	include/MKL25Z4.h	3833;"	d
PIT_LTMR64L_LTL	include/MKL25Z4.h	3788;"	d
PIT_LTMR64L_LTL_MASK	include/MKL25Z4.h	3786;"	d
PIT_LTMR64L_LTL_SHIFT	include/MKL25Z4.h	3787;"	d
PIT_LTMR64L_REG	include/MKL25Z4.h	3756;"	d
PIT_MCR	include/MKL25Z4.h	3831;"	d
PIT_MCR_FRZ_MASK	include/MKL25Z4.h	3777;"	d
PIT_MCR_FRZ_SHIFT	include/MKL25Z4.h	3778;"	d
PIT_MCR_MDIS_MASK	include/MKL25Z4.h	3779;"	d
PIT_MCR_MDIS_SHIFT	include/MKL25Z4.h	3780;"	d
PIT_MCR_REG	include/MKL25Z4.h	3754;"	d
PIT_MemMap	include/MKL25Z4.h	/^typedef struct PIT_MemMap {$/;"	s
PIT_MemMap::CHANNEL	include/MKL25Z4.h	/^  } CHANNEL[2];$/;"	m	struct:PIT_MemMap	typeref:struct:PIT_MemMap::__anon10	access:public
PIT_MemMap::LTMR64H	include/MKL25Z4.h	/^  uint32_t LTMR64H;                                \/**< PIT Upper Lifetime Timer Register, offset: 0xE0 *\/$/;"	m	struct:PIT_MemMap	access:public
PIT_MemMap::LTMR64L	include/MKL25Z4.h	/^  uint32_t LTMR64L;                                \/**< PIT Lower Lifetime Timer Register, offset: 0xE4 *\/$/;"	m	struct:PIT_MemMap	access:public
PIT_MemMap::MCR	include/MKL25Z4.h	/^  uint32_t MCR;                                    \/**< PIT Module Control Register, offset: 0x0 *\/$/;"	m	struct:PIT_MemMap	access:public
PIT_MemMap::RESERVED_0	include/MKL25Z4.h	/^  uint8_t RESERVED_0[220];$/;"	m	struct:PIT_MemMap	access:public
PIT_MemMap::RESERVED_1	include/MKL25Z4.h	/^  uint8_t RESERVED_1[24];$/;"	m	struct:PIT_MemMap	access:public
PIT_MemMap::__anon10::CVAL	include/MKL25Z4.h	/^    uint32_t CVAL;                                   \/**< Current Timer Value Register, array offset: 0x104, array step: 0x10 *\/$/;"	m	struct:PIT_MemMap::__anon10	access:public
PIT_MemMap::__anon10::LDVAL	include/MKL25Z4.h	/^    uint32_t LDVAL;                                  \/**< Timer Load Value Register, array offset: 0x100, array step: 0x10 *\/$/;"	m	struct:PIT_MemMap::__anon10	access:public
PIT_MemMap::__anon10::TCTRL	include/MKL25Z4.h	/^    uint32_t TCTRL;                                  \/**< Timer Control Register, array offset: 0x108, array step: 0x10 *\/$/;"	m	struct:PIT_MemMap::__anon10	access:public
PIT_MemMap::__anon10::TFLG	include/MKL25Z4.h	/^    uint32_t TFLG;                                   \/**< Timer Flag Register, array offset: 0x10C, array step: 0x10 *\/$/;"	m	struct:PIT_MemMap::__anon10	access:public
PIT_MemMapPtr	include/MKL25Z4.h	/^} volatile *PIT_MemMapPtr;$/;"	t
PIT_TCTRL	include/MKL25Z4.h	3846;"	d
PIT_TCTRL0	include/MKL25Z4.h	3836;"	d
PIT_TCTRL1	include/MKL25Z4.h	3840;"	d
PIT_TCTRL_CHN_MASK	include/MKL25Z4.h	3802;"	d
PIT_TCTRL_CHN_SHIFT	include/MKL25Z4.h	3803;"	d
PIT_TCTRL_REG	include/MKL25Z4.h	3759;"	d
PIT_TCTRL_TEN_MASK	include/MKL25Z4.h	3798;"	d
PIT_TCTRL_TEN_SHIFT	include/MKL25Z4.h	3799;"	d
PIT_TCTRL_TIE_MASK	include/MKL25Z4.h	3800;"	d
PIT_TCTRL_TIE_SHIFT	include/MKL25Z4.h	3801;"	d
PIT_TFLG	include/MKL25Z4.h	3847;"	d
PIT_TFLG0	include/MKL25Z4.h	3837;"	d
PIT_TFLG1	include/MKL25Z4.h	3841;"	d
PIT_TFLG_REG	include/MKL25Z4.h	3760;"	d
PIT_TFLG_TIF_MASK	include/MKL25Z4.h	3805;"	d
PIT_TFLG_TIF_SHIFT	include/MKL25Z4.h	3806;"	d
PLACR	include/MKL25Z4.h	/^  uint32_t PLACR;                                  \/**< Platform Control Register, offset: 0xC *\/$/;"	m	struct:MCM_MemMap	access:public
PLAMC	include/MKL25Z4.h	/^  uint16_t PLAMC;                                  \/**< Crossbar Switch (AXBS) Master Configuration, offset: 0xA *\/$/;"	m	struct:MCM_MemMap	access:public
PLASC	include/MKL25Z4.h	/^  uint16_t PLASC;                                  \/**< Crossbar Switch (AXBS) Slave Configuration, offset: 0x8 *\/$/;"	m	struct:MCM_MemMap	access:public
PLL0_PRDIV	include/freedom.h	26;"	d
PLL0_VDIV	include/freedom.h	27;"	d
PMCTRL	include/MKL25Z4.h	/^  uint8_t PMCTRL;                                  \/**< Power Mode Control register, offset: 0x1 *\/$/;"	m	struct:SMC_MemMap	access:public
PMC_BASE_PTR	include/MKL25Z4.h	3943;"	d
PMC_BASE_PTRS	include/MKL25Z4.h	3945;"	d
PMC_LVDSC1	include/MKL25Z4.h	3959;"	d
PMC_LVDSC1_LVDACK_MASK	include/MKL25Z4.h	3912;"	d
PMC_LVDSC1_LVDACK_SHIFT	include/MKL25Z4.h	3913;"	d
PMC_LVDSC1_LVDF_MASK	include/MKL25Z4.h	3914;"	d
PMC_LVDSC1_LVDF_SHIFT	include/MKL25Z4.h	3915;"	d
PMC_LVDSC1_LVDIE_MASK	include/MKL25Z4.h	3910;"	d
PMC_LVDSC1_LVDIE_SHIFT	include/MKL25Z4.h	3911;"	d
PMC_LVDSC1_LVDRE_MASK	include/MKL25Z4.h	3908;"	d
PMC_LVDSC1_LVDRE_SHIFT	include/MKL25Z4.h	3909;"	d
PMC_LVDSC1_LVDV	include/MKL25Z4.h	3907;"	d
PMC_LVDSC1_LVDV_MASK	include/MKL25Z4.h	3905;"	d
PMC_LVDSC1_LVDV_SHIFT	include/MKL25Z4.h	3906;"	d
PMC_LVDSC1_REG	include/MKL25Z4.h	3886;"	d
PMC_LVDSC2	include/MKL25Z4.h	3960;"	d
PMC_LVDSC2_LVWACK_MASK	include/MKL25Z4.h	3922;"	d
PMC_LVDSC2_LVWACK_SHIFT	include/MKL25Z4.h	3923;"	d
PMC_LVDSC2_LVWF_MASK	include/MKL25Z4.h	3924;"	d
PMC_LVDSC2_LVWF_SHIFT	include/MKL25Z4.h	3925;"	d
PMC_LVDSC2_LVWIE_MASK	include/MKL25Z4.h	3920;"	d
PMC_LVDSC2_LVWIE_SHIFT	include/MKL25Z4.h	3921;"	d
PMC_LVDSC2_LVWV	include/MKL25Z4.h	3919;"	d
PMC_LVDSC2_LVWV_MASK	include/MKL25Z4.h	3917;"	d
PMC_LVDSC2_LVWV_SHIFT	include/MKL25Z4.h	3918;"	d
PMC_LVDSC2_REG	include/MKL25Z4.h	3887;"	d
PMC_MemMap	include/MKL25Z4.h	/^typedef struct PMC_MemMap {$/;"	s
PMC_MemMap::LVDSC1	include/MKL25Z4.h	/^  uint8_t LVDSC1;                                  \/**< Low Voltage Detect Status And Control 1 register, offset: 0x0 *\/$/;"	m	struct:PMC_MemMap	access:public
PMC_MemMap::LVDSC2	include/MKL25Z4.h	/^  uint8_t LVDSC2;                                  \/**< Low Voltage Detect Status And Control 2 register, offset: 0x1 *\/$/;"	m	struct:PMC_MemMap	access:public
PMC_MemMap::REGSC	include/MKL25Z4.h	/^  uint8_t REGSC;                                   \/**< Regulator Status And Control register, offset: 0x2 *\/$/;"	m	struct:PMC_MemMap	access:public
PMC_MemMapPtr	include/MKL25Z4.h	/^} volatile *PMC_MemMapPtr;$/;"	t
PMC_REGSC	include/MKL25Z4.h	3961;"	d
PMC_REGSC_ACKISO_MASK	include/MKL25Z4.h	3931;"	d
PMC_REGSC_ACKISO_SHIFT	include/MKL25Z4.h	3932;"	d
PMC_REGSC_BGBE_MASK	include/MKL25Z4.h	3927;"	d
PMC_REGSC_BGBE_SHIFT	include/MKL25Z4.h	3928;"	d
PMC_REGSC_BGEN_MASK	include/MKL25Z4.h	3933;"	d
PMC_REGSC_BGEN_SHIFT	include/MKL25Z4.h	3934;"	d
PMC_REGSC_REG	include/MKL25Z4.h	3888;"	d
PMC_REGSC_REGONS_MASK	include/MKL25Z4.h	3929;"	d
PMC_REGSC_REGONS_SHIFT	include/MKL25Z4.h	3930;"	d
PMPROT	include/MKL25Z4.h	/^  uint8_t PMPROT;                                  \/**< Power Mode Protection register, offset: 0x0 *\/$/;"	m	struct:SMC_MemMap	access:public
PMSTAT	include/MKL25Z4.h	/^  uint8_t PMSTAT;                                  \/**< Power Mode Status register, offset: 0x3 *\/$/;"	m	struct:SMC_MemMap	access:public
PORTA_BASE_PTR	include/MKL25Z4.h	4066;"	d
PORTA_GPCHR	include/MKL25Z4.h	4123;"	d
PORTA_GPCLR	include/MKL25Z4.h	4122;"	d
PORTA_ISFR	include/MKL25Z4.h	4124;"	d
PORTA_PCR	include/MKL25Z4.h	4271;"	d
PORTA_PCR0	include/MKL25Z4.h	4090;"	d
PORTA_PCR1	include/MKL25Z4.h	4091;"	d
PORTA_PCR10	include/MKL25Z4.h	4100;"	d
PORTA_PCR11	include/MKL25Z4.h	4101;"	d
PORTA_PCR12	include/MKL25Z4.h	4102;"	d
PORTA_PCR13	include/MKL25Z4.h	4103;"	d
PORTA_PCR14	include/MKL25Z4.h	4104;"	d
PORTA_PCR15	include/MKL25Z4.h	4105;"	d
PORTA_PCR16	include/MKL25Z4.h	4106;"	d
PORTA_PCR17	include/MKL25Z4.h	4107;"	d
PORTA_PCR18	include/MKL25Z4.h	4108;"	d
PORTA_PCR19	include/MKL25Z4.h	4109;"	d
PORTA_PCR2	include/MKL25Z4.h	4092;"	d
PORTA_PCR20	include/MKL25Z4.h	4110;"	d
PORTA_PCR21	include/MKL25Z4.h	4111;"	d
PORTA_PCR22	include/MKL25Z4.h	4112;"	d
PORTA_PCR23	include/MKL25Z4.h	4113;"	d
PORTA_PCR24	include/MKL25Z4.h	4114;"	d
PORTA_PCR25	include/MKL25Z4.h	4115;"	d
PORTA_PCR26	include/MKL25Z4.h	4116;"	d
PORTA_PCR27	include/MKL25Z4.h	4117;"	d
PORTA_PCR28	include/MKL25Z4.h	4118;"	d
PORTA_PCR29	include/MKL25Z4.h	4119;"	d
PORTA_PCR3	include/MKL25Z4.h	4093;"	d
PORTA_PCR30	include/MKL25Z4.h	4120;"	d
PORTA_PCR31	include/MKL25Z4.h	4121;"	d
PORTA_PCR4	include/MKL25Z4.h	4094;"	d
PORTA_PCR5	include/MKL25Z4.h	4095;"	d
PORTA_PCR6	include/MKL25Z4.h	4096;"	d
PORTA_PCR7	include/MKL25Z4.h	4097;"	d
PORTA_PCR8	include/MKL25Z4.h	4098;"	d
PORTA_PCR9	include/MKL25Z4.h	4099;"	d
PORTB_BASE_PTR	include/MKL25Z4.h	4068;"	d
PORTB_GPCHR	include/MKL25Z4.h	4159;"	d
PORTB_GPCLR	include/MKL25Z4.h	4158;"	d
PORTB_ISFR	include/MKL25Z4.h	4160;"	d
PORTB_PCR	include/MKL25Z4.h	4272;"	d
PORTB_PCR0	include/MKL25Z4.h	4126;"	d
PORTB_PCR1	include/MKL25Z4.h	4127;"	d
PORTB_PCR10	include/MKL25Z4.h	4136;"	d
PORTB_PCR11	include/MKL25Z4.h	4137;"	d
PORTB_PCR12	include/MKL25Z4.h	4138;"	d
PORTB_PCR13	include/MKL25Z4.h	4139;"	d
PORTB_PCR14	include/MKL25Z4.h	4140;"	d
PORTB_PCR15	include/MKL25Z4.h	4141;"	d
PORTB_PCR16	include/MKL25Z4.h	4142;"	d
PORTB_PCR17	include/MKL25Z4.h	4143;"	d
PORTB_PCR18	include/MKL25Z4.h	4144;"	d
PORTB_PCR19	include/MKL25Z4.h	4145;"	d
PORTB_PCR2	include/MKL25Z4.h	4128;"	d
PORTB_PCR20	include/MKL25Z4.h	4146;"	d
PORTB_PCR21	include/MKL25Z4.h	4147;"	d
PORTB_PCR22	include/MKL25Z4.h	4148;"	d
PORTB_PCR23	include/MKL25Z4.h	4149;"	d
PORTB_PCR24	include/MKL25Z4.h	4150;"	d
PORTB_PCR25	include/MKL25Z4.h	4151;"	d
PORTB_PCR26	include/MKL25Z4.h	4152;"	d
PORTB_PCR27	include/MKL25Z4.h	4153;"	d
PORTB_PCR28	include/MKL25Z4.h	4154;"	d
PORTB_PCR29	include/MKL25Z4.h	4155;"	d
PORTB_PCR3	include/MKL25Z4.h	4129;"	d
PORTB_PCR30	include/MKL25Z4.h	4156;"	d
PORTB_PCR31	include/MKL25Z4.h	4157;"	d
PORTB_PCR4	include/MKL25Z4.h	4130;"	d
PORTB_PCR5	include/MKL25Z4.h	4131;"	d
PORTB_PCR6	include/MKL25Z4.h	4132;"	d
PORTB_PCR7	include/MKL25Z4.h	4133;"	d
PORTB_PCR8	include/MKL25Z4.h	4134;"	d
PORTB_PCR9	include/MKL25Z4.h	4135;"	d
PORTC_BASE_PTR	include/MKL25Z4.h	4070;"	d
PORTC_GPCHR	include/MKL25Z4.h	4195;"	d
PORTC_GPCLR	include/MKL25Z4.h	4194;"	d
PORTC_ISFR	include/MKL25Z4.h	4196;"	d
PORTC_PCR	include/MKL25Z4.h	4273;"	d
PORTC_PCR0	include/MKL25Z4.h	4162;"	d
PORTC_PCR1	include/MKL25Z4.h	4163;"	d
PORTC_PCR10	include/MKL25Z4.h	4172;"	d
PORTC_PCR11	include/MKL25Z4.h	4173;"	d
PORTC_PCR12	include/MKL25Z4.h	4174;"	d
PORTC_PCR13	include/MKL25Z4.h	4175;"	d
PORTC_PCR14	include/MKL25Z4.h	4176;"	d
PORTC_PCR15	include/MKL25Z4.h	4177;"	d
PORTC_PCR16	include/MKL25Z4.h	4178;"	d
PORTC_PCR17	include/MKL25Z4.h	4179;"	d
PORTC_PCR18	include/MKL25Z4.h	4180;"	d
PORTC_PCR19	include/MKL25Z4.h	4181;"	d
PORTC_PCR2	include/MKL25Z4.h	4164;"	d
PORTC_PCR20	include/MKL25Z4.h	4182;"	d
PORTC_PCR21	include/MKL25Z4.h	4183;"	d
PORTC_PCR22	include/MKL25Z4.h	4184;"	d
PORTC_PCR23	include/MKL25Z4.h	4185;"	d
PORTC_PCR24	include/MKL25Z4.h	4186;"	d
PORTC_PCR25	include/MKL25Z4.h	4187;"	d
PORTC_PCR26	include/MKL25Z4.h	4188;"	d
PORTC_PCR27	include/MKL25Z4.h	4189;"	d
PORTC_PCR28	include/MKL25Z4.h	4190;"	d
PORTC_PCR29	include/MKL25Z4.h	4191;"	d
PORTC_PCR3	include/MKL25Z4.h	4165;"	d
PORTC_PCR30	include/MKL25Z4.h	4192;"	d
PORTC_PCR31	include/MKL25Z4.h	4193;"	d
PORTC_PCR4	include/MKL25Z4.h	4166;"	d
PORTC_PCR5	include/MKL25Z4.h	4167;"	d
PORTC_PCR6	include/MKL25Z4.h	4168;"	d
PORTC_PCR7	include/MKL25Z4.h	4169;"	d
PORTC_PCR8	include/MKL25Z4.h	4170;"	d
PORTC_PCR9	include/MKL25Z4.h	4171;"	d
PORTD_BASE_PTR	include/MKL25Z4.h	4072;"	d
PORTD_GPCHR	include/MKL25Z4.h	4231;"	d
PORTD_GPCLR	include/MKL25Z4.h	4230;"	d
PORTD_ISFR	include/MKL25Z4.h	4232;"	d
PORTD_PCR	include/MKL25Z4.h	4274;"	d
PORTD_PCR0	include/MKL25Z4.h	4198;"	d
PORTD_PCR1	include/MKL25Z4.h	4199;"	d
PORTD_PCR10	include/MKL25Z4.h	4208;"	d
PORTD_PCR11	include/MKL25Z4.h	4209;"	d
PORTD_PCR12	include/MKL25Z4.h	4210;"	d
PORTD_PCR13	include/MKL25Z4.h	4211;"	d
PORTD_PCR14	include/MKL25Z4.h	4212;"	d
PORTD_PCR15	include/MKL25Z4.h	4213;"	d
PORTD_PCR16	include/MKL25Z4.h	4214;"	d
PORTD_PCR17	include/MKL25Z4.h	4215;"	d
PORTD_PCR18	include/MKL25Z4.h	4216;"	d
PORTD_PCR19	include/MKL25Z4.h	4217;"	d
PORTD_PCR2	include/MKL25Z4.h	4200;"	d
PORTD_PCR20	include/MKL25Z4.h	4218;"	d
PORTD_PCR21	include/MKL25Z4.h	4219;"	d
PORTD_PCR22	include/MKL25Z4.h	4220;"	d
PORTD_PCR23	include/MKL25Z4.h	4221;"	d
PORTD_PCR24	include/MKL25Z4.h	4222;"	d
PORTD_PCR25	include/MKL25Z4.h	4223;"	d
PORTD_PCR26	include/MKL25Z4.h	4224;"	d
PORTD_PCR27	include/MKL25Z4.h	4225;"	d
PORTD_PCR28	include/MKL25Z4.h	4226;"	d
PORTD_PCR29	include/MKL25Z4.h	4227;"	d
PORTD_PCR3	include/MKL25Z4.h	4201;"	d
PORTD_PCR30	include/MKL25Z4.h	4228;"	d
PORTD_PCR31	include/MKL25Z4.h	4229;"	d
PORTD_PCR4	include/MKL25Z4.h	4202;"	d
PORTD_PCR5	include/MKL25Z4.h	4203;"	d
PORTD_PCR6	include/MKL25Z4.h	4204;"	d
PORTD_PCR7	include/MKL25Z4.h	4205;"	d
PORTD_PCR8	include/MKL25Z4.h	4206;"	d
PORTD_PCR9	include/MKL25Z4.h	4207;"	d
PORTE_BASE_PTR	include/MKL25Z4.h	4074;"	d
PORTE_GPCHR	include/MKL25Z4.h	4267;"	d
PORTE_GPCLR	include/MKL25Z4.h	4266;"	d
PORTE_ISFR	include/MKL25Z4.h	4268;"	d
PORTE_PCR	include/MKL25Z4.h	4275;"	d
PORTE_PCR0	include/MKL25Z4.h	4234;"	d
PORTE_PCR1	include/MKL25Z4.h	4235;"	d
PORTE_PCR10	include/MKL25Z4.h	4244;"	d
PORTE_PCR11	include/MKL25Z4.h	4245;"	d
PORTE_PCR12	include/MKL25Z4.h	4246;"	d
PORTE_PCR13	include/MKL25Z4.h	4247;"	d
PORTE_PCR14	include/MKL25Z4.h	4248;"	d
PORTE_PCR15	include/MKL25Z4.h	4249;"	d
PORTE_PCR16	include/MKL25Z4.h	4250;"	d
PORTE_PCR17	include/MKL25Z4.h	4251;"	d
PORTE_PCR18	include/MKL25Z4.h	4252;"	d
PORTE_PCR19	include/MKL25Z4.h	4253;"	d
PORTE_PCR2	include/MKL25Z4.h	4236;"	d
PORTE_PCR20	include/MKL25Z4.h	4254;"	d
PORTE_PCR21	include/MKL25Z4.h	4255;"	d
PORTE_PCR22	include/MKL25Z4.h	4256;"	d
PORTE_PCR23	include/MKL25Z4.h	4257;"	d
PORTE_PCR24	include/MKL25Z4.h	4258;"	d
PORTE_PCR25	include/MKL25Z4.h	4259;"	d
PORTE_PCR26	include/MKL25Z4.h	4260;"	d
PORTE_PCR27	include/MKL25Z4.h	4261;"	d
PORTE_PCR28	include/MKL25Z4.h	4262;"	d
PORTE_PCR29	include/MKL25Z4.h	4263;"	d
PORTE_PCR3	include/MKL25Z4.h	4237;"	d
PORTE_PCR30	include/MKL25Z4.h	4264;"	d
PORTE_PCR31	include/MKL25Z4.h	4265;"	d
PORTE_PCR4	include/MKL25Z4.h	4238;"	d
PORTE_PCR5	include/MKL25Z4.h	4239;"	d
PORTE_PCR6	include/MKL25Z4.h	4240;"	d
PORTE_PCR7	include/MKL25Z4.h	4241;"	d
PORTE_PCR8	include/MKL25Z4.h	4242;"	d
PORTE_PCR9	include/MKL25Z4.h	4243;"	d
PORT_BASE_PTRS	include/MKL25Z4.h	4076;"	d
PORT_GPCHR_GPWD	include/MKL25Z4.h	4050;"	d
PORT_GPCHR_GPWD_MASK	include/MKL25Z4.h	4048;"	d
PORT_GPCHR_GPWD_SHIFT	include/MKL25Z4.h	4049;"	d
PORT_GPCHR_GPWE	include/MKL25Z4.h	4053;"	d
PORT_GPCHR_GPWE_MASK	include/MKL25Z4.h	4051;"	d
PORT_GPCHR_GPWE_SHIFT	include/MKL25Z4.h	4052;"	d
PORT_GPCHR_REG	include/MKL25Z4.h	4004;"	d
PORT_GPCLR_GPWD	include/MKL25Z4.h	4043;"	d
PORT_GPCLR_GPWD_MASK	include/MKL25Z4.h	4041;"	d
PORT_GPCLR_GPWD_SHIFT	include/MKL25Z4.h	4042;"	d
PORT_GPCLR_GPWE	include/MKL25Z4.h	4046;"	d
PORT_GPCLR_GPWE_MASK	include/MKL25Z4.h	4044;"	d
PORT_GPCLR_GPWE_SHIFT	include/MKL25Z4.h	4045;"	d
PORT_GPCLR_REG	include/MKL25Z4.h	4003;"	d
PORT_ISFR_ISF	include/MKL25Z4.h	4057;"	d
PORT_ISFR_ISF_MASK	include/MKL25Z4.h	4055;"	d
PORT_ISFR_ISF_SHIFT	include/MKL25Z4.h	4056;"	d
PORT_ISFR_REG	include/MKL25Z4.h	4005;"	d
PORT_MemMap	include/MKL25Z4.h	/^typedef struct PORT_MemMap {$/;"	s
PORT_MemMap::GPCHR	include/MKL25Z4.h	/^  uint32_t GPCHR;                                  \/**< Global Pin Control High Register, offset: 0x84 *\/$/;"	m	struct:PORT_MemMap	access:public
PORT_MemMap::GPCLR	include/MKL25Z4.h	/^  uint32_t GPCLR;                                  \/**< Global Pin Control Low Register, offset: 0x80 *\/$/;"	m	struct:PORT_MemMap	access:public
PORT_MemMap::ISFR	include/MKL25Z4.h	/^  uint32_t ISFR;                                   \/**< Interrupt Status Flag Register, offset: 0xA0 *\/$/;"	m	struct:PORT_MemMap	access:public
PORT_MemMap::PCR	include/MKL25Z4.h	/^  uint32_t PCR[32];                                \/**< Pin Control Register n, array offset: 0x0, array step: 0x4 *\/$/;"	m	struct:PORT_MemMap	access:public
PORT_MemMap::RESERVED_0	include/MKL25Z4.h	/^  uint8_t RESERVED_0[24];$/;"	m	struct:PORT_MemMap	access:public
PORT_MemMapPtr	include/MKL25Z4.h	/^} volatile *PORT_MemMapPtr;$/;"	t
PORT_PCR_DSE_MASK	include/MKL25Z4.h	4030;"	d
PORT_PCR_DSE_SHIFT	include/MKL25Z4.h	4031;"	d
PORT_PCR_IRQC	include/MKL25Z4.h	4037;"	d
PORT_PCR_IRQC_MASK	include/MKL25Z4.h	4035;"	d
PORT_PCR_IRQC_SHIFT	include/MKL25Z4.h	4036;"	d
PORT_PCR_ISF_MASK	include/MKL25Z4.h	4038;"	d
PORT_PCR_ISF_SHIFT	include/MKL25Z4.h	4039;"	d
PORT_PCR_MUX	include/MKL25Z4.h	4034;"	d
PORT_PCR_MUX_MASK	include/MKL25Z4.h	4032;"	d
PORT_PCR_MUX_SHIFT	include/MKL25Z4.h	4033;"	d
PORT_PCR_PE_MASK	include/MKL25Z4.h	4024;"	d
PORT_PCR_PE_SHIFT	include/MKL25Z4.h	4025;"	d
PORT_PCR_PFE_MASK	include/MKL25Z4.h	4028;"	d
PORT_PCR_PFE_SHIFT	include/MKL25Z4.h	4029;"	d
PORT_PCR_PS_MASK	include/MKL25Z4.h	4022;"	d
PORT_PCR_PS_SHIFT	include/MKL25Z4.h	4023;"	d
PORT_PCR_REG	include/MKL25Z4.h	4002;"	d
PORT_PCR_SRE_MASK	include/MKL25Z4.h	4026;"	d
PORT_PCR_SRE_SHIFT	include/MKL25Z4.h	4027;"	d
POSITION	include/MKL25Z4.h	/^  uint32_t POSITION;                               \/**< MTB Position Register, offset: 0x0 *\/$/;"	m	struct:MTB_MemMap	access:public
PSOR	include/MKL25Z4.h	/^  uint32_t PSOR;                                   \/**< Port Set Output Register, offset: 0x4 *\/$/;"	m	struct:FGPIO_MemMap	access:public
PSOR	include/MKL25Z4.h	/^  uint32_t PSOR;                                   \/**< Port Set Output Register, offset: 0x4 *\/$/;"	m	struct:GPIO_MemMap	access:public
PSR	include/MKL25Z4.h	/^  uint32_t PSR;                                    \/**< Low Power Timer Prescale Register, offset: 0x4 *\/$/;"	m	struct:LPTMR_MemMap	access:public
PTA_BASE_PTR	include/MKL25Z4.h	1825;"	d
PTB_BASE_PTR	include/MKL25Z4.h	1827;"	d
PTC_BASE_PTR	include/MKL25Z4.h	1829;"	d
PTD_BASE_PTR	include/MKL25Z4.h	1831;"	d
PTE_BASE_PTR	include/MKL25Z4.h	1833;"	d
PTOR	include/MKL25Z4.h	/^  uint32_t PTOR;                                   \/**< Port Toggle Output Register, offset: 0xC *\/$/;"	m	struct:FGPIO_MemMap	access:public
PTOR	include/MKL25Z4.h	/^  uint32_t PTOR;                                   \/**< Port Toggle Output Register, offset: 0xC *\/$/;"	m	struct:GPIO_MemMap	access:public
R	include/MKL25Z4.h	/^  uint32_t R[2];                                   \/**< ADC Data Result Register, array offset: 0x10, array step: 0x4 *\/$/;"	m	struct:ADC_MemMap	access:public
RA	include/MKL25Z4.h	/^  uint8_t RA;                                      \/**< I2C Range Address register, offset: 0x7 *\/$/;"	m	struct:I2C_MemMap	access:public
RCM_BASE_PTR	include/MKL25Z4.h	4377;"	d
RCM_BASE_PTRS	include/MKL25Z4.h	4379;"	d
RCM_MemMap	include/MKL25Z4.h	/^typedef struct RCM_MemMap {$/;"	s
RCM_MemMap::RESERVED_0	include/MKL25Z4.h	/^  uint8_t RESERVED_0[2];$/;"	m	struct:RCM_MemMap	access:public
RCM_MemMap::RPFC	include/MKL25Z4.h	/^  uint8_t RPFC;                                    \/**< Reset Pin Filter Control register, offset: 0x4 *\/$/;"	m	struct:RCM_MemMap	access:public
RCM_MemMap::RPFW	include/MKL25Z4.h	/^  uint8_t RPFW;                                    \/**< Reset Pin Filter Width register, offset: 0x5 *\/$/;"	m	struct:RCM_MemMap	access:public
RCM_MemMap::SRS0	include/MKL25Z4.h	/^  uint8_t SRS0;                                    \/**< System Reset Status Register 0, offset: 0x0 *\/$/;"	m	struct:RCM_MemMap	access:public
RCM_MemMap::SRS1	include/MKL25Z4.h	/^  uint8_t SRS1;                                    \/**< System Reset Status Register 1, offset: 0x1 *\/$/;"	m	struct:RCM_MemMap	access:public
RCM_MemMapPtr	include/MKL25Z4.h	/^} volatile *RCM_MemMapPtr;$/;"	t
RCM_RPFC	include/MKL25Z4.h	4395;"	d
RCM_RPFC_REG	include/MKL25Z4.h	4318;"	d
RCM_RPFC_RSTFLTSRW	include/MKL25Z4.h	4362;"	d
RCM_RPFC_RSTFLTSRW_MASK	include/MKL25Z4.h	4360;"	d
RCM_RPFC_RSTFLTSRW_SHIFT	include/MKL25Z4.h	4361;"	d
RCM_RPFC_RSTFLTSS_MASK	include/MKL25Z4.h	4363;"	d
RCM_RPFC_RSTFLTSS_SHIFT	include/MKL25Z4.h	4364;"	d
RCM_RPFW	include/MKL25Z4.h	4396;"	d
RCM_RPFW_REG	include/MKL25Z4.h	4319;"	d
RCM_RPFW_RSTFLTSEL	include/MKL25Z4.h	4368;"	d
RCM_RPFW_RSTFLTSEL_MASK	include/MKL25Z4.h	4366;"	d
RCM_RPFW_RSTFLTSEL_SHIFT	include/MKL25Z4.h	4367;"	d
RCM_SRS0	include/MKL25Z4.h	4393;"	d
RCM_SRS0_LOC_MASK	include/MKL25Z4.h	4340;"	d
RCM_SRS0_LOC_SHIFT	include/MKL25Z4.h	4341;"	d
RCM_SRS0_LOL_MASK	include/MKL25Z4.h	4342;"	d
RCM_SRS0_LOL_SHIFT	include/MKL25Z4.h	4343;"	d
RCM_SRS0_LVD_MASK	include/MKL25Z4.h	4338;"	d
RCM_SRS0_LVD_SHIFT	include/MKL25Z4.h	4339;"	d
RCM_SRS0_PIN_MASK	include/MKL25Z4.h	4346;"	d
RCM_SRS0_PIN_SHIFT	include/MKL25Z4.h	4347;"	d
RCM_SRS0_POR_MASK	include/MKL25Z4.h	4348;"	d
RCM_SRS0_POR_SHIFT	include/MKL25Z4.h	4349;"	d
RCM_SRS0_REG	include/MKL25Z4.h	4316;"	d
RCM_SRS0_WAKEUP_MASK	include/MKL25Z4.h	4336;"	d
RCM_SRS0_WAKEUP_SHIFT	include/MKL25Z4.h	4337;"	d
RCM_SRS0_WDOG_MASK	include/MKL25Z4.h	4344;"	d
RCM_SRS0_WDOG_SHIFT	include/MKL25Z4.h	4345;"	d
RCM_SRS1	include/MKL25Z4.h	4394;"	d
RCM_SRS1_LOCKUP_MASK	include/MKL25Z4.h	4351;"	d
RCM_SRS1_LOCKUP_SHIFT	include/MKL25Z4.h	4352;"	d
RCM_SRS1_MDM_AP_MASK	include/MKL25Z4.h	4355;"	d
RCM_SRS1_MDM_AP_SHIFT	include/MKL25Z4.h	4356;"	d
RCM_SRS1_REG	include/MKL25Z4.h	4317;"	d
RCM_SRS1_SACKERR_MASK	include/MKL25Z4.h	4357;"	d
RCM_SRS1_SACKERR_SHIFT	include/MKL25Z4.h	4358;"	d
RCM_SRS1_SW_MASK	include/MKL25Z4.h	4353;"	d
RCM_SRS1_SW_SHIFT	include/MKL25Z4.h	4354;"	d
RED	src/main.c	71;"	d	file:
RED_LED	src/main.c	3;"	d	file:
REGSC	include/MKL25Z4.h	/^  uint8_t REGSC;                                   \/**< Regulator Status And Control register, offset: 0x2 *\/$/;"	m	struct:PMC_MemMap	access:public
REQC_ARR	include/MKL25Z4.h	/^    uint8_t REQC_ARR[4];                             \/**< DMA_REQC0 register...DMA_REQC3 register., array offset: 0x0, array step: 0x1 *\/$/;"	m	union:DMA_MemMap::__anon4	access:public
RESERVED_0	include/MKL25Z4.h	/^        uint8_t RESERVED_0[3];$/;"	m	struct:DMA_MemMap::__anon5::__anon6::__anon7	access:public
RESERVED_0	include/MKL25Z4.h	/^    uint8_t RESERVED_0[3];$/;"	m	struct:USB_MemMap::__anon12	access:public
RESERVED_0	include/MKL25Z4.h	/^    uint8_t RESERVED_0[4];$/;"	m	struct:DWT_MemMap::__anon8	access:public
RESERVED_0	include/MKL25Z4.h	/^    uint8_t RESERVED_0[4];$/;"	m	struct:MTBDWT_MemMap::__anon9	access:public
RESERVED_0	include/MKL25Z4.h	/^  uint8_t RESERVED_0[124];$/;"	m	struct:NVIC_MemMap	access:public
RESERVED_0	include/MKL25Z4.h	/^  uint8_t RESERVED_0[1];$/;"	m	struct:MCG_MemMap	access:public
RESERVED_0	include/MKL25Z4.h	/^  uint8_t RESERVED_0[1];$/;"	m	struct:SPI_MemMap	access:public
RESERVED_0	include/MKL25Z4.h	/^  uint8_t RESERVED_0[20];$/;"	m	struct:TPM_MemMap	access:public
RESERVED_0	include/MKL25Z4.h	/^  uint8_t RESERVED_0[220];$/;"	m	struct:PIT_MemMap	access:public
RESERVED_0	include/MKL25Z4.h	/^  uint8_t RESERVED_0[24];$/;"	m	struct:DWT_MemMap	access:public
RESERVED_0	include/MKL25Z4.h	/^  uint8_t RESERVED_0[24];$/;"	m	struct:PORT_MemMap	access:public
RESERVED_0	include/MKL25Z4.h	/^  uint8_t RESERVED_0[252];$/;"	m	struct:DMA_MemMap	access:public
RESERVED_0	include/MKL25Z4.h	/^  uint8_t RESERVED_0[28];$/;"	m	struct:DAC_MemMap	access:public
RESERVED_0	include/MKL25Z4.h	/^  uint8_t RESERVED_0[28];$/;"	m	struct:MTBDWT_MemMap	access:public
RESERVED_0	include/MKL25Z4.h	/^  uint8_t RESERVED_0[2];$/;"	m	struct:RCM_MemMap	access:public
RESERVED_0	include/MKL25Z4.h	/^  uint8_t RESERVED_0[3824];$/;"	m	struct:MTB_MemMap	access:public
RESERVED_0	include/MKL25Z4.h	/^  uint8_t RESERVED_0[3];$/;"	m	struct:USB_MemMap	access:public
RESERVED_0	include/MKL25Z4.h	/^  uint8_t RESERVED_0[4028];$/;"	m	struct:ROM_MemMap	access:public
RESERVED_0	include/MKL25Z4.h	/^  uint8_t RESERVED_0[4092];$/;"	m	struct:SIM_MemMap	access:public
RESERVED_0	include/MKL25Z4.h	/^  uint8_t RESERVED_0[4];$/;"	m	struct:ADC_MemMap	access:public
RESERVED_0	include/MKL25Z4.h	/^  uint8_t RESERVED_0[4];$/;"	m	struct:BP_MemMap	access:public
RESERVED_0	include/MKL25Z4.h	/^  uint8_t RESERVED_0[8];$/;"	m	struct:MCM_MemMap	access:public
RESERVED_0	include/MKL25Z4.h	/^  uint8_t RESERVED_0[8];$/;"	m	struct:SCB_MemMap	access:public
RESERVED_1	include/MKL25Z4.h	/^  uint8_t RESERVED_1[124];$/;"	m	struct:NVIC_MemMap	access:public
RESERVED_1	include/MKL25Z4.h	/^  uint8_t RESERVED_1[156];$/;"	m	struct:MTB_MemMap	access:public
RESERVED_1	include/MKL25Z4.h	/^  uint8_t RESERVED_1[1];$/;"	m	struct:MCG_MemMap	access:public
RESERVED_1	include/MKL25Z4.h	/^  uint8_t RESERVED_1[1];$/;"	m	struct:SPI_MemMap	access:public
RESERVED_1	include/MKL25Z4.h	/^  uint8_t RESERVED_1[24];$/;"	m	struct:PIT_MemMap	access:public
RESERVED_1	include/MKL25Z4.h	/^  uint8_t RESERVED_1[3316];$/;"	m	struct:SCB_MemMap	access:public
RESERVED_1	include/MKL25Z4.h	/^  uint8_t RESERVED_1[3];$/;"	m	struct:USB_MemMap	access:public
RESERVED_1	include/MKL25Z4.h	/^  uint8_t RESERVED_1[4032];$/;"	m	struct:BP_MemMap	access:public
RESERVED_1	include/MKL25Z4.h	/^  uint8_t RESERVED_1[448];$/;"	m	struct:MTBDWT_MemMap	access:public
RESERVED_1	include/MKL25Z4.h	/^  uint8_t RESERVED_1[48];$/;"	m	struct:MCM_MemMap	access:public
RESERVED_1	include/MKL25Z4.h	/^  uint8_t RESERVED_1[48];$/;"	m	struct:TPM_MemMap	access:public
RESERVED_1	include/MKL25Z4.h	/^  uint8_t RESERVED_1[4];$/;"	m	struct:SIM_MemMap	access:public
RESERVED_10	include/MKL25Z4.h	/^  uint8_t RESERVED_10[3];$/;"	m	struct:USB_MemMap	access:public
RESERVED_11	include/MKL25Z4.h	/^  uint8_t RESERVED_11[3];$/;"	m	struct:USB_MemMap	access:public
RESERVED_12	include/MKL25Z4.h	/^  uint8_t RESERVED_12[3];$/;"	m	struct:USB_MemMap	access:public
RESERVED_13	include/MKL25Z4.h	/^  uint8_t RESERVED_13[3];$/;"	m	struct:USB_MemMap	access:public
RESERVED_14	include/MKL25Z4.h	/^  uint8_t RESERVED_14[3];$/;"	m	struct:USB_MemMap	access:public
RESERVED_15	include/MKL25Z4.h	/^  uint8_t RESERVED_15[3];$/;"	m	struct:USB_MemMap	access:public
RESERVED_16	include/MKL25Z4.h	/^  uint8_t RESERVED_16[3];$/;"	m	struct:USB_MemMap	access:public
RESERVED_17	include/MKL25Z4.h	/^  uint8_t RESERVED_17[3];$/;"	m	struct:USB_MemMap	access:public
RESERVED_18	include/MKL25Z4.h	/^  uint8_t RESERVED_18[3];$/;"	m	struct:USB_MemMap	access:public
RESERVED_19	include/MKL25Z4.h	/^  uint8_t RESERVED_19[3];$/;"	m	struct:USB_MemMap	access:public
RESERVED_2	include/MKL25Z4.h	/^  uint8_t RESERVED_2[124];$/;"	m	struct:NVIC_MemMap	access:public
RESERVED_2	include/MKL25Z4.h	/^  uint8_t RESERVED_2[3524];$/;"	m	struct:MTBDWT_MemMap	access:public
RESERVED_2	include/MKL25Z4.h	/^  uint8_t RESERVED_2[3];$/;"	m	struct:USB_MemMap	access:public
RESERVED_2	include/MKL25Z4.h	/^  uint8_t RESERVED_2[4];$/;"	m	struct:SCB_MemMap	access:public
RESERVED_2	include/MKL25Z4.h	/^  uint8_t RESERVED_2[4];$/;"	m	struct:SIM_MemMap	access:public
RESERVED_2	include/MKL25Z4.h	/^  uint8_t RESERVED_2[8];$/;"	m	struct:MTB_MemMap	access:public
RESERVED_20	include/MKL25Z4.h	/^  uint8_t RESERVED_20[3];$/;"	m	struct:USB_MemMap	access:public
RESERVED_21	include/MKL25Z4.h	/^  uint8_t RESERVED_21[11];$/;"	m	struct:USB_MemMap	access:public
RESERVED_22	include/MKL25Z4.h	/^  uint8_t RESERVED_22[3];$/;"	m	struct:USB_MemMap	access:public
RESERVED_23	include/MKL25Z4.h	/^  uint8_t RESERVED_23[3];$/;"	m	struct:USB_MemMap	access:public
RESERVED_24	include/MKL25Z4.h	/^  uint8_t RESERVED_24[3];$/;"	m	struct:USB_MemMap	access:public
RESERVED_3	include/MKL25Z4.h	/^  uint8_t RESERVED_3[380];$/;"	m	struct:NVIC_MemMap	access:public
RESERVED_3	include/MKL25Z4.h	/^  uint8_t RESERVED_3[3];$/;"	m	struct:USB_MemMap	access:public
RESERVED_3	include/MKL25Z4.h	/^  uint8_t RESERVED_3[8];$/;"	m	struct:MTB_MemMap	access:public
RESERVED_3	include/MKL25Z4.h	/^  uint8_t RESERVED_3[8];$/;"	m	struct:SCB_MemMap	access:public
RESERVED_3	include/MKL25Z4.h	/^  uint8_t RESERVED_3[8];$/;"	m	struct:SIM_MemMap	access:public
RESERVED_4	include/MKL25Z4.h	/^  uint8_t RESERVED_4[12];$/;"	m	struct:SIM_MemMap	access:public
RESERVED_4	include/MKL25Z4.h	/^  uint8_t RESERVED_4[3];$/;"	m	struct:USB_MemMap	access:public
RESERVED_5	include/MKL25Z4.h	/^  uint8_t RESERVED_5[3];$/;"	m	struct:USB_MemMap	access:public
RESERVED_5	include/MKL25Z4.h	/^  uint8_t RESERVED_5[4];$/;"	m	struct:SIM_MemMap	access:public
RESERVED_6	include/MKL25Z4.h	/^  uint8_t RESERVED_6[3];$/;"	m	struct:USB_MemMap	access:public
RESERVED_6	include/MKL25Z4.h	/^  uint8_t RESERVED_6[4];$/;"	m	struct:SIM_MemMap	access:public
RESERVED_7	include/MKL25Z4.h	/^  uint8_t RESERVED_7[156];$/;"	m	struct:SIM_MemMap	access:public
RESERVED_7	include/MKL25Z4.h	/^  uint8_t RESERVED_7[99];$/;"	m	struct:USB_MemMap	access:public
RESERVED_8	include/MKL25Z4.h	/^  uint8_t RESERVED_8[3];$/;"	m	struct:USB_MemMap	access:public
RESERVED_9	include/MKL25Z4.h	/^  uint8_t RESERVED_9[3];$/;"	m	struct:USB_MemMap	access:public
REV	include/MKL25Z4.h	/^  uint8_t REV;                                     \/**< Peripheral Revision register, offset: 0x8 *\/$/;"	m	struct:USB_MemMap	access:public
ROM_BASE_PTR	include/MKL25Z4.h	4528;"	d
ROM_BASE_PTRS	include/MKL25Z4.h	4530;"	d
ROM_COMPID	include/MKL25Z4.h	4564;"	d
ROM_COMPID0	include/MKL25Z4.h	4557;"	d
ROM_COMPID1	include/MKL25Z4.h	4558;"	d
ROM_COMPID2	include/MKL25Z4.h	4559;"	d
ROM_COMPID3	include/MKL25Z4.h	4560;"	d
ROM_COMPID_COMPID	include/MKL25Z4.h	4519;"	d
ROM_COMPID_COMPID_MASK	include/MKL25Z4.h	4517;"	d
ROM_COMPID_COMPID_SHIFT	include/MKL25Z4.h	4518;"	d
ROM_COMPID_REG	include/MKL25Z4.h	4456;"	d
ROM_ENTRY	include/MKL25Z4.h	4563;"	d
ROM_ENTRY0	include/MKL25Z4.h	4544;"	d
ROM_ENTRY1	include/MKL25Z4.h	4545;"	d
ROM_ENTRY2	include/MKL25Z4.h	4546;"	d
ROM_ENTRY_ENTRY	include/MKL25Z4.h	4475;"	d
ROM_ENTRY_ENTRY_MASK	include/MKL25Z4.h	4473;"	d
ROM_ENTRY_ENTRY_SHIFT	include/MKL25Z4.h	4474;"	d
ROM_ENTRY_REG	include/MKL25Z4.h	4445;"	d
ROM_MemMap	include/MKL25Z4.h	/^typedef struct ROM_MemMap {$/;"	s
ROM_MemMap::COMPID	include/MKL25Z4.h	/^  uint32_t COMPID[4];                              \/**< Component ID Register, array offset: 0xFF0, array step: 0x4 *\/$/;"	m	struct:ROM_MemMap	access:public
ROM_MemMap::ENTRY	include/MKL25Z4.h	/^  uint32_t ENTRY[3];                               \/**< Entry, array offset: 0x0, array step: 0x4 *\/$/;"	m	struct:ROM_MemMap	access:public
ROM_MemMap::PERIPHID0	include/MKL25Z4.h	/^  uint32_t PERIPHID0;                              \/**< Peripheral ID Register, offset: 0xFE0 *\/$/;"	m	struct:ROM_MemMap	access:public
ROM_MemMap::PERIPHID1	include/MKL25Z4.h	/^  uint32_t PERIPHID1;                              \/**< Peripheral ID Register, offset: 0xFE4 *\/$/;"	m	struct:ROM_MemMap	access:public
ROM_MemMap::PERIPHID2	include/MKL25Z4.h	/^  uint32_t PERIPHID2;                              \/**< Peripheral ID Register, offset: 0xFE8 *\/$/;"	m	struct:ROM_MemMap	access:public
ROM_MemMap::PERIPHID3	include/MKL25Z4.h	/^  uint32_t PERIPHID3;                              \/**< Peripheral ID Register, offset: 0xFEC *\/$/;"	m	struct:ROM_MemMap	access:public
ROM_MemMap::PERIPHID4	include/MKL25Z4.h	/^  uint32_t PERIPHID4;                              \/**< Peripheral ID Register, offset: 0xFD0 *\/$/;"	m	struct:ROM_MemMap	access:public
ROM_MemMap::PERIPHID5	include/MKL25Z4.h	/^  uint32_t PERIPHID5;                              \/**< Peripheral ID Register, offset: 0xFD4 *\/$/;"	m	struct:ROM_MemMap	access:public
ROM_MemMap::PERIPHID6	include/MKL25Z4.h	/^  uint32_t PERIPHID6;                              \/**< Peripheral ID Register, offset: 0xFD8 *\/$/;"	m	struct:ROM_MemMap	access:public
ROM_MemMap::PERIPHID7	include/MKL25Z4.h	/^  uint32_t PERIPHID7;                              \/**< Peripheral ID Register, offset: 0xFDC *\/$/;"	m	struct:ROM_MemMap	access:public
ROM_MemMap::RESERVED_0	include/MKL25Z4.h	/^  uint8_t RESERVED_0[4028];$/;"	m	struct:ROM_MemMap	access:public
ROM_MemMap::SYSACCESS	include/MKL25Z4.h	/^  uint32_t SYSACCESS;                              \/**< System Access Register, offset: 0xFCC *\/$/;"	m	struct:ROM_MemMap	access:public
ROM_MemMap::TABLEMARK	include/MKL25Z4.h	/^  uint32_t TABLEMARK;                              \/**< End of Table Marker Register, offset: 0xC *\/$/;"	m	struct:ROM_MemMap	access:public
ROM_MemMapPtr	include/MKL25Z4.h	/^} volatile *ROM_MemMapPtr;$/;"	t
ROM_PERIPHID0	include/MKL25Z4.h	4553;"	d
ROM_PERIPHID0_PERIPHID	include/MKL25Z4.h	4503;"	d
ROM_PERIPHID0_PERIPHID_MASK	include/MKL25Z4.h	4501;"	d
ROM_PERIPHID0_PERIPHID_SHIFT	include/MKL25Z4.h	4502;"	d
ROM_PERIPHID0_REG	include/MKL25Z4.h	4452;"	d
ROM_PERIPHID1	include/MKL25Z4.h	4554;"	d
ROM_PERIPHID1_PERIPHID	include/MKL25Z4.h	4507;"	d
ROM_PERIPHID1_PERIPHID_MASK	include/MKL25Z4.h	4505;"	d
ROM_PERIPHID1_PERIPHID_SHIFT	include/MKL25Z4.h	4506;"	d
ROM_PERIPHID1_REG	include/MKL25Z4.h	4453;"	d
ROM_PERIPHID2	include/MKL25Z4.h	4555;"	d
ROM_PERIPHID2_PERIPHID	include/MKL25Z4.h	4511;"	d
ROM_PERIPHID2_PERIPHID_MASK	include/MKL25Z4.h	4509;"	d
ROM_PERIPHID2_PERIPHID_SHIFT	include/MKL25Z4.h	4510;"	d
ROM_PERIPHID2_REG	include/MKL25Z4.h	4454;"	d
ROM_PERIPHID3	include/MKL25Z4.h	4556;"	d
ROM_PERIPHID3_PERIPHID	include/MKL25Z4.h	4515;"	d
ROM_PERIPHID3_PERIPHID_MASK	include/MKL25Z4.h	4513;"	d
ROM_PERIPHID3_PERIPHID_SHIFT	include/MKL25Z4.h	4514;"	d
ROM_PERIPHID3_REG	include/MKL25Z4.h	4455;"	d
ROM_PERIPHID4	include/MKL25Z4.h	4549;"	d
ROM_PERIPHID4_PERIPHID	include/MKL25Z4.h	4487;"	d
ROM_PERIPHID4_PERIPHID_MASK	include/MKL25Z4.h	4485;"	d
ROM_PERIPHID4_PERIPHID_SHIFT	include/MKL25Z4.h	4486;"	d
ROM_PERIPHID4_REG	include/MKL25Z4.h	4448;"	d
ROM_PERIPHID5	include/MKL25Z4.h	4550;"	d
ROM_PERIPHID5_PERIPHID	include/MKL25Z4.h	4491;"	d
ROM_PERIPHID5_PERIPHID_MASK	include/MKL25Z4.h	4489;"	d
ROM_PERIPHID5_PERIPHID_SHIFT	include/MKL25Z4.h	4490;"	d
ROM_PERIPHID5_REG	include/MKL25Z4.h	4449;"	d
ROM_PERIPHID6	include/MKL25Z4.h	4551;"	d
ROM_PERIPHID6_PERIPHID	include/MKL25Z4.h	4495;"	d
ROM_PERIPHID6_PERIPHID_MASK	include/MKL25Z4.h	4493;"	d
ROM_PERIPHID6_PERIPHID_SHIFT	include/MKL25Z4.h	4494;"	d
ROM_PERIPHID6_REG	include/MKL25Z4.h	4450;"	d
ROM_PERIPHID7	include/MKL25Z4.h	4552;"	d
ROM_PERIPHID7_PERIPHID	include/MKL25Z4.h	4499;"	d
ROM_PERIPHID7_PERIPHID_MASK	include/MKL25Z4.h	4497;"	d
ROM_PERIPHID7_PERIPHID_SHIFT	include/MKL25Z4.h	4498;"	d
ROM_PERIPHID7_REG	include/MKL25Z4.h	4451;"	d
ROM_SYSACCESS	include/MKL25Z4.h	4548;"	d
ROM_SYSACCESS_REG	include/MKL25Z4.h	4447;"	d
ROM_SYSACCESS_SYSACCESS	include/MKL25Z4.h	4483;"	d
ROM_SYSACCESS_SYSACCESS_MASK	include/MKL25Z4.h	4481;"	d
ROM_SYSACCESS_SYSACCESS_SHIFT	include/MKL25Z4.h	4482;"	d
ROM_TABLEMARK	include/MKL25Z4.h	4547;"	d
ROM_TABLEMARK_MARK	include/MKL25Z4.h	4479;"	d
ROM_TABLEMARK_MARK_MASK	include/MKL25Z4.h	4477;"	d
ROM_TABLEMARK_MARK_SHIFT	include/MKL25Z4.h	4478;"	d
ROM_TABLEMARK_REG	include/MKL25Z4.h	4446;"	d
RPFC	include/MKL25Z4.h	/^  uint8_t RPFC;                                    \/**< Reset Pin Filter Control register, offset: 0x4 *\/$/;"	m	struct:RCM_MemMap	access:public
RPFW	include/MKL25Z4.h	/^  uint8_t RPFW;                                    \/**< Reset Pin Filter Width register, offset: 0x5 *\/$/;"	m	struct:RCM_MemMap	access:public
RTC_BASE_PTR	include/MKL25Z4.h	4714;"	d
RTC_BASE_PTRS	include/MKL25Z4.h	4716;"	d
RTC_CR	include/MKL25Z4.h	4734;"	d
RTC_CR_CLKO_MASK	include/MKL25Z4.h	4667;"	d
RTC_CR_CLKO_SHIFT	include/MKL25Z4.h	4668;"	d
RTC_CR_OSCE_MASK	include/MKL25Z4.h	4665;"	d
RTC_CR_OSCE_SHIFT	include/MKL25Z4.h	4666;"	d
RTC_CR_REG	include/MKL25Z4.h	4612;"	d
RTC_CR_SC16P_MASK	include/MKL25Z4.h	4669;"	d
RTC_CR_SC16P_SHIFT	include/MKL25Z4.h	4670;"	d
RTC_CR_SC2P_MASK	include/MKL25Z4.h	4675;"	d
RTC_CR_SC2P_SHIFT	include/MKL25Z4.h	4676;"	d
RTC_CR_SC4P_MASK	include/MKL25Z4.h	4673;"	d
RTC_CR_SC4P_SHIFT	include/MKL25Z4.h	4674;"	d
RTC_CR_SC8P_MASK	include/MKL25Z4.h	4671;"	d
RTC_CR_SC8P_SHIFT	include/MKL25Z4.h	4672;"	d
RTC_CR_SUP_MASK	include/MKL25Z4.h	4661;"	d
RTC_CR_SUP_SHIFT	include/MKL25Z4.h	4662;"	d
RTC_CR_SWR_MASK	include/MKL25Z4.h	4657;"	d
RTC_CR_SWR_SHIFT	include/MKL25Z4.h	4658;"	d
RTC_CR_UM_MASK	include/MKL25Z4.h	4663;"	d
RTC_CR_UM_SHIFT	include/MKL25Z4.h	4664;"	d
RTC_CR_WPE_MASK	include/MKL25Z4.h	4659;"	d
RTC_CR_WPE_SHIFT	include/MKL25Z4.h	4660;"	d
RTC_IER	include/MKL25Z4.h	4737;"	d
RTC_IER_REG	include/MKL25Z4.h	4615;"	d
RTC_IER_TAIE_MASK	include/MKL25Z4.h	4700;"	d
RTC_IER_TAIE_SHIFT	include/MKL25Z4.h	4701;"	d
RTC_IER_TIIE_MASK	include/MKL25Z4.h	4696;"	d
RTC_IER_TIIE_SHIFT	include/MKL25Z4.h	4697;"	d
RTC_IER_TOIE_MASK	include/MKL25Z4.h	4698;"	d
RTC_IER_TOIE_SHIFT	include/MKL25Z4.h	4699;"	d
RTC_IER_TSIE_MASK	include/MKL25Z4.h	4702;"	d
RTC_IER_TSIE_SHIFT	include/MKL25Z4.h	4703;"	d
RTC_IER_WPON_MASK	include/MKL25Z4.h	4704;"	d
RTC_IER_WPON_SHIFT	include/MKL25Z4.h	4705;"	d
RTC_LR	include/MKL25Z4.h	4736;"	d
RTC_LR_CRL_MASK	include/MKL25Z4.h	4689;"	d
RTC_LR_CRL_SHIFT	include/MKL25Z4.h	4690;"	d
RTC_LR_LRL_MASK	include/MKL25Z4.h	4693;"	d
RTC_LR_LRL_SHIFT	include/MKL25Z4.h	4694;"	d
RTC_LR_REG	include/MKL25Z4.h	4614;"	d
RTC_LR_SRL_MASK	include/MKL25Z4.h	4691;"	d
RTC_LR_SRL_SHIFT	include/MKL25Z4.h	4692;"	d
RTC_LR_TCL_MASK	include/MKL25Z4.h	4687;"	d
RTC_LR_TCL_SHIFT	include/MKL25Z4.h	4688;"	d
RTC_MemMap	include/MKL25Z4.h	/^typedef struct RTC_MemMap {$/;"	s
RTC_MemMap::CR	include/MKL25Z4.h	/^  uint32_t CR;                                     \/**< RTC Control Register, offset: 0x10 *\/$/;"	m	struct:RTC_MemMap	access:public
RTC_MemMap::IER	include/MKL25Z4.h	/^  uint32_t IER;                                    \/**< RTC Interrupt Enable Register, offset: 0x1C *\/$/;"	m	struct:RTC_MemMap	access:public
RTC_MemMap::LR	include/MKL25Z4.h	/^  uint32_t LR;                                     \/**< RTC Lock Register, offset: 0x18 *\/$/;"	m	struct:RTC_MemMap	access:public
RTC_MemMap::SR	include/MKL25Z4.h	/^  uint32_t SR;                                     \/**< RTC Status Register, offset: 0x14 *\/$/;"	m	struct:RTC_MemMap	access:public
RTC_MemMap::TAR	include/MKL25Z4.h	/^  uint32_t TAR;                                    \/**< RTC Time Alarm Register, offset: 0x8 *\/$/;"	m	struct:RTC_MemMap	access:public
RTC_MemMap::TCR	include/MKL25Z4.h	/^  uint32_t TCR;                                    \/**< RTC Time Compensation Register, offset: 0xC *\/$/;"	m	struct:RTC_MemMap	access:public
RTC_MemMap::TPR	include/MKL25Z4.h	/^  uint32_t TPR;                                    \/**< RTC Time Prescaler Register, offset: 0x4 *\/$/;"	m	struct:RTC_MemMap	access:public
RTC_MemMap::TSR	include/MKL25Z4.h	/^  uint32_t TSR;                                    \/**< RTC Time Seconds Register, offset: 0x0 *\/$/;"	m	struct:RTC_MemMap	access:public
RTC_MemMapPtr	include/MKL25Z4.h	/^} volatile *RTC_MemMapPtr;$/;"	t
RTC_SR	include/MKL25Z4.h	4735;"	d
RTC_SR_REG	include/MKL25Z4.h	4613;"	d
RTC_SR_TAF_MASK	include/MKL25Z4.h	4682;"	d
RTC_SR_TAF_SHIFT	include/MKL25Z4.h	4683;"	d
RTC_SR_TCE_MASK	include/MKL25Z4.h	4684;"	d
RTC_SR_TCE_SHIFT	include/MKL25Z4.h	4685;"	d
RTC_SR_TIF_MASK	include/MKL25Z4.h	4678;"	d
RTC_SR_TIF_SHIFT	include/MKL25Z4.h	4679;"	d
RTC_SR_TOF_MASK	include/MKL25Z4.h	4680;"	d
RTC_SR_TOF_SHIFT	include/MKL25Z4.h	4681;"	d
RTC_TAR	include/MKL25Z4.h	4732;"	d
RTC_TAR_REG	include/MKL25Z4.h	4610;"	d
RTC_TAR_TAR	include/MKL25Z4.h	4642;"	d
RTC_TAR_TAR_MASK	include/MKL25Z4.h	4640;"	d
RTC_TAR_TAR_SHIFT	include/MKL25Z4.h	4641;"	d
RTC_TCR	include/MKL25Z4.h	4733;"	d
RTC_TCR_CIC	include/MKL25Z4.h	4655;"	d
RTC_TCR_CIC_MASK	include/MKL25Z4.h	4653;"	d
RTC_TCR_CIC_SHIFT	include/MKL25Z4.h	4654;"	d
RTC_TCR_CIR	include/MKL25Z4.h	4649;"	d
RTC_TCR_CIR_MASK	include/MKL25Z4.h	4647;"	d
RTC_TCR_CIR_SHIFT	include/MKL25Z4.h	4648;"	d
RTC_TCR_REG	include/MKL25Z4.h	4611;"	d
RTC_TCR_TCR	include/MKL25Z4.h	4646;"	d
RTC_TCR_TCR_MASK	include/MKL25Z4.h	4644;"	d
RTC_TCR_TCR_SHIFT	include/MKL25Z4.h	4645;"	d
RTC_TCR_TCV	include/MKL25Z4.h	4652;"	d
RTC_TCR_TCV_MASK	include/MKL25Z4.h	4650;"	d
RTC_TCR_TCV_SHIFT	include/MKL25Z4.h	4651;"	d
RTC_TPR	include/MKL25Z4.h	4731;"	d
RTC_TPR_REG	include/MKL25Z4.h	4609;"	d
RTC_TPR_TPR	include/MKL25Z4.h	4638;"	d
RTC_TPR_TPR_MASK	include/MKL25Z4.h	4636;"	d
RTC_TPR_TPR_SHIFT	include/MKL25Z4.h	4637;"	d
RTC_TSR	include/MKL25Z4.h	4730;"	d
RTC_TSR_REG	include/MKL25Z4.h	4608;"	d
RTC_TSR_TSR	include/MKL25Z4.h	4634;"	d
RTC_TSR_TSR_MASK	include/MKL25Z4.h	4632;"	d
RTC_TSR_TSR_SHIFT	include/MKL25Z4.h	4633;"	d
RVR	include/MKL25Z4.h	/^  uint32_t RVR;                                    \/**< SysTick Reload Value Register, offset: 0x4 *\/$/;"	m	struct:SysTick_MemMap	access:public
S	include/MKL25Z4.h	/^  uint8_t S;                                       \/**< I2C Status register, offset: 0x3 *\/$/;"	m	struct:I2C_MemMap	access:public
S	include/MKL25Z4.h	/^  uint8_t S;                                       \/**< MCG Status Register, offset: 0x6 *\/$/;"	m	struct:MCG_MemMap	access:public
S	include/MKL25Z4.h	/^  uint8_t S;                                       \/**< SPI status register, offset: 0x3 *\/$/;"	m	struct:SPI_MemMap	access:public
S1	include/MKL25Z4.h	/^  uint8_t S1;                                      \/**< UART Status Register 1, offset: 0x4 *\/$/;"	m	struct:UART0_MemMap	access:public
S1	include/MKL25Z4.h	/^  uint8_t S1;                                      \/**< UART Status Register 1, offset: 0x4 *\/$/;"	m	struct:UART_MemMap	access:public
S2	include/MKL25Z4.h	/^  uint8_t S2;                                      \/**< UART Status Register 2, offset: 0x5 *\/$/;"	m	struct:UART0_MemMap	access:public
S2	include/MKL25Z4.h	/^  uint8_t S2;                                      \/**< UART Status Register 2, offset: 0x5 *\/$/;"	m	struct:UART_MemMap	access:public
SAR	include/MKL25Z4.h	/^    uint32_t SAR;                                    \/**< Source Address Register, array offset: 0x100, array step: 0x10 *\/$/;"	m	struct:DMA_MemMap::__anon5	access:public
SC	include/MKL25Z4.h	/^  uint32_t SC;                                     \/**< Status and Control, offset: 0x0 *\/$/;"	m	struct:TPM_MemMap	access:public
SC	include/MKL25Z4.h	/^  uint8_t SC;                                      \/**< MCG Status and Control Register, offset: 0x8 *\/$/;"	m	struct:MCG_MemMap	access:public
SC1	include/MKL25Z4.h	/^  uint32_t SC1[2];                                 \/**< ADC Status and Control Registers 1, array offset: 0x0, array step: 0x4 *\/$/;"	m	struct:ADC_MemMap	access:public
SC2	include/MKL25Z4.h	/^  uint32_t SC2;                                    \/**< Status and Control Register 2, offset: 0x20 *\/$/;"	m	struct:ADC_MemMap	access:public
SC3	include/MKL25Z4.h	/^  uint32_t SC3;                                    \/**< Status and Control Register 3, offset: 0x24 *\/$/;"	m	struct:ADC_MemMap	access:public
SCB_ACTLR	include/MKL25Z4.h	4921;"	d
SCB_ACTLR_REG	include/MKL25Z4.h	4788;"	d
SCB_AIRCR	include/MKL25Z4.h	4925;"	d
SCB_AIRCR_ENDIANNESS_MASK	include/MKL25Z4.h	4855;"	d
SCB_AIRCR_ENDIANNESS_SHIFT	include/MKL25Z4.h	4856;"	d
SCB_AIRCR_REG	include/MKL25Z4.h	4792;"	d
SCB_AIRCR_SYSRESETREQ_MASK	include/MKL25Z4.h	4853;"	d
SCB_AIRCR_SYSRESETREQ_SHIFT	include/MKL25Z4.h	4854;"	d
SCB_AIRCR_VECTCLRACTIVE_MASK	include/MKL25Z4.h	4851;"	d
SCB_AIRCR_VECTCLRACTIVE_SHIFT	include/MKL25Z4.h	4852;"	d
SCB_AIRCR_VECTKEY	include/MKL25Z4.h	4859;"	d
SCB_AIRCR_VECTKEY_MASK	include/MKL25Z4.h	4857;"	d
SCB_AIRCR_VECTKEY_SHIFT	include/MKL25Z4.h	4858;"	d
SCB_BASE_PTRS	include/MKL25Z4.h	4907;"	d
SCB_CCR	include/MKL25Z4.h	4927;"	d
SCB_CCR_REG	include/MKL25Z4.h	4794;"	d
SCB_CCR_STKALIGN_MASK	include/MKL25Z4.h	4870;"	d
SCB_CCR_STKALIGN_SHIFT	include/MKL25Z4.h	4871;"	d
SCB_CCR_UNALIGN_TRP_MASK	include/MKL25Z4.h	4868;"	d
SCB_CCR_UNALIGN_TRP_SHIFT	include/MKL25Z4.h	4869;"	d
SCB_CPUID	include/MKL25Z4.h	4922;"	d
SCB_CPUID_IMPLEMENTER	include/MKL25Z4.h	4826;"	d
SCB_CPUID_IMPLEMENTER_MASK	include/MKL25Z4.h	4824;"	d
SCB_CPUID_IMPLEMENTER_SHIFT	include/MKL25Z4.h	4825;"	d
SCB_CPUID_PARTNO	include/MKL25Z4.h	4820;"	d
SCB_CPUID_PARTNO_MASK	include/MKL25Z4.h	4818;"	d
SCB_CPUID_PARTNO_SHIFT	include/MKL25Z4.h	4819;"	d
SCB_CPUID_REG	include/MKL25Z4.h	4789;"	d
SCB_CPUID_REVISION	include/MKL25Z4.h	4817;"	d
SCB_CPUID_REVISION_MASK	include/MKL25Z4.h	4815;"	d
SCB_CPUID_REVISION_SHIFT	include/MKL25Z4.h	4816;"	d
SCB_CPUID_VARIANT	include/MKL25Z4.h	4823;"	d
SCB_CPUID_VARIANT_MASK	include/MKL25Z4.h	4821;"	d
SCB_CPUID_VARIANT_SHIFT	include/MKL25Z4.h	4822;"	d
SCB_DFSR	include/MKL25Z4.h	4931;"	d
SCB_DFSR_BKPT_MASK	include/MKL25Z4.h	4889;"	d
SCB_DFSR_BKPT_SHIFT	include/MKL25Z4.h	4890;"	d
SCB_DFSR_DWTTRAP_MASK	include/MKL25Z4.h	4891;"	d
SCB_DFSR_DWTTRAP_SHIFT	include/MKL25Z4.h	4892;"	d
SCB_DFSR_EXTERNAL_MASK	include/MKL25Z4.h	4895;"	d
SCB_DFSR_EXTERNAL_SHIFT	include/MKL25Z4.h	4896;"	d
SCB_DFSR_HALTED_MASK	include/MKL25Z4.h	4887;"	d
SCB_DFSR_HALTED_SHIFT	include/MKL25Z4.h	4888;"	d
SCB_DFSR_REG	include/MKL25Z4.h	4798;"	d
SCB_DFSR_VCATCH_MASK	include/MKL25Z4.h	4893;"	d
SCB_DFSR_VCATCH_SHIFT	include/MKL25Z4.h	4894;"	d
SCB_ICSR	include/MKL25Z4.h	4923;"	d
SCB_ICSR_ISRPENDING_MASK	include/MKL25Z4.h	4834;"	d
SCB_ICSR_ISRPENDING_SHIFT	include/MKL25Z4.h	4835;"	d
SCB_ICSR_NMIPENDSET_MASK	include/MKL25Z4.h	4844;"	d
SCB_ICSR_NMIPENDSET_SHIFT	include/MKL25Z4.h	4845;"	d
SCB_ICSR_PENDSTCLR_MASK	include/MKL25Z4.h	4836;"	d
SCB_ICSR_PENDSTCLR_SHIFT	include/MKL25Z4.h	4837;"	d
SCB_ICSR_PENDSTSET_MASK	include/MKL25Z4.h	4838;"	d
SCB_ICSR_PENDSTSET_SHIFT	include/MKL25Z4.h	4839;"	d
SCB_ICSR_PENDSVCLR_MASK	include/MKL25Z4.h	4840;"	d
SCB_ICSR_PENDSVCLR_SHIFT	include/MKL25Z4.h	4841;"	d
SCB_ICSR_PENDSVSET_MASK	include/MKL25Z4.h	4842;"	d
SCB_ICSR_PENDSVSET_SHIFT	include/MKL25Z4.h	4843;"	d
SCB_ICSR_REG	include/MKL25Z4.h	4790;"	d
SCB_ICSR_VECTACTIVE	include/MKL25Z4.h	4830;"	d
SCB_ICSR_VECTACTIVE_MASK	include/MKL25Z4.h	4828;"	d
SCB_ICSR_VECTACTIVE_SHIFT	include/MKL25Z4.h	4829;"	d
SCB_ICSR_VECTPENDING	include/MKL25Z4.h	4833;"	d
SCB_ICSR_VECTPENDING_MASK	include/MKL25Z4.h	4831;"	d
SCB_ICSR_VECTPENDING_SHIFT	include/MKL25Z4.h	4832;"	d
SCB_MemMap	include/MKL25Z4.h	/^typedef struct SCB_MemMap {$/;"	s
SCB_MemMap::ACTLR	include/MKL25Z4.h	/^  uint32_t ACTLR;                                  \/**< Auxiliary Control Register,, offset: 0x8 *\/$/;"	m	struct:SCB_MemMap	access:public
SCB_MemMap::AIRCR	include/MKL25Z4.h	/^  uint32_t AIRCR;                                  \/**< Application Interrupt and Reset Control Register, offset: 0xD0C *\/$/;"	m	struct:SCB_MemMap	access:public
SCB_MemMap::CCR	include/MKL25Z4.h	/^  uint32_t CCR;                                    \/**< Configuration and Control Register, offset: 0xD14 *\/$/;"	m	struct:SCB_MemMap	access:public
SCB_MemMap::CPUID	include/MKL25Z4.h	/^  uint32_t CPUID;                                  \/**< CPUID Base Register, offset: 0xD00 *\/$/;"	m	struct:SCB_MemMap	access:public
SCB_MemMap::DFSR	include/MKL25Z4.h	/^  uint32_t DFSR;                                   \/**< Debug Fault Status Register, offset: 0xD30 *\/$/;"	m	struct:SCB_MemMap	access:public
SCB_MemMap::ICSR	include/MKL25Z4.h	/^  uint32_t ICSR;                                   \/**< Interrupt Control and State Register, offset: 0xD04 *\/$/;"	m	struct:SCB_MemMap	access:public
SCB_MemMap::RESERVED_0	include/MKL25Z4.h	/^  uint8_t RESERVED_0[8];$/;"	m	struct:SCB_MemMap	access:public
SCB_MemMap::RESERVED_1	include/MKL25Z4.h	/^  uint8_t RESERVED_1[3316];$/;"	m	struct:SCB_MemMap	access:public
SCB_MemMap::RESERVED_2	include/MKL25Z4.h	/^  uint8_t RESERVED_2[4];$/;"	m	struct:SCB_MemMap	access:public
SCB_MemMap::RESERVED_3	include/MKL25Z4.h	/^  uint8_t RESERVED_3[8];$/;"	m	struct:SCB_MemMap	access:public
SCB_MemMap::SCR	include/MKL25Z4.h	/^  uint32_t SCR;                                    \/**< System Control Register, offset: 0xD10 *\/$/;"	m	struct:SCB_MemMap	access:public
SCB_MemMap::SHCSR	include/MKL25Z4.h	/^  uint32_t SHCSR;                                  \/**< System Handler Control and State Register, offset: 0xD24 *\/$/;"	m	struct:SCB_MemMap	access:public
SCB_MemMap::SHPR2	include/MKL25Z4.h	/^  uint32_t SHPR2;                                  \/**< System Handler Priority Register 2, offset: 0xD1C *\/$/;"	m	struct:SCB_MemMap	access:public
SCB_MemMap::SHPR3	include/MKL25Z4.h	/^  uint32_t SHPR3;                                  \/**< System Handler Priority Register 3, offset: 0xD20 *\/$/;"	m	struct:SCB_MemMap	access:public
SCB_MemMap::VTOR	include/MKL25Z4.h	/^  uint32_t VTOR;                                   \/**< Vector Table Offset Register, offset: 0xD08 *\/$/;"	m	struct:SCB_MemMap	access:public
SCB_MemMapPtr	include/MKL25Z4.h	/^} volatile *SCB_MemMapPtr;$/;"	t
SCB_SCR	include/MKL25Z4.h	4926;"	d
SCB_SCR_REG	include/MKL25Z4.h	4793;"	d
SCB_SCR_SEVONPEND_MASK	include/MKL25Z4.h	4865;"	d
SCB_SCR_SEVONPEND_SHIFT	include/MKL25Z4.h	4866;"	d
SCB_SCR_SLEEPDEEP_MASK	include/MKL25Z4.h	4863;"	d
SCB_SCR_SLEEPDEEP_SHIFT	include/MKL25Z4.h	4864;"	d
SCB_SCR_SLEEPONEXIT_MASK	include/MKL25Z4.h	4861;"	d
SCB_SCR_SLEEPONEXIT_SHIFT	include/MKL25Z4.h	4862;"	d
SCB_SHCSR	include/MKL25Z4.h	4930;"	d
SCB_SHCSR_REG	include/MKL25Z4.h	4797;"	d
SCB_SHCSR_SVCALLPENDED_MASK	include/MKL25Z4.h	4884;"	d
SCB_SHCSR_SVCALLPENDED_SHIFT	include/MKL25Z4.h	4885;"	d
SCB_SHPR2	include/MKL25Z4.h	4928;"	d
SCB_SHPR2_PRI_11	include/MKL25Z4.h	4875;"	d
SCB_SHPR2_PRI_11_MASK	include/MKL25Z4.h	4873;"	d
SCB_SHPR2_PRI_11_SHIFT	include/MKL25Z4.h	4874;"	d
SCB_SHPR2_REG	include/MKL25Z4.h	4795;"	d
SCB_SHPR3	include/MKL25Z4.h	4929;"	d
SCB_SHPR3_PRI_14	include/MKL25Z4.h	4879;"	d
SCB_SHPR3_PRI_14_MASK	include/MKL25Z4.h	4877;"	d
SCB_SHPR3_PRI_14_SHIFT	include/MKL25Z4.h	4878;"	d
SCB_SHPR3_PRI_15	include/MKL25Z4.h	4882;"	d
SCB_SHPR3_PRI_15_MASK	include/MKL25Z4.h	4880;"	d
SCB_SHPR3_PRI_15_SHIFT	include/MKL25Z4.h	4881;"	d
SCB_SHPR3_REG	include/MKL25Z4.h	4796;"	d
SCB_VTOR	include/MKL25Z4.h	4924;"	d
SCB_VTOR_REG	include/MKL25Z4.h	4791;"	d
SCB_VTOR_TBLOFF	include/MKL25Z4.h	4849;"	d
SCB_VTOR_TBLOFF_MASK	include/MKL25Z4.h	4847;"	d
SCB_VTOR_TBLOFF_SHIFT	include/MKL25Z4.h	4848;"	d
SCGC4	include/MKL25Z4.h	/^  uint32_t SCGC4;                                  \/**< System Clock Gating Control Register 4, offset: 0x1034 *\/$/;"	m	struct:SIM_MemMap	access:public
SCGC5	include/MKL25Z4.h	/^  uint32_t SCGC5;                                  \/**< System Clock Gating Control Register 5, offset: 0x1038 *\/$/;"	m	struct:SIM_MemMap	access:public
SCGC6	include/MKL25Z4.h	/^  uint32_t SCGC6;                                  \/**< System Clock Gating Control Register 6, offset: 0x103C *\/$/;"	m	struct:SIM_MemMap	access:public
SCGC7	include/MKL25Z4.h	/^  uint32_t SCGC7;                                  \/**< System Clock Gating Control Register 7, offset: 0x1040 *\/$/;"	m	struct:SIM_MemMap	access:public
SCR	include/MKL25Z4.h	/^  uint32_t SCR;                                    \/**< System Control Register, offset: 0xD10 *\/$/;"	m	struct:SCB_MemMap	access:public
SCR	include/MKL25Z4.h	/^  uint8_t SCR;                                     \/**< CMP Status and Control Register, offset: 0x3 *\/$/;"	m	struct:CMP_MemMap	access:public
SDID	include/MKL25Z4.h	/^  uint32_t SDID;                                   \/**< System Device Identification Register, offset: 0x1024 *\/$/;"	m	struct:SIM_MemMap	access:public
SHCSR	include/MKL25Z4.h	/^  uint32_t SHCSR;                                  \/**< System Handler Control and State Register, offset: 0xD24 *\/$/;"	m	struct:SCB_MemMap	access:public
SHPR2	include/MKL25Z4.h	/^  uint32_t SHPR2;                                  \/**< System Handler Priority Register 2, offset: 0xD1C *\/$/;"	m	struct:SCB_MemMap	access:public
SHPR3	include/MKL25Z4.h	/^  uint32_t SHPR3;                                  \/**< System Handler Priority Register 3, offset: 0xD20 *\/$/;"	m	struct:SCB_MemMap	access:public
SIM_BASE_PTR	include/MKL25Z4.h	5226;"	d
SIM_BASE_PTRS	include/MKL25Z4.h	5228;"	d
SIM_CLKDIV1	include/MKL25Z4.h	5253;"	d
SIM_CLKDIV1_OUTDIV1	include/MKL25Z4.h	5181;"	d
SIM_CLKDIV1_OUTDIV1_MASK	include/MKL25Z4.h	5179;"	d
SIM_CLKDIV1_OUTDIV1_SHIFT	include/MKL25Z4.h	5180;"	d
SIM_CLKDIV1_OUTDIV4	include/MKL25Z4.h	5178;"	d
SIM_CLKDIV1_OUTDIV4_MASK	include/MKL25Z4.h	5176;"	d
SIM_CLKDIV1_OUTDIV4_SHIFT	include/MKL25Z4.h	5177;"	d
SIM_CLKDIV1_REG	include/MKL25Z4.h	5005;"	d
SIM_COPC	include/MKL25Z4.h	5259;"	d
SIM_COPC_COPCLKS_MASK	include/MKL25Z4.h	5209;"	d
SIM_COPC_COPCLKS_SHIFT	include/MKL25Z4.h	5210;"	d
SIM_COPC_COPT	include/MKL25Z4.h	5213;"	d
SIM_COPC_COPT_MASK	include/MKL25Z4.h	5211;"	d
SIM_COPC_COPT_SHIFT	include/MKL25Z4.h	5212;"	d
SIM_COPC_COPW_MASK	include/MKL25Z4.h	5207;"	d
SIM_COPC_COPW_SHIFT	include/MKL25Z4.h	5208;"	d
SIM_COPC_REG	include/MKL25Z4.h	5011;"	d
SIM_FCFG1	include/MKL25Z4.h	5254;"	d
SIM_FCFG1_FLASHDIS_MASK	include/MKL25Z4.h	5183;"	d
SIM_FCFG1_FLASHDIS_SHIFT	include/MKL25Z4.h	5184;"	d
SIM_FCFG1_FLASHDOZE_MASK	include/MKL25Z4.h	5185;"	d
SIM_FCFG1_FLASHDOZE_SHIFT	include/MKL25Z4.h	5186;"	d
SIM_FCFG1_PFSIZE	include/MKL25Z4.h	5189;"	d
SIM_FCFG1_PFSIZE_MASK	include/MKL25Z4.h	5187;"	d
SIM_FCFG1_PFSIZE_SHIFT	include/MKL25Z4.h	5188;"	d
SIM_FCFG1_REG	include/MKL25Z4.h	5006;"	d
SIM_FCFG2	include/MKL25Z4.h	5255;"	d
SIM_FCFG2_MAXADDR	include/MKL25Z4.h	5193;"	d
SIM_FCFG2_MAXADDR_MASK	include/MKL25Z4.h	5191;"	d
SIM_FCFG2_MAXADDR_SHIFT	include/MKL25Z4.h	5192;"	d
SIM_FCFG2_REG	include/MKL25Z4.h	5007;"	d
SIM_MemMap	include/MKL25Z4.h	/^typedef struct SIM_MemMap {$/;"	s
SIM_MemMap::CLKDIV1	include/MKL25Z4.h	/^  uint32_t CLKDIV1;                                \/**< System Clock Divider Register 1, offset: 0x1044 *\/$/;"	m	struct:SIM_MemMap	access:public
SIM_MemMap::COPC	include/MKL25Z4.h	/^  uint32_t COPC;                                   \/**< COP Control Register, offset: 0x1100 *\/$/;"	m	struct:SIM_MemMap	access:public
SIM_MemMap::FCFG1	include/MKL25Z4.h	/^  uint32_t FCFG1;                                  \/**< Flash Configuration Register 1, offset: 0x104C *\/$/;"	m	struct:SIM_MemMap	access:public
SIM_MemMap::FCFG2	include/MKL25Z4.h	/^  uint32_t FCFG2;                                  \/**< Flash Configuration Register 2, offset: 0x1050 *\/$/;"	m	struct:SIM_MemMap	access:public
SIM_MemMap::RESERVED_0	include/MKL25Z4.h	/^  uint8_t RESERVED_0[4092];$/;"	m	struct:SIM_MemMap	access:public
SIM_MemMap::RESERVED_1	include/MKL25Z4.h	/^  uint8_t RESERVED_1[4];$/;"	m	struct:SIM_MemMap	access:public
SIM_MemMap::RESERVED_2	include/MKL25Z4.h	/^  uint8_t RESERVED_2[4];$/;"	m	struct:SIM_MemMap	access:public
SIM_MemMap::RESERVED_3	include/MKL25Z4.h	/^  uint8_t RESERVED_3[8];$/;"	m	struct:SIM_MemMap	access:public
SIM_MemMap::RESERVED_4	include/MKL25Z4.h	/^  uint8_t RESERVED_4[12];$/;"	m	struct:SIM_MemMap	access:public
SIM_MemMap::RESERVED_5	include/MKL25Z4.h	/^  uint8_t RESERVED_5[4];$/;"	m	struct:SIM_MemMap	access:public
SIM_MemMap::RESERVED_6	include/MKL25Z4.h	/^  uint8_t RESERVED_6[4];$/;"	m	struct:SIM_MemMap	access:public
SIM_MemMap::RESERVED_7	include/MKL25Z4.h	/^  uint8_t RESERVED_7[156];$/;"	m	struct:SIM_MemMap	access:public
SIM_MemMap::SCGC4	include/MKL25Z4.h	/^  uint32_t SCGC4;                                  \/**< System Clock Gating Control Register 4, offset: 0x1034 *\/$/;"	m	struct:SIM_MemMap	access:public
SIM_MemMap::SCGC5	include/MKL25Z4.h	/^  uint32_t SCGC5;                                  \/**< System Clock Gating Control Register 5, offset: 0x1038 *\/$/;"	m	struct:SIM_MemMap	access:public
SIM_MemMap::SCGC6	include/MKL25Z4.h	/^  uint32_t SCGC6;                                  \/**< System Clock Gating Control Register 6, offset: 0x103C *\/$/;"	m	struct:SIM_MemMap	access:public
SIM_MemMap::SCGC7	include/MKL25Z4.h	/^  uint32_t SCGC7;                                  \/**< System Clock Gating Control Register 7, offset: 0x1040 *\/$/;"	m	struct:SIM_MemMap	access:public
SIM_MemMap::SDID	include/MKL25Z4.h	/^  uint32_t SDID;                                   \/**< System Device Identification Register, offset: 0x1024 *\/$/;"	m	struct:SIM_MemMap	access:public
SIM_MemMap::SOPT1	include/MKL25Z4.h	/^  uint32_t SOPT1;                                  \/**< System Options Register 1, offset: 0x0 *\/$/;"	m	struct:SIM_MemMap	access:public
SIM_MemMap::SOPT1CFG	include/MKL25Z4.h	/^  uint32_t SOPT1CFG;                               \/**< SOPT1 Configuration Register, offset: 0x4 *\/$/;"	m	struct:SIM_MemMap	access:public
SIM_MemMap::SOPT2	include/MKL25Z4.h	/^  uint32_t SOPT2;                                  \/**< System Options Register 2, offset: 0x1004 *\/$/;"	m	struct:SIM_MemMap	access:public
SIM_MemMap::SOPT4	include/MKL25Z4.h	/^  uint32_t SOPT4;                                  \/**< System Options Register 4, offset: 0x100C *\/$/;"	m	struct:SIM_MemMap	access:public
SIM_MemMap::SOPT5	include/MKL25Z4.h	/^  uint32_t SOPT5;                                  \/**< System Options Register 5, offset: 0x1010 *\/$/;"	m	struct:SIM_MemMap	access:public
SIM_MemMap::SOPT7	include/MKL25Z4.h	/^  uint32_t SOPT7;                                  \/**< System Options Register 7, offset: 0x1018 *\/$/;"	m	struct:SIM_MemMap	access:public
SIM_MemMap::SRVCOP	include/MKL25Z4.h	/^  uint32_t SRVCOP;                                 \/**< Service COP Register, offset: 0x1104 *\/$/;"	m	struct:SIM_MemMap	access:public
SIM_MemMap::UIDL	include/MKL25Z4.h	/^  uint32_t UIDL;                                   \/**< Unique Identification Register Low, offset: 0x1060 *\/$/;"	m	struct:SIM_MemMap	access:public
SIM_MemMap::UIDMH	include/MKL25Z4.h	/^  uint32_t UIDMH;                                  \/**< Unique Identification Register Mid-High, offset: 0x1058 *\/$/;"	m	struct:SIM_MemMap	access:public
SIM_MemMap::UIDML	include/MKL25Z4.h	/^  uint32_t UIDML;                                  \/**< Unique Identification Register Mid Low, offset: 0x105C *\/$/;"	m	struct:SIM_MemMap	access:public
SIM_MemMapPtr	include/MKL25Z4.h	/^} volatile *SIM_MemMapPtr;$/;"	t
SIM_SCGC4	include/MKL25Z4.h	5249;"	d
SIM_SCGC4_CMP_MASK	include/MKL25Z4.h	5132;"	d
SIM_SCGC4_CMP_SHIFT	include/MKL25Z4.h	5133;"	d
SIM_SCGC4_I2C0_MASK	include/MKL25Z4.h	5120;"	d
SIM_SCGC4_I2C0_SHIFT	include/MKL25Z4.h	5121;"	d
SIM_SCGC4_I2C1_MASK	include/MKL25Z4.h	5122;"	d
SIM_SCGC4_I2C1_SHIFT	include/MKL25Z4.h	5123;"	d
SIM_SCGC4_REG	include/MKL25Z4.h	5001;"	d
SIM_SCGC4_SPI0_MASK	include/MKL25Z4.h	5134;"	d
SIM_SCGC4_SPI0_SHIFT	include/MKL25Z4.h	5135;"	d
SIM_SCGC4_SPI1_MASK	include/MKL25Z4.h	5136;"	d
SIM_SCGC4_SPI1_SHIFT	include/MKL25Z4.h	5137;"	d
SIM_SCGC4_UART0_MASK	include/MKL25Z4.h	5124;"	d
SIM_SCGC4_UART0_SHIFT	include/MKL25Z4.h	5125;"	d
SIM_SCGC4_UART1_MASK	include/MKL25Z4.h	5126;"	d
SIM_SCGC4_UART1_SHIFT	include/MKL25Z4.h	5127;"	d
SIM_SCGC4_UART2_MASK	include/MKL25Z4.h	5128;"	d
SIM_SCGC4_UART2_SHIFT	include/MKL25Z4.h	5129;"	d
SIM_SCGC4_USBOTG_MASK	include/MKL25Z4.h	5130;"	d
SIM_SCGC4_USBOTG_SHIFT	include/MKL25Z4.h	5131;"	d
SIM_SCGC5	include/MKL25Z4.h	5250;"	d
SIM_SCGC5_LPTMR_MASK	include/MKL25Z4.h	5139;"	d
SIM_SCGC5_LPTMR_SHIFT	include/MKL25Z4.h	5140;"	d
SIM_SCGC5_PORTA_MASK	include/MKL25Z4.h	5143;"	d
SIM_SCGC5_PORTA_SHIFT	include/MKL25Z4.h	5144;"	d
SIM_SCGC5_PORTB_MASK	include/MKL25Z4.h	5145;"	d
SIM_SCGC5_PORTB_SHIFT	include/MKL25Z4.h	5146;"	d
SIM_SCGC5_PORTC_MASK	include/MKL25Z4.h	5147;"	d
SIM_SCGC5_PORTC_SHIFT	include/MKL25Z4.h	5148;"	d
SIM_SCGC5_PORTD_MASK	include/MKL25Z4.h	5149;"	d
SIM_SCGC5_PORTD_SHIFT	include/MKL25Z4.h	5150;"	d
SIM_SCGC5_PORTE_MASK	include/MKL25Z4.h	5151;"	d
SIM_SCGC5_PORTE_SHIFT	include/MKL25Z4.h	5152;"	d
SIM_SCGC5_REG	include/MKL25Z4.h	5002;"	d
SIM_SCGC5_TSI_MASK	include/MKL25Z4.h	5141;"	d
SIM_SCGC5_TSI_SHIFT	include/MKL25Z4.h	5142;"	d
SIM_SCGC6	include/MKL25Z4.h	5251;"	d
SIM_SCGC6_ADC0_MASK	include/MKL25Z4.h	5166;"	d
SIM_SCGC6_ADC0_SHIFT	include/MKL25Z4.h	5167;"	d
SIM_SCGC6_DAC0_MASK	include/MKL25Z4.h	5170;"	d
SIM_SCGC6_DAC0_SHIFT	include/MKL25Z4.h	5171;"	d
SIM_SCGC6_DMAMUX_MASK	include/MKL25Z4.h	5156;"	d
SIM_SCGC6_DMAMUX_SHIFT	include/MKL25Z4.h	5157;"	d
SIM_SCGC6_FTF_MASK	include/MKL25Z4.h	5154;"	d
SIM_SCGC6_FTF_SHIFT	include/MKL25Z4.h	5155;"	d
SIM_SCGC6_PIT_MASK	include/MKL25Z4.h	5158;"	d
SIM_SCGC6_PIT_SHIFT	include/MKL25Z4.h	5159;"	d
SIM_SCGC6_REG	include/MKL25Z4.h	5003;"	d
SIM_SCGC6_RTC_MASK	include/MKL25Z4.h	5168;"	d
SIM_SCGC6_RTC_SHIFT	include/MKL25Z4.h	5169;"	d
SIM_SCGC6_TPM0_MASK	include/MKL25Z4.h	5160;"	d
SIM_SCGC6_TPM0_SHIFT	include/MKL25Z4.h	5161;"	d
SIM_SCGC6_TPM1_MASK	include/MKL25Z4.h	5162;"	d
SIM_SCGC6_TPM1_SHIFT	include/MKL25Z4.h	5163;"	d
SIM_SCGC6_TPM2_MASK	include/MKL25Z4.h	5164;"	d
SIM_SCGC6_TPM2_SHIFT	include/MKL25Z4.h	5165;"	d
SIM_SCGC7	include/MKL25Z4.h	5252;"	d
SIM_SCGC7_DMA_MASK	include/MKL25Z4.h	5173;"	d
SIM_SCGC7_DMA_SHIFT	include/MKL25Z4.h	5174;"	d
SIM_SCGC7_REG	include/MKL25Z4.h	5004;"	d
SIM_SDID	include/MKL25Z4.h	5248;"	d
SIM_SDID_DIEID	include/MKL25Z4.h	5103;"	d
SIM_SDID_DIEID_MASK	include/MKL25Z4.h	5101;"	d
SIM_SDID_DIEID_SHIFT	include/MKL25Z4.h	5102;"	d
SIM_SDID_FAMID	include/MKL25Z4.h	5118;"	d
SIM_SDID_FAMID_MASK	include/MKL25Z4.h	5116;"	d
SIM_SDID_FAMID_SHIFT	include/MKL25Z4.h	5117;"	d
SIM_SDID_PINID	include/MKL25Z4.h	5100;"	d
SIM_SDID_PINID_MASK	include/MKL25Z4.h	5098;"	d
SIM_SDID_PINID_SHIFT	include/MKL25Z4.h	5099;"	d
SIM_SDID_REG	include/MKL25Z4.h	5000;"	d
SIM_SDID_REVID	include/MKL25Z4.h	5106;"	d
SIM_SDID_REVID_MASK	include/MKL25Z4.h	5104;"	d
SIM_SDID_REVID_SHIFT	include/MKL25Z4.h	5105;"	d
SIM_SDID_SERIESID	include/MKL25Z4.h	5112;"	d
SIM_SDID_SERIESID_MASK	include/MKL25Z4.h	5110;"	d
SIM_SDID_SERIESID_SHIFT	include/MKL25Z4.h	5111;"	d
SIM_SDID_SRAMSIZE	include/MKL25Z4.h	5109;"	d
SIM_SDID_SRAMSIZE_MASK	include/MKL25Z4.h	5107;"	d
SIM_SDID_SRAMSIZE_SHIFT	include/MKL25Z4.h	5108;"	d
SIM_SDID_SUBFAMID	include/MKL25Z4.h	5115;"	d
SIM_SDID_SUBFAMID_MASK	include/MKL25Z4.h	5113;"	d
SIM_SDID_SUBFAMID_SHIFT	include/MKL25Z4.h	5114;"	d
SIM_SOPT1	include/MKL25Z4.h	5242;"	d
SIM_SOPT1CFG	include/MKL25Z4.h	5243;"	d
SIM_SOPT1CFG_REG	include/MKL25Z4.h	4995;"	d
SIM_SOPT1CFG_URWE_MASK	include/MKL25Z4.h	5039;"	d
SIM_SOPT1CFG_URWE_SHIFT	include/MKL25Z4.h	5040;"	d
SIM_SOPT1CFG_USSWE_MASK	include/MKL25Z4.h	5043;"	d
SIM_SOPT1CFG_USSWE_SHIFT	include/MKL25Z4.h	5044;"	d
SIM_SOPT1CFG_UVSWE_MASK	include/MKL25Z4.h	5041;"	d
SIM_SOPT1CFG_UVSWE_SHIFT	include/MKL25Z4.h	5042;"	d
SIM_SOPT1_OSC32KSEL	include/MKL25Z4.h	5031;"	d
SIM_SOPT1_OSC32KSEL_MASK	include/MKL25Z4.h	5029;"	d
SIM_SOPT1_OSC32KSEL_SHIFT	include/MKL25Z4.h	5030;"	d
SIM_SOPT1_REG	include/MKL25Z4.h	4994;"	d
SIM_SOPT1_USBREGEN_MASK	include/MKL25Z4.h	5036;"	d
SIM_SOPT1_USBREGEN_SHIFT	include/MKL25Z4.h	5037;"	d
SIM_SOPT1_USBSSTBY_MASK	include/MKL25Z4.h	5034;"	d
SIM_SOPT1_USBSSTBY_SHIFT	include/MKL25Z4.h	5035;"	d
SIM_SOPT1_USBVSTBY_MASK	include/MKL25Z4.h	5032;"	d
SIM_SOPT1_USBVSTBY_SHIFT	include/MKL25Z4.h	5033;"	d
SIM_SOPT2	include/MKL25Z4.h	5244;"	d
SIM_SOPT2_CLKOUTSEL	include/MKL25Z4.h	5050;"	d
SIM_SOPT2_CLKOUTSEL_MASK	include/MKL25Z4.h	5048;"	d
SIM_SOPT2_CLKOUTSEL_SHIFT	include/MKL25Z4.h	5049;"	d
SIM_SOPT2_PLLFLLSEL_MASK	include/MKL25Z4.h	5051;"	d
SIM_SOPT2_PLLFLLSEL_SHIFT	include/MKL25Z4.h	5052;"	d
SIM_SOPT2_REG	include/MKL25Z4.h	4996;"	d
SIM_SOPT2_RTCCLKOUTSEL_MASK	include/MKL25Z4.h	5046;"	d
SIM_SOPT2_RTCCLKOUTSEL_SHIFT	include/MKL25Z4.h	5047;"	d
SIM_SOPT2_TPMSRC	include/MKL25Z4.h	5057;"	d
SIM_SOPT2_TPMSRC_MASK	include/MKL25Z4.h	5055;"	d
SIM_SOPT2_TPMSRC_SHIFT	include/MKL25Z4.h	5056;"	d
SIM_SOPT2_UART0SRC	include/MKL25Z4.h	5060;"	d
SIM_SOPT2_UART0SRC_MASK	include/MKL25Z4.h	5058;"	d
SIM_SOPT2_UART0SRC_SHIFT	include/MKL25Z4.h	5059;"	d
SIM_SOPT2_USBSRC_MASK	include/MKL25Z4.h	5053;"	d
SIM_SOPT2_USBSRC_SHIFT	include/MKL25Z4.h	5054;"	d
SIM_SOPT4	include/MKL25Z4.h	5245;"	d
SIM_SOPT4_REG	include/MKL25Z4.h	4997;"	d
SIM_SOPT4_TPM0CLKSEL_MASK	include/MKL25Z4.h	5066;"	d
SIM_SOPT4_TPM0CLKSEL_SHIFT	include/MKL25Z4.h	5067;"	d
SIM_SOPT4_TPM1CH0SRC_MASK	include/MKL25Z4.h	5062;"	d
SIM_SOPT4_TPM1CH0SRC_SHIFT	include/MKL25Z4.h	5063;"	d
SIM_SOPT4_TPM1CLKSEL_MASK	include/MKL25Z4.h	5068;"	d
SIM_SOPT4_TPM1CLKSEL_SHIFT	include/MKL25Z4.h	5069;"	d
SIM_SOPT4_TPM2CH0SRC_MASK	include/MKL25Z4.h	5064;"	d
SIM_SOPT4_TPM2CH0SRC_SHIFT	include/MKL25Z4.h	5065;"	d
SIM_SOPT4_TPM2CLKSEL_MASK	include/MKL25Z4.h	5070;"	d
SIM_SOPT4_TPM2CLKSEL_SHIFT	include/MKL25Z4.h	5071;"	d
SIM_SOPT5	include/MKL25Z4.h	5246;"	d
SIM_SOPT5_REG	include/MKL25Z4.h	4998;"	d
SIM_SOPT5_UART0ODE_MASK	include/MKL25Z4.h	5083;"	d
SIM_SOPT5_UART0ODE_SHIFT	include/MKL25Z4.h	5084;"	d
SIM_SOPT5_UART0RXSRC_MASK	include/MKL25Z4.h	5076;"	d
SIM_SOPT5_UART0RXSRC_SHIFT	include/MKL25Z4.h	5077;"	d
SIM_SOPT5_UART0TXSRC	include/MKL25Z4.h	5075;"	d
SIM_SOPT5_UART0TXSRC_MASK	include/MKL25Z4.h	5073;"	d
SIM_SOPT5_UART0TXSRC_SHIFT	include/MKL25Z4.h	5074;"	d
SIM_SOPT5_UART1ODE_MASK	include/MKL25Z4.h	5085;"	d
SIM_SOPT5_UART1ODE_SHIFT	include/MKL25Z4.h	5086;"	d
SIM_SOPT5_UART1RXSRC_MASK	include/MKL25Z4.h	5081;"	d
SIM_SOPT5_UART1RXSRC_SHIFT	include/MKL25Z4.h	5082;"	d
SIM_SOPT5_UART1TXSRC	include/MKL25Z4.h	5080;"	d
SIM_SOPT5_UART1TXSRC_MASK	include/MKL25Z4.h	5078;"	d
SIM_SOPT5_UART1TXSRC_SHIFT	include/MKL25Z4.h	5079;"	d
SIM_SOPT5_UART2ODE_MASK	include/MKL25Z4.h	5087;"	d
SIM_SOPT5_UART2ODE_SHIFT	include/MKL25Z4.h	5088;"	d
SIM_SOPT7	include/MKL25Z4.h	5247;"	d
SIM_SOPT7_ADC0ALTTRGEN_MASK	include/MKL25Z4.h	5095;"	d
SIM_SOPT7_ADC0ALTTRGEN_SHIFT	include/MKL25Z4.h	5096;"	d
SIM_SOPT7_ADC0PRETRGSEL_MASK	include/MKL25Z4.h	5093;"	d
SIM_SOPT7_ADC0PRETRGSEL_SHIFT	include/MKL25Z4.h	5094;"	d
SIM_SOPT7_ADC0TRGSEL	include/MKL25Z4.h	5092;"	d
SIM_SOPT7_ADC0TRGSEL_MASK	include/MKL25Z4.h	5090;"	d
SIM_SOPT7_ADC0TRGSEL_SHIFT	include/MKL25Z4.h	5091;"	d
SIM_SOPT7_REG	include/MKL25Z4.h	4999;"	d
SIM_SRVCOP	include/MKL25Z4.h	5260;"	d
SIM_SRVCOP_REG	include/MKL25Z4.h	5012;"	d
SIM_SRVCOP_SRVCOP	include/MKL25Z4.h	5217;"	d
SIM_SRVCOP_SRVCOP_MASK	include/MKL25Z4.h	5215;"	d
SIM_SRVCOP_SRVCOP_SHIFT	include/MKL25Z4.h	5216;"	d
SIM_UIDL	include/MKL25Z4.h	5258;"	d
SIM_UIDL_REG	include/MKL25Z4.h	5010;"	d
SIM_UIDL_UID	include/MKL25Z4.h	5205;"	d
SIM_UIDL_UID_MASK	include/MKL25Z4.h	5203;"	d
SIM_UIDL_UID_SHIFT	include/MKL25Z4.h	5204;"	d
SIM_UIDMH	include/MKL25Z4.h	5256;"	d
SIM_UIDMH_REG	include/MKL25Z4.h	5008;"	d
SIM_UIDMH_UID	include/MKL25Z4.h	5197;"	d
SIM_UIDMH_UID_MASK	include/MKL25Z4.h	5195;"	d
SIM_UIDMH_UID_SHIFT	include/MKL25Z4.h	5196;"	d
SIM_UIDML	include/MKL25Z4.h	5257;"	d
SIM_UIDML_REG	include/MKL25Z4.h	5009;"	d
SIM_UIDML_UID	include/MKL25Z4.h	5201;"	d
SIM_UIDML_UID_MASK	include/MKL25Z4.h	5199;"	d
SIM_UIDML_UID_SHIFT	include/MKL25Z4.h	5200;"	d
SLTH	include/MKL25Z4.h	/^  uint8_t SLTH;                                    \/**< I2C SCL Low Timeout Register High, offset: 0xA *\/$/;"	m	struct:I2C_MemMap	access:public
SLTL	include/MKL25Z4.h	/^  uint8_t SLTL;                                    \/**< I2C SCL Low Timeout Register Low, offset: 0xB *\/$/;"	m	struct:I2C_MemMap	access:public
SMB	include/MKL25Z4.h	/^  uint8_t SMB;                                     \/**< I2C SMBus Control and Status register, offset: 0x8 *\/$/;"	m	struct:I2C_MemMap	access:public
SMC_BASE_PTR	include/MKL25Z4.h	5356;"	d
SMC_BASE_PTRS	include/MKL25Z4.h	5358;"	d
SMC_MemMap	include/MKL25Z4.h	/^typedef struct SMC_MemMap {$/;"	s
SMC_MemMap::PMCTRL	include/MKL25Z4.h	/^  uint8_t PMCTRL;                                  \/**< Power Mode Control register, offset: 0x1 *\/$/;"	m	struct:SMC_MemMap	access:public
SMC_MemMap::PMPROT	include/MKL25Z4.h	/^  uint8_t PMPROT;                                  \/**< Power Mode Protection register, offset: 0x0 *\/$/;"	m	struct:SMC_MemMap	access:public
SMC_MemMap::PMSTAT	include/MKL25Z4.h	/^  uint8_t PMSTAT;                                  \/**< Power Mode Status register, offset: 0x3 *\/$/;"	m	struct:SMC_MemMap	access:public
SMC_MemMap::STOPCTRL	include/MKL25Z4.h	/^  uint8_t STOPCTRL;                                \/**< Stop Control Register, offset: 0x2 *\/$/;"	m	struct:SMC_MemMap	access:public
SMC_MemMapPtr	include/MKL25Z4.h	/^} volatile *SMC_MemMapPtr;$/;"	t
SMC_PMCTRL	include/MKL25Z4.h	5373;"	d
SMC_PMCTRL_REG	include/MKL25Z4.h	5301;"	d
SMC_PMCTRL_RUNM	include/MKL25Z4.h	5334;"	d
SMC_PMCTRL_RUNM_MASK	include/MKL25Z4.h	5332;"	d
SMC_PMCTRL_RUNM_SHIFT	include/MKL25Z4.h	5333;"	d
SMC_PMCTRL_STOPA_MASK	include/MKL25Z4.h	5330;"	d
SMC_PMCTRL_STOPA_SHIFT	include/MKL25Z4.h	5331;"	d
SMC_PMCTRL_STOPM	include/MKL25Z4.h	5329;"	d
SMC_PMCTRL_STOPM_MASK	include/MKL25Z4.h	5327;"	d
SMC_PMCTRL_STOPM_SHIFT	include/MKL25Z4.h	5328;"	d
SMC_PMPROT	include/MKL25Z4.h	5372;"	d
SMC_PMPROT_ALLS_MASK	include/MKL25Z4.h	5322;"	d
SMC_PMPROT_ALLS_SHIFT	include/MKL25Z4.h	5323;"	d
SMC_PMPROT_AVLLS_MASK	include/MKL25Z4.h	5320;"	d
SMC_PMPROT_AVLLS_SHIFT	include/MKL25Z4.h	5321;"	d
SMC_PMPROT_AVLP_MASK	include/MKL25Z4.h	5324;"	d
SMC_PMPROT_AVLP_SHIFT	include/MKL25Z4.h	5325;"	d
SMC_PMPROT_REG	include/MKL25Z4.h	5300;"	d
SMC_PMSTAT	include/MKL25Z4.h	5375;"	d
SMC_PMSTAT_PMSTAT	include/MKL25Z4.h	5347;"	d
SMC_PMSTAT_PMSTAT_MASK	include/MKL25Z4.h	5345;"	d
SMC_PMSTAT_PMSTAT_SHIFT	include/MKL25Z4.h	5346;"	d
SMC_PMSTAT_REG	include/MKL25Z4.h	5303;"	d
SMC_STOPCTRL	include/MKL25Z4.h	5374;"	d
SMC_STOPCTRL_PORPO_MASK	include/MKL25Z4.h	5339;"	d
SMC_STOPCTRL_PORPO_SHIFT	include/MKL25Z4.h	5340;"	d
SMC_STOPCTRL_PSTOPO	include/MKL25Z4.h	5343;"	d
SMC_STOPCTRL_PSTOPO_MASK	include/MKL25Z4.h	5341;"	d
SMC_STOPCTRL_PSTOPO_SHIFT	include/MKL25Z4.h	5342;"	d
SMC_STOPCTRL_REG	include/MKL25Z4.h	5302;"	d
SMC_STOPCTRL_VLLSM	include/MKL25Z4.h	5338;"	d
SMC_STOPCTRL_VLLSM_MASK	include/MKL25Z4.h	5336;"	d
SMC_STOPCTRL_VLLSM_SHIFT	include/MKL25Z4.h	5337;"	d
SOFTHLD	include/MKL25Z4.h	/^  uint8_t SOFTHLD;                                 \/**< SOF Threshold Register, offset: 0xAC *\/$/;"	m	struct:USB_MemMap	access:public
SOPT1	include/MKL25Z4.h	/^  uint32_t SOPT1;                                  \/**< System Options Register 1, offset: 0x0 *\/$/;"	m	struct:SIM_MemMap	access:public
SOPT1CFG	include/MKL25Z4.h	/^  uint32_t SOPT1CFG;                               \/**< SOPT1 Configuration Register, offset: 0x4 *\/$/;"	m	struct:SIM_MemMap	access:public
SOPT2	include/MKL25Z4.h	/^  uint32_t SOPT2;                                  \/**< System Options Register 2, offset: 0x1004 *\/$/;"	m	struct:SIM_MemMap	access:public
SOPT4	include/MKL25Z4.h	/^  uint32_t SOPT4;                                  \/**< System Options Register 4, offset: 0x100C *\/$/;"	m	struct:SIM_MemMap	access:public
SOPT5	include/MKL25Z4.h	/^  uint32_t SOPT5;                                  \/**< System Options Register 5, offset: 0x1010 *\/$/;"	m	struct:SIM_MemMap	access:public
SOPT7	include/MKL25Z4.h	/^  uint32_t SOPT7;                                  \/**< System Options Register 7, offset: 0x1018 *\/$/;"	m	struct:SIM_MemMap	access:public
SPI0_BASE_PTR	include/MKL25Z4.h	5506;"	d
SPI0_BR	include/MKL25Z4.h	5526;"	d
SPI0_C1	include/MKL25Z4.h	5524;"	d
SPI0_C2	include/MKL25Z4.h	5525;"	d
SPI0_D	include/MKL25Z4.h	5528;"	d
SPI0_M	include/MKL25Z4.h	5529;"	d
SPI0_S	include/MKL25Z4.h	5527;"	d
SPI1_BASE_PTR	include/MKL25Z4.h	5508;"	d
SPI1_BR	include/MKL25Z4.h	5533;"	d
SPI1_C1	include/MKL25Z4.h	5531;"	d
SPI1_C2	include/MKL25Z4.h	5532;"	d
SPI1_D	include/MKL25Z4.h	5535;"	d
SPI1_M	include/MKL25Z4.h	5536;"	d
SPI1_S	include/MKL25Z4.h	5534;"	d
SPI_BASE_PTRS	include/MKL25Z4.h	5510;"	d
SPI_BR_REG	include/MKL25Z4.h	5421;"	d
SPI_BR_SPPR	include/MKL25Z4.h	5480;"	d
SPI_BR_SPPR_MASK	include/MKL25Z4.h	5478;"	d
SPI_BR_SPPR_SHIFT	include/MKL25Z4.h	5479;"	d
SPI_BR_SPR	include/MKL25Z4.h	5477;"	d
SPI_BR_SPR_MASK	include/MKL25Z4.h	5475;"	d
SPI_BR_SPR_SHIFT	include/MKL25Z4.h	5476;"	d
SPI_C1_CPHA_MASK	include/MKL25Z4.h	5445;"	d
SPI_C1_CPHA_SHIFT	include/MKL25Z4.h	5446;"	d
SPI_C1_CPOL_MASK	include/MKL25Z4.h	5447;"	d
SPI_C1_CPOL_SHIFT	include/MKL25Z4.h	5448;"	d
SPI_C1_LSBFE_MASK	include/MKL25Z4.h	5441;"	d
SPI_C1_LSBFE_SHIFT	include/MKL25Z4.h	5442;"	d
SPI_C1_MSTR_MASK	include/MKL25Z4.h	5449;"	d
SPI_C1_MSTR_SHIFT	include/MKL25Z4.h	5450;"	d
SPI_C1_REG	include/MKL25Z4.h	5419;"	d
SPI_C1_SPE_MASK	include/MKL25Z4.h	5453;"	d
SPI_C1_SPE_SHIFT	include/MKL25Z4.h	5454;"	d
SPI_C1_SPIE_MASK	include/MKL25Z4.h	5455;"	d
SPI_C1_SPIE_SHIFT	include/MKL25Z4.h	5456;"	d
SPI_C1_SPTIE_MASK	include/MKL25Z4.h	5451;"	d
SPI_C1_SPTIE_SHIFT	include/MKL25Z4.h	5452;"	d
SPI_C1_SSOE_MASK	include/MKL25Z4.h	5443;"	d
SPI_C1_SSOE_SHIFT	include/MKL25Z4.h	5444;"	d
SPI_C2_BIDIROE_MASK	include/MKL25Z4.h	5464;"	d
SPI_C2_BIDIROE_SHIFT	include/MKL25Z4.h	5465;"	d
SPI_C2_MODFEN_MASK	include/MKL25Z4.h	5466;"	d
SPI_C2_MODFEN_SHIFT	include/MKL25Z4.h	5467;"	d
SPI_C2_REG	include/MKL25Z4.h	5420;"	d
SPI_C2_RXDMAE_MASK	include/MKL25Z4.h	5462;"	d
SPI_C2_RXDMAE_SHIFT	include/MKL25Z4.h	5463;"	d
SPI_C2_SPC0_MASK	include/MKL25Z4.h	5458;"	d
SPI_C2_SPC0_SHIFT	include/MKL25Z4.h	5459;"	d
SPI_C2_SPISWAI_MASK	include/MKL25Z4.h	5460;"	d
SPI_C2_SPISWAI_SHIFT	include/MKL25Z4.h	5461;"	d
SPI_C2_SPLPIE_MASK	include/MKL25Z4.h	5470;"	d
SPI_C2_SPLPIE_SHIFT	include/MKL25Z4.h	5471;"	d
SPI_C2_SPMIE_MASK	include/MKL25Z4.h	5472;"	d
SPI_C2_SPMIE_SHIFT	include/MKL25Z4.h	5473;"	d
SPI_C2_TXDMAE_MASK	include/MKL25Z4.h	5468;"	d
SPI_C2_TXDMAE_SHIFT	include/MKL25Z4.h	5469;"	d
SPI_D_Bits	include/MKL25Z4.h	5493;"	d
SPI_D_Bits_MASK	include/MKL25Z4.h	5491;"	d
SPI_D_Bits_SHIFT	include/MKL25Z4.h	5492;"	d
SPI_D_REG	include/MKL25Z4.h	5423;"	d
SPI_M_Bits	include/MKL25Z4.h	5497;"	d
SPI_M_Bits_MASK	include/MKL25Z4.h	5495;"	d
SPI_M_Bits_SHIFT	include/MKL25Z4.h	5496;"	d
SPI_M_REG	include/MKL25Z4.h	5424;"	d
SPI_MemMap	include/MKL25Z4.h	/^typedef struct SPI_MemMap {$/;"	s
SPI_MemMap::BR	include/MKL25Z4.h	/^  uint8_t BR;                                      \/**< SPI baud rate register, offset: 0x2 *\/$/;"	m	struct:SPI_MemMap	access:public
SPI_MemMap::C1	include/MKL25Z4.h	/^  uint8_t C1;                                      \/**< SPI control register 1, offset: 0x0 *\/$/;"	m	struct:SPI_MemMap	access:public
SPI_MemMap::C2	include/MKL25Z4.h	/^  uint8_t C2;                                      \/**< SPI control register 2, offset: 0x1 *\/$/;"	m	struct:SPI_MemMap	access:public
SPI_MemMap::D	include/MKL25Z4.h	/^  uint8_t D;                                       \/**< SPI data register, offset: 0x5 *\/$/;"	m	struct:SPI_MemMap	access:public
SPI_MemMap::M	include/MKL25Z4.h	/^  uint8_t M;                                       \/**< SPI match register, offset: 0x7 *\/$/;"	m	struct:SPI_MemMap	access:public
SPI_MemMap::RESERVED_0	include/MKL25Z4.h	/^  uint8_t RESERVED_0[1];$/;"	m	struct:SPI_MemMap	access:public
SPI_MemMap::RESERVED_1	include/MKL25Z4.h	/^  uint8_t RESERVED_1[1];$/;"	m	struct:SPI_MemMap	access:public
SPI_MemMap::S	include/MKL25Z4.h	/^  uint8_t S;                                       \/**< SPI status register, offset: 0x3 *\/$/;"	m	struct:SPI_MemMap	access:public
SPI_MemMapPtr	include/MKL25Z4.h	/^} volatile *SPI_MemMapPtr;$/;"	t
SPI_S_MODF_MASK	include/MKL25Z4.h	5482;"	d
SPI_S_MODF_SHIFT	include/MKL25Z4.h	5483;"	d
SPI_S_REG	include/MKL25Z4.h	5422;"	d
SPI_S_SPMF_MASK	include/MKL25Z4.h	5486;"	d
SPI_S_SPMF_SHIFT	include/MKL25Z4.h	5487;"	d
SPI_S_SPRF_MASK	include/MKL25Z4.h	5488;"	d
SPI_S_SPRF_SHIFT	include/MKL25Z4.h	5489;"	d
SPI_S_SPTEF_MASK	include/MKL25Z4.h	5484;"	d
SPI_S_SPTEF_SHIFT	include/MKL25Z4.h	5485;"	d
SR	include/MKL25Z4.h	/^  uint32_t SR;                                     \/**< RTC Status Register, offset: 0x14 *\/$/;"	m	struct:RTC_MemMap	access:public
SR	include/MKL25Z4.h	/^  uint8_t SR;                                      \/**< DAC Status Register, offset: 0x20 *\/$/;"	m	struct:DAC_MemMap	access:public
SRS0	include/MKL25Z4.h	/^  uint8_t SRS0;                                    \/**< System Reset Status Register 0, offset: 0x0 *\/$/;"	m	struct:RCM_MemMap	access:public
SRS1	include/MKL25Z4.h	/^  uint8_t SRS1;                                    \/**< System Reset Status Register 1, offset: 0x1 *\/$/;"	m	struct:RCM_MemMap	access:public
SRVCOP	include/MKL25Z4.h	/^  uint32_t SRVCOP;                                 \/**< Service COP Register, offset: 0x1104 *\/$/;"	m	struct:SIM_MemMap	access:public
STAT	include/MKL25Z4.h	/^  uint8_t STAT;                                    \/**< Status register, offset: 0x90 *\/$/;"	m	struct:USB_MemMap	access:public
STATUS	include/MKL25Z4.h	/^  uint32_t STATUS;                                 \/**< Capture and Compare Status, offset: 0x50 *\/$/;"	m	struct:TPM_MemMap	access:public
STOPCTRL	include/MKL25Z4.h	/^  uint8_t STOPCTRL;                                \/**< Stop Control Register, offset: 0x2 *\/$/;"	m	struct:SMC_MemMap	access:public
SYSACCESS	include/MKL25Z4.h	/^  uint32_t SYSACCESS;                              \/**< System Access Register, offset: 0xFCC *\/$/;"	m	struct:ROM_MemMap	access:public
SYST_CALIB	include/MKL25Z4.h	5647;"	d
SYST_CSR	include/MKL25Z4.h	5644;"	d
SYST_CVR	include/MKL25Z4.h	5646;"	d
SYST_RVR	include/MKL25Z4.h	5645;"	d
SysTick_BASE_PTR	include/MKL25Z4.h	5628;"	d
SysTick_BASE_PTRS	include/MKL25Z4.h	5630;"	d
SysTick_CALIB_NOREF_MASK	include/MKL25Z4.h	5618;"	d
SysTick_CALIB_NOREF_SHIFT	include/MKL25Z4.h	5619;"	d
SysTick_CALIB_REG	include/MKL25Z4.h	5579;"	d
SysTick_CALIB_SKEW_MASK	include/MKL25Z4.h	5616;"	d
SysTick_CALIB_SKEW_SHIFT	include/MKL25Z4.h	5617;"	d
SysTick_CALIB_TENMS	include/MKL25Z4.h	5615;"	d
SysTick_CALIB_TENMS_MASK	include/MKL25Z4.h	5613;"	d
SysTick_CALIB_TENMS_SHIFT	include/MKL25Z4.h	5614;"	d
SysTick_CSR_CLKSOURCE_MASK	include/MKL25Z4.h	5600;"	d
SysTick_CSR_CLKSOURCE_SHIFT	include/MKL25Z4.h	5601;"	d
SysTick_CSR_COUNTFLAG_MASK	include/MKL25Z4.h	5602;"	d
SysTick_CSR_COUNTFLAG_SHIFT	include/MKL25Z4.h	5603;"	d
SysTick_CSR_ENABLE_MASK	include/MKL25Z4.h	5596;"	d
SysTick_CSR_ENABLE_SHIFT	include/MKL25Z4.h	5597;"	d
SysTick_CSR_REG	include/MKL25Z4.h	5576;"	d
SysTick_CSR_TICKINT_MASK	include/MKL25Z4.h	5598;"	d
SysTick_CSR_TICKINT_SHIFT	include/MKL25Z4.h	5599;"	d
SysTick_CVR_CURRENT	include/MKL25Z4.h	5611;"	d
SysTick_CVR_CURRENT_MASK	include/MKL25Z4.h	5609;"	d
SysTick_CVR_CURRENT_SHIFT	include/MKL25Z4.h	5610;"	d
SysTick_CVR_REG	include/MKL25Z4.h	5578;"	d
SysTick_MemMap	include/MKL25Z4.h	/^typedef struct SysTick_MemMap {$/;"	s
SysTick_MemMap::CALIB	include/MKL25Z4.h	/^  uint32_t CALIB;                                  \/**< SysTick Calibration Value Register, offset: 0xC *\/$/;"	m	struct:SysTick_MemMap	access:public
SysTick_MemMap::CSR	include/MKL25Z4.h	/^  uint32_t CSR;                                    \/**< SysTick Control and Status Register, offset: 0x0 *\/$/;"	m	struct:SysTick_MemMap	access:public
SysTick_MemMap::CVR	include/MKL25Z4.h	/^  uint32_t CVR;                                    \/**< SysTick Current Value Register, offset: 0x8 *\/$/;"	m	struct:SysTick_MemMap	access:public
SysTick_MemMap::RVR	include/MKL25Z4.h	/^  uint32_t RVR;                                    \/**< SysTick Reload Value Register, offset: 0x4 *\/$/;"	m	struct:SysTick_MemMap	access:public
SysTick_MemMapPtr	include/MKL25Z4.h	/^} volatile *SysTick_MemMapPtr;$/;"	t
SysTick_RVR_REG	include/MKL25Z4.h	5577;"	d
SysTick_RVR_RELOAD	include/MKL25Z4.h	5607;"	d
SysTick_RVR_RELOAD_MASK	include/MKL25Z4.h	5605;"	d
SysTick_RVR_RELOAD_SHIFT	include/MKL25Z4.h	5606;"	d
SystemControl_BASE_PTR	include/MKL25Z4.h	4905;"	d
TABLEMARK	include/MKL25Z4.h	/^  uint32_t TABLEMARK;                              \/**< End of Table Marker Register, offset: 0xC *\/$/;"	m	struct:ROM_MemMap	access:public
TAGCLEAR	include/MKL25Z4.h	/^  uint32_t TAGCLEAR;                               \/**< Claim TAG Clear Register, offset: 0xFA4 *\/$/;"	m	struct:MTB_MemMap	access:public
TAGSET	include/MKL25Z4.h	/^  uint32_t TAGSET;                                 \/**< Claim TAG Set Register, offset: 0xFA0 *\/$/;"	m	struct:MTB_MemMap	access:public
TAR	include/MKL25Z4.h	/^  uint32_t TAR;                                    \/**< RTC Time Alarm Register, offset: 0x8 *\/$/;"	m	struct:RTC_MemMap	access:public
TARGET	Makefile	/^TARGET=blinky$/;"	m
TBCTRL	include/MKL25Z4.h	/^  uint32_t TBCTRL;                                 \/**< MTB_DWT Trace Buffer Control Register, offset: 0x200 *\/$/;"	m	struct:MTBDWT_MemMap	access:public
TCR	include/MKL25Z4.h	/^  uint32_t TCR;                                    \/**< RTC Time Compensation Register, offset: 0xC *\/$/;"	m	struct:RTC_MemMap	access:public
TCTRL	include/MKL25Z4.h	/^    uint32_t TCTRL;                                  \/**< Timer Control Register, array offset: 0x108, array step: 0x10 *\/$/;"	m	struct:PIT_MemMap::__anon10	access:public
TERMINAL_BAUD	include/freedom.h	31;"	d
TERM_PORT_NUM	include/freedom.h	30;"	d
TFLG	include/MKL25Z4.h	/^    uint32_t TFLG;                                   \/**< Timer Flag Register, array offset: 0x10C, array step: 0x10 *\/$/;"	m	struct:PIT_MemMap::__anon10	access:public
TOKEN	include/MKL25Z4.h	/^  uint8_t TOKEN;                                   \/**< Token register, offset: 0xA8 *\/$/;"	m	struct:USB_MemMap	access:public
TPM0_BASE_PTR	include/MKL25Z4.h	5798;"	d
TPM0_C0SC	include/MKL25Z4.h	5821;"	d
TPM0_C0V	include/MKL25Z4.h	5822;"	d
TPM0_C1SC	include/MKL25Z4.h	5823;"	d
TPM0_C1V	include/MKL25Z4.h	5824;"	d
TPM0_C2SC	include/MKL25Z4.h	5825;"	d
TPM0_C2V	include/MKL25Z4.h	5826;"	d
TPM0_C3SC	include/MKL25Z4.h	5827;"	d
TPM0_C3V	include/MKL25Z4.h	5828;"	d
TPM0_C4SC	include/MKL25Z4.h	5829;"	d
TPM0_C4V	include/MKL25Z4.h	5830;"	d
TPM0_C5SC	include/MKL25Z4.h	5831;"	d
TPM0_C5V	include/MKL25Z4.h	5832;"	d
TPM0_CNT	include/MKL25Z4.h	5819;"	d
TPM0_CONF	include/MKL25Z4.h	5834;"	d
TPM0_CnSC	include/MKL25Z4.h	5857;"	d
TPM0_CnV	include/MKL25Z4.h	5860;"	d
TPM0_MOD	include/MKL25Z4.h	5820;"	d
TPM0_SC	include/MKL25Z4.h	5818;"	d
TPM0_STATUS	include/MKL25Z4.h	5833;"	d
TPM1_BASE_PTR	include/MKL25Z4.h	5800;"	d
TPM1_C0SC	include/MKL25Z4.h	5839;"	d
TPM1_C0V	include/MKL25Z4.h	5840;"	d
TPM1_C1SC	include/MKL25Z4.h	5841;"	d
TPM1_C1V	include/MKL25Z4.h	5842;"	d
TPM1_CNT	include/MKL25Z4.h	5837;"	d
TPM1_CONF	include/MKL25Z4.h	5844;"	d
TPM1_CnSC	include/MKL25Z4.h	5858;"	d
TPM1_CnV	include/MKL25Z4.h	5861;"	d
TPM1_MOD	include/MKL25Z4.h	5838;"	d
TPM1_SC	include/MKL25Z4.h	5836;"	d
TPM1_STATUS	include/MKL25Z4.h	5843;"	d
TPM2_BASE_PTR	include/MKL25Z4.h	5802;"	d
TPM2_C0SC	include/MKL25Z4.h	5849;"	d
TPM2_C0V	include/MKL25Z4.h	5850;"	d
TPM2_C1SC	include/MKL25Z4.h	5851;"	d
TPM2_C1V	include/MKL25Z4.h	5852;"	d
TPM2_CNT	include/MKL25Z4.h	5847;"	d
TPM2_CONF	include/MKL25Z4.h	5854;"	d
TPM2_CnSC	include/MKL25Z4.h	5859;"	d
TPM2_CnV	include/MKL25Z4.h	5862;"	d
TPM2_MOD	include/MKL25Z4.h	5848;"	d
TPM2_SC	include/MKL25Z4.h	5846;"	d
TPM2_STATUS	include/MKL25Z4.h	5853;"	d
TPM_BASE_PTRS	include/MKL25Z4.h	5804;"	d
TPM_CNT_COUNT	include/MKL25Z4.h	5734;"	d
TPM_CNT_COUNT_MASK	include/MKL25Z4.h	5732;"	d
TPM_CNT_COUNT_SHIFT	include/MKL25Z4.h	5733;"	d
TPM_CNT_REG	include/MKL25Z4.h	5695;"	d
TPM_CONF_CROT_MASK	include/MKL25Z4.h	5785;"	d
TPM_CONF_CROT_SHIFT	include/MKL25Z4.h	5786;"	d
TPM_CONF_CSOO_MASK	include/MKL25Z4.h	5783;"	d
TPM_CONF_CSOO_SHIFT	include/MKL25Z4.h	5784;"	d
TPM_CONF_CSOT_MASK	include/MKL25Z4.h	5781;"	d
TPM_CONF_CSOT_SHIFT	include/MKL25Z4.h	5782;"	d
TPM_CONF_DBGMODE	include/MKL25Z4.h	5778;"	d
TPM_CONF_DBGMODE_MASK	include/MKL25Z4.h	5776;"	d
TPM_CONF_DBGMODE_SHIFT	include/MKL25Z4.h	5777;"	d
TPM_CONF_DOZEEN_MASK	include/MKL25Z4.h	5774;"	d
TPM_CONF_DOZEEN_SHIFT	include/MKL25Z4.h	5775;"	d
TPM_CONF_GTBEEN_MASK	include/MKL25Z4.h	5779;"	d
TPM_CONF_GTBEEN_SHIFT	include/MKL25Z4.h	5780;"	d
TPM_CONF_REG	include/MKL25Z4.h	5700;"	d
TPM_CONF_TRGSEL	include/MKL25Z4.h	5789;"	d
TPM_CONF_TRGSEL_MASK	include/MKL25Z4.h	5787;"	d
TPM_CONF_TRGSEL_SHIFT	include/MKL25Z4.h	5788;"	d
TPM_CnSC_CHF_MASK	include/MKL25Z4.h	5752;"	d
TPM_CnSC_CHF_SHIFT	include/MKL25Z4.h	5753;"	d
TPM_CnSC_CHIE_MASK	include/MKL25Z4.h	5750;"	d
TPM_CnSC_CHIE_SHIFT	include/MKL25Z4.h	5751;"	d
TPM_CnSC_DMA_MASK	include/MKL25Z4.h	5740;"	d
TPM_CnSC_DMA_SHIFT	include/MKL25Z4.h	5741;"	d
TPM_CnSC_ELSA_MASK	include/MKL25Z4.h	5742;"	d
TPM_CnSC_ELSA_SHIFT	include/MKL25Z4.h	5743;"	d
TPM_CnSC_ELSB_MASK	include/MKL25Z4.h	5744;"	d
TPM_CnSC_ELSB_SHIFT	include/MKL25Z4.h	5745;"	d
TPM_CnSC_MSA_MASK	include/MKL25Z4.h	5746;"	d
TPM_CnSC_MSA_SHIFT	include/MKL25Z4.h	5747;"	d
TPM_CnSC_MSB_MASK	include/MKL25Z4.h	5748;"	d
TPM_CnSC_MSB_SHIFT	include/MKL25Z4.h	5749;"	d
TPM_CnSC_REG	include/MKL25Z4.h	5697;"	d
TPM_CnV_REG	include/MKL25Z4.h	5698;"	d
TPM_CnV_VAL	include/MKL25Z4.h	5757;"	d
TPM_CnV_VAL_MASK	include/MKL25Z4.h	5755;"	d
TPM_CnV_VAL_SHIFT	include/MKL25Z4.h	5756;"	d
TPM_MOD_MOD	include/MKL25Z4.h	5738;"	d
TPM_MOD_MOD_MASK	include/MKL25Z4.h	5736;"	d
TPM_MOD_MOD_SHIFT	include/MKL25Z4.h	5737;"	d
TPM_MOD_REG	include/MKL25Z4.h	5696;"	d
TPM_MemMap	include/MKL25Z4.h	/^typedef struct TPM_MemMap {$/;"	s
TPM_MemMap::CNT	include/MKL25Z4.h	/^  uint32_t CNT;                                    \/**< Counter, offset: 0x4 *\/$/;"	m	struct:TPM_MemMap	access:public
TPM_MemMap::CONF	include/MKL25Z4.h	/^  uint32_t CONF;                                   \/**< Configuration, offset: 0x84 *\/$/;"	m	struct:TPM_MemMap	access:public
TPM_MemMap::CONTROLS	include/MKL25Z4.h	/^  } CONTROLS[6];$/;"	m	struct:TPM_MemMap	typeref:struct:TPM_MemMap::__anon11	access:public
TPM_MemMap::MOD	include/MKL25Z4.h	/^  uint32_t MOD;                                    \/**< Modulo, offset: 0x8 *\/$/;"	m	struct:TPM_MemMap	access:public
TPM_MemMap::RESERVED_0	include/MKL25Z4.h	/^  uint8_t RESERVED_0[20];$/;"	m	struct:TPM_MemMap	access:public
TPM_MemMap::RESERVED_1	include/MKL25Z4.h	/^  uint8_t RESERVED_1[48];$/;"	m	struct:TPM_MemMap	access:public
TPM_MemMap::SC	include/MKL25Z4.h	/^  uint32_t SC;                                     \/**< Status and Control, offset: 0x0 *\/$/;"	m	struct:TPM_MemMap	access:public
TPM_MemMap::STATUS	include/MKL25Z4.h	/^  uint32_t STATUS;                                 \/**< Capture and Compare Status, offset: 0x50 *\/$/;"	m	struct:TPM_MemMap	access:public
TPM_MemMap::__anon11::CnSC	include/MKL25Z4.h	/^    uint32_t CnSC;                                   \/**< Channel (n) Status and Control, array offset: 0xC, array step: 0x8 *\/$/;"	m	struct:TPM_MemMap::__anon11	access:public
TPM_MemMap::__anon11::CnV	include/MKL25Z4.h	/^    uint32_t CnV;                                    \/**< Channel (n) Value, array offset: 0x10, array step: 0x8 *\/$/;"	m	struct:TPM_MemMap::__anon11	access:public
TPM_MemMapPtr	include/MKL25Z4.h	/^} volatile *TPM_MemMapPtr;$/;"	t
TPM_SC_CMOD	include/MKL25Z4.h	5722;"	d
TPM_SC_CMOD_MASK	include/MKL25Z4.h	5720;"	d
TPM_SC_CMOD_SHIFT	include/MKL25Z4.h	5721;"	d
TPM_SC_CPWMS_MASK	include/MKL25Z4.h	5723;"	d
TPM_SC_CPWMS_SHIFT	include/MKL25Z4.h	5724;"	d
TPM_SC_DMA_MASK	include/MKL25Z4.h	5729;"	d
TPM_SC_DMA_SHIFT	include/MKL25Z4.h	5730;"	d
TPM_SC_PS	include/MKL25Z4.h	5719;"	d
TPM_SC_PS_MASK	include/MKL25Z4.h	5717;"	d
TPM_SC_PS_SHIFT	include/MKL25Z4.h	5718;"	d
TPM_SC_REG	include/MKL25Z4.h	5694;"	d
TPM_SC_TOF_MASK	include/MKL25Z4.h	5727;"	d
TPM_SC_TOF_SHIFT	include/MKL25Z4.h	5728;"	d
TPM_SC_TOIE_MASK	include/MKL25Z4.h	5725;"	d
TPM_SC_TOIE_SHIFT	include/MKL25Z4.h	5726;"	d
TPM_STATUS_CH0F_MASK	include/MKL25Z4.h	5759;"	d
TPM_STATUS_CH0F_SHIFT	include/MKL25Z4.h	5760;"	d
TPM_STATUS_CH1F_MASK	include/MKL25Z4.h	5761;"	d
TPM_STATUS_CH1F_SHIFT	include/MKL25Z4.h	5762;"	d
TPM_STATUS_CH2F_MASK	include/MKL25Z4.h	5763;"	d
TPM_STATUS_CH2F_SHIFT	include/MKL25Z4.h	5764;"	d
TPM_STATUS_CH3F_MASK	include/MKL25Z4.h	5765;"	d
TPM_STATUS_CH3F_SHIFT	include/MKL25Z4.h	5766;"	d
TPM_STATUS_CH4F_MASK	include/MKL25Z4.h	5767;"	d
TPM_STATUS_CH4F_SHIFT	include/MKL25Z4.h	5768;"	d
TPM_STATUS_CH5F_MASK	include/MKL25Z4.h	5769;"	d
TPM_STATUS_CH5F_SHIFT	include/MKL25Z4.h	5770;"	d
TPM_STATUS_REG	include/MKL25Z4.h	5699;"	d
TPM_STATUS_TOF_MASK	include/MKL25Z4.h	5771;"	d
TPM_STATUS_TOF_SHIFT	include/MKL25Z4.h	5772;"	d
TPR	include/MKL25Z4.h	/^  uint32_t TPR;                                    \/**< RTC Time Prescaler Register, offset: 0x4 *\/$/;"	m	struct:RTC_MemMap	access:public
TRUE	include/arm_cm0.h	49;"	d
TRUE	include/arm_cm0.h	51;"	d
TSHD	include/MKL25Z4.h	/^  uint32_t TSHD;                                   \/**< TSI Threshold Register, offset: 0x8 *\/$/;"	m	struct:TSI_MemMap	access:public
TSI0_BASE_PTR	include/MKL25Z4.h	5982;"	d
TSI0_DATA	include/MKL25Z4.h	5999;"	d
TSI0_GENCS	include/MKL25Z4.h	5998;"	d
TSI0_TSHD	include/MKL25Z4.h	6000;"	d
TSI_BASE_PTRS	include/MKL25Z4.h	5984;"	d
TSI_DATA_DMAEN_MASK	include/MKL25Z4.h	5962;"	d
TSI_DATA_DMAEN_SHIFT	include/MKL25Z4.h	5963;"	d
TSI_DATA_REG	include/MKL25Z4.h	5902;"	d
TSI_DATA_SWTS_MASK	include/MKL25Z4.h	5960;"	d
TSI_DATA_SWTS_SHIFT	include/MKL25Z4.h	5961;"	d
TSI_DATA_TSICH	include/MKL25Z4.h	5966;"	d
TSI_DATA_TSICH_MASK	include/MKL25Z4.h	5964;"	d
TSI_DATA_TSICH_SHIFT	include/MKL25Z4.h	5965;"	d
TSI_DATA_TSICNT	include/MKL25Z4.h	5959;"	d
TSI_DATA_TSICNT_MASK	include/MKL25Z4.h	5957;"	d
TSI_DATA_TSICNT_SHIFT	include/MKL25Z4.h	5958;"	d
TSI_GENCS_CURSW_MASK	include/MKL25Z4.h	5920;"	d
TSI_GENCS_CURSW_SHIFT	include/MKL25Z4.h	5921;"	d
TSI_GENCS_DVOLT	include/MKL25Z4.h	5945;"	d
TSI_GENCS_DVOLT_MASK	include/MKL25Z4.h	5943;"	d
TSI_GENCS_DVOLT_SHIFT	include/MKL25Z4.h	5944;"	d
TSI_GENCS_EOSF_MASK	include/MKL25Z4.h	5922;"	d
TSI_GENCS_EOSF_SHIFT	include/MKL25Z4.h	5923;"	d
TSI_GENCS_ESOR_MASK	include/MKL25Z4.h	5952;"	d
TSI_GENCS_ESOR_SHIFT	include/MKL25Z4.h	5953;"	d
TSI_GENCS_EXTCHRG	include/MKL25Z4.h	5942;"	d
TSI_GENCS_EXTCHRG_MASK	include/MKL25Z4.h	5940;"	d
TSI_GENCS_EXTCHRG_SHIFT	include/MKL25Z4.h	5941;"	d
TSI_GENCS_MODE	include/MKL25Z4.h	5951;"	d
TSI_GENCS_MODE_MASK	include/MKL25Z4.h	5949;"	d
TSI_GENCS_MODE_SHIFT	include/MKL25Z4.h	5950;"	d
TSI_GENCS_NSCN	include/MKL25Z4.h	5936;"	d
TSI_GENCS_NSCN_MASK	include/MKL25Z4.h	5934;"	d
TSI_GENCS_NSCN_SHIFT	include/MKL25Z4.h	5935;"	d
TSI_GENCS_OUTRGF_MASK	include/MKL25Z4.h	5954;"	d
TSI_GENCS_OUTRGF_SHIFT	include/MKL25Z4.h	5955;"	d
TSI_GENCS_PS	include/MKL25Z4.h	5939;"	d
TSI_GENCS_PS_MASK	include/MKL25Z4.h	5937;"	d
TSI_GENCS_PS_SHIFT	include/MKL25Z4.h	5938;"	d
TSI_GENCS_REFCHRG	include/MKL25Z4.h	5948;"	d
TSI_GENCS_REFCHRG_MASK	include/MKL25Z4.h	5946;"	d
TSI_GENCS_REFCHRG_SHIFT	include/MKL25Z4.h	5947;"	d
TSI_GENCS_REG	include/MKL25Z4.h	5901;"	d
TSI_GENCS_SCNIP_MASK	include/MKL25Z4.h	5924;"	d
TSI_GENCS_SCNIP_SHIFT	include/MKL25Z4.h	5925;"	d
TSI_GENCS_STM_MASK	include/MKL25Z4.h	5926;"	d
TSI_GENCS_STM_SHIFT	include/MKL25Z4.h	5927;"	d
TSI_GENCS_STPE_MASK	include/MKL25Z4.h	5928;"	d
TSI_GENCS_STPE_SHIFT	include/MKL25Z4.h	5929;"	d
TSI_GENCS_TSIEN_MASK	include/MKL25Z4.h	5932;"	d
TSI_GENCS_TSIEN_SHIFT	include/MKL25Z4.h	5933;"	d
TSI_GENCS_TSIIEN_MASK	include/MKL25Z4.h	5930;"	d
TSI_GENCS_TSIIEN_SHIFT	include/MKL25Z4.h	5931;"	d
TSI_MemMap	include/MKL25Z4.h	/^typedef struct TSI_MemMap {$/;"	s
TSI_MemMap::DATA	include/MKL25Z4.h	/^  uint32_t DATA;                                   \/**< TSI DATA Register, offset: 0x4 *\/$/;"	m	struct:TSI_MemMap	access:public
TSI_MemMap::GENCS	include/MKL25Z4.h	/^  uint32_t GENCS;                                  \/**< TSI General Control and Status Register, offset: 0x0 *\/$/;"	m	struct:TSI_MemMap	access:public
TSI_MemMap::TSHD	include/MKL25Z4.h	/^  uint32_t TSHD;                                   \/**< TSI Threshold Register, offset: 0x8 *\/$/;"	m	struct:TSI_MemMap	access:public
TSI_MemMapPtr	include/MKL25Z4.h	/^} volatile *TSI_MemMapPtr;$/;"	t
TSI_TSHD_REG	include/MKL25Z4.h	5903;"	d
TSI_TSHD_THRESH	include/MKL25Z4.h	5973;"	d
TSI_TSHD_THRESH_MASK	include/MKL25Z4.h	5971;"	d
TSI_TSHD_THRESH_SHIFT	include/MKL25Z4.h	5972;"	d
TSI_TSHD_THRESL	include/MKL25Z4.h	5970;"	d
TSI_TSHD_THRESL_MASK	include/MKL25Z4.h	5968;"	d
TSI_TSHD_THRESL_SHIFT	include/MKL25Z4.h	5969;"	d
TSR	include/MKL25Z4.h	/^  uint32_t TSR;                                    \/**< RTC Time Seconds Register, offset: 0x0 *\/$/;"	m	struct:RTC_MemMap	access:public
UART0_BASE_PTR	include/MKL25Z4.h	6464;"	d
UART0_BASE_PTRS	include/MKL25Z4.h	6466;"	d
UART0_BDH	include/MKL25Z4.h	6480;"	d
UART0_BDH_LBKDIE_MASK	include/MKL25Z4.h	6321;"	d
UART0_BDH_LBKDIE_SHIFT	include/MKL25Z4.h	6322;"	d
UART0_BDH_REG	include/MKL25Z4.h	6286;"	d
UART0_BDH_RXEDGIE_MASK	include/MKL25Z4.h	6319;"	d
UART0_BDH_RXEDGIE_SHIFT	include/MKL25Z4.h	6320;"	d
UART0_BDH_SBNS_MASK	include/MKL25Z4.h	6317;"	d
UART0_BDH_SBNS_SHIFT	include/MKL25Z4.h	6318;"	d
UART0_BDH_SBR	include/MKL25Z4.h	6316;"	d
UART0_BDH_SBR_MASK	include/MKL25Z4.h	6314;"	d
UART0_BDH_SBR_SHIFT	include/MKL25Z4.h	6315;"	d
UART0_BDL	include/MKL25Z4.h	6481;"	d
UART0_BDL_REG	include/MKL25Z4.h	6287;"	d
UART0_BDL_SBR	include/MKL25Z4.h	6326;"	d
UART0_BDL_SBR_MASK	include/MKL25Z4.h	6324;"	d
UART0_BDL_SBR_SHIFT	include/MKL25Z4.h	6325;"	d
UART0_C1	include/MKL25Z4.h	6482;"	d
UART0_C1_DOZEEN_MASK	include/MKL25Z4.h	6340;"	d
UART0_C1_DOZEEN_SHIFT	include/MKL25Z4.h	6341;"	d
UART0_C1_ILT_MASK	include/MKL25Z4.h	6332;"	d
UART0_C1_ILT_SHIFT	include/MKL25Z4.h	6333;"	d
UART0_C1_LOOPS_MASK	include/MKL25Z4.h	6342;"	d
UART0_C1_LOOPS_SHIFT	include/MKL25Z4.h	6343;"	d
UART0_C1_M_MASK	include/MKL25Z4.h	6336;"	d
UART0_C1_M_SHIFT	include/MKL25Z4.h	6337;"	d
UART0_C1_PE_MASK	include/MKL25Z4.h	6330;"	d
UART0_C1_PE_SHIFT	include/MKL25Z4.h	6331;"	d
UART0_C1_PT_MASK	include/MKL25Z4.h	6328;"	d
UART0_C1_PT_SHIFT	include/MKL25Z4.h	6329;"	d
UART0_C1_REG	include/MKL25Z4.h	6288;"	d
UART0_C1_RSRC_MASK	include/MKL25Z4.h	6338;"	d
UART0_C1_RSRC_SHIFT	include/MKL25Z4.h	6339;"	d
UART0_C1_WAKE_MASK	include/MKL25Z4.h	6334;"	d
UART0_C1_WAKE_SHIFT	include/MKL25Z4.h	6335;"	d
UART0_C2	include/MKL25Z4.h	6483;"	d
UART0_C2_ILIE_MASK	include/MKL25Z4.h	6353;"	d
UART0_C2_ILIE_SHIFT	include/MKL25Z4.h	6354;"	d
UART0_C2_REG	include/MKL25Z4.h	6289;"	d
UART0_C2_RE_MASK	include/MKL25Z4.h	6349;"	d
UART0_C2_RE_SHIFT	include/MKL25Z4.h	6350;"	d
UART0_C2_RIE_MASK	include/MKL25Z4.h	6355;"	d
UART0_C2_RIE_SHIFT	include/MKL25Z4.h	6356;"	d
UART0_C2_RWU_MASK	include/MKL25Z4.h	6347;"	d
UART0_C2_RWU_SHIFT	include/MKL25Z4.h	6348;"	d
UART0_C2_SBK_MASK	include/MKL25Z4.h	6345;"	d
UART0_C2_SBK_SHIFT	include/MKL25Z4.h	6346;"	d
UART0_C2_TCIE_MASK	include/MKL25Z4.h	6357;"	d
UART0_C2_TCIE_SHIFT	include/MKL25Z4.h	6358;"	d
UART0_C2_TE_MASK	include/MKL25Z4.h	6351;"	d
UART0_C2_TE_SHIFT	include/MKL25Z4.h	6352;"	d
UART0_C2_TIE_MASK	include/MKL25Z4.h	6359;"	d
UART0_C2_TIE_SHIFT	include/MKL25Z4.h	6360;"	d
UART0_C3	include/MKL25Z4.h	6486;"	d
UART0_C3_FEIE_MASK	include/MKL25Z4.h	6398;"	d
UART0_C3_FEIE_SHIFT	include/MKL25Z4.h	6399;"	d
UART0_C3_NEIE_MASK	include/MKL25Z4.h	6400;"	d
UART0_C3_NEIE_SHIFT	include/MKL25Z4.h	6401;"	d
UART0_C3_ORIE_MASK	include/MKL25Z4.h	6402;"	d
UART0_C3_ORIE_SHIFT	include/MKL25Z4.h	6403;"	d
UART0_C3_PEIE_MASK	include/MKL25Z4.h	6396;"	d
UART0_C3_PEIE_SHIFT	include/MKL25Z4.h	6397;"	d
UART0_C3_R8T9_MASK	include/MKL25Z4.h	6410;"	d
UART0_C3_R8T9_SHIFT	include/MKL25Z4.h	6411;"	d
UART0_C3_R9T8_MASK	include/MKL25Z4.h	6408;"	d
UART0_C3_R9T8_SHIFT	include/MKL25Z4.h	6409;"	d
UART0_C3_REG	include/MKL25Z4.h	6292;"	d
UART0_C3_TXDIR_MASK	include/MKL25Z4.h	6406;"	d
UART0_C3_TXDIR_SHIFT	include/MKL25Z4.h	6407;"	d
UART0_C3_TXINV_MASK	include/MKL25Z4.h	6404;"	d
UART0_C3_TXINV_SHIFT	include/MKL25Z4.h	6405;"	d
UART0_C4	include/MKL25Z4.h	6490;"	d
UART0_C4_M10_MASK	include/MKL25Z4.h	6441;"	d
UART0_C4_M10_SHIFT	include/MKL25Z4.h	6442;"	d
UART0_C4_MAEN1_MASK	include/MKL25Z4.h	6445;"	d
UART0_C4_MAEN1_SHIFT	include/MKL25Z4.h	6446;"	d
UART0_C4_MAEN2_MASK	include/MKL25Z4.h	6443;"	d
UART0_C4_MAEN2_SHIFT	include/MKL25Z4.h	6444;"	d
UART0_C4_OSR	include/MKL25Z4.h	6440;"	d
UART0_C4_OSR_MASK	include/MKL25Z4.h	6438;"	d
UART0_C4_OSR_SHIFT	include/MKL25Z4.h	6439;"	d
UART0_C4_REG	include/MKL25Z4.h	6296;"	d
UART0_C5	include/MKL25Z4.h	6491;"	d
UART0_C5_BOTHEDGE_MASK	include/MKL25Z4.h	6450;"	d
UART0_C5_BOTHEDGE_SHIFT	include/MKL25Z4.h	6451;"	d
UART0_C5_RDMAE_MASK	include/MKL25Z4.h	6452;"	d
UART0_C5_RDMAE_SHIFT	include/MKL25Z4.h	6453;"	d
UART0_C5_REG	include/MKL25Z4.h	6297;"	d
UART0_C5_RESYNCDIS_MASK	include/MKL25Z4.h	6448;"	d
UART0_C5_RESYNCDIS_SHIFT	include/MKL25Z4.h	6449;"	d
UART0_C5_TDMAE_MASK	include/MKL25Z4.h	6454;"	d
UART0_C5_TDMAE_SHIFT	include/MKL25Z4.h	6455;"	d
UART0_D	include/MKL25Z4.h	6487;"	d
UART0_D_R0T0_MASK	include/MKL25Z4.h	6413;"	d
UART0_D_R0T0_SHIFT	include/MKL25Z4.h	6414;"	d
UART0_D_R1T1_MASK	include/MKL25Z4.h	6415;"	d
UART0_D_R1T1_SHIFT	include/MKL25Z4.h	6416;"	d
UART0_D_R2T2_MASK	include/MKL25Z4.h	6417;"	d
UART0_D_R2T2_SHIFT	include/MKL25Z4.h	6418;"	d
UART0_D_R3T3_MASK	include/MKL25Z4.h	6419;"	d
UART0_D_R3T3_SHIFT	include/MKL25Z4.h	6420;"	d
UART0_D_R4T4_MASK	include/MKL25Z4.h	6421;"	d
UART0_D_R4T4_SHIFT	include/MKL25Z4.h	6422;"	d
UART0_D_R5T5_MASK	include/MKL25Z4.h	6423;"	d
UART0_D_R5T5_SHIFT	include/MKL25Z4.h	6424;"	d
UART0_D_R6T6_MASK	include/MKL25Z4.h	6425;"	d
UART0_D_R6T6_SHIFT	include/MKL25Z4.h	6426;"	d
UART0_D_R7T7_MASK	include/MKL25Z4.h	6427;"	d
UART0_D_R7T7_SHIFT	include/MKL25Z4.h	6428;"	d
UART0_D_REG	include/MKL25Z4.h	6293;"	d
UART0_MA1	include/MKL25Z4.h	6488;"	d
UART0_MA1_MA	include/MKL25Z4.h	6432;"	d
UART0_MA1_MA_MASK	include/MKL25Z4.h	6430;"	d
UART0_MA1_MA_SHIFT	include/MKL25Z4.h	6431;"	d
UART0_MA1_REG	include/MKL25Z4.h	6294;"	d
UART0_MA2	include/MKL25Z4.h	6489;"	d
UART0_MA2_MA	include/MKL25Z4.h	6436;"	d
UART0_MA2_MA_MASK	include/MKL25Z4.h	6434;"	d
UART0_MA2_MA_SHIFT	include/MKL25Z4.h	6435;"	d
UART0_MA2_REG	include/MKL25Z4.h	6295;"	d
UART0_MemMap	include/MKL25Z4.h	/^typedef struct UART0_MemMap {$/;"	s
UART0_MemMap::BDH	include/MKL25Z4.h	/^  uint8_t BDH;                                     \/**< UART Baud Rate Register High, offset: 0x0 *\/$/;"	m	struct:UART0_MemMap	access:public
UART0_MemMap::BDL	include/MKL25Z4.h	/^  uint8_t BDL;                                     \/**< UART Baud Rate Register Low, offset: 0x1 *\/$/;"	m	struct:UART0_MemMap	access:public
UART0_MemMap::C1	include/MKL25Z4.h	/^  uint8_t C1;                                      \/**< UART Control Register 1, offset: 0x2 *\/$/;"	m	struct:UART0_MemMap	access:public
UART0_MemMap::C2	include/MKL25Z4.h	/^  uint8_t C2;                                      \/**< UART Control Register 2, offset: 0x3 *\/$/;"	m	struct:UART0_MemMap	access:public
UART0_MemMap::C3	include/MKL25Z4.h	/^  uint8_t C3;                                      \/**< UART Control Register 3, offset: 0x6 *\/$/;"	m	struct:UART0_MemMap	access:public
UART0_MemMap::C4	include/MKL25Z4.h	/^  uint8_t C4;                                      \/**< UART Control Register 4, offset: 0xA *\/$/;"	m	struct:UART0_MemMap	access:public
UART0_MemMap::C5	include/MKL25Z4.h	/^  uint8_t C5;                                      \/**< UART Control Register 5, offset: 0xB *\/$/;"	m	struct:UART0_MemMap	access:public
UART0_MemMap::D	include/MKL25Z4.h	/^  uint8_t D;                                       \/**< UART Data Register, offset: 0x7 *\/$/;"	m	struct:UART0_MemMap	access:public
UART0_MemMap::MA1	include/MKL25Z4.h	/^  uint8_t MA1;                                     \/**< UART Match Address Registers 1, offset: 0x8 *\/$/;"	m	struct:UART0_MemMap	access:public
UART0_MemMap::MA2	include/MKL25Z4.h	/^  uint8_t MA2;                                     \/**< UART Match Address Registers 2, offset: 0x9 *\/$/;"	m	struct:UART0_MemMap	access:public
UART0_MemMap::S1	include/MKL25Z4.h	/^  uint8_t S1;                                      \/**< UART Status Register 1, offset: 0x4 *\/$/;"	m	struct:UART0_MemMap	access:public
UART0_MemMap::S2	include/MKL25Z4.h	/^  uint8_t S2;                                      \/**< UART Status Register 2, offset: 0x5 *\/$/;"	m	struct:UART0_MemMap	access:public
UART0_MemMapPtr	include/MKL25Z4.h	/^} volatile *UART0_MemMapPtr;$/;"	t
UART0_S1	include/MKL25Z4.h	6484;"	d
UART0_S1_FE_MASK	include/MKL25Z4.h	6364;"	d
UART0_S1_FE_SHIFT	include/MKL25Z4.h	6365;"	d
UART0_S1_IDLE_MASK	include/MKL25Z4.h	6370;"	d
UART0_S1_IDLE_SHIFT	include/MKL25Z4.h	6371;"	d
UART0_S1_NF_MASK	include/MKL25Z4.h	6366;"	d
UART0_S1_NF_SHIFT	include/MKL25Z4.h	6367;"	d
UART0_S1_OR_MASK	include/MKL25Z4.h	6368;"	d
UART0_S1_OR_SHIFT	include/MKL25Z4.h	6369;"	d
UART0_S1_PF_MASK	include/MKL25Z4.h	6362;"	d
UART0_S1_PF_SHIFT	include/MKL25Z4.h	6363;"	d
UART0_S1_RDRF_MASK	include/MKL25Z4.h	6372;"	d
UART0_S1_RDRF_SHIFT	include/MKL25Z4.h	6373;"	d
UART0_S1_REG	include/MKL25Z4.h	6290;"	d
UART0_S1_TC_MASK	include/MKL25Z4.h	6374;"	d
UART0_S1_TC_SHIFT	include/MKL25Z4.h	6375;"	d
UART0_S1_TDRE_MASK	include/MKL25Z4.h	6376;"	d
UART0_S1_TDRE_SHIFT	include/MKL25Z4.h	6377;"	d
UART0_S2	include/MKL25Z4.h	6485;"	d
UART0_S2_BRK13_MASK	include/MKL25Z4.h	6383;"	d
UART0_S2_BRK13_SHIFT	include/MKL25Z4.h	6384;"	d
UART0_S2_LBKDE_MASK	include/MKL25Z4.h	6381;"	d
UART0_S2_LBKDE_SHIFT	include/MKL25Z4.h	6382;"	d
UART0_S2_LBKDIF_MASK	include/MKL25Z4.h	6393;"	d
UART0_S2_LBKDIF_SHIFT	include/MKL25Z4.h	6394;"	d
UART0_S2_MSBF_MASK	include/MKL25Z4.h	6389;"	d
UART0_S2_MSBF_SHIFT	include/MKL25Z4.h	6390;"	d
UART0_S2_RAF_MASK	include/MKL25Z4.h	6379;"	d
UART0_S2_RAF_SHIFT	include/MKL25Z4.h	6380;"	d
UART0_S2_REG	include/MKL25Z4.h	6291;"	d
UART0_S2_RWUID_MASK	include/MKL25Z4.h	6385;"	d
UART0_S2_RWUID_SHIFT	include/MKL25Z4.h	6386;"	d
UART0_S2_RXEDGIF_MASK	include/MKL25Z4.h	6391;"	d
UART0_S2_RXEDGIF_SHIFT	include/MKL25Z4.h	6392;"	d
UART0_S2_RXINV_MASK	include/MKL25Z4.h	6387;"	d
UART0_S2_RXINV_SHIFT	include/MKL25Z4.h	6388;"	d
UART1_BASE_PTR	include/MKL25Z4.h	6202;"	d
UART1_BDH	include/MKL25Z4.h	6220;"	d
UART1_BDL	include/MKL25Z4.h	6221;"	d
UART1_C1	include/MKL25Z4.h	6222;"	d
UART1_C2	include/MKL25Z4.h	6223;"	d
UART1_C3	include/MKL25Z4.h	6226;"	d
UART1_C4	include/MKL25Z4.h	6228;"	d
UART1_D	include/MKL25Z4.h	6227;"	d
UART1_S1	include/MKL25Z4.h	6224;"	d
UART1_S2	include/MKL25Z4.h	6225;"	d
UART2_BASE_PTR	include/MKL25Z4.h	6204;"	d
UART2_BDH	include/MKL25Z4.h	6230;"	d
UART2_BDL	include/MKL25Z4.h	6231;"	d
UART2_C1	include/MKL25Z4.h	6232;"	d
UART2_C2	include/MKL25Z4.h	6233;"	d
UART2_C3	include/MKL25Z4.h	6236;"	d
UART2_C4	include/MKL25Z4.h	6238;"	d
UART2_D	include/MKL25Z4.h	6237;"	d
UART2_S1	include/MKL25Z4.h	6234;"	d
UART2_S2	include/MKL25Z4.h	6235;"	d
UART_BASE_PTRS	include/MKL25Z4.h	6206;"	d
UART_BDH_LBKDIE_MASK	include/MKL25Z4.h	6077;"	d
UART_BDH_LBKDIE_SHIFT	include/MKL25Z4.h	6078;"	d
UART_BDH_REG	include/MKL25Z4.h	6045;"	d
UART_BDH_RXEDGIE_MASK	include/MKL25Z4.h	6075;"	d
UART_BDH_RXEDGIE_SHIFT	include/MKL25Z4.h	6076;"	d
UART_BDH_SBNS_MASK	include/MKL25Z4.h	6073;"	d
UART_BDH_SBNS_SHIFT	include/MKL25Z4.h	6074;"	d
UART_BDH_SBR	include/MKL25Z4.h	6072;"	d
UART_BDH_SBR_MASK	include/MKL25Z4.h	6070;"	d
UART_BDH_SBR_SHIFT	include/MKL25Z4.h	6071;"	d
UART_BDL_REG	include/MKL25Z4.h	6046;"	d
UART_BDL_SBR	include/MKL25Z4.h	6082;"	d
UART_BDL_SBR_MASK	include/MKL25Z4.h	6080;"	d
UART_BDL_SBR_SHIFT	include/MKL25Z4.h	6081;"	d
UART_BUFFER_SIZE	src/uart.c	9;"	d	file:
UART_C1_ILT_MASK	include/MKL25Z4.h	6088;"	d
UART_C1_ILT_SHIFT	include/MKL25Z4.h	6089;"	d
UART_C1_LOOPS_MASK	include/MKL25Z4.h	6098;"	d
UART_C1_LOOPS_SHIFT	include/MKL25Z4.h	6099;"	d
UART_C1_M_MASK	include/MKL25Z4.h	6092;"	d
UART_C1_M_SHIFT	include/MKL25Z4.h	6093;"	d
UART_C1_PE_MASK	include/MKL25Z4.h	6086;"	d
UART_C1_PE_SHIFT	include/MKL25Z4.h	6087;"	d
UART_C1_PT_MASK	include/MKL25Z4.h	6084;"	d
UART_C1_PT_SHIFT	include/MKL25Z4.h	6085;"	d
UART_C1_REG	include/MKL25Z4.h	6047;"	d
UART_C1_RSRC_MASK	include/MKL25Z4.h	6094;"	d
UART_C1_RSRC_SHIFT	include/MKL25Z4.h	6095;"	d
UART_C1_UARTSWAI_MASK	include/MKL25Z4.h	6096;"	d
UART_C1_UARTSWAI_SHIFT	include/MKL25Z4.h	6097;"	d
UART_C1_WAKE_MASK	include/MKL25Z4.h	6090;"	d
UART_C1_WAKE_SHIFT	include/MKL25Z4.h	6091;"	d
UART_C2_ILIE_MASK	include/MKL25Z4.h	6109;"	d
UART_C2_ILIE_SHIFT	include/MKL25Z4.h	6110;"	d
UART_C2_REG	include/MKL25Z4.h	6048;"	d
UART_C2_RE_MASK	include/MKL25Z4.h	6105;"	d
UART_C2_RE_SHIFT	include/MKL25Z4.h	6106;"	d
UART_C2_RIE_MASK	include/MKL25Z4.h	6111;"	d
UART_C2_RIE_SHIFT	include/MKL25Z4.h	6112;"	d
UART_C2_RWU_MASK	include/MKL25Z4.h	6103;"	d
UART_C2_RWU_SHIFT	include/MKL25Z4.h	6104;"	d
UART_C2_SBK_MASK	include/MKL25Z4.h	6101;"	d
UART_C2_SBK_SHIFT	include/MKL25Z4.h	6102;"	d
UART_C2_TCIE_MASK	include/MKL25Z4.h	6113;"	d
UART_C2_TCIE_SHIFT	include/MKL25Z4.h	6114;"	d
UART_C2_TE_MASK	include/MKL25Z4.h	6107;"	d
UART_C2_TE_SHIFT	include/MKL25Z4.h	6108;"	d
UART_C2_TIE_MASK	include/MKL25Z4.h	6115;"	d
UART_C2_TIE_SHIFT	include/MKL25Z4.h	6116;"	d
UART_C3_FEIE_MASK	include/MKL25Z4.h	6152;"	d
UART_C3_FEIE_SHIFT	include/MKL25Z4.h	6153;"	d
UART_C3_NEIE_MASK	include/MKL25Z4.h	6154;"	d
UART_C3_NEIE_SHIFT	include/MKL25Z4.h	6155;"	d
UART_C3_ORIE_MASK	include/MKL25Z4.h	6156;"	d
UART_C3_ORIE_SHIFT	include/MKL25Z4.h	6157;"	d
UART_C3_PEIE_MASK	include/MKL25Z4.h	6150;"	d
UART_C3_PEIE_SHIFT	include/MKL25Z4.h	6151;"	d
UART_C3_R8_MASK	include/MKL25Z4.h	6164;"	d
UART_C3_R8_SHIFT	include/MKL25Z4.h	6165;"	d
UART_C3_REG	include/MKL25Z4.h	6051;"	d
UART_C3_T8_MASK	include/MKL25Z4.h	6162;"	d
UART_C3_T8_SHIFT	include/MKL25Z4.h	6163;"	d
UART_C3_TXDIR_MASK	include/MKL25Z4.h	6160;"	d
UART_C3_TXDIR_SHIFT	include/MKL25Z4.h	6161;"	d
UART_C3_TXINV_MASK	include/MKL25Z4.h	6158;"	d
UART_C3_TXINV_SHIFT	include/MKL25Z4.h	6159;"	d
UART_C4_ILDMAS_MASK	include/MKL25Z4.h	6186;"	d
UART_C4_ILDMAS_SHIFT	include/MKL25Z4.h	6187;"	d
UART_C4_LBKDDMAS_MASK	include/MKL25Z4.h	6184;"	d
UART_C4_LBKDDMAS_SHIFT	include/MKL25Z4.h	6185;"	d
UART_C4_RDMAS_MASK	include/MKL25Z4.h	6188;"	d
UART_C4_RDMAS_SHIFT	include/MKL25Z4.h	6189;"	d
UART_C4_REG	include/MKL25Z4.h	6053;"	d
UART_C4_TCDMAS_MASK	include/MKL25Z4.h	6190;"	d
UART_C4_TCDMAS_SHIFT	include/MKL25Z4.h	6191;"	d
UART_C4_TDMAS_MASK	include/MKL25Z4.h	6192;"	d
UART_C4_TDMAS_SHIFT	include/MKL25Z4.h	6193;"	d
UART_D_R0T0_MASK	include/MKL25Z4.h	6167;"	d
UART_D_R0T0_SHIFT	include/MKL25Z4.h	6168;"	d
UART_D_R1T1_MASK	include/MKL25Z4.h	6169;"	d
UART_D_R1T1_SHIFT	include/MKL25Z4.h	6170;"	d
UART_D_R2T2_MASK	include/MKL25Z4.h	6171;"	d
UART_D_R2T2_SHIFT	include/MKL25Z4.h	6172;"	d
UART_D_R3T3_MASK	include/MKL25Z4.h	6173;"	d
UART_D_R3T3_SHIFT	include/MKL25Z4.h	6174;"	d
UART_D_R4T4_MASK	include/MKL25Z4.h	6175;"	d
UART_D_R4T4_SHIFT	include/MKL25Z4.h	6176;"	d
UART_D_R5T5_MASK	include/MKL25Z4.h	6177;"	d
UART_D_R5T5_SHIFT	include/MKL25Z4.h	6178;"	d
UART_D_R6T6_MASK	include/MKL25Z4.h	6179;"	d
UART_D_R6T6_SHIFT	include/MKL25Z4.h	6180;"	d
UART_D_R7T7_MASK	include/MKL25Z4.h	6181;"	d
UART_D_R7T7_SHIFT	include/MKL25Z4.h	6182;"	d
UART_D_REG	include/MKL25Z4.h	6052;"	d
UART_MemMap	include/MKL25Z4.h	/^typedef struct UART_MemMap {$/;"	s
UART_MemMap::BDH	include/MKL25Z4.h	/^  uint8_t BDH;                                     \/**< UART Baud Rate Register: High, offset: 0x0 *\/$/;"	m	struct:UART_MemMap	access:public
UART_MemMap::BDL	include/MKL25Z4.h	/^  uint8_t BDL;                                     \/**< UART Baud Rate Register: Low, offset: 0x1 *\/$/;"	m	struct:UART_MemMap	access:public
UART_MemMap::C1	include/MKL25Z4.h	/^  uint8_t C1;                                      \/**< UART Control Register 1, offset: 0x2 *\/$/;"	m	struct:UART_MemMap	access:public
UART_MemMap::C2	include/MKL25Z4.h	/^  uint8_t C2;                                      \/**< UART Control Register 2, offset: 0x3 *\/$/;"	m	struct:UART_MemMap	access:public
UART_MemMap::C3	include/MKL25Z4.h	/^  uint8_t C3;                                      \/**< UART Control Register 3, offset: 0x6 *\/$/;"	m	struct:UART_MemMap	access:public
UART_MemMap::C4	include/MKL25Z4.h	/^  uint8_t C4;                                      \/**< UART Control Register 4, offset: 0x8 *\/$/;"	m	struct:UART_MemMap	access:public
UART_MemMap::D	include/MKL25Z4.h	/^  uint8_t D;                                       \/**< UART Data Register, offset: 0x7 *\/$/;"	m	struct:UART_MemMap	access:public
UART_MemMap::S1	include/MKL25Z4.h	/^  uint8_t S1;                                      \/**< UART Status Register 1, offset: 0x4 *\/$/;"	m	struct:UART_MemMap	access:public
UART_MemMap::S2	include/MKL25Z4.h	/^  uint8_t S2;                                      \/**< UART Status Register 2, offset: 0x5 *\/$/;"	m	struct:UART_MemMap	access:public
UART_MemMapPtr	include/MKL25Z4.h	/^} volatile *UART_MemMapPtr;$/;"	t
UART_S1_FE_MASK	include/MKL25Z4.h	6120;"	d
UART_S1_FE_SHIFT	include/MKL25Z4.h	6121;"	d
UART_S1_IDLE_MASK	include/MKL25Z4.h	6126;"	d
UART_S1_IDLE_SHIFT	include/MKL25Z4.h	6127;"	d
UART_S1_NF_MASK	include/MKL25Z4.h	6122;"	d
UART_S1_NF_SHIFT	include/MKL25Z4.h	6123;"	d
UART_S1_OR_MASK	include/MKL25Z4.h	6124;"	d
UART_S1_OR_SHIFT	include/MKL25Z4.h	6125;"	d
UART_S1_PF_MASK	include/MKL25Z4.h	6118;"	d
UART_S1_PF_SHIFT	include/MKL25Z4.h	6119;"	d
UART_S1_RDRF_MASK	include/MKL25Z4.h	6128;"	d
UART_S1_RDRF_SHIFT	include/MKL25Z4.h	6129;"	d
UART_S1_REG	include/MKL25Z4.h	6049;"	d
UART_S1_TC_MASK	include/MKL25Z4.h	6130;"	d
UART_S1_TC_SHIFT	include/MKL25Z4.h	6131;"	d
UART_S1_TDRE_MASK	include/MKL25Z4.h	6132;"	d
UART_S1_TDRE_SHIFT	include/MKL25Z4.h	6133;"	d
UART_S2_BRK13_MASK	include/MKL25Z4.h	6139;"	d
UART_S2_BRK13_SHIFT	include/MKL25Z4.h	6140;"	d
UART_S2_LBKDE_MASK	include/MKL25Z4.h	6137;"	d
UART_S2_LBKDE_SHIFT	include/MKL25Z4.h	6138;"	d
UART_S2_LBKDIF_MASK	include/MKL25Z4.h	6147;"	d
UART_S2_LBKDIF_SHIFT	include/MKL25Z4.h	6148;"	d
UART_S2_RAF_MASK	include/MKL25Z4.h	6135;"	d
UART_S2_RAF_SHIFT	include/MKL25Z4.h	6136;"	d
UART_S2_REG	include/MKL25Z4.h	6050;"	d
UART_S2_RWUID_MASK	include/MKL25Z4.h	6141;"	d
UART_S2_RWUID_SHIFT	include/MKL25Z4.h	6142;"	d
UART_S2_RXEDGIF_MASK	include/MKL25Z4.h	6145;"	d
UART_S2_RXEDGIF_SHIFT	include/MKL25Z4.h	6146;"	d
UART_S2_RXINV_MASK	include/MKL25Z4.h	6143;"	d
UART_S2_RXINV_SHIFT	include/MKL25Z4.h	6144;"	d
UIDL	include/MKL25Z4.h	/^  uint32_t UIDL;                                   \/**< Unique Identification Register Low, offset: 0x1060 *\/$/;"	m	struct:SIM_MemMap	access:public
UIDMH	include/MKL25Z4.h	/^  uint32_t UIDMH;                                  \/**< Unique Identification Register Mid-High, offset: 0x1058 *\/$/;"	m	struct:SIM_MemMap	access:public
UIDML	include/MKL25Z4.h	/^  uint32_t UIDML;                                  \/**< Unique Identification Register Mid Low, offset: 0x105C *\/$/;"	m	struct:SIM_MemMap	access:public
USB0_ADDINFO	include/MKL25Z4.h	6882;"	d
USB0_ADDR	include/MKL25Z4.h	6893;"	d
USB0_BASE_PTR	include/MKL25Z4.h	6863;"	d
USB0_BDTPAGE1	include/MKL25Z4.h	6894;"	d
USB0_BDTPAGE2	include/MKL25Z4.h	6899;"	d
USB0_BDTPAGE3	include/MKL25Z4.h	6900;"	d
USB0_CONTROL	include/MKL25Z4.h	6919;"	d
USB0_CTL	include/MKL25Z4.h	6892;"	d
USB0_ENDPT	include/MKL25Z4.h	6923;"	d
USB0_ENDPT0	include/MKL25Z4.h	6901;"	d
USB0_ENDPT1	include/MKL25Z4.h	6902;"	d
USB0_ENDPT10	include/MKL25Z4.h	6911;"	d
USB0_ENDPT11	include/MKL25Z4.h	6912;"	d
USB0_ENDPT12	include/MKL25Z4.h	6913;"	d
USB0_ENDPT13	include/MKL25Z4.h	6914;"	d
USB0_ENDPT14	include/MKL25Z4.h	6915;"	d
USB0_ENDPT15	include/MKL25Z4.h	6916;"	d
USB0_ENDPT2	include/MKL25Z4.h	6903;"	d
USB0_ENDPT3	include/MKL25Z4.h	6904;"	d
USB0_ENDPT4	include/MKL25Z4.h	6905;"	d
USB0_ENDPT5	include/MKL25Z4.h	6906;"	d
USB0_ENDPT6	include/MKL25Z4.h	6907;"	d
USB0_ENDPT7	include/MKL25Z4.h	6908;"	d
USB0_ENDPT8	include/MKL25Z4.h	6909;"	d
USB0_ENDPT9	include/MKL25Z4.h	6910;"	d
USB0_ERREN	include/MKL25Z4.h	6890;"	d
USB0_ERRSTAT	include/MKL25Z4.h	6889;"	d
USB0_FRMNUMH	include/MKL25Z4.h	6896;"	d
USB0_FRMNUML	include/MKL25Z4.h	6895;"	d
USB0_IDCOMP	include/MKL25Z4.h	6880;"	d
USB0_INTEN	include/MKL25Z4.h	6888;"	d
USB0_ISTAT	include/MKL25Z4.h	6887;"	d
USB0_OBSERVE	include/MKL25Z4.h	6918;"	d
USB0_OTGCTL	include/MKL25Z4.h	6886;"	d
USB0_OTGICR	include/MKL25Z4.h	6884;"	d
USB0_OTGISTAT	include/MKL25Z4.h	6883;"	d
USB0_OTGSTAT	include/MKL25Z4.h	6885;"	d
USB0_PERID	include/MKL25Z4.h	6879;"	d
USB0_REV	include/MKL25Z4.h	6881;"	d
USB0_SOFTHLD	include/MKL25Z4.h	6898;"	d
USB0_STAT	include/MKL25Z4.h	6891;"	d
USB0_TOKEN	include/MKL25Z4.h	6897;"	d
USB0_USBCTRL	include/MKL25Z4.h	6917;"	d
USB0_USBTRC0	include/MKL25Z4.h	6920;"	d
USBCTRL	include/MKL25Z4.h	/^  uint8_t USBCTRL;                                 \/**< USB Control register, offset: 0x100 *\/$/;"	m	struct:USB_MemMap	access:public
USBTRC0	include/MKL25Z4.h	/^  uint8_t USBTRC0;                                 \/**< USB Transceiver Control Register 0, offset: 0x10C *\/$/;"	m	struct:USB_MemMap	access:public
USB_ADDINFO_IEHOST_MASK	include/MKL25Z4.h	6637;"	d
USB_ADDINFO_IEHOST_SHIFT	include/MKL25Z4.h	6638;"	d
USB_ADDINFO_IRQNUM	include/MKL25Z4.h	6641;"	d
USB_ADDINFO_IRQNUM_MASK	include/MKL25Z4.h	6639;"	d
USB_ADDINFO_IRQNUM_SHIFT	include/MKL25Z4.h	6640;"	d
USB_ADDINFO_REG	include/MKL25Z4.h	6585;"	d
USB_ADDR_ADDR	include/MKL25Z4.h	6782;"	d
USB_ADDR_ADDR_MASK	include/MKL25Z4.h	6780;"	d
USB_ADDR_ADDR_SHIFT	include/MKL25Z4.h	6781;"	d
USB_ADDR_LSEN_MASK	include/MKL25Z4.h	6783;"	d
USB_ADDR_LSEN_SHIFT	include/MKL25Z4.h	6784;"	d
USB_ADDR_REG	include/MKL25Z4.h	6596;"	d
USB_BASE_PTRS	include/MKL25Z4.h	6865;"	d
USB_BDTPAGE1_BDTBA	include/MKL25Z4.h	6788;"	d
USB_BDTPAGE1_BDTBA_MASK	include/MKL25Z4.h	6786;"	d
USB_BDTPAGE1_BDTBA_SHIFT	include/MKL25Z4.h	6787;"	d
USB_BDTPAGE1_REG	include/MKL25Z4.h	6597;"	d
USB_BDTPAGE2_BDTBA	include/MKL25Z4.h	6811;"	d
USB_BDTPAGE2_BDTBA_MASK	include/MKL25Z4.h	6809;"	d
USB_BDTPAGE2_BDTBA_SHIFT	include/MKL25Z4.h	6810;"	d
USB_BDTPAGE2_REG	include/MKL25Z4.h	6602;"	d
USB_BDTPAGE3_BDTBA	include/MKL25Z4.h	6815;"	d
USB_BDTPAGE3_BDTBA_MASK	include/MKL25Z4.h	6813;"	d
USB_BDTPAGE3_BDTBA_SHIFT	include/MKL25Z4.h	6814;"	d
USB_BDTPAGE3_REG	include/MKL25Z4.h	6603;"	d
USB_CONTROL_DPPULLUPNONOTG_MASK	include/MKL25Z4.h	6844;"	d
USB_CONTROL_DPPULLUPNONOTG_SHIFT	include/MKL25Z4.h	6845;"	d
USB_CONTROL_REG	include/MKL25Z4.h	6607;"	d
USB_CTL_HOSTMODEEN_MASK	include/MKL25Z4.h	6769;"	d
USB_CTL_HOSTMODEEN_SHIFT	include/MKL25Z4.h	6770;"	d
USB_CTL_JSTATE_MASK	include/MKL25Z4.h	6777;"	d
USB_CTL_JSTATE_SHIFT	include/MKL25Z4.h	6778;"	d
USB_CTL_ODDRST_MASK	include/MKL25Z4.h	6765;"	d
USB_CTL_ODDRST_SHIFT	include/MKL25Z4.h	6766;"	d
USB_CTL_REG	include/MKL25Z4.h	6595;"	d
USB_CTL_RESET_MASK	include/MKL25Z4.h	6771;"	d
USB_CTL_RESET_SHIFT	include/MKL25Z4.h	6772;"	d
USB_CTL_RESUME_MASK	include/MKL25Z4.h	6767;"	d
USB_CTL_RESUME_SHIFT	include/MKL25Z4.h	6768;"	d
USB_CTL_SE0_MASK	include/MKL25Z4.h	6775;"	d
USB_CTL_SE0_SHIFT	include/MKL25Z4.h	6776;"	d
USB_CTL_TXSUSPENDTOKENBUSY_MASK	include/MKL25Z4.h	6773;"	d
USB_CTL_TXSUSPENDTOKENBUSY_SHIFT	include/MKL25Z4.h	6774;"	d
USB_CTL_USBENSOFEN_MASK	include/MKL25Z4.h	6763;"	d
USB_CTL_USBENSOFEN_SHIFT	include/MKL25Z4.h	6764;"	d
USB_ENDPT_EPCTLDIS_MASK	include/MKL25Z4.h	6825;"	d
USB_ENDPT_EPCTLDIS_SHIFT	include/MKL25Z4.h	6826;"	d
USB_ENDPT_EPHSHK_MASK	include/MKL25Z4.h	6817;"	d
USB_ENDPT_EPHSHK_SHIFT	include/MKL25Z4.h	6818;"	d
USB_ENDPT_EPRXEN_MASK	include/MKL25Z4.h	6823;"	d
USB_ENDPT_EPRXEN_SHIFT	include/MKL25Z4.h	6824;"	d
USB_ENDPT_EPSTALL_MASK	include/MKL25Z4.h	6819;"	d
USB_ENDPT_EPSTALL_SHIFT	include/MKL25Z4.h	6820;"	d
USB_ENDPT_EPTXEN_MASK	include/MKL25Z4.h	6821;"	d
USB_ENDPT_EPTXEN_SHIFT	include/MKL25Z4.h	6822;"	d
USB_ENDPT_HOSTWOHUB_MASK	include/MKL25Z4.h	6829;"	d
USB_ENDPT_HOSTWOHUB_SHIFT	include/MKL25Z4.h	6830;"	d
USB_ENDPT_REG	include/MKL25Z4.h	6604;"	d
USB_ENDPT_RETRYDIS_MASK	include/MKL25Z4.h	6827;"	d
USB_ENDPT_RETRYDIS_SHIFT	include/MKL25Z4.h	6828;"	d
USB_ERREN_BTOERREN_MASK	include/MKL25Z4.h	6748;"	d
USB_ERREN_BTOERREN_SHIFT	include/MKL25Z4.h	6749;"	d
USB_ERREN_BTSERREN_MASK	include/MKL25Z4.h	6752;"	d
USB_ERREN_BTSERREN_SHIFT	include/MKL25Z4.h	6753;"	d
USB_ERREN_CRC16EN_MASK	include/MKL25Z4.h	6744;"	d
USB_ERREN_CRC16EN_SHIFT	include/MKL25Z4.h	6745;"	d
USB_ERREN_CRC5EOFEN_MASK	include/MKL25Z4.h	6742;"	d
USB_ERREN_CRC5EOFEN_SHIFT	include/MKL25Z4.h	6743;"	d
USB_ERREN_DFN8EN_MASK	include/MKL25Z4.h	6746;"	d
USB_ERREN_DFN8EN_SHIFT	include/MKL25Z4.h	6747;"	d
USB_ERREN_DMAERREN_MASK	include/MKL25Z4.h	6750;"	d
USB_ERREN_DMAERREN_SHIFT	include/MKL25Z4.h	6751;"	d
USB_ERREN_PIDERREN_MASK	include/MKL25Z4.h	6740;"	d
USB_ERREN_PIDERREN_SHIFT	include/MKL25Z4.h	6741;"	d
USB_ERREN_REG	include/MKL25Z4.h	6593;"	d
USB_ERRSTAT_BTOERR_MASK	include/MKL25Z4.h	6733;"	d
USB_ERRSTAT_BTOERR_SHIFT	include/MKL25Z4.h	6734;"	d
USB_ERRSTAT_BTSERR_MASK	include/MKL25Z4.h	6737;"	d
USB_ERRSTAT_BTSERR_SHIFT	include/MKL25Z4.h	6738;"	d
USB_ERRSTAT_CRC16_MASK	include/MKL25Z4.h	6729;"	d
USB_ERRSTAT_CRC16_SHIFT	include/MKL25Z4.h	6730;"	d
USB_ERRSTAT_CRC5EOF_MASK	include/MKL25Z4.h	6727;"	d
USB_ERRSTAT_CRC5EOF_SHIFT	include/MKL25Z4.h	6728;"	d
USB_ERRSTAT_DFN8_MASK	include/MKL25Z4.h	6731;"	d
USB_ERRSTAT_DFN8_SHIFT	include/MKL25Z4.h	6732;"	d
USB_ERRSTAT_DMAERR_MASK	include/MKL25Z4.h	6735;"	d
USB_ERRSTAT_DMAERR_SHIFT	include/MKL25Z4.h	6736;"	d
USB_ERRSTAT_PIDERR_MASK	include/MKL25Z4.h	6725;"	d
USB_ERRSTAT_PIDERR_SHIFT	include/MKL25Z4.h	6726;"	d
USB_ERRSTAT_REG	include/MKL25Z4.h	6592;"	d
USB_FRMNUMH_FRM	include/MKL25Z4.h	6796;"	d
USB_FRMNUMH_FRM_MASK	include/MKL25Z4.h	6794;"	d
USB_FRMNUMH_FRM_SHIFT	include/MKL25Z4.h	6795;"	d
USB_FRMNUMH_REG	include/MKL25Z4.h	6599;"	d
USB_FRMNUML_FRM	include/MKL25Z4.h	6792;"	d
USB_FRMNUML_FRM_MASK	include/MKL25Z4.h	6790;"	d
USB_FRMNUML_FRM_SHIFT	include/MKL25Z4.h	6791;"	d
USB_FRMNUML_REG	include/MKL25Z4.h	6598;"	d
USB_IDCOMP_NID	include/MKL25Z4.h	6631;"	d
USB_IDCOMP_NID_MASK	include/MKL25Z4.h	6629;"	d
USB_IDCOMP_NID_SHIFT	include/MKL25Z4.h	6630;"	d
USB_IDCOMP_REG	include/MKL25Z4.h	6583;"	d
USB_INTEN_ATTACHEN_MASK	include/MKL25Z4.h	6720;"	d
USB_INTEN_ATTACHEN_SHIFT	include/MKL25Z4.h	6721;"	d
USB_INTEN_ERROREN_MASK	include/MKL25Z4.h	6710;"	d
USB_INTEN_ERROREN_SHIFT	include/MKL25Z4.h	6711;"	d
USB_INTEN_REG	include/MKL25Z4.h	6591;"	d
USB_INTEN_RESUMEEN_MASK	include/MKL25Z4.h	6718;"	d
USB_INTEN_RESUMEEN_SHIFT	include/MKL25Z4.h	6719;"	d
USB_INTEN_SLEEPEN_MASK	include/MKL25Z4.h	6716;"	d
USB_INTEN_SLEEPEN_SHIFT	include/MKL25Z4.h	6717;"	d
USB_INTEN_SOFTOKEN_MASK	include/MKL25Z4.h	6712;"	d
USB_INTEN_SOFTOKEN_SHIFT	include/MKL25Z4.h	6713;"	d
USB_INTEN_STALLEN_MASK	include/MKL25Z4.h	6722;"	d
USB_INTEN_STALLEN_SHIFT	include/MKL25Z4.h	6723;"	d
USB_INTEN_TOKDNEEN_MASK	include/MKL25Z4.h	6714;"	d
USB_INTEN_TOKDNEEN_SHIFT	include/MKL25Z4.h	6715;"	d
USB_INTEN_USBRSTEN_MASK	include/MKL25Z4.h	6708;"	d
USB_INTEN_USBRSTEN_SHIFT	include/MKL25Z4.h	6709;"	d
USB_ISTAT_ATTACH_MASK	include/MKL25Z4.h	6703;"	d
USB_ISTAT_ATTACH_SHIFT	include/MKL25Z4.h	6704;"	d
USB_ISTAT_ERROR_MASK	include/MKL25Z4.h	6693;"	d
USB_ISTAT_ERROR_SHIFT	include/MKL25Z4.h	6694;"	d
USB_ISTAT_REG	include/MKL25Z4.h	6590;"	d
USB_ISTAT_RESUME_MASK	include/MKL25Z4.h	6701;"	d
USB_ISTAT_RESUME_SHIFT	include/MKL25Z4.h	6702;"	d
USB_ISTAT_SLEEP_MASK	include/MKL25Z4.h	6699;"	d
USB_ISTAT_SLEEP_SHIFT	include/MKL25Z4.h	6700;"	d
USB_ISTAT_SOFTOK_MASK	include/MKL25Z4.h	6695;"	d
USB_ISTAT_SOFTOK_SHIFT	include/MKL25Z4.h	6696;"	d
USB_ISTAT_STALL_MASK	include/MKL25Z4.h	6705;"	d
USB_ISTAT_STALL_SHIFT	include/MKL25Z4.h	6706;"	d
USB_ISTAT_TOKDNE_MASK	include/MKL25Z4.h	6697;"	d
USB_ISTAT_TOKDNE_SHIFT	include/MKL25Z4.h	6698;"	d
USB_ISTAT_USBRST_MASK	include/MKL25Z4.h	6691;"	d
USB_ISTAT_USBRST_SHIFT	include/MKL25Z4.h	6692;"	d
USB_MemMap	include/MKL25Z4.h	/^typedef struct USB_MemMap {$/;"	s
USB_MemMap::ADDINFO	include/MKL25Z4.h	/^  uint8_t ADDINFO;                                 \/**< Peripheral Additional Info register, offset: 0xC *\/$/;"	m	struct:USB_MemMap	access:public
USB_MemMap::ADDR	include/MKL25Z4.h	/^  uint8_t ADDR;                                    \/**< Address register, offset: 0x98 *\/$/;"	m	struct:USB_MemMap	access:public
USB_MemMap::BDTPAGE1	include/MKL25Z4.h	/^  uint8_t BDTPAGE1;                                \/**< BDT Page Register 1, offset: 0x9C *\/$/;"	m	struct:USB_MemMap	access:public
USB_MemMap::BDTPAGE2	include/MKL25Z4.h	/^  uint8_t BDTPAGE2;                                \/**< BDT Page Register 2, offset: 0xB0 *\/$/;"	m	struct:USB_MemMap	access:public
USB_MemMap::BDTPAGE3	include/MKL25Z4.h	/^  uint8_t BDTPAGE3;                                \/**< BDT Page Register 3, offset: 0xB4 *\/$/;"	m	struct:USB_MemMap	access:public
USB_MemMap::CONTROL	include/MKL25Z4.h	/^  uint8_t CONTROL;                                 \/**< USB OTG Control register, offset: 0x108 *\/$/;"	m	struct:USB_MemMap	access:public
USB_MemMap::CTL	include/MKL25Z4.h	/^  uint8_t CTL;                                     \/**< Control register, offset: 0x94 *\/$/;"	m	struct:USB_MemMap	access:public
USB_MemMap::ENDPOINT	include/MKL25Z4.h	/^  } ENDPOINT[16];$/;"	m	struct:USB_MemMap	typeref:struct:USB_MemMap::__anon12	access:public
USB_MemMap::ERREN	include/MKL25Z4.h	/^  uint8_t ERREN;                                   \/**< Error Interrupt Enable register, offset: 0x8C *\/$/;"	m	struct:USB_MemMap	access:public
USB_MemMap::ERRSTAT	include/MKL25Z4.h	/^  uint8_t ERRSTAT;                                 \/**< Error Interrupt Status register, offset: 0x88 *\/$/;"	m	struct:USB_MemMap	access:public
USB_MemMap::FRMNUMH	include/MKL25Z4.h	/^  uint8_t FRMNUMH;                                 \/**< Frame Number Register High, offset: 0xA4 *\/$/;"	m	struct:USB_MemMap	access:public
USB_MemMap::FRMNUML	include/MKL25Z4.h	/^  uint8_t FRMNUML;                                 \/**< Frame Number Register Low, offset: 0xA0 *\/$/;"	m	struct:USB_MemMap	access:public
USB_MemMap::IDCOMP	include/MKL25Z4.h	/^  uint8_t IDCOMP;                                  \/**< Peripheral ID Complement register, offset: 0x4 *\/$/;"	m	struct:USB_MemMap	access:public
USB_MemMap::INTEN	include/MKL25Z4.h	/^  uint8_t INTEN;                                   \/**< Interrupt Enable register, offset: 0x84 *\/$/;"	m	struct:USB_MemMap	access:public
USB_MemMap::ISTAT	include/MKL25Z4.h	/^  uint8_t ISTAT;                                   \/**< Interrupt Status register, offset: 0x80 *\/$/;"	m	struct:USB_MemMap	access:public
USB_MemMap::OBSERVE	include/MKL25Z4.h	/^  uint8_t OBSERVE;                                 \/**< USB OTG Observe register, offset: 0x104 *\/$/;"	m	struct:USB_MemMap	access:public
USB_MemMap::OTGCTL	include/MKL25Z4.h	/^  uint8_t OTGCTL;                                  \/**< OTG Control register, offset: 0x1C *\/$/;"	m	struct:USB_MemMap	access:public
USB_MemMap::OTGICR	include/MKL25Z4.h	/^  uint8_t OTGICR;                                  \/**< OTG Interrupt Control Register, offset: 0x14 *\/$/;"	m	struct:USB_MemMap	access:public
USB_MemMap::OTGISTAT	include/MKL25Z4.h	/^  uint8_t OTGISTAT;                                \/**< OTG Interrupt Status register, offset: 0x10 *\/$/;"	m	struct:USB_MemMap	access:public
USB_MemMap::OTGSTAT	include/MKL25Z4.h	/^  uint8_t OTGSTAT;                                 \/**< OTG Status register, offset: 0x18 *\/$/;"	m	struct:USB_MemMap	access:public
USB_MemMap::PERID	include/MKL25Z4.h	/^  uint8_t PERID;                                   \/**< Peripheral ID register, offset: 0x0 *\/$/;"	m	struct:USB_MemMap	access:public
USB_MemMap::RESERVED_0	include/MKL25Z4.h	/^  uint8_t RESERVED_0[3];$/;"	m	struct:USB_MemMap	access:public
USB_MemMap::RESERVED_1	include/MKL25Z4.h	/^  uint8_t RESERVED_1[3];$/;"	m	struct:USB_MemMap	access:public
USB_MemMap::RESERVED_10	include/MKL25Z4.h	/^  uint8_t RESERVED_10[3];$/;"	m	struct:USB_MemMap	access:public
USB_MemMap::RESERVED_11	include/MKL25Z4.h	/^  uint8_t RESERVED_11[3];$/;"	m	struct:USB_MemMap	access:public
USB_MemMap::RESERVED_12	include/MKL25Z4.h	/^  uint8_t RESERVED_12[3];$/;"	m	struct:USB_MemMap	access:public
USB_MemMap::RESERVED_13	include/MKL25Z4.h	/^  uint8_t RESERVED_13[3];$/;"	m	struct:USB_MemMap	access:public
USB_MemMap::RESERVED_14	include/MKL25Z4.h	/^  uint8_t RESERVED_14[3];$/;"	m	struct:USB_MemMap	access:public
USB_MemMap::RESERVED_15	include/MKL25Z4.h	/^  uint8_t RESERVED_15[3];$/;"	m	struct:USB_MemMap	access:public
USB_MemMap::RESERVED_16	include/MKL25Z4.h	/^  uint8_t RESERVED_16[3];$/;"	m	struct:USB_MemMap	access:public
USB_MemMap::RESERVED_17	include/MKL25Z4.h	/^  uint8_t RESERVED_17[3];$/;"	m	struct:USB_MemMap	access:public
USB_MemMap::RESERVED_18	include/MKL25Z4.h	/^  uint8_t RESERVED_18[3];$/;"	m	struct:USB_MemMap	access:public
USB_MemMap::RESERVED_19	include/MKL25Z4.h	/^  uint8_t RESERVED_19[3];$/;"	m	struct:USB_MemMap	access:public
USB_MemMap::RESERVED_2	include/MKL25Z4.h	/^  uint8_t RESERVED_2[3];$/;"	m	struct:USB_MemMap	access:public
USB_MemMap::RESERVED_20	include/MKL25Z4.h	/^  uint8_t RESERVED_20[3];$/;"	m	struct:USB_MemMap	access:public
USB_MemMap::RESERVED_21	include/MKL25Z4.h	/^  uint8_t RESERVED_21[11];$/;"	m	struct:USB_MemMap	access:public
USB_MemMap::RESERVED_22	include/MKL25Z4.h	/^  uint8_t RESERVED_22[3];$/;"	m	struct:USB_MemMap	access:public
USB_MemMap::RESERVED_23	include/MKL25Z4.h	/^  uint8_t RESERVED_23[3];$/;"	m	struct:USB_MemMap	access:public
USB_MemMap::RESERVED_24	include/MKL25Z4.h	/^  uint8_t RESERVED_24[3];$/;"	m	struct:USB_MemMap	access:public
USB_MemMap::RESERVED_3	include/MKL25Z4.h	/^  uint8_t RESERVED_3[3];$/;"	m	struct:USB_MemMap	access:public
USB_MemMap::RESERVED_4	include/MKL25Z4.h	/^  uint8_t RESERVED_4[3];$/;"	m	struct:USB_MemMap	access:public
USB_MemMap::RESERVED_5	include/MKL25Z4.h	/^  uint8_t RESERVED_5[3];$/;"	m	struct:USB_MemMap	access:public
USB_MemMap::RESERVED_6	include/MKL25Z4.h	/^  uint8_t RESERVED_6[3];$/;"	m	struct:USB_MemMap	access:public
USB_MemMap::RESERVED_7	include/MKL25Z4.h	/^  uint8_t RESERVED_7[99];$/;"	m	struct:USB_MemMap	access:public
USB_MemMap::RESERVED_8	include/MKL25Z4.h	/^  uint8_t RESERVED_8[3];$/;"	m	struct:USB_MemMap	access:public
USB_MemMap::RESERVED_9	include/MKL25Z4.h	/^  uint8_t RESERVED_9[3];$/;"	m	struct:USB_MemMap	access:public
USB_MemMap::REV	include/MKL25Z4.h	/^  uint8_t REV;                                     \/**< Peripheral Revision register, offset: 0x8 *\/$/;"	m	struct:USB_MemMap	access:public
USB_MemMap::SOFTHLD	include/MKL25Z4.h	/^  uint8_t SOFTHLD;                                 \/**< SOF Threshold Register, offset: 0xAC *\/$/;"	m	struct:USB_MemMap	access:public
USB_MemMap::STAT	include/MKL25Z4.h	/^  uint8_t STAT;                                    \/**< Status register, offset: 0x90 *\/$/;"	m	struct:USB_MemMap	access:public
USB_MemMap::TOKEN	include/MKL25Z4.h	/^  uint8_t TOKEN;                                   \/**< Token register, offset: 0xA8 *\/$/;"	m	struct:USB_MemMap	access:public
USB_MemMap::USBCTRL	include/MKL25Z4.h	/^  uint8_t USBCTRL;                                 \/**< USB Control register, offset: 0x100 *\/$/;"	m	struct:USB_MemMap	access:public
USB_MemMap::USBTRC0	include/MKL25Z4.h	/^  uint8_t USBTRC0;                                 \/**< USB Transceiver Control Register 0, offset: 0x10C *\/$/;"	m	struct:USB_MemMap	access:public
USB_MemMap::__anon12::ENDPT	include/MKL25Z4.h	/^    uint8_t ENDPT;                                   \/**< Endpoint Control register, array offset: 0xC0, array step: 0x4 *\/$/;"	m	struct:USB_MemMap::__anon12	access:public
USB_MemMap::__anon12::RESERVED_0	include/MKL25Z4.h	/^    uint8_t RESERVED_0[3];$/;"	m	struct:USB_MemMap::__anon12	access:public
USB_MemMapPtr	include/MKL25Z4.h	/^} volatile *USB_MemMapPtr;$/;"	t
USB_OBSERVE_DMPD_MASK	include/MKL25Z4.h	6837;"	d
USB_OBSERVE_DMPD_SHIFT	include/MKL25Z4.h	6838;"	d
USB_OBSERVE_DPPD_MASK	include/MKL25Z4.h	6839;"	d
USB_OBSERVE_DPPD_SHIFT	include/MKL25Z4.h	6840;"	d
USB_OBSERVE_DPPU_MASK	include/MKL25Z4.h	6841;"	d
USB_OBSERVE_DPPU_SHIFT	include/MKL25Z4.h	6842;"	d
USB_OBSERVE_REG	include/MKL25Z4.h	6606;"	d
USB_OTGCTL_DMLOW_MASK	include/MKL25Z4.h	6684;"	d
USB_OTGCTL_DMLOW_SHIFT	include/MKL25Z4.h	6685;"	d
USB_OTGCTL_DPHIGH_MASK	include/MKL25Z4.h	6688;"	d
USB_OTGCTL_DPHIGH_SHIFT	include/MKL25Z4.h	6689;"	d
USB_OTGCTL_DPLOW_MASK	include/MKL25Z4.h	6686;"	d
USB_OTGCTL_DPLOW_SHIFT	include/MKL25Z4.h	6687;"	d
USB_OTGCTL_OTGEN_MASK	include/MKL25Z4.h	6682;"	d
USB_OTGCTL_OTGEN_SHIFT	include/MKL25Z4.h	6683;"	d
USB_OTGCTL_REG	include/MKL25Z4.h	6589;"	d
USB_OTGICR_AVBUSEN_MASK	include/MKL25Z4.h	6656;"	d
USB_OTGICR_AVBUSEN_SHIFT	include/MKL25Z4.h	6657;"	d
USB_OTGICR_BSESSEN_MASK	include/MKL25Z4.h	6658;"	d
USB_OTGICR_BSESSEN_SHIFT	include/MKL25Z4.h	6659;"	d
USB_OTGICR_IDEN_MASK	include/MKL25Z4.h	6666;"	d
USB_OTGICR_IDEN_SHIFT	include/MKL25Z4.h	6667;"	d
USB_OTGICR_LINESTATEEN_MASK	include/MKL25Z4.h	6662;"	d
USB_OTGICR_LINESTATEEN_SHIFT	include/MKL25Z4.h	6663;"	d
USB_OTGICR_ONEMSECEN_MASK	include/MKL25Z4.h	6664;"	d
USB_OTGICR_ONEMSECEN_SHIFT	include/MKL25Z4.h	6665;"	d
USB_OTGICR_REG	include/MKL25Z4.h	6587;"	d
USB_OTGICR_SESSVLDEN_MASK	include/MKL25Z4.h	6660;"	d
USB_OTGICR_SESSVLDEN_SHIFT	include/MKL25Z4.h	6661;"	d
USB_OTGISTAT_AVBUSCHG_MASK	include/MKL25Z4.h	6643;"	d
USB_OTGISTAT_AVBUSCHG_SHIFT	include/MKL25Z4.h	6644;"	d
USB_OTGISTAT_B_SESS_CHG_MASK	include/MKL25Z4.h	6645;"	d
USB_OTGISTAT_B_SESS_CHG_SHIFT	include/MKL25Z4.h	6646;"	d
USB_OTGISTAT_IDCHG_MASK	include/MKL25Z4.h	6653;"	d
USB_OTGISTAT_IDCHG_SHIFT	include/MKL25Z4.h	6654;"	d
USB_OTGISTAT_LINE_STATE_CHG_MASK	include/MKL25Z4.h	6649;"	d
USB_OTGISTAT_LINE_STATE_CHG_SHIFT	include/MKL25Z4.h	6650;"	d
USB_OTGISTAT_ONEMSEC_MASK	include/MKL25Z4.h	6651;"	d
USB_OTGISTAT_ONEMSEC_SHIFT	include/MKL25Z4.h	6652;"	d
USB_OTGISTAT_REG	include/MKL25Z4.h	6586;"	d
USB_OTGISTAT_SESSVLDCHG_MASK	include/MKL25Z4.h	6647;"	d
USB_OTGISTAT_SESSVLDCHG_SHIFT	include/MKL25Z4.h	6648;"	d
USB_OTGSTAT_AVBUSVLD_MASK	include/MKL25Z4.h	6669;"	d
USB_OTGSTAT_AVBUSVLD_SHIFT	include/MKL25Z4.h	6670;"	d
USB_OTGSTAT_BSESSEND_MASK	include/MKL25Z4.h	6671;"	d
USB_OTGSTAT_BSESSEND_SHIFT	include/MKL25Z4.h	6672;"	d
USB_OTGSTAT_ID_MASK	include/MKL25Z4.h	6679;"	d
USB_OTGSTAT_ID_SHIFT	include/MKL25Z4.h	6680;"	d
USB_OTGSTAT_LINESTATESTABLE_MASK	include/MKL25Z4.h	6675;"	d
USB_OTGSTAT_LINESTATESTABLE_SHIFT	include/MKL25Z4.h	6676;"	d
USB_OTGSTAT_ONEMSECEN_MASK	include/MKL25Z4.h	6677;"	d
USB_OTGSTAT_ONEMSECEN_SHIFT	include/MKL25Z4.h	6678;"	d
USB_OTGSTAT_REG	include/MKL25Z4.h	6588;"	d
USB_OTGSTAT_SESS_VLD_MASK	include/MKL25Z4.h	6673;"	d
USB_OTGSTAT_SESS_VLD_SHIFT	include/MKL25Z4.h	6674;"	d
USB_PERID_ID	include/MKL25Z4.h	6627;"	d
USB_PERID_ID_MASK	include/MKL25Z4.h	6625;"	d
USB_PERID_ID_SHIFT	include/MKL25Z4.h	6626;"	d
USB_PERID_REG	include/MKL25Z4.h	6582;"	d
USB_REV_REG	include/MKL25Z4.h	6584;"	d
USB_REV_REV	include/MKL25Z4.h	6635;"	d
USB_REV_REV_MASK	include/MKL25Z4.h	6633;"	d
USB_REV_REV_SHIFT	include/MKL25Z4.h	6634;"	d
USB_SOFTHLD_CNT	include/MKL25Z4.h	6807;"	d
USB_SOFTHLD_CNT_MASK	include/MKL25Z4.h	6805;"	d
USB_SOFTHLD_CNT_SHIFT	include/MKL25Z4.h	6806;"	d
USB_SOFTHLD_REG	include/MKL25Z4.h	6601;"	d
USB_STAT_ENDP	include/MKL25Z4.h	6761;"	d
USB_STAT_ENDP_MASK	include/MKL25Z4.h	6759;"	d
USB_STAT_ENDP_SHIFT	include/MKL25Z4.h	6760;"	d
USB_STAT_ODD_MASK	include/MKL25Z4.h	6755;"	d
USB_STAT_ODD_SHIFT	include/MKL25Z4.h	6756;"	d
USB_STAT_REG	include/MKL25Z4.h	6594;"	d
USB_STAT_TX_MASK	include/MKL25Z4.h	6757;"	d
USB_STAT_TX_SHIFT	include/MKL25Z4.h	6758;"	d
USB_TOKEN_REG	include/MKL25Z4.h	6600;"	d
USB_TOKEN_TOKENENDPT	include/MKL25Z4.h	6800;"	d
USB_TOKEN_TOKENENDPT_MASK	include/MKL25Z4.h	6798;"	d
USB_TOKEN_TOKENENDPT_SHIFT	include/MKL25Z4.h	6799;"	d
USB_TOKEN_TOKENPID	include/MKL25Z4.h	6803;"	d
USB_TOKEN_TOKENPID_MASK	include/MKL25Z4.h	6801;"	d
USB_TOKEN_TOKENPID_SHIFT	include/MKL25Z4.h	6802;"	d
USB_USBCTRL_PDE_MASK	include/MKL25Z4.h	6832;"	d
USB_USBCTRL_PDE_SHIFT	include/MKL25Z4.h	6833;"	d
USB_USBCTRL_REG	include/MKL25Z4.h	6605;"	d
USB_USBCTRL_SUSP_MASK	include/MKL25Z4.h	6834;"	d
USB_USBCTRL_SUSP_SHIFT	include/MKL25Z4.h	6835;"	d
USB_USBTRC0_REG	include/MKL25Z4.h	6608;"	d
USB_USBTRC0_SYNC_DET_MASK	include/MKL25Z4.h	6849;"	d
USB_USBTRC0_SYNC_DET_SHIFT	include/MKL25Z4.h	6850;"	d
USB_USBTRC0_USBRESET_MASK	include/MKL25Z4.h	6853;"	d
USB_USBTRC0_USBRESET_SHIFT	include/MKL25Z4.h	6854;"	d
USB_USBTRC0_USBRESMEN_MASK	include/MKL25Z4.h	6851;"	d
USB_USBTRC0_USBRESMEN_SHIFT	include/MKL25Z4.h	6852;"	d
USB_USBTRC0_USB_RESUME_INT_MASK	include/MKL25Z4.h	6847;"	d
USB_USBTRC0_USB_RESUME_INT_SHIFT	include/MKL25Z4.h	6848;"	d
VTOR	include/MKL25Z4.h	/^  uint32_t VTOR;                                   \/**< Vector Table Offset Register, offset: 0xD08 *\/$/;"	m	struct:SCB_MemMap	access:public
_CIRCULAR_BUF_H_	include/circular_buf.h	8;"	d
_COMMON_H_	include/common.h	9;"	d
_CPU_ARM_CM0_H	include/arm_cm0.h	9;"	d
_UART_H_	include/uart.h	8;"	d
__FREEDOM_H__	include/freedom.h	9;"	d
__anon13::__fun	include/isr.h	/^	isr_func_t __fun[0x2F];$/;"	m	struct:__anon13	access:public
__anon13::__ptr	include/isr.h	/^	uint32_t * __ptr;$/;"	m	struct:__anon13	access:public
__anon14::buf_size	include/circular_buf.h	/^	size_t buf_size;			\/\/ the size of the data buffer$/;"	m	struct:__anon14	access:public
__anon14::buffer	include/circular_buf.h	/^	char *buffer;				\/\/ the data buffer$/;"	m	struct:__anon14	access:public
__anon14::head	include/circular_buf.h	/^	size_t head;				\/\/ the next element to read from$/;"	m	struct:__anon14	access:public
__anon14::size	include/circular_buf.h	/^	size_t size;				\/\/ the current size of the data buffer$/;"	m	struct:__anon14	access:public
__anon14::tail	include/circular_buf.h	/^	size_t tail;				\/\/ the next element to write to$/;"	m	struct:__anon14	access:public
__anon15::buf_size	src/circluar_buf.c	/^	size_t buf_size;			\/\/ the size of the data buffer$/;"	m	struct:__anon15	file:	access:public
__anon15::buffer	src/circluar_buf.c	/^	char *buffer;				\/\/ the data buffer$/;"	m	struct:__anon15	file:	access:public
__anon15::head	src/circluar_buf.c	/^	size_t head;				\/\/ the next element to read from$/;"	m	struct:__anon15	file:	access:public
__anon15::size	src/circluar_buf.c	/^	size_t size;				\/\/ the current size of the data buffer$/;"	m	struct:__anon15	file:	access:public
__anon15::tail	src/circluar_buf.c	/^	size_t tail;				\/\/ the next element to write to$/;"	m	struct:__anon15	file:	access:public
__fun	include/isr.h	/^	isr_func_t __fun[0x2F];$/;"	m	struct:__anon13	access:public
__ptr	include/isr.h	/^	uint32_t * __ptr;$/;"	m	struct:__anon13	access:public
__vector_table	startup/vectors.c	/^__attribute__ ((section (".vectortable"))) const vector_table_t __vector_table = $/;"	v
_start	startup/vectors.c	/^extern void _start( void );$/;"	p	file:	signature:( void )
base_DCRDR	include/MKL25Z4.h	/^  uint32_t base_DCRDR;                             \/**< Debug Core Register Data Register, offset: 0x8 *\/$/;"	m	struct:CoreDebug_MemMap	access:public
base_DCRSR	include/MKL25Z4.h	/^  uint32_t base_DCRSR;                             \/**< Debug Core Register Selector Register, offset: 0x4 *\/$/;"	m	struct:CoreDebug_MemMap	access:public
base_DEMCR	include/MKL25Z4.h	/^  uint32_t base_DEMCR;                             \/**< Debug Exception and Monitor Control Register, offset: 0xC *\/$/;"	m	struct:CoreDebug_MemMap	access:public
base_DHCSR_Read	include/MKL25Z4.h	/^    uint32_t base_DHCSR_Read;                        \/**< Debug Halting Control and Status Register, offset: 0x0 *\/$/;"	m	union:CoreDebug_MemMap::__anon2	access:public
base_DHCSR_Write	include/MKL25Z4.h	/^    uint32_t base_DHCSR_Write;                       \/**< Debug Halting Control and Status Register, offset: 0x0 *\/$/;"	m	union:CoreDebug_MemMap::__anon2	access:public
buf_size	include/circular_buf.h	/^	size_t buf_size;			\/\/ the size of the data buffer$/;"	m	struct:__anon14	access:public
buf_size	src/circluar_buf.c	/^	size_t buf_size;			\/\/ the size of the data buffer$/;"	m	struct:__anon15	file:	access:public
buffer	include/circular_buf.h	/^	char *buffer;				\/\/ the data buffer$/;"	m	struct:__anon14	access:public
buffer	src/circluar_buf.c	/^	char *buffer;				\/\/ the data buffer$/;"	m	struct:__anon15	file:	access:public
c_buffer_init	include/circular_buf.h	/^c_buffer_t c_buffer_init( char *buffer, size_t buffer_size );$/;"	p	signature:( char *buffer, size_t buffer_size )
c_buffer_init	src/circluar_buf.c	/^c_buffer_t c_buffer_init( char *buffer, size_t buffer_size )$/;"	f	signature:( char *buffer, size_t buffer_size )
c_buffer_read	include/circular_buf.h	/^int c_buffer_read( c_buffer_t *buf, char *c );$/;"	p	signature:( c_buffer_t *buf, char *c )
c_buffer_read	src/circluar_buf.c	/^int c_buffer_read( c_buffer_t *buf, char *c )$/;"	f	signature:( c_buffer_t *buf, char *c )
c_buffer_t	include/circular_buf.h	/^} c_buffer_t;$/;"	t	typeref:struct:__anon14
c_buffer_t	src/circluar_buf.c	/^} c_buffer_t;$/;"	t	typeref:struct:__anon15	file:
c_buffer_write	include/circular_buf.h	/^int c_buffer_write( c_buffer_t *buf, char c );$/;"	p	signature:( c_buffer_t *buf, char c )
c_buffer_write	src/circluar_buf.c	/^int c_buffer_write( c_buffer_t *buf, char c )$/;"	f	signature:( c_buffer_t *buf, char c )
disable_irq	include/arm_cm0.h	/^void disable_irq (int);$/;"	p	signature:(int)
enable_irq	include/arm_cm0.h	/^void enable_irq (int);$/;"	p	signature:(int)
head	include/circular_buf.h	/^	size_t head;				\/\/ the next element to read from$/;"	m	struct:__anon14	access:public
head	src/circluar_buf.c	/^	size_t head;				\/\/ the next element to read from$/;"	m	struct:__anon15	file:	access:public
init_PWM	src/main.c	/^void init_PWM(void)$/;"	f	signature:(void)
init_gpio	src/main.c	/^void init_gpio( void )$/;"	f	signature:( void )
int16	include/arm_cm0.h	/^typedef short int			int16;  \/* 16 bits *\/$/;"	t
int32	include/arm_cm0.h	/^typedef int					int32;  \/* 32 bits *\/$/;"	t
int8	include/arm_cm0.h	/^typedef char				int8;   \/*  8 bits *\/$/;"	t
isr_func_t	include/isr.h	/^typedef void (*const isr_func_t)(void);$/;"	t
low_level_init	startup/low_level_init.c	/^void low_level_init( void )$/;"	f	signature:( void )
low_level_init	startup/startup.c	/^void low_level_init(void);$/;"	p	file:	signature:(void)
main	include/arm_cm0.h	/^int main(void);$/;"	p	signature:(void)
main	src/main.c	/^int main( void )$/;"	f	signature:( void )
main	startup/startup.c	/^void main(void);$/;"	p	file:	signature:(void)
set_irq_priority	include/arm_cm0.h	/^void set_irq_priority (int, int);$/;"	p	signature:(int, int)
size	include/circular_buf.h	/^	size_t size;				\/\/ the current size of the data buffer$/;"	m	struct:__anon14	access:public
size	src/circluar_buf.c	/^	size_t size;				\/\/ the current size of the data buffer$/;"	m	struct:__anon15	file:	access:public
stop	include/arm_cm0.h	/^void stop (void);$/;"	p	signature:(void)
tail	include/circular_buf.h	/^	size_t tail;				\/\/ the next element to write to$/;"	m	struct:__anon14	access:public
tail	src/circluar_buf.c	/^	size_t tail;				\/\/ the next element to write to$/;"	m	struct:__anon15	file:	access:public
uart0_c_buf	src/uart.c	/^c_buffer_t uart0_c_buf;$/;"	v
uart0_data	src/uart.c	/^char uart0_data[UART_BUFFER_SIZE];$/;"	v
uart1_c_buf	src/uart.c	/^c_buffer_t uart1_c_buf;$/;"	v
uart1_data	src/uart.c	/^char uart1_data[UART_BUFFER_SIZE];$/;"	v
uart2_c_buf	src/uart.c	/^c_buffer_t uart2_c_buf;$/;"	v
uart2_data	src/uart.c	/^char uart2_data[UART_BUFFER_SIZE];$/;"	v
uart_getchar	include/uart.h	/^char uart_getchar( char id );$/;"	p	signature:( char id )
uart_getchar	src/uart.c	/^char uart_getchar( char id );$/;"	p	file:	signature:( char id )
uart_init	include/uart.h	/^void uart_init( char id, int baud );$/;"	p	signature:( char id, int baud )
uart_init	src/uart.c	/^void uart_init( char id, int baud )$/;"	f	signature:( char id, int baud )
uart_putchar	include/uart.h	/^void uart_putchar( char id, char c );$/;"	p	signature:( char id, char c )
uart_putchar	src/uart.c	/^void uart_putchar( char id, char c );$/;"	p	file:	signature:( char id, char c )
uint16	include/arm_cm0.h	/^typedef unsigned short int	uint16; \/* 16 bits *\/$/;"	t
uint32	include/arm_cm0.h	/^typedef unsigned long int	uint32; \/* 32 bits *\/$/;"	t
uint8	include/arm_cm0.h	/^typedef unsigned char		uint8;  \/*  8 bits *\/$/;"	t
vector_table_t	include/isr.h	/^} vector_table_t;$/;"	t	typeref:struct:__anon13
vint16	include/arm_cm0.h	/^typedef volatile int16		vint16; \/* 16 bits *\/$/;"	t
vint32	include/arm_cm0.h	/^typedef volatile int32		vint32; \/* 32 bits *\/$/;"	t
vint8	include/arm_cm0.h	/^typedef volatile int8		vint8;  \/*  8 bits *\/$/;"	t
vuint16	include/arm_cm0.h	/^typedef volatile uint16		vuint16; \/* 16 bits *\/$/;"	t
vuint32	include/arm_cm0.h	/^typedef volatile uint32		vuint32; \/* 32 bits *\/$/;"	t
vuint8	include/arm_cm0.h	/^typedef volatile uint8		vuint8;  \/*  8 bits *\/$/;"	t
wait	include/arm_cm0.h	/^void wait (void);$/;"	p	signature:(void)
write_vtor	include/arm_cm0.h	/^void write_vtor (int);$/;"	p	signature:(int)
zero_bss	startup/startup.c	/^void zero_bss()$/;"	f
