Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -d FUNCTIONAL= -d SIM= -d DUNIT_DELAY=1 -d USE_POWER_PINS= -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot counter_la_tb_behav xil_defaultlib.counter_la_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'VPWR' is not connected on this instance [/home/ubuntu/labi/vvd_labi/vvd_labi.srcs/sources_1/imports/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:8374]
WARNING: [VRFC 10-5021] port 'VPWR' is not connected on this instance [/home/ubuntu/labi/vvd_labi/vvd_labi.srcs/sources_1/imports/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:8383]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
