
---------- Begin Simulation Statistics ----------
simSeconds                                   0.018765                       # Number of seconds simulated (Second)
simTicks                                  18765370693                       # Number of ticks simulated (Tick)
finalTick                                 18765370693                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     21.89                       # Real time elapsed on the host (Second)
hostTickRate                                857183321                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     855692                       # Number of bytes of host memory used (Byte)
simInsts                                     26849924                       # Number of instructions simulated (Count)
simOps                                       52024410                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  1226466                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    2376400                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          2500                       # Clock period in ticks (Tick)
system.cpu.numCycles                         59953620                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               2.232892                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.447850                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.commitStats0.numInsts             26850210                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps               52024753                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  2.232892                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.447850                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts             980255                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts          51473311                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts          8364673                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts         4556376                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass         2770      0.01%      0.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu     38429248     73.87%     73.87% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult        50882      0.10%     73.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv         3765      0.01%     73.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd       231783      0.45%     74.42% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     74.42% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt          416      0.00%     74.42% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     74.42% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     74.42% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     74.42% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     74.42% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     74.42% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd           16      0.00%     74.42% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     74.42% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu       102558      0.20%     74.62% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     74.62% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt          530      0.00%     74.62% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc        77448      0.15%     74.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     74.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     74.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     74.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     74.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     74.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     74.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     74.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd        50688      0.10%     74.87% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     74.87% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     74.87% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt       102528      0.20%     75.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv        25344      0.05%     75.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     75.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult        25728      0.05%     75.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     75.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     75.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     75.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     75.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     75.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     75.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     75.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     75.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     75.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     75.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     75.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     75.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     75.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     75.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     75.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     75.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     75.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     75.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     75.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     75.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead      8106094     15.58%     90.74% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite      4451858      8.56%     99.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead       258579      0.50%     99.80% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite       104518      0.20%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total     52024753                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl      5604474                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl      4184712                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl      1419762                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl      3078048                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl      2526426                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall      1097772                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn      1097768                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data       12847218                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          12847218                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      12847218                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         12847218                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        18649                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           18649                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        18649                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          18649                       # number of overall misses (Count)
system.cpu.dcache.demandAccesses::cpu.data     12865867                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      12865867                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     12865867                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     12865867                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.001449                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.001449                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.001449                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.001449                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        13884                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             13884                       # number of writebacks (Count)
system.cpu.dcache.replacements                  18139                       # number of replacements (Count)
system.cpu.dcache.LockedRMWReadReq.hits::cpu.data          151                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.hits::total          151                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.misses::cpu.data            2                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.misses::total            2                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::cpu.data          153                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::total          153                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.missRate::cpu.data     0.013072                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.missRate::total     0.013072                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWWriteReq.hits::cpu.data          153                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.hits::total          153                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::cpu.data          153                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::total          153                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      8321759                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         8321759                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data         7986                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total          7986                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.accesses::cpu.data      8329745                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      8329745                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.000959                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.000959                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.WriteReq.hits::cpu.data      4525459                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        4525459                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        10663                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        10663                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.accesses::cpu.data      4536122                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      4536122                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.002351                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.002351                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  18765370693                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           511.595421                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             12866173                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              18651                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             689.838239                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                 939                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   511.595421                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999210                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999210                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          139                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          203                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          167                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           25750997                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          25750997                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18765370693                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  18765370693                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18765370693                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns      2195540                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles     0.003195                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles 59953619.996805                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction     1.000000                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction     0.000000                       # Percentage of idle cycles (Ratio)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts       12921049                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                   0                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpAluAccesses       980255                       # Number of float alu accesses (Count)
system.cpu.executeStats0.numFpRegReads         899862                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites        797621                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntAluAccesses     51473311                       # Number of integer alu accesses (Count)
system.cpu.executeStats0.numIntRegReads      60964640                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites     38011466                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs          12921049                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads     24753358                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites          234                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetchStats0.numInsts              26850210                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                52024753                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.447850                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches            5604474                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.093480                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst       34776542                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          34776542                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      34776542                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         34776542                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         2519                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            2519                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         2519                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           2519                       # number of overall misses (Count)
system.cpu.icache.demandAccesses::cpu.inst     34779061                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      34779061                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     34779061                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     34779061                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000072                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000072                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000072                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000072                       # miss rate for overall accesses (Ratio)
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks         2009                       # number of writebacks (Count)
system.cpu.icache.writebacks::total              2009                       # number of writebacks (Count)
system.cpu.icache.replacements                   2009                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     34776542                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        34776542                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         2519                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          2519                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.accesses::cpu.inst     34779061                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     34779061                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000072                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000072                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  18765370693                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           506.399910                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             34779061                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               2519                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           13806.693529                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   506.399910                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.989062                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.989062                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          510                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           95                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           81                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2            8                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           92                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          234                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.996094                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           69560641                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          69560641                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18765370693                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.interrupts.clk_domain.clock           5008                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  18765370693                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18765370693                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.rdAccesses                 8364687                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 4556392                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       615                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                       387                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  18765370693                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                34779134                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       525                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  18765370693                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  18765370693                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   115                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       313                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                    716                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                   6945                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                      7661                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                   716                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                  6945                       # number of overall hits (Count)
system.l2.overallHits::total                     7661                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                 1803                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                11706                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   13509                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                1803                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               11706                       # number of overall misses (Count)
system.l2.overallMisses::total                  13509                       # number of overall misses (Count)
system.l2.demandAccesses::cpu.inst               2519                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data              18651                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                 21170                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              2519                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data             18651                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                21170                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.715760                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.627634                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.638120                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.715760                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.627634                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.638120                       # miss rate for overall accesses (Ratio)
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.replacements                              0                       # number of replacements (Count)
system.l2.ReadCleanReq.hits::cpu.inst             716                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                716                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          1803                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             1803                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.accesses::cpu.inst         2519                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           2519                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.715760                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.715760                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadExReq.hits::cpu.data               2315                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                  2315                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data             8350                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                8350                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.accesses::cpu.data          10665                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total             10665                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.782935                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.782935                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadSharedReq.hits::cpu.data           4630                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total              4630                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data         3356                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total            3356                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.accesses::cpu.data         7986                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total          7986                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.420235                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.420235                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.WritebackClean.hits::writebacks         2009                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             2009                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         2009                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         2009                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks        13884                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total            13884                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks        13884                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total        13884                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  18765370693                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  9240.826853                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                        41318                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                      13509                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       3.058554                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::cpu.inst      1562.513324                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      7678.313529                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::cpu.inst             0.047684                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.234324                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.282008                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          13508                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                   81                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                   58                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  241                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 4346                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                 8782                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.412231                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                     344053                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                    344053                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18765370693                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.bytesRead::cpu.inst           115392                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu.data          1026551                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::total             1141943                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::cpu.inst       115392                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::total          115392                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesWritten::cpu.data        154226                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.bytesWritten::total           154226                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.numReads::cpu.inst              1803                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu.data             46425                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::total                48228                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numWrites::cpu.data            19959                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.numWrites::total               19959                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.bwRead::cpu.inst             6149199                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu.data            54704542                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::total               60853741                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::cpu.inst         6149199                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::total            6149199                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::cpu.data            8218649                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::total               8218649                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.inst            6149199                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.data           62923191                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::total              69072390                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  18765370693                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq                34719                       # Transaction distribution (Count)
system.membus.transDist::ReadResp               39878                       # Transaction distribution (Count)
system.membus.transDist::WriteReq               19959                       # Transaction distribution (Count)
system.membus.transDist::WriteResp              19959                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict                 1                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               8350                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              8350                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           5159                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       136375                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total       136375                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  136375                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port      1296169                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total      1296169                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  1296169                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              68187                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    68187    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                68187                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  18765370693                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.snoop_filter.totRequests          13510                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            1                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadReq               34719                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadResp              45224                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteReq              19959                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteResp             19959                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty        13884                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         2009                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict             4255                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq             10665                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp            10665                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           2519                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq          7986                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         7047                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       164797                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 171844                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       289792                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2513833                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                 2803625                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                               1                       # Total snoops (Count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples             75849                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean                    0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev                   0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                   75849    100.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total               75849                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  18765370693                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.snoop_filter.totRequests         41318                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests        20148                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
