--
-- Generated by VASY
--
ENTITY divider_model IS
PORT(
  cat_init	: IN BIT_VECTOR(3 DOWNTO 0);
  rest_init	: IN BIT_VECTOR(4 DOWNTO 0);
  valid_init	: IN BIT;
  vss	: IN BIT;
  vdd	: IN BIT;
  valid	: OUT BIT;
  rest	: OUT BIT_VECTOR(4 DOWNTO 0);
  cat	: OUT BIT_VECTOR(3 DOWNTO 0)
);
END divider_model;

ARCHITECTURE VBE OF divider_model IS

BEGIN

  valid <= valid_init;
  rest <= rest_init;
  cat <= cat_init;
END VBE;
