# vsim -modelsimini ../modelsim.ini -wlfcollapsedelta -quiet -c -vcdstim ./dataset/gold-ref-ex_stage-coremark_1-in.vcd -debugDB "+dumpports+nocollapse" cv32e40p_ex_stage_vopt -do "../../questa/vsim_cycle_to_certain_coverage.tcl" 
# Start time: 03:28:59 on Mar 27,2021
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# ** Error (suppressible): (vsim-VCD-3226) -vcdstim: Expected 'apu_write_regs_i' to be a vector port.
#    Time: 0 ps  Iteration: 0  Instance: /cv32e40p_ex_stage File: ./dataset/gold-ref-ex_stage-coremark_1-in.vcd Line: 519
# Error loading design
# End time: 03:29:01 on Mar 27,2021, Elapsed time: 0:00:02
# Errors: 1, Warnings: 0
