{"vcs1":{"timestamp_begin":1681685080.341721604, "rt":0.63, "ut":0.20, "st":0.14}}
{"vcselab":{"timestamp_begin":1681685081.005674360, "rt":0.83, "ut":0.20, "st":0.12}}
{"link":{"timestamp_begin":1681685081.857564517, "rt":0.64, "ut":0.08, "st":0.30}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681685080.046596743}
{"VCS_COMP_START_TIME": 1681685080.046596743}
{"VCS_COMP_END_TIME": 1681685083.043253091}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340700}}
{"stitch_vcselab": {"peak_mem": 222604}}
