

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_48_6'
================================================================
* Date:           Fri Jan 23 18:03:11 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.277 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      259|      259|  2.590 us|  2.590 us|  257|  257|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_48_6  |      257|      257|         3|          1|          1|   256|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    175|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    1|       0|     39|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     36|    -|
|Register         |        -|    -|     107|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|     107|    250|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_24s_17s_41_1_1_U13  |mul_24s_17s_41_1_1  |        0|   1|  0|  39|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0|   1|  0|  39|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln48_fu_142_p2       |         +|   0|  0|  16|           9|           1|
    |add_ln50_fu_221_p2       |         +|   0|  0|  31|          24|          24|
    |and_ln50_1_fu_307_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln50_2_fu_321_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln50_3_fu_345_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln50_4_fu_351_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln50_5_fu_369_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln50_fu_241_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln48_fu_136_p2      |      icmp|   0|  0|  17|           9|          10|
    |icmp_ln50_1_fu_281_p2    |      icmp|   0|  0|  10|           3|           2|
    |icmp_ln50_2_fu_287_p2    |      icmp|   0|  0|  10|           3|           1|
    |icmp_ln50_fu_265_p2      |      icmp|   0|  0|   9|           2|           2|
    |or_ln50_1_fu_383_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln50_2_fu_357_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln50_fu_333_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln50_1_fu_313_p3  |    select|   0|  0|   2|           1|           1|
    |select_ln50_2_fu_375_p3  |    select|   0|  0|  24|           1|          23|
    |select_ln50_3_fu_389_p3  |    select|   0|  0|  24|           1|          24|
    |select_ln50_fu_293_p3    |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln50_1_fu_301_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln50_2_fu_327_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln50_3_fu_339_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln50_4_fu_363_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln50_fu_235_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 175|          69|         110|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    9|         18|
    |i_fu_82                  |   9|          2|    9|         18|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   20|         40|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |conv7_i_cast_reg_404               |  41|   0|   41|          0|
    |i_fu_82                            |   9|   0|    9|          0|
    |select_ln50_3_reg_423              |  24|   0|   24|          0|
    |zext_ln50_1_reg_413                |  14|   0|   64|         50|
    |zext_ln50_1_reg_413_pp0_iter1_reg  |  14|   0|   64|         50|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 107|   0|  207|        100|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+-------------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+--------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_48_6|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_48_6|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_48_6|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_48_6|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_48_6|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_48_6|  return value|
|zext_ln33     |   in|    6|     ap_none|                            zext_ln33|        scalar|
|C_address0    |  out|   14|   ap_memory|                                    C|         array|
|C_ce0         |  out|    1|   ap_memory|                                    C|         array|
|C_we0         |  out|    1|   ap_memory|                                    C|         array|
|C_d0          |  out|   24|   ap_memory|                                    C|         array|
|conv7_i       |   in|   17|     ap_none|                              conv7_i|        scalar|
|tmp_address0  |  out|   14|   ap_memory|                                  tmp|         array|
|tmp_ce0       |  out|    1|   ap_memory|                                  tmp|         array|
|tmp_q0        |   in|   24|   ap_memory|                                  tmp|         array|
+--------------+-----+-----+------------+-------------------------------------+--------------+

