Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Nov 21 15:36:05 2025
| Host         : June running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file RSA_soc_wrapper_timing_summary_routed.rpt -pb RSA_soc_wrapper_timing_summary_routed.pb -rpx RSA_soc_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : rsa_soc_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.122        0.000                      0               156376        0.012        0.000                      0               156376        3.750        0.000                       0                 55501  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.122        0.000                      0               124340        0.012        0.000                      0               124340        3.750        0.000                       0                 55501  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               2.748        0.000                      0                32036        2.101        0.000                      0                32036  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[0].i_exponentiation/controller_inst/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[0].i_exponentiation/controller_inst/montgomery_A_reg[119]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.815ns  (logic 0.779ns (7.937%)  route 9.036ns (92.063%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.957ns = ( 12.957 - 10.000 ) 
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       1.719     3.013    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[0].i_exponentiation/controller_inst/clk
    SLICE_X86Y25         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[0].i_exponentiation/controller_inst/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y25         FDCE (Prop_fdce_C_Q)         0.478     3.491 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[0].i_exponentiation/controller_inst/FSM_sequential_state_reg[3]/Q
                         net (fo=552, routed)         9.036    12.527    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[0].i_exponentiation/controller_inst/Q[2]
    SLICE_X105Y136       LUT6 (Prop_lut6_I3_O)        0.301    12.828 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[0].i_exponentiation/controller_inst/montgomery_A[119]_i_1/O
                         net (fo=1, routed)           0.000    12.828    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[0].i_exponentiation/controller_inst/montgomery_A[119]_i_1_n_0
    SLICE_X105Y136       FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[0].i_exponentiation/controller_inst/montgomery_A_reg[119]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       1.778    12.957    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[0].i_exponentiation/controller_inst/clk
    SLICE_X105Y136       FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[0].i_exponentiation/controller_inst/montgomery_A_reg[119]/C
                         clock pessimism              0.115    13.072    
                         clock uncertainty           -0.154    12.918    
    SLICE_X105Y136       FDCE (Setup_fdce_C_D)        0.032    12.950    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[0].i_exponentiation/controller_inst/montgomery_A_reg[119]
  -------------------------------------------------------------------
                         required time                         12.950    
                         arrival time                         -12.828    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.145ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[0].i_exponentiation/controller_inst/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[0].i_exponentiation/controller_inst/montgomery_A_reg[122]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.839ns  (logic 0.779ns (7.917%)  route 9.060ns (92.083%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.955ns = ( 12.955 - 10.000 ) 
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       1.719     3.013    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[0].i_exponentiation/controller_inst/clk
    SLICE_X86Y25         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[0].i_exponentiation/controller_inst/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y25         FDCE (Prop_fdce_C_Q)         0.478     3.491 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[0].i_exponentiation/controller_inst/FSM_sequential_state_reg[3]/Q
                         net (fo=552, routed)         9.060    12.551    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[0].i_exponentiation/controller_inst/Q[2]
    SLICE_X104Y133       LUT6 (Prop_lut6_I3_O)        0.301    12.852 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[0].i_exponentiation/controller_inst/montgomery_A[122]_i_1/O
                         net (fo=1, routed)           0.000    12.852    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[0].i_exponentiation/controller_inst/montgomery_A[122]_i_1_n_0
    SLICE_X104Y133       FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[0].i_exponentiation/controller_inst/montgomery_A_reg[122]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       1.776    12.955    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[0].i_exponentiation/controller_inst/clk
    SLICE_X104Y133       FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[0].i_exponentiation/controller_inst/montgomery_A_reg[122]/C
                         clock pessimism              0.115    13.070    
                         clock uncertainty           -0.154    12.916    
    SLICE_X104Y133       FDCE (Setup_fdce_C_D)        0.081    12.997    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[0].i_exponentiation/controller_inst/montgomery_A_reg[122]
  -------------------------------------------------------------------
                         required time                         12.997    
                         arrival time                         -12.852    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.185ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[3].i_exponentiation/controller_inst/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[3].i_exponentiation/controller_inst/montgomery_A_reg[85]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.747ns  (logic 0.718ns (7.366%)  route 9.029ns (92.634%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.948ns = ( 12.948 - 10.000 ) 
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       1.714     3.008    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[3].i_exponentiation/controller_inst/clk
    SLICE_X65Y23         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[3].i_exponentiation/controller_inst/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDCE (Prop_fdce_C_Q)         0.419     3.427 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[3].i_exponentiation/controller_inst/FSM_sequential_state_reg[2]/Q
                         net (fo=549, routed)         9.029    12.456    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[3].i_exponentiation/controller_inst/Q[2]
    SLICE_X103Y127       LUT6 (Prop_lut6_I5_O)        0.299    12.755 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[3].i_exponentiation/controller_inst/montgomery_A[85]_i_1__2/O
                         net (fo=1, routed)           0.000    12.755    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[3].i_exponentiation/controller_inst/montgomery_A[85]_i_1__2_n_0
    SLICE_X103Y127       FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[3].i_exponentiation/controller_inst/montgomery_A_reg[85]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       1.769    12.948    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[3].i_exponentiation/controller_inst/clk
    SLICE_X103Y127       FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[3].i_exponentiation/controller_inst/montgomery_A_reg[85]/C
                         clock pessimism              0.115    13.063    
                         clock uncertainty           -0.154    12.909    
    SLICE_X103Y127       FDCE (Setup_fdce_C_D)        0.031    12.940    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[3].i_exponentiation/controller_inst/montgomery_A_reg[85]
  -------------------------------------------------------------------
                         required time                         12.940    
                         arrival time                         -12.755    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.239ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[3].i_exponentiation/controller_inst/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[3].i_exponentiation/controller_inst/montgomery_B_reg[87]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.692ns  (logic 0.718ns (7.408%)  route 8.974ns (92.592%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.947ns = ( 12.947 - 10.000 ) 
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       1.714     3.008    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[3].i_exponentiation/controller_inst/clk
    SLICE_X65Y23         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[3].i_exponentiation/controller_inst/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDCE (Prop_fdce_C_Q)         0.419     3.427 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[3].i_exponentiation/controller_inst/FSM_sequential_state_reg[2]/Q
                         net (fo=549, routed)         8.974    12.401    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[3].i_exponentiation/controller_inst/Q[2]
    SLICE_X101Y127       LUT4 (Prop_lut4_I1_O)        0.299    12.700 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[3].i_exponentiation/controller_inst/montgomery_B[87]_i_1__2/O
                         net (fo=1, routed)           0.000    12.700    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[3].i_exponentiation/controller_inst/montgomery_B[87]_i_1__2_n_0
    SLICE_X101Y127       FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[3].i_exponentiation/controller_inst/montgomery_B_reg[87]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       1.768    12.947    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[3].i_exponentiation/controller_inst/clk
    SLICE_X101Y127       FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[3].i_exponentiation/controller_inst/montgomery_B_reg[87]/C
                         clock pessimism              0.115    13.062    
                         clock uncertainty           -0.154    12.908    
    SLICE_X101Y127       FDCE (Setup_fdce_C_D)        0.031    12.939    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[3].i_exponentiation/controller_inst/montgomery_B_reg[87]
  -------------------------------------------------------------------
                         required time                         12.939    
                         arrival time                         -12.700    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.256ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[8].i_exponentiation/montgomery_inst/u_datapath/res_reg_reg[130]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[8].i_exponentiation/montgomery_inst/u_datapath/res_reg_reg[204]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.283ns  (logic 5.101ns (54.948%)  route 4.182ns (45.052%))
  Logic Levels:           35  (CARRY4=33 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 12.648 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       1.685     2.979    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[8].i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X31Y71         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[8].i_exponentiation/montgomery_inst/u_datapath/res_reg_reg[130]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDCE (Prop_fdce_C_Q)         0.456     3.435 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[8].i_exponentiation/montgomery_inst/u_datapath/res_reg_reg[130]/Q
                         net (fo=13, routed)          1.505     4.940    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[8].i_exponentiation/montgomery_inst/u_datapath/Q[130]
    SLICE_X36Y61         LUT2 (Prop_lut2_I0_O)        0.124     5.064 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[8].i_exponentiation/montgomery_inst/u_datapath/i___269/O
                         net (fo=1, routed)           0.000     5.064    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core_n_4614
    SLICE_X36Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.444 r  rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[131]_i_3__7/CO[3]
                         net (fo=1, routed)           0.000     5.444    rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[131]_i_3__7_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.561 r  rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[135]_i_3__7/CO[3]
                         net (fo=1, routed)           0.000     5.561    rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[135]_i_3__7_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.678 r  rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[139]_i_3__7/CO[3]
                         net (fo=1, routed)           0.000     5.678    rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[139]_i_3__7_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.795 r  rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[143]_i_3__7/CO[3]
                         net (fo=1, routed)           0.000     5.795    rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[143]_i_3__7_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.912 r  rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[147]_i_3__7/CO[3]
                         net (fo=1, routed)           0.000     5.912    rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[147]_i_3__7_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.029 r  rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[151]_i_3__7/CO[3]
                         net (fo=1, routed)           0.000     6.029    rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[151]_i_3__7_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.146 r  rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[155]_i_3__7/CO[3]
                         net (fo=1, routed)           0.000     6.146    rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[155]_i_3__7_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.263 r  rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[159]_i_3__7/CO[3]
                         net (fo=1, routed)           0.000     6.263    rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[159]_i_3__7_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.380 r  rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[163]_i_3__7/CO[3]
                         net (fo=1, routed)           0.000     6.380    rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[163]_i_3__7_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.497 r  rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[167]_i_3__7/CO[3]
                         net (fo=1, routed)           0.000     6.497    rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[167]_i_3__7_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.614 r  rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[171]_i_3__7/CO[3]
                         net (fo=1, routed)           0.000     6.614    rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[171]_i_3__7_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.731 r  rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[175]_i_3__7/CO[3]
                         net (fo=1, routed)           0.000     6.731    rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[175]_i_3__7_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.848 r  rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[179]_i_3__7/CO[3]
                         net (fo=1, routed)           0.000     6.848    rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[179]_i_3__7_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.965 r  rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[183]_i_3__7/CO[3]
                         net (fo=1, routed)           0.009     6.974    rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[183]_i_3__7_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.091 r  rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[187]_i_3__7/CO[3]
                         net (fo=1, routed)           0.000     7.091    rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[187]_i_3__7_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.208 r  rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[191]_i_3__7/CO[3]
                         net (fo=1, routed)           0.000     7.208    rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[191]_i_3__7_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.325 r  rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[195]_i_3__7/CO[3]
                         net (fo=1, routed)           0.000     7.325    rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[195]_i_3__7_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.442 r  rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[199]_i_3__7/CO[3]
                         net (fo=1, routed)           0.000     7.442    rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[199]_i_3__7_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.559 r  rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[203]_i_3__7/CO[3]
                         net (fo=1, routed)           0.000     7.559    rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[203]_i_3__7_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.676 r  rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[207]_i_3__7/CO[3]
                         net (fo=1, routed)           0.000     7.676    rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[207]_i_3__7_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.793 r  rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[211]_i_3__7/CO[3]
                         net (fo=1, routed)           0.000     7.793    rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[211]_i_3__7_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.910 r  rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[215]_i_3__7/CO[3]
                         net (fo=1, routed)           0.000     7.910    rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[215]_i_3__7_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.027 r  rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[219]_i_3__7/CO[3]
                         net (fo=1, routed)           0.000     8.027    rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[219]_i_3__7_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.144 r  rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[223]_i_3__7/CO[3]
                         net (fo=1, routed)           0.000     8.144    rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[223]_i_3__7_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.261 r  rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[227]_i_3__7/CO[3]
                         net (fo=1, routed)           0.000     8.261    rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[227]_i_3__7_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.378 r  rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[231]_i_3__7/CO[3]
                         net (fo=1, routed)           0.000     8.378    rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[231]_i_3__7_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.495 r  rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[235]_i_3__7/CO[3]
                         net (fo=1, routed)           0.000     8.495    rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[235]_i_3__7_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.612 r  rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[239]_i_3__7/CO[3]
                         net (fo=1, routed)           0.000     8.612    rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[239]_i_3__7_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.729 r  rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[243]_i_3__7/CO[3]
                         net (fo=1, routed)           0.000     8.729    rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[243]_i_3__7_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.846 r  rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[247]_i_3__7/CO[3]
                         net (fo=1, routed)           0.000     8.846    rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[247]_i_3__7_n_0
    SLICE_X36Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[251]_i_3__7/CO[3]
                         net (fo=1, routed)           0.000     8.963    rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[251]_i_3__7_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.080 r  rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[255]_i_3__7/CO[3]
                         net (fo=1, routed)           0.000     9.080    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[8].i_exponentiation/montgomery_inst/u_datapath/res_reg_reg[256]_2[0]
    SLICE_X36Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.299 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[8].i_exponentiation/montgomery_inst/u_datapath/res_reg_reg[256]_i_3__7/O[0]
                         net (fo=2, routed)           1.089    10.388    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[8].i_exponentiation/montgomery_inst_n_1537
    SLICE_X31Y92         LUT6 (Prop_lut6_I2_O)        0.295    10.683 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[8].i_exponentiation/res_reg[256]_i_1/O
                         net (fo=257, routed)         1.579    12.262    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[8].i_exponentiation/montgomery_inst/u_datapath/res_reg_reg[0]_0[0]
    SLICE_X39Y81         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[8].i_exponentiation/montgomery_inst/u_datapath/res_reg_reg[204]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       1.469    12.648    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[8].i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X39Y81         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[8].i_exponentiation/montgomery_inst/u_datapath/res_reg_reg[204]/C
                         clock pessimism              0.229    12.877    
                         clock uncertainty           -0.154    12.723    
    SLICE_X39Y81         FDCE (Setup_fdce_C_CE)      -0.205    12.518    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[8].i_exponentiation/montgomery_inst/u_datapath/res_reg_reg[204]
  -------------------------------------------------------------------
                         required time                         12.518    
                         arrival time                         -12.262    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[8].i_exponentiation/montgomery_inst/u_datapath/res_reg_reg[130]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[8].i_exponentiation/montgomery_inst/u_datapath/res_reg_reg[218]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.283ns  (logic 5.101ns (54.948%)  route 4.182ns (45.052%))
  Logic Levels:           35  (CARRY4=33 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 12.648 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       1.685     2.979    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[8].i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X31Y71         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[8].i_exponentiation/montgomery_inst/u_datapath/res_reg_reg[130]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDCE (Prop_fdce_C_Q)         0.456     3.435 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[8].i_exponentiation/montgomery_inst/u_datapath/res_reg_reg[130]/Q
                         net (fo=13, routed)          1.505     4.940    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[8].i_exponentiation/montgomery_inst/u_datapath/Q[130]
    SLICE_X36Y61         LUT2 (Prop_lut2_I0_O)        0.124     5.064 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[8].i_exponentiation/montgomery_inst/u_datapath/i___269/O
                         net (fo=1, routed)           0.000     5.064    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core_n_4614
    SLICE_X36Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.444 r  rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[131]_i_3__7/CO[3]
                         net (fo=1, routed)           0.000     5.444    rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[131]_i_3__7_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.561 r  rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[135]_i_3__7/CO[3]
                         net (fo=1, routed)           0.000     5.561    rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[135]_i_3__7_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.678 r  rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[139]_i_3__7/CO[3]
                         net (fo=1, routed)           0.000     5.678    rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[139]_i_3__7_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.795 r  rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[143]_i_3__7/CO[3]
                         net (fo=1, routed)           0.000     5.795    rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[143]_i_3__7_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.912 r  rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[147]_i_3__7/CO[3]
                         net (fo=1, routed)           0.000     5.912    rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[147]_i_3__7_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.029 r  rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[151]_i_3__7/CO[3]
                         net (fo=1, routed)           0.000     6.029    rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[151]_i_3__7_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.146 r  rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[155]_i_3__7/CO[3]
                         net (fo=1, routed)           0.000     6.146    rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[155]_i_3__7_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.263 r  rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[159]_i_3__7/CO[3]
                         net (fo=1, routed)           0.000     6.263    rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[159]_i_3__7_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.380 r  rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[163]_i_3__7/CO[3]
                         net (fo=1, routed)           0.000     6.380    rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[163]_i_3__7_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.497 r  rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[167]_i_3__7/CO[3]
                         net (fo=1, routed)           0.000     6.497    rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[167]_i_3__7_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.614 r  rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[171]_i_3__7/CO[3]
                         net (fo=1, routed)           0.000     6.614    rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[171]_i_3__7_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.731 r  rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[175]_i_3__7/CO[3]
                         net (fo=1, routed)           0.000     6.731    rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[175]_i_3__7_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.848 r  rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[179]_i_3__7/CO[3]
                         net (fo=1, routed)           0.000     6.848    rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[179]_i_3__7_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.965 r  rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[183]_i_3__7/CO[3]
                         net (fo=1, routed)           0.009     6.974    rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[183]_i_3__7_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.091 r  rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[187]_i_3__7/CO[3]
                         net (fo=1, routed)           0.000     7.091    rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[187]_i_3__7_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.208 r  rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[191]_i_3__7/CO[3]
                         net (fo=1, routed)           0.000     7.208    rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[191]_i_3__7_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.325 r  rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[195]_i_3__7/CO[3]
                         net (fo=1, routed)           0.000     7.325    rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[195]_i_3__7_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.442 r  rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[199]_i_3__7/CO[3]
                         net (fo=1, routed)           0.000     7.442    rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[199]_i_3__7_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.559 r  rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[203]_i_3__7/CO[3]
                         net (fo=1, routed)           0.000     7.559    rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[203]_i_3__7_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.676 r  rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[207]_i_3__7/CO[3]
                         net (fo=1, routed)           0.000     7.676    rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[207]_i_3__7_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.793 r  rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[211]_i_3__7/CO[3]
                         net (fo=1, routed)           0.000     7.793    rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[211]_i_3__7_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.910 r  rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[215]_i_3__7/CO[3]
                         net (fo=1, routed)           0.000     7.910    rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[215]_i_3__7_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.027 r  rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[219]_i_3__7/CO[3]
                         net (fo=1, routed)           0.000     8.027    rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[219]_i_3__7_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.144 r  rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[223]_i_3__7/CO[3]
                         net (fo=1, routed)           0.000     8.144    rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[223]_i_3__7_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.261 r  rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[227]_i_3__7/CO[3]
                         net (fo=1, routed)           0.000     8.261    rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[227]_i_3__7_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.378 r  rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[231]_i_3__7/CO[3]
                         net (fo=1, routed)           0.000     8.378    rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[231]_i_3__7_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.495 r  rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[235]_i_3__7/CO[3]
                         net (fo=1, routed)           0.000     8.495    rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[235]_i_3__7_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.612 r  rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[239]_i_3__7/CO[3]
                         net (fo=1, routed)           0.000     8.612    rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[239]_i_3__7_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.729 r  rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[243]_i_3__7/CO[3]
                         net (fo=1, routed)           0.000     8.729    rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[243]_i_3__7_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.846 r  rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[247]_i_3__7/CO[3]
                         net (fo=1, routed)           0.000     8.846    rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[247]_i_3__7_n_0
    SLICE_X36Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[251]_i_3__7/CO[3]
                         net (fo=1, routed)           0.000     8.963    rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[251]_i_3__7_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.080 r  rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[255]_i_3__7/CO[3]
                         net (fo=1, routed)           0.000     9.080    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[8].i_exponentiation/montgomery_inst/u_datapath/res_reg_reg[256]_2[0]
    SLICE_X36Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.299 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[8].i_exponentiation/montgomery_inst/u_datapath/res_reg_reg[256]_i_3__7/O[0]
                         net (fo=2, routed)           1.089    10.388    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[8].i_exponentiation/montgomery_inst_n_1537
    SLICE_X31Y92         LUT6 (Prop_lut6_I2_O)        0.295    10.683 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[8].i_exponentiation/res_reg[256]_i_1/O
                         net (fo=257, routed)         1.579    12.262    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[8].i_exponentiation/montgomery_inst/u_datapath/res_reg_reg[0]_0[0]
    SLICE_X39Y81         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[8].i_exponentiation/montgomery_inst/u_datapath/res_reg_reg[218]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       1.469    12.648    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[8].i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X39Y81         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[8].i_exponentiation/montgomery_inst/u_datapath/res_reg_reg[218]/C
                         clock pessimism              0.229    12.877    
                         clock uncertainty           -0.154    12.723    
    SLICE_X39Y81         FDCE (Setup_fdce_C_CE)      -0.205    12.518    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[8].i_exponentiation/montgomery_inst/u_datapath/res_reg_reg[218]
  -------------------------------------------------------------------
                         required time                         12.518    
                         arrival time                         -12.262    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[8].i_exponentiation/montgomery_inst/u_datapath/res_reg_reg[130]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[8].i_exponentiation/montgomery_inst/u_datapath/res_reg_reg[219]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.283ns  (logic 5.101ns (54.948%)  route 4.182ns (45.052%))
  Logic Levels:           35  (CARRY4=33 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 12.648 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       1.685     2.979    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[8].i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X31Y71         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[8].i_exponentiation/montgomery_inst/u_datapath/res_reg_reg[130]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDCE (Prop_fdce_C_Q)         0.456     3.435 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[8].i_exponentiation/montgomery_inst/u_datapath/res_reg_reg[130]/Q
                         net (fo=13, routed)          1.505     4.940    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[8].i_exponentiation/montgomery_inst/u_datapath/Q[130]
    SLICE_X36Y61         LUT2 (Prop_lut2_I0_O)        0.124     5.064 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[8].i_exponentiation/montgomery_inst/u_datapath/i___269/O
                         net (fo=1, routed)           0.000     5.064    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core_n_4614
    SLICE_X36Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.444 r  rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[131]_i_3__7/CO[3]
                         net (fo=1, routed)           0.000     5.444    rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[131]_i_3__7_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.561 r  rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[135]_i_3__7/CO[3]
                         net (fo=1, routed)           0.000     5.561    rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[135]_i_3__7_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.678 r  rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[139]_i_3__7/CO[3]
                         net (fo=1, routed)           0.000     5.678    rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[139]_i_3__7_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.795 r  rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[143]_i_3__7/CO[3]
                         net (fo=1, routed)           0.000     5.795    rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[143]_i_3__7_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.912 r  rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[147]_i_3__7/CO[3]
                         net (fo=1, routed)           0.000     5.912    rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[147]_i_3__7_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.029 r  rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[151]_i_3__7/CO[3]
                         net (fo=1, routed)           0.000     6.029    rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[151]_i_3__7_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.146 r  rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[155]_i_3__7/CO[3]
                         net (fo=1, routed)           0.000     6.146    rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[155]_i_3__7_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.263 r  rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[159]_i_3__7/CO[3]
                         net (fo=1, routed)           0.000     6.263    rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[159]_i_3__7_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.380 r  rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[163]_i_3__7/CO[3]
                         net (fo=1, routed)           0.000     6.380    rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[163]_i_3__7_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.497 r  rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[167]_i_3__7/CO[3]
                         net (fo=1, routed)           0.000     6.497    rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[167]_i_3__7_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.614 r  rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[171]_i_3__7/CO[3]
                         net (fo=1, routed)           0.000     6.614    rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[171]_i_3__7_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.731 r  rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[175]_i_3__7/CO[3]
                         net (fo=1, routed)           0.000     6.731    rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[175]_i_3__7_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.848 r  rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[179]_i_3__7/CO[3]
                         net (fo=1, routed)           0.000     6.848    rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[179]_i_3__7_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.965 r  rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[183]_i_3__7/CO[3]
                         net (fo=1, routed)           0.009     6.974    rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[183]_i_3__7_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.091 r  rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[187]_i_3__7/CO[3]
                         net (fo=1, routed)           0.000     7.091    rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[187]_i_3__7_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.208 r  rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[191]_i_3__7/CO[3]
                         net (fo=1, routed)           0.000     7.208    rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[191]_i_3__7_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.325 r  rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[195]_i_3__7/CO[3]
                         net (fo=1, routed)           0.000     7.325    rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[195]_i_3__7_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.442 r  rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[199]_i_3__7/CO[3]
                         net (fo=1, routed)           0.000     7.442    rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[199]_i_3__7_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.559 r  rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[203]_i_3__7/CO[3]
                         net (fo=1, routed)           0.000     7.559    rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[203]_i_3__7_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.676 r  rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[207]_i_3__7/CO[3]
                         net (fo=1, routed)           0.000     7.676    rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[207]_i_3__7_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.793 r  rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[211]_i_3__7/CO[3]
                         net (fo=1, routed)           0.000     7.793    rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[211]_i_3__7_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.910 r  rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[215]_i_3__7/CO[3]
                         net (fo=1, routed)           0.000     7.910    rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[215]_i_3__7_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.027 r  rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[219]_i_3__7/CO[3]
                         net (fo=1, routed)           0.000     8.027    rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[219]_i_3__7_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.144 r  rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[223]_i_3__7/CO[3]
                         net (fo=1, routed)           0.000     8.144    rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[223]_i_3__7_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.261 r  rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[227]_i_3__7/CO[3]
                         net (fo=1, routed)           0.000     8.261    rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[227]_i_3__7_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.378 r  rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[231]_i_3__7/CO[3]
                         net (fo=1, routed)           0.000     8.378    rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[231]_i_3__7_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.495 r  rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[235]_i_3__7/CO[3]
                         net (fo=1, routed)           0.000     8.495    rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[235]_i_3__7_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.612 r  rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[239]_i_3__7/CO[3]
                         net (fo=1, routed)           0.000     8.612    rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[239]_i_3__7_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.729 r  rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[243]_i_3__7/CO[3]
                         net (fo=1, routed)           0.000     8.729    rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[243]_i_3__7_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.846 r  rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[247]_i_3__7/CO[3]
                         net (fo=1, routed)           0.000     8.846    rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[247]_i_3__7_n_0
    SLICE_X36Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[251]_i_3__7/CO[3]
                         net (fo=1, routed)           0.000     8.963    rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[251]_i_3__7_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.080 r  rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/res_reg_reg[255]_i_3__7/CO[3]
                         net (fo=1, routed)           0.000     9.080    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[8].i_exponentiation/montgomery_inst/u_datapath/res_reg_reg[256]_2[0]
    SLICE_X36Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.299 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[8].i_exponentiation/montgomery_inst/u_datapath/res_reg_reg[256]_i_3__7/O[0]
                         net (fo=2, routed)           1.089    10.388    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[8].i_exponentiation/montgomery_inst_n_1537
    SLICE_X31Y92         LUT6 (Prop_lut6_I2_O)        0.295    10.683 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[8].i_exponentiation/res_reg[256]_i_1/O
                         net (fo=257, routed)         1.579    12.262    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[8].i_exponentiation/montgomery_inst/u_datapath/res_reg_reg[0]_0[0]
    SLICE_X39Y81         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[8].i_exponentiation/montgomery_inst/u_datapath/res_reg_reg[219]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       1.469    12.648    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[8].i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X39Y81         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[8].i_exponentiation/montgomery_inst/u_datapath/res_reg_reg[219]/C
                         clock pessimism              0.229    12.877    
                         clock uncertainty           -0.154    12.723    
    SLICE_X39Y81         FDCE (Setup_fdce_C_CE)      -0.205    12.518    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[8].i_exponentiation/montgomery_inst/u_datapath/res_reg_reg[219]
  -------------------------------------------------------------------
                         required time                         12.518    
                         arrival time                         -12.262    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.275ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[0].i_exponentiation/controller_inst/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[0].i_exponentiation/controller_inst/montgomery_B_reg[102]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.729ns  (logic 0.779ns (8.007%)  route 8.950ns (91.993%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.025ns = ( 13.025 - 10.000 ) 
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       1.719     3.013    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[0].i_exponentiation/controller_inst/clk
    SLICE_X86Y25         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[0].i_exponentiation/controller_inst/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y25         FDCE (Prop_fdce_C_Q)         0.478     3.491 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[0].i_exponentiation/controller_inst/FSM_sequential_state_reg[3]/Q
                         net (fo=552, routed)         8.950    12.441    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[0].i_exponentiation/controller_inst/Q[2]
    SLICE_X107Y130       LUT4 (Prop_lut4_I2_O)        0.301    12.742 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[0].i_exponentiation/controller_inst/montgomery_B[102]_i_1/O
                         net (fo=1, routed)           0.000    12.742    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[0].i_exponentiation/controller_inst/montgomery_B[102]_i_1_n_0
    SLICE_X107Y130       FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[0].i_exponentiation/controller_inst/montgomery_B_reg[102]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       1.846    13.025    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[0].i_exponentiation/controller_inst/clk
    SLICE_X107Y130       FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[0].i_exponentiation/controller_inst/montgomery_B_reg[102]/C
                         clock pessimism              0.115    13.140    
                         clock uncertainty           -0.154    12.986    
    SLICE_X107Y130       FDCE (Setup_fdce_C_D)        0.031    13.017    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[0].i_exponentiation/controller_inst/montgomery_B_reg[102]
  -------------------------------------------------------------------
                         required time                         13.017    
                         arrival time                         -12.742    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.277ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[0].i_exponentiation/controller_inst/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[0].i_exponentiation/controller_inst/montgomery_B_reg[96]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.728ns  (logic 0.779ns (8.008%)  route 8.949ns (91.992%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.025ns = ( 13.025 - 10.000 ) 
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       1.719     3.013    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[0].i_exponentiation/controller_inst/clk
    SLICE_X86Y25         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[0].i_exponentiation/controller_inst/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y25         FDCE (Prop_fdce_C_Q)         0.478     3.491 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[0].i_exponentiation/controller_inst/FSM_sequential_state_reg[3]/Q
                         net (fo=552, routed)         8.949    12.440    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[0].i_exponentiation/controller_inst/Q[2]
    SLICE_X107Y130       LUT4 (Prop_lut4_I2_O)        0.301    12.741 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[0].i_exponentiation/controller_inst/montgomery_B[96]_i_1/O
                         net (fo=1, routed)           0.000    12.741    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[0].i_exponentiation/controller_inst/montgomery_B[96]_i_1_n_0
    SLICE_X107Y130       FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[0].i_exponentiation/controller_inst/montgomery_B_reg[96]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       1.846    13.025    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[0].i_exponentiation/controller_inst/clk
    SLICE_X107Y130       FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[0].i_exponentiation/controller_inst/montgomery_B_reg[96]/C
                         clock pessimism              0.115    13.140    
                         clock uncertainty           -0.154    12.986    
    SLICE_X107Y130       FDCE (Setup_fdce_C_D)        0.032    13.018    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[0].i_exponentiation/controller_inst/montgomery_B_reg[96]
  -------------------------------------------------------------------
                         required time                         13.018    
                         arrival time                         -12.741    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.293ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[9].i_exponentiation/controller_inst/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[9].i_exponentiation/controller_inst/montgomery_A_reg[89]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.510ns  (logic 0.773ns (8.128%)  route 8.737ns (91.872%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 12.830 - 10.000 ) 
    Source Clock Delay      (SCD):    3.019ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       1.725     3.019    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[9].i_exponentiation/controller_inst/clk
    SLICE_X66Y34         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[9].i_exponentiation/controller_inst/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y34         FDCE (Prop_fdce_C_Q)         0.478     3.497 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[9].i_exponentiation/controller_inst/FSM_sequential_state_reg[3]/Q
                         net (fo=549, routed)         8.737    12.234    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[9].i_exponentiation/controller_inst/Q[3]
    SLICE_X37Y139        LUT6 (Prop_lut6_I3_O)        0.295    12.529 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[9].i_exponentiation/controller_inst/montgomery_A[89]_i_1__8/O
                         net (fo=1, routed)           0.000    12.529    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[9].i_exponentiation/controller_inst/montgomery_A[89]_i_1__8_n_0
    SLICE_X37Y139        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[9].i_exponentiation/controller_inst/montgomery_A_reg[89]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       1.651    12.830    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[9].i_exponentiation/controller_inst/clk
    SLICE_X37Y139        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[9].i_exponentiation/controller_inst/montgomery_A_reg[89]/C
                         clock pessimism              0.115    12.945    
                         clock uncertainty           -0.154    12.791    
    SLICE_X37Y139        FDCE (Setup_fdce_C_D)        0.031    12.822    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[9].i_exponentiation/controller_inst/montgomery_A_reg[89]
  -------------------------------------------------------------------
                         required time                         12.822    
                         arrival time                         -12.529    
  -------------------------------------------------------------------
                         slack                                  0.293    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[11].i_exponentiation/controller_inst/montgomery_A_reg[248]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[11].i_exponentiation/montgomery_inst/u_datapath/A_reg_reg[248]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.662%)  route 0.204ns (52.338%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       0.629     0.965    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[11].i_exponentiation/controller_inst/clk
    SLICE_X48Y119        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[11].i_exponentiation/controller_inst/montgomery_A_reg[248]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y119        FDCE (Prop_fdce_C_Q)         0.141     1.106 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[11].i_exponentiation/controller_inst/montgomery_A_reg[248]/Q
                         net (fo=1, routed)           0.204     1.310    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[11].i_exponentiation/A[248]
    SLICE_X50Y119        LUT3 (Prop_lut3_I0_O)        0.045     1.355 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[11].i_exponentiation/A_reg[248]_i_1/O
                         net (fo=1, routed)           0.000     1.355    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[11].i_exponentiation/montgomery_inst/u_datapath/A_reg_reg[255]_1[248]
    SLICE_X50Y119        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[11].i_exponentiation/montgomery_inst/u_datapath/A_reg_reg[248]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       0.896     1.262    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[11].i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X50Y119        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[11].i_exponentiation/montgomery_inst/u_datapath/A_reg_reg[248]/C
                         clock pessimism             -0.039     1.223    
    SLICE_X50Y119        FDRE (Hold_fdre_C_D)         0.120     1.343    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[11].i_exponentiation/montgomery_inst/u_datapath/A_reg_reg[248]
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[10].i_exponentiation/controller_inst/montgomery_B_reg[86]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[10].i_exponentiation/montgomery_inst/u_datapath/B_reg_reg[86]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.400%)  route 0.208ns (59.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.266ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       0.633     0.969    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[10].i_exponentiation/controller_inst/clk
    SLICE_X48Y136        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[10].i_exponentiation/controller_inst/montgomery_B_reg[86]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y136        FDCE (Prop_fdce_C_Q)         0.141     1.110 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[10].i_exponentiation/controller_inst/montgomery_B_reg[86]/Q
                         net (fo=1, routed)           0.208     1.318    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[10].i_exponentiation/montgomery_inst/u_datapath/B_reg_reg[255]_0[86]
    SLICE_X50Y134        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[10].i_exponentiation/montgomery_inst/u_datapath/B_reg_reg[86]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       0.900     1.266    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[10].i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X50Y134        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[10].i_exponentiation/montgomery_inst/u_datapath/B_reg_reg[86]/C
                         clock pessimism             -0.039     1.227    
    SLICE_X50Y134        FDRE (Hold_fdre_C_D)         0.076     1.303    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[10].i_exponentiation/montgomery_inst/u_datapath/B_reg_reg[86]
  -------------------------------------------------------------------
                         required time                         -1.303    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[10].i_exponentiation/controller_inst/montgomery_B_reg[72]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[10].i_exponentiation/montgomery_inst/u_datapath/B_reg_reg[72]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.310%)  route 0.200ns (58.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.963ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       0.627     0.963    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[10].i_exponentiation/controller_inst/clk
    SLICE_X49Y128        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[10].i_exponentiation/controller_inst/montgomery_B_reg[72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y128        FDCE (Prop_fdce_C_Q)         0.141     1.104 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[10].i_exponentiation/controller_inst/montgomery_B_reg[72]/Q
                         net (fo=1, routed)           0.200     1.304    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[10].i_exponentiation/montgomery_inst/u_datapath/B_reg_reg[255]_0[72]
    SLICE_X53Y127        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[10].i_exponentiation/montgomery_inst/u_datapath/B_reg_reg[72]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       0.893     1.259    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[10].i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X53Y127        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[10].i_exponentiation/montgomery_inst/u_datapath/B_reg_reg[72]/C
                         clock pessimism             -0.039     1.220    
    SLICE_X53Y127        FDRE (Hold_fdre_C_D)         0.066     1.286    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[10].i_exponentiation/montgomery_inst/u_datapath/B_reg_reg[72]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[9].i_exponentiation/controller_inst/M_mont_reg[216]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[9].i_exponentiation/controller_inst/P_reg_reg[216]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.214%)  route 0.184ns (49.786%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       0.562     0.898    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[9].i_exponentiation/controller_inst/clk
    SLICE_X48Y49         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[9].i_exponentiation/controller_inst/M_mont_reg[216]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDCE (Prop_fdce_C_Q)         0.141     1.039 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[9].i_exponentiation/controller_inst/M_mont_reg[216]/Q
                         net (fo=1, routed)           0.184     1.223    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[9].i_exponentiation/controller_inst/M_mont_reg_n_0_[216]
    SLICE_X51Y48         LUT3 (Prop_lut3_I2_O)        0.045     1.268 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[9].i_exponentiation/controller_inst/P_reg[216]_i_1__8/O
                         net (fo=1, routed)           0.000     1.268    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[9].i_exponentiation/controller_inst/P_reg[216]
    SLICE_X51Y48         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[9].i_exponentiation/controller_inst/P_reg_reg[216]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       0.826     1.192    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[9].i_exponentiation/controller_inst/clk
    SLICE_X51Y48         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[9].i_exponentiation/controller_inst/P_reg_reg[216]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X51Y48         FDCE (Hold_fdce_C_D)         0.092     1.249    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[9].i_exponentiation/controller_inst/P_reg_reg[216]
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[1].i_exponentiation/controller_inst/message_reg_reg[185]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[1].i_exponentiation/controller_inst/montgomery_A_reg[185]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.660%)  route 0.189ns (50.340%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       0.551     0.887    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[1].i_exponentiation/controller_inst/clk
    SLICE_X49Y22         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[1].i_exponentiation/controller_inst/message_reg_reg[185]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y22         FDCE (Prop_fdce_C_Q)         0.141     1.028 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[1].i_exponentiation/controller_inst/message_reg_reg[185]/Q
                         net (fo=1, routed)           0.189     1.216    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[1].i_exponentiation/controller_inst/message_reg__0[185]
    SLICE_X53Y21         LUT6 (Prop_lut6_I4_O)        0.045     1.261 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[1].i_exponentiation/controller_inst/montgomery_A[185]_i_1__0/O
                         net (fo=1, routed)           0.000     1.261    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[1].i_exponentiation/controller_inst/montgomery_A[185]_i_1__0_n_0
    SLICE_X53Y21         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[1].i_exponentiation/controller_inst/montgomery_A_reg[185]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       0.813     1.179    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[1].i_exponentiation/controller_inst/clk
    SLICE_X53Y21         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[1].i_exponentiation/controller_inst/montgomery_A_reg[185]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X53Y21         FDCE (Hold_fdce_C_D)         0.092     1.236    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[1].i_exponentiation/controller_inst/montgomery_A_reg[185]
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[10].i_exponentiation/controller_inst/C_reg_reg[154]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[10].i_exponentiation/controller_inst/montgomery_A_reg[154]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.719%)  route 0.173ns (45.281%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       0.586     0.922    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[10].i_exponentiation/controller_inst/clk
    SLICE_X66Y49         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[10].i_exponentiation/controller_inst/C_reg_reg[154]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y49         FDCE (Prop_fdce_C_Q)         0.164     1.086 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[10].i_exponentiation/controller_inst/C_reg_reg[154]/Q
                         net (fo=1, routed)           0.173     1.258    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[10].i_exponentiation/controller_inst/C_reg_reg_n_0_[154]
    SLICE_X67Y50         LUT6 (Prop_lut6_I2_O)        0.045     1.303 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[10].i_exponentiation/controller_inst/montgomery_A[154]_i_1__9/O
                         net (fo=1, routed)           0.000     1.303    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[10].i_exponentiation/controller_inst/montgomery_A[154]_i_1__9_n_0
    SLICE_X67Y50         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[10].i_exponentiation/controller_inst/montgomery_A_reg[154]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       0.849     1.215    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[10].i_exponentiation/controller_inst/clk
    SLICE_X67Y50         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[10].i_exponentiation/controller_inst/montgomery_A_reg[154]/C
                         clock pessimism             -0.030     1.185    
    SLICE_X67Y50         FDCE (Hold_fdce_C_D)         0.091     1.276    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[10].i_exponentiation/controller_inst/montgomery_A_reg[154]
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[7].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[100]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[7].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[108]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.403ns (78.445%)  route 0.111ns (21.555%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.331ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       0.609     0.945    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[7].i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X101Y98        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[7].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[100]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y98        FDRE (Prop_fdre_C_Q)         0.141     1.086 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[7].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[100]/Q
                         net (fo=2, routed)           0.110     1.196    rsa_soc_i/rsa/rsa_acc/U0/Core_array[7].i_exponentiation/montgomery_inst/u_datapath/AiB_reg[100]
    SLICE_X98Y98         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.169     1.365 r  rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/S_reg_reg[103]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     1.365    rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/S_reg_reg[103]_i_1__6_n_0
    SLICE_X98Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.405 r  rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/S_reg_reg[107]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001     1.405    rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/S_reg_reg[107]_i_1__6_n_0
    SLICE_X98Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.458 r  rsa_soc_i/rsa/rsa_acc/U0/montgomery_inst/u_datapath/S_reg_reg[111]_i_1__6/O[0]
                         net (fo=1, routed)           0.000     1.458    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[7].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[127]_0[107]
    SLICE_X98Y100        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[7].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[108]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       0.965     1.331    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[7].i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X98Y100        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[7].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[108]/C
                         clock pessimism             -0.035     1.296    
    SLICE_X98Y100        FDRE (Hold_fdre_C_D)         0.134     1.430    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[7].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[108]
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[10].i_exponentiation/controller_inst/montgomery_B_reg[87]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[10].i_exponentiation/montgomery_inst/u_datapath/B_reg_reg[87]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.427%)  route 0.208ns (59.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.266ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       0.633     0.969    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[10].i_exponentiation/controller_inst/clk
    SLICE_X48Y136        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[10].i_exponentiation/controller_inst/montgomery_B_reg[87]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y136        FDCE (Prop_fdce_C_Q)         0.141     1.110 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[10].i_exponentiation/controller_inst/montgomery_B_reg[87]/Q
                         net (fo=1, routed)           0.208     1.318    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[10].i_exponentiation/montgomery_inst/u_datapath/B_reg_reg[255]_0[87]
    SLICE_X50Y134        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[10].i_exponentiation/montgomery_inst/u_datapath/B_reg_reg[87]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       0.900     1.266    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[10].i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X50Y134        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[10].i_exponentiation/montgomery_inst/u_datapath/B_reg_reg[87]/C
                         clock pessimism             -0.039     1.227    
    SLICE_X50Y134        FDRE (Hold_fdre_C_D)         0.060     1.287    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[10].i_exponentiation/montgomery_inst/u_datapath/B_reg_reg[87]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[3].i_exponentiation/controller_inst/one_mont_reg[214]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[3].i_exponentiation/controller_inst/C_reg_reg[214]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.209ns (53.624%)  route 0.181ns (46.376%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       0.557     0.893    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[3].i_exponentiation/controller_inst/clk
    SLICE_X50Y40         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[3].i_exponentiation/controller_inst/one_mont_reg[214]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y40         FDCE (Prop_fdce_C_Q)         0.164     1.057 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[3].i_exponentiation/controller_inst/one_mont_reg[214]/Q
                         net (fo=1, routed)           0.181     1.237    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[3].i_exponentiation/controller_inst/one_mont_reg_n_0_[214]
    SLICE_X49Y40         LUT3 (Prop_lut3_I2_O)        0.045     1.282 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[3].i_exponentiation/controller_inst/C_reg[214]_i_1__2/O
                         net (fo=1, routed)           0.000     1.282    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[3].i_exponentiation/controller_inst/C_reg[214]
    SLICE_X49Y40         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[3].i_exponentiation/controller_inst/C_reg_reg[214]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       0.828     1.194    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[3].i_exponentiation/controller_inst/clk
    SLICE_X49Y40         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[3].i_exponentiation/controller_inst/C_reg_reg[214]/C
                         clock pessimism             -0.035     1.159    
    SLICE_X49Y40         FDCE (Hold_fdce_C_D)         0.092     1.251    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[3].i_exponentiation/controller_inst/C_reg_reg[214]
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[3].i_exponentiation/controller_inst/montgomery_A_reg[202]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[3].i_exponentiation/montgomery_inst/u_datapath/A_reg_reg[202]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.024%)  route 0.201ns (51.976%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       0.551     0.887    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[3].i_exponentiation/controller_inst/clk
    SLICE_X53Y31         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[3].i_exponentiation/controller_inst/montgomery_A_reg[202]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y31         FDCE (Prop_fdce_C_Q)         0.141     1.028 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[3].i_exponentiation/controller_inst/montgomery_A_reg[202]/Q
                         net (fo=1, routed)           0.201     1.229    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[3].i_exponentiation/A[202]
    SLICE_X45Y30         LUT3 (Prop_lut3_I0_O)        0.045     1.274 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[3].i_exponentiation/A_reg[202]_i_1/O
                         net (fo=1, routed)           0.000     1.274    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[3].i_exponentiation/montgomery_inst/u_datapath/A_reg_reg[255]_1[202]
    SLICE_X45Y30         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[3].i_exponentiation/montgomery_inst/u_datapath/A_reg_reg[202]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       0.819     1.185    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[3].i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X45Y30         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[3].i_exponentiation/montgomery_inst/u_datapath/A_reg_reg[202]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X45Y30         FDRE (Hold_fdre_C_D)         0.092     1.242    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[3].i_exponentiation/montgomery_inst/u_datapath/A_reg_reg[202]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.032    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y3     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y3     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y0     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y0     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y7      rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y15     rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_asr_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y15     rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y15     rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y15     rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y21    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y21    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y21    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y21    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y21    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y21    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y21    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y21    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y21    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y21    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y21    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y21    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y21    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y21    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y21    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y21    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y21    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y21    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y21    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y21    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.748ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.101ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.748ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[10].i_exponentiation/montgomery_inst/u_controller/FSM_onehot_state_reg[1]_rep__2/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.750ns  (logic 0.681ns (10.089%)  route 6.069ns (89.911%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.873ns = ( 12.873 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       1.651     2.945    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X49Y98         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=55, routed)          2.528     5.929    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[11].i_exponentiation/controller_inst/reset_n
    SLICE_X47Y57         LUT1 (Prop_lut1_I0_O)        0.124     6.053 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[11].i_exponentiation/controller_inst/axi_awready_i_1/O
                         net (fo=1, routed)           1.078     7.130    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[11].i_exponentiation/controller_inst/reset_n_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     7.231 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[11].i_exponentiation/controller_inst/reset_n_0_BUFG_inst/O
                         net (fo=33111, routed)       2.464     9.695    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[10].i_exponentiation/montgomery_inst/u_controller/AS[0]
    SLICE_X56Y125        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[10].i_exponentiation/montgomery_inst/u_controller/FSM_onehot_state_reg[1]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       1.694    12.873    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[10].i_exponentiation/montgomery_inst/u_controller/clk
    SLICE_X56Y125        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[10].i_exponentiation/montgomery_inst/u_controller/FSM_onehot_state_reg[1]_rep__2/C
                         clock pessimism              0.129    13.002    
                         clock uncertainty           -0.154    12.848    
    SLICE_X56Y125        FDCE (Recov_fdce_C_CLR)     -0.405    12.443    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[10].i_exponentiation/montgomery_inst/u_controller/FSM_onehot_state_reg[1]_rep__2
  -------------------------------------------------------------------
                         required time                         12.443    
                         arrival time                          -9.695    
  -------------------------------------------------------------------
                         slack                                  2.748    

Slack (MET) :             2.748ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[10].i_exponentiation/montgomery_inst/u_controller/FSM_onehot_state_reg[1]_rep__3/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.750ns  (logic 0.681ns (10.089%)  route 6.069ns (89.911%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.873ns = ( 12.873 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       1.651     2.945    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X49Y98         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=55, routed)          2.528     5.929    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[11].i_exponentiation/controller_inst/reset_n
    SLICE_X47Y57         LUT1 (Prop_lut1_I0_O)        0.124     6.053 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[11].i_exponentiation/controller_inst/axi_awready_i_1/O
                         net (fo=1, routed)           1.078     7.130    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[11].i_exponentiation/controller_inst/reset_n_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     7.231 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[11].i_exponentiation/controller_inst/reset_n_0_BUFG_inst/O
                         net (fo=33111, routed)       2.464     9.695    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[10].i_exponentiation/montgomery_inst/u_controller/AS[0]
    SLICE_X56Y125        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[10].i_exponentiation/montgomery_inst/u_controller/FSM_onehot_state_reg[1]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       1.694    12.873    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[10].i_exponentiation/montgomery_inst/u_controller/clk
    SLICE_X56Y125        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[10].i_exponentiation/montgomery_inst/u_controller/FSM_onehot_state_reg[1]_rep__3/C
                         clock pessimism              0.129    13.002    
                         clock uncertainty           -0.154    12.848    
    SLICE_X56Y125        FDCE (Recov_fdce_C_CLR)     -0.405    12.443    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[10].i_exponentiation/montgomery_inst/u_controller/FSM_onehot_state_reg[1]_rep__3
  -------------------------------------------------------------------
                         required time                         12.443    
                         arrival time                          -9.695    
  -------------------------------------------------------------------
                         slack                                  2.748    

Slack (MET) :             2.748ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[10].i_exponentiation/montgomery_inst/u_controller/FSM_onehot_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.750ns  (logic 0.681ns (10.089%)  route 6.069ns (89.911%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.873ns = ( 12.873 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       1.651     2.945    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X49Y98         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=55, routed)          2.528     5.929    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[11].i_exponentiation/controller_inst/reset_n
    SLICE_X47Y57         LUT1 (Prop_lut1_I0_O)        0.124     6.053 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[11].i_exponentiation/controller_inst/axi_awready_i_1/O
                         net (fo=1, routed)           1.078     7.130    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[11].i_exponentiation/controller_inst/reset_n_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     7.231 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[11].i_exponentiation/controller_inst/reset_n_0_BUFG_inst/O
                         net (fo=33111, routed)       2.464     9.695    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[10].i_exponentiation/montgomery_inst/u_controller/AS[0]
    SLICE_X56Y125        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[10].i_exponentiation/montgomery_inst/u_controller/FSM_onehot_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       1.694    12.873    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[10].i_exponentiation/montgomery_inst/u_controller/clk
    SLICE_X56Y125        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[10].i_exponentiation/montgomery_inst/u_controller/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.129    13.002    
                         clock uncertainty           -0.154    12.848    
    SLICE_X56Y125        FDCE (Recov_fdce_C_CLR)     -0.405    12.443    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[10].i_exponentiation/montgomery_inst/u_controller/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         12.443    
                         arrival time                          -9.695    
  -------------------------------------------------------------------
                         slack                                  2.748    

Slack (MET) :             2.748ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[10].i_exponentiation/montgomery_inst/u_controller/FSM_onehot_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.750ns  (logic 0.681ns (10.089%)  route 6.069ns (89.911%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.873ns = ( 12.873 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       1.651     2.945    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X49Y98         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=55, routed)          2.528     5.929    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[11].i_exponentiation/controller_inst/reset_n
    SLICE_X47Y57         LUT1 (Prop_lut1_I0_O)        0.124     6.053 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[11].i_exponentiation/controller_inst/axi_awready_i_1/O
                         net (fo=1, routed)           1.078     7.130    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[11].i_exponentiation/controller_inst/reset_n_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     7.231 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[11].i_exponentiation/controller_inst/reset_n_0_BUFG_inst/O
                         net (fo=33111, routed)       2.464     9.695    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[10].i_exponentiation/montgomery_inst/u_controller/AS[0]
    SLICE_X56Y125        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[10].i_exponentiation/montgomery_inst/u_controller/FSM_onehot_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       1.694    12.873    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[10].i_exponentiation/montgomery_inst/u_controller/clk
    SLICE_X56Y125        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[10].i_exponentiation/montgomery_inst/u_controller/FSM_onehot_state_reg[4]/C
                         clock pessimism              0.129    13.002    
                         clock uncertainty           -0.154    12.848    
    SLICE_X56Y125        FDCE (Recov_fdce_C_CLR)     -0.405    12.443    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[10].i_exponentiation/montgomery_inst/u_controller/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         12.443    
                         arrival time                          -9.695    
  -------------------------------------------------------------------
                         slack                                  2.748    

Slack (MET) :             3.110ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[0].i_exponentiation/controller_inst/C_reg_reg[102]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.549ns  (logic 0.681ns (10.399%)  route 5.868ns (89.601%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.034ns = ( 13.034 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       1.651     2.945    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X49Y98         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=55, routed)          2.528     5.929    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[11].i_exponentiation/controller_inst/reset_n
    SLICE_X47Y57         LUT1 (Prop_lut1_I0_O)        0.124     6.053 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[11].i_exponentiation/controller_inst/axi_awready_i_1/O
                         net (fo=1, routed)           1.078     7.130    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[11].i_exponentiation/controller_inst/reset_n_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     7.231 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[11].i_exponentiation/controller_inst/reset_n_0_BUFG_inst/O
                         net (fo=33111, routed)       2.262     9.494    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[0].i_exponentiation/controller_inst/AS[0]
    SLICE_X106Y140       FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[0].i_exponentiation/controller_inst/C_reg_reg[102]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       1.855    13.034    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[0].i_exponentiation/controller_inst/clk
    SLICE_X106Y140       FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[0].i_exponentiation/controller_inst/C_reg_reg[102]/C
                         clock pessimism              0.129    13.163    
                         clock uncertainty           -0.154    13.009    
    SLICE_X106Y140       FDCE (Recov_fdce_C_CLR)     -0.405    12.604    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[0].i_exponentiation/controller_inst/C_reg_reg[102]
  -------------------------------------------------------------------
                         required time                         12.604    
                         arrival time                          -9.494    
  -------------------------------------------------------------------
                         slack                                  3.110    

Slack (MET) :             3.110ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[0].i_exponentiation/controller_inst/C_reg_reg[103]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.549ns  (logic 0.681ns (10.399%)  route 5.868ns (89.601%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.034ns = ( 13.034 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       1.651     2.945    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X49Y98         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=55, routed)          2.528     5.929    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[11].i_exponentiation/controller_inst/reset_n
    SLICE_X47Y57         LUT1 (Prop_lut1_I0_O)        0.124     6.053 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[11].i_exponentiation/controller_inst/axi_awready_i_1/O
                         net (fo=1, routed)           1.078     7.130    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[11].i_exponentiation/controller_inst/reset_n_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     7.231 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[11].i_exponentiation/controller_inst/reset_n_0_BUFG_inst/O
                         net (fo=33111, routed)       2.262     9.494    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[0].i_exponentiation/controller_inst/AS[0]
    SLICE_X106Y140       FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[0].i_exponentiation/controller_inst/C_reg_reg[103]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       1.855    13.034    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[0].i_exponentiation/controller_inst/clk
    SLICE_X106Y140       FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[0].i_exponentiation/controller_inst/C_reg_reg[103]/C
                         clock pessimism              0.129    13.163    
                         clock uncertainty           -0.154    13.009    
    SLICE_X106Y140       FDCE (Recov_fdce_C_CLR)     -0.405    12.604    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[0].i_exponentiation/controller_inst/C_reg_reg[103]
  -------------------------------------------------------------------
                         required time                         12.604    
                         arrival time                          -9.494    
  -------------------------------------------------------------------
                         slack                                  3.110    

Slack (MET) :             3.110ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[0].i_exponentiation/controller_inst/C_reg_reg[120]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.549ns  (logic 0.681ns (10.399%)  route 5.868ns (89.601%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.034ns = ( 13.034 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       1.651     2.945    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X49Y98         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=55, routed)          2.528     5.929    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[11].i_exponentiation/controller_inst/reset_n
    SLICE_X47Y57         LUT1 (Prop_lut1_I0_O)        0.124     6.053 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[11].i_exponentiation/controller_inst/axi_awready_i_1/O
                         net (fo=1, routed)           1.078     7.130    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[11].i_exponentiation/controller_inst/reset_n_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     7.231 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[11].i_exponentiation/controller_inst/reset_n_0_BUFG_inst/O
                         net (fo=33111, routed)       2.262     9.494    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[0].i_exponentiation/controller_inst/AS[0]
    SLICE_X106Y140       FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[0].i_exponentiation/controller_inst/C_reg_reg[120]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       1.855    13.034    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[0].i_exponentiation/controller_inst/clk
    SLICE_X106Y140       FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[0].i_exponentiation/controller_inst/C_reg_reg[120]/C
                         clock pessimism              0.129    13.163    
                         clock uncertainty           -0.154    13.009    
    SLICE_X106Y140       FDCE (Recov_fdce_C_CLR)     -0.405    12.604    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[0].i_exponentiation/controller_inst/C_reg_reg[120]
  -------------------------------------------------------------------
                         required time                         12.604    
                         arrival time                          -9.494    
  -------------------------------------------------------------------
                         slack                                  3.110    

Slack (MET) :             3.110ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[0].i_exponentiation/controller_inst/C_reg_reg[121]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.549ns  (logic 0.681ns (10.399%)  route 5.868ns (89.601%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.034ns = ( 13.034 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       1.651     2.945    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X49Y98         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=55, routed)          2.528     5.929    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[11].i_exponentiation/controller_inst/reset_n
    SLICE_X47Y57         LUT1 (Prop_lut1_I0_O)        0.124     6.053 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[11].i_exponentiation/controller_inst/axi_awready_i_1/O
                         net (fo=1, routed)           1.078     7.130    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[11].i_exponentiation/controller_inst/reset_n_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     7.231 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[11].i_exponentiation/controller_inst/reset_n_0_BUFG_inst/O
                         net (fo=33111, routed)       2.262     9.494    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[0].i_exponentiation/controller_inst/AS[0]
    SLICE_X106Y140       FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[0].i_exponentiation/controller_inst/C_reg_reg[121]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       1.855    13.034    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[0].i_exponentiation/controller_inst/clk
    SLICE_X106Y140       FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[0].i_exponentiation/controller_inst/C_reg_reg[121]/C
                         clock pessimism              0.129    13.163    
                         clock uncertainty           -0.154    13.009    
    SLICE_X106Y140       FDCE (Recov_fdce_C_CLR)     -0.405    12.604    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[0].i_exponentiation/controller_inst/C_reg_reg[121]
  -------------------------------------------------------------------
                         required time                         12.604    
                         arrival time                          -9.494    
  -------------------------------------------------------------------
                         slack                                  3.110    

Slack (MET) :             3.110ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[1].i_exponentiation/controller_inst/P_reg_reg[50]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.547ns  (logic 0.681ns (10.402%)  route 5.866ns (89.598%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.032ns = ( 13.032 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       1.651     2.945    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X49Y98         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=55, routed)          2.528     5.929    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[11].i_exponentiation/controller_inst/reset_n
    SLICE_X47Y57         LUT1 (Prop_lut1_I0_O)        0.124     6.053 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[11].i_exponentiation/controller_inst/axi_awready_i_1/O
                         net (fo=1, routed)           1.078     7.130    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[11].i_exponentiation/controller_inst/reset_n_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     7.231 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[11].i_exponentiation/controller_inst/reset_n_0_BUFG_inst/O
                         net (fo=33111, routed)       2.260     9.492    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[1].i_exponentiation/controller_inst/AS[0]
    SLICE_X106Y112       FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[1].i_exponentiation/controller_inst/P_reg_reg[50]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       1.853    13.032    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[1].i_exponentiation/controller_inst/clk
    SLICE_X106Y112       FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[1].i_exponentiation/controller_inst/P_reg_reg[50]/C
                         clock pessimism              0.129    13.161    
                         clock uncertainty           -0.154    13.007    
    SLICE_X106Y112       FDCE (Recov_fdce_C_CLR)     -0.405    12.602    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[1].i_exponentiation/controller_inst/P_reg_reg[50]
  -------------------------------------------------------------------
                         required time                         12.602    
                         arrival time                          -9.492    
  -------------------------------------------------------------------
                         slack                                  3.110    

Slack (MET) :             3.110ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[1].i_exponentiation/controller_inst/P_reg_reg[51]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.547ns  (logic 0.681ns (10.402%)  route 5.866ns (89.598%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.032ns = ( 13.032 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       1.651     2.945    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X49Y98         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=55, routed)          2.528     5.929    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[11].i_exponentiation/controller_inst/reset_n
    SLICE_X47Y57         LUT1 (Prop_lut1_I0_O)        0.124     6.053 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[11].i_exponentiation/controller_inst/axi_awready_i_1/O
                         net (fo=1, routed)           1.078     7.130    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[11].i_exponentiation/controller_inst/reset_n_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     7.231 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[11].i_exponentiation/controller_inst/reset_n_0_BUFG_inst/O
                         net (fo=33111, routed)       2.260     9.492    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[1].i_exponentiation/controller_inst/AS[0]
    SLICE_X106Y112       FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[1].i_exponentiation/controller_inst/P_reg_reg[51]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       1.853    13.032    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[1].i_exponentiation/controller_inst/clk
    SLICE_X106Y112       FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[1].i_exponentiation/controller_inst/P_reg_reg[51]/C
                         clock pessimism              0.129    13.161    
                         clock uncertainty           -0.154    13.007    
    SLICE_X106Y112       FDCE (Recov_fdce_C_CLR)     -0.405    12.602    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[1].i_exponentiation/controller_inst/P_reg_reg[51]
  -------------------------------------------------------------------
                         required time                         12.602    
                         arrival time                          -9.492    
  -------------------------------------------------------------------
                         slack                                  3.110    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.101ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[5].i_exponentiation/controller_inst/one_mont_reg[198]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.391ns  (logic 0.212ns (8.865%)  route 2.179ns (91.135%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.279ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       0.556     0.892    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X49Y98         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=55, routed)          1.070     2.102    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[11].i_exponentiation/controller_inst/reset_n
    SLICE_X47Y57         LUT1 (Prop_lut1_I0_O)        0.045     2.147 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[11].i_exponentiation/controller_inst/axi_awready_i_1/O
                         net (fo=1, routed)           0.407     2.554    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[11].i_exponentiation/controller_inst/reset_n_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.580 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[11].i_exponentiation/controller_inst/reset_n_0_BUFG_inst/O
                         net (fo=33111, routed)       0.703     3.283    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[5].i_exponentiation/controller_inst/AS[0]
    SLICE_X112Y46        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[5].i_exponentiation/controller_inst/one_mont_reg[198]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       0.913     1.279    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[5].i_exponentiation/controller_inst/clk
    SLICE_X112Y46        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[5].i_exponentiation/controller_inst/one_mont_reg[198]/C
                         clock pessimism             -0.030     1.249    
    SLICE_X112Y46        FDCE (Remov_fdce_C_CLR)     -0.067     1.182    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[5].i_exponentiation/controller_inst/one_mont_reg[198]
  -------------------------------------------------------------------
                         required time                         -1.182    
                         arrival time                           3.283    
  -------------------------------------------------------------------
                         slack                                  2.101    

Slack (MET) :             2.101ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[5].i_exponentiation/controller_inst/one_mont_reg[199]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.391ns  (logic 0.212ns (8.865%)  route 2.179ns (91.135%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.279ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       0.556     0.892    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X49Y98         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=55, routed)          1.070     2.102    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[11].i_exponentiation/controller_inst/reset_n
    SLICE_X47Y57         LUT1 (Prop_lut1_I0_O)        0.045     2.147 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[11].i_exponentiation/controller_inst/axi_awready_i_1/O
                         net (fo=1, routed)           0.407     2.554    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[11].i_exponentiation/controller_inst/reset_n_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.580 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[11].i_exponentiation/controller_inst/reset_n_0_BUFG_inst/O
                         net (fo=33111, routed)       0.703     3.283    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[5].i_exponentiation/controller_inst/AS[0]
    SLICE_X112Y46        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[5].i_exponentiation/controller_inst/one_mont_reg[199]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       0.913     1.279    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[5].i_exponentiation/controller_inst/clk
    SLICE_X112Y46        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[5].i_exponentiation/controller_inst/one_mont_reg[199]/C
                         clock pessimism             -0.030     1.249    
    SLICE_X112Y46        FDCE (Remov_fdce_C_CLR)     -0.067     1.182    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[5].i_exponentiation/controller_inst/one_mont_reg[199]
  -------------------------------------------------------------------
                         required time                         -1.182    
                         arrival time                           3.283    
  -------------------------------------------------------------------
                         slack                                  2.101    

Slack (MET) :             2.101ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[5].i_exponentiation/controller_inst/one_mont_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.391ns  (logic 0.212ns (8.865%)  route 2.179ns (91.135%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.279ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       0.556     0.892    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X49Y98         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=55, routed)          1.070     2.102    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[11].i_exponentiation/controller_inst/reset_n
    SLICE_X47Y57         LUT1 (Prop_lut1_I0_O)        0.045     2.147 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[11].i_exponentiation/controller_inst/axi_awready_i_1/O
                         net (fo=1, routed)           0.407     2.554    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[11].i_exponentiation/controller_inst/reset_n_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.580 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[11].i_exponentiation/controller_inst/reset_n_0_BUFG_inst/O
                         net (fo=33111, routed)       0.703     3.283    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[5].i_exponentiation/controller_inst/AS[0]
    SLICE_X112Y46        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[5].i_exponentiation/controller_inst/one_mont_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       0.913     1.279    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[5].i_exponentiation/controller_inst/clk
    SLICE_X112Y46        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[5].i_exponentiation/controller_inst/one_mont_reg[8]/C
                         clock pessimism             -0.030     1.249    
    SLICE_X112Y46        FDCE (Remov_fdce_C_CLR)     -0.067     1.182    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[5].i_exponentiation/controller_inst/one_mont_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.182    
                         arrival time                           3.283    
  -------------------------------------------------------------------
                         slack                                  2.101    

Slack (MET) :             2.101ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[5].i_exponentiation/controller_inst/one_mont_reg[9]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.391ns  (logic 0.212ns (8.865%)  route 2.179ns (91.135%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.279ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       0.556     0.892    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X49Y98         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=55, routed)          1.070     2.102    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[11].i_exponentiation/controller_inst/reset_n
    SLICE_X47Y57         LUT1 (Prop_lut1_I0_O)        0.045     2.147 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[11].i_exponentiation/controller_inst/axi_awready_i_1/O
                         net (fo=1, routed)           0.407     2.554    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[11].i_exponentiation/controller_inst/reset_n_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.580 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[11].i_exponentiation/controller_inst/reset_n_0_BUFG_inst/O
                         net (fo=33111, routed)       0.703     3.283    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[5].i_exponentiation/controller_inst/AS[0]
    SLICE_X112Y46        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[5].i_exponentiation/controller_inst/one_mont_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       0.913     1.279    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[5].i_exponentiation/controller_inst/clk
    SLICE_X112Y46        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[5].i_exponentiation/controller_inst/one_mont_reg[9]/C
                         clock pessimism             -0.030     1.249    
    SLICE_X112Y46        FDCE (Remov_fdce_C_CLR)     -0.067     1.182    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[5].i_exponentiation/controller_inst/one_mont_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.182    
                         arrival time                           3.283    
  -------------------------------------------------------------------
                         slack                                  2.101    

Slack (MET) :             2.101ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[6].i_exponentiation/controller_inst/montgomery_B_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.392ns  (logic 0.212ns (8.861%)  route 2.180ns (91.139%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.280ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       0.556     0.892    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X49Y98         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=55, routed)          1.070     2.102    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[11].i_exponentiation/controller_inst/reset_n
    SLICE_X47Y57         LUT1 (Prop_lut1_I0_O)        0.045     2.147 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[11].i_exponentiation/controller_inst/axi_awready_i_1/O
                         net (fo=1, routed)           0.407     2.554    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[11].i_exponentiation/controller_inst/reset_n_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.580 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[11].i_exponentiation/controller_inst/reset_n_0_BUFG_inst/O
                         net (fo=33111, routed)       0.704     3.284    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[6].i_exponentiation/controller_inst/AS[0]
    SLICE_X112Y48        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[6].i_exponentiation/controller_inst/montgomery_B_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       0.914     1.280    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[6].i_exponentiation/controller_inst/clk
    SLICE_X112Y48        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[6].i_exponentiation/controller_inst/montgomery_B_reg[4]/C
                         clock pessimism             -0.030     1.250    
    SLICE_X112Y48        FDCE (Remov_fdce_C_CLR)     -0.067     1.183    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[6].i_exponentiation/controller_inst/montgomery_B_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.183    
                         arrival time                           3.284    
  -------------------------------------------------------------------
                         slack                                  2.101    

Slack (MET) :             2.102ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[5].i_exponentiation/controller_inst/montgomery_A_reg[58]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.466ns  (logic 0.212ns (8.597%)  route 2.254ns (91.403%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.358ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       0.556     0.892    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X49Y98         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=55, routed)          1.070     2.102    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[11].i_exponentiation/controller_inst/reset_n
    SLICE_X47Y57         LUT1 (Prop_lut1_I0_O)        0.045     2.147 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[11].i_exponentiation/controller_inst/axi_awready_i_1/O
                         net (fo=1, routed)           0.407     2.554    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[11].i_exponentiation/controller_inst/reset_n_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.580 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[11].i_exponentiation/controller_inst/reset_n_0_BUFG_inst/O
                         net (fo=33111, routed)       0.778     3.358    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[5].i_exponentiation/controller_inst/AS[0]
    SLICE_X112Y111       FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[5].i_exponentiation/controller_inst/montgomery_A_reg[58]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       0.992     1.358    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[5].i_exponentiation/controller_inst/clk
    SLICE_X112Y111       FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[5].i_exponentiation/controller_inst/montgomery_A_reg[58]/C
                         clock pessimism             -0.035     1.323    
    SLICE_X112Y111       FDCE (Remov_fdce_C_CLR)     -0.067     1.256    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[5].i_exponentiation/controller_inst/montgomery_A_reg[58]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           3.358    
  -------------------------------------------------------------------
                         slack                                  2.102    

Slack (MET) :             2.102ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[5].i_exponentiation/controller_inst/montgomery_A_reg[59]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.466ns  (logic 0.212ns (8.597%)  route 2.254ns (91.403%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.358ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       0.556     0.892    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X49Y98         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=55, routed)          1.070     2.102    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[11].i_exponentiation/controller_inst/reset_n
    SLICE_X47Y57         LUT1 (Prop_lut1_I0_O)        0.045     2.147 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[11].i_exponentiation/controller_inst/axi_awready_i_1/O
                         net (fo=1, routed)           0.407     2.554    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[11].i_exponentiation/controller_inst/reset_n_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.580 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[11].i_exponentiation/controller_inst/reset_n_0_BUFG_inst/O
                         net (fo=33111, routed)       0.778     3.358    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[5].i_exponentiation/controller_inst/AS[0]
    SLICE_X112Y111       FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[5].i_exponentiation/controller_inst/montgomery_A_reg[59]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       0.992     1.358    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[5].i_exponentiation/controller_inst/clk
    SLICE_X112Y111       FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[5].i_exponentiation/controller_inst/montgomery_A_reg[59]/C
                         clock pessimism             -0.035     1.323    
    SLICE_X112Y111       FDCE (Remov_fdce_C_CLR)     -0.067     1.256    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[5].i_exponentiation/controller_inst/montgomery_A_reg[59]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           3.358    
  -------------------------------------------------------------------
                         slack                                  2.102    

Slack (MET) :             2.102ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[6].i_exponentiation/controller_inst/P_reg_reg[54]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.466ns  (logic 0.212ns (8.597%)  route 2.254ns (91.403%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.358ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       0.556     0.892    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X49Y98         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=55, routed)          1.070     2.102    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[11].i_exponentiation/controller_inst/reset_n
    SLICE_X47Y57         LUT1 (Prop_lut1_I0_O)        0.045     2.147 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[11].i_exponentiation/controller_inst/axi_awready_i_1/O
                         net (fo=1, routed)           0.407     2.554    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[11].i_exponentiation/controller_inst/reset_n_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.580 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[11].i_exponentiation/controller_inst/reset_n_0_BUFG_inst/O
                         net (fo=33111, routed)       0.778     3.358    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[6].i_exponentiation/controller_inst/AS[0]
    SLICE_X112Y110       FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[6].i_exponentiation/controller_inst/P_reg_reg[54]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       0.992     1.358    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[6].i_exponentiation/controller_inst/clk
    SLICE_X112Y110       FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[6].i_exponentiation/controller_inst/P_reg_reg[54]/C
                         clock pessimism             -0.035     1.323    
    SLICE_X112Y110       FDCE (Remov_fdce_C_CLR)     -0.067     1.256    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[6].i_exponentiation/controller_inst/P_reg_reg[54]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           3.358    
  -------------------------------------------------------------------
                         slack                                  2.102    

Slack (MET) :             2.102ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[6].i_exponentiation/controller_inst/P_reg_reg[55]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.466ns  (logic 0.212ns (8.597%)  route 2.254ns (91.403%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.358ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       0.556     0.892    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X49Y98         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=55, routed)          1.070     2.102    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[11].i_exponentiation/controller_inst/reset_n
    SLICE_X47Y57         LUT1 (Prop_lut1_I0_O)        0.045     2.147 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[11].i_exponentiation/controller_inst/axi_awready_i_1/O
                         net (fo=1, routed)           0.407     2.554    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[11].i_exponentiation/controller_inst/reset_n_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.580 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[11].i_exponentiation/controller_inst/reset_n_0_BUFG_inst/O
                         net (fo=33111, routed)       0.778     3.358    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[6].i_exponentiation/controller_inst/AS[0]
    SLICE_X112Y110       FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[6].i_exponentiation/controller_inst/P_reg_reg[55]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       0.992     1.358    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[6].i_exponentiation/controller_inst/clk
    SLICE_X112Y110       FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[6].i_exponentiation/controller_inst/P_reg_reg[55]/C
                         clock pessimism             -0.035     1.323    
    SLICE_X112Y110       FDCE (Remov_fdce_C_CLR)     -0.067     1.256    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[6].i_exponentiation/controller_inst/P_reg_reg[55]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           3.358    
  -------------------------------------------------------------------
                         slack                                  2.102    

Slack (MET) :             2.102ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[6].i_exponentiation/controller_inst/P_reg_reg[56]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.466ns  (logic 0.212ns (8.597%)  route 2.254ns (91.403%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.358ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       0.556     0.892    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X49Y98         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=55, routed)          1.070     2.102    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[11].i_exponentiation/controller_inst/reset_n
    SLICE_X47Y57         LUT1 (Prop_lut1_I0_O)        0.045     2.147 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[11].i_exponentiation/controller_inst/axi_awready_i_1/O
                         net (fo=1, routed)           0.407     2.554    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[11].i_exponentiation/controller_inst/reset_n_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.580 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[11].i_exponentiation/controller_inst/reset_n_0_BUFG_inst/O
                         net (fo=33111, routed)       0.778     3.358    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[6].i_exponentiation/controller_inst/AS[0]
    SLICE_X112Y110       FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[6].i_exponentiation/controller_inst/P_reg_reg[56]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       0.992     1.358    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[6].i_exponentiation/controller_inst/clk
    SLICE_X112Y110       FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[6].i_exponentiation/controller_inst/P_reg_reg[56]/C
                         clock pessimism             -0.035     1.323    
    SLICE_X112Y110       FDCE (Remov_fdce_C_CLR)     -0.067     1.256    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Core_array[6].i_exponentiation/controller_inst/P_reg_reg[56]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           3.358    
  -------------------------------------------------------------------
                         slack                                  2.102    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.448ns  (logic 0.124ns (3.596%)  route 3.324ns (96.404%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.792     2.792    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X27Y146        LUT1 (Prop_lut1_I0_O)        0.124     2.916 r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.532     3.448    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X27Y147        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       1.696     2.875    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X27Y147        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.323ns  (logic 0.045ns (3.400%)  route 1.278ns (96.600%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.107     1.107    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X27Y146        LUT1 (Prop_lut1_I0_O)        0.045     1.152 r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.171     1.323    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X27Y147        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       0.930     1.296    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X27Y147        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.987ns  (logic 0.580ns (7.262%)  route 7.407ns (92.738%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       1.651     2.945    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X49Y98         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.456     3.401 f  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=55, routed)          6.732    10.133    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X7Y16          LUT1 (Prop_lut1_I0_O)        0.124    10.257 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.675    10.932    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X0Y15          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       1.653     2.832    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X0Y15          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.734ns  (logic 0.456ns (7.953%)  route 5.278ns (92.047%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.665ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       1.651     2.945    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X49Y98         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=55, routed)          5.278     8.679    rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST/axi_resetn
    SLICE_X35Y18         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       1.486     2.665    rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST/s_axi_lite_aclk
    SLICE_X35Y18         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.284ns  (logic 0.642ns (19.550%)  route 2.642ns (80.450%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns
    Source Clock Delay      (SCD):    3.131ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       1.837     3.131    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X0Y7           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.518     3.649 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          1.697     5.346    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X7Y21          LUT1 (Prop_lut1_I0_O)        0.124     5.470 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.945     6.415    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X5Y21          FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       1.646     2.825    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X5Y21          FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.284ns  (logic 0.642ns (19.550%)  route 2.642ns (80.450%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns
    Source Clock Delay      (SCD):    3.131ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       1.837     3.131    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X0Y7           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.518     3.649 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          1.697     5.346    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X7Y21          LUT1 (Prop_lut1_I0_O)        0.124     5.470 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.945     6.415    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X5Y21          FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       1.646     2.825    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X5Y21          FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.284ns  (logic 0.642ns (19.550%)  route 2.642ns (80.450%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns
    Source Clock Delay      (SCD):    3.131ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       1.837     3.131    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X0Y7           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.518     3.649 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          1.697     5.346    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X7Y21          LUT1 (Prop_lut1_I0_O)        0.124     5.470 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.945     6.415    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X5Y21          FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       1.646     2.825    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X5Y21          FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.148ns  (logic 0.642ns (20.395%)  route 2.506ns (79.605%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns
    Source Clock Delay      (SCD):    3.131ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       1.837     3.131    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X0Y7           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.518     3.649 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.700     4.349    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X2Y8           LUT1 (Prop_lut1_I0_O)        0.124     4.473 f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           1.806     6.279    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X29Y8          FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       1.570     2.749    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X29Y8          FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.148ns  (logic 0.642ns (20.395%)  route 2.506ns (79.605%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns
    Source Clock Delay      (SCD):    3.131ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       1.837     3.131    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X0Y7           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.518     3.649 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.700     4.349    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X2Y8           LUT1 (Prop_lut1_I0_O)        0.124     4.473 f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           1.806     6.279    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X29Y8          FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       1.570     2.749    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X29Y8          FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.148ns  (logic 0.642ns (20.395%)  route 2.506ns (79.605%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns
    Source Clock Delay      (SCD):    3.131ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       1.837     3.131    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X0Y7           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.518     3.649 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.700     4.349    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X2Y8           LUT1 (Prop_lut1_I0_O)        0.124     4.473 f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           1.806     6.279    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X29Y8          FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       1.570     2.749    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X29Y8          FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.781ns  (logic 0.670ns (24.091%)  route 2.111ns (75.909%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.828ns
    Source Clock Delay      (SCD):    3.131ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       1.837     3.131    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X0Y7           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.518     3.649 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          1.124     4.773    rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X3Y9           LUT1 (Prop_lut1_I0_O)        0.152     4.925 f  rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.987     5.912    rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X1Y18          FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       1.649     2.828    rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X1Y18          FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.781ns  (logic 0.670ns (24.091%)  route 2.111ns (75.909%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.828ns
    Source Clock Delay      (SCD):    3.131ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       1.837     3.131    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X0Y7           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.518     3.649 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          1.124     4.773    rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X3Y9           LUT1 (Prop_lut1_I0_O)        0.152     4.925 f  rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.987     5.912    rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X1Y18          FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       1.649     2.828    rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X1Y18          FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.673ns  (logic 0.209ns (31.046%)  route 0.464ns (68.954%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       0.624     0.960    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X0Y7           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.164     1.124 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.305     1.428    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X0Y3           LUT1 (Prop_lut1_I0_O)        0.045     1.473 f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.159     1.633    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X2Y2           FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       0.896     1.262    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X2Y2           FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.673ns  (logic 0.209ns (31.046%)  route 0.464ns (68.954%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       0.624     0.960    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X0Y7           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.164     1.124 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.305     1.428    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X0Y3           LUT1 (Prop_lut1_I0_O)        0.045     1.473 f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.159     1.633    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X2Y2           FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       0.896     1.262    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X2Y2           FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.673ns  (logic 0.209ns (31.046%)  route 0.464ns (68.954%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       0.624     0.960    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X0Y7           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.164     1.124 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.305     1.428    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X0Y3           LUT1 (Prop_lut1_I0_O)        0.045     1.473 f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.159     1.633    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X2Y2           FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       0.896     1.262    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X2Y2           FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.691ns  (logic 0.207ns (29.940%)  route 0.484ns (70.060%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       0.624     0.960    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X0Y7           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.164     1.124 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.305     1.428    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X0Y3           LUT1 (Prop_lut1_I0_O)        0.043     1.471 f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.179     1.651    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X1Y3           FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       0.895     1.261    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X1Y3           FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.691ns  (logic 0.207ns (29.940%)  route 0.484ns (70.060%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       0.624     0.960    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X0Y7           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.164     1.124 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.305     1.428    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X0Y3           LUT1 (Prop_lut1_I0_O)        0.043     1.471 f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.179     1.651    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X1Y3           FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       0.895     1.261    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X1Y3           FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.691ns  (logic 0.207ns (29.940%)  route 0.484ns (70.060%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       0.624     0.960    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X0Y7           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.164     1.124 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.305     1.428    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X0Y3           LUT1 (Prop_lut1_I0_O)        0.043     1.471 f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.179     1.651    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X1Y3           FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       0.895     1.261    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X1Y3           FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.744ns  (logic 0.209ns (28.085%)  route 0.535ns (71.915%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       0.624     0.960    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X0Y7           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.164     1.124 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.274     1.398    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X0Y8           LUT1 (Prop_lut1_I0_O)        0.045     1.443 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.261     1.704    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X0Y1           FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       0.896     1.262    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X0Y1           FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.744ns  (logic 0.209ns (28.085%)  route 0.535ns (71.915%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       0.624     0.960    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X0Y7           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.164     1.124 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.274     1.398    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X0Y8           LUT1 (Prop_lut1_I0_O)        0.045     1.443 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.261     1.704    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X0Y1           FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       0.896     1.262    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X0Y1           FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.744ns  (logic 0.209ns (28.085%)  route 0.535ns (71.915%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       0.624     0.960    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X0Y7           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.164     1.124 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.274     1.398    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X0Y8           LUT1 (Prop_lut1_I0_O)        0.045     1.443 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.261     1.704    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X0Y1           FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       0.896     1.262    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X0Y1           FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.862ns  (logic 0.213ns (24.706%)  route 0.649ns (75.294%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       0.624     0.960    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X0Y7           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.164     1.124 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.274     1.398    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X0Y8           LUT1 (Prop_lut1_I0_O)        0.049     1.447 f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.375     1.822    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X1Y8           FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55502, routed)       0.894     1.260    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X1Y8           FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





