// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2013.2
// Copyright (C) 2013 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module finger_counter (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        src_rows_V_read,
        src_cols_V_read,
        src_data_stream_0_V_dout,
        src_data_stream_0_V_empty_n,
        src_data_stream_0_V_read,
        dst_data_stream_0_V_din,
        dst_data_stream_0_V_full_n,
        dst_data_stream_0_V_write,
        gesture_V_V_din,
        gesture_V_V_full_n,
        gesture_V_V_write
);

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [11:0] src_rows_V_read;
input  [11:0] src_cols_V_read;
input  [7:0] src_data_stream_0_V_dout;
input   src_data_stream_0_V_empty_n;
output   src_data_stream_0_V_read;
output  [7:0] dst_data_stream_0_V_din;
input   dst_data_stream_0_V_full_n;
output   dst_data_stream_0_V_write;
output  [1:0] gesture_V_V_din;
input   gesture_V_V_full_n;
output   gesture_V_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg src_data_stream_0_V_read;
reg dst_data_stream_0_V_write;
reg gesture_V_V_write;
reg    ap_done_reg = 1'b0;
reg   [4:0] ap_CS_fsm = 5'b00000;
reg   [1:0] prevGesture_V = 2'b00;
reg   [11:0] t_V_5_reg_181;
reg   [31:0] rowcnt_reg_192;
wire   [63:0] grp_fu_218_p1;
reg   [63:0] reg_224;
reg    ap_sig_bdd_74;
wire   [12:0] op2_assign_fu_234_p2;
reg   [12:0] op2_assign_reg_591;
wire   [12:0] op2_assign_3_fu_244_p2;
reg   [12:0] op2_assign_3_reg_596;
wire   [11:0] i_V_fu_274_p2;
reg   [11:0] i_V_reg_604;
wire   [0:0] not_fu_280_p2;
reg   [0:0] not_reg_609;
wire   [0:0] tmp_s_fu_269_p2;
wire   [0:0] notrhs_fu_285_p2;
reg   [0:0] notrhs_reg_614;
wire   [63:0] tmp_2_fu_291_p1;
wire   [12:0] tmp_20_cast_fu_296_p1;
reg   [12:0] tmp_20_cast_reg_624;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg   [0:0] tmp_6_reg_629;
reg   [0:0] or_cond_reg_638;
reg    ap_sig_bdd_113;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg   [0:0] ap_reg_ppstg_tmp_6_reg_629_pp0_it1;
reg   [0:0] not_or_cond_reg_647;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_647_pp0_it1;
reg    ap_sig_bdd_127;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
reg   [0:0] ap_reg_ppstg_tmp_6_reg_629_pp0_it2;
reg    ap_sig_bdd_137;
reg    ap_reg_ppiten_pp0_it3 = 1'b0;
reg   [12:0] ap_reg_ppstg_tmp_20_cast_reg_624_pp0_it1;
wire   [0:0] tmp_6_fu_300_p2;
wire   [11:0] j_V_fu_305_p2;
wire   [0:0] or_cond_fu_316_p2;
wire   [7:0] prevcol_1_fu_321_p1;
reg   [7:0] prevcol_1_reg_642;
reg   [7:0] ap_reg_ppstg_prevcol_1_reg_642_pp0_it1;
wire   [0:0] not_or_cond_fu_331_p2;
wire   [0:0] tmp_14_fu_351_p2;
reg   [0:0] tmp_14_reg_651;
wire   [0:0] sel_tmp1_fu_378_p2;
reg   [0:0] sel_tmp1_reg_656;
wire   [31:0] rowcnt_2_fu_438_p3;
wire   [31:0] flip2_2_fu_457_p3;
wire   [31:0] flip4_2_fu_477_p3;
wire   [31:0] flip8_2_fu_509_p3;
wire   [63:0] tmp_1_fu_517_p1;
wire   [63:0] grp_fu_205_p2;
reg   [63:0] tmp_3_reg_691;
wire   [63:0] grp_fu_221_p1;
reg   [63:0] tmp_5_reg_697;
wire   [0:0] grp_fu_210_p2;
reg   [0:0] tmp_reg_702;
wire   [0:0] grp_fu_214_p2;
reg   [0:0] tmp_23_reg_707;
reg   [11:0] t_V_reg_134;
reg   [31:0] flip2_reg_145;
reg   [31:0] flip4_reg_157;
reg   [31:0] flip8_reg_169;
wire   [1:0] temp_V_fu_551_p3;
reg   [7:0] prevcol_fu_80;
wire   [7:0] prevcol_3_fu_407_p3;
reg   [7:0] prev_fu_84;
wire   [7:0] prev_3_fu_392_p3;
reg   [7:0] pixel_in_val_fu_88;
wire   [63:0] grp_fu_205_p0;
wire   [63:0] grp_fu_205_p1;
wire   [63:0] grp_fu_210_p0;
wire   [63:0] grp_fu_210_p1;
wire   [63:0] grp_fu_214_p0;
wire   [63:0] grp_fu_214_p1;
reg   [63:0] grp_fu_218_p0;
wire   [63:0] grp_fu_221_p0;
wire   [12:0] retval_i_cast_fu_230_p1;
wire   [12:0] retval_i3_cast_fu_240_p1;
wire   [12:0] tmp_cast_fu_265_p1;
wire   [0:0] not6_fu_311_p2;
wire   [0:0] notlhs_fu_325_p2;
wire   [12:0] tmp_29_cast_fu_357_p1;
wire   [12:0] tmp_15_fu_361_p2;
wire   [0:0] retval_s_fu_366_p2;
wire   [0:0] sel_tmp_fu_372_p2;
wire   [7:0] prev_2_fu_384_p3;
wire   [7:0] prevcol_2_fu_400_p3;
wire   [31:0] sel_tmp10_v_cast_cast_fu_425_p3;
wire   [31:0] rowcnt_1_fu_432_p2;
wire   [0:0] tmp_10_fu_451_p2;
wire   [31:0] flip2_1_fu_445_p2;
wire   [0:0] tmp_11_fu_471_p2;
wire   [31:0] flip4_1_fu_465_p2;
wire   [0:0] tmp_12_fu_485_p2;
wire   [0:0] tmp_13_fu_491_p2;
wire   [0:0] or_cond5_fu_503_p2;
wire   [31:0] flip8_1_fu_497_p2;
wire   [0:0] tmp_22_fu_527_p2;
wire   [0:0] tmp_24_fu_532_p2;
wire   [0:0] sel_tmp3_fu_537_p2;
wire   [1:0] sel_tmp4_fu_543_p3;
wire    grp_fu_205_ce;
wire    grp_fu_210_ce;
wire   [4:0] grp_fu_210_opcode;
wire    grp_fu_214_ce;
wire   [4:0] grp_fu_214_opcode;
reg    grp_fu_218_ce;
wire    grp_fu_221_ce;
reg   [4:0] ap_NS_fsm;
parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 5'b00000;
parameter    ap_ST_st2_fsm_1 = 5'b1;
parameter    ap_ST_pp0_stg0_fsm_2 = 5'b10;
parameter    ap_ST_st7_fsm_3 = 5'b11;
parameter    ap_ST_st8_fsm_4 = 5'b100;
parameter    ap_ST_st9_fsm_5 = 5'b101;
parameter    ap_ST_st10_fsm_6 = 5'b110;
parameter    ap_ST_st11_fsm_7 = 5'b111;
parameter    ap_ST_st12_fsm_8 = 5'b1000;
parameter    ap_ST_st13_fsm_9 = 5'b1001;
parameter    ap_ST_st14_fsm_10 = 5'b1010;
parameter    ap_ST_st15_fsm_11 = 5'b1011;
parameter    ap_ST_st16_fsm_12 = 5'b1100;
parameter    ap_ST_st17_fsm_13 = 5'b1101;
parameter    ap_ST_st18_fsm_14 = 5'b1110;
parameter    ap_ST_st19_fsm_15 = 5'b1111;
parameter    ap_ST_st20_fsm_16 = 5'b10000;
parameter    ap_ST_st21_fsm_17 = 5'b10001;
parameter    ap_ST_st22_fsm_18 = 5'b10010;
parameter    ap_ST_st23_fsm_19 = 5'b10011;
parameter    ap_ST_st24_fsm_20 = 5'b10100;
parameter    ap_ST_st25_fsm_21 = 5'b10101;
parameter    ap_ST_st26_fsm_22 = 5'b10110;
parameter    ap_ST_st27_fsm_23 = 5'b10111;
parameter    ap_ST_st28_fsm_24 = 5'b11000;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv12_0 = 12'b000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv64_3FD3333333333333 = 64'b11111111010011001100110011001100110011001100110011001100110011;
parameter    ap_const_lv13_1 = 13'b1;
parameter    ap_const_lv12_1 = 12'b1;
parameter    ap_const_lv13_14 = 13'b10100;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_FFFFFFFF = 32'b11111111111111111111111111111111;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv5_3 = 5'b11;
parameter    ap_true = 1'b1;


image_filter_dmul_64ns_64ns_64_9_max_dsp #(
    .ID( 43 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
image_filter_dmul_64ns_64ns_64_9_max_dsp_U43(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_205_p0 ),
    .din1( grp_fu_205_p1 ),
    .ce( grp_fu_205_ce ),
    .dout( grp_fu_205_p2 )
);

image_filter_dcmp_64ns_64ns_1_3 #(
    .ID( 44 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
image_filter_dcmp_64ns_64ns_1_3_U44(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_210_p0 ),
    .din1( grp_fu_210_p1 ),
    .ce( grp_fu_210_ce ),
    .opcode( grp_fu_210_opcode ),
    .dout( grp_fu_210_p2 )
);

image_filter_dcmp_64ns_64ns_1_3 #(
    .ID( 45 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
image_filter_dcmp_64ns_64ns_1_3_U45(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_214_p0 ),
    .din1( grp_fu_214_p1 ),
    .ce( grp_fu_214_ce ),
    .opcode( grp_fu_214_opcode ),
    .dout( grp_fu_214_p2 )
);

image_filter_sitodp_64s_64_9 #(
    .ID( 46 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
image_filter_sitodp_64s_64_9_U46(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_218_p0 ),
    .ce( grp_fu_218_ce ),
    .dout( grp_fu_218_p1 )
);

image_filter_sitodp_64s_64_9 #(
    .ID( 47 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
image_filter_sitodp_64s_64_9_U47(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_221_p0 ),
    .ce( grp_fu_221_ce ),
    .dout( grp_fu_221_p1 )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_done_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if ((ap_ST_st28_fsm_24 == ap_CS_fsm)) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_113 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_6_fu_300_p2))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_269_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_113 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_6_fu_300_p2))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_1;
        end else if ((((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_269_p2 == ap_const_lv1_0)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_113 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_6_fu_300_p2)))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it2 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_113 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_269_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it3 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_113 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
            ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_269_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~ap_sig_bdd_74)) begin
        flip2_reg_145 <= ap_const_lv32_0;
    end else if ((ap_ST_st7_fsm_3 == ap_CS_fsm)) begin
        flip2_reg_145 <= flip2_2_fu_457_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~ap_sig_bdd_74)) begin
        flip4_reg_157 <= ap_const_lv32_0;
    end else if ((ap_ST_st7_fsm_3 == ap_CS_fsm)) begin
        flip4_reg_157 <= flip4_2_fu_477_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~ap_sig_bdd_74)) begin
        flip8_reg_169 <= ap_const_lv32_0;
    end else if ((ap_ST_st7_fsm_3 == ap_CS_fsm)) begin
        flip8_reg_169 <= flip8_2_fu_509_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_629) & ~(ap_const_lv1_0 == or_cond_reg_638) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_113 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        pixel_in_val_fu_88 <= src_data_stream_0_V_dout;
    end else if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~ap_sig_bdd_74)) begin
        pixel_in_val_fu_88 <= ap_const_lv8_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_629_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_113 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        prev_fu_84 <= prev_3_fu_392_p3;
    end else if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~ap_sig_bdd_74)) begin
        prev_fu_84 <= ap_const_lv8_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_629_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_113 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        prevcol_fu_80 <= prevcol_3_fu_407_p3;
    end else if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~ap_sig_bdd_74)) begin
        prevcol_fu_80 <= ap_const_lv8_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_269_p2 == ap_const_lv1_0))) begin
        rowcnt_reg_192 <= ap_const_lv32_0;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_629_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_113 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        rowcnt_reg_192 <= rowcnt_2_fu_438_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_269_p2 == ap_const_lv1_0))) begin
        t_V_5_reg_181 <= ap_const_lv12_0;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_113 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_6_fu_300_p2))) begin
        t_V_5_reg_181 <= j_V_fu_305_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~ap_sig_bdd_74)) begin
        t_V_reg_134 <= ap_const_lv12_0;
    end else if ((ap_ST_st7_fsm_3 == ap_CS_fsm)) begin
        t_V_reg_134 <= i_V_reg_604;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_113 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        ap_reg_ppstg_not_or_cond_reg_647_pp0_it1 <= not_or_cond_reg_647;
        ap_reg_ppstg_prevcol_1_reg_642_pp0_it1 <= prevcol_1_reg_642;
        ap_reg_ppstg_tmp_20_cast_reg_624_pp0_it1[0] <= tmp_20_cast_reg_624[0];
ap_reg_ppstg_tmp_20_cast_reg_624_pp0_it1[1] <= tmp_20_cast_reg_624[1];
ap_reg_ppstg_tmp_20_cast_reg_624_pp0_it1[2] <= tmp_20_cast_reg_624[2];
ap_reg_ppstg_tmp_20_cast_reg_624_pp0_it1[3] <= tmp_20_cast_reg_624[3];
ap_reg_ppstg_tmp_20_cast_reg_624_pp0_it1[4] <= tmp_20_cast_reg_624[4];
ap_reg_ppstg_tmp_20_cast_reg_624_pp0_it1[5] <= tmp_20_cast_reg_624[5];
ap_reg_ppstg_tmp_20_cast_reg_624_pp0_it1[6] <= tmp_20_cast_reg_624[6];
ap_reg_ppstg_tmp_20_cast_reg_624_pp0_it1[7] <= tmp_20_cast_reg_624[7];
ap_reg_ppstg_tmp_20_cast_reg_624_pp0_it1[8] <= tmp_20_cast_reg_624[8];
ap_reg_ppstg_tmp_20_cast_reg_624_pp0_it1[9] <= tmp_20_cast_reg_624[9];
ap_reg_ppstg_tmp_20_cast_reg_624_pp0_it1[10] <= tmp_20_cast_reg_624[10];
ap_reg_ppstg_tmp_20_cast_reg_624_pp0_it1[11] <= tmp_20_cast_reg_624[11];
        ap_reg_ppstg_tmp_6_reg_629_pp0_it1 <= tmp_6_reg_629;
        ap_reg_ppstg_tmp_6_reg_629_pp0_it2 <= ap_reg_ppstg_tmp_6_reg_629_pp0_it1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st2_fsm_1 == ap_CS_fsm)) begin
        i_V_reg_604 <= i_V_fu_274_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_113 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_6_fu_300_p2))) begin
        not_or_cond_reg_647 <= not_or_cond_fu_331_p2;
        or_cond_reg_638 <= or_cond_fu_316_p2;
        prevcol_1_reg_642 <= prevcol_1_fu_321_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_269_p2 == ap_const_lv1_0))) begin
        not_reg_609 <= not_fu_280_p2;
        notrhs_reg_614 <= notrhs_fu_285_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~ap_sig_bdd_74)) begin
        op2_assign_3_reg_596 <= op2_assign_3_fu_244_p2;
        op2_assign_reg_591 <= op2_assign_fu_234_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st28_fsm_24 == ap_CS_fsm)) begin
        prevGesture_V <= temp_V_fu_551_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st15_fsm_11 == ap_CS_fsm) | (ap_ST_st24_fsm_20 == ap_CS_fsm))) begin
        reg_224 <= grp_fu_218_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_629_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_113 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        sel_tmp1_reg_656 <= sel_tmp1_fu_378_p2;
        tmp_14_reg_651 <= tmp_14_fu_351_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_113 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        tmp_20_cast_reg_624[0] <= tmp_20_cast_fu_296_p1[0];
tmp_20_cast_reg_624[1] <= tmp_20_cast_fu_296_p1[1];
tmp_20_cast_reg_624[2] <= tmp_20_cast_fu_296_p1[2];
tmp_20_cast_reg_624[3] <= tmp_20_cast_fu_296_p1[3];
tmp_20_cast_reg_624[4] <= tmp_20_cast_fu_296_p1[4];
tmp_20_cast_reg_624[5] <= tmp_20_cast_fu_296_p1[5];
tmp_20_cast_reg_624[6] <= tmp_20_cast_fu_296_p1[6];
tmp_20_cast_reg_624[7] <= tmp_20_cast_fu_296_p1[7];
tmp_20_cast_reg_624[8] <= tmp_20_cast_fu_296_p1[8];
tmp_20_cast_reg_624[9] <= tmp_20_cast_fu_296_p1[9];
tmp_20_cast_reg_624[10] <= tmp_20_cast_fu_296_p1[10];
tmp_20_cast_reg_624[11] <= tmp_20_cast_fu_296_p1[11];
        tmp_6_reg_629 <= tmp_6_fu_300_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st27_fsm_23 == ap_CS_fsm)) begin
        tmp_23_reg_707 <= grp_fu_214_p2;
        tmp_reg_702 <= grp_fu_210_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st24_fsm_20 == ap_CS_fsm)) begin
        tmp_3_reg_691 <= grp_fu_205_p2;
        tmp_5_reg_697 <= grp_fu_221_p1;
    end
end

/// ap_done assign process. ///
always @ (ap_done_reg or ap_CS_fsm)
begin
    if (((ap_const_logic_1 == ap_done_reg) | (ap_ST_st28_fsm_24 == ap_CS_fsm))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_CS_fsm)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_CS_fsm)
begin
    if ((ap_ST_st28_fsm_24 == ap_CS_fsm)) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// dst_data_stream_0_V_write assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_113 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_tmp_6_reg_629_pp0_it1 or ap_reg_ppstg_not_or_cond_reg_647_pp0_it1 or ap_sig_bdd_127 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_137 or ap_reg_ppiten_pp0_it3)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_629_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_not_or_cond_reg_647_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_113 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        dst_data_stream_0_V_write = ap_const_logic_1;
    end else begin
        dst_data_stream_0_V_write = ap_const_logic_0;
    end
end

/// gesture_V_V_write assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_113 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_127 or ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_tmp_6_reg_629_pp0_it2 or ap_sig_bdd_137 or ap_reg_ppiten_pp0_it3)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_629_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_113 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        gesture_V_V_write = ap_const_logic_1;
    end else begin
        gesture_V_V_write = ap_const_logic_0;
    end
end

/// grp_fu_218_ce assign process. ///
always @ (ap_CS_fsm or tmp_s_fu_269_p2)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) | ((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_269_p2 == ap_const_lv1_0)) | (ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) | (ap_ST_st7_fsm_3 == ap_CS_fsm) | (ap_ST_st27_fsm_23 == ap_CS_fsm) | (ap_ST_st28_fsm_24 == ap_CS_fsm) | (ap_ST_st25_fsm_21 == ap_CS_fsm) | (ap_ST_st26_fsm_22 == ap_CS_fsm))) begin
        grp_fu_218_ce = ap_const_logic_0;
    end else begin
        grp_fu_218_ce = ap_const_logic_1;
    end
end

/// grp_fu_218_p0 assign process. ///
always @ (ap_CS_fsm or tmp_s_fu_269_p2 or tmp_2_fu_291_p1 or tmp_1_fu_517_p1)
begin
    if ((ap_ST_st16_fsm_12 == ap_CS_fsm)) begin
        grp_fu_218_p0 = tmp_1_fu_517_p1;
    end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & (tmp_s_fu_269_p2 == ap_const_lv1_0))) begin
        grp_fu_218_p0 = tmp_2_fu_291_p1;
    end else begin
        grp_fu_218_p0 = tmp_1_fu_517_p1;
    end
end

/// src_data_stream_0_V_read assign process. ///
always @ (ap_CS_fsm or tmp_6_reg_629 or or_cond_reg_638 or ap_sig_bdd_113 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_127 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_137 or ap_reg_ppiten_pp0_it3)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_629) & ~(ap_const_lv1_0 == or_cond_reg_638) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_113 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        src_data_stream_0_V_read = ap_const_logic_1;
    end else begin
        src_data_stream_0_V_read = ap_const_logic_0;
    end
end
always @ (ap_CS_fsm or ap_sig_bdd_74 or tmp_s_fu_269_p2 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_113 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_127 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_137 or ap_reg_ppiten_pp0_it3 or tmp_6_fu_300_p2)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
            if (~ap_sig_bdd_74) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        ap_ST_st2_fsm_1 : 
            if (~(tmp_s_fu_269_p2 == ap_const_lv1_0)) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_st8_fsm_4;
            end
        ap_ST_pp0_stg0_fsm_2 : 
            if ((~((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_113 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_113 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_6_fu_300_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_113 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_113 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_6_fu_300_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
                ap_NS_fsm = ap_ST_st7_fsm_3;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end
        ap_ST_st7_fsm_3 : 
            ap_NS_fsm = ap_ST_st2_fsm_1;
        ap_ST_st8_fsm_4 : 
            ap_NS_fsm = ap_ST_st9_fsm_5;
        ap_ST_st9_fsm_5 : 
            ap_NS_fsm = ap_ST_st10_fsm_6;
        ap_ST_st10_fsm_6 : 
            ap_NS_fsm = ap_ST_st11_fsm_7;
        ap_ST_st11_fsm_7 : 
            ap_NS_fsm = ap_ST_st12_fsm_8;
        ap_ST_st12_fsm_8 : 
            ap_NS_fsm = ap_ST_st13_fsm_9;
        ap_ST_st13_fsm_9 : 
            ap_NS_fsm = ap_ST_st14_fsm_10;
        ap_ST_st14_fsm_10 : 
            ap_NS_fsm = ap_ST_st15_fsm_11;
        ap_ST_st15_fsm_11 : 
            ap_NS_fsm = ap_ST_st16_fsm_12;
        ap_ST_st16_fsm_12 : 
            ap_NS_fsm = ap_ST_st17_fsm_13;
        ap_ST_st17_fsm_13 : 
            ap_NS_fsm = ap_ST_st18_fsm_14;
        ap_ST_st18_fsm_14 : 
            ap_NS_fsm = ap_ST_st19_fsm_15;
        ap_ST_st19_fsm_15 : 
            ap_NS_fsm = ap_ST_st20_fsm_16;
        ap_ST_st20_fsm_16 : 
            ap_NS_fsm = ap_ST_st21_fsm_17;
        ap_ST_st21_fsm_17 : 
            ap_NS_fsm = ap_ST_st22_fsm_18;
        ap_ST_st22_fsm_18 : 
            ap_NS_fsm = ap_ST_st23_fsm_19;
        ap_ST_st23_fsm_19 : 
            ap_NS_fsm = ap_ST_st24_fsm_20;
        ap_ST_st24_fsm_20 : 
            ap_NS_fsm = ap_ST_st25_fsm_21;
        ap_ST_st25_fsm_21 : 
            ap_NS_fsm = ap_ST_st26_fsm_22;
        ap_ST_st26_fsm_22 : 
            ap_NS_fsm = ap_ST_st27_fsm_23;
        ap_ST_st27_fsm_23 : 
            ap_NS_fsm = ap_ST_st28_fsm_24;
        ap_ST_st28_fsm_24 : 
            ap_NS_fsm = ap_ST_st1_fsm_0;
        default : 
            ap_NS_fsm = 'bx;
    endcase
end

/// ap_sig_bdd_113 assign process. ///
always @ (src_data_stream_0_V_empty_n or tmp_6_reg_629 or or_cond_reg_638)
begin
    ap_sig_bdd_113 = ((src_data_stream_0_V_empty_n == ap_const_logic_0) & ~(ap_const_lv1_0 == tmp_6_reg_629) & ~(ap_const_lv1_0 == or_cond_reg_638));
end

/// ap_sig_bdd_127 assign process. ///
always @ (dst_data_stream_0_V_full_n or ap_reg_ppstg_tmp_6_reg_629_pp0_it1 or ap_reg_ppstg_not_or_cond_reg_647_pp0_it1)
begin
    ap_sig_bdd_127 = ((dst_data_stream_0_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_629_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_not_or_cond_reg_647_pp0_it1));
end

/// ap_sig_bdd_137 assign process. ///
always @ (gesture_V_V_full_n or ap_reg_ppstg_tmp_6_reg_629_pp0_it2)
begin
    ap_sig_bdd_137 = ((gesture_V_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_629_pp0_it2));
end

/// ap_sig_bdd_74 assign process. ///
always @ (ap_start or ap_done_reg)
begin
    ap_sig_bdd_74 = ((ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end
assign dst_data_stream_0_V_din = pixel_in_val_fu_88;
assign flip2_1_fu_445_p2 = (flip2_reg_145 + ap_const_lv32_1);
assign flip2_2_fu_457_p3 = ((tmp_10_fu_451_p2)? flip2_1_fu_445_p2: flip2_reg_145);
assign flip4_1_fu_465_p2 = (flip4_reg_157 + ap_const_lv32_1);
assign flip4_2_fu_477_p3 = ((tmp_11_fu_471_p2)? flip4_1_fu_465_p2: flip4_reg_157);
assign flip8_1_fu_497_p2 = (flip8_reg_169 + ap_const_lv32_1);
assign flip8_2_fu_509_p3 = ((or_cond5_fu_503_p2)? flip8_1_fu_497_p2: flip8_reg_169);
assign gesture_V_V_din = prevGesture_V;
assign grp_fu_205_ce = ap_const_logic_1;
assign grp_fu_205_p0 = reg_224;
assign grp_fu_205_p1 = ap_const_lv64_3FD3333333333333;
assign grp_fu_210_ce = ap_const_logic_1;
assign grp_fu_210_opcode = ap_const_lv5_3;
assign grp_fu_210_p0 = reg_224;
assign grp_fu_210_p1 = tmp_3_reg_691;
assign grp_fu_214_ce = ap_const_logic_1;
assign grp_fu_214_opcode = ap_const_lv5_3;
assign grp_fu_214_p0 = tmp_5_reg_697;
assign grp_fu_214_p1 = tmp_3_reg_691;
assign grp_fu_221_ce = ap_const_logic_1;
assign grp_fu_221_p0 = $signed(flip4_reg_157);
assign i_V_fu_274_p2 = (t_V_reg_134 + ap_const_lv12_1);
assign j_V_fu_305_p2 = (t_V_5_reg_181 + ap_const_lv12_1);
assign not6_fu_311_p2 = (t_V_5_reg_181 < src_cols_V_read? 1'b1: 1'b0);
assign not_fu_280_p2 = (t_V_reg_134 < src_rows_V_read? 1'b1: 1'b0);
assign not_or_cond_fu_331_p2 = (notrhs_reg_614 & notlhs_fu_325_p2);
assign notlhs_fu_325_p2 = (t_V_5_reg_181 != ap_const_lv12_0? 1'b1: 1'b0);
assign notrhs_fu_285_p2 = (t_V_reg_134 != ap_const_lv12_0? 1'b1: 1'b0);
assign op2_assign_3_fu_244_p2 = (retval_i3_cast_fu_240_p1 + ap_const_lv13_1);
assign op2_assign_fu_234_p2 = (retval_i_cast_fu_230_p1 + ap_const_lv13_1);
assign or_cond5_fu_503_p2 = (tmp_12_fu_485_p2 | tmp_13_fu_491_p2);
assign or_cond_fu_316_p2 = (not_reg_609 & not6_fu_311_p2);
assign prev_2_fu_384_p3 = ((sel_tmp1_fu_378_p2)? pixel_in_val_fu_88: prev_fu_84);
assign prev_3_fu_392_p3 = ((tmp_14_fu_351_p2)? prev_fu_84: prev_2_fu_384_p3);
assign prevcol_1_fu_321_p1 = t_V_5_reg_181[7:0];
assign prevcol_2_fu_400_p3 = ((sel_tmp1_fu_378_p2)? ap_reg_ppstg_prevcol_1_reg_642_pp0_it1: prevcol_fu_80);
assign prevcol_3_fu_407_p3 = ((tmp_14_fu_351_p2)? prevcol_fu_80: prevcol_2_fu_400_p3);
assign retval_i3_cast_fu_240_p1 = $unsigned(src_cols_V_read);
assign retval_i_cast_fu_230_p1 = $unsigned(src_rows_V_read);
assign retval_s_fu_366_p2 = (tmp_15_fu_361_p2 > ap_const_lv13_14? 1'b1: 1'b0);
assign rowcnt_1_fu_432_p2 = (rowcnt_reg_192 + sel_tmp10_v_cast_cast_fu_425_p3);
assign rowcnt_2_fu_438_p3 = ((tmp_14_reg_651)? rowcnt_reg_192: rowcnt_1_fu_432_p2);
assign sel_tmp10_v_cast_cast_fu_425_p3 = ((sel_tmp1_reg_656)? ap_const_lv32_1: ap_const_lv32_FFFFFFFF);
assign sel_tmp1_fu_378_p2 = (retval_s_fu_366_p2 & sel_tmp_fu_372_p2);
assign sel_tmp3_fu_537_p2 = (tmp_22_fu_527_p2 & tmp_24_fu_532_p2);
assign sel_tmp4_fu_543_p3 = ((sel_tmp3_fu_537_p2)? ap_const_lv2_2: ap_const_lv2_1);
assign sel_tmp_fu_372_p2 = (tmp_14_fu_351_p2 ^ ap_const_lv1_1);
assign temp_V_fu_551_p3 = ((tmp_22_fu_527_p2)? sel_tmp4_fu_543_p3: ap_const_lv2_0);
assign tmp_10_fu_451_p2 = (rowcnt_reg_192 == ap_const_lv32_2? 1'b1: 1'b0);
assign tmp_11_fu_471_p2 = (rowcnt_reg_192 == ap_const_lv32_4? 1'b1: 1'b0);
assign tmp_12_fu_485_p2 = (rowcnt_reg_192 == ap_const_lv32_6? 1'b1: 1'b0);
assign tmp_13_fu_491_p2 = (rowcnt_reg_192 == ap_const_lv32_8? 1'b1: 1'b0);
assign tmp_14_fu_351_p2 = (pixel_in_val_fu_88 == prev_fu_84? 1'b1: 1'b0);
assign tmp_15_fu_361_p2 = (ap_reg_ppstg_tmp_20_cast_reg_624_pp0_it1 - tmp_29_cast_fu_357_p1);
assign tmp_1_fu_517_p1 = $signed(flip8_reg_169);
assign tmp_20_cast_fu_296_p1 = $unsigned(t_V_5_reg_181);
assign tmp_22_fu_527_p2 = (tmp_reg_702 ^ ap_const_lv1_1);
assign tmp_24_fu_532_p2 = (tmp_23_reg_707 ^ ap_const_lv1_1);
assign tmp_29_cast_fu_357_p1 = $unsigned(prevcol_fu_80);
assign tmp_2_fu_291_p1 = $signed(flip2_reg_145);
assign tmp_6_fu_300_p2 = (tmp_20_cast_fu_296_p1 < op2_assign_3_reg_596? 1'b1: 1'b0);
assign tmp_cast_fu_265_p1 = $unsigned(t_V_reg_134);
assign tmp_s_fu_269_p2 = (tmp_cast_fu_265_p1 < op2_assign_reg_591? 1'b1: 1'b0);
always @ (posedge ap_clk)
begin
    tmp_20_cast_reg_624[12] <= 1'b0;
    ap_reg_ppstg_tmp_20_cast_reg_624_pp0_it1[12] <= 1'b0;
end



endmodule //finger_counter

