0.6
2019.2
Nov  6 2019
21:57:16
D:/code_writing/ICS_2nd_semester/MIPS_Sinlge_cycle/MIPS_Sinlge_cycle.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/code_writing/ICS_2nd_semester/MIPS_Sinlge_cycle/MIPS_Sinlge_cycle.srcs/sim_1/new/dmem.sv,1677921868,systemVerilog,,D:/code_writing/ICS_2nd_semester/MIPS_Sinlge_cycle/MIPS_Sinlge_cycle.srcs/sources_1/new/flopr.sv,,dmem,,,,,,,,
D:/code_writing/ICS_2nd_semester/MIPS_Sinlge_cycle/MIPS_Sinlge_cycle.srcs/sim_1/new/imem.sv,1678063176,systemVerilog,,D:/code_writing/ICS_2nd_semester/MIPS_Sinlge_cycle/MIPS_Sinlge_cycle.srcs/sources_1/new/maindec.sv,,imem,,,,,,,,
D:/code_writing/ICS_2nd_semester/MIPS_Sinlge_cycle/MIPS_Sinlge_cycle.srcs/sim_1/new/testbench.sv,1677921868,systemVerilog,,,,testbench,,,,,,,,
D:/code_writing/ICS_2nd_semester/MIPS_Sinlge_cycle/MIPS_Sinlge_cycle.srcs/sim_1/new/top.sv,1677921868,systemVerilog,,D:/code_writing/ICS_2nd_semester/MIPS_Sinlge_cycle/MIPS_Sinlge_cycle.srcs/sim_1/new/testbench.sv,,top,,,,,,,,
D:/code_writing/ICS_2nd_semester/MIPS_Sinlge_cycle/MIPS_Sinlge_cycle.srcs/sources_1/new/adder.sv,1677914287,systemVerilog,,D:/code_writing/ICS_2nd_semester/MIPS_Sinlge_cycle/MIPS_Sinlge_cycle.srcs/sources_1/new/alu.sv,,adder,,,,,,,,
D:/code_writing/ICS_2nd_semester/MIPS_Sinlge_cycle/MIPS_Sinlge_cycle.srcs/sources_1/new/alu.sv,1677920044,systemVerilog,,D:/code_writing/ICS_2nd_semester/MIPS_Sinlge_cycle/MIPS_Sinlge_cycle.srcs/sources_1/new/aludec.sv,,alu,,,,,,,,
D:/code_writing/ICS_2nd_semester/MIPS_Sinlge_cycle/MIPS_Sinlge_cycle.srcs/sources_1/new/aludec.sv,1677912991,systemVerilog,,D:/code_writing/ICS_2nd_semester/MIPS_Sinlge_cycle/MIPS_Sinlge_cycle.srcs/sources_1/new/controller.sv,,aludec,,,,,,,,
D:/code_writing/ICS_2nd_semester/MIPS_Sinlge_cycle/MIPS_Sinlge_cycle.srcs/sources_1/new/controller.sv,1677912609,systemVerilog,,D:/code_writing/ICS_2nd_semester/MIPS_Sinlge_cycle/MIPS_Sinlge_cycle.srcs/sources_1/new/datapath.sv,,controller,,,,,,,,
D:/code_writing/ICS_2nd_semester/MIPS_Sinlge_cycle/MIPS_Sinlge_cycle.srcs/sources_1/new/datapath.sv,1677920044,systemVerilog,,D:/code_writing/ICS_2nd_semester/MIPS_Sinlge_cycle/MIPS_Sinlge_cycle.srcs/sim_1/new/dmem.sv,,datapath,,,,,,,,
D:/code_writing/ICS_2nd_semester/MIPS_Sinlge_cycle/MIPS_Sinlge_cycle.srcs/sources_1/new/flopr.sv,1677914287,systemVerilog,,D:/code_writing/ICS_2nd_semester/MIPS_Sinlge_cycle/MIPS_Sinlge_cycle.srcs/sim_1/new/imem.sv,,flopr,,,,,,,,
D:/code_writing/ICS_2nd_semester/MIPS_Sinlge_cycle/MIPS_Sinlge_cycle.srcs/sources_1/new/maindec.sv,1677912599,systemVerilog,,D:/code_writing/ICS_2nd_semester/MIPS_Sinlge_cycle/MIPS_Sinlge_cycle.srcs/sources_1/new/mips.sv,,maindec,,,,,,,,
D:/code_writing/ICS_2nd_semester/MIPS_Sinlge_cycle/MIPS_Sinlge_cycle.srcs/sources_1/new/mips.sv,1677983568,systemVerilog,,D:/code_writing/ICS_2nd_semester/MIPS_Sinlge_cycle/MIPS_Sinlge_cycle.srcs/sources_1/new/mux2.sv,,mips,,,,,,,,
D:/code_writing/ICS_2nd_semester/MIPS_Sinlge_cycle/MIPS_Sinlge_cycle.srcs/sources_1/new/mux2.sv,1677914287,systemVerilog,,D:/code_writing/ICS_2nd_semester/MIPS_Sinlge_cycle/MIPS_Sinlge_cycle.srcs/sources_1/new/regfile.sv,,mux2,,,,,,,,
D:/code_writing/ICS_2nd_semester/MIPS_Sinlge_cycle/MIPS_Sinlge_cycle.srcs/sources_1/new/regfile.sv,1677914287,systemVerilog,,D:/code_writing/ICS_2nd_semester/MIPS_Sinlge_cycle/MIPS_Sinlge_cycle.srcs/sources_1/new/signext.sv,,regfile,,,,,,,,
D:/code_writing/ICS_2nd_semester/MIPS_Sinlge_cycle/MIPS_Sinlge_cycle.srcs/sources_1/new/signext.sv,1677914287,systemVerilog,,D:/code_writing/ICS_2nd_semester/MIPS_Sinlge_cycle/MIPS_Sinlge_cycle.srcs/sources_1/new/sl2.sv,,signext,,,,,,,,
D:/code_writing/ICS_2nd_semester/MIPS_Sinlge_cycle/MIPS_Sinlge_cycle.srcs/sources_1/new/sl2.sv,1677914287,systemVerilog,,D:/code_writing/ICS_2nd_semester/MIPS_Sinlge_cycle/MIPS_Sinlge_cycle.srcs/sim_1/new/top.sv,,sl2,,,,,,,,
