-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity dct_dct_2d is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_read : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read2 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read3 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read4 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read5 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read6 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read7 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read8 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read9 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read10 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read11 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read12 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read13 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read14 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read15 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read16 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read17 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read18 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read19 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read20 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read21 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read22 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read23 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read24 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read25 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read26 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read27 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read28 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read29 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read30 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read31 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read32 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read33 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read34 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read35 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read36 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read37 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read38 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read39 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read40 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read41 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read42 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read43 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read44 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read45 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read46 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read47 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read48 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read49 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read50 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read51 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read52 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read53 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read54 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read55 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read56 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read57 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read58 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read59 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read60 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read61 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read62 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read63 : IN STD_LOGIC_VECTOR (15 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_8 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_10 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_11 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_12 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_13 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_14 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_16 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_17 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_18 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_19 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_20 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_21 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_22 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_23 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_24 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_25 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_26 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_27 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_28 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_29 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_30 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_31 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_32 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_33 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_34 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_35 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_36 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_37 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_38 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_39 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_40 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_41 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_42 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_43 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_44 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_45 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_46 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_47 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_48 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_49 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_50 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_51 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_52 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_53 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_54 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_55 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_56 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_57 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_58 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_59 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_60 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_61 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_62 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_63 : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of dct_dct_2d is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv4_D : STD_LOGIC_VECTOR (3 downto 0) := "1101";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv4_B : STD_LOGIC_VECTOR (3 downto 0) := "1011";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state4_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_state6_pp0_stage1_iter2 : BOOLEAN;
    signal ap_block_state8_pp0_stage1_iter3 : BOOLEAN;
    signal ap_block_state10_pp0_stage1_iter4 : BOOLEAN;
    signal ap_block_state12_pp0_stage1_iter5 : BOOLEAN;
    signal ap_block_state14_pp0_stage1_iter6 : BOOLEAN;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal row_outbuf_reg_1646 : STD_LOGIC_VECTOR (15 downto 0);
    signal row_outbuf_64_reg_1651 : STD_LOGIC_VECTOR (15 downto 0);
    signal row_outbuf_65_reg_1656 : STD_LOGIC_VECTOR (15 downto 0);
    signal row_outbuf_66_reg_1661 : STD_LOGIC_VECTOR (15 downto 0);
    signal row_outbuf_67_reg_1666 : STD_LOGIC_VECTOR (15 downto 0);
    signal row_outbuf_68_reg_1671 : STD_LOGIC_VECTOR (15 downto 0);
    signal row_outbuf_69_reg_1676 : STD_LOGIC_VECTOR (15 downto 0);
    signal row_outbuf_70_reg_1681 : STD_LOGIC_VECTOR (15 downto 0);
    signal row_outbuf_71_reg_1686 : STD_LOGIC_VECTOR (15 downto 0);
    signal row_outbuf_72_reg_1691 : STD_LOGIC_VECTOR (15 downto 0);
    signal row_outbuf_73_reg_1696 : STD_LOGIC_VECTOR (15 downto 0);
    signal row_outbuf_74_reg_1701 : STD_LOGIC_VECTOR (15 downto 0);
    signal row_outbuf_75_reg_1706 : STD_LOGIC_VECTOR (15 downto 0);
    signal row_outbuf_76_reg_1711 : STD_LOGIC_VECTOR (15 downto 0);
    signal row_outbuf_77_reg_1716 : STD_LOGIC_VECTOR (15 downto 0);
    signal row_outbuf_78_reg_1721 : STD_LOGIC_VECTOR (15 downto 0);
    signal row_outbuf_79_reg_1726 : STD_LOGIC_VECTOR (15 downto 0);
    signal row_outbuf_80_reg_1731 : STD_LOGIC_VECTOR (15 downto 0);
    signal row_outbuf_81_reg_1736 : STD_LOGIC_VECTOR (15 downto 0);
    signal row_outbuf_82_reg_1741 : STD_LOGIC_VECTOR (15 downto 0);
    signal row_outbuf_83_reg_1746 : STD_LOGIC_VECTOR (15 downto 0);
    signal row_outbuf_84_reg_1751 : STD_LOGIC_VECTOR (15 downto 0);
    signal row_outbuf_85_reg_1756 : STD_LOGIC_VECTOR (15 downto 0);
    signal row_outbuf_86_reg_1761 : STD_LOGIC_VECTOR (15 downto 0);
    signal row_outbuf_87_reg_1766 : STD_LOGIC_VECTOR (15 downto 0);
    signal row_outbuf_88_reg_1771 : STD_LOGIC_VECTOR (15 downto 0);
    signal row_outbuf_89_reg_1776 : STD_LOGIC_VECTOR (15 downto 0);
    signal row_outbuf_90_reg_1781 : STD_LOGIC_VECTOR (15 downto 0);
    signal row_outbuf_91_reg_1786 : STD_LOGIC_VECTOR (15 downto 0);
    signal row_outbuf_92_reg_1791 : STD_LOGIC_VECTOR (15 downto 0);
    signal row_outbuf_93_reg_1796 : STD_LOGIC_VECTOR (15 downto 0);
    signal row_outbuf_94_reg_1801 : STD_LOGIC_VECTOR (15 downto 0);
    signal row_outbuf_95_reg_1806 : STD_LOGIC_VECTOR (15 downto 0);
    signal row_outbuf_96_reg_1811 : STD_LOGIC_VECTOR (15 downto 0);
    signal row_outbuf_97_reg_1816 : STD_LOGIC_VECTOR (15 downto 0);
    signal row_outbuf_98_reg_1821 : STD_LOGIC_VECTOR (15 downto 0);
    signal row_outbuf_99_reg_1826 : STD_LOGIC_VECTOR (15 downto 0);
    signal row_outbuf_100_reg_1831 : STD_LOGIC_VECTOR (15 downto 0);
    signal row_outbuf_101_reg_1836 : STD_LOGIC_VECTOR (15 downto 0);
    signal row_outbuf_102_reg_1841 : STD_LOGIC_VECTOR (15 downto 0);
    signal row_outbuf_103_reg_1846 : STD_LOGIC_VECTOR (15 downto 0);
    signal row_outbuf_104_reg_1851 : STD_LOGIC_VECTOR (15 downto 0);
    signal row_outbuf_105_reg_1856 : STD_LOGIC_VECTOR (15 downto 0);
    signal row_outbuf_106_reg_1861 : STD_LOGIC_VECTOR (15 downto 0);
    signal row_outbuf_107_reg_1866 : STD_LOGIC_VECTOR (15 downto 0);
    signal row_outbuf_108_reg_1871 : STD_LOGIC_VECTOR (15 downto 0);
    signal row_outbuf_109_reg_1876 : STD_LOGIC_VECTOR (15 downto 0);
    signal row_outbuf_110_reg_1881 : STD_LOGIC_VECTOR (15 downto 0);
    signal row_outbuf_111_reg_1886 : STD_LOGIC_VECTOR (15 downto 0);
    signal row_outbuf_112_reg_1891 : STD_LOGIC_VECTOR (15 downto 0);
    signal row_outbuf_113_reg_1896 : STD_LOGIC_VECTOR (15 downto 0);
    signal row_outbuf_114_reg_1901 : STD_LOGIC_VECTOR (15 downto 0);
    signal row_outbuf_115_reg_1906 : STD_LOGIC_VECTOR (15 downto 0);
    signal row_outbuf_116_reg_1911 : STD_LOGIC_VECTOR (15 downto 0);
    signal row_outbuf_117_reg_1916 : STD_LOGIC_VECTOR (15 downto 0);
    signal row_outbuf_118_reg_1921 : STD_LOGIC_VECTOR (15 downto 0);
    signal row_outbuf_119_reg_1926 : STD_LOGIC_VECTOR (15 downto 0);
    signal row_outbuf_120_reg_1931 : STD_LOGIC_VECTOR (15 downto 0);
    signal row_outbuf_121_reg_1936 : STD_LOGIC_VECTOR (15 downto 0);
    signal row_outbuf_122_reg_1941 : STD_LOGIC_VECTOR (15 downto 0);
    signal row_outbuf_123_reg_1946 : STD_LOGIC_VECTOR (15 downto 0);
    signal row_outbuf_124_reg_1951 : STD_LOGIC_VECTOR (15 downto 0);
    signal row_outbuf_125_reg_1956 : STD_LOGIC_VECTOR (15 downto 0);
    signal row_outbuf_126_reg_1961 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal grp_dct_1d_fu_526_p_read : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_526_p_read1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_526_p_read2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_526_p_read3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_526_p_read4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_526_p_read5 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_526_p_read6 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_526_p_read7 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_526_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_526_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_526_ap_return_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_526_ap_return_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_526_ap_return_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_526_ap_return_5 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_526_ap_return_6 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_526_ap_return_7 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call65 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1_ignore_call65 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter2_ignore_call65 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter3_ignore_call65 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter4_ignore_call65 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter5_ignore_call65 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter6_ignore_call65 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp79 : BOOLEAN;
    signal ap_block_state2_pp0_stage1_iter0_ignore_call65 : BOOLEAN;
    signal ap_block_state4_pp0_stage1_iter1_ignore_call65 : BOOLEAN;
    signal ap_block_state6_pp0_stage1_iter2_ignore_call65 : BOOLEAN;
    signal ap_block_state8_pp0_stage1_iter3_ignore_call65 : BOOLEAN;
    signal ap_block_state10_pp0_stage1_iter4_ignore_call65 : BOOLEAN;
    signal ap_block_state12_pp0_stage1_iter5_ignore_call65 : BOOLEAN;
    signal ap_block_state14_pp0_stage1_iter6_ignore_call65 : BOOLEAN;
    signal ap_block_pp0_stage1_11001_ignoreCallOp87 : BOOLEAN;
    signal grp_dct_1d_fu_546_p_read : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_546_p_read1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_546_p_read2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_546_p_read3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_546_p_read4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_546_p_read5 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_546_p_read6 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_546_p_read7 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_546_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_546_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_546_ap_return_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_546_ap_return_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_546_ap_return_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_546_ap_return_5 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_546_ap_return_6 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_546_ap_return_7 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call74 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1_ignore_call74 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter2_ignore_call74 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter3_ignore_call74 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter4_ignore_call74 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter5_ignore_call74 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter6_ignore_call74 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp80 : BOOLEAN;
    signal ap_block_state2_pp0_stage1_iter0_ignore_call74 : BOOLEAN;
    signal ap_block_state4_pp0_stage1_iter1_ignore_call74 : BOOLEAN;
    signal ap_block_state6_pp0_stage1_iter2_ignore_call74 : BOOLEAN;
    signal ap_block_state8_pp0_stage1_iter3_ignore_call74 : BOOLEAN;
    signal ap_block_state10_pp0_stage1_iter4_ignore_call74 : BOOLEAN;
    signal ap_block_state12_pp0_stage1_iter5_ignore_call74 : BOOLEAN;
    signal ap_block_state14_pp0_stage1_iter6_ignore_call74 : BOOLEAN;
    signal ap_block_pp0_stage1_11001_ignoreCallOp88 : BOOLEAN;
    signal grp_dct_1d_fu_566_p_read : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_566_p_read1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_566_p_read2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_566_p_read3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_566_p_read4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_566_p_read5 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_566_p_read6 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_566_p_read7 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_566_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_566_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_566_ap_return_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_566_ap_return_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_566_ap_return_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_566_ap_return_5 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_566_ap_return_6 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_566_ap_return_7 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call83 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1_ignore_call83 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter2_ignore_call83 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter3_ignore_call83 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter4_ignore_call83 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter5_ignore_call83 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter6_ignore_call83 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp81 : BOOLEAN;
    signal ap_block_state2_pp0_stage1_iter0_ignore_call83 : BOOLEAN;
    signal ap_block_state4_pp0_stage1_iter1_ignore_call83 : BOOLEAN;
    signal ap_block_state6_pp0_stage1_iter2_ignore_call83 : BOOLEAN;
    signal ap_block_state8_pp0_stage1_iter3_ignore_call83 : BOOLEAN;
    signal ap_block_state10_pp0_stage1_iter4_ignore_call83 : BOOLEAN;
    signal ap_block_state12_pp0_stage1_iter5_ignore_call83 : BOOLEAN;
    signal ap_block_state14_pp0_stage1_iter6_ignore_call83 : BOOLEAN;
    signal ap_block_pp0_stage1_11001_ignoreCallOp89 : BOOLEAN;
    signal grp_dct_1d_fu_586_p_read : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_586_p_read1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_586_p_read2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_586_p_read3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_586_p_read4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_586_p_read5 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_586_p_read6 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_586_p_read7 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_586_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_586_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_586_ap_return_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_586_ap_return_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_586_ap_return_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_586_ap_return_5 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_586_ap_return_6 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_586_ap_return_7 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call92 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1_ignore_call92 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter2_ignore_call92 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter3_ignore_call92 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter4_ignore_call92 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter5_ignore_call92 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter6_ignore_call92 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp82 : BOOLEAN;
    signal ap_block_state2_pp0_stage1_iter0_ignore_call92 : BOOLEAN;
    signal ap_block_state4_pp0_stage1_iter1_ignore_call92 : BOOLEAN;
    signal ap_block_state6_pp0_stage1_iter2_ignore_call92 : BOOLEAN;
    signal ap_block_state8_pp0_stage1_iter3_ignore_call92 : BOOLEAN;
    signal ap_block_state10_pp0_stage1_iter4_ignore_call92 : BOOLEAN;
    signal ap_block_state12_pp0_stage1_iter5_ignore_call92 : BOOLEAN;
    signal ap_block_state14_pp0_stage1_iter6_ignore_call92 : BOOLEAN;
    signal ap_block_pp0_stage1_11001_ignoreCallOp90 : BOOLEAN;
    signal grp_dct_1d_fu_606_p_read : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_606_p_read1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_606_p_read2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_606_p_read3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_606_p_read4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_606_p_read5 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_606_p_read6 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_606_p_read7 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_606_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_606_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_606_ap_return_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_606_ap_return_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_606_ap_return_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_606_ap_return_5 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_606_ap_return_6 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_606_ap_return_7 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call101 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1_ignore_call101 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter2_ignore_call101 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter3_ignore_call101 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter4_ignore_call101 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter5_ignore_call101 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter6_ignore_call101 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp83 : BOOLEAN;
    signal ap_block_state2_pp0_stage1_iter0_ignore_call101 : BOOLEAN;
    signal ap_block_state4_pp0_stage1_iter1_ignore_call101 : BOOLEAN;
    signal ap_block_state6_pp0_stage1_iter2_ignore_call101 : BOOLEAN;
    signal ap_block_state8_pp0_stage1_iter3_ignore_call101 : BOOLEAN;
    signal ap_block_state10_pp0_stage1_iter4_ignore_call101 : BOOLEAN;
    signal ap_block_state12_pp0_stage1_iter5_ignore_call101 : BOOLEAN;
    signal ap_block_state14_pp0_stage1_iter6_ignore_call101 : BOOLEAN;
    signal ap_block_pp0_stage1_11001_ignoreCallOp91 : BOOLEAN;
    signal grp_dct_1d_fu_626_p_read : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_626_p_read1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_626_p_read2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_626_p_read3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_626_p_read4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_626_p_read5 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_626_p_read6 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_626_p_read7 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_626_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_626_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_626_ap_return_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_626_ap_return_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_626_ap_return_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_626_ap_return_5 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_626_ap_return_6 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_626_ap_return_7 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call110 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1_ignore_call110 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter2_ignore_call110 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter3_ignore_call110 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter4_ignore_call110 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter5_ignore_call110 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter6_ignore_call110 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp84 : BOOLEAN;
    signal ap_block_state2_pp0_stage1_iter0_ignore_call110 : BOOLEAN;
    signal ap_block_state4_pp0_stage1_iter1_ignore_call110 : BOOLEAN;
    signal ap_block_state6_pp0_stage1_iter2_ignore_call110 : BOOLEAN;
    signal ap_block_state8_pp0_stage1_iter3_ignore_call110 : BOOLEAN;
    signal ap_block_state10_pp0_stage1_iter4_ignore_call110 : BOOLEAN;
    signal ap_block_state12_pp0_stage1_iter5_ignore_call110 : BOOLEAN;
    signal ap_block_state14_pp0_stage1_iter6_ignore_call110 : BOOLEAN;
    signal ap_block_pp0_stage1_11001_ignoreCallOp92 : BOOLEAN;
    signal grp_dct_1d_fu_646_p_read : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_646_p_read1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_646_p_read2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_646_p_read3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_646_p_read4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_646_p_read5 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_646_p_read6 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_646_p_read7 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_646_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_646_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_646_ap_return_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_646_ap_return_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_646_ap_return_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_646_ap_return_5 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_646_ap_return_6 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_646_ap_return_7 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call119 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1_ignore_call119 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter2_ignore_call119 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter3_ignore_call119 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter4_ignore_call119 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter5_ignore_call119 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter6_ignore_call119 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp85 : BOOLEAN;
    signal ap_block_state2_pp0_stage1_iter0_ignore_call119 : BOOLEAN;
    signal ap_block_state4_pp0_stage1_iter1_ignore_call119 : BOOLEAN;
    signal ap_block_state6_pp0_stage1_iter2_ignore_call119 : BOOLEAN;
    signal ap_block_state8_pp0_stage1_iter3_ignore_call119 : BOOLEAN;
    signal ap_block_state10_pp0_stage1_iter4_ignore_call119 : BOOLEAN;
    signal ap_block_state12_pp0_stage1_iter5_ignore_call119 : BOOLEAN;
    signal ap_block_state14_pp0_stage1_iter6_ignore_call119 : BOOLEAN;
    signal ap_block_pp0_stage1_11001_ignoreCallOp93 : BOOLEAN;
    signal grp_dct_1d_fu_666_p_read : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_666_p_read1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_666_p_read2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_666_p_read3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_666_p_read4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_666_p_read5 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_666_p_read6 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_666_p_read7 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_666_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_666_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_666_ap_return_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_666_ap_return_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_666_ap_return_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_666_ap_return_5 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_666_ap_return_6 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_666_ap_return_7 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call128 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1_ignore_call128 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter2_ignore_call128 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter3_ignore_call128 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter4_ignore_call128 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter5_ignore_call128 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter6_ignore_call128 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp86 : BOOLEAN;
    signal ap_block_state2_pp0_stage1_iter0_ignore_call128 : BOOLEAN;
    signal ap_block_state4_pp0_stage1_iter1_ignore_call128 : BOOLEAN;
    signal ap_block_state6_pp0_stage1_iter2_ignore_call128 : BOOLEAN;
    signal ap_block_state8_pp0_stage1_iter3_ignore_call128 : BOOLEAN;
    signal ap_block_state10_pp0_stage1_iter4_ignore_call128 : BOOLEAN;
    signal ap_block_state12_pp0_stage1_iter5_ignore_call128 : BOOLEAN;
    signal ap_block_state14_pp0_stage1_iter6_ignore_call128 : BOOLEAN;
    signal ap_block_pp0_stage1_11001_ignoreCallOp94 : BOOLEAN;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal ap_return_0_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal ap_return_1_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_2_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_3_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_4_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_5_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_6_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_7_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_8_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_9_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_10_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_11_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_12_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_13_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_14_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_15_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_16_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_17_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_18_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_19_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_20_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_21_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_22_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_23_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_24_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_25_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_26_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_27_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_28_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_29_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_30_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_31_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_32_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_33_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_34_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_35_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_36_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_37_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_38_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_39_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_40_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_41_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_42_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_43_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_44_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_45_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_46_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_47_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_48_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_49_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_50_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_51_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_52_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_53_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_54_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_55_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_56_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_57_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_58_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_59_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_60_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_61_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_62_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_63_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_idle_pp0_1to6 : STD_LOGIC;
    signal ap_idle_pp0_0to5 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal frp_pipeline_valid_U_valid_out : STD_LOGIC_VECTOR (13 downto 0);
    signal frp_pipeline_valid_U_num_valid_datasets : STD_LOGIC_VECTOR (3 downto 0);
    signal pf_data_in_last : STD_LOGIC;
    signal pf_ap_return_0_U_data_out : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_0_U_data_out_vld : STD_LOGIC;
    signal pf_ap_return_0_U_pf_ready : STD_LOGIC;
    signal pf_ap_return_0_U_pf_done : STD_LOGIC;
    signal pf_ap_return_1_U_data_out : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_1_U_data_out_vld : STD_LOGIC;
    signal pf_ap_return_1_U_pf_ready : STD_LOGIC;
    signal pf_ap_return_1_U_pf_done : STD_LOGIC;
    signal pf_ap_return_2_U_data_out : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_2_U_data_out_vld : STD_LOGIC;
    signal pf_ap_return_2_U_pf_ready : STD_LOGIC;
    signal pf_ap_return_2_U_pf_done : STD_LOGIC;
    signal pf_ap_return_3_U_data_out : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_3_U_data_out_vld : STD_LOGIC;
    signal pf_ap_return_3_U_pf_ready : STD_LOGIC;
    signal pf_ap_return_3_U_pf_done : STD_LOGIC;
    signal pf_ap_return_4_U_data_out : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_4_U_data_out_vld : STD_LOGIC;
    signal pf_ap_return_4_U_pf_ready : STD_LOGIC;
    signal pf_ap_return_4_U_pf_done : STD_LOGIC;
    signal pf_ap_return_5_U_data_out : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_5_U_data_out_vld : STD_LOGIC;
    signal pf_ap_return_5_U_pf_ready : STD_LOGIC;
    signal pf_ap_return_5_U_pf_done : STD_LOGIC;
    signal pf_ap_return_6_U_data_out : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_6_U_data_out_vld : STD_LOGIC;
    signal pf_ap_return_6_U_pf_ready : STD_LOGIC;
    signal pf_ap_return_6_U_pf_done : STD_LOGIC;
    signal pf_ap_return_7_U_data_out : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_7_U_data_out_vld : STD_LOGIC;
    signal pf_ap_return_7_U_pf_ready : STD_LOGIC;
    signal pf_ap_return_7_U_pf_done : STD_LOGIC;
    signal pf_ap_return_8_U_data_out : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_8_U_data_out_vld : STD_LOGIC;
    signal pf_ap_return_8_U_pf_ready : STD_LOGIC;
    signal pf_ap_return_8_U_pf_done : STD_LOGIC;
    signal pf_ap_return_9_U_data_out : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_9_U_data_out_vld : STD_LOGIC;
    signal pf_ap_return_9_U_pf_ready : STD_LOGIC;
    signal pf_ap_return_9_U_pf_done : STD_LOGIC;
    signal pf_ap_return_10_U_data_out : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_10_U_data_out_vld : STD_LOGIC;
    signal pf_ap_return_10_U_pf_ready : STD_LOGIC;
    signal pf_ap_return_10_U_pf_done : STD_LOGIC;
    signal pf_ap_return_11_U_data_out : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_11_U_data_out_vld : STD_LOGIC;
    signal pf_ap_return_11_U_pf_ready : STD_LOGIC;
    signal pf_ap_return_11_U_pf_done : STD_LOGIC;
    signal pf_ap_return_12_U_data_out : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_12_U_data_out_vld : STD_LOGIC;
    signal pf_ap_return_12_U_pf_ready : STD_LOGIC;
    signal pf_ap_return_12_U_pf_done : STD_LOGIC;
    signal pf_ap_return_13_U_data_out : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_13_U_data_out_vld : STD_LOGIC;
    signal pf_ap_return_13_U_pf_ready : STD_LOGIC;
    signal pf_ap_return_13_U_pf_done : STD_LOGIC;
    signal pf_ap_return_14_U_data_out : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_14_U_data_out_vld : STD_LOGIC;
    signal pf_ap_return_14_U_pf_ready : STD_LOGIC;
    signal pf_ap_return_14_U_pf_done : STD_LOGIC;
    signal pf_ap_return_15_U_data_out : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_15_U_data_out_vld : STD_LOGIC;
    signal pf_ap_return_15_U_pf_ready : STD_LOGIC;
    signal pf_ap_return_15_U_pf_done : STD_LOGIC;
    signal pf_ap_return_16_U_data_out : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_16_U_data_out_vld : STD_LOGIC;
    signal pf_ap_return_16_U_pf_ready : STD_LOGIC;
    signal pf_ap_return_16_U_pf_done : STD_LOGIC;
    signal pf_ap_return_17_U_data_out : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_17_U_data_out_vld : STD_LOGIC;
    signal pf_ap_return_17_U_pf_ready : STD_LOGIC;
    signal pf_ap_return_17_U_pf_done : STD_LOGIC;
    signal pf_ap_return_18_U_data_out : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_18_U_data_out_vld : STD_LOGIC;
    signal pf_ap_return_18_U_pf_ready : STD_LOGIC;
    signal pf_ap_return_18_U_pf_done : STD_LOGIC;
    signal pf_ap_return_19_U_data_out : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_19_U_data_out_vld : STD_LOGIC;
    signal pf_ap_return_19_U_pf_ready : STD_LOGIC;
    signal pf_ap_return_19_U_pf_done : STD_LOGIC;
    signal pf_ap_return_20_U_data_out : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_20_U_data_out_vld : STD_LOGIC;
    signal pf_ap_return_20_U_pf_ready : STD_LOGIC;
    signal pf_ap_return_20_U_pf_done : STD_LOGIC;
    signal pf_ap_return_21_U_data_out : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_21_U_data_out_vld : STD_LOGIC;
    signal pf_ap_return_21_U_pf_ready : STD_LOGIC;
    signal pf_ap_return_21_U_pf_done : STD_LOGIC;
    signal pf_ap_return_22_U_data_out : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_22_U_data_out_vld : STD_LOGIC;
    signal pf_ap_return_22_U_pf_ready : STD_LOGIC;
    signal pf_ap_return_22_U_pf_done : STD_LOGIC;
    signal pf_ap_return_23_U_data_out : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_23_U_data_out_vld : STD_LOGIC;
    signal pf_ap_return_23_U_pf_ready : STD_LOGIC;
    signal pf_ap_return_23_U_pf_done : STD_LOGIC;
    signal pf_ap_return_24_U_data_out : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_24_U_data_out_vld : STD_LOGIC;
    signal pf_ap_return_24_U_pf_ready : STD_LOGIC;
    signal pf_ap_return_24_U_pf_done : STD_LOGIC;
    signal pf_ap_return_25_U_data_out : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_25_U_data_out_vld : STD_LOGIC;
    signal pf_ap_return_25_U_pf_ready : STD_LOGIC;
    signal pf_ap_return_25_U_pf_done : STD_LOGIC;
    signal pf_ap_return_26_U_data_out : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_26_U_data_out_vld : STD_LOGIC;
    signal pf_ap_return_26_U_pf_ready : STD_LOGIC;
    signal pf_ap_return_26_U_pf_done : STD_LOGIC;
    signal pf_ap_return_27_U_data_out : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_27_U_data_out_vld : STD_LOGIC;
    signal pf_ap_return_27_U_pf_ready : STD_LOGIC;
    signal pf_ap_return_27_U_pf_done : STD_LOGIC;
    signal pf_ap_return_28_U_data_out : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_28_U_data_out_vld : STD_LOGIC;
    signal pf_ap_return_28_U_pf_ready : STD_LOGIC;
    signal pf_ap_return_28_U_pf_done : STD_LOGIC;
    signal pf_ap_return_29_U_data_out : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_29_U_data_out_vld : STD_LOGIC;
    signal pf_ap_return_29_U_pf_ready : STD_LOGIC;
    signal pf_ap_return_29_U_pf_done : STD_LOGIC;
    signal pf_ap_return_30_U_data_out : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_30_U_data_out_vld : STD_LOGIC;
    signal pf_ap_return_30_U_pf_ready : STD_LOGIC;
    signal pf_ap_return_30_U_pf_done : STD_LOGIC;
    signal pf_ap_return_31_U_data_out : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_31_U_data_out_vld : STD_LOGIC;
    signal pf_ap_return_31_U_pf_ready : STD_LOGIC;
    signal pf_ap_return_31_U_pf_done : STD_LOGIC;
    signal pf_ap_return_32_U_data_out : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_32_U_data_out_vld : STD_LOGIC;
    signal pf_ap_return_32_U_pf_ready : STD_LOGIC;
    signal pf_ap_return_32_U_pf_done : STD_LOGIC;
    signal pf_ap_return_33_U_data_out : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_33_U_data_out_vld : STD_LOGIC;
    signal pf_ap_return_33_U_pf_ready : STD_LOGIC;
    signal pf_ap_return_33_U_pf_done : STD_LOGIC;
    signal pf_ap_return_34_U_data_out : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_34_U_data_out_vld : STD_LOGIC;
    signal pf_ap_return_34_U_pf_ready : STD_LOGIC;
    signal pf_ap_return_34_U_pf_done : STD_LOGIC;
    signal pf_ap_return_35_U_data_out : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_35_U_data_out_vld : STD_LOGIC;
    signal pf_ap_return_35_U_pf_ready : STD_LOGIC;
    signal pf_ap_return_35_U_pf_done : STD_LOGIC;
    signal pf_ap_return_36_U_data_out : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_36_U_data_out_vld : STD_LOGIC;
    signal pf_ap_return_36_U_pf_ready : STD_LOGIC;
    signal pf_ap_return_36_U_pf_done : STD_LOGIC;
    signal pf_ap_return_37_U_data_out : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_37_U_data_out_vld : STD_LOGIC;
    signal pf_ap_return_37_U_pf_ready : STD_LOGIC;
    signal pf_ap_return_37_U_pf_done : STD_LOGIC;
    signal pf_ap_return_38_U_data_out : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_38_U_data_out_vld : STD_LOGIC;
    signal pf_ap_return_38_U_pf_ready : STD_LOGIC;
    signal pf_ap_return_38_U_pf_done : STD_LOGIC;
    signal pf_ap_return_39_U_data_out : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_39_U_data_out_vld : STD_LOGIC;
    signal pf_ap_return_39_U_pf_ready : STD_LOGIC;
    signal pf_ap_return_39_U_pf_done : STD_LOGIC;
    signal pf_ap_return_40_U_data_out : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_40_U_data_out_vld : STD_LOGIC;
    signal pf_ap_return_40_U_pf_ready : STD_LOGIC;
    signal pf_ap_return_40_U_pf_done : STD_LOGIC;
    signal pf_ap_return_41_U_data_out : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_41_U_data_out_vld : STD_LOGIC;
    signal pf_ap_return_41_U_pf_ready : STD_LOGIC;
    signal pf_ap_return_41_U_pf_done : STD_LOGIC;
    signal pf_ap_return_42_U_data_out : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_42_U_data_out_vld : STD_LOGIC;
    signal pf_ap_return_42_U_pf_ready : STD_LOGIC;
    signal pf_ap_return_42_U_pf_done : STD_LOGIC;
    signal pf_ap_return_43_U_data_out : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_43_U_data_out_vld : STD_LOGIC;
    signal pf_ap_return_43_U_pf_ready : STD_LOGIC;
    signal pf_ap_return_43_U_pf_done : STD_LOGIC;
    signal pf_ap_return_44_U_data_out : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_44_U_data_out_vld : STD_LOGIC;
    signal pf_ap_return_44_U_pf_ready : STD_LOGIC;
    signal pf_ap_return_44_U_pf_done : STD_LOGIC;
    signal pf_ap_return_45_U_data_out : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_45_U_data_out_vld : STD_LOGIC;
    signal pf_ap_return_45_U_pf_ready : STD_LOGIC;
    signal pf_ap_return_45_U_pf_done : STD_LOGIC;
    signal pf_ap_return_46_U_data_out : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_46_U_data_out_vld : STD_LOGIC;
    signal pf_ap_return_46_U_pf_ready : STD_LOGIC;
    signal pf_ap_return_46_U_pf_done : STD_LOGIC;
    signal pf_ap_return_47_U_data_out : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_47_U_data_out_vld : STD_LOGIC;
    signal pf_ap_return_47_U_pf_ready : STD_LOGIC;
    signal pf_ap_return_47_U_pf_done : STD_LOGIC;
    signal pf_ap_return_48_U_data_out : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_48_U_data_out_vld : STD_LOGIC;
    signal pf_ap_return_48_U_pf_ready : STD_LOGIC;
    signal pf_ap_return_48_U_pf_done : STD_LOGIC;
    signal pf_ap_return_49_U_data_out : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_49_U_data_out_vld : STD_LOGIC;
    signal pf_ap_return_49_U_pf_ready : STD_LOGIC;
    signal pf_ap_return_49_U_pf_done : STD_LOGIC;
    signal pf_ap_return_50_U_data_out : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_50_U_data_out_vld : STD_LOGIC;
    signal pf_ap_return_50_U_pf_ready : STD_LOGIC;
    signal pf_ap_return_50_U_pf_done : STD_LOGIC;
    signal pf_ap_return_51_U_data_out : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_51_U_data_out_vld : STD_LOGIC;
    signal pf_ap_return_51_U_pf_ready : STD_LOGIC;
    signal pf_ap_return_51_U_pf_done : STD_LOGIC;
    signal pf_ap_return_52_U_data_out : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_52_U_data_out_vld : STD_LOGIC;
    signal pf_ap_return_52_U_pf_ready : STD_LOGIC;
    signal pf_ap_return_52_U_pf_done : STD_LOGIC;
    signal pf_ap_return_53_U_data_out : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_53_U_data_out_vld : STD_LOGIC;
    signal pf_ap_return_53_U_pf_ready : STD_LOGIC;
    signal pf_ap_return_53_U_pf_done : STD_LOGIC;
    signal pf_ap_return_54_U_data_out : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_54_U_data_out_vld : STD_LOGIC;
    signal pf_ap_return_54_U_pf_ready : STD_LOGIC;
    signal pf_ap_return_54_U_pf_done : STD_LOGIC;
    signal pf_ap_return_55_U_data_out : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_55_U_data_out_vld : STD_LOGIC;
    signal pf_ap_return_55_U_pf_ready : STD_LOGIC;
    signal pf_ap_return_55_U_pf_done : STD_LOGIC;
    signal pf_ap_return_56_U_data_out : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_56_U_data_out_vld : STD_LOGIC;
    signal pf_ap_return_56_U_pf_ready : STD_LOGIC;
    signal pf_ap_return_56_U_pf_done : STD_LOGIC;
    signal pf_ap_return_57_U_data_out : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_57_U_data_out_vld : STD_LOGIC;
    signal pf_ap_return_57_U_pf_ready : STD_LOGIC;
    signal pf_ap_return_57_U_pf_done : STD_LOGIC;
    signal pf_ap_return_58_U_data_out : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_58_U_data_out_vld : STD_LOGIC;
    signal pf_ap_return_58_U_pf_ready : STD_LOGIC;
    signal pf_ap_return_58_U_pf_done : STD_LOGIC;
    signal pf_ap_return_59_U_data_out : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_59_U_data_out_vld : STD_LOGIC;
    signal pf_ap_return_59_U_pf_ready : STD_LOGIC;
    signal pf_ap_return_59_U_pf_done : STD_LOGIC;
    signal pf_ap_return_60_U_data_out : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_60_U_data_out_vld : STD_LOGIC;
    signal pf_ap_return_60_U_pf_ready : STD_LOGIC;
    signal pf_ap_return_60_U_pf_done : STD_LOGIC;
    signal pf_ap_return_61_U_data_out : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_61_U_data_out_vld : STD_LOGIC;
    signal pf_ap_return_61_U_pf_ready : STD_LOGIC;
    signal pf_ap_return_61_U_pf_done : STD_LOGIC;
    signal pf_ap_return_62_U_data_out : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_62_U_data_out_vld : STD_LOGIC;
    signal pf_ap_return_62_U_pf_ready : STD_LOGIC;
    signal pf_ap_return_62_U_pf_done : STD_LOGIC;
    signal pf_ap_return_63_U_data_out : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_63_U_data_out_vld : STD_LOGIC;
    signal pf_ap_return_63_U_pf_ready : STD_LOGIC;
    signal pf_ap_return_63_U_pf_done : STD_LOGIC;
    signal ap_condition_frp_pvb_no_fwd_prs : BOOLEAN;
    signal ap_condition_frp_pvb_no_bkwd_prs : BOOLEAN;
    signal ap_condition_frp_pvb_pf_start : BOOLEAN;
    signal ap_frp_vld_in : STD_LOGIC;
    signal pf_ap_return_0_U_frpsig_data_in : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_sync_continue : STD_LOGIC;
    signal pf_all_done : STD_LOGIC;
    signal pf_ap_return_1_U_frpsig_data_in : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_2_U_frpsig_data_in : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_3_U_frpsig_data_in : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_4_U_frpsig_data_in : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_5_U_frpsig_data_in : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_6_U_frpsig_data_in : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_7_U_frpsig_data_in : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_8_U_frpsig_data_in : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_9_U_frpsig_data_in : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_10_U_frpsig_data_in : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_11_U_frpsig_data_in : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_12_U_frpsig_data_in : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_13_U_frpsig_data_in : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_14_U_frpsig_data_in : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_15_U_frpsig_data_in : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_16_U_frpsig_data_in : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_17_U_frpsig_data_in : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_18_U_frpsig_data_in : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_19_U_frpsig_data_in : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_20_U_frpsig_data_in : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_21_U_frpsig_data_in : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_22_U_frpsig_data_in : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_23_U_frpsig_data_in : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_24_U_frpsig_data_in : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_25_U_frpsig_data_in : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_26_U_frpsig_data_in : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_27_U_frpsig_data_in : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_28_U_frpsig_data_in : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_29_U_frpsig_data_in : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_30_U_frpsig_data_in : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_31_U_frpsig_data_in : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_32_U_frpsig_data_in : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_33_U_frpsig_data_in : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_34_U_frpsig_data_in : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_35_U_frpsig_data_in : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_36_U_frpsig_data_in : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_37_U_frpsig_data_in : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_38_U_frpsig_data_in : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_39_U_frpsig_data_in : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_40_U_frpsig_data_in : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_41_U_frpsig_data_in : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_42_U_frpsig_data_in : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_43_U_frpsig_data_in : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_44_U_frpsig_data_in : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_45_U_frpsig_data_in : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_46_U_frpsig_data_in : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_47_U_frpsig_data_in : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_48_U_frpsig_data_in : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_49_U_frpsig_data_in : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_50_U_frpsig_data_in : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_51_U_frpsig_data_in : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_52_U_frpsig_data_in : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_53_U_frpsig_data_in : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_54_U_frpsig_data_in : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_55_U_frpsig_data_in : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_56_U_frpsig_data_in : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_57_U_frpsig_data_in : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_58_U_frpsig_data_in : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_59_U_frpsig_data_in : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_60_U_frpsig_data_in : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_61_U_frpsig_data_in : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_62_U_frpsig_data_in : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_63_U_frpsig_data_in : STD_LOGIC_VECTOR (15 downto 0);
    signal frp_valid_for_ap_ready : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component dct_dct_1d IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read4 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read5 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read6 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read7 : IN STD_LOGIC_VECTOR (15 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component dct_frp_fifoout IS
    generic (
        BlockingType : INTEGER;
        PipeLatency : INTEGER;
        PipelineII : INTEGER;
        DataWidth : INTEGER;
        NumWrites : INTEGER;
        CeilLog2Stages : INTEGER;
        CeilLog2FDepth : INTEGER;
        PfAllDoneEnable : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        valid : IN STD_LOGIC_VECTOR (13 downto 0);
        data_in_vld : IN STD_LOGIC;
        data_out_vld : OUT STD_LOGIC;
        data_in_last : IN STD_LOGIC;
        pf_continue : IN STD_LOGIC;
        pf_all_done : IN STD_LOGIC;
        pf_ready : OUT STD_LOGIC;
        pf_done : OUT STD_LOGIC;
        data_out_read : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        num_valid_datasets : IN STD_LOGIC_VECTOR (3 downto 0) );
    end component;


    component dct_frp_pipeline_valid IS
    generic (
        PipelineLatency : INTEGER;
        PipelineII : INTEGER;
        CeilLog2Stages : INTEGER;
        ExitLatency : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        valid_in : IN STD_LOGIC;
        exitcond : IN STD_LOGIC;
        valid_out : OUT STD_LOGIC_VECTOR (13 downto 0);
        num_valid_datasets : OUT STD_LOGIC_VECTOR (3 downto 0) );
    end component;



begin
    grp_dct_1d_fu_526 : component dct_dct_1d
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        p_read => grp_dct_1d_fu_526_p_read,
        p_read1 => grp_dct_1d_fu_526_p_read1,
        p_read2 => grp_dct_1d_fu_526_p_read2,
        p_read3 => grp_dct_1d_fu_526_p_read3,
        p_read4 => grp_dct_1d_fu_526_p_read4,
        p_read5 => grp_dct_1d_fu_526_p_read5,
        p_read6 => grp_dct_1d_fu_526_p_read6,
        p_read7 => grp_dct_1d_fu_526_p_read7,
        ap_return_0 => grp_dct_1d_fu_526_ap_return_0,
        ap_return_1 => grp_dct_1d_fu_526_ap_return_1,
        ap_return_2 => grp_dct_1d_fu_526_ap_return_2,
        ap_return_3 => grp_dct_1d_fu_526_ap_return_3,
        ap_return_4 => grp_dct_1d_fu_526_ap_return_4,
        ap_return_5 => grp_dct_1d_fu_526_ap_return_5,
        ap_return_6 => grp_dct_1d_fu_526_ap_return_6,
        ap_return_7 => grp_dct_1d_fu_526_ap_return_7,
        ap_ce => ap_const_logic_1);

    grp_dct_1d_fu_546 : component dct_dct_1d
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        p_read => grp_dct_1d_fu_546_p_read,
        p_read1 => grp_dct_1d_fu_546_p_read1,
        p_read2 => grp_dct_1d_fu_546_p_read2,
        p_read3 => grp_dct_1d_fu_546_p_read3,
        p_read4 => grp_dct_1d_fu_546_p_read4,
        p_read5 => grp_dct_1d_fu_546_p_read5,
        p_read6 => grp_dct_1d_fu_546_p_read6,
        p_read7 => grp_dct_1d_fu_546_p_read7,
        ap_return_0 => grp_dct_1d_fu_546_ap_return_0,
        ap_return_1 => grp_dct_1d_fu_546_ap_return_1,
        ap_return_2 => grp_dct_1d_fu_546_ap_return_2,
        ap_return_3 => grp_dct_1d_fu_546_ap_return_3,
        ap_return_4 => grp_dct_1d_fu_546_ap_return_4,
        ap_return_5 => grp_dct_1d_fu_546_ap_return_5,
        ap_return_6 => grp_dct_1d_fu_546_ap_return_6,
        ap_return_7 => grp_dct_1d_fu_546_ap_return_7,
        ap_ce => ap_const_logic_1);

    grp_dct_1d_fu_566 : component dct_dct_1d
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        p_read => grp_dct_1d_fu_566_p_read,
        p_read1 => grp_dct_1d_fu_566_p_read1,
        p_read2 => grp_dct_1d_fu_566_p_read2,
        p_read3 => grp_dct_1d_fu_566_p_read3,
        p_read4 => grp_dct_1d_fu_566_p_read4,
        p_read5 => grp_dct_1d_fu_566_p_read5,
        p_read6 => grp_dct_1d_fu_566_p_read6,
        p_read7 => grp_dct_1d_fu_566_p_read7,
        ap_return_0 => grp_dct_1d_fu_566_ap_return_0,
        ap_return_1 => grp_dct_1d_fu_566_ap_return_1,
        ap_return_2 => grp_dct_1d_fu_566_ap_return_2,
        ap_return_3 => grp_dct_1d_fu_566_ap_return_3,
        ap_return_4 => grp_dct_1d_fu_566_ap_return_4,
        ap_return_5 => grp_dct_1d_fu_566_ap_return_5,
        ap_return_6 => grp_dct_1d_fu_566_ap_return_6,
        ap_return_7 => grp_dct_1d_fu_566_ap_return_7,
        ap_ce => ap_const_logic_1);

    grp_dct_1d_fu_586 : component dct_dct_1d
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        p_read => grp_dct_1d_fu_586_p_read,
        p_read1 => grp_dct_1d_fu_586_p_read1,
        p_read2 => grp_dct_1d_fu_586_p_read2,
        p_read3 => grp_dct_1d_fu_586_p_read3,
        p_read4 => grp_dct_1d_fu_586_p_read4,
        p_read5 => grp_dct_1d_fu_586_p_read5,
        p_read6 => grp_dct_1d_fu_586_p_read6,
        p_read7 => grp_dct_1d_fu_586_p_read7,
        ap_return_0 => grp_dct_1d_fu_586_ap_return_0,
        ap_return_1 => grp_dct_1d_fu_586_ap_return_1,
        ap_return_2 => grp_dct_1d_fu_586_ap_return_2,
        ap_return_3 => grp_dct_1d_fu_586_ap_return_3,
        ap_return_4 => grp_dct_1d_fu_586_ap_return_4,
        ap_return_5 => grp_dct_1d_fu_586_ap_return_5,
        ap_return_6 => grp_dct_1d_fu_586_ap_return_6,
        ap_return_7 => grp_dct_1d_fu_586_ap_return_7,
        ap_ce => ap_const_logic_1);

    grp_dct_1d_fu_606 : component dct_dct_1d
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        p_read => grp_dct_1d_fu_606_p_read,
        p_read1 => grp_dct_1d_fu_606_p_read1,
        p_read2 => grp_dct_1d_fu_606_p_read2,
        p_read3 => grp_dct_1d_fu_606_p_read3,
        p_read4 => grp_dct_1d_fu_606_p_read4,
        p_read5 => grp_dct_1d_fu_606_p_read5,
        p_read6 => grp_dct_1d_fu_606_p_read6,
        p_read7 => grp_dct_1d_fu_606_p_read7,
        ap_return_0 => grp_dct_1d_fu_606_ap_return_0,
        ap_return_1 => grp_dct_1d_fu_606_ap_return_1,
        ap_return_2 => grp_dct_1d_fu_606_ap_return_2,
        ap_return_3 => grp_dct_1d_fu_606_ap_return_3,
        ap_return_4 => grp_dct_1d_fu_606_ap_return_4,
        ap_return_5 => grp_dct_1d_fu_606_ap_return_5,
        ap_return_6 => grp_dct_1d_fu_606_ap_return_6,
        ap_return_7 => grp_dct_1d_fu_606_ap_return_7,
        ap_ce => ap_const_logic_1);

    grp_dct_1d_fu_626 : component dct_dct_1d
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        p_read => grp_dct_1d_fu_626_p_read,
        p_read1 => grp_dct_1d_fu_626_p_read1,
        p_read2 => grp_dct_1d_fu_626_p_read2,
        p_read3 => grp_dct_1d_fu_626_p_read3,
        p_read4 => grp_dct_1d_fu_626_p_read4,
        p_read5 => grp_dct_1d_fu_626_p_read5,
        p_read6 => grp_dct_1d_fu_626_p_read6,
        p_read7 => grp_dct_1d_fu_626_p_read7,
        ap_return_0 => grp_dct_1d_fu_626_ap_return_0,
        ap_return_1 => grp_dct_1d_fu_626_ap_return_1,
        ap_return_2 => grp_dct_1d_fu_626_ap_return_2,
        ap_return_3 => grp_dct_1d_fu_626_ap_return_3,
        ap_return_4 => grp_dct_1d_fu_626_ap_return_4,
        ap_return_5 => grp_dct_1d_fu_626_ap_return_5,
        ap_return_6 => grp_dct_1d_fu_626_ap_return_6,
        ap_return_7 => grp_dct_1d_fu_626_ap_return_7,
        ap_ce => ap_const_logic_1);

    grp_dct_1d_fu_646 : component dct_dct_1d
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        p_read => grp_dct_1d_fu_646_p_read,
        p_read1 => grp_dct_1d_fu_646_p_read1,
        p_read2 => grp_dct_1d_fu_646_p_read2,
        p_read3 => grp_dct_1d_fu_646_p_read3,
        p_read4 => grp_dct_1d_fu_646_p_read4,
        p_read5 => grp_dct_1d_fu_646_p_read5,
        p_read6 => grp_dct_1d_fu_646_p_read6,
        p_read7 => grp_dct_1d_fu_646_p_read7,
        ap_return_0 => grp_dct_1d_fu_646_ap_return_0,
        ap_return_1 => grp_dct_1d_fu_646_ap_return_1,
        ap_return_2 => grp_dct_1d_fu_646_ap_return_2,
        ap_return_3 => grp_dct_1d_fu_646_ap_return_3,
        ap_return_4 => grp_dct_1d_fu_646_ap_return_4,
        ap_return_5 => grp_dct_1d_fu_646_ap_return_5,
        ap_return_6 => grp_dct_1d_fu_646_ap_return_6,
        ap_return_7 => grp_dct_1d_fu_646_ap_return_7,
        ap_ce => ap_const_logic_1);

    grp_dct_1d_fu_666 : component dct_dct_1d
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        p_read => grp_dct_1d_fu_666_p_read,
        p_read1 => grp_dct_1d_fu_666_p_read1,
        p_read2 => grp_dct_1d_fu_666_p_read2,
        p_read3 => grp_dct_1d_fu_666_p_read3,
        p_read4 => grp_dct_1d_fu_666_p_read4,
        p_read5 => grp_dct_1d_fu_666_p_read5,
        p_read6 => grp_dct_1d_fu_666_p_read6,
        p_read7 => grp_dct_1d_fu_666_p_read7,
        ap_return_0 => grp_dct_1d_fu_666_ap_return_0,
        ap_return_1 => grp_dct_1d_fu_666_ap_return_1,
        ap_return_2 => grp_dct_1d_fu_666_ap_return_2,
        ap_return_3 => grp_dct_1d_fu_666_ap_return_3,
        ap_return_4 => grp_dct_1d_fu_666_ap_return_4,
        ap_return_5 => grp_dct_1d_fu_666_ap_return_5,
        ap_return_6 => grp_dct_1d_fu_666_ap_return_6,
        ap_return_7 => grp_dct_1d_fu_666_ap_return_7,
        ap_ce => ap_const_logic_1);

    frp_pipeline_valid_U : component dct_frp_pipeline_valid
    generic map (
        PipelineLatency => 14,
        PipelineII => 2,
        CeilLog2Stages => 3,
        ExitLatency => -1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        valid_in => ap_frp_vld_in,
        exitcond => ap_const_logic_0,
        valid_out => frp_pipeline_valid_U_valid_out,
        num_valid_datasets => frp_pipeline_valid_U_num_valid_datasets);

    pf_ap_return_0_U : component dct_frp_fifoout
    generic map (
        BlockingType => 0,
        PipeLatency => 14,
        PipelineII => 2,
        DataWidth => 16,
        NumWrites => 1,
        CeilLog2Stages => 3,
        CeilLog2FDepth => 3,
        PfAllDoneEnable => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => pf_ap_return_0_U_frpsig_data_in,
        data_out => pf_ap_return_0_U_data_out,
        valid => frp_pipeline_valid_U_valid_out,
        data_in_vld => pf_data_in_last,
        data_out_vld => pf_ap_return_0_U_data_out_vld,
        data_in_last => pf_data_in_last,
        pf_continue => pf_sync_continue,
        pf_all_done => pf_all_done,
        pf_ready => pf_ap_return_0_U_pf_ready,
        pf_done => pf_ap_return_0_U_pf_done,
        data_out_read => ap_const_logic_1,
        ap_start => ap_const_logic_0,
        num_valid_datasets => frp_pipeline_valid_U_num_valid_datasets);

    pf_ap_return_1_U : component dct_frp_fifoout
    generic map (
        BlockingType => 0,
        PipeLatency => 14,
        PipelineII => 2,
        DataWidth => 16,
        NumWrites => 1,
        CeilLog2Stages => 3,
        CeilLog2FDepth => 3,
        PfAllDoneEnable => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => pf_ap_return_1_U_frpsig_data_in,
        data_out => pf_ap_return_1_U_data_out,
        valid => frp_pipeline_valid_U_valid_out,
        data_in_vld => pf_data_in_last,
        data_out_vld => pf_ap_return_1_U_data_out_vld,
        data_in_last => pf_data_in_last,
        pf_continue => pf_sync_continue,
        pf_all_done => pf_all_done,
        pf_ready => pf_ap_return_1_U_pf_ready,
        pf_done => pf_ap_return_1_U_pf_done,
        data_out_read => ap_const_logic_1,
        ap_start => ap_const_logic_0,
        num_valid_datasets => frp_pipeline_valid_U_num_valid_datasets);

    pf_ap_return_2_U : component dct_frp_fifoout
    generic map (
        BlockingType => 0,
        PipeLatency => 14,
        PipelineII => 2,
        DataWidth => 16,
        NumWrites => 1,
        CeilLog2Stages => 3,
        CeilLog2FDepth => 3,
        PfAllDoneEnable => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => pf_ap_return_2_U_frpsig_data_in,
        data_out => pf_ap_return_2_U_data_out,
        valid => frp_pipeline_valid_U_valid_out,
        data_in_vld => pf_data_in_last,
        data_out_vld => pf_ap_return_2_U_data_out_vld,
        data_in_last => pf_data_in_last,
        pf_continue => pf_sync_continue,
        pf_all_done => pf_all_done,
        pf_ready => pf_ap_return_2_U_pf_ready,
        pf_done => pf_ap_return_2_U_pf_done,
        data_out_read => ap_const_logic_1,
        ap_start => ap_const_logic_0,
        num_valid_datasets => frp_pipeline_valid_U_num_valid_datasets);

    pf_ap_return_3_U : component dct_frp_fifoout
    generic map (
        BlockingType => 0,
        PipeLatency => 14,
        PipelineII => 2,
        DataWidth => 16,
        NumWrites => 1,
        CeilLog2Stages => 3,
        CeilLog2FDepth => 3,
        PfAllDoneEnable => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => pf_ap_return_3_U_frpsig_data_in,
        data_out => pf_ap_return_3_U_data_out,
        valid => frp_pipeline_valid_U_valid_out,
        data_in_vld => pf_data_in_last,
        data_out_vld => pf_ap_return_3_U_data_out_vld,
        data_in_last => pf_data_in_last,
        pf_continue => pf_sync_continue,
        pf_all_done => pf_all_done,
        pf_ready => pf_ap_return_3_U_pf_ready,
        pf_done => pf_ap_return_3_U_pf_done,
        data_out_read => ap_const_logic_1,
        ap_start => ap_const_logic_0,
        num_valid_datasets => frp_pipeline_valid_U_num_valid_datasets);

    pf_ap_return_4_U : component dct_frp_fifoout
    generic map (
        BlockingType => 0,
        PipeLatency => 14,
        PipelineII => 2,
        DataWidth => 16,
        NumWrites => 1,
        CeilLog2Stages => 3,
        CeilLog2FDepth => 3,
        PfAllDoneEnable => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => pf_ap_return_4_U_frpsig_data_in,
        data_out => pf_ap_return_4_U_data_out,
        valid => frp_pipeline_valid_U_valid_out,
        data_in_vld => pf_data_in_last,
        data_out_vld => pf_ap_return_4_U_data_out_vld,
        data_in_last => pf_data_in_last,
        pf_continue => pf_sync_continue,
        pf_all_done => pf_all_done,
        pf_ready => pf_ap_return_4_U_pf_ready,
        pf_done => pf_ap_return_4_U_pf_done,
        data_out_read => ap_const_logic_1,
        ap_start => ap_const_logic_0,
        num_valid_datasets => frp_pipeline_valid_U_num_valid_datasets);

    pf_ap_return_5_U : component dct_frp_fifoout
    generic map (
        BlockingType => 0,
        PipeLatency => 14,
        PipelineII => 2,
        DataWidth => 16,
        NumWrites => 1,
        CeilLog2Stages => 3,
        CeilLog2FDepth => 3,
        PfAllDoneEnable => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => pf_ap_return_5_U_frpsig_data_in,
        data_out => pf_ap_return_5_U_data_out,
        valid => frp_pipeline_valid_U_valid_out,
        data_in_vld => pf_data_in_last,
        data_out_vld => pf_ap_return_5_U_data_out_vld,
        data_in_last => pf_data_in_last,
        pf_continue => pf_sync_continue,
        pf_all_done => pf_all_done,
        pf_ready => pf_ap_return_5_U_pf_ready,
        pf_done => pf_ap_return_5_U_pf_done,
        data_out_read => ap_const_logic_1,
        ap_start => ap_const_logic_0,
        num_valid_datasets => frp_pipeline_valid_U_num_valid_datasets);

    pf_ap_return_6_U : component dct_frp_fifoout
    generic map (
        BlockingType => 0,
        PipeLatency => 14,
        PipelineII => 2,
        DataWidth => 16,
        NumWrites => 1,
        CeilLog2Stages => 3,
        CeilLog2FDepth => 3,
        PfAllDoneEnable => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => pf_ap_return_6_U_frpsig_data_in,
        data_out => pf_ap_return_6_U_data_out,
        valid => frp_pipeline_valid_U_valid_out,
        data_in_vld => pf_data_in_last,
        data_out_vld => pf_ap_return_6_U_data_out_vld,
        data_in_last => pf_data_in_last,
        pf_continue => pf_sync_continue,
        pf_all_done => pf_all_done,
        pf_ready => pf_ap_return_6_U_pf_ready,
        pf_done => pf_ap_return_6_U_pf_done,
        data_out_read => ap_const_logic_1,
        ap_start => ap_const_logic_0,
        num_valid_datasets => frp_pipeline_valid_U_num_valid_datasets);

    pf_ap_return_7_U : component dct_frp_fifoout
    generic map (
        BlockingType => 0,
        PipeLatency => 14,
        PipelineII => 2,
        DataWidth => 16,
        NumWrites => 1,
        CeilLog2Stages => 3,
        CeilLog2FDepth => 3,
        PfAllDoneEnable => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => pf_ap_return_7_U_frpsig_data_in,
        data_out => pf_ap_return_7_U_data_out,
        valid => frp_pipeline_valid_U_valid_out,
        data_in_vld => pf_data_in_last,
        data_out_vld => pf_ap_return_7_U_data_out_vld,
        data_in_last => pf_data_in_last,
        pf_continue => pf_sync_continue,
        pf_all_done => pf_all_done,
        pf_ready => pf_ap_return_7_U_pf_ready,
        pf_done => pf_ap_return_7_U_pf_done,
        data_out_read => ap_const_logic_1,
        ap_start => ap_const_logic_0,
        num_valid_datasets => frp_pipeline_valid_U_num_valid_datasets);

    pf_ap_return_8_U : component dct_frp_fifoout
    generic map (
        BlockingType => 0,
        PipeLatency => 14,
        PipelineII => 2,
        DataWidth => 16,
        NumWrites => 1,
        CeilLog2Stages => 3,
        CeilLog2FDepth => 3,
        PfAllDoneEnable => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => pf_ap_return_8_U_frpsig_data_in,
        data_out => pf_ap_return_8_U_data_out,
        valid => frp_pipeline_valid_U_valid_out,
        data_in_vld => pf_data_in_last,
        data_out_vld => pf_ap_return_8_U_data_out_vld,
        data_in_last => pf_data_in_last,
        pf_continue => pf_sync_continue,
        pf_all_done => pf_all_done,
        pf_ready => pf_ap_return_8_U_pf_ready,
        pf_done => pf_ap_return_8_U_pf_done,
        data_out_read => ap_const_logic_1,
        ap_start => ap_const_logic_0,
        num_valid_datasets => frp_pipeline_valid_U_num_valid_datasets);

    pf_ap_return_9_U : component dct_frp_fifoout
    generic map (
        BlockingType => 0,
        PipeLatency => 14,
        PipelineII => 2,
        DataWidth => 16,
        NumWrites => 1,
        CeilLog2Stages => 3,
        CeilLog2FDepth => 3,
        PfAllDoneEnable => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => pf_ap_return_9_U_frpsig_data_in,
        data_out => pf_ap_return_9_U_data_out,
        valid => frp_pipeline_valid_U_valid_out,
        data_in_vld => pf_data_in_last,
        data_out_vld => pf_ap_return_9_U_data_out_vld,
        data_in_last => pf_data_in_last,
        pf_continue => pf_sync_continue,
        pf_all_done => pf_all_done,
        pf_ready => pf_ap_return_9_U_pf_ready,
        pf_done => pf_ap_return_9_U_pf_done,
        data_out_read => ap_const_logic_1,
        ap_start => ap_const_logic_0,
        num_valid_datasets => frp_pipeline_valid_U_num_valid_datasets);

    pf_ap_return_10_U : component dct_frp_fifoout
    generic map (
        BlockingType => 0,
        PipeLatency => 14,
        PipelineII => 2,
        DataWidth => 16,
        NumWrites => 1,
        CeilLog2Stages => 3,
        CeilLog2FDepth => 3,
        PfAllDoneEnable => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => pf_ap_return_10_U_frpsig_data_in,
        data_out => pf_ap_return_10_U_data_out,
        valid => frp_pipeline_valid_U_valid_out,
        data_in_vld => pf_data_in_last,
        data_out_vld => pf_ap_return_10_U_data_out_vld,
        data_in_last => pf_data_in_last,
        pf_continue => pf_sync_continue,
        pf_all_done => pf_all_done,
        pf_ready => pf_ap_return_10_U_pf_ready,
        pf_done => pf_ap_return_10_U_pf_done,
        data_out_read => ap_const_logic_1,
        ap_start => ap_const_logic_0,
        num_valid_datasets => frp_pipeline_valid_U_num_valid_datasets);

    pf_ap_return_11_U : component dct_frp_fifoout
    generic map (
        BlockingType => 0,
        PipeLatency => 14,
        PipelineII => 2,
        DataWidth => 16,
        NumWrites => 1,
        CeilLog2Stages => 3,
        CeilLog2FDepth => 3,
        PfAllDoneEnable => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => pf_ap_return_11_U_frpsig_data_in,
        data_out => pf_ap_return_11_U_data_out,
        valid => frp_pipeline_valid_U_valid_out,
        data_in_vld => pf_data_in_last,
        data_out_vld => pf_ap_return_11_U_data_out_vld,
        data_in_last => pf_data_in_last,
        pf_continue => pf_sync_continue,
        pf_all_done => pf_all_done,
        pf_ready => pf_ap_return_11_U_pf_ready,
        pf_done => pf_ap_return_11_U_pf_done,
        data_out_read => ap_const_logic_1,
        ap_start => ap_const_logic_0,
        num_valid_datasets => frp_pipeline_valid_U_num_valid_datasets);

    pf_ap_return_12_U : component dct_frp_fifoout
    generic map (
        BlockingType => 0,
        PipeLatency => 14,
        PipelineII => 2,
        DataWidth => 16,
        NumWrites => 1,
        CeilLog2Stages => 3,
        CeilLog2FDepth => 3,
        PfAllDoneEnable => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => pf_ap_return_12_U_frpsig_data_in,
        data_out => pf_ap_return_12_U_data_out,
        valid => frp_pipeline_valid_U_valid_out,
        data_in_vld => pf_data_in_last,
        data_out_vld => pf_ap_return_12_U_data_out_vld,
        data_in_last => pf_data_in_last,
        pf_continue => pf_sync_continue,
        pf_all_done => pf_all_done,
        pf_ready => pf_ap_return_12_U_pf_ready,
        pf_done => pf_ap_return_12_U_pf_done,
        data_out_read => ap_const_logic_1,
        ap_start => ap_const_logic_0,
        num_valid_datasets => frp_pipeline_valid_U_num_valid_datasets);

    pf_ap_return_13_U : component dct_frp_fifoout
    generic map (
        BlockingType => 0,
        PipeLatency => 14,
        PipelineII => 2,
        DataWidth => 16,
        NumWrites => 1,
        CeilLog2Stages => 3,
        CeilLog2FDepth => 3,
        PfAllDoneEnable => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => pf_ap_return_13_U_frpsig_data_in,
        data_out => pf_ap_return_13_U_data_out,
        valid => frp_pipeline_valid_U_valid_out,
        data_in_vld => pf_data_in_last,
        data_out_vld => pf_ap_return_13_U_data_out_vld,
        data_in_last => pf_data_in_last,
        pf_continue => pf_sync_continue,
        pf_all_done => pf_all_done,
        pf_ready => pf_ap_return_13_U_pf_ready,
        pf_done => pf_ap_return_13_U_pf_done,
        data_out_read => ap_const_logic_1,
        ap_start => ap_const_logic_0,
        num_valid_datasets => frp_pipeline_valid_U_num_valid_datasets);

    pf_ap_return_14_U : component dct_frp_fifoout
    generic map (
        BlockingType => 0,
        PipeLatency => 14,
        PipelineII => 2,
        DataWidth => 16,
        NumWrites => 1,
        CeilLog2Stages => 3,
        CeilLog2FDepth => 3,
        PfAllDoneEnable => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => pf_ap_return_14_U_frpsig_data_in,
        data_out => pf_ap_return_14_U_data_out,
        valid => frp_pipeline_valid_U_valid_out,
        data_in_vld => pf_data_in_last,
        data_out_vld => pf_ap_return_14_U_data_out_vld,
        data_in_last => pf_data_in_last,
        pf_continue => pf_sync_continue,
        pf_all_done => pf_all_done,
        pf_ready => pf_ap_return_14_U_pf_ready,
        pf_done => pf_ap_return_14_U_pf_done,
        data_out_read => ap_const_logic_1,
        ap_start => ap_const_logic_0,
        num_valid_datasets => frp_pipeline_valid_U_num_valid_datasets);

    pf_ap_return_15_U : component dct_frp_fifoout
    generic map (
        BlockingType => 0,
        PipeLatency => 14,
        PipelineII => 2,
        DataWidth => 16,
        NumWrites => 1,
        CeilLog2Stages => 3,
        CeilLog2FDepth => 3,
        PfAllDoneEnable => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => pf_ap_return_15_U_frpsig_data_in,
        data_out => pf_ap_return_15_U_data_out,
        valid => frp_pipeline_valid_U_valid_out,
        data_in_vld => pf_data_in_last,
        data_out_vld => pf_ap_return_15_U_data_out_vld,
        data_in_last => pf_data_in_last,
        pf_continue => pf_sync_continue,
        pf_all_done => pf_all_done,
        pf_ready => pf_ap_return_15_U_pf_ready,
        pf_done => pf_ap_return_15_U_pf_done,
        data_out_read => ap_const_logic_1,
        ap_start => ap_const_logic_0,
        num_valid_datasets => frp_pipeline_valid_U_num_valid_datasets);

    pf_ap_return_16_U : component dct_frp_fifoout
    generic map (
        BlockingType => 0,
        PipeLatency => 14,
        PipelineII => 2,
        DataWidth => 16,
        NumWrites => 1,
        CeilLog2Stages => 3,
        CeilLog2FDepth => 3,
        PfAllDoneEnable => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => pf_ap_return_16_U_frpsig_data_in,
        data_out => pf_ap_return_16_U_data_out,
        valid => frp_pipeline_valid_U_valid_out,
        data_in_vld => pf_data_in_last,
        data_out_vld => pf_ap_return_16_U_data_out_vld,
        data_in_last => pf_data_in_last,
        pf_continue => pf_sync_continue,
        pf_all_done => pf_all_done,
        pf_ready => pf_ap_return_16_U_pf_ready,
        pf_done => pf_ap_return_16_U_pf_done,
        data_out_read => ap_const_logic_1,
        ap_start => ap_const_logic_0,
        num_valid_datasets => frp_pipeline_valid_U_num_valid_datasets);

    pf_ap_return_17_U : component dct_frp_fifoout
    generic map (
        BlockingType => 0,
        PipeLatency => 14,
        PipelineII => 2,
        DataWidth => 16,
        NumWrites => 1,
        CeilLog2Stages => 3,
        CeilLog2FDepth => 3,
        PfAllDoneEnable => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => pf_ap_return_17_U_frpsig_data_in,
        data_out => pf_ap_return_17_U_data_out,
        valid => frp_pipeline_valid_U_valid_out,
        data_in_vld => pf_data_in_last,
        data_out_vld => pf_ap_return_17_U_data_out_vld,
        data_in_last => pf_data_in_last,
        pf_continue => pf_sync_continue,
        pf_all_done => pf_all_done,
        pf_ready => pf_ap_return_17_U_pf_ready,
        pf_done => pf_ap_return_17_U_pf_done,
        data_out_read => ap_const_logic_1,
        ap_start => ap_const_logic_0,
        num_valid_datasets => frp_pipeline_valid_U_num_valid_datasets);

    pf_ap_return_18_U : component dct_frp_fifoout
    generic map (
        BlockingType => 0,
        PipeLatency => 14,
        PipelineII => 2,
        DataWidth => 16,
        NumWrites => 1,
        CeilLog2Stages => 3,
        CeilLog2FDepth => 3,
        PfAllDoneEnable => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => pf_ap_return_18_U_frpsig_data_in,
        data_out => pf_ap_return_18_U_data_out,
        valid => frp_pipeline_valid_U_valid_out,
        data_in_vld => pf_data_in_last,
        data_out_vld => pf_ap_return_18_U_data_out_vld,
        data_in_last => pf_data_in_last,
        pf_continue => pf_sync_continue,
        pf_all_done => pf_all_done,
        pf_ready => pf_ap_return_18_U_pf_ready,
        pf_done => pf_ap_return_18_U_pf_done,
        data_out_read => ap_const_logic_1,
        ap_start => ap_const_logic_0,
        num_valid_datasets => frp_pipeline_valid_U_num_valid_datasets);

    pf_ap_return_19_U : component dct_frp_fifoout
    generic map (
        BlockingType => 0,
        PipeLatency => 14,
        PipelineII => 2,
        DataWidth => 16,
        NumWrites => 1,
        CeilLog2Stages => 3,
        CeilLog2FDepth => 3,
        PfAllDoneEnable => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => pf_ap_return_19_U_frpsig_data_in,
        data_out => pf_ap_return_19_U_data_out,
        valid => frp_pipeline_valid_U_valid_out,
        data_in_vld => pf_data_in_last,
        data_out_vld => pf_ap_return_19_U_data_out_vld,
        data_in_last => pf_data_in_last,
        pf_continue => pf_sync_continue,
        pf_all_done => pf_all_done,
        pf_ready => pf_ap_return_19_U_pf_ready,
        pf_done => pf_ap_return_19_U_pf_done,
        data_out_read => ap_const_logic_1,
        ap_start => ap_const_logic_0,
        num_valid_datasets => frp_pipeline_valid_U_num_valid_datasets);

    pf_ap_return_20_U : component dct_frp_fifoout
    generic map (
        BlockingType => 0,
        PipeLatency => 14,
        PipelineII => 2,
        DataWidth => 16,
        NumWrites => 1,
        CeilLog2Stages => 3,
        CeilLog2FDepth => 3,
        PfAllDoneEnable => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => pf_ap_return_20_U_frpsig_data_in,
        data_out => pf_ap_return_20_U_data_out,
        valid => frp_pipeline_valid_U_valid_out,
        data_in_vld => pf_data_in_last,
        data_out_vld => pf_ap_return_20_U_data_out_vld,
        data_in_last => pf_data_in_last,
        pf_continue => pf_sync_continue,
        pf_all_done => pf_all_done,
        pf_ready => pf_ap_return_20_U_pf_ready,
        pf_done => pf_ap_return_20_U_pf_done,
        data_out_read => ap_const_logic_1,
        ap_start => ap_const_logic_0,
        num_valid_datasets => frp_pipeline_valid_U_num_valid_datasets);

    pf_ap_return_21_U : component dct_frp_fifoout
    generic map (
        BlockingType => 0,
        PipeLatency => 14,
        PipelineII => 2,
        DataWidth => 16,
        NumWrites => 1,
        CeilLog2Stages => 3,
        CeilLog2FDepth => 3,
        PfAllDoneEnable => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => pf_ap_return_21_U_frpsig_data_in,
        data_out => pf_ap_return_21_U_data_out,
        valid => frp_pipeline_valid_U_valid_out,
        data_in_vld => pf_data_in_last,
        data_out_vld => pf_ap_return_21_U_data_out_vld,
        data_in_last => pf_data_in_last,
        pf_continue => pf_sync_continue,
        pf_all_done => pf_all_done,
        pf_ready => pf_ap_return_21_U_pf_ready,
        pf_done => pf_ap_return_21_U_pf_done,
        data_out_read => ap_const_logic_1,
        ap_start => ap_const_logic_0,
        num_valid_datasets => frp_pipeline_valid_U_num_valid_datasets);

    pf_ap_return_22_U : component dct_frp_fifoout
    generic map (
        BlockingType => 0,
        PipeLatency => 14,
        PipelineII => 2,
        DataWidth => 16,
        NumWrites => 1,
        CeilLog2Stages => 3,
        CeilLog2FDepth => 3,
        PfAllDoneEnable => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => pf_ap_return_22_U_frpsig_data_in,
        data_out => pf_ap_return_22_U_data_out,
        valid => frp_pipeline_valid_U_valid_out,
        data_in_vld => pf_data_in_last,
        data_out_vld => pf_ap_return_22_U_data_out_vld,
        data_in_last => pf_data_in_last,
        pf_continue => pf_sync_continue,
        pf_all_done => pf_all_done,
        pf_ready => pf_ap_return_22_U_pf_ready,
        pf_done => pf_ap_return_22_U_pf_done,
        data_out_read => ap_const_logic_1,
        ap_start => ap_const_logic_0,
        num_valid_datasets => frp_pipeline_valid_U_num_valid_datasets);

    pf_ap_return_23_U : component dct_frp_fifoout
    generic map (
        BlockingType => 0,
        PipeLatency => 14,
        PipelineII => 2,
        DataWidth => 16,
        NumWrites => 1,
        CeilLog2Stages => 3,
        CeilLog2FDepth => 3,
        PfAllDoneEnable => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => pf_ap_return_23_U_frpsig_data_in,
        data_out => pf_ap_return_23_U_data_out,
        valid => frp_pipeline_valid_U_valid_out,
        data_in_vld => pf_data_in_last,
        data_out_vld => pf_ap_return_23_U_data_out_vld,
        data_in_last => pf_data_in_last,
        pf_continue => pf_sync_continue,
        pf_all_done => pf_all_done,
        pf_ready => pf_ap_return_23_U_pf_ready,
        pf_done => pf_ap_return_23_U_pf_done,
        data_out_read => ap_const_logic_1,
        ap_start => ap_const_logic_0,
        num_valid_datasets => frp_pipeline_valid_U_num_valid_datasets);

    pf_ap_return_24_U : component dct_frp_fifoout
    generic map (
        BlockingType => 0,
        PipeLatency => 14,
        PipelineII => 2,
        DataWidth => 16,
        NumWrites => 1,
        CeilLog2Stages => 3,
        CeilLog2FDepth => 3,
        PfAllDoneEnable => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => pf_ap_return_24_U_frpsig_data_in,
        data_out => pf_ap_return_24_U_data_out,
        valid => frp_pipeline_valid_U_valid_out,
        data_in_vld => pf_data_in_last,
        data_out_vld => pf_ap_return_24_U_data_out_vld,
        data_in_last => pf_data_in_last,
        pf_continue => pf_sync_continue,
        pf_all_done => pf_all_done,
        pf_ready => pf_ap_return_24_U_pf_ready,
        pf_done => pf_ap_return_24_U_pf_done,
        data_out_read => ap_const_logic_1,
        ap_start => ap_const_logic_0,
        num_valid_datasets => frp_pipeline_valid_U_num_valid_datasets);

    pf_ap_return_25_U : component dct_frp_fifoout
    generic map (
        BlockingType => 0,
        PipeLatency => 14,
        PipelineII => 2,
        DataWidth => 16,
        NumWrites => 1,
        CeilLog2Stages => 3,
        CeilLog2FDepth => 3,
        PfAllDoneEnable => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => pf_ap_return_25_U_frpsig_data_in,
        data_out => pf_ap_return_25_U_data_out,
        valid => frp_pipeline_valid_U_valid_out,
        data_in_vld => pf_data_in_last,
        data_out_vld => pf_ap_return_25_U_data_out_vld,
        data_in_last => pf_data_in_last,
        pf_continue => pf_sync_continue,
        pf_all_done => pf_all_done,
        pf_ready => pf_ap_return_25_U_pf_ready,
        pf_done => pf_ap_return_25_U_pf_done,
        data_out_read => ap_const_logic_1,
        ap_start => ap_const_logic_0,
        num_valid_datasets => frp_pipeline_valid_U_num_valid_datasets);

    pf_ap_return_26_U : component dct_frp_fifoout
    generic map (
        BlockingType => 0,
        PipeLatency => 14,
        PipelineII => 2,
        DataWidth => 16,
        NumWrites => 1,
        CeilLog2Stages => 3,
        CeilLog2FDepth => 3,
        PfAllDoneEnable => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => pf_ap_return_26_U_frpsig_data_in,
        data_out => pf_ap_return_26_U_data_out,
        valid => frp_pipeline_valid_U_valid_out,
        data_in_vld => pf_data_in_last,
        data_out_vld => pf_ap_return_26_U_data_out_vld,
        data_in_last => pf_data_in_last,
        pf_continue => pf_sync_continue,
        pf_all_done => pf_all_done,
        pf_ready => pf_ap_return_26_U_pf_ready,
        pf_done => pf_ap_return_26_U_pf_done,
        data_out_read => ap_const_logic_1,
        ap_start => ap_const_logic_0,
        num_valid_datasets => frp_pipeline_valid_U_num_valid_datasets);

    pf_ap_return_27_U : component dct_frp_fifoout
    generic map (
        BlockingType => 0,
        PipeLatency => 14,
        PipelineII => 2,
        DataWidth => 16,
        NumWrites => 1,
        CeilLog2Stages => 3,
        CeilLog2FDepth => 3,
        PfAllDoneEnable => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => pf_ap_return_27_U_frpsig_data_in,
        data_out => pf_ap_return_27_U_data_out,
        valid => frp_pipeline_valid_U_valid_out,
        data_in_vld => pf_data_in_last,
        data_out_vld => pf_ap_return_27_U_data_out_vld,
        data_in_last => pf_data_in_last,
        pf_continue => pf_sync_continue,
        pf_all_done => pf_all_done,
        pf_ready => pf_ap_return_27_U_pf_ready,
        pf_done => pf_ap_return_27_U_pf_done,
        data_out_read => ap_const_logic_1,
        ap_start => ap_const_logic_0,
        num_valid_datasets => frp_pipeline_valid_U_num_valid_datasets);

    pf_ap_return_28_U : component dct_frp_fifoout
    generic map (
        BlockingType => 0,
        PipeLatency => 14,
        PipelineII => 2,
        DataWidth => 16,
        NumWrites => 1,
        CeilLog2Stages => 3,
        CeilLog2FDepth => 3,
        PfAllDoneEnable => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => pf_ap_return_28_U_frpsig_data_in,
        data_out => pf_ap_return_28_U_data_out,
        valid => frp_pipeline_valid_U_valid_out,
        data_in_vld => pf_data_in_last,
        data_out_vld => pf_ap_return_28_U_data_out_vld,
        data_in_last => pf_data_in_last,
        pf_continue => pf_sync_continue,
        pf_all_done => pf_all_done,
        pf_ready => pf_ap_return_28_U_pf_ready,
        pf_done => pf_ap_return_28_U_pf_done,
        data_out_read => ap_const_logic_1,
        ap_start => ap_const_logic_0,
        num_valid_datasets => frp_pipeline_valid_U_num_valid_datasets);

    pf_ap_return_29_U : component dct_frp_fifoout
    generic map (
        BlockingType => 0,
        PipeLatency => 14,
        PipelineII => 2,
        DataWidth => 16,
        NumWrites => 1,
        CeilLog2Stages => 3,
        CeilLog2FDepth => 3,
        PfAllDoneEnable => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => pf_ap_return_29_U_frpsig_data_in,
        data_out => pf_ap_return_29_U_data_out,
        valid => frp_pipeline_valid_U_valid_out,
        data_in_vld => pf_data_in_last,
        data_out_vld => pf_ap_return_29_U_data_out_vld,
        data_in_last => pf_data_in_last,
        pf_continue => pf_sync_continue,
        pf_all_done => pf_all_done,
        pf_ready => pf_ap_return_29_U_pf_ready,
        pf_done => pf_ap_return_29_U_pf_done,
        data_out_read => ap_const_logic_1,
        ap_start => ap_const_logic_0,
        num_valid_datasets => frp_pipeline_valid_U_num_valid_datasets);

    pf_ap_return_30_U : component dct_frp_fifoout
    generic map (
        BlockingType => 0,
        PipeLatency => 14,
        PipelineII => 2,
        DataWidth => 16,
        NumWrites => 1,
        CeilLog2Stages => 3,
        CeilLog2FDepth => 3,
        PfAllDoneEnable => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => pf_ap_return_30_U_frpsig_data_in,
        data_out => pf_ap_return_30_U_data_out,
        valid => frp_pipeline_valid_U_valid_out,
        data_in_vld => pf_data_in_last,
        data_out_vld => pf_ap_return_30_U_data_out_vld,
        data_in_last => pf_data_in_last,
        pf_continue => pf_sync_continue,
        pf_all_done => pf_all_done,
        pf_ready => pf_ap_return_30_U_pf_ready,
        pf_done => pf_ap_return_30_U_pf_done,
        data_out_read => ap_const_logic_1,
        ap_start => ap_const_logic_0,
        num_valid_datasets => frp_pipeline_valid_U_num_valid_datasets);

    pf_ap_return_31_U : component dct_frp_fifoout
    generic map (
        BlockingType => 0,
        PipeLatency => 14,
        PipelineII => 2,
        DataWidth => 16,
        NumWrites => 1,
        CeilLog2Stages => 3,
        CeilLog2FDepth => 3,
        PfAllDoneEnable => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => pf_ap_return_31_U_frpsig_data_in,
        data_out => pf_ap_return_31_U_data_out,
        valid => frp_pipeline_valid_U_valid_out,
        data_in_vld => pf_data_in_last,
        data_out_vld => pf_ap_return_31_U_data_out_vld,
        data_in_last => pf_data_in_last,
        pf_continue => pf_sync_continue,
        pf_all_done => pf_all_done,
        pf_ready => pf_ap_return_31_U_pf_ready,
        pf_done => pf_ap_return_31_U_pf_done,
        data_out_read => ap_const_logic_1,
        ap_start => ap_const_logic_0,
        num_valid_datasets => frp_pipeline_valid_U_num_valid_datasets);

    pf_ap_return_32_U : component dct_frp_fifoout
    generic map (
        BlockingType => 0,
        PipeLatency => 14,
        PipelineII => 2,
        DataWidth => 16,
        NumWrites => 1,
        CeilLog2Stages => 3,
        CeilLog2FDepth => 3,
        PfAllDoneEnable => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => pf_ap_return_32_U_frpsig_data_in,
        data_out => pf_ap_return_32_U_data_out,
        valid => frp_pipeline_valid_U_valid_out,
        data_in_vld => pf_data_in_last,
        data_out_vld => pf_ap_return_32_U_data_out_vld,
        data_in_last => pf_data_in_last,
        pf_continue => pf_sync_continue,
        pf_all_done => pf_all_done,
        pf_ready => pf_ap_return_32_U_pf_ready,
        pf_done => pf_ap_return_32_U_pf_done,
        data_out_read => ap_const_logic_1,
        ap_start => ap_const_logic_0,
        num_valid_datasets => frp_pipeline_valid_U_num_valid_datasets);

    pf_ap_return_33_U : component dct_frp_fifoout
    generic map (
        BlockingType => 0,
        PipeLatency => 14,
        PipelineII => 2,
        DataWidth => 16,
        NumWrites => 1,
        CeilLog2Stages => 3,
        CeilLog2FDepth => 3,
        PfAllDoneEnable => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => pf_ap_return_33_U_frpsig_data_in,
        data_out => pf_ap_return_33_U_data_out,
        valid => frp_pipeline_valid_U_valid_out,
        data_in_vld => pf_data_in_last,
        data_out_vld => pf_ap_return_33_U_data_out_vld,
        data_in_last => pf_data_in_last,
        pf_continue => pf_sync_continue,
        pf_all_done => pf_all_done,
        pf_ready => pf_ap_return_33_U_pf_ready,
        pf_done => pf_ap_return_33_U_pf_done,
        data_out_read => ap_const_logic_1,
        ap_start => ap_const_logic_0,
        num_valid_datasets => frp_pipeline_valid_U_num_valid_datasets);

    pf_ap_return_34_U : component dct_frp_fifoout
    generic map (
        BlockingType => 0,
        PipeLatency => 14,
        PipelineII => 2,
        DataWidth => 16,
        NumWrites => 1,
        CeilLog2Stages => 3,
        CeilLog2FDepth => 3,
        PfAllDoneEnable => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => pf_ap_return_34_U_frpsig_data_in,
        data_out => pf_ap_return_34_U_data_out,
        valid => frp_pipeline_valid_U_valid_out,
        data_in_vld => pf_data_in_last,
        data_out_vld => pf_ap_return_34_U_data_out_vld,
        data_in_last => pf_data_in_last,
        pf_continue => pf_sync_continue,
        pf_all_done => pf_all_done,
        pf_ready => pf_ap_return_34_U_pf_ready,
        pf_done => pf_ap_return_34_U_pf_done,
        data_out_read => ap_const_logic_1,
        ap_start => ap_const_logic_0,
        num_valid_datasets => frp_pipeline_valid_U_num_valid_datasets);

    pf_ap_return_35_U : component dct_frp_fifoout
    generic map (
        BlockingType => 0,
        PipeLatency => 14,
        PipelineII => 2,
        DataWidth => 16,
        NumWrites => 1,
        CeilLog2Stages => 3,
        CeilLog2FDepth => 3,
        PfAllDoneEnable => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => pf_ap_return_35_U_frpsig_data_in,
        data_out => pf_ap_return_35_U_data_out,
        valid => frp_pipeline_valid_U_valid_out,
        data_in_vld => pf_data_in_last,
        data_out_vld => pf_ap_return_35_U_data_out_vld,
        data_in_last => pf_data_in_last,
        pf_continue => pf_sync_continue,
        pf_all_done => pf_all_done,
        pf_ready => pf_ap_return_35_U_pf_ready,
        pf_done => pf_ap_return_35_U_pf_done,
        data_out_read => ap_const_logic_1,
        ap_start => ap_const_logic_0,
        num_valid_datasets => frp_pipeline_valid_U_num_valid_datasets);

    pf_ap_return_36_U : component dct_frp_fifoout
    generic map (
        BlockingType => 0,
        PipeLatency => 14,
        PipelineII => 2,
        DataWidth => 16,
        NumWrites => 1,
        CeilLog2Stages => 3,
        CeilLog2FDepth => 3,
        PfAllDoneEnable => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => pf_ap_return_36_U_frpsig_data_in,
        data_out => pf_ap_return_36_U_data_out,
        valid => frp_pipeline_valid_U_valid_out,
        data_in_vld => pf_data_in_last,
        data_out_vld => pf_ap_return_36_U_data_out_vld,
        data_in_last => pf_data_in_last,
        pf_continue => pf_sync_continue,
        pf_all_done => pf_all_done,
        pf_ready => pf_ap_return_36_U_pf_ready,
        pf_done => pf_ap_return_36_U_pf_done,
        data_out_read => ap_const_logic_1,
        ap_start => ap_const_logic_0,
        num_valid_datasets => frp_pipeline_valid_U_num_valid_datasets);

    pf_ap_return_37_U : component dct_frp_fifoout
    generic map (
        BlockingType => 0,
        PipeLatency => 14,
        PipelineII => 2,
        DataWidth => 16,
        NumWrites => 1,
        CeilLog2Stages => 3,
        CeilLog2FDepth => 3,
        PfAllDoneEnable => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => pf_ap_return_37_U_frpsig_data_in,
        data_out => pf_ap_return_37_U_data_out,
        valid => frp_pipeline_valid_U_valid_out,
        data_in_vld => pf_data_in_last,
        data_out_vld => pf_ap_return_37_U_data_out_vld,
        data_in_last => pf_data_in_last,
        pf_continue => pf_sync_continue,
        pf_all_done => pf_all_done,
        pf_ready => pf_ap_return_37_U_pf_ready,
        pf_done => pf_ap_return_37_U_pf_done,
        data_out_read => ap_const_logic_1,
        ap_start => ap_const_logic_0,
        num_valid_datasets => frp_pipeline_valid_U_num_valid_datasets);

    pf_ap_return_38_U : component dct_frp_fifoout
    generic map (
        BlockingType => 0,
        PipeLatency => 14,
        PipelineII => 2,
        DataWidth => 16,
        NumWrites => 1,
        CeilLog2Stages => 3,
        CeilLog2FDepth => 3,
        PfAllDoneEnable => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => pf_ap_return_38_U_frpsig_data_in,
        data_out => pf_ap_return_38_U_data_out,
        valid => frp_pipeline_valid_U_valid_out,
        data_in_vld => pf_data_in_last,
        data_out_vld => pf_ap_return_38_U_data_out_vld,
        data_in_last => pf_data_in_last,
        pf_continue => pf_sync_continue,
        pf_all_done => pf_all_done,
        pf_ready => pf_ap_return_38_U_pf_ready,
        pf_done => pf_ap_return_38_U_pf_done,
        data_out_read => ap_const_logic_1,
        ap_start => ap_const_logic_0,
        num_valid_datasets => frp_pipeline_valid_U_num_valid_datasets);

    pf_ap_return_39_U : component dct_frp_fifoout
    generic map (
        BlockingType => 0,
        PipeLatency => 14,
        PipelineII => 2,
        DataWidth => 16,
        NumWrites => 1,
        CeilLog2Stages => 3,
        CeilLog2FDepth => 3,
        PfAllDoneEnable => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => pf_ap_return_39_U_frpsig_data_in,
        data_out => pf_ap_return_39_U_data_out,
        valid => frp_pipeline_valid_U_valid_out,
        data_in_vld => pf_data_in_last,
        data_out_vld => pf_ap_return_39_U_data_out_vld,
        data_in_last => pf_data_in_last,
        pf_continue => pf_sync_continue,
        pf_all_done => pf_all_done,
        pf_ready => pf_ap_return_39_U_pf_ready,
        pf_done => pf_ap_return_39_U_pf_done,
        data_out_read => ap_const_logic_1,
        ap_start => ap_const_logic_0,
        num_valid_datasets => frp_pipeline_valid_U_num_valid_datasets);

    pf_ap_return_40_U : component dct_frp_fifoout
    generic map (
        BlockingType => 0,
        PipeLatency => 14,
        PipelineII => 2,
        DataWidth => 16,
        NumWrites => 1,
        CeilLog2Stages => 3,
        CeilLog2FDepth => 3,
        PfAllDoneEnable => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => pf_ap_return_40_U_frpsig_data_in,
        data_out => pf_ap_return_40_U_data_out,
        valid => frp_pipeline_valid_U_valid_out,
        data_in_vld => pf_data_in_last,
        data_out_vld => pf_ap_return_40_U_data_out_vld,
        data_in_last => pf_data_in_last,
        pf_continue => pf_sync_continue,
        pf_all_done => pf_all_done,
        pf_ready => pf_ap_return_40_U_pf_ready,
        pf_done => pf_ap_return_40_U_pf_done,
        data_out_read => ap_const_logic_1,
        ap_start => ap_const_logic_0,
        num_valid_datasets => frp_pipeline_valid_U_num_valid_datasets);

    pf_ap_return_41_U : component dct_frp_fifoout
    generic map (
        BlockingType => 0,
        PipeLatency => 14,
        PipelineII => 2,
        DataWidth => 16,
        NumWrites => 1,
        CeilLog2Stages => 3,
        CeilLog2FDepth => 3,
        PfAllDoneEnable => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => pf_ap_return_41_U_frpsig_data_in,
        data_out => pf_ap_return_41_U_data_out,
        valid => frp_pipeline_valid_U_valid_out,
        data_in_vld => pf_data_in_last,
        data_out_vld => pf_ap_return_41_U_data_out_vld,
        data_in_last => pf_data_in_last,
        pf_continue => pf_sync_continue,
        pf_all_done => pf_all_done,
        pf_ready => pf_ap_return_41_U_pf_ready,
        pf_done => pf_ap_return_41_U_pf_done,
        data_out_read => ap_const_logic_1,
        ap_start => ap_const_logic_0,
        num_valid_datasets => frp_pipeline_valid_U_num_valid_datasets);

    pf_ap_return_42_U : component dct_frp_fifoout
    generic map (
        BlockingType => 0,
        PipeLatency => 14,
        PipelineII => 2,
        DataWidth => 16,
        NumWrites => 1,
        CeilLog2Stages => 3,
        CeilLog2FDepth => 3,
        PfAllDoneEnable => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => pf_ap_return_42_U_frpsig_data_in,
        data_out => pf_ap_return_42_U_data_out,
        valid => frp_pipeline_valid_U_valid_out,
        data_in_vld => pf_data_in_last,
        data_out_vld => pf_ap_return_42_U_data_out_vld,
        data_in_last => pf_data_in_last,
        pf_continue => pf_sync_continue,
        pf_all_done => pf_all_done,
        pf_ready => pf_ap_return_42_U_pf_ready,
        pf_done => pf_ap_return_42_U_pf_done,
        data_out_read => ap_const_logic_1,
        ap_start => ap_const_logic_0,
        num_valid_datasets => frp_pipeline_valid_U_num_valid_datasets);

    pf_ap_return_43_U : component dct_frp_fifoout
    generic map (
        BlockingType => 0,
        PipeLatency => 14,
        PipelineII => 2,
        DataWidth => 16,
        NumWrites => 1,
        CeilLog2Stages => 3,
        CeilLog2FDepth => 3,
        PfAllDoneEnable => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => pf_ap_return_43_U_frpsig_data_in,
        data_out => pf_ap_return_43_U_data_out,
        valid => frp_pipeline_valid_U_valid_out,
        data_in_vld => pf_data_in_last,
        data_out_vld => pf_ap_return_43_U_data_out_vld,
        data_in_last => pf_data_in_last,
        pf_continue => pf_sync_continue,
        pf_all_done => pf_all_done,
        pf_ready => pf_ap_return_43_U_pf_ready,
        pf_done => pf_ap_return_43_U_pf_done,
        data_out_read => ap_const_logic_1,
        ap_start => ap_const_logic_0,
        num_valid_datasets => frp_pipeline_valid_U_num_valid_datasets);

    pf_ap_return_44_U : component dct_frp_fifoout
    generic map (
        BlockingType => 0,
        PipeLatency => 14,
        PipelineII => 2,
        DataWidth => 16,
        NumWrites => 1,
        CeilLog2Stages => 3,
        CeilLog2FDepth => 3,
        PfAllDoneEnable => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => pf_ap_return_44_U_frpsig_data_in,
        data_out => pf_ap_return_44_U_data_out,
        valid => frp_pipeline_valid_U_valid_out,
        data_in_vld => pf_data_in_last,
        data_out_vld => pf_ap_return_44_U_data_out_vld,
        data_in_last => pf_data_in_last,
        pf_continue => pf_sync_continue,
        pf_all_done => pf_all_done,
        pf_ready => pf_ap_return_44_U_pf_ready,
        pf_done => pf_ap_return_44_U_pf_done,
        data_out_read => ap_const_logic_1,
        ap_start => ap_const_logic_0,
        num_valid_datasets => frp_pipeline_valid_U_num_valid_datasets);

    pf_ap_return_45_U : component dct_frp_fifoout
    generic map (
        BlockingType => 0,
        PipeLatency => 14,
        PipelineII => 2,
        DataWidth => 16,
        NumWrites => 1,
        CeilLog2Stages => 3,
        CeilLog2FDepth => 3,
        PfAllDoneEnable => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => pf_ap_return_45_U_frpsig_data_in,
        data_out => pf_ap_return_45_U_data_out,
        valid => frp_pipeline_valid_U_valid_out,
        data_in_vld => pf_data_in_last,
        data_out_vld => pf_ap_return_45_U_data_out_vld,
        data_in_last => pf_data_in_last,
        pf_continue => pf_sync_continue,
        pf_all_done => pf_all_done,
        pf_ready => pf_ap_return_45_U_pf_ready,
        pf_done => pf_ap_return_45_U_pf_done,
        data_out_read => ap_const_logic_1,
        ap_start => ap_const_logic_0,
        num_valid_datasets => frp_pipeline_valid_U_num_valid_datasets);

    pf_ap_return_46_U : component dct_frp_fifoout
    generic map (
        BlockingType => 0,
        PipeLatency => 14,
        PipelineII => 2,
        DataWidth => 16,
        NumWrites => 1,
        CeilLog2Stages => 3,
        CeilLog2FDepth => 3,
        PfAllDoneEnable => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => pf_ap_return_46_U_frpsig_data_in,
        data_out => pf_ap_return_46_U_data_out,
        valid => frp_pipeline_valid_U_valid_out,
        data_in_vld => pf_data_in_last,
        data_out_vld => pf_ap_return_46_U_data_out_vld,
        data_in_last => pf_data_in_last,
        pf_continue => pf_sync_continue,
        pf_all_done => pf_all_done,
        pf_ready => pf_ap_return_46_U_pf_ready,
        pf_done => pf_ap_return_46_U_pf_done,
        data_out_read => ap_const_logic_1,
        ap_start => ap_const_logic_0,
        num_valid_datasets => frp_pipeline_valid_U_num_valid_datasets);

    pf_ap_return_47_U : component dct_frp_fifoout
    generic map (
        BlockingType => 0,
        PipeLatency => 14,
        PipelineII => 2,
        DataWidth => 16,
        NumWrites => 1,
        CeilLog2Stages => 3,
        CeilLog2FDepth => 3,
        PfAllDoneEnable => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => pf_ap_return_47_U_frpsig_data_in,
        data_out => pf_ap_return_47_U_data_out,
        valid => frp_pipeline_valid_U_valid_out,
        data_in_vld => pf_data_in_last,
        data_out_vld => pf_ap_return_47_U_data_out_vld,
        data_in_last => pf_data_in_last,
        pf_continue => pf_sync_continue,
        pf_all_done => pf_all_done,
        pf_ready => pf_ap_return_47_U_pf_ready,
        pf_done => pf_ap_return_47_U_pf_done,
        data_out_read => ap_const_logic_1,
        ap_start => ap_const_logic_0,
        num_valid_datasets => frp_pipeline_valid_U_num_valid_datasets);

    pf_ap_return_48_U : component dct_frp_fifoout
    generic map (
        BlockingType => 0,
        PipeLatency => 14,
        PipelineII => 2,
        DataWidth => 16,
        NumWrites => 1,
        CeilLog2Stages => 3,
        CeilLog2FDepth => 3,
        PfAllDoneEnable => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => pf_ap_return_48_U_frpsig_data_in,
        data_out => pf_ap_return_48_U_data_out,
        valid => frp_pipeline_valid_U_valid_out,
        data_in_vld => pf_data_in_last,
        data_out_vld => pf_ap_return_48_U_data_out_vld,
        data_in_last => pf_data_in_last,
        pf_continue => pf_sync_continue,
        pf_all_done => pf_all_done,
        pf_ready => pf_ap_return_48_U_pf_ready,
        pf_done => pf_ap_return_48_U_pf_done,
        data_out_read => ap_const_logic_1,
        ap_start => ap_const_logic_0,
        num_valid_datasets => frp_pipeline_valid_U_num_valid_datasets);

    pf_ap_return_49_U : component dct_frp_fifoout
    generic map (
        BlockingType => 0,
        PipeLatency => 14,
        PipelineII => 2,
        DataWidth => 16,
        NumWrites => 1,
        CeilLog2Stages => 3,
        CeilLog2FDepth => 3,
        PfAllDoneEnable => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => pf_ap_return_49_U_frpsig_data_in,
        data_out => pf_ap_return_49_U_data_out,
        valid => frp_pipeline_valid_U_valid_out,
        data_in_vld => pf_data_in_last,
        data_out_vld => pf_ap_return_49_U_data_out_vld,
        data_in_last => pf_data_in_last,
        pf_continue => pf_sync_continue,
        pf_all_done => pf_all_done,
        pf_ready => pf_ap_return_49_U_pf_ready,
        pf_done => pf_ap_return_49_U_pf_done,
        data_out_read => ap_const_logic_1,
        ap_start => ap_const_logic_0,
        num_valid_datasets => frp_pipeline_valid_U_num_valid_datasets);

    pf_ap_return_50_U : component dct_frp_fifoout
    generic map (
        BlockingType => 0,
        PipeLatency => 14,
        PipelineII => 2,
        DataWidth => 16,
        NumWrites => 1,
        CeilLog2Stages => 3,
        CeilLog2FDepth => 3,
        PfAllDoneEnable => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => pf_ap_return_50_U_frpsig_data_in,
        data_out => pf_ap_return_50_U_data_out,
        valid => frp_pipeline_valid_U_valid_out,
        data_in_vld => pf_data_in_last,
        data_out_vld => pf_ap_return_50_U_data_out_vld,
        data_in_last => pf_data_in_last,
        pf_continue => pf_sync_continue,
        pf_all_done => pf_all_done,
        pf_ready => pf_ap_return_50_U_pf_ready,
        pf_done => pf_ap_return_50_U_pf_done,
        data_out_read => ap_const_logic_1,
        ap_start => ap_const_logic_0,
        num_valid_datasets => frp_pipeline_valid_U_num_valid_datasets);

    pf_ap_return_51_U : component dct_frp_fifoout
    generic map (
        BlockingType => 0,
        PipeLatency => 14,
        PipelineII => 2,
        DataWidth => 16,
        NumWrites => 1,
        CeilLog2Stages => 3,
        CeilLog2FDepth => 3,
        PfAllDoneEnable => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => pf_ap_return_51_U_frpsig_data_in,
        data_out => pf_ap_return_51_U_data_out,
        valid => frp_pipeline_valid_U_valid_out,
        data_in_vld => pf_data_in_last,
        data_out_vld => pf_ap_return_51_U_data_out_vld,
        data_in_last => pf_data_in_last,
        pf_continue => pf_sync_continue,
        pf_all_done => pf_all_done,
        pf_ready => pf_ap_return_51_U_pf_ready,
        pf_done => pf_ap_return_51_U_pf_done,
        data_out_read => ap_const_logic_1,
        ap_start => ap_const_logic_0,
        num_valid_datasets => frp_pipeline_valid_U_num_valid_datasets);

    pf_ap_return_52_U : component dct_frp_fifoout
    generic map (
        BlockingType => 0,
        PipeLatency => 14,
        PipelineII => 2,
        DataWidth => 16,
        NumWrites => 1,
        CeilLog2Stages => 3,
        CeilLog2FDepth => 3,
        PfAllDoneEnable => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => pf_ap_return_52_U_frpsig_data_in,
        data_out => pf_ap_return_52_U_data_out,
        valid => frp_pipeline_valid_U_valid_out,
        data_in_vld => pf_data_in_last,
        data_out_vld => pf_ap_return_52_U_data_out_vld,
        data_in_last => pf_data_in_last,
        pf_continue => pf_sync_continue,
        pf_all_done => pf_all_done,
        pf_ready => pf_ap_return_52_U_pf_ready,
        pf_done => pf_ap_return_52_U_pf_done,
        data_out_read => ap_const_logic_1,
        ap_start => ap_const_logic_0,
        num_valid_datasets => frp_pipeline_valid_U_num_valid_datasets);

    pf_ap_return_53_U : component dct_frp_fifoout
    generic map (
        BlockingType => 0,
        PipeLatency => 14,
        PipelineII => 2,
        DataWidth => 16,
        NumWrites => 1,
        CeilLog2Stages => 3,
        CeilLog2FDepth => 3,
        PfAllDoneEnable => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => pf_ap_return_53_U_frpsig_data_in,
        data_out => pf_ap_return_53_U_data_out,
        valid => frp_pipeline_valid_U_valid_out,
        data_in_vld => pf_data_in_last,
        data_out_vld => pf_ap_return_53_U_data_out_vld,
        data_in_last => pf_data_in_last,
        pf_continue => pf_sync_continue,
        pf_all_done => pf_all_done,
        pf_ready => pf_ap_return_53_U_pf_ready,
        pf_done => pf_ap_return_53_U_pf_done,
        data_out_read => ap_const_logic_1,
        ap_start => ap_const_logic_0,
        num_valid_datasets => frp_pipeline_valid_U_num_valid_datasets);

    pf_ap_return_54_U : component dct_frp_fifoout
    generic map (
        BlockingType => 0,
        PipeLatency => 14,
        PipelineII => 2,
        DataWidth => 16,
        NumWrites => 1,
        CeilLog2Stages => 3,
        CeilLog2FDepth => 3,
        PfAllDoneEnable => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => pf_ap_return_54_U_frpsig_data_in,
        data_out => pf_ap_return_54_U_data_out,
        valid => frp_pipeline_valid_U_valid_out,
        data_in_vld => pf_data_in_last,
        data_out_vld => pf_ap_return_54_U_data_out_vld,
        data_in_last => pf_data_in_last,
        pf_continue => pf_sync_continue,
        pf_all_done => pf_all_done,
        pf_ready => pf_ap_return_54_U_pf_ready,
        pf_done => pf_ap_return_54_U_pf_done,
        data_out_read => ap_const_logic_1,
        ap_start => ap_const_logic_0,
        num_valid_datasets => frp_pipeline_valid_U_num_valid_datasets);

    pf_ap_return_55_U : component dct_frp_fifoout
    generic map (
        BlockingType => 0,
        PipeLatency => 14,
        PipelineII => 2,
        DataWidth => 16,
        NumWrites => 1,
        CeilLog2Stages => 3,
        CeilLog2FDepth => 3,
        PfAllDoneEnable => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => pf_ap_return_55_U_frpsig_data_in,
        data_out => pf_ap_return_55_U_data_out,
        valid => frp_pipeline_valid_U_valid_out,
        data_in_vld => pf_data_in_last,
        data_out_vld => pf_ap_return_55_U_data_out_vld,
        data_in_last => pf_data_in_last,
        pf_continue => pf_sync_continue,
        pf_all_done => pf_all_done,
        pf_ready => pf_ap_return_55_U_pf_ready,
        pf_done => pf_ap_return_55_U_pf_done,
        data_out_read => ap_const_logic_1,
        ap_start => ap_const_logic_0,
        num_valid_datasets => frp_pipeline_valid_U_num_valid_datasets);

    pf_ap_return_56_U : component dct_frp_fifoout
    generic map (
        BlockingType => 0,
        PipeLatency => 14,
        PipelineII => 2,
        DataWidth => 16,
        NumWrites => 1,
        CeilLog2Stages => 3,
        CeilLog2FDepth => 3,
        PfAllDoneEnable => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => pf_ap_return_56_U_frpsig_data_in,
        data_out => pf_ap_return_56_U_data_out,
        valid => frp_pipeline_valid_U_valid_out,
        data_in_vld => pf_data_in_last,
        data_out_vld => pf_ap_return_56_U_data_out_vld,
        data_in_last => pf_data_in_last,
        pf_continue => pf_sync_continue,
        pf_all_done => pf_all_done,
        pf_ready => pf_ap_return_56_U_pf_ready,
        pf_done => pf_ap_return_56_U_pf_done,
        data_out_read => ap_const_logic_1,
        ap_start => ap_const_logic_0,
        num_valid_datasets => frp_pipeline_valid_U_num_valid_datasets);

    pf_ap_return_57_U : component dct_frp_fifoout
    generic map (
        BlockingType => 0,
        PipeLatency => 14,
        PipelineII => 2,
        DataWidth => 16,
        NumWrites => 1,
        CeilLog2Stages => 3,
        CeilLog2FDepth => 3,
        PfAllDoneEnable => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => pf_ap_return_57_U_frpsig_data_in,
        data_out => pf_ap_return_57_U_data_out,
        valid => frp_pipeline_valid_U_valid_out,
        data_in_vld => pf_data_in_last,
        data_out_vld => pf_ap_return_57_U_data_out_vld,
        data_in_last => pf_data_in_last,
        pf_continue => pf_sync_continue,
        pf_all_done => pf_all_done,
        pf_ready => pf_ap_return_57_U_pf_ready,
        pf_done => pf_ap_return_57_U_pf_done,
        data_out_read => ap_const_logic_1,
        ap_start => ap_const_logic_0,
        num_valid_datasets => frp_pipeline_valid_U_num_valid_datasets);

    pf_ap_return_58_U : component dct_frp_fifoout
    generic map (
        BlockingType => 0,
        PipeLatency => 14,
        PipelineII => 2,
        DataWidth => 16,
        NumWrites => 1,
        CeilLog2Stages => 3,
        CeilLog2FDepth => 3,
        PfAllDoneEnable => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => pf_ap_return_58_U_frpsig_data_in,
        data_out => pf_ap_return_58_U_data_out,
        valid => frp_pipeline_valid_U_valid_out,
        data_in_vld => pf_data_in_last,
        data_out_vld => pf_ap_return_58_U_data_out_vld,
        data_in_last => pf_data_in_last,
        pf_continue => pf_sync_continue,
        pf_all_done => pf_all_done,
        pf_ready => pf_ap_return_58_U_pf_ready,
        pf_done => pf_ap_return_58_U_pf_done,
        data_out_read => ap_const_logic_1,
        ap_start => ap_const_logic_0,
        num_valid_datasets => frp_pipeline_valid_U_num_valid_datasets);

    pf_ap_return_59_U : component dct_frp_fifoout
    generic map (
        BlockingType => 0,
        PipeLatency => 14,
        PipelineII => 2,
        DataWidth => 16,
        NumWrites => 1,
        CeilLog2Stages => 3,
        CeilLog2FDepth => 3,
        PfAllDoneEnable => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => pf_ap_return_59_U_frpsig_data_in,
        data_out => pf_ap_return_59_U_data_out,
        valid => frp_pipeline_valid_U_valid_out,
        data_in_vld => pf_data_in_last,
        data_out_vld => pf_ap_return_59_U_data_out_vld,
        data_in_last => pf_data_in_last,
        pf_continue => pf_sync_continue,
        pf_all_done => pf_all_done,
        pf_ready => pf_ap_return_59_U_pf_ready,
        pf_done => pf_ap_return_59_U_pf_done,
        data_out_read => ap_const_logic_1,
        ap_start => ap_const_logic_0,
        num_valid_datasets => frp_pipeline_valid_U_num_valid_datasets);

    pf_ap_return_60_U : component dct_frp_fifoout
    generic map (
        BlockingType => 0,
        PipeLatency => 14,
        PipelineII => 2,
        DataWidth => 16,
        NumWrites => 1,
        CeilLog2Stages => 3,
        CeilLog2FDepth => 3,
        PfAllDoneEnable => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => pf_ap_return_60_U_frpsig_data_in,
        data_out => pf_ap_return_60_U_data_out,
        valid => frp_pipeline_valid_U_valid_out,
        data_in_vld => pf_data_in_last,
        data_out_vld => pf_ap_return_60_U_data_out_vld,
        data_in_last => pf_data_in_last,
        pf_continue => pf_sync_continue,
        pf_all_done => pf_all_done,
        pf_ready => pf_ap_return_60_U_pf_ready,
        pf_done => pf_ap_return_60_U_pf_done,
        data_out_read => ap_const_logic_1,
        ap_start => ap_const_logic_0,
        num_valid_datasets => frp_pipeline_valid_U_num_valid_datasets);

    pf_ap_return_61_U : component dct_frp_fifoout
    generic map (
        BlockingType => 0,
        PipeLatency => 14,
        PipelineII => 2,
        DataWidth => 16,
        NumWrites => 1,
        CeilLog2Stages => 3,
        CeilLog2FDepth => 3,
        PfAllDoneEnable => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => pf_ap_return_61_U_frpsig_data_in,
        data_out => pf_ap_return_61_U_data_out,
        valid => frp_pipeline_valid_U_valid_out,
        data_in_vld => pf_data_in_last,
        data_out_vld => pf_ap_return_61_U_data_out_vld,
        data_in_last => pf_data_in_last,
        pf_continue => pf_sync_continue,
        pf_all_done => pf_all_done,
        pf_ready => pf_ap_return_61_U_pf_ready,
        pf_done => pf_ap_return_61_U_pf_done,
        data_out_read => ap_const_logic_1,
        ap_start => ap_const_logic_0,
        num_valid_datasets => frp_pipeline_valid_U_num_valid_datasets);

    pf_ap_return_62_U : component dct_frp_fifoout
    generic map (
        BlockingType => 0,
        PipeLatency => 14,
        PipelineII => 2,
        DataWidth => 16,
        NumWrites => 1,
        CeilLog2Stages => 3,
        CeilLog2FDepth => 3,
        PfAllDoneEnable => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => pf_ap_return_62_U_frpsig_data_in,
        data_out => pf_ap_return_62_U_data_out,
        valid => frp_pipeline_valid_U_valid_out,
        data_in_vld => pf_data_in_last,
        data_out_vld => pf_ap_return_62_U_data_out_vld,
        data_in_last => pf_data_in_last,
        pf_continue => pf_sync_continue,
        pf_all_done => pf_all_done,
        pf_ready => pf_ap_return_62_U_pf_ready,
        pf_done => pf_ap_return_62_U_pf_done,
        data_out_read => ap_const_logic_1,
        ap_start => ap_const_logic_0,
        num_valid_datasets => frp_pipeline_valid_U_num_valid_datasets);

    pf_ap_return_63_U : component dct_frp_fifoout
    generic map (
        BlockingType => 0,
        PipeLatency => 14,
        PipelineII => 2,
        DataWidth => 16,
        NumWrites => 1,
        CeilLog2Stages => 3,
        CeilLog2FDepth => 3,
        PfAllDoneEnable => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => pf_ap_return_63_U_frpsig_data_in,
        data_out => pf_ap_return_63_U_data_out,
        valid => frp_pipeline_valid_U_valid_out,
        data_in_vld => pf_data_in_last,
        data_out_vld => pf_ap_return_63_U_data_out_vld,
        data_in_last => pf_data_in_last,
        pf_continue => pf_sync_continue,
        pf_all_done => pf_all_done,
        pf_ready => pf_ap_return_63_U_pf_ready,
        pf_done => pf_ap_return_63_U_pf_done,
        data_out_read => ap_const_logic_1,
        ap_start => ap_const_logic_0,
        num_valid_datasets => frp_pipeline_valid_U_num_valid_datasets);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (frp_pipeline_valid_U_valid_out(13) = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_return_0_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_0_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_return_0_preg <= grp_dct_1d_fu_526_ap_return_0;
                end if; 
            end if;
        end if;
    end process;


    ap_return_10_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_10_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_return_10_preg <= grp_dct_1d_fu_566_ap_return_1;
                end if; 
            end if;
        end if;
    end process;


    ap_return_11_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_11_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_return_11_preg <= grp_dct_1d_fu_586_ap_return_1;
                end if; 
            end if;
        end if;
    end process;


    ap_return_12_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_12_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_return_12_preg <= grp_dct_1d_fu_606_ap_return_1;
                end if; 
            end if;
        end if;
    end process;


    ap_return_13_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_13_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_return_13_preg <= grp_dct_1d_fu_626_ap_return_1;
                end if; 
            end if;
        end if;
    end process;


    ap_return_14_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_14_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_return_14_preg <= grp_dct_1d_fu_646_ap_return_1;
                end if; 
            end if;
        end if;
    end process;


    ap_return_15_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_15_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_return_15_preg <= grp_dct_1d_fu_666_ap_return_1;
                end if; 
            end if;
        end if;
    end process;


    ap_return_16_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_16_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_return_16_preg <= grp_dct_1d_fu_526_ap_return_2;
                end if; 
            end if;
        end if;
    end process;


    ap_return_17_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_17_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_return_17_preg <= grp_dct_1d_fu_546_ap_return_2;
                end if; 
            end if;
        end if;
    end process;


    ap_return_18_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_18_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_return_18_preg <= grp_dct_1d_fu_566_ap_return_2;
                end if; 
            end if;
        end if;
    end process;


    ap_return_19_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_19_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_return_19_preg <= grp_dct_1d_fu_586_ap_return_2;
                end if; 
            end if;
        end if;
    end process;


    ap_return_1_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_1_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_return_1_preg <= grp_dct_1d_fu_546_ap_return_0;
                end if; 
            end if;
        end if;
    end process;


    ap_return_20_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_20_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_return_20_preg <= grp_dct_1d_fu_606_ap_return_2;
                end if; 
            end if;
        end if;
    end process;


    ap_return_21_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_21_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_return_21_preg <= grp_dct_1d_fu_626_ap_return_2;
                end if; 
            end if;
        end if;
    end process;


    ap_return_22_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_22_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_return_22_preg <= grp_dct_1d_fu_646_ap_return_2;
                end if; 
            end if;
        end if;
    end process;


    ap_return_23_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_23_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_return_23_preg <= grp_dct_1d_fu_666_ap_return_2;
                end if; 
            end if;
        end if;
    end process;


    ap_return_24_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_24_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_return_24_preg <= grp_dct_1d_fu_526_ap_return_3;
                end if; 
            end if;
        end if;
    end process;


    ap_return_25_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_25_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_return_25_preg <= grp_dct_1d_fu_546_ap_return_3;
                end if; 
            end if;
        end if;
    end process;


    ap_return_26_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_26_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_return_26_preg <= grp_dct_1d_fu_566_ap_return_3;
                end if; 
            end if;
        end if;
    end process;


    ap_return_27_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_27_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_return_27_preg <= grp_dct_1d_fu_586_ap_return_3;
                end if; 
            end if;
        end if;
    end process;


    ap_return_28_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_28_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_return_28_preg <= grp_dct_1d_fu_606_ap_return_3;
                end if; 
            end if;
        end if;
    end process;


    ap_return_29_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_29_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_return_29_preg <= grp_dct_1d_fu_626_ap_return_3;
                end if; 
            end if;
        end if;
    end process;


    ap_return_2_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_2_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_return_2_preg <= grp_dct_1d_fu_566_ap_return_0;
                end if; 
            end if;
        end if;
    end process;


    ap_return_30_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_30_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_return_30_preg <= grp_dct_1d_fu_646_ap_return_3;
                end if; 
            end if;
        end if;
    end process;


    ap_return_31_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_31_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_return_31_preg <= grp_dct_1d_fu_666_ap_return_3;
                end if; 
            end if;
        end if;
    end process;


    ap_return_32_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_32_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_return_32_preg <= grp_dct_1d_fu_526_ap_return_4;
                end if; 
            end if;
        end if;
    end process;


    ap_return_33_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_33_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_return_33_preg <= grp_dct_1d_fu_546_ap_return_4;
                end if; 
            end if;
        end if;
    end process;


    ap_return_34_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_34_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_return_34_preg <= grp_dct_1d_fu_566_ap_return_4;
                end if; 
            end if;
        end if;
    end process;


    ap_return_35_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_35_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_return_35_preg <= grp_dct_1d_fu_586_ap_return_4;
                end if; 
            end if;
        end if;
    end process;


    ap_return_36_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_36_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_return_36_preg <= grp_dct_1d_fu_606_ap_return_4;
                end if; 
            end if;
        end if;
    end process;


    ap_return_37_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_37_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_return_37_preg <= grp_dct_1d_fu_626_ap_return_4;
                end if; 
            end if;
        end if;
    end process;


    ap_return_38_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_38_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_return_38_preg <= grp_dct_1d_fu_646_ap_return_4;
                end if; 
            end if;
        end if;
    end process;


    ap_return_39_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_39_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_return_39_preg <= grp_dct_1d_fu_666_ap_return_4;
                end if; 
            end if;
        end if;
    end process;


    ap_return_3_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_3_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_return_3_preg <= grp_dct_1d_fu_586_ap_return_0;
                end if; 
            end if;
        end if;
    end process;


    ap_return_40_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_40_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_return_40_preg <= grp_dct_1d_fu_526_ap_return_5;
                end if; 
            end if;
        end if;
    end process;


    ap_return_41_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_41_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_return_41_preg <= grp_dct_1d_fu_546_ap_return_5;
                end if; 
            end if;
        end if;
    end process;


    ap_return_42_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_42_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_return_42_preg <= grp_dct_1d_fu_566_ap_return_5;
                end if; 
            end if;
        end if;
    end process;


    ap_return_43_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_43_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_return_43_preg <= grp_dct_1d_fu_586_ap_return_5;
                end if; 
            end if;
        end if;
    end process;


    ap_return_44_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_44_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_return_44_preg <= grp_dct_1d_fu_606_ap_return_5;
                end if; 
            end if;
        end if;
    end process;


    ap_return_45_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_45_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_return_45_preg <= grp_dct_1d_fu_626_ap_return_5;
                end if; 
            end if;
        end if;
    end process;


    ap_return_46_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_46_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_return_46_preg <= grp_dct_1d_fu_646_ap_return_5;
                end if; 
            end if;
        end if;
    end process;


    ap_return_47_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_47_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_return_47_preg <= grp_dct_1d_fu_666_ap_return_5;
                end if; 
            end if;
        end if;
    end process;


    ap_return_48_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_48_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_return_48_preg <= grp_dct_1d_fu_526_ap_return_6;
                end if; 
            end if;
        end if;
    end process;


    ap_return_49_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_49_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_return_49_preg <= grp_dct_1d_fu_546_ap_return_6;
                end if; 
            end if;
        end if;
    end process;


    ap_return_4_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_4_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_return_4_preg <= grp_dct_1d_fu_606_ap_return_0;
                end if; 
            end if;
        end if;
    end process;


    ap_return_50_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_50_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_return_50_preg <= grp_dct_1d_fu_566_ap_return_6;
                end if; 
            end if;
        end if;
    end process;


    ap_return_51_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_51_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_return_51_preg <= grp_dct_1d_fu_586_ap_return_6;
                end if; 
            end if;
        end if;
    end process;


    ap_return_52_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_52_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_return_52_preg <= grp_dct_1d_fu_606_ap_return_6;
                end if; 
            end if;
        end if;
    end process;


    ap_return_53_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_53_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_return_53_preg <= grp_dct_1d_fu_626_ap_return_6;
                end if; 
            end if;
        end if;
    end process;


    ap_return_54_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_54_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_return_54_preg <= grp_dct_1d_fu_646_ap_return_6;
                end if; 
            end if;
        end if;
    end process;


    ap_return_55_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_55_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_return_55_preg <= grp_dct_1d_fu_666_ap_return_6;
                end if; 
            end if;
        end if;
    end process;


    ap_return_56_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_56_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_return_56_preg <= grp_dct_1d_fu_526_ap_return_7;
                end if; 
            end if;
        end if;
    end process;


    ap_return_57_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_57_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_return_57_preg <= grp_dct_1d_fu_546_ap_return_7;
                end if; 
            end if;
        end if;
    end process;


    ap_return_58_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_58_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_return_58_preg <= grp_dct_1d_fu_566_ap_return_7;
                end if; 
            end if;
        end if;
    end process;


    ap_return_59_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_59_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_return_59_preg <= grp_dct_1d_fu_586_ap_return_7;
                end if; 
            end if;
        end if;
    end process;


    ap_return_5_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_5_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_return_5_preg <= grp_dct_1d_fu_626_ap_return_0;
                end if; 
            end if;
        end if;
    end process;


    ap_return_60_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_60_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_return_60_preg <= grp_dct_1d_fu_606_ap_return_7;
                end if; 
            end if;
        end if;
    end process;


    ap_return_61_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_61_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_return_61_preg <= grp_dct_1d_fu_626_ap_return_7;
                end if; 
            end if;
        end if;
    end process;


    ap_return_62_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_62_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_return_62_preg <= grp_dct_1d_fu_646_ap_return_7;
                end if; 
            end if;
        end if;
    end process;


    ap_return_63_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_63_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_return_63_preg <= grp_dct_1d_fu_666_ap_return_7;
                end if; 
            end if;
        end if;
    end process;


    ap_return_6_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_6_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_return_6_preg <= grp_dct_1d_fu_646_ap_return_0;
                end if; 
            end if;
        end if;
    end process;


    ap_return_7_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_7_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_return_7_preg <= grp_dct_1d_fu_666_ap_return_0;
                end if; 
            end if;
        end if;
    end process;


    ap_return_8_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_8_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_return_8_preg <= grp_dct_1d_fu_526_ap_return_1;
                end if; 
            end if;
        end if;
    end process;


    ap_return_9_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_9_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_return_9_preg <= grp_dct_1d_fu_546_ap_return_1;
                end if; 
            end if;
        end if;
    end process;


    pf_all_done_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            pf_all_done <= (pf_ap_return_9_U_pf_done and pf_ap_return_8_U_pf_done and pf_ap_return_7_U_pf_done and pf_ap_return_6_U_pf_done and pf_ap_return_63_U_pf_done and pf_ap_return_62_U_pf_done and pf_ap_return_61_U_pf_done and pf_ap_return_60_U_pf_done and pf_ap_return_5_U_pf_done and pf_ap_return_59_U_pf_done and pf_ap_return_58_U_pf_done and pf_ap_return_57_U_pf_done and pf_ap_return_56_U_pf_done and pf_ap_return_55_U_pf_done and pf_ap_return_54_U_pf_done and pf_ap_return_53_U_pf_done and pf_ap_return_52_U_pf_done and pf_ap_return_51_U_pf_done and pf_ap_return_50_U_pf_done and pf_ap_return_4_U_pf_done and pf_ap_return_49_U_pf_done and pf_ap_return_48_U_pf_done and pf_ap_return_47_U_pf_done and pf_ap_return_46_U_pf_done and pf_ap_return_45_U_pf_done and pf_ap_return_44_U_pf_done and pf_ap_return_43_U_pf_done and pf_ap_return_42_U_pf_done and pf_ap_return_41_U_pf_done and pf_ap_return_40_U_pf_done and pf_ap_return_3_U_pf_done and pf_ap_return_39_U_pf_done and pf_ap_return_38_U_pf_done and pf_ap_return_37_U_pf_done and pf_ap_return_36_U_pf_done and pf_ap_return_35_U_pf_done and pf_ap_return_34_U_pf_done and pf_ap_return_33_U_pf_done and pf_ap_return_32_U_pf_done and pf_ap_return_31_U_pf_done and pf_ap_return_30_U_pf_done and pf_ap_return_2_U_pf_done and pf_ap_return_29_U_pf_done and pf_ap_return_28_U_pf_done and pf_ap_return_27_U_pf_done and pf_ap_return_26_U_pf_done and pf_ap_return_25_U_pf_done and pf_ap_return_24_U_pf_done and pf_ap_return_23_U_pf_done and pf_ap_return_22_U_pf_done and pf_ap_return_21_U_pf_done and pf_ap_return_20_U_pf_done and pf_ap_return_1_U_pf_done and pf_ap_return_19_U_pf_done and pf_ap_return_18_U_pf_done and pf_ap_return_17_U_pf_done and pf_ap_return_16_U_pf_done and pf_ap_return_15_U_pf_done and pf_ap_return_14_U_pf_done and pf_ap_return_13_U_pf_done and pf_ap_return_12_U_pf_done and pf_ap_return_11_U_pf_done and pf_ap_return_10_U_pf_done and pf_ap_return_0_U_pf_done);
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (frp_pipeline_valid_U_valid_out(6) = ap_const_logic_1))) then
                row_outbuf_100_reg_1831 <= grp_dct_1d_fu_606_ap_return_5;
                row_outbuf_101_reg_1836 <= grp_dct_1d_fu_606_ap_return_6;
                row_outbuf_102_reg_1841 <= grp_dct_1d_fu_606_ap_return_7;
                row_outbuf_103_reg_1846 <= grp_dct_1d_fu_626_ap_return_0;
                row_outbuf_104_reg_1851 <= grp_dct_1d_fu_626_ap_return_1;
                row_outbuf_105_reg_1856 <= grp_dct_1d_fu_626_ap_return_2;
                row_outbuf_106_reg_1861 <= grp_dct_1d_fu_626_ap_return_3;
                row_outbuf_107_reg_1866 <= grp_dct_1d_fu_626_ap_return_4;
                row_outbuf_108_reg_1871 <= grp_dct_1d_fu_626_ap_return_5;
                row_outbuf_109_reg_1876 <= grp_dct_1d_fu_626_ap_return_6;
                row_outbuf_110_reg_1881 <= grp_dct_1d_fu_626_ap_return_7;
                row_outbuf_111_reg_1886 <= grp_dct_1d_fu_646_ap_return_0;
                row_outbuf_112_reg_1891 <= grp_dct_1d_fu_646_ap_return_1;
                row_outbuf_113_reg_1896 <= grp_dct_1d_fu_646_ap_return_2;
                row_outbuf_114_reg_1901 <= grp_dct_1d_fu_646_ap_return_3;
                row_outbuf_115_reg_1906 <= grp_dct_1d_fu_646_ap_return_4;
                row_outbuf_116_reg_1911 <= grp_dct_1d_fu_646_ap_return_5;
                row_outbuf_117_reg_1916 <= grp_dct_1d_fu_646_ap_return_6;
                row_outbuf_118_reg_1921 <= grp_dct_1d_fu_646_ap_return_7;
                row_outbuf_119_reg_1926 <= grp_dct_1d_fu_666_ap_return_0;
                row_outbuf_120_reg_1931 <= grp_dct_1d_fu_666_ap_return_1;
                row_outbuf_121_reg_1936 <= grp_dct_1d_fu_666_ap_return_2;
                row_outbuf_122_reg_1941 <= grp_dct_1d_fu_666_ap_return_3;
                row_outbuf_123_reg_1946 <= grp_dct_1d_fu_666_ap_return_4;
                row_outbuf_124_reg_1951 <= grp_dct_1d_fu_666_ap_return_5;
                row_outbuf_125_reg_1956 <= grp_dct_1d_fu_666_ap_return_6;
                row_outbuf_126_reg_1961 <= grp_dct_1d_fu_666_ap_return_7;
                row_outbuf_64_reg_1651 <= grp_dct_1d_fu_526_ap_return_1;
                row_outbuf_65_reg_1656 <= grp_dct_1d_fu_526_ap_return_2;
                row_outbuf_66_reg_1661 <= grp_dct_1d_fu_526_ap_return_3;
                row_outbuf_67_reg_1666 <= grp_dct_1d_fu_526_ap_return_4;
                row_outbuf_68_reg_1671 <= grp_dct_1d_fu_526_ap_return_5;
                row_outbuf_69_reg_1676 <= grp_dct_1d_fu_526_ap_return_6;
                row_outbuf_70_reg_1681 <= grp_dct_1d_fu_526_ap_return_7;
                row_outbuf_71_reg_1686 <= grp_dct_1d_fu_546_ap_return_0;
                row_outbuf_72_reg_1691 <= grp_dct_1d_fu_546_ap_return_1;
                row_outbuf_73_reg_1696 <= grp_dct_1d_fu_546_ap_return_2;
                row_outbuf_74_reg_1701 <= grp_dct_1d_fu_546_ap_return_3;
                row_outbuf_75_reg_1706 <= grp_dct_1d_fu_546_ap_return_4;
                row_outbuf_76_reg_1711 <= grp_dct_1d_fu_546_ap_return_5;
                row_outbuf_77_reg_1716 <= grp_dct_1d_fu_546_ap_return_6;
                row_outbuf_78_reg_1721 <= grp_dct_1d_fu_546_ap_return_7;
                row_outbuf_79_reg_1726 <= grp_dct_1d_fu_566_ap_return_0;
                row_outbuf_80_reg_1731 <= grp_dct_1d_fu_566_ap_return_1;
                row_outbuf_81_reg_1736 <= grp_dct_1d_fu_566_ap_return_2;
                row_outbuf_82_reg_1741 <= grp_dct_1d_fu_566_ap_return_3;
                row_outbuf_83_reg_1746 <= grp_dct_1d_fu_566_ap_return_4;
                row_outbuf_84_reg_1751 <= grp_dct_1d_fu_566_ap_return_5;
                row_outbuf_85_reg_1756 <= grp_dct_1d_fu_566_ap_return_6;
                row_outbuf_86_reg_1761 <= grp_dct_1d_fu_566_ap_return_7;
                row_outbuf_87_reg_1766 <= grp_dct_1d_fu_586_ap_return_0;
                row_outbuf_88_reg_1771 <= grp_dct_1d_fu_586_ap_return_1;
                row_outbuf_89_reg_1776 <= grp_dct_1d_fu_586_ap_return_2;
                row_outbuf_90_reg_1781 <= grp_dct_1d_fu_586_ap_return_3;
                row_outbuf_91_reg_1786 <= grp_dct_1d_fu_586_ap_return_4;
                row_outbuf_92_reg_1791 <= grp_dct_1d_fu_586_ap_return_5;
                row_outbuf_93_reg_1796 <= grp_dct_1d_fu_586_ap_return_6;
                row_outbuf_94_reg_1801 <= grp_dct_1d_fu_586_ap_return_7;
                row_outbuf_95_reg_1806 <= grp_dct_1d_fu_606_ap_return_0;
                row_outbuf_96_reg_1811 <= grp_dct_1d_fu_606_ap_return_1;
                row_outbuf_97_reg_1816 <= grp_dct_1d_fu_606_ap_return_2;
                row_outbuf_98_reg_1821 <= grp_dct_1d_fu_606_ap_return_3;
                row_outbuf_99_reg_1826 <= grp_dct_1d_fu_606_ap_return_4;
                row_outbuf_reg_1646 <= grp_dct_1d_fu_526_ap_return_0;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_block_pp0_stage1_subdone, ap_block_pp0_stage0_subdone, ap_idle_pp0_1to6, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0_1to6 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_reset_idle_pp0 = ap_const_logic_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_reset_idle_pp0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_block_pp0_stage0 <= ap_const_boolean_0;
    ap_block_pp0_stage0_11001 <= ap_const_boolean_0;
    ap_block_pp0_stage0_11001_ignoreCallOp79 <= ap_const_boolean_0;
    ap_block_pp0_stage0_11001_ignoreCallOp80 <= ap_const_boolean_0;
    ap_block_pp0_stage0_11001_ignoreCallOp81 <= ap_const_boolean_0;
    ap_block_pp0_stage0_11001_ignoreCallOp82 <= ap_const_boolean_0;
    ap_block_pp0_stage0_11001_ignoreCallOp83 <= ap_const_boolean_0;
    ap_block_pp0_stage0_11001_ignoreCallOp84 <= ap_const_boolean_0;
    ap_block_pp0_stage0_11001_ignoreCallOp85 <= ap_const_boolean_0;
    ap_block_pp0_stage0_11001_ignoreCallOp86 <= ap_const_boolean_0;
    ap_block_pp0_stage0_subdone <= ap_const_boolean_0;
    ap_block_pp0_stage1 <= ap_const_boolean_0;
    ap_block_pp0_stage1_11001 <= ap_const_boolean_0;
    ap_block_pp0_stage1_11001_ignoreCallOp87 <= ap_const_boolean_0;
    ap_block_pp0_stage1_11001_ignoreCallOp88 <= ap_const_boolean_0;
    ap_block_pp0_stage1_11001_ignoreCallOp89 <= ap_const_boolean_0;
    ap_block_pp0_stage1_11001_ignoreCallOp90 <= ap_const_boolean_0;
    ap_block_pp0_stage1_11001_ignoreCallOp91 <= ap_const_boolean_0;
    ap_block_pp0_stage1_11001_ignoreCallOp92 <= ap_const_boolean_0;
    ap_block_pp0_stage1_11001_ignoreCallOp93 <= ap_const_boolean_0;
    ap_block_pp0_stage1_11001_ignoreCallOp94 <= ap_const_boolean_0;
    ap_block_pp0_stage1_subdone <= ap_const_boolean_0;
        ap_block_state10_pp0_stage1_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage1_iter4_ignore_call101 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage1_iter4_ignore_call110 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage1_iter4_ignore_call119 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage1_iter4_ignore_call128 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage1_iter4_ignore_call65 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage1_iter4_ignore_call74 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage1_iter4_ignore_call83 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage1_iter4_ignore_call92 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter5_ignore_call101 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter5_ignore_call110 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter5_ignore_call119 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter5_ignore_call128 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter5_ignore_call65 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter5_ignore_call74 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter5_ignore_call83 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter5_ignore_call92 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage1_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage1_iter5_ignore_call101 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage1_iter5_ignore_call110 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage1_iter5_ignore_call119 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage1_iter5_ignore_call128 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage1_iter5_ignore_call65 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage1_iter5_ignore_call74 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage1_iter5_ignore_call83 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage1_iter5_ignore_call92 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter6_ignore_call101 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter6_ignore_call110 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter6_ignore_call119 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter6_ignore_call128 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter6_ignore_call65 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter6_ignore_call74 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter6_ignore_call83 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter6_ignore_call92 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage1_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage1_iter6_ignore_call101 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage1_iter6_ignore_call110 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage1_iter6_ignore_call119 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage1_iter6_ignore_call128 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage1_iter6_ignore_call65 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage1_iter6_ignore_call74 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage1_iter6_ignore_call83 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage1_iter6_ignore_call92 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_done_reg = ap_const_logic_1);
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call101_assign_proc : process(ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call101 <= (ap_done_reg = ap_const_logic_1);
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call110_assign_proc : process(ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call110 <= (ap_done_reg = ap_const_logic_1);
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call119_assign_proc : process(ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call119 <= (ap_done_reg = ap_const_logic_1);
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call128_assign_proc : process(ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call128 <= (ap_done_reg = ap_const_logic_1);
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call65_assign_proc : process(ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call65 <= (ap_done_reg = ap_const_logic_1);
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call74_assign_proc : process(ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call74 <= (ap_done_reg = ap_const_logic_1);
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call83_assign_proc : process(ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call83 <= (ap_done_reg = ap_const_logic_1);
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call92_assign_proc : process(ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call92 <= (ap_done_reg = ap_const_logic_1);
    end process;

        ap_block_state2_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage1_iter0_ignore_call101 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage1_iter0_ignore_call110 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage1_iter0_ignore_call119 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage1_iter0_ignore_call128 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage1_iter0_ignore_call65 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage1_iter0_ignore_call74 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage1_iter0_ignore_call83 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage1_iter0_ignore_call92 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter1_ignore_call101 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter1_ignore_call110 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter1_ignore_call119 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter1_ignore_call128 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter1_ignore_call65 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter1_ignore_call74 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter1_ignore_call83 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter1_ignore_call92 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage1_iter1_ignore_call101 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage1_iter1_ignore_call110 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage1_iter1_ignore_call119 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage1_iter1_ignore_call128 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage1_iter1_ignore_call65 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage1_iter1_ignore_call74 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage1_iter1_ignore_call83 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage1_iter1_ignore_call92 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter2_ignore_call101 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter2_ignore_call110 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter2_ignore_call119 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter2_ignore_call128 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter2_ignore_call65 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter2_ignore_call74 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter2_ignore_call83 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter2_ignore_call92 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage1_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage1_iter2_ignore_call101 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage1_iter2_ignore_call110 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage1_iter2_ignore_call119 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage1_iter2_ignore_call128 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage1_iter2_ignore_call65 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage1_iter2_ignore_call74 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage1_iter2_ignore_call83 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage1_iter2_ignore_call92 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter3_ignore_call101 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter3_ignore_call110 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter3_ignore_call119 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter3_ignore_call128 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter3_ignore_call65 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter3_ignore_call74 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter3_ignore_call83 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter3_ignore_call92 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage1_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage1_iter3_ignore_call101 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage1_iter3_ignore_call110 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage1_iter3_ignore_call119 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage1_iter3_ignore_call128 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage1_iter3_ignore_call65 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage1_iter3_ignore_call74 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage1_iter3_ignore_call83 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage1_iter3_ignore_call92 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter4_ignore_call101 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter4_ignore_call110 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter4_ignore_call119 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter4_ignore_call128 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter4_ignore_call65 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter4_ignore_call74 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter4_ignore_call83 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter4_ignore_call92 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_frp_pvb_no_bkwd_prs_assign_proc : process(pf_ap_return_0_U_pf_ready, pf_ap_return_1_U_pf_ready, pf_ap_return_2_U_pf_ready, pf_ap_return_3_U_pf_ready, pf_ap_return_4_U_pf_ready, pf_ap_return_5_U_pf_ready, pf_ap_return_6_U_pf_ready, pf_ap_return_7_U_pf_ready, pf_ap_return_8_U_pf_ready, pf_ap_return_9_U_pf_ready, pf_ap_return_10_U_pf_ready, pf_ap_return_11_U_pf_ready, pf_ap_return_12_U_pf_ready, pf_ap_return_13_U_pf_ready, pf_ap_return_14_U_pf_ready, pf_ap_return_15_U_pf_ready, pf_ap_return_16_U_pf_ready, pf_ap_return_17_U_pf_ready, pf_ap_return_18_U_pf_ready, pf_ap_return_19_U_pf_ready, pf_ap_return_20_U_pf_ready, pf_ap_return_21_U_pf_ready, pf_ap_return_22_U_pf_ready, pf_ap_return_23_U_pf_ready, pf_ap_return_24_U_pf_ready, pf_ap_return_25_U_pf_ready, pf_ap_return_26_U_pf_ready, pf_ap_return_27_U_pf_ready, pf_ap_return_28_U_pf_ready, pf_ap_return_29_U_pf_ready, pf_ap_return_30_U_pf_ready, pf_ap_return_31_U_pf_ready, pf_ap_return_32_U_pf_ready, pf_ap_return_33_U_pf_ready, pf_ap_return_34_U_pf_ready, pf_ap_return_35_U_pf_ready, pf_ap_return_36_U_pf_ready, pf_ap_return_37_U_pf_ready, pf_ap_return_38_U_pf_ready, pf_ap_return_39_U_pf_ready, pf_ap_return_40_U_pf_ready, pf_ap_return_41_U_pf_ready, pf_ap_return_42_U_pf_ready, pf_ap_return_43_U_pf_ready, pf_ap_return_44_U_pf_ready, pf_ap_return_45_U_pf_ready, pf_ap_return_46_U_pf_ready, pf_ap_return_47_U_pf_ready, pf_ap_return_48_U_pf_ready, pf_ap_return_49_U_pf_ready, pf_ap_return_50_U_pf_ready, pf_ap_return_51_U_pf_ready, pf_ap_return_52_U_pf_ready, pf_ap_return_53_U_pf_ready, pf_ap_return_54_U_pf_ready, pf_ap_return_55_U_pf_ready, pf_ap_return_56_U_pf_ready, pf_ap_return_57_U_pf_ready, pf_ap_return_58_U_pf_ready, pf_ap_return_59_U_pf_ready, pf_ap_return_60_U_pf_ready, pf_ap_return_61_U_pf_ready, pf_ap_return_62_U_pf_ready, pf_ap_return_63_U_pf_ready)
    begin
                ap_condition_frp_pvb_no_bkwd_prs <= ((pf_ap_return_63_U_pf_ready = ap_const_logic_1) and (pf_ap_return_62_U_pf_ready = ap_const_logic_1) and (pf_ap_return_61_U_pf_ready = ap_const_logic_1) and (pf_ap_return_60_U_pf_ready = ap_const_logic_1) and (pf_ap_return_59_U_pf_ready = ap_const_logic_1) and (pf_ap_return_58_U_pf_ready = ap_const_logic_1) and (pf_ap_return_57_U_pf_ready = ap_const_logic_1) and (pf_ap_return_56_U_pf_ready = ap_const_logic_1) and (pf_ap_return_55_U_pf_ready = ap_const_logic_1) and (pf_ap_return_54_U_pf_ready = ap_const_logic_1) and (pf_ap_return_53_U_pf_ready = ap_const_logic_1) and (pf_ap_return_52_U_pf_ready = ap_const_logic_1) and (pf_ap_return_51_U_pf_ready = ap_const_logic_1) and (pf_ap_return_50_U_pf_ready = ap_const_logic_1) and (pf_ap_return_49_U_pf_ready = ap_const_logic_1) and (pf_ap_return_48_U_pf_ready = ap_const_logic_1) and (pf_ap_return_47_U_pf_ready = ap_const_logic_1) and (pf_ap_return_46_U_pf_ready = ap_const_logic_1) and (pf_ap_return_45_U_pf_ready = ap_const_logic_1) and (pf_ap_return_44_U_pf_ready = ap_const_logic_1) and (pf_ap_return_43_U_pf_ready = ap_const_logic_1) and (pf_ap_return_42_U_pf_ready = ap_const_logic_1) and (pf_ap_return_41_U_pf_ready = ap_const_logic_1) and (pf_ap_return_40_U_pf_ready = ap_const_logic_1) and (pf_ap_return_39_U_pf_ready = ap_const_logic_1) and (pf_ap_return_38_U_pf_ready = ap_const_logic_1) and (pf_ap_return_37_U_pf_ready = ap_const_logic_1) and (pf_ap_return_36_U_pf_ready = ap_const_logic_1) and (pf_ap_return_35_U_pf_ready = ap_const_logic_1) and (pf_ap_return_34_U_pf_ready = ap_const_logic_1) and (pf_ap_return_33_U_pf_ready = ap_const_logic_1) and (pf_ap_return_32_U_pf_ready = ap_const_logic_1) and (pf_ap_return_31_U_pf_ready = ap_const_logic_1) and (pf_ap_return_30_U_pf_ready = ap_const_logic_1) and (pf_ap_return_29_U_pf_ready = ap_const_logic_1) and (pf_ap_return_28_U_pf_ready = ap_const_logic_1) and (pf_ap_return_27_U_pf_ready = ap_const_logic_1) and (pf_ap_return_26_U_pf_ready = ap_const_logic_1) and (pf_ap_return_25_U_pf_ready = ap_const_logic_1) and (pf_ap_return_24_U_pf_ready = ap_const_logic_1) and (pf_ap_return_23_U_pf_ready = ap_const_logic_1) and (pf_ap_return_22_U_pf_ready = ap_const_logic_1) and (pf_ap_return_21_U_pf_ready = ap_const_logic_1) and (pf_ap_return_20_U_pf_ready = ap_const_logic_1) and (pf_ap_return_19_U_pf_ready = ap_const_logic_1) and (pf_ap_return_18_U_pf_ready = ap_const_logic_1) and (pf_ap_return_17_U_pf_ready = ap_const_logic_1) and (pf_ap_return_16_U_pf_ready = ap_const_logic_1) and (pf_ap_return_15_U_pf_ready = ap_const_logic_1) and (pf_ap_return_14_U_pf_ready = ap_const_logic_1) and (pf_ap_return_13_U_pf_ready = ap_const_logic_1) and (pf_ap_return_12_U_pf_ready = ap_const_logic_1) and (pf_ap_return_11_U_pf_ready = ap_const_logic_1) and (pf_ap_return_10_U_pf_ready = ap_const_logic_1) and (pf_ap_return_9_U_pf_ready = ap_const_logic_1) and (pf_ap_return_8_U_pf_ready = ap_const_logic_1) and (pf_ap_return_7_U_pf_ready = ap_const_logic_1) and (pf_ap_return_6_U_pf_ready = ap_const_logic_1) and (pf_ap_return_5_U_pf_ready = ap_const_logic_1) and (pf_ap_return_4_U_pf_ready = ap_const_logic_1) and (pf_ap_return_3_U_pf_ready = ap_const_logic_1) and (pf_ap_return_2_U_pf_ready = ap_const_logic_1) and (pf_ap_return_1_U_pf_ready = ap_const_logic_1) and (pf_ap_return_0_U_pf_ready = ap_const_logic_1));
    end process;

        ap_condition_frp_pvb_no_fwd_prs <= (ap_const_boolean_1 = ap_const_boolean_1);

    ap_condition_frp_pvb_pf_start_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0)
    begin
                ap_condition_frp_pvb_pf_start <= ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_done_assign_proc : process(ap_block_pp0_stage1_subdone, ap_done_reg, frp_pipeline_valid_U_valid_out, pf_all_done)
    begin
        ap_done <= pf_all_done;
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if (((frp_pipeline_valid_U_valid_out(3) = ap_const_logic_1) or (frp_pipeline_valid_U_valid_out(2) = ap_const_logic_1))) then 
            ap_enable_reg_pp0_iter1 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if (((frp_pipeline_valid_U_valid_out(5) = ap_const_logic_1) or (frp_pipeline_valid_U_valid_out(4) = ap_const_logic_1))) then 
            ap_enable_reg_pp0_iter2 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if (((frp_pipeline_valid_U_valid_out(7) = ap_const_logic_1) or (frp_pipeline_valid_U_valid_out(6) = ap_const_logic_1))) then 
            ap_enable_reg_pp0_iter3 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if (((frp_pipeline_valid_U_valid_out(9) = ap_const_logic_1) or (frp_pipeline_valid_U_valid_out(8) = ap_const_logic_1))) then 
            ap_enable_reg_pp0_iter4 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if (((frp_pipeline_valid_U_valid_out(11) = ap_const_logic_1) or (frp_pipeline_valid_U_valid_out(10) = ap_const_logic_1))) then 
            ap_enable_reg_pp0_iter5 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if (((frp_pipeline_valid_U_valid_out(12) = ap_const_logic_1) or (frp_pipeline_valid_U_valid_out(13) = ap_const_logic_1))) then 
            ap_enable_reg_pp0_iter6 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
        end if; 
    end process;


    ap_frp_vld_in_assign_proc : process(ap_condition_frp_pvb_no_fwd_prs, ap_condition_frp_pvb_no_bkwd_prs, ap_condition_frp_pvb_pf_start)
    begin
        if (((ap_const_boolean_1 = ap_condition_frp_pvb_pf_start) and (ap_const_boolean_1 = ap_condition_frp_pvb_no_bkwd_prs) and (ap_const_boolean_1 = ap_condition_frp_pvb_no_fwd_prs))) then 
            ap_frp_vld_in <= ap_const_logic_1;
        else 
            ap_frp_vld_in <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6)
    begin
        if (((ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to5_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to5 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to5 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to6_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6)
    begin
        if (((ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0_1to6 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to6 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(frp_valid_for_ap_ready)
    begin
        if ((frp_valid_for_ap_ready = ap_const_logic_1)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to5)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to5 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_return_0 <= pf_ap_return_0_U_data_out;
    ap_return_1 <= pf_ap_return_1_U_data_out;
    ap_return_10 <= pf_ap_return_10_U_data_out;
    ap_return_11 <= pf_ap_return_11_U_data_out;
    ap_return_12 <= pf_ap_return_12_U_data_out;
    ap_return_13 <= pf_ap_return_13_U_data_out;
    ap_return_14 <= pf_ap_return_14_U_data_out;
    ap_return_15 <= pf_ap_return_15_U_data_out;
    ap_return_16 <= pf_ap_return_16_U_data_out;
    ap_return_17 <= pf_ap_return_17_U_data_out;
    ap_return_18 <= pf_ap_return_18_U_data_out;
    ap_return_19 <= pf_ap_return_19_U_data_out;
    ap_return_2 <= pf_ap_return_2_U_data_out;
    ap_return_20 <= pf_ap_return_20_U_data_out;
    ap_return_21 <= pf_ap_return_21_U_data_out;
    ap_return_22 <= pf_ap_return_22_U_data_out;
    ap_return_23 <= pf_ap_return_23_U_data_out;
    ap_return_24 <= pf_ap_return_24_U_data_out;
    ap_return_25 <= pf_ap_return_25_U_data_out;
    ap_return_26 <= pf_ap_return_26_U_data_out;
    ap_return_27 <= pf_ap_return_27_U_data_out;
    ap_return_28 <= pf_ap_return_28_U_data_out;
    ap_return_29 <= pf_ap_return_29_U_data_out;
    ap_return_3 <= pf_ap_return_3_U_data_out;
    ap_return_30 <= pf_ap_return_30_U_data_out;
    ap_return_31 <= pf_ap_return_31_U_data_out;
    ap_return_32 <= pf_ap_return_32_U_data_out;
    ap_return_33 <= pf_ap_return_33_U_data_out;
    ap_return_34 <= pf_ap_return_34_U_data_out;
    ap_return_35 <= pf_ap_return_35_U_data_out;
    ap_return_36 <= pf_ap_return_36_U_data_out;
    ap_return_37 <= pf_ap_return_37_U_data_out;
    ap_return_38 <= pf_ap_return_38_U_data_out;
    ap_return_39 <= pf_ap_return_39_U_data_out;
    ap_return_4 <= pf_ap_return_4_U_data_out;
    ap_return_40 <= pf_ap_return_40_U_data_out;
    ap_return_41 <= pf_ap_return_41_U_data_out;
    ap_return_42 <= pf_ap_return_42_U_data_out;
    ap_return_43 <= pf_ap_return_43_U_data_out;
    ap_return_44 <= pf_ap_return_44_U_data_out;
    ap_return_45 <= pf_ap_return_45_U_data_out;
    ap_return_46 <= pf_ap_return_46_U_data_out;
    ap_return_47 <= pf_ap_return_47_U_data_out;
    ap_return_48 <= pf_ap_return_48_U_data_out;
    ap_return_49 <= pf_ap_return_49_U_data_out;
    ap_return_5 <= pf_ap_return_5_U_data_out;
    ap_return_50 <= pf_ap_return_50_U_data_out;
    ap_return_51 <= pf_ap_return_51_U_data_out;
    ap_return_52 <= pf_ap_return_52_U_data_out;
    ap_return_53 <= pf_ap_return_53_U_data_out;
    ap_return_54 <= pf_ap_return_54_U_data_out;
    ap_return_55 <= pf_ap_return_55_U_data_out;
    ap_return_56 <= pf_ap_return_56_U_data_out;
    ap_return_57 <= pf_ap_return_57_U_data_out;
    ap_return_58 <= pf_ap_return_58_U_data_out;
    ap_return_59 <= pf_ap_return_59_U_data_out;
    ap_return_6 <= pf_ap_return_6_U_data_out;
    ap_return_60 <= pf_ap_return_60_U_data_out;
    ap_return_61 <= pf_ap_return_61_U_data_out;
    ap_return_62 <= pf_ap_return_62_U_data_out;
    ap_return_63 <= pf_ap_return_63_U_data_out;
    ap_return_7 <= pf_ap_return_7_U_data_out;
    ap_return_8 <= pf_ap_return_8_U_data_out;
    ap_return_9 <= pf_ap_return_9_U_data_out;
    frp_valid_for_ap_ready <= frp_pipeline_valid_U_valid_out(1);

    grp_dct_1d_fu_526_p_read_assign_proc : process(p_read, row_outbuf_reg_1646, ap_block_pp0_stage0, ap_block_pp0_stage1, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (frp_pipeline_valid_U_valid_out(7) = ap_const_logic_1))) then 
            grp_dct_1d_fu_526_p_read <= row_outbuf_reg_1646;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            grp_dct_1d_fu_526_p_read <= p_read;
        else 
            grp_dct_1d_fu_526_p_read <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dct_1d_fu_526_p_read1_assign_proc : process(p_read1, row_outbuf_71_reg_1686, ap_block_pp0_stage0, ap_block_pp0_stage1, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (frp_pipeline_valid_U_valid_out(7) = ap_const_logic_1))) then 
            grp_dct_1d_fu_526_p_read1 <= row_outbuf_71_reg_1686;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            grp_dct_1d_fu_526_p_read1 <= p_read1;
        else 
            grp_dct_1d_fu_526_p_read1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dct_1d_fu_526_p_read2_assign_proc : process(p_read2, row_outbuf_79_reg_1726, ap_block_pp0_stage0, ap_block_pp0_stage1, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (frp_pipeline_valid_U_valid_out(7) = ap_const_logic_1))) then 
            grp_dct_1d_fu_526_p_read2 <= row_outbuf_79_reg_1726;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            grp_dct_1d_fu_526_p_read2 <= p_read2;
        else 
            grp_dct_1d_fu_526_p_read2 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dct_1d_fu_526_p_read3_assign_proc : process(p_read3, row_outbuf_87_reg_1766, ap_block_pp0_stage0, ap_block_pp0_stage1, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (frp_pipeline_valid_U_valid_out(7) = ap_const_logic_1))) then 
            grp_dct_1d_fu_526_p_read3 <= row_outbuf_87_reg_1766;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            grp_dct_1d_fu_526_p_read3 <= p_read3;
        else 
            grp_dct_1d_fu_526_p_read3 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dct_1d_fu_526_p_read4_assign_proc : process(p_read4, row_outbuf_95_reg_1806, ap_block_pp0_stage0, ap_block_pp0_stage1, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (frp_pipeline_valid_U_valid_out(7) = ap_const_logic_1))) then 
            grp_dct_1d_fu_526_p_read4 <= row_outbuf_95_reg_1806;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            grp_dct_1d_fu_526_p_read4 <= p_read4;
        else 
            grp_dct_1d_fu_526_p_read4 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dct_1d_fu_526_p_read5_assign_proc : process(p_read5, row_outbuf_103_reg_1846, ap_block_pp0_stage0, ap_block_pp0_stage1, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (frp_pipeline_valid_U_valid_out(7) = ap_const_logic_1))) then 
            grp_dct_1d_fu_526_p_read5 <= row_outbuf_103_reg_1846;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            grp_dct_1d_fu_526_p_read5 <= p_read5;
        else 
            grp_dct_1d_fu_526_p_read5 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dct_1d_fu_526_p_read6_assign_proc : process(p_read6, row_outbuf_111_reg_1886, ap_block_pp0_stage0, ap_block_pp0_stage1, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (frp_pipeline_valid_U_valid_out(7) = ap_const_logic_1))) then 
            grp_dct_1d_fu_526_p_read6 <= row_outbuf_111_reg_1886;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            grp_dct_1d_fu_526_p_read6 <= p_read6;
        else 
            grp_dct_1d_fu_526_p_read6 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dct_1d_fu_526_p_read7_assign_proc : process(p_read7, row_outbuf_119_reg_1926, ap_block_pp0_stage0, ap_block_pp0_stage1, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (frp_pipeline_valid_U_valid_out(7) = ap_const_logic_1))) then 
            grp_dct_1d_fu_526_p_read7 <= row_outbuf_119_reg_1926;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            grp_dct_1d_fu_526_p_read7 <= p_read7;
        else 
            grp_dct_1d_fu_526_p_read7 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dct_1d_fu_546_p_read_assign_proc : process(p_read8, row_outbuf_64_reg_1651, ap_block_pp0_stage0, ap_block_pp0_stage1, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (frp_pipeline_valid_U_valid_out(7) = ap_const_logic_1))) then 
            grp_dct_1d_fu_546_p_read <= row_outbuf_64_reg_1651;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            grp_dct_1d_fu_546_p_read <= p_read8;
        else 
            grp_dct_1d_fu_546_p_read <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dct_1d_fu_546_p_read1_assign_proc : process(p_read9, row_outbuf_72_reg_1691, ap_block_pp0_stage0, ap_block_pp0_stage1, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (frp_pipeline_valid_U_valid_out(7) = ap_const_logic_1))) then 
            grp_dct_1d_fu_546_p_read1 <= row_outbuf_72_reg_1691;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            grp_dct_1d_fu_546_p_read1 <= p_read9;
        else 
            grp_dct_1d_fu_546_p_read1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dct_1d_fu_546_p_read2_assign_proc : process(p_read10, row_outbuf_80_reg_1731, ap_block_pp0_stage0, ap_block_pp0_stage1, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (frp_pipeline_valid_U_valid_out(7) = ap_const_logic_1))) then 
            grp_dct_1d_fu_546_p_read2 <= row_outbuf_80_reg_1731;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            grp_dct_1d_fu_546_p_read2 <= p_read10;
        else 
            grp_dct_1d_fu_546_p_read2 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dct_1d_fu_546_p_read3_assign_proc : process(p_read11, row_outbuf_88_reg_1771, ap_block_pp0_stage0, ap_block_pp0_stage1, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (frp_pipeline_valid_U_valid_out(7) = ap_const_logic_1))) then 
            grp_dct_1d_fu_546_p_read3 <= row_outbuf_88_reg_1771;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            grp_dct_1d_fu_546_p_read3 <= p_read11;
        else 
            grp_dct_1d_fu_546_p_read3 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dct_1d_fu_546_p_read4_assign_proc : process(p_read12, row_outbuf_96_reg_1811, ap_block_pp0_stage0, ap_block_pp0_stage1, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (frp_pipeline_valid_U_valid_out(7) = ap_const_logic_1))) then 
            grp_dct_1d_fu_546_p_read4 <= row_outbuf_96_reg_1811;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            grp_dct_1d_fu_546_p_read4 <= p_read12;
        else 
            grp_dct_1d_fu_546_p_read4 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dct_1d_fu_546_p_read5_assign_proc : process(p_read13, row_outbuf_104_reg_1851, ap_block_pp0_stage0, ap_block_pp0_stage1, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (frp_pipeline_valid_U_valid_out(7) = ap_const_logic_1))) then 
            grp_dct_1d_fu_546_p_read5 <= row_outbuf_104_reg_1851;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            grp_dct_1d_fu_546_p_read5 <= p_read13;
        else 
            grp_dct_1d_fu_546_p_read5 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dct_1d_fu_546_p_read6_assign_proc : process(p_read14, row_outbuf_112_reg_1891, ap_block_pp0_stage0, ap_block_pp0_stage1, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (frp_pipeline_valid_U_valid_out(7) = ap_const_logic_1))) then 
            grp_dct_1d_fu_546_p_read6 <= row_outbuf_112_reg_1891;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            grp_dct_1d_fu_546_p_read6 <= p_read14;
        else 
            grp_dct_1d_fu_546_p_read6 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dct_1d_fu_546_p_read7_assign_proc : process(p_read15, row_outbuf_120_reg_1931, ap_block_pp0_stage0, ap_block_pp0_stage1, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (frp_pipeline_valid_U_valid_out(7) = ap_const_logic_1))) then 
            grp_dct_1d_fu_546_p_read7 <= row_outbuf_120_reg_1931;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            grp_dct_1d_fu_546_p_read7 <= p_read15;
        else 
            grp_dct_1d_fu_546_p_read7 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dct_1d_fu_566_p_read_assign_proc : process(p_read16, row_outbuf_65_reg_1656, ap_block_pp0_stage0, ap_block_pp0_stage1, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (frp_pipeline_valid_U_valid_out(7) = ap_const_logic_1))) then 
            grp_dct_1d_fu_566_p_read <= row_outbuf_65_reg_1656;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            grp_dct_1d_fu_566_p_read <= p_read16;
        else 
            grp_dct_1d_fu_566_p_read <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dct_1d_fu_566_p_read1_assign_proc : process(p_read17, row_outbuf_73_reg_1696, ap_block_pp0_stage0, ap_block_pp0_stage1, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (frp_pipeline_valid_U_valid_out(7) = ap_const_logic_1))) then 
            grp_dct_1d_fu_566_p_read1 <= row_outbuf_73_reg_1696;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            grp_dct_1d_fu_566_p_read1 <= p_read17;
        else 
            grp_dct_1d_fu_566_p_read1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dct_1d_fu_566_p_read2_assign_proc : process(p_read18, row_outbuf_81_reg_1736, ap_block_pp0_stage0, ap_block_pp0_stage1, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (frp_pipeline_valid_U_valid_out(7) = ap_const_logic_1))) then 
            grp_dct_1d_fu_566_p_read2 <= row_outbuf_81_reg_1736;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            grp_dct_1d_fu_566_p_read2 <= p_read18;
        else 
            grp_dct_1d_fu_566_p_read2 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dct_1d_fu_566_p_read3_assign_proc : process(p_read19, row_outbuf_89_reg_1776, ap_block_pp0_stage0, ap_block_pp0_stage1, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (frp_pipeline_valid_U_valid_out(7) = ap_const_logic_1))) then 
            grp_dct_1d_fu_566_p_read3 <= row_outbuf_89_reg_1776;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            grp_dct_1d_fu_566_p_read3 <= p_read19;
        else 
            grp_dct_1d_fu_566_p_read3 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dct_1d_fu_566_p_read4_assign_proc : process(p_read20, row_outbuf_97_reg_1816, ap_block_pp0_stage0, ap_block_pp0_stage1, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (frp_pipeline_valid_U_valid_out(7) = ap_const_logic_1))) then 
            grp_dct_1d_fu_566_p_read4 <= row_outbuf_97_reg_1816;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            grp_dct_1d_fu_566_p_read4 <= p_read20;
        else 
            grp_dct_1d_fu_566_p_read4 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dct_1d_fu_566_p_read5_assign_proc : process(p_read21, row_outbuf_105_reg_1856, ap_block_pp0_stage0, ap_block_pp0_stage1, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (frp_pipeline_valid_U_valid_out(7) = ap_const_logic_1))) then 
            grp_dct_1d_fu_566_p_read5 <= row_outbuf_105_reg_1856;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            grp_dct_1d_fu_566_p_read5 <= p_read21;
        else 
            grp_dct_1d_fu_566_p_read5 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dct_1d_fu_566_p_read6_assign_proc : process(p_read22, row_outbuf_113_reg_1896, ap_block_pp0_stage0, ap_block_pp0_stage1, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (frp_pipeline_valid_U_valid_out(7) = ap_const_logic_1))) then 
            grp_dct_1d_fu_566_p_read6 <= row_outbuf_113_reg_1896;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            grp_dct_1d_fu_566_p_read6 <= p_read22;
        else 
            grp_dct_1d_fu_566_p_read6 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dct_1d_fu_566_p_read7_assign_proc : process(p_read23, row_outbuf_121_reg_1936, ap_block_pp0_stage0, ap_block_pp0_stage1, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (frp_pipeline_valid_U_valid_out(7) = ap_const_logic_1))) then 
            grp_dct_1d_fu_566_p_read7 <= row_outbuf_121_reg_1936;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            grp_dct_1d_fu_566_p_read7 <= p_read23;
        else 
            grp_dct_1d_fu_566_p_read7 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dct_1d_fu_586_p_read_assign_proc : process(p_read24, row_outbuf_66_reg_1661, ap_block_pp0_stage0, ap_block_pp0_stage1, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (frp_pipeline_valid_U_valid_out(7) = ap_const_logic_1))) then 
            grp_dct_1d_fu_586_p_read <= row_outbuf_66_reg_1661;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            grp_dct_1d_fu_586_p_read <= p_read24;
        else 
            grp_dct_1d_fu_586_p_read <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dct_1d_fu_586_p_read1_assign_proc : process(p_read25, row_outbuf_74_reg_1701, ap_block_pp0_stage0, ap_block_pp0_stage1, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (frp_pipeline_valid_U_valid_out(7) = ap_const_logic_1))) then 
            grp_dct_1d_fu_586_p_read1 <= row_outbuf_74_reg_1701;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            grp_dct_1d_fu_586_p_read1 <= p_read25;
        else 
            grp_dct_1d_fu_586_p_read1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dct_1d_fu_586_p_read2_assign_proc : process(p_read26, row_outbuf_82_reg_1741, ap_block_pp0_stage0, ap_block_pp0_stage1, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (frp_pipeline_valid_U_valid_out(7) = ap_const_logic_1))) then 
            grp_dct_1d_fu_586_p_read2 <= row_outbuf_82_reg_1741;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            grp_dct_1d_fu_586_p_read2 <= p_read26;
        else 
            grp_dct_1d_fu_586_p_read2 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dct_1d_fu_586_p_read3_assign_proc : process(p_read27, row_outbuf_90_reg_1781, ap_block_pp0_stage0, ap_block_pp0_stage1, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (frp_pipeline_valid_U_valid_out(7) = ap_const_logic_1))) then 
            grp_dct_1d_fu_586_p_read3 <= row_outbuf_90_reg_1781;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            grp_dct_1d_fu_586_p_read3 <= p_read27;
        else 
            grp_dct_1d_fu_586_p_read3 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dct_1d_fu_586_p_read4_assign_proc : process(p_read28, row_outbuf_98_reg_1821, ap_block_pp0_stage0, ap_block_pp0_stage1, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (frp_pipeline_valid_U_valid_out(7) = ap_const_logic_1))) then 
            grp_dct_1d_fu_586_p_read4 <= row_outbuf_98_reg_1821;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            grp_dct_1d_fu_586_p_read4 <= p_read28;
        else 
            grp_dct_1d_fu_586_p_read4 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dct_1d_fu_586_p_read5_assign_proc : process(p_read29, row_outbuf_106_reg_1861, ap_block_pp0_stage0, ap_block_pp0_stage1, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (frp_pipeline_valid_U_valid_out(7) = ap_const_logic_1))) then 
            grp_dct_1d_fu_586_p_read5 <= row_outbuf_106_reg_1861;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            grp_dct_1d_fu_586_p_read5 <= p_read29;
        else 
            grp_dct_1d_fu_586_p_read5 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dct_1d_fu_586_p_read6_assign_proc : process(p_read30, row_outbuf_114_reg_1901, ap_block_pp0_stage0, ap_block_pp0_stage1, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (frp_pipeline_valid_U_valid_out(7) = ap_const_logic_1))) then 
            grp_dct_1d_fu_586_p_read6 <= row_outbuf_114_reg_1901;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            grp_dct_1d_fu_586_p_read6 <= p_read30;
        else 
            grp_dct_1d_fu_586_p_read6 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dct_1d_fu_586_p_read7_assign_proc : process(p_read31, row_outbuf_122_reg_1941, ap_block_pp0_stage0, ap_block_pp0_stage1, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (frp_pipeline_valid_U_valid_out(7) = ap_const_logic_1))) then 
            grp_dct_1d_fu_586_p_read7 <= row_outbuf_122_reg_1941;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            grp_dct_1d_fu_586_p_read7 <= p_read31;
        else 
            grp_dct_1d_fu_586_p_read7 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dct_1d_fu_606_p_read_assign_proc : process(p_read32, row_outbuf_67_reg_1666, ap_block_pp0_stage0, ap_block_pp0_stage1, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (frp_pipeline_valid_U_valid_out(7) = ap_const_logic_1))) then 
            grp_dct_1d_fu_606_p_read <= row_outbuf_67_reg_1666;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            grp_dct_1d_fu_606_p_read <= p_read32;
        else 
            grp_dct_1d_fu_606_p_read <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dct_1d_fu_606_p_read1_assign_proc : process(p_read33, row_outbuf_75_reg_1706, ap_block_pp0_stage0, ap_block_pp0_stage1, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (frp_pipeline_valid_U_valid_out(7) = ap_const_logic_1))) then 
            grp_dct_1d_fu_606_p_read1 <= row_outbuf_75_reg_1706;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            grp_dct_1d_fu_606_p_read1 <= p_read33;
        else 
            grp_dct_1d_fu_606_p_read1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dct_1d_fu_606_p_read2_assign_proc : process(p_read34, row_outbuf_83_reg_1746, ap_block_pp0_stage0, ap_block_pp0_stage1, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (frp_pipeline_valid_U_valid_out(7) = ap_const_logic_1))) then 
            grp_dct_1d_fu_606_p_read2 <= row_outbuf_83_reg_1746;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            grp_dct_1d_fu_606_p_read2 <= p_read34;
        else 
            grp_dct_1d_fu_606_p_read2 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dct_1d_fu_606_p_read3_assign_proc : process(p_read35, row_outbuf_91_reg_1786, ap_block_pp0_stage0, ap_block_pp0_stage1, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (frp_pipeline_valid_U_valid_out(7) = ap_const_logic_1))) then 
            grp_dct_1d_fu_606_p_read3 <= row_outbuf_91_reg_1786;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            grp_dct_1d_fu_606_p_read3 <= p_read35;
        else 
            grp_dct_1d_fu_606_p_read3 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dct_1d_fu_606_p_read4_assign_proc : process(p_read36, row_outbuf_99_reg_1826, ap_block_pp0_stage0, ap_block_pp0_stage1, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (frp_pipeline_valid_U_valid_out(7) = ap_const_logic_1))) then 
            grp_dct_1d_fu_606_p_read4 <= row_outbuf_99_reg_1826;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            grp_dct_1d_fu_606_p_read4 <= p_read36;
        else 
            grp_dct_1d_fu_606_p_read4 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dct_1d_fu_606_p_read5_assign_proc : process(p_read37, row_outbuf_107_reg_1866, ap_block_pp0_stage0, ap_block_pp0_stage1, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (frp_pipeline_valid_U_valid_out(7) = ap_const_logic_1))) then 
            grp_dct_1d_fu_606_p_read5 <= row_outbuf_107_reg_1866;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            grp_dct_1d_fu_606_p_read5 <= p_read37;
        else 
            grp_dct_1d_fu_606_p_read5 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dct_1d_fu_606_p_read6_assign_proc : process(p_read38, row_outbuf_115_reg_1906, ap_block_pp0_stage0, ap_block_pp0_stage1, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (frp_pipeline_valid_U_valid_out(7) = ap_const_logic_1))) then 
            grp_dct_1d_fu_606_p_read6 <= row_outbuf_115_reg_1906;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            grp_dct_1d_fu_606_p_read6 <= p_read38;
        else 
            grp_dct_1d_fu_606_p_read6 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dct_1d_fu_606_p_read7_assign_proc : process(p_read39, row_outbuf_123_reg_1946, ap_block_pp0_stage0, ap_block_pp0_stage1, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (frp_pipeline_valid_U_valid_out(7) = ap_const_logic_1))) then 
            grp_dct_1d_fu_606_p_read7 <= row_outbuf_123_reg_1946;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            grp_dct_1d_fu_606_p_read7 <= p_read39;
        else 
            grp_dct_1d_fu_606_p_read7 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dct_1d_fu_626_p_read_assign_proc : process(p_read40, row_outbuf_68_reg_1671, ap_block_pp0_stage0, ap_block_pp0_stage1, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (frp_pipeline_valid_U_valid_out(7) = ap_const_logic_1))) then 
            grp_dct_1d_fu_626_p_read <= row_outbuf_68_reg_1671;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            grp_dct_1d_fu_626_p_read <= p_read40;
        else 
            grp_dct_1d_fu_626_p_read <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dct_1d_fu_626_p_read1_assign_proc : process(p_read41, row_outbuf_76_reg_1711, ap_block_pp0_stage0, ap_block_pp0_stage1, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (frp_pipeline_valid_U_valid_out(7) = ap_const_logic_1))) then 
            grp_dct_1d_fu_626_p_read1 <= row_outbuf_76_reg_1711;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            grp_dct_1d_fu_626_p_read1 <= p_read41;
        else 
            grp_dct_1d_fu_626_p_read1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dct_1d_fu_626_p_read2_assign_proc : process(p_read42, row_outbuf_84_reg_1751, ap_block_pp0_stage0, ap_block_pp0_stage1, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (frp_pipeline_valid_U_valid_out(7) = ap_const_logic_1))) then 
            grp_dct_1d_fu_626_p_read2 <= row_outbuf_84_reg_1751;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            grp_dct_1d_fu_626_p_read2 <= p_read42;
        else 
            grp_dct_1d_fu_626_p_read2 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dct_1d_fu_626_p_read3_assign_proc : process(p_read43, row_outbuf_92_reg_1791, ap_block_pp0_stage0, ap_block_pp0_stage1, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (frp_pipeline_valid_U_valid_out(7) = ap_const_logic_1))) then 
            grp_dct_1d_fu_626_p_read3 <= row_outbuf_92_reg_1791;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            grp_dct_1d_fu_626_p_read3 <= p_read43;
        else 
            grp_dct_1d_fu_626_p_read3 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dct_1d_fu_626_p_read4_assign_proc : process(p_read44, row_outbuf_100_reg_1831, ap_block_pp0_stage0, ap_block_pp0_stage1, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (frp_pipeline_valid_U_valid_out(7) = ap_const_logic_1))) then 
            grp_dct_1d_fu_626_p_read4 <= row_outbuf_100_reg_1831;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            grp_dct_1d_fu_626_p_read4 <= p_read44;
        else 
            grp_dct_1d_fu_626_p_read4 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dct_1d_fu_626_p_read5_assign_proc : process(p_read45, row_outbuf_108_reg_1871, ap_block_pp0_stage0, ap_block_pp0_stage1, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (frp_pipeline_valid_U_valid_out(7) = ap_const_logic_1))) then 
            grp_dct_1d_fu_626_p_read5 <= row_outbuf_108_reg_1871;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            grp_dct_1d_fu_626_p_read5 <= p_read45;
        else 
            grp_dct_1d_fu_626_p_read5 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dct_1d_fu_626_p_read6_assign_proc : process(p_read46, row_outbuf_116_reg_1911, ap_block_pp0_stage0, ap_block_pp0_stage1, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (frp_pipeline_valid_U_valid_out(7) = ap_const_logic_1))) then 
            grp_dct_1d_fu_626_p_read6 <= row_outbuf_116_reg_1911;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            grp_dct_1d_fu_626_p_read6 <= p_read46;
        else 
            grp_dct_1d_fu_626_p_read6 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dct_1d_fu_626_p_read7_assign_proc : process(p_read47, row_outbuf_124_reg_1951, ap_block_pp0_stage0, ap_block_pp0_stage1, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (frp_pipeline_valid_U_valid_out(7) = ap_const_logic_1))) then 
            grp_dct_1d_fu_626_p_read7 <= row_outbuf_124_reg_1951;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            grp_dct_1d_fu_626_p_read7 <= p_read47;
        else 
            grp_dct_1d_fu_626_p_read7 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dct_1d_fu_646_p_read_assign_proc : process(p_read48, row_outbuf_69_reg_1676, ap_block_pp0_stage0, ap_block_pp0_stage1, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (frp_pipeline_valid_U_valid_out(7) = ap_const_logic_1))) then 
            grp_dct_1d_fu_646_p_read <= row_outbuf_69_reg_1676;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            grp_dct_1d_fu_646_p_read <= p_read48;
        else 
            grp_dct_1d_fu_646_p_read <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dct_1d_fu_646_p_read1_assign_proc : process(p_read49, row_outbuf_77_reg_1716, ap_block_pp0_stage0, ap_block_pp0_stage1, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (frp_pipeline_valid_U_valid_out(7) = ap_const_logic_1))) then 
            grp_dct_1d_fu_646_p_read1 <= row_outbuf_77_reg_1716;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            grp_dct_1d_fu_646_p_read1 <= p_read49;
        else 
            grp_dct_1d_fu_646_p_read1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dct_1d_fu_646_p_read2_assign_proc : process(p_read50, row_outbuf_85_reg_1756, ap_block_pp0_stage0, ap_block_pp0_stage1, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (frp_pipeline_valid_U_valid_out(7) = ap_const_logic_1))) then 
            grp_dct_1d_fu_646_p_read2 <= row_outbuf_85_reg_1756;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            grp_dct_1d_fu_646_p_read2 <= p_read50;
        else 
            grp_dct_1d_fu_646_p_read2 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dct_1d_fu_646_p_read3_assign_proc : process(p_read51, row_outbuf_93_reg_1796, ap_block_pp0_stage0, ap_block_pp0_stage1, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (frp_pipeline_valid_U_valid_out(7) = ap_const_logic_1))) then 
            grp_dct_1d_fu_646_p_read3 <= row_outbuf_93_reg_1796;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            grp_dct_1d_fu_646_p_read3 <= p_read51;
        else 
            grp_dct_1d_fu_646_p_read3 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dct_1d_fu_646_p_read4_assign_proc : process(p_read52, row_outbuf_101_reg_1836, ap_block_pp0_stage0, ap_block_pp0_stage1, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (frp_pipeline_valid_U_valid_out(7) = ap_const_logic_1))) then 
            grp_dct_1d_fu_646_p_read4 <= row_outbuf_101_reg_1836;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            grp_dct_1d_fu_646_p_read4 <= p_read52;
        else 
            grp_dct_1d_fu_646_p_read4 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dct_1d_fu_646_p_read5_assign_proc : process(p_read53, row_outbuf_109_reg_1876, ap_block_pp0_stage0, ap_block_pp0_stage1, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (frp_pipeline_valid_U_valid_out(7) = ap_const_logic_1))) then 
            grp_dct_1d_fu_646_p_read5 <= row_outbuf_109_reg_1876;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            grp_dct_1d_fu_646_p_read5 <= p_read53;
        else 
            grp_dct_1d_fu_646_p_read5 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dct_1d_fu_646_p_read6_assign_proc : process(p_read54, row_outbuf_117_reg_1916, ap_block_pp0_stage0, ap_block_pp0_stage1, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (frp_pipeline_valid_U_valid_out(7) = ap_const_logic_1))) then 
            grp_dct_1d_fu_646_p_read6 <= row_outbuf_117_reg_1916;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            grp_dct_1d_fu_646_p_read6 <= p_read54;
        else 
            grp_dct_1d_fu_646_p_read6 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dct_1d_fu_646_p_read7_assign_proc : process(p_read55, row_outbuf_125_reg_1956, ap_block_pp0_stage0, ap_block_pp0_stage1, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (frp_pipeline_valid_U_valid_out(7) = ap_const_logic_1))) then 
            grp_dct_1d_fu_646_p_read7 <= row_outbuf_125_reg_1956;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            grp_dct_1d_fu_646_p_read7 <= p_read55;
        else 
            grp_dct_1d_fu_646_p_read7 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dct_1d_fu_666_p_read_assign_proc : process(p_read56, row_outbuf_70_reg_1681, ap_block_pp0_stage0, ap_block_pp0_stage1, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (frp_pipeline_valid_U_valid_out(7) = ap_const_logic_1))) then 
            grp_dct_1d_fu_666_p_read <= row_outbuf_70_reg_1681;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            grp_dct_1d_fu_666_p_read <= p_read56;
        else 
            grp_dct_1d_fu_666_p_read <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dct_1d_fu_666_p_read1_assign_proc : process(p_read57, row_outbuf_78_reg_1721, ap_block_pp0_stage0, ap_block_pp0_stage1, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (frp_pipeline_valid_U_valid_out(7) = ap_const_logic_1))) then 
            grp_dct_1d_fu_666_p_read1 <= row_outbuf_78_reg_1721;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            grp_dct_1d_fu_666_p_read1 <= p_read57;
        else 
            grp_dct_1d_fu_666_p_read1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dct_1d_fu_666_p_read2_assign_proc : process(p_read58, row_outbuf_86_reg_1761, ap_block_pp0_stage0, ap_block_pp0_stage1, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (frp_pipeline_valid_U_valid_out(7) = ap_const_logic_1))) then 
            grp_dct_1d_fu_666_p_read2 <= row_outbuf_86_reg_1761;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            grp_dct_1d_fu_666_p_read2 <= p_read58;
        else 
            grp_dct_1d_fu_666_p_read2 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dct_1d_fu_666_p_read3_assign_proc : process(p_read59, row_outbuf_94_reg_1801, ap_block_pp0_stage0, ap_block_pp0_stage1, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (frp_pipeline_valid_U_valid_out(7) = ap_const_logic_1))) then 
            grp_dct_1d_fu_666_p_read3 <= row_outbuf_94_reg_1801;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            grp_dct_1d_fu_666_p_read3 <= p_read59;
        else 
            grp_dct_1d_fu_666_p_read3 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dct_1d_fu_666_p_read4_assign_proc : process(p_read60, row_outbuf_102_reg_1841, ap_block_pp0_stage0, ap_block_pp0_stage1, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (frp_pipeline_valid_U_valid_out(7) = ap_const_logic_1))) then 
            grp_dct_1d_fu_666_p_read4 <= row_outbuf_102_reg_1841;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            grp_dct_1d_fu_666_p_read4 <= p_read60;
        else 
            grp_dct_1d_fu_666_p_read4 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dct_1d_fu_666_p_read5_assign_proc : process(p_read61, row_outbuf_110_reg_1881, ap_block_pp0_stage0, ap_block_pp0_stage1, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (frp_pipeline_valid_U_valid_out(7) = ap_const_logic_1))) then 
            grp_dct_1d_fu_666_p_read5 <= row_outbuf_110_reg_1881;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            grp_dct_1d_fu_666_p_read5 <= p_read61;
        else 
            grp_dct_1d_fu_666_p_read5 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dct_1d_fu_666_p_read6_assign_proc : process(p_read62, row_outbuf_118_reg_1921, ap_block_pp0_stage0, ap_block_pp0_stage1, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (frp_pipeline_valid_U_valid_out(7) = ap_const_logic_1))) then 
            grp_dct_1d_fu_666_p_read6 <= row_outbuf_118_reg_1921;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            grp_dct_1d_fu_666_p_read6 <= p_read62;
        else 
            grp_dct_1d_fu_666_p_read6 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dct_1d_fu_666_p_read7_assign_proc : process(p_read63, row_outbuf_126_reg_1961, ap_block_pp0_stage0, ap_block_pp0_stage1, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (frp_pipeline_valid_U_valid_out(7) = ap_const_logic_1))) then 
            grp_dct_1d_fu_666_p_read7 <= row_outbuf_126_reg_1961;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            grp_dct_1d_fu_666_p_read7 <= p_read63;
        else 
            grp_dct_1d_fu_666_p_read7 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    pf_ap_return_0_U_frpsig_data_in_assign_proc : process(ap_CS_fsm_pp0_stage1, grp_dct_1d_fu_526_ap_return_0, ap_return_0_preg, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            pf_ap_return_0_U_frpsig_data_in <= grp_dct_1d_fu_526_ap_return_0;
        else 
            pf_ap_return_0_U_frpsig_data_in <= ap_return_0_preg;
        end if; 
    end process;


    pf_ap_return_10_U_frpsig_data_in_assign_proc : process(ap_CS_fsm_pp0_stage1, grp_dct_1d_fu_566_ap_return_1, ap_block_pp0_stage1_11001, ap_return_10_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            pf_ap_return_10_U_frpsig_data_in <= grp_dct_1d_fu_566_ap_return_1;
        else 
            pf_ap_return_10_U_frpsig_data_in <= ap_return_10_preg;
        end if; 
    end process;


    pf_ap_return_11_U_frpsig_data_in_assign_proc : process(ap_CS_fsm_pp0_stage1, grp_dct_1d_fu_586_ap_return_1, ap_block_pp0_stage1_11001, ap_return_11_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            pf_ap_return_11_U_frpsig_data_in <= grp_dct_1d_fu_586_ap_return_1;
        else 
            pf_ap_return_11_U_frpsig_data_in <= ap_return_11_preg;
        end if; 
    end process;


    pf_ap_return_12_U_frpsig_data_in_assign_proc : process(ap_CS_fsm_pp0_stage1, grp_dct_1d_fu_606_ap_return_1, ap_block_pp0_stage1_11001, ap_return_12_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            pf_ap_return_12_U_frpsig_data_in <= grp_dct_1d_fu_606_ap_return_1;
        else 
            pf_ap_return_12_U_frpsig_data_in <= ap_return_12_preg;
        end if; 
    end process;


    pf_ap_return_13_U_frpsig_data_in_assign_proc : process(ap_CS_fsm_pp0_stage1, grp_dct_1d_fu_626_ap_return_1, ap_block_pp0_stage1_11001, ap_return_13_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            pf_ap_return_13_U_frpsig_data_in <= grp_dct_1d_fu_626_ap_return_1;
        else 
            pf_ap_return_13_U_frpsig_data_in <= ap_return_13_preg;
        end if; 
    end process;


    pf_ap_return_14_U_frpsig_data_in_assign_proc : process(ap_CS_fsm_pp0_stage1, grp_dct_1d_fu_646_ap_return_1, ap_block_pp0_stage1_11001, ap_return_14_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            pf_ap_return_14_U_frpsig_data_in <= grp_dct_1d_fu_646_ap_return_1;
        else 
            pf_ap_return_14_U_frpsig_data_in <= ap_return_14_preg;
        end if; 
    end process;


    pf_ap_return_15_U_frpsig_data_in_assign_proc : process(ap_CS_fsm_pp0_stage1, grp_dct_1d_fu_666_ap_return_1, ap_block_pp0_stage1_11001, ap_return_15_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            pf_ap_return_15_U_frpsig_data_in <= grp_dct_1d_fu_666_ap_return_1;
        else 
            pf_ap_return_15_U_frpsig_data_in <= ap_return_15_preg;
        end if; 
    end process;


    pf_ap_return_16_U_frpsig_data_in_assign_proc : process(ap_CS_fsm_pp0_stage1, grp_dct_1d_fu_526_ap_return_2, ap_block_pp0_stage1_11001, ap_return_16_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            pf_ap_return_16_U_frpsig_data_in <= grp_dct_1d_fu_526_ap_return_2;
        else 
            pf_ap_return_16_U_frpsig_data_in <= ap_return_16_preg;
        end if; 
    end process;


    pf_ap_return_17_U_frpsig_data_in_assign_proc : process(ap_CS_fsm_pp0_stage1, grp_dct_1d_fu_546_ap_return_2, ap_block_pp0_stage1_11001, ap_return_17_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            pf_ap_return_17_U_frpsig_data_in <= grp_dct_1d_fu_546_ap_return_2;
        else 
            pf_ap_return_17_U_frpsig_data_in <= ap_return_17_preg;
        end if; 
    end process;


    pf_ap_return_18_U_frpsig_data_in_assign_proc : process(ap_CS_fsm_pp0_stage1, grp_dct_1d_fu_566_ap_return_2, ap_block_pp0_stage1_11001, ap_return_18_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            pf_ap_return_18_U_frpsig_data_in <= grp_dct_1d_fu_566_ap_return_2;
        else 
            pf_ap_return_18_U_frpsig_data_in <= ap_return_18_preg;
        end if; 
    end process;


    pf_ap_return_19_U_frpsig_data_in_assign_proc : process(ap_CS_fsm_pp0_stage1, grp_dct_1d_fu_586_ap_return_2, ap_block_pp0_stage1_11001, ap_return_19_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            pf_ap_return_19_U_frpsig_data_in <= grp_dct_1d_fu_586_ap_return_2;
        else 
            pf_ap_return_19_U_frpsig_data_in <= ap_return_19_preg;
        end if; 
    end process;


    pf_ap_return_1_U_frpsig_data_in_assign_proc : process(ap_CS_fsm_pp0_stage1, grp_dct_1d_fu_546_ap_return_0, ap_block_pp0_stage1_11001, ap_return_1_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            pf_ap_return_1_U_frpsig_data_in <= grp_dct_1d_fu_546_ap_return_0;
        else 
            pf_ap_return_1_U_frpsig_data_in <= ap_return_1_preg;
        end if; 
    end process;


    pf_ap_return_20_U_frpsig_data_in_assign_proc : process(ap_CS_fsm_pp0_stage1, grp_dct_1d_fu_606_ap_return_2, ap_block_pp0_stage1_11001, ap_return_20_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            pf_ap_return_20_U_frpsig_data_in <= grp_dct_1d_fu_606_ap_return_2;
        else 
            pf_ap_return_20_U_frpsig_data_in <= ap_return_20_preg;
        end if; 
    end process;


    pf_ap_return_21_U_frpsig_data_in_assign_proc : process(ap_CS_fsm_pp0_stage1, grp_dct_1d_fu_626_ap_return_2, ap_block_pp0_stage1_11001, ap_return_21_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            pf_ap_return_21_U_frpsig_data_in <= grp_dct_1d_fu_626_ap_return_2;
        else 
            pf_ap_return_21_U_frpsig_data_in <= ap_return_21_preg;
        end if; 
    end process;


    pf_ap_return_22_U_frpsig_data_in_assign_proc : process(ap_CS_fsm_pp0_stage1, grp_dct_1d_fu_646_ap_return_2, ap_block_pp0_stage1_11001, ap_return_22_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            pf_ap_return_22_U_frpsig_data_in <= grp_dct_1d_fu_646_ap_return_2;
        else 
            pf_ap_return_22_U_frpsig_data_in <= ap_return_22_preg;
        end if; 
    end process;


    pf_ap_return_23_U_frpsig_data_in_assign_proc : process(ap_CS_fsm_pp0_stage1, grp_dct_1d_fu_666_ap_return_2, ap_block_pp0_stage1_11001, ap_return_23_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            pf_ap_return_23_U_frpsig_data_in <= grp_dct_1d_fu_666_ap_return_2;
        else 
            pf_ap_return_23_U_frpsig_data_in <= ap_return_23_preg;
        end if; 
    end process;


    pf_ap_return_24_U_frpsig_data_in_assign_proc : process(ap_CS_fsm_pp0_stage1, grp_dct_1d_fu_526_ap_return_3, ap_block_pp0_stage1_11001, ap_return_24_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            pf_ap_return_24_U_frpsig_data_in <= grp_dct_1d_fu_526_ap_return_3;
        else 
            pf_ap_return_24_U_frpsig_data_in <= ap_return_24_preg;
        end if; 
    end process;


    pf_ap_return_25_U_frpsig_data_in_assign_proc : process(ap_CS_fsm_pp0_stage1, grp_dct_1d_fu_546_ap_return_3, ap_block_pp0_stage1_11001, ap_return_25_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            pf_ap_return_25_U_frpsig_data_in <= grp_dct_1d_fu_546_ap_return_3;
        else 
            pf_ap_return_25_U_frpsig_data_in <= ap_return_25_preg;
        end if; 
    end process;


    pf_ap_return_26_U_frpsig_data_in_assign_proc : process(ap_CS_fsm_pp0_stage1, grp_dct_1d_fu_566_ap_return_3, ap_block_pp0_stage1_11001, ap_return_26_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            pf_ap_return_26_U_frpsig_data_in <= grp_dct_1d_fu_566_ap_return_3;
        else 
            pf_ap_return_26_U_frpsig_data_in <= ap_return_26_preg;
        end if; 
    end process;


    pf_ap_return_27_U_frpsig_data_in_assign_proc : process(ap_CS_fsm_pp0_stage1, grp_dct_1d_fu_586_ap_return_3, ap_block_pp0_stage1_11001, ap_return_27_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            pf_ap_return_27_U_frpsig_data_in <= grp_dct_1d_fu_586_ap_return_3;
        else 
            pf_ap_return_27_U_frpsig_data_in <= ap_return_27_preg;
        end if; 
    end process;


    pf_ap_return_28_U_frpsig_data_in_assign_proc : process(ap_CS_fsm_pp0_stage1, grp_dct_1d_fu_606_ap_return_3, ap_block_pp0_stage1_11001, ap_return_28_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            pf_ap_return_28_U_frpsig_data_in <= grp_dct_1d_fu_606_ap_return_3;
        else 
            pf_ap_return_28_U_frpsig_data_in <= ap_return_28_preg;
        end if; 
    end process;


    pf_ap_return_29_U_frpsig_data_in_assign_proc : process(ap_CS_fsm_pp0_stage1, grp_dct_1d_fu_626_ap_return_3, ap_block_pp0_stage1_11001, ap_return_29_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            pf_ap_return_29_U_frpsig_data_in <= grp_dct_1d_fu_626_ap_return_3;
        else 
            pf_ap_return_29_U_frpsig_data_in <= ap_return_29_preg;
        end if; 
    end process;


    pf_ap_return_2_U_frpsig_data_in_assign_proc : process(ap_CS_fsm_pp0_stage1, grp_dct_1d_fu_566_ap_return_0, ap_block_pp0_stage1_11001, ap_return_2_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            pf_ap_return_2_U_frpsig_data_in <= grp_dct_1d_fu_566_ap_return_0;
        else 
            pf_ap_return_2_U_frpsig_data_in <= ap_return_2_preg;
        end if; 
    end process;


    pf_ap_return_30_U_frpsig_data_in_assign_proc : process(ap_CS_fsm_pp0_stage1, grp_dct_1d_fu_646_ap_return_3, ap_block_pp0_stage1_11001, ap_return_30_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            pf_ap_return_30_U_frpsig_data_in <= grp_dct_1d_fu_646_ap_return_3;
        else 
            pf_ap_return_30_U_frpsig_data_in <= ap_return_30_preg;
        end if; 
    end process;


    pf_ap_return_31_U_frpsig_data_in_assign_proc : process(ap_CS_fsm_pp0_stage1, grp_dct_1d_fu_666_ap_return_3, ap_block_pp0_stage1_11001, ap_return_31_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            pf_ap_return_31_U_frpsig_data_in <= grp_dct_1d_fu_666_ap_return_3;
        else 
            pf_ap_return_31_U_frpsig_data_in <= ap_return_31_preg;
        end if; 
    end process;


    pf_ap_return_32_U_frpsig_data_in_assign_proc : process(ap_CS_fsm_pp0_stage1, grp_dct_1d_fu_526_ap_return_4, ap_block_pp0_stage1_11001, ap_return_32_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            pf_ap_return_32_U_frpsig_data_in <= grp_dct_1d_fu_526_ap_return_4;
        else 
            pf_ap_return_32_U_frpsig_data_in <= ap_return_32_preg;
        end if; 
    end process;


    pf_ap_return_33_U_frpsig_data_in_assign_proc : process(ap_CS_fsm_pp0_stage1, grp_dct_1d_fu_546_ap_return_4, ap_block_pp0_stage1_11001, ap_return_33_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            pf_ap_return_33_U_frpsig_data_in <= grp_dct_1d_fu_546_ap_return_4;
        else 
            pf_ap_return_33_U_frpsig_data_in <= ap_return_33_preg;
        end if; 
    end process;


    pf_ap_return_34_U_frpsig_data_in_assign_proc : process(ap_CS_fsm_pp0_stage1, grp_dct_1d_fu_566_ap_return_4, ap_block_pp0_stage1_11001, ap_return_34_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            pf_ap_return_34_U_frpsig_data_in <= grp_dct_1d_fu_566_ap_return_4;
        else 
            pf_ap_return_34_U_frpsig_data_in <= ap_return_34_preg;
        end if; 
    end process;


    pf_ap_return_35_U_frpsig_data_in_assign_proc : process(ap_CS_fsm_pp0_stage1, grp_dct_1d_fu_586_ap_return_4, ap_block_pp0_stage1_11001, ap_return_35_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            pf_ap_return_35_U_frpsig_data_in <= grp_dct_1d_fu_586_ap_return_4;
        else 
            pf_ap_return_35_U_frpsig_data_in <= ap_return_35_preg;
        end if; 
    end process;


    pf_ap_return_36_U_frpsig_data_in_assign_proc : process(ap_CS_fsm_pp0_stage1, grp_dct_1d_fu_606_ap_return_4, ap_block_pp0_stage1_11001, ap_return_36_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            pf_ap_return_36_U_frpsig_data_in <= grp_dct_1d_fu_606_ap_return_4;
        else 
            pf_ap_return_36_U_frpsig_data_in <= ap_return_36_preg;
        end if; 
    end process;


    pf_ap_return_37_U_frpsig_data_in_assign_proc : process(ap_CS_fsm_pp0_stage1, grp_dct_1d_fu_626_ap_return_4, ap_block_pp0_stage1_11001, ap_return_37_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            pf_ap_return_37_U_frpsig_data_in <= grp_dct_1d_fu_626_ap_return_4;
        else 
            pf_ap_return_37_U_frpsig_data_in <= ap_return_37_preg;
        end if; 
    end process;


    pf_ap_return_38_U_frpsig_data_in_assign_proc : process(ap_CS_fsm_pp0_stage1, grp_dct_1d_fu_646_ap_return_4, ap_block_pp0_stage1_11001, ap_return_38_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            pf_ap_return_38_U_frpsig_data_in <= grp_dct_1d_fu_646_ap_return_4;
        else 
            pf_ap_return_38_U_frpsig_data_in <= ap_return_38_preg;
        end if; 
    end process;


    pf_ap_return_39_U_frpsig_data_in_assign_proc : process(ap_CS_fsm_pp0_stage1, grp_dct_1d_fu_666_ap_return_4, ap_block_pp0_stage1_11001, ap_return_39_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            pf_ap_return_39_U_frpsig_data_in <= grp_dct_1d_fu_666_ap_return_4;
        else 
            pf_ap_return_39_U_frpsig_data_in <= ap_return_39_preg;
        end if; 
    end process;


    pf_ap_return_3_U_frpsig_data_in_assign_proc : process(ap_CS_fsm_pp0_stage1, grp_dct_1d_fu_586_ap_return_0, ap_block_pp0_stage1_11001, ap_return_3_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            pf_ap_return_3_U_frpsig_data_in <= grp_dct_1d_fu_586_ap_return_0;
        else 
            pf_ap_return_3_U_frpsig_data_in <= ap_return_3_preg;
        end if; 
    end process;


    pf_ap_return_40_U_frpsig_data_in_assign_proc : process(ap_CS_fsm_pp0_stage1, grp_dct_1d_fu_526_ap_return_5, ap_block_pp0_stage1_11001, ap_return_40_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            pf_ap_return_40_U_frpsig_data_in <= grp_dct_1d_fu_526_ap_return_5;
        else 
            pf_ap_return_40_U_frpsig_data_in <= ap_return_40_preg;
        end if; 
    end process;


    pf_ap_return_41_U_frpsig_data_in_assign_proc : process(ap_CS_fsm_pp0_stage1, grp_dct_1d_fu_546_ap_return_5, ap_block_pp0_stage1_11001, ap_return_41_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            pf_ap_return_41_U_frpsig_data_in <= grp_dct_1d_fu_546_ap_return_5;
        else 
            pf_ap_return_41_U_frpsig_data_in <= ap_return_41_preg;
        end if; 
    end process;


    pf_ap_return_42_U_frpsig_data_in_assign_proc : process(ap_CS_fsm_pp0_stage1, grp_dct_1d_fu_566_ap_return_5, ap_block_pp0_stage1_11001, ap_return_42_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            pf_ap_return_42_U_frpsig_data_in <= grp_dct_1d_fu_566_ap_return_5;
        else 
            pf_ap_return_42_U_frpsig_data_in <= ap_return_42_preg;
        end if; 
    end process;


    pf_ap_return_43_U_frpsig_data_in_assign_proc : process(ap_CS_fsm_pp0_stage1, grp_dct_1d_fu_586_ap_return_5, ap_block_pp0_stage1_11001, ap_return_43_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            pf_ap_return_43_U_frpsig_data_in <= grp_dct_1d_fu_586_ap_return_5;
        else 
            pf_ap_return_43_U_frpsig_data_in <= ap_return_43_preg;
        end if; 
    end process;


    pf_ap_return_44_U_frpsig_data_in_assign_proc : process(ap_CS_fsm_pp0_stage1, grp_dct_1d_fu_606_ap_return_5, ap_block_pp0_stage1_11001, ap_return_44_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            pf_ap_return_44_U_frpsig_data_in <= grp_dct_1d_fu_606_ap_return_5;
        else 
            pf_ap_return_44_U_frpsig_data_in <= ap_return_44_preg;
        end if; 
    end process;


    pf_ap_return_45_U_frpsig_data_in_assign_proc : process(ap_CS_fsm_pp0_stage1, grp_dct_1d_fu_626_ap_return_5, ap_block_pp0_stage1_11001, ap_return_45_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            pf_ap_return_45_U_frpsig_data_in <= grp_dct_1d_fu_626_ap_return_5;
        else 
            pf_ap_return_45_U_frpsig_data_in <= ap_return_45_preg;
        end if; 
    end process;


    pf_ap_return_46_U_frpsig_data_in_assign_proc : process(ap_CS_fsm_pp0_stage1, grp_dct_1d_fu_646_ap_return_5, ap_block_pp0_stage1_11001, ap_return_46_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            pf_ap_return_46_U_frpsig_data_in <= grp_dct_1d_fu_646_ap_return_5;
        else 
            pf_ap_return_46_U_frpsig_data_in <= ap_return_46_preg;
        end if; 
    end process;


    pf_ap_return_47_U_frpsig_data_in_assign_proc : process(ap_CS_fsm_pp0_stage1, grp_dct_1d_fu_666_ap_return_5, ap_block_pp0_stage1_11001, ap_return_47_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            pf_ap_return_47_U_frpsig_data_in <= grp_dct_1d_fu_666_ap_return_5;
        else 
            pf_ap_return_47_U_frpsig_data_in <= ap_return_47_preg;
        end if; 
    end process;


    pf_ap_return_48_U_frpsig_data_in_assign_proc : process(ap_CS_fsm_pp0_stage1, grp_dct_1d_fu_526_ap_return_6, ap_block_pp0_stage1_11001, ap_return_48_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            pf_ap_return_48_U_frpsig_data_in <= grp_dct_1d_fu_526_ap_return_6;
        else 
            pf_ap_return_48_U_frpsig_data_in <= ap_return_48_preg;
        end if; 
    end process;


    pf_ap_return_49_U_frpsig_data_in_assign_proc : process(ap_CS_fsm_pp0_stage1, grp_dct_1d_fu_546_ap_return_6, ap_block_pp0_stage1_11001, ap_return_49_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            pf_ap_return_49_U_frpsig_data_in <= grp_dct_1d_fu_546_ap_return_6;
        else 
            pf_ap_return_49_U_frpsig_data_in <= ap_return_49_preg;
        end if; 
    end process;


    pf_ap_return_4_U_frpsig_data_in_assign_proc : process(ap_CS_fsm_pp0_stage1, grp_dct_1d_fu_606_ap_return_0, ap_block_pp0_stage1_11001, ap_return_4_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            pf_ap_return_4_U_frpsig_data_in <= grp_dct_1d_fu_606_ap_return_0;
        else 
            pf_ap_return_4_U_frpsig_data_in <= ap_return_4_preg;
        end if; 
    end process;


    pf_ap_return_50_U_frpsig_data_in_assign_proc : process(ap_CS_fsm_pp0_stage1, grp_dct_1d_fu_566_ap_return_6, ap_block_pp0_stage1_11001, ap_return_50_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            pf_ap_return_50_U_frpsig_data_in <= grp_dct_1d_fu_566_ap_return_6;
        else 
            pf_ap_return_50_U_frpsig_data_in <= ap_return_50_preg;
        end if; 
    end process;


    pf_ap_return_51_U_frpsig_data_in_assign_proc : process(ap_CS_fsm_pp0_stage1, grp_dct_1d_fu_586_ap_return_6, ap_block_pp0_stage1_11001, ap_return_51_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            pf_ap_return_51_U_frpsig_data_in <= grp_dct_1d_fu_586_ap_return_6;
        else 
            pf_ap_return_51_U_frpsig_data_in <= ap_return_51_preg;
        end if; 
    end process;


    pf_ap_return_52_U_frpsig_data_in_assign_proc : process(ap_CS_fsm_pp0_stage1, grp_dct_1d_fu_606_ap_return_6, ap_block_pp0_stage1_11001, ap_return_52_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            pf_ap_return_52_U_frpsig_data_in <= grp_dct_1d_fu_606_ap_return_6;
        else 
            pf_ap_return_52_U_frpsig_data_in <= ap_return_52_preg;
        end if; 
    end process;


    pf_ap_return_53_U_frpsig_data_in_assign_proc : process(ap_CS_fsm_pp0_stage1, grp_dct_1d_fu_626_ap_return_6, ap_block_pp0_stage1_11001, ap_return_53_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            pf_ap_return_53_U_frpsig_data_in <= grp_dct_1d_fu_626_ap_return_6;
        else 
            pf_ap_return_53_U_frpsig_data_in <= ap_return_53_preg;
        end if; 
    end process;


    pf_ap_return_54_U_frpsig_data_in_assign_proc : process(ap_CS_fsm_pp0_stage1, grp_dct_1d_fu_646_ap_return_6, ap_block_pp0_stage1_11001, ap_return_54_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            pf_ap_return_54_U_frpsig_data_in <= grp_dct_1d_fu_646_ap_return_6;
        else 
            pf_ap_return_54_U_frpsig_data_in <= ap_return_54_preg;
        end if; 
    end process;


    pf_ap_return_55_U_frpsig_data_in_assign_proc : process(ap_CS_fsm_pp0_stage1, grp_dct_1d_fu_666_ap_return_6, ap_block_pp0_stage1_11001, ap_return_55_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            pf_ap_return_55_U_frpsig_data_in <= grp_dct_1d_fu_666_ap_return_6;
        else 
            pf_ap_return_55_U_frpsig_data_in <= ap_return_55_preg;
        end if; 
    end process;


    pf_ap_return_56_U_frpsig_data_in_assign_proc : process(ap_CS_fsm_pp0_stage1, grp_dct_1d_fu_526_ap_return_7, ap_block_pp0_stage1_11001, ap_return_56_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            pf_ap_return_56_U_frpsig_data_in <= grp_dct_1d_fu_526_ap_return_7;
        else 
            pf_ap_return_56_U_frpsig_data_in <= ap_return_56_preg;
        end if; 
    end process;


    pf_ap_return_57_U_frpsig_data_in_assign_proc : process(ap_CS_fsm_pp0_stage1, grp_dct_1d_fu_546_ap_return_7, ap_block_pp0_stage1_11001, ap_return_57_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            pf_ap_return_57_U_frpsig_data_in <= grp_dct_1d_fu_546_ap_return_7;
        else 
            pf_ap_return_57_U_frpsig_data_in <= ap_return_57_preg;
        end if; 
    end process;


    pf_ap_return_58_U_frpsig_data_in_assign_proc : process(ap_CS_fsm_pp0_stage1, grp_dct_1d_fu_566_ap_return_7, ap_block_pp0_stage1_11001, ap_return_58_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            pf_ap_return_58_U_frpsig_data_in <= grp_dct_1d_fu_566_ap_return_7;
        else 
            pf_ap_return_58_U_frpsig_data_in <= ap_return_58_preg;
        end if; 
    end process;


    pf_ap_return_59_U_frpsig_data_in_assign_proc : process(ap_CS_fsm_pp0_stage1, grp_dct_1d_fu_586_ap_return_7, ap_block_pp0_stage1_11001, ap_return_59_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            pf_ap_return_59_U_frpsig_data_in <= grp_dct_1d_fu_586_ap_return_7;
        else 
            pf_ap_return_59_U_frpsig_data_in <= ap_return_59_preg;
        end if; 
    end process;


    pf_ap_return_5_U_frpsig_data_in_assign_proc : process(ap_CS_fsm_pp0_stage1, grp_dct_1d_fu_626_ap_return_0, ap_block_pp0_stage1_11001, ap_return_5_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            pf_ap_return_5_U_frpsig_data_in <= grp_dct_1d_fu_626_ap_return_0;
        else 
            pf_ap_return_5_U_frpsig_data_in <= ap_return_5_preg;
        end if; 
    end process;


    pf_ap_return_60_U_frpsig_data_in_assign_proc : process(ap_CS_fsm_pp0_stage1, grp_dct_1d_fu_606_ap_return_7, ap_block_pp0_stage1_11001, ap_return_60_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            pf_ap_return_60_U_frpsig_data_in <= grp_dct_1d_fu_606_ap_return_7;
        else 
            pf_ap_return_60_U_frpsig_data_in <= ap_return_60_preg;
        end if; 
    end process;


    pf_ap_return_61_U_frpsig_data_in_assign_proc : process(ap_CS_fsm_pp0_stage1, grp_dct_1d_fu_626_ap_return_7, ap_block_pp0_stage1_11001, ap_return_61_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            pf_ap_return_61_U_frpsig_data_in <= grp_dct_1d_fu_626_ap_return_7;
        else 
            pf_ap_return_61_U_frpsig_data_in <= ap_return_61_preg;
        end if; 
    end process;


    pf_ap_return_62_U_frpsig_data_in_assign_proc : process(ap_CS_fsm_pp0_stage1, grp_dct_1d_fu_646_ap_return_7, ap_block_pp0_stage1_11001, ap_return_62_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            pf_ap_return_62_U_frpsig_data_in <= grp_dct_1d_fu_646_ap_return_7;
        else 
            pf_ap_return_62_U_frpsig_data_in <= ap_return_62_preg;
        end if; 
    end process;


    pf_ap_return_63_U_frpsig_data_in_assign_proc : process(ap_CS_fsm_pp0_stage1, grp_dct_1d_fu_666_ap_return_7, ap_block_pp0_stage1_11001, ap_return_63_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            pf_ap_return_63_U_frpsig_data_in <= grp_dct_1d_fu_666_ap_return_7;
        else 
            pf_ap_return_63_U_frpsig_data_in <= ap_return_63_preg;
        end if; 
    end process;


    pf_ap_return_6_U_frpsig_data_in_assign_proc : process(ap_CS_fsm_pp0_stage1, grp_dct_1d_fu_646_ap_return_0, ap_block_pp0_stage1_11001, ap_return_6_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            pf_ap_return_6_U_frpsig_data_in <= grp_dct_1d_fu_646_ap_return_0;
        else 
            pf_ap_return_6_U_frpsig_data_in <= ap_return_6_preg;
        end if; 
    end process;


    pf_ap_return_7_U_frpsig_data_in_assign_proc : process(ap_CS_fsm_pp0_stage1, grp_dct_1d_fu_666_ap_return_0, ap_block_pp0_stage1_11001, ap_return_7_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            pf_ap_return_7_U_frpsig_data_in <= grp_dct_1d_fu_666_ap_return_0;
        else 
            pf_ap_return_7_U_frpsig_data_in <= ap_return_7_preg;
        end if; 
    end process;


    pf_ap_return_8_U_frpsig_data_in_assign_proc : process(ap_CS_fsm_pp0_stage1, grp_dct_1d_fu_526_ap_return_1, ap_block_pp0_stage1_11001, ap_return_8_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            pf_ap_return_8_U_frpsig_data_in <= grp_dct_1d_fu_526_ap_return_1;
        else 
            pf_ap_return_8_U_frpsig_data_in <= ap_return_8_preg;
        end if; 
    end process;


    pf_ap_return_9_U_frpsig_data_in_assign_proc : process(ap_CS_fsm_pp0_stage1, grp_dct_1d_fu_546_ap_return_1, ap_block_pp0_stage1_11001, ap_return_9_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            pf_ap_return_9_U_frpsig_data_in <= grp_dct_1d_fu_546_ap_return_1;
        else 
            pf_ap_return_9_U_frpsig_data_in <= ap_return_9_preg;
        end if; 
    end process;


    pf_data_in_last_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(13) = ap_const_logic_1)) then 
            pf_data_in_last <= ap_const_logic_1;
        else 
            pf_data_in_last <= ap_const_logic_0;
        end if; 
    end process;

    pf_sync_continue <= (pf_all_done and ap_continue);
end behav;
