00000000 A NAND_BST_START
00000004 t chipname
0000000c t version
00000010 d delay1
00000010 d dram_params_table
00000014 d dram_cfg_param
00000018 d dram_timing1_param
0000001c d dram_timing2_param
00000020 d dram_timing3_param
00000024 d por_delay_param
00000028 d dram_mode_reg0_param
00000028 d modereg_reset_lpddr2_param
0000002c d dram_mode_reg1_param
00000030 d dram_mode_reg2_param
00000034 d dram_mode_reg3_param
00000034 d reset_delay_lpddr2_param
00000038 d dram_self_ref_param
00000038 d lpddr2_ds_mode_reg3_param
0000003c d dram_dqs_sync
00000040 d dram_pad_term
00000044 d dram_zq_calibration
00000048 d delay2
0000004c d pll_ddr_ctrl_param
00000050 d pll_ddr_ctrl2_param
00000054 d pll_ddr_ctrl3_param
00000058 d dram_dll0_param
0000005c d dram_dll1_param
00000060 d dram_dll2_param
00000064 d dram_dll3_param
00000068 d dram_ctrl_sel_0_param
0000006c d dram_ctrl_sel_1_param
00000070 d dram_ctrl_sel_2_param
00000074 d dram_ctrl_sel_3_param
00000078 d dram_ctrl_sel_misc_param
0000007c d dram_byte_map
00000080 d dram_dqs_sync_prertt
00000084 d dram_zq_calibration_prertt
00000088 d dram_pad_clb_en
0000008c d delay3
00000090 d dram_rsvd_space
00000094 d pll_program_delay
00000098 d dll_program_delay
0000009c d cg_ddr_init_param
000000a0 d cg_ddr_normal_param
000000a4 d dll_reset_delay
000000a8 D amboot_bld_ram_start
000000ac D nand_control
000000b0 D nand_skip_mode
000000b4 D pll_core_ctrl_param
000000b8 D pll_idsp_ctrl_param
000000bc D pll_cortex_ctrl_param
000000c0 D pll_cortex_frac_param
000000c4 D scaler_icss
000000c8 D __table_end
000000c8 d end_dram_table
000000c8 T memsetup
000000d0 t set_core_pll
00000126 t pll_set_value
00000132 t pll_program_delay_loop
00000138 t dramfreq
00000170 t dll_program_delay_loop
00000176 t get_ref_clk_freq
00000176 t setup_timer_reg
00000176 t stop_point
0000017e t reset_and_enable_timer
00000188 t slow_clock_mode
0000018e t write_dram_main_regs
0000019a t _mac_step_1
0000019e t _mac_step_2
000001a2 t _mac_step_3
000001a6 t _mac_step_4
000001ae t _mac_step_5
000001b2 t _mac_step_6
000001b6 t _mac_step_7
000001c4 t _mac_step_8
000001d2 t _mac_step_9
000001dc t _mac_step_10
000001e0 t _mac_step_11
000001e2 t LOOP4
000001e8 t _mac_step_12
000001ec t LOOP5
000001ec t _mac_step_13
000001f6 t LOOPMR3
000001fc t _mac_step_14
00000200 t _mac_step_15
0000020a t _mac_step_16
00000216 t _mac_step_17
0000021a t LOOP37
0000021a t _mac_step_18
00000226 t _mac_step_19
00000230 t _mac_step_20
00000234 t _mac_step_21
00000238 t LOOP15
00000238 t _mac_step_22
0000023e t _mac_step_23
00000242 t LOOP14
00000242 t _mac_step_24
00000248 t _mac_step_25
0000024c t _mac_step_26
00000250 t _mac_step_27
00000254 t _mac_step_28
00000256 t LOOP16
0000025c t _mac_step_29
000002b0 T dram_delay_proc
000002b6 t timer_read
000002d0 T start
00000310 t relocate
00000320 t relocate_2ndstage
0000033c t ddrc_cfg
00000354 t copy_loop
0000035e t system_cfg
00000388 t skip_usb_reset
00000396 t bst_dead
000003e4 A __postreloc_start
000007d0 A __postreloc_end
01000000 A MIN_DRAM_SIZE
c0000000 A DRAM_START_ADDR
c0f00000 A AMBOOT_BST_RAM_START
c0f00000 A DRAM_TABLE_ADDR_MINUS_NAND_TABLE_ADDR
c0f003e4 T __postreloc_ram_start
c0f003e4 T start_post_relocate
c0f003f0 t switch_to_fifo_mode
c0f00424 T nand_load_bld
c0f00428 t nand_jump_to_bld
c0f00434 t do_nand_bld
c0f00450 t nand_512
c0f0047c t nand_2k
c0f004a4 t done_size_setup
c0f004d0 t set_6bit_ecc
c0f004e8 t set_8bit_ecc
c0f004fc t done_ecc
c0f00514 t load_ptb
c0f00528 t find_good_ptb
c0f0053c t found_ptb
c0f00578 t scan_bb
c0f00598 t nand_load_block_loop
c0f005a8 t start_loading_good_block
c0f005c0 t nand_load_next_block
c0f005c8 t nand_check_block
c0f005d0 t nand_check_block_loop
c0f005fc t nand_load_block
c0f00638 t _controlreg_main_area
c0f00640 t _controlreg_spare_area
c0f00648 t _done_controlreg
c0f00698 t _dma_fifo_dsm_done
c0f006b0 t set_main_dma_burst
c0f006bc t set_spare_dma_burst
c0f006c4 t done_set_dma_burst
c0f006d0 t flash_no_fixup
c0f006f4 t set_main_fiodma_burst
c0f00700 t set_spare_fiodma_burst
c0f00708 t set_fiodma_dsm_burst
c0f00720 t done_set_fiodma_burst
c0f00724 t _wait_nand_cmd_done
c0f0073c t _wait_nand_fiodma_done
c0f00758 t _wait_nand_dma_done
c0f0078c t eot_nand
c0f00790 t __BYTES_PER_BLOCK
c0f00794 t RT_NAND_CONTROL
c0f00798 t NAND_BB_MARKER_OFFSET_RAM
c0f0079c t FIO_CTR_MAIN
c0f007a0 t DRAM_TABLE_START_ADDR
c0f007a4 t DMA_CHANX_CTR
c0f007a8 t FIO_DMACTR
c0f007ac t __METADATA_PAGENUM
c0f007b0 t RT_NAND_ECC_BITS
c0f007d0 T __postreloc_ram_end
