// Seed: 1566915455
module module_0 (
    input  wire  id_0,
    output tri   id_1,
    output uwire id_2,
    input  uwire id_3,
    input  wor   id_4,
    input  wand  id_5
);
  wor id_7;
  assign #1 id_1 = 1 ? id_4 == 1 : ~id_7 ? id_0 : 1;
  assign id_7 = id_5 == 1;
  wire id_8;
  assign module_1.id_1 = 0;
  wire id_9;
endmodule
module module_0 (
    input  wire  id_0,
    output wire  id_1,
    output wand  id_2,
    output tri0  id_3,
    output tri1  id_4,
    output uwire module_1
);
  wire id_7;
  module_0 modCall_1 (
      id_0,
      id_4,
      id_2,
      id_0,
      id_0,
      id_0
  );
endmodule
