{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1383568415367 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1383568415368 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 04 12:33:35 2013 " "Processing started: Mon Nov 04 12:33:35 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1383568415368 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1383568415368 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Up-Down-Counter -c Up-Down-Counter " "Command: quartus_map --read_settings_files=on --write_settings_files=off Up-Down-Counter -c Up-Down-Counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1383568415368 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1383568415885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "up_counter_tutorial.v 1 1 " "Found 1 design units, including 1 entities, in source file up_counter_tutorial.v" { { "Info" "ISGN_ENTITY_NAME" "1 up_counter_tut " "Found entity 1: up_counter_tut" {  } { { "Up_counter_Tutorial.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Up_counter_Tutorial.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1383568415962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1383568415962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "up_counter_tutorial_noclock.v 1 1 " "Found 1 design units, including 1 entities, in source file up_counter_tutorial_noclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 up_counter_tutorial_noclock " "Found entity 1: up_counter_tutorial_noclock" {  } { { "Up_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Up_counter_Tutorial_noclock.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1383568415966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1383568415966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "on_off.v 1 1 " "Found 1 design units, including 1 entities, in source file on_off.v" { { "Info" "ISGN_ENTITY_NAME" "1 up_counter " "Found entity 1: up_counter" {  } { { "on_off.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/on_off.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1383568415971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1383568415971 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Double_SevenSeg.v(13) " "Verilog HDL information at Double_SevenSeg.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1383568415975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "double_sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file double_sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 Double_SevenSeg " "Found entity 1: Double_SevenSeg" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1383568415976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1383568415976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file frequency_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 Frequency_Divider " "Found entity 1: Frequency_Divider" {  } { { "Frequency_Divider.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Frequency_Divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1383568415980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1383568415980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "updown_counter_withclock.v 1 1 " "Found 1 design units, including 1 entities, in source file updown_counter_withclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 updown_counter_withclock " "Found entity 1: updown_counter_withclock" {  } { { "UpDown_counter_withclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_withclock.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1383568415985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1383568415985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blockclock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file blockclock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BlockClock " "Found entity 1: BlockClock" {  } { { "BlockClock.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/BlockClock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1383568415990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1383568415990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blocknoclock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file blocknoclock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BlockNoclock " "Found entity 1: BlockNoclock" {  } { { "BlockNoclock.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/BlockNoclock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1383568415995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1383568415995 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "updown_count_noclock.v(14) " "Verilog HDL information at updown_count_noclock.v(14): always construct contains both blocking and non-blocking assignments" {  } { { "updown_count_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/updown_count_noclock.v" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1383568415999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "updown_count_noclock.v 1 1 " "Found 1 design units, including 1 entities, in source file updown_count_noclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 updown_count_noclock " "Found entity 1: updown_count_noclock" {  } { { "updown_count_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/updown_count_noclock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1383568416000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1383568416000 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BlockNoclock " "Elaborating entity \"BlockNoclock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1383568416047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Double_SevenSeg Double_SevenSeg:inst12 " "Elaborating entity \"Double_SevenSeg\" for hierarchy \"Double_SevenSeg:inst12\"" {  } { { "BlockNoclock.bdf" "inst12" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/BlockNoclock.bdf" { { 144 520 688 224 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1383568416061 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Double_SevenSeg.v(16) " "Verilog HDL assignment warning at Double_SevenSeg.v(16): truncated value with size 32 to match size of target (4)" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1383568416062 "|BlockNoclock|Double_SevenSeg:inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Double_SevenSeg.v(17) " "Verilog HDL assignment warning at Double_SevenSeg.v(17): truncated value with size 32 to match size of target (4)" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1383568416062 "|BlockNoclock|Double_SevenSeg:inst12"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "onesbcd Double_SevenSeg.v(19) " "Verilog HDL Always Construct warning at Double_SevenSeg.v(19): variable \"onesbcd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1383568416063 "|BlockNoclock|Double_SevenSeg:inst12"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tensbcd Double_SevenSeg.v(35) " "Verilog HDL Always Construct warning at Double_SevenSeg.v(35): variable \"tensbcd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1383568416063 "|BlockNoclock|Double_SevenSeg:inst12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "updown_count_noclock updown_count_noclock:inst " "Elaborating entity \"updown_count_noclock\" for hierarchy \"updown_count_noclock:inst\"" {  } { { "BlockNoclock.bdf" "inst" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/BlockNoclock.bdf" { { 160 336 488 272 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1383568416082 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "k updown_count_noclock.v(11) " "Verilog HDL or VHDL warning at updown_count_noclock.v(11): object \"k\" assigned a value but never read" {  } { { "updown_count_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/updown_count_noclock.v" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1383568416082 "|BlockNoclock|updown_count_noclock:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "l updown_count_noclock.v(11) " "Verilog HDL or VHDL warning at updown_count_noclock.v(11): object \"l\" assigned a value