The following files were generated for 'tcam_bl' in directory 
/root/tcam_bl/:

tcam_bl.edn:
   Electronic Data Netlist (EDN) file containing the information
   required to implement the module in a Xilinx (R) FPGA.

tcam_bl.v:
   Verilog wrapper file provided to support functional simulation.
   This file contains simulation model customization data that is
   passed to a parameterized simulation model for the core.

tcam_bl.veo:
   VEO template file containing code that can be used as a model for
   instantiating a CORE Generator module in a Verilog design.

tcam_bl.xco:
   CORE Generator input file containing the parameters used to
   regenerate a core.

tcam_bl_cam_control_12.ndf:
   Optional output file produced for cores that generate NGC files.
   The NDF files allow third party synthesis tools to infer resource
   utilization and timing from the NGC files associated with these new
   cores.

tcam_bl_cam_control_12.ngc:
   Binary Xilinx implementation netlist. The logic implementation of
   certain CORE Generator IP is described by a combination of a top
   level EDN file plus one or more NGC files.

tcam_bl_cam_control_12.ngc_xst.xrpt:
   Please see the core data sheet.

tcam_bl_cam_decoder_10.ndf:
   Optional output file produced for cores that generate NGC files.
   The NDF files allow third party synthesis tools to infer resource
   utilization and timing from the NGC files associated with these new
   cores.

tcam_bl_cam_decoder_10.ngc:
   Binary Xilinx implementation netlist. The logic implementation of
   certain CORE Generator IP is described by a combination of a top
   level EDN file plus one or more NGC files.

tcam_bl_cam_decoder_10.ngc_xst.xrpt:
   Please see the core data sheet.

tcam_bl_cam_decoder_2.ndf:
   Optional output file produced for cores that generate NGC files.
   The NDF files allow third party synthesis tools to infer resource
   utilization and timing from the NGC files associated with these new
   cores.

tcam_bl_cam_decoder_2.ngc:
   Binary Xilinx implementation netlist. The logic implementation of
   certain CORE Generator IP is described by a combination of a top
   level EDN file plus one or more NGC files.

tcam_bl_cam_decoder_2.ngc_xst.xrpt:
   Please see the core data sheet.

tcam_bl_cam_decoder_3.ndf:
   Optional output file produced for cores that generate NGC files.
   The NDF files allow third party synthesis tools to infer resource
   utilization and timing from the NGC files associated with these new
   cores.

tcam_bl_cam_decoder_3.ngc:
   Binary Xilinx implementation netlist. The logic implementation of
   certain CORE Generator IP is described by a combination of a top
   level EDN file plus one or more NGC files.

tcam_bl_cam_decoder_3.ngc_xst.xrpt:
   Please see the core data sheet.

tcam_bl_cam_decoder_4.ndf:
   Optional output file produced for cores that generate NGC files.
   The NDF files allow third party synthesis tools to infer resource
   utilization and timing from the NGC files associated with these new
   cores.

tcam_bl_cam_decoder_4.ngc:
   Binary Xilinx implementation netlist. The logic implementation of
   certain CORE Generator IP is described by a combination of a top
   level EDN file plus one or more NGC files.

tcam_bl_cam_decoder_4.ngc_xst.xrpt:
   Please see the core data sheet.

tcam_bl_cam_decoder_5.ndf:
   Optional output file produced for cores that generate NGC files.
   The NDF files allow third party synthesis tools to infer resource
   utilization and timing from the NGC files associated with these new
   cores.

tcam_bl_cam_decoder_5.ngc:
   Binary Xilinx implementation netlist. The logic implementation of
   certain CORE Generator IP is described by a combination of a top
   level EDN file plus one or more NGC files.

tcam_bl_cam_decoder_5.ngc_xst.xrpt:
   Please see the core data sheet.

tcam_bl_cam_decoder_6.ndf:
   Optional output file produced for cores that generate NGC files.
   The NDF files allow third party synthesis tools to infer resource
   utilization and timing from the NGC files associated with these new
   cores.

tcam_bl_cam_decoder_6.ngc:
   Binary Xilinx implementation netlist. The logic implementation of
   certain CORE Generator IP is described by a combination of a top
   level EDN file plus one or more NGC files.

tcam_bl_cam_decoder_6.ngc_xst.xrpt:
   Please see the core data sheet.

tcam_bl_cam_decoder_7.ndf:
   Optional output file produced for cores that generate NGC files.
   The NDF files allow third party synthesis tools to infer resource
   utilization and timing from the NGC files associated with these new
   cores.

tcam_bl_cam_decoder_7.ngc:
   Binary Xilinx implementation netlist. The logic implementation of
   certain CORE Generator IP is described by a combination of a top
   level EDN file plus one or more NGC files.

tcam_bl_cam_decoder_7.ngc_xst.xrpt:
   Please see the core data sheet.

tcam_bl_cam_decoder_8.ndf:
   Optional output file produced for cores that generate NGC files.
   The NDF files allow third party synthesis tools to infer resource
   utilization and timing from the NGC files associated with these new
   cores.

tcam_bl_cam_decoder_8.ngc:
   Binary Xilinx implementation netlist. The logic implementation of
   certain CORE Generator IP is described by a combination of a top
   level EDN file plus one or more NGC files.

tcam_bl_cam_decoder_8.ngc_xst.xrpt:
   Please see the core data sheet.

tcam_bl_cam_decoder_9.ndf:
   Optional output file produced for cores that generate NGC files.
   The NDF files allow third party synthesis tools to infer resource
   utilization and timing from the NGC files associated with these new
   cores.

tcam_bl_cam_decoder_9.ngc:
   Binary Xilinx implementation netlist. The logic implementation of
   certain CORE Generator IP is described by a combination of a top
   level EDN file plus one or more NGC files.

tcam_bl_cam_decoder_9.ngc_xst.xrpt:
   Please see the core data sheet.

tcam_bl_cam_input_1.ndf:
   Optional output file produced for cores that generate NGC files.
   The NDF files allow third party synthesis tools to infer resource
   utilization and timing from the NGC files associated with these new
   cores.

tcam_bl_cam_input_1.ngc:
   Binary Xilinx implementation netlist. The logic implementation of
   certain CORE Generator IP is described by a combination of a top
   level EDN file plus one or more NGC files.

tcam_bl_cam_input_1.ngc_xst.xrpt:
   Please see the core data sheet.

tcam_bl_cam_match_enc_11.ndf:
   Optional output file produced for cores that generate NGC files.
   The NDF files allow third party synthesis tools to infer resource
   utilization and timing from the NGC files associated with these new
   cores.

tcam_bl_cam_match_enc_11.ngc:
   Binary Xilinx implementation netlist. The logic implementation of
   certain CORE Generator IP is described by a combination of a top
   level EDN file plus one or more NGC files.

tcam_bl_cam_match_enc_11.ngc_xst.xrpt:
   Please see the core data sheet.

tcam_bl_flist.txt:
   Text file listing all of the output files produced when a customized
   core was generated in the CORE Generator.

tcam_bl_padded.edn:
   EDIF wrapper file generated for a core when the Generate netlist
   wrapper with IO pads project option is enabled. The file adds input
   pads and output pads to the core, allowing you to process the
   generated core through the Xilinx design flow as if it were a
   complete chip design.

tcam_bl_readme.txt:
   Text file indicating the files generated and how they are used.

tcam_bl_xmdf.tcl:
   ISE Project Navigator interface file. ISE uses this file to determine
   how the files output by CORE Generator for the core can be integrated
   into your ISE project.


Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

