// Seed: 3637976367
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = id_12 == 1;
  wire id_13;
  assign id_6 = id_5 ? 1 : {id_1{id_3 * id_3}};
endmodule
module module_1 (
    output logic id_0,
    input  tri   id_1
);
  tri1 id_3 = id_3;
  always @(id_3 or posedge 1) begin
    id_0 <= 1;
    disable id_4;
    id_4 = id_4;
  end
  wire id_5;
  module_0(
      id_3, id_3, id_5, id_3, id_3, id_5, id_3, id_5, id_3, id_3, id_5, id_5
  );
endmodule
