`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 17.11-s014_1
// Generated on: Dec  7 2020 18:52:19 KST (Dec  7 2020 09:52:19 UTC)

module st_weight_addr_gen_MuxAdd2i1u16u16u1_4_0(in3, in2, ctrl1, out1);
  input [15:0] in3, in2;
  input ctrl1;
  output [15:0] out1;
  wire [15:0] in3, in2;
  wire ctrl1;
  wire [15:0] out1;
  wire inc_add_26_2_n_0, inc_add_26_2_n_2, inc_add_26_2_n_4,
       inc_add_26_2_n_6, inc_add_26_2_n_7, inc_add_26_2_n_9,
       inc_add_26_2_n_12, inc_add_26_2_n_14;
  wire inc_add_26_2_n_15, inc_add_26_2_n_17, inc_add_26_2_n_20,
       inc_add_26_2_n_22, inc_add_26_2_n_24, inc_add_26_2_n_26, n_0,
       n_1;
  wire n_2, n_3, n_4, n_5, n_6, n_7, n_8, n_9;
  wire n_10, n_11, n_12, n_13, n_14, n_15, n_16;
  MX2XL g164(.A (in3[9]), .B (n_10), .S0 (ctrl1), .Y (out1[9]));
  MX2XL g165(.A (in3[15]), .B (n_16), .S0 (ctrl1), .Y (out1[15]));
  MX2XL g166(.A (in3[12]), .B (n_13), .S0 (ctrl1), .Y (out1[12]));
  MX2XL g167(.A (in3[2]), .B (n_3), .S0 (ctrl1), .Y (out1[2]));
  OAI22X1 g168(.A0 (n_1), .A1 (ctrl1), .B0 (n_0), .B1 (in2[0]), .Y
       (out1[0]));
  MX2XL g169(.A (in3[1]), .B (n_2), .S0 (ctrl1), .Y (out1[1]));
  MX2XL g170(.A (in3[8]), .B (n_9), .S0 (ctrl1), .Y (out1[8]));
  MX2XL g171(.A (in3[11]), .B (n_12), .S0 (ctrl1), .Y (out1[11]));
  MX2XL g172(.A (n_11), .B (in3[10]), .S0 (n_0), .Y (out1[10]));
  MX2XL g173(.A (n_7), .B (in3[6]), .S0 (n_0), .Y (out1[6]));
  MX2XL g174(.A (in3[14]), .B (n_15), .S0 (ctrl1), .Y (out1[14]));
  MX2XL g175(.A (in3[13]), .B (n_14), .S0 (ctrl1), .Y (out1[13]));
  MX2XL g176(.A (in3[7]), .B (n_8), .S0 (ctrl1), .Y (out1[7]));
  MX2XL g177(.A (n_6), .B (in3[5]), .S0 (n_0), .Y (out1[5]));
  MX2XL g178(.A (in3[4]), .B (n_5), .S0 (ctrl1), .Y (out1[4]));
  MX2XL g179(.A (n_4), .B (in3[3]), .S0 (n_0), .Y (out1[3]));
  INVX1 g180(.A (in3[0]), .Y (n_1));
  INVX1 g181(.A (ctrl1), .Y (n_0));
  XNOR2X1 inc_add_26_2_g147(.A (in2[15]), .B (inc_add_26_2_n_26), .Y
       (n_16));
  XNOR2X1 inc_add_26_2_g148(.A (in2[14]), .B (inc_add_26_2_n_24), .Y
       (n_15));
  NAND2BX1 inc_add_26_2_g149(.AN (inc_add_26_2_n_24), .B (in2[14]), .Y
       (inc_add_26_2_n_26));
  XNOR2X1 inc_add_26_2_g150(.A (in2[13]), .B (inc_add_26_2_n_22), .Y
       (n_14));
  NAND2BX1 inc_add_26_2_g151(.AN (inc_add_26_2_n_22), .B (in2[13]), .Y
       (inc_add_26_2_n_24));
  XNOR2X1 inc_add_26_2_g152(.A (in2[12]), .B (inc_add_26_2_n_20), .Y
       (n_13));
  NAND2BX1 inc_add_26_2_g153(.AN (inc_add_26_2_n_20), .B (in2[12]), .Y
       (inc_add_26_2_n_22));
  XNOR2X1 inc_add_26_2_g154(.A (in2[11]), .B (inc_add_26_2_n_17), .Y
       (n_12));
  NAND2BX1 inc_add_26_2_g155(.AN (inc_add_26_2_n_17), .B (in2[11]), .Y
       (inc_add_26_2_n_20));
  XNOR2X1 inc_add_26_2_g156(.A (in2[9]), .B (inc_add_26_2_n_15), .Y
       (n_10));
  XNOR2X1 inc_add_26_2_g157(.A (in2[10]), .B (inc_add_26_2_n_14), .Y
       (n_11));
  NAND2BX1 inc_add_26_2_g158(.AN (inc_add_26_2_n_14), .B (in2[10]), .Y
       (inc_add_26_2_n_17));
  XNOR2X1 inc_add_26_2_g159(.A (in2[8]), .B (inc_add_26_2_n_12), .Y
       (n_9));
  NAND2BX1 inc_add_26_2_g160(.AN (inc_add_26_2_n_12), .B (in2[8]), .Y
       (inc_add_26_2_n_15));
  NAND3BXL inc_add_26_2_g161(.AN (inc_add_26_2_n_12), .B (in2[9]), .C
       (in2[8]), .Y (inc_add_26_2_n_14));
  XNOR2X1 inc_add_26_2_g162(.A (in2[7]), .B (inc_add_26_2_n_9), .Y
       (n_8));
  NAND2BX1 inc_add_26_2_g163(.AN (inc_add_26_2_n_9), .B (in2[7]), .Y
       (inc_add_26_2_n_12));
  XNOR2X1 inc_add_26_2_g164(.A (in2[5]), .B (inc_add_26_2_n_7), .Y
       (n_6));
  XNOR2X1 inc_add_26_2_g165(.A (in2[6]), .B (inc_add_26_2_n_6), .Y
       (n_7));
  NAND2BX1 inc_add_26_2_g166(.AN (inc_add_26_2_n_6), .B (in2[6]), .Y
       (inc_add_26_2_n_9));
  XNOR2X1 inc_add_26_2_g167(.A (in2[4]), .B (inc_add_26_2_n_4), .Y
       (n_5));
  NAND2BX1 inc_add_26_2_g168(.AN (inc_add_26_2_n_4), .B (in2[4]), .Y
       (inc_add_26_2_n_7));
  NAND3BXL inc_add_26_2_g169(.AN (inc_add_26_2_n_4), .B (in2[5]), .C
       (in2[4]), .Y (inc_add_26_2_n_6));
  XNOR2X1 inc_add_26_2_g170(.A (in2[3]), .B (inc_add_26_2_n_2), .Y
       (n_4));
  NAND2BX1 inc_add_26_2_g171(.AN (inc_add_26_2_n_2), .B (in2[3]), .Y
       (inc_add_26_2_n_4));
  XNOR2X1 inc_add_26_2_g172(.A (in2[2]), .B (inc_add_26_2_n_0), .Y
       (n_3));
  NAND2BX1 inc_add_26_2_g173(.AN (inc_add_26_2_n_0), .B (in2[2]), .Y
       (inc_add_26_2_n_2));
  XOR2XL inc_add_26_2_g174(.A (in2[1]), .B (in2[0]), .Y (n_2));
  NAND2X1 inc_add_26_2_g175(.A (in2[1]), .B (in2[0]), .Y
       (inc_add_26_2_n_0));
endmodule


