
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.006835                       # Number of seconds simulated
sim_ticks                                  6835006500                       # Number of ticks simulated
final_tick                                 6835006500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  91611                       # Simulator instruction rate (inst/s)
host_op_rate                                   176970                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               81831684                       # Simulator tick rate (ticks/s)
host_mem_usage                                 612492                       # Number of bytes of host memory used
host_seconds                                    83.53                       # Real time elapsed on the host
sim_insts                                     7651813                       # Number of instructions simulated
sim_ops                                      14781445                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   6835006500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           66304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          104000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             170304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        66304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         66304                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst             1036                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             1625                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2661                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst            9700649                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           15215787                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              24916436                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst       9700649                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          9700649                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst           9700649                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          15215787                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             24916436                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        2663                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2663                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 170432                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  170432                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                41                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                85                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               196                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               58                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               96                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    6834977000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2663                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1831                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     668                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     133                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          515                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    328.450485                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   190.819578                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   340.123917                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          188     36.50%     36.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          121     23.50%     60.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           38      7.38%     67.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           33      6.41%     73.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           29      5.63%     79.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           15      2.91%     82.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           16      3.11%     85.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            8      1.55%     86.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           67     13.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          515                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     38221500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                88152750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   13315000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     14352.80                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33102.80                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        24.94                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     24.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.19                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2142                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.44                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    2566645.51                       # Average gap between requests
system.mem_ctrls.pageHitRate                    80.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1620780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   857670                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 9924600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         17824560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             19189050                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               546720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        68696970                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy         7671840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       1590113880                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             1716446070                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            251.125741                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           6791239250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE       677500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       7552000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   6620871000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     19975750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      35280500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    150649750                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2099160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1096755                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 9082080                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         15980640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             17687100                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy               921600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        60320250                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy         7080960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       1595448180                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             1709716725                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            250.141200                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           6793834500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE       900000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       6772000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   6643099000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     18438250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      33500000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    132297250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   6835006500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                11579386                       # Number of BP lookups
system.cpu.branchPred.condPredicted          11579386                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1006793                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             10042410                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    2185                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                513                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups        10042410                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits           10032209                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            10201                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1611                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   6835006500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                       83152                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       21355                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1005                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           127                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   6835006500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   6835006500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                       45675                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           262                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    29                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      6835006500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         13670014                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              74833                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       42873415                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    11579386                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           10034394                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      12514342                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 2014094                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  238                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           849                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           31                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          166                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                     45502                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2231                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           13597506                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              6.155119                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.539246                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1233023      9.07%      9.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   502852      3.70%     12.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   256480      1.89%     14.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    10768      0.08%     14.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   270973      1.99%     16.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     5192      0.04%     16.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  3753218     27.60%     44.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  1503006     11.05%     55.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  6061994     44.58%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             13597506                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.847065                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        3.136311                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  2060475                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               2437076                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   6329895                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1763013                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                1007047                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               61881085                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                1007047                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  3067399                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 2385880                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2341                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   6084487                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               1050352                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               53850816                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  6280                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  15680                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  26982                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   8092                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            78257746                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             109065016                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         56680618                       # Number of integer rename lookups
system.cpu.rename.CommittedMaps              20857714                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 57400032                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                127                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             99                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   8048803                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                99583                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               28691                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              9205                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             4035                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   37800514                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 210                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  32205225                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           1751438                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        23019278                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     24172023                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            179                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      13597506                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.368466                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.623450                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             6472066     47.60%     47.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              770259      5.66%     53.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              771718      5.68%     58.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              770527      5.67%     64.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               22618      0.17%     64.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1265565      9.31%     74.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             3515072     25.85%     99.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                6228      0.05%     99.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                3453      0.03%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        13597506                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 1505197     99.94%     99.94% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     99.94% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     99.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     99.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     99.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     99.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     99.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     99.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     99.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     99.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     99.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     99.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     99.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     99.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     99.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     99.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     99.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.94% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    775      0.05%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   125      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               954      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              32092421     99.65%     99.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   84      0.00%     99.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1499      0.00%     99.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     99.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     99.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     99.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     99.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     99.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     99.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     99.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     99.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     99.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     99.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     99.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     99.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     99.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     99.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     99.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     99.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     99.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     99.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     99.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     99.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     99.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     99.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     99.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     99.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     99.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     99.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     99.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     99.66% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                87652      0.27%     99.93% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               22615      0.07%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               32205225                       # Type of FU issued
system.cpu.iq.rate                           2.355903                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     1506097                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.046766                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           81265491                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          60820212                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     28178693                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               33710368                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads            10049                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        48352                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           99                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          224                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        12834                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            48                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                1007047                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 2345565                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  5293                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            37800729                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                70                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                 99583                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                28691                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                144                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    524                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  4469                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            224                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         502291                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       506231                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              1008522                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              28189253                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                 83142                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           4015972                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             5                       # number of nop insts executed
system.cpu.iew.exec_refs                       104495                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  2542132                       # Number of branches executed
system.cpu.iew.exec_stores                      21353                       # Number of stores executed
system.cpu.iew.exec_rate                     2.062123                       # Inst execution rate
system.cpu.iew.wb_sent                       28182484                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      28178693                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  19342712                       # num instructions producing a value
system.cpu.iew.wb_consumers                  27793706                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.061351                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.695939                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        23019322                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              31                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1006883                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     10307443                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.434055                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.198109                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      6227342     60.42%     60.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       523471      5.08%     65.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       511901      4.97%     70.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      2016178     19.56%     90.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         5407      0.05%     90.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         4593      0.04%     90.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         2438      0.02%     90.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1002487      9.73%     99.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        13626      0.13%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     10307443                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              7651813                       # Number of instructions committed
system.cpu.commit.committedOps               14781445                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                          67088                       # Number of memory references committed
system.cpu.commit.loads                         51231                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    2032701                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  14780462                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 1167                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass          743      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         14712330     99.53%     99.54% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              40      0.00%     99.54% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1244      0.01%     99.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     99.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     99.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     99.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     99.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     99.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     99.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     99.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     99.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     99.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     99.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     99.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     99.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     99.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     99.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     99.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     99.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     99.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     99.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     99.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     99.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     99.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     99.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     99.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     99.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     99.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     99.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     99.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     99.55% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           51231      0.35%     99.89% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          15857      0.11%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          14781445                       # Class of committed instruction
system.cpu.commit.bw_lim_events                 13626                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     48094584                       # The number of ROB reads
system.cpu.rob.rob_writes                    78891949                       # The number of ROB writes
system.cpu.timesIdled                             621                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           72508                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     7651813                       # Number of Instructions Simulated
system.cpu.committedOps                      14781445                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.786507                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.786507                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.559752                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.559752                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 28121175                       # number of integer regfile reads
system.cpu.int_regfile_writes                25619665                       # number of integer regfile writes
system.cpu.cc_regfile_reads                  14217415                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 16664868                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 6452383                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      4                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   6835006500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements               796                       # number of replacements
system.cpu.dcache.tags.tagsinuse           800.314031                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               76914                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1819                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             42.283672                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   800.314031                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.781557                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.781557                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1023                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          646                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          299                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.999023                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            177797                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           177797                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   6835006500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data        61201                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           61201                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        15713                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          15713                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data         76914                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            76914                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data        76914                       # number of overall hits
system.cpu.dcache.overall_hits::total           76914                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        10930                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         10930                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          145                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          145                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        11075                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          11075                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        11075                       # number of overall misses
system.cpu.dcache.overall_misses::total         11075                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    725501500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    725501500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     10909000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     10909000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    736410500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    736410500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    736410500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    736410500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data        72131                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        72131                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data        15858                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        15858                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data        87989                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        87989                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data        87989                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        87989                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.151530                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.151530                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.009144                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009144                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.125868                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.125868                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.125868                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.125868                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 66377.081427                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66377.081427                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 75234.482759                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 75234.482759                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 66493.047404                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66493.047404                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 66493.047404                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66493.047404                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          906                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          687                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              15                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   113.250000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    45.800000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks          267                       # number of writebacks
system.cpu.dcache.writebacks::total               267                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data         9247                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9247                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            8                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            8                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         9255                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         9255                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         9255                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         9255                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         1683                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1683                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          137                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          137                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         1820                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1820                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         1820                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1820                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    132504000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    132504000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     10354500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     10354500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    142858500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    142858500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    142858500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    142858500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.023333                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.023333                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.008639                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008639                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.020684                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020684                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.020684                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.020684                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 78730.837790                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78730.837790                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 75580.291971                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75580.291971                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 78493.681319                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78493.681319                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 78493.681319                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78493.681319                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   6835006500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   6835006500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   6835006500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               590                       # number of replacements
system.cpu.icache.tags.tagsinuse           469.473050                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               43799                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1094                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             40.035649                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   469.473050                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.916940                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.916940                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          156                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          130                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          218                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             92092                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            92092                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   6835006500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst        43799                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           43799                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst         43799                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            43799                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst        43799                       # number of overall hits
system.cpu.icache.overall_hits::total           43799                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1700                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1700                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1700                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1700                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1700                       # number of overall misses
system.cpu.icache.overall_misses::total          1700                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    125365999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    125365999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    125365999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    125365999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    125365999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    125365999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst        45499                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        45499                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst        45499                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        45499                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst        45499                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        45499                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.037363                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.037363                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.037363                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.037363                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.037363                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.037363                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 73744.705294                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73744.705294                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 73744.705294                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73744.705294                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 73744.705294                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73744.705294                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1119                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                20                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    55.950000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          590                       # number of writebacks
system.cpu.icache.writebacks::total               590                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          604                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          604                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          604                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          604                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          604                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          604                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1096                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1096                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1096                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1096                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1096                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1096                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     88194499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     88194499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     88194499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     88194499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     88194499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     88194499                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.024088                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.024088                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.024088                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.024088                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.024088                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.024088                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 80469.433394                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 80469.433394                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 80469.433394                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 80469.433394                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 80469.433394                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 80469.433394                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   6835006500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   6835006500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   6835006500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  1680.601775                       # Cycle average of tags in use
system.l2.tags.total_refs                        1625                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      2661                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.610673                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::cpu.inst        726.491698                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        954.110077                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::cpu.inst         0.022171                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.029117                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.051288                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2661                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          165                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          809                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1687                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.081207                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     36973                       # Number of tag accesses
system.l2.tags.data_accesses                    36973                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   6835006500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks          267                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              267                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          583                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              583                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data                 16                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    16                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst              59                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 59                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data            177                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               177                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                    59                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                   193                       # number of demand (read+write) hits
system.l2.demand_hits::total                      252                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   59                       # number of overall hits
system.l2.overall_hits::cpu.data                  193                       # number of overall hits
system.l2.overall_hits::total                     252                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data              121                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 121                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1037                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1037                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data         1506                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1506                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1037                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                1627                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2664                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1037                       # number of overall misses
system.l2.overall_misses::cpu.data               1627                       # number of overall misses
system.l2.overall_misses::total                  2664                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data      9980500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       9980500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     85989000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     85989000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data    128096000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    128096000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      85989000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     138076500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        224065500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     85989000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    138076500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       224065500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks          267                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          267                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          583                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          583                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            137                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               137                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         1096                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1096                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data         1683                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1683                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              1096                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data              1820                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 2916                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             1096                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data             1820                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                2916                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.883212                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.883212                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.946168                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.946168                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.894831                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.894831                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.946168                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.893956                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.913580                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.946168                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.893956                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.913580                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 82483.471074                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82483.471074                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 82920.925747                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82920.925747                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 85057.104914                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85057.104914                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 82920.925747                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 84865.703749                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84108.671171                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 82920.925747                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 84865.703749                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84108.671171                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadSharedReq_mshr_hits::cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.data                1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.data               1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.ReadExReq_mshr_misses::cpu.data          121                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            121                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1037                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1037                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data         1505                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1505                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1037                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           1626                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2663                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1037                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          1626                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2663                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data      8770500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      8770500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     75629000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     75629000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data    113032000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    113032000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     75629000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    121802500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    197431500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     75629000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    121802500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    197431500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.883212                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.883212                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.946168                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.946168                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.894236                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.894236                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.946168                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.893407                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.913237                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.946168                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.893407                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.913237                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 72483.471074                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72483.471074                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 72930.568949                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72930.568949                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 75104.318937                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75104.318937                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 72930.568949                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 74909.286593                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74138.753286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 72930.568949                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 74909.286593                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74138.753286                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          2663                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   6835006500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2540                       # Transaction distribution
system.membus.trans_dist::ReadExReq               121                       # Transaction distribution
system.membus.trans_dist::ReadExResp              121                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2542                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         5324                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         5324                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   5324                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       170304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       170304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  170304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2663                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2663    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2663                       # Request fanout histogram
system.membus.reqLayer2.occupancy             3299000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           14102500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests         4302                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests         1391                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           13                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   6835006500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              2776                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          267                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          590                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             529                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              137                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             137                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1096                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1683                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2780                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         4435                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  7215                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       107776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       133504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 241280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             2916                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006173                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.078338                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   2898     99.38%     99.38% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     18      0.62%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               2916                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            3008000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1641000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           2728999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
