
map -i "OpenHT_impl_1_syn.udb" -pdc "C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/impl_1.pdc" -o "OpenHT_impl_1_map.udb" -mp "OpenHT_impl_1.mrp" -hierrpt     
map:  version Radiant Software (64-bit) 2022.1.1.289.4

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2022 Lattice Semiconductor Corporation,  All rights reserved.

Command line:   map -i OpenHT_impl_1_syn.udb -pdc C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/impl_1.pdc -o OpenHT_impl_1_map.udb -mp OpenHT_impl_1.mrp -hierrpt -gui 

Loading device for application GENERIC from file 'je5d30.nph' in environment: C:/Radiant/ispfpga.
Package Status:                     Final          Version 39.



   Remove unused logic

   Do not produce over sized UDBs.

Design:  main_all
Family:  LIFCL
Device:  LIFCL-40
Package: QFN72
Performance Grade:  9_High-Performance_1.0V

Running general design DRC...

WARNING - Top module port 'io0' does not connect to anything.
WARNING - Top module port 'io1' does not connect to anything.
WARNING - Top module port 'io2' does not connect to anything.
Removing unused logic...

Optimizing...




Design Summary:
   Number of registers:        14228 out of 32373 (44%)
      Number of SLICE         registers: 14228 out of 32256 (44%)
      Number of PIO Input     registers:    0 out of    39 (0%)
      Number of PIO Output    registers:    0 out of    39 (0%)
      Number of PIO Tri-State registers:    0 out of    39 (0%)
   Number of LUT4s:            20075 out of 32256 (62%)
      Number used as logic LUT4s:                       17755
      Number used as distributed RAM:                     96 (6 per 16X4 RAM)
      Number used as ripple logic:                      2224 (2 per CCU2)
   Number of PIOs used/reserved:   23 out of    39 (51%)
      Number of PIOs reserved:      3 (per sysConfig and/or prohibit constraint)
      Number of PIOs used:         20
        Number of PIOs used for single ended IO:        10
        Number of PIO pairs used for differential IO:    5

        Number allocated to regular speed PIOs:    10 out of   17 (59%)
        Number allocated to high speed PIOs:       10 out of   22 (45%)
   Number of Dedicated IO used for ADC/PCIE/DPHY:    0 out of   10 (0%)
   Number of IDDR/ODDR/TDDR functions used:      4 out of   100 (4%)
      Number of IDDR functions:                2
                IDDRX1:           2
      Number of ODDR functions:                2
                ODDRX1:           2
      Number of TDDR functions:                0
   Number of IOs using at least one DDR function: 4 (4 differential)
      Number of IOs using IDDR only:           2 (2 differential)
      Number of IOs using ODDR only:           2 (2 differential)
      Number of IOs using ODDR/TDDR:           0 (0 differential)
      Number of IOs using IDDR/ODDR/TDDR:      0 (0 differential)
   Number of Block RAMs:          0 out of 84 (0%)
   Number of Large RAMs:          0 out of 2 (0%)
   Number of Logical DSP Functions:
      Number of Pre-Adders (9+9):    0 out of 112 (0%)
      Number of Multipliers (18x18): 44 out of 56 (78%)
         Number of 9X9:        0 (1 18x18 = 2   9x9)
         Number of 18x18:     32 (1 18x18 = 1 18x18)
         Number of 18x36:      6 (2 18x18 = 1 18x36)
         Number of 36x36:      0 (4 18x18 = 1 36x36)
      Number of 54-bit Accumulators: 6 out of 28 (21%)
      Number of 18-bit Registers:    0 out of 112 (0%)
   Number of Physical DSP Components:
      Number of PREADD9:             88 out of 112 (78%)
         Used PREADD9:               0
         Bypassed PREADD9:           88
      Number of MULT9:               88 out of 112 (78%)
         Used MULT9:                 88
         Bypassed MULT9:             0
      Number of MULT18:              44 out of 56 (78%)
         Used MULT18:                44
         Disabled MULT18:            0
      Number of MULT18X36:           6 out of 28 (21%)
         Used MULT18X36:             6
         Disabled MULT18X36:         0
      Number of MULT36:              0 out of 14 (0%)
      Number of ACC54:               6 out of 28 (21%)
      Number of REG18:               82 out of 112 (73%)
         Used REG18:                 0
         Bypassed REG18:             82
   Number of ALUREGs:             0 out of 1 (0%)
   Number of PLLs:                2 out of 3 (66%)
   Number of DDRDLLs:             0 out of 2 (0%)
   Number of DLLDELs:             0 out of 10 (0%)
   Number of DQSs:                0 out of 4 (0%)
   Number of DCSs:                0 out of 1 (0%)
   Number of DCCs:                0 out of 62 (0%)
   Number of PCLKDIVs:            0 out of 1 (0%)
   Number of ECLKDIVs:            0 out of 12 (0%)
   Number of ECLKSYNCs:           0 out of 12 (0%)
   Number of ADC Blocks:          0 out of 1 (0%)
   Number of SGMIICDRs:           0 out of 2 (0%)
   Number of PMUs:                0 out of 1 (0%)
   Number of BNKREF18s:           0 out of 3 (0%)
   Number of BNKREF33s:           0 out of 5 (0%)
   Number of PCIEs:               0 out of 1 (0%)
   Number of I2CFIFOs:            0 out of 1 (0%)
   Number of DPHYs:               0 out of 2 (0%)
   Number of Oscillators:         0 out of 1 (0%)
   Number of GSR:                 0 out of 1 (0%)
   Number of Cryptographic Block: 0 out of 1 (0%)
   Number of Config IP:           0 out of 1 (0%)
                 TSALL:           0 out of 1 (0%)
   Number of JTAG:                0 out of 1 (0%)
   Number of SED:                 0 out of 1 (0%)
   Number of PCSs:                0 out of 1 (0%)
   Number of Clocks:  6
      Net clk_rx09_c: 2 loads, 2 rising, 0 falling (Driver: Port clk_rx_i)
      Net clk_i_c: 503 loads, 503 rising, 0 falling (Driver: Port clk_i)
      Net drdyd: 147 loads, 147 rising, 0 falling (Driver: Pin channel_flt0.i101847_2_lut/Z)
      Net clk_38: 13409 loads, 13409 rising, 0 falling (Driver: Pin pll0.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS2)
      Net clk_152: 80 loads, 80 rising, 0 falling (Driver: Pin pll0.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP)
      Net clk_64: 51 loads, 51 rising, 0 falling (Driver: Pin pll0.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS)
   Number of Clock Enables:  66
      Net VCC_net: 38 loads, 0 SLICEs
      Net miso_o_N_8876: 1 loads, 1 SLICEs
      Net channel_flt0.clk_38_enable_6500: 717 loads, 717 SLICEs
      Net channel_flt0.q_fir_hb2.clk_38_enable_4218: 15 loads, 15 SLICEs
      Net channel_flt0.clk_38_enable_6484: 1000 loads, 1000 SLICEs
      Net channel_flt0.clk_38_enable_12494: 716 loads, 716 SLICEs
      Net channel_flt0.clk_38_enable_8827: 716 loads, 716 SLICEs
      Net channel_flt0.q_fir_hb1.clk_38_enable_6514: 15 loads, 15 SLICEs
      Net channel_flt0.clk_38_enable_8811: 1000 loads, 1000 SLICEs
      Net channel_flt0.clk_38_enable_12493: 717 loads, 717 SLICEs
      Net clk_38_enable_12524: 703 loads, 698 SLICEs
      Net channel_flt0.q_fir_hb0.clk_38_enable_8841: 15 loads, 15 SLICEs
      Net clk_38_enable_12492: 896 loads, 896 SLICEs
      Net clk_38_enable_12523: 993 loads, 993 SLICEs
      Net channel_flt0.clk_38_enable_4204: 650 loads, 650 SLICEs
      Net clk_38_enable_1921: 20 loads, 16 SLICEs
      Net channel_flt0.i_data_o_15__N_1871: 34 loads, 30 SLICEs
      Net channel_flt0.clk_38_enable_4172: 782 loads, 782 SLICEs
      Net channel_flt0.clk_38_enable_4188: 1000 loads, 1000 SLICEs
      Net channel_flt0.i_fir_hb2.clk_38_enable_5366: 15 loads, 15 SLICEs
      Net channel_flt0.i_fir_hb1.clk_38_enable_7693: 15 loads, 15 SLICEs
      Net channel_flt0.i_fir_hb0.clk_38_enable_10069: 15 loads, 15 SLICEs
      Net clk_38_enable_3070: 20 loads, 16 SLICEs
      Net channel_flt0.decim1.clk_38_enable_526: 1 loads, 1 SLICEs
      Net channel_flt0.decim1.drdy_o_N_1874: 30 loads, 30 SLICEs
      Net channel_flt0.decim0.clk_38_enable_353: 1 loads, 1 SLICEs
      Net channel_flt0.decim0.drdy_o_N_1874: 30 loads, 30 SLICEs
      Net ctrl_regs0.clk_i_c_enable_184: 1 loads, 1 SLICEs
      Net ctrl_regs0.clk_i_c_enable_123: 16 loads, 16 SLICEs
      Net ctrl_regs0.clk_i_c_enable_138: 16 loads, 16 SLICEs
      Net ctrl_regs0.clk_i_c_enable_153: 16 loads, 16 SLICEs
      Net ctrl_regs0.clk_i_c_enable_78: 16 loads, 16 SLICEs
      Net ctrl_regs0.clk_i_c_enable_93: 16 loads, 16 SLICEs
      Net ctrl_regs0.clk_i_c_enable_108: 16 loads, 16 SLICEs
      Net ctrl_regs0.clk_i_c_enable_200: 16 loads, 16 SLICEs
      Net ctrl_regs0.clk_i_c_enable_168: 16 loads, 16 SLICEs
      Net clk_152_enable_4: 1 loads, 1 SLICEs
      Net delay_block0.clk_i_c_enable_18: 6 loads, 6 SLICEs
      Net hilbert0.clk_38_enable_12508: 846 loads, 846 SLICEs
      Net hilbert0.clk_38_enable_11299: 16 loads, 16 SLICEs
      Net hilbert0.clk_38_enable_12450: 451 loads, 451 SLICEs
      Net iq_des0.clk_152_enable_34: 30 loads, 30 SLICEs
      Net iq_des0.clk_152_enable_58: 26 loads, 26 SLICEs
      Net iq_des0.clk_152_enable_5: 1 loads, 1 SLICEs
      Net tmp2_23__N_5510: 32 loads, 32 SLICEs
      Net am_demod0.busy: 4 loads, 4 SLICEs
      Net am_demod0.clk_38_enable_7651: 32 loads, 32 SLICEs
      Net am_demod0.sum_sq_31__N_5280: 1 loads, 1 SLICEs
      Net am_demod0.clk_38_enable_1903: 8 loads, 8 SLICEs
      Net am_demod0.clk_38_enable_1665: 16 loads, 16 SLICEs
      Net zero_insert0.clk_64_enable_1: 1 loads, 1 SLICEs
      Net rssi_fir0.clk_38_enable_12671: 853 loads, 853 SLICEs
      Net rssi_fir0.clk_38_enable_1684: 16 loads, 16 SLICEs
      Net rssi_fir0.clk_38_enable_12639: 363 loads, 363 SLICEs
      Net clk_i_c_enable_63: 12 loads, 12 SLICEs
      Net clk_i_c_enable_52: 11 loads, 11 SLICEs
      Net decim0.clk_i_c_enable_1: 1 loads, 1 SLICEs
      Net decim0.drdy_o_N_5891: 16 loads, 16 SLICEs
      Net rssi0.drdyd_enable_2: 1 loads, 1 SLICEs
      Net rssi0.drdyd_enable_16: 15 loads, 15 SLICEs
      Net freq_mod0.clk_38_enable_1900: 12 loads, 12 SLICEs
      Net freq_mod0.clk_38_enable_12526: 1 loads, 1 SLICEs
      Net freq_mod0.clk_38_enable_11270: 32 loads, 32 SLICEs
      Net spi_slave0.clk_i_c_enable_214: 15 loads, 15 SLICEs
      Net spi_slave0.clk_i_c_enable_183: 16 loads, 16 SLICEs
      Net spi_slave0.clk_i_c_enable_215: 15 loads, 15 SLICEs
   Number of LSRs:  39
      Net VCC_net: 94 loads, 0 SLICEs
      Net data_rx09_r_1__N_1: 1 loads, 0 SLICEs
      Pin nrst: 220 loads, 200 SLICEs (Net: nrst_c)
      Net n142000: 2 loads, 0 SLICEs
      Net channel_flt0.q_fir_hb2.clk_38_enable_4218: 2 loads, 2 SLICEs
      Net channel_flt0.busy_adj_15185: 1 loads, 1 SLICEs
      Net channel_flt0.q_fir_hb1.clk_38_enable_6514: 2 loads, 2 SLICEs
      Net channel_flt0.busy_adj_15189: 1 loads, 1 SLICEs
      Net channel_flt0.q_fir_hb0.clk_38_enable_8841: 2 loads, 2 SLICEs
      Net channel_flt0.busy_adj_15199: 1 loads, 1 SLICEs
      Net clk_38_enable_1921: 1 loads, 1 SLICEs
      Net channel_flt0.i_data_o_15__N_1871: 3 loads, 3 SLICEs
      Net channel_flt0.i_fir_hb2.clk_38_enable_5366: 1 loads, 1 SLICEs
      Net channel_flt0.i_fir_hb1.clk_38_enable_7693: 1 loads, 1 SLICEs
      Net channel_flt0.i_fir_hb0.clk_38_enable_10069: 1 loads, 1 SLICEs
      Net clk_38_enable_3070: 1 loads, 1 SLICEs
      Net channel_flt0.decim1.drdy_o_N_1874: 2 loads, 2 SLICEs
      Net channel_flt0.decim0.drdy_o_N_1874: 2 loads, 2 SLICEs
      Net ctrl_regs0.n115444: 1 loads, 1 SLICEs
      Net regs_rw[1][1]: 51 loads, 51 SLICEs
      Net data_rx24_r_1__N_7: 1 loads, 0 SLICEs
      Net n14318: 4 loads, 4 SLICEs
      Net n14266: 4 loads, 4 SLICEs
      Net n14265: 4 loads, 4 SLICEs
      Net n14319: 4 loads, 4 SLICEs
      Net hilbert0.clk_38_enable_11299: 1 loads, 1 SLICEs
      Net clk_tx_o_N_13: 2 loads, 0 SLICEs
      Net am_demod0.clk_38_enable_1665: 5 loads, 5 SLICEs
      Net n11: 13 loads, 13 SLICEs
      Net n57111: 2 loads, 2 SLICEs
      Net zero_insert0.n60411: 5 loads, 5 SLICEs
      Net rssi_fir0.clk_38_enable_1684: 1 loads, 1 SLICEs
      Net decim0.drdy_o_N_5891: 8 loads, 8 SLICEs
      Net rssi0.drdyd_enable_16: 23 loads, 23 SLICEs
      Net rssi0.n116941: 1 loads, 1 SLICEs
      Net fm_demod0.n60409: 16 loads, 16 SLICEs
      Net freq_mod0.n116770: 1 loads, 1 SLICEs
      Net freq_mod0.n3478: 4 loads, 4 SLICEs
      Net spi_slave0.rw_N_8891: 1 loads, 1 SLICEs
   Top 10 highest fanout non-clock nets:
      Net VCC_net: 1200 loads
      Net channel_flt0.clk_38_enable_4188: 1000 loads
      Net channel_flt0.clk_38_enable_6484: 1000 loads
      Net channel_flt0.clk_38_enable_8811: 1000 loads
      Net clk_38_enable_12524: 1000 loads
      Net hilbert0.clk_38_enable_12508: 1000 loads
      Net rssi_fir0.clk_38_enable_12671: 1000 loads
      Net channel_flt0.clk_38_enable_4204: 997 loads
      Net channel_flt0.clk_38_enable_6500: 997 loads
      Net channel_flt0.clk_38_enable_8827: 997 loads
Running physical design DRC...

WARNING - Top module port 'io0' does not connect to anything.
WARNING - Top module port 'io1' does not connect to anything.
WARNING - Top module port 'io2' does not connect to anything.
 

   Number of warnings:  6
   Number of errors:    0

Constraint Summary:
   Total number of constraints: 28
   Total number of constraints dropped: 0


Total CPU Time: 6 secs  
Total REAL Time: 7 secs  
Peak Memory Usage: 804 MB


par -f "OpenHT_impl_1.p2t" "OpenHT_impl_1_map.udb" "OpenHT_impl_1.udb"

Lattice Place and Route Report for Design "OpenHT_impl_1_map.udb"
Fri Jun  2 17:17:21 2023

PAR: Place And Route Radiant Software (64-bit) 2022.1.1.289.4.
Command Line: par -w -t 1 -cores 1 -exp parPathBased=OFF OpenHT_impl_1_map.udb \
	OpenHT_impl_1_par.dir/5_1.udb 

Loading OpenHT_impl_1_map.udb ...
Loading device for application GENERIC from file 'je5d30.nph' in environment: C:/Radiant/ispfpga.
Package Status:                     Final          Version 39.
Performance Hardware Data Status:   Final          Version 115.1.



Design:  main_all
Family:  je5d00
Device:  LIFCL-40
Package: QFN72
Performance Grade:   9_High-Performance_1.0V
WARNING - Unable to find the instance/port 'io0' in the constraint 'ldc_set_location -site {44} [get_ports io0]'

WARNING - In the constraint 'ldc_set_location -site {44} [get_ports io0]', the locate object is not specified

WARNING - Unable to find the instance/port 'io1' in the constraint 'ldc_set_location -site {42} [get_ports io1]'

WARNING - In the constraint 'ldc_set_location -site {42} [get_ports io1]', the locate object is not specified

WARNING - Unable to find the instance/port 'io2' in the constraint 'ldc_set_location -site {51} [get_ports io2]'

WARNING - In the constraint 'ldc_set_location -site {51} [get_ports io2]', the locate object is not specified

WARNING - Top module port 'io0' does not connect to anything.
WARNING - Top module port 'io1' does not connect to anything.
WARNING - Top module port 'io2' does not connect to anything.

Device SLICE utilization summary after final SLICE packing:
   SLICE          15965/16128        98% used

WARNING - Unable to find the instance/port 'io0' in the constraint 'ldc_set_location -site {44} [get_ports io0]'

WARNING - In the constraint 'ldc_set_location -site {44} [get_ports io0]', the locate object is not specified

WARNING - Unable to find the instance/port 'io1' in the constraint 'ldc_set_location -site {42} [get_ports io1]'

WARNING - In the constraint 'ldc_set_location -site {42} [get_ports io1]', the locate object is not specified

WARNING - Unable to find the instance/port 'io2' in the constraint 'ldc_set_location -site {51} [get_ports io2]'

WARNING - In the constraint 'ldc_set_location -site {51} [get_ports io2]', the locate object is not specified

WARNING - No master clock for
	generated clock	create_generated_clock -name {clk_152} -source [get_pins {pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK}] -multiply_by 76 -divide_by 13 [get_pins {pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP }] .
WARNING - No master clock for
	generated clock	create_generated_clock -name {clk_64} -source [get_pins {pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK}] -multiply_by 32 -divide_by 13 [get_pins {pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS }] .
WARNING - No master clock for
	generated clock	create_generated_clock -name {clk_38} -source [get_pins {pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK}] -multiply_by 19 -divide_by 13 [get_pins {pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS2 }] .
WARNING - Unable to find the instance/port 'io0' in the constraint 'ldc_set_location -site {44} [get_ports io0]'

WARNING - In the constraint 'ldc_set_location -site {44} [get_ports io0]', the locate object is not specified

WARNING - Unable to find the instance/port 'io1' in the constraint 'ldc_set_location -site {42} [get_ports io1]'

WARNING - In the constraint 'ldc_set_location -site {42} [get_ports io1]', the locate object is not specified

WARNING - Unable to find the instance/port 'io2' in the constraint 'ldc_set_location -site {51} [get_ports io2]'

WARNING - In the constraint 'ldc_set_location -site {51} [get_ports io2]', the locate object is not specified

Number of Signals: 39437
Number of Connections: 110903
Device utilization summary:

   VHI                   1/1           100% used
   MULT9                88/112          78% used
   MULT18               44/56           78% used
   MULT18X36             6/28           21% used
   REG18                82/112          73% used
   ACC54                 6/28           21% used
   PREADD9              88/112          78% used
   DIFFIO18              5/37           13% used
                         5/11           45% bonded
   IOLOGIC               4/74            5% used
   SEIO18               10/74           13% used
                        10/22           45% bonded
   SEIO33               10/39           25% used
                        10/17           58% bonded
   PLL                   2/3            66% used
   SLICE             15965/16128        98% used
     LUT             20075/32256        62% used
     REG             14228/32256        44% used


Pin Constraint Summary:
   15 out of 15 pins locked (100% locked).

Starting Placer Phase 0 (HIER). CPU time: 19 secs , REAL time: 20 secs 
.............
Finished Placer Phase 0 (HIER). CPU time: 30 secs , REAL time: 31 secs 


Starting Placer Phase 1. CPU time: 31 secs , REAL time: 32 secs 
..  ..
....................

Placer score = 8511471.
Finished Placer Phase 1. CPU time: 51 secs , REAL time: 51 secs 

Starting Placer Phase 2.
.

Placer score =  8206358
Finished Placer Phase 2.  CPU time: 54 secs , REAL time: 54 secs 

After final PLC packing legalization, all 0 SLICEs that were not satisfying 1 CLK/CE/LSR per HALF-PLC restriction are all placed into compatible PLCs.

------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 2 out of 13 (15%)
  PLL        : 2 out of 3 (66%)
  DCS        : 0 out of 1 (0%)
  DCC        : 0 out of 62 (0%)
  ECLKDIV    : 0 out of 12 (0%)
  PCLKDIV    : 0 out of 1 (0%)
  OSC        : 0 out of 1 (0%)
  DPHY       : 0 out of 2 (0%)
  PCIE       : 0 out of 1 (0%)

Global Clocks:
  PRIMARY "clk_i_c" from comp "clk_i" on CLK_PIN site "59 (PT76A)", clk load = 327, ce load = 0, sr load = 0
  PRIMARY "clk_152" from CLKOP on comp "pll0.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst" on PLL site "PLL_ULC", clk load = 45, ce load = 0, sr load = 0
  PRIMARY "clk_64" from CLKOS on comp "pll0.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst" on PLL site "PLL_ULC", clk load = 43, ce load = 0, sr load = 0
  PRIMARY "clk_38" from CLKOS2 on comp "pll0.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst" on PLL site "PLL_ULC", clk load = 7140, ce load = 0, sr load = 0
  PRIMARY "drdyd" from F0 on comp "SLICE_18205" on site "R38C49A", clk load = 102, ce load = 0, sr load = 0
  PRIMARY "clk_rx09_c" from comp "clk_rx_i" on CLK_PIN site "24 (PB58A)", clk load = 2, ce load = 0, sr load = 0
  PRIMARY "clk_38_enable_12523" from F1 on comp "unpack0.SLICE_19581" on site "R38C50A", clk load = 0, ce load = 539, sr load = 0
  PRIMARY "channel_flt0.clk_38_enable_8811" from F0 on comp "channel_flt0.i_fir_hb1.SLICE_21352" on site "R20C49A", clk load = 0, ce load = 529, sr load = 0
  PRIMARY "channel_flt0.clk_38_enable_4188" from F0 on comp "channel_flt0.i_fir_ch0.SLICE_21934" on site "R20C50A", clk load = 0, ce load = 514, sr load = 0
  PRIMARY "channel_flt0.clk_38_enable_6484" from F0 on comp "channel_flt0.i_fir_hb2.SLICE_21060" on site "R54C47A", clk load = 0, ce load = 510, sr load = 0
  PRIMARY "clk_38_enable_12492" from F0 on comp "lo0.SLICE_22987" on site "R54C48A", clk load = 0, ce load = 477, sr load = 0
  PRIMARY "rssi_fir0.clk_38_enable_12671" from F1 on comp "rssi_fir0.SLICE_18345" on site "R54C49A", clk load = 0, ce load = 429, sr load = 0
  PRIMARY "hilbert0.clk_38_enable_12508" from F1 on comp "hilbert0.SLICE_16818" on site "R54C50A", clk load = 0, ce load = 425, sr load = 0
  PRIMARY "channel_flt0.clk_38_enable_4172" from F1 on comp "channel_flt0.i_fir_ch0.SLICE_21645" on site "R54C51A", clk load = 0, ce load = 404, sr load = 0
  PRIMARY "clk_38_enable_12524" from F1 on comp "channel_flt0.q_fir_hb0.SLICE_8717" on site "R54C52A", clk load = 0, ce load = 387, sr load = 0
  PRIMARY "channel_flt0.clk_38_enable_12493" from F0 on comp "channel_flt0.i_fir_hb1.SLICE_21351" on site "R26C2A", clk load = 0, ce load = 377, sr load = 0

  PRIMARY  : 16 out of 16 (100%)

Edge Clocks:

  No edge clock selected.


--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   10 out of 39 (25.6%) SEIO33 sites used.
   10 out of 17 (58.8%) bonded SEIO33 sites used.
   Number of SEIO33 components: 10; differential: 0
   Number of Vref pins used: 0
   5 out of 74 (6.8%) SEIO18 sites used.
   5 out of 22 (22.7%) bonded SEIO18 sites used.
   Number of SEIO18 components: 5; differential: 5
   5 out of 37 (13.5%) DIFFIO18 sites used.
   5 out of 11 (45.5%) bonded DIFFIO18 sites used.
   Number of DIFFIO18 components: 5; differential: 5

I/O Bank Usage Summary:
+----------+----------------+------------+------------+------------+
| I/O Bank | Usage          | Bank Vccio | Bank Vref1 | Bank Vref2 |
+----------+----------------+------------+------------+------------+
| 0        | 6 / 10 ( 60%)  | 3.3V       | -          | -          |
| 1        | 4 / 7 ( 57%)   | 3.3V       | -          | -          |
| 3        | 10 / 12 ( 83%) | 1.8V       | -          | -          |
| 5        | 0 / 10 (  0%)  | -          | -          | -          |
+----------+----------------+------------+------------+------------+

Total Placer CPU time: 55 secs , REAL time: 55 secs 

Writing design to file OpenHT_impl_1_par.dir/5_1.udb ...

WARNING - Unable to find the instance/port 'io0' in the constraint 'ldc_set_location -site {44} [get_ports io0]'

WARNING - In the constraint 'ldc_set_location -site {44} [get_ports io0]', the locate object is not specified

WARNING - Unable to find the instance/port 'io1' in the constraint 'ldc_set_location -site {42} [get_ports io1]'

WARNING - In the constraint 'ldc_set_location -site {42} [get_ports io1]', the locate object is not specified

WARNING - Unable to find the instance/port 'io2' in the constraint 'ldc_set_location -site {51} [get_ports io2]'

WARNING - In the constraint 'ldc_set_location -site {51} [get_ports io2]', the locate object is not specified


Start NBR router at 17:18:19 06/02/23

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in timing report. You should always run the timing    
      tool to verify your design.                                
*****************************************************************

Starting routing resource preassignment
Preassignment Summary:
--------------------------------------------------------------------------------
11164 connections routed with dedicated routing resources
16 global clock signals routed
24613 connections routed (of 110903 total) (22.19%)
---------------------------------------------------------
Clock routing summary:
Primary clocks (32 used out of 32 available):
    Signal "clk_rx09_c" (0, 16)
       Clock   loads: 2     out of     2 routed (100.00%)
       Data    loads: 0     out of     1 routed (  0.00%)
    Signal "clk_i_c" (12, 28)
       Clock   loads: 327   out of   327 routed (100.00%)
    Signal "drdyd" (3, 19)
       Clock   loads: 102   out of   102 routed (100.00%)
       Data    loads: 1     out of     2 routed ( 50.00%)
    Signal "clk_38" (6, 22)
       Clock   loads: 7140  out of  7140 routed (100.00%)
    Signal "channel_flt0.clk_38_enable_6484" (4, 20)
       Control loads: 510   out of   510 routed (100.00%)
    Signal "channel_flt0.clk_38_enable_8811" (5, 21)
       Control loads: 529   out of   529 routed (100.00%)
    Signal "channel_flt0.clk_38_enable_12493" (8, 24)
       Control loads: 377   out of   377 routed (100.00%)
    Signal "clk_38_enable_12524" (11, 27)
       Control loads: 387   out of   387 routed (100.00%)
       Data    loads: 0     out of   297 routed (  0.00%)
    Signal "clk_38_enable_12492" (1, 17)
       Control loads: 477   out of   477 routed (100.00%)
    Signal "clk_38_enable_12523" (14, 30)
       Control loads: 539   out of   539 routed (100.00%)
    Signal "channel_flt0.clk_38_enable_4172" (13, 29)
       Control loads: 404   out of   404 routed (100.00%)
    Signal "channel_flt0.clk_38_enable_4188" (9, 25)
       Control loads: 514   out of   514 routed (100.00%)
    Signal "hilbert0.clk_38_enable_12508" (15, 31)
       Control loads: 425   out of   425 routed (100.00%)
       Data    loads: 0     out of   154 routed (  0.00%)
    Signal "clk_152" (7, 23)
       Clock   loads: 45    out of    45 routed (100.00%)
    Signal "clk_64" (2, 18)
       Clock   loads: 43    out of    43 routed (100.00%)
    Signal "rssi_fir0.clk_38_enable_12671" (10, 26)
       Control loads: 429   out of   429 routed (100.00%)
       Data    loads: 0     out of   147 routed (  0.00%)
Other clocks:
    Signal "VCC_net"
       Clock   loads: 4     out of     4 routed (100.00%)
       Control loads: 132   out of   132 routed (100.00%)
       Data    loads: 1064  out of  1064 routed (100.00%)
    Signal "pll1.lscc_pll_inst.fbclk_w"
       Clock   loads: 1     out of     1 routed (100.00%)
    Signal "pll0.lscc_pll_inst.fbclk_w"
       Clock   loads: 1     out of     1 routed (100.00%)
---------------------------------------------------------
--------------------------------------------------------------------------------
Completed routing resource preassignment
WARNING - No master clock for
	generated clock	create_generated_clock -name {clk_152} -source [get_pins {pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK}] -multiply_by 76 -divide_by 13 [get_pins {pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP }] .
WARNING - No master clock for
	generated clock	create_generated_clock -name {clk_64} -source [get_pins {pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK}] -multiply_by 32 -divide_by 13 [get_pins {pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS }] .
WARNING - No master clock for
	generated clock	create_generated_clock -name {clk_38} -source [get_pins {pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK}] -multiply_by 19 -divide_by 13 [get_pins {pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS2 }] .
    TimerIf::skewscore 0

Start NBR section for initial routing at 17:18:28 06/02/23
Level 4, iteration 1
24864(1.42%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 25 secs 

Info: Initial congestion level at 75.00% usage is 0
Info: Initial congestion area  at 75.00% usage is 62 (1.35%)

Start NBR section for normal routing at 17:18:42 06/02/23
Level 4, iteration 1
18935(1.08%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 31 secs 
Level 4, iteration 2
10938(0.62%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 37 secs 
Level 4, iteration 3
7642(0.44%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 41 secs 
Level 4, iteration 4
5388(0.31%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 44 secs 
Level 4, iteration 5
3570(0.20%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 47 secs 
Level 4, iteration 6
2535(0.14%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 49 secs 
Level 4, iteration 7
1823(0.10%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 52 secs 
Level 4, iteration 8
1207(0.07%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 54 secs 
Level 4, iteration 9
782(0.04%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 56 secs 
Level 4, iteration 10
524(0.03%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 58 secs 
Level 4, iteration 11
391(0.02%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 59 secs 
Level 4, iteration 12
279(0.02%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 1 mins 
Level 4, iteration 13
150(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 1 mins 2 secs 
Level 4, iteration 14
81(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 1 mins 2 secs 
Level 4, iteration 15
40(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 1 mins 3 secs 
Level 4, iteration 16
26(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 1 mins 3 secs 
Level 4, iteration 17
18(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 1 mins 4 secs 
Level 4, iteration 18
9(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 1 mins 4 secs 
Level 4, iteration 19
5(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 1 mins 5 secs 
Level 4, iteration 20
3(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 1 mins 5 secs 
Level 4, iteration 21
5(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 1 mins 6 secs 
Level 4, iteration 22
5(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 1 mins 6 secs 
Level 4, iteration 23
6(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 1 mins 6 secs 
Level 4, iteration 24
2(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 1 mins 7 secs 
Level 4, iteration 25
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 1 mins 7 secs 
Level 4, iteration 26
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 1 mins 7 secs 

Start NBR section for post-routing at 17:19:25 06/02/23

End NBR router with 0 unrouted connection
WARNING - No master clock for
	generated clock	create_generated_clock -name {clk_152} -source [get_pins {pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK}] -multiply_by 76 -divide_by 13 [get_pins {pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP }] .
WARNING - No master clock for
	generated clock	create_generated_clock -name {clk_64} -source [get_pins {pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK}] -multiply_by 32 -divide_by 13 [get_pins {pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS }] .
WARNING - No master clock for
	generated clock	create_generated_clock -name {clk_38} -source [get_pins {pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK}] -multiply_by 19 -divide_by 13 [get_pins {pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS2 }] .
Changing speed to M

Starting full timing analysis...
Changing speed to 12

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Estimated worst slack<setup> : <n/a>
  Estimated worst slack<hold > : <n/a>
  Timing score<setup> : 0
  Timing score<hold > : 0
  Number of connections with timing violations<setup> : 0 (0.00%)
  Number of connections with timing violations<hold > : 0 (0.00%)
-----------


Total CPU time 1 mins 22 secs 
Total REAL time: 1 mins 23 secs 
Completely routed.
End of route.  110903 routed (100.00%); 0 unrouted.

Writing design to file OpenHT_impl_1_par.dir/5_1.udb ...


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = <n/a>
PAR_SUMMARY::Timing score<setup/<ns>> = <n/a>
PAR_SUMMARY::Worst  slack<hold /<ns>> = <n/a>
PAR_SUMMARY::Timing score<hold /<ns>> = <n/a>
PAR_SUMMARY::Number of errors = 0

Total CPU  Time: 2 mins 22 secs 
Total REAL Time: 2 mins 23 secs 
Peak Memory Usage: 1096.73 MB


par done!

Note: user must run 'timing' for timing closure signoff.

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2022 Lattice Semiconductor Corporation,  All rights reserved.

tmcheck -par "OpenHT_impl_1.par" 

bitgen -w "OpenHT_impl_1.udb" -f "OpenHT_impl_1.t2b" -s "C:/Users/SP5WWP/Documents/Radiant/OpenHT/security_setting/OpenHT.secproj"
Loading OpenHT_impl_1.udb ...
Loading device for application GENERIC from file 'je5d30.nph' in environment: C:/Radiant/ispfpga.
Package Status:                     Final          Version 39.
Performance Hardware Data Status:   Final          Version 115.1.



Design:  main_all
Family:  je5d00
Device:  LIFCL-40
Package: QFN72
Performance Grade:   9_High-Performance_1.0V
WARNING - bitgen: Unable to find the instance/port 'io0' in the constraint 'ldc_set_location -site {44} [get_ports io0]'

WARNING - bitgen: In the constraint 'ldc_set_location -site {44} [get_ports io0]', the locate object is not specified

WARNING - bitgen: Unable to find the instance/port 'io1' in the constraint 'ldc_set_location -site {42} [get_ports io1]'

WARNING - bitgen: In the constraint 'ldc_set_location -site {42} [get_ports io1]', the locate object is not specified

WARNING - bitgen: Unable to find the instance/port 'io2' in the constraint 'ldc_set_location -site {51} [get_ports io2]'

WARNING - bitgen: In the constraint 'ldc_set_location -site {51} [get_ports io2]', the locate object is not specified

Successfully loading design udb and device data from disks and to up-layer in CPU time: 4 secs , REAL time: 4 secs 



BITGEN: Bitstream Generator Radiant Software (64-bit) 2022.1.1.289.4
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2022 Lattice Semiconductor Corporation,  All rights reserved.


Running DRC.
DRC detected 0 errors and 0 warnings.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                        DONE_EX  |                           OFF*  |
+---------------------------------+---------------------------------+
|                        DONE_OD  |                            ON*  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                           OFF*  |
+---------------------------------+---------------------------------+
|               EARLY_IO_RELEASE  |                           OFF*  |
+---------------------------------+---------------------------------+
|                  REGISTER_INIT  |                           ON**  |
+---------------------------------+---------------------------------+
|   MASTER_PREAMBLE_TIMER_CYCLES  |                        600000*  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_I3C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                        DISABLE  |
+---------------------------------+---------------------------------+
|                      DONE_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                     INITN_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                  PROGRAMN_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                        TRANSFR  |                           OFF*  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                           3.5*  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           OFF*  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                           OFF*  |
+---------------------------------+---------------------------------+
|                  CONFIG_IOSLEW  |                          SLOW*  |
+---------------------------------+---------------------------------+
|                        WAKE_UP  |              ENABLE_DONE_SYNC*  |
+---------------------------------+---------------------------------+
|                       BOOTMODE  |                         DUAL**  |
+---------------------------------+---------------------------------+
|         CONFIGIO_VOLTAGE_BANK0  |                NOT_SPECIFIED**  |
+---------------------------------+---------------------------------+
|         CONFIGIO_VOLTAGE_BANK1  |                 NOT_SPECIFIED*  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 9.8.
 
Saving bit stream in "C:\Users\SP5WWP\Documents\Radiant\OpenHT\impl_1\OpenHT_impl_1.bit".
Bitstream generation complete!

Total CPU Time: 18 secs 
Total REAL Time: 19 secs 
Peak Memory Usage: 834 MB

