[
{
  "directory": "/home/ckemere/Code/FPGA/Vitis2/lwip_hello/build",
  "command": "/home/ckemere/Xilinx/2025.1/Vitis/gnu/aarch32/lin/gcc-arm-none-eabi/bin/arm-none-eabi-gcc -isystem /home/ckemere/Code/FPGA/Vitis2/DMA/export/DMA/sw/standalone_ps7_cortexa9_0/include -isystem /home/ckemere/Xilinx/2025.1/gnu/aarch32/lin/gcc-arm-none-eabi/x86_64-oesdk-linux/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/13.3.0/include -isystem /home/ckemere/Xilinx/2025.1/gnu/aarch32/lin/gcc-arm-none-eabi/x86_64-oesdk-linux/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/13.3.0/include-fixed -isystem /home/ckemere/Xilinx/2025.1/Vitis/gnu/aarch32/lin/gcc-arm-none-eabi/aarch32-xilinx-eabi/usr/include  -DSDT -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -MMD -MP -specs=/home/ckemere/Code/FPGA/Vitis2/DMA/export/DMA/sw/standalone_ps7_cortexa9_0/Xilinx.spec -I/home/ckemere/Code/FPGA/Vitis2/DMA/export/DMA/sw/standalone_ps7_cortexa9_0/include -Wall -Wextra      -O1  -g3     -U__clang__ -o CMakeFiles/lwip_hello.elf.dir/platform.c.obj -c /home/ckemere/Code/FPGA/Vitis2/lwip_hello/src/platform.c",
  "file": "/home/ckemere/Code/FPGA/Vitis2/lwip_hello/src/platform.c"
},
{
  "directory": "/home/ckemere/Code/FPGA/Vitis2/lwip_hello/build",
  "command": "/home/ckemere/Xilinx/2025.1/Vitis/gnu/aarch32/lin/gcc-arm-none-eabi/bin/arm-none-eabi-gcc -isystem /home/ckemere/Code/FPGA/Vitis2/DMA/export/DMA/sw/standalone_ps7_cortexa9_0/include -isystem /home/ckemere/Xilinx/2025.1/gnu/aarch32/lin/gcc-arm-none-eabi/x86_64-oesdk-linux/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/13.3.0/include -isystem /home/ckemere/Xilinx/2025.1/gnu/aarch32/lin/gcc-arm-none-eabi/x86_64-oesdk-linux/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/13.3.0/include-fixed -isystem /home/ckemere/Xilinx/2025.1/Vitis/gnu/aarch32/lin/gcc-arm-none-eabi/aarch32-xilinx-eabi/usr/include  -DSDT -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -MMD -MP -specs=/home/ckemere/Code/FPGA/Vitis2/DMA/export/DMA/sw/standalone_ps7_cortexa9_0/Xilinx.spec -I/home/ckemere/Code/FPGA/Vitis2/DMA/export/DMA/sw/standalone_ps7_cortexa9_0/include -Wall -Wextra      -O1  -g3     -U__clang__ -o CMakeFiles/lwip_hello.elf.dir/helloworld.c.obj -c /home/ckemere/Code/FPGA/Vitis2/lwip_hello/src/helloworld.c",
  "file": "/home/ckemere/Code/FPGA/Vitis2/lwip_hello/src/helloworld.c"
},
{
  "directory": "/home/ckemere/Code/FPGA/Vitis2/lwip_hello/build",
  "command": "/home/ckemere/Xilinx/2025.1/Vitis/gnu/aarch32/lin/gcc-arm-none-eabi/bin/arm-none-eabi-gcc -isystem /home/ckemere/Code/FPGA/Vitis2/DMA/export/DMA/sw/standalone_ps7_cortexa9_0/include -isystem /home/ckemere/Xilinx/2025.1/gnu/aarch32/lin/gcc-arm-none-eabi/x86_64-oesdk-linux/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/13.3.0/include -isystem /home/ckemere/Xilinx/2025.1/gnu/aarch32/lin/gcc-arm-none-eabi/x86_64-oesdk-linux/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/13.3.0/include-fixed -isystem /home/ckemere/Xilinx/2025.1/Vitis/gnu/aarch32/lin/gcc-arm-none-eabi/aarch32-xilinx-eabi/usr/include  -DSDT -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -MMD -MP -specs=/home/ckemere/Code/FPGA/Vitis2/DMA/export/DMA/sw/standalone_ps7_cortexa9_0/Xilinx.spec -I/home/ckemere/Code/FPGA/Vitis2/DMA/export/DMA/sw/standalone_ps7_cortexa9_0/include -Wall -Wextra      -O1  -g3     -U__clang__ -o CMakeFiles/lwip_hello.elf.dir/pl_control.c.obj -c /home/ckemere/Code/FPGA/Vitis2/lwip_hello/src/pl_control.c",
  "file": "/home/ckemere/Code/FPGA/Vitis2/lwip_hello/src/pl_control.c"
},
{
  "directory": "/home/ckemere/Code/FPGA/Vitis2/lwip_hello/build",
  "command": "/home/ckemere/Xilinx/2025.1/Vitis/gnu/aarch32/lin/gcc-arm-none-eabi/bin/arm-none-eabi-gcc -isystem /home/ckemere/Code/FPGA/Vitis2/DMA/export/DMA/sw/standalone_ps7_cortexa9_0/include -isystem /home/ckemere/Xilinx/2025.1/gnu/aarch32/lin/gcc-arm-none-eabi/x86_64-oesdk-linux/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/13.3.0/include -isystem /home/ckemere/Xilinx/2025.1/gnu/aarch32/lin/gcc-arm-none-eabi/x86_64-oesdk-linux/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/13.3.0/include-fixed -isystem /home/ckemere/Xilinx/2025.1/Vitis/gnu/aarch32/lin/gcc-arm-none-eabi/aarch32-xilinx-eabi/usr/include  -DSDT -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -MMD -MP -specs=/home/ckemere/Code/FPGA/Vitis2/DMA/export/DMA/sw/standalone_ps7_cortexa9_0/Xilinx.spec -I/home/ckemere/Code/FPGA/Vitis2/DMA/export/DMA/sw/standalone_ps7_cortexa9_0/include -Wall -Wextra      -O1  -g3     -U__clang__ -o CMakeFiles/lwip_hello.elf.dir/network.c.obj -c /home/ckemere/Code/FPGA/Vitis2/lwip_hello/src/network.c",
  "file": "/home/ckemere/Code/FPGA/Vitis2/lwip_hello/src/network.c"
},
{
  "directory": "/home/ckemere/Code/FPGA/Vitis2/lwip_hello/build",
  "command": "/home/ckemere/Xilinx/2025.1/Vitis/gnu/aarch32/lin/gcc-arm-none-eabi/bin/arm-none-eabi-gcc -isystem /home/ckemere/Code/FPGA/Vitis2/DMA/export/DMA/sw/standalone_ps7_cortexa9_0/include -isystem /home/ckemere/Xilinx/2025.1/gnu/aarch32/lin/gcc-arm-none-eabi/x86_64-oesdk-linux/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/13.3.0/include -isystem /home/ckemere/Xilinx/2025.1/gnu/aarch32/lin/gcc-arm-none-eabi/x86_64-oesdk-linux/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/13.3.0/include-fixed -isystem /home/ckemere/Xilinx/2025.1/Vitis/gnu/aarch32/lin/gcc-arm-none-eabi/aarch32-xilinx-eabi/usr/include  -DSDT -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -MMD -MP -specs=/home/ckemere/Code/FPGA/Vitis2/DMA/export/DMA/sw/standalone_ps7_cortexa9_0/Xilinx.spec -I/home/ckemere/Code/FPGA/Vitis2/DMA/export/DMA/sw/standalone_ps7_cortexa9_0/include -Wall -Wextra      -O1  -g3     -U__clang__ -o CMakeFiles/lwip_hello.elf.dir/benchmark_bram_reads.c.obj -c /home/ckemere/Code/FPGA/Vitis2/lwip_hello/src/benchmark_bram_reads.c",
  "file": "/home/ckemere/Code/FPGA/Vitis2/lwip_hello/src/benchmark_bram_reads.c"
}
]