/*
 * Command for accessing SPI flash.
 *
 * Copyright (C) 2008 Atmel Corporation
 * Licensed under the GPL-2 or later.
 */

#include <common.h>
#include <serial.h>
#include <ns16550.h>
#include <asm/io.h>
#include <spi_flash.h>
#include <netdev.h>
#include <asm/arch/ddr.h>
#include <asm/arch/comblk.h>
#include <exports.h>
#include <asm/arch/m2s.h>
#include <malloc.h>

void exec_ComBlk_IRQHandler(void);
static NS16550_t serial_ports = (NS16550_t)CONFIG_SYS_NS16550_COM1;
extern void NS16550_init(NS16550_t com_port, int baud_divisor);
extern void clock_update(enum clock clck, unsigned long val);
extern int run_command (const char *cmd, int flag);


///////////////////////
/// user functions 
static void exec_send_cmd_opcode(uint8_t opcode);
static u32 exec_fill_tx_fifo(const uint8_t * p_cmd, uint32_t cmd_size);
static void exec_handle_tx_okay_irq(void);
static void exec_handle_rx_okay_irq(void);
static void process_sys_ctrl_command(uint8_t cmd_opcode);
static void exec_clock_mss_learn(u32 m2s_sys_clock);
static void exec_spi_flash_probe(u32 speed);
static u32 exec_read_page_from_flash(u8 * g_buffer, u32 size);
static u32 exec_comblk_read_page_handler(u8 const ** pp_next_page);

void exec_comblk_send_cmd_with_ptr(u8 cmd_opcode,
				   u32 cmd_params_ptr,
				   u8 * p_response,
				   u16 response_size);
void exec_comblk_send_paged_cmd(u8 * p_cmd, 
				u16 cmd_size,
				u8 * p_response, 
				u16 response_size);
void exec_comblk_get_serial_number(void);
void exec_comblk_get_design_version(void);
void exec_clock_switch(void);
void exec_start_isp(uint8_t mode);
void exec_comblk_init(void);
static int do_isp_prog(cmd_tbl_t *cmdtp, int flag, int argc, char *argv[]);




//////////////////////


/*
 * For COMBLK transactions 
 */
#define SERIAL_NUMBER_REQUEST_CMD   1;
#define DESIGN_VERSION_REQUEST_CMD  5;
#define DIGEST_CHECK_REQUEST_CMD    23;

#define FLASH_FREEZE_REQUEST_CMD        2;
#define FLASH_FREEZE_SHUTDOWN_CMD     224;
#define ISP_PROGRAMMING_REQUEST_CMD    21;

#define MSS_SYS_PROG_AUTHENTICATE    0u
#define MSS_SYS_PROG_PROGRAM         1u
#define MSS_SYS_PROG_VERIFY          2u

#define NVM_FREQRNG_MASK        0x00001FE0
#define NVM_FREQRNG_MAX         ((uint32_t)0xFF << 5)


/*                                                                                                                                  
 * Service response lengths:                                                                                                        
 */
#define STANDARD_SERV_RESP_LENGTH                       6u
#define SERIAL_NUMBER_SERV_RESP_LENGTH                  6u
#define USERCODE_SERV_RESP_LENGTH                       6u
#define DESIGNVER_SERV_RESP_LENGTH                      6u
#define DEVICE_CERT_SERV_RESP_LENGTH                    6u
#define SECONDARY_DEVICE_CERT_SERV_RESP_LENGTH          6u
#define ISP_PROG_SERV_RESP_LENGTH                       3u
#define DIGEST_CHECK_SERV_RESP_LENGTH                   2u
#define FLASH_FREEZE_SERV_RESP_LENGTH                   2u
#define FACC_STANDBY_SEL                                0u
#define MSS_25_50MHZ_EN                                 1u
#define MSS_1MHZ_EN                                     1u
#define FACC_STANDBY_SHIFT                              6u
#define MSS_25_50MHZ_EN_SHIFT                           9u
#define MSS_1MHZ_EN_SHIFT                               10u
#define FACC_STANDBY_SEL_MASK                           0x000001C0u
#define MSS_25_50MHZ_EN_MASK                            0x00000200u
#define MSS_1MHZ_EN_MASK                                0x00000400u

#define FLASH_FREEZE_SHUTDOWN_OPCODE                    0xE0
#define FLASH_FREEZE_EXIT_OPCODE                        0xE1
#define POR_DIGEST_ERROR_OPCODE                         0xF1

#define DELAY_MORE_THAN_10US        1000000

/*------------------------------------------------------------------------------
 * Control register bit masks.
 */
#define CR_FLUSHOUT_MASK    0x01u
#define CR_SIZETX_MASK      0x04u
#define CR_ENABLE_MASK      0x10u
#define CR_LOOPBACK_MASK    0x20u

/*------------------------------------------------------------------------------
 * Status and interrupt enable registers bit masks.
 */
#define TXTOKAY_MASK    0x01u
#define RCVOKAY_MASK    0x02u

/*------------------------------------------------------------------------------
 * DATA8 register bit masks.
 */
#define DATA8_COMMAND_MASK  0x8000u

/*------------------------------------------------------------------------------
 * COMBLK driver states.
 */
#define COMBLK_IDLE             0u
#define COMBLK_TX_CMD           1u
#define COMBLK_TX_DATA          2u
#define COMBLK_WAIT_RESPONSE    3u
#define COMBLK_RX_RESPONSE      4u
#define COMBLK_TX_PAGED_DATA    5u

static volatile u8   g_last_response_length = 0u;
static volatile u8   g_comblk_state = COMBLK_IDLE;
static volatile u8   g_comblk_cmd_opcode = 0u;
static const u8  *g_comblk_p_cmd = 0u;
static volatile u16  g_comblk_cmd_size = 0u;
static const u8  *g_comblk_p_data = 0u;
static volatile u32  g_comblk_data_size = 0u;
static u8  *g_comblk_p_response = 0u;
static u16  g_comblk_response_size = 0u;
static volatile u16  g_comblk_response_idx = 0u;

static volatile u32 g_initial_mssddr_facc1_cr = 0;
static volatile u32 g_initial_envm_cr = 0x00001FF1U;
static volatile u32 g_initial_mssddr_facc2_cr = 0x00;
static volatile u8 g_mode = 0;
static volatile u8 wait_for_clock_switch = 1;

static u8 g_isp_response[ISP_PROG_SERV_RESP_LENGTH];


//u8 *buf;

static u8 design_version[2];

/*
 * spi flash probe 
 */
#ifndef CONFIG_SF_DEFAULT_SPEED
# define CONFIG_SF_DEFAULT_SPEED	1000000
#endif
#ifndef CONFIG_SF_DEFAULT_MODE
# define CONFIG_SF_DEFAULT_MODE		SPI_MODE_3
#endif

static struct spi_flash *spi_flash;
#define BUFFER_A_SIZE  96 //512 //1024
#define SPI_DATA_ADDR           0x200000       /// spi data for the firmware                                                        
//#define SPI_DATA_ADDR           0x410000       /// spi data for the firmware                                                        
#define VERSION_ID_ADDR         381
//#define SPI_FILE_SIZE         1223504  //size of SPI File           
//#define SPI_FILE_SIZE           1400000  //size of SPI File           
//#define NOTIFY 200*256


static long g_src_image_target_address = 0;
static u8 g_flash_rd_buf[256];
//static u8 g_flash_rd_buf2[1024];
const u32 apb_divisors_mask = 0x00000EFCU;
static ulong SPI_FILE_SIZE = 0;

/*
 * clock 
 */

static unsigned long clock_base[CLOCK_END];
#define SPI_CLOCK_FF  50000000 // this is for evaluation kit
//#define SPI_CLOCK_FF    5000000 



static unsigned int exec_clock_mss_divisor(unsigned int r, unsigned int s)
{
  unsigned int v, ret;

  /*
   * Get a 3-bit field that defines the divisor
   */
  v = (r & (0x7<<s)) >> s;

  /*
   * Translate the bit representation of the divisor to 
   * a value ready to be used in calculation of a clock.
   */
  switch (v) {
  case 0: ret = 1; break;
  case 1: ret = 2; break;
  case 2: ret = 4; break;
  case 4: ret = 8; break;
  case 5: ret = 16; break;
  case 6: ret = 32; break;
  default: ret = 1; break;
  }

  return ret;
}

static void exec_clock_mss_learn(u32 m2s_sys_clock)
{  

  u32 r1 = M2S_SYSREG->mssddr_facc1_cr;
  u32 r2 = M2S_SYSREG->mssddr_pll_status_low_cr;

  /*
   * System reference clock is defined as a build-time constant.
   * This clock comes from the FPGA PLL and we can't determine
   * its value at run time. All clocks derived from CLK_BASE
   * can be calculated at run time (and we do just that).
   */

  clock_base[CLOCK_SYSREF] = m2s_sys_clock; //CONFIG_SYS_M2S_SYSREF;
  /*
    * Respectively:
    * M3_CLK_DIVISOR
    * DDR
    * APB0_DIVISOR
    * APB1_DIVISOR
    * FIC32_0_DIVISOR
    */
  clock_base[CLOCK_SYSTICK] = clock_base[CLOCK_SYSREF] / exec_clock_mss_divisor(r1, 9);
  clock_base[CLOCK_DDR] = clock_base[CLOCK_SYSREF] / exec_clock_mss_divisor(r2, 16);
  clock_base[CLOCK_PCLK0] = clock_base[CLOCK_SYSREF] / exec_clock_mss_divisor(r1, 2);
  clock_base[CLOCK_PCLK1] = clock_base[CLOCK_SYSREF] / exec_clock_mss_divisor(r1, 5);
  clock_base[CLOCK_FPGA] = clock_base[CLOCK_SYSREF] / exec_clock_mss_divisor(r1, 13);
}

static int exec_calc_divisor(NS16550_t port){

  u32 baudrate = 115200;
  u32 MODE_X_DIV = 16;
  u32 NS16550_CLK = clock_base[CLOCK_PCLK1];
  
  return (NS16550_CLK + (baudrate * (MODE_X_DIV / 2))) /
    (MODE_X_DIV * baudrate);
  

}


//static int exec_spi_flash_exit(void){
//  printf("exec_spi_exit\n");
//  spi_flash_free(spi_flash);
//}

static void exec_spi_flash_probe(u32 speed)
{
  unsigned int bus = 0;
  unsigned int cs = 0;
  //unsigned int speed = CONFIG_SF_DEFAULT_SPEED;
  unsigned int mode = CONFIG_SF_DEFAULT_MODE;
  struct spi_flash *new;
  

  ///disable IRQ
  //NVIC_DisableIRQ( this_spi->irqn );
  NVIC->ICER[((uint32_t)(ComBlk_SPI0) >> 5)] = (1 << ((uint32_t)(ComBlk_SPI0) & 0x1F));

  /* reset SPI0 */
  M2S_SYSREG->soft_reset_cr |= (((u32) 0x01 << 9)); //SYSREG_SPI0_SOFTRESET_MASK;
  /* Clear any previously pended SPI0 interrupt */
  NVIC->ICPR[((uint32_t)(ComBlk_SPI0) >> 5)] = (1 << ((uint32_t)(ComBlk_SPI0) & 0x1F));
  /* Take SPI0 out of reset. */
  M2S_SYSREG->soft_reset_cr &= ~(((u32) 0x01 << 9)); //SYSREG_SPI0_SOFTRESET_MASK;

  new = spi_flash_probe(bus, cs, speed, mode);
  if (!new) {
    printf("Failed to initialize SPI flash at %u:%u\n", bus, cs);
    return ;
  }
  
  if (spi_flash)
    spi_flash_free(spi_flash);
  spi_flash = new;
  
  printf("%u KiB %s at %u:%u is now current device\n",
	 spi_flash->size >> 10, spi_flash->name, bus, cs);
  
  //NVIC_EnableIRQ( this_spi->irqn );
  //NVIC->ISER[((uint32_t)(ComBlk_SPI0) >> 5)] = (1 << ((uint32_t)(ComBlk_SPI0) & 0x1F)); /* enable interrupt */

  return ;  
}

/*
static int exec_spi_flash_read(void)
{
  //unsigned long addr = SPI_DATA_ADDR;
  unsigned long offset = SPI_DATA_ADDR; //SPI_DATA_ADDR;
  unsigned long len = 96; //BUFFER_A_SIZE; //128;
  int ret;
  int i=0;
  u8 *buf;
  //void *buf;

  printf("exec_spi_flash_read. flash at 0x%p\n", spi_flash);
  udelay(1000);
  

  buf = (u8 *)malloc(len);
  if (!buf) {
    printf("Failed to map physical memory\n");
    return 1;
  }

  ///memset(g_flash_rd_buf2, 0, len);
  //ret = spi_flash_read(spi_flash, offset, len, g_flash_rd_buf2);

  memset(buf, 0, len);
  ret = spi_flash_read(spi_flash, offset, len, buf);
  if (ret) {
    printf("SPI flash read failed\n");
    return 0;
  }else{
    //printf("data from SPI Flash (0x%p) = ", g_flash_rd_buf2);
    printf("data from SPI Flash (0x%p) = ", buf);
    udelay(1000);
    for(i=0;i<len;i++){
      if(i%16==0){
	printf("\n");
      }
      //printf("%02x ", g_flash_rd_buf2[i]);
      printf("%02x ", buf[i]);
    }
  }
  printf("\n");
  free(buf);
  //unmap_physmem(buf, len);
  return 1;
  
}
*/


static void process_sys_ctrl_command(u8 cmd_opcode)
{
  //g_async_event_handler(cmd_opcode);
  
  //printf("process_sys_ctrl_command : cmd = %x\n", cmd_opcode);
  
  u32 clk1=0;
  u32 clk2=0;
  //int clock_divisor;


  if (cmd_opcode == FLASH_FREEZE_SHUTDOWN_OPCODE){

    /*
    u32 running_on_standby_clock;
    volatile u32 timeout;
    const u32 apb_divisors_mask = 0x00000EFC;
      
    //
    // Wait for the System Controller to switch the system's clock
    // from the main clock to the  standby clock. This should take place
    // within 10us of receiving the shut-down event.
    //
    timeout = DELAY_MORE_THAN_10US;
    do
      {
	running_on_standby_clock = M2S_SYSREG->mssddr_facc1_cr & 0x00001000;
	--timeout;
      }
    while ((running_on_standby_clock == 0) && (timeout != 0));
    
    //
    // Set the clock divisors to zero in order to set the AHB
    // to APB bridge's clock ratio between the AHB and APB busses to 1.
    // This is required to ensure correct bus transactions to the APB
    // peripherals while operating from the standby clock.
    ///
    M2S_SYSREG->mssddr_facc1_cr &= ~apb_divisors_mask;
    
    
      //// uart and spi flash are already re-initialized in exec_clock_switch
    
      //exec_clock_mss_learn(50000000);
      //clock_divisor = exec_calc_divisor(serial_ports); 
      //NS16550_init(serial_ports, clock_divisor);
      */

    clk1 = clock_base[CLOCK_PCLK0];
    clk2 = clock_base[CLOCK_PCLK1];
    udelay(10000);

    printf(" acc1=0x%x, facc2=0x%x, clk0=%d, clk1=%d, SPI clock=%d\n", 
	   M2S_SYSREG->mssddr_facc1_cr, 
	   M2S_SYSREG->mssddr_facc2_cr, 
	   clk1, clk2, SPI_CLOCK_FF);
    printf("FLASH_FREEZE_SHUTDOWN_OPCODE\n");
    udelay(10000);

    //exec_spi_flash_probe(SPI_CLOCK_FF);


  }else if(cmd_opcode == FLASH_FREEZE_EXIT_OPCODE){

    //u32 running_on_standby_clock;
    //volatile u32 timeout;
    //
    // Wait for the System Controller to switch the system's clock
    // from the standby clock to the main clock. This should take place
    // within 10us of receiving the shut-down event.
    //
    /*
    timeout = DELAY_MORE_THAN_10US;
    do
      {
	running_on_standby_clock = M2S_SYSREG->mssddr_facc1_cr & 0x00001000;
	--timeout;
      }
    while ((running_on_standby_clock != 0) && (timeout != 0));

    // Restore the MSS clock dividers to their normal operations value. 
    M2S_SYSREG->mssddr_facc1_cr = g_initial_mssddr_facc1_cr;
    */
    
    //// this needs to be updated.......
    //exec_clock_mss_learn(50000000);
    clk1 = clock_base[CLOCK_PCLK0];
    clk2 = clock_base[CLOCK_PCLK1];
    //clock_divisor = exec_calc_divisor(serial_ports); 
    //NS16550_init(serial_ports, clock_divisor);
    printf(" facc1=0x%x, facc2=0x%x, clk0=%d, clk1=%d. SPI clock=%d\n", 
	   M2S_SYSREG->mssddr_facc1_cr, 
	   M2S_SYSREG->mssddr_facc2_cr, 
	   clk1, clk2, SPI_CLOCK_FF);
    printf("FLASH_FREEZE_EXIT_OPCODE\n");
    udelay(1000);
    //exec_spi_flash_probe(CONFIG_SF_DEFAULT_SPEED);

  }else{
    //
    //if ((event_opcode == POR_DIGEST_ERROR_OPCODE) ||		       
    //((event_opcode >= TAMPER_ATTEMPT_DETECT_OPCODE_RANGE_MIN) &&	
    //(event_opcode <= TAMPER_FAILURE_DETECT_OPCODE_RANGE_MAX)) ||	
    //(event_opcode == TAMPER_CLOCK_MONITOR_ERROR_OPCODE) ||		
    //((event_opcode >= TAMPER_HARDWARE_MONITOR_ERROR_OPCODE_RANGE_MIN) && 
    //(event_opcode <= TAMPER_HARDWARE_MONITOR_ERROR_OPCODE_RANGE_MAX))){
    //;
    //}
  }
  
}


void exec_comblk_init(void){

  printf("COMBLK: Control register = 0x%x\n", COMBLK->CONTROL);
  printf("COMBLK: SYSREG -> Soft_RST_CR = 0x%x\n", M2S_SYSREG->soft_reset_cr);



  /* init nvic */
  u32 max_irq = ((NVIC_CTR->data & 0x1f)+1)*32;
  u32 i;
  for(i = 0; i < max_irq / 32; i++){
    NVIC->ICER[i] = 0x0FFFFFFF;
  }
  for(i = 0; i < max_irq / 4; i++){
    NVIC->IP[i] = 0x0;
  }

  printf("NVIC (init) : max_irq = %d, ICER = 0x%x (%p), IP = 0x%x (%p)\n",
	 max_irq, NVIC->ICER[((uint32_t)(ComBlk_IRQn) >> 5)], &(NVIC->ICER[((uint32_t)(ComBlk_IRQn) >> 5)]),
	 NVIC->IP[((uint32_t)(ComBlk_IRQn) >> 5)], &(NVIC->IP[((uint32_t)(ComBlk_IRQn) >> 5)]));


  printf("NVIC : CPU ID = 0x%x, ICSR = 0x%x, INTR_CTRL = 0x%x at %x(%x)\n",
	 SCB->CPUID, SCB->ICSR, NVIC_CTR->data, (u32)NVIC_CTR, NVIC_CTR_BASE); 

  //printf("Interrupt test\n");
  //printf(" CCR = 0x%x (%p)\n", SCB->CCR, &(SCB->CCR));
  //SCB->CCR |= 0x2; //Enables unprivileged software access to the STIR
  //printf(" CCR = 0x%x\n", SCB->CCR);
  // printf(" ISPR = 0x%x (%p)\n", 
  //NVIC->ISPR[((uint32_t)(ComBlk_IRQn) >> 5)], &(NVIC->ISPR[((uint32_t)(ComBlk_IRQn) >> 5)]));
  
  //NVIC->STIR = ComBlk_IRQn;

  //printf(" ISPR (after STIR) = 0x%x\n", NVIC->ISPR[((uint32_t)(ComBlk_IRQn) >> 5)]);
  //printf(" IABR (after STIR) = 0x%x\n", NVIC->IABR[((uint32_t)(ComBlk_IRQn) >> 5)]);

  //SCB->CCR &= ~0x2; //Enables unprivileged software access to the STIR
  

  /* Clear enable */
  NVIC->ICER[((uint32_t)(ComBlk_IRQn) >> 5)] = (1 << ((uint32_t)(ComBlk_IRQn) & 0x1F));
  COMBLK->INT_ENABLE = 0u;
  NVIC->ICPR[((uint32_t)(ComBlk_IRQn) >> 5)] = (1 << ((uint32_t)(ComBlk_IRQn) & 0x1F)); /* Clear pending interrupt */
  
  g_comblk_cmd_opcode = 0u;
  g_comblk_p_cmd = 0u;
  g_comblk_cmd_size = 0u;
  g_comblk_p_data = 0u;
  g_comblk_data_size = 0u;
  g_comblk_p_response = 0u;
  g_comblk_response_size = 0u;
  g_comblk_response_idx = 0u;

  g_comblk_state = COMBLK_IDLE;

  
  COMBLK->CONTROL |= CR_ENABLE_MASK;
  COMBLK->CONTROL &= ~CR_LOOPBACK_MASK;
  
  COMBLK->INT_ENABLE &= ~TXTOKAY_MASK;
  COMBLK->INT_ENABLE |= RCVOKAY_MASK;

  /* Set enable register */
  NVIC->ISER[((uint32_t)(ComBlk_IRQn) >> 5)] = (1 << ((uint32_t)(ComBlk_IRQn) & 0x1F)); /* enable interrupt */

  printf("NVIC : ICER = 0x%x (%p), ICPR = 0x%x (%p), ISER = 0x%x (%p), ISPR = 0x%x (%p) ICSR = 0x%x, CCR=0x%x\n",
	 NVIC->ICER[((uint32_t)(ComBlk_IRQn) >> 5)], &(NVIC->ICER[((uint32_t)(ComBlk_IRQn) >> 5)]),
	 NVIC->ICPR[((uint32_t)(ComBlk_IRQn) >> 5)], &(NVIC->ICPR[((uint32_t)(ComBlk_IRQn) >> 5)]),
	 NVIC->ISER[((uint32_t)(ComBlk_IRQn) >> 5)], &(NVIC->ISER[((uint32_t)(ComBlk_IRQn) >> 5)]), 
	 NVIC->ISPR[((uint32_t)(ComBlk_IRQn) >> 5)], &(NVIC->ISPR[((uint32_t)(ComBlk_IRQn) >> 5)]), 
	 SCB->ICSR, SCB->CCR);

}

static void exec_send_cmd_opcode(uint8_t opcode)
{
  volatile u32 tx_okay;
  
  COMBLK->CONTROL &= ~CR_SIZETX_MASK;
  
  /* Wait for space to become available in Tx FIFO. */
  do {
    tx_okay = COMBLK->STATUS & TXTOKAY_MASK;
  } while(0u == tx_okay);
  
  COMBLK->FRAME_START8 = opcode;
  
}


static u32 exec_read_page_from_flash(u8 * g_buffer, u32 size){

  //u32 target_addr = g_src_image_target_address;
  u32 readout_size = size;

  if(g_src_image_target_address+readout_size > SPI_DATA_ADDR + SPI_FILE_SIZE){
    readout_size = SPI_DATA_ADDR + SPI_FILE_SIZE-g_src_image_target_address;
  }                                                                                                                               

  if(g_src_image_target_address>=SPI_DATA_ADDR + SPI_FILE_SIZE){
    return 0;
  }

  spi_flash_read(spi_flash, g_src_image_target_address, readout_size, g_buffer);
  g_src_image_target_address += readout_size;
  return readout_size;

}


static u32 exec_comblk_read_page_handler(u8 const ** pp_next_page){
  u32 length;

  /*
  u32 running_on_standby_clock;
  volatile u32 timeout;
  if((g_mode !=  MSS_SYS_PROG_AUTHENTICATE) & (wait_for_clock_switch == 1)){
    timeout = DELAY_MORE_THAN_10US;
    do
      {
	running_on_standby_clock = M2S_SYSREG->mssddr_facc1_cr & 0x00001000;
	--timeout;
      }
    while ((running_on_standby_clock == 0U) && (timeout != 0U));
    wait_for_clock_switch = 0;

    //M2S_SYSREG->mssddr_facc1_cr &= ~apb_divisors_mask;

    //M2S_SYSREG->soft_rst_cr &= ~SYSREG_FPGA_SOFTRESET_MASK;
    
    //serial_init();
    exec_spi_flash_probe(SPI_CLOCK_FF);

    
  }
  */

  //if((g_mode !=  MSS_SYS_PROG_AUTHENTICATE)){
  //exec_spi_flash_probe(SPI_CLOCK_FF);  
  //}

  //u8 *buf2;

  //buf2 = (u8 *)malloc(BUFFER_A_SIZE);
  //if (!buf2) {
  //printf("Failed to map physical memory\n");
  //return 1;
  //}

  //printf("read_page_handler ---> facc1=0x%x, facc2=0x%x\n", M2S_SYSREG->mssddr_facc1_cr, M2S_SYSREG->mssddr_facc2_cr);

  


  //memset(g_flash_rd_buf, 0, BUFFER_A_SIZE);
  length = exec_read_page_from_flash(g_flash_rd_buf, BUFFER_A_SIZE);
  //length = exec_read_page_from_flash(buf2, BUFFER_A_SIZE);
  *pp_next_page = g_flash_rd_buf;
  
  //printf("read_page_handler %d  : 0x%x, %d, 0x%lx (0x%x)\n", 
  // g_mode, g_flash_rd_buf[0], length, g_src_image_target_address-SPI_DATA_ADDR, SPI_FILE_SIZE);

  printf("read_page_handler(%d): 0x%x, %d, 0x%lx (0x%lx)\n", 
	 g_mode, g_flash_rd_buf[0], length, g_src_image_target_address-SPI_DATA_ADDR, SPI_FILE_SIZE);
    //printf("read_page_handler (0x%p, 0x%p): 0x%x, %d, 0x%x (0x%x)\n", flash, buf2, buf2[0], length, g_src_image_target_address-SPI_DATA_ADDR, SPI_FILE_SIZE);


  //free(buf2);
  return length;
}


static u32 exec_fill_tx_fifo(const u8 * p_cmd, u32 cmd_size){
  volatile u32 tx_okay;
  u32 size_sent;

  /* Set transmit FIFO to transfer bytes. */
  COMBLK->CONTROL &= ~CR_SIZETX_MASK;
  printf("");
  size_sent = 0u;
  tx_okay = COMBLK->STATUS & TXTOKAY_MASK;
  while((tx_okay != 0u) && (size_sent < cmd_size))
    {
      COMBLK->DATA8 = p_cmd[size_sent];
      ++size_sent;
      tx_okay = COMBLK->STATUS & TXTOKAY_MASK;
    }
    
  return size_sent;
}


static void exec_handle_tx_okay_irq(void){

  switch(g_comblk_state)
    {
      /*----------------------------------------------------------------------
       * The TX_OKAY interrupt should only be enabled for states COMBLK_TX_CMD   
       * and COMBLK_TX_DATA.
       */
    case COMBLK_TX_CMD:
      if(g_comblk_cmd_size > 0u)
	{
	  u32 size_sent;
	  size_sent = exec_fill_tx_fifo(g_comblk_p_cmd, g_comblk_cmd_size);
	  if(size_sent < g_comblk_cmd_size)
	    {
	      g_comblk_cmd_size = g_comblk_cmd_size - (uint16_t)size_sent;
	      g_comblk_p_cmd = &g_comblk_p_cmd[size_sent];
	    }
	  else
	    {
	      g_comblk_cmd_size = 0u;
	      if(g_comblk_data_size > 0u)
		{
		  g_comblk_state = COMBLK_TX_DATA;
		}
	      else
		{
		  g_comblk_state = COMBLK_WAIT_RESPONSE;
		}
	    }
	}
      else
	{
	  /*
	   * This is an invalid situation indicating a bug in the driver
	   * or corrupted memory.
	   */
	  //ASSERT(0);
	  //abort_current_cmd();
	}
      break;
            
    case COMBLK_TX_DATA:
      if(g_comblk_data_size > 0u)
	{
	  u32 size_sent;
	  size_sent = exec_fill_tx_fifo(g_comblk_p_data, g_comblk_data_size);
	  if(size_sent < g_comblk_data_size)
	    {
	      g_comblk_data_size = g_comblk_data_size - size_sent;
	      g_comblk_p_data = &g_comblk_p_data[size_sent];
	    }
	  else
	    {
	      COMBLK->INT_ENABLE &= ~TXTOKAY_MASK;
	      g_comblk_state = COMBLK_WAIT_RESPONSE;
	    }
	}
      else
	{
	  /*
	   * This is an invalid situation indicating a bug in the driver
	   * or corrupted memory.
	   */
	  //ASSERT(0);
	  //abort_current_cmd();
	}
      break;
           
    case COMBLK_TX_PAGED_DATA:
      /*
       * Read a page of data if required.
       */
      if(0u == g_comblk_data_size)
	{
	  g_comblk_data_size = exec_comblk_read_page_handler(&g_comblk_p_data);
	  printf("");
	  //printf("g_comblk_data_size = 0x%x\n", g_comblk_data_size);
	  if(0u == g_comblk_data_size)
	    {
	      COMBLK->INT_ENABLE &= ~TXTOKAY_MASK;
	      g_comblk_state = COMBLK_WAIT_RESPONSE;
	    }
	}
                
      /*
       * Transmit the page data or move to COMBLK_WAIT_RESPONSE state if
       * no further page data could be obtained by the call to the page
       * handler above.
       */
      if(0u == g_comblk_data_size)
	{
	  COMBLK->INT_ENABLE &= ~TXTOKAY_MASK;
	  g_comblk_state = COMBLK_WAIT_RESPONSE;
	}
      else
	{
	  u32 size_sent;
	  //printf("g_comblk_data_size = 0x%x\n", g_comblk_data_size);
	  size_sent = exec_fill_tx_fifo(g_comblk_p_data, g_comblk_data_size);
	  g_comblk_data_size = g_comblk_data_size - size_sent;
	  g_comblk_p_data = &g_comblk_p_data[size_sent];
	}
      break;
                 
      /*----------------------------------------------------------------------
       * The TX_OKAY interrupt should NOT be enabled for states COMBLK_IDLE,
       * COMBLK_WAIT_RESPONSE and COMBLK_RX_RESPONSE.
       */
    case COMBLK_IDLE:
      /* Fall through */
    case COMBLK_WAIT_RESPONSE:
      /* Fall through */
    case COMBLK_RX_RESPONSE:
      /* Fall through */
    default:
      COMBLK->INT_ENABLE &= ~TXTOKAY_MASK;
      //complete_request(0u);
      g_comblk_state = COMBLK_IDLE;
      break;
    }
}


static void exec_handle_rx_okay_irq(void){

  u16 data16;
  u16 is_command;    
  u8 data8;
    
  data16 = (u16)COMBLK->DATA8;
  is_command = data16 & DATA8_COMMAND_MASK;
  data8 = (u8)data16;


  switch(g_comblk_state)
    {
      /*----------------------------------------------------------------------
       * MSS_COMBLK_init() enables the RCV_OKAY interrupt for the COMBLK_IDLE
       * state to receive the asynchronous power-on-reset from the system
       * controller.
       */
    case COMBLK_IDLE:
      if(is_command)
	{
	  if(data8 != POR_DIGEST_ERROR_OPCODE)
	    {
	      u8 rxed_opcode;
	      rxed_opcode = data8;
	      process_sys_ctrl_command(rxed_opcode);
	    }
	  else
	    {  
	      g_comblk_response_idx = 0;
	      g_comblk_p_response[g_comblk_response_idx] = data8;
	      g_comblk_response_idx++;
	      g_comblk_p_response[g_comblk_response_idx] = 0x00u;                
	      g_comblk_state = COMBLK_RX_RESPONSE;
	    }
	}
      break;


      /*----------------------------------------------------------------------
       * The RCV_OKAY interrupt should only be enabled for states
       * COMBLK_WAIT_RESPONSE and COMBLK_RX_RESPONSE. 
       */
    case COMBLK_WAIT_RESPONSE:
      if(is_command)
	{
	  u8 rxed_opcode;
	  rxed_opcode = (u8)data16;
	  if(rxed_opcode == g_comblk_cmd_opcode)
	    {
	      g_comblk_response_idx = 0u;
	      g_comblk_p_response[g_comblk_response_idx] = rxed_opcode;
	      ++g_comblk_response_idx;
	      g_comblk_state = COMBLK_RX_RESPONSE;
	    }
	  else
	    {
	      process_sys_ctrl_command(rxed_opcode);
	    }
	}
      break;
      
    case COMBLK_RX_RESPONSE:
      if(is_command)
	{
	  u8 rxed_opcode;
	  rxed_opcode = (u8)data16;
	  process_sys_ctrl_command(rxed_opcode);
	}
      else
	{
	  if(g_comblk_p_response[g_comblk_response_idx-1] == POR_DIGEST_ERROR_OPCODE)
	    {
	      g_comblk_p_response[g_comblk_response_idx] = data8;
	      process_sys_ctrl_command(g_comblk_p_response[g_comblk_response_idx-1]);
	      g_comblk_state = COMBLK_IDLE;
	    }
	  else
	    {
	      if(g_comblk_response_idx < g_comblk_response_size)
		{
		  u8 rxed_data;
		  
		  rxed_data = (u8)data16;
		  g_comblk_p_response[g_comblk_response_idx] = rxed_data;
		  ++g_comblk_response_idx;
		}
	      
	      if(g_comblk_response_idx == g_comblk_response_size)
		{
		  g_comblk_state = COMBLK_IDLE;
		}
	    }
	}
      break;
      
      /*----------------------------------------------------------------------
       * The RCV_OKAY interrupt should NOT be enabled for states
       * COMBLK_IDLE, COMBLK_TX_CMD and COMBLK_TX_DATA. 
       */
    case COMBLK_TX_PAGED_DATA:
      /* This is needed because when there is an error, we need to terminate loading the data */
      if(!is_command)
	{
	  g_comblk_p_response[1] = (u8)data16;
	  g_comblk_state = COMBLK_IDLE;
	}
      else
	{
	  uint8_t rxed_opcode;
	  rxed_opcode = data8;
	  process_sys_ctrl_command(rxed_opcode);
	}
      break;
      //case COMBLK_IDLE:
      /* Fall through */
    case COMBLK_TX_CMD:
      /* Fall through */
    case COMBLK_TX_DATA:
      /* Fall through */
      if(is_command)
	{
	  u8 rxed_opcode;
	  rxed_opcode = (u8)data16;
	  process_sys_ctrl_command(rxed_opcode);
	}
      break;
      
    default:
      g_comblk_state = COMBLK_IDLE;
      break;
    }
  
}

void exec_ComBlk_IRQHandler(void){

  u8 status;
  u8 tx_okay;
  u8 rcv_okay;



  //do{

  //udelay(10000);  

    status = (u8)COMBLK->STATUS;
    
    /* Mask off interrupt that are not enabled.*/
    status &= COMBLK->INT_ENABLE;
    
    rcv_okay = status & RCVOKAY_MASK;
    
    //printf("COMBLK: ComBLK_IRQHandler %02x %02x %d \n", 
    // 	   COMBLK->STATUS, COMBLK->INT_ENABLE, status);

    /*
    printf("NVIC in IRQ Handler : ICER = 0x%x (%p), ICPR = 0x%x (%p), ISER = 0x%x (%p), ISPR = 0x%x (%p) ISCR = 0x%x, CCR=0x%x\n",
	   NVIC->ICER[((uint32_t)(ComBlk_IRQn) >> 5)], &(NVIC->ICER[((uint32_t)(ComBlk_IRQn) >> 5)]),
	   NVIC->ICPR[((uint32_t)(ComBlk_IRQn) >> 5)], &(NVIC->ICPR[((uint32_t)(ComBlk_IRQn) >> 5)]),
	   NVIC->ISER[((uint32_t)(ComBlk_IRQn) >> 5)], &(NVIC->ISER[((uint32_t)(ComBlk_IRQn) >> 5)]), 
	   NVIC->ISPR[((uint32_t)(ComBlk_IRQn) >> 5)], &(NVIC->ISPR[((uint32_t)(ComBlk_IRQn) >> 5)]), 
	   SCB->ICSR, SCB->CCR);
    */
    
    
    if(rcv_okay)
      {
	exec_handle_rx_okay_irq();
      }
    
    tx_okay = status & TXTOKAY_MASK;
    if(tx_okay)
      {
	exec_handle_tx_okay_irq();
      }

    //}while(!(rcv_okay==0 && tx_okay==0));

}


static void abort_current_cmd(void){

  volatile u32 flush_in_progress;

  /*
   * Flush the FIFOs
   */
  COMBLK->CONTROL |= CR_FLUSHOUT_MASK;
  do {
    flush_in_progress = COMBLK->CONTROL & CR_FLUSHOUT_MASK;
  } while(flush_in_progress);
  
  
}

void exec_comblk_send_cmd_with_ptr(u8 cmd_opcode,
				   u32 cmd_params_ptr,
				   u8 * p_response,
				   u16 response_size){
  
  volatile u32 tx_okay;

  NVIC->ICER[((uint32_t)(ComBlk_IRQn) >> 5)] = (1 << ((uint32_t)(ComBlk_IRQn) & 0x1F));
  COMBLK->INT_ENABLE = 0u;
  NVIC->ICPR[((uint32_t)(ComBlk_IRQn) >> 5)] = (1 << ((uint32_t)(ComBlk_IRQn) & 0x1F)); /* Clear pending interrupt */

  /*--------------------------------------------------------------------------
   * Abort current command if any.
   */
  abort_current_cmd();


  g_comblk_cmd_opcode = cmd_opcode;
  g_comblk_p_cmd = 0u;
  g_comblk_cmd_size = 0u;
  g_comblk_p_data = 0u;
  g_comblk_data_size = 0u;
  g_comblk_p_response = p_response;
  g_comblk_response_size = response_size;
  g_comblk_response_idx = 0u;

  exec_send_cmd_opcode(g_comblk_cmd_opcode); 
  
  COMBLK->CONTROL |= CR_SIZETX_MASK;
  
  /* Wait for space to become available in Tx FIFO. */
  do {
    tx_okay = COMBLK->STATUS & TXTOKAY_MASK;
  } while(0u == tx_okay);
  
  COMBLK->DATA32  = cmd_params_ptr;
  
  COMBLK->CONTROL &= ~CR_SIZETX_MASK;    
  g_comblk_state = COMBLK_WAIT_RESPONSE;


  COMBLK->INT_ENABLE |= RCVOKAY_MASK;
  NVIC->ISER[((uint32_t)(ComBlk_IRQn) >> 5)] = (1 << ((uint32_t)(ComBlk_IRQn) & 0x1F)); /* enable interrupt */

  //printf("IRQ active register = 0x%x (%p)\n", 
  //NVIC->IABR[((uint32_t)(ComBlk_IRQn) >> 5)], &(NVIC->IABR[((uint32_t)(ComBlk_IRQn) >> 5)]));

  udelay(10000);
  
  //exec_ComBlk_IRQHandler();

}


void exec_comblk_send_paged_cmd(u8 * p_cmd, 
				u16 cmd_size,
				u8 * p_response, 
				u16 response_size){
  
  u32 size_sent;
  u8 irq_enable = 0u;

  printf("exec_comblk_send_paged_cmd \n");

  NVIC->ICER[((uint32_t)(ComBlk_IRQn) >> 5)] = (1 << ((uint32_t)(ComBlk_IRQn) & 0x1F));
  COMBLK->INT_ENABLE = 0u;
  NVIC->ICPR[((uint32_t)(ComBlk_IRQn) >> 5)] = (1 << ((uint32_t)(ComBlk_IRQn) & 0x1F)); /* Clear pending interrupt */

  /*--------------------------------------------------------------------------
   * Abort current command if any.
   */
  abort_current_cmd();


  g_comblk_cmd_opcode = p_cmd[0];
  g_comblk_p_cmd = p_cmd;
  g_comblk_cmd_size = cmd_size;
  g_comblk_p_data = 0;
  g_comblk_data_size = 0u;
  g_comblk_p_response = p_response;
  g_comblk_response_size = response_size;
  g_comblk_response_idx = 0u;

  exec_send_cmd_opcode(g_comblk_cmd_opcode);
  size_sent = exec_fill_tx_fifo(&p_cmd[1], cmd_size - 1);
  ++size_sent;    /* Adjust for opcode byte sent. */
  if(size_sent < cmd_size){
    g_comblk_cmd_size = g_comblk_cmd_size - (u16)size_sent;
    g_comblk_p_cmd = &g_comblk_p_cmd[size_sent];

    g_comblk_state = COMBLK_TX_CMD;
    irq_enable = TXTOKAY_MASK | RCVOKAY_MASK;
  }else{
    g_comblk_cmd_size = 0u;
    g_comblk_state = COMBLK_TX_PAGED_DATA;
    irq_enable = TXTOKAY_MASK | RCVOKAY_MASK;
  }
  
  //udelay(50000);
  COMBLK->INT_ENABLE |= irq_enable;   
  //exec_ComBlk_IRQHandler();
  NVIC->ISER[((uint32_t)(ComBlk_IRQn) >> 5)] = (1 << ((uint32_t)(ComBlk_IRQn) & 0x1F)); /* enable interrupt */

}

		      
void exec_comblk_get_serial_number(void){
  
  u8  p_serial_number[16]={0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0};
  u8  cmd_opcode = 0;
  u8  response[6];
  u8  status;
  u16 response_length = 6;
  u16 actual_response_length;

  cmd_opcode = SERIAL_NUMBER_REQUEST_CMD;
  exec_comblk_send_cmd_with_ptr(cmd_opcode,
				(u32) p_serial_number,
				response,
				response_length);
  
  actual_response_length = g_comblk_response_idx;
  
  if( (response_length == actual_response_length) && 
      (cmd_opcode == response[0]))
    {
      status = response[1];
    }
  else
    {
      status = 200;
    }


  printf("COMBLK: MSS_SYS_get_serial_number result : status = %d, opcode = %d size=%d\n", status, response[0], g_comblk_response_idx);
  printf("COMBLK: Device serial number at 0x%x = %02x %02x %02x %02x %02x %02x %02x %02x %02x %02x %02x %02x %02x %02x %02x %02x\n", 
	 (u32)p_serial_number, p_serial_number[0],p_serial_number[1],p_serial_number[2],p_serial_number[3],
	 p_serial_number[4],p_serial_number[5],p_serial_number[6],p_serial_number[7],
	 p_serial_number[8],p_serial_number[9],p_serial_number[10],p_serial_number[11],
	 p_serial_number[12],p_serial_number[13],p_serial_number[14],p_serial_number[15]);

}

void exec_comblk_get_design_version(void)
{
  
  u8 p_design_version[2]={0,0};
  u8 cmd_opcode = 0;
  u8 response[6];
  u8 status;
  u16 response_length = 6;
  u16 actual_response_length;

  cmd_opcode = DESIGN_VERSION_REQUEST_CMD;
  g_last_response_length = 0;


  exec_comblk_send_cmd_with_ptr(cmd_opcode,
				(u32) p_design_version,
				response,
				response_length);


  actual_response_length = g_comblk_response_idx;
  
  if( (response_length == actual_response_length) && 
      (cmd_opcode == response[0]))
    {
      status = response[1];
    }
  else
    {
      status = 200;
    }

  printf("COMBLK: MSS_SYS_get_design_version result : status = %d, opcode = %d, size = %d\n", status, response[0], g_comblk_response_idx);
  printf("COMBLK: Fabric Design Version at 0x%x = %02x %02x\n", 
	 (u32) p_design_version, p_design_version[0],p_design_version[1]);

  if(status==0){
    design_version[0] = p_design_version[0];
  }else{
    design_version[0] = 0xff;
  }
  
}

void exec_clock_switch(void){

  u32 running_on_standby_clock;
  
  volatile u32 timeout;
  u32 clk1;
  u32 clk2;
  u32 clock_divisor;

  printf("change the clock \n");
  udelay(10000);

  M2S_SYSREG->envm_cr = (g_initial_envm_cr & ~NVM_FREQRNG_MASK) | NVM_FREQRNG_MAX;
  
  M2S_SYSREG->mssddr_facc2_cr = M2S_SYSREG->mssddr_facc2_cr & ((u32)(FACC_STANDBY_SEL << FACC_STANDBY_SHIFT) & FACC_STANDBY_SEL_MASK);  
  M2S_SYSREG->mssddr_facc2_cr = M2S_SYSREG->mssddr_facc2_cr | ((u32)(MSS_25_50MHZ_EN << MSS_25_50MHZ_EN_SHIFT) & MSS_25_50MHZ_EN_MASK);  
  M2S_SYSREG->mssddr_facc2_cr = M2S_SYSREG->mssddr_facc2_cr | ((u32)(MSS_1MHZ_EN << MSS_1MHZ_EN_SHIFT) & MSS_1MHZ_EN_MASK);        
  M2S_SYSREG->mssddr_facc2_cr |= 0x2;

  timeout = DELAY_MORE_THAN_10US;
  do
    {
      running_on_standby_clock = M2S_SYSREG->mssddr_facc1_cr & 0x00001000;
      --timeout;
    }
  while ((running_on_standby_clock == 0U) && (timeout != 0U));
  wait_for_clock_switch = 0;  //now clock is standby


  //000 000 00 --> 00
  //001 001 00 --> 0010 0100 --> 24
  //010 010 00 --> 0100 1000 --> 48
  //100 100 00 --> 1001 0000 --> 90
  udelay(10000);
  M2S_SYSREG->mssddr_facc1_cr &= ~apb_divisors_mask;  
  //M2S_SYSREG->mssddr_facc1_cr = 0xa402149;
  udelay(10000);
  
  exec_clock_mss_learn(50000000);
  //exec_clock_mss_learn(160000000);
  clock_divisor = exec_calc_divisor(serial_ports); 
  NS16550_init(serial_ports, clock_divisor);

  clock_update(CLOCK_SYSREF, clock_base[CLOCK_SYSREF]);
  clock_update(CLOCK_SYSTICK, clock_base[CLOCK_SYSTICK]);
  clock_update(CLOCK_DDR, clock_base[CLOCK_DDR]);
  clock_update(CLOCK_PCLK0, clock_base[CLOCK_PCLK0]);
  clock_update(CLOCK_PCLK1, clock_base[CLOCK_PCLK1]);
  clock_update(CLOCK_FPGA, clock_base[CLOCK_FPGA]);

  clk1 = clock_base[CLOCK_PCLK0];
  clk2 = clock_get(CLOCK_PCLK0);//clock_base[CLOCK_PCLK1];

  udelay(10000);
  printf(" facc1=0x%x, facc2=0x%x, clk0=%d, clk1=%d (div=%d). SPI clock=%d\n", 
	 M2S_SYSREG->mssddr_facc1_cr, 
	 M2S_SYSREG->mssddr_facc2_cr, 
	 clk1, clk2, clock_divisor, SPI_CLOCK_FF);
  udelay(10000);
  //exec_spi_flash_probe(SPI_CLOCK_FF);
  //exec_spi_flash_read();
  //exec_spi_flash_probe(SPI_CLOCK_FF);
  //exec_spi_flash_read();
  //exec_spi_flash_probe(SPI_CLOCK_FF);
  //exec_spi_flash_read();
  


}
void exec_start_isp(uint8_t mode){

  u8 isp_prog_request[2];
  //u8 response_length = ISP_PROG_SERV_RESP_LENGTH;

  /*                                                                                                                                
   * Set the eNVM's frequency range to its maximum. This is required to ensure                                                      
   * successful eNVM programming on all devices.                                                                                    
   */
  //  M2S_SYSREG->envm_cr = (g_initial_envm_cr & ~NVM_FREQRNG_MASK) | NVM_FREQRNG_MAX;

  g_mode = mode;
  //if(mode != MSS_SYS_PROG_AUTHENTICATE){
  //if(g_mode == MSS_SYS_PROG_PROGRAM){
  //wait_for_clock_switch = 1;
  //exec_clock_switch();
  //}

  isp_prog_request[0] = ISP_PROGRAMMING_REQUEST_CMD;
  isp_prog_request[1] = mode;

  exec_comblk_send_paged_cmd(isp_prog_request,                 /* p_cmd */
  			     sizeof(isp_prog_request),         /* cmd_size */
  			     g_isp_response,                   /* p_response */
  			     ISP_PROG_SERV_RESP_LENGTH        /* response_size */
  			     );


  while( g_comblk_response_idx!=2){
    ;
  }
  
  printf("MSS_SYS_start_isp = %d (response[1]) %d (response length) %d (opcode)\n", 
	 g_isp_response[1], g_comblk_response_idx, g_isp_response[0]);

  if(g_mode == MSS_SYS_PROG_VERIFY){
    udelay(1000);
    u32 running_on_standby_clock;
    volatile u32 timeout;
    //
    // Wait for the System Controller to switch the system's clock
    // from the standby clock to the main clock. This should take place
    // within 10us of receiving the shut-down event.
    //
    timeout = DELAY_MORE_THAN_10US;
    do
      {
	running_on_standby_clock = M2S_SYSREG->mssddr_facc1_cr & 0x00001000;
	--timeout;
      }
    while ((running_on_standby_clock != 0) && (timeout != 0));

    // Restore the MSS clock dividers to their normal operations value. 
    M2S_SYSREG->mssddr_facc1_cr = g_initial_mssddr_facc1_cr;
    //M2S_SYSREG->mssddr_facc1_cr =  0xa804124; //g_initial_mssddr_facc1_cr;
    //// this automatically resets the system...
    M2S_SYSREG->mssddr_facc2_cr =  g_initial_mssddr_facc2_cr;

    SCB->AIRCR = 0x05FA0004u;
  }


}

//static void irq_handler (void *arg)
//{
//  printf ("+");
//}


static int do_isp_prog(cmd_tbl_t *cmdtp, int flag, int argc, char *argv[])
{
  const char *cmd;
  const char *s ; 
  /* need at least two arguments */
  if (argc < 2)
    goto usage;
  
  cmd = argv[1];

  asm volatile ("cpsie i");
  
  //buf = (u8*)malloc(256);
  //if (!buf) {
  //  printf("Failed to map physical memory\n");
  //  return 1;
  //}
  

  g_initial_envm_cr = M2S_SYSREG->envm_cr;
  g_initial_mssddr_facc1_cr = M2S_SYSREG->mssddr_facc1_cr;
  g_initial_mssddr_facc2_cr = M2S_SYSREG->mssddr_facc2_cr;
  
  printf("SYSREG_ENVM_CR = 0x%x\n", g_initial_envm_cr);
  printf("SYSREG_MSSDDR_FACC1_CR = 0x%x\n", g_initial_mssddr_facc1_cr);
  printf("SYSREG_MSSDDR_FACC2_CR = 0x%x\n", g_initial_mssddr_facc2_cr);  
  udelay(100000);



  if((s = getenv("ISP_PROG_SIZE"))!=NULL){
    SPI_FILE_SIZE = simple_strtoul (s, NULL, 10);
  }else{
    printf(" No ISP_PROG_SIZE is defined...\n");
    //goto done;
  }

  
  if(strcmp(cmd, "c") == 0){
    exec_comblk_init();
    //exec_clock_mss_learn(CONFIG_SYS_M2S_SYSREF);
    exec_comblk_get_serial_number();
    exec_comblk_get_design_version();
    //exec_spi_flash_probe(CONFIG_SF_DEFAULT_SPEED);
    //exec_spi_flash_read();
    //spi_flash_read(spi_flash, SPI_DATA_ADDR + VERSION_ID_ADDR, 1, &design_version[1]);
    //printf("Design version in the Fabric = 0x%x and SPI Flash = 0x%x\n",
    //design_version[0], design_version[1]);
    goto done;
  }
  /*
  else if(strcmp(cmd, "s") == 0){
    exec_comblk_init();
    exec_clock_switch();
    goto done;
  }else if(strcmp(cmd, "t") == 0){
    exec_comblk_init();
    exec_clock_switch();
    exec_spi_flash_probe(SPI_CLOCK_FF);
    exec_spi_flash_read();
    goto done;
  }
  */

  else if(strcmp(cmd, "a") == 0){
    exec_comblk_init();
    //exec_clock_mss_learn(CONFIG_SYS_M2S_SYSREF);
    exec_spi_flash_probe(CONFIG_SF_DEFAULT_SPEED);
    //exec_spi_flash_read();
    g_src_image_target_address = SPI_DATA_ADDR;
    exec_start_isp(MSS_SYS_PROG_AUTHENTICATE);
    goto done;
  }else if(strcmp(cmd, "p") == 0){
    exec_comblk_init();
    //exec_clock_mss_learn(CONFIG_SYS_M2S_SYSREF);
    //exec_spi_flash_probe(CONFIG_SF_DEFAULT_SPEED);
    //exec_spi_flash_read();
    //udelay(10000);
    exec_clock_switch();
    exec_spi_flash_probe(SPI_CLOCK_FF);
    //exec_spi_flash_read();
    //udelay(10000);
    g_src_image_target_address = SPI_DATA_ADDR;
    exec_start_isp(MSS_SYS_PROG_PROGRAM);
    goto done;
  }else if(strcmp(cmd, "v") == 0){
    exec_comblk_init();
    //exec_clock_mss_learn(CONFIG_SYS_M2S_SYSREF);
    exec_clock_switch();
    exec_spi_flash_probe(SPI_CLOCK_FF);
    //exec_spi_flash_read();
    udelay(10000);
    g_src_image_target_address = SPI_DATA_ADDR;
    exec_start_isp(MSS_SYS_PROG_VERIFY);
    goto done;
  }else if(strcmp(cmd, "apv") == 0){
    exec_comblk_init();
    //exec_clock_mss_learn(CONFIG_SYS_M2S_SYSREF);
    exec_spi_flash_probe(CONFIG_SF_DEFAULT_SPEED);
    //exec_spi_flash_read();

    //////////
    g_src_image_target_address = SPI_DATA_ADDR;
    exec_start_isp(MSS_SYS_PROG_AUTHENTICATE);
    
    if(g_isp_response[1]!=0){
      goto done;
    }

    exec_clock_switch();
    exec_spi_flash_probe(SPI_CLOCK_FF);
    //exec_spi_flash_read();
    udelay(10000);
    g_src_image_target_address = SPI_DATA_ADDR;
    exec_start_isp(MSS_SYS_PROG_PROGRAM);

    if(g_isp_response[1]!=0){
      goto done;
    }

    g_src_image_target_address = SPI_DATA_ADDR;
    exec_start_isp(MSS_SYS_PROG_VERIFY);

    if(g_isp_response[1]!=0){
      goto done;
    }
  }else if(strcmp(cmd, "w") == 0){//whole process 
    
    exec_comblk_init();
    //exec_clock_mss_learn(CONFIG_SYS_M2S_SYSREF);
    exec_comblk_get_serial_number();
    exec_comblk_get_design_version();
    exec_spi_flash_probe(CONFIG_SF_DEFAULT_SPEED);
    spi_flash_read(spi_flash, SPI_DATA_ADDR + VERSION_ID_ADDR, 1, &design_version[1]);
    
    printf("Design version in the Fabric = 0x%x and SPI Flash = 0x%x\n",
	   design_version[0], design_version[1]);    

    if(design_version[0]==design_version[1]){
      goto boot;
    }else{
      //exec_comblk_init();
      //exec_clock_mss_learn(CONFIG_SYS_M2S_SYSREF);
      //exec_spi_flash_probe(CONFIG_SF_DEFAULT_SPEED);
      
      //////////
      g_src_image_target_address = SPI_DATA_ADDR;
      exec_start_isp(MSS_SYS_PROG_AUTHENTICATE);
      
      if(g_isp_response[1]!=0){
	goto boot;
      }
      
      exec_clock_switch();
      exec_spi_flash_probe(SPI_CLOCK_FF);
      //exec_spi_flash_read();
      udelay(10000);
      g_src_image_target_address = SPI_DATA_ADDR;
      exec_start_isp(MSS_SYS_PROG_PROGRAM);
      
      if(g_isp_response[1]!=0){
	goto done;
      }

      g_src_image_target_address = SPI_DATA_ADDR;
      exec_start_isp(MSS_SYS_PROG_VERIFY);
      
      // this will not be executed...
      //if(g_isp_response[1]!=0){
      //	goto boot;
      //}
      //goto done;

      goto boot;

    }

  }
  /*
  else if(strcmp(cmd, "r") == 0){
    SCB->AIRCR = 0x05FA0004u;
    return 1;
  }else if(strcmp(cmd, "b") == 0){
    s = getenv ("bootcmd");
    run_command (s, 0);
  }
  */

  else{
    goto usage;
  }



 boot:
  asm volatile ("cpsid i");
  //s = getenv ("bootcmd");                                                                                                                
  s = getenv ("bootarg");                                                                                                                
  run_command (s, 0);           
  return 1;

 done:
  asm volatile ("cpsid i");
  //  free(buf);
  return 1;
  
 usage:
  asm volatile ("cpsid i");
  cmd_usage(cmdtp);
  return 1;
}

U_BOOT_CMD(
	   isp,	2,	1,	do_isp_prog,
	   "ISP Programming",
	   "isp [c/a/p/v/apv]- c:check comblk, a:authentication\n"
);
