{"vcs1":{"timestamp_begin":1700048635.035848877, "rt":15.11, "ut":14.06, "st":0.77}}
{"vcselab":{"timestamp_begin":1700048650.224259386, "rt":1.13, "ut":0.33, "st":0.15}}
{"link":{"timestamp_begin":1700048651.426160108, "rt":0.39, "ut":0.14, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1700048634.432326603}
{"VCS_COMP_START_TIME": 1700048634.432326603}
{"VCS_COMP_END_TIME": 1700048659.218648786}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 369124}}
{"stitch_vcselab": {"peak_mem": 239976}}
