--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/gehin/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3
-s 3 -n 3 -fastpaths -xml datapath.twx datapath.ncd -o datapath.twr
datapath.pcf

Design file:              datapath.ncd
Physical constraint file: datapath.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RST         |    4.733(R)|      SLOW  |   -0.474(R)|      SLOW  |CLK_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------------+-----------------+------------+-----------------+------------+------------------+--------+
                  |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination       |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------------+-----------------+------------+-----------------+------------+------------------+--------+
ALU_OUT<0>        |        13.056(R)|      SLOW  |         4.217(R)|      FAST  |CLK_BUFGP         |   0.000|
ALU_OUT<1>        |        13.750(R)|      SLOW  |         4.590(R)|      FAST  |CLK_BUFGP         |   0.000|
ALU_OUT<2>        |        13.577(R)|      SLOW  |         4.290(R)|      FAST  |CLK_BUFGP         |   0.000|
ALU_OUT<3>        |        13.791(R)|      SLOW  |         4.219(R)|      FAST  |CLK_BUFGP         |   0.000|
ALU_OUT<4>        |        13.693(R)|      SLOW  |         4.501(R)|      FAST  |CLK_BUFGP         |   0.000|
ALU_OUT<5>        |        13.916(R)|      SLOW  |         4.281(R)|      FAST  |CLK_BUFGP         |   0.000|
ALU_OUT<6>        |        13.815(R)|      SLOW  |         4.261(R)|      FAST  |CLK_BUFGP         |   0.000|
ALU_OUT<7>        |        13.669(R)|      SLOW  |         4.202(R)|      FAST  |CLK_BUFGP         |   0.000|
BANC_INSTR_OUT<0> |         8.802(R)|      SLOW  |         4.889(R)|      FAST  |CLK_BUFGP         |   0.000|
BANC_INSTR_OUT<1> |         9.013(R)|      SLOW  |         5.026(R)|      FAST  |CLK_BUFGP         |   0.000|
BANC_INSTR_OUT<2> |         9.083(R)|      SLOW  |         5.094(R)|      FAST  |CLK_BUFGP         |   0.000|
BANC_INSTR_OUT<3> |         8.990(R)|      SLOW  |         5.009(R)|      FAST  |CLK_BUFGP         |   0.000|
BANC_INSTR_OUT<4> |         9.119(R)|      SLOW  |         5.054(R)|      FAST  |CLK_BUFGP         |   0.000|
BANC_INSTR_OUT<5> |         9.013(R)|      SLOW  |         5.036(R)|      FAST  |CLK_BUFGP         |   0.000|
BANC_INSTR_OUT<6> |         9.191(R)|      SLOW  |         5.079(R)|      FAST  |CLK_BUFGP         |   0.000|
BANC_INSTR_OUT<7> |         8.917(R)|      SLOW  |         4.918(R)|      FAST  |CLK_BUFGP         |   0.000|
BANC_INSTR_OUT<8> |         8.570(R)|      SLOW  |         4.742(R)|      FAST  |CLK_BUFGP         |   0.000|
BANC_INSTR_OUT<9> |         8.715(R)|      SLOW  |         4.857(R)|      FAST  |CLK_BUFGP         |   0.000|
BANC_INSTR_OUT<10>|         8.809(R)|      SLOW  |         4.896(R)|      FAST  |CLK_BUFGP         |   0.000|
BANC_INSTR_OUT<11>|         8.881(R)|      SLOW  |         4.945(R)|      FAST  |CLK_BUFGP         |   0.000|
BANC_INSTR_OUT<12>|         8.819(R)|      SLOW  |         4.891(R)|      FAST  |CLK_BUFGP         |   0.000|
BANC_INSTR_OUT<13>|         8.650(R)|      SLOW  |         4.789(R)|      FAST  |CLK_BUFGP         |   0.000|
BANC_INSTR_OUT<14>|         8.529(R)|      SLOW  |         4.700(R)|      FAST  |CLK_BUFGP         |   0.000|
BANC_INSTR_OUT<15>|         8.486(R)|      SLOW  |         4.684(R)|      FAST  |CLK_BUFGP         |   0.000|
BANC_INSTR_OUT<16>|         8.604(R)|      SLOW  |         4.779(R)|      FAST  |CLK_BUFGP         |   0.000|
BANC_INSTR_OUT<17>|         8.722(R)|      SLOW  |         4.844(R)|      FAST  |CLK_BUFGP         |   0.000|
BANC_INSTR_OUT<18>|         8.731(R)|      SLOW  |         4.818(R)|      FAST  |CLK_BUFGP         |   0.000|
BANC_INSTR_OUT<19>|         8.465(R)|      SLOW  |         4.663(R)|      FAST  |CLK_BUFGP         |   0.000|
BANC_INSTR_OUT<20>|         8.486(R)|      SLOW  |         4.696(R)|      FAST  |CLK_BUFGP         |   0.000|
BANC_INSTR_OUT<21>|         8.522(R)|      SLOW  |         4.761(R)|      FAST  |CLK_BUFGP         |   0.000|
BANC_INSTR_OUT<22>|         8.324(R)|      SLOW  |         4.537(R)|      FAST  |CLK_BUFGP         |   0.000|
BANC_INSTR_OUT<23>|         8.327(R)|      SLOW  |         4.540(R)|      FAST  |CLK_BUFGP         |   0.000|
BANC_INSTR_OUT<24>|         8.379(R)|      SLOW  |         4.577(R)|      FAST  |CLK_BUFGP         |   0.000|
BANC_INSTR_OUT<25>|         8.612(R)|      SLOW  |         4.734(R)|      FAST  |CLK_BUFGP         |   0.000|
BANC_INSTR_OUT<26>|         8.529(R)|      SLOW  |         4.678(R)|      FAST  |CLK_BUFGP         |   0.000|
BANC_INSTR_OUT<27>|         8.539(R)|      SLOW  |         4.661(R)|      FAST  |CLK_BUFGP         |   0.000|
BANC_INSTR_OUT<28>|         8.599(R)|      SLOW  |         4.706(R)|      FAST  |CLK_BUFGP         |   0.000|
BANC_INSTR_OUT<29>|         8.798(R)|      SLOW  |         4.841(R)|      FAST  |CLK_BUFGP         |   0.000|
BANC_INSTR_OUT<30>|         8.559(R)|      SLOW  |         4.611(R)|      FAST  |CLK_BUFGP         |   0.000|
BANC_INSTR_OUT<31>|         8.552(R)|      SLOW  |         4.621(R)|      FAST  |CLK_BUFGP         |   0.000|
------------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    7.529|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue May 19 10:51:30 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 393 MB



