# 5-stage-pipelined-RISC-processor
Implemented a 5 stage pipelined RISC processor in Verilog HDL  using Xilinx Vivado tool alongs with hazard units(i.e forwarding and stall unit) which resolves data hazards and it supports R- type , I-tppe , J- type instructions.

Abhishek Raj
M.TECH COMPUTER SCIENCE
IIT KHARAGPUR
Email- Abhiraj720966@kgpian.iitkgp.ac.in
