# TCL File Generated by Component Editor 20.1
# Tue Aug 10 18:25:06 EDT 2021
# DO NOT MODIFY


# 
# dma_rx "DMA Receiver" v1.0
# James B 2021.08.10.18:25:06
# Receive data (UART, I2C) and place into data stack which can be DMA's by Nios.
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module dma_rx
# 
set_module_property DESCRIPTION "Receive data (UART, I2C) and place into data stack which can be DMA's by Nios."
set_module_property NAME dma_rx
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property GROUP "Atlantix Engineering"
set_module_property AUTHOR "James B"
set_module_property DISPLAY_NAME "DMA Receiver"
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL dma_receiver
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file dma_receiver.sv SYSTEM_VERILOG PATH ../source/dma_receiver.sv TOP_LEVEL_FILE


# 
# parameters
# 
add_parameter DEPTH INTEGER 32
set_parameter_property DEPTH DEFAULT_VALUE 32
set_parameter_property DEPTH DISPLAY_NAME DEPTH
set_parameter_property DEPTH TYPE INTEGER
set_parameter_property DEPTH UNITS None
set_parameter_property DEPTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property DEPTH HDL_PARAMETER true
add_parameter clock_nsec INTEGER 20
set_parameter_property clock_nsec DEFAULT_VALUE 20
set_parameter_property clock_nsec DISPLAY_NAME clock_nsec
set_parameter_property clock_nsec TYPE INTEGER
set_parameter_property clock_nsec UNITS None
set_parameter_property clock_nsec ALLOWED_RANGES -2147483648:2147483647
set_parameter_property clock_nsec HDL_PARAMETER true
add_parameter WATCHDOG_nsec INTEGER 100000
set_parameter_property WATCHDOG_nsec DEFAULT_VALUE 100000
set_parameter_property WATCHDOG_nsec DISPLAY_NAME WATCHDOG_nsec
set_parameter_property WATCHDOG_nsec TYPE INTEGER
set_parameter_property WATCHDOG_nsec UNITS None
set_parameter_property WATCHDOG_nsec ALLOWED_RANGES -2147483648:2147483647
set_parameter_property WATCHDOG_nsec HDL_PARAMETER true


# 
# display items
# 


# 
# connection point reset
# 
add_interface reset reset end
set_interface_property reset associatedClock clock
set_interface_property reset synchronousEdges BOTH
set_interface_property reset ENABLED true
set_interface_property reset EXPORT_OF ""
set_interface_property reset PORT_NAME_MAP ""
set_interface_property reset CMSIS_SVD_VARIABLES ""
set_interface_property reset SVD_ADDRESS_GROUP ""

add_interface_port reset reset reset Input 1


# 
# connection point av_mm
# 
add_interface av_mm avalon end
set_interface_property av_mm addressUnits WORDS
set_interface_property av_mm associatedClock clock
set_interface_property av_mm associatedReset reset
set_interface_property av_mm bitsPerSymbol 8
set_interface_property av_mm burstOnBurstBoundariesOnly false
set_interface_property av_mm burstcountUnits WORDS
set_interface_property av_mm explicitAddressSpan 0
set_interface_property av_mm holdTime 0
set_interface_property av_mm linewrapBursts false
set_interface_property av_mm maximumPendingReadTransactions 0
set_interface_property av_mm maximumPendingWriteTransactions 0
set_interface_property av_mm readLatency 0
set_interface_property av_mm readWaitTime 1
set_interface_property av_mm setupTime 0
set_interface_property av_mm timingUnits Cycles
set_interface_property av_mm writeWaitTime 0
set_interface_property av_mm ENABLED true
set_interface_property av_mm EXPORT_OF ""
set_interface_property av_mm PORT_NAME_MAP ""
set_interface_property av_mm CMSIS_SVD_VARIABLES ""
set_interface_property av_mm SVD_ADDRESS_GROUP ""

add_interface_port av_mm av_mm_read read Input 1
add_interface_port av_mm av_mm_readdata readdata Output 32
add_interface_port av_mm av_mm_waitrequest waitrequest Output 1
add_interface_port av_mm av_mm_write write Input 1
add_interface_port av_mm av_mm_writedata writedata Input 32
add_interface_port av_mm av_mm_addr address Input 5
set_interface_assignment av_mm embeddedsw.configuration.isFlash 0
set_interface_assignment av_mm embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment av_mm embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment av_mm embeddedsw.configuration.isPrintableDevice 0


# 
# connection point conduit_end_0
# 
add_interface conduit_end_0 conduit end
set_interface_property conduit_end_0 associatedClock clock
set_interface_property conduit_end_0 associatedReset reset
set_interface_property conduit_end_0 ENABLED true
set_interface_property conduit_end_0 EXPORT_OF ""
set_interface_property conduit_end_0 PORT_NAME_MAP ""
set_interface_property conduit_end_0 CMSIS_SVD_VARIABLES ""
set_interface_property conduit_end_0 SVD_ADDRESS_GROUP ""

add_interface_port conduit_end_0 coe_RX_DONE done Input 1
add_interface_port conduit_end_0 coe_DATA data Input 8


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock clockRate 50000000
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock CMSIS_SVD_VARIABLES ""
set_interface_property clock SVD_ADDRESS_GROUP ""

add_interface_port clock clock clk Input 1

