$date
	Fri Jul 31 23:28:58 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Tabla3SOP $end
$var wire 1 ! NA $end
$var wire 1 " NB $end
$var wire 1 # NC $end
$var wire 1 $ ND $end
$var wire 1 % P1 $end
$var wire 1 & P2 $end
$var wire 1 ' P3 $end
$var wire 1 ( P4 $end
$var wire 1 ) P5 $end
$var wire 1 * P6 $end
$var wire 1 + P7 $end
$var wire 1 , S1 $end
$var reg 1 - A $end
$var reg 1 . B $end
$var reg 1 / C $end
$var reg 1 0 D $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
00
0/
0.
0-
1,
0+
0*
0)
0(
0'
0&
1%
1$
1#
1"
1!
$end
#1
0%
1&
0$
10
#2
1'
0&
1$
0#
00
1/
#3
0'
1(
0$
10
#4
0,
1$
0(
1#
0"
00
0/
1.
#5
0$
10
#6
1$
0#
00
1/
#7
0$
10
#8
1,
1)
1$
1#
1"
0!
00
0/
0.
1-
#9
0,
0)
0$
10
#10
1,
1*
1$
0#
00
1/
#11
0,
0*
0$
10
#12
1$
1#
0"
00
0/
1.
#13
0$
10
#14
1,
1+
1$
0#
00
1/
#15
0,
0+
0$
10
#16
