Warning (10268): Verilog HDL information at conway_fsm.v(28): always construct contains both blocking and non-blocking assignments File: C:/intelFPGA_lite/23.1std/projects/conway/conway_fsm.v Line: 28
Warning (10268): Verilog HDL information at display.v(31): always construct contains both blocking and non-blocking assignments File: C:/intelFPGA_lite/23.1std/projects/conway/display.v Line: 31
