Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Fri Nov  1 12:31:46 2019
| Host         : DESKTOP-89AAFLI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file robot_A7_control_sets_placed.rpt
| Design       : robot_A7
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   230 |
| Unused register locations in slices containing registers |   648 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           11 |
|      2 |           13 |
|      3 |           11 |
|      4 |           34 |
|      5 |           15 |
|      6 |           34 |
|      7 |            4 |
|      8 |           14 |
|      9 |            4 |
|     10 |            4 |
|     12 |            6 |
|     15 |            2 |
|    16+ |           78 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2107 |          532 |
| No           | No                    | Yes                    |             155 |           51 |
| No           | Yes                   | No                     |             684 |          226 |
| Yes          | No                    | No                     |            1398 |          567 |
| Yes          | No                    | Yes                    |             118 |           30 |
| Yes          | Yes                   | No                     |             618 |          203 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|               Clock Signal              |                                                                                                            Enable Signal                                                                                                            |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count |
+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  clk_10M_1/inst/clk_out2                |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  clk_10M_1/inst/clk_out2                |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  clk_10M_1/inst/clk_out2                | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  clk_10M_1/inst/clk_out2                | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  clk_10M_1/inst/clk_out2                | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |
|  clk_10M_1/inst/clk_out2                |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  clk_10M_1/inst/clk_out2                |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[24]_i_1_n_0                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              1 |
|  clk_10M_1/inst/clk_out2                |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  clk_10M_1/inst/clk_out2                |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                        |                1 |              2 |
|  clk_10M_1/inst/clk_out3                |                                                                                                                                                                                                                                     | SW1_TMP                                                                                                                                                                                                                                 |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  clk_10M_1/inst/clk_out2                |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              2 |
|  clk_10M_1/inst/clk_out2                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              2 |
|  clk_10M_1/inst/clk_out3                |                                                                                                                                                                                                                                     | UART_DATA_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                                                      |                1 |              2 |
|  clk_10M_1/inst/clk_out2                |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |
|  clk_10M_1/inst/clk_out1                |                                                                                                                                                                                                                                     | UART_DATA_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0][0]                                                                                                                                                     |                1 |              2 |
|  clk_10M_1/inst/clk_out1                |                                                                                                                                                                                                                                     | SW1_TMP                                                                                                                                                                                                                                 |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  clk_10M_1/inst/clk_out2                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  clk_10M_1/inst/clk_out1                |                                                                                                                                                                                                                                     | UART_DATA_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                                |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |
|  clk_10M_1/inst/clk_out2                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |              3 |
|  clk_10M_1/inst/clk_out2                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                3 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              3 |
|  clk_10M_1/inst/clk_out2                |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  clk_10M_1/inst/clk_out2                |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  clk_10M_1/inst/clk_out2                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]                                                                                                                                                                |                1 |              4 |
|  clk_10M_1/inst/clk_out2                |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                            |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count_reg[3][0]                                                                                                                                  |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                2 |              4 |
|  clk_10M_1/inst/clk_out3                | u_uart/inst/RX/n_next                                                                                                                                                                                                               | SW1_TMP_UART                                                                                                                                                                                                                            |                2 |              4 |
|  clk_10M_1/inst/clk_out2                |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                            |                1 |              4 |
|  clk_10M_1/inst/clk_out2                |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                            |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              4 |
|  clk_10M_1/inst/clk_out2                |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1__16_n_0                                                                                                                                                          |                1 |              4 |
|  clk_10M_1/inst/clk_out2                |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                            |                1 |              4 |
|  clk_10M_1/inst/clk_out2                |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                            |                1 |              4 |
|  clk_10M_1/inst/clk_out2                |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                            |                1 |              4 |
|  clk_10M_1/inst/clk_out2                |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                                            |                1 |              4 |
|  clk_10M_1/inst/clk_out2                |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__22_n_0                                                                                                                                                           |                1 |              4 |
|  clk_10M_1/inst/clk_out2                | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                              |                1 |              4 |
|  clk_10M_1/inst/clk_out2                |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                        |                1 |              4 |
|  clk_10M_1/inst/clk_out2                |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1__12_n_0                                                                                                                                                          |                1 |              4 |
|  clk_10M_1/inst/clk_out2                |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                            |                1 |              4 |
|  clk_10M_1/inst/clk_out2                |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1__14_n_0                                                                                                                                                          |                2 |              4 |
|  clk_10M_1/inst/clk_out1                | RUN_L_C[3]_i_1_n_0                                                                                                                                                                                                                  | RUN_L_C0                                                                                                                                                                                                                                |                1 |              4 |
|  clk_10M_1/inst/clk_out2                |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                                                          |                1 |              4 |
|  clk_10M_1/inst/clk_out2                |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1__11_n_0                                                                                                                                                          |                1 |              4 |
|  clk_10M_1/inst/clk_out2                |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1__18_n_0                                                                                                                                                          |                1 |              4 |
|  clk_10M_1/inst/clk_out2                |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1__13_n_0                                                                                                                                                          |                1 |              4 |
|  clk_10M_1/inst/clk_out3                | u_uart/inst/RX/s_next                                                                                                                                                                                                               | SW1_TMP_UART                                                                                                                                                                                                                            |                3 |              4 |
|  clk_10M_1/inst/clk_out2                |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1__15_n_0                                                                                                                                                          |                1 |              4 |
|  clk_10M_1/inst/clk_out2                |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1__17_n_0                                                                                                                                                          |                1 |              4 |
|  clk_10M_1/inst/clk_out2                |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt[3]_i_1__19_n_0                                                                                                                                                          |                1 |              4 |
|  clk_10M_1/inst/clk_out2                |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                            |                1 |              4 |
|  clk_10M_1/inst/clk_out2                |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt[3]_i_1__20_n_0                                                                                                                                                          |                1 |              4 |
|  clk_10M_1/inst/clk_out2                |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt[3]_i_1__21_n_0                                                                                                                                                          |                1 |              4 |
|  clk_10M_1/inst/clk_out2                |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                            |                1 |              4 |
|  clk_10M_1/inst/clk_out2                | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[4]_i_1_n_0                                                                                                                                                             |                2 |              5 |
|  clk_10M_1/inst/clk_out1                | RUN_Q_2_110                                                                                                                                                                                                                         | RUN_L_C0                                                                                                                                                                                                                                |                2 |              5 |
|  clk_10M_1/inst/clk_out1                | RUN_Q_2_80                                                                                                                                                                                                                          | RUN_L_C0                                                                                                                                                                                                                                |                2 |              5 |
|  clk_10M_1/inst/clk_out1                | RUN_Q_2_10                                                                                                                                                                                                                          | RUN_L_C0                                                                                                                                                                                                                                |                1 |              5 |
|  clk_10M_1/inst/clk_out1                | RUN_Q_2_70                                                                                                                                                                                                                          | RUN_L_C0                                                                                                                                                                                                                                |                1 |              5 |
|  clk_10M_1/inst/clk_out1                | RUN_Q_2_40                                                                                                                                                                                                                          | RUN_L_C0                                                                                                                                                                                                                                |                1 |              5 |
|  clk_10M_1/inst/clk_out1                | RUN_Q_2_120                                                                                                                                                                                                                         | RUN_L_C0                                                                                                                                                                                                                                |                2 |              5 |
|  clk_10M_1/inst/clk_out1                | RUN_Q_2_20                                                                                                                                                                                                                          | RUN_L_C0                                                                                                                                                                                                                                |                2 |              5 |
|  clk_10M_1/inst/clk_out1                | RUN_Q_2_30                                                                                                                                                                                                                          | RUN_L_C0                                                                                                                                                                                                                                |                1 |              5 |
|  clk_10M_1/inst/clk_out1                | RUN_QGF_2_40                                                                                                                                                                                                                        | RUN_L_C0                                                                                                                                                                                                                                |                2 |              5 |
|  clk_10M_1/inst/clk_out1                |                                                                                                                                                                                                                                     | p_0_out                                                                                                                                                                                                                                 |                2 |              5 |
|  clk_10M_1/inst/clk_out1                | RUN_X_C[4]_i_1_n_0                                                                                                                                                                                                                  | RUN_L_C0                                                                                                                                                                                                                                |                2 |              5 |
|  clk_10M_1/inst/clk_out1                | RUN_Q_2_90                                                                                                                                                                                                                          | RUN_L_C0                                                                                                                                                                                                                                |                3 |              5 |
|  clk_10M_1/inst/clk_out1                | RUN_Q_2_100                                                                                                                                                                                                                         | RUN_L_C0                                                                                                                                                                                                                                |                2 |              5 |
|  clk_10M_1/inst/clk_out1                | RUN_Q_2_60                                                                                                                                                                                                                          | RUN_L_C0                                                                                                                                                                                                                                |                1 |              5 |
|  clk_10M_1/inst/clk_out1                | RUN_QGF_2_80                                                                                                                                                                                                                        | RUN_L_C0                                                                                                                                                                                                                                |                2 |              6 |
|  clk_10M_1/inst/clk_out1                | RUN_QGF_2_90                                                                                                                                                                                                                        | RUN_L_C0                                                                                                                                                                                                                                |                4 |              6 |
|  clk_10M_1/inst/clk_out1                | RUN_QGF_2_70                                                                                                                                                                                                                        | RUN_L_C0                                                                                                                                                                                                                                |                4 |              6 |
|  clk_10M_1/inst/clk_out1                | RUN_QGF_2_60                                                                                                                                                                                                                        | RUN_L_C0                                                                                                                                                                                                                                |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |
|  clk_10M_1/inst/clk_out1                | RUN_X_2_10                                                                                                                                                                                                                          | RUN_L_C0                                                                                                                                                                                                                                |                2 |              6 |
|  clk_10M_1/inst/clk_out3                |                                                                                                                                                                                                                                     | SW1_TMP_UART                                                                                                                                                                                                                            |                2 |              6 |
|  clk_10M_1/inst/clk_out1                | RUN_HS_2_60                                                                                                                                                                                                                         | RUN_L_C0                                                                                                                                                                                                                                |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                2 |              6 |
|  clk_10M_1/inst/clk_out2                |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out0_n_0                                                                                                                                                                              |                2 |              6 |
|  clk_10M_1/inst/clk_out1                | RUN_QGF_2_50                                                                                                                                                                                                                        | RUN_L_C0                                                                                                                                                                                                                                |                2 |              6 |
|  clk_10M_1/inst/clk_out1                | RUN_HS_2_20                                                                                                                                                                                                                         | RUN_L_C0                                                                                                                                                                                                                                |                3 |              6 |
|  clk_10M_1/inst/clk_out1                | RUN_HS_2_80                                                                                                                                                                                                                         | RUN_L_C0                                                                                                                                                                                                                                |                2 |              6 |
|  clk_10M_1/inst/clk_out1                | RUN_HS_2_90                                                                                                                                                                                                                         | RUN_L_C0                                                                                                                                                                                                                                |                2 |              6 |
|  clk_10M_1/inst/clk_out1                | RUN_HS_2_110                                                                                                                                                                                                                        | RUN_L_C0                                                                                                                                                                                                                                |                2 |              6 |
|  clk_10M_1/inst/clk_out1                | RUN_HS_C[5]_i_1_n_0                                                                                                                                                                                                                 | RUN_L_C0                                                                                                                                                                                                                                |                2 |              6 |
|  clk_10M_1/inst/clk_out1                | RUN_HS_2_50                                                                                                                                                                                                                         | RUN_L_C0                                                                                                                                                                                                                                |                2 |              6 |
|  clk_10M_1/inst/clk_out1                | RUN_HS_2_30                                                                                                                                                                                                                         | RUN_L_C0                                                                                                                                                                                                                                |                3 |              6 |
|  clk_10M_1/inst/clk_out1                | RUN_HS_2_100                                                                                                                                                                                                                        | RUN_L_C0                                                                                                                                                                                                                                |                3 |              6 |
|  clk_10M_1/inst/clk_out1                | RUN_HS_2_10                                                                                                                                                                                                                         | RUN_L_C0                                                                                                                                                                                                                                |                2 |              6 |
|  clk_10M_1/inst/clk_out1                | RUN_HS_2_40                                                                                                                                                                                                                         | RUN_L_C0                                                                                                                                                                                                                                |                2 |              6 |
|  clk_10M_1/inst/clk_out1                | RUN_HS_2_70                                                                                                                                                                                                                         | RUN_L_C0                                                                                                                                                                                                                                |                3 |              6 |
|  clk_10M_1/inst/clk_out1                | RUN_J_2_40                                                                                                                                                                                                                          | RUN_L_C0                                                                                                                                                                                                                                |                2 |              6 |
|  clk_10M_1/inst/clk_out1                | RUN_J_2_10                                                                                                                                                                                                                          | RUN_L_C0                                                                                                                                                                                                                                |                3 |              6 |
|  clk_10M_1/inst/clk_out1                | RUN_J_2_20                                                                                                                                                                                                                          | RUN_L_C0                                                                                                                                                                                                                                |                2 |              6 |
|  clk_10M_1/inst/clk_out1                | RUN_J_2_30                                                                                                                                                                                                                          | RUN_L_C0                                                                                                                                                                                                                                |                3 |              6 |
|  clk_10M_1/inst/clk_out1                | RUN_L_2_10                                                                                                                                                                                                                          | RUN_L_C0                                                                                                                                                                                                                                |                1 |              6 |
|  clk_10M_1/inst/clk_out1                | RUN_J_C[5]_i_1_n_0                                                                                                                                                                                                                  | RUN_L_C0                                                                                                                                                                                                                                |                2 |              6 |
|  clk_10M_1/inst/clk_out1                | RUN_J_2_60                                                                                                                                                                                                                          | RUN_L_C0                                                                                                                                                                                                                                |                2 |              6 |
|  clk_10M_1/inst/clk_out1                | RUN_J_2_70                                                                                                                                                                                                                          | RUN_L_C0                                                                                                                                                                                                                                |                4 |              6 |
|  clk_10M_1/inst/clk_out1                | RUN_QGF_2_10                                                                                                                                                                                                                        | RUN_L_C0                                                                                                                                                                                                                                |                1 |              6 |
|  clk_10M_1/inst/clk_out1                | RUN_QGF_2_30                                                                                                                                                                                                                        | RUN_L_C0                                                                                                                                                                                                                                |                3 |              6 |
|  clk_10M_1/inst/clk_out1                | RUN_QGF_2_100                                                                                                                                                                                                                       | RUN_L_C0                                                                                                                                                                                                                                |                2 |              6 |
|  clk_10M_1/inst/clk_out1                | RUN_QGF_2_20                                                                                                                                                                                                                        | RUN_L_C0                                                                                                                                                                                                                                |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                3 |              7 |
|  clk_10M_1/inst/clk_out2                | u_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                           |                2 |              7 |
|  clk_10M_1/inst/clk_out2                |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                   |                2 |              7 |
|  clk_10M_1/inst/clk_out2                | u_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                           |                2 |              7 |
|  clk_10M_1/inst/clk_out3                | u_uart/inst/RX/rx_next                                                                                                                                                                                                              | SW1_TMP_UART                                                                                                                                                                                                                            |                2 |              8 |
|  clk_10M_1/inst/clk_out1                | SW_Count_CTRL0                                                                                                                                                                                                                      | SW1_TMP                                                                                                                                                                                                                                 |                2 |              8 |
|  clk_10M_1/inst/clk_out1                | UART_DATA_FIFO_EMPTY_5                                                                                                                                                                                                              | SW1_TMP                                                                                                                                                                                                                                 |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |
|  clk_10M_1/inst/clk_out1                | UART_DATA_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                        | UART_DATA_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0][0]                                                                                                                                                     |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0] | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  clk_10M_1/inst/clk_out1                | RUN_Q_2_50                                                                                                                                                                                                                          | RUN_L_C0                                                                                                                                                                                                                                |                3 |              8 |
|  clk_10M_1/inst/clk_out1                | Count_CTRL[7]_i_1_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |              8 |
|  clk_10M_1/inst/clk_out1                | Count_CTRL_OLD[7]_i_1_n_0                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |              8 |
|  clk_10M_1/inst/clk_out1                | RUN_HS_1[3]_i_2_n_0                                                                                                                                                                                                                 | RUN_L_C0                                                                                                                                                                                                                                |                5 |              8 |
|  clk_10M_1/inst/clk_out2                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  clk_10M_1/inst/clk_out1                | RUN_Q_1[3]_i_1_n_0                                                                                                                                                                                                                  | RUN_L_C0                                                                                                                                                                                                                                |                4 |              8 |
|  clk_10M_1/inst/clk_out2                |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |
|  clk_10M_1/inst/clk_out1                | RUN_QGF_C[8]_i_1_n_0                                                                                                                                                                                                                | RUN_L_C0                                                                                                                                                                                                                                |                4 |              9 |
|  clk_10M_1/inst/clk_out1                | RUN_Q_C[8]_i_1_n_0                                                                                                                                                                                                                  | RUN_L_C0                                                                                                                                                                                                                                |                5 |              9 |
|  clk_10M_1/inst/clk_out3                |                                                                                                                                                                                                                                     | UART_DATA_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                        |                2 |              9 |
|  clk_10M_1/inst/clk_out2                | u_ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                                           |                2 |              9 |
|  clk_10M_1/inst/clk_out1                | Count_100ms                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                3 |             10 |
|  clk_10M_1/inst/clk_out1                | Count_20ms                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             10 |
|  clk_10M_1/inst/clk_out2                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  clk_10M_1/inst/clk_out2                | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/wcnt_ce                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |                3 |             12 |
|  clk_10M_1/inst/clk_out2                | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |             12 |
|  clk_10M_1/inst/clk_out2                | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/iscnt_reg[11]                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt_reg[0]                                                                                                                                       |                3 |             12 |
|  clk_10M_1/inst/clk_out3                | UART_DATA_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                        | UART_DATA_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                       |                2 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  clk_10M_1/inst/clk_out1                |                                                                                                                                                                                                                                     | Count_1K[14]_i_1_n_0                                                                                                                                                                                                                    |                5 |             15 |
|  clk_10M_1/inst/clk_out1                | RUN_QGF_1                                                                                                                                                                                                                           | RUN_L_C0                                                                                                                                                                                                                                |                7 |             15 |
|  clk_10M_1/inst/clk_out2                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             16 |
|  clk_10M_1/inst/clk_out2                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             16 |
|  clk_10M_1/inst/clk_out2                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             16 |
|  clk_10M_1/inst/clk_out2                |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                      |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  clk_10M_1/inst/clk_out2                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                   |                                                                                                                                                                                                                                         |                2 |             16 |
|  clk_10M_1/inst/clk_out2                |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  clk_10M_1/inst/clk_out2                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             16 |
|  clk_10M_1/inst/clk_out2                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             16 |
|  clk_10M_1/inst/clk_out2                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0] |                                                                                                                                                                                                                                         |                2 |             16 |
|  clk_10M_1/inst/clk_out2                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]_0[0]                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                3 |             16 |
|  clk_10M_1/inst/clk_out2                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                5 |             16 |
|  clk_10M_1/inst/clk_out2                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             16 |
|  clk_10M_1/inst/clk_out2                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             16 |
|  clk_10M_1/inst/clk_out2                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                   |                                                                                                                                                                                                                                         |                2 |             16 |
|  clk_10M_1/inst/clk_out2                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |             16 |
|  clk_10M_1/inst/clk_out2                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             16 |
|  clk_10M_1/inst/clk_out2                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |             16 |
|  clk_10M_1/inst/clk_out2                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |             16 |
|  clk_10M_1/inst/clk_out2                | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             16 |
|  clk_10M_1/inst/clk_out2                | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             16 |
|  clk_10M_1/inst/clk_out2                |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                6 |             17 |
|  clk_10M_1/inst/clk_out2                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/burst_wd_reg[0]                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  clk_10M_1/inst/clk_out2                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/addr_reg[16]                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |
|  clk_10M_1/inst/clk_out1                |                                                                                                                                                                                                                                     | control1/CLK_50[17]_i_1_n_0                                                                                                                                                                                                             |                6 |             18 |
|  clk_10M_1/inst/clk_out2                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  clk_10M_1/inst/clk_out2                |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                4 |             18 |
|  clk_10M_1/inst/clk_out3                |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             23 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                           |                                                                                                                                                                                                                                         |                3 |             24 |
|  clk_10M_1/inst/clk_out2                |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[15]_0                                                                                                                                                             |               17 |             24 |
|  clk_10M_1/inst/clk_out2                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             24 |
|  clk_10M_1/inst/clk_out2                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             25 |
|  clk_10M_1/inst/clk_out2                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             25 |
|  clk_10M_1/inst/clk_out2                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             25 |
|  clk_10M_1/inst/clk_out2                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             25 |
|  clk_10M_1/inst/clk_out2                |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[9]                                                                                                                                                                         |               19 |             27 |
|  clk_10M_1/inst/clk_out2                |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               14 |             27 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |
|  clk_10M_1/inst/clk_out2                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[24]_i_1_n_0                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                9 |             31 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                9 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               12 |             32 |
|  clk_10M_1/inst/clk_out2                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             33 |
|  clk_10M_1/inst/clk_out2                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             33 |
|  clk_10M_1/inst/clk_out2                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             33 |
|  clk_10M_1/inst/clk_out2                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             33 |
|  clk_10M_1/inst/clk_out2                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             33 |
|  clk_10M_1/inst/clk_out2                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             33 |
|  clk_10M_1/inst/clk_out2                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             33 |
|  clk_10M_1/inst/clk_out2                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             33 |
|  clk_10M_1/inst/clk_out2                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             33 |
|  clk_10M_1/inst/clk_out2                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             33 |
|  clk_10M_1/inst/clk_out2                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             33 |
|  clk_10M_1/inst/clk_out2                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             33 |
|  clk_10M_1/inst/clk_out2                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             33 |
|  clk_10M_1/inst/clk_out2                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             33 |
|  clk_10M_1/inst/clk_out2                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             33 |
|  clk_10M_1/inst/clk_out2                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             33 |
|  clk_10M_1/inst/clk_out2                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             33 |
|  clk_10M_1/inst/clk_out2                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |               10 |             33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               11 |             34 |
|  clk_10M_1/inst/clk_out2                | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                          |                                                                                                                                                                                                                                         |               12 |             36 |
|  clk_10M_1/inst/clk_out2                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             41 |
|  clk_10M_1/inst/clk_out2                | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                          |                                                                                                                                                                                                                                         |               16 |             57 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               25 |             61 |
|  clk_10M_1/inst/clk_out2                |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |               30 |             74 |
|  clk_10M_1/inst/clk_out1                |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               45 |             91 |
|  clk_10M_1/inst/clk_out2                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                         |               27 |            103 |
|  clk_10M_1/inst/clk_out1                | RUN_Q115[14]_i_1_n_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                         |              185 |            240 |
|  clk_10M_1/inst/clk_out1                | SW1_TMP1_1                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              105 |            272 |
|  clk_10M_1/inst/clk_out2                |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                      |               77 |            287 |
|  clk_10M_1/inst/clk_out2                |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |              497 |           2239 |
+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


