#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x14be04170 .scope module, "test" "test" 2 27;
 .timescale 0 0;
v0x14be153b0_0 .var "addr", 3 0;
v0x14be15440_0 .net "data", 3 0, v0x14be152f0_0;  1 drivers
v0x14be154d0_0 .var/i "i", 31 0;
E_0x14be042f0 .event anyedge, v0x14be15160_0, v0x14be152f0_0;
S_0x14be04350 .scope module, "U1" "rom16" 2 32, 2 1 0, S_0x14be04170;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "addr";
    .port_info 1 /OUTPUT 4 "data";
v0x14be045c0_0 .var/2u *"_ivl_0", 3 0; Local signal
v0x14be14680_0 .var/2u *"_ivl_1", 3 0; Local signal
v0x14be14720_0 .var/2u *"_ivl_10", 3 0; Local signal
v0x14be147d0_0 .var/2u *"_ivl_11", 3 0; Local signal
v0x14be14880_0 .var/2u *"_ivl_12", 3 0; Local signal
v0x14be14970_0 .var/2u *"_ivl_13", 3 0; Local signal
v0x14be14a20_0 .var/2u *"_ivl_14", 3 0; Local signal
v0x14be14ad0_0 .var/2u *"_ivl_15", 3 0; Local signal
v0x14be14b80_0 .var/2u *"_ivl_2", 3 0; Local signal
v0x14be14c90_0 .var/2u *"_ivl_3", 3 0; Local signal
v0x14be14d40_0 .var/2u *"_ivl_4", 3 0; Local signal
v0x14be14df0_0 .var/2u *"_ivl_5", 3 0; Local signal
v0x14be14ea0_0 .var/2u *"_ivl_6", 3 0; Local signal
v0x14be14f50_0 .var/2u *"_ivl_7", 3 0; Local signal
v0x14be15000_0 .var/2u *"_ivl_8", 3 0; Local signal
v0x14be150b0_0 .var/2u *"_ivl_9", 3 0; Local signal
v0x14be15160_0 .net "addr", 3 0, v0x14be153b0_0;  1 drivers
v0x14be152f0_0 .var "data", 3 0;
E_0x14be04560 .event anyedge, v0x14be15160_0;
    .scope S_0x14be04350;
T_0 ;
    %wait E_0x14be04560;
    %load/vec4 v0x14be15160_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %jmp T_0.16;
T_0.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x14be045c0_0, 0, 4;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x14be045c0_0;
    %store/vec4 v0x14be152f0_0, 0, 4;
    %jmp T_0.16;
T_0.1 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x14be14680_0, 0, 4;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x14be14680_0;
    %store/vec4 v0x14be152f0_0, 0, 4;
    %jmp T_0.16;
T_0.2 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x14be14b80_0, 0, 4;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x14be14b80_0;
    %store/vec4 v0x14be152f0_0, 0, 4;
    %jmp T_0.16;
T_0.3 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x14be14c90_0, 0, 4;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x14be14c90_0;
    %store/vec4 v0x14be152f0_0, 0, 4;
    %jmp T_0.16;
T_0.4 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x14be14d40_0, 0, 4;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x14be14d40_0;
    %store/vec4 v0x14be152f0_0, 0, 4;
    %jmp T_0.16;
T_0.5 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x14be14df0_0, 0, 4;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x14be14df0_0;
    %store/vec4 v0x14be152f0_0, 0, 4;
    %jmp T_0.16;
T_0.6 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x14be14ea0_0, 0, 4;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x14be14ea0_0;
    %store/vec4 v0x14be152f0_0, 0, 4;
    %jmp T_0.16;
T_0.7 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x14be14f50_0, 0, 4;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x14be14f50_0;
    %store/vec4 v0x14be152f0_0, 0, 4;
    %jmp T_0.16;
T_0.8 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x14be15000_0, 0, 4;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x14be15000_0;
    %store/vec4 v0x14be152f0_0, 0, 4;
    %jmp T_0.16;
T_0.9 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x14be150b0_0, 0, 4;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x14be150b0_0;
    %store/vec4 v0x14be152f0_0, 0, 4;
    %jmp T_0.16;
T_0.10 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x14be14720_0, 0, 4;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x14be14720_0;
    %store/vec4 v0x14be152f0_0, 0, 4;
    %jmp T_0.16;
T_0.11 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x14be147d0_0, 0, 4;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x14be147d0_0;
    %store/vec4 v0x14be152f0_0, 0, 4;
    %jmp T_0.16;
T_0.12 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x14be14880_0, 0, 4;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x14be14880_0;
    %store/vec4 v0x14be152f0_0, 0, 4;
    %jmp T_0.16;
T_0.13 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x14be14970_0, 0, 4;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x14be14970_0;
    %store/vec4 v0x14be152f0_0, 0, 4;
    %jmp T_0.16;
T_0.14 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x14be14a20_0, 0, 4;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x14be14a20_0;
    %store/vec4 v0x14be152f0_0, 0, 4;
    %jmp T_0.16;
T_0.15 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x14be14ad0_0, 0, 4;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x14be14ad0_0;
    %store/vec4 v0x14be152f0_0, 0, 4;
    %jmp T_0.16;
T_0.16 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x14be04170;
T_1 ;
    %vpi_call 2 35 "$dumpfile", "vcd/rom.vcd" {0 0 0};
    %vpi_call 2 36 "$dumpvars" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x14be04170;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14be154d0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x14be154d0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_2.1, 5;
    %load/vec4 v0x14be154d0_0;
    %pad/s 4;
    %store/vec4 v0x14be153b0_0, 0, 4;
    %delay 10, 0;
    %load/vec4 v0x14be154d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14be154d0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .thread T_2;
    .scope S_0x14be04170;
T_3 ;
    %wait E_0x14be042f0;
    %vpi_call 2 47 "$display", "%d ns, addr = %d, rom data = %d", $time, v0x14be153b0_0, v0x14be15440_0 {0 0 0};
    %jmp T_3;
    .thread T_3, $push;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "vvc/rom.v";
