//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused_cat_9  // -- Begin function triton_poi_fused_cat_9
                                        // @triton_poi_fused_cat_9
.visible .entry triton_poi_fused_cat_9(
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_9_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_9_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_9_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_9_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_9_param_4,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_9_param_5,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_9_param_6,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_9_param_7,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_9_param_8,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_9_param_9,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_9_param_10,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_9_param_11,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_9_param_12,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_9_param_13,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_9_param_14,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_9_param_15,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_9_param_16,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_9_param_17,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_9_param_18,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_9_param_19,
	.param .u32 triton_poi_fused_cat_9_param_20
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<49>;
	.reg .b32 	%r<80>;
	.reg .f32 	%f<38>;
	.reg .b64 	%rd<80>;
	.loc	1 19 0                          // cfefbuk4zbsj6tu4xdpar355tfbsidqilf5t2cxlyakwfx4kzcel.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // cfefbuk4zbsj6tu4xdpar355tfbsidqilf5t2cxlyakwfx4kzcel.py:19:0

// %bb.0:
	ld.param.u64 	%rd26, [triton_poi_fused_cat_9_param_0];
	ld.param.u64 	%rd27, [triton_poi_fused_cat_9_param_1];
$L__tmp0:
	.loc	1 21 28                         // cfefbuk4zbsj6tu4xdpar355tfbsidqilf5t2cxlyakwfx4kzcel.py:21:28
	// begin inline asm
	mov.u32 %r1, %ctaid.x;
	// end inline asm
	.loc	1 21 33                         // cfefbuk4zbsj6tu4xdpar355tfbsidqilf5t2cxlyakwfx4kzcel.py:21:33
	shl.b32 	%r39, %r1, 7;
	ld.param.u64 	%rd28, [triton_poi_fused_cat_9_param_2];
	ld.param.u64 	%rd29, [triton_poi_fused_cat_9_param_3];
	.loc	1 22 36                         // cfefbuk4zbsj6tu4xdpar355tfbsidqilf5t2cxlyakwfx4kzcel.py:22:36
	mov.u32 	%r40, %tid.x;
	and.b32  	%r41, %r40, 127;
	ld.param.u64 	%rd30, [triton_poi_fused_cat_9_param_4];
	.loc	1 22 23                         // cfefbuk4zbsj6tu4xdpar355tfbsidqilf5t2cxlyakwfx4kzcel.py:22:23
	or.b32  	%r42, %r39, %r41;
	ld.param.u64 	%rd31, [triton_poi_fused_cat_9_param_5];
	.loc	1 23 21                         // cfefbuk4zbsj6tu4xdpar355tfbsidqilf5t2cxlyakwfx4kzcel.py:23:21
	setp.lt.s32 	%p43, %r42, 1280;
	ld.param.u64 	%rd32, [triton_poi_fused_cat_9_param_6];
	.loc	1 25 19                         // cfefbuk4zbsj6tu4xdpar355tfbsidqilf5t2cxlyakwfx4kzcel.py:25:19
	mul.hi.s32 	%r43, %r42, 1717986919;
	shr.s32 	%r44, %r43, 7;
	shr.u32 	%r45, %r43, 31;
	add.s32 	%r46, %r44, %r45;
	ld.param.u64 	%rd33, [triton_poi_fused_cat_9_param_7];
	.loc	1 26 21                         // cfefbuk4zbsj6tu4xdpar355tfbsidqilf5t2cxlyakwfx4kzcel.py:26:21
	shr.s32 	%r47, %r43, 3;
	add.s32 	%r48, %r47, %r45;
	ld.param.u64 	%rd34, [triton_poi_fused_cat_9_param_8];
	.loc	1 27 21                         // cfefbuk4zbsj6tu4xdpar355tfbsidqilf5t2cxlyakwfx4kzcel.py:27:21
	shr.s32 	%r49, %r43, 5;
	add.s32 	%r50, %r49, %r45;
	.loc	1 27 27                         // cfefbuk4zbsj6tu4xdpar355tfbsidqilf5t2cxlyakwfx4kzcel.py:27:27
	shr.u32 	%r51, %r50, 30;
	add.s32 	%r52, %r50, %r51;
	and.b32  	%r53, %r52, -4;
	sub.s32 	%r54, %r50, %r53;
	.loc	1 28 27                         // cfefbuk4zbsj6tu4xdpar355tfbsidqilf5t2cxlyakwfx4kzcel.py:28:27
	shr.u32 	%r55, %r48, 30;
	add.s32 	%r56, %r48, %r55;
	and.b32  	%r57, %r56, -4;
	sub.s32 	%r58, %r48, %r57;
	ld.param.u64 	%rd35, [triton_poi_fused_cat_9_param_11];
	.loc	1 35 48                         // cfefbuk4zbsj6tu4xdpar355tfbsidqilf5t2cxlyakwfx4kzcel.py:35:48
	shl.b32 	%r59, %r46, 6;
	ld.param.u64 	%rd36, [triton_poi_fused_cat_9_param_13];
	ld.param.u64 	%rd37, [triton_poi_fused_cat_9_param_14];
	.loc	1 26 27                         // cfefbuk4zbsj6tu4xdpar355tfbsidqilf5t2cxlyakwfx4kzcel.py:26:27
	shr.s32 	%r60, %r48, 31;
	shr.u32 	%r61, %r60, 28;
	add.s32 	%r62, %r48, %r61;
	and.b32  	%r63, %r62, -16;
	sub.s32 	%r64, %r48, %r63;
	mul.lo.s32 	%r65, %r48, 20;
	sub.s32 	%r66, %r42, %r65;
	ld.param.u64 	%rd38, [triton_poi_fused_cat_9_param_15];
	ld.param.u64 	%rd39, [triton_poi_fused_cat_9_param_16];
	.loc	1 34 18                         // cfefbuk4zbsj6tu4xdpar355tfbsidqilf5t2cxlyakwfx4kzcel.py:34:18
	setp.lt.s32 	%p44, %r66, 4;
	ld.param.u64 	%rd40, [triton_poi_fused_cat_9_param_17];
	.loc	1 35 39                         // cfefbuk4zbsj6tu4xdpar355tfbsidqilf5t2cxlyakwfx4kzcel.py:35:39
	shl.b32 	%r67, %r66, 4;
	ld.param.u64 	%rd41, [triton_poi_fused_cat_9_param_18];
	ld.param.u64 	%rd42, [triton_poi_fused_cat_9_param_19];
	.loc	1 35 35                         // cfefbuk4zbsj6tu4xdpar355tfbsidqilf5t2cxlyakwfx4kzcel.py:35:35
	add.s32 	%r68, %r59, %r64;
	add.s32 	%r69, %r66, -4;
	.loc	1 35 45                         // cfefbuk4zbsj6tu4xdpar355tfbsidqilf5t2cxlyakwfx4kzcel.py:35:45
	add.s32 	%r70, %r68, %r67;
	.loc	1 35 30                         // cfefbuk4zbsj6tu4xdpar355tfbsidqilf5t2cxlyakwfx4kzcel.py:35:30
	mul.wide.s32 	%rd43, %r70, 4;
	add.s64 	%rd1, %rd26, %rd43;
	.loc	1 35 60                         // cfefbuk4zbsj6tu4xdpar355tfbsidqilf5t2cxlyakwfx4kzcel.py:35:60
	and.pred  	%p1, %p43, %p44;
	mov.b32 	%r3, 0;
	.loc	1 35 53                         // cfefbuk4zbsj6tu4xdpar355tfbsidqilf5t2cxlyakwfx4kzcel.py:35:53
	// begin inline asm
	mov.u32 %r2, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r2 }, [ %rd1 + 0 ];
	@!%p1 mov.u32 %r2, %r3;
	// end inline asm
	.loc	1 39 18                         // cfefbuk4zbsj6tu4xdpar355tfbsidqilf5t2cxlyakwfx4kzcel.py:39:18
	and.b32  	%r71, %r66, -4;
	setp.eq.s32 	%p45, %r71, 4;
	.loc	1 40 40                         // cfefbuk4zbsj6tu4xdpar355tfbsidqilf5t2cxlyakwfx4kzcel.py:40:40
	shl.b32 	%r72, %r69, 4;
	.loc	1 40 53                         // cfefbuk4zbsj6tu4xdpar355tfbsidqilf5t2cxlyakwfx4kzcel.py:40:53
	add.s32 	%r73, %r68, %r72;
	.loc	1 40 31                         // cfefbuk4zbsj6tu4xdpar355tfbsidqilf5t2cxlyakwfx4kzcel.py:40:31
	mul.wide.s32 	%rd44, %r73, 4;
	add.s64 	%rd2, %rd27, %rd44;
	.loc	1 40 68                         // cfefbuk4zbsj6tu4xdpar355tfbsidqilf5t2cxlyakwfx4kzcel.py:40:68
	and.pred  	%p3, %p43, %p45;
	.loc	1 40 61                         // cfefbuk4zbsj6tu4xdpar355tfbsidqilf5t2cxlyakwfx4kzcel.py:40:61
	// begin inline asm
	mov.u32 %r4, 0x0;
	@%p3 ld.global.L1::evict_last.b32 { %r4 }, [ %rd2 + 0 ];
	@!%p3 mov.u32 %r4, %r3;
	// end inline asm
	mov.b32 	%f1, %r4;
	.loc	1 41 31                         // cfefbuk4zbsj6tu4xdpar355tfbsidqilf5t2cxlyakwfx4kzcel.py:41:31
	mul.wide.s32 	%rd45, %r54, 8;
	add.s64 	%rd4, %rd28, %rd45;
	.loc	1 41 36                         // cfefbuk4zbsj6tu4xdpar355tfbsidqilf5t2cxlyakwfx4kzcel.py:41:36
	// begin inline asm
	mov.u64 %rd3, 0x0;
	@%p3 ld.global.L1::evict_last.b64 { %rd3 }, [ %rd4 + 0 ];
	@!%p3 mov.u64 %rd3, 0x0;
	// end inline asm
	.loc	1 45 35                         // cfefbuk4zbsj6tu4xdpar355tfbsidqilf5t2cxlyakwfx4kzcel.py:45:35
	shr.u64 	%rd46, %rd3, 62;
	and.b64  	%rd47, %rd46, 2;
	add.s64 	%rd48, %rd47, %rd3;
	.loc	1 46 31                         // cfefbuk4zbsj6tu4xdpar355tfbsidqilf5t2cxlyakwfx4kzcel.py:46:31
	mul.wide.s32 	%rd49, %r58, 8;
	add.s64 	%rd6, %rd29, %rd49;
	.loc	1 46 36                         // cfefbuk4zbsj6tu4xdpar355tfbsidqilf5t2cxlyakwfx4kzcel.py:46:36
	// begin inline asm
	mov.u64 %rd5, 0x0;
	@%p3 ld.global.L1::evict_last.b64 { %rd5 }, [ %rd6 + 0 ];
	@!%p3 mov.u64 %rd5, 0x0;
	// end inline asm
	.loc	1 49 35                         // cfefbuk4zbsj6tu4xdpar355tfbsidqilf5t2cxlyakwfx4kzcel.py:49:35
	shr.u64 	%rd50, %rd5, 62;
	and.b64  	%rd51, %rd50, 2;
	add.s64 	%rd52, %rd51, %rd5;
	.loc	1 50 54                         // cfefbuk4zbsj6tu4xdpar355tfbsidqilf5t2cxlyakwfx4kzcel.py:50:54
	shl.b32 	%r74, %r46, 4;
	.loc	1 50 31                         // cfefbuk4zbsj6tu4xdpar355tfbsidqilf5t2cxlyakwfx4kzcel.py:50:31
	shl.b64 	%rd53, %rd52, 4;
	add.s64 	%rd54, %rd30, %rd53;
	shl.b64 	%rd55, %rd48, 5;
	add.s64 	%rd56, %rd54, %rd55;
	mul.wide.s32 	%rd57, %r74, 4;
	add.s64 	%rd58, %rd56, %rd57;
	mul.wide.s32 	%rd59, %r69, 4;
	add.s64 	%rd7, %rd58, %rd59;
	.loc	1 50 73                         // cfefbuk4zbsj6tu4xdpar355tfbsidqilf5t2cxlyakwfx4kzcel.py:50:73
	// begin inline asm
	mov.u32 %r6, 0x0;
	@%p3 ld.global.L1::evict_last.b32 { %r6 }, [ %rd7 + 0 ];
	@!%p3 mov.u32 %r6, %r3;
	// end inline asm
	mov.b32 	%f2, %r6;
	.loc	1 51 31                         // cfefbuk4zbsj6tu4xdpar355tfbsidqilf5t2cxlyakwfx4kzcel.py:51:31
	add.s64 	%rd9, %rd31, %rd49;
	.loc	1 51 36                         // cfefbuk4zbsj6tu4xdpar355tfbsidqilf5t2cxlyakwfx4kzcel.py:51:36
	// begin inline asm
	mov.u64 %rd8, 0x0;
	@%p3 ld.global.L1::evict_last.b64 { %rd8 }, [ %rd9 + 0 ];
	@!%p3 mov.u64 %rd8, 0x0;
	// end inline asm
	.loc	1 54 35                         // cfefbuk4zbsj6tu4xdpar355tfbsidqilf5t2cxlyakwfx4kzcel.py:54:35
	shr.u64 	%rd60, %rd8, 62;
	and.b64  	%rd61, %rd60, 2;
	add.s64 	%rd62, %rd61, %rd8;
	.loc	1 55 31                         // cfefbuk4zbsj6tu4xdpar355tfbsidqilf5t2cxlyakwfx4kzcel.py:55:31
	shl.b64 	%rd63, %rd62, 4;
	add.s64 	%rd64, %rd30, %rd63;
	add.s64 	%rd65, %rd64, %rd55;
	add.s64 	%rd66, %rd65, %rd57;
	add.s64 	%rd10, %rd66, %rd59;
	.loc	1 55 73                         // cfefbuk4zbsj6tu4xdpar355tfbsidqilf5t2cxlyakwfx4kzcel.py:55:73
	// begin inline asm
	mov.u32 %r8, 0x0;
	@%p3 ld.global.L1::evict_last.b32 { %r8 }, [ %rd10 + 0 ];
	@!%p3 mov.u32 %r8, %r3;
	// end inline asm
	mov.b32 	%f3, %r8;
	.loc	1 56 20                         // cfefbuk4zbsj6tu4xdpar355tfbsidqilf5t2cxlyakwfx4kzcel.py:56:20
	sub.f32 	%f4, %f3, %f2;
	.loc	1 57 31                         // cfefbuk4zbsj6tu4xdpar355tfbsidqilf5t2cxlyakwfx4kzcel.py:57:31
	mul.wide.s32 	%rd67, %r58, 4;
	add.s64 	%rd11, %rd32, %rd67;
	.loc	1 57 36                         // cfefbuk4zbsj6tu4xdpar355tfbsidqilf5t2cxlyakwfx4kzcel.py:57:36
	// begin inline asm
	mov.u32 %r10, 0x0;
	@%p3 ld.global.L1::evict_last.b32 { %r10 }, [ %rd11 + 0 ];
	@!%p3 mov.u32 %r10, %r3;
	// end inline asm
	mov.b32 	%f5, %r10;
	.loc	1 59 20                         // cfefbuk4zbsj6tu4xdpar355tfbsidqilf5t2cxlyakwfx4kzcel.py:59:20
	fma.rn.f32 	%f6, %f4, %f5, %f2;
	.loc	1 60 20                         // cfefbuk4zbsj6tu4xdpar355tfbsidqilf5t2cxlyakwfx4kzcel.py:60:20
	sub.f32 	%f7, %f6, %f1;
	.loc	1 61 31                         // cfefbuk4zbsj6tu4xdpar355tfbsidqilf5t2cxlyakwfx4kzcel.py:61:31
	mul.wide.s32 	%rd68, %r54, 4;
	add.s64 	%rd12, %rd33, %rd68;
	.loc	1 61 36                         // cfefbuk4zbsj6tu4xdpar355tfbsidqilf5t2cxlyakwfx4kzcel.py:61:36
	// begin inline asm
	mov.u32 %r12, 0x0;
	@%p3 ld.global.L1::evict_last.b32 { %r12 }, [ %rd12 + 0 ];
	@!%p3 mov.u32 %r12, %r3;
	// end inline asm
	mov.b32 	%f8, %r12;
	.loc	1 63 20                         // cfefbuk4zbsj6tu4xdpar355tfbsidqilf5t2cxlyakwfx4kzcel.py:63:20
	fma.rn.f32 	%f9, %f7, %f8, %f1;
	.loc	1 69 20                         // cfefbuk4zbsj6tu4xdpar355tfbsidqilf5t2cxlyakwfx4kzcel.py:69:20
	setp.eq.s32 	%p46, %r71, 8;
	.loc	1 70 53                         // cfefbuk4zbsj6tu4xdpar355tfbsidqilf5t2cxlyakwfx4kzcel.py:70:53
	add.s32 	%r75, %r70, -128;
	.loc	1 70 31                         // cfefbuk4zbsj6tu4xdpar355tfbsidqilf5t2cxlyakwfx4kzcel.py:70:31
	mul.wide.s32 	%rd69, %r75, 4;
	add.s64 	%rd13, %rd34, %rd69;
	.loc	1 70 69                         // cfefbuk4zbsj6tu4xdpar355tfbsidqilf5t2cxlyakwfx4kzcel.py:70:69
	and.pred  	%p19, %p43, %p46;
	.loc	1 70 61                         // cfefbuk4zbsj6tu4xdpar355tfbsidqilf5t2cxlyakwfx4kzcel.py:70:61
	// begin inline asm
	mov.u32 %r14, 0x0;
	@%p19 ld.global.L1::evict_last.b32 { %r14 }, [ %rd13 + 0 ];
	@!%p19 mov.u32 %r14, %r3;
	// end inline asm
	mov.b32 	%f10, %r14;
	.loc	1 80 34                         // cfefbuk4zbsj6tu4xdpar355tfbsidqilf5t2cxlyakwfx4kzcel.py:80:34
	shl.b32 	%r76, %r46, 2;
	.loc	1 80 32                         // cfefbuk4zbsj6tu4xdpar355tfbsidqilf5t2cxlyakwfx4kzcel.py:80:32
	cvt.s64.s32 	%rd70, %r76;
	cvt.s64.s32 	%rd71, %r66;
	add.s64 	%rd72, %rd70, %rd71;
	shl.b64 	%rd73, %rd72, 2;
	add.s64 	%rd74, %rd35, %rd73;
	add.s64 	%rd14, %rd74, -32;
	.loc	1 80 53                         // cfefbuk4zbsj6tu4xdpar355tfbsidqilf5t2cxlyakwfx4kzcel.py:80:53
	// begin inline asm
	mov.u32 %r16, 0x0;
	@%p19 ld.global.L1::evict_last.b32 { %r16 }, [ %rd14 + 0 ];
	@!%p19 mov.u32 %r16, %r3;
	// end inline asm
	mov.b32 	%f11, %r16;
	.loc	1 85 20                         // cfefbuk4zbsj6tu4xdpar355tfbsidqilf5t2cxlyakwfx4kzcel.py:85:20
	sub.f32 	%f12, %f11, %f11;
	.loc	1 86 32                         // cfefbuk4zbsj6tu4xdpar355tfbsidqilf5t2cxlyakwfx4kzcel.py:86:32
	add.s64 	%rd15, %rd36, %rd67;
	.loc	1 86 37                         // cfefbuk4zbsj6tu4xdpar355tfbsidqilf5t2cxlyakwfx4kzcel.py:86:37
	// begin inline asm
	mov.u32 %r18, 0x0;
	@%p19 ld.global.L1::evict_last.b32 { %r18 }, [ %rd15 + 0 ];
	@!%p19 mov.u32 %r18, %r3;
	// end inline asm
	mov.b32 	%f13, %r18;
	.loc	1 88 20                         // cfefbuk4zbsj6tu4xdpar355tfbsidqilf5t2cxlyakwfx4kzcel.py:88:20
	fma.rn.f32 	%f14, %f12, %f13, %f11;
	.loc	1 89 20                         // cfefbuk4zbsj6tu4xdpar355tfbsidqilf5t2cxlyakwfx4kzcel.py:89:20
	sub.f32 	%f15, %f14, %f10;
	.loc	1 90 32                         // cfefbuk4zbsj6tu4xdpar355tfbsidqilf5t2cxlyakwfx4kzcel.py:90:32
	add.s64 	%rd16, %rd37, %rd68;
	.loc	1 90 37                         // cfefbuk4zbsj6tu4xdpar355tfbsidqilf5t2cxlyakwfx4kzcel.py:90:37
	// begin inline asm
	mov.u32 %r20, 0x0;
	@%p19 ld.global.L1::evict_last.b32 { %r20 }, [ %rd16 + 0 ];
	@!%p19 mov.u32 %r20, %r3;
	// end inline asm
	mov.b32 	%f16, %r20;
	.loc	1 92 20                         // cfefbuk4zbsj6tu4xdpar355tfbsidqilf5t2cxlyakwfx4kzcel.py:92:20
	fma.rn.f32 	%f17, %f15, %f16, %f10;
	.loc	1 98 20                         // cfefbuk4zbsj6tu4xdpar355tfbsidqilf5t2cxlyakwfx4kzcel.py:98:20
	setp.eq.s32 	%p47, %r71, 12;
	.loc	1 99 55                         // cfefbuk4zbsj6tu4xdpar355tfbsidqilf5t2cxlyakwfx4kzcel.py:99:55
	add.s32 	%r77, %r70, -192;
	.loc	1 99 32                         // cfefbuk4zbsj6tu4xdpar355tfbsidqilf5t2cxlyakwfx4kzcel.py:99:32
	mul.wide.s32 	%rd75, %r77, 4;
	add.s64 	%rd17, %rd38, %rd75;
	.loc	1 99 71                         // cfefbuk4zbsj6tu4xdpar355tfbsidqilf5t2cxlyakwfx4kzcel.py:99:71
	and.pred  	%p27, %p43, %p47;
	.loc	1 99 63                         // cfefbuk4zbsj6tu4xdpar355tfbsidqilf5t2cxlyakwfx4kzcel.py:99:63
	// begin inline asm
	mov.u32 %r22, 0x0;
	@%p27 ld.global.L1::evict_last.b32 { %r22 }, [ %rd17 + 0 ];
	@!%p27 mov.u32 %r22, %r3;
	// end inline asm
	mov.b32 	%f18, %r22;
	.loc	1 109 32                        // cfefbuk4zbsj6tu4xdpar355tfbsidqilf5t2cxlyakwfx4kzcel.py:109:32
	add.s64 	%rd76, %rd39, %rd73;
	add.s64 	%rd18, %rd76, -48;
	.loc	1 109 54                        // cfefbuk4zbsj6tu4xdpar355tfbsidqilf5t2cxlyakwfx4kzcel.py:109:54
	// begin inline asm
	mov.u32 %r24, 0x0;
	@%p27 ld.global.L1::evict_last.b32 { %r24 }, [ %rd18 + 0 ];
	@!%p27 mov.u32 %r24, %r3;
	// end inline asm
	mov.b32 	%f19, %r24;
	.loc	1 114 20                        // cfefbuk4zbsj6tu4xdpar355tfbsidqilf5t2cxlyakwfx4kzcel.py:114:20
	sub.f32 	%f20, %f19, %f19;
	.loc	1 115 37                        // cfefbuk4zbsj6tu4xdpar355tfbsidqilf5t2cxlyakwfx4kzcel.py:115:37
	// begin inline asm
	mov.u32 %r26, 0x0;
	@%p27 ld.global.L1::evict_last.b32 { %r26 }, [ %rd15 + 0 ];
	@!%p27 mov.u32 %r26, %r3;
	// end inline asm
	mov.b32 	%f21, %r26;
	.loc	1 117 20                        // cfefbuk4zbsj6tu4xdpar355tfbsidqilf5t2cxlyakwfx4kzcel.py:117:20
	fma.rn.f32 	%f22, %f20, %f21, %f19;
	.loc	1 118 20                        // cfefbuk4zbsj6tu4xdpar355tfbsidqilf5t2cxlyakwfx4kzcel.py:118:20
	sub.f32 	%f23, %f22, %f18;
	.loc	1 119 37                        // cfefbuk4zbsj6tu4xdpar355tfbsidqilf5t2cxlyakwfx4kzcel.py:119:37
	// begin inline asm
	mov.u32 %r28, 0x0;
	@%p27 ld.global.L1::evict_last.b32 { %r28 }, [ %rd16 + 0 ];
	@!%p27 mov.u32 %r28, %r3;
	// end inline asm
	mov.b32 	%f24, %r28;
	.loc	1 121 20                        // cfefbuk4zbsj6tu4xdpar355tfbsidqilf5t2cxlyakwfx4kzcel.py:121:20
	fma.rn.f32 	%f25, %f23, %f24, %f18;
	.loc	1 124 20                        // cfefbuk4zbsj6tu4xdpar355tfbsidqilf5t2cxlyakwfx4kzcel.py:124:20
	setp.gt.s32 	%p48, %r66, 15;
	.loc	1 127 55                        // cfefbuk4zbsj6tu4xdpar355tfbsidqilf5t2cxlyakwfx4kzcel.py:127:55
	add.s32 	%r78, %r70, -256;
	.loc	1 127 32                        // cfefbuk4zbsj6tu4xdpar355tfbsidqilf5t2cxlyakwfx4kzcel.py:127:32
	mul.wide.s32 	%rd77, %r78, 4;
	add.s64 	%rd21, %rd40, %rd77;
	.loc	1 127 71                        // cfefbuk4zbsj6tu4xdpar355tfbsidqilf5t2cxlyakwfx4kzcel.py:127:71
	and.pred  	%p35, %p43, %p48;
	.loc	1 127 63                        // cfefbuk4zbsj6tu4xdpar355tfbsidqilf5t2cxlyakwfx4kzcel.py:127:63
	// begin inline asm
	mov.u32 %r30, 0x0;
	@%p35 ld.global.L1::evict_last.b32 { %r30 }, [ %rd21 + 0 ];
	@!%p35 mov.u32 %r30, %r3;
	// end inline asm
	mov.b32 	%f26, %r30;
	.loc	1 137 33                        // cfefbuk4zbsj6tu4xdpar355tfbsidqilf5t2cxlyakwfx4kzcel.py:137:33
	add.s64 	%rd78, %rd41, %rd73;
	add.s64 	%rd22, %rd78, -64;
	.loc	1 137 55                        // cfefbuk4zbsj6tu4xdpar355tfbsidqilf5t2cxlyakwfx4kzcel.py:137:55
	// begin inline asm
	mov.u32 %r32, 0x0;
	@%p35 ld.global.L1::evict_last.b32 { %r32 }, [ %rd22 + 0 ];
	@!%p35 mov.u32 %r32, %r3;
	// end inline asm
	mov.b32 	%f27, %r32;
	.loc	1 142 22                        // cfefbuk4zbsj6tu4xdpar355tfbsidqilf5t2cxlyakwfx4kzcel.py:142:22
	sub.f32 	%f28, %f27, %f27;
	.loc	1 143 38                        // cfefbuk4zbsj6tu4xdpar355tfbsidqilf5t2cxlyakwfx4kzcel.py:143:38
	// begin inline asm
	mov.u32 %r34, 0x0;
	@%p35 ld.global.L1::evict_last.b32 { %r34 }, [ %rd15 + 0 ];
	@!%p35 mov.u32 %r34, %r3;
	// end inline asm
	mov.b32 	%f29, %r34;
	.loc	1 145 22                        // cfefbuk4zbsj6tu4xdpar355tfbsidqilf5t2cxlyakwfx4kzcel.py:145:22
	fma.rn.f32 	%f30, %f28, %f29, %f27;
	.loc	1 146 22                        // cfefbuk4zbsj6tu4xdpar355tfbsidqilf5t2cxlyakwfx4kzcel.py:146:22
	sub.f32 	%f31, %f30, %f26;
	.loc	1 147 38                        // cfefbuk4zbsj6tu4xdpar355tfbsidqilf5t2cxlyakwfx4kzcel.py:147:38
	// begin inline asm
	mov.u32 %r36, 0x0;
	@%p35 ld.global.L1::evict_last.b32 { %r36 }, [ %rd16 + 0 ];
	@!%p35 mov.u32 %r36, %r3;
	// end inline asm
	mov.b32 	%f32, %r36;
	.loc	1 149 21                        // cfefbuk4zbsj6tu4xdpar355tfbsidqilf5t2cxlyakwfx4kzcel.py:149:21
	fma.rn.f32 	%f33, %f31, %f32, %f26;
	.loc	1 151 37                        // cfefbuk4zbsj6tu4xdpar355tfbsidqilf5t2cxlyakwfx4kzcel.py:151:37
	selp.f32 	%f34, %f33, 0f00000000, %p48;
	.loc	1 0 0                           // cfefbuk4zbsj6tu4xdpar355tfbsidqilf5t2cxlyakwfx4kzcel.py:0:0
	selp.f32 	%f35, %f25, %f34, %p47;
	selp.f32 	%f36, %f17, %f35, %p46;
	selp.f32 	%f37, %f9, %f36, %p45;
	.loc	1 156 25                        // cfefbuk4zbsj6tu4xdpar355tfbsidqilf5t2cxlyakwfx4kzcel.py:156:25
	mul.wide.s32 	%rd79, %r42, 4;
	add.s64 	%rd25, %rd42, %rd79;
	.loc	1 156 38                        // cfefbuk4zbsj6tu4xdpar355tfbsidqilf5t2cxlyakwfx4kzcel.py:156:38
	mov.b32 	%r79, %f37;
	.loc	1 155 34                        // cfefbuk4zbsj6tu4xdpar355tfbsidqilf5t2cxlyakwfx4kzcel.py:155:34
	selp.b32 	%r38, %r2, %r79, %p44;
	.loc	1 156 38                        // cfefbuk4zbsj6tu4xdpar355tfbsidqilf5t2cxlyakwfx4kzcel.py:156:38
	// begin inline asm
	@%p43 st.global.b32 [ %rd25 + 0 ], { %r38 };
	// end inline asm
	.loc	1 156 4                         // cfefbuk4zbsj6tu4xdpar355tfbsidqilf5t2cxlyakwfx4kzcel.py:156:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/fe/cfefbuk4zbsj6tu4xdpar355tfbsidqilf5t2cxlyakwfx4kzcel.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 102
.b8 101
.b8 102
.b8 98
.b8 117
.b8 107
.b8 52
.b8 122
.b8 98
.b8 115
.b8 106
.b8 54
.b8 116
.b8 117
.b8 52
.b8 120
.b8 100
.b8 112
.b8 97
.b8 114
.b8 51
.b8 53
.b8 53
.b8 116
.b8 102
.b8 98
.b8 115
.b8 105
.b8 100
.b8 113
.b8 105
.b8 108
.b8 102
.b8 53
.b8 116
.b8 50
.b8 99
.b8 120
.b8 108
.b8 121
.b8 97
.b8 107
.b8 119
.b8 102
.b8 120
.b8 52
.b8 107
.b8 122
.b8 99
.b8 101
.b8 108
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 102
.b8 101
.b8 0
	}
	.section	.debug_macinfo	{	}
