// Seed: 1717850958
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
endmodule
module module_1 (
    output supply0 id_0,
    input supply0 id_1,
    input tri1 id_2,
    output supply1 id_3,
    input tri id_4,
    input wire id_5
);
  assign id_3 = 0;
  always if (id_5);
  wire id_7;
  always $display;
  supply0 id_8, id_9, id_10 = id_5;
  module_0(
      id_7, id_7, id_7
  );
  always_ff if (!1) id_3 = id_10;
endmodule
