// Seed: 1050140301
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_4;
  assign module_2.id_3 = 0;
endmodule
module module_1 (
    input  wand  id_0,
    output logic id_1
);
  int   id_3;
  logic id_4;
  genvar id_5;
  always id_1 <= #1 1;
  assign id_3[1] = 1;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5
  );
  assign id_4 = 1;
  assign id_1 = id_4;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_3 = 1;
  module_0 modCall_1 (
      id_3,
      id_7,
      id_7
  );
endmodule
