INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aditya/Vivado_ViitisProjects/Single_Port_RAM/hw/hw.srcs/sources_1/new/design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SinglePortRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aditya/Vivado_ViitisProjects/Single_Port_RAM/hw/hw.srcs/sources_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SinglePortRAM_tb
