{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701298128905 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701298128907 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 29 16:48:48 2023 " "Processing started: Wed Nov 29 16:48:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701298128907 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701298128907 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Bitblaster_10Bit_Processor -c Bitblaster_10Bit_Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Bitblaster_10Bit_Processor -c Bitblaster_10Bit_Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701298128907 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701298129724 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701298129724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive - south dakota state university - sdsu/#sdsu courses/csc 244 - digital logic/bitblaster_10bit_processor/sv module files/bitblaster_10bit_processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive - south dakota state university - sdsu/#sdsu courses/csc 244 - digital logic/bitblaster_10bit_processor/sv module files/bitblaster_10bit_processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Bitblaster_10Bit_Processor " "Found entity 1: Bitblaster_10Bit_Processor" {  } { { "../SV Module Files/Bitblaster_10Bit_Processor.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/Bitblaster_10Bit_Processor.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701298137195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701298137195 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../SV Module Files/binary4todecimal7decoder.sv " "Can't analyze file -- file ../SV Module Files/binary4todecimal7decoder.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1701298137197 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU.sv(83) " "Verilog HDL warning at ALU.sv(83): extended using \"x\" or \"z\"" {  } { { "../SV Module Files/ALU.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/ALU.sv" 83 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1701298137199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive - south dakota state university - sdsu/#sdsu courses/csc 244 - digital logic/bitblaster_10bit_processor/sv module files/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive - south dakota state university - sdsu/#sdsu courses/csc 244 - digital logic/bitblaster_10bit_processor/sv module files/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../SV Module Files/ALU.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/ALU.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701298137200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701298137200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive - south dakota state university - sdsu/#sdsu courses/csc 244 - digital logic/bitblaster_10bit_processor/sv module files/upcount2.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive - south dakota state university - sdsu/#sdsu courses/csc 244 - digital logic/bitblaster_10bit_processor/sv module files/upcount2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 upcount2 " "Found entity 1: upcount2" {  } { { "../SV Module Files/upcount2.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/upcount2.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701298137259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701298137259 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../SV Module Files/t_ff.sv " "Can't analyze file -- file ../SV Module Files/t_ff.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1701298137260 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "registerFile.sv(50) " "Verilog HDL warning at registerFile.sv(50): extended using \"x\" or \"z\"" {  } { { "../SV Module Files/registerFile.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/registerFile.sv" 50 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1701298137287 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "registerFile.sv(56) " "Verilog HDL warning at registerFile.sv(56): extended using \"x\" or \"z\"" {  } { { "../SV Module Files/registerFile.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/registerFile.sv" 56 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1701298137287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive - south dakota state university - sdsu/#sdsu courses/csc 244 - digital logic/bitblaster_10bit_processor/sv module files/registerfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive - south dakota state university - sdsu/#sdsu courses/csc 244 - digital logic/bitblaster_10bit_processor/sv module files/registerfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "../SV Module Files/registerFile.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/registerFile.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701298137287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701298137287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive - south dakota state university - sdsu/#sdsu courses/csc 244 - digital logic/bitblaster_10bit_processor/sv module files/reg10.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive - south dakota state university - sdsu/#sdsu courses/csc 244 - digital logic/bitblaster_10bit_processor/sv module files/reg10.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg10 " "Found entity 1: reg10" {  } { { "../SV Module Files/reg10.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/reg10.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701298137311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701298137311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive - south dakota state university - sdsu/#sdsu courses/csc 244 - digital logic/bitblaster_10bit_processor/sv module files/outputlogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive - south dakota state university - sdsu/#sdsu courses/csc 244 - digital logic/bitblaster_10bit_processor/sv module files/outputlogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 outputlogic " "Found entity 1: outputlogic" {  } { { "../SV Module Files/outputlogic.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/outputlogic.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701298137317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701298137317 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "inputlogic.sv(45) " "Verilog HDL warning at inputlogic.sv(45): extended using \"x\" or \"z\"" {  } { { "../SV Module Files/inputlogic.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/inputlogic.sv" 45 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1701298137341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive - south dakota state university - sdsu/#sdsu courses/csc 244 - digital logic/bitblaster_10bit_processor/sv module files/inputlogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive - south dakota state university - sdsu/#sdsu courses/csc 244 - digital logic/bitblaster_10bit_processor/sv module files/inputlogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 inputlogic " "Found entity 1: inputlogic" {  } { { "../SV Module Files/inputlogic.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/inputlogic.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701298137342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701298137342 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../SV Module Files/extrn.sv " "Can't analyze file -- file ../SV Module Files/extrn.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1701298137344 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../SV Module Files/decimal7decoder.sv " "Can't analyze file -- file ../SV Module Files/decimal7decoder.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1701298137345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive - south dakota state university - sdsu/#sdsu courses/csc 244 - digital logic/bitblaster_10bit_processor/sv module files/debouncer.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive - south dakota state university - sdsu/#sdsu courses/csc 244 - digital logic/bitblaster_10bit_processor/sv module files/debouncer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "../SV Module Files/debouncer.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/debouncer.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701298137368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701298137368 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../SV Module Files/D_FF_neg.sv " "Can't analyze file -- file ../SV Module Files/D_FF_neg.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1701298137371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive - south dakota state university - sdsu/#sdsu courses/csc 244 - digital logic/bitblaster_10bit_processor/sv module files/controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive - south dakota state university - sdsu/#sdsu courses/csc 244 - digital logic/bitblaster_10bit_processor/sv module files/controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "../SV Module Files/controller.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/controller.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701298137382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701298137382 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ENR1_1bit Bitblaster_10Bit_Processor.sv(110) " "Verilog HDL Implicit Net warning at Bitblaster_10Bit_Processor.sv(110): created implicit net for \"ENR1_1bit\"" {  } { { "../SV Module Files/Bitblaster_10Bit_Processor.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/Bitblaster_10Bit_Processor.sv" 110 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701298137382 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Bitblaster_10Bit_Processor " "Elaborating entity \"Bitblaster_10Bit_Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701298137612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inputlogic inputlogic:inputLogicModule " "Elaborating entity \"inputlogic\" for hierarchy \"inputlogic:inputLogicModule\"" {  } { { "../SV Module Files/Bitblaster_10Bit_Processor.sv" "inputLogicModule" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/Bitblaster_10Bit_Processor.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701298137637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer inputlogic:inputLogicModule\|debouncer:peek_debouncer " "Elaborating entity \"debouncer\" for hierarchy \"inputlogic:inputLogicModule\|debouncer:peek_debouncer\"" {  } { { "../SV Module Files/inputlogic.sv" "peek_debouncer" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/inputlogic.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701298137653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upcount2 upcount2:countermodule " "Elaborating entity \"upcount2\" for hierarchy \"upcount2:countermodule\"" {  } { { "../SV Module Files/Bitblaster_10Bit_Processor.sv" "countermodule" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/Bitblaster_10Bit_Processor.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701298137694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg10 reg10:instructionRegister " "Elaborating entity \"reg10\" for hierarchy \"reg10:instructionRegister\"" {  } { { "../SV Module Files/Bitblaster_10Bit_Processor.sv" "instructionRegister" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/Bitblaster_10Bit_Processor.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701298137831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:controllerModule " "Elaborating entity \"controller\" for hierarchy \"controller:controllerModule\"" {  } { { "../SV Module Files/Bitblaster_10Bit_Processor.sv" "controllerModule" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/Bitblaster_10Bit_Processor.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701298137852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile registerFile:registerFileModule " "Elaborating entity \"registerFile\" for hierarchy \"registerFile:registerFileModule\"" {  } { { "../SV Module Files/Bitblaster_10Bit_Processor.sv" "registerFileModule" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/Bitblaster_10Bit_Processor.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701298137876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:multistageALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:multistageALU\"" {  } { { "../SV Module Files/Bitblaster_10Bit_Processor.sv" "multistageALU" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/Bitblaster_10Bit_Processor.sv" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701298137891 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ALU.sv(56) " "Verilog HDL assignment warning at ALU.sv(56): truncated value with size 32 to match size of target (10)" {  } { { "../SV Module Files/ALU.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/ALU.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701298137901 "|Bitblaster_10Bit_Processor|ALU:multistageALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "outputlogic outputlogic:outputLogicModule " "Elaborating entity \"outputlogic\" for hierarchy \"outputlogic:outputLogicModule\"" {  } { { "../SV Module Files/Bitblaster_10Bit_Processor.sv" "outputLogicModule" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/Bitblaster_10Bit_Processor.sv" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701298137924 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 outputlogic.sv(67) " "Verilog HDL assignment warning at outputlogic.sv(67): truncated value with size 32 to match size of target (4)" {  } { { "../SV Module Files/outputlogic.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/outputlogic.sv" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701298137924 "|Bitblaster_10Bit_Processor|outputlogic:outputLogicModule"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 outputlogic.sv(68) " "Verilog HDL assignment warning at outputlogic.sv(68): truncated value with size 32 to match size of target (4)" {  } { { "../SV Module Files/outputlogic.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/outputlogic.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701298137924 "|Bitblaster_10Bit_Processor|outputlogic:outputLogicModule"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 outputlogic.sv(69) " "Verilog HDL assignment warning at outputlogic.sv(69): truncated value with size 32 to match size of target (4)" {  } { { "../SV Module Files/outputlogic.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/outputlogic.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701298137924 "|Bitblaster_10Bit_Processor|outputlogic:outputLogicModule"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registerFile:registerFileModule\|Q1\[0\] " "Converted tri-state buffer \"registerFile:registerFileModule\|Q1\[0\]\" feeding internal logic into a wire" {  } { { "../SV Module Files/registerFile.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/registerFile.sv" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701298138391 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registerFile:registerFileModule\|Q1\[1\] " "Converted tri-state buffer \"registerFile:registerFileModule\|Q1\[1\]\" feeding internal logic into a wire" {  } { { "../SV Module Files/registerFile.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/registerFile.sv" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701298138391 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registerFile:registerFileModule\|Q1\[2\] " "Converted tri-state buffer \"registerFile:registerFileModule\|Q1\[2\]\" feeding internal logic into a wire" {  } { { "../SV Module Files/registerFile.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/registerFile.sv" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701298138391 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registerFile:registerFileModule\|Q1\[3\] " "Converted tri-state buffer \"registerFile:registerFileModule\|Q1\[3\]\" feeding internal logic into a wire" {  } { { "../SV Module Files/registerFile.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/registerFile.sv" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701298138391 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registerFile:registerFileModule\|Q1\[4\] " "Converted tri-state buffer \"registerFile:registerFileModule\|Q1\[4\]\" feeding internal logic into a wire" {  } { { "../SV Module Files/registerFile.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/registerFile.sv" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701298138391 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registerFile:registerFileModule\|Q1\[5\] " "Converted tri-state buffer \"registerFile:registerFileModule\|Q1\[5\]\" feeding internal logic into a wire" {  } { { "../SV Module Files/registerFile.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/registerFile.sv" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701298138391 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registerFile:registerFileModule\|Q1\[6\] " "Converted tri-state buffer \"registerFile:registerFileModule\|Q1\[6\]\" feeding internal logic into a wire" {  } { { "../SV Module Files/registerFile.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/registerFile.sv" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701298138391 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registerFile:registerFileModule\|Q1\[7\] " "Converted tri-state buffer \"registerFile:registerFileModule\|Q1\[7\]\" feeding internal logic into a wire" {  } { { "../SV Module Files/registerFile.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/registerFile.sv" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701298138391 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registerFile:registerFileModule\|Q1\[8\] " "Converted tri-state buffer \"registerFile:registerFileModule\|Q1\[8\]\" feeding internal logic into a wire" {  } { { "../SV Module Files/registerFile.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/registerFile.sv" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701298138391 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registerFile:registerFileModule\|Q1\[9\] " "Converted tri-state buffer \"registerFile:registerFileModule\|Q1\[9\]\" feeding internal logic into a wire" {  } { { "../SV Module Files/registerFile.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/registerFile.sv" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701298138391 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "controller:controllerModule\|ALUcont\[0\] " "Converted tri-state buffer \"controller:controllerModule\|ALUcont\[0\]\" feeding internal logic into a wire" {  } { { "../SV Module Files/controller.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/controller.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701298138391 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "controller:controllerModule\|ALUcont\[1\] " "Converted tri-state buffer \"controller:controllerModule\|ALUcont\[1\]\" feeding internal logic into a wire" {  } { { "../SV Module Files/controller.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/controller.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701298138391 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "controller:controllerModule\|ALUcont\[2\] " "Converted tri-state buffer \"controller:controllerModule\|ALUcont\[2\]\" feeding internal logic into a wire" {  } { { "../SV Module Files/controller.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/controller.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701298138391 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "controller:controllerModule\|ALUcont\[3\] " "Converted tri-state buffer \"controller:controllerModule\|ALUcont\[3\]\" feeding internal logic into a wire" {  } { { "../SV Module Files/controller.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/controller.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701298138391 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1701298138391 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "registerFile:registerFileModule\|registers " "RAM logic \"registerFile:registerFileModule\|registers\" is uninferred due to inappropriate RAM size" {  } { { "../SV Module Files/registerFile.sv" "registers" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/registerFile.sv" 26 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1701298138504 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1701298138504 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inputlogic:inputLogicModule\|databus\[0\] ALU:multistageALU\|Result_from_ALU " "Converted the fan-out from the tri-state buffer \"inputlogic:inputLogicModule\|databus\[0\]\" to the node \"ALU:multistageALU\|Result_from_ALU\" into an OR gate" {  } { { "../SV Module Files/inputlogic.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/inputlogic.sv" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701298138874 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inputlogic:inputLogicModule\|databus\[1\] ALU:multistageALU\|Result_from_ALU " "Converted the fan-out from the tri-state buffer \"inputlogic:inputLogicModule\|databus\[1\]\" to the node \"ALU:multistageALU\|Result_from_ALU\" into an OR gate" {  } { { "../SV Module Files/inputlogic.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/inputlogic.sv" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701298138874 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inputlogic:inputLogicModule\|databus\[2\] ALU:multistageALU\|Result_from_ALU " "Converted the fan-out from the tri-state buffer \"inputlogic:inputLogicModule\|databus\[2\]\" to the node \"ALU:multistageALU\|Result_from_ALU\" into an OR gate" {  } { { "../SV Module Files/inputlogic.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/inputlogic.sv" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701298138874 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inputlogic:inputLogicModule\|databus\[3\] ALU:multistageALU\|Result_from_ALU " "Converted the fan-out from the tri-state buffer \"inputlogic:inputLogicModule\|databus\[3\]\" to the node \"ALU:multistageALU\|Result_from_ALU\" into an OR gate" {  } { { "../SV Module Files/inputlogic.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/inputlogic.sv" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701298138874 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inputlogic:inputLogicModule\|databus\[4\] ALU:multistageALU\|Result_from_ALU " "Converted the fan-out from the tri-state buffer \"inputlogic:inputLogicModule\|databus\[4\]\" to the node \"ALU:multistageALU\|Result_from_ALU\" into an OR gate" {  } { { "../SV Module Files/inputlogic.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/inputlogic.sv" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701298138874 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inputlogic:inputLogicModule\|databus\[5\] ALU:multistageALU\|Result_from_ALU " "Converted the fan-out from the tri-state buffer \"inputlogic:inputLogicModule\|databus\[5\]\" to the node \"ALU:multistageALU\|Result_from_ALU\" into an OR gate" {  } { { "../SV Module Files/inputlogic.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/inputlogic.sv" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701298138874 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "controller:controllerModule\|IMM\[6\] ALU:multistageALU\|Result_from_ALU " "Converted the fan-out from the tri-state buffer \"controller:controllerModule\|IMM\[6\]\" to the node \"ALU:multistageALU\|Result_from_ALU\" into an OR gate" {  } { { "../SV Module Files/controller.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/controller.sv" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701298138874 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "controller:controllerModule\|IMM\[7\] ALU:multistageALU\|Result_from_ALU " "Converted the fan-out from the tri-state buffer \"controller:controllerModule\|IMM\[7\]\" to the node \"ALU:multistageALU\|Result_from_ALU\" into an OR gate" {  } { { "../SV Module Files/controller.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/controller.sv" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701298138874 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "controller:controllerModule\|IMM\[8\] ALU:multistageALU\|Result_from_ALU " "Converted the fan-out from the tri-state buffer \"controller:controllerModule\|IMM\[8\]\" to the node \"ALU:multistageALU\|Result_from_ALU\" into an OR gate" {  } { { "../SV Module Files/controller.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/controller.sv" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701298138874 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "controller:controllerModule\|IMM\[9\] ALU:multistageALU\|Result_from_ALU " "Converted the fan-out from the tri-state buffer \"controller:controllerModule\|IMM\[9\]\" to the node \"ALU:multistageALU\|Result_from_ALU\" into an OR gate" {  } { { "../SV Module Files/controller.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/controller.sv" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701298138874 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1701298138874 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DHEX2\[1\] GND " "Pin \"DHEX2\[1\]\" is stuck at GND" {  } { { "../SV Module Files/Bitblaster_10Bit_Processor.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/Bitblaster_10Bit_Processor.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701298139346 "|Bitblaster_10Bit_Processor|DHEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "THEX_Current_Timestep\[1\] GND " "Pin \"THEX_Current_Timestep\[1\]\" is stuck at GND" {  } { { "../SV Module Files/Bitblaster_10Bit_Processor.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/Bitblaster_10Bit_Processor.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701298139346 "|Bitblaster_10Bit_Processor|THEX_Current_Timestep[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1701298139346 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701298139414 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/Bitblaster_10Bit_Processor/output_files/Bitblaster_10Bit_Processor.map.smsg " "Generated suppressed messages file D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/Bitblaster_10Bit_Processor/output_files/Bitblaster_10Bit_Processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701298140458 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701298140787 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701298140787 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "509 " "Implemented 509 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701298141179 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701298141179 ""} { "Info" "ICUT_CUT_TM_LCELLS" "457 " "Implemented 457 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701298141179 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701298141179 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4820 " "Peak virtual memory: 4820 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701298141231 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 29 16:49:01 2023 " "Processing ended: Wed Nov 29 16:49:01 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701298141231 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701298141231 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701298141231 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701298141231 ""}
