// Seed: 1719055127
module module_0;
endmodule
module module_1 #(
    parameter id_2 = 32'd86,
    parameter id_4 = 32'd85
) (
    id_1,
    _id_2,
    id_3,
    _id_4
);
  inout wire _id_4;
  module_0 modCall_1 ();
  input logic [7:0] id_3;
  inout wire _id_2;
  output wire id_1;
endmodule
module module_2 #(
    parameter id_10 = 32'd25
) (
    input wor id_0,
    input wor id_1,
    input wire id_2,
    output uwire id_3,
    input supply0 id_4,
    input supply1 id_5,
    input tri1 id_6,
    input tri1 id_7,
    output supply0 id_8,
    input tri1 id_9,
    input wor _id_10,
    input supply0 id_11,
    input tri0 id_12,
    input supply0 id_13,
    input wor id_14,
    output uwire id_15,
    output tri0 id_16,
    input tri0 id_17,
    input wire id_18,
    output wand id_19,
    output wire id_20,
    output tri0 id_21,
    output wand id_22
);
  assign id_15 = 1;
  logic [id_10 : 1] id_24, id_25;
  wire id_26;
  parameter id_27 = 1;
  nand primCall (
      id_15, id_17, id_18, id_2, id_24, id_25, id_26, id_27, id_4, id_5, id_6, id_7, id_9
  );
  module_0 modCall_1 ();
endmodule
