{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.1 Build 176 10/26/2005 SJ Full Version " "Info: Version 5.1 Build 176 10/26/2005 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 18 09:18:34 2019 " "Info: Processing started: Wed Dec 18 09:18:34 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off regs -c regs --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off regs -c regs --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "cu.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/JRP/regs/cu.vhd" 7 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register add_r\[0\] register add_r\[0\] 237.64 MHz 4.208 ns Internal " "Info: Clock \"clock\" has Internal fmax of 237.64 MHz between source register \"add_r\[0\]\" and destination register \"add_r\[0\]\" (period= 4.208 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.042 ns + Longest register register " "Info: + Longest register to register delay is 4.042 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns add_r\[0\] 1 REG LC_X51_Y17_N6 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X51_Y17_N6; Fanout = 20; REG Node = 'add_r\[0\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/JRP/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/JRP/regs/" "" "" { add_r[0] } "NODE_NAME" } "" } } { "cu.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/JRP/regs/cu.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.582 ns) + CELL(0.366 ns) 0.948 ns Mux~358 2 COMB LC_X51_Y17_N7 3 " "Info: 2: + IC(0.582 ns) + CELL(0.366 ns) = 0.948 ns; Loc. = LC_X51_Y17_N7; Fanout = 3; COMB Node = 'Mux~358'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/JRP/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/JRP/regs/" "" "0.948 ns" { add_r[0] Mux~358 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.789 ns) + CELL(0.366 ns) 2.103 ns rtl~102 3 COMB LC_X51_Y17_N2 4 " "Info: 3: + IC(0.789 ns) + CELL(0.366 ns) = 2.103 ns; Loc. = LC_X51_Y17_N2; Fanout = 4; COMB Node = 'rtl~102'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/JRP/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/JRP/regs/" "" "1.155 ns" { Mux~358 rtl~102 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.329 ns) + CELL(0.075 ns) 2.507 ns add_r~445 4 COMB LC_X51_Y17_N4 2 " "Info: 4: + IC(0.329 ns) + CELL(0.075 ns) = 2.507 ns; Loc. = LC_X51_Y17_N4; Fanout = 2; COMB Node = 'add_r~445'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/JRP/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/JRP/regs/" "" "0.404 ns" { rtl~102 add_r~445 } "NODE_NAME" } "" } } { "cu.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/JRP/regs/cu.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.366 ns) 3.204 ns add_r~446 5 COMB LC_X51_Y17_N8 1 " "Info: 5: + IC(0.331 ns) + CELL(0.366 ns) = 3.204 ns; Loc. = LC_X51_Y17_N8; Fanout = 1; COMB Node = 'add_r~446'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/JRP/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/JRP/regs/" "" "0.697 ns" { add_r~445 add_r~446 } "NODE_NAME" } "" } } { "cu.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/JRP/regs/cu.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.753 ns) + CELL(0.085 ns) 4.042 ns add_r\[0\] 6 REG LC_X51_Y17_N6 20 " "Info: 6: + IC(0.753 ns) + CELL(0.085 ns) = 4.042 ns; Loc. = LC_X51_Y17_N6; Fanout = 20; REG Node = 'add_r\[0\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/JRP/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/JRP/regs/" "" "0.838 ns" { add_r~446 add_r[0] } "NODE_NAME" } "" } } { "cu.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/JRP/regs/cu.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.258 ns ( 31.12 % ) " "Info: Total cell delay = 1.258 ns ( 31.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.784 ns ( 68.88 % ) " "Info: Total interconnect delay = 2.784 ns ( 68.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/JRP/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/JRP/regs/" "" "4.042 ns" { add_r[0] Mux~358 rtl~102 add_r~445 add_r~446 add_r[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "4.042 ns" { add_r[0] Mux~358 rtl~102 add_r~445 add_r~446 add_r[0] } { 0.000ns 0.582ns 0.789ns 0.329ns 0.331ns 0.753ns } { 0.000ns 0.366ns 0.366ns 0.075ns 0.366ns 0.085ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.906 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.906 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns clock 1 CLK PIN_L2 32 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 32; CLK Node = 'clock'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/JRP/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/JRP/regs/" "" "" { clock } "NODE_NAME" } "" } } { "cu.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/JRP/regs/cu.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.639 ns) + CELL(0.542 ns) 2.906 ns add_r\[0\] 2 REG LC_X51_Y17_N6 20 " "Info: 2: + IC(1.639 ns) + CELL(0.542 ns) = 2.906 ns; Loc. = LC_X51_Y17_N6; Fanout = 20; REG Node = 'add_r\[0\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/JRP/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/JRP/regs/" "" "2.181 ns" { clock add_r[0] } "NODE_NAME" } "" } } { "cu.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/JRP/regs/cu.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 43.60 % ) " "Info: Total cell delay = 1.267 ns ( 43.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.639 ns ( 56.40 % ) " "Info: Total interconnect delay = 1.639 ns ( 56.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/JRP/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/JRP/regs/" "" "2.906 ns" { clock add_r[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.906 ns" { clock clock~out0 add_r[0] } { 0.000ns 0.000ns 1.639ns } { 0.000ns 0.725ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.906 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.906 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns clock 1 CLK PIN_L2 32 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 32; CLK Node = 'clock'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/JRP/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/JRP/regs/" "" "" { clock } "NODE_NAME" } "" } } { "cu.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/JRP/regs/cu.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.639 ns) + CELL(0.542 ns) 2.906 ns add_r\[0\] 2 REG LC_X51_Y17_N6 20 " "Info: 2: + IC(1.639 ns) + CELL(0.542 ns) = 2.906 ns; Loc. = LC_X51_Y17_N6; Fanout = 20; REG Node = 'add_r\[0\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/JRP/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/JRP/regs/" "" "2.181 ns" { clock add_r[0] } "NODE_NAME" } "" } } { "cu.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/JRP/regs/cu.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 43.60 % ) " "Info: Total cell delay = 1.267 ns ( 43.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.639 ns ( 56.40 % ) " "Info: Total interconnect delay = 1.639 ns ( 56.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/JRP/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/JRP/regs/" "" "2.906 ns" { clock add_r[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.906 ns" { clock clock~out0 add_r[0] } { 0.000ns 0.000ns 1.639ns } { 0.000ns 0.725ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/JRP/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/JRP/regs/" "" "2.906 ns" { clock add_r[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.906 ns" { clock clock~out0 add_r[0] } { 0.000ns 0.000ns 1.639ns } { 0.000ns 0.725ns 0.542ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/JRP/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/JRP/regs/" "" "2.906 ns" { clock add_r[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.906 ns" { clock clock~out0 add_r[0] } { 0.000ns 0.000ns 1.639ns } { 0.000ns 0.725ns 0.542ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.156 ns + " "Info: + Micro clock to output delay of source is 0.156 ns" {  } { { "cu.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/JRP/regs/cu.vhd" 63 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "cu.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/JRP/regs/cu.vhd" 63 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/JRP/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/JRP/regs/" "" "4.042 ns" { add_r[0] Mux~358 rtl~102 add_r~445 add_r~446 add_r[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "4.042 ns" { add_r[0] Mux~358 rtl~102 add_r~445 add_r~446 add_r[0] } { 0.000ns 0.582ns 0.789ns 0.329ns 0.331ns 0.753ns } { 0.000ns 0.366ns 0.366ns 0.075ns 0.366ns 0.085ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/JRP/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/JRP/regs/" "" "2.906 ns" { clock add_r[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.906 ns" { clock clock~out0 add_r[0] } { 0.000ns 0.000ns 1.639ns } { 0.000ns 0.725ns 0.542ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/JRP/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/JRP/regs/" "" "2.906 ns" { clock add_r[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.906 ns" { clock clock~out0 add_r[0] } { 0.000ns 0.000ns 1.639ns } { 0.000ns 0.725ns 0.542ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_TSU_RESULT" "add_r\[0\] z_flag clock 4.058 ns register " "Info: tsu for register \"add_r\[0\]\" (data pin = \"z_flag\", clock pin = \"clock\") is 4.058 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.954 ns + Longest pin register " "Info: + Longest pin to register delay is 6.954 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.087 ns) 1.087 ns z_flag 1 PIN PIN_C3 3 " "Info: 1: + IC(0.000 ns) + CELL(1.087 ns) = 1.087 ns; Loc. = PIN_C3; Fanout = 3; PIN Node = 'z_flag'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/JRP/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/JRP/regs/" "" "" { z_flag } "NODE_NAME" } "" } } { "cu.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/JRP/regs/cu.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.149 ns) + CELL(0.183 ns) 5.419 ns add_r~445 2 COMB LC_X51_Y17_N4 2 " "Info: 2: + IC(4.149 ns) + CELL(0.183 ns) = 5.419 ns; Loc. = LC_X51_Y17_N4; Fanout = 2; COMB Node = 'add_r~445'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/JRP/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/JRP/regs/" "" "4.332 ns" { z_flag add_r~445 } "NODE_NAME" } "" } } { "cu.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/JRP/regs/cu.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.366 ns) 6.116 ns add_r~446 3 COMB LC_X51_Y17_N8 1 " "Info: 3: + IC(0.331 ns) + CELL(0.366 ns) = 6.116 ns; Loc. = LC_X51_Y17_N8; Fanout = 1; COMB Node = 'add_r~446'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/JRP/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/JRP/regs/" "" "0.697 ns" { add_r~445 add_r~446 } "NODE_NAME" } "" } } { "cu.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/JRP/regs/cu.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.753 ns) + CELL(0.085 ns) 6.954 ns add_r\[0\] 4 REG LC_X51_Y17_N6 20 " "Info: 4: + IC(0.753 ns) + CELL(0.085 ns) = 6.954 ns; Loc. = LC_X51_Y17_N6; Fanout = 20; REG Node = 'add_r\[0\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/JRP/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/JRP/regs/" "" "0.838 ns" { add_r~446 add_r[0] } "NODE_NAME" } "" } } { "cu.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/JRP/regs/cu.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.721 ns ( 24.75 % ) " "Info: Total cell delay = 1.721 ns ( 24.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.233 ns ( 75.25 % ) " "Info: Total interconnect delay = 5.233 ns ( 75.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/JRP/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/JRP/regs/" "" "6.954 ns" { z_flag add_r~445 add_r~446 add_r[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "6.954 ns" { z_flag z_flag~out0 add_r~445 add_r~446 add_r[0] } { 0.000ns 0.000ns 4.149ns 0.331ns 0.753ns } { 0.000ns 1.087ns 0.183ns 0.366ns 0.085ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "cu.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/JRP/regs/cu.vhd" 63 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.906 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.906 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns clock 1 CLK PIN_L2 32 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 32; CLK Node = 'clock'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/JRP/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/JRP/regs/" "" "" { clock } "NODE_NAME" } "" } } { "cu.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/JRP/regs/cu.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.639 ns) + CELL(0.542 ns) 2.906 ns add_r\[0\] 2 REG LC_X51_Y17_N6 20 " "Info: 2: + IC(1.639 ns) + CELL(0.542 ns) = 2.906 ns; Loc. = LC_X51_Y17_N6; Fanout = 20; REG Node = 'add_r\[0\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/JRP/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/JRP/regs/" "" "2.181 ns" { clock add_r[0] } "NODE_NAME" } "" } } { "cu.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/JRP/regs/cu.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 43.60 % ) " "Info: Total cell delay = 1.267 ns ( 43.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.639 ns ( 56.40 % ) " "Info: Total interconnect delay = 1.639 ns ( 56.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/JRP/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/JRP/regs/" "" "2.906 ns" { clock add_r[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.906 ns" { clock clock~out0 add_r[0] } { 0.000ns 0.000ns 1.639ns } { 0.000ns 0.725ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/JRP/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/JRP/regs/" "" "6.954 ns" { z_flag add_r~445 add_r~446 add_r[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "6.954 ns" { z_flag z_flag~out0 add_r~445 add_r~446 add_r[0] } { 0.000ns 0.000ns 4.149ns 0.331ns 0.753ns } { 0.000ns 1.087ns 0.183ns 0.366ns 0.085ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/JRP/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/JRP/regs/" "" "2.906 ns" { clock add_r[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.906 ns" { clock clock~out0 add_r[0] } { 0.000ns 0.000ns 1.639ns } { 0.000ns 0.725ns 0.542ns } } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock data_r_out\[19\] data_r_out\[19\]~reg0 8.221 ns register " "Info: tco from clock \"clock\" to destination pin \"data_r_out\[19\]\" through register \"data_r_out\[19\]~reg0\" is 8.221 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.906 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.906 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns clock 1 CLK PIN_L2 32 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 32; CLK Node = 'clock'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/JRP/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/JRP/regs/" "" "" { clock } "NODE_NAME" } "" } } { "cu.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/JRP/regs/cu.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.639 ns) + CELL(0.542 ns) 2.906 ns data_r_out\[19\]~reg0 2 REG LC_X50_Y17_N3 2 " "Info: 2: + IC(1.639 ns) + CELL(0.542 ns) = 2.906 ns; Loc. = LC_X50_Y17_N3; Fanout = 2; REG Node = 'data_r_out\[19\]~reg0'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/JRP/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/JRP/regs/" "" "2.181 ns" { clock data_r_out[19]~reg0 } "NODE_NAME" } "" } } { "cu.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/JRP/regs/cu.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 43.60 % ) " "Info: Total cell delay = 1.267 ns ( 43.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.639 ns ( 56.40 % ) " "Info: Total interconnect delay = 1.639 ns ( 56.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/JRP/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/JRP/regs/" "" "2.906 ns" { clock data_r_out[19]~reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.906 ns" { clock clock~out0 data_r_out[19]~reg0 } { 0.000ns 0.000ns 1.639ns } { 0.000ns 0.725ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.156 ns + " "Info: + Micro clock to output delay of source is 0.156 ns" {  } { { "cu.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/JRP/regs/cu.vhd" 63 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.159 ns + Longest register pin " "Info: + Longest register to pin delay is 5.159 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns data_r_out\[19\]~reg0 1 REG LC_X50_Y17_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X50_Y17_N3; Fanout = 2; REG Node = 'data_r_out\[19\]~reg0'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/JRP/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/JRP/regs/" "" "" { data_r_out[19]~reg0 } "NODE_NAME" } "" } } { "cu.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/JRP/regs/cu.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.783 ns) + CELL(2.376 ns) 5.159 ns data_r_out\[19\] 2 PIN PIN_N21 0 " "Info: 2: + IC(2.783 ns) + CELL(2.376 ns) = 5.159 ns; Loc. = PIN_N21; Fanout = 0; PIN Node = 'data_r_out\[19\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/JRP/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/JRP/regs/" "" "5.159 ns" { data_r_out[19]~reg0 data_r_out[19] } "NODE_NAME" } "" } } { "cu.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/JRP/regs/cu.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.376 ns ( 46.06 % ) " "Info: Total cell delay = 2.376 ns ( 46.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.783 ns ( 53.94 % ) " "Info: Total interconnect delay = 2.783 ns ( 53.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/JRP/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/JRP/regs/" "" "5.159 ns" { data_r_out[19]~reg0 data_r_out[19] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "5.159 ns" { data_r_out[19]~reg0 data_r_out[19] } { 0.000ns 2.783ns } { 0.000ns 2.376ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/JRP/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/JRP/regs/" "" "2.906 ns" { clock data_r_out[19]~reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.906 ns" { clock clock~out0 data_r_out[19]~reg0 } { 0.000ns 0.000ns 1.639ns } { 0.000ns 0.725ns 0.542ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/JRP/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/JRP/regs/" "" "5.159 ns" { data_r_out[19]~reg0 data_r_out[19] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "5.159 ns" { data_r_out[19]~reg0 data_r_out[19] } { 0.000ns 2.783ns } { 0.000ns 2.376ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "op\[2\] op_out\[2\] 7.849 ns Longest " "Info: Longest tpd from source pin \"op\[2\]\" to destination pin \"op_out\[2\]\" is 7.849 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.087 ns) 1.087 ns op\[2\] 1 PIN PIN_AA3 3 " "Info: 1: + IC(0.000 ns) + CELL(1.087 ns) = 1.087 ns; Loc. = PIN_AA3; Fanout = 3; PIN Node = 'op\[2\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/JRP/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/JRP/regs/" "" "" { op[2] } "NODE_NAME" } "" } } { "cu.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/JRP/regs/cu.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.358 ns) + CELL(2.404 ns) 7.849 ns op_out\[2\] 2 PIN PIN_AA2 0 " "Info: 2: + IC(4.358 ns) + CELL(2.404 ns) = 7.849 ns; Loc. = PIN_AA2; Fanout = 0; PIN Node = 'op_out\[2\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/JRP/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/JRP/regs/" "" "6.762 ns" { op[2] op_out[2] } "NODE_NAME" } "" } } { "cu.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/JRP/regs/cu.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.491 ns ( 44.48 % ) " "Info: Total cell delay = 3.491 ns ( 44.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.358 ns ( 55.52 % ) " "Info: Total interconnect delay = 4.358 ns ( 55.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/JRP/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/JRP/regs/" "" "7.849 ns" { op[2] op_out[2] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.849 ns" { op[2] op[2]~out0 op_out[2] } { 0.000ns 0.000ns 4.358ns } { 0.000ns 1.087ns 2.404ns } } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "data_r_out\[0\]~reg0 reset clock -0.575 ns register " "Info: th for register \"data_r_out\[0\]~reg0\" (data pin = \"reset\", clock pin = \"clock\") is -0.575 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.906 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.906 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns clock 1 CLK PIN_L2 32 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 32; CLK Node = 'clock'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/JRP/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/JRP/regs/" "" "" { clock } "NODE_NAME" } "" } } { "cu.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/JRP/regs/cu.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.639 ns) + CELL(0.542 ns) 2.906 ns data_r_out\[0\]~reg0 2 REG LC_X51_Y18_N2 1 " "Info: 2: + IC(1.639 ns) + CELL(0.542 ns) = 2.906 ns; Loc. = LC_X51_Y18_N2; Fanout = 1; REG Node = 'data_r_out\[0\]~reg0'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/JRP/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/JRP/regs/" "" "2.181 ns" { clock data_r_out[0]~reg0 } "NODE_NAME" } "" } } { "cu.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/JRP/regs/cu.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 43.60 % ) " "Info: Total cell delay = 1.267 ns ( 43.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.639 ns ( 56.40 % ) " "Info: Total interconnect delay = 1.639 ns ( 56.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/JRP/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/JRP/regs/" "" "2.906 ns" { clock data_r_out[0]~reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.906 ns" { clock clock~out0 data_r_out[0]~reg0 } { 0.000ns 0.000ns 1.639ns } { 0.000ns 0.725ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.100 ns + " "Info: + Micro hold delay of destination is 0.100 ns" {  } { { "cu.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/JRP/regs/cu.vhd" 63 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.581 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.581 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.828 ns) 0.828 ns reset 1 PIN PIN_L3 27 " "Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_L3; Fanout = 27; PIN Node = 'reset'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/JRP/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/JRP/regs/" "" "" { reset } "NODE_NAME" } "" } } { "cu.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/JRP/regs/cu.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.048 ns) + CELL(0.705 ns) 3.581 ns data_r_out\[0\]~reg0 2 REG LC_X51_Y18_N2 1 " "Info: 2: + IC(2.048 ns) + CELL(0.705 ns) = 3.581 ns; Loc. = LC_X51_Y18_N2; Fanout = 1; REG Node = 'data_r_out\[0\]~reg0'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/JRP/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/JRP/regs/" "" "2.753 ns" { reset data_r_out[0]~reg0 } "NODE_NAME" } "" } } { "cu.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/JRP/regs/cu.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.533 ns ( 42.81 % ) " "Info: Total cell delay = 1.533 ns ( 42.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.048 ns ( 57.19 % ) " "Info: Total interconnect delay = 2.048 ns ( 57.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/JRP/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/JRP/regs/" "" "3.581 ns" { reset data_r_out[0]~reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.581 ns" { reset reset~out0 data_r_out[0]~reg0 } { 0.000ns 0.000ns 2.048ns } { 0.000ns 0.828ns 0.705ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/JRP/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/JRP/regs/" "" "2.906 ns" { clock data_r_out[0]~reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.906 ns" { clock clock~out0 data_r_out[0]~reg0 } { 0.000ns 0.000ns 1.639ns } { 0.000ns 0.725ns 0.542ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/JRP/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/JRP/regs/" "" "3.581 ns" { reset data_r_out[0]~reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.581 ns" { reset reset~out0 data_r_out[0]~reg0 } { 0.000ns 0.000ns 2.048ns } { 0.000ns 0.828ns 0.705ns } } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 18 09:18:34 2019 " "Info: Processing ended: Wed Dec 18 09:18:34 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
