{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 23 09:02:27 2021 " "Info: Processing started: Wed Jun 23 09:02:27 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dots88 -c dots88 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off dots88 -c dots88" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dots88.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dots88.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dots88-dots88_arch " "Info: Found design unit 1: dots88-dots88_arch" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dots88 " "Info: Found entity 1: dots88" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "dots88 " "Info: Elaborating entity \"dots88\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scount dots88.vhd(32) " "Warning (10492): VHDL Process Statement warning at dots88.vhd(32): signal \"scount\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scount dots88.vhd(33) " "Warning (10492): VHDL Process Statement warning at dots88.vhd(33): signal \"scount\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scount dots88.vhd(34) " "Warning (10492): VHDL Process Statement warning at dots88.vhd(34): signal \"scount\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scount dots88.vhd(35) " "Warning (10492): VHDL Process Statement warning at dots88.vhd(35): signal \"scount\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scount dots88.vhd(36) " "Warning (10492): VHDL Process Statement warning at dots88.vhd(36): signal \"scount\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scount dots88.vhd(37) " "Warning (10492): VHDL Process Statement warning at dots88.vhd(37): signal \"scount\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scount dots88.vhd(38) " "Warning (10492): VHDL Process Statement warning at dots88.vhd(38): signal \"scount\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dsps dots88.vhd(67) " "Warning (10492): VHDL Process Statement warning at dots88.vhd(67): signal \"dsps\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scan dots88.vhd(67) " "Warning (10492): VHDL Process Statement warning at dots88.vhd(67): signal \"scan\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scan dots88.vhd(68) " "Warning (10492): VHDL Process Statement warning at dots88.vhd(68): signal \"scan\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dsps dots88.vhd(71) " "Warning (10492): VHDL Process Statement warning at dots88.vhd(71): signal \"dsps\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scan dots88.vhd(71) " "Warning (10492): VHDL Process Statement warning at dots88.vhd(71): signal \"scan\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scan dots88.vhd(72) " "Warning (10492): VHDL Process Statement warning at dots88.vhd(72): signal \"scan\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dsps dots88.vhd(75) " "Warning (10492): VHDL Process Statement warning at dots88.vhd(75): signal \"dsps\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scan dots88.vhd(75) " "Warning (10492): VHDL Process Statement warning at dots88.vhd(75): signal \"scan\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scan dots88.vhd(76) " "Warning (10492): VHDL Process Statement warning at dots88.vhd(76): signal \"scan\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dsps dots88.vhd(79) " "Warning (10492): VHDL Process Statement warning at dots88.vhd(79): signal \"dsps\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scan dots88.vhd(79) " "Warning (10492): VHDL Process Statement warning at dots88.vhd(79): signal \"scan\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scan dots88.vhd(80) " "Warning (10492): VHDL Process Statement warning at dots88.vhd(80): signal \"scan\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dsps dots88.vhd(83) " "Warning (10492): VHDL Process Statement warning at dots88.vhd(83): signal \"dsps\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scan dots88.vhd(83) " "Warning (10492): VHDL Process Statement warning at dots88.vhd(83): signal \"scan\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scan dots88.vhd(84) " "Warning (10492): VHDL Process Statement warning at dots88.vhd(84): signal \"scan\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dsps dots88.vhd(87) " "Warning (10492): VHDL Process Statement warning at dots88.vhd(87): signal \"dsps\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scan dots88.vhd(87) " "Warning (10492): VHDL Process Statement warning at dots88.vhd(87): signal \"scan\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scan dots88.vhd(88) " "Warning (10492): VHDL Process Statement warning at dots88.vhd(88): signal \"scan\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dsps dots88.vhd(91) " "Warning (10492): VHDL Process Statement warning at dots88.vhd(91): signal \"dsps\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scan dots88.vhd(91) " "Warning (10492): VHDL Process Statement warning at dots88.vhd(91): signal \"scan\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scan dots88.vhd(92) " "Warning (10492): VHDL Process Statement warning at dots88.vhd(92): signal \"scan\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dsps dots88.vhd(95) " "Warning (10492): VHDL Process Statement warning at dots88.vhd(95): signal \"dsps\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scan dots88.vhd(95) " "Warning (10492): VHDL Process Statement warning at dots88.vhd(95): signal \"scan\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scan dots88.vhd(96) " "Warning (10492): VHDL Process Statement warning at dots88.vhd(96): signal \"scan\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Warning: Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Mux0 " "Warning: Found clock multiplexer Mux0" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 31 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Clock multiplexers are found and protected" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Warning: Always-enabled tri-state buffer(s) removed" { { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "dgdr\[8\] dg\[1\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"dgdr\[8\]\" to the node \"dg\[1\]\" into a wire" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 16 -1 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "dgdr\[7\] dg\[2\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"dgdr\[7\]\" to the node \"dg\[2\]\" into a wire" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 16 -1 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "dgdr\[6\] dg\[3\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"dgdr\[6\]\" to the node \"dg\[3\]\" into a wire" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 16 -1 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "dgdr\[5\] dg\[4\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"dgdr\[5\]\" to the node \"dg\[4\]\" into a wire" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 16 -1 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "dgdr\[4\] dg\[5\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"dgdr\[4\]\" to the node \"dg\[5\]\" into a wire" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 16 -1 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "dgdr\[3\] dg\[6\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"dgdr\[3\]\" to the node \"dg\[6\]\" into a wire" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 16 -1 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "dgdr\[2\] dg\[7\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"dgdr\[2\]\" to the node \"dg\[7\]\" into a wire" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 16 -1 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "dgdr\[1\] dg\[8\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"dgdr\[1\]\" to the node \"dg\[8\]\" into a wire" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 16 -1 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "dgdr\[16\] dr\[1\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"dgdr\[16\]\" to the node \"dr\[1\]\" into a wire" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 16 -1 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "dgdr\[15\] dr\[2\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"dgdr\[15\]\" to the node \"dr\[2\]\" into a wire" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 16 -1 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "dgdr\[14\] dr\[3\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"dgdr\[14\]\" to the node \"dr\[3\]\" into a wire" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 16 -1 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "dgdr\[13\] dr\[4\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"dgdr\[13\]\" to the node \"dr\[4\]\" into a wire" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 16 -1 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "dgdr\[12\] dr\[5\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"dgdr\[12\]\" to the node \"dr\[5\]\" into a wire" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 16 -1 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "dgdr\[11\] dr\[6\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"dgdr\[11\]\" to the node \"dr\[6\]\" into a wire" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 16 -1 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "dgdr\[10\] dr\[7\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"dgdr\[10\]\" to the node \"dr\[7\]\" into a wire" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 16 -1 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "dgdr\[9\] dr\[8\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"dgdr\[9\]\" to the node \"dr\[8\]\" into a wire" {  } { { "dots88.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-5 dots88/dots88.vhd" 16 -1 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1}  } {  } 0 0 "Always-enabled tri-state buffer(s) removed" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 1 " "Info: 1 registers lost all their fanouts during netlist optimizations. The first 1 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "scount\[29\] " "Info: Register \"scount\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "274 " "Info: Implemented 274 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Info: Implemented 8 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Info: Implemented 24 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "242 " "Info: Implemented 242 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 50 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "246 " "Info: Peak virtual memory: 246 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 23 09:02:43 2021 " "Info: Processing ended: Wed Jun 23 09:02:43 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Info: Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Info: Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
