0.7
2020.2
Nov 18 2020
09:47:47
D:/za/cod/lab2/RAM/RAM.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,1648267528,verilog,,D:/za/cod/lab2/RAM/RAM.gen/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v,,blk_mem_gen_0,,,,,,,,
D:/za/cod/lab2/RAM/RAM.gen/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v,1648550241,verilog,,D:/za/cod/lab2/RAM/RAM.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,,blk_mem_gen_1,,,,,,,,
D:/za/cod/lab2/RAM/RAM.gen/sources_1/ip/blk_mem_gen_2/sim/blk_mem_gen_2.v,1648550286,verilog,,D:/za/cod/lab2/RAM/RAM.gen/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v,,blk_mem_gen_2,,,,,,,,
D:/za/cod/lab2/RAM/RAM.gen/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v,1648267396,verilog,,D:/za/cod/lab2/RAM/RAM.srcs/sim_1/new/testbench.v,,dist_mem_gen_0,,,,,,,,
D:/za/cod/lab2/RAM/RAM.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
D:/za/cod/lab2/RAM/RAM.srcs/sim_1/new/testbench.v,1648550425,verilog,,,,testbench,,,,,,,,
