#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Jun  7 09:27:47 2021
# Process ID: 5376
# Current directory: D:/8190884/lab3_plis
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5092 D:\8190884\lab3_plis\project_2_plis.xpr
# Log file: D:/8190884/lab3_plis/vivado.log
# Journal file: D:/8190884/lab3_plis\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/8190884/lab3_plis/project_2_plis.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/8190920/project_2_plis' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 685.598 ; gain = 95.992
uupdate_compile_order -fileset sources_1elaunch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/8190884/lab3_plis/project_2_plis.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/8190884/lab3_plis/project_2_plis.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/8190884/lab3_plis/rtl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/8190884/lab3_plis/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-3380] identifier 'STATE_START_MENU' is used before its declaration [D:/8190884/lab3_plis/rtl/top.v:62]
WARNING: [VRFC 10-3380] identifier 'STATE_START_MENU' is used before its declaration [D:/8190884/lab3_plis/rtl/top.v:63]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/8190884/lab3_plis/tb/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/8190884/lab3_plis/project_2_plis.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/8190884/lab3_plis/project_2_plis.sim/sim_1/behav/xsim'
"xelab -wto 82f0d073f83647758445151da695e767 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 82f0d073f83647758445151da695e767 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/8190884/lab3_plis/rtl/decoder.v" Line 1. Module decoder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/8190884/lab3_plis/project_2_plis.sim/sim_1/behav/xsim/xsim.dir/top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jun  7 09:38:26 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 828.762 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/8190884/lab3_plis/project_2_plis.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 828.762 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/8190884/lab3_plis/project_2_plis.runs/synth_1

launch_runs impl_1 -jobs 2
[Mon Jun  7 09:38:42 2021] Launched synth_1...
Run output will be captured here: D:/8190884/lab3_plis/project_2_plis.runs/synth_1/runme.log
[Mon Jun  7 09:38:42 2021] Launched impl_1...
Run output will be captured here: D:/8190884/lab3_plis/project_2_plis.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Jun  7 09:46:22 2021] Launched impl_1...
Run output will be captured here: D:/8190884/lab3_plis/project_2_plis.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-08:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 866.191 ; gain = 14.172
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AA787EA
set_property PROGRAM.FILE {D:/8190884/lab3_plis/project_2_plis.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/8190884/lab3_plis/project_2_plis.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292AA787EA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AA787EA
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
reset_run impl_1
launch_runs impl_1 -jobs 2
[Mon Jun  7 10:42:05 2021] Launched impl_1...
Run output will be captured here: D:/8190884/lab3_plis/project_2_plis.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/8190884/lab3_plis/project_2_plis.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Jun  7 10:43:56 2021] Launched synth_1...
Run output will be captured here: D:/8190884/lab3_plis/project_2_plis.runs/synth_1/runme.log
[Mon Jun  7 10:43:56 2021] Launched impl_1...
Run output will be captured here: D:/8190884/lab3_plis/project_2_plis.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292AA787EA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AA787EA
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/8190884/lab3_plis/project_2_plis.runs/synth_1

launch_runs impl_1 -jobs 2
[Mon Jun  7 10:44:25 2021] Launched synth_1...
Run output will be captured here: D:/8190884/lab3_plis/project_2_plis.runs/synth_1/runme.log
[Mon Jun  7 10:44:25 2021] Launched impl_1...
Run output will be captured here: D:/8190884/lab3_plis/project_2_plis.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Jun  7 10:46:25 2021] Launched impl_1...
Run output will be captured here: D:/8190884/lab3_plis/project_2_plis.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/8190884/lab3_plis/project_2_plis.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292AA787EA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AA787EA
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
reset_run impl_1
launch_runs impl_1 -jobs 2
[Mon Jun  7 11:17:43 2021] Launched impl_1...
Run output will be captured here: D:/8190884/lab3_plis/project_2_plis.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/8190884/lab3_plis/project_2_plis.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Jun  7 11:19:08 2021] Launched synth_1...
Run output will be captured here: D:/8190884/lab3_plis/project_2_plis.runs/synth_1/runme.log
[Mon Jun  7 11:19:08 2021] Launched impl_1...
Run output will be captured here: D:/8190884/lab3_plis/project_2_plis.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/8190884/lab3_plis/project_2_plis.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292AA787EA
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/8190884/lab3_plis/project_2_plis.runs/synth_1

launch_runs impl_1 -jobs 2
[Mon Jun  7 11:32:57 2021] Launched synth_1...
Run output will be captured here: D:/8190884/lab3_plis/project_2_plis.runs/synth_1/runme.log
[Mon Jun  7 11:32:57 2021] Launched impl_1...
Run output will be captured here: D:/8190884/lab3_plis/project_2_plis.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AA787EA
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Jun  7 11:35:00 2021] Launched impl_1...
Run output will be captured here: D:/8190884/lab3_plis/project_2_plis.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/8190884/lab3_plis/project_2_plis.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292AA787EA
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/8190884/lab3_plis/project_2_plis.runs/synth_1

launch_runs synth_1 -jobs 2
[Mon Jun  7 11:40:23 2021] Launched synth_1...
Run output will be captured here: D:/8190884/lab3_plis/project_2_plis.runs/synth_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AA787EA
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292AA787EA
launch_runs impl_1 -jobs 2
[Mon Jun  7 11:41:47 2021] Launched impl_1...
Run output will be captured here: D:/8190884/lab3_plis/project_2_plis.runs/impl_1/runme.log
reset_run impl_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_runs impl_1 -jobs 2
[Mon Jun  7 11:41:51 2021] Launched impl_1...
Run output will be captured here: D:/8190884/lab3_plis/project_2_plis.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Jun  7 11:42:59 2021] Launched impl_1...
Run output will be captured here: D:/8190884/lab3_plis/project_2_plis.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Jun  7 11:43:54 2021] Launched impl_1...
Run output will be captured here: D:/8190884/lab3_plis/project_2_plis.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AA787EA
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/8190884/lab3_plis/project_2_plis.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1
launch_runs impl_1 -jobs 2
[Mon Jun  7 11:46:35 2021] Launched impl_1...
Run output will be captured here: D:/8190884/lab3_plis/project_2_plis.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292AA787EA
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/8190884/lab3_plis/project_2_plis.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Jun  7 11:47:49 2021] Launched synth_1...
Run output will be captured here: D:/8190884/lab3_plis/project_2_plis.runs/synth_1/runme.log
[Mon Jun  7 11:47:49 2021] Launched impl_1...
Run output will be captured here: D:/8190884/lab3_plis/project_2_plis.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AA787EA
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/8190884/lab3_plis/project_2_plis.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1
launch_runs impl_1 -jobs 2
[Mon Jun  7 11:51:53 2021] Launched impl_1...
Run output will be captured here: D:/8190884/lab3_plis/project_2_plis.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292AA787EA
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/8190884/lab3_plis/project_2_plis.runs/synth_1

launch_runs impl_1 -jobs 2
[Mon Jun  7 11:52:06 2021] Launched synth_1...
Run output will be captured here: D:/8190884/lab3_plis/project_2_plis.runs/synth_1/runme.log
[Mon Jun  7 11:52:06 2021] Launched impl_1...
Run output will be captured here: D:/8190884/lab3_plis/project_2_plis.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Jun  7 11:54:29 2021] Launched impl_1...
Run output will be captured here: D:/8190884/lab3_plis/project_2_plis.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AA787EA
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/8190884/lab3_plis/project_2_plis.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292AA787EA
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jun  7 11:57:50 2021...
