<pb_type xmlns:xi="http://www.w3.org/2001/XInclude" name="BLK_TI-LUTFF" num_pb="1">
 <!-- Tile Inputs -->
 <clock name="CLK  " num_pins="2"  />
 <input name="IN   " num_pins="6" />
 <!-- Tile Outputs -->
 <output name="OUT " num_pins="2"  />

 <!-- Internal LUTFF -->
 <pb_type name="BLK_SI-LUTFF" num_pb="1">
  <input  name="I" num_pins="4" equivalent="false"/>
  <clock  name="C" num_pins="1" equivalent="false"/>
  <output name="O" num_pins="1" equivalent="false"/>
  <xi:include href="../../primitives/lutff/lutff.pb_type.xml"/>
  <interconnect>
   <direct name="BLK_IG-LUTFF.I" input="BLK_SI-LUTFF.I" output="BLK_IG-LUTFF.I" />
   <direct name="BLK_IG-LUTFF.C" input="BLK_SI-LUTFF.C" output="BLK_IG-LUTFF.C" />
   <direct name="BLK_SI-LUTFF.O" input="BLK_IG-LUTFF.O" output="BLK_SI-LUTFF.O" />
  </interconnect>
 </pb_type>

 <!-- Clock Switch
 <pb_type name="BLK_RX-CLK0" num_pb="1">
  <input  name="I" num_pins="2"/>
  <output name="O" num_pins="1"/>
  <interconnect>
   <mux input="BLK_RX-CLK0.I[0] BLK_RX-CLK0.I[1]" name="BLK_RX-CLK0.O" output="BLK_RX-CLK0.O" />
  </interconnect>
 </pb_type>
      -->

 <!-- Input Switches
 <pb_type name="BLK_RX-IN0" num_pb="1">
  <input  name="I" num_pins="3"/>
  <output name="O" num_pins="1"/>
  <interconnect>
   <mux input="BLK_RX-IN0.I[0] BLK_RX-IN0.I[1] BLK_RX-IN0.I[2]" name="BLK_RX-IN0.O" output="BLK_RX-IN0.O" />
  </interconnect>
 </pb_type>
 <pb_type name="BLK_RX-IN1" num_pb="1">
  <input  name="I" num_pins="3"/>
  <output name="O" num_pins="1"/>
  <interconnect>
   <mux input="BLK_RX-IN1.I[0] BLK_RX-IN1.I[1] BLK_RX-IN1.I[2]" name="BLK_RX-IN1.O" output="BLK_RX-IN1.O" />
  </interconnect>
 </pb_type>
 <pb_type name="BLK_RX-IN2" num_pb="1">
  <input  name="I" num_pins="3"/>
  <output name="O" num_pins="1"/>
  <interconnect>
   <mux input="BLK_RX-IN2.I[0] BLK_RX-IN2.I[1] BLK_RX-IN2.I[2]" name="BLK_RX-IN2.O" output="BLK_RX-IN2.O" />
  </interconnect>
 </pb_type>
 <pb_type name="BLK_RX-IN3" num_pb="1">
  <input  name="I" num_pins="3"/>
  <output name="O" num_pins="1"/>
  <interconnect>
   <mux input="BLK_RX-IN3.I[0] BLK_RX-IN3.I[1] BLK_RX-IN3.I[2]" name="BLK_RX-IN3.O" output="BLK_RX-IN3.O" />
  </interconnect>
 </pb_type>
      -->

 <interconnect>
  <!-- Clock input mux -->
  <mux input="BLK_TI-LUTFF.CLK[0] BLK_TI-LUTFF.CLK[1]" name="BLK_SI-LUTFF.C"  output="BLK_SI-LUTFF.C"  />

  <!-- Logic input muxes -->
  <mux input="BLK_TI-LUTFF.IN[0] BLK_TI-LUTFF.IN[1] BLK_TI-LUTFF.IN[2]" name="BLK_SI-LUTFF.I0" output="BLK_SI-LUTFF.I[0]" />
  <mux input="BLK_TI-LUTFF.IN[1] BLK_TI-LUTFF.IN[2] BLK_TI-LUTFF.IN[3]" name="BLK_SI-LUTFF.I1" output="BLK_SI-LUTFF.I[1]" />
  <mux input="BLK_TI-LUTFF.IN[2] BLK_TI-LUTFF.IN[3] BLK_TI-LUTFF.IN[4]" name="BLK_SI-LUTFF.I2" output="BLK_SI-LUTFF.I[2]" />
  <mux input="BLK_TI-LUTFF.IN[3] BLK_TI-LUTFF.IN[4] BLK_TI-LUTFF.IN[5]" name="BLK_SI-LUTFF.I3" output="BLK_SI-LUTFF.I[3]" />

  <!-- Output -->
  <direct input="BLK_SI-LUTFF.O" name="BLK_TI-LUTFF.OUT0" output="BLK_TI-LUTFF.OUT[0]" />
  <direct input="BLK_SI-LUTFF.O" name="BLK_TI-LUTFF.OUT1" output="BLK_TI-LUTFF.OUT[1]" />
 </interconnect>
 <pinlocations pattern="custom">
  <loc side="top">   BLK_TI-LUTFF.IN[0] BLK_TI-LUTFF.IN[1] BLK_TI-LUTFF.IN[2]  BLK_TI-LUTFF.OUT[0]  BLK_TI-LUTFF.CLK[0]</loc>
  <loc side="bottom">BLK_TI-LUTFF.IN[3] BLK_TI-LUTFF.IN[4] BLK_TI-LUTFF.IN[5]  BLK_TI-LUTFF.OUT[1]  BLK_TI-LUTFF.CLK[1]</loc>
  <loc side="right"></loc>
  <loc side="left"></loc>
 </pinlocations>
 <fc in_type="frac" in_val="0.1" out_type="frac" out_val="1.0">
  <fc_override fc_type="frac" fc_val="1.0" port_name="CLK"   />
 </fc>
</pb_type>
