   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"main.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.NVIC_SystemReset,"ax",%progbits
  19              		.align	2
  20              		.thumb
  21              		.thumb_func
  23              	NVIC_SystemReset:
  24              	.LFB51:
  25              		.file 1 "/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h"
   1:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /**************************************************************************//**
   2:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  * @file     core_cm3.h
   3:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  * @brief    CMSIS Cortex-M3 Core Peripheral Access Layer Header File
   4:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  * @version  V3.01
   5:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  * @date     22. March 2012
   6:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  *
   7:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  * @note
   8:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  * Copyright (C) 2009-2012 ARM Limited. All rights reserved.
   9:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  *
  10:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  * @par
  11:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  * ARM Limited (ARM) is supplying this software for use with Cortex-M
  12:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  * processor based microcontrollers.  This file can be freely distributed
  13:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  * within development tools that are supporting such ARM based processors.
  14:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  *
  15:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  * @par
  16:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
  17:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
  18:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
  19:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
  20:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  21:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  *
  22:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
  23:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #if defined ( __ICCARM__ )
  24:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  #pragma system_include  /* treat file as system include file for MISRA check */
  25:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #endif
  26:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
  27:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #ifdef __cplusplus
  28:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  extern "C" {
  29:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #endif
  30:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
  31:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #ifndef __CORE_CM3_H_GENERIC
  32:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define __CORE_CM3_H_GENERIC
  33:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
  34:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /** \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  35:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   CMSIS violates the following MISRA-C:2004 rules:
  36:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
  37:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  38:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****      Function definitions in header files are used to allow 'inlining'.
  39:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
  40:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  41:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****      Unions are used for effective representation of core registers.
  42:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
  43:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  44:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****      Function-like macros are used to allow more efficient code.
  45:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  */
  46:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
  47:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
  48:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /*******************************************************************************
  49:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  *                 CMSIS definitions
  50:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
  51:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /** \ingroup Cortex_M3
  52:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   @{
  53:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  */
  54:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
  55:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /*  CMSIS CM3 definitions */
  56:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define __CM3_CMSIS_VERSION_MAIN  (0x03)                                   /*!< [31:16] CMSIS HAL m
  57:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define __CM3_CMSIS_VERSION_SUB   (0x01)                                   /*!< [15:0]  CMSIS HAL s
  58:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN << 16) | \
  59:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****                                     __CM3_CMSIS_VERSION_SUB          )     /*!< CMSIS HAL version n
  60:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
  61:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define __CORTEX_M                (0x03)                                   /*!< Cortex-M Core      
  62:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
  63:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
  64:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #if   defined ( __CC_ARM )
  65:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  66:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  67:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   #define __STATIC_INLINE  static __inline
  68:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
  69:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #elif defined ( __ICCARM__ )
  70:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for IAR Comp
  71:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for IAR C
  72:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   #define __STATIC_INLINE  static inline
  73:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
  74:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #elif defined ( __TMS470__ )
  75:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for TI CCS C
  76:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   #define __STATIC_INLINE  static inline
  77:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
  78:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #elif defined ( __GNUC__ )
  79:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  80:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  81:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   #define __STATIC_INLINE  static inline
  82:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
  83:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #elif defined ( __TASKING__ )
  84:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
  85:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
  86:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   #define __STATIC_INLINE  static inline
  87:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
  88:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #endif
  89:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
  90:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /** __FPU_USED indicates whether an FPU is used or not. This core does not support an FPU at all
  91:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** */
  92:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define __FPU_USED       0
  93:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
  94:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #if defined ( __CC_ARM )
  95:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   #if defined __TARGET_FPU_VFP
  96:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  97:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   #endif
  98:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
  99:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #elif defined ( __ICCARM__ )
 100:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   #if defined __ARMVFP__
 101:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 102:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   #endif
 103:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 104:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #elif defined ( __TMS470__ )
 105:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   #if defined __TI__VFP_SUPPORT____
 106:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 107:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   #endif
 108:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 109:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #elif defined ( __GNUC__ )
 110:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 111:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 112:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   #endif
 113:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 114:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #elif defined ( __TASKING__ )
 115:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   #if defined __FPU_VFP__
 116:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 117:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   #endif
 118:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #endif
 119:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 120:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #include <stdint.h>                      /* standard types definitions                      */
 121:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #include <core_cmInstr.h>                /* Core Instruction Access                         */
 122:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #include <core_cmFunc.h>                 /* Core Function Access                            */
 123:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 124:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #endif /* __CORE_CM3_H_GENERIC */
 125:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 126:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #ifndef __CMSIS_GENERIC
 127:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 128:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #ifndef __CORE_CM3_H_DEPENDANT
 129:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define __CORE_CM3_H_DEPENDANT
 130:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 131:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* check device defines and use defaults */
 132:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #if defined __CHECK_DEVICE_DEFINES
 133:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   #ifndef __CM3_REV
 134:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     #define __CM3_REV               0x0200
 135:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     #warning "__CM3_REV not defined in device header file; using default!"
 136:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   #endif
 137:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 138:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   #ifndef __MPU_PRESENT
 139:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     #define __MPU_PRESENT             0
 140:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 141:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   #endif
 142:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 143:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   #ifndef __NVIC_PRIO_BITS
 144:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     #define __NVIC_PRIO_BITS          4
 145:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 146:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   #endif
 147:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 148:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   #ifndef __Vendor_SysTickConfig
 149:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     #define __Vendor_SysTickConfig    0
 150:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 151:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   #endif
 152:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #endif
 153:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 154:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* IO definitions (access restrictions to peripheral registers) */
 155:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /**
 156:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 157:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 158:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     <strong>IO Type Qualifiers</strong> are used
 159:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \li to specify the access to peripheral variables.
 160:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \li for automatic generation of peripheral register debug information.
 161:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** */
 162:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #ifdef __cplusplus
 163:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions                 */
 164:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #else
 165:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions                 */
 166:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #endif
 167:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define     __O     volatile             /*!< Defines 'write only' permissions                */
 168:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions              */
 169:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 170:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /*@} end of group Cortex_M3 */
 171:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 172:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 173:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 174:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /*******************************************************************************
 175:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  *                 Register Abstraction
 176:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   Core Register contain:
 177:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   - Core Register
 178:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   - Core NVIC Register
 179:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   - Core SCB Register
 180:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   - Core SysTick Register
 181:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   - Core Debug Register
 182:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   - Core MPU Register
 183:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
 184:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /** \defgroup CMSIS_core_register Defines and Type Definitions
 185:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \brief Type definitions and defines for Cortex-M processor based devices.
 186:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** */
 187:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 188:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /** \ingroup    CMSIS_core_register
 189:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \defgroup   CMSIS_CORE  Status and Control Registers
 190:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \brief  Core Register type definitions.
 191:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   @{
 192:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  */
 193:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 194:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /** \brief  Union type to access the Application Program Status Register (APSR).
 195:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  */
 196:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** typedef union
 197:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** {
 198:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   struct
 199:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   {
 200:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #if (__CORTEX_M != 0x04)
 201:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved                           */
 202:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #else
 203:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved                           */
 204:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 205:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved                           */
 206:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #endif
 207:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 208:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 209:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 210:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 211:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 212:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access                  */
 213:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 214:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** } APSR_Type;
 215:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 216:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 217:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /** \brief  Union type to access the Interrupt Program Status Register (IPSR).
 218:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  */
 219:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** typedef union
 220:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** {
 221:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   struct
 222:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   {
 223:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 224:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved                           */
 225:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access                  */
 226:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 227:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** } IPSR_Type;
 228:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 229:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 230:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /** \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 231:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  */
 232:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** typedef union
 233:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** {
 234:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   struct
 235:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   {
 236:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 237:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #if (__CORTEX_M != 0x04)
 238:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved                           */
 239:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #else
 240:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved                           */
 241:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 242:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved                           */
 243:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #endif
 244:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0)          */
 245:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0)          */
 246:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 247:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 248:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 249:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 250:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 251:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access                  */
 252:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 253:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** } xPSR_Type;
 254:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 255:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 256:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /** \brief  Union type to access the Control Registers (CONTROL).
 257:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  */
 258:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** typedef union
 259:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** {
 260:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   struct
 261:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   {
 262:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 263:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used                   */
 264:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag           */
 265:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved                           */
 266:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access                  */
 267:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 268:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** } CONTROL_Type;
 269:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 270:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_CORE */
 271:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 272:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 273:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /** \ingroup    CMSIS_core_register
 274:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 275:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \brief      Type definitions for the NVIC Registers
 276:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   @{
 277:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  */
 278:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 279:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /** \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 280:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  */
 281:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** typedef struct
 282:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** {
 283:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t ISER[8];                 /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register   
 284:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****        uint32_t RESERVED0[24];
 285:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t ICER[8];                 /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 286:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****        uint32_t RSERVED1[24];
 287:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t ISPR[8];                 /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register  
 288:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****        uint32_t RESERVED2[24];
 289:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t ICPR[8];                 /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 290:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****        uint32_t RESERVED3[24];
 291:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t IABR[8];                 /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register   
 292:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****        uint32_t RESERVED4[56];
 293:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint8_t  IP[240];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 294:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****        uint32_t RESERVED5[644];
 295:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __O  uint32_t STIR;                    /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 296:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** }  NVIC_Type;
 297:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 298:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* Software Triggered Interrupt Register Definitions */
 299:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define NVIC_STIR_INTID_Pos                 0                                          /*!< STIR: I
 300:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL << NVIC_STIR_INTID_Pos)            /*!< STIR: I
 301:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 302:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_NVIC */
 303:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 304:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 305:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /** \ingroup  CMSIS_core_register
 306:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \defgroup CMSIS_SCB     System Control Block (SCB)
 307:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \brief      Type definitions for the System Control Block Registers
 308:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   @{
 309:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  */
 310:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 311:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /** \brief  Structure type to access the System Control Block (SCB).
 312:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  */
 313:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** typedef struct
 314:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** {
 315:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __I  uint32_t CPUID;                   /*!< Offset: 0x000 (R/ )  CPUID Base Register             
 316:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t ICSR;                    /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 317:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t VTOR;                    /*!< Offset: 0x008 (R/W)  Vector Table Offset Register    
 318:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t AIRCR;                   /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 319:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t SCR;                     /*!< Offset: 0x010 (R/W)  System Control Register         
 320:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t CCR;                     /*!< Offset: 0x014 (R/W)  Configuration Control Register  
 321:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint8_t  SHP[12];                 /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 322:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t SHCSR;                   /*!< Offset: 0x024 (R/W)  System Handler Control and State
 323:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t CFSR;                    /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 324:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t HFSR;                    /*!< Offset: 0x02C (R/W)  HardFault Status Register       
 325:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t DFSR;                    /*!< Offset: 0x030 (R/W)  Debug Fault Status Register     
 326:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t MMFAR;                   /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 327:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t BFAR;                    /*!< Offset: 0x038 (R/W)  BusFault Address Register       
 328:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t AFSR;                    /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 329:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __I  uint32_t PFR[2];                  /*!< Offset: 0x040 (R/ )  Processor Feature Register      
 330:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __I  uint32_t DFR;                     /*!< Offset: 0x048 (R/ )  Debug Feature Register          
 331:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __I  uint32_t ADR;                     /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register      
 332:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __I  uint32_t MMFR[4];                 /*!< Offset: 0x050 (R/ )  Memory Model Feature Register   
 333:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __I  uint32_t ISAR[5];                 /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 334:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****        uint32_t RESERVED0[5];
 335:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t CPACR;                   /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 336:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** } SCB_Type;
 337:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 338:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* SCB CPUID Register Definitions */
 339:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24                                             /*!< SCB 
 340:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 341:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 342:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_VARIANT_Pos              20                                             /*!< SCB 
 343:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 344:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 345:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16                                             /*!< SCB 
 346:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 347:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 348:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_PARTNO_Pos                4                                             /*!< SCB 
 349:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 350:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 351:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_REVISION_Pos              0                                             /*!< SCB 
 352:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL << SCB_CPUID_REVISION_Pos)              /*!< SCB 
 353:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 354:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 355:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Pos            31                                             /*!< SCB 
 356:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 357:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 358:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Pos             28                                             /*!< SCB 
 359:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 360:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 361:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Pos             27                                             /*!< SCB 
 362:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 363:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 364:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Pos             26                                             /*!< SCB 
 365:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 366:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 367:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Pos             25                                             /*!< SCB 
 368:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 369:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 370:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23                                             /*!< SCB 
 371:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 372:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 373:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Pos            22                                             /*!< SCB 
 374:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 375:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 376:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Pos           12                                             /*!< SCB 
 377:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 378:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 379:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Pos             11                                             /*!< SCB 
 380:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 381:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 382:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Pos             0                                             /*!< SCB 
 383:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL << SCB_ICSR_VECTACTIVE_Pos)           /*!< SCB 
 384:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 385:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* SCB Vector Table Offset Register Definitions */
 386:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #if (__CM3_REV < 0x0201)                   /* core r2p1 */
 387:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLBASE_Pos               29                                             /*!< SCB 
 388:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLBASE_Msk               (1UL << SCB_VTOR_TBLBASE_Pos)                  /*!< SCB 
 389:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 390:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7                                             /*!< SCB 
 391:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFUL << SCB_VTOR_TBLOFF_Pos)            /*!< SCB 
 392:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #else
 393:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7                                             /*!< SCB 
 394:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 395:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #endif
 396:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 397:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 398:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Pos              16                                             /*!< SCB 
 399:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 400:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 401:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             /*!< SCB 
 402:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 403:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 404:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Pos            15                                             /*!< SCB 
 405:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 406:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 407:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Pos              8                                             /*!< SCB 
 408:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 409:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 410:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2                                             /*!< SCB 
 411:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 412:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 413:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             /*!< SCB 
 414:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 415:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 416:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Pos             0                                             /*!< SCB 
 417:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL << SCB_AIRCR_VECTRESET_Pos)               /*!< SCB 
 418:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 419:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* SCB System Control Register Definitions */
 420:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SEVONPEND_Pos               4                                             /*!< SCB 
 421:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 422:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 423:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Pos               2                                             /*!< SCB 
 424:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 425:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 426:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1                                             /*!< SCB 
 427:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 428:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 429:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* SCB Configuration Control Register Definitions */
 430:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_CCR_STKALIGN_Pos                9                                             /*!< SCB 
 431:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 432:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 433:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Pos               8                                             /*!< SCB 
 434:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 435:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 436:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Pos               4                                             /*!< SCB 
 437:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 438:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 439:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3                                             /*!< SCB 
 440:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 441:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 442:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Pos            1                                             /*!< SCB 
 443:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 444:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 445:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0                                             /*!< SCB 
 446:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL << SCB_CCR_NONBASETHRDENA_Pos)            /*!< SCB 
 447:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 448:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* SCB System Handler Control and State Register Definitions */
 449:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18                                             /*!< SCB 
 450:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 451:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 452:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17                                             /*!< SCB 
 453:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 454:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 455:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16                                             /*!< SCB 
 456:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 457:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 458:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15                                             /*!< SCB 
 459:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 460:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 461:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14                                             /*!< SCB 
 462:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 463:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 464:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13                                             /*!< SCB 
 465:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 466:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 467:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12                                             /*!< SCB 
 468:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 469:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 470:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11                                             /*!< SCB 
 471:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 472:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 473:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Pos            10                                             /*!< SCB 
 474:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 475:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 476:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Pos            8                                             /*!< SCB 
 477:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 478:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 479:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Pos             7                                             /*!< SCB 
 480:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 481:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 482:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3                                             /*!< SCB 
 483:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 484:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 485:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1                                             /*!< SCB 
 486:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 487:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 488:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0                                             /*!< SCB 
 489:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL << SCB_SHCSR_MEMFAULTACT_Pos)             /*!< SCB 
 490:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 491:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* SCB Configurable Fault Status Registers Definitions */
 492:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Pos            16                                             /*!< SCB 
 493:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 494:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 495:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8                                             /*!< SCB 
 496:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 497:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 498:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0                                             /*!< SCB 
 499:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL << SCB_CFSR_MEMFAULTSR_Pos)            /*!< SCB 
 500:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 501:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* SCB Hard Fault Status Registers Definitions */
 502:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Pos              31                                             /*!< SCB 
 503:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 504:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 505:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_FORCED_Pos                30                                             /*!< SCB 
 506:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 507:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 508:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_VECTTBL_Pos                1                                             /*!< SCB 
 509:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 510:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 511:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* SCB Debug Fault Status Register Definitions */
 512:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Pos               4                                             /*!< SCB 
 513:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 514:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 515:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_VCATCH_Pos                 3                                             /*!< SCB 
 516:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 517:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 518:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Pos                2                                             /*!< SCB 
 519:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 520:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 521:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_BKPT_Pos                   1                                             /*!< SCB 
 522:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 523:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 524:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_HALTED_Pos                 0                                             /*!< SCB 
 525:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_HALTED_Msk                (1UL << SCB_DFSR_HALTED_Pos)                   /*!< SCB 
 526:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 527:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_SCB */
 528:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 529:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 530:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /** \ingroup  CMSIS_core_register
 531:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 532:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \brief      Type definitions for the System Control and ID Register not in the SCB
 533:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   @{
 534:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  */
 535:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 536:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /** \brief  Structure type to access the System Control and ID Register not in the SCB.
 537:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  */
 538:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** typedef struct
 539:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** {
 540:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****        uint32_t RESERVED0[1];
 541:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __I  uint32_t ICTR;                    /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 542:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #if ((defined __CM3_REV) && (__CM3_REV >= 0x200))
 543:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t ACTLR;                   /*!< Offset: 0x008 (R/W)  Auxiliary Control Register      
 544:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #else
 545:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****        uint32_t RESERVED1[1];
 546:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #endif
 547:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** } SCnSCB_Type;
 548:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 549:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* Interrupt Controller Type Register Definitions */
 550:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0                                          /*!< ICTR: I
 551:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL << SCnSCB_ICTR_INTLINESNUM_Pos)      /*!< ICTR: I
 552:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 553:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* Auxiliary Control Register Definitions */
 554:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 555:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2                                          /*!< ACTLR: 
 556:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 557:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 558:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1                                          /*!< ACTLR: 
 559:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 560:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 561:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0                                          /*!< ACTLR: 
 562:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL << SCnSCB_ACTLR_DISMCYCINT_Pos)        /*!< ACTLR: 
 563:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 564:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_SCnotSCB */
 565:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 566:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 567:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /** \ingroup  CMSIS_core_register
 568:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 569:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \brief      Type definitions for the System Timer Registers.
 570:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   @{
 571:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  */
 572:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 573:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /** \brief  Structure type to access the System Timer (SysTick).
 574:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  */
 575:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** typedef struct
 576:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** {
 577:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 578:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t LOAD;                    /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register   
 579:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t VAL;                     /*!< Offset: 0x008 (R/W)  SysTick Current Value Register  
 580:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __I  uint32_t CALIB;                   /*!< Offset: 0x00C (R/ )  SysTick Calibration Register    
 581:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** } SysTick_Type;
 582:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 583:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* SysTick Control / Status Register Definitions */
 584:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16                                             /*!< SysT
 585:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 586:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 587:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2                                             /*!< SysT
 588:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 589:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 590:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_TICKINT_Pos            1                                             /*!< SysT
 591:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 592:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 593:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_ENABLE_Pos             0                                             /*!< SysT
 594:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL << SysTick_CTRL_ENABLE_Pos)               /*!< SysT
 595:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 596:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* SysTick Reload Register Definitions */
 597:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SysTick_LOAD_RELOAD_Pos             0                                             /*!< SysT
 598:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL << SysTick_LOAD_RELOAD_Pos)        /*!< SysT
 599:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 600:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* SysTick Current Register Definitions */
 601:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SysTick_VAL_CURRENT_Pos             0                                             /*!< SysT
 602:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 603:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 604:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* SysTick Calibration Register Definitions */
 605:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_NOREF_Pos            31                                             /*!< SysT
 606:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 607:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 608:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_SKEW_Pos             30                                             /*!< SysT
 609:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 610:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 611:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_TENMS_Pos             0                                             /*!< SysT
 612:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 613:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 614:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_SysTick */
 615:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 616:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 617:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /** \ingroup  CMSIS_core_register
 618:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 619:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \brief      Type definitions for the Instrumentation Trace Macrocell (ITM)
 620:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   @{
 621:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  */
 622:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 623:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /** \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 624:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  */
 625:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** typedef struct
 626:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** {
 627:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __O  union
 628:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   {
 629:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     __O  uint8_t    u8;                  /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit         
 630:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     __O  uint16_t   u16;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit        
 631:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     __O  uint32_t   u32;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit        
 632:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   }  PORT [32];                          /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers     
 633:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****        uint32_t RESERVED0[864];
 634:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t TER;                     /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register       
 635:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****        uint32_t RESERVED1[15];
 636:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t TPR;                     /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register    
 637:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****        uint32_t RESERVED2[15];
 638:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t TCR;                     /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register      
 639:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****        uint32_t RESERVED3[29];                                  
 640:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __O  uint32_t IWR;                     /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register  
 641:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __I  uint32_t IRR;                     /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register   
 642:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t IMCR;                    /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 643:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****        uint32_t RESERVED4[43];                                  
 644:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __O  uint32_t LAR;                     /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register        
 645:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __I  uint32_t LSR;                     /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register        
 646:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****        uint32_t RESERVED5[6];                                   
 647:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __I  uint32_t PID4;                    /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 648:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __I  uint32_t PID5;                    /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 649:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __I  uint32_t PID6;                    /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 650:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __I  uint32_t PID7;                    /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 651:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __I  uint32_t PID0;                    /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 652:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __I  uint32_t PID1;                    /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 653:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __I  uint32_t PID2;                    /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 654:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __I  uint32_t PID3;                    /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 655:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __I  uint32_t CID0;                    /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 656:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __I  uint32_t CID1;                    /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 657:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __I  uint32_t CID2;                    /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 658:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __I  uint32_t CID3;                    /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 659:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** } ITM_Type;
 660:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 661:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* ITM Trace Privilege Register Definitions */
 662:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define ITM_TPR_PRIVMASK_Pos                0                                             /*!< ITM 
 663:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL << ITM_TPR_PRIVMASK_Pos)                /*!< ITM 
 664:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 665:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* ITM Trace Control Register Definitions */
 666:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define ITM_TCR_BUSY_Pos                   23                                             /*!< ITM 
 667:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 668:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 669:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TraceBusID_Pos             16                                             /*!< ITM 
 670:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 671:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 672:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define ITM_TCR_GTSFREQ_Pos                10                                             /*!< ITM 
 673:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 674:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 675:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSPrescale_Pos              8                                             /*!< ITM 
 676:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 677:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 678:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SWOENA_Pos                  4                                             /*!< ITM 
 679:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 680:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 681:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define ITM_TCR_DWTENA_Pos                  3                                             /*!< ITM 
 682:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 683:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 684:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SYNCENA_Pos                 2                                             /*!< ITM 
 685:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 686:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 687:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSENA_Pos                   1                                             /*!< ITM 
 688:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 689:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 690:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define ITM_TCR_ITMENA_Pos                  0                                             /*!< ITM 
 691:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define ITM_TCR_ITMENA_Msk                 (1UL << ITM_TCR_ITMENA_Pos)                    /*!< ITM 
 692:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 693:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* ITM Integration Write Register Definitions */
 694:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define ITM_IWR_ATVALIDM_Pos                0                                             /*!< ITM 
 695:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL << ITM_IWR_ATVALIDM_Pos)                  /*!< ITM 
 696:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 697:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* ITM Integration Read Register Definitions */
 698:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define ITM_IRR_ATREADYM_Pos                0                                             /*!< ITM 
 699:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define ITM_IRR_ATREADYM_Msk               (1UL << ITM_IRR_ATREADYM_Pos)                  /*!< ITM 
 700:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 701:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* ITM Integration Mode Control Register Definitions */
 702:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Pos            0                                             /*!< ITM 
 703:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL << ITM_IMCR_INTEGRATION_Pos)              /*!< ITM 
 704:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 705:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* ITM Lock Status Register Definitions */
 706:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define ITM_LSR_ByteAcc_Pos                 2                                             /*!< ITM 
 707:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 708:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 709:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Access_Pos                  1                                             /*!< ITM 
 710:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 711:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 712:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Present_Pos                 0                                             /*!< ITM 
 713:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Present_Msk                (1UL << ITM_LSR_Present_Pos)                   /*!< ITM 
 714:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 715:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /*@}*/ /* end of group CMSIS_ITM */
 716:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 717:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 718:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /** \ingroup  CMSIS_core_register
 719:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 720:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \brief      Type definitions for the Data Watchpoint and Trace (DWT)
 721:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   @{
 722:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  */
 723:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 724:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /** \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 725:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  */
 726:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** typedef struct
 727:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** {
 728:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x000 (R/W)  Control Register                
 729:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t CYCCNT;                  /*!< Offset: 0x004 (R/W)  Cycle Count Register            
 730:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t CPICNT;                  /*!< Offset: 0x008 (R/W)  CPI Count Register              
 731:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t EXCCNT;                  /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 732:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t SLEEPCNT;                /*!< Offset: 0x010 (R/W)  Sleep Count Register            
 733:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t LSUCNT;                  /*!< Offset: 0x014 (R/W)  LSU Count Register              
 734:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t FOLDCNT;                 /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 735:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __I  uint32_t PCSR;                    /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 736:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t COMP0;                   /*!< Offset: 0x020 (R/W)  Comparator Register 0           
 737:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t MASK0;                   /*!< Offset: 0x024 (R/W)  Mask Register 0                 
 738:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t FUNCTION0;               /*!< Offset: 0x028 (R/W)  Function Register 0             
 739:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****        uint32_t RESERVED0[1];
 740:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t COMP1;                   /*!< Offset: 0x030 (R/W)  Comparator Register 1           
 741:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t MASK1;                   /*!< Offset: 0x034 (R/W)  Mask Register 1                 
 742:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t FUNCTION1;               /*!< Offset: 0x038 (R/W)  Function Register 1             
 743:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****        uint32_t RESERVED1[1];
 744:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t COMP2;                   /*!< Offset: 0x040 (R/W)  Comparator Register 2           
 745:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t MASK2;                   /*!< Offset: 0x044 (R/W)  Mask Register 2                 
 746:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t FUNCTION2;               /*!< Offset: 0x048 (R/W)  Function Register 2             
 747:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****        uint32_t RESERVED2[1];
 748:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t COMP3;                   /*!< Offset: 0x050 (R/W)  Comparator Register 3           
 749:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t MASK3;                   /*!< Offset: 0x054 (R/W)  Mask Register 3                 
 750:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t FUNCTION3;               /*!< Offset: 0x058 (R/W)  Function Register 3             
 751:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** } DWT_Type;
 752:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 753:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* DWT Control Register Definitions */
 754:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Pos               28                                          /*!< DWT CTR
 755:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 756:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 757:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Pos              27                                          /*!< DWT CTR
 758:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 759:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 760:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26                                          /*!< DWT CTR
 761:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 762:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 763:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Pos              25                                          /*!< DWT CTR
 764:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 765:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 766:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Pos              24                                          /*!< DWT CTR
 767:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 768:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 769:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Pos             22                                          /*!< DWT CTR
 770:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 771:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 772:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21                                          /*!< DWT CTR
 773:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 774:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 775:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Pos             20                                          /*!< DWT CTR
 776:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 777:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 778:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19                                          /*!< DWT CTR
 779:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 780:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 781:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Pos             18                                          /*!< DWT CTR
 782:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 783:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 784:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Pos             17                                          /*!< DWT CTR
 785:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 786:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 787:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Pos             16                                          /*!< DWT CTR
 788:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 789:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 790:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12                                          /*!< DWT CTR
 791:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 792:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 793:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Pos               10                                          /*!< DWT CTR
 794:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 795:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 796:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCTAP_Pos                 9                                          /*!< DWT CTR
 797:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 798:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 799:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTINIT_Pos               5                                          /*!< DWT CTR
 800:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 801:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 802:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Pos             1                                          /*!< DWT CTR
 803:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 804:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 805:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Pos              0                                          /*!< DWT CTR
 806:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL << DWT_CTRL_CYCCNTENA_Pos)           /*!< DWT CTR
 807:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 808:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* DWT CPI Count Register Definitions */
 809:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_CPICNT_CPICNT_Pos               0                                          /*!< DWT CPI
 810:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL << DWT_CPICNT_CPICNT_Pos)           /*!< DWT CPI
 811:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 812:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* DWT Exception Overhead Count Register Definitions */
 813:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Pos               0                                          /*!< DWT EXC
 814:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL << DWT_EXCCNT_EXCCNT_Pos)           /*!< DWT EXC
 815:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 816:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* DWT Sleep Count Register Definitions */
 817:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0                                          /*!< DWT SLE
 818:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL << DWT_SLEEPCNT_SLEEPCNT_Pos)       /*!< DWT SLE
 819:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 820:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* DWT LSU Count Register Definitions */
 821:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Pos               0                                          /*!< DWT LSU
 822:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL << DWT_LSUCNT_LSUCNT_Pos)           /*!< DWT LSU
 823:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 824:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* DWT Folded-instruction Count Register Definitions */
 825:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0                                          /*!< DWT FOL
 826:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL << DWT_FOLDCNT_FOLDCNT_Pos)         /*!< DWT FOL
 827:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 828:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* DWT Comparator Mask Register Definitions */
 829:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_MASK_MASK_Pos                   0                                          /*!< DWT MAS
 830:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL << DWT_MASK_MASK_Pos)               /*!< DWT MAS
 831:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 832:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* DWT Comparator Function Register Definitions */
 833:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Pos           24                                          /*!< DWT FUN
 834:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
 835:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 836:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16                                          /*!< DWT FUN
 837:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
 838:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 839:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12                                          /*!< DWT FUN
 840:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
 841:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 842:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10                                          /*!< DWT FUN
 843:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
 844:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 845:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9                                          /*!< DWT FUN
 846:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
 847:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 848:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8                                          /*!< DWT FUN
 849:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
 850:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 851:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7                                          /*!< DWT FUN
 852:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
 853:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 854:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5                                          /*!< DWT FUN
 855:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
 856:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 857:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Pos           0                                          /*!< DWT FUN
 858:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL << DWT_FUNCTION_FUNCTION_Pos)        /*!< DWT FUN
 859:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 860:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /*@}*/ /* end of group CMSIS_DWT */
 861:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 862:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 863:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /** \ingroup  CMSIS_core_register
 864:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \defgroup CMSIS_TPI     Trace Port Interface (TPI)
 865:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \brief      Type definitions for the Trace Port Interface (TPI)
 866:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   @{
 867:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  */
 868:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 869:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /** \brief  Structure type to access the Trace Port Interface Register (TPI).
 870:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  */
 871:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** typedef struct
 872:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** {
 873:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t SSPSR;                   /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
 874:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t CSPSR;                   /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
 875:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****        uint32_t RESERVED0[2];
 876:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t ACPR;                    /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
 877:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****        uint32_t RESERVED1[55];
 878:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t SPPR;                    /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
 879:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****        uint32_t RESERVED2[131];
 880:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __I  uint32_t FFSR;                    /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
 881:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t FFCR;                    /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
 882:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __I  uint32_t FSCR;                    /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
 883:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****        uint32_t RESERVED3[759];
 884:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __I  uint32_t TRIGGER;                 /*!< Offset: 0xEE8 (R/ )  TRIGGER */
 885:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __I  uint32_t FIFO0;                   /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
 886:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __I  uint32_t ITATBCTR2;               /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
 887:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****        uint32_t RESERVED4[1];
 888:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __I  uint32_t ITATBCTR0;               /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
 889:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __I  uint32_t FIFO1;                   /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
 890:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t ITCTRL;                  /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
 891:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****        uint32_t RESERVED5[39];
 892:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t CLAIMSET;                /*!< Offset: 0xFA0 (R/W)  Claim tag set */
 893:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t CLAIMCLR;                /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
 894:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****        uint32_t RESERVED7[8];
 895:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __I  uint32_t DEVID;                   /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
 896:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __I  uint32_t DEVTYPE;                 /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
 897:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** } TPI_Type;
 898:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 899:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
 900:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_ACPR_PRESCALER_Pos              0                                          /*!< TPI ACP
 901:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL << TPI_ACPR_PRESCALER_Pos)        /*!< TPI ACP
 902:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 903:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* TPI Selected Pin Protocol Register Definitions */
 904:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_SPPR_TXMODE_Pos                 0                                          /*!< TPI SPP
 905:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL << TPI_SPPR_TXMODE_Pos)              /*!< TPI SPP
 906:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 907:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* TPI Formatter and Flush Status Register Definitions */
 908:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtNonStop_Pos              3                                          /*!< TPI FFS
 909:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
 910:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 911:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_TCPresent_Pos              2                                          /*!< TPI FFS
 912:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
 913:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 914:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtStopped_Pos              1                                          /*!< TPI FFS
 915:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
 916:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 917:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FlInProg_Pos               0                                          /*!< TPI FFS
 918:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL << TPI_FFSR_FlInProg_Pos)            /*!< TPI FFS
 919:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 920:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* TPI Formatter and Flush Control Register Definitions */
 921:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_TrigIn_Pos                 8                                          /*!< TPI FFC
 922:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
 923:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 924:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_EnFCont_Pos                1                                          /*!< TPI FFC
 925:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
 926:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 927:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* TPI TRIGGER Register Definitions */
 928:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Pos             0                                          /*!< TPI TRI
 929:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL << TPI_TRIGGER_TRIGGER_Pos)          /*!< TPI TRI
 930:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 931:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
 932:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29                                          /*!< TPI FIF
 933:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
 934:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 935:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27                                          /*!< TPI FIF
 936:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
 937:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 938:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26                                          /*!< TPI FIF
 939:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
 940:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 941:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24                                          /*!< TPI FIF
 942:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
 943:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 944:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM2_Pos                 16                                          /*!< TPI FIF
 945:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
 946:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 947:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM1_Pos                  8                                          /*!< TPI FIF
 948:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
 949:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 950:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM0_Pos                  0                                          /*!< TPI FIF
 951:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL << TPI_FIFO0_ETM0_Pos)              /*!< TPI FIF
 952:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 953:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* TPI ITATBCTR2 Register Definitions */
 954:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0                                          /*!< TPI ITA
 955:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL << TPI_ITATBCTR2_ATREADY_Pos)        /*!< TPI ITA
 956:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 957:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
 958:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29                                          /*!< TPI FIF
 959:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
 960:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 961:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27                                          /*!< TPI FIF
 962:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
 963:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 964:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26                                          /*!< TPI FIF
 965:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
 966:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 967:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24                                          /*!< TPI FIF
 968:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
 969:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 970:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM2_Pos                 16                                          /*!< TPI FIF
 971:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
 972:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 973:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM1_Pos                  8                                          /*!< TPI FIF
 974:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
 975:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 976:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM0_Pos                  0                                          /*!< TPI FIF
 977:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL << TPI_FIFO1_ITM0_Pos)              /*!< TPI FIF
 978:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 979:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* TPI ITATBCTR0 Register Definitions */
 980:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0                                          /*!< TPI ITA
 981:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL << TPI_ITATBCTR0_ATREADY_Pos)        /*!< TPI ITA
 982:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 983:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* TPI Integration Mode Control Register Definitions */
 984:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_ITCTRL_Mode_Pos                 0                                          /*!< TPI ITC
 985:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL << TPI_ITCTRL_Mode_Pos)              /*!< TPI ITC
 986:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 987:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* TPI DEVID Register Definitions */
 988:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NRZVALID_Pos             11                                          /*!< TPI DEV
 989:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
 990:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 991:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MANCVALID_Pos            10                                          /*!< TPI DEV
 992:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
 993:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 994:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_PTINVALID_Pos             9                                          /*!< TPI DEV
 995:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
 996:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 997:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MinBufSz_Pos              6                                          /*!< TPI DEV
 998:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
 999:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1000:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Pos             5                                          /*!< TPI DEV
1001:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1002:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1003:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Pos          0                                          /*!< TPI DEV
1004:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL << TPI_DEVID_NrTraceInput_Pos)      /*!< TPI DEV
1005:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1006:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* TPI DEVTYPE Register Definitions */
1007:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_SubType_Pos             0                                          /*!< TPI DEV
1008:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL << TPI_DEVTYPE_SubType_Pos)          /*!< TPI DEV
1009:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1010:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Pos           4                                          /*!< TPI DEV
1011:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1012:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1013:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /*@}*/ /* end of group CMSIS_TPI */
1014:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1015:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1016:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #if (__MPU_PRESENT == 1)
1017:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /** \ingroup  CMSIS_core_register
1018:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1019:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \brief      Type definitions for the Memory Protection Unit (MPU)
1020:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   @{
1021:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  */
1022:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1023:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /** \brief  Structure type to access the Memory Protection Unit (MPU).
1024:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  */
1025:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** typedef struct
1026:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** {
1027:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __I  uint32_t TYPE;                    /*!< Offset: 0x000 (R/ )  MPU Type Register               
1028:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x004 (R/W)  MPU Control Register            
1029:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t RNR;                     /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register      
1030:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t RBAR;                    /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1031:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t RASR;                    /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1032:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t RBAR_A1;                 /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1033:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t RASR_A1;                 /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1034:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t RBAR_A2;                 /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1035:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t RASR_A2;                 /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1036:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t RBAR_A3;                 /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1037:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t RASR_A3;                 /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1038:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** } MPU_Type;
1039:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1040:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* MPU Type Register */
1041:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_IREGION_Pos               16                                             /*!< MPU 
1042:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1043:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1044:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_DREGION_Pos                8                                             /*!< MPU 
1045:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1046:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1047:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_SEPARATE_Pos               0                                             /*!< MPU 
1048:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL << MPU_TYPE_SEPARATE_Pos)                 /*!< MPU 
1049:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1050:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* MPU Control Register */
1051:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2                                             /*!< MPU 
1052:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1053:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1054:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Pos               1                                             /*!< MPU 
1055:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1056:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1057:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_ENABLE_Pos                 0                                             /*!< MPU 
1058:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_ENABLE_Msk                (1UL << MPU_CTRL_ENABLE_Pos)                   /*!< MPU 
1059:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1060:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* MPU Region Number Register */
1061:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define MPU_RNR_REGION_Pos                  0                                             /*!< MPU 
1062:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL << MPU_RNR_REGION_Pos)                 /*!< MPU 
1063:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1064:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* MPU Region Base Address Register */
1065:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_ADDR_Pos                   5                                             /*!< MPU 
1066:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1067:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1068:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_VALID_Pos                  4                                             /*!< MPU 
1069:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1070:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1071:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_REGION_Pos                 0                                             /*!< MPU 
1072:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_REGION_Msk                (0xFUL << MPU_RBAR_REGION_Pos)                 /*!< MPU 
1073:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1074:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* MPU Region Attribute and Size Register */
1075:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ATTRS_Pos                 16                                             /*!< MPU 
1076:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1077:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1078:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define MPU_RASR_XN_Pos                    28                                             /*!< MPU 
1079:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1080:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1081:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define MPU_RASR_AP_Pos                    24                                             /*!< MPU 
1082:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1083:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1084:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define MPU_RASR_TEX_Pos                   19                                             /*!< MPU 
1085:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1086:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1087:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define MPU_RASR_S_Pos                     18                                             /*!< MPU 
1088:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1089:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1090:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define MPU_RASR_C_Pos                     17                                             /*!< MPU 
1091:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1092:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1093:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define MPU_RASR_B_Pos                     16                                             /*!< MPU 
1094:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1095:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1096:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SRD_Pos                    8                                             /*!< MPU 
1097:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1098:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1099:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SIZE_Pos                   1                                             /*!< MPU 
1100:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1101:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1102:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ENABLE_Pos                 0                                             /*!< MPU 
1103:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ENABLE_Msk                (1UL << MPU_RASR_ENABLE_Pos)                   /*!< MPU 
1104:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1105:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_MPU */
1106:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #endif
1107:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1108:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1109:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /** \ingroup  CMSIS_core_register
1110:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1111:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \brief      Type definitions for the Core Debug Registers
1112:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   @{
1113:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  */
1114:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1115:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /** \brief  Structure type to access the Core Debug Register (CoreDebug).
1116:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  */
1117:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** typedef struct
1118:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** {
1119:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t DHCSR;                   /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1120:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __O  uint32_t DCRSR;                   /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1121:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t DCRDR;                   /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1122:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t DEMCR;                   /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1123:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** } CoreDebug_Type;
1124:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1125:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* Debug Halting Control and Status Register */
1126:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16                                             /*!< Core
1127:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1128:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1129:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             /*!< Core
1130:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1131:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1132:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             /*!< Core
1133:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1134:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1135:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             /*!< Core
1136:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1137:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1138:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             /*!< Core
1139:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1140:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1141:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17                                             /*!< Core
1142:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1143:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1144:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             /*!< Core
1145:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1146:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1147:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5                                             /*!< Core
1148:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1149:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1150:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             /*!< Core
1151:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1152:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1153:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2                                             /*!< Core
1154:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1155:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1156:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1                                             /*!< Core
1157:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1158:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1159:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             /*!< Core
1160:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL << CoreDebug_DHCSR_C_DEBUGEN_Pos)         /*!< Core
1161:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1162:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* Debug Core Register Selector Register */
1163:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16                                             /*!< Core
1164:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1165:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1166:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0                                             /*!< Core
1167:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL << CoreDebug_DCRSR_REGSEL_Pos)         /*!< Core
1168:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1169:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* Debug Exception and Monitor Control Register */
1170:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24                                             /*!< Core
1171:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1172:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1173:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19                                             /*!< Core
1174:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1175:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1176:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18                                             /*!< Core
1177:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1178:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1179:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17                                             /*!< Core
1180:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1181:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1182:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16                                             /*!< Core
1183:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1184:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1185:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             /*!< Core
1186:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1187:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1188:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9                                             /*!< Core
1189:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1190:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1191:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8                                             /*!< Core
1192:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1193:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1194:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7                                             /*!< Core
1195:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1196:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1197:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6                                             /*!< Core
1198:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1199:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1200:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5                                             /*!< Core
1201:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1202:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1203:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4                                             /*!< Core
1204:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1205:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1206:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             /*!< Core
1207:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL << CoreDebug_DEMCR_VC_CORERESET_Pos)      /*!< Core
1208:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1209:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_CoreDebug */
1210:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1211:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1212:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /** \ingroup    CMSIS_core_register
1213:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \defgroup   CMSIS_core_base     Core Definitions
1214:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \brief      Definitions for base addresses, unions, and structures.
1215:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   @{
1216:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  */
1217:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1218:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* Memory mapping of Cortex-M3 Hardware */
1219:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1220:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address        
1221:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address        
1222:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address        
1223:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1224:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address    
1225:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address       
1226:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1227:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1228:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1229:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1230:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1231:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1232:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1233:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1234:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1235:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1236:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1237:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #if (__MPU_PRESENT == 1)
1238:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit  
1239:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit  
1240:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #endif
1241:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1242:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /*@} */
1243:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1244:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1245:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1246:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /*******************************************************************************
1247:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  *                Hardware Abstraction Layer
1248:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   Core Function Interface contains:
1249:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   - Core NVIC Functions
1250:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   - Core SysTick Functions
1251:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   - Core Debug Functions
1252:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   - Core Register Access Functions
1253:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
1254:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /** \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1255:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** */
1256:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1257:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1258:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1259:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* ##########################   NVIC functions  #################################### */
1260:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /** \ingroup  CMSIS_Core_FunctionInterface
1261:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1262:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \brief      Functions that manage interrupts and exceptions via the NVIC.
1263:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     @{
1264:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  */
1265:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1266:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /** \brief  Set Priority Grouping
1267:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1268:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   The function sets the priority grouping field using the required unlock sequence.
1269:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1270:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   Only values from 0..7 are used.
1271:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   In case of a conflict between priority grouping and available
1272:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1273:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1274:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \param [in]      PriorityGroup  Priority grouping field.
1275:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  */
1276:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1277:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** {
1278:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   uint32_t reg_value;
1279:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 a
1280:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1281:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1282:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to chan
1283:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   reg_value  =  (reg_value                                 |
1284:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****                 ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
1285:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****                 (PriorityGroupTmp << 8));                                     /* Insert write key a
1286:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   SCB->AIRCR =  reg_value;
1287:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** }
1288:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1289:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1290:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /** \brief  Get Priority Grouping
1291:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1292:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   The function reads the priority grouping field from the NVIC Interrupt Controller.
1293:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1294:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1295:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  */
1296:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
1297:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** {
1298:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grou
1299:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** }
1300:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1301:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1302:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /** \brief  Enable External Interrupt
1303:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1304:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     The function enables a device-specific interrupt in the NVIC interrupt controller.
1305:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1306:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1307:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  */
1308:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1309:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** {
1310:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
1311:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** }
1312:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1313:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1314:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /** \brief  Disable External Interrupt
1315:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1316:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     The function disables a device-specific interrupt in the NVIC interrupt controller.
1317:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1318:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1319:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  */
1320:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
1321:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** {
1322:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
1323:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** }
1324:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1325:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1326:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /** \brief  Get Pending Interrupt
1327:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1328:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     The function reads the pending register in the NVIC and returns the pending bit
1329:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     for the specified interrupt.
1330:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1331:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \param [in]      IRQn  Interrupt number.
1332:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1333:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \return             0  Interrupt status is not pending.
1334:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \return             1  Interrupt status is pending.
1335:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  */
1336:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
1337:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** {
1338:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   return((uint32_t) ((NVIC->ISPR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); 
1339:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** }
1340:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1341:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1342:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /** \brief  Set Pending Interrupt
1343:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1344:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     The function sets the pending bit of an external interrupt.
1345:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1346:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \param [in]      IRQn  Interrupt number. Value cannot be negative.
1347:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  */
1348:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
1349:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** {
1350:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   NVIC->ISPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* set interrupt pending 
1351:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** }
1352:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1353:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1354:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /** \brief  Clear Pending Interrupt
1355:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1356:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     The function clears the pending bit of an external interrupt.
1357:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1358:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1359:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  */
1360:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1361:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** {
1362:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrup
1363:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** }
1364:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1365:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1366:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /** \brief  Get Active Interrupt
1367:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1368:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     The function reads the active register in NVIC and returns the active bit.
1369:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1370:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \param [in]      IRQn  Interrupt number.
1371:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1372:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \return             0  Interrupt status is not active.
1373:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \return             1  Interrupt status is active.
1374:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  */
1375:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
1376:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** {
1377:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   return((uint32_t)((NVIC->IABR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); /
1378:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** }
1379:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1380:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1381:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /** \brief  Set Interrupt Priority
1382:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1383:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     The function sets the priority of an interrupt.
1384:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1385:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \note The priority cannot be set for every core interrupt.
1386:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1387:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \param [in]      IRQn  Interrupt number.
1388:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \param [in]  priority  Priority to set.
1389:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  */
1390:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1391:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** {
1392:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   if(IRQn < 0) {
1393:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set 
1394:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   else {
1395:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set 
1396:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** }
1397:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1398:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1399:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /** \brief  Get Interrupt Priority
1400:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1401:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     The function reads the priority of an interrupt. The interrupt
1402:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     number can be positive to specify an external (device specific)
1403:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     interrupt, or negative to specify an internal (core) interrupt.
1404:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1405:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1406:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \param [in]   IRQn  Interrupt number.
1407:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \return             Interrupt Priority. Value is aligned automatically to the implemented
1408:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****                         priority bits of the microcontroller.
1409:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  */
1410:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
1411:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** {
1412:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1413:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   if(IRQn < 0) {
1414:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     return((uint32_t)(SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] >> (8 - __NVIC_PRIO_BITS)));  } /* get p
1415:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   else {
1416:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     return((uint32_t)(NVIC->IP[(uint32_t)(IRQn)]           >> (8 - __NVIC_PRIO_BITS)));  } /* get p
1417:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** }
1418:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1419:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1420:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /** \brief  Encode Priority
1421:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1422:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     The function encodes the priority for an interrupt with the given priority group,
1423:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     preemptive priority value, and subpriority value.
1424:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     In case of a conflict between priority grouping and available
1425:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     priority bits (__NVIC_PRIO_BITS), the samllest possible priority group is set.
1426:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1427:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \param [in]     PriorityGroup  Used priority group.
1428:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1429:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \param [in]       SubPriority  Subpriority value (starting from 0).
1430:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \return                        Encoded priority. Value can be used in the function \ref NVIC_Se
1431:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  */
1432:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1433:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** {
1434:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used        
1435:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   uint32_t PreemptPriorityBits;
1436:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   uint32_t SubPriorityBits;
1437:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1438:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - Priori
1439:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __
1440:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1441:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   return (
1442:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****            ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
1443:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****            ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
1444:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****          );
1445:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** }
1446:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1447:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1448:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /** \brief  Decode Priority
1449:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1450:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     The function decodes an interrupt priority value with a given priority group to
1451:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     preemptive priority value and subpriority value.
1452:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     In case of a conflict between priority grouping and available
1453:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     priority bits (__NVIC_PRIO_BITS) the samllest possible priority group is set.
1454:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1455:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \param [in]         Priority   Priority value, which can be retrieved with the function \ref NV
1456:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \param [in]     PriorityGroup  Used priority group.
1457:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
1458:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \param [out]     pSubPriority  Subpriority value (starting from 0).
1459:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  */
1460:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* pPre
1461:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** {
1462:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used        
1463:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   uint32_t PreemptPriorityBits;
1464:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   uint32_t SubPriorityBits;
1465:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1466:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - Priori
1467:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __
1468:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1469:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & ((1 << (PreemptPriorityBits)) - 1);
1470:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   *pSubPriority     = (Priority                   ) & ((1 << (SubPriorityBits    )) - 1);
1471:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** }
1472:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1473:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1474:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /** \brief  System Reset
1475:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1476:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     The function initiates a system reset request to reset the MCU.
1477:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  */
1478:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void NVIC_SystemReset(void)
1479:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** {
  26              		.loc 1 1479 0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 0
  29              		@ frame_needed = 1, uses_anonymous_args = 0
  30              		@ link register save eliminated.
  31 0000 80B4     		push	{r7}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 7, -4
  35 0002 00AF     		add	r7, sp, #0
  36              	.LCFI1:
  37              		.cfi_def_cfa_register 7
  38              	.LBB6:
  39              	.LBB7:
  40              		.file 2 "/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h"
   1:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** /**************************************************************************//**
   2:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****  * @file     core_cmInstr.h
   3:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****  * @brief    CMSIS Cortex-M Core Instruction Access Header File
   4:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****  * @version  V3.01
   5:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****  * @date     06. March 2012
   6:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****  *
   7:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****  * @note
   8:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****  * Copyright (C) 2009-2012 ARM Limited. All rights reserved.
   9:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****  *
  10:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****  * @par
  11:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****  * ARM Limited (ARM) is supplying this software for use with Cortex-M
  12:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****  * processor based microcontrollers.  This file can be freely distributed
  13:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****  * within development tools that are supporting such ARM based processors.
  14:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****  *
  15:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****  * @par
  16:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****  * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
  17:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****  * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
  18:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
  19:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****  * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
  20:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****  * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  21:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****  *
  22:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****  ******************************************************************************/
  23:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
  24:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** #ifndef __CORE_CMINSTR_H
  25:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** #define __CORE_CMINSTR_H
  26:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
  27:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
  28:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** /* ##########################  Core Instruction Access  ######################### */
  29:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
  30:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****   Access to dedicated instructions
  31:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****   @{
  32:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** */
  33:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
  34:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** #if   defined ( __CC_ARM ) /*------------------RealView Compiler -----------------*/
  35:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** /* ARM armcc specific functions */
  36:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
  37:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** #if (__ARMCC_VERSION < 400677)
  38:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****   #error "Please use ARM Compiler Toolchain V4.0.677 or later!"
  39:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** #endif
  40:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
  41:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
  42:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  No Operation
  43:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
  44:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****     No Operation does nothing. This instruction can be used for code alignment purposes.
  45:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****  */
  46:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** #define __NOP                             __nop
  47:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
  48:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
  49:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  Wait For Interrupt
  50:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
  51:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****     Wait For Interrupt is a hint instruction that suspends execution
  52:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****     until one of a number of events occurs.
  53:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****  */
  54:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** #define __WFI                             __wfi
  55:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
  56:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
  57:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  Wait For Event
  58:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
  59:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****     Wait For Event is a hint instruction that permits the processor to enter
  60:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****     a low-power state until one of a number of events occurs.
  61:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****  */
  62:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** #define __WFE                             __wfe
  63:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
  64:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
  65:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  Send Event
  66:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
  67:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****     Send Event is a hint instruction. It causes an event to be signaled to the CPU.
  68:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****  */
  69:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** #define __SEV                             __sev
  70:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
  71:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
  72:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  Instruction Synchronization Barrier
  73:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
  74:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****     Instruction Synchronization Barrier flushes the pipeline in the processor,
  75:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****     so that all instructions following the ISB are fetched from cache or
  76:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****     memory, after the instruction has been completed.
  77:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****  */
  78:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** #define __ISB()                           __isb(0xF)
  79:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
  80:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
  81:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  Data Synchronization Barrier
  82:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
  83:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****     This function acts as a special kind of Data Memory Barrier.
  84:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****     It completes when all explicit memory accesses before this instruction complete.
  85:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****  */
  86:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** #define __DSB()                           __dsb(0xF)
  87:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
  88:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
  89:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  Data Memory Barrier
  90:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
  91:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****     This function ensures the apparent order of the explicit memory operations before
  92:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****     and after the instruction, without ensuring their completion.
  93:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****  */
  94:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** #define __DMB()                           __dmb(0xF)
  95:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
  96:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
  97:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  Reverse byte order (32 bit)
  98:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
  99:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****     This function reverses the byte order in integer value.
 100:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
 101:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****     \param [in]    value  Value to reverse
 102:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****     \return               Reversed value
 103:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****  */
 104:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** #define __REV                             __rev
 105:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
 106:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
 107:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  Reverse byte order (16 bit)
 108:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
 109:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****     This function reverses the byte order in two unsigned short values.
 110:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
 111:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****     \param [in]    value  Value to reverse
 112:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****     \return               Reversed value
 113:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****  */
 114:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** __attribute__((section(".rev16_text"))) __STATIC_INLINE __ASM uint32_t __REV16(uint32_t value)
 115:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** {
 116:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****   rev16 r0, r0
 117:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****   bx lr
 118:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** }
 119:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
 120:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
 121:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  Reverse byte order in signed short value
 122:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
 123:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****     This function reverses the byte order in a signed short value with sign extension to integer.
 124:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
 125:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****     \param [in]    value  Value to reverse
 126:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****     \return               Reversed value
 127:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****  */
 128:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** __attribute__((section(".revsh_text"))) __STATIC_INLINE __ASM int32_t __REVSH(int32_t value)
 129:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** {
 130:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****   revsh r0, r0
 131:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****   bx lr
 132:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** }
 133:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
 134:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
 135:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  Rotate Right in unsigned value (32 bit)
 136:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
 137:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****     This function Rotate Right (immediate) provides the value of the contents of a register rotated
 138:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
 139:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****     \param [in]    value  Value to rotate
 140:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****     \param [in]    value  Number of Bits to rotate
 141:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****     \return               Rotated value
 142:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****  */
 143:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** #define __ROR                             __ror
 144:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
 145:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
 146:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** #if       (__CORTEX_M >= 0x03)
 147:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
 148:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  Reverse bit order of value
 149:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
 150:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****     This function reverses the bit order of the given value.
 151:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
 152:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****     \param [in]    value  Value to reverse
 153:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****     \return               Reversed value
 154:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****  */
 155:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** #define __RBIT                            __rbit
 156:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
 157:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
 158:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  LDR Exclusive (8 bit)
 159:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
 160:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****     This function performs a exclusive LDR command for 8 bit value.
 161:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
 162:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 163:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****     \return             value of type uint8_t at (*ptr)
 164:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****  */
 165:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** #define __LDREXB(ptr)                     ((uint8_t ) __ldrex(ptr))
 166:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
 167:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
 168:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  LDR Exclusive (16 bit)
 169:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
 170:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****     This function performs a exclusive LDR command for 16 bit values.
 171:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
 172:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 173:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****     \return        value of type uint16_t at (*ptr)
 174:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****  */
 175:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** #define __LDREXH(ptr)                     ((uint16_t) __ldrex(ptr))
 176:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
 177:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
 178:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  LDR Exclusive (32 bit)
 179:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
 180:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****     This function performs a exclusive LDR command for 32 bit values.
 181:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
 182:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 183:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****     \return        value of type uint32_t at (*ptr)
 184:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****  */
 185:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** #define __LDREXW(ptr)                     ((uint32_t ) __ldrex(ptr))
 186:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
 187:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
 188:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  STR Exclusive (8 bit)
 189:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
 190:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****     This function performs a exclusive STR command for 8 bit values.
 191:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
 192:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****     \param [in]  value  Value to store
 193:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 194:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****     \return          0  Function succeeded
 195:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****     \return          1  Function failed
 196:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****  */
 197:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** #define __STREXB(value, ptr)              __strex(value, ptr)
 198:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
 199:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
 200:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  STR Exclusive (16 bit)
 201:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
 202:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****     This function performs a exclusive STR command for 16 bit values.
 203:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
 204:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****     \param [in]  value  Value to store
 205:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 206:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****     \return          0  Function succeeded
 207:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****     \return          1  Function failed
 208:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****  */
 209:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** #define __STREXH(value, ptr)              __strex(value, ptr)
 210:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
 211:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
 212:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  STR Exclusive (32 bit)
 213:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
 214:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****     This function performs a exclusive STR command for 32 bit values.
 215:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
 216:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****     \param [in]  value  Value to store
 217:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 218:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****     \return          0  Function succeeded
 219:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****     \return          1  Function failed
 220:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****  */
 221:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** #define __STREXW(value, ptr)              __strex(value, ptr)
 222:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
 223:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
 224:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  Remove the exclusive lock
 225:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
 226:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****     This function removes the exclusive lock which is created by LDREX.
 227:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
 228:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****  */
 229:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** #define __CLREX                           __clrex
 230:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
 231:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
 232:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  Signed Saturate
 233:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
 234:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****     This function saturates a signed value.
 235:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
 236:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****     \param [in]  value  Value to be saturated
 237:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****     \param [in]    sat  Bit position to saturate to (1..32)
 238:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****     \return             Saturated value
 239:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****  */
 240:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** #define __SSAT                            __ssat
 241:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
 242:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
 243:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  Unsigned Saturate
 244:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
 245:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****     This function saturates an unsigned value.
 246:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
 247:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****     \param [in]  value  Value to be saturated
 248:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****     \param [in]    sat  Bit position to saturate to (0..31)
 249:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****     \return             Saturated value
 250:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****  */
 251:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** #define __USAT                            __usat
 252:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
 253:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
 254:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  Count leading zeros
 255:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
 256:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****     This function counts the number of leading zeros of a data value.
 257:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
 258:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****     \param [in]  value  Value to count the leading zeros
 259:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****     \return             number of leading zeros in value
 260:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****  */
 261:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** #define __CLZ                             __clz
 262:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
 263:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** #endif /* (__CORTEX_M >= 0x03) */
 264:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
 265:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
 266:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
 267:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** #elif defined ( __ICCARM__ ) /*------------------ ICC Compiler -------------------*/
 268:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** /* IAR iccarm specific functions */
 269:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
 270:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** #include <cmsis_iar.h>
 271:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
 272:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
 273:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** #elif defined ( __TMS470__ ) /*---------------- TI CCS Compiler ------------------*/
 274:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** /* TI CCS specific functions */
 275:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
 276:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** #include <cmsis_ccs.h>
 277:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
 278:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
 279:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** #elif defined ( __GNUC__ ) /*------------------ GNU Compiler ---------------------*/
 280:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** /* GNU gcc specific functions */
 281:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
 282:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  No Operation
 283:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
 284:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****     No Operation does nothing. This instruction can be used for code alignment purposes.
 285:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****  */
 286:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
 287:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** {
 288:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****   __ASM volatile ("nop");
 289:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** }
 290:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
 291:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
 292:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  Wait For Interrupt
 293:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
 294:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****     Wait For Interrupt is a hint instruction that suspends execution
 295:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****     until one of a number of events occurs.
 296:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****  */
 297:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __WFI(void)
 298:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** {
 299:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****   __ASM volatile ("wfi");
 300:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** }
 301:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
 302:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
 303:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  Wait For Event
 304:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
 305:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****     Wait For Event is a hint instruction that permits the processor to enter
 306:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****     a low-power state until one of a number of events occurs.
 307:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****  */
 308:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __WFE(void)
 309:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** {
 310:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****   __ASM volatile ("wfe");
 311:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** }
 312:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
 313:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
 314:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  Send Event
 315:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
 316:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****     Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 317:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****  */
 318:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __SEV(void)
 319:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** {
 320:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****   __ASM volatile ("sev");
 321:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** }
 322:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
 323:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
 324:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  Instruction Synchronization Barrier
 325:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
 326:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****     Instruction Synchronization Barrier flushes the pipeline in the processor,
 327:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****     so that all instructions following the ISB are fetched from cache or
 328:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****     memory, after the instruction has been completed.
 329:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****  */
 330:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
 331:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** {
 332:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****   __ASM volatile ("isb");
 333:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** }
 334:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
 335:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
 336:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  Data Synchronization Barrier
 337:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** 
 338:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****     This function acts as a special kind of Data Memory Barrier.
 339:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****     It completes when all explicit memory accesses before this instruction complete.
 340:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****  */
 341:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
 342:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h **** {
 343:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h ****   __ASM volatile ("dsb");
  41              		.loc 2 343 0
  42              	@ 343 "/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h" 1
  43 0004 BFF34F8F 		dsb
  44              	@ 0 "" 2
  45              		.thumb
  46              	.LBE7:
  47              	.LBE6:
1480:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __DSB();                                                     /* Ensure all outstanding memory acc
1481:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****                                                                   buffered write are completed befo
1482:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   SCB->AIRCR  = ((0x5FA << SCB_AIRCR_VECTKEY_Pos)      |
  48              		.loc 1 1482 0
  49 0008 4FF46D42 		mov	r2, #60672
  50 000c CEF20002 		movt	r2, 57344
1483:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****                  (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
  51              		.loc 1 1483 0
  52 0010 4FF46D43 		mov	r3, #60672
  53 0014 CEF20003 		movt	r3, 57344
  54 0018 DB68     		ldr	r3, [r3, #12]
  55 001a 03F4E061 		and	r1, r3, #1792
  56 001e 4FF00403 		mov	r3, #4
  57 0022 C0F2FA53 		movt	r3, 1530
  58 0026 0B43     		orrs	r3, r3, r1
1482:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   SCB->AIRCR  = ((0x5FA << SCB_AIRCR_VECTKEY_Pos)      |
  59              		.loc 1 1482 0
  60 0028 D360     		str	r3, [r2, #12]
  61              	.LBB8:
  62              	.LBB9:
  63              		.loc 2 343 0
  64              	@ 343 "/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cmInstr.h" 1
  65 002a BFF34F8F 		dsb
  66              	@ 0 "" 2
  67              		.thumb
  68              	.L2:
  69              	.LBE9:
  70              	.LBE8:
1484:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****                  SCB_AIRCR_SYSRESETREQ_Msk);                   /* Keep priority group unchanged */
1485:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __DSB();                                                     /* Ensure completion of memory acces
1486:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   while(1);                                                    /* wait until reset */
  71              		.loc 1 1486 0 discriminator 1
  72 002e FEE7     		b	.L2
  73              		.cfi_endproc
  74              	.LFE51:
  76              		.comm	TimingDelay,4,4
  77              		.comm	TimingLED1,4,4
  78              		.comm	TimingLED2,4,4
  79              		.comm	TimingBUTTON1,4,4
  80              		.comm	TimingMillis,4,4
  81              		.comm	TimingSparkProcessAPI,4,4
  82              		.comm	TimingSparkAliveTimeout,4,4
  83              		.global	WLAN_MANUAL_CONNECT
  84              		.data
  87              	WLAN_MANUAL_CONNECT:
  88 0000 01       		.byte	1
  89              		.comm	WLAN_SMART_CONFIG_START,1,1
  90              		.comm	WLAN_SMART_CONFIG_DONE,1,1
  91              		.comm	WLAN_CONNECTED,1,1
  92              		.comm	WLAN_DHCP,1,1
  93              		.comm	WLAN_CAN_SHUTDOWN,1,1
  94              		.comm	SPARK_SOCKET_CONNECTED,1,1
  95              		.comm	SPARK_SOCKET_ALIVE,1,1
  96              		.comm	SPARK_DEVICE_ACKED,1,1
  97              		.global	NetApp_Timeout_SysFlag
  98 0001 00       		.align	1
 101              	NetApp_Timeout_SysFlag:
 102 0002 FFFF     		.short	-1
 103              		.global	Smart_Config_SysFlag
 104              		.align	1
 107              	Smart_Config_SysFlag:
 108 0004 FFFF     		.short	-1
 109              		.comm	patchVer,2,4
 110              		.section	.rodata
 111              		.align	2
 112              	.LC0:
 113 0000 56454400 		.ascii	"VED\000"
 114              		.align	2
 115              	.LC1:
 116 0004 42443138 		.ascii	"BD180408\000"
 116      30343038 
 116      00
 117 000d 000000   		.section	.text.main,"ax",%progbits
 118              		.align	2
 119              		.global	main
 120              		.thumb
 121              		.thumb_func
 123              	main:
 124              	.LFB56:
 125              		.file 3 "../src/main.c"
   1:../src/main.c **** /**
   2:../src/main.c ****  ******************************************************************************
   3:../src/main.c ****  * @file    main.c
   4:../src/main.c ****  * @author  Spark Application Team
   5:../src/main.c ****  * @version V1.0.0
   6:../src/main.c ****  * @date    13-March-2013
   7:../src/main.c ****  * @brief   Main program body.
   8:../src/main.c ****  ******************************************************************************
   9:../src/main.c ****  */
  10:../src/main.c **** /* Includes ------------------------------------------------------------------*/
  11:../src/main.c **** #include "main.h"
  12:../src/main.c **** #include "usb_lib.h"
  13:../src/main.c **** #include "usb_desc.h"
  14:../src/main.c **** #include "usb_pwr.h"
  15:../src/main.c **** #include "sst25vf_spi.h"
  16:../src/main.c **** #include "spark_utilities.h"
  17:../src/main.c **** 
  18:../src/main.c **** /* Private typedef -----------------------------------------------------------*/
  19:../src/main.c **** 
  20:../src/main.c **** /* Private define ------------------------------------------------------------*/
  21:../src/main.c **** 
  22:../src/main.c **** /* Private macro -------------------------------------------------------------*/
  23:../src/main.c **** 
  24:../src/main.c **** /* Private variables ---------------------------------------------------------*/
  25:../src/main.c **** __IO uint32_t TimingDelay;
  26:../src/main.c **** __IO uint32_t TimingLED1, TimingLED2;
  27:../src/main.c **** __IO uint32_t TimingBUTTON1;
  28:../src/main.c **** __IO uint32_t TimingMillis;
  29:../src/main.c **** 
  30:../src/main.c **** __IO uint32_t TimingSparkProcessAPI;
  31:../src/main.c **** __IO uint32_t TimingSparkAliveTimeout;
  32:../src/main.c **** 
  33:../src/main.c **** uint8_t WLAN_MANUAL_CONNECT = 1;//For Manual connection, set this to 1
  34:../src/main.c **** uint8_t WLAN_SMART_CONFIG_START;
  35:../src/main.c **** uint8_t WLAN_SMART_CONFIG_DONE;
  36:../src/main.c **** uint8_t WLAN_CONNECTED;
  37:../src/main.c **** uint8_t WLAN_DHCP;
  38:../src/main.c **** uint8_t WLAN_CAN_SHUTDOWN;
  39:../src/main.c **** 
  40:../src/main.c **** __IO uint8_t SPARK_SOCKET_CONNECTED;
  41:../src/main.c **** __IO uint8_t SPARK_SOCKET_ALIVE;
  42:../src/main.c **** __IO uint8_t SPARK_DEVICE_ACKED;
  43:../src/main.c **** 
  44:../src/main.c **** uint16_t NetApp_Timeout_SysFlag = 0xFFFF;
  45:../src/main.c **** uint16_t Smart_Config_SysFlag = 0xFFFF;
  46:../src/main.c **** 
  47:../src/main.c **** unsigned char patchVer[2];
  48:../src/main.c **** 
  49:../src/main.c **** //tNetappIpconfigRetArgs ipconfig;
  50:../src/main.c **** 
  51:../src/main.c **** /* Extern variables ----------------------------------------------------------*/
  52:../src/main.c **** 
  53:../src/main.c **** /* Private function prototypes -----------------------------------------------*/
  54:../src/main.c **** 
  55:../src/main.c **** /* Private functions ---------------------------------------------------------*/
  56:../src/main.c **** 
  57:../src/main.c **** /*******************************************************************************
  58:../src/main.c ****  * Function Name  : main.
  59:../src/main.c ****  * Description    : main routine.
  60:../src/main.c ****  * Input          : None.
  61:../src/main.c ****  * Output         : None.
  62:../src/main.c ****  * Return         : None.
  63:../src/main.c ****  *******************************************************************************/
  64:../src/main.c **** int main(void)
  65:../src/main.c **** {
 126              		.loc 3 65 0
 127              		.cfi_startproc
 128              		@ args = 0, pretend = 0, frame = 0
 129              		@ frame_needed = 1, uses_anonymous_args = 0
 130 0000 80B5     		push	{r7, lr}
 131              	.LCFI2:
 132              		.cfi_def_cfa_offset 8
 133              		.cfi_offset 7, -8
 134              		.cfi_offset 14, -4
 135 0002 84B0     		sub	sp, sp, #16
 136              	.LCFI3:
 137              		.cfi_def_cfa_offset 24
 138 0004 04AF     		add	r7, sp, #16
 139              	.LCFI4:
 140              		.cfi_def_cfa 7, 8
  66:../src/main.c **** 	Set_System();
 141              		.loc 3 66 0
 142 0006 FFF7FEFF 		bl	Set_System
  67:../src/main.c **** 
  68:../src/main.c **** #ifdef SPARK_WIRING_ENABLE
  69:../src/main.c **** 	if(NULL != setup)
 143              		.loc 3 69 0
 144 000a 40F20003 		movw	r3, #:lower16:setup
 145 000e C0F20003 		movt	r3, #:upper16:setup
 146 0012 002B     		cmp	r3, #0
 147 0014 01D0     		beq	.L4
  70:../src/main.c **** 	{
  71:../src/main.c **** 		setup();
 148              		.loc 3 71 0
 149 0016 FFF7FEFF 		bl	setup
 150              	.L4:
  72:../src/main.c **** 	}
  73:../src/main.c **** #endif
  74:../src/main.c **** 
  75:../src/main.c **** #ifdef SPARK_WLAN_ENABLE
  76:../src/main.c **** 
  77:../src/main.c **** 	/* Initialize CC3000's CS, EN and INT pins to their default states */
  78:../src/main.c **** 	CC3000_WIFI_Init();
 151              		.loc 3 78 0
 152 001a FFF7FEFF 		bl	CC3000_WIFI_Init
  79:../src/main.c **** 
  80:../src/main.c **** #ifdef SPARK_SFLASH_ENABLE
  81:../src/main.c **** 	/* Initialize SPI Flash */
  82:../src/main.c **** 	sFLASH_Init();
  83:../src/main.c **** 
  84:../src/main.c **** 	/* Run SPI Flash Self Test (Uncomment for Debugging) */
  85:../src/main.c **** 	//sFLASH_SelfTest();
  86:../src/main.c **** #endif
  87:../src/main.c **** 
  88:../src/main.c **** 	//
  89:../src/main.c **** 	// Configure & initialize CC3000 SPI_DMA Interface
  90:../src/main.c **** 	//
  91:../src/main.c **** 	CC3000_SPI_DMA_Init();
 153              		.loc 3 91 0
 154 001e FFF7FEFF 		bl	CC3000_SPI_DMA_Init
  92:../src/main.c **** 
  93:../src/main.c **** 	//
  94:../src/main.c **** 	// WLAN On API Implementation
  95:../src/main.c **** 	//
  96:../src/main.c **** 	wlan_init(WLAN_Async_Callback, WLAN_Firmware_Patch, WLAN_Driver_Patch, WLAN_BootLoader_Patch,
 155              		.loc 3 96 0
 156 0022 40F20003 		movw	r3, #:lower16:CC3000_Read_Interrupt_Pin
 157 0026 C0F20003 		movt	r3, #:upper16:CC3000_Read_Interrupt_Pin
 158 002a 0093     		str	r3, [sp, #0]
 159 002c 40F20003 		movw	r3, #:lower16:CC3000_Interrupt_Enable
 160 0030 C0F20003 		movt	r3, #:upper16:CC3000_Interrupt_Enable
 161 0034 0193     		str	r3, [sp, #4]
 162 0036 40F20003 		movw	r3, #:lower16:CC3000_Interrupt_Disable
 163 003a C0F20003 		movt	r3, #:upper16:CC3000_Interrupt_Disable
 164 003e 0293     		str	r3, [sp, #8]
 165 0040 40F20003 		movw	r3, #:lower16:CC3000_Write_Enable_Pin
 166 0044 C0F20003 		movt	r3, #:upper16:CC3000_Write_Enable_Pin
 167 0048 0393     		str	r3, [sp, #12]
 168 004a 40F20000 		movw	r0, #:lower16:WLAN_Async_Callback
 169 004e C0F20000 		movt	r0, #:upper16:WLAN_Async_Callback
 170 0052 40F20001 		movw	r1, #:lower16:WLAN_Firmware_Patch
 171 0056 C0F20001 		movt	r1, #:upper16:WLAN_Firmware_Patch
 172 005a 40F20002 		movw	r2, #:lower16:WLAN_Driver_Patch
 173 005e C0F20002 		movt	r2, #:upper16:WLAN_Driver_Patch
 174 0062 40F20003 		movw	r3, #:lower16:WLAN_BootLoader_Patch
 175 0066 C0F20003 		movt	r3, #:upper16:WLAN_BootLoader_Patch
 176 006a FFF7FEFF 		bl	wlan_init
  97:../src/main.c **** 				CC3000_Read_Interrupt_Pin, CC3000_Interrupt_Enable, CC3000_Interrupt_Disable, CC3000_Write_Enab
  98:../src/main.c **** 
  99:../src/main.c **** 	//
 100:../src/main.c **** 	// Trigger a WLAN device
 101:../src/main.c **** 	//
 102:../src/main.c **** 	wlan_start(0);
 177              		.loc 3 102 0
 178 006e 4FF00000 		mov	r0, #0
 179 0072 FFF7FEFF 		bl	wlan_start
 103:../src/main.c **** 
 104:../src/main.c **** 	//
 105:../src/main.c **** 	// Mask out all non-required events from CC3000
 106:../src/main.c **** 	//
 107:../src/main.c **** 	wlan_set_event_mask(HCI_EVNT_WLAN_KEEPALIVE | HCI_EVNT_WLAN_UNSOL_INIT | HCI_EVNT_WLAN_ASYNC_PING_
 180              		.loc 3 107 0
 181 0076 48F24420 		movw	r0, #33348
 182 007a FFF7FEFF 		bl	wlan_set_event_mask
 108:../src/main.c **** 
 109:../src/main.c **** #ifdef DFU_BUILD_ENABLE
 110:../src/main.c **** 	Load_SystemFlags();
 183              		.loc 3 110 0
 184 007e FFF7FEFF 		bl	Load_SystemFlags
 111:../src/main.c **** #endif
 112:../src/main.c **** 
 113:../src/main.c **** #ifdef DFU_BUILD_ENABLE
 114:../src/main.c ****     if(NetApp_Timeout_SysFlag != 0xAAAA)
 185              		.loc 3 114 0
 186 0082 40F20003 		movw	r3, #:lower16:NetApp_Timeout_SysFlag
 187 0086 C0F20003 		movt	r3, #:upper16:NetApp_Timeout_SysFlag
 188 008a 1A88     		ldrh	r2, [r3, #0]
 189 008c 4AF6AA23 		movw	r3, #43690
 190 0090 9A42     		cmp	r2, r3
 191 0092 01D0     		beq	.L5
 115:../src/main.c **** #else
 116:../src/main.c ****     if(BKP_ReadBackupRegister(BKP_DR1) != 0xAAAA)
 117:../src/main.c **** #endif
 118:../src/main.c ****     {
 119:../src/main.c ****     	Set_NetApp_Timeout();
 192              		.loc 3 119 0
 193 0094 FFF7FEFF 		bl	Set_NetApp_Timeout
 194              	.L5:
 120:../src/main.c ****     }
 121:../src/main.c **** 
 122:../src/main.c **** 	if(!WLAN_MANUAL_CONNECT)
 195              		.loc 3 122 0
 196 0098 40F20003 		movw	r3, #:lower16:WLAN_MANUAL_CONNECT
 197 009c C0F20003 		movt	r3, #:upper16:WLAN_MANUAL_CONNECT
 198 00a0 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
 199 00a2 002B     		cmp	r3, #0
 200 00a4 0FD1     		bne	.L6
 123:../src/main.c **** 	{
 124:../src/main.c **** #ifdef DFU_BUILD_ENABLE
 125:../src/main.c **** 		if(Smart_Config_SysFlag != 0xBBBB)
 201              		.loc 3 125 0
 202 00a6 40F20003 		movw	r3, #:lower16:Smart_Config_SysFlag
 203 00aa C0F20003 		movt	r3, #:upper16:Smart_Config_SysFlag
 204 00ae 1A88     		ldrh	r2, [r3, #0]
 205 00b0 4BF6BB33 		movw	r3, #48059
 206 00b4 9A42     		cmp	r2, r3
 207 00b6 06D0     		beq	.L6
 126:../src/main.c **** #else
 127:../src/main.c **** 		if(BKP_ReadBackupRegister(BKP_DR2) != 0xBBBB)
 128:../src/main.c **** #endif
 129:../src/main.c **** 		{
 130:../src/main.c **** 			WLAN_SMART_CONFIG_START = 1;
 208              		.loc 3 130 0
 209 00b8 40F20003 		movw	r3, #:lower16:WLAN_SMART_CONFIG_START
 210 00bc C0F20003 		movt	r3, #:upper16:WLAN_SMART_CONFIG_START
 211 00c0 4FF00102 		mov	r2, #1
 212 00c4 1A70     		strb	r2, [r3, #0]
 213              	.L6:
 131:../src/main.c **** 		}
 132:../src/main.c **** 	}
 133:../src/main.c **** #endif
 134:../src/main.c **** 
 135:../src/main.c **** 	nvmem_read_sp_version(patchVer);
 214              		.loc 3 135 0
 215 00c6 40F20000 		movw	r0, #:lower16:patchVer
 216 00ca C0F20000 		movt	r0, #:upper16:patchVer
 217 00ce FFF7FEFF 		bl	nvmem_read_sp_version
 218 00d2 00E0     		b	.L13
 219              	.L14:
 136:../src/main.c **** 	if (patchVer[1] == 19)
 137:../src/main.c **** 	{
 138:../src/main.c **** 		/* patchVer = "\001\023" */
 139:../src/main.c **** 		/* Latest Patch Available after flashing "cc3000-patch-programmer.bin" */
 140:../src/main.c **** 	}
 141:../src/main.c **** 
 142:../src/main.c **** 	/* Main loop */
 143:../src/main.c **** 	while (1)
 144:../src/main.c **** 	{
 145:../src/main.c **** #ifdef SPARK_WLAN_ENABLE
 146:../src/main.c **** 		if(WLAN_SMART_CONFIG_START)
 147:../src/main.c **** 		{
 148:../src/main.c **** 			//
 149:../src/main.c **** 			// Start CC3000 first time configuration
 150:../src/main.c **** 			//
 151:../src/main.c **** 			Start_Smart_Config();
 152:../src/main.c **** 		}
 153:../src/main.c **** 		else if (WLAN_MANUAL_CONNECT && !WLAN_DHCP)
 154:../src/main.c **** 		{
 155:../src/main.c **** 		    wlan_ioctl_set_connection_policy(DISABLE, DISABLE, DISABLE);
 156:../src/main.c **** 		    wlan_connect(WLAN_SEC_WPA2, "VED", 3, NULL, "BD180408", 8);
 157:../src/main.c **** 		    WLAN_MANUAL_CONNECT = 0;
 158:../src/main.c **** 		}
 159:../src/main.c **** 
 160:../src/main.c **** 		if(WLAN_DHCP && !SPARK_SOCKET_CONNECTED)
 161:../src/main.c **** 		{
 162:../src/main.c **** //			netapp_ipconfig(&ipconfig);
 163:../src/main.c **** //
 164:../src/main.c **** //			if(ipconfig.aucIP[0] == 0x00)
 165:../src/main.c **** //				continue;
 166:../src/main.c **** 
 167:../src/main.c **** 			if(Spark_Connect() < 0)
 168:../src/main.c **** 				SPARK_SOCKET_CONNECTED = 0;
 169:../src/main.c **** 			else
 170:../src/main.c **** 				SPARK_SOCKET_CONNECTED = 1;
 171:../src/main.c **** 		}
 172:../src/main.c **** #endif
 173:../src/main.c **** 
 174:../src/main.c **** #ifdef SPARK_WIRING_ENABLE
 175:../src/main.c **** #ifdef SPARK_WLAN_ENABLE
 176:../src/main.c **** 		if(SPARK_SOCKET_CONNECTED && SPARK_DEVICE_ACKED)
 177:../src/main.c **** 		{
 178:../src/main.c **** #endif
 179:../src/main.c **** 			if(NULL != loop)
 180:../src/main.c **** 			{
 181:../src/main.c **** 				loop();
 182:../src/main.c **** 			}
 183:../src/main.c **** 
 184:../src/main.c **** 			if(NULL != pUserFunction)
 185:../src/main.c **** 			{
 186:../src/main.c **** 				pUserFunction();
 187:../src/main.c **** 			}
 188:../src/main.c **** #ifdef SPARK_WLAN_ENABLE
 189:../src/main.c **** 		}
 190:../src/main.c **** #endif
 191:../src/main.c **** #endif
 192:../src/main.c **** 	}
 220              		.loc 3 192 0
 221 00d4 00BF     		nop
 222              	.L13:
 146:../src/main.c **** 		if(WLAN_SMART_CONFIG_START)
 223              		.loc 3 146 0
 224 00d6 40F20003 		movw	r3, #:lower16:WLAN_SMART_CONFIG_START
 225 00da C0F20003 		movt	r3, #:upper16:WLAN_SMART_CONFIG_START
 226 00de 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
 227 00e0 002B     		cmp	r3, #0
 228 00e2 02D0     		beq	.L7
 151:../src/main.c **** 			Start_Smart_Config();
 229              		.loc 3 151 0
 230 00e4 FFF7FEFF 		bl	Start_Smart_Config
 231 00e8 30E0     		b	.L8
 232              	.L7:
 153:../src/main.c **** 		else if (WLAN_MANUAL_CONNECT && !WLAN_DHCP)
 233              		.loc 3 153 0
 234 00ea 40F20003 		movw	r3, #:lower16:WLAN_MANUAL_CONNECT
 235 00ee C0F20003 		movt	r3, #:upper16:WLAN_MANUAL_CONNECT
 236 00f2 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
 237 00f4 002B     		cmp	r3, #0
 238 00f6 29D0     		beq	.L8
 153:../src/main.c **** 		else if (WLAN_MANUAL_CONNECT && !WLAN_DHCP)
 239              		.loc 3 153 0 is_stmt 0 discriminator 1
 240 00f8 40F20003 		movw	r3, #:lower16:WLAN_DHCP
 241 00fc C0F20003 		movt	r3, #:upper16:WLAN_DHCP
 242 0100 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
 243 0102 002B     		cmp	r3, #0
 244 0104 22D1     		bne	.L8
 155:../src/main.c **** 		    wlan_ioctl_set_connection_policy(DISABLE, DISABLE, DISABLE);
 245              		.loc 3 155 0 is_stmt 1
 246 0106 4FF00000 		mov	r0, #0
 247 010a 4FF00001 		mov	r1, #0
 248 010e 4FF00002 		mov	r2, #0
 249 0112 FFF7FEFF 		bl	wlan_ioctl_set_connection_policy
 156:../src/main.c **** 		    wlan_connect(WLAN_SEC_WPA2, "VED", 3, NULL, "BD180408", 8);
 250              		.loc 3 156 0
 251 0116 40F20003 		movw	r3, #:lower16:.LC1
 252 011a C0F20003 		movt	r3, #:upper16:.LC1
 253 011e 0093     		str	r3, [sp, #0]
 254 0120 4FF00803 		mov	r3, #8
 255 0124 0193     		str	r3, [sp, #4]
 256 0126 4FF00300 		mov	r0, #3
 257 012a 40F20001 		movw	r1, #:lower16:.LC0
 258 012e C0F20001 		movt	r1, #:upper16:.LC0
 259 0132 4FF00302 		mov	r2, #3
 260 0136 4FF00003 		mov	r3, #0
 261 013a FFF7FEFF 		bl	wlan_connect
 157:../src/main.c **** 		    WLAN_MANUAL_CONNECT = 0;
 262              		.loc 3 157 0
 263 013e 40F20003 		movw	r3, #:lower16:WLAN_MANUAL_CONNECT
 264 0142 C0F20003 		movt	r3, #:upper16:WLAN_MANUAL_CONNECT
 265 0146 4FF00002 		mov	r2, #0
 266 014a 1A70     		strb	r2, [r3, #0]
 267              	.L8:
 160:../src/main.c **** 		if(WLAN_DHCP && !SPARK_SOCKET_CONNECTED)
 268              		.loc 3 160 0
 269 014c 40F20003 		movw	r3, #:lower16:WLAN_DHCP
 270 0150 C0F20003 		movt	r3, #:upper16:WLAN_DHCP
 271 0154 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
 272 0156 002B     		cmp	r3, #0
 273 0158 1BD0     		beq	.L9
 160:../src/main.c **** 		if(WLAN_DHCP && !SPARK_SOCKET_CONNECTED)
 274              		.loc 3 160 0 is_stmt 0 discriminator 1
 275 015a 40F20003 		movw	r3, #:lower16:SPARK_SOCKET_CONNECTED
 276 015e C0F20003 		movt	r3, #:upper16:SPARK_SOCKET_CONNECTED
 277 0162 1B78     		ldrb	r3, [r3, #0]
 278 0164 DBB2     		uxtb	r3, r3
 279 0166 002B     		cmp	r3, #0
 280 0168 13D1     		bne	.L9
 167:../src/main.c **** 			if(Spark_Connect() < 0)
 281              		.loc 3 167 0 is_stmt 1
 282 016a FFF7FEFF 		bl	Spark_Connect
 283 016e 0346     		mov	r3, r0
 284 0170 002B     		cmp	r3, #0
 285 0172 07DA     		bge	.L10
 168:../src/main.c **** 				SPARK_SOCKET_CONNECTED = 0;
 286              		.loc 3 168 0
 287 0174 40F20003 		movw	r3, #:lower16:SPARK_SOCKET_CONNECTED
 288 0178 C0F20003 		movt	r3, #:upper16:SPARK_SOCKET_CONNECTED
 289 017c 4FF00002 		mov	r2, #0
 290 0180 1A70     		strb	r2, [r3, #0]
 291 0182 06E0     		b	.L9
 292              	.L10:
 170:../src/main.c **** 				SPARK_SOCKET_CONNECTED = 1;
 293              		.loc 3 170 0
 294 0184 40F20003 		movw	r3, #:lower16:SPARK_SOCKET_CONNECTED
 295 0188 C0F20003 		movt	r3, #:upper16:SPARK_SOCKET_CONNECTED
 296 018c 4FF00102 		mov	r2, #1
 297 0190 1A70     		strb	r2, [r3, #0]
 298              	.L9:
 176:../src/main.c **** 		if(SPARK_SOCKET_CONNECTED && SPARK_DEVICE_ACKED)
 299              		.loc 3 176 0
 300 0192 40F20003 		movw	r3, #:lower16:SPARK_SOCKET_CONNECTED
 301 0196 C0F20003 		movt	r3, #:upper16:SPARK_SOCKET_CONNECTED
 302 019a 1B78     		ldrb	r3, [r3, #0]
 303 019c DBB2     		uxtb	r3, r3
 304 019e 002B     		cmp	r3, #0
 305 01a0 98D0     		beq	.L14
 176:../src/main.c **** 		if(SPARK_SOCKET_CONNECTED && SPARK_DEVICE_ACKED)
 306              		.loc 3 176 0 is_stmt 0 discriminator 1
 307 01a2 40F20003 		movw	r3, #:lower16:SPARK_DEVICE_ACKED
 308 01a6 C0F20003 		movt	r3, #:upper16:SPARK_DEVICE_ACKED
 309 01aa 1B78     		ldrb	r3, [r3, #0]
 310 01ac DBB2     		uxtb	r3, r3
 311 01ae 002B     		cmp	r3, #0
 312 01b0 90D0     		beq	.L14
 179:../src/main.c **** 			if(NULL != loop)
 313              		.loc 3 179 0 is_stmt 1
 314 01b2 40F20003 		movw	r3, #:lower16:loop
 315 01b6 C0F20003 		movt	r3, #:upper16:loop
 316 01ba 002B     		cmp	r3, #0
 317 01bc 01D0     		beq	.L12
 181:../src/main.c **** 				loop();
 318              		.loc 3 181 0
 319 01be FFF7FEFF 		bl	loop
 320              	.L12:
 184:../src/main.c **** 			if(NULL != pUserFunction)
 321              		.loc 3 184 0
 322 01c2 40F20003 		movw	r3, #:lower16:pUserFunction
 323 01c6 C0F20003 		movt	r3, #:upper16:pUserFunction
 324 01ca 1B68     		ldr	r3, [r3, #0]
 325 01cc 002B     		cmp	r3, #0
 326 01ce 81D0     		beq	.L14
 186:../src/main.c **** 				pUserFunction();
 327              		.loc 3 186 0
 328 01d0 40F20003 		movw	r3, #:lower16:pUserFunction
 329 01d4 C0F20003 		movt	r3, #:upper16:pUserFunction
 330 01d8 1B68     		ldr	r3, [r3, #0]
 331 01da 9847     		blx	r3
 332              		.loc 3 192 0
 333 01dc 7AE7     		b	.L14
 334              		.cfi_endproc
 335              	.LFE56:
 337 01de 00BF     		.section	.text.Delay,"ax",%progbits
 338              		.align	2
 339              		.global	Delay
 340              		.thumb
 341              		.thumb_func
 343              	Delay:
 344              	.LFB57:
 193:../src/main.c **** }
 194:../src/main.c **** 
 195:../src/main.c **** /*******************************************************************************
 196:../src/main.c **** * Function Name  : Delay
 197:../src/main.c **** * Description    : Inserts a delay time.
 198:../src/main.c **** * Input          : nTime: specifies the delay time length, in milliseconds.
 199:../src/main.c **** * Output         : None
 200:../src/main.c **** * Return         : None
 201:../src/main.c **** *******************************************************************************/
 202:../src/main.c **** void Delay(uint32_t nTime)
 203:../src/main.c **** {
 345              		.loc 3 203 0
 346              		.cfi_startproc
 347              		@ args = 0, pretend = 0, frame = 8
 348              		@ frame_needed = 1, uses_anonymous_args = 0
 349              		@ link register save eliminated.
 350 0000 80B4     		push	{r7}
 351              	.LCFI5:
 352              		.cfi_def_cfa_offset 4
 353              		.cfi_offset 7, -4
 354 0002 83B0     		sub	sp, sp, #12
 355              	.LCFI6:
 356              		.cfi_def_cfa_offset 16
 357 0004 00AF     		add	r7, sp, #0
 358              	.LCFI7:
 359              		.cfi_def_cfa_register 7
 360 0006 7860     		str	r0, [r7, #4]
 204:../src/main.c ****     TimingDelay = nTime;
 361              		.loc 3 204 0
 362 0008 40F20003 		movw	r3, #:lower16:TimingDelay
 363 000c C0F20003 		movt	r3, #:upper16:TimingDelay
 364 0010 7A68     		ldr	r2, [r7, #4]
 365 0012 1A60     		str	r2, [r3, #0]
 205:../src/main.c **** 
 206:../src/main.c ****     // /* Enable the SysTick Counter */
 207:../src/main.c ****     // SysTick->CTRL |= SysTick_CTRL_ENABLE;
 208:../src/main.c **** 
 209:../src/main.c ****     while(TimingDelay != 0);
 366              		.loc 3 209 0
 367 0014 00BF     		nop
 368              	.L16:
 369              		.loc 3 209 0 is_stmt 0 discriminator 1
 370 0016 40F20003 		movw	r3, #:lower16:TimingDelay
 371 001a C0F20003 		movt	r3, #:upper16:TimingDelay
 372 001e 1B68     		ldr	r3, [r3, #0]
 373 0020 002B     		cmp	r3, #0
 374 0022 F8D1     		bne	.L16
 210:../src/main.c **** 
 211:../src/main.c ****     // /* Disable the SysTick Counter */
 212:../src/main.c ****     // SysTick->CTRL &= ~SysTick_CTRL_ENABLE;
 213:../src/main.c **** 
 214:../src/main.c ****     // /* Clear the SysTick Counter */
 215:../src/main.c ****     // SysTick->VAL = (uint32_t)0x00;
 216:../src/main.c **** }
 375              		.loc 3 216 0 is_stmt 1
 376 0024 07F10C07 		add	r7, r7, #12
 377 0028 BD46     		mov	sp, r7
 378 002a 80BC     		pop	{r7}
 379 002c 7047     		bx	lr
 380              		.cfi_endproc
 381              	.LFE57:
 383 002e 00BF     		.section	.text.Timing_Decrement,"ax",%progbits
 384              		.align	2
 385              		.global	Timing_Decrement
 386              		.thumb
 387              		.thumb_func
 389              	Timing_Decrement:
 390              	.LFB58:
 217:../src/main.c **** 
 218:../src/main.c **** /*******************************************************************************
 219:../src/main.c **** * Function Name  : Timing_Decrement
 220:../src/main.c **** * Description    : Decrements the various Timing variables related to SysTick.
 221:../src/main.c **** * Input          : None
 222:../src/main.c **** * Output         : Timing
 223:../src/main.c **** * Return         : None
 224:../src/main.c **** *******************************************************************************/
 225:../src/main.c **** void Timing_Decrement(void)
 226:../src/main.c **** {
 391              		.loc 3 226 0
 392              		.cfi_startproc
 393              		@ args = 0, pretend = 0, frame = 0
 394              		@ frame_needed = 1, uses_anonymous_args = 0
 395 0000 80B5     		push	{r7, lr}
 396              	.LCFI8:
 397              		.cfi_def_cfa_offset 8
 398              		.cfi_offset 7, -8
 399              		.cfi_offset 14, -4
 400 0002 00AF     		add	r7, sp, #0
 401              	.LCFI9:
 402              		.cfi_def_cfa_register 7
 227:../src/main.c **** 	TimingMillis++;
 403              		.loc 3 227 0
 404 0004 40F20003 		movw	r3, #:lower16:TimingMillis
 405 0008 C0F20003 		movt	r3, #:upper16:TimingMillis
 406 000c 1B68     		ldr	r3, [r3, #0]
 407 000e 03F10102 		add	r2, r3, #1
 408 0012 40F20003 		movw	r3, #:lower16:TimingMillis
 409 0016 C0F20003 		movt	r3, #:upper16:TimingMillis
 410 001a 1A60     		str	r2, [r3, #0]
 228:../src/main.c **** 
 229:../src/main.c ****     if (TimingDelay != 0x00)
 411              		.loc 3 229 0
 412 001c 40F20003 		movw	r3, #:lower16:TimingDelay
 413 0020 C0F20003 		movt	r3, #:upper16:TimingDelay
 414 0024 1B68     		ldr	r3, [r3, #0]
 415 0026 002B     		cmp	r3, #0
 416 0028 0BD0     		beq	.L18
 230:../src/main.c ****     {
 231:../src/main.c ****         TimingDelay--;
 417              		.loc 3 231 0
 418 002a 40F20003 		movw	r3, #:lower16:TimingDelay
 419 002e C0F20003 		movt	r3, #:upper16:TimingDelay
 420 0032 1B68     		ldr	r3, [r3, #0]
 421 0034 03F1FF32 		add	r2, r3, #-1
 422 0038 40F20003 		movw	r3, #:lower16:TimingDelay
 423 003c C0F20003 		movt	r3, #:upper16:TimingDelay
 424 0040 1A60     		str	r2, [r3, #0]
 425              	.L18:
 232:../src/main.c ****     }
 233:../src/main.c **** 
 234:../src/main.c ****     if (TimingLED1 != 0x00)
 426              		.loc 3 234 0
 427 0042 40F20003 		movw	r3, #:lower16:TimingLED1
 428 0046 C0F20003 		movt	r3, #:upper16:TimingLED1
 429 004a 1B68     		ldr	r3, [r3, #0]
 430 004c 002B     		cmp	r3, #0
 431 004e 0CD0     		beq	.L19
 235:../src/main.c ****     {
 236:../src/main.c ****         TimingLED1--;
 432              		.loc 3 236 0
 433 0050 40F20003 		movw	r3, #:lower16:TimingLED1
 434 0054 C0F20003 		movt	r3, #:upper16:TimingLED1
 435 0058 1B68     		ldr	r3, [r3, #0]
 436 005a 03F1FF32 		add	r2, r3, #-1
 437 005e 40F20003 		movw	r3, #:lower16:TimingLED1
 438 0062 C0F20003 		movt	r3, #:upper16:TimingLED1
 439 0066 1A60     		str	r2, [r3, #0]
 440 0068 26E0     		b	.L20
 441              	.L19:
 237:../src/main.c ****     }
 238:../src/main.c ****     else if(!SPARK_DEVICE_ACKED)
 442              		.loc 3 238 0
 443 006a 40F20003 		movw	r3, #:lower16:SPARK_DEVICE_ACKED
 444 006e C0F20003 		movt	r3, #:upper16:SPARK_DEVICE_ACKED
 445 0072 1B78     		ldrb	r3, [r3, #0]
 446 0074 DBB2     		uxtb	r3, r3
 447 0076 002B     		cmp	r3, #0
 448 0078 0BD1     		bne	.L21
 239:../src/main.c ****     {
 240:../src/main.c ****     	LED_Toggle(LED1);
 449              		.loc 3 240 0
 450 007a 4FF00000 		mov	r0, #0
 451 007e FFF7FEFF 		bl	LED_Toggle
 241:../src/main.c ****     	TimingLED1 = 100;	//100ms
 452              		.loc 3 241 0
 453 0082 40F20003 		movw	r3, #:lower16:TimingLED1
 454 0086 C0F20003 		movt	r3, #:upper16:TimingLED1
 455 008a 4FF06402 		mov	r2, #100
 456 008e 1A60     		str	r2, [r3, #0]
 457 0090 12E0     		b	.L20
 458              	.L21:
 459              	.LBB10:
 242:../src/main.c ****     }
 243:../src/main.c ****     else
 244:../src/main.c ****     {
 245:../src/main.c ****     	static __IO uint8_t SparkDeviceAckedLedOn = 0;
 246:../src/main.c ****     	if(!SparkDeviceAckedLedOn)
 460              		.loc 3 246 0
 461 0092 40F20003 		movw	r3, #:lower16:SparkDeviceAckedLedOn.7695
 462 0096 C0F20003 		movt	r3, #:upper16:SparkDeviceAckedLedOn.7695
 463 009a 1B78     		ldrb	r3, [r3, #0]
 464 009c DBB2     		uxtb	r3, r3
 465 009e 002B     		cmp	r3, #0
 466 00a0 0AD1     		bne	.L20
 247:../src/main.c ****     	{
 248:../src/main.c ****     		LED_On(LED1);//SPARK_DEVICE_ACKED
 467              		.loc 3 248 0
 468 00a2 4FF00000 		mov	r0, #0
 469 00a6 FFF7FEFF 		bl	LED_On
 249:../src/main.c ****     		SparkDeviceAckedLedOn = 1;
 470              		.loc 3 249 0
 471 00aa 40F20003 		movw	r3, #:lower16:SparkDeviceAckedLedOn.7695
 472 00ae C0F20003 		movt	r3, #:upper16:SparkDeviceAckedLedOn.7695
 473 00b2 4FF00102 		mov	r2, #1
 474 00b6 1A70     		strb	r2, [r3, #0]
 475              	.L20:
 476              	.LBE10:
 250:../src/main.c ****     	}
 251:../src/main.c ****     }
 252:../src/main.c **** 
 253:../src/main.c ****     if (TimingLED2 != 0x00)
 477              		.loc 3 253 0
 478 00b8 40F20003 		movw	r3, #:lower16:TimingLED2
 479 00bc C0F20003 		movt	r3, #:upper16:TimingLED2
 480 00c0 1B68     		ldr	r3, [r3, #0]
 481 00c2 002B     		cmp	r3, #0
 482 00c4 0BD0     		beq	.L22
 254:../src/main.c ****     {
 255:../src/main.c ****         TimingLED2--;
 483              		.loc 3 255 0
 484 00c6 40F20003 		movw	r3, #:lower16:TimingLED2
 485 00ca C0F20003 		movt	r3, #:upper16:TimingLED2
 486 00ce 1B68     		ldr	r3, [r3, #0]
 487 00d0 03F1FF32 		add	r2, r3, #-1
 488 00d4 40F20003 		movw	r3, #:lower16:TimingLED2
 489 00d8 C0F20003 		movt	r3, #:upper16:TimingLED2
 490 00dc 1A60     		str	r2, [r3, #0]
 491              	.L22:
 256:../src/main.c ****     }
 257:../src/main.c **** 
 258:../src/main.c ****     if (TimingBUTTON1 != 0x00)
 492              		.loc 3 258 0
 493 00de 40F20003 		movw	r3, #:lower16:TimingBUTTON1
 494 00e2 C0F20003 		movt	r3, #:upper16:TimingBUTTON1
 495 00e6 1B68     		ldr	r3, [r3, #0]
 496 00e8 002B     		cmp	r3, #0
 497 00ea 0BD0     		beq	.L23
 259:../src/main.c ****     {
 260:../src/main.c ****     	TimingBUTTON1--;
 498              		.loc 3 260 0
 499 00ec 40F20003 		movw	r3, #:lower16:TimingBUTTON1
 500 00f0 C0F20003 		movt	r3, #:upper16:TimingBUTTON1
 501 00f4 1B68     		ldr	r3, [r3, #0]
 502 00f6 03F1FF32 		add	r2, r3, #-1
 503 00fa 40F20003 		movw	r3, #:lower16:TimingBUTTON1
 504 00fe C0F20003 		movt	r3, #:upper16:TimingBUTTON1
 505 0102 1A60     		str	r2, [r3, #0]
 506              	.L23:
 261:../src/main.c ****     }
 262:../src/main.c **** 
 263:../src/main.c ****     if(BUTTON_GetDebouncedState(BUTTON1) != 0x00)
 507              		.loc 3 263 0
 508 0104 4FF00000 		mov	r0, #0
 509 0108 FFF7FEFF 		bl	BUTTON_GetDebouncedState
 510 010c 0346     		mov	r3, r0
 511 010e 002B     		cmp	r3, #0
 512 0110 0AD0     		beq	.L24
 264:../src/main.c ****     {
 265:../src/main.c ****     	//Enter First Time Config On Next System Reset
 266:../src/main.c ****     	//Since socket connect() is currently blocking
 267:../src/main.c **** #ifdef DFU_BUILD_ENABLE
 268:../src/main.c **** 		Smart_Config_SysFlag = 0xFFFF;
 513              		.loc 3 268 0
 514 0112 40F20003 		movw	r3, #:lower16:Smart_Config_SysFlag
 515 0116 C0F20003 		movt	r3, #:upper16:Smart_Config_SysFlag
 516 011a 4FF6FF72 		movw	r2, #65535
 517 011e 1A80     		strh	r2, [r3, #0]	@ movhi
 269:../src/main.c **** 		Save_SystemFlags();
 518              		.loc 3 269 0
 519 0120 FFF7FEFF 		bl	Save_SystemFlags
 270:../src/main.c **** #else
 271:../src/main.c **** 		BKP_WriteBackupRegister(BKP_DR2, 0xFFFF);
 272:../src/main.c **** #endif
 273:../src/main.c ****     	NVIC_SystemReset();
 520              		.loc 3 273 0
 521 0124 FFF7FEFF 		bl	NVIC_SystemReset
 522              	.L24:
 274:../src/main.c ****     }
 275:../src/main.c **** 
 276:../src/main.c **** #ifdef SPARK_WLAN_ENABLE
 277:../src/main.c **** 	if (SPARK_SOCKET_CONNECTED)
 523              		.loc 3 277 0
 524 0128 40F20003 		movw	r3, #:lower16:SPARK_SOCKET_CONNECTED
 525 012c C0F20003 		movt	r3, #:upper16:SPARK_SOCKET_CONNECTED
 526 0130 1B78     		ldrb	r3, [r3, #0]
 527 0132 DBB2     		uxtb	r3, r3
 528 0134 002B     		cmp	r3, #0
 529 0136 71D0     		beq	.L17
 278:../src/main.c **** 	{
 279:../src/main.c **** 		SPARK_SOCKET_ALIVE = 1;
 530              		.loc 3 279 0
 531 0138 40F20003 		movw	r3, #:lower16:SPARK_SOCKET_ALIVE
 532 013c C0F20003 		movt	r3, #:upper16:SPARK_SOCKET_ALIVE
 533 0140 4FF00102 		mov	r2, #1
 534 0144 1A70     		strb	r2, [r3, #0]
 280:../src/main.c **** 
 281:../src/main.c **** 		if (TimingSparkProcessAPI >= TIMING_SPARK_PROCESS_API)
 535              		.loc 3 281 0
 536 0146 40F20003 		movw	r3, #:lower16:TimingSparkProcessAPI
 537 014a C0F20003 		movt	r3, #:upper16:TimingSparkProcessAPI
 538 014e 1B68     		ldr	r3, [r3, #0]
 539 0150 C72B     		cmp	r3, #199
 540 0152 13D9     		bls	.L26
 282:../src/main.c **** 		{
 283:../src/main.c **** 			TimingSparkProcessAPI = 0;
 541              		.loc 3 283 0
 542 0154 40F20003 		movw	r3, #:lower16:TimingSparkProcessAPI
 543 0158 C0F20003 		movt	r3, #:upper16:TimingSparkProcessAPI
 544 015c 4FF00002 		mov	r2, #0
 545 0160 1A60     		str	r2, [r3, #0]
 284:../src/main.c **** 
 285:../src/main.c **** 			if(Spark_Process_API_Response() < 0)
 546              		.loc 3 285 0
 547 0162 FFF7FEFF 		bl	Spark_Process_API_Response
 548 0166 0346     		mov	r3, r0
 549 0168 002B     		cmp	r3, #0
 550 016a 13DA     		bge	.L27
 286:../src/main.c **** 				SPARK_SOCKET_ALIVE = 0;
 551              		.loc 3 286 0
 552 016c 40F20003 		movw	r3, #:lower16:SPARK_SOCKET_ALIVE
 553 0170 C0F20003 		movt	r3, #:upper16:SPARK_SOCKET_ALIVE
 554 0174 4FF00002 		mov	r2, #0
 555 0178 1A70     		strb	r2, [r3, #0]
 556 017a 0BE0     		b	.L27
 557              	.L26:
 287:../src/main.c **** 		}
 288:../src/main.c **** 		else
 289:../src/main.c **** 		{
 290:../src/main.c **** 			TimingSparkProcessAPI++;
 558              		.loc 3 290 0
 559 017c 40F20003 		movw	r3, #:lower16:TimingSparkProcessAPI
 560 0180 C0F20003 		movt	r3, #:upper16:TimingSparkProcessAPI
 561 0184 1B68     		ldr	r3, [r3, #0]
 562 0186 03F10102 		add	r2, r3, #1
 563 018a 40F20003 		movw	r3, #:lower16:TimingSparkProcessAPI
 564 018e C0F20003 		movt	r3, #:upper16:TimingSparkProcessAPI
 565 0192 1A60     		str	r2, [r3, #0]
 566              	.L27:
 291:../src/main.c **** 		}
 292:../src/main.c **** 
 293:../src/main.c **** 		if (SPARK_DEVICE_ACKED)
 567              		.loc 3 293 0
 568 0194 40F20003 		movw	r3, #:lower16:SPARK_DEVICE_ACKED
 569 0198 C0F20003 		movt	r3, #:upper16:SPARK_DEVICE_ACKED
 570 019c 1B78     		ldrb	r3, [r3, #0]
 571 019e DBB2     		uxtb	r3, r3
 572 01a0 002B     		cmp	r3, #0
 573 01a2 23D0     		beq	.L28
 294:../src/main.c **** 		{
 295:../src/main.c **** 			if (TimingSparkAliveTimeout >= TIMING_SPARK_ALIVE_TIMEOUT)
 574              		.loc 3 295 0
 575 01a4 40F20003 		movw	r3, #:lower16:TimingSparkAliveTimeout
 576 01a8 C0F20003 		movt	r3, #:upper16:TimingSparkAliveTimeout
 577 01ac 1A68     		ldr	r2, [r3, #0]
 578 01ae 43F69723 		movw	r3, #14999
 579 01b2 9A42     		cmp	r2, r3
 580 01b4 0ED9     		bls	.L29
 296:../src/main.c **** 			{
 297:../src/main.c **** 				TimingSparkAliveTimeout = 0;
 581              		.loc 3 297 0
 582 01b6 40F20003 		movw	r3, #:lower16:TimingSparkAliveTimeout
 583 01ba C0F20003 		movt	r3, #:upper16:TimingSparkAliveTimeout
 584 01be 4FF00002 		mov	r2, #0
 585 01c2 1A60     		str	r2, [r3, #0]
 298:../src/main.c **** 
 299:../src/main.c **** 				SPARK_SOCKET_ALIVE = 0;
 586              		.loc 3 299 0
 587 01c4 40F20003 		movw	r3, #:lower16:SPARK_SOCKET_ALIVE
 588 01c8 C0F20003 		movt	r3, #:upper16:SPARK_SOCKET_ALIVE
 589 01cc 4FF00002 		mov	r2, #0
 590 01d0 1A70     		strb	r2, [r3, #0]
 591 01d2 0BE0     		b	.L28
 592              	.L29:
 300:../src/main.c **** 			}
 301:../src/main.c **** 			else
 302:../src/main.c **** 			{
 303:../src/main.c **** 				TimingSparkAliveTimeout++;
 593              		.loc 3 303 0
 594 01d4 40F20003 		movw	r3, #:lower16:TimingSparkAliveTimeout
 595 01d8 C0F20003 		movt	r3, #:upper16:TimingSparkAliveTimeout
 596 01dc 1B68     		ldr	r3, [r3, #0]
 597 01de 03F10102 		add	r2, r3, #1
 598 01e2 40F20003 		movw	r3, #:lower16:TimingSparkAliveTimeout
 599 01e6 C0F20003 		movt	r3, #:upper16:TimingSparkAliveTimeout
 600 01ea 1A60     		str	r2, [r3, #0]
 601              	.L28:
 304:../src/main.c **** 			}
 305:../src/main.c **** 		}
 306:../src/main.c **** 
 307:../src/main.c **** 		if(SPARK_SOCKET_ALIVE != 1)
 602              		.loc 3 307 0
 603 01ec 40F20003 		movw	r3, #:lower16:SPARK_SOCKET_ALIVE
 604 01f0 C0F20003 		movt	r3, #:upper16:SPARK_SOCKET_ALIVE
 605 01f4 1B78     		ldrb	r3, [r3, #0]
 606 01f6 DBB2     		uxtb	r3, r3
 607 01f8 012B     		cmp	r3, #1
 608 01fa 0FD0     		beq	.L17
 308:../src/main.c **** 		{
 309:../src/main.c **** 			Spark_Disconnect();
 609              		.loc 3 309 0
 610 01fc FFF7FEFF 		bl	Spark_Disconnect
 310:../src/main.c **** 
 311:../src/main.c **** 			SPARK_SOCKET_CONNECTED = 0;
 611              		.loc 3 311 0
 612 0200 40F20003 		movw	r3, #:lower16:SPARK_SOCKET_CONNECTED
 613 0204 C0F20003 		movt	r3, #:upper16:SPARK_SOCKET_CONNECTED
 614 0208 4FF00002 		mov	r2, #0
 615 020c 1A70     		strb	r2, [r3, #0]
 312:../src/main.c **** 			SPARK_DEVICE_ACKED = 0;
 616              		.loc 3 312 0
 617 020e 40F20003 		movw	r3, #:lower16:SPARK_DEVICE_ACKED
 618 0212 C0F20003 		movt	r3, #:upper16:SPARK_DEVICE_ACKED
 619 0216 4FF00002 		mov	r2, #0
 620 021a 1A70     		strb	r2, [r3, #0]
 621              	.L17:
 313:../src/main.c **** 		}
 314:../src/main.c **** 	}
 315:../src/main.c **** #endif
 316:../src/main.c **** }
 622              		.loc 3 316 0
 623 021c 80BD     		pop	{r7, pc}
 624              		.cfi_endproc
 625              	.LFE58:
 627 021e 00BF     		.section	.text.Load_SystemFlags,"ax",%progbits
 628              		.align	2
 629              		.global	Load_SystemFlags
 630              		.thumb
 631              		.thumb_func
 633              	Load_SystemFlags:
 634              	.LFB59:
 317:../src/main.c **** 
 318:../src/main.c **** void Load_SystemFlags(void)
 319:../src/main.c **** {
 635              		.loc 3 319 0
 636              		.cfi_startproc
 637              		@ args = 0, pretend = 0, frame = 8
 638              		@ frame_needed = 1, uses_anonymous_args = 0
 639              		@ link register save eliminated.
 640 0000 80B4     		push	{r7}
 641              	.LCFI10:
 642              		.cfi_def_cfa_offset 4
 643              		.cfi_offset 7, -4
 644 0002 83B0     		sub	sp, sp, #12
 645              	.LCFI11:
 646              		.cfi_def_cfa_offset 16
 647 0004 00AF     		add	r7, sp, #0
 648              	.LCFI12:
 649              		.cfi_def_cfa_register 7
 320:../src/main.c **** #ifdef DFU_BUILD_ENABLE
 321:../src/main.c **** 	uint32_t Address = SYSTEM_FLAGS_ADDRESS;
 650              		.loc 3 321 0
 651 0006 4FF49843 		mov	r3, #19456
 652 000a C0F60003 		movt	r3, 2048
 653 000e 7B60     		str	r3, [r7, #4]
 322:../src/main.c **** 
 323:../src/main.c **** 	NetApp_Timeout_SysFlag = (*(__IO uint16_t*) Address);
 654              		.loc 3 323 0
 655 0010 7B68     		ldr	r3, [r7, #4]
 656 0012 1B88     		ldrh	r3, [r3, #0]	@ movhi
 657 0014 9AB2     		uxth	r2, r3
 658 0016 40F20003 		movw	r3, #:lower16:NetApp_Timeout_SysFlag
 659 001a C0F20003 		movt	r3, #:upper16:NetApp_Timeout_SysFlag
 660 001e 1A80     		strh	r2, [r3, #0]	@ movhi
 324:../src/main.c **** 	Address += 2;
 661              		.loc 3 324 0
 662 0020 7B68     		ldr	r3, [r7, #4]
 663 0022 03F10203 		add	r3, r3, #2
 664 0026 7B60     		str	r3, [r7, #4]
 325:../src/main.c **** 
 326:../src/main.c **** 	Smart_Config_SysFlag = (*(__IO uint16_t*) Address);
 665              		.loc 3 326 0
 666 0028 7B68     		ldr	r3, [r7, #4]
 667 002a 1B88     		ldrh	r3, [r3, #0]	@ movhi
 668 002c 9AB2     		uxth	r2, r3
 669 002e 40F20003 		movw	r3, #:lower16:Smart_Config_SysFlag
 670 0032 C0F20003 		movt	r3, #:upper16:Smart_Config_SysFlag
 671 0036 1A80     		strh	r2, [r3, #0]	@ movhi
 327:../src/main.c **** 	Address += 2;
 672              		.loc 3 327 0
 673 0038 7B68     		ldr	r3, [r7, #4]
 674 003a 03F10203 		add	r3, r3, #2
 675 003e 7B60     		str	r3, [r7, #4]
 328:../src/main.c **** #endif
 329:../src/main.c **** }
 676              		.loc 3 329 0
 677 0040 07F10C07 		add	r7, r7, #12
 678 0044 BD46     		mov	sp, r7
 679 0046 80BC     		pop	{r7}
 680 0048 7047     		bx	lr
 681              		.cfi_endproc
 682              	.LFE59:
 684 004a 00BF     		.section	.text.Save_SystemFlags,"ax",%progbits
 685              		.align	2
 686              		.global	Save_SystemFlags
 687              		.thumb
 688              		.thumb_func
 690              	Save_SystemFlags:
 691              	.LFB60:
 330:../src/main.c **** 
 331:../src/main.c **** void Save_SystemFlags(void)
 332:../src/main.c **** {
 692              		.loc 3 332 0
 693              		.cfi_startproc
 694              		@ args = 0, pretend = 0, frame = 8
 695              		@ frame_needed = 1, uses_anonymous_args = 0
 696 0000 80B5     		push	{r7, lr}
 697              	.LCFI13:
 698              		.cfi_def_cfa_offset 8
 699              		.cfi_offset 7, -8
 700              		.cfi_offset 14, -4
 701 0002 82B0     		sub	sp, sp, #8
 702              	.LCFI14:
 703              		.cfi_def_cfa_offset 16
 704 0004 00AF     		add	r7, sp, #0
 705              	.LCFI15:
 706              		.cfi_def_cfa_register 7
 333:../src/main.c **** #ifdef DFU_BUILD_ENABLE
 334:../src/main.c **** 	uint32_t Address = SYSTEM_FLAGS_ADDRESS;
 707              		.loc 3 334 0
 708 0006 4FF49843 		mov	r3, #19456
 709 000a C0F60003 		movt	r3, 2048
 710 000e 7B60     		str	r3, [r7, #4]
 335:../src/main.c **** 	FLASH_Status FLASHStatus = FLASH_COMPLETE;
 711              		.loc 3 335 0
 712 0010 4FF00403 		mov	r3, #4
 713 0014 FB70     		strb	r3, [r7, #3]
 336:../src/main.c **** 
 337:../src/main.c **** 	/* Unlock the Flash Program Erase Controller */
 338:../src/main.c **** 	FLASH_Unlock();
 714              		.loc 3 338 0
 715 0016 FFF7FEFF 		bl	FLASH_Unlock
 339:../src/main.c **** 
 340:../src/main.c **** 	/* Clear All pending flags */
 341:../src/main.c **** 	FLASH_ClearFlag(FLASH_FLAG_EOP | FLASH_FLAG_PGERR | FLASH_FLAG_WRPRTERR);
 716              		.loc 3 341 0
 717 001a 4FF03400 		mov	r0, #52
 718 001e FFF7FEFF 		bl	FLASH_ClearFlag
 342:../src/main.c **** 
 343:../src/main.c **** 	/* Erase the Internal Flash pages */
 344:../src/main.c **** 	FLASHStatus = FLASH_ErasePage(SYSTEM_FLAGS_ADDRESS);
 719              		.loc 3 344 0
 720 0022 4FF49840 		mov	r0, #19456
 721 0026 C0F60000 		movt	r0, 2048
 722 002a FFF7FEFF 		bl	FLASH_ErasePage
 723 002e 0346     		mov	r3, r0
 724 0030 FB70     		strb	r3, [r7, #3]
 725              	.L32:
 345:../src/main.c **** 	while(FLASHStatus != FLASH_COMPLETE);
 726              		.loc 3 345 0 discriminator 1
 727 0032 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 728 0034 042B     		cmp	r3, #4
 729 0036 FCD1     		bne	.L32
 346:../src/main.c **** 
 347:../src/main.c **** 	/* Program NetApp_Timeout_SysFlag */
 348:../src/main.c **** 	FLASHStatus = FLASH_ProgramHalfWord(Address, NetApp_Timeout_SysFlag);
 730              		.loc 3 348 0
 731 0038 40F20003 		movw	r3, #:lower16:NetApp_Timeout_SysFlag
 732 003c C0F20003 		movt	r3, #:upper16:NetApp_Timeout_SysFlag
 733 0040 1B88     		ldrh	r3, [r3, #0]
 734 0042 7868     		ldr	r0, [r7, #4]
 735 0044 1946     		mov	r1, r3
 736 0046 FFF7FEFF 		bl	FLASH_ProgramHalfWord
 737 004a 0346     		mov	r3, r0
 738 004c FB70     		strb	r3, [r7, #3]
 739              	.L33:
 349:../src/main.c **** 	while(FLASHStatus != FLASH_COMPLETE);
 740              		.loc 3 349 0 discriminator 1
 741 004e FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 742 0050 042B     		cmp	r3, #4
 743 0052 FCD1     		bne	.L33
 350:../src/main.c **** 	Address += 2;
 744              		.loc 3 350 0
 745 0054 7B68     		ldr	r3, [r7, #4]
 746 0056 03F10203 		add	r3, r3, #2
 747 005a 7B60     		str	r3, [r7, #4]
 351:../src/main.c **** 
 352:../src/main.c **** 	/* Program Smart_Config_SysFlag */
 353:../src/main.c **** 	FLASHStatus = FLASH_ProgramHalfWord(Address, Smart_Config_SysFlag);
 748              		.loc 3 353 0
 749 005c 40F20003 		movw	r3, #:lower16:Smart_Config_SysFlag
 750 0060 C0F20003 		movt	r3, #:upper16:Smart_Config_SysFlag
 751 0064 1B88     		ldrh	r3, [r3, #0]
 752 0066 7868     		ldr	r0, [r7, #4]
 753 0068 1946     		mov	r1, r3
 754 006a FFF7FEFF 		bl	FLASH_ProgramHalfWord
 755 006e 0346     		mov	r3, r0
 756 0070 FB70     		strb	r3, [r7, #3]
 757              	.L34:
 354:../src/main.c **** 	while(FLASHStatus != FLASH_COMPLETE);
 758              		.loc 3 354 0 discriminator 1
 759 0072 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 760 0074 042B     		cmp	r3, #4
 761 0076 FCD1     		bne	.L34
 355:../src/main.c **** 	Address += 2;
 762              		.loc 3 355 0
 763 0078 7B68     		ldr	r3, [r7, #4]
 764 007a 03F10203 		add	r3, r3, #2
 765 007e 7B60     		str	r3, [r7, #4]
 356:../src/main.c **** 
 357:../src/main.c **** 	/* Locks the FLASH Program Erase Controller */
 358:../src/main.c **** 	FLASH_Lock();
 766              		.loc 3 358 0
 767 0080 FFF7FEFF 		bl	FLASH_Lock
 359:../src/main.c **** #endif
 360:../src/main.c **** }
 768              		.loc 3 360 0
 769 0084 07F10807 		add	r7, r7, #8
 770 0088 BD46     		mov	sp, r7
 771 008a 80BD     		pop	{r7, pc}
 772              		.cfi_endproc
 773              	.LFE60:
 775              		.section	.text.Set_NetApp_Timeout,"ax",%progbits
 776              		.align	2
 777              		.global	Set_NetApp_Timeout
 778              		.thumb
 779              		.thumb_func
 781              	Set_NetApp_Timeout:
 782              	.LFB61:
 361:../src/main.c **** 
 362:../src/main.c **** void Set_NetApp_Timeout(void)
 363:../src/main.c **** {
 783              		.loc 3 363 0
 784              		.cfi_startproc
 785              		@ args = 0, pretend = 0, frame = 16
 786              		@ frame_needed = 1, uses_anonymous_args = 0
 787 0000 80B5     		push	{r7, lr}
 788              	.LCFI16:
 789              		.cfi_def_cfa_offset 8
 790              		.cfi_offset 7, -8
 791              		.cfi_offset 14, -4
 792 0002 84B0     		sub	sp, sp, #16
 793              	.LCFI17:
 794              		.cfi_def_cfa_offset 24
 795 0004 00AF     		add	r7, sp, #0
 796              	.LCFI18:
 797              		.cfi_def_cfa_register 7
 364:../src/main.c **** 	unsigned long aucDHCP = 14400;
 798              		.loc 3 364 0
 799 0006 4FF46153 		mov	r3, #14400
 800 000a FB60     		str	r3, [r7, #12]
 365:../src/main.c **** 	unsigned long aucARP = 3600;
 801              		.loc 3 365 0
 802 000c 4FF46163 		mov	r3, #3600
 803 0010 BB60     		str	r3, [r7, #8]
 366:../src/main.c **** 	unsigned long aucKeepalive = 10;
 804              		.loc 3 366 0
 805 0012 4FF00A03 		mov	r3, #10
 806 0016 7B60     		str	r3, [r7, #4]
 367:../src/main.c **** 	unsigned long aucInactivity = 60;
 807              		.loc 3 367 0
 808 0018 4FF03C03 		mov	r3, #60
 809 001c 3B60     		str	r3, [r7, #0]
 368:../src/main.c **** 
 369:../src/main.c **** #ifdef DFU_BUILD_ENABLE
 370:../src/main.c **** 	NetApp_Timeout_SysFlag = 0xFFFF;
 810              		.loc 3 370 0
 811 001e 40F20003 		movw	r3, #:lower16:NetApp_Timeout_SysFlag
 812 0022 C0F20003 		movt	r3, #:upper16:NetApp_Timeout_SysFlag
 813 0026 4FF6FF72 		movw	r2, #65535
 814 002a 1A80     		strh	r2, [r3, #0]	@ movhi
 371:../src/main.c **** 	Save_SystemFlags();
 815              		.loc 3 371 0
 816 002c FFF7FEFF 		bl	Save_SystemFlags
 372:../src/main.c **** #else
 373:../src/main.c **** 	BKP_WriteBackupRegister(BKP_DR1, 0xFFFF);
 374:../src/main.c **** #endif
 375:../src/main.c **** 
 376:../src/main.c **** 	netapp_timeout_values(&aucDHCP, &aucARP, &aucKeepalive, &aucInactivity);
 817              		.loc 3 376 0
 818 0030 07F10C00 		add	r0, r7, #12
 819 0034 07F10801 		add	r1, r7, #8
 820 0038 07F10402 		add	r2, r7, #4
 821 003c 3B46     		mov	r3, r7
 822 003e FFF7FEFF 		bl	netapp_timeout_values
 377:../src/main.c **** 
 378:../src/main.c **** #ifdef DFU_BUILD_ENABLE
 379:../src/main.c **** 	NetApp_Timeout_SysFlag = 0xAAAA;
 823              		.loc 3 379 0
 824 0042 40F20003 		movw	r3, #:lower16:NetApp_Timeout_SysFlag
 825 0046 C0F20003 		movt	r3, #:upper16:NetApp_Timeout_SysFlag
 826 004a 4AF6AA22 		movw	r2, #43690
 827 004e 1A80     		strh	r2, [r3, #0]	@ movhi
 380:../src/main.c **** 	Save_SystemFlags();
 828              		.loc 3 380 0
 829 0050 FFF7FEFF 		bl	Save_SystemFlags
 381:../src/main.c **** #else
 382:../src/main.c **** 	BKP_WriteBackupRegister(BKP_DR1, 0xAAAA);
 383:../src/main.c **** #endif
 384:../src/main.c **** }
 830              		.loc 3 384 0
 831 0054 07F11007 		add	r7, r7, #16
 832 0058 BD46     		mov	sp, r7
 833 005a 80BD     		pop	{r7, pc}
 834              		.cfi_endproc
 835              	.LFE61:
 837              		.section	.text.Start_Smart_Config,"ax",%progbits
 838              		.align	2
 839              		.global	Start_Smart_Config
 840              		.thumb
 841              		.thumb_func
 843              	Start_Smart_Config:
 844              	.LFB62:
 385:../src/main.c **** 
 386:../src/main.c **** /*******************************************************************************
 387:../src/main.c ****  * Function Name  : Start_Smart_Config.
 388:../src/main.c ****  * Description    : The function triggers a smart configuration process on CC3000.
 389:../src/main.c ****  * Input          : None.
 390:../src/main.c ****  * Output         : None.
 391:../src/main.c ****  * Return         : None.
 392:../src/main.c ****  *******************************************************************************/
 393:../src/main.c **** void Start_Smart_Config(void)
 394:../src/main.c **** {
 845              		.loc 3 394 0
 846              		.cfi_startproc
 847              		@ args = 0, pretend = 0, frame = 0
 848              		@ frame_needed = 1, uses_anonymous_args = 0
 849 0000 80B5     		push	{r7, lr}
 850              	.LCFI19:
 851              		.cfi_def_cfa_offset 8
 852              		.cfi_offset 7, -8
 853              		.cfi_offset 14, -4
 854 0002 00AF     		add	r7, sp, #0
 855              	.LCFI20:
 856              		.cfi_def_cfa_register 7
 395:../src/main.c **** 	WLAN_SMART_CONFIG_DONE = 0;
 857              		.loc 3 395 0
 858 0004 40F20003 		movw	r3, #:lower16:WLAN_SMART_CONFIG_DONE
 859 0008 C0F20003 		movt	r3, #:upper16:WLAN_SMART_CONFIG_DONE
 860 000c 4FF00002 		mov	r2, #0
 861 0010 1A70     		strb	r2, [r3, #0]
 396:../src/main.c **** 	WLAN_CONNECTED = 0;
 862              		.loc 3 396 0
 863 0012 40F20003 		movw	r3, #:lower16:WLAN_CONNECTED
 864 0016 C0F20003 		movt	r3, #:upper16:WLAN_CONNECTED
 865 001a 4FF00002 		mov	r2, #0
 866 001e 1A70     		strb	r2, [r3, #0]
 397:../src/main.c **** 	WLAN_DHCP = 0;
 867              		.loc 3 397 0
 868 0020 40F20003 		movw	r3, #:lower16:WLAN_DHCP
 869 0024 C0F20003 		movt	r3, #:upper16:WLAN_DHCP
 870 0028 4FF00002 		mov	r2, #0
 871 002c 1A70     		strb	r2, [r3, #0]
 398:../src/main.c **** 	WLAN_CAN_SHUTDOWN = 0;
 872              		.loc 3 398 0
 873 002e 40F20003 		movw	r3, #:lower16:WLAN_CAN_SHUTDOWN
 874 0032 C0F20003 		movt	r3, #:upper16:WLAN_CAN_SHUTDOWN
 875 0036 4FF00002 		mov	r2, #0
 876 003a 1A70     		strb	r2, [r3, #0]
 399:../src/main.c **** 
 400:../src/main.c **** #ifdef DFU_BUILD_ENABLE
 401:../src/main.c **** 	Smart_Config_SysFlag = 0xFFFF;
 877              		.loc 3 401 0
 878 003c 40F20003 		movw	r3, #:lower16:Smart_Config_SysFlag
 879 0040 C0F20003 		movt	r3, #:upper16:Smart_Config_SysFlag
 880 0044 4FF6FF72 		movw	r2, #65535
 881 0048 1A80     		strh	r2, [r3, #0]	@ movhi
 402:../src/main.c **** 	Save_SystemFlags();
 882              		.loc 3 402 0
 883 004a FFF7FEFF 		bl	Save_SystemFlags
 403:../src/main.c **** #else
 404:../src/main.c **** 	BKP_WriteBackupRegister(BKP_DR2, 0xFFFF);
 405:../src/main.c **** #endif
 406:../src/main.c **** 
 407:../src/main.c **** 	//
 408:../src/main.c **** 	// Reset all the previous configuration
 409:../src/main.c **** 	//
 410:../src/main.c **** 	wlan_ioctl_set_connection_policy(DISABLE, DISABLE, DISABLE);
 884              		.loc 3 410 0
 885 004e 4FF00000 		mov	r0, #0
 886 0052 4FF00001 		mov	r1, #0
 887 0056 4FF00002 		mov	r2, #0
 888 005a FFF7FEFF 		bl	wlan_ioctl_set_connection_policy
 411:../src/main.c **** 	wlan_ioctl_del_profile(255);
 889              		.loc 3 411 0
 890 005e 4FF0FF00 		mov	r0, #255
 891 0062 FFF7FEFF 		bl	wlan_ioctl_del_profile
 412:../src/main.c **** 
 413:../src/main.c **** 	//Wait until CC3000 is disconnected
 414:../src/main.c **** 	while (WLAN_CONNECTED == 1)
 892              		.loc 3 414 0
 893 0066 05E0     		b	.L37
 894              	.L38:
 415:../src/main.c **** 	{
 416:../src/main.c **** 		//Delay 100ms
 417:../src/main.c **** 		Delay(100);
 895              		.loc 3 417 0
 896 0068 4FF06400 		mov	r0, #100
 897 006c FFF7FEFF 		bl	Delay
 418:../src/main.c **** 		hci_unsolicited_event_handler();
 898              		.loc 3 418 0
 899 0070 FFF7FEFF 		bl	hci_unsolicited_event_handler
 900              	.L37:
 414:../src/main.c **** 	while (WLAN_CONNECTED == 1)
 901              		.loc 3 414 0 discriminator 1
 902 0074 40F20003 		movw	r3, #:lower16:WLAN_CONNECTED
 903 0078 C0F20003 		movt	r3, #:upper16:WLAN_CONNECTED
 904 007c 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
 905 007e 012B     		cmp	r3, #1
 906 0080 F2D0     		beq	.L38
 419:../src/main.c **** 	}
 420:../src/main.c **** 
 421:../src/main.c **** 	//
 422:../src/main.c **** 	// Start the SmartConfig start process
 423:../src/main.c **** 	//
 424:../src/main.c **** 	wlan_smart_config_start(1);
 907              		.loc 3 424 0
 908 0082 4FF00100 		mov	r0, #1
 909 0086 FFF7FEFF 		bl	wlan_smart_config_start
 425:../src/main.c **** 
 426:../src/main.c **** 	//
 427:../src/main.c **** 	// Wait for First Time config finished
 428:../src/main.c **** 	//
 429:../src/main.c **** 	while (WLAN_SMART_CONFIG_DONE == 0)
 910              		.loc 3 429 0
 911 008a 07E0     		b	.L39
 912              	.L40:
 430:../src/main.c **** 	{
 431:../src/main.c **** 		/* Toggle the LED2 every 100ms */
 432:../src/main.c **** 		LED_Toggle(LED2);
 913              		.loc 3 432 0
 914 008c 4FF00100 		mov	r0, #1
 915 0090 FFF7FEFF 		bl	LED_Toggle
 433:../src/main.c **** 		Delay(100);
 916              		.loc 3 433 0
 917 0094 4FF06400 		mov	r0, #100
 918 0098 FFF7FEFF 		bl	Delay
 919              	.L39:
 429:../src/main.c **** 	while (WLAN_SMART_CONFIG_DONE == 0)
 920              		.loc 3 429 0 discriminator 1
 921 009c 40F20003 		movw	r3, #:lower16:WLAN_SMART_CONFIG_DONE
 922 00a0 C0F20003 		movt	r3, #:upper16:WLAN_SMART_CONFIG_DONE
 923 00a4 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
 924 00a6 002B     		cmp	r3, #0
 925 00a8 F0D0     		beq	.L40
 434:../src/main.c **** 	}
 435:../src/main.c **** 
 436:../src/main.c **** 	LED_Off(LED2);
 926              		.loc 3 436 0
 927 00aa 4FF00100 		mov	r0, #1
 928 00ae FFF7FEFF 		bl	LED_Off
 437:../src/main.c **** 
 438:../src/main.c **** 	//
 439:../src/main.c **** 	// Configure to connect automatically to the AP retrieved in the
 440:../src/main.c **** 	// First Time config process
 441:../src/main.c **** 	//
 442:../src/main.c **** 	wlan_ioctl_set_connection_policy(DISABLE, DISABLE, ENABLE);
 929              		.loc 3 442 0
 930 00b2 4FF00000 		mov	r0, #0
 931 00b6 4FF00001 		mov	r1, #0
 932 00ba 4FF00102 		mov	r2, #1
 933 00be FFF7FEFF 		bl	wlan_ioctl_set_connection_policy
 443:../src/main.c **** 
 444:../src/main.c **** #ifdef DFU_BUILD_ENABLE
 445:../src/main.c **** 	Smart_Config_SysFlag = 0xBBBB;
 934              		.loc 3 445 0
 935 00c2 40F20003 		movw	r3, #:lower16:Smart_Config_SysFlag
 936 00c6 C0F20003 		movt	r3, #:upper16:Smart_Config_SysFlag
 937 00ca 4BF6BB32 		movw	r2, #48059
 938 00ce 1A80     		strh	r2, [r3, #0]	@ movhi
 446:../src/main.c **** 	Save_SystemFlags();
 939              		.loc 3 446 0
 940 00d0 FFF7FEFF 		bl	Save_SystemFlags
 447:../src/main.c **** #else
 448:../src/main.c **** 	BKP_WriteBackupRegister(BKP_DR2, 0xBBBB);
 449:../src/main.c **** #endif
 450:../src/main.c **** 
 451:../src/main.c **** 	NVIC_SystemReset();
 941              		.loc 3 451 0
 942 00d4 FFF7FEFF 		bl	NVIC_SystemReset
 452:../src/main.c **** 
 453:../src/main.c **** /*
 454:../src/main.c **** 	//
 455:../src/main.c **** 	// reset the CC3000
 456:../src/main.c **** 	//
 457:../src/main.c **** 	wlan_stop();
 458:../src/main.c **** 
 459:../src/main.c **** 	// Delay 1 sec
 460:../src/main.c **** 	Delay(1000);
 461:../src/main.c **** 
 462:../src/main.c **** 	wlan_start(0);
 463:../src/main.c **** 
 464:../src/main.c **** 	//
 465:../src/main.c **** 	// Mask out all non-required events
 466:../src/main.c **** 	//
 467:../src/main.c **** 	wlan_set_event_mask(HCI_EVNT_WLAN_KEEPALIVE | HCI_EVNT_WLAN_UNSOL_INIT | HCI_EVNT_WLAN_ASYNC_PING_
 468:../src/main.c **** */
 469:../src/main.c **** }
 943              		.loc 3 469 0
 944 00d8 80BD     		pop	{r7, pc}
 945              		.cfi_endproc
 946              	.LFE62:
 948 00da 00BF     		.section	.text.WLAN_Async_Callback,"ax",%progbits
 949              		.align	2
 950              		.global	WLAN_Async_Callback
 951              		.thumb
 952              		.thumb_func
 954              	WLAN_Async_Callback:
 955              	.LFB63:
 470:../src/main.c **** 
 471:../src/main.c **** /* WLAN Application related callbacks passed to wlan_init */
 472:../src/main.c **** void WLAN_Async_Callback(long lEventType, char *data, unsigned char length)
 473:../src/main.c **** {
 956              		.loc 3 473 0
 957              		.cfi_startproc
 958              		@ args = 0, pretend = 0, frame = 16
 959              		@ frame_needed = 1, uses_anonymous_args = 0
 960 0000 80B5     		push	{r7, lr}
 961              	.LCFI21:
 962              		.cfi_def_cfa_offset 8
 963              		.cfi_offset 7, -8
 964              		.cfi_offset 14, -4
 965 0002 84B0     		sub	sp, sp, #16
 966              	.LCFI22:
 967              		.cfi_def_cfa_offset 24
 968 0004 00AF     		add	r7, sp, #0
 969              	.LCFI23:
 970              		.cfi_def_cfa_register 7
 971 0006 F860     		str	r0, [r7, #12]
 972 0008 B960     		str	r1, [r7, #8]
 973 000a 1346     		mov	r3, r2
 974 000c FB71     		strb	r3, [r7, #7]
 474:../src/main.c **** 	switch (lEventType)
 975              		.loc 3 474 0
 976 000e FB68     		ldr	r3, [r7, #12]
 977 0010 48F20202 		movw	r2, #32770
 978 0014 9342     		cmp	r3, r2
 979 0016 29D0     		beq	.L45
 980 0018 48F20202 		movw	r2, #32770
 981 001c 9342     		cmp	r3, r2
 982 001e 06DC     		bgt	.L48
 983 0020 992B     		cmp	r3, #153
 984 0022 57D0     		beq	.L43
 985 0024 48F20102 		movw	r2, #32769
 986 0028 9342     		cmp	r3, r2
 987 002a 17D0     		beq	.L44
 988 002c 5AE0     		b	.L41
 989              	.L48:
 990 002e 48F21002 		movw	r2, #32784
 991 0032 9342     		cmp	r3, r2
 992 0034 42D0     		beq	.L46
 993 0036 48F28002 		movw	r2, #32896
 994 003a 9342     		cmp	r3, r2
 995 003c 52D1     		bne	.L41
 996              	.L47:
 475:../src/main.c **** 	{
 476:../src/main.c **** 		case HCI_EVNT_WLAN_ASYNC_SIMPLE_CONFIG_DONE:
 477:../src/main.c **** 			WLAN_SMART_CONFIG_DONE = 1;
 997              		.loc 3 477 0
 998 003e 40F20003 		movw	r3, #:lower16:WLAN_SMART_CONFIG_DONE
 999 0042 C0F20003 		movt	r3, #:upper16:WLAN_SMART_CONFIG_DONE
 1000 0046 4FF00102 		mov	r2, #1
 1001 004a 1A70     		strb	r2, [r3, #0]
 478:../src/main.c **** 			WLAN_MANUAL_CONNECT = 0;
 1002              		.loc 3 478 0
 1003 004c 40F20003 		movw	r3, #:lower16:WLAN_MANUAL_CONNECT
 1004 0050 C0F20003 		movt	r3, #:upper16:WLAN_MANUAL_CONNECT
 1005 0054 4FF00002 		mov	r2, #0
 1006 0058 1A70     		strb	r2, [r3, #0]
 479:../src/main.c **** 			break;
 1007              		.loc 3 479 0
 1008 005a 43E0     		b	.L41
 1009              	.L44:
 480:../src/main.c **** 
 481:../src/main.c **** 		case HCI_EVNT_WLAN_UNSOL_CONNECT:
 482:../src/main.c **** 			WLAN_CONNECTED = 1;
 1010              		.loc 3 482 0
 1011 005c 40F20003 		movw	r3, #:lower16:WLAN_CONNECTED
 1012 0060 C0F20003 		movt	r3, #:upper16:WLAN_CONNECTED
 1013 0064 4FF00102 		mov	r2, #1
 1014 0068 1A70     		strb	r2, [r3, #0]
 483:../src/main.c **** 			break;
 1015              		.loc 3 483 0
 1016 006a 3BE0     		b	.L41
 1017              	.L45:
 484:../src/main.c **** 
 485:../src/main.c **** 		case HCI_EVNT_WLAN_UNSOL_DISCONNECT:
 486:../src/main.c **** 			WLAN_CONNECTED = 0;
 1018              		.loc 3 486 0
 1019 006c 40F20003 		movw	r3, #:lower16:WLAN_CONNECTED
 1020 0070 C0F20003 		movt	r3, #:upper16:WLAN_CONNECTED
 1021 0074 4FF00002 		mov	r2, #0
 1022 0078 1A70     		strb	r2, [r3, #0]
 487:../src/main.c **** 			WLAN_DHCP = 0;
 1023              		.loc 3 487 0
 1024 007a 40F20003 		movw	r3, #:lower16:WLAN_DHCP
 1025 007e C0F20003 		movt	r3, #:upper16:WLAN_DHCP
 1026 0082 4FF00002 		mov	r2, #0
 1027 0086 1A70     		strb	r2, [r3, #0]
 488:../src/main.c **** 			SPARK_SOCKET_CONNECTED = 0;
 1028              		.loc 3 488 0
 1029 0088 40F20003 		movw	r3, #:lower16:SPARK_SOCKET_CONNECTED
 1030 008c C0F20003 		movt	r3, #:upper16:SPARK_SOCKET_CONNECTED
 1031 0090 4FF00002 		mov	r2, #0
 1032 0094 1A70     		strb	r2, [r3, #0]
 489:../src/main.c **** 			SPARK_SOCKET_ALIVE = 0;
 1033              		.loc 3 489 0
 1034 0096 40F20003 		movw	r3, #:lower16:SPARK_SOCKET_ALIVE
 1035 009a C0F20003 		movt	r3, #:upper16:SPARK_SOCKET_ALIVE
 1036 009e 4FF00002 		mov	r2, #0
 1037 00a2 1A70     		strb	r2, [r3, #0]
 490:../src/main.c **** 			SPARK_DEVICE_ACKED = 0;
 1038              		.loc 3 490 0
 1039 00a4 40F20003 		movw	r3, #:lower16:SPARK_DEVICE_ACKED
 1040 00a8 C0F20003 		movt	r3, #:upper16:SPARK_DEVICE_ACKED
 1041 00ac 4FF00002 		mov	r2, #0
 1042 00b0 1A70     		strb	r2, [r3, #0]
 491:../src/main.c **** 			LED_Off(LED2);
 1043              		.loc 3 491 0
 1044 00b2 4FF00100 		mov	r0, #1
 1045 00b6 FFF7FEFF 		bl	LED_Off
 492:../src/main.c **** 			break;
 1046              		.loc 3 492 0
 1047 00ba 13E0     		b	.L41
 1048              	.L46:
 493:../src/main.c **** 
 494:../src/main.c **** 		case HCI_EVNT_WLAN_UNSOL_DHCP:
 495:../src/main.c **** 			WLAN_DHCP = 1;
 1049              		.loc 3 495 0
 1050 00bc 40F20003 		movw	r3, #:lower16:WLAN_DHCP
 1051 00c0 C0F20003 		movt	r3, #:upper16:WLAN_DHCP
 1052 00c4 4FF00102 		mov	r2, #1
 1053 00c8 1A70     		strb	r2, [r3, #0]
 496:../src/main.c **** 			LED_On(LED2);
 1054              		.loc 3 496 0
 1055 00ca 4FF00100 		mov	r0, #1
 1056 00ce FFF7FEFF 		bl	LED_On
 497:../src/main.c **** 			break;
 1057              		.loc 3 497 0
 1058 00d2 07E0     		b	.L41
 1059              	.L43:
 498:../src/main.c **** 
 499:../src/main.c **** 		case HCI_EVENT_CC3000_CAN_SHUT_DOWN:
 500:../src/main.c **** 			WLAN_CAN_SHUTDOWN = 1;
 1060              		.loc 3 500 0
 1061 00d4 40F20003 		movw	r3, #:lower16:WLAN_CAN_SHUTDOWN
 1062 00d8 C0F20003 		movt	r3, #:upper16:WLAN_CAN_SHUTDOWN
 1063 00dc 4FF00102 		mov	r2, #1
 1064 00e0 1A70     		strb	r2, [r3, #0]
 501:../src/main.c **** 			break;
 1065              		.loc 3 501 0
 1066 00e2 00BF     		nop
 1067              	.L41:
 502:../src/main.c **** 	}
 503:../src/main.c **** }
 1068              		.loc 3 503 0
 1069 00e4 07F11007 		add	r7, r7, #16
 1070 00e8 BD46     		mov	sp, r7
 1071 00ea 80BD     		pop	{r7, pc}
 1072              		.cfi_endproc
 1073              	.LFE63:
 1075              		.section	.text.WLAN_Firmware_Patch,"ax",%progbits
 1076              		.align	2
 1077              		.global	WLAN_Firmware_Patch
 1078              		.thumb
 1079              		.thumb_func
 1081              	WLAN_Firmware_Patch:
 1082              	.LFB64:
 504:../src/main.c **** 
 505:../src/main.c **** char *WLAN_Firmware_Patch(unsigned long *length)
 506:../src/main.c **** {
 1083              		.loc 3 506 0
 1084              		.cfi_startproc
 1085              		@ args = 0, pretend = 0, frame = 8
 1086              		@ frame_needed = 1, uses_anonymous_args = 0
 1087              		@ link register save eliminated.
 1088 0000 80B4     		push	{r7}
 1089              	.LCFI24:
 1090              		.cfi_def_cfa_offset 4
 1091              		.cfi_offset 7, -4
 1092 0002 83B0     		sub	sp, sp, #12
 1093              	.LCFI25:
 1094              		.cfi_def_cfa_offset 16
 1095 0004 00AF     		add	r7, sp, #0
 1096              	.LCFI26:
 1097              		.cfi_def_cfa_register 7
 1098 0006 7860     		str	r0, [r7, #4]
 507:../src/main.c **** 	*length = 0;
 1099              		.loc 3 507 0
 1100 0008 7B68     		ldr	r3, [r7, #4]
 1101 000a 4FF00002 		mov	r2, #0
 1102 000e 1A60     		str	r2, [r3, #0]
 508:../src/main.c **** 	return NULL;
 1103              		.loc 3 508 0
 1104 0010 4FF00003 		mov	r3, #0
 509:../src/main.c **** }
 1105              		.loc 3 509 0
 1106 0014 1846     		mov	r0, r3
 1107 0016 07F10C07 		add	r7, r7, #12
 1108 001a BD46     		mov	sp, r7
 1109 001c 80BC     		pop	{r7}
 1110 001e 7047     		bx	lr
 1111              		.cfi_endproc
 1112              	.LFE64:
 1114              		.section	.text.WLAN_Driver_Patch,"ax",%progbits
 1115              		.align	2
 1116              		.global	WLAN_Driver_Patch
 1117              		.thumb
 1118              		.thumb_func
 1120              	WLAN_Driver_Patch:
 1121              	.LFB65:
 510:../src/main.c **** 
 511:../src/main.c **** char *WLAN_Driver_Patch(unsigned long *length)
 512:../src/main.c **** {
 1122              		.loc 3 512 0
 1123              		.cfi_startproc
 1124              		@ args = 0, pretend = 0, frame = 8
 1125              		@ frame_needed = 1, uses_anonymous_args = 0
 1126              		@ link register save eliminated.
 1127 0000 80B4     		push	{r7}
 1128              	.LCFI27:
 1129              		.cfi_def_cfa_offset 4
 1130              		.cfi_offset 7, -4
 1131 0002 83B0     		sub	sp, sp, #12
 1132              	.LCFI28:
 1133              		.cfi_def_cfa_offset 16
 1134 0004 00AF     		add	r7, sp, #0
 1135              	.LCFI29:
 1136              		.cfi_def_cfa_register 7
 1137 0006 7860     		str	r0, [r7, #4]
 513:../src/main.c **** 	*length = 0;
 1138              		.loc 3 513 0
 1139 0008 7B68     		ldr	r3, [r7, #4]
 1140 000a 4FF00002 		mov	r2, #0
 1141 000e 1A60     		str	r2, [r3, #0]
 514:../src/main.c **** 	return NULL;
 1142              		.loc 3 514 0
 1143 0010 4FF00003 		mov	r3, #0
 515:../src/main.c **** }
 1144              		.loc 3 515 0
 1145 0014 1846     		mov	r0, r3
 1146 0016 07F10C07 		add	r7, r7, #12
 1147 001a BD46     		mov	sp, r7
 1148 001c 80BC     		pop	{r7}
 1149 001e 7047     		bx	lr
 1150              		.cfi_endproc
 1151              	.LFE65:
 1153              		.section	.text.WLAN_BootLoader_Patch,"ax",%progbits
 1154              		.align	2
 1155              		.global	WLAN_BootLoader_Patch
 1156              		.thumb
 1157              		.thumb_func
 1159              	WLAN_BootLoader_Patch:
 1160              	.LFB66:
 516:../src/main.c **** 
 517:../src/main.c **** char *WLAN_BootLoader_Patch(unsigned long *length)
 518:../src/main.c **** {
 1161              		.loc 3 518 0
 1162              		.cfi_startproc
 1163              		@ args = 0, pretend = 0, frame = 8
 1164              		@ frame_needed = 1, uses_anonymous_args = 0
 1165              		@ link register save eliminated.
 1166 0000 80B4     		push	{r7}
 1167              	.LCFI30:
 1168              		.cfi_def_cfa_offset 4
 1169              		.cfi_offset 7, -4
 1170 0002 83B0     		sub	sp, sp, #12
 1171              	.LCFI31:
 1172              		.cfi_def_cfa_offset 16
 1173 0004 00AF     		add	r7, sp, #0
 1174              	.LCFI32:
 1175              		.cfi_def_cfa_register 7
 1176 0006 7860     		str	r0, [r7, #4]
 519:../src/main.c **** 	*length = 0;
 1177              		.loc 3 519 0
 1178 0008 7B68     		ldr	r3, [r7, #4]
 1179 000a 4FF00002 		mov	r2, #0
 1180 000e 1A60     		str	r2, [r3, #0]
 520:../src/main.c **** 	return NULL;
 1181              		.loc 3 520 0
 1182 0010 4FF00003 		mov	r3, #0
 521:../src/main.c **** }
 1183              		.loc 3 521 0
 1184 0014 1846     		mov	r0, r3
 1185 0016 07F10C07 		add	r7, r7, #12
 1186 001a BD46     		mov	sp, r7
 1187 001c 80BC     		pop	{r7}
 1188 001e 7047     		bx	lr
 1189              		.cfi_endproc
 1190              	.LFE66:
 1192              		.bss
 1193              	SparkDeviceAckedLedOn.7695:
 1194 0000 00       		.space	1
 1195              		.weak	loop
 1196              		.weak	setup
 1197              		.text
 1198              	.Letext0:
 1199              		.file 4 "/usr/local/gcc-arm-none-eabi-4_7-2013q1/bin/../lib/gcc/arm-none-eabi/4.7.3/../../../../ar
 1200              		.file 5 "/Users/zac/code/spark/marvin/libraries/CMSIS/Device/ST/STM32F10x/Include/stm32f10x.h"
 1201              		.file 6 "/Users/zac/code/spark/marvin/libraries/STM32F10x_StdPeriph_Driver/inc/stm32f10x_flash.h"
 1202              		.file 7 "/Users/zac/code/spark/marvin/inc/hw_config.h"
 1203              		.file 8 "/Users/zac/code/spark/marvin/inc/spark_utilities.h"
DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccKUZLgl.s:19     .text.NVIC_SystemReset:0000000000000000 $t
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccKUZLgl.s:23     .text.NVIC_SystemReset:0000000000000000 NVIC_SystemReset
                            *COM*:0000000000000004 TimingDelay
                            *COM*:0000000000000004 TimingLED1
                            *COM*:0000000000000004 TimingLED2
                            *COM*:0000000000000004 TimingBUTTON1
                            *COM*:0000000000000004 TimingMillis
                            *COM*:0000000000000004 TimingSparkProcessAPI
                            *COM*:0000000000000004 TimingSparkAliveTimeout
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccKUZLgl.s:87     .data:0000000000000000 WLAN_MANUAL_CONNECT
                            *COM*:0000000000000001 WLAN_SMART_CONFIG_START
                            *COM*:0000000000000001 WLAN_SMART_CONFIG_DONE
                            *COM*:0000000000000001 WLAN_CONNECTED
                            *COM*:0000000000000001 WLAN_DHCP
                            *COM*:0000000000000001 WLAN_CAN_SHUTDOWN
                            *COM*:0000000000000001 SPARK_SOCKET_CONNECTED
                            *COM*:0000000000000001 SPARK_SOCKET_ALIVE
                            *COM*:0000000000000001 SPARK_DEVICE_ACKED
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccKUZLgl.s:101    .data:0000000000000002 NetApp_Timeout_SysFlag
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccKUZLgl.s:98     .data:0000000000000001 $d
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccKUZLgl.s:107    .data:0000000000000004 Smart_Config_SysFlag
                            *COM*:0000000000000002 patchVer
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccKUZLgl.s:111    .rodata:0000000000000000 $d
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccKUZLgl.s:112    .rodata:0000000000000000 .LC0
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccKUZLgl.s:115    .rodata:0000000000000004 .LC1
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccKUZLgl.s:118    .text.main:0000000000000000 $t
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccKUZLgl.s:123    .text.main:0000000000000000 main
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccKUZLgl.s:954    .text.WLAN_Async_Callback:0000000000000000 WLAN_Async_Callback
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccKUZLgl.s:1081   .text.WLAN_Firmware_Patch:0000000000000000 WLAN_Firmware_Patch
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccKUZLgl.s:1120   .text.WLAN_Driver_Patch:0000000000000000 WLAN_Driver_Patch
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccKUZLgl.s:1159   .text.WLAN_BootLoader_Patch:0000000000000000 WLAN_BootLoader_Patch
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccKUZLgl.s:633    .text.Load_SystemFlags:0000000000000000 Load_SystemFlags
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccKUZLgl.s:781    .text.Set_NetApp_Timeout:0000000000000000 Set_NetApp_Timeout
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccKUZLgl.s:843    .text.Start_Smart_Config:0000000000000000 Start_Smart_Config
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccKUZLgl.s:338    .text.Delay:0000000000000000 $t
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccKUZLgl.s:343    .text.Delay:0000000000000000 Delay
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccKUZLgl.s:384    .text.Timing_Decrement:0000000000000000 $t
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccKUZLgl.s:389    .text.Timing_Decrement:0000000000000000 Timing_Decrement
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccKUZLgl.s:1193   .bss:0000000000000000 SparkDeviceAckedLedOn.7695
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccKUZLgl.s:690    .text.Save_SystemFlags:0000000000000000 Save_SystemFlags
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccKUZLgl.s:628    .text.Load_SystemFlags:0000000000000000 $t
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccKUZLgl.s:685    .text.Save_SystemFlags:0000000000000000 $t
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccKUZLgl.s:776    .text.Set_NetApp_Timeout:0000000000000000 $t
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccKUZLgl.s:838    .text.Start_Smart_Config:0000000000000000 $t
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccKUZLgl.s:949    .text.WLAN_Async_Callback:0000000000000000 $t
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccKUZLgl.s:1076   .text.WLAN_Firmware_Patch:0000000000000000 $t
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccKUZLgl.s:1115   .text.WLAN_Driver_Patch:0000000000000000 $t
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccKUZLgl.s:1154   .text.WLAN_BootLoader_Patch:0000000000000000 $t
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccKUZLgl.s:1194   .bss:0000000000000000 $d
                     .debug_frame:0000000000000010 $d
                           .group:0000000000000000 wm4.1.8991b0b359e9e91a82acb66692cb6642
                           .group:0000000000000000 wm4.platform_config.h.13.40eb885bb536156af5c03b48263b5da1
                           .group:0000000000000000 wm4.stm32f10x.h.57.69ab29c83f735418a543aa508b559235
                           .group:0000000000000000 wm4.core_cm3.h.32.8e21fbd14bb96c2b40e026c4d2c8fe1f
                           .group:0000000000000000 wm4.newlib.h.8.a9901dc52d1357e3e94003403d43f8b5
                           .group:0000000000000000 wm4.features.h.22.b72b3baab2bb2eab3661375590100b6b
                           .group:0000000000000000 wm4.config.h.193.5fb8ef056cdff92dec3dee9552839d8c
                           .group:0000000000000000 wm4._ansi.h.23.b5bb84d7ba97d82b5b1dc1826a7ae811
                           .group:0000000000000000 wm4.stdint.h.20.54ad762faa59e3c05491630641c8d8bf
                           .group:0000000000000000 wm4.core_cmInstr.h.25.d8165482ef3061013a2fc83e2d85f3d9
                           .group:0000000000000000 wm4.core_cm3.h.129.e08b7204181ea22e6a9fa84cb9ad0924
                           .group:0000000000000000 wm4.stm32f10x.h.532.91bd57525f6c583f00129a351847d405
                           .group:0000000000000000 wm4.stm32f10x_adc.h.89.9f2b285fa0070185d48a05b61a05798c
                           .group:0000000000000000 wm4.stm32f10x_bkp.h.31.74a586c036c8ee5d9205c6728cc8d6ab
                           .group:0000000000000000 wm4.stm32f10x_dma.h.31.ef16218235edc52b414c0353f44b4bf0
                           .group:0000000000000000 wm4.stm32f10x_exti.h.31.b25bcb4f1a2daad39d2d7dfa4e901646
                           .group:0000000000000000 wm4.stm32f10x_flash.h.31.0203bc95b65c5396b67991e07a675efb
                           .group:0000000000000000 wm4.stm32f10x_gpio.h.31.0a32659dbac1fc1055c7cbdc248963be
                           .group:0000000000000000 wm4.stm32f10x_i2c.h.31.93d7dc2d477856f119d957730d4c6f1c
                           .group:0000000000000000 wm4.stm32f10x_pwr.h.31.9168b6921e0cf03b467c7ed90861c701
                           .group:0000000000000000 wm4.stm32f10x_rcc.h.31.2ee3219a25ef4ced658f2fe9d8cd94aa
                           .group:0000000000000000 wm4.stm32f10x_rtc.h.31.00ba78fc0dbb06b6e6783a1e7fccf5a0
                           .group:0000000000000000 wm4.stm32f10x_spi.h.31.d2f6e4626887cabe8c98f3a185590a36
                           .group:0000000000000000 wm4.stm32f10x_tim.h.31.6c06f7f26e0864f9cd59597f46ca2c7c
                           .group:0000000000000000 wm4.stm32f10x_usart.h.31.28d75d6af05cefbbfa00cf30a7c8a335
                           .group:0000000000000000 wm4.misc.h.31.a89fba2040036f6f8c835a78a213e0cd
                           .group:0000000000000000 wm4.stm32f10x.h.8356.9fd2fa84655112ac7dfc5c88beeb383d
                           .group:0000000000000000 wm4.platform_config.h.55.c9956ee2c5ec010802c11a3a06087af4
                           .group:0000000000000000 wm4.stdlib.h.13.603ed7eb09a1561ab06840b7c0fcff58
                           .group:0000000000000000 wm4.stddef.h.187.40b3a084f9bc2c020a9e00b9eabe9c14
                           .group:0000000000000000 wm4._default_types.h.6.5e12cd604db8ce00b62bb2f02708eaf3
                           .group:0000000000000000 wm4.lock.h.2.9bc98482741e5e2a9450b12934a684ea
                           .group:0000000000000000 wm4.stddef.h.349.31f4c5baff3fa2689010b32028da9c47
                           .group:0000000000000000 wm4.reent.h.16.9e42f0e588b85e70b2bf6572af57ce64
                           .group:0000000000000000 wm4.alloca.h.8.dfc0c703c47ec3e69746825b17d9e66d
                           .group:0000000000000000 wm4.stdlib.h.50.f5923f1950ced340a337f4676566f65a
                           .group:0000000000000000 wm4.errno.h.2.ba016d646105af6cad23be83630b6a3f
                           .group:0000000000000000 wm4.errno.h.9.65044c2b5d8494e43f5986ab0a1d770f
                           .group:0000000000000000 wm4.cc3000_common.h.58.2af7f8f8921b8cb4b89883c25878e207
                           .group:0000000000000000 wm4.usb_conf.h.13.ae0ffce2e8d0e4c6b2724f8ae0ada8cf
                           .group:0000000000000000 wm4.hw_config.h.61.9aaf7ecb821816183829c116d76d82b5
                           .group:0000000000000000 wm4.hci.h.51.9deb4690145bc08404ecd70e8dadf8e4
                           .group:0000000000000000 wm4.socket.h.36.a8c628533ac074dc9bf38f87e586f707
                           .group:0000000000000000 wm4.evnt_handler.h.100.8706e0ac06647083db596956f9de025d
                           .group:0000000000000000 wm4.wlan.h.36.4c6fda3ef88238c289a06e4d08269130
                           .group:0000000000000000 wm4.nvmem.h.36.ee544af6426a64366cdb46d882de9ae2
                           .group:0000000000000000 wm4.usb_regs.h.31.d9533108f8ac5724467880baa9cb0f26
                           .group:0000000000000000 wm4.usb_def.h.30.73e1a84be93039018a594bacb815cb88
                           .group:0000000000000000 wm4.usb_core.h.31.114a1d0e1de4beb01afdcd243bde9471
                           .group:0000000000000000 wm4.usb_desc.h.13.0ce14e111065b34ccf24e1260dbb5a3b
                           .group:0000000000000000 wm4.sst25vf_spi.h.14.e06de2611647943683865c5e57386280
                           .group:0000000000000000 wm4.spark_utilities.h.3.31182ab77046657be80ecdcc7d59eca6

UNDEFINED SYMBOLS
Set_System
setup
CC3000_WIFI_Init
CC3000_SPI_DMA_Init
CC3000_Read_Interrupt_Pin
CC3000_Interrupt_Enable
CC3000_Interrupt_Disable
CC3000_Write_Enable_Pin
wlan_init
wlan_start
wlan_set_event_mask
nvmem_read_sp_version
wlan_ioctl_set_connection_policy
wlan_connect
Spark_Connect
loop
pUserFunction
LED_Toggle
LED_On
BUTTON_GetDebouncedState
Spark_Process_API_Response
Spark_Disconnect
FLASH_Unlock
FLASH_ClearFlag
FLASH_ErasePage
FLASH_ProgramHalfWord
FLASH_Lock
netapp_timeout_values
wlan_ioctl_del_profile
hci_unsolicited_event_handler
wlan_smart_config_start
LED_Off
