<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from basejump
should_fail: 0
tags: basejump
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/cores/basejump_stl/bsg_fsb
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/cores/basejump_stl/bsg_fsb/bsg_front_side_bus_hop_out.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_fsb/bsg_front_side_bus_hop_out.v</a>
time_elapsed: 0.030s
ram usage: 9828 KB
</pre>
<pre class="log">

module bsg_front_side_bus_hop_out (
	clk_i,
	reset_i,
	v_i,
	data_i,
	ready_o,
	yumi_o,
	v_o,
	data_o,
	ready_i
);
	parameter width_p = &#34;inv&#34;;
	input clk_i;
	input reset_i;
	input [1:0] v_i;
	input [(((width_p - 1) &gt;= 0) ? ((2 * (((width_p - 1) &gt;= 0) ? width_p : (2 - width_p))) + -1) : ((2 * ((0 &gt;= (width_p - 1)) ? (2 - width_p) : width_p)) + ((width_p - 1) - 1))):(((width_p - 1) &gt;= 0) ? 0 : (width_p - 1))] data_i;
	output ready_o;
	output yumi_o;
	output v_o;
	output [(width_p - 1):0] data_o;
	input ready_i;
	wire fifo_v;
	wire fifo_ready;
	reg v1_blocked_r;
	wire source_sel = (~v_i[0] | v1_blocked_r);
	wire yumi_o_tmp = ((fifo_ready &amp; v_i[1]) &amp; source_sel);
	assign yumi_o = yumi_o_tmp;
	always @(posedge clk_i) v1_blocked_r &lt;= (reset_i ? 1&#39;b0 : (fifo_ready ? (v_i[1] &amp; ~source_sel) : v1_blocked_r));
	bsg_two_fifo #(.width_p(width_p)) fifo(
		.clk_i(clk_i),
		.reset_i(reset_i),
		.data_i(data_i[((((width_p - 1) &gt;= 0) ? 0 : (width_p - 1)) + (source_sel * (((width_p - 1) &gt;= 0) ? width_p : (2 - width_p))))+:(((width_p - 1) &gt;= 0) ? width_p : (2 - width_p))]),
		.data_o(data_o),
		.v_o(fifo_v),
		.yumi_i((fifo_v &amp; ready_i)),
		.ready_o(fifo_ready),
		.v_i(|v_i)
	);
	assign v_o = fifo_v;
	assign ready_o = (fifo_ready &amp; ~v1_blocked_r);
endmodule

</pre>
</body>