
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//install_gcc_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000402bc8 <.init>:
  402bc8:	stp	x29, x30, [sp, #-16]!
  402bcc:	mov	x29, sp
  402bd0:	bl	403540 <__fxstatat@plt+0x60>
  402bd4:	ldp	x29, x30, [sp], #16
  402bd8:	ret

Disassembly of section .plt:

0000000000402be0 <mbrtowc@plt-0x20>:
  402be0:	stp	x16, x30, [sp, #-16]!
  402be4:	adrp	x16, 429000 <__fxstatat@plt+0x25b20>
  402be8:	ldr	x17, [x16, #4088]
  402bec:	add	x16, x16, #0xff8
  402bf0:	br	x17
  402bf4:	nop
  402bf8:	nop
  402bfc:	nop

0000000000402c00 <mbrtowc@plt>:
  402c00:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402c04:	ldr	x17, [x16]
  402c08:	add	x16, x16, #0x0
  402c0c:	br	x17

0000000000402c10 <memcpy@plt>:
  402c10:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402c14:	ldr	x17, [x16, #8]
  402c18:	add	x16, x16, #0x8
  402c1c:	br	x17

0000000000402c20 <_exit@plt>:
  402c20:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402c24:	ldr	x17, [x16, #16]
  402c28:	add	x16, x16, #0x10
  402c2c:	br	x17

0000000000402c30 <fwrite_unlocked@plt>:
  402c30:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402c34:	ldr	x17, [x16, #24]
  402c38:	add	x16, x16, #0x18
  402c3c:	br	x17

0000000000402c40 <strtoul@plt>:
  402c40:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402c44:	ldr	x17, [x16, #32]
  402c48:	add	x16, x16, #0x20
  402c4c:	br	x17

0000000000402c50 <strlen@plt>:
  402c50:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402c54:	ldr	x17, [x16, #40]
  402c58:	add	x16, x16, #0x28
  402c5c:	br	x17

0000000000402c60 <acl_set_fd@plt>:
  402c60:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402c64:	ldr	x17, [x16, #48]
  402c68:	add	x16, x16, #0x30
  402c6c:	br	x17

0000000000402c70 <exit@plt>:
  402c70:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402c74:	ldr	x17, [x16, #56]
  402c78:	add	x16, x16, #0x38
  402c7c:	br	x17

0000000000402c80 <raise@plt>:
  402c80:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402c84:	ldr	x17, [x16, #64]
  402c88:	add	x16, x16, #0x40
  402c8c:	br	x17

0000000000402c90 <error@plt>:
  402c90:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402c94:	ldr	x17, [x16, #72]
  402c98:	add	x16, x16, #0x48
  402c9c:	br	x17

0000000000402ca0 <fchdir@plt>:
  402ca0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402ca4:	ldr	x17, [x16, #80]
  402ca8:	add	x16, x16, #0x50
  402cac:	br	x17

0000000000402cb0 <rpmatch@plt>:
  402cb0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402cb4:	ldr	x17, [x16, #88]
  402cb8:	add	x16, x16, #0x58
  402cbc:	br	x17

0000000000402cc0 <acl_entries@plt>:
  402cc0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402cc4:	ldr	x17, [x16, #96]
  402cc8:	add	x16, x16, #0x60
  402ccc:	br	x17

0000000000402cd0 <geteuid@plt>:
  402cd0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402cd4:	ldr	x17, [x16, #104]
  402cd8:	add	x16, x16, #0x68
  402cdc:	br	x17

0000000000402ce0 <__xmknod@plt>:
  402ce0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402ce4:	ldr	x17, [x16, #112]
  402ce8:	add	x16, x16, #0x70
  402cec:	br	x17

0000000000402cf0 <linkat@plt>:
  402cf0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402cf4:	ldr	x17, [x16, #120]
  402cf8:	add	x16, x16, #0x78
  402cfc:	br	x17

0000000000402d00 <readlink@plt>:
  402d00:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402d04:	ldr	x17, [x16, #128]
  402d08:	add	x16, x16, #0x80
  402d0c:	br	x17

0000000000402d10 <getgrnam@plt>:
  402d10:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402d14:	ldr	x17, [x16, #136]
  402d18:	add	x16, x16, #0x88
  402d1c:	br	x17

0000000000402d20 <getuid@plt>:
  402d20:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402d24:	ldr	x17, [x16, #144]
  402d28:	add	x16, x16, #0x90
  402d2c:	br	x17

0000000000402d30 <opendir@plt>:
  402d30:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402d34:	ldr	x17, [x16, #152]
  402d38:	add	x16, x16, #0x98
  402d3c:	br	x17

0000000000402d40 <__cxa_atexit@plt>:
  402d40:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402d44:	ldr	x17, [x16, #160]
  402d48:	add	x16, x16, #0xa0
  402d4c:	br	x17

0000000000402d50 <unlinkat@plt>:
  402d50:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402d54:	ldr	x17, [x16, #168]
  402d58:	add	x16, x16, #0xa8
  402d5c:	br	x17

0000000000402d60 <clock_gettime@plt>:
  402d60:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402d64:	ldr	x17, [x16, #176]
  402d68:	add	x16, x16, #0xb0
  402d6c:	br	x17

0000000000402d70 <qsort@plt>:
  402d70:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402d74:	ldr	x17, [x16, #184]
  402d78:	add	x16, x16, #0xb8
  402d7c:	br	x17

0000000000402d80 <setvbuf@plt>:
  402d80:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402d84:	ldr	x17, [x16, #192]
  402d88:	add	x16, x16, #0xc0
  402d8c:	br	x17

0000000000402d90 <pathconf@plt>:
  402d90:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402d94:	ldr	x17, [x16, #200]
  402d98:	add	x16, x16, #0xc8
  402d9c:	br	x17

0000000000402da0 <euidaccess@plt>:
  402da0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402da4:	ldr	x17, [x16, #208]
  402da8:	add	x16, x16, #0xd0
  402dac:	br	x17

0000000000402db0 <fork@plt>:
  402db0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402db4:	ldr	x17, [x16, #216]
  402db8:	add	x16, x16, #0xd8
  402dbc:	br	x17

0000000000402dc0 <endgrent@plt>:
  402dc0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402dc4:	ldr	x17, [x16, #224]
  402dc8:	add	x16, x16, #0xe0
  402dcc:	br	x17

0000000000402dd0 <lseek@plt>:
  402dd0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402dd4:	ldr	x17, [x16, #232]
  402dd8:	add	x16, x16, #0xe8
  402ddc:	br	x17

0000000000402de0 <mkfifo@plt>:
  402de0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402de4:	ldr	x17, [x16, #240]
  402de8:	add	x16, x16, #0xf0
  402dec:	br	x17

0000000000402df0 <__fpending@plt>:
  402df0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402df4:	ldr	x17, [x16, #248]
  402df8:	add	x16, x16, #0xf8
  402dfc:	br	x17

0000000000402e00 <stpcpy@plt>:
  402e00:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402e04:	ldr	x17, [x16, #256]
  402e08:	add	x16, x16, #0x100
  402e0c:	br	x17

0000000000402e10 <fileno@plt>:
  402e10:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402e14:	ldr	x17, [x16, #264]
  402e18:	add	x16, x16, #0x108
  402e1c:	br	x17

0000000000402e20 <signal@plt>:
  402e20:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402e24:	ldr	x17, [x16, #272]
  402e28:	add	x16, x16, #0x110
  402e2c:	br	x17

0000000000402e30 <acl_delete_def_file@plt>:
  402e30:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402e34:	ldr	x17, [x16, #280]
  402e38:	add	x16, x16, #0x118
  402e3c:	br	x17

0000000000402e40 <fclose@plt>:
  402e40:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402e44:	ldr	x17, [x16, #288]
  402e48:	add	x16, x16, #0x120
  402e4c:	br	x17

0000000000402e50 <getpid@plt>:
  402e50:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402e54:	ldr	x17, [x16, #296]
  402e58:	add	x16, x16, #0x128
  402e5c:	br	x17

0000000000402e60 <nl_langinfo@plt>:
  402e60:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402e64:	ldr	x17, [x16, #304]
  402e68:	add	x16, x16, #0x130
  402e6c:	br	x17

0000000000402e70 <fopen@plt>:
  402e70:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402e74:	ldr	x17, [x16, #312]
  402e78:	add	x16, x16, #0x138
  402e7c:	br	x17

0000000000402e80 <malloc@plt>:
  402e80:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402e84:	ldr	x17, [x16, #320]
  402e88:	add	x16, x16, #0x140
  402e8c:	br	x17

0000000000402e90 <futimesat@plt>:
  402e90:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402e94:	ldr	x17, [x16, #328]
  402e98:	add	x16, x16, #0x148
  402e9c:	br	x17

0000000000402ea0 <chmod@plt>:
  402ea0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402ea4:	ldr	x17, [x16, #336]
  402ea8:	add	x16, x16, #0x150
  402eac:	br	x17

0000000000402eb0 <open@plt>:
  402eb0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402eb4:	ldr	x17, [x16, #344]
  402eb8:	add	x16, x16, #0x158
  402ebc:	br	x17

0000000000402ec0 <__vasprintf_chk@plt>:
  402ec0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402ec4:	ldr	x17, [x16, #352]
  402ec8:	add	x16, x16, #0x160
  402ecc:	br	x17

0000000000402ed0 <getppid@plt>:
  402ed0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402ed4:	ldr	x17, [x16, #360]
  402ed8:	add	x16, x16, #0x168
  402edc:	br	x17

0000000000402ee0 <futimens@plt>:
  402ee0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402ee4:	ldr	x17, [x16, #368]
  402ee8:	add	x16, x16, #0x170
  402eec:	br	x17

0000000000402ef0 <strncmp@plt>:
  402ef0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402ef4:	ldr	x17, [x16, #376]
  402ef8:	add	x16, x16, #0x178
  402efc:	br	x17

0000000000402f00 <bindtextdomain@plt>:
  402f00:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402f04:	ldr	x17, [x16, #384]
  402f08:	add	x16, x16, #0x180
  402f0c:	br	x17

0000000000402f10 <__libc_start_main@plt>:
  402f10:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402f14:	ldr	x17, [x16, #392]
  402f18:	add	x16, x16, #0x188
  402f1c:	br	x17

0000000000402f20 <__printf_chk@plt>:
  402f20:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402f24:	ldr	x17, [x16, #400]
  402f28:	add	x16, x16, #0x190
  402f2c:	br	x17

0000000000402f30 <acl_get_tag_type@plt>:
  402f30:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402f34:	ldr	x17, [x16, #408]
  402f38:	add	x16, x16, #0x198
  402f3c:	br	x17

0000000000402f40 <memset@plt>:
  402f40:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402f44:	ldr	x17, [x16, #416]
  402f48:	add	x16, x16, #0x1a0
  402f4c:	br	x17

0000000000402f50 <fdopen@plt>:
  402f50:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402f54:	ldr	x17, [x16, #424]
  402f58:	add	x16, x16, #0x1a8
  402f5c:	br	x17

0000000000402f60 <gettimeofday@plt>:
  402f60:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402f64:	ldr	x17, [x16, #432]
  402f68:	add	x16, x16, #0x1b0
  402f6c:	br	x17

0000000000402f70 <getpwnam@plt>:
  402f70:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402f74:	ldr	x17, [x16, #440]
  402f78:	add	x16, x16, #0x1b8
  402f7c:	br	x17

0000000000402f80 <fchmod@plt>:
  402f80:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402f84:	ldr	x17, [x16, #448]
  402f88:	add	x16, x16, #0x1c0
  402f8c:	br	x17

0000000000402f90 <__vfprintf_chk@plt>:
  402f90:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402f94:	ldr	x17, [x16, #456]
  402f98:	add	x16, x16, #0x1c8
  402f9c:	br	x17

0000000000402fa0 <calloc@plt>:
  402fa0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402fa4:	ldr	x17, [x16, #464]
  402fa8:	add	x16, x16, #0x1d0
  402fac:	br	x17

0000000000402fb0 <readdir@plt>:
  402fb0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402fb4:	ldr	x17, [x16, #472]
  402fb8:	add	x16, x16, #0x1d8
  402fbc:	br	x17

0000000000402fc0 <realloc@plt>:
  402fc0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402fc4:	ldr	x17, [x16, #480]
  402fc8:	add	x16, x16, #0x1e0
  402fcc:	br	x17

0000000000402fd0 <acl_set_file@plt>:
  402fd0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402fd4:	ldr	x17, [x16, #488]
  402fd8:	add	x16, x16, #0x1e8
  402fdc:	br	x17

0000000000402fe0 <getpagesize@plt>:
  402fe0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402fe4:	ldr	x17, [x16, #496]
  402fe8:	add	x16, x16, #0x1f0
  402fec:	br	x17

0000000000402ff0 <acl_from_mode@plt>:
  402ff0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402ff4:	ldr	x17, [x16, #504]
  402ff8:	add	x16, x16, #0x1f8
  402ffc:	br	x17

0000000000403000 <acl_get_fd@plt>:
  403000:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  403004:	ldr	x17, [x16, #512]
  403008:	add	x16, x16, #0x200
  40300c:	br	x17

0000000000403010 <closedir@plt>:
  403010:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  403014:	ldr	x17, [x16, #520]
  403018:	add	x16, x16, #0x208
  40301c:	br	x17

0000000000403020 <close@plt>:
  403020:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  403024:	ldr	x17, [x16, #528]
  403028:	add	x16, x16, #0x210
  40302c:	br	x17

0000000000403030 <strrchr@plt>:
  403030:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  403034:	ldr	x17, [x16, #536]
  403038:	add	x16, x16, #0x218
  40303c:	br	x17

0000000000403040 <__gmon_start__@plt>:
  403040:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  403044:	ldr	x17, [x16, #544]
  403048:	add	x16, x16, #0x220
  40304c:	br	x17

0000000000403050 <fdopendir@plt>:
  403050:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  403054:	ldr	x17, [x16, #552]
  403058:	add	x16, x16, #0x228
  40305c:	br	x17

0000000000403060 <write@plt>:
  403060:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  403064:	ldr	x17, [x16, #560]
  403068:	add	x16, x16, #0x230
  40306c:	br	x17

0000000000403070 <abort@plt>:
  403070:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  403074:	ldr	x17, [x16, #568]
  403078:	add	x16, x16, #0x238
  40307c:	br	x17

0000000000403080 <posix_fadvise@plt>:
  403080:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  403084:	ldr	x17, [x16, #576]
  403088:	add	x16, x16, #0x240
  40308c:	br	x17

0000000000403090 <mbsinit@plt>:
  403090:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  403094:	ldr	x17, [x16, #584]
  403098:	add	x16, x16, #0x248
  40309c:	br	x17

00000000004030a0 <__overflow@plt>:
  4030a0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  4030a4:	ldr	x17, [x16, #592]
  4030a8:	add	x16, x16, #0x250
  4030ac:	br	x17

00000000004030b0 <fpathconf@plt>:
  4030b0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  4030b4:	ldr	x17, [x16, #600]
  4030b8:	add	x16, x16, #0x258
  4030bc:	br	x17

00000000004030c0 <fread_unlocked@plt>:
  4030c0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  4030c4:	ldr	x17, [x16, #608]
  4030c8:	add	x16, x16, #0x260
  4030cc:	br	x17

00000000004030d0 <canonicalize_file_name@plt>:
  4030d0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  4030d4:	ldr	x17, [x16, #616]
  4030d8:	add	x16, x16, #0x268
  4030dc:	br	x17

00000000004030e0 <memcmp@plt>:
  4030e0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  4030e4:	ldr	x17, [x16, #624]
  4030e8:	add	x16, x16, #0x270
  4030ec:	br	x17

00000000004030f0 <textdomain@plt>:
  4030f0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  4030f4:	ldr	x17, [x16, #632]
  4030f8:	add	x16, x16, #0x278
  4030fc:	br	x17

0000000000403100 <stpncpy@plt>:
  403100:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  403104:	ldr	x17, [x16, #640]
  403108:	add	x16, x16, #0x280
  40310c:	br	x17

0000000000403110 <getopt_long@plt>:
  403110:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  403114:	ldr	x17, [x16, #648]
  403118:	add	x16, x16, #0x288
  40311c:	br	x17

0000000000403120 <__fprintf_chk@plt>:
  403120:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  403124:	ldr	x17, [x16, #656]
  403128:	add	x16, x16, #0x290
  40312c:	br	x17

0000000000403130 <strcmp@plt>:
  403130:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  403134:	ldr	x17, [x16, #664]
  403138:	add	x16, x16, #0x298
  40313c:	br	x17

0000000000403140 <__ctype_b_loc@plt>:
  403140:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  403144:	ldr	x17, [x16, #672]
  403148:	add	x16, x16, #0x2a0
  40314c:	br	x17

0000000000403150 <rewinddir@plt>:
  403150:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  403154:	ldr	x17, [x16, #680]
  403158:	add	x16, x16, #0x2a8
  40315c:	br	x17

0000000000403160 <rmdir@plt>:
  403160:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  403164:	ldr	x17, [x16, #688]
  403168:	add	x16, x16, #0x2b0
  40316c:	br	x17

0000000000403170 <lchown@plt>:
  403170:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  403174:	ldr	x17, [x16, #696]
  403178:	add	x16, x16, #0x2b8
  40317c:	br	x17

0000000000403180 <acl_get_file@plt>:
  403180:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  403184:	ldr	x17, [x16, #704]
  403188:	add	x16, x16, #0x2c0
  40318c:	br	x17

0000000000403190 <fseeko@plt>:
  403190:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  403194:	ldr	x17, [x16, #712]
  403198:	add	x16, x16, #0x2c8
  40319c:	br	x17

00000000004031a0 <chdir@plt>:
  4031a0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  4031a4:	ldr	x17, [x16, #720]
  4031a8:	add	x16, x16, #0x2d0
  4031ac:	br	x17

00000000004031b0 <free@plt>:
  4031b0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  4031b4:	ldr	x17, [x16, #728]
  4031b8:	add	x16, x16, #0x2d8
  4031bc:	br	x17

00000000004031c0 <renameat2@plt>:
  4031c0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  4031c4:	ldr	x17, [x16, #736]
  4031c8:	add	x16, x16, #0x2e0
  4031cc:	br	x17

00000000004031d0 <__ctype_get_mb_cur_max@plt>:
  4031d0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  4031d4:	ldr	x17, [x16, #744]
  4031d8:	add	x16, x16, #0x2e8
  4031dc:	br	x17

00000000004031e0 <getgid@plt>:
  4031e0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  4031e4:	ldr	x17, [x16, #752]
  4031e8:	add	x16, x16, #0x2f0
  4031ec:	br	x17

00000000004031f0 <attr_copy_fd@plt>:
  4031f0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  4031f4:	ldr	x17, [x16, #760]
  4031f8:	add	x16, x16, #0x2f8
  4031fc:	br	x17

0000000000403200 <renameat@plt>:
  403200:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  403204:	ldr	x17, [x16, #768]
  403208:	add	x16, x16, #0x300
  40320c:	br	x17

0000000000403210 <mempcpy@plt>:
  403210:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  403214:	ldr	x17, [x16, #776]
  403218:	add	x16, x16, #0x308
  40321c:	br	x17

0000000000403220 <acl_get_entry@plt>:
  403220:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  403224:	ldr	x17, [x16, #784]
  403228:	add	x16, x16, #0x310
  40322c:	br	x17

0000000000403230 <strspn@plt>:
  403230:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  403234:	ldr	x17, [x16, #792]
  403238:	add	x16, x16, #0x318
  40323c:	br	x17

0000000000403240 <strchr@plt>:
  403240:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  403244:	ldr	x17, [x16, #800]
  403248:	add	x16, x16, #0x320
  40324c:	br	x17

0000000000403250 <utimensat@plt>:
  403250:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  403254:	ldr	x17, [x16, #808]
  403258:	add	x16, x16, #0x328
  40325c:	br	x17

0000000000403260 <rename@plt>:
  403260:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  403264:	ldr	x17, [x16, #816]
  403268:	add	x16, x16, #0x330
  40326c:	br	x17

0000000000403270 <fwrite@plt>:
  403270:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  403274:	ldr	x17, [x16, #824]
  403278:	add	x16, x16, #0x338
  40327c:	br	x17

0000000000403280 <__read_chk@plt>:
  403280:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  403284:	ldr	x17, [x16, #832]
  403288:	add	x16, x16, #0x340
  40328c:	br	x17

0000000000403290 <fcntl@plt>:
  403290:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  403294:	ldr	x17, [x16, #840]
  403298:	add	x16, x16, #0x348
  40329c:	br	x17

00000000004032a0 <attr_copy_file@plt>:
  4032a0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  4032a4:	ldr	x17, [x16, #848]
  4032a8:	add	x16, x16, #0x350
  4032ac:	br	x17

00000000004032b0 <fflush@plt>:
  4032b0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  4032b4:	ldr	x17, [x16, #856]
  4032b8:	add	x16, x16, #0x358
  4032bc:	br	x17

00000000004032c0 <attr_copy_check_permissions@plt>:
  4032c0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  4032c4:	ldr	x17, [x16, #864]
  4032c8:	add	x16, x16, #0x360
  4032cc:	br	x17

00000000004032d0 <strcpy@plt>:
  4032d0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  4032d4:	ldr	x17, [x16, #872]
  4032d8:	add	x16, x16, #0x368
  4032dc:	br	x17

00000000004032e0 <dirfd@plt>:
  4032e0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  4032e4:	ldr	x17, [x16, #880]
  4032e8:	add	x16, x16, #0x370
  4032ec:	br	x17

00000000004032f0 <endpwent@plt>:
  4032f0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  4032f4:	ldr	x17, [x16, #888]
  4032f8:	add	x16, x16, #0x378
  4032fc:	br	x17

0000000000403300 <__explicit_bzero_chk@plt>:
  403300:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  403304:	ldr	x17, [x16, #896]
  403308:	add	x16, x16, #0x380
  40330c:	br	x17

0000000000403310 <__lxstat@plt>:
  403310:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  403314:	ldr	x17, [x16, #904]
  403318:	add	x16, x16, #0x388
  40331c:	br	x17

0000000000403320 <read@plt>:
  403320:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  403324:	ldr	x17, [x16, #912]
  403328:	add	x16, x16, #0x390
  40332c:	br	x17

0000000000403330 <utimes@plt>:
  403330:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  403334:	ldr	x17, [x16, #920]
  403338:	add	x16, x16, #0x398
  40333c:	br	x17

0000000000403340 <__fxstat@plt>:
  403340:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  403344:	ldr	x17, [x16, #928]
  403348:	add	x16, x16, #0x3a0
  40334c:	br	x17

0000000000403350 <dcgettext@plt>:
  403350:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  403354:	ldr	x17, [x16, #936]
  403358:	add	x16, x16, #0x3a8
  40335c:	br	x17

0000000000403360 <fputs_unlocked@plt>:
  403360:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  403364:	ldr	x17, [x16, #944]
  403368:	add	x16, x16, #0x3b0
  40336c:	br	x17

0000000000403370 <__freading@plt>:
  403370:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  403374:	ldr	x17, [x16, #952]
  403378:	add	x16, x16, #0x3b8
  40337c:	br	x17

0000000000403380 <ftruncate@plt>:
  403380:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  403384:	ldr	x17, [x16, #960]
  403388:	add	x16, x16, #0x3c0
  40338c:	br	x17

0000000000403390 <symlinkat@plt>:
  403390:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  403394:	ldr	x17, [x16, #968]
  403398:	add	x16, x16, #0x3c8
  40339c:	br	x17

00000000004033a0 <fallocate@plt>:
  4033a0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  4033a4:	ldr	x17, [x16, #976]
  4033a8:	add	x16, x16, #0x3d0
  4033ac:	br	x17

00000000004033b0 <iswprint@plt>:
  4033b0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  4033b4:	ldr	x17, [x16, #984]
  4033b8:	add	x16, x16, #0x3d8
  4033bc:	br	x17

00000000004033c0 <umask@plt>:
  4033c0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  4033c4:	ldr	x17, [x16, #992]
  4033c8:	add	x16, x16, #0x3e0
  4033cc:	br	x17

00000000004033d0 <openat@plt>:
  4033d0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  4033d4:	ldr	x17, [x16, #1000]
  4033d8:	add	x16, x16, #0x3e8
  4033dc:	br	x17

00000000004033e0 <__assert_fail@plt>:
  4033e0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  4033e4:	ldr	x17, [x16, #1008]
  4033e8:	add	x16, x16, #0x3f0
  4033ec:	br	x17

00000000004033f0 <__errno_location@plt>:
  4033f0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  4033f4:	ldr	x17, [x16, #1016]
  4033f8:	add	x16, x16, #0x3f8
  4033fc:	br	x17

0000000000403400 <execlp@plt>:
  403400:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  403404:	ldr	x17, [x16, #1024]
  403408:	add	x16, x16, #0x400
  40340c:	br	x17

0000000000403410 <getenv@plt>:
  403410:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  403414:	ldr	x17, [x16, #1032]
  403418:	add	x16, x16, #0x408
  40341c:	br	x17

0000000000403420 <__xstat@plt>:
  403420:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  403424:	ldr	x17, [x16, #1040]
  403428:	add	x16, x16, #0x410
  40342c:	br	x17

0000000000403430 <chown@plt>:
  403430:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  403434:	ldr	x17, [x16, #1048]
  403438:	add	x16, x16, #0x418
  40343c:	br	x17

0000000000403440 <__getdelim@plt>:
  403440:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  403444:	ldr	x17, [x16, #1056]
  403448:	add	x16, x16, #0x420
  40344c:	br	x17

0000000000403450 <waitpid@plt>:
  403450:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  403454:	ldr	x17, [x16, #1064]
  403458:	add	x16, x16, #0x428
  40345c:	br	x17

0000000000403460 <unlink@plt>:
  403460:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  403464:	ldr	x17, [x16, #1072]
  403468:	add	x16, x16, #0x430
  40346c:	br	x17

0000000000403470 <fchown@plt>:
  403470:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  403474:	ldr	x17, [x16, #1080]
  403478:	add	x16, x16, #0x438
  40347c:	br	x17

0000000000403480 <mkdir@plt>:
  403480:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  403484:	ldr	x17, [x16, #1088]
  403488:	add	x16, x16, #0x440
  40348c:	br	x17

0000000000403490 <error_at_line@plt>:
  403490:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  403494:	ldr	x17, [x16, #1096]
  403498:	add	x16, x16, #0x448
  40349c:	br	x17

00000000004034a0 <__open_2@plt>:
  4034a0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  4034a4:	ldr	x17, [x16, #1104]
  4034a8:	add	x16, x16, #0x450
  4034ac:	br	x17

00000000004034b0 <ioctl@plt>:
  4034b0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  4034b4:	ldr	x17, [x16, #1112]
  4034b8:	add	x16, x16, #0x458
  4034bc:	br	x17

00000000004034c0 <setlocale@plt>:
  4034c0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  4034c4:	ldr	x17, [x16, #1120]
  4034c8:	add	x16, x16, #0x460
  4034cc:	br	x17

00000000004034d0 <acl_free@plt>:
  4034d0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  4034d4:	ldr	x17, [x16, #1128]
  4034d8:	add	x16, x16, #0x468
  4034dc:	br	x17

00000000004034e0 <__fxstatat@plt>:
  4034e0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  4034e4:	ldr	x17, [x16, #1136]
  4034e8:	add	x16, x16, #0x470
  4034ec:	br	x17

Disassembly of section .text:

00000000004034f0 <.text>:
  4034f0:	mov	x29, #0x0                   	// #0
  4034f4:	mov	x30, #0x0                   	// #0
  4034f8:	mov	x5, x0
  4034fc:	ldr	x1, [sp]
  403500:	add	x2, sp, #0x8
  403504:	mov	x6, sp
  403508:	movz	x0, #0x0, lsl #48
  40350c:	movk	x0, #0x0, lsl #32
  403510:	movk	x0, #0x40, lsl #16
  403514:	movk	x0, #0x4458
  403518:	movz	x3, #0x0, lsl #48
  40351c:	movk	x3, #0x0, lsl #32
  403520:	movk	x3, #0x41, lsl #16
  403524:	movk	x3, #0x3788
  403528:	movz	x4, #0x0, lsl #48
  40352c:	movk	x4, #0x0, lsl #32
  403530:	movk	x4, #0x41, lsl #16
  403534:	movk	x4, #0x3808
  403538:	bl	402f10 <__libc_start_main@plt>
  40353c:	bl	403070 <abort@plt>
  403540:	adrp	x0, 429000 <__fxstatat@plt+0x25b20>
  403544:	ldr	x0, [x0, #4064]
  403548:	cbz	x0, 403550 <__fxstatat@plt+0x70>
  40354c:	b	403040 <__gmon_start__@plt>
  403550:	ret
  403554:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  403558:	add	x0, x0, #0x528
  40355c:	adrp	x1, 42a000 <__fxstatat@plt+0x26b20>
  403560:	add	x1, x1, #0x528
  403564:	cmp	x0, x1
  403568:	b.eq	40359c <__fxstatat@plt+0xbc>  // b.none
  40356c:	stp	x29, x30, [sp, #-32]!
  403570:	mov	x29, sp
  403574:	adrp	x0, 413000 <__fxstatat@plt+0xfb20>
  403578:	ldr	x0, [x0, #2104]
  40357c:	str	x0, [sp, #24]
  403580:	mov	x1, x0
  403584:	cbz	x1, 403594 <__fxstatat@plt+0xb4>
  403588:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  40358c:	add	x0, x0, #0x528
  403590:	blr	x1
  403594:	ldp	x29, x30, [sp], #32
  403598:	ret
  40359c:	ret
  4035a0:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  4035a4:	add	x0, x0, #0x528
  4035a8:	adrp	x1, 42a000 <__fxstatat@plt+0x26b20>
  4035ac:	add	x1, x1, #0x528
  4035b0:	sub	x0, x0, x1
  4035b4:	lsr	x1, x0, #63
  4035b8:	add	x0, x1, x0, asr #3
  4035bc:	cmp	xzr, x0, asr #1
  4035c0:	b.eq	4035f8 <__fxstatat@plt+0x118>  // b.none
  4035c4:	stp	x29, x30, [sp, #-32]!
  4035c8:	mov	x29, sp
  4035cc:	asr	x1, x0, #1
  4035d0:	adrp	x0, 413000 <__fxstatat@plt+0xfb20>
  4035d4:	ldr	x0, [x0, #2112]
  4035d8:	str	x0, [sp, #24]
  4035dc:	mov	x2, x0
  4035e0:	cbz	x2, 4035f0 <__fxstatat@plt+0x110>
  4035e4:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  4035e8:	add	x0, x0, #0x528
  4035ec:	blr	x2
  4035f0:	ldp	x29, x30, [sp], #32
  4035f4:	ret
  4035f8:	ret
  4035fc:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  403600:	ldrb	w0, [x0, #1376]
  403604:	cbnz	w0, 403628 <__fxstatat@plt+0x148>
  403608:	stp	x29, x30, [sp, #-16]!
  40360c:	mov	x29, sp
  403610:	bl	403554 <__fxstatat@plt+0x74>
  403614:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  403618:	mov	w1, #0x1                   	// #1
  40361c:	strb	w1, [x0, #1376]
  403620:	ldp	x29, x30, [sp], #16
  403624:	ret
  403628:	ret
  40362c:	stp	x29, x30, [sp, #-16]!
  403630:	mov	x29, sp
  403634:	bl	4035a0 <__fxstatat@plt+0xc0>
  403638:	ldp	x29, x30, [sp], #16
  40363c:	ret
  403640:	sub	sp, sp, #0x30
  403644:	stp	x29, x30, [sp, #16]
  403648:	add	x29, sp, #0x10
  40364c:	stp	x19, x20, [sp, #32]
  403650:	mov	x20, x2
  403654:	adrp	x3, 42a000 <__fxstatat@plt+0x26b20>
  403658:	add	x5, x3, #0x568
  40365c:	adrp	x2, 42a000 <__fxstatat@plt+0x26b20>
  403660:	add	x4, x2, #0x488
  403664:	strb	wzr, [sp, #8]
  403668:	ldr	w5, [x5, #4]
  40366c:	str	w5, [sp]
  403670:	ldr	w7, [x3, #1384]
  403674:	ldr	w6, [x2, #1160]
  403678:	adrp	x5, 403000 <acl_get_fd@plt>
  40367c:	add	x5, x5, #0x6c8
  403680:	ldr	w4, [x4, #4]
  403684:	mov	x3, x20
  403688:	adrp	x2, 403000 <acl_get_fd@plt>
  40368c:	add	x2, x2, #0x734
  403690:	bl	40c4ec <__fxstatat@plt+0x900c>
  403694:	and	w19, w0, #0xff
  403698:	eor	w19, w19, #0x1
  40369c:	cbnz	w19, 4036b4 <__fxstatat@plt+0x1d4>
  4036a0:	ldrb	w0, [x20, #33]
  4036a4:	cbz	w0, 4036b4 <__fxstatat@plt+0x1d4>
  4036a8:	bl	4033f0 <__errno_location@plt>
  4036ac:	mov	w1, #0x5f                  	// #95
  4036b0:	str	w1, [x0]
  4036b4:	mov	w0, w19
  4036b8:	ldp	x19, x20, [sp, #32]
  4036bc:	ldp	x29, x30, [sp, #16]
  4036c0:	add	sp, sp, #0x30
  4036c4:	ret
  4036c8:	stp	x29, x30, [sp, #-48]!
  4036cc:	mov	x29, sp
  4036d0:	stp	x19, x20, [sp, #16]
  4036d4:	mov	x19, x0
  4036d8:	ldrb	w0, [x1, #46]
  4036dc:	cbnz	w0, 4036ec <__fxstatat@plt+0x20c>
  4036e0:	ldp	x19, x20, [sp, #16]
  4036e4:	ldp	x29, x30, [sp], #48
  4036e8:	ret
  4036ec:	str	x21, [sp, #32]
  4036f0:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  4036f4:	ldr	x21, [x0, #1352]
  4036f8:	mov	w2, #0x5                   	// #5
  4036fc:	adrp	x1, 413000 <__fxstatat@plt+0xfb20>
  403700:	add	x1, x1, #0x8d8
  403704:	mov	x0, #0x0                   	// #0
  403708:	bl	403350 <dcgettext@plt>
  40370c:	mov	x20, x0
  403710:	mov	x1, x19
  403714:	mov	w0, #0x4                   	// #4
  403718:	bl	40e69c <__fxstatat@plt+0xb1bc>
  40371c:	mov	x2, x0
  403720:	mov	x1, x20
  403724:	mov	x0, x21
  403728:	bl	405090 <__fxstatat@plt+0x1bb0>
  40372c:	ldr	x21, [sp, #32]
  403730:	b	4036e0 <__fxstatat@plt+0x200>
  403734:	stp	x29, x30, [sp, #-48]!
  403738:	mov	x29, sp
  40373c:	stp	x19, x20, [sp, #16]
  403740:	str	x21, [sp, #32]
  403744:	mov	x21, x0
  403748:	mov	x19, x1
  40374c:	mov	x20, x2
  403750:	ldrb	w0, [x2, #33]
  403754:	cbz	w0, 403764 <__fxstatat@plt+0x284>
  403758:	bl	4033f0 <__errno_location@plt>
  40375c:	mov	w1, #0x5f                  	// #95
  403760:	str	w1, [x0]
  403764:	mov	w1, #0x1ed                 	// #493
  403768:	mov	x0, x19
  40376c:	bl	403480 <mkdir@plt>
  403770:	mov	w19, w0
  403774:	cbz	w0, 40378c <__fxstatat@plt+0x2ac>
  403778:	mov	w0, w19
  40377c:	ldp	x19, x20, [sp, #16]
  403780:	ldr	x21, [sp, #32]
  403784:	ldp	x29, x30, [sp], #48
  403788:	ret
  40378c:	mov	x1, x20
  403790:	mov	x0, x21
  403794:	bl	4036c8 <__fxstatat@plt+0x1e8>
  403798:	b	403778 <__fxstatat@plt+0x298>
  40379c:	stp	x29, x30, [sp, #-64]!
  4037a0:	mov	x29, sp
  4037a4:	stp	x19, x20, [sp, #16]
  4037a8:	mov	x19, x1
  4037ac:	mov	x20, x2
  4037b0:	tst	w3, #0xff
  4037b4:	b.ne	4037c4 <__fxstatat@plt+0x2e4>  // b.any
  4037b8:	ldrb	w0, [x0]
  4037bc:	cmp	w0, #0x2f
  4037c0:	b.eq	403858 <__fxstatat@plt+0x378>  // b.none
  4037c4:	str	x21, [sp, #32]
  4037c8:	str	wzr, [sp, #56]
  4037cc:	mov	x3, x20
  4037d0:	adrp	x2, 403000 <acl_get_fd@plt>
  4037d4:	add	x2, x2, #0x734
  4037d8:	add	x1, sp, #0x38
  4037dc:	mov	x0, x19
  4037e0:	bl	40c348 <__fxstatat@plt+0x8e68>
  4037e4:	cmn	x0, #0x1
  4037e8:	b.ne	4038a4 <__fxstatat@plt+0x3c4>  // b.any
  4037ec:	bl	4033f0 <__errno_location@plt>
  4037f0:	ldr	w21, [x0]
  4037f4:	mov	w2, #0x5                   	// #5
  4037f8:	adrp	x1, 413000 <__fxstatat@plt+0xfb20>
  4037fc:	add	x1, x1, #0x8f0
  403800:	mov	x0, #0x0                   	// #0
  403804:	bl	403350 <dcgettext@plt>
  403808:	mov	x20, x0
  40380c:	mov	x1, x19
  403810:	mov	w0, #0x4                   	// #4
  403814:	bl	40e69c <__fxstatat@plt+0xb1bc>
  403818:	mov	x3, x0
  40381c:	mov	x2, x20
  403820:	mov	w1, w21
  403824:	mov	w0, #0x0                   	// #0
  403828:	bl	402c90 <error@plt>
  40382c:	mov	w1, #0x1                   	// #1
  403830:	add	x0, sp, #0x38
  403834:	bl	40f49c <__fxstatat@plt+0xbfbc>
  403838:	mov	w19, w0
  40383c:	add	x0, sp, #0x38
  403840:	bl	40f5d0 <__fxstatat@plt+0xc0f0>
  403844:	cmp	w19, #0x0
  403848:	b.gt	403920 <__fxstatat@plt+0x440>
  40384c:	mov	w0, #0x1                   	// #1
  403850:	ldr	x21, [sp, #32]
  403854:	b	403894 <__fxstatat@plt+0x3b4>
  403858:	ldrb	w0, [x1]
  40385c:	str	wzr, [sp, #56]
  403860:	cmp	w0, #0x2f
  403864:	b.ne	40392c <__fxstatat@plt+0x44c>  // b.any
  403868:	add	x0, sp, #0x38
  40386c:	bl	40f5d0 <__fxstatat@plt+0xc0f0>
  403870:	mov	x3, x20
  403874:	adrp	x2, 403000 <acl_get_fd@plt>
  403878:	add	x2, x2, #0x734
  40387c:	add	x1, sp, #0x38
  403880:	mov	x0, x19
  403884:	bl	40c348 <__fxstatat@plt+0x8e68>
  403888:	cmn	x0, #0x1
  40388c:	b.eq	403934 <__fxstatat@plt+0x454>  // b.none
  403890:	mov	w0, #0x0                   	// #0
  403894:	eor	w0, w0, #0x1
  403898:	ldp	x19, x20, [sp, #16]
  40389c:	ldp	x29, x30, [sp], #64
  4038a0:	ret
  4038a4:	mov	w1, #0x0                   	// #0
  4038a8:	add	x0, sp, #0x38
  4038ac:	bl	40f49c <__fxstatat@plt+0xbfbc>
  4038b0:	mov	w20, w0
  4038b4:	bl	4033f0 <__errno_location@plt>
  4038b8:	ldr	w21, [x0]
  4038bc:	add	x0, sp, #0x38
  4038c0:	bl	40f5d0 <__fxstatat@plt+0xc0f0>
  4038c4:	mov	w0, #0x0                   	// #0
  4038c8:	cmp	w20, #0x0
  4038cc:	b.gt	403984 <__fxstatat@plt+0x4a4>
  4038d0:	tbnz	w20, #31, 4038dc <__fxstatat@plt+0x3fc>
  4038d4:	ldr	x21, [sp, #32]
  4038d8:	b	403894 <__fxstatat@plt+0x3b4>
  4038dc:	mov	w2, #0x5                   	// #5
  4038e0:	adrp	x1, 413000 <__fxstatat@plt+0xfb20>
  4038e4:	add	x1, x1, #0x8f0
  4038e8:	mov	x0, #0x0                   	// #0
  4038ec:	bl	403350 <dcgettext@plt>
  4038f0:	mov	x20, x0
  4038f4:	mov	x1, x19
  4038f8:	mov	w0, #0x4                   	// #4
  4038fc:	bl	40e69c <__fxstatat@plt+0xb1bc>
  403900:	mov	x3, x0
  403904:	mov	x2, x20
  403908:	mov	w1, w21
  40390c:	mov	w0, #0x0                   	// #0
  403910:	bl	402c90 <error@plt>
  403914:	mov	w0, #0x0                   	// #0
  403918:	ldr	x21, [sp, #32]
  40391c:	b	403898 <__fxstatat@plt+0x3b8>
  403920:	mov	w0, #0x0                   	// #0
  403924:	ldr	x21, [sp, #32]
  403928:	b	403898 <__fxstatat@plt+0x3b8>
  40392c:	str	x21, [sp, #32]
  403930:	b	4037cc <__fxstatat@plt+0x2ec>
  403934:	str	x21, [sp, #32]
  403938:	bl	4033f0 <__errno_location@plt>
  40393c:	ldr	w21, [x0]
  403940:	mov	w2, #0x5                   	// #5
  403944:	adrp	x1, 413000 <__fxstatat@plt+0xfb20>
  403948:	add	x1, x1, #0x8f0
  40394c:	mov	x0, #0x0                   	// #0
  403950:	bl	403350 <dcgettext@plt>
  403954:	mov	x20, x0
  403958:	mov	x1, x19
  40395c:	mov	w0, #0x4                   	// #4
  403960:	bl	40e69c <__fxstatat@plt+0xb1bc>
  403964:	mov	x3, x0
  403968:	mov	x2, x20
  40396c:	mov	w1, w21
  403970:	mov	w0, #0x0                   	// #0
  403974:	bl	402c90 <error@plt>
  403978:	mov	w0, #0x1                   	// #1
  40397c:	ldr	x21, [sp, #32]
  403980:	b	403894 <__fxstatat@plt+0x3b4>
  403984:	ldr	x21, [sp, #32]
  403988:	b	403898 <__fxstatat@plt+0x3b8>
  40398c:	stp	x29, x30, [sp, #-480]!
  403990:	mov	x29, sp
  403994:	stp	x19, x20, [sp, #16]
  403998:	stp	x21, x22, [sp, #32]
  40399c:	mov	x20, x0
  4039a0:	mov	x21, x1
  4039a4:	mov	x19, x2
  4039a8:	ldrb	w0, [x2, #31]
  4039ac:	cbz	w0, 4039c4 <__fxstatat@plt+0x4e4>
  4039b0:	add	x2, sp, #0x160
  4039b4:	mov	x1, x20
  4039b8:	mov	w0, #0x0                   	// #0
  4039bc:	bl	403420 <__xstat@plt>
  4039c0:	cbnz	w0, 403abc <__fxstatat@plt+0x5dc>
  4039c4:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  4039c8:	ldrb	w0, [x0, #1392]
  4039cc:	cbz	w0, 4039e4 <__fxstatat@plt+0x504>
  4039d0:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  4039d4:	ldr	w22, [x0, #1168]
  4039d8:	mov	w0, #0xffff0e00            	// #-61952
  4039dc:	tst	w22, w0
  4039e0:	b.eq	403b04 <__fxstatat@plt+0x624>  // b.none
  4039e4:	mov	x5, #0x0                   	// #0
  4039e8:	add	x4, sp, #0xe0
  4039ec:	mov	x3, x19
  4039f0:	mov	w2, #0x0                   	// #0
  4039f4:	mov	x1, x21
  4039f8:	mov	x0, x20
  4039fc:	bl	4098c8 <__fxstatat@plt+0x63e8>
  403a00:	ands	w20, w0, #0xff
  403a04:	b.eq	403aa8 <__fxstatat@plt+0x5c8>  // b.none
  403a08:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  403a0c:	ldrb	w0, [x0, #1400]
  403a10:	cbnz	w0, 403cf4 <__fxstatat@plt+0x814>
  403a14:	ldrb	w0, [x19, #31]
  403a18:	cbz	w0, 403a5c <__fxstatat@plt+0x57c>
  403a1c:	ldr	w0, [sp, #368]
  403a20:	and	w0, w0, #0xf000
  403a24:	cmp	w0, #0x8, lsl #12
  403a28:	b.eq	403a5c <__fxstatat@plt+0x57c>  // b.none
  403a2c:	ldr	x0, [sp, #424]
  403a30:	str	x0, [sp, #224]
  403a34:	ldr	x0, [sp, #432]
  403a38:	str	x0, [sp, #232]
  403a3c:	ldr	x0, [sp, #440]
  403a40:	str	x0, [sp, #240]
  403a44:	ldr	x0, [sp, #448]
  403a48:	str	x0, [sp, #248]
  403a4c:	add	x1, sp, #0xe0
  403a50:	mov	x0, x21
  403a54:	bl	410658 <__fxstatat@plt+0xd178>
  403a58:	cbnz	w0, 403e74 <__fxstatat@plt+0x994>
  403a5c:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  403a60:	add	x2, x0, #0x568
  403a64:	ldr	w1, [x0, #1384]
  403a68:	ldr	w2, [x2, #4]
  403a6c:	and	w0, w1, w2
  403a70:	cmn	w0, #0x1
  403a74:	b.eq	403a84 <__fxstatat@plt+0x5a4>  // b.none
  403a78:	mov	x0, x21
  403a7c:	bl	403170 <lchown@plt>
  403a80:	cbnz	w0, 403ebc <__fxstatat@plt+0x9dc>
  403a84:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  403a88:	ldr	w1, [x0, #1168]
  403a8c:	mov	x0, x21
  403a90:	bl	402ea0 <chmod@plt>
  403a94:	mov	w20, #0x1                   	// #1
  403a98:	cbnz	w0, 403f04 <__fxstatat@plt+0xa24>
  403a9c:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  403aa0:	ldrb	w0, [x0, #1184]
  403aa4:	cbnz	w0, 403f4c <__fxstatat@plt+0xa6c>
  403aa8:	mov	w0, w20
  403aac:	ldp	x19, x20, [sp, #16]
  403ab0:	ldp	x21, x22, [sp, #32]
  403ab4:	ldp	x29, x30, [sp], #480
  403ab8:	ret
  403abc:	bl	4033f0 <__errno_location@plt>
  403ac0:	ldr	w21, [x0]
  403ac4:	mov	w2, #0x5                   	// #5
  403ac8:	adrp	x1, 413000 <__fxstatat@plt+0xfb20>
  403acc:	add	x1, x1, #0x910
  403ad0:	mov	x0, #0x0                   	// #0
  403ad4:	bl	403350 <dcgettext@plt>
  403ad8:	mov	x19, x0
  403adc:	mov	x1, x20
  403ae0:	mov	w0, #0x4                   	// #4
  403ae4:	bl	40e69c <__fxstatat@plt+0xb1bc>
  403ae8:	mov	x3, x0
  403aec:	mov	x2, x19
  403af0:	mov	w1, w21
  403af4:	mov	w0, #0x0                   	// #0
  403af8:	bl	402c90 <error@plt>
  403afc:	mov	w20, #0x0                   	// #0
  403b00:	b	403aa8 <__fxstatat@plt+0x5c8>
  403b04:	add	x2, sp, #0x60
  403b08:	mov	x1, x20
  403b0c:	mov	w0, #0x0                   	// #0
  403b10:	bl	403310 <__lxstat@plt>
  403b14:	cbnz	w0, 4039e4 <__fxstatat@plt+0x504>
  403b18:	add	x2, sp, #0xe0
  403b1c:	mov	x1, x21
  403b20:	bl	403310 <__lxstat@plt>
  403b24:	cbnz	w0, 4039e4 <__fxstatat@plt+0x504>
  403b28:	ldr	w0, [sp, #112]
  403b2c:	and	w1, w0, #0xf000
  403b30:	cmp	w1, #0x8, lsl #12
  403b34:	b.ne	4039e4 <__fxstatat@plt+0x504>  // b.any
  403b38:	ldr	w1, [sp, #240]
  403b3c:	and	w2, w1, #0xf000
  403b40:	cmp	w2, #0x8, lsl #12
  403b44:	b.ne	4039e4 <__fxstatat@plt+0x504>  // b.any
  403b48:	orr	w0, w0, w1
  403b4c:	mov	w2, #0xffff0e00            	// #-61952
  403b50:	tst	w0, w2
  403b54:	b.ne	4039e4 <__fxstatat@plt+0x504>  // b.any
  403b58:	ldr	x2, [sp, #144]
  403b5c:	ldr	x0, [sp, #272]
  403b60:	cmp	x2, x0
  403b64:	b.ne	4039e4 <__fxstatat@plt+0x504>  // b.any
  403b68:	and	w1, w1, #0xfff
  403b6c:	cmp	w22, w1
  403b70:	b.ne	4039e4 <__fxstatat@plt+0x504>  // b.any
  403b74:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  403b78:	ldr	w0, [x0, #1384]
  403b7c:	cmn	w0, #0x1
  403b80:	b.eq	403c6c <__fxstatat@plt+0x78c>  // b.none
  403b84:	ldr	w1, [sp, #248]
  403b88:	cmp	w0, w1
  403b8c:	b.ne	4039e4 <__fxstatat@plt+0x504>  // b.any
  403b90:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  403b94:	ldr	w0, [x0, #1388]
  403b98:	cmn	w0, #0x1
  403b9c:	b.eq	403ca0 <__fxstatat@plt+0x7c0>  // b.none
  403ba0:	ldr	w1, [sp, #252]
  403ba4:	cmp	w0, w1
  403ba8:	b.ne	4039e4 <__fxstatat@plt+0x504>  // b.any
  403bac:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  403bb0:	ldr	w0, [x0, #1396]
  403bb4:	cbz	w0, 403bc0 <__fxstatat@plt+0x6e0>
  403bb8:	ldrb	w0, [x19, #37]
  403bbc:	cbnz	w0, 403cd4 <__fxstatat@plt+0x7f4>
  403bc0:	mov	w1, #0x0                   	// #0
  403bc4:	mov	x0, x20
  403bc8:	bl	402eb0 <open@plt>
  403bcc:	mov	w22, w0
  403bd0:	tbnz	w0, #31, 4039e4 <__fxstatat@plt+0x504>
  403bd4:	stp	x23, x24, [sp, #48]
  403bd8:	mov	w1, #0x0                   	// #0
  403bdc:	mov	x0, x21
  403be0:	bl	402eb0 <open@plt>
  403be4:	mov	w23, w0
  403be8:	tbnz	w0, #31, 403ce4 <__fxstatat@plt+0x804>
  403bec:	stp	x25, x26, [sp, #64]
  403bf0:	str	x27, [sp, #80]
  403bf4:	adrp	x26, 42a000 <__fxstatat@plt+0x26b20>
  403bf8:	add	x26, x26, #0x598
  403bfc:	mov	x27, #0x1000                	// #4096
  403c00:	adrp	x25, 42b000 <__progname@@GLIBC_2.17+0xaa8>
  403c04:	add	x25, x25, #0x598
  403c08:	mov	x2, x27
  403c0c:	mov	x1, x26
  403c10:	mov	w0, w22
  403c14:	bl	40b228 <__fxstatat@plt+0x7d48>
  403c18:	mov	x24, x0
  403c1c:	cbz	x0, 404024 <__fxstatat@plt+0xb44>
  403c20:	mov	x2, x27
  403c24:	mov	x1, x25
  403c28:	mov	w0, w23
  403c2c:	bl	40b228 <__fxstatat@plt+0x7d48>
  403c30:	cmp	x0, x24
  403c34:	b.ne	403c4c <__fxstatat@plt+0x76c>  // b.any
  403c38:	mov	x2, x24
  403c3c:	mov	x1, x25
  403c40:	mov	x0, x26
  403c44:	bl	4030e0 <memcmp@plt>
  403c48:	cbz	w0, 403c08 <__fxstatat@plt+0x728>
  403c4c:	mov	w0, w22
  403c50:	bl	403020 <close@plt>
  403c54:	mov	w0, w23
  403c58:	bl	403020 <close@plt>
  403c5c:	ldp	x23, x24, [sp, #48]
  403c60:	ldp	x25, x26, [sp, #64]
  403c64:	ldr	x27, [sp, #80]
  403c68:	b	4039e4 <__fxstatat@plt+0x504>
  403c6c:	bl	4033f0 <__errno_location@plt>
  403c70:	mov	x22, x0
  403c74:	str	wzr, [x0]
  403c78:	bl	402d20 <getuid@plt>
  403c7c:	cmn	w0, #0x1
  403c80:	b.eq	403c94 <__fxstatat@plt+0x7b4>  // b.none
  403c84:	ldr	w1, [sp, #248]
  403c88:	cmp	w0, w1
  403c8c:	b.ne	4039e4 <__fxstatat@plt+0x504>  // b.any
  403c90:	b	403b90 <__fxstatat@plt+0x6b0>
  403c94:	ldr	w1, [x22]
  403c98:	cbz	w1, 403c84 <__fxstatat@plt+0x7a4>
  403c9c:	b	4039e4 <__fxstatat@plt+0x504>
  403ca0:	bl	4033f0 <__errno_location@plt>
  403ca4:	mov	x22, x0
  403ca8:	str	wzr, [x0]
  403cac:	bl	4031e0 <getgid@plt>
  403cb0:	cmn	w0, #0x1
  403cb4:	b.eq	403cc8 <__fxstatat@plt+0x7e8>  // b.none
  403cb8:	ldr	w1, [sp, #252]
  403cbc:	cmp	w0, w1
  403cc0:	b.ne	4039e4 <__fxstatat@plt+0x504>  // b.any
  403cc4:	b	403bac <__fxstatat@plt+0x6cc>
  403cc8:	ldr	w1, [x22]
  403ccc:	cbz	w1, 403cb8 <__fxstatat@plt+0x7d8>
  403cd0:	b	4039e4 <__fxstatat@plt+0x504>
  403cd4:	bl	4033f0 <__errno_location@plt>
  403cd8:	mov	w1, #0x5f                  	// #95
  403cdc:	str	w1, [x0]
  403ce0:	b	4039e4 <__fxstatat@plt+0x504>
  403ce4:	mov	w0, w22
  403ce8:	bl	403020 <close@plt>
  403cec:	ldp	x23, x24, [sp, #48]
  403cf0:	b	4039e4 <__fxstatat@plt+0x504>
  403cf4:	bl	402db0 <fork@plt>
  403cf8:	cmn	w0, #0x1
  403cfc:	b.eq	403db8 <__fxstatat@plt+0x8d8>  // b.none
  403d00:	cbz	w0, 403d50 <__fxstatat@plt+0x870>
  403d04:	mov	w2, #0x0                   	// #0
  403d08:	add	x1, sp, #0xe0
  403d0c:	bl	403450 <waitpid@plt>
  403d10:	tbnz	w0, #31, 403df8 <__fxstatat@plt+0x918>
  403d14:	ldr	w0, [sp, #224]
  403d18:	ubfx	x1, x0, #8, #8
  403d1c:	and	w0, w0, #0x7f
  403d20:	orr	w0, w1, w0
  403d24:	cbz	w0, 40400c <__fxstatat@plt+0xb2c>
  403d28:	mov	w2, #0x5                   	// #5
  403d2c:	adrp	x1, 413000 <__fxstatat@plt+0xfb20>
  403d30:	add	x1, x1, #0x960
  403d34:	mov	x0, #0x0                   	// #0
  403d38:	bl	403350 <dcgettext@plt>
  403d3c:	mov	x2, x0
  403d40:	mov	w1, #0x0                   	// #0
  403d44:	mov	w0, #0x0                   	// #0
  403d48:	bl	402c90 <error@plt>
  403d4c:	b	403de4 <__fxstatat@plt+0x904>
  403d50:	stp	x23, x24, [sp, #48]
  403d54:	stp	x25, x26, [sp, #64]
  403d58:	str	x27, [sp, #80]
  403d5c:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  403d60:	ldr	x20, [x0, #1176]
  403d64:	mov	x3, #0x0                   	// #0
  403d68:	mov	x2, x21
  403d6c:	mov	x1, x20
  403d70:	mov	x0, x20
  403d74:	bl	403400 <execlp@plt>
  403d78:	bl	4033f0 <__errno_location@plt>
  403d7c:	ldr	w21, [x0]
  403d80:	mov	w2, #0x5                   	// #5
  403d84:	adrp	x1, 413000 <__fxstatat@plt+0xfb20>
  403d88:	add	x1, x1, #0x938
  403d8c:	mov	x0, #0x0                   	// #0
  403d90:	bl	403350 <dcgettext@plt>
  403d94:	mov	x19, x0
  403d98:	mov	x1, x20
  403d9c:	mov	w0, #0x4                   	// #4
  403da0:	bl	40e69c <__fxstatat@plt+0xb1bc>
  403da4:	mov	x3, x0
  403da8:	mov	x2, x19
  403dac:	mov	w1, w21
  403db0:	mov	w0, #0x1                   	// #1
  403db4:	bl	402c90 <error@plt>
  403db8:	bl	4033f0 <__errno_location@plt>
  403dbc:	ldr	w19, [x0]
  403dc0:	mov	w2, #0x5                   	// #5
  403dc4:	adrp	x1, 413000 <__fxstatat@plt+0xfb20>
  403dc8:	add	x1, x1, #0x920
  403dcc:	mov	x0, #0x0                   	// #0
  403dd0:	bl	403350 <dcgettext@plt>
  403dd4:	mov	x2, x0
  403dd8:	mov	w1, w19
  403ddc:	mov	w0, #0x0                   	// #0
  403de0:	bl	402c90 <error@plt>
  403de4:	mov	x0, x21
  403de8:	bl	403460 <unlink@plt>
  403dec:	cbnz	w0, 403e28 <__fxstatat@plt+0x948>
  403df0:	mov	w20, #0x0                   	// #0
  403df4:	b	403aa8 <__fxstatat@plt+0x5c8>
  403df8:	bl	4033f0 <__errno_location@plt>
  403dfc:	ldr	w19, [x0]
  403e00:	mov	w2, #0x5                   	// #5
  403e04:	adrp	x1, 413000 <__fxstatat@plt+0xfb20>
  403e08:	add	x1, x1, #0x948
  403e0c:	mov	x0, #0x0                   	// #0
  403e10:	bl	403350 <dcgettext@plt>
  403e14:	mov	x2, x0
  403e18:	mov	w1, w19
  403e1c:	mov	w0, #0x0                   	// #0
  403e20:	bl	402c90 <error@plt>
  403e24:	b	403de4 <__fxstatat@plt+0x904>
  403e28:	stp	x23, x24, [sp, #48]
  403e2c:	stp	x25, x26, [sp, #64]
  403e30:	str	x27, [sp, #80]
  403e34:	bl	4033f0 <__errno_location@plt>
  403e38:	ldr	w20, [x0]
  403e3c:	mov	w2, #0x5                   	// #5
  403e40:	adrp	x1, 413000 <__fxstatat@plt+0xfb20>
  403e44:	add	x1, x1, #0x988
  403e48:	mov	x0, #0x0                   	// #0
  403e4c:	bl	403350 <dcgettext@plt>
  403e50:	mov	x19, x0
  403e54:	mov	x1, x21
  403e58:	mov	w0, #0x4                   	// #4
  403e5c:	bl	40e69c <__fxstatat@plt+0xb1bc>
  403e60:	mov	x3, x0
  403e64:	mov	x2, x19
  403e68:	mov	w1, w20
  403e6c:	mov	w0, #0x1                   	// #1
  403e70:	bl	402c90 <error@plt>
  403e74:	bl	4033f0 <__errno_location@plt>
  403e78:	ldr	w20, [x0]
  403e7c:	mov	w2, #0x5                   	// #5
  403e80:	adrp	x1, 413000 <__fxstatat@plt+0xfb20>
  403e84:	add	x1, x1, #0x9a0
  403e88:	mov	x0, #0x0                   	// #0
  403e8c:	bl	403350 <dcgettext@plt>
  403e90:	mov	x19, x0
  403e94:	mov	x1, x21
  403e98:	mov	w0, #0x4                   	// #4
  403e9c:	bl	40e69c <__fxstatat@plt+0xb1bc>
  403ea0:	mov	x3, x0
  403ea4:	mov	x2, x19
  403ea8:	mov	w1, w20
  403eac:	mov	w0, #0x0                   	// #0
  403eb0:	bl	402c90 <error@plt>
  403eb4:	mov	w20, #0x0                   	// #0
  403eb8:	b	403aa8 <__fxstatat@plt+0x5c8>
  403ebc:	bl	4033f0 <__errno_location@plt>
  403ec0:	ldr	w20, [x0]
  403ec4:	mov	w2, #0x5                   	// #5
  403ec8:	adrp	x1, 413000 <__fxstatat@plt+0xfb20>
  403ecc:	add	x1, x1, #0x9c0
  403ed0:	mov	x0, #0x0                   	// #0
  403ed4:	bl	403350 <dcgettext@plt>
  403ed8:	mov	x19, x0
  403edc:	mov	x1, x21
  403ee0:	mov	w0, #0x4                   	// #4
  403ee4:	bl	40e69c <__fxstatat@plt+0xb1bc>
  403ee8:	mov	x3, x0
  403eec:	mov	x2, x19
  403ef0:	mov	w1, w20
  403ef4:	mov	w0, #0x0                   	// #0
  403ef8:	bl	402c90 <error@plt>
  403efc:	mov	w20, #0x0                   	// #0
  403f00:	b	403a9c <__fxstatat@plt+0x5bc>
  403f04:	bl	4033f0 <__errno_location@plt>
  403f08:	ldr	w20, [x0]
  403f0c:	mov	w2, #0x5                   	// #5
  403f10:	adrp	x1, 413000 <__fxstatat@plt+0xfb20>
  403f14:	add	x1, x1, #0x9e0
  403f18:	mov	x0, #0x0                   	// #0
  403f1c:	bl	403350 <dcgettext@plt>
  403f20:	mov	x19, x0
  403f24:	mov	x1, x21
  403f28:	mov	w0, #0x4                   	// #4
  403f2c:	bl	40e69c <__fxstatat@plt+0xb1bc>
  403f30:	mov	x3, x0
  403f34:	mov	x2, x19
  403f38:	mov	w1, w20
  403f3c:	mov	w0, #0x0                   	// #0
  403f40:	bl	402c90 <error@plt>
  403f44:	mov	w20, #0x0                   	// #0
  403f48:	b	403a9c <__fxstatat@plt+0x5bc>
  403f4c:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  403f50:	ldr	w0, [x0, #1396]
  403f54:	cmp	w0, #0x1
  403f58:	b.ne	403aa8 <__fxstatat@plt+0x5c8>  // b.any
  403f5c:	add	x2, sp, #0xe0
  403f60:	mov	x1, x21
  403f64:	mov	w0, #0x0                   	// #0
  403f68:	bl	403310 <__lxstat@plt>
  403f6c:	cbnz	w0, 403aa8 <__fxstatat@plt+0x5c8>
  403f70:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  403f74:	ldrb	w0, [x0, #1185]
  403f78:	cbz	w0, 403f88 <__fxstatat@plt+0xaa8>
  403f7c:	ldrb	w0, [x21]
  403f80:	cmp	w0, #0x2f
  403f84:	b.eq	403fa0 <__fxstatat@plt+0xac0>  // b.none
  403f88:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  403f8c:	strb	wzr, [x0, #1185]
  403f90:	bl	4033f0 <__errno_location@plt>
  403f94:	mov	w1, #0x5f                  	// #95
  403f98:	str	w1, [x0]
  403f9c:	b	403aa8 <__fxstatat@plt+0x5c8>
  403fa0:	add	x0, x21, #0x1
  403fa4:	ldrb	w1, [x21, #1]
  403fa8:	cmp	w1, #0x2f
  403fac:	b.ne	403fbc <__fxstatat@plt+0xadc>  // b.any
  403fb0:	ldrb	w1, [x0, #1]!
  403fb4:	cmp	w1, #0x2f
  403fb8:	b.eq	403fb0 <__fxstatat@plt+0xad0>  // b.none
  403fbc:	cbz	w1, 403f88 <__fxstatat@plt+0xaa8>
  403fc0:	mov	x2, x0
  403fc4:	ldrb	w1, [x2, #1]!
  403fc8:	cmp	w1, #0x2f
  403fcc:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  403fd0:	b.ne	403fc4 <__fxstatat@plt+0xae4>  // b.any
  403fd4:	sub	x19, x0, #0x1
  403fd8:	sub	x21, x2, x19
  403fdc:	add	x0, x21, #0x2
  403fe0:	bl	402e80 <malloc@plt>
  403fe4:	mov	x22, x0
  403fe8:	cbz	x0, 403f88 <__fxstatat@plt+0xaa8>
  403fec:	mov	x2, x21
  403ff0:	mov	x1, x19
  403ff4:	bl	403100 <stpncpy@plt>
  403ff8:	mov	w1, #0x2f                  	// #47
  403ffc:	strh	w1, [x0]
  404000:	mov	x0, x22
  404004:	bl	4031b0 <free@plt>
  404008:	b	403f88 <__fxstatat@plt+0xaa8>
  40400c:	ldrb	w0, [x19, #31]
  404010:	cbz	w0, 403a5c <__fxstatat@plt+0x57c>
  404014:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  404018:	ldrb	w0, [x0, #1400]
  40401c:	cbnz	w0, 403a2c <__fxstatat@plt+0x54c>
  404020:	b	403a1c <__fxstatat@plt+0x53c>
  404024:	mov	w0, w22
  404028:	bl	403020 <close@plt>
  40402c:	mov	w0, w23
  404030:	bl	403020 <close@plt>
  404034:	ldp	x23, x24, [sp, #48]
  404038:	ldp	x25, x26, [sp, #64]
  40403c:	ldr	x27, [sp, #80]
  404040:	b	403a08 <__fxstatat@plt+0x528>
  404044:	stp	x29, x30, [sp, #-160]!
  404048:	mov	x29, sp
  40404c:	stp	x19, x20, [sp, #16]
  404050:	str	x21, [sp, #32]
  404054:	mov	w20, w0
  404058:	cbz	w0, 404098 <__fxstatat@plt+0xbb8>
  40405c:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  404060:	ldr	x19, [x0, #1328]
  404064:	mov	w2, #0x5                   	// #5
  404068:	adrp	x1, 413000 <__fxstatat@plt+0xfb20>
  40406c:	add	x1, x1, #0xa18
  404070:	mov	x0, #0x0                   	// #0
  404074:	bl	403350 <dcgettext@plt>
  404078:	adrp	x1, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  40407c:	ldr	x3, [x1, #2520]
  404080:	mov	x2, x0
  404084:	mov	w1, #0x1                   	// #1
  404088:	mov	x0, x19
  40408c:	bl	403120 <__fprintf_chk@plt>
  404090:	mov	w0, w20
  404094:	bl	402c70 <exit@plt>
  404098:	mov	w2, #0x5                   	// #5
  40409c:	adrp	x1, 413000 <__fxstatat@plt+0xfb20>
  4040a0:	add	x1, x1, #0xa40
  4040a4:	mov	x0, #0x0                   	// #0
  4040a8:	bl	403350 <dcgettext@plt>
  4040ac:	adrp	x1, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  4040b0:	ldr	x2, [x1, #2520]
  4040b4:	mov	x5, x2
  4040b8:	mov	x4, x2
  4040bc:	mov	x3, x2
  4040c0:	mov	x1, x0
  4040c4:	mov	w0, #0x1                   	// #1
  4040c8:	bl	402f20 <__printf_chk@plt>
  4040cc:	mov	w2, #0x5                   	// #5
  4040d0:	adrp	x1, 413000 <__fxstatat@plt+0xfb20>
  4040d4:	add	x1, x1, #0xae8
  4040d8:	mov	x0, #0x0                   	// #0
  4040dc:	bl	403350 <dcgettext@plt>
  4040e0:	adrp	x19, 42a000 <__fxstatat@plt+0x26b20>
  4040e4:	ldr	x1, [x19, #1352]
  4040e8:	bl	403360 <fputs_unlocked@plt>
  4040ec:	mov	w2, #0x5                   	// #5
  4040f0:	adrp	x1, 413000 <__fxstatat@plt+0xfb20>
  4040f4:	add	x1, x1, #0xcc0
  4040f8:	mov	x0, #0x0                   	// #0
  4040fc:	bl	403350 <dcgettext@plt>
  404100:	ldr	x1, [x19, #1352]
  404104:	bl	403360 <fputs_unlocked@plt>
  404108:	mov	w2, #0x5                   	// #5
  40410c:	adrp	x1, 413000 <__fxstatat@plt+0xfb20>
  404110:	add	x1, x1, #0xd10
  404114:	mov	x0, #0x0                   	// #0
  404118:	bl	403350 <dcgettext@plt>
  40411c:	ldr	x1, [x19, #1352]
  404120:	bl	403360 <fputs_unlocked@plt>
  404124:	mov	w2, #0x5                   	// #5
  404128:	adrp	x1, 413000 <__fxstatat@plt+0xfb20>
  40412c:	add	x1, x1, #0xee8
  404130:	mov	x0, #0x0                   	// #0
  404134:	bl	403350 <dcgettext@plt>
  404138:	ldr	x1, [x19, #1352]
  40413c:	bl	403360 <fputs_unlocked@plt>
  404140:	mov	w2, #0x5                   	// #5
  404144:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  404148:	add	x1, x1, #0x80
  40414c:	mov	x0, #0x0                   	// #0
  404150:	bl	403350 <dcgettext@plt>
  404154:	ldr	x1, [x19, #1352]
  404158:	bl	403360 <fputs_unlocked@plt>
  40415c:	mov	w2, #0x5                   	// #5
  404160:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  404164:	add	x1, x1, #0x278
  404168:	mov	x0, #0x0                   	// #0
  40416c:	bl	403350 <dcgettext@plt>
  404170:	ldr	x1, [x19, #1352]
  404174:	bl	403360 <fputs_unlocked@plt>
  404178:	mov	w2, #0x5                   	// #5
  40417c:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  404180:	add	x1, x1, #0x3d8
  404184:	mov	x0, #0x0                   	// #0
  404188:	bl	403350 <dcgettext@plt>
  40418c:	ldr	x1, [x19, #1352]
  404190:	bl	403360 <fputs_unlocked@plt>
  404194:	mov	w2, #0x5                   	// #5
  404198:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  40419c:	add	x1, x1, #0x408
  4041a0:	mov	x0, #0x0                   	// #0
  4041a4:	bl	403350 <dcgettext@plt>
  4041a8:	ldr	x1, [x19, #1352]
  4041ac:	bl	403360 <fputs_unlocked@plt>
  4041b0:	mov	w2, #0x5                   	// #5
  4041b4:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  4041b8:	add	x1, x1, #0x440
  4041bc:	mov	x0, #0x0                   	// #0
  4041c0:	bl	403350 <dcgettext@plt>
  4041c4:	ldr	x1, [x19, #1352]
  4041c8:	bl	403360 <fputs_unlocked@plt>
  4041cc:	mov	w2, #0x5                   	// #5
  4041d0:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  4041d4:	add	x1, x1, #0x520
  4041d8:	mov	x0, #0x0                   	// #0
  4041dc:	bl	403350 <dcgettext@plt>
  4041e0:	ldr	x1, [x19, #1352]
  4041e4:	bl	403360 <fputs_unlocked@plt>
  4041e8:	adrp	x2, 414000 <__fxstatat@plt+0x10b20>
  4041ec:	add	x2, x2, #0xc88
  4041f0:	ldr	x1, [x2]
  4041f4:	ldr	x0, [x2, #8]
  4041f8:	str	x1, [sp, #48]
  4041fc:	str	x0, [sp, #56]
  404200:	ldp	x4, x5, [x2, #16]
  404204:	stp	x4, x5, [sp, #64]
  404208:	ldp	x4, x5, [x2, #32]
  40420c:	stp	x4, x5, [sp, #80]
  404210:	ldp	x4, x5, [x2, #48]
  404214:	stp	x4, x5, [sp, #96]
  404218:	ldp	x4, x5, [x2, #64]
  40421c:	stp	x4, x5, [sp, #112]
  404220:	ldp	x4, x5, [x2, #80]
  404224:	stp	x4, x5, [sp, #128]
  404228:	ldp	x2, x3, [x2, #96]
  40422c:	stp	x2, x3, [sp, #144]
  404230:	add	x19, sp, #0x30
  404234:	cbz	x1, 404258 <__fxstatat@plt+0xd78>
  404238:	add	x19, sp, #0x30
  40423c:	adrp	x21, 413000 <__fxstatat@plt+0xfb20>
  404240:	add	x21, x21, #0xa00
  404244:	mov	x0, x21
  404248:	bl	403130 <strcmp@plt>
  40424c:	cbz	w0, 404258 <__fxstatat@plt+0xd78>
  404250:	ldr	x1, [x19, #16]!
  404254:	cbnz	x1, 404244 <__fxstatat@plt+0xd64>
  404258:	ldr	x19, [x19, #8]
  40425c:	cbz	x19, 4043ac <__fxstatat@plt+0xecc>
  404260:	mov	w2, #0x5                   	// #5
  404264:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  404268:	add	x1, x1, #0x600
  40426c:	mov	x0, #0x0                   	// #0
  404270:	bl	403350 <dcgettext@plt>
  404274:	adrp	x3, 414000 <__fxstatat@plt+0x10b20>
  404278:	add	x3, x3, #0x618
  40427c:	adrp	x2, 414000 <__fxstatat@plt+0x10b20>
  404280:	add	x2, x2, #0x640
  404284:	mov	x1, x0
  404288:	mov	w0, #0x1                   	// #1
  40428c:	bl	402f20 <__printf_chk@plt>
  404290:	mov	x1, #0x0                   	// #0
  404294:	mov	w0, #0x5                   	// #5
  404298:	bl	4034c0 <setlocale@plt>
  40429c:	cbz	x0, 4042b4 <__fxstatat@plt+0xdd4>
  4042a0:	mov	x2, #0x3                   	// #3
  4042a4:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  4042a8:	add	x1, x1, #0x650
  4042ac:	bl	402ef0 <strncmp@plt>
  4042b0:	cbnz	w0, 404330 <__fxstatat@plt+0xe50>
  4042b4:	mov	w2, #0x5                   	// #5
  4042b8:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  4042bc:	add	x1, x1, #0x6a0
  4042c0:	mov	x0, #0x0                   	// #0
  4042c4:	bl	403350 <dcgettext@plt>
  4042c8:	adrp	x21, 413000 <__fxstatat@plt+0xfb20>
  4042cc:	add	x21, x21, #0xa00
  4042d0:	mov	x3, x21
  4042d4:	adrp	x2, 414000 <__fxstatat@plt+0x10b20>
  4042d8:	add	x2, x2, #0x618
  4042dc:	mov	x1, x0
  4042e0:	mov	w0, #0x1                   	// #1
  4042e4:	bl	402f20 <__printf_chk@plt>
  4042e8:	mov	w2, #0x5                   	// #5
  4042ec:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  4042f0:	add	x1, x1, #0x6c0
  4042f4:	mov	x0, #0x0                   	// #0
  4042f8:	bl	403350 <dcgettext@plt>
  4042fc:	mov	x1, x0
  404300:	adrp	x3, 415000 <__fxstatat@plt+0x11b20>
  404304:	add	x0, x3, #0xb78
  404308:	adrp	x3, 413000 <__fxstatat@plt+0xfb20>
  40430c:	add	x3, x3, #0xa08
  404310:	cmp	x19, x21
  404314:	csel	x3, x3, x0, eq  // eq = none
  404318:	mov	x2, x19
  40431c:	mov	w0, #0x1                   	// #1
  404320:	bl	402f20 <__printf_chk@plt>
  404324:	b	404090 <__fxstatat@plt+0xbb0>
  404328:	adrp	x19, 413000 <__fxstatat@plt+0xfb20>
  40432c:	add	x19, x19, #0xa00
  404330:	mov	w2, #0x5                   	// #5
  404334:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  404338:	add	x1, x1, #0x658
  40433c:	mov	x0, #0x0                   	// #0
  404340:	bl	403350 <dcgettext@plt>
  404344:	adrp	x1, 42a000 <__fxstatat@plt+0x26b20>
  404348:	ldr	x1, [x1, #1352]
  40434c:	bl	403360 <fputs_unlocked@plt>
  404350:	b	4042b4 <__fxstatat@plt+0xdd4>
  404354:	mov	w2, #0x5                   	// #5
  404358:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  40435c:	add	x1, x1, #0x6a0
  404360:	mov	x0, #0x0                   	// #0
  404364:	bl	403350 <dcgettext@plt>
  404368:	adrp	x19, 413000 <__fxstatat@plt+0xfb20>
  40436c:	add	x19, x19, #0xa00
  404370:	mov	x3, x19
  404374:	adrp	x2, 414000 <__fxstatat@plt+0x10b20>
  404378:	add	x2, x2, #0x618
  40437c:	mov	x1, x0
  404380:	mov	w0, #0x1                   	// #1
  404384:	bl	402f20 <__printf_chk@plt>
  404388:	mov	w2, #0x5                   	// #5
  40438c:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  404390:	add	x1, x1, #0x6c0
  404394:	mov	x0, #0x0                   	// #0
  404398:	bl	403350 <dcgettext@plt>
  40439c:	mov	x1, x0
  4043a0:	adrp	x2, 413000 <__fxstatat@plt+0xfb20>
  4043a4:	add	x3, x2, #0xa08
  4043a8:	b	404318 <__fxstatat@plt+0xe38>
  4043ac:	mov	w2, #0x5                   	// #5
  4043b0:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  4043b4:	add	x1, x1, #0x600
  4043b8:	mov	x0, #0x0                   	// #0
  4043bc:	bl	403350 <dcgettext@plt>
  4043c0:	adrp	x3, 414000 <__fxstatat@plt+0x10b20>
  4043c4:	add	x3, x3, #0x618
  4043c8:	adrp	x2, 414000 <__fxstatat@plt+0x10b20>
  4043cc:	add	x2, x2, #0x640
  4043d0:	mov	x1, x0
  4043d4:	mov	w0, #0x1                   	// #1
  4043d8:	bl	402f20 <__printf_chk@plt>
  4043dc:	mov	x1, #0x0                   	// #0
  4043e0:	mov	w0, #0x5                   	// #5
  4043e4:	bl	4034c0 <setlocale@plt>
  4043e8:	cbz	x0, 404354 <__fxstatat@plt+0xe74>
  4043ec:	mov	x2, #0x3                   	// #3
  4043f0:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  4043f4:	add	x1, x1, #0x650
  4043f8:	bl	402ef0 <strncmp@plt>
  4043fc:	cbnz	w0, 404328 <__fxstatat@plt+0xe48>
  404400:	mov	w2, #0x5                   	// #5
  404404:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  404408:	add	x1, x1, #0x6a0
  40440c:	mov	x0, #0x0                   	// #0
  404410:	bl	403350 <dcgettext@plt>
  404414:	adrp	x19, 413000 <__fxstatat@plt+0xfb20>
  404418:	add	x19, x19, #0xa00
  40441c:	mov	x3, x19
  404420:	adrp	x2, 414000 <__fxstatat@plt+0x10b20>
  404424:	add	x2, x2, #0x618
  404428:	mov	x1, x0
  40442c:	mov	w0, #0x1                   	// #1
  404430:	bl	402f20 <__printf_chk@plt>
  404434:	mov	w2, #0x5                   	// #5
  404438:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  40443c:	add	x1, x1, #0x6c0
  404440:	mov	x0, #0x0                   	// #0
  404444:	bl	403350 <dcgettext@plt>
  404448:	mov	x1, x0
  40444c:	adrp	x3, 413000 <__fxstatat@plt+0xfb20>
  404450:	add	x3, x3, #0xa08
  404454:	b	404318 <__fxstatat@plt+0xe38>
  404458:	stp	x29, x30, [sp, #-352]!
  40445c:	mov	x29, sp
  404460:	stp	x19, x20, [sp, #16]
  404464:	stp	x21, x22, [sp, #32]
  404468:	stp	x23, x24, [sp, #48]
  40446c:	stp	x25, x26, [sp, #64]
  404470:	stp	x27, x28, [sp, #80]
  404474:	mov	w20, w0
  404478:	mov	x21, x1
  40447c:	adrp	x19, 42a000 <__fxstatat@plt+0x26b20>
  404480:	add	x19, x19, #0x568
  404484:	str	wzr, [x19, #12]
  404488:	ldr	x0, [x1]
  40448c:	bl	40cde8 <__fxstatat@plt+0x9908>
  404490:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  404494:	add	x1, x1, #0xb78
  404498:	mov	w0, #0x6                   	// #6
  40449c:	bl	4034c0 <setlocale@plt>
  4044a0:	adrp	x22, 413000 <__fxstatat@plt+0xfb20>
  4044a4:	add	x22, x22, #0x860
  4044a8:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  4044ac:	add	x1, x1, #0x6f8
  4044b0:	mov	x0, x22
  4044b4:	bl	402f00 <bindtextdomain@plt>
  4044b8:	mov	x0, x22
  4044bc:	bl	4030f0 <textdomain@plt>
  4044c0:	adrp	x0, 40a000 <__fxstatat@plt+0x6b20>
  4044c4:	add	x0, x0, #0xae8
  4044c8:	bl	413810 <__fxstatat@plt+0x10330>
  4044cc:	add	x0, sp, #0x110
  4044d0:	bl	405fcc <__fxstatat@plt+0x2aec>
  4044d4:	mov	w0, #0x1                   	// #1
  4044d8:	strb	w0, [sp, #292]
  4044dc:	str	wzr, [sp, #328]
  4044e0:	mov	w1, #0x4                   	// #4
  4044e4:	str	w1, [sp, #276]
  4044e8:	strb	w0, [sp, #293]
  4044ec:	strb	wzr, [sp, #294]
  4044f0:	strb	wzr, [sp, #295]
  4044f4:	str	w1, [sp, #280]
  4044f8:	strb	wzr, [sp, #296]
  4044fc:	strb	w0, [sp, #297]
  404500:	strb	wzr, [sp, #300]
  404504:	strb	wzr, [sp, #301]
  404508:	strb	wzr, [sp, #306]
  40450c:	strb	wzr, [sp, #302]
  404510:	strb	wzr, [sp, #303]
  404514:	strb	wzr, [sp, #304]
  404518:	strb	wzr, [sp, #313]
  40451c:	strb	w0, [sp, #307]
  404520:	strb	wzr, [sp, #308]
  404524:	strb	wzr, [sp, #312]
  404528:	strb	wzr, [sp, #314]
  40452c:	mov	w1, #0x2                   	// #2
  404530:	str	w1, [sp, #284]
  404534:	strb	wzr, [sp, #316]
  404538:	str	wzr, [sp, #272]
  40453c:	strb	w0, [sp, #315]
  404540:	mov	w0, #0x180                 	// #384
  404544:	str	w0, [sp, #288]
  404548:	strb	wzr, [sp, #319]
  40454c:	strb	wzr, [sp, #320]
  404550:	strb	wzr, [sp, #317]
  404554:	strb	wzr, [sp, #310]
  404558:	strb	wzr, [sp, #309]
  40455c:	strb	wzr, [sp, #305]
  404560:	strb	wzr, [sp, #311]
  404564:	strb	wzr, [sp, #318]
  404568:	str	xzr, [sp, #336]
  40456c:	str	xzr, [sp, #344]
  404570:	str	xzr, [x19, #24]
  404574:	str	xzr, [x19, #32]
  404578:	strb	wzr, [x19, #16]
  40457c:	strb	wzr, [x19, #40]
  404580:	mov	w0, #0x0                   	// #0
  404584:	bl	4033c0 <umask@plt>
  404588:	str	xzr, [sp, #136]
  40458c:	str	wzr, [sp, #132]
  404590:	mov	w24, #0x0                   	// #0
  404594:	mov	x27, #0x0                   	// #0
  404598:	mov	w23, #0x0                   	// #0
  40459c:	str	xzr, [sp, #104]
  4045a0:	str	xzr, [sp, #112]
  4045a4:	mov	w28, #0x0                   	// #0
  4045a8:	str	xzr, [sp, #120]
  4045ac:	adrp	x19, 414000 <__fxstatat@plt+0x10b20>
  4045b0:	add	x19, x19, #0xc88
  4045b4:	add	x19, x19, #0x70
  4045b8:	adrp	x22, 414000 <__fxstatat@plt+0x10b20>
  4045bc:	add	x22, x22, #0x7e0
  4045c0:	adrp	x25, 42a000 <__fxstatat@plt+0x26b20>
  4045c4:	add	x25, x25, #0x568
  4045c8:	mov	w26, #0x1                   	// #1
  4045cc:	mov	x4, #0x0                   	// #0
  4045d0:	mov	x3, x19
  4045d4:	mov	x2, x22
  4045d8:	mov	x1, x21
  4045dc:	mov	w0, w20
  4045e0:	bl	403110 <getopt_long@plt>
  4045e4:	cmn	w0, #0x1
  4045e8:	b.eq	404814 <__fxstatat@plt+0x1334>  // b.none
  4045ec:	cmp	w0, #0x76
  4045f0:	b.gt	404628 <__fxstatat@plt+0x1148>
  4045f4:	cmn	w0, #0x3
  4045f8:	b.lt	404804 <__fxstatat@plt+0x1324>  // b.tstop
  4045fc:	add	w0, w0, #0x3
  404600:	cmp	w0, #0x79
  404604:	b.hi	404804 <__fxstatat@plt+0x1324>  // b.pmore
  404608:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  40460c:	add	x1, x1, #0xc08
  404610:	ldrb	w0, [x1, w0, uxtw]
  404614:	adr	x1, 404620 <__fxstatat@plt+0x1140>
  404618:	add	x0, x1, w0, sxtb #2
  40461c:	br	x0
  404620:	mov	w23, #0x1                   	// #1
  404624:	b	4045cc <__fxstatat@plt+0x10ec>
  404628:	cmp	w0, #0x100
  40462c:	b.eq	404724 <__fxstatat@plt+0x1244>  // b.none
  404630:	cmp	w0, #0x101
  404634:	b.ne	404804 <__fxstatat@plt+0x1324>  // b.any
  404638:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  40463c:	ldr	x0, [x0, #1336]
  404640:	bl	411198 <__fxstatat@plt+0xdcb8>
  404644:	adrp	x1, 42a000 <__fxstatat@plt+0x26b20>
  404648:	str	x0, [x1, #1176]
  40464c:	mov	w0, #0x1                   	// #1
  404650:	str	w0, [sp, #132]
  404654:	b	4045cc <__fxstatat@plt+0x10ec>
  404658:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  40465c:	ldr	x0, [x0, #1336]
  404660:	cmp	x0, #0x0
  404664:	ldr	x1, [sp, #104]
  404668:	csel	x0, x1, x0, eq  // eq = none
  40466c:	str	x0, [sp, #104]
  404670:	mov	w28, #0x1                   	// #1
  404674:	b	4045cc <__fxstatat@plt+0x10ec>
  404678:	strb	w26, [x25, #8]
  40467c:	b	4045cc <__fxstatat@plt+0x10ec>
  404680:	strb	w26, [x25, #16]
  404684:	mov	x1, #0x0                   	// #0
  404688:	mov	w0, #0x11                  	// #17
  40468c:	bl	402e20 <signal@plt>
  404690:	b	4045cc <__fxstatat@plt+0x10ec>
  404694:	strb	w26, [x25, #40]
  404698:	b	4045cc <__fxstatat@plt+0x10ec>
  40469c:	strb	w26, [sp, #318]
  4046a0:	b	4045cc <__fxstatat@plt+0x10ec>
  4046a4:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  4046a8:	ldr	x0, [x0, #1336]
  4046ac:	str	x0, [x25, #32]
  4046b0:	b	4045cc <__fxstatat@plt+0x10ec>
  4046b4:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  4046b8:	ldr	x0, [x0, #1336]
  4046bc:	str	x0, [sp, #120]
  4046c0:	b	4045cc <__fxstatat@plt+0x10ec>
  4046c4:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  4046c8:	ldr	x0, [x0, #1336]
  4046cc:	str	x0, [x25, #24]
  4046d0:	b	4045cc <__fxstatat@plt+0x10ec>
  4046d4:	strb	w26, [sp, #303]
  4046d8:	b	4045cc <__fxstatat@plt+0x10ec>
  4046dc:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  4046e0:	ldr	x0, [x0, #1336]
  4046e4:	str	x0, [sp, #112]
  4046e8:	mov	w28, #0x1                   	// #1
  4046ec:	b	4045cc <__fxstatat@plt+0x10ec>
  4046f0:	cbnz	x27, 404700 <__fxstatat@plt+0x1220>
  4046f4:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  4046f8:	ldr	x27, [x0, #1336]
  4046fc:	b	4045cc <__fxstatat@plt+0x10ec>
  404700:	mov	w2, #0x5                   	// #5
  404704:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  404708:	add	x1, x1, #0x710
  40470c:	mov	x0, #0x0                   	// #0
  404710:	bl	403350 <dcgettext@plt>
  404714:	mov	x2, x0
  404718:	mov	w1, #0x0                   	// #0
  40471c:	mov	w0, #0x1                   	// #1
  404720:	bl	402c90 <error@plt>
  404724:	ldr	w0, [x25, #12]
  404728:	cbz	w0, 40473c <__fxstatat@plt+0x125c>
  40472c:	strb	w26, [sp, #309]
  404730:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  404734:	strb	wzr, [x0, #1184]
  404738:	b	4045cc <__fxstatat@plt+0x10ec>
  40473c:	mov	w2, #0x5                   	// #5
  404740:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  404744:	add	x1, x1, #0x738
  404748:	mov	x0, #0x0                   	// #0
  40474c:	bl	403350 <dcgettext@plt>
  404750:	mov	x2, x0
  404754:	mov	w1, #0x0                   	// #0
  404758:	mov	w0, #0x0                   	// #0
  40475c:	bl	402c90 <error@plt>
  404760:	b	4045cc <__fxstatat@plt+0x10ec>
  404764:	ldr	w0, [x25, #12]
  404768:	cbz	w0, 404790 <__fxstatat@plt+0x12b0>
  40476c:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  404770:	strb	wzr, [x0, #1184]
  404774:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  404778:	ldr	x0, [x0, #1336]
  40477c:	cbz	x0, 404788 <__fxstatat@plt+0x12a8>
  404780:	str	x0, [sp, #136]
  404784:	b	4045cc <__fxstatat@plt+0x10ec>
  404788:	strb	w26, [sp, #305]
  40478c:	b	4045cc <__fxstatat@plt+0x10ec>
  404790:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  404794:	ldr	x0, [x0, #1336]
  404798:	cbz	x0, 4045cc <__fxstatat@plt+0x10ec>
  40479c:	mov	w2, #0x5                   	// #5
  4047a0:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  4047a4:	add	x1, x1, #0x788
  4047a8:	mov	x0, #0x0                   	// #0
  4047ac:	bl	403350 <dcgettext@plt>
  4047b0:	mov	x2, x0
  4047b4:	mov	w1, #0x0                   	// #0
  4047b8:	mov	w0, #0x0                   	// #0
  4047bc:	bl	402c90 <error@plt>
  4047c0:	b	4045cc <__fxstatat@plt+0x10ec>
  4047c4:	mov	w0, #0x0                   	// #0
  4047c8:	bl	404044 <__fxstatat@plt+0xb64>
  4047cc:	mov	x5, #0x0                   	// #0
  4047d0:	adrp	x4, 414000 <__fxstatat@plt+0x10b20>
  4047d4:	add	x4, x4, #0x7d0
  4047d8:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  4047dc:	ldr	x3, [x0, #1208]
  4047e0:	adrp	x2, 414000 <__fxstatat@plt+0x10b20>
  4047e4:	add	x2, x2, #0x640
  4047e8:	adrp	x1, 413000 <__fxstatat@plt+0xfb20>
  4047ec:	add	x1, x1, #0xa00
  4047f0:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  4047f4:	ldr	x0, [x0, #1352]
  4047f8:	bl	410de4 <__fxstatat@plt+0xd904>
  4047fc:	mov	w0, #0x0                   	// #0
  404800:	bl	402c70 <exit@plt>
  404804:	mov	w0, #0x1                   	// #1
  404808:	bl	404044 <__fxstatat@plt+0xb64>
  40480c:	mov	w24, #0x1                   	// #1
  404810:	b	4045cc <__fxstatat@plt+0x10ec>
  404814:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  404818:	ldrb	w0, [x0, #1424]
  40481c:	cbz	w0, 405018 <__fxstatat@plt+0x1b38>
  404820:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  404824:	ldrb	w19, [x0, #1400]
  404828:	cbnz	w19, 404888 <__fxstatat@plt+0x13a8>
  40482c:	cbnz	x27, 4048ac <__fxstatat@plt+0x13cc>
  404830:	cbnz	w28, 404910 <__fxstatat@plt+0x1430>
  404834:	mov	w0, #0x0                   	// #0
  404838:	str	w0, [sp, #272]
  40483c:	ldr	x0, [sp, #112]
  404840:	bl	40a3e0 <__fxstatat@plt+0x6f00>
  404844:	ldrb	w0, [sp, #309]
  404848:	cbz	w0, 404930 <__fxstatat@plt+0x1450>
  40484c:	ldr	x0, [sp, #136]
  404850:	cmp	x0, #0x0
  404854:	cset	w1, ne  // ne = any
  404858:	ldrb	w0, [sp, #305]
  40485c:	orr	w0, w0, w1
  404860:	cbz	w0, 404938 <__fxstatat@plt+0x1458>
  404864:	mov	w2, #0x5                   	// #5
  404868:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  40486c:	add	x1, x1, #0x8c0
  404870:	mov	x0, #0x0                   	// #0
  404874:	bl	403350 <dcgettext@plt>
  404878:	mov	x2, x0
  40487c:	mov	w1, #0x0                   	// #0
  404880:	mov	w0, #0x1                   	// #1
  404884:	bl	402c90 <error@plt>
  404888:	mov	w2, #0x5                   	// #5
  40488c:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  404890:	add	x1, x1, #0x7f8
  404894:	mov	x0, #0x0                   	// #0
  404898:	bl	403350 <dcgettext@plt>
  40489c:	mov	x2, x0
  4048a0:	mov	w1, #0x0                   	// #0
  4048a4:	mov	w0, #0x1                   	// #1
  4048a8:	bl	402c90 <error@plt>
  4048ac:	mov	w2, #0x5                   	// #5
  4048b0:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  4048b4:	add	x1, x1, #0x838
  4048b8:	mov	x0, #0x0                   	// #0
  4048bc:	bl	403350 <dcgettext@plt>
  4048c0:	mov	x2, x0
  4048c4:	mov	w1, #0x0                   	// #0
  4048c8:	mov	w0, #0x1                   	// #1
  4048cc:	bl	402c90 <error@plt>
  4048d0:	bl	4033f0 <__errno_location@plt>
  4048d4:	ldr	w20, [x0]
  4048d8:	mov	w2, #0x5                   	// #5
  4048dc:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  4048e0:	add	x1, x1, #0x878
  4048e4:	mov	x0, #0x0                   	// #0
  4048e8:	bl	403350 <dcgettext@plt>
  4048ec:	mov	x19, x0
  4048f0:	mov	x1, x27
  4048f4:	mov	w0, #0x4                   	// #4
  4048f8:	bl	40e69c <__fxstatat@plt+0xb1bc>
  4048fc:	mov	x3, x0
  404900:	mov	x2, x19
  404904:	mov	w1, w20
  404908:	mov	w0, #0x1                   	// #1
  40490c:	bl	402c90 <error@plt>
  404910:	mov	w2, #0x5                   	// #5
  404914:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  404918:	add	x1, x1, #0x8b0
  40491c:	mov	x0, #0x0                   	// #0
  404920:	bl	403350 <dcgettext@plt>
  404924:	ldr	x1, [sp, #104]
  404928:	bl	40aa38 <__fxstatat@plt+0x7558>
  40492c:	b	404838 <__fxstatat@plt+0x1358>
  404930:	ldr	x0, [sp, #136]
  404934:	cbnz	x0, 404ab4 <__fxstatat@plt+0x15d4>
  404938:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  40493c:	ldr	w22, [x0, #1344]
  404940:	sub	w20, w20, w22
  404944:	sbfiz	x25, x22, #3, #32
  404948:	add	x22, x21, w22, sxtw #3
  40494c:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  404950:	ldrb	w0, [x0, #1424]
  404954:	eor	w1, w0, #0x1
  404958:	cmp	x27, #0x0
  40495c:	cset	w0, eq  // eq = none
  404960:	and	w0, w0, w1
  404964:	cmp	w0, w20
  404968:	b.ge	404af4 <__fxstatat@plt+0x1614>  // b.tcont
  40496c:	cbz	w24, 404bc8 <__fxstatat@plt+0x16e8>
  404970:	cbnz	w19, 404b64 <__fxstatat@plt+0x1684>
  404974:	mov	x27, #0x0                   	// #0
  404978:	cmp	w20, #0x2
  40497c:	b.gt	404b88 <__fxstatat@plt+0x16a8>
  404980:	ldr	x0, [sp, #120]
  404984:	cbz	x0, 4049dc <__fxstatat@plt+0x14fc>
  404988:	bl	40c83c <__fxstatat@plt+0x935c>
  40498c:	mov	x19, x0
  404990:	cbz	x0, 404d20 <__fxstatat@plt+0x1840>
  404994:	mov	x4, #0x0                   	// #0
  404998:	mov	x3, x0
  40499c:	mov	w2, #0x0                   	// #0
  4049a0:	mov	w1, #0x0                   	// #0
  4049a4:	mov	w0, #0x0                   	// #0
  4049a8:	bl	40cc5c <__fxstatat@plt+0x977c>
  4049ac:	adrp	x24, 42a000 <__fxstatat@plt+0x26b20>
  4049b0:	add	x24, x24, #0x488
  4049b4:	str	w0, [x24, #8]
  4049b8:	mov	x4, x24
  4049bc:	mov	x3, x19
  4049c0:	mov	w2, #0x0                   	// #0
  4049c4:	mov	w1, #0x1                   	// #1
  4049c8:	mov	w0, #0x0                   	// #0
  4049cc:	bl	40cc5c <__fxstatat@plt+0x977c>
  4049d0:	str	w0, [x24, #4]
  4049d4:	mov	x0, x19
  4049d8:	bl	4031b0 <free@plt>
  4049dc:	ldr	w0, [sp, #132]
  4049e0:	cbz	w0, 4049f0 <__fxstatat@plt+0x1510>
  4049e4:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  4049e8:	ldrb	w0, [x0, #1400]
  4049ec:	cbz	w0, 404d54 <__fxstatat@plt+0x1874>
  4049f0:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  4049f4:	ldrb	w0, [x0, #1392]
  4049f8:	cbz	w0, 404a24 <__fxstatat@plt+0x1544>
  4049fc:	ldrb	w0, [sp, #303]
  404a00:	cbnz	w0, 404d7c <__fxstatat@plt+0x189c>
  404a04:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  404a08:	ldrb	w0, [x0, #1400]
  404a0c:	cbnz	w0, 404da8 <__fxstatat@plt+0x18c8>
  404a10:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  404a14:	ldr	w1, [x0, #1168]
  404a18:	mov	w0, #0xffff0e00            	// #-61952
  404a1c:	tst	w1, w0
  404a20:	b.ne	404dd4 <__fxstatat@plt+0x18f4>  // b.any
  404a24:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  404a28:	ldr	x0, [x0, #1408]
  404a2c:	cbz	x0, 404e70 <__fxstatat@plt+0x1990>
  404a30:	bl	402f70 <getpwnam@plt>
  404a34:	cbz	x0, 404dfc <__fxstatat@plt+0x191c>
  404a38:	ldr	w1, [x0, #16]
  404a3c:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  404a40:	str	w1, [x0, #1384]
  404a44:	bl	4032f0 <endpwent@plt>
  404a48:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  404a4c:	ldr	x0, [x0, #1416]
  404a50:	cbz	x0, 404ef4 <__fxstatat@plt+0x1a14>
  404a54:	bl	402d10 <getgrnam@plt>
  404a58:	cbz	x0, 404e80 <__fxstatat@plt+0x19a0>
  404a5c:	ldr	w1, [x0, #16]
  404a60:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  404a64:	str	w1, [x0, #1388]
  404a68:	bl	402dc0 <endgrent@plt>
  404a6c:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  404a70:	ldrb	w0, [x0, #1424]
  404a74:	cbz	w0, 404f04 <__fxstatat@plt+0x1a24>
  404a78:	add	x3, sp, #0x110
  404a7c:	adrp	x2, 403000 <acl_get_fd@plt>
  404a80:	add	x2, x2, #0x640
  404a84:	mov	x1, x22
  404a88:	mov	w0, w20
  404a8c:	bl	40f668 <__fxstatat@plt+0xc188>
  404a90:	mov	w24, w0
  404a94:	mov	w0, w24
  404a98:	ldp	x19, x20, [sp, #16]
  404a9c:	ldp	x21, x22, [sp, #32]
  404aa0:	ldp	x23, x24, [sp, #48]
  404aa4:	ldp	x25, x26, [sp, #64]
  404aa8:	ldp	x27, x28, [sp, #80]
  404aac:	ldp	x29, x30, [sp], #352
  404ab0:	ret
  404ab4:	bl	4033f0 <__errno_location@plt>
  404ab8:	mov	w20, #0x5f                  	// #95
  404abc:	str	w20, [x0]
  404ac0:	mov	w2, #0x5                   	// #5
  404ac4:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  404ac8:	add	x1, x1, #0x8f0
  404acc:	mov	x0, #0x0                   	// #0
  404ad0:	bl	403350 <dcgettext@plt>
  404ad4:	mov	x19, x0
  404ad8:	ldr	x0, [sp, #136]
  404adc:	bl	40e93c <__fxstatat@plt+0xb45c>
  404ae0:	mov	x3, x0
  404ae4:	mov	x2, x19
  404ae8:	mov	w1, w20
  404aec:	mov	w0, #0x1                   	// #1
  404af0:	bl	402c90 <error@plt>
  404af4:	cmp	w20, #0x0
  404af8:	b.le	404b3c <__fxstatat@plt+0x165c>
  404afc:	mov	w2, #0x5                   	// #5
  404b00:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  404b04:	add	x1, x1, #0x940
  404b08:	mov	x0, #0x0                   	// #0
  404b0c:	bl	403350 <dcgettext@plt>
  404b10:	mov	x19, x0
  404b14:	ldr	x1, [x21, x25]
  404b18:	mov	w0, #0x4                   	// #4
  404b1c:	bl	40e69c <__fxstatat@plt+0xb1bc>
  404b20:	mov	x3, x0
  404b24:	mov	x2, x19
  404b28:	mov	w1, #0x0                   	// #0
  404b2c:	mov	w0, #0x0                   	// #0
  404b30:	bl	402c90 <error@plt>
  404b34:	mov	w0, #0x1                   	// #1
  404b38:	bl	404044 <__fxstatat@plt+0xb64>
  404b3c:	mov	w2, #0x5                   	// #5
  404b40:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  404b44:	add	x1, x1, #0x928
  404b48:	mov	x0, #0x0                   	// #0
  404b4c:	bl	403350 <dcgettext@plt>
  404b50:	mov	x2, x0
  404b54:	mov	w1, #0x0                   	// #0
  404b58:	mov	w0, #0x0                   	// #0
  404b5c:	bl	402c90 <error@plt>
  404b60:	b	404b34 <__fxstatat@plt+0x1654>
  404b64:	mov	w2, #0x5                   	// #5
  404b68:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  404b6c:	add	x1, x1, #0x970
  404b70:	mov	x0, #0x0                   	// #0
  404b74:	bl	403350 <dcgettext@plt>
  404b78:	mov	x2, x0
  404b7c:	mov	w1, #0x0                   	// #0
  404b80:	mov	w0, #0x1                   	// #1
  404b84:	bl	402c90 <error@plt>
  404b88:	mov	w2, #0x5                   	// #5
  404b8c:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  404b90:	add	x1, x1, #0x9b8
  404b94:	mov	x0, #0x0                   	// #0
  404b98:	bl	403350 <dcgettext@plt>
  404b9c:	mov	x19, x0
  404ba0:	ldr	x1, [x22, #16]
  404ba4:	mov	w0, #0x4                   	// #4
  404ba8:	bl	40e69c <__fxstatat@plt+0xb1bc>
  404bac:	mov	x3, x0
  404bb0:	mov	x2, x19
  404bb4:	mov	w1, #0x0                   	// #0
  404bb8:	mov	w0, #0x0                   	// #0
  404bbc:	bl	402c90 <error@plt>
  404bc0:	mov	w0, #0x1                   	// #1
  404bc4:	bl	404044 <__fxstatat@plt+0xb64>
  404bc8:	cbz	w0, 404980 <__fxstatat@plt+0x14a0>
  404bcc:	cmp	w20, #0x1
  404bd0:	b.gt	404c1c <__fxstatat@plt+0x173c>
  404bd4:	mov	x27, #0x0                   	// #0
  404bd8:	cmp	w20, #0x2
  404bdc:	b.le	404980 <__fxstatat@plt+0x14a0>
  404be0:	mov	w2, #0x5                   	// #5
  404be4:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  404be8:	add	x1, x1, #0x890
  404bec:	mov	x0, #0x0                   	// #0
  404bf0:	bl	403350 <dcgettext@plt>
  404bf4:	mov	x19, x0
  404bf8:	add	x20, x22, w20, sxtw #3
  404bfc:	ldur	x1, [x20, #-8]
  404c00:	mov	w0, #0x4                   	// #4
  404c04:	bl	40e69c <__fxstatat@plt+0xb1bc>
  404c08:	mov	x3, x0
  404c0c:	mov	x2, x19
  404c10:	mov	w1, #0x0                   	// #0
  404c14:	mov	w0, #0x1                   	// #1
  404c18:	bl	402c90 <error@plt>
  404c1c:	add	x0, x22, w20, sxtw #3
  404c20:	ldur	x26, [x0, #-8]
  404c24:	mov	x0, x26
  404c28:	bl	40adb0 <__fxstatat@plt+0x78d0>
  404c2c:	mov	x19, x0
  404c30:	bl	402c50 <strlen@plt>
  404c34:	cbz	x0, 404c94 <__fxstatat@plt+0x17b4>
  404c38:	add	x0, x19, x0
  404c3c:	ldurb	w0, [x0, #-1]
  404c40:	cmp	w0, #0x2f
  404c44:	cset	w24, eq  // eq = none
  404c48:	add	x2, sp, #0x90
  404c4c:	mov	x1, x26
  404c50:	mov	w0, #0x0                   	// #0
  404c54:	bl	403420 <__xstat@plt>
  404c58:	cbz	w0, 404c68 <__fxstatat@plt+0x1788>
  404c5c:	bl	4033f0 <__errno_location@plt>
  404c60:	ldr	w19, [x0]
  404c64:	cbnz	w19, 404c9c <__fxstatat@plt+0x17bc>
  404c68:	ldr	w0, [sp, #160]
  404c6c:	and	w0, w0, #0xf000
  404c70:	cmp	w0, #0x4, lsl #12
  404c74:	cset	w1, eq  // eq = none
  404c78:	cmp	w1, w24
  404c7c:	b.cc	404ce4 <__fxstatat@plt+0x1804>  // b.lo, b.ul, b.last
  404c80:	cmp	w0, #0x4, lsl #12
  404c84:	b.ne	404bd4 <__fxstatat@plt+0x16f4>  // b.any
  404c88:	sub	w20, w20, #0x1
  404c8c:	ldr	x27, [x22, w20, sxtw #3]
  404c90:	b	404980 <__fxstatat@plt+0x14a0>
  404c94:	mov	w24, #0x1                   	// #1
  404c98:	b	404c48 <__fxstatat@plt+0x1768>
  404c9c:	tst	w19, #0xfffffffd
  404ca0:	b.ne	404cac <__fxstatat@plt+0x17cc>  // b.any
  404ca4:	cbz	w24, 404bd4 <__fxstatat@plt+0x16f4>
  404ca8:	b	404ce8 <__fxstatat@plt+0x1808>
  404cac:	mov	w2, #0x5                   	// #5
  404cb0:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  404cb4:	add	x1, x1, #0x878
  404cb8:	mov	x0, #0x0                   	// #0
  404cbc:	bl	403350 <dcgettext@plt>
  404cc0:	mov	x20, x0
  404cc4:	mov	x1, x26
  404cc8:	mov	w0, #0x4                   	// #4
  404ccc:	bl	40e69c <__fxstatat@plt+0xb1bc>
  404cd0:	mov	x3, x0
  404cd4:	mov	x2, x20
  404cd8:	mov	w1, w19
  404cdc:	mov	w0, #0x1                   	// #1
  404ce0:	bl	402c90 <error@plt>
  404ce4:	mov	w19, #0x0                   	// #0
  404ce8:	mov	w2, #0x5                   	// #5
  404cec:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  404cf0:	add	x1, x1, #0x890
  404cf4:	mov	x0, #0x0                   	// #0
  404cf8:	bl	403350 <dcgettext@plt>
  404cfc:	mov	x20, x0
  404d00:	mov	x1, x26
  404d04:	mov	w0, #0x4                   	// #4
  404d08:	bl	40e69c <__fxstatat@plt+0xb1bc>
  404d0c:	mov	x3, x0
  404d10:	mov	x2, x20
  404d14:	mov	w1, w19
  404d18:	mov	w0, #0x1                   	// #1
  404d1c:	bl	402c90 <error@plt>
  404d20:	mov	w2, #0x5                   	// #5
  404d24:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  404d28:	add	x1, x1, #0x9d0
  404d2c:	mov	x0, #0x0                   	// #0
  404d30:	bl	403350 <dcgettext@plt>
  404d34:	mov	x19, x0
  404d38:	ldr	x0, [sp, #120]
  404d3c:	bl	40e93c <__fxstatat@plt+0xb45c>
  404d40:	mov	x3, x0
  404d44:	mov	x2, x19
  404d48:	mov	w1, #0x0                   	// #0
  404d4c:	mov	w0, #0x1                   	// #1
  404d50:	bl	402c90 <error@plt>
  404d54:	mov	w2, #0x5                   	// #5
  404d58:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  404d5c:	add	x1, x1, #0x9e0
  404d60:	mov	x0, #0x0                   	// #0
  404d64:	bl	403350 <dcgettext@plt>
  404d68:	mov	x2, x0
  404d6c:	mov	w1, #0x0                   	// #0
  404d70:	mov	w0, #0x0                   	// #0
  404d74:	bl	402c90 <error@plt>
  404d78:	b	4049f0 <__fxstatat@plt+0x1510>
  404d7c:	mov	w2, #0x5                   	// #5
  404d80:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  404d84:	add	x1, x1, #0xa28
  404d88:	mov	x0, #0x0                   	// #0
  404d8c:	bl	403350 <dcgettext@plt>
  404d90:	mov	x2, x0
  404d94:	mov	w1, #0x0                   	// #0
  404d98:	mov	w0, #0x0                   	// #0
  404d9c:	bl	402c90 <error@plt>
  404da0:	mov	w0, #0x1                   	// #1
  404da4:	bl	404044 <__fxstatat@plt+0xb64>
  404da8:	mov	w2, #0x5                   	// #5
  404dac:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  404db0:	add	x1, x1, #0xa70
  404db4:	mov	x0, #0x0                   	// #0
  404db8:	bl	403350 <dcgettext@plt>
  404dbc:	mov	x2, x0
  404dc0:	mov	w1, #0x0                   	// #0
  404dc4:	mov	w0, #0x0                   	// #0
  404dc8:	bl	402c90 <error@plt>
  404dcc:	mov	w0, #0x1                   	// #1
  404dd0:	bl	404044 <__fxstatat@plt+0xb64>
  404dd4:	mov	w2, #0x5                   	// #5
  404dd8:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  404ddc:	add	x1, x1, #0xab0
  404de0:	mov	x0, #0x0                   	// #0
  404de4:	bl	403350 <dcgettext@plt>
  404de8:	mov	x2, x0
  404dec:	mov	w1, #0x0                   	// #0
  404df0:	mov	w0, #0x0                   	// #0
  404df4:	bl	402c90 <error@plt>
  404df8:	b	404a24 <__fxstatat@plt+0x1544>
  404dfc:	mov	x4, #0x0                   	// #0
  404e00:	add	x3, sp, #0x90
  404e04:	mov	w2, #0x0                   	// #0
  404e08:	mov	x1, #0x0                   	// #0
  404e0c:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  404e10:	ldr	x0, [x0, #1408]
  404e14:	bl	411268 <__fxstatat@plt+0xdd88>
  404e18:	cbnz	w0, 404e38 <__fxstatat@plt+0x1958>
  404e1c:	ldr	x0, [sp, #144]
  404e20:	mov	x1, #0xffffffff            	// #4294967295
  404e24:	cmp	x0, x1
  404e28:	b.hi	404e38 <__fxstatat@plt+0x1958>  // b.pmore
  404e2c:	adrp	x1, 42a000 <__fxstatat@plt+0x26b20>
  404e30:	str	w0, [x1, #1384]
  404e34:	b	404a44 <__fxstatat@plt+0x1564>
  404e38:	mov	w2, #0x5                   	// #5
  404e3c:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  404e40:	add	x1, x1, #0xb08
  404e44:	mov	x0, #0x0                   	// #0
  404e48:	bl	403350 <dcgettext@plt>
  404e4c:	mov	x19, x0
  404e50:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  404e54:	ldr	x0, [x0, #1408]
  404e58:	bl	40e93c <__fxstatat@plt+0xb45c>
  404e5c:	mov	x3, x0
  404e60:	mov	x2, x19
  404e64:	mov	w1, #0x0                   	// #0
  404e68:	mov	w0, #0x1                   	// #1
  404e6c:	bl	402c90 <error@plt>
  404e70:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  404e74:	mov	w1, #0xffffffff            	// #-1
  404e78:	str	w1, [x0, #1384]
  404e7c:	b	404a48 <__fxstatat@plt+0x1568>
  404e80:	mov	x4, #0x0                   	// #0
  404e84:	add	x3, sp, #0x90
  404e88:	mov	w2, #0x0                   	// #0
  404e8c:	mov	x1, #0x0                   	// #0
  404e90:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  404e94:	ldr	x0, [x0, #1416]
  404e98:	bl	411268 <__fxstatat@plt+0xdd88>
  404e9c:	cbnz	w0, 404ebc <__fxstatat@plt+0x19dc>
  404ea0:	ldr	x0, [sp, #144]
  404ea4:	mov	x1, #0xffffffff            	// #4294967295
  404ea8:	cmp	x0, x1
  404eac:	b.hi	404ebc <__fxstatat@plt+0x19dc>  // b.pmore
  404eb0:	adrp	x1, 42a000 <__fxstatat@plt+0x26b20>
  404eb4:	str	w0, [x1, #1388]
  404eb8:	b	404a68 <__fxstatat@plt+0x1588>
  404ebc:	mov	w2, #0x5                   	// #5
  404ec0:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  404ec4:	add	x1, x1, #0xb18
  404ec8:	mov	x0, #0x0                   	// #0
  404ecc:	bl	403350 <dcgettext@plt>
  404ed0:	mov	x19, x0
  404ed4:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  404ed8:	ldr	x0, [x0, #1416]
  404edc:	bl	40e93c <__fxstatat@plt+0xb45c>
  404ee0:	mov	x3, x0
  404ee4:	mov	x2, x19
  404ee8:	mov	w1, #0x0                   	// #0
  404eec:	mov	w0, #0x1                   	// #1
  404ef0:	bl	402c90 <error@plt>
  404ef4:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  404ef8:	mov	w1, #0xffffffff            	// #-1
  404efc:	str	w1, [x0, #1388]
  404f00:	b	404a6c <__fxstatat@plt+0x158c>
  404f04:	bl	409b6c <__fxstatat@plt+0x668c>
  404f08:	cbz	x27, 404f24 <__fxstatat@plt+0x1a44>
  404f0c:	add	x0, sp, #0x110
  404f10:	bl	405f44 <__fxstatat@plt+0x2a64>
  404f14:	mov	x21, #0x0                   	// #0
  404f18:	mov	w24, #0x0                   	// #0
  404f1c:	mov	w28, #0x1                   	// #1
  404f20:	b	404fc0 <__fxstatat@plt+0x1ae0>
  404f24:	cbz	w23, 404f74 <__fxstatat@plt+0x1a94>
  404f28:	ldr	x19, [x21, x25]
  404f2c:	ldr	x20, [x22, #8]
  404f30:	mov	w3, #0x0                   	// #0
  404f34:	add	x2, sp, #0x110
  404f38:	mov	x1, x20
  404f3c:	mov	x0, x19
  404f40:	bl	40379c <__fxstatat@plt+0x2bc>
  404f44:	and	w0, w0, #0xff
  404f48:	cbnz	w0, 404f5c <__fxstatat@plt+0x1a7c>
  404f4c:	mov	w24, #0x0                   	// #0
  404f50:	and	w24, w24, #0x1
  404f54:	eor	w24, w24, #0x1
  404f58:	b	404a94 <__fxstatat@plt+0x15b4>
  404f5c:	add	x2, sp, #0x110
  404f60:	mov	x1, x20
  404f64:	mov	x0, x19
  404f68:	bl	40398c <__fxstatat@plt+0x4ac>
  404f6c:	and	w24, w0, #0xff
  404f70:	b	404f50 <__fxstatat@plt+0x1a70>
  404f74:	add	x2, sp, #0x110
  404f78:	ldr	x1, [x22, #8]
  404f7c:	ldr	x0, [x21, x25]
  404f80:	bl	40398c <__fxstatat@plt+0x4ac>
  404f84:	and	w24, w0, #0xff
  404f88:	eor	w24, w24, #0x1
  404f8c:	b	404a94 <__fxstatat@plt+0x15b4>
  404f90:	add	x2, sp, #0x110
  404f94:	mov	x1, x19
  404f98:	mov	x0, x25
  404f9c:	bl	40398c <__fxstatat@plt+0x4ac>
  404fa0:	and	w25, w0, #0xff
  404fa4:	mov	x0, x19
  404fa8:	bl	4031b0 <free@plt>
  404fac:	cmp	w25, #0x0
  404fb0:	csel	w24, w24, w28, ne  // ne = any
  404fb4:	add	x21, x21, #0x1
  404fb8:	cmp	w20, w21
  404fbc:	b.le	404a94 <__fxstatat@plt+0x15b4>
  404fc0:	ldr	x25, [x22, x21, lsl #3]
  404fc4:	cmp	w21, #0x0
  404fc8:	csel	w26, w23, wzr, eq  // eq = none
  404fcc:	mov	x0, x25
  404fd0:	bl	40adb0 <__fxstatat@plt+0x78d0>
  404fd4:	mov	x2, #0x0                   	// #0
  404fd8:	mov	x1, x0
  404fdc:	mov	x0, x27
  404fe0:	bl	40b120 <__fxstatat@plt+0x7c40>
  404fe4:	mov	x19, x0
  404fe8:	cbz	w26, 404f90 <__fxstatat@plt+0x1ab0>
  404fec:	mov	w3, #0x1                   	// #1
  404ff0:	add	x2, sp, #0x110
  404ff4:	mov	x1, x0
  404ff8:	mov	x0, x25
  404ffc:	bl	40379c <__fxstatat@plt+0x2bc>
  405000:	and	w0, w0, #0xff
  405004:	cbnz	w0, 404f90 <__fxstatat@plt+0x1ab0>
  405008:	mov	x0, x19
  40500c:	bl	4031b0 <free@plt>
  405010:	mov	w24, #0x1                   	// #1
  405014:	b	404fb4 <__fxstatat@plt+0x1ad4>
  405018:	cmp	x27, #0x0
  40501c:	cset	w19, ne  // ne = any
  405020:	cbz	x27, 404830 <__fxstatat@plt+0x1350>
  405024:	add	x2, sp, #0x90
  405028:	mov	x1, x27
  40502c:	mov	w0, #0x0                   	// #0
  405030:	bl	403420 <__xstat@plt>
  405034:	eor	w1, w23, #0x1
  405038:	cmp	w0, #0x0
  40503c:	csel	w1, w1, wzr, ne  // ne = any
  405040:	cbnz	w1, 4048d0 <__fxstatat@plt+0x13f0>
  405044:	cbnz	w0, 404830 <__fxstatat@plt+0x1350>
  405048:	ldr	w0, [sp, #160]
  40504c:	and	w0, w0, #0xf000
  405050:	cmp	w0, #0x4, lsl #12
  405054:	b.eq	404830 <__fxstatat@plt+0x1350>  // b.none
  405058:	mov	w2, #0x5                   	// #5
  40505c:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  405060:	add	x1, x1, #0x890
  405064:	mov	x0, #0x0                   	// #0
  405068:	bl	403350 <dcgettext@plt>
  40506c:	mov	x19, x0
  405070:	mov	x1, x27
  405074:	mov	w0, #0x4                   	// #4
  405078:	bl	40e69c <__fxstatat@plt+0xb1bc>
  40507c:	mov	x3, x0
  405080:	mov	x2, x19
  405084:	mov	w1, #0x0                   	// #0
  405088:	mov	w0, #0x1                   	// #1
  40508c:	bl	402c90 <error@plt>
  405090:	stp	x29, x30, [sp, #-304]!
  405094:	mov	x29, sp
  405098:	stp	x19, x20, [sp, #16]
  40509c:	mov	x19, x0
  4050a0:	mov	x20, x1
  4050a4:	str	x2, [sp, #256]
  4050a8:	str	x3, [sp, #264]
  4050ac:	str	x4, [sp, #272]
  4050b0:	str	x5, [sp, #280]
  4050b4:	str	x6, [sp, #288]
  4050b8:	str	x7, [sp, #296]
  4050bc:	str	q0, [sp, #128]
  4050c0:	str	q1, [sp, #144]
  4050c4:	str	q2, [sp, #160]
  4050c8:	str	q3, [sp, #176]
  4050cc:	str	q4, [sp, #192]
  4050d0:	str	q5, [sp, #208]
  4050d4:	str	q6, [sp, #224]
  4050d8:	str	q7, [sp, #240]
  4050dc:	mov	x1, x0
  4050e0:	adrp	x0, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  4050e4:	ldr	x0, [x0, #2520]
  4050e8:	bl	403360 <fputs_unlocked@plt>
  4050ec:	mov	x3, x19
  4050f0:	mov	x2, #0x2                   	// #2
  4050f4:	mov	x1, #0x1                   	// #1
  4050f8:	adrp	x0, 414000 <__fxstatat@plt+0x10b20>
  4050fc:	add	x0, x0, #0xf38
  405100:	bl	402c30 <fwrite_unlocked@plt>
  405104:	add	x0, sp, #0x130
  405108:	str	x0, [sp, #96]
  40510c:	str	x0, [sp, #104]
  405110:	add	x0, sp, #0x100
  405114:	str	x0, [sp, #112]
  405118:	mov	w0, #0xffffffd0            	// #-48
  40511c:	str	w0, [sp, #120]
  405120:	mov	w0, #0xffffff80            	// #-128
  405124:	str	w0, [sp, #124]
  405128:	ldp	x2, x3, [sp, #96]
  40512c:	stp	x2, x3, [sp, #64]
  405130:	ldp	x0, x1, [sp, #112]
  405134:	stp	x0, x1, [sp, #80]
  405138:	stp	x2, x3, [sp, #32]
  40513c:	stp	x0, x1, [sp, #48]
  405140:	add	x3, sp, #0x20
  405144:	mov	x2, x20
  405148:	mov	w1, #0x1                   	// #1
  40514c:	mov	x0, x19
  405150:	bl	402f90 <__vfprintf_chk@plt>
  405154:	ldr	x0, [x19, #40]
  405158:	ldr	x1, [x19, #48]
  40515c:	cmp	x0, x1
  405160:	b.cs	405180 <__fxstatat@plt+0x1ca0>  // b.hs, b.nlast
  405164:	add	x1, x0, #0x1
  405168:	str	x1, [x19, #40]
  40516c:	mov	w1, #0xa                   	// #10
  405170:	strb	w1, [x0]
  405174:	ldp	x19, x20, [sp, #16]
  405178:	ldp	x29, x30, [sp], #304
  40517c:	ret
  405180:	mov	w1, #0xa                   	// #10
  405184:	mov	x0, x19
  405188:	bl	4030a0 <__overflow@plt>
  40518c:	b	405174 <__fxstatat@plt+0x1c94>
  405190:	ret
  405194:	stp	x29, x30, [sp, #-16]!
  405198:	mov	x29, sp
  40519c:	mov	w0, #0x4                   	// #4
  4051a0:	bl	40e69c <__fxstatat@plt+0xb1bc>
  4051a4:	ldp	x29, x30, [sp], #16
  4051a8:	ret
  4051ac:	and	w1, w1, #0xf000
  4051b0:	cmp	w1, #0xa, lsl #12
  4051b4:	b.ne	4051c0 <__fxstatat@plt+0x1ce0>  // b.any
  4051b8:	mov	w0, #0x1                   	// #1
  4051bc:	ret
  4051c0:	stp	x29, x30, [sp, #-32]!
  4051c4:	mov	x29, sp
  4051c8:	str	x19, [sp, #16]
  4051cc:	mov	x19, x0
  4051d0:	bl	410ee8 <__fxstatat@plt+0xda08>
  4051d4:	and	w1, w0, #0xff
  4051d8:	mov	w0, #0x1                   	// #1
  4051dc:	cbz	w1, 4051ec <__fxstatat@plt+0x1d0c>
  4051e0:	ldr	x19, [sp, #16]
  4051e4:	ldp	x29, x30, [sp], #32
  4051e8:	ret
  4051ec:	mov	w1, #0x2                   	// #2
  4051f0:	mov	x0, x19
  4051f4:	bl	402da0 <euidaccess@plt>
  4051f8:	cmp	w0, #0x0
  4051fc:	cset	w0, eq  // eq = none
  405200:	b	4051e0 <__fxstatat@plt+0x1d00>
  405204:	stp	x29, x30, [sp, #-80]!
  405208:	mov	x29, sp
  40520c:	stp	x19, x20, [sp, #16]
  405210:	stp	x21, x22, [sp, #32]
  405214:	mov	x21, x0
  405218:	mov	x19, x1
  40521c:	mov	x20, x2
  405220:	ldr	w1, [x2, #16]
  405224:	mov	x0, x19
  405228:	bl	4051ac <__fxstatat@plt+0x1ccc>
  40522c:	and	w1, w0, #0xff
  405230:	cbnz	w1, 4052e8 <__fxstatat@plt+0x1e08>
  405234:	str	x23, [sp, #48]
  405238:	add	x1, sp, #0x40
  40523c:	ldr	w0, [x20, #16]
  405240:	bl	40afa8 <__fxstatat@plt+0x7ac8>
  405244:	strb	wzr, [sp, #74]
  405248:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  40524c:	ldr	x22, [x0, #1328]
  405250:	ldrb	w0, [x21, #24]
  405254:	cbnz	w0, 405264 <__fxstatat@plt+0x1d84>
  405258:	ldr	w0, [x21, #20]
  40525c:	tst	w0, #0xffff00
  405260:	b.eq	4052cc <__fxstatat@plt+0x1dec>  // b.none
  405264:	mov	w2, #0x5                   	// #5
  405268:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  40526c:	add	x1, x1, #0xf40
  405270:	mov	x0, #0x0                   	// #0
  405274:	bl	403350 <dcgettext@plt>
  405278:	mov	x21, x0
  40527c:	adrp	x0, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  405280:	ldr	x23, [x0, #2520]
  405284:	mov	x1, x19
  405288:	mov	w0, #0x4                   	// #4
  40528c:	bl	40e69c <__fxstatat@plt+0xb1bc>
  405290:	ldr	w5, [x20, #16]
  405294:	add	x6, sp, #0x41
  405298:	and	x5, x5, #0xfff
  40529c:	mov	x4, x0
  4052a0:	mov	x3, x23
  4052a4:	mov	x2, x21
  4052a8:	mov	w1, #0x1                   	// #1
  4052ac:	mov	x0, x22
  4052b0:	bl	403120 <__fprintf_chk@plt>
  4052b4:	ldr	x23, [sp, #48]
  4052b8:	bl	411864 <__fxstatat@plt+0xe384>
  4052bc:	ldp	x19, x20, [sp, #16]
  4052c0:	ldp	x21, x22, [sp, #32]
  4052c4:	ldp	x29, x30, [sp], #80
  4052c8:	ret
  4052cc:	mov	w2, #0x5                   	// #5
  4052d0:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  4052d4:	add	x1, x1, #0xf70
  4052d8:	mov	x0, #0x0                   	// #0
  4052dc:	bl	403350 <dcgettext@plt>
  4052e0:	mov	x21, x0
  4052e4:	b	40527c <__fxstatat@plt+0x1d9c>
  4052e8:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  4052ec:	ldr	x21, [x0, #1328]
  4052f0:	mov	w2, #0x5                   	// #5
  4052f4:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  4052f8:	add	x1, x1, #0xfa8
  4052fc:	mov	x0, #0x0                   	// #0
  405300:	bl	403350 <dcgettext@plt>
  405304:	mov	x20, x0
  405308:	adrp	x0, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  40530c:	ldr	x22, [x0, #2520]
  405310:	mov	x1, x19
  405314:	mov	w0, #0x4                   	// #4
  405318:	bl	40e69c <__fxstatat@plt+0xb1bc>
  40531c:	mov	x4, x0
  405320:	mov	x3, x22
  405324:	mov	x2, x20
  405328:	mov	w1, #0x1                   	// #1
  40532c:	mov	x0, x21
  405330:	bl	403120 <__fprintf_chk@plt>
  405334:	b	4052b8 <__fxstatat@plt+0x1dd8>
  405338:	stp	x29, x30, [sp, #-64]!
  40533c:	mov	x29, sp
  405340:	stp	x19, x20, [sp, #16]
  405344:	str	x23, [sp, #48]
  405348:	mov	w23, w0
  40534c:	mov	x20, x1
  405350:	adrp	x1, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  405354:	ldr	x1, [x1, #1432]
  405358:	cbz	x1, 4053a4 <__fxstatat@plt+0x1ec4>
  40535c:	cbz	x20, 4053dc <__fxstatat@plt+0x1efc>
  405360:	stp	x21, x22, [sp, #32]
  405364:	adrp	x22, 42a000 <__fxstatat@plt+0x26b20>
  405368:	adrp	x21, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  40536c:	ldr	x19, [x22, #1192]
  405370:	cmp	x19, x20
  405374:	csel	x19, x19, x20, ls  // ls = plast
  405378:	mov	x2, x19
  40537c:	ldr	x1, [x21, #1432]
  405380:	mov	w0, w23
  405384:	bl	40b2a0 <__fxstatat@plt+0x7dc0>
  405388:	cmp	x0, x19
  40538c:	b.ne	4053e4 <__fxstatat@plt+0x1f04>  // b.any
  405390:	subs	x20, x20, x19
  405394:	b.ne	40536c <__fxstatat@plt+0x1e8c>  // b.any
  405398:	mov	w0, #0x1                   	// #1
  40539c:	ldp	x21, x22, [sp, #32]
  4053a0:	b	4053ec <__fxstatat@plt+0x1f0c>
  4053a4:	mov	x1, #0x1                   	// #1
  4053a8:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  4053ac:	ldr	x0, [x0, #1192]
  4053b0:	bl	402fa0 <calloc@plt>
  4053b4:	adrp	x1, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  4053b8:	str	x0, [x1, #1432]
  4053bc:	cbnz	x0, 40535c <__fxstatat@plt+0x1e7c>
  4053c0:	add	x0, x1, #0x598
  4053c4:	add	x0, x0, #0x8
  4053c8:	str	x0, [x1, #1432]
  4053cc:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  4053d0:	mov	x1, #0x400                 	// #1024
  4053d4:	str	x1, [x0, #1192]
  4053d8:	b	40535c <__fxstatat@plt+0x1e7c>
  4053dc:	mov	w0, #0x1                   	// #1
  4053e0:	b	4053ec <__fxstatat@plt+0x1f0c>
  4053e4:	mov	w0, #0x0                   	// #0
  4053e8:	ldp	x21, x22, [sp, #32]
  4053ec:	ldp	x19, x20, [sp, #16]
  4053f0:	ldr	x23, [sp, #48]
  4053f4:	ldp	x29, x30, [sp], #64
  4053f8:	ret
  4053fc:	stp	x29, x30, [sp, #-32]!
  405400:	mov	x29, sp
  405404:	str	x19, [sp, #16]
  405408:	mov	x3, x2
  40540c:	mov	x2, x1
  405410:	mov	w1, #0x3                   	// #3
  405414:	bl	4033a0 <fallocate@plt>
  405418:	mov	w19, w0
  40541c:	tbnz	w0, #31, 405430 <__fxstatat@plt+0x1f50>
  405420:	mov	w0, w19
  405424:	ldr	x19, [sp, #16]
  405428:	ldp	x29, x30, [sp], #32
  40542c:	ret
  405430:	bl	4033f0 <__errno_location@plt>
  405434:	ldr	w0, [x0]
  405438:	cmp	w0, #0x26
  40543c:	mov	w1, #0x5f                  	// #95
  405440:	ccmp	w0, w1, #0x4, ne  // ne = any
  405444:	csel	w19, w19, wzr, ne  // ne = any
  405448:	b	405420 <__fxstatat@plt+0x1f40>
  40544c:	stp	x29, x30, [sp, #-48]!
  405450:	mov	x29, sp
  405454:	stp	x19, x20, [sp, #16]
  405458:	stp	x21, x22, [sp, #32]
  40545c:	mov	w21, w0
  405460:	mov	x22, x1
  405464:	and	w20, w2, #0xff
  405468:	mov	x19, x3
  40546c:	mov	w2, #0x1                   	// #1
  405470:	mov	x1, x3
  405474:	bl	402dd0 <lseek@plt>
  405478:	tbnz	x0, #63, 405498 <__fxstatat@plt+0x1fb8>
  40547c:	cbnz	w20, 4054e0 <__fxstatat@plt+0x2000>
  405480:	mov	w20, #0x1                   	// #1
  405484:	mov	w0, w20
  405488:	ldp	x19, x20, [sp, #16]
  40548c:	ldp	x21, x22, [sp, #32]
  405490:	ldp	x29, x30, [sp], #48
  405494:	ret
  405498:	bl	4033f0 <__errno_location@plt>
  40549c:	ldr	w20, [x0]
  4054a0:	mov	w2, #0x5                   	// #5
  4054a4:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  4054a8:	add	x1, x1, #0xfc0
  4054ac:	mov	x0, #0x0                   	// #0
  4054b0:	bl	403350 <dcgettext@plt>
  4054b4:	mov	x19, x0
  4054b8:	mov	x1, x22
  4054bc:	mov	w0, #0x4                   	// #4
  4054c0:	bl	40e69c <__fxstatat@plt+0xb1bc>
  4054c4:	mov	x3, x0
  4054c8:	mov	x2, x19
  4054cc:	mov	w1, w20
  4054d0:	mov	w0, #0x0                   	// #0
  4054d4:	bl	402c90 <error@plt>
  4054d8:	mov	w20, #0x0                   	// #0
  4054dc:	b	405484 <__fxstatat@plt+0x1fa4>
  4054e0:	mov	x2, x19
  4054e4:	sub	x1, x0, x19
  4054e8:	mov	w0, w21
  4054ec:	bl	4053fc <__fxstatat@plt+0x1f1c>
  4054f0:	tbz	w0, #31, 405484 <__fxstatat@plt+0x1fa4>
  4054f4:	bl	4033f0 <__errno_location@plt>
  4054f8:	ldr	w20, [x0]
  4054fc:	mov	w2, #0x5                   	// #5
  405500:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  405504:	add	x1, x1, #0xfd0
  405508:	mov	x0, #0x0                   	// #0
  40550c:	bl	403350 <dcgettext@plt>
  405510:	mov	x19, x0
  405514:	mov	x1, x22
  405518:	mov	w0, #0x4                   	// #4
  40551c:	bl	40e69c <__fxstatat@plt+0xb1bc>
  405520:	mov	x3, x0
  405524:	mov	x2, x19
  405528:	mov	w1, w20
  40552c:	mov	w0, #0x0                   	// #0
  405530:	bl	402c90 <error@plt>
  405534:	mov	w20, #0x0                   	// #0
  405538:	b	405484 <__fxstatat@plt+0x1fa4>
  40553c:	stp	x29, x30, [sp, #-176]!
  405540:	mov	x29, sp
  405544:	stp	x23, x24, [sp, #48]
  405548:	str	w0, [sp, #140]
  40554c:	str	w1, [sp, #116]
  405550:	str	x2, [sp, #128]
  405554:	str	x3, [sp, #144]
  405558:	and	w0, w5, #0xff
  40555c:	str	w0, [sp, #136]
  405560:	str	x6, [sp, #160]
  405564:	str	x7, [sp, #120]
  405568:	ldr	x0, [sp, #192]
  40556c:	strb	wzr, [x0]
  405570:	ldr	x0, [sp, #184]
  405574:	str	xzr, [x0]
  405578:	ldr	x0, [sp, #176]
  40557c:	cbz	x0, 405864 <__fxstatat@plt+0x2384>
  405580:	stp	x19, x20, [sp, #16]
  405584:	stp	x25, x26, [sp, #64]
  405588:	stp	x27, x28, [sp, #80]
  40558c:	mov	x28, x4
  405590:	cmp	x4, #0x0
  405594:	csel	x0, x3, x4, eq  // eq = none
  405598:	str	x0, [sp, #168]
  40559c:	mov	x25, #0x0                   	// #0
  4055a0:	mov	w23, #0x0                   	// #0
  4055a4:	ldr	x0, [sp, #144]
  4055a8:	ldr	x1, [sp, #176]
  4055ac:	cmp	x0, x1
  4055b0:	csel	x2, x0, x1, ls  // ls = plast
  4055b4:	ldr	x1, [sp, #128]
  4055b8:	ldr	w0, [sp, #140]
  4055bc:	bl	403320 <read@plt>
  4055c0:	str	x0, [sp, #152]
  4055c4:	tbz	x0, #63, 405630 <__fxstatat@plt+0x2150>
  4055c8:	bl	4033f0 <__errno_location@plt>
  4055cc:	ldr	w19, [x0]
  4055d0:	cmp	w19, #0x4
  4055d4:	b.eq	405828 <__fxstatat@plt+0x2348>  // b.none
  4055d8:	mov	w2, #0x5                   	// #5
  4055dc:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  4055e0:	add	x1, x1, #0xfe8
  4055e4:	mov	x0, #0x0                   	// #0
  4055e8:	bl	403350 <dcgettext@plt>
  4055ec:	mov	x20, x0
  4055f0:	ldr	x1, [sp, #160]
  4055f4:	mov	w0, #0x4                   	// #4
  4055f8:	bl	40e69c <__fxstatat@plt+0xb1bc>
  4055fc:	mov	x3, x0
  405600:	mov	x2, x20
  405604:	mov	w1, w19
  405608:	mov	w0, #0x0                   	// #0
  40560c:	bl	402c90 <error@plt>
  405610:	mov	w23, #0x0                   	// #0
  405614:	ldp	x19, x20, [sp, #16]
  405618:	ldp	x25, x26, [sp, #64]
  40561c:	ldp	x27, x28, [sp, #80]
  405620:	mov	w0, w23
  405624:	ldp	x23, x24, [sp, #48]
  405628:	ldp	x29, x30, [sp], #176
  40562c:	ret
  405630:	stp	x21, x22, [sp, #32]
  405634:	ldr	x21, [sp, #152]
  405638:	cbz	x21, 40585c <__fxstatat@plt+0x237c>
  40563c:	ldr	x0, [sp, #184]
  405640:	ldr	x0, [x0]
  405644:	add	x0, x0, x21
  405648:	ldr	x1, [sp, #184]
  40564c:	str	x0, [x1]
  405650:	ldr	x24, [sp, #128]
  405654:	str	x24, [sp, #104]
  405658:	ldr	x19, [sp, #168]
  40565c:	b	405710 <__fxstatat@plt+0x2230>
  405660:	mov	w20, #0x0                   	// #0
  405664:	b	405760 <__fxstatat@plt+0x2280>
  405668:	bl	4033f0 <__errno_location@plt>
  40566c:	ldr	w20, [x0]
  405670:	mov	w2, #0x5                   	// #5
  405674:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  405678:	add	x1, x1, #0x0
  40567c:	mov	x0, #0x0                   	// #0
  405680:	bl	403350 <dcgettext@plt>
  405684:	mov	x19, x0
  405688:	ldr	x1, [sp, #120]
  40568c:	mov	w0, #0x4                   	// #4
  405690:	bl	40e69c <__fxstatat@plt+0xb1bc>
  405694:	mov	x3, x0
  405698:	mov	x2, x19
  40569c:	mov	w1, w20
  4056a0:	mov	w0, #0x0                   	// #0
  4056a4:	bl	402c90 <error@plt>
  4056a8:	ldp	x19, x20, [sp, #16]
  4056ac:	ldp	x21, x22, [sp, #32]
  4056b0:	ldp	x25, x26, [sp, #64]
  4056b4:	ldp	x27, x28, [sp, #80]
  4056b8:	b	405620 <__fxstatat@plt+0x2140>
  4056bc:	ldr	x3, [sp, #96]
  4056c0:	ldrb	w2, [sp, #136]
  4056c4:	ldr	x1, [sp, #120]
  4056c8:	ldr	w0, [sp, #116]
  4056cc:	bl	40544c <__fxstatat@plt+0x1f6c>
  4056d0:	ands	w23, w0, #0xff
  4056d4:	b.ne	4058f0 <__fxstatat@plt+0x2410>  // b.any
  4056d8:	ldp	x19, x20, [sp, #16]
  4056dc:	ldp	x21, x22, [sp, #32]
  4056e0:	ldp	x25, x26, [sp, #64]
  4056e4:	ldp	x27, x28, [sp, #80]
  4056e8:	b	405620 <__fxstatat@plt+0x2140>
  4056ec:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  4056f0:	sub	x0, x0, x19
  4056f4:	cmp	x0, x25
  4056f8:	b.cc	4057a8 <__fxstatat@plt+0x22c8>  // b.lo, b.ul, b.last
  4056fc:	add	x25, x25, x19
  405700:	mov	w23, w20
  405704:	add	x24, x24, x19
  405708:	subs	x21, x21, x19
  40570c:	b.eq	405804 <__fxstatat@plt+0x2324>  // b.none
  405710:	cmp	x19, x21
  405714:	csel	x19, x19, x21, ls  // ls = plast
  405718:	cmp	x28, #0x0
  40571c:	cset	w20, ne  // ne = any
  405720:	cmp	x19, #0x0
  405724:	csel	w20, w20, wzr, ne  // ne = any
  405728:	cbz	w20, 405898 <__fxstatat@plt+0x23b8>
  40572c:	mov	x1, x24
  405730:	mov	x2, x19
  405734:	ldrb	w0, [x1]
  405738:	cbnz	w0, 405660 <__fxstatat@plt+0x2180>
  40573c:	add	x1, x1, #0x1
  405740:	subs	x2, x2, #0x1
  405744:	b.eq	405760 <__fxstatat@plt+0x2280>  // b.none
  405748:	tst	x2, #0xf
  40574c:	b.ne	405734 <__fxstatat@plt+0x2254>  // b.any
  405750:	mov	x0, x24
  405754:	bl	4030e0 <memcmp@plt>
  405758:	cmp	w0, #0x0
  40575c:	cset	w20, eq  // eq = none
  405760:	cmp	w20, w23
  405764:	cset	w26, ne  // ne = any
  405768:	cmp	x25, #0x0
  40576c:	csel	w26, w26, wzr, ne  // ne = any
  405770:	mov	x0, x19
  405774:	cmp	x19, x21
  405778:	cset	w22, eq  // eq = none
  40577c:	eor	w1, w20, #0x1
  405780:	and	w22, w22, w1
  405784:	cmp	w26, #0x0
  405788:	ccmp	w22, #0x0, #0x0, eq  // eq = none
  40578c:	b.eq	4056ec <__fxstatat@plt+0x220c>  // b.none
  405790:	mov	w27, w26
  405794:	cbz	w26, 4058c0 <__fxstatat@plt+0x23e0>
  405798:	str	x25, [sp, #96]
  40579c:	mov	x25, x19
  4057a0:	mov	w27, #0x0                   	// #0
  4057a4:	b	4058d0 <__fxstatat@plt+0x23f0>
  4057a8:	mov	w2, #0x5                   	// #5
  4057ac:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  4057b0:	add	x1, x1, #0x18
  4057b4:	mov	x0, #0x0                   	// #0
  4057b8:	bl	403350 <dcgettext@plt>
  4057bc:	mov	x19, x0
  4057c0:	ldr	x1, [sp, #160]
  4057c4:	mov	w0, #0x4                   	// #4
  4057c8:	bl	40e69c <__fxstatat@plt+0xb1bc>
  4057cc:	mov	x3, x0
  4057d0:	mov	x2, x19
  4057d4:	mov	w1, #0x0                   	// #0
  4057d8:	mov	w0, #0x0                   	// #0
  4057dc:	bl	402c90 <error@plt>
  4057e0:	mov	w23, #0x0                   	// #0
  4057e4:	ldp	x19, x20, [sp, #16]
  4057e8:	ldp	x21, x22, [sp, #32]
  4057ec:	ldp	x25, x26, [sp, #64]
  4057f0:	ldp	x27, x28, [sp, #80]
  4057f4:	b	405620 <__fxstatat@plt+0x2140>
  4057f8:	mov	w23, w20
  4057fc:	str	x24, [sp, #104]
  405800:	b	405704 <__fxstatat@plt+0x2224>
  405804:	mov	w20, w23
  405808:	ldr	x0, [sp, #176]
  40580c:	ldr	x1, [sp, #152]
  405810:	sub	x0, x0, x1
  405814:	str	x0, [sp, #176]
  405818:	ldr	x0, [sp, #192]
  40581c:	strb	w20, [x0]
  405820:	mov	w23, w20
  405824:	ldp	x21, x22, [sp, #32]
  405828:	ldr	x0, [sp, #176]
  40582c:	cbnz	x0, 4055a4 <__fxstatat@plt+0x20c4>
  405830:	cbz	w23, 40586c <__fxstatat@plt+0x238c>
  405834:	mov	x3, x25
  405838:	ldrb	w2, [sp, #136]
  40583c:	ldr	x1, [sp, #120]
  405840:	ldr	w0, [sp, #116]
  405844:	bl	40544c <__fxstatat@plt+0x1f6c>
  405848:	and	w23, w0, #0xff
  40584c:	ldp	x19, x20, [sp, #16]
  405850:	ldp	x25, x26, [sp, #64]
  405854:	ldp	x27, x28, [sp, #80]
  405858:	b	405620 <__fxstatat@plt+0x2140>
  40585c:	ldp	x21, x22, [sp, #32]
  405860:	b	405830 <__fxstatat@plt+0x2350>
  405864:	mov	w23, #0x1                   	// #1
  405868:	b	405620 <__fxstatat@plt+0x2140>
  40586c:	mov	w23, #0x1                   	// #1
  405870:	ldp	x19, x20, [sp, #16]
  405874:	ldp	x25, x26, [sp, #64]
  405878:	ldp	x27, x28, [sp, #80]
  40587c:	b	405620 <__fxstatat@plt+0x2140>
  405880:	cbnz	w26, 405808 <__fxstatat@plt+0x2328>
  405884:	mov	x21, #0x0                   	// #0
  405888:	mov	w23, w20
  40588c:	str	x24, [sp, #104]
  405890:	mov	x25, #0x0                   	// #0
  405894:	b	405704 <__fxstatat@plt+0x2224>
  405898:	mov	x0, x19
  40589c:	cset	w27, eq  // eq = none
  4058a0:	cmp	x19, x21
  4058a4:	cset	w22, eq  // eq = none
  4058a8:	eor	w1, w23, #0x1
  4058ac:	and	w22, w22, w1
  4058b0:	orr	w22, w27, w22
  4058b4:	mov	w20, w23
  4058b8:	cbz	w22, 4056ec <__fxstatat@plt+0x220c>
  4058bc:	mov	w20, w23
  4058c0:	add	x1, x25, x19
  4058c4:	str	x1, [sp, #96]
  4058c8:	mov	x25, x0
  4058cc:	mov	w26, #0x0                   	// #0
  4058d0:	cbnz	w23, 4056bc <__fxstatat@plt+0x21dc>
  4058d4:	ldr	x2, [sp, #96]
  4058d8:	ldr	x1, [sp, #104]
  4058dc:	ldr	w0, [sp, #116]
  4058e0:	bl	40b2a0 <__fxstatat@plt+0x7dc0>
  4058e4:	ldr	x1, [sp, #96]
  4058e8:	cmp	x1, x0
  4058ec:	b.ne	405668 <__fxstatat@plt+0x2188>  // b.any
  4058f0:	cbz	w22, 4057f8 <__fxstatat@plt+0x2318>
  4058f4:	cbnz	w27, 405880 <__fxstatat@plt+0x23a0>
  4058f8:	cbz	w26, 405888 <__fxstatat@plt+0x23a8>
  4058fc:	mov	w23, w20
  405900:	str	x24, [sp, #104]
  405904:	mov	x19, #0x0                   	// #0
  405908:	b	405704 <__fxstatat@plt+0x2224>
  40590c:	stp	x29, x30, [sp, #-16]!
  405910:	mov	x29, sp
  405914:	mov	w3, w0
  405918:	mov	x0, x1
  40591c:	mov	w1, w2
  405920:	tbz	w3, #31, 405930 <__fxstatat@plt+0x2450>
  405924:	bl	402ea0 <chmod@plt>
  405928:	ldp	x29, x30, [sp], #16
  40592c:	ret
  405930:	mov	w0, w3
  405934:	bl	402f80 <fchmod@plt>
  405938:	b	405928 <__fxstatat@plt+0x2448>
  40593c:	stp	x29, x30, [sp, #-48]!
  405940:	mov	x29, sp
  405944:	mov	x7, x2
  405948:	ldrb	w2, [x4, #35]
  40594c:	cbz	w2, 4059a8 <__fxstatat@plt+0x24c8>
  405950:	ldrb	w5, [x4, #40]
  405954:	cbnz	w5, 4059ac <__fxstatat@plt+0x24cc>
  405958:	ldrb	w2, [x4, #41]
  40595c:	cbnz	w2, 405a20 <__fxstatat@plt+0x2540>
  405960:	ldr	x6, [x4, #32]
  405964:	and	x6, x6, #0xff000000ff00
  405968:	mov	w8, #0x1                   	// #1
  40596c:	mov	w5, #0x0                   	// #0
  405970:	adrp	x4, 405000 <__fxstatat@plt+0x1b20>
  405974:	add	x4, x4, #0xa88
  405978:	b	4059c0 <__fxstatat@plt+0x24e0>
  40597c:	adrp	x2, 405000 <__fxstatat@plt+0x1b20>
  405980:	add	x2, x2, #0xa3c
  405984:	cmp	x6, #0x0
  405988:	csel	x2, x2, xzr, ne  // ne = any
  40598c:	orr	w5, w5, w8
  405990:	tst	x5, #0x1
  405994:	add	x3, sp, #0x18
  405998:	csel	x3, x3, xzr, ne  // ne = any
  40599c:	mov	x1, x7
  4059a0:	bl	4032a0 <attr_copy_file@plt>
  4059a4:	b	405a10 <__fxstatat@plt+0x2530>
  4059a8:	mov	w5, #0x1                   	// #1
  4059ac:	ldr	x6, [x4, #32]
  4059b0:	and	x6, x6, #0xff000000ff00
  4059b4:	mov	w8, #0x0                   	// #0
  4059b8:	adrp	x4, 405000 <__fxstatat@plt+0x1b20>
  4059bc:	add	x4, x4, #0xb3c
  4059c0:	str	x4, [sp, #24]
  4059c4:	adrp	x2, 405000 <__fxstatat@plt+0x1b20>
  4059c8:	add	x2, x2, #0x194
  4059cc:	str	x2, [sp, #32]
  4059d0:	adrp	x2, 405000 <__fxstatat@plt+0x1b20>
  4059d4:	add	x2, x2, #0x190
  4059d8:	str	x2, [sp, #40]
  4059dc:	cmp	w1, #0x0
  4059e0:	ccmp	w3, #0x0, #0x1, ge  // ge = tcont
  4059e4:	b.lt	40597c <__fxstatat@plt+0x249c>  // b.tstop
  4059e8:	adrp	x4, 405000 <__fxstatat@plt+0x1b20>
  4059ec:	add	x4, x4, #0xa3c
  4059f0:	cmp	x6, #0x0
  4059f4:	csel	x4, x4, xzr, ne  // ne = any
  4059f8:	orr	w5, w5, w8
  4059fc:	tst	x5, #0x1
  405a00:	add	x5, sp, #0x18
  405a04:	csel	x5, x5, xzr, ne  // ne = any
  405a08:	mov	x2, x7
  405a0c:	bl	4031f0 <attr_copy_fd@plt>
  405a10:	cmp	w0, #0x0
  405a14:	cset	w0, eq  // eq = none
  405a18:	ldp	x29, x30, [sp], #48
  405a1c:	ret
  405a20:	ldr	x6, [x4, #32]
  405a24:	and	x6, x6, #0xff000000ff00
  405a28:	mov	w8, #0x0                   	// #0
  405a2c:	mov	w5, #0x0                   	// #0
  405a30:	adrp	x4, 405000 <__fxstatat@plt+0x1b20>
  405a34:	add	x4, x4, #0xa88
  405a38:	b	4059c0 <__fxstatat@plt+0x24e0>
  405a3c:	stp	x29, x30, [sp, #-32]!
  405a40:	mov	x29, sp
  405a44:	stp	x19, x20, [sp, #16]
  405a48:	mov	x19, x0
  405a4c:	mov	x20, x1
  405a50:	mov	x2, #0x10                  	// #16
  405a54:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  405a58:	add	x1, x1, #0x30
  405a5c:	bl	402ef0 <strncmp@plt>
  405a60:	cbnz	w0, 405a70 <__fxstatat@plt+0x2590>
  405a64:	ldp	x19, x20, [sp, #16]
  405a68:	ldp	x29, x30, [sp], #32
  405a6c:	ret
  405a70:	mov	x1, x20
  405a74:	mov	x0, x19
  405a78:	bl	4032c0 <attr_copy_check_permissions@plt>
  405a7c:	cmp	w0, #0x0
  405a80:	cset	w0, ne  // ne = any
  405a84:	b	405a64 <__fxstatat@plt+0x2584>
  405a88:	stp	x29, x30, [sp, #-272]!
  405a8c:	mov	x29, sp
  405a90:	str	x19, [sp, #16]
  405a94:	mov	x19, x1
  405a98:	str	x2, [sp, #224]
  405a9c:	str	x3, [sp, #232]
  405aa0:	str	x4, [sp, #240]
  405aa4:	str	x5, [sp, #248]
  405aa8:	str	x6, [sp, #256]
  405aac:	str	x7, [sp, #264]
  405ab0:	str	q0, [sp, #96]
  405ab4:	str	q1, [sp, #112]
  405ab8:	str	q2, [sp, #128]
  405abc:	str	q3, [sp, #144]
  405ac0:	str	q4, [sp, #160]
  405ac4:	str	q5, [sp, #176]
  405ac8:	str	q6, [sp, #192]
  405acc:	str	q7, [sp, #208]
  405ad0:	bl	4033f0 <__errno_location@plt>
  405ad4:	ldr	w1, [x0]
  405ad8:	cmp	w1, #0x5f
  405adc:	mov	w0, #0x3d                  	// #61
  405ae0:	ccmp	w1, w0, #0x4, ne  // ne = any
  405ae4:	b.ne	405af4 <__fxstatat@plt+0x2614>  // b.any
  405ae8:	ldr	x19, [sp, #16]
  405aec:	ldp	x29, x30, [sp], #272
  405af0:	ret
  405af4:	add	x0, sp, #0x110
  405af8:	str	x0, [sp, #64]
  405afc:	str	x0, [sp, #72]
  405b00:	add	x0, sp, #0xe0
  405b04:	str	x0, [sp, #80]
  405b08:	mov	w0, #0xffffffd0            	// #-48
  405b0c:	str	w0, [sp, #88]
  405b10:	mov	w0, #0xffffff80            	// #-128
  405b14:	str	w0, [sp, #92]
  405b18:	ldp	x2, x3, [sp, #64]
  405b1c:	stp	x2, x3, [sp, #32]
  405b20:	ldp	x2, x3, [sp, #80]
  405b24:	stp	x2, x3, [sp, #48]
  405b28:	add	x3, sp, #0x20
  405b2c:	mov	x2, x19
  405b30:	mov	w0, #0x0                   	// #0
  405b34:	bl	41094c <__fxstatat@plt+0xd46c>
  405b38:	b	405ae8 <__fxstatat@plt+0x2608>
  405b3c:	stp	x29, x30, [sp, #-272]!
  405b40:	mov	x29, sp
  405b44:	str	x19, [sp, #16]
  405b48:	mov	x19, x1
  405b4c:	str	x2, [sp, #224]
  405b50:	str	x3, [sp, #232]
  405b54:	str	x4, [sp, #240]
  405b58:	str	x5, [sp, #248]
  405b5c:	str	x6, [sp, #256]
  405b60:	str	x7, [sp, #264]
  405b64:	str	q0, [sp, #96]
  405b68:	str	q1, [sp, #112]
  405b6c:	str	q2, [sp, #128]
  405b70:	str	q3, [sp, #144]
  405b74:	str	q4, [sp, #160]
  405b78:	str	q5, [sp, #176]
  405b7c:	str	q6, [sp, #192]
  405b80:	str	q7, [sp, #208]
  405b84:	bl	4033f0 <__errno_location@plt>
  405b88:	ldr	w1, [x0]
  405b8c:	add	x0, sp, #0x110
  405b90:	str	x0, [sp, #64]
  405b94:	str	x0, [sp, #72]
  405b98:	add	x0, sp, #0xe0
  405b9c:	str	x0, [sp, #80]
  405ba0:	mov	w0, #0xffffffd0            	// #-48
  405ba4:	str	w0, [sp, #88]
  405ba8:	mov	w0, #0xffffff80            	// #-128
  405bac:	str	w0, [sp, #92]
  405bb0:	ldp	x2, x3, [sp, #64]
  405bb4:	stp	x2, x3, [sp, #32]
  405bb8:	ldp	x2, x3, [sp, #80]
  405bbc:	stp	x2, x3, [sp, #48]
  405bc0:	add	x3, sp, #0x20
  405bc4:	mov	x2, x19
  405bc8:	mov	w0, #0x0                   	// #0
  405bcc:	bl	41094c <__fxstatat@plt+0xd46c>
  405bd0:	ldr	x19, [sp, #16]
  405bd4:	ldp	x29, x30, [sp], #272
  405bd8:	ret
  405bdc:	stp	x29, x30, [sp, #-32]!
  405be0:	mov	x29, sp
  405be4:	str	x19, [sp, #16]
  405be8:	bl	4033f0 <__errno_location@plt>
  405bec:	mov	w19, #0x5f                  	// #95
  405bf0:	str	w19, [x0]
  405bf4:	mov	w2, #0x5                   	// #5
  405bf8:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  405bfc:	add	x1, x1, #0x48
  405c00:	mov	x0, #0x0                   	// #0
  405c04:	bl	403350 <dcgettext@plt>
  405c08:	mov	x2, x0
  405c0c:	mov	w1, w19
  405c10:	mov	w0, #0x1                   	// #1
  405c14:	bl	402c90 <error@plt>
  405c18:	stp	x29, x30, [sp, #-48]!
  405c1c:	mov	x29, sp
  405c20:	stp	x19, x20, [sp, #16]
  405c24:	str	x21, [sp, #32]
  405c28:	mov	x21, x1
  405c2c:	mov	x19, x2
  405c30:	mov	x2, x0
  405c34:	mov	w1, #0x4                   	// #4
  405c38:	mov	w0, #0x0                   	// #0
  405c3c:	bl	40e610 <__fxstatat@plt+0xb130>
  405c40:	mov	x20, x0
  405c44:	mov	x2, x21
  405c48:	mov	w1, #0x4                   	// #4
  405c4c:	mov	w0, #0x1                   	// #1
  405c50:	bl	40e610 <__fxstatat@plt+0xb130>
  405c54:	mov	x3, x0
  405c58:	mov	x2, x20
  405c5c:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  405c60:	add	x1, x1, #0x80
  405c64:	mov	w0, #0x1                   	// #1
  405c68:	bl	402f20 <__printf_chk@plt>
  405c6c:	cbz	x19, 405ca4 <__fxstatat@plt+0x27c4>
  405c70:	mov	w2, #0x5                   	// #5
  405c74:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  405c78:	add	x1, x1, #0x90
  405c7c:	mov	x0, #0x0                   	// #0
  405c80:	bl	403350 <dcgettext@plt>
  405c84:	mov	x20, x0
  405c88:	mov	x1, x19
  405c8c:	mov	w0, #0x4                   	// #4
  405c90:	bl	40e69c <__fxstatat@plt+0xb1bc>
  405c94:	mov	x2, x0
  405c98:	mov	x1, x20
  405c9c:	mov	w0, #0x1                   	// #1
  405ca0:	bl	402f20 <__printf_chk@plt>
  405ca4:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  405ca8:	ldr	x0, [x0, #1352]
  405cac:	ldr	x1, [x0, #40]
  405cb0:	ldr	x2, [x0, #48]
  405cb4:	cmp	x1, x2
  405cb8:	b.cs	405cdc <__fxstatat@plt+0x27fc>  // b.hs, b.nlast
  405cbc:	add	x2, x1, #0x1
  405cc0:	str	x2, [x0, #40]
  405cc4:	mov	w0, #0xa                   	// #10
  405cc8:	strb	w0, [x1]
  405ccc:	ldp	x19, x20, [sp, #16]
  405cd0:	ldr	x21, [sp, #32]
  405cd4:	ldp	x29, x30, [sp], #48
  405cd8:	ret
  405cdc:	mov	w1, #0xa                   	// #10
  405ce0:	bl	4030a0 <__overflow@plt>
  405ce4:	b	405ccc <__fxstatat@plt+0x27ec>
  405ce8:	stp	x29, x30, [sp, #-48]!
  405cec:	mov	x29, sp
  405cf0:	stp	x19, x20, [sp, #16]
  405cf4:	stp	x21, x22, [sp, #32]
  405cf8:	mov	x22, x0
  405cfc:	mov	x20, x1
  405d00:	and	w21, w3, #0xff
  405d04:	tst	w4, #0xff
  405d08:	cset	w4, ne  // ne = any
  405d0c:	mov	w6, #0xffffffff            	// #-1
  405d10:	mov	w5, w2
  405d14:	lsl	w4, w4, #10
  405d18:	mov	x3, x1
  405d1c:	mov	w2, #0xffffff9c            	// #-100
  405d20:	mov	x1, x0
  405d24:	mov	w0, w2
  405d28:	bl	409fc0 <__fxstatat@plt+0x6ae0>
  405d2c:	mov	w19, w0
  405d30:	cmp	w0, #0x0
  405d34:	b.gt	405d58 <__fxstatat@plt+0x2878>
  405d38:	ands	w19, w21, w0, lsr #31
  405d3c:	b.ne	405db4 <__fxstatat@plt+0x28d4>  // b.any
  405d40:	mov	w19, #0x1                   	// #1
  405d44:	mov	w0, w19
  405d48:	ldp	x19, x20, [sp, #16]
  405d4c:	ldp	x21, x22, [sp, #32]
  405d50:	ldp	x29, x30, [sp], #48
  405d54:	ret
  405d58:	mov	w2, #0x5                   	// #5
  405d5c:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  405d60:	add	x1, x1, #0xa0
  405d64:	mov	x0, #0x0                   	// #0
  405d68:	bl	403350 <dcgettext@plt>
  405d6c:	mov	x21, x0
  405d70:	mov	x2, x20
  405d74:	mov	w1, #0x4                   	// #4
  405d78:	mov	w0, #0x0                   	// #0
  405d7c:	bl	40e610 <__fxstatat@plt+0xb130>
  405d80:	mov	x20, x0
  405d84:	mov	x2, x22
  405d88:	mov	w1, #0x4                   	// #4
  405d8c:	mov	w0, #0x1                   	// #1
  405d90:	bl	40e610 <__fxstatat@plt+0xb130>
  405d94:	mov	x4, x0
  405d98:	mov	x3, x20
  405d9c:	mov	x2, x21
  405da0:	mov	w1, w19
  405da4:	mov	w0, #0x0                   	// #0
  405da8:	bl	402c90 <error@plt>
  405dac:	mov	w19, #0x0                   	// #0
  405db0:	b	405d44 <__fxstatat@plt+0x2864>
  405db4:	mov	w2, #0x5                   	// #5
  405db8:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  405dbc:	add	x1, x1, #0xc8
  405dc0:	mov	x0, #0x0                   	// #0
  405dc4:	bl	403350 <dcgettext@plt>
  405dc8:	mov	x21, x0
  405dcc:	mov	x1, x20
  405dd0:	mov	w0, #0x4                   	// #4
  405dd4:	bl	40e69c <__fxstatat@plt+0xb1bc>
  405dd8:	mov	x2, x0
  405ddc:	mov	x1, x21
  405de0:	mov	w0, #0x1                   	// #1
  405de4:	bl	402f20 <__printf_chk@plt>
  405de8:	b	405d44 <__fxstatat@plt+0x2864>
  405dec:	stp	x29, x30, [sp, #-48]!
  405df0:	mov	x29, sp
  405df4:	stp	x19, x20, [sp, #16]
  405df8:	mov	x19, x4
  405dfc:	ldrb	w1, [x4, #37]
  405e00:	cbz	w1, 405e3c <__fxstatat@plt+0x295c>
  405e04:	mov	x20, x0
  405e08:	ldrb	w0, [x4, #35]
  405e0c:	cbz	w0, 405e64 <__fxstatat@plt+0x2984>
  405e10:	ldrb	w0, [x4, #38]
  405e14:	cbnz	w0, 405e64 <__fxstatat@plt+0x2984>
  405e18:	bl	4033f0 <__errno_location@plt>
  405e1c:	mov	w1, #0x5f                  	// #95
  405e20:	str	w1, [x0]
  405e24:	ldrb	w19, [x19, #38]
  405e28:	eor	w19, w19, #0x1
  405e2c:	mov	w0, w19
  405e30:	ldp	x19, x20, [sp, #16]
  405e34:	ldp	x29, x30, [sp], #48
  405e38:	ret
  405e3c:	and	w3, w3, #0xff
  405e40:	ldrb	w19, [x4, #33]
  405e44:	ands	w19, w3, w19
  405e48:	b.ne	405e54 <__fxstatat@plt+0x2974>  // b.any
  405e4c:	mov	w19, #0x1                   	// #1
  405e50:	b	405e2c <__fxstatat@plt+0x294c>
  405e54:	bl	4033f0 <__errno_location@plt>
  405e58:	mov	w1, #0x5f                  	// #95
  405e5c:	str	w1, [x0]
  405e60:	b	405e2c <__fxstatat@plt+0x294c>
  405e64:	stp	x21, x22, [sp, #32]
  405e68:	bl	4033f0 <__errno_location@plt>
  405e6c:	mov	w22, #0x5f                  	// #95
  405e70:	str	w22, [x0]
  405e74:	mov	w2, #0x5                   	// #5
  405e78:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  405e7c:	add	x1, x1, #0xd8
  405e80:	mov	x0, #0x0                   	// #0
  405e84:	bl	403350 <dcgettext@plt>
  405e88:	mov	x21, x0
  405e8c:	mov	x1, x20
  405e90:	mov	w0, #0x4                   	// #4
  405e94:	bl	40e69c <__fxstatat@plt+0xb1bc>
  405e98:	mov	x3, x0
  405e9c:	mov	x2, x21
  405ea0:	mov	w1, w22
  405ea4:	mov	w0, #0x0                   	// #0
  405ea8:	bl	402c90 <error@plt>
  405eac:	ldp	x21, x22, [sp, #32]
  405eb0:	b	405e24 <__fxstatat@plt+0x2944>
  405eb4:	stp	x29, x30, [sp, #-48]!
  405eb8:	mov	x29, sp
  405ebc:	stp	x19, x20, [sp, #16]
  405ec0:	mov	x19, x0
  405ec4:	ldrb	w0, [x3, #35]
  405ec8:	cbz	w0, 405ef0 <__fxstatat@plt+0x2a10>
  405ecc:	ldrb	w0, [x3, #38]
  405ed0:	cbnz	w0, 405ef0 <__fxstatat@plt+0x2a10>
  405ed4:	bl	4033f0 <__errno_location@plt>
  405ed8:	mov	w1, #0x5f                  	// #95
  405edc:	str	w1, [x0]
  405ee0:	mov	w0, #0x0                   	// #0
  405ee4:	ldp	x19, x20, [sp, #16]
  405ee8:	ldp	x29, x30, [sp], #48
  405eec:	ret
  405ef0:	str	x21, [sp, #32]
  405ef4:	bl	4033f0 <__errno_location@plt>
  405ef8:	mov	w21, #0x5f                  	// #95
  405efc:	str	w21, [x0]
  405f00:	mov	w2, #0x5                   	// #5
  405f04:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  405f08:	add	x1, x1, #0x100
  405f0c:	mov	x0, #0x0                   	// #0
  405f10:	bl	403350 <dcgettext@plt>
  405f14:	mov	x20, x0
  405f18:	mov	x2, x19
  405f1c:	mov	w1, #0x4                   	// #4
  405f20:	mov	w0, #0x0                   	// #0
  405f24:	bl	40e610 <__fxstatat@plt+0xb130>
  405f28:	mov	x3, x0
  405f2c:	mov	x2, x20
  405f30:	mov	w1, w21
  405f34:	mov	w0, #0x0                   	// #0
  405f38:	bl	402c90 <error@plt>
  405f3c:	ldr	x21, [sp, #32]
  405f40:	b	405ee0 <__fxstatat@plt+0x2a00>
  405f44:	stp	x29, x30, [sp, #-32]!
  405f48:	mov	x29, sp
  405f4c:	str	x19, [sp, #16]
  405f50:	mov	x19, x0
  405f54:	adrp	x4, 40c000 <__fxstatat@plt+0x8b20>
  405f58:	add	x4, x4, #0x31c
  405f5c:	adrp	x3, 40c000 <__fxstatat@plt+0x8b20>
  405f60:	add	x3, x3, #0x270
  405f64:	adrp	x2, 40c000 <__fxstatat@plt+0x8b20>
  405f68:	add	x2, x2, #0x228
  405f6c:	mov	x1, #0x0                   	// #0
  405f70:	mov	x0, #0x3d                  	// #61
  405f74:	bl	40bba8 <__fxstatat@plt+0x86c8>
  405f78:	str	x0, [x19, #64]
  405f7c:	ldr	x19, [sp, #16]
  405f80:	ldp	x29, x30, [sp], #32
  405f84:	ret
  405f88:	stp	x29, x30, [sp, #-32]!
  405f8c:	mov	x29, sp
  405f90:	str	x19, [sp, #16]
  405f94:	mov	x19, x0
  405f98:	adrp	x4, 40c000 <__fxstatat@plt+0x8b20>
  405f9c:	add	x4, x4, #0x31c
  405fa0:	adrp	x3, 40c000 <__fxstatat@plt+0x8b20>
  405fa4:	add	x3, x3, #0x270
  405fa8:	adrp	x2, 40c000 <__fxstatat@plt+0x8b20>
  405fac:	add	x2, x2, #0x260
  405fb0:	mov	x1, #0x0                   	// #0
  405fb4:	mov	x0, #0x3d                  	// #61
  405fb8:	bl	40bba8 <__fxstatat@plt+0x86c8>
  405fbc:	str	x0, [x19, #72]
  405fc0:	ldr	x19, [sp, #16]
  405fc4:	ldp	x29, x30, [sp], #32
  405fc8:	ret
  405fcc:	stp	x29, x30, [sp, #-32]!
  405fd0:	mov	x29, sp
  405fd4:	str	x19, [sp, #16]
  405fd8:	mov	x19, x0
  405fdc:	stp	xzr, xzr, [x0]
  405fe0:	stp	xzr, xzr, [x0, #16]
  405fe4:	stp	xzr, xzr, [x0, #32]
  405fe8:	stp	xzr, xzr, [x0, #48]
  405fec:	stp	xzr, xzr, [x0, #64]
  405ff0:	bl	402cd0 <geteuid@plt>
  405ff4:	cmp	w0, #0x0
  405ff8:	cset	w0, eq  // eq = none
  405ffc:	strb	w0, [x19, #27]
  406000:	strb	w0, [x19, #26]
  406004:	mov	w0, #0xffffffff            	// #-1
  406008:	str	w0, [x19, #52]
  40600c:	ldr	x19, [sp, #16]
  406010:	ldp	x29, x30, [sp], #32
  406014:	ret
  406018:	stp	x29, x30, [sp, #-32]!
  40601c:	mov	x29, sp
  406020:	str	x19, [sp, #16]
  406024:	mov	x19, x0
  406028:	bl	4033f0 <__errno_location@plt>
  40602c:	ldr	w0, [x0]
  406030:	cmp	w0, #0x1
  406034:	ccmp	w0, #0x16, #0x4, ne  // ne = any
  406038:	mov	w0, #0x0                   	// #0
  40603c:	b.ne	406048 <__fxstatat@plt+0x2b68>  // b.any
  406040:	ldrb	w0, [x19, #26]
  406044:	eor	w0, w0, #0x1
  406048:	and	w0, w0, #0x1
  40604c:	ldr	x19, [sp, #16]
  406050:	ldp	x29, x30, [sp], #32
  406054:	ret
  406058:	stp	x29, x30, [sp, #-64]!
  40605c:	mov	x29, sp
  406060:	stp	x19, x20, [sp, #16]
  406064:	stp	x21, x22, [sp, #32]
  406068:	stp	x23, x24, [sp, #48]
  40606c:	mov	x20, x0
  406070:	mov	x21, x1
  406074:	mov	w19, w2
  406078:	ldr	w23, [x3, #24]
  40607c:	ldr	w22, [x3, #28]
  406080:	tst	w4, #0xff
  406084:	b.ne	4060c0 <__fxstatat@plt+0x2be0>  // b.any
  406088:	ldr	x0, [x0, #24]
  40608c:	and	x0, x0, #0xffffffffffffff
  406090:	and	x0, x0, #0xffff0000000000ff
  406094:	cbnz	x0, 406234 <__fxstatat@plt+0x2d54>
  406098:	ldrb	w0, [x20, #43]
  40609c:	cbz	w0, 4060c0 <__fxstatat@plt+0x2be0>
  4060a0:	ldr	w0, [x5, #16]
  4060a4:	ldr	w2, [x20, #16]
  4060a8:	and	w2, w2, w0
  4060ac:	and	w2, w2, #0x1c0
  4060b0:	mov	w1, w19
  4060b4:	mov	x0, x21
  4060b8:	bl	40cf18 <__fxstatat@plt+0x9a38>
  4060bc:	cbnz	w0, 406124 <__fxstatat@plt+0x2c44>
  4060c0:	cmn	w19, #0x1
  4060c4:	b.eq	40619c <__fxstatat@plt+0x2cbc>  // b.none
  4060c8:	mov	w2, w22
  4060cc:	mov	w1, w23
  4060d0:	mov	w0, w19
  4060d4:	bl	403470 <fchown@plt>
  4060d8:	mov	w1, w0
  4060dc:	mov	w0, #0x1                   	// #1
  4060e0:	cbz	w1, 406110 <__fxstatat@plt+0x2c30>
  4060e4:	bl	4033f0 <__errno_location@plt>
  4060e8:	mov	x23, x0
  4060ec:	ldr	w24, [x0]
  4060f0:	cmp	w24, #0x1
  4060f4:	ccmp	w24, #0x16, #0x4, ne  // ne = any
  4060f8:	b.eq	406184 <__fxstatat@plt+0x2ca4>  // b.none
  4060fc:	mov	x0, x20
  406100:	bl	406018 <__fxstatat@plt+0x2b38>
  406104:	and	w1, w0, #0xff
  406108:	mov	w0, #0x0                   	// #0
  40610c:	cbz	w1, 4061e8 <__fxstatat@plt+0x2d08>
  406110:	ldp	x19, x20, [sp, #16]
  406114:	ldp	x21, x22, [sp, #32]
  406118:	ldp	x23, x24, [sp, #48]
  40611c:	ldp	x29, x30, [sp], #64
  406120:	ret
  406124:	bl	4033f0 <__errno_location@plt>
  406128:	ldr	w19, [x0]
  40612c:	cmp	w19, #0x1
  406130:	ccmp	w19, #0x16, #0x4, ne  // ne = any
  406134:	b.ne	406140 <__fxstatat@plt+0x2c60>  // b.any
  406138:	ldrb	w0, [x20, #27]
  40613c:	cbz	w0, 406178 <__fxstatat@plt+0x2c98>
  406140:	mov	w2, #0x5                   	// #5
  406144:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  406148:	add	x1, x1, #0x158
  40614c:	mov	x0, #0x0                   	// #0
  406150:	bl	403350 <dcgettext@plt>
  406154:	mov	x22, x0
  406158:	mov	x1, x21
  40615c:	mov	w0, #0x4                   	// #4
  406160:	bl	40e69c <__fxstatat@plt+0xb1bc>
  406164:	mov	x3, x0
  406168:	mov	x2, x22
  40616c:	mov	w1, w19
  406170:	mov	w0, #0x0                   	// #0
  406174:	bl	402c90 <error@plt>
  406178:	ldrb	w0, [x20, #36]
  40617c:	neg	w0, w0
  406180:	b	406110 <__fxstatat@plt+0x2c30>
  406184:	mov	w2, w22
  406188:	mov	w1, #0xffffffff            	// #-1
  40618c:	mov	w0, w19
  406190:	bl	403470 <fchown@plt>
  406194:	str	w24, [x23]
  406198:	b	4060fc <__fxstatat@plt+0x2c1c>
  40619c:	mov	w2, w22
  4061a0:	mov	w1, w23
  4061a4:	mov	x0, x21
  4061a8:	bl	403170 <lchown@plt>
  4061ac:	mov	w1, w0
  4061b0:	mov	w0, #0x1                   	// #1
  4061b4:	cbz	w1, 406110 <__fxstatat@plt+0x2c30>
  4061b8:	bl	4033f0 <__errno_location@plt>
  4061bc:	mov	x19, x0
  4061c0:	ldr	w23, [x0]
  4061c4:	cmp	w23, #0x1
  4061c8:	ccmp	w23, #0x16, #0x4, ne  // ne = any
  4061cc:	b.ne	4060fc <__fxstatat@plt+0x2c1c>  // b.any
  4061d0:	mov	w2, w22
  4061d4:	mov	w1, #0xffffffff            	// #-1
  4061d8:	mov	x0, x21
  4061dc:	bl	403170 <lchown@plt>
  4061e0:	str	w23, [x19]
  4061e4:	b	4060fc <__fxstatat@plt+0x2c1c>
  4061e8:	bl	4033f0 <__errno_location@plt>
  4061ec:	ldr	w22, [x0]
  4061f0:	mov	w2, #0x5                   	// #5
  4061f4:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  4061f8:	add	x1, x1, #0x130
  4061fc:	mov	x0, #0x0                   	// #0
  406200:	bl	403350 <dcgettext@plt>
  406204:	mov	x19, x0
  406208:	mov	x1, x21
  40620c:	mov	w0, #0x4                   	// #4
  406210:	bl	40e69c <__fxstatat@plt+0xb1bc>
  406214:	mov	x3, x0
  406218:	mov	x2, x19
  40621c:	mov	w1, w22
  406220:	mov	w0, #0x0                   	// #0
  406224:	bl	402c90 <error@plt>
  406228:	ldrb	w0, [x20, #36]
  40622c:	neg	w0, w0
  406230:	b	406110 <__fxstatat@plt+0x2c30>
  406234:	ldr	w0, [x5, #16]
  406238:	ldr	w2, [x3, #16]
  40623c:	b	4060a8 <__fxstatat@plt+0x2bc8>
  406240:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  406244:	ldr	w0, [x0, #1200]
  406248:	cmn	w0, #0x1
  40624c:	b.eq	40625c <__fxstatat@plt+0x2d7c>  // b.none
  406250:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  406254:	ldr	w0, [x0, #1200]
  406258:	ret
  40625c:	stp	x29, x30, [sp, #-16]!
  406260:	mov	x29, sp
  406264:	mov	w0, #0x0                   	// #0
  406268:	bl	4033c0 <umask@plt>
  40626c:	adrp	x1, 42a000 <__fxstatat@plt+0x26b20>
  406270:	str	w0, [x1, #1200]
  406274:	bl	4033c0 <umask@plt>
  406278:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  40627c:	ldr	w0, [x0, #1200]
  406280:	ldp	x29, x30, [sp], #16
  406284:	ret
  406288:	sub	sp, sp, #0x350
  40628c:	stp	x29, x30, [sp, #32]
  406290:	add	x29, sp, #0x20
  406294:	stp	x19, x20, [sp, #48]
  406298:	stp	x21, x22, [sp, #64]
  40629c:	stp	x23, x24, [sp, #80]
  4062a0:	stp	x25, x26, [sp, #96]
  4062a4:	stp	x27, x28, [sp, #112]
  4062a8:	mov	x28, x0
  4062ac:	mov	x26, x1
  4062b0:	and	w24, w2, #0xff
  4062b4:	str	x3, [x29, #216]
  4062b8:	str	x4, [x29, #232]
  4062bc:	mov	x19, x5
  4062c0:	and	w25, w6, #0xff
  4062c4:	str	x7, [x29, #224]
  4062c8:	ldr	x0, [x29, #816]
  4062cc:	strb	wzr, [x0]
  4062d0:	ldr	w27, [x5, #52]
  4062d4:	ldrb	w21, [x5, #24]
  4062d8:	cbz	w21, 4062f8 <__fxstatat@plt+0x2e18>
  4062dc:	tbnz	w27, #31, 40641c <__fxstatat@plt+0x2f3c>
  4062e0:	cmp	w27, #0x0
  4062e4:	cset	w24, eq  // eq = none
  4062e8:	ldr	x0, [x29, #824]
  4062ec:	cbz	x0, 4062f8 <__fxstatat@plt+0x2e18>
  4062f0:	ldr	x0, [x29, #824]
  4062f4:	strb	w24, [x0]
  4062f8:	cbz	w27, 4097e0 <__fxstatat@plt+0x6300>
  4062fc:	mov	x21, x28
  406300:	cmp	w27, #0x11
  406304:	b.eq	406448 <__fxstatat@plt+0x2f68>  // b.none
  406308:	ldr	w0, [x19, #4]
  40630c:	cmp	w0, #0x2
  406310:	b.eq	406458 <__fxstatat@plt+0x2f78>  // b.none
  406314:	add	x2, x29, #0x2b0
  406318:	mov	x1, x21
  40631c:	mov	w0, #0x0                   	// #0
  406320:	bl	403420 <__xstat@plt>
  406324:	cmp	w0, #0x0
  406328:	cset	w0, ne  // ne = any
  40632c:	cbnz	w0, 406474 <__fxstatat@plt+0x2f94>
  406330:	ldr	w23, [x29, #704]
  406334:	and	w0, w23, #0xf000
  406338:	cmp	w0, #0x4, lsl #12
  40633c:	b.eq	4064e0 <__fxstatat@plt+0x3000>  // b.none
  406340:	cbz	w25, 406370 <__fxstatat@plt+0x2e90>
  406344:	ldr	x0, [x19, #72]
  406348:	cbz	x0, 406370 <__fxstatat@plt+0x2e90>
  40634c:	and	w1, w23, #0xf000
  406350:	cmp	w1, #0x4, lsl #12
  406354:	b.eq	406360 <__fxstatat@plt+0x2e80>  // b.none
  406358:	ldr	w1, [x19]
  40635c:	cbz	w1, 406554 <__fxstatat@plt+0x3074>
  406360:	add	x2, x29, #0x2b0
  406364:	mov	x1, x28
  406368:	ldr	x0, [x19, #72]
  40636c:	bl	40aee8 <__fxstatat@plt+0x7a08>
  406370:	ldr	w0, [x19, #4]
  406374:	mov	w21, #0x1                   	// #1
  406378:	cmp	w0, #0x4
  40637c:	b.eq	40638c <__fxstatat@plt+0x2eac>  // b.none
  406380:	cmp	w25, #0x0
  406384:	ccmp	w0, #0x3, #0x0, ne  // ne = any
  406388:	cset	w21, eq  // eq = none
  40638c:	cbnz	w24, 407128 <__fxstatat@plt+0x3c48>
  406390:	cmp	w27, #0x11
  406394:	b.eq	4065a8 <__fxstatat@plt+0x30c8>  // b.none
  406398:	and	w0, w23, #0xf000
  40639c:	cmp	w0, #0x8, lsl #12
  4063a0:	b.eq	40665c <__fxstatat@plt+0x317c>  // b.none
  4063a4:	cmp	w0, #0x4, lsl #12
  4063a8:	mov	w1, #0xa000                	// #40960
  4063ac:	ccmp	w0, w1, #0x4, ne  // ne = any
  4063b0:	cset	w22, eq  // eq = none
  4063b4:	ldrb	w0, [x19, #20]
  4063b8:	eor	w0, w0, #0x1
  4063bc:	orr	w22, w22, w0
  4063c0:	mov	w4, #0x100                 	// #256
  4063c4:	ands	w22, w22, #0xff
  4063c8:	b.eq	40665c <__fxstatat@plt+0x317c>  // b.none
  4063cc:	add	x3, x29, #0x230
  4063d0:	mov	x2, x26
  4063d4:	mov	w1, #0xffffff9c            	// #-100
  4063d8:	mov	w0, #0x0                   	// #0
  4063dc:	bl	4034e0 <__fxstatat@plt>
  4063e0:	cbz	w0, 4066ec <__fxstatat@plt+0x320c>
  4063e4:	bl	4033f0 <__errno_location@plt>
  4063e8:	ldr	w22, [x0]
  4063ec:	cmp	w22, #0x28
  4063f0:	b.eq	4066a0 <__fxstatat@plt+0x31c0>  // b.none
  4063f4:	mov	w0, #0x1                   	// #1
  4063f8:	str	w0, [x29, #208]
  4063fc:	cmp	w22, #0x2
  406400:	b.ne	4066a8 <__fxstatat@plt+0x31c8>  // b.any
  406404:	mov	w22, w24
  406408:	cmp	w27, #0x11
  40640c:	b.eq	4066f0 <__fxstatat@plt+0x3210>  // b.none
  406410:	ldr	w24, [x29, #208]
  406414:	str	xzr, [x29, #208]
  406418:	b	407130 <__fxstatat@plt+0x3c50>
  40641c:	mov	w4, #0x1                   	// #1
  406420:	mov	x3, x1
  406424:	mov	w2, #0xffffff9c            	// #-100
  406428:	mov	x1, x28
  40642c:	mov	w0, w2
  406430:	bl	40e958 <__fxstatat@plt+0xb478>
  406434:	mov	w27, w0
  406438:	cbz	w0, 4097d4 <__fxstatat@plt+0x62f4>
  40643c:	bl	4033f0 <__errno_location@plt>
  406440:	ldr	w27, [x0]
  406444:	b	4062e0 <__fxstatat@plt+0x2e00>
  406448:	ldr	w0, [x19, #8]
  40644c:	cmp	w0, #0x2
  406450:	b.eq	406340 <__fxstatat@plt+0x2e60>  // b.none
  406454:	b	406308 <__fxstatat@plt+0x2e28>
  406458:	add	x2, x29, #0x2b0
  40645c:	mov	x1, x21
  406460:	mov	w0, #0x0                   	// #0
  406464:	bl	403310 <__lxstat@plt>
  406468:	cmp	w0, #0x0
  40646c:	cset	w0, ne  // ne = any
  406470:	b	40632c <__fxstatat@plt+0x2e4c>
  406474:	bl	4033f0 <__errno_location@plt>
  406478:	ldr	w20, [x0]
  40647c:	mov	w2, #0x5                   	// #5
  406480:	adrp	x1, 413000 <__fxstatat@plt+0xfb20>
  406484:	add	x1, x1, #0x910
  406488:	mov	x0, #0x0                   	// #0
  40648c:	bl	403350 <dcgettext@plt>
  406490:	mov	x19, x0
  406494:	mov	x1, x21
  406498:	mov	w0, #0x4                   	// #4
  40649c:	bl	40e69c <__fxstatat@plt+0xb1bc>
  4064a0:	mov	x3, x0
  4064a4:	mov	x2, x19
  4064a8:	mov	w1, w20
  4064ac:	mov	w0, #0x0                   	// #0
  4064b0:	bl	402c90 <error@plt>
  4064b4:	mov	w24, #0x0                   	// #0
  4064b8:	mov	w0, w24
  4064bc:	sub	sp, x29, #0x20
  4064c0:	ldp	x19, x20, [sp, #48]
  4064c4:	ldp	x21, x22, [sp, #64]
  4064c8:	ldp	x23, x24, [sp, #80]
  4064cc:	ldp	x25, x26, [sp, #96]
  4064d0:	ldp	x27, x28, [sp, #112]
  4064d4:	ldp	x29, x30, [sp, #32]
  4064d8:	add	sp, sp, #0x350
  4064dc:	ret
  4064e0:	ldrb	w21, [x19, #42]
  4064e4:	cbnz	w21, 406340 <__fxstatat@plt+0x2e60>
  4064e8:	ldrb	w0, [x19, #25]
  4064ec:	cbnz	w0, 406530 <__fxstatat@plt+0x3050>
  4064f0:	mov	w2, #0x5                   	// #5
  4064f4:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  4064f8:	add	x1, x1, #0x178
  4064fc:	mov	x0, #0x0                   	// #0
  406500:	bl	403350 <dcgettext@plt>
  406504:	mov	x19, x0
  406508:	mov	x1, x28
  40650c:	mov	w0, #0x4                   	// #4
  406510:	bl	40e69c <__fxstatat@plt+0xb1bc>
  406514:	mov	x3, x0
  406518:	mov	x2, x19
  40651c:	mov	w1, #0x0                   	// #0
  406520:	mov	w0, #0x0                   	// #0
  406524:	bl	402c90 <error@plt>
  406528:	mov	w24, w21
  40652c:	b	4064b8 <__fxstatat@plt+0x2fd8>
  406530:	mov	w2, #0x5                   	// #5
  406534:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  406538:	add	x1, x1, #0x1a0
  40653c:	mov	x0, #0x0                   	// #0
  406540:	bl	403350 <dcgettext@plt>
  406544:	mov	x19, x0
  406548:	b	406508 <__fxstatat@plt+0x3028>
  40654c:	mov	w27, #0x0                   	// #0
  406550:	b	406340 <__fxstatat@plt+0x2e60>
  406554:	add	x2, x29, #0x2b0
  406558:	mov	x1, x28
  40655c:	bl	40af68 <__fxstatat@plt+0x7a88>
  406560:	ands	w21, w0, #0xff
  406564:	b.eq	406360 <__fxstatat@plt+0x2e80>  // b.none
  406568:	mov	w2, #0x5                   	// #5
  40656c:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  406570:	add	x1, x1, #0x1b8
  406574:	mov	x0, #0x0                   	// #0
  406578:	bl	403350 <dcgettext@plt>
  40657c:	mov	x19, x0
  406580:	mov	x1, x28
  406584:	mov	w0, #0x4                   	// #4
  406588:	bl	40e69c <__fxstatat@plt+0xb1bc>
  40658c:	mov	x3, x0
  406590:	mov	x2, x19
  406594:	mov	w1, #0x0                   	// #0
  406598:	mov	w0, #0x0                   	// #0
  40659c:	bl	402c90 <error@plt>
  4065a0:	mov	w24, w21
  4065a4:	b	4064b8 <__fxstatat@plt+0x2fd8>
  4065a8:	ldr	w0, [x19, #8]
  4065ac:	cmp	w0, #0x2
  4065b0:	b.ne	406398 <__fxstatat@plt+0x2eb8>  // b.any
  4065b4:	str	w24, [x29, #208]
  4065b8:	mov	w22, w24
  4065bc:	ldrb	w27, [x19, #45]
  4065c0:	cbz	w27, 406b74 <__fxstatat@plt+0x3694>
  4065c4:	and	w0, w23, #0xf000
  4065c8:	cmp	w0, #0x4, lsl #12
  4065cc:	b.eq	4096e4 <__fxstatat@plt+0x6204>  // b.none
  4065d0:	ldrb	w0, [x19, #31]
  4065d4:	mov	w3, #0x0                   	// #0
  4065d8:	cbz	w0, 4065f8 <__fxstatat@plt+0x3118>
  4065dc:	ldrb	w0, [x19, #24]
  4065e0:	mov	w3, #0x1                   	// #1
  4065e4:	cbz	w0, 4065f8 <__fxstatat@plt+0x3118>
  4065e8:	ldr	x1, [x29, #560]
  4065ec:	ldr	x0, [x29, #688]
  4065f0:	cmp	x1, x0
  4065f4:	cset	w3, ne  // ne = any
  4065f8:	add	x2, x29, #0x2b0
  4065fc:	add	x1, x29, #0x230
  406600:	mov	x0, x26
  406604:	bl	4100a4 <__fxstatat@plt+0xcbc4>
  406608:	tbnz	w0, #31, 409758 <__fxstatat@plt+0x6278>
  40660c:	ldr	x0, [x29, #824]
  406610:	cbz	x0, 406620 <__fxstatat@plt+0x3140>
  406614:	mov	w0, #0x1                   	// #1
  406618:	ldr	x1, [x29, #824]
  40661c:	strb	w0, [x1]
  406620:	ldr	x2, [x29, #688]
  406624:	ldr	x1, [x29, #696]
  406628:	mov	x0, x26
  40662c:	bl	409aec <__fxstatat@plt+0x660c>
  406630:	cbz	x0, 4090b0 <__fxstatat@plt+0x5bd0>
  406634:	mov	w4, w21
  406638:	ldrb	w3, [x19, #46]
  40663c:	mov	w2, #0x1                   	// #1
  406640:	mov	x1, x26
  406644:	bl	405ce8 <__fxstatat@plt+0x2808>
  406648:	ands	w24, w0, #0xff
  40664c:	b.ne	4064b8 <__fxstatat@plt+0x2fd8>  // b.any
  406650:	ldrb	w24, [x19, #37]
  406654:	cbz	w24, 4064b8 <__fxstatat@plt+0x2fd8>
  406658:	b	40964c <__fxstatat@plt+0x616c>
  40665c:	ldrb	w22, [x19, #24]
  406660:	mov	w4, #0x100                 	// #256
  406664:	cbnz	w22, 4063cc <__fxstatat@plt+0x2eec>
  406668:	ldrb	w22, [x19, #44]
  40666c:	cbnz	w22, 4063cc <__fxstatat@plt+0x2eec>
  406670:	ldrb	w22, [x19, #23]
  406674:	cbnz	w22, 4063cc <__fxstatat@plt+0x2eec>
  406678:	ldr	w0, [x19]
  40667c:	cbnz	w0, 406694 <__fxstatat@plt+0x31b4>
  406680:	ldrb	w22, [x19, #21]
  406684:	cmp	w22, #0x0
  406688:	cset	w4, ne  // ne = any
  40668c:	lsl	w4, w4, #8
  406690:	b	4063cc <__fxstatat@plt+0x2eec>
  406694:	mov	w22, #0x1                   	// #1
  406698:	mov	w4, #0x100                 	// #256
  40669c:	b	4063cc <__fxstatat@plt+0x2eec>
  4066a0:	ldrb	w0, [x19, #22]
  4066a4:	cbnz	w0, 4066e4 <__fxstatat@plt+0x3204>
  4066a8:	mov	w2, #0x5                   	// #5
  4066ac:	adrp	x1, 413000 <__fxstatat@plt+0xfb20>
  4066b0:	add	x1, x1, #0x910
  4066b4:	mov	x0, #0x0                   	// #0
  4066b8:	bl	403350 <dcgettext@plt>
  4066bc:	mov	x19, x0
  4066c0:	mov	x1, x26
  4066c4:	mov	w0, #0x4                   	// #4
  4066c8:	bl	40e69c <__fxstatat@plt+0xb1bc>
  4066cc:	mov	x3, x0
  4066d0:	mov	x2, x19
  4066d4:	mov	w1, w22
  4066d8:	mov	w0, #0x0                   	// #0
  4066dc:	bl	402c90 <error@plt>
  4066e0:	b	4064b8 <__fxstatat@plt+0x2fd8>
  4066e4:	str	w24, [x29, #208]
  4066e8:	b	406404 <__fxstatat@plt+0x2f24>
  4066ec:	str	w24, [x29, #208]
  4066f0:	ldr	w0, [x19, #8]
  4066f4:	cmp	w0, #0x2
  4066f8:	b.eq	4065bc <__fxstatat@plt+0x30dc>  // b.none
  4066fc:	ldr	x1, [x29, #696]
  406700:	ldr	x0, [x29, #568]
  406704:	cmp	x1, x0
  406708:	b.eq	406784 <__fxstatat@plt+0x32a4>  // b.none
  40670c:	ldr	w0, [x19, #4]
  406710:	cmp	w0, #0x2
  406714:	b.ne	4065bc <__fxstatat@plt+0x30dc>  // b.any
  406718:	mov	w20, w24
  40671c:	ldr	w0, [x29, #704]
  406720:	and	w0, w0, #0xf000
  406724:	cmp	w0, #0xa, lsl #12
  406728:	b.eq	4067d0 <__fxstatat@plt+0x32f0>  // b.none
  40672c:	add	x27, x29, #0x230
  406730:	add	x0, x29, #0x2b0
  406734:	str	x0, [x29, #200]
  406738:	ldr	w0, [x19]
  40673c:	cbz	w0, 406924 <__fxstatat@plt+0x3444>
  406740:	cbnz	w20, 4068b0 <__fxstatat@plt+0x33d0>
  406744:	ldrb	w0, [x19, #24]
  406748:	cbnz	w0, 409784 <__fxstatat@plt+0x62a4>
  40674c:	ldr	w1, [x19, #4]
  406750:	cmp	w1, #0x2
  406754:	b.eq	40978c <__fxstatat@plt+0x62ac>  // b.none
  406758:	ldr	x1, [x29, #200]
  40675c:	ldr	w1, [x1, #16]
  406760:	and	w1, w1, #0xf000
  406764:	cmp	w1, #0xa, lsl #12
  406768:	b.ne	409794 <__fxstatat@plt+0x62b4>  // b.any
  40676c:	ldr	w1, [x27, #16]
  406770:	and	w1, w1, #0xf000
  406774:	cmp	w1, #0xa, lsl #12
  406778:	b.ne	4068cc <__fxstatat@plt+0x33ec>  // b.any
  40677c:	mov	w24, w0
  406780:	b	4065bc <__fxstatat@plt+0x30dc>
  406784:	ldr	x1, [x29, #688]
  406788:	ldr	x0, [x29, #560]
  40678c:	cmp	x1, x0
  406790:	b.ne	40670c <__fxstatat@plt+0x322c>  // b.any
  406794:	ldrb	w27, [x19, #23]
  406798:	cbnz	w27, 4097a4 <__fxstatat@plt+0x62c4>
  40679c:	ldr	w0, [x19, #4]
  4067a0:	cmp	w0, #0x2
  4067a4:	b.eq	4067c4 <__fxstatat@plt+0x32e4>  // b.none
  4067a8:	add	x2, x29, #0x130
  4067ac:	mov	x1, x26
  4067b0:	mov	w0, #0x0                   	// #0
  4067b4:	bl	403310 <__lxstat@plt>
  4067b8:	cbz	w0, 40681c <__fxstatat@plt+0x333c>
  4067bc:	mov	w24, w27
  4067c0:	b	4065bc <__fxstatat@plt+0x30dc>
  4067c4:	mov	w0, #0x1                   	// #1
  4067c8:	mov	w20, w0
  4067cc:	b	40671c <__fxstatat@plt+0x323c>
  4067d0:	ldr	w0, [x29, #576]
  4067d4:	and	w0, w0, #0xf000
  4067d8:	cmp	w0, #0xa, lsl #12
  4067dc:	b.eq	4067f0 <__fxstatat@plt+0x3310>  // b.none
  4067e0:	add	x27, x29, #0x230
  4067e4:	add	x0, x29, #0x2b0
  4067e8:	str	x0, [x29, #200]
  4067ec:	b	406738 <__fxstatat@plt+0x3258>
  4067f0:	mov	x1, x26
  4067f4:	mov	x0, x28
  4067f8:	bl	40ee1c <__fxstatat@plt+0xb93c>
  4067fc:	ands	w0, w0, #0xff
  406800:	b.ne	4068cc <__fxstatat@plt+0x33ec>  // b.any
  406804:	ldr	w1, [x19]
  406808:	cbnz	w1, 409764 <__fxstatat@plt+0x6284>
  40680c:	cbz	w20, 40976c <__fxstatat@plt+0x628c>
  406810:	ldrb	w27, [x19, #24]
  406814:	eor	w27, w27, #0x1
  406818:	b	4068c8 <__fxstatat@plt+0x33e8>
  40681c:	add	x2, x29, #0x1b0
  406820:	mov	x1, x28
  406824:	bl	403310 <__lxstat@plt>
  406828:	cbnz	w0, 409774 <__fxstatat@plt+0x6294>
  40682c:	ldr	x2, [x29, #440]
  406830:	ldr	x1, [x29, #312]
  406834:	cmp	x2, x1
  406838:	b.eq	406864 <__fxstatat@plt+0x3384>  // b.none
  40683c:	and	w0, w0, #0x1
  406840:	mov	w20, w0
  406844:	ldr	w0, [x29, #448]
  406848:	and	w0, w0, #0xf000
  40684c:	cmp	w0, #0xa, lsl #12
  406850:	b.eq	406878 <__fxstatat@plt+0x3398>  // b.none
  406854:	add	x27, x29, #0x130
  406858:	add	x0, x29, #0x1b0
  40685c:	str	x0, [x29, #200]
  406860:	b	406738 <__fxstatat@plt+0x3258>
  406864:	ldr	x1, [x29, #432]
  406868:	ldr	x0, [x29, #304]
  40686c:	cmp	x1, x0
  406870:	cset	w0, eq  // eq = none
  406874:	b	40683c <__fxstatat@plt+0x335c>
  406878:	ldr	w0, [x29, #320]
  40687c:	and	w0, w0, #0xf000
  406880:	cmp	w0, #0xa, lsl #12
  406884:	b.eq	406898 <__fxstatat@plt+0x33b8>  // b.none
  406888:	add	x27, x29, #0x130
  40688c:	add	x0, x29, #0x1b0
  406890:	str	x0, [x29, #200]
  406894:	b	406738 <__fxstatat@plt+0x3258>
  406898:	ldrb	w0, [x19, #21]
  40689c:	cbnz	w0, 40977c <__fxstatat@plt+0x629c>
  4068a0:	add	x27, x29, #0x130
  4068a4:	add	x0, x29, #0x1b0
  4068a8:	str	x0, [x29, #200]
  4068ac:	b	406738 <__fxstatat@plt+0x3258>
  4068b0:	mov	x1, x26
  4068b4:	mov	x0, x28
  4068b8:	bl	40ee1c <__fxstatat@plt+0xb93c>
  4068bc:	and	w27, w0, #0xff
  4068c0:	eor	w27, w27, #0x1
  4068c4:	mov	w20, w24
  4068c8:	cbnz	w27, 406b6c <__fxstatat@plt+0x368c>
  4068cc:	mov	w2, #0x5                   	// #5
  4068d0:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  4068d4:	add	x1, x1, #0x1f0
  4068d8:	mov	x0, #0x0                   	// #0
  4068dc:	bl	403350 <dcgettext@plt>
  4068e0:	mov	x19, x0
  4068e4:	mov	x2, x28
  4068e8:	mov	w1, #0x4                   	// #4
  4068ec:	mov	w0, #0x0                   	// #0
  4068f0:	bl	40e610 <__fxstatat@plt+0xb130>
  4068f4:	mov	x20, x0
  4068f8:	mov	x2, x26
  4068fc:	mov	w1, #0x4                   	// #4
  406900:	mov	w0, #0x1                   	// #1
  406904:	bl	40e610 <__fxstatat@plt+0xb130>
  406908:	mov	x4, x0
  40690c:	mov	x3, x20
  406910:	mov	x2, x19
  406914:	mov	w1, #0x0                   	// #0
  406918:	mov	w0, #0x0                   	// #0
  40691c:	bl	402c90 <error@plt>
  406920:	b	4064b8 <__fxstatat@plt+0x2fd8>
  406924:	ldrb	w0, [x19, #24]
  406928:	cbnz	w0, 406934 <__fxstatat@plt+0x3454>
  40692c:	ldrb	w0, [x19, #21]
  406930:	cbz	w0, 4097ac <__fxstatat@plt+0x62cc>
  406934:	ldr	w0, [x27, #16]
  406938:	and	w0, w0, #0xf000
  40693c:	cmp	w0, #0xa, lsl #12
  406940:	b.eq	4065bc <__fxstatat@plt+0x30dc>  // b.none
  406944:	cbz	w20, 406954 <__fxstatat@plt+0x3474>
  406948:	ldr	w0, [x27, #20]
  40694c:	cmp	w0, #0x1
  406950:	b.hi	406ab4 <__fxstatat@plt+0x35d4>  // b.pmore
  406954:	ldr	x0, [x29, #200]
  406958:	ldr	w0, [x0, #16]
  40695c:	and	w0, w0, #0xf000
  406960:	cmp	w0, #0xa, lsl #12
  406964:	b.eq	406994 <__fxstatat@plt+0x34b4>  // b.none
  406968:	ldr	x2, [x29, #200]
  40696c:	ldr	x1, [x2, #8]
  406970:	ldr	x0, [x27, #8]
  406974:	cmp	x1, x0
  406978:	b.ne	4065bc <__fxstatat@plt+0x30dc>  // b.any
  40697c:	ldr	x1, [x2]
  406980:	ldr	x0, [x27]
  406984:	cmp	x1, x0
  406988:	b.ne	4065bc <__fxstatat@plt+0x30dc>  // b.any
  40698c:	ldrb	w0, [x19, #23]
  406990:	cbnz	w0, 40979c <__fxstatat@plt+0x62bc>
  406994:	ldrb	w0, [x19, #24]
  406998:	cbz	w0, 4069ac <__fxstatat@plt+0x34cc>
  40699c:	ldr	w0, [x29, #704]
  4069a0:	and	w0, w0, #0xf000
  4069a4:	cmp	w0, #0xa, lsl #12
  4069a8:	b.eq	406b00 <__fxstatat@plt+0x3620>  // b.none
  4069ac:	ldrb	w0, [x19, #44]
  4069b0:	cbz	w0, 4069c4 <__fxstatat@plt+0x34e4>
  4069b4:	ldr	w0, [x27, #16]
  4069b8:	and	w0, w0, #0xf000
  4069bc:	cmp	w0, #0xa, lsl #12
  4069c0:	b.eq	4065bc <__fxstatat@plt+0x30dc>  // b.none
  4069c4:	ldr	w0, [x19, #4]
  4069c8:	cmp	w0, #0x2
  4069cc:	b.ne	4068cc <__fxstatat@plt+0x33ec>  // b.any
  4069d0:	ldr	x2, [x29, #200]
  4069d4:	ldr	w0, [x2, #16]
  4069d8:	and	w0, w0, #0xf000
  4069dc:	cmp	w0, #0xa, lsl #12
  4069e0:	b.eq	406b3c <__fxstatat@plt+0x365c>  // b.none
  4069e4:	ldp	x0, x1, [x2]
  4069e8:	stp	x0, x1, [x29, #432]
  4069ec:	ldp	x0, x1, [x2, #16]
  4069f0:	stp	x0, x1, [x29, #448]
  4069f4:	ldp	x0, x1, [x2, #32]
  4069f8:	stp	x0, x1, [x29, #464]
  4069fc:	ldp	x0, x1, [x2, #48]
  406a00:	stp	x0, x1, [x29, #480]
  406a04:	ldp	x0, x1, [x2, #64]
  406a08:	stp	x0, x1, [x29, #496]
  406a0c:	ldp	x0, x1, [x2, #80]
  406a10:	add	x3, x29, #0x200
  406a14:	stp	x0, x1, [x3]
  406a18:	ldp	x0, x1, [x2, #96]
  406a1c:	stp	x0, x1, [x3, #16]
  406a20:	ldp	x0, x1, [x2, #112]
  406a24:	stp	x0, x1, [x3, #32]
  406a28:	ldr	w0, [x27, #16]
  406a2c:	and	w0, w0, #0xf000
  406a30:	cmp	w0, #0xa, lsl #12
  406a34:	b.eq	406b54 <__fxstatat@plt+0x3674>  // b.none
  406a38:	ldp	x0, x1, [x27]
  406a3c:	stp	x0, x1, [x29, #304]
  406a40:	ldp	x0, x1, [x27, #16]
  406a44:	stp	x0, x1, [x29, #320]
  406a48:	ldp	x0, x1, [x27, #32]
  406a4c:	stp	x0, x1, [x29, #336]
  406a50:	ldp	x0, x1, [x27, #48]
  406a54:	stp	x0, x1, [x29, #352]
  406a58:	ldp	x0, x1, [x27, #64]
  406a5c:	stp	x0, x1, [x29, #368]
  406a60:	ldp	x0, x1, [x27, #80]
  406a64:	stp	x0, x1, [x29, #384]
  406a68:	ldp	x0, x1, [x27, #96]
  406a6c:	stp	x0, x1, [x29, #400]
  406a70:	ldp	x0, x1, [x27, #112]
  406a74:	stp	x0, x1, [x29, #416]
  406a78:	ldr	x1, [x29, #440]
  406a7c:	ldr	x0, [x29, #312]
  406a80:	cmp	x1, x0
  406a84:	b.ne	4065bc <__fxstatat@plt+0x30dc>  // b.any
  406a88:	ldr	x1, [x29, #432]
  406a8c:	ldr	x0, [x29, #304]
  406a90:	cmp	x1, x0
  406a94:	b.ne	4065bc <__fxstatat@plt+0x30dc>  // b.any
  406a98:	ldrb	w0, [x19, #23]
  406a9c:	cbz	w0, 4068cc <__fxstatat@plt+0x33ec>
  406aa0:	ldr	w0, [x27, #16]
  406aa4:	and	w0, w0, #0xf000
  406aa8:	cmp	w0, #0xa, lsl #12
  406aac:	cset	w24, ne  // ne = any
  406ab0:	b	4065bc <__fxstatat@plt+0x30dc>
  406ab4:	mov	x1, x26
  406ab8:	mov	x0, x28
  406abc:	bl	40ee1c <__fxstatat@plt+0xb93c>
  406ac0:	ands	w0, w0, #0xff
  406ac4:	mov	w20, w0
  406ac8:	b.eq	406af4 <__fxstatat@plt+0x3614>  // b.none
  406acc:	ldr	x0, [x29, #200]
  406ad0:	ldr	w0, [x0, #16]
  406ad4:	and	w0, w0, #0xf000
  406ad8:	cmp	w0, #0xa, lsl #12
  406adc:	b.eq	406994 <__fxstatat@plt+0x34b4>  // b.none
  406ae0:	ldr	w0, [x27, #16]
  406ae4:	and	w0, w0, #0xf000
  406ae8:	cmp	w0, #0xa, lsl #12
  406aec:	b.eq	406994 <__fxstatat@plt+0x34b4>  // b.none
  406af0:	b	406968 <__fxstatat@plt+0x3488>
  406af4:	ldrb	w27, [x19, #24]
  406af8:	eor	w27, w27, #0x1
  406afc:	b	4068c8 <__fxstatat@plt+0x33e8>
  406b00:	ldr	w0, [x27, #20]
  406b04:	cmp	w0, #0x1
  406b08:	b.ls	4069ac <__fxstatat@plt+0x34cc>  // b.plast
  406b0c:	mov	x0, x28
  406b10:	bl	4030d0 <canonicalize_file_name@plt>
  406b14:	mov	x20, x0
  406b18:	cbz	x0, 4069ac <__fxstatat@plt+0x34cc>
  406b1c:	mov	x1, x26
  406b20:	bl	40ee1c <__fxstatat@plt+0xb93c>
  406b24:	and	w27, w0, #0xff
  406b28:	eor	w27, w27, #0x1
  406b2c:	mov	x0, x20
  406b30:	bl	4031b0 <free@plt>
  406b34:	mov	w20, w24
  406b38:	b	4068c8 <__fxstatat@plt+0x33e8>
  406b3c:	add	x2, x29, #0x1b0
  406b40:	mov	x1, x28
  406b44:	mov	w0, #0x0                   	// #0
  406b48:	bl	403420 <__xstat@plt>
  406b4c:	cbz	w0, 406a28 <__fxstatat@plt+0x3548>
  406b50:	b	4065bc <__fxstatat@plt+0x30dc>
  406b54:	add	x2, x29, #0x130
  406b58:	mov	x1, x26
  406b5c:	mov	w0, #0x0                   	// #0
  406b60:	bl	403420 <__xstat@plt>
  406b64:	cbz	w0, 406a78 <__fxstatat@plt+0x3598>
  406b68:	b	4065bc <__fxstatat@plt+0x30dc>
  406b6c:	mov	w24, w20
  406b70:	b	4065bc <__fxstatat@plt+0x30dc>
  406b74:	ldrb	w0, [x19, #24]
  406b78:	cbnz	w0, 4096ec <__fxstatat@plt+0x620c>
  406b7c:	and	w0, w23, #0xf000
  406b80:	cmp	w0, #0x4, lsl #12
  406b84:	b.eq	406b9c <__fxstatat@plt+0x36bc>  // b.none
  406b88:	ldr	w0, [x19, #8]
  406b8c:	cmp	w0, #0x2
  406b90:	b.eq	4090b8 <__fxstatat@plt+0x5bd8>  // b.none
  406b94:	cmp	w0, #0x3
  406b98:	b.eq	406c48 <__fxstatat@plt+0x3768>  // b.none
  406b9c:	cbnz	w24, 4064b8 <__fxstatat@plt+0x2fd8>
  406ba0:	ldr	w0, [x29, #576]
  406ba4:	and	w0, w0, #0xf000
  406ba8:	cmp	w0, #0x4, lsl #12
  406bac:	b.eq	4096a0 <__fxstatat@plt+0x61c0>  // b.none
  406bb0:	and	w27, w23, #0xf000
  406bb4:	cmp	w27, #0x4, lsl #12
  406bb8:	b.eq	406c68 <__fxstatat@plt+0x3788>  // b.none
  406bbc:	cbz	w25, 406bcc <__fxstatat@plt+0x36ec>
  406bc0:	ldr	w0, [x19]
  406bc4:	cmp	w0, #0x3
  406bc8:	b.ne	406cd8 <__fxstatat@plt+0x37f8>  // b.any
  406bcc:	ldrb	w20, [x19, #24]
  406bd0:	cbnz	w20, 4096bc <__fxstatat@plt+0x61dc>
  406bd4:	ldr	w27, [x19]
  406bd8:	cbnz	w27, 409890 <__fxstatat@plt+0x63b0>
  406bdc:	ldr	w0, [x29, #576]
  406be0:	and	w0, w0, #0xf000
  406be4:	cmp	w0, #0x4, lsl #12
  406be8:	cset	w0, eq  // eq = none
  406bec:	orr	w24, w20, w0
  406bf0:	cbnz	w24, 4071cc <__fxstatat@plt+0x3cec>
  406bf4:	ldrb	w0, [x19, #21]
  406bf8:	cbnz	w0, 406c10 <__fxstatat@plt+0x3730>
  406bfc:	ldrb	w0, [x19, #34]
  406c00:	cbz	w0, 407070 <__fxstatat@plt+0x3b90>
  406c04:	ldr	w0, [x29, #580]
  406c08:	cmp	w0, #0x1
  406c0c:	b.ls	407070 <__fxstatat@plt+0x3b90>  // b.plast
  406c10:	mov	x0, x26
  406c14:	bl	403460 <unlink@plt>
  406c18:	cbz	w0, 406c2c <__fxstatat@plt+0x374c>
  406c1c:	bl	4033f0 <__errno_location@plt>
  406c20:	ldr	w20, [x0]
  406c24:	cmp	w20, #0x2
  406c28:	b.ne	4070ac <__fxstatat@plt+0x3bcc>  // b.any
  406c2c:	ldrb	w24, [x19, #46]
  406c30:	cbnz	w24, 4070e8 <__fxstatat@plt+0x3c08>
  406c34:	cbnz	w25, 40986c <__fxstatat@plt+0x638c>
  406c38:	mov	w24, #0x1                   	// #1
  406c3c:	mov	w27, #0x11                  	// #17
  406c40:	str	xzr, [x29, #208]
  406c44:	b	409668 <__fxstatat@plt+0x6188>
  406c48:	add	x2, x29, #0x230
  406c4c:	mov	x1, x26
  406c50:	mov	x0, x19
  406c54:	bl	405204 <__fxstatat@plt+0x1d24>
  406c58:	and	w0, w0, #0xff
  406c5c:	cbnz	w0, 406b9c <__fxstatat@plt+0x36bc>
  406c60:	mov	w24, #0x1                   	// #1
  406c64:	b	4064b8 <__fxstatat@plt+0x2fd8>
  406c68:	ldrb	w0, [x19, #24]
  406c6c:	cbz	w0, 406c80 <__fxstatat@plt+0x37a0>
  406c70:	ldr	w0, [x19]
  406c74:	cbz	w0, 406c80 <__fxstatat@plt+0x37a0>
  406c78:	cbnz	w25, 406bc0 <__fxstatat@plt+0x36e0>
  406c7c:	b	4096bc <__fxstatat@plt+0x61dc>
  406c80:	mov	w2, #0x5                   	// #5
  406c84:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  406c88:	add	x1, x1, #0x210
  406c8c:	mov	x0, #0x0                   	// #0
  406c90:	bl	403350 <dcgettext@plt>
  406c94:	mov	x19, x0
  406c98:	mov	x2, x26
  406c9c:	mov	w1, #0x4                   	// #4
  406ca0:	mov	w0, #0x0                   	// #0
  406ca4:	bl	40e610 <__fxstatat@plt+0xb130>
  406ca8:	mov	x20, x0
  406cac:	mov	x2, x28
  406cb0:	mov	w1, #0x4                   	// #4
  406cb4:	mov	w0, #0x1                   	// #1
  406cb8:	bl	40e610 <__fxstatat@plt+0xb130>
  406cbc:	mov	x4, x0
  406cc0:	mov	x3, x20
  406cc4:	mov	x2, x19
  406cc8:	mov	w1, #0x0                   	// #0
  406ccc:	mov	w0, #0x0                   	// #0
  406cd0:	bl	402c90 <error@plt>
  406cd4:	b	4064b8 <__fxstatat@plt+0x2fd8>
  406cd8:	add	x2, x29, #0x230
  406cdc:	mov	x1, x26
  406ce0:	ldr	x0, [x19, #64]
  406ce4:	bl	40af68 <__fxstatat@plt+0x7a88>
  406ce8:	and	w0, w0, #0xff
  406cec:	cbnz	w0, 406d0c <__fxstatat@plt+0x382c>
  406cf0:	cmp	w27, #0x4, lsl #12
  406cf4:	b.eq	406bcc <__fxstatat@plt+0x36ec>  // b.none
  406cf8:	ldr	w0, [x29, #576]
  406cfc:	and	w0, w0, #0xf000
  406d00:	cmp	w0, #0x4, lsl #12
  406d04:	b.ne	406bcc <__fxstatat@plt+0x36ec>  // b.any
  406d08:	b	4096ac <__fxstatat@plt+0x61cc>
  406d0c:	mov	w2, #0x5                   	// #5
  406d10:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  406d14:	add	x1, x1, #0x248
  406d18:	mov	x0, #0x0                   	// #0
  406d1c:	bl	403350 <dcgettext@plt>
  406d20:	mov	x19, x0
  406d24:	mov	x2, x26
  406d28:	mov	w1, #0x4                   	// #4
  406d2c:	mov	w0, #0x0                   	// #0
  406d30:	bl	40e610 <__fxstatat@plt+0xb130>
  406d34:	mov	x20, x0
  406d38:	mov	x2, x28
  406d3c:	mov	w1, #0x4                   	// #4
  406d40:	mov	w0, #0x1                   	// #1
  406d44:	bl	40e610 <__fxstatat@plt+0xb130>
  406d48:	mov	x4, x0
  406d4c:	mov	x3, x20
  406d50:	mov	x2, x19
  406d54:	mov	w1, #0x0                   	// #0
  406d58:	mov	w0, #0x0                   	// #0
  406d5c:	bl	402c90 <error@plt>
  406d60:	b	4064b8 <__fxstatat@plt+0x2fd8>
  406d64:	mov	w2, #0x5                   	// #5
  406d68:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  406d6c:	add	x1, x1, #0x278
  406d70:	mov	x0, #0x0                   	// #0
  406d74:	bl	403350 <dcgettext@plt>
  406d78:	mov	x19, x0
  406d7c:	mov	x1, x26
  406d80:	mov	w0, #0x4                   	// #4
  406d84:	bl	40e69c <__fxstatat@plt+0xb1bc>
  406d88:	mov	x3, x0
  406d8c:	mov	x2, x19
  406d90:	mov	w1, #0x0                   	// #0
  406d94:	mov	w0, #0x0                   	// #0
  406d98:	bl	402c90 <error@plt>
  406d9c:	b	4064b8 <__fxstatat@plt+0x2fd8>
  406da0:	ldr	w0, [x29, #576]
  406da4:	and	w0, w0, #0xf000
  406da8:	cmp	w0, #0x4, lsl #12
  406dac:	b.eq	4096cc <__fxstatat@plt+0x61ec>  // b.none
  406db0:	ldr	w27, [x19]
  406db4:	cbz	w27, 406ea0 <__fxstatat@plt+0x39c0>
  406db8:	mov	x0, x28
  406dbc:	bl	40adb0 <__fxstatat@plt+0x78d0>
  406dc0:	str	x0, [x29, #200]
  406dc4:	ldrb	w0, [x0]
  406dc8:	cmp	w0, #0x2e
  406dcc:	b.eq	406ef8 <__fxstatat@plt+0x3a18>  // b.none
  406dd0:	cmp	w27, #0x3
  406dd4:	b.eq	406e44 <__fxstatat@plt+0x3964>  // b.none
  406dd8:	ldr	x0, [x29, #200]
  406ddc:	bl	402c50 <strlen@plt>
  406de0:	str	x0, [x29, #208]
  406de4:	mov	x0, x26
  406de8:	bl	40adb0 <__fxstatat@plt+0x78d0>
  406dec:	str	x0, [x29, #192]
  406df0:	bl	402c50 <strlen@plt>
  406df4:	mov	x27, x0
  406df8:	adrp	x0, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  406dfc:	ldr	x20, [x0, #2488]
  406e00:	mov	x0, x20
  406e04:	bl	402c50 <strlen@plt>
  406e08:	str	x0, [x29, #184]
  406e0c:	add	x0, x27, x0
  406e10:	ldr	x3, [x29, #208]
  406e14:	cmp	x3, x0
  406e18:	b.ne	406e44 <__fxstatat@plt+0x3964>  // b.any
  406e1c:	mov	x2, x27
  406e20:	ldr	x1, [x29, #192]
  406e24:	ldr	x0, [x29, #200]
  406e28:	bl	4030e0 <memcmp@plt>
  406e2c:	cbnz	w0, 406e44 <__fxstatat@plt+0x3964>
  406e30:	mov	x1, x20
  406e34:	ldr	x0, [x29, #200]
  406e38:	add	x0, x0, x27
  406e3c:	bl	403130 <strcmp@plt>
  406e40:	cbz	w0, 406f24 <__fxstatat@plt+0x3a44>
  406e44:	ldr	w2, [x19]
  406e48:	mov	x1, x26
  406e4c:	mov	w0, #0xffffff9c            	// #-100
  406e50:	bl	40a9a0 <__fxstatat@plt+0x74c0>
  406e54:	mov	x20, x0
  406e58:	str	x0, [x29, #208]
  406e5c:	cbz	x0, 407018 <__fxstatat@plt+0x3b38>
  406e60:	mov	x24, x0
  406e64:	bl	402c50 <strlen@plt>
  406e68:	add	x1, x0, #0x10
  406e6c:	and	x1, x1, #0xfffffffffffffff0
  406e70:	sub	sp, sp, x1
  406e74:	add	x2, x0, #0x1
  406e78:	mov	x1, x20
  406e7c:	add	x0, sp, #0x20
  406e80:	bl	402c10 <memcpy@plt>
  406e84:	mov	x20, x0
  406e88:	mov	x0, x24
  406e8c:	bl	4031b0 <free@plt>
  406e90:	str	x20, [x29, #208]
  406e94:	mov	w24, #0x1                   	// #1
  406e98:	mov	w27, #0x11                  	// #17
  406e9c:	b	407130 <__fxstatat@plt+0x3c50>
  406ea0:	mov	w2, #0x5                   	// #5
  406ea4:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  406ea8:	add	x1, x1, #0x2b0
  406eac:	mov	x0, #0x0                   	// #0
  406eb0:	bl	403350 <dcgettext@plt>
  406eb4:	mov	x19, x0
  406eb8:	mov	x2, x28
  406ebc:	mov	w1, #0x3                   	// #3
  406ec0:	mov	w0, #0x0                   	// #0
  406ec4:	bl	40e79c <__fxstatat@plt+0xb2bc>
  406ec8:	mov	x20, x0
  406ecc:	mov	x2, x26
  406ed0:	mov	w1, #0x3                   	// #3
  406ed4:	mov	w0, #0x0                   	// #0
  406ed8:	bl	40e79c <__fxstatat@plt+0xb2bc>
  406edc:	mov	x4, x0
  406ee0:	mov	x3, x20
  406ee4:	mov	x2, x19
  406ee8:	mov	w1, #0x0                   	// #0
  406eec:	mov	w0, #0x0                   	// #0
  406ef0:	bl	402c90 <error@plt>
  406ef4:	b	4064b8 <__fxstatat@plt+0x2fd8>
  406ef8:	mov	w20, #0x1                   	// #1
  406efc:	ldr	x1, [x29, #200]
  406f00:	ldrb	w0, [x1, #1]
  406f04:	cmp	w0, #0x2e
  406f08:	cinc	x0, x1, eq  // eq = none
  406f0c:	ldrb	w0, [x0, #1]
  406f10:	cmp	w0, #0x2f
  406f14:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  406f18:	b.eq	406bdc <__fxstatat@plt+0x36fc>  // b.none
  406f1c:	cbz	w20, 4098a8 <__fxstatat@plt+0x63c8>
  406f20:	b	406dd0 <__fxstatat@plt+0x38f0>
  406f24:	mov	x0, x26
  406f28:	bl	402c50 <strlen@plt>
  406f2c:	mov	x20, x0
  406f30:	ldr	x2, [x29, #184]
  406f34:	add	x0, x2, #0x1
  406f38:	add	x0, x0, x20
  406f3c:	bl	410f38 <__fxstatat@plt+0xda58>
  406f40:	mov	x27, x0
  406f44:	mov	x2, x20
  406f48:	mov	x1, x26
  406f4c:	bl	403210 <mempcpy@plt>
  406f50:	adrp	x1, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  406f54:	ldr	x1, [x1, #2488]
  406f58:	bl	4032d0 <strcpy@plt>
  406f5c:	add	x2, x29, #0x1b0
  406f60:	mov	x1, x27
  406f64:	mov	w0, #0x0                   	// #0
  406f68:	bl	403420 <__xstat@plt>
  406f6c:	mov	w20, w0
  406f70:	mov	x0, x27
  406f74:	bl	4031b0 <free@plt>
  406f78:	cbnz	w20, 406e44 <__fxstatat@plt+0x3964>
  406f7c:	ldr	x1, [x29, #696]
  406f80:	ldr	x0, [x29, #440]
  406f84:	cmp	x1, x0
  406f88:	b.ne	406e44 <__fxstatat@plt+0x3964>  // b.any
  406f8c:	ldr	x1, [x29, #688]
  406f90:	ldr	x0, [x29, #432]
  406f94:	cmp	x1, x0
  406f98:	b.ne	406e44 <__fxstatat@plt+0x3964>  // b.any
  406f9c:	ldrb	w0, [x19, #24]
  406fa0:	cbnz	w0, 406fc0 <__fxstatat@plt+0x3ae0>
  406fa4:	mov	w2, #0x5                   	// #5
  406fa8:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  406fac:	add	x1, x1, #0x320
  406fb0:	mov	x0, #0x0                   	// #0
  406fb4:	bl	403350 <dcgettext@plt>
  406fb8:	mov	x20, x0
  406fbc:	b	406fd8 <__fxstatat@plt+0x3af8>
  406fc0:	mov	w2, #0x5                   	// #5
  406fc4:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  406fc8:	add	x1, x1, #0x2e8
  406fcc:	mov	x0, #0x0                   	// #0
  406fd0:	bl	403350 <dcgettext@plt>
  406fd4:	mov	x20, x0
  406fd8:	mov	x2, x26
  406fdc:	mov	w1, #0x4                   	// #4
  406fe0:	mov	w0, #0x0                   	// #0
  406fe4:	bl	40e610 <__fxstatat@plt+0xb130>
  406fe8:	mov	x19, x0
  406fec:	mov	x2, x28
  406ff0:	mov	w1, #0x4                   	// #4
  406ff4:	mov	w0, #0x1                   	// #1
  406ff8:	bl	40e610 <__fxstatat@plt+0xb130>
  406ffc:	mov	x4, x0
  407000:	mov	x3, x19
  407004:	mov	x2, x20
  407008:	mov	w1, #0x0                   	// #0
  40700c:	mov	w0, #0x0                   	// #0
  407010:	bl	402c90 <error@plt>
  407014:	b	4064b8 <__fxstatat@plt+0x2fd8>
  407018:	bl	4033f0 <__errno_location@plt>
  40701c:	ldr	w20, [x0]
  407020:	cmp	w20, #0x2
  407024:	b.ne	407034 <__fxstatat@plt+0x3b54>  // b.any
  407028:	mov	w24, #0x1                   	// #1
  40702c:	mov	w27, #0x11                  	// #17
  407030:	b	407130 <__fxstatat@plt+0x3c50>
  407034:	mov	w2, #0x5                   	// #5
  407038:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  40703c:	add	x1, x1, #0x358
  407040:	mov	x0, #0x0                   	// #0
  407044:	bl	403350 <dcgettext@plt>
  407048:	mov	x19, x0
  40704c:	mov	x1, x26
  407050:	mov	w0, #0x4                   	// #4
  407054:	bl	40e69c <__fxstatat@plt+0xb1bc>
  407058:	mov	x3, x0
  40705c:	mov	x2, x19
  407060:	mov	w1, w20
  407064:	mov	w0, #0x0                   	// #0
  407068:	bl	402c90 <error@plt>
  40706c:	b	4064b8 <__fxstatat@plt+0x2fd8>
  407070:	ldr	w0, [x19, #4]
  407074:	cmp	w0, #0x2
  407078:	b.eq	40708c <__fxstatat@plt+0x3bac>  // b.none
  40707c:	ldr	w24, [x29, #208]
  407080:	mov	w27, #0x11                  	// #17
  407084:	str	xzr, [x29, #208]
  407088:	b	407130 <__fxstatat@plt+0x3c50>
  40708c:	ldr	w0, [x29, #704]
  407090:	and	w0, w0, #0xf000
  407094:	cmp	w0, #0x8, lsl #12
  407098:	b.ne	406c10 <__fxstatat@plt+0x3730>  // b.any
  40709c:	ldr	w24, [x29, #208]
  4070a0:	mov	w27, #0x11                  	// #17
  4070a4:	str	xzr, [x29, #208]
  4070a8:	b	407130 <__fxstatat@plt+0x3c50>
  4070ac:	mov	w2, #0x5                   	// #5
  4070b0:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  4070b4:	add	x1, x1, #0x370
  4070b8:	mov	x0, #0x0                   	// #0
  4070bc:	bl	403350 <dcgettext@plt>
  4070c0:	mov	x19, x0
  4070c4:	mov	x1, x26
  4070c8:	mov	w0, #0x4                   	// #4
  4070cc:	bl	40e69c <__fxstatat@plt+0xb1bc>
  4070d0:	mov	x3, x0
  4070d4:	mov	x2, x19
  4070d8:	mov	w1, w20
  4070dc:	mov	w0, #0x0                   	// #0
  4070e0:	bl	402c90 <error@plt>
  4070e4:	b	4064b8 <__fxstatat@plt+0x2fd8>
  4070e8:	mov	w2, #0x5                   	// #5
  4070ec:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  4070f0:	add	x1, x1, #0xc8
  4070f4:	mov	x0, #0x0                   	// #0
  4070f8:	bl	403350 <dcgettext@plt>
  4070fc:	mov	x20, x0
  407100:	mov	x1, x26
  407104:	mov	w0, #0x4                   	// #4
  407108:	bl	40e69c <__fxstatat@plt+0xb1bc>
  40710c:	mov	x2, x0
  407110:	mov	x1, x20
  407114:	mov	w0, #0x1                   	// #1
  407118:	bl	402f20 <__printf_chk@plt>
  40711c:	mov	w27, #0x11                  	// #17
  407120:	str	xzr, [x29, #208]
  407124:	b	407130 <__fxstatat@plt+0x3c50>
  407128:	mov	w22, #0x0                   	// #0
  40712c:	str	xzr, [x29, #208]
  407130:	cbz	w25, 407164 <__fxstatat@plt+0x3c84>
  407134:	ldr	x0, [x19, #64]
  407138:	cbz	x0, 407164 <__fxstatat@plt+0x3c84>
  40713c:	ldrb	w20, [x19, #24]
  407140:	cbnz	w20, 407164 <__fxstatat@plt+0x3c84>
  407144:	ldr	w0, [x19]
  407148:	cbnz	w0, 409658 <__fxstatat@plt+0x6178>
  40714c:	add	x2, x29, #0x230
  407150:	cbz	w22, 4071dc <__fxstatat@plt+0x3cfc>
  407154:	ldr	w0, [x2, #16]
  407158:	and	w0, w0, #0xf000
  40715c:	cmp	w0, #0xa, lsl #12
  407160:	b.eq	4071f4 <__fxstatat@plt+0x3d14>  // b.none
  407164:	ldrb	w0, [x19, #46]
  407168:	cbz	w0, 407174 <__fxstatat@plt+0x3c94>
  40716c:	ldrb	w0, [x19, #24]
  407170:	cbz	w0, 407264 <__fxstatat@plt+0x3d84>
  407174:	cbnz	w27, 409668 <__fxstatat@plt+0x6188>
  407178:	ldrb	w0, [x19, #24]
  40717c:	cbz	w0, 409378 <__fxstatat@plt+0x5e98>
  407180:	ldrb	w0, [x19, #46]
  407184:	cbnz	w0, 4074c8 <__fxstatat@plt+0x3fe8>
  407188:	ldrb	w0, [x19, #33]
  40718c:	cbnz	w0, 4074fc <__fxstatat@plt+0x401c>
  407190:	ldr	x0, [x29, #824]
  407194:	cbz	x0, 4071a4 <__fxstatat@plt+0x3cc4>
  407198:	mov	w0, #0x1                   	// #1
  40719c:	ldr	x1, [x29, #824]
  4071a0:	strb	w0, [x1]
  4071a4:	mov	w24, #0x1                   	// #1
  4071a8:	cbz	w25, 4064b8 <__fxstatat@plt+0x2fd8>
  4071ac:	ldrb	w24, [x19, #49]
  4071b0:	cbnz	w24, 4064b8 <__fxstatat@plt+0x2fd8>
  4071b4:	add	x2, x29, #0x2b0
  4071b8:	mov	x1, x26
  4071bc:	ldr	x0, [x19, #64]
  4071c0:	bl	40aee8 <__fxstatat@plt+0x7a08>
  4071c4:	mov	w24, w25
  4071c8:	b	4064b8 <__fxstatat@plt+0x2fd8>
  4071cc:	ldr	w24, [x29, #208]
  4071d0:	mov	w27, #0x11                  	// #17
  4071d4:	str	xzr, [x29, #208]
  4071d8:	b	407130 <__fxstatat@plt+0x3c50>
  4071dc:	add	x2, x29, #0x1b0
  4071e0:	mov	x1, x26
  4071e4:	bl	403310 <__lxstat@plt>
  4071e8:	cbnz	w0, 407164 <__fxstatat@plt+0x3c84>
  4071ec:	add	x2, x29, #0x1b0
  4071f0:	b	407154 <__fxstatat@plt+0x3c74>
  4071f4:	mov	x1, x26
  4071f8:	ldr	x0, [x19, #64]
  4071fc:	bl	40af68 <__fxstatat@plt+0x7a88>
  407200:	and	w0, w0, #0xff
  407204:	cbz	w0, 407164 <__fxstatat@plt+0x3c84>
  407208:	mov	w2, #0x5                   	// #5
  40720c:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  407210:	add	x1, x1, #0x388
  407214:	mov	x0, #0x0                   	// #0
  407218:	bl	403350 <dcgettext@plt>
  40721c:	mov	x19, x0
  407220:	mov	x2, x28
  407224:	mov	w1, #0x4                   	// #4
  407228:	mov	w0, #0x0                   	// #0
  40722c:	bl	40e610 <__fxstatat@plt+0xb130>
  407230:	mov	x21, x0
  407234:	mov	x2, x26
  407238:	mov	w1, #0x4                   	// #4
  40723c:	mov	w0, #0x1                   	// #1
  407240:	bl	40e610 <__fxstatat@plt+0xb130>
  407244:	mov	x4, x0
  407248:	mov	x3, x21
  40724c:	mov	x2, x19
  407250:	mov	w1, #0x0                   	// #0
  407254:	mov	w0, #0x0                   	// #0
  407258:	bl	402c90 <error@plt>
  40725c:	mov	w24, w20
  407260:	b	4064b8 <__fxstatat@plt+0x2fd8>
  407264:	and	w0, w23, #0xf000
  407268:	cmp	w0, #0x4, lsl #12
  40726c:	b.eq	407174 <__fxstatat@plt+0x3c94>  // b.none
  407270:	ldr	x2, [x29, #208]
  407274:	mov	x1, x26
  407278:	mov	x0, x28
  40727c:	bl	405c18 <__fxstatat@plt+0x2738>
  407280:	b	407174 <__fxstatat@plt+0x3c94>
  407284:	cbz	w25, 40733c <__fxstatat@plt+0x3e5c>
  407288:	ldr	x2, [x29, #688]
  40728c:	ldr	x1, [x29, #696]
  407290:	mov	x0, x26
  407294:	bl	409aec <__fxstatat@plt+0x660c>
  407298:	str	x0, [x29, #200]
  40729c:	ldr	x0, [x29, #200]
  4072a0:	cbz	x0, 407370 <__fxstatat@plt+0x3e90>
  4072a4:	ldr	x1, [x29, #200]
  4072a8:	mov	x0, x28
  4072ac:	bl	40ee1c <__fxstatat@plt+0xb93c>
  4072b0:	and	w0, w0, #0xff
  4072b4:	cbnz	w0, 4073f0 <__fxstatat@plt+0x3f10>
  4072b8:	ldr	x1, [x29, #200]
  4072bc:	mov	x0, x26
  4072c0:	bl	40ee1c <__fxstatat@plt+0xb93c>
  4072c4:	ands	w22, w0, #0xff
  4072c8:	b.ne	40745c <__fxstatat@plt+0x3f7c>  // b.any
  4072cc:	ldr	w0, [x19, #4]
  4072d0:	cmp	w0, #0x4
  4072d4:	b.eq	407370 <__fxstatat@plt+0x3e90>  // b.none
  4072d8:	cmp	w25, #0x0
  4072dc:	ccmp	w0, #0x3, #0x0, ne  // ne = any
  4072e0:	b.eq	407370 <__fxstatat@plt+0x3e90>  // b.none
  4072e4:	mov	w2, #0x5                   	// #5
  4072e8:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  4072ec:	add	x1, x1, #0x428
  4072f0:	mov	x0, #0x0                   	// #0
  4072f4:	bl	403350 <dcgettext@plt>
  4072f8:	mov	x21, x0
  4072fc:	mov	x2, x26
  407300:	mov	w1, #0x4                   	// #4
  407304:	mov	w0, #0x0                   	// #0
  407308:	bl	40e610 <__fxstatat@plt+0xb130>
  40730c:	mov	x20, x0
  407310:	ldr	x2, [x29, #200]
  407314:	mov	w1, #0x4                   	// #4
  407318:	mov	w0, #0x1                   	// #1
  40731c:	bl	40e610 <__fxstatat@plt+0xb130>
  407320:	mov	x4, x0
  407324:	mov	x3, x20
  407328:	mov	x2, x21
  40732c:	mov	w1, #0x0                   	// #0
  407330:	mov	w0, #0x0                   	// #0
  407334:	bl	402c90 <error@plt>
  407338:	b	409644 <__fxstatat@plt+0x6164>
  40733c:	ldr	x1, [x29, #688]
  407340:	ldr	x0, [x29, #696]
  407344:	bl	409abc <__fxstatat@plt+0x65dc>
  407348:	str	x0, [x29, #200]
  40734c:	b	40729c <__fxstatat@plt+0x3dbc>
  407350:	ldr	x1, [x29, #688]
  407354:	ldr	x0, [x29, #696]
  407358:	bl	409abc <__fxstatat@plt+0x65dc>
  40735c:	str	x0, [x29, #200]
  407360:	b	409610 <__fxstatat@plt+0x6130>
  407364:	ldrb	w0, [x19, #23]
  407368:	cbz	w0, 4095d0 <__fxstatat@plt+0x60f0>
  40736c:	str	xzr, [x29, #200]
  407370:	ldrb	w0, [x19, #24]
  407374:	cbz	w0, 40937c <__fxstatat@plt+0x5e9c>
  407378:	cmp	w27, #0x11
  40737c:	b.ne	40739c <__fxstatat@plt+0x3ebc>  // b.any
  407380:	mov	x1, x26
  407384:	mov	x0, x28
  407388:	bl	403260 <rename@plt>
  40738c:	cbz	w0, 407180 <__fxstatat@plt+0x3ca0>
  407390:	bl	4033f0 <__errno_location@plt>
  407394:	ldr	w27, [x0]
  407398:	cbz	w27, 407180 <__fxstatat@plt+0x3ca0>
  40739c:	cmp	w27, #0x16
  4073a0:	b.eq	407514 <__fxstatat@plt+0x4034>  // b.none
  4073a4:	cmp	w27, #0x12
  4073a8:	b.ne	407584 <__fxstatat@plt+0x40a4>  // b.any
  4073ac:	and	w22, w23, #0xf000
  4073b0:	cmp	w22, #0x4, lsl #12
  4073b4:	b.eq	4075ec <__fxstatat@plt+0x410c>  // b.none
  4073b8:	mov	x0, x26
  4073bc:	bl	403460 <unlink@plt>
  4073c0:	cbz	w0, 4073d4 <__fxstatat@plt+0x3ef4>
  4073c4:	bl	4033f0 <__errno_location@plt>
  4073c8:	ldr	w24, [x0]
  4073cc:	cmp	w24, #0x2
  4073d0:	b.ne	407614 <__fxstatat@plt+0x4134>  // b.any
  4073d4:	cmp	w22, #0x4, lsl #12
  4073d8:	cset	w1, ne  // ne = any
  4073dc:	ldrb	w0, [x19, #46]
  4073e0:	ands	w24, w1, w0
  4073e4:	b.ne	40767c <__fxstatat@plt+0x419c>  // b.any
  4073e8:	mov	w24, #0x1                   	// #1
  4073ec:	b	40937c <__fxstatat@plt+0x5e9c>
  4073f0:	mov	w2, #0x5                   	// #5
  4073f4:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  4073f8:	add	x1, x1, #0x3c0
  4073fc:	mov	x0, #0x0                   	// #0
  407400:	bl	403350 <dcgettext@plt>
  407404:	mov	x20, x0
  407408:	adrp	x0, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  40740c:	add	x22, x0, #0x598
  407410:	ldr	x2, [x22, #1032]
  407414:	mov	w1, #0x4                   	// #4
  407418:	mov	w0, #0x0                   	// #0
  40741c:	bl	40e610 <__fxstatat@plt+0xb130>
  407420:	mov	x21, x0
  407424:	ldr	x2, [x22, #1040]
  407428:	mov	w1, #0x4                   	// #4
  40742c:	mov	w0, #0x1                   	// #1
  407430:	bl	40e610 <__fxstatat@plt+0xb130>
  407434:	mov	x4, x0
  407438:	mov	x3, x21
  40743c:	mov	x2, x20
  407440:	mov	w1, #0x0                   	// #0
  407444:	mov	w0, #0x0                   	// #0
  407448:	bl	402c90 <error@plt>
  40744c:	mov	w0, #0x1                   	// #1
  407450:	ldr	x1, [x29, #816]
  407454:	strb	w0, [x1]
  407458:	b	409644 <__fxstatat@plt+0x6164>
  40745c:	mov	w2, #0x5                   	// #5
  407460:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  407464:	add	x1, x1, #0x3f0
  407468:	mov	x0, #0x0                   	// #0
  40746c:	bl	403350 <dcgettext@plt>
  407470:	mov	x20, x0
  407474:	adrp	x0, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  407478:	ldr	x1, [x0, #2464]
  40747c:	mov	w0, #0x4                   	// #4
  407480:	bl	40e69c <__fxstatat@plt+0xb1bc>
  407484:	mov	x3, x0
  407488:	mov	x2, x20
  40748c:	mov	w1, #0x0                   	// #0
  407490:	mov	w0, #0x0                   	// #0
  407494:	bl	402c90 <error@plt>
  407498:	ldr	x0, [x29, #824]
  40749c:	cmp	x0, #0x0
  4074a0:	cset	w1, ne  // ne = any
  4074a4:	ldrb	w0, [x19, #24]
  4074a8:	ands	w24, w1, w0
  4074ac:	b.ne	4074b8 <__fxstatat@plt+0x3fd8>  // b.any
  4074b0:	mov	w24, w22
  4074b4:	b	4064b8 <__fxstatat@plt+0x2fd8>
  4074b8:	mov	w0, #0x1                   	// #1
  4074bc:	ldr	x1, [x29, #824]
  4074c0:	strb	w0, [x1]
  4074c4:	b	4064b8 <__fxstatat@plt+0x2fd8>
  4074c8:	mov	w2, #0x5                   	// #5
  4074cc:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  4074d0:	add	x1, x1, #0x458
  4074d4:	mov	x0, #0x0                   	// #0
  4074d8:	bl	403350 <dcgettext@plt>
  4074dc:	mov	x1, x0
  4074e0:	mov	w0, #0x1                   	// #1
  4074e4:	bl	402f20 <__printf_chk@plt>
  4074e8:	ldr	x2, [x29, #208]
  4074ec:	mov	x1, x26
  4074f0:	mov	x0, x28
  4074f4:	bl	405c18 <__fxstatat@plt+0x2738>
  4074f8:	b	407188 <__fxstatat@plt+0x3ca8>
  4074fc:	mov	x3, x19
  407500:	mov	w2, #0x1                   	// #1
  407504:	mov	w1, #0x0                   	// #0
  407508:	mov	x0, x26
  40750c:	bl	405eb4 <__fxstatat@plt+0x29d4>
  407510:	b	407190 <__fxstatat@plt+0x3cb0>
  407514:	mov	w2, #0x5                   	// #5
  407518:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  40751c:	add	x1, x1, #0x468
  407520:	mov	x0, #0x0                   	// #0
  407524:	bl	403350 <dcgettext@plt>
  407528:	mov	x20, x0
  40752c:	adrp	x19, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  407530:	add	x19, x19, #0x598
  407534:	ldr	x2, [x19, #1032]
  407538:	mov	w1, #0x4                   	// #4
  40753c:	mov	w0, #0x0                   	// #0
  407540:	bl	40e610 <__fxstatat@plt+0xb130>
  407544:	mov	x21, x0
  407548:	ldr	x2, [x19, #1040]
  40754c:	mov	w1, #0x4                   	// #4
  407550:	mov	w0, #0x1                   	// #1
  407554:	bl	40e610 <__fxstatat@plt+0xb130>
  407558:	mov	x4, x0
  40755c:	mov	x3, x21
  407560:	mov	x2, x20
  407564:	mov	w1, #0x0                   	// #0
  407568:	mov	w0, #0x0                   	// #0
  40756c:	bl	402c90 <error@plt>
  407570:	mov	w0, #0x1                   	// #1
  407574:	ldr	x1, [x29, #816]
  407578:	strb	w0, [x1]
  40757c:	mov	w24, #0x1                   	// #1
  407580:	b	4064b8 <__fxstatat@plt+0x2fd8>
  407584:	mov	w2, #0x5                   	// #5
  407588:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  40758c:	add	x1, x1, #0x498
  407590:	mov	x0, #0x0                   	// #0
  407594:	bl	403350 <dcgettext@plt>
  407598:	mov	x19, x0
  40759c:	mov	x2, x28
  4075a0:	mov	w1, #0x4                   	// #4
  4075a4:	mov	w0, #0x0                   	// #0
  4075a8:	bl	40e610 <__fxstatat@plt+0xb130>
  4075ac:	mov	x20, x0
  4075b0:	mov	x2, x26
  4075b4:	mov	w1, #0x4                   	// #4
  4075b8:	mov	w0, #0x1                   	// #1
  4075bc:	bl	40e610 <__fxstatat@plt+0xb130>
  4075c0:	mov	x4, x0
  4075c4:	mov	x3, x20
  4075c8:	mov	x2, x19
  4075cc:	mov	w1, w27
  4075d0:	mov	w0, #0x0                   	// #0
  4075d4:	bl	402c90 <error@plt>
  4075d8:	ldr	x1, [x29, #688]
  4075dc:	ldr	x0, [x29, #696]
  4075e0:	bl	409a88 <__fxstatat@plt+0x65a8>
  4075e4:	mov	w24, #0x0                   	// #0
  4075e8:	b	4064b8 <__fxstatat@plt+0x2fd8>
  4075ec:	mov	x0, x26
  4075f0:	bl	403160 <rmdir@plt>
  4075f4:	mov	w24, #0x1                   	// #1
  4075f8:	cbz	w0, 40937c <__fxstatat@plt+0x5e9c>
  4075fc:	bl	4033f0 <__errno_location@plt>
  407600:	ldr	w24, [x0]
  407604:	cmp	w24, #0x2
  407608:	b.ne	407614 <__fxstatat@plt+0x4134>  // b.any
  40760c:	mov	w24, #0x1                   	// #1
  407610:	b	40937c <__fxstatat@plt+0x5e9c>
  407614:	mov	w2, #0x5                   	// #5
  407618:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  40761c:	add	x1, x1, #0x4b0
  407620:	mov	x0, #0x0                   	// #0
  407624:	bl	403350 <dcgettext@plt>
  407628:	mov	x19, x0
  40762c:	mov	x2, x28
  407630:	mov	w1, #0x4                   	// #4
  407634:	mov	w0, #0x0                   	// #0
  407638:	bl	40e610 <__fxstatat@plt+0xb130>
  40763c:	mov	x20, x0
  407640:	mov	x2, x26
  407644:	mov	w1, #0x4                   	// #4
  407648:	mov	w0, #0x1                   	// #1
  40764c:	bl	40e610 <__fxstatat@plt+0xb130>
  407650:	mov	x4, x0
  407654:	mov	x3, x20
  407658:	mov	x2, x19
  40765c:	mov	w1, w24
  407660:	mov	w0, #0x0                   	// #0
  407664:	bl	402c90 <error@plt>
  407668:	ldr	x1, [x29, #688]
  40766c:	ldr	x0, [x29, #696]
  407670:	bl	409a88 <__fxstatat@plt+0x65a8>
  407674:	mov	w24, #0x0                   	// #0
  407678:	b	4064b8 <__fxstatat@plt+0x2fd8>
  40767c:	mov	w2, #0x5                   	// #5
  407680:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  407684:	add	x1, x1, #0x4f0
  407688:	mov	x0, #0x0                   	// #0
  40768c:	bl	403350 <dcgettext@plt>
  407690:	mov	x1, x0
  407694:	mov	w0, #0x1                   	// #1
  407698:	bl	402f20 <__printf_chk@plt>
  40769c:	ldr	x2, [x29, #208]
  4076a0:	mov	x1, x26
  4076a4:	mov	x0, x28
  4076a8:	bl	405c18 <__fxstatat@plt+0x2738>
  4076ac:	b	40937c <__fxstatat@plt+0x5e9c>
  4076b0:	mov	x4, x19
  4076b4:	mov	w3, w24
  4076b8:	mov	w2, w23
  4076bc:	mov	x1, x26
  4076c0:	mov	x0, x28
  4076c4:	bl	405dec <__fxstatat@plt+0x290c>
  4076c8:	ands	w0, w0, #0xff
  4076cc:	b.eq	4090c0 <__fxstatat@plt+0x5be0>  // b.none
  4076d0:	and	w0, w22, #0x3f
  4076d4:	str	w0, [x29, #192]
  4076d8:	and	w27, w23, #0xf000
  4076dc:	cmp	w27, #0x4, lsl #12
  4076e0:	b.ne	4093c8 <__fxstatat@plt+0x5ee8>  // b.any
  4076e4:	ldr	x0, [x29, #232]
  4076e8:	cbz	x0, 409124 <__fxstatat@plt+0x5c44>
  4076ec:	ldr	x2, [x29, #696]
  4076f0:	ldr	x3, [x29, #688]
  4076f4:	b	407700 <__fxstatat@plt+0x4220>
  4076f8:	ldr	x0, [x0]
  4076fc:	cbz	x0, 409124 <__fxstatat@plt+0x5c44>
  407700:	ldr	x1, [x0, #8]
  407704:	cmp	x1, x2
  407708:	b.ne	4076f8 <__fxstatat@plt+0x4218>  // b.any
  40770c:	ldr	x1, [x0, #16]
  407710:	cmp	x1, x3
  407714:	b.ne	4076f8 <__fxstatat@plt+0x4218>  // b.any
  407718:	mov	w2, #0x5                   	// #5
  40771c:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  407720:	add	x1, x1, #0x7f0
  407724:	mov	x0, #0x0                   	// #0
  407728:	bl	403350 <dcgettext@plt>
  40772c:	mov	x20, x0
  407730:	mov	x1, x28
  407734:	mov	w0, #0x4                   	// #4
  407738:	bl	40e69c <__fxstatat@plt+0xb1bc>
  40773c:	mov	x3, x0
  407740:	mov	x2, x20
  407744:	mov	w1, #0x0                   	// #0
  407748:	mov	w0, #0x0                   	// #0
  40774c:	bl	402c90 <error@plt>
  407750:	b	407bb8 <__fxstatat@plt+0x46d8>
  407754:	bl	4033f0 <__errno_location@plt>
  407758:	ldr	w20, [x0]
  40775c:	mov	w2, #0x5                   	// #5
  407760:	adrp	x1, 413000 <__fxstatat@plt+0xfb20>
  407764:	add	x1, x1, #0x8f0
  407768:	mov	x0, #0x0                   	// #0
  40776c:	bl	403350 <dcgettext@plt>
  407770:	mov	x21, x0
  407774:	mov	x1, x26
  407778:	mov	w0, #0x4                   	// #4
  40777c:	bl	40e69c <__fxstatat@plt+0xb1bc>
  407780:	mov	x3, x0
  407784:	mov	x2, x21
  407788:	mov	w1, w20
  40778c:	mov	w0, #0x0                   	// #0
  407790:	bl	402c90 <error@plt>
  407794:	b	407bb8 <__fxstatat@plt+0x46d8>
  407798:	bl	4033f0 <__errno_location@plt>
  40779c:	ldr	w20, [x0]
  4077a0:	mov	w2, #0x5                   	// #5
  4077a4:	adrp	x1, 413000 <__fxstatat@plt+0xfb20>
  4077a8:	add	x1, x1, #0x910
  4077ac:	mov	x0, #0x0                   	// #0
  4077b0:	bl	403350 <dcgettext@plt>
  4077b4:	mov	x21, x0
  4077b8:	mov	x1, x26
  4077bc:	mov	w0, #0x4                   	// #4
  4077c0:	bl	40e69c <__fxstatat@plt+0xb1bc>
  4077c4:	mov	x3, x0
  4077c8:	mov	x2, x21
  4077cc:	mov	w1, w20
  4077d0:	mov	w0, #0x0                   	// #0
  4077d4:	bl	402c90 <error@plt>
  4077d8:	b	407bb8 <__fxstatat@plt+0x46d8>
  4077dc:	orr	w1, w20, #0x1c0
  4077e0:	mov	x0, x26
  4077e4:	bl	402ea0 <chmod@plt>
  4077e8:	str	w20, [x29, #168]
  4077ec:	mov	w1, #0x1                   	// #1
  4077f0:	str	w1, [x29, #184]
  4077f4:	cbz	w0, 409194 <__fxstatat@plt+0x5cb4>
  4077f8:	bl	4033f0 <__errno_location@plt>
  4077fc:	ldr	w20, [x0]
  407800:	mov	w2, #0x5                   	// #5
  407804:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  407808:	add	x1, x1, #0x4f8
  40780c:	mov	x0, #0x0                   	// #0
  407810:	bl	403350 <dcgettext@plt>
  407814:	mov	x21, x0
  407818:	mov	x1, x26
  40781c:	mov	w0, #0x4                   	// #4
  407820:	bl	40e69c <__fxstatat@plt+0xb1bc>
  407824:	mov	x3, x0
  407828:	mov	x2, x21
  40782c:	mov	w1, w20
  407830:	mov	w0, #0x0                   	// #0
  407834:	bl	402c90 <error@plt>
  407838:	b	407bb8 <__fxstatat@plt+0x46d8>
  40783c:	ldr	x2, [x29, #560]
  407840:	ldr	x1, [x29, #568]
  407844:	mov	x0, x26
  407848:	bl	409aec <__fxstatat@plt+0x660c>
  40784c:	mov	w0, #0x1                   	// #1
  407850:	ldr	x1, [x29, #224]
  407854:	strb	w0, [x1]
  407858:	b	4091a0 <__fxstatat@plt+0x5cc0>
  40785c:	mov	x2, #0x0                   	// #0
  407860:	mov	x1, x26
  407864:	mov	x0, x28
  407868:	bl	405c18 <__fxstatat@plt+0x2738>
  40786c:	b	407884 <__fxstatat@plt+0x43a4>
  407870:	ldr	x0, [x19, #32]
  407874:	str	w24, [x29, #184]
  407878:	str	wzr, [x29, #192]
  40787c:	tst	x0, #0xff000000ff00
  407880:	b.ne	4079d0 <__fxstatat@plt+0x44f0>  // b.any
  407884:	ldr	x2, [x29, #216]
  407888:	cmp	x2, #0x0
  40788c:	cset	w1, ne  // ne = any
  407890:	ldrb	w0, [x19, #28]
  407894:	ands	w21, w1, w0
  407898:	b.ne	407a0c <__fxstatat@plt+0x452c>  // b.any
  40789c:	ldp	x0, x1, [x19]
  4078a0:	stp	x0, x1, [x29, #432]
  4078a4:	ldp	x0, x1, [x19, #16]
  4078a8:	stp	x0, x1, [x29, #448]
  4078ac:	ldp	x0, x1, [x19, #32]
  4078b0:	stp	x0, x1, [x29, #464]
  4078b4:	ldp	x0, x1, [x19, #48]
  4078b8:	stp	x0, x1, [x29, #480]
  4078bc:	ldp	x0, x1, [x19, #64]
  4078c0:	stp	x0, x1, [x29, #496]
  4078c4:	mov	w1, #0x2                   	// #2
  4078c8:	mov	x0, x28
  4078cc:	bl	40f15c <__fxstatat@plt+0xbc7c>
  4078d0:	str	x0, [x29, #216]
  4078d4:	cbz	x0, 407a20 <__fxstatat@plt+0x4540>
  4078d8:	ldr	w0, [x19, #4]
  4078dc:	cmp	w0, #0x3
  4078e0:	b.eq	407a68 <__fxstatat@plt+0x4588>  // b.none
  4078e4:	ldr	x20, [x29, #216]
  4078e8:	ldrb	w0, [x20]
  4078ec:	mov	w22, #0x0                   	// #0
  4078f0:	mov	w21, #0x1                   	// #1
  4078f4:	cbz	w0, 407a74 <__fxstatat@plt+0x4594>
  4078f8:	str	w23, [x29, #208]
  4078fc:	str	w24, [x29, #232]
  407900:	str	x19, [x29, #200]
  407904:	str	w25, [x29, #176]
  407908:	ldr	x25, [x29, #224]
  40790c:	ldr	x24, [x29, #816]
  407910:	mov	x2, #0x0                   	// #0
  407914:	mov	x1, x20
  407918:	mov	x0, x28
  40791c:	bl	40b120 <__fxstatat@plt+0x7c40>
  407920:	mov	x19, x0
  407924:	mov	x2, #0x0                   	// #0
  407928:	mov	x1, x20
  40792c:	mov	x0, x26
  407930:	bl	40b120 <__fxstatat@plt+0x7c40>
  407934:	mov	x23, x0
  407938:	ldrb	w0, [x25]
  40793c:	strb	w0, [x29, #304]
  407940:	str	xzr, [sp, #8]
  407944:	add	x0, x29, #0x100
  407948:	str	x0, [sp]
  40794c:	add	x7, x29, #0x130
  407950:	mov	w6, #0x0                   	// #0
  407954:	add	x5, x29, #0x1b0
  407958:	mov	x4, x27
  40795c:	add	x3, x29, #0x2b0
  407960:	ldrb	w2, [x29, #232]
  407964:	mov	x1, x23
  407968:	mov	x0, x19
  40796c:	bl	406288 <__fxstatat@plt+0x2da8>
  407970:	and	w21, w21, w0
  407974:	ldrb	w0, [x24]
  407978:	ldrb	w1, [x29, #256]
  40797c:	orr	w0, w0, w1
  407980:	strb	w0, [x24]
  407984:	mov	x0, x23
  407988:	bl	4031b0 <free@plt>
  40798c:	mov	x0, x19
  407990:	bl	4031b0 <free@plt>
  407994:	ldrb	w0, [x29, #256]
  407998:	cbnz	w0, 407a80 <__fxstatat@plt+0x45a0>
  40799c:	ldrb	w0, [x29, #304]
  4079a0:	orr	w22, w0, w22
  4079a4:	mov	x0, x20
  4079a8:	bl	402c50 <strlen@plt>
  4079ac:	add	x0, x0, #0x1
  4079b0:	add	x20, x20, x0
  4079b4:	ldrb	w0, [x20]
  4079b8:	cbnz	w0, 407910 <__fxstatat@plt+0x4430>
  4079bc:	ldr	w23, [x29, #208]
  4079c0:	ldr	w24, [x29, #232]
  4079c4:	ldr	x19, [x29, #200]
  4079c8:	ldr	w25, [x29, #176]
  4079cc:	b	407a90 <__fxstatat@plt+0x45b0>
  4079d0:	mov	x3, x19
  4079d4:	mov	w2, #0x0                   	// #0
  4079d8:	ldrb	w1, [x19, #37]
  4079dc:	mov	x0, x26
  4079e0:	bl	405eb4 <__fxstatat@plt+0x29d4>
  4079e4:	and	w0, w0, #0xff
  4079e8:	cbnz	w0, 407a00 <__fxstatat@plt+0x4520>
  4079ec:	ldrb	w0, [x19, #38]
  4079f0:	str	w0, [x29, #184]
  4079f4:	cbnz	w0, 407bb8 <__fxstatat@plt+0x46d8>
  4079f8:	str	wzr, [x29, #192]
  4079fc:	b	407884 <__fxstatat@plt+0x43a4>
  407a00:	str	w24, [x29, #184]
  407a04:	str	wzr, [x29, #192]
  407a08:	b	407884 <__fxstatat@plt+0x43a4>
  407a0c:	ldr	x1, [x2]
  407a10:	ldr	x0, [x29, #688]
  407a14:	cmp	x1, x0
  407a18:	b.ne	407aa0 <__fxstatat@plt+0x45c0>  // b.any
  407a1c:	b	40789c <__fxstatat@plt+0x43bc>
  407a20:	bl	4033f0 <__errno_location@plt>
  407a24:	ldr	w20, [x0]
  407a28:	mov	w2, #0x5                   	// #5
  407a2c:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  407a30:	add	x1, x1, #0x530
  407a34:	mov	x0, #0x0                   	// #0
  407a38:	bl	403350 <dcgettext@plt>
  407a3c:	mov	x21, x0
  407a40:	mov	x1, x28
  407a44:	mov	w0, #0x4                   	// #4
  407a48:	bl	40e69c <__fxstatat@plt+0xb1bc>
  407a4c:	mov	x3, x0
  407a50:	mov	x2, x21
  407a54:	mov	w1, w20
  407a58:	mov	w0, #0x0                   	// #0
  407a5c:	bl	402c90 <error@plt>
  407a60:	mov	w21, #0x0                   	// #0
  407a64:	b	407aa0 <__fxstatat@plt+0x45c0>
  407a68:	mov	w0, #0x2                   	// #2
  407a6c:	str	w0, [x29, #436]
  407a70:	b	4078e4 <__fxstatat@plt+0x4404>
  407a74:	mov	w22, #0x0                   	// #0
  407a78:	mov	w21, #0x1                   	// #1
  407a7c:	b	407a90 <__fxstatat@plt+0x45b0>
  407a80:	ldr	w23, [x29, #208]
  407a84:	ldr	w24, [x29, #232]
  407a88:	ldr	x19, [x29, #200]
  407a8c:	ldr	w25, [x29, #176]
  407a90:	ldr	x0, [x29, #216]
  407a94:	bl	4031b0 <free@plt>
  407a98:	ldr	x0, [x29, #224]
  407a9c:	strb	w22, [x0]
  407aa0:	cbz	w25, 409110 <__fxstatat@plt+0x5c30>
  407aa4:	mov	w22, w24
  407aa8:	mov	w24, w21
  407aac:	ldr	w25, [x29, #184]
  407ab0:	mov	w20, #0x0                   	// #0
  407ab4:	mov	w21, #0x0                   	// #0
  407ab8:	mov	w27, #0x4000                	// #16384
  407abc:	b	408e84 <__fxstatat@plt+0x59a4>
  407ac0:	add	x2, x29, #0x130
  407ac4:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  407ac8:	add	x1, x1, #0x548
  407acc:	mov	w0, #0x0                   	// #0
  407ad0:	bl	403420 <__xstat@plt>
  407ad4:	cbnz	w0, 4093fc <__fxstatat@plt+0x5f1c>
  407ad8:	add	x2, x29, #0x1b0
  407adc:	mov	x1, x21
  407ae0:	bl	403420 <__xstat@plt>
  407ae4:	cbnz	w0, 4093fc <__fxstatat@plt+0x5f1c>
  407ae8:	ldr	x1, [x29, #312]
  407aec:	ldr	x0, [x29, #440]
  407af0:	cmp	x1, x0
  407af4:	b.eq	407b04 <__fxstatat@plt+0x4624>  // b.none
  407af8:	mov	x0, x21
  407afc:	bl	4031b0 <free@plt>
  407b00:	b	407b24 <__fxstatat@plt+0x4644>
  407b04:	ldr	x22, [x29, #304]
  407b08:	ldr	x0, [x29, #432]
  407b0c:	str	x0, [x29, #232]
  407b10:	mov	x0, x21
  407b14:	bl	4031b0 <free@plt>
  407b18:	ldr	x0, [x29, #232]
  407b1c:	cmp	x22, x0
  407b20:	b.eq	409404 <__fxstatat@plt+0x5f24>  // b.none
  407b24:	mov	w2, #0x5                   	// #5
  407b28:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  407b2c:	add	x1, x1, #0x550
  407b30:	mov	x0, #0x0                   	// #0
  407b34:	bl	403350 <dcgettext@plt>
  407b38:	mov	x20, x0
  407b3c:	mov	x2, x26
  407b40:	mov	w1, #0x3                   	// #3
  407b44:	mov	w0, #0x0                   	// #0
  407b48:	bl	40e79c <__fxstatat@plt+0xb2bc>
  407b4c:	mov	x3, x0
  407b50:	mov	x2, x20
  407b54:	mov	w1, #0x0                   	// #0
  407b58:	mov	w0, #0x0                   	// #0
  407b5c:	bl	402c90 <error@plt>
  407b60:	b	407bb8 <__fxstatat@plt+0x46d8>
  407b64:	mov	w2, #0x5                   	// #5
  407b68:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  407b6c:	add	x1, x1, #0x590
  407b70:	mov	x0, #0x0                   	// #0
  407b74:	bl	403350 <dcgettext@plt>
  407b78:	mov	x20, x0
  407b7c:	mov	x2, x26
  407b80:	mov	w1, #0x4                   	// #4
  407b84:	mov	w0, #0x0                   	// #0
  407b88:	bl	40e610 <__fxstatat@plt+0xb130>
  407b8c:	mov	x21, x0
  407b90:	mov	x2, x28
  407b94:	mov	w1, #0x4                   	// #4
  407b98:	mov	w0, #0x1                   	// #1
  407b9c:	bl	40e610 <__fxstatat@plt+0xb130>
  407ba0:	mov	x4, x0
  407ba4:	mov	x3, x21
  407ba8:	mov	x2, x20
  407bac:	mov	w1, w22
  407bb0:	mov	w0, #0x0                   	// #0
  407bb4:	bl	402c90 <error@plt>
  407bb8:	ldrb	w0, [x19, #37]
  407bbc:	cbnz	w0, 40964c <__fxstatat@plt+0x616c>
  407bc0:	ldr	x0, [x29, #200]
  407bc4:	cbz	x0, 40905c <__fxstatat@plt+0x5b7c>
  407bc8:	mov	w24, #0x0                   	// #0
  407bcc:	ldr	x0, [x29, #208]
  407bd0:	cbz	x0, 4064b8 <__fxstatat@plt+0x2fd8>
  407bd4:	mov	x1, x26
  407bd8:	bl	403260 <rename@plt>
  407bdc:	cbnz	w0, 40906c <__fxstatat@plt+0x5b8c>
  407be0:	ldrb	w24, [x19, #46]
  407be4:	cbz	w24, 4064b8 <__fxstatat@plt+0x2fd8>
  407be8:	mov	w2, #0x5                   	// #5
  407bec:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  407bf0:	add	x1, x1, #0x7d8
  407bf4:	mov	x0, #0x0                   	// #0
  407bf8:	bl	403350 <dcgettext@plt>
  407bfc:	mov	x19, x0
  407c00:	ldr	x2, [x29, #208]
  407c04:	mov	w1, #0x4                   	// #4
  407c08:	mov	w0, #0x0                   	// #0
  407c0c:	bl	40e610 <__fxstatat@plt+0xb130>
  407c10:	mov	x20, x0
  407c14:	mov	x2, x26
  407c18:	mov	w1, #0x4                   	// #4
  407c1c:	mov	w0, #0x1                   	// #1
  407c20:	bl	40e610 <__fxstatat@plt+0xb130>
  407c24:	mov	x3, x0
  407c28:	mov	x2, x20
  407c2c:	mov	x1, x19
  407c30:	mov	w0, #0x1                   	// #1
  407c34:	bl	402f20 <__printf_chk@plt>
  407c38:	mov	w24, #0x0                   	// #0
  407c3c:	b	4064b8 <__fxstatat@plt+0x2fd8>
  407c40:	ldrb	w0, [x19, #23]
  407c44:	str	w0, [x29, #232]
  407c48:	cbz	w0, 407c88 <__fxstatat@plt+0x47a8>
  407c4c:	ldrb	w0, [x19, #22]
  407c50:	mov	w2, #0x1                   	// #1
  407c54:	cbnz	w0, 407c64 <__fxstatat@plt+0x4784>
  407c58:	ldr	w0, [x19, #8]
  407c5c:	cmp	w0, #0x3
  407c60:	cset	w2, eq  // eq = none
  407c64:	mov	w4, w21
  407c68:	mov	w3, #0x0                   	// #0
  407c6c:	mov	x1, x26
  407c70:	mov	x0, x28
  407c74:	bl	405ce8 <__fxstatat@plt+0x2808>
  407c78:	and	w0, w0, #0xff
  407c7c:	mov	w21, w20
  407c80:	cbnz	w0, 40942c <__fxstatat@plt+0x5f4c>
  407c84:	b	407bb8 <__fxstatat@plt+0x46d8>
  407c88:	cmp	w27, #0x8, lsl #12
  407c8c:	b.eq	407d20 <__fxstatat@plt+0x4840>  // b.none
  407c90:	cmp	w27, #0xa, lsl #12
  407c94:	cset	w21, ne  // ne = any
  407c98:	ldrb	w0, [x19, #20]
  407c9c:	ands	w21, w21, w0
  407ca0:	b.ne	407d20 <__fxstatat@plt+0x4840>  // b.any
  407ca4:	cmp	w27, #0x1, lsl #12
  407ca8:	b.eq	408c10 <__fxstatat@plt+0x5730>  // b.none
  407cac:	and	w0, w27, #0xffffbfff
  407cb0:	cmp	w0, #0x2, lsl #12
  407cb4:	mov	w0, #0xc000                	// #49152
  407cb8:	ccmp	w27, w0, #0x4, ne  // ne = any
  407cbc:	b.ne	408c84 <__fxstatat@plt+0x57a4>  // b.any
  407cc0:	ldr	x2, [x29, #720]
  407cc4:	ldr	w0, [x29, #192]
  407cc8:	bic	w1, w23, w0
  407ccc:	mov	x0, x26
  407cd0:	bl	411a90 <__fxstatat@plt+0xe5b0>
  407cd4:	mov	w20, w21
  407cd8:	cbz	w0, 40942c <__fxstatat@plt+0x5f4c>
  407cdc:	bl	4033f0 <__errno_location@plt>
  407ce0:	ldr	w20, [x0]
  407ce4:	mov	w2, #0x5                   	// #5
  407ce8:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  407cec:	add	x1, x1, #0x740
  407cf0:	mov	x0, #0x0                   	// #0
  407cf4:	bl	403350 <dcgettext@plt>
  407cf8:	mov	x21, x0
  407cfc:	mov	x1, x26
  407d00:	mov	w0, #0x4                   	// #4
  407d04:	bl	40e69c <__fxstatat@plt+0xb1bc>
  407d08:	mov	x3, x0
  407d0c:	mov	x2, x21
  407d10:	mov	w1, w20
  407d14:	mov	w0, #0x0                   	// #0
  407d18:	bl	402c90 <error@plt>
  407d1c:	b	407bb8 <__fxstatat@plt+0x46d8>
  407d20:	ldr	w0, [x29, #704]
  407d24:	str	w0, [x29, #172]
  407d28:	ldrb	w0, [x19, #35]
  407d2c:	str	w0, [x29, #184]
  407d30:	ldr	w0, [x19, #4]
  407d34:	cmp	w0, #0x2
  407d38:	cset	w1, eq  // eq = none
  407d3c:	lsl	w1, w1, #15
  407d40:	mov	x0, x28
  407d44:	bl	40ae98 <__fxstatat@plt+0x79b8>
  407d48:	str	w0, [x29, #224]
  407d4c:	tbnz	w0, #31, 407e18 <__fxstatat@plt+0x4938>
  407d50:	add	x2, x29, #0x130
  407d54:	ldr	w1, [x29, #224]
  407d58:	mov	w0, #0x0                   	// #0
  407d5c:	bl	403340 <__fxstat@plt>
  407d60:	cbnz	w0, 407e5c <__fxstatat@plt+0x497c>
  407d64:	ldr	x1, [x29, #696]
  407d68:	ldr	x0, [x29, #312]
  407d6c:	cmp	x1, x0
  407d70:	b.ne	407d84 <__fxstatat@plt+0x48a4>  // b.any
  407d74:	ldr	x1, [x29, #688]
  407d78:	ldr	x0, [x29, #304]
  407d7c:	cmp	x1, x0
  407d80:	b.eq	407ea4 <__fxstatat@plt+0x49c4>  // b.none
  407d84:	mov	w2, #0x5                   	// #5
  407d88:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  407d8c:	add	x1, x1, #0x5e8
  407d90:	mov	x0, #0x0                   	// #0
  407d94:	bl	403350 <dcgettext@plt>
  407d98:	mov	x20, x0
  407d9c:	mov	x1, x28
  407da0:	mov	w0, #0x4                   	// #4
  407da4:	bl	40e69c <__fxstatat@plt+0xb1bc>
  407da8:	mov	x3, x0
  407dac:	mov	x2, x20
  407db0:	mov	w1, #0x0                   	// #0
  407db4:	mov	w0, #0x0                   	// #0
  407db8:	bl	402c90 <error@plt>
  407dbc:	str	xzr, [x29, #216]
  407dc0:	ldr	w0, [x29, #224]
  407dc4:	bl	403020 <close@plt>
  407dc8:	tbz	w0, #31, 4097f4 <__fxstatat@plt+0x6314>
  407dcc:	bl	4033f0 <__errno_location@plt>
  407dd0:	ldr	w20, [x0]
  407dd4:	mov	w2, #0x5                   	// #5
  407dd8:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  407ddc:	add	x1, x1, #0x710
  407de0:	mov	x0, #0x0                   	// #0
  407de4:	bl	403350 <dcgettext@plt>
  407de8:	mov	x21, x0
  407dec:	mov	x1, x28
  407df0:	mov	w0, #0x4                   	// #4
  407df4:	bl	40e69c <__fxstatat@plt+0xb1bc>
  407df8:	mov	x3, x0
  407dfc:	mov	x2, x21
  407e00:	mov	w1, w20
  407e04:	mov	w0, #0x0                   	// #0
  407e08:	bl	402c90 <error@plt>
  407e0c:	ldr	x0, [x29, #216]
  407e10:	bl	4031b0 <free@plt>
  407e14:	b	407bb8 <__fxstatat@plt+0x46d8>
  407e18:	bl	4033f0 <__errno_location@plt>
  407e1c:	ldr	w20, [x0]
  407e20:	mov	w2, #0x5                   	// #5
  407e24:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  407e28:	add	x1, x1, #0x5b8
  407e2c:	mov	x0, #0x0                   	// #0
  407e30:	bl	403350 <dcgettext@plt>
  407e34:	mov	x21, x0
  407e38:	mov	x1, x28
  407e3c:	mov	w0, #0x4                   	// #4
  407e40:	bl	40e69c <__fxstatat@plt+0xb1bc>
  407e44:	mov	x3, x0
  407e48:	mov	x2, x21
  407e4c:	mov	w1, w20
  407e50:	mov	w0, #0x0                   	// #0
  407e54:	bl	402c90 <error@plt>
  407e58:	b	407bb8 <__fxstatat@plt+0x46d8>
  407e5c:	bl	4033f0 <__errno_location@plt>
  407e60:	ldr	w20, [x0]
  407e64:	mov	w2, #0x5                   	// #5
  407e68:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  407e6c:	add	x1, x1, #0x5d8
  407e70:	mov	x0, #0x0                   	// #0
  407e74:	bl	403350 <dcgettext@plt>
  407e78:	mov	x21, x0
  407e7c:	mov	x1, x28
  407e80:	mov	w0, #0x4                   	// #4
  407e84:	bl	40e69c <__fxstatat@plt+0xb1bc>
  407e88:	mov	x3, x0
  407e8c:	mov	x2, x21
  407e90:	mov	w1, w20
  407e94:	mov	w0, #0x0                   	// #0
  407e98:	bl	402c90 <error@plt>
  407e9c:	str	xzr, [x29, #216]
  407ea0:	b	407dc0 <__fxstatat@plt+0x48e0>
  407ea4:	and	w0, w22, #0x1ff
  407ea8:	str	w0, [x29, #148]
  407eac:	cbnz	w24, 40814c <__fxstatat@plt+0x4c6c>
  407eb0:	ldrb	w0, [x19, #35]
  407eb4:	cmp	w0, #0x0
  407eb8:	mov	w1, #0x201                 	// #513
  407ebc:	csinc	w1, w1, wzr, ne  // ne = any
  407ec0:	mov	x0, x26
  407ec4:	bl	40ae98 <__fxstatat@plt+0x79b8>
  407ec8:	mov	w22, w0
  407ecc:	bl	4033f0 <__errno_location@plt>
  407ed0:	mov	x21, x0
  407ed4:	ldr	w20, [x0]
  407ed8:	ldr	x0, [x19, #32]
  407edc:	tst	x0, #0xff000000ff00
  407ee0:	ccmp	w22, #0x0, #0x1, ne  // ne = any
  407ee4:	b.ge	40809c <__fxstatat@plt+0x4bbc>  // b.tcont
  407ee8:	tbnz	w22, #31, 4080cc <__fxstatat@plt+0x4bec>
  407eec:	str	wzr, [x29, #144]
  407ef0:	add	x2, x29, #0x1b0
  407ef4:	mov	w1, w22
  407ef8:	mov	w0, #0x0                   	// #0
  407efc:	bl	403340 <__fxstat@plt>
  407f00:	cbnz	w0, 408308 <__fxstatat@plt+0x4e28>
  407f04:	ldr	w0, [x29, #184]
  407f08:	cbz	w0, 408910 <__fxstatat@plt+0x5430>
  407f0c:	ldr	w0, [x19, #56]
  407f10:	cbnz	w0, 40837c <__fxstatat@plt+0x4e9c>
  407f14:	bl	402fe0 <getpagesize@plt>
  407f18:	sxtw	x21, w0
  407f1c:	ldr	w0, [x29, #488]
  407f20:	mov	w1, #0x1ffff               	// #131071
  407f24:	cmp	w0, w1
  407f28:	b.le	408408 <__fxstatat@plt+0x4f28>
  407f2c:	sxtw	x1, w0
  407f30:	str	x1, [x29, #176]
  407f34:	sxtw	x0, w0
  407f38:	str	x0, [x29, #160]
  407f3c:	mov	w3, #0x2                   	// #2
  407f40:	mov	x2, #0x0                   	// #0
  407f44:	mov	x1, #0x0                   	// #0
  407f48:	ldr	w0, [x29, #224]
  407f4c:	bl	40ae4c <__fxstatat@plt+0x796c>
  407f50:	ldr	w0, [x29, #320]
  407f54:	and	w20, w0, #0xf000
  407f58:	cmp	w20, #0x8, lsl #12
  407f5c:	b.eq	40842c <__fxstatat@plt+0x4f4c>  // b.none
  407f60:	ldr	w0, [x29, #448]
  407f64:	and	w0, w0, #0xf000
  407f68:	cmp	w0, #0x8, lsl #12
  407f6c:	b.eq	40929c <__fxstatat@plt+0x5dbc>  // b.none
  407f70:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  407f74:	sub	x2, x0, x21
  407f78:	str	x2, [x29, #216]
  407f7c:	ldr	w0, [x29, #360]
  407f80:	cmp	w0, #0x20, lsl #12
  407f84:	mov	w1, #0x20000               	// #131072
  407f88:	csel	w0, w0, w1, ge  // ge = tcont
  407f8c:	ldr	x1, [x29, #176]
  407f90:	sxtw	x0, w0
  407f94:	bl	40aa78 <__fxstatat@plt+0x7598>
  407f98:	ldr	w20, [x29, #232]
  407f9c:	sub	x1, x0, #0x1
  407fa0:	ldr	x2, [x29, #176]
  407fa4:	add	x1, x1, x2
  407fa8:	udiv	x2, x1, x0
  407fac:	msub	x2, x2, x0, x1
  407fb0:	subs	x1, x1, x2
  407fb4:	ldr	x2, [x29, #216]
  407fb8:	ccmp	x2, x1, #0x0, ne  // ne = any
  407fbc:	csel	x0, x1, x0, cs  // cs = hs, nlast
  407fc0:	str	x0, [x29, #176]
  407fc4:	add	x0, x21, x0
  407fc8:	bl	410f38 <__fxstatat@plt+0xda58>
  407fcc:	mov	x1, x0
  407fd0:	str	x0, [x29, #216]
  407fd4:	sub	x0, x21, #0x1
  407fd8:	add	x0, x1, x0
  407fdc:	udiv	x1, x0, x21
  407fe0:	msub	x1, x1, x21, x0
  407fe4:	sub	x0, x0, x1
  407fe8:	str	x0, [x29, #152]
  407fec:	cbnz	w20, 409284 <__fxstatat@plt+0x5da4>
  407ff0:	str	xzr, [x29, #160]
  407ff4:	ldr	w0, [x19, #12]
  407ff8:	cmp	w0, #0x3
  407ffc:	add	x0, x29, #0xf8
  408000:	str	x0, [sp, #16]
  408004:	add	x0, x29, #0x100
  408008:	str	x0, [sp, #8]
  40800c:	mov	x0, #0xffffffffffffffff    	// #-1
  408010:	str	x0, [sp]
  408014:	mov	x7, x26
  408018:	mov	x6, x28
  40801c:	cset	w5, eq  // eq = none
  408020:	ldr	x4, [x29, #160]
  408024:	ldr	x3, [x29, #176]
  408028:	ldr	x2, [x29, #152]
  40802c:	mov	w1, w22
  408030:	ldr	w0, [x29, #224]
  408034:	bl	40553c <__fxstatat@plt+0x205c>
  408038:	and	w0, w0, #0xff
  40803c:	cbz	w0, 408718 <__fxstatat@plt+0x5238>
  408040:	ldrb	w0, [x29, #248]
  408044:	cbz	w0, 408914 <__fxstatat@plt+0x5434>
  408048:	ldr	x1, [x29, #256]
  40804c:	mov	w0, w22
  408050:	bl	403380 <ftruncate@plt>
  408054:	tbz	w0, #31, 408914 <__fxstatat@plt+0x5434>
  408058:	bl	4033f0 <__errno_location@plt>
  40805c:	ldr	w20, [x0]
  408060:	mov	w2, #0x5                   	// #5
  408064:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  408068:	add	x1, x1, #0x6c0
  40806c:	mov	x0, #0x0                   	// #0
  408070:	bl	403350 <dcgettext@plt>
  408074:	mov	x21, x0
  408078:	mov	x1, x26
  40807c:	mov	w0, #0x4                   	// #4
  408080:	bl	40e69c <__fxstatat@plt+0xb1bc>
  408084:	mov	x3, x0
  408088:	mov	x2, x21
  40808c:	mov	w1, w20
  408090:	mov	w0, #0x0                   	// #0
  408094:	bl	402c90 <error@plt>
  408098:	b	408718 <__fxstatat@plt+0x5238>
  40809c:	mov	x3, x19
  4080a0:	mov	w2, #0x0                   	// #0
  4080a4:	ldrb	w1, [x19, #37]
  4080a8:	mov	x0, x26
  4080ac:	bl	405eb4 <__fxstatat@plt+0x29d4>
  4080b0:	ands	w21, w0, #0xff
  4080b4:	b.ne	407eec <__fxstatat@plt+0x4a0c>  // b.any
  4080b8:	ldrb	w0, [x19, #38]
  4080bc:	cbz	w0, 407eec <__fxstatat@plt+0x4a0c>
  4080c0:	mov	w24, w21
  4080c4:	str	xzr, [x29, #216]
  4080c8:	b	408350 <__fxstatat@plt+0x4e70>
  4080cc:	ldrb	w24, [x19, #22]
  4080d0:	cbnz	w24, 408130 <__fxstatat@plt+0x4c50>
  4080d4:	str	wzr, [x29, #144]
  4080d8:	cmp	w24, #0x0
  4080dc:	ccmp	w20, #0x2, #0x0, eq  // eq = none
  4080e0:	b.ne	4080f0 <__fxstatat@plt+0x4c10>  // b.any
  4080e4:	ldrb	w0, [x19, #24]
  4080e8:	cbz	w0, 408154 <__fxstatat@plt+0x4c74>
  4080ec:	mov	w20, #0x2                   	// #2
  4080f0:	mov	w2, #0x5                   	// #5
  4080f4:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  4080f8:	add	x1, x1, #0x648
  4080fc:	mov	x0, #0x0                   	// #0
  408100:	bl	403350 <dcgettext@plt>
  408104:	mov	x21, x0
  408108:	mov	x1, x26
  40810c:	mov	w0, #0x4                   	// #4
  408110:	bl	40e69c <__fxstatat@plt+0xb1bc>
  408114:	mov	x3, x0
  408118:	mov	x2, x21
  40811c:	mov	w1, w20
  408120:	mov	w0, #0x0                   	// #0
  408124:	bl	402c90 <error@plt>
  408128:	str	xzr, [x29, #216]
  40812c:	b	407dc0 <__fxstatat@plt+0x48e0>
  408130:	mov	x0, x26
  408134:	bl	403460 <unlink@plt>
  408138:	cbnz	w0, 40819c <__fxstatat@plt+0x4cbc>
  40813c:	ldrb	w0, [x19, #46]
  408140:	cbnz	w0, 4081e0 <__fxstatat@plt+0x4d00>
  408144:	ldrb	w0, [x19, #33]
  408148:	cbnz	w0, 408218 <__fxstatat@plt+0x4d38>
  40814c:	ldr	w0, [x29, #192]
  408150:	str	w0, [x29, #144]
  408154:	ldr	w0, [x29, #144]
  408158:	ldr	w1, [x29, #148]
  40815c:	bic	w24, w1, w0
  408160:	mov	w2, w24
  408164:	mov	w1, #0xc1                  	// #193
  408168:	mov	x0, x26
  40816c:	bl	40ae98 <__fxstatat@plt+0x79b8>
  408170:	mov	w22, w0
  408174:	bl	4033f0 <__errno_location@plt>
  408178:	mov	x21, x0
  40817c:	ldr	w20, [x0]
  408180:	cmp	w22, #0x0
  408184:	ccmp	w20, #0x11, #0x0, lt  // lt = tstop
  408188:	b.ne	4082d0 <__fxstatat@plt+0x4df0>  // b.any
  40818c:	ldrb	w0, [x19, #24]
  408190:	cbz	w0, 408240 <__fxstatat@plt+0x4d60>
  408194:	mov	w20, #0x11                  	// #17
  408198:	b	4080f0 <__fxstatat@plt+0x4c10>
  40819c:	ldr	w20, [x21]
  4081a0:	mov	w2, #0x5                   	// #5
  4081a4:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  4081a8:	add	x1, x1, #0x370
  4081ac:	mov	x0, #0x0                   	// #0
  4081b0:	bl	403350 <dcgettext@plt>
  4081b4:	mov	x21, x0
  4081b8:	mov	x1, x26
  4081bc:	mov	w0, #0x4                   	// #4
  4081c0:	bl	40e69c <__fxstatat@plt+0xb1bc>
  4081c4:	mov	x3, x0
  4081c8:	mov	x2, x21
  4081cc:	mov	w1, w20
  4081d0:	mov	w0, #0x0                   	// #0
  4081d4:	bl	402c90 <error@plt>
  4081d8:	str	xzr, [x29, #216]
  4081dc:	b	407dc0 <__fxstatat@plt+0x48e0>
  4081e0:	mov	w2, #0x5                   	// #5
  4081e4:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  4081e8:	add	x1, x1, #0xc8
  4081ec:	mov	x0, #0x0                   	// #0
  4081f0:	bl	403350 <dcgettext@plt>
  4081f4:	mov	x20, x0
  4081f8:	mov	x1, x26
  4081fc:	mov	w0, #0x4                   	// #4
  408200:	bl	40e69c <__fxstatat@plt+0xb1bc>
  408204:	mov	x2, x0
  408208:	mov	x1, x20
  40820c:	mov	w0, #0x1                   	// #1
  408210:	bl	402f20 <__printf_chk@plt>
  408214:	b	408144 <__fxstatat@plt+0x4c64>
  408218:	mov	x4, x19
  40821c:	mov	w3, #0x1                   	// #1
  408220:	ldr	w2, [x29, #148]
  408224:	mov	x1, x26
  408228:	mov	x0, x28
  40822c:	bl	405dec <__fxstatat@plt+0x290c>
  408230:	and	w0, w0, #0xff
  408234:	cbnz	w0, 40814c <__fxstatat@plt+0x4c6c>
  408238:	str	xzr, [x29, #216]
  40823c:	b	407dc0 <__fxstatat@plt+0x48e0>
  408240:	add	x2, x29, #0x1b0
  408244:	mov	x1, x26
  408248:	bl	403310 <__lxstat@plt>
  40824c:	cbnz	w0, 4082cc <__fxstatat@plt+0x4dec>
  408250:	ldr	w0, [x29, #448]
  408254:	and	w0, w0, #0xf000
  408258:	cmp	w0, #0xa, lsl #12
  40825c:	b.eq	408268 <__fxstatat@plt+0x4d88>  // b.none
  408260:	mov	w20, #0x11                  	// #17
  408264:	b	4082d0 <__fxstatat@plt+0x4df0>
  408268:	ldrb	w0, [x19, #48]
  40826c:	cbz	w0, 40828c <__fxstatat@plt+0x4dac>
  408270:	mov	w2, w24
  408274:	mov	w1, #0x41                  	// #65
  408278:	mov	x0, x26
  40827c:	bl	40ae98 <__fxstatat@plt+0x79b8>
  408280:	mov	w22, w0
  408284:	ldr	w20, [x21]
  408288:	b	4082d0 <__fxstatat@plt+0x4df0>
  40828c:	mov	w2, #0x5                   	// #5
  408290:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  408294:	add	x1, x1, #0x620
  408298:	mov	x0, #0x0                   	// #0
  40829c:	bl	403350 <dcgettext@plt>
  4082a0:	mov	x20, x0
  4082a4:	mov	x1, x26
  4082a8:	mov	w0, #0x4                   	// #4
  4082ac:	bl	40e69c <__fxstatat@plt+0xb1bc>
  4082b0:	mov	x3, x0
  4082b4:	mov	x2, x20
  4082b8:	mov	w1, #0x0                   	// #0
  4082bc:	mov	w0, #0x0                   	// #0
  4082c0:	bl	402c90 <error@plt>
  4082c4:	str	xzr, [x29, #216]
  4082c8:	b	407dc0 <__fxstatat@plt+0x48e0>
  4082cc:	mov	w20, #0x11                  	// #17
  4082d0:	cmp	w20, #0x15
  4082d4:	cset	w0, eq  // eq = none
  4082d8:	ands	w24, w0, w22, lsr #31
  4082dc:	b.eq	4092e8 <__fxstatat@plt+0x5e08>  // b.none
  4082e0:	ldrb	w0, [x26]
  4082e4:	cbz	w0, 4092e0 <__fxstatat@plt+0x5e00>
  4082e8:	mov	x0, x26
  4082ec:	bl	402c50 <strlen@plt>
  4082f0:	add	x0, x26, x0
  4082f4:	ldurb	w0, [x0, #-1]
  4082f8:	cmp	w0, #0x2f
  4082fc:	cset	w0, ne  // ne = any
  408300:	add	w20, w0, #0x14
  408304:	b	4080d8 <__fxstatat@plt+0x4bf8>
  408308:	bl	4033f0 <__errno_location@plt>
  40830c:	ldr	w20, [x0]
  408310:	mov	w2, #0x5                   	// #5
  408314:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  408318:	add	x1, x1, #0x5d8
  40831c:	mov	x0, #0x0                   	// #0
  408320:	bl	403350 <dcgettext@plt>
  408324:	mov	x21, x0
  408328:	mov	x1, x26
  40832c:	mov	w0, #0x4                   	// #4
  408330:	bl	40e69c <__fxstatat@plt+0xb1bc>
  408334:	mov	x3, x0
  408338:	mov	x2, x21
  40833c:	mov	w1, w20
  408340:	mov	w0, #0x0                   	// #0
  408344:	bl	402c90 <error@plt>
  408348:	ldr	w21, [x29, #232]
  40834c:	str	xzr, [x29, #216]
  408350:	mov	w0, w22
  408354:	bl	403020 <close@plt>
  408358:	tbnz	w0, #31, 408bcc <__fxstatat@plt+0x56ec>
  40835c:	ldr	w0, [x29, #224]
  408360:	bl	403020 <close@plt>
  408364:	tbnz	w0, #31, 407dcc <__fxstatat@plt+0x48ec>
  408368:	ldr	x0, [x29, #216]
  40836c:	bl	4031b0 <free@plt>
  408370:	ldr	w20, [x29, #232]
  408374:	cbnz	w21, 40942c <__fxstatat@plt+0x5f4c>
  408378:	b	407bb8 <__fxstatat@plt+0x46d8>
  40837c:	ldr	w2, [x29, #224]
  408380:	mov	x1, #0x9409                	// #37897
  408384:	movk	x1, #0x4004, lsl #16
  408388:	mov	w0, w22
  40838c:	bl	4034b0 <ioctl@plt>
  408390:	cbz	w0, 40896c <__fxstatat@plt+0x548c>
  408394:	ldr	w0, [x19, #56]
  408398:	cmp	w0, #0x2
  40839c:	b.ne	407f14 <__fxstatat@plt+0x4a34>  // b.any
  4083a0:	bl	4033f0 <__errno_location@plt>
  4083a4:	ldr	w20, [x0]
  4083a8:	mov	w2, #0x5                   	// #5
  4083ac:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  4083b0:	add	x1, x1, #0x668
  4083b4:	mov	x0, #0x0                   	// #0
  4083b8:	bl	403350 <dcgettext@plt>
  4083bc:	str	x0, [x29, #216]
  4083c0:	mov	x2, x26
  4083c4:	mov	w1, #0x4                   	// #4
  4083c8:	mov	w0, #0x0                   	// #0
  4083cc:	bl	40e610 <__fxstatat@plt+0xb130>
  4083d0:	mov	x21, x0
  4083d4:	mov	x2, x28
  4083d8:	mov	w1, #0x4                   	// #4
  4083dc:	mov	w0, #0x1                   	// #1
  4083e0:	bl	40e610 <__fxstatat@plt+0xb130>
  4083e4:	mov	x4, x0
  4083e8:	mov	x3, x21
  4083ec:	ldr	x2, [x29, #216]
  4083f0:	mov	w1, w20
  4083f4:	mov	w0, #0x0                   	// #0
  4083f8:	bl	402c90 <error@plt>
  4083fc:	ldr	w21, [x29, #232]
  408400:	str	xzr, [x29, #216]
  408404:	b	408350 <__fxstatat@plt+0x4e70>
  408408:	cmp	w0, #0x0
  40840c:	b.gt	408420 <__fxstatat@plt+0x4f40>
  408410:	mov	x0, #0x20000               	// #131072
  408414:	str	x0, [x29, #176]
  408418:	mov	w0, #0x200                 	// #512
  40841c:	b	407f34 <__fxstatat@plt+0x4a54>
  408420:	mov	x1, #0x20000               	// #131072
  408424:	str	x1, [x29, #176]
  408428:	b	407f34 <__fxstatat@plt+0x4a54>
  40842c:	ldr	x0, [x29, #352]
  408430:	mov	x1, #0x200                 	// #512
  408434:	sdiv	x0, x0, x1
  408438:	ldr	x1, [x29, #368]
  40843c:	cmp	x1, x0
  408440:	b.ge	409800 <__fxstatat@plt+0x6320>  // b.tcont
  408444:	ldr	w0, [x29, #448]
  408448:	and	w0, w0, #0xf000
  40844c:	cmp	w0, #0x8, lsl #12
  408450:	b.eq	408484 <__fxstatat@plt+0x4fa4>  // b.none
  408454:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  408458:	sub	x2, x0, x21
  40845c:	str	x2, [x29, #216]
  408460:	ldr	w0, [x29, #360]
  408464:	cmp	w0, #0x20, lsl #12
  408468:	mov	w1, #0x20000               	// #131072
  40846c:	csel	w0, w0, w1, ge  // ge = tcont
  408470:	ldr	x1, [x29, #176]
  408474:	sxtw	x0, w0
  408478:	bl	40aa78 <__fxstatat@plt+0x7598>
  40847c:	ldr	w20, [x29, #184]
  408480:	b	40983c <__fxstatat@plt+0x635c>
  408484:	ldr	w0, [x19, #12]
  408488:	cmp	w0, #0x2
  40848c:	b.ne	4084c4 <__fxstatat@plt+0x4fe4>  // b.any
  408490:	ldr	x0, [x29, #176]
  408494:	add	x0, x21, x0
  408498:	bl	410f38 <__fxstatat@plt+0xda58>
  40849c:	mov	x1, x0
  4084a0:	str	x0, [x29, #216]
  4084a4:	sub	x0, x21, #0x1
  4084a8:	add	x0, x1, x0
  4084ac:	udiv	x1, x0, x21
  4084b0:	msub	x1, x1, x21, x0
  4084b4:	sub	x0, x0, x1
  4084b8:	str	x0, [x29, #152]
  4084bc:	ldr	x20, [x29, #352]
  4084c0:	b	409234 <__fxstatat@plt+0x5d54>
  4084c4:	cmp	w0, #0x3
  4084c8:	b.eq	4091e8 <__fxstatat@plt+0x5d08>  // b.none
  4084cc:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  4084d0:	sub	x2, x0, x21
  4084d4:	str	x2, [x29, #216]
  4084d8:	ldr	w0, [x29, #360]
  4084dc:	cmp	w0, #0x20, lsl #12
  4084e0:	mov	w1, #0x20000               	// #131072
  4084e4:	csel	w0, w0, w1, ge  // ge = tcont
  4084e8:	ldr	x1, [x29, #176]
  4084ec:	sxtw	x0, w0
  4084f0:	bl	40aa78 <__fxstatat@plt+0x7598>
  4084f4:	ldr	w20, [x29, #184]
  4084f8:	b	40983c <__fxstatat@plt+0x635c>
  4084fc:	ldr	w20, [x29, #232]
  408500:	b	40983c <__fxstatat@plt+0x635c>
  408504:	ldr	w27, [x29, #136]
  408508:	str	x23, [x29, #136]
  40850c:	ldr	w23, [x29, #132]
  408510:	str	w25, [x29, #184]
  408514:	ldr	w24, [x29, #128]
  408518:	ldr	x19, [x29, #120]
  40851c:	ldr	w25, [x29, #116]
  408520:	ldrb	w0, [x29, #289]
  408524:	cbnz	w0, 408810 <__fxstatat@plt+0x5330>
  408528:	ldrb	w0, [x29, #288]
  40852c:	cbz	w0, 408548 <__fxstatat@plt+0x5068>
  408530:	ldr	w0, [x29, #108]
  408534:	cmp	w0, #0x0
  408538:	ldr	x0, [x29, #160]
  40853c:	csel	x0, x0, xzr, ne  // ne = any
  408540:	str	x0, [x29, #160]
  408544:	b	407ff4 <__fxstatat@plt+0x4b14>
  408548:	bl	4033f0 <__errno_location@plt>
  40854c:	ldr	w20, [x0]
  408550:	mov	w2, #0x5                   	// #5
  408554:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  408558:	add	x1, x1, #0x688
  40855c:	mov	x0, #0x0                   	// #0
  408560:	bl	403350 <dcgettext@plt>
  408564:	mov	x21, x0
  408568:	mov	x2, x28
  40856c:	mov	w1, #0x3                   	// #3
  408570:	mov	w0, #0x0                   	// #0
  408574:	bl	40e79c <__fxstatat@plt+0xb2bc>
  408578:	mov	x3, x0
  40857c:	mov	x2, x21
  408580:	mov	w1, w20
  408584:	mov	w0, #0x0                   	// #0
  408588:	bl	402c90 <error@plt>
  40858c:	b	408718 <__fxstatat@plt+0x5238>
  408590:	sub	x0, x21, x1
  408594:	ldr	w25, [x29, #184]
  408598:	subs	x23, x0, x23
  40859c:	b.ne	408650 <__fxstatat@plt+0x5170>  // b.any
  4085a0:	cmp	w27, #0x3
  4085a4:	ldr	x0, [x29, #160]
  4085a8:	csel	x4, x0, xzr, eq  // eq = none
  4085ac:	add	x0, x29, #0xf7
  4085b0:	str	x0, [sp, #16]
  4085b4:	add	x0, x29, #0xf8
  4085b8:	str	x0, [sp, #8]
  4085bc:	str	x19, [sp]
  4085c0:	mov	x7, x26
  4085c4:	mov	x6, x28
  4085c8:	mov	w5, #0x1                   	// #1
  4085cc:	ldr	x3, [x29, #176]
  4085d0:	ldr	x2, [x29, #152]
  4085d4:	mov	w1, w22
  4085d8:	ldr	w0, [x29, #224]
  4085dc:	bl	40553c <__fxstatat@plt+0x205c>
  4085e0:	and	w0, w0, #0xff
  4085e4:	cbz	w0, 4086fc <__fxstatat@plt+0x521c>
  4085e8:	ldr	x0, [x29, #248]
  4085ec:	add	x23, x21, x0
  4085f0:	ldrb	w1, [x29, #247]
  4085f4:	cmp	x0, #0x0
  4085f8:	csel	w25, w1, w25, ne  // ne = any
  4085fc:	cmp	x23, x20
  408600:	b.eq	40879c <__fxstatat@plt+0x52bc>  // b.none
  408604:	add	w24, w24, #0x1
  408608:	mov	w0, w24
  40860c:	ldr	x1, [x29, #280]
  408610:	cmp	x1, w24, uxtw
  408614:	b.ls	4087a8 <__fxstatat@plt+0x52c8>  // b.plast
  408618:	mov	x23, x19
  40861c:	mov	x1, x21
  408620:	add	x0, x0, x0, lsl #1
  408624:	ldr	x2, [x29, #296]
  408628:	add	x3, x2, x0, lsl #3
  40862c:	ldr	x21, [x2, x0, lsl #3]
  408630:	ldr	x19, [x3, #8]
  408634:	add	x0, x21, x19
  408638:	cmp	x0, x20
  40863c:	b.le	408590 <__fxstatat@plt+0x50b0>
  408640:	cmp	x21, x20
  408644:	csel	x21, x21, x20, le
  408648:	sub	x19, x20, x21
  40864c:	b	408590 <__fxstatat@plt+0x50b0>
  408650:	mov	w2, #0x0                   	// #0
  408654:	mov	x1, x21
  408658:	ldr	w0, [x29, #224]
  40865c:	bl	402dd0 <lseek@plt>
  408660:	tbnz	x0, #63, 4086a4 <__fxstatat@plt+0x51c4>
  408664:	cmp	w27, #0x1
  408668:	b.eq	408720 <__fxstatat@plt+0x5240>  // b.none
  40866c:	cmp	w27, #0x3
  408670:	mov	x3, x23
  408674:	cset	w2, eq  // eq = none
  408678:	mov	x1, x26
  40867c:	mov	w0, w22
  408680:	bl	40544c <__fxstatat@plt+0x1f6c>
  408684:	ands	w25, w0, #0xff
  408688:	b.ne	4085a0 <__fxstatat@plt+0x50c0>  // b.any
  40868c:	ldr	w27, [x29, #136]
  408690:	ldr	w23, [x29, #132]
  408694:	ldr	w24, [x29, #128]
  408698:	ldr	x19, [x29, #120]
  40869c:	ldr	w25, [x29, #116]
  4086a0:	b	408710 <__fxstatat@plt+0x5230>
  4086a4:	ldr	w27, [x29, #136]
  4086a8:	ldr	w23, [x29, #132]
  4086ac:	ldr	w24, [x29, #128]
  4086b0:	ldr	x19, [x29, #120]
  4086b4:	ldr	w25, [x29, #116]
  4086b8:	bl	4033f0 <__errno_location@plt>
  4086bc:	ldr	w20, [x0]
  4086c0:	mov	w2, #0x5                   	// #5
  4086c4:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  4086c8:	add	x1, x1, #0xfc0
  4086cc:	mov	x0, #0x0                   	// #0
  4086d0:	bl	403350 <dcgettext@plt>
  4086d4:	mov	x21, x0
  4086d8:	mov	x1, x28
  4086dc:	mov	w0, #0x4                   	// #4
  4086e0:	bl	40e69c <__fxstatat@plt+0xb1bc>
  4086e4:	mov	x3, x0
  4086e8:	mov	x2, x21
  4086ec:	mov	w1, w20
  4086f0:	mov	w0, #0x0                   	// #0
  4086f4:	bl	402c90 <error@plt>
  4086f8:	b	408710 <__fxstatat@plt+0x5230>
  4086fc:	ldr	w27, [x29, #136]
  408700:	ldr	w23, [x29, #132]
  408704:	ldr	w24, [x29, #128]
  408708:	ldr	x19, [x29, #120]
  40870c:	ldr	w25, [x29, #116]
  408710:	ldr	x0, [x29, #296]
  408714:	bl	4031b0 <free@plt>
  408718:	ldr	w21, [x29, #232]
  40871c:	b	408350 <__fxstatat@plt+0x4e70>
  408720:	mov	x1, x23
  408724:	mov	w0, w22
  408728:	bl	405338 <__fxstatat@plt+0x1e58>
  40872c:	and	w0, w0, #0xff
  408730:	cbz	w0, 408740 <__fxstatat@plt+0x5260>
  408734:	ldr	w25, [x29, #184]
  408738:	mov	x4, #0x0                   	// #0
  40873c:	b	4085ac <__fxstatat@plt+0x50cc>
  408740:	ldr	w27, [x29, #136]
  408744:	ldr	w23, [x29, #132]
  408748:	ldr	w24, [x29, #128]
  40874c:	ldr	x19, [x29, #120]
  408750:	ldr	w25, [x29, #116]
  408754:	bl	4033f0 <__errno_location@plt>
  408758:	ldr	w20, [x0]
  40875c:	mov	w2, #0x5                   	// #5
  408760:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  408764:	add	x1, x1, #0x6a8
  408768:	mov	x0, #0x0                   	// #0
  40876c:	bl	403350 <dcgettext@plt>
  408770:	mov	x21, x0
  408774:	mov	x2, x26
  408778:	mov	w1, #0x3                   	// #3
  40877c:	mov	w0, #0x0                   	// #0
  408780:	bl	40e79c <__fxstatat@plt+0xb2bc>
  408784:	mov	x3, x0
  408788:	mov	x2, x21
  40878c:	mov	w1, w20
  408790:	mov	w0, #0x0                   	// #0
  408794:	bl	402c90 <error@plt>
  408798:	b	408710 <__fxstatat@plt+0x5230>
  40879c:	mov	w0, #0x1                   	// #1
  4087a0:	strb	w0, [x29, #289]
  4087a4:	mov	x23, x20
  4087a8:	ldr	x0, [x29, #296]
  4087ac:	bl	4031b0 <free@plt>
  4087b0:	str	xzr, [x29, #296]
  4087b4:	str	xzr, [x29, #280]
  4087b8:	ldrb	w0, [x29, #289]
  4087bc:	cbnz	w0, 4087f4 <__fxstatat@plt+0x5314>
  4087c0:	add	x0, x29, #0x100
  4087c4:	bl	409bf0 <__fxstatat@plt+0x6710>
  4087c8:	and	w0, w0, #0xff
  4087cc:	cbz	w0, 408504 <__fxstatat@plt+0x5024>
  4087d0:	ldr	x0, [x29, #280]
  4087d4:	cbz	x0, 4087a8 <__fxstatat@plt+0x52c8>
  4087d8:	mov	x23, x19
  4087dc:	mov	x1, x21
  4087e0:	mov	w24, #0x0                   	// #0
  4087e4:	mov	x0, #0x0                   	// #0
  4087e8:	ldr	w2, [x29, #232]
  4087ec:	str	w2, [x29, #184]
  4087f0:	b	408620 <__fxstatat@plt+0x5140>
  4087f4:	ldr	w27, [x29, #136]
  4087f8:	str	x23, [x29, #136]
  4087fc:	ldr	w23, [x29, #132]
  408800:	str	w25, [x29, #184]
  408804:	ldr	w24, [x29, #128]
  408808:	ldr	x19, [x29, #120]
  40880c:	ldr	w25, [x29, #116]
  408810:	ldr	x0, [x29, #136]
  408814:	cmp	x0, x20
  408818:	cset	w21, lt  // lt = tstop
  40881c:	cmp	w21, #0x0
  408820:	ldr	w0, [x29, #184]
  408824:	ccmp	w0, #0x0, #0x0, eq  // eq = none
  408828:	b.eq	408914 <__fxstatat@plt+0x5434>  // b.none
  40882c:	ldr	w0, [x29, #112]
  408830:	cmp	w0, #0x1
  408834:	b.eq	4088b4 <__fxstatat@plt+0x53d4>  // b.none
  408838:	mov	x1, x20
  40883c:	mov	w0, w22
  408840:	bl	403380 <ftruncate@plt>
  408844:	cbnz	w0, 4088cc <__fxstatat@plt+0x53ec>
  408848:	cmp	w21, #0x0
  40884c:	ldr	w0, [x29, #112]
  408850:	ccmp	w0, #0x3, #0x0, ne  // ne = any
  408854:	b.ne	408914 <__fxstatat@plt+0x5434>  // b.any
  408858:	ldr	x0, [x29, #136]
  40885c:	sub	x2, x20, x0
  408860:	mov	x1, x0
  408864:	mov	w0, w22
  408868:	bl	4053fc <__fxstatat@plt+0x1f1c>
  40886c:	tbz	w0, #31, 408914 <__fxstatat@plt+0x5434>
  408870:	bl	4033f0 <__errno_location@plt>
  408874:	ldr	w20, [x0]
  408878:	mov	w2, #0x5                   	// #5
  40887c:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  408880:	add	x1, x1, #0xfd0
  408884:	mov	x0, #0x0                   	// #0
  408888:	bl	403350 <dcgettext@plt>
  40888c:	mov	x21, x0
  408890:	mov	x1, x26
  408894:	mov	w0, #0x4                   	// #4
  408898:	bl	40e69c <__fxstatat@plt+0xb1bc>
  40889c:	mov	x3, x0
  4088a0:	mov	x2, x21
  4088a4:	mov	w1, w20
  4088a8:	mov	w0, #0x0                   	// #0
  4088ac:	bl	402c90 <error@plt>
  4088b0:	b	408718 <__fxstatat@plt+0x5238>
  4088b4:	ldr	x0, [x29, #136]
  4088b8:	sub	x1, x20, x0
  4088bc:	mov	w0, w22
  4088c0:	bl	405338 <__fxstatat@plt+0x1e58>
  4088c4:	and	w0, w0, #0xff
  4088c8:	cbnz	w0, 408914 <__fxstatat@plt+0x5434>
  4088cc:	bl	4033f0 <__errno_location@plt>
  4088d0:	ldr	w20, [x0]
  4088d4:	mov	w2, #0x5                   	// #5
  4088d8:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  4088dc:	add	x1, x1, #0x6c0
  4088e0:	mov	x0, #0x0                   	// #0
  4088e4:	bl	403350 <dcgettext@plt>
  4088e8:	mov	x21, x0
  4088ec:	mov	x1, x26
  4088f0:	mov	w0, #0x4                   	// #4
  4088f4:	bl	40e69c <__fxstatat@plt+0xb1bc>
  4088f8:	mov	x3, x0
  4088fc:	mov	x2, x21
  408900:	mov	w1, w20
  408904:	mov	w0, #0x0                   	// #0
  408908:	bl	402c90 <error@plt>
  40890c:	b	408718 <__fxstatat@plt+0x5238>
  408910:	str	xzr, [x29, #216]
  408914:	ldrb	w0, [x19, #31]
  408918:	cbnz	w0, 408974 <__fxstatat@plt+0x5494>
  40891c:	ldrb	w0, [x19, #29]
  408920:	cbz	w0, 408934 <__fxstatat@plt+0x5454>
  408924:	ldr	x1, [x29, #712]
  408928:	ldr	x0, [x29, #456]
  40892c:	cmp	x1, x0
  408930:	b.ne	4089f8 <__fxstatat@plt+0x5518>  // b.any
  408934:	ldrb	w0, [x19, #39]
  408938:	cbz	w0, 408a98 <__fxstatat@plt+0x55b8>
  40893c:	ldr	w0, [x29, #448]
  408940:	tbz	w0, #7, 408a30 <__fxstatat@plt+0x5550>
  408944:	mov	x4, x19
  408948:	mov	w3, w22
  40894c:	mov	x2, x26
  408950:	ldr	w1, [x29, #224]
  408954:	mov	x0, x28
  408958:	bl	40593c <__fxstatat@plt+0x245c>
  40895c:	ands	w20, w0, #0xff
  408960:	b.eq	408a70 <__fxstatat@plt+0x5590>  // b.none
  408964:	mov	w21, w20
  408968:	b	408a9c <__fxstatat@plt+0x55bc>
  40896c:	str	xzr, [x29, #216]
  408970:	b	408914 <__fxstatat@plt+0x5434>
  408974:	ldr	x0, [x29, #760]
  408978:	str	x0, [x29, #256]
  40897c:	ldr	x0, [x29, #768]
  408980:	str	x0, [x29, #264]
  408984:	ldr	x0, [x29, #776]
  408988:	str	x0, [x29, #272]
  40898c:	ldr	x0, [x29, #784]
  408990:	str	x0, [x29, #280]
  408994:	add	x2, x29, #0x100
  408998:	mov	x1, x26
  40899c:	mov	w0, w22
  4089a0:	bl	410278 <__fxstatat@plt+0xcd98>
  4089a4:	cbz	w0, 40891c <__fxstatat@plt+0x543c>
  4089a8:	bl	4033f0 <__errno_location@plt>
  4089ac:	ldr	w20, [x0]
  4089b0:	mov	w2, #0x5                   	// #5
  4089b4:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  4089b8:	add	x1, x1, #0x6d8
  4089bc:	mov	x0, #0x0                   	// #0
  4089c0:	bl	403350 <dcgettext@plt>
  4089c4:	mov	x21, x0
  4089c8:	mov	x1, x26
  4089cc:	mov	w0, #0x4                   	// #4
  4089d0:	bl	40e69c <__fxstatat@plt+0xb1bc>
  4089d4:	mov	x3, x0
  4089d8:	mov	x2, x21
  4089dc:	mov	w1, w20
  4089e0:	mov	w0, #0x0                   	// #0
  4089e4:	bl	402c90 <error@plt>
  4089e8:	ldrb	w0, [x19, #36]
  4089ec:	cbz	w0, 40891c <__fxstatat@plt+0x543c>
  4089f0:	ldr	w21, [x29, #232]
  4089f4:	b	408350 <__fxstatat@plt+0x4e70>
  4089f8:	add	x5, x29, #0x1b0
  4089fc:	mov	w4, w24
  408a00:	add	x3, x29, #0x2b0
  408a04:	mov	w2, w22
  408a08:	mov	x1, x26
  408a0c:	mov	x0, x19
  408a10:	bl	406058 <__fxstatat@plt+0x2b78>
  408a14:	cmn	w0, #0x1
  408a18:	b.eq	408bc4 <__fxstatat@plt+0x56e4>  // b.none
  408a1c:	cbnz	w0, 408934 <__fxstatat@plt+0x5454>
  408a20:	ldr	w0, [x29, #172]
  408a24:	and	w0, w0, #0xfffff1ff
  408a28:	str	w0, [x29, #172]
  408a2c:	b	408934 <__fxstatat@plt+0x5454>
  408a30:	bl	402cd0 <geteuid@plt>
  408a34:	cbz	w0, 408944 <__fxstatat@plt+0x5464>
  408a38:	mov	w2, #0x180                 	// #384
  408a3c:	mov	x1, x26
  408a40:	mov	w0, w22
  408a44:	bl	40590c <__fxstatat@plt+0x242c>
  408a48:	cmp	w0, #0x0
  408a4c:	cset	w20, eq  // eq = none
  408a50:	mov	x4, x19
  408a54:	mov	w3, w22
  408a58:	mov	x2, x26
  408a5c:	ldr	w1, [x29, #224]
  408a60:	mov	x0, x28
  408a64:	bl	40593c <__fxstatat@plt+0x245c>
  408a68:	ands	w21, w0, #0xff
  408a6c:	b.ne	408a78 <__fxstatat@plt+0x5598>  // b.any
  408a70:	ldrb	w21, [x19, #40]
  408a74:	eor	w21, w21, #0x1
  408a78:	cbz	w20, 408a9c <__fxstatat@plt+0x55bc>
  408a7c:	ldr	w0, [x29, #144]
  408a80:	ldr	w1, [x29, #148]
  408a84:	bic	w2, w1, w0
  408a88:	mov	x1, x26
  408a8c:	mov	w0, w22
  408a90:	bl	40590c <__fxstatat@plt+0x242c>
  408a94:	b	408a9c <__fxstatat@plt+0x55bc>
  408a98:	mov	w21, #0x1                   	// #1
  408a9c:	ldr	x0, [x19, #24]
  408aa0:	and	x0, x0, #0xffffffffffffff
  408aa4:	and	x0, x0, #0xffff0000000000ff
  408aa8:	cbnz	x0, 408b4c <__fxstatat@plt+0x566c>
  408aac:	ldrb	w20, [x19, #43]
  408ab0:	cbnz	w20, 408b7c <__fxstatat@plt+0x569c>
  408ab4:	ldrb	w0, [x19, #32]
  408ab8:	and	w0, w24, w0
  408abc:	ands	w0, w0, #0xff
  408ac0:	str	w0, [x29, #184]
  408ac4:	b.ne	408b9c <__fxstatat@plt+0x56bc>  // b.any
  408ac8:	ldr	w0, [x29, #144]
  408acc:	cbz	w0, 408350 <__fxstatat@plt+0x4e70>
  408ad0:	bl	406240 <__fxstatat@plt+0x2d60>
  408ad4:	ldr	w1, [x29, #144]
  408ad8:	bics	wzr, w1, w0
  408adc:	b.eq	408350 <__fxstatat@plt+0x4e70>  // b.none
  408ae0:	ldr	w2, [x29, #148]
  408ae4:	mov	x1, x26
  408ae8:	mov	w0, w22
  408aec:	bl	40590c <__fxstatat@plt+0x242c>
  408af0:	cbz	w0, 408350 <__fxstatat@plt+0x4e70>
  408af4:	bl	4033f0 <__errno_location@plt>
  408af8:	ldr	w0, [x0]
  408afc:	str	w0, [x29, #176]
  408b00:	mov	w2, #0x5                   	// #5
  408b04:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  408b08:	add	x1, x1, #0x6f0
  408b0c:	mov	x0, #0x0                   	// #0
  408b10:	bl	403350 <dcgettext@plt>
  408b14:	mov	x20, x0
  408b18:	mov	x1, x26
  408b1c:	mov	w0, #0x4                   	// #4
  408b20:	bl	40e69c <__fxstatat@plt+0xb1bc>
  408b24:	mov	x3, x0
  408b28:	mov	x2, x20
  408b2c:	ldr	w1, [x29, #176]
  408b30:	mov	w0, #0x0                   	// #0
  408b34:	bl	402c90 <error@plt>
  408b38:	ldrb	w0, [x19, #36]
  408b3c:	cmp	w0, #0x0
  408b40:	ldr	w0, [x29, #184]
  408b44:	csel	w21, w21, w0, eq  // eq = none
  408b48:	b	408350 <__fxstatat@plt+0x4e70>
  408b4c:	ldr	w4, [x29, #172]
  408b50:	mov	w3, w22
  408b54:	mov	x2, x26
  408b58:	ldr	w1, [x29, #224]
  408b5c:	mov	x0, x28
  408b60:	bl	40a1e8 <__fxstatat@plt+0x6d08>
  408b64:	cbz	w0, 408350 <__fxstatat@plt+0x4e70>
  408b68:	ldrb	w0, [x19, #36]
  408b6c:	cmp	w0, #0x0
  408b70:	ldr	w0, [x29, #232]
  408b74:	csel	w21, w21, w0, eq  // eq = none
  408b78:	b	408350 <__fxstatat@plt+0x4e70>
  408b7c:	ldr	w2, [x19, #16]
  408b80:	mov	w1, w22
  408b84:	mov	x0, x26
  408b88:	bl	40a298 <__fxstatat@plt+0x6db8>
  408b8c:	cmp	w0, #0x0
  408b90:	ldr	w0, [x29, #232]
  408b94:	csel	w21, w21, w0, eq  // eq = none
  408b98:	b	408350 <__fxstatat@plt+0x4e70>
  408b9c:	bl	406240 <__fxstatat@plt+0x2d60>
  408ba0:	mov	w2, #0x1b6                 	// #438
  408ba4:	bic	w2, w2, w0
  408ba8:	mov	w1, w22
  408bac:	mov	x0, x26
  408bb0:	bl	40a298 <__fxstatat@plt+0x6db8>
  408bb4:	ldr	w24, [x29, #184]
  408bb8:	cmp	w0, #0x0
  408bbc:	csel	w21, w21, w20, eq  // eq = none
  408bc0:	b	408350 <__fxstatat@plt+0x4e70>
  408bc4:	ldr	w21, [x29, #232]
  408bc8:	b	408350 <__fxstatat@plt+0x4e70>
  408bcc:	bl	4033f0 <__errno_location@plt>
  408bd0:	ldr	w20, [x0]
  408bd4:	mov	w2, #0x5                   	// #5
  408bd8:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  408bdc:	add	x1, x1, #0x710
  408be0:	mov	x0, #0x0                   	// #0
  408be4:	bl	403350 <dcgettext@plt>
  408be8:	mov	x21, x0
  408bec:	mov	x1, x26
  408bf0:	mov	w0, #0x4                   	// #4
  408bf4:	bl	40e69c <__fxstatat@plt+0xb1bc>
  408bf8:	mov	x3, x0
  408bfc:	mov	x2, x21
  408c00:	mov	w1, w20
  408c04:	mov	w0, #0x0                   	// #0
  408c08:	bl	402c90 <error@plt>
  408c0c:	b	407dc0 <__fxstatat@plt+0x48e0>
  408c10:	ldr	w0, [x29, #192]
  408c14:	bic	w22, w23, w0
  408c18:	mov	x2, #0x0                   	// #0
  408c1c:	mov	w1, w22
  408c20:	mov	x0, x26
  408c24:	bl	411a90 <__fxstatat@plt+0xe5b0>
  408c28:	mov	w20, w21
  408c2c:	cbz	w0, 40942c <__fxstatat@plt+0x5f4c>
  408c30:	and	w1, w22, #0xffffefff
  408c34:	mov	x0, x26
  408c38:	bl	402de0 <mkfifo@plt>
  408c3c:	cbz	w0, 40942c <__fxstatat@plt+0x5f4c>
  408c40:	bl	4033f0 <__errno_location@plt>
  408c44:	ldr	w20, [x0]
  408c48:	mov	w2, #0x5                   	// #5
  408c4c:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  408c50:	add	x1, x1, #0x728
  408c54:	mov	x0, #0x0                   	// #0
  408c58:	bl	403350 <dcgettext@plt>
  408c5c:	mov	x21, x0
  408c60:	mov	x1, x26
  408c64:	mov	w0, #0x4                   	// #4
  408c68:	bl	40e69c <__fxstatat@plt+0xb1bc>
  408c6c:	mov	x3, x0
  408c70:	mov	x2, x21
  408c74:	mov	w1, w20
  408c78:	mov	w0, #0x0                   	// #0
  408c7c:	bl	402c90 <error@plt>
  408c80:	b	407bb8 <__fxstatat@plt+0x46d8>
  408c84:	cmp	w27, #0xa, lsl #12
  408c88:	b.ne	408dfc <__fxstatat@plt+0x591c>  // b.any
  408c8c:	ldr	x1, [x29, #736]
  408c90:	mov	x0, x28
  408c94:	bl	40a30c <__fxstatat@plt+0x6e2c>
  408c98:	mov	x22, x0
  408c9c:	cbz	x0, 408d18 <__fxstatat@plt+0x5838>
  408ca0:	mov	w4, #0xffffffff            	// #-1
  408ca4:	ldrb	w3, [x19, #22]
  408ca8:	mov	x2, x26
  408cac:	mov	w1, #0xffffff9c            	// #-100
  408cb0:	bl	40a0e0 <__fxstatat@plt+0x6c00>
  408cb4:	mov	w20, w0
  408cb8:	cmp	w0, #0x0
  408cbc:	b.le	4092f4 <__fxstatat@plt+0x5e14>
  408cc0:	ldrb	w0, [x19, #45]
  408cc4:	eor	w0, w0, #0x1
  408cc8:	orr	w0, w24, w0
  408ccc:	tst	w0, #0xff
  408cd0:	b.eq	408d5c <__fxstatat@plt+0x587c>  // b.none
  408cd4:	mov	x0, x22
  408cd8:	bl	4031b0 <free@plt>
  408cdc:	mov	w2, #0x5                   	// #5
  408ce0:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  408ce4:	add	x1, x1, #0x780
  408ce8:	mov	x0, #0x0                   	// #0
  408cec:	bl	403350 <dcgettext@plt>
  408cf0:	mov	x21, x0
  408cf4:	mov	x1, x26
  408cf8:	mov	w0, #0x4                   	// #4
  408cfc:	bl	40e69c <__fxstatat@plt+0xb1bc>
  408d00:	mov	x3, x0
  408d04:	mov	x2, x21
  408d08:	mov	w1, w20
  408d0c:	mov	w0, #0x0                   	// #0
  408d10:	bl	402c90 <error@plt>
  408d14:	b	407bb8 <__fxstatat@plt+0x46d8>
  408d18:	bl	4033f0 <__errno_location@plt>
  408d1c:	ldr	w20, [x0]
  408d20:	mov	w2, #0x5                   	// #5
  408d24:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  408d28:	add	x1, x1, #0x760
  408d2c:	mov	x0, #0x0                   	// #0
  408d30:	bl	403350 <dcgettext@plt>
  408d34:	mov	x21, x0
  408d38:	mov	x1, x28
  408d3c:	mov	w0, #0x4                   	// #4
  408d40:	bl	40e69c <__fxstatat@plt+0xb1bc>
  408d44:	mov	x3, x0
  408d48:	mov	x2, x21
  408d4c:	mov	w1, w20
  408d50:	mov	w0, #0x0                   	// #0
  408d54:	bl	402c90 <error@plt>
  408d58:	b	407bb8 <__fxstatat@plt+0x46d8>
  408d5c:	ldr	w0, [x29, #576]
  408d60:	and	w0, w0, #0xf000
  408d64:	cmp	w0, #0xa, lsl #12
  408d68:	b.ne	408cd4 <__fxstatat@plt+0x57f4>  // b.any
  408d6c:	ldr	x21, [x29, #608]
  408d70:	mov	x0, x22
  408d74:	bl	402c50 <strlen@plt>
  408d78:	cmp	x21, x0
  408d7c:	b.ne	408cd4 <__fxstatat@plt+0x57f4>  // b.any
  408d80:	mov	x1, x21
  408d84:	mov	x0, x26
  408d88:	bl	40a30c <__fxstatat@plt+0x6e2c>
  408d8c:	mov	x21, x0
  408d90:	cbz	x0, 408cd4 <__fxstatat@plt+0x57f4>
  408d94:	mov	x1, x22
  408d98:	bl	403130 <strcmp@plt>
  408d9c:	cbz	w0, 409858 <__fxstatat@plt+0x6378>
  408da0:	mov	x0, x21
  408da4:	bl	4031b0 <free@plt>
  408da8:	mov	x0, x22
  408dac:	bl	4031b0 <free@plt>
  408db0:	b	408cdc <__fxstatat@plt+0x57fc>
  408db4:	bl	405bdc <__fxstatat@plt+0x26fc>
  408db8:	bl	4033f0 <__errno_location@plt>
  408dbc:	ldr	w20, [x0]
  408dc0:	mov	w2, #0x5                   	// #5
  408dc4:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  408dc8:	add	x1, x1, #0x130
  408dcc:	mov	x0, #0x0                   	// #0
  408dd0:	bl	403350 <dcgettext@plt>
  408dd4:	mov	x3, x26
  408dd8:	mov	x2, x0
  408ddc:	mov	w1, w20
  408de0:	mov	w0, #0x0                   	// #0
  408de4:	bl	402c90 <error@plt>
  408de8:	ldrb	w0, [x19, #36]
  408dec:	cbnz	w0, 407bb8 <__fxstatat@plt+0x46d8>
  408df0:	mov	w20, w21
  408df4:	mov	w21, w0
  408df8:	b	40942c <__fxstatat@plt+0x5f4c>
  408dfc:	mov	w2, #0x5                   	// #5
  408e00:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  408e04:	add	x1, x1, #0x7a0
  408e08:	mov	x0, #0x0                   	// #0
  408e0c:	bl	403350 <dcgettext@plt>
  408e10:	mov	x20, x0
  408e14:	mov	x1, x28
  408e18:	mov	w0, #0x4                   	// #4
  408e1c:	bl	40e69c <__fxstatat@plt+0xb1bc>
  408e20:	mov	x3, x0
  408e24:	mov	x2, x20
  408e28:	mov	w1, #0x0                   	// #0
  408e2c:	mov	w0, #0x0                   	// #0
  408e30:	bl	402c90 <error@plt>
  408e34:	b	407bb8 <__fxstatat@plt+0x46d8>
  408e38:	mov	w20, w21
  408e3c:	mov	w21, w22
  408e40:	b	40942c <__fxstatat@plt+0x5f4c>
  408e44:	ldr	x0, [x19, #32]
  408e48:	tst	x0, #0xff000000ff00
  408e4c:	b.eq	40944c <__fxstatat@plt+0x5f6c>  // b.none
  408e50:	mov	x3, x19
  408e54:	mov	w2, #0x0                   	// #0
  408e58:	ldrb	w1, [x19, #37]
  408e5c:	mov	x0, x26
  408e60:	bl	405eb4 <__fxstatat@plt+0x29d4>
  408e64:	and	w0, w0, #0xff
  408e68:	cbnz	w0, 40944c <__fxstatat@plt+0x5f6c>
  408e6c:	ldrb	w24, [x19, #38]
  408e70:	cbz	w24, 40944c <__fxstatat@plt+0x5f6c>
  408e74:	b	407bb8 <__fxstatat@plt+0x46d8>
  408e78:	mov	w22, w24
  408e7c:	mov	w24, w25
  408e80:	mov	w25, #0x0                   	// #0
  408e84:	ldr	x0, [x19, #64]
  408e88:	cbz	x0, 409458 <__fxstatat@plt+0x5f78>
  408e8c:	add	x2, x29, #0x1b0
  408e90:	mov	x1, x26
  408e94:	mov	w0, #0x0                   	// #0
  408e98:	bl	403310 <__lxstat@plt>
  408e9c:	cbnz	w0, 409458 <__fxstatat@plt+0x5f78>
  408ea0:	add	x2, x29, #0x1b0
  408ea4:	mov	x1, x26
  408ea8:	ldr	x0, [x19, #64]
  408eac:	bl	40aee8 <__fxstatat@plt+0x7a08>
  408eb0:	b	409458 <__fxstatat@plt+0x5f78>
  408eb4:	add	x1, x29, #0x1b0
  408eb8:	mov	x0, x26
  408ebc:	bl	410658 <__fxstatat@plt+0xd178>
  408ec0:	cmp	w0, #0x0
  408ec4:	cset	w0, ne  // ne = any
  408ec8:	b	4094c8 <__fxstatat@plt+0x5fe8>
  408ecc:	bl	4033f0 <__errno_location@plt>
  408ed0:	ldr	w27, [x0]
  408ed4:	mov	w2, #0x5                   	// #5
  408ed8:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  408edc:	add	x1, x1, #0x6d8
  408ee0:	mov	x0, #0x0                   	// #0
  408ee4:	bl	403350 <dcgettext@plt>
  408ee8:	mov	x21, x0
  408eec:	mov	x1, x26
  408ef0:	mov	w0, #0x4                   	// #4
  408ef4:	bl	40e69c <__fxstatat@plt+0xb1bc>
  408ef8:	mov	x3, x0
  408efc:	mov	x2, x21
  408f00:	mov	w1, w27
  408f04:	mov	w0, #0x0                   	// #0
  408f08:	bl	402c90 <error@plt>
  408f0c:	ldrb	w0, [x19, #36]
  408f10:	cbz	w0, 4094cc <__fxstatat@plt+0x5fec>
  408f14:	mov	w24, #0x0                   	// #0
  408f18:	b	4064b8 <__fxstatat@plt+0x2fd8>
  408f1c:	ldrb	w0, [x19, #39]
  408f20:	cbz	w0, 409520 <__fxstatat@plt+0x6040>
  408f24:	mov	x4, x19
  408f28:	mov	w3, #0xffffffff            	// #-1
  408f2c:	mov	x2, x26
  408f30:	mov	w1, w3
  408f34:	mov	x0, x28
  408f38:	bl	40593c <__fxstatat@plt+0x245c>
  408f3c:	and	w0, w0, #0xff
  408f40:	cbnz	w0, 409520 <__fxstatat@plt+0x6040>
  408f44:	b	409100 <__fxstatat@plt+0x5c20>
  408f48:	mov	w4, w23
  408f4c:	mov	w3, #0xffffffff            	// #-1
  408f50:	mov	x2, x26
  408f54:	mov	w1, w3
  408f58:	mov	x0, x28
  408f5c:	bl	40a1e8 <__fxstatat@plt+0x6d08>
  408f60:	cbz	w0, 4064b8 <__fxstatat@plt+0x2fd8>
  408f64:	ldrb	w0, [x19, #36]
  408f68:	cmp	w0, #0x0
  408f6c:	csel	w24, w24, wzr, eq  // eq = none
  408f70:	b	4064b8 <__fxstatat@plt+0x2fd8>
  408f74:	ldr	w2, [x19, #16]
  408f78:	mov	w1, #0xffffffff            	// #-1
  408f7c:	mov	x0, x26
  408f80:	bl	40a298 <__fxstatat@plt+0x6db8>
  408f84:	cmp	w0, #0x0
  408f88:	csel	w24, w24, wzr, eq  // eq = none
  408f8c:	b	4064b8 <__fxstatat@plt+0x2fd8>
  408f90:	and	w0, w23, #0x7000
  408f94:	cmp	w0, #0x4, lsl #12
  408f98:	mov	w20, #0x1ff                 	// #511
  408f9c:	mov	w0, #0x1b6                 	// #438
  408fa0:	csel	w20, w20, w0, eq  // eq = none
  408fa4:	bl	406240 <__fxstatat@plt+0x2d60>
  408fa8:	bic	w2, w20, w0
  408fac:	mov	w1, #0xffffffff            	// #-1
  408fb0:	mov	x0, x26
  408fb4:	bl	40a298 <__fxstatat@plt+0x6db8>
  408fb8:	cmp	w0, #0x0
  408fbc:	csel	w24, w24, w27, eq  // eq = none
  408fc0:	b	4064b8 <__fxstatat@plt+0x2fd8>
  408fc4:	bl	406240 <__fxstatat@plt+0x2d60>
  408fc8:	ldr	w1, [x29, #192]
  408fcc:	bics	w0, w1, w0
  408fd0:	str	w0, [x29, #192]
  408fd4:	cset	w1, ne  // ne = any
  408fd8:	eor	w0, w25, #0x1
  408fdc:	tst	w1, w0
  408fe0:	b.eq	409550 <__fxstatat@plt+0x6070>  // b.none
  408fe4:	cbnz	w22, 409000 <__fxstatat@plt+0x5b20>
  408fe8:	ldr	w0, [x29, #576]
  408fec:	str	w0, [x29, #168]
  408ff0:	ldr	w1, [x29, #192]
  408ff4:	bics	wzr, w1, w0
  408ff8:	b.ne	409554 <__fxstatat@plt+0x6074>  // b.any
  408ffc:	b	4064b8 <__fxstatat@plt+0x2fd8>
  409000:	add	x2, x29, #0x230
  409004:	mov	x1, x26
  409008:	mov	w0, #0x0                   	// #0
  40900c:	bl	403310 <__lxstat@plt>
  409010:	cbz	w0, 408fe8 <__fxstatat@plt+0x5b08>
  409014:	bl	4033f0 <__errno_location@plt>
  409018:	ldr	w20, [x0]
  40901c:	mov	w2, #0x5                   	// #5
  409020:	adrp	x1, 413000 <__fxstatat@plt+0xfb20>
  409024:	add	x1, x1, #0x910
  409028:	mov	x0, #0x0                   	// #0
  40902c:	bl	403350 <dcgettext@plt>
  409030:	mov	x19, x0
  409034:	mov	x1, x26
  409038:	mov	w0, #0x4                   	// #4
  40903c:	bl	40e69c <__fxstatat@plt+0xb1bc>
  409040:	mov	x3, x0
  409044:	mov	x2, x19
  409048:	mov	w1, w20
  40904c:	mov	w0, #0x0                   	// #0
  409050:	bl	402c90 <error@plt>
  409054:	mov	w24, w21
  409058:	b	4064b8 <__fxstatat@plt+0x2fd8>
  40905c:	ldr	x1, [x29, #688]
  409060:	ldr	x0, [x29, #696]
  409064:	bl	409a88 <__fxstatat@plt+0x65a8>
  409068:	b	407bc8 <__fxstatat@plt+0x46e8>
  40906c:	bl	4033f0 <__errno_location@plt>
  409070:	ldr	w20, [x0]
  409074:	mov	w2, #0x5                   	// #5
  409078:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  40907c:	add	x1, x1, #0x7c0
  409080:	mov	x0, #0x0                   	// #0
  409084:	bl	403350 <dcgettext@plt>
  409088:	mov	x19, x0
  40908c:	mov	x1, x26
  409090:	mov	w0, #0x4                   	// #4
  409094:	bl	40e69c <__fxstatat@plt+0xb1bc>
  409098:	mov	x3, x0
  40909c:	mov	x2, x19
  4090a0:	mov	w1, w20
  4090a4:	mov	w0, #0x0                   	// #0
  4090a8:	bl	402c90 <error@plt>
  4090ac:	b	4064b8 <__fxstatat@plt+0x2fd8>
  4090b0:	mov	w24, w27
  4090b4:	b	4064b8 <__fxstatat@plt+0x2fd8>
  4090b8:	mov	w24, #0x1                   	// #1
  4090bc:	b	4064b8 <__fxstatat@plt+0x2fd8>
  4090c0:	mov	w24, w0
  4090c4:	b	4064b8 <__fxstatat@plt+0x2fd8>
  4090c8:	mov	w24, w20
  4090cc:	b	4064b8 <__fxstatat@plt+0x2fd8>
  4090d0:	mov	w24, #0x0                   	// #0
  4090d4:	b	4064b8 <__fxstatat@plt+0x2fd8>
  4090d8:	ldrb	w0, [x19, #39]
  4090dc:	cbz	w0, 4064b8 <__fxstatat@plt+0x2fd8>
  4090e0:	mov	x4, x19
  4090e4:	mov	w3, #0xffffffff            	// #-1
  4090e8:	mov	x2, x26
  4090ec:	mov	w1, w3
  4090f0:	mov	x0, x28
  4090f4:	bl	40593c <__fxstatat@plt+0x245c>
  4090f8:	and	w0, w0, #0xff
  4090fc:	cbnz	w0, 4064b8 <__fxstatat@plt+0x2fd8>
  409100:	ldrb	w0, [x19, #40]
  409104:	cbnz	w0, 4090d0 <__fxstatat@plt+0x5bf0>
  409108:	cbz	w20, 409520 <__fxstatat@plt+0x6040>
  40910c:	b	4064b8 <__fxstatat@plt+0x2fd8>
  409110:	mov	w22, w24
  409114:	mov	w20, w25
  409118:	mov	w24, w21
  40911c:	ldr	w25, [x29, #184]
  409120:	b	409470 <__fxstatat@plt+0x5f90>
  409124:	sub	sp, sp, #0x20
  409128:	add	x27, sp, #0x20
  40912c:	ldr	x0, [x29, #232]
  409130:	str	x0, [x27]
  409134:	ldr	x0, [x29, #696]
  409138:	str	x0, [x27, #8]
  40913c:	ldr	x0, [x29, #688]
  409140:	str	x0, [x27, #16]
  409144:	cbnz	w24, 409158 <__fxstatat@plt+0x5c78>
  409148:	ldr	w0, [x29, #576]
  40914c:	and	w0, w0, #0xf000
  409150:	cmp	w0, #0x4, lsl #12
  409154:	b.eq	407870 <__fxstatat@plt+0x4390>  // b.none
  409158:	ldr	w0, [x29, #192]
  40915c:	bic	w1, w22, w0
  409160:	mov	x0, x26
  409164:	bl	403480 <mkdir@plt>
  409168:	cbnz	w0, 407754 <__fxstatat@plt+0x4274>
  40916c:	add	x2, x29, #0x230
  409170:	mov	x1, x26
  409174:	mov	w0, #0x0                   	// #0
  409178:	bl	403310 <__lxstat@plt>
  40917c:	cbnz	w0, 407798 <__fxstatat@plt+0x42b8>
  409180:	ldr	w20, [x29, #576]
  409184:	and	w0, w20, #0x1c0
  409188:	str	wzr, [x29, #184]
  40918c:	cmp	w0, #0x1c0
  409190:	b.ne	4077dc <__fxstatat@plt+0x42fc>  // b.any
  409194:	ldr	x0, [x29, #224]
  409198:	ldrb	w0, [x0]
  40919c:	cbz	w0, 40783c <__fxstatat@plt+0x435c>
  4091a0:	ldrb	w0, [x19, #46]
  4091a4:	cbz	w0, 407884 <__fxstatat@plt+0x43a4>
  4091a8:	ldrb	w0, [x19, #24]
  4091ac:	cbz	w0, 40785c <__fxstatat@plt+0x437c>
  4091b0:	mov	w2, #0x5                   	// #5
  4091b4:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  4091b8:	add	x1, x1, #0x518
  4091bc:	mov	x0, #0x0                   	// #0
  4091c0:	bl	403350 <dcgettext@plt>
  4091c4:	mov	x20, x0
  4091c8:	mov	x1, x26
  4091cc:	mov	w0, #0x4                   	// #4
  4091d0:	bl	40e69c <__fxstatat@plt+0xb1bc>
  4091d4:	mov	x2, x0
  4091d8:	mov	x1, x20
  4091dc:	mov	w0, #0x1                   	// #1
  4091e0:	bl	402f20 <__printf_chk@plt>
  4091e4:	b	407884 <__fxstatat@plt+0x43a4>
  4091e8:	ldr	w0, [x29, #184]
  4091ec:	str	w0, [x29, #136]
  4091f0:	b	4091fc <__fxstatat@plt+0x5d1c>
  4091f4:	ldr	w0, [x29, #232]
  4091f8:	str	w0, [x29, #136]
  4091fc:	ldr	x0, [x29, #176]
  409200:	add	x0, x21, x0
  409204:	bl	410f38 <__fxstatat@plt+0xda58>
  409208:	mov	x1, x0
  40920c:	str	x0, [x29, #216]
  409210:	sub	x0, x21, #0x1
  409214:	add	x0, x1, x0
  409218:	udiv	x1, x0, x21
  40921c:	msub	x1, x1, x21, x0
  409220:	sub	x0, x0, x1
  409224:	str	x0, [x29, #152]
  409228:	ldr	x20, [x29, #352]
  40922c:	ldr	w0, [x29, #136]
  409230:	cbz	w0, 407ff4 <__fxstatat@plt+0x4b14>
  409234:	ldr	w0, [x19, #12]
  409238:	str	w0, [x29, #112]
  40923c:	ldr	w0, [x29, #184]
  409240:	str	w0, [x29, #108]
  409244:	add	x1, x29, #0x100
  409248:	ldr	w0, [x29, #224]
  40924c:	bl	409bcc <__fxstatat@plt+0x66ec>
  409250:	mov	x1, #0x0                   	// #0
  409254:	mov	x0, #0x0                   	// #0
  409258:	mov	x21, #0x0                   	// #0
  40925c:	str	w27, [x29, #136]
  409260:	str	w23, [x29, #132]
  409264:	ldr	w27, [x29, #112]
  409268:	mov	x23, x1
  40926c:	str	w24, [x29, #128]
  409270:	str	x19, [x29, #120]
  409274:	mov	x19, x0
  409278:	str	w25, [x29, #116]
  40927c:	ldr	w25, [x29, #184]
  409280:	b	4087c0 <__fxstatat@plt+0x52e0>
  409284:	ldr	x20, [x29, #352]
  409288:	ldr	w0, [x29, #232]
  40928c:	str	w0, [x29, #108]
  409290:	mov	w0, #0x1                   	// #1
  409294:	str	w0, [x29, #112]
  409298:	b	409244 <__fxstatat@plt+0x5d64>
  40929c:	ldr	w0, [x19, #12]
  4092a0:	cmp	w0, #0x3
  4092a4:	b.eq	4091f4 <__fxstatat@plt+0x5d14>  // b.none
  4092a8:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  4092ac:	sub	x2, x0, x21
  4092b0:	str	x2, [x29, #216]
  4092b4:	ldr	w0, [x29, #360]
  4092b8:	cmp	w0, #0x20, lsl #12
  4092bc:	mov	w1, #0x20000               	// #131072
  4092c0:	csel	w0, w0, w1, ge  // ge = tcont
  4092c4:	ldr	x1, [x29, #176]
  4092c8:	sxtw	x0, w0
  4092cc:	bl	40aa78 <__fxstatat@plt+0x7598>
  4092d0:	cmp	w20, #0x8, lsl #12
  4092d4:	b.eq	4084fc <__fxstatat@plt+0x501c>  // b.none
  4092d8:	ldr	w20, [x29, #232]
  4092dc:	b	407f9c <__fxstatat@plt+0x4abc>
  4092e0:	mov	w20, #0x15                  	// #21
  4092e4:	b	4080d8 <__fxstatat@plt+0x4bf8>
  4092e8:	tbnz	w22, #31, 4080f0 <__fxstatat@plt+0x4c10>
  4092ec:	mov	w24, #0x1                   	// #1
  4092f0:	b	407ef0 <__fxstatat@plt+0x4a10>
  4092f4:	mov	x0, x22
  4092f8:	bl	4031b0 <free@plt>
  4092fc:	ldrb	w22, [x19, #37]
  409300:	cbnz	w22, 408db4 <__fxstatat@plt+0x58d4>
  409304:	ldrb	w21, [x19, #29]
  409308:	mov	w20, #0x1                   	// #1
  40930c:	cbz	w21, 40942c <__fxstatat@plt+0x5f4c>
  409310:	ldr	w2, [x29, #716]
  409314:	ldr	w1, [x29, #712]
  409318:	mov	x0, x26
  40931c:	bl	403170 <lchown@plt>
  409320:	cbz	w0, 408e38 <__fxstatat@plt+0x5958>
  409324:	mov	x0, x19
  409328:	bl	406018 <__fxstatat@plt+0x2b38>
  40932c:	ands	w20, w0, #0xff
  409330:	b.eq	408db8 <__fxstatat@plt+0x58d8>  // b.none
  409334:	mov	w21, w22
  409338:	b	40942c <__fxstatat@plt+0x5f4c>
  40933c:	mov	w24, w0
  409340:	b	4064b8 <__fxstatat@plt+0x2fd8>
  409344:	mov	x4, x19
  409348:	mov	w3, w24
  40934c:	mov	w2, w23
  409350:	mov	x1, x26
  409354:	mov	x0, x28
  409358:	bl	405dec <__fxstatat@plt+0x290c>
  40935c:	mov	w1, #0x12                  	// #18
  409360:	and	w1, w22, w1
  409364:	str	w1, [x29, #192]
  409368:	ands	w0, w0, #0xff
  40936c:	b.ne	4076e4 <__fxstatat@plt+0x4204>  // b.any
  409370:	mov	w24, w0
  409374:	b	4064b8 <__fxstatat@plt+0x2fd8>
  409378:	str	xzr, [x29, #200]
  40937c:	ldrb	w0, [x19, #43]
  409380:	and	w22, w23, #0xfff
  409384:	cbz	w0, 409390 <__fxstatat@plt+0x5eb0>
  409388:	ldr	w22, [x19, #16]
  40938c:	and	w22, w22, #0xfff
  409390:	ldrb	w0, [x19, #29]
  409394:	cbnz	w0, 4076b0 <__fxstatat@plt+0x41d0>
  409398:	and	w27, w23, #0xf000
  40939c:	cmp	w27, #0x4, lsl #12
  4093a0:	b.eq	409344 <__fxstatat@plt+0x5e64>  // b.none
  4093a4:	mov	x4, x19
  4093a8:	mov	w3, w24
  4093ac:	mov	w2, w23
  4093b0:	mov	x1, x26
  4093b4:	mov	x0, x28
  4093b8:	bl	405dec <__fxstatat@plt+0x290c>
  4093bc:	str	wzr, [x29, #192]
  4093c0:	ands	w0, w0, #0xff
  4093c4:	b.eq	40933c <__fxstatat@plt+0x5e5c>  // b.none
  4093c8:	ldrb	w20, [x19, #44]
  4093cc:	cbz	w20, 407c40 <__fxstatat@plt+0x4760>
  4093d0:	ldrb	w0, [x28]
  4093d4:	cmp	w0, #0x2f
  4093d8:	b.eq	409404 <__fxstatat@plt+0x5f24>  // b.none
  4093dc:	mov	x0, x26
  4093e0:	bl	40acdc <__fxstatat@plt+0x77fc>
  4093e4:	mov	x21, x0
  4093e8:	mov	x1, x0
  4093ec:	adrp	x0, 415000 <__fxstatat@plt+0x11b20>
  4093f0:	add	x0, x0, #0x548
  4093f4:	bl	403130 <strcmp@plt>
  4093f8:	cbnz	w0, 407ac0 <__fxstatat@plt+0x45e0>
  4093fc:	mov	x0, x21
  409400:	bl	4031b0 <free@plt>
  409404:	mov	w4, #0xffffffff            	// #-1
  409408:	ldrb	w3, [x19, #22]
  40940c:	mov	x2, x26
  409410:	mov	w1, #0xffffff9c            	// #-100
  409414:	mov	x0, x28
  409418:	bl	40a0e0 <__fxstatat@plt+0x6c00>
  40941c:	mov	w22, w0
  409420:	mov	w21, #0x0                   	// #0
  409424:	cmp	w0, #0x0
  409428:	b.gt	407b64 <__fxstatat@plt+0x4684>
  40942c:	cbnz	w24, 40944c <__fxstatat@plt+0x5f6c>
  409430:	ldrb	w0, [x19, #20]
  409434:	eor	w0, w0, #0x1
  409438:	cmp	w27, #0x4, lsl #12
  40943c:	cset	w1, ne  // ne = any
  409440:	ands	w0, w1, w0
  409444:	b.ne	408e44 <__fxstatat@plt+0x5964>  // b.any
  409448:	mov	w24, w0
  40944c:	cbnz	w25, 408e78 <__fxstatat@plt+0x5998>
  409450:	mov	w22, w24
  409454:	mov	w24, #0x1                   	// #1
  409458:	cmp	w27, #0x4, lsl #12
  40945c:	cset	w1, ne  // ne = any
  409460:	ldrb	w0, [x19, #23]
  409464:	tst	w1, w0
  409468:	b.ne	4064b8 <__fxstatat@plt+0x2fd8>  // b.any
  40946c:	cbnz	w21, 4064b8 <__fxstatat@plt+0x2fd8>
  409470:	ldrb	w0, [x19, #31]
  409474:	cbz	w0, 4094cc <__fxstatat@plt+0x5fec>
  409478:	ldr	x0, [x29, #760]
  40947c:	str	x0, [x29, #432]
  409480:	ldr	x0, [x29, #768]
  409484:	str	x0, [x29, #440]
  409488:	ldr	x0, [x29, #776]
  40948c:	str	x0, [x29, #448]
  409490:	ldr	x0, [x29, #784]
  409494:	str	x0, [x29, #456]
  409498:	cbz	w20, 408eb4 <__fxstatat@plt+0x59d4>
  40949c:	add	x1, x29, #0x1b0
  4094a0:	mov	x0, x26
  4094a4:	bl	410678 <__fxstatat@plt+0xd198>
  4094a8:	mov	w21, w0
  4094ac:	cbz	w0, 4094c0 <__fxstatat@plt+0x5fe0>
  4094b0:	bl	4033f0 <__errno_location@plt>
  4094b4:	ldr	w0, [x0]
  4094b8:	cmp	w0, #0x26
  4094bc:	csel	w21, w21, wzr, ne  // ne = any
  4094c0:	cmp	w21, #0x0
  4094c4:	cset	w0, ne  // ne = any
  4094c8:	cbnz	w0, 408ecc <__fxstatat@plt+0x59ec>
  4094cc:	cbnz	w20, 4090d8 <__fxstatat@plt+0x5bf8>
  4094d0:	ldrb	w0, [x19, #29]
  4094d4:	cbz	w0, 409518 <__fxstatat@plt+0x6038>
  4094d8:	cbnz	w22, 4094ec <__fxstatat@plt+0x600c>
  4094dc:	ldr	x1, [x29, #712]
  4094e0:	ldr	x0, [x29, #584]
  4094e4:	cmp	x1, x0
  4094e8:	b.eq	409518 <__fxstatat@plt+0x6038>  // b.none
  4094ec:	add	x5, x29, #0x230
  4094f0:	mov	w4, w22
  4094f4:	add	x3, x29, #0x2b0
  4094f8:	mov	w2, #0xffffffff            	// #-1
  4094fc:	mov	x1, x26
  409500:	mov	x0, x19
  409504:	bl	406058 <__fxstatat@plt+0x2b78>
  409508:	cmn	w0, #0x1
  40950c:	b.eq	4090c8 <__fxstatat@plt+0x5be8>  // b.none
  409510:	cbnz	w0, 408f1c <__fxstatat@plt+0x5a3c>
  409514:	and	w23, w23, #0xfffff1ff
  409518:	ldrb	w0, [x19, #39]
  40951c:	cbnz	w0, 408f24 <__fxstatat@plt+0x5a44>
  409520:	ldr	x0, [x19, #24]
  409524:	and	x0, x0, #0xffffffffffffff
  409528:	and	x0, x0, #0xffff0000000000ff
  40952c:	cbnz	x0, 408f48 <__fxstatat@plt+0x5a68>
  409530:	ldrb	w27, [x19, #43]
  409534:	cbnz	w27, 408f74 <__fxstatat@plt+0x5a94>
  409538:	ldrb	w0, [x19, #32]
  40953c:	and	w0, w22, w0
  409540:	ands	w21, w0, #0xff
  409544:	b.ne	408f90 <__fxstatat@plt+0x5ab0>  // b.any
  409548:	ldr	w0, [x29, #192]
  40954c:	cbnz	w0, 408fc4 <__fxstatat@plt+0x5ae4>
  409550:	cbz	w25, 4064b8 <__fxstatat@plt+0x2fd8>
  409554:	ldr	w0, [x29, #168]
  409558:	ldr	w1, [x29, #192]
  40955c:	orr	w1, w0, w1
  409560:	mov	x0, x26
  409564:	bl	402ea0 <chmod@plt>
  409568:	cbz	w0, 4064b8 <__fxstatat@plt+0x2fd8>
  40956c:	bl	4033f0 <__errno_location@plt>
  409570:	ldr	w20, [x0]
  409574:	mov	w2, #0x5                   	// #5
  409578:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  40957c:	add	x1, x1, #0x6f0
  409580:	mov	x0, #0x0                   	// #0
  409584:	bl	403350 <dcgettext@plt>
  409588:	mov	x22, x0
  40958c:	mov	x1, x26
  409590:	mov	w0, #0x4                   	// #4
  409594:	bl	40e69c <__fxstatat@plt+0xb1bc>
  409598:	mov	x3, x0
  40959c:	mov	x2, x22
  4095a0:	mov	w1, w20
  4095a4:	mov	w0, #0x0                   	// #0
  4095a8:	bl	402c90 <error@plt>
  4095ac:	ldrb	w0, [x19, #36]
  4095b0:	cmp	w0, #0x0
  4095b4:	csel	w24, w24, w21, eq  // eq = none
  4095b8:	b	4064b8 <__fxstatat@plt+0x2fd8>
  4095bc:	ldrb	w0, [x19, #34]
  4095c0:	cbz	w0, 409650 <__fxstatat@plt+0x6170>
  4095c4:	ldrb	w0, [x19, #23]
  4095c8:	str	xzr, [x29, #200]
  4095cc:	cbnz	w0, 40937c <__fxstatat@plt+0x5e9c>
  4095d0:	ldr	w0, [x29, #708]
  4095d4:	cmp	w0, #0x1
  4095d8:	b.hi	4095fc <__fxstatat@plt+0x611c>  // b.pmore
  4095dc:	cbz	w25, 4095ec <__fxstatat@plt+0x610c>
  4095e0:	ldr	w0, [x19, #4]
  4095e4:	cmp	w0, #0x3
  4095e8:	b.eq	4095fc <__fxstatat@plt+0x611c>  // b.none
  4095ec:	ldr	w0, [x19, #4]
  4095f0:	str	xzr, [x29, #200]
  4095f4:	cmp	w0, #0x4
  4095f8:	b.ne	407370 <__fxstatat@plt+0x3e90>  // b.any
  4095fc:	ldr	x2, [x29, #688]
  409600:	ldr	x1, [x29, #696]
  409604:	mov	x0, x26
  409608:	bl	409aec <__fxstatat@plt+0x660c>
  40960c:	str	x0, [x29, #200]
  409610:	ldr	x0, [x29, #200]
  409614:	cbz	x0, 407370 <__fxstatat@plt+0x3e90>
  409618:	and	w0, w23, #0xf000
  40961c:	cmp	w0, #0x4, lsl #12
  409620:	b.eq	4072a4 <__fxstatat@plt+0x3dc4>  // b.none
  409624:	mov	w4, w21
  409628:	ldrb	w3, [x19, #46]
  40962c:	mov	w2, #0x1                   	// #1
  409630:	mov	x1, x26
  409634:	ldr	x0, [x29, #200]
  409638:	bl	405ce8 <__fxstatat@plt+0x2808>
  40963c:	ands	w24, w0, #0xff
  409640:	b.ne	4064b8 <__fxstatat@plt+0x2fd8>  // b.any
  409644:	ldrb	w0, [x19, #37]
  409648:	cbz	w0, 407bc8 <__fxstatat@plt+0x46e8>
  40964c:	bl	405bdc <__fxstatat@plt+0x26fc>
  409650:	str	xzr, [x29, #200]
  409654:	b	40937c <__fxstatat@plt+0x5e9c>
  409658:	ldrb	w0, [x19, #46]
  40965c:	cbnz	w0, 407264 <__fxstatat@plt+0x3d84>
  409660:	str	xzr, [x29, #200]
  409664:	cbz	w27, 40937c <__fxstatat@plt+0x5e9c>
  409668:	ldrb	w0, [x19, #42]
  40966c:	cbz	w0, 40967c <__fxstatat@plt+0x619c>
  409670:	and	w0, w23, #0xf000
  409674:	cmp	w0, #0x4, lsl #12
  409678:	b.eq	407284 <__fxstatat@plt+0x3da4>  // b.none
  40967c:	ldrb	w0, [x19, #24]
  409680:	cbz	w0, 4095bc <__fxstatat@plt+0x60dc>
  409684:	ldr	w0, [x29, #708]
  409688:	cmp	w0, #0x1
  40968c:	b.eq	407350 <__fxstatat@plt+0x3e70>  // b.none
  409690:	ldrb	w0, [x19, #34]
  409694:	cbnz	w0, 407364 <__fxstatat@plt+0x3e84>
  409698:	str	xzr, [x29, #200]
  40969c:	b	407378 <__fxstatat@plt+0x3e98>
  4096a0:	and	w0, w23, #0xf000
  4096a4:	cmp	w0, #0x4, lsl #12
  4096a8:	b.eq	406bcc <__fxstatat@plt+0x36ec>  // b.none
  4096ac:	ldrb	w0, [x19, #24]
  4096b0:	cbz	w0, 406d64 <__fxstatat@plt+0x3884>
  4096b4:	ldr	w0, [x19]
  4096b8:	cbz	w0, 406d64 <__fxstatat@plt+0x3884>
  4096bc:	ldr	w0, [x29, #704]
  4096c0:	and	w0, w0, #0xf000
  4096c4:	cmp	w0, #0x4, lsl #12
  4096c8:	b.eq	406da0 <__fxstatat@plt+0x38c0>  // b.none
  4096cc:	ldr	w27, [x19]
  4096d0:	cbnz	w27, 406db8 <__fxstatat@plt+0x38d8>
  4096d4:	ldr	w24, [x29, #208]
  4096d8:	mov	w27, #0x11                  	// #17
  4096dc:	str	xzr, [x29, #208]
  4096e0:	b	407130 <__fxstatat@plt+0x3c50>
  4096e4:	ldrb	w0, [x19, #24]
  4096e8:	cbz	w0, 406b9c <__fxstatat@plt+0x36bc>
  4096ec:	ldr	w0, [x19, #8]
  4096f0:	cmp	w0, #0x2
  4096f4:	b.eq	40973c <__fxstatat@plt+0x625c>  // b.none
  4096f8:	cmp	w0, #0x3
  4096fc:	b.eq	409724 <__fxstatat@plt+0x6244>  // b.none
  409700:	cmp	w0, #0x4
  409704:	b.ne	406b9c <__fxstatat@plt+0x36bc>  // b.any
  409708:	ldrb	w0, [x19, #47]
  40970c:	cbz	w0, 406b9c <__fxstatat@plt+0x36bc>
  409710:	ldr	w1, [x29, #576]
  409714:	mov	x0, x26
  409718:	bl	4051ac <__fxstatat@plt+0x1ccc>
  40971c:	and	w0, w0, #0xff
  409720:	cbnz	w0, 406b9c <__fxstatat@plt+0x36bc>
  409724:	add	x2, x29, #0x230
  409728:	mov	x1, x26
  40972c:	mov	x0, x19
  409730:	bl	405204 <__fxstatat@plt+0x1d24>
  409734:	and	w0, w0, #0xff
  409738:	cbnz	w0, 406b9c <__fxstatat@plt+0x36bc>
  40973c:	mov	w24, #0x1                   	// #1
  409740:	ldr	x0, [x29, #824]
  409744:	cbz	x0, 4064b8 <__fxstatat@plt+0x2fd8>
  409748:	mov	w0, #0x1                   	// #1
  40974c:	ldr	x1, [x29, #824]
  409750:	strb	w0, [x1]
  409754:	b	4064b8 <__fxstatat@plt+0x2fd8>
  409758:	ldrb	w0, [x19, #24]
  40975c:	cbz	w0, 406b88 <__fxstatat@plt+0x36a8>
  409760:	b	4096ec <__fxstatat@plt+0x620c>
  409764:	mov	w24, w0
  409768:	b	4065bc <__fxstatat@plt+0x30dc>
  40976c:	mov	w24, w20
  409770:	b	4065bc <__fxstatat@plt+0x30dc>
  409774:	mov	w24, w27
  409778:	b	4065bc <__fxstatat@plt+0x30dc>
  40977c:	mov	w24, w27
  409780:	b	4065bc <__fxstatat@plt+0x30dc>
  409784:	mov	w24, w20
  409788:	b	4065bc <__fxstatat@plt+0x30dc>
  40978c:	mov	w24, w0
  409790:	b	4065bc <__fxstatat@plt+0x30dc>
  409794:	mov	w24, w0
  409798:	b	4065bc <__fxstatat@plt+0x30dc>
  40979c:	mov	w24, w0
  4097a0:	b	4065bc <__fxstatat@plt+0x30dc>
  4097a4:	mov	w24, w27
  4097a8:	b	4065bc <__fxstatat@plt+0x30dc>
  4097ac:	ldr	x0, [x29, #200]
  4097b0:	ldr	w0, [x0, #16]
  4097b4:	and	w0, w0, #0xf000
  4097b8:	cmp	w0, #0xa, lsl #12
  4097bc:	b.eq	4069ac <__fxstatat@plt+0x34cc>  // b.none
  4097c0:	ldr	w0, [x27, #16]
  4097c4:	and	w0, w0, #0xf000
  4097c8:	cmp	w0, #0xa, lsl #12
  4097cc:	b.eq	4069ac <__fxstatat@plt+0x34cc>  // b.none
  4097d0:	b	406968 <__fxstatat@plt+0x3488>
  4097d4:	mov	w24, w21
  4097d8:	ldr	x0, [x29, #824]
  4097dc:	cbnz	x0, 4062f0 <__fxstatat@plt+0x2e10>
  4097e0:	ldrb	w0, [x19, #49]
  4097e4:	cbnz	w0, 40654c <__fxstatat@plt+0x306c>
  4097e8:	mov	x21, x26
  4097ec:	mov	w27, #0x0                   	// #0
  4097f0:	b	406308 <__fxstatat@plt+0x2e28>
  4097f4:	ldr	x0, [x29, #216]
  4097f8:	bl	4031b0 <free@plt>
  4097fc:	b	407bb8 <__fxstatat@plt+0x46d8>
  409800:	ldr	w0, [x29, #448]
  409804:	and	w0, w0, #0xf000
  409808:	cmp	w0, #0x8, lsl #12
  40980c:	b.eq	40929c <__fxstatat@plt+0x5dbc>  // b.none
  409810:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  409814:	sub	x2, x0, x21
  409818:	str	x2, [x29, #216]
  40981c:	ldr	w0, [x29, #360]
  409820:	cmp	w0, #0x20, lsl #12
  409824:	mov	w1, #0x20000               	// #131072
  409828:	csel	w0, w0, w1, ge  // ge = tcont
  40982c:	ldr	x1, [x29, #176]
  409830:	sxtw	x0, w0
  409834:	bl	40aa78 <__fxstatat@plt+0x7598>
  409838:	ldr	w20, [x29, #232]
  40983c:	ldr	x1, [x29, #352]
  409840:	ldr	x2, [x29, #176]
  409844:	cmp	x1, x2
  409848:	b.cs	407f9c <__fxstatat@plt+0x4abc>  // b.hs, b.nlast
  40984c:	add	x1, x1, #0x1
  409850:	str	x1, [x29, #176]
  409854:	b	407f9c <__fxstatat@plt+0x4abc>
  409858:	mov	x0, x21
  40985c:	bl	4031b0 <free@plt>
  409860:	mov	x0, x22
  409864:	bl	4031b0 <free@plt>
  409868:	b	4092fc <__fxstatat@plt+0x5e1c>
  40986c:	ldr	x0, [x19, #64]
  409870:	str	x0, [x29, #208]
  409874:	mov	w24, w25
  409878:	mov	w27, #0x11                  	// #17
  40987c:	cbz	x0, 407174 <__fxstatat@plt+0x3c94>
  409880:	mov	w24, w25
  409884:	mov	w27, #0x11                  	// #17
  409888:	str	xzr, [x29, #208]
  40988c:	b	40713c <__fxstatat@plt+0x3c5c>
  409890:	mov	x0, x28
  409894:	bl	40adb0 <__fxstatat@plt+0x78d0>
  409898:	str	x0, [x29, #200]
  40989c:	ldrb	w0, [x0]
  4098a0:	cmp	w0, #0x2e
  4098a4:	b.eq	406efc <__fxstatat@plt+0x3a1c>  // b.none
  4098a8:	ldr	w0, [x29, #576]
  4098ac:	and	w0, w0, #0xf000
  4098b0:	cmp	w0, #0x4, lsl #12
  4098b4:	b.ne	406dd0 <__fxstatat@plt+0x38f0>  // b.any
  4098b8:	ldr	w24, [x29, #208]
  4098bc:	mov	w27, #0x11                  	// #17
  4098c0:	str	xzr, [x29, #208]
  4098c4:	b	407130 <__fxstatat@plt+0x3c50>
  4098c8:	sub	sp, sp, #0x30
  4098cc:	stp	x29, x30, [sp, #16]
  4098d0:	add	x29, sp, #0x10
  4098d4:	cbz	x3, 409960 <__fxstatat@plt+0x6480>
  4098d8:	and	w2, w2, #0xff
  4098dc:	ldr	w6, [x3]
  4098e0:	cmp	w6, #0x3
  4098e4:	b.hi	409980 <__fxstatat@plt+0x64a0>  // b.pmore
  4098e8:	ldr	w6, [x3, #12]
  4098ec:	sub	w7, w6, #0x1
  4098f0:	cmp	w7, #0x2
  4098f4:	b.hi	4099a0 <__fxstatat@plt+0x64c0>  // b.pmore
  4098f8:	ldr	w7, [x3, #56]
  4098fc:	cmp	w7, #0x2
  409900:	b.hi	4099c0 <__fxstatat@plt+0x64e0>  // b.pmore
  409904:	ldrb	w8, [x3, #23]
  409908:	cbz	w8, 409914 <__fxstatat@plt+0x6434>
  40990c:	ldrb	w8, [x3, #44]
  409910:	cbnz	w8, 4099e0 <__fxstatat@plt+0x6500>
  409914:	cmp	w6, #0x2
  409918:	ccmp	w7, #0x2, #0x0, ne  // ne = any
  40991c:	b.eq	409a00 <__fxstatat@plt+0x6520>  // b.none
  409920:	adrp	x6, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  409924:	add	x6, x6, #0x598
  409928:	str	x0, [x6, #1032]
  40992c:	str	x1, [x6, #1040]
  409930:	strb	wzr, [sp, #47]
  409934:	str	x5, [sp, #8]
  409938:	str	x4, [sp]
  40993c:	add	x7, sp, #0x2f
  409940:	mov	w6, #0x1                   	// #1
  409944:	mov	x5, x3
  409948:	mov	x4, #0x0                   	// #0
  40994c:	mov	x3, #0x0                   	// #0
  409950:	bl	406288 <__fxstatat@plt+0x2da8>
  409954:	ldp	x29, x30, [sp, #16]
  409958:	add	sp, sp, #0x30
  40995c:	ret
  409960:	adrp	x3, 415000 <__fxstatat@plt+0x11b20>
  409964:	add	x3, x3, #0x928
  409968:	mov	w2, #0xb86                 	// #2950
  40996c:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  409970:	add	x1, x1, #0x818
  409974:	adrp	x0, 415000 <__fxstatat@plt+0x11b20>
  409978:	add	x0, x0, #0x828
  40997c:	bl	4033e0 <__assert_fail@plt>
  409980:	adrp	x3, 415000 <__fxstatat@plt+0x11b20>
  409984:	add	x3, x3, #0x928
  409988:	mov	w2, #0xb87                 	// #2951
  40998c:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  409990:	add	x1, x1, #0x818
  409994:	adrp	x0, 415000 <__fxstatat@plt+0x11b20>
  409998:	add	x0, x0, #0x838
  40999c:	bl	4033e0 <__assert_fail@plt>
  4099a0:	adrp	x3, 415000 <__fxstatat@plt+0x11b20>
  4099a4:	add	x3, x3, #0x928
  4099a8:	mov	w2, #0xb88                 	// #2952
  4099ac:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  4099b0:	add	x1, x1, #0x818
  4099b4:	adrp	x0, 415000 <__fxstatat@plt+0x11b20>
  4099b8:	add	x0, x0, #0x860
  4099bc:	bl	4033e0 <__assert_fail@plt>
  4099c0:	adrp	x3, 415000 <__fxstatat@plt+0x11b20>
  4099c4:	add	x3, x3, #0x928
  4099c8:	mov	w2, #0xb89                 	// #2953
  4099cc:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  4099d0:	add	x1, x1, #0x818
  4099d4:	adrp	x0, 415000 <__fxstatat@plt+0x11b20>
  4099d8:	add	x0, x0, #0x888
  4099dc:	bl	4033e0 <__assert_fail@plt>
  4099e0:	adrp	x3, 415000 <__fxstatat@plt+0x11b20>
  4099e4:	add	x3, x3, #0x928
  4099e8:	mov	w2, #0xb8a                 	// #2954
  4099ec:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  4099f0:	add	x1, x1, #0x818
  4099f4:	adrp	x0, 415000 <__fxstatat@plt+0x11b20>
  4099f8:	add	x0, x0, #0x8b0
  4099fc:	bl	4033e0 <__assert_fail@plt>
  409a00:	adrp	x3, 415000 <__fxstatat@plt+0x11b20>
  409a04:	add	x3, x3, #0x928
  409a08:	mov	w2, #0xb8b                 	// #2955
  409a0c:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  409a10:	add	x1, x1, #0x818
  409a14:	adrp	x0, 415000 <__fxstatat@plt+0x11b20>
  409a18:	add	x0, x0, #0x8d8
  409a1c:	bl	4033e0 <__assert_fail@plt>
  409a20:	ldr	x0, [x0]
  409a24:	udiv	x2, x0, x1
  409a28:	msub	x0, x2, x1, x0
  409a2c:	ret
  409a30:	ldr	x3, [x0]
  409a34:	ldr	x2, [x1]
  409a38:	cmp	x3, x2
  409a3c:	b.eq	409a48 <__fxstatat@plt+0x6568>  // b.none
  409a40:	mov	w0, #0x0                   	// #0
  409a44:	ret
  409a48:	ldr	x2, [x0, #8]
  409a4c:	ldr	x0, [x1, #8]
  409a50:	cmp	x2, x0
  409a54:	cset	w0, eq  // eq = none
  409a58:	b	409a44 <__fxstatat@plt+0x6564>
  409a5c:	stp	x29, x30, [sp, #-32]!
  409a60:	mov	x29, sp
  409a64:	str	x19, [sp, #16]
  409a68:	mov	x19, x0
  409a6c:	ldr	x0, [x0, #16]
  409a70:	bl	4031b0 <free@plt>
  409a74:	mov	x0, x19
  409a78:	bl	4031b0 <free@plt>
  409a7c:	ldr	x19, [sp, #16]
  409a80:	ldp	x29, x30, [sp], #32
  409a84:	ret
  409a88:	stp	x29, x30, [sp, #-48]!
  409a8c:	mov	x29, sp
  409a90:	str	x0, [sp, #24]
  409a94:	str	x1, [sp, #32]
  409a98:	str	xzr, [sp, #40]
  409a9c:	add	x1, sp, #0x18
  409aa0:	adrp	x0, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  409aa4:	ldr	x0, [x0, #2480]
  409aa8:	bl	40c120 <__fxstatat@plt+0x8c40>
  409aac:	cbz	x0, 409ab4 <__fxstatat@plt+0x65d4>
  409ab0:	bl	409a5c <__fxstatat@plt+0x657c>
  409ab4:	ldp	x29, x30, [sp], #48
  409ab8:	ret
  409abc:	stp	x29, x30, [sp, #-48]!
  409ac0:	mov	x29, sp
  409ac4:	str	x0, [sp, #24]
  409ac8:	str	x1, [sp, #32]
  409acc:	add	x1, sp, #0x18
  409ad0:	adrp	x0, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  409ad4:	ldr	x0, [x0, #2480]
  409ad8:	bl	40b920 <__fxstatat@plt+0x8440>
  409adc:	cbz	x0, 409ae4 <__fxstatat@plt+0x6604>
  409ae0:	ldr	x0, [x0, #16]
  409ae4:	ldp	x29, x30, [sp], #48
  409ae8:	ret
  409aec:	stp	x29, x30, [sp, #-48]!
  409af0:	mov	x29, sp
  409af4:	stp	x19, x20, [sp, #16]
  409af8:	stp	x21, x22, [sp, #32]
  409afc:	mov	x22, x0
  409b00:	mov	x21, x1
  409b04:	mov	x20, x2
  409b08:	mov	x0, #0x18                  	// #24
  409b0c:	bl	410f38 <__fxstatat@plt+0xda58>
  409b10:	mov	x19, x0
  409b14:	mov	x0, x22
  409b18:	bl	411198 <__fxstatat@plt+0xdcb8>
  409b1c:	str	x0, [x19, #16]
  409b20:	str	x21, [x19]
  409b24:	str	x20, [x19, #8]
  409b28:	mov	x1, x19
  409b2c:	adrp	x0, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  409b30:	ldr	x0, [x0, #2480]
  409b34:	bl	40c0e0 <__fxstatat@plt+0x8c00>
  409b38:	cbz	x0, 409b68 <__fxstatat@plt+0x6688>
  409b3c:	mov	x20, x0
  409b40:	mov	x0, #0x0                   	// #0
  409b44:	cmp	x19, x20
  409b48:	b.eq	409b58 <__fxstatat@plt+0x6678>  // b.none
  409b4c:	mov	x0, x19
  409b50:	bl	409a5c <__fxstatat@plt+0x657c>
  409b54:	ldr	x0, [x20, #16]
  409b58:	ldp	x19, x20, [sp, #16]
  409b5c:	ldp	x21, x22, [sp, #32]
  409b60:	ldp	x29, x30, [sp], #48
  409b64:	ret
  409b68:	bl	4111c4 <__fxstatat@plt+0xdce4>
  409b6c:	stp	x29, x30, [sp, #-16]!
  409b70:	mov	x29, sp
  409b74:	adrp	x4, 409000 <__fxstatat@plt+0x5b20>
  409b78:	add	x4, x4, #0xa5c
  409b7c:	adrp	x3, 409000 <__fxstatat@plt+0x5b20>
  409b80:	add	x3, x3, #0xa30
  409b84:	adrp	x2, 409000 <__fxstatat@plt+0x5b20>
  409b88:	add	x2, x2, #0xa20
  409b8c:	mov	x1, #0x0                   	// #0
  409b90:	mov	x0, #0x67                  	// #103
  409b94:	bl	40bba8 <__fxstatat@plt+0x86c8>
  409b98:	adrp	x1, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  409b9c:	str	x0, [x1, #2480]
  409ba0:	cbz	x0, 409bac <__fxstatat@plt+0x66cc>
  409ba4:	ldp	x29, x30, [sp], #16
  409ba8:	ret
  409bac:	bl	4111c4 <__fxstatat@plt+0xdce4>
  409bb0:	stp	x29, x30, [sp, #-16]!
  409bb4:	mov	x29, sp
  409bb8:	adrp	x0, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  409bbc:	ldr	x0, [x0, #2480]
  409bc0:	bl	40bd34 <__fxstatat@plt+0x8854>
  409bc4:	ldp	x29, x30, [sp], #16
  409bc8:	ret
  409bcc:	str	w0, [x1]
  409bd0:	str	xzr, [x1, #24]
  409bd4:	str	xzr, [x1, #40]
  409bd8:	str	xzr, [x1, #8]
  409bdc:	strb	wzr, [x1, #32]
  409be0:	strb	wzr, [x1, #33]
  409be4:	mov	w0, #0x1                   	// #1
  409be8:	str	w0, [x1, #16]
  409bec:	ret
  409bf0:	mov	x12, #0x1050                	// #4176
  409bf4:	sub	sp, sp, x12
  409bf8:	stp	x29, x30, [sp]
  409bfc:	mov	x29, sp
  409c00:	stp	x20, x21, [sp, #16]
  409c04:	stp	x22, x23, [sp, #32]
  409c08:	stp	x24, x25, [sp, #48]
  409c0c:	stp	x26, x27, [sp, #64]
  409c10:	mov	x20, x0
  409c14:	ldr	x27, [x0, #40]
  409c18:	mov	w21, #0x0                   	// #0
  409c1c:	mov	x26, #0x1000                	// #4096
  409c20:	mov	w25, #0x48                  	// #72
  409c24:	mov	x24, #0x660b                	// #26123
  409c28:	movk	x24, #0xc020, lsl #16
  409c2c:	add	x22, sp, #0x70
  409c30:	mov	x2, x26
  409c34:	mov	w1, #0x0                   	// #0
  409c38:	add	x0, sp, #0x50
  409c3c:	bl	402f40 <memset@plt>
  409c40:	ldr	x0, [x20, #8]
  409c44:	str	x0, [sp, #80]
  409c48:	ldr	w1, [x20, #16]
  409c4c:	str	w1, [sp, #96]
  409c50:	str	w25, [sp, #104]
  409c54:	mvn	x0, x0
  409c58:	str	x0, [sp, #88]
  409c5c:	add	x2, sp, #0x50
  409c60:	mov	x1, x24
  409c64:	ldr	w0, [x20]
  409c68:	bl	4034b0 <ioctl@plt>
  409c6c:	tbnz	w0, #31, 409ce4 <__fxstatat@plt+0x6804>
  409c70:	ldr	w0, [sp, #100]
  409c74:	cbz	w0, 409cfc <__fxstatat@plt+0x681c>
  409c78:	ldr	x1, [x20, #24]
  409c7c:	mov	w0, w0
  409c80:	mvn	x2, x0
  409c84:	cmp	x1, x2
  409c88:	b.hi	409d14 <__fxstatat@plt+0x6834>  // b.pmore
  409c8c:	add	x1, x1, x0
  409c90:	str	x1, [x20, #24]
  409c94:	ldr	x0, [x20, #40]
  409c98:	sub	x27, x27, x0
  409c9c:	mov	x2, #0x18                  	// #24
  409ca0:	mul	x3, x1, x2
  409ca4:	umulh	x2, x1, x2
  409ca8:	cmp	x2, #0x0
  409cac:	cset	x23, ne  // ne = any
  409cb0:	cmp	x3, #0x0
  409cb4:	csinc	x23, x23, xzr, ge  // ge = tcont
  409cb8:	cbnz	w23, 409d34 <__fxstatat@plt+0x6854>
  409cbc:	add	x1, x1, x1, lsl #1
  409cc0:	lsl	x1, x1, #3
  409cc4:	bl	410fb4 <__fxstatat@plt+0xdad4>
  409cc8:	str	x0, [x20, #40]
  409ccc:	add	x27, x0, x27
  409cd0:	ldr	w0, [sp, #100]
  409cd4:	cbz	w0, 409e68 <__fxstatat@plt+0x6988>
  409cd8:	mov	w0, #0x0                   	// #0
  409cdc:	mov	x6, #0x7fffffffffffffff    	// #9223372036854775807
  409ce0:	b	409dc4 <__fxstatat@plt+0x68e4>
  409ce4:	ldr	x0, [x20, #8]
  409ce8:	mov	w23, #0x0                   	// #0
  409cec:	cbnz	x0, 409e2c <__fxstatat@plt+0x694c>
  409cf0:	mov	w0, #0x1                   	// #1
  409cf4:	strb	w0, [x20, #32]
  409cf8:	b	409e2c <__fxstatat@plt+0x694c>
  409cfc:	mov	w0, #0x1                   	// #1
  409d00:	strb	w0, [x20, #33]
  409d04:	ldr	x0, [x20, #8]
  409d08:	cmp	x0, #0x0
  409d0c:	cset	w23, ne  // ne = any
  409d10:	b	409e2c <__fxstatat@plt+0x694c>
  409d14:	adrp	x3, 415000 <__fxstatat@plt+0x11b20>
  409d18:	add	x3, x3, #0x9c8
  409d1c:	mov	w2, #0x7e                  	// #126
  409d20:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  409d24:	add	x1, x1, #0x938
  409d28:	adrp	x0, 415000 <__fxstatat@plt+0x11b20>
  409d2c:	add	x0, x0, #0x950
  409d30:	bl	4033e0 <__assert_fail@plt>
  409d34:	bl	4111c4 <__fxstatat@plt+0xdce4>
  409d38:	adrp	x3, 415000 <__fxstatat@plt+0x11b20>
  409d3c:	add	x3, x3, #0x9c8
  409d40:	mov	w2, #0x8c                  	// #140
  409d44:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  409d48:	add	x1, x1, #0x938
  409d4c:	adrp	x0, 415000 <__fxstatat@plt+0x11b20>
  409d50:	add	x0, x0, #0x988
  409d54:	bl	4033e0 <__assert_fail@plt>
  409d58:	ldr	x7, [x27, #8]
  409d5c:	ldr	x4, [x27]
  409d60:	add	x4, x7, x4
  409d64:	cmp	x4, x2
  409d68:	b.ne	409dfc <__fxstatat@plt+0x691c>  // b.any
  409d6c:	add	x2, x7, x5
  409d70:	str	x2, [x27, #8]
  409d74:	ldr	w1, [x3, #40]
  409d78:	str	w1, [x27, #16]
  409d7c:	b	409db4 <__fxstatat@plt+0x68d4>
  409d80:	ldr	x4, [x20, #8]
  409d84:	cmp	x2, x4
  409d88:	b.cc	409e10 <__fxstatat@plt+0x6930>  // b.lo, b.ul, b.last
  409d8c:	ubfiz	x1, x21, #1, #32
  409d90:	add	x1, x1, w21, uxtw
  409d94:	ldr	x4, [x20, #40]
  409d98:	add	x27, x4, x1, lsl #3
  409d9c:	str	x2, [x4, x1, lsl #3]
  409da0:	ldr	x1, [x3, #16]
  409da4:	str	x1, [x27, #8]
  409da8:	ldr	w1, [x3, #40]
  409dac:	str	w1, [x27, #16]
  409db0:	add	w21, w21, #0x1
  409db4:	add	w0, w0, #0x1
  409db8:	ldr	w1, [sp, #100]
  409dbc:	cmp	w1, w0
  409dc0:	b.ls	409e68 <__fxstatat@plt+0x6988>  // b.plast
  409dc4:	ubfiz	x1, x0, #3, #32
  409dc8:	sub	x1, x1, w0, uxtw
  409dcc:	add	x3, x22, x1, lsl #3
  409dd0:	ldr	x2, [x22, x1, lsl #3]
  409dd4:	ldr	x5, [x3, #16]
  409dd8:	sub	x4, x6, x5
  409ddc:	cmp	x2, x4
  409de0:	b.hi	409d38 <__fxstatat@plt+0x6858>  // b.pmore
  409de4:	cbz	w21, 409d80 <__fxstatat@plt+0x68a0>
  409de8:	ldr	w4, [x3, #40]
  409dec:	and	w4, w4, #0xfffffffe
  409df0:	ldr	w7, [x27, #16]
  409df4:	cmp	w7, w4
  409df8:	b.eq	409d58 <__fxstatat@plt+0x6878>  // b.none
  409dfc:	ldr	x4, [x27]
  409e00:	ldr	x7, [x27, #8]
  409e04:	add	x4, x4, x7
  409e08:	cmp	x2, x4
  409e0c:	b.cs	409d8c <__fxstatat@plt+0x68ac>  // b.hs, b.nlast
  409e10:	sub	x7, x4, x2
  409e14:	cmp	x5, x7
  409e18:	b.ls	409e50 <__fxstatat@plt+0x6970>  // b.plast
  409e1c:	ldr	x0, [x20, #8]
  409e20:	cbnz	x0, 409e2c <__fxstatat@plt+0x694c>
  409e24:	mov	w0, #0x1                   	// #1
  409e28:	strb	w0, [x20, #32]
  409e2c:	mov	w0, w23
  409e30:	ldp	x20, x21, [sp, #16]
  409e34:	ldp	x22, x23, [sp, #32]
  409e38:	ldp	x24, x25, [sp, #48]
  409e3c:	ldp	x26, x27, [sp, #64]
  409e40:	ldp	x29, x30, [sp]
  409e44:	mov	x12, #0x1050                	// #4176
  409e48:	add	sp, sp, x12
  409e4c:	ret
  409e50:	str	x4, [x22, x1, lsl #3]
  409e54:	add	x2, x2, x5
  409e58:	sub	x2, x2, x4
  409e5c:	str	x2, [x3, #16]
  409e60:	sub	w0, w0, #0x1
  409e64:	b	409db4 <__fxstatat@plt+0x68d4>
  409e68:	ldr	w0, [x27, #16]
  409e6c:	tbz	w0, #0, 409e8c <__fxstatat@plt+0x69ac>
  409e70:	mov	w0, #0x1                   	// #1
  409e74:	strb	w0, [x20, #33]
  409e78:	cmp	w21, #0x48
  409e7c:	b.ls	409ed0 <__fxstatat@plt+0x69f0>  // b.plast
  409e80:	mov	w21, w21
  409e84:	str	x21, [x20, #24]
  409e88:	b	409ec8 <__fxstatat@plt+0x69e8>
  409e8c:	cmp	w21, #0x48
  409e90:	b.ls	409ed0 <__fxstatat@plt+0x69f0>  // b.plast
  409e94:	ldrb	w0, [x20, #33]
  409e98:	cbnz	w0, 409e80 <__fxstatat@plt+0x69a0>
  409e9c:	sub	w21, w21, #0x1
  409ea0:	add	x0, x21, x21, lsl #1
  409ea4:	lsl	x0, x0, #3
  409ea8:	sub	x0, x0, #0x18
  409eac:	ldr	x1, [x20, #40]
  409eb0:	add	x2, x1, x0
  409eb4:	str	x21, [x20, #24]
  409eb8:	ldr	x0, [x1, x0]
  409ebc:	ldr	x1, [x2, #8]
  409ec0:	add	x0, x0, x1
  409ec4:	str	x0, [x20, #8]
  409ec8:	mov	w23, #0x1                   	// #1
  409ecc:	b	409e2c <__fxstatat@plt+0x694c>
  409ed0:	mov	w0, w21
  409ed4:	str	x0, [x20, #24]
  409ed8:	ldrb	w0, [x20, #33]
  409edc:	cbnz	w0, 409ec8 <__fxstatat@plt+0x69e8>
  409ee0:	ldr	x0, [x27]
  409ee4:	ldr	x1, [x27, #8]
  409ee8:	add	x0, x0, x1
  409eec:	str	x0, [x20, #8]
  409ef0:	cmp	w21, #0x47
  409ef4:	b.ls	409c30 <__fxstatat@plt+0x6750>  // b.plast
  409ef8:	b	409ec8 <__fxstatat@plt+0x69e8>
  409efc:	stp	x29, x30, [sp, #-16]!
  409f00:	mov	x29, sp
  409f04:	mov	x5, x1
  409f08:	ldr	w4, [x1, #20]
  409f0c:	mov	x3, x0
  409f10:	ldr	w2, [x1, #16]
  409f14:	ldr	x1, [x1, #8]
  409f18:	ldr	w0, [x5]
  409f1c:	bl	402cf0 <linkat@plt>
  409f20:	ldp	x29, x30, [sp], #16
  409f24:	ret
  409f28:	stp	x29, x30, [sp, #-48]!
  409f2c:	mov	x29, sp
  409f30:	stp	x19, x20, [sp, #16]
  409f34:	str	x21, [sp, #32]
  409f38:	mov	x20, x0
  409f3c:	mov	x19, x1
  409f40:	bl	40adb0 <__fxstatat@plt+0x78d0>
  409f44:	sub	x21, x0, x20
  409f48:	add	x0, x21, #0x9
  409f4c:	cmp	x0, #0x100
  409f50:	b.ls	409f60 <__fxstatat@plt+0x6a80>  // b.plast
  409f54:	bl	402e80 <malloc@plt>
  409f58:	mov	x19, x0
  409f5c:	cbz	x0, 409f8c <__fxstatat@plt+0x6aac>
  409f60:	mov	x2, x21
  409f64:	mov	x1, x20
  409f68:	mov	x0, x19
  409f6c:	bl	403210 <mempcpy@plt>
  409f70:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  409f74:	add	x1, x1, #0x9e0
  409f78:	ldr	x2, [x1]
  409f7c:	str	x2, [x0]
  409f80:	ldrb	w1, [x1, #8]
  409f84:	strb	w1, [x0, #8]
  409f88:	mov	x0, x19
  409f8c:	ldp	x19, x20, [sp, #16]
  409f90:	ldr	x21, [sp, #32]
  409f94:	ldp	x29, x30, [sp], #48
  409f98:	ret
  409f9c:	stp	x29, x30, [sp, #-16]!
  409fa0:	mov	x29, sp
  409fa4:	mov	x3, x1
  409fa8:	mov	x2, x0
  409fac:	ldr	w1, [x1, #8]
  409fb0:	ldr	x0, [x3]
  409fb4:	bl	403390 <symlinkat@plt>
  409fb8:	ldp	x29, x30, [sp], #16
  409fbc:	ret
  409fc0:	stp	x29, x30, [sp, #-368]!
  409fc4:	mov	x29, sp
  409fc8:	stp	x19, x20, [sp, #16]
  409fcc:	stp	x21, x22, [sp, #32]
  409fd0:	stp	x23, x24, [sp, #48]
  409fd4:	str	x25, [sp, #64]
  409fd8:	mov	w24, w0
  409fdc:	mov	x23, x1
  409fe0:	mov	w20, w2
  409fe4:	mov	x21, x3
  409fe8:	mov	w22, w4
  409fec:	and	w25, w5, #0xff
  409ff0:	tbnz	w6, #31, 40a084 <__fxstatat@plt+0x6ba4>
  409ff4:	eor	w5, w25, #0x1
  409ff8:	cmp	w6, #0x11
  409ffc:	cset	w0, ne  // ne = any
  40a000:	orr	w5, w0, w5
  40a004:	mov	w19, w6
  40a008:	cbnz	w5, 40a068 <__fxstatat@plt+0x6b88>
  40a00c:	add	x1, sp, #0x70
  40a010:	mov	x0, x21
  40a014:	bl	409f28 <__fxstatat@plt+0x6a48>
  40a018:	mov	x25, x0
  40a01c:	cbz	x0, 40a09c <__fxstatat@plt+0x6bbc>
  40a020:	str	w24, [sp, #88]
  40a024:	str	x23, [sp, #96]
  40a028:	str	w20, [sp, #104]
  40a02c:	str	w22, [sp, #108]
  40a030:	mov	x4, #0x6                   	// #6
  40a034:	adrp	x3, 409000 <__fxstatat@plt+0x5b20>
  40a038:	add	x3, x3, #0xefc
  40a03c:	add	x2, sp, #0x58
  40a040:	mov	w1, #0x0                   	// #0
  40a044:	bl	40f848 <__fxstatat@plt+0xc368>
  40a048:	cbz	w0, 40a0a8 <__fxstatat@plt+0x6bc8>
  40a04c:	bl	4033f0 <__errno_location@plt>
  40a050:	ldr	w19, [x0]
  40a054:	add	x0, sp, #0x70
  40a058:	cmp	x25, x0
  40a05c:	b.eq	40a068 <__fxstatat@plt+0x6b88>  // b.none
  40a060:	mov	x0, x25
  40a064:	bl	4031b0 <free@plt>
  40a068:	mov	w0, w19
  40a06c:	ldp	x19, x20, [sp, #16]
  40a070:	ldp	x21, x22, [sp, #32]
  40a074:	ldp	x23, x24, [sp, #48]
  40a078:	ldr	x25, [sp, #64]
  40a07c:	ldp	x29, x30, [sp], #368
  40a080:	ret
  40a084:	bl	402cf0 <linkat@plt>
  40a088:	mov	w19, w0
  40a08c:	cbz	w0, 40a068 <__fxstatat@plt+0x6b88>
  40a090:	bl	4033f0 <__errno_location@plt>
  40a094:	ldr	w6, [x0]
  40a098:	b	409ff4 <__fxstatat@plt+0x6b14>
  40a09c:	bl	4033f0 <__errno_location@plt>
  40a0a0:	ldr	w19, [x0]
  40a0a4:	b	40a068 <__fxstatat@plt+0x6b88>
  40a0a8:	mov	x3, x21
  40a0ac:	mov	w2, w20
  40a0b0:	mov	x1, x25
  40a0b4:	mov	w0, w20
  40a0b8:	bl	403200 <renameat@plt>
  40a0bc:	mov	w19, #0xffffffff            	// #-1
  40a0c0:	cbz	w0, 40a0cc <__fxstatat@plt+0x6bec>
  40a0c4:	bl	4033f0 <__errno_location@plt>
  40a0c8:	ldr	w19, [x0]
  40a0cc:	mov	w2, #0x0                   	// #0
  40a0d0:	mov	x1, x25
  40a0d4:	mov	w0, w20
  40a0d8:	bl	402d50 <unlinkat@plt>
  40a0dc:	b	40a054 <__fxstatat@plt+0x6b74>
  40a0e0:	stp	x29, x30, [sp, #-336]!
  40a0e4:	mov	x29, sp
  40a0e8:	stp	x19, x20, [sp, #16]
  40a0ec:	stp	x21, x22, [sp, #32]
  40a0f0:	str	x23, [sp, #48]
  40a0f4:	mov	x23, x0
  40a0f8:	mov	w21, w1
  40a0fc:	mov	x20, x2
  40a100:	and	w22, w3, #0xff
  40a104:	tbnz	w4, #31, 40a18c <__fxstatat@plt+0x6cac>
  40a108:	eor	w22, w22, #0x1
  40a10c:	cmp	w4, #0x11
  40a110:	cset	w0, ne  // ne = any
  40a114:	orr	w22, w0, w22
  40a118:	mov	w19, w4
  40a11c:	cbnz	w22, 40a174 <__fxstatat@plt+0x6c94>
  40a120:	add	x1, sp, #0x50
  40a124:	mov	x0, x20
  40a128:	bl	409f28 <__fxstatat@plt+0x6a48>
  40a12c:	mov	x22, x0
  40a130:	cbz	x0, 40a1a4 <__fxstatat@plt+0x6cc4>
  40a134:	str	x23, [sp, #64]
  40a138:	str	w21, [sp, #72]
  40a13c:	mov	x4, #0x6                   	// #6
  40a140:	adrp	x3, 409000 <__fxstatat@plt+0x5b20>
  40a144:	add	x3, x3, #0xf9c
  40a148:	add	x2, sp, #0x40
  40a14c:	mov	w1, #0x0                   	// #0
  40a150:	bl	40f848 <__fxstatat@plt+0xc368>
  40a154:	cbz	w0, 40a1b0 <__fxstatat@plt+0x6cd0>
  40a158:	bl	4033f0 <__errno_location@plt>
  40a15c:	ldr	w19, [x0]
  40a160:	add	x0, sp, #0x50
  40a164:	cmp	x22, x0
  40a168:	b.eq	40a174 <__fxstatat@plt+0x6c94>  // b.none
  40a16c:	mov	x0, x22
  40a170:	bl	4031b0 <free@plt>
  40a174:	mov	w0, w19
  40a178:	ldp	x19, x20, [sp, #16]
  40a17c:	ldp	x21, x22, [sp, #32]
  40a180:	ldr	x23, [sp, #48]
  40a184:	ldp	x29, x30, [sp], #336
  40a188:	ret
  40a18c:	bl	403390 <symlinkat@plt>
  40a190:	mov	w19, w0
  40a194:	cbz	w0, 40a174 <__fxstatat@plt+0x6c94>
  40a198:	bl	4033f0 <__errno_location@plt>
  40a19c:	ldr	w4, [x0]
  40a1a0:	b	40a108 <__fxstatat@plt+0x6c28>
  40a1a4:	bl	4033f0 <__errno_location@plt>
  40a1a8:	ldr	w19, [x0]
  40a1ac:	b	40a174 <__fxstatat@plt+0x6c94>
  40a1b0:	mov	x3, x20
  40a1b4:	mov	w2, w21
  40a1b8:	mov	x1, x22
  40a1bc:	mov	w0, w21
  40a1c0:	bl	403200 <renameat@plt>
  40a1c4:	mov	w19, #0xffffffff            	// #-1
  40a1c8:	cbz	w0, 40a160 <__fxstatat@plt+0x6c80>
  40a1cc:	bl	4033f0 <__errno_location@plt>
  40a1d0:	ldr	w19, [x0]
  40a1d4:	mov	w2, #0x0                   	// #0
  40a1d8:	mov	x1, x22
  40a1dc:	mov	w0, w21
  40a1e0:	bl	402d50 <unlinkat@plt>
  40a1e4:	b	40a160 <__fxstatat@plt+0x6c80>
  40a1e8:	stp	x29, x30, [sp, #-48]!
  40a1ec:	mov	x29, sp
  40a1f0:	stp	x19, x20, [sp, #16]
  40a1f4:	stp	x21, x22, [sp, #32]
  40a1f8:	mov	x21, x0
  40a1fc:	mov	x20, x2
  40a200:	bl	40cec0 <__fxstatat@plt+0x99e0>
  40a204:	mov	w19, w0
  40a208:	cmn	w0, #0x2
  40a20c:	b.eq	40a22c <__fxstatat@plt+0x6d4c>  // b.none
  40a210:	cmn	w0, #0x1
  40a214:	b.eq	40a258 <__fxstatat@plt+0x6d78>  // b.none
  40a218:	mov	w0, w19
  40a21c:	ldp	x19, x20, [sp, #16]
  40a220:	ldp	x21, x22, [sp, #32]
  40a224:	ldp	x29, x30, [sp], #48
  40a228:	ret
  40a22c:	bl	4033f0 <__errno_location@plt>
  40a230:	ldr	w20, [x0]
  40a234:	mov	x0, x21
  40a238:	bl	40e93c <__fxstatat@plt+0xb45c>
  40a23c:	mov	x3, x0
  40a240:	adrp	x2, 415000 <__fxstatat@plt+0x11b20>
  40a244:	add	x2, x2, #0x2e0
  40a248:	mov	w1, w20
  40a24c:	mov	w0, #0x0                   	// #0
  40a250:	bl	402c90 <error@plt>
  40a254:	b	40a218 <__fxstatat@plt+0x6d38>
  40a258:	bl	4033f0 <__errno_location@plt>
  40a25c:	ldr	w22, [x0]
  40a260:	mov	w2, #0x5                   	// #5
  40a264:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  40a268:	add	x1, x1, #0x6f0
  40a26c:	mov	x0, #0x0                   	// #0
  40a270:	bl	403350 <dcgettext@plt>
  40a274:	mov	x21, x0
  40a278:	mov	x0, x20
  40a27c:	bl	40e93c <__fxstatat@plt+0xb45c>
  40a280:	mov	x3, x0
  40a284:	mov	x2, x21
  40a288:	mov	w1, w22
  40a28c:	mov	w0, #0x0                   	// #0
  40a290:	bl	402c90 <error@plt>
  40a294:	b	40a218 <__fxstatat@plt+0x6d38>
  40a298:	stp	x29, x30, [sp, #-48]!
  40a29c:	mov	x29, sp
  40a2a0:	stp	x19, x20, [sp, #16]
  40a2a4:	mov	x20, x0
  40a2a8:	bl	40cf18 <__fxstatat@plt+0x9a38>
  40a2ac:	mov	w19, w0
  40a2b0:	cbnz	w0, 40a2c4 <__fxstatat@plt+0x6de4>
  40a2b4:	mov	w0, w19
  40a2b8:	ldp	x19, x20, [sp, #16]
  40a2bc:	ldp	x29, x30, [sp], #48
  40a2c0:	ret
  40a2c4:	stp	x21, x22, [sp, #32]
  40a2c8:	bl	4033f0 <__errno_location@plt>
  40a2cc:	ldr	w22, [x0]
  40a2d0:	mov	w2, #0x5                   	// #5
  40a2d4:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  40a2d8:	add	x1, x1, #0x4f8
  40a2dc:	mov	x0, #0x0                   	// #0
  40a2e0:	bl	403350 <dcgettext@plt>
  40a2e4:	mov	x21, x0
  40a2e8:	mov	x0, x20
  40a2ec:	bl	40e93c <__fxstatat@plt+0xb45c>
  40a2f0:	mov	x3, x0
  40a2f4:	mov	x2, x21
  40a2f8:	mov	w1, w22
  40a2fc:	mov	w0, #0x0                   	// #0
  40a300:	bl	402c90 <error@plt>
  40a304:	ldp	x21, x22, [sp, #32]
  40a308:	b	40a2b4 <__fxstatat@plt+0x6dd4>
  40a30c:	stp	x29, x30, [sp, #-64]!
  40a310:	mov	x29, sp
  40a314:	stp	x19, x20, [sp, #16]
  40a318:	stp	x21, x22, [sp, #32]
  40a31c:	stp	x23, x24, [sp, #48]
  40a320:	mov	x22, x0
  40a324:	cmp	x1, #0x401
  40a328:	mov	x19, #0x401                 	// #1025
  40a32c:	csinc	x19, x19, x1, cs  // cs = hs, nlast
  40a330:	mov	x23, #0x3fffffffffffffff    	// #4611686018427387903
  40a334:	mov	x24, #0x7ffffffffffffffe    	// #9223372036854775806
  40a338:	b	40a384 <__fxstatat@plt+0x6ea4>
  40a33c:	bl	4033f0 <__errno_location@plt>
  40a340:	ldr	w0, [x0]
  40a344:	cmp	w0, #0x22
  40a348:	b.eq	40a3ac <__fxstatat@plt+0x6ecc>  // b.none
  40a34c:	mov	x0, x20
  40a350:	bl	4031b0 <free@plt>
  40a354:	mov	x20, #0x0                   	// #0
  40a358:	b	40a360 <__fxstatat@plt+0x6e80>
  40a35c:	strb	wzr, [x20, x21]
  40a360:	mov	x0, x20
  40a364:	ldp	x19, x20, [sp, #16]
  40a368:	ldp	x21, x22, [sp, #32]
  40a36c:	ldp	x23, x24, [sp, #48]
  40a370:	ldp	x29, x30, [sp], #64
  40a374:	ret
  40a378:	cmp	x19, x24
  40a37c:	b.hi	40a3cc <__fxstatat@plt+0x6eec>  // b.pmore
  40a380:	mov	x19, #0x7fffffffffffffff    	// #9223372036854775807
  40a384:	mov	x0, x19
  40a388:	bl	402e80 <malloc@plt>
  40a38c:	mov	x20, x0
  40a390:	cbz	x0, 40a360 <__fxstatat@plt+0x6e80>
  40a394:	mov	x2, x19
  40a398:	mov	x1, x0
  40a39c:	mov	x0, x22
  40a3a0:	bl	402d00 <readlink@plt>
  40a3a4:	mov	x21, x0
  40a3a8:	tbnz	x0, #63, 40a33c <__fxstatat@plt+0x6e5c>
  40a3ac:	cmp	x19, x21
  40a3b0:	b.hi	40a35c <__fxstatat@plt+0x6e7c>  // b.pmore
  40a3b4:	mov	x0, x20
  40a3b8:	bl	4031b0 <free@plt>
  40a3bc:	cmp	x19, x23
  40a3c0:	b.hi	40a378 <__fxstatat@plt+0x6e98>  // b.pmore
  40a3c4:	lsl	x19, x19, #1
  40a3c8:	b	40a384 <__fxstatat@plt+0x6ea4>
  40a3cc:	bl	4033f0 <__errno_location@plt>
  40a3d0:	mov	w1, #0xc                   	// #12
  40a3d4:	str	w1, [x0]
  40a3d8:	mov	x20, #0x0                   	// #0
  40a3dc:	b	40a360 <__fxstatat@plt+0x6e80>
  40a3e0:	stp	x29, x30, [sp, #-32]!
  40a3e4:	mov	x29, sp
  40a3e8:	str	x19, [sp, #16]
  40a3ec:	mov	x19, x0
  40a3f0:	cbz	x0, 40a410 <__fxstatat@plt+0x6f30>
  40a3f4:	ldrb	w0, [x19]
  40a3f8:	cbz	w0, 40a424 <__fxstatat@plt+0x6f44>
  40a3fc:	mov	x0, x19
  40a400:	bl	40adb0 <__fxstatat@plt+0x78d0>
  40a404:	cmp	x19, x0
  40a408:	b.ne	40a424 <__fxstatat@plt+0x6f44>  // b.any
  40a40c:	b	40a42c <__fxstatat@plt+0x6f4c>
  40a410:	adrp	x0, 415000 <__fxstatat@plt+0x11b20>
  40a414:	add	x0, x0, #0xa00
  40a418:	bl	403410 <getenv@plt>
  40a41c:	mov	x19, x0
  40a420:	cbnz	x0, 40a3f4 <__fxstatat@plt+0x6f14>
  40a424:	adrp	x19, 415000 <__fxstatat@plt+0x11b20>
  40a428:	add	x19, x19, #0x9f8
  40a42c:	adrp	x0, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  40a430:	str	x19, [x0, #2488]
  40a434:	ldr	x19, [sp, #16]
  40a438:	ldp	x29, x30, [sp], #32
  40a43c:	ret
  40a440:	stp	x29, x30, [sp, #-224]!
  40a444:	mov	x29, sp
  40a448:	stp	x19, x20, [sp, #16]
  40a44c:	stp	x25, x26, [sp, #64]
  40a450:	stp	x27, x28, [sp, #80]
  40a454:	str	w0, [sp, #196]
  40a458:	mov	x19, x1
  40a45c:	str	x1, [sp, #120]
  40a460:	str	w2, [sp, #108]
  40a464:	and	w0, w3, #0xff
  40a468:	str	w0, [sp, #192]
  40a46c:	mov	x0, x1
  40a470:	bl	40adb0 <__fxstatat@plt+0x78d0>
  40a474:	sub	x26, x0, x19
  40a478:	bl	402c50 <strlen@plt>
  40a47c:	add	x27, x26, x0
  40a480:	adrp	x0, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  40a484:	ldr	x0, [x0, #2488]
  40a488:	cbz	x0, 40a4f4 <__fxstatat@plt+0x7014>
  40a48c:	adrp	x0, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  40a490:	ldr	x0, [x0, #2488]
  40a494:	bl	402c50 <strlen@plt>
  40a498:	add	x1, x0, #0x1
  40a49c:	str	x1, [sp, #176]
  40a4a0:	add	x2, x27, #0x1
  40a4a4:	str	x2, [sp, #152]
  40a4a8:	cmp	x1, #0x9
  40a4ac:	mov	x0, #0x9                   	// #9
  40a4b0:	csel	x0, x1, x0, cs  // cs = hs, nlast
  40a4b4:	add	x0, x0, x2
  40a4b8:	str	x0, [sp, #160]
  40a4bc:	bl	402e80 <malloc@plt>
  40a4c0:	mov	x20, x0
  40a4c4:	cbz	x0, 40a928 <__fxstatat@plt+0x7448>
  40a4c8:	stp	x21, x22, [sp, #32]
  40a4cc:	stp	x23, x24, [sp, #48]
  40a4d0:	mov	w0, #0xffffffff            	// #-1
  40a4d4:	str	w0, [sp, #220]
  40a4d8:	str	xzr, [sp, #184]
  40a4dc:	str	xzr, [sp, #112]
  40a4e0:	mov	x0, #0xe                   	// #14
  40a4e4:	str	x0, [sp, #200]
  40a4e8:	add	x0, x27, #0x4
  40a4ec:	str	x0, [sp, #168]
  40a4f0:	b	40a5f0 <__fxstatat@plt+0x7110>
  40a4f4:	bl	40a3e0 <__fxstatat@plt+0x6f00>
  40a4f8:	b	40a48c <__fxstatat@plt+0x6fac>
  40a4fc:	ldr	x2, [sp, #176]
  40a500:	adrp	x0, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  40a504:	ldr	x1, [x0, #2488]
  40a508:	add	x0, x20, x27
  40a50c:	bl	402c10 <memcpy@plt>
  40a510:	b	40a5ac <__fxstatat@plt+0x70cc>
  40a514:	ldrh	w22, [x20, x26]
  40a518:	mov	w0, #0x2e                  	// #46
  40a51c:	strh	w0, [x20, x26]
  40a520:	add	x3, sp, #0xdc
  40a524:	mov	w2, #0x0                   	// #0
  40a528:	mov	x1, x20
  40a52c:	ldr	w0, [sp, #196]
  40a530:	bl	40cd78 <__fxstatat@plt+0x9898>
  40a534:	str	x0, [sp, #112]
  40a538:	cbz	x0, 40a560 <__fxstatat@plt+0x7080>
  40a53c:	strh	w22, [x19]
  40a540:	add	x1, x19, x21
  40a544:	adrp	x0, 415000 <__fxstatat@plt+0x11b20>
  40a548:	add	x0, x0, #0xa18
  40a54c:	ldr	w2, [x0]
  40a550:	str	w2, [x19, x21]
  40a554:	ldrb	w0, [x0, #4]
  40a558:	strb	w0, [x1, #4]
  40a55c:	b	40a62c <__fxstatat@plt+0x714c>
  40a560:	bl	4033f0 <__errno_location@plt>
  40a564:	ldr	w0, [x0]
  40a568:	cmp	w0, #0xc
  40a56c:	cset	w24, eq  // eq = none
  40a570:	add	w24, w24, #0x2
  40a574:	strh	w22, [x19]
  40a578:	add	x1, x19, x21
  40a57c:	adrp	x0, 415000 <__fxstatat@plt+0x11b20>
  40a580:	add	x0, x0, #0xa18
  40a584:	ldr	w2, [x0]
  40a588:	str	w2, [x19, x21]
  40a58c:	ldrb	w0, [x0, #4]
  40a590:	strb	w0, [x1, #4]
  40a594:	cmp	w24, #0x2
  40a598:	b.eq	40a7e0 <__fxstatat@plt+0x7300>  // b.none
  40a59c:	cmp	w24, #0x3
  40a5a0:	b.eq	40a908 <__fxstatat@plt+0x7428>  // b.none
  40a5a4:	cmp	w24, #0x1
  40a5a8:	b.eq	40a7ec <__fxstatat@plt+0x730c>  // b.none
  40a5ac:	ldr	w0, [sp, #192]
  40a5b0:	cbz	w0, 40a97c <__fxstatat@plt+0x749c>
  40a5b4:	ldr	w0, [sp, #220]
  40a5b8:	tbnz	w0, #31, 40a940 <__fxstatat@plt+0x7460>
  40a5bc:	ldr	w0, [sp, #108]
  40a5c0:	cmp	w0, #0x1
  40a5c4:	cset	w4, ne  // ne = any
  40a5c8:	add	x3, x20, x26
  40a5cc:	ldr	w2, [sp, #220]
  40a5d0:	ldr	x1, [sp, #120]
  40a5d4:	mov	w0, #0xffffff9c            	// #-100
  40a5d8:	bl	40e958 <__fxstatat@plt+0xb478>
  40a5dc:	cbz	w0, 40a97c <__fxstatat@plt+0x749c>
  40a5e0:	bl	4033f0 <__errno_location@plt>
  40a5e4:	ldr	w21, [x0]
  40a5e8:	cmp	w21, #0x11
  40a5ec:	b.ne	40a950 <__fxstatat@plt+0x7470>  // b.any
  40a5f0:	ldr	x2, [sp, #152]
  40a5f4:	ldr	x1, [sp, #120]
  40a5f8:	mov	x0, x20
  40a5fc:	bl	402c10 <memcpy@plt>
  40a600:	ldr	w0, [sp, #108]
  40a604:	cmp	w0, #0x1
  40a608:	b.eq	40a4fc <__fxstatat@plt+0x701c>  // b.none
  40a60c:	str	x26, [sp, #128]
  40a610:	add	x19, x20, x26
  40a614:	mov	x0, x19
  40a618:	bl	40ae0c <__fxstatat@plt+0x792c>
  40a61c:	mov	x21, x0
  40a620:	ldr	x0, [sp, #112]
  40a624:	cbz	x0, 40a514 <__fxstatat@plt+0x7034>
  40a628:	bl	403150 <rewinddir@plt>
  40a62c:	ldr	x0, [sp, #160]
  40a630:	str	x0, [sp, #144]
  40a634:	mov	x25, #0x1                   	// #1
  40a638:	mov	w24, #0x2                   	// #2
  40a63c:	add	x0, x21, #0x4
  40a640:	str	x0, [sp, #136]
  40a644:	add	x21, x21, #0x2
  40a648:	ldr	x0, [sp, #112]
  40a64c:	bl	402fb0 <readdir@plt>
  40a650:	cbz	x0, 40a594 <__fxstatat@plt+0x70b4>
  40a654:	add	x19, x0, #0x13
  40a658:	mov	x0, x19
  40a65c:	bl	402c50 <strlen@plt>
  40a660:	ldr	x1, [sp, #136]
  40a664:	cmp	x0, x1
  40a668:	b.cc	40a648 <__fxstatat@plt+0x7168>  // b.lo, b.ul, b.last
  40a66c:	mov	x2, x21
  40a670:	mov	x1, x19
  40a674:	ldr	x0, [sp, #128]
  40a678:	add	x0, x20, x0
  40a67c:	bl	4030e0 <memcmp@plt>
  40a680:	cbnz	w0, 40a648 <__fxstatat@plt+0x7168>
  40a684:	add	x22, x19, x21
  40a688:	ldrb	w1, [x19, x21]
  40a68c:	sub	w0, w1, #0x31
  40a690:	and	w0, w0, #0xff
  40a694:	cmp	w0, #0x8
  40a698:	b.hi	40a648 <__fxstatat@plt+0x7168>  // b.pmore
  40a69c:	cmp	w1, #0x39
  40a6a0:	cset	w23, eq  // eq = none
  40a6a4:	ldrb	w0, [x22, #1]
  40a6a8:	sub	w1, w0, #0x30
  40a6ac:	cmp	w1, #0x9
  40a6b0:	b.hi	40a7d0 <__fxstatat@plt+0x72f0>  // b.pmore
  40a6b4:	mov	x19, #0x1                   	// #1
  40a6b8:	cmp	w0, #0x39
  40a6bc:	csel	w23, w23, wzr, eq  // eq = none
  40a6c0:	add	x19, x19, #0x1
  40a6c4:	ldrb	w0, [x22, x19]
  40a6c8:	sub	w1, w0, #0x30
  40a6cc:	cmp	w1, #0x9
  40a6d0:	b.ls	40a6b8 <__fxstatat@plt+0x71d8>  // b.plast
  40a6d4:	cmp	w0, #0x7e
  40a6d8:	b.ne	40a648 <__fxstatat@plt+0x7168>  // b.any
  40a6dc:	add	x0, x22, x19
  40a6e0:	ldrb	w0, [x0, #1]
  40a6e4:	cbnz	w0, 40a648 <__fxstatat@plt+0x7168>
  40a6e8:	cmp	x19, x25
  40a6ec:	b.hi	40a710 <__fxstatat@plt+0x7230>  // b.pmore
  40a6f0:	b.ne	40a648 <__fxstatat@plt+0x7168>  // b.any
  40a6f4:	add	x0, x27, #0x2
  40a6f8:	mov	x2, x19
  40a6fc:	mov	x1, x22
  40a700:	add	x0, x20, x0
  40a704:	bl	4030e0 <memcmp@plt>
  40a708:	cmp	w0, #0x0
  40a70c:	b.gt	40a648 <__fxstatat@plt+0x7168>
  40a710:	and	x28, x23, #0xff
  40a714:	add	x25, x19, x28
  40a718:	mov	w24, w23
  40a71c:	ldr	x0, [sp, #168]
  40a720:	add	x0, x0, x25
  40a724:	ldr	x1, [sp, #144]
  40a728:	cmp	x0, x1
  40a72c:	b.ls	40a7d8 <__fxstatat@plt+0x72f8>  // b.plast
  40a730:	cmp	x0, #0x0
  40a734:	cset	x1, lt  // lt = tstop
  40a738:	tst	x0, #0x4000000000000000
  40a73c:	csinc	w1, w1, wzr, eq  // eq = none
  40a740:	lsl	x2, x0, #1
  40a744:	cmp	w1, #0x0
  40a748:	csel	x0, x2, x0, eq  // eq = none
  40a74c:	str	x0, [sp, #144]
  40a750:	mov	x1, x0
  40a754:	mov	x0, x20
  40a758:	bl	402fc0 <realloc@plt>
  40a75c:	mov	x23, x0
  40a760:	cbz	x0, 40a908 <__fxstatat@plt+0x7428>
  40a764:	add	x1, x23, x27
  40a768:	mov	w0, #0x2e                  	// #46
  40a76c:	strb	w0, [x23, x27]
  40a770:	add	x0, x1, #0x2
  40a774:	mov	w2, #0x7e                  	// #126
  40a778:	strb	w2, [x1, #1]
  40a77c:	mov	w2, #0x30                  	// #48
  40a780:	strb	w2, [x1, #2]
  40a784:	add	x28, x0, x28
  40a788:	add	x2, x19, #0x2
  40a78c:	mov	x1, x22
  40a790:	mov	x0, x28
  40a794:	bl	402c10 <memcpy@plt>
  40a798:	add	x28, x28, x19
  40a79c:	sub	x1, x28, #0x1
  40a7a0:	ldurb	w0, [x28, #-1]
  40a7a4:	cmp	w0, #0x39
  40a7a8:	b.ne	40a7c0 <__fxstatat@plt+0x72e0>  // b.any
  40a7ac:	mov	w2, #0x30                  	// #48
  40a7b0:	strb	w2, [x1]
  40a7b4:	ldrb	w0, [x1, #-1]!
  40a7b8:	cmp	w0, #0x39
  40a7bc:	b.eq	40a7b0 <__fxstatat@plt+0x72d0>  // b.none
  40a7c0:	add	w0, w0, #0x1
  40a7c4:	strb	w0, [x1]
  40a7c8:	mov	x20, x23
  40a7cc:	b	40a648 <__fxstatat@plt+0x7168>
  40a7d0:	mov	x19, #0x1                   	// #1
  40a7d4:	b	40a6d4 <__fxstatat@plt+0x71f4>
  40a7d8:	mov	x23, x20
  40a7dc:	b	40a764 <__fxstatat@plt+0x7284>
  40a7e0:	ldr	w0, [sp, #108]
  40a7e4:	cmp	w0, #0x2
  40a7e8:	b.eq	40a860 <__fxstatat@plt+0x7380>  // b.none
  40a7ec:	mov	x0, x20
  40a7f0:	bl	40adb0 <__fxstatat@plt+0x78d0>
  40a7f4:	mov	x19, x0
  40a7f8:	bl	40ae0c <__fxstatat@plt+0x792c>
  40a7fc:	mov	x21, x0
  40a800:	cmp	x0, #0xe
  40a804:	b.ls	40a8bc <__fxstatat@plt+0x73dc>  // b.plast
  40a808:	ldr	x0, [sp, #184]
  40a80c:	cbnz	x0, 40a8f0 <__fxstatat@plt+0x7410>
  40a810:	ldr	w23, [sp, #220]
  40a814:	tbnz	w23, #31, 40a880 <__fxstatat@plt+0x73a0>
  40a818:	bl	4033f0 <__errno_location@plt>
  40a81c:	mov	x22, x0
  40a820:	str	wzr, [x0]
  40a824:	mov	w1, #0x3                   	// #3
  40a828:	mov	w0, w23
  40a82c:	bl	4030b0 <fpathconf@plt>
  40a830:	ldr	w1, [x22]
  40a834:	cmp	w1, #0x0
  40a838:	cset	x1, eq  // eq = none
  40a83c:	sub	x0, x0, x1
  40a840:	mov	x1, x0
  40a844:	str	x0, [sp, #184]
  40a848:	tbz	x0, #63, 40a8c0 <__fxstatat@plt+0x73e0>
  40a84c:	cmn	x0, #0x1
  40a850:	b.lt	40a8f8 <__fxstatat@plt+0x7418>  // b.tstop
  40a854:	mov	x0, #0xffffffffffffffff    	// #-1
  40a858:	str	x0, [sp, #184]
  40a85c:	b	40a5ac <__fxstatat@plt+0x70cc>
  40a860:	ldr	x2, [sp, #176]
  40a864:	adrp	x0, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  40a868:	ldr	x1, [x0, #2488]
  40a86c:	add	x0, x20, x27
  40a870:	bl	402c10 <memcpy@plt>
  40a874:	mov	w0, #0x1                   	// #1
  40a878:	str	w0, [sp, #108]
  40a87c:	b	40a7ec <__fxstatat@plt+0x730c>
  40a880:	ldrh	w23, [x19]
  40a884:	mov	w0, #0x2e                  	// #46
  40a888:	strh	w0, [x19]
  40a88c:	bl	4033f0 <__errno_location@plt>
  40a890:	mov	x22, x0
  40a894:	str	wzr, [x0]
  40a898:	mov	w1, #0x3                   	// #3
  40a89c:	mov	x0, x20
  40a8a0:	bl	402d90 <pathconf@plt>
  40a8a4:	ldr	w1, [x22]
  40a8a8:	cmp	w1, #0x0
  40a8ac:	cset	x1, eq  // eq = none
  40a8b0:	sub	x0, x0, x1
  40a8b4:	strh	w23, [x19]
  40a8b8:	b	40a840 <__fxstatat@plt+0x7360>
  40a8bc:	mov	x1, #0xff                  	// #255
  40a8c0:	cmp	x21, x1
  40a8c4:	b.ls	40a5ac <__fxstatat@plt+0x70cc>  // b.plast
  40a8c8:	add	x0, x20, x27
  40a8cc:	sub	x0, x0, x19
  40a8d0:	sub	x2, x1, #0x1
  40a8d4:	cmp	x1, x0
  40a8d8:	csel	x0, x2, x0, ls  // ls = plast
  40a8dc:	mov	w1, #0x7e                  	// #126
  40a8e0:	strb	w1, [x19, x0]
  40a8e4:	add	x0, x19, x0
  40a8e8:	strb	wzr, [x0, #1]
  40a8ec:	b	40a5ac <__fxstatat@plt+0x70cc>
  40a8f0:	ldr	x1, [sp, #184]
  40a8f4:	b	40a8c0 <__fxstatat@plt+0x73e0>
  40a8f8:	mov	x0, #0xe                   	// #14
  40a8fc:	str	x0, [sp, #184]
  40a900:	ldr	x1, [sp, #200]
  40a904:	b	40a8c8 <__fxstatat@plt+0x73e8>
  40a908:	mov	x0, x20
  40a90c:	bl	4031b0 <free@plt>
  40a910:	bl	4033f0 <__errno_location@plt>
  40a914:	mov	w1, #0xc                   	// #12
  40a918:	str	w1, [x0]
  40a91c:	mov	x20, #0x0                   	// #0
  40a920:	ldp	x21, x22, [sp, #32]
  40a924:	ldp	x23, x24, [sp, #48]
  40a928:	mov	x0, x20
  40a92c:	ldp	x19, x20, [sp, #16]
  40a930:	ldp	x25, x26, [sp, #64]
  40a934:	ldp	x27, x28, [sp, #80]
  40a938:	ldp	x29, x30, [sp], #224
  40a93c:	ret
  40a940:	mov	w0, #0xffffff9c            	// #-100
  40a944:	str	w0, [sp, #220]
  40a948:	mov	x26, #0x0                   	// #0
  40a94c:	b	40a5bc <__fxstatat@plt+0x70dc>
  40a950:	mov	x19, x0
  40a954:	ldr	x0, [sp, #112]
  40a958:	cbz	x0, 40a960 <__fxstatat@plt+0x7480>
  40a95c:	bl	403010 <closedir@plt>
  40a960:	mov	x0, x20
  40a964:	bl	4031b0 <free@plt>
  40a968:	str	w21, [x19]
  40a96c:	mov	x20, #0x0                   	// #0
  40a970:	ldp	x21, x22, [sp, #32]
  40a974:	ldp	x23, x24, [sp, #48]
  40a978:	b	40a928 <__fxstatat@plt+0x7448>
  40a97c:	ldr	x0, [sp, #112]
  40a980:	cbz	x0, 40a994 <__fxstatat@plt+0x74b4>
  40a984:	bl	403010 <closedir@plt>
  40a988:	ldp	x21, x22, [sp, #32]
  40a98c:	ldp	x23, x24, [sp, #48]
  40a990:	b	40a928 <__fxstatat@plt+0x7448>
  40a994:	ldp	x21, x22, [sp, #32]
  40a998:	ldp	x23, x24, [sp, #48]
  40a99c:	b	40a928 <__fxstatat@plt+0x7448>
  40a9a0:	stp	x29, x30, [sp, #-16]!
  40a9a4:	mov	x29, sp
  40a9a8:	mov	w3, #0x1                   	// #1
  40a9ac:	bl	40a440 <__fxstatat@plt+0x6f60>
  40a9b0:	ldp	x29, x30, [sp], #16
  40a9b4:	ret
  40a9b8:	stp	x29, x30, [sp, #-16]!
  40a9bc:	mov	x29, sp
  40a9c0:	mov	w3, #0x0                   	// #0
  40a9c4:	bl	40a440 <__fxstatat@plt+0x6f60>
  40a9c8:	cbz	x0, 40a9d4 <__fxstatat@plt+0x74f4>
  40a9cc:	ldp	x29, x30, [sp], #16
  40a9d0:	ret
  40a9d4:	bl	4111c4 <__fxstatat@plt+0xdce4>
  40a9d8:	cbz	x1, 40aa30 <__fxstatat@plt+0x7550>
  40a9dc:	ldrb	w3, [x1]
  40a9e0:	mov	w2, #0x2                   	// #2
  40a9e4:	cbnz	w3, 40a9f0 <__fxstatat@plt+0x7510>
  40a9e8:	mov	w0, w2
  40a9ec:	ret
  40a9f0:	stp	x29, x30, [sp, #-32]!
  40a9f4:	mov	x29, sp
  40a9f8:	str	x19, [sp, #16]
  40a9fc:	adrp	x19, 415000 <__fxstatat@plt+0x11b20>
  40aa00:	add	x19, x19, #0xa90
  40aa04:	adrp	x2, 42a000 <__fxstatat@plt+0x26b20>
  40aa08:	ldr	x5, [x2, #1312]
  40aa0c:	mov	x4, #0x4                   	// #4
  40aa10:	mov	x3, x19
  40aa14:	add	x2, x19, #0x20
  40aa18:	bl	412290 <__fxstatat@plt+0xedb0>
  40aa1c:	ldr	w2, [x19, x0, lsl #2]
  40aa20:	mov	w0, w2
  40aa24:	ldr	x19, [sp, #16]
  40aa28:	ldp	x29, x30, [sp], #32
  40aa2c:	ret
  40aa30:	mov	w2, #0x2                   	// #2
  40aa34:	b	40a9e8 <__fxstatat@plt+0x7508>
  40aa38:	stp	x29, x30, [sp, #-16]!
  40aa3c:	mov	x29, sp
  40aa40:	cbz	x1, 40aa4c <__fxstatat@plt+0x756c>
  40aa44:	ldrb	w2, [x1]
  40aa48:	cbnz	w2, 40aa70 <__fxstatat@plt+0x7590>
  40aa4c:	adrp	x0, 415000 <__fxstatat@plt+0x11b20>
  40aa50:	add	x0, x0, #0xa20
  40aa54:	bl	403410 <getenv@plt>
  40aa58:	mov	x1, x0
  40aa5c:	adrp	x0, 415000 <__fxstatat@plt+0x11b20>
  40aa60:	add	x0, x0, #0xa30
  40aa64:	bl	40a9d8 <__fxstatat@plt+0x74f8>
  40aa68:	ldp	x29, x30, [sp], #16
  40aa6c:	ret
  40aa70:	bl	40a9d8 <__fxstatat@plt+0x74f8>
  40aa74:	b	40aa68 <__fxstatat@plt+0x7588>
  40aa78:	mov	x3, x0
  40aa7c:	cbnz	x0, 40aa98 <__fxstatat@plt+0x75b8>
  40aa80:	cmp	x1, #0x0
  40aa84:	mov	x3, #0x2000                	// #8192
  40aa88:	csel	x3, x1, x3, ne  // ne = any
  40aa8c:	cmp	x3, x2
  40aa90:	csel	x0, x3, x2, ls  // ls = plast
  40aa94:	ret
  40aa98:	cbz	x1, 40aa8c <__fxstatat@plt+0x75ac>
  40aa9c:	mov	x0, x1
  40aaa0:	mov	x5, x3
  40aaa4:	udiv	x4, x5, x0
  40aaa8:	msub	x4, x4, x0, x5
  40aaac:	cbnz	x4, 40aad0 <__fxstatat@plt+0x75f0>
  40aab0:	udiv	x4, x3, x0
  40aab4:	mul	x0, x1, x4
  40aab8:	cmp	x0, x2
  40aabc:	b.hi	40aa8c <__fxstatat@plt+0x75ac>  // b.pmore
  40aac0:	udiv	x1, x0, x1
  40aac4:	cmp	x1, x4
  40aac8:	b.ne	40aa8c <__fxstatat@plt+0x75ac>  // b.any
  40aacc:	b	40aa94 <__fxstatat@plt+0x75b4>
  40aad0:	mov	x5, x0
  40aad4:	mov	x0, x4
  40aad8:	b	40aaa4 <__fxstatat@plt+0x75c4>
  40aadc:	adrp	x1, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  40aae0:	str	x0, [x1, #2496]
  40aae4:	ret
  40aae8:	stp	x29, x30, [sp, #-48]!
  40aaec:	mov	x29, sp
  40aaf0:	stp	x19, x20, [sp, #16]
  40aaf4:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  40aaf8:	ldr	x19, [x0, #1360]
  40aafc:	mov	x0, x19
  40ab00:	bl	411938 <__fxstatat@plt+0xe458>
  40ab04:	cbnz	x0, 40ab7c <__fxstatat@plt+0x769c>
  40ab08:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  40ab0c:	ldr	x0, [x0, #1360]
  40ab10:	bl	412384 <__fxstatat@plt+0xeea4>
  40ab14:	cbz	w0, 40abb0 <__fxstatat@plt+0x76d0>
  40ab18:	str	x21, [sp, #32]
  40ab1c:	mov	w2, #0x5                   	// #5
  40ab20:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  40ab24:	add	x1, x1, #0xaf8
  40ab28:	mov	x0, #0x0                   	// #0
  40ab2c:	bl	403350 <dcgettext@plt>
  40ab30:	mov	x19, x0
  40ab34:	adrp	x0, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  40ab38:	ldr	x20, [x0, #2496]
  40ab3c:	cbz	x20, 40abc0 <__fxstatat@plt+0x76e0>
  40ab40:	bl	4033f0 <__errno_location@plt>
  40ab44:	ldr	w21, [x0]
  40ab48:	mov	x0, x20
  40ab4c:	bl	40e76c <__fxstatat@plt+0xb28c>
  40ab50:	mov	x4, x19
  40ab54:	mov	x3, x0
  40ab58:	adrp	x2, 415000 <__fxstatat@plt+0x11b20>
  40ab5c:	add	x2, x2, #0xb10
  40ab60:	mov	w1, w21
  40ab64:	mov	w0, #0x0                   	// #0
  40ab68:	bl	402c90 <error@plt>
  40ab6c:	bl	40abf8 <__fxstatat@plt+0x7718>
  40ab70:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  40ab74:	ldr	w0, [x0, #1216]
  40ab78:	bl	402c20 <_exit@plt>
  40ab7c:	mov	w2, #0x1                   	// #1
  40ab80:	mov	x1, #0x0                   	// #0
  40ab84:	mov	x0, x19
  40ab88:	bl	41197c <__fxstatat@plt+0xe49c>
  40ab8c:	cbnz	w0, 40ab08 <__fxstatat@plt+0x7628>
  40ab90:	adrp	x20, 42a000 <__fxstatat@plt+0x26b20>
  40ab94:	ldr	x0, [x20, #1360]
  40ab98:	bl	4118e0 <__fxstatat@plt+0xe400>
  40ab9c:	mov	w19, w0
  40aba0:	ldr	x0, [x20, #1360]
  40aba4:	bl	412384 <__fxstatat@plt+0xeea4>
  40aba8:	cbnz	w0, 40ab18 <__fxstatat@plt+0x7638>
  40abac:	cbnz	w19, 40ab18 <__fxstatat@plt+0x7638>
  40abb0:	bl	40abf8 <__fxstatat@plt+0x7718>
  40abb4:	ldp	x19, x20, [sp, #16]
  40abb8:	ldp	x29, x30, [sp], #48
  40abbc:	ret
  40abc0:	bl	4033f0 <__errno_location@plt>
  40abc4:	mov	x3, x19
  40abc8:	adrp	x2, 415000 <__fxstatat@plt+0x11b20>
  40abcc:	add	x2, x2, #0x2e0
  40abd0:	ldr	w1, [x0]
  40abd4:	mov	w0, #0x0                   	// #0
  40abd8:	bl	402c90 <error@plt>
  40abdc:	b	40ab6c <__fxstatat@plt+0x768c>
  40abe0:	adrp	x1, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  40abe4:	str	x0, [x1, #2504]
  40abe8:	ret
  40abec:	adrp	x1, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  40abf0:	strb	w0, [x1, #2512]
  40abf4:	ret
  40abf8:	stp	x29, x30, [sp, #-48]!
  40abfc:	mov	x29, sp
  40ac00:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  40ac04:	ldr	x0, [x0, #1352]
  40ac08:	bl	412384 <__fxstatat@plt+0xeea4>
  40ac0c:	cbz	w0, 40ac2c <__fxstatat@plt+0x774c>
  40ac10:	adrp	x0, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  40ac14:	ldrb	w0, [x0, #2512]
  40ac18:	cbz	w0, 40ac44 <__fxstatat@plt+0x7764>
  40ac1c:	bl	4033f0 <__errno_location@plt>
  40ac20:	ldr	w0, [x0]
  40ac24:	cmp	w0, #0x20
  40ac28:	b.ne	40ac44 <__fxstatat@plt+0x7764>  // b.any
  40ac2c:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  40ac30:	ldr	x0, [x0, #1328]
  40ac34:	bl	412384 <__fxstatat@plt+0xeea4>
  40ac38:	cbnz	w0, 40acc8 <__fxstatat@plt+0x77e8>
  40ac3c:	ldp	x29, x30, [sp], #48
  40ac40:	ret
  40ac44:	stp	x19, x20, [sp, #16]
  40ac48:	str	x21, [sp, #32]
  40ac4c:	mov	w2, #0x5                   	// #5
  40ac50:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  40ac54:	add	x1, x1, #0xb18
  40ac58:	mov	x0, #0x0                   	// #0
  40ac5c:	bl	403350 <dcgettext@plt>
  40ac60:	mov	x19, x0
  40ac64:	adrp	x0, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  40ac68:	ldr	x20, [x0, #2504]
  40ac6c:	cbz	x20, 40aca8 <__fxstatat@plt+0x77c8>
  40ac70:	bl	4033f0 <__errno_location@plt>
  40ac74:	ldr	w21, [x0]
  40ac78:	mov	x0, x20
  40ac7c:	bl	40e76c <__fxstatat@plt+0xb28c>
  40ac80:	mov	x4, x19
  40ac84:	mov	x3, x0
  40ac88:	adrp	x2, 415000 <__fxstatat@plt+0x11b20>
  40ac8c:	add	x2, x2, #0xb10
  40ac90:	mov	w1, w21
  40ac94:	mov	w0, #0x0                   	// #0
  40ac98:	bl	402c90 <error@plt>
  40ac9c:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  40aca0:	ldr	w0, [x0, #1216]
  40aca4:	bl	402c20 <_exit@plt>
  40aca8:	bl	4033f0 <__errno_location@plt>
  40acac:	mov	x3, x19
  40acb0:	adrp	x2, 415000 <__fxstatat@plt+0x11b20>
  40acb4:	add	x2, x2, #0x2e0
  40acb8:	ldr	w1, [x0]
  40acbc:	mov	w0, #0x0                   	// #0
  40acc0:	bl	402c90 <error@plt>
  40acc4:	b	40ac9c <__fxstatat@plt+0x77bc>
  40acc8:	stp	x19, x20, [sp, #16]
  40accc:	str	x21, [sp, #32]
  40acd0:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  40acd4:	ldr	w0, [x0, #1216]
  40acd8:	bl	402c20 <_exit@plt>
  40acdc:	stp	x29, x30, [sp, #-16]!
  40ace0:	mov	x29, sp
  40ace4:	bl	40ad48 <__fxstatat@plt+0x7868>
  40ace8:	cbz	x0, 40acf4 <__fxstatat@plt+0x7814>
  40acec:	ldp	x29, x30, [sp], #16
  40acf0:	ret
  40acf4:	bl	4111c4 <__fxstatat@plt+0xdce4>
  40acf8:	stp	x29, x30, [sp, #-32]!
  40acfc:	mov	x29, sp
  40ad00:	stp	x19, x20, [sp, #16]
  40ad04:	mov	x19, x0
  40ad08:	ldrb	w1, [x0]
  40ad0c:	cmp	w1, #0x2f
  40ad10:	cset	x20, eq  // eq = none
  40ad14:	bl	40adb0 <__fxstatat@plt+0x78d0>
  40ad18:	sub	x0, x0, x19
  40ad1c:	cmp	x0, x20
  40ad20:	b.ls	40ad3c <__fxstatat@plt+0x785c>  // b.plast
  40ad24:	sub	x1, x0, #0x1
  40ad28:	ldrb	w2, [x19, x1]
  40ad2c:	cmp	w2, #0x2f
  40ad30:	b.ne	40ad3c <__fxstatat@plt+0x785c>  // b.any
  40ad34:	mov	x0, x1
  40ad38:	b	40ad1c <__fxstatat@plt+0x783c>
  40ad3c:	ldp	x19, x20, [sp, #16]
  40ad40:	ldp	x29, x30, [sp], #32
  40ad44:	ret
  40ad48:	stp	x29, x30, [sp, #-48]!
  40ad4c:	mov	x29, sp
  40ad50:	stp	x19, x20, [sp, #16]
  40ad54:	str	x21, [sp, #32]
  40ad58:	mov	x21, x0
  40ad5c:	bl	40acf8 <__fxstatat@plt+0x7818>
  40ad60:	mov	x19, x0
  40ad64:	cmp	x0, #0x0
  40ad68:	add	x0, x0, #0x1
  40ad6c:	cinc	x0, x0, eq  // eq = none
  40ad70:	bl	402e80 <malloc@plt>
  40ad74:	mov	x20, x0
  40ad78:	cbz	x0, 40ad9c <__fxstatat@plt+0x78bc>
  40ad7c:	mov	x2, x19
  40ad80:	mov	x1, x21
  40ad84:	bl	402c10 <memcpy@plt>
  40ad88:	cbnz	x19, 40ad98 <__fxstatat@plt+0x78b8>
  40ad8c:	mov	w0, #0x2e                  	// #46
  40ad90:	strb	w0, [x20]
  40ad94:	mov	x19, #0x1                   	// #1
  40ad98:	strb	wzr, [x20, x19]
  40ad9c:	mov	x0, x20
  40ada0:	ldp	x19, x20, [sp, #16]
  40ada4:	ldr	x21, [sp, #32]
  40ada8:	ldp	x29, x30, [sp], #48
  40adac:	ret
  40adb0:	ldrb	w1, [x0]
  40adb4:	cmp	w1, #0x2f
  40adb8:	b.ne	40adc8 <__fxstatat@plt+0x78e8>  // b.any
  40adbc:	ldrb	w1, [x0, #1]!
  40adc0:	cmp	w1, #0x2f
  40adc4:	b.eq	40adbc <__fxstatat@plt+0x78dc>  // b.none
  40adc8:	ldrb	w2, [x0]
  40adcc:	cbz	w2, 40ae08 <__fxstatat@plt+0x7928>
  40add0:	mov	x3, x0
  40add4:	mov	w1, #0x0                   	// #0
  40add8:	mov	w5, #0x1                   	// #1
  40addc:	mov	w4, #0x0                   	// #0
  40ade0:	b	40adf8 <__fxstatat@plt+0x7918>
  40ade4:	cmp	w1, #0x0
  40ade8:	csel	x0, x0, x3, eq  // eq = none
  40adec:	csel	w1, w1, w4, eq  // eq = none
  40adf0:	ldrb	w2, [x3, #1]!
  40adf4:	cbz	w2, 40ae08 <__fxstatat@plt+0x7928>
  40adf8:	cmp	w2, #0x2f
  40adfc:	b.ne	40ade4 <__fxstatat@plt+0x7904>  // b.any
  40ae00:	mov	w1, w5
  40ae04:	b	40adf0 <__fxstatat@plt+0x7910>
  40ae08:	ret
  40ae0c:	stp	x29, x30, [sp, #-32]!
  40ae10:	mov	x29, sp
  40ae14:	str	x19, [sp, #16]
  40ae18:	mov	x19, x0
  40ae1c:	bl	402c50 <strlen@plt>
  40ae20:	cmp	x0, #0x1
  40ae24:	b.ls	40ae38 <__fxstatat@plt+0x7958>  // b.plast
  40ae28:	sub	x1, x0, #0x1
  40ae2c:	ldrb	w2, [x19, x1]
  40ae30:	cmp	w2, #0x2f
  40ae34:	b.eq	40ae44 <__fxstatat@plt+0x7964>  // b.none
  40ae38:	ldr	x19, [sp, #16]
  40ae3c:	ldp	x29, x30, [sp], #32
  40ae40:	ret
  40ae44:	mov	x0, x1
  40ae48:	b	40ae20 <__fxstatat@plt+0x7940>
  40ae4c:	stp	x29, x30, [sp, #-16]!
  40ae50:	mov	x29, sp
  40ae54:	bl	403080 <posix_fadvise@plt>
  40ae58:	ldp	x29, x30, [sp], #16
  40ae5c:	ret
  40ae60:	cbz	x0, 40ae94 <__fxstatat@plt+0x79b4>
  40ae64:	stp	x29, x30, [sp, #-32]!
  40ae68:	mov	x29, sp
  40ae6c:	str	x19, [sp, #16]
  40ae70:	mov	w19, w1
  40ae74:	bl	402e10 <fileno@plt>
  40ae78:	mov	w3, w19
  40ae7c:	mov	x2, #0x0                   	// #0
  40ae80:	mov	x1, #0x0                   	// #0
  40ae84:	bl	403080 <posix_fadvise@plt>
  40ae88:	ldr	x19, [sp, #16]
  40ae8c:	ldp	x29, x30, [sp], #32
  40ae90:	ret
  40ae94:	ret
  40ae98:	stp	x29, x30, [sp, #-64]!
  40ae9c:	mov	x29, sp
  40aea0:	str	x2, [sp, #56]
  40aea4:	mov	w2, #0x0                   	// #0
  40aea8:	tbnz	w1, #6, 40aebc <__fxstatat@plt+0x79dc>
  40aeac:	bl	402eb0 <open@plt>
  40aeb0:	bl	40fa5c <__fxstatat@plt+0xc57c>
  40aeb4:	ldp	x29, x30, [sp], #64
  40aeb8:	ret
  40aebc:	add	x2, sp, #0x40
  40aec0:	str	x2, [sp, #16]
  40aec4:	str	x2, [sp, #24]
  40aec8:	add	x2, sp, #0x30
  40aecc:	str	x2, [sp, #32]
  40aed0:	str	wzr, [sp, #44]
  40aed4:	str	wzr, [sp, #40]
  40aed8:	ldr	x2, [sp, #24]
  40aedc:	sub	x2, x2, #0x8
  40aee0:	ldr	w2, [x2]
  40aee4:	b	40aeac <__fxstatat@plt+0x79cc>
  40aee8:	cbz	x0, 40af64 <__fxstatat@plt+0x7a84>
  40aeec:	stp	x29, x30, [sp, #-48]!
  40aef0:	mov	x29, sp
  40aef4:	stp	x19, x20, [sp, #16]
  40aef8:	stp	x21, x22, [sp, #32]
  40aefc:	mov	x20, x0
  40af00:	mov	x22, x1
  40af04:	mov	x21, x2
  40af08:	mov	x0, #0x18                  	// #24
  40af0c:	bl	410f38 <__fxstatat@plt+0xda58>
  40af10:	mov	x19, x0
  40af14:	mov	x0, x22
  40af18:	bl	411198 <__fxstatat@plt+0xdcb8>
  40af1c:	str	x0, [x19]
  40af20:	ldr	x0, [x21, #8]
  40af24:	str	x0, [x19, #8]
  40af28:	ldr	x0, [x21]
  40af2c:	str	x0, [x19, #16]
  40af30:	mov	x1, x19
  40af34:	mov	x0, x20
  40af38:	bl	40c0e0 <__fxstatat@plt+0x8c00>
  40af3c:	cbz	x0, 40af60 <__fxstatat@plt+0x7a80>
  40af40:	cmp	x19, x0
  40af44:	b.eq	40af50 <__fxstatat@plt+0x7a70>  // b.none
  40af48:	mov	x0, x19
  40af4c:	bl	40c31c <__fxstatat@plt+0x8e3c>
  40af50:	ldp	x19, x20, [sp, #16]
  40af54:	ldp	x21, x22, [sp, #32]
  40af58:	ldp	x29, x30, [sp], #48
  40af5c:	ret
  40af60:	bl	4111c4 <__fxstatat@plt+0xdce4>
  40af64:	ret
  40af68:	cbz	x0, 40afa0 <__fxstatat@plt+0x7ac0>
  40af6c:	stp	x29, x30, [sp, #-48]!
  40af70:	mov	x29, sp
  40af74:	str	x1, [sp, #24]
  40af78:	ldr	x1, [x2, #8]
  40af7c:	str	x1, [sp, #32]
  40af80:	ldr	x1, [x2]
  40af84:	str	x1, [sp, #40]
  40af88:	add	x1, sp, #0x18
  40af8c:	bl	40b920 <__fxstatat@plt+0x8440>
  40af90:	cmp	x0, #0x0
  40af94:	cset	w0, ne  // ne = any
  40af98:	ldp	x29, x30, [sp], #48
  40af9c:	ret
  40afa0:	mov	w0, #0x0                   	// #0
  40afa4:	ret
  40afa8:	and	w3, w0, #0xf000
  40afac:	mov	w2, #0x2d                  	// #45
  40afb0:	cmp	w3, #0x8, lsl #12
  40afb4:	b.eq	40b004 <__fxstatat@plt+0x7b24>  // b.none
  40afb8:	mov	w2, #0x64                  	// #100
  40afbc:	cmp	w3, #0x4, lsl #12
  40afc0:	b.eq	40b004 <__fxstatat@plt+0x7b24>  // b.none
  40afc4:	mov	w2, #0x62                  	// #98
  40afc8:	cmp	w3, #0x6, lsl #12
  40afcc:	b.eq	40b004 <__fxstatat@plt+0x7b24>  // b.none
  40afd0:	mov	w2, #0x63                  	// #99
  40afd4:	cmp	w3, #0x2, lsl #12
  40afd8:	b.eq	40b004 <__fxstatat@plt+0x7b24>  // b.none
  40afdc:	mov	w2, #0x6c                  	// #108
  40afe0:	cmp	w3, #0xa, lsl #12
  40afe4:	b.eq	40b004 <__fxstatat@plt+0x7b24>  // b.none
  40afe8:	mov	w2, #0x70                  	// #112
  40afec:	cmp	w3, #0x1, lsl #12
  40aff0:	b.eq	40b004 <__fxstatat@plt+0x7b24>  // b.none
  40aff4:	cmp	w3, #0xc, lsl #12
  40aff8:	mov	w2, #0x3f                  	// #63
  40affc:	mov	w3, #0x73                  	// #115
  40b000:	csel	w2, w2, w3, ne  // ne = any
  40b004:	strb	w2, [x1]
  40b008:	tst	x0, #0x100
  40b00c:	mov	w2, #0x72                  	// #114
  40b010:	mov	w3, #0x2d                  	// #45
  40b014:	csel	w2, w2, w3, ne  // ne = any
  40b018:	strb	w2, [x1, #1]
  40b01c:	tst	x0, #0x80
  40b020:	mov	w2, #0x77                  	// #119
  40b024:	csel	w2, w2, w3, ne  // ne = any
  40b028:	strb	w2, [x1, #2]
  40b02c:	tbz	w0, #11, 40b0cc <__fxstatat@plt+0x7bec>
  40b030:	tst	x0, #0x40
  40b034:	mov	w2, #0x73                  	// #115
  40b038:	mov	w3, #0x53                  	// #83
  40b03c:	csel	w2, w2, w3, ne  // ne = any
  40b040:	strb	w2, [x1, #3]
  40b044:	tst	x0, #0x20
  40b048:	mov	w2, #0x72                  	// #114
  40b04c:	mov	w3, #0x2d                  	// #45
  40b050:	csel	w2, w2, w3, ne  // ne = any
  40b054:	strb	w2, [x1, #4]
  40b058:	tst	x0, #0x10
  40b05c:	mov	w2, #0x77                  	// #119
  40b060:	csel	w2, w2, w3, ne  // ne = any
  40b064:	strb	w2, [x1, #5]
  40b068:	tbz	w0, #10, 40b0e0 <__fxstatat@plt+0x7c00>
  40b06c:	tst	x0, #0x8
  40b070:	mov	w2, #0x73                  	// #115
  40b074:	mov	w3, #0x53                  	// #83
  40b078:	csel	w2, w2, w3, ne  // ne = any
  40b07c:	strb	w2, [x1, #6]
  40b080:	tst	x0, #0x4
  40b084:	mov	w2, #0x72                  	// #114
  40b088:	mov	w3, #0x2d                  	// #45
  40b08c:	csel	w2, w2, w3, ne  // ne = any
  40b090:	strb	w2, [x1, #7]
  40b094:	tst	x0, #0x2
  40b098:	mov	w2, #0x77                  	// #119
  40b09c:	csel	w2, w2, w3, ne  // ne = any
  40b0a0:	strb	w2, [x1, #8]
  40b0a4:	tbz	w0, #9, 40b0f4 <__fxstatat@plt+0x7c14>
  40b0a8:	tst	x0, #0x1
  40b0ac:	mov	w0, #0x74                  	// #116
  40b0b0:	mov	w2, #0x54                  	// #84
  40b0b4:	csel	w0, w0, w2, ne  // ne = any
  40b0b8:	strb	w0, [x1, #9]
  40b0bc:	mov	w0, #0x20                  	// #32
  40b0c0:	strb	w0, [x1, #10]
  40b0c4:	strb	wzr, [x1, #11]
  40b0c8:	ret
  40b0cc:	tst	x0, #0x40
  40b0d0:	mov	w2, #0x78                  	// #120
  40b0d4:	mov	w3, #0x2d                  	// #45
  40b0d8:	csel	w2, w2, w3, ne  // ne = any
  40b0dc:	b	40b040 <__fxstatat@plt+0x7b60>
  40b0e0:	tst	x0, #0x8
  40b0e4:	mov	w2, #0x78                  	// #120
  40b0e8:	mov	w3, #0x2d                  	// #45
  40b0ec:	csel	w2, w2, w3, ne  // ne = any
  40b0f0:	b	40b07c <__fxstatat@plt+0x7b9c>
  40b0f4:	tst	x0, #0x1
  40b0f8:	mov	w0, #0x78                  	// #120
  40b0fc:	mov	w2, #0x2d                  	// #45
  40b100:	csel	w0, w0, w2, ne  // ne = any
  40b104:	b	40b0b8 <__fxstatat@plt+0x7bd8>
  40b108:	stp	x29, x30, [sp, #-16]!
  40b10c:	mov	x29, sp
  40b110:	ldr	w0, [x0, #16]
  40b114:	bl	40afa8 <__fxstatat@plt+0x7ac8>
  40b118:	ldp	x29, x30, [sp], #16
  40b11c:	ret
  40b120:	stp	x29, x30, [sp, #-16]!
  40b124:	mov	x29, sp
  40b128:	bl	40b13c <__fxstatat@plt+0x7c5c>
  40b12c:	cbz	x0, 40b138 <__fxstatat@plt+0x7c58>
  40b130:	ldp	x29, x30, [sp], #16
  40b134:	ret
  40b138:	bl	4111c4 <__fxstatat@plt+0xdce4>
  40b13c:	stp	x29, x30, [sp, #-80]!
  40b140:	mov	x29, sp
  40b144:	stp	x19, x20, [sp, #16]
  40b148:	stp	x21, x22, [sp, #32]
  40b14c:	stp	x23, x24, [sp, #48]
  40b150:	stp	x25, x26, [sp, #64]
  40b154:	mov	x23, x0
  40b158:	mov	x21, x1
  40b15c:	mov	x22, x2
  40b160:	bl	40adb0 <__fxstatat@plt+0x78d0>
  40b164:	mov	x19, x0
  40b168:	bl	40ae0c <__fxstatat@plt+0x792c>
  40b16c:	mov	x20, x0
  40b170:	sub	x19, x19, x23
  40b174:	add	x19, x19, x0
  40b178:	mov	x0, x21
  40b17c:	bl	402c50 <strlen@plt>
  40b180:	mov	x24, x0
  40b184:	add	x0, x0, #0x1
  40b188:	cbz	x20, 40b1b4 <__fxstatat@plt+0x7cd4>
  40b18c:	add	x1, x23, x19
  40b190:	ldurb	w1, [x1, #-1]
  40b194:	mov	w25, #0x0                   	// #0
  40b198:	cmp	w1, #0x2f
  40b19c:	b.eq	40b1c4 <__fxstatat@plt+0x7ce4>  // b.none
  40b1a0:	ldrb	w1, [x21]
  40b1a4:	cmp	w1, #0x2f
  40b1a8:	mov	w25, #0x2f                  	// #47
  40b1ac:	csel	w25, w25, wzr, ne  // ne = any
  40b1b0:	b	40b1c4 <__fxstatat@plt+0x7ce4>
  40b1b4:	ldrb	w1, [x21]
  40b1b8:	cmp	w1, #0x2f
  40b1bc:	mov	w25, #0x2e                  	// #46
  40b1c0:	csel	w25, w25, wzr, eq  // eq = none
  40b1c4:	cmp	w25, #0x0
  40b1c8:	cset	x26, ne  // ne = any
  40b1cc:	cinc	x1, x19, ne  // ne = any
  40b1d0:	add	x0, x1, x0
  40b1d4:	bl	402e80 <malloc@plt>
  40b1d8:	mov	x20, x0
  40b1dc:	cbz	x0, 40b20c <__fxstatat@plt+0x7d2c>
  40b1e0:	mov	x2, x19
  40b1e4:	mov	x1, x23
  40b1e8:	bl	403210 <mempcpy@plt>
  40b1ec:	strb	w25, [x0]
  40b1f0:	add	x0, x0, x26
  40b1f4:	cbz	x22, 40b1fc <__fxstatat@plt+0x7d1c>
  40b1f8:	str	x0, [x22]
  40b1fc:	mov	x2, x24
  40b200:	mov	x1, x21
  40b204:	bl	403210 <mempcpy@plt>
  40b208:	strb	wzr, [x0]
  40b20c:	mov	x0, x20
  40b210:	ldp	x19, x20, [sp, #16]
  40b214:	ldp	x21, x22, [sp, #32]
  40b218:	ldp	x23, x24, [sp, #48]
  40b21c:	ldp	x25, x26, [sp, #64]
  40b220:	ldp	x29, x30, [sp], #80
  40b224:	ret
  40b228:	stp	x29, x30, [sp, #-48]!
  40b22c:	mov	x29, sp
  40b230:	stp	x19, x20, [sp, #16]
  40b234:	stp	x21, x22, [sp, #32]
  40b238:	mov	x19, x2
  40b23c:	cbz	x2, 40b298 <__fxstatat@plt+0x7db8>
  40b240:	mov	w22, w0
  40b244:	mov	x20, x1
  40b248:	mov	x21, #0x0                   	// #0
  40b24c:	mov	x2, x19
  40b250:	mov	x1, x20
  40b254:	mov	w0, w22
  40b258:	bl	40ebc4 <__fxstatat@plt+0xb6e4>
  40b25c:	cmn	x0, #0x1
  40b260:	b.eq	40b284 <__fxstatat@plt+0x7da4>  // b.none
  40b264:	cbz	x0, 40b27c <__fxstatat@plt+0x7d9c>
  40b268:	add	x21, x21, x0
  40b26c:	add	x20, x20, x0
  40b270:	subs	x19, x19, x0
  40b274:	b.ne	40b24c <__fxstatat@plt+0x7d6c>  // b.any
  40b278:	b	40b284 <__fxstatat@plt+0x7da4>
  40b27c:	bl	4033f0 <__errno_location@plt>
  40b280:	str	wzr, [x0]
  40b284:	mov	x0, x21
  40b288:	ldp	x19, x20, [sp, #16]
  40b28c:	ldp	x21, x22, [sp, #32]
  40b290:	ldp	x29, x30, [sp], #48
  40b294:	ret
  40b298:	mov	x21, x2
  40b29c:	b	40b284 <__fxstatat@plt+0x7da4>
  40b2a0:	stp	x29, x30, [sp, #-48]!
  40b2a4:	mov	x29, sp
  40b2a8:	stp	x19, x20, [sp, #16]
  40b2ac:	stp	x21, x22, [sp, #32]
  40b2b0:	mov	x19, x2
  40b2b4:	cbz	x2, 40b314 <__fxstatat@plt+0x7e34>
  40b2b8:	mov	w22, w0
  40b2bc:	mov	x20, x1
  40b2c0:	mov	x21, #0x0                   	// #0
  40b2c4:	mov	x2, x19
  40b2c8:	mov	x1, x20
  40b2cc:	mov	w0, w22
  40b2d0:	bl	40ec3c <__fxstatat@plt+0xb75c>
  40b2d4:	cmn	x0, #0x1
  40b2d8:	b.eq	40b300 <__fxstatat@plt+0x7e20>  // b.none
  40b2dc:	cbz	x0, 40b2f4 <__fxstatat@plt+0x7e14>
  40b2e0:	add	x21, x21, x0
  40b2e4:	add	x20, x20, x0
  40b2e8:	subs	x19, x19, x0
  40b2ec:	b.ne	40b2c4 <__fxstatat@plt+0x7de4>  // b.any
  40b2f0:	b	40b300 <__fxstatat@plt+0x7e20>
  40b2f4:	bl	4033f0 <__errno_location@plt>
  40b2f8:	mov	w1, #0x1c                  	// #28
  40b2fc:	str	w1, [x0]
  40b300:	mov	x0, x21
  40b304:	ldp	x19, x20, [sp, #16]
  40b308:	ldp	x21, x22, [sp, #32]
  40b30c:	ldp	x29, x30, [sp], #48
  40b310:	ret
  40b314:	mov	x21, x2
  40b318:	b	40b300 <__fxstatat@plt+0x7e20>
  40b31c:	ror	x2, x0, #3
  40b320:	udiv	x0, x2, x1
  40b324:	msub	x0, x0, x1, x2
  40b328:	ret
  40b32c:	cmp	x1, x0
  40b330:	cset	w0, eq  // eq = none
  40b334:	ret
  40b338:	mov	x1, x0
  40b33c:	ldr	x2, [x0, #40]
  40b340:	adrp	x0, 415000 <__fxstatat@plt+0x11b20>
  40b344:	add	x0, x0, #0xb98
  40b348:	cmp	x2, x0
  40b34c:	b.eq	40b3ec <__fxstatat@plt+0x7f0c>  // b.none
  40b350:	ldr	s0, [x2, #8]
  40b354:	mov	w0, #0xcccd                	// #52429
  40b358:	movk	w0, #0x3dcc, lsl #16
  40b35c:	fmov	s1, w0
  40b360:	fcmpe	s0, s1
  40b364:	b.le	40b3c8 <__fxstatat@plt+0x7ee8>
  40b368:	mov	w0, #0x6666                	// #26214
  40b36c:	movk	w0, #0x3f66, lsl #16
  40b370:	fmov	s1, w0
  40b374:	fcmpe	s0, s1
  40b378:	b.pl	40b3c8 <__fxstatat@plt+0x7ee8>  // b.nfrst
  40b37c:	mov	w0, #0xcccd                	// #52429
  40b380:	movk	w0, #0x3f8c, lsl #16
  40b384:	fmov	s1, w0
  40b388:	ldr	s2, [x2, #12]
  40b38c:	fcmpe	s2, s1
  40b390:	b.le	40b3c8 <__fxstatat@plt+0x7ee8>
  40b394:	ldr	s1, [x2]
  40b398:	fcmpe	s1, #0.0
  40b39c:	b.lt	40b3c8 <__fxstatat@plt+0x7ee8>  // b.tstop
  40b3a0:	mov	w0, #0xcccd                	// #52429
  40b3a4:	movk	w0, #0x3dcc, lsl #16
  40b3a8:	fmov	s2, w0
  40b3ac:	fadd	s1, s1, s2
  40b3b0:	ldr	s2, [x2, #4]
  40b3b4:	fcmpe	s1, s2
  40b3b8:	b.pl	40b3c8 <__fxstatat@plt+0x7ee8>  // b.nfrst
  40b3bc:	fmov	s3, #1.000000000000000000e+00
  40b3c0:	fcmpe	s2, s3
  40b3c4:	b.ls	40b3dc <__fxstatat@plt+0x7efc>  // b.plast
  40b3c8:	adrp	x0, 415000 <__fxstatat@plt+0x11b20>
  40b3cc:	add	x0, x0, #0xb98
  40b3d0:	str	x0, [x1, #40]
  40b3d4:	mov	w0, #0x0                   	// #0
  40b3d8:	ret
  40b3dc:	mov	w0, #0x1                   	// #1
  40b3e0:	fcmpe	s0, s1
  40b3e4:	b.le	40b3c8 <__fxstatat@plt+0x7ee8>
  40b3e8:	b	40b3d8 <__fxstatat@plt+0x7ef8>
  40b3ec:	mov	w0, #0x1                   	// #1
  40b3f0:	b	40b3d8 <__fxstatat@plt+0x7ef8>
  40b3f4:	ldrb	w2, [x1, #16]
  40b3f8:	cbnz	w2, 40b420 <__fxstatat@plt+0x7f40>
  40b3fc:	ucvtf	s0, x0
  40b400:	ldr	s1, [x1, #8]
  40b404:	fdiv	s0, s0, s1
  40b408:	mov	w0, #0x5f800000            	// #1602224128
  40b40c:	fmov	s1, w0
  40b410:	mov	x0, #0x0                   	// #0
  40b414:	fcmpe	s0, s1
  40b418:	b.ge	40b4c8 <__fxstatat@plt+0x7fe8>  // b.tcont
  40b41c:	fcvtzu	x0, s0
  40b420:	cmp	x0, #0xa
  40b424:	mov	x1, #0xa                   	// #10
  40b428:	csel	x0, x0, x1, cs  // cs = hs, nlast
  40b42c:	orr	x0, x0, #0x1
  40b430:	mov	x5, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  40b434:	movk	x5, #0xaaab
  40b438:	cmn	x0, #0x1
  40b43c:	b.ne	40b464 <__fxstatat@plt+0x7f84>  // b.any
  40b440:	mov	x0, #0x0                   	// #0
  40b444:	b	40b4c8 <__fxstatat@plt+0x7fe8>
  40b448:	mov	x1, #0x3                   	// #3
  40b44c:	udiv	x2, x0, x1
  40b450:	msub	x1, x2, x1, x0
  40b454:	cbnz	x1, 40b4b0 <__fxstatat@plt+0x7fd0>
  40b458:	add	x0, x0, #0x2
  40b45c:	cmn	x0, #0x1
  40b460:	b.eq	40b4cc <__fxstatat@plt+0x7fec>  // b.none
  40b464:	cmp	x0, #0x9
  40b468:	b.ls	40b448 <__fxstatat@plt+0x7f68>  // b.plast
  40b46c:	umulh	x1, x0, x5
  40b470:	and	x2, x1, #0xfffffffffffffffe
  40b474:	add	x1, x2, x1, lsr #1
  40b478:	cmp	x0, x1
  40b47c:	b.eq	40b458 <__fxstatat@plt+0x7f78>  // b.none
  40b480:	mov	x3, #0x10                  	// #16
  40b484:	mov	x2, #0x9                   	// #9
  40b488:	mov	x1, #0x3                   	// #3
  40b48c:	add	x2, x2, x3
  40b490:	add	x1, x1, #0x2
  40b494:	cmp	x2, x0
  40b498:	b.cs	40b44c <__fxstatat@plt+0x7f6c>  // b.hs, b.nlast
  40b49c:	add	x3, x3, #0x8
  40b4a0:	udiv	x4, x0, x1
  40b4a4:	msub	x4, x4, x1, x0
  40b4a8:	cbnz	x4, 40b48c <__fxstatat@plt+0x7fac>
  40b4ac:	b	40b458 <__fxstatat@plt+0x7f78>
  40b4b0:	cmp	xzr, x0, lsr #61
  40b4b4:	cset	x1, ne  // ne = any
  40b4b8:	tst	x0, #0x1000000000000000
  40b4bc:	csinc	w1, w1, wzr, eq  // eq = none
  40b4c0:	cmp	w1, #0x0
  40b4c4:	csel	x0, x0, xzr, eq  // eq = none
  40b4c8:	ret
  40b4cc:	mov	x0, #0x0                   	// #0
  40b4d0:	b	40b4c8 <__fxstatat@plt+0x7fe8>
  40b4d4:	stp	x29, x30, [sp, #-32]!
  40b4d8:	mov	x29, sp
  40b4dc:	str	x19, [sp, #16]
  40b4e0:	mov	x19, x0
  40b4e4:	mov	x0, x1
  40b4e8:	ldr	x2, [x19, #48]
  40b4ec:	ldr	x1, [x19, #16]
  40b4f0:	blr	x2
  40b4f4:	ldr	x1, [x19, #16]
  40b4f8:	cmp	x1, x0
  40b4fc:	b.ls	40b514 <__fxstatat@plt+0x8034>  // b.plast
  40b500:	ldr	x1, [x19]
  40b504:	add	x0, x1, x0, lsl #4
  40b508:	ldr	x19, [sp, #16]
  40b50c:	ldp	x29, x30, [sp], #32
  40b510:	ret
  40b514:	bl	403070 <abort@plt>
  40b518:	stp	x29, x30, [sp, #-80]!
  40b51c:	mov	x29, sp
  40b520:	stp	x21, x22, [sp, #32]
  40b524:	stp	x23, x24, [sp, #48]
  40b528:	mov	x21, x0
  40b52c:	ldr	x22, [x1]
  40b530:	ldr	x0, [x1, #8]
  40b534:	cmp	x22, x0
  40b538:	b.cs	40b66c <__fxstatat@plt+0x818c>  // b.hs, b.nlast
  40b53c:	stp	x19, x20, [sp, #16]
  40b540:	str	x25, [sp, #64]
  40b544:	mov	x23, x1
  40b548:	and	w24, w2, #0xff
  40b54c:	mov	x25, #0x10                  	// #16
  40b550:	b	40b60c <__fxstatat@plt+0x812c>
  40b554:	str	x20, [x0]
  40b558:	ldr	x0, [x21, #24]
  40b55c:	add	x0, x0, #0x1
  40b560:	str	x0, [x21, #24]
  40b564:	str	xzr, [x2]
  40b568:	ldr	x0, [x21, #72]
  40b56c:	str	x0, [x2, #8]
  40b570:	str	x2, [x21, #72]
  40b574:	cbz	x19, 40b5a8 <__fxstatat@plt+0x80c8>
  40b578:	ldr	x20, [x19]
  40b57c:	mov	x1, x20
  40b580:	mov	x0, x21
  40b584:	bl	40b4d4 <__fxstatat@plt+0x7ff4>
  40b588:	mov	x2, x19
  40b58c:	ldr	x19, [x19, #8]
  40b590:	ldr	x1, [x0]
  40b594:	cbz	x1, 40b554 <__fxstatat@plt+0x8074>
  40b598:	ldr	x1, [x0, #8]
  40b59c:	str	x1, [x2, #8]
  40b5a0:	str	x2, [x0, #8]
  40b5a4:	b	40b574 <__fxstatat@plt+0x8094>
  40b5a8:	ldr	x20, [x22]
  40b5ac:	str	xzr, [x22, #8]
  40b5b0:	cbnz	w24, 40b5fc <__fxstatat@plt+0x811c>
  40b5b4:	mov	x1, x20
  40b5b8:	mov	x0, x21
  40b5bc:	bl	40b4d4 <__fxstatat@plt+0x7ff4>
  40b5c0:	mov	x19, x0
  40b5c4:	ldr	x0, [x0]
  40b5c8:	cbz	x0, 40b638 <__fxstatat@plt+0x8158>
  40b5cc:	ldr	x0, [x21, #72]
  40b5d0:	cbz	x0, 40b620 <__fxstatat@plt+0x8140>
  40b5d4:	ldr	x1, [x0, #8]
  40b5d8:	str	x1, [x21, #72]
  40b5dc:	str	x20, [x0]
  40b5e0:	ldr	x1, [x19, #8]
  40b5e4:	str	x1, [x0, #8]
  40b5e8:	str	x0, [x19, #8]
  40b5ec:	str	xzr, [x22]
  40b5f0:	ldr	x0, [x23, #24]
  40b5f4:	sub	x0, x0, #0x1
  40b5f8:	str	x0, [x23, #24]
  40b5fc:	add	x22, x22, #0x10
  40b600:	ldr	x0, [x23, #8]
  40b604:	cmp	x0, x22
  40b608:	b.ls	40b64c <__fxstatat@plt+0x816c>  // b.plast
  40b60c:	ldr	x0, [x22]
  40b610:	cbz	x0, 40b5fc <__fxstatat@plt+0x811c>
  40b614:	ldr	x19, [x22, #8]
  40b618:	cbnz	x19, 40b578 <__fxstatat@plt+0x8098>
  40b61c:	b	40b5a8 <__fxstatat@plt+0x80c8>
  40b620:	mov	x0, x25
  40b624:	bl	402e80 <malloc@plt>
  40b628:	cbnz	x0, 40b5dc <__fxstatat@plt+0x80fc>
  40b62c:	ldp	x19, x20, [sp, #16]
  40b630:	ldr	x25, [sp, #64]
  40b634:	b	40b658 <__fxstatat@plt+0x8178>
  40b638:	str	x20, [x19]
  40b63c:	ldr	x0, [x21, #24]
  40b640:	add	x0, x0, #0x1
  40b644:	str	x0, [x21, #24]
  40b648:	b	40b5ec <__fxstatat@plt+0x810c>
  40b64c:	mov	w24, #0x1                   	// #1
  40b650:	ldp	x19, x20, [sp, #16]
  40b654:	ldr	x25, [sp, #64]
  40b658:	mov	w0, w24
  40b65c:	ldp	x21, x22, [sp, #32]
  40b660:	ldp	x23, x24, [sp, #48]
  40b664:	ldp	x29, x30, [sp], #80
  40b668:	ret
  40b66c:	mov	w24, #0x1                   	// #1
  40b670:	b	40b658 <__fxstatat@plt+0x8178>
  40b674:	stp	x29, x30, [sp, #-64]!
  40b678:	mov	x29, sp
  40b67c:	stp	x19, x20, [sp, #16]
  40b680:	stp	x21, x22, [sp, #32]
  40b684:	str	x23, [sp, #48]
  40b688:	mov	x21, x0
  40b68c:	mov	x20, x1
  40b690:	mov	x22, x2
  40b694:	and	w23, w3, #0xff
  40b698:	bl	40b4d4 <__fxstatat@plt+0x7ff4>
  40b69c:	mov	x19, x0
  40b6a0:	str	x0, [x22]
  40b6a4:	ldr	x0, [x0]
  40b6a8:	cbz	x0, 40b744 <__fxstatat@plt+0x8264>
  40b6ac:	cmp	x0, x20
  40b6b0:	b.eq	40b704 <__fxstatat@plt+0x8224>  // b.none
  40b6b4:	ldr	x2, [x21, #56]
  40b6b8:	mov	x1, x0
  40b6bc:	mov	x0, x20
  40b6c0:	blr	x2
  40b6c4:	and	w0, w0, #0xff
  40b6c8:	cbnz	w0, 40b704 <__fxstatat@plt+0x8224>
  40b6cc:	ldr	x0, [x19, #8]
  40b6d0:	cbz	x0, 40b744 <__fxstatat@plt+0x8264>
  40b6d4:	ldr	x1, [x0]
  40b6d8:	cmp	x1, x20
  40b6dc:	b.eq	40b738 <__fxstatat@plt+0x8258>  // b.none
  40b6e0:	ldr	x2, [x21, #56]
  40b6e4:	mov	x0, x20
  40b6e8:	blr	x2
  40b6ec:	and	w0, w0, #0xff
  40b6f0:	cbnz	w0, 40b738 <__fxstatat@plt+0x8258>
  40b6f4:	ldr	x19, [x19, #8]
  40b6f8:	ldr	x0, [x19, #8]
  40b6fc:	cbnz	x0, 40b6d4 <__fxstatat@plt+0x81f4>
  40b700:	b	40b744 <__fxstatat@plt+0x8264>
  40b704:	ldr	x0, [x19]
  40b708:	cbz	w23, 40b744 <__fxstatat@plt+0x8264>
  40b70c:	ldr	x1, [x19, #8]
  40b710:	cbz	x1, 40b730 <__fxstatat@plt+0x8250>
  40b714:	ldp	x2, x3, [x1]
  40b718:	stp	x2, x3, [x19]
  40b71c:	str	xzr, [x1]
  40b720:	ldr	x2, [x21, #72]
  40b724:	str	x2, [x1, #8]
  40b728:	str	x1, [x21, #72]
  40b72c:	b	40b744 <__fxstatat@plt+0x8264>
  40b730:	str	xzr, [x19]
  40b734:	b	40b744 <__fxstatat@plt+0x8264>
  40b738:	ldr	x1, [x19, #8]
  40b73c:	ldr	x0, [x1]
  40b740:	cbnz	w23, 40b758 <__fxstatat@plt+0x8278>
  40b744:	ldp	x19, x20, [sp, #16]
  40b748:	ldp	x21, x22, [sp, #32]
  40b74c:	ldr	x23, [sp, #48]
  40b750:	ldp	x29, x30, [sp], #64
  40b754:	ret
  40b758:	ldr	x2, [x1, #8]
  40b75c:	str	x2, [x19, #8]
  40b760:	str	xzr, [x1]
  40b764:	ldr	x2, [x21, #72]
  40b768:	str	x2, [x1, #8]
  40b76c:	str	x1, [x21, #72]
  40b770:	b	40b744 <__fxstatat@plt+0x8264>
  40b774:	ldr	x0, [x0, #16]
  40b778:	ret
  40b77c:	ldr	x0, [x0, #24]
  40b780:	ret
  40b784:	ldr	x0, [x0, #32]
  40b788:	ret
  40b78c:	ldr	x3, [x0]
  40b790:	ldr	x4, [x0, #8]
  40b794:	cmp	x3, x4
  40b798:	b.cs	40b7e0 <__fxstatat@plt+0x8300>  // b.hs, b.nlast
  40b79c:	mov	x0, #0x0                   	// #0
  40b7a0:	b	40b7bc <__fxstatat@plt+0x82dc>
  40b7a4:	mov	x2, #0x1                   	// #1
  40b7a8:	cmp	x0, x2
  40b7ac:	csel	x0, x0, x2, cs  // cs = hs, nlast
  40b7b0:	add	x3, x3, #0x10
  40b7b4:	cmp	x3, x4
  40b7b8:	b.cs	40b7e4 <__fxstatat@plt+0x8304>  // b.hs, b.nlast
  40b7bc:	ldr	x1, [x3]
  40b7c0:	cbz	x1, 40b7b0 <__fxstatat@plt+0x82d0>
  40b7c4:	ldr	x1, [x3, #8]
  40b7c8:	cbz	x1, 40b7a4 <__fxstatat@plt+0x82c4>
  40b7cc:	mov	x2, #0x1                   	// #1
  40b7d0:	add	x2, x2, #0x1
  40b7d4:	ldr	x1, [x1, #8]
  40b7d8:	cbnz	x1, 40b7d0 <__fxstatat@plt+0x82f0>
  40b7dc:	b	40b7a8 <__fxstatat@plt+0x82c8>
  40b7e0:	mov	x0, #0x0                   	// #0
  40b7e4:	ret
  40b7e8:	mov	x6, x0
  40b7ec:	ldr	x3, [x0]
  40b7f0:	ldr	x4, [x0, #8]
  40b7f4:	cmp	x3, x4
  40b7f8:	b.cs	40b83c <__fxstatat@plt+0x835c>  // b.hs, b.nlast
  40b7fc:	mov	x2, #0x0                   	// #0
  40b800:	mov	x5, #0x0                   	// #0
  40b804:	b	40b814 <__fxstatat@plt+0x8334>
  40b808:	add	x3, x3, #0x10
  40b80c:	cmp	x3, x4
  40b810:	b.cs	40b844 <__fxstatat@plt+0x8364>  // b.hs, b.nlast
  40b814:	ldr	x1, [x3]
  40b818:	cbz	x1, 40b808 <__fxstatat@plt+0x8328>
  40b81c:	add	x5, x5, #0x1
  40b820:	add	x2, x2, #0x1
  40b824:	ldr	x1, [x3, #8]
  40b828:	cbz	x1, 40b808 <__fxstatat@plt+0x8328>
  40b82c:	add	x2, x2, #0x1
  40b830:	ldr	x1, [x1, #8]
  40b834:	cbnz	x1, 40b82c <__fxstatat@plt+0x834c>
  40b838:	b	40b808 <__fxstatat@plt+0x8328>
  40b83c:	mov	x2, #0x0                   	// #0
  40b840:	mov	x5, #0x0                   	// #0
  40b844:	ldr	x1, [x6, #24]
  40b848:	mov	w0, #0x0                   	// #0
  40b84c:	cmp	x1, x5
  40b850:	b.eq	40b858 <__fxstatat@plt+0x8378>  // b.none
  40b854:	ret
  40b858:	ldr	x0, [x6, #32]
  40b85c:	cmp	x0, x2
  40b860:	cset	w0, eq  // eq = none
  40b864:	b	40b854 <__fxstatat@plt+0x8374>
  40b868:	stp	x29, x30, [sp, #-64]!
  40b86c:	mov	x29, sp
  40b870:	stp	x19, x20, [sp, #16]
  40b874:	stp	x21, x22, [sp, #32]
  40b878:	str	x23, [sp, #48]
  40b87c:	mov	x20, x0
  40b880:	mov	x19, x1
  40b884:	ldr	x21, [x0, #16]
  40b888:	ldr	x23, [x0, #24]
  40b88c:	bl	40b78c <__fxstatat@plt+0x82ac>
  40b890:	mov	x22, x0
  40b894:	ldr	x3, [x20, #32]
  40b898:	adrp	x2, 415000 <__fxstatat@plt+0x11b20>
  40b89c:	add	x2, x2, #0xb28
  40b8a0:	mov	w1, #0x1                   	// #1
  40b8a4:	mov	x0, x19
  40b8a8:	bl	403120 <__fprintf_chk@plt>
  40b8ac:	mov	x3, x21
  40b8b0:	adrp	x2, 415000 <__fxstatat@plt+0x11b20>
  40b8b4:	add	x2, x2, #0xb40
  40b8b8:	mov	w1, #0x1                   	// #1
  40b8bc:	mov	x0, x19
  40b8c0:	bl	403120 <__fprintf_chk@plt>
  40b8c4:	ucvtf	d1, x23
  40b8c8:	mov	x0, #0x4059000000000000    	// #4636737291354636288
  40b8cc:	fmov	d0, x0
  40b8d0:	fmul	d1, d1, d0
  40b8d4:	ucvtf	d0, x21
  40b8d8:	fdiv	d0, d1, d0
  40b8dc:	mov	x3, x23
  40b8e0:	adrp	x2, 415000 <__fxstatat@plt+0x11b20>
  40b8e4:	add	x2, x2, #0xb58
  40b8e8:	mov	w1, #0x1                   	// #1
  40b8ec:	mov	x0, x19
  40b8f0:	bl	403120 <__fprintf_chk@plt>
  40b8f4:	mov	x3, x22
  40b8f8:	adrp	x2, 415000 <__fxstatat@plt+0x11b20>
  40b8fc:	add	x2, x2, #0xb80
  40b900:	mov	w1, #0x1                   	// #1
  40b904:	mov	x0, x19
  40b908:	bl	403120 <__fprintf_chk@plt>
  40b90c:	ldp	x19, x20, [sp, #16]
  40b910:	ldp	x21, x22, [sp, #32]
  40b914:	ldr	x23, [sp, #48]
  40b918:	ldp	x29, x30, [sp], #64
  40b91c:	ret
  40b920:	stp	x29, x30, [sp, #-48]!
  40b924:	mov	x29, sp
  40b928:	stp	x19, x20, [sp, #16]
  40b92c:	str	x21, [sp, #32]
  40b930:	mov	x21, x0
  40b934:	mov	x20, x1
  40b938:	bl	40b4d4 <__fxstatat@plt+0x7ff4>
  40b93c:	mov	x19, x0
  40b940:	ldr	x0, [x0]
  40b944:	cbz	x0, 40b98c <__fxstatat@plt+0x84ac>
  40b948:	ldr	x1, [x19]
  40b94c:	cmp	x1, x20
  40b950:	b.eq	40b974 <__fxstatat@plt+0x8494>  // b.none
  40b954:	ldr	x2, [x21, #56]
  40b958:	mov	x0, x20
  40b95c:	blr	x2
  40b960:	and	w0, w0, #0xff
  40b964:	cbnz	w0, 40b974 <__fxstatat@plt+0x8494>
  40b968:	ldr	x19, [x19, #8]
  40b96c:	cbnz	x19, 40b948 <__fxstatat@plt+0x8468>
  40b970:	b	40b978 <__fxstatat@plt+0x8498>
  40b974:	ldr	x19, [x19]
  40b978:	mov	x0, x19
  40b97c:	ldp	x19, x20, [sp, #16]
  40b980:	ldr	x21, [sp, #32]
  40b984:	ldp	x29, x30, [sp], #48
  40b988:	ret
  40b98c:	mov	x19, x0
  40b990:	b	40b978 <__fxstatat@plt+0x8498>
  40b994:	ldr	x1, [x0, #32]
  40b998:	cbz	x1, 40b9cc <__fxstatat@plt+0x84ec>
  40b99c:	ldr	x1, [x0]
  40b9a0:	ldr	x2, [x0, #8]
  40b9a4:	cmp	x1, x2
  40b9a8:	b.cs	40b9c0 <__fxstatat@plt+0x84e0>  // b.hs, b.nlast
  40b9ac:	ldr	x0, [x1]
  40b9b0:	cbnz	x0, 40b9d0 <__fxstatat@plt+0x84f0>
  40b9b4:	add	x1, x1, #0x10
  40b9b8:	cmp	x1, x2
  40b9bc:	b.cc	40b9ac <__fxstatat@plt+0x84cc>  // b.lo, b.ul, b.last
  40b9c0:	stp	x29, x30, [sp, #-16]!
  40b9c4:	mov	x29, sp
  40b9c8:	bl	403070 <abort@plt>
  40b9cc:	mov	x0, #0x0                   	// #0
  40b9d0:	ret
  40b9d4:	stp	x29, x30, [sp, #-32]!
  40b9d8:	mov	x29, sp
  40b9dc:	stp	x19, x20, [sp, #16]
  40b9e0:	mov	x20, x0
  40b9e4:	mov	x19, x1
  40b9e8:	bl	40b4d4 <__fxstatat@plt+0x7ff4>
  40b9ec:	mov	x3, x0
  40b9f0:	mov	x2, x0
  40b9f4:	b	40ba08 <__fxstatat@plt+0x8528>
  40b9f8:	ldr	x0, [x1]
  40b9fc:	b	40ba3c <__fxstatat@plt+0x855c>
  40ba00:	ldr	x2, [x2, #8]
  40ba04:	cbz	x2, 40ba1c <__fxstatat@plt+0x853c>
  40ba08:	ldr	x4, [x2]
  40ba0c:	cmp	x4, x19
  40ba10:	b.ne	40ba00 <__fxstatat@plt+0x8520>  // b.any
  40ba14:	ldr	x1, [x2, #8]
  40ba18:	cbnz	x1, 40b9f8 <__fxstatat@plt+0x8518>
  40ba1c:	ldr	x1, [x20, #8]
  40ba20:	add	x3, x3, #0x10
  40ba24:	cmp	x1, x3
  40ba28:	b.ls	40ba38 <__fxstatat@plt+0x8558>  // b.plast
  40ba2c:	ldr	x0, [x3]
  40ba30:	cbz	x0, 40ba20 <__fxstatat@plt+0x8540>
  40ba34:	b	40ba3c <__fxstatat@plt+0x855c>
  40ba38:	mov	x0, #0x0                   	// #0
  40ba3c:	ldp	x19, x20, [sp, #16]
  40ba40:	ldp	x29, x30, [sp], #32
  40ba44:	ret
  40ba48:	mov	x6, x0
  40ba4c:	ldr	x5, [x0]
  40ba50:	ldr	x0, [x0, #8]
  40ba54:	cmp	x5, x0
  40ba58:	b.cs	40baac <__fxstatat@plt+0x85cc>  // b.hs, b.nlast
  40ba5c:	mov	x0, #0x0                   	// #0
  40ba60:	sub	x4, x1, #0x8
  40ba64:	b	40ba78 <__fxstatat@plt+0x8598>
  40ba68:	add	x5, x5, #0x10
  40ba6c:	ldr	x1, [x6, #8]
  40ba70:	cmp	x1, x5
  40ba74:	b.ls	40baa8 <__fxstatat@plt+0x85c8>  // b.plast
  40ba78:	ldr	x1, [x5]
  40ba7c:	cbz	x1, 40ba68 <__fxstatat@plt+0x8588>
  40ba80:	cmp	x2, x0
  40ba84:	b.ls	40baa8 <__fxstatat@plt+0x85c8>  // b.plast
  40ba88:	mov	x1, x5
  40ba8c:	add	x0, x0, #0x1
  40ba90:	ldr	x3, [x1]
  40ba94:	str	x3, [x4, x0, lsl #3]
  40ba98:	ldr	x1, [x1, #8]
  40ba9c:	cbz	x1, 40ba68 <__fxstatat@plt+0x8588>
  40baa0:	cmp	x2, x0
  40baa4:	b.ne	40ba8c <__fxstatat@plt+0x85ac>  // b.any
  40baa8:	ret
  40baac:	mov	x0, #0x0                   	// #0
  40bab0:	b	40baa8 <__fxstatat@plt+0x85c8>
  40bab4:	stp	x29, x30, [sp, #-64]!
  40bab8:	mov	x29, sp
  40babc:	stp	x19, x20, [sp, #16]
  40bac0:	stp	x23, x24, [sp, #48]
  40bac4:	mov	x24, x0
  40bac8:	ldr	x23, [x0]
  40bacc:	ldr	x0, [x0, #8]
  40bad0:	cmp	x23, x0
  40bad4:	b.cs	40bb34 <__fxstatat@plt+0x8654>  // b.hs, b.nlast
  40bad8:	stp	x21, x22, [sp, #32]
  40badc:	mov	x21, x1
  40bae0:	mov	x22, x2
  40bae4:	mov	x20, #0x0                   	// #0
  40bae8:	b	40bafc <__fxstatat@plt+0x861c>
  40baec:	add	x23, x23, #0x10
  40baf0:	ldr	x0, [x24, #8]
  40baf4:	cmp	x0, x23
  40baf8:	b.ls	40bb2c <__fxstatat@plt+0x864c>  // b.plast
  40bafc:	ldr	x0, [x23]
  40bb00:	cbz	x0, 40baec <__fxstatat@plt+0x860c>
  40bb04:	mov	x19, x23
  40bb08:	mov	x1, x22
  40bb0c:	ldr	x0, [x19]
  40bb10:	blr	x21
  40bb14:	and	w0, w0, #0xff
  40bb18:	cbz	w0, 40bb3c <__fxstatat@plt+0x865c>
  40bb1c:	add	x20, x20, #0x1
  40bb20:	ldr	x19, [x19, #8]
  40bb24:	cbnz	x19, 40bb08 <__fxstatat@plt+0x8628>
  40bb28:	b	40baec <__fxstatat@plt+0x860c>
  40bb2c:	ldp	x21, x22, [sp, #32]
  40bb30:	b	40bb40 <__fxstatat@plt+0x8660>
  40bb34:	mov	x20, #0x0                   	// #0
  40bb38:	b	40bb40 <__fxstatat@plt+0x8660>
  40bb3c:	ldp	x21, x22, [sp, #32]
  40bb40:	mov	x0, x20
  40bb44:	ldp	x19, x20, [sp, #16]
  40bb48:	ldp	x23, x24, [sp, #48]
  40bb4c:	ldp	x29, x30, [sp], #64
  40bb50:	ret
  40bb54:	mov	x4, x0
  40bb58:	ldrb	w2, [x0]
  40bb5c:	cbz	w2, 40bb84 <__fxstatat@plt+0x86a4>
  40bb60:	mov	x0, #0x0                   	// #0
  40bb64:	lsl	x3, x0, #5
  40bb68:	sub	x0, x3, x0
  40bb6c:	add	x2, x0, w2, uxtb
  40bb70:	udiv	x0, x2, x1
  40bb74:	msub	x0, x0, x1, x2
  40bb78:	ldrb	w2, [x4, #1]!
  40bb7c:	cbnz	w2, 40bb64 <__fxstatat@plt+0x8684>
  40bb80:	ret
  40bb84:	mov	x0, #0x0                   	// #0
  40bb88:	b	40bb80 <__fxstatat@plt+0x86a0>
  40bb8c:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  40bb90:	add	x1, x1, #0xb98
  40bb94:	ldp	x2, x3, [x1]
  40bb98:	stp	x2, x3, [x0]
  40bb9c:	ldr	w1, [x1, #16]
  40bba0:	str	w1, [x0, #16]
  40bba4:	ret
  40bba8:	stp	x29, x30, [sp, #-64]!
  40bbac:	mov	x29, sp
  40bbb0:	stp	x19, x20, [sp, #16]
  40bbb4:	stp	x21, x22, [sp, #32]
  40bbb8:	stp	x23, x24, [sp, #48]
  40bbbc:	mov	x24, x0
  40bbc0:	mov	x20, x1
  40bbc4:	mov	x23, x4
  40bbc8:	adrp	x1, 40b000 <__fxstatat@plt+0x7b20>
  40bbcc:	add	x1, x1, #0x31c
  40bbd0:	cmp	x2, #0x0
  40bbd4:	csel	x22, x1, x2, eq  // eq = none
  40bbd8:	adrp	x1, 40b000 <__fxstatat@plt+0x7b20>
  40bbdc:	add	x1, x1, #0x32c
  40bbe0:	cmp	x3, #0x0
  40bbe4:	csel	x21, x1, x3, eq  // eq = none
  40bbe8:	mov	x0, #0x50                  	// #80
  40bbec:	bl	402e80 <malloc@plt>
  40bbf0:	mov	x19, x0
  40bbf4:	cbz	x0, 40bc64 <__fxstatat@plt+0x8784>
  40bbf8:	adrp	x0, 415000 <__fxstatat@plt+0x11b20>
  40bbfc:	add	x0, x0, #0xb98
  40bc00:	cmp	x20, #0x0
  40bc04:	csel	x20, x0, x20, eq  // eq = none
  40bc08:	str	x20, [x19, #40]
  40bc0c:	mov	x0, x19
  40bc10:	bl	40b338 <__fxstatat@plt+0x7e58>
  40bc14:	and	w0, w0, #0xff
  40bc18:	cbz	w0, 40bc7c <__fxstatat@plt+0x879c>
  40bc1c:	mov	x1, x20
  40bc20:	mov	x0, x24
  40bc24:	bl	40b3f4 <__fxstatat@plt+0x7f14>
  40bc28:	mov	x20, x0
  40bc2c:	str	x0, [x19, #16]
  40bc30:	cbz	x0, 40bc7c <__fxstatat@plt+0x879c>
  40bc34:	mov	x1, #0x10                  	// #16
  40bc38:	bl	402fa0 <calloc@plt>
  40bc3c:	str	x0, [x19]
  40bc40:	cbz	x0, 40bc7c <__fxstatat@plt+0x879c>
  40bc44:	add	x20, x0, x20, lsl #4
  40bc48:	str	x20, [x19, #8]
  40bc4c:	str	xzr, [x19, #24]
  40bc50:	str	xzr, [x19, #32]
  40bc54:	str	x22, [x19, #48]
  40bc58:	str	x21, [x19, #56]
  40bc5c:	str	x23, [x19, #64]
  40bc60:	str	xzr, [x19, #72]
  40bc64:	mov	x0, x19
  40bc68:	ldp	x19, x20, [sp, #16]
  40bc6c:	ldp	x21, x22, [sp, #32]
  40bc70:	ldp	x23, x24, [sp, #48]
  40bc74:	ldp	x29, x30, [sp], #64
  40bc78:	ret
  40bc7c:	mov	x0, x19
  40bc80:	bl	4031b0 <free@plt>
  40bc84:	mov	x19, #0x0                   	// #0
  40bc88:	b	40bc64 <__fxstatat@plt+0x8784>
  40bc8c:	stp	x29, x30, [sp, #-48]!
  40bc90:	mov	x29, sp
  40bc94:	stp	x19, x20, [sp, #16]
  40bc98:	str	x21, [sp, #32]
  40bc9c:	mov	x20, x0
  40bca0:	ldr	x21, [x0]
  40bca4:	ldr	x0, [x0, #8]
  40bca8:	cmp	x21, x0
  40bcac:	b.cc	40bd20 <__fxstatat@plt+0x8840>  // b.lo, b.ul, b.last
  40bcb0:	str	xzr, [x20, #24]
  40bcb4:	str	xzr, [x20, #32]
  40bcb8:	ldp	x19, x20, [sp, #16]
  40bcbc:	ldr	x21, [sp, #32]
  40bcc0:	ldp	x29, x30, [sp], #48
  40bcc4:	ret
  40bcc8:	str	xzr, [x19]
  40bccc:	ldr	x0, [x19, #8]
  40bcd0:	ldr	x1, [x20, #72]
  40bcd4:	str	x1, [x19, #8]
  40bcd8:	str	x19, [x20, #72]
  40bcdc:	cbz	x0, 40bcf8 <__fxstatat@plt+0x8818>
  40bce0:	mov	x19, x0
  40bce4:	ldr	x1, [x20, #64]
  40bce8:	cbz	x1, 40bcc8 <__fxstatat@plt+0x87e8>
  40bcec:	ldr	x0, [x19]
  40bcf0:	blr	x1
  40bcf4:	b	40bcc8 <__fxstatat@plt+0x87e8>
  40bcf8:	ldr	x1, [x20, #64]
  40bcfc:	cbz	x1, 40bd08 <__fxstatat@plt+0x8828>
  40bd00:	ldr	x0, [x21]
  40bd04:	blr	x1
  40bd08:	str	xzr, [x21]
  40bd0c:	str	xzr, [x21, #8]
  40bd10:	add	x21, x21, #0x10
  40bd14:	ldr	x0, [x20, #8]
  40bd18:	cmp	x0, x21
  40bd1c:	b.ls	40bcb0 <__fxstatat@plt+0x87d0>  // b.plast
  40bd20:	ldr	x0, [x21]
  40bd24:	cbz	x0, 40bd10 <__fxstatat@plt+0x8830>
  40bd28:	ldr	x19, [x21, #8]
  40bd2c:	cbnz	x19, 40bce4 <__fxstatat@plt+0x8804>
  40bd30:	b	40bcf8 <__fxstatat@plt+0x8818>
  40bd34:	stp	x29, x30, [sp, #-48]!
  40bd38:	mov	x29, sp
  40bd3c:	stp	x19, x20, [sp, #16]
  40bd40:	str	x21, [sp, #32]
  40bd44:	mov	x21, x0
  40bd48:	ldr	x0, [x0, #64]
  40bd4c:	cbz	x0, 40bda0 <__fxstatat@plt+0x88c0>
  40bd50:	ldr	x0, [x21, #32]
  40bd54:	cbz	x0, 40bda0 <__fxstatat@plt+0x88c0>
  40bd58:	ldr	x20, [x21]
  40bd5c:	ldr	x0, [x21, #8]
  40bd60:	cmp	x20, x0
  40bd64:	b.cc	40bd7c <__fxstatat@plt+0x889c>  // b.lo, b.ul, b.last
  40bd68:	b	40bdb0 <__fxstatat@plt+0x88d0>
  40bd6c:	add	x20, x20, #0x10
  40bd70:	ldr	x0, [x21, #8]
  40bd74:	cmp	x0, x20
  40bd78:	b.ls	40bda0 <__fxstatat@plt+0x88c0>  // b.plast
  40bd7c:	ldr	x0, [x20]
  40bd80:	cbz	x0, 40bd6c <__fxstatat@plt+0x888c>
  40bd84:	mov	x19, x20
  40bd88:	ldr	x1, [x21, #64]
  40bd8c:	ldr	x0, [x19]
  40bd90:	blr	x1
  40bd94:	ldr	x19, [x19, #8]
  40bd98:	cbnz	x19, 40bd88 <__fxstatat@plt+0x88a8>
  40bd9c:	b	40bd6c <__fxstatat@plt+0x888c>
  40bda0:	ldr	x20, [x21]
  40bda4:	ldr	x0, [x21, #8]
  40bda8:	cmp	x20, x0
  40bdac:	b.cc	40bdf8 <__fxstatat@plt+0x8918>  // b.lo, b.ul, b.last
  40bdb0:	ldr	x19, [x21, #72]
  40bdb4:	cbz	x19, 40bdc8 <__fxstatat@plt+0x88e8>
  40bdb8:	mov	x0, x19
  40bdbc:	ldr	x19, [x19, #8]
  40bdc0:	bl	4031b0 <free@plt>
  40bdc4:	cbnz	x19, 40bdb8 <__fxstatat@plt+0x88d8>
  40bdc8:	ldr	x0, [x21]
  40bdcc:	bl	4031b0 <free@plt>
  40bdd0:	mov	x0, x21
  40bdd4:	bl	4031b0 <free@plt>
  40bdd8:	ldp	x19, x20, [sp, #16]
  40bddc:	ldr	x21, [sp, #32]
  40bde0:	ldp	x29, x30, [sp], #48
  40bde4:	ret
  40bde8:	add	x20, x20, #0x10
  40bdec:	ldr	x0, [x21, #8]
  40bdf0:	cmp	x0, x20
  40bdf4:	b.ls	40bdb0 <__fxstatat@plt+0x88d0>  // b.plast
  40bdf8:	ldr	x19, [x20, #8]
  40bdfc:	cbz	x19, 40bde8 <__fxstatat@plt+0x8908>
  40be00:	mov	x0, x19
  40be04:	ldr	x19, [x19, #8]
  40be08:	bl	4031b0 <free@plt>
  40be0c:	cbnz	x19, 40be00 <__fxstatat@plt+0x8920>
  40be10:	b	40bde8 <__fxstatat@plt+0x8908>
  40be14:	stp	x29, x30, [sp, #-128]!
  40be18:	mov	x29, sp
  40be1c:	stp	x19, x20, [sp, #16]
  40be20:	str	x21, [sp, #32]
  40be24:	mov	x19, x0
  40be28:	mov	x0, x1
  40be2c:	ldr	x21, [x19, #40]
  40be30:	mov	x1, x21
  40be34:	bl	40b3f4 <__fxstatat@plt+0x7f14>
  40be38:	cbz	x0, 40bf2c <__fxstatat@plt+0x8a4c>
  40be3c:	mov	x20, x0
  40be40:	ldr	x0, [x19, #16]
  40be44:	cmp	x0, x20
  40be48:	b.eq	40bf44 <__fxstatat@plt+0x8a64>  // b.none
  40be4c:	mov	x1, #0x10                  	// #16
  40be50:	mov	x0, x20
  40be54:	bl	402fa0 <calloc@plt>
  40be58:	str	x0, [sp, #48]
  40be5c:	cbz	x0, 40bf4c <__fxstatat@plt+0x8a6c>
  40be60:	str	x20, [sp, #64]
  40be64:	add	x20, x0, x20, lsl #4
  40be68:	str	x20, [sp, #56]
  40be6c:	str	xzr, [sp, #72]
  40be70:	str	xzr, [sp, #80]
  40be74:	str	x21, [sp, #88]
  40be78:	ldr	x0, [x19, #48]
  40be7c:	str	x0, [sp, #96]
  40be80:	ldr	x0, [x19, #56]
  40be84:	str	x0, [sp, #104]
  40be88:	ldr	x0, [x19, #64]
  40be8c:	str	x0, [sp, #112]
  40be90:	ldr	x0, [x19, #72]
  40be94:	str	x0, [sp, #120]
  40be98:	mov	w2, #0x0                   	// #0
  40be9c:	mov	x1, x19
  40bea0:	add	x0, sp, #0x30
  40bea4:	bl	40b518 <__fxstatat@plt+0x8038>
  40bea8:	ands	w20, w0, #0xff
  40beac:	b.ne	40bef4 <__fxstatat@plt+0x8a14>  // b.any
  40beb0:	ldr	x0, [sp, #120]
  40beb4:	str	x0, [x19, #72]
  40beb8:	mov	w2, #0x1                   	// #1
  40bebc:	add	x1, sp, #0x30
  40bec0:	mov	x0, x19
  40bec4:	bl	40b518 <__fxstatat@plt+0x8038>
  40bec8:	and	w0, w0, #0xff
  40becc:	cbz	w0, 40bf28 <__fxstatat@plt+0x8a48>
  40bed0:	mov	w2, #0x0                   	// #0
  40bed4:	add	x1, sp, #0x30
  40bed8:	mov	x0, x19
  40bedc:	bl	40b518 <__fxstatat@plt+0x8038>
  40bee0:	and	w0, w0, #0xff
  40bee4:	cbz	w0, 40bf28 <__fxstatat@plt+0x8a48>
  40bee8:	ldr	x0, [sp, #48]
  40beec:	bl	4031b0 <free@plt>
  40bef0:	b	40bf30 <__fxstatat@plt+0x8a50>
  40bef4:	ldr	x0, [x19]
  40bef8:	bl	4031b0 <free@plt>
  40befc:	ldr	x0, [sp, #48]
  40bf00:	str	x0, [x19]
  40bf04:	ldr	x0, [sp, #56]
  40bf08:	str	x0, [x19, #8]
  40bf0c:	ldr	x0, [sp, #64]
  40bf10:	str	x0, [x19, #16]
  40bf14:	ldr	x0, [sp, #72]
  40bf18:	str	x0, [x19, #24]
  40bf1c:	ldr	x0, [sp, #120]
  40bf20:	str	x0, [x19, #72]
  40bf24:	b	40bf30 <__fxstatat@plt+0x8a50>
  40bf28:	bl	403070 <abort@plt>
  40bf2c:	mov	w20, #0x0                   	// #0
  40bf30:	mov	w0, w20
  40bf34:	ldp	x19, x20, [sp, #16]
  40bf38:	ldr	x21, [sp, #32]
  40bf3c:	ldp	x29, x30, [sp], #128
  40bf40:	ret
  40bf44:	mov	w20, #0x1                   	// #1
  40bf48:	b	40bf30 <__fxstatat@plt+0x8a50>
  40bf4c:	mov	w20, #0x0                   	// #0
  40bf50:	b	40bf30 <__fxstatat@plt+0x8a50>
  40bf54:	stp	x29, x30, [sp, #-64]!
  40bf58:	mov	x29, sp
  40bf5c:	stp	x19, x20, [sp, #16]
  40bf60:	str	x21, [sp, #32]
  40bf64:	cbz	x1, 40bfa4 <__fxstatat@plt+0x8ac4>
  40bf68:	mov	x19, x0
  40bf6c:	mov	x20, x1
  40bf70:	mov	x21, x2
  40bf74:	mov	w3, #0x0                   	// #0
  40bf78:	add	x2, sp, #0x38
  40bf7c:	bl	40b674 <__fxstatat@plt+0x8194>
  40bf80:	mov	x1, x0
  40bf84:	cbz	x0, 40bfa8 <__fxstatat@plt+0x8ac8>
  40bf88:	mov	w0, #0x0                   	// #0
  40bf8c:	cbz	x21, 40bf94 <__fxstatat@plt+0x8ab4>
  40bf90:	str	x1, [x21]
  40bf94:	ldp	x19, x20, [sp, #16]
  40bf98:	ldr	x21, [sp, #32]
  40bf9c:	ldp	x29, x30, [sp], #64
  40bfa0:	ret
  40bfa4:	bl	403070 <abort@plt>
  40bfa8:	ldr	x0, [x19, #24]
  40bfac:	ucvtf	s1, x0
  40bfb0:	ldr	x1, [x19, #40]
  40bfb4:	ldr	x0, [x19, #16]
  40bfb8:	ucvtf	s0, x0
  40bfbc:	ldr	s2, [x1, #8]
  40bfc0:	fmul	s0, s0, s2
  40bfc4:	fcmpe	s1, s0
  40bfc8:	b.gt	40c010 <__fxstatat@plt+0x8b30>
  40bfcc:	ldr	x0, [sp, #56]
  40bfd0:	ldr	x1, [x0]
  40bfd4:	cbz	x1, 40c0bc <__fxstatat@plt+0x8bdc>
  40bfd8:	ldr	x1, [x19, #72]
  40bfdc:	cbz	x1, 40c0a4 <__fxstatat@plt+0x8bc4>
  40bfe0:	ldr	x0, [x1, #8]
  40bfe4:	str	x0, [x19, #72]
  40bfe8:	str	x20, [x1]
  40bfec:	ldr	x0, [sp, #56]
  40bff0:	ldr	x2, [x0, #8]
  40bff4:	str	x2, [x1, #8]
  40bff8:	str	x1, [x0, #8]
  40bffc:	ldr	x0, [x19, #32]
  40c000:	add	x0, x0, #0x1
  40c004:	str	x0, [x19, #32]
  40c008:	mov	w0, #0x1                   	// #1
  40c00c:	b	40bf94 <__fxstatat@plt+0x8ab4>
  40c010:	mov	x0, x19
  40c014:	bl	40b338 <__fxstatat@plt+0x7e58>
  40c018:	ldr	x1, [x19, #40]
  40c01c:	ldr	s2, [x1, #8]
  40c020:	ldr	x0, [x19, #16]
  40c024:	ucvtf	s0, x0
  40c028:	ldr	x0, [x19, #24]
  40c02c:	ucvtf	s1, x0
  40c030:	fmul	s3, s2, s0
  40c034:	fcmpe	s1, s3
  40c038:	b.le	40bfcc <__fxstatat@plt+0x8aec>
  40c03c:	ldrb	w0, [x1, #16]
  40c040:	cbz	w0, 40c094 <__fxstatat@plt+0x8bb4>
  40c044:	ldr	s1, [x1, #12]
  40c048:	fmul	s0, s0, s1
  40c04c:	mov	w0, #0x5f800000            	// #1602224128
  40c050:	fmov	s1, w0
  40c054:	mov	w0, #0xffffffff            	// #-1
  40c058:	fcmpe	s0, s1
  40c05c:	b.ge	40bf94 <__fxstatat@plt+0x8ab4>  // b.tcont
  40c060:	fcvtzu	x1, s0
  40c064:	mov	x0, x19
  40c068:	bl	40be14 <__fxstatat@plt+0x8934>
  40c06c:	and	w1, w0, #0xff
  40c070:	mov	w0, #0xffffffff            	// #-1
  40c074:	cbz	w1, 40bf94 <__fxstatat@plt+0x8ab4>
  40c078:	mov	w3, #0x0                   	// #0
  40c07c:	add	x2, sp, #0x38
  40c080:	mov	x1, x20
  40c084:	mov	x0, x19
  40c088:	bl	40b674 <__fxstatat@plt+0x8194>
  40c08c:	cbz	x0, 40bfcc <__fxstatat@plt+0x8aec>
  40c090:	bl	403070 <abort@plt>
  40c094:	ldr	s1, [x1, #12]
  40c098:	fmul	s0, s0, s1
  40c09c:	fmul	s0, s0, s2
  40c0a0:	b	40c04c <__fxstatat@plt+0x8b6c>
  40c0a4:	mov	x0, #0x10                  	// #16
  40c0a8:	bl	402e80 <malloc@plt>
  40c0ac:	mov	x1, x0
  40c0b0:	mov	w0, #0xffffffff            	// #-1
  40c0b4:	cbz	x1, 40bf94 <__fxstatat@plt+0x8ab4>
  40c0b8:	b	40bfe8 <__fxstatat@plt+0x8b08>
  40c0bc:	str	x20, [x0]
  40c0c0:	ldr	x0, [x19, #32]
  40c0c4:	add	x0, x0, #0x1
  40c0c8:	str	x0, [x19, #32]
  40c0cc:	ldr	x0, [x19, #24]
  40c0d0:	add	x0, x0, #0x1
  40c0d4:	str	x0, [x19, #24]
  40c0d8:	mov	w0, #0x1                   	// #1
  40c0dc:	b	40bf94 <__fxstatat@plt+0x8ab4>
  40c0e0:	stp	x29, x30, [sp, #-48]!
  40c0e4:	mov	x29, sp
  40c0e8:	str	x19, [sp, #16]
  40c0ec:	mov	x19, x1
  40c0f0:	add	x2, sp, #0x28
  40c0f4:	bl	40bf54 <__fxstatat@plt+0x8a74>
  40c0f8:	cmn	w0, #0x1
  40c0fc:	b.eq	40c118 <__fxstatat@plt+0x8c38>  // b.none
  40c100:	cmp	w0, #0x0
  40c104:	ldr	x0, [sp, #40]
  40c108:	csel	x0, x0, x19, eq  // eq = none
  40c10c:	ldr	x19, [sp, #16]
  40c110:	ldp	x29, x30, [sp], #48
  40c114:	ret
  40c118:	mov	x0, #0x0                   	// #0
  40c11c:	b	40c10c <__fxstatat@plt+0x8c2c>
  40c120:	stp	x29, x30, [sp, #-64]!
  40c124:	mov	x29, sp
  40c128:	stp	x19, x20, [sp, #16]
  40c12c:	mov	x19, x0
  40c130:	mov	w3, #0x1                   	// #1
  40c134:	add	x2, sp, #0x38
  40c138:	bl	40b674 <__fxstatat@plt+0x8194>
  40c13c:	mov	x20, x0
  40c140:	cbz	x0, 40c15c <__fxstatat@plt+0x8c7c>
  40c144:	ldr	x0, [x19, #32]
  40c148:	sub	x0, x0, #0x1
  40c14c:	str	x0, [x19, #32]
  40c150:	ldr	x0, [sp, #56]
  40c154:	ldr	x0, [x0]
  40c158:	cbz	x0, 40c16c <__fxstatat@plt+0x8c8c>
  40c15c:	mov	x0, x20
  40c160:	ldp	x19, x20, [sp, #16]
  40c164:	ldp	x29, x30, [sp], #64
  40c168:	ret
  40c16c:	ldr	x0, [x19, #24]
  40c170:	sub	x0, x0, #0x1
  40c174:	str	x0, [x19, #24]
  40c178:	ucvtf	s0, x0
  40c17c:	ldr	x1, [x19, #40]
  40c180:	ldr	x0, [x19, #16]
  40c184:	ucvtf	s1, x0
  40c188:	ldr	s2, [x1]
  40c18c:	fmul	s1, s1, s2
  40c190:	fcmpe	s0, s1
  40c194:	b.pl	40c15c <__fxstatat@plt+0x8c7c>  // b.nfrst
  40c198:	mov	x0, x19
  40c19c:	bl	40b338 <__fxstatat@plt+0x7e58>
  40c1a0:	ldr	x1, [x19, #40]
  40c1a4:	ldr	x0, [x19, #16]
  40c1a8:	ucvtf	s0, x0
  40c1ac:	ldr	x0, [x19, #24]
  40c1b0:	ucvtf	s2, x0
  40c1b4:	ldr	s1, [x1]
  40c1b8:	fmul	s1, s0, s1
  40c1bc:	fcmpe	s2, s1
  40c1c0:	b.pl	40c15c <__fxstatat@plt+0x8c7c>  // b.nfrst
  40c1c4:	ldrb	w0, [x1, #16]
  40c1c8:	cbz	w0, 40c210 <__fxstatat@plt+0x8d30>
  40c1cc:	ldr	s1, [x1, #4]
  40c1d0:	fmul	s0, s0, s1
  40c1d4:	fcvtzu	x1, s0
  40c1d8:	mov	x0, x19
  40c1dc:	bl	40be14 <__fxstatat@plt+0x8934>
  40c1e0:	and	w0, w0, #0xff
  40c1e4:	cbnz	w0, 40c15c <__fxstatat@plt+0x8c7c>
  40c1e8:	str	x21, [sp, #32]
  40c1ec:	ldr	x21, [x19, #72]
  40c1f0:	cbz	x21, 40c204 <__fxstatat@plt+0x8d24>
  40c1f4:	mov	x0, x21
  40c1f8:	ldr	x21, [x21, #8]
  40c1fc:	bl	4031b0 <free@plt>
  40c200:	cbnz	x21, 40c1f4 <__fxstatat@plt+0x8d14>
  40c204:	str	xzr, [x19, #72]
  40c208:	ldr	x21, [sp, #32]
  40c20c:	b	40c15c <__fxstatat@plt+0x8c7c>
  40c210:	ldr	s1, [x1, #4]
  40c214:	fmul	s0, s0, s1
  40c218:	ldr	s1, [x1, #8]
  40c21c:	fmul	s0, s0, s1
  40c220:	fcvtzu	x1, s0
  40c224:	b	40c1d8 <__fxstatat@plt+0x8cf8>
  40c228:	stp	x29, x30, [sp, #-32]!
  40c22c:	mov	x29, sp
  40c230:	stp	x19, x20, [sp, #16]
  40c234:	mov	x20, x0
  40c238:	mov	x19, x1
  40c23c:	ldr	x0, [x0]
  40c240:	bl	412530 <__fxstatat@plt+0xf050>
  40c244:	ldr	x1, [x20, #8]
  40c248:	eor	x0, x0, x1
  40c24c:	udiv	x1, x0, x19
  40c250:	msub	x0, x1, x19, x0
  40c254:	ldp	x19, x20, [sp, #16]
  40c258:	ldp	x29, x30, [sp], #32
  40c25c:	ret
  40c260:	ldr	x0, [x0, #8]
  40c264:	udiv	x2, x0, x1
  40c268:	msub	x0, x2, x1, x0
  40c26c:	ret
  40c270:	ldr	x3, [x0, #8]
  40c274:	ldr	x2, [x1, #8]
  40c278:	cmp	x3, x2
  40c27c:	b.eq	40c28c <__fxstatat@plt+0x8dac>  // b.none
  40c280:	mov	w2, #0x0                   	// #0
  40c284:	and	w0, w2, #0x1
  40c288:	ret
  40c28c:	ldr	x4, [x0, #16]
  40c290:	ldr	x3, [x1, #16]
  40c294:	mov	w2, #0x0                   	// #0
  40c298:	cmp	x4, x3
  40c29c:	b.ne	40c284 <__fxstatat@plt+0x8da4>  // b.any
  40c2a0:	stp	x29, x30, [sp, #-16]!
  40c2a4:	mov	x29, sp
  40c2a8:	ldr	x1, [x1]
  40c2ac:	ldr	x0, [x0]
  40c2b0:	bl	40ee1c <__fxstatat@plt+0xb93c>
  40c2b4:	and	w2, w0, #0xff
  40c2b8:	and	w0, w2, #0x1
  40c2bc:	ldp	x29, x30, [sp], #16
  40c2c0:	ret
  40c2c4:	mov	x2, x0
  40c2c8:	ldr	x3, [x0, #8]
  40c2cc:	ldr	x0, [x1, #8]
  40c2d0:	cmp	x3, x0
  40c2d4:	b.eq	40c2e0 <__fxstatat@plt+0x8e00>  // b.none
  40c2d8:	mov	w0, #0x0                   	// #0
  40c2dc:	ret
  40c2e0:	ldr	x4, [x2, #16]
  40c2e4:	ldr	x3, [x1, #16]
  40c2e8:	mov	w0, #0x0                   	// #0
  40c2ec:	cmp	x4, x3
  40c2f0:	b.eq	40c2f8 <__fxstatat@plt+0x8e18>  // b.none
  40c2f4:	ret
  40c2f8:	stp	x29, x30, [sp, #-16]!
  40c2fc:	mov	x29, sp
  40c300:	ldr	x1, [x1]
  40c304:	ldr	x0, [x2]
  40c308:	bl	403130 <strcmp@plt>
  40c30c:	cmp	w0, #0x0
  40c310:	cset	w0, eq  // eq = none
  40c314:	ldp	x29, x30, [sp], #16
  40c318:	ret
  40c31c:	stp	x29, x30, [sp, #-32]!
  40c320:	mov	x29, sp
  40c324:	str	x19, [sp, #16]
  40c328:	mov	x19, x0
  40c32c:	ldr	x0, [x0]
  40c330:	bl	4031b0 <free@plt>
  40c334:	mov	x0, x19
  40c338:	bl	4031b0 <free@plt>
  40c33c:	ldr	x19, [sp, #16]
  40c340:	ldp	x29, x30, [sp], #32
  40c344:	ret
  40c348:	stp	x29, x30, [sp, #-112]!
  40c34c:	mov	x29, sp
  40c350:	stp	x19, x20, [sp, #16]
  40c354:	stp	x23, x24, [sp, #48]
  40c358:	stp	x25, x26, [sp, #64]
  40c35c:	mov	x24, x0
  40c360:	mov	x25, x1
  40c364:	str	x3, [sp, #96]
  40c368:	mov	x19, x0
  40c36c:	ldrb	w1, [x19], #1
  40c370:	cbz	w1, 40c4c4 <__fxstatat@plt+0x8fe4>
  40c374:	stp	x21, x22, [sp, #32]
  40c378:	stp	x27, x28, [sp, #80]
  40c37c:	mov	x26, x2
  40c380:	mov	x23, x0
  40c384:	str	wzr, [sp, #104]
  40c388:	mov	x22, #0x0                   	// #0
  40c38c:	mov	w27, #0x2f                  	// #47
  40c390:	mov	w28, #0x1                   	// #1
  40c394:	b	40c40c <__fxstatat@plt+0x8f2c>
  40c398:	cmp	w1, #0x2f
  40c39c:	csel	x22, x22, x19, eq  // eq = none
  40c3a0:	mov	w1, w0
  40c3a4:	b	40c408 <__fxstatat@plt+0x8f28>
  40c3a8:	ldrb	w1, [x23]
  40c3ac:	cmp	w1, #0x2e
  40c3b0:	b.eq	40c474 <__fxstatat@plt+0x8f94>  // b.none
  40c3b4:	strb	wzr, [x22]
  40c3b8:	ldr	x2, [sp, #96]
  40c3bc:	mov	x1, x23
  40c3c0:	mov	x0, x24
  40c3c4:	blr	x26
  40c3c8:	tbnz	w0, #31, 40c47c <__fxstatat@plt+0x8f9c>
  40c3cc:	str	w20, [sp, #104]
  40c3d0:	str	wzr, [sp, #108]
  40c3d4:	mov	w2, w28
  40c3d8:	mov	x3, #0x0                   	// #0
  40c3dc:	mov	x1, x23
  40c3e0:	mov	x0, x25
  40c3e4:	bl	40f1f4 <__fxstatat@plt+0xbd14>
  40c3e8:	mov	w20, w0
  40c3ec:	cmn	w0, #0x1
  40c3f0:	b.eq	40c490 <__fxstatat@plt+0x8fb0>  // b.none
  40c3f4:	strb	w27, [x22]
  40c3f8:	cbnz	w0, 40c490 <__fxstatat@plt+0x8fb0>
  40c3fc:	mov	x23, x21
  40c400:	ldrb	w1, [x21]
  40c404:	cbz	w1, 40c4cc <__fxstatat@plt+0x8fec>
  40c408:	add	x19, x19, #0x1
  40c40c:	mov	x21, x19
  40c410:	ldrb	w0, [x19]
  40c414:	cmp	w0, #0x2f
  40c418:	b.eq	40c398 <__fxstatat@plt+0x8eb8>  // b.none
  40c41c:	cmp	w1, #0x2f
  40c420:	ccmp	x22, #0x0, #0x4, eq  // eq = none
  40c424:	cset	w20, ne  // ne = any
  40c428:	cmp	w0, #0x0
  40c42c:	csel	w20, w20, wzr, ne  // ne = any
  40c430:	cbz	w20, 40c400 <__fxstatat@plt+0x8f20>
  40c434:	sub	x1, x22, x23
  40c438:	cmp	x1, #0x1
  40c43c:	b.eq	40c3a8 <__fxstatat@plt+0x8ec8>  // b.none
  40c440:	strb	wzr, [x22]
  40c444:	cmp	x1, #0x2
  40c448:	b.ne	40c3b8 <__fxstatat@plt+0x8ed8>  // b.any
  40c44c:	ldrb	w0, [x23]
  40c450:	cmp	w0, #0x2e
  40c454:	b.ne	40c3b8 <__fxstatat@plt+0x8ed8>  // b.any
  40c458:	ldrb	w0, [x23, #1]
  40c45c:	cmp	w0, #0x2e
  40c460:	b.ne	40c3b8 <__fxstatat@plt+0x8ed8>  // b.any
  40c464:	str	wzr, [sp, #108]
  40c468:	str	wzr, [sp, #104]
  40c46c:	mov	w2, #0x0                   	// #0
  40c470:	b	40c3d8 <__fxstatat@plt+0x8ef8>
  40c474:	mov	x23, x19
  40c478:	b	40c3a0 <__fxstatat@plt+0x8ec0>
  40c47c:	bl	4033f0 <__errno_location@plt>
  40c480:	ldr	w0, [x0]
  40c484:	str	w0, [sp, #108]
  40c488:	ldr	w2, [sp, #104]
  40c48c:	b	40c3d8 <__fxstatat@plt+0x8ef8>
  40c490:	ldr	w0, [sp, #108]
  40c494:	cbz	w0, 40c4a8 <__fxstatat@plt+0x8fc8>
  40c498:	bl	4033f0 <__errno_location@plt>
  40c49c:	ldr	w1, [x0]
  40c4a0:	cmp	w1, #0x2
  40c4a4:	b.eq	40c4b8 <__fxstatat@plt+0x8fd8>  // b.none
  40c4a8:	sxtw	x0, w20
  40c4ac:	ldp	x21, x22, [sp, #32]
  40c4b0:	ldp	x27, x28, [sp, #80]
  40c4b4:	b	40c4d8 <__fxstatat@plt+0x8ff8>
  40c4b8:	ldr	w1, [sp, #108]
  40c4bc:	str	w1, [x0]
  40c4c0:	b	40c4a8 <__fxstatat@plt+0x8fc8>
  40c4c4:	mov	x23, x0
  40c4c8:	b	40c4d4 <__fxstatat@plt+0x8ff4>
  40c4cc:	ldp	x21, x22, [sp, #32]
  40c4d0:	ldp	x27, x28, [sp, #80]
  40c4d4:	sub	x0, x23, x24
  40c4d8:	ldp	x19, x20, [sp, #16]
  40c4dc:	ldp	x23, x24, [sp, #48]
  40c4e0:	ldp	x25, x26, [sp, #64]
  40c4e4:	ldp	x29, x30, [sp], #112
  40c4e8:	ret
  40c4ec:	stp	x29, x30, [sp, #-256]!
  40c4f0:	mov	x29, sp
  40c4f4:	stp	x19, x20, [sp, #16]
  40c4f8:	stp	x21, x22, [sp, #32]
  40c4fc:	stp	x23, x24, [sp, #48]
  40c500:	stp	x25, x26, [sp, #64]
  40c504:	mov	x19, x0
  40c508:	mov	x25, x1
  40c50c:	mov	x24, x2
  40c510:	str	x3, [sp, #104]
  40c514:	mov	w21, w4
  40c518:	str	x5, [sp, #112]
  40c51c:	mov	w26, w6
  40c520:	str	w7, [sp, #120]
  40c524:	ldrb	w20, [sp, #264]
  40c528:	ldrb	w0, [x0]
  40c52c:	cmp	w0, #0x2f
  40c530:	b.eq	40c540 <__fxstatat@plt+0x9060>  // b.none
  40c534:	ldr	w0, [x1]
  40c538:	cmp	w0, #0x4
  40c53c:	b.eq	40c564 <__fxstatat@plt+0x9084>  // b.none
  40c540:	cbz	x24, 40c588 <__fxstatat@plt+0x90a8>
  40c544:	ldr	x3, [sp, #104]
  40c548:	mov	x2, x24
  40c54c:	mov	x1, x25
  40c550:	mov	x0, x19
  40c554:	bl	40c348 <__fxstatat@plt+0x8e68>
  40c558:	tbnz	x0, #63, 40c570 <__fxstatat@plt+0x9090>
  40c55c:	stp	x27, x28, [sp, #80]
  40c560:	b	40c590 <__fxstatat@plt+0x90b0>
  40c564:	ldr	w22, [x1, #4]
  40c568:	cbnz	w22, 40c70c <__fxstatat@plt+0x922c>
  40c56c:	b	40c540 <__fxstatat@plt+0x9060>
  40c570:	mov	w20, #0x1                   	// #1
  40c574:	cmn	x0, #0x1
  40c578:	b.lt	40c744 <__fxstatat@plt+0x9264>  // b.tstop
  40c57c:	bl	4033f0 <__errno_location@plt>
  40c580:	ldr	w22, [x0]
  40c584:	b	40c70c <__fxstatat@plt+0x922c>
  40c588:	stp	x27, x28, [sp, #80]
  40c58c:	mov	x0, #0x0                   	// #0
  40c590:	ldr	w1, [sp, #120]
  40c594:	ldr	w2, [sp, #256]
  40c598:	and	w28, w1, w2
  40c59c:	and	w1, w26, #0xc00
  40c5a0:	and	w2, w21, #0x200
  40c5a4:	orr	w1, w1, w2
  40c5a8:	str	w1, [sp, #124]
  40c5ac:	and	w27, w21, #0xffffffc0
  40c5b0:	cmn	w28, #0x1
  40c5b4:	b.eq	40c6cc <__fxstatat@plt+0x91ec>  // b.none
  40c5b8:	add	x23, x19, x0
  40c5bc:	mov	w1, w27
  40c5c0:	mov	x0, x23
  40c5c4:	bl	403480 <mkdir@plt>
  40c5c8:	mov	w22, w0
  40c5cc:	cbnz	w0, 40c6e4 <__fxstatat@plt+0x9204>
  40c5d0:	ldr	x1, [sp, #104]
  40c5d4:	mov	x0, x19
  40c5d8:	ldr	x2, [sp, #112]
  40c5dc:	blr	x2
  40c5e0:	and	w0, w26, w21
  40c5e4:	and	w0, w0, #0x1ff
  40c5e8:	ldr	w1, [sp, #124]
  40c5ec:	orr	w0, w0, w1
  40c5f0:	cmp	w0, #0x0
  40c5f4:	cset	w20, eq  // eq = none
  40c5f8:	cmn	w28, #0x1
  40c5fc:	csel	w20, w20, wzr, eq  // eq = none
  40c600:	mov	w2, #0x3                   	// #3
  40c604:	cbnz	w20, 40c81c <__fxstatat@plt+0x933c>
  40c608:	add	x3, sp, #0x80
  40c60c:	mov	x1, x23
  40c610:	mov	x0, x25
  40c614:	bl	40f1f4 <__fxstatat@plt+0xbd14>
  40c618:	mov	w20, #0x1                   	// #1
  40c61c:	cmn	w0, #0x1
  40c620:	b.lt	40c82c <__fxstatat@plt+0x934c>  // b.tstop
  40c624:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  40c628:	add	x1, x1, #0x548
  40c62c:	cmp	w0, #0x0
  40c630:	mov	w6, w26
  40c634:	mov	w5, w21
  40c638:	ldr	w4, [sp, #256]
  40c63c:	ldr	w3, [sp, #120]
  40c640:	mov	w2, w27
  40c644:	csel	x1, x1, x23, eq  // eq = none
  40c648:	ldr	w0, [sp, #128]
  40c64c:	bl	41259c <__fxstatat@plt+0xf0bc>
  40c650:	cbz	w0, 40c834 <__fxstatat@plt+0x9354>
  40c654:	cbz	w22, 40c674 <__fxstatat@plt+0x9194>
  40c658:	cmp	x24, #0x0
  40c65c:	ccmp	w22, #0x2, #0x4, ne  // ne = any
  40c660:	b.eq	40c80c <__fxstatat@plt+0x932c>  // b.none
  40c664:	bl	4033f0 <__errno_location@plt>
  40c668:	ldr	w0, [x0]
  40c66c:	cmp	w0, #0x14
  40c670:	b.eq	40c814 <__fxstatat@plt+0x9334>  // b.none
  40c674:	bl	4033f0 <__errno_location@plt>
  40c678:	ldr	w21, [x0]
  40c67c:	adrp	x0, 415000 <__fxstatat@plt+0x11b20>
  40c680:	add	x0, x0, #0xbb0
  40c684:	adrp	x1, 413000 <__fxstatat@plt+0xfb20>
  40c688:	add	x1, x1, #0x9e0
  40c68c:	cmn	w28, #0x1
  40c690:	mov	w2, #0x5                   	// #5
  40c694:	csel	x1, x1, x0, eq  // eq = none
  40c698:	mov	x0, #0x0                   	// #0
  40c69c:	bl	403350 <dcgettext@plt>
  40c6a0:	mov	x20, x0
  40c6a4:	mov	x0, x19
  40c6a8:	bl	40e93c <__fxstatat@plt+0xb45c>
  40c6ac:	mov	x3, x0
  40c6b0:	mov	x2, x20
  40c6b4:	mov	w1, w21
  40c6b8:	mov	w0, #0x0                   	// #0
  40c6bc:	bl	402c90 <error@plt>
  40c6c0:	mov	w20, #0x0                   	// #0
  40c6c4:	ldp	x27, x28, [sp, #80]
  40c6c8:	b	40c744 <__fxstatat@plt+0x9264>
  40c6cc:	mov	w27, #0xffffffed            	// #-19
  40c6d0:	and	w27, w21, w27
  40c6d4:	ldr	w1, [sp, #124]
  40c6d8:	cmp	w1, #0x0
  40c6dc:	csel	w27, w27, w21, ne  // ne = any
  40c6e0:	b	40c5b8 <__fxstatat@plt+0x90d8>
  40c6e4:	bl	4033f0 <__errno_location@plt>
  40c6e8:	ldr	w22, [x0]
  40c6ec:	cbz	w20, 40c800 <__fxstatat@plt+0x9320>
  40c6f0:	cbz	w22, 40c824 <__fxstatat@plt+0x9344>
  40c6f4:	cmp	w22, #0x2
  40c6f8:	cset	w20, ne  // ne = any
  40c6fc:	cmp	x24, #0x0
  40c700:	csel	w20, w20, wzr, ne  // ne = any
  40c704:	cbnz	w20, 40c760 <__fxstatat@plt+0x9280>
  40c708:	ldp	x27, x28, [sp, #80]
  40c70c:	mov	w2, #0x5                   	// #5
  40c710:	adrp	x1, 413000 <__fxstatat@plt+0xfb20>
  40c714:	add	x1, x1, #0x8f0
  40c718:	mov	x0, #0x0                   	// #0
  40c71c:	bl	403350 <dcgettext@plt>
  40c720:	mov	x20, x0
  40c724:	mov	x0, x19
  40c728:	bl	40e93c <__fxstatat@plt+0xb45c>
  40c72c:	mov	x3, x0
  40c730:	mov	x2, x20
  40c734:	mov	w1, w22
  40c738:	mov	w0, #0x0                   	// #0
  40c73c:	bl	402c90 <error@plt>
  40c740:	mov	w20, #0x0                   	// #0
  40c744:	mov	w0, w20
  40c748:	ldp	x19, x20, [sp, #16]
  40c74c:	ldp	x21, x22, [sp, #32]
  40c750:	ldp	x23, x24, [sp, #48]
  40c754:	ldp	x25, x26, [sp, #64]
  40c758:	ldp	x29, x30, [sp], #256
  40c75c:	ret
  40c760:	add	x2, sp, #0x80
  40c764:	mov	x1, x23
  40c768:	mov	w0, #0x0                   	// #0
  40c76c:	bl	403420 <__xstat@plt>
  40c770:	cbnz	w0, 40c794 <__fxstatat@plt+0x92b4>
  40c774:	ldr	w0, [sp, #144]
  40c778:	and	w0, w0, #0xf000
  40c77c:	cmp	w0, #0x4, lsl #12
  40c780:	b.eq	40c78c <__fxstatat@plt+0x92ac>  // b.none
  40c784:	ldp	x27, x28, [sp, #80]
  40c788:	b	40c70c <__fxstatat@plt+0x922c>
  40c78c:	ldp	x27, x28, [sp, #80]
  40c790:	b	40c744 <__fxstatat@plt+0x9264>
  40c794:	cmp	w22, #0x11
  40c798:	b.eq	40c7a4 <__fxstatat@plt+0x92c4>  // b.none
  40c79c:	ldp	x27, x28, [sp, #80]
  40c7a0:	b	40c70c <__fxstatat@plt+0x922c>
  40c7a4:	bl	4033f0 <__errno_location@plt>
  40c7a8:	ldr	w20, [x0]
  40c7ac:	cmp	w20, #0x14
  40c7b0:	ccmp	w20, #0x2, #0x4, ne  // ne = any
  40c7b4:	b.ne	40c7c0 <__fxstatat@plt+0x92e0>  // b.any
  40c7b8:	ldp	x27, x28, [sp, #80]
  40c7bc:	b	40c70c <__fxstatat@plt+0x922c>
  40c7c0:	mov	w2, #0x5                   	// #5
  40c7c4:	adrp	x1, 413000 <__fxstatat@plt+0xfb20>
  40c7c8:	add	x1, x1, #0x910
  40c7cc:	mov	x0, #0x0                   	// #0
  40c7d0:	bl	403350 <dcgettext@plt>
  40c7d4:	mov	x21, x0
  40c7d8:	mov	x0, x19
  40c7dc:	bl	40e93c <__fxstatat@plt+0xb45c>
  40c7e0:	mov	x3, x0
  40c7e4:	mov	x2, x21
  40c7e8:	mov	w1, w20
  40c7ec:	mov	w0, #0x0                   	// #0
  40c7f0:	bl	402c90 <error@plt>
  40c7f4:	mov	w20, #0x0                   	// #0
  40c7f8:	ldp	x27, x28, [sp, #80]
  40c7fc:	b	40c744 <__fxstatat@plt+0x9264>
  40c800:	mov	w27, #0xffffffff            	// #-1
  40c804:	mov	w2, #0x2                   	// #2
  40c808:	b	40c608 <__fxstatat@plt+0x9128>
  40c80c:	ldp	x27, x28, [sp, #80]
  40c810:	b	40c70c <__fxstatat@plt+0x922c>
  40c814:	ldp	x27, x28, [sp, #80]
  40c818:	b	40c70c <__fxstatat@plt+0x922c>
  40c81c:	ldp	x27, x28, [sp, #80]
  40c820:	b	40c744 <__fxstatat@plt+0x9264>
  40c824:	ldp	x27, x28, [sp, #80]
  40c828:	b	40c744 <__fxstatat@plt+0x9264>
  40c82c:	ldp	x27, x28, [sp, #80]
  40c830:	b	40c744 <__fxstatat@plt+0x9264>
  40c834:	ldp	x27, x28, [sp, #80]
  40c838:	b	40c744 <__fxstatat@plt+0x9264>
  40c83c:	stp	x29, x30, [sp, #-48]!
  40c840:	mov	x29, sp
  40c844:	stp	x19, x20, [sp, #16]
  40c848:	mov	x20, x0
  40c84c:	ldrb	w1, [x0]
  40c850:	sub	w0, w1, #0x30
  40c854:	and	w0, w0, #0xff
  40c858:	cmp	w0, #0x7
  40c85c:	b.ls	40c8e0 <__fxstatat@plt+0x9400>  // b.plast
  40c860:	mov	x3, x20
  40c864:	mov	x0, #0x1                   	// #1
  40c868:	mov	w4, #0x2b                  	// #43
  40c86c:	cbz	w1, 40c8a0 <__fxstatat@plt+0x93c0>
  40c870:	and	w2, w1, #0xffffffef
  40c874:	and	w2, w2, #0xff
  40c878:	cmp	w2, #0x2d
  40c87c:	ccmp	w1, w4, #0x4, ne  // ne = any
  40c880:	cinc	x0, x0, eq  // eq = none
  40c884:	ldrb	w1, [x3, #1]!
  40c888:	cbnz	w1, 40c870 <__fxstatat@plt+0x9390>
  40c88c:	cmp	xzr, x0, lsr #60
  40c890:	cset	x1, ne  // ne = any
  40c894:	tst	x0, #0x800000000000000
  40c898:	csinc	w1, w1, wzr, eq  // eq = none
  40c89c:	cbnz	w1, 40c964 <__fxstatat@plt+0x9484>
  40c8a0:	lsl	x0, x0, #4
  40c8a4:	bl	410f38 <__fxstatat@plt+0xda58>
  40c8a8:	mov	x4, #0x0                   	// #0
  40c8ac:	mov	w17, #0x438                 	// #1080
  40c8b0:	mov	w16, #0x207                 	// #519
  40c8b4:	mov	w15, #0x9c0                 	// #2496
  40c8b8:	mov	w10, #0x3                   	// #3
  40c8bc:	mov	w14, #0x92                  	// #146
  40c8c0:	mov	w13, #0x49                  	// #73
  40c8c4:	mov	w12, #0x124                 	// #292
  40c8c8:	mov	w18, #0x1                   	// #1
  40c8cc:	mov	w9, #0x2                   	// #2
  40c8d0:	mov	w8, #0x1                   	// #1
  40c8d4:	mov	w11, #0x0                   	// #0
  40c8d8:	mov	w6, #0x0                   	// #0
  40c8dc:	b	40c9d4 <__fxstatat@plt+0x94f4>
  40c8e0:	mov	x1, x20
  40c8e4:	mov	w19, #0x0                   	// #0
  40c8e8:	lsl	w19, w19, #3
  40c8ec:	sub	w19, w19, #0x30
  40c8f0:	ldrb	w0, [x1], #1
  40c8f4:	add	w19, w0, w19
  40c8f8:	cmp	w19, #0xfff
  40c8fc:	b.hi	40cbf0 <__fxstatat@plt+0x9710>  // b.pmore
  40c900:	ldrb	w2, [x1]
  40c904:	sub	w0, w2, #0x30
  40c908:	and	w0, w0, #0xff
  40c90c:	cmp	w0, #0x7
  40c910:	b.ls	40c8e8 <__fxstatat@plt+0x9408>  // b.plast
  40c914:	mov	x0, #0x0                   	// #0
  40c918:	cbnz	w2, 40c980 <__fxstatat@plt+0x94a0>
  40c91c:	sub	x20, x1, x20
  40c920:	and	w0, w19, #0xc00
  40c924:	orr	w0, w0, #0x3ff
  40c928:	cmp	x20, #0x5
  40c92c:	mov	w20, #0xfff                 	// #4095
  40c930:	csel	w20, w0, w20, lt  // lt = tstop
  40c934:	mov	x0, #0x20                  	// #32
  40c938:	bl	410f38 <__fxstatat@plt+0xda58>
  40c93c:	mov	w1, #0x3d                  	// #61
  40c940:	strb	w1, [x0]
  40c944:	mov	w1, #0x1                   	// #1
  40c948:	strb	w1, [x0, #1]
  40c94c:	mov	w1, #0xfff                 	// #4095
  40c950:	str	w1, [x0, #4]
  40c954:	str	w19, [x0, #8]
  40c958:	str	w20, [x0, #12]
  40c95c:	strb	wzr, [x0, #17]
  40c960:	b	40c980 <__fxstatat@plt+0x94a0>
  40c964:	stp	x21, x22, [sp, #32]
  40c968:	bl	4111c4 <__fxstatat@plt+0xdce4>
  40c96c:	cmp	w1, #0x61
  40c970:	b.eq	40c9cc <__fxstatat@plt+0x94ec>  // b.none
  40c974:	b.ls	40c98c <__fxstatat@plt+0x94ac>  // b.plast
  40c978:	bl	4031b0 <free@plt>
  40c97c:	mov	x0, #0x0                   	// #0
  40c980:	ldp	x19, x20, [sp, #16]
  40c984:	ldp	x29, x30, [sp], #48
  40c988:	ret
  40c98c:	and	w2, w1, #0xffffffef
  40c990:	and	w2, w2, #0xff
  40c994:	cmp	w2, #0x2d
  40c998:	b.eq	40c9a4 <__fxstatat@plt+0x94c4>  // b.none
  40c99c:	cmp	w1, #0x2b
  40c9a0:	b.ne	40c978 <__fxstatat@plt+0x9498>  // b.any
  40c9a4:	stp	x21, x22, [sp, #32]
  40c9a8:	add	x7, x4, #0x1
  40c9ac:	add	x4, x0, x4, lsl #4
  40c9b0:	mov	w30, #0xfff                 	// #4095
  40c9b4:	mov	w19, #0x2b                  	// #43
  40c9b8:	b	40cb64 <__fxstatat@plt+0x9684>
  40c9bc:	orr	w6, w6, w17
  40c9c0:	b	40c9d0 <__fxstatat@plt+0x94f0>
  40c9c4:	orr	w6, w6, w16
  40c9c8:	b	40c9d0 <__fxstatat@plt+0x94f0>
  40c9cc:	mov	w6, #0xfff                 	// #4095
  40c9d0:	add	x20, x20, #0x1
  40c9d4:	ldrb	w1, [x20]
  40c9d8:	cmp	w1, #0x67
  40c9dc:	b.eq	40c9bc <__fxstatat@plt+0x94dc>  // b.none
  40c9e0:	b.ls	40c96c <__fxstatat@plt+0x948c>  // b.plast
  40c9e4:	cmp	w1, #0x6f
  40c9e8:	b.eq	40c9c4 <__fxstatat@plt+0x94e4>  // b.none
  40c9ec:	cmp	w1, #0x75
  40c9f0:	b.ne	40c978 <__fxstatat@plt+0x9498>  // b.any
  40c9f4:	orr	w6, w6, w15
  40c9f8:	b	40c9d0 <__fxstatat@plt+0x94f0>
  40c9fc:	cmp	w1, #0x2f
  40ca00:	b.hi	40ca38 <__fxstatat@plt+0x9558>  // b.pmore
  40ca04:	mov	w5, w8
  40ca08:	mov	w3, #0x0                   	// #0
  40ca0c:	b	40cac0 <__fxstatat@plt+0x95e0>
  40ca10:	mov	w5, w8
  40ca14:	mov	w3, #0x0                   	// #0
  40ca18:	b	40cac0 <__fxstatat@plt+0x95e0>
  40ca1c:	add	x20, x20, #0x2
  40ca20:	mov	w3, #0x1c0                 	// #448
  40ca24:	cmp	w1, #0x75
  40ca28:	b.eq	40cb94 <__fxstatat@plt+0x96b4>  // b.none
  40ca2c:	mov	w5, w8
  40ca30:	mov	w3, #0x0                   	// #0
  40ca34:	b	40cac0 <__fxstatat@plt+0x95e0>
  40ca38:	mov	w1, w11
  40ca3c:	lsl	w1, w1, #3
  40ca40:	sub	w1, w1, #0x30
  40ca44:	ldrb	w3, [x2], #1
  40ca48:	add	w1, w3, w1
  40ca4c:	cmp	w1, #0xfff
  40ca50:	b.hi	40cbd8 <__fxstatat@plt+0x96f8>  // b.pmore
  40ca54:	ldrb	w5, [x2]
  40ca58:	sub	w3, w5, #0x30
  40ca5c:	and	w3, w3, #0xff
  40ca60:	cmp	w3, #0x7
  40ca64:	b.ls	40ca3c <__fxstatat@plt+0x955c>  // b.plast
  40ca68:	cbnz	w6, 40cbe0 <__fxstatat@plt+0x9700>
  40ca6c:	cmp	w5, #0x2c
  40ca70:	ccmp	w5, #0x0, #0x4, ne  // ne = any
  40ca74:	b.ne	40ca9c <__fxstatat@plt+0x95bc>  // b.any
  40ca78:	mov	x22, x4
  40ca7c:	strb	w21, [x4]
  40ca80:	strb	w18, [x4, #1]
  40ca84:	str	w30, [x4, #4]
  40ca88:	str	w1, [x4, #8]
  40ca8c:	mov	x20, x2
  40ca90:	mov	w6, w30
  40ca94:	mov	w3, w30
  40ca98:	b	40cb3c <__fxstatat@plt+0x965c>
  40ca9c:	ldp	x21, x22, [sp, #32]
  40caa0:	b	40c978 <__fxstatat@plt+0x9498>
  40caa4:	add	x20, x20, #0x2
  40caa8:	mov	w3, #0x7                   	// #7
  40caac:	b	40cb94 <__fxstatat@plt+0x96b4>
  40cab0:	cmp	w1, #0x58
  40cab4:	b.ne	40cb18 <__fxstatat@plt+0x9638>  // b.any
  40cab8:	mov	w5, w9
  40cabc:	add	x2, x2, #0x1
  40cac0:	ldrb	w1, [x2]
  40cac4:	cmp	w1, #0x74
  40cac8:	b.eq	40cb10 <__fxstatat@plt+0x9630>  // b.none
  40cacc:	b.hi	40cae8 <__fxstatat@plt+0x9608>  // b.pmore
  40cad0:	cmp	w1, #0x72
  40cad4:	b.eq	40cb00 <__fxstatat@plt+0x9620>  // b.none
  40cad8:	cmp	w1, #0x73
  40cadc:	b.ne	40cab0 <__fxstatat@plt+0x95d0>  // b.any
  40cae0:	orr	w3, w3, #0xc00
  40cae4:	b	40cabc <__fxstatat@plt+0x95dc>
  40cae8:	cmp	w1, #0x77
  40caec:	b.eq	40cb08 <__fxstatat@plt+0x9628>  // b.none
  40caf0:	cmp	w1, #0x78
  40caf4:	b.ne	40cb18 <__fxstatat@plt+0x9638>  // b.any
  40caf8:	orr	w3, w3, w13
  40cafc:	b	40cabc <__fxstatat@plt+0x95dc>
  40cb00:	orr	w3, w3, w12
  40cb04:	b	40cabc <__fxstatat@plt+0x95dc>
  40cb08:	orr	w3, w3, w14
  40cb0c:	b	40cabc <__fxstatat@plt+0x95dc>
  40cb10:	orr	w3, w3, #0x200
  40cb14:	b	40cabc <__fxstatat@plt+0x95dc>
  40cb18:	mov	x22, x4
  40cb1c:	strb	w21, [x4]
  40cb20:	strb	w5, [x4, #1]
  40cb24:	str	w6, [x4, #4]
  40cb28:	str	w3, [x4, #8]
  40cb2c:	mov	x20, x2
  40cb30:	and	w1, w3, w6
  40cb34:	cmp	w6, #0x0
  40cb38:	csel	w3, w1, w3, ne  // ne = any
  40cb3c:	str	w3, [x22, #12]
  40cb40:	ldrb	w2, [x20]
  40cb44:	add	x3, x7, #0x1
  40cb48:	add	x4, x4, #0x10
  40cb4c:	and	w1, w2, #0xffffffef
  40cb50:	and	w1, w1, #0xff
  40cb54:	cmp	w1, #0x2d
  40cb58:	ccmp	w2, w19, #0x4, ne  // ne = any
  40cb5c:	b.ne	40cbac <__fxstatat@plt+0x96cc>  // b.any
  40cb60:	mov	x7, x3
  40cb64:	mov	x2, x20
  40cb68:	ldrb	w21, [x2], #1
  40cb6c:	ldrb	w1, [x20, #1]
  40cb70:	cmp	w1, #0x6f
  40cb74:	b.eq	40caa4 <__fxstatat@plt+0x95c4>  // b.none
  40cb78:	b.hi	40ca1c <__fxstatat@plt+0x953c>  // b.pmore
  40cb7c:	cmp	w1, #0x37
  40cb80:	b.ls	40c9fc <__fxstatat@plt+0x951c>  // b.plast
  40cb84:	add	x20, x20, #0x2
  40cb88:	mov	w3, #0x38                  	// #56
  40cb8c:	cmp	w1, #0x67
  40cb90:	b.ne	40ca10 <__fxstatat@plt+0x9530>  // b.any
  40cb94:	mov	x22, x4
  40cb98:	strb	w21, [x4]
  40cb9c:	strb	w10, [x4, #1]
  40cba0:	str	w6, [x4, #4]
  40cba4:	str	w3, [x4, #8]
  40cba8:	b	40cb30 <__fxstatat@plt+0x9650>
  40cbac:	cmp	w2, #0x2c
  40cbb0:	b.ne	40cbc4 <__fxstatat@plt+0x96e4>  // b.any
  40cbb4:	add	x20, x20, #0x1
  40cbb8:	mov	x4, x7
  40cbbc:	ldp	x21, x22, [sp, #32]
  40cbc0:	b	40c8d8 <__fxstatat@plt+0x93f8>
  40cbc4:	cbnz	w2, 40cbe8 <__fxstatat@plt+0x9708>
  40cbc8:	add	x7, x0, x7, lsl #4
  40cbcc:	strb	wzr, [x7, #1]
  40cbd0:	ldp	x21, x22, [sp, #32]
  40cbd4:	b	40c980 <__fxstatat@plt+0x94a0>
  40cbd8:	ldp	x21, x22, [sp, #32]
  40cbdc:	b	40c978 <__fxstatat@plt+0x9498>
  40cbe0:	ldp	x21, x22, [sp, #32]
  40cbe4:	b	40c978 <__fxstatat@plt+0x9498>
  40cbe8:	ldp	x21, x22, [sp, #32]
  40cbec:	b	40c978 <__fxstatat@plt+0x9498>
  40cbf0:	mov	x0, #0x0                   	// #0
  40cbf4:	b	40c980 <__fxstatat@plt+0x94a0>
  40cbf8:	stp	x29, x30, [sp, #-160]!
  40cbfc:	mov	x29, sp
  40cc00:	add	x2, sp, #0x20
  40cc04:	mov	x1, x0
  40cc08:	mov	w0, #0x0                   	// #0
  40cc0c:	bl	403420 <__xstat@plt>
  40cc10:	cbnz	w0, 40cc54 <__fxstatat@plt+0x9774>
  40cc14:	str	x19, [sp, #16]
  40cc18:	ldr	w19, [sp, #48]
  40cc1c:	mov	x0, #0x20                  	// #32
  40cc20:	bl	410f38 <__fxstatat@plt+0xda58>
  40cc24:	mov	w1, #0x3d                  	// #61
  40cc28:	strb	w1, [x0]
  40cc2c:	mov	w1, #0x1                   	// #1
  40cc30:	strb	w1, [x0, #1]
  40cc34:	mov	w1, #0xfff                 	// #4095
  40cc38:	str	w1, [x0, #4]
  40cc3c:	str	w19, [x0, #8]
  40cc40:	str	w1, [x0, #12]
  40cc44:	strb	wzr, [x0, #17]
  40cc48:	ldr	x19, [sp, #16]
  40cc4c:	ldp	x29, x30, [sp], #160
  40cc50:	ret
  40cc54:	mov	x0, #0x0                   	// #0
  40cc58:	b	40cc4c <__fxstatat@plt+0x976c>
  40cc5c:	and	w1, w1, #0xff
  40cc60:	and	w0, w0, #0xfff
  40cc64:	ldrb	w7, [x3, #1]
  40cc68:	cbz	w7, 40cd68 <__fxstatat@plt+0x9888>
  40cc6c:	cmp	w1, #0x0
  40cc70:	mov	w11, #0xc00                 	// #3072
  40cc74:	csel	w11, w11, wzr, ne  // ne = any
  40cc78:	mov	w8, #0x0                   	// #0
  40cc7c:	mov	w10, #0x49                  	// #73
  40cc80:	mov	w14, #0x124                 	// #292
  40cc84:	mov	w12, #0x0                   	// #0
  40cc88:	mov	w13, #0x92                  	// #146
  40cc8c:	mvn	w9, w2
  40cc90:	b	40cce0 <__fxstatat@plt+0x9800>
  40cc94:	and	w7, w0, w10
  40cc98:	orr	w7, w7, w1
  40cc9c:	orr	w15, w2, w10
  40cca0:	cmp	w7, #0x0
  40cca4:	csel	w2, w15, w2, ne  // ne = any
  40cca8:	cmp	w5, #0x0
  40ccac:	csel	w7, w9, w5, eq  // eq = none
  40ccb0:	bic	w2, w2, w6
  40ccb4:	and	w2, w2, w7
  40ccb8:	ldrb	w7, [x3]
  40ccbc:	cmp	w7, #0x2d
  40ccc0:	b.eq	40cd5c <__fxstatat@plt+0x987c>  // b.none
  40ccc4:	cmp	w7, #0x3d
  40ccc8:	b.eq	40cd2c <__fxstatat@plt+0x984c>  // b.none
  40cccc:	cmp	w7, #0x2b
  40ccd0:	b.eq	40cd50 <__fxstatat@plt+0x9870>  // b.none
  40ccd4:	add	x3, x3, #0x10
  40ccd8:	ldrb	w7, [x3, #1]
  40ccdc:	cbz	w7, 40cd6c <__fxstatat@plt+0x988c>
  40cce0:	ldr	w5, [x3, #4]
  40cce4:	ldr	w6, [x3, #12]
  40cce8:	bic	w6, w11, w6
  40ccec:	ldr	w2, [x3, #8]
  40ccf0:	cmp	w7, #0x2
  40ccf4:	b.eq	40cc94 <__fxstatat@plt+0x97b4>  // b.none
  40ccf8:	cmp	w7, #0x3
  40ccfc:	b.ne	40cca8 <__fxstatat@plt+0x97c8>  // b.any
  40cd00:	and	w2, w2, w0
  40cd04:	tst	w2, w14
  40cd08:	csel	w7, w14, w12, ne  // ne = any
  40cd0c:	tst	w2, w13
  40cd10:	csel	w15, w13, w12, ne  // ne = any
  40cd14:	orr	w7, w7, w15
  40cd18:	tst	w2, w10
  40cd1c:	csel	w15, w10, w12, ne  // ne = any
  40cd20:	orr	w7, w7, w15
  40cd24:	orr	w2, w7, w2
  40cd28:	b	40cca8 <__fxstatat@plt+0x97c8>
  40cd2c:	cmp	w5, #0x0
  40cd30:	cinv	w5, w5, ne  // ne = any
  40cd34:	orr	w5, w5, w6
  40cd38:	mvn	w6, w5
  40cd3c:	and	w6, w6, #0xfff
  40cd40:	orr	w8, w8, w6
  40cd44:	and	w5, w5, w0
  40cd48:	orr	w0, w5, w2
  40cd4c:	b	40ccd4 <__fxstatat@plt+0x97f4>
  40cd50:	orr	w8, w8, w2
  40cd54:	orr	w0, w0, w2
  40cd58:	b	40ccd4 <__fxstatat@plt+0x97f4>
  40cd5c:	orr	w8, w8, w2
  40cd60:	bic	w0, w0, w2
  40cd64:	b	40ccd4 <__fxstatat@plt+0x97f4>
  40cd68:	mov	w8, #0x0                   	// #0
  40cd6c:	cbz	x4, 40cd74 <__fxstatat@plt+0x9894>
  40cd70:	str	w8, [x4]
  40cd74:	ret
  40cd78:	stp	x29, x30, [sp, #-48]!
  40cd7c:	mov	x29, sp
  40cd80:	stp	x19, x20, [sp, #16]
  40cd84:	stp	x21, x22, [sp, #32]
  40cd88:	mov	x21, x3
  40cd8c:	mov	w3, #0x4900                	// #18688
  40cd90:	movk	w3, #0x8, lsl #16
  40cd94:	orr	w2, w2, w3
  40cd98:	bl	4127ac <__fxstatat@plt+0xf2cc>
  40cd9c:	mov	x20, #0x0                   	// #0
  40cda0:	tbnz	w0, #31, 40cdb8 <__fxstatat@plt+0x98d8>
  40cda4:	mov	w19, w0
  40cda8:	bl	403050 <fdopendir@plt>
  40cdac:	mov	x20, x0
  40cdb0:	cbz	x0, 40cdcc <__fxstatat@plt+0x98ec>
  40cdb4:	str	w19, [x21]
  40cdb8:	mov	x0, x20
  40cdbc:	ldp	x19, x20, [sp, #16]
  40cdc0:	ldp	x21, x22, [sp, #32]
  40cdc4:	ldp	x29, x30, [sp], #48
  40cdc8:	ret
  40cdcc:	bl	4033f0 <__errno_location@plt>
  40cdd0:	mov	x21, x0
  40cdd4:	ldr	w22, [x0]
  40cdd8:	mov	w0, w19
  40cddc:	bl	403020 <close@plt>
  40cde0:	str	w22, [x21]
  40cde4:	b	40cdb8 <__fxstatat@plt+0x98d8>
  40cde8:	stp	x29, x30, [sp, #-48]!
  40cdec:	mov	x29, sp
  40cdf0:	cbz	x0, 40ce68 <__fxstatat@plt+0x9988>
  40cdf4:	stp	x19, x20, [sp, #16]
  40cdf8:	mov	x19, x0
  40cdfc:	mov	w1, #0x2f                  	// #47
  40ce00:	bl	403030 <strrchr@plt>
  40ce04:	mov	x20, x0
  40ce08:	cbz	x0, 40ce9c <__fxstatat@plt+0x99bc>
  40ce0c:	str	x21, [sp, #32]
  40ce10:	add	x21, x0, #0x1
  40ce14:	sub	x0, x21, x19
  40ce18:	cmp	x0, #0x6
  40ce1c:	b.le	40ce90 <__fxstatat@plt+0x99b0>
  40ce20:	mov	x2, #0x7                   	// #7
  40ce24:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  40ce28:	add	x1, x1, #0xc18
  40ce2c:	sub	x0, x20, #0x6
  40ce30:	bl	402ef0 <strncmp@plt>
  40ce34:	cbnz	w0, 40ce98 <__fxstatat@plt+0x99b8>
  40ce38:	mov	x2, #0x3                   	// #3
  40ce3c:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  40ce40:	add	x1, x1, #0xc20
  40ce44:	mov	x0, x21
  40ce48:	bl	402ef0 <strncmp@plt>
  40ce4c:	mov	x19, x21
  40ce50:	cbnz	w0, 40ceb8 <__fxstatat@plt+0x99d8>
  40ce54:	add	x19, x20, #0x4
  40ce58:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  40ce5c:	str	x19, [x0, #1368]
  40ce60:	ldr	x21, [sp, #32]
  40ce64:	b	40ce9c <__fxstatat@plt+0x99bc>
  40ce68:	stp	x19, x20, [sp, #16]
  40ce6c:	str	x21, [sp, #32]
  40ce70:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  40ce74:	ldr	x3, [x0, #1328]
  40ce78:	mov	x2, #0x37                  	// #55
  40ce7c:	mov	x1, #0x1                   	// #1
  40ce80:	adrp	x0, 415000 <__fxstatat@plt+0x11b20>
  40ce84:	add	x0, x0, #0xbe0
  40ce88:	bl	403270 <fwrite@plt>
  40ce8c:	bl	403070 <abort@plt>
  40ce90:	ldr	x21, [sp, #32]
  40ce94:	b	40ce9c <__fxstatat@plt+0x99bc>
  40ce98:	ldr	x21, [sp, #32]
  40ce9c:	adrp	x0, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  40cea0:	str	x19, [x0, #2520]
  40cea4:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  40cea8:	str	x19, [x0, #1320]
  40ceac:	ldp	x19, x20, [sp, #16]
  40ceb0:	ldp	x29, x30, [sp], #48
  40ceb4:	ret
  40ceb8:	ldr	x21, [sp, #32]
  40cebc:	b	40ce9c <__fxstatat@plt+0x99bc>
  40cec0:	stp	x29, x30, [sp, #-64]!
  40cec4:	mov	x29, sp
  40cec8:	stp	x19, x20, [sp, #16]
  40cecc:	mov	x19, x2
  40ced0:	mov	w20, w3
  40ced4:	mov	w2, w4
  40ced8:	add	x3, sp, #0x20
  40cedc:	bl	411bb8 <__fxstatat@plt+0xe6d8>
  40cee0:	cbnz	w0, 40cf10 <__fxstatat@plt+0x9a30>
  40cee4:	mov	w2, w20
  40cee8:	mov	x1, x19
  40ceec:	add	x0, sp, #0x20
  40cef0:	bl	411e18 <__fxstatat@plt+0xe938>
  40cef4:	mov	w19, w0
  40cef8:	add	x0, sp, #0x20
  40cefc:	bl	411b84 <__fxstatat@plt+0xe6a4>
  40cf00:	mov	w0, w19
  40cf04:	ldp	x19, x20, [sp, #16]
  40cf08:	ldp	x29, x30, [sp], #64
  40cf0c:	ret
  40cf10:	mov	w19, #0xfffffffe            	// #-2
  40cf14:	b	40cf00 <__fxstatat@plt+0x9a20>
  40cf18:	stp	x29, x30, [sp, #-64]!
  40cf1c:	mov	x29, sp
  40cf20:	str	x19, [sp, #16]
  40cf24:	stp	xzr, xzr, [sp, #32]
  40cf28:	stp	xzr, xzr, [sp, #48]
  40cf2c:	str	w2, [sp, #32]
  40cf30:	mov	w2, w1
  40cf34:	mov	x1, x0
  40cf38:	add	x0, sp, #0x20
  40cf3c:	bl	411e18 <__fxstatat@plt+0xe938>
  40cf40:	mov	w19, w0
  40cf44:	add	x0, sp, #0x20
  40cf48:	bl	411b84 <__fxstatat@plt+0xe6a4>
  40cf4c:	mov	w0, w19
  40cf50:	ldr	x19, [sp, #16]
  40cf54:	ldp	x29, x30, [sp], #64
  40cf58:	ret
  40cf5c:	stp	xzr, xzr, [x8]
  40cf60:	stp	xzr, xzr, [x8, #16]
  40cf64:	stp	xzr, xzr, [x8, #32]
  40cf68:	str	xzr, [x8, #48]
  40cf6c:	cmp	w0, #0xa
  40cf70:	b.eq	40cf7c <__fxstatat@plt+0x9a9c>  // b.none
  40cf74:	str	w0, [x8]
  40cf78:	ret
  40cf7c:	stp	x29, x30, [sp, #-16]!
  40cf80:	mov	x29, sp
  40cf84:	bl	403070 <abort@plt>
  40cf88:	stp	x29, x30, [sp, #-48]!
  40cf8c:	mov	x29, sp
  40cf90:	stp	x19, x20, [sp, #16]
  40cf94:	str	x21, [sp, #32]
  40cf98:	mov	x20, x0
  40cf9c:	mov	w21, w1
  40cfa0:	mov	w2, #0x5                   	// #5
  40cfa4:	mov	x1, x0
  40cfa8:	mov	x0, #0x0                   	// #0
  40cfac:	bl	403350 <dcgettext@plt>
  40cfb0:	mov	x19, x0
  40cfb4:	cmp	x20, x0
  40cfb8:	b.eq	40cfd0 <__fxstatat@plt+0x9af0>  // b.none
  40cfbc:	mov	x0, x19
  40cfc0:	ldp	x19, x20, [sp, #16]
  40cfc4:	ldr	x21, [sp, #32]
  40cfc8:	ldp	x29, x30, [sp], #48
  40cfcc:	ret
  40cfd0:	bl	412560 <__fxstatat@plt+0xf080>
  40cfd4:	ldrb	w1, [x0]
  40cfd8:	and	w1, w1, #0xffffffdf
  40cfdc:	cmp	w1, #0x55
  40cfe0:	b.ne	40d060 <__fxstatat@plt+0x9b80>  // b.any
  40cfe4:	ldrb	w1, [x0, #1]
  40cfe8:	and	w1, w1, #0xffffffdf
  40cfec:	cmp	w1, #0x54
  40cff0:	b.ne	40d024 <__fxstatat@plt+0x9b44>  // b.any
  40cff4:	ldrb	w1, [x0, #2]
  40cff8:	and	w1, w1, #0xffffffdf
  40cffc:	cmp	w1, #0x46
  40d000:	b.ne	40d024 <__fxstatat@plt+0x9b44>  // b.any
  40d004:	ldrb	w1, [x0, #3]
  40d008:	cmp	w1, #0x2d
  40d00c:	b.ne	40d024 <__fxstatat@plt+0x9b44>  // b.any
  40d010:	ldrb	w1, [x0, #4]
  40d014:	cmp	w1, #0x38
  40d018:	b.ne	40d024 <__fxstatat@plt+0x9b44>  // b.any
  40d01c:	ldrb	w0, [x0, #5]
  40d020:	cbz	w0, 40d040 <__fxstatat@plt+0x9b60>
  40d024:	adrp	x19, 415000 <__fxstatat@plt+0x11b20>
  40d028:	add	x0, x19, #0xc50
  40d02c:	adrp	x19, 415000 <__fxstatat@plt+0x11b20>
  40d030:	add	x19, x19, #0xc28
  40d034:	cmp	w21, #0x9
  40d038:	csel	x19, x19, x0, eq  // eq = none
  40d03c:	b	40cfbc <__fxstatat@plt+0x9adc>
  40d040:	ldrb	w1, [x19]
  40d044:	adrp	x19, 415000 <__fxstatat@plt+0x11b20>
  40d048:	add	x0, x19, #0xc30
  40d04c:	adrp	x19, 415000 <__fxstatat@plt+0x11b20>
  40d050:	add	x19, x19, #0xc48
  40d054:	cmp	w1, #0x60
  40d058:	csel	x19, x19, x0, eq  // eq = none
  40d05c:	b	40cfbc <__fxstatat@plt+0x9adc>
  40d060:	cmp	w1, #0x47
  40d064:	b.ne	40d024 <__fxstatat@plt+0x9b44>  // b.any
  40d068:	ldrb	w1, [x0, #1]
  40d06c:	and	w1, w1, #0xffffffdf
  40d070:	cmp	w1, #0x42
  40d074:	b.ne	40d024 <__fxstatat@plt+0x9b44>  // b.any
  40d078:	ldrb	w1, [x0, #2]
  40d07c:	cmp	w1, #0x31
  40d080:	b.ne	40d024 <__fxstatat@plt+0x9b44>  // b.any
  40d084:	ldrb	w1, [x0, #3]
  40d088:	cmp	w1, #0x38
  40d08c:	b.ne	40d024 <__fxstatat@plt+0x9b44>  // b.any
  40d090:	ldrb	w1, [x0, #4]
  40d094:	cmp	w1, #0x30
  40d098:	b.ne	40d024 <__fxstatat@plt+0x9b44>  // b.any
  40d09c:	ldrb	w1, [x0, #5]
  40d0a0:	cmp	w1, #0x33
  40d0a4:	b.ne	40d024 <__fxstatat@plt+0x9b44>  // b.any
  40d0a8:	ldrb	w1, [x0, #6]
  40d0ac:	cmp	w1, #0x30
  40d0b0:	b.ne	40d024 <__fxstatat@plt+0x9b44>  // b.any
  40d0b4:	ldrb	w0, [x0, #7]
  40d0b8:	cbnz	w0, 40d024 <__fxstatat@plt+0x9b44>
  40d0bc:	ldrb	w1, [x19]
  40d0c0:	adrp	x19, 415000 <__fxstatat@plt+0x11b20>
  40d0c4:	add	x0, x19, #0xc38
  40d0c8:	adrp	x19, 415000 <__fxstatat@plt+0x11b20>
  40d0cc:	add	x19, x19, #0xc40
  40d0d0:	cmp	w1, #0x60
  40d0d4:	csel	x19, x19, x0, eq  // eq = none
  40d0d8:	b	40cfbc <__fxstatat@plt+0x9adc>
  40d0dc:	sub	sp, sp, #0xf0
  40d0e0:	stp	x29, x30, [sp, #16]
  40d0e4:	add	x29, sp, #0x10
  40d0e8:	stp	x19, x20, [sp, #32]
  40d0ec:	stp	x21, x22, [sp, #48]
  40d0f0:	stp	x23, x24, [sp, #64]
  40d0f4:	stp	x25, x26, [sp, #80]
  40d0f8:	stp	x27, x28, [sp, #96]
  40d0fc:	mov	x28, x0
  40d100:	mov	x26, x1
  40d104:	str	x2, [sp, #136]
  40d108:	mov	x24, x3
  40d10c:	mov	w25, w4
  40d110:	mov	w19, w5
  40d114:	str	w5, [sp, #184]
  40d118:	str	x6, [sp, #152]
  40d11c:	str	x7, [sp, #200]
  40d120:	bl	4031d0 <__ctype_get_mb_cur_max@plt>
  40d124:	str	x0, [sp, #168]
  40d128:	mov	x0, x19
  40d12c:	ubfx	x0, x0, #1, #1
  40d130:	str	x0, [sp, #112]
  40d134:	mov	w0, #0x1                   	// #1
  40d138:	str	w0, [sp, #128]
  40d13c:	str	wzr, [sp, #180]
  40d140:	str	wzr, [sp, #124]
  40d144:	str	wzr, [sp, #132]
  40d148:	str	xzr, [sp, #144]
  40d14c:	str	xzr, [sp, #160]
  40d150:	str	xzr, [sp, #192]
  40d154:	mov	w23, w25
  40d158:	mov	x25, x24
  40d15c:	cmp	w23, #0x4
  40d160:	b.eq	40d2d0 <__fxstatat@plt+0x9df0>  // b.none
  40d164:	b.ls	40d1b4 <__fxstatat@plt+0x9cd4>  // b.plast
  40d168:	cmp	w23, #0x7
  40d16c:	b.eq	40d340 <__fxstatat@plt+0x9e60>  // b.none
  40d170:	b.ls	40d200 <__fxstatat@plt+0x9d20>  // b.plast
  40d174:	sub	w0, w23, #0x8
  40d178:	cmp	w0, #0x2
  40d17c:	b.hi	40d330 <__fxstatat@plt+0x9e50>  // b.pmore
  40d180:	cmp	w23, #0xa
  40d184:	b.ne	40d274 <__fxstatat@plt+0x9d94>  // b.any
  40d188:	mov	x27, #0x0                   	// #0
  40d18c:	ldr	w0, [sp, #112]
  40d190:	cbz	w0, 40d2a0 <__fxstatat@plt+0x9dc0>
  40d194:	ldr	x0, [sp, #240]
  40d198:	bl	402c50 <strlen@plt>
  40d19c:	str	x0, [sp, #144]
  40d1a0:	ldr	x0, [sp, #240]
  40d1a4:	str	x0, [sp, #160]
  40d1a8:	mov	w0, #0x1                   	// #1
  40d1ac:	str	w0, [sp, #132]
  40d1b0:	b	40d238 <__fxstatat@plt+0x9d58>
  40d1b4:	cmp	w23, #0x2
  40d1b8:	b.eq	40d30c <__fxstatat@plt+0x9e2c>  // b.none
  40d1bc:	b.ls	40d1cc <__fxstatat@plt+0x9cec>  // b.plast
  40d1c0:	mov	w0, #0x1                   	// #1
  40d1c4:	str	w0, [sp, #132]
  40d1c8:	b	40d1d8 <__fxstatat@plt+0x9cf8>
  40d1cc:	cbz	w23, 40d334 <__fxstatat@plt+0x9e54>
  40d1d0:	cmp	w23, #0x1
  40d1d4:	b.ne	40d330 <__fxstatat@plt+0x9e50>  // b.any
  40d1d8:	mov	w0, #0x1                   	// #1
  40d1dc:	str	w0, [sp, #112]
  40d1e0:	mov	x0, #0x1                   	// #1
  40d1e4:	str	x0, [sp, #144]
  40d1e8:	adrp	x0, 415000 <__fxstatat@plt+0x11b20>
  40d1ec:	add	x0, x0, #0xc50
  40d1f0:	str	x0, [sp, #160]
  40d1f4:	mov	x27, #0x0                   	// #0
  40d1f8:	mov	w23, #0x2                   	// #2
  40d1fc:	b	40d238 <__fxstatat@plt+0x9d58>
  40d200:	cmp	w23, #0x5
  40d204:	b.eq	40d240 <__fxstatat@plt+0x9d60>  // b.none
  40d208:	cmp	w23, #0x6
  40d20c:	b.ne	40d330 <__fxstatat@plt+0x9e50>  // b.any
  40d210:	mov	w0, #0x1                   	// #1
  40d214:	str	w0, [sp, #112]
  40d218:	str	w0, [sp, #132]
  40d21c:	mov	x0, #0x1                   	// #1
  40d220:	str	x0, [sp, #144]
  40d224:	adrp	x0, 415000 <__fxstatat@plt+0x11b20>
  40d228:	add	x0, x0, #0xc28
  40d22c:	str	x0, [sp, #160]
  40d230:	mov	x27, #0x0                   	// #0
  40d234:	mov	w23, #0x5                   	// #5
  40d238:	mov	x24, #0x0                   	// #0
  40d23c:	b	40dd2c <__fxstatat@plt+0xa84c>
  40d240:	ldr	w0, [sp, #112]
  40d244:	cbnz	w0, 40d354 <__fxstatat@plt+0x9e74>
  40d248:	cbz	x26, 40d378 <__fxstatat@plt+0x9e98>
  40d24c:	mov	w0, #0x22                  	// #34
  40d250:	strb	w0, [x28]
  40d254:	mov	w0, #0x1                   	// #1
  40d258:	str	w0, [sp, #132]
  40d25c:	mov	x27, #0x1                   	// #1
  40d260:	str	x27, [sp, #144]
  40d264:	adrp	x0, 415000 <__fxstatat@plt+0x11b20>
  40d268:	add	x0, x0, #0xc28
  40d26c:	str	x0, [sp, #160]
  40d270:	b	40d238 <__fxstatat@plt+0x9d58>
  40d274:	mov	w1, w23
  40d278:	adrp	x0, 415000 <__fxstatat@plt+0x11b20>
  40d27c:	add	x0, x0, #0xc58
  40d280:	bl	40cf88 <__fxstatat@plt+0x9aa8>
  40d284:	str	x0, [sp, #200]
  40d288:	mov	w1, w23
  40d28c:	adrp	x0, 415000 <__fxstatat@plt+0x11b20>
  40d290:	add	x0, x0, #0xc50
  40d294:	bl	40cf88 <__fxstatat@plt+0x9aa8>
  40d298:	str	x0, [sp, #240]
  40d29c:	b	40d188 <__fxstatat@plt+0x9ca8>
  40d2a0:	ldr	x1, [sp, #200]
  40d2a4:	ldrb	w0, [x1]
  40d2a8:	cbnz	w0, 40d2c0 <__fxstatat@plt+0x9de0>
  40d2ac:	mov	x27, #0x0                   	// #0
  40d2b0:	b	40d194 <__fxstatat@plt+0x9cb4>
  40d2b4:	add	x27, x27, #0x1
  40d2b8:	ldrb	w0, [x1, x27]
  40d2bc:	cbz	w0, 40d194 <__fxstatat@plt+0x9cb4>
  40d2c0:	cmp	x26, x27
  40d2c4:	b.ls	40d2b4 <__fxstatat@plt+0x9dd4>  // b.plast
  40d2c8:	strb	w0, [x28, x27]
  40d2cc:	b	40d2b4 <__fxstatat@plt+0x9dd4>
  40d2d0:	ldr	w0, [sp, #112]
  40d2d4:	cbnz	w0, 40d1d8 <__fxstatat@plt+0x9cf8>
  40d2d8:	mov	w0, #0x1                   	// #1
  40d2dc:	str	w0, [sp, #132]
  40d2e0:	cbz	x26, 40d398 <__fxstatat@plt+0x9eb8>
  40d2e4:	mov	w0, #0x27                  	// #39
  40d2e8:	strb	w0, [x28]
  40d2ec:	str	wzr, [sp, #112]
  40d2f0:	mov	x27, #0x1                   	// #1
  40d2f4:	str	x27, [sp, #144]
  40d2f8:	adrp	x0, 415000 <__fxstatat@plt+0x11b20>
  40d2fc:	add	x0, x0, #0xc50
  40d300:	str	x0, [sp, #160]
  40d304:	mov	w23, #0x2                   	// #2
  40d308:	b	40d238 <__fxstatat@plt+0x9d58>
  40d30c:	ldr	w0, [sp, #112]
  40d310:	cbz	w0, 40d2e0 <__fxstatat@plt+0x9e00>
  40d314:	mov	x0, #0x1                   	// #1
  40d318:	str	x0, [sp, #144]
  40d31c:	adrp	x0, 415000 <__fxstatat@plt+0x11b20>
  40d320:	add	x0, x0, #0xc50
  40d324:	str	x0, [sp, #160]
  40d328:	mov	x27, #0x0                   	// #0
  40d32c:	b	40d238 <__fxstatat@plt+0x9d58>
  40d330:	bl	403070 <abort@plt>
  40d334:	str	wzr, [sp, #112]
  40d338:	mov	x27, #0x0                   	// #0
  40d33c:	b	40d238 <__fxstatat@plt+0x9d58>
  40d340:	str	wzr, [sp, #112]
  40d344:	mov	w0, #0x1                   	// #1
  40d348:	str	w0, [sp, #132]
  40d34c:	mov	x27, #0x0                   	// #0
  40d350:	b	40d238 <__fxstatat@plt+0x9d58>
  40d354:	ldr	w0, [sp, #112]
  40d358:	str	w0, [sp, #132]
  40d35c:	mov	x0, #0x1                   	// #1
  40d360:	str	x0, [sp, #144]
  40d364:	adrp	x0, 415000 <__fxstatat@plt+0x11b20>
  40d368:	add	x0, x0, #0xc28
  40d36c:	str	x0, [sp, #160]
  40d370:	mov	x27, #0x0                   	// #0
  40d374:	b	40d238 <__fxstatat@plt+0x9d58>
  40d378:	mov	w0, #0x1                   	// #1
  40d37c:	str	w0, [sp, #132]
  40d380:	mov	x27, #0x1                   	// #1
  40d384:	str	x27, [sp, #144]
  40d388:	adrp	x0, 415000 <__fxstatat@plt+0x11b20>
  40d38c:	add	x0, x0, #0xc28
  40d390:	str	x0, [sp, #160]
  40d394:	b	40d238 <__fxstatat@plt+0x9d58>
  40d398:	str	wzr, [sp, #112]
  40d39c:	mov	x27, #0x1                   	// #1
  40d3a0:	str	x27, [sp, #144]
  40d3a4:	adrp	x0, 415000 <__fxstatat@plt+0x11b20>
  40d3a8:	add	x0, x0, #0xc50
  40d3ac:	str	x0, [sp, #160]
  40d3b0:	mov	w23, #0x2                   	// #2
  40d3b4:	b	40d238 <__fxstatat@plt+0x9d58>
  40d3b8:	ldr	x0, [sp, #144]
  40d3bc:	add	x20, x24, x0
  40d3c0:	cmp	x0, #0x1
  40d3c4:	ccmn	x25, #0x1, #0x0, hi  // hi = pmore
  40d3c8:	b.ne	40d3d8 <__fxstatat@plt+0x9ef8>  // b.any
  40d3cc:	ldr	x0, [sp, #136]
  40d3d0:	bl	402c50 <strlen@plt>
  40d3d4:	mov	x25, x0
  40d3d8:	cmp	x20, x25
  40d3dc:	b.hi	40e008 <__fxstatat@plt+0xab28>  // b.pmore
  40d3e0:	ldr	x0, [sp, #136]
  40d3e4:	add	x20, x0, x24
  40d3e8:	ldr	x2, [sp, #144]
  40d3ec:	ldr	x1, [sp, #160]
  40d3f0:	mov	x0, x20
  40d3f4:	bl	4030e0 <memcmp@plt>
  40d3f8:	cbnz	w0, 40e008 <__fxstatat@plt+0xab28>
  40d3fc:	ldr	w0, [sp, #112]
  40d400:	cbnz	w0, 40d428 <__fxstatat@plt+0x9f48>
  40d404:	ldrb	w20, [x20]
  40d408:	cmp	w20, #0x7e
  40d40c:	b.hi	40d8f4 <__fxstatat@plt+0xa414>  // b.pmore
  40d410:	adrp	x0, 415000 <__fxstatat@plt+0x11b20>
  40d414:	add	x0, x0, #0xcc8
  40d418:	ldrh	w0, [x0, w20, uxtw #1]
  40d41c:	adr	x1, 40d428 <__fxstatat@plt+0x9f48>
  40d420:	add	x0, x1, w0, sxth #2
  40d424:	br	x0
  40d428:	mov	x24, x25
  40d42c:	mov	w25, w23
  40d430:	b	40df90 <__fxstatat@plt+0xaab0>
  40d434:	ldr	w0, [sp, #132]
  40d438:	cbnz	w0, 40d454 <__fxstatat@plt+0x9f74>
  40d43c:	ldr	x0, [sp, #184]
  40d440:	tbnz	w0, #0, 40dd28 <__fxstatat@plt+0xa848>
  40d444:	ldr	w0, [sp, #132]
  40d448:	mov	w22, w0
  40d44c:	mov	w19, w0
  40d450:	b	40dc68 <__fxstatat@plt+0xa788>
  40d454:	ldr	w0, [sp, #112]
  40d458:	cbnz	w0, 40df44 <__fxstatat@plt+0xaa64>
  40d45c:	mov	w22, w0
  40d460:	cmp	w23, #0x2
  40d464:	cset	w1, eq  // eq = none
  40d468:	ldr	w0, [sp, #124]
  40d46c:	eor	w0, w0, #0x1
  40d470:	ands	w0, w1, w0
  40d474:	b.eq	40d4d8 <__fxstatat@plt+0x9ff8>  // b.none
  40d478:	cmp	x26, x27
  40d47c:	b.ls	40d488 <__fxstatat@plt+0x9fa8>  // b.plast
  40d480:	mov	w1, #0x27                  	// #39
  40d484:	strb	w1, [x28, x27]
  40d488:	add	x1, x27, #0x1
  40d48c:	cmp	x26, x1
  40d490:	b.ls	40d49c <__fxstatat@plt+0x9fbc>  // b.plast
  40d494:	mov	w2, #0x24                  	// #36
  40d498:	strb	w2, [x28, x1]
  40d49c:	add	x1, x27, #0x2
  40d4a0:	cmp	x26, x1
  40d4a4:	b.ls	40d4b0 <__fxstatat@plt+0x9fd0>  // b.plast
  40d4a8:	mov	w2, #0x27                  	// #39
  40d4ac:	strb	w2, [x28, x1]
  40d4b0:	add	x1, x27, #0x3
  40d4b4:	cmp	x26, x1
  40d4b8:	b.ls	40dff4 <__fxstatat@plt+0xab14>  // b.plast
  40d4bc:	mov	w2, #0x5c                  	// #92
  40d4c0:	strb	w2, [x28, x1]
  40d4c4:	add	x27, x27, #0x4
  40d4c8:	str	w0, [sp, #124]
  40d4cc:	mov	w19, #0x0                   	// #0
  40d4d0:	mov	w20, #0x30                  	// #48
  40d4d4:	b	40dc90 <__fxstatat@plt+0xa7b0>
  40d4d8:	cmp	x26, x27
  40d4dc:	b.hi	40d4fc <__fxstatat@plt+0xa01c>  // b.pmore
  40d4e0:	add	x2, x27, #0x1
  40d4e4:	cbnz	w21, 40d50c <__fxstatat@plt+0xa02c>
  40d4e8:	mov	w0, w19
  40d4ec:	mov	w19, w21
  40d4f0:	mov	x27, x2
  40d4f4:	mov	w20, #0x30                  	// #48
  40d4f8:	b	40dc68 <__fxstatat@plt+0xa788>
  40d4fc:	mov	w1, #0x5c                  	// #92
  40d500:	strb	w1, [x28, x27]
  40d504:	add	x2, x27, #0x1
  40d508:	cbz	w21, 40d548 <__fxstatat@plt+0xa068>
  40d50c:	add	x1, x24, #0x1
  40d510:	cmp	x1, x25
  40d514:	b.cs	40d530 <__fxstatat@plt+0xa050>  // b.hs, b.nlast
  40d518:	ldr	x3, [sp, #136]
  40d51c:	ldrb	w1, [x3, x1]
  40d520:	sub	w1, w1, #0x30
  40d524:	and	w1, w1, #0xff
  40d528:	cmp	w1, #0x9
  40d52c:	b.ls	40d55c <__fxstatat@plt+0xa07c>  // b.plast
  40d530:	mov	w1, w0
  40d534:	mov	w0, w19
  40d538:	mov	w19, w1
  40d53c:	mov	x27, x2
  40d540:	mov	w20, #0x30                  	// #48
  40d544:	b	40dc78 <__fxstatat@plt+0xa798>
  40d548:	mov	w0, w19
  40d54c:	mov	w19, w21
  40d550:	mov	x27, x2
  40d554:	mov	w20, #0x30                  	// #48
  40d558:	b	40dc90 <__fxstatat@plt+0xa7b0>
  40d55c:	cmp	x26, x2
  40d560:	b.ls	40d56c <__fxstatat@plt+0xa08c>  // b.plast
  40d564:	mov	w1, #0x30                  	// #48
  40d568:	strb	w1, [x28, x2]
  40d56c:	add	x1, x27, #0x2
  40d570:	cmp	x26, x1
  40d574:	b.ls	40d580 <__fxstatat@plt+0xa0a0>  // b.plast
  40d578:	mov	w2, #0x30                  	// #48
  40d57c:	strb	w2, [x28, x1]
  40d580:	add	x2, x27, #0x3
  40d584:	b	40d530 <__fxstatat@plt+0xa050>
  40d588:	mov	w22, #0x0                   	// #0
  40d58c:	cmp	w23, #0x2
  40d590:	b.eq	40d5ac <__fxstatat@plt+0xa0cc>  // b.none
  40d594:	cmp	w23, #0x5
  40d598:	b.eq	40d5c0 <__fxstatat@plt+0xa0e0>  // b.none
  40d59c:	mov	w19, #0x0                   	// #0
  40d5a0:	mov	w0, #0x0                   	// #0
  40d5a4:	mov	w20, #0x3f                  	// #63
  40d5a8:	b	40dc68 <__fxstatat@plt+0xa788>
  40d5ac:	ldr	w0, [sp, #112]
  40d5b0:	cbnz	w0, 40df50 <__fxstatat@plt+0xaa70>
  40d5b4:	mov	w19, w0
  40d5b8:	mov	w20, #0x3f                  	// #63
  40d5bc:	b	40d8dc <__fxstatat@plt+0xa3fc>
  40d5c0:	ldr	x0, [sp, #184]
  40d5c4:	tbz	w0, #2, 40dd90 <__fxstatat@plt+0xa8b0>
  40d5c8:	add	x4, x24, #0x2
  40d5cc:	cmp	x4, x25
  40d5d0:	b.cs	40dda0 <__fxstatat@plt+0xa8c0>  // b.hs, b.nlast
  40d5d4:	ldr	x0, [sp, #136]
  40d5d8:	add	x0, x0, x24
  40d5dc:	ldrb	w20, [x0, #1]
  40d5e0:	cmp	w20, #0x3f
  40d5e4:	b.eq	40d5f8 <__fxstatat@plt+0xa118>  // b.none
  40d5e8:	mov	w19, #0x0                   	// #0
  40d5ec:	mov	w0, #0x0                   	// #0
  40d5f0:	mov	w20, #0x3f                  	// #63
  40d5f4:	b	40dc68 <__fxstatat@plt+0xa788>
  40d5f8:	ldr	x0, [sp, #136]
  40d5fc:	ldrb	w3, [x0, x4]
  40d600:	cmp	w3, #0x3e
  40d604:	b.hi	40ddb0 <__fxstatat@plt+0xa8d0>  // b.pmore
  40d608:	mov	x1, #0x1                   	// #1
  40d60c:	lsl	x1, x1, x3
  40d610:	mov	w19, #0x0                   	// #0
  40d614:	mov	w0, #0x0                   	// #0
  40d618:	mov	x2, #0xa38200000000        	// #179778741075968
  40d61c:	movk	x2, #0x7000, lsl #48
  40d620:	tst	x1, x2
  40d624:	b.eq	40dc68 <__fxstatat@plt+0xa788>  // b.none
  40d628:	ldr	w0, [sp, #112]
  40d62c:	cbnz	w0, 40dfe8 <__fxstatat@plt+0xab08>
  40d630:	cmp	x26, x27
  40d634:	b.ls	40d640 <__fxstatat@plt+0xa160>  // b.plast
  40d638:	mov	w0, #0x3f                  	// #63
  40d63c:	strb	w0, [x28, x27]
  40d640:	add	x0, x27, #0x1
  40d644:	cmp	x26, x0
  40d648:	b.ls	40d654 <__fxstatat@plt+0xa174>  // b.plast
  40d64c:	mov	w1, #0x22                  	// #34
  40d650:	strb	w1, [x28, x0]
  40d654:	add	x0, x27, #0x2
  40d658:	cmp	x26, x0
  40d65c:	b.ls	40d668 <__fxstatat@plt+0xa188>  // b.plast
  40d660:	mov	w1, #0x22                  	// #34
  40d664:	strb	w1, [x28, x0]
  40d668:	add	x0, x27, #0x3
  40d66c:	cmp	x26, x0
  40d670:	b.ls	40d67c <__fxstatat@plt+0xa19c>  // b.plast
  40d674:	mov	w1, #0x3f                  	// #63
  40d678:	strb	w1, [x28, x0]
  40d67c:	add	x27, x27, #0x4
  40d680:	ldr	w0, [sp, #112]
  40d684:	mov	w19, w0
  40d688:	mov	w20, w3
  40d68c:	mov	x24, x4
  40d690:	b	40dc68 <__fxstatat@plt+0xa788>
  40d694:	mov	w22, #0x0                   	// #0
  40d698:	mov	w20, #0x8                   	// #8
  40d69c:	mov	w0, #0x62                  	// #98
  40d6a0:	b	40d6d0 <__fxstatat@plt+0xa1f0>
  40d6a4:	mov	w22, #0x0                   	// #0
  40d6a8:	mov	w20, #0xc                   	// #12
  40d6ac:	mov	w0, #0x66                  	// #102
  40d6b0:	b	40d6d0 <__fxstatat@plt+0xa1f0>
  40d6b4:	mov	w22, #0x0                   	// #0
  40d6b8:	mov	w20, #0xd                   	// #13
  40d6bc:	mov	w0, #0x72                  	// #114
  40d6c0:	ldr	w1, [sp, #112]
  40d6c4:	cmp	w1, #0x0
  40d6c8:	ccmp	w23, #0x2, #0x0, ne  // ne = any
  40d6cc:	b.eq	40d7a8 <__fxstatat@plt+0xa2c8>  // b.none
  40d6d0:	ldr	w1, [sp, #132]
  40d6d4:	cbnz	w1, 40dde4 <__fxstatat@plt+0xa904>
  40d6d8:	mov	w19, w1
  40d6dc:	mov	w0, w1
  40d6e0:	b	40dc68 <__fxstatat@plt+0xa788>
  40d6e4:	mov	w22, #0x0                   	// #0
  40d6e8:	mov	w20, #0x9                   	// #9
  40d6ec:	mov	w0, #0x74                  	// #116
  40d6f0:	b	40d6c0 <__fxstatat@plt+0xa1e0>
  40d6f4:	mov	w22, #0x0                   	// #0
  40d6f8:	mov	w20, #0xb                   	// #11
  40d6fc:	mov	w0, #0x76                  	// #118
  40d700:	b	40d6d0 <__fxstatat@plt+0xa1f0>
  40d704:	mov	w22, #0x0                   	// #0
  40d708:	cmp	w23, #0x2
  40d70c:	b.eq	40d738 <__fxstatat@plt+0xa258>  // b.none
  40d710:	ldr	w0, [sp, #132]
  40d714:	cmp	w0, #0x0
  40d718:	ldr	w0, [sp, #112]
  40d71c:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  40d720:	ldr	w0, [sp, #176]
  40d724:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  40d728:	b.ne	40ddfc <__fxstatat@plt+0xa91c>  // b.any
  40d72c:	mov	w20, #0x5c                  	// #92
  40d730:	mov	w0, w20
  40d734:	b	40d6d0 <__fxstatat@plt+0xa1f0>
  40d738:	ldr	w0, [sp, #112]
  40d73c:	cbnz	w0, 40df5c <__fxstatat@plt+0xaa7c>
  40d740:	mov	w19, w0
  40d744:	mov	w20, #0x5c                  	// #92
  40d748:	eor	w0, w0, #0x1
  40d74c:	ldr	w1, [sp, #124]
  40d750:	and	w0, w1, w0
  40d754:	tst	w0, #0xff
  40d758:	b.eq	40dd08 <__fxstatat@plt+0xa828>  // b.none
  40d75c:	cmp	x26, x27
  40d760:	b.ls	40d76c <__fxstatat@plt+0xa28c>  // b.plast
  40d764:	mov	w0, #0x27                  	// #39
  40d768:	strb	w0, [x28, x27]
  40d76c:	add	x0, x27, #0x1
  40d770:	cmp	x26, x0
  40d774:	b.ls	40d780 <__fxstatat@plt+0xa2a0>  // b.plast
  40d778:	mov	w1, #0x27                  	// #39
  40d77c:	strb	w1, [x28, x0]
  40d780:	add	x27, x27, #0x2
  40d784:	str	wzr, [sp, #124]
  40d788:	b	40dd08 <__fxstatat@plt+0xa828>
  40d78c:	mov	w0, #0x6e                  	// #110
  40d790:	b	40d6c0 <__fxstatat@plt+0xa1e0>
  40d794:	mov	w0, #0x6e                  	// #110
  40d798:	b	40d6c0 <__fxstatat@plt+0xa1e0>
  40d79c:	mov	w22, #0x0                   	// #0
  40d7a0:	mov	w0, #0x6e                  	// #110
  40d7a4:	b	40d6c0 <__fxstatat@plt+0xa1e0>
  40d7a8:	mov	x24, x25
  40d7ac:	mov	w25, #0x2                   	// #2
  40d7b0:	b	40df7c <__fxstatat@plt+0xaa9c>
  40d7b4:	mov	w0, #0x61                  	// #97
  40d7b8:	b	40d6d0 <__fxstatat@plt+0xa1f0>
  40d7bc:	mov	w0, #0x61                  	// #97
  40d7c0:	b	40d6d0 <__fxstatat@plt+0xa1f0>
  40d7c4:	mov	w22, #0x0                   	// #0
  40d7c8:	cmp	x25, #0x1
  40d7cc:	cset	w0, ne  // ne = any
  40d7d0:	cmn	x25, #0x1
  40d7d4:	b.eq	40d7ec <__fxstatat@plt+0xa30c>  // b.none
  40d7d8:	cbnz	w0, 40ddbc <__fxstatat@plt+0xa8dc>
  40d7dc:	cbz	x24, 40d814 <__fxstatat@plt+0xa334>
  40d7e0:	mov	w19, #0x0                   	// #0
  40d7e4:	mov	w0, #0x0                   	// #0
  40d7e8:	b	40dc68 <__fxstatat@plt+0xa788>
  40d7ec:	ldr	x0, [sp, #136]
  40d7f0:	ldrb	w0, [x0, #1]
  40d7f4:	cmp	w0, #0x0
  40d7f8:	cset	w0, ne  // ne = any
  40d7fc:	b	40d7d8 <__fxstatat@plt+0xa2f8>
  40d800:	mov	w22, #0x0                   	// #0
  40d804:	b	40d7dc <__fxstatat@plt+0xa2fc>
  40d808:	mov	w22, #0x0                   	// #0
  40d80c:	b	40d814 <__fxstatat@plt+0xa334>
  40d810:	mov	w19, w22
  40d814:	cmp	w23, #0x2
  40d818:	cset	w0, eq  // eq = none
  40d81c:	ldr	w1, [sp, #112]
  40d820:	ands	w0, w1, w0
  40d824:	b.eq	40dc68 <__fxstatat@plt+0xa788>  // b.none
  40d828:	mov	x24, x25
  40d82c:	mov	w25, #0x2                   	// #2
  40d830:	b	40df7c <__fxstatat@plt+0xaa9c>
  40d834:	ldr	w19, [sp, #112]
  40d838:	b	40d814 <__fxstatat@plt+0xa334>
  40d83c:	mov	w22, #0x0                   	// #0
  40d840:	mov	w19, #0x0                   	// #0
  40d844:	b	40d814 <__fxstatat@plt+0xa334>
  40d848:	mov	w22, #0x0                   	// #0
  40d84c:	cmp	w23, #0x2
  40d850:	b.eq	40d864 <__fxstatat@plt+0xa384>  // b.none
  40d854:	str	w19, [sp, #180]
  40d858:	mov	w0, #0x0                   	// #0
  40d85c:	mov	w20, #0x27                  	// #39
  40d860:	b	40dc68 <__fxstatat@plt+0xa788>
  40d864:	ldr	w0, [sp, #112]
  40d868:	cbnz	w0, 40df68 <__fxstatat@plt+0xaa88>
  40d86c:	cmp	x26, #0x0
  40d870:	mov	x0, #0x0                   	// #0
  40d874:	ldr	x1, [sp, #192]
  40d878:	ccmp	x1, #0x0, #0x0, ne  // ne = any
  40d87c:	b.eq	40d8ac <__fxstatat@plt+0xa3cc>  // b.none
  40d880:	cmp	x26, x27
  40d884:	b.ls	40d890 <__fxstatat@plt+0xa3b0>  // b.plast
  40d888:	mov	w0, #0x27                  	// #39
  40d88c:	strb	w0, [x28, x27]
  40d890:	add	x0, x27, #0x1
  40d894:	cmp	x26, x0
  40d898:	b.ls	40d8e4 <__fxstatat@plt+0xa404>  // b.plast
  40d89c:	mov	w1, #0x5c                  	// #92
  40d8a0:	strb	w1, [x28, x0]
  40d8a4:	mov	x0, x26
  40d8a8:	ldr	x26, [sp, #192]
  40d8ac:	add	x1, x27, #0x2
  40d8b0:	cmp	x1, x0
  40d8b4:	b.cs	40d8c0 <__fxstatat@plt+0xa3e0>  // b.hs, b.nlast
  40d8b8:	mov	w2, #0x27                  	// #39
  40d8bc:	strb	w2, [x28, x1]
  40d8c0:	add	x27, x27, #0x3
  40d8c4:	str	w19, [sp, #180]
  40d8c8:	ldr	w1, [sp, #112]
  40d8cc:	str	w1, [sp, #124]
  40d8d0:	str	x26, [sp, #192]
  40d8d4:	mov	x26, x0
  40d8d8:	mov	w20, #0x27                  	// #39
  40d8dc:	mov	w0, #0x0                   	// #0
  40d8e0:	b	40dc90 <__fxstatat@plt+0xa7b0>
  40d8e4:	mov	x0, x26
  40d8e8:	ldr	x26, [sp, #192]
  40d8ec:	b	40d8ac <__fxstatat@plt+0xa3cc>
  40d8f0:	mov	w22, #0x0                   	// #0
  40d8f4:	ldr	x0, [sp, #168]
  40d8f8:	cmp	x0, #0x1
  40d8fc:	b.ne	40d938 <__fxstatat@plt+0xa458>  // b.any
  40d900:	bl	403140 <__ctype_b_loc@plt>
  40d904:	and	x1, x20, #0xff
  40d908:	ldr	x0, [x0]
  40d90c:	ldrh	w19, [x0, x1, lsl #1]
  40d910:	ubfx	x19, x19, #14, #1
  40d914:	ldr	x0, [sp, #168]
  40d918:	mov	x2, x0
  40d91c:	eor	w0, w19, #0x1
  40d920:	ldr	w1, [sp, #132]
  40d924:	and	w0, w1, w0
  40d928:	ands	w0, w0, #0xff
  40d92c:	b.eq	40dc68 <__fxstatat@plt+0xa788>  // b.none
  40d930:	mov	w19, #0x0                   	// #0
  40d934:	b	40dae4 <__fxstatat@plt+0xa604>
  40d938:	str	xzr, [sp, #232]
  40d93c:	cmn	x25, #0x1
  40d940:	b.eq	40d964 <__fxstatat@plt+0xa484>  // b.none
  40d944:	mov	x0, #0x0                   	// #0
  40d948:	str	w21, [sp, #176]
  40d94c:	str	w20, [sp, #208]
  40d950:	str	w22, [sp, #212]
  40d954:	mov	x22, x0
  40d958:	str	x27, [sp, #216]
  40d95c:	ldr	w27, [sp, #112]
  40d960:	b	40da34 <__fxstatat@plt+0xa554>
  40d964:	ldr	x0, [sp, #136]
  40d968:	bl	402c50 <strlen@plt>
  40d96c:	mov	x25, x0
  40d970:	b	40d944 <__fxstatat@plt+0xa464>
  40d974:	ldr	w20, [sp, #208]
  40d978:	mov	x2, x22
  40d97c:	mov	x0, x21
  40d980:	ldr	w21, [sp, #176]
  40d984:	ldr	w22, [sp, #212]
  40d988:	ldr	x27, [sp, #216]
  40d98c:	mov	w19, #0x0                   	// #0
  40d990:	cmp	x0, x25
  40d994:	b.cs	40dadc <__fxstatat@plt+0xa5fc>  // b.hs, b.nlast
  40d998:	mov	x1, x2
  40d99c:	ldr	x2, [sp, #136]
  40d9a0:	ldrb	w0, [x2, x0]
  40d9a4:	cbz	w0, 40d9c4 <__fxstatat@plt+0xa4e4>
  40d9a8:	add	x1, x1, #0x1
  40d9ac:	add	x0, x24, x1
  40d9b0:	cmp	x25, x0
  40d9b4:	b.hi	40d9a0 <__fxstatat@plt+0xa4c0>  // b.pmore
  40d9b8:	mov	x2, x1
  40d9bc:	mov	w19, #0x0                   	// #0
  40d9c0:	b	40dadc <__fxstatat@plt+0xa5fc>
  40d9c4:	mov	x2, x1
  40d9c8:	mov	w19, #0x0                   	// #0
  40d9cc:	b	40dadc <__fxstatat@plt+0xa5fc>
  40d9d0:	add	x1, x1, #0x1
  40d9d4:	cmp	x1, x21
  40d9d8:	b.eq	40da14 <__fxstatat@plt+0xa534>  // b.none
  40d9dc:	ldrb	w0, [x1]
  40d9e0:	sub	w0, w0, #0x5b
  40d9e4:	and	w0, w0, #0xff
  40d9e8:	cmp	w0, #0x21
  40d9ec:	b.hi	40d9d0 <__fxstatat@plt+0xa4f0>  // b.pmore
  40d9f0:	mov	x2, #0x1                   	// #1
  40d9f4:	lsl	x0, x2, x0
  40d9f8:	mov	x2, #0x2b                  	// #43
  40d9fc:	movk	x2, #0x2, lsl #32
  40da00:	tst	x0, x2
  40da04:	b.eq	40d9d0 <__fxstatat@plt+0xa4f0>  // b.none
  40da08:	mov	x24, x25
  40da0c:	mov	w25, #0x2                   	// #2
  40da10:	b	40df7c <__fxstatat@plt+0xaa9c>
  40da14:	ldr	w0, [sp, #228]
  40da18:	bl	4033b0 <iswprint@plt>
  40da1c:	cmp	w0, #0x0
  40da20:	csel	w19, w19, wzr, ne  // ne = any
  40da24:	add	x22, x22, x20
  40da28:	add	x0, sp, #0xe8
  40da2c:	bl	403090 <mbsinit@plt>
  40da30:	cbnz	w0, 40da94 <__fxstatat@plt+0xa5b4>
  40da34:	add	x21, x24, x22
  40da38:	add	x3, sp, #0xe8
  40da3c:	sub	x2, x25, x21
  40da40:	ldr	x0, [sp, #136]
  40da44:	add	x1, x0, x21
  40da48:	add	x0, sp, #0xe4
  40da4c:	bl	411a1c <__fxstatat@plt+0xe53c>
  40da50:	mov	x20, x0
  40da54:	cbz	x0, 40dac8 <__fxstatat@plt+0xa5e8>
  40da58:	cmn	x0, #0x1
  40da5c:	b.eq	40daac <__fxstatat@plt+0xa5cc>  // b.none
  40da60:	cmn	x0, #0x2
  40da64:	b.eq	40d974 <__fxstatat@plt+0xa494>  // b.none
  40da68:	cmp	w27, #0x0
  40da6c:	ccmp	w23, #0x2, #0x0, ne  // ne = any
  40da70:	b.ne	40da14 <__fxstatat@plt+0xa534>  // b.any
  40da74:	cmp	x0, #0x1
  40da78:	b.ls	40da14 <__fxstatat@plt+0xa534>  // b.plast
  40da7c:	add	x1, x21, #0x1
  40da80:	ldr	x0, [sp, #136]
  40da84:	add	x1, x0, x1
  40da88:	add	x0, x0, x20
  40da8c:	add	x21, x0, x21
  40da90:	b	40d9dc <__fxstatat@plt+0xa4fc>
  40da94:	ldr	w21, [sp, #176]
  40da98:	ldr	w20, [sp, #208]
  40da9c:	mov	x2, x22
  40daa0:	ldr	w22, [sp, #212]
  40daa4:	ldr	x27, [sp, #216]
  40daa8:	b	40dadc <__fxstatat@plt+0xa5fc>
  40daac:	ldr	w21, [sp, #176]
  40dab0:	ldr	w20, [sp, #208]
  40dab4:	mov	x2, x22
  40dab8:	ldr	w22, [sp, #212]
  40dabc:	ldr	x27, [sp, #216]
  40dac0:	mov	w19, #0x0                   	// #0
  40dac4:	b	40dadc <__fxstatat@plt+0xa5fc>
  40dac8:	ldr	w21, [sp, #176]
  40dacc:	ldr	w20, [sp, #208]
  40dad0:	mov	x2, x22
  40dad4:	ldr	w22, [sp, #212]
  40dad8:	ldr	x27, [sp, #216]
  40dadc:	cmp	x2, #0x1
  40dae0:	b.ls	40d91c <__fxstatat@plt+0xa43c>  // b.plast
  40dae4:	add	x5, x24, x2
  40dae8:	mov	w0, #0x0                   	// #0
  40daec:	eor	w1, w19, #0x1
  40daf0:	ldr	w2, [sp, #132]
  40daf4:	and	w1, w2, w1
  40daf8:	and	w1, w1, #0xff
  40dafc:	mov	w3, w1
  40db00:	mov	w6, #0x5c                  	// #92
  40db04:	mov	w7, #0x24                  	// #36
  40db08:	ldr	w9, [sp, #112]
  40db0c:	ldr	w4, [sp, #124]
  40db10:	ldr	x8, [sp, #136]
  40db14:	b	40db90 <__fxstatat@plt+0xa6b0>
  40db18:	cbz	w22, 40db2c <__fxstatat@plt+0xa64c>
  40db1c:	cmp	x26, x27
  40db20:	b.ls	40db28 <__fxstatat@plt+0xa648>  // b.plast
  40db24:	strb	w6, [x28, x27]
  40db28:	add	x27, x27, #0x1
  40db2c:	add	x2, x24, #0x1
  40db30:	cmp	x2, x5
  40db34:	b.cs	40dc48 <__fxstatat@plt+0xa768>  // b.hs, b.nlast
  40db38:	eor	w22, w0, #0x1
  40db3c:	and	w22, w4, w22
  40db40:	ands	w22, w22, #0xff
  40db44:	b.eq	40dc5c <__fxstatat@plt+0xa77c>  // b.none
  40db48:	cmp	x26, x27
  40db4c:	b.ls	40db58 <__fxstatat@plt+0xa678>  // b.plast
  40db50:	mov	w4, #0x27                  	// #39
  40db54:	strb	w4, [x28, x27]
  40db58:	add	x4, x27, #0x1
  40db5c:	cmp	x26, x4
  40db60:	b.ls	40db6c <__fxstatat@plt+0xa68c>  // b.plast
  40db64:	mov	w10, #0x27                  	// #39
  40db68:	strb	w10, [x28, x4]
  40db6c:	add	x27, x27, #0x2
  40db70:	mov	w22, w3
  40db74:	mov	x24, x2
  40db78:	mov	w4, w3
  40db7c:	cmp	x26, x27
  40db80:	b.ls	40db88 <__fxstatat@plt+0xa6a8>  // b.plast
  40db84:	strb	w20, [x28, x27]
  40db88:	add	x27, x27, #0x1
  40db8c:	ldrb	w20, [x8, x24]
  40db90:	cbz	w1, 40db18 <__fxstatat@plt+0xa638>
  40db94:	cbnz	w9, 40df24 <__fxstatat@plt+0xaa44>
  40db98:	cmp	w23, #0x2
  40db9c:	cset	w0, eq  // eq = none
  40dba0:	eor	w2, w4, #0x1
  40dba4:	ands	w0, w0, w2
  40dba8:	b.eq	40dbe8 <__fxstatat@plt+0xa708>  // b.none
  40dbac:	cmp	x26, x27
  40dbb0:	b.ls	40dbbc <__fxstatat@plt+0xa6dc>  // b.plast
  40dbb4:	mov	w2, #0x27                  	// #39
  40dbb8:	strb	w2, [x28, x27]
  40dbbc:	add	x2, x27, #0x1
  40dbc0:	cmp	x26, x2
  40dbc4:	b.ls	40dbcc <__fxstatat@plt+0xa6ec>  // b.plast
  40dbc8:	strb	w7, [x28, x2]
  40dbcc:	add	x2, x27, #0x2
  40dbd0:	cmp	x26, x2
  40dbd4:	b.ls	40dbe0 <__fxstatat@plt+0xa700>  // b.plast
  40dbd8:	mov	w4, #0x27                  	// #39
  40dbdc:	strb	w4, [x28, x2]
  40dbe0:	add	x27, x27, #0x3
  40dbe4:	mov	w4, w0
  40dbe8:	cmp	x26, x27
  40dbec:	b.ls	40dbf4 <__fxstatat@plt+0xa714>  // b.plast
  40dbf0:	strb	w6, [x28, x27]
  40dbf4:	add	x0, x27, #0x1
  40dbf8:	cmp	x26, x0
  40dbfc:	b.ls	40dc0c <__fxstatat@plt+0xa72c>  // b.plast
  40dc00:	lsr	w2, w20, #6
  40dc04:	add	w2, w2, #0x30
  40dc08:	strb	w2, [x28, x0]
  40dc0c:	add	x0, x27, #0x2
  40dc10:	cmp	x26, x0
  40dc14:	b.ls	40dc24 <__fxstatat@plt+0xa744>  // b.plast
  40dc18:	ubfx	x2, x20, #3, #3
  40dc1c:	add	w2, w2, #0x30
  40dc20:	strb	w2, [x28, x0]
  40dc24:	add	x27, x27, #0x3
  40dc28:	and	w20, w20, #0x7
  40dc2c:	add	w20, w20, #0x30
  40dc30:	add	x2, x24, #0x1
  40dc34:	cmp	x5, x2
  40dc38:	b.ls	40dc50 <__fxstatat@plt+0xa770>  // b.plast
  40dc3c:	mov	w0, w3
  40dc40:	mov	x24, x2
  40dc44:	b	40db7c <__fxstatat@plt+0xa69c>
  40dc48:	str	w4, [sp, #124]
  40dc4c:	b	40d748 <__fxstatat@plt+0xa268>
  40dc50:	str	w4, [sp, #124]
  40dc54:	mov	w0, w1
  40dc58:	b	40d748 <__fxstatat@plt+0xa268>
  40dc5c:	mov	x24, x2
  40dc60:	b	40db7c <__fxstatat@plt+0xa69c>
  40dc64:	mov	w0, w22
  40dc68:	cmp	w21, #0x0
  40dc6c:	ldr	w1, [sp, #112]
  40dc70:	ccmp	w1, #0x0, #0x0, eq  // eq = none
  40dc74:	b.eq	40dc90 <__fxstatat@plt+0xa7b0>  // b.none
  40dc78:	ldr	x2, [sp, #152]
  40dc7c:	cbz	x2, 40dc90 <__fxstatat@plt+0xa7b0>
  40dc80:	ubfx	x1, x20, #5, #8
  40dc84:	ldr	w1, [x2, x1, lsl #2]
  40dc88:	lsr	w1, w1, w20
  40dc8c:	tbnz	w1, #0, 40dc94 <__fxstatat@plt+0xa7b4>
  40dc90:	cbz	w22, 40d748 <__fxstatat@plt+0xa268>
  40dc94:	ldr	w0, [sp, #112]
  40dc98:	cbnz	w0, 40df74 <__fxstatat@plt+0xaa94>
  40dc9c:	cmp	w23, #0x2
  40dca0:	cset	w0, eq  // eq = none
  40dca4:	ldr	w1, [sp, #124]
  40dca8:	eor	w1, w1, #0x1
  40dcac:	ands	w0, w0, w1
  40dcb0:	b.eq	40dcf4 <__fxstatat@plt+0xa814>  // b.none
  40dcb4:	cmp	x26, x27
  40dcb8:	b.ls	40dcc4 <__fxstatat@plt+0xa7e4>  // b.plast
  40dcbc:	mov	w1, #0x27                  	// #39
  40dcc0:	strb	w1, [x28, x27]
  40dcc4:	add	x1, x27, #0x1
  40dcc8:	cmp	x26, x1
  40dccc:	b.ls	40dcd8 <__fxstatat@plt+0xa7f8>  // b.plast
  40dcd0:	mov	w2, #0x24                  	// #36
  40dcd4:	strb	w2, [x28, x1]
  40dcd8:	add	x1, x27, #0x2
  40dcdc:	cmp	x26, x1
  40dce0:	b.ls	40dcec <__fxstatat@plt+0xa80c>  // b.plast
  40dce4:	mov	w2, #0x27                  	// #39
  40dce8:	strb	w2, [x28, x1]
  40dcec:	add	x27, x27, #0x3
  40dcf0:	str	w0, [sp, #124]
  40dcf4:	cmp	x26, x27
  40dcf8:	b.ls	40dd04 <__fxstatat@plt+0xa824>  // b.plast
  40dcfc:	mov	w0, #0x5c                  	// #92
  40dd00:	strb	w0, [x28, x27]
  40dd04:	add	x27, x27, #0x1
  40dd08:	cmp	x27, x26
  40dd0c:	b.cs	40dd14 <__fxstatat@plt+0xa834>  // b.hs, b.nlast
  40dd10:	strb	w20, [x28, x27]
  40dd14:	add	x27, x27, #0x1
  40dd18:	cmp	w19, #0x0
  40dd1c:	ldr	w0, [sp, #128]
  40dd20:	csel	w0, w0, w19, ne  // ne = any
  40dd24:	str	w0, [sp, #128]
  40dd28:	add	x24, x24, #0x1
  40dd2c:	cmp	x25, x24
  40dd30:	cset	w19, ne  // ne = any
  40dd34:	cmn	x25, #0x1
  40dd38:	b.eq	40de0c <__fxstatat@plt+0xa92c>  // b.none
  40dd3c:	cbz	w19, 40de20 <__fxstatat@plt+0xa940>
  40dd40:	cmp	w23, #0x2
  40dd44:	cset	w21, ne  // ne = any
  40dd48:	ldr	w0, [sp, #132]
  40dd4c:	and	w21, w0, w21
  40dd50:	ldr	x0, [sp, #144]
  40dd54:	cmp	x0, #0x0
  40dd58:	cset	w0, ne  // ne = any
  40dd5c:	str	w0, [sp, #176]
  40dd60:	csel	w22, w21, wzr, ne  // ne = any
  40dd64:	cbnz	w22, 40d3b8 <__fxstatat@plt+0x9ed8>
  40dd68:	ldr	x0, [sp, #136]
  40dd6c:	ldrb	w20, [x0, x24]
  40dd70:	cmp	w20, #0x7e
  40dd74:	b.hi	40d8f4 <__fxstatat@plt+0xa414>  // b.pmore
  40dd78:	adrp	x0, 415000 <__fxstatat@plt+0x11b20>
  40dd7c:	add	x0, x0, #0xdc8
  40dd80:	ldrh	w0, [x0, w20, uxtw #1]
  40dd84:	adr	x1, 40dd90 <__fxstatat@plt+0xa8b0>
  40dd88:	add	x0, x1, w0, sxth #2
  40dd8c:	br	x0
  40dd90:	mov	w19, #0x0                   	// #0
  40dd94:	mov	w0, #0x0                   	// #0
  40dd98:	mov	w20, #0x3f                  	// #63
  40dd9c:	b	40dc68 <__fxstatat@plt+0xa788>
  40dda0:	mov	w19, #0x0                   	// #0
  40dda4:	mov	w0, #0x0                   	// #0
  40dda8:	mov	w20, #0x3f                  	// #63
  40ddac:	b	40dc68 <__fxstatat@plt+0xa788>
  40ddb0:	mov	w19, #0x0                   	// #0
  40ddb4:	mov	w0, #0x0                   	// #0
  40ddb8:	b	40dc68 <__fxstatat@plt+0xa788>
  40ddbc:	mov	w19, #0x0                   	// #0
  40ddc0:	mov	w0, #0x0                   	// #0
  40ddc4:	b	40dc68 <__fxstatat@plt+0xa788>
  40ddc8:	mov	w19, w22
  40ddcc:	ldr	w0, [sp, #112]
  40ddd0:	b	40dc68 <__fxstatat@plt+0xa788>
  40ddd4:	mov	w19, w22
  40ddd8:	mov	w22, #0x0                   	// #0
  40dddc:	mov	w0, #0x0                   	// #0
  40dde0:	b	40dc68 <__fxstatat@plt+0xa788>
  40dde4:	mov	w20, w0
  40dde8:	mov	w19, #0x0                   	// #0
  40ddec:	b	40dc94 <__fxstatat@plt+0xa7b4>
  40ddf0:	mov	w19, #0x0                   	// #0
  40ddf4:	mov	w20, #0x61                  	// #97
  40ddf8:	b	40dc94 <__fxstatat@plt+0xa7b4>
  40ddfc:	mov	w19, #0x0                   	// #0
  40de00:	mov	w0, #0x0                   	// #0
  40de04:	mov	w20, #0x5c                  	// #92
  40de08:	b	40d748 <__fxstatat@plt+0xa268>
  40de0c:	ldr	x0, [sp, #136]
  40de10:	ldrb	w0, [x0, x24]
  40de14:	cmp	w0, #0x0
  40de18:	cset	w19, ne  // ne = any
  40de1c:	b	40dd3c <__fxstatat@plt+0xa85c>
  40de20:	cmp	w23, #0x2
  40de24:	cset	w1, eq  // eq = none
  40de28:	cmp	w1, #0x0
  40de2c:	ldr	w0, [sp, #112]
  40de30:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  40de34:	ccmp	x27, #0x0, #0x0, ne  // ne = any
  40de38:	b.eq	40df38 <__fxstatat@plt+0xaa58>  // b.none
  40de3c:	eor	w0, w0, #0x1
  40de40:	and	w0, w0, #0xff
  40de44:	cmp	w1, #0x0
  40de48:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  40de4c:	cset	w1, ne  // ne = any
  40de50:	ldr	w2, [sp, #180]
  40de54:	ands	w1, w2, w1
  40de58:	b.eq	40decc <__fxstatat@plt+0xa9ec>  // b.none
  40de5c:	ldr	w0, [sp, #128]
  40de60:	cbnz	w0, 40de94 <__fxstatat@plt+0xa9b4>
  40de64:	cmp	x26, #0x0
  40de68:	cset	w0, eq  // eq = none
  40de6c:	ldr	x2, [sp, #192]
  40de70:	cmp	x2, #0x0
  40de74:	csel	w0, w0, wzr, ne  // ne = any
  40de78:	str	w0, [sp, #180]
  40de7c:	mov	w23, #0x2                   	// #2
  40de80:	cbz	w0, 40dec8 <__fxstatat@plt+0xa9e8>
  40de84:	ldr	w0, [sp, #128]
  40de88:	str	w0, [sp, #112]
  40de8c:	ldr	x26, [sp, #192]
  40de90:	b	40d15c <__fxstatat@plt+0x9c7c>
  40de94:	ldr	x0, [sp, #240]
  40de98:	str	x0, [sp]
  40de9c:	ldr	x7, [sp, #200]
  40dea0:	ldr	x6, [sp, #152]
  40dea4:	ldr	w5, [sp, #184]
  40dea8:	mov	w4, #0x5                   	// #5
  40deac:	mov	x3, x25
  40deb0:	ldr	x2, [sp, #136]
  40deb4:	ldr	x1, [sp, #192]
  40deb8:	mov	x0, x28
  40debc:	bl	40d0dc <__fxstatat@plt+0x9bfc>
  40dec0:	mov	x27, x0
  40dec4:	b	40dfc4 <__fxstatat@plt+0xaae4>
  40dec8:	mov	w0, w1
  40decc:	ldr	x1, [sp, #160]
  40ded0:	cmp	x1, #0x0
  40ded4:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  40ded8:	b.eq	40df14 <__fxstatat@plt+0xaa34>  // b.none
  40dedc:	mov	x0, x1
  40dee0:	ldrb	w2, [x1]
  40dee4:	cbz	w2, 40df14 <__fxstatat@plt+0xaa34>
  40dee8:	mov	x1, x27
  40deec:	sub	x0, x0, x27
  40def0:	b	40df00 <__fxstatat@plt+0xaa20>
  40def4:	add	x1, x1, #0x1
  40def8:	ldrb	w2, [x0, x1]
  40defc:	cbz	w2, 40df10 <__fxstatat@plt+0xaa30>
  40df00:	cmp	x26, x1
  40df04:	b.ls	40def4 <__fxstatat@plt+0xaa14>  // b.plast
  40df08:	strb	w2, [x28, x1]
  40df0c:	b	40def4 <__fxstatat@plt+0xaa14>
  40df10:	mov	x27, x1
  40df14:	cmp	x26, x27
  40df18:	b.ls	40dfc4 <__fxstatat@plt+0xaae4>  // b.plast
  40df1c:	strb	wzr, [x28, x27]
  40df20:	b	40dfc4 <__fxstatat@plt+0xaae4>
  40df24:	mov	x24, x25
  40df28:	mov	w25, w23
  40df2c:	ldr	w0, [sp, #112]
  40df30:	str	w0, [sp, #132]
  40df34:	b	40df7c <__fxstatat@plt+0xaa9c>
  40df38:	mov	x24, x25
  40df3c:	mov	w25, #0x2                   	// #2
  40df40:	b	40df7c <__fxstatat@plt+0xaa9c>
  40df44:	mov	x24, x25
  40df48:	mov	w25, w23
  40df4c:	b	40df7c <__fxstatat@plt+0xaa9c>
  40df50:	mov	x24, x25
  40df54:	mov	w25, w23
  40df58:	b	40df7c <__fxstatat@plt+0xaa9c>
  40df5c:	mov	x24, x25
  40df60:	mov	w25, w23
  40df64:	b	40df7c <__fxstatat@plt+0xaa9c>
  40df68:	mov	x24, x25
  40df6c:	mov	w25, w23
  40df70:	b	40df7c <__fxstatat@plt+0xaa9c>
  40df74:	mov	x24, x25
  40df78:	mov	w25, w23
  40df7c:	ldr	w0, [sp, #132]
  40df80:	cmp	w0, #0x0
  40df84:	ccmp	w25, #0x2, #0x0, ne  // ne = any
  40df88:	mov	w0, #0x4                   	// #4
  40df8c:	csel	w25, w25, w0, ne  // ne = any
  40df90:	ldr	x0, [sp, #240]
  40df94:	str	x0, [sp]
  40df98:	ldr	x7, [sp, #200]
  40df9c:	mov	x6, #0x0                   	// #0
  40dfa0:	ldr	w0, [sp, #184]
  40dfa4:	and	w5, w0, #0xfffffffd
  40dfa8:	mov	w4, w25
  40dfac:	mov	x3, x24
  40dfb0:	ldr	x2, [sp, #136]
  40dfb4:	mov	x1, x26
  40dfb8:	mov	x0, x28
  40dfbc:	bl	40d0dc <__fxstatat@plt+0x9bfc>
  40dfc0:	mov	x27, x0
  40dfc4:	mov	x0, x27
  40dfc8:	ldp	x19, x20, [sp, #32]
  40dfcc:	ldp	x21, x22, [sp, #48]
  40dfd0:	ldp	x23, x24, [sp, #64]
  40dfd4:	ldp	x25, x26, [sp, #80]
  40dfd8:	ldp	x27, x28, [sp, #96]
  40dfdc:	ldp	x29, x30, [sp, #16]
  40dfe0:	add	sp, sp, #0xf0
  40dfe4:	ret
  40dfe8:	mov	x24, x25
  40dfec:	mov	w25, w23
  40dff0:	b	40df90 <__fxstatat@plt+0xaab0>
  40dff4:	add	x27, x27, #0x4
  40dff8:	str	w0, [sp, #124]
  40dffc:	mov	w19, #0x0                   	// #0
  40e000:	mov	w20, #0x30                  	// #48
  40e004:	b	40dc68 <__fxstatat@plt+0xa788>
  40e008:	ldr	x0, [sp, #136]
  40e00c:	ldrb	w20, [x0, x24]
  40e010:	cmp	w20, #0x7e
  40e014:	b.hi	40d8f0 <__fxstatat@plt+0xa410>  // b.pmore
  40e018:	adrp	x0, 415000 <__fxstatat@plt+0x11b20>
  40e01c:	add	x0, x0, #0xec8
  40e020:	ldrh	w0, [x0, w20, uxtw #1]
  40e024:	adr	x1, 40e030 <__fxstatat@plt+0xab50>
  40e028:	add	x0, x1, w0, sxth #2
  40e02c:	br	x0
  40e030:	sub	sp, sp, #0x80
  40e034:	stp	x29, x30, [sp, #16]
  40e038:	add	x29, sp, #0x10
  40e03c:	stp	x19, x20, [sp, #32]
  40e040:	stp	x21, x22, [sp, #48]
  40e044:	stp	x23, x24, [sp, #64]
  40e048:	stp	x25, x26, [sp, #80]
  40e04c:	stp	x27, x28, [sp, #96]
  40e050:	mov	w19, w0
  40e054:	str	x1, [sp, #112]
  40e058:	str	x2, [sp, #120]
  40e05c:	mov	x20, x3
  40e060:	bl	4033f0 <__errno_location@plt>
  40e064:	mov	x23, x0
  40e068:	ldr	w28, [x0]
  40e06c:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  40e070:	ldr	x21, [x0, #1224]
  40e074:	tbnz	w19, #31, 40e1b8 <__fxstatat@plt+0xacd8>
  40e078:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  40e07c:	ldr	w0, [x0, #1232]
  40e080:	cmp	w0, w19
  40e084:	b.gt	40e0e8 <__fxstatat@plt+0xac08>
  40e088:	mov	w0, #0x7fffffff            	// #2147483647
  40e08c:	cmp	w19, w0
  40e090:	b.eq	40e1bc <__fxstatat@plt+0xacdc>  // b.none
  40e094:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  40e098:	add	x0, x0, #0x4c8
  40e09c:	add	x0, x0, #0x10
  40e0a0:	cmp	x21, x0
  40e0a4:	b.eq	40e1c0 <__fxstatat@plt+0xace0>  // b.none
  40e0a8:	add	w24, w19, #0x1
  40e0ac:	sbfiz	x1, x24, #4, #32
  40e0b0:	mov	x0, x21
  40e0b4:	bl	410fb4 <__fxstatat@plt+0xdad4>
  40e0b8:	mov	x21, x0
  40e0bc:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  40e0c0:	str	x21, [x0, #1224]
  40e0c4:	adrp	x22, 42a000 <__fxstatat@plt+0x26b20>
  40e0c8:	add	x22, x22, #0x4c8
  40e0cc:	ldr	w0, [x22, #8]
  40e0d0:	sub	w2, w24, w0
  40e0d4:	sbfiz	x2, x2, #4, #32
  40e0d8:	mov	w1, #0x0                   	// #0
  40e0dc:	add	x0, x21, w0, sxtw #4
  40e0e0:	bl	402f40 <memset@plt>
  40e0e4:	str	w24, [x22, #8]
  40e0e8:	sbfiz	x19, x19, #4, #32
  40e0ec:	add	x27, x21, x19
  40e0f0:	ldr	x25, [x21, x19]
  40e0f4:	ldr	x22, [x27, #8]
  40e0f8:	ldr	w24, [x20, #4]
  40e0fc:	orr	w24, w24, #0x1
  40e100:	add	x26, x20, #0x8
  40e104:	ldr	x0, [x20, #48]
  40e108:	str	x0, [sp]
  40e10c:	ldr	x7, [x20, #40]
  40e110:	mov	x6, x26
  40e114:	mov	w5, w24
  40e118:	ldr	w4, [x20]
  40e11c:	ldr	x3, [sp, #120]
  40e120:	ldr	x2, [sp, #112]
  40e124:	mov	x1, x25
  40e128:	mov	x0, x22
  40e12c:	bl	40d0dc <__fxstatat@plt+0x9bfc>
  40e130:	cmp	x25, x0
  40e134:	b.hi	40e190 <__fxstatat@plt+0xacb0>  // b.pmore
  40e138:	add	x25, x0, #0x1
  40e13c:	str	x25, [x21, x19]
  40e140:	adrp	x0, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  40e144:	add	x0, x0, #0x9e0
  40e148:	cmp	x22, x0
  40e14c:	b.eq	40e158 <__fxstatat@plt+0xac78>  // b.none
  40e150:	mov	x0, x22
  40e154:	bl	4031b0 <free@plt>
  40e158:	mov	x0, x25
  40e15c:	bl	410f38 <__fxstatat@plt+0xda58>
  40e160:	mov	x22, x0
  40e164:	str	x0, [x27, #8]
  40e168:	ldr	x1, [x20, #48]
  40e16c:	str	x1, [sp]
  40e170:	ldr	x7, [x20, #40]
  40e174:	mov	x6, x26
  40e178:	mov	w5, w24
  40e17c:	ldr	w4, [x20]
  40e180:	ldr	x3, [sp, #120]
  40e184:	ldr	x2, [sp, #112]
  40e188:	mov	x1, x25
  40e18c:	bl	40d0dc <__fxstatat@plt+0x9bfc>
  40e190:	str	w28, [x23]
  40e194:	mov	x0, x22
  40e198:	ldp	x19, x20, [sp, #32]
  40e19c:	ldp	x21, x22, [sp, #48]
  40e1a0:	ldp	x23, x24, [sp, #64]
  40e1a4:	ldp	x25, x26, [sp, #80]
  40e1a8:	ldp	x27, x28, [sp, #96]
  40e1ac:	ldp	x29, x30, [sp, #16]
  40e1b0:	add	sp, sp, #0x80
  40e1b4:	ret
  40e1b8:	bl	403070 <abort@plt>
  40e1bc:	bl	4111c4 <__fxstatat@plt+0xdce4>
  40e1c0:	add	w24, w19, #0x1
  40e1c4:	sbfiz	x1, x24, #4, #32
  40e1c8:	mov	x0, #0x0                   	// #0
  40e1cc:	bl	410fb4 <__fxstatat@plt+0xdad4>
  40e1d0:	mov	x21, x0
  40e1d4:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  40e1d8:	add	x1, x0, #0x4c8
  40e1dc:	str	x21, [x0, #1224]
  40e1e0:	ldp	x0, x1, [x1, #16]
  40e1e4:	stp	x0, x1, [x21]
  40e1e8:	b	40e0c4 <__fxstatat@plt+0xabe4>
  40e1ec:	stp	x29, x30, [sp, #-48]!
  40e1f0:	mov	x29, sp
  40e1f4:	stp	x19, x20, [sp, #16]
  40e1f8:	str	x21, [sp, #32]
  40e1fc:	mov	x20, x0
  40e200:	bl	4033f0 <__errno_location@plt>
  40e204:	mov	x19, x0
  40e208:	ldr	w21, [x0]
  40e20c:	adrp	x2, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  40e210:	add	x2, x2, #0x9e0
  40e214:	add	x2, x2, #0x100
  40e218:	cmp	x20, #0x0
  40e21c:	mov	x1, #0x38                  	// #56
  40e220:	csel	x0, x2, x20, eq  // eq = none
  40e224:	bl	411164 <__fxstatat@plt+0xdc84>
  40e228:	str	w21, [x19]
  40e22c:	ldp	x19, x20, [sp, #16]
  40e230:	ldr	x21, [sp, #32]
  40e234:	ldp	x29, x30, [sp], #48
  40e238:	ret
  40e23c:	adrp	x1, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  40e240:	add	x1, x1, #0x9e0
  40e244:	add	x1, x1, #0x100
  40e248:	cmp	x0, #0x0
  40e24c:	csel	x0, x1, x0, eq  // eq = none
  40e250:	ldr	w0, [x0]
  40e254:	ret
  40e258:	adrp	x2, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  40e25c:	add	x2, x2, #0x9e0
  40e260:	add	x2, x2, #0x100
  40e264:	cmp	x0, #0x0
  40e268:	csel	x0, x2, x0, eq  // eq = none
  40e26c:	str	w1, [x0]
  40e270:	ret
  40e274:	adrp	x3, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  40e278:	add	x3, x3, #0x9e0
  40e27c:	add	x3, x3, #0x100
  40e280:	cmp	x0, #0x0
  40e284:	csel	x0, x3, x0, eq  // eq = none
  40e288:	add	x0, x0, #0x8
  40e28c:	ubfx	x4, x1, #5, #3
  40e290:	and	w1, w1, #0x1f
  40e294:	ldr	w5, [x0, x4, lsl #2]
  40e298:	lsr	w3, w5, w1
  40e29c:	eor	w2, w3, w2
  40e2a0:	and	w2, w2, #0x1
  40e2a4:	lsl	w2, w2, w1
  40e2a8:	eor	w2, w2, w5
  40e2ac:	str	w2, [x0, x4, lsl #2]
  40e2b0:	and	w0, w3, #0x1
  40e2b4:	ret
  40e2b8:	mov	x2, x0
  40e2bc:	adrp	x0, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  40e2c0:	add	x0, x0, #0x9e0
  40e2c4:	add	x0, x0, #0x100
  40e2c8:	cmp	x2, #0x0
  40e2cc:	csel	x2, x0, x2, eq  // eq = none
  40e2d0:	ldr	w0, [x2, #4]
  40e2d4:	str	w1, [x2, #4]
  40e2d8:	ret
  40e2dc:	adrp	x3, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  40e2e0:	add	x3, x3, #0x9e0
  40e2e4:	add	x3, x3, #0x100
  40e2e8:	cmp	x0, #0x0
  40e2ec:	csel	x0, x3, x0, eq  // eq = none
  40e2f0:	mov	w3, #0xa                   	// #10
  40e2f4:	str	w3, [x0]
  40e2f8:	cmp	x1, #0x0
  40e2fc:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  40e300:	b.eq	40e310 <__fxstatat@plt+0xae30>  // b.none
  40e304:	str	x1, [x0, #40]
  40e308:	str	x2, [x0, #48]
  40e30c:	ret
  40e310:	stp	x29, x30, [sp, #-16]!
  40e314:	mov	x29, sp
  40e318:	bl	403070 <abort@plt>
  40e31c:	sub	sp, sp, #0x60
  40e320:	stp	x29, x30, [sp, #16]
  40e324:	add	x29, sp, #0x10
  40e328:	stp	x19, x20, [sp, #32]
  40e32c:	stp	x21, x22, [sp, #48]
  40e330:	stp	x23, x24, [sp, #64]
  40e334:	str	x25, [sp, #80]
  40e338:	mov	x21, x0
  40e33c:	mov	x22, x1
  40e340:	mov	x23, x2
  40e344:	mov	x24, x3
  40e348:	mov	x19, x4
  40e34c:	adrp	x4, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  40e350:	add	x4, x4, #0x9e0
  40e354:	add	x4, x4, #0x100
  40e358:	cmp	x19, #0x0
  40e35c:	csel	x19, x4, x19, eq  // eq = none
  40e360:	bl	4033f0 <__errno_location@plt>
  40e364:	mov	x20, x0
  40e368:	ldr	w25, [x0]
  40e36c:	ldr	x7, [x19, #40]
  40e370:	ldr	w5, [x19, #4]
  40e374:	ldr	w4, [x19]
  40e378:	ldr	x0, [x19, #48]
  40e37c:	str	x0, [sp]
  40e380:	add	x6, x19, #0x8
  40e384:	mov	x3, x24
  40e388:	mov	x2, x23
  40e38c:	mov	x1, x22
  40e390:	mov	x0, x21
  40e394:	bl	40d0dc <__fxstatat@plt+0x9bfc>
  40e398:	str	w25, [x20]
  40e39c:	ldp	x19, x20, [sp, #32]
  40e3a0:	ldp	x21, x22, [sp, #48]
  40e3a4:	ldp	x23, x24, [sp, #64]
  40e3a8:	ldr	x25, [sp, #80]
  40e3ac:	ldp	x29, x30, [sp, #16]
  40e3b0:	add	sp, sp, #0x60
  40e3b4:	ret
  40e3b8:	sub	sp, sp, #0x80
  40e3bc:	stp	x29, x30, [sp, #16]
  40e3c0:	add	x29, sp, #0x10
  40e3c4:	stp	x19, x20, [sp, #32]
  40e3c8:	stp	x21, x22, [sp, #48]
  40e3cc:	stp	x23, x24, [sp, #64]
  40e3d0:	stp	x25, x26, [sp, #80]
  40e3d4:	stp	x27, x28, [sp, #96]
  40e3d8:	mov	x22, x0
  40e3dc:	mov	x23, x1
  40e3e0:	mov	x20, x2
  40e3e4:	adrp	x0, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  40e3e8:	add	x0, x0, #0x9e0
  40e3ec:	add	x0, x0, #0x100
  40e3f0:	cmp	x3, #0x0
  40e3f4:	csel	x19, x0, x3, eq  // eq = none
  40e3f8:	bl	4033f0 <__errno_location@plt>
  40e3fc:	mov	x21, x0
  40e400:	ldr	w28, [x0]
  40e404:	cmp	x20, #0x0
  40e408:	cset	w24, eq  // eq = none
  40e40c:	ldr	w0, [x19, #4]
  40e410:	orr	w24, w24, w0
  40e414:	add	x27, x19, #0x8
  40e418:	ldr	x7, [x19, #40]
  40e41c:	ldr	w4, [x19]
  40e420:	ldr	x0, [x19, #48]
  40e424:	str	x0, [sp]
  40e428:	mov	x6, x27
  40e42c:	mov	w5, w24
  40e430:	mov	x3, x23
  40e434:	mov	x2, x22
  40e438:	mov	x1, #0x0                   	// #0
  40e43c:	mov	x0, #0x0                   	// #0
  40e440:	bl	40d0dc <__fxstatat@plt+0x9bfc>
  40e444:	mov	x25, x0
  40e448:	add	x26, x0, #0x1
  40e44c:	mov	x0, x26
  40e450:	bl	410f38 <__fxstatat@plt+0xda58>
  40e454:	str	x0, [sp, #120]
  40e458:	ldr	x7, [x19, #40]
  40e45c:	ldr	w4, [x19]
  40e460:	ldr	x1, [x19, #48]
  40e464:	str	x1, [sp]
  40e468:	mov	x6, x27
  40e46c:	mov	w5, w24
  40e470:	mov	x3, x23
  40e474:	mov	x2, x22
  40e478:	mov	x1, x26
  40e47c:	bl	40d0dc <__fxstatat@plt+0x9bfc>
  40e480:	str	w28, [x21]
  40e484:	cbz	x20, 40e48c <__fxstatat@plt+0xafac>
  40e488:	str	x25, [x20]
  40e48c:	ldr	x0, [sp, #120]
  40e490:	ldp	x19, x20, [sp, #32]
  40e494:	ldp	x21, x22, [sp, #48]
  40e498:	ldp	x23, x24, [sp, #64]
  40e49c:	ldp	x25, x26, [sp, #80]
  40e4a0:	ldp	x27, x28, [sp, #96]
  40e4a4:	ldp	x29, x30, [sp, #16]
  40e4a8:	add	sp, sp, #0x80
  40e4ac:	ret
  40e4b0:	stp	x29, x30, [sp, #-16]!
  40e4b4:	mov	x29, sp
  40e4b8:	mov	x3, x2
  40e4bc:	mov	x2, #0x0                   	// #0
  40e4c0:	bl	40e3b8 <__fxstatat@plt+0xaed8>
  40e4c4:	ldp	x29, x30, [sp], #16
  40e4c8:	ret
  40e4cc:	stp	x29, x30, [sp, #-48]!
  40e4d0:	mov	x29, sp
  40e4d4:	stp	x19, x20, [sp, #16]
  40e4d8:	str	x21, [sp, #32]
  40e4dc:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  40e4e0:	add	x1, x0, #0x4c8
  40e4e4:	ldr	x21, [x0, #1224]
  40e4e8:	ldr	w20, [x1, #8]
  40e4ec:	cmp	w20, #0x1
  40e4f0:	b.le	40e514 <__fxstatat@plt+0xb034>
  40e4f4:	add	x19, x21, #0x18
  40e4f8:	sub	w20, w20, #0x2
  40e4fc:	add	x0, x21, #0x28
  40e500:	add	x20, x0, x20, lsl #4
  40e504:	ldr	x0, [x19], #16
  40e508:	bl	4031b0 <free@plt>
  40e50c:	cmp	x19, x20
  40e510:	b.ne	40e504 <__fxstatat@plt+0xb024>  // b.any
  40e514:	ldr	x0, [x21, #8]
  40e518:	adrp	x1, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  40e51c:	add	x1, x1, #0x9e0
  40e520:	cmp	x0, x1
  40e524:	b.eq	40e548 <__fxstatat@plt+0xb068>  // b.none
  40e528:	bl	4031b0 <free@plt>
  40e52c:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  40e530:	add	x0, x0, #0x4c8
  40e534:	mov	x1, #0x100                 	// #256
  40e538:	str	x1, [x0, #16]
  40e53c:	adrp	x1, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  40e540:	add	x1, x1, #0x9e0
  40e544:	str	x1, [x0, #24]
  40e548:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  40e54c:	add	x0, x0, #0x4c8
  40e550:	add	x0, x0, #0x10
  40e554:	cmp	x21, x0
  40e558:	b.eq	40e574 <__fxstatat@plt+0xb094>  // b.none
  40e55c:	mov	x0, x21
  40e560:	bl	4031b0 <free@plt>
  40e564:	adrp	x1, 42a000 <__fxstatat@plt+0x26b20>
  40e568:	add	x0, x1, #0x4c8
  40e56c:	add	x0, x0, #0x10
  40e570:	str	x0, [x1, #1224]
  40e574:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  40e578:	mov	w1, #0x1                   	// #1
  40e57c:	str	w1, [x0, #1232]
  40e580:	ldp	x19, x20, [sp, #16]
  40e584:	ldr	x21, [sp, #32]
  40e588:	ldp	x29, x30, [sp], #48
  40e58c:	ret
  40e590:	stp	x29, x30, [sp, #-16]!
  40e594:	mov	x29, sp
  40e598:	adrp	x3, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  40e59c:	add	x3, x3, #0x9e0
  40e5a0:	add	x3, x3, #0x100
  40e5a4:	mov	x2, #0xffffffffffffffff    	// #-1
  40e5a8:	bl	40e030 <__fxstatat@plt+0xab50>
  40e5ac:	ldp	x29, x30, [sp], #16
  40e5b0:	ret
  40e5b4:	stp	x29, x30, [sp, #-16]!
  40e5b8:	mov	x29, sp
  40e5bc:	adrp	x3, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  40e5c0:	add	x3, x3, #0x9e0
  40e5c4:	add	x3, x3, #0x100
  40e5c8:	bl	40e030 <__fxstatat@plt+0xab50>
  40e5cc:	ldp	x29, x30, [sp], #16
  40e5d0:	ret
  40e5d4:	stp	x29, x30, [sp, #-16]!
  40e5d8:	mov	x29, sp
  40e5dc:	mov	x1, x0
  40e5e0:	mov	w0, #0x0                   	// #0
  40e5e4:	bl	40e590 <__fxstatat@plt+0xb0b0>
  40e5e8:	ldp	x29, x30, [sp], #16
  40e5ec:	ret
  40e5f0:	stp	x29, x30, [sp, #-16]!
  40e5f4:	mov	x29, sp
  40e5f8:	mov	x2, x1
  40e5fc:	mov	x1, x0
  40e600:	mov	w0, #0x0                   	// #0
  40e604:	bl	40e5b4 <__fxstatat@plt+0xb0d4>
  40e608:	ldp	x29, x30, [sp], #16
  40e60c:	ret
  40e610:	stp	x29, x30, [sp, #-96]!
  40e614:	mov	x29, sp
  40e618:	stp	x19, x20, [sp, #16]
  40e61c:	mov	w19, w0
  40e620:	mov	w0, w1
  40e624:	mov	x20, x2
  40e628:	add	x8, sp, #0x28
  40e62c:	bl	40cf5c <__fxstatat@plt+0x9a7c>
  40e630:	add	x3, sp, #0x28
  40e634:	mov	x2, #0xffffffffffffffff    	// #-1
  40e638:	mov	x1, x20
  40e63c:	mov	w0, w19
  40e640:	bl	40e030 <__fxstatat@plt+0xab50>
  40e644:	ldp	x19, x20, [sp, #16]
  40e648:	ldp	x29, x30, [sp], #96
  40e64c:	ret
  40e650:	stp	x29, x30, [sp, #-112]!
  40e654:	mov	x29, sp
  40e658:	stp	x19, x20, [sp, #16]
  40e65c:	str	x21, [sp, #32]
  40e660:	mov	w19, w0
  40e664:	mov	w0, w1
  40e668:	mov	x20, x2
  40e66c:	mov	x21, x3
  40e670:	add	x8, sp, #0x38
  40e674:	bl	40cf5c <__fxstatat@plt+0x9a7c>
  40e678:	add	x3, sp, #0x38
  40e67c:	mov	x2, x21
  40e680:	mov	x1, x20
  40e684:	mov	w0, w19
  40e688:	bl	40e030 <__fxstatat@plt+0xab50>
  40e68c:	ldp	x19, x20, [sp, #16]
  40e690:	ldr	x21, [sp, #32]
  40e694:	ldp	x29, x30, [sp], #112
  40e698:	ret
  40e69c:	stp	x29, x30, [sp, #-16]!
  40e6a0:	mov	x29, sp
  40e6a4:	mov	x2, x1
  40e6a8:	mov	w1, w0
  40e6ac:	mov	w0, #0x0                   	// #0
  40e6b0:	bl	40e610 <__fxstatat@plt+0xb130>
  40e6b4:	ldp	x29, x30, [sp], #16
  40e6b8:	ret
  40e6bc:	stp	x29, x30, [sp, #-16]!
  40e6c0:	mov	x29, sp
  40e6c4:	mov	x3, x2
  40e6c8:	mov	x2, x1
  40e6cc:	mov	w1, w0
  40e6d0:	mov	w0, #0x0                   	// #0
  40e6d4:	bl	40e650 <__fxstatat@plt+0xb170>
  40e6d8:	ldp	x29, x30, [sp], #16
  40e6dc:	ret
  40e6e0:	stp	x29, x30, [sp, #-96]!
  40e6e4:	mov	x29, sp
  40e6e8:	stp	x19, x20, [sp, #16]
  40e6ec:	mov	x19, x0
  40e6f0:	mov	x20, x1
  40e6f4:	and	w1, w2, #0xff
  40e6f8:	adrp	x2, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  40e6fc:	add	x2, x2, #0x9e0
  40e700:	add	x0, x2, #0x100
  40e704:	ldp	x2, x3, [x2, #256]
  40e708:	stp	x2, x3, [sp, #40]
  40e70c:	ldp	x2, x3, [x0, #16]
  40e710:	stp	x2, x3, [sp, #56]
  40e714:	ldp	x2, x3, [x0, #32]
  40e718:	stp	x2, x3, [sp, #72]
  40e71c:	ldr	x0, [x0, #48]
  40e720:	str	x0, [sp, #88]
  40e724:	mov	w2, #0x1                   	// #1
  40e728:	add	x0, sp, #0x28
  40e72c:	bl	40e274 <__fxstatat@plt+0xad94>
  40e730:	add	x3, sp, #0x28
  40e734:	mov	x2, x20
  40e738:	mov	x1, x19
  40e73c:	mov	w0, #0x0                   	// #0
  40e740:	bl	40e030 <__fxstatat@plt+0xab50>
  40e744:	ldp	x19, x20, [sp, #16]
  40e748:	ldp	x29, x30, [sp], #96
  40e74c:	ret
  40e750:	stp	x29, x30, [sp, #-16]!
  40e754:	mov	x29, sp
  40e758:	mov	w2, w1
  40e75c:	mov	x1, #0xffffffffffffffff    	// #-1
  40e760:	bl	40e6e0 <__fxstatat@plt+0xb200>
  40e764:	ldp	x29, x30, [sp], #16
  40e768:	ret
  40e76c:	stp	x29, x30, [sp, #-16]!
  40e770:	mov	x29, sp
  40e774:	mov	w1, #0x3a                  	// #58
  40e778:	bl	40e750 <__fxstatat@plt+0xb270>
  40e77c:	ldp	x29, x30, [sp], #16
  40e780:	ret
  40e784:	stp	x29, x30, [sp, #-16]!
  40e788:	mov	x29, sp
  40e78c:	mov	w2, #0x3a                  	// #58
  40e790:	bl	40e6e0 <__fxstatat@plt+0xb200>
  40e794:	ldp	x29, x30, [sp], #16
  40e798:	ret
  40e79c:	stp	x29, x30, [sp, #-160]!
  40e7a0:	mov	x29, sp
  40e7a4:	stp	x19, x20, [sp, #16]
  40e7a8:	mov	w19, w0
  40e7ac:	mov	w0, w1
  40e7b0:	mov	x20, x2
  40e7b4:	add	x8, sp, #0x20
  40e7b8:	bl	40cf5c <__fxstatat@plt+0x9a7c>
  40e7bc:	ldp	x0, x1, [sp, #32]
  40e7c0:	stp	x0, x1, [sp, #104]
  40e7c4:	ldp	x0, x1, [sp, #48]
  40e7c8:	stp	x0, x1, [sp, #120]
  40e7cc:	ldp	x0, x1, [sp, #64]
  40e7d0:	stp	x0, x1, [sp, #136]
  40e7d4:	ldr	x0, [sp, #80]
  40e7d8:	str	x0, [sp, #152]
  40e7dc:	mov	w2, #0x1                   	// #1
  40e7e0:	mov	w1, #0x3a                  	// #58
  40e7e4:	add	x0, sp, #0x68
  40e7e8:	bl	40e274 <__fxstatat@plt+0xad94>
  40e7ec:	add	x3, sp, #0x68
  40e7f0:	mov	x2, #0xffffffffffffffff    	// #-1
  40e7f4:	mov	x1, x20
  40e7f8:	mov	w0, w19
  40e7fc:	bl	40e030 <__fxstatat@plt+0xab50>
  40e800:	ldp	x19, x20, [sp, #16]
  40e804:	ldp	x29, x30, [sp], #160
  40e808:	ret
  40e80c:	stp	x29, x30, [sp, #-112]!
  40e810:	mov	x29, sp
  40e814:	stp	x19, x20, [sp, #16]
  40e818:	str	x21, [sp, #32]
  40e81c:	mov	w19, w0
  40e820:	mov	x20, x3
  40e824:	mov	x21, x4
  40e828:	adrp	x5, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  40e82c:	add	x5, x5, #0x9e0
  40e830:	add	x0, x5, #0x100
  40e834:	ldp	x4, x5, [x5, #256]
  40e838:	stp	x4, x5, [sp, #56]
  40e83c:	ldp	x4, x5, [x0, #16]
  40e840:	stp	x4, x5, [sp, #72]
  40e844:	ldp	x4, x5, [x0, #32]
  40e848:	stp	x4, x5, [sp, #88]
  40e84c:	ldr	x0, [x0, #48]
  40e850:	str	x0, [sp, #104]
  40e854:	add	x0, sp, #0x38
  40e858:	bl	40e2dc <__fxstatat@plt+0xadfc>
  40e85c:	add	x3, sp, #0x38
  40e860:	mov	x2, x21
  40e864:	mov	x1, x20
  40e868:	mov	w0, w19
  40e86c:	bl	40e030 <__fxstatat@plt+0xab50>
  40e870:	ldp	x19, x20, [sp, #16]
  40e874:	ldr	x21, [sp, #32]
  40e878:	ldp	x29, x30, [sp], #112
  40e87c:	ret
  40e880:	stp	x29, x30, [sp, #-16]!
  40e884:	mov	x29, sp
  40e888:	mov	x4, #0xffffffffffffffff    	// #-1
  40e88c:	bl	40e80c <__fxstatat@plt+0xb32c>
  40e890:	ldp	x29, x30, [sp], #16
  40e894:	ret
  40e898:	stp	x29, x30, [sp, #-16]!
  40e89c:	mov	x29, sp
  40e8a0:	mov	x3, x2
  40e8a4:	mov	x2, x1
  40e8a8:	mov	x1, x0
  40e8ac:	mov	w0, #0x0                   	// #0
  40e8b0:	bl	40e880 <__fxstatat@plt+0xb3a0>
  40e8b4:	ldp	x29, x30, [sp], #16
  40e8b8:	ret
  40e8bc:	stp	x29, x30, [sp, #-16]!
  40e8c0:	mov	x29, sp
  40e8c4:	mov	x4, x3
  40e8c8:	mov	x3, x2
  40e8cc:	mov	x2, x1
  40e8d0:	mov	x1, x0
  40e8d4:	mov	w0, #0x0                   	// #0
  40e8d8:	bl	40e80c <__fxstatat@plt+0xb32c>
  40e8dc:	ldp	x29, x30, [sp], #16
  40e8e0:	ret
  40e8e4:	stp	x29, x30, [sp, #-16]!
  40e8e8:	mov	x29, sp
  40e8ec:	adrp	x3, 42a000 <__fxstatat@plt+0x26b20>
  40e8f0:	add	x3, x3, #0x4c8
  40e8f4:	add	x3, x3, #0x20
  40e8f8:	bl	40e030 <__fxstatat@plt+0xab50>
  40e8fc:	ldp	x29, x30, [sp], #16
  40e900:	ret
  40e904:	stp	x29, x30, [sp, #-16]!
  40e908:	mov	x29, sp
  40e90c:	mov	x2, x1
  40e910:	mov	x1, x0
  40e914:	mov	w0, #0x0                   	// #0
  40e918:	bl	40e8e4 <__fxstatat@plt+0xb404>
  40e91c:	ldp	x29, x30, [sp], #16
  40e920:	ret
  40e924:	stp	x29, x30, [sp, #-16]!
  40e928:	mov	x29, sp
  40e92c:	mov	x2, #0xffffffffffffffff    	// #-1
  40e930:	bl	40e8e4 <__fxstatat@plt+0xb404>
  40e934:	ldp	x29, x30, [sp], #16
  40e938:	ret
  40e93c:	stp	x29, x30, [sp, #-16]!
  40e940:	mov	x29, sp
  40e944:	mov	x1, x0
  40e948:	mov	w0, #0x0                   	// #0
  40e94c:	bl	40e924 <__fxstatat@plt+0xb444>
  40e950:	ldp	x29, x30, [sp], #16
  40e954:	ret
  40e958:	stp	x29, x30, [sp, #-336]!
  40e95c:	mov	x29, sp
  40e960:	stp	x19, x20, [sp, #16]
  40e964:	stp	x23, x24, [sp, #48]
  40e968:	stp	x25, x26, [sp, #64]
  40e96c:	mov	w25, w0
  40e970:	mov	x23, x1
  40e974:	mov	w24, w2
  40e978:	mov	x26, x3
  40e97c:	mov	w20, w4
  40e980:	bl	4031c0 <renameat2@plt>
  40e984:	mov	w19, w0
  40e988:	tbz	w0, #31, 40eb94 <__fxstatat@plt+0xb6b4>
  40e98c:	stp	x21, x22, [sp, #32]
  40e990:	bl	4033f0 <__errno_location@plt>
  40e994:	mov	x21, x0
  40e998:	ldr	w0, [x0]
  40e99c:	sub	w1, w0, #0x16
  40e9a0:	tst	w1, #0xffffffef
  40e9a4:	cset	w22, ne  // ne = any
  40e9a8:	cmp	w0, #0x5f
  40e9ac:	csel	w22, w22, wzr, ne  // ne = any
  40e9b0:	cbnz	w22, 40eb90 <__fxstatat@plt+0xb6b0>
  40e9b4:	cbz	w20, 40e9f8 <__fxstatat@plt+0xb518>
  40e9b8:	tst	w20, #0xfffffffe
  40e9bc:	b.ne	40ea8c <__fxstatat@plt+0xb5ac>  // b.any
  40e9c0:	mov	w4, #0x100                 	// #256
  40e9c4:	add	x3, sp, #0xd0
  40e9c8:	mov	x2, x26
  40e9cc:	mov	w1, w24
  40e9d0:	mov	w0, #0x0                   	// #0
  40e9d4:	bl	4034e0 <__fxstatat@plt>
  40e9d8:	cbz	w0, 40eaa0 <__fxstatat@plt+0xb5c0>
  40e9dc:	ldr	w0, [x21]
  40e9e0:	cmp	w0, #0x4b
  40e9e4:	b.eq	40eaa0 <__fxstatat@plt+0xb5c0>  // b.none
  40e9e8:	mov	w19, #0xffffffff            	// #-1
  40e9ec:	cmp	w0, #0x2
  40e9f0:	b.ne	40ebac <__fxstatat@plt+0xb6cc>  // b.any
  40e9f4:	mov	w22, #0x1                   	// #1
  40e9f8:	mov	x0, x23
  40e9fc:	bl	402c50 <strlen@plt>
  40ea00:	mov	x19, x0
  40ea04:	mov	x0, x26
  40ea08:	bl	402c50 <strlen@plt>
  40ea0c:	cmp	x19, #0x0
  40ea10:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  40ea14:	b.eq	40eab4 <__fxstatat@plt+0xb5d4>  // b.none
  40ea18:	add	x19, x23, x19
  40ea1c:	ldurb	w2, [x19, #-1]
  40ea20:	add	x0, x26, x0
  40ea24:	ldurb	w1, [x0, #-1]
  40ea28:	cmp	w2, #0x2f
  40ea2c:	mov	w0, #0x2f                  	// #47
  40ea30:	ccmp	w1, w0, #0x4, ne  // ne = any
  40ea34:	b.ne	40ead4 <__fxstatat@plt+0xb5f4>  // b.any
  40ea38:	mov	w4, #0x100                 	// #256
  40ea3c:	add	x3, sp, #0x50
  40ea40:	mov	x2, x23
  40ea44:	mov	w1, w25
  40ea48:	mov	w0, #0x0                   	// #0
  40ea4c:	bl	4034e0 <__fxstatat@plt>
  40ea50:	mov	w19, #0xffffffff            	// #-1
  40ea54:	cbnz	w0, 40ebb4 <__fxstatat@plt+0xb6d4>
  40ea58:	cbz	w22, 40eb04 <__fxstatat@plt+0xb624>
  40ea5c:	ldr	w0, [sp, #96]
  40ea60:	and	w0, w0, #0xf000
  40ea64:	cmp	w0, #0x4, lsl #12
  40ea68:	b.ne	40eaf4 <__fxstatat@plt+0xb614>  // b.any
  40ea6c:	mov	x3, x26
  40ea70:	mov	w2, w24
  40ea74:	mov	x1, x23
  40ea78:	mov	w0, w25
  40ea7c:	bl	403200 <renameat@plt>
  40ea80:	mov	w19, w0
  40ea84:	ldp	x21, x22, [sp, #32]
  40ea88:	b	40eb94 <__fxstatat@plt+0xb6b4>
  40ea8c:	mov	w0, #0x5f                  	// #95
  40ea90:	str	w0, [x21]
  40ea94:	mov	w19, #0xffffffff            	// #-1
  40ea98:	ldp	x21, x22, [sp, #32]
  40ea9c:	b	40eb94 <__fxstatat@plt+0xb6b4>
  40eaa0:	mov	w0, #0x11                  	// #17
  40eaa4:	str	w0, [x21]
  40eaa8:	mov	w19, #0xffffffff            	// #-1
  40eaac:	ldp	x21, x22, [sp, #32]
  40eab0:	b	40eb94 <__fxstatat@plt+0xb6b4>
  40eab4:	mov	x3, x26
  40eab8:	mov	w2, w24
  40eabc:	mov	x1, x23
  40eac0:	mov	w0, w25
  40eac4:	bl	403200 <renameat@plt>
  40eac8:	mov	w19, w0
  40eacc:	ldp	x21, x22, [sp, #32]
  40ead0:	b	40eb94 <__fxstatat@plt+0xb6b4>
  40ead4:	mov	x3, x26
  40ead8:	mov	w2, w24
  40eadc:	mov	x1, x23
  40eae0:	mov	w0, w25
  40eae4:	bl	403200 <renameat@plt>
  40eae8:	mov	w19, w0
  40eaec:	ldp	x21, x22, [sp, #32]
  40eaf0:	b	40eb94 <__fxstatat@plt+0xb6b4>
  40eaf4:	mov	w0, #0x2                   	// #2
  40eaf8:	str	w0, [x21]
  40eafc:	ldp	x21, x22, [sp, #32]
  40eb00:	b	40eb94 <__fxstatat@plt+0xb6b4>
  40eb04:	mov	w4, #0x100                 	// #256
  40eb08:	add	x3, sp, #0xd0
  40eb0c:	mov	x2, x26
  40eb10:	mov	w1, w24
  40eb14:	mov	w0, #0x0                   	// #0
  40eb18:	bl	4034e0 <__fxstatat@plt>
  40eb1c:	cbz	w0, 40eb48 <__fxstatat@plt+0xb668>
  40eb20:	ldr	w0, [x21]
  40eb24:	mov	w19, #0xffffffff            	// #-1
  40eb28:	cmp	w0, #0x2
  40eb2c:	b.ne	40ebbc <__fxstatat@plt+0xb6dc>  // b.any
  40eb30:	ldr	w0, [sp, #96]
  40eb34:	and	w0, w0, #0xf000
  40eb38:	cmp	w0, #0x4, lsl #12
  40eb3c:	b.eq	40ea6c <__fxstatat@plt+0xb58c>  // b.none
  40eb40:	ldp	x21, x22, [sp, #32]
  40eb44:	b	40eb94 <__fxstatat@plt+0xb6b4>
  40eb48:	ldr	w0, [sp, #224]
  40eb4c:	and	w0, w0, #0xf000
  40eb50:	cmp	w0, #0x4, lsl #12
  40eb54:	b.ne	40eb7c <__fxstatat@plt+0xb69c>  // b.any
  40eb58:	ldr	w0, [sp, #96]
  40eb5c:	and	w0, w0, #0xf000
  40eb60:	cmp	w0, #0x4, lsl #12
  40eb64:	b.eq	40ea6c <__fxstatat@plt+0xb58c>  // b.none
  40eb68:	mov	w0, #0x15                  	// #21
  40eb6c:	str	w0, [x21]
  40eb70:	mov	w19, #0xffffffff            	// #-1
  40eb74:	ldp	x21, x22, [sp, #32]
  40eb78:	b	40eb94 <__fxstatat@plt+0xb6b4>
  40eb7c:	mov	w0, #0x14                  	// #20
  40eb80:	str	w0, [x21]
  40eb84:	mov	w19, #0xffffffff            	// #-1
  40eb88:	ldp	x21, x22, [sp, #32]
  40eb8c:	b	40eb94 <__fxstatat@plt+0xb6b4>
  40eb90:	ldp	x21, x22, [sp, #32]
  40eb94:	mov	w0, w19
  40eb98:	ldp	x19, x20, [sp, #16]
  40eb9c:	ldp	x23, x24, [sp, #48]
  40eba0:	ldp	x25, x26, [sp, #64]
  40eba4:	ldp	x29, x30, [sp], #336
  40eba8:	ret
  40ebac:	ldp	x21, x22, [sp, #32]
  40ebb0:	b	40eb94 <__fxstatat@plt+0xb6b4>
  40ebb4:	ldp	x21, x22, [sp, #32]
  40ebb8:	b	40eb94 <__fxstatat@plt+0xb6b4>
  40ebbc:	ldp	x21, x22, [sp, #32]
  40ebc0:	b	40eb94 <__fxstatat@plt+0xb6b4>
  40ebc4:	stp	x29, x30, [sp, #-64]!
  40ebc8:	mov	x29, sp
  40ebcc:	stp	x19, x20, [sp, #16]
  40ebd0:	stp	x21, x22, [sp, #32]
  40ebd4:	str	x23, [sp, #48]
  40ebd8:	mov	w23, w0
  40ebdc:	mov	x22, x1
  40ebe0:	mov	x20, x2
  40ebe4:	mov	x21, #0x7ff00000            	// #2146435072
  40ebe8:	b	40ebf0 <__fxstatat@plt+0xb710>
  40ebec:	mov	x20, x21
  40ebf0:	mov	x2, x20
  40ebf4:	mov	x1, x22
  40ebf8:	mov	w0, w23
  40ebfc:	bl	403320 <read@plt>
  40ec00:	mov	x19, x0
  40ec04:	tbz	x0, #63, 40ec28 <__fxstatat@plt+0xb748>
  40ec08:	bl	4033f0 <__errno_location@plt>
  40ec0c:	ldr	w2, [x0]
  40ec10:	cmp	w2, #0x4
  40ec14:	b.eq	40ebf0 <__fxstatat@plt+0xb710>  // b.none
  40ec18:	cmp	x20, x21
  40ec1c:	ccmp	w2, #0x16, #0x0, hi  // hi = pmore
  40ec20:	b.eq	40ebec <__fxstatat@plt+0xb70c>  // b.none
  40ec24:	mov	x0, x19
  40ec28:	ldp	x19, x20, [sp, #16]
  40ec2c:	ldp	x21, x22, [sp, #32]
  40ec30:	ldr	x23, [sp, #48]
  40ec34:	ldp	x29, x30, [sp], #64
  40ec38:	ret
  40ec3c:	stp	x29, x30, [sp, #-64]!
  40ec40:	mov	x29, sp
  40ec44:	stp	x19, x20, [sp, #16]
  40ec48:	stp	x21, x22, [sp, #32]
  40ec4c:	str	x23, [sp, #48]
  40ec50:	mov	w23, w0
  40ec54:	mov	x22, x1
  40ec58:	mov	x20, x2
  40ec5c:	mov	x21, #0x7ff00000            	// #2146435072
  40ec60:	b	40ec68 <__fxstatat@plt+0xb788>
  40ec64:	mov	x20, x21
  40ec68:	mov	x2, x20
  40ec6c:	mov	x1, x22
  40ec70:	mov	w0, w23
  40ec74:	bl	403060 <write@plt>
  40ec78:	mov	x19, x0
  40ec7c:	tbz	x0, #63, 40eca0 <__fxstatat@plt+0xb7c0>
  40ec80:	bl	4033f0 <__errno_location@plt>
  40ec84:	ldr	w2, [x0]
  40ec88:	cmp	w2, #0x4
  40ec8c:	b.eq	40ec68 <__fxstatat@plt+0xb788>  // b.none
  40ec90:	cmp	x20, x21
  40ec94:	ccmp	w2, #0x16, #0x0, hi  // hi = pmore
  40ec98:	b.eq	40ec64 <__fxstatat@plt+0xb784>  // b.none
  40ec9c:	mov	x0, x19
  40eca0:	ldp	x19, x20, [sp, #16]
  40eca4:	ldp	x21, x22, [sp, #32]
  40eca8:	ldr	x23, [sp, #48]
  40ecac:	ldp	x29, x30, [sp], #64
  40ecb0:	ret
  40ecb4:	stp	x29, x30, [sp, #-336]!
  40ecb8:	mov	x29, sp
  40ecbc:	stp	x19, x20, [sp, #16]
  40ecc0:	stp	x21, x22, [sp, #32]
  40ecc4:	stp	x23, x24, [sp, #48]
  40ecc8:	str	x25, [sp, #64]
  40eccc:	mov	w25, w0
  40ecd0:	mov	x22, x1
  40ecd4:	mov	w24, w2
  40ecd8:	mov	x21, x3
  40ecdc:	mov	x0, x1
  40ece0:	bl	40adb0 <__fxstatat@plt+0x78d0>
  40ece4:	mov	x19, x0
  40ece8:	mov	x0, x21
  40ecec:	bl	40adb0 <__fxstatat@plt+0x78d0>
  40ecf0:	mov	x20, x0
  40ecf4:	mov	x0, x19
  40ecf8:	bl	40ae0c <__fxstatat@plt+0x792c>
  40ecfc:	mov	x23, x0
  40ed00:	mov	x0, x20
  40ed04:	bl	40ae0c <__fxstatat@plt+0x792c>
  40ed08:	cmp	x23, x0
  40ed0c:	b.eq	40ed30 <__fxstatat@plt+0xb850>  // b.none
  40ed10:	mov	w19, #0x0                   	// #0
  40ed14:	mov	w0, w19
  40ed18:	ldp	x19, x20, [sp, #16]
  40ed1c:	ldp	x21, x22, [sp, #32]
  40ed20:	ldp	x23, x24, [sp, #48]
  40ed24:	ldr	x25, [sp, #64]
  40ed28:	ldp	x29, x30, [sp], #336
  40ed2c:	ret
  40ed30:	mov	x2, x0
  40ed34:	mov	x1, x20
  40ed38:	mov	x0, x19
  40ed3c:	bl	4030e0 <memcmp@plt>
  40ed40:	mov	w19, w0
  40ed44:	cbz	w0, 40eda4 <__fxstatat@plt+0xb8c4>
  40ed48:	mov	w19, #0x0                   	// #0
  40ed4c:	b	40ed14 <__fxstatat@plt+0xb834>
  40ed50:	bl	4033f0 <__errno_location@plt>
  40ed54:	mov	x3, x20
  40ed58:	adrp	x2, 415000 <__fxstatat@plt+0x11b20>
  40ed5c:	add	x2, x2, #0x2e0
  40ed60:	ldr	w1, [x0]
  40ed64:	mov	w0, #0x1                   	// #1
  40ed68:	bl	402c90 <error@plt>
  40ed6c:	b	40edcc <__fxstatat@plt+0xb8ec>
  40ed70:	bl	4033f0 <__errno_location@plt>
  40ed74:	mov	x3, x20
  40ed78:	adrp	x2, 415000 <__fxstatat@plt+0x11b20>
  40ed7c:	add	x2, x2, #0x2e0
  40ed80:	ldr	w1, [x0]
  40ed84:	mov	w0, #0x1                   	// #1
  40ed88:	bl	402c90 <error@plt>
  40ed8c:	b	40edfc <__fxstatat@plt+0xb91c>
  40ed90:	ldr	x1, [sp, #80]
  40ed94:	ldr	x0, [sp, #208]
  40ed98:	cmp	x1, x0
  40ed9c:	cset	w19, eq  // eq = none
  40eda0:	b	40ee0c <__fxstatat@plt+0xb92c>
  40eda4:	mov	x0, x22
  40eda8:	bl	40acdc <__fxstatat@plt+0x77fc>
  40edac:	mov	x20, x0
  40edb0:	mov	w4, #0x100                 	// #256
  40edb4:	add	x3, sp, #0x50
  40edb8:	mov	x2, x0
  40edbc:	mov	w1, w25
  40edc0:	mov	w0, #0x0                   	// #0
  40edc4:	bl	4034e0 <__fxstatat@plt>
  40edc8:	cbnz	w0, 40ed50 <__fxstatat@plt+0xb870>
  40edcc:	mov	x0, x20
  40edd0:	bl	4031b0 <free@plt>
  40edd4:	mov	x0, x21
  40edd8:	bl	40acdc <__fxstatat@plt+0x77fc>
  40eddc:	mov	x20, x0
  40ede0:	mov	w4, #0x100                 	// #256
  40ede4:	add	x3, sp, #0xd0
  40ede8:	mov	x2, x0
  40edec:	mov	w1, w24
  40edf0:	mov	w0, #0x0                   	// #0
  40edf4:	bl	4034e0 <__fxstatat@plt>
  40edf8:	cbnz	w0, 40ed70 <__fxstatat@plt+0xb890>
  40edfc:	ldr	x1, [sp, #88]
  40ee00:	ldr	x0, [sp, #216]
  40ee04:	cmp	x1, x0
  40ee08:	b.eq	40ed90 <__fxstatat@plt+0xb8b0>  // b.none
  40ee0c:	and	w19, w19, #0x1
  40ee10:	mov	x0, x20
  40ee14:	bl	4031b0 <free@plt>
  40ee18:	b	40ed14 <__fxstatat@plt+0xb834>
  40ee1c:	stp	x29, x30, [sp, #-16]!
  40ee20:	mov	x29, sp
  40ee24:	mov	x3, x1
  40ee28:	mov	w2, #0xffffff9c            	// #-100
  40ee2c:	mov	x1, x0
  40ee30:	mov	w0, w2
  40ee34:	bl	40ecb4 <__fxstatat@plt+0xb7d4>
  40ee38:	ldp	x29, x30, [sp], #16
  40ee3c:	ret
  40ee40:	ldr	x2, [x0, #8]
  40ee44:	ldr	x0, [x1, #8]
  40ee48:	cmp	x2, x0
  40ee4c:	b.cc	40ee5c <__fxstatat@plt+0xb97c>  // b.lo, b.ul, b.last
  40ee50:	cmp	x2, x0
  40ee54:	cset	w0, hi  // hi = pmore
  40ee58:	ret
  40ee5c:	mov	w0, #0xffffffff            	// #-1
  40ee60:	b	40ee58 <__fxstatat@plt+0xb978>
  40ee64:	stp	x29, x30, [sp, #-16]!
  40ee68:	mov	x29, sp
  40ee6c:	ldr	x1, [x1]
  40ee70:	ldr	x0, [x0]
  40ee74:	bl	403130 <strcmp@plt>
  40ee78:	ldp	x29, x30, [sp], #16
  40ee7c:	ret
  40ee80:	stp	x29, x30, [sp, #-128]!
  40ee84:	mov	x29, sp
  40ee88:	stp	x21, x22, [sp, #32]
  40ee8c:	stp	x23, x24, [sp, #48]
  40ee90:	stp	x27, x28, [sp, #80]
  40ee94:	mov	x21, x0
  40ee98:	adrp	x0, 416000 <__fxstatat@plt+0x12b20>
  40ee9c:	add	x0, x0, #0x48
  40eea0:	ldr	x28, [x0, w1, uxtw #3]
  40eea4:	cbz	x21, 40f154 <__fxstatat@plt+0xbc74>
  40eea8:	stp	x19, x20, [sp, #16]
  40eeac:	stp	x25, x26, [sp, #64]
  40eeb0:	bl	4033f0 <__errno_location@plt>
  40eeb4:	mov	x22, x0
  40eeb8:	mov	x23, #0x0                   	// #0
  40eebc:	mov	x25, #0x0                   	// #0
  40eec0:	str	xzr, [sp, #104]
  40eec4:	mov	x26, #0x0                   	// #0
  40eec8:	str	xzr, [sp, #96]
  40eecc:	mov	x24, #0x0                   	// #0
  40eed0:	b	40eedc <__fxstatat@plt+0xb9fc>
  40eed4:	ldrb	w0, [x20, x0]
  40eed8:	cbnz	w0, 40ef18 <__fxstatat@plt+0xba38>
  40eedc:	str	wzr, [x22]
  40eee0:	mov	x0, x21
  40eee4:	bl	402fb0 <readdir@plt>
  40eee8:	mov	x19, x0
  40eeec:	cbz	x0, 40f068 <__fxstatat@plt+0xbb88>
  40eef0:	add	x20, x0, #0x13
  40eef4:	ldrb	w1, [x0, #19]
  40eef8:	mov	x0, #0x0                   	// #0
  40eefc:	cmp	w1, #0x2e
  40ef00:	b.ne	40eed4 <__fxstatat@plt+0xb9f4>  // b.any
  40ef04:	ldrb	w0, [x19, #20]
  40ef08:	cmp	w0, #0x2e
  40ef0c:	cset	x0, eq  // eq = none
  40ef10:	add	x0, x0, #0x1
  40ef14:	b	40eed4 <__fxstatat@plt+0xb9f4>
  40ef18:	mov	x0, x20
  40ef1c:	bl	402c50 <strlen@plt>
  40ef20:	add	x27, x0, #0x1
  40ef24:	cbz	x28, 40efdc <__fxstatat@plt+0xbafc>
  40ef28:	ldr	x0, [sp, #104]
  40ef2c:	cmp	x0, x25
  40ef30:	b.eq	40ef6c <__fxstatat@plt+0xba8c>  // b.none
  40ef34:	lsl	x0, x25, #4
  40ef38:	str	x0, [sp, #120]
  40ef3c:	add	x2, x26, x0
  40ef40:	str	x2, [sp, #112]
  40ef44:	mov	x0, x20
  40ef48:	bl	411198 <__fxstatat@plt+0xdcb8>
  40ef4c:	ldr	x1, [sp, #120]
  40ef50:	str	x0, [x26, x1]
  40ef54:	ldr	x0, [x19]
  40ef58:	ldr	x2, [sp, #112]
  40ef5c:	str	x0, [x2, #8]
  40ef60:	add	x25, x25, #0x1
  40ef64:	add	x23, x23, x27
  40ef68:	b	40eedc <__fxstatat@plt+0xb9fc>
  40ef6c:	cbz	x26, 40efac <__fxstatat@plt+0xbacc>
  40ef70:	ldr	x0, [sp, #104]
  40ef74:	mov	x1, #0x5555555555555555    	// #6148914691236517205
  40ef78:	movk	x1, #0x555, lsl #48
  40ef7c:	cmp	x0, x1
  40ef80:	b.cs	40efcc <__fxstatat@plt+0xbaec>  // b.hs, b.nlast
  40ef84:	ldr	x1, [sp, #104]
  40ef88:	add	x0, x1, #0x1
  40ef8c:	add	x0, x0, x1, lsr #1
  40ef90:	str	x0, [sp, #104]
  40ef94:	ldr	x0, [sp, #104]
  40ef98:	lsl	x1, x0, #4
  40ef9c:	mov	x0, x26
  40efa0:	bl	410fb4 <__fxstatat@plt+0xdad4>
  40efa4:	mov	x26, x0
  40efa8:	b	40ef34 <__fxstatat@plt+0xba54>
  40efac:	mov	x1, x0
  40efb0:	cbz	x0, 40efd0 <__fxstatat@plt+0xbaf0>
  40efb4:	cmp	xzr, x0, lsr #60
  40efb8:	cset	x0, ne  // ne = any
  40efbc:	tst	x1, #0x800000000000000
  40efc0:	csinc	w0, w0, wzr, eq  // eq = none
  40efc4:	cbz	w0, 40ef94 <__fxstatat@plt+0xbab4>
  40efc8:	bl	4111c4 <__fxstatat@plt+0xdce4>
  40efcc:	bl	4111c4 <__fxstatat@plt+0xdce4>
  40efd0:	mov	x0, #0x8                   	// #8
  40efd4:	str	x0, [sp, #104]
  40efd8:	b	40ef94 <__fxstatat@plt+0xbab4>
  40efdc:	ldr	x0, [sp, #96]
  40efe0:	sub	x0, x0, x23
  40efe4:	cmp	x0, x27
  40efe8:	b.hi	40f030 <__fxstatat@plt+0xbb50>  // b.pmore
  40efec:	adds	x0, x27, x23
  40eff0:	str	x0, [sp, #96]
  40eff4:	b.cs	40f044 <__fxstatat@plt+0xbb64>  // b.hs, b.nlast
  40eff8:	cbz	x24, 40f048 <__fxstatat@plt+0xbb68>
  40effc:	ldr	x0, [sp, #96]
  40f000:	mov	x1, #0x5555555555555555    	// #6148914691236517205
  40f004:	movk	x1, #0x5553
  40f008:	cmp	x0, x1
  40f00c:	b.hi	40f058 <__fxstatat@plt+0xbb78>  // b.pmore
  40f010:	ldr	x1, [sp, #96]
  40f014:	add	x0, x1, #0x1
  40f018:	add	x0, x0, x1, lsr #1
  40f01c:	str	x0, [sp, #96]
  40f020:	ldr	x1, [sp, #96]
  40f024:	mov	x0, x24
  40f028:	bl	410fb4 <__fxstatat@plt+0xdad4>
  40f02c:	mov	x24, x0
  40f030:	mov	x2, x27
  40f034:	mov	x1, x20
  40f038:	add	x0, x24, x23
  40f03c:	bl	402c10 <memcpy@plt>
  40f040:	b	40ef64 <__fxstatat@plt+0xba84>
  40f044:	bl	4111c4 <__fxstatat@plt+0xdce4>
  40f048:	ldr	x0, [sp, #96]
  40f04c:	cbz	x0, 40f05c <__fxstatat@plt+0xbb7c>
  40f050:	tbz	x0, #63, 40f020 <__fxstatat@plt+0xbb40>
  40f054:	bl	4111c4 <__fxstatat@plt+0xdce4>
  40f058:	bl	4111c4 <__fxstatat@plt+0xdce4>
  40f05c:	mov	x0, #0x80                  	// #128
  40f060:	str	x0, [sp, #96]
  40f064:	b	40f020 <__fxstatat@plt+0xbb40>
  40f068:	ldr	w20, [x22]
  40f06c:	cbnz	w20, 40f08c <__fxstatat@plt+0xbbac>
  40f070:	cbz	x28, 40f134 <__fxstatat@plt+0xbc54>
  40f074:	cbnz	x25, 40f0b0 <__fxstatat@plt+0xbbd0>
  40f078:	add	x0, x23, #0x1
  40f07c:	bl	410f38 <__fxstatat@plt+0xda58>
  40f080:	mov	x24, x0
  40f084:	mov	x23, x25
  40f088:	b	40f108 <__fxstatat@plt+0xbc28>
  40f08c:	mov	x0, x26
  40f090:	bl	4031b0 <free@plt>
  40f094:	mov	x0, x24
  40f098:	bl	4031b0 <free@plt>
  40f09c:	str	w20, [x22]
  40f0a0:	mov	x24, x19
  40f0a4:	ldp	x19, x20, [sp, #16]
  40f0a8:	ldp	x25, x26, [sp, #64]
  40f0ac:	b	40f11c <__fxstatat@plt+0xbc3c>
  40f0b0:	mov	x3, x28
  40f0b4:	mov	x2, #0x10                  	// #16
  40f0b8:	mov	x1, x25
  40f0bc:	mov	x0, x26
  40f0c0:	bl	402d70 <qsort@plt>
  40f0c4:	add	x0, x23, #0x1
  40f0c8:	bl	410f38 <__fxstatat@plt+0xda58>
  40f0cc:	mov	x24, x0
  40f0d0:	mov	x19, x26
  40f0d4:	add	x25, x26, x25, lsl #4
  40f0d8:	mov	x23, #0x0                   	// #0
  40f0dc:	add	x20, x24, x23
  40f0e0:	ldr	x1, [x19]
  40f0e4:	mov	x0, x20
  40f0e8:	bl	402e00 <stpcpy@plt>
  40f0ec:	sub	x0, x0, x20
  40f0f0:	add	x0, x0, #0x1
  40f0f4:	add	x23, x23, x0
  40f0f8:	ldr	x0, [x19], #16
  40f0fc:	bl	4031b0 <free@plt>
  40f100:	cmp	x19, x25
  40f104:	b.ne	40f0dc <__fxstatat@plt+0xbbfc>  // b.any
  40f108:	mov	x0, x26
  40f10c:	bl	4031b0 <free@plt>
  40f110:	strb	wzr, [x24, x23]
  40f114:	ldp	x19, x20, [sp, #16]
  40f118:	ldp	x25, x26, [sp, #64]
  40f11c:	mov	x0, x24
  40f120:	ldp	x21, x22, [sp, #32]
  40f124:	ldp	x23, x24, [sp, #48]
  40f128:	ldp	x27, x28, [sp, #80]
  40f12c:	ldp	x29, x30, [sp], #128
  40f130:	ret
  40f134:	ldr	x0, [sp, #96]
  40f138:	cmp	x0, x23
  40f13c:	b.ne	40f110 <__fxstatat@plt+0xbc30>  // b.any
  40f140:	add	x1, x23, #0x1
  40f144:	mov	x0, x24
  40f148:	bl	410fb4 <__fxstatat@plt+0xdad4>
  40f14c:	mov	x24, x0
  40f150:	b	40f110 <__fxstatat@plt+0xbc30>
  40f154:	mov	x24, x21
  40f158:	b	40f11c <__fxstatat@plt+0xbc3c>
  40f15c:	stp	x29, x30, [sp, #-48]!
  40f160:	mov	x29, sp
  40f164:	stp	x19, x20, [sp, #16]
  40f168:	mov	w20, w1
  40f16c:	bl	412400 <__fxstatat@plt+0xef20>
  40f170:	mov	x19, x0
  40f174:	cbz	x0, 40f1c8 <__fxstatat@plt+0xbce8>
  40f178:	mov	w1, w20
  40f17c:	bl	40ee80 <__fxstatat@plt+0xb9a0>
  40f180:	mov	x20, x0
  40f184:	mov	x0, x19
  40f188:	bl	403010 <closedir@plt>
  40f18c:	cbnz	w0, 40f1a0 <__fxstatat@plt+0xbcc0>
  40f190:	mov	x0, x20
  40f194:	ldp	x19, x20, [sp, #16]
  40f198:	ldp	x29, x30, [sp], #48
  40f19c:	ret
  40f1a0:	str	x21, [sp, #32]
  40f1a4:	bl	4033f0 <__errno_location@plt>
  40f1a8:	mov	x19, x0
  40f1ac:	ldr	w21, [x0]
  40f1b0:	mov	x0, x20
  40f1b4:	bl	4031b0 <free@plt>
  40f1b8:	str	w21, [x19]
  40f1bc:	mov	x20, #0x0                   	// #0
  40f1c0:	ldr	x21, [sp, #32]
  40f1c4:	b	40f190 <__fxstatat@plt+0xbcb0>
  40f1c8:	mov	x20, x0
  40f1cc:	b	40f190 <__fxstatat@plt+0xbcb0>
  40f1d0:	str	wzr, [x0]
  40f1d4:	ret
  40f1d8:	ldr	w1, [x0]
  40f1dc:	cmp	w1, #0x4
  40f1e0:	b.eq	40f1ec <__fxstatat@plt+0xbd0c>  // b.none
  40f1e4:	mov	w0, #0x0                   	// #0
  40f1e8:	ret
  40f1ec:	ldr	w0, [x0, #4]
  40f1f0:	b	40f1e8 <__fxstatat@plt+0xbd08>
  40f1f4:	stp	x29, x30, [sp, #-64]!
  40f1f8:	mov	x29, sp
  40f1fc:	stp	x19, x20, [sp, #16]
  40f200:	stp	x21, x22, [sp, #32]
  40f204:	str	x23, [sp, #48]
  40f208:	mov	x21, x0
  40f20c:	mov	x23, x1
  40f210:	mov	w22, w2
  40f214:	mov	x19, x3
  40f218:	cbz	x3, 40f274 <__fxstatat@plt+0xbd94>
  40f21c:	ubfiz	w0, w2, #15, #1
  40f220:	mov	w1, #0x4900                	// #18688
  40f224:	orr	w1, w0, w1
  40f228:	mov	x0, x23
  40f22c:	bl	4034a0 <__open_2@plt>
  40f230:	mov	w20, w0
  40f234:	str	w0, [x19]
  40f238:	bl	4033f0 <__errno_location@plt>
  40f23c:	ldr	w0, [x0]
  40f240:	str	w0, [x19, #4]
  40f244:	tbnz	w20, #31, 40f298 <__fxstatat@plt+0xbdb8>
  40f248:	tbz	w22, #1, 40f3f0 <__fxstatat@plt+0xbf10>
  40f24c:	mov	w22, #0x0                   	// #0
  40f250:	cmp	w20, #0x0
  40f254:	ccmp	x19, #0x0, #0x0, ge  // ge = tcont
  40f258:	b.eq	40f3cc <__fxstatat@plt+0xbeec>  // b.none
  40f25c:	mov	w0, w22
  40f260:	ldp	x19, x20, [sp, #16]
  40f264:	ldp	x21, x22, [sp, #32]
  40f268:	ldr	x23, [sp, #48]
  40f26c:	ldp	x29, x30, [sp], #64
  40f270:	ret
  40f274:	mov	w20, #0xffffffff            	// #-1
  40f278:	tbz	w22, #0, 40f2a8 <__fxstatat@plt+0xbdc8>
  40f27c:	ubfiz	w1, w2, #15, #1
  40f280:	mov	w0, #0x4900                	// #18688
  40f284:	orr	w1, w1, w0
  40f288:	mov	x0, x23
  40f28c:	bl	4034a0 <__open_2@plt>
  40f290:	mov	w20, w0
  40f294:	b	40f244 <__fxstatat@plt+0xbd64>
  40f298:	bl	4033f0 <__errno_location@plt>
  40f29c:	ldr	w0, [x0]
  40f2a0:	cmp	w0, #0xd
  40f2a4:	b.ne	40f3e8 <__fxstatat@plt+0xbf08>  // b.any
  40f2a8:	ldr	w0, [x21]
  40f2ac:	cmp	w0, #0x3
  40f2b0:	b.eq	40f324 <__fxstatat@plt+0xbe44>  // b.none
  40f2b4:	b.hi	40f470 <__fxstatat@plt+0xbf90>  // b.pmore
  40f2b8:	cbz	w0, 40f404 <__fxstatat@plt+0xbf24>
  40f2bc:	b	40f47c <__fxstatat@plt+0xbf9c>
  40f2c0:	bl	4033f0 <__errno_location@plt>
  40f2c4:	ldr	w1, [x0]
  40f2c8:	cmp	w1, #0x74
  40f2cc:	ccmp	w1, #0xd, #0x4, ne  // ne = any
  40f2d0:	b.eq	40f2e8 <__fxstatat@plt+0xbe08>  // b.none
  40f2d4:	mov	w1, #0x4                   	// #4
  40f2d8:	str	w1, [x21]
  40f2dc:	ldr	w0, [x0]
  40f2e0:	str	w0, [x21, #4]
  40f2e4:	b	40f424 <__fxstatat@plt+0xbf44>
  40f2e8:	mov	w0, #0x3                   	// #3
  40f2ec:	str	w0, [x21]
  40f2f0:	mov	w0, #0xffffffff            	// #-1
  40f2f4:	str	w0, [x21, #4]
  40f2f8:	bl	402db0 <fork@plt>
  40f2fc:	str	w0, [x21, #4]
  40f300:	cbz	w0, 40f424 <__fxstatat@plt+0xbf44>
  40f304:	cmp	w0, #0x0
  40f308:	b.gt	40f3c0 <__fxstatat@plt+0xbee0>
  40f30c:	mov	w0, #0x4                   	// #4
  40f310:	str	w0, [x21]
  40f314:	bl	4033f0 <__errno_location@plt>
  40f318:	ldr	w0, [x0]
  40f31c:	str	w0, [x21, #4]
  40f320:	b	40f424 <__fxstatat@plt+0xbf44>
  40f324:	ldr	w0, [x21, #4]
  40f328:	tbz	w0, #31, 40f424 <__fxstatat@plt+0xbf44>
  40f32c:	b	40f2f8 <__fxstatat@plt+0xbe18>
  40f330:	adrp	x3, 416000 <__fxstatat@plt+0x12b20>
  40f334:	add	x3, x3, #0xc0
  40f338:	mov	w2, #0x63                  	// #99
  40f33c:	adrp	x1, 416000 <__fxstatat@plt+0x12b20>
  40f340:	add	x1, x1, #0x60
  40f344:	adrp	x0, 416000 <__fxstatat@plt+0x12b20>
  40f348:	add	x0, x0, #0xb8
  40f34c:	bl	4033e0 <__assert_fail@plt>
  40f350:	mov	w22, #0x0                   	// #0
  40f354:	cmp	w0, #0x2
  40f358:	b.eq	40f250 <__fxstatat@plt+0xbd70>  // b.none
  40f35c:	adrp	x3, 416000 <__fxstatat@plt+0x12b20>
  40f360:	add	x3, x3, #0xc0
  40f364:	add	x3, x3, #0x10
  40f368:	mov	w2, #0x9f                  	// #159
  40f36c:	adrp	x1, 416000 <__fxstatat@plt+0x12b20>
  40f370:	add	x1, x1, #0x60
  40f374:	adrp	x0, 416000 <__fxstatat@plt+0x12b20>
  40f378:	add	x0, x0, #0xb8
  40f37c:	bl	4033e0 <__assert_fail@plt>
  40f380:	sub	w0, w0, #0x4
  40f384:	cmp	w0, #0x1
  40f388:	b.hi	40f35c <__fxstatat@plt+0xbe7c>  // b.pmore
  40f38c:	mov	w22, #0x0                   	// #0
  40f390:	b	40f250 <__fxstatat@plt+0xbd70>
  40f394:	ldr	w22, [x21, #4]
  40f398:	cbz	w22, 40f250 <__fxstatat@plt+0xbd70>
  40f39c:	adrp	x3, 416000 <__fxstatat@plt+0x12b20>
  40f3a0:	add	x3, x3, #0xc0
  40f3a4:	add	x3, x3, #0x10
  40f3a8:	mov	w2, #0x9b                  	// #155
  40f3ac:	adrp	x1, 416000 <__fxstatat@plt+0x12b20>
  40f3b0:	add	x1, x1, #0x60
  40f3b4:	adrp	x0, 416000 <__fxstatat@plt+0x12b20>
  40f3b8:	add	x0, x0, #0x70
  40f3bc:	bl	4033e0 <__assert_fail@plt>
  40f3c0:	mov	w22, #0xfffffffe            	// #-2
  40f3c4:	mov	x19, #0x0                   	// #0
  40f3c8:	b	40f250 <__fxstatat@plt+0xbd70>
  40f3cc:	bl	4033f0 <__errno_location@plt>
  40f3d0:	mov	x19, x0
  40f3d4:	ldr	w21, [x0]
  40f3d8:	mov	w0, w20
  40f3dc:	bl	403020 <close@plt>
  40f3e0:	str	w21, [x19]
  40f3e4:	b	40f25c <__fxstatat@plt+0xbd7c>
  40f3e8:	mov	w22, #0xffffffff            	// #-1
  40f3ec:	b	40f25c <__fxstatat@plt+0xbd7c>
  40f3f0:	ldr	w0, [x21]
  40f3f4:	cmp	w0, #0x3
  40f3f8:	b.eq	40f490 <__fxstatat@plt+0xbfb0>  // b.none
  40f3fc:	b.hi	40f42c <__fxstatat@plt+0xbf4c>  // b.pmore
  40f400:	cbnz	w0, 40f438 <__fxstatat@plt+0xbf58>
  40f404:	mov	w1, #0x0                   	// #0
  40f408:	adrp	x0, 415000 <__fxstatat@plt+0x11b20>
  40f40c:	add	x0, x0, #0x548
  40f410:	bl	40ae98 <__fxstatat@plt+0x79b8>
  40f414:	tbnz	w0, #31, 40f2c0 <__fxstatat@plt+0xbde0>
  40f418:	mov	w1, #0x1                   	// #1
  40f41c:	str	w1, [x21]
  40f420:	str	w0, [x21, #4]
  40f424:	tbnz	w20, #31, 40f47c <__fxstatat@plt+0xbf9c>
  40f428:	b	40f438 <__fxstatat@plt+0xbf58>
  40f42c:	sub	w0, w0, #0x4
  40f430:	cmp	w0, #0x1
  40f434:	b.hi	40f330 <__fxstatat@plt+0xbe50>  // b.pmore
  40f438:	mov	w0, w20
  40f43c:	bl	402ca0 <fchdir@plt>
  40f440:	mov	w22, w0
  40f444:	cbnz	w0, 40f250 <__fxstatat@plt+0xbd70>
  40f448:	ldr	w0, [x21]
  40f44c:	cmp	w0, #0x3
  40f450:	b.eq	40f394 <__fxstatat@plt+0xbeb4>  // b.none
  40f454:	b.hi	40f380 <__fxstatat@plt+0xbea0>  // b.pmore
  40f458:	cmp	w0, #0x1
  40f45c:	b.ne	40f350 <__fxstatat@plt+0xbe70>  // b.any
  40f460:	mov	w0, #0x2                   	// #2
  40f464:	str	w0, [x21]
  40f468:	mov	w22, #0x0                   	// #0
  40f46c:	b	40f250 <__fxstatat@plt+0xbd70>
  40f470:	sub	w0, w0, #0x4
  40f474:	cmp	w0, #0x1
  40f478:	b.hi	40f330 <__fxstatat@plt+0xbe50>  // b.pmore
  40f47c:	mov	x0, x23
  40f480:	bl	4031a0 <chdir@plt>
  40f484:	mov	w22, w0
  40f488:	cbz	w0, 40f448 <__fxstatat@plt+0xbf68>
  40f48c:	b	40f25c <__fxstatat@plt+0xbd7c>
  40f490:	ldr	w0, [x21, #4]
  40f494:	tbz	w0, #31, 40f438 <__fxstatat@plt+0xbf58>
  40f498:	b	40f2f8 <__fxstatat@plt+0xbe18>
  40f49c:	stp	x29, x30, [sp, #-48]!
  40f4a0:	mov	x29, sp
  40f4a4:	stp	x19, x20, [sp, #16]
  40f4a8:	mov	x19, x0
  40f4ac:	ldr	w2, [x0]
  40f4b0:	cmp	w2, #0x3
  40f4b4:	b.eq	40f524 <__fxstatat@plt+0xc044>  // b.none
  40f4b8:	b.hi	40f4e0 <__fxstatat@plt+0xc000>  // b.pmore
  40f4bc:	mov	w0, #0x0                   	// #0
  40f4c0:	cmp	w2, #0x1
  40f4c4:	b.ls	40f4f8 <__fxstatat@plt+0xc018>  // b.plast
  40f4c8:	ldr	w0, [x19, #4]
  40f4cc:	bl	402ca0 <fchdir@plt>
  40f4d0:	cbnz	w0, 40f504 <__fxstatat@plt+0xc024>
  40f4d4:	mov	w1, #0x1                   	// #1
  40f4d8:	str	w1, [x19]
  40f4dc:	b	40f4f8 <__fxstatat@plt+0xc018>
  40f4e0:	cmp	w2, #0x4
  40f4e4:	b.ne	40f5ac <__fxstatat@plt+0xc0cc>  // b.any
  40f4e8:	bl	4033f0 <__errno_location@plt>
  40f4ec:	ldr	w1, [x19, #4]
  40f4f0:	str	w1, [x0]
  40f4f4:	mov	w0, #0xffffffff            	// #-1
  40f4f8:	ldp	x19, x20, [sp, #16]
  40f4fc:	ldp	x29, x30, [sp], #48
  40f500:	ret
  40f504:	bl	4033f0 <__errno_location@plt>
  40f508:	ldr	w20, [x0]
  40f50c:	ldr	w0, [x19, #4]
  40f510:	bl	403020 <close@plt>
  40f514:	mov	w0, #0x4                   	// #4
  40f518:	str	w0, [x19]
  40f51c:	str	w20, [x19, #4]
  40f520:	b	40f4e8 <__fxstatat@plt+0xc008>
  40f524:	ldr	w20, [x0, #4]
  40f528:	cbz	w20, 40f580 <__fxstatat@plt+0xc0a0>
  40f52c:	mov	w0, #0x0                   	// #0
  40f530:	cmp	w20, #0x0
  40f534:	b.le	40f4f8 <__fxstatat@plt+0xc018>
  40f538:	mov	w2, #0x0                   	// #0
  40f53c:	add	x1, sp, #0x2c
  40f540:	mov	w0, w20
  40f544:	bl	403450 <waitpid@plt>
  40f548:	tbz	w0, #31, 40f588 <__fxstatat@plt+0xc0a8>
  40f54c:	bl	4033f0 <__errno_location@plt>
  40f550:	ldr	w0, [x0]
  40f554:	cmp	w0, #0x4
  40f558:	b.eq	40f538 <__fxstatat@plt+0xc058>  // b.none
  40f55c:	adrp	x3, 416000 <__fxstatat@plt+0x12b20>
  40f560:	add	x3, x3, #0xc0
  40f564:	add	x3, x3, #0x20
  40f568:	mov	w2, #0xd8                  	// #216
  40f56c:	adrp	x1, 416000 <__fxstatat@plt+0x12b20>
  40f570:	add	x1, x1, #0x60
  40f574:	adrp	x0, 416000 <__fxstatat@plt+0x12b20>
  40f578:	add	x0, x0, #0x88
  40f57c:	bl	4033e0 <__assert_fail@plt>
  40f580:	mov	w0, w1
  40f584:	bl	402c20 <_exit@plt>
  40f588:	mov	w0, #0xffffffff            	// #-1
  40f58c:	str	w0, [x19, #4]
  40f590:	ldr	w0, [sp, #44]
  40f594:	ands	w0, w0, #0x7f
  40f598:	b.ne	40f5a4 <__fxstatat@plt+0xc0c4>  // b.any
  40f59c:	ldrb	w0, [sp, #45]
  40f5a0:	b	40f4f8 <__fxstatat@plt+0xc018>
  40f5a4:	bl	402c80 <raise@plt>
  40f5a8:	b	40f59c <__fxstatat@plt+0xc0bc>
  40f5ac:	adrp	x3, 416000 <__fxstatat@plt+0x12b20>
  40f5b0:	add	x3, x3, #0xc0
  40f5b4:	add	x3, x3, #0x20
  40f5b8:	mov	w2, #0xe2                  	// #226
  40f5bc:	adrp	x1, 416000 <__fxstatat@plt+0x12b20>
  40f5c0:	add	x1, x1, #0x60
  40f5c4:	adrp	x0, 416000 <__fxstatat@plt+0x12b20>
  40f5c8:	add	x0, x0, #0xb8
  40f5cc:	bl	4033e0 <__assert_fail@plt>
  40f5d0:	stp	x29, x30, [sp, #-32]!
  40f5d4:	mov	x29, sp
  40f5d8:	str	x19, [sp, #16]
  40f5dc:	mov	x19, x0
  40f5e0:	ldr	w0, [x0]
  40f5e4:	cmp	w0, #0x3
  40f5e8:	b.eq	40f63c <__fxstatat@plt+0xc15c>  // b.none
  40f5ec:	b.hi	40f610 <__fxstatat@plt+0xc130>  // b.pmore
  40f5f0:	cbz	w0, 40f5fc <__fxstatat@plt+0xc11c>
  40f5f4:	ldr	w0, [x19, #4]
  40f5f8:	bl	403020 <close@plt>
  40f5fc:	mov	w0, #0x5                   	// #5
  40f600:	str	w0, [x19]
  40f604:	ldr	x19, [sp, #16]
  40f608:	ldp	x29, x30, [sp], #32
  40f60c:	ret
  40f610:	cmp	w0, #0x4
  40f614:	b.eq	40f5fc <__fxstatat@plt+0xc11c>  // b.none
  40f618:	adrp	x3, 416000 <__fxstatat@plt+0x12b20>
  40f61c:	add	x3, x3, #0xc0
  40f620:	add	x3, x3, #0x30
  40f624:	mov	w2, #0xfb                  	// #251
  40f628:	adrp	x1, 416000 <__fxstatat@plt+0x12b20>
  40f62c:	add	x1, x1, #0x60
  40f630:	adrp	x0, 416000 <__fxstatat@plt+0x12b20>
  40f634:	add	x0, x0, #0xb8
  40f638:	bl	4033e0 <__assert_fail@plt>
  40f63c:	ldr	w0, [x19, #4]
  40f640:	tbnz	w0, #31, 40f5fc <__fxstatat@plt+0xc11c>
  40f644:	adrp	x3, 416000 <__fxstatat@plt+0x12b20>
  40f648:	add	x3, x3, #0xc0
  40f64c:	add	x3, x3, #0x30
  40f650:	mov	w2, #0xf7                  	// #247
  40f654:	adrp	x1, 416000 <__fxstatat@plt+0x12b20>
  40f658:	add	x1, x1, #0x60
  40f65c:	adrp	x0, 416000 <__fxstatat@plt+0x12b20>
  40f660:	add	x0, x0, #0xa8
  40f664:	bl	4033e0 <__assert_fail@plt>
  40f668:	stp	x29, x30, [sp, #-96]!
  40f66c:	mov	x29, sp
  40f670:	stp	x19, x20, [sp, #16]
  40f674:	stp	x21, x22, [sp, #32]
  40f678:	stp	x23, x24, [sp, #48]
  40f67c:	stp	x25, x26, [sp, #64]
  40f680:	mov	w25, w0
  40f684:	mov	x24, x1
  40f688:	mov	x22, x2
  40f68c:	mov	x23, x3
  40f690:	str	wzr, [sp, #88]
  40f694:	subs	w21, w0, #0x1
  40f698:	b.mi	40f6c0 <__fxstatat@plt+0xc1e0>  // b.first
  40f69c:	sxtw	x4, w21
  40f6a0:	mov	w21, w4
  40f6a4:	ldr	x0, [x24, x4, lsl #3]
  40f6a8:	ldrb	w0, [x0]
  40f6ac:	cmp	w0, #0x2f
  40f6b0:	b.ne	40f6c0 <__fxstatat@plt+0xc1e0>  // b.any
  40f6b4:	sub	w21, w4, #0x1
  40f6b8:	sub	x4, x4, #0x1
  40f6bc:	tbz	w4, #31, 40f6a0 <__fxstatat@plt+0xc1c0>
  40f6c0:	cmp	w21, #0x0
  40f6c4:	b.le	40f6e0 <__fxstatat@plt+0xc200>
  40f6c8:	mov	x20, x24
  40f6cc:	sub	w26, w21, #0x1
  40f6d0:	add	x0, x24, #0x8
  40f6d4:	add	x26, x0, x26, lsl #3
  40f6d8:	mov	w19, #0x0                   	// #0
  40f6dc:	b	40f774 <__fxstatat@plt+0xc294>
  40f6e0:	mov	w19, #0x0                   	// #0
  40f6e4:	mov	w21, #0x0                   	// #0
  40f6e8:	add	x0, sp, #0x58
  40f6ec:	bl	40f5d0 <__fxstatat@plt+0xc0f0>
  40f6f0:	cmp	w25, w21
  40f6f4:	b.le	40f730 <__fxstatat@plt+0xc250>
  40f6f8:	add	x20, x24, w21, sxtw #3
  40f6fc:	sub	w25, w25, #0x1
  40f700:	sub	w25, w25, w21
  40f704:	add	x21, x25, w21, sxtw
  40f708:	add	x24, x24, #0x8
  40f70c:	add	x21, x24, x21, lsl #3
  40f710:	mov	x2, x23
  40f714:	add	x1, sp, #0x58
  40f718:	ldr	x0, [x20], #8
  40f71c:	blr	x22
  40f720:	cmp	w19, w0
  40f724:	csel	w19, w19, w0, ge  // ge = tcont
  40f728:	cmp	x20, x21
  40f72c:	b.ne	40f710 <__fxstatat@plt+0xc230>  // b.any
  40f730:	mov	w0, w19
  40f734:	ldp	x19, x20, [sp, #16]
  40f738:	ldp	x21, x22, [sp, #32]
  40f73c:	ldp	x23, x24, [sp, #48]
  40f740:	ldp	x25, x26, [sp, #64]
  40f744:	ldp	x29, x30, [sp], #96
  40f748:	ret
  40f74c:	ldr	w0, [sp, #92]
  40f750:	cmp	w0, #0x0
  40f754:	b.le	40f780 <__fxstatat@plt+0xc2a0>
  40f758:	ldr	x0, [x20, #8]
  40f75c:	ldrb	w0, [x0]
  40f760:	cmp	w0, #0x2f
  40f764:	b.ne	40f79c <__fxstatat@plt+0xc2bc>  // b.any
  40f768:	add	x20, x20, #0x8
  40f76c:	cmp	x20, x26
  40f770:	b.eq	40f6e8 <__fxstatat@plt+0xc208>  // b.none
  40f774:	ldr	w0, [sp, #88]
  40f778:	cmp	w0, #0x3
  40f77c:	b.eq	40f74c <__fxstatat@plt+0xc26c>  // b.none
  40f780:	mov	x2, x23
  40f784:	add	x1, sp, #0x58
  40f788:	ldr	x0, [x20]
  40f78c:	blr	x22
  40f790:	cmp	w19, w0
  40f794:	csel	w19, w19, w0, ge  // ge = tcont
  40f798:	b	40f758 <__fxstatat@plt+0xc278>
  40f79c:	mov	w1, w19
  40f7a0:	add	x0, sp, #0x58
  40f7a4:	bl	40f49c <__fxstatat@plt+0xbfbc>
  40f7a8:	cmp	w19, w0
  40f7ac:	csel	w19, w19, w0, ge  // ge = tcont
  40f7b0:	b	40f768 <__fxstatat@plt+0xc288>
  40f7b4:	stp	x29, x30, [sp, #-144]!
  40f7b8:	mov	x29, sp
  40f7bc:	add	x2, sp, #0x10
  40f7c0:	mov	x1, x0
  40f7c4:	mov	w0, #0x0                   	// #0
  40f7c8:	bl	403310 <__lxstat@plt>
  40f7cc:	cbz	w0, 40f7e0 <__fxstatat@plt+0xc300>
  40f7d0:	bl	4033f0 <__errno_location@plt>
  40f7d4:	ldr	w0, [x0]
  40f7d8:	cmp	w0, #0x4b
  40f7dc:	b.ne	40f7ec <__fxstatat@plt+0xc30c>  // b.any
  40f7e0:	bl	4033f0 <__errno_location@plt>
  40f7e4:	mov	w1, #0x11                  	// #17
  40f7e8:	str	w1, [x0]
  40f7ec:	bl	4033f0 <__errno_location@plt>
  40f7f0:	ldr	w0, [x0]
  40f7f4:	cmp	w0, #0x2
  40f7f8:	csetm	w0, ne  // ne = any
  40f7fc:	ldp	x29, x30, [sp], #144
  40f800:	ret
  40f804:	stp	x29, x30, [sp, #-16]!
  40f808:	mov	x29, sp
  40f80c:	mov	w1, #0x1c0                 	// #448
  40f810:	bl	403480 <mkdir@plt>
  40f814:	ldp	x29, x30, [sp], #16
  40f818:	ret
  40f81c:	stp	x29, x30, [sp, #-16]!
  40f820:	mov	x29, sp
  40f824:	ldr	w1, [x1]
  40f828:	mov	w2, #0xffffff3c            	// #-196
  40f82c:	and	w1, w1, w2
  40f830:	mov	w2, #0x180                 	// #384
  40f834:	mov	w3, #0xc2                  	// #194
  40f838:	orr	w1, w1, w3
  40f83c:	bl	402eb0 <open@plt>
  40f840:	ldp	x29, x30, [sp], #16
  40f844:	ret
  40f848:	stp	x29, x30, [sp, #-128]!
  40f84c:	mov	x29, sp
  40f850:	stp	x19, x20, [sp, #16]
  40f854:	stp	x25, x26, [sp, #64]
  40f858:	stp	x27, x28, [sp, #80]
  40f85c:	mov	x26, x0
  40f860:	mov	w20, w1
  40f864:	str	x2, [sp, #112]
  40f868:	mov	x28, x3
  40f86c:	mov	x25, x4
  40f870:	bl	4033f0 <__errno_location@plt>
  40f874:	mov	x27, x0
  40f878:	ldr	w0, [x0]
  40f87c:	str	w0, [sp, #124]
  40f880:	mov	x0, x26
  40f884:	bl	402c50 <strlen@plt>
  40f888:	add	x1, x25, w20, sxtw
  40f88c:	cmp	x1, x0
  40f890:	b.hi	40f8f0 <__fxstatat@plt+0xc410>  // b.pmore
  40f894:	sub	x19, x0, x1
  40f898:	add	x0, x26, x19
  40f89c:	str	x0, [sp, #104]
  40f8a0:	adrp	x1, 416000 <__fxstatat@plt+0x12b20>
  40f8a4:	add	x1, x1, #0x100
  40f8a8:	bl	403230 <strspn@plt>
  40f8ac:	cmp	x25, x0
  40f8b0:	b.hi	40f8f0 <__fxstatat@plt+0xc410>  // b.pmore
  40f8b4:	mov	x1, x25
  40f8b8:	mov	x0, #0x0                   	// #0
  40f8bc:	bl	41282c <__fxstatat@plt+0xf34c>
  40f8c0:	mov	x20, x0
  40f8c4:	cbz	x0, 40f9b0 <__fxstatat@plt+0xc4d0>
  40f8c8:	stp	x21, x22, [sp, #32]
  40f8cc:	stp	x23, x24, [sp, #48]
  40f8d0:	mov	w24, #0xa2f8                	// #41720
  40f8d4:	movk	w24, #0x3, lsl #16
  40f8d8:	add	x22, x26, x25
  40f8dc:	add	x22, x22, x19
  40f8e0:	mov	x23, #0x3d                  	// #61
  40f8e4:	adrp	x21, 416000 <__fxstatat@plt+0x12b20>
  40f8e8:	add	x21, x21, #0x140
  40f8ec:	b	40f944 <__fxstatat@plt+0xc464>
  40f8f0:	mov	w0, #0x16                  	// #22
  40f8f4:	str	w0, [x27]
  40f8f8:	mov	w19, #0xffffffff            	// #-1
  40f8fc:	b	40f970 <__fxstatat@plt+0xc490>
  40f900:	mov	x1, x23
  40f904:	mov	x0, x20
  40f908:	bl	412850 <__fxstatat@plt+0xf370>
  40f90c:	ldrb	w0, [x21, x0]
  40f910:	strb	w0, [x19], #1
  40f914:	cmp	x19, x22
  40f918:	b.ne	40f900 <__fxstatat@plt+0xc420>  // b.any
  40f91c:	ldr	x1, [sp, #112]
  40f920:	mov	x0, x26
  40f924:	blr	x28
  40f928:	mov	w19, w0
  40f92c:	tbz	w0, #31, 40f950 <__fxstatat@plt+0xc470>
  40f930:	ldr	w0, [x27]
  40f934:	cmp	w0, #0x11
  40f938:	b.ne	40f9a8 <__fxstatat@plt+0xc4c8>  // b.any
  40f93c:	subs	w24, w24, #0x1
  40f940:	b.eq	40f988 <__fxstatat@plt+0xc4a8>  // b.none
  40f944:	ldr	x19, [sp, #104]
  40f948:	cbnz	x25, 40f900 <__fxstatat@plt+0xc420>
  40f94c:	b	40f91c <__fxstatat@plt+0xc43c>
  40f950:	ldr	w0, [sp, #124]
  40f954:	str	w0, [x27]
  40f958:	ldr	w21, [x27]
  40f95c:	mov	x0, x20
  40f960:	bl	412968 <__fxstatat@plt+0xf488>
  40f964:	str	w21, [x27]
  40f968:	ldp	x21, x22, [sp, #32]
  40f96c:	ldp	x23, x24, [sp, #48]
  40f970:	mov	w0, w19
  40f974:	ldp	x19, x20, [sp, #16]
  40f978:	ldp	x25, x26, [sp, #64]
  40f97c:	ldp	x27, x28, [sp, #80]
  40f980:	ldp	x29, x30, [sp], #128
  40f984:	ret
  40f988:	mov	x0, x20
  40f98c:	bl	412968 <__fxstatat@plt+0xf488>
  40f990:	mov	w0, #0x11                  	// #17
  40f994:	str	w0, [x27]
  40f998:	mov	w19, #0xffffffff            	// #-1
  40f99c:	ldp	x21, x22, [sp, #32]
  40f9a0:	ldp	x23, x24, [sp, #48]
  40f9a4:	b	40f970 <__fxstatat@plt+0xc490>
  40f9a8:	mov	w19, #0xffffffff            	// #-1
  40f9ac:	b	40f958 <__fxstatat@plt+0xc478>
  40f9b0:	mov	w19, #0xffffffff            	// #-1
  40f9b4:	b	40f970 <__fxstatat@plt+0xc490>
  40f9b8:	stp	x29, x30, [sp, #-32]!
  40f9bc:	mov	x29, sp
  40f9c0:	str	w2, [sp, #28]
  40f9c4:	cmp	w3, #0x1
  40f9c8:	b.eq	40f9fc <__fxstatat@plt+0xc51c>  // b.none
  40f9cc:	cmp	w3, #0x2
  40f9d0:	b.eq	40fa08 <__fxstatat@plt+0xc528>  // b.none
  40f9d4:	cbz	w3, 40fa20 <__fxstatat@plt+0xc540>
  40f9d8:	adrp	x3, 416000 <__fxstatat@plt+0x12b20>
  40f9dc:	add	x3, x3, #0x140
  40f9e0:	add	x3, x3, #0x40
  40f9e4:	mov	w2, #0x147                 	// #327
  40f9e8:	adrp	x1, 416000 <__fxstatat@plt+0x12b20>
  40f9ec:	add	x1, x1, #0x108
  40f9f0:	adrp	x0, 416000 <__fxstatat@plt+0x12b20>
  40f9f4:	add	x0, x0, #0x118
  40f9f8:	bl	4033e0 <__assert_fail@plt>
  40f9fc:	adrp	x3, 40f000 <__fxstatat@plt+0xbb20>
  40fa00:	add	x3, x3, #0x804
  40fa04:	b	40fa10 <__fxstatat@plt+0xc530>
  40fa08:	adrp	x3, 40f000 <__fxstatat@plt+0xbb20>
  40fa0c:	add	x3, x3, #0x7b4
  40fa10:	add	x2, sp, #0x1c
  40fa14:	bl	40f848 <__fxstatat@plt+0xc368>
  40fa18:	ldp	x29, x30, [sp], #32
  40fa1c:	ret
  40fa20:	adrp	x3, 40f000 <__fxstatat@plt+0xbb20>
  40fa24:	add	x3, x3, #0x81c
  40fa28:	b	40fa10 <__fxstatat@plt+0xc530>
  40fa2c:	stp	x29, x30, [sp, #-16]!
  40fa30:	mov	x29, sp
  40fa34:	mov	x4, #0x6                   	// #6
  40fa38:	bl	40f9b8 <__fxstatat@plt+0xc4d8>
  40fa3c:	ldp	x29, x30, [sp], #16
  40fa40:	ret
  40fa44:	stp	x29, x30, [sp, #-16]!
  40fa48:	mov	x29, sp
  40fa4c:	mov	x4, #0x6                   	// #6
  40fa50:	bl	40f848 <__fxstatat@plt+0xc368>
  40fa54:	ldp	x29, x30, [sp], #16
  40fa58:	ret
  40fa5c:	stp	x29, x30, [sp, #-48]!
  40fa60:	mov	x29, sp
  40fa64:	stp	x19, x20, [sp, #16]
  40fa68:	mov	w19, w0
  40fa6c:	cmp	w0, #0x2
  40fa70:	b.ls	40fa84 <__fxstatat@plt+0xc5a4>  // b.plast
  40fa74:	mov	w0, w19
  40fa78:	ldp	x19, x20, [sp, #16]
  40fa7c:	ldp	x29, x30, [sp], #48
  40fa80:	ret
  40fa84:	stp	x21, x22, [sp, #32]
  40fa88:	bl	4132bc <__fxstatat@plt+0xfddc>
  40fa8c:	mov	w21, w0
  40fa90:	bl	4033f0 <__errno_location@plt>
  40fa94:	mov	x20, x0
  40fa98:	ldr	w22, [x0]
  40fa9c:	mov	w0, w19
  40faa0:	bl	403020 <close@plt>
  40faa4:	str	w22, [x20]
  40faa8:	mov	w19, w21
  40faac:	ldp	x21, x22, [sp, #32]
  40fab0:	b	40fa74 <__fxstatat@plt+0xc594>
  40fab4:	ldr	x0, [x0]
  40fab8:	udiv	x2, x0, x1
  40fabc:	msub	x0, x2, x1, x0
  40fac0:	ret
  40fac4:	ldr	x2, [x0]
  40fac8:	ldr	x0, [x1]
  40facc:	cmp	x2, x0
  40fad0:	cset	w0, eq  // eq = none
  40fad4:	ret
  40fad8:	stp	x29, x30, [sp, #-272]!
  40fadc:	mov	x29, sp
  40fae0:	stp	x19, x20, [sp, #16]
  40fae4:	stp	x21, x22, [sp, #32]
  40fae8:	stp	x23, x24, [sp, #48]
  40faec:	stp	x25, x26, [sp, #64]
  40faf0:	mov	w23, w0
  40faf4:	ldr	x22, [x2, #88]
  40faf8:	ldr	x20, [x3, #88]
  40fafc:	ldr	x26, [x2, #96]
  40fb00:	ldr	x25, [x3, #96]
  40fb04:	mov	w0, w25
  40fb08:	tbz	w4, #0, 40fbc8 <__fxstatat@plt+0xc6e8>
  40fb0c:	stp	x27, x28, [sp, #80]
  40fb10:	mov	x24, x1
  40fb14:	mov	x19, x2
  40fb18:	and	w21, w4, #0x1
  40fb1c:	cmp	x22, x20
  40fb20:	cset	w28, eq  // eq = none
  40fb24:	cmp	w28, #0x0
  40fb28:	ccmp	w26, w25, #0x0, ne  // ne = any
  40fb2c:	b.eq	410050 <__fxstatat@plt+0xcb70>  // b.none
  40fb30:	sub	x0, x20, #0x1
  40fb34:	cmp	x0, x22
  40fb38:	b.gt	41005c <__fxstatat@plt+0xcb7c>
  40fb3c:	sub	x0, x22, #0x1
  40fb40:	cmp	x0, x20
  40fb44:	b.gt	41008c <__fxstatat@plt+0xcbac>
  40fb48:	adrp	x0, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  40fb4c:	ldr	x27, [x0, #2840]
  40fb50:	cbz	x27, 40fc00 <__fxstatat@plt+0xc720>
  40fb54:	adrp	x0, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  40fb58:	ldr	x0, [x0, #2848]
  40fb5c:	cbz	x0, 40fe90 <__fxstatat@plt+0xc9b0>
  40fb60:	adrp	x0, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  40fb64:	ldr	x1, [x0, #2848]
  40fb68:	ldr	x0, [x19]
  40fb6c:	str	x0, [x1]
  40fb70:	mov	x0, x27
  40fb74:	bl	40c0e0 <__fxstatat@plt+0x8c00>
  40fb78:	mov	x27, x0
  40fb7c:	cbz	x0, 40fec4 <__fxstatat@plt+0xc9e4>
  40fb80:	adrp	x0, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  40fb84:	ldr	x0, [x0, #2848]
  40fb88:	cmp	x0, x27
  40fb8c:	b.eq	40feb8 <__fxstatat@plt+0xc9d8>  // b.none
  40fb90:	ldr	w7, [x27, #8]
  40fb94:	ldrb	w0, [x27, #12]
  40fb98:	cbz	w0, 40fc4c <__fxstatat@plt+0xc76c>
  40fb9c:	mov	w0, #0x9400                	// #37888
  40fba0:	movk	w0, #0x7735, lsl #16
  40fba4:	cmp	w7, w0
  40fba8:	cset	w0, eq  // eq = none
  40fbac:	mvn	w0, w0
  40fbb0:	sxtw	x0, w0
  40fbb4:	and	x20, x20, x0
  40fbb8:	sdiv	w0, w25, w7
  40fbbc:	msub	w0, w0, w7, w25
  40fbc0:	sub	w0, w25, w0
  40fbc4:	ldp	x27, x28, [sp, #80]
  40fbc8:	cmp	x20, x22
  40fbcc:	b.gt	410068 <__fxstatat@plt+0xcb88>
  40fbd0:	mov	w21, #0x1                   	// #1
  40fbd4:	b.ne	40fbe4 <__fxstatat@plt+0xc704>  // b.any
  40fbd8:	cmp	w0, w26
  40fbdc:	b.gt	410070 <__fxstatat@plt+0xcb90>
  40fbe0:	cset	w21, lt  // lt = tstop
  40fbe4:	mov	w0, w21
  40fbe8:	ldp	x19, x20, [sp, #16]
  40fbec:	ldp	x21, x22, [sp, #32]
  40fbf0:	ldp	x23, x24, [sp, #48]
  40fbf4:	ldp	x25, x26, [sp, #64]
  40fbf8:	ldp	x29, x30, [sp], #272
  40fbfc:	ret
  40fc00:	adrp	x4, 403000 <acl_get_fd@plt>
  40fc04:	add	x4, x4, #0x1b0
  40fc08:	adrp	x3, 40f000 <__fxstatat@plt+0xbb20>
  40fc0c:	add	x3, x3, #0xac4
  40fc10:	adrp	x2, 40f000 <__fxstatat@plt+0xbb20>
  40fc14:	add	x2, x2, #0xab4
  40fc18:	mov	x1, #0x0                   	// #0
  40fc1c:	mov	x0, #0x10                  	// #16
  40fc20:	bl	40bba8 <__fxstatat@plt+0x86c8>
  40fc24:	mov	x27, x0
  40fc28:	adrp	x0, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  40fc2c:	str	x27, [x0, #2840]
  40fc30:	cbnz	x27, 40fb54 <__fxstatat@plt+0xc674>
  40fc34:	mov	w0, #0x9400                	// #37888
  40fc38:	movk	w0, #0x7735, lsl #16
  40fc3c:	str	w0, [sp, #104]
  40fc40:	strb	wzr, [sp, #108]
  40fc44:	mov	w7, w0
  40fc48:	add	x27, sp, #0x60
  40fc4c:	ldr	x8, [x19, #80]
  40fc50:	ldr	x2, [x19, #112]
  40fc54:	mov	w1, #0x6667                	// #26215
  40fc58:	movk	w1, #0x6666, lsl #16
  40fc5c:	smull	x0, w8, w1
  40fc60:	asr	x0, x0, #34
  40fc64:	sub	w0, w0, w8, asr #31
  40fc68:	add	w0, w0, w0, lsl #2
  40fc6c:	sub	w0, w8, w0, lsl #1
  40fc70:	smull	x3, w2, w1
  40fc74:	asr	x3, x3, #34
  40fc78:	sub	w3, w3, w2, asr #31
  40fc7c:	add	w3, w3, w3, lsl #2
  40fc80:	sub	w3, w2, w3, lsl #1
  40fc84:	orr	w0, w0, w3
  40fc88:	smull	x1, w26, w1
  40fc8c:	asr	x1, x1, #34
  40fc90:	sub	w1, w1, w26, asr #31
  40fc94:	add	w1, w1, w1, lsl #2
  40fc98:	sub	w1, w26, w1, lsl #1
  40fc9c:	orr	w0, w0, w1
  40fca0:	cbnz	w0, 40ff0c <__fxstatat@plt+0xca2c>
  40fca4:	ldr	x10, [x19, #72]
  40fca8:	mov	w0, #0x6667                	// #26215
  40fcac:	movk	w0, #0x6666, lsl #16
  40fcb0:	smull	x4, w8, w0
  40fcb4:	asr	x4, x4, #34
  40fcb8:	sub	w4, w4, w8, asr #31
  40fcbc:	smull	x1, w2, w0
  40fcc0:	asr	x1, x1, #34
  40fcc4:	sub	w2, w1, w2, asr #31
  40fcc8:	smull	x3, w26, w0
  40fccc:	asr	x3, x3, #34
  40fcd0:	sub	w3, w3, w26, asr #31
  40fcd4:	cmp	w7, #0xa
  40fcd8:	b.le	410078 <__fxstatat@plt+0xcb98>
  40fcdc:	mov	w1, w0
  40fce0:	smull	x0, w4, w0
  40fce4:	asr	x0, x0, #34
  40fce8:	sub	w0, w0, w4, asr #31
  40fcec:	add	w0, w0, w0, lsl #2
  40fcf0:	sub	w0, w4, w0, lsl #1
  40fcf4:	smull	x5, w2, w1
  40fcf8:	asr	x5, x5, #34
  40fcfc:	sub	w5, w5, w2, asr #31
  40fd00:	add	w5, w5, w5, lsl #2
  40fd04:	sub	w5, w2, w5, lsl #1
  40fd08:	orr	w0, w0, w5
  40fd0c:	smull	x1, w3, w1
  40fd10:	asr	x1, x1, #34
  40fd14:	sub	w1, w1, w3, asr #31
  40fd18:	add	w1, w1, w1, lsl #2
  40fd1c:	sub	w1, w3, w1, lsl #1
  40fd20:	orr	w0, w0, w1
  40fd24:	cbnz	w0, 40feec <__fxstatat@plt+0xca0c>
  40fd28:	ldr	x11, [x19, #104]
  40fd2c:	mov	w19, #0xa                   	// #10
  40fd30:	mov	w5, #0x6667                	// #26215
  40fd34:	movk	w5, #0x6666, lsl #16
  40fd38:	mov	w9, #0xca00                	// #51712
  40fd3c:	movk	w9, #0x3b9a, lsl #16
  40fd40:	add	w19, w19, w19, lsl #2
  40fd44:	lsl	w6, w19, #1
  40fd48:	mov	w19, w6
  40fd4c:	smull	x0, w4, w5
  40fd50:	asr	x0, x0, #34
  40fd54:	sub	w4, w0, w4, asr #31
  40fd58:	smull	x0, w2, w5
  40fd5c:	asr	x0, x0, #34
  40fd60:	sub	w2, w0, w2, asr #31
  40fd64:	smull	x0, w3, w5
  40fd68:	asr	x0, x0, #34
  40fd6c:	sub	w3, w0, w3, asr #31
  40fd70:	cmp	w6, w7
  40fd74:	b.ge	40fef4 <__fxstatat@plt+0xca14>  // b.tcont
  40fd78:	smull	x0, w4, w5
  40fd7c:	asr	x0, x0, #34
  40fd80:	sub	w0, w0, w4, asr #31
  40fd84:	add	w0, w0, w0, lsl #2
  40fd88:	sub	w0, w4, w0, lsl #1
  40fd8c:	smull	x1, w2, w5
  40fd90:	asr	x1, x1, #34
  40fd94:	sub	w1, w1, w2, asr #31
  40fd98:	add	w1, w1, w1, lsl #2
  40fd9c:	sub	w1, w2, w1, lsl #1
  40fda0:	orr	w0, w0, w1
  40fda4:	smull	x1, w3, w5
  40fda8:	asr	x1, x1, #34
  40fdac:	sub	w1, w1, w3, asr #31
  40fdb0:	add	w1, w1, w1, lsl #2
  40fdb4:	sub	w1, w3, w1, lsl #1
  40fdb8:	orr	w0, w0, w1
  40fdbc:	cbnz	w0, 40fefc <__fxstatat@plt+0xca1c>
  40fdc0:	cmp	w6, w9
  40fdc4:	b.ne	40fd40 <__fxstatat@plt+0xc860>  // b.any
  40fdc8:	orr	x0, x22, x10
  40fdcc:	orr	x11, x0, x11
  40fdd0:	tst	x11, #0x1
  40fdd4:	mov	w0, #0x9400                	// #37888
  40fdd8:	movk	w0, #0x7735, lsl #16
  40fddc:	csel	w19, w19, w0, ne  // ne = any
  40fde0:	str	w19, [x27, #8]
  40fde4:	cmp	x22, x20
  40fde8:	b.gt	410094 <__fxstatat@plt+0xcbb4>
  40fdec:	cmp	w28, #0x0
  40fdf0:	ccmp	w26, w25, #0x1, ne  // ne = any
  40fdf4:	b.ge	41009c <__fxstatat@plt+0xcbbc>  // b.tcont
  40fdf8:	mov	w0, #0x9400                	// #37888
  40fdfc:	movk	w0, #0x7735, lsl #16
  40fe00:	cmp	w19, w0
  40fe04:	cset	w1, eq  // eq = none
  40fe08:	mvn	w0, w1
  40fe0c:	sxtw	x0, w0
  40fe10:	and	x0, x0, x20
  40fe14:	cmp	x22, x0
  40fe18:	b.lt	410038 <__fxstatat@plt+0xcb58>  // b.tstop
  40fe1c:	b.ne	40fe34 <__fxstatat@plt+0xc954>  // b.any
  40fe20:	sdiv	w0, w25, w19
  40fe24:	msub	w0, w0, w19, w25
  40fe28:	sub	w0, w25, w0
  40fe2c:	cmp	w0, w26
  40fe30:	b.gt	410044 <__fxstatat@plt+0xcb64>
  40fe34:	str	x10, [sp, #112]
  40fe38:	sxtw	x8, w8
  40fe3c:	str	x8, [sp, #120]
  40fe40:	and	x0, x1, #0xff
  40fe44:	orr	x0, x0, x22
  40fe48:	str	x0, [sp, #128]
  40fe4c:	mov	w0, #0x8e39                	// #36409
  40fe50:	movk	w0, #0x38e3, lsl #16
  40fe54:	smull	x0, w19, w0
  40fe58:	asr	x0, x0, #33
  40fe5c:	sub	w0, w0, w19, asr #31
  40fe60:	add	w0, w0, w26
  40fe64:	sxtw	x0, w0
  40fe68:	str	x0, [sp, #136]
  40fe6c:	mov	w3, #0x100                 	// #256
  40fe70:	add	x2, sp, #0x70
  40fe74:	mov	x1, x24
  40fe78:	mov	w0, w23
  40fe7c:	bl	403250 <utimensat@plt>
  40fe80:	cbz	w0, 40ff20 <__fxstatat@plt+0xca40>
  40fe84:	mov	w21, #0xfffffffe            	// #-2
  40fe88:	ldp	x27, x28, [sp, #80]
  40fe8c:	b	40fbe4 <__fxstatat@plt+0xc704>
  40fe90:	mov	x0, #0x10                  	// #16
  40fe94:	bl	402e80 <malloc@plt>
  40fe98:	adrp	x1, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  40fe9c:	str	x0, [x1, #2848]
  40fea0:	cbz	x0, 410080 <__fxstatat@plt+0xcba0>
  40fea4:	mov	w1, #0x9400                	// #37888
  40fea8:	movk	w1, #0x7735, lsl #16
  40feac:	str	w1, [x0, #8]
  40feb0:	strb	wzr, [x0, #12]
  40feb4:	b	40fb60 <__fxstatat@plt+0xc680>
  40feb8:	adrp	x0, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  40febc:	str	xzr, [x0, #2848]
  40fec0:	b	40fb90 <__fxstatat@plt+0xc6b0>
  40fec4:	adrp	x0, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  40fec8:	ldr	x0, [x0, #2840]
  40fecc:	cbz	x0, 40fc34 <__fxstatat@plt+0xc754>
  40fed0:	ldr	x1, [x19]
  40fed4:	str	x1, [sp, #96]
  40fed8:	add	x1, sp, #0x60
  40fedc:	bl	40b920 <__fxstatat@plt+0x8440>
  40fee0:	mov	x27, x0
  40fee4:	cbnz	x0, 40fb90 <__fxstatat@plt+0xc6b0>
  40fee8:	b	40fc34 <__fxstatat@plt+0xc754>
  40feec:	mov	w19, #0xa                   	// #10
  40fef0:	b	40fde0 <__fxstatat@plt+0xc900>
  40fef4:	str	w6, [x27, #8]
  40fef8:	b	40fde4 <__fxstatat@plt+0xc904>
  40fefc:	str	w6, [x27, #8]
  40ff00:	cmp	w6, #0x1
  40ff04:	b.gt	40fde4 <__fxstatat@plt+0xc904>
  40ff08:	mov	w21, w6
  40ff0c:	str	w21, [x27, #8]
  40ff10:	mov	w0, #0x1                   	// #1
  40ff14:	strb	w0, [x27, #12]
  40ff18:	mov	w7, w21
  40ff1c:	b	40fb9c <__fxstatat@plt+0xc6bc>
  40ff20:	mov	w4, #0x100                 	// #256
  40ff24:	add	x3, sp, #0x90
  40ff28:	mov	x2, x24
  40ff2c:	mov	w1, w23
  40ff30:	bl	4034e0 <__fxstatat@plt>
  40ff34:	mov	w28, w0
  40ff38:	sxtw	x2, w26
  40ff3c:	ldr	x0, [sp, #232]
  40ff40:	eor	x0, x22, x0
  40ff44:	ldr	x1, [sp, #240]
  40ff48:	eor	x1, x2, x1
  40ff4c:	orr	x0, x0, x1
  40ff50:	sxtw	x1, w28
  40ff54:	orr	x0, x0, x1
  40ff58:	cbnz	x0, 40fff8 <__fxstatat@plt+0xcb18>
  40ff5c:	ldr	x1, [sp, #232]
  40ff60:	and	w1, w1, #0x1
  40ff64:	mov	w2, #0xca00                	// #51712
  40ff68:	movk	w2, #0x3b9a, lsl #16
  40ff6c:	ldr	x0, [sp, #240]
  40ff70:	madd	w1, w1, w2, w0
  40ff74:	mov	w0, #0x6667                	// #26215
  40ff78:	movk	w0, #0x6666, lsl #16
  40ff7c:	smull	x0, w1, w0
  40ff80:	asr	x0, x0, #34
  40ff84:	sub	w0, w0, w1, asr #31
  40ff88:	add	w0, w0, w0, lsl #2
  40ff8c:	cmp	w1, w0, lsl #1
  40ff90:	b.ne	40ff0c <__fxstatat@plt+0xca2c>  // b.any
  40ff94:	cmp	w19, #0xa
  40ff98:	b.eq	410024 <__fxstatat@plt+0xcb44>  // b.none
  40ff9c:	mov	w21, #0xa                   	// #10
  40ffa0:	mov	w2, #0x6667                	// #26215
  40ffa4:	movk	w2, #0x6666, lsl #16
  40ffa8:	mov	w3, #0xca00                	// #51712
  40ffac:	movk	w3, #0x3b9a, lsl #16
  40ffb0:	smull	x0, w1, w2
  40ffb4:	asr	x0, x0, #34
  40ffb8:	sub	w1, w0, w1, asr #31
  40ffbc:	smull	x0, w1, w2
  40ffc0:	asr	x0, x0, #34
  40ffc4:	sub	w0, w0, w1, asr #31
  40ffc8:	add	w0, w0, w0, lsl #2
  40ffcc:	cmp	w1, w0, lsl #1
  40ffd0:	b.ne	40ff0c <__fxstatat@plt+0xca2c>  // b.any
  40ffd4:	cmp	w21, w3
  40ffd8:	b.eq	41002c <__fxstatat@plt+0xcb4c>  // b.none
  40ffdc:	add	w21, w21, w21, lsl #2
  40ffe0:	lsl	w0, w21, #1
  40ffe4:	mov	w21, w0
  40ffe8:	cmp	w0, w19
  40ffec:	b.ne	40ffb0 <__fxstatat@plt+0xcad0>  // b.any
  40fff0:	mov	w21, w19
  40fff4:	b	40ff0c <__fxstatat@plt+0xca2c>
  40fff8:	str	x22, [sp, #128]
  40fffc:	str	x2, [sp, #136]
  410000:	mov	w3, #0x100                 	// #256
  410004:	add	x2, sp, #0x70
  410008:	mov	x1, x24
  41000c:	mov	w0, w23
  410010:	bl	403250 <utimensat@plt>
  410014:	cbz	w28, 40ff5c <__fxstatat@plt+0xca7c>
  410018:	mov	w21, #0xfffffffe            	// #-2
  41001c:	ldp	x27, x28, [sp, #80]
  410020:	b	40fbe4 <__fxstatat@plt+0xc704>
  410024:	mov	w21, w19
  410028:	b	40ff0c <__fxstatat@plt+0xca2c>
  41002c:	mov	w21, #0x9400                	// #37888
  410030:	movk	w21, #0x7735, lsl #16
  410034:	b	40ff0c <__fxstatat@plt+0xca2c>
  410038:	mov	w21, #0xffffffff            	// #-1
  41003c:	ldp	x27, x28, [sp, #80]
  410040:	b	40fbe4 <__fxstatat@plt+0xc704>
  410044:	mov	w21, #0xffffffff            	// #-1
  410048:	ldp	x27, x28, [sp, #80]
  41004c:	b	40fbe4 <__fxstatat@plt+0xc704>
  410050:	mov	w21, #0x0                   	// #0
  410054:	ldp	x27, x28, [sp, #80]
  410058:	b	40fbe4 <__fxstatat@plt+0xc704>
  41005c:	mov	w21, #0xffffffff            	// #-1
  410060:	ldp	x27, x28, [sp, #80]
  410064:	b	40fbe4 <__fxstatat@plt+0xc704>
  410068:	mov	w21, #0xffffffff            	// #-1
  41006c:	b	40fbe4 <__fxstatat@plt+0xc704>
  410070:	mov	w21, #0xffffffff            	// #-1
  410074:	b	40fbe4 <__fxstatat@plt+0xc704>
  410078:	mov	w19, #0xa                   	// #10
  41007c:	b	40fde0 <__fxstatat@plt+0xc900>
  410080:	adrp	x0, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  410084:	ldr	x0, [x0, #2840]
  410088:	b	40fed0 <__fxstatat@plt+0xc9f0>
  41008c:	ldp	x27, x28, [sp, #80]
  410090:	b	40fbe4 <__fxstatat@plt+0xc704>
  410094:	ldp	x27, x28, [sp, #80]
  410098:	b	40fbe4 <__fxstatat@plt+0xc704>
  41009c:	ldp	x27, x28, [sp, #80]
  4100a0:	b	40fbe4 <__fxstatat@plt+0xc704>
  4100a4:	stp	x29, x30, [sp, #-16]!
  4100a8:	mov	x29, sp
  4100ac:	mov	w4, w3
  4100b0:	mov	x3, x2
  4100b4:	mov	x2, x1
  4100b8:	mov	x1, x0
  4100bc:	mov	w0, #0xffffff9c            	// #-100
  4100c0:	bl	40fad8 <__fxstatat@plt+0xc5f8>
  4100c4:	ldp	x29, x30, [sp], #16
  4100c8:	ret
  4100cc:	ldr	x4, [x0, #8]
  4100d0:	mov	x1, #0xffffffffffff0002    	// #-65534
  4100d4:	movk	x1, #0xc000, lsl #16
  4100d8:	add	x1, x4, x1
  4100dc:	cmp	x1, #0x1
  4100e0:	mov	x2, #0xc9ff                	// #51711
  4100e4:	movk	x2, #0x3b9a, lsl #16
  4100e8:	ccmp	x4, x2, #0x0, hi  // hi = pmore
  4100ec:	b.hi	410138 <__fxstatat@plt+0xcc58>  // b.pmore
  4100f0:	ldr	x5, [x0, #24]
  4100f4:	mov	x2, #0xffffffffffff0002    	// #-65534
  4100f8:	movk	x2, #0xc000, lsl #16
  4100fc:	add	x2, x5, x2
  410100:	cmp	x2, #0x1
  410104:	mov	x3, #0xc9ff                	// #51711
  410108:	movk	x3, #0x3b9a, lsl #16
  41010c:	ccmp	x5, x3, #0x0, hi  // hi = pmore
  410110:	b.hi	410138 <__fxstatat@plt+0xcc58>  // b.pmore
  410114:	mov	w6, #0x0                   	// #0
  410118:	mov	w3, #0x0                   	// #0
  41011c:	cmp	x1, #0x1
  410120:	b.ls	410158 <__fxstatat@plt+0xcc78>  // b.plast
  410124:	cmp	x2, #0x1
  410128:	b.ls	410170 <__fxstatat@plt+0xcc90>  // b.plast
  41012c:	cmp	w6, #0x1
  410130:	cinc	w0, w3, eq  // eq = none
  410134:	ret
  410138:	stp	x29, x30, [sp, #-16]!
  41013c:	mov	x29, sp
  410140:	bl	4033f0 <__errno_location@plt>
  410144:	mov	w1, #0x16                  	// #22
  410148:	str	w1, [x0]
  41014c:	mov	w0, #0xffffffff            	// #-1
  410150:	ldp	x29, x30, [sp], #16
  410154:	ret
  410158:	str	xzr, [x0]
  41015c:	mov	x1, #0x3ffffffe            	// #1073741822
  410160:	cmp	x4, x1
  410164:	cset	w6, eq  // eq = none
  410168:	mov	w3, #0x1                   	// #1
  41016c:	b	410124 <__fxstatat@plt+0xcc44>
  410170:	str	xzr, [x0, #16]
  410174:	mov	w3, #0x1                   	// #1
  410178:	mov	x0, #0x3ffffffe            	// #1073741822
  41017c:	cmp	x5, x0
  410180:	b.ne	41012c <__fxstatat@plt+0xcc4c>  // b.any
  410184:	add	w6, w6, w3
  410188:	b	41012c <__fxstatat@plt+0xcc4c>
  41018c:	stp	x29, x30, [sp, #-32]!
  410190:	mov	x29, sp
  410194:	stp	x19, x20, [sp, #16]
  410198:	mov	x20, x0
  41019c:	ldr	x19, [x1]
  4101a0:	ldr	x0, [x19, #8]
  4101a4:	mov	x2, #0x3ffffffe            	// #1073741822
  4101a8:	cmp	x0, x2
  4101ac:	b.eq	4101e8 <__fxstatat@plt+0xcd08>  // b.none
  4101b0:	mov	x2, #0x3fffffff            	// #1073741823
  4101b4:	cmp	x0, x2
  4101b8:	b.eq	410210 <__fxstatat@plt+0xcd30>  // b.none
  4101bc:	ldr	x1, [x19, #24]
  4101c0:	mov	x0, #0x3ffffffe            	// #1073741822
  4101c4:	cmp	x1, x0
  4101c8:	b.eq	410238 <__fxstatat@plt+0xcd58>  // b.none
  4101cc:	mov	w0, #0x0                   	// #0
  4101d0:	mov	x2, #0x3fffffff            	// #1073741823
  4101d4:	cmp	x1, x2
  4101d8:	b.eq	410250 <__fxstatat@plt+0xcd70>  // b.none
  4101dc:	ldp	x19, x20, [sp, #16]
  4101e0:	ldp	x29, x30, [sp], #32
  4101e4:	ret
  4101e8:	ldr	x2, [x19, #24]
  4101ec:	mov	w0, #0x1                   	// #1
  4101f0:	mov	x1, #0x3ffffffe            	// #1073741822
  4101f4:	cmp	x2, x1
  4101f8:	b.eq	4101dc <__fxstatat@plt+0xccfc>  // b.none
  4101fc:	ldr	x1, [x20, #72]
  410200:	ldr	x0, [x20, #80]
  410204:	str	x1, [x19]
  410208:	str	x0, [x19, #8]
  41020c:	b	4101bc <__fxstatat@plt+0xccdc>
  410210:	ldr	x2, [x19, #24]
  410214:	mov	x0, #0x3fffffff            	// #1073741823
  410218:	cmp	x2, x0
  41021c:	b.eq	41022c <__fxstatat@plt+0xcd4c>  // b.none
  410220:	mov	x0, x19
  410224:	bl	412494 <__fxstatat@plt+0xefb4>
  410228:	b	4101bc <__fxstatat@plt+0xccdc>
  41022c:	str	xzr, [x1]
  410230:	mov	w0, #0x0                   	// #0
  410234:	b	4101dc <__fxstatat@plt+0xccfc>
  410238:	ldr	x1, [x20, #88]
  41023c:	ldr	x0, [x20, #96]
  410240:	str	x1, [x19, #16]
  410244:	str	x0, [x19, #24]
  410248:	mov	w0, #0x0                   	// #0
  41024c:	b	4101dc <__fxstatat@plt+0xccfc>
  410250:	add	x0, x19, #0x10
  410254:	bl	412494 <__fxstatat@plt+0xefb4>
  410258:	mov	w0, #0x0                   	// #0
  41025c:	b	4101dc <__fxstatat@plt+0xccfc>
  410260:	stp	x29, x30, [sp, #-16]!
  410264:	mov	x29, sp
  410268:	mov	w3, #0x100                 	// #256
  41026c:	bl	403250 <utimensat@plt>
  410270:	ldp	x29, x30, [sp], #16
  410274:	ret
  410278:	stp	x29, x30, [sp, #-304]!
  41027c:	mov	x29, sp
  410280:	stp	x19, x20, [sp, #16]
  410284:	stp	x21, x22, [sp, #32]
  410288:	mov	w19, w0
  41028c:	mov	x21, x1
  410290:	cbz	x2, 410644 <__fxstatat@plt+0xd164>
  410294:	add	x0, sp, #0x110
  410298:	str	x0, [sp, #264]
  41029c:	ldp	x4, x5, [x2]
  4102a0:	stp	x4, x5, [sp, #272]
  4102a4:	ldp	x2, x3, [x2, #16]
  4102a8:	stp	x2, x3, [sp, #288]
  4102ac:	bl	4100cc <__fxstatat@plt+0xcbec>
  4102b0:	mov	w22, w0
  4102b4:	tbnz	w0, #31, 410608 <__fxstatat@plt+0xd128>
  4102b8:	cmp	w19, #0x0
  4102bc:	ccmp	x21, #0x0, #0x0, lt  // lt = tstop
  4102c0:	b.eq	41040c <__fxstatat@plt+0xcf2c>  // b.none
  4102c4:	adrp	x1, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  4102c8:	ldr	w1, [x1, #2856]
  4102cc:	tbnz	w1, #31, 410310 <__fxstatat@plt+0xce30>
  4102d0:	cmp	w22, #0x2
  4102d4:	b.eq	410420 <__fxstatat@plt+0xcf40>  // b.none
  4102d8:	tbnz	w19, #31, 4104b0 <__fxstatat@plt+0xcfd0>
  4102dc:	ldr	x1, [sp, #264]
  4102e0:	mov	w0, w19
  4102e4:	bl	402ee0 <futimens@plt>
  4102e8:	mov	w20, w0
  4102ec:	cmp	w0, #0x0
  4102f0:	b.le	410504 <__fxstatat@plt+0xd024>
  4102f4:	bl	4033f0 <__errno_location@plt>
  4102f8:	mov	w1, #0x26                  	// #38
  4102fc:	str	w1, [x0]
  410300:	bl	4033f0 <__errno_location@plt>
  410304:	ldr	w0, [x0]
  410308:	cmp	w0, #0x26
  41030c:	b.ne	410508 <__fxstatat@plt+0xd028>  // b.any
  410310:	adrp	x2, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  410314:	add	x3, x2, #0xb28
  410318:	mov	w1, #0xffffffff            	// #-1
  41031c:	str	w1, [x2, #2856]
  410320:	str	w1, [x3, #4]
  410324:	cbz	w22, 410370 <__fxstatat@plt+0xce90>
  410328:	cmp	w22, #0x3
  41032c:	b.eq	410350 <__fxstatat@plt+0xce70>  // b.none
  410330:	tbnz	w19, #31, 410518 <__fxstatat@plt+0xd038>
  410334:	add	x2, sp, #0x88
  410338:	mov	w1, w19
  41033c:	mov	w0, #0x0                   	// #0
  410340:	bl	403340 <__fxstat@plt>
  410344:	cmp	w0, #0x0
  410348:	cset	w0, ne  // ne = any
  41034c:	cbnz	w0, 410600 <__fxstatat@plt+0xd120>
  410350:	ldr	x22, [sp, #264]
  410354:	cbz	x22, 4103c4 <__fxstatat@plt+0xcee4>
  410358:	add	x1, sp, #0x108
  41035c:	add	x0, sp, #0x88
  410360:	bl	41018c <__fxstatat@plt+0xccac>
  410364:	and	w0, w0, #0xff
  410368:	mov	w20, #0x0                   	// #0
  41036c:	cbnz	w0, 4103f8 <__fxstatat@plt+0xcf18>
  410370:	ldr	x22, [sp, #264]
  410374:	cbz	x22, 4103c4 <__fxstatat@plt+0xcee4>
  410378:	ldr	x0, [x22]
  41037c:	str	x0, [sp, #72]
  410380:	ldr	x1, [x22, #8]
  410384:	mov	x0, #0xf7cf                	// #63439
  410388:	movk	x0, #0xe353, lsl #16
  41038c:	movk	x0, #0x9ba5, lsl #32
  410390:	movk	x0, #0x20c4, lsl #48
  410394:	smulh	x2, x1, x0
  410398:	asr	x2, x2, #7
  41039c:	sub	x1, x2, x1, asr #63
  4103a0:	str	x1, [sp, #80]
  4103a4:	ldr	x1, [x22, #16]
  4103a8:	str	x1, [sp, #88]
  4103ac:	ldr	x1, [x22, #24]
  4103b0:	smulh	x0, x1, x0
  4103b4:	asr	x0, x0, #7
  4103b8:	sub	x0, x0, x1, asr #63
  4103bc:	str	x0, [sp, #96]
  4103c0:	add	x22, sp, #0x48
  4103c4:	tbnz	w19, #31, 410534 <__fxstatat@plt+0xd054>
  4103c8:	mov	x2, x22
  4103cc:	mov	x1, #0x0                   	// #0
  4103d0:	mov	w0, w19
  4103d4:	bl	402e90 <futimesat@plt>
  4103d8:	mov	w20, w0
  4103dc:	cbz	w0, 41054c <__fxstatat@plt+0xd06c>
  4103e0:	mov	w20, #0xffffffff            	// #-1
  4103e4:	cbz	x21, 4103f8 <__fxstatat@plt+0xcf18>
  4103e8:	mov	x1, x22
  4103ec:	mov	x0, x21
  4103f0:	bl	403330 <utimes@plt>
  4103f4:	mov	w20, w0
  4103f8:	mov	w0, w20
  4103fc:	ldp	x19, x20, [sp, #16]
  410400:	ldp	x21, x22, [sp, #32]
  410404:	ldp	x29, x30, [sp], #304
  410408:	ret
  41040c:	bl	4033f0 <__errno_location@plt>
  410410:	mov	w1, #0x9                   	// #9
  410414:	str	w1, [x0]
  410418:	mov	w20, #0xffffffff            	// #-1
  41041c:	b	4103f8 <__fxstatat@plt+0xcf18>
  410420:	tbnz	w19, #31, 41046c <__fxstatat@plt+0xcf8c>
  410424:	add	x2, sp, #0x88
  410428:	mov	w1, w19
  41042c:	mov	w0, #0x0                   	// #0
  410430:	bl	403340 <__fxstat@plt>
  410434:	cmp	w0, #0x0
  410438:	cset	w0, ne  // ne = any
  41043c:	cbnz	w0, 4105f8 <__fxstatat@plt+0xd118>
  410440:	ldr	x0, [sp, #264]
  410444:	ldr	x2, [x0, #8]
  410448:	mov	x1, #0x3ffffffe            	// #1073741822
  41044c:	cmp	x2, x1
  410450:	b.eq	410488 <__fxstatat@plt+0xcfa8>  // b.none
  410454:	ldr	x2, [x0, #24]
  410458:	mov	x1, #0x3ffffffe            	// #1073741822
  41045c:	cmp	x2, x1
  410460:	b.eq	41049c <__fxstatat@plt+0xcfbc>  // b.none
  410464:	mov	w22, #0x3                   	// #3
  410468:	b	4102d8 <__fxstatat@plt+0xcdf8>
  41046c:	add	x2, sp, #0x88
  410470:	mov	x1, x21
  410474:	mov	w0, #0x0                   	// #0
  410478:	bl	403420 <__xstat@plt>
  41047c:	cmp	w0, #0x0
  410480:	cset	w0, ne  // ne = any
  410484:	b	41043c <__fxstatat@plt+0xcf5c>
  410488:	ldr	x1, [sp, #216]
  41048c:	ldr	x2, [sp, #208]
  410490:	str	x2, [x0]
  410494:	str	x1, [x0, #8]
  410498:	b	410464 <__fxstatat@plt+0xcf84>
  41049c:	ldr	x1, [sp, #232]
  4104a0:	ldr	x2, [sp, #224]
  4104a4:	str	x2, [x0, #16]
  4104a8:	str	x1, [x0, #24]
  4104ac:	b	410464 <__fxstatat@plt+0xcf84>
  4104b0:	mov	w3, #0x0                   	// #0
  4104b4:	ldr	x2, [sp, #264]
  4104b8:	mov	x1, x21
  4104bc:	mov	w0, #0xffffff9c            	// #-100
  4104c0:	bl	403250 <utimensat@plt>
  4104c4:	mov	w20, w0
  4104c8:	cmp	w0, #0x0
  4104cc:	b.le	4104f0 <__fxstatat@plt+0xd010>
  4104d0:	bl	4033f0 <__errno_location@plt>
  4104d4:	mov	w1, #0x26                  	// #38
  4104d8:	str	w1, [x0]
  4104dc:	bl	4033f0 <__errno_location@plt>
  4104e0:	ldr	w0, [x0]
  4104e4:	cmp	w0, #0x26
  4104e8:	b.eq	410310 <__fxstatat@plt+0xce30>  // b.none
  4104ec:	b	4104f4 <__fxstatat@plt+0xd014>
  4104f0:	cbnz	w0, 4104dc <__fxstatat@plt+0xcffc>
  4104f4:	adrp	x0, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  4104f8:	mov	w1, #0x1                   	// #1
  4104fc:	str	w1, [x0, #2856]
  410500:	b	4103f8 <__fxstatat@plt+0xcf18>
  410504:	cbnz	w20, 410300 <__fxstatat@plt+0xce20>
  410508:	adrp	x0, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  41050c:	mov	w1, #0x1                   	// #1
  410510:	str	w1, [x0, #2856]
  410514:	b	4103f8 <__fxstatat@plt+0xcf18>
  410518:	add	x2, sp, #0x88
  41051c:	mov	x1, x21
  410520:	mov	w0, #0x0                   	// #0
  410524:	bl	403420 <__xstat@plt>
  410528:	cmp	w0, #0x0
  41052c:	cset	w0, ne  // ne = any
  410530:	b	41034c <__fxstatat@plt+0xce6c>
  410534:	mov	x2, x22
  410538:	mov	x1, x21
  41053c:	mov	w0, #0xffffff9c            	// #-100
  410540:	bl	402e90 <futimesat@plt>
  410544:	mov	w20, w0
  410548:	b	4103f8 <__fxstatat@plt+0xcf18>
  41054c:	cbz	x22, 4103f8 <__fxstatat@plt+0xcf18>
  410550:	stp	x23, x24, [sp, #48]
  410554:	ldr	x1, [x22, #8]
  410558:	mov	x0, #0xa11f                	// #41247
  41055c:	movk	x0, #0x7, lsl #16
  410560:	cmp	x1, x0
  410564:	cset	w21, gt
  410568:	ldr	x1, [x22, #24]
  41056c:	cmp	x1, x0
  410570:	cset	w23, gt
  410574:	cmp	w21, #0x0
  410578:	ccmp	w23, #0x0, #0x0, eq  // eq = none
  41057c:	b.ne	410588 <__fxstatat@plt+0xd0a8>  // b.any
  410580:	ldp	x23, x24, [sp, #48]
  410584:	b	4103f8 <__fxstatat@plt+0xcf18>
  410588:	add	x2, sp, #0x88
  41058c:	mov	w1, w19
  410590:	mov	w0, #0x0                   	// #0
  410594:	bl	403340 <__fxstat@plt>
  410598:	mov	w24, w0
  41059c:	cbnz	w0, 410650 <__fxstatat@plt+0xd170>
  4105a0:	ldr	x1, [x22]
  4105a4:	ldr	x0, [sp, #208]
  4105a8:	sub	x0, x0, x1
  4105ac:	ldr	x2, [x22, #16]
  4105b0:	ldr	x1, [sp, #224]
  4105b4:	sub	x1, x1, x2
  4105b8:	ldp	x2, x3, [x22]
  4105bc:	stp	x2, x3, [sp, #104]
  4105c0:	ldp	x2, x3, [x22, #16]
  4105c4:	stp	x2, x3, [sp, #120]
  4105c8:	cmp	w21, #0x0
  4105cc:	ccmp	x0, #0x1, #0x0, ne  // ne = any
  4105d0:	b.ne	410610 <__fxstatat@plt+0xd130>  // b.any
  4105d4:	ldr	x0, [sp, #216]
  4105d8:	cbnz	x0, 410610 <__fxstatat@plt+0xd130>
  4105dc:	str	xzr, [sp, #112]
  4105e0:	cmp	w23, #0x0
  4105e4:	ccmp	x1, #0x1, #0x0, ne  // ne = any
  4105e8:	b.ne	410628 <__fxstatat@plt+0xd148>  // b.any
  4105ec:	ldr	x0, [sp, #232]
  4105f0:	cbnz	x0, 410628 <__fxstatat@plt+0xd148>
  4105f4:	b	410624 <__fxstatat@plt+0xd144>
  4105f8:	mov	w20, #0xffffffff            	// #-1
  4105fc:	b	4103f8 <__fxstatat@plt+0xcf18>
  410600:	mov	w20, #0xffffffff            	// #-1
  410604:	b	4103f8 <__fxstatat@plt+0xcf18>
  410608:	mov	w20, #0xffffffff            	// #-1
  41060c:	b	4103f8 <__fxstatat@plt+0xcf18>
  410610:	cmp	w23, #0x0
  410614:	ccmp	x1, #0x1, #0x0, ne  // ne = any
  410618:	b.ne	410638 <__fxstatat@plt+0xd158>  // b.any
  41061c:	ldr	x0, [sp, #232]
  410620:	cbnz	x0, 410638 <__fxstatat@plt+0xd158>
  410624:	str	xzr, [sp, #128]
  410628:	add	x2, sp, #0x68
  41062c:	mov	x1, #0x0                   	// #0
  410630:	mov	w0, w19
  410634:	bl	402e90 <futimesat@plt>
  410638:	mov	w20, w24
  41063c:	ldp	x23, x24, [sp, #48]
  410640:	b	4103f8 <__fxstatat@plt+0xcf18>
  410644:	str	xzr, [sp, #264]
  410648:	mov	w22, #0x0                   	// #0
  41064c:	b	4102b8 <__fxstatat@plt+0xcdd8>
  410650:	ldp	x23, x24, [sp, #48]
  410654:	b	4103f8 <__fxstatat@plt+0xcf18>
  410658:	stp	x29, x30, [sp, #-16]!
  41065c:	mov	x29, sp
  410660:	mov	x2, x1
  410664:	mov	x1, x0
  410668:	mov	w0, #0xffffffff            	// #-1
  41066c:	bl	410278 <__fxstatat@plt+0xcd98>
  410670:	ldp	x29, x30, [sp], #16
  410674:	ret
  410678:	stp	x29, x30, [sp, #-224]!
  41067c:	mov	x29, sp
  410680:	stp	x19, x20, [sp, #16]
  410684:	str	x21, [sp, #32]
  410688:	mov	x20, x0
  41068c:	cbz	x1, 410794 <__fxstatat@plt+0xd2b4>
  410690:	add	x0, sp, #0xc0
  410694:	str	x0, [sp, #184]
  410698:	ldp	x2, x3, [x1]
  41069c:	stp	x2, x3, [sp, #192]
  4106a0:	ldp	x2, x3, [x1, #16]
  4106a4:	stp	x2, x3, [sp, #208]
  4106a8:	bl	4100cc <__fxstatat@plt+0xcbec>
  4106ac:	mov	w21, w0
  4106b0:	tbnz	w0, #31, 41078c <__fxstatat@plt+0xd2ac>
  4106b4:	adrp	x0, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  4106b8:	ldr	w0, [x0, #2860]
  4106bc:	tbnz	w0, #31, 4107e4 <__fxstatat@plt+0xd304>
  4106c0:	cmp	w21, #0x2
  4106c4:	b.ne	4107a8 <__fxstatat@plt+0xd2c8>  // b.any
  4106c8:	add	x2, sp, #0x38
  4106cc:	mov	x1, x20
  4106d0:	mov	w0, #0x0                   	// #0
  4106d4:	bl	403310 <__lxstat@plt>
  4106d8:	cbnz	w0, 41077c <__fxstatat@plt+0xd29c>
  4106dc:	ldr	x0, [sp, #184]
  4106e0:	ldr	x2, [x0, #8]
  4106e4:	mov	x1, #0x3ffffffe            	// #1073741822
  4106e8:	cmp	x2, x1
  4106ec:	b.eq	410708 <__fxstatat@plt+0xd228>  // b.none
  4106f0:	ldr	x2, [x0, #24]
  4106f4:	mov	x1, #0x3ffffffe            	// #1073741822
  4106f8:	cmp	x2, x1
  4106fc:	b.eq	41071c <__fxstatat@plt+0xd23c>  // b.none
  410700:	mov	w21, #0x3                   	// #3
  410704:	b	4107a8 <__fxstatat@plt+0xd2c8>
  410708:	ldr	x1, [sp, #136]
  41070c:	ldr	x2, [sp, #128]
  410710:	str	x2, [x0]
  410714:	str	x1, [x0, #8]
  410718:	b	410700 <__fxstatat@plt+0xd220>
  41071c:	ldr	x1, [sp, #152]
  410720:	ldr	x2, [sp, #144]
  410724:	str	x2, [x0, #16]
  410728:	str	x1, [x0, #24]
  41072c:	b	410700 <__fxstatat@plt+0xd220>
  410730:	cbnz	w0, 4107d4 <__fxstatat@plt+0xd2f4>
  410734:	adrp	x1, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  410738:	add	x2, x1, #0xb28
  41073c:	mov	w0, #0x1                   	// #1
  410740:	str	w0, [x1, #2856]
  410744:	str	w0, [x2, #4]
  410748:	b	410864 <__fxstatat@plt+0xd384>
  41074c:	add	x2, sp, #0x38
  410750:	mov	x1, x20
  410754:	mov	w0, #0x0                   	// #0
  410758:	bl	403310 <__lxstat@plt>
  41075c:	cbz	w0, 4107fc <__fxstatat@plt+0xd31c>
  410760:	mov	w19, #0xffffffff            	// #-1
  410764:	b	410864 <__fxstatat@plt+0xd384>
  410768:	bl	4033f0 <__errno_location@plt>
  41076c:	mov	w1, #0x26                  	// #38
  410770:	str	w1, [x0]
  410774:	mov	w19, #0xffffffff            	// #-1
  410778:	b	410864 <__fxstatat@plt+0xd384>
  41077c:	mov	w19, #0xffffffff            	// #-1
  410780:	b	410864 <__fxstatat@plt+0xd384>
  410784:	mov	w19, #0xffffffff            	// #-1
  410788:	b	410864 <__fxstatat@plt+0xd384>
  41078c:	mov	w19, #0xffffffff            	// #-1
  410790:	b	410864 <__fxstatat@plt+0xd384>
  410794:	str	xzr, [sp, #184]
  410798:	adrp	x0, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  41079c:	ldr	w0, [x0, #2860]
  4107a0:	mov	w21, #0x0                   	// #0
  4107a4:	tbnz	w0, #31, 410820 <__fxstatat@plt+0xd340>
  4107a8:	mov	w3, #0x100                 	// #256
  4107ac:	ldr	x2, [sp, #184]
  4107b0:	mov	x1, x20
  4107b4:	mov	w0, #0xffffff9c            	// #-100
  4107b8:	bl	403250 <utimensat@plt>
  4107bc:	mov	w19, w0
  4107c0:	cmp	w0, #0x0
  4107c4:	b.le	410730 <__fxstatat@plt+0xd250>
  4107c8:	bl	4033f0 <__errno_location@plt>
  4107cc:	mov	w1, #0x26                  	// #38
  4107d0:	str	w1, [x0]
  4107d4:	bl	4033f0 <__errno_location@plt>
  4107d8:	ldr	w0, [x0]
  4107dc:	cmp	w0, #0x26
  4107e0:	b.ne	410734 <__fxstatat@plt+0xd254>  // b.any
  4107e4:	adrp	x1, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  4107e8:	mov	w0, #0xffffffff            	// #-1
  4107ec:	str	w0, [x1, #2860]
  4107f0:	cbz	w21, 41082c <__fxstatat@plt+0xd34c>
  4107f4:	cmp	w21, #0x3
  4107f8:	b.ne	41074c <__fxstatat@plt+0xd26c>  // b.any
  4107fc:	ldr	x0, [sp, #184]
  410800:	cbz	x0, 410840 <__fxstatat@plt+0xd360>
  410804:	add	x1, sp, #0xb8
  410808:	add	x0, sp, #0x38
  41080c:	bl	41018c <__fxstatat@plt+0xccac>
  410810:	and	w0, w0, #0xff
  410814:	mov	w19, #0x0                   	// #0
  410818:	cbz	w0, 410840 <__fxstatat@plt+0xd360>
  41081c:	b	410864 <__fxstatat@plt+0xd384>
  410820:	adrp	x0, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  410824:	mov	w1, #0xffffffff            	// #-1
  410828:	str	w1, [x0, #2860]
  41082c:	add	x2, sp, #0x38
  410830:	mov	x1, x20
  410834:	mov	w0, #0x0                   	// #0
  410838:	bl	403310 <__lxstat@plt>
  41083c:	cbnz	w0, 410784 <__fxstatat@plt+0xd2a4>
  410840:	ldr	w1, [sp, #72]
  410844:	and	w1, w1, #0xf000
  410848:	cmp	w1, #0xa, lsl #12
  41084c:	b.eq	410768 <__fxstatat@plt+0xd288>  // b.none
  410850:	ldr	x2, [sp, #184]
  410854:	mov	x1, x20
  410858:	mov	w0, #0xffffffff            	// #-1
  41085c:	bl	410278 <__fxstatat@plt+0xcd98>
  410860:	mov	w19, w0
  410864:	mov	w0, w19
  410868:	ldp	x19, x20, [sp, #16]
  41086c:	ldr	x21, [sp, #32]
  410870:	ldp	x29, x30, [sp], #224
  410874:	ret
  410878:	stp	x29, x30, [sp, #-96]!
  41087c:	mov	x29, sp
  410880:	stp	x19, x20, [sp, #16]
  410884:	stp	x21, x22, [sp, #32]
  410888:	str	x23, [sp, #48]
  41088c:	mov	w21, w0
  410890:	mov	w22, w1
  410894:	mov	x20, x2
  410898:	mov	w23, w3
  41089c:	mov	x0, x4
  4108a0:	ldp	x2, x3, [x5]
  4108a4:	stp	x2, x3, [sp, #64]
  4108a8:	ldp	x2, x3, [x5, #16]
  4108ac:	stp	x2, x3, [sp, #80]
  4108b0:	add	x1, sp, #0x40
  4108b4:	bl	4117bc <__fxstatat@plt+0xe2dc>
  4108b8:	cbz	x0, 41091c <__fxstatat@plt+0xd43c>
  4108bc:	mov	x19, x0
  4108c0:	cbz	x20, 410900 <__fxstatat@plt+0xd420>
  4108c4:	mov	x5, x0
  4108c8:	adrp	x4, 415000 <__fxstatat@plt+0x11b20>
  4108cc:	add	x4, x4, #0x2e0
  4108d0:	mov	w3, w23
  4108d4:	mov	x2, x20
  4108d8:	mov	w1, w22
  4108dc:	mov	w0, w21
  4108e0:	bl	403490 <error_at_line@plt>
  4108e4:	mov	x0, x19
  4108e8:	bl	4031b0 <free@plt>
  4108ec:	ldp	x19, x20, [sp, #16]
  4108f0:	ldp	x21, x22, [sp, #32]
  4108f4:	ldr	x23, [sp, #48]
  4108f8:	ldp	x29, x30, [sp], #96
  4108fc:	ret
  410900:	mov	x3, x0
  410904:	adrp	x2, 415000 <__fxstatat@plt+0x11b20>
  410908:	add	x2, x2, #0x2e0
  41090c:	mov	w1, w22
  410910:	mov	w0, w21
  410914:	bl	402c90 <error@plt>
  410918:	b	4108e4 <__fxstatat@plt+0xd404>
  41091c:	bl	4033f0 <__errno_location@plt>
  410920:	ldr	w19, [x0]
  410924:	mov	w2, #0x5                   	// #5
  410928:	adrp	x1, 416000 <__fxstatat@plt+0x12b20>
  41092c:	add	x1, x1, #0x198
  410930:	mov	x0, #0x0                   	// #0
  410934:	bl	403350 <dcgettext@plt>
  410938:	mov	x2, x0
  41093c:	mov	w1, w19
  410940:	mov	w0, #0x0                   	// #0
  410944:	bl	402c90 <error@plt>
  410948:	bl	403070 <abort@plt>
  41094c:	stp	x29, x30, [sp, #-48]!
  410950:	mov	x29, sp
  410954:	ldp	x4, x5, [x3]
  410958:	stp	x4, x5, [sp, #16]
  41095c:	ldp	x4, x5, [x3, #16]
  410960:	stp	x4, x5, [sp, #32]
  410964:	add	x5, sp, #0x10
  410968:	mov	x4, x2
  41096c:	mov	w3, #0x0                   	// #0
  410970:	mov	x2, #0x0                   	// #0
  410974:	bl	410878 <__fxstatat@plt+0xd398>
  410978:	ldp	x29, x30, [sp], #48
  41097c:	ret
  410980:	sub	sp, sp, #0x50
  410984:	stp	x29, x30, [sp, #32]
  410988:	add	x29, sp, #0x20
  41098c:	stp	x19, x20, [sp, #48]
  410990:	str	x21, [sp, #64]
  410994:	mov	x21, x0
  410998:	mov	x20, x4
  41099c:	mov	x19, x5
  4109a0:	cbz	x1, 410a64 <__fxstatat@plt+0xd584>
  4109a4:	mov	x5, x3
  4109a8:	mov	x4, x2
  4109ac:	mov	x3, x1
  4109b0:	adrp	x2, 416000 <__fxstatat@plt+0x12b20>
  4109b4:	add	x2, x2, #0x1b8
  4109b8:	mov	w1, #0x1                   	// #1
  4109bc:	bl	403120 <__fprintf_chk@plt>
  4109c0:	mov	w2, #0x5                   	// #5
  4109c4:	adrp	x1, 416000 <__fxstatat@plt+0x12b20>
  4109c8:	add	x1, x1, #0x1d0
  4109cc:	mov	x0, #0x0                   	// #0
  4109d0:	bl	403350 <dcgettext@plt>
  4109d4:	mov	w4, #0x7e3                 	// #2019
  4109d8:	mov	x3, x0
  4109dc:	adrp	x2, 416000 <__fxstatat@plt+0x12b20>
  4109e0:	add	x2, x2, #0x4c8
  4109e4:	mov	w1, #0x1                   	// #1
  4109e8:	mov	x0, x21
  4109ec:	bl	403120 <__fprintf_chk@plt>
  4109f0:	mov	w2, #0x5                   	// #5
  4109f4:	adrp	x1, 416000 <__fxstatat@plt+0x12b20>
  4109f8:	add	x1, x1, #0x1d8
  4109fc:	mov	x0, #0x0                   	// #0
  410a00:	bl	403350 <dcgettext@plt>
  410a04:	mov	x1, x21
  410a08:	bl	403360 <fputs_unlocked@plt>
  410a0c:	cmp	x19, #0x5
  410a10:	b.eq	410bf8 <__fxstatat@plt+0xd718>  // b.none
  410a14:	b.hi	410ac8 <__fxstatat@plt+0xd5e8>  // b.pmore
  410a18:	cmp	x19, #0x2
  410a1c:	b.eq	410b94 <__fxstatat@plt+0xd6b4>  // b.none
  410a20:	b.ls	410a80 <__fxstatat@plt+0xd5a0>  // b.plast
  410a24:	cmp	x19, #0x3
  410a28:	b.eq	410bc4 <__fxstatat@plt+0xd6e4>  // b.none
  410a2c:	mov	w2, #0x5                   	// #5
  410a30:	adrp	x1, 416000 <__fxstatat@plt+0x12b20>
  410a34:	add	x1, x1, #0x2f0
  410a38:	mov	x0, #0x0                   	// #0
  410a3c:	bl	403350 <dcgettext@plt>
  410a40:	ldr	x6, [x20, #24]
  410a44:	ldr	x5, [x20, #16]
  410a48:	ldr	x4, [x20, #8]
  410a4c:	ldr	x3, [x20]
  410a50:	mov	x2, x0
  410a54:	mov	w1, #0x1                   	// #1
  410a58:	mov	x0, x21
  410a5c:	bl	403120 <__fprintf_chk@plt>
  410a60:	b	410ab4 <__fxstatat@plt+0xd5d4>
  410a64:	mov	x4, x3
  410a68:	mov	x3, x2
  410a6c:	adrp	x2, 416000 <__fxstatat@plt+0x12b20>
  410a70:	add	x2, x2, #0x1c8
  410a74:	mov	w1, #0x1                   	// #1
  410a78:	bl	403120 <__fprintf_chk@plt>
  410a7c:	b	4109c0 <__fxstatat@plt+0xd4e0>
  410a80:	cbz	x19, 410ab4 <__fxstatat@plt+0xd5d4>
  410a84:	cmp	x19, #0x1
  410a88:	b.ne	410ccc <__fxstatat@plt+0xd7ec>  // b.any
  410a8c:	mov	w2, #0x5                   	// #5
  410a90:	adrp	x1, 416000 <__fxstatat@plt+0x12b20>
  410a94:	add	x1, x1, #0x2a8
  410a98:	mov	x0, #0x0                   	// #0
  410a9c:	bl	403350 <dcgettext@plt>
  410aa0:	ldr	x3, [x20]
  410aa4:	mov	x2, x0
  410aa8:	mov	w1, #0x1                   	// #1
  410aac:	mov	x0, x21
  410ab0:	bl	403120 <__fprintf_chk@plt>
  410ab4:	ldp	x19, x20, [sp, #48]
  410ab8:	ldr	x21, [sp, #64]
  410abc:	ldp	x29, x30, [sp, #32]
  410ac0:	add	sp, sp, #0x50
  410ac4:	ret
  410ac8:	cmp	x19, #0x8
  410acc:	b.eq	410c78 <__fxstatat@plt+0xd798>  // b.none
  410ad0:	b.ls	410b38 <__fxstatat@plt+0xd658>  // b.plast
  410ad4:	cmp	x19, #0x9
  410ad8:	b.ne	410ccc <__fxstatat@plt+0xd7ec>  // b.any
  410adc:	mov	w2, #0x5                   	// #5
  410ae0:	adrp	x1, 416000 <__fxstatat@plt+0x12b20>
  410ae4:	add	x1, x1, #0x3c0
  410ae8:	mov	x0, #0x0                   	// #0
  410aec:	bl	403350 <dcgettext@plt>
  410af0:	ldr	x1, [x20, #64]
  410af4:	str	x1, [sp, #24]
  410af8:	ldr	x1, [x20, #56]
  410afc:	str	x1, [sp, #16]
  410b00:	ldr	x1, [x20, #48]
  410b04:	str	x1, [sp, #8]
  410b08:	ldr	x1, [x20, #40]
  410b0c:	str	x1, [sp]
  410b10:	ldr	x7, [x20, #32]
  410b14:	ldr	x6, [x20, #24]
  410b18:	ldr	x5, [x20, #16]
  410b1c:	ldr	x4, [x20, #8]
  410b20:	ldr	x3, [x20]
  410b24:	mov	x2, x0
  410b28:	mov	w1, #0x1                   	// #1
  410b2c:	mov	x0, x21
  410b30:	bl	403120 <__fprintf_chk@plt>
  410b34:	b	410ab4 <__fxstatat@plt+0xd5d4>
  410b38:	cmp	x19, #0x6
  410b3c:	b.eq	410c34 <__fxstatat@plt+0xd754>  // b.none
  410b40:	cmp	x19, #0x7
  410b44:	b.ne	410ccc <__fxstatat@plt+0xd7ec>  // b.any
  410b48:	mov	w2, #0x5                   	// #5
  410b4c:	adrp	x1, 416000 <__fxstatat@plt+0x12b20>
  410b50:	add	x1, x1, #0x360
  410b54:	mov	x0, #0x0                   	// #0
  410b58:	bl	403350 <dcgettext@plt>
  410b5c:	ldr	x1, [x20, #48]
  410b60:	str	x1, [sp, #8]
  410b64:	ldr	x1, [x20, #40]
  410b68:	str	x1, [sp]
  410b6c:	ldr	x7, [x20, #32]
  410b70:	ldr	x6, [x20, #24]
  410b74:	ldr	x5, [x20, #16]
  410b78:	ldr	x4, [x20, #8]
  410b7c:	ldr	x3, [x20]
  410b80:	mov	x2, x0
  410b84:	mov	w1, #0x1                   	// #1
  410b88:	mov	x0, x21
  410b8c:	bl	403120 <__fprintf_chk@plt>
  410b90:	b	410ab4 <__fxstatat@plt+0xd5d4>
  410b94:	mov	w2, #0x5                   	// #5
  410b98:	adrp	x1, 416000 <__fxstatat@plt+0x12b20>
  410b9c:	add	x1, x1, #0x2b8
  410ba0:	mov	x0, #0x0                   	// #0
  410ba4:	bl	403350 <dcgettext@plt>
  410ba8:	ldr	x4, [x20, #8]
  410bac:	ldr	x3, [x20]
  410bb0:	mov	x2, x0
  410bb4:	mov	w1, #0x1                   	// #1
  410bb8:	mov	x0, x21
  410bbc:	bl	403120 <__fprintf_chk@plt>
  410bc0:	b	410ab4 <__fxstatat@plt+0xd5d4>
  410bc4:	mov	w2, #0x5                   	// #5
  410bc8:	adrp	x1, 416000 <__fxstatat@plt+0x12b20>
  410bcc:	add	x1, x1, #0x2d0
  410bd0:	mov	x0, #0x0                   	// #0
  410bd4:	bl	403350 <dcgettext@plt>
  410bd8:	ldr	x5, [x20, #16]
  410bdc:	ldr	x4, [x20, #8]
  410be0:	ldr	x3, [x20]
  410be4:	mov	x2, x0
  410be8:	mov	w1, #0x1                   	// #1
  410bec:	mov	x0, x21
  410bf0:	bl	403120 <__fprintf_chk@plt>
  410bf4:	b	410ab4 <__fxstatat@plt+0xd5d4>
  410bf8:	mov	w2, #0x5                   	// #5
  410bfc:	adrp	x1, 416000 <__fxstatat@plt+0x12b20>
  410c00:	add	x1, x1, #0x310
  410c04:	mov	x0, #0x0                   	// #0
  410c08:	bl	403350 <dcgettext@plt>
  410c0c:	ldr	x7, [x20, #32]
  410c10:	ldr	x6, [x20, #24]
  410c14:	ldr	x5, [x20, #16]
  410c18:	ldr	x4, [x20, #8]
  410c1c:	ldr	x3, [x20]
  410c20:	mov	x2, x0
  410c24:	mov	w1, #0x1                   	// #1
  410c28:	mov	x0, x21
  410c2c:	bl	403120 <__fprintf_chk@plt>
  410c30:	b	410ab4 <__fxstatat@plt+0xd5d4>
  410c34:	mov	w2, #0x5                   	// #5
  410c38:	adrp	x1, 416000 <__fxstatat@plt+0x12b20>
  410c3c:	add	x1, x1, #0x338
  410c40:	mov	x0, #0x0                   	// #0
  410c44:	bl	403350 <dcgettext@plt>
  410c48:	ldr	x1, [x20, #40]
  410c4c:	str	x1, [sp]
  410c50:	ldr	x7, [x20, #32]
  410c54:	ldr	x6, [x20, #24]
  410c58:	ldr	x5, [x20, #16]
  410c5c:	ldr	x4, [x20, #8]
  410c60:	ldr	x3, [x20]
  410c64:	mov	x2, x0
  410c68:	mov	w1, #0x1                   	// #1
  410c6c:	mov	x0, x21
  410c70:	bl	403120 <__fprintf_chk@plt>
  410c74:	b	410ab4 <__fxstatat@plt+0xd5d4>
  410c78:	mov	w2, #0x5                   	// #5
  410c7c:	adrp	x1, 416000 <__fxstatat@plt+0x12b20>
  410c80:	add	x1, x1, #0x390
  410c84:	mov	x0, #0x0                   	// #0
  410c88:	bl	403350 <dcgettext@plt>
  410c8c:	ldr	x1, [x20, #56]
  410c90:	str	x1, [sp, #16]
  410c94:	ldr	x1, [x20, #48]
  410c98:	str	x1, [sp, #8]
  410c9c:	ldr	x1, [x20, #40]
  410ca0:	str	x1, [sp]
  410ca4:	ldr	x7, [x20, #32]
  410ca8:	ldr	x6, [x20, #24]
  410cac:	ldr	x5, [x20, #16]
  410cb0:	ldr	x4, [x20, #8]
  410cb4:	ldr	x3, [x20]
  410cb8:	mov	x2, x0
  410cbc:	mov	w1, #0x1                   	// #1
  410cc0:	mov	x0, x21
  410cc4:	bl	403120 <__fprintf_chk@plt>
  410cc8:	b	410ab4 <__fxstatat@plt+0xd5d4>
  410ccc:	mov	w2, #0x5                   	// #5
  410cd0:	adrp	x1, 416000 <__fxstatat@plt+0x12b20>
  410cd4:	add	x1, x1, #0x3f8
  410cd8:	mov	x0, #0x0                   	// #0
  410cdc:	bl	403350 <dcgettext@plt>
  410ce0:	ldr	x1, [x20, #64]
  410ce4:	str	x1, [sp, #24]
  410ce8:	ldr	x1, [x20, #56]
  410cec:	str	x1, [sp, #16]
  410cf0:	ldr	x1, [x20, #48]
  410cf4:	str	x1, [sp, #8]
  410cf8:	ldr	x1, [x20, #40]
  410cfc:	str	x1, [sp]
  410d00:	ldr	x7, [x20, #32]
  410d04:	ldr	x6, [x20, #24]
  410d08:	ldr	x5, [x20, #16]
  410d0c:	ldr	x4, [x20, #8]
  410d10:	ldr	x3, [x20]
  410d14:	mov	x2, x0
  410d18:	mov	w1, #0x1                   	// #1
  410d1c:	mov	x0, x21
  410d20:	bl	403120 <__fprintf_chk@plt>
  410d24:	b	410ab4 <__fxstatat@plt+0xd5d4>
  410d28:	stp	x29, x30, [sp, #-16]!
  410d2c:	mov	x29, sp
  410d30:	ldr	x5, [x4]
  410d34:	cbz	x5, 410d54 <__fxstatat@plt+0xd874>
  410d38:	mov	x5, #0x0                   	// #0
  410d3c:	add	x5, x5, #0x1
  410d40:	ldr	x6, [x4, x5, lsl #3]
  410d44:	cbnz	x6, 410d3c <__fxstatat@plt+0xd85c>
  410d48:	bl	410980 <__fxstatat@plt+0xd4a0>
  410d4c:	ldp	x29, x30, [sp], #16
  410d50:	ret
  410d54:	mov	x5, #0x0                   	// #0
  410d58:	b	410d48 <__fxstatat@plt+0xd868>
  410d5c:	stp	x29, x30, [sp, #-96]!
  410d60:	mov	x29, sp
  410d64:	ldr	x7, [x4]
  410d68:	ldr	w8, [x4, #24]
  410d6c:	ldr	x11, [x4, #8]
  410d70:	add	x4, sp, #0x10
  410d74:	mov	x5, #0x0                   	// #0
  410d78:	b	410db4 <__fxstatat@plt+0xd8d4>
  410d7c:	add	w9, w8, #0x8
  410d80:	cmp	w9, #0x0
  410d84:	b.le	410dc8 <__fxstatat@plt+0xd8e8>
  410d88:	add	x10, x7, #0xf
  410d8c:	mov	w8, w9
  410d90:	mov	x6, x7
  410d94:	and	x7, x10, #0xfffffffffffffff8
  410d98:	ldr	x6, [x6]
  410d9c:	str	x6, [x4]
  410da0:	cbz	x6, 410dd4 <__fxstatat@plt+0xd8f4>
  410da4:	add	x5, x5, #0x1
  410da8:	add	x4, x4, #0x8
  410dac:	cmp	x5, #0xa
  410db0:	b.eq	410dd4 <__fxstatat@plt+0xd8f4>  // b.none
  410db4:	tbnz	w8, #31, 410d7c <__fxstatat@plt+0xd89c>
  410db8:	add	x9, x7, #0xf
  410dbc:	mov	x6, x7
  410dc0:	and	x7, x9, #0xfffffffffffffff8
  410dc4:	b	410d98 <__fxstatat@plt+0xd8b8>
  410dc8:	add	x6, x11, w8, sxtw
  410dcc:	mov	w8, w9
  410dd0:	b	410d98 <__fxstatat@plt+0xd8b8>
  410dd4:	add	x4, sp, #0x10
  410dd8:	bl	410980 <__fxstatat@plt+0xd4a0>
  410ddc:	ldp	x29, x30, [sp], #96
  410de0:	ret
  410de4:	stp	x29, x30, [sp, #-240]!
  410de8:	mov	x29, sp
  410dec:	str	x4, [sp, #208]
  410df0:	str	x5, [sp, #216]
  410df4:	str	x6, [sp, #224]
  410df8:	str	x7, [sp, #232]
  410dfc:	str	q0, [sp, #80]
  410e00:	str	q1, [sp, #96]
  410e04:	str	q2, [sp, #112]
  410e08:	str	q3, [sp, #128]
  410e0c:	str	q4, [sp, #144]
  410e10:	str	q5, [sp, #160]
  410e14:	str	q6, [sp, #176]
  410e18:	str	q7, [sp, #192]
  410e1c:	add	x4, sp, #0xf0
  410e20:	str	x4, [sp, #48]
  410e24:	str	x4, [sp, #56]
  410e28:	add	x4, sp, #0xd0
  410e2c:	str	x4, [sp, #64]
  410e30:	mov	w4, #0xffffffe0            	// #-32
  410e34:	str	w4, [sp, #72]
  410e38:	mov	w4, #0xffffff80            	// #-128
  410e3c:	str	w4, [sp, #76]
  410e40:	ldp	x4, x5, [sp, #48]
  410e44:	stp	x4, x5, [sp, #16]
  410e48:	ldp	x4, x5, [sp, #64]
  410e4c:	stp	x4, x5, [sp, #32]
  410e50:	add	x4, sp, #0x10
  410e54:	bl	410d5c <__fxstatat@plt+0xd87c>
  410e58:	ldp	x29, x30, [sp], #240
  410e5c:	ret
  410e60:	stp	x29, x30, [sp, #-16]!
  410e64:	mov	x29, sp
  410e68:	mov	w2, #0x5                   	// #5
  410e6c:	adrp	x1, 416000 <__fxstatat@plt+0x12b20>
  410e70:	add	x1, x1, #0x438
  410e74:	mov	x0, #0x0                   	// #0
  410e78:	bl	403350 <dcgettext@plt>
  410e7c:	adrp	x2, 416000 <__fxstatat@plt+0x12b20>
  410e80:	add	x2, x2, #0x450
  410e84:	mov	x1, x0
  410e88:	mov	w0, #0x1                   	// #1
  410e8c:	bl	402f20 <__printf_chk@plt>
  410e90:	mov	w2, #0x5                   	// #5
  410e94:	adrp	x1, 416000 <__fxstatat@plt+0x12b20>
  410e98:	add	x1, x1, #0x468
  410e9c:	mov	x0, #0x0                   	// #0
  410ea0:	bl	403350 <dcgettext@plt>
  410ea4:	adrp	x3, 414000 <__fxstatat@plt+0x10b20>
  410ea8:	add	x3, x3, #0x618
  410eac:	adrp	x2, 414000 <__fxstatat@plt+0x10b20>
  410eb0:	add	x2, x2, #0x640
  410eb4:	mov	x1, x0
  410eb8:	mov	w0, #0x1                   	// #1
  410ebc:	bl	402f20 <__printf_chk@plt>
  410ec0:	mov	w2, #0x5                   	// #5
  410ec4:	adrp	x1, 416000 <__fxstatat@plt+0x12b20>
  410ec8:	add	x1, x1, #0x480
  410ecc:	mov	x0, #0x0                   	// #0
  410ed0:	bl	403350 <dcgettext@plt>
  410ed4:	adrp	x1, 42a000 <__fxstatat@plt+0x26b20>
  410ed8:	ldr	x1, [x1, #1352]
  410edc:	bl	403360 <fputs_unlocked@plt>
  410ee0:	ldp	x29, x30, [sp], #16
  410ee4:	ret
  410ee8:	adrp	x0, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  410eec:	ldrb	w0, [x0, #2864]
  410ef0:	cbz	w0, 410f00 <__fxstatat@plt+0xda20>
  410ef4:	adrp	x0, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  410ef8:	ldrb	w0, [x0, #2865]
  410efc:	ret
  410f00:	stp	x29, x30, [sp, #-16]!
  410f04:	mov	x29, sp
  410f08:	bl	402cd0 <geteuid@plt>
  410f0c:	adrp	x1, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  410f10:	add	x2, x1, #0xb30
  410f14:	cmp	w0, #0x0
  410f18:	cset	w0, eq  // eq = none
  410f1c:	strb	w0, [x2, #1]
  410f20:	mov	w0, #0x1                   	// #1
  410f24:	strb	w0, [x1, #2864]
  410f28:	adrp	x0, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  410f2c:	ldrb	w0, [x0, #2865]
  410f30:	ldp	x29, x30, [sp], #16
  410f34:	ret
  410f38:	stp	x29, x30, [sp, #-32]!
  410f3c:	mov	x29, sp
  410f40:	str	x19, [sp, #16]
  410f44:	mov	x19, x0
  410f48:	bl	402e80 <malloc@plt>
  410f4c:	cmp	x0, #0x0
  410f50:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  410f54:	b.ne	410f64 <__fxstatat@plt+0xda84>  // b.any
  410f58:	ldr	x19, [sp, #16]
  410f5c:	ldp	x29, x30, [sp], #32
  410f60:	ret
  410f64:	bl	4111c4 <__fxstatat@plt+0xdce4>
  410f68:	stp	x29, x30, [sp, #-16]!
  410f6c:	mov	x29, sp
  410f70:	mul	x3, x0, x1
  410f74:	umulh	x2, x0, x1
  410f78:	cmp	x2, #0x0
  410f7c:	cset	x2, ne  // ne = any
  410f80:	cmp	x3, #0x0
  410f84:	csinc	x2, x2, xzr, ge  // ge = tcont
  410f88:	cbnz	w2, 410f9c <__fxstatat@plt+0xdabc>
  410f8c:	mul	x0, x0, x1
  410f90:	bl	410f38 <__fxstatat@plt+0xda58>
  410f94:	ldp	x29, x30, [sp], #16
  410f98:	ret
  410f9c:	bl	4111c4 <__fxstatat@plt+0xdce4>
  410fa0:	stp	x29, x30, [sp, #-16]!
  410fa4:	mov	x29, sp
  410fa8:	bl	410f38 <__fxstatat@plt+0xda58>
  410fac:	ldp	x29, x30, [sp], #16
  410fb0:	ret
  410fb4:	stp	x29, x30, [sp, #-32]!
  410fb8:	mov	x29, sp
  410fbc:	cmp	x1, #0x0
  410fc0:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  410fc4:	b.ne	410fec <__fxstatat@plt+0xdb0c>  // b.any
  410fc8:	str	x19, [sp, #16]
  410fcc:	mov	x19, x1
  410fd0:	bl	402fc0 <realloc@plt>
  410fd4:	cmp	x0, #0x0
  410fd8:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  410fdc:	b.ne	410ff8 <__fxstatat@plt+0xdb18>  // b.any
  410fe0:	ldr	x19, [sp, #16]
  410fe4:	ldp	x29, x30, [sp], #32
  410fe8:	ret
  410fec:	bl	4031b0 <free@plt>
  410ff0:	mov	x0, #0x0                   	// #0
  410ff4:	b	410fe4 <__fxstatat@plt+0xdb04>
  410ff8:	bl	4111c4 <__fxstatat@plt+0xdce4>
  410ffc:	stp	x29, x30, [sp, #-16]!
  411000:	mov	x29, sp
  411004:	mul	x4, x1, x2
  411008:	umulh	x3, x1, x2
  41100c:	cmp	x3, #0x0
  411010:	cset	x3, ne  // ne = any
  411014:	cmp	x4, #0x0
  411018:	csinc	x3, x3, xzr, ge  // ge = tcont
  41101c:	cbnz	w3, 411030 <__fxstatat@plt+0xdb50>
  411020:	mul	x1, x1, x2
  411024:	bl	410fb4 <__fxstatat@plt+0xdad4>
  411028:	ldp	x29, x30, [sp], #16
  41102c:	ret
  411030:	bl	4111c4 <__fxstatat@plt+0xdce4>
  411034:	stp	x29, x30, [sp, #-16]!
  411038:	mov	x29, sp
  41103c:	ldr	x3, [x1]
  411040:	cbz	x0, 411074 <__fxstatat@plt+0xdb94>
  411044:	mov	x4, #0x5555555555555555    	// #6148914691236517205
  411048:	movk	x4, #0x5554
  41104c:	udiv	x4, x4, x2
  411050:	cmp	x4, x3
  411054:	b.ls	4110a8 <__fxstatat@plt+0xdbc8>  // b.plast
  411058:	add	x4, x3, #0x1
  41105c:	add	x3, x4, x3, lsr #1
  411060:	str	x3, [x1]
  411064:	mul	x1, x3, x2
  411068:	bl	410fb4 <__fxstatat@plt+0xdad4>
  41106c:	ldp	x29, x30, [sp], #16
  411070:	ret
  411074:	cbnz	x3, 411088 <__fxstatat@plt+0xdba8>
  411078:	mov	x3, #0x80                  	// #128
  41107c:	udiv	x3, x3, x2
  411080:	cmp	x2, #0x80
  411084:	cinc	x3, x3, hi  // hi = pmore
  411088:	mul	x5, x3, x2
  41108c:	umulh	x4, x3, x2
  411090:	cmp	x4, #0x0
  411094:	cset	x4, ne  // ne = any
  411098:	cmp	x5, #0x0
  41109c:	csinc	x4, x4, xzr, ge  // ge = tcont
  4110a0:	cbz	w4, 411060 <__fxstatat@plt+0xdb80>
  4110a4:	bl	4111c4 <__fxstatat@plt+0xdce4>
  4110a8:	bl	4111c4 <__fxstatat@plt+0xdce4>
  4110ac:	stp	x29, x30, [sp, #-16]!
  4110b0:	mov	x29, sp
  4110b4:	mov	x2, x1
  4110b8:	ldr	x1, [x1]
  4110bc:	cbz	x0, 4110e8 <__fxstatat@plt+0xdc08>
  4110c0:	mov	x3, #0x5555555555555555    	// #6148914691236517205
  4110c4:	movk	x3, #0x5553
  4110c8:	cmp	x1, x3
  4110cc:	b.hi	4110f4 <__fxstatat@plt+0xdc14>  // b.pmore
  4110d0:	add	x3, x1, #0x1
  4110d4:	add	x1, x3, x1, lsr #1
  4110d8:	str	x1, [x2]
  4110dc:	bl	410fb4 <__fxstatat@plt+0xdad4>
  4110e0:	ldp	x29, x30, [sp], #16
  4110e4:	ret
  4110e8:	cbz	x1, 4110f8 <__fxstatat@plt+0xdc18>
  4110ec:	tbz	x1, #63, 4110d8 <__fxstatat@plt+0xdbf8>
  4110f0:	bl	4111c4 <__fxstatat@plt+0xdce4>
  4110f4:	bl	4111c4 <__fxstatat@plt+0xdce4>
  4110f8:	mov	x1, #0x80                  	// #128
  4110fc:	b	4110d8 <__fxstatat@plt+0xdbf8>
  411100:	stp	x29, x30, [sp, #-32]!
  411104:	mov	x29, sp
  411108:	str	x19, [sp, #16]
  41110c:	mov	x19, x0
  411110:	bl	410f38 <__fxstatat@plt+0xda58>
  411114:	mov	x2, x19
  411118:	mov	w1, #0x0                   	// #0
  41111c:	bl	402f40 <memset@plt>
  411120:	ldr	x19, [sp, #16]
  411124:	ldp	x29, x30, [sp], #32
  411128:	ret
  41112c:	stp	x29, x30, [sp, #-16]!
  411130:	mov	x29, sp
  411134:	mul	x3, x0, x1
  411138:	umulh	x2, x0, x1
  41113c:	cmp	x2, #0x0
  411140:	cset	x2, ne  // ne = any
  411144:	cmp	x3, #0x0
  411148:	csinc	x2, x2, xzr, ge  // ge = tcont
  41114c:	cbnz	w2, 411160 <__fxstatat@plt+0xdc80>
  411150:	bl	402fa0 <calloc@plt>
  411154:	cbz	x0, 411160 <__fxstatat@plt+0xdc80>
  411158:	ldp	x29, x30, [sp], #16
  41115c:	ret
  411160:	bl	4111c4 <__fxstatat@plt+0xdce4>
  411164:	stp	x29, x30, [sp, #-32]!
  411168:	mov	x29, sp
  41116c:	stp	x19, x20, [sp, #16]
  411170:	mov	x20, x0
  411174:	mov	x19, x1
  411178:	mov	x0, x1
  41117c:	bl	410f38 <__fxstatat@plt+0xda58>
  411180:	mov	x2, x19
  411184:	mov	x1, x20
  411188:	bl	402c10 <memcpy@plt>
  41118c:	ldp	x19, x20, [sp, #16]
  411190:	ldp	x29, x30, [sp], #32
  411194:	ret
  411198:	stp	x29, x30, [sp, #-32]!
  41119c:	mov	x29, sp
  4111a0:	str	x19, [sp, #16]
  4111a4:	mov	x19, x0
  4111a8:	bl	402c50 <strlen@plt>
  4111ac:	add	x1, x0, #0x1
  4111b0:	mov	x0, x19
  4111b4:	bl	411164 <__fxstatat@plt+0xdc84>
  4111b8:	ldr	x19, [sp, #16]
  4111bc:	ldp	x29, x30, [sp], #32
  4111c0:	ret
  4111c4:	stp	x29, x30, [sp, #-32]!
  4111c8:	mov	x29, sp
  4111cc:	str	x19, [sp, #16]
  4111d0:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  4111d4:	ldr	w19, [x0, #1216]
  4111d8:	mov	w2, #0x5                   	// #5
  4111dc:	adrp	x1, 416000 <__fxstatat@plt+0x12b20>
  4111e0:	add	x1, x1, #0x4f8
  4111e4:	mov	x0, #0x0                   	// #0
  4111e8:	bl	403350 <dcgettext@plt>
  4111ec:	mov	x3, x0
  4111f0:	adrp	x2, 415000 <__fxstatat@plt+0x11b20>
  4111f4:	add	x2, x2, #0x2e0
  4111f8:	mov	w1, #0x0                   	// #0
  4111fc:	mov	w0, w19
  411200:	bl	402c90 <error@plt>
  411204:	bl	403070 <abort@plt>
  411208:	mov	x6, x0
  41120c:	sub	w3, w2, #0x1
  411210:	cbz	w2, 411260 <__fxstatat@plt+0xdd80>
  411214:	ldr	x2, [x0]
  411218:	mov	w0, #0x0                   	// #0
  41121c:	sxtw	x1, w1
  411220:	mov	w7, #0x1                   	// #1
  411224:	mov	w5, #0x0                   	// #0
  411228:	b	411244 <__fxstatat@plt+0xdd64>
  41122c:	mul	x2, x2, x1
  411230:	mov	w4, w5
  411234:	orr	w0, w0, w4
  411238:	sub	w3, w3, #0x1
  41123c:	cmn	w3, #0x1
  411240:	b.eq	411258 <__fxstatat@plt+0xdd78>  // b.none
  411244:	umulh	x4, x2, x1
  411248:	cbz	x4, 41122c <__fxstatat@plt+0xdd4c>
  41124c:	mov	x2, #0xffffffffffffffff    	// #-1
  411250:	mov	w4, w7
  411254:	b	411234 <__fxstatat@plt+0xdd54>
  411258:	str	x2, [x6]
  41125c:	ret
  411260:	mov	w0, #0x0                   	// #0
  411264:	b	41125c <__fxstatat@plt+0xdd7c>
  411268:	stp	x29, x30, [sp, #-96]!
  41126c:	mov	x29, sp
  411270:	stp	x19, x20, [sp, #16]
  411274:	stp	x21, x22, [sp, #32]
  411278:	stp	x23, x24, [sp, #48]
  41127c:	stp	x25, x26, [sp, #64]
  411280:	cmp	w2, #0x24
  411284:	b.hi	4112c4 <__fxstatat@plt+0xdde4>  // b.pmore
  411288:	mov	x25, x0
  41128c:	mov	w24, w2
  411290:	mov	x23, x3
  411294:	mov	x21, x4
  411298:	cmp	x1, #0x0
  41129c:	add	x0, sp, #0x58
  4112a0:	csel	x20, x0, x1, eq  // eq = none
  4112a4:	bl	4033f0 <__errno_location@plt>
  4112a8:	mov	x26, x0
  4112ac:	str	wzr, [x0]
  4112b0:	ldrb	w19, [x25]
  4112b4:	bl	403140 <__ctype_b_loc@plt>
  4112b8:	ldr	x2, [x0]
  4112bc:	mov	x0, x25
  4112c0:	b	4112e8 <__fxstatat@plt+0xde08>
  4112c4:	adrp	x3, 416000 <__fxstatat@plt+0x12b20>
  4112c8:	add	x3, x3, #0x548
  4112cc:	mov	w2, #0x54                  	// #84
  4112d0:	adrp	x1, 416000 <__fxstatat@plt+0x12b20>
  4112d4:	add	x1, x1, #0x510
  4112d8:	adrp	x0, 416000 <__fxstatat@plt+0x12b20>
  4112dc:	add	x0, x0, #0x520
  4112e0:	bl	4033e0 <__assert_fail@plt>
  4112e4:	ldrb	w19, [x0, #1]!
  4112e8:	and	x1, x19, #0xff
  4112ec:	ldrh	w1, [x2, x1, lsl #1]
  4112f0:	tbnz	w1, #13, 4112e4 <__fxstatat@plt+0xde04>
  4112f4:	mov	w22, #0x4                   	// #4
  4112f8:	cmp	w19, #0x2d
  4112fc:	b.eq	411440 <__fxstatat@plt+0xdf60>  // b.none
  411300:	mov	w2, w24
  411304:	mov	x1, x20
  411308:	mov	x0, x25
  41130c:	bl	402c40 <strtoul@plt>
  411310:	str	x0, [sp, #80]
  411314:	ldr	x24, [x20]
  411318:	cmp	x24, x25
  41131c:	b.eq	41133c <__fxstatat@plt+0xde5c>  // b.none
  411320:	ldr	w1, [x26]
  411324:	cbz	w1, 411428 <__fxstatat@plt+0xdf48>
  411328:	mov	w22, #0x4                   	// #4
  41132c:	cmp	w1, #0x22
  411330:	b.ne	411440 <__fxstatat@plt+0xdf60>  // b.any
  411334:	mov	w22, #0x1                   	// #1
  411338:	b	41142c <__fxstatat@plt+0xdf4c>
  41133c:	cbz	x21, 411634 <__fxstatat@plt+0xe154>
  411340:	ldrb	w1, [x25]
  411344:	cbz	w1, 411440 <__fxstatat@plt+0xdf60>
  411348:	mov	x0, x21
  41134c:	bl	403240 <strchr@plt>
  411350:	cbz	x0, 41163c <__fxstatat@plt+0xe15c>
  411354:	mov	x0, #0x1                   	// #1
  411358:	str	x0, [sp, #80]
  41135c:	ldrb	w19, [x24]
  411360:	mov	w22, #0x0                   	// #0
  411364:	mov	w1, w19
  411368:	mov	x0, x21
  41136c:	bl	403240 <strchr@plt>
  411370:	cbz	x0, 411464 <__fxstatat@plt+0xdf84>
  411374:	sub	w0, w19, #0x45
  411378:	and	w0, w0, #0xff
  41137c:	cmp	w0, #0x2f
  411380:	b.hi	41148c <__fxstatat@plt+0xdfac>  // b.pmore
  411384:	mov	x2, #0x1                   	// #1
  411388:	lsl	x0, x2, x0
  41138c:	mov	w25, #0x1                   	// #1
  411390:	mov	w1, #0x400                 	// #1024
  411394:	mov	x2, #0x8945                	// #35141
  411398:	movk	x2, #0x30, lsl #16
  41139c:	movk	x2, #0x8144, lsl #32
  4113a0:	tst	x0, x2
  4113a4:	b.eq	4113e4 <__fxstatat@plt+0xdf04>  // b.none
  4113a8:	mov	w1, #0x30                  	// #48
  4113ac:	mov	x0, x21
  4113b0:	bl	403240 <strchr@plt>
  4113b4:	cbz	x0, 411498 <__fxstatat@plt+0xdfb8>
  4113b8:	ldrb	w0, [x24, #1]
  4113bc:	cmp	w0, #0x44
  4113c0:	b.eq	4114a4 <__fxstatat@plt+0xdfc4>  // b.none
  4113c4:	cmp	w0, #0x69
  4113c8:	b.eq	411474 <__fxstatat@plt+0xdf94>  // b.none
  4113cc:	cmp	w0, #0x42
  4113d0:	mov	w25, #0x2                   	// #2
  4113d4:	csinc	w25, w25, wzr, eq  // eq = none
  4113d8:	mov	w1, #0x400                 	// #1024
  4113dc:	mov	w0, #0x3e8                 	// #1000
  4113e0:	csel	w1, w1, w0, ne  // ne = any
  4113e4:	cmp	w19, #0x5a
  4113e8:	b.eq	4115ec <__fxstatat@plt+0xe10c>  // b.none
  4113ec:	b.hi	41150c <__fxstatat@plt+0xe02c>  // b.pmore
  4113f0:	cmp	w19, #0x4d
  4113f4:	b.eq	41158c <__fxstatat@plt+0xe0ac>  // b.none
  4113f8:	b.hi	4114d4 <__fxstatat@plt+0xdff4>  // b.pmore
  4113fc:	cmp	w19, #0x45
  411400:	b.eq	4115bc <__fxstatat@plt+0xe0dc>  // b.none
  411404:	b.ls	4114b0 <__fxstatat@plt+0xdfd0>  // b.plast
  411408:	cmp	w19, #0x47
  41140c:	b.eq	411550 <__fxstatat@plt+0xe070>  // b.none
  411410:	cmp	w19, #0x4b
  411414:	b.ne	4115fc <__fxstatat@plt+0xe11c>  // b.any
  411418:	mov	w2, #0x1                   	// #1
  41141c:	add	x0, sp, #0x50
  411420:	bl	411208 <__fxstatat@plt+0xdd28>
  411424:	b	411610 <__fxstatat@plt+0xe130>
  411428:	mov	w22, #0x0                   	// #0
  41142c:	cbz	x21, 41145c <__fxstatat@plt+0xdf7c>
  411430:	ldrb	w19, [x24]
  411434:	cbnz	w19, 411364 <__fxstatat@plt+0xde84>
  411438:	ldr	x0, [sp, #80]
  41143c:	str	x0, [x23]
  411440:	mov	w0, w22
  411444:	ldp	x19, x20, [sp, #16]
  411448:	ldp	x21, x22, [sp, #32]
  41144c:	ldp	x23, x24, [sp, #48]
  411450:	ldp	x25, x26, [sp, #64]
  411454:	ldp	x29, x30, [sp], #96
  411458:	ret
  41145c:	str	x0, [x23]
  411460:	b	411440 <__fxstatat@plt+0xdf60>
  411464:	ldr	x0, [sp, #80]
  411468:	str	x0, [x23]
  41146c:	orr	w22, w22, #0x2
  411470:	b	411440 <__fxstatat@plt+0xdf60>
  411474:	ldrb	w0, [x24, #2]
  411478:	cmp	w0, #0x42
  41147c:	mov	w25, #0x3                   	// #3
  411480:	csinc	w25, w25, wzr, eq  // eq = none
  411484:	mov	w1, #0x400                 	// #1024
  411488:	b	4113e4 <__fxstatat@plt+0xdf04>
  41148c:	mov	w25, #0x1                   	// #1
  411490:	mov	w1, #0x400                 	// #1024
  411494:	b	4113e4 <__fxstatat@plt+0xdf04>
  411498:	mov	w25, #0x1                   	// #1
  41149c:	mov	w1, #0x400                 	// #1024
  4114a0:	b	4113e4 <__fxstatat@plt+0xdf04>
  4114a4:	mov	w25, #0x2                   	// #2
  4114a8:	mov	w1, #0x3e8                 	// #1000
  4114ac:	b	4113e4 <__fxstatat@plt+0xdf04>
  4114b0:	cmp	w19, #0x42
  4114b4:	b.ne	4115fc <__fxstatat@plt+0xe11c>  // b.any
  4114b8:	ldr	x0, [sp, #80]
  4114bc:	cmp	xzr, x0, lsr #54
  4114c0:	b.ne	4115ac <__fxstatat@plt+0xe0cc>  // b.any
  4114c4:	lsl	x0, x0, #10
  4114c8:	str	x0, [sp, #80]
  4114cc:	mov	w0, #0x0                   	// #0
  4114d0:	b	411610 <__fxstatat@plt+0xe130>
  4114d4:	cmp	w19, #0x54
  4114d8:	b.eq	4115cc <__fxstatat@plt+0xe0ec>  // b.none
  4114dc:	cmp	w19, #0x59
  4114e0:	b.ne	4114f4 <__fxstatat@plt+0xe014>  // b.any
  4114e4:	mov	w2, #0x8                   	// #8
  4114e8:	add	x0, sp, #0x50
  4114ec:	bl	411208 <__fxstatat@plt+0xdd28>
  4114f0:	b	411610 <__fxstatat@plt+0xe130>
  4114f4:	cmp	w19, #0x50
  4114f8:	b.ne	4115fc <__fxstatat@plt+0xe11c>  // b.any
  4114fc:	mov	w2, #0x5                   	// #5
  411500:	add	x0, sp, #0x50
  411504:	bl	411208 <__fxstatat@plt+0xdd28>
  411508:	b	411610 <__fxstatat@plt+0xe130>
  41150c:	cmp	w19, #0x6b
  411510:	b.eq	411418 <__fxstatat@plt+0xdf38>  // b.none
  411514:	b.ls	411540 <__fxstatat@plt+0xe060>  // b.plast
  411518:	cmp	w19, #0x74
  41151c:	b.eq	4115cc <__fxstatat@plt+0xe0ec>  // b.none
  411520:	cmp	w19, #0x77
  411524:	b.ne	411584 <__fxstatat@plt+0xe0a4>  // b.any
  411528:	ldr	x0, [sp, #80]
  41152c:	tbnz	x0, #63, 4115dc <__fxstatat@plt+0xe0fc>
  411530:	lsl	x0, x0, #1
  411534:	str	x0, [sp, #80]
  411538:	mov	w0, #0x0                   	// #0
  41153c:	b	411610 <__fxstatat@plt+0xe130>
  411540:	cmp	w19, #0x63
  411544:	b.eq	41160c <__fxstatat@plt+0xe12c>  // b.none
  411548:	cmp	w19, #0x67
  41154c:	b.ne	411560 <__fxstatat@plt+0xe080>  // b.any
  411550:	mov	w2, #0x3                   	// #3
  411554:	add	x0, sp, #0x50
  411558:	bl	411208 <__fxstatat@plt+0xdd28>
  41155c:	b	411610 <__fxstatat@plt+0xe130>
  411560:	cmp	w19, #0x62
  411564:	b.ne	4115fc <__fxstatat@plt+0xe11c>  // b.any
  411568:	ldr	x0, [sp, #80]
  41156c:	cmp	xzr, x0, lsr #55
  411570:	b.ne	41159c <__fxstatat@plt+0xe0bc>  // b.any
  411574:	lsl	x0, x0, #9
  411578:	str	x0, [sp, #80]
  41157c:	mov	w0, #0x0                   	// #0
  411580:	b	411610 <__fxstatat@plt+0xe130>
  411584:	cmp	w19, #0x6d
  411588:	b.ne	4115fc <__fxstatat@plt+0xe11c>  // b.any
  41158c:	mov	w2, #0x2                   	// #2
  411590:	add	x0, sp, #0x50
  411594:	bl	411208 <__fxstatat@plt+0xdd28>
  411598:	b	411610 <__fxstatat@plt+0xe130>
  41159c:	mov	x0, #0xffffffffffffffff    	// #-1
  4115a0:	str	x0, [sp, #80]
  4115a4:	mov	w0, #0x1                   	// #1
  4115a8:	b	411610 <__fxstatat@plt+0xe130>
  4115ac:	mov	x0, #0xffffffffffffffff    	// #-1
  4115b0:	str	x0, [sp, #80]
  4115b4:	mov	w0, #0x1                   	// #1
  4115b8:	b	411610 <__fxstatat@plt+0xe130>
  4115bc:	mov	w2, #0x6                   	// #6
  4115c0:	add	x0, sp, #0x50
  4115c4:	bl	411208 <__fxstatat@plt+0xdd28>
  4115c8:	b	411610 <__fxstatat@plt+0xe130>
  4115cc:	mov	w2, #0x4                   	// #4
  4115d0:	add	x0, sp, #0x50
  4115d4:	bl	411208 <__fxstatat@plt+0xdd28>
  4115d8:	b	411610 <__fxstatat@plt+0xe130>
  4115dc:	mov	x0, #0xffffffffffffffff    	// #-1
  4115e0:	str	x0, [sp, #80]
  4115e4:	mov	w0, #0x1                   	// #1
  4115e8:	b	411610 <__fxstatat@plt+0xe130>
  4115ec:	mov	w2, #0x7                   	// #7
  4115f0:	add	x0, sp, #0x50
  4115f4:	bl	411208 <__fxstatat@plt+0xdd28>
  4115f8:	b	411610 <__fxstatat@plt+0xe130>
  4115fc:	ldr	x0, [sp, #80]
  411600:	str	x0, [x23]
  411604:	orr	w22, w22, #0x2
  411608:	b	411440 <__fxstatat@plt+0xdf60>
  41160c:	mov	w0, #0x0                   	// #0
  411610:	orr	w22, w22, w0
  411614:	ldr	x0, [x20]
  411618:	add	x1, x0, w25, sxtw
  41161c:	str	x1, [x20]
  411620:	ldrb	w1, [x0, w25, sxtw]
  411624:	orr	w0, w22, #0x2
  411628:	cmp	w1, #0x0
  41162c:	csel	w22, w0, w22, ne  // ne = any
  411630:	b	411438 <__fxstatat@plt+0xdf58>
  411634:	mov	w22, #0x4                   	// #4
  411638:	b	411440 <__fxstatat@plt+0xdf60>
  41163c:	mov	w22, #0x4                   	// #4
  411640:	b	411440 <__fxstatat@plt+0xdf60>
  411644:	stp	x29, x30, [sp, #-112]!
  411648:	mov	x29, sp
  41164c:	stp	x19, x20, [sp, #16]
  411650:	stp	x21, x22, [sp, #32]
  411654:	stp	x23, x24, [sp, #48]
  411658:	stp	x25, x26, [sp, #64]
  41165c:	mov	x21, x0
  411660:	mov	x24, x1
  411664:	ldr	x22, [x1]
  411668:	ldr	w23, [x1, #24]
  41166c:	ldp	x0, x1, [x1]
  411670:	stp	x0, x1, [sp, #80]
  411674:	ldp	x0, x1, [x24, #16]
  411678:	stp	x0, x1, [sp, #96]
  41167c:	cbz	x21, 41176c <__fxstatat@plt+0xe28c>
  411680:	ldr	x26, [sp, #88]
  411684:	mov	x20, x21
  411688:	mov	x19, #0x0                   	// #0
  41168c:	mov	x25, #0xffffffffffffffff    	// #-1
  411690:	b	4116c8 <__fxstatat@plt+0xe1e8>
  411694:	add	w2, w1, #0x8
  411698:	str	w2, [sp, #104]
  41169c:	cmp	w2, #0x0
  4116a0:	b.le	4116e4 <__fxstatat@plt+0xe204>
  4116a4:	add	x1, x0, #0xf
  4116a8:	and	x1, x1, #0xfffffffffffffff8
  4116ac:	str	x1, [sp, #80]
  4116b0:	ldr	x0, [x0]
  4116b4:	bl	402c50 <strlen@plt>
  4116b8:	adds	x0, x0, x19
  4116bc:	csel	x19, x0, x25, cc  // cc = lo, ul, last
  4116c0:	subs	x20, x20, #0x1
  4116c4:	b.eq	41179c <__fxstatat@plt+0xe2bc>  // b.none
  4116c8:	ldr	w1, [sp, #104]
  4116cc:	ldr	x0, [sp, #80]
  4116d0:	tbnz	w1, #31, 411694 <__fxstatat@plt+0xe1b4>
  4116d4:	add	x1, x0, #0xf
  4116d8:	and	x1, x1, #0xfffffffffffffff8
  4116dc:	str	x1, [sp, #80]
  4116e0:	b	4116b0 <__fxstatat@plt+0xe1d0>
  4116e4:	add	x0, x26, w1, sxtw
  4116e8:	b	4116b0 <__fxstatat@plt+0xe1d0>
  4116ec:	bl	4033f0 <__errno_location@plt>
  4116f0:	mov	w1, #0x4b                  	// #75
  4116f4:	str	w1, [x0]
  4116f8:	mov	x26, #0x0                   	// #0
  4116fc:	b	411780 <__fxstatat@plt+0xe2a0>
  411700:	add	w0, w23, #0x8
  411704:	cmp	w0, #0x0
  411708:	b.le	41175c <__fxstatat@plt+0xe27c>
  41170c:	add	x2, x22, #0xf
  411710:	mov	w23, w0
  411714:	mov	x1, x22
  411718:	and	x22, x2, #0xfffffffffffffff8
  41171c:	ldr	x25, [x1]
  411720:	mov	x0, x25
  411724:	bl	402c50 <strlen@plt>
  411728:	mov	x19, x0
  41172c:	mov	x2, x0
  411730:	mov	x1, x25
  411734:	mov	x0, x20
  411738:	bl	402c10 <memcpy@plt>
  41173c:	add	x20, x20, x19
  411740:	subs	x21, x21, #0x1
  411744:	b.eq	41177c <__fxstatat@plt+0xe29c>  // b.none
  411748:	tbnz	w23, #31, 411700 <__fxstatat@plt+0xe220>
  41174c:	add	x0, x22, #0xf
  411750:	mov	x1, x22
  411754:	and	x22, x0, #0xfffffffffffffff8
  411758:	b	41171c <__fxstatat@plt+0xe23c>
  41175c:	ldr	x1, [x24, #8]
  411760:	add	x1, x1, w23, sxtw
  411764:	mov	w23, w0
  411768:	b	41171c <__fxstatat@plt+0xe23c>
  41176c:	mov	x0, #0x1                   	// #1
  411770:	bl	410f38 <__fxstatat@plt+0xda58>
  411774:	mov	x20, x0
  411778:	mov	x26, x0
  41177c:	strb	wzr, [x20]
  411780:	mov	x0, x26
  411784:	ldp	x19, x20, [sp, #16]
  411788:	ldp	x21, x22, [sp, #32]
  41178c:	ldp	x23, x24, [sp, #48]
  411790:	ldp	x25, x26, [sp, #64]
  411794:	ldp	x29, x30, [sp], #112
  411798:	ret
  41179c:	mov	x0, #0x7fffffff            	// #2147483647
  4117a0:	cmp	x19, x0
  4117a4:	b.hi	4116ec <__fxstatat@plt+0xe20c>  // b.pmore
  4117a8:	add	x0, x19, #0x1
  4117ac:	bl	410f38 <__fxstatat@plt+0xda58>
  4117b0:	mov	x26, x0
  4117b4:	mov	x20, x0
  4117b8:	b	411748 <__fxstatat@plt+0xe268>
  4117bc:	stp	x29, x30, [sp, #-96]!
  4117c0:	mov	x29, sp
  4117c4:	mov	x2, x0
  4117c8:	ldrb	w3, [x0]
  4117cc:	mov	x4, x0
  4117d0:	mov	x0, #0x0                   	// #0
  4117d4:	cbz	w3, 4117f8 <__fxstatat@plt+0xe318>
  4117d8:	cmp	w3, #0x25
  4117dc:	b.ne	411814 <__fxstatat@plt+0xe334>  // b.any
  4117e0:	ldrb	w3, [x4, #1]
  4117e4:	cmp	w3, #0x73
  4117e8:	b.ne	411814 <__fxstatat@plt+0xe334>  // b.any
  4117ec:	add	x0, x0, #0x1
  4117f0:	ldrb	w3, [x4, #2]!
  4117f4:	cbnz	w3, 4117d8 <__fxstatat@plt+0xe2f8>
  4117f8:	ldp	x2, x3, [x1]
  4117fc:	stp	x2, x3, [sp, #16]
  411800:	ldp	x2, x3, [x1, #16]
  411804:	stp	x2, x3, [sp, #32]
  411808:	add	x1, sp, #0x10
  41180c:	bl	411644 <__fxstatat@plt+0xe164>
  411810:	b	411844 <__fxstatat@plt+0xe364>
  411814:	ldp	x4, x5, [x1]
  411818:	stp	x4, x5, [sp, #56]
  41181c:	ldp	x0, x1, [x1, #16]
  411820:	stp	x0, x1, [sp, #72]
  411824:	stp	x4, x5, [sp, #16]
  411828:	stp	x0, x1, [sp, #32]
  41182c:	add	x3, sp, #0x10
  411830:	mov	w1, #0x1                   	// #1
  411834:	add	x0, sp, #0x58
  411838:	bl	402ec0 <__vasprintf_chk@plt>
  41183c:	tbnz	w0, #31, 41184c <__fxstatat@plt+0xe36c>
  411840:	ldr	x0, [sp, #88]
  411844:	ldp	x29, x30, [sp], #96
  411848:	ret
  41184c:	bl	4033f0 <__errno_location@plt>
  411850:	ldr	w1, [x0]
  411854:	mov	x0, #0x0                   	// #0
  411858:	cmp	w1, #0xc
  41185c:	b.ne	411844 <__fxstatat@plt+0xe364>  // b.any
  411860:	bl	4111c4 <__fxstatat@plt+0xdce4>
  411864:	stp	x29, x30, [sp, #-48]!
  411868:	mov	x29, sp
  41186c:	str	x19, [sp, #16]
  411870:	str	xzr, [sp, #40]
  411874:	str	xzr, [sp, #32]
  411878:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  41187c:	ldr	x3, [x0, #1360]
  411880:	mov	w2, #0xa                   	// #10
  411884:	add	x1, sp, #0x20
  411888:	add	x0, sp, #0x28
  41188c:	bl	403440 <__getdelim@plt>
  411890:	mov	w19, #0x0                   	// #0
  411894:	cmp	x0, #0x0
  411898:	b.le	4118c0 <__fxstatat@plt+0xe3e0>
  41189c:	sub	x0, x0, #0x1
  4118a0:	ldr	x1, [sp, #40]
  4118a4:	ldrb	w2, [x1, x0]
  4118a8:	cmp	w2, #0xa
  4118ac:	b.eq	4118d8 <__fxstatat@plt+0xe3f8>  // b.none
  4118b0:	ldr	x0, [sp, #40]
  4118b4:	bl	402cb0 <rpmatch@plt>
  4118b8:	cmp	w0, #0x0
  4118bc:	cset	w19, gt
  4118c0:	ldr	x0, [sp, #40]
  4118c4:	bl	4031b0 <free@plt>
  4118c8:	mov	w0, w19
  4118cc:	ldr	x19, [sp, #16]
  4118d0:	ldp	x29, x30, [sp], #48
  4118d4:	ret
  4118d8:	strb	wzr, [x1, x0]
  4118dc:	b	4118b0 <__fxstatat@plt+0xe3d0>
  4118e0:	stp	x29, x30, [sp, #-32]!
  4118e4:	mov	x29, sp
  4118e8:	str	x19, [sp, #16]
  4118ec:	mov	x19, x0
  4118f0:	cbz	x0, 4118fc <__fxstatat@plt+0xe41c>
  4118f4:	bl	403370 <__freading@plt>
  4118f8:	cbnz	w0, 411910 <__fxstatat@plt+0xe430>
  4118fc:	mov	x0, x19
  411900:	bl	4032b0 <fflush@plt>
  411904:	ldr	x19, [sp, #16]
  411908:	ldp	x29, x30, [sp], #32
  41190c:	ret
  411910:	ldr	w0, [x19]
  411914:	tbnz	w0, #8, 411924 <__fxstatat@plt+0xe444>
  411918:	mov	x0, x19
  41191c:	bl	4032b0 <fflush@plt>
  411920:	b	411904 <__fxstatat@plt+0xe424>
  411924:	mov	w2, #0x1                   	// #1
  411928:	mov	x1, #0x0                   	// #0
  41192c:	mov	x0, x19
  411930:	bl	41197c <__fxstatat@plt+0xe49c>
  411934:	b	411918 <__fxstatat@plt+0xe438>
  411938:	ldr	x2, [x0, #40]
  41193c:	ldr	x1, [x0, #32]
  411940:	cmp	x2, x1
  411944:	b.hi	411974 <__fxstatat@plt+0xe494>  // b.pmore
  411948:	ldr	x1, [x0, #16]
  41194c:	ldr	x2, [x0, #8]
  411950:	sub	x1, x1, x2
  411954:	ldr	w3, [x0]
  411958:	mov	x2, #0x0                   	// #0
  41195c:	tbz	w3, #8, 41196c <__fxstatat@plt+0xe48c>
  411960:	ldr	x2, [x0, #88]
  411964:	ldr	x0, [x0, #72]
  411968:	sub	x2, x2, x0
  41196c:	add	x0, x1, x2
  411970:	ret
  411974:	mov	x0, #0x0                   	// #0
  411978:	b	411970 <__fxstatat@plt+0xe490>
  41197c:	stp	x29, x30, [sp, #-48]!
  411980:	mov	x29, sp
  411984:	stp	x19, x20, [sp, #16]
  411988:	str	x21, [sp, #32]
  41198c:	mov	x19, x0
  411990:	mov	x20, x1
  411994:	mov	w21, w2
  411998:	ldr	x1, [x0, #16]
  41199c:	ldr	x0, [x0, #8]
  4119a0:	cmp	x1, x0
  4119a4:	b.eq	4119c8 <__fxstatat@plt+0xe4e8>  // b.none
  4119a8:	mov	w2, w21
  4119ac:	mov	x1, x20
  4119b0:	mov	x0, x19
  4119b4:	bl	403190 <fseeko@plt>
  4119b8:	ldp	x19, x20, [sp, #16]
  4119bc:	ldr	x21, [sp, #32]
  4119c0:	ldp	x29, x30, [sp], #48
  4119c4:	ret
  4119c8:	ldr	x1, [x19, #40]
  4119cc:	ldr	x0, [x19, #32]
  4119d0:	cmp	x1, x0
  4119d4:	b.ne	4119a8 <__fxstatat@plt+0xe4c8>  // b.any
  4119d8:	ldr	x0, [x19, #72]
  4119dc:	cbnz	x0, 4119a8 <__fxstatat@plt+0xe4c8>
  4119e0:	mov	x0, x19
  4119e4:	bl	402e10 <fileno@plt>
  4119e8:	mov	w2, w21
  4119ec:	mov	x1, x20
  4119f0:	bl	402dd0 <lseek@plt>
  4119f4:	cmn	x0, #0x1
  4119f8:	b.eq	411a14 <__fxstatat@plt+0xe534>  // b.none
  4119fc:	ldr	w1, [x19]
  411a00:	and	w1, w1, #0xffffffef
  411a04:	str	w1, [x19]
  411a08:	str	x0, [x19, #144]
  411a0c:	mov	w0, #0x0                   	// #0
  411a10:	b	4119b8 <__fxstatat@plt+0xe4d8>
  411a14:	mov	w0, #0xffffffff            	// #-1
  411a18:	b	4119b8 <__fxstatat@plt+0xe4d8>
  411a1c:	stp	x29, x30, [sp, #-64]!
  411a20:	mov	x29, sp
  411a24:	stp	x19, x20, [sp, #16]
  411a28:	stp	x21, x22, [sp, #32]
  411a2c:	mov	x19, x0
  411a30:	mov	x22, x1
  411a34:	mov	x21, x2
  411a38:	cmp	x0, #0x0
  411a3c:	add	x0, sp, #0x3c
  411a40:	csel	x19, x0, x19, eq  // eq = none
  411a44:	mov	x0, x19
  411a48:	bl	402c00 <mbrtowc@plt>
  411a4c:	mov	x20, x0
  411a50:	cmp	x21, #0x0
  411a54:	ccmn	x0, #0x3, #0x0, ne  // ne = any
  411a58:	b.hi	411a70 <__fxstatat@plt+0xe590>  // b.pmore
  411a5c:	mov	x0, x20
  411a60:	ldp	x19, x20, [sp, #16]
  411a64:	ldp	x21, x22, [sp, #32]
  411a68:	ldp	x29, x30, [sp], #64
  411a6c:	ret
  411a70:	mov	w0, #0x0                   	// #0
  411a74:	bl	4124cc <__fxstatat@plt+0xefec>
  411a78:	and	w0, w0, #0xff
  411a7c:	cbnz	w0, 411a5c <__fxstatat@plt+0xe57c>
  411a80:	ldrb	w0, [x22]
  411a84:	str	w0, [x19]
  411a88:	mov	x20, #0x1                   	// #1
  411a8c:	b	411a5c <__fxstatat@plt+0xe57c>
  411a90:	stp	x29, x30, [sp, #-32]!
  411a94:	mov	x29, sp
  411a98:	and	w3, w1, #0xf000
  411a9c:	cmp	w3, #0x1, lsl #12
  411aa0:	ccmp	x2, #0x0, #0x0, eq  // eq = none
  411aa4:	b.eq	411ac8 <__fxstatat@plt+0xe5e8>  // b.none
  411aa8:	str	x2, [sp, #24]
  411aac:	add	x3, sp, #0x18
  411ab0:	mov	w2, w1
  411ab4:	mov	x1, x0
  411ab8:	mov	w0, #0x0                   	// #0
  411abc:	bl	402ce0 <__xmknod@plt>
  411ac0:	ldp	x29, x30, [sp], #32
  411ac4:	ret
  411ac8:	and	w1, w1, #0xffffefff
  411acc:	bl	402de0 <mkfifo@plt>
  411ad0:	b	411ac0 <__fxstatat@plt+0xe5e0>
  411ad4:	stp	x29, x30, [sp, #-64]!
  411ad8:	mov	x29, sp
  411adc:	stp	x19, x20, [sp, #16]
  411ae0:	mov	x19, x0
  411ae4:	add	x2, sp, #0x38
  411ae8:	mov	w1, #0x0                   	// #0
  411aec:	bl	403220 <acl_get_entry@plt>
  411af0:	cmp	w0, #0x0
  411af4:	b.le	411b50 <__fxstatat@plt+0xe670>
  411af8:	str	x21, [sp, #32]
  411afc:	mov	w20, #0x20                  	// #32
  411b00:	mov	w21, #0x1                   	// #1
  411b04:	add	x1, sp, #0x34
  411b08:	ldr	x0, [sp, #56]
  411b0c:	bl	402f30 <acl_get_tag_type@plt>
  411b10:	tbnz	w0, #31, 411b48 <__fxstatat@plt+0xe668>
  411b14:	ldr	w1, [sp, #52]
  411b18:	cmp	w1, #0x1
  411b1c:	ccmp	w1, #0x4, #0x4, ne  // ne = any
  411b20:	ccmp	w1, w20, #0x4, ne  // ne = any
  411b24:	b.ne	411b5c <__fxstatat@plt+0xe67c>  // b.any
  411b28:	add	x2, sp, #0x38
  411b2c:	mov	w1, w21
  411b30:	mov	x0, x19
  411b34:	bl	403220 <acl_get_entry@plt>
  411b38:	cmp	w0, #0x0
  411b3c:	b.gt	411b04 <__fxstatat@plt+0xe624>
  411b40:	ldr	x21, [sp, #32]
  411b44:	b	411b50 <__fxstatat@plt+0xe670>
  411b48:	mov	w0, #0xffffffff            	// #-1
  411b4c:	ldr	x21, [sp, #32]
  411b50:	ldp	x19, x20, [sp, #16]
  411b54:	ldp	x29, x30, [sp], #64
  411b58:	ret
  411b5c:	mov	w0, #0x1                   	// #1
  411b60:	ldr	x21, [sp, #32]
  411b64:	b	411b50 <__fxstatat@plt+0xe670>
  411b68:	stp	x29, x30, [sp, #-16]!
  411b6c:	mov	x29, sp
  411b70:	bl	402cc0 <acl_entries@plt>
  411b74:	cmp	w0, #0x0
  411b78:	cset	w0, gt
  411b7c:	ldp	x29, x30, [sp], #16
  411b80:	ret
  411b84:	stp	x29, x30, [sp, #-32]!
  411b88:	mov	x29, sp
  411b8c:	str	x19, [sp, #16]
  411b90:	mov	x19, x0
  411b94:	ldr	x0, [x0, #8]
  411b98:	cbz	x0, 411ba0 <__fxstatat@plt+0xe6c0>
  411b9c:	bl	4034d0 <acl_free@plt>
  411ba0:	ldr	x0, [x19, #16]
  411ba4:	cbz	x0, 411bac <__fxstatat@plt+0xe6cc>
  411ba8:	bl	4034d0 <acl_free@plt>
  411bac:	ldr	x19, [sp, #16]
  411bb0:	ldp	x29, x30, [sp], #32
  411bb4:	ret
  411bb8:	stp	x29, x30, [sp, #-48]!
  411bbc:	mov	x29, sp
  411bc0:	stp	x19, x20, [sp, #16]
  411bc4:	str	x21, [sp, #32]
  411bc8:	mov	x21, x0
  411bcc:	mov	w20, w2
  411bd0:	mov	x19, x3
  411bd4:	stp	xzr, xzr, [x3]
  411bd8:	stp	xzr, xzr, [x3, #16]
  411bdc:	str	w2, [x3]
  411be0:	cmn	w1, #0x1
  411be4:	b.eq	411c1c <__fxstatat@plt+0xe73c>  // b.none
  411be8:	mov	w0, w1
  411bec:	bl	403000 <acl_get_fd@plt>
  411bf0:	str	x0, [x19, #8]
  411bf4:	ldr	x1, [x19, #8]
  411bf8:	cbz	x1, 411c2c <__fxstatat@plt+0xe74c>
  411bfc:	and	w20, w20, #0xf000
  411c00:	mov	w0, #0x0                   	// #0
  411c04:	cmp	w20, #0x4, lsl #12
  411c08:	b.eq	411c44 <__fxstatat@plt+0xe764>  // b.none
  411c0c:	ldp	x19, x20, [sp, #16]
  411c10:	ldr	x21, [sp, #32]
  411c14:	ldp	x29, x30, [sp], #48
  411c18:	ret
  411c1c:	mov	w1, #0x8000                	// #32768
  411c20:	bl	403180 <acl_get_file@plt>
  411c24:	str	x0, [x19, #8]
  411c28:	b	411bf4 <__fxstatat@plt+0xe714>
  411c2c:	bl	4033f0 <__errno_location@plt>
  411c30:	ldr	w0, [x0]
  411c34:	bl	413694 <__fxstatat@plt+0x101b4>
  411c38:	and	w0, w0, #0xff
  411c3c:	neg	w0, w0
  411c40:	b	411c0c <__fxstatat@plt+0xe72c>
  411c44:	mov	w1, #0x4000                	// #16384
  411c48:	mov	x0, x21
  411c4c:	bl	403180 <acl_get_file@plt>
  411c50:	str	x0, [x19, #16]
  411c54:	cmp	x0, #0x0
  411c58:	csetm	w0, eq  // eq = none
  411c5c:	b	411c0c <__fxstatat@plt+0xe72c>
  411c60:	stp	x29, x30, [sp, #-64]!
  411c64:	mov	x29, sp
  411c68:	stp	x19, x20, [sp, #16]
  411c6c:	mov	x19, x0
  411c70:	ldrb	w0, [x0, #24]
  411c74:	mov	w20, #0x0                   	// #0
  411c78:	cbnz	w0, 411d14 <__fxstatat@plt+0xe834>
  411c7c:	stp	x21, x22, [sp, #32]
  411c80:	stp	x23, x24, [sp, #48]
  411c84:	mov	x23, x1
  411c88:	mov	w22, w2
  411c8c:	mov	w24, w3
  411c90:	mov	x21, x5
  411c94:	cbz	w3, 411d00 <__fxstatat@plt+0xe820>
  411c98:	ldr	x0, [x19, #8]
  411c9c:	cbz	x0, 411ca4 <__fxstatat@plt+0xe7c4>
  411ca0:	bl	4034d0 <acl_free@plt>
  411ca4:	ldr	w0, [x19]
  411ca8:	bl	402ff0 <acl_from_mode@plt>
  411cac:	mov	x1, x0
  411cb0:	str	x0, [x19, #8]
  411cb4:	cbz	x0, 411dc8 <__fxstatat@plt+0xe8e8>
  411cb8:	cmn	w22, #0x1
  411cbc:	b.eq	411d24 <__fxstatat@plt+0xe844>  // b.none
  411cc0:	mov	w0, w22
  411cc4:	bl	402c60 <acl_set_fd@plt>
  411cc8:	mov	w20, w0
  411ccc:	cbz	w20, 411d58 <__fxstatat@plt+0xe878>
  411cd0:	bl	4033f0 <__errno_location@plt>
  411cd4:	ldr	w0, [x0]
  411cd8:	bl	413694 <__fxstatat@plt+0x101b4>
  411cdc:	and	w0, w0, #0xff
  411ce0:	cbnz	w0, 411dd8 <__fxstatat@plt+0xe8f8>
  411ce4:	mov	w0, #0x1                   	// #1
  411ce8:	strb	w0, [x19, #24]
  411cec:	cbz	w24, 411d3c <__fxstatat@plt+0xe85c>
  411cf0:	mov	w20, #0x0                   	// #0
  411cf4:	ldp	x21, x22, [sp, #32]
  411cf8:	ldp	x23, x24, [sp, #48]
  411cfc:	b	411d14 <__fxstatat@plt+0xe834>
  411d00:	ldr	x1, [x19, #8]
  411d04:	mov	w20, w3
  411d08:	cbnz	x1, 411cb8 <__fxstatat@plt+0xe7d8>
  411d0c:	ldp	x21, x22, [sp, #32]
  411d10:	ldp	x23, x24, [sp, #48]
  411d14:	mov	w0, w20
  411d18:	ldp	x19, x20, [sp, #16]
  411d1c:	ldp	x29, x30, [sp], #64
  411d20:	ret
  411d24:	mov	x2, x1
  411d28:	mov	w1, #0x8000                	// #32768
  411d2c:	mov	x0, x23
  411d30:	bl	402fd0 <acl_set_file@plt>
  411d34:	mov	w20, w0
  411d38:	b	411ccc <__fxstatat@plt+0xe7ec>
  411d3c:	ldr	x0, [x19, #8]
  411d40:	bl	411ad4 <__fxstatat@plt+0xe5f4>
  411d44:	cmp	w0, #0x0
  411d48:	csel	w20, w20, w0, ne  // ne = any
  411d4c:	ldp	x21, x22, [sp, #32]
  411d50:	ldp	x23, x24, [sp, #48]
  411d54:	b	411d14 <__fxstatat@plt+0xe834>
  411d58:	mov	w0, #0x1                   	// #1
  411d5c:	strb	w0, [x21]
  411d60:	ldr	w0, [x19]
  411d64:	and	w0, w0, #0xf000
  411d68:	cmp	w0, #0x4, lsl #12
  411d6c:	b.eq	411d7c <__fxstatat@plt+0xe89c>  // b.none
  411d70:	ldp	x21, x22, [sp, #32]
  411d74:	ldp	x23, x24, [sp, #48]
  411d78:	b	411d14 <__fxstatat@plt+0xe834>
  411d7c:	cbnz	w24, 411d90 <__fxstatat@plt+0xe8b0>
  411d80:	ldr	x0, [x19, #16]
  411d84:	cbz	x0, 411d90 <__fxstatat@plt+0xe8b0>
  411d88:	bl	411b68 <__fxstatat@plt+0xe688>
  411d8c:	cbnz	w0, 411da8 <__fxstatat@plt+0xe8c8>
  411d90:	mov	x0, x23
  411d94:	bl	402e30 <acl_delete_def_file@plt>
  411d98:	mov	w20, w0
  411d9c:	ldp	x21, x22, [sp, #32]
  411da0:	ldp	x23, x24, [sp, #48]
  411da4:	b	411d14 <__fxstatat@plt+0xe834>
  411da8:	ldr	x2, [x19, #16]
  411dac:	mov	w1, #0x4000                	// #16384
  411db0:	mov	x0, x23
  411db4:	bl	402fd0 <acl_set_file@plt>
  411db8:	mov	w20, w0
  411dbc:	ldp	x21, x22, [sp, #32]
  411dc0:	ldp	x23, x24, [sp, #48]
  411dc4:	b	411d14 <__fxstatat@plt+0xe834>
  411dc8:	mov	w20, #0xffffffff            	// #-1
  411dcc:	ldp	x21, x22, [sp, #32]
  411dd0:	ldp	x23, x24, [sp, #48]
  411dd4:	b	411d14 <__fxstatat@plt+0xe834>
  411dd8:	ldp	x21, x22, [sp, #32]
  411ddc:	ldp	x23, x24, [sp, #48]
  411de0:	b	411d14 <__fxstatat@plt+0xe834>
  411de4:	stp	x29, x30, [sp, #-16]!
  411de8:	mov	x29, sp
  411dec:	mov	x3, x0
  411df0:	mov	w0, w1
  411df4:	mov	w1, w2
  411df8:	cmn	w0, #0x1
  411dfc:	b.eq	411e0c <__fxstatat@plt+0xe92c>  // b.none
  411e00:	bl	402f80 <fchmod@plt>
  411e04:	ldp	x29, x30, [sp], #16
  411e08:	ret
  411e0c:	mov	x0, x3
  411e10:	bl	402ea0 <chmod@plt>
  411e14:	b	411e04 <__fxstatat@plt+0xe924>
  411e18:	stp	x29, x30, [sp, #-80]!
  411e1c:	mov	x29, sp
  411e20:	stp	x19, x20, [sp, #16]
  411e24:	stp	x21, x22, [sp, #32]
  411e28:	stp	x23, x24, [sp, #48]
  411e2c:	mov	x20, x0
  411e30:	mov	x21, x1
  411e34:	mov	w22, w2
  411e38:	strb	wzr, [sp, #79]
  411e3c:	strb	wzr, [sp, #78]
  411e40:	ldr	w2, [x0]
  411e44:	ands	w23, w2, #0xe00
  411e48:	b.eq	411e88 <__fxstatat@plt+0xe9a8>  // b.none
  411e4c:	mov	w1, w22
  411e50:	mov	x0, x21
  411e54:	bl	411de4 <__fxstatat@plt+0xe904>
  411e58:	cbnz	w0, 411f80 <__fxstatat@plt+0xeaa0>
  411e5c:	add	x5, sp, #0x4f
  411e60:	add	x4, sp, #0x4e
  411e64:	mov	w3, #0x0                   	// #0
  411e68:	mov	w2, w22
  411e6c:	mov	x1, x21
  411e70:	mov	x0, x20
  411e74:	bl	411c60 <__fxstatat@plt+0xe780>
  411e78:	mov	w19, w0
  411e7c:	ldrb	w0, [sp, #79]
  411e80:	cbz	w0, 411ea8 <__fxstatat@plt+0xe9c8>
  411e84:	b	411f4c <__fxstatat@plt+0xea6c>
  411e88:	add	x5, sp, #0x4f
  411e8c:	add	x4, sp, #0x4e
  411e90:	mov	w3, #0x0                   	// #0
  411e94:	mov	w2, w22
  411e98:	bl	411c60 <__fxstatat@plt+0xe780>
  411e9c:	mov	w19, w0
  411ea0:	ldrb	w0, [sp, #79]
  411ea4:	cbnz	w0, 411f38 <__fxstatat@plt+0xea58>
  411ea8:	cbz	w19, 411f88 <__fxstatat@plt+0xeaa8>
  411eac:	bl	4033f0 <__errno_location@plt>
  411eb0:	ldr	w19, [x0]
  411eb4:	add	x5, sp, #0x4f
  411eb8:	add	x4, sp, #0x4e
  411ebc:	mov	w3, #0x1                   	// #1
  411ec0:	mov	w2, w22
  411ec4:	mov	x1, x21
  411ec8:	mov	x0, x20
  411ecc:	bl	411c60 <__fxstatat@plt+0xe780>
  411ed0:	ldrb	w1, [sp, #79]
  411ed4:	cbnz	w1, 411ee0 <__fxstatat@plt+0xea00>
  411ed8:	mov	w1, #0x1                   	// #1
  411edc:	strb	w1, [sp, #78]
  411ee0:	cbz	w19, 411f34 <__fxstatat@plt+0xea54>
  411ee4:	bl	4033f0 <__errno_location@plt>
  411ee8:	str	w19, [x0]
  411eec:	cmp	w23, #0x0
  411ef0:	cset	w1, eq  // eq = none
  411ef4:	ldrb	w0, [sp, #78]
  411ef8:	mov	w19, #0xffffffff            	// #-1
  411efc:	tst	w1, w0
  411f00:	b.eq	411f4c <__fxstatat@plt+0xea6c>  // b.none
  411f04:	bl	4033f0 <__errno_location@plt>
  411f08:	mov	x23, x0
  411f0c:	ldr	w24, [x0]
  411f10:	ldr	w2, [x20]
  411f14:	mov	w1, w22
  411f18:	mov	x0, x21
  411f1c:	bl	411de4 <__fxstatat@plt+0xe904>
  411f20:	mov	w19, w0
  411f24:	cbz	w24, 411f4c <__fxstatat@plt+0xea6c>
  411f28:	str	w24, [x23]
  411f2c:	mov	w19, #0xffffffff            	// #-1
  411f30:	b	411f4c <__fxstatat@plt+0xea6c>
  411f34:	mov	w19, w0
  411f38:	cmp	w23, #0x0
  411f3c:	cset	w1, eq  // eq = none
  411f40:	ldrb	w0, [sp, #78]
  411f44:	tst	w1, w0
  411f48:	b.ne	411f64 <__fxstatat@plt+0xea84>  // b.any
  411f4c:	mov	w0, w19
  411f50:	ldp	x19, x20, [sp, #16]
  411f54:	ldp	x21, x22, [sp, #32]
  411f58:	ldp	x23, x24, [sp, #48]
  411f5c:	ldp	x29, x30, [sp], #80
  411f60:	ret
  411f64:	cbnz	w19, 411f04 <__fxstatat@plt+0xea24>
  411f68:	ldr	w2, [x20]
  411f6c:	mov	w1, w22
  411f70:	mov	x0, x21
  411f74:	bl	411de4 <__fxstatat@plt+0xe904>
  411f78:	mov	w19, w0
  411f7c:	b	411f4c <__fxstatat@plt+0xea6c>
  411f80:	mov	w19, #0xffffffff            	// #-1
  411f84:	b	411f4c <__fxstatat@plt+0xea6c>
  411f88:	add	x5, sp, #0x4f
  411f8c:	add	x4, sp, #0x4e
  411f90:	mov	w3, #0x1                   	// #1
  411f94:	mov	w2, w22
  411f98:	mov	x1, x21
  411f9c:	mov	x0, x20
  411fa0:	bl	411c60 <__fxstatat@plt+0xe780>
  411fa4:	ldrb	w1, [sp, #79]
  411fa8:	cbz	w1, 411ed8 <__fxstatat@plt+0xe9f8>
  411fac:	mov	w19, w0
  411fb0:	b	411f38 <__fxstatat@plt+0xea58>
  411fb4:	stp	x29, x30, [sp, #-16]!
  411fb8:	mov	x29, sp
  411fbc:	mov	w0, #0x1                   	// #1
  411fc0:	bl	404044 <__fxstatat@plt+0xb64>
  411fc4:	ldp	x29, x30, [sp], #16
  411fc8:	ret
  411fcc:	stp	x29, x30, [sp, #-96]!
  411fd0:	mov	x29, sp
  411fd4:	stp	x19, x20, [sp, #16]
  411fd8:	stp	x23, x24, [sp, #48]
  411fdc:	stp	x25, x26, [sp, #64]
  411fe0:	stp	x27, x28, [sp, #80]
  411fe4:	mov	x25, x0
  411fe8:	mov	x24, x1
  411fec:	mov	x27, x2
  411ff0:	mov	x23, x3
  411ff4:	bl	402c50 <strlen@plt>
  411ff8:	ldr	x19, [x24]
  411ffc:	cbz	x19, 4120bc <__fxstatat@plt+0xebdc>
  412000:	stp	x21, x22, [sp, #32]
  412004:	mov	x22, x0
  412008:	mov	x21, x27
  41200c:	mov	w28, #0x0                   	// #0
  412010:	mov	x26, #0xffffffffffffffff    	// #-1
  412014:	mov	x20, #0x0                   	// #0
  412018:	b	41203c <__fxstatat@plt+0xeb5c>
  41201c:	mov	x26, x20
  412020:	ldp	x21, x22, [sp, #32]
  412024:	b	4120a0 <__fxstatat@plt+0xebc0>
  412028:	mov	x26, x20
  41202c:	add	x20, x20, #0x1
  412030:	ldr	x19, [x24, x20, lsl #3]
  412034:	add	x21, x21, x23
  412038:	cbz	x19, 412090 <__fxstatat@plt+0xebb0>
  41203c:	mov	x2, x22
  412040:	mov	x1, x25
  412044:	mov	x0, x19
  412048:	bl	402ef0 <strncmp@plt>
  41204c:	cbnz	w0, 41202c <__fxstatat@plt+0xeb4c>
  412050:	mov	x0, x19
  412054:	bl	402c50 <strlen@plt>
  412058:	cmp	x0, x22
  41205c:	b.eq	41201c <__fxstatat@plt+0xeb3c>  // b.none
  412060:	cmn	x26, #0x1
  412064:	b.eq	412028 <__fxstatat@plt+0xeb48>  // b.none
  412068:	cbz	x27, 412088 <__fxstatat@plt+0xeba8>
  41206c:	mov	x2, x23
  412070:	mov	x1, x21
  412074:	madd	x0, x26, x23, x27
  412078:	bl	4030e0 <memcmp@plt>
  41207c:	cmp	w0, #0x0
  412080:	csinc	w28, w28, wzr, eq  // eq = none
  412084:	b	41202c <__fxstatat@plt+0xeb4c>
  412088:	mov	w28, #0x1                   	// #1
  41208c:	b	41202c <__fxstatat@plt+0xeb4c>
  412090:	cmp	w28, #0x0
  412094:	mov	x0, #0xfffffffffffffffe    	// #-2
  412098:	csel	x26, x26, x0, eq  // eq = none
  41209c:	ldp	x21, x22, [sp, #32]
  4120a0:	mov	x0, x26
  4120a4:	ldp	x19, x20, [sp, #16]
  4120a8:	ldp	x23, x24, [sp, #48]
  4120ac:	ldp	x25, x26, [sp, #64]
  4120b0:	ldp	x27, x28, [sp, #80]
  4120b4:	ldp	x29, x30, [sp], #96
  4120b8:	ret
  4120bc:	mov	x26, #0xffffffffffffffff    	// #-1
  4120c0:	b	4120a0 <__fxstatat@plt+0xebc0>
  4120c4:	stp	x29, x30, [sp, #-48]!
  4120c8:	mov	x29, sp
  4120cc:	stp	x19, x20, [sp, #16]
  4120d0:	str	x21, [sp, #32]
  4120d4:	mov	x21, x0
  4120d8:	mov	x20, x1
  4120dc:	cmn	x2, #0x1
  4120e0:	b.eq	412144 <__fxstatat@plt+0xec64>  // b.none
  4120e4:	mov	w2, #0x5                   	// #5
  4120e8:	adrp	x1, 416000 <__fxstatat@plt+0x12b20>
  4120ec:	add	x1, x1, #0x578
  4120f0:	mov	x0, #0x0                   	// #0
  4120f4:	bl	403350 <dcgettext@plt>
  4120f8:	mov	x19, x0
  4120fc:	mov	x2, x20
  412100:	mov	w1, #0x8                   	// #8
  412104:	mov	w0, #0x0                   	// #0
  412108:	bl	40e610 <__fxstatat@plt+0xb130>
  41210c:	mov	x20, x0
  412110:	mov	x1, x21
  412114:	mov	w0, #0x1                   	// #1
  412118:	bl	40e924 <__fxstatat@plt+0xb444>
  41211c:	mov	x4, x0
  412120:	mov	x3, x20
  412124:	mov	x2, x19
  412128:	mov	w1, #0x0                   	// #0
  41212c:	mov	w0, #0x0                   	// #0
  412130:	bl	402c90 <error@plt>
  412134:	ldp	x19, x20, [sp, #16]
  412138:	ldr	x21, [sp, #32]
  41213c:	ldp	x29, x30, [sp], #48
  412140:	ret
  412144:	mov	w2, #0x5                   	// #5
  412148:	adrp	x1, 416000 <__fxstatat@plt+0x12b20>
  41214c:	add	x1, x1, #0x558
  412150:	mov	x0, #0x0                   	// #0
  412154:	bl	403350 <dcgettext@plt>
  412158:	mov	x19, x0
  41215c:	b	4120fc <__fxstatat@plt+0xec1c>
  412160:	stp	x29, x30, [sp, #-96]!
  412164:	mov	x29, sp
  412168:	stp	x19, x20, [sp, #16]
  41216c:	stp	x21, x22, [sp, #32]
  412170:	stp	x23, x24, [sp, #48]
  412174:	mov	x24, x0
  412178:	mov	x20, x1
  41217c:	mov	x22, x2
  412180:	mov	w2, #0x5                   	// #5
  412184:	adrp	x1, 416000 <__fxstatat@plt+0x12b20>
  412188:	add	x1, x1, #0x598
  41218c:	mov	x0, #0x0                   	// #0
  412190:	bl	403350 <dcgettext@plt>
  412194:	adrp	x1, 42a000 <__fxstatat@plt+0x26b20>
  412198:	ldr	x1, [x1, #1328]
  41219c:	bl	403360 <fputs_unlocked@plt>
  4121a0:	ldr	x21, [x24]
  4121a4:	cbz	x21, 412248 <__fxstatat@plt+0xed68>
  4121a8:	stp	x25, x26, [sp, #64]
  4121ac:	stp	x27, x28, [sp, #80]
  4121b0:	mov	x23, #0x0                   	// #0
  4121b4:	mov	x19, #0x0                   	// #0
  4121b8:	adrp	x25, 42a000 <__fxstatat@plt+0x26b20>
  4121bc:	adrp	x26, 416000 <__fxstatat@plt+0x12b20>
  4121c0:	add	x26, x26, #0x5b0
  4121c4:	adrp	x27, 415000 <__fxstatat@plt+0x11b20>
  4121c8:	add	x27, x27, #0x3e8
  4121cc:	b	412204 <__fxstatat@plt+0xed24>
  4121d0:	ldr	x23, [x25, #1328]
  4121d4:	mov	x0, x21
  4121d8:	bl	40e93c <__fxstatat@plt+0xb45c>
  4121dc:	mov	x3, x0
  4121e0:	mov	x2, x26
  4121e4:	mov	w1, #0x1                   	// #1
  4121e8:	mov	x0, x23
  4121ec:	bl	403120 <__fprintf_chk@plt>
  4121f0:	mov	x23, x20
  4121f4:	add	x19, x19, #0x1
  4121f8:	ldr	x21, [x24, x19, lsl #3]
  4121fc:	add	x20, x20, x22
  412200:	cbz	x21, 412240 <__fxstatat@plt+0xed60>
  412204:	cbz	x19, 4121d0 <__fxstatat@plt+0xecf0>
  412208:	mov	x2, x22
  41220c:	mov	x1, x20
  412210:	mov	x0, x23
  412214:	bl	4030e0 <memcmp@plt>
  412218:	cbnz	w0, 4121d0 <__fxstatat@plt+0xecf0>
  41221c:	ldr	x28, [x25, #1328]
  412220:	mov	x0, x21
  412224:	bl	40e93c <__fxstatat@plt+0xb45c>
  412228:	mov	x3, x0
  41222c:	mov	x2, x27
  412230:	mov	w1, #0x1                   	// #1
  412234:	mov	x0, x28
  412238:	bl	403120 <__fprintf_chk@plt>
  41223c:	b	4121f4 <__fxstatat@plt+0xed14>
  412240:	ldp	x25, x26, [sp, #64]
  412244:	ldp	x27, x28, [sp, #80]
  412248:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  41224c:	ldr	x0, [x0, #1328]
  412250:	ldr	x1, [x0, #40]
  412254:	ldr	x2, [x0, #48]
  412258:	cmp	x1, x2
  41225c:	b.cs	412284 <__fxstatat@plt+0xeda4>  // b.hs, b.nlast
  412260:	add	x2, x1, #0x1
  412264:	str	x2, [x0, #40]
  412268:	mov	w0, #0xa                   	// #10
  41226c:	strb	w0, [x1]
  412270:	ldp	x19, x20, [sp, #16]
  412274:	ldp	x21, x22, [sp, #32]
  412278:	ldp	x23, x24, [sp, #48]
  41227c:	ldp	x29, x30, [sp], #96
  412280:	ret
  412284:	mov	w1, #0xa                   	// #10
  412288:	bl	4030a0 <__overflow@plt>
  41228c:	b	412270 <__fxstatat@plt+0xed90>
  412290:	stp	x29, x30, [sp, #-64]!
  412294:	mov	x29, sp
  412298:	stp	x19, x20, [sp, #16]
  41229c:	stp	x21, x22, [sp, #32]
  4122a0:	stp	x23, x24, [sp, #48]
  4122a4:	mov	x23, x0
  4122a8:	mov	x22, x1
  4122ac:	mov	x19, x2
  4122b0:	mov	x20, x3
  4122b4:	mov	x21, x4
  4122b8:	mov	x24, x5
  4122bc:	mov	x3, x4
  4122c0:	mov	x2, x20
  4122c4:	mov	x1, x19
  4122c8:	mov	x0, x22
  4122cc:	bl	411fcc <__fxstatat@plt+0xeaec>
  4122d0:	tbnz	x0, #63, 4122e8 <__fxstatat@plt+0xee08>
  4122d4:	ldp	x19, x20, [sp, #16]
  4122d8:	ldp	x21, x22, [sp, #32]
  4122dc:	ldp	x23, x24, [sp, #48]
  4122e0:	ldp	x29, x30, [sp], #64
  4122e4:	ret
  4122e8:	mov	x2, x0
  4122ec:	mov	x1, x22
  4122f0:	mov	x0, x23
  4122f4:	bl	4120c4 <__fxstatat@plt+0xebe4>
  4122f8:	mov	x2, x21
  4122fc:	mov	x1, x20
  412300:	mov	x0, x19
  412304:	bl	412160 <__fxstatat@plt+0xec80>
  412308:	blr	x24
  41230c:	mov	x0, #0xffffffffffffffff    	// #-1
  412310:	b	4122d4 <__fxstatat@plt+0xedf4>
  412314:	stp	x29, x30, [sp, #-64]!
  412318:	mov	x29, sp
  41231c:	stp	x21, x22, [sp, #32]
  412320:	ldr	x22, [x1]
  412324:	cbz	x22, 412374 <__fxstatat@plt+0xee94>
  412328:	stp	x19, x20, [sp, #16]
  41232c:	str	x23, [sp, #48]
  412330:	mov	x23, x0
  412334:	mov	x21, x3
  412338:	mov	x19, x2
  41233c:	add	x20, x1, #0x8
  412340:	mov	x2, x21
  412344:	mov	x1, x19
  412348:	mov	x0, x23
  41234c:	bl	4030e0 <memcmp@plt>
  412350:	cbz	w0, 41236c <__fxstatat@plt+0xee8c>
  412354:	ldr	x22, [x20], #8
  412358:	add	x19, x19, x21
  41235c:	cbnz	x22, 412340 <__fxstatat@plt+0xee60>
  412360:	ldp	x19, x20, [sp, #16]
  412364:	ldr	x23, [sp, #48]
  412368:	b	412374 <__fxstatat@plt+0xee94>
  41236c:	ldp	x19, x20, [sp, #16]
  412370:	ldr	x23, [sp, #48]
  412374:	mov	x0, x22
  412378:	ldp	x21, x22, [sp, #32]
  41237c:	ldp	x29, x30, [sp], #64
  412380:	ret
  412384:	stp	x29, x30, [sp, #-48]!
  412388:	mov	x29, sp
  41238c:	stp	x19, x20, [sp, #16]
  412390:	str	x21, [sp, #32]
  412394:	mov	x19, x0
  412398:	bl	402df0 <__fpending@plt>
  41239c:	mov	x21, x0
  4123a0:	ldr	w20, [x19]
  4123a4:	and	w20, w20, #0x20
  4123a8:	mov	x0, x19
  4123ac:	bl	4132d8 <__fxstatat@plt+0xfdf8>
  4123b0:	cbnz	w20, 4123dc <__fxstatat@plt+0xeefc>
  4123b4:	cbz	w0, 4123cc <__fxstatat@plt+0xeeec>
  4123b8:	cbnz	x21, 4123f0 <__fxstatat@plt+0xef10>
  4123bc:	bl	4033f0 <__errno_location@plt>
  4123c0:	ldr	w0, [x0]
  4123c4:	cmp	w0, #0x9
  4123c8:	csetm	w0, ne  // ne = any
  4123cc:	ldp	x19, x20, [sp, #16]
  4123d0:	ldr	x21, [sp, #32]
  4123d4:	ldp	x29, x30, [sp], #48
  4123d8:	ret
  4123dc:	cbnz	w0, 4123f8 <__fxstatat@plt+0xef18>
  4123e0:	bl	4033f0 <__errno_location@plt>
  4123e4:	str	wzr, [x0]
  4123e8:	mov	w0, #0xffffffff            	// #-1
  4123ec:	b	4123cc <__fxstatat@plt+0xeeec>
  4123f0:	mov	w0, #0xffffffff            	// #-1
  4123f4:	b	4123cc <__fxstatat@plt+0xeeec>
  4123f8:	mov	w0, #0xffffffff            	// #-1
  4123fc:	b	4123cc <__fxstatat@plt+0xeeec>
  412400:	stp	x29, x30, [sp, #-48]!
  412404:	mov	x29, sp
  412408:	stp	x19, x20, [sp, #16]
  41240c:	bl	402d30 <opendir@plt>
  412410:	mov	x19, x0
  412414:	cbz	x0, 412424 <__fxstatat@plt+0xef44>
  412418:	bl	4032e0 <dirfd@plt>
  41241c:	cmp	w0, #0x2
  412420:	b.ls	412434 <__fxstatat@plt+0xef54>  // b.plast
  412424:	mov	x0, x19
  412428:	ldp	x19, x20, [sp, #16]
  41242c:	ldp	x29, x30, [sp], #48
  412430:	ret
  412434:	stp	x21, x22, [sp, #32]
  412438:	mov	w2, #0x3                   	// #3
  41243c:	mov	w1, #0x406                 	// #1030
  412440:	bl	413378 <__fxstatat@plt+0xfe98>
  412444:	mov	w20, w0
  412448:	tbz	w0, #31, 412474 <__fxstatat@plt+0xef94>
  41244c:	bl	4033f0 <__errno_location@plt>
  412450:	ldr	w22, [x0]
  412454:	mov	x21, #0x0                   	// #0
  412458:	mov	x0, x19
  41245c:	bl	403010 <closedir@plt>
  412460:	bl	4033f0 <__errno_location@plt>
  412464:	str	w22, [x0]
  412468:	mov	x19, x21
  41246c:	ldp	x21, x22, [sp, #32]
  412470:	b	412424 <__fxstatat@plt+0xef44>
  412474:	bl	403050 <fdopendir@plt>
  412478:	mov	x21, x0
  41247c:	bl	4033f0 <__errno_location@plt>
  412480:	ldr	w22, [x0]
  412484:	cbnz	x21, 412458 <__fxstatat@plt+0xef78>
  412488:	mov	w0, w20
  41248c:	bl	403020 <close@plt>
  412490:	b	412458 <__fxstatat@plt+0xef78>
  412494:	stp	x29, x30, [sp, #-16]!
  412498:	mov	x29, sp
  41249c:	mov	x1, x0
  4124a0:	mov	w0, #0x0                   	// #0
  4124a4:	bl	402d60 <clock_gettime@plt>
  4124a8:	ldp	x29, x30, [sp], #16
  4124ac:	ret
  4124b0:	stp	x29, x30, [sp, #-32]!
  4124b4:	mov	x29, sp
  4124b8:	add	x0, sp, #0x10
  4124bc:	bl	412494 <__fxstatat@plt+0xefb4>
  4124c0:	ldp	x0, x1, [sp, #16]
  4124c4:	ldp	x29, x30, [sp], #32
  4124c8:	ret
  4124cc:	stp	x29, x30, [sp, #-32]!
  4124d0:	mov	x29, sp
  4124d4:	mov	x1, #0x0                   	// #0
  4124d8:	bl	4034c0 <setlocale@plt>
  4124dc:	mov	w1, #0x1                   	// #1
  4124e0:	cbz	x0, 41251c <__fxstatat@plt+0xf03c>
  4124e4:	str	x19, [sp, #16]
  4124e8:	mov	x19, x0
  4124ec:	adrp	x1, 416000 <__fxstatat@plt+0x12b20>
  4124f0:	add	x1, x1, #0x5b8
  4124f4:	bl	403130 <strcmp@plt>
  4124f8:	mov	w1, #0x0                   	// #0
  4124fc:	cbz	w0, 412528 <__fxstatat@plt+0xf048>
  412500:	adrp	x1, 416000 <__fxstatat@plt+0x12b20>
  412504:	add	x1, x1, #0x5c0
  412508:	mov	x0, x19
  41250c:	bl	403130 <strcmp@plt>
  412510:	cmp	w0, #0x0
  412514:	cset	w1, ne  // ne = any
  412518:	ldr	x19, [sp, #16]
  41251c:	mov	w0, w1
  412520:	ldp	x29, x30, [sp], #32
  412524:	ret
  412528:	ldr	x19, [sp, #16]
  41252c:	b	41251c <__fxstatat@plt+0xf03c>
  412530:	ldrb	w3, [x0]
  412534:	cbz	w3, 412558 <__fxstatat@plt+0xf078>
  412538:	mov	x2, #0x0                   	// #0
  41253c:	ror	x2, x2, #55
  412540:	add	x2, x2, w3, uxtb
  412544:	ldrb	w3, [x0, #1]!
  412548:	cbnz	w3, 41253c <__fxstatat@plt+0xf05c>
  41254c:	udiv	x0, x2, x1
  412550:	msub	x0, x0, x1, x2
  412554:	ret
  412558:	mov	x2, #0x0                   	// #0
  41255c:	b	41254c <__fxstatat@plt+0xf06c>
  412560:	stp	x29, x30, [sp, #-16]!
  412564:	mov	x29, sp
  412568:	mov	w0, #0xe                   	// #14
  41256c:	bl	402e60 <nl_langinfo@plt>
  412570:	cbz	x0, 412590 <__fxstatat@plt+0xf0b0>
  412574:	ldrb	w2, [x0]
  412578:	adrp	x1, 416000 <__fxstatat@plt+0x12b20>
  41257c:	add	x1, x1, #0x5c8
  412580:	cmp	w2, #0x0
  412584:	csel	x0, x1, x0, eq  // eq = none
  412588:	ldp	x29, x30, [sp], #16
  41258c:	ret
  412590:	adrp	x0, 416000 <__fxstatat@plt+0x12b20>
  412594:	add	x0, x0, #0x5c8
  412598:	b	412588 <__fxstatat@plt+0xf0a8>
  41259c:	stp	x29, x30, [sp, #-224]!
  4125a0:	mov	x29, sp
  4125a4:	stp	x19, x20, [sp, #16]
  4125a8:	stp	x21, x22, [sp, #32]
  4125ac:	stp	x23, x24, [sp, #48]
  4125b0:	stp	x25, x26, [sp, #64]
  4125b4:	mov	w20, w0
  4125b8:	mov	x21, x1
  4125bc:	mov	w25, w2
  4125c0:	mov	w22, w3
  4125c4:	mov	w26, w4
  4125c8:	mov	w24, w5
  4125cc:	mov	w23, w6
  4125d0:	tbnz	w0, #31, 412634 <__fxstatat@plt+0xf154>
  4125d4:	add	x2, sp, #0x60
  4125d8:	mov	w1, w0
  4125dc:	mov	w0, #0x0                   	// #0
  4125e0:	bl	403340 <__fxstat@plt>
  4125e4:	mov	w19, w0
  4125e8:	cbnz	w0, 412788 <__fxstatat@plt+0xf2a8>
  4125ec:	str	x27, [sp, #80]
  4125f0:	ldr	w27, [sp, #112]
  4125f4:	and	w0, w27, #0xf000
  4125f8:	cmp	w0, #0x4, lsl #12
  4125fc:	b.eq	412650 <__fxstatat@plt+0xf170>  // b.none
  412600:	bl	4033f0 <__errno_location@plt>
  412604:	mov	w1, #0x14                  	// #20
  412608:	str	w1, [x0]
  41260c:	tbz	w20, #31, 412780 <__fxstatat@plt+0xf2a0>
  412610:	mov	w19, #0xffffffff            	// #-1
  412614:	ldr	x27, [sp, #80]
  412618:	mov	w0, w19
  41261c:	ldp	x19, x20, [sp, #16]
  412620:	ldp	x21, x22, [sp, #32]
  412624:	ldp	x23, x24, [sp, #48]
  412628:	ldp	x25, x26, [sp, #64]
  41262c:	ldp	x29, x30, [sp], #224
  412630:	ret
  412634:	add	x2, sp, #0x60
  412638:	mov	w0, #0x0                   	// #0
  41263c:	bl	403420 <__xstat@plt>
  412640:	mov	w19, w0
  412644:	cbnz	w0, 412618 <__fxstatat@plt+0xf138>
  412648:	str	x27, [sp, #80]
  41264c:	b	4125f0 <__fxstatat@plt+0xf110>
  412650:	cmn	w22, #0x1
  412654:	b.eq	412690 <__fxstatat@plt+0xf1b0>  // b.none
  412658:	ldr	w0, [sp, #120]
  41265c:	cmp	w0, w22
  412660:	b.eq	412690 <__fxstatat@plt+0xf1b0>  // b.none
  412664:	tbz	w20, #31, 4126ac <__fxstatat@plt+0xf1cc>
  412668:	cmn	w25, #0x1
  41266c:	b.eq	4126fc <__fxstatat@plt+0xf21c>  // b.none
  412670:	mov	w2, w26
  412674:	mov	w1, w22
  412678:	mov	x0, x21
  41267c:	bl	403170 <lchown@plt>
  412680:	mov	w19, w0
  412684:	cbz	w19, 4126c4 <__fxstatat@plt+0xf1e4>
  412688:	ldr	x27, [sp, #80]
  41268c:	b	412618 <__fxstatat@plt+0xf138>
  412690:	cmn	w26, #0x1
  412694:	b.eq	4127a4 <__fxstatat@plt+0xf2c4>  // b.none
  412698:	ldr	w0, [sp, #124]
  41269c:	cmp	w0, w26
  4126a0:	b.ne	412664 <__fxstatat@plt+0xf184>  // b.any
  4126a4:	mov	w0, #0x0                   	// #0
  4126a8:	b	4126d4 <__fxstatat@plt+0xf1f4>
  4126ac:	mov	w2, w26
  4126b0:	mov	w1, w22
  4126b4:	mov	w0, w20
  4126b8:	bl	403470 <fchown@plt>
  4126bc:	mov	w19, w0
  4126c0:	cbnz	w0, 4126f4 <__fxstatat@plt+0xf214>
  4126c4:	mov	w0, #0x49                  	// #73
  4126c8:	and	w1, w27, #0xc00
  4126cc:	ands	w0, w27, w0
  4126d0:	csel	w0, w1, w0, ne  // ne = any
  4126d4:	eor	w1, w27, w24
  4126d8:	orr	w0, w1, w0
  4126dc:	tst	w0, w23
  4126e0:	b.ne	412714 <__fxstatat@plt+0xf234>  // b.any
  4126e4:	tbz	w20, #31, 412750 <__fxstatat@plt+0xf270>
  4126e8:	mov	w19, #0x0                   	// #0
  4126ec:	ldr	x27, [sp, #80]
  4126f0:	b	412618 <__fxstatat@plt+0xf138>
  4126f4:	ldr	x27, [sp, #80]
  4126f8:	b	412788 <__fxstatat@plt+0xf2a8>
  4126fc:	mov	w2, w26
  412700:	mov	w1, w22
  412704:	mov	x0, x21
  412708:	bl	403430 <chown@plt>
  41270c:	mov	w19, w0
  412710:	b	412684 <__fxstatat@plt+0xf1a4>
  412714:	bic	w1, w27, w23
  412718:	and	w1, w1, #0xfff
  41271c:	orr	w1, w1, w24
  412720:	tbz	w20, #31, 412740 <__fxstatat@plt+0xf260>
  412724:	cmn	w25, #0x1
  412728:	b.eq	41276c <__fxstatat@plt+0xf28c>  // b.none
  41272c:	mov	x0, x21
  412730:	bl	402ea0 <chmod@plt>
  412734:	mov	w19, w0
  412738:	ldr	x27, [sp, #80]
  41273c:	b	412618 <__fxstatat@plt+0xf138>
  412740:	mov	w0, w20
  412744:	bl	402f80 <fchmod@plt>
  412748:	mov	w19, w0
  41274c:	cbnz	w0, 412764 <__fxstatat@plt+0xf284>
  412750:	mov	w0, w20
  412754:	bl	403020 <close@plt>
  412758:	mov	w19, w0
  41275c:	ldr	x27, [sp, #80]
  412760:	b	412618 <__fxstatat@plt+0xf138>
  412764:	ldr	x27, [sp, #80]
  412768:	b	412788 <__fxstatat@plt+0xf2a8>
  41276c:	mov	x0, x21
  412770:	bl	402ea0 <chmod@plt>
  412774:	mov	w19, w0
  412778:	ldr	x27, [sp, #80]
  41277c:	b	412618 <__fxstatat@plt+0xf138>
  412780:	mov	w19, #0xffffffff            	// #-1
  412784:	ldr	x27, [sp, #80]
  412788:	bl	4033f0 <__errno_location@plt>
  41278c:	mov	x21, x0
  412790:	ldr	w22, [x0]
  412794:	mov	w0, w20
  412798:	bl	403020 <close@plt>
  41279c:	str	w22, [x21]
  4127a0:	b	412618 <__fxstatat@plt+0xf138>
  4127a4:	mov	w0, #0x0                   	// #0
  4127a8:	b	4126d4 <__fxstatat@plt+0xf1f4>
  4127ac:	stp	x29, x30, [sp, #-64]!
  4127b0:	mov	x29, sp
  4127b4:	str	x3, [sp, #56]
  4127b8:	mov	w3, #0x0                   	// #0
  4127bc:	tbnz	w2, #6, 4127d0 <__fxstatat@plt+0xf2f0>
  4127c0:	bl	4033d0 <openat@plt>
  4127c4:	bl	40fa5c <__fxstatat@plt+0xc57c>
  4127c8:	ldp	x29, x30, [sp], #64
  4127cc:	ret
  4127d0:	add	x3, sp, #0x40
  4127d4:	str	x3, [sp, #16]
  4127d8:	str	x3, [sp, #24]
  4127dc:	add	x3, sp, #0x30
  4127e0:	str	x3, [sp, #32]
  4127e4:	str	wzr, [sp, #44]
  4127e8:	str	wzr, [sp, #40]
  4127ec:	ldr	x3, [sp, #24]
  4127f0:	sub	x3, x3, #0x8
  4127f4:	ldr	w3, [x3]
  4127f8:	b	4127c0 <__fxstatat@plt+0xf2e0>
  4127fc:	stp	x29, x30, [sp, #-32]!
  412800:	mov	x29, sp
  412804:	str	x19, [sp, #16]
  412808:	mov	x19, x0
  41280c:	mov	x0, #0x18                  	// #24
  412810:	bl	410f38 <__fxstatat@plt+0xda58>
  412814:	str	x19, [x0]
  412818:	str	xzr, [x0, #16]
  41281c:	str	xzr, [x0, #8]
  412820:	ldr	x19, [sp, #16]
  412824:	ldp	x29, x30, [sp], #32
  412828:	ret
  41282c:	stp	x29, x30, [sp, #-16]!
  412830:	mov	x29, sp
  412834:	bl	412a34 <__fxstatat@plt+0xf554>
  412838:	cbz	x0, 412840 <__fxstatat@plt+0xf360>
  41283c:	bl	4127fc <__fxstatat@plt+0xf31c>
  412840:	ldp	x29, x30, [sp], #16
  412844:	ret
  412848:	ldr	x0, [x0]
  41284c:	ret
  412850:	stp	x29, x30, [sp, #-80]!
  412854:	mov	x29, sp
  412858:	stp	x19, x20, [sp, #16]
  41285c:	stp	x21, x22, [sp, #32]
  412860:	stp	x23, x24, [sp, #48]
  412864:	mov	x23, x0
  412868:	mov	x21, x1
  41286c:	ldr	x24, [x0]
  412870:	ldr	x20, [x0, #8]
  412874:	ldr	x19, [x0, #16]
  412878:	add	x22, x1, #0x1
  41287c:	b	4128d8 <__fxstatat@plt+0xf3f8>
  412880:	add	x1, sp, #0x48
  412884:	mov	x0, x24
  412888:	bl	412cb4 <__fxstatat@plt+0xf7d4>
  41288c:	add	x0, sp, #0x48
  412890:	ldrb	w1, [x0], #1
  412894:	add	x20, x1, x20, lsl #8
  412898:	lsl	x19, x19, #8
  41289c:	add	x19, x19, #0xff
  4128a0:	cmp	x21, x19
  4128a4:	b.hi	412890 <__fxstatat@plt+0xf3b0>  // b.pmore
  4128a8:	cmp	x19, x21
  4128ac:	b.eq	412900 <__fxstatat@plt+0xf420>  // b.none
  4128b0:	sub	x2, x19, x21
  4128b4:	udiv	x1, x2, x22
  4128b8:	msub	x1, x1, x22, x2
  4128bc:	udiv	x0, x20, x22
  4128c0:	msub	x0, x0, x22, x20
  4128c4:	sub	x19, x19, x1
  4128c8:	cmp	x20, x19
  4128cc:	b.ls	412920 <__fxstatat@plt+0xf440>  // b.plast
  4128d0:	sub	x19, x1, #0x1
  4128d4:	mov	x20, x0
  4128d8:	cmp	x19, x21
  4128dc:	b.cs	4128a8 <__fxstatat@plt+0xf3c8>  // b.hs, b.nlast
  4128e0:	mov	x3, x19
  4128e4:	mov	x2, #0x0                   	// #0
  4128e8:	lsl	x3, x3, #8
  4128ec:	add	x3, x3, #0xff
  4128f0:	add	x2, x2, #0x1
  4128f4:	cmp	x21, x3
  4128f8:	b.hi	4128e8 <__fxstatat@plt+0xf408>  // b.pmore
  4128fc:	b	412880 <__fxstatat@plt+0xf3a0>
  412900:	str	xzr, [x23, #16]
  412904:	str	xzr, [x23, #8]
  412908:	mov	x0, x20
  41290c:	ldp	x19, x20, [sp, #16]
  412910:	ldp	x21, x22, [sp, #32]
  412914:	ldp	x23, x24, [sp, #48]
  412918:	ldp	x29, x30, [sp], #80
  41291c:	ret
  412920:	udiv	x20, x20, x22
  412924:	str	x20, [x23, #8]
  412928:	udiv	x2, x2, x22
  41292c:	str	x2, [x23, #16]
  412930:	mov	x20, x0
  412934:	b	412908 <__fxstatat@plt+0xf428>
  412938:	stp	x29, x30, [sp, #-32]!
  41293c:	mov	x29, sp
  412940:	str	x19, [sp, #16]
  412944:	mov	x19, x0
  412948:	mov	x2, #0xffffffffffffffff    	// #-1
  41294c:	mov	x1, #0x18                  	// #24
  412950:	bl	403300 <__explicit_bzero_chk@plt>
  412954:	mov	x0, x19
  412958:	bl	4031b0 <free@plt>
  41295c:	ldr	x19, [sp, #16]
  412960:	ldp	x29, x30, [sp], #32
  412964:	ret
  412968:	stp	x29, x30, [sp, #-48]!
  41296c:	mov	x29, sp
  412970:	stp	x19, x20, [sp, #16]
  412974:	stp	x21, x22, [sp, #32]
  412978:	mov	x20, x0
  41297c:	ldr	x0, [x0]
  412980:	bl	412e1c <__fxstatat@plt+0xf93c>
  412984:	mov	w21, w0
  412988:	bl	4033f0 <__errno_location@plt>
  41298c:	mov	x19, x0
  412990:	ldr	w22, [x0]
  412994:	mov	x0, x20
  412998:	bl	412938 <__fxstatat@plt+0xf458>
  41299c:	str	w22, [x19]
  4129a0:	mov	w0, w21
  4129a4:	ldp	x19, x20, [sp, #16]
  4129a8:	ldp	x21, x22, [sp, #32]
  4129ac:	ldp	x29, x30, [sp], #48
  4129b0:	ret
  4129b4:	stp	x29, x30, [sp, #-48]!
  4129b8:	mov	x29, sp
  4129bc:	stp	x19, x20, [sp, #16]
  4129c0:	stp	x21, x22, [sp, #32]
  4129c4:	cbz	x0, 412a14 <__fxstatat@plt+0xf534>
  4129c8:	mov	x19, x0
  4129cc:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  4129d0:	ldr	w22, [x0, #1216]
  4129d4:	bl	4033f0 <__errno_location@plt>
  4129d8:	ldr	w21, [x0]
  4129dc:	cbnz	w21, 412a18 <__fxstatat@plt+0xf538>
  4129e0:	mov	w2, #0x5                   	// #5
  4129e4:	adrp	x1, 416000 <__fxstatat@plt+0x12b20>
  4129e8:	add	x1, x1, #0x5d0
  4129ec:	mov	x0, #0x0                   	// #0
  4129f0:	bl	403350 <dcgettext@plt>
  4129f4:	mov	x20, x0
  4129f8:	mov	x0, x19
  4129fc:	bl	40e93c <__fxstatat@plt+0xb45c>
  412a00:	mov	x3, x0
  412a04:	mov	x2, x20
  412a08:	mov	w1, w21
  412a0c:	mov	w0, w22
  412a10:	bl	402c90 <error@plt>
  412a14:	bl	403070 <abort@plt>
  412a18:	mov	w2, #0x5                   	// #5
  412a1c:	adrp	x1, 416000 <__fxstatat@plt+0x12b20>
  412a20:	add	x1, x1, #0x5e0
  412a24:	mov	x0, #0x0                   	// #0
  412a28:	bl	403350 <dcgettext@plt>
  412a2c:	mov	x20, x0
  412a30:	b	4129f8 <__fxstatat@plt+0xf518>
  412a34:	stp	x29, x30, [sp, #-64]!
  412a38:	mov	x29, sp
  412a3c:	stp	x19, x20, [sp, #16]
  412a40:	cbz	x1, 412ab8 <__fxstatat@plt+0xf5d8>
  412a44:	stp	x21, x22, [sp, #32]
  412a48:	mov	x21, x0
  412a4c:	mov	x20, x1
  412a50:	cbz	x0, 412b28 <__fxstatat@plt+0xf648>
  412a54:	adrp	x1, 416000 <__fxstatat@plt+0x12b20>
  412a58:	add	x1, x1, #0x5f0
  412a5c:	bl	4136d0 <__fxstatat@plt+0x101f0>
  412a60:	mov	x22, x0
  412a64:	cbz	x0, 412b1c <__fxstatat@plt+0xf63c>
  412a68:	mov	x0, #0x1038                	// #4152
  412a6c:	bl	410f38 <__fxstatat@plt+0xda58>
  412a70:	mov	x19, x0
  412a74:	str	x22, [x0]
  412a78:	adrp	x0, 412000 <__fxstatat@plt+0xeb20>
  412a7c:	add	x0, x0, #0x9b4
  412a80:	str	x0, [x19, #8]
  412a84:	str	x21, [x19, #16]
  412a88:	cmp	x20, #0x1, lsl #12
  412a8c:	mov	x3, #0x1000                	// #4096
  412a90:	csel	x3, x20, x3, ls  // ls = plast
  412a94:	mov	w2, #0x0                   	// #0
  412a98:	add	x1, x19, #0x18
  412a9c:	mov	x0, x22
  412aa0:	bl	402d80 <setvbuf@plt>
  412aa4:	ldp	x21, x22, [sp, #32]
  412aa8:	mov	x0, x19
  412aac:	ldp	x19, x20, [sp, #16]
  412ab0:	ldp	x29, x30, [sp], #64
  412ab4:	ret
  412ab8:	mov	x0, #0x1038                	// #4152
  412abc:	bl	410f38 <__fxstatat@plt+0xda58>
  412ac0:	mov	x19, x0
  412ac4:	str	xzr, [x0]
  412ac8:	adrp	x0, 412000 <__fxstatat@plt+0xeb20>
  412acc:	add	x0, x0, #0x9b4
  412ad0:	str	x0, [x19, #8]
  412ad4:	str	xzr, [x19, #16]
  412ad8:	b	412aa8 <__fxstatat@plt+0xf5c8>
  412adc:	mov	x22, #0x800                 	// #2048
  412ae0:	sub	x22, x22, x20
  412ae4:	cmp	x22, #0x10
  412ae8:	mov	x0, #0x10                  	// #16
  412aec:	csel	x22, x22, x0, ls  // ls = plast
  412af0:	mov	x1, #0x0                   	// #0
  412af4:	add	x0, sp, #0x30
  412af8:	bl	402f60 <gettimeofday@plt>
  412afc:	mov	x2, x22
  412b00:	add	x1, sp, #0x30
  412b04:	add	x0, x21, x20
  412b08:	bl	402c10 <memcpy@plt>
  412b0c:	add	x22, x20, x22
  412b10:	cmp	x22, #0x7ff
  412b14:	b.ls	412bd0 <__fxstatat@plt+0xf6f0>  // b.plast
  412b18:	b	412ba0 <__fxstatat@plt+0xf6c0>
  412b1c:	mov	x19, x0
  412b20:	ldp	x21, x22, [sp, #32]
  412b24:	b	412aa8 <__fxstatat@plt+0xf5c8>
  412b28:	mov	x0, #0x1038                	// #4152
  412b2c:	bl	410f38 <__fxstatat@plt+0xda58>
  412b30:	mov	x19, x0
  412b34:	str	xzr, [x0]
  412b38:	adrp	x0, 412000 <__fxstatat@plt+0xeb20>
  412b3c:	add	x0, x0, #0x9b4
  412b40:	str	x0, [x19, #8]
  412b44:	str	xzr, [x19, #16]
  412b48:	str	xzr, [x19, #24]
  412b4c:	add	x21, x19, #0x20
  412b50:	mov	w1, #0x0                   	// #0
  412b54:	adrp	x0, 416000 <__fxstatat@plt+0x12b20>
  412b58:	add	x0, x0, #0x5f8
  412b5c:	bl	402eb0 <open@plt>
  412b60:	mov	w22, w0
  412b64:	tbnz	w0, #31, 412bb0 <__fxstatat@plt+0xf6d0>
  412b68:	cmp	x20, #0x800
  412b6c:	mov	x3, #0x1018                	// #4120
  412b70:	mov	x2, #0x800                 	// #2048
  412b74:	csel	x2, x20, x2, ls  // ls = plast
  412b78:	mov	x1, x21
  412b7c:	mov	w0, w22
  412b80:	bl	403280 <__read_chk@plt>
  412b84:	mov	x20, x0
  412b88:	mov	w0, w22
  412b8c:	bl	403020 <close@plt>
  412b90:	cmp	x20, #0x0
  412b94:	csel	x20, x20, xzr, ge  // ge = tcont
  412b98:	cmp	x20, #0x7ff
  412b9c:	b.ls	412adc <__fxstatat@plt+0xf5fc>  // b.plast
  412ba0:	mov	x0, x21
  412ba4:	bl	413088 <__fxstatat@plt+0xfba8>
  412ba8:	ldp	x21, x22, [sp, #32]
  412bac:	b	412aa8 <__fxstatat@plt+0xf5c8>
  412bb0:	mov	x22, #0x10                  	// #16
  412bb4:	mov	x1, #0x0                   	// #0
  412bb8:	add	x0, sp, #0x30
  412bbc:	bl	402f60 <gettimeofday@plt>
  412bc0:	mov	x2, x22
  412bc4:	add	x1, sp, #0x30
  412bc8:	mov	x0, x21
  412bcc:	bl	402c10 <memcpy@plt>
  412bd0:	mov	x0, #0x800                 	// #2048
  412bd4:	sub	x20, x0, x22
  412bd8:	cmp	x20, #0x4
  412bdc:	mov	x0, #0x4                   	// #4
  412be0:	csel	x20, x20, x0, ls  // ls = plast
  412be4:	bl	402e50 <getpid@plt>
  412be8:	str	w0, [sp, #48]
  412bec:	mov	x2, x20
  412bf0:	add	x1, sp, #0x30
  412bf4:	add	x0, x21, x22
  412bf8:	bl	402c10 <memcpy@plt>
  412bfc:	add	x20, x20, x22
  412c00:	cmp	x20, #0x7ff
  412c04:	b.hi	412ba0 <__fxstatat@plt+0xf6c0>  // b.pmore
  412c08:	mov	x22, #0x800                 	// #2048
  412c0c:	sub	x22, x22, x20
  412c10:	cmp	x22, #0x4
  412c14:	mov	x0, #0x4                   	// #4
  412c18:	csel	x22, x22, x0, ls  // ls = plast
  412c1c:	bl	402ed0 <getppid@plt>
  412c20:	str	w0, [sp, #48]
  412c24:	mov	x2, x22
  412c28:	add	x1, sp, #0x30
  412c2c:	add	x0, x21, x20
  412c30:	bl	402c10 <memcpy@plt>
  412c34:	add	x20, x20, x22
  412c38:	cmp	x20, #0x7ff
  412c3c:	b.hi	412ba0 <__fxstatat@plt+0xf6c0>  // b.pmore
  412c40:	mov	x22, #0x800                 	// #2048
  412c44:	sub	x22, x22, x20
  412c48:	cmp	x22, #0x4
  412c4c:	mov	x0, #0x4                   	// #4
  412c50:	csel	x22, x22, x0, ls  // ls = plast
  412c54:	bl	402d20 <getuid@plt>
  412c58:	str	w0, [sp, #48]
  412c5c:	mov	x2, x22
  412c60:	add	x1, sp, #0x30
  412c64:	add	x0, x21, x20
  412c68:	bl	402c10 <memcpy@plt>
  412c6c:	add	x20, x20, x22
  412c70:	cmp	x20, #0x7ff
  412c74:	b.hi	412ba0 <__fxstatat@plt+0xf6c0>  // b.pmore
  412c78:	bl	4031e0 <getgid@plt>
  412c7c:	str	w0, [sp, #48]
  412c80:	mov	x0, #0x800                 	// #2048
  412c84:	sub	x0, x0, x20
  412c88:	cmp	x0, #0x4
  412c8c:	mov	x2, #0x4                   	// #4
  412c90:	csel	x2, x0, x2, ls  // ls = plast
  412c94:	add	x1, sp, #0x30
  412c98:	add	x0, x21, x20
  412c9c:	bl	402c10 <memcpy@plt>
  412ca0:	b	412ba0 <__fxstatat@plt+0xf6c0>
  412ca4:	str	x1, [x0, #8]
  412ca8:	ret
  412cac:	str	x1, [x0, #16]
  412cb0:	ret
  412cb4:	stp	x29, x30, [sp, #-80]!
  412cb8:	mov	x29, sp
  412cbc:	stp	x19, x20, [sp, #16]
  412cc0:	stp	x21, x22, [sp, #32]
  412cc4:	stp	x23, x24, [sp, #48]
  412cc8:	mov	x21, x0
  412ccc:	mov	x19, x1
  412cd0:	mov	x20, x2
  412cd4:	ldr	x0, [x0]
  412cd8:	cbz	x0, 412d30 <__fxstatat@plt+0xf850>
  412cdc:	mov	x23, #0x1                   	// #1
  412ce0:	ldr	x3, [x21]
  412ce4:	mov	x2, x20
  412ce8:	mov	x1, x23
  412cec:	mov	x0, x19
  412cf0:	bl	4030c0 <fread_unlocked@plt>
  412cf4:	mov	x22, x0
  412cf8:	bl	4033f0 <__errno_location@plt>
  412cfc:	ldr	w2, [x0]
  412d00:	add	x19, x19, x22
  412d04:	subs	x20, x20, x22
  412d08:	b.eq	412e00 <__fxstatat@plt+0xf920>  // b.none
  412d0c:	ldr	x1, [x21]
  412d10:	ldr	w1, [x1]
  412d14:	ands	w1, w1, #0x20
  412d18:	csel	w2, w2, w1, ne  // ne = any
  412d1c:	str	w2, [x0]
  412d20:	ldr	x1, [x21, #8]
  412d24:	ldr	x0, [x21, #16]
  412d28:	blr	x1
  412d2c:	b	412ce0 <__fxstatat@plt+0xf800>
  412d30:	str	x25, [sp, #64]
  412d34:	ldr	x22, [x21, #24]
  412d38:	add	x24, x21, #0x838
  412d3c:	mov	x23, #0x800                 	// #2048
  412d40:	add	x25, x21, #0x20
  412d44:	cmp	x2, x22
  412d48:	b.hi	412da4 <__fxstatat@plt+0xf8c4>  // b.pmore
  412d4c:	mov	x23, x2
  412d50:	b	412d64 <__fxstatat@plt+0xf884>
  412d54:	mov	x1, x24
  412d58:	add	x0, x21, #0x20
  412d5c:	bl	412e60 <__fxstatat@plt+0xf980>
  412d60:	mov	x22, #0x800                 	// #2048
  412d64:	sub	x1, x21, x22
  412d68:	mov	x2, x23
  412d6c:	add	x1, x1, #0x1, lsl #12
  412d70:	add	x1, x1, #0x38
  412d74:	mov	x0, x19
  412d78:	bl	402c10 <memcpy@plt>
  412d7c:	sub	x22, x22, x23
  412d80:	str	x22, [x21, #24]
  412d84:	ldr	x25, [sp, #64]
  412d88:	b	412e00 <__fxstatat@plt+0xf920>
  412d8c:	mov	x1, x24
  412d90:	mov	x0, x25
  412d94:	bl	412e60 <__fxstatat@plt+0xf980>
  412d98:	mov	x22, x23
  412d9c:	cmp	x20, #0x800
  412da0:	b.ls	412e14 <__fxstatat@plt+0xf934>  // b.plast
  412da4:	sub	x1, x23, x22
  412da8:	mov	x2, x22
  412dac:	add	x1, x24, x1
  412db0:	mov	x0, x19
  412db4:	bl	402c10 <memcpy@plt>
  412db8:	add	x19, x19, x22
  412dbc:	sub	x20, x20, x22
  412dc0:	tst	x19, #0x7
  412dc4:	b.ne	412d8c <__fxstatat@plt+0xf8ac>  // b.any
  412dc8:	and	x25, x20, #0x7ff
  412dcc:	mov	x23, x20
  412dd0:	add	x20, x20, x19
  412dd4:	add	x22, x21, #0x20
  412dd8:	sub	x19, x20, x23
  412ddc:	cmp	x25, x23
  412de0:	b.eq	412d54 <__fxstatat@plt+0xf874>  // b.none
  412de4:	mov	x1, x19
  412de8:	mov	x0, x22
  412dec:	bl	412e60 <__fxstatat@plt+0xf980>
  412df0:	subs	x23, x23, #0x800
  412df4:	b.ne	412dd8 <__fxstatat@plt+0xf8f8>  // b.any
  412df8:	str	xzr, [x21, #24]
  412dfc:	ldr	x25, [sp, #64]
  412e00:	ldp	x19, x20, [sp, #16]
  412e04:	ldp	x21, x22, [sp, #32]
  412e08:	ldp	x23, x24, [sp, #48]
  412e0c:	ldp	x29, x30, [sp], #80
  412e10:	ret
  412e14:	mov	x23, x20
  412e18:	b	412d60 <__fxstatat@plt+0xf880>
  412e1c:	stp	x29, x30, [sp, #-32]!
  412e20:	mov	x29, sp
  412e24:	stp	x19, x20, [sp, #16]
  412e28:	mov	x19, x0
  412e2c:	ldr	x20, [x0]
  412e30:	mov	x2, #0xffffffffffffffff    	// #-1
  412e34:	mov	x1, #0x1038                	// #4152
  412e38:	bl	403300 <__explicit_bzero_chk@plt>
  412e3c:	mov	x0, x19
  412e40:	bl	4031b0 <free@plt>
  412e44:	mov	w0, #0x0                   	// #0
  412e48:	cbz	x20, 412e54 <__fxstatat@plt+0xf974>
  412e4c:	mov	x0, x20
  412e50:	bl	4132d8 <__fxstatat@plt+0xfdf8>
  412e54:	ldp	x19, x20, [sp, #16]
  412e58:	ldp	x29, x30, [sp], #32
  412e5c:	ret
  412e60:	ldr	x2, [x0, #2048]
  412e64:	ldr	x5, [x0, #2056]
  412e68:	ldr	x9, [x0, #2064]
  412e6c:	add	x9, x9, #0x1
  412e70:	str	x9, [x0, #2064]
  412e74:	add	x9, x5, x9
  412e78:	mov	x6, x0
  412e7c:	add	x8, x0, #0x400
  412e80:	mov	x7, x1
  412e84:	mov	x3, x0
  412e88:	eor	x4, x2, x2, lsl #21
  412e8c:	ldr	x2, [x3, #1024]
  412e90:	sub	x2, x2, #0x1
  412e94:	sub	x2, x2, x4
  412e98:	ldr	x4, [x3]
  412e9c:	and	x5, x4, #0x7f8
  412ea0:	ldr	x5, [x6, x5]
  412ea4:	add	x5, x2, x5
  412ea8:	add	x5, x5, x9
  412eac:	str	x5, [x3]
  412eb0:	lsr	x5, x5, #8
  412eb4:	and	x5, x5, #0x7f8
  412eb8:	ldr	x9, [x6, x5]
  412ebc:	add	x9, x4, x9
  412ec0:	str	x9, [x7]
  412ec4:	eor	x2, x2, x2, lsr #5
  412ec8:	ldr	x4, [x3, #1032]
  412ecc:	add	x2, x2, x4
  412ed0:	ldr	x5, [x3, #8]
  412ed4:	and	x4, x5, #0x7f8
  412ed8:	ldr	x4, [x6, x4]
  412edc:	add	x4, x2, x4
  412ee0:	add	x4, x4, x9
  412ee4:	str	x4, [x3, #8]
  412ee8:	lsr	x4, x4, #8
  412eec:	and	x4, x4, #0x7f8
  412ef0:	ldr	x9, [x6, x4]
  412ef4:	add	x9, x5, x9
  412ef8:	str	x9, [x7, #8]
  412efc:	eor	x2, x2, x2, lsl #12
  412f00:	ldr	x4, [x3, #1040]
  412f04:	add	x2, x2, x4
  412f08:	ldr	x4, [x3, #16]
  412f0c:	and	x5, x4, #0x7f8
  412f10:	ldr	x5, [x6, x5]
  412f14:	add	x5, x2, x5
  412f18:	add	x5, x5, x9
  412f1c:	str	x5, [x3, #16]
  412f20:	lsr	x5, x5, #8
  412f24:	and	x5, x5, #0x7f8
  412f28:	ldr	x9, [x6, x5]
  412f2c:	add	x9, x4, x9
  412f30:	str	x9, [x7, #16]
  412f34:	eor	x2, x2, x2, lsr #33
  412f38:	ldr	x4, [x3, #1048]
  412f3c:	add	x2, x2, x4
  412f40:	ldr	x5, [x3, #24]
  412f44:	and	x4, x5, #0x7f8
  412f48:	ldr	x4, [x6, x4]
  412f4c:	add	x4, x2, x4
  412f50:	add	x4, x4, x9
  412f54:	str	x4, [x3, #24]
  412f58:	lsr	x4, x4, #8
  412f5c:	and	x4, x4, #0x7f8
  412f60:	ldr	x9, [x6, x4]
  412f64:	add	x9, x5, x9
  412f68:	str	x9, [x7, #24]
  412f6c:	add	x7, x7, #0x20
  412f70:	add	x3, x3, #0x20
  412f74:	cmp	x3, x8
  412f78:	b.ne	412e88 <__fxstatat@plt+0xf9a8>  // b.any
  412f7c:	add	x1, x1, #0x400
  412f80:	mov	x4, x0
  412f84:	add	x7, x0, #0x400
  412f88:	eor	x2, x2, x2, lsl #21
  412f8c:	ldr	x3, [x4]
  412f90:	sub	x3, x3, #0x1
  412f94:	sub	x2, x3, x2
  412f98:	ldr	x3, [x4, #1024]
  412f9c:	and	x5, x3, #0x7f8
  412fa0:	ldr	x5, [x6, x5]
  412fa4:	add	x5, x2, x5
  412fa8:	add	x5, x5, x9
  412fac:	str	x5, [x4, #1024]
  412fb0:	lsr	x5, x5, #8
  412fb4:	and	x5, x5, #0x7f8
  412fb8:	ldr	x8, [x6, x5]
  412fbc:	add	x8, x3, x8
  412fc0:	str	x8, [x1]
  412fc4:	eor	x2, x2, x2, lsr #5
  412fc8:	ldr	x3, [x4, #8]
  412fcc:	add	x2, x2, x3
  412fd0:	ldr	x5, [x4, #1032]
  412fd4:	and	x3, x5, #0x7f8
  412fd8:	ldr	x3, [x6, x3]
  412fdc:	add	x3, x2, x3
  412fe0:	add	x3, x3, x8
  412fe4:	str	x3, [x4, #1032]
  412fe8:	lsr	x3, x3, #8
  412fec:	and	x3, x3, #0x7f8
  412ff0:	ldr	x8, [x6, x3]
  412ff4:	add	x8, x5, x8
  412ff8:	str	x8, [x1, #8]
  412ffc:	eor	x2, x2, x2, lsl #12
  413000:	ldr	x3, [x4, #16]
  413004:	add	x2, x2, x3
  413008:	ldr	x3, [x4, #1040]
  41300c:	and	x5, x3, #0x7f8
  413010:	ldr	x5, [x6, x5]
  413014:	add	x5, x2, x5
  413018:	add	x5, x5, x8
  41301c:	str	x5, [x4, #1040]
  413020:	lsr	x5, x5, #8
  413024:	and	x5, x5, #0x7f8
  413028:	ldr	x8, [x6, x5]
  41302c:	add	x8, x3, x8
  413030:	str	x8, [x1, #16]
  413034:	eor	x2, x2, x2, lsr #33
  413038:	ldr	x3, [x4, #24]
  41303c:	add	x2, x2, x3
  413040:	ldr	x5, [x4, #1048]
  413044:	and	x3, x5, #0x7f8
  413048:	ldr	x3, [x6, x3]
  41304c:	add	x3, x2, x3
  413050:	add	x3, x3, x8
  413054:	str	x3, [x4, #1048]
  413058:	lsr	x3, x3, #8
  41305c:	and	x3, x3, #0x7f8
  413060:	ldr	x9, [x6, x3]
  413064:	add	x9, x5, x9
  413068:	str	x9, [x1, #24]
  41306c:	add	x1, x1, #0x20
  413070:	add	x4, x4, #0x20
  413074:	cmp	x4, x7
  413078:	b.ne	412f88 <__fxstatat@plt+0xfaa8>  // b.any
  41307c:	str	x2, [x0, #2048]
  413080:	str	x9, [x0, #2056]
  413084:	ret
  413088:	mov	x5, x0
  41308c:	add	x8, x0, #0x800
  413090:	mov	x11, x0
  413094:	mov	x3, #0xc0ab                	// #49323
  413098:	movk	x3, #0x6c44, lsl #16
  41309c:	movk	x3, #0x704f, lsl #32
  4130a0:	movk	x3, #0x98f5, lsl #48
  4130a4:	mov	x1, #0x89ed                	// #35309
  4130a8:	movk	x1, #0xcbfc, lsl #16
  4130ac:	movk	x1, #0x5bf2, lsl #32
  4130b0:	movk	x1, #0xae98, lsl #48
  4130b4:	mov	x4, #0x9315                	// #37653
  4130b8:	movk	x4, #0xa5a0, lsl #16
  4130bc:	movk	x4, #0x4a0f, lsl #32
  4130c0:	movk	x4, #0x48fe, lsl #48
  4130c4:	mov	x2, #0xe0ce                	// #57550
  4130c8:	movk	x2, #0x8355, lsl #16
  4130cc:	movk	x2, #0x53db, lsl #32
  4130d0:	movk	x2, #0x82f0, lsl #48
  4130d4:	mov	x10, #0x5524                	// #21796
  4130d8:	movk	x10, #0x4a59, lsl #16
  4130dc:	movk	x10, #0x2e82, lsl #32
  4130e0:	movk	x10, #0xb29b, lsl #48
  4130e4:	mov	x7, #0x12a0                	// #4768
  4130e8:	movk	x7, #0x3d47, lsl #16
  4130ec:	movk	x7, #0xa505, lsl #32
  4130f0:	movk	x7, #0x8c0e, lsl #48
  4130f4:	mov	x6, #0xc862                	// #51298
  4130f8:	movk	x6, #0xc73a, lsl #16
  4130fc:	movk	x6, #0xb322, lsl #32
  413100:	movk	x6, #0xb9f8, lsl #48
  413104:	mov	x9, #0x4b7c                	// #19324
  413108:	movk	x9, #0xa288, lsl #16
  41310c:	movk	x9, #0x4677, lsl #32
  413110:	movk	x9, #0x647c, lsl #48
  413114:	ldr	x12, [x11, #32]
  413118:	add	x2, x2, x12
  41311c:	ldr	x12, [x11, #40]
  413120:	add	x4, x4, x12
  413124:	ldr	x12, [x11, #48]
  413128:	add	x1, x1, x12
  41312c:	ldr	x12, [x11, #56]
  413130:	add	x3, x3, x12
  413134:	ldr	x12, [x11]
  413138:	sub	x12, x12, x2
  41313c:	add	x9, x12, x9
  413140:	eor	x4, x4, x3, lsr #9
  413144:	add	x3, x3, x9
  413148:	ldr	x12, [x11, #8]
  41314c:	sub	x12, x12, x4
  413150:	add	x6, x12, x6
  413154:	eor	x1, x1, x9, lsl #9
  413158:	add	x9, x9, x6
  41315c:	ldr	x12, [x11, #16]
  413160:	sub	x12, x12, x1
  413164:	add	x7, x12, x7
  413168:	eor	x3, x3, x6, lsr #23
  41316c:	add	x6, x6, x7
  413170:	ldr	x12, [x11, #24]
  413174:	sub	x12, x12, x3
  413178:	add	x10, x12, x10
  41317c:	eor	x9, x9, x7, lsl #15
  413180:	add	x7, x7, x10
  413184:	sub	x2, x2, x9
  413188:	eor	x6, x6, x10, lsr #14
  41318c:	add	x10, x10, x2
  413190:	sub	x4, x4, x6
  413194:	eor	x7, x7, x2, lsl #20
  413198:	add	x2, x2, x4
  41319c:	sub	x1, x1, x7
  4131a0:	eor	x10, x10, x4, lsr #17
  4131a4:	add	x4, x4, x1
  4131a8:	sub	x3, x3, x10
  4131ac:	eor	x2, x2, x1, lsl #14
  4131b0:	add	x1, x1, x3
  4131b4:	str	x9, [x11]
  4131b8:	str	x6, [x11, #8]
  4131bc:	str	x7, [x11, #16]
  4131c0:	str	x10, [x11, #24]
  4131c4:	str	x2, [x11, #32]
  4131c8:	str	x4, [x11, #40]
  4131cc:	str	x1, [x11, #48]
  4131d0:	str	x3, [x11, #56]
  4131d4:	add	x11, x11, #0x40
  4131d8:	cmp	x11, x8
  4131dc:	b.ne	413114 <__fxstatat@plt+0xfc34>  // b.any
  4131e0:	ldr	x11, [x5, #32]
  4131e4:	add	x2, x2, x11
  4131e8:	ldr	x11, [x5, #40]
  4131ec:	add	x4, x4, x11
  4131f0:	ldr	x11, [x5, #48]
  4131f4:	add	x1, x1, x11
  4131f8:	ldr	x11, [x5, #56]
  4131fc:	add	x3, x3, x11
  413200:	ldr	x11, [x5]
  413204:	sub	x11, x11, x2
  413208:	add	x9, x11, x9
  41320c:	eor	x4, x4, x3, lsr #9
  413210:	add	x3, x3, x9
  413214:	ldr	x11, [x5, #8]
  413218:	sub	x11, x11, x4
  41321c:	add	x6, x11, x6
  413220:	eor	x1, x1, x9, lsl #9
  413224:	add	x9, x9, x6
  413228:	ldr	x11, [x5, #16]
  41322c:	sub	x11, x11, x1
  413230:	add	x7, x11, x7
  413234:	eor	x3, x3, x6, lsr #23
  413238:	add	x6, x6, x7
  41323c:	ldr	x11, [x5, #24]
  413240:	sub	x11, x11, x3
  413244:	add	x10, x11, x10
  413248:	eor	x9, x9, x7, lsl #15
  41324c:	add	x7, x7, x10
  413250:	sub	x2, x2, x9
  413254:	eor	x6, x6, x10, lsr #14
  413258:	add	x10, x10, x2
  41325c:	sub	x4, x4, x6
  413260:	eor	x7, x7, x2, lsl #20
  413264:	add	x2, x2, x4
  413268:	sub	x1, x1, x7
  41326c:	eor	x10, x10, x4, lsr #17
  413270:	add	x4, x4, x1
  413274:	sub	x3, x3, x10
  413278:	eor	x2, x2, x1, lsl #14
  41327c:	add	x1, x1, x3
  413280:	str	x9, [x5]
  413284:	str	x6, [x5, #8]
  413288:	str	x7, [x5, #16]
  41328c:	str	x10, [x5, #24]
  413290:	str	x2, [x5, #32]
  413294:	str	x4, [x5, #40]
  413298:	str	x1, [x5, #48]
  41329c:	str	x3, [x5, #56]
  4132a0:	add	x5, x5, #0x40
  4132a4:	cmp	x5, x8
  4132a8:	b.ne	4131e0 <__fxstatat@plt+0xfd00>  // b.any
  4132ac:	str	xzr, [x0, #2064]
  4132b0:	str	xzr, [x0, #2056]
  4132b4:	str	xzr, [x0, #2048]
  4132b8:	ret
  4132bc:	stp	x29, x30, [sp, #-16]!
  4132c0:	mov	x29, sp
  4132c4:	mov	w2, #0x3                   	// #3
  4132c8:	mov	w1, #0x0                   	// #0
  4132cc:	bl	413378 <__fxstatat@plt+0xfe98>
  4132d0:	ldp	x29, x30, [sp], #16
  4132d4:	ret
  4132d8:	stp	x29, x30, [sp, #-48]!
  4132dc:	mov	x29, sp
  4132e0:	stp	x19, x20, [sp, #16]
  4132e4:	mov	x19, x0
  4132e8:	bl	402e10 <fileno@plt>
  4132ec:	tbnz	w0, #31, 413348 <__fxstatat@plt+0xfe68>
  4132f0:	mov	x0, x19
  4132f4:	bl	403370 <__freading@plt>
  4132f8:	cbz	w0, 413318 <__fxstatat@plt+0xfe38>
  4132fc:	mov	x0, x19
  413300:	bl	402e10 <fileno@plt>
  413304:	mov	w2, #0x1                   	// #1
  413308:	mov	x1, #0x0                   	// #0
  41330c:	bl	402dd0 <lseek@plt>
  413310:	cmn	x0, #0x1
  413314:	b.eq	413364 <__fxstatat@plt+0xfe84>  // b.none
  413318:	mov	x0, x19
  41331c:	bl	4118e0 <__fxstatat@plt+0xe400>
  413320:	cbz	w0, 413364 <__fxstatat@plt+0xfe84>
  413324:	str	x21, [sp, #32]
  413328:	bl	4033f0 <__errno_location@plt>
  41332c:	mov	x20, x0
  413330:	ldr	w21, [x0]
  413334:	mov	x0, x19
  413338:	bl	402e40 <fclose@plt>
  41333c:	cbnz	w21, 413354 <__fxstatat@plt+0xfe74>
  413340:	ldr	x21, [sp, #32]
  413344:	b	41336c <__fxstatat@plt+0xfe8c>
  413348:	mov	x0, x19
  41334c:	bl	402e40 <fclose@plt>
  413350:	b	41336c <__fxstatat@plt+0xfe8c>
  413354:	str	w21, [x20]
  413358:	mov	w0, #0xffffffff            	// #-1
  41335c:	ldr	x21, [sp, #32]
  413360:	b	41336c <__fxstatat@plt+0xfe8c>
  413364:	mov	x0, x19
  413368:	bl	402e40 <fclose@plt>
  41336c:	ldp	x19, x20, [sp, #16]
  413370:	ldp	x29, x30, [sp], #48
  413374:	ret
  413378:	stp	x29, x30, [sp, #-112]!
  41337c:	mov	x29, sp
  413380:	stp	x19, x20, [sp, #16]
  413384:	mov	w19, w0
  413388:	str	x2, [sp, #80]
  41338c:	str	x3, [sp, #88]
  413390:	str	x4, [sp, #96]
  413394:	str	x5, [sp, #104]
  413398:	add	x0, sp, #0x70
  41339c:	str	x0, [sp, #48]
  4133a0:	str	x0, [sp, #56]
  4133a4:	add	x0, sp, #0x50
  4133a8:	str	x0, [sp, #64]
  4133ac:	mov	w0, #0xffffffe0            	// #-32
  4133b0:	str	w0, [sp, #72]
  4133b4:	str	wzr, [sp, #76]
  4133b8:	cbz	w1, 4133fc <__fxstatat@plt+0xff1c>
  4133bc:	cmp	w1, #0x406
  4133c0:	b.eq	413464 <__fxstatat@plt+0xff84>  // b.none
  4133c4:	cmp	w1, #0xb
  4133c8:	b.gt	4135c4 <__fxstatat@plt+0x100e4>
  4133cc:	tbz	w1, #31, 4135a0 <__fxstatat@plt+0x100c0>
  4133d0:	ldr	w2, [sp, #72]
  4133d4:	ldr	x0, [sp, #48]
  4133d8:	tbnz	w2, #31, 413658 <__fxstatat@plt+0x10178>
  4133dc:	add	x2, x0, #0xf
  4133e0:	and	x2, x2, #0xfffffffffffffff8
  4133e4:	str	x2, [sp, #48]
  4133e8:	ldr	x2, [x0]
  4133ec:	mov	w0, w19
  4133f0:	bl	403290 <fcntl@plt>
  4133f4:	mov	w20, w0
  4133f8:	b	413428 <__fxstatat@plt+0xff48>
  4133fc:	ldr	w1, [sp, #72]
  413400:	ldr	x0, [sp, #48]
  413404:	tbnz	w1, #31, 413438 <__fxstatat@plt+0xff58>
  413408:	add	x1, x0, #0xb
  41340c:	and	x1, x1, #0xfffffffffffffff8
  413410:	str	x1, [sp, #48]
  413414:	ldr	w2, [x0]
  413418:	mov	w1, #0x0                   	// #0
  41341c:	mov	w0, w19
  413420:	bl	403290 <fcntl@plt>
  413424:	mov	w20, w0
  413428:	mov	w0, w20
  41342c:	ldp	x19, x20, [sp, #16]
  413430:	ldp	x29, x30, [sp], #112
  413434:	ret
  413438:	add	w2, w1, #0x8
  41343c:	str	w2, [sp, #72]
  413440:	cmp	w2, #0x0
  413444:	b.le	413458 <__fxstatat@plt+0xff78>
  413448:	add	x1, x0, #0xb
  41344c:	and	x1, x1, #0xfffffffffffffff8
  413450:	str	x1, [sp, #48]
  413454:	b	413414 <__fxstatat@plt+0xff34>
  413458:	ldr	x0, [sp, #56]
  41345c:	add	x0, x0, w1, sxtw
  413460:	b	413414 <__fxstatat@plt+0xff34>
  413464:	str	x21, [sp, #32]
  413468:	ldr	w1, [sp, #72]
  41346c:	ldr	x0, [sp, #48]
  413470:	tbnz	w1, #31, 4134bc <__fxstatat@plt+0xffdc>
  413474:	add	x1, x0, #0xb
  413478:	and	x1, x1, #0xfffffffffffffff8
  41347c:	str	x1, [sp, #48]
  413480:	ldr	w21, [x0]
  413484:	adrp	x0, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  413488:	ldr	w0, [x0, #2868]
  41348c:	tbnz	w0, #31, 41354c <__fxstatat@plt+0x1006c>
  413490:	mov	w2, w21
  413494:	mov	w1, #0x406                 	// #1030
  413498:	mov	w0, w19
  41349c:	bl	403290 <fcntl@plt>
  4134a0:	mov	w20, w0
  4134a4:	tbnz	w0, #31, 4134e8 <__fxstatat@plt+0x10008>
  4134a8:	adrp	x0, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  4134ac:	mov	w1, #0x1                   	// #1
  4134b0:	str	w1, [x0, #2868]
  4134b4:	ldr	x21, [sp, #32]
  4134b8:	b	413428 <__fxstatat@plt+0xff48>
  4134bc:	add	w2, w1, #0x8
  4134c0:	str	w2, [sp, #72]
  4134c4:	cmp	w2, #0x0
  4134c8:	b.le	4134dc <__fxstatat@plt+0xfffc>
  4134cc:	add	x1, x0, #0xb
  4134d0:	and	x1, x1, #0xfffffffffffffff8
  4134d4:	str	x1, [sp, #48]
  4134d8:	b	413480 <__fxstatat@plt+0xffa0>
  4134dc:	ldr	x0, [sp, #56]
  4134e0:	add	x0, x0, w1, sxtw
  4134e4:	b	413480 <__fxstatat@plt+0xffa0>
  4134e8:	bl	4033f0 <__errno_location@plt>
  4134ec:	ldr	w0, [x0]
  4134f0:	cmp	w0, #0x16
  4134f4:	b.ne	4134a8 <__fxstatat@plt+0xffc8>  // b.any
  4134f8:	mov	w2, w21
  4134fc:	mov	w1, #0x0                   	// #0
  413500:	mov	w0, w19
  413504:	bl	403290 <fcntl@plt>
  413508:	mov	w20, w0
  41350c:	tbnz	w0, #31, 413684 <__fxstatat@plt+0x101a4>
  413510:	adrp	x0, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  413514:	mov	w1, #0xffffffff            	// #-1
  413518:	str	w1, [x0, #2868]
  41351c:	mov	w1, #0x1                   	// #1
  413520:	mov	w0, w20
  413524:	bl	403290 <fcntl@plt>
  413528:	tbnz	w0, #31, 41357c <__fxstatat@plt+0x1009c>
  41352c:	orr	w2, w0, #0x1
  413530:	mov	w1, #0x2                   	// #2
  413534:	mov	w0, w20
  413538:	bl	403290 <fcntl@plt>
  41353c:	cmn	w0, #0x1
  413540:	b.eq	41357c <__fxstatat@plt+0x1009c>  // b.none
  413544:	ldr	x21, [sp, #32]
  413548:	b	413428 <__fxstatat@plt+0xff48>
  41354c:	mov	w2, w21
  413550:	mov	w1, #0x0                   	// #0
  413554:	mov	w0, w19
  413558:	bl	403290 <fcntl@plt>
  41355c:	mov	w20, w0
  413560:	tbnz	w0, #31, 41368c <__fxstatat@plt+0x101ac>
  413564:	adrp	x0, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  413568:	ldr	w0, [x0, #2868]
  41356c:	cmn	w0, #0x1
  413570:	b.eq	41351c <__fxstatat@plt+0x1003c>  // b.none
  413574:	ldr	x21, [sp, #32]
  413578:	b	413428 <__fxstatat@plt+0xff48>
  41357c:	bl	4033f0 <__errno_location@plt>
  413580:	mov	x19, x0
  413584:	ldr	w21, [x0]
  413588:	mov	w0, w20
  41358c:	bl	403020 <close@plt>
  413590:	str	w21, [x19]
  413594:	mov	w20, #0xffffffff            	// #-1
  413598:	ldr	x21, [sp, #32]
  41359c:	b	413428 <__fxstatat@plt+0xff48>
  4135a0:	mov	x2, #0x1                   	// #1
  4135a4:	lsl	x2, x2, x1
  4135a8:	mov	x0, #0x515                 	// #1301
  4135ac:	tst	x2, x0
  4135b0:	b.ne	413600 <__fxstatat@plt+0x10120>  // b.any
  4135b4:	mov	x0, #0xa0a                 	// #2570
  4135b8:	tst	x2, x0
  4135bc:	b.ne	4135f0 <__fxstatat@plt+0x10110>  // b.any
  4135c0:	b	4133d0 <__fxstatat@plt+0xfef0>
  4135c4:	sub	w0, w1, #0x400
  4135c8:	cmp	w0, #0xa
  4135cc:	b.hi	4133d0 <__fxstatat@plt+0xfef0>  // b.pmore
  4135d0:	mov	x2, #0x1                   	// #1
  4135d4:	lsl	x2, x2, x0
  4135d8:	mov	x0, #0x2c5                 	// #709
  4135dc:	tst	x2, x0
  4135e0:	b.ne	413600 <__fxstatat@plt+0x10120>  // b.any
  4135e4:	mov	x0, #0x502                 	// #1282
  4135e8:	tst	x2, x0
  4135ec:	b.eq	4133d0 <__fxstatat@plt+0xfef0>  // b.none
  4135f0:	mov	w0, w19
  4135f4:	bl	403290 <fcntl@plt>
  4135f8:	mov	w20, w0
  4135fc:	b	413428 <__fxstatat@plt+0xff48>
  413600:	ldr	w2, [sp, #72]
  413604:	ldr	x0, [sp, #48]
  413608:	tbnz	w2, #31, 41362c <__fxstatat@plt+0x1014c>
  41360c:	add	x2, x0, #0xb
  413610:	and	x2, x2, #0xfffffffffffffff8
  413614:	str	x2, [sp, #48]
  413618:	ldr	w2, [x0]
  41361c:	mov	w0, w19
  413620:	bl	403290 <fcntl@plt>
  413624:	mov	w20, w0
  413628:	b	413428 <__fxstatat@plt+0xff48>
  41362c:	add	w3, w2, #0x8
  413630:	str	w3, [sp, #72]
  413634:	cmp	w3, #0x0
  413638:	b.le	41364c <__fxstatat@plt+0x1016c>
  41363c:	add	x2, x0, #0xb
  413640:	and	x2, x2, #0xfffffffffffffff8
  413644:	str	x2, [sp, #48]
  413648:	b	413618 <__fxstatat@plt+0x10138>
  41364c:	ldr	x0, [sp, #56]
  413650:	add	x0, x0, w2, sxtw
  413654:	b	413618 <__fxstatat@plt+0x10138>
  413658:	add	w3, w2, #0x8
  41365c:	str	w3, [sp, #72]
  413660:	cmp	w3, #0x0
  413664:	b.le	413678 <__fxstatat@plt+0x10198>
  413668:	add	x2, x0, #0xf
  41366c:	and	x2, x2, #0xfffffffffffffff8
  413670:	str	x2, [sp, #48]
  413674:	b	4133e8 <__fxstatat@plt+0xff08>
  413678:	ldr	x0, [sp, #56]
  41367c:	add	x0, x0, w2, sxtw
  413680:	b	4133e8 <__fxstatat@plt+0xff08>
  413684:	ldr	x21, [sp, #32]
  413688:	b	413428 <__fxstatat@plt+0xff48>
  41368c:	ldr	x21, [sp, #32]
  413690:	b	413428 <__fxstatat@plt+0xff48>
  413694:	mov	w1, w0
  413698:	cmp	w0, #0x26
  41369c:	b.eq	4136c8 <__fxstatat@plt+0x101e8>  // b.none
  4136a0:	b.gt	4136bc <__fxstatat@plt+0x101dc>
  4136a4:	mov	w0, #0x0                   	// #0
  4136a8:	cmp	w1, #0x10
  4136ac:	b.eq	4136b8 <__fxstatat@plt+0x101d8>  // b.none
  4136b0:	cmp	w1, #0x16
  4136b4:	cset	w0, ne  // ne = any
  4136b8:	ret
  4136bc:	cmp	w0, #0x5f
  4136c0:	cset	w0, ne  // ne = any
  4136c4:	b	4136b8 <__fxstatat@plt+0x101d8>
  4136c8:	mov	w0, #0x0                   	// #0
  4136cc:	b	4136b8 <__fxstatat@plt+0x101d8>
  4136d0:	stp	x29, x30, [sp, #-48]!
  4136d4:	mov	x29, sp
  4136d8:	stp	x19, x20, [sp, #16]
  4136dc:	mov	x20, x1
  4136e0:	bl	402e70 <fopen@plt>
  4136e4:	mov	x19, x0
  4136e8:	cbz	x0, 4136f8 <__fxstatat@plt+0x10218>
  4136ec:	bl	402e10 <fileno@plt>
  4136f0:	cmp	w0, #0x2
  4136f4:	b.ls	413708 <__fxstatat@plt+0x10228>  // b.plast
  4136f8:	mov	x0, x19
  4136fc:	ldp	x19, x20, [sp, #16]
  413700:	ldp	x29, x30, [sp], #48
  413704:	ret
  413708:	str	x21, [sp, #32]
  41370c:	bl	4132bc <__fxstatat@plt+0xfddc>
  413710:	mov	w21, w0
  413714:	tbnz	w0, #31, 413740 <__fxstatat@plt+0x10260>
  413718:	mov	x0, x19
  41371c:	bl	4132d8 <__fxstatat@plt+0xfdf8>
  413720:	cbnz	w0, 413764 <__fxstatat@plt+0x10284>
  413724:	mov	x1, x20
  413728:	mov	w0, w21
  41372c:	bl	402f50 <fdopen@plt>
  413730:	mov	x19, x0
  413734:	cbz	x0, 413764 <__fxstatat@plt+0x10284>
  413738:	ldr	x21, [sp, #32]
  41373c:	b	4136f8 <__fxstatat@plt+0x10218>
  413740:	bl	4033f0 <__errno_location@plt>
  413744:	mov	x20, x0
  413748:	ldr	w21, [x0]
  41374c:	mov	x0, x19
  413750:	bl	4132d8 <__fxstatat@plt+0xfdf8>
  413754:	str	w21, [x20]
  413758:	mov	x19, #0x0                   	// #0
  41375c:	ldr	x21, [sp, #32]
  413760:	b	4136f8 <__fxstatat@plt+0x10218>
  413764:	bl	4033f0 <__errno_location@plt>
  413768:	mov	x19, x0
  41376c:	ldr	w20, [x0]
  413770:	mov	w0, w21
  413774:	bl	403020 <close@plt>
  413778:	str	w20, [x19]
  41377c:	mov	x19, #0x0                   	// #0
  413780:	ldr	x21, [sp, #32]
  413784:	b	4136f8 <__fxstatat@plt+0x10218>
  413788:	stp	x29, x30, [sp, #-64]!
  41378c:	mov	x29, sp
  413790:	stp	x19, x20, [sp, #16]
  413794:	adrp	x20, 429000 <__fxstatat@plt+0x25b20>
  413798:	add	x20, x20, #0xdd0
  41379c:	stp	x21, x22, [sp, #32]
  4137a0:	adrp	x21, 429000 <__fxstatat@plt+0x25b20>
  4137a4:	add	x21, x21, #0xdc8
  4137a8:	sub	x20, x20, x21
  4137ac:	mov	w22, w0
  4137b0:	stp	x23, x24, [sp, #48]
  4137b4:	mov	x23, x1
  4137b8:	mov	x24, x2
  4137bc:	bl	402bc8 <mbrtowc@plt-0x38>
  4137c0:	cmp	xzr, x20, asr #3
  4137c4:	b.eq	4137f0 <__fxstatat@plt+0x10310>  // b.none
  4137c8:	asr	x20, x20, #3
  4137cc:	mov	x19, #0x0                   	// #0
  4137d0:	ldr	x3, [x21, x19, lsl #3]
  4137d4:	mov	x2, x24
  4137d8:	add	x19, x19, #0x1
  4137dc:	mov	x1, x23
  4137e0:	mov	w0, w22
  4137e4:	blr	x3
  4137e8:	cmp	x20, x19
  4137ec:	b.ne	4137d0 <__fxstatat@plt+0x102f0>  // b.any
  4137f0:	ldp	x19, x20, [sp, #16]
  4137f4:	ldp	x21, x22, [sp, #32]
  4137f8:	ldp	x23, x24, [sp, #48]
  4137fc:	ldp	x29, x30, [sp], #64
  413800:	ret
  413804:	nop
  413808:	ret
  41380c:	nop
  413810:	adrp	x2, 42a000 <__fxstatat@plt+0x26b20>
  413814:	mov	x1, #0x0                   	// #0
  413818:	ldr	x2, [x2, #1152]
  41381c:	b	402d40 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000413820 <.fini>:
  413820:	stp	x29, x30, [sp, #-16]!
  413824:	mov	x29, sp
  413828:	ldp	x29, x30, [sp], #16
  41382c:	ret
