<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_T_Aca_U_Ru_27fd00bf</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_T_Aca_U_Ru_27fd00bf'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_T_Aca_U_Ru_27fd00bf')">rsnoc_z_H_R_T_Aca_U_Ru_27fd00bf</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 96.77</td>
<td class="s9 cl rt"><a href="mod309.html#Line" > 97.67</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod309.html#Toggle" > 95.67</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod309.html#Branch" > 96.97</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/rtl_regression_02_03_2023/gemini_ddr3_lpddr3/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/rtl_regression_02_03_2023/gemini_ddr3_lpddr3/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod309.html#inst_tag_25860"  onclick="showContent('inst_tag_25860')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch20Resp_main.DtpTxClkAdapt_Switch50Resp001_Async</a></td>
<td class="s8 cl rt"> 84.70</td>
<td class="s9 cl rt"><a href="mod309.html#inst_tag_25860_Line" > 97.67</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod309.html#inst_tag_25860_Toggle" > 59.45</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod309.html#inst_tag_25860_Branch" > 96.97</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod309.html#inst_tag_25859"  onclick="showContent('inst_tag_25859')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch23Resp_main.DtpTxClkAdapt_Switch50Resp001_Async</a></td>
<td class="s8 cl rt"> 85.22</td>
<td class="s9 cl rt"><a href="mod309.html#inst_tag_25859_Line" > 97.67</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod309.html#inst_tag_25859_Toggle" > 61.02</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod309.html#inst_tag_25859_Branch" > 96.97</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod309.html#inst_tag_25872"  onclick="showContent('inst_tag_25872')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch13Resp_main.DtpTxClkAdapt_Switch50Resp001_Async</a></td>
<td class="s8 cl rt"> 85.75</td>
<td class="s9 cl rt"><a href="mod309.html#inst_tag_25872_Line" > 97.67</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod309.html#inst_tag_25872_Toggle" > 62.60</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod309.html#inst_tag_25872_Branch" > 96.97</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod309.html#inst_tag_25861"  onclick="showContent('inst_tag_25861')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch14Resp_main.DtpTxClkAdapt_Switch50Resp001_Async</a></td>
<td class="s8 cl rt"> 85.88</td>
<td class="s9 cl rt"><a href="mod309.html#inst_tag_25861_Line" > 97.67</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod309.html#inst_tag_25861_Toggle" > 62.99</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod309.html#inst_tag_25861_Branch" > 96.97</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod309.html#inst_tag_25862"  onclick="showContent('inst_tag_25862')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s2_128_T_main.DtpTxClkAdapt_Switch50Resp001_Async</a></td>
<td class="s8 cl rt"> 86.80</td>
<td class="s9 cl rt"><a href="mod309.html#inst_tag_25862_Line" > 97.67</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod309.html#inst_tag_25862_Toggle" > 65.75</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod309.html#inst_tag_25862_Branch" > 96.97</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod309.html#inst_tag_25863"  onclick="showContent('inst_tag_25863')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s2_64_T_main.DtpTxClkAdapt_Switch50Resp001_Async</a></td>
<td class="s8 cl rt"> 86.80</td>
<td class="s9 cl rt"><a href="mod309.html#inst_tag_25863_Line" > 97.67</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod309.html#inst_tag_25863_Toggle" > 65.75</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod309.html#inst_tag_25863_Branch" > 96.97</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod309.html#inst_tag_25866"  onclick="showContent('inst_tag_25866')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch2_main.DtpTxClkAdapt_Switch20_Async</a></td>
<td class="s8 cl rt"> 89.03</td>
<td class="s9 cl rt"><a href="mod309.html#inst_tag_25866_Line" > 97.67</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod309.html#inst_tag_25866_Toggle" > 72.44</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod309.html#inst_tag_25866_Branch" > 96.97</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod309.html#inst_tag_25867"  onclick="showContent('inst_tag_25867')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch2_main.DtpTxClkAdapt_Switch23_Async</a></td>
<td class="s8 cl rt"> 89.55</td>
<td class="s9 cl rt"><a href="mod309.html#inst_tag_25867_Line" > 97.67</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod309.html#inst_tag_25867_Toggle" > 74.02</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod309.html#inst_tag_25867_Branch" > 96.97</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod309.html#inst_tag_25871"  onclick="showContent('inst_tag_25871')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.fpga_ahb_s0_T_main.DtpTxClkAdapt_Switch15Resp_Async</a></td>
<td class="s8 cl rt"> 89.68</td>
<td class="s9 cl rt"><a href="mod309.html#inst_tag_25871_Line" > 97.67</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod309.html#inst_tag_25871_Toggle" > 74.41</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod309.html#inst_tag_25871_Branch" > 96.97</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod309.html#inst_tag_25864"  onclick="showContent('inst_tag_25864')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch2_main.DtpTxClkAdapt_Switch13_Async</a></td>
<td class="s8 cl rt"> 89.82</td>
<td class="s9 cl rt"><a href="mod309.html#inst_tag_25864_Line" > 97.67</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod309.html#inst_tag_25864_Toggle" > 74.80</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod309.html#inst_tag_25864_Branch" > 96.97</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod309.html#inst_tag_25865"  onclick="showContent('inst_tag_25865')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch2_main.DtpTxClkAdapt_Switch14_Async</a></td>
<td class="s9 cl rt"> 90.08</td>
<td class="s9 cl rt"><a href="mod309.html#inst_tag_25865_Line" > 97.67</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod309.html#inst_tag_25865_Toggle" > 75.59</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod309.html#inst_tag_25865_Branch" > 96.97</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod309.html#inst_tag_25870"  onclick="showContent('inst_tag_25870')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch15_main.DtpTxClkAdapt_fpga_ahb_s0_T_Async</a></td>
<td class="s9 cl rt"> 93.36</td>
<td class="s9 cl rt"><a href="mod309.html#inst_tag_25870_Line" > 97.67</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod309.html#inst_tag_25870_Toggle" > 85.43</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod309.html#inst_tag_25870_Branch" > 96.97</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod309.html#inst_tag_25868"  onclick="showContent('inst_tag_25868')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch2_main.DtpTxClkAdapt_ddr_axi_s2_128_T_Async</a></td>
<td class="s9 cl rt"> 94.02</td>
<td class="s9 cl rt"><a href="mod309.html#inst_tag_25868_Line" > 97.67</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod309.html#inst_tag_25868_Toggle" > 87.40</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod309.html#inst_tag_25868_Branch" > 96.97</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod309.html#inst_tag_25869"  onclick="showContent('inst_tag_25869')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch2_main.DtpTxClkAdapt_ddr_axi_s2_64_T_Async</a></td>
<td class="s9 cl rt"> 94.02</td>
<td class="s9 cl rt"><a href="mod309.html#inst_tag_25869_Line" > 97.67</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod309.html#inst_tag_25869_Toggle" > 87.40</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod309.html#inst_tag_25869_Branch" > 96.97</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_25860'>
<hr>
<a name="inst_tag_25860"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy47.html#tag_urg_inst_25860" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch20Resp_main.DtpTxClkAdapt_Switch50Resp001_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 84.70</td>
<td class="s9 cl rt"><a href="mod309.html#inst_tag_25860_Line" > 97.67</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod309.html#inst_tag_25860_Toggle" > 59.45</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod309.html#inst_tag_25860_Branch" > 96.97</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 90.69</td>
<td class="s9 cl rt"> 97.75</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 68.13</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 96.88</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 55.86</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 55.86</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod751.html#inst_tag_59240" >Switch20Resp_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1343.html#inst_tag_93071" id="tag_urg_inst_93071">Rf</a></td>
<td class="s9 cl rt"> 93.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 88.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2475.html#inst_tag_248195" id="tag_urg_inst_248195">urs</a></td>
<td class="s9 cl rt"> 98.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 96.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod592.html#inst_tag_33527" id="tag_urg_inst_33527">urs43</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod592.html#inst_tag_33526" id="tag_urg_inst_33526">urs44</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1128.html#inst_tag_77374" id="tag_urg_inst_77374">uu</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1128.html#inst_tag_77375" id="tag_urg_inst_77375">uu26</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_25859'>
<hr>
<a name="inst_tag_25859"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy47.html#tag_urg_inst_25859" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch23Resp_main.DtpTxClkAdapt_Switch50Resp001_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 85.22</td>
<td class="s9 cl rt"><a href="mod309.html#inst_tag_25859_Line" > 97.67</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod309.html#inst_tag_25859_Toggle" > 61.02</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod309.html#inst_tag_25859_Branch" > 96.97</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 90.98</td>
<td class="s9 cl rt"> 97.75</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.30</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 96.88</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 54.90</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.90</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod446.html#inst_tag_31190" >Switch23Resp_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1343.html#inst_tag_93069" id="tag_urg_inst_93069">Rf</a></td>
<td class="s9 cl rt"> 93.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 88.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2475.html#inst_tag_248194" id="tag_urg_inst_248194">urs</a></td>
<td class="s9 cl rt"> 98.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 96.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod592.html#inst_tag_33523" id="tag_urg_inst_33523">urs43</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod592.html#inst_tag_33522" id="tag_urg_inst_33522">urs44</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1128.html#inst_tag_77371" id="tag_urg_inst_77371">uu</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1128.html#inst_tag_77372" id="tag_urg_inst_77372">uu26</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_25872'>
<hr>
<a name="inst_tag_25872"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy47.html#tag_urg_inst_25872" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch13Resp_main.DtpTxClkAdapt_Switch50Resp001_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 85.75</td>
<td class="s9 cl rt"><a href="mod309.html#inst_tag_25872_Line" > 97.67</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod309.html#inst_tag_25872_Toggle" > 62.60</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod309.html#inst_tag_25872_Branch" > 96.97</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 91.27</td>
<td class="s9 cl rt"> 97.75</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.47</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 96.88</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 52.17</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 52.17</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod82.html#inst_tag_8454" >Switch13Resp_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1343.html#inst_tag_93121" id="tag_urg_inst_93121">Rf</a></td>
<td class="s9 cl rt"> 93.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 88.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2475.html#inst_tag_248219" id="tag_urg_inst_248219">urs</a></td>
<td class="s9 cl rt"> 98.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 96.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod592.html#inst_tag_33633" id="tag_urg_inst_33633">urs43</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod592.html#inst_tag_33632" id="tag_urg_inst_33632">urs44</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1128.html#inst_tag_77448" id="tag_urg_inst_77448">uu</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1128.html#inst_tag_77449" id="tag_urg_inst_77449">uu26</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_25861'>
<hr>
<a name="inst_tag_25861"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy47.html#tag_urg_inst_25861" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch14Resp_main.DtpTxClkAdapt_Switch50Resp001_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 85.88</td>
<td class="s9 cl rt"><a href="mod309.html#inst_tag_25861_Line" > 97.67</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod309.html#inst_tag_25861_Toggle" > 62.99</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod309.html#inst_tag_25861_Branch" > 96.97</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 91.35</td>
<td class="s9 cl rt"> 97.75</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.76</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 96.88</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 52.38</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 52.38</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod56.html#inst_tag_2446" >Switch14Resp_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1343.html#inst_tag_93073" id="tag_urg_inst_93073">Rf</a></td>
<td class="s9 cl rt"> 93.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 88.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2475.html#inst_tag_248196" id="tag_urg_inst_248196">urs</a></td>
<td class="s9 cl rt"> 98.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 96.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod592.html#inst_tag_33531" id="tag_urg_inst_33531">urs43</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod592.html#inst_tag_33530" id="tag_urg_inst_33530">urs44</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1128.html#inst_tag_77377" id="tag_urg_inst_77377">uu</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1128.html#inst_tag_77378" id="tag_urg_inst_77378">uu26</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_25862'>
<hr>
<a name="inst_tag_25862"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy33.html#tag_urg_inst_25862" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s2_128_T_main.DtpTxClkAdapt_Switch50Resp001_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 86.80</td>
<td class="s9 cl rt"><a href="mod309.html#inst_tag_25862_Line" > 97.67</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod309.html#inst_tag_25862_Toggle" > 65.75</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod309.html#inst_tag_25862_Branch" > 96.97</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 91.86</td>
<td class="s9 cl rt"> 97.75</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.81</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 96.88</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 73.56</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 73.56</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod849.html#inst_tag_68387" >ddr_axi_s2_128_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1343.html#inst_tag_93075" id="tag_urg_inst_93075">Rf</a></td>
<td class="s9 cl rt"> 93.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 88.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2475.html#inst_tag_248197" id="tag_urg_inst_248197">urs</a></td>
<td class="s9 cl rt"> 98.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 96.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod592.html#inst_tag_33535" id="tag_urg_inst_33535">urs43</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod592.html#inst_tag_33534" id="tag_urg_inst_33534">urs44</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1128.html#inst_tag_77380" id="tag_urg_inst_77380">uu</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1128.html#inst_tag_77381" id="tag_urg_inst_77381">uu26</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_25863'>
<hr>
<a name="inst_tag_25863"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy28.html#tag_urg_inst_25863" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s2_64_T_main.DtpTxClkAdapt_Switch50Resp001_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 86.80</td>
<td class="s9 cl rt"><a href="mod309.html#inst_tag_25863_Line" > 97.67</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod309.html#inst_tag_25863_Toggle" > 65.75</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod309.html#inst_tag_25863_Branch" > 96.97</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 91.86</td>
<td class="s9 cl rt"> 97.75</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.81</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 96.88</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 67.83</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 67.83</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod380.html#inst_tag_30557" >ddr_axi_s2_64_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1343.html#inst_tag_93077" id="tag_urg_inst_93077">Rf</a></td>
<td class="s9 cl rt"> 93.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 88.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2475.html#inst_tag_248198" id="tag_urg_inst_248198">urs</a></td>
<td class="s9 cl rt"> 98.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 96.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod592.html#inst_tag_33539" id="tag_urg_inst_33539">urs43</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod592.html#inst_tag_33538" id="tag_urg_inst_33538">urs44</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1128.html#inst_tag_77383" id="tag_urg_inst_77383">uu</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1128.html#inst_tag_77384" id="tag_urg_inst_77384">uu26</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_25866'>
<hr>
<a name="inst_tag_25866"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy47.html#tag_urg_inst_25866" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch2_main.DtpTxClkAdapt_Switch20_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 89.03</td>
<td class="s9 cl rt"><a href="mod309.html#inst_tag_25866_Line" > 97.67</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod309.html#inst_tag_25866_Toggle" > 72.44</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod309.html#inst_tag_25866_Branch" > 96.97</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 86.85</td>
<td class="s9 cl rt"> 97.75</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 77.78</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s9 cl rt"> 96.88</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 80.37</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.37</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1979.html#inst_tag_192584" >Switch2_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1343.html#inst_tag_93089" id="tag_urg_inst_93089">Rf</a></td>
<td class="s8 cl rt"> 86.91</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 88.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2475.html#inst_tag_248202" id="tag_urg_inst_248202">urs</a></td>
<td class="s9 cl rt"> 98.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 96.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod592.html#inst_tag_33564" id="tag_urg_inst_33564">urs43</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod592.html#inst_tag_33563" id="tag_urg_inst_33563">urs44</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1128.html#inst_tag_77399" id="tag_urg_inst_77399">uu</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1128.html#inst_tag_77400" id="tag_urg_inst_77400">uu26</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_25867'>
<hr>
<a name="inst_tag_25867"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy47.html#tag_urg_inst_25867" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch2_main.DtpTxClkAdapt_Switch23_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 89.55</td>
<td class="s9 cl rt"><a href="mod309.html#inst_tag_25867_Line" > 97.67</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod309.html#inst_tag_25867_Toggle" > 74.02</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod309.html#inst_tag_25867_Branch" > 96.97</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 87.14</td>
<td class="s9 cl rt"> 97.75</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 78.95</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s9 cl rt"> 96.88</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 80.37</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.37</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1979.html#inst_tag_192584" >Switch2_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1343.html#inst_tag_93090" id="tag_urg_inst_93090">Rf</a></td>
<td class="s8 cl rt"> 86.91</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 88.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2475.html#inst_tag_248203" id="tag_urg_inst_248203">urs</a></td>
<td class="s9 cl rt"> 98.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 96.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod592.html#inst_tag_33566" id="tag_urg_inst_33566">urs43</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod592.html#inst_tag_33565" id="tag_urg_inst_33565">urs44</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1128.html#inst_tag_77401" id="tag_urg_inst_77401">uu</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1128.html#inst_tag_77402" id="tag_urg_inst_77402">uu26</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_25871'>
<hr>
<a name="inst_tag_25871"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy47.html#tag_urg_inst_25871" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.fpga_ahb_s0_T_main.DtpTxClkAdapt_Switch15Resp_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 89.68</td>
<td class="s9 cl rt"><a href="mod309.html#inst_tag_25871_Line" > 97.67</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod309.html#inst_tag_25871_Toggle" > 74.41</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod309.html#inst_tag_25871_Branch" > 96.97</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 87.22</td>
<td class="s9 cl rt"> 97.75</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 79.24</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s9 cl rt"> 96.88</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 66.76</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.76</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1092.html#inst_tag_76865" >fpga_ahb_s0_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1343.html#inst_tag_93104" id="tag_urg_inst_93104">Rf</a></td>
<td class="s8 cl rt"> 86.91</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 88.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2475.html#inst_tag_248212" id="tag_urg_inst_248212">urs</a></td>
<td class="s9 cl rt"> 98.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 96.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod592.html#inst_tag_33596" id="tag_urg_inst_33596">urs43</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod592.html#inst_tag_33595" id="tag_urg_inst_33595">urs44</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1128.html#inst_tag_77424" id="tag_urg_inst_77424">uu</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1128.html#inst_tag_77425" id="tag_urg_inst_77425">uu26</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_25864'>
<hr>
<a name="inst_tag_25864"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy47.html#tag_urg_inst_25864" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch2_main.DtpTxClkAdapt_Switch13_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 89.82</td>
<td class="s9 cl rt"><a href="mod309.html#inst_tag_25864_Line" > 97.67</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod309.html#inst_tag_25864_Toggle" > 74.80</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod309.html#inst_tag_25864_Branch" > 96.97</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 87.29</td>
<td class="s9 cl rt"> 97.75</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 79.53</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s9 cl rt"> 96.88</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 80.37</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.37</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1979.html#inst_tag_192584" >Switch2_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1343.html#inst_tag_93087" id="tag_urg_inst_93087">Rf</a></td>
<td class="s8 cl rt"> 86.91</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 88.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2475.html#inst_tag_248200" id="tag_urg_inst_248200">urs</a></td>
<td class="s9 cl rt"> 98.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 96.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod592.html#inst_tag_33560" id="tag_urg_inst_33560">urs43</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod592.html#inst_tag_33559" id="tag_urg_inst_33559">urs44</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1128.html#inst_tag_77395" id="tag_urg_inst_77395">uu</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1128.html#inst_tag_77396" id="tag_urg_inst_77396">uu26</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_25865'>
<hr>
<a name="inst_tag_25865"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy47.html#tag_urg_inst_25865" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch2_main.DtpTxClkAdapt_Switch14_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 90.08</td>
<td class="s9 cl rt"><a href="mod309.html#inst_tag_25865_Line" > 97.67</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod309.html#inst_tag_25865_Toggle" > 75.59</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod309.html#inst_tag_25865_Branch" > 96.97</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 87.44</td>
<td class="s9 cl rt"> 97.75</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.12</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s9 cl rt"> 96.88</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 80.37</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.37</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1979.html#inst_tag_192584" >Switch2_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1343.html#inst_tag_93088" id="tag_urg_inst_93088">Rf</a></td>
<td class="s8 cl rt"> 86.91</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 88.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2475.html#inst_tag_248201" id="tag_urg_inst_248201">urs</a></td>
<td class="s9 cl rt"> 98.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 96.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod592.html#inst_tag_33562" id="tag_urg_inst_33562">urs43</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod592.html#inst_tag_33561" id="tag_urg_inst_33561">urs44</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1128.html#inst_tag_77397" id="tag_urg_inst_77397">uu</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1128.html#inst_tag_77398" id="tag_urg_inst_77398">uu26</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_25870'>
<hr>
<a name="inst_tag_25870"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy47.html#tag_urg_inst_25870" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch15_main.DtpTxClkAdapt_fpga_ahb_s0_T_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 93.36</td>
<td class="s9 cl rt"><a href="mod309.html#inst_tag_25870_Line" > 97.67</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod309.html#inst_tag_25870_Toggle" > 85.43</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod309.html#inst_tag_25870_Branch" > 96.97</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 89.26</td>
<td class="s9 cl rt"> 97.75</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 87.43</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s9 cl rt"> 96.88</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 66.64</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.64</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod196.html#inst_tag_13267" >Switch15_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1343.html#inst_tag_93101" id="tag_urg_inst_93101">Rf</a></td>
<td class="s8 cl rt"> 86.91</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 88.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2475.html#inst_tag_248210" id="tag_urg_inst_248210">urs</a></td>
<td class="s9 cl rt"> 98.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 96.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod592.html#inst_tag_33590" id="tag_urg_inst_33590">urs43</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod592.html#inst_tag_33589" id="tag_urg_inst_33589">urs44</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1128.html#inst_tag_77419" id="tag_urg_inst_77419">uu</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1128.html#inst_tag_77420" id="tag_urg_inst_77420">uu26</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_25868'>
<hr>
<a name="inst_tag_25868"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy47.html#tag_urg_inst_25868" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch2_main.DtpTxClkAdapt_ddr_axi_s2_128_T_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.02</td>
<td class="s9 cl rt"><a href="mod309.html#inst_tag_25868_Line" > 97.67</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod309.html#inst_tag_25868_Toggle" > 87.40</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod309.html#inst_tag_25868_Branch" > 96.97</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 89.63</td>
<td class="s9 cl rt"> 97.75</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 88.89</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s9 cl rt"> 96.88</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 80.37</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.37</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1979.html#inst_tag_192584" >Switch2_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1343.html#inst_tag_93091" id="tag_urg_inst_93091">Rf</a></td>
<td class="s8 cl rt"> 86.91</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 88.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2475.html#inst_tag_248204" id="tag_urg_inst_248204">urs</a></td>
<td class="s9 cl rt"> 98.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 96.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod592.html#inst_tag_33568" id="tag_urg_inst_33568">urs43</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod592.html#inst_tag_33567" id="tag_urg_inst_33567">urs44</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1128.html#inst_tag_77403" id="tag_urg_inst_77403">uu</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1128.html#inst_tag_77404" id="tag_urg_inst_77404">uu26</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_25869'>
<hr>
<a name="inst_tag_25869"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy47.html#tag_urg_inst_25869" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch2_main.DtpTxClkAdapt_ddr_axi_s2_64_T_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.02</td>
<td class="s9 cl rt"><a href="mod309.html#inst_tag_25869_Line" > 97.67</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod309.html#inst_tag_25869_Toggle" > 87.40</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod309.html#inst_tag_25869_Branch" > 96.97</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 89.63</td>
<td class="s9 cl rt"> 97.75</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 88.89</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s9 cl rt"> 96.88</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 80.37</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.37</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1979.html#inst_tag_192584" >Switch2_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1343.html#inst_tag_93092" id="tag_urg_inst_93092">Rf</a></td>
<td class="s8 cl rt"> 86.91</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 88.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2475.html#inst_tag_248205" id="tag_urg_inst_248205">urs</a></td>
<td class="s9 cl rt"> 98.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 96.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod592.html#inst_tag_33570" id="tag_urg_inst_33570">urs43</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod592.html#inst_tag_33569" id="tag_urg_inst_33569">urs44</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1128.html#inst_tag_77405" id="tag_urg_inst_77405">uu</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1128.html#inst_tag_77406" id="tag_urg_inst_77406">uu26</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_T_Aca_U_Ru_27fd00bf'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod309.html" >rsnoc_z_H_R_T_Aca_U_Ru_27fd00bf</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>43</td><td>42</td><td>97.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78693</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78711</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78716</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78721</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78726</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78731</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78736</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78741</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>78746</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78765</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
78692                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78693      1/1          		if ( ! Sys_Clk_RstN )
78694      1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
78695      1/1          		else if ( RegWr | ~ PwrOn )
78696      1/1          			WrCnt &lt;= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78697                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
78698                   	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
78699                   		.Clk( Sys_Clk )
78700                   	,	.Clk_ClkS( Sys_Clk_ClkS )
78701                   	,	.Clk_En( Sys_Clk_En )
78702                   	,	.Clk_EnS( Sys_Clk_EnS )
78703                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
78704                   	,	.Clk_RstN( Sys_Clk_RstN )
78705                   	,	.Clk_Tm( Sys_Clk_Tm )
78706                   	,	.I( Int_RdCnt )
78707                   	,	.O( RdCntSync )
78708                   	);
78709                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu26( .I( RdCntSync ) , .O( RdCntBin ) );
78710                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78711      1/1          		if ( ! Sys_Clk_RstN )
78712      1/1          			WrPtr &lt;= #1.0 ( 3'b0 );
78713      1/1          		else if ( RegWr | ~ PwrOn )
78714      1/1          			WrPtr &lt;= #1.0 ( WrPtr + 3'b001 &amp; ~ { 3 { ( WrPtr == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78715                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78716      1/1          		if ( ! Sys_Clk_RstN )
78717      1/1          			RegData_5 &lt;= #1.0 ( 114'b0 );
78718      1/1          		else if ( RegWr &amp; WrPtr == 3'b101 )
78719      1/1          			RegData_5 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78720                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78721      1/1          		if ( ! Sys_Clk_RstN )
78722      1/1          			RegData_4 &lt;= #1.0 ( 114'b0 );
78723      1/1          		else if ( RegWr &amp; WrPtr == 3'b100 )
78724      1/1          			RegData_4 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78725                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78726      1/1          		if ( ! Sys_Clk_RstN )
78727      1/1          			RegData_3 &lt;= #1.0 ( 114'b0 );
78728      1/1          		else if ( RegWr &amp; WrPtr == 3'b011 )
78729      1/1          			RegData_3 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78730                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78731      1/1          		if ( ! Sys_Clk_RstN )
78732      1/1          			RegData_2 &lt;= #1.0 ( 114'b0 );
78733      1/1          		else if ( RegWr &amp; WrPtr == 3'b010 )
78734      1/1          			RegData_2 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78735                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78736      1/1          		if ( ! Sys_Clk_RstN )
78737      1/1          			RegData_1 &lt;= #1.0 ( 114'b0 );
78738      1/1          		else if ( RegWr &amp; WrPtr == 3'b001 )
78739      1/1          			RegData_1 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78740                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78741      1/1          		if ( ! Sys_Clk_RstN )
78742      1/1          			RegData_0 &lt;= #1.0 ( 114'b0 );
78743      1/1          		else if ( RegWr &amp; WrPtr == 3'b0 )
78744      1/1          			RegData_0 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78745                   	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or RegData_5  or u_7d1d ) begin
78746      1/1          		case ( u_7d1d )
78747      1/1          			3'b101  : RdData_0 = RegData_5 ;
78748      1/1          			3'b100  : RdData_0 = RegData_4 ;
78749      1/1          			3'b011  : RdData_0 = RegData_3 ;
78750      1/1          			3'b010  : RdData_0 = RegData_2 ;
78751      1/1          			3'b001  : RdData_0 = RegData_1 ;
78752      1/1          			3'b0    : RdData_0 = RegData_0 ;
78753      <font color = "red">0/1     ==>  			default : RdData_0 = 114'b0 ;</font>
78754                   		endcase
78755                   	end
78756                   	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
78757                   	assign Int_WrCnt = WrCnt;
78758                   	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
78759                   	assign WrEmpty = RdCntSync == WrCnt;
78760                   	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
78761                   	assign WakeUp_Rx = Rx_Vld;
78762                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
78763                   	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
78764                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78765      1/1          		if ( ! Sys_Clk_RstN )
78766      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
78767      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod309.html" >rsnoc_z_H_R_T_Aca_U_Ru_27fd00bf</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">21</td>
<td class="rt">87.50 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">508</td>
<td class="rt">486</td>
<td class="rt">95.67 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">254</td>
<td class="rt">243</td>
<td class="rt">95.67 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">254</td>
<td class="rt">243</td>
<td class="rt">95.67 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">21</td>
<td class="rt">87.50 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">508</td>
<td class="rt">486</td>
<td class="rt">95.67 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">254</td>
<td class="rt">243</td>
<td class="rt">95.67 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">254</td>
<td class="rt">243</td>
<td class="rt">95.67 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[47:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[86:49]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[99:88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[109:101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[113:111]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[47:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[86:49]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[99:88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[109:101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod309.html" >rsnoc_z_H_R_T_Aca_U_Ru_27fd00bf</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">32</td>
<td class="rt">96.97 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78693</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78711</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78716</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78721</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78726</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78731</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78736</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78741</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td>CASE</td>
<td class="rt">78746</td>
<td class="rt">7</td>
<td class="rt">6</td>
<td class="rt">85.71 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78765</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78693      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78694      			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78695      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78696      			WrCnt <= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78711      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78712      			WrPtr <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78713      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78714      			WrPtr <= #1.0 ( WrPtr + 3'b001 & ~ { 3 { ( WrPtr == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78716      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78717      			RegData_5 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78718      		else if ( RegWr & WrPtr == 3'b101 )
           		     <font color = "green">-2-</font>  
78719      			RegData_5 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78721      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78722      			RegData_4 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78723      		else if ( RegWr & WrPtr == 3'b100 )
           		     <font color = "green">-2-</font>  
78724      			RegData_4 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78726      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78727      			RegData_3 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78728      		else if ( RegWr & WrPtr == 3'b011 )
           		     <font color = "green">-2-</font>  
78729      			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78731      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78732      			RegData_2 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78733      		else if ( RegWr & WrPtr == 3'b010 )
           		     <font color = "green">-2-</font>  
78734      			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78736      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78737      			RegData_1 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78738      		else if ( RegWr & WrPtr == 3'b001 )
           		     <font color = "green">-2-</font>  
78739      			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78741      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78742      			RegData_0 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78743      		else if ( RegWr & WrPtr == 3'b0 )
           		     <font color = "green">-2-</font>  
78744      			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78746      		case ( u_7d1d )
           		<font color = "red">-1-</font>  
78747      			3'b101  : RdData_0 = RegData_5 ;
           <font color = "green">			==></font>
78748      			3'b100  : RdData_0 = RegData_4 ;
           <font color = "green">			==></font>
78749      			3'b011  : RdData_0 = RegData_3 ;
           <font color = "green">			==></font>
78750      			3'b010  : RdData_0 = RegData_2 ;
           <font color = "green">			==></font>
78751      			3'b001  : RdData_0 = RegData_1 ;
           <font color = "green">			==></font>
78752      			3'b0    : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
78753      			default : RdData_0 = 114'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b101 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b011 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78765      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78766      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
78767      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_25860'>
<a name="inst_tag_25860_Line"></a>
<b>Line Coverage for Instance : <a href="mod309.html#inst_tag_25860" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch20Resp_main.DtpTxClkAdapt_Switch50Resp001_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>43</td><td>42</td><td>97.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78693</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78711</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78716</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78721</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78726</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78731</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78736</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78741</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>78746</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78765</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
78692                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78693      1/1          		if ( ! Sys_Clk_RstN )
78694      1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
78695      1/1          		else if ( RegWr | ~ PwrOn )
78696      1/1          			WrCnt &lt;= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78697                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
78698                   	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
78699                   		.Clk( Sys_Clk )
78700                   	,	.Clk_ClkS( Sys_Clk_ClkS )
78701                   	,	.Clk_En( Sys_Clk_En )
78702                   	,	.Clk_EnS( Sys_Clk_EnS )
78703                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
78704                   	,	.Clk_RstN( Sys_Clk_RstN )
78705                   	,	.Clk_Tm( Sys_Clk_Tm )
78706                   	,	.I( Int_RdCnt )
78707                   	,	.O( RdCntSync )
78708                   	);
78709                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu26( .I( RdCntSync ) , .O( RdCntBin ) );
78710                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78711      1/1          		if ( ! Sys_Clk_RstN )
78712      1/1          			WrPtr &lt;= #1.0 ( 3'b0 );
78713      1/1          		else if ( RegWr | ~ PwrOn )
78714      1/1          			WrPtr &lt;= #1.0 ( WrPtr + 3'b001 &amp; ~ { 3 { ( WrPtr == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78715                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78716      1/1          		if ( ! Sys_Clk_RstN )
78717      1/1          			RegData_5 &lt;= #1.0 ( 114'b0 );
78718      1/1          		else if ( RegWr &amp; WrPtr == 3'b101 )
78719      1/1          			RegData_5 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78720                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78721      1/1          		if ( ! Sys_Clk_RstN )
78722      1/1          			RegData_4 &lt;= #1.0 ( 114'b0 );
78723      1/1          		else if ( RegWr &amp; WrPtr == 3'b100 )
78724      1/1          			RegData_4 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78725                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78726      1/1          		if ( ! Sys_Clk_RstN )
78727      1/1          			RegData_3 &lt;= #1.0 ( 114'b0 );
78728      1/1          		else if ( RegWr &amp; WrPtr == 3'b011 )
78729      1/1          			RegData_3 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78730                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78731      1/1          		if ( ! Sys_Clk_RstN )
78732      1/1          			RegData_2 &lt;= #1.0 ( 114'b0 );
78733      1/1          		else if ( RegWr &amp; WrPtr == 3'b010 )
78734      1/1          			RegData_2 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78735                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78736      1/1          		if ( ! Sys_Clk_RstN )
78737      1/1          			RegData_1 &lt;= #1.0 ( 114'b0 );
78738      1/1          		else if ( RegWr &amp; WrPtr == 3'b001 )
78739      1/1          			RegData_1 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78740                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78741      1/1          		if ( ! Sys_Clk_RstN )
78742      1/1          			RegData_0 &lt;= #1.0 ( 114'b0 );
78743      1/1          		else if ( RegWr &amp; WrPtr == 3'b0 )
78744      1/1          			RegData_0 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78745                   	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or RegData_5  or u_7d1d ) begin
78746      1/1          		case ( u_7d1d )
78747      1/1          			3'b101  : RdData_0 = RegData_5 ;
78748      1/1          			3'b100  : RdData_0 = RegData_4 ;
78749      1/1          			3'b011  : RdData_0 = RegData_3 ;
78750      1/1          			3'b010  : RdData_0 = RegData_2 ;
78751      1/1          			3'b001  : RdData_0 = RegData_1 ;
78752      1/1          			3'b0    : RdData_0 = RegData_0 ;
78753      <font color = "red">0/1     ==>  			default : RdData_0 = 114'b0 ;</font>
78754                   		endcase
78755                   	end
78756                   	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
78757                   	assign Int_WrCnt = WrCnt;
78758                   	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
78759                   	assign WrEmpty = RdCntSync == WrCnt;
78760                   	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
78761                   	assign WakeUp_Rx = Rx_Vld;
78762                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
78763                   	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
78764                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78765      1/1          		if ( ! Sys_Clk_RstN )
78766      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
78767      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_25860_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod309.html#inst_tag_25860" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch20Resp_main.DtpTxClkAdapt_Switch50Resp001_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">20</td>
<td class="rt">83.33 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">508</td>
<td class="rt">302</td>
<td class="rt">59.45 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">254</td>
<td class="rt">152</td>
<td class="rt">59.84 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">254</td>
<td class="rt">150</td>
<td class="rt">59.06 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">20</td>
<td class="rt">83.33 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">508</td>
<td class="rt">302</td>
<td class="rt">59.45 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">254</td>
<td class="rt">152</td>
<td class="rt">59.84 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">254</td>
<td class="rt">150</td>
<td class="rt">59.06 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[85:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[88:86]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[89]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[91:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[105:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[107:106]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[109]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[113:112]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[82:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[84:83]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[85]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[88:86]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[89]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[91:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[105:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[107:106]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[109]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_25860_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod309.html#inst_tag_25860" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch20Resp_main.DtpTxClkAdapt_Switch50Resp001_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">32</td>
<td class="rt">96.97 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78693</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78711</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78716</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78721</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78726</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78731</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78736</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78741</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td>CASE</td>
<td class="rt">78746</td>
<td class="rt">7</td>
<td class="rt">6</td>
<td class="rt">85.71 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78765</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78693      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78694      			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78695      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78696      			WrCnt <= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78711      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78712      			WrPtr <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78713      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78714      			WrPtr <= #1.0 ( WrPtr + 3'b001 & ~ { 3 { ( WrPtr == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78716      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78717      			RegData_5 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78718      		else if ( RegWr & WrPtr == 3'b101 )
           		     <font color = "green">-2-</font>  
78719      			RegData_5 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78721      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78722      			RegData_4 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78723      		else if ( RegWr & WrPtr == 3'b100 )
           		     <font color = "green">-2-</font>  
78724      			RegData_4 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78726      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78727      			RegData_3 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78728      		else if ( RegWr & WrPtr == 3'b011 )
           		     <font color = "green">-2-</font>  
78729      			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78731      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78732      			RegData_2 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78733      		else if ( RegWr & WrPtr == 3'b010 )
           		     <font color = "green">-2-</font>  
78734      			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78736      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78737      			RegData_1 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78738      		else if ( RegWr & WrPtr == 3'b001 )
           		     <font color = "green">-2-</font>  
78739      			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78741      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78742      			RegData_0 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78743      		else if ( RegWr & WrPtr == 3'b0 )
           		     <font color = "green">-2-</font>  
78744      			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78746      		case ( u_7d1d )
           		<font color = "red">-1-</font>  
78747      			3'b101  : RdData_0 = RegData_5 ;
           <font color = "green">			==></font>
78748      			3'b100  : RdData_0 = RegData_4 ;
           <font color = "green">			==></font>
78749      			3'b011  : RdData_0 = RegData_3 ;
           <font color = "green">			==></font>
78750      			3'b010  : RdData_0 = RegData_2 ;
           <font color = "green">			==></font>
78751      			3'b001  : RdData_0 = RegData_1 ;
           <font color = "green">			==></font>
78752      			3'b0    : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
78753      			default : RdData_0 = 114'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b101 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b011 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78765      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78766      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
78767      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_25859'>
<a name="inst_tag_25859_Line"></a>
<b>Line Coverage for Instance : <a href="mod309.html#inst_tag_25859" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch23Resp_main.DtpTxClkAdapt_Switch50Resp001_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>43</td><td>42</td><td>97.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78693</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78711</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78716</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78721</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78726</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78731</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78736</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78741</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>78746</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78765</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
78692                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78693      1/1          		if ( ! Sys_Clk_RstN )
78694      1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
78695      1/1          		else if ( RegWr | ~ PwrOn )
78696      1/1          			WrCnt &lt;= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78697                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
78698                   	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
78699                   		.Clk( Sys_Clk )
78700                   	,	.Clk_ClkS( Sys_Clk_ClkS )
78701                   	,	.Clk_En( Sys_Clk_En )
78702                   	,	.Clk_EnS( Sys_Clk_EnS )
78703                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
78704                   	,	.Clk_RstN( Sys_Clk_RstN )
78705                   	,	.Clk_Tm( Sys_Clk_Tm )
78706                   	,	.I( Int_RdCnt )
78707                   	,	.O( RdCntSync )
78708                   	);
78709                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu26( .I( RdCntSync ) , .O( RdCntBin ) );
78710                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78711      1/1          		if ( ! Sys_Clk_RstN )
78712      1/1          			WrPtr &lt;= #1.0 ( 3'b0 );
78713      1/1          		else if ( RegWr | ~ PwrOn )
78714      1/1          			WrPtr &lt;= #1.0 ( WrPtr + 3'b001 &amp; ~ { 3 { ( WrPtr == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78715                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78716      1/1          		if ( ! Sys_Clk_RstN )
78717      1/1          			RegData_5 &lt;= #1.0 ( 114'b0 );
78718      1/1          		else if ( RegWr &amp; WrPtr == 3'b101 )
78719      1/1          			RegData_5 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78720                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78721      1/1          		if ( ! Sys_Clk_RstN )
78722      1/1          			RegData_4 &lt;= #1.0 ( 114'b0 );
78723      1/1          		else if ( RegWr &amp; WrPtr == 3'b100 )
78724      1/1          			RegData_4 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78725                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78726      1/1          		if ( ! Sys_Clk_RstN )
78727      1/1          			RegData_3 &lt;= #1.0 ( 114'b0 );
78728      1/1          		else if ( RegWr &amp; WrPtr == 3'b011 )
78729      1/1          			RegData_3 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78730                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78731      1/1          		if ( ! Sys_Clk_RstN )
78732      1/1          			RegData_2 &lt;= #1.0 ( 114'b0 );
78733      1/1          		else if ( RegWr &amp; WrPtr == 3'b010 )
78734      1/1          			RegData_2 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78735                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78736      1/1          		if ( ! Sys_Clk_RstN )
78737      1/1          			RegData_1 &lt;= #1.0 ( 114'b0 );
78738      1/1          		else if ( RegWr &amp; WrPtr == 3'b001 )
78739      1/1          			RegData_1 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78740                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78741      1/1          		if ( ! Sys_Clk_RstN )
78742      1/1          			RegData_0 &lt;= #1.0 ( 114'b0 );
78743      1/1          		else if ( RegWr &amp; WrPtr == 3'b0 )
78744      1/1          			RegData_0 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78745                   	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or RegData_5  or u_7d1d ) begin
78746      1/1          		case ( u_7d1d )
78747      1/1          			3'b101  : RdData_0 = RegData_5 ;
78748      1/1          			3'b100  : RdData_0 = RegData_4 ;
78749      1/1          			3'b011  : RdData_0 = RegData_3 ;
78750      1/1          			3'b010  : RdData_0 = RegData_2 ;
78751      1/1          			3'b001  : RdData_0 = RegData_1 ;
78752      1/1          			3'b0    : RdData_0 = RegData_0 ;
78753      <font color = "red">0/1     ==>  			default : RdData_0 = 114'b0 ;</font>
78754                   		endcase
78755                   	end
78756                   	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
78757                   	assign Int_WrCnt = WrCnt;
78758                   	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
78759                   	assign WrEmpty = RdCntSync == WrCnt;
78760                   	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
78761                   	assign WakeUp_Rx = Rx_Vld;
78762                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
78763                   	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
78764                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78765      1/1          		if ( ! Sys_Clk_RstN )
78766      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
78767      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_25859_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod309.html#inst_tag_25859" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch23Resp_main.DtpTxClkAdapt_Switch50Resp001_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">20</td>
<td class="rt">83.33 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">508</td>
<td class="rt">310</td>
<td class="rt">61.02 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">254</td>
<td class="rt">156</td>
<td class="rt">61.42 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">254</td>
<td class="rt">154</td>
<td class="rt">60.63 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">20</td>
<td class="rt">83.33 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">508</td>
<td class="rt">310</td>
<td class="rt">61.02 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">254</td>
<td class="rt">156</td>
<td class="rt">61.42 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">254</td>
<td class="rt">154</td>
<td class="rt">60.63 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[84:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[88:85]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[89]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[91:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[100:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[105:103]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[109]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[113:112]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[82:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[84:83]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[88:85]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[89]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[91:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[100:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[105:103]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[109]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_25859_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod309.html#inst_tag_25859" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch23Resp_main.DtpTxClkAdapt_Switch50Resp001_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">32</td>
<td class="rt">96.97 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78693</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78711</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78716</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78721</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78726</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78731</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78736</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78741</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td>CASE</td>
<td class="rt">78746</td>
<td class="rt">7</td>
<td class="rt">6</td>
<td class="rt">85.71 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78765</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78693      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78694      			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78695      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78696      			WrCnt <= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78711      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78712      			WrPtr <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78713      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78714      			WrPtr <= #1.0 ( WrPtr + 3'b001 & ~ { 3 { ( WrPtr == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78716      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78717      			RegData_5 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78718      		else if ( RegWr & WrPtr == 3'b101 )
           		     <font color = "green">-2-</font>  
78719      			RegData_5 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78721      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78722      			RegData_4 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78723      		else if ( RegWr & WrPtr == 3'b100 )
           		     <font color = "green">-2-</font>  
78724      			RegData_4 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78726      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78727      			RegData_3 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78728      		else if ( RegWr & WrPtr == 3'b011 )
           		     <font color = "green">-2-</font>  
78729      			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78731      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78732      			RegData_2 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78733      		else if ( RegWr & WrPtr == 3'b010 )
           		     <font color = "green">-2-</font>  
78734      			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78736      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78737      			RegData_1 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78738      		else if ( RegWr & WrPtr == 3'b001 )
           		     <font color = "green">-2-</font>  
78739      			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78741      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78742      			RegData_0 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78743      		else if ( RegWr & WrPtr == 3'b0 )
           		     <font color = "green">-2-</font>  
78744      			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78746      		case ( u_7d1d )
           		<font color = "red">-1-</font>  
78747      			3'b101  : RdData_0 = RegData_5 ;
           <font color = "green">			==></font>
78748      			3'b100  : RdData_0 = RegData_4 ;
           <font color = "green">			==></font>
78749      			3'b011  : RdData_0 = RegData_3 ;
           <font color = "green">			==></font>
78750      			3'b010  : RdData_0 = RegData_2 ;
           <font color = "green">			==></font>
78751      			3'b001  : RdData_0 = RegData_1 ;
           <font color = "green">			==></font>
78752      			3'b0    : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
78753      			default : RdData_0 = 114'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b101 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b011 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78765      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78766      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
78767      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_25872'>
<a name="inst_tag_25872_Line"></a>
<b>Line Coverage for Instance : <a href="mod309.html#inst_tag_25872" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch13Resp_main.DtpTxClkAdapt_Switch50Resp001_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>43</td><td>42</td><td>97.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78693</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78711</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78716</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78721</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78726</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78731</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78736</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78741</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>78746</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78765</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
78692                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78693      1/1          		if ( ! Sys_Clk_RstN )
78694      1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
78695      1/1          		else if ( RegWr | ~ PwrOn )
78696      1/1          			WrCnt &lt;= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78697                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
78698                   	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
78699                   		.Clk( Sys_Clk )
78700                   	,	.Clk_ClkS( Sys_Clk_ClkS )
78701                   	,	.Clk_En( Sys_Clk_En )
78702                   	,	.Clk_EnS( Sys_Clk_EnS )
78703                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
78704                   	,	.Clk_RstN( Sys_Clk_RstN )
78705                   	,	.Clk_Tm( Sys_Clk_Tm )
78706                   	,	.I( Int_RdCnt )
78707                   	,	.O( RdCntSync )
78708                   	);
78709                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu26( .I( RdCntSync ) , .O( RdCntBin ) );
78710                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78711      1/1          		if ( ! Sys_Clk_RstN )
78712      1/1          			WrPtr &lt;= #1.0 ( 3'b0 );
78713      1/1          		else if ( RegWr | ~ PwrOn )
78714      1/1          			WrPtr &lt;= #1.0 ( WrPtr + 3'b001 &amp; ~ { 3 { ( WrPtr == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78715                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78716      1/1          		if ( ! Sys_Clk_RstN )
78717      1/1          			RegData_5 &lt;= #1.0 ( 114'b0 );
78718      1/1          		else if ( RegWr &amp; WrPtr == 3'b101 )
78719      1/1          			RegData_5 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78720                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78721      1/1          		if ( ! Sys_Clk_RstN )
78722      1/1          			RegData_4 &lt;= #1.0 ( 114'b0 );
78723      1/1          		else if ( RegWr &amp; WrPtr == 3'b100 )
78724      1/1          			RegData_4 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78725                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78726      1/1          		if ( ! Sys_Clk_RstN )
78727      1/1          			RegData_3 &lt;= #1.0 ( 114'b0 );
78728      1/1          		else if ( RegWr &amp; WrPtr == 3'b011 )
78729      1/1          			RegData_3 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78730                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78731      1/1          		if ( ! Sys_Clk_RstN )
78732      1/1          			RegData_2 &lt;= #1.0 ( 114'b0 );
78733      1/1          		else if ( RegWr &amp; WrPtr == 3'b010 )
78734      1/1          			RegData_2 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78735                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78736      1/1          		if ( ! Sys_Clk_RstN )
78737      1/1          			RegData_1 &lt;= #1.0 ( 114'b0 );
78738      1/1          		else if ( RegWr &amp; WrPtr == 3'b001 )
78739      1/1          			RegData_1 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78740                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78741      1/1          		if ( ! Sys_Clk_RstN )
78742      1/1          			RegData_0 &lt;= #1.0 ( 114'b0 );
78743      1/1          		else if ( RegWr &amp; WrPtr == 3'b0 )
78744      1/1          			RegData_0 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78745                   	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or RegData_5  or u_7d1d ) begin
78746      1/1          		case ( u_7d1d )
78747      1/1          			3'b101  : RdData_0 = RegData_5 ;
78748      1/1          			3'b100  : RdData_0 = RegData_4 ;
78749      1/1          			3'b011  : RdData_0 = RegData_3 ;
78750      1/1          			3'b010  : RdData_0 = RegData_2 ;
78751      1/1          			3'b001  : RdData_0 = RegData_1 ;
78752      1/1          			3'b0    : RdData_0 = RegData_0 ;
78753      <font color = "red">0/1     ==>  			default : RdData_0 = 114'b0 ;</font>
78754                   		endcase
78755                   	end
78756                   	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
78757                   	assign Int_WrCnt = WrCnt;
78758                   	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
78759                   	assign WrEmpty = RdCntSync == WrCnt;
78760                   	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
78761                   	assign WakeUp_Rx = Rx_Vld;
78762                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
78763                   	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
78764                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78765      1/1          		if ( ! Sys_Clk_RstN )
78766      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
78767      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_25872_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod309.html#inst_tag_25872" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch13Resp_main.DtpTxClkAdapt_Switch50Resp001_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">20</td>
<td class="rt">83.33 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">508</td>
<td class="rt">318</td>
<td class="rt">62.60 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">254</td>
<td class="rt">160</td>
<td class="rt">62.99 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">254</td>
<td class="rt">158</td>
<td class="rt">62.20 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">20</td>
<td class="rt">83.33 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">508</td>
<td class="rt">318</td>
<td class="rt">62.60 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">254</td>
<td class="rt">160</td>
<td class="rt">62.99 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">254</td>
<td class="rt">158</td>
<td class="rt">62.20 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[86:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[88:87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[89]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[91:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[101:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[105:102]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[109]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[113:112]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[82:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[84:83]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[86:85]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[88:87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[89]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[91:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[101:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[105:102]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[109]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_25872_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod309.html#inst_tag_25872" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch13Resp_main.DtpTxClkAdapt_Switch50Resp001_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">32</td>
<td class="rt">96.97 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78693</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78711</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78716</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78721</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78726</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78731</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78736</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78741</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td>CASE</td>
<td class="rt">78746</td>
<td class="rt">7</td>
<td class="rt">6</td>
<td class="rt">85.71 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78765</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78693      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78694      			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78695      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78696      			WrCnt <= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78711      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78712      			WrPtr <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78713      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78714      			WrPtr <= #1.0 ( WrPtr + 3'b001 & ~ { 3 { ( WrPtr == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78716      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78717      			RegData_5 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78718      		else if ( RegWr & WrPtr == 3'b101 )
           		     <font color = "green">-2-</font>  
78719      			RegData_5 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78721      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78722      			RegData_4 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78723      		else if ( RegWr & WrPtr == 3'b100 )
           		     <font color = "green">-2-</font>  
78724      			RegData_4 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78726      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78727      			RegData_3 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78728      		else if ( RegWr & WrPtr == 3'b011 )
           		     <font color = "green">-2-</font>  
78729      			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78731      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78732      			RegData_2 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78733      		else if ( RegWr & WrPtr == 3'b010 )
           		     <font color = "green">-2-</font>  
78734      			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78736      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78737      			RegData_1 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78738      		else if ( RegWr & WrPtr == 3'b001 )
           		     <font color = "green">-2-</font>  
78739      			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78741      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78742      			RegData_0 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78743      		else if ( RegWr & WrPtr == 3'b0 )
           		     <font color = "green">-2-</font>  
78744      			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78746      		case ( u_7d1d )
           		<font color = "red">-1-</font>  
78747      			3'b101  : RdData_0 = RegData_5 ;
           <font color = "green">			==></font>
78748      			3'b100  : RdData_0 = RegData_4 ;
           <font color = "green">			==></font>
78749      			3'b011  : RdData_0 = RegData_3 ;
           <font color = "green">			==></font>
78750      			3'b010  : RdData_0 = RegData_2 ;
           <font color = "green">			==></font>
78751      			3'b001  : RdData_0 = RegData_1 ;
           <font color = "green">			==></font>
78752      			3'b0    : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
78753      			default : RdData_0 = 114'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b101 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b011 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78765      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78766      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
78767      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_25861'>
<a name="inst_tag_25861_Line"></a>
<b>Line Coverage for Instance : <a href="mod309.html#inst_tag_25861" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch14Resp_main.DtpTxClkAdapt_Switch50Resp001_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>43</td><td>42</td><td>97.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78693</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78711</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78716</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78721</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78726</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78731</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78736</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78741</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>78746</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78765</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
78692                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78693      1/1          		if ( ! Sys_Clk_RstN )
78694      1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
78695      1/1          		else if ( RegWr | ~ PwrOn )
78696      1/1          			WrCnt &lt;= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78697                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
78698                   	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
78699                   		.Clk( Sys_Clk )
78700                   	,	.Clk_ClkS( Sys_Clk_ClkS )
78701                   	,	.Clk_En( Sys_Clk_En )
78702                   	,	.Clk_EnS( Sys_Clk_EnS )
78703                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
78704                   	,	.Clk_RstN( Sys_Clk_RstN )
78705                   	,	.Clk_Tm( Sys_Clk_Tm )
78706                   	,	.I( Int_RdCnt )
78707                   	,	.O( RdCntSync )
78708                   	);
78709                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu26( .I( RdCntSync ) , .O( RdCntBin ) );
78710                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78711      1/1          		if ( ! Sys_Clk_RstN )
78712      1/1          			WrPtr &lt;= #1.0 ( 3'b0 );
78713      1/1          		else if ( RegWr | ~ PwrOn )
78714      1/1          			WrPtr &lt;= #1.0 ( WrPtr + 3'b001 &amp; ~ { 3 { ( WrPtr == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78715                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78716      1/1          		if ( ! Sys_Clk_RstN )
78717      1/1          			RegData_5 &lt;= #1.0 ( 114'b0 );
78718      1/1          		else if ( RegWr &amp; WrPtr == 3'b101 )
78719      1/1          			RegData_5 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78720                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78721      1/1          		if ( ! Sys_Clk_RstN )
78722      1/1          			RegData_4 &lt;= #1.0 ( 114'b0 );
78723      1/1          		else if ( RegWr &amp; WrPtr == 3'b100 )
78724      1/1          			RegData_4 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78725                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78726      1/1          		if ( ! Sys_Clk_RstN )
78727      1/1          			RegData_3 &lt;= #1.0 ( 114'b0 );
78728      1/1          		else if ( RegWr &amp; WrPtr == 3'b011 )
78729      1/1          			RegData_3 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78730                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78731      1/1          		if ( ! Sys_Clk_RstN )
78732      1/1          			RegData_2 &lt;= #1.0 ( 114'b0 );
78733      1/1          		else if ( RegWr &amp; WrPtr == 3'b010 )
78734      1/1          			RegData_2 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78735                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78736      1/1          		if ( ! Sys_Clk_RstN )
78737      1/1          			RegData_1 &lt;= #1.0 ( 114'b0 );
78738      1/1          		else if ( RegWr &amp; WrPtr == 3'b001 )
78739      1/1          			RegData_1 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78740                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78741      1/1          		if ( ! Sys_Clk_RstN )
78742      1/1          			RegData_0 &lt;= #1.0 ( 114'b0 );
78743      1/1          		else if ( RegWr &amp; WrPtr == 3'b0 )
78744      1/1          			RegData_0 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78745                   	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or RegData_5  or u_7d1d ) begin
78746      1/1          		case ( u_7d1d )
78747      1/1          			3'b101  : RdData_0 = RegData_5 ;
78748      1/1          			3'b100  : RdData_0 = RegData_4 ;
78749      1/1          			3'b011  : RdData_0 = RegData_3 ;
78750      1/1          			3'b010  : RdData_0 = RegData_2 ;
78751      1/1          			3'b001  : RdData_0 = RegData_1 ;
78752      1/1          			3'b0    : RdData_0 = RegData_0 ;
78753      <font color = "red">0/1     ==>  			default : RdData_0 = 114'b0 ;</font>
78754                   		endcase
78755                   	end
78756                   	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
78757                   	assign Int_WrCnt = WrCnt;
78758                   	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
78759                   	assign WrEmpty = RdCntSync == WrCnt;
78760                   	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
78761                   	assign WakeUp_Rx = Rx_Vld;
78762                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
78763                   	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
78764                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78765      1/1          		if ( ! Sys_Clk_RstN )
78766      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
78767      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_25861_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod309.html#inst_tag_25861" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch14Resp_main.DtpTxClkAdapt_Switch50Resp001_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">20</td>
<td class="rt">83.33 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">508</td>
<td class="rt">320</td>
<td class="rt">62.99 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">254</td>
<td class="rt">162</td>
<td class="rt">63.78 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">254</td>
<td class="rt">158</td>
<td class="rt">62.20 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">20</td>
<td class="rt">83.33 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">508</td>
<td class="rt">320</td>
<td class="rt">62.99 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">254</td>
<td class="rt">162</td>
<td class="rt">63.78 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">254</td>
<td class="rt">158</td>
<td class="rt">62.20 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[86:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[88:87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[89]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[91:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[100:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[105:101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[109]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[113:112]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[82:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[86:83]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[88:87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[89]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[91:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[100:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[105:101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[109]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_25861_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod309.html#inst_tag_25861" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch14Resp_main.DtpTxClkAdapt_Switch50Resp001_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">32</td>
<td class="rt">96.97 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78693</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78711</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78716</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78721</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78726</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78731</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78736</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78741</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td>CASE</td>
<td class="rt">78746</td>
<td class="rt">7</td>
<td class="rt">6</td>
<td class="rt">85.71 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78765</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78693      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78694      			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78695      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78696      			WrCnt <= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78711      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78712      			WrPtr <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78713      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78714      			WrPtr <= #1.0 ( WrPtr + 3'b001 & ~ { 3 { ( WrPtr == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78716      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78717      			RegData_5 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78718      		else if ( RegWr & WrPtr == 3'b101 )
           		     <font color = "green">-2-</font>  
78719      			RegData_5 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78721      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78722      			RegData_4 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78723      		else if ( RegWr & WrPtr == 3'b100 )
           		     <font color = "green">-2-</font>  
78724      			RegData_4 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78726      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78727      			RegData_3 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78728      		else if ( RegWr & WrPtr == 3'b011 )
           		     <font color = "green">-2-</font>  
78729      			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78731      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78732      			RegData_2 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78733      		else if ( RegWr & WrPtr == 3'b010 )
           		     <font color = "green">-2-</font>  
78734      			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78736      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78737      			RegData_1 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78738      		else if ( RegWr & WrPtr == 3'b001 )
           		     <font color = "green">-2-</font>  
78739      			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78741      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78742      			RegData_0 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78743      		else if ( RegWr & WrPtr == 3'b0 )
           		     <font color = "green">-2-</font>  
78744      			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78746      		case ( u_7d1d )
           		<font color = "red">-1-</font>  
78747      			3'b101  : RdData_0 = RegData_5 ;
           <font color = "green">			==></font>
78748      			3'b100  : RdData_0 = RegData_4 ;
           <font color = "green">			==></font>
78749      			3'b011  : RdData_0 = RegData_3 ;
           <font color = "green">			==></font>
78750      			3'b010  : RdData_0 = RegData_2 ;
           <font color = "green">			==></font>
78751      			3'b001  : RdData_0 = RegData_1 ;
           <font color = "green">			==></font>
78752      			3'b0    : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
78753      			default : RdData_0 = 114'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b101 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b011 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78765      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78766      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
78767      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_25862'>
<a name="inst_tag_25862_Line"></a>
<b>Line Coverage for Instance : <a href="mod309.html#inst_tag_25862" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s2_128_T_main.DtpTxClkAdapt_Switch50Resp001_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>43</td><td>42</td><td>97.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78693</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78711</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78716</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78721</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78726</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78731</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78736</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78741</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>78746</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78765</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
78692                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78693      1/1          		if ( ! Sys_Clk_RstN )
78694      1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
78695      1/1          		else if ( RegWr | ~ PwrOn )
78696      1/1          			WrCnt &lt;= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78697                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
78698                   	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
78699                   		.Clk( Sys_Clk )
78700                   	,	.Clk_ClkS( Sys_Clk_ClkS )
78701                   	,	.Clk_En( Sys_Clk_En )
78702                   	,	.Clk_EnS( Sys_Clk_EnS )
78703                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
78704                   	,	.Clk_RstN( Sys_Clk_RstN )
78705                   	,	.Clk_Tm( Sys_Clk_Tm )
78706                   	,	.I( Int_RdCnt )
78707                   	,	.O( RdCntSync )
78708                   	);
78709                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu26( .I( RdCntSync ) , .O( RdCntBin ) );
78710                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78711      1/1          		if ( ! Sys_Clk_RstN )
78712      1/1          			WrPtr &lt;= #1.0 ( 3'b0 );
78713      1/1          		else if ( RegWr | ~ PwrOn )
78714      1/1          			WrPtr &lt;= #1.0 ( WrPtr + 3'b001 &amp; ~ { 3 { ( WrPtr == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78715                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78716      1/1          		if ( ! Sys_Clk_RstN )
78717      1/1          			RegData_5 &lt;= #1.0 ( 114'b0 );
78718      1/1          		else if ( RegWr &amp; WrPtr == 3'b101 )
78719      1/1          			RegData_5 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78720                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78721      1/1          		if ( ! Sys_Clk_RstN )
78722      1/1          			RegData_4 &lt;= #1.0 ( 114'b0 );
78723      1/1          		else if ( RegWr &amp; WrPtr == 3'b100 )
78724      1/1          			RegData_4 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78725                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78726      1/1          		if ( ! Sys_Clk_RstN )
78727      1/1          			RegData_3 &lt;= #1.0 ( 114'b0 );
78728      1/1          		else if ( RegWr &amp; WrPtr == 3'b011 )
78729      1/1          			RegData_3 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78730                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78731      1/1          		if ( ! Sys_Clk_RstN )
78732      1/1          			RegData_2 &lt;= #1.0 ( 114'b0 );
78733      1/1          		else if ( RegWr &amp; WrPtr == 3'b010 )
78734      1/1          			RegData_2 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78735                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78736      1/1          		if ( ! Sys_Clk_RstN )
78737      1/1          			RegData_1 &lt;= #1.0 ( 114'b0 );
78738      1/1          		else if ( RegWr &amp; WrPtr == 3'b001 )
78739      1/1          			RegData_1 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78740                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78741      1/1          		if ( ! Sys_Clk_RstN )
78742      1/1          			RegData_0 &lt;= #1.0 ( 114'b0 );
78743      1/1          		else if ( RegWr &amp; WrPtr == 3'b0 )
78744      1/1          			RegData_0 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78745                   	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or RegData_5  or u_7d1d ) begin
78746      1/1          		case ( u_7d1d )
78747      1/1          			3'b101  : RdData_0 = RegData_5 ;
78748      1/1          			3'b100  : RdData_0 = RegData_4 ;
78749      1/1          			3'b011  : RdData_0 = RegData_3 ;
78750      1/1          			3'b010  : RdData_0 = RegData_2 ;
78751      1/1          			3'b001  : RdData_0 = RegData_1 ;
78752      1/1          			3'b0    : RdData_0 = RegData_0 ;
78753      <font color = "red">0/1     ==>  			default : RdData_0 = 114'b0 ;</font>
78754                   		endcase
78755                   	end
78756                   	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
78757                   	assign Int_WrCnt = WrCnt;
78758                   	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
78759                   	assign WrEmpty = RdCntSync == WrCnt;
78760                   	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
78761                   	assign WakeUp_Rx = Rx_Vld;
78762                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
78763                   	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
78764                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78765      1/1          		if ( ! Sys_Clk_RstN )
78766      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
78767      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_25862_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod309.html#inst_tag_25862" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s2_128_T_main.DtpTxClkAdapt_Switch50Resp001_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">21</td>
<td class="rt">87.50 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">508</td>
<td class="rt">334</td>
<td class="rt">65.75 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">254</td>
<td class="rt">167</td>
<td class="rt">65.75 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">254</td>
<td class="rt">167</td>
<td class="rt">65.75 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">21</td>
<td class="rt">87.50 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">508</td>
<td class="rt">334</td>
<td class="rt">65.75 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">254</td>
<td class="rt">167</td>
<td class="rt">65.75 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">254</td>
<td class="rt">167</td>
<td class="rt">65.75 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[48:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[56:49]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[86:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[90:88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[91]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[100:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[103]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[105]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[109]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[113:112]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[48:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[56:49]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[86:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[90:88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[91]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[100:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[103]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[105]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[109]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_25862_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod309.html#inst_tag_25862" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s2_128_T_main.DtpTxClkAdapt_Switch50Resp001_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">32</td>
<td class="rt">96.97 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78693</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78711</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78716</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78721</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78726</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78731</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78736</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78741</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td>CASE</td>
<td class="rt">78746</td>
<td class="rt">7</td>
<td class="rt">6</td>
<td class="rt">85.71 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78765</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78693      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78694      			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78695      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78696      			WrCnt <= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78711      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78712      			WrPtr <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78713      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78714      			WrPtr <= #1.0 ( WrPtr + 3'b001 & ~ { 3 { ( WrPtr == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78716      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78717      			RegData_5 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78718      		else if ( RegWr & WrPtr == 3'b101 )
           		     <font color = "green">-2-</font>  
78719      			RegData_5 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78721      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78722      			RegData_4 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78723      		else if ( RegWr & WrPtr == 3'b100 )
           		     <font color = "green">-2-</font>  
78724      			RegData_4 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78726      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78727      			RegData_3 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78728      		else if ( RegWr & WrPtr == 3'b011 )
           		     <font color = "green">-2-</font>  
78729      			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78731      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78732      			RegData_2 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78733      		else if ( RegWr & WrPtr == 3'b010 )
           		     <font color = "green">-2-</font>  
78734      			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78736      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78737      			RegData_1 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78738      		else if ( RegWr & WrPtr == 3'b001 )
           		     <font color = "green">-2-</font>  
78739      			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78741      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78742      			RegData_0 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78743      		else if ( RegWr & WrPtr == 3'b0 )
           		     <font color = "green">-2-</font>  
78744      			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78746      		case ( u_7d1d )
           		<font color = "red">-1-</font>  
78747      			3'b101  : RdData_0 = RegData_5 ;
           <font color = "green">			==></font>
78748      			3'b100  : RdData_0 = RegData_4 ;
           <font color = "green">			==></font>
78749      			3'b011  : RdData_0 = RegData_3 ;
           <font color = "green">			==></font>
78750      			3'b010  : RdData_0 = RegData_2 ;
           <font color = "green">			==></font>
78751      			3'b001  : RdData_0 = RegData_1 ;
           <font color = "green">			==></font>
78752      			3'b0    : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
78753      			default : RdData_0 = 114'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b101 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b011 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78765      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78766      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
78767      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_25863'>
<a name="inst_tag_25863_Line"></a>
<b>Line Coverage for Instance : <a href="mod309.html#inst_tag_25863" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s2_64_T_main.DtpTxClkAdapt_Switch50Resp001_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>43</td><td>42</td><td>97.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78693</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78711</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78716</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78721</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78726</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78731</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78736</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78741</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>78746</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78765</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
78692                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78693      1/1          		if ( ! Sys_Clk_RstN )
78694      1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
78695      1/1          		else if ( RegWr | ~ PwrOn )
78696      1/1          			WrCnt &lt;= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78697                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
78698                   	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
78699                   		.Clk( Sys_Clk )
78700                   	,	.Clk_ClkS( Sys_Clk_ClkS )
78701                   	,	.Clk_En( Sys_Clk_En )
78702                   	,	.Clk_EnS( Sys_Clk_EnS )
78703                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
78704                   	,	.Clk_RstN( Sys_Clk_RstN )
78705                   	,	.Clk_Tm( Sys_Clk_Tm )
78706                   	,	.I( Int_RdCnt )
78707                   	,	.O( RdCntSync )
78708                   	);
78709                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu26( .I( RdCntSync ) , .O( RdCntBin ) );
78710                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78711      1/1          		if ( ! Sys_Clk_RstN )
78712      1/1          			WrPtr &lt;= #1.0 ( 3'b0 );
78713      1/1          		else if ( RegWr | ~ PwrOn )
78714      1/1          			WrPtr &lt;= #1.0 ( WrPtr + 3'b001 &amp; ~ { 3 { ( WrPtr == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78715                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78716      1/1          		if ( ! Sys_Clk_RstN )
78717      1/1          			RegData_5 &lt;= #1.0 ( 114'b0 );
78718      1/1          		else if ( RegWr &amp; WrPtr == 3'b101 )
78719      1/1          			RegData_5 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78720                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78721      1/1          		if ( ! Sys_Clk_RstN )
78722      1/1          			RegData_4 &lt;= #1.0 ( 114'b0 );
78723      1/1          		else if ( RegWr &amp; WrPtr == 3'b100 )
78724      1/1          			RegData_4 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78725                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78726      1/1          		if ( ! Sys_Clk_RstN )
78727      1/1          			RegData_3 &lt;= #1.0 ( 114'b0 );
78728      1/1          		else if ( RegWr &amp; WrPtr == 3'b011 )
78729      1/1          			RegData_3 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78730                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78731      1/1          		if ( ! Sys_Clk_RstN )
78732      1/1          			RegData_2 &lt;= #1.0 ( 114'b0 );
78733      1/1          		else if ( RegWr &amp; WrPtr == 3'b010 )
78734      1/1          			RegData_2 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78735                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78736      1/1          		if ( ! Sys_Clk_RstN )
78737      1/1          			RegData_1 &lt;= #1.0 ( 114'b0 );
78738      1/1          		else if ( RegWr &amp; WrPtr == 3'b001 )
78739      1/1          			RegData_1 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78740                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78741      1/1          		if ( ! Sys_Clk_RstN )
78742      1/1          			RegData_0 &lt;= #1.0 ( 114'b0 );
78743      1/1          		else if ( RegWr &amp; WrPtr == 3'b0 )
78744      1/1          			RegData_0 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78745                   	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or RegData_5  or u_7d1d ) begin
78746      1/1          		case ( u_7d1d )
78747      1/1          			3'b101  : RdData_0 = RegData_5 ;
78748      1/1          			3'b100  : RdData_0 = RegData_4 ;
78749      1/1          			3'b011  : RdData_0 = RegData_3 ;
78750      1/1          			3'b010  : RdData_0 = RegData_2 ;
78751      1/1          			3'b001  : RdData_0 = RegData_1 ;
78752      1/1          			3'b0    : RdData_0 = RegData_0 ;
78753      <font color = "red">0/1     ==>  			default : RdData_0 = 114'b0 ;</font>
78754                   		endcase
78755                   	end
78756                   	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
78757                   	assign Int_WrCnt = WrCnt;
78758                   	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
78759                   	assign WrEmpty = RdCntSync == WrCnt;
78760                   	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
78761                   	assign WakeUp_Rx = Rx_Vld;
78762                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
78763                   	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
78764                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78765      1/1          		if ( ! Sys_Clk_RstN )
78766      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
78767      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_25863_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod309.html#inst_tag_25863" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s2_64_T_main.DtpTxClkAdapt_Switch50Resp001_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">21</td>
<td class="rt">87.50 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">508</td>
<td class="rt">334</td>
<td class="rt">65.75 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">254</td>
<td class="rt">167</td>
<td class="rt">65.75 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">254</td>
<td class="rt">167</td>
<td class="rt">65.75 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">21</td>
<td class="rt">87.50 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">508</td>
<td class="rt">334</td>
<td class="rt">65.75 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">254</td>
<td class="rt">167</td>
<td class="rt">65.75 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">254</td>
<td class="rt">167</td>
<td class="rt">65.75 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[48:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[56:49]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[86:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[90:88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[91]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[101:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[103:102]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[105]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[109]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[113:112]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[48:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[56:49]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[86:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[90:88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[91]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[101:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[103:102]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[105]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[109]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_25863_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod309.html#inst_tag_25863" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s2_64_T_main.DtpTxClkAdapt_Switch50Resp001_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">32</td>
<td class="rt">96.97 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78693</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78711</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78716</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78721</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78726</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78731</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78736</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78741</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td>CASE</td>
<td class="rt">78746</td>
<td class="rt">7</td>
<td class="rt">6</td>
<td class="rt">85.71 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78765</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78693      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78694      			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78695      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78696      			WrCnt <= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78711      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78712      			WrPtr <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78713      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78714      			WrPtr <= #1.0 ( WrPtr + 3'b001 & ~ { 3 { ( WrPtr == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78716      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78717      			RegData_5 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78718      		else if ( RegWr & WrPtr == 3'b101 )
           		     <font color = "green">-2-</font>  
78719      			RegData_5 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78721      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78722      			RegData_4 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78723      		else if ( RegWr & WrPtr == 3'b100 )
           		     <font color = "green">-2-</font>  
78724      			RegData_4 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78726      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78727      			RegData_3 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78728      		else if ( RegWr & WrPtr == 3'b011 )
           		     <font color = "green">-2-</font>  
78729      			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78731      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78732      			RegData_2 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78733      		else if ( RegWr & WrPtr == 3'b010 )
           		     <font color = "green">-2-</font>  
78734      			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78736      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78737      			RegData_1 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78738      		else if ( RegWr & WrPtr == 3'b001 )
           		     <font color = "green">-2-</font>  
78739      			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78741      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78742      			RegData_0 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78743      		else if ( RegWr & WrPtr == 3'b0 )
           		     <font color = "green">-2-</font>  
78744      			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78746      		case ( u_7d1d )
           		<font color = "red">-1-</font>  
78747      			3'b101  : RdData_0 = RegData_5 ;
           <font color = "green">			==></font>
78748      			3'b100  : RdData_0 = RegData_4 ;
           <font color = "green">			==></font>
78749      			3'b011  : RdData_0 = RegData_3 ;
           <font color = "green">			==></font>
78750      			3'b010  : RdData_0 = RegData_2 ;
           <font color = "green">			==></font>
78751      			3'b001  : RdData_0 = RegData_1 ;
           <font color = "green">			==></font>
78752      			3'b0    : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
78753      			default : RdData_0 = 114'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b101 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b011 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78765      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78766      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
78767      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_25866'>
<a name="inst_tag_25866_Line"></a>
<b>Line Coverage for Instance : <a href="mod309.html#inst_tag_25866" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch2_main.DtpTxClkAdapt_Switch20_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>43</td><td>42</td><td>97.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78693</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78711</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78716</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78721</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78726</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78731</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78736</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78741</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>78746</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78765</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
78692                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78693      1/1          		if ( ! Sys_Clk_RstN )
78694      1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
78695      1/1          		else if ( RegWr | ~ PwrOn )
78696      1/1          			WrCnt &lt;= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78697                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
78698                   	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
78699                   		.Clk( Sys_Clk )
78700                   	,	.Clk_ClkS( Sys_Clk_ClkS )
78701                   	,	.Clk_En( Sys_Clk_En )
78702                   	,	.Clk_EnS( Sys_Clk_EnS )
78703                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
78704                   	,	.Clk_RstN( Sys_Clk_RstN )
78705                   	,	.Clk_Tm( Sys_Clk_Tm )
78706                   	,	.I( Int_RdCnt )
78707                   	,	.O( RdCntSync )
78708                   	);
78709                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu26( .I( RdCntSync ) , .O( RdCntBin ) );
78710                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78711      1/1          		if ( ! Sys_Clk_RstN )
78712      1/1          			WrPtr &lt;= #1.0 ( 3'b0 );
78713      1/1          		else if ( RegWr | ~ PwrOn )
78714      1/1          			WrPtr &lt;= #1.0 ( WrPtr + 3'b001 &amp; ~ { 3 { ( WrPtr == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78715                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78716      1/1          		if ( ! Sys_Clk_RstN )
78717      1/1          			RegData_5 &lt;= #1.0 ( 114'b0 );
78718      1/1          		else if ( RegWr &amp; WrPtr == 3'b101 )
78719      1/1          			RegData_5 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78720                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78721      1/1          		if ( ! Sys_Clk_RstN )
78722      1/1          			RegData_4 &lt;= #1.0 ( 114'b0 );
78723      1/1          		else if ( RegWr &amp; WrPtr == 3'b100 )
78724      1/1          			RegData_4 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78725                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78726      1/1          		if ( ! Sys_Clk_RstN )
78727      1/1          			RegData_3 &lt;= #1.0 ( 114'b0 );
78728      1/1          		else if ( RegWr &amp; WrPtr == 3'b011 )
78729      1/1          			RegData_3 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78730                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78731      1/1          		if ( ! Sys_Clk_RstN )
78732      1/1          			RegData_2 &lt;= #1.0 ( 114'b0 );
78733      1/1          		else if ( RegWr &amp; WrPtr == 3'b010 )
78734      1/1          			RegData_2 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78735                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78736      1/1          		if ( ! Sys_Clk_RstN )
78737      1/1          			RegData_1 &lt;= #1.0 ( 114'b0 );
78738      1/1          		else if ( RegWr &amp; WrPtr == 3'b001 )
78739      1/1          			RegData_1 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78740                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78741      1/1          		if ( ! Sys_Clk_RstN )
78742      1/1          			RegData_0 &lt;= #1.0 ( 114'b0 );
78743      1/1          		else if ( RegWr &amp; WrPtr == 3'b0 )
78744      1/1          			RegData_0 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78745                   	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or RegData_5  or u_7d1d ) begin
78746      1/1          		case ( u_7d1d )
78747      1/1          			3'b101  : RdData_0 = RegData_5 ;
78748      1/1          			3'b100  : RdData_0 = RegData_4 ;
78749      1/1          			3'b011  : RdData_0 = RegData_3 ;
78750      1/1          			3'b010  : RdData_0 = RegData_2 ;
78751      1/1          			3'b001  : RdData_0 = RegData_1 ;
78752      1/1          			3'b0    : RdData_0 = RegData_0 ;
78753      <font color = "red">0/1     ==>  			default : RdData_0 = 114'b0 ;</font>
78754                   		endcase
78755                   	end
78756                   	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
78757                   	assign Int_WrCnt = WrCnt;
78758                   	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
78759                   	assign WrEmpty = RdCntSync == WrCnt;
78760                   	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
78761                   	assign WakeUp_Rx = Rx_Vld;
78762                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
78763                   	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
78764                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78765      1/1          		if ( ! Sys_Clk_RstN )
78766      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
78767      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_25866_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod309.html#inst_tag_25866" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch2_main.DtpTxClkAdapt_Switch20_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">21</td>
<td class="rt">87.50 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">508</td>
<td class="rt">368</td>
<td class="rt">72.44 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">254</td>
<td class="rt">184</td>
<td class="rt">72.44 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">254</td>
<td class="rt">184</td>
<td class="rt">72.44 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">21</td>
<td class="rt">87.50 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">508</td>
<td class="rt">368</td>
<td class="rt">72.44 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">254</td>
<td class="rt">184</td>
<td class="rt">72.44 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">254</td>
<td class="rt">184</td>
<td class="rt">72.44 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[47:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[50:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[64:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[80:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[85:81]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[90:86]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[92:91]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[105:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[107:106]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[109]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[113:112]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[47:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[64:49]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[80:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[86:81]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[89]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92:90]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[105:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[107:106]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[109]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_25866_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod309.html#inst_tag_25866" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch2_main.DtpTxClkAdapt_Switch20_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">32</td>
<td class="rt">96.97 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78693</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78711</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78716</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78721</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78726</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78731</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78736</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78741</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td>CASE</td>
<td class="rt">78746</td>
<td class="rt">7</td>
<td class="rt">6</td>
<td class="rt">85.71 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78765</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78693      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78694      			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78695      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78696      			WrCnt <= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78711      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78712      			WrPtr <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78713      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78714      			WrPtr <= #1.0 ( WrPtr + 3'b001 & ~ { 3 { ( WrPtr == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78716      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78717      			RegData_5 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78718      		else if ( RegWr & WrPtr == 3'b101 )
           		     <font color = "green">-2-</font>  
78719      			RegData_5 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78721      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78722      			RegData_4 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78723      		else if ( RegWr & WrPtr == 3'b100 )
           		     <font color = "green">-2-</font>  
78724      			RegData_4 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78726      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78727      			RegData_3 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78728      		else if ( RegWr & WrPtr == 3'b011 )
           		     <font color = "green">-2-</font>  
78729      			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78731      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78732      			RegData_2 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78733      		else if ( RegWr & WrPtr == 3'b010 )
           		     <font color = "green">-2-</font>  
78734      			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78736      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78737      			RegData_1 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78738      		else if ( RegWr & WrPtr == 3'b001 )
           		     <font color = "green">-2-</font>  
78739      			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78741      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78742      			RegData_0 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78743      		else if ( RegWr & WrPtr == 3'b0 )
           		     <font color = "green">-2-</font>  
78744      			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78746      		case ( u_7d1d )
           		<font color = "red">-1-</font>  
78747      			3'b101  : RdData_0 = RegData_5 ;
           <font color = "green">			==></font>
78748      			3'b100  : RdData_0 = RegData_4 ;
           <font color = "green">			==></font>
78749      			3'b011  : RdData_0 = RegData_3 ;
           <font color = "green">			==></font>
78750      			3'b010  : RdData_0 = RegData_2 ;
           <font color = "green">			==></font>
78751      			3'b001  : RdData_0 = RegData_1 ;
           <font color = "green">			==></font>
78752      			3'b0    : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
78753      			default : RdData_0 = 114'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b101 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b011 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78765      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78766      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
78767      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_25867'>
<a name="inst_tag_25867_Line"></a>
<b>Line Coverage for Instance : <a href="mod309.html#inst_tag_25867" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch2_main.DtpTxClkAdapt_Switch23_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>43</td><td>42</td><td>97.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78693</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78711</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78716</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78721</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78726</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78731</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78736</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78741</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>78746</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78765</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
78692                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78693      1/1          		if ( ! Sys_Clk_RstN )
78694      1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
78695      1/1          		else if ( RegWr | ~ PwrOn )
78696      1/1          			WrCnt &lt;= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78697                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
78698                   	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
78699                   		.Clk( Sys_Clk )
78700                   	,	.Clk_ClkS( Sys_Clk_ClkS )
78701                   	,	.Clk_En( Sys_Clk_En )
78702                   	,	.Clk_EnS( Sys_Clk_EnS )
78703                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
78704                   	,	.Clk_RstN( Sys_Clk_RstN )
78705                   	,	.Clk_Tm( Sys_Clk_Tm )
78706                   	,	.I( Int_RdCnt )
78707                   	,	.O( RdCntSync )
78708                   	);
78709                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu26( .I( RdCntSync ) , .O( RdCntBin ) );
78710                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78711      1/1          		if ( ! Sys_Clk_RstN )
78712      1/1          			WrPtr &lt;= #1.0 ( 3'b0 );
78713      1/1          		else if ( RegWr | ~ PwrOn )
78714      1/1          			WrPtr &lt;= #1.0 ( WrPtr + 3'b001 &amp; ~ { 3 { ( WrPtr == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78715                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78716      1/1          		if ( ! Sys_Clk_RstN )
78717      1/1          			RegData_5 &lt;= #1.0 ( 114'b0 );
78718      1/1          		else if ( RegWr &amp; WrPtr == 3'b101 )
78719      1/1          			RegData_5 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78720                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78721      1/1          		if ( ! Sys_Clk_RstN )
78722      1/1          			RegData_4 &lt;= #1.0 ( 114'b0 );
78723      1/1          		else if ( RegWr &amp; WrPtr == 3'b100 )
78724      1/1          			RegData_4 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78725                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78726      1/1          		if ( ! Sys_Clk_RstN )
78727      1/1          			RegData_3 &lt;= #1.0 ( 114'b0 );
78728      1/1          		else if ( RegWr &amp; WrPtr == 3'b011 )
78729      1/1          			RegData_3 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78730                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78731      1/1          		if ( ! Sys_Clk_RstN )
78732      1/1          			RegData_2 &lt;= #1.0 ( 114'b0 );
78733      1/1          		else if ( RegWr &amp; WrPtr == 3'b010 )
78734      1/1          			RegData_2 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78735                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78736      1/1          		if ( ! Sys_Clk_RstN )
78737      1/1          			RegData_1 &lt;= #1.0 ( 114'b0 );
78738      1/1          		else if ( RegWr &amp; WrPtr == 3'b001 )
78739      1/1          			RegData_1 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78740                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78741      1/1          		if ( ! Sys_Clk_RstN )
78742      1/1          			RegData_0 &lt;= #1.0 ( 114'b0 );
78743      1/1          		else if ( RegWr &amp; WrPtr == 3'b0 )
78744      1/1          			RegData_0 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78745                   	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or RegData_5  or u_7d1d ) begin
78746      1/1          		case ( u_7d1d )
78747      1/1          			3'b101  : RdData_0 = RegData_5 ;
78748      1/1          			3'b100  : RdData_0 = RegData_4 ;
78749      1/1          			3'b011  : RdData_0 = RegData_3 ;
78750      1/1          			3'b010  : RdData_0 = RegData_2 ;
78751      1/1          			3'b001  : RdData_0 = RegData_1 ;
78752      1/1          			3'b0    : RdData_0 = RegData_0 ;
78753      <font color = "red">0/1     ==>  			default : RdData_0 = 114'b0 ;</font>
78754                   		endcase
78755                   	end
78756                   	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
78757                   	assign Int_WrCnt = WrCnt;
78758                   	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
78759                   	assign WrEmpty = RdCntSync == WrCnt;
78760                   	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
78761                   	assign WakeUp_Rx = Rx_Vld;
78762                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
78763                   	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
78764                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78765      1/1          		if ( ! Sys_Clk_RstN )
78766      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
78767      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_25867_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod309.html#inst_tag_25867" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch2_main.DtpTxClkAdapt_Switch23_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">21</td>
<td class="rt">87.50 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">508</td>
<td class="rt">376</td>
<td class="rt">74.02 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">254</td>
<td class="rt">188</td>
<td class="rt">74.02 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">254</td>
<td class="rt">188</td>
<td class="rt">74.02 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">21</td>
<td class="rt">87.50 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">508</td>
<td class="rt">376</td>
<td class="rt">74.02 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">254</td>
<td class="rt">188</td>
<td class="rt">74.02 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">254</td>
<td class="rt">188</td>
<td class="rt">74.02 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[47:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[50:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[64:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[80:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[84:81]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[90:85]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[92:91]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[100:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[105:103]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[109]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[113:112]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[47:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[64:49]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[80:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[86:81]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[90:89]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92:91]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[100:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[105:103]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[109]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_25867_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod309.html#inst_tag_25867" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch2_main.DtpTxClkAdapt_Switch23_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">32</td>
<td class="rt">96.97 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78693</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78711</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78716</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78721</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78726</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78731</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78736</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78741</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td>CASE</td>
<td class="rt">78746</td>
<td class="rt">7</td>
<td class="rt">6</td>
<td class="rt">85.71 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78765</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78693      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78694      			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78695      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78696      			WrCnt <= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78711      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78712      			WrPtr <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78713      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78714      			WrPtr <= #1.0 ( WrPtr + 3'b001 & ~ { 3 { ( WrPtr == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78716      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78717      			RegData_5 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78718      		else if ( RegWr & WrPtr == 3'b101 )
           		     <font color = "green">-2-</font>  
78719      			RegData_5 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78721      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78722      			RegData_4 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78723      		else if ( RegWr & WrPtr == 3'b100 )
           		     <font color = "green">-2-</font>  
78724      			RegData_4 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78726      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78727      			RegData_3 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78728      		else if ( RegWr & WrPtr == 3'b011 )
           		     <font color = "green">-2-</font>  
78729      			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78731      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78732      			RegData_2 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78733      		else if ( RegWr & WrPtr == 3'b010 )
           		     <font color = "green">-2-</font>  
78734      			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78736      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78737      			RegData_1 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78738      		else if ( RegWr & WrPtr == 3'b001 )
           		     <font color = "green">-2-</font>  
78739      			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78741      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78742      			RegData_0 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78743      		else if ( RegWr & WrPtr == 3'b0 )
           		     <font color = "green">-2-</font>  
78744      			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78746      		case ( u_7d1d )
           		<font color = "red">-1-</font>  
78747      			3'b101  : RdData_0 = RegData_5 ;
           <font color = "green">			==></font>
78748      			3'b100  : RdData_0 = RegData_4 ;
           <font color = "green">			==></font>
78749      			3'b011  : RdData_0 = RegData_3 ;
           <font color = "green">			==></font>
78750      			3'b010  : RdData_0 = RegData_2 ;
           <font color = "green">			==></font>
78751      			3'b001  : RdData_0 = RegData_1 ;
           <font color = "green">			==></font>
78752      			3'b0    : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
78753      			default : RdData_0 = 114'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b101 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b011 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78765      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78766      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
78767      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_25871'>
<a name="inst_tag_25871_Line"></a>
<b>Line Coverage for Instance : <a href="mod309.html#inst_tag_25871" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.fpga_ahb_s0_T_main.DtpTxClkAdapt_Switch15Resp_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>43</td><td>42</td><td>97.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78693</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78711</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78716</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78721</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78726</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78731</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78736</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78741</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>78746</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78765</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
78692                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78693      1/1          		if ( ! Sys_Clk_RstN )
78694      1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
78695      1/1          		else if ( RegWr | ~ PwrOn )
78696      1/1          			WrCnt &lt;= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78697                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
78698                   	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
78699                   		.Clk( Sys_Clk )
78700                   	,	.Clk_ClkS( Sys_Clk_ClkS )
78701                   	,	.Clk_En( Sys_Clk_En )
78702                   	,	.Clk_EnS( Sys_Clk_EnS )
78703                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
78704                   	,	.Clk_RstN( Sys_Clk_RstN )
78705                   	,	.Clk_Tm( Sys_Clk_Tm )
78706                   	,	.I( Int_RdCnt )
78707                   	,	.O( RdCntSync )
78708                   	);
78709                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu26( .I( RdCntSync ) , .O( RdCntBin ) );
78710                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78711      1/1          		if ( ! Sys_Clk_RstN )
78712      1/1          			WrPtr &lt;= #1.0 ( 3'b0 );
78713      1/1          		else if ( RegWr | ~ PwrOn )
78714      1/1          			WrPtr &lt;= #1.0 ( WrPtr + 3'b001 &amp; ~ { 3 { ( WrPtr == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78715                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78716      1/1          		if ( ! Sys_Clk_RstN )
78717      1/1          			RegData_5 &lt;= #1.0 ( 114'b0 );
78718      1/1          		else if ( RegWr &amp; WrPtr == 3'b101 )
78719      1/1          			RegData_5 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78720                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78721      1/1          		if ( ! Sys_Clk_RstN )
78722      1/1          			RegData_4 &lt;= #1.0 ( 114'b0 );
78723      1/1          		else if ( RegWr &amp; WrPtr == 3'b100 )
78724      1/1          			RegData_4 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78725                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78726      1/1          		if ( ! Sys_Clk_RstN )
78727      1/1          			RegData_3 &lt;= #1.0 ( 114'b0 );
78728      1/1          		else if ( RegWr &amp; WrPtr == 3'b011 )
78729      1/1          			RegData_3 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78730                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78731      1/1          		if ( ! Sys_Clk_RstN )
78732      1/1          			RegData_2 &lt;= #1.0 ( 114'b0 );
78733      1/1          		else if ( RegWr &amp; WrPtr == 3'b010 )
78734      1/1          			RegData_2 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78735                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78736      1/1          		if ( ! Sys_Clk_RstN )
78737      1/1          			RegData_1 &lt;= #1.0 ( 114'b0 );
78738      1/1          		else if ( RegWr &amp; WrPtr == 3'b001 )
78739      1/1          			RegData_1 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78740                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78741      1/1          		if ( ! Sys_Clk_RstN )
78742      1/1          			RegData_0 &lt;= #1.0 ( 114'b0 );
78743      1/1          		else if ( RegWr &amp; WrPtr == 3'b0 )
78744      1/1          			RegData_0 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78745                   	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or RegData_5  or u_7d1d ) begin
78746      1/1          		case ( u_7d1d )
78747      1/1          			3'b101  : RdData_0 = RegData_5 ;
78748      1/1          			3'b100  : RdData_0 = RegData_4 ;
78749      1/1          			3'b011  : RdData_0 = RegData_3 ;
78750      1/1          			3'b010  : RdData_0 = RegData_2 ;
78751      1/1          			3'b001  : RdData_0 = RegData_1 ;
78752      1/1          			3'b0    : RdData_0 = RegData_0 ;
78753      <font color = "red">0/1     ==>  			default : RdData_0 = 114'b0 ;</font>
78754                   		endcase
78755                   	end
78756                   	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
78757                   	assign Int_WrCnt = WrCnt;
78758                   	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
78759                   	assign WrEmpty = RdCntSync == WrCnt;
78760                   	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
78761                   	assign WakeUp_Rx = Rx_Vld;
78762                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
78763                   	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
78764                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78765      1/1          		if ( ! Sys_Clk_RstN )
78766      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
78767      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_25871_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod309.html#inst_tag_25871" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.fpga_ahb_s0_T_main.DtpTxClkAdapt_Switch15Resp_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">21</td>
<td class="rt">87.50 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">508</td>
<td class="rt">378</td>
<td class="rt">74.41 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">254</td>
<td class="rt">189</td>
<td class="rt">74.41 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">254</td>
<td class="rt">189</td>
<td class="rt">74.41 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">21</td>
<td class="rt">87.50 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">508</td>
<td class="rt">378</td>
<td class="rt">74.41 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">254</td>
<td class="rt">189</td>
<td class="rt">74.41 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">254</td>
<td class="rt">189</td>
<td class="rt">74.41 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[64:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[66]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[68]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[72:69]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[73]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[76:74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[86:77]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[89:88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[91:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[97:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[98]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[99]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[102]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[105:104]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[108:107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[111:109]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[113:112]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[64:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[66]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[68]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[72:69]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[73]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[76:74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[86:77]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[89:88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[91:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[97:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[98]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[99]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[102]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[105:104]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[108:107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111:109]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_25871_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod309.html#inst_tag_25871" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.fpga_ahb_s0_T_main.DtpTxClkAdapt_Switch15Resp_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">32</td>
<td class="rt">96.97 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78693</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78711</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78716</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78721</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78726</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78731</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78736</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78741</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td>CASE</td>
<td class="rt">78746</td>
<td class="rt">7</td>
<td class="rt">6</td>
<td class="rt">85.71 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78765</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78693      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78694      			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78695      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78696      			WrCnt <= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78711      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78712      			WrPtr <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78713      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78714      			WrPtr <= #1.0 ( WrPtr + 3'b001 & ~ { 3 { ( WrPtr == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78716      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78717      			RegData_5 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78718      		else if ( RegWr & WrPtr == 3'b101 )
           		     <font color = "green">-2-</font>  
78719      			RegData_5 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78721      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78722      			RegData_4 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78723      		else if ( RegWr & WrPtr == 3'b100 )
           		     <font color = "green">-2-</font>  
78724      			RegData_4 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78726      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78727      			RegData_3 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78728      		else if ( RegWr & WrPtr == 3'b011 )
           		     <font color = "green">-2-</font>  
78729      			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78731      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78732      			RegData_2 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78733      		else if ( RegWr & WrPtr == 3'b010 )
           		     <font color = "green">-2-</font>  
78734      			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78736      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78737      			RegData_1 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78738      		else if ( RegWr & WrPtr == 3'b001 )
           		     <font color = "green">-2-</font>  
78739      			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78741      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78742      			RegData_0 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78743      		else if ( RegWr & WrPtr == 3'b0 )
           		     <font color = "green">-2-</font>  
78744      			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78746      		case ( u_7d1d )
           		<font color = "red">-1-</font>  
78747      			3'b101  : RdData_0 = RegData_5 ;
           <font color = "green">			==></font>
78748      			3'b100  : RdData_0 = RegData_4 ;
           <font color = "green">			==></font>
78749      			3'b011  : RdData_0 = RegData_3 ;
           <font color = "green">			==></font>
78750      			3'b010  : RdData_0 = RegData_2 ;
           <font color = "green">			==></font>
78751      			3'b001  : RdData_0 = RegData_1 ;
           <font color = "green">			==></font>
78752      			3'b0    : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
78753      			default : RdData_0 = 114'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b101 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b011 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78765      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78766      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
78767      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_25864'>
<a name="inst_tag_25864_Line"></a>
<b>Line Coverage for Instance : <a href="mod309.html#inst_tag_25864" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch2_main.DtpTxClkAdapt_Switch13_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>43</td><td>42</td><td>97.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78693</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78711</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78716</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78721</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78726</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78731</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78736</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78741</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>78746</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78765</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
78692                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78693      1/1          		if ( ! Sys_Clk_RstN )
78694      1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
78695      1/1          		else if ( RegWr | ~ PwrOn )
78696      1/1          			WrCnt &lt;= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78697                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
78698                   	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
78699                   		.Clk( Sys_Clk )
78700                   	,	.Clk_ClkS( Sys_Clk_ClkS )
78701                   	,	.Clk_En( Sys_Clk_En )
78702                   	,	.Clk_EnS( Sys_Clk_EnS )
78703                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
78704                   	,	.Clk_RstN( Sys_Clk_RstN )
78705                   	,	.Clk_Tm( Sys_Clk_Tm )
78706                   	,	.I( Int_RdCnt )
78707                   	,	.O( RdCntSync )
78708                   	);
78709                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu26( .I( RdCntSync ) , .O( RdCntBin ) );
78710                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78711      1/1          		if ( ! Sys_Clk_RstN )
78712      1/1          			WrPtr &lt;= #1.0 ( 3'b0 );
78713      1/1          		else if ( RegWr | ~ PwrOn )
78714      1/1          			WrPtr &lt;= #1.0 ( WrPtr + 3'b001 &amp; ~ { 3 { ( WrPtr == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78715                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78716      1/1          		if ( ! Sys_Clk_RstN )
78717      1/1          			RegData_5 &lt;= #1.0 ( 114'b0 );
78718      1/1          		else if ( RegWr &amp; WrPtr == 3'b101 )
78719      1/1          			RegData_5 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78720                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78721      1/1          		if ( ! Sys_Clk_RstN )
78722      1/1          			RegData_4 &lt;= #1.0 ( 114'b0 );
78723      1/1          		else if ( RegWr &amp; WrPtr == 3'b100 )
78724      1/1          			RegData_4 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78725                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78726      1/1          		if ( ! Sys_Clk_RstN )
78727      1/1          			RegData_3 &lt;= #1.0 ( 114'b0 );
78728      1/1          		else if ( RegWr &amp; WrPtr == 3'b011 )
78729      1/1          			RegData_3 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78730                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78731      1/1          		if ( ! Sys_Clk_RstN )
78732      1/1          			RegData_2 &lt;= #1.0 ( 114'b0 );
78733      1/1          		else if ( RegWr &amp; WrPtr == 3'b010 )
78734      1/1          			RegData_2 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78735                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78736      1/1          		if ( ! Sys_Clk_RstN )
78737      1/1          			RegData_1 &lt;= #1.0 ( 114'b0 );
78738      1/1          		else if ( RegWr &amp; WrPtr == 3'b001 )
78739      1/1          			RegData_1 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78740                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78741      1/1          		if ( ! Sys_Clk_RstN )
78742      1/1          			RegData_0 &lt;= #1.0 ( 114'b0 );
78743      1/1          		else if ( RegWr &amp; WrPtr == 3'b0 )
78744      1/1          			RegData_0 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78745                   	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or RegData_5  or u_7d1d ) begin
78746      1/1          		case ( u_7d1d )
78747      1/1          			3'b101  : RdData_0 = RegData_5 ;
78748      1/1          			3'b100  : RdData_0 = RegData_4 ;
78749      1/1          			3'b011  : RdData_0 = RegData_3 ;
78750      1/1          			3'b010  : RdData_0 = RegData_2 ;
78751      1/1          			3'b001  : RdData_0 = RegData_1 ;
78752      1/1          			3'b0    : RdData_0 = RegData_0 ;
78753      <font color = "red">0/1     ==>  			default : RdData_0 = 114'b0 ;</font>
78754                   		endcase
78755                   	end
78756                   	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
78757                   	assign Int_WrCnt = WrCnt;
78758                   	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
78759                   	assign WrEmpty = RdCntSync == WrCnt;
78760                   	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
78761                   	assign WakeUp_Rx = Rx_Vld;
78762                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
78763                   	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
78764                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78765      1/1          		if ( ! Sys_Clk_RstN )
78766      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
78767      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_25864_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod309.html#inst_tag_25864" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch2_main.DtpTxClkAdapt_Switch13_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">21</td>
<td class="rt">87.50 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">508</td>
<td class="rt">380</td>
<td class="rt">74.80 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">254</td>
<td class="rt">190</td>
<td class="rt">74.80 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">254</td>
<td class="rt">190</td>
<td class="rt">74.80 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">21</td>
<td class="rt">87.50 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">508</td>
<td class="rt">380</td>
<td class="rt">74.80 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">254</td>
<td class="rt">190</td>
<td class="rt">74.80 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">254</td>
<td class="rt">190</td>
<td class="rt">74.80 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[47:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[50:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[64:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[80:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[86:81]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[90:87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[92:91]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[101:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[105:102]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[109]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[113:112]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[47:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[64:49]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[80:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[86:81]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[90:89]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92:91]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[101:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[105:102]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[109]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_25864_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod309.html#inst_tag_25864" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch2_main.DtpTxClkAdapt_Switch13_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">32</td>
<td class="rt">96.97 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78693</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78711</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78716</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78721</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78726</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78731</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78736</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78741</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td>CASE</td>
<td class="rt">78746</td>
<td class="rt">7</td>
<td class="rt">6</td>
<td class="rt">85.71 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78765</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78693      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78694      			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78695      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78696      			WrCnt <= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78711      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78712      			WrPtr <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78713      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78714      			WrPtr <= #1.0 ( WrPtr + 3'b001 & ~ { 3 { ( WrPtr == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78716      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78717      			RegData_5 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78718      		else if ( RegWr & WrPtr == 3'b101 )
           		     <font color = "green">-2-</font>  
78719      			RegData_5 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78721      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78722      			RegData_4 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78723      		else if ( RegWr & WrPtr == 3'b100 )
           		     <font color = "green">-2-</font>  
78724      			RegData_4 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78726      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78727      			RegData_3 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78728      		else if ( RegWr & WrPtr == 3'b011 )
           		     <font color = "green">-2-</font>  
78729      			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78731      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78732      			RegData_2 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78733      		else if ( RegWr & WrPtr == 3'b010 )
           		     <font color = "green">-2-</font>  
78734      			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78736      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78737      			RegData_1 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78738      		else if ( RegWr & WrPtr == 3'b001 )
           		     <font color = "green">-2-</font>  
78739      			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78741      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78742      			RegData_0 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78743      		else if ( RegWr & WrPtr == 3'b0 )
           		     <font color = "green">-2-</font>  
78744      			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78746      		case ( u_7d1d )
           		<font color = "red">-1-</font>  
78747      			3'b101  : RdData_0 = RegData_5 ;
           <font color = "green">			==></font>
78748      			3'b100  : RdData_0 = RegData_4 ;
           <font color = "green">			==></font>
78749      			3'b011  : RdData_0 = RegData_3 ;
           <font color = "green">			==></font>
78750      			3'b010  : RdData_0 = RegData_2 ;
           <font color = "green">			==></font>
78751      			3'b001  : RdData_0 = RegData_1 ;
           <font color = "green">			==></font>
78752      			3'b0    : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
78753      			default : RdData_0 = 114'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b101 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b011 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78765      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78766      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
78767      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_25865'>
<a name="inst_tag_25865_Line"></a>
<b>Line Coverage for Instance : <a href="mod309.html#inst_tag_25865" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch2_main.DtpTxClkAdapt_Switch14_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>43</td><td>42</td><td>97.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78693</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78711</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78716</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78721</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78726</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78731</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78736</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78741</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>78746</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78765</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
78692                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78693      1/1          		if ( ! Sys_Clk_RstN )
78694      1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
78695      1/1          		else if ( RegWr | ~ PwrOn )
78696      1/1          			WrCnt &lt;= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78697                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
78698                   	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
78699                   		.Clk( Sys_Clk )
78700                   	,	.Clk_ClkS( Sys_Clk_ClkS )
78701                   	,	.Clk_En( Sys_Clk_En )
78702                   	,	.Clk_EnS( Sys_Clk_EnS )
78703                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
78704                   	,	.Clk_RstN( Sys_Clk_RstN )
78705                   	,	.Clk_Tm( Sys_Clk_Tm )
78706                   	,	.I( Int_RdCnt )
78707                   	,	.O( RdCntSync )
78708                   	);
78709                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu26( .I( RdCntSync ) , .O( RdCntBin ) );
78710                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78711      1/1          		if ( ! Sys_Clk_RstN )
78712      1/1          			WrPtr &lt;= #1.0 ( 3'b0 );
78713      1/1          		else if ( RegWr | ~ PwrOn )
78714      1/1          			WrPtr &lt;= #1.0 ( WrPtr + 3'b001 &amp; ~ { 3 { ( WrPtr == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78715                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78716      1/1          		if ( ! Sys_Clk_RstN )
78717      1/1          			RegData_5 &lt;= #1.0 ( 114'b0 );
78718      1/1          		else if ( RegWr &amp; WrPtr == 3'b101 )
78719      1/1          			RegData_5 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78720                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78721      1/1          		if ( ! Sys_Clk_RstN )
78722      1/1          			RegData_4 &lt;= #1.0 ( 114'b0 );
78723      1/1          		else if ( RegWr &amp; WrPtr == 3'b100 )
78724      1/1          			RegData_4 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78725                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78726      1/1          		if ( ! Sys_Clk_RstN )
78727      1/1          			RegData_3 &lt;= #1.0 ( 114'b0 );
78728      1/1          		else if ( RegWr &amp; WrPtr == 3'b011 )
78729      1/1          			RegData_3 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78730                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78731      1/1          		if ( ! Sys_Clk_RstN )
78732      1/1          			RegData_2 &lt;= #1.0 ( 114'b0 );
78733      1/1          		else if ( RegWr &amp; WrPtr == 3'b010 )
78734      1/1          			RegData_2 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78735                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78736      1/1          		if ( ! Sys_Clk_RstN )
78737      1/1          			RegData_1 &lt;= #1.0 ( 114'b0 );
78738      1/1          		else if ( RegWr &amp; WrPtr == 3'b001 )
78739      1/1          			RegData_1 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78740                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78741      1/1          		if ( ! Sys_Clk_RstN )
78742      1/1          			RegData_0 &lt;= #1.0 ( 114'b0 );
78743      1/1          		else if ( RegWr &amp; WrPtr == 3'b0 )
78744      1/1          			RegData_0 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78745                   	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or RegData_5  or u_7d1d ) begin
78746      1/1          		case ( u_7d1d )
78747      1/1          			3'b101  : RdData_0 = RegData_5 ;
78748      1/1          			3'b100  : RdData_0 = RegData_4 ;
78749      1/1          			3'b011  : RdData_0 = RegData_3 ;
78750      1/1          			3'b010  : RdData_0 = RegData_2 ;
78751      1/1          			3'b001  : RdData_0 = RegData_1 ;
78752      1/1          			3'b0    : RdData_0 = RegData_0 ;
78753      <font color = "red">0/1     ==>  			default : RdData_0 = 114'b0 ;</font>
78754                   		endcase
78755                   	end
78756                   	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
78757                   	assign Int_WrCnt = WrCnt;
78758                   	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
78759                   	assign WrEmpty = RdCntSync == WrCnt;
78760                   	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
78761                   	assign WakeUp_Rx = Rx_Vld;
78762                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
78763                   	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
78764                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78765      1/1          		if ( ! Sys_Clk_RstN )
78766      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
78767      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_25865_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod309.html#inst_tag_25865" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch2_main.DtpTxClkAdapt_Switch14_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">21</td>
<td class="rt">87.50 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">508</td>
<td class="rt">384</td>
<td class="rt">75.59 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">254</td>
<td class="rt">192</td>
<td class="rt">75.59 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">254</td>
<td class="rt">192</td>
<td class="rt">75.59 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">21</td>
<td class="rt">87.50 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">508</td>
<td class="rt">384</td>
<td class="rt">75.59 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">254</td>
<td class="rt">192</td>
<td class="rt">75.59 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">254</td>
<td class="rt">192</td>
<td class="rt">75.59 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[47:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[50:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[64:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[80:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[86:81]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[90:87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[92:91]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[100:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[105:101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[109]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[113:112]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[47:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[64:49]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[80:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[86:81]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[89:87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92:90]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[100:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[105:101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[109]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_25865_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod309.html#inst_tag_25865" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch2_main.DtpTxClkAdapt_Switch14_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">32</td>
<td class="rt">96.97 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78693</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78711</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78716</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78721</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78726</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78731</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78736</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78741</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td>CASE</td>
<td class="rt">78746</td>
<td class="rt">7</td>
<td class="rt">6</td>
<td class="rt">85.71 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78765</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78693      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78694      			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78695      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78696      			WrCnt <= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78711      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78712      			WrPtr <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78713      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78714      			WrPtr <= #1.0 ( WrPtr + 3'b001 & ~ { 3 { ( WrPtr == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78716      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78717      			RegData_5 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78718      		else if ( RegWr & WrPtr == 3'b101 )
           		     <font color = "green">-2-</font>  
78719      			RegData_5 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78721      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78722      			RegData_4 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78723      		else if ( RegWr & WrPtr == 3'b100 )
           		     <font color = "green">-2-</font>  
78724      			RegData_4 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78726      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78727      			RegData_3 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78728      		else if ( RegWr & WrPtr == 3'b011 )
           		     <font color = "green">-2-</font>  
78729      			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78731      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78732      			RegData_2 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78733      		else if ( RegWr & WrPtr == 3'b010 )
           		     <font color = "green">-2-</font>  
78734      			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78736      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78737      			RegData_1 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78738      		else if ( RegWr & WrPtr == 3'b001 )
           		     <font color = "green">-2-</font>  
78739      			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78741      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78742      			RegData_0 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78743      		else if ( RegWr & WrPtr == 3'b0 )
           		     <font color = "green">-2-</font>  
78744      			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78746      		case ( u_7d1d )
           		<font color = "red">-1-</font>  
78747      			3'b101  : RdData_0 = RegData_5 ;
           <font color = "green">			==></font>
78748      			3'b100  : RdData_0 = RegData_4 ;
           <font color = "green">			==></font>
78749      			3'b011  : RdData_0 = RegData_3 ;
           <font color = "green">			==></font>
78750      			3'b010  : RdData_0 = RegData_2 ;
           <font color = "green">			==></font>
78751      			3'b001  : RdData_0 = RegData_1 ;
           <font color = "green">			==></font>
78752      			3'b0    : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
78753      			default : RdData_0 = 114'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b101 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b011 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78765      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78766      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
78767      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_25870'>
<a name="inst_tag_25870_Line"></a>
<b>Line Coverage for Instance : <a href="mod309.html#inst_tag_25870" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch15_main.DtpTxClkAdapt_fpga_ahb_s0_T_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>43</td><td>42</td><td>97.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78693</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78711</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78716</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78721</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78726</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78731</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78736</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78741</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>78746</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78765</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
78692                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78693      1/1          		if ( ! Sys_Clk_RstN )
78694      1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
78695      1/1          		else if ( RegWr | ~ PwrOn )
78696      1/1          			WrCnt &lt;= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78697                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
78698                   	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
78699                   		.Clk( Sys_Clk )
78700                   	,	.Clk_ClkS( Sys_Clk_ClkS )
78701                   	,	.Clk_En( Sys_Clk_En )
78702                   	,	.Clk_EnS( Sys_Clk_EnS )
78703                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
78704                   	,	.Clk_RstN( Sys_Clk_RstN )
78705                   	,	.Clk_Tm( Sys_Clk_Tm )
78706                   	,	.I( Int_RdCnt )
78707                   	,	.O( RdCntSync )
78708                   	);
78709                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu26( .I( RdCntSync ) , .O( RdCntBin ) );
78710                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78711      1/1          		if ( ! Sys_Clk_RstN )
78712      1/1          			WrPtr &lt;= #1.0 ( 3'b0 );
78713      1/1          		else if ( RegWr | ~ PwrOn )
78714      1/1          			WrPtr &lt;= #1.0 ( WrPtr + 3'b001 &amp; ~ { 3 { ( WrPtr == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78715                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78716      1/1          		if ( ! Sys_Clk_RstN )
78717      1/1          			RegData_5 &lt;= #1.0 ( 114'b0 );
78718      1/1          		else if ( RegWr &amp; WrPtr == 3'b101 )
78719      1/1          			RegData_5 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78720                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78721      1/1          		if ( ! Sys_Clk_RstN )
78722      1/1          			RegData_4 &lt;= #1.0 ( 114'b0 );
78723      1/1          		else if ( RegWr &amp; WrPtr == 3'b100 )
78724      1/1          			RegData_4 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78725                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78726      1/1          		if ( ! Sys_Clk_RstN )
78727      1/1          			RegData_3 &lt;= #1.0 ( 114'b0 );
78728      1/1          		else if ( RegWr &amp; WrPtr == 3'b011 )
78729      1/1          			RegData_3 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78730                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78731      1/1          		if ( ! Sys_Clk_RstN )
78732      1/1          			RegData_2 &lt;= #1.0 ( 114'b0 );
78733      1/1          		else if ( RegWr &amp; WrPtr == 3'b010 )
78734      1/1          			RegData_2 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78735                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78736      1/1          		if ( ! Sys_Clk_RstN )
78737      1/1          			RegData_1 &lt;= #1.0 ( 114'b0 );
78738      1/1          		else if ( RegWr &amp; WrPtr == 3'b001 )
78739      1/1          			RegData_1 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78740                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78741      1/1          		if ( ! Sys_Clk_RstN )
78742      1/1          			RegData_0 &lt;= #1.0 ( 114'b0 );
78743      1/1          		else if ( RegWr &amp; WrPtr == 3'b0 )
78744      1/1          			RegData_0 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78745                   	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or RegData_5  or u_7d1d ) begin
78746      1/1          		case ( u_7d1d )
78747      1/1          			3'b101  : RdData_0 = RegData_5 ;
78748      1/1          			3'b100  : RdData_0 = RegData_4 ;
78749      1/1          			3'b011  : RdData_0 = RegData_3 ;
78750      1/1          			3'b010  : RdData_0 = RegData_2 ;
78751      1/1          			3'b001  : RdData_0 = RegData_1 ;
78752      1/1          			3'b0    : RdData_0 = RegData_0 ;
78753      <font color = "red">0/1     ==>  			default : RdData_0 = 114'b0 ;</font>
78754                   		endcase
78755                   	end
78756                   	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
78757                   	assign Int_WrCnt = WrCnt;
78758                   	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
78759                   	assign WrEmpty = RdCntSync == WrCnt;
78760                   	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
78761                   	assign WakeUp_Rx = Rx_Vld;
78762                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
78763                   	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
78764                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78765      1/1          		if ( ! Sys_Clk_RstN )
78766      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
78767      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_25870_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod309.html#inst_tag_25870" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch15_main.DtpTxClkAdapt_fpga_ahb_s0_T_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">21</td>
<td class="rt">87.50 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">508</td>
<td class="rt">434</td>
<td class="rt">85.43 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">254</td>
<td class="rt">217</td>
<td class="rt">85.43 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">254</td>
<td class="rt">217</td>
<td class="rt">85.43 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">21</td>
<td class="rt">87.50 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">508</td>
<td class="rt">434</td>
<td class="rt">85.43 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">254</td>
<td class="rt">217</td>
<td class="rt">85.43 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">254</td>
<td class="rt">217</td>
<td class="rt">85.43 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[42:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[44:43]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[47:45]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[50:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[86:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[91:89]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[97:92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[98]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[99]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[102]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[105:104]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[108:107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[110:109]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[113:111]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[42:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[44:43]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[47:45]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[50:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[86:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[91:89]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[97:92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[98]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[99]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[102]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[105:104]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[108:107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[110:109]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_25870_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod309.html#inst_tag_25870" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch15_main.DtpTxClkAdapt_fpga_ahb_s0_T_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">32</td>
<td class="rt">96.97 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78693</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78711</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78716</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78721</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78726</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78731</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78736</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78741</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td>CASE</td>
<td class="rt">78746</td>
<td class="rt">7</td>
<td class="rt">6</td>
<td class="rt">85.71 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78765</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78693      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78694      			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78695      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78696      			WrCnt <= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78711      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78712      			WrPtr <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78713      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78714      			WrPtr <= #1.0 ( WrPtr + 3'b001 & ~ { 3 { ( WrPtr == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78716      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78717      			RegData_5 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78718      		else if ( RegWr & WrPtr == 3'b101 )
           		     <font color = "green">-2-</font>  
78719      			RegData_5 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78721      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78722      			RegData_4 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78723      		else if ( RegWr & WrPtr == 3'b100 )
           		     <font color = "green">-2-</font>  
78724      			RegData_4 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78726      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78727      			RegData_3 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78728      		else if ( RegWr & WrPtr == 3'b011 )
           		     <font color = "green">-2-</font>  
78729      			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78731      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78732      			RegData_2 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78733      		else if ( RegWr & WrPtr == 3'b010 )
           		     <font color = "green">-2-</font>  
78734      			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78736      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78737      			RegData_1 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78738      		else if ( RegWr & WrPtr == 3'b001 )
           		     <font color = "green">-2-</font>  
78739      			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78741      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78742      			RegData_0 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78743      		else if ( RegWr & WrPtr == 3'b0 )
           		     <font color = "green">-2-</font>  
78744      			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78746      		case ( u_7d1d )
           		<font color = "red">-1-</font>  
78747      			3'b101  : RdData_0 = RegData_5 ;
           <font color = "green">			==></font>
78748      			3'b100  : RdData_0 = RegData_4 ;
           <font color = "green">			==></font>
78749      			3'b011  : RdData_0 = RegData_3 ;
           <font color = "green">			==></font>
78750      			3'b010  : RdData_0 = RegData_2 ;
           <font color = "green">			==></font>
78751      			3'b001  : RdData_0 = RegData_1 ;
           <font color = "green">			==></font>
78752      			3'b0    : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
78753      			default : RdData_0 = 114'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b101 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b011 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78765      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78766      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
78767      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_25868'>
<a name="inst_tag_25868_Line"></a>
<b>Line Coverage for Instance : <a href="mod309.html#inst_tag_25868" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch2_main.DtpTxClkAdapt_ddr_axi_s2_128_T_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>43</td><td>42</td><td>97.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78693</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78711</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78716</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78721</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78726</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78731</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78736</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78741</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>78746</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78765</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
78692                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78693      1/1          		if ( ! Sys_Clk_RstN )
78694      1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
78695      1/1          		else if ( RegWr | ~ PwrOn )
78696      1/1          			WrCnt &lt;= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78697                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
78698                   	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
78699                   		.Clk( Sys_Clk )
78700                   	,	.Clk_ClkS( Sys_Clk_ClkS )
78701                   	,	.Clk_En( Sys_Clk_En )
78702                   	,	.Clk_EnS( Sys_Clk_EnS )
78703                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
78704                   	,	.Clk_RstN( Sys_Clk_RstN )
78705                   	,	.Clk_Tm( Sys_Clk_Tm )
78706                   	,	.I( Int_RdCnt )
78707                   	,	.O( RdCntSync )
78708                   	);
78709                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu26( .I( RdCntSync ) , .O( RdCntBin ) );
78710                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78711      1/1          		if ( ! Sys_Clk_RstN )
78712      1/1          			WrPtr &lt;= #1.0 ( 3'b0 );
78713      1/1          		else if ( RegWr | ~ PwrOn )
78714      1/1          			WrPtr &lt;= #1.0 ( WrPtr + 3'b001 &amp; ~ { 3 { ( WrPtr == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78715                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78716      1/1          		if ( ! Sys_Clk_RstN )
78717      1/1          			RegData_5 &lt;= #1.0 ( 114'b0 );
78718      1/1          		else if ( RegWr &amp; WrPtr == 3'b101 )
78719      1/1          			RegData_5 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78720                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78721      1/1          		if ( ! Sys_Clk_RstN )
78722      1/1          			RegData_4 &lt;= #1.0 ( 114'b0 );
78723      1/1          		else if ( RegWr &amp; WrPtr == 3'b100 )
78724      1/1          			RegData_4 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78725                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78726      1/1          		if ( ! Sys_Clk_RstN )
78727      1/1          			RegData_3 &lt;= #1.0 ( 114'b0 );
78728      1/1          		else if ( RegWr &amp; WrPtr == 3'b011 )
78729      1/1          			RegData_3 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78730                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78731      1/1          		if ( ! Sys_Clk_RstN )
78732      1/1          			RegData_2 &lt;= #1.0 ( 114'b0 );
78733      1/1          		else if ( RegWr &amp; WrPtr == 3'b010 )
78734      1/1          			RegData_2 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78735                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78736      1/1          		if ( ! Sys_Clk_RstN )
78737      1/1          			RegData_1 &lt;= #1.0 ( 114'b0 );
78738      1/1          		else if ( RegWr &amp; WrPtr == 3'b001 )
78739      1/1          			RegData_1 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78740                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78741      1/1          		if ( ! Sys_Clk_RstN )
78742      1/1          			RegData_0 &lt;= #1.0 ( 114'b0 );
78743      1/1          		else if ( RegWr &amp; WrPtr == 3'b0 )
78744      1/1          			RegData_0 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78745                   	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or RegData_5  or u_7d1d ) begin
78746      1/1          		case ( u_7d1d )
78747      1/1          			3'b101  : RdData_0 = RegData_5 ;
78748      1/1          			3'b100  : RdData_0 = RegData_4 ;
78749      1/1          			3'b011  : RdData_0 = RegData_3 ;
78750      1/1          			3'b010  : RdData_0 = RegData_2 ;
78751      1/1          			3'b001  : RdData_0 = RegData_1 ;
78752      1/1          			3'b0    : RdData_0 = RegData_0 ;
78753      <font color = "red">0/1     ==>  			default : RdData_0 = 114'b0 ;</font>
78754                   		endcase
78755                   	end
78756                   	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
78757                   	assign Int_WrCnt = WrCnt;
78758                   	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
78759                   	assign WrEmpty = RdCntSync == WrCnt;
78760                   	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
78761                   	assign WakeUp_Rx = Rx_Vld;
78762                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
78763                   	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
78764                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78765      1/1          		if ( ! Sys_Clk_RstN )
78766      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
78767      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_25868_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod309.html#inst_tag_25868" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch2_main.DtpTxClkAdapt_ddr_axi_s2_128_T_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">21</td>
<td class="rt">87.50 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">508</td>
<td class="rt">444</td>
<td class="rt">87.40 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">254</td>
<td class="rt">222</td>
<td class="rt">87.40 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">254</td>
<td class="rt">222</td>
<td class="rt">87.40 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">21</td>
<td class="rt">87.50 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">508</td>
<td class="rt">444</td>
<td class="rt">87.40 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">254</td>
<td class="rt">222</td>
<td class="rt">87.40 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">254</td>
<td class="rt">222</td>
<td class="rt">87.40 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[47:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[79:49]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[80]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[86:81]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[89:87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[92:90]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[100:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[103]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[105]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[109]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[113:112]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[47:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[79:49]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[80]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[86:81]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[89]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92:90]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[100:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[103]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[105]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[109]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_25868_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod309.html#inst_tag_25868" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch2_main.DtpTxClkAdapt_ddr_axi_s2_128_T_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">32</td>
<td class="rt">96.97 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78693</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78711</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78716</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78721</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78726</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78731</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78736</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78741</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td>CASE</td>
<td class="rt">78746</td>
<td class="rt">7</td>
<td class="rt">6</td>
<td class="rt">85.71 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78765</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78693      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78694      			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78695      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78696      			WrCnt <= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78711      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78712      			WrPtr <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78713      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78714      			WrPtr <= #1.0 ( WrPtr + 3'b001 & ~ { 3 { ( WrPtr == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78716      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78717      			RegData_5 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78718      		else if ( RegWr & WrPtr == 3'b101 )
           		     <font color = "green">-2-</font>  
78719      			RegData_5 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78721      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78722      			RegData_4 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78723      		else if ( RegWr & WrPtr == 3'b100 )
           		     <font color = "green">-2-</font>  
78724      			RegData_4 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78726      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78727      			RegData_3 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78728      		else if ( RegWr & WrPtr == 3'b011 )
           		     <font color = "green">-2-</font>  
78729      			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78731      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78732      			RegData_2 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78733      		else if ( RegWr & WrPtr == 3'b010 )
           		     <font color = "green">-2-</font>  
78734      			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78736      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78737      			RegData_1 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78738      		else if ( RegWr & WrPtr == 3'b001 )
           		     <font color = "green">-2-</font>  
78739      			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78741      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78742      			RegData_0 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78743      		else if ( RegWr & WrPtr == 3'b0 )
           		     <font color = "green">-2-</font>  
78744      			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78746      		case ( u_7d1d )
           		<font color = "red">-1-</font>  
78747      			3'b101  : RdData_0 = RegData_5 ;
           <font color = "green">			==></font>
78748      			3'b100  : RdData_0 = RegData_4 ;
           <font color = "green">			==></font>
78749      			3'b011  : RdData_0 = RegData_3 ;
           <font color = "green">			==></font>
78750      			3'b010  : RdData_0 = RegData_2 ;
           <font color = "green">			==></font>
78751      			3'b001  : RdData_0 = RegData_1 ;
           <font color = "green">			==></font>
78752      			3'b0    : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
78753      			default : RdData_0 = 114'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b101 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b011 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78765      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78766      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
78767      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_25869'>
<a name="inst_tag_25869_Line"></a>
<b>Line Coverage for Instance : <a href="mod309.html#inst_tag_25869" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch2_main.DtpTxClkAdapt_ddr_axi_s2_64_T_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>43</td><td>42</td><td>97.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78693</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78711</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78716</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78721</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78726</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78731</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78736</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78741</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>78746</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78765</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
78692                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78693      1/1          		if ( ! Sys_Clk_RstN )
78694      1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
78695      1/1          		else if ( RegWr | ~ PwrOn )
78696      1/1          			WrCnt &lt;= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78697                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
78698                   	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
78699                   		.Clk( Sys_Clk )
78700                   	,	.Clk_ClkS( Sys_Clk_ClkS )
78701                   	,	.Clk_En( Sys_Clk_En )
78702                   	,	.Clk_EnS( Sys_Clk_EnS )
78703                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
78704                   	,	.Clk_RstN( Sys_Clk_RstN )
78705                   	,	.Clk_Tm( Sys_Clk_Tm )
78706                   	,	.I( Int_RdCnt )
78707                   	,	.O( RdCntSync )
78708                   	);
78709                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu26( .I( RdCntSync ) , .O( RdCntBin ) );
78710                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78711      1/1          		if ( ! Sys_Clk_RstN )
78712      1/1          			WrPtr &lt;= #1.0 ( 3'b0 );
78713      1/1          		else if ( RegWr | ~ PwrOn )
78714      1/1          			WrPtr &lt;= #1.0 ( WrPtr + 3'b001 &amp; ~ { 3 { ( WrPtr == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78715                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78716      1/1          		if ( ! Sys_Clk_RstN )
78717      1/1          			RegData_5 &lt;= #1.0 ( 114'b0 );
78718      1/1          		else if ( RegWr &amp; WrPtr == 3'b101 )
78719      1/1          			RegData_5 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78720                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78721      1/1          		if ( ! Sys_Clk_RstN )
78722      1/1          			RegData_4 &lt;= #1.0 ( 114'b0 );
78723      1/1          		else if ( RegWr &amp; WrPtr == 3'b100 )
78724      1/1          			RegData_4 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78725                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78726      1/1          		if ( ! Sys_Clk_RstN )
78727      1/1          			RegData_3 &lt;= #1.0 ( 114'b0 );
78728      1/1          		else if ( RegWr &amp; WrPtr == 3'b011 )
78729      1/1          			RegData_3 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78730                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78731      1/1          		if ( ! Sys_Clk_RstN )
78732      1/1          			RegData_2 &lt;= #1.0 ( 114'b0 );
78733      1/1          		else if ( RegWr &amp; WrPtr == 3'b010 )
78734      1/1          			RegData_2 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78735                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78736      1/1          		if ( ! Sys_Clk_RstN )
78737      1/1          			RegData_1 &lt;= #1.0 ( 114'b0 );
78738      1/1          		else if ( RegWr &amp; WrPtr == 3'b001 )
78739      1/1          			RegData_1 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78740                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78741      1/1          		if ( ! Sys_Clk_RstN )
78742      1/1          			RegData_0 &lt;= #1.0 ( 114'b0 );
78743      1/1          		else if ( RegWr &amp; WrPtr == 3'b0 )
78744      1/1          			RegData_0 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78745                   	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or RegData_5  or u_7d1d ) begin
78746      1/1          		case ( u_7d1d )
78747      1/1          			3'b101  : RdData_0 = RegData_5 ;
78748      1/1          			3'b100  : RdData_0 = RegData_4 ;
78749      1/1          			3'b011  : RdData_0 = RegData_3 ;
78750      1/1          			3'b010  : RdData_0 = RegData_2 ;
78751      1/1          			3'b001  : RdData_0 = RegData_1 ;
78752      1/1          			3'b0    : RdData_0 = RegData_0 ;
78753      <font color = "red">0/1     ==>  			default : RdData_0 = 114'b0 ;</font>
78754                   		endcase
78755                   	end
78756                   	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
78757                   	assign Int_WrCnt = WrCnt;
78758                   	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
78759                   	assign WrEmpty = RdCntSync == WrCnt;
78760                   	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
78761                   	assign WakeUp_Rx = Rx_Vld;
78762                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
78763                   	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
78764                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78765      1/1          		if ( ! Sys_Clk_RstN )
78766      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
78767      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_25869_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod309.html#inst_tag_25869" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch2_main.DtpTxClkAdapt_ddr_axi_s2_64_T_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">21</td>
<td class="rt">87.50 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">508</td>
<td class="rt">444</td>
<td class="rt">87.40 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">254</td>
<td class="rt">222</td>
<td class="rt">87.40 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">254</td>
<td class="rt">222</td>
<td class="rt">87.40 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">21</td>
<td class="rt">87.50 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">508</td>
<td class="rt">444</td>
<td class="rt">87.40 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">254</td>
<td class="rt">222</td>
<td class="rt">87.40 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">254</td>
<td class="rt">222</td>
<td class="rt">87.40 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[47:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[79:49]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[80]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[86:81]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[89:87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[92:90]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[101:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[103:102]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[105]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[109]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[113:112]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[47:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[79:49]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[80]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[86:81]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[89]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92:90]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[101:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[103:102]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[105]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[109]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_25869_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod309.html#inst_tag_25869" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch2_main.DtpTxClkAdapt_ddr_axi_s2_64_T_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">32</td>
<td class="rt">96.97 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78693</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78711</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78716</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78721</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78726</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78731</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78736</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78741</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td>CASE</td>
<td class="rt">78746</td>
<td class="rt">7</td>
<td class="rt">6</td>
<td class="rt">85.71 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78765</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78693      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78694      			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78695      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78696      			WrCnt <= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78711      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78712      			WrPtr <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78713      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78714      			WrPtr <= #1.0 ( WrPtr + 3'b001 & ~ { 3 { ( WrPtr == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78716      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78717      			RegData_5 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78718      		else if ( RegWr & WrPtr == 3'b101 )
           		     <font color = "green">-2-</font>  
78719      			RegData_5 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78721      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78722      			RegData_4 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78723      		else if ( RegWr & WrPtr == 3'b100 )
           		     <font color = "green">-2-</font>  
78724      			RegData_4 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78726      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78727      			RegData_3 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78728      		else if ( RegWr & WrPtr == 3'b011 )
           		     <font color = "green">-2-</font>  
78729      			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78731      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78732      			RegData_2 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78733      		else if ( RegWr & WrPtr == 3'b010 )
           		     <font color = "green">-2-</font>  
78734      			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78736      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78737      			RegData_1 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78738      		else if ( RegWr & WrPtr == 3'b001 )
           		     <font color = "green">-2-</font>  
78739      			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78741      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78742      			RegData_0 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78743      		else if ( RegWr & WrPtr == 3'b0 )
           		     <font color = "green">-2-</font>  
78744      			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78746      		case ( u_7d1d )
           		<font color = "red">-1-</font>  
78747      			3'b101  : RdData_0 = RegData_5 ;
           <font color = "green">			==></font>
78748      			3'b100  : RdData_0 = RegData_4 ;
           <font color = "green">			==></font>
78749      			3'b011  : RdData_0 = RegData_3 ;
           <font color = "green">			==></font>
78750      			3'b010  : RdData_0 = RegData_2 ;
           <font color = "green">			==></font>
78751      			3'b001  : RdData_0 = RegData_1 ;
           <font color = "green">			==></font>
78752      			3'b0    : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
78753      			default : RdData_0 = 114'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b101 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b011 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78765      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78766      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
78767      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_25859">
    <li>
      <a href="#inst_tag_25859_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_25859_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_25859_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_25860">
    <li>
      <a href="#inst_tag_25860_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_25860_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_25860_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_25861">
    <li>
      <a href="#inst_tag_25861_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_25861_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_25861_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_25862">
    <li>
      <a href="#inst_tag_25862_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_25862_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_25862_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_25863">
    <li>
      <a href="#inst_tag_25863_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_25863_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_25863_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_25864">
    <li>
      <a href="#inst_tag_25864_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_25864_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_25864_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_25865">
    <li>
      <a href="#inst_tag_25865_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_25865_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_25865_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_25866">
    <li>
      <a href="#inst_tag_25866_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_25866_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_25866_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_25867">
    <li>
      <a href="#inst_tag_25867_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_25867_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_25867_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_25868">
    <li>
      <a href="#inst_tag_25868_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_25868_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_25868_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_25869">
    <li>
      <a href="#inst_tag_25869_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_25869_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_25869_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_25870">
    <li>
      <a href="#inst_tag_25870_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_25870_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_25870_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_25871">
    <li>
      <a href="#inst_tag_25871_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_25871_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_25871_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_25872">
    <li>
      <a href="#inst_tag_25872_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_25872_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_25872_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_T_Aca_U_Ru_27fd00bf">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
