#-----------------------------------------------------------
# xsim v2023.2.2 (64-bit)
# SW Build 4126759 on Thu Feb  8 23:52:05 MST 2024
# IP Build 4126054 on Fri Feb  9 11:39:09 MST 2024
# SharedData Build 4115275 on Tue Jan 30 00:40:57 MST 2024
# Start of session at: Wed Oct 23 20:09:23 2024
# Process ID: 17479
# Current directory: /home/bcheng/workspace/dev/place-and-route/hdl/verilog/shift_reg/sim
# Command line: xsim -source {xsim.dir/shift_reg_time_impl.wdb/xsim_script.tcl}
# Log file: /home/bcheng/workspace/dev/place-and-route/hdl/verilog/shift_reg/sim/xsim.log
# Journal file: /home/bcheng/workspace/dev/place-and-route/hdl/verilog/shift_reg/sim/xsim.jou
# Running On: bcheng-HP, OS: Linux, CPU Frequency: 946.674 MHz, CPU Physical cores: 4, Host memory: 16397 MB
#-----------------------------------------------------------
start_gui
source xsim.dir/shift_reg_time_impl.wdb/xsim_script.tcl
source waveform.tcl
current_wave_config {Untitled 1}
add_wave {{/tb_shift_reg/dut/i_clk}} {{/tb_shift_reg/dut/i_clk_IBUF}} {{/tb_shift_reg/dut/i_din}} {{/tb_shift_reg/dut/i_din_IBUF}} {{/tb_shift_reg/dut/i_rst}} {{/tb_shift_reg/dut/i_rst_IBUF}} {{/tb_shift_reg/dut/o_dout}} {{/tb_shift_reg/dut/o_dout_OBUF}} 
close_sim
