lib_name: bag2_digital
cell_name: mux2
pins: [ "out", "in<1>", "in<0>", "VDD", "VSS", "S" ]
instances:
  XINV:
    lib_name: bag2_digital
    cell_name: inv
    instpins:
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      out:
        direction: output
        net_name: "Sb"
        num_bits: 1
      in:
        direction: input
        net_name: "S"
        num_bits: 1
  XNAND_IN<0>:
    lib_name: bag2_digital
    cell_name: nand
    instpins:
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      out:
        direction: output
        net_name: "mid<0>"
        num_bits: 1
      in:
        direction: input
        net_name: "net1"
        num_bits: 1
  XNAND_OUT:
    lib_name: bag2_digital
    cell_name: nand
    instpins:
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      out:
        direction: output
        net_name: "out"
        num_bits: 1
      in:
        direction: input
        net_name: "net2"
        num_bits: 1
  XNAND_IN<1>:
    lib_name: bag2_digital
    cell_name: nand
    instpins:
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      out:
        direction: output
        net_name: "mid<1>"
        num_bits: 1
      in:
        direction: input
        net_name: "net3"
        num_bits: 1
  PIN0:
    lib_name: basic
    cell_name: opin
    instpins: {}
  PIN5:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN4:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN1:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN3:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  PIN2:
    lib_name: basic
    cell_name: iopin
    instpins: {}
