;; -*- Emacs-Lisp -*-

;;; .emacs-vhdl-cache-dir-wackoz - design hierarchy cache file for Emacs VHDL Mode 3.38.1

;; Directory : "~/github/isa/lab3/riscv_opt/hdl/src/"
;; Saved     : 2022-02-06 17:45:14 wackoz


;; version number
(setq vhdl-cache-version "3.38.1")

;; directory name
(setq directory "~/github/isa/lab3/riscv_opt/hdl/src/")

;; entity and architecture cache
(vhdl-aput 'vhdl-entity-alist directory '
(("absolute_value" "absolute_value" "~/github/isa/lab3/riscv_opt/hdl/src/absolute_value.vhd" 28 (("str" "str" "~/github/isa/lab3/riscv_opt/hdl/src/absolute_value.vhd" 38 nil nil)) "str" (("ieee" . "std_logic_1164") ("ieee" . "numeric_std"))) ("add_sub" "add_sub" "~/github/isa/lab3/riscv_opt/hdl/src/add_sub.vhd" 25 (("str" "str" "~/github/isa/lab3/riscv_opt/hdl/src/add_sub.vhd" 37 nil nil)) "str" (("ieee" . "std_logic_1164") ("ieee" . "numeric_std"))) ("alu" "alu" "~/github/isa/lab3/riscv_opt/hdl/src/alu.vhd" 23 (("str" "str" "~/github/isa/lab3/riscv_opt/hdl/src/alu.vhd" 36 (("add_sub_1" "add_sub_1" "~/github/isa/lab3/riscv_opt/hdl/src/alu.vhd" 79 nil "add_sub" nil nil "work" nil) ("barrel_shifter_1" "barrel_shifter_1" "~/github/isa/lab3/riscv_opt/hdl/src/alu.vhd" 87 nil "barrel_shifter" nil nil "work" nil)) nil)) "str" (("ieee" . "std_logic_1164") ("ieee" . "numeric_std"))) ("alu_control" "alu_control" "~/github/isa/lab3/riscv_opt/hdl/src/alu_control.vhd" 24 (("str" "str" "~/github/isa/lab3/riscv_opt/hdl/src/alu_control.vhd" 35 nil nil)) "str" (("ieee" . "std_logic_1164"))) ("barrel_shifter" "barrel_shifter" "~/github/isa/lab3/riscv_opt/hdl/src/barrel_shifter.vhd" 28 (("str" "str" "~/github/isa/lab3/riscv_opt/hdl/src/barrel_shifter.vhd" 39 (("mux_i" "mux_i" "~/github/isa/lab3/riscv_opt/hdl/src/barrel_shifter.vhd" 62 "mux_2to1_bit" "mux_2to1_bit" nil nil nil ("gen_stage0")) ("mux_i" "mux_i" "~/github/isa/lab3/riscv_opt/hdl/src/barrel_shifter.vhd" 71 "mux_2to1_bit" "mux_2to1_bit" nil nil nil ("gen_stage1")) ("mux_i" "mux_i" "~/github/isa/lab3/riscv_opt/hdl/src/barrel_shifter.vhd" 80 "mux_2to1_bit" "mux_2to1_bit" nil nil nil ("gen_stage2")) ("mux_i" "mux_i" "~/github/isa/lab3/riscv_opt/hdl/src/barrel_shifter.vhd" 89 "mux_2to1_bit" "mux_2to1_bit" nil nil nil ("gen_stage3")) ("mux_i" "mux_i" "~/github/isa/lab3/riscv_opt/hdl/src/barrel_shifter.vhd" 98 "mux_2to1_bit" "mux_2to1_bit" nil nil nil ("gen_stage4"))) nil)) "str" (("ieee" . "std_logic_1164") ("ieee" . "numeric_std"))) ("branch_forwarding_unit" "branch_forwarding_unit" "~/github/isa/lab3/riscv_opt/hdl/src/branch_forwarding_unit.vhd" 26 (("str" "str" "~/github/isa/lab3/riscv_opt/hdl/src/branch_forwarding_unit.vhd" 43 nil nil)) "str" (("ieee" . "std_logic_1164"))) ("control" "control" "~/github/isa/lab3/riscv_opt/hdl/src/control.vhd" 23 (("str" "str" "~/github/isa/lab3/riscv_opt/hdl/src/control.vhd" 41 nil nil)) "str" (("ieee" . "std_logic_1164"))) ("dec_5to32" "dec_5to32" "~/github/isa/lab3/riscv_opt/hdl/src/dec_5to32.vhd" 23 (("arch" "arch" "~/github/isa/lab3/riscv_opt/hdl/src/dec_5to32.vhd" 29 nil nil)) "arch" (("ieee" . "std_logic_1164") ("ieee" . "numeric_std"))) ("decode_stage" "decode_stage" "~/github/isa/lab3/riscv_opt/hdl/src/decode_stage.vhd" 24 (("str" "str" "~/github/isa/lab3/riscv_opt/hdl/src/decode_stage.vhd" 57 (("register_file" "register_file" "~/github/isa/lab3/riscv_opt/hdl/src/decode_stage.vhd" 98 "reg_file" "reg_file" nil nil nil nil) ("immediate_generator_1" "immediate_generator_1" "~/github/isa/lab3/riscv_opt/hdl/src/decode_stage.vhd" 112 "immediate_generator" "immediate_generator" nil nil nil nil) ("mux_4to1_rs1_forwarding" "mux_4to1_Rs1_forwarding" "~/github/isa/lab3/riscv_opt/hdl/src/decode_stage.vhd" 166 nil "mux_4to1" nil nil "work" nil) ("mux_4to1_rs2_forwarding" "mux_4to1_Rs2_forwarding" "~/github/isa/lab3/riscv_opt/hdl/src/decode_stage.vhd" 176 nil "mux_4to1" nil nil "work" nil) ("equality_checker_1" "equality_checker_1" "~/github/isa/lab3/riscv_opt/hdl/src/decode_stage.vhd" 186 nil "equality_checker" nil nil "work" nil)) nil)) "str" (("ieee" . "std_logic_1164") ("ieee" . "numeric_std"))) ("decode_stage_control" "decode_stage_control" "~/github/isa/lab3/riscv_opt/hdl/src/decode_stage_control.vhd" 24 (("str" "str" "~/github/isa/lab3/riscv_opt/hdl/src/decode_stage_control.vhd" 63 (("control_1" "control_1" "~/github/isa/lab3/riscv_opt/hdl/src/decode_stage_control.vhd" 120 nil "control" nil nil "work" nil) ("hazard_unit_1" "hazard_unit_1" "~/github/isa/lab3/riscv_opt/hdl/src/decode_stage_control.vhd" 162 nil "hazard_unit" nil nil "work" nil) ("mux_2to1_stall_1" "mux_2to1_stall_1" "~/github/isa/lab3/riscv_opt/hdl/src/decode_stage_control.vhd" 183 nil "mux_2to1_stall" nil nil "work" nil) ("branch_forwarding_unit_1" "branch_forwarding_unit_1" "~/github/isa/lab3/riscv_opt/hdl/src/decode_stage_control.vhd" 205 nil "branch_forwarding_unit" nil nil "work" nil)) nil)) "str" (("ieee" . "std_logic_1164") ("ieee" . "numeric_std"))) ("equality_checker" "equality_checker" "~/github/isa/lab3/riscv_opt/hdl/src/equality_checker.vhd" 23 (("str" "str" "~/github/isa/lab3/riscv_opt/hdl/src/equality_checker.vhd" 33 (("unary_and_1" "unary_AND_1" "~/github/isa/lab3/riscv_opt/hdl/src/equality_checker.vhd" 47 nil "unary_and" nil nil "work" nil)) nil)) "str" (("ieee" . "std_logic_1164"))) ("execute_stage" "execute_stage" "~/github/isa/lab3/riscv_opt/hdl/src/execute_stage.vhd" 24 (("str" "str" "~/github/isa/lab3/riscv_opt/hdl/src/execute_stage.vhd" 53 (("alu_b_mux" "alu_b_mux" "~/github/isa/lab3/riscv_opt/hdl/src/execute_stage.vhd" 90 "mux_2to1" "mux_2to1" nil nil nil nil) ("mux_pc" "mux_PC" "~/github/isa/lab3/riscv_opt/hdl/src/execute_stage.vhd" 98 "mux_2to1" "mux_2to1" nil nil nil nil) ("alu_inst" "alu_inst" "~/github/isa/lab3/riscv_opt/hdl/src/execute_stage.vhd" 106 "alu" "alu" nil nil nil nil) ("forward_a_mux" "forward_A_mux" "~/github/isa/lab3/riscv_opt/hdl/src/execute_stage.vhd" 134 nil "mux_4to1" nil nil "work" nil) ("forward_b_mux" "forward_B_mux" "~/github/isa/lab3/riscv_opt/hdl/src/execute_stage.vhd" 144 nil "mux_4to1" nil nil "work" nil) ("absolute_value_1" "absolute_value_1" "~/github/isa/lab3/riscv_opt/hdl/src/execute_stage.vhd" 156 nil "absolute_value" nil nil "work" nil) ("mux_2to1_alu_abs" "mux_2to1_alu_abs" "~/github/isa/lab3/riscv_opt/hdl/src/execute_stage.vhd" 162 nil "mux_2to1" nil nil "work" nil)) nil)) "str" (("ieee" . "std_logic_1164") ("ieee" . "numeric_std"))) ("execute_stage_control" "execute_stage_control" "~/github/isa/lab3/riscv_opt/hdl/src/execute_stage_control.vhd" 24 (("str" "str" "~/github/isa/lab3/riscv_opt/hdl/src/execute_stage_control.vhd" 55 (("alu_control_1" "alu_control_1" "~/github/isa/lab3/riscv_opt/hdl/src/execute_stage_control.vhd" 77 nil "alu_control" nil nil "work" nil) ("forwarding_unit_1" "forwarding_unit_1" "~/github/isa/lab3/riscv_opt/hdl/src/execute_stage_control.vhd" 99 nil "forwarding_unit" nil nil "work" nil)) nil)) "str" (("ieee" . "std_logic_1164") ("ieee" . "numeric_std"))) ("fetch_stage" "fetch_stage" "~/github/isa/lab3/riscv_opt/hdl/src/fetch_stage.vhd" 25 (("str" "str" "~/github/isa/lab3/riscv_opt/hdl/src/fetch_stage.vhd" 42 (("pc" "PC" "~/github/isa/lab3/riscv_opt/hdl/src/fetch_stage.vhd" 76 "reg" "reg" nil nil nil nil) ("pcinputmux" "pcinputmux" "~/github/isa/lab3/riscv_opt/hdl/src/fetch_stage.vhd" 85 "mux_2to1" "mux_2to1" nil nil nil nil)) nil)) "str" (("ieee" . "std_logic_1164") ("ieee" . "numeric_std"))) ("forwarding_unit" "forwarding_unit" "~/github/isa/lab3/riscv_opt/hdl/src/forwarding_unit.vhd" 24 (("str" "str" "~/github/isa/lab3/riscv_opt/hdl/src/forwarding_unit.vhd" 41 nil nil)) "str" (("ieee" . "std_logic_1164") ("ieee" . "numeric_std"))) ("hazard_unit" "hazard_unit" "~/github/isa/lab3/riscv_opt/hdl/src/hazard_unit.vhd" 24 (("str" "str" "~/github/isa/lab3/riscv_opt/hdl/src/hazard_unit.vhd" 46 nil nil)) "str" (("ieee" . "std_logic_1164") ("ieee" . "numeric_std"))) ("immediate_generator" "immediate_generator" "~/github/isa/lab3/riscv_opt/hdl/src/immediate_generator.vhd" 24 (("str" "str" "~/github/isa/lab3/riscv_opt/hdl/src/immediate_generator.vhd" 35 nil nil)) "str" (("ieee" . "std_logic_1164") ("ieee" . "numeric_std"))) ("mem_stage" "mem_stage" "~/github/isa/lab3/riscv_opt/hdl/src/mem_stage.vhd" 23 (("str" "str" "~/github/isa/lab3/riscv_opt/hdl/src/mem_stage.vhd" 40 nil nil)) "str" (("ieee" . "std_logic_1164"))) ("mem_stage_control" "mem_stage_control" "~/github/isa/lab3/riscv_opt/hdl/src/mem_stage_control.vhd" 23 (("str" "str" "~/github/isa/lab3/riscv_opt/hdl/src/mem_stage_control.vhd" 37 nil nil)) "str" (("ieee" . "std_logic_1164"))) ("mux_2to1" "mux_2to1" "~/github/isa/lab3/riscv_opt/hdl/src/mux_2to1.vhd" 6 (("arch" "arch" "~/github/isa/lab3/riscv_opt/hdl/src/mux_2to1.vhd" 14 nil nil)) "arch" (("ieee" . "std_logic_1164") ("ieee" . "numeric_std"))) ("mux_2to1_bit" "mux_2to1_bit" "~/github/isa/lab3/riscv_opt/hdl/src/mux_2to1_bit.vhd" 28 (("str" "str" "~/github/isa/lab3/riscv_opt/hdl/src/mux_2to1_bit.vhd" 40 nil nil)) "str" (("ieee" . "std_logic_1164") ("ieee" . "numeric_std"))) ("mux_2to1_stall" "mux_2to1_stall" "~/github/isa/lab3/riscv_opt/hdl/src/mux_2to1_stall.vhd" 23 (("str" "str" "~/github/isa/lab3/riscv_opt/hdl/src/mux_2to1_stall.vhd" 35 nil nil)) "str" (("ieee" . "std_logic_1164") ("ieee" . "numeric_std"))) ("mux_32to1" "mux_32to1" "~/github/isa/lab3/riscv_opt/hdl/src/mux_32to1.vhd" 6 (("arch" "arch" "~/github/isa/lab3/riscv_opt/hdl/src/mux_32to1.vhd" 13 nil nil)) "arch" (("ieee" . "std_logic_1164") ("ieee" . "numeric_std") ("work" . "param_pkg"))) ("mux_4to1" "mux_4to1" "~/github/isa/lab3/riscv_opt/hdl/src/mux_4to1.vhd" 23 (("str" "str" "~/github/isa/lab3/riscv_opt/hdl/src/mux_4to1.vhd" 37 nil nil)) "str" (("ieee" . "std_logic_1164"))) ("ram" "ram" "~/github/isa/lab3/riscv_opt/hdl/src/ram.vhd" 28 (("rtl" "rtl" "~/github/isa/lab3/riscv_opt/hdl/src/ram.vhd" 39 nil nil)) "rtl" (("ieee" . "std_logic_1164") ("ieee" . "std_logic_textio") ("std" . "textio"))) ("reg" "reg" "~/github/isa/lab3/riscv_opt/hdl/src/reg.vhd" 5 (("arch" "arch" "~/github/isa/lab3/riscv_opt/hdl/src/reg.vhd" 13 nil nil)) "arch" (("ieee" . "std_logic_1164") ("ieee" . "numeric_std"))) ("reg_file" "reg_file" "~/github/isa/lab3/riscv_opt/hdl/src/reg_file.vhd" 23 (("arch" "arch" "~/github/isa/lab3/riscv_opt/hdl/src/reg_file.vhd" 34 (("reg_i" "reg_i" "~/github/isa/lab3/riscv_opt/hdl/src/reg_file.vhd" 75 "reg" "reg" nil nil nil ("gen_reg")) ("dec" "dec" "~/github/isa/lab3/riscv_opt/hdl/src/reg_file.vhd" 79 "dec_5to32" "dec_5to32" nil nil nil nil) ("mux1" "mux1" "~/github/isa/lab3/riscv_opt/hdl/src/reg_file.vhd" 86 "mux_32to1" "mux_32to1" nil nil nil nil) ("mux2" "mux2" "~/github/isa/lab3/riscv_opt/hdl/src/reg_file.vhd" 87 "mux_32to1" "mux_32to1" nil nil nil nil) ("x0" "x0" "~/github/isa/lab3/riscv_opt/hdl/src/reg_file.vhd" 101 nil "reg" nil nil "work" nil)) nil)) "arch" (("ieee" . "std_logic_1164") ("ieee" . "numeric_std") ("work" . "param_pkg"))) ("rv32i" "RV32I" "~/github/isa/lab3/riscv_opt/hdl/src/RV32I.vhd" 24 (("str" "str" "~/github/isa/lab3/riscv_opt/hdl/src/RV32I.vhd" 50 (("fetch_stage_1" "fetch_stage_1" "~/github/isa/lab3/riscv_opt/hdl/src/RV32I.vhd" 115 nil "fetch_stage" nil nil "work" nil) ("decode_stage_1" "decode_stage_1" "~/github/isa/lab3/riscv_opt/hdl/src/RV32I.vhd" 130 nil "decode_stage" nil nil "work" nil) ("execute_stage_1" "execute_stage_1" "~/github/isa/lab3/riscv_opt/hdl/src/RV32I.vhd" 159 nil "execute_stage" nil nil "work" nil) ("mem_stage_1" "mem_stage_1" "~/github/isa/lab3/riscv_opt/hdl/src/RV32I.vhd" 184 nil "mem_stage" nil nil "work" nil) ("wb_stage_1" "wb_stage_1" "~/github/isa/lab3/riscv_opt/hdl/src/RV32I.vhd" 198 nil "wb_stage" nil nil "work" nil) ("rv32i_control_1" "RV32I_control_1" "~/github/isa/lab3/riscv_opt/hdl/src/RV32I.vhd" 211 nil "rv32i_control" nil nil "work" nil)) nil)) "str" (("ieee" . "std_logic_1164") ("ieee" . "numeric_std"))) ("rv32i_control" "RV32I_control" "~/github/isa/lab3/riscv_opt/hdl/src/RV32I_control.vhd" 24 (("str" "str" "~/github/isa/lab3/riscv_opt/hdl/src/RV32I_control.vhd" 72 (("decode_stage_control_1" "decode_stage_control_1" "~/github/isa/lab3/riscv_opt/hdl/src/RV32I_control.vhd" 101 nil "decode_stage_control" nil nil "work" nil) ("execute_stage_control_1" "execute_stage_control_1" "~/github/isa/lab3/riscv_opt/hdl/src/RV32I_control.vhd" 135 nil "execute_stage_control" nil nil "work" nil) ("mem_stage_control_1" "mem_stage_control_1" "~/github/isa/lab3/riscv_opt/hdl/src/RV32I_control.vhd" 160 nil "mem_stage_control" nil nil "work" nil)) nil)) "str" (("ieee" . "std_logic_1164") ("ieee" . "numeric_std"))) ("unary_and" "unary_AND" "~/github/isa/lab3/riscv_opt/hdl/src/unary_AND.vhd" 23 (("str" "str" "~/github/isa/lab3/riscv_opt/hdl/src/unary_AND.vhd" 33 nil nil)) "str" (("ieee" . "std_logic_1164"))) ("wb_stage" "wb_stage" "~/github/isa/lab3/riscv_opt/hdl/src/wb_stage.vhd" 24 (("str" "str" "~/github/isa/lab3/riscv_opt/hdl/src/wb_stage.vhd" 41 (("mux_4to1_1" "mux_4to1_1" "~/github/isa/lab3/riscv_opt/hdl/src/wb_stage.vhd" 56 nil "mux_4to1" nil nil "work" nil)) nil)) "str" (("ieee" . "std_logic_1164") ("ieee" . "numeric_std"))))
)

;; configuration cache
(vhdl-aput 'vhdl-config-alist directory '
nil
)

;; package cache
(vhdl-aput 'vhdl-package-alist directory '
(("param_pkg" "param_pkg" "~/github/isa/lab3/riscv_opt/hdl/src/param_pkg.vhd" 5 nil nil (("ieee" . "std_logic_1164") ("ieee" . "numeric_std")) nil nil nil nil))
)

;; instantiated entities cache
(vhdl-aput 'vhdl-ent-inst-alist directory '
(("mux_4to1" "reg" "mux_32to1" "mux_32to1" "dec_5to32" "reg" "mux_2to1" "reg" "forwarding_unit" "alu_control" "mux_2to1" "absolute_value" "mux_4to1" "mux_4to1" "alu" "mux_2to1" "mux_2to1" "unary_and" "branch_forwarding_unit" "mux_2to1_stall" "hazard_unit" "control" "equality_checker" "mux_4to1" "mux_4to1" "immediate_generator" "reg_file" "mux_2to1_bit" "mux_2to1_bit" "mux_2to1_bit" "mux_2to1_bit" "mux_2to1_bit" "barrel_shifter" "add_sub" "mem_stage_control" "execute_stage_control" "decode_stage_control" "rv32i_control" "wb_stage" "mem_stage" "execute_stage" "decode_stage" "fetch_stage"))
)

;; design units per file cache
(vhdl-aput 'vhdl-file-alist directory '
(("~/github/isa/lab3/riscv_opt/hdl/src/wb_stage.vhd" ("wb_stage") ("str") ("wb_stage") nil nil nil ("mux_4to1_1") ("mux_4to1")) ("~/github/isa/lab3/riscv_opt/hdl/src/unary_AND.vhd" ("unary_and") ("str") ("unary_and") nil nil nil nil nil) ("~/github/isa/lab3/riscv_opt/hdl/src/reg_file.vhd" ("reg_file") ("arch") ("reg_file") nil nil nil ("x0" "mux2" "mux1" "dec" "reg_i") ("reg" "mux_32to1" "mux_32to1" "dec_5to32" "reg")) ("~/github/isa/lab3/riscv_opt/hdl/src/reg.vhd" ("reg") ("arch") ("reg") nil nil nil nil nil) ("~/github/isa/lab3/riscv_opt/hdl/src/ram.vhd" ("ram") ("rtl") ("ram") nil nil nil nil nil) ("~/github/isa/lab3/riscv_opt/hdl/src/param_pkg.vhd" nil nil nil nil ("param_pkg") nil nil nil) ("~/github/isa/lab3/riscv_opt/hdl/src/mux_4to1.vhd" ("mux_4to1") ("str") ("mux_4to1") nil nil nil nil nil) ("~/github/isa/lab3/riscv_opt/hdl/src/mux_32to1.vhd" ("mux_32to1") ("arch") ("mux_32to1") nil nil nil nil nil) ("~/github/isa/lab3/riscv_opt/hdl/src/mux_2to1_stall.vhd" ("mux_2to1_stall") ("str") ("mux_2to1_stall") nil nil nil nil nil) ("~/github/isa/lab3/riscv_opt/hdl/src/mux_2to1_bit.vhd" ("mux_2to1_bit") ("str") ("mux_2to1_bit") nil nil nil nil nil) ("~/github/isa/lab3/riscv_opt/hdl/src/mux_2to1.vhd" ("mux_2to1") ("arch") ("mux_2to1") nil nil nil nil nil) ("~/github/isa/lab3/riscv_opt/hdl/src/mem_stage_control.vhd" ("mem_stage_control") ("str") ("mem_stage_control") nil nil nil nil nil) ("~/github/isa/lab3/riscv_opt/hdl/src/mem_stage.vhd" ("mem_stage") ("str") ("mem_stage") nil nil nil nil nil) ("~/github/isa/lab3/riscv_opt/hdl/src/immediate_generator.vhd" ("immediate_generator") ("str") ("immediate_generator") nil nil nil nil nil) ("~/github/isa/lab3/riscv_opt/hdl/src/hazard_unit.vhd" ("hazard_unit") ("str") ("hazard_unit") nil nil nil nil nil) ("~/github/isa/lab3/riscv_opt/hdl/src/forwarding_unit.vhd" ("forwarding_unit") ("str") ("forwarding_unit") nil nil nil nil nil) ("~/github/isa/lab3/riscv_opt/hdl/src/fetch_stage.vhd" ("fetch_stage") ("str") ("fetch_stage") nil nil nil ("pcinputmux" "pc") ("mux_2to1" "reg")) ("~/github/isa/lab3/riscv_opt/hdl/src/execute_stage_control.vhd" ("execute_stage_control") ("str") ("execute_stage_control") nil nil nil ("forwarding_unit_1" "alu_control_1") ("forwarding_unit" "alu_control")) ("~/github/isa/lab3/riscv_opt/hdl/src/execute_stage.vhd" ("execute_stage") ("str") ("execute_stage") nil nil nil ("mux_2to1_alu_abs" "absolute_value_1" "forward_b_mux" "forward_a_mux" "alu_inst" "mux_pc" "alu_b_mux") ("mux_2to1" "absolute_value" "mux_4to1" "mux_4to1" "alu" "mux_2to1" "mux_2to1")) ("~/github/isa/lab3/riscv_opt/hdl/src/equality_checker.vhd" ("equality_checker") ("str") ("equality_checker") nil nil nil ("unary_and_1") ("unary_and")) ("~/github/isa/lab3/riscv_opt/hdl/src/decode_stage_control.vhd" ("decode_stage_control") ("str") ("decode_stage_control") nil nil nil ("branch_forwarding_unit_1" "mux_2to1_stall_1" "hazard_unit_1" "control_1") ("branch_forwarding_unit" "mux_2to1_stall" "hazard_unit" "control")) ("~/github/isa/lab3/riscv_opt/hdl/src/decode_stage.vhd" ("decode_stage") ("str") ("decode_stage") nil nil nil ("equality_checker_1" "mux_4to1_rs2_forwarding" "mux_4to1_rs1_forwarding" "immediate_generator_1" "register_file") ("equality_checker" "mux_4to1" "mux_4to1" "immediate_generator" "reg_file")) ("~/github/isa/lab3/riscv_opt/hdl/src/dec_5to32.vhd" ("dec_5to32") ("arch") ("dec_5to32") nil nil nil nil nil) ("~/github/isa/lab3/riscv_opt/hdl/src/control.vhd" ("control") ("str") ("control") nil nil nil nil nil) ("~/github/isa/lab3/riscv_opt/hdl/src/branch_forwarding_unit.vhd" ("branch_forwarding_unit") ("str") ("branch_forwarding_unit") nil nil nil nil nil) ("~/github/isa/lab3/riscv_opt/hdl/src/barrel_shifter.vhd" ("barrel_shifter") ("str") ("barrel_shifter") nil nil nil ("mux_i" "mux_i" "mux_i" "mux_i" "mux_i") ("mux_2to1_bit" "mux_2to1_bit" "mux_2to1_bit" "mux_2to1_bit" "mux_2to1_bit")) ("~/github/isa/lab3/riscv_opt/hdl/src/alu_control.vhd" ("alu_control") ("str") ("alu_control") nil nil nil nil nil) ("~/github/isa/lab3/riscv_opt/hdl/src/alu.vhd" ("alu") ("str") ("alu") nil nil nil ("barrel_shifter_1" "add_sub_1") ("barrel_shifter" "add_sub")) ("~/github/isa/lab3/riscv_opt/hdl/src/add_sub.vhd" ("add_sub") ("str") ("add_sub") nil nil nil nil nil) ("~/github/isa/lab3/riscv_opt/hdl/src/absolute_value.vhd" ("absolute_value") ("str") ("absolute_value") nil nil nil nil nil) ("~/github/isa/lab3/riscv_opt/hdl/src/RV32I_control.vhd" ("rv32i_control") ("str") ("rv32i_control") nil nil nil ("mem_stage_control_1" "execute_stage_control_1" "decode_stage_control_1") ("mem_stage_control" "execute_stage_control" "decode_stage_control")) ("~/github/isa/lab3/riscv_opt/hdl/src/RV32I.vhd" ("rv32i") ("str") ("rv32i") nil nil nil ("rv32i_control_1" "wb_stage_1" "mem_stage_1" "execute_stage_1" "decode_stage_1" "fetch_stage_1") ("rv32i_control" "wb_stage" "mem_stage" "execute_stage" "decode_stage" "fetch_stage")))
)

;; shown design units cache
(vhdl-aput 'vhdl-speedbar-shown-unit-alist directory '
nil
)
