

================================================================
== Vivado HLS Report for 'conv_2'
================================================================
* Date:           Thu May  2 10:26:48 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_type
* Solution:       W32_16f10
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.552|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  474585|  484265|  474585|  484265|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+--------+--------+---------------+-----------+-----------+------+----------+
        |                         |     Latency     |   Iteration   |  Initiation Interval  | Trip |          |
        |        Loop Name        |   min  |   max  |    Latency    |  achieved |   target  | Count| Pipelined|
        +-------------------------+--------+--------+---------------+-----------+-----------+------+----------+
        |- Row_Loop               |  474584|  484264| 43144 ~ 44024 |          -|          -|    11|    no    |
        | + Col_Loop              |   43142|   44022|  3922 ~ 4002  |          -|          -|    11|    no    |
        |  ++ Filter2_Loop        |    3920|    4000|   245 ~ 250   |          -|          -|    16|    no    |
        |   +++ W_Row_Loop        |     240|     240|             80|          -|          -|     3|    no    |
        |    ++++ W_Col_Loop      |      78|      78|             26|          -|          -|     3|    no    |
        |     +++++ Filter1_Loop  |      24|      24|              4|          -|          -|     6|    no    |
        +-------------------------+--------+--------+---------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      2|      40|   1419|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|     130|    469|    -|
|Memory           |        1|      -|      16|      4|    -|
|Multiplexer      |        -|      -|       -|    192|    -|
|Register         |        -|      -|     662|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        1|      2|     848|   2084|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |cnn_dcmp_64ns_64ndEe_U9  |cnn_dcmp_64ns_64ndEe  |        0|      0|  130|  469|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      0|  130|  469|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +--------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |       Memory       |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |conv_2_bias_V_U     |conv_2_conv_2_biafYi  |        0|  16|   4|    0|    16|   16|     1|          256|
    |conv_2_weights_V_U  |conv_2_conv_2_weieOg  |        1|   0|   0|    0|   864|   18|     1|        15552|
    +--------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total               |                      |        1|  16|   4|    0|   880|   34|     2|        15808|
    +--------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+----+-----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF | LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+----+-----+------------+------------+
    |mul_ln1117_fu_472_p2    |     *    |      0|   0|   13|           4|           4|
    |r_V_fu_629_p2           |     *    |      2|   0|   20|          18|          32|
    |add_ln1116_1_fu_590_p2  |     +    |      0|   0|   15|           7|           7|
    |add_ln1116_2_fu_603_p2  |     +    |      0|   0|   13|          11|          11|
    |add_ln1116_fu_498_p2    |     +    |      0|   0|   15|           6|           6|
    |add_ln1117_1_fu_613_p2  |     +    |      0|   0|   13|          11|          11|
    |add_ln1117_fu_539_p2    |     +    |      0|   0|   15|           8|           8|
    |add_ln203_6_fu_410_p2   |     +    |      0|   0|   12|          12|          12|
    |add_ln203_fu_368_p2     |     +    |      0|   0|   15|           7|           7|
    |add_ln26_1_fu_529_p2    |     +    |      0|   0|   13|           4|           4|
    |add_ln26_fu_462_p2      |     +    |      0|   0|   13|           4|           4|
    |add_ln8_fu_334_p2       |     +    |      0|   0|   15|           7|           4|
    |add_ln908_fu_834_p2     |     +    |      0|   0|   39|           7|          32|
    |add_ln915_fu_931_p2     |     +    |      0|   0|    8|          11|          11|
    |c_fu_358_p2             |     +    |      0|   0|   13|           4|           1|
    |ch_fu_576_p2            |     +    |      0|   0|   12|           3|           1|
    |f_fu_392_p2             |     +    |      0|   0|   15|           5|           1|
    |lsb_index_fu_728_p2     |     +    |      0|   0|   39|           7|          32|
    |m_2_fu_876_p2           |     +    |      0|   0|   71|          64|          64|
    |r_fu_346_p2             |     +    |      0|   0|   13|           4|           1|
    |ret_V_fu_650_p2         |     +    |      0|   0|   57|          50|          50|
    |tmp_V_4_fu_670_p2       |     +    |      0|   0|   39|          32|          32|
    |wc_fu_488_p2            |     +    |      0|   0|   10|           2|           1|
    |wr_fu_430_p2            |     +    |      0|   0|   10|           2|           1|
    |sub_ln1116_1_fu_523_p2  |     -    |      0|   0|   15|           7|           7|
    |sub_ln1116_fu_452_p2    |     -    |      0|   0|   15|           5|           5|
    |sub_ln1117_fu_564_p2    |     -    |      0|   0|   13|          11|          11|
    |sub_ln894_fu_723_p2     |     -    |      0|   0|   39|           6|          32|
    |sub_ln897_fu_754_p2     |     -    |      0|   0|   15|           5|           6|
    |sub_ln908_fu_840_p2     |     -    |      0|   0|   39|           6|          32|
    |sub_ln915_fu_926_p2     |     -    |      0|   0|    8|           5|          11|
    |tmp_V_fu_689_p2         |     -    |      0|   0|   39|           1|          32|
    |a_fu_781_p2             |    and   |      0|   0|    2|           1|           1|
    |and_ln899_fu_808_p2     |    and   |      0|   0|    2|           1|           1|
    |and_ln924_fu_970_p2     |    and   |      0|   0|    2|           1|           1|
    |p_Result_s_fu_770_p2    |    and   |      0|   0|   32|          32|          32|
    |l_fu_711_p3             |   cttz   |      0|  40|   36|          32|           0|
    |icmp_ln11_fu_352_p2     |   icmp   |      0|   0|    9|           4|           4|
    |icmp_ln14_fu_386_p2     |   icmp   |      0|   0|   11|           5|           6|
    |icmp_ln18_fu_424_p2     |   icmp   |      0|   0|    8|           2|           2|
    |icmp_ln21_fu_482_p2     |   icmp   |      0|   0|    8|           2|           2|
    |icmp_ln24_fu_570_p2     |   icmp   |      0|   0|    9|           3|           3|
    |icmp_ln885_fu_676_p2    |   icmp   |      0|   0|   18|          32|           1|
    |icmp_ln897_1_fu_775_p2  |   icmp   |      0|   0|   18|          32|           1|
    |icmp_ln897_fu_744_p2    |   icmp   |      0|   0|   18|          31|           1|
    |icmp_ln8_fu_340_p2      |   icmp   |      0|   0|    9|           4|           4|
    |icmp_ln908_fu_828_p2    |   icmp   |      0|   0|   18|          32|           1|
    |icmp_ln924_1_fu_910_p2  |   icmp   |      0|   0|   29|          52|           1|
    |icmp_ln924_fu_956_p2    |   icmp   |      0|   0|   13|          11|           2|
    |lshr_ln897_fu_764_p2    |   lshr   |      0|   0|  101|           2|          32|
    |lshr_ln908_fu_849_p2    |   lshr   |      0|   0|  101|          32|          32|
    |or_ln899_fu_814_p2      |    or    |      0|   0|    2|           1|           1|
    |or_ln924_fu_966_p2      |    or    |      0|   0|    2|           1|           1|
    |m_1_fu_866_p3           |  select  |      0|   0|   64|           1|          64|
    |select_ln915_fu_919_p3  |  select  |      0|   0|   10|           1|          10|
    |tmp_V_5_fu_694_p3       |  select  |      0|   0|   32|           1|          32|
    |shl_ln908_fu_860_p2     |    shl   |      0|   0|  182|          64|          64|
    |xor_ln899_fu_795_p2     |    xor   |      0|   0|    2|           1|           2|
    +------------------------+----------+-------+----+-----+------------+------------+
    |Total                   |          |      2|  40| 1419|         717|         774|
    +------------------------+----------+-------+----+-----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  93|         19|    1|         19|
    |c_0_reg_225         |   9|          2|    4|          8|
    |ch_0_reg_306        |   9|          2|    3|          6|
    |f_0_reg_237         |   9|          2|    5|         10|
    |p_Val2_23_reg_294   |   9|          2|   32|         64|
    |p_Val2_s_reg_248    |   9|          2|   32|         64|
    |phi_mul_reg_213     |   9|          2|    7|         14|
    |r_0_reg_201         |   9|          2|    4|          8|
    |storemerge_reg_317  |   9|          2|   32|         64|
    |w_sum_1_reg_271     |   9|          2|   32|         64|
    |wc_0_reg_283        |   9|          2|    2|          4|
    |wr_0_reg_260        |   9|          2|    2|          4|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 192|         41|  156|        329|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |add_ln8_reg_976                |   7|   0|    7|          0|
    |add_ln908_reg_1149             |  32|   0|   32|          0|
    |ap_CS_fsm                      |  18|   0|   18|          0|
    |c_0_reg_225                    |   4|   0|    4|          0|
    |c_reg_992                      |   4|   0|    4|          0|
    |ch_0_reg_306                   |   3|   0|    3|          0|
    |ch_reg_1069                    |   3|   0|    3|          0|
    |conv_2_weights_V_loa_reg_1084  |  18|   0|   18|          0|
    |conv_out_V_addr_reg_1020       |  11|   0|   11|          0|
    |f_0_reg_237                    |   5|   0|    5|          0|
    |f_reg_1005                     |   5|   0|    5|          0|
    |icmp_ln885_reg_1112            |   1|   0|    1|          0|
    |icmp_ln908_reg_1144            |   1|   0|    1|          0|
    |icmp_ln924_1_reg_1169          |   1|   0|    1|          0|
    |icmp_ln924_reg_1179            |   1|   0|    1|          0|
    |input_V_load_reg_1089          |  32|   0|   32|          0|
    |l_reg_1129                     |  32|   0|   32|          0|
    |m_5_reg_1159                   |  63|   0|   63|          0|
    |mul_ln1117_reg_1038            |   8|   0|    8|          0|
    |or_ln_reg_1139                 |   1|   0|   32|         31|
    |p_Result_34_reg_1116           |   1|   0|    1|          0|
    |p_Result_36_reg_1174           |  64|   0|   64|          0|
    |p_Val2_23_reg_294              |  32|   0|   32|          0|
    |p_Val2_s_reg_248               |  32|   0|   32|          0|
    |phi_mul_reg_213                |   7|   0|    7|          0|
    |r_0_reg_201                    |   4|   0|    4|          0|
    |r_V_reg_1094                   |  49|   0|   49|          0|
    |r_reg_984                      |   4|   0|    4|          0|
    |sext_ln1116_1_reg_1033         |   6|   0|    6|          0|
    |storemerge_reg_317             |  32|   0|   32|          0|
    |sub_ln1116_1_reg_1056          |   6|   0|    7|          1|
    |sub_ln1117_reg_1061            |  10|   0|   11|          1|
    |sub_ln908_reg_1154             |  32|   0|   32|          0|
    |tmp_12_reg_1164                |   1|   0|    1|          0|
    |tmp_V_4_reg_1104               |  32|   0|   32|          0|
    |tmp_V_5_reg_1121               |  32|   0|   32|          0|
    |trunc_ln893_reg_1134           |  11|   0|   11|          0|
    |w_sum_1_reg_271                |  32|   0|   32|          0|
    |wc_0_reg_283                   |   2|   0|    2|          0|
    |wc_reg_1051                    |   2|   0|    2|          0|
    |wr_0_reg_260                   |   2|   0|    2|          0|
    |wr_reg_1028                    |   2|   0|    2|          0|
    |zext_ln14_reg_997              |   7|   0|   12|          5|
    |zext_ln203_10_reg_1015         |   5|   0|   11|          6|
    |zext_ln26_reg_1010             |   5|   0|   64|         59|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 662|   0|  765|        103|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |    conv_2    | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |    conv_2    | return value |
|ap_start             |  in |    1| ap_ctrl_hs |    conv_2    | return value |
|ap_done              | out |    1| ap_ctrl_hs |    conv_2    | return value |
|ap_idle              | out |    1| ap_ctrl_hs |    conv_2    | return value |
|ap_ready             | out |    1| ap_ctrl_hs |    conv_2    | return value |
|input_V_address0     | out |   10|  ap_memory |    input_V   |     array    |
|input_V_ce0          | out |    1|  ap_memory |    input_V   |     array    |
|input_V_q0           |  in |   32|  ap_memory |    input_V   |     array    |
|conv_out_V_address0  | out |   11|  ap_memory |  conv_out_V  |     array    |
|conv_out_V_ce0       | out |    1|  ap_memory |  conv_out_V  |     array    |
|conv_out_V_we0       | out |    1|  ap_memory |  conv_out_V  |     array    |
|conv_out_V_d0        | out |   32|  ap_memory |  conv_out_V  |     array    |
+---------------------+-----+-----+------------+--------------+--------------+

