5 18 1fda1 4 5 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (exclude9.3.vcd) 2 -o (exclude9.3.cdd) 2 -v (exclude9.3.v) 1 -ep 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 exclude9.3.v 10 25 1 
3 0 foobar "main.f" 0 exclude9.3.v 28 38 1 
2 1 32 32 32 8000c 1 3d 7002 0 0 1 18 0 1 0 0 0 0 u$0
1 a 1 30 1470004 1 0 0 0 1 17 0 1 0 1 0 0
4 1 21 0 0 1
3 1 foobar.u$0 "main.f.u$0" 0 exclude9.3.v 32 36 1 
2 2 33 33 33 50008 1 0 23004 0 0 1 16 0 0
2 3 33 33 33 10001 0 1 3410 0 0 1 1 a
2 4 33 33 33 10008 1 37 2016 2 3
2 5 34 34 34 20002 1 0 3008 0 0 32 48 5 0
2 6 34 34 34 10002 2 2c b00a 5 0 32 18 0 ffffffff 0 0 0 0
2 7 35 35 35 50008 1 0 23008 0 0 1 16 1 0
2 8 35 35 35 10001 0 1 3410 0 0 1 1 a
2 9 35 35 35 10008 1 37 201a 7 8
4 4 31 6 6 4
4 6 20 9 0 4
4 9 20 0 0 4
3 1 main.u$0 "main.u$0" 0 exclude9.3.v 14 21 1 
