--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml mips.twx mips.ncd -o mips.twr mips.pcf -ucf constraints.ucf

Design file:              mips.ncd
Physical constraint file: mips.pcf
Device,package,speed:     xc6slx100,fgg676,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_in = PERIOD TIMEGRP "clk_in" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_in = PERIOD TIMEGRP "clk_in" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.630ns (max period limit - period)
  Period: 40.000ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKIN)
  Physical resource: clk_ipcore/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: clk_ipcore/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN2
  Clock network: clk_ipcore/clkin1
--------------------------------------------------------------------------------
Slack: 12.630ns (max period limit - period)
  Period: 40.000ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKFB)
  Physical resource: clk_ipcore/pll_base_inst/PLL_ADV/CLKFBOUT
  Logical resource: clk_ipcore/pll_base_inst/PLL_ADV/CLKFBOUT
  Location pin: PLL_ADV_X0Y2.CLKFBOUT
  Clock network: clk_ipcore/clkfbout
--------------------------------------------------------------------------------
Slack: 15.615ns (period - min period limit)
  Period: 16.667ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: clk_ipcore/pll_base_inst/PLL_ADV/CLKOUT1
  Logical resource: clk_ipcore/pll_base_inst/PLL_ADV/CLKOUT1
  Location pin: PLL_ADV_X0Y2.CLKOUT1
  Clock network: clk_ipcore/clkout1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_ipcore_clkout1 = PERIOD TIMEGRP "clk_ipcore_clkout1" 
TS_clk_in / 2.4         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6997449960 paths analyzed, 591 endpoints analyzed, 64 failing endpoints
 64 timing errors detected. (64 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  20.056ns.
--------------------------------------------------------------------------------

Paths for end point cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X2Y60.WEA0), 109231702 paths
--------------------------------------------------------------------------------
Slack (setup path):     -3.390ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/m_im/data_26_1 (FF)
  Destination:          cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          16.666ns
  Data Path Delay:      19.373ns (Levels of Logic = 17)
  Clock Path Skew:      -0.393ns (2.001 - 2.394)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_2x rising at 16.666ns
  Clock Uncertainty:    0.290ns

  Clock Uncertainty:          0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.331ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: cpu/m_im/data_26_1 to cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y115.BQ     Tcko                  0.476   cpu/m_im/data_12_1
                                                       cpu/m_im/data_26_1
    SLICE_X77Y114.B2     net (fanout=1)        0.818   cpu/m_im/data_26_1
    SLICE_X77Y114.B      Tilo                  0.259   cpu/control/_mkind/GND_8_o_GND_8_o_mux_72_OUT<5>
                                                       cpu/control/_mkind/r<31>1
    SLICE_X80Y115.A5     net (fanout=15)       0.758   cpu/control/_mkind/r
    SLICE_X80Y115.A      Tilo                  0.235   cpu/m_im/data_0_4
                                                       cpu/control/_mkind/r_rs_zero_AND_10_o11
    SLICE_X77Y115.B2     net (fanout=5)        0.966   cpu/control/_mkind/r_rs_zero_AND_10_o1
    SLICE_X77Y115.B      Tilo                  0.259   cpu/m_im/data_13_1
                                                       cpu/control/_mkind/Mmux_result1023_SW0
    SLICE_X75Y114.B5     net (fanout=3)        0.478   N354
    SLICE_X75Y114.B      Tilo                  0.259   N276
                                                       cpu/control/_mkind/Mmux_result1023
    SLICE_X76Y114.D6     net (fanout=6)        0.382   cpu/control/_mkind/Mmux_result102
    SLICE_X76Y114.D      Tilo                  0.235   cpu/m_im/data_29_1
                                                       cpu/control/_mkind/Mmux_result104_1
    SLICE_X75Y109.C1     net (fanout=8)        1.014   cpu/control/_mkind/Mmux_result104
    SLICE_X75Y109.C      Tilo                  0.259   cpu/mmu/Mmux_n006322
                                                       cpu/mmu/tlb_hit_checker_dm3/is_hit3_1
    SLICE_X75Y111.D6     net (fanout=14)       0.617   cpu/mmu/tlb_hit_checker_dm3/is_hit3
    SLICE_X75Y111.D      Tilo                  0.259   cpu/mmu/Mmux_n006362
                                                       cpu/mmu/Mmux_n006364
    SLICE_X71Y110.C5     net (fanout=3)        1.048   cpu/mmu/Mmux_n006362
    SLICE_X71Y110.C      Tilo                  0.259   N4
                                                       cpu/mmu/Mmux_n006367_2
    SLICE_X70Y107.B1     net (fanout=6)        0.969   cpu/mmu/Mmux_n0063671
    SLICE_X70Y107.COUT   Topcyb                0.483   bridge/Mcompar_GND_30_o_addr[31]_LessThan_3_o_cy<3>
                                                       bridge/Mcompar_GND_30_o_addr[31]_LessThan_3_o_lut<1>
                                                       bridge/Mcompar_GND_30_o_addr[31]_LessThan_3_o_cy<3>
    SLICE_X70Y108.CIN    net (fanout=1)        0.003   bridge/Mcompar_GND_30_o_addr[31]_LessThan_3_o_cy<3>
    SLICE_X70Y108.BMUX   Tcinb                 0.286   cpu/mmu/Mmux_n006363
                                                       bridge/Mcompar_GND_30_o_addr[31]_LessThan_3_o_cy<5>
    SLICE_X71Y112.C5     net (fanout=10)       0.837   bridge/GND_30_o_addr[31]_LessThan_3_o
    SLICE_X71Y112.C      Tilo                  0.259   bridge/Mmux_curr_dev11
                                                       bridge/GND_30_o_addr[31]_AND_298_o1
    SLICE_X71Y112.D1     net (fanout=16)       0.845   bridge/GND_30_o_addr[31]_AND_298_o
    SLICE_X71Y112.D      Tilo                  0.259   bridge/Mmux_curr_dev11
                                                       bridge/Mmux_curr_dev11_1
    SLICE_X68Y112.C1     net (fanout=1)        0.742   bridge/Mmux_curr_dev11
    SLICE_X68Y112.C      Tilo                  0.235   cpu/cp0/cause_4
                                                       bridge/valid1
    SLICE_X68Y112.B6     net (fanout=9)        0.285   bridge/valid
    SLICE_X68Y112.B      Tilo                  0.235   cpu/cp0/cause_4
                                                       cpu/control/Mmux_m_exc_final1
    SLICE_X69Y113.B5     net (fanout=53)       0.451   cpu/cw_m_cp0_exc<0>
    SLICE_X69Y113.B      Tilo                  0.259   cpu/m_cp0_have2handle
                                                       cpu/cp0/have2handle1
    SLICE_X71Y113.C6     net (fanout=19)       0.368   cpu/m_cp0_have2handle
    SLICE_X71Y113.C      Tilo                  0.259   bridge/GND_30_o_addr[31]_AND_299_o
                                                       cpu/dm/Mmux_write_bitmask131
    SLICE_X55Y117.D5     net (fanout=2)        1.392   cpu/dm/Mmux_write_bitmask13
    SLICE_X55Y117.DMUX   Tilo                  0.337   cpu/dm/write_bitmask<2>
                                                       cpu/dm/Mmux_write_bitmask11
    RAMB16_X2Y60.WEA0    net (fanout=16)       1.958   cpu/dm/write_bitmask<0>
    RAMB16_X2Y60.CLKA    Trcck_WEA             0.330   cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     19.373ns (5.442ns logic, 13.931ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/m_im/data_29_1 (FF)
  Destination:          cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          16.666ns
  Data Path Delay:      19.351ns (Levels of Logic = 17)
  Clock Path Skew:      -0.394ns (2.001 - 2.395)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_2x rising at 16.666ns
  Clock Uncertainty:    0.290ns

  Clock Uncertainty:          0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.331ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: cpu/m_im/data_29_1 to cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y114.BQ     Tcko                  0.476   cpu/m_im/data_29_1
                                                       cpu/m_im/data_29_1
    SLICE_X77Y114.B1     net (fanout=1)        0.796   cpu/m_im/data_29_1
    SLICE_X77Y114.B      Tilo                  0.259   cpu/control/_mkind/GND_8_o_GND_8_o_mux_72_OUT<5>
                                                       cpu/control/_mkind/r<31>1
    SLICE_X80Y115.A5     net (fanout=15)       0.758   cpu/control/_mkind/r
    SLICE_X80Y115.A      Tilo                  0.235   cpu/m_im/data_0_4
                                                       cpu/control/_mkind/r_rs_zero_AND_10_o11
    SLICE_X77Y115.B2     net (fanout=5)        0.966   cpu/control/_mkind/r_rs_zero_AND_10_o1
    SLICE_X77Y115.B      Tilo                  0.259   cpu/m_im/data_13_1
                                                       cpu/control/_mkind/Mmux_result1023_SW0
    SLICE_X75Y114.B5     net (fanout=3)        0.478   N354
    SLICE_X75Y114.B      Tilo                  0.259   N276
                                                       cpu/control/_mkind/Mmux_result1023
    SLICE_X76Y114.D6     net (fanout=6)        0.382   cpu/control/_mkind/Mmux_result102
    SLICE_X76Y114.D      Tilo                  0.235   cpu/m_im/data_29_1
                                                       cpu/control/_mkind/Mmux_result104_1
    SLICE_X75Y109.C1     net (fanout=8)        1.014   cpu/control/_mkind/Mmux_result104
    SLICE_X75Y109.C      Tilo                  0.259   cpu/mmu/Mmux_n006322
                                                       cpu/mmu/tlb_hit_checker_dm3/is_hit3_1
    SLICE_X75Y111.D6     net (fanout=14)       0.617   cpu/mmu/tlb_hit_checker_dm3/is_hit3
    SLICE_X75Y111.D      Tilo                  0.259   cpu/mmu/Mmux_n006362
                                                       cpu/mmu/Mmux_n006364
    SLICE_X71Y110.C5     net (fanout=3)        1.048   cpu/mmu/Mmux_n006362
    SLICE_X71Y110.C      Tilo                  0.259   N4
                                                       cpu/mmu/Mmux_n006367_2
    SLICE_X70Y107.B1     net (fanout=6)        0.969   cpu/mmu/Mmux_n0063671
    SLICE_X70Y107.COUT   Topcyb                0.483   bridge/Mcompar_GND_30_o_addr[31]_LessThan_3_o_cy<3>
                                                       bridge/Mcompar_GND_30_o_addr[31]_LessThan_3_o_lut<1>
                                                       bridge/Mcompar_GND_30_o_addr[31]_LessThan_3_o_cy<3>
    SLICE_X70Y108.CIN    net (fanout=1)        0.003   bridge/Mcompar_GND_30_o_addr[31]_LessThan_3_o_cy<3>
    SLICE_X70Y108.BMUX   Tcinb                 0.286   cpu/mmu/Mmux_n006363
                                                       bridge/Mcompar_GND_30_o_addr[31]_LessThan_3_o_cy<5>
    SLICE_X71Y112.C5     net (fanout=10)       0.837   bridge/GND_30_o_addr[31]_LessThan_3_o
    SLICE_X71Y112.C      Tilo                  0.259   bridge/Mmux_curr_dev11
                                                       bridge/GND_30_o_addr[31]_AND_298_o1
    SLICE_X71Y112.D1     net (fanout=16)       0.845   bridge/GND_30_o_addr[31]_AND_298_o
    SLICE_X71Y112.D      Tilo                  0.259   bridge/Mmux_curr_dev11
                                                       bridge/Mmux_curr_dev11_1
    SLICE_X68Y112.C1     net (fanout=1)        0.742   bridge/Mmux_curr_dev11
    SLICE_X68Y112.C      Tilo                  0.235   cpu/cp0/cause_4
                                                       bridge/valid1
    SLICE_X68Y112.B6     net (fanout=9)        0.285   bridge/valid
    SLICE_X68Y112.B      Tilo                  0.235   cpu/cp0/cause_4
                                                       cpu/control/Mmux_m_exc_final1
    SLICE_X69Y113.B5     net (fanout=53)       0.451   cpu/cw_m_cp0_exc<0>
    SLICE_X69Y113.B      Tilo                  0.259   cpu/m_cp0_have2handle
                                                       cpu/cp0/have2handle1
    SLICE_X71Y113.C6     net (fanout=19)       0.368   cpu/m_cp0_have2handle
    SLICE_X71Y113.C      Tilo                  0.259   bridge/GND_30_o_addr[31]_AND_299_o
                                                       cpu/dm/Mmux_write_bitmask131
    SLICE_X55Y117.D5     net (fanout=2)        1.392   cpu/dm/Mmux_write_bitmask13
    SLICE_X55Y117.DMUX   Tilo                  0.337   cpu/dm/write_bitmask<2>
                                                       cpu/dm/Mmux_write_bitmask11
    RAMB16_X2Y60.WEA0    net (fanout=16)       1.958   cpu/dm/write_bitmask<0>
    RAMB16_X2Y60.CLKA    Trcck_WEA             0.330   cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     19.351ns (5.442ns logic, 13.909ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.353ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/m_im/data_26_1 (FF)
  Destination:          cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          16.666ns
  Data Path Delay:      19.336ns (Levels of Logic = 17)
  Clock Path Skew:      -0.393ns (2.001 - 2.394)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_2x rising at 16.666ns
  Clock Uncertainty:    0.290ns

  Clock Uncertainty:          0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.331ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: cpu/m_im/data_26_1 to cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y115.BQ     Tcko                  0.476   cpu/m_im/data_12_1
                                                       cpu/m_im/data_26_1
    SLICE_X77Y114.B2     net (fanout=1)        0.818   cpu/m_im/data_26_1
    SLICE_X77Y114.B      Tilo                  0.259   cpu/control/_mkind/GND_8_o_GND_8_o_mux_72_OUT<5>
                                                       cpu/control/_mkind/r<31>1
    SLICE_X80Y115.A5     net (fanout=15)       0.758   cpu/control/_mkind/r
    SLICE_X80Y115.A      Tilo                  0.235   cpu/m_im/data_0_4
                                                       cpu/control/_mkind/r_rs_zero_AND_10_o11
    SLICE_X77Y115.B2     net (fanout=5)        0.966   cpu/control/_mkind/r_rs_zero_AND_10_o1
    SLICE_X77Y115.B      Tilo                  0.259   cpu/m_im/data_13_1
                                                       cpu/control/_mkind/Mmux_result1023_SW0
    SLICE_X75Y114.B5     net (fanout=3)        0.478   N354
    SLICE_X75Y114.B      Tilo                  0.259   N276
                                                       cpu/control/_mkind/Mmux_result1023
    SLICE_X76Y114.D6     net (fanout=6)        0.382   cpu/control/_mkind/Mmux_result102
    SLICE_X76Y114.D      Tilo                  0.235   cpu/m_im/data_29_1
                                                       cpu/control/_mkind/Mmux_result104_1
    SLICE_X75Y109.C1     net (fanout=8)        1.014   cpu/control/_mkind/Mmux_result104
    SLICE_X75Y109.C      Tilo                  0.259   cpu/mmu/Mmux_n006322
                                                       cpu/mmu/tlb_hit_checker_dm3/is_hit3_1
    SLICE_X75Y111.D6     net (fanout=14)       0.617   cpu/mmu/tlb_hit_checker_dm3/is_hit3
    SLICE_X75Y111.D      Tilo                  0.259   cpu/mmu/Mmux_n006362
                                                       cpu/mmu/Mmux_n006364
    SLICE_X71Y110.C5     net (fanout=3)        1.048   cpu/mmu/Mmux_n006362
    SLICE_X71Y110.C      Tilo                  0.259   N4
                                                       cpu/mmu/Mmux_n006367_2
    SLICE_X70Y107.B1     net (fanout=6)        0.969   cpu/mmu/Mmux_n0063671
    SLICE_X70Y107.COUT   Topcyb                0.483   bridge/Mcompar_GND_30_o_addr[31]_LessThan_3_o_cy<3>
                                                       bridge/Mcompar_GND_30_o_addr[31]_LessThan_3_o_lut<1>
                                                       bridge/Mcompar_GND_30_o_addr[31]_LessThan_3_o_cy<3>
    SLICE_X70Y108.CIN    net (fanout=1)        0.003   bridge/Mcompar_GND_30_o_addr[31]_LessThan_3_o_cy<3>
    SLICE_X70Y108.BMUX   Tcinb                 0.286   cpu/mmu/Mmux_n006363
                                                       bridge/Mcompar_GND_30_o_addr[31]_LessThan_3_o_cy<5>
    SLICE_X71Y112.C5     net (fanout=10)       0.837   bridge/GND_30_o_addr[31]_LessThan_3_o
    SLICE_X71Y112.C      Tilo                  0.259   bridge/Mmux_curr_dev11
                                                       bridge/GND_30_o_addr[31]_AND_298_o1
    SLICE_X71Y112.D1     net (fanout=16)       0.845   bridge/GND_30_o_addr[31]_AND_298_o
    SLICE_X71Y112.D      Tilo                  0.259   bridge/Mmux_curr_dev11
                                                       bridge/Mmux_curr_dev11_1
    SLICE_X68Y112.C1     net (fanout=1)        0.742   bridge/Mmux_curr_dev11
    SLICE_X68Y112.C      Tilo                  0.235   cpu/cp0/cause_4
                                                       bridge/valid1
    SLICE_X68Y112.D5     net (fanout=9)        0.269   bridge/valid
    SLICE_X68Y112.D      Tilo                  0.235   cpu/cp0/cause_4
                                                       cpu/control/Mmux_m_exc_final31
    SLICE_X69Y113.B6     net (fanout=38)       0.430   cpu/cw_m_cp0_exc<2>
    SLICE_X69Y113.B      Tilo                  0.259   cpu/m_cp0_have2handle
                                                       cpu/cp0/have2handle1
    SLICE_X71Y113.C6     net (fanout=19)       0.368   cpu/m_cp0_have2handle
    SLICE_X71Y113.C      Tilo                  0.259   bridge/GND_30_o_addr[31]_AND_299_o
                                                       cpu/dm/Mmux_write_bitmask131
    SLICE_X55Y117.D5     net (fanout=2)        1.392   cpu/dm/Mmux_write_bitmask13
    SLICE_X55Y117.DMUX   Tilo                  0.337   cpu/dm/write_bitmask<2>
                                                       cpu/dm/Mmux_write_bitmask11
    RAMB16_X2Y60.WEA0    net (fanout=16)       1.958   cpu/dm/write_bitmask<0>
    RAMB16_X2Y60.CLKA    Trcck_WEA             0.330   cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     19.336ns (5.442ns logic, 13.894ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------

Paths for end point cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X2Y60.WEA2), 109231702 paths
--------------------------------------------------------------------------------
Slack (setup path):     -3.372ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/m_im/data_26_1 (FF)
  Destination:          cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          16.666ns
  Data Path Delay:      19.355ns (Levels of Logic = 17)
  Clock Path Skew:      -0.393ns (2.001 - 2.394)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_2x rising at 16.666ns
  Clock Uncertainty:    0.290ns

  Clock Uncertainty:          0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.331ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: cpu/m_im/data_26_1 to cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y115.BQ     Tcko                  0.476   cpu/m_im/data_12_1
                                                       cpu/m_im/data_26_1
    SLICE_X77Y114.B2     net (fanout=1)        0.818   cpu/m_im/data_26_1
    SLICE_X77Y114.B      Tilo                  0.259   cpu/control/_mkind/GND_8_o_GND_8_o_mux_72_OUT<5>
                                                       cpu/control/_mkind/r<31>1
    SLICE_X80Y115.A5     net (fanout=15)       0.758   cpu/control/_mkind/r
    SLICE_X80Y115.A      Tilo                  0.235   cpu/m_im/data_0_4
                                                       cpu/control/_mkind/r_rs_zero_AND_10_o11
    SLICE_X77Y115.B2     net (fanout=5)        0.966   cpu/control/_mkind/r_rs_zero_AND_10_o1
    SLICE_X77Y115.B      Tilo                  0.259   cpu/m_im/data_13_1
                                                       cpu/control/_mkind/Mmux_result1023_SW0
    SLICE_X75Y114.B5     net (fanout=3)        0.478   N354
    SLICE_X75Y114.B      Tilo                  0.259   N276
                                                       cpu/control/_mkind/Mmux_result1023
    SLICE_X76Y114.D6     net (fanout=6)        0.382   cpu/control/_mkind/Mmux_result102
    SLICE_X76Y114.D      Tilo                  0.235   cpu/m_im/data_29_1
                                                       cpu/control/_mkind/Mmux_result104_1
    SLICE_X75Y109.C1     net (fanout=8)        1.014   cpu/control/_mkind/Mmux_result104
    SLICE_X75Y109.C      Tilo                  0.259   cpu/mmu/Mmux_n006322
                                                       cpu/mmu/tlb_hit_checker_dm3/is_hit3_1
    SLICE_X75Y111.D6     net (fanout=14)       0.617   cpu/mmu/tlb_hit_checker_dm3/is_hit3
    SLICE_X75Y111.D      Tilo                  0.259   cpu/mmu/Mmux_n006362
                                                       cpu/mmu/Mmux_n006364
    SLICE_X71Y110.C5     net (fanout=3)        1.048   cpu/mmu/Mmux_n006362
    SLICE_X71Y110.C      Tilo                  0.259   N4
                                                       cpu/mmu/Mmux_n006367_2
    SLICE_X70Y107.B1     net (fanout=6)        0.969   cpu/mmu/Mmux_n0063671
    SLICE_X70Y107.COUT   Topcyb                0.483   bridge/Mcompar_GND_30_o_addr[31]_LessThan_3_o_cy<3>
                                                       bridge/Mcompar_GND_30_o_addr[31]_LessThan_3_o_lut<1>
                                                       bridge/Mcompar_GND_30_o_addr[31]_LessThan_3_o_cy<3>
    SLICE_X70Y108.CIN    net (fanout=1)        0.003   bridge/Mcompar_GND_30_o_addr[31]_LessThan_3_o_cy<3>
    SLICE_X70Y108.BMUX   Tcinb                 0.286   cpu/mmu/Mmux_n006363
                                                       bridge/Mcompar_GND_30_o_addr[31]_LessThan_3_o_cy<5>
    SLICE_X71Y112.C5     net (fanout=10)       0.837   bridge/GND_30_o_addr[31]_LessThan_3_o
    SLICE_X71Y112.C      Tilo                  0.259   bridge/Mmux_curr_dev11
                                                       bridge/GND_30_o_addr[31]_AND_298_o1
    SLICE_X71Y112.D1     net (fanout=16)       0.845   bridge/GND_30_o_addr[31]_AND_298_o
    SLICE_X71Y112.D      Tilo                  0.259   bridge/Mmux_curr_dev11
                                                       bridge/Mmux_curr_dev11_1
    SLICE_X68Y112.C1     net (fanout=1)        0.742   bridge/Mmux_curr_dev11
    SLICE_X68Y112.C      Tilo                  0.235   cpu/cp0/cause_4
                                                       bridge/valid1
    SLICE_X68Y112.B6     net (fanout=9)        0.285   bridge/valid
    SLICE_X68Y112.B      Tilo                  0.235   cpu/cp0/cause_4
                                                       cpu/control/Mmux_m_exc_final1
    SLICE_X69Y113.B5     net (fanout=53)       0.451   cpu/cw_m_cp0_exc<0>
    SLICE_X69Y113.B      Tilo                  0.259   cpu/m_cp0_have2handle
                                                       cpu/cp0/have2handle1
    SLICE_X71Y113.C6     net (fanout=19)       0.368   cpu/m_cp0_have2handle
    SLICE_X71Y113.C      Tilo                  0.259   bridge/GND_30_o_addr[31]_AND_299_o
                                                       cpu/dm/Mmux_write_bitmask131
    SLICE_X55Y117.D5     net (fanout=2)        1.392   cpu/dm/Mmux_write_bitmask13
    SLICE_X55Y117.DMUX   Tilo                  0.337   cpu/dm/write_bitmask<2>
                                                       cpu/dm/Mmux_write_bitmask11
    RAMB16_X2Y60.WEA2    net (fanout=16)       1.940   cpu/dm/write_bitmask<0>
    RAMB16_X2Y60.CLKA    Trcck_WEA             0.330   cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     19.355ns (5.442ns logic, 13.913ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.351ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/m_im/data_29_1 (FF)
  Destination:          cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          16.666ns
  Data Path Delay:      19.333ns (Levels of Logic = 17)
  Clock Path Skew:      -0.394ns (2.001 - 2.395)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_2x rising at 16.666ns
  Clock Uncertainty:    0.290ns

  Clock Uncertainty:          0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.331ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: cpu/m_im/data_29_1 to cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y114.BQ     Tcko                  0.476   cpu/m_im/data_29_1
                                                       cpu/m_im/data_29_1
    SLICE_X77Y114.B1     net (fanout=1)        0.796   cpu/m_im/data_29_1
    SLICE_X77Y114.B      Tilo                  0.259   cpu/control/_mkind/GND_8_o_GND_8_o_mux_72_OUT<5>
                                                       cpu/control/_mkind/r<31>1
    SLICE_X80Y115.A5     net (fanout=15)       0.758   cpu/control/_mkind/r
    SLICE_X80Y115.A      Tilo                  0.235   cpu/m_im/data_0_4
                                                       cpu/control/_mkind/r_rs_zero_AND_10_o11
    SLICE_X77Y115.B2     net (fanout=5)        0.966   cpu/control/_mkind/r_rs_zero_AND_10_o1
    SLICE_X77Y115.B      Tilo                  0.259   cpu/m_im/data_13_1
                                                       cpu/control/_mkind/Mmux_result1023_SW0
    SLICE_X75Y114.B5     net (fanout=3)        0.478   N354
    SLICE_X75Y114.B      Tilo                  0.259   N276
                                                       cpu/control/_mkind/Mmux_result1023
    SLICE_X76Y114.D6     net (fanout=6)        0.382   cpu/control/_mkind/Mmux_result102
    SLICE_X76Y114.D      Tilo                  0.235   cpu/m_im/data_29_1
                                                       cpu/control/_mkind/Mmux_result104_1
    SLICE_X75Y109.C1     net (fanout=8)        1.014   cpu/control/_mkind/Mmux_result104
    SLICE_X75Y109.C      Tilo                  0.259   cpu/mmu/Mmux_n006322
                                                       cpu/mmu/tlb_hit_checker_dm3/is_hit3_1
    SLICE_X75Y111.D6     net (fanout=14)       0.617   cpu/mmu/tlb_hit_checker_dm3/is_hit3
    SLICE_X75Y111.D      Tilo                  0.259   cpu/mmu/Mmux_n006362
                                                       cpu/mmu/Mmux_n006364
    SLICE_X71Y110.C5     net (fanout=3)        1.048   cpu/mmu/Mmux_n006362
    SLICE_X71Y110.C      Tilo                  0.259   N4
                                                       cpu/mmu/Mmux_n006367_2
    SLICE_X70Y107.B1     net (fanout=6)        0.969   cpu/mmu/Mmux_n0063671
    SLICE_X70Y107.COUT   Topcyb                0.483   bridge/Mcompar_GND_30_o_addr[31]_LessThan_3_o_cy<3>
                                                       bridge/Mcompar_GND_30_o_addr[31]_LessThan_3_o_lut<1>
                                                       bridge/Mcompar_GND_30_o_addr[31]_LessThan_3_o_cy<3>
    SLICE_X70Y108.CIN    net (fanout=1)        0.003   bridge/Mcompar_GND_30_o_addr[31]_LessThan_3_o_cy<3>
    SLICE_X70Y108.BMUX   Tcinb                 0.286   cpu/mmu/Mmux_n006363
                                                       bridge/Mcompar_GND_30_o_addr[31]_LessThan_3_o_cy<5>
    SLICE_X71Y112.C5     net (fanout=10)       0.837   bridge/GND_30_o_addr[31]_LessThan_3_o
    SLICE_X71Y112.C      Tilo                  0.259   bridge/Mmux_curr_dev11
                                                       bridge/GND_30_o_addr[31]_AND_298_o1
    SLICE_X71Y112.D1     net (fanout=16)       0.845   bridge/GND_30_o_addr[31]_AND_298_o
    SLICE_X71Y112.D      Tilo                  0.259   bridge/Mmux_curr_dev11
                                                       bridge/Mmux_curr_dev11_1
    SLICE_X68Y112.C1     net (fanout=1)        0.742   bridge/Mmux_curr_dev11
    SLICE_X68Y112.C      Tilo                  0.235   cpu/cp0/cause_4
                                                       bridge/valid1
    SLICE_X68Y112.B6     net (fanout=9)        0.285   bridge/valid
    SLICE_X68Y112.B      Tilo                  0.235   cpu/cp0/cause_4
                                                       cpu/control/Mmux_m_exc_final1
    SLICE_X69Y113.B5     net (fanout=53)       0.451   cpu/cw_m_cp0_exc<0>
    SLICE_X69Y113.B      Tilo                  0.259   cpu/m_cp0_have2handle
                                                       cpu/cp0/have2handle1
    SLICE_X71Y113.C6     net (fanout=19)       0.368   cpu/m_cp0_have2handle
    SLICE_X71Y113.C      Tilo                  0.259   bridge/GND_30_o_addr[31]_AND_299_o
                                                       cpu/dm/Mmux_write_bitmask131
    SLICE_X55Y117.D5     net (fanout=2)        1.392   cpu/dm/Mmux_write_bitmask13
    SLICE_X55Y117.DMUX   Tilo                  0.337   cpu/dm/write_bitmask<2>
                                                       cpu/dm/Mmux_write_bitmask11
    RAMB16_X2Y60.WEA2    net (fanout=16)       1.940   cpu/dm/write_bitmask<0>
    RAMB16_X2Y60.CLKA    Trcck_WEA             0.330   cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     19.333ns (5.442ns logic, 13.891ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.335ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/m_im/data_26_1 (FF)
  Destination:          cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          16.666ns
  Data Path Delay:      19.318ns (Levels of Logic = 17)
  Clock Path Skew:      -0.393ns (2.001 - 2.394)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_2x rising at 16.666ns
  Clock Uncertainty:    0.290ns

  Clock Uncertainty:          0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.331ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: cpu/m_im/data_26_1 to cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y115.BQ     Tcko                  0.476   cpu/m_im/data_12_1
                                                       cpu/m_im/data_26_1
    SLICE_X77Y114.B2     net (fanout=1)        0.818   cpu/m_im/data_26_1
    SLICE_X77Y114.B      Tilo                  0.259   cpu/control/_mkind/GND_8_o_GND_8_o_mux_72_OUT<5>
                                                       cpu/control/_mkind/r<31>1
    SLICE_X80Y115.A5     net (fanout=15)       0.758   cpu/control/_mkind/r
    SLICE_X80Y115.A      Tilo                  0.235   cpu/m_im/data_0_4
                                                       cpu/control/_mkind/r_rs_zero_AND_10_o11
    SLICE_X77Y115.B2     net (fanout=5)        0.966   cpu/control/_mkind/r_rs_zero_AND_10_o1
    SLICE_X77Y115.B      Tilo                  0.259   cpu/m_im/data_13_1
                                                       cpu/control/_mkind/Mmux_result1023_SW0
    SLICE_X75Y114.B5     net (fanout=3)        0.478   N354
    SLICE_X75Y114.B      Tilo                  0.259   N276
                                                       cpu/control/_mkind/Mmux_result1023
    SLICE_X76Y114.D6     net (fanout=6)        0.382   cpu/control/_mkind/Mmux_result102
    SLICE_X76Y114.D      Tilo                  0.235   cpu/m_im/data_29_1
                                                       cpu/control/_mkind/Mmux_result104_1
    SLICE_X75Y109.C1     net (fanout=8)        1.014   cpu/control/_mkind/Mmux_result104
    SLICE_X75Y109.C      Tilo                  0.259   cpu/mmu/Mmux_n006322
                                                       cpu/mmu/tlb_hit_checker_dm3/is_hit3_1
    SLICE_X75Y111.D6     net (fanout=14)       0.617   cpu/mmu/tlb_hit_checker_dm3/is_hit3
    SLICE_X75Y111.D      Tilo                  0.259   cpu/mmu/Mmux_n006362
                                                       cpu/mmu/Mmux_n006364
    SLICE_X71Y110.C5     net (fanout=3)        1.048   cpu/mmu/Mmux_n006362
    SLICE_X71Y110.C      Tilo                  0.259   N4
                                                       cpu/mmu/Mmux_n006367_2
    SLICE_X70Y107.B1     net (fanout=6)        0.969   cpu/mmu/Mmux_n0063671
    SLICE_X70Y107.COUT   Topcyb                0.483   bridge/Mcompar_GND_30_o_addr[31]_LessThan_3_o_cy<3>
                                                       bridge/Mcompar_GND_30_o_addr[31]_LessThan_3_o_lut<1>
                                                       bridge/Mcompar_GND_30_o_addr[31]_LessThan_3_o_cy<3>
    SLICE_X70Y108.CIN    net (fanout=1)        0.003   bridge/Mcompar_GND_30_o_addr[31]_LessThan_3_o_cy<3>
    SLICE_X70Y108.BMUX   Tcinb                 0.286   cpu/mmu/Mmux_n006363
                                                       bridge/Mcompar_GND_30_o_addr[31]_LessThan_3_o_cy<5>
    SLICE_X71Y112.C5     net (fanout=10)       0.837   bridge/GND_30_o_addr[31]_LessThan_3_o
    SLICE_X71Y112.C      Tilo                  0.259   bridge/Mmux_curr_dev11
                                                       bridge/GND_30_o_addr[31]_AND_298_o1
    SLICE_X71Y112.D1     net (fanout=16)       0.845   bridge/GND_30_o_addr[31]_AND_298_o
    SLICE_X71Y112.D      Tilo                  0.259   bridge/Mmux_curr_dev11
                                                       bridge/Mmux_curr_dev11_1
    SLICE_X68Y112.C1     net (fanout=1)        0.742   bridge/Mmux_curr_dev11
    SLICE_X68Y112.C      Tilo                  0.235   cpu/cp0/cause_4
                                                       bridge/valid1
    SLICE_X68Y112.D5     net (fanout=9)        0.269   bridge/valid
    SLICE_X68Y112.D      Tilo                  0.235   cpu/cp0/cause_4
                                                       cpu/control/Mmux_m_exc_final31
    SLICE_X69Y113.B6     net (fanout=38)       0.430   cpu/cw_m_cp0_exc<2>
    SLICE_X69Y113.B      Tilo                  0.259   cpu/m_cp0_have2handle
                                                       cpu/cp0/have2handle1
    SLICE_X71Y113.C6     net (fanout=19)       0.368   cpu/m_cp0_have2handle
    SLICE_X71Y113.C      Tilo                  0.259   bridge/GND_30_o_addr[31]_AND_299_o
                                                       cpu/dm/Mmux_write_bitmask131
    SLICE_X55Y117.D5     net (fanout=2)        1.392   cpu/dm/Mmux_write_bitmask13
    SLICE_X55Y117.DMUX   Tilo                  0.337   cpu/dm/write_bitmask<2>
                                                       cpu/dm/Mmux_write_bitmask11
    RAMB16_X2Y60.WEA2    net (fanout=16)       1.940   cpu/dm/write_bitmask<0>
    RAMB16_X2Y60.CLKA    Trcck_WEA             0.330   cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     19.318ns (5.442ns logic, 13.876ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------

Paths for end point cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X2Y54.WEA0), 109231702 paths
--------------------------------------------------------------------------------
Slack (setup path):     -3.327ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/m_im/data_26_1 (FF)
  Destination:          cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          16.666ns
  Data Path Delay:      19.319ns (Levels of Logic = 17)
  Clock Path Skew:      -0.384ns (2.010 - 2.394)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_2x rising at 16.666ns
  Clock Uncertainty:    0.290ns

  Clock Uncertainty:          0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.331ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: cpu/m_im/data_26_1 to cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y115.BQ     Tcko                  0.476   cpu/m_im/data_12_1
                                                       cpu/m_im/data_26_1
    SLICE_X77Y114.B2     net (fanout=1)        0.818   cpu/m_im/data_26_1
    SLICE_X77Y114.B      Tilo                  0.259   cpu/control/_mkind/GND_8_o_GND_8_o_mux_72_OUT<5>
                                                       cpu/control/_mkind/r<31>1
    SLICE_X80Y115.A5     net (fanout=15)       0.758   cpu/control/_mkind/r
    SLICE_X80Y115.A      Tilo                  0.235   cpu/m_im/data_0_4
                                                       cpu/control/_mkind/r_rs_zero_AND_10_o11
    SLICE_X77Y115.B2     net (fanout=5)        0.966   cpu/control/_mkind/r_rs_zero_AND_10_o1
    SLICE_X77Y115.B      Tilo                  0.259   cpu/m_im/data_13_1
                                                       cpu/control/_mkind/Mmux_result1023_SW0
    SLICE_X75Y114.B5     net (fanout=3)        0.478   N354
    SLICE_X75Y114.B      Tilo                  0.259   N276
                                                       cpu/control/_mkind/Mmux_result1023
    SLICE_X76Y114.D6     net (fanout=6)        0.382   cpu/control/_mkind/Mmux_result102
    SLICE_X76Y114.D      Tilo                  0.235   cpu/m_im/data_29_1
                                                       cpu/control/_mkind/Mmux_result104_1
    SLICE_X75Y109.C1     net (fanout=8)        1.014   cpu/control/_mkind/Mmux_result104
    SLICE_X75Y109.C      Tilo                  0.259   cpu/mmu/Mmux_n006322
                                                       cpu/mmu/tlb_hit_checker_dm3/is_hit3_1
    SLICE_X75Y111.D6     net (fanout=14)       0.617   cpu/mmu/tlb_hit_checker_dm3/is_hit3
    SLICE_X75Y111.D      Tilo                  0.259   cpu/mmu/Mmux_n006362
                                                       cpu/mmu/Mmux_n006364
    SLICE_X71Y110.C5     net (fanout=3)        1.048   cpu/mmu/Mmux_n006362
    SLICE_X71Y110.C      Tilo                  0.259   N4
                                                       cpu/mmu/Mmux_n006367_2
    SLICE_X70Y107.B1     net (fanout=6)        0.969   cpu/mmu/Mmux_n0063671
    SLICE_X70Y107.COUT   Topcyb                0.483   bridge/Mcompar_GND_30_o_addr[31]_LessThan_3_o_cy<3>
                                                       bridge/Mcompar_GND_30_o_addr[31]_LessThan_3_o_lut<1>
                                                       bridge/Mcompar_GND_30_o_addr[31]_LessThan_3_o_cy<3>
    SLICE_X70Y108.CIN    net (fanout=1)        0.003   bridge/Mcompar_GND_30_o_addr[31]_LessThan_3_o_cy<3>
    SLICE_X70Y108.BMUX   Tcinb                 0.286   cpu/mmu/Mmux_n006363
                                                       bridge/Mcompar_GND_30_o_addr[31]_LessThan_3_o_cy<5>
    SLICE_X71Y112.C5     net (fanout=10)       0.837   bridge/GND_30_o_addr[31]_LessThan_3_o
    SLICE_X71Y112.C      Tilo                  0.259   bridge/Mmux_curr_dev11
                                                       bridge/GND_30_o_addr[31]_AND_298_o1
    SLICE_X71Y112.D1     net (fanout=16)       0.845   bridge/GND_30_o_addr[31]_AND_298_o
    SLICE_X71Y112.D      Tilo                  0.259   bridge/Mmux_curr_dev11
                                                       bridge/Mmux_curr_dev11_1
    SLICE_X68Y112.C1     net (fanout=1)        0.742   bridge/Mmux_curr_dev11
    SLICE_X68Y112.C      Tilo                  0.235   cpu/cp0/cause_4
                                                       bridge/valid1
    SLICE_X68Y112.B6     net (fanout=9)        0.285   bridge/valid
    SLICE_X68Y112.B      Tilo                  0.235   cpu/cp0/cause_4
                                                       cpu/control/Mmux_m_exc_final1
    SLICE_X69Y113.B5     net (fanout=53)       0.451   cpu/cw_m_cp0_exc<0>
    SLICE_X69Y113.B      Tilo                  0.259   cpu/m_cp0_have2handle
                                                       cpu/cp0/have2handle1
    SLICE_X71Y113.C6     net (fanout=19)       0.368   cpu/m_cp0_have2handle
    SLICE_X71Y113.C      Tilo                  0.259   bridge/GND_30_o_addr[31]_AND_299_o
                                                       cpu/dm/Mmux_write_bitmask131
    SLICE_X55Y117.D5     net (fanout=2)        1.392   cpu/dm/Mmux_write_bitmask13
    SLICE_X55Y117.DMUX   Tilo                  0.337   cpu/dm/write_bitmask<2>
                                                       cpu/dm/Mmux_write_bitmask11
    RAMB16_X2Y54.WEA0    net (fanout=16)       1.904   cpu/dm/write_bitmask<0>
    RAMB16_X2Y54.CLKA    Trcck_WEA             0.330   cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     19.319ns (5.442ns logic, 13.877ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/m_im/data_29_1 (FF)
  Destination:          cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          16.666ns
  Data Path Delay:      19.297ns (Levels of Logic = 17)
  Clock Path Skew:      -0.385ns (2.010 - 2.395)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_2x rising at 16.666ns
  Clock Uncertainty:    0.290ns

  Clock Uncertainty:          0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.331ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: cpu/m_im/data_29_1 to cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y114.BQ     Tcko                  0.476   cpu/m_im/data_29_1
                                                       cpu/m_im/data_29_1
    SLICE_X77Y114.B1     net (fanout=1)        0.796   cpu/m_im/data_29_1
    SLICE_X77Y114.B      Tilo                  0.259   cpu/control/_mkind/GND_8_o_GND_8_o_mux_72_OUT<5>
                                                       cpu/control/_mkind/r<31>1
    SLICE_X80Y115.A5     net (fanout=15)       0.758   cpu/control/_mkind/r
    SLICE_X80Y115.A      Tilo                  0.235   cpu/m_im/data_0_4
                                                       cpu/control/_mkind/r_rs_zero_AND_10_o11
    SLICE_X77Y115.B2     net (fanout=5)        0.966   cpu/control/_mkind/r_rs_zero_AND_10_o1
    SLICE_X77Y115.B      Tilo                  0.259   cpu/m_im/data_13_1
                                                       cpu/control/_mkind/Mmux_result1023_SW0
    SLICE_X75Y114.B5     net (fanout=3)        0.478   N354
    SLICE_X75Y114.B      Tilo                  0.259   N276
                                                       cpu/control/_mkind/Mmux_result1023
    SLICE_X76Y114.D6     net (fanout=6)        0.382   cpu/control/_mkind/Mmux_result102
    SLICE_X76Y114.D      Tilo                  0.235   cpu/m_im/data_29_1
                                                       cpu/control/_mkind/Mmux_result104_1
    SLICE_X75Y109.C1     net (fanout=8)        1.014   cpu/control/_mkind/Mmux_result104
    SLICE_X75Y109.C      Tilo                  0.259   cpu/mmu/Mmux_n006322
                                                       cpu/mmu/tlb_hit_checker_dm3/is_hit3_1
    SLICE_X75Y111.D6     net (fanout=14)       0.617   cpu/mmu/tlb_hit_checker_dm3/is_hit3
    SLICE_X75Y111.D      Tilo                  0.259   cpu/mmu/Mmux_n006362
                                                       cpu/mmu/Mmux_n006364
    SLICE_X71Y110.C5     net (fanout=3)        1.048   cpu/mmu/Mmux_n006362
    SLICE_X71Y110.C      Tilo                  0.259   N4
                                                       cpu/mmu/Mmux_n006367_2
    SLICE_X70Y107.B1     net (fanout=6)        0.969   cpu/mmu/Mmux_n0063671
    SLICE_X70Y107.COUT   Topcyb                0.483   bridge/Mcompar_GND_30_o_addr[31]_LessThan_3_o_cy<3>
                                                       bridge/Mcompar_GND_30_o_addr[31]_LessThan_3_o_lut<1>
                                                       bridge/Mcompar_GND_30_o_addr[31]_LessThan_3_o_cy<3>
    SLICE_X70Y108.CIN    net (fanout=1)        0.003   bridge/Mcompar_GND_30_o_addr[31]_LessThan_3_o_cy<3>
    SLICE_X70Y108.BMUX   Tcinb                 0.286   cpu/mmu/Mmux_n006363
                                                       bridge/Mcompar_GND_30_o_addr[31]_LessThan_3_o_cy<5>
    SLICE_X71Y112.C5     net (fanout=10)       0.837   bridge/GND_30_o_addr[31]_LessThan_3_o
    SLICE_X71Y112.C      Tilo                  0.259   bridge/Mmux_curr_dev11
                                                       bridge/GND_30_o_addr[31]_AND_298_o1
    SLICE_X71Y112.D1     net (fanout=16)       0.845   bridge/GND_30_o_addr[31]_AND_298_o
    SLICE_X71Y112.D      Tilo                  0.259   bridge/Mmux_curr_dev11
                                                       bridge/Mmux_curr_dev11_1
    SLICE_X68Y112.C1     net (fanout=1)        0.742   bridge/Mmux_curr_dev11
    SLICE_X68Y112.C      Tilo                  0.235   cpu/cp0/cause_4
                                                       bridge/valid1
    SLICE_X68Y112.B6     net (fanout=9)        0.285   bridge/valid
    SLICE_X68Y112.B      Tilo                  0.235   cpu/cp0/cause_4
                                                       cpu/control/Mmux_m_exc_final1
    SLICE_X69Y113.B5     net (fanout=53)       0.451   cpu/cw_m_cp0_exc<0>
    SLICE_X69Y113.B      Tilo                  0.259   cpu/m_cp0_have2handle
                                                       cpu/cp0/have2handle1
    SLICE_X71Y113.C6     net (fanout=19)       0.368   cpu/m_cp0_have2handle
    SLICE_X71Y113.C      Tilo                  0.259   bridge/GND_30_o_addr[31]_AND_299_o
                                                       cpu/dm/Mmux_write_bitmask131
    SLICE_X55Y117.D5     net (fanout=2)        1.392   cpu/dm/Mmux_write_bitmask13
    SLICE_X55Y117.DMUX   Tilo                  0.337   cpu/dm/write_bitmask<2>
                                                       cpu/dm/Mmux_write_bitmask11
    RAMB16_X2Y54.WEA0    net (fanout=16)       1.904   cpu/dm/write_bitmask<0>
    RAMB16_X2Y54.CLKA    Trcck_WEA             0.330   cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     19.297ns (5.442ns logic, 13.855ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/m_im/data_26_1 (FF)
  Destination:          cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          16.666ns
  Data Path Delay:      19.282ns (Levels of Logic = 17)
  Clock Path Skew:      -0.384ns (2.010 - 2.394)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_2x rising at 16.666ns
  Clock Uncertainty:    0.290ns

  Clock Uncertainty:          0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.331ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: cpu/m_im/data_26_1 to cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y115.BQ     Tcko                  0.476   cpu/m_im/data_12_1
                                                       cpu/m_im/data_26_1
    SLICE_X77Y114.B2     net (fanout=1)        0.818   cpu/m_im/data_26_1
    SLICE_X77Y114.B      Tilo                  0.259   cpu/control/_mkind/GND_8_o_GND_8_o_mux_72_OUT<5>
                                                       cpu/control/_mkind/r<31>1
    SLICE_X80Y115.A5     net (fanout=15)       0.758   cpu/control/_mkind/r
    SLICE_X80Y115.A      Tilo                  0.235   cpu/m_im/data_0_4
                                                       cpu/control/_mkind/r_rs_zero_AND_10_o11
    SLICE_X77Y115.B2     net (fanout=5)        0.966   cpu/control/_mkind/r_rs_zero_AND_10_o1
    SLICE_X77Y115.B      Tilo                  0.259   cpu/m_im/data_13_1
                                                       cpu/control/_mkind/Mmux_result1023_SW0
    SLICE_X75Y114.B5     net (fanout=3)        0.478   N354
    SLICE_X75Y114.B      Tilo                  0.259   N276
                                                       cpu/control/_mkind/Mmux_result1023
    SLICE_X76Y114.D6     net (fanout=6)        0.382   cpu/control/_mkind/Mmux_result102
    SLICE_X76Y114.D      Tilo                  0.235   cpu/m_im/data_29_1
                                                       cpu/control/_mkind/Mmux_result104_1
    SLICE_X75Y109.C1     net (fanout=8)        1.014   cpu/control/_mkind/Mmux_result104
    SLICE_X75Y109.C      Tilo                  0.259   cpu/mmu/Mmux_n006322
                                                       cpu/mmu/tlb_hit_checker_dm3/is_hit3_1
    SLICE_X75Y111.D6     net (fanout=14)       0.617   cpu/mmu/tlb_hit_checker_dm3/is_hit3
    SLICE_X75Y111.D      Tilo                  0.259   cpu/mmu/Mmux_n006362
                                                       cpu/mmu/Mmux_n006364
    SLICE_X71Y110.C5     net (fanout=3)        1.048   cpu/mmu/Mmux_n006362
    SLICE_X71Y110.C      Tilo                  0.259   N4
                                                       cpu/mmu/Mmux_n006367_2
    SLICE_X70Y107.B1     net (fanout=6)        0.969   cpu/mmu/Mmux_n0063671
    SLICE_X70Y107.COUT   Topcyb                0.483   bridge/Mcompar_GND_30_o_addr[31]_LessThan_3_o_cy<3>
                                                       bridge/Mcompar_GND_30_o_addr[31]_LessThan_3_o_lut<1>
                                                       bridge/Mcompar_GND_30_o_addr[31]_LessThan_3_o_cy<3>
    SLICE_X70Y108.CIN    net (fanout=1)        0.003   bridge/Mcompar_GND_30_o_addr[31]_LessThan_3_o_cy<3>
    SLICE_X70Y108.BMUX   Tcinb                 0.286   cpu/mmu/Mmux_n006363
                                                       bridge/Mcompar_GND_30_o_addr[31]_LessThan_3_o_cy<5>
    SLICE_X71Y112.C5     net (fanout=10)       0.837   bridge/GND_30_o_addr[31]_LessThan_3_o
    SLICE_X71Y112.C      Tilo                  0.259   bridge/Mmux_curr_dev11
                                                       bridge/GND_30_o_addr[31]_AND_298_o1
    SLICE_X71Y112.D1     net (fanout=16)       0.845   bridge/GND_30_o_addr[31]_AND_298_o
    SLICE_X71Y112.D      Tilo                  0.259   bridge/Mmux_curr_dev11
                                                       bridge/Mmux_curr_dev11_1
    SLICE_X68Y112.C1     net (fanout=1)        0.742   bridge/Mmux_curr_dev11
    SLICE_X68Y112.C      Tilo                  0.235   cpu/cp0/cause_4
                                                       bridge/valid1
    SLICE_X68Y112.D5     net (fanout=9)        0.269   bridge/valid
    SLICE_X68Y112.D      Tilo                  0.235   cpu/cp0/cause_4
                                                       cpu/control/Mmux_m_exc_final31
    SLICE_X69Y113.B6     net (fanout=38)       0.430   cpu/cw_m_cp0_exc<2>
    SLICE_X69Y113.B      Tilo                  0.259   cpu/m_cp0_have2handle
                                                       cpu/cp0/have2handle1
    SLICE_X71Y113.C6     net (fanout=19)       0.368   cpu/m_cp0_have2handle
    SLICE_X71Y113.C      Tilo                  0.259   bridge/GND_30_o_addr[31]_AND_299_o
                                                       cpu/dm/Mmux_write_bitmask131
    SLICE_X55Y117.D5     net (fanout=2)        1.392   cpu/dm/Mmux_write_bitmask13
    SLICE_X55Y117.DMUX   Tilo                  0.337   cpu/dm/write_bitmask<2>
                                                       cpu/dm/Mmux_write_bitmask11
    RAMB16_X2Y54.WEA0    net (fanout=16)       1.904   cpu/dm/write_bitmask<0>
    RAMB16_X2Y54.CLKA    Trcck_WEA             0.330   cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     19.282ns (5.442ns logic, 13.840ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_ipcore_clkout1 = PERIOD TIMEGRP "clk_ipcore_clkout1" TS_clk_in / 2.4
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2 (SLICE_X73Y108.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.392ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cpu/m_alu/data_31 (FF)
  Destination:          cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.887ns (Levels of Logic = 1)
  Clock Path Skew:      0.205ns (0.916 - 0.711)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_2x rising at 0.000ns
  Clock Uncertainty:    0.290ns

  Clock Uncertainty:          0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.331ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: cpu/m_alu/data_31 to cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y106.BQ     Tcko                  0.200   cpu/m_alu/data<31>
                                                       cpu/m_alu/data_31
    SLICE_X73Y108.C5     net (fanout=22)       0.472   cpu/m_alu/data<31>
    SLICE_X73Y108.CLK    Tah         (-Th)    -0.215   cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<2>
                                                       cpu/mmu/Mmux_n0063126
                                                       cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2
    -------------------------------------------------  ---------------------------
    Total                                      0.887ns (0.415ns logic, 0.472ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------

Paths for end point cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1 (SLICE_X73Y108.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.583ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cpu/m_alu/data_13 (FF)
  Destination:          cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.070ns (Levels of Logic = 1)
  Clock Path Skew:      0.197ns (0.916 - 0.719)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_2x rising at 0.000ns
  Clock Uncertainty:    0.290ns

  Clock Uncertainty:          0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.331ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: cpu/m_alu/data_13 to cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y103.DQ     Tcko                  0.198   cpu/m_alu/data<13>
                                                       cpu/m_alu/data_13
    SLICE_X73Y108.A4     net (fanout=14)       0.657   cpu/m_alu/data<13>
    SLICE_X73Y108.CLK    Tah         (-Th)    -0.215   cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<2>
                                                       cpu/mmu/Mmux_n006396
                                                       cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1
    -------------------------------------------------  ---------------------------
    Total                                      1.070ns (0.413ns logic, 0.657ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------

Paths for end point cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1 (SLICE_X73Y108.A2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.603ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cpu/m_alu/data_31 (FF)
  Destination:          cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.098ns (Levels of Logic = 1)
  Clock Path Skew:      0.205ns (0.916 - 0.711)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_2x rising at 0.000ns
  Clock Uncertainty:    0.290ns

  Clock Uncertainty:          0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.331ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: cpu/m_alu/data_31 to cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y106.BQ     Tcko                  0.200   cpu/m_alu/data<31>
                                                       cpu/m_alu/data_31
    SLICE_X73Y108.A2     net (fanout=22)       0.683   cpu/m_alu/data<31>
    SLICE_X73Y108.CLK    Tah         (-Th)    -0.215   cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<2>
                                                       cpu/mmu/Mmux_n006396
                                                       cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1
    -------------------------------------------------  ---------------------------
    Total                                      1.098ns (0.415ns logic, 0.683ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_ipcore_clkout1 = PERIOD TIMEGRP "clk_ipcore_clkout1" TS_clk_in / 2.4
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 13.096ns (period - min period limit)
  Period: 16.666ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y54.CLKA
  Clock network: clk_2x
--------------------------------------------------------------------------------
Slack: 13.096ns (period - min period limit)
  Period: 16.666ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y60.CLKA
  Clock network: clk_2x
--------------------------------------------------------------------------------
Slack: 13.096ns (period - min period limit)
  Period: 16.666ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y56.CLKA
  Clock network: clk_2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_ipcore_clkout0 = PERIOD TIMEGRP "clk_ipcore_clkout0" 
TS_clk_in / 1.2         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 123363115284 paths analyzed, 9529 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  31.569ns.
--------------------------------------------------------------------------------

Paths for end point cpu/w_dm/data_17 (SLICE_X40Y135.C4), 35871854 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.882ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          cpu/w_dm/data_17 (FF)
  Requirement:          16.667ns
  Data Path Delay:      15.070ns (Levels of Logic = 5)
  Clock Path Skew:      -0.425ns (2.013 - 2.438)
  Source Clock:         clk_2x rising at 16.666ns
  Destination Clock:    clk rising at 33.333ns
  Clock Uncertainty:    0.290ns

  Clock Uncertainty:          0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.331ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to cpu/w_dm/data_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y56.DOA7    Trcko_DOA             2.100   cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X55Y122.D1     net (fanout=1)        3.448   cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<7>
    SLICE_X55Y122.D      Tilo                  0.259   cpu/dm/dm_ipcore_read_result<7>
                                                       cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux301
    SLICE_X68Y119.B3     net (fanout=3)        1.660   cpu/dm/dm_ipcore_read_result<7>
    SLICE_X68Y119.B      Tilo                  0.235   cpu/dm/dm_ipcore_read_result<15>
                                                       cpu/dm/GND_27_o_GND_27_o_mux_59_OUT<7>1
    SLICE_X39Y147.C5     net (fanout=25)       4.498   cpu/dm/GND_27_o_GND_27_o_mux_59_OUT<7>
    SLICE_X39Y147.C      Tilo                  0.259   cpu/Mmux_m_dm_read_result94
                                                       cpu/Mmux_m_dm_read_result95
    SLICE_X39Y147.A2     net (fanout=1)        0.542   cpu/Mmux_m_dm_read_result94
    SLICE_X39Y147.A      Tilo                  0.259   cpu/Mmux_m_dm_read_result94
                                                       cpu/Mmux_m_dm_read_result96
    SLICE_X40Y135.C4     net (fanout=1)        1.471   cpu/m_dm_read_result<17>
    SLICE_X40Y135.CLK    Tas                   0.339   cpu/w_dm/data<18>
                                                       cpu/w_dm/data_17_rstpot
                                                       cpu/w_dm/data_17
    -------------------------------------------------  ---------------------------
    Total                                     15.070ns (3.451ns logic, 11.619ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.729ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          cpu/w_dm/data_17 (FF)
  Requirement:          16.667ns
  Data Path Delay:      14.224ns (Levels of Logic = 5)
  Clock Path Skew:      -0.424ns (2.013 - 2.437)
  Source Clock:         clk_2x rising at 16.666ns
  Destination Clock:    clk rising at 33.333ns
  Clock Uncertainty:    0.290ns

  Clock Uncertainty:          0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.331ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to cpu/w_dm/data_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y54.DOA7    Trcko_DOA             2.100   cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X55Y122.D6     net (fanout=1)        2.602   cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta<7>
    SLICE_X55Y122.D      Tilo                  0.259   cpu/dm/dm_ipcore_read_result<7>
                                                       cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux301
    SLICE_X68Y119.B3     net (fanout=3)        1.660   cpu/dm/dm_ipcore_read_result<7>
    SLICE_X68Y119.B      Tilo                  0.235   cpu/dm/dm_ipcore_read_result<15>
                                                       cpu/dm/GND_27_o_GND_27_o_mux_59_OUT<7>1
    SLICE_X39Y147.C5     net (fanout=25)       4.498   cpu/dm/GND_27_o_GND_27_o_mux_59_OUT<7>
    SLICE_X39Y147.C      Tilo                  0.259   cpu/Mmux_m_dm_read_result94
                                                       cpu/Mmux_m_dm_read_result95
    SLICE_X39Y147.A2     net (fanout=1)        0.542   cpu/Mmux_m_dm_read_result94
    SLICE_X39Y147.A      Tilo                  0.259   cpu/Mmux_m_dm_read_result94
                                                       cpu/Mmux_m_dm_read_result96
    SLICE_X40Y135.C4     net (fanout=1)        1.471   cpu/m_dm_read_result<17>
    SLICE_X40Y135.CLK    Tas                   0.339   cpu/w_dm/data<18>
                                                       cpu/w_dm/data_17_rstpot
                                                       cpu/w_dm/data_17
    -------------------------------------------------  ---------------------------
    Total                                     14.224ns (3.451ns logic, 10.773ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.927ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          cpu/w_dm/data_17 (FF)
  Requirement:          16.667ns
  Data Path Delay:      14.035ns (Levels of Logic = 5)
  Clock Path Skew:      -0.415ns (2.013 - 2.428)
  Source Clock:         clk_2x rising at 16.666ns
  Destination Clock:    clk rising at 33.333ns
  Clock Uncertainty:    0.290ns

  Clock Uncertainty:          0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.331ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to cpu/w_dm/data_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y60.DOA7    Trcko_DOA             2.100   cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X55Y122.D2     net (fanout=1)        2.413   cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<7>
    SLICE_X55Y122.D      Tilo                  0.259   cpu/dm/dm_ipcore_read_result<7>
                                                       cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux301
    SLICE_X68Y119.B3     net (fanout=3)        1.660   cpu/dm/dm_ipcore_read_result<7>
    SLICE_X68Y119.B      Tilo                  0.235   cpu/dm/dm_ipcore_read_result<15>
                                                       cpu/dm/GND_27_o_GND_27_o_mux_59_OUT<7>1
    SLICE_X39Y147.C5     net (fanout=25)       4.498   cpu/dm/GND_27_o_GND_27_o_mux_59_OUT<7>
    SLICE_X39Y147.C      Tilo                  0.259   cpu/Mmux_m_dm_read_result94
                                                       cpu/Mmux_m_dm_read_result95
    SLICE_X39Y147.A2     net (fanout=1)        0.542   cpu/Mmux_m_dm_read_result94
    SLICE_X39Y147.A      Tilo                  0.259   cpu/Mmux_m_dm_read_result94
                                                       cpu/Mmux_m_dm_read_result96
    SLICE_X40Y135.C4     net (fanout=1)        1.471   cpu/m_dm_read_result<17>
    SLICE_X40Y135.CLK    Tas                   0.339   cpu/w_dm/data<18>
                                                       cpu/w_dm/data_17_rstpot
                                                       cpu/w_dm/data_17
    -------------------------------------------------  ---------------------------
    Total                                     14.035ns (3.451ns logic, 10.584ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------

Paths for end point cpu/w_dm/data_16 (SLICE_X40Y135.B5), 35871854 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          cpu/w_dm/data_16 (FF)
  Requirement:          16.667ns
  Data Path Delay:      14.857ns (Levels of Logic = 5)
  Clock Path Skew:      -0.425ns (2.013 - 2.438)
  Source Clock:         clk_2x rising at 16.666ns
  Destination Clock:    clk rising at 33.333ns
  Clock Uncertainty:    0.290ns

  Clock Uncertainty:          0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.331ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to cpu/w_dm/data_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y56.DOA7    Trcko_DOA             2.100   cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X55Y122.D1     net (fanout=1)        3.448   cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<7>
    SLICE_X55Y122.D      Tilo                  0.259   cpu/dm/dm_ipcore_read_result<7>
                                                       cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux301
    SLICE_X68Y119.B3     net (fanout=3)        1.660   cpu/dm/dm_ipcore_read_result<7>
    SLICE_X68Y119.B      Tilo                  0.235   cpu/dm/dm_ipcore_read_result<15>
                                                       cpu/dm/GND_27_o_GND_27_o_mux_59_OUT<7>1
    SLICE_X38Y147.C4     net (fanout=25)       4.668   cpu/dm/GND_27_o_GND_27_o_mux_59_OUT<7>
    SLICE_X38Y147.C      Tilo                  0.235   cpu/Mmux_m_dm_read_result84
                                                       cpu/Mmux_m_dm_read_result85
    SLICE_X38Y147.A1     net (fanout=1)        0.532   cpu/Mmux_m_dm_read_result84
    SLICE_X38Y147.A      Tilo                  0.235   cpu/Mmux_m_dm_read_result84
                                                       cpu/Mmux_m_dm_read_result86
    SLICE_X40Y135.B5     net (fanout=1)        1.146   cpu/m_dm_read_result<16>
    SLICE_X40Y135.CLK    Tas                   0.339   cpu/w_dm/data<18>
                                                       cpu/w_dm/data_16_rstpot
                                                       cpu/w_dm/data_16
    -------------------------------------------------  ---------------------------
    Total                                     14.857ns (3.403ns logic, 11.454ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.942ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          cpu/w_dm/data_16 (FF)
  Requirement:          16.667ns
  Data Path Delay:      14.011ns (Levels of Logic = 5)
  Clock Path Skew:      -0.424ns (2.013 - 2.437)
  Source Clock:         clk_2x rising at 16.666ns
  Destination Clock:    clk rising at 33.333ns
  Clock Uncertainty:    0.290ns

  Clock Uncertainty:          0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.331ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to cpu/w_dm/data_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y54.DOA7    Trcko_DOA             2.100   cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X55Y122.D6     net (fanout=1)        2.602   cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta<7>
    SLICE_X55Y122.D      Tilo                  0.259   cpu/dm/dm_ipcore_read_result<7>
                                                       cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux301
    SLICE_X68Y119.B3     net (fanout=3)        1.660   cpu/dm/dm_ipcore_read_result<7>
    SLICE_X68Y119.B      Tilo                  0.235   cpu/dm/dm_ipcore_read_result<15>
                                                       cpu/dm/GND_27_o_GND_27_o_mux_59_OUT<7>1
    SLICE_X38Y147.C4     net (fanout=25)       4.668   cpu/dm/GND_27_o_GND_27_o_mux_59_OUT<7>
    SLICE_X38Y147.C      Tilo                  0.235   cpu/Mmux_m_dm_read_result84
                                                       cpu/Mmux_m_dm_read_result85
    SLICE_X38Y147.A1     net (fanout=1)        0.532   cpu/Mmux_m_dm_read_result84
    SLICE_X38Y147.A      Tilo                  0.235   cpu/Mmux_m_dm_read_result84
                                                       cpu/Mmux_m_dm_read_result86
    SLICE_X40Y135.B5     net (fanout=1)        1.146   cpu/m_dm_read_result<16>
    SLICE_X40Y135.CLK    Tas                   0.339   cpu/w_dm/data<18>
                                                       cpu/w_dm/data_16_rstpot
                                                       cpu/w_dm/data_16
    -------------------------------------------------  ---------------------------
    Total                                     14.011ns (3.403ns logic, 10.608ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          cpu/w_dm/data_16 (FF)
  Requirement:          16.667ns
  Data Path Delay:      13.822ns (Levels of Logic = 5)
  Clock Path Skew:      -0.415ns (2.013 - 2.428)
  Source Clock:         clk_2x rising at 16.666ns
  Destination Clock:    clk rising at 33.333ns
  Clock Uncertainty:    0.290ns

  Clock Uncertainty:          0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.331ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to cpu/w_dm/data_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y60.DOA7    Trcko_DOA             2.100   cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X55Y122.D2     net (fanout=1)        2.413   cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<7>
    SLICE_X55Y122.D      Tilo                  0.259   cpu/dm/dm_ipcore_read_result<7>
                                                       cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux301
    SLICE_X68Y119.B3     net (fanout=3)        1.660   cpu/dm/dm_ipcore_read_result<7>
    SLICE_X68Y119.B      Tilo                  0.235   cpu/dm/dm_ipcore_read_result<15>
                                                       cpu/dm/GND_27_o_GND_27_o_mux_59_OUT<7>1
    SLICE_X38Y147.C4     net (fanout=25)       4.668   cpu/dm/GND_27_o_GND_27_o_mux_59_OUT<7>
    SLICE_X38Y147.C      Tilo                  0.235   cpu/Mmux_m_dm_read_result84
                                                       cpu/Mmux_m_dm_read_result85
    SLICE_X38Y147.A1     net (fanout=1)        0.532   cpu/Mmux_m_dm_read_result84
    SLICE_X38Y147.A      Tilo                  0.235   cpu/Mmux_m_dm_read_result84
                                                       cpu/Mmux_m_dm_read_result86
    SLICE_X40Y135.B5     net (fanout=1)        1.146   cpu/m_dm_read_result<16>
    SLICE_X40Y135.CLK    Tas                   0.339   cpu/w_dm/data<18>
                                                       cpu/w_dm/data_16_rstpot
                                                       cpu/w_dm/data_16
    -------------------------------------------------  ---------------------------
    Total                                     13.822ns (3.403ns logic, 10.419ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------

Paths for end point cpu/w_dm/data_19 (SLICE_X44Y139.A4), 35871854 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.197ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          cpu/w_dm/data_19 (FF)
  Requirement:          16.667ns
  Data Path Delay:      14.710ns (Levels of Logic = 5)
  Clock Path Skew:      -0.470ns (1.968 - 2.438)
  Source Clock:         clk_2x rising at 16.666ns
  Destination Clock:    clk rising at 33.333ns
  Clock Uncertainty:    0.290ns

  Clock Uncertainty:          0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.331ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to cpu/w_dm/data_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y56.DOA7    Trcko_DOA             2.100   cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X55Y122.D1     net (fanout=1)        3.448   cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<7>
    SLICE_X55Y122.D      Tilo                  0.259   cpu/dm/dm_ipcore_read_result<7>
                                                       cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux301
    SLICE_X68Y119.B3     net (fanout=3)        1.660   cpu/dm/dm_ipcore_read_result<7>
    SLICE_X68Y119.B      Tilo                  0.235   cpu/dm/dm_ipcore_read_result<15>
                                                       cpu/dm/GND_27_o_GND_27_o_mux_59_OUT<7>1
    SLICE_X43Y145.A3     net (fanout=25)       4.398   cpu/dm/GND_27_o_GND_27_o_mux_59_OUT<7>
    SLICE_X43Y145.A      Tilo                  0.259   cpu/Mmux_m_dm_read_result115
                                                       cpu/Mmux_m_dm_read_result1114
    SLICE_X41Y147.C6     net (fanout=1)        0.595   cpu/Mmux_m_dm_read_result115
    SLICE_X41Y147.C      Tilo                  0.259   cpu/Mmux_m_dm_read_result112
                                                       cpu/Mmux_m_dm_read_result1115
    SLICE_X44Y139.A4     net (fanout=1)        1.158   cpu/m_dm_read_result<19>
    SLICE_X44Y139.CLK    Tas                   0.339   cpu/w_dm/data<22>
                                                       cpu/w_dm/data_19_rstpot
                                                       cpu/w_dm/data_19
    -------------------------------------------------  ---------------------------
    Total                                     14.710ns (3.451ns logic, 11.259ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          cpu/w_dm/data_19 (FF)
  Requirement:          16.667ns
  Data Path Delay:      13.864ns (Levels of Logic = 5)
  Clock Path Skew:      -0.469ns (1.968 - 2.437)
  Source Clock:         clk_2x rising at 16.666ns
  Destination Clock:    clk rising at 33.333ns
  Clock Uncertainty:    0.290ns

  Clock Uncertainty:          0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.331ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to cpu/w_dm/data_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y54.DOA7    Trcko_DOA             2.100   cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X55Y122.D6     net (fanout=1)        2.602   cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta<7>
    SLICE_X55Y122.D      Tilo                  0.259   cpu/dm/dm_ipcore_read_result<7>
                                                       cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux301
    SLICE_X68Y119.B3     net (fanout=3)        1.660   cpu/dm/dm_ipcore_read_result<7>
    SLICE_X68Y119.B      Tilo                  0.235   cpu/dm/dm_ipcore_read_result<15>
                                                       cpu/dm/GND_27_o_GND_27_o_mux_59_OUT<7>1
    SLICE_X43Y145.A3     net (fanout=25)       4.398   cpu/dm/GND_27_o_GND_27_o_mux_59_OUT<7>
    SLICE_X43Y145.A      Tilo                  0.259   cpu/Mmux_m_dm_read_result115
                                                       cpu/Mmux_m_dm_read_result1114
    SLICE_X41Y147.C6     net (fanout=1)        0.595   cpu/Mmux_m_dm_read_result115
    SLICE_X41Y147.C      Tilo                  0.259   cpu/Mmux_m_dm_read_result112
                                                       cpu/Mmux_m_dm_read_result1115
    SLICE_X44Y139.A4     net (fanout=1)        1.158   cpu/m_dm_read_result<19>
    SLICE_X44Y139.CLK    Tas                   0.339   cpu/w_dm/data<22>
                                                       cpu/w_dm/data_19_rstpot
                                                       cpu/w_dm/data_19
    -------------------------------------------------  ---------------------------
    Total                                     13.864ns (3.451ns logic, 10.413ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.242ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          cpu/w_dm/data_19 (FF)
  Requirement:          16.667ns
  Data Path Delay:      13.675ns (Levels of Logic = 5)
  Clock Path Skew:      -0.460ns (1.968 - 2.428)
  Source Clock:         clk_2x rising at 16.666ns
  Destination Clock:    clk rising at 33.333ns
  Clock Uncertainty:    0.290ns

  Clock Uncertainty:          0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.331ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to cpu/w_dm/data_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y60.DOA7    Trcko_DOA             2.100   cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X55Y122.D2     net (fanout=1)        2.413   cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<7>
    SLICE_X55Y122.D      Tilo                  0.259   cpu/dm/dm_ipcore_read_result<7>
                                                       cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux301
    SLICE_X68Y119.B3     net (fanout=3)        1.660   cpu/dm/dm_ipcore_read_result<7>
    SLICE_X68Y119.B      Tilo                  0.235   cpu/dm/dm_ipcore_read_result<15>
                                                       cpu/dm/GND_27_o_GND_27_o_mux_59_OUT<7>1
    SLICE_X43Y145.A3     net (fanout=25)       4.398   cpu/dm/GND_27_o_GND_27_o_mux_59_OUT<7>
    SLICE_X43Y145.A      Tilo                  0.259   cpu/Mmux_m_dm_read_result115
                                                       cpu/Mmux_m_dm_read_result1114
    SLICE_X41Y147.C6     net (fanout=1)        0.595   cpu/Mmux_m_dm_read_result115
    SLICE_X41Y147.C      Tilo                  0.259   cpu/Mmux_m_dm_read_result112
                                                       cpu/Mmux_m_dm_read_result1115
    SLICE_X44Y139.A4     net (fanout=1)        1.158   cpu/m_dm_read_result<19>
    SLICE_X44Y139.CLK    Tas                   0.339   cpu/w_dm/data<22>
                                                       cpu/w_dm/data_19_rstpot
                                                       cpu/w_dm/data_19
    -------------------------------------------------  ---------------------------
    Total                                     13.675ns (3.451ns logic, 10.224ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_ipcore_clkout0 = PERIOD TIMEGRP "clk_ipcore_clkout0" TS_clk_in / 1.2
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cpu/rf/registers_1_353 (SLICE_X2Y110.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cpu/rf/registers_1_353 (FF)
  Destination:          cpu/rf/registers_1_353 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 33.333ns
  Destination Clock:    clk rising at 33.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cpu/rf/registers_1_353 to cpu/rf/registers_1_353
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y110.AQ      Tcko                  0.200   cpu/rf/registers_1<356>
                                                       cpu/rf/registers_1_353
    SLICE_X2Y110.A6      net (fanout=3)        0.023   cpu/rf/registers_1<353>
    SLICE_X2Y110.CLK     Tah         (-Th)    -0.190   cpu/rf/registers_1<356>
                                                       cpu/rf/Mmux_registers[12][31]_write_data[31]_mux_24_OUT121
                                                       cpu/rf/registers_1_353
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point cpu/rf/registers_1_961 (SLICE_X2Y121.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cpu/rf/registers_1_961 (FF)
  Destination:          cpu/rf/registers_1_961 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 33.333ns
  Destination Clock:    clk rising at 33.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cpu/rf/registers_1_961 to cpu/rf/registers_1_961
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y121.DQ      Tcko                  0.200   cpu/rf/registers_1<961>
                                                       cpu/rf/registers_1_961
    SLICE_X2Y121.D6      net (fanout=3)        0.023   cpu/rf/registers_1<961>
    SLICE_X2Y121.CLK     Tah         (-Th)    -0.190   cpu/rf/registers_1<961>
                                                       cpu/rf/Mmux_registers[31][31]_write_data[31]_mux_5_OUT121
                                                       cpu/rf/registers_1_961
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point cpu/rf/registers_1_643 (SLICE_X6Y116.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cpu/rf/registers_1_643 (FF)
  Destination:          cpu/rf/registers_1_643 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 33.333ns
  Destination Clock:    clk rising at 33.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cpu/rf/registers_1_643 to cpu/rf/registers_1_643
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y116.DQ      Tcko                  0.200   cpu/rf/registers_1<643>
                                                       cpu/rf/registers_1_643
    SLICE_X6Y116.D6      net (fanout=3)        0.023   cpu/rf/registers_1<643>
    SLICE_X6Y116.CLK     Tah         (-Th)    -0.190   cpu/rf/registers_1<643>
                                                       cpu/rf/Mmux_registers[21][31]_write_data[31]_mux_15_OUT261
                                                       cpu/rf/registers_1_643
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_ipcore_clkout0 = PERIOD TIMEGRP "clk_ipcore_clkout0" TS_clk_in / 1.2
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.667ns (period - min period limit)
  Period: 33.333ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_ipcore/clkout1_buf/I0
  Logical resource: clk_ipcore/clkout1_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_ipcore/clkout0
--------------------------------------------------------------------------------
Slack: 32.853ns (period - (min high pulse limit / (high pulse / period)))
  Period: 33.333ns
  High pulse: 16.666ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: cpu/rf/registers_1<873>/SR
  Logical resource: cpu/rf/registers_1_902/SR
  Location pin: SLICE_X0Y81.SR
  Clock network: rst
--------------------------------------------------------------------------------
Slack: 32.853ns (period - (min high pulse limit / (high pulse / period)))
  Period: 33.333ns
  High pulse: 16.666ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: cpu/rf/registers_1<873>/SR
  Logical resource: cpu/rf/registers_1_903/SR
  Location pin: SLICE_X0Y81.SR
  Clock network: rst
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_uart_shimuartU_TX_UNITU_CTRL_SHFTcnt_tx_3_LD = 
MAXDELAY TO TIMEGRP         "TO_uart_shimuartU_TX_UNITU_CTRL_SHFTcnt_tx_3_LD"   
      TS_clk_ipcore_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.188ns.
--------------------------------------------------------------------------------

Paths for end point uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/cnt_tx_3_LD (SLICE_X31Y123.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  31.145ns (requirement - data path)
  Source:               uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm (FF)
  Destination:          uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/cnt_tx_3_LD (LATCH)
  Requirement:          33.333ns
  Data Path Delay:      2.188ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm to uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/cnt_tx_3_LD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y121.AQ     Tcko                  0.430   uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm
                                                       uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm
    SLICE_X35Y121.A6     net (fanout=4)        0.159   uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm
    SLICE_X35Y121.A      Tilo                  0.259   uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm
                                                       uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm_inv1_INV_0
    SLICE_X31Y123.CLK    net (fanout=4)        1.340   uart_shim/uart/ts
    -------------------------------------------------  ---------------------------
    Total                                      2.188ns (0.689ns logic, 1.499ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_uart_shimuartU_TX_UNITU_CTRL_SHFTcnt_tx_3_LD = MAXDELAY TO TIMEGRP         "TO_uart_shimuartU_TX_UNITU_CTRL_SHFTcnt_tx_3_LD"         TS_clk_ipcore_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/cnt_tx_3_LD (SLICE_X31Y123.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.139ns (data path)
  Source:               uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm (FF)
  Destination:          uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/cnt_tx_3_LD (LATCH)
  Data Path Delay:      1.139ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm to uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/cnt_tx_3_LD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y121.AQ     Tcko                  0.198   uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm
                                                       uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm
    SLICE_X35Y121.A6     net (fanout=4)        0.030   uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm
    SLICE_X35Y121.A      Tilo                  0.156   uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm
                                                       uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm_inv1_INV_0
    SLICE_X31Y123.CLK    net (fanout=4)        0.755   uart_shim/uart/ts
    -------------------------------------------------  ---------------------------
    Total                                      1.139ns (0.354ns logic, 0.785ns route)
                                                       (31.1% logic, 68.9% route)
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk_in
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_in                      |     40.000ns|     10.000ns|     48.134ns|            0|           64|            0| 130360565245|
| TS_clk_ipcore_clkout1         |     16.667ns|     20.056ns|          N/A|           64|            0|   6997449960|            0|
| TS_clk_ipcore_clkout0         |     33.333ns|     31.569ns|      2.188ns|            0|            0| 123363115284|            1|
|  TS_TO_uart_shimuartU_TX_UNITU|     33.333ns|      2.188ns|          N/A|            0|            0|            1|            0|
|  _CTRL_SHFTcnt_tx_3_LD        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in         |   30.680|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 64  Score: 152776  (Setup/Max: 152776, Hold: 0)

Constraints cover 130360565245 paths, 0 nets, and 34423 connections

Design statistics:
   Minimum period:  31.569ns{1}   (Maximum frequency:  31.677MHz)
   Maximum path delay from/to any node:   2.188ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Dec 23 21:12:06 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 612 MB



