// Seed: 821994075
module module_0 (
    output tri   id_0,
    input  uwire id_1
    , id_3
);
  wire id_4;
  wire id_5;
  wire id_6;
  id_7(
      .id_0(1), .id_1(1), .id_2(id_6), .id_3(id_4)
  );
  wire id_8;
  wire id_9;
  tri  id_10 = 1 === 1 << 1;
endmodule
module module_0 (
    input uwire id_0,
    output tri id_1,
    input wire id_2,
    input supply1 id_3,
    output supply1 id_4,
    input supply0 id_5,
    output uwire module_1,
    input supply0 id_7,
    input tri id_8,
    output tri0 id_9,
    input tri1 id_10,
    input tri0 id_11
);
  wire id_13;
  xor (id_4, id_11, id_7, id_10, id_0, id_13, id_2, id_5, id_3, id_14, id_8);
  wire id_14;
  always @(posedge id_7 or posedge id_10) begin
    wait ((1));
  end
  assign id_1 = 1;
  module_0(
      id_4, id_11
  );
endmodule
