<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="AdderS16" module="Adder" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2018 01 22 13:17:17.093" version="3.5" type="Module" synthesis="lse" source_format="VHDL">
  <Package>
		<File name="AdderS16.lpc" type="lpc" modified="2018 01 22 13:17:15.533"/>
		<File name="AdderS16.vhd" type="top_level_vhdl" modified="2018 01 22 13:17:15.642"/>
		<File name="AdderS16_tmpl.vhd" type="template_vhdl" modified="2018 01 22 13:17:15.642"/>
		<File name="tb_AdderS16_tmpl.vhd" type="testbench_vhdl" modified="2018 01 22 13:17:15.642"/>
  </Package>
</DiamondModule>
