
             Lattice Mapping Report File for Design Module 'top'


Design Information
------------------

Command line:   map -a ECP5U -p LFE5U-85F -t CABGA381 -s 6 -oc Commercial
     UartTest_First_Implementation.ngd -o UartTest_First_Implementation_map.ncd
     -pr UartTest_First_Implementation.prf -mp UartTest_First_Implementation.mrp
     -lpf /home/user/SDR-HLS/Testing/Uart
     Test/First_Implementation/UartTest_First_Implementation.lpf -lpf
     /home/user/SDR-HLS/Testing/Uart Test/UartTest.lpf -gui -msgset
     /home/user/SDR-HLS/Testing/Uart Test/promote.xml 
Target Vendor:  LATTICE
Target Device:  LFE5U-85FCABGA381
Target Performance:   6
Mapper:  sa5p00,  version:  Diamond (64-bit) 3.13.0.56.2
Mapped on:  06/08/24  13:40:13

Design Summary
--------------

   Number of registers:     93 out of 84255 (0%)
      PFU registers:           93 out of 83640 (0%)
      PIO registers:            0 out of   615 (0%)
   Number of SLICEs:        98 out of 41820 (0%)
      SLICEs as Logic/ROM:     98 out of 41820 (0%)
      SLICEs as RAM:            0 out of 31365 (0%)
      SLICEs as Carry:         18 out of 41820 (0%)
   Number of LUT4s:        129 out of 83640 (0%)
      Number used as logic LUTs:         93
      Number used as distributed RAM:     0
      Number used as ripple logic:       36
      Number used as shift registers:     0
   Number of PIO sites used: 11 out of 205 (5%)
   Number of block RAMs:  0 out of 208 (0%)
   Number of GSRs:  0 out of 1 (0%)
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   DTR used :   No
   Number of Dynamic Bank Controller (BCINRD):  0 out of 4 (0%)
   Number of Dynamic Bank Controller (BCLVDSOB):  0 out of 4 (0%)
   Number of DCC:  0 out of 60 (0%)
   Number of DCS:  0 out of 2 (0%)
   Number of PLLs:  0 out of 4 (0%)
   Number of DDRDLLs:  0 out of 4 (0%)
   Number of CLKDIV:  0 out of 4 (0%)
   Number of ECLKSYNC:  0 out of 10 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.

        Number Of Mapped DSP Components:
   --------------------------------
   MULT18X18D          0
   MULT9X9D            0

                                    Page 1




Design:  top                                           Date:  06/08/24  13:40:13

Design Summary (cont)
---------------------
   ALU54B              0
   ALU24B              0
   PRADD18A            0
   PRADD9A             0
   --------------------------------
   Number of Used DSP MULT Sites:  0 out of 312 (0 %)
   Number of Used DSP ALU Sites:  0 out of 156 (0 %)
   Number of Used DSP PRADD Sites:  0 out of 312 (0 %)
   Number of clocks:  1
     Net clk_25mhz_c: 59 loads, 59 rising, 0 falling (Driver: PIO clk_25mhz )
   Number of Clock Enables:  17
     Net uart_tx1/clk_25mhz_c_enable_32: 1 loads, 1 LSLICEs
     Net uart_tx1/r_SM_Main_2: 10 loads, 10 LSLICEs
     Net uart_tx1/clk_25mhz_c_enable_62: 2 loads, 2 LSLICEs
     Net uart_tx1/clk_25mhz_c_enable_44: 4 loads, 4 LSLICEs
     Net i_Tx_DV_N_9: 4 loads, 4 LSLICEs
     Net uart_rx1/clk_25mhz_c_enable_57: 9 loads, 9 LSLICEs
     Net uart_rx1/clk_25mhz_c_enable_34: 1 loads, 1 LSLICEs
     Net uart_rx1/clk_25mhz_c_enable_3: 1 loads, 1 LSLICEs
     Net uart_rx1/clk_25mhz_c_enable_21: 4 loads, 4 LSLICEs
     Net uart_rx1/clk_25mhz_c_enable_5: 1 loads, 1 LSLICEs
     Net uart_rx1/clk_25mhz_c_enable_64: 2 loads, 2 LSLICEs
     Net uart_rx1/clk_25mhz_c_enable_35: 1 loads, 1 LSLICEs
     Net uart_rx1/clk_25mhz_c_enable_28: 1 loads, 1 LSLICEs
     Net uart_rx1/clk_25mhz_c_enable_45: 1 loads, 1 LSLICEs
     Net uart_rx1/clk_25mhz_c_enable_33: 1 loads, 1 LSLICEs
     Net uart_rx1/clk_25mhz_c_enable_29: 1 loads, 1 LSLICEs
     Net uart_rx1/clk_25mhz_c_enable_65: 1 loads, 1 LSLICEs
   Number of LSRs:  8
     Net uart_tx1/n1738: 1 loads, 1 LSLICEs
     Net uart_tx1/r_SM_Main_2: 1 loads, 1 LSLICEs
     Net uart_tx1/n913: 9 loads, 9 LSLICEs
     Net i_Tx_DV_N_9: 1 loads, 1 LSLICEs
     Net uart_rx1/n929: 9 loads, 9 LSLICEs
     Net uart_rx1/r_SM_Main_2: 2 loads, 2 LSLICEs
     Net uart_rx1/r_Rx_DV: 1 loads, 1 LSLICEs
     Net uart_rx1/n1940: 1 loads, 1 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net uart_rx1/r_SM_Main_0: 16 loads
     Net uart_rx1/r_SM_Main_1: 16 loads
     Net uart_tx1/r_SM_Main_2: 16 loads
     Net uart_rx1/r_Rx_Data: 12 loads
     Net uart_rx1/r_SM_Main_2: 12 loads
     Net uart_tx1/r_SM_Main_0: 11 loads
     Net uart_tx1/r_SM_Main_1: 11 loads
     Net uart_rx1/n1721: 10 loads
     Net uart_rx1/n2319: 10 loads
     Net uart_rx1/r_Bit_Index_0: 10 loads




   Number of warnings:  1
   Number of errors:    0
     

                                    Page 2




Design:  top                                           Date:  06/08/24  13:40:13


Design Errors/Warnings
----------------------

WARNING - map: PULLMODE=UP for o_Tx_Serial_pad/IOBUF violates legal combination
     and is ignored.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| led[7]              | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| led[6]              | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| o_Tx_Serial         | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| led[5]              | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| led[4]              | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| led[3]              | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| led[2]              | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| led[1]              | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| led[0]              | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| i_Rx_Serial         | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| clk_25mhz           | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block GSR_INST undriven or does not drive anything - clipped.
Signal uart_rx1/n889 was merged into signal uart_rx1/r_Rx_DV
Signal uart_tx1/clk_25mhz_c_enable_60 was merged into signal
     uart_tx1/r_SM_Main_2
Signal VCC_net undriven or does not drive anything - clipped.
Signal uart_rx1/r_Clock_Count_169_add_4_1/S0 undriven or does not drive anything
     - clipped.
Signal uart_rx1/r_Clock_Count_169_add_4_1/CI undriven or does not drive anything
     - clipped.
Signal uart_rx1/r_Clock_Count_169_add_4_17/S1 undriven or does not drive
     anything - clipped.
Signal uart_rx1/r_Clock_Count_169_add_4_17/CO undriven or does not drive
     anything - clipped.
Signal uart_tx1/r_Clock_Count_171_add_4_1/S0 undriven or does not drive anything
     - clipped.
Signal uart_tx1/r_Clock_Count_171_add_4_1/CI undriven or does not drive anything
     - clipped.
Signal uart_tx1/r_Clock_Count_171_add_4_17/S1 undriven or does not drive

                                    Page 3




Design:  top                                           Date:  06/08/24  13:40:13

Removed logic (cont)
--------------------
     anything - clipped.
Signal uart_tx1/r_Clock_Count_171_add_4_17/CO undriven or does not drive
     anything - clipped.
Block uart_rx1/i743_1_lut was optimized away.
Block uart_tx1/i1_1_lut_rep_51 was optimized away.
Block i2 was optimized away.

     

Run Time and Memory Usage
-------------------------

   Total CPU Time: 2 secs  
   Total REAL Time: 2 secs  
   Peak Memory Usage: 452 MB
        









































                                    Page 4


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights
     reserved.
