# Loading project Proy_P3
# Compile of reg16b_ena_rst.vhd was successful.
# Compile of decodBCD7seg.vhd was successful.
# Compile of tb_decodbcd7seg.vhd was successful.
# Compile of tb_reg16b_ena_rst.vhd was successful with warnings.
# 4 compiles, 0 failed with no errors.
vsim work.tb_decodbcd7seg
# vsim work.tb_decodbcd7seg 
# Start time: 16:05:44 on Oct 05,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_decodbcd7seg(test)
# Loading work.decodbcd7seg(rtl)
add wave -position insertpoint sim:/tb_decodbcd7seg/*
run
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# No ports found in tb_reg16b_ena_rst_tb
# Compile of reg16b_ena_rst.vhd was successful.
# Compile of decodBCD7seg.vhd was successful.
# Compile of tb_decodbcd7seg.vhd was successful.
# Compile of tb_reg16b_ena_rst.vhd was successful with warnings.
# 4 compiles, 0 failed with no errors.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# No ports found in tb_reg16b_ena_rst_tb
# Compile of tb_reg16b_ena_rst.vhd was successful with warnings.
# Compile of reg16b_ena_rst.vhd was successful.
# Compile of decodBCD7seg.vhd was successful.
# Compile of tb_decodbcd7seg.vhd was successful.
# Compile of tb_reg16b_ena_rst.vhd was successful with warnings.
# 4 compiles, 0 failed with no errors.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# No ports found in tb_reg16b_ena_rst_tb
# Compile of tb_reg16b_ena_rst.vhd was successful with warnings.
# Compile of tb_reg16b_ena_rst.vhd was successful with warnings.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# No ports found in tb_reg16b_ena_rst
# Compile of tb_reg16b_ena_rst.vhd was successful with warnings.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# No ports found in tb_reg16b_ena_rst
vsim work.reg16b_ena_rst
# End time: 17:01:52 on Oct 05,2021, Elapsed time: 0:56:08
# Errors: 0, Warnings: 10
# vsim work.reg16b_ena_rst 
# Start time: 17:01:52 on Oct 05,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.reg16b_ena_rst(rtl)
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# No ports found in tb_reg16b_ena_rst
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# No ports found in tb_reg16b_ena_rst
# Compile of reg16b_ena_rst.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# No ports found in tb_reg16b_ena_rst
vsim work.decodbcd7seg
# End time: 17:05:53 on Oct 05,2021, Elapsed time: 0:04:01
# Errors: 0, Warnings: 2
# vsim work.decodbcd7seg 
# Start time: 17:05:53 on Oct 05,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.decodbcd7seg(rtl)
# End time: 17:09:53 on Oct 05,2021, Elapsed time: 0:04:00
# Errors: 0, Warnings: 1
# Closing project /home/lukilukeskywalker/Documentos/DD1/Proyectos/Proy_P3/Proy_P3.mpf
# reading /home/lukilukeskywalker/.intelFPGA/20.1/modelsim_ase/linuxaloem/../modelsim.ini
# Loading project Proy_P4
# Compile of div_freq_4.vhd failed with 2 errors.
# Compile of div_freq_4.vhd was successful.
# Compile of div_freq_4.vhd was successful.
# Compile of oper_reg.vhd was successful.
# 2 compiles, 0 failed with no errors.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
wave create -pattern none -portmode in -language vhdl /div_freq_4/clk
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
# div_freq_4
wave create -pattern none -portmode in -language vhdl /div_freq_4/nRST
# div_freq_4
wave create -pattern none -portmode buffer -language vhdl /div_freq_4/freq_div_4
# div_freq_4
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
wave create -pattern none -portmode in -language vhdl /oper_reg/clk
# oper_reg
wave create -pattern none -portmode in -language vhdl /oper_reg/nRST
# oper_reg
wave create -pattern none -portmode in -language vhdl /oper_reg/ena_A
# oper_reg
wave create -pattern none -portmode in -language vhdl /oper_reg/ena_B
# oper_reg
wave create -pattern none -portmode in -language vhdl /oper_reg/sel
# oper_reg
wave create -pattern none -portmode in -language vhdl -range 3 0 /oper_reg/A
# oper_reg
wave create -pattern none -portmode in -language vhdl -range 3 0 /oper_reg/B
# oper_reg
wave create -pattern none -portmode buffer -language vhdl -range 3 0 /oper_reg/D_out
# oper_reg
vsim work.div_freq_4
# vsim work.div_freq_4 
# Start time: 17:26:35 on Oct 05,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.div_freq_4(rtl)
vsim work.oper_reg
# End time: 17:27:28 on Oct 05,2021, Elapsed time: 0:00:53
# Errors: 0, Warnings: 10
# vsim work.oper_reg 
# Start time: 17:27:28 on Oct 05,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.oper_reg(rtl)
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /oper_reg
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /oper_reg
vsim work.oper_reg
# End time: 17:27:52 on Oct 05,2021, Elapsed time: 0:00:24
# Errors: 0, Warnings: 3
# vsim work.oper_reg 
# Start time: 17:27:52 on Oct 05,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.oper_reg(rtl)
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
wave create -pattern none -portmode in -language vhdl /oper_reg/clk
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
# oper_reg
wave create -pattern none -portmode in -language vhdl /oper_reg/nRST
# oper_reg
wave create -pattern none -portmode in -language vhdl /oper_reg/ena_A
# oper_reg
wave create -pattern none -portmode in -language vhdl /oper_reg/ena_B
# oper_reg
wave create -pattern none -portmode in -language vhdl /oper_reg/sel
# oper_reg
wave create -pattern none -portmode in -language vhdl -range 3 0 /oper_reg/A
# oper_reg
wave create -pattern none -portmode in -language vhdl -range 3 0 /oper_reg/B
# oper_reg
wave create -pattern none -portmode buffer -language vhdl -range 3 0 /oper_reg/D_out
# oper_reg
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /oper_reg
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /oper_reg
vsim work.div_freq_4
# End time: 17:28:26 on Oct 05,2021, Elapsed time: 0:00:34
# Errors: 0, Warnings: 3
# vsim work.div_freq_4 
# Start time: 17:28:26 on Oct 05,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.div_freq_4(rtl)
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /div_freq_4
run
run -continue
run
# Compile of div_freq_4.vhd was successful.
# Compile of oper_reg.vhd was successful.
# Compile of div_freq_4_tb.vhd was successful.
# Compile of oper_reg_tb.vhd was successful.
# Compile of tb_conformador.vhd failed with 3 errors.
# 5 compiles, 1 failed with 3 errors.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# No ports found in div_freq_4_tb
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# No ports found in div_freq_4_tb
vsim work.div_freq_4_tb
# End time: 17:37:02 on Oct 05,2021, Elapsed time: 0:08:36
# Errors: 0, Warnings: 5
# vsim work.div_freq_4_tb 
# Start time: 17:37:02 on Oct 05,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.div_freq_4_tb(test)
# Loading work.div_freq_4(rtl)
restart
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /div_freq_4_tb/dut
add wave -position insertpoint sim:/div_freq_4_tb/dut/line__18/*
# ** UI-Msg: (vish-4014) No objects found matching '/div_freq_4_tb/dut/line__18/*'.
add wave -position insertpoint sim:/div_freq_4_tb/dut/line__18/*
# ** UI-Msg: (vish-4014) No objects found matching '/div_freq_4_tb/dut/line__18/*'.
add wave -position insertpoint sim:/div_freq_4_tb/dut/line__24/*
# ** UI-Msg: (vish-4014) No objects found matching '/div_freq_4_tb/dut/line__24/*'.
add wave -position insertpoint sim:/div_freq_4_tb/dut/*
run
# Compile of conformador.vhd failed with 12 errors.
# Compile of conformador.vhd failed with 12 errors.
# Compile of conformador.vhd failed with 12 errors.
# Compile of conformador.vhd failed with 9 errors.
# Compile of conformador.vhd was successful.
vsim work.tb_conformador
# End time: 19:11:17 on Oct 05,2021, Elapsed time: 1:34:15
# Errors: 0, Warnings: 10
# vsim work.tb_conformador 
# Start time: 19:11:17 on Oct 05,2021
# Loading std.standard
# ** Error: (vsim-3173) Entity '/home/lukilukeskywalker/Documentos/DD1/Proyectos/Proy_P4/work.tb_conformador' has no architecture.
# Error loading design
# End time: 19:11:18 on Oct 05,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 1
# Compile of tb_conformador.vhd was successful.
vsim work.tb_conformador
# vsim work.tb_conformador 
# Start time: 19:12:13 on Oct 05,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_conformador(test)
# Loading work.conformador(rtl)
add wave -position insertpoint sim:/tb_conformador/*
run
run
run -continue
run
# Compile of tb_conformador.vhd was successful.
vsim work.tb_conformador
# End time: 19:21:26 on Oct 05,2021, Elapsed time: 0:09:13
# Errors: 0, Warnings: 3
# vsim work.tb_conformador 
# Start time: 19:21:26 on Oct 05,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_conformador(test)
# Loading work.conformador(rtl)
add wave -position insertpoint sim:/tb_conformador/*
run
add wave -position insertpoint sim:/tb_conformador/*
run
# End time: 17:18:56 on Oct 06,2021, Elapsed time: 21:57:30
# Errors: 0, Warnings: 4
