#-----------------------------------------------------------
# xsim v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat May  3 15:57:44 2025
# Process ID: 15640
# Current directory: C:/Users/lenovo/Convolution2D/Convolution2D/solution1/sim/verilog
# Command line: xsim.exe -source {xsim.dir/Convolution2D/xsim_script.tcl}
# Log file: C:/Users/lenovo/Convolution2D/Convolution2D/solution1/sim/verilog/xsim.log
# Journal file: C:/Users/lenovo/Convolution2D/Convolution2D/solution1/sim/verilog\xsim.jou
#-----------------------------------------------------------
start_gui
source xsim.dir/Convolution2D/xsim_script.tcl
# set_param project.enableReportConfiguration 0
# load_feature core
# current_fileset
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vitis_2018/Vivado/2018.3/data/ip'.
current_fileset: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 620.598 ; gain = 78.145
# xsim {Convolution2D} -view {{Convolution2D_dataflow_ana.wcfg}} -tclbatch {Convolution2D.tcl} -protoinst {Convolution2D.protoinst}
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file Convolution2D.protoinst
Time resolution is 1 ps
open_wave_config Convolution2D_dataflow_ana.wcfg
source Convolution2D.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set output_group [add_wave_group output(memory) -into $coutputgroup]
## add_wave /apatb_Convolution2D_top/AESL_inst_Convolution2D/output_r_d0 -into $output_group -radix hex
## add_wave /apatb_Convolution2D_top/AESL_inst_Convolution2D/output_r_we0 -into $output_group -color #ffff00 -radix hex
## add_wave /apatb_Convolution2D_top/AESL_inst_Convolution2D/output_r_ce0 -into $output_group -color #ffff00 -radix hex
## add_wave /apatb_Convolution2D_top/AESL_inst_Convolution2D/output_r_address0 -into $output_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set kernel_group [add_wave_group kernel(memory) -into $cinputgroup]
## add_wave /apatb_Convolution2D_top/AESL_inst_Convolution2D/kernel_q0 -into $kernel_group -radix hex
## add_wave /apatb_Convolution2D_top/AESL_inst_Convolution2D/kernel_ce0 -into $kernel_group -color #ffff00 -radix hex
## add_wave /apatb_Convolution2D_top/AESL_inst_Convolution2D/kernel_address0 -into $kernel_group -radix hex
## set input_group [add_wave_group input(memory) -into $cinputgroup]
## add_wave /apatb_Convolution2D_top/AESL_inst_Convolution2D/input_r_q0 -into $input_group -radix hex
## add_wave /apatb_Convolution2D_top/AESL_inst_Convolution2D/input_r_ce0 -into $input_group -color #ffff00 -radix hex
## add_wave /apatb_Convolution2D_top/AESL_inst_Convolution2D/input_r_address0 -into $input_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_Convolution2D_top/AESL_inst_Convolution2D/ap_start -into $blocksiggroup
## add_wave /apatb_Convolution2D_top/AESL_inst_Convolution2D/ap_done -into $blocksiggroup
## add_wave /apatb_Convolution2D_top/AESL_inst_Convolution2D/ap_idle -into $blocksiggroup
## add_wave /apatb_Convolution2D_top/AESL_inst_Convolution2D/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_Convolution2D_top/AESL_inst_Convolution2D/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_Convolution2D_top/AESL_inst_Convolution2D/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_Convolution2D_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_Convolution2D_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_Convolution2D_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_Convolution2D_top/LENGTH_input_r -into $tb_portdepth_group -radix hex
## add_wave /apatb_Convolution2D_top/LENGTH_kernel -into $tb_portdepth_group -radix hex
## add_wave /apatb_Convolution2D_top/LENGTH_output_r -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_output_group [add_wave_group output(memory) -into $tbcoutputgroup]
## add_wave /apatb_Convolution2D_top/output_r_d0 -into $tb_output_group -radix hex
## add_wave /apatb_Convolution2D_top/output_r_we0 -into $tb_output_group -color #ffff00 -radix hex
## add_wave /apatb_Convolution2D_top/output_r_ce0 -into $tb_output_group -color #ffff00 -radix hex
## add_wave /apatb_Convolution2D_top/output_r_address0 -into $tb_output_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_kernel_group [add_wave_group kernel(memory) -into $tbcinputgroup]
## add_wave /apatb_Convolution2D_top/kernel_q0 -into $tb_kernel_group -radix hex
## add_wave /apatb_Convolution2D_top/kernel_ce0 -into $tb_kernel_group -color #ffff00 -radix hex
## add_wave /apatb_Convolution2D_top/kernel_address0 -into $tb_kernel_group -radix hex
## set tb_input_group [add_wave_group input(memory) -into $tbcinputgroup]
## add_wave /apatb_Convolution2D_top/input_r_q0 -into $tb_input_group -radix hex
## add_wave /apatb_Convolution2D_top/input_r_ce0 -into $tb_input_group -color #ffff00 -radix hex
## add_wave /apatb_Convolution2D_top/input_r_address0 -into $tb_input_group -radix hex
## save_wave_config Convolution2D.wcfg
## run all
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_Convolution2D_top/AESL_inst_Convolution2D/Convolution2D_dmucud_U2/Convolution2D_ap_dmul_4_max_dsp_64_u/U0/i_synth/mult/OP/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: D:\Vitis_2018\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_Convolution2D_top/AESL_inst_Convolution2D/Convolution2D_dadbkb_U1/Convolution2D_ap_dadd_3_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/speed_op/logic/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: D:\Vitis_2018\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "11465000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 11505 ns : File "C:/Users/lenovo/Convolution2D/Convolution2D/solution1/sim/verilog/Convolution2D.autotb.v" Line 319
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 652.301 ; gain = 31.703
