#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55b32f3571a0 .scope module, "testbench" "testbench" 2 3;
 .timescale -9 -12;
v0x55b32f379510_0 .var "clk", 0 0;
v0x55b32f3795b0_0 .var "reset", 0 0;
S_0x55b32f32b1b0 .scope module, "dut" "datapath" 2 8, 3 1 0, S_0x55b32f3571a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
L_0x55b32f38ba60 .functor AND 1, L_0x55b32f37a280, L_0x55b32f38b5c0, C4<1>, C4<1>;
L_0x7f0dff43e2e8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55b32f377ea0_0 .net/2u *"_ivl_18", 31 0, L_0x7f0dff43e2e8;  1 drivers
v0x55b32f377fa0_0 .net *"_ivl_25", 0 0, L_0x55b32f38ba60;  1 drivers
v0x55b32f378060_0 .net "alu_op", 1 0, L_0x55b32f37a360;  1 drivers
v0x55b32f378150_0 .net "alu_res", 31 0, v0x55b32f377510_0;  1 drivers
v0x55b32f378260_0 .net "alu_src", 0 0, L_0x55b32f379db0;  1 drivers
v0x55b32f378350_0 .net "b_entrada", 31 0, L_0x55b32f38b700;  1 drivers
v0x55b32f3783f0_0 .net "branch", 0 0, L_0x55b32f37a280;  1 drivers
v0x55b32f378490_0 .net "clk", 0 0, v0x55b32f379510_0;  1 drivers
v0x55b32f378530_0 .net "cod_ula", 3 0, v0x55b32f377a60_0;  1 drivers
v0x55b32f3785d0_0 .net "dado_mem", 31 0, v0x55b32f373fc0_0;  1 drivers
v0x55b32f378670_0 .net "dado_reg", 31 0, L_0x55b32f38b840;  1 drivers
v0x55b32f378740_0 .net "imm", 31 0, v0x55b32f374420_0;  1 drivers
v0x55b32f378810_0 .net "instr", 31 0, L_0x55b32f379b80;  1 drivers
v0x55b32f378900_0 .net "mem_read", 0 0, L_0x55b32f37a080;  1 drivers
v0x55b32f3789f0_0 .net "mem_to_reg", 0 0, L_0x55b32f379ea0;  1 drivers
v0x55b32f378a90_0 .net "mem_write", 0 0, L_0x55b32f37a1e0;  1 drivers
v0x55b32f378b80_0 .net "pc", 31 0, v0x55b32f3753e0_0;  1 drivers
v0x55b32f378c20_0 .net "pc_alvo", 31 0, L_0x55b32f38bb80;  1 drivers
v0x55b32f378ce0_0 .net "pc_mais4", 31 0, L_0x55b32f38b9c0;  1 drivers
v0x55b32f378dc0_0 .net "prox_pc", 31 0, L_0x55b32f38bcb0;  1 drivers
v0x55b32f378e80_0 .net "r1", 31 0, L_0x55b32f38aa40;  1 drivers
v0x55b32f378f70_0 .net "r2", 31 0, L_0x55b32f38b140;  1 drivers
v0x55b32f379080_0 .net "rd", 4 0, L_0x55b32f3798e0;  1 drivers
v0x55b32f379140_0 .net "reg_write", 0 0, L_0x55b32f379fe0;  1 drivers
v0x55b32f379230_0 .net "rs1", 4 0, L_0x55b32f379670;  1 drivers
v0x55b32f3792d0_0 .net "rs2", 4 0, L_0x55b32f379760;  1 drivers
v0x55b32f379370_0 .net "rst", 0 0, v0x55b32f3795b0_0;  1 drivers
v0x55b32f379440_0 .net "zero", 0 0, L_0x55b32f38b5c0;  1 drivers
L_0x55b32f379670 .part L_0x55b32f379b80, 15, 5;
L_0x55b32f379760 .part L_0x55b32f379b80, 20, 5;
L_0x55b32f3798e0 .part L_0x55b32f379b80, 7, 5;
L_0x55b32f379c40 .part v0x55b32f3753e0_0, 2, 8;
L_0x55b32f37a580 .part L_0x55b32f379b80, 0, 7;
L_0x55b32f38b440 .part L_0x55b32f379b80, 25, 7;
L_0x55b32f38b520 .part L_0x55b32f379b80, 12, 3;
L_0x55b32f38b700 .functor MUXZ 32, L_0x55b32f38b140, v0x55b32f374420_0, L_0x55b32f379db0, C4<>;
L_0x55b32f38b840 .functor MUXZ 32, v0x55b32f377510_0, v0x55b32f373fc0_0, L_0x55b32f379ea0, C4<>;
L_0x55b32f38b9c0 .arith/sum 32, v0x55b32f3753e0_0, L_0x7f0dff43e2e8;
L_0x55b32f38bb80 .arith/sum 32, v0x55b32f3753e0_0, v0x55b32f374420_0;
L_0x55b32f38bcb0 .functor MUXZ 32, L_0x55b32f38b9c0, L_0x55b32f38bb80, L_0x55b32f38ba60, C4<>;
S_0x55b32f32b340 .scope module, "u_ctrl" "unidade_controle" 3 23, 4 1 0, S_0x55b32f32b1b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 1 "alu_src";
    .port_info 2 /OUTPUT 1 "mem_to_reg";
    .port_info 3 /OUTPUT 1 "reg_write";
    .port_info 4 /OUTPUT 1 "mem_read";
    .port_info 5 /OUTPUT 1 "mem_write";
    .port_info 6 /OUTPUT 1 "branch";
    .port_info 7 /OUTPUT 2 "alu_op";
v0x55b32f34cb90_0 .net *"_ivl_9", 7 0, v0x55b32f372d00_0;  1 drivers
v0x55b32f372690_0 .net "alu_op", 1 0, L_0x55b32f37a360;  alias, 1 drivers
v0x55b32f372770_0 .net "alu_src", 0 0, L_0x55b32f379db0;  alias, 1 drivers
v0x55b32f372810_0 .net "branch", 0 0, L_0x55b32f37a280;  alias, 1 drivers
v0x55b32f3728d0_0 .net "mem_read", 0 0, L_0x55b32f37a080;  alias, 1 drivers
v0x55b32f3729e0_0 .net "mem_to_reg", 0 0, L_0x55b32f379ea0;  alias, 1 drivers
v0x55b32f372aa0_0 .net "mem_write", 0 0, L_0x55b32f37a1e0;  alias, 1 drivers
v0x55b32f372b60_0 .net "opcode", 6 0, L_0x55b32f37a580;  1 drivers
v0x55b32f372c40_0 .net "reg_write", 0 0, L_0x55b32f379fe0;  alias, 1 drivers
v0x55b32f372d00_0 .var "sinais", 7 0;
E_0x55b32f328be0 .event edge, v0x55b32f372b60_0;
L_0x55b32f379db0 .part v0x55b32f372d00_0, 7, 1;
L_0x55b32f379ea0 .part v0x55b32f372d00_0, 6, 1;
L_0x55b32f379fe0 .part v0x55b32f372d00_0, 5, 1;
L_0x55b32f37a080 .part v0x55b32f372d00_0, 4, 1;
L_0x55b32f37a1e0 .part v0x55b32f372d00_0, 3, 1;
L_0x55b32f37a280 .part v0x55b32f372d00_0, 2, 1;
L_0x55b32f37a360 .part v0x55b32f372d00_0, 0, 2;
S_0x55b32f372ee0 .scope module, "u_dados" "ram_dados" 3 28, 5 1 0, S_0x55b32f32b1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "endereco";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "entrada";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 32 "saida";
v0x55b32f373370 .array "RAM", 64 0, 31 0;
v0x55b32f373c70_0 .net "clk", 0 0, v0x55b32f379510_0;  alias, 1 drivers
v0x55b32f373d30_0 .net "endereco", 31 0, v0x55b32f377510_0;  alias, 1 drivers
v0x55b32f373df0_0 .net "entrada", 31 0, L_0x55b32f38b140;  alias, 1 drivers
v0x55b32f373ed0_0 .net "re", 0 0, L_0x55b32f37a080;  alias, 1 drivers
v0x55b32f373fc0_0 .var "saida", 31 0;
v0x55b32f374080_0 .net "we", 0 0, L_0x55b32f37a1e0;  alias, 1 drivers
E_0x55b32f313d50 .event posedge, v0x55b32f373c70_0;
v0x55b32f373370_0 .array/port v0x55b32f373370, 0;
v0x55b32f373370_1 .array/port v0x55b32f373370, 1;
E_0x55b32f358850/0 .event edge, v0x55b32f3728d0_0, v0x55b32f373d30_0, v0x55b32f373370_0, v0x55b32f373370_1;
v0x55b32f373370_2 .array/port v0x55b32f373370, 2;
v0x55b32f373370_3 .array/port v0x55b32f373370, 3;
v0x55b32f373370_4 .array/port v0x55b32f373370, 4;
v0x55b32f373370_5 .array/port v0x55b32f373370, 5;
E_0x55b32f358850/1 .event edge, v0x55b32f373370_2, v0x55b32f373370_3, v0x55b32f373370_4, v0x55b32f373370_5;
v0x55b32f373370_6 .array/port v0x55b32f373370, 6;
v0x55b32f373370_7 .array/port v0x55b32f373370, 7;
v0x55b32f373370_8 .array/port v0x55b32f373370, 8;
v0x55b32f373370_9 .array/port v0x55b32f373370, 9;
E_0x55b32f358850/2 .event edge, v0x55b32f373370_6, v0x55b32f373370_7, v0x55b32f373370_8, v0x55b32f373370_9;
v0x55b32f373370_10 .array/port v0x55b32f373370, 10;
v0x55b32f373370_11 .array/port v0x55b32f373370, 11;
v0x55b32f373370_12 .array/port v0x55b32f373370, 12;
v0x55b32f373370_13 .array/port v0x55b32f373370, 13;
E_0x55b32f358850/3 .event edge, v0x55b32f373370_10, v0x55b32f373370_11, v0x55b32f373370_12, v0x55b32f373370_13;
v0x55b32f373370_14 .array/port v0x55b32f373370, 14;
v0x55b32f373370_15 .array/port v0x55b32f373370, 15;
v0x55b32f373370_16 .array/port v0x55b32f373370, 16;
v0x55b32f373370_17 .array/port v0x55b32f373370, 17;
E_0x55b32f358850/4 .event edge, v0x55b32f373370_14, v0x55b32f373370_15, v0x55b32f373370_16, v0x55b32f373370_17;
v0x55b32f373370_18 .array/port v0x55b32f373370, 18;
v0x55b32f373370_19 .array/port v0x55b32f373370, 19;
v0x55b32f373370_20 .array/port v0x55b32f373370, 20;
v0x55b32f373370_21 .array/port v0x55b32f373370, 21;
E_0x55b32f358850/5 .event edge, v0x55b32f373370_18, v0x55b32f373370_19, v0x55b32f373370_20, v0x55b32f373370_21;
v0x55b32f373370_22 .array/port v0x55b32f373370, 22;
v0x55b32f373370_23 .array/port v0x55b32f373370, 23;
v0x55b32f373370_24 .array/port v0x55b32f373370, 24;
v0x55b32f373370_25 .array/port v0x55b32f373370, 25;
E_0x55b32f358850/6 .event edge, v0x55b32f373370_22, v0x55b32f373370_23, v0x55b32f373370_24, v0x55b32f373370_25;
v0x55b32f373370_26 .array/port v0x55b32f373370, 26;
v0x55b32f373370_27 .array/port v0x55b32f373370, 27;
v0x55b32f373370_28 .array/port v0x55b32f373370, 28;
v0x55b32f373370_29 .array/port v0x55b32f373370, 29;
E_0x55b32f358850/7 .event edge, v0x55b32f373370_26, v0x55b32f373370_27, v0x55b32f373370_28, v0x55b32f373370_29;
v0x55b32f373370_30 .array/port v0x55b32f373370, 30;
v0x55b32f373370_31 .array/port v0x55b32f373370, 31;
v0x55b32f373370_32 .array/port v0x55b32f373370, 32;
v0x55b32f373370_33 .array/port v0x55b32f373370, 33;
E_0x55b32f358850/8 .event edge, v0x55b32f373370_30, v0x55b32f373370_31, v0x55b32f373370_32, v0x55b32f373370_33;
v0x55b32f373370_34 .array/port v0x55b32f373370, 34;
v0x55b32f373370_35 .array/port v0x55b32f373370, 35;
v0x55b32f373370_36 .array/port v0x55b32f373370, 36;
v0x55b32f373370_37 .array/port v0x55b32f373370, 37;
E_0x55b32f358850/9 .event edge, v0x55b32f373370_34, v0x55b32f373370_35, v0x55b32f373370_36, v0x55b32f373370_37;
v0x55b32f373370_38 .array/port v0x55b32f373370, 38;
v0x55b32f373370_39 .array/port v0x55b32f373370, 39;
v0x55b32f373370_40 .array/port v0x55b32f373370, 40;
v0x55b32f373370_41 .array/port v0x55b32f373370, 41;
E_0x55b32f358850/10 .event edge, v0x55b32f373370_38, v0x55b32f373370_39, v0x55b32f373370_40, v0x55b32f373370_41;
v0x55b32f373370_42 .array/port v0x55b32f373370, 42;
v0x55b32f373370_43 .array/port v0x55b32f373370, 43;
v0x55b32f373370_44 .array/port v0x55b32f373370, 44;
v0x55b32f373370_45 .array/port v0x55b32f373370, 45;
E_0x55b32f358850/11 .event edge, v0x55b32f373370_42, v0x55b32f373370_43, v0x55b32f373370_44, v0x55b32f373370_45;
v0x55b32f373370_46 .array/port v0x55b32f373370, 46;
v0x55b32f373370_47 .array/port v0x55b32f373370, 47;
v0x55b32f373370_48 .array/port v0x55b32f373370, 48;
v0x55b32f373370_49 .array/port v0x55b32f373370, 49;
E_0x55b32f358850/12 .event edge, v0x55b32f373370_46, v0x55b32f373370_47, v0x55b32f373370_48, v0x55b32f373370_49;
v0x55b32f373370_50 .array/port v0x55b32f373370, 50;
v0x55b32f373370_51 .array/port v0x55b32f373370, 51;
v0x55b32f373370_52 .array/port v0x55b32f373370, 52;
v0x55b32f373370_53 .array/port v0x55b32f373370, 53;
E_0x55b32f358850/13 .event edge, v0x55b32f373370_50, v0x55b32f373370_51, v0x55b32f373370_52, v0x55b32f373370_53;
v0x55b32f373370_54 .array/port v0x55b32f373370, 54;
v0x55b32f373370_55 .array/port v0x55b32f373370, 55;
v0x55b32f373370_56 .array/port v0x55b32f373370, 56;
v0x55b32f373370_57 .array/port v0x55b32f373370, 57;
E_0x55b32f358850/14 .event edge, v0x55b32f373370_54, v0x55b32f373370_55, v0x55b32f373370_56, v0x55b32f373370_57;
v0x55b32f373370_58 .array/port v0x55b32f373370, 58;
v0x55b32f373370_59 .array/port v0x55b32f373370, 59;
v0x55b32f373370_60 .array/port v0x55b32f373370, 60;
v0x55b32f373370_61 .array/port v0x55b32f373370, 61;
E_0x55b32f358850/15 .event edge, v0x55b32f373370_58, v0x55b32f373370_59, v0x55b32f373370_60, v0x55b32f373370_61;
v0x55b32f373370_62 .array/port v0x55b32f373370, 62;
v0x55b32f373370_63 .array/port v0x55b32f373370, 63;
v0x55b32f373370_64 .array/port v0x55b32f373370, 64;
E_0x55b32f358850/16 .event edge, v0x55b32f373370_62, v0x55b32f373370_63, v0x55b32f373370_64;
E_0x55b32f358850 .event/or E_0x55b32f358850/0, E_0x55b32f358850/1, E_0x55b32f358850/2, E_0x55b32f358850/3, E_0x55b32f358850/4, E_0x55b32f358850/5, E_0x55b32f358850/6, E_0x55b32f358850/7, E_0x55b32f358850/8, E_0x55b32f358850/9, E_0x55b32f358850/10, E_0x55b32f358850/11, E_0x55b32f358850/12, E_0x55b32f358850/13, E_0x55b32f358850/14, E_0x55b32f358850/15, E_0x55b32f358850/16;
S_0x55b32f3741c0 .scope module, "u_imm" "extensor_imediato" 3 25, 6 1 0, S_0x55b32f32b1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 32 "imm";
v0x55b32f374420_0 .var "imm", 31 0;
v0x55b32f374520_0 .net "instr", 31 0, L_0x55b32f379b80;  alias, 1 drivers
v0x55b32f374600_0 .net "opcode", 6 0, L_0x55b32f38b290;  1 drivers
E_0x55b32f3743a0 .event edge, v0x55b32f374600_0, v0x55b32f374520_0;
L_0x55b32f38b290 .part L_0x55b32f379b80, 0, 7;
S_0x55b32f374720 .scope module, "u_instr" "rom_instr" 3 22, 7 1 0, S_0x55b32f32b1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "endereco";
    .port_info 1 /OUTPUT 32 "instr";
L_0x55b32f379b80 .functor BUFZ 32, L_0x55b32f379980, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55b32f374940_0 .net *"_ivl_0", 31 0, L_0x55b32f379980;  1 drivers
v0x55b32f374a40_0 .net *"_ivl_2", 9 0, L_0x55b32f379a40;  1 drivers
L_0x7f0dff43e018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55b32f374b20_0 .net *"_ivl_5", 1 0, L_0x7f0dff43e018;  1 drivers
v0x55b32f374be0_0 .net "endereco", 7 0, L_0x55b32f379c40;  1 drivers
v0x55b32f374cc0_0 .net "instr", 31 0, L_0x55b32f379b80;  alias, 1 drivers
v0x55b32f374dd0 .array "mem", 255 0, 31 0;
L_0x55b32f379980 .array/port v0x55b32f374dd0, L_0x55b32f379a40;
L_0x55b32f379a40 .concat [ 8 2 0 0], L_0x55b32f379c40, L_0x7f0dff43e018;
S_0x55b32f374ed0 .scope module, "u_pc" "reg_pc" 3 21, 8 1 0, S_0x55b32f32b1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "entrada";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "saida";
v0x55b32f375160_0 .net "clk", 0 0, v0x55b32f379510_0;  alias, 1 drivers
v0x55b32f375250_0 .net "entrada", 31 0, L_0x55b32f38bcb0;  alias, 1 drivers
v0x55b32f375310_0 .net "rst", 0 0, v0x55b32f3795b0_0;  alias, 1 drivers
v0x55b32f3753e0_0 .var "saida", 31 0;
E_0x55b32f375100 .event posedge, v0x55b32f375310_0, v0x55b32f373c70_0;
S_0x55b32f375570 .scope module, "u_regs" "registrador_geral" 3 24, 9 1 0, S_0x55b32f32b1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "origem1";
    .port_info 2 /INPUT 5 "origem2";
    .port_info 3 /INPUT 5 "destino";
    .port_info 4 /INPUT 1 "escrita";
    .port_info 5 /INPUT 32 "dado_entrada";
    .port_info 6 /OUTPUT 32 "dado1";
    .port_info 7 /OUTPUT 32 "dado2";
v0x55b32f375870_0 .net *"_ivl_0", 31 0, L_0x55b32f37a620;  1 drivers
v0x55b32f375970_0 .net *"_ivl_10", 6 0, L_0x55b32f38a900;  1 drivers
L_0x7f0dff43e0f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55b32f375a50_0 .net *"_ivl_13", 1 0, L_0x7f0dff43e0f0;  1 drivers
L_0x7f0dff43e138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b32f375b10_0 .net/2u *"_ivl_14", 31 0, L_0x7f0dff43e138;  1 drivers
v0x55b32f375bf0_0 .net *"_ivl_18", 31 0, L_0x55b32f38abd0;  1 drivers
L_0x7f0dff43e180 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b32f375d20_0 .net *"_ivl_21", 26 0, L_0x7f0dff43e180;  1 drivers
L_0x7f0dff43e1c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b32f375e00_0 .net/2u *"_ivl_22", 31 0, L_0x7f0dff43e1c8;  1 drivers
v0x55b32f375ee0_0 .net *"_ivl_24", 0 0, L_0x55b32f38ad00;  1 drivers
v0x55b32f375fa0_0 .net *"_ivl_26", 31 0, L_0x55b32f38ae40;  1 drivers
v0x55b32f376080_0 .net *"_ivl_28", 6 0, L_0x55b32f38af30;  1 drivers
L_0x7f0dff43e060 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b32f376160_0 .net *"_ivl_3", 26 0, L_0x7f0dff43e060;  1 drivers
L_0x7f0dff43e210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55b32f376240_0 .net *"_ivl_31", 1 0, L_0x7f0dff43e210;  1 drivers
L_0x7f0dff43e258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b32f376320_0 .net/2u *"_ivl_32", 31 0, L_0x7f0dff43e258;  1 drivers
L_0x7f0dff43e0a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b32f376400_0 .net/2u *"_ivl_4", 31 0, L_0x7f0dff43e0a8;  1 drivers
v0x55b32f3764e0_0 .net *"_ivl_6", 0 0, L_0x55b32f38a720;  1 drivers
v0x55b32f3765a0_0 .net *"_ivl_8", 31 0, L_0x55b32f38a860;  1 drivers
v0x55b32f376680 .array "banco", 0 31, 31 0;
v0x55b32f376740_0 .net "clk", 0 0, v0x55b32f379510_0;  alias, 1 drivers
v0x55b32f3767e0_0 .net "dado1", 31 0, L_0x55b32f38aa40;  alias, 1 drivers
v0x55b32f3768c0_0 .net "dado2", 31 0, L_0x55b32f38b140;  alias, 1 drivers
v0x55b32f376980_0 .net "dado_entrada", 31 0, L_0x55b32f38b840;  alias, 1 drivers
v0x55b32f376a40_0 .net "destino", 4 0, L_0x55b32f3798e0;  alias, 1 drivers
v0x55b32f376b20_0 .net "escrita", 0 0, L_0x55b32f379fe0;  alias, 1 drivers
v0x55b32f376bc0_0 .net "origem1", 4 0, L_0x55b32f379670;  alias, 1 drivers
v0x55b32f376c80_0 .net "origem2", 4 0, L_0x55b32f379760;  alias, 1 drivers
L_0x55b32f37a620 .concat [ 5 27 0 0], L_0x55b32f379670, L_0x7f0dff43e060;
L_0x55b32f38a720 .cmp/ne 32, L_0x55b32f37a620, L_0x7f0dff43e0a8;
L_0x55b32f38a860 .array/port v0x55b32f376680, L_0x55b32f38a900;
L_0x55b32f38a900 .concat [ 5 2 0 0], L_0x55b32f379670, L_0x7f0dff43e0f0;
L_0x55b32f38aa40 .functor MUXZ 32, L_0x7f0dff43e138, L_0x55b32f38a860, L_0x55b32f38a720, C4<>;
L_0x55b32f38abd0 .concat [ 5 27 0 0], L_0x55b32f379760, L_0x7f0dff43e180;
L_0x55b32f38ad00 .cmp/ne 32, L_0x55b32f38abd0, L_0x7f0dff43e1c8;
L_0x55b32f38ae40 .array/port v0x55b32f376680, L_0x55b32f38af30;
L_0x55b32f38af30 .concat [ 5 2 0 0], L_0x55b32f379760, L_0x7f0dff43e210;
L_0x55b32f38b140 .functor MUXZ 32, L_0x7f0dff43e258, L_0x55b32f38ae40, L_0x55b32f38ad00, C4<>;
S_0x55b32f376eb0 .scope module, "u_ula" "unidade_ula" 3 27, 10 1 0, S_0x55b32f32b1b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 4 "cod_ula";
    .port_info 3 /OUTPUT 32 "res";
    .port_info 4 /OUTPUT 1 "z";
L_0x7f0dff43e2a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b32f377170_0 .net/2u *"_ivl_0", 31 0, L_0x7f0dff43e2a0;  1 drivers
v0x55b32f377270_0 .net "a", 31 0, L_0x55b32f38aa40;  alias, 1 drivers
v0x55b32f377360_0 .net "b", 31 0, L_0x55b32f38b700;  alias, 1 drivers
v0x55b32f377430_0 .net "cod_ula", 3 0, v0x55b32f377a60_0;  alias, 1 drivers
v0x55b32f377510_0 .var "res", 31 0;
v0x55b32f377620_0 .net "z", 0 0, L_0x55b32f38b5c0;  alias, 1 drivers
E_0x55b32f3770f0 .event edge, v0x55b32f377430_0, v0x55b32f3767e0_0, v0x55b32f377360_0;
L_0x55b32f38b5c0 .cmp/eq 32, v0x55b32f377510_0, L_0x7f0dff43e2a0;
S_0x55b32f377790 .scope module, "u_ula_ctrl" "controlador_ula" 3 26, 11 1 0, S_0x55b32f32b1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "f7";
    .port_info 1 /INPUT 3 "f3";
    .port_info 2 /INPUT 2 "op_ula";
    .port_info 3 /OUTPUT 4 "cod_ula";
v0x55b32f377a60_0 .var "cod_ula", 3 0;
v0x55b32f377b70_0 .net "f3", 2 0, L_0x55b32f38b520;  1 drivers
v0x55b32f377c30_0 .net "f7", 6 0, L_0x55b32f38b440;  1 drivers
v0x55b32f377d20_0 .net "op_ula", 1 0, L_0x55b32f37a360;  alias, 1 drivers
E_0x55b32f3779e0 .event edge, v0x55b32f372690_0, v0x55b32f377c30_0, v0x55b32f377b70_0;
    .scope S_0x55b32f374ed0;
T_0 ;
    %wait E_0x55b32f375100;
    %load/vec4 v0x55b32f375310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55b32f3753e0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55b32f375250_0;
    %assign/vec4 v0x55b32f3753e0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55b32f374720;
T_1 ;
    %vpi_call 7 10 "$readmemh", "instructions.txt", v0x55b32f374dd0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000011 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x55b32f32b340;
T_2 ;
    %wait E_0x55b32f328be0;
    %load/vec4 v0x55b32f372b60_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55b32f372d00_0, 0, 8;
    %jmp T_2.6;
T_2.0 ;
    %pushi/vec4 34, 0, 8;
    %store/vec4 v0x55b32f372d00_0, 0, 8;
    %jmp T_2.6;
T_2.1 ;
    %pushi/vec4 240, 0, 8;
    %store/vec4 v0x55b32f372d00_0, 0, 8;
    %jmp T_2.6;
T_2.2 ;
    %pushi/vec4 136, 0, 8;
    %store/vec4 v0x55b32f372d00_0, 0, 8;
    %jmp T_2.6;
T_2.3 ;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x55b32f372d00_0, 0, 8;
    %jmp T_2.6;
T_2.4 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55b32f372d00_0, 0, 8;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55b32f375570;
T_3 ;
    %wait E_0x55b32f313d50;
    %load/vec4 v0x55b32f376b20_0;
    %load/vec4 v0x55b32f376a40_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x55b32f376980_0;
    %load/vec4 v0x55b32f376a40_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b32f376680, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55b32f375570;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b32f376680, 4, 0;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b32f376680, 4, 0;
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b32f376680, 4, 0;
    %end;
    .thread T_4;
    .scope S_0x55b32f3741c0;
T_5 ;
    %wait E_0x55b32f3743a0;
    %load/vec4 v0x55b32f374600_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55b32f374420_0, 0, 32;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v0x55b32f374520_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x55b32f374520_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55b32f374420_0, 0, 32;
    %jmp T_5.4;
T_5.1 ;
    %load/vec4 v0x55b32f374520_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x55b32f374520_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55b32f374520_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55b32f374420_0, 0, 32;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0x55b32f374520_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x55b32f374520_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55b32f374520_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55b32f374520_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x55b32f374420_0, 0, 32;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55b32f377790;
T_6 ;
    %wait E_0x55b32f3779e0;
    %load/vec4 v0x55b32f377d20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55b32f377a60_0, 0, 4;
    %jmp T_6.4;
T_6.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55b32f377a60_0, 0, 4;
    %jmp T_6.4;
T_6.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55b32f377a60_0, 0, 4;
    %jmp T_6.4;
T_6.2 ;
    %load/vec4 v0x55b32f377c30_0;
    %load/vec4 v0x55b32f377b70_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 10;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55b32f377a60_0, 0, 4;
    %jmp T_6.10;
T_6.5 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55b32f377a60_0, 0, 4;
    %jmp T_6.10;
T_6.6 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55b32f377a60_0, 0, 4;
    %jmp T_6.10;
T_6.7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55b32f377a60_0, 0, 4;
    %jmp T_6.10;
T_6.8 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55b32f377a60_0, 0, 4;
    %jmp T_6.10;
T_6.10 ;
    %pop/vec4 1;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55b32f376eb0;
T_7 ;
    %wait E_0x55b32f3770f0;
    %load/vec4 v0x55b32f377430_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55b32f377510_0, 0, 32;
    %jmp T_7.5;
T_7.0 ;
    %load/vec4 v0x55b32f377270_0;
    %load/vec4 v0x55b32f377360_0;
    %and;
    %store/vec4 v0x55b32f377510_0, 0, 32;
    %jmp T_7.5;
T_7.1 ;
    %load/vec4 v0x55b32f377270_0;
    %load/vec4 v0x55b32f377360_0;
    %or;
    %store/vec4 v0x55b32f377510_0, 0, 32;
    %jmp T_7.5;
T_7.2 ;
    %load/vec4 v0x55b32f377270_0;
    %load/vec4 v0x55b32f377360_0;
    %add;
    %store/vec4 v0x55b32f377510_0, 0, 32;
    %jmp T_7.5;
T_7.3 ;
    %load/vec4 v0x55b32f377270_0;
    %load/vec4 v0x55b32f377360_0;
    %sub;
    %store/vec4 v0x55b32f377510_0, 0, 32;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55b32f372ee0;
T_8 ;
    %wait E_0x55b32f358850;
    %load/vec4 v0x55b32f373ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %ix/getv 4, v0x55b32f373d30_0;
    %load/vec4a v0x55b32f373370, 4;
    %store/vec4 v0x55b32f373fc0_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55b32f373fc0_0, 0, 32;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x55b32f372ee0;
T_9 ;
    %wait E_0x55b32f313d50;
    %load/vec4 v0x55b32f374080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x55b32f373df0_0;
    %ix/getv 3, v0x55b32f373d30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b32f373370, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55b32f372ee0;
T_10 ;
    %pushi/vec4 99, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b32f373370, 4, 0;
    %end;
    .thread T_10;
    .scope S_0x55b32f3571a0;
T_11 ;
    %delay 5000, 0;
    %load/vec4 v0x55b32f379510_0;
    %inv;
    %store/vec4 v0x55b32f379510_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55b32f3571a0;
T_12 ;
    %vpi_call 2 16 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 17 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55b32f3571a0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b32f379510_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b32f3795b0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b32f3795b0_0, 0, 1;
    %delay 200000, 0;
    %vpi_call 2 27 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "testbench.v";
    "datapath.v";
    "unidade_controle.v";
    "ram_dados.v";
    "extensor_imediato.v";
    "rom_instr.v";
    "reg_pc.v";
    "registrador_geral.v";
    "unidade_ula.v";
    "controlador_ula.v";
