// Seed: 3883027730
module module_0 (
    input uwire id_0,
    input wand id_1
    , id_11,
    output wand id_2,
    output tri0 id_3,
    output supply1 id_4
    , id_12,
    input wand id_5,
    input wand id_6,
    input tri id_7,
    input tri0 id_8,
    output wire id_9
);
  assign id_3 = id_12[1];
endmodule
module module_1 (
    input wor id_0,
    input wor id_1,
    output supply1 id_2,
    output supply1 id_3,
    input wire id_4,
    output tri1 id_5,
    input uwire id_6,
    input supply1 id_7,
    inout tri0 id_8,
    input wor id_9,
    input logic id_10
    , id_15,
    input tri id_11,
    input supply1 id_12,
    output uwire id_13
);
  always @(posedge id_1 - 1 or posedge id_4) id_15 <= id_10;
  wire id_16;
  module_0(
      id_6, id_9, id_2, id_5, id_5, id_1, id_11, id_4, id_0, id_3
  );
endmodule
