Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date         : Thu Mar 03 17:36:49 2016
| Host         : ECJ1-222-24 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file ParkingMeter_control_sets_placed.rpt
| Design       : ParkingMeter
| Device       : xc7a35t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     8 |
| Minimum Number of register sites lost to control set restrictions |    14 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              28 |           15 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             142 |           40 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------+---------------+---------------------------------+------------------+----------------+
|    Clock Signal    | Enable Signal |         Set/Reset Signal        | Slice Load Count | Bel Load Count |
+--------------------+---------------+---------------------------------+------------------+----------------+
|  display0/div0/CLK |               |                                 |                2 |              2 |
|  clock_IBUF_BUFG   |               |                                 |                7 |              8 |
|  clock_IBUF_BUFG   |               | tl0/n_0_num[13]_i_1             |                4 |             14 |
|  db_div/O1         |               |                                 |                6 |             18 |
|  clock_IBUF_BUFG   |               | db_div/n_0_count[31]_i_1__2     |                9 |             32 |
|  clock_IBUF_BUFG   |               | display0/div0/n_0_count[31]_i_1 |                9 |             32 |
|  clock_IBUF_BUFG   |               | div0/n_0_count[31]_i_1__1       |                9 |             32 |
|  clock_IBUF_BUFG   |               | div1/n_0_count[31]_i_1__0       |                9 |             32 |
+--------------------+---------------+---------------------------------+------------------+----------------+


