{
  "design": {
    "design_info": {
      "boundary_crc": "0x4D21CACB5B402E94",
      "device": "xc7a35ticsg324-1L",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.1",
      "validated": "true"
    },
    "design_tree": {
      "us_timer": "",
      "timer100hz": "",
      "clk_wiz": "",
      "rst_clk_wiz_100M": "",
      "xlslice_0": "",
      "xlslice_1": "",
      "util_vector_logic_0": "",
      "util_vector_logic_1": "",
      "ms_timer": "",
      "xlslice_2": "",
      "util_vector_logic_2": ""
    },
    "ports": {
      "clock100": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "reset_n"
          },
          "CLK_DOMAIN": {
            "value": "design_1_clock_rtl",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000"
          }
        }
      },
      "reset_n": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "Interrupt_us": {
        "type": "intr",
        "direction": "O",
        "parameters": {
          "PortWidth": {
            "value": "1",
            "value_src": "default"
          },
          "SENSITIVITY": {
            "value": "LEVEL_HIGH",
            "value_src": "const_prop"
          }
        }
      },
      "Interrupt_100hz": {
        "type": "intr",
        "direction": "O",
        "parameters": {
          "PortWidth": {
            "value": "1",
            "value_src": "default"
          },
          "SENSITIVITY": {
            "value": "LEVEL_HIGH",
            "value_src": "const_prop"
          }
        }
      },
      "clk_en_n": {
        "direction": "I"
      },
      "timer_en": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "Interrupt_ms": {
        "type": "intr",
        "direction": "O",
        "parameters": {
          "PortWidth": {
            "value": "1",
            "value_src": "default"
          },
          "SENSITIVITY": {
            "value": "LEVEL_HIGH",
            "value_src": "const_prop"
          }
        }
      }
    },
    "components": {
      "us_timer": {
        "vlnv": "xilinx.com:ip:fit_timer:2.0",
        "xci_name": "design_1_fit_timer_0_0",
        "parameters": {
          "C_INACCURACY": {
            "value": "5"
          },
          "C_NO_CLOCKS": {
            "value": "100"
          }
        }
      },
      "timer100hz": {
        "vlnv": "xilinx.com:ip:fit_timer:2.0",
        "xci_name": "design_1_fit_timer_0_1",
        "parameters": {
          "C_INACCURACY": {
            "value": "2"
          },
          "C_NO_CLOCKS": {
            "value": "10000"
          }
        }
      },
      "clk_wiz": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_0",
        "parameters": {
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          },
          "USE_POWER_DOWN": {
            "value": "true"
          }
        }
      },
      "rst_clk_wiz_100M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "design_1_rst_clk_wiz_100M_0"
      },
      "xlslice_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_0_0",
        "parameters": {
          "DIN_FROM": {
            "value": "2"
          },
          "DIN_TO": {
            "value": "2"
          },
          "DIN_WIDTH": {
            "value": "3"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "xlslice_1": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_1_0",
        "parameters": {
          "DIN_FROM": {
            "value": "0"
          },
          "DIN_TO": {
            "value": "0"
          },
          "DIN_WIDTH": {
            "value": "3"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "util_vector_logic_0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "design_1_util_vector_logic_0_0",
        "parameters": {
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "util_vector_logic_1": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "design_1_util_vector_logic_0_1",
        "parameters": {
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "ms_timer": {
        "vlnv": "xilinx.com:ip:fit_timer:2.0",
        "xci_name": "design_1_us_timer_0",
        "parameters": {
          "C_INACCURACY": {
            "value": "5"
          },
          "C_NO_CLOCKS": {
            "value": "100000"
          }
        }
      },
      "xlslice_2": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_1_1",
        "parameters": {
          "DIN_FROM": {
            "value": "1"
          },
          "DIN_TO": {
            "value": "1"
          },
          "DIN_WIDTH": {
            "value": "3"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "util_vector_logic_2": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "design_1_util_vector_logic_1_0",
        "parameters": {
          "C_SIZE": {
            "value": "1"
          }
        }
      }
    },
    "nets": {
      "clk_wiz_clk_out1": {
        "ports": [
          "clk_wiz/clk_out1",
          "rst_clk_wiz_100M/slowest_sync_clk",
          "util_vector_logic_0/Op2",
          "util_vector_logic_1/Op2",
          "util_vector_logic_2/Op2"
        ]
      },
      "clk_wiz_locked": {
        "ports": [
          "clk_wiz/locked",
          "rst_clk_wiz_100M/dcm_locked"
        ]
      },
      "rst_clk_wiz_100M_peripheral_reset": {
        "ports": [
          "rst_clk_wiz_100M/peripheral_reset",
          "us_timer/Rst",
          "timer100hz/Rst",
          "ms_timer/Rst"
        ]
      },
      "clock_rtl_1": {
        "ports": [
          "clock100",
          "clk_wiz/clk_in1"
        ]
      },
      "reset_n_1": {
        "ports": [
          "reset_n",
          "clk_wiz/resetn",
          "rst_clk_wiz_100M/ext_reset_in"
        ]
      },
      "ms_timer_Interrupt": {
        "ports": [
          "us_timer/Interrupt",
          "Interrupt_us"
        ]
      },
      "timer100_khz_Interrupt": {
        "ports": [
          "timer100hz/Interrupt",
          "Interrupt_100hz"
        ]
      },
      "power_down_0_1": {
        "ports": [
          "clk_en_n",
          "clk_wiz/power_down"
        ]
      },
      "timer_en_1": {
        "ports": [
          "timer_en",
          "xlslice_0/Din",
          "xlslice_1/Din",
          "xlslice_2/Din"
        ]
      },
      "xlslice_0_Dout": {
        "ports": [
          "xlslice_0/Dout",
          "util_vector_logic_0/Op1"
        ]
      },
      "util_vector_logic_0_Res": {
        "ports": [
          "util_vector_logic_0/Res",
          "us_timer/Clk"
        ]
      },
      "xlslice_1_Dout": {
        "ports": [
          "xlslice_1/Dout",
          "util_vector_logic_1/Op1"
        ]
      },
      "util_vector_logic_1_Res": {
        "ports": [
          "util_vector_logic_1/Res",
          "timer100hz/Clk"
        ]
      },
      "ms_timer_Interrupt1": {
        "ports": [
          "ms_timer/Interrupt",
          "Interrupt_ms"
        ]
      },
      "xlslice_2_Dout": {
        "ports": [
          "xlslice_2/Dout",
          "util_vector_logic_2/Op1"
        ]
      },
      "util_vector_logic_2_Res": {
        "ports": [
          "util_vector_logic_2/Res",
          "ms_timer/Clk"
        ]
      }
    }
  }
}