{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1373920397096 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1373920397096 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 15 17:33:16 2013 " "Processing started: Mon Jul 15 17:33:16 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1373920397096 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1373920397096 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off quartus_test -c quartus_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off quartus_test -c quartus_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1373920397096 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1373920397348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gdl/desktop/sample_registers_plus/sample_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gdl/desktop/sample_registers_plus/sample_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sample_register-sample_register_struct " "Found design unit 1: sample_register-sample_register_struct" {  } { { "../sample_register.vhd" "" { Text "C:/Users/gdl/Desktop/sample_registers_plus/sample_register.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1373920397842 ""} { "Info" "ISGN_ENTITY_NAME" "1 sample_register " "Found entity 1: sample_register" {  } { { "../sample_register.vhd" "" { Text "C:/Users/gdl/Desktop/sample_registers_plus/sample_register.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1373920397842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1373920397842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gdl/desktop/sample_registers_plus/mu320_constants.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/gdl/desktop/sample_registers_plus/mu320_constants.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mu320_constants " "Found design unit 1: mu320_constants" {  } { { "../mu320_constants.vhd" "" { Text "C:/Users/gdl/Desktop/sample_registers_plus/mu320_constants.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1373920397844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1373920397844 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sample_register " "Elaborating entity \"sample_register\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1373920397874 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1373920400003 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1373920403923 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1373920403923 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2080 " "Implemented 2080 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "557 " "Implemented 557 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1373920404146 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1373920404146 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1490 " "Implemented 1490 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1373920404146 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1373920404146 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "381 " "Peak virtual memory: 381 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1373920404166 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 15 17:33:24 2013 " "Processing ended: Mon Jul 15 17:33:24 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1373920404166 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1373920404166 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1373920404166 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1373920404166 ""}
