{"vcs1":{"timestamp_begin":1747644888.469214683, "rt":8.83, "ut":8.98, "st":0.64}}
{"vcselab":{"timestamp_begin":1747644897.378533413, "rt":0.38, "ut":0.26, "st":0.11}}
{"link":{"timestamp_begin":1747644897.822653632, "rt":0.44, "ut":0.19, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747644887.662885696}
{"VCS_COMP_START_TIME": 1747644887.662885696}
{"VCS_COMP_END_TIME": 1747644898.400093566}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 488372}}
{"vcselab": {"peak_mem": 183884}}
