;redcode
;assert 1
	SPL 0, #-792
	CMP -207, <-120
	MOV -1, <-20
	MOV -16, <-20
	DJN -1, @-20
	MOV @666, 907
	MOV @666, 407
	MOV @666, 407
	MOV @666, 407
	SUB 121, 100
	MOV @666, 407
	MOV @666, 407
	MOV @666, 407
	SPL -67, @-20
	DAT #6, #26
	SUB -207, <-120
	MOV -16, <-20
	ADD #270, <1
	SUB @127, 103
	JMZ 0, #-792
	SPL 0, #-792
	CMP -207, <-120
	SUB @-127, 100
	DAT #6, #26
	SUB 12, @10
	SUB 12, @10
	SUB 12, @10
	SUB 12, @10
	SUB @126, @106
	SLT #-110, 9
	SUB -207, <-120
	SUB 12, @10
	SPL <126, #106
	ADD <-11, 0
	ADD #270, <1
	ADD <-11, 0
	SUB -207, <-120
	SUB 11, -320
	ADD #270, <1
	ADD <-11, 0
	ADD #270, <0
	SUB -207, <-120
	JMZ @66, @260
	MOV -16, <-20
	SPL 0, #-792
	SPL 0, #-792
	JMZ @66, @260
	SUB 11, -320
	SUB #72, @200
	SUB #72, @200
	SUB #72, @200
	SUB #72, @200
	MOV -1, <-20
