INFO: [VRFC 10-2263] Analyzing Verilog file "C:/File/vivado/learning/learning.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/File/vivado/learning/learning.srcs/sources_1/new/decoder_5_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_5_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/File/vivado/learning/learning.srcs/sources_1/new/decoder_6_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_6_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/File/vivado/learning/learning.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/File/vivado/learning/learning.srcs/sources_1/new/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/File/vivado/learning/learning.srcs/sources_1/new/mips_sopc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_sopc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/File/vivado/learning/learning.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/File/vivado/learning/learning.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/File/vivado/learning/learning.srcs/sources_1/new/singlecycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module singlecycle_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/File/vivado/learning/learning.srcs/sim_1/new/mips_sopc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_sopc_tb
