// Seed: 2883960791
module module_0 (
    id_1,
    module_0,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  module_2 modCall_1 ();
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_3,
      id_5
  );
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_7;
endmodule
module module_2 ();
endmodule
module module_3 (
    output wire  id_0,
    output logic id_1
);
  wire  id_3;
  logic id_4;
  assign id_1 = -1;
  always @(negedge id_4 > id_3 or posedge -1'b0) begin : LABEL_0
    id_1 <= id_4 ? 1 : 1'd0;
  end
  module_2 modCall_1 ();
endmodule
