
Serial.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000028a4  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     0000043c  20000000  000028a4  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000094  2000043c  00002ce0  0002043c  2**2
                  ALLOC
  3 .stack        00002000  200004d0  00002d74  0002043c  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  0002043c  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  00020464  2**0
                  CONTENTS, READONLY
  6 .debug_info   00020d73  00000000  00000000  000204bd  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000291c  00000000  00000000  00041230  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    000016db  00000000  00000000  00043b4c  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 000004b8  00000000  00000000  00045227  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 000003d8  00000000  00000000  000456df  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0001a540  00000000  00000000  00045ab7  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00009f2f  00000000  00000000  0005fff7  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0008837d  00000000  00000000  00069f26  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00001048  00000000  00000000  000f22a4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	d0 24 00 20 fd 23 00 00 f5 24 00 00 f5 24 00 00     .$. .#...$...$..
	...
      2c:	f5 24 00 00 00 00 00 00 00 00 00 00 f5 24 00 00     .$...........$..
      3c:	f5 24 00 00 f5 24 00 00 f5 24 00 00 f5 24 00 00     .$...$...$...$..
      4c:	f5 24 00 00 f5 24 00 00 f5 24 00 00 f5 24 00 00     .$...$...$...$..
      5c:	f5 24 00 00 f5 24 00 00 91 17 00 00 a9 17 00 00     .$...$..........
      6c:	c1 17 00 00 d9 17 00 00 f1 17 00 00 09 18 00 00     ................
      7c:	f5 24 00 00 f5 24 00 00 f5 24 00 00 f5 24 00 00     .$...$...$...$..
      8c:	f5 24 00 00 f5 24 00 00 00 00 00 00 00 00 00 00     .$...$..........
      9c:	f5 24 00 00 f5 24 00 00 f5 24 00 00 f5 24 00 00     .$...$...$...$..
      ac:	f5 24 00 00 00 00 00 00                             .$......

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	2000043c 	.word	0x2000043c
      d4:	00000000 	.word	0x00000000
      d8:	000028a4 	.word	0x000028a4

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	20000440 	.word	0x20000440
     108:	000028a4 	.word	0x000028a4
     10c:	000028a4 	.word	0x000028a4
     110:	00000000 	.word	0x00000000

00000114 <system_interrupt_enable>:
 *
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
     114:	b580      	push	{r7, lr}
     116:	b082      	sub	sp, #8
     118:	af00      	add	r7, sp, #0
     11a:	0002      	movs	r2, r0
     11c:	1dfb      	adds	r3, r7, #7
     11e:	701a      	strb	r2, [r3, #0]
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     120:	4b06      	ldr	r3, [pc, #24]	; (13c <system_interrupt_enable+0x28>)
     122:	1dfa      	adds	r2, r7, #7
     124:	7812      	ldrb	r2, [r2, #0]
     126:	0011      	movs	r1, r2
     128:	221f      	movs	r2, #31
     12a:	400a      	ands	r2, r1
     12c:	2101      	movs	r1, #1
     12e:	4091      	lsls	r1, r2
     130:	000a      	movs	r2, r1
     132:	601a      	str	r2, [r3, #0]
}
     134:	46c0      	nop			; (mov r8, r8)
     136:	46bd      	mov	sp, r7
     138:	b002      	add	sp, #8
     13a:	bd80      	pop	{r7, pc}
     13c:	e000e100 	.word	0xe000e100

00000140 <usart_is_syncing>:
 * \retval false  Peripheral is not busy syncing and can be read/written without
 *                stalling the bus
 */
static inline bool usart_is_syncing(
		const struct usart_module *const module)
{
     140:	b580      	push	{r7, lr}
     142:	b084      	sub	sp, #16
     144:	af00      	add	r7, sp, #0
     146:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
     148:	687b      	ldr	r3, [r7, #4]
     14a:	681b      	ldr	r3, [r3, #0]
     14c:	60fb      	str	r3, [r7, #12]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     14e:	68fb      	ldr	r3, [r7, #12]
     150:	69db      	ldr	r3, [r3, #28]
     152:	1e5a      	subs	r2, r3, #1
     154:	4193      	sbcs	r3, r2
     156:	b2db      	uxtb	r3, r3
#else
	return (usart_hw->STATUS.reg & SERCOM_USART_STATUS_SYNCBUSY);
#endif
}
     158:	0018      	movs	r0, r3
     15a:	46bd      	mov	sp, r7
     15c:	b004      	add	sp, #16
     15e:	bd80      	pop	{r7, pc}

00000160 <_usart_wait_for_sync>:
 * \internal
 * Waits until synchronization is complete
 */
static inline void _usart_wait_for_sync(
		const struct usart_module *const module)
{
     160:	b580      	push	{r7, lr}
     162:	b082      	sub	sp, #8
     164:	af00      	add	r7, sp, #0
     166:	6078      	str	r0, [r7, #4]
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
     168:	687b      	ldr	r3, [r7, #4]
     16a:	0018      	movs	r0, r3
     16c:	4b04      	ldr	r3, [pc, #16]	; (180 <_usart_wait_for_sync+0x20>)
     16e:	4798      	blx	r3
     170:	1e03      	subs	r3, r0, #0
     172:	d000      	beq.n	176 <_usart_wait_for_sync+0x16>
     174:	e7f8      	b.n	168 <_usart_wait_for_sync+0x8>
		/* Wait until the synchronization is complete */
	}
}
     176:	46c0      	nop			; (mov r8, r8)
     178:	46bd      	mov	sp, r7
     17a:	b002      	add	sp, #8
     17c:	bd80      	pop	{r7, pc}
     17e:	46c0      	nop			; (mov r8, r8)
     180:	00000141 	.word	0x00000141

00000184 <usart_get_config_defaults>:
 *
 * \param[in,out] config  Pointer to configuration struct
 */
static inline void usart_get_config_defaults(
		struct usart_config *const config)
{
     184:	b580      	push	{r7, lr}
     186:	b082      	sub	sp, #8
     188:	af00      	add	r7, sp, #0
     18a:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
     18c:	687b      	ldr	r3, [r7, #4]
     18e:	2280      	movs	r2, #128	; 0x80
     190:	05d2      	lsls	r2, r2, #23
     192:	601a      	str	r2, [r3, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
     194:	687b      	ldr	r3, [r7, #4]
     196:	2200      	movs	r2, #0
     198:	605a      	str	r2, [r3, #4]
	config->parity           = USART_PARITY_NONE;
     19a:	687b      	ldr	r3, [r7, #4]
     19c:	22ff      	movs	r2, #255	; 0xff
     19e:	811a      	strh	r2, [r3, #8]
	config->stopbits         = USART_STOPBITS_1;
     1a0:	687b      	ldr	r3, [r7, #4]
     1a2:	2200      	movs	r2, #0
     1a4:	729a      	strb	r2, [r3, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
     1a6:	687b      	ldr	r3, [r7, #4]
     1a8:	2200      	movs	r2, #0
     1aa:	72da      	strb	r2, [r3, #11]
	config->baudrate         = 9600;
     1ac:	687b      	ldr	r3, [r7, #4]
     1ae:	2296      	movs	r2, #150	; 0x96
     1b0:	0192      	lsls	r2, r2, #6
     1b2:	621a      	str	r2, [r3, #32]
	config->receiver_enable  = true;
     1b4:	687b      	ldr	r3, [r7, #4]
     1b6:	2224      	movs	r2, #36	; 0x24
     1b8:	2101      	movs	r1, #1
     1ba:	5499      	strb	r1, [r3, r2]
	config->transmitter_enable = true;
     1bc:	687b      	ldr	r3, [r7, #4]
     1be:	2225      	movs	r2, #37	; 0x25
     1c0:	2101      	movs	r1, #1
     1c2:	5499      	strb	r1, [r3, r2]
	config->clock_polarity_inverted = false;
     1c4:	687b      	ldr	r3, [r7, #4]
     1c6:	2226      	movs	r2, #38	; 0x26
     1c8:	2100      	movs	r1, #0
     1ca:	5499      	strb	r1, [r3, r2]
	config->use_external_clock = false;
     1cc:	687b      	ldr	r3, [r7, #4]
     1ce:	2227      	movs	r2, #39	; 0x27
     1d0:	2100      	movs	r1, #0
     1d2:	5499      	strb	r1, [r3, r2]
	config->ext_clock_freq   = 0;
     1d4:	687b      	ldr	r3, [r7, #4]
     1d6:	2200      	movs	r2, #0
     1d8:	629a      	str	r2, [r3, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
     1da:	687b      	ldr	r3, [r7, #4]
     1dc:	2288      	movs	r2, #136	; 0x88
     1de:	0352      	lsls	r2, r2, #13
     1e0:	60da      	str	r2, [r3, #12]
	config->run_in_standby   = false;
     1e2:	687b      	ldr	r3, [r7, #4]
     1e4:	222c      	movs	r2, #44	; 0x2c
     1e6:	2100      	movs	r1, #0
     1e8:	5499      	strb	r1, [r3, r2]
	config->generator_source = GCLK_GENERATOR_0;
     1ea:	687b      	ldr	r3, [r7, #4]
     1ec:	222d      	movs	r2, #45	; 0x2d
     1ee:	2100      	movs	r1, #0
     1f0:	5499      	strb	r1, [r3, r2]
	config->pinmux_pad0      = PINMUX_DEFAULT;
     1f2:	687b      	ldr	r3, [r7, #4]
     1f4:	2200      	movs	r2, #0
     1f6:	631a      	str	r2, [r3, #48]	; 0x30
	config->pinmux_pad1      = PINMUX_DEFAULT;
     1f8:	687b      	ldr	r3, [r7, #4]
     1fa:	2200      	movs	r2, #0
     1fc:	635a      	str	r2, [r3, #52]	; 0x34
	config->pinmux_pad2      = PINMUX_DEFAULT;
     1fe:	687b      	ldr	r3, [r7, #4]
     200:	2200      	movs	r2, #0
     202:	639a      	str	r2, [r3, #56]	; 0x38
	config->pinmux_pad3      = PINMUX_DEFAULT;
     204:	687b      	ldr	r3, [r7, #4]
     206:	2200      	movs	r2, #0
     208:	63da      	str	r2, [r3, #60]	; 0x3c
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
     20a:	687b      	ldr	r3, [r7, #4]
     20c:	2200      	movs	r2, #0
     20e:	615a      	str	r2, [r3, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
     210:	687b      	ldr	r3, [r7, #4]
     212:	2200      	movs	r2, #0
     214:	821a      	strh	r2, [r3, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
     216:	687b      	ldr	r3, [r7, #4]
     218:	2200      	movs	r2, #0
     21a:	76da      	strb	r2, [r3, #27]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
     21c:	687b      	ldr	r3, [r7, #4]
     21e:	2200      	movs	r2, #0
     220:	761a      	strb	r2, [r3, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
     222:	687b      	ldr	r3, [r7, #4]
     224:	2200      	movs	r2, #0
     226:	771a      	strb	r2, [r3, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
     228:	687b      	ldr	r3, [r7, #4]
     22a:	2200      	movs	r2, #0
     22c:	765a      	strb	r2, [r3, #25]
	config->receive_pulse_length                    = 19;
     22e:	687b      	ldr	r3, [r7, #4]
     230:	2213      	movs	r2, #19
     232:	769a      	strb	r2, [r3, #26]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
     234:	687b      	ldr	r3, [r7, #4]
     236:	2200      	movs	r2, #0
     238:	775a      	strb	r2, [r3, #29]
#endif
#ifdef FEATURE_USART_RS485
	config->rs485_guard_time = RS485_GUARD_TIME_0_BIT;
#endif
}
     23a:	46c0      	nop			; (mov r8, r8)
     23c:	46bd      	mov	sp, r7
     23e:	b002      	add	sp, #8
     240:	bd80      	pop	{r7, pc}
	...

00000244 <usart_enable>:
 *
 * \param[in]  module  Pointer to USART software instance struct
 */
static inline void usart_enable(
		const struct usart_module *const module)
{
     244:	b580      	push	{r7, lr}
     246:	b084      	sub	sp, #16
     248:	af00      	add	r7, sp, #0
     24a:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
     24c:	687b      	ldr	r3, [r7, #4]
     24e:	681b      	ldr	r3, [r3, #0]
     250:	60fb      	str	r3, [r7, #12]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
     252:	687b      	ldr	r3, [r7, #4]
     254:	681b      	ldr	r3, [r3, #0]
     256:	0018      	movs	r0, r3
     258:	4b09      	ldr	r3, [pc, #36]	; (280 <usart_enable+0x3c>)
     25a:	4798      	blx	r3
     25c:	0003      	movs	r3, r0
     25e:	0018      	movs	r0, r3
     260:	4b08      	ldr	r3, [pc, #32]	; (284 <usart_enable+0x40>)
     262:	4798      	blx	r3
#endif

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);
     264:	687b      	ldr	r3, [r7, #4]
     266:	0018      	movs	r0, r3
     268:	4b07      	ldr	r3, [pc, #28]	; (288 <usart_enable+0x44>)
     26a:	4798      	blx	r3

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
     26c:	68fb      	ldr	r3, [r7, #12]
     26e:	681b      	ldr	r3, [r3, #0]
     270:	2202      	movs	r2, #2
     272:	431a      	orrs	r2, r3
     274:	68fb      	ldr	r3, [r7, #12]
     276:	601a      	str	r2, [r3, #0]
}
     278:	46c0      	nop			; (mov r8, r8)
     27a:	46bd      	mov	sp, r7
     27c:	b004      	add	sp, #16
     27e:	bd80      	pop	{r7, pc}
     280:	0000174d 	.word	0x0000174d
     284:	00000115 	.word	0x00000115
     288:	00000161 	.word	0x00000161

0000028c <_ZN6Serial10initializeEN14SerialBaudrate8BaudrateEN10SerialPort4PortE>:


#include "Serial.h"

void Serial::initialize(SerialBaudrate::Baudrate baud, SerialPort::Port port)
{
     28c:	b580      	push	{r7, lr}
     28e:	b084      	sub	sp, #16
     290:	af00      	add	r7, sp, #0
     292:	60f8      	str	r0, [r7, #12]
     294:	60b9      	str	r1, [r7, #8]
     296:	1dfb      	adds	r3, r7, #7
     298:	701a      	strb	r2, [r3, #0]
	usart_get_config_defaults(&usartConfig);
     29a:	68fb      	ldr	r3, [r7, #12]
     29c:	3374      	adds	r3, #116	; 0x74
     29e:	0018      	movs	r0, r3
     2a0:	4b1a      	ldr	r3, [pc, #104]	; (30c <_ZN6Serial10initializeEN14SerialBaudrate8BaudrateEN10SerialPort4PortE+0x80>)
     2a2:	4798      	blx	r3
	
	usartConfig.baudrate    = baud;
     2a4:	68fb      	ldr	r3, [r7, #12]
     2a6:	2194      	movs	r1, #148	; 0x94
     2a8:	68ba      	ldr	r2, [r7, #8]
     2aa:	505a      	str	r2, [r3, r1]
	usartConfig.mux_setting = configUSART_MUX_SETTING;
     2ac:	68fb      	ldr	r3, [r7, #12]
     2ae:	2180      	movs	r1, #128	; 0x80
     2b0:	22c4      	movs	r2, #196	; 0xc4
     2b2:	0392      	lsls	r2, r2, #14
     2b4:	505a      	str	r2, [r3, r1]
	usartConfig.pinmux_pad0 = configUSART_PINMUX_PAD0;
     2b6:	68fb      	ldr	r3, [r7, #12]
     2b8:	22a4      	movs	r2, #164	; 0xa4
     2ba:	4915      	ldr	r1, [pc, #84]	; (310 <_ZN6Serial10initializeEN14SerialBaudrate8BaudrateEN10SerialPort4PortE+0x84>)
     2bc:	5099      	str	r1, [r3, r2]
	usartConfig.pinmux_pad1 = configUSART_PINMUX_PAD1;
     2be:	68fb      	ldr	r3, [r7, #12]
     2c0:	22a8      	movs	r2, #168	; 0xa8
     2c2:	4914      	ldr	r1, [pc, #80]	; (314 <_ZN6Serial10initializeEN14SerialBaudrate8BaudrateEN10SerialPort4PortE+0x88>)
     2c4:	5099      	str	r1, [r3, r2]
	usartConfig.pinmux_pad2 = configUSART_PINMUX_PAD2;
     2c6:	68fb      	ldr	r3, [r7, #12]
     2c8:	21ac      	movs	r1, #172	; 0xac
     2ca:	2201      	movs	r2, #1
     2cc:	4252      	negs	r2, r2
     2ce:	505a      	str	r2, [r3, r1]
	usartConfig.pinmux_pad3 = configUSART_PINMUX_PAD3;
     2d0:	68fb      	ldr	r3, [r7, #12]
     2d2:	21b0      	movs	r1, #176	; 0xb0
     2d4:	2201      	movs	r2, #1
     2d6:	4252      	negs	r2, r2
     2d8:	505a      	str	r2, [r3, r1]
	
	while (usart_init(&usartModule, SERCOM0, &usartConfig) != STATUS_OK) {}
     2da:	68fb      	ldr	r3, [r7, #12]
     2dc:	3340      	adds	r3, #64	; 0x40
     2de:	0018      	movs	r0, r3
     2e0:	68fb      	ldr	r3, [r7, #12]
     2e2:	3374      	adds	r3, #116	; 0x74
     2e4:	490c      	ldr	r1, [pc, #48]	; (318 <_ZN6Serial10initializeEN14SerialBaudrate8BaudrateEN10SerialPort4PortE+0x8c>)
     2e6:	001a      	movs	r2, r3
     2e8:	4b0c      	ldr	r3, [pc, #48]	; (31c <_ZN6Serial10initializeEN14SerialBaudrate8BaudrateEN10SerialPort4PortE+0x90>)
     2ea:	4798      	blx	r3
     2ec:	0003      	movs	r3, r0
     2ee:	1e5a      	subs	r2, r3, #1
     2f0:	4193      	sbcs	r3, r2
     2f2:	b2db      	uxtb	r3, r3
     2f4:	2b00      	cmp	r3, #0
     2f6:	d000      	beq.n	2fa <_ZN6Serial10initializeEN14SerialBaudrate8BaudrateEN10SerialPort4PortE+0x6e>
     2f8:	e7ef      	b.n	2da <_ZN6Serial10initializeEN14SerialBaudrate8BaudrateEN10SerialPort4PortE+0x4e>
	usart_enable(&usartModule);
     2fa:	68fb      	ldr	r3, [r7, #12]
     2fc:	3340      	adds	r3, #64	; 0x40
     2fe:	0018      	movs	r0, r3
     300:	4b07      	ldr	r3, [pc, #28]	; (320 <_ZN6Serial10initializeEN14SerialBaudrate8BaudrateEN10SerialPort4PortE+0x94>)
     302:	4798      	blx	r3
	
}
     304:	46c0      	nop			; (mov r8, r8)
     306:	46bd      	mov	sp, r7
     308:	b004      	add	sp, #16
     30a:	bd80      	pop	{r7, pc}
     30c:	00000185 	.word	0x00000185
     310:	00060003 	.word	0x00060003
     314:	00070003 	.word	0x00070003
     318:	42000800 	.word	0x42000800
     31c:	00000e59 	.word	0x00000e59
     320:	00000245 	.word	0x00000245

00000324 <_ZN6Serial11writeStringEPct>:
	uint16_t tx = static_cast<uint16_t>(txByte);
	while(usart_write_wait(&usartModule, tx) != STATUS_OK) {}
}

void Serial::writeString(char* txString, uint16_t size)
{
     324:	b580      	push	{r7, lr}
     326:	b086      	sub	sp, #24
     328:	af00      	add	r7, sp, #0
     32a:	60f8      	str	r0, [r7, #12]
     32c:	60b9      	str	r1, [r7, #8]
     32e:	1dbb      	adds	r3, r7, #6
     330:	801a      	strh	r2, [r3, #0]
	uint8_t* tx = reinterpret_cast<uint8_t*>(txString);
     332:	68bb      	ldr	r3, [r7, #8]
     334:	617b      	str	r3, [r7, #20]
	while (usart_write_buffer_wait(&usartModule, tx, size) != STATUS_OK) {}
     336:	68fb      	ldr	r3, [r7, #12]
     338:	3340      	adds	r3, #64	; 0x40
     33a:	0018      	movs	r0, r3
     33c:	1dbb      	adds	r3, r7, #6
     33e:	881a      	ldrh	r2, [r3, #0]
     340:	697b      	ldr	r3, [r7, #20]
     342:	0019      	movs	r1, r3
     344:	4b06      	ldr	r3, [pc, #24]	; (360 <_ZN6Serial11writeStringEPct+0x3c>)
     346:	4798      	blx	r3
     348:	0003      	movs	r3, r0
     34a:	1e5a      	subs	r2, r3, #1
     34c:	4193      	sbcs	r3, r2
     34e:	b2db      	uxtb	r3, r3
     350:	2b00      	cmp	r3, #0
     352:	d000      	beq.n	356 <_ZN6Serial11writeStringEPct+0x32>
     354:	e7ef      	b.n	336 <_ZN6Serial11writeStringEPct+0x12>
	for(uint8_t i = 0; txString[i] != '\0'; i++)
	{
		write(txString[i]);
	}
	*/
}
     356:	46c0      	nop			; (mov r8, r8)
     358:	46bd      	mov	sp, r7
     35a:	b006      	add	sp, #24
     35c:	bd80      	pop	{r7, pc}
     35e:	46c0      	nop			; (mov r8, r8)
     360:	0000121d 	.word	0x0000121d

00000364 <_ZN6Serial4readEv>:

char Serial::read()
{
     364:	b580      	push	{r7, lr}
     366:	b084      	sub	sp, #16
     368:	af00      	add	r7, sp, #0
     36a:	6078      	str	r0, [r7, #4]
	uint16_t rx;
	while(usart_read_wait(&usartModule, &rx) != STATUS_OK) {}
     36c:	687b      	ldr	r3, [r7, #4]
     36e:	3340      	adds	r3, #64	; 0x40
     370:	220e      	movs	r2, #14
     372:	18ba      	adds	r2, r7, r2
     374:	0011      	movs	r1, r2
     376:	0018      	movs	r0, r3
     378:	4b08      	ldr	r3, [pc, #32]	; (39c <_ZN6Serial4readEv+0x38>)
     37a:	4798      	blx	r3
     37c:	0003      	movs	r3, r0
     37e:	1e5a      	subs	r2, r3, #1
     380:	4193      	sbcs	r3, r2
     382:	b2db      	uxtb	r3, r3
     384:	2b00      	cmp	r3, #0
     386:	d000      	beq.n	38a <_ZN6Serial4readEv+0x26>
     388:	e7f0      	b.n	36c <_ZN6Serial4readEv+0x8>
	return static_cast<char>(rx);
     38a:	230e      	movs	r3, #14
     38c:	18fb      	adds	r3, r7, r3
     38e:	881b      	ldrh	r3, [r3, #0]
     390:	b2db      	uxtb	r3, r3
}
     392:	0018      	movs	r0, r3
     394:	46bd      	mov	sp, r7
     396:	b004      	add	sp, #16
     398:	bd80      	pop	{r7, pc}
     39a:	46c0      	nop			; (mov r8, r8)
     39c:	00001131 	.word	0x00001131

000003a0 <_ZN6Serial10readStringEv>:


char* Serial::readString()
{
     3a0:	b590      	push	{r4, r7, lr}
     3a2:	b085      	sub	sp, #20
     3a4:	af00      	add	r7, sp, #0
     3a6:	6078      	str	r0, [r7, #4]
	// TRY USING USART_READ_BUFFER_WAIT
	
	for (uint8_t j = 0; j < sizeof(rxBuffer); j++)
     3a8:	230f      	movs	r3, #15
     3aa:	18fb      	adds	r3, r7, r3
     3ac:	2200      	movs	r2, #0
     3ae:	701a      	strb	r2, [r3, #0]
     3b0:	230f      	movs	r3, #15
     3b2:	18fb      	adds	r3, r7, r3
     3b4:	781b      	ldrb	r3, [r3, #0]
     3b6:	2b3f      	cmp	r3, #63	; 0x3f
     3b8:	d80d      	bhi.n	3d6 <_ZN6Serial10readStringEv+0x36>
	{
		rxBuffer[j] = '\0';
     3ba:	230f      	movs	r3, #15
     3bc:	18fb      	adds	r3, r7, r3
     3be:	781b      	ldrb	r3, [r3, #0]
     3c0:	687a      	ldr	r2, [r7, #4]
     3c2:	2100      	movs	r1, #0
     3c4:	54d1      	strb	r1, [r2, r3]
	for (uint8_t j = 0; j < sizeof(rxBuffer); j++)
     3c6:	230f      	movs	r3, #15
     3c8:	18fb      	adds	r3, r7, r3
     3ca:	781a      	ldrb	r2, [r3, #0]
     3cc:	230f      	movs	r3, #15
     3ce:	18fb      	adds	r3, r7, r3
     3d0:	3201      	adds	r2, #1
     3d2:	701a      	strb	r2, [r3, #0]
     3d4:	e7ec      	b.n	3b0 <_ZN6Serial10readStringEv+0x10>
	}
	
	char rxByte;	
	uint8_t i = 0;
     3d6:	230e      	movs	r3, #14
     3d8:	18fb      	adds	r3, r7, r3
     3da:	2200      	movs	r2, #0
     3dc:	701a      	strb	r2, [r3, #0]
	
	do 
	{
		rxBuffer[i] = read();
     3de:	230e      	movs	r3, #14
     3e0:	18fb      	adds	r3, r7, r3
     3e2:	781c      	ldrb	r4, [r3, #0]
     3e4:	687b      	ldr	r3, [r7, #4]
     3e6:	0018      	movs	r0, r3
     3e8:	4b13      	ldr	r3, [pc, #76]	; (438 <_ZN6Serial10readStringEv+0x98>)
     3ea:	4798      	blx	r3
     3ec:	0003      	movs	r3, r0
     3ee:	001a      	movs	r2, r3
     3f0:	687b      	ldr	r3, [r7, #4]
     3f2:	551a      	strb	r2, [r3, r4]
		rxByte = rxBuffer[i++];
     3f4:	230e      	movs	r3, #14
     3f6:	18fb      	adds	r3, r7, r3
     3f8:	781b      	ldrb	r3, [r3, #0]
     3fa:	220e      	movs	r2, #14
     3fc:	18ba      	adds	r2, r7, r2
     3fe:	1c59      	adds	r1, r3, #1
     400:	7011      	strb	r1, [r2, #0]
     402:	0019      	movs	r1, r3
     404:	230d      	movs	r3, #13
     406:	18fb      	adds	r3, r7, r3
     408:	687a      	ldr	r2, [r7, #4]
     40a:	5c52      	ldrb	r2, [r2, r1]
     40c:	701a      	strb	r2, [r3, #0]
	} while (rxByte != '\r' && rxByte != '\n' && rxByte != '\0');
     40e:	230d      	movs	r3, #13
     410:	18fb      	adds	r3, r7, r3
     412:	781b      	ldrb	r3, [r3, #0]
     414:	2b0d      	cmp	r3, #13
     416:	d00a      	beq.n	42e <_ZN6Serial10readStringEv+0x8e>
     418:	230d      	movs	r3, #13
     41a:	18fb      	adds	r3, r7, r3
     41c:	781b      	ldrb	r3, [r3, #0]
     41e:	2b0a      	cmp	r3, #10
     420:	d005      	beq.n	42e <_ZN6Serial10readStringEv+0x8e>
     422:	230d      	movs	r3, #13
     424:	18fb      	adds	r3, r7, r3
     426:	781b      	ldrb	r3, [r3, #0]
     428:	2b00      	cmp	r3, #0
     42a:	d000      	beq.n	42e <_ZN6Serial10readStringEv+0x8e>
	do 
     42c:	e7d7      	b.n	3de <_ZN6Serial10readStringEv+0x3e>
	
	return rxBuffer;
     42e:	687b      	ldr	r3, [r7, #4]
	
}
     430:	0018      	movs	r0, r3
     432:	46bd      	mov	sp, r7
     434:	b005      	add	sp, #20
     436:	bd90      	pop	{r4, r7, pc}
     438:	00000365 	.word	0x00000365

0000043c <main>:
#include <asf.h>
#include "lib/Serial/Serial.h"


int main(void)
{
     43c:	b580      	push	{r7, lr}
     43e:	b0ae      	sub	sp, #184	; 0xb8
     440:	af00      	add	r7, sp, #0
	system_init();
     442:	4b14      	ldr	r3, [pc, #80]	; (494 <main+0x58>)
     444:	4798      	blx	r3
	delay_init();
     446:	4b14      	ldr	r3, [pc, #80]	; (498 <main+0x5c>)
     448:	4798      	blx	r3
	 
    char* myString;
	Serial mySerial;
	mySerial.initialize(SerialBaudrate::baud115200, SerialPort::SerialPort1);
     44a:	23e1      	movs	r3, #225	; 0xe1
     44c:	0259      	lsls	r1, r3, #9
     44e:	003b      	movs	r3, r7
     450:	2200      	movs	r2, #0
     452:	0018      	movs	r0, r3
     454:	4b11      	ldr	r3, [pc, #68]	; (49c <main+0x60>)
     456:	4798      	blx	r3
	
	
    while (true) {
		myString = mySerial.readString();
     458:	003b      	movs	r3, r7
     45a:	0018      	movs	r0, r3
     45c:	4b10      	ldr	r3, [pc, #64]	; (4a0 <main+0x64>)
     45e:	4798      	blx	r3
     460:	0003      	movs	r3, r0
     462:	22b4      	movs	r2, #180	; 0xb4
     464:	18ba      	adds	r2, r7, r2
     466:	6013      	str	r3, [r2, #0]
		mySerial.writeString("Echo: ", 6);
     468:	490e      	ldr	r1, [pc, #56]	; (4a4 <main+0x68>)
     46a:	003b      	movs	r3, r7
     46c:	2206      	movs	r2, #6
     46e:	0018      	movs	r0, r3
     470:	4b0d      	ldr	r3, [pc, #52]	; (4a8 <main+0x6c>)
     472:	4798      	blx	r3
		mySerial.writeString(myString, 20);
     474:	23b4      	movs	r3, #180	; 0xb4
     476:	18fb      	adds	r3, r7, r3
     478:	6819      	ldr	r1, [r3, #0]
     47a:	003b      	movs	r3, r7
     47c:	2214      	movs	r2, #20
     47e:	0018      	movs	r0, r3
     480:	4b09      	ldr	r3, [pc, #36]	; (4a8 <main+0x6c>)
     482:	4798      	blx	r3
		mySerial.writeString("\n", 1);
     484:	4909      	ldr	r1, [pc, #36]	; (4ac <main+0x70>)
     486:	003b      	movs	r3, r7
     488:	2201      	movs	r2, #1
     48a:	0018      	movs	r0, r3
     48c:	4b06      	ldr	r3, [pc, #24]	; (4a8 <main+0x6c>)
     48e:	4798      	blx	r3
		myString = mySerial.readString();
     490:	e7e2      	b.n	458 <main+0x1c>
     492:	46c0      	nop			; (mov r8, r8)
     494:	000023c9 	.word	0x000023c9
     498:	00001821 	.word	0x00001821
     49c:	0000028d 	.word	0x0000028d
     4a0:	000003a1 	.word	0x000003a1
     4a4:	00002808 	.word	0x00002808
     4a8:	00000325 	.word	0x00000325
     4ac:	00002810 	.word	0x00002810

000004b0 <system_gclk_chan_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_gclk_chan_get_config_defaults(
		struct system_gclk_chan_config *const config)
{
     4b0:	b580      	push	{r7, lr}
     4b2:	b082      	sub	sp, #8
     4b4:	af00      	add	r7, sp, #0
     4b6:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
     4b8:	687b      	ldr	r3, [r7, #4]
     4ba:	2200      	movs	r2, #0
     4bc:	701a      	strb	r2, [r3, #0]
}
     4be:	46c0      	nop			; (mov r8, r8)
     4c0:	46bd      	mov	sp, r7
     4c2:	b002      	add	sp, #8
     4c4:	bd80      	pop	{r7, pc}

000004c6 <long_division>:
/**
 * \internal Calculate 64 bit division, ref can be found in
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
     4c6:	b5f0      	push	{r4, r5, r6, r7, lr}
     4c8:	b08d      	sub	sp, #52	; 0x34
     4ca:	af00      	add	r7, sp, #0
     4cc:	60b8      	str	r0, [r7, #8]
     4ce:	60f9      	str	r1, [r7, #12]
     4d0:	603a      	str	r2, [r7, #0]
     4d2:	607b      	str	r3, [r7, #4]
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
     4d4:	2300      	movs	r3, #0
     4d6:	2400      	movs	r4, #0
     4d8:	623b      	str	r3, [r7, #32]
     4da:	627c      	str	r4, [r7, #36]	; 0x24
     4dc:	2300      	movs	r3, #0
     4de:	2400      	movs	r4, #0
     4e0:	61bb      	str	r3, [r7, #24]
     4e2:	61fc      	str	r4, [r7, #28]
	for (i = 63; i >= 0; i--) {
     4e4:	233f      	movs	r3, #63	; 0x3f
     4e6:	62fb      	str	r3, [r7, #44]	; 0x2c
     4e8:	e053      	b.n	592 <long_division+0xcc>
		bit_shift = (uint64_t)1 << i;
     4ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
     4ec:	3b20      	subs	r3, #32
     4ee:	2b00      	cmp	r3, #0
     4f0:	db04      	blt.n	4fc <long_division+0x36>
     4f2:	2201      	movs	r2, #1
     4f4:	409a      	lsls	r2, r3
     4f6:	0013      	movs	r3, r2
     4f8:	617b      	str	r3, [r7, #20]
     4fa:	e00b      	b.n	514 <long_division+0x4e>
     4fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
     4fe:	2220      	movs	r2, #32
     500:	1ad3      	subs	r3, r2, r3
     502:	2201      	movs	r2, #1
     504:	40da      	lsrs	r2, r3
     506:	0013      	movs	r3, r2
     508:	2100      	movs	r1, #0
     50a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
     50c:	4091      	lsls	r1, r2
     50e:	000a      	movs	r2, r1
     510:	4313      	orrs	r3, r2
     512:	617b      	str	r3, [r7, #20]
     514:	2201      	movs	r2, #1
     516:	6afb      	ldr	r3, [r7, #44]	; 0x2c
     518:	409a      	lsls	r2, r3
     51a:	0013      	movs	r3, r2
     51c:	613b      	str	r3, [r7, #16]

		r = r << 1;
     51e:	69bb      	ldr	r3, [r7, #24]
     520:	69fc      	ldr	r4, [r7, #28]
     522:	18db      	adds	r3, r3, r3
     524:	4164      	adcs	r4, r4
     526:	61bb      	str	r3, [r7, #24]
     528:	61fc      	str	r4, [r7, #28]

		if (n & bit_shift) {
     52a:	68bb      	ldr	r3, [r7, #8]
     52c:	693a      	ldr	r2, [r7, #16]
     52e:	401a      	ands	r2, r3
     530:	0015      	movs	r5, r2
     532:	68fb      	ldr	r3, [r7, #12]
     534:	697a      	ldr	r2, [r7, #20]
     536:	401a      	ands	r2, r3
     538:	0016      	movs	r6, r2
     53a:	002b      	movs	r3, r5
     53c:	4333      	orrs	r3, r6
     53e:	d007      	beq.n	550 <long_division+0x8a>
			r |= 0x01;
     540:	69bb      	ldr	r3, [r7, #24]
     542:	2201      	movs	r2, #1
     544:	4313      	orrs	r3, r2
     546:	61bb      	str	r3, [r7, #24]
     548:	69fb      	ldr	r3, [r7, #28]
     54a:	2200      	movs	r2, #0
     54c:	4313      	orrs	r3, r2
     54e:	61fb      	str	r3, [r7, #28]
		}

		if (r >= d) {
     550:	687a      	ldr	r2, [r7, #4]
     552:	69fb      	ldr	r3, [r7, #28]
     554:	429a      	cmp	r2, r3
     556:	d819      	bhi.n	58c <long_division+0xc6>
     558:	687a      	ldr	r2, [r7, #4]
     55a:	69fb      	ldr	r3, [r7, #28]
     55c:	429a      	cmp	r2, r3
     55e:	d103      	bne.n	568 <long_division+0xa2>
     560:	683a      	ldr	r2, [r7, #0]
     562:	69bb      	ldr	r3, [r7, #24]
     564:	429a      	cmp	r2, r3
     566:	d811      	bhi.n	58c <long_division+0xc6>
			r = r - d;
     568:	69b9      	ldr	r1, [r7, #24]
     56a:	69fa      	ldr	r2, [r7, #28]
     56c:	683b      	ldr	r3, [r7, #0]
     56e:	687c      	ldr	r4, [r7, #4]
     570:	1ac9      	subs	r1, r1, r3
     572:	41a2      	sbcs	r2, r4
     574:	000b      	movs	r3, r1
     576:	0014      	movs	r4, r2
     578:	61bb      	str	r3, [r7, #24]
     57a:	61fc      	str	r4, [r7, #28]
			q |= bit_shift;
     57c:	6a3a      	ldr	r2, [r7, #32]
     57e:	693b      	ldr	r3, [r7, #16]
     580:	4313      	orrs	r3, r2
     582:	623b      	str	r3, [r7, #32]
     584:	6a7a      	ldr	r2, [r7, #36]	; 0x24
     586:	697b      	ldr	r3, [r7, #20]
     588:	4313      	orrs	r3, r2
     58a:	627b      	str	r3, [r7, #36]	; 0x24
	for (i = 63; i >= 0; i--) {
     58c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
     58e:	3b01      	subs	r3, #1
     590:	62fb      	str	r3, [r7, #44]	; 0x2c
     592:	6afb      	ldr	r3, [r7, #44]	; 0x2c
     594:	2b00      	cmp	r3, #0
     596:	daa8      	bge.n	4ea <long_division+0x24>
		}
	}

	return q;
     598:	6a3b      	ldr	r3, [r7, #32]
     59a:	6a7c      	ldr	r4, [r7, #36]	; 0x24
}
     59c:	0018      	movs	r0, r3
     59e:	0021      	movs	r1, r4
     5a0:	46bd      	mov	sp, r7
     5a2:	b00d      	add	sp, #52	; 0x34
     5a4:	bdf0      	pop	{r4, r5, r6, r7, pc}

000005a6 <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
     5a6:	b580      	push	{r7, lr}
     5a8:	b086      	sub	sp, #24
     5aa:	af00      	add	r7, sp, #0
     5ac:	60f8      	str	r0, [r7, #12]
     5ae:	60b9      	str	r1, [r7, #8]
     5b0:	607a      	str	r2, [r7, #4]
	/* Baud value variable */
	uint16_t baud_calculated = 0;
     5b2:	2316      	movs	r3, #22
     5b4:	18fb      	adds	r3, r7, r3
     5b6:	2200      	movs	r2, #0
     5b8:	801a      	strh	r2, [r3, #0]
	uint32_t clock_value = external_clock;
     5ba:	68bb      	ldr	r3, [r7, #8]
     5bc:	613b      	str	r3, [r7, #16]


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
     5be:	68bb      	ldr	r3, [r7, #8]
     5c0:	085a      	lsrs	r2, r3, #1
     5c2:	68fb      	ldr	r3, [r7, #12]
     5c4:	429a      	cmp	r2, r3
     5c6:	d201      	bcs.n	5cc <_sercom_get_sync_baud_val+0x26>
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     5c8:	2340      	movs	r3, #64	; 0x40
     5ca:	e026      	b.n	61a <_sercom_get_sync_baud_val+0x74>
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
     5cc:	68bb      	ldr	r3, [r7, #8]
     5ce:	085b      	lsrs	r3, r3, #1
     5d0:	613b      	str	r3, [r7, #16]
	while (clock_value >= baudrate) {
     5d2:	e00a      	b.n	5ea <_sercom_get_sync_baud_val+0x44>
		clock_value = clock_value - baudrate;
     5d4:	693a      	ldr	r2, [r7, #16]
     5d6:	68fb      	ldr	r3, [r7, #12]
     5d8:	1ad3      	subs	r3, r2, r3
     5da:	613b      	str	r3, [r7, #16]
		baud_calculated++;
     5dc:	2316      	movs	r3, #22
     5de:	18fb      	adds	r3, r7, r3
     5e0:	881a      	ldrh	r2, [r3, #0]
     5e2:	2316      	movs	r3, #22
     5e4:	18fb      	adds	r3, r7, r3
     5e6:	3201      	adds	r2, #1
     5e8:	801a      	strh	r2, [r3, #0]
	while (clock_value >= baudrate) {
     5ea:	693a      	ldr	r2, [r7, #16]
     5ec:	68fb      	ldr	r3, [r7, #12]
     5ee:	429a      	cmp	r2, r3
     5f0:	d2f0      	bcs.n	5d4 <_sercom_get_sync_baud_val+0x2e>
	}
	baud_calculated = baud_calculated - 1;
     5f2:	2316      	movs	r3, #22
     5f4:	18fb      	adds	r3, r7, r3
     5f6:	2216      	movs	r2, #22
     5f8:	18ba      	adds	r2, r7, r2
     5fa:	8812      	ldrh	r2, [r2, #0]
     5fc:	3a01      	subs	r2, #1
     5fe:	801a      	strh	r2, [r3, #0]

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
     600:	2316      	movs	r3, #22
     602:	18fb      	adds	r3, r7, r3
     604:	881b      	ldrh	r3, [r3, #0]
     606:	2bff      	cmp	r3, #255	; 0xff
     608:	d901      	bls.n	60e <_sercom_get_sync_baud_val+0x68>
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     60a:	2340      	movs	r3, #64	; 0x40
     60c:	e005      	b.n	61a <_sercom_get_sync_baud_val+0x74>
	} else {
		*baudvalue = baud_calculated;
     60e:	687b      	ldr	r3, [r7, #4]
     610:	2216      	movs	r2, #22
     612:	18ba      	adds	r2, r7, r2
     614:	8812      	ldrh	r2, [r2, #0]
     616:	801a      	strh	r2, [r3, #0]
		return STATUS_OK;
     618:	2300      	movs	r3, #0
	}
}
     61a:	0018      	movs	r0, r3
     61c:	46bd      	mov	sp, r7
     61e:	b006      	add	sp, #24
     620:	bd80      	pop	{r7, pc}
	...

00000624 <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
     624:	b5f0      	push	{r4, r5, r6, r7, lr}
     626:	b0a1      	sub	sp, #132	; 0x84
     628:	af00      	add	r7, sp, #0
     62a:	64f8      	str	r0, [r7, #76]	; 0x4c
     62c:	64b9      	str	r1, [r7, #72]	; 0x48
     62e:	647a      	str	r2, [r7, #68]	; 0x44
     630:	2243      	movs	r2, #67	; 0x43
     632:	18ba      	adds	r2, r7, r2
     634:	7013      	strb	r3, [r2, #0]
	/* Temporary variables  */
	uint64_t ratio = 0;
     636:	2300      	movs	r3, #0
     638:	2400      	movs	r4, #0
     63a:	673b      	str	r3, [r7, #112]	; 0x70
     63c:	677c      	str	r4, [r7, #116]	; 0x74
	uint64_t scale = 0;
     63e:	2300      	movs	r3, #0
     640:	2400      	movs	r4, #0
     642:	66bb      	str	r3, [r7, #104]	; 0x68
     644:	66fc      	str	r4, [r7, #108]	; 0x6c
	uint64_t baud_calculated = 0;
     646:	2300      	movs	r3, #0
     648:	2400      	movs	r4, #0
     64a:	67bb      	str	r3, [r7, #120]	; 0x78
     64c:	67fc      	str	r4, [r7, #124]	; 0x7c
	uint8_t baud_fp;
	uint32_t baud_int = 0;
     64e:	2300      	movs	r3, #0
     650:	667b      	str	r3, [r7, #100]	; 0x64
	uint64_t temp1;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
     652:	2358      	movs	r3, #88	; 0x58
     654:	2240      	movs	r2, #64	; 0x40
     656:	4694      	mov	ip, r2
     658:	44bc      	add	ip, r7
     65a:	4463      	add	r3, ip
     65c:	781a      	ldrb	r2, [r3, #0]
     65e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
     660:	435a      	muls	r2, r3
     662:	6cbb      	ldr	r3, [r7, #72]	; 0x48
     664:	429a      	cmp	r2, r3
     666:	d901      	bls.n	66c <_sercom_get_async_baud_val+0x48>
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     668:	2340      	movs	r3, #64	; 0x40
     66a:	e0b3      	b.n	7d4 <_sercom_get_async_baud_val+0x1b0>
	}

	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
     66c:	2343      	movs	r3, #67	; 0x43
     66e:	18fb      	adds	r3, r7, r3
     670:	781b      	ldrb	r3, [r3, #0]
     672:	2b00      	cmp	r3, #0
     674:	d13d      	bne.n	6f2 <_sercom_get_async_baud_val+0xce>
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
     676:	2358      	movs	r3, #88	; 0x58
     678:	2240      	movs	r2, #64	; 0x40
     67a:	4694      	mov	ip, r2
     67c:	44bc      	add	ip, r7
     67e:	4463      	add	r3, ip
     680:	781b      	ldrb	r3, [r3, #0]
     682:	b2db      	uxtb	r3, r3
     684:	613b      	str	r3, [r7, #16]
     686:	2300      	movs	r3, #0
     688:	617b      	str	r3, [r7, #20]
     68a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
     68c:	60bb      	str	r3, [r7, #8]
     68e:	2300      	movs	r3, #0
     690:	60fb      	str	r3, [r7, #12]
     692:	4c52      	ldr	r4, [pc, #328]	; (7dc <_sercom_get_async_baud_val+0x1b8>)
     694:	68ba      	ldr	r2, [r7, #8]
     696:	68fb      	ldr	r3, [r7, #12]
     698:	6938      	ldr	r0, [r7, #16]
     69a:	6979      	ldr	r1, [r7, #20]
     69c:	47a0      	blx	r4
     69e:	0003      	movs	r3, r0
     6a0:	000c      	movs	r4, r1
     6a2:	001b      	movs	r3, r3
     6a4:	65fb      	str	r3, [r7, #92]	; 0x5c
     6a6:	2300      	movs	r3, #0
     6a8:	65bb      	str	r3, [r7, #88]	; 0x58
		ratio = long_division(temp1, peripheral_clock);
     6aa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
     6ac:	603b      	str	r3, [r7, #0]
     6ae:	2300      	movs	r3, #0
     6b0:	607b      	str	r3, [r7, #4]
     6b2:	6db8      	ldr	r0, [r7, #88]	; 0x58
     6b4:	6df9      	ldr	r1, [r7, #92]	; 0x5c
     6b6:	683a      	ldr	r2, [r7, #0]
     6b8:	687b      	ldr	r3, [r7, #4]
     6ba:	4c49      	ldr	r4, [pc, #292]	; (7e0 <_sercom_get_async_baud_val+0x1bc>)
     6bc:	47a0      	blx	r4
     6be:	0003      	movs	r3, r0
     6c0:	000c      	movs	r4, r1
     6c2:	673b      	str	r3, [r7, #112]	; 0x70
     6c4:	677c      	str	r4, [r7, #116]	; 0x74
		scale = ((uint64_t)1 << SHIFT) - ratio;
     6c6:	2100      	movs	r1, #0
     6c8:	2201      	movs	r2, #1
     6ca:	6f3b      	ldr	r3, [r7, #112]	; 0x70
     6cc:	6f7c      	ldr	r4, [r7, #116]	; 0x74
     6ce:	1ac9      	subs	r1, r1, r3
     6d0:	41a2      	sbcs	r2, r4
     6d2:	000b      	movs	r3, r1
     6d4:	0014      	movs	r4, r2
     6d6:	66bb      	str	r3, [r7, #104]	; 0x68
     6d8:	66fc      	str	r4, [r7, #108]	; 0x6c
		baud_calculated = (65536 * scale) >> SHIFT;
     6da:	6ebb      	ldr	r3, [r7, #104]	; 0x68
     6dc:	0c1b      	lsrs	r3, r3, #16
     6de:	6efa      	ldr	r2, [r7, #108]	; 0x6c
     6e0:	0416      	lsls	r6, r2, #16
     6e2:	431e      	orrs	r6, r3
     6e4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
     6e6:	041d      	lsls	r5, r3, #16
     6e8:	0033      	movs	r3, r6
     6ea:	67bb      	str	r3, [r7, #120]	; 0x78
     6ec:	2300      	movs	r3, #0
     6ee:	67fb      	str	r3, [r7, #124]	; 0x7c
     6f0:	e06a      	b.n	7c8 <_sercom_get_async_baud_val+0x1a4>
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
     6f2:	2343      	movs	r3, #67	; 0x43
     6f4:	18fb      	adds	r3, r7, r3
     6f6:	781b      	ldrb	r3, [r3, #0]
     6f8:	2b01      	cmp	r3, #1
     6fa:	d165      	bne.n	7c8 <_sercom_get_async_baud_val+0x1a4>
		temp1 = ((uint64_t)baudrate * sample_num);
     6fc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
     6fe:	633b      	str	r3, [r7, #48]	; 0x30
     700:	2300      	movs	r3, #0
     702:	637b      	str	r3, [r7, #52]	; 0x34
     704:	2358      	movs	r3, #88	; 0x58
     706:	2240      	movs	r2, #64	; 0x40
     708:	4694      	mov	ip, r2
     70a:	44bc      	add	ip, r7
     70c:	4463      	add	r3, ip
     70e:	781b      	ldrb	r3, [r3, #0]
     710:	b2db      	uxtb	r3, r3
     712:	62bb      	str	r3, [r7, #40]	; 0x28
     714:	2300      	movs	r3, #0
     716:	62fb      	str	r3, [r7, #44]	; 0x2c
     718:	4c30      	ldr	r4, [pc, #192]	; (7dc <_sercom_get_async_baud_val+0x1b8>)
     71a:	6aba      	ldr	r2, [r7, #40]	; 0x28
     71c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
     71e:	6b38      	ldr	r0, [r7, #48]	; 0x30
     720:	6b79      	ldr	r1, [r7, #52]	; 0x34
     722:	47a0      	blx	r4
     724:	0003      	movs	r3, r0
     726:	000c      	movs	r4, r1
     728:	65bb      	str	r3, [r7, #88]	; 0x58
     72a:	65fc      	str	r4, [r7, #92]	; 0x5c
		baud_int = long_division( peripheral_clock, temp1);
     72c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
     72e:	623b      	str	r3, [r7, #32]
     730:	2300      	movs	r3, #0
     732:	627b      	str	r3, [r7, #36]	; 0x24
     734:	6dbb      	ldr	r3, [r7, #88]	; 0x58
     736:	6dfc      	ldr	r4, [r7, #92]	; 0x5c
     738:	001a      	movs	r2, r3
     73a:	0023      	movs	r3, r4
     73c:	6a38      	ldr	r0, [r7, #32]
     73e:	6a79      	ldr	r1, [r7, #36]	; 0x24
     740:	4c27      	ldr	r4, [pc, #156]	; (7e0 <_sercom_get_async_baud_val+0x1bc>)
     742:	47a0      	blx	r4
     744:	0003      	movs	r3, r0
     746:	000c      	movs	r4, r1
     748:	667b      	str	r3, [r7, #100]	; 0x64
		if(baud_int > BAUD_INT_MAX) {
     74a:	6e7a      	ldr	r2, [r7, #100]	; 0x64
     74c:	2380      	movs	r3, #128	; 0x80
     74e:	019b      	lsls	r3, r3, #6
     750:	429a      	cmp	r2, r3
     752:	d901      	bls.n	758 <_sercom_get_async_baud_val+0x134>
				return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     754:	2340      	movs	r3, #64	; 0x40
     756:	e03d      	b.n	7d4 <_sercom_get_async_baud_val+0x1b0>
		}
		temp1 = long_division( 8 * (uint64_t)peripheral_clock, temp1);
     758:	6cbb      	ldr	r3, [r7, #72]	; 0x48
     75a:	61bb      	str	r3, [r7, #24]
     75c:	2300      	movs	r3, #0
     75e:	61fb      	str	r3, [r7, #28]
     760:	69b9      	ldr	r1, [r7, #24]
     762:	69fa      	ldr	r2, [r7, #28]
     764:	000b      	movs	r3, r1
     766:	0f5b      	lsrs	r3, r3, #29
     768:	0010      	movs	r0, r2
     76a:	00c0      	lsls	r0, r0, #3
     76c:	63f8      	str	r0, [r7, #60]	; 0x3c
     76e:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
     770:	4318      	orrs	r0, r3
     772:	63f8      	str	r0, [r7, #60]	; 0x3c
     774:	000b      	movs	r3, r1
     776:	00db      	lsls	r3, r3, #3
     778:	63bb      	str	r3, [r7, #56]	; 0x38
     77a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
     77c:	6dfc      	ldr	r4, [r7, #92]	; 0x5c
     77e:	001a      	movs	r2, r3
     780:	0023      	movs	r3, r4
     782:	6bb8      	ldr	r0, [r7, #56]	; 0x38
     784:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
     786:	4c16      	ldr	r4, [pc, #88]	; (7e0 <_sercom_get_async_baud_val+0x1bc>)
     788:	47a0      	blx	r4
     78a:	0003      	movs	r3, r0
     78c:	000c      	movs	r4, r1
     78e:	65bb      	str	r3, [r7, #88]	; 0x58
     790:	65fc      	str	r4, [r7, #92]	; 0x5c
		baud_fp = temp1 - 8 * baud_int;
     792:	6dbb      	ldr	r3, [r7, #88]	; 0x58
     794:	6dfc      	ldr	r4, [r7, #92]	; 0x5c
     796:	b2d9      	uxtb	r1, r3
     798:	6e7b      	ldr	r3, [r7, #100]	; 0x64
     79a:	b2db      	uxtb	r3, r3
     79c:	00db      	lsls	r3, r3, #3
     79e:	b2da      	uxtb	r2, r3
     7a0:	2317      	movs	r3, #23
     7a2:	2040      	movs	r0, #64	; 0x40
     7a4:	4684      	mov	ip, r0
     7a6:	44bc      	add	ip, r7
     7a8:	4463      	add	r3, ip
     7aa:	1a8a      	subs	r2, r1, r2
     7ac:	701a      	strb	r2, [r3, #0]
		baud_calculated = baud_int | (baud_fp << 13);
     7ae:	2317      	movs	r3, #23
     7b0:	2240      	movs	r2, #64	; 0x40
     7b2:	4694      	mov	ip, r2
     7b4:	44bc      	add	ip, r7
     7b6:	4463      	add	r3, ip
     7b8:	781b      	ldrb	r3, [r3, #0]
     7ba:	035b      	lsls	r3, r3, #13
     7bc:	001a      	movs	r2, r3
     7be:	6e7b      	ldr	r3, [r7, #100]	; 0x64
     7c0:	4313      	orrs	r3, r2
     7c2:	67bb      	str	r3, [r7, #120]	; 0x78
     7c4:	2300      	movs	r3, #0
     7c6:	67fb      	str	r3, [r7, #124]	; 0x7c
	}

	*baudval = baud_calculated;
     7c8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
     7ca:	6ffc      	ldr	r4, [r7, #124]	; 0x7c
     7cc:	b29a      	uxth	r2, r3
     7ce:	6c7b      	ldr	r3, [r7, #68]	; 0x44
     7d0:	801a      	strh	r2, [r3, #0]
	return STATUS_OK;
     7d2:	2300      	movs	r3, #0
}
     7d4:	0018      	movs	r0, r3
     7d6:	46bd      	mov	sp, r7
     7d8:	b021      	add	sp, #132	; 0x84
     7da:	bdf0      	pop	{r4, r5, r6, r7, pc}
     7dc:	00002615 	.word	0x00002615
     7e0:	000004c7 	.word	0x000004c7

000007e4 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
     7e4:	b580      	push	{r7, lr}
     7e6:	b084      	sub	sp, #16
     7e8:	af00      	add	r7, sp, #0
     7ea:	0002      	movs	r2, r0
     7ec:	1dfb      	adds	r3, r7, #7
     7ee:	701a      	strb	r2, [r3, #0]
     7f0:	1dbb      	adds	r3, r7, #6
     7f2:	1c0a      	adds	r2, r1, #0
     7f4:	701a      	strb	r2, [r3, #0]
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
     7f6:	4b1a      	ldr	r3, [pc, #104]	; (860 <sercom_set_gclk_generator+0x7c>)
     7f8:	781b      	ldrb	r3, [r3, #0]
     7fa:	2201      	movs	r2, #1
     7fc:	4053      	eors	r3, r2
     7fe:	b2db      	uxtb	r3, r3
     800:	2b00      	cmp	r3, #0
     802:	d103      	bne.n	80c <sercom_set_gclk_generator+0x28>
     804:	1dbb      	adds	r3, r7, #6
     806:	781b      	ldrb	r3, [r3, #0]
     808:	2b00      	cmp	r3, #0
     80a:	d01b      	beq.n	844 <sercom_set_gclk_generator+0x60>
		/* Create and fill a GCLK configuration structure for the new config */
		struct system_gclk_chan_config gclk_chan_conf;
		system_gclk_chan_get_config_defaults(&gclk_chan_conf);
     80c:	230c      	movs	r3, #12
     80e:	18fb      	adds	r3, r7, r3
     810:	0018      	movs	r0, r3
     812:	4b14      	ldr	r3, [pc, #80]	; (864 <sercom_set_gclk_generator+0x80>)
     814:	4798      	blx	r3
		gclk_chan_conf.source_generator = generator_source;
     816:	230c      	movs	r3, #12
     818:	18fb      	adds	r3, r7, r3
     81a:	1dfa      	adds	r2, r7, #7
     81c:	7812      	ldrb	r2, [r2, #0]
     81e:	701a      	strb	r2, [r3, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
     820:	230c      	movs	r3, #12
     822:	18fb      	adds	r3, r7, r3
     824:	0019      	movs	r1, r3
     826:	2013      	movs	r0, #19
     828:	4b0f      	ldr	r3, [pc, #60]	; (868 <sercom_set_gclk_generator+0x84>)
     82a:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
     82c:	2013      	movs	r0, #19
     82e:	4b0f      	ldr	r3, [pc, #60]	; (86c <sercom_set_gclk_generator+0x88>)
     830:	4798      	blx	r3

		/* Save config */
		_sercom_config.generator_source = generator_source;
     832:	4b0b      	ldr	r3, [pc, #44]	; (860 <sercom_set_gclk_generator+0x7c>)
     834:	1dfa      	adds	r2, r7, #7
     836:	7812      	ldrb	r2, [r2, #0]
     838:	705a      	strb	r2, [r3, #1]
		_sercom_config.generator_is_set = true;
     83a:	4b09      	ldr	r3, [pc, #36]	; (860 <sercom_set_gclk_generator+0x7c>)
     83c:	2201      	movs	r2, #1
     83e:	701a      	strb	r2, [r3, #0]

		return STATUS_OK;
     840:	2300      	movs	r3, #0
     842:	e008      	b.n	856 <sercom_set_gclk_generator+0x72>
	} else if (generator_source == _sercom_config.generator_source) {
     844:	4b06      	ldr	r3, [pc, #24]	; (860 <sercom_set_gclk_generator+0x7c>)
     846:	785b      	ldrb	r3, [r3, #1]
     848:	1dfa      	adds	r2, r7, #7
     84a:	7812      	ldrb	r2, [r2, #0]
     84c:	429a      	cmp	r2, r3
     84e:	d101      	bne.n	854 <sercom_set_gclk_generator+0x70>
		/* Return status OK if same config */
		return STATUS_OK;
     850:	2300      	movs	r3, #0
     852:	e000      	b.n	856 <sercom_set_gclk_generator+0x72>
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
     854:	231d      	movs	r3, #29
}
     856:	0018      	movs	r0, r3
     858:	46bd      	mov	sp, r7
     85a:	b004      	add	sp, #16
     85c:	bd80      	pop	{r7, pc}
     85e:	46c0      	nop			; (mov r8, r8)
     860:	20000458 	.word	0x20000458
     864:	000004b1 	.word	0x000004b1
     868:	00002089 	.word	0x00002089
     86c:	000020cd 	.word	0x000020cd

00000870 <_sercom_get_default_pad>:
 *
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
     870:	b580      	push	{r7, lr}
     872:	b082      	sub	sp, #8
     874:	af00      	add	r7, sp, #0
     876:	6078      	str	r0, [r7, #4]
     878:	000a      	movs	r2, r1
     87a:	1cfb      	adds	r3, r7, #3
     87c:	701a      	strb	r2, [r3, #0]
	switch ((uintptr_t)sercom_module) {
     87e:	687b      	ldr	r3, [r7, #4]
     880:	4a4d      	ldr	r2, [pc, #308]	; (9b8 <_sercom_get_default_pad+0x148>)
     882:	4293      	cmp	r3, r2
     884:	d03f      	beq.n	906 <_sercom_get_default_pad+0x96>
     886:	4a4c      	ldr	r2, [pc, #304]	; (9b8 <_sercom_get_default_pad+0x148>)
     888:	4293      	cmp	r3, r2
     88a:	d806      	bhi.n	89a <_sercom_get_default_pad+0x2a>
     88c:	4a4b      	ldr	r2, [pc, #300]	; (9bc <_sercom_get_default_pad+0x14c>)
     88e:	4293      	cmp	r3, r2
     890:	d00f      	beq.n	8b2 <_sercom_get_default_pad+0x42>
     892:	4a4b      	ldr	r2, [pc, #300]	; (9c0 <_sercom_get_default_pad+0x150>)
     894:	4293      	cmp	r3, r2
     896:	d021      	beq.n	8dc <_sercom_get_default_pad+0x6c>
     898:	e089      	b.n	9ae <_sercom_get_default_pad+0x13e>
     89a:	4a4a      	ldr	r2, [pc, #296]	; (9c4 <_sercom_get_default_pad+0x154>)
     89c:	4293      	cmp	r3, r2
     89e:	d100      	bne.n	8a2 <_sercom_get_default_pad+0x32>
     8a0:	e05b      	b.n	95a <_sercom_get_default_pad+0xea>
     8a2:	4a49      	ldr	r2, [pc, #292]	; (9c8 <_sercom_get_default_pad+0x158>)
     8a4:	4293      	cmp	r3, r2
     8a6:	d100      	bne.n	8aa <_sercom_get_default_pad+0x3a>
     8a8:	e06c      	b.n	984 <_sercom_get_default_pad+0x114>
     8aa:	4a48      	ldr	r2, [pc, #288]	; (9cc <_sercom_get_default_pad+0x15c>)
     8ac:	4293      	cmp	r3, r2
     8ae:	d03f      	beq.n	930 <_sercom_get_default_pad+0xc0>
     8b0:	e07d      	b.n	9ae <_sercom_get_default_pad+0x13e>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     8b2:	1cfb      	adds	r3, r7, #3
     8b4:	781b      	ldrb	r3, [r3, #0]
     8b6:	2b01      	cmp	r3, #1
     8b8:	d00a      	beq.n	8d0 <_sercom_get_default_pad+0x60>
     8ba:	dc02      	bgt.n	8c2 <_sercom_get_default_pad+0x52>
     8bc:	2b00      	cmp	r3, #0
     8be:	d005      	beq.n	8cc <_sercom_get_default_pad+0x5c>
     8c0:	e075      	b.n	9ae <_sercom_get_default_pad+0x13e>
     8c2:	2b02      	cmp	r3, #2
     8c4:	d006      	beq.n	8d4 <_sercom_get_default_pad+0x64>
     8c6:	2b03      	cmp	r3, #3
     8c8:	d006      	beq.n	8d8 <_sercom_get_default_pad+0x68>
     8ca:	e070      	b.n	9ae <_sercom_get_default_pad+0x13e>
     8cc:	4b40      	ldr	r3, [pc, #256]	; (9d0 <_sercom_get_default_pad+0x160>)
     8ce:	e06f      	b.n	9b0 <_sercom_get_default_pad+0x140>
     8d0:	4b40      	ldr	r3, [pc, #256]	; (9d4 <_sercom_get_default_pad+0x164>)
     8d2:	e06d      	b.n	9b0 <_sercom_get_default_pad+0x140>
     8d4:	4b40      	ldr	r3, [pc, #256]	; (9d8 <_sercom_get_default_pad+0x168>)
     8d6:	e06b      	b.n	9b0 <_sercom_get_default_pad+0x140>
     8d8:	4b40      	ldr	r3, [pc, #256]	; (9dc <_sercom_get_default_pad+0x16c>)
     8da:	e069      	b.n	9b0 <_sercom_get_default_pad+0x140>
     8dc:	1cfb      	adds	r3, r7, #3
     8de:	781b      	ldrb	r3, [r3, #0]
     8e0:	2b01      	cmp	r3, #1
     8e2:	d00a      	beq.n	8fa <_sercom_get_default_pad+0x8a>
     8e4:	dc02      	bgt.n	8ec <_sercom_get_default_pad+0x7c>
     8e6:	2b00      	cmp	r3, #0
     8e8:	d005      	beq.n	8f6 <_sercom_get_default_pad+0x86>
     8ea:	e060      	b.n	9ae <_sercom_get_default_pad+0x13e>
     8ec:	2b02      	cmp	r3, #2
     8ee:	d006      	beq.n	8fe <_sercom_get_default_pad+0x8e>
     8f0:	2b03      	cmp	r3, #3
     8f2:	d006      	beq.n	902 <_sercom_get_default_pad+0x92>
     8f4:	e05b      	b.n	9ae <_sercom_get_default_pad+0x13e>
     8f6:	2303      	movs	r3, #3
     8f8:	e05a      	b.n	9b0 <_sercom_get_default_pad+0x140>
     8fa:	4b39      	ldr	r3, [pc, #228]	; (9e0 <_sercom_get_default_pad+0x170>)
     8fc:	e058      	b.n	9b0 <_sercom_get_default_pad+0x140>
     8fe:	4b39      	ldr	r3, [pc, #228]	; (9e4 <_sercom_get_default_pad+0x174>)
     900:	e056      	b.n	9b0 <_sercom_get_default_pad+0x140>
     902:	4b39      	ldr	r3, [pc, #228]	; (9e8 <_sercom_get_default_pad+0x178>)
     904:	e054      	b.n	9b0 <_sercom_get_default_pad+0x140>
     906:	1cfb      	adds	r3, r7, #3
     908:	781b      	ldrb	r3, [r3, #0]
     90a:	2b01      	cmp	r3, #1
     90c:	d00a      	beq.n	924 <_sercom_get_default_pad+0xb4>
     90e:	dc02      	bgt.n	916 <_sercom_get_default_pad+0xa6>
     910:	2b00      	cmp	r3, #0
     912:	d005      	beq.n	920 <_sercom_get_default_pad+0xb0>
     914:	e04b      	b.n	9ae <_sercom_get_default_pad+0x13e>
     916:	2b02      	cmp	r3, #2
     918:	d006      	beq.n	928 <_sercom_get_default_pad+0xb8>
     91a:	2b03      	cmp	r3, #3
     91c:	d006      	beq.n	92c <_sercom_get_default_pad+0xbc>
     91e:	e046      	b.n	9ae <_sercom_get_default_pad+0x13e>
     920:	4b32      	ldr	r3, [pc, #200]	; (9ec <_sercom_get_default_pad+0x17c>)
     922:	e045      	b.n	9b0 <_sercom_get_default_pad+0x140>
     924:	4b32      	ldr	r3, [pc, #200]	; (9f0 <_sercom_get_default_pad+0x180>)
     926:	e043      	b.n	9b0 <_sercom_get_default_pad+0x140>
     928:	4b32      	ldr	r3, [pc, #200]	; (9f4 <_sercom_get_default_pad+0x184>)
     92a:	e041      	b.n	9b0 <_sercom_get_default_pad+0x140>
     92c:	4b32      	ldr	r3, [pc, #200]	; (9f8 <_sercom_get_default_pad+0x188>)
     92e:	e03f      	b.n	9b0 <_sercom_get_default_pad+0x140>
     930:	1cfb      	adds	r3, r7, #3
     932:	781b      	ldrb	r3, [r3, #0]
     934:	2b01      	cmp	r3, #1
     936:	d00a      	beq.n	94e <_sercom_get_default_pad+0xde>
     938:	dc02      	bgt.n	940 <_sercom_get_default_pad+0xd0>
     93a:	2b00      	cmp	r3, #0
     93c:	d005      	beq.n	94a <_sercom_get_default_pad+0xda>
     93e:	e036      	b.n	9ae <_sercom_get_default_pad+0x13e>
     940:	2b02      	cmp	r3, #2
     942:	d006      	beq.n	952 <_sercom_get_default_pad+0xe2>
     944:	2b03      	cmp	r3, #3
     946:	d006      	beq.n	956 <_sercom_get_default_pad+0xe6>
     948:	e031      	b.n	9ae <_sercom_get_default_pad+0x13e>
     94a:	4b2c      	ldr	r3, [pc, #176]	; (9fc <_sercom_get_default_pad+0x18c>)
     94c:	e030      	b.n	9b0 <_sercom_get_default_pad+0x140>
     94e:	4b2c      	ldr	r3, [pc, #176]	; (a00 <_sercom_get_default_pad+0x190>)
     950:	e02e      	b.n	9b0 <_sercom_get_default_pad+0x140>
     952:	4b2c      	ldr	r3, [pc, #176]	; (a04 <_sercom_get_default_pad+0x194>)
     954:	e02c      	b.n	9b0 <_sercom_get_default_pad+0x140>
     956:	4b2c      	ldr	r3, [pc, #176]	; (a08 <_sercom_get_default_pad+0x198>)
     958:	e02a      	b.n	9b0 <_sercom_get_default_pad+0x140>
     95a:	1cfb      	adds	r3, r7, #3
     95c:	781b      	ldrb	r3, [r3, #0]
     95e:	2b01      	cmp	r3, #1
     960:	d00a      	beq.n	978 <_sercom_get_default_pad+0x108>
     962:	dc02      	bgt.n	96a <_sercom_get_default_pad+0xfa>
     964:	2b00      	cmp	r3, #0
     966:	d005      	beq.n	974 <_sercom_get_default_pad+0x104>
     968:	e021      	b.n	9ae <_sercom_get_default_pad+0x13e>
     96a:	2b02      	cmp	r3, #2
     96c:	d006      	beq.n	97c <_sercom_get_default_pad+0x10c>
     96e:	2b03      	cmp	r3, #3
     970:	d006      	beq.n	980 <_sercom_get_default_pad+0x110>
     972:	e01c      	b.n	9ae <_sercom_get_default_pad+0x13e>
     974:	4b25      	ldr	r3, [pc, #148]	; (a0c <_sercom_get_default_pad+0x19c>)
     976:	e01b      	b.n	9b0 <_sercom_get_default_pad+0x140>
     978:	4b25      	ldr	r3, [pc, #148]	; (a10 <_sercom_get_default_pad+0x1a0>)
     97a:	e019      	b.n	9b0 <_sercom_get_default_pad+0x140>
     97c:	4b25      	ldr	r3, [pc, #148]	; (a14 <_sercom_get_default_pad+0x1a4>)
     97e:	e017      	b.n	9b0 <_sercom_get_default_pad+0x140>
     980:	4b25      	ldr	r3, [pc, #148]	; (a18 <_sercom_get_default_pad+0x1a8>)
     982:	e015      	b.n	9b0 <_sercom_get_default_pad+0x140>
     984:	1cfb      	adds	r3, r7, #3
     986:	781b      	ldrb	r3, [r3, #0]
     988:	2b01      	cmp	r3, #1
     98a:	d00a      	beq.n	9a2 <_sercom_get_default_pad+0x132>
     98c:	dc02      	bgt.n	994 <_sercom_get_default_pad+0x124>
     98e:	2b00      	cmp	r3, #0
     990:	d005      	beq.n	99e <_sercom_get_default_pad+0x12e>
     992:	e00c      	b.n	9ae <_sercom_get_default_pad+0x13e>
     994:	2b02      	cmp	r3, #2
     996:	d006      	beq.n	9a6 <_sercom_get_default_pad+0x136>
     998:	2b03      	cmp	r3, #3
     99a:	d006      	beq.n	9aa <_sercom_get_default_pad+0x13a>
     99c:	e007      	b.n	9ae <_sercom_get_default_pad+0x13e>
     99e:	4b1f      	ldr	r3, [pc, #124]	; (a1c <_sercom_get_default_pad+0x1ac>)
     9a0:	e006      	b.n	9b0 <_sercom_get_default_pad+0x140>
     9a2:	4b1f      	ldr	r3, [pc, #124]	; (a20 <_sercom_get_default_pad+0x1b0>)
     9a4:	e004      	b.n	9b0 <_sercom_get_default_pad+0x140>
     9a6:	4b1f      	ldr	r3, [pc, #124]	; (a24 <_sercom_get_default_pad+0x1b4>)
     9a8:	e002      	b.n	9b0 <_sercom_get_default_pad+0x140>
     9aa:	4b1f      	ldr	r3, [pc, #124]	; (a28 <_sercom_get_default_pad+0x1b8>)
     9ac:	e000      	b.n	9b0 <_sercom_get_default_pad+0x140>
	}

	Assert(false);
	return 0;
     9ae:	2300      	movs	r3, #0
}
     9b0:	0018      	movs	r0, r3
     9b2:	46bd      	mov	sp, r7
     9b4:	b002      	add	sp, #8
     9b6:	bd80      	pop	{r7, pc}
     9b8:	42001000 	.word	0x42001000
     9bc:	42000800 	.word	0x42000800
     9c0:	42000c00 	.word	0x42000c00
     9c4:	42001800 	.word	0x42001800
     9c8:	42001c00 	.word	0x42001c00
     9cc:	42001400 	.word	0x42001400
     9d0:	00040003 	.word	0x00040003
     9d4:	00050003 	.word	0x00050003
     9d8:	00060003 	.word	0x00060003
     9dc:	00070003 	.word	0x00070003
     9e0:	00010003 	.word	0x00010003
     9e4:	001e0003 	.word	0x001e0003
     9e8:	001f0003 	.word	0x001f0003
     9ec:	00080003 	.word	0x00080003
     9f0:	00090003 	.word	0x00090003
     9f4:	000a0003 	.word	0x000a0003
     9f8:	000b0003 	.word	0x000b0003
     9fc:	00100003 	.word	0x00100003
     a00:	00110003 	.word	0x00110003
     a04:	00120003 	.word	0x00120003
     a08:	00130003 	.word	0x00130003
     a0c:	000c0003 	.word	0x000c0003
     a10:	000d0003 	.word	0x000d0003
     a14:	000e0003 	.word	0x000e0003
     a18:	000f0003 	.word	0x000f0003
     a1c:	00160003 	.word	0x00160003
     a20:	00170003 	.word	0x00170003
     a24:	00180003 	.word	0x00180003
     a28:	00190003 	.word	0x00190003

00000a2c <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
     a2c:	b590      	push	{r4, r7, lr}
     a2e:	b08b      	sub	sp, #44	; 0x2c
     a30:	af00      	add	r7, sp, #0
     a32:	6078      	str	r0, [r7, #4]
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
     a34:	230c      	movs	r3, #12
     a36:	18fb      	adds	r3, r7, r3
     a38:	4a0f      	ldr	r2, [pc, #60]	; (a78 <_sercom_get_sercom_inst_index+0x4c>)
     a3a:	ca13      	ldmia	r2!, {r0, r1, r4}
     a3c:	c313      	stmia	r3!, {r0, r1, r4}
     a3e:	ca13      	ldmia	r2!, {r0, r1, r4}
     a40:	c313      	stmia	r3!, {r0, r1, r4}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     a42:	2300      	movs	r3, #0
     a44:	627b      	str	r3, [r7, #36]	; 0x24
     a46:	e00e      	b.n	a66 <_sercom_get_sercom_inst_index+0x3a>
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
     a48:	230c      	movs	r3, #12
     a4a:	18fb      	adds	r3, r7, r3
     a4c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
     a4e:	0092      	lsls	r2, r2, #2
     a50:	58d3      	ldr	r3, [r2, r3]
     a52:	001a      	movs	r2, r3
     a54:	687b      	ldr	r3, [r7, #4]
     a56:	429a      	cmp	r2, r3
     a58:	d102      	bne.n	a60 <_sercom_get_sercom_inst_index+0x34>
			return i;
     a5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     a5c:	b2db      	uxtb	r3, r3
     a5e:	e006      	b.n	a6e <_sercom_get_sercom_inst_index+0x42>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     a60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     a62:	3301      	adds	r3, #1
     a64:	627b      	str	r3, [r7, #36]	; 0x24
     a66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     a68:	2b05      	cmp	r3, #5
     a6a:	d9ed      	bls.n	a48 <_sercom_get_sercom_inst_index+0x1c>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
     a6c:	2300      	movs	r3, #0
}
     a6e:	0018      	movs	r0, r3
     a70:	46bd      	mov	sp, r7
     a72:	b00b      	add	sp, #44	; 0x2c
     a74:	bd90      	pop	{r4, r7, pc}
     a76:	46c0      	nop			; (mov r8, r8)
     a78:	00002814 	.word	0x00002814

00000a7c <system_gclk_chan_get_config_defaults>:
{
     a7c:	b580      	push	{r7, lr}
     a7e:	b082      	sub	sp, #8
     a80:	af00      	add	r7, sp, #0
     a82:	6078      	str	r0, [r7, #4]
	config->source_generator = GCLK_GENERATOR_0;
     a84:	687b      	ldr	r3, [r7, #4]
     a86:	2200      	movs	r2, #0
     a88:	701a      	strb	r2, [r3, #0]
}
     a8a:	46c0      	nop			; (mov r8, r8)
     a8c:	46bd      	mov	sp, r7
     a8e:	b002      	add	sp, #8
     a90:	bd80      	pop	{r7, pc}
	...

00000a94 <system_apb_clock_set_mask>:
 * \retval STATUS_OK               The clock mask was set successfully
 */
static inline enum status_code system_apb_clock_set_mask(
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
     a94:	b580      	push	{r7, lr}
     a96:	b082      	sub	sp, #8
     a98:	af00      	add	r7, sp, #0
     a9a:	0002      	movs	r2, r0
     a9c:	6039      	str	r1, [r7, #0]
     a9e:	1dfb      	adds	r3, r7, #7
     aa0:	701a      	strb	r2, [r3, #0]
	switch (bus) {
     aa2:	1dfb      	adds	r3, r7, #7
     aa4:	781b      	ldrb	r3, [r3, #0]
     aa6:	2b01      	cmp	r3, #1
     aa8:	d00a      	beq.n	ac0 <system_apb_clock_set_mask+0x2c>
     aaa:	2b02      	cmp	r3, #2
     aac:	d00f      	beq.n	ace <system_apb_clock_set_mask+0x3a>
     aae:	2b00      	cmp	r3, #0
     ab0:	d114      	bne.n	adc <system_apb_clock_set_mask+0x48>
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
     ab2:	4b0e      	ldr	r3, [pc, #56]	; (aec <system_apb_clock_set_mask+0x58>)
     ab4:	4a0d      	ldr	r2, [pc, #52]	; (aec <system_apb_clock_set_mask+0x58>)
     ab6:	6991      	ldr	r1, [r2, #24]
     ab8:	683a      	ldr	r2, [r7, #0]
     aba:	430a      	orrs	r2, r1
     abc:	619a      	str	r2, [r3, #24]
			break;
     abe:	e00f      	b.n	ae0 <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
     ac0:	4b0a      	ldr	r3, [pc, #40]	; (aec <system_apb_clock_set_mask+0x58>)
     ac2:	4a0a      	ldr	r2, [pc, #40]	; (aec <system_apb_clock_set_mask+0x58>)
     ac4:	69d1      	ldr	r1, [r2, #28]
     ac6:	683a      	ldr	r2, [r7, #0]
     ac8:	430a      	orrs	r2, r1
     aca:	61da      	str	r2, [r3, #28]
			break;
     acc:	e008      	b.n	ae0 <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     ace:	4b07      	ldr	r3, [pc, #28]	; (aec <system_apb_clock_set_mask+0x58>)
     ad0:	4a06      	ldr	r2, [pc, #24]	; (aec <system_apb_clock_set_mask+0x58>)
     ad2:	6a11      	ldr	r1, [r2, #32]
     ad4:	683a      	ldr	r2, [r7, #0]
     ad6:	430a      	orrs	r2, r1
     ad8:	621a      	str	r2, [r3, #32]
			break;
     ada:	e001      	b.n	ae0 <system_apb_clock_set_mask+0x4c>

		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
     adc:	2317      	movs	r3, #23
     ade:	e000      	b.n	ae2 <system_apb_clock_set_mask+0x4e>

	}

	return STATUS_OK;
     ae0:	2300      	movs	r3, #0
}
     ae2:	0018      	movs	r0, r3
     ae4:	46bd      	mov	sp, r7
     ae6:	b002      	add	sp, #8
     ae8:	bd80      	pop	{r7, pc}
     aea:	46c0      	nop			; (mov r8, r8)
     aec:	40000400 	.word	0x40000400

00000af0 <system_pinmux_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_pinmux_get_config_defaults(
		struct system_pinmux_config *const config)
{
     af0:	b580      	push	{r7, lr}
     af2:	b082      	sub	sp, #8
     af4:	af00      	add	r7, sp, #0
     af6:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
     af8:	687b      	ldr	r3, [r7, #4]
     afa:	2280      	movs	r2, #128	; 0x80
     afc:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     afe:	687b      	ldr	r3, [r7, #4]
     b00:	2200      	movs	r2, #0
     b02:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     b04:	687b      	ldr	r3, [r7, #4]
     b06:	2201      	movs	r2, #1
     b08:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
     b0a:	687b      	ldr	r3, [r7, #4]
     b0c:	2200      	movs	r2, #0
     b0e:	70da      	strb	r2, [r3, #3]
}
     b10:	46c0      	nop			; (mov r8, r8)
     b12:	46bd      	mov	sp, r7
     b14:	b002      	add	sp, #8
     b16:	bd80      	pop	{r7, pc}

00000b18 <system_is_debugger_present>:
 * \retval true  Debugger is connected to the system
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
     b18:	b580      	push	{r7, lr}
     b1a:	af00      	add	r7, sp, #0
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
     b1c:	4b05      	ldr	r3, [pc, #20]	; (b34 <system_is_debugger_present+0x1c>)
     b1e:	789b      	ldrb	r3, [r3, #2]
     b20:	b2db      	uxtb	r3, r3
     b22:	001a      	movs	r2, r3
     b24:	2302      	movs	r3, #2
     b26:	4013      	ands	r3, r2
     b28:	1e5a      	subs	r2, r3, #1
     b2a:	4193      	sbcs	r3, r2
     b2c:	b2db      	uxtb	r3, r3
}
     b2e:	0018      	movs	r0, r3
     b30:	46bd      	mov	sp, r7
     b32:	bd80      	pop	{r7, pc}
     b34:	41002000 	.word	0x41002000

00000b38 <usart_is_syncing>:
 * \retval false  Peripheral is not busy syncing and can be read/written without
 *                stalling the bus
 */
static inline bool usart_is_syncing(
		const struct usart_module *const module)
{
     b38:	b580      	push	{r7, lr}
     b3a:	b084      	sub	sp, #16
     b3c:	af00      	add	r7, sp, #0
     b3e:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
     b40:	687b      	ldr	r3, [r7, #4]
     b42:	681b      	ldr	r3, [r3, #0]
     b44:	60fb      	str	r3, [r7, #12]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     b46:	68fb      	ldr	r3, [r7, #12]
     b48:	69db      	ldr	r3, [r3, #28]
     b4a:	1e5a      	subs	r2, r3, #1
     b4c:	4193      	sbcs	r3, r2
     b4e:	b2db      	uxtb	r3, r3
#else
	return (usart_hw->STATUS.reg & SERCOM_USART_STATUS_SYNCBUSY);
#endif
}
     b50:	0018      	movs	r0, r3
     b52:	46bd      	mov	sp, r7
     b54:	b004      	add	sp, #16
     b56:	bd80      	pop	{r7, pc}

00000b58 <_usart_wait_for_sync>:
 * \internal
 * Waits until synchronization is complete
 */
static inline void _usart_wait_for_sync(
		const struct usart_module *const module)
{
     b58:	b580      	push	{r7, lr}
     b5a:	b082      	sub	sp, #8
     b5c:	af00      	add	r7, sp, #0
     b5e:	6078      	str	r0, [r7, #4]
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
     b60:	46c0      	nop			; (mov r8, r8)
     b62:	687b      	ldr	r3, [r7, #4]
     b64:	0018      	movs	r0, r3
     b66:	4b04      	ldr	r3, [pc, #16]	; (b78 <_usart_wait_for_sync+0x20>)
     b68:	4798      	blx	r3
     b6a:	1e03      	subs	r3, r0, #0
     b6c:	d1f9      	bne.n	b62 <_usart_wait_for_sync+0xa>
		/* Wait until the synchronization is complete */
	}
}
     b6e:	46c0      	nop			; (mov r8, r8)
     b70:	46bd      	mov	sp, r7
     b72:	b002      	add	sp, #8
     b74:	bd80      	pop	{r7, pc}
     b76:	46c0      	nop			; (mov r8, r8)
     b78:	00000b39 	.word	0x00000b39

00000b7c <_usart_set_config>:
 * Set Configuration of the USART module
 */
static enum status_code _usart_set_config(
		struct usart_module *const module,
		const struct usart_config *const config)
{
     b7c:	b5b0      	push	{r4, r5, r7, lr}
     b7e:	b08c      	sub	sp, #48	; 0x30
     b80:	af02      	add	r7, sp, #8
     b82:	6078      	str	r0, [r7, #4]
     b84:	6039      	str	r1, [r7, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
     b86:	687b      	ldr	r3, [r7, #4]
     b88:	681b      	ldr	r3, [r3, #0]
     b8a:	61bb      	str	r3, [r7, #24]

	/* Index for generic clock */
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     b8c:	687b      	ldr	r3, [r7, #4]
     b8e:	681b      	ldr	r3, [r3, #0]
     b90:	0018      	movs	r0, r3
     b92:	4bab      	ldr	r3, [pc, #684]	; (e40 <_usart_set_config+0x2c4>)
     b94:	4798      	blx	r3
     b96:	0003      	movs	r3, r0
     b98:	617b      	str	r3, [r7, #20]
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     b9a:	697b      	ldr	r3, [r7, #20]
     b9c:	3314      	adds	r3, #20
     b9e:	613b      	str	r3, [r7, #16]

	/* Cache new register values to minimize the number of register writes */
	uint32_t ctrla = 0;
     ba0:	2300      	movs	r3, #0
     ba2:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t ctrlb = 0;
     ba4:	2300      	movs	r3, #0
     ba6:	623b      	str	r3, [r7, #32]
#ifdef FEATURE_USART_ISO7816
	uint32_t ctrlc = 0;
#endif
	uint16_t baud  = 0;
     ba8:	230a      	movs	r3, #10
     baa:	18fb      	adds	r3, r7, r3
     bac:	2200      	movs	r2, #0
     bae:	801a      	strh	r2, [r3, #0]
	uint32_t transfer_mode;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
     bb0:	231f      	movs	r3, #31
     bb2:	18fb      	adds	r3, r7, r3
     bb4:	2200      	movs	r2, #0
     bb6:	701a      	strb	r2, [r3, #0]
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
     bb8:	231e      	movs	r3, #30
     bba:	18fb      	adds	r3, r7, r3
     bbc:	2210      	movs	r2, #16
     bbe:	701a      	strb	r2, [r3, #0]

#ifdef FEATURE_USART_OVER_SAMPLE
	switch (config->sample_rate) {
     bc0:	683b      	ldr	r3, [r7, #0]
     bc2:	8a1b      	ldrh	r3, [r3, #16]
     bc4:	2280      	movs	r2, #128	; 0x80
     bc6:	01d2      	lsls	r2, r2, #7
     bc8:	4293      	cmp	r3, r2
     bca:	d01c      	beq.n	c06 <_usart_set_config+0x8a>
     bcc:	2280      	movs	r2, #128	; 0x80
     bce:	01d2      	lsls	r2, r2, #7
     bd0:	4293      	cmp	r3, r2
     bd2:	dc06      	bgt.n	be2 <_usart_set_config+0x66>
     bd4:	2b00      	cmp	r3, #0
     bd6:	d00d      	beq.n	bf4 <_usart_set_config+0x78>
     bd8:	2280      	movs	r2, #128	; 0x80
     bda:	0192      	lsls	r2, r2, #6
     bdc:	4293      	cmp	r3, r2
     bde:	d024      	beq.n	c2a <_usart_set_config+0xae>
     be0:	e035      	b.n	c4e <_usart_set_config+0xd2>
     be2:	22c0      	movs	r2, #192	; 0xc0
     be4:	01d2      	lsls	r2, r2, #7
     be6:	4293      	cmp	r3, r2
     be8:	d028      	beq.n	c3c <_usart_set_config+0xc0>
     bea:	2280      	movs	r2, #128	; 0x80
     bec:	0212      	lsls	r2, r2, #8
     bee:	4293      	cmp	r3, r2
     bf0:	d012      	beq.n	c18 <_usart_set_config+0x9c>
     bf2:	e02c      	b.n	c4e <_usart_set_config+0xd2>
		case USART_SAMPLE_RATE_16X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
     bf4:	231f      	movs	r3, #31
     bf6:	18fb      	adds	r3, r7, r3
     bf8:	2200      	movs	r2, #0
     bfa:	701a      	strb	r2, [r3, #0]
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
     bfc:	231e      	movs	r3, #30
     bfe:	18fb      	adds	r3, r7, r3
     c00:	2210      	movs	r2, #16
     c02:	701a      	strb	r2, [r3, #0]
			break;
     c04:	e023      	b.n	c4e <_usart_set_config+0xd2>
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
     c06:	231f      	movs	r3, #31
     c08:	18fb      	adds	r3, r7, r3
     c0a:	2200      	movs	r2, #0
     c0c:	701a      	strb	r2, [r3, #0]
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
     c0e:	231e      	movs	r3, #30
     c10:	18fb      	adds	r3, r7, r3
     c12:	2208      	movs	r2, #8
     c14:	701a      	strb	r2, [r3, #0]
			break;
     c16:	e01a      	b.n	c4e <_usart_set_config+0xd2>
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
     c18:	231f      	movs	r3, #31
     c1a:	18fb      	adds	r3, r7, r3
     c1c:	2200      	movs	r2, #0
     c1e:	701a      	strb	r2, [r3, #0]
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
     c20:	231e      	movs	r3, #30
     c22:	18fb      	adds	r3, r7, r3
     c24:	2203      	movs	r2, #3
     c26:	701a      	strb	r2, [r3, #0]
			break;
     c28:	e011      	b.n	c4e <_usart_set_config+0xd2>
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
     c2a:	231f      	movs	r3, #31
     c2c:	18fb      	adds	r3, r7, r3
     c2e:	2201      	movs	r2, #1
     c30:	701a      	strb	r2, [r3, #0]
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
     c32:	231e      	movs	r3, #30
     c34:	18fb      	adds	r3, r7, r3
     c36:	2210      	movs	r2, #16
     c38:	701a      	strb	r2, [r3, #0]
			break;
     c3a:	e008      	b.n	c4e <_usart_set_config+0xd2>
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
     c3c:	231f      	movs	r3, #31
     c3e:	18fb      	adds	r3, r7, r3
     c40:	2201      	movs	r2, #1
     c42:	701a      	strb	r2, [r3, #0]
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
     c44:	231e      	movs	r3, #30
     c46:	18fb      	adds	r3, r7, r3
     c48:	2208      	movs	r2, #8
     c4a:	701a      	strb	r2, [r3, #0]
			break;
     c4c:	46c0      	nop			; (mov r8, r8)
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
     c4e:	683b      	ldr	r3, [r7, #0]
     c50:	681a      	ldr	r2, [r3, #0]
		(uint32_t)config->mux_setting |
     c52:	683b      	ldr	r3, [r7, #0]
     c54:	68db      	ldr	r3, [r3, #12]
	ctrla = (uint32_t)config->data_order |
     c56:	431a      	orrs	r2, r3
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
     c58:	683b      	ldr	r3, [r7, #0]
     c5a:	695b      	ldr	r3, [r3, #20]
		(uint32_t)config->mux_setting |
     c5c:	4313      	orrs	r3, r2
		config->sample_rate |
     c5e:	683a      	ldr	r2, [r7, #0]
     c60:	8a12      	ldrh	r2, [r2, #16]
		config->sample_adjustment |
     c62:	4313      	orrs	r3, r2
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
     c64:	683a      	ldr	r2, [r7, #0]
     c66:	7e12      	ldrb	r2, [r2, #24]
     c68:	0212      	lsls	r2, r2, #8
		config->sample_rate |
     c6a:	4313      	orrs	r3, r2
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
     c6c:	683a      	ldr	r2, [r7, #0]
     c6e:	2126      	movs	r1, #38	; 0x26
     c70:	5c52      	ldrb	r2, [r2, r1]
     c72:	0752      	lsls	r2, r2, #29
	ctrla = (uint32_t)config->data_order |
     c74:	4313      	orrs	r3, r2
     c76:	627b      	str	r3, [r7, #36]	; 0x24

	enum status_code status_code = STATUS_OK;
     c78:	231d      	movs	r3, #29
     c7a:	18fb      	adds	r3, r7, r3
     c7c:	2200      	movs	r2, #0
     c7e:	701a      	strb	r2, [r3, #0]

	transfer_mode = (uint32_t)config->transfer_mode;
     c80:	683b      	ldr	r3, [r7, #0]
     c82:	685b      	ldr	r3, [r3, #4]
     c84:	60fb      	str	r3, [r7, #12]
#ifdef FEATURE_USART_ISO7816
	if(config->iso7816_config.enabled) {
		baud = config->baudrate;
	} else {
#endif
	switch (transfer_mode)
     c86:	68fb      	ldr	r3, [r7, #12]
     c88:	2b00      	cmp	r3, #0
     c8a:	d01e      	beq.n	cca <_usart_set_config+0x14e>
     c8c:	2280      	movs	r2, #128	; 0x80
     c8e:	0552      	lsls	r2, r2, #21
     c90:	4293      	cmp	r3, r2
     c92:	d14f      	bne.n	d34 <_usart_set_config+0x1b8>
	{
		case USART_TRANSFER_SYNCHRONOUSLY:
			if (!config->use_external_clock) {
     c94:	683b      	ldr	r3, [r7, #0]
     c96:	2227      	movs	r2, #39	; 0x27
     c98:	5c9b      	ldrb	r3, [r3, r2]
     c9a:	2201      	movs	r2, #1
     c9c:	4053      	eors	r3, r2
     c9e:	b2db      	uxtb	r3, r3
     ca0:	2b00      	cmp	r3, #0
     ca2:	d046      	beq.n	d32 <_usart_set_config+0x1b6>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
     ca4:	683b      	ldr	r3, [r7, #0]
     ca6:	6a1d      	ldr	r5, [r3, #32]
     ca8:	693b      	ldr	r3, [r7, #16]
     caa:	b2db      	uxtb	r3, r3
     cac:	0018      	movs	r0, r3
     cae:	4b65      	ldr	r3, [pc, #404]	; (e44 <_usart_set_config+0x2c8>)
     cb0:	4798      	blx	r3
     cb2:	0001      	movs	r1, r0
     cb4:	231d      	movs	r3, #29
     cb6:	18fc      	adds	r4, r7, r3
     cb8:	230a      	movs	r3, #10
     cba:	18fb      	adds	r3, r7, r3
     cbc:	001a      	movs	r2, r3
     cbe:	0028      	movs	r0, r5
     cc0:	4b61      	ldr	r3, [pc, #388]	; (e48 <_usart_set_config+0x2cc>)
     cc2:	4798      	blx	r3
     cc4:	0003      	movs	r3, r0
     cc6:	7023      	strb	r3, [r4, #0]
						system_gclk_chan_get_hz(gclk_index), &baud);
			}

			break;
     cc8:	e033      	b.n	d32 <_usart_set_config+0x1b6>

		case USART_TRANSFER_ASYNCHRONOUSLY:
			if (config->use_external_clock) {
     cca:	683b      	ldr	r3, [r7, #0]
     ccc:	2227      	movs	r2, #39	; 0x27
     cce:	5c9b      	ldrb	r3, [r3, r2]
     cd0:	2b00      	cmp	r3, #0
     cd2:	d014      	beq.n	cfe <_usart_set_config+0x182>
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
     cd4:	683b      	ldr	r3, [r7, #0]
     cd6:	6a18      	ldr	r0, [r3, #32]
     cd8:	683b      	ldr	r3, [r7, #0]
     cda:	6a99      	ldr	r1, [r3, #40]	; 0x28
				status_code =
     cdc:	231d      	movs	r3, #29
     cde:	18fc      	adds	r4, r7, r3
     ce0:	231f      	movs	r3, #31
     ce2:	18fb      	adds	r3, r7, r3
     ce4:	781d      	ldrb	r5, [r3, #0]
     ce6:	230a      	movs	r3, #10
     ce8:	18fa      	adds	r2, r7, r3
     cea:	231e      	movs	r3, #30
     cec:	18fb      	adds	r3, r7, r3
     cee:	781b      	ldrb	r3, [r3, #0]
     cf0:	9300      	str	r3, [sp, #0]
     cf2:	002b      	movs	r3, r5
     cf4:	4d55      	ldr	r5, [pc, #340]	; (e4c <_usart_set_config+0x2d0>)
     cf6:	47a8      	blx	r5
     cf8:	0003      	movs	r3, r0
     cfa:	7023      	strb	r3, [r4, #0]
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
							system_gclk_chan_get_hz(gclk_index), &baud, mode, sample_num);
			}

			break;
     cfc:	e01a      	b.n	d34 <_usart_set_config+0x1b8>
						_sercom_get_async_baud_val(config->baudrate,
     cfe:	683b      	ldr	r3, [r7, #0]
     d00:	6a1d      	ldr	r5, [r3, #32]
     d02:	693b      	ldr	r3, [r7, #16]
     d04:	b2db      	uxtb	r3, r3
     d06:	0018      	movs	r0, r3
     d08:	4b4e      	ldr	r3, [pc, #312]	; (e44 <_usart_set_config+0x2c8>)
     d0a:	4798      	blx	r3
				status_code =
     d0c:	231d      	movs	r3, #29
     d0e:	18fc      	adds	r4, r7, r3
     d10:	231f      	movs	r3, #31
     d12:	18fb      	adds	r3, r7, r3
     d14:	7819      	ldrb	r1, [r3, #0]
     d16:	230a      	movs	r3, #10
     d18:	18fa      	adds	r2, r7, r3
     d1a:	231e      	movs	r3, #30
     d1c:	18fb      	adds	r3, r7, r3
     d1e:	781b      	ldrb	r3, [r3, #0]
     d20:	9300      	str	r3, [sp, #0]
     d22:	000b      	movs	r3, r1
     d24:	0001      	movs	r1, r0
     d26:	0028      	movs	r0, r5
     d28:	4d48      	ldr	r5, [pc, #288]	; (e4c <_usart_set_config+0x2d0>)
     d2a:	47a8      	blx	r5
     d2c:	0003      	movs	r3, r0
     d2e:	7023      	strb	r3, [r4, #0]
			break;
     d30:	e000      	b.n	d34 <_usart_set_config+0x1b8>
			break;
     d32:	46c0      	nop			; (mov r8, r8)
	}

	/* Check if calculating the baudrate failed */
	if (status_code != STATUS_OK) {
     d34:	231d      	movs	r3, #29
     d36:	18fb      	adds	r3, r7, r3
     d38:	781b      	ldrb	r3, [r3, #0]
     d3a:	2b00      	cmp	r3, #0
     d3c:	d003      	beq.n	d46 <_usart_set_config+0x1ca>
		/* Abort */
		return status_code;
     d3e:	231d      	movs	r3, #29
     d40:	18fb      	adds	r3, r7, r3
     d42:	781b      	ldrb	r3, [r3, #0]
     d44:	e077      	b.n	e36 <_usart_set_config+0x2ba>
#ifdef FEATURE_USART_ISO7816
	}
#endif

#ifdef FEATURE_USART_IRDA
	if(config->encoding_format_enable) {
     d46:	683b      	ldr	r3, [r7, #0]
     d48:	7e5b      	ldrb	r3, [r3, #25]
     d4a:	2b00      	cmp	r3, #0
     d4c:	d003      	beq.n	d56 <_usart_set_config+0x1da>
		usart_hw->RXPL.reg = config->receive_pulse_length;
     d4e:	683b      	ldr	r3, [r7, #0]
     d50:	7e9a      	ldrb	r2, [r3, #26]
     d52:	69bb      	ldr	r3, [r7, #24]
     d54:	739a      	strb	r2, [r3, #14]
	}
#endif

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);
     d56:	687b      	ldr	r3, [r7, #4]
     d58:	0018      	movs	r0, r3
     d5a:	4b3d      	ldr	r3, [pc, #244]	; (e50 <_usart_set_config+0x2d4>)
     d5c:	4798      	blx	r3

	/*Set baud val */
	usart_hw->BAUD.reg = baud;
     d5e:	230a      	movs	r3, #10
     d60:	18fb      	adds	r3, r7, r3
     d62:	881a      	ldrh	r2, [r3, #0]
     d64:	69bb      	ldr	r3, [r7, #24]
     d66:	819a      	strh	r2, [r3, #12]

	/* Set sample mode */
	ctrla |= transfer_mode;
     d68:	6a7a      	ldr	r2, [r7, #36]	; 0x24
     d6a:	68fb      	ldr	r3, [r7, #12]
     d6c:	4313      	orrs	r3, r2
     d6e:	627b      	str	r3, [r7, #36]	; 0x24

	if (config->use_external_clock == false) {
     d70:	683b      	ldr	r3, [r7, #0]
     d72:	2227      	movs	r2, #39	; 0x27
     d74:	5c9b      	ldrb	r3, [r3, r2]
     d76:	2201      	movs	r2, #1
     d78:	4053      	eors	r3, r2
     d7a:	b2db      	uxtb	r3, r3
     d7c:	2b00      	cmp	r3, #0
     d7e:	d003      	beq.n	d88 <_usart_set_config+0x20c>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
     d80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     d82:	2204      	movs	r2, #4
     d84:	4313      	orrs	r3, r2
     d86:	627b      	str	r3, [r7, #36]	; 0x24
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
     d88:	683b      	ldr	r3, [r7, #0]
     d8a:	7e5b      	ldrb	r3, [r3, #25]
     d8c:	029a      	lsls	r2, r3, #10
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
     d8e:	683b      	ldr	r3, [r7, #0]
     d90:	7f1b      	ldrb	r3, [r3, #28]
     d92:	025b      	lsls	r3, r3, #9
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
     d94:	431a      	orrs	r2, r3
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
     d96:	683b      	ldr	r3, [r7, #0]
     d98:	7f5b      	ldrb	r3, [r3, #29]
     d9a:	021b      	lsls	r3, r3, #8
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
     d9c:	431a      	orrs	r2, r3
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
     d9e:	683b      	ldr	r3, [r7, #0]
     da0:	2124      	movs	r1, #36	; 0x24
     da2:	5c5b      	ldrb	r3, [r3, r1]
     da4:	045b      	lsls	r3, r3, #17
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
     da6:	431a      	orrs	r2, r3
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
     da8:	683b      	ldr	r3, [r7, #0]
     daa:	2125      	movs	r1, #37	; 0x25
     dac:	5c5b      	ldrb	r3, [r3, r1]
     dae:	041b      	lsls	r3, r3, #16
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
     db0:	4313      	orrs	r3, r2
	ctrlb =  
     db2:	623b      	str	r3, [r7, #32]
				ctrlb |= USART_STOPBITS_1;
				break;		
		}
	} else {
#endif
	ctrlb |= (uint32_t)config->stopbits;
     db4:	683b      	ldr	r3, [r7, #0]
     db6:	7a9b      	ldrb	r3, [r3, #10]
     db8:	001a      	movs	r2, r3
     dba:	6a3b      	ldr	r3, [r7, #32]
     dbc:	4313      	orrs	r3, r2
     dbe:	623b      	str	r3, [r7, #32]
	ctrlb |= (uint32_t)config->character_size;
     dc0:	683b      	ldr	r3, [r7, #0]
     dc2:	7adb      	ldrb	r3, [r3, #11]
     dc4:	001a      	movs	r2, r3
     dc6:	6a3b      	ldr	r3, [r7, #32]
     dc8:	4313      	orrs	r3, r2
     dca:	623b      	str	r3, [r7, #32]
	/* Check parity mode bits */
	if (config->parity != USART_PARITY_NONE) {
     dcc:	683b      	ldr	r3, [r7, #0]
     dce:	891b      	ldrh	r3, [r3, #8]
     dd0:	2bff      	cmp	r3, #255	; 0xff
     dd2:	d00b      	beq.n	dec <_usart_set_config+0x270>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
     dd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     dd6:	2280      	movs	r2, #128	; 0x80
     dd8:	0452      	lsls	r2, r2, #17
     dda:	4313      	orrs	r3, r2
     ddc:	627b      	str	r3, [r7, #36]	; 0x24
		ctrlb |= config->parity;
     dde:	683b      	ldr	r3, [r7, #0]
     de0:	891b      	ldrh	r3, [r3, #8]
     de2:	001a      	movs	r2, r3
     de4:	6a3b      	ldr	r3, [r7, #32]
     de6:	4313      	orrs	r3, r2
     de8:	623b      	str	r3, [r7, #32]
     dea:	e008      	b.n	dfe <_usart_set_config+0x282>
	} else {
#ifdef FEATURE_USART_LIN_SLAVE
		if(config->lin_slave_enable) {
     dec:	683b      	ldr	r3, [r7, #0]
     dee:	7edb      	ldrb	r3, [r3, #27]
     df0:	2b00      	cmp	r3, #0
     df2:	d004      	beq.n	dfe <_usart_set_config+0x282>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
     df4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     df6:	2280      	movs	r2, #128	; 0x80
     df8:	04d2      	lsls	r2, r2, #19
     dfa:	4313      	orrs	r3, r2
     dfc:	627b      	str	r3, [r7, #36]	; 0x24
		ctrla |= config->lin_node;
	}
#endif

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
     dfe:	683b      	ldr	r3, [r7, #0]
     e00:	222c      	movs	r2, #44	; 0x2c
     e02:	5c9b      	ldrb	r3, [r3, r2]
     e04:	2b00      	cmp	r3, #0
     e06:	d103      	bne.n	e10 <_usart_set_config+0x294>
     e08:	4b12      	ldr	r3, [pc, #72]	; (e54 <_usart_set_config+0x2d8>)
     e0a:	4798      	blx	r3
     e0c:	1e03      	subs	r3, r0, #0
     e0e:	d003      	beq.n	e18 <_usart_set_config+0x29c>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
     e10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     e12:	2280      	movs	r2, #128	; 0x80
     e14:	4313      	orrs	r3, r2
     e16:	627b      	str	r3, [r7, #36]	; 0x24
	}

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);
     e18:	687b      	ldr	r3, [r7, #4]
     e1a:	0018      	movs	r0, r3
     e1c:	4b0c      	ldr	r3, [pc, #48]	; (e50 <_usart_set_config+0x2d4>)
     e1e:	4798      	blx	r3

	/* Write configuration to CTRLB */
	usart_hw->CTRLB.reg = ctrlb;
     e20:	69bb      	ldr	r3, [r7, #24]
     e22:	6a3a      	ldr	r2, [r7, #32]
     e24:	605a      	str	r2, [r3, #4]

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);
     e26:	687b      	ldr	r3, [r7, #4]
     e28:	0018      	movs	r0, r3
     e2a:	4b09      	ldr	r3, [pc, #36]	; (e50 <_usart_set_config+0x2d4>)
     e2c:	4798      	blx	r3

	/* Write configuration to CTRLA */
	usart_hw->CTRLA.reg = ctrla;
     e2e:	69bb      	ldr	r3, [r7, #24]
     e30:	6a7a      	ldr	r2, [r7, #36]	; 0x24
     e32:	601a      	str	r2, [r3, #0]
		_usart_wait_for_sync(module);
		usart_hw->CTRLC.reg = ctrlc;
	}
#endif

	return STATUS_OK;
     e34:	2300      	movs	r3, #0
}
     e36:	0018      	movs	r0, r3
     e38:	46bd      	mov	sp, r7
     e3a:	b00a      	add	sp, #40	; 0x28
     e3c:	bdb0      	pop	{r4, r5, r7, pc}
     e3e:	46c0      	nop			; (mov r8, r8)
     e40:	00000a2d 	.word	0x00000a2d
     e44:	000021ad 	.word	0x000021ad
     e48:	000005a7 	.word	0x000005a7
     e4c:	00000625 	.word	0x00000625
     e50:	00000b59 	.word	0x00000b59
     e54:	00000b19 	.word	0x00000b19

00000e58 <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
     e58:	b590      	push	{r4, r7, lr}
     e5a:	b093      	sub	sp, #76	; 0x4c
     e5c:	af00      	add	r7, sp, #0
     e5e:	60f8      	str	r0, [r7, #12]
     e60:	60b9      	str	r1, [r7, #8]
     e62:	607a      	str	r2, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(hw);
	Assert(config);

	enum status_code status_code = STATUS_OK;
     e64:	233b      	movs	r3, #59	; 0x3b
     e66:	18fb      	adds	r3, r7, r3
     e68:	2200      	movs	r2, #0
     e6a:	701a      	strb	r2, [r3, #0]

	/* Assign module pointer to software instance struct */
	module->hw = hw;
     e6c:	68fb      	ldr	r3, [r7, #12]
     e6e:	68ba      	ldr	r2, [r7, #8]
     e70:	601a      	str	r2, [r3, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
     e72:	68fb      	ldr	r3, [r7, #12]
     e74:	681b      	ldr	r3, [r3, #0]
     e76:	637b      	str	r3, [r7, #52]	; 0x34

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     e78:	68fb      	ldr	r3, [r7, #12]
     e7a:	681b      	ldr	r3, [r3, #0]
     e7c:	0018      	movs	r0, r3
     e7e:	4b86      	ldr	r3, [pc, #536]	; (1098 <usart_init+0x240>)
     e80:	4798      	blx	r3
     e82:	0003      	movs	r3, r0
     e84:	633b      	str	r3, [r7, #48]	; 0x30
		gclk_index	= SERCOM5_GCLK_ID_CORE;
    } else {
    	gclk_index	= sercom_index + SERCOM0_GCLK_ID_CORE;
    }
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
     e86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
     e88:	3302      	adds	r3, #2
     e8a:	62fb      	str	r3, [r7, #44]	; 0x2c
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     e8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
     e8e:	3314      	adds	r3, #20
     e90:	62bb      	str	r3, [r7, #40]	; 0x28
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
     e92:	6b7b      	ldr	r3, [r7, #52]	; 0x34
     e94:	681b      	ldr	r3, [r3, #0]
     e96:	2201      	movs	r2, #1
     e98:	4013      	ands	r3, r2
     e9a:	d001      	beq.n	ea0 <usart_init+0x48>
		/* The module is busy resetting itself */
		return STATUS_BUSY;
     e9c:	2305      	movs	r3, #5
     e9e:	e0f6      	b.n	108e <usart_init+0x236>
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
     ea0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
     ea2:	681b      	ldr	r3, [r3, #0]
     ea4:	2202      	movs	r2, #2
     ea6:	4013      	ands	r3, r2
     ea8:	d001      	beq.n	eae <usart_init+0x56>
		/* Check the module is enabled */
		return STATUS_ERR_DENIED;
     eaa:	231c      	movs	r3, #28
     eac:	e0ef      	b.n	108e <usart_init+0x236>
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, 1 << pm_index);
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);	
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
     eae:	2201      	movs	r2, #1
     eb0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
     eb2:	409a      	lsls	r2, r3
     eb4:	0013      	movs	r3, r2
     eb6:	0019      	movs	r1, r3
     eb8:	2002      	movs	r0, #2
     eba:	4b78      	ldr	r3, [pc, #480]	; (109c <usart_init+0x244>)
     ebc:	4798      	blx	r3
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
     ebe:	2324      	movs	r3, #36	; 0x24
     ec0:	18fb      	adds	r3, r7, r3
     ec2:	0018      	movs	r0, r3
     ec4:	4b76      	ldr	r3, [pc, #472]	; (10a0 <usart_init+0x248>)
     ec6:	4798      	blx	r3
	gclk_chan_conf.source_generator = config->generator_source;
     ec8:	687b      	ldr	r3, [r7, #4]
     eca:	222d      	movs	r2, #45	; 0x2d
     ecc:	5c9a      	ldrb	r2, [r3, r2]
     ece:	2324      	movs	r3, #36	; 0x24
     ed0:	18fb      	adds	r3, r7, r3
     ed2:	701a      	strb	r2, [r3, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
     ed4:	6abb      	ldr	r3, [r7, #40]	; 0x28
     ed6:	b2db      	uxtb	r3, r3
     ed8:	2224      	movs	r2, #36	; 0x24
     eda:	18ba      	adds	r2, r7, r2
     edc:	0011      	movs	r1, r2
     ede:	0018      	movs	r0, r3
     ee0:	4b70      	ldr	r3, [pc, #448]	; (10a4 <usart_init+0x24c>)
     ee2:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
     ee4:	6abb      	ldr	r3, [r7, #40]	; 0x28
     ee6:	b2db      	uxtb	r3, r3
     ee8:	0018      	movs	r0, r3
     eea:	4b6f      	ldr	r3, [pc, #444]	; (10a8 <usart_init+0x250>)
     eec:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
     eee:	687b      	ldr	r3, [r7, #4]
     ef0:	222d      	movs	r2, #45	; 0x2d
     ef2:	5c9b      	ldrb	r3, [r3, r2]
     ef4:	2100      	movs	r1, #0
     ef6:	0018      	movs	r0, r3
     ef8:	4b6c      	ldr	r3, [pc, #432]	; (10ac <usart_init+0x254>)
     efa:	4798      	blx	r3

	/* Set character size */
	module->character_size = config->character_size;
     efc:	687b      	ldr	r3, [r7, #4]
     efe:	7ada      	ldrb	r2, [r3, #11]
     f00:	68fb      	ldr	r3, [r7, #12]
     f02:	715a      	strb	r2, [r3, #5]

	/* Set transmitter and receiver status */
	module->receiver_enabled = config->receiver_enable;
     f04:	687b      	ldr	r3, [r7, #4]
     f06:	2224      	movs	r2, #36	; 0x24
     f08:	5c9a      	ldrb	r2, [r3, r2]
     f0a:	68fb      	ldr	r3, [r7, #12]
     f0c:	719a      	strb	r2, [r3, #6]
	module->transmitter_enabled = config->transmitter_enable;
     f0e:	687b      	ldr	r3, [r7, #4]
     f10:	2225      	movs	r2, #37	; 0x25
     f12:	5c9a      	ldrb	r2, [r3, r2]
     f14:	68fb      	ldr	r3, [r7, #12]
     f16:	71da      	strb	r2, [r3, #7]

#ifdef FEATURE_USART_LIN_SLAVE
	module->lin_slave_enabled = config->lin_slave_enable;
     f18:	687b      	ldr	r3, [r7, #4]
     f1a:	7eda      	ldrb	r2, [r3, #27]
     f1c:	68fb      	ldr	r3, [r7, #12]
     f1e:	721a      	strb	r2, [r3, #8]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
     f20:	687b      	ldr	r3, [r7, #4]
     f22:	7f1a      	ldrb	r2, [r3, #28]
     f24:	68fb      	ldr	r3, [r7, #12]
     f26:	725a      	strb	r2, [r3, #9]
#endif
#ifdef FEATURE_USART_ISO7816
	module->iso7816_mode_enabled = config->iso7816_config.enabled;
#endif
	/* Set configuration according to the config struct */
	status_code = _usart_set_config(module, config);
     f28:	233b      	movs	r3, #59	; 0x3b
     f2a:	18fc      	adds	r4, r7, r3
     f2c:	687a      	ldr	r2, [r7, #4]
     f2e:	68fb      	ldr	r3, [r7, #12]
     f30:	0011      	movs	r1, r2
     f32:	0018      	movs	r0, r3
     f34:	4b5e      	ldr	r3, [pc, #376]	; (10b0 <usart_init+0x258>)
     f36:	4798      	blx	r3
     f38:	0003      	movs	r3, r0
     f3a:	7023      	strb	r3, [r4, #0]
	if(status_code != STATUS_OK) {
     f3c:	233b      	movs	r3, #59	; 0x3b
     f3e:	18fb      	adds	r3, r7, r3
     f40:	781b      	ldrb	r3, [r3, #0]
     f42:	2b00      	cmp	r3, #0
     f44:	d003      	beq.n	f4e <usart_init+0xf6>
		return status_code;
     f46:	233b      	movs	r3, #59	; 0x3b
     f48:	18fb      	adds	r3, r7, r3
     f4a:	781b      	ldrb	r3, [r3, #0]
     f4c:	e09f      	b.n	108e <usart_init+0x236>
	}

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
     f4e:	2320      	movs	r3, #32
     f50:	18fb      	adds	r3, r7, r3
     f52:	0018      	movs	r0, r3
     f54:	4b57      	ldr	r3, [pc, #348]	; (10b4 <usart_init+0x25c>)
     f56:	4798      	blx	r3
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
     f58:	2320      	movs	r3, #32
     f5a:	18fb      	adds	r3, r7, r3
     f5c:	2200      	movs	r2, #0
     f5e:	705a      	strb	r2, [r3, #1]
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
     f60:	2320      	movs	r3, #32
     f62:	18fb      	adds	r3, r7, r3
     f64:	2200      	movs	r2, #0
     f66:	709a      	strb	r2, [r3, #2]

	uint32_t pad_pinmuxes[] = {
			config->pinmux_pad0, config->pinmux_pad1,
     f68:	687b      	ldr	r3, [r7, #4]
     f6a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
	uint32_t pad_pinmuxes[] = {
     f6c:	2310      	movs	r3, #16
     f6e:	18fb      	adds	r3, r7, r3
     f70:	601a      	str	r2, [r3, #0]
			config->pinmux_pad0, config->pinmux_pad1,
     f72:	687b      	ldr	r3, [r7, #4]
     f74:	6b5a      	ldr	r2, [r3, #52]	; 0x34
	uint32_t pad_pinmuxes[] = {
     f76:	2310      	movs	r3, #16
     f78:	18fb      	adds	r3, r7, r3
     f7a:	605a      	str	r2, [r3, #4]
			config->pinmux_pad2, config->pinmux_pad3
     f7c:	687b      	ldr	r3, [r7, #4]
     f7e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
	uint32_t pad_pinmuxes[] = {
     f80:	2310      	movs	r3, #16
     f82:	18fb      	adds	r3, r7, r3
     f84:	609a      	str	r2, [r3, #8]
			config->pinmux_pad2, config->pinmux_pad3
     f86:	687b      	ldr	r3, [r7, #4]
     f88:	6bda      	ldr	r2, [r3, #60]	; 0x3c
	uint32_t pad_pinmuxes[] = {
     f8a:	2310      	movs	r3, #16
     f8c:	18fb      	adds	r3, r7, r3
     f8e:	60da      	str	r2, [r3, #12]
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
     f90:	2347      	movs	r3, #71	; 0x47
     f92:	18fb      	adds	r3, r7, r3
     f94:	2200      	movs	r2, #0
     f96:	701a      	strb	r2, [r3, #0]
     f98:	e02c      	b.n	ff4 <usart_init+0x19c>
		uint32_t current_pinmux = pad_pinmuxes[pad];
     f9a:	2347      	movs	r3, #71	; 0x47
     f9c:	18fb      	adds	r3, r7, r3
     f9e:	781a      	ldrb	r2, [r3, #0]
     fa0:	2310      	movs	r3, #16
     fa2:	18fb      	adds	r3, r7, r3
     fa4:	0092      	lsls	r2, r2, #2
     fa6:	58d3      	ldr	r3, [r2, r3]
     fa8:	643b      	str	r3, [r7, #64]	; 0x40

		if (current_pinmux == PINMUX_DEFAULT) {
     faa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
     fac:	2b00      	cmp	r3, #0
     fae:	d109      	bne.n	fc4 <usart_init+0x16c>
			current_pinmux = _sercom_get_default_pad(hw, pad);
     fb0:	2347      	movs	r3, #71	; 0x47
     fb2:	18fb      	adds	r3, r7, r3
     fb4:	781a      	ldrb	r2, [r3, #0]
     fb6:	68bb      	ldr	r3, [r7, #8]
     fb8:	0011      	movs	r1, r2
     fba:	0018      	movs	r0, r3
     fbc:	4b3e      	ldr	r3, [pc, #248]	; (10b8 <usart_init+0x260>)
     fbe:	4798      	blx	r3
     fc0:	0003      	movs	r3, r0
     fc2:	643b      	str	r3, [r7, #64]	; 0x40
		}

		if (current_pinmux != PINMUX_UNUSED) {
     fc4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
     fc6:	3301      	adds	r3, #1
     fc8:	d00d      	beq.n	fe6 <usart_init+0x18e>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
     fca:	6c3b      	ldr	r3, [r7, #64]	; 0x40
     fcc:	b2da      	uxtb	r2, r3
     fce:	2320      	movs	r3, #32
     fd0:	18fb      	adds	r3, r7, r3
     fd2:	701a      	strb	r2, [r3, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
     fd4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
     fd6:	0c1b      	lsrs	r3, r3, #16
     fd8:	b2db      	uxtb	r3, r3
     fda:	2220      	movs	r2, #32
     fdc:	18ba      	adds	r2, r7, r2
     fde:	0011      	movs	r1, r2
     fe0:	0018      	movs	r0, r3
     fe2:	4b36      	ldr	r3, [pc, #216]	; (10bc <usart_init+0x264>)
     fe4:	4798      	blx	r3
	for (uint8_t pad = 0; pad < 4; pad++) {
     fe6:	2347      	movs	r3, #71	; 0x47
     fe8:	18fb      	adds	r3, r7, r3
     fea:	781a      	ldrb	r2, [r3, #0]
     fec:	2347      	movs	r3, #71	; 0x47
     fee:	18fb      	adds	r3, r7, r3
     ff0:	3201      	adds	r2, #1
     ff2:	701a      	strb	r2, [r3, #0]
     ff4:	2347      	movs	r3, #71	; 0x47
     ff6:	18fb      	adds	r3, r7, r3
     ff8:	781b      	ldrb	r3, [r3, #0]
     ffa:	2b03      	cmp	r3, #3
     ffc:	d9cd      	bls.n	f9a <usart_init+0x142>
		}
	}

#if USART_CALLBACK_MODE == true
	/* Initialize parameters */
	for (uint32_t i = 0; i < USART_CALLBACK_N; i++) {
     ffe:	2300      	movs	r3, #0
    1000:	63fb      	str	r3, [r7, #60]	; 0x3c
    1002:	e00a      	b.n	101a <usart_init+0x1c2>
		module->callback[i]            = NULL;
    1004:	68fa      	ldr	r2, [r7, #12]
    1006:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    1008:	3302      	adds	r3, #2
    100a:	009b      	lsls	r3, r3, #2
    100c:	18d3      	adds	r3, r2, r3
    100e:	3304      	adds	r3, #4
    1010:	2200      	movs	r2, #0
    1012:	601a      	str	r2, [r3, #0]
	for (uint32_t i = 0; i < USART_CALLBACK_N; i++) {
    1014:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    1016:	3301      	adds	r3, #1
    1018:	63fb      	str	r3, [r7, #60]	; 0x3c
    101a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    101c:	2b05      	cmp	r3, #5
    101e:	d9f1      	bls.n	1004 <usart_init+0x1ac>
	}

	module->tx_buffer_ptr              = NULL;
    1020:	68fb      	ldr	r3, [r7, #12]
    1022:	2200      	movs	r2, #0
    1024:	629a      	str	r2, [r3, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
    1026:	68fb      	ldr	r3, [r7, #12]
    1028:	2200      	movs	r2, #0
    102a:	625a      	str	r2, [r3, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
    102c:	68fb      	ldr	r3, [r7, #12]
    102e:	2200      	movs	r2, #0
    1030:	85da      	strh	r2, [r3, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
    1032:	68fb      	ldr	r3, [r7, #12]
    1034:	2200      	movs	r2, #0
    1036:	859a      	strh	r2, [r3, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
    1038:	68fb      	ldr	r3, [r7, #12]
    103a:	2230      	movs	r2, #48	; 0x30
    103c:	2100      	movs	r1, #0
    103e:	5499      	strb	r1, [r3, r2]
	module->callback_enable_mask       = 0x00;
    1040:	68fb      	ldr	r3, [r7, #12]
    1042:	2231      	movs	r2, #49	; 0x31
    1044:	2100      	movs	r1, #0
    1046:	5499      	strb	r1, [r3, r2]
	module->rx_status                  = STATUS_OK;
    1048:	68fb      	ldr	r3, [r7, #12]
    104a:	2232      	movs	r2, #50	; 0x32
    104c:	2100      	movs	r1, #0
    104e:	5499      	strb	r1, [r3, r2]
	module->tx_status                  = STATUS_OK;
    1050:	68fb      	ldr	r3, [r7, #12]
    1052:	2233      	movs	r2, #51	; 0x33
    1054:	2100      	movs	r1, #0
    1056:	5499      	strb	r1, [r3, r2]

	/* Set interrupt handler and register USART software module struct in
	 * look-up table */
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    1058:	68fb      	ldr	r3, [r7, #12]
    105a:	681b      	ldr	r3, [r3, #0]
    105c:	2227      	movs	r2, #39	; 0x27
    105e:	18bc      	adds	r4, r7, r2
    1060:	0018      	movs	r0, r3
    1062:	4b0d      	ldr	r3, [pc, #52]	; (1098 <usart_init+0x240>)
    1064:	4798      	blx	r3
    1066:	0003      	movs	r3, r0
    1068:	7023      	strb	r3, [r4, #0]
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
    106a:	4a15      	ldr	r2, [pc, #84]	; (10c0 <usart_init+0x268>)
    106c:	2327      	movs	r3, #39	; 0x27
    106e:	18fb      	adds	r3, r7, r3
    1070:	781b      	ldrb	r3, [r3, #0]
    1072:	0011      	movs	r1, r2
    1074:	0018      	movs	r0, r3
    1076:	4b13      	ldr	r3, [pc, #76]	; (10c4 <usart_init+0x26c>)
    1078:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    107a:	2327      	movs	r3, #39	; 0x27
    107c:	18fb      	adds	r3, r7, r3
    107e:	781a      	ldrb	r2, [r3, #0]
    1080:	4b11      	ldr	r3, [pc, #68]	; (10c8 <usart_init+0x270>)
    1082:	0092      	lsls	r2, r2, #2
    1084:	68f9      	ldr	r1, [r7, #12]
    1086:	50d1      	str	r1, [r2, r3]
#endif

	return status_code;
    1088:	233b      	movs	r3, #59	; 0x3b
    108a:	18fb      	adds	r3, r7, r3
    108c:	781b      	ldrb	r3, [r3, #0]
}
    108e:	0018      	movs	r0, r3
    1090:	46bd      	mov	sp, r7
    1092:	b013      	add	sp, #76	; 0x4c
    1094:	bd90      	pop	{r4, r7, pc}
    1096:	46c0      	nop			; (mov r8, r8)
    1098:	00000a2d 	.word	0x00000a2d
    109c:	00000a95 	.word	0x00000a95
    10a0:	00000a7d 	.word	0x00000a7d
    10a4:	00002089 	.word	0x00002089
    10a8:	000020cd 	.word	0x000020cd
    10ac:	000007e5 	.word	0x000007e5
    10b0:	00000b7d 	.word	0x00000b7d
    10b4:	00000af1 	.word	0x00000af1
    10b8:	00000871 	.word	0x00000871
    10bc:	00002375 	.word	0x00002375
    10c0:	0000138d 	.word	0x0000138d
    10c4:	000016e1 	.word	0x000016e1
    10c8:	20000494 	.word	0x20000494

000010cc <usart_write_wait>:
 * \retval STATUS_ERR_DENIED If the transmitter is not enabled
 */
enum status_code usart_write_wait(
		struct usart_module *const module,
		const uint16_t tx_data)
{
    10cc:	b580      	push	{r7, lr}
    10ce:	b084      	sub	sp, #16
    10d0:	af00      	add	r7, sp, #0
    10d2:	6078      	str	r0, [r7, #4]
    10d4:	000a      	movs	r2, r1
    10d6:	1cbb      	adds	r3, r7, #2
    10d8:	801a      	strh	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    10da:	687b      	ldr	r3, [r7, #4]
    10dc:	681b      	ldr	r3, [r3, #0]
    10de:	60fb      	str	r3, [r7, #12]

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    10e0:	687b      	ldr	r3, [r7, #4]
    10e2:	79db      	ldrb	r3, [r3, #7]
    10e4:	2201      	movs	r2, #1
    10e6:	4053      	eors	r3, r2
    10e8:	b2db      	uxtb	r3, r3
    10ea:	2b00      	cmp	r3, #0
    10ec:	d001      	beq.n	10f2 <usart_write_wait+0x26>
		return STATUS_ERR_DENIED;
    10ee:	231c      	movs	r3, #28
    10f0:	e017      	b.n	1122 <usart_write_wait+0x56>
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
    10f2:	687b      	ldr	r3, [r7, #4]
    10f4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
    10f6:	b29b      	uxth	r3, r3
    10f8:	2b00      	cmp	r3, #0
    10fa:	d001      	beq.n	1100 <usart_write_wait+0x34>
		return STATUS_BUSY;
    10fc:	2305      	movs	r3, #5
    10fe:	e010      	b.n	1122 <usart_write_wait+0x56>
		return STATUS_BUSY;
	}
#endif

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);
    1100:	687b      	ldr	r3, [r7, #4]
    1102:	0018      	movs	r0, r3
    1104:	4b09      	ldr	r3, [pc, #36]	; (112c <usart_write_wait+0x60>)
    1106:	4798      	blx	r3

	/* Write data to USART module */
	usart_hw->DATA.reg = tx_data;
    1108:	68fb      	ldr	r3, [r7, #12]
    110a:	1cba      	adds	r2, r7, #2
    110c:	8812      	ldrh	r2, [r2, #0]
    110e:	851a      	strh	r2, [r3, #40]	; 0x28

	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
    1110:	46c0      	nop			; (mov r8, r8)
    1112:	68fb      	ldr	r3, [r7, #12]
    1114:	7e1b      	ldrb	r3, [r3, #24]
    1116:	b2db      	uxtb	r3, r3
    1118:	001a      	movs	r2, r3
    111a:	2302      	movs	r3, #2
    111c:	4013      	ands	r3, r2
    111e:	d0f8      	beq.n	1112 <usart_write_wait+0x46>
		/* Wait until data is sent */
	}

	return STATUS_OK;
    1120:	2300      	movs	r3, #0
}
    1122:	0018      	movs	r0, r3
    1124:	46bd      	mov	sp, r7
    1126:	b004      	add	sp, #16
    1128:	bd80      	pop	{r7, pc}
    112a:	46c0      	nop			; (mov r8, r8)
    112c:	00000b59 	.word	0x00000b59

00001130 <usart_read_wait>:
 * \retval STATUS_ERR_DENIED        If the receiver is not enabled
 */
enum status_code usart_read_wait(
		struct usart_module *const module,
		uint16_t *const rx_data)
{
    1130:	b580      	push	{r7, lr}
    1132:	b084      	sub	sp, #16
    1134:	af00      	add	r7, sp, #0
    1136:	6078      	str	r0, [r7, #4]
    1138:	6039      	str	r1, [r7, #0]

	/* Error variable */
	uint8_t error_code;

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    113a:	687b      	ldr	r3, [r7, #4]
    113c:	681b      	ldr	r3, [r3, #0]
    113e:	60fb      	str	r3, [r7, #12]

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    1140:	687b      	ldr	r3, [r7, #4]
    1142:	799b      	ldrb	r3, [r3, #6]
    1144:	2201      	movs	r2, #1
    1146:	4053      	eors	r3, r2
    1148:	b2db      	uxtb	r3, r3
    114a:	2b00      	cmp	r3, #0
    114c:	d001      	beq.n	1152 <usart_read_wait+0x22>
		return STATUS_ERR_DENIED;
    114e:	231c      	movs	r3, #28
    1150:	e05e      	b.n	1210 <usart_read_wait+0xe0>
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_rx_buffer_length > 0) {
    1152:	687b      	ldr	r3, [r7, #4]
    1154:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
    1156:	b29b      	uxth	r3, r3
    1158:	2b00      	cmp	r3, #0
    115a:	d001      	beq.n	1160 <usart_read_wait+0x30>
		return STATUS_BUSY;
    115c:	2305      	movs	r3, #5
    115e:	e057      	b.n	1210 <usart_read_wait+0xe0>
	}
#endif

	/* Check if USART has new data */
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC)) {
    1160:	68fb      	ldr	r3, [r7, #12]
    1162:	7e1b      	ldrb	r3, [r3, #24]
    1164:	b2db      	uxtb	r3, r3
    1166:	001a      	movs	r2, r3
    1168:	2304      	movs	r3, #4
    116a:	4013      	ands	r3, r2
    116c:	d101      	bne.n	1172 <usart_read_wait+0x42>
		/* Return error code */
		return STATUS_BUSY;
    116e:	2305      	movs	r3, #5
    1170:	e04e      	b.n	1210 <usart_read_wait+0xe0>
	}

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);
    1172:	687b      	ldr	r3, [r7, #4]
    1174:	0018      	movs	r0, r3
    1176:	4b28      	ldr	r3, [pc, #160]	; (1218 <usart_read_wait+0xe8>)
    1178:	4798      	blx	r3

	/* Read out the status code and mask away all but the 3 LSBs*/
	error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    117a:	68fb      	ldr	r3, [r7, #12]
    117c:	8b5b      	ldrh	r3, [r3, #26]
    117e:	b29b      	uxth	r3, r3
    1180:	b2da      	uxtb	r2, r3
    1182:	230b      	movs	r3, #11
    1184:	18fb      	adds	r3, r7, r3
    1186:	213f      	movs	r1, #63	; 0x3f
    1188:	400a      	ands	r2, r1
    118a:	701a      	strb	r2, [r3, #0]

	/* Check if an error has occurred during the receiving */
	if (error_code) {
    118c:	230b      	movs	r3, #11
    118e:	18fb      	adds	r3, r7, r3
    1190:	781b      	ldrb	r3, [r3, #0]
    1192:	2b00      	cmp	r3, #0
    1194:	d036      	beq.n	1204 <usart_read_wait+0xd4>
		/* Check which error occurred */
		if (error_code & SERCOM_USART_STATUS_FERR) {
    1196:	230b      	movs	r3, #11
    1198:	18fb      	adds	r3, r7, r3
    119a:	781b      	ldrb	r3, [r3, #0]
    119c:	2202      	movs	r2, #2
    119e:	4013      	ands	r3, r2
    11a0:	d004      	beq.n	11ac <usart_read_wait+0x7c>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    11a2:	68fb      	ldr	r3, [r7, #12]
    11a4:	2202      	movs	r2, #2
    11a6:	835a      	strh	r2, [r3, #26]

			return STATUS_ERR_BAD_FORMAT;
    11a8:	231a      	movs	r3, #26
    11aa:	e031      	b.n	1210 <usart_read_wait+0xe0>
		} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    11ac:	230b      	movs	r3, #11
    11ae:	18fb      	adds	r3, r7, r3
    11b0:	781b      	ldrb	r3, [r3, #0]
    11b2:	2204      	movs	r2, #4
    11b4:	4013      	ands	r3, r2
    11b6:	d004      	beq.n	11c2 <usart_read_wait+0x92>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    11b8:	68fb      	ldr	r3, [r7, #12]
    11ba:	2204      	movs	r2, #4
    11bc:	835a      	strh	r2, [r3, #26]

			return STATUS_ERR_OVERFLOW;
    11be:	231e      	movs	r3, #30
    11c0:	e026      	b.n	1210 <usart_read_wait+0xe0>
		} else if (error_code & SERCOM_USART_STATUS_PERR) {
    11c2:	230b      	movs	r3, #11
    11c4:	18fb      	adds	r3, r7, r3
    11c6:	781b      	ldrb	r3, [r3, #0]
    11c8:	2201      	movs	r2, #1
    11ca:	4013      	ands	r3, r2
    11cc:	d004      	beq.n	11d8 <usart_read_wait+0xa8>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    11ce:	68fb      	ldr	r3, [r7, #12]
    11d0:	2201      	movs	r2, #1
    11d2:	835a      	strh	r2, [r3, #26]

			return STATUS_ERR_BAD_DATA;
    11d4:	2313      	movs	r3, #19
    11d6:	e01b      	b.n	1210 <usart_read_wait+0xe0>
		}
#ifdef FEATURE_USART_LIN_SLAVE
		else if (error_code & SERCOM_USART_STATUS_ISF) {
    11d8:	230b      	movs	r3, #11
    11da:	18fb      	adds	r3, r7, r3
    11dc:	781b      	ldrb	r3, [r3, #0]
    11de:	2210      	movs	r2, #16
    11e0:	4013      	ands	r3, r2
    11e2:	d004      	beq.n	11ee <usart_read_wait+0xbe>
			/* Clear flag by writing 1 to it  and
			 *  return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    11e4:	68fb      	ldr	r3, [r7, #12]
    11e6:	2210      	movs	r2, #16
    11e8:	835a      	strh	r2, [r3, #26]

			return STATUS_ERR_PROTOCOL;
    11ea:	2342      	movs	r3, #66	; 0x42
    11ec:	e010      	b.n	1210 <usart_read_wait+0xe0>
		}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
		else if (error_code & SERCOM_USART_STATUS_COLL) {
    11ee:	230b      	movs	r3, #11
    11f0:	18fb      	adds	r3, r7, r3
    11f2:	781b      	ldrb	r3, [r3, #0]
    11f4:	2220      	movs	r2, #32
    11f6:	4013      	ands	r3, r2
    11f8:	d004      	beq.n	1204 <usart_read_wait+0xd4>
			/* Clear flag by writing 1 to it
			 *  return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    11fa:	68fb      	ldr	r3, [r7, #12]
    11fc:	2220      	movs	r2, #32
    11fe:	835a      	strh	r2, [r3, #26]

			return STATUS_ERR_PACKET_COLLISION;
    1200:	2341      	movs	r3, #65	; 0x41
    1202:	e005      	b.n	1210 <usart_read_wait+0xe0>
		}
#endif
	}

	/* Read data from USART module */
	*rx_data = usart_hw->DATA.reg;
    1204:	68fb      	ldr	r3, [r7, #12]
    1206:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    1208:	b29a      	uxth	r2, r3
    120a:	683b      	ldr	r3, [r7, #0]
    120c:	801a      	strh	r2, [r3, #0]

	return STATUS_OK;
    120e:	2300      	movs	r3, #0
}
    1210:	0018      	movs	r0, r3
    1212:	46bd      	mov	sp, r7
    1214:	b004      	add	sp, #16
    1216:	bd80      	pop	{r7, pc}
    1218:	00000b59 	.word	0x00000b59

0000121c <usart_write_buffer_wait>:
 */
enum status_code usart_write_buffer_wait(
		struct usart_module *const module,
		const uint8_t *tx_data,
		uint16_t length)
{
    121c:	b580      	push	{r7, lr}
    121e:	b08a      	sub	sp, #40	; 0x28
    1220:	af00      	add	r7, sp, #0
    1222:	60f8      	str	r0, [r7, #12]
    1224:	60b9      	str	r1, [r7, #8]
    1226:	1dbb      	adds	r3, r7, #6
    1228:	801a      	strh	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Check if the buffer length is valid */
	if (length == 0) {
    122a:	1dbb      	adds	r3, r7, #6
    122c:	881b      	ldrh	r3, [r3, #0]
    122e:	2b00      	cmp	r3, #0
    1230:	d101      	bne.n	1236 <usart_write_buffer_wait+0x1a>
		return STATUS_ERR_INVALID_ARG;
    1232:	2317      	movs	r3, #23
    1234:	e07e      	b.n	1334 <usart_write_buffer_wait+0x118>
	}

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    1236:	68fb      	ldr	r3, [r7, #12]
    1238:	79db      	ldrb	r3, [r3, #7]
    123a:	2201      	movs	r2, #1
    123c:	4053      	eors	r3, r2
    123e:	b2db      	uxtb	r3, r3
    1240:	2b00      	cmp	r3, #0
    1242:	d001      	beq.n	1248 <usart_write_buffer_wait+0x2c>
		return STATUS_ERR_DENIED;
    1244:	231c      	movs	r3, #28
    1246:	e075      	b.n	1334 <usart_write_buffer_wait+0x118>
	}

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    1248:	68fb      	ldr	r3, [r7, #12]
    124a:	681b      	ldr	r3, [r3, #0]
    124c:	617b      	str	r3, [r7, #20]

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);
    124e:	68fb      	ldr	r3, [r7, #12]
    1250:	0018      	movs	r0, r3
    1252:	4b3a      	ldr	r3, [pc, #232]	; (133c <usart_write_buffer_wait+0x120>)
    1254:	4798      	blx	r3

	uint16_t tx_pos = 0;
    1256:	2326      	movs	r3, #38	; 0x26
    1258:	18fb      	adds	r3, r7, r3
    125a:	2200      	movs	r2, #0
    125c:	801a      	strh	r2, [r3, #0]

	/* Blocks while buffer is being transferred */
	while (length--) {
    125e:	e048      	b.n	12f2 <usart_write_buffer_wait+0xd6>
		/* Wait for the USART to be ready for new data and abort
		* operation if it doesn't get ready within the timeout*/
		for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
    1260:	2300      	movs	r3, #0
    1262:	623b      	str	r3, [r7, #32]
    1264:	e00f      	b.n	1286 <usart_write_buffer_wait+0x6a>
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) {
    1266:	697b      	ldr	r3, [r7, #20]
    1268:	7e1b      	ldrb	r3, [r3, #24]
    126a:	b2db      	uxtb	r3, r3
    126c:	001a      	movs	r2, r3
    126e:	2301      	movs	r3, #1
    1270:	4013      	ands	r3, r2
    1272:	d10d      	bne.n	1290 <usart_write_buffer_wait+0x74>
				break;
			} else if (i == USART_TIMEOUT) {
    1274:	6a3b      	ldr	r3, [r7, #32]
    1276:	4a32      	ldr	r2, [pc, #200]	; (1340 <usart_write_buffer_wait+0x124>)
    1278:	4293      	cmp	r3, r2
    127a:	d101      	bne.n	1280 <usart_write_buffer_wait+0x64>
				return STATUS_ERR_TIMEOUT;
    127c:	2312      	movs	r3, #18
    127e:	e059      	b.n	1334 <usart_write_buffer_wait+0x118>
		for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
    1280:	6a3b      	ldr	r3, [r7, #32]
    1282:	3301      	adds	r3, #1
    1284:	623b      	str	r3, [r7, #32]
    1286:	6a3b      	ldr	r3, [r7, #32]
    1288:	4a2d      	ldr	r2, [pc, #180]	; (1340 <usart_write_buffer_wait+0x124>)
    128a:	4293      	cmp	r3, r2
    128c:	d9eb      	bls.n	1266 <usart_write_buffer_wait+0x4a>
    128e:	e000      	b.n	1292 <usart_write_buffer_wait+0x76>
				break;
    1290:	46c0      	nop			; (mov r8, r8)
			}
		}

		/* Data to send is at least 8 bits long */
		uint16_t data_to_send = tx_data[tx_pos++];
    1292:	2326      	movs	r3, #38	; 0x26
    1294:	18fb      	adds	r3, r7, r3
    1296:	881b      	ldrh	r3, [r3, #0]
    1298:	2226      	movs	r2, #38	; 0x26
    129a:	18ba      	adds	r2, r7, r2
    129c:	1c59      	adds	r1, r3, #1
    129e:	8011      	strh	r1, [r2, #0]
    12a0:	001a      	movs	r2, r3
    12a2:	68bb      	ldr	r3, [r7, #8]
    12a4:	189b      	adds	r3, r3, r2
    12a6:	781a      	ldrb	r2, [r3, #0]
    12a8:	231e      	movs	r3, #30
    12aa:	18fb      	adds	r3, r7, r3
    12ac:	801a      	strh	r2, [r3, #0]

		/* Check if the character size exceeds 8 bit */
		if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    12ae:	68fb      	ldr	r3, [r7, #12]
    12b0:	795b      	ldrb	r3, [r3, #5]
    12b2:	2b01      	cmp	r3, #1
    12b4:	d115      	bne.n	12e2 <usart_write_buffer_wait+0xc6>
			data_to_send |= (tx_data[tx_pos++] << 8);
    12b6:	2326      	movs	r3, #38	; 0x26
    12b8:	18fb      	adds	r3, r7, r3
    12ba:	881b      	ldrh	r3, [r3, #0]
    12bc:	2226      	movs	r2, #38	; 0x26
    12be:	18ba      	adds	r2, r7, r2
    12c0:	1c59      	adds	r1, r3, #1
    12c2:	8011      	strh	r1, [r2, #0]
    12c4:	001a      	movs	r2, r3
    12c6:	68bb      	ldr	r3, [r7, #8]
    12c8:	189b      	adds	r3, r3, r2
    12ca:	781b      	ldrb	r3, [r3, #0]
    12cc:	021b      	lsls	r3, r3, #8
    12ce:	b21a      	sxth	r2, r3
    12d0:	231e      	movs	r3, #30
    12d2:	18fb      	adds	r3, r7, r3
    12d4:	2100      	movs	r1, #0
    12d6:	5e5b      	ldrsh	r3, [r3, r1]
    12d8:	4313      	orrs	r3, r2
    12da:	b21a      	sxth	r2, r3
    12dc:	231e      	movs	r3, #30
    12de:	18fb      	adds	r3, r7, r3
    12e0:	801a      	strh	r2, [r3, #0]
		}

		/* Send the data through the USART module */
		usart_write_wait(module, data_to_send);
    12e2:	231e      	movs	r3, #30
    12e4:	18fb      	adds	r3, r7, r3
    12e6:	881a      	ldrh	r2, [r3, #0]
    12e8:	68fb      	ldr	r3, [r7, #12]
    12ea:	0011      	movs	r1, r2
    12ec:	0018      	movs	r0, r3
    12ee:	4b15      	ldr	r3, [pc, #84]	; (1344 <usart_write_buffer_wait+0x128>)
    12f0:	4798      	blx	r3
	while (length--) {
    12f2:	1dbb      	adds	r3, r7, #6
    12f4:	881b      	ldrh	r3, [r3, #0]
    12f6:	1dba      	adds	r2, r7, #6
    12f8:	1e59      	subs	r1, r3, #1
    12fa:	8011      	strh	r1, [r2, #0]
    12fc:	2b00      	cmp	r3, #0
    12fe:	d1af      	bne.n	1260 <usart_write_buffer_wait+0x44>
	}

	/* Wait until Transmit is complete or timeout */
	for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
    1300:	2300      	movs	r3, #0
    1302:	61bb      	str	r3, [r7, #24]
    1304:	e00f      	b.n	1326 <usart_write_buffer_wait+0x10a>
		if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC) {
    1306:	697b      	ldr	r3, [r7, #20]
    1308:	7e1b      	ldrb	r3, [r3, #24]
    130a:	b2db      	uxtb	r3, r3
    130c:	001a      	movs	r2, r3
    130e:	2302      	movs	r3, #2
    1310:	4013      	ands	r3, r2
    1312:	d10d      	bne.n	1330 <usart_write_buffer_wait+0x114>
			break;
		} else if (i == USART_TIMEOUT) {
    1314:	69bb      	ldr	r3, [r7, #24]
    1316:	4a0a      	ldr	r2, [pc, #40]	; (1340 <usart_write_buffer_wait+0x124>)
    1318:	4293      	cmp	r3, r2
    131a:	d101      	bne.n	1320 <usart_write_buffer_wait+0x104>
			return STATUS_ERR_TIMEOUT;
    131c:	2312      	movs	r3, #18
    131e:	e009      	b.n	1334 <usart_write_buffer_wait+0x118>
	for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
    1320:	69bb      	ldr	r3, [r7, #24]
    1322:	3301      	adds	r3, #1
    1324:	61bb      	str	r3, [r7, #24]
    1326:	69bb      	ldr	r3, [r7, #24]
    1328:	4a05      	ldr	r2, [pc, #20]	; (1340 <usart_write_buffer_wait+0x124>)
    132a:	4293      	cmp	r3, r2
    132c:	d9eb      	bls.n	1306 <usart_write_buffer_wait+0xea>
    132e:	e000      	b.n	1332 <usart_write_buffer_wait+0x116>
			break;
    1330:	46c0      	nop			; (mov r8, r8)
		}
	}

	return STATUS_OK;
    1332:	2300      	movs	r3, #0
}
    1334:	0018      	movs	r0, r3
    1336:	46bd      	mov	sp, r7
    1338:	b00a      	add	sp, #40	; 0x28
    133a:	bd80      	pop	{r7, pc}
    133c:	00000b59 	.word	0x00000b59
    1340:	0000ffff 	.word	0x0000ffff
    1344:	000010cd 	.word	0x000010cd

00001348 <usart_is_syncing>:
{
    1348:	b580      	push	{r7, lr}
    134a:	b084      	sub	sp, #16
    134c:	af00      	add	r7, sp, #0
    134e:	6078      	str	r0, [r7, #4]
	SercomUsart *const usart_hw = &(module->hw->USART);
    1350:	687b      	ldr	r3, [r7, #4]
    1352:	681b      	ldr	r3, [r3, #0]
    1354:	60fb      	str	r3, [r7, #12]
	return (usart_hw->SYNCBUSY.reg);
    1356:	68fb      	ldr	r3, [r7, #12]
    1358:	69db      	ldr	r3, [r3, #28]
    135a:	1e5a      	subs	r2, r3, #1
    135c:	4193      	sbcs	r3, r2
    135e:	b2db      	uxtb	r3, r3
}
    1360:	0018      	movs	r0, r3
    1362:	46bd      	mov	sp, r7
    1364:	b004      	add	sp, #16
    1366:	bd80      	pop	{r7, pc}

00001368 <_usart_wait_for_sync>:
{
    1368:	b580      	push	{r7, lr}
    136a:	b082      	sub	sp, #8
    136c:	af00      	add	r7, sp, #0
    136e:	6078      	str	r0, [r7, #4]
	while (usart_is_syncing(module)) {
    1370:	46c0      	nop			; (mov r8, r8)
    1372:	687b      	ldr	r3, [r7, #4]
    1374:	0018      	movs	r0, r3
    1376:	4b04      	ldr	r3, [pc, #16]	; (1388 <_usart_wait_for_sync+0x20>)
    1378:	4798      	blx	r3
    137a:	1e03      	subs	r3, r0, #0
    137c:	d1f9      	bne.n	1372 <_usart_wait_for_sync+0xa>
}
    137e:	46c0      	nop			; (mov r8, r8)
    1380:	46bd      	mov	sp, r7
    1382:	b002      	add	sp, #8
    1384:	bd80      	pop	{r7, pc}
    1386:	46c0      	nop			; (mov r8, r8)
    1388:	00001349 	.word	0x00001349

0000138c <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
    138c:	b580      	push	{r7, lr}
    138e:	b088      	sub	sp, #32
    1390:	af00      	add	r7, sp, #0
    1392:	0002      	movs	r2, r0
    1394:	1dfb      	adds	r3, r7, #7
    1396:	701a      	strb	r2, [r3, #0]
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
		= (struct usart_module *)_sercom_instances[instance];
    1398:	1dfb      	adds	r3, r7, #7
    139a:	781a      	ldrb	r2, [r3, #0]
	struct usart_module *module
    139c:	4ba3      	ldr	r3, [pc, #652]	; (162c <_usart_interrupt_handler+0x2a0>)
    139e:	0092      	lsls	r2, r2, #2
    13a0:	58d3      	ldr	r3, [r2, r3]
    13a2:	61bb      	str	r3, [r7, #24]

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
    13a4:	69bb      	ldr	r3, [r7, #24]
    13a6:	681b      	ldr	r3, [r3, #0]
	SercomUsart *const usart_hw
    13a8:	617b      	str	r3, [r7, #20]

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);
    13aa:	69bb      	ldr	r3, [r7, #24]
    13ac:	0018      	movs	r0, r3
    13ae:	4ba0      	ldr	r3, [pc, #640]	; (1630 <_usart_interrupt_handler+0x2a4>)
    13b0:	4798      	blx	r3

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
    13b2:	697b      	ldr	r3, [r7, #20]
    13b4:	7e1b      	ldrb	r3, [r3, #24]
    13b6:	b2da      	uxtb	r2, r3
    13b8:	2312      	movs	r3, #18
    13ba:	18fb      	adds	r3, r7, r3
    13bc:	801a      	strh	r2, [r3, #0]
	interrupt_status &= usart_hw->INTENSET.reg;
    13be:	697b      	ldr	r3, [r7, #20]
    13c0:	7d9b      	ldrb	r3, [r3, #22]
    13c2:	b2db      	uxtb	r3, r3
    13c4:	b29a      	uxth	r2, r3
    13c6:	2312      	movs	r3, #18
    13c8:	18fb      	adds	r3, r7, r3
    13ca:	2112      	movs	r1, #18
    13cc:	1879      	adds	r1, r7, r1
    13ce:	8809      	ldrh	r1, [r1, #0]
    13d0:	400a      	ands	r2, r1
    13d2:	801a      	strh	r2, [r3, #0]
	callback_status = module->callback_reg_mask &
    13d4:	69bb      	ldr	r3, [r7, #24]
    13d6:	2230      	movs	r2, #48	; 0x30
    13d8:	5c9b      	ldrb	r3, [r3, r2]
			module->callback_enable_mask;
    13da:	69ba      	ldr	r2, [r7, #24]
    13dc:	2131      	movs	r1, #49	; 0x31
    13de:	5c52      	ldrb	r2, [r2, r1]
	callback_status = module->callback_reg_mask &
    13e0:	4013      	ands	r3, r2
    13e2:	b2da      	uxtb	r2, r3
    13e4:	2310      	movs	r3, #16
    13e6:	18fb      	adds	r3, r7, r3
    13e8:	801a      	strh	r2, [r3, #0]

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
    13ea:	2312      	movs	r3, #18
    13ec:	18fb      	adds	r3, r7, r3
    13ee:	881b      	ldrh	r3, [r3, #0]
    13f0:	2201      	movs	r2, #1
    13f2:	4013      	ands	r3, r2
    13f4:	d044      	beq.n	1480 <_usart_interrupt_handler+0xf4>
		if (module->remaining_tx_buffer_length) {
    13f6:	69bb      	ldr	r3, [r7, #24]
    13f8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
    13fa:	b29b      	uxth	r3, r3
    13fc:	2b00      	cmp	r3, #0
    13fe:	d03c      	beq.n	147a <_usart_interrupt_handler+0xee>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    1400:	69bb      	ldr	r3, [r7, #24]
    1402:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    1404:	781b      	ldrb	r3, [r3, #0]
    1406:	b2da      	uxtb	r2, r3
    1408:	231c      	movs	r3, #28
    140a:	18fb      	adds	r3, r7, r3
    140c:	801a      	strh	r2, [r3, #0]
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
    140e:	69bb      	ldr	r3, [r7, #24]
    1410:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    1412:	1c5a      	adds	r2, r3, #1
    1414:	69bb      	ldr	r3, [r7, #24]
    1416:	629a      	str	r2, [r3, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    1418:	69bb      	ldr	r3, [r7, #24]
    141a:	795b      	ldrb	r3, [r3, #5]
    141c:	2b01      	cmp	r3, #1
    141e:	d113      	bne.n	1448 <_usart_interrupt_handler+0xbc>
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
    1420:	69bb      	ldr	r3, [r7, #24]
    1422:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    1424:	781b      	ldrb	r3, [r3, #0]
    1426:	b2db      	uxtb	r3, r3
    1428:	021b      	lsls	r3, r3, #8
    142a:	b21a      	sxth	r2, r3
    142c:	231c      	movs	r3, #28
    142e:	18fb      	adds	r3, r7, r3
    1430:	2100      	movs	r1, #0
    1432:	5e5b      	ldrsh	r3, [r3, r1]
    1434:	4313      	orrs	r3, r2
    1436:	b21a      	sxth	r2, r3
    1438:	231c      	movs	r3, #28
    143a:	18fb      	adds	r3, r7, r3
    143c:	801a      	strh	r2, [r3, #0]
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
    143e:	69bb      	ldr	r3, [r7, #24]
    1440:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    1442:	1c5a      	adds	r2, r3, #1
    1444:	69bb      	ldr	r3, [r7, #24]
    1446:	629a      	str	r2, [r3, #40]	; 0x28
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
    1448:	231c      	movs	r3, #28
    144a:	18fb      	adds	r3, r7, r3
    144c:	881b      	ldrh	r3, [r3, #0]
    144e:	05db      	lsls	r3, r3, #23
    1450:	0ddb      	lsrs	r3, r3, #23
    1452:	b29a      	uxth	r2, r3
    1454:	697b      	ldr	r3, [r7, #20]
    1456:	851a      	strh	r2, [r3, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
    1458:	69bb      	ldr	r3, [r7, #24]
    145a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
    145c:	b29b      	uxth	r3, r3
    145e:	3b01      	subs	r3, #1
    1460:	b29b      	uxth	r3, r3
    1462:	69ba      	ldr	r2, [r7, #24]
    1464:	1c19      	adds	r1, r3, #0
    1466:	85d1      	strh	r1, [r2, #46]	; 0x2e
    1468:	2b00      	cmp	r3, #0
    146a:	d109      	bne.n	1480 <_usart_interrupt_handler+0xf4>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    146c:	697b      	ldr	r3, [r7, #20]
    146e:	2201      	movs	r2, #1
    1470:	751a      	strb	r2, [r3, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
    1472:	697b      	ldr	r3, [r7, #20]
    1474:	2202      	movs	r2, #2
    1476:	759a      	strb	r2, [r3, #22]
    1478:	e002      	b.n	1480 <_usart_interrupt_handler+0xf4>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    147a:	697b      	ldr	r3, [r7, #20]
    147c:	2201      	movs	r2, #1
    147e:	751a      	strb	r2, [r3, #20]
		}
	}

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
    1480:	2312      	movs	r3, #18
    1482:	18fb      	adds	r3, r7, r3
    1484:	881b      	ldrh	r3, [r3, #0]
    1486:	2202      	movs	r2, #2
    1488:	4013      	ands	r3, r2
    148a:	d011      	beq.n	14b0 <_usart_interrupt_handler+0x124>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
    148c:	697b      	ldr	r3, [r7, #20]
    148e:	2202      	movs	r2, #2
    1490:	751a      	strb	r2, [r3, #20]
		module->tx_status = STATUS_OK;
    1492:	69bb      	ldr	r3, [r7, #24]
    1494:	2233      	movs	r2, #51	; 0x33
    1496:	2100      	movs	r1, #0
    1498:	5499      	strb	r1, [r3, r2]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
    149a:	2310      	movs	r3, #16
    149c:	18fb      	adds	r3, r7, r3
    149e:	881b      	ldrh	r3, [r3, #0]
    14a0:	2201      	movs	r2, #1
    14a2:	4013      	ands	r3, r2
    14a4:	d004      	beq.n	14b0 <_usart_interrupt_handler+0x124>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
    14a6:	69bb      	ldr	r3, [r7, #24]
    14a8:	68db      	ldr	r3, [r3, #12]
    14aa:	69ba      	ldr	r2, [r7, #24]
    14ac:	0010      	movs	r0, r2
    14ae:	4798      	blx	r3
		}
	}

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
    14b0:	2312      	movs	r3, #18
    14b2:	18fb      	adds	r3, r7, r3
    14b4:	881b      	ldrh	r3, [r3, #0]
    14b6:	2204      	movs	r2, #4
    14b8:	4013      	ands	r3, r2
    14ba:	d100      	bne.n	14be <_usart_interrupt_handler+0x132>
    14bc:	e0bd      	b.n	163a <_usart_interrupt_handler+0x2ae>

		if (module->remaining_rx_buffer_length) {
    14be:	69bb      	ldr	r3, [r7, #24]
    14c0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
    14c2:	b29b      	uxth	r3, r3
    14c4:	2b00      	cmp	r3, #0
    14c6:	d100      	bne.n	14ca <_usart_interrupt_handler+0x13e>
    14c8:	e0b4      	b.n	1634 <_usart_interrupt_handler+0x2a8>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    14ca:	697b      	ldr	r3, [r7, #20]
    14cc:	8b5b      	ldrh	r3, [r3, #26]
    14ce:	b29b      	uxth	r3, r3
    14d0:	b2da      	uxtb	r2, r3
    14d2:	231f      	movs	r3, #31
    14d4:	18fb      	adds	r3, r7, r3
    14d6:	213f      	movs	r1, #63	; 0x3f
    14d8:	400a      	ands	r2, r1
    14da:	701a      	strb	r2, [r3, #0]
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
    14dc:	231f      	movs	r3, #31
    14de:	18fb      	adds	r3, r7, r3
    14e0:	781b      	ldrb	r3, [r3, #0]
    14e2:	2208      	movs	r2, #8
    14e4:	4013      	ands	r3, r2
    14e6:	d007      	beq.n	14f8 <_usart_interrupt_handler+0x16c>
				error_code &= ~SERCOM_USART_STATUS_CTS;
    14e8:	231f      	movs	r3, #31
    14ea:	18fb      	adds	r3, r7, r3
    14ec:	221f      	movs	r2, #31
    14ee:	18ba      	adds	r2, r7, r2
    14f0:	7812      	ldrb	r2, [r2, #0]
    14f2:	2108      	movs	r1, #8
    14f4:	438a      	bics	r2, r1
    14f6:	701a      	strb	r2, [r3, #0]
			if(error_code & SERCOM_USART_STATUS_TXE) {
				error_code &= ~SERCOM_USART_STATUS_TXE;
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
    14f8:	231f      	movs	r3, #31
    14fa:	18fb      	adds	r3, r7, r3
    14fc:	781b      	ldrb	r3, [r3, #0]
    14fe:	2b00      	cmp	r3, #0
    1500:	d050      	beq.n	15a4 <_usart_interrupt_handler+0x218>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
    1502:	231f      	movs	r3, #31
    1504:	18fb      	adds	r3, r7, r3
    1506:	781b      	ldrb	r3, [r3, #0]
    1508:	2202      	movs	r2, #2
    150a:	4013      	ands	r3, r2
    150c:	d007      	beq.n	151e <_usart_interrupt_handler+0x192>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
    150e:	69bb      	ldr	r3, [r7, #24]
    1510:	2232      	movs	r2, #50	; 0x32
    1512:	211a      	movs	r1, #26
    1514:	5499      	strb	r1, [r3, r2]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    1516:	697b      	ldr	r3, [r7, #20]
    1518:	2202      	movs	r2, #2
    151a:	835a      	strh	r2, [r3, #26]
    151c:	e036      	b.n	158c <_usart_interrupt_handler+0x200>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    151e:	231f      	movs	r3, #31
    1520:	18fb      	adds	r3, r7, r3
    1522:	781b      	ldrb	r3, [r3, #0]
    1524:	2204      	movs	r2, #4
    1526:	4013      	ands	r3, r2
    1528:	d007      	beq.n	153a <_usart_interrupt_handler+0x1ae>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_OVERFLOW;
    152a:	69bb      	ldr	r3, [r7, #24]
    152c:	2232      	movs	r2, #50	; 0x32
    152e:	211e      	movs	r1, #30
    1530:	5499      	strb	r1, [r3, r2]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    1532:	697b      	ldr	r3, [r7, #20]
    1534:	2204      	movs	r2, #4
    1536:	835a      	strh	r2, [r3, #26]
    1538:	e028      	b.n	158c <_usart_interrupt_handler+0x200>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
    153a:	231f      	movs	r3, #31
    153c:	18fb      	adds	r3, r7, r3
    153e:	781b      	ldrb	r3, [r3, #0]
    1540:	2201      	movs	r2, #1
    1542:	4013      	ands	r3, r2
    1544:	d007      	beq.n	1556 <_usart_interrupt_handler+0x1ca>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_DATA;
    1546:	69bb      	ldr	r3, [r7, #24]
    1548:	2232      	movs	r2, #50	; 0x32
    154a:	2113      	movs	r1, #19
    154c:	5499      	strb	r1, [r3, r2]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    154e:	697b      	ldr	r3, [r7, #20]
    1550:	2201      	movs	r2, #1
    1552:	835a      	strh	r2, [r3, #26]
    1554:	e01a      	b.n	158c <_usart_interrupt_handler+0x200>
				}
#ifdef FEATURE_USART_LIN_SLAVE
				else if (error_code & SERCOM_USART_STATUS_ISF) {
    1556:	231f      	movs	r3, #31
    1558:	18fb      	adds	r3, r7, r3
    155a:	781b      	ldrb	r3, [r3, #0]
    155c:	2210      	movs	r2, #16
    155e:	4013      	ands	r3, r2
    1560:	d007      	beq.n	1572 <_usart_interrupt_handler+0x1e6>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PROTOCOL;
    1562:	69bb      	ldr	r3, [r7, #24]
    1564:	2232      	movs	r2, #50	; 0x32
    1566:	2142      	movs	r1, #66	; 0x42
    1568:	5499      	strb	r1, [r3, r2]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    156a:	697b      	ldr	r3, [r7, #20]
    156c:	2210      	movs	r2, #16
    156e:	835a      	strh	r2, [r3, #26]
    1570:	e00c      	b.n	158c <_usart_interrupt_handler+0x200>
				}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
				else if (error_code & SERCOM_USART_STATUS_COLL) {
    1572:	231f      	movs	r3, #31
    1574:	18fb      	adds	r3, r7, r3
    1576:	781b      	ldrb	r3, [r3, #0]
    1578:	2220      	movs	r2, #32
    157a:	4013      	ands	r3, r2
    157c:	d006      	beq.n	158c <_usart_interrupt_handler+0x200>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
    157e:	69bb      	ldr	r3, [r7, #24]
    1580:	2232      	movs	r2, #50	; 0x32
    1582:	2141      	movs	r1, #65	; 0x41
    1584:	5499      	strb	r1, [r3, r2]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    1586:	697b      	ldr	r3, [r7, #20]
    1588:	2220      	movs	r2, #32
    158a:	835a      	strh	r2, [r3, #26]
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
						& (1 << USART_CALLBACK_ERROR)) {
    158c:	2310      	movs	r3, #16
    158e:	18fb      	adds	r3, r7, r3
    1590:	881b      	ldrh	r3, [r3, #0]
    1592:	2204      	movs	r2, #4
    1594:	4013      	ands	r3, r2
				if (callback_status
    1596:	d050      	beq.n	163a <_usart_interrupt_handler+0x2ae>
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
    1598:	69bb      	ldr	r3, [r7, #24]
    159a:	695b      	ldr	r3, [r3, #20]
    159c:	69ba      	ldr	r2, [r7, #24]
    159e:	0010      	movs	r0, r2
    15a0:	4798      	blx	r3
    15a2:	e04a      	b.n	163a <_usart_interrupt_handler+0x2ae>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
    15a4:	697b      	ldr	r3, [r7, #20]
    15a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    15a8:	b29a      	uxth	r2, r3
    15aa:	230e      	movs	r3, #14
    15ac:	18fb      	adds	r3, r7, r3
    15ae:	05d2      	lsls	r2, r2, #23
    15b0:	0dd2      	lsrs	r2, r2, #23
    15b2:	801a      	strh	r2, [r3, #0]

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
    15b4:	69bb      	ldr	r3, [r7, #24]
    15b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    15b8:	220e      	movs	r2, #14
    15ba:	18ba      	adds	r2, r7, r2
    15bc:	8812      	ldrh	r2, [r2, #0]
    15be:	b2d2      	uxtb	r2, r2
    15c0:	701a      	strb	r2, [r3, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
    15c2:	69bb      	ldr	r3, [r7, #24]
    15c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    15c6:	1c5a      	adds	r2, r3, #1
    15c8:	69bb      	ldr	r3, [r7, #24]
    15ca:	625a      	str	r2, [r3, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    15cc:	69bb      	ldr	r3, [r7, #24]
    15ce:	795b      	ldrb	r3, [r3, #5]
    15d0:	2b01      	cmp	r3, #1
    15d2:	d10d      	bne.n	15f0 <_usart_interrupt_handler+0x264>
					/* 9-bit data, write next received byte to the buffer */
					*(module->rx_buffer_ptr) = (received_data >> 8);
    15d4:	69bb      	ldr	r3, [r7, #24]
    15d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    15d8:	220e      	movs	r2, #14
    15da:	18ba      	adds	r2, r7, r2
    15dc:	8812      	ldrh	r2, [r2, #0]
    15de:	0a12      	lsrs	r2, r2, #8
    15e0:	b292      	uxth	r2, r2
    15e2:	b2d2      	uxtb	r2, r2
    15e4:	701a      	strb	r2, [r3, #0]
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
    15e6:	69bb      	ldr	r3, [r7, #24]
    15e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    15ea:	1c5a      	adds	r2, r3, #1
    15ec:	69bb      	ldr	r3, [r7, #24]
    15ee:	625a      	str	r2, [r3, #36]	; 0x24
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
    15f0:	69bb      	ldr	r3, [r7, #24]
    15f2:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
    15f4:	b29b      	uxth	r3, r3
    15f6:	3b01      	subs	r3, #1
    15f8:	b29b      	uxth	r3, r3
    15fa:	69ba      	ldr	r2, [r7, #24]
    15fc:	1c19      	adds	r1, r3, #0
    15fe:	8591      	strh	r1, [r2, #44]	; 0x2c
    1600:	2b00      	cmp	r3, #0
    1602:	d11a      	bne.n	163a <_usart_interrupt_handler+0x2ae>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    1604:	697b      	ldr	r3, [r7, #20]
    1606:	2204      	movs	r2, #4
    1608:	751a      	strb	r2, [r3, #20]
					module->rx_status = STATUS_OK;
    160a:	69bb      	ldr	r3, [r7, #24]
    160c:	2232      	movs	r2, #50	; 0x32
    160e:	2100      	movs	r1, #0
    1610:	5499      	strb	r1, [r3, r2]

					/* Run callback if registered and enabled */
					if (callback_status
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
    1612:	2310      	movs	r3, #16
    1614:	18fb      	adds	r3, r7, r3
    1616:	881b      	ldrh	r3, [r3, #0]
    1618:	2202      	movs	r2, #2
    161a:	4013      	ands	r3, r2
					if (callback_status
    161c:	d00d      	beq.n	163a <_usart_interrupt_handler+0x2ae>
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
    161e:	69bb      	ldr	r3, [r7, #24]
    1620:	691b      	ldr	r3, [r3, #16]
    1622:	69ba      	ldr	r2, [r7, #24]
    1624:	0010      	movs	r0, r2
    1626:	4798      	blx	r3
    1628:	e007      	b.n	163a <_usart_interrupt_handler+0x2ae>
    162a:	46c0      	nop			; (mov r8, r8)
    162c:	20000494 	.word	0x20000494
    1630:	00001369 	.word	0x00001369
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    1634:	697b      	ldr	r3, [r7, #20]
    1636:	2204      	movs	r2, #4
    1638:	751a      	strb	r2, [r3, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
    163a:	2312      	movs	r3, #18
    163c:	18fb      	adds	r3, r7, r3
    163e:	881b      	ldrh	r3, [r3, #0]
    1640:	2210      	movs	r2, #16
    1642:	4013      	ands	r3, r2
    1644:	d010      	beq.n	1668 <_usart_interrupt_handler+0x2dc>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
    1646:	697b      	ldr	r3, [r7, #20]
    1648:	2210      	movs	r2, #16
    164a:	751a      	strb	r2, [r3, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
    164c:	697b      	ldr	r3, [r7, #20]
    164e:	2210      	movs	r2, #16
    1650:	761a      	strb	r2, [r3, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
    1652:	2310      	movs	r3, #16
    1654:	18fb      	adds	r3, r7, r3
    1656:	881b      	ldrh	r3, [r3, #0]
    1658:	2210      	movs	r2, #16
    165a:	4013      	ands	r3, r2
    165c:	d004      	beq.n	1668 <_usart_interrupt_handler+0x2dc>
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
    165e:	69bb      	ldr	r3, [r7, #24]
    1660:	69db      	ldr	r3, [r3, #28]
    1662:	69ba      	ldr	r2, [r7, #24]
    1664:	0010      	movs	r0, r2
    1666:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
    1668:	2312      	movs	r3, #18
    166a:	18fb      	adds	r3, r7, r3
    166c:	881b      	ldrh	r3, [r3, #0]
    166e:	2220      	movs	r2, #32
    1670:	4013      	ands	r3, r2
    1672:	d010      	beq.n	1696 <_usart_interrupt_handler+0x30a>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
    1674:	697b      	ldr	r3, [r7, #20]
    1676:	2220      	movs	r2, #32
    1678:	751a      	strb	r2, [r3, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
    167a:	697b      	ldr	r3, [r7, #20]
    167c:	2220      	movs	r2, #32
    167e:	761a      	strb	r2, [r3, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
    1680:	2310      	movs	r3, #16
    1682:	18fb      	adds	r3, r7, r3
    1684:	881b      	ldrh	r3, [r3, #0]
    1686:	2208      	movs	r2, #8
    1688:	4013      	ands	r3, r2
    168a:	d004      	beq.n	1696 <_usart_interrupt_handler+0x30a>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
    168c:	69bb      	ldr	r3, [r7, #24]
    168e:	699b      	ldr	r3, [r3, #24]
    1690:	69ba      	ldr	r2, [r7, #24]
    1692:	0010      	movs	r0, r2
    1694:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
    1696:	2312      	movs	r3, #18
    1698:	18fb      	adds	r3, r7, r3
    169a:	881b      	ldrh	r3, [r3, #0]
    169c:	2208      	movs	r2, #8
    169e:	4013      	ands	r3, r2
    16a0:	d010      	beq.n	16c4 <_usart_interrupt_handler+0x338>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
    16a2:	697b      	ldr	r3, [r7, #20]
    16a4:	2208      	movs	r2, #8
    16a6:	751a      	strb	r2, [r3, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
    16a8:	697b      	ldr	r3, [r7, #20]
    16aa:	2208      	movs	r2, #8
    16ac:	761a      	strb	r2, [r3, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
    16ae:	2310      	movs	r3, #16
    16b0:	18fb      	adds	r3, r7, r3
    16b2:	881b      	ldrh	r3, [r3, #0]
    16b4:	2220      	movs	r2, #32
    16b6:	4013      	ands	r3, r2
    16b8:	d004      	beq.n	16c4 <_usart_interrupt_handler+0x338>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
    16ba:	69bb      	ldr	r3, [r7, #24]
    16bc:	6a1b      	ldr	r3, [r3, #32]
    16be:	69ba      	ldr	r2, [r7, #24]
    16c0:	0010      	movs	r0, r2
    16c2:	4798      	blx	r3
		}
	}
#endif
}
    16c4:	46c0      	nop			; (mov r8, r8)
    16c6:	46bd      	mov	sp, r7
    16c8:	b008      	add	sp, #32
    16ca:	bd80      	pop	{r7, pc}

000016cc <_sercom_default_handler>:
 *
 * \param[in] instance SERCOM instance used.
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
    16cc:	b580      	push	{r7, lr}
    16ce:	b082      	sub	sp, #8
    16d0:	af00      	add	r7, sp, #0
    16d2:	0002      	movs	r2, r0
    16d4:	1dfb      	adds	r3, r7, #7
    16d6:	701a      	strb	r2, [r3, #0]
	Assert(false);
}
    16d8:	46c0      	nop			; (mov r8, r8)
    16da:	46bd      	mov	sp, r7
    16dc:	b002      	add	sp, #8
    16de:	bd80      	pop	{r7, pc}

000016e0 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    16e0:	b580      	push	{r7, lr}
    16e2:	b084      	sub	sp, #16
    16e4:	af00      	add	r7, sp, #0
    16e6:	0002      	movs	r2, r0
    16e8:	6039      	str	r1, [r7, #0]
    16ea:	1dfb      	adds	r3, r7, #7
    16ec:	701a      	strb	r2, [r3, #0]
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
    16ee:	4b13      	ldr	r3, [pc, #76]	; (173c <_sercom_set_handler+0x5c>)
    16f0:	781b      	ldrb	r3, [r3, #0]
    16f2:	2201      	movs	r2, #1
    16f4:	4053      	eors	r3, r2
    16f6:	b2db      	uxtb	r3, r3
    16f8:	2b00      	cmp	r3, #0
    16fa:	d015      	beq.n	1728 <_sercom_set_handler+0x48>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    16fc:	2300      	movs	r3, #0
    16fe:	60fb      	str	r3, [r7, #12]
    1700:	e00c      	b.n	171c <_sercom_set_handler+0x3c>
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    1702:	4b0f      	ldr	r3, [pc, #60]	; (1740 <_sercom_set_handler+0x60>)
    1704:	68fa      	ldr	r2, [r7, #12]
    1706:	0092      	lsls	r2, r2, #2
    1708:	490e      	ldr	r1, [pc, #56]	; (1744 <_sercom_set_handler+0x64>)
    170a:	50d1      	str	r1, [r2, r3]
			_sercom_instances[i] = NULL;
    170c:	4b0e      	ldr	r3, [pc, #56]	; (1748 <_sercom_set_handler+0x68>)
    170e:	68fa      	ldr	r2, [r7, #12]
    1710:	0092      	lsls	r2, r2, #2
    1712:	2100      	movs	r1, #0
    1714:	50d1      	str	r1, [r2, r3]
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    1716:	68fb      	ldr	r3, [r7, #12]
    1718:	3301      	adds	r3, #1
    171a:	60fb      	str	r3, [r7, #12]
    171c:	68fb      	ldr	r3, [r7, #12]
    171e:	2b05      	cmp	r3, #5
    1720:	d9ef      	bls.n	1702 <_sercom_set_handler+0x22>
		}

		_handler_table_initialized = true;
    1722:	4b06      	ldr	r3, [pc, #24]	; (173c <_sercom_set_handler+0x5c>)
    1724:	2201      	movs	r2, #1
    1726:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    1728:	1dfb      	adds	r3, r7, #7
    172a:	781a      	ldrb	r2, [r3, #0]
    172c:	4b04      	ldr	r3, [pc, #16]	; (1740 <_sercom_set_handler+0x60>)
    172e:	0092      	lsls	r2, r2, #2
    1730:	6839      	ldr	r1, [r7, #0]
    1732:	50d1      	str	r1, [r2, r3]
}
    1734:	46c0      	nop			; (mov r8, r8)
    1736:	46bd      	mov	sp, r7
    1738:	b004      	add	sp, #16
    173a:	bd80      	pop	{r7, pc}
    173c:	2000045a 	.word	0x2000045a
    1740:	2000045c 	.word	0x2000045c
    1744:	000016cd 	.word	0x000016cd
    1748:	20000494 	.word	0x20000494

0000174c <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    174c:	b590      	push	{r4, r7, lr}
    174e:	b085      	sub	sp, #20
    1750:	af00      	add	r7, sp, #0
    1752:	6078      	str	r0, [r7, #4]
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    1754:	2308      	movs	r3, #8
    1756:	18fb      	adds	r3, r7, r3
    1758:	4a0b      	ldr	r2, [pc, #44]	; (1788 <_sercom_get_interrupt_vector+0x3c>)
    175a:	6811      	ldr	r1, [r2, #0]
    175c:	6019      	str	r1, [r3, #0]
    175e:	8892      	ldrh	r2, [r2, #4]
    1760:	809a      	strh	r2, [r3, #4]
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    1762:	230f      	movs	r3, #15
    1764:	18fc      	adds	r4, r7, r3
    1766:	687b      	ldr	r3, [r7, #4]
    1768:	0018      	movs	r0, r3
    176a:	4b08      	ldr	r3, [pc, #32]	; (178c <_sercom_get_interrupt_vector+0x40>)
    176c:	4798      	blx	r3
    176e:	0003      	movs	r3, r0
    1770:	7023      	strb	r3, [r4, #0]

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    1772:	230f      	movs	r3, #15
    1774:	18fb      	adds	r3, r7, r3
    1776:	781b      	ldrb	r3, [r3, #0]
    1778:	2208      	movs	r2, #8
    177a:	18ba      	adds	r2, r7, r2
    177c:	5cd3      	ldrb	r3, [r2, r3]
    177e:	b25b      	sxtb	r3, r3
}
    1780:	0018      	movs	r0, r3
    1782:	46bd      	mov	sp, r7
    1784:	b005      	add	sp, #20
    1786:	bd90      	pop	{r4, r7, pc}
    1788:	0000282c 	.word	0x0000282c
    178c:	00000a2d 	.word	0x00000a2d

00001790 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    1790:	b580      	push	{r7, lr}
    1792:	af00      	add	r7, sp, #0
    1794:	4b03      	ldr	r3, [pc, #12]	; (17a4 <SERCOM0_Handler+0x14>)
    1796:	681b      	ldr	r3, [r3, #0]
    1798:	2000      	movs	r0, #0
    179a:	4798      	blx	r3
    179c:	46c0      	nop			; (mov r8, r8)
    179e:	46bd      	mov	sp, r7
    17a0:	bd80      	pop	{r7, pc}
    17a2:	46c0      	nop			; (mov r8, r8)
    17a4:	2000045c 	.word	0x2000045c

000017a8 <SERCOM1_Handler>:
    17a8:	b580      	push	{r7, lr}
    17aa:	af00      	add	r7, sp, #0
    17ac:	4b03      	ldr	r3, [pc, #12]	; (17bc <SERCOM1_Handler+0x14>)
    17ae:	685b      	ldr	r3, [r3, #4]
    17b0:	2001      	movs	r0, #1
    17b2:	4798      	blx	r3
    17b4:	46c0      	nop			; (mov r8, r8)
    17b6:	46bd      	mov	sp, r7
    17b8:	bd80      	pop	{r7, pc}
    17ba:	46c0      	nop			; (mov r8, r8)
    17bc:	2000045c 	.word	0x2000045c

000017c0 <SERCOM2_Handler>:
    17c0:	b580      	push	{r7, lr}
    17c2:	af00      	add	r7, sp, #0
    17c4:	4b03      	ldr	r3, [pc, #12]	; (17d4 <SERCOM2_Handler+0x14>)
    17c6:	689b      	ldr	r3, [r3, #8]
    17c8:	2002      	movs	r0, #2
    17ca:	4798      	blx	r3
    17cc:	46c0      	nop			; (mov r8, r8)
    17ce:	46bd      	mov	sp, r7
    17d0:	bd80      	pop	{r7, pc}
    17d2:	46c0      	nop			; (mov r8, r8)
    17d4:	2000045c 	.word	0x2000045c

000017d8 <SERCOM3_Handler>:
    17d8:	b580      	push	{r7, lr}
    17da:	af00      	add	r7, sp, #0
    17dc:	4b03      	ldr	r3, [pc, #12]	; (17ec <SERCOM3_Handler+0x14>)
    17de:	68db      	ldr	r3, [r3, #12]
    17e0:	2003      	movs	r0, #3
    17e2:	4798      	blx	r3
    17e4:	46c0      	nop			; (mov r8, r8)
    17e6:	46bd      	mov	sp, r7
    17e8:	bd80      	pop	{r7, pc}
    17ea:	46c0      	nop			; (mov r8, r8)
    17ec:	2000045c 	.word	0x2000045c

000017f0 <SERCOM4_Handler>:
    17f0:	b580      	push	{r7, lr}
    17f2:	af00      	add	r7, sp, #0
    17f4:	4b03      	ldr	r3, [pc, #12]	; (1804 <SERCOM4_Handler+0x14>)
    17f6:	691b      	ldr	r3, [r3, #16]
    17f8:	2004      	movs	r0, #4
    17fa:	4798      	blx	r3
    17fc:	46c0      	nop			; (mov r8, r8)
    17fe:	46bd      	mov	sp, r7
    1800:	bd80      	pop	{r7, pc}
    1802:	46c0      	nop			; (mov r8, r8)
    1804:	2000045c 	.word	0x2000045c

00001808 <SERCOM5_Handler>:
    1808:	b580      	push	{r7, lr}
    180a:	af00      	add	r7, sp, #0
    180c:	4b03      	ldr	r3, [pc, #12]	; (181c <SERCOM5_Handler+0x14>)
    180e:	695b      	ldr	r3, [r3, #20]
    1810:	2005      	movs	r0, #5
    1812:	4798      	blx	r3
    1814:	46c0      	nop			; (mov r8, r8)
    1816:	46bd      	mov	sp, r7
    1818:	bd80      	pop	{r7, pc}
    181a:	46c0      	nop			; (mov r8, r8)
    181c:	2000045c 	.word	0x2000045c

00001820 <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
    1820:	b580      	push	{r7, lr}
    1822:	af00      	add	r7, sp, #0
	cycles_per_ms = system_gclk_gen_get_hz(0);
    1824:	2000      	movs	r0, #0
    1826:	4b0f      	ldr	r3, [pc, #60]	; (1864 <delay_init+0x44>)
    1828:	4798      	blx	r3
    182a:	0002      	movs	r2, r0
    182c:	4b0e      	ldr	r3, [pc, #56]	; (1868 <delay_init+0x48>)
    182e:	601a      	str	r2, [r3, #0]
	cycles_per_ms /= 1000;
    1830:	4b0d      	ldr	r3, [pc, #52]	; (1868 <delay_init+0x48>)
    1832:	6818      	ldr	r0, [r3, #0]
    1834:	4b0d      	ldr	r3, [pc, #52]	; (186c <delay_init+0x4c>)
    1836:	22fa      	movs	r2, #250	; 0xfa
    1838:	0091      	lsls	r1, r2, #2
    183a:	4798      	blx	r3
    183c:	0003      	movs	r3, r0
    183e:	001a      	movs	r2, r3
    1840:	4b09      	ldr	r3, [pc, #36]	; (1868 <delay_init+0x48>)
    1842:	601a      	str	r2, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
    1844:	4b08      	ldr	r3, [pc, #32]	; (1868 <delay_init+0x48>)
    1846:	6818      	ldr	r0, [r3, #0]
    1848:	4b08      	ldr	r3, [pc, #32]	; (186c <delay_init+0x4c>)
    184a:	22fa      	movs	r2, #250	; 0xfa
    184c:	0091      	lsls	r1, r2, #2
    184e:	4798      	blx	r3
    1850:	0003      	movs	r3, r0
    1852:	001a      	movs	r2, r3
    1854:	4b06      	ldr	r3, [pc, #24]	; (1870 <delay_init+0x50>)
    1856:	601a      	str	r2, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
    1858:	4b06      	ldr	r3, [pc, #24]	; (1874 <delay_init+0x54>)
    185a:	2205      	movs	r2, #5
    185c:	601a      	str	r2, [r3, #0]
}
    185e:	46c0      	nop			; (mov r8, r8)
    1860:	46bd      	mov	sp, r7
    1862:	bd80      	pop	{r7, pc}
    1864:	00001fb1 	.word	0x00001fb1
    1868:	20000000 	.word	0x20000000
    186c:	000024fd 	.word	0x000024fd
    1870:	20000004 	.word	0x20000004
    1874:	e000e010 	.word	0xe000e010

00001878 <system_board_init>:
void board_init(void);
#  pragma weak board_init=system_board_init
#endif

void system_board_init(void)
{
    1878:	b580      	push	{r7, lr}
    187a:	af00      	add	r7, sp, #0
	/* This function is meant to contain board-specific initialization code
	 * for, e.g., the I/O pins. The initialization can rely on application-
	 * specific board configuration, found in conf_board.h.
	 */
    187c:	46c0      	nop			; (mov r8, r8)
    187e:	46bd      	mov	sp, r7
    1880:	bd80      	pop	{r7, pc}
	...

00001884 <cpu_irq_enter_critical>:
 */
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
    1884:	b580      	push	{r7, lr}
    1886:	b082      	sub	sp, #8
    1888:	af00      	add	r7, sp, #0
	if (cpu_irq_critical_section_counter == 0) {
    188a:	4b10      	ldr	r3, [pc, #64]	; (18cc <cpu_irq_enter_critical+0x48>)
    188c:	681b      	ldr	r3, [r3, #0]
    188e:	2b00      	cmp	r3, #0
    1890:	d112      	bne.n	18b8 <cpu_irq_enter_critical+0x34>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    1892:	f3ef 8310 	mrs	r3, PRIMASK
    1896:	607b      	str	r3, [r7, #4]
  return(result);
    1898:	687b      	ldr	r3, [r7, #4]
		if (cpu_irq_is_enabled()) {
    189a:	2b00      	cmp	r3, #0
    189c:	d109      	bne.n	18b2 <cpu_irq_enter_critical+0x2e>
  __ASM volatile ("cpsid i" : : : "memory");
    189e:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    18a0:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    18a4:	4b0a      	ldr	r3, [pc, #40]	; (18d0 <cpu_irq_enter_critical+0x4c>)
    18a6:	2200      	movs	r2, #0
    18a8:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    18aa:	4b0a      	ldr	r3, [pc, #40]	; (18d4 <cpu_irq_enter_critical+0x50>)
    18ac:	2201      	movs	r2, #1
    18ae:	701a      	strb	r2, [r3, #0]
    18b0:	e002      	b.n	18b8 <cpu_irq_enter_critical+0x34>
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    18b2:	4b08      	ldr	r3, [pc, #32]	; (18d4 <cpu_irq_enter_critical+0x50>)
    18b4:	2200      	movs	r2, #0
    18b6:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    18b8:	4b04      	ldr	r3, [pc, #16]	; (18cc <cpu_irq_enter_critical+0x48>)
    18ba:	681b      	ldr	r3, [r3, #0]
    18bc:	1c5a      	adds	r2, r3, #1
    18be:	4b03      	ldr	r3, [pc, #12]	; (18cc <cpu_irq_enter_critical+0x48>)
    18c0:	601a      	str	r2, [r3, #0]
}
    18c2:	46c0      	nop			; (mov r8, r8)
    18c4:	46bd      	mov	sp, r7
    18c6:	b002      	add	sp, #8
    18c8:	bd80      	pop	{r7, pc}
    18ca:	46c0      	nop			; (mov r8, r8)
    18cc:	20000474 	.word	0x20000474
    18d0:	20000008 	.word	0x20000008
    18d4:	20000478 	.word	0x20000478

000018d8 <cpu_irq_leave_critical>:

void cpu_irq_leave_critical(void)
{
    18d8:	b580      	push	{r7, lr}
    18da:	af00      	add	r7, sp, #0
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    18dc:	4b0b      	ldr	r3, [pc, #44]	; (190c <cpu_irq_leave_critical+0x34>)
    18de:	681b      	ldr	r3, [r3, #0]
    18e0:	1e5a      	subs	r2, r3, #1
    18e2:	4b0a      	ldr	r3, [pc, #40]	; (190c <cpu_irq_leave_critical+0x34>)
    18e4:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    18e6:	4b09      	ldr	r3, [pc, #36]	; (190c <cpu_irq_leave_critical+0x34>)
    18e8:	681b      	ldr	r3, [r3, #0]
    18ea:	2b00      	cmp	r3, #0
    18ec:	d10a      	bne.n	1904 <cpu_irq_leave_critical+0x2c>
    18ee:	4b08      	ldr	r3, [pc, #32]	; (1910 <cpu_irq_leave_critical+0x38>)
    18f0:	781b      	ldrb	r3, [r3, #0]
    18f2:	b2db      	uxtb	r3, r3
    18f4:	2b00      	cmp	r3, #0
    18f6:	d005      	beq.n	1904 <cpu_irq_leave_critical+0x2c>
		cpu_irq_enable();
    18f8:	4b06      	ldr	r3, [pc, #24]	; (1914 <cpu_irq_leave_critical+0x3c>)
    18fa:	2201      	movs	r2, #1
    18fc:	701a      	strb	r2, [r3, #0]
    18fe:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    1902:	b662      	cpsie	i
	}
}
    1904:	46c0      	nop			; (mov r8, r8)
    1906:	46bd      	mov	sp, r7
    1908:	bd80      	pop	{r7, pc}
    190a:	46c0      	nop			; (mov r8, r8)
    190c:	20000474 	.word	0x20000474
    1910:	20000478 	.word	0x20000478
    1914:	20000008 	.word	0x20000008

00001918 <system_gclk_gen_get_config_defaults>:
{
    1918:	b580      	push	{r7, lr}
    191a:	b082      	sub	sp, #8
    191c:	af00      	add	r7, sp, #0
    191e:	6078      	str	r0, [r7, #4]
	config->division_factor    = 1;
    1920:	687b      	ldr	r3, [r7, #4]
    1922:	2201      	movs	r2, #1
    1924:	605a      	str	r2, [r3, #4]
	config->high_when_disabled = false;
    1926:	687b      	ldr	r3, [r7, #4]
    1928:	2200      	movs	r2, #0
    192a:	705a      	strb	r2, [r3, #1]
	config->source_clock       = GCLK_SOURCE_OSC8M;
    192c:	687b      	ldr	r3, [r7, #4]
    192e:	2206      	movs	r2, #6
    1930:	701a      	strb	r2, [r3, #0]
	config->run_in_standby     = false;
    1932:	687b      	ldr	r3, [r7, #4]
    1934:	2200      	movs	r2, #0
    1936:	721a      	strb	r2, [r3, #8]
	config->output_enable      = false;
    1938:	687b      	ldr	r3, [r7, #4]
    193a:	2200      	movs	r2, #0
    193c:	725a      	strb	r2, [r3, #9]
}
    193e:	46c0      	nop			; (mov r8, r8)
    1940:	46bd      	mov	sp, r7
    1942:	b002      	add	sp, #8
    1944:	bd80      	pop	{r7, pc}

00001946 <system_clock_source_osc8m_get_config_defaults>:
{
    1946:	b580      	push	{r7, lr}
    1948:	b082      	sub	sp, #8
    194a:	af00      	add	r7, sp, #0
    194c:	6078      	str	r0, [r7, #4]
	config->prescaler       = SYSTEM_OSC8M_DIV_8;
    194e:	687b      	ldr	r3, [r7, #4]
    1950:	2203      	movs	r2, #3
    1952:	701a      	strb	r2, [r3, #0]
	config->run_in_standby  = false;
    1954:	687b      	ldr	r3, [r7, #4]
    1956:	2200      	movs	r2, #0
    1958:	705a      	strb	r2, [r3, #1]
	config->on_demand       = true;
    195a:	687b      	ldr	r3, [r7, #4]
    195c:	2201      	movs	r2, #1
    195e:	709a      	strb	r2, [r3, #2]
}
    1960:	46c0      	nop			; (mov r8, r8)
    1962:	46bd      	mov	sp, r7
    1964:	b002      	add	sp, #8
    1966:	bd80      	pop	{r7, pc}

00001968 <system_cpu_clock_set_divider>:
{
    1968:	b580      	push	{r7, lr}
    196a:	b082      	sub	sp, #8
    196c:	af00      	add	r7, sp, #0
    196e:	0002      	movs	r2, r0
    1970:	1dfb      	adds	r3, r7, #7
    1972:	701a      	strb	r2, [r3, #0]
	PM->CPUSEL.reg = (uint32_t)divider;
    1974:	4a03      	ldr	r2, [pc, #12]	; (1984 <system_cpu_clock_set_divider+0x1c>)
    1976:	1dfb      	adds	r3, r7, #7
    1978:	781b      	ldrb	r3, [r3, #0]
    197a:	7213      	strb	r3, [r2, #8]
}
    197c:	46c0      	nop			; (mov r8, r8)
    197e:	46bd      	mov	sp, r7
    1980:	b002      	add	sp, #8
    1982:	bd80      	pop	{r7, pc}
    1984:	40000400 	.word	0x40000400

00001988 <system_apb_clock_set_divider>:
{
    1988:	b580      	push	{r7, lr}
    198a:	b082      	sub	sp, #8
    198c:	af00      	add	r7, sp, #0
    198e:	0002      	movs	r2, r0
    1990:	1dfb      	adds	r3, r7, #7
    1992:	701a      	strb	r2, [r3, #0]
    1994:	1dbb      	adds	r3, r7, #6
    1996:	1c0a      	adds	r2, r1, #0
    1998:	701a      	strb	r2, [r3, #0]
	switch (bus) {
    199a:	1dfb      	adds	r3, r7, #7
    199c:	781b      	ldrb	r3, [r3, #0]
    199e:	2b01      	cmp	r3, #1
    19a0:	d008      	beq.n	19b4 <system_apb_clock_set_divider+0x2c>
    19a2:	2b02      	cmp	r3, #2
    19a4:	d00b      	beq.n	19be <system_apb_clock_set_divider+0x36>
    19a6:	2b00      	cmp	r3, #0
    19a8:	d10e      	bne.n	19c8 <system_apb_clock_set_divider+0x40>
			PM->APBASEL.reg = (uint32_t)divider;
    19aa:	4a0b      	ldr	r2, [pc, #44]	; (19d8 <system_apb_clock_set_divider+0x50>)
    19ac:	1dbb      	adds	r3, r7, #6
    19ae:	781b      	ldrb	r3, [r3, #0]
    19b0:	7253      	strb	r3, [r2, #9]
			break;
    19b2:	e00b      	b.n	19cc <system_apb_clock_set_divider+0x44>
			PM->APBBSEL.reg = (uint32_t)divider;
    19b4:	4a08      	ldr	r2, [pc, #32]	; (19d8 <system_apb_clock_set_divider+0x50>)
    19b6:	1dbb      	adds	r3, r7, #6
    19b8:	781b      	ldrb	r3, [r3, #0]
    19ba:	7293      	strb	r3, [r2, #10]
			break;
    19bc:	e006      	b.n	19cc <system_apb_clock_set_divider+0x44>
			PM->APBCSEL.reg = (uint32_t)divider;
    19be:	4a06      	ldr	r2, [pc, #24]	; (19d8 <system_apb_clock_set_divider+0x50>)
    19c0:	1dbb      	adds	r3, r7, #6
    19c2:	781b      	ldrb	r3, [r3, #0]
    19c4:	72d3      	strb	r3, [r2, #11]
			break;
    19c6:	e001      	b.n	19cc <system_apb_clock_set_divider+0x44>
			return STATUS_ERR_INVALID_ARG;
    19c8:	2317      	movs	r3, #23
    19ca:	e000      	b.n	19ce <system_apb_clock_set_divider+0x46>
	return STATUS_OK;
    19cc:	2300      	movs	r3, #0
}
    19ce:	0018      	movs	r0, r3
    19d0:	46bd      	mov	sp, r7
    19d2:	b002      	add	sp, #8
    19d4:	bd80      	pop	{r7, pc}
    19d6:	46c0      	nop			; (mov r8, r8)
    19d8:	40000400 	.word	0x40000400

000019dc <system_flash_set_waitstates>:
 * can be found in the electrical characteristics of the device.
 *
 * \param[in] wait_states Number of wait states to use for internal flash
 */
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
    19dc:	b580      	push	{r7, lr}
    19de:	b082      	sub	sp, #8
    19e0:	af00      	add	r7, sp, #0
    19e2:	0002      	movs	r2, r0
    19e4:	1dfb      	adds	r3, r7, #7
    19e6:	701a      	strb	r2, [r3, #0]
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    19e8:	4a08      	ldr	r2, [pc, #32]	; (1a0c <system_flash_set_waitstates+0x30>)
    19ea:	1dfb      	adds	r3, r7, #7
    19ec:	781b      	ldrb	r3, [r3, #0]
    19ee:	210f      	movs	r1, #15
    19f0:	400b      	ands	r3, r1
    19f2:	b2d9      	uxtb	r1, r3
    19f4:	6853      	ldr	r3, [r2, #4]
    19f6:	200f      	movs	r0, #15
    19f8:	4001      	ands	r1, r0
    19fa:	0049      	lsls	r1, r1, #1
    19fc:	201e      	movs	r0, #30
    19fe:	4383      	bics	r3, r0
    1a00:	430b      	orrs	r3, r1
    1a02:	6053      	str	r3, [r2, #4]
}
    1a04:	46c0      	nop			; (mov r8, r8)
    1a06:	46bd      	mov	sp, r7
    1a08:	b002      	add	sp, #8
    1a0a:	bd80      	pop	{r7, pc}
    1a0c:	41004000 	.word	0x41004000

00001a10 <_system_dfll_wait_for_sync>:
/**
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
    1a10:	b580      	push	{r7, lr}
    1a12:	af00      	add	r7, sp, #0
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    1a14:	46c0      	nop			; (mov r8, r8)
    1a16:	4b04      	ldr	r3, [pc, #16]	; (1a28 <_system_dfll_wait_for_sync+0x18>)
    1a18:	68db      	ldr	r3, [r3, #12]
    1a1a:	2210      	movs	r2, #16
    1a1c:	4013      	ands	r3, r2
    1a1e:	d0fa      	beq.n	1a16 <_system_dfll_wait_for_sync+0x6>
		/* Wait for DFLL sync */
	}
}
    1a20:	46c0      	nop			; (mov r8, r8)
    1a22:	46bd      	mov	sp, r7
    1a24:	bd80      	pop	{r7, pc}
    1a26:	46c0      	nop			; (mov r8, r8)
    1a28:	40000800 	.word	0x40000800

00001a2c <_system_clock_source_dfll_set_config_errata_9905>:
		/* Wait for OSC32K sync */
	}
}

static inline void _system_clock_source_dfll_set_config_errata_9905(void)
{
    1a2c:	b580      	push	{r7, lr}
    1a2e:	af00      	add	r7, sp, #0

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    1a30:	4b0c      	ldr	r3, [pc, #48]	; (1a64 <_system_clock_source_dfll_set_config_errata_9905+0x38>)
    1a32:	2202      	movs	r2, #2
    1a34:	849a      	strh	r2, [r3, #36]	; 0x24
	_system_dfll_wait_for_sync();
    1a36:	4b0c      	ldr	r3, [pc, #48]	; (1a68 <_system_clock_source_dfll_set_config_errata_9905+0x3c>)
    1a38:	4798      	blx	r3

	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    1a3a:	4a0a      	ldr	r2, [pc, #40]	; (1a64 <_system_clock_source_dfll_set_config_errata_9905+0x38>)
    1a3c:	4b0b      	ldr	r3, [pc, #44]	; (1a6c <_system_clock_source_dfll_set_config_errata_9905+0x40>)
    1a3e:	689b      	ldr	r3, [r3, #8]
    1a40:	62d3      	str	r3, [r2, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    1a42:	4a08      	ldr	r2, [pc, #32]	; (1a64 <_system_clock_source_dfll_set_config_errata_9905+0x38>)
    1a44:	4b09      	ldr	r3, [pc, #36]	; (1a6c <_system_clock_source_dfll_set_config_errata_9905+0x40>)
    1a46:	685b      	ldr	r3, [r3, #4]
    1a48:	6293      	str	r3, [r2, #40]	; 0x28

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = 0;
    1a4a:	4b06      	ldr	r3, [pc, #24]	; (1a64 <_system_clock_source_dfll_set_config_errata_9905+0x38>)
    1a4c:	2200      	movs	r2, #0
    1a4e:	849a      	strh	r2, [r3, #36]	; 0x24
	_system_dfll_wait_for_sync();
    1a50:	4b05      	ldr	r3, [pc, #20]	; (1a68 <_system_clock_source_dfll_set_config_errata_9905+0x3c>)
    1a52:	4798      	blx	r3
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    1a54:	4a03      	ldr	r2, [pc, #12]	; (1a64 <_system_clock_source_dfll_set_config_errata_9905+0x38>)
    1a56:	4b05      	ldr	r3, [pc, #20]	; (1a6c <_system_clock_source_dfll_set_config_errata_9905+0x40>)
    1a58:	681b      	ldr	r3, [r3, #0]
    1a5a:	b29b      	uxth	r3, r3
    1a5c:	8493      	strh	r3, [r2, #36]	; 0x24
}
    1a5e:	46c0      	nop			; (mov r8, r8)
    1a60:	46bd      	mov	sp, r7
    1a62:	bd80      	pop	{r7, pc}
    1a64:	40000800 	.word	0x40000800
    1a68:	00001a11 	.word	0x00001a11
    1a6c:	2000047c 	.word	0x2000047c

00001a70 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    1a70:	b580      	push	{r7, lr}
    1a72:	b082      	sub	sp, #8
    1a74:	af00      	add	r7, sp, #0
    1a76:	0002      	movs	r2, r0
    1a78:	1dfb      	adds	r3, r7, #7
    1a7a:	701a      	strb	r2, [r3, #0]
	switch (clock_source) {
    1a7c:	1dfb      	adds	r3, r7, #7
    1a7e:	781b      	ldrb	r3, [r3, #0]
    1a80:	2b08      	cmp	r3, #8
    1a82:	d840      	bhi.n	1b06 <system_clock_source_get_hz+0x96>
    1a84:	009a      	lsls	r2, r3, #2
    1a86:	4b22      	ldr	r3, [pc, #136]	; (1b10 <system_clock_source_get_hz+0xa0>)
    1a88:	18d3      	adds	r3, r2, r3
    1a8a:	681b      	ldr	r3, [r3, #0]
    1a8c:	469f      	mov	pc, r3
	case SYSTEM_CLOCK_SOURCE_XOSC:
		return _system_clock_inst.xosc.frequency;
    1a8e:	4b21      	ldr	r3, [pc, #132]	; (1b14 <system_clock_source_get_hz+0xa4>)
    1a90:	691b      	ldr	r3, [r3, #16]
    1a92:	e039      	b.n	1b08 <system_clock_source_get_hz+0x98>

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    1a94:	4b20      	ldr	r3, [pc, #128]	; (1b18 <system_clock_source_get_hz+0xa8>)
    1a96:	6a1b      	ldr	r3, [r3, #32]
    1a98:	059b      	lsls	r3, r3, #22
    1a9a:	0f9b      	lsrs	r3, r3, #30
    1a9c:	b2db      	uxtb	r3, r3
    1a9e:	001a      	movs	r2, r3
    1aa0:	4b1e      	ldr	r3, [pc, #120]	; (1b1c <system_clock_source_get_hz+0xac>)
    1aa2:	40d3      	lsrs	r3, r2
    1aa4:	e030      	b.n	1b08 <system_clock_source_get_hz+0x98>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		return 32768UL;
    1aa6:	2380      	movs	r3, #128	; 0x80
    1aa8:	021b      	lsls	r3, r3, #8
    1aaa:	e02d      	b.n	1b08 <system_clock_source_get_hz+0x98>

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		return 32768UL;
    1aac:	2380      	movs	r3, #128	; 0x80
    1aae:	021b      	lsls	r3, r3, #8
    1ab0:	e02a      	b.n	1b08 <system_clock_source_get_hz+0x98>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;
    1ab2:	4b18      	ldr	r3, [pc, #96]	; (1b14 <system_clock_source_get_hz+0xa4>)
    1ab4:	695b      	ldr	r3, [r3, #20]
    1ab6:	e027      	b.n	1b08 <system_clock_source_get_hz+0x98>

	case SYSTEM_CLOCK_SOURCE_DFLL:

		/* Check if the DFLL has been configured */
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    1ab8:	4b16      	ldr	r3, [pc, #88]	; (1b14 <system_clock_source_get_hz+0xa4>)
    1aba:	681b      	ldr	r3, [r3, #0]
    1abc:	2202      	movs	r2, #2
    1abe:	4013      	ands	r3, r2
    1ac0:	d101      	bne.n	1ac6 <system_clock_source_get_hz+0x56>
			return 0;
    1ac2:	2300      	movs	r3, #0
    1ac4:	e020      	b.n	1b08 <system_clock_source_get_hz+0x98>

		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();
    1ac6:	4b16      	ldr	r3, [pc, #88]	; (1b20 <system_clock_source_get_hz+0xb0>)
    1ac8:	4798      	blx	r3

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
    1aca:	4b12      	ldr	r3, [pc, #72]	; (1b14 <system_clock_source_get_hz+0xa4>)
    1acc:	681b      	ldr	r3, [r3, #0]
    1ace:	2204      	movs	r2, #4
    1ad0:	4013      	ands	r3, r2
    1ad2:	d009      	beq.n	1ae8 <system_clock_source_get_hz+0x78>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    1ad4:	2000      	movs	r0, #0
    1ad6:	4b13      	ldr	r3, [pc, #76]	; (1b24 <system_clock_source_get_hz+0xb4>)
    1ad8:	4798      	blx	r3
    1ada:	0002      	movs	r2, r0
					(_system_clock_inst.dfll.mul & 0xffff);
    1adc:	4b0d      	ldr	r3, [pc, #52]	; (1b14 <system_clock_source_get_hz+0xa4>)
    1ade:	689b      	ldr	r3, [r3, #8]
    1ae0:	041b      	lsls	r3, r3, #16
    1ae2:	0c1b      	lsrs	r3, r3, #16
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    1ae4:	4353      	muls	r3, r2
    1ae6:	e00f      	b.n	1b08 <system_clock_source_get_hz+0x98>
		}

		return 48000000UL;
    1ae8:	4b0f      	ldr	r3, [pc, #60]	; (1b28 <system_clock_source_get_hz+0xb8>)
    1aea:	e00d      	b.n	1b08 <system_clock_source_get_hz+0x98>

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    1aec:	4a0a      	ldr	r2, [pc, #40]	; (1b18 <system_clock_source_get_hz+0xa8>)
    1aee:	2350      	movs	r3, #80	; 0x50
    1af0:	5cd3      	ldrb	r3, [r2, r3]
    1af2:	b2db      	uxtb	r3, r3
    1af4:	001a      	movs	r2, r3
    1af6:	2304      	movs	r3, #4
    1af8:	4013      	ands	r3, r2
    1afa:	d101      	bne.n	1b00 <system_clock_source_get_hz+0x90>
			return 0;
    1afc:	2300      	movs	r3, #0
    1afe:	e003      	b.n	1b08 <system_clock_source_get_hz+0x98>
		}

		return _system_clock_inst.dpll.frequency;
    1b00:	4b04      	ldr	r3, [pc, #16]	; (1b14 <system_clock_source_get_hz+0xa4>)
    1b02:	68db      	ldr	r3, [r3, #12]
    1b04:	e000      	b.n	1b08 <system_clock_source_get_hz+0x98>
#endif

	default:
		return 0;
    1b06:	2300      	movs	r3, #0
	}
}
    1b08:	0018      	movs	r0, r3
    1b0a:	46bd      	mov	sp, r7
    1b0c:	b002      	add	sp, #8
    1b0e:	bd80      	pop	{r7, pc}
    1b10:	00002834 	.word	0x00002834
    1b14:	2000047c 	.word	0x2000047c
    1b18:	40000800 	.word	0x40000800
    1b1c:	007a1200 	.word	0x007a1200
    1b20:	00001a11 	.word	0x00001a11
    1b24:	000021ad 	.word	0x000021ad
    1b28:	02dc6c00 	.word	0x02dc6c00

00001b2c <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    1b2c:	b580      	push	{r7, lr}
    1b2e:	b084      	sub	sp, #16
    1b30:	af00      	add	r7, sp, #0
    1b32:	6078      	str	r0, [r7, #4]
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    1b34:	4b1a      	ldr	r3, [pc, #104]	; (1ba0 <system_clock_source_osc8m_set_config+0x74>)
    1b36:	6a1b      	ldr	r3, [r3, #32]
    1b38:	60fb      	str	r3, [r7, #12]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    1b3a:	687b      	ldr	r3, [r7, #4]
    1b3c:	781b      	ldrb	r3, [r3, #0]
    1b3e:	1c1a      	adds	r2, r3, #0
    1b40:	2303      	movs	r3, #3
    1b42:	4013      	ands	r3, r2
    1b44:	b2da      	uxtb	r2, r3
    1b46:	230d      	movs	r3, #13
    1b48:	18fb      	adds	r3, r7, r3
    1b4a:	2103      	movs	r1, #3
    1b4c:	400a      	ands	r2, r1
    1b4e:	0010      	movs	r0, r2
    1b50:	781a      	ldrb	r2, [r3, #0]
    1b52:	2103      	movs	r1, #3
    1b54:	438a      	bics	r2, r1
    1b56:	1c11      	adds	r1, r2, #0
    1b58:	1c02      	adds	r2, r0, #0
    1b5a:	430a      	orrs	r2, r1
    1b5c:	701a      	strb	r2, [r3, #0]
	temp.bit.ONDEMAND = config->on_demand;
    1b5e:	687b      	ldr	r3, [r7, #4]
    1b60:	789a      	ldrb	r2, [r3, #2]
    1b62:	230c      	movs	r3, #12
    1b64:	18fb      	adds	r3, r7, r3
    1b66:	01d0      	lsls	r0, r2, #7
    1b68:	781a      	ldrb	r2, [r3, #0]
    1b6a:	217f      	movs	r1, #127	; 0x7f
    1b6c:	400a      	ands	r2, r1
    1b6e:	1c11      	adds	r1, r2, #0
    1b70:	1c02      	adds	r2, r0, #0
    1b72:	430a      	orrs	r2, r1
    1b74:	701a      	strb	r2, [r3, #0]
	temp.bit.RUNSTDBY = config->run_in_standby;
    1b76:	687b      	ldr	r3, [r7, #4]
    1b78:	785a      	ldrb	r2, [r3, #1]
    1b7a:	230c      	movs	r3, #12
    1b7c:	18fb      	adds	r3, r7, r3
    1b7e:	2101      	movs	r1, #1
    1b80:	400a      	ands	r2, r1
    1b82:	0190      	lsls	r0, r2, #6
    1b84:	781a      	ldrb	r2, [r3, #0]
    1b86:	2140      	movs	r1, #64	; 0x40
    1b88:	438a      	bics	r2, r1
    1b8a:	1c11      	adds	r1, r2, #0
    1b8c:	1c02      	adds	r2, r0, #0
    1b8e:	430a      	orrs	r2, r1
    1b90:	701a      	strb	r2, [r3, #0]

	SYSCTRL->OSC8M = temp;
    1b92:	4b03      	ldr	r3, [pc, #12]	; (1ba0 <system_clock_source_osc8m_set_config+0x74>)
    1b94:	68fa      	ldr	r2, [r7, #12]
    1b96:	621a      	str	r2, [r3, #32]
}
    1b98:	46c0      	nop			; (mov r8, r8)
    1b9a:	46bd      	mov	sp, r7
    1b9c:	b004      	add	sp, #16
    1b9e:	bd80      	pop	{r7, pc}
    1ba0:	40000800 	.word	0x40000800

00001ba4 <system_clock_source_enable>:
 * \retval STATUS_ERR_INVALID_ARG  The clock source is not available on this
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
    1ba4:	b580      	push	{r7, lr}
    1ba6:	b082      	sub	sp, #8
    1ba8:	af00      	add	r7, sp, #0
    1baa:	0002      	movs	r2, r0
    1bac:	1dfb      	adds	r3, r7, #7
    1bae:	701a      	strb	r2, [r3, #0]
	switch (clock_source) {
    1bb0:	1dfb      	adds	r3, r7, #7
    1bb2:	781b      	ldrb	r3, [r3, #0]
    1bb4:	2b08      	cmp	r3, #8
    1bb6:	d83b      	bhi.n	1c30 <system_clock_source_enable+0x8c>
    1bb8:	009a      	lsls	r2, r3, #2
    1bba:	4b21      	ldr	r3, [pc, #132]	; (1c40 <system_clock_source_enable+0x9c>)
    1bbc:	18d3      	adds	r3, r2, r3
    1bbe:	681b      	ldr	r3, [r3, #0]
    1bc0:	469f      	mov	pc, r3
	case SYSTEM_CLOCK_SOURCE_OSC8M:
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    1bc2:	4b20      	ldr	r3, [pc, #128]	; (1c44 <system_clock_source_enable+0xa0>)
    1bc4:	4a1f      	ldr	r2, [pc, #124]	; (1c44 <system_clock_source_enable+0xa0>)
    1bc6:	6a12      	ldr	r2, [r2, #32]
    1bc8:	2102      	movs	r1, #2
    1bca:	430a      	orrs	r2, r1
    1bcc:	621a      	str	r2, [r3, #32]
		return STATUS_OK;
    1bce:	2300      	movs	r3, #0
    1bd0:	e031      	b.n	1c36 <system_clock_source_enable+0x92>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    1bd2:	4b1c      	ldr	r3, [pc, #112]	; (1c44 <system_clock_source_enable+0xa0>)
    1bd4:	4a1b      	ldr	r2, [pc, #108]	; (1c44 <system_clock_source_enable+0xa0>)
    1bd6:	6992      	ldr	r2, [r2, #24]
    1bd8:	2102      	movs	r1, #2
    1bda:	430a      	orrs	r2, r1
    1bdc:	619a      	str	r2, [r3, #24]
		break;
    1bde:	e029      	b.n	1c34 <system_clock_source_enable+0x90>

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    1be0:	4a18      	ldr	r2, [pc, #96]	; (1c44 <system_clock_source_enable+0xa0>)
    1be2:	4b18      	ldr	r3, [pc, #96]	; (1c44 <system_clock_source_enable+0xa0>)
    1be4:	8a1b      	ldrh	r3, [r3, #16]
    1be6:	b29b      	uxth	r3, r3
    1be8:	2102      	movs	r1, #2
    1bea:	430b      	orrs	r3, r1
    1bec:	b29b      	uxth	r3, r3
    1bee:	8213      	strh	r3, [r2, #16]
		break;
    1bf0:	e020      	b.n	1c34 <system_clock_source_enable+0x90>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    1bf2:	4a14      	ldr	r2, [pc, #80]	; (1c44 <system_clock_source_enable+0xa0>)
    1bf4:	4b13      	ldr	r3, [pc, #76]	; (1c44 <system_clock_source_enable+0xa0>)
    1bf6:	8a9b      	ldrh	r3, [r3, #20]
    1bf8:	b29b      	uxth	r3, r3
    1bfa:	2102      	movs	r1, #2
    1bfc:	430b      	orrs	r3, r1
    1bfe:	b29b      	uxth	r3, r3
    1c00:	8293      	strh	r3, [r2, #20]
		break;
    1c02:	e017      	b.n	1c34 <system_clock_source_enable+0x90>

	case SYSTEM_CLOCK_SOURCE_DFLL:
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    1c04:	4b10      	ldr	r3, [pc, #64]	; (1c48 <system_clock_source_enable+0xa4>)
    1c06:	681b      	ldr	r3, [r3, #0]
    1c08:	2202      	movs	r2, #2
    1c0a:	431a      	orrs	r2, r3
    1c0c:	4b0e      	ldr	r3, [pc, #56]	; (1c48 <system_clock_source_enable+0xa4>)
    1c0e:	601a      	str	r2, [r3, #0]
		_system_clock_source_dfll_set_config_errata_9905();
    1c10:	4b0e      	ldr	r3, [pc, #56]	; (1c4c <system_clock_source_enable+0xa8>)
    1c12:	4798      	blx	r3
		break;
    1c14:	e00e      	b.n	1c34 <system_clock_source_enable+0x90>

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    1c16:	4a0b      	ldr	r2, [pc, #44]	; (1c44 <system_clock_source_enable+0xa0>)
    1c18:	490a      	ldr	r1, [pc, #40]	; (1c44 <system_clock_source_enable+0xa0>)
    1c1a:	2344      	movs	r3, #68	; 0x44
    1c1c:	5ccb      	ldrb	r3, [r1, r3]
    1c1e:	b2db      	uxtb	r3, r3
    1c20:	2102      	movs	r1, #2
    1c22:	430b      	orrs	r3, r1
    1c24:	b2d9      	uxtb	r1, r3
    1c26:	2344      	movs	r3, #68	; 0x44
    1c28:	54d1      	strb	r1, [r2, r3]
		break;
    1c2a:	e003      	b.n	1c34 <system_clock_source_enable+0x90>
#endif

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		/* Always enabled */
		return STATUS_OK;
    1c2c:	2300      	movs	r3, #0
    1c2e:	e002      	b.n	1c36 <system_clock_source_enable+0x92>

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    1c30:	2317      	movs	r3, #23
    1c32:	e000      	b.n	1c36 <system_clock_source_enable+0x92>
	}

	return STATUS_OK;
    1c34:	2300      	movs	r3, #0
}
    1c36:	0018      	movs	r0, r3
    1c38:	46bd      	mov	sp, r7
    1c3a:	b002      	add	sp, #8
    1c3c:	bd80      	pop	{r7, pc}
    1c3e:	46c0      	nop			; (mov r8, r8)
    1c40:	00002858 	.word	0x00002858
    1c44:	40000800 	.word	0x40000800
    1c48:	2000047c 	.word	0x2000047c
    1c4c:	00001a2d 	.word	0x00001a2d

00001c50 <_switch_peripheral_gclk>:
 *
 * Switch all peripheral clock to a not enabled general clock
 * to save power.
 */
static void _switch_peripheral_gclk(void)
{
    1c50:	b580      	push	{r7, lr}
    1c52:	b082      	sub	sp, #8
    1c54:	af00      	add	r7, sp, #0
	uint32_t gclk_id;
	struct system_gclk_chan_config gclk_conf;

#if CONF_CLOCK_GCLK_1_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_1;
    1c56:	003b      	movs	r3, r7
    1c58:	2201      	movs	r2, #1
    1c5a:	701a      	strb	r2, [r3, #0]
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    1c5c:	2300      	movs	r3, #0
    1c5e:	607b      	str	r3, [r7, #4]
    1c60:	e009      	b.n	1c76 <_switch_peripheral_gclk+0x26>
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    1c62:	687b      	ldr	r3, [r7, #4]
    1c64:	b2db      	uxtb	r3, r3
    1c66:	003a      	movs	r2, r7
    1c68:	0011      	movs	r1, r2
    1c6a:	0018      	movs	r0, r3
    1c6c:	4b05      	ldr	r3, [pc, #20]	; (1c84 <_switch_peripheral_gclk+0x34>)
    1c6e:	4798      	blx	r3
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    1c70:	687b      	ldr	r3, [r7, #4]
    1c72:	3301      	adds	r3, #1
    1c74:	607b      	str	r3, [r7, #4]
    1c76:	687b      	ldr	r3, [r7, #4]
    1c78:	2b24      	cmp	r3, #36	; 0x24
    1c7a:	d9f2      	bls.n	1c62 <_switch_peripheral_gclk+0x12>
	}
}
    1c7c:	46c0      	nop			; (mov r8, r8)
    1c7e:	46bd      	mov	sp, r7
    1c80:	b002      	add	sp, #8
    1c82:	bd80      	pop	{r7, pc}
    1c84:	00002089 	.word	0x00002089

00001c88 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    1c88:	b580      	push	{r7, lr}
    1c8a:	b0a0      	sub	sp, #128	; 0x80
    1c8c:	af00      	add	r7, sp, #0
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    1c8e:	4b27      	ldr	r3, [pc, #156]	; (1d2c <system_clock_init+0xa4>)
    1c90:	22c2      	movs	r2, #194	; 0xc2
    1c92:	00d2      	lsls	r2, r2, #3
    1c94:	609a      	str	r2, [r3, #8]
			SYSCTRL_INTFLAG_DFLLRDY;

	system_flash_set_waitstates(CONF_CLOCK_FLASH_WAIT_STATES);
    1c96:	2000      	movs	r0, #0
    1c98:	4b25      	ldr	r3, [pc, #148]	; (1d30 <system_clock_init+0xa8>)
    1c9a:	4798      	blx	r3

	/* Switch all peripheral clock to a not enabled general clock to save power. */
	_switch_peripheral_gclk();
    1c9c:	4b25      	ldr	r3, [pc, #148]	; (1d34 <system_clock_init+0xac>)
    1c9e:	4798      	blx	r3
#endif


	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);
    1ca0:	237c      	movs	r3, #124	; 0x7c
    1ca2:	18fb      	adds	r3, r7, r3
    1ca4:	0018      	movs	r0, r3
    1ca6:	4b24      	ldr	r3, [pc, #144]	; (1d38 <system_clock_init+0xb0>)
    1ca8:	4798      	blx	r3

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    1caa:	237c      	movs	r3, #124	; 0x7c
    1cac:	18fb      	adds	r3, r7, r3
    1cae:	2200      	movs	r2, #0
    1cb0:	701a      	strb	r2, [r3, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
    1cb2:	237c      	movs	r3, #124	; 0x7c
    1cb4:	18fb      	adds	r3, r7, r3
    1cb6:	2201      	movs	r2, #1
    1cb8:	709a      	strb	r2, [r3, #2]
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;
    1cba:	237c      	movs	r3, #124	; 0x7c
    1cbc:	18fb      	adds	r3, r7, r3
    1cbe:	2200      	movs	r2, #0
    1cc0:	705a      	strb	r2, [r3, #1]

	system_clock_source_osc8m_set_config(&osc8m_conf);
    1cc2:	237c      	movs	r3, #124	; 0x7c
    1cc4:	18fb      	adds	r3, r7, r3
    1cc6:	0018      	movs	r0, r3
    1cc8:	4b1c      	ldr	r3, [pc, #112]	; (1d3c <system_clock_init+0xb4>)
    1cca:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    1ccc:	2006      	movs	r0, #6
    1cce:	4b1c      	ldr	r3, [pc, #112]	; (1d40 <system_clock_init+0xb8>)
    1cd0:	4798      	blx	r3


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    1cd2:	4b1c      	ldr	r3, [pc, #112]	; (1d44 <system_clock_init+0xbc>)
    1cd4:	4798      	blx	r3

#  endif
#endif

	/* CPU and BUS clocks */
	system_cpu_clock_set_divider(CONF_CLOCK_CPU_DIVIDER);
    1cd6:	2000      	movs	r0, #0
    1cd8:	4b1b      	ldr	r3, [pc, #108]	; (1d48 <system_clock_init+0xc0>)
    1cda:	4798      	blx	r3

	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBA, CONF_CLOCK_APBA_DIVIDER);
    1cdc:	2100      	movs	r1, #0
    1cde:	2000      	movs	r0, #0
    1ce0:	4b1a      	ldr	r3, [pc, #104]	; (1d4c <system_clock_init+0xc4>)
    1ce2:	4798      	blx	r3
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBB, CONF_CLOCK_APBB_DIVIDER);
    1ce4:	2100      	movs	r1, #0
    1ce6:	2001      	movs	r0, #1
    1ce8:	4b18      	ldr	r3, [pc, #96]	; (1d4c <system_clock_init+0xc4>)
    1cea:	4798      	blx	r3
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);
    1cec:	2100      	movs	r1, #0
    1cee:	2002      	movs	r0, #2
    1cf0:	4b16      	ldr	r3, [pc, #88]	; (1d4c <system_clock_init+0xc4>)
    1cf2:	4798      	blx	r3

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    1cf4:	1d3b      	adds	r3, r7, #4
    1cf6:	0018      	movs	r0, r3
    1cf8:	4b15      	ldr	r3, [pc, #84]	; (1d50 <system_clock_init+0xc8>)
    1cfa:	4798      	blx	r3
    1cfc:	1d3b      	adds	r3, r7, #4
    1cfe:	2206      	movs	r2, #6
    1d00:	701a      	strb	r2, [r3, #0]
    1d02:	1d3b      	adds	r3, r7, #4
    1d04:	2201      	movs	r2, #1
    1d06:	605a      	str	r2, [r3, #4]
    1d08:	1d3b      	adds	r3, r7, #4
    1d0a:	2200      	movs	r2, #0
    1d0c:	721a      	strb	r2, [r3, #8]
    1d0e:	1d3b      	adds	r3, r7, #4
    1d10:	2200      	movs	r2, #0
    1d12:	725a      	strb	r2, [r3, #9]
    1d14:	1d3b      	adds	r3, r7, #4
    1d16:	0019      	movs	r1, r3
    1d18:	2000      	movs	r0, #0
    1d1a:	4b0e      	ldr	r3, [pc, #56]	; (1d54 <system_clock_init+0xcc>)
    1d1c:	4798      	blx	r3
    1d1e:	2000      	movs	r0, #0
    1d20:	4b0d      	ldr	r3, [pc, #52]	; (1d58 <system_clock_init+0xd0>)
    1d22:	4798      	blx	r3
#endif
}
    1d24:	46c0      	nop			; (mov r8, r8)
    1d26:	46bd      	mov	sp, r7
    1d28:	b020      	add	sp, #128	; 0x80
    1d2a:	bd80      	pop	{r7, pc}
    1d2c:	40000800 	.word	0x40000800
    1d30:	000019dd 	.word	0x000019dd
    1d34:	00001c51 	.word	0x00001c51
    1d38:	00001947 	.word	0x00001947
    1d3c:	00001b2d 	.word	0x00001b2d
    1d40:	00001ba5 	.word	0x00001ba5
    1d44:	00001e01 	.word	0x00001e01
    1d48:	00001969 	.word	0x00001969
    1d4c:	00001989 	.word	0x00001989
    1d50:	00001919 	.word	0x00001919
    1d54:	00001e31 	.word	0x00001e31
    1d58:	00001f55 	.word	0x00001f55

00001d5c <system_apb_clock_set_mask>:
{
    1d5c:	b580      	push	{r7, lr}
    1d5e:	b082      	sub	sp, #8
    1d60:	af00      	add	r7, sp, #0
    1d62:	0002      	movs	r2, r0
    1d64:	6039      	str	r1, [r7, #0]
    1d66:	1dfb      	adds	r3, r7, #7
    1d68:	701a      	strb	r2, [r3, #0]
	switch (bus) {
    1d6a:	1dfb      	adds	r3, r7, #7
    1d6c:	781b      	ldrb	r3, [r3, #0]
    1d6e:	2b01      	cmp	r3, #1
    1d70:	d00a      	beq.n	1d88 <system_apb_clock_set_mask+0x2c>
    1d72:	2b02      	cmp	r3, #2
    1d74:	d00f      	beq.n	1d96 <system_apb_clock_set_mask+0x3a>
    1d76:	2b00      	cmp	r3, #0
    1d78:	d114      	bne.n	1da4 <system_apb_clock_set_mask+0x48>
			PM->APBAMASK.reg |= mask;
    1d7a:	4b0e      	ldr	r3, [pc, #56]	; (1db4 <system_apb_clock_set_mask+0x58>)
    1d7c:	4a0d      	ldr	r2, [pc, #52]	; (1db4 <system_apb_clock_set_mask+0x58>)
    1d7e:	6991      	ldr	r1, [r2, #24]
    1d80:	683a      	ldr	r2, [r7, #0]
    1d82:	430a      	orrs	r2, r1
    1d84:	619a      	str	r2, [r3, #24]
			break;
    1d86:	e00f      	b.n	1da8 <system_apb_clock_set_mask+0x4c>
			PM->APBBMASK.reg |= mask;
    1d88:	4b0a      	ldr	r3, [pc, #40]	; (1db4 <system_apb_clock_set_mask+0x58>)
    1d8a:	4a0a      	ldr	r2, [pc, #40]	; (1db4 <system_apb_clock_set_mask+0x58>)
    1d8c:	69d1      	ldr	r1, [r2, #28]
    1d8e:	683a      	ldr	r2, [r7, #0]
    1d90:	430a      	orrs	r2, r1
    1d92:	61da      	str	r2, [r3, #28]
			break;
    1d94:	e008      	b.n	1da8 <system_apb_clock_set_mask+0x4c>
			PM->APBCMASK.reg |= mask;
    1d96:	4b07      	ldr	r3, [pc, #28]	; (1db4 <system_apb_clock_set_mask+0x58>)
    1d98:	4a06      	ldr	r2, [pc, #24]	; (1db4 <system_apb_clock_set_mask+0x58>)
    1d9a:	6a11      	ldr	r1, [r2, #32]
    1d9c:	683a      	ldr	r2, [r7, #0]
    1d9e:	430a      	orrs	r2, r1
    1da0:	621a      	str	r2, [r3, #32]
			break;
    1da2:	e001      	b.n	1da8 <system_apb_clock_set_mask+0x4c>
			return STATUS_ERR_INVALID_ARG;
    1da4:	2317      	movs	r3, #23
    1da6:	e000      	b.n	1daa <system_apb_clock_set_mask+0x4e>
	return STATUS_OK;
    1da8:	2300      	movs	r3, #0
}
    1daa:	0018      	movs	r0, r3
    1dac:	46bd      	mov	sp, r7
    1dae:	b002      	add	sp, #8
    1db0:	bd80      	pop	{r7, pc}
    1db2:	46c0      	nop			; (mov r8, r8)
    1db4:	40000400 	.word	0x40000400

00001db8 <system_interrupt_enter_critical_section>:
 * count of the critical section nesting will be kept, so that global interrupts
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
    1db8:	b580      	push	{r7, lr}
    1dba:	af00      	add	r7, sp, #0
	cpu_irq_enter_critical();
    1dbc:	4b02      	ldr	r3, [pc, #8]	; (1dc8 <system_interrupt_enter_critical_section+0x10>)
    1dbe:	4798      	blx	r3
}
    1dc0:	46c0      	nop			; (mov r8, r8)
    1dc2:	46bd      	mov	sp, r7
    1dc4:	bd80      	pop	{r7, pc}
    1dc6:	46c0      	nop			; (mov r8, r8)
    1dc8:	00001885 	.word	0x00001885

00001dcc <system_interrupt_leave_critical_section>:
 * count of the critical section nesting will be kept, so that global interrupts
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
    1dcc:	b580      	push	{r7, lr}
    1dce:	af00      	add	r7, sp, #0
	cpu_irq_leave_critical();
    1dd0:	4b02      	ldr	r3, [pc, #8]	; (1ddc <system_interrupt_leave_critical_section+0x10>)
    1dd2:	4798      	blx	r3
}
    1dd4:	46c0      	nop			; (mov r8, r8)
    1dd6:	46bd      	mov	sp, r7
    1dd8:	bd80      	pop	{r7, pc}
    1dda:	46c0      	nop			; (mov r8, r8)
    1ddc:	000018d9 	.word	0x000018d9

00001de0 <system_gclk_is_syncing>:
 *
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
    1de0:	b580      	push	{r7, lr}
    1de2:	af00      	add	r7, sp, #0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1de4:	4b05      	ldr	r3, [pc, #20]	; (1dfc <system_gclk_is_syncing+0x1c>)
    1de6:	785b      	ldrb	r3, [r3, #1]
    1de8:	b2db      	uxtb	r3, r3
    1dea:	b25b      	sxtb	r3, r3
    1dec:	2b00      	cmp	r3, #0
    1dee:	da01      	bge.n	1df4 <system_gclk_is_syncing+0x14>
		return true;
    1df0:	2301      	movs	r3, #1
    1df2:	e000      	b.n	1df6 <system_gclk_is_syncing+0x16>
	}

	return false;
    1df4:	2300      	movs	r3, #0
}
    1df6:	0018      	movs	r0, r3
    1df8:	46bd      	mov	sp, r7
    1dfa:	bd80      	pop	{r7, pc}
    1dfc:	40000c00 	.word	0x40000c00

00001e00 <system_gclk_init>:
 *
 * Initializes the Generic Clock module, disabling and resetting all active
 * Generic Clock Generators and Channels to their power-on default values.
 */
void system_gclk_init(void)
{
    1e00:	b580      	push	{r7, lr}
    1e02:	af00      	add	r7, sp, #0
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);
    1e04:	2108      	movs	r1, #8
    1e06:	2000      	movs	r0, #0
    1e08:	4b07      	ldr	r3, [pc, #28]	; (1e28 <system_gclk_init+0x28>)
    1e0a:	4798      	blx	r3

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    1e0c:	4b07      	ldr	r3, [pc, #28]	; (1e2c <system_gclk_init+0x2c>)
    1e0e:	2201      	movs	r2, #1
    1e10:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    1e12:	46c0      	nop			; (mov r8, r8)
    1e14:	4b05      	ldr	r3, [pc, #20]	; (1e2c <system_gclk_init+0x2c>)
    1e16:	781b      	ldrb	r3, [r3, #0]
    1e18:	b2db      	uxtb	r3, r3
    1e1a:	001a      	movs	r2, r3
    1e1c:	2301      	movs	r3, #1
    1e1e:	4013      	ands	r3, r2
    1e20:	d1f8      	bne.n	1e14 <system_gclk_init+0x14>
		/* Wait for reset to complete */
	}
}
    1e22:	46c0      	nop			; (mov r8, r8)
    1e24:	46bd      	mov	sp, r7
    1e26:	bd80      	pop	{r7, pc}
    1e28:	00001d5d 	.word	0x00001d5d
    1e2c:	40000c00 	.word	0x40000c00

00001e30 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    1e30:	b580      	push	{r7, lr}
    1e32:	b086      	sub	sp, #24
    1e34:	af00      	add	r7, sp, #0
    1e36:	0002      	movs	r2, r0
    1e38:	6039      	str	r1, [r7, #0]
    1e3a:	1dfb      	adds	r3, r7, #7
    1e3c:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    1e3e:	1dfb      	adds	r3, r7, #7
    1e40:	781b      	ldrb	r3, [r3, #0]
    1e42:	617b      	str	r3, [r7, #20]
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);
    1e44:	1dfb      	adds	r3, r7, #7
    1e46:	781b      	ldrb	r3, [r3, #0]
    1e48:	613b      	str	r3, [r7, #16]

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    1e4a:	683b      	ldr	r3, [r7, #0]
    1e4c:	781b      	ldrb	r3, [r3, #0]
    1e4e:	021b      	lsls	r3, r3, #8
    1e50:	001a      	movs	r2, r3
    1e52:	697b      	ldr	r3, [r7, #20]
    1e54:	4313      	orrs	r3, r2
    1e56:	617b      	str	r3, [r7, #20]

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    1e58:	683b      	ldr	r3, [r7, #0]
    1e5a:	785b      	ldrb	r3, [r3, #1]
    1e5c:	2b00      	cmp	r3, #0
    1e5e:	d004      	beq.n	1e6a <system_gclk_gen_set_config+0x3a>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    1e60:	697b      	ldr	r3, [r7, #20]
    1e62:	2280      	movs	r2, #128	; 0x80
    1e64:	02d2      	lsls	r2, r2, #11
    1e66:	4313      	orrs	r3, r2
    1e68:	617b      	str	r3, [r7, #20]
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    1e6a:	683b      	ldr	r3, [r7, #0]
    1e6c:	7a5b      	ldrb	r3, [r3, #9]
    1e6e:	2b00      	cmp	r3, #0
    1e70:	d004      	beq.n	1e7c <system_gclk_gen_set_config+0x4c>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    1e72:	697b      	ldr	r3, [r7, #20]
    1e74:	2280      	movs	r2, #128	; 0x80
    1e76:	0312      	lsls	r2, r2, #12
    1e78:	4313      	orrs	r3, r2
    1e7a:	617b      	str	r3, [r7, #20]
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    1e7c:	683b      	ldr	r3, [r7, #0]
    1e7e:	685b      	ldr	r3, [r3, #4]
    1e80:	2b01      	cmp	r3, #1
    1e82:	d92c      	bls.n	1ede <system_gclk_gen_set_config+0xae>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    1e84:	683b      	ldr	r3, [r7, #0]
    1e86:	685a      	ldr	r2, [r3, #4]
    1e88:	683b      	ldr	r3, [r7, #0]
    1e8a:	685b      	ldr	r3, [r3, #4]
    1e8c:	3b01      	subs	r3, #1
    1e8e:	4013      	ands	r3, r2
    1e90:	d11a      	bne.n	1ec8 <system_gclk_gen_set_config+0x98>
			/* Determine the index of the highest bit set to get the
			 * division factor that must be loaded into the division
			 * register */

			uint32_t div2_count = 0;
    1e92:	2300      	movs	r3, #0
    1e94:	60fb      	str	r3, [r7, #12]

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    1e96:	2302      	movs	r3, #2
    1e98:	60bb      	str	r3, [r7, #8]
    1e9a:	e005      	b.n	1ea8 <system_gclk_gen_set_config+0x78>
						mask <<= 1) {
				div2_count++;
    1e9c:	68fb      	ldr	r3, [r7, #12]
    1e9e:	3301      	adds	r3, #1
    1ea0:	60fb      	str	r3, [r7, #12]
						mask <<= 1) {
    1ea2:	68bb      	ldr	r3, [r7, #8]
    1ea4:	005b      	lsls	r3, r3, #1
    1ea6:	60bb      	str	r3, [r7, #8]
			for (mask = (1UL << 1); mask < config->division_factor;
    1ea8:	683b      	ldr	r3, [r7, #0]
    1eaa:	685a      	ldr	r2, [r3, #4]
    1eac:	68bb      	ldr	r3, [r7, #8]
    1eae:	429a      	cmp	r2, r3
    1eb0:	d8f4      	bhi.n	1e9c <system_gclk_gen_set_config+0x6c>
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    1eb2:	68fb      	ldr	r3, [r7, #12]
    1eb4:	021b      	lsls	r3, r3, #8
    1eb6:	693a      	ldr	r2, [r7, #16]
    1eb8:	4313      	orrs	r3, r2
    1eba:	613b      	str	r3, [r7, #16]
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    1ebc:	697b      	ldr	r3, [r7, #20]
    1ebe:	2280      	movs	r2, #128	; 0x80
    1ec0:	0352      	lsls	r2, r2, #13
    1ec2:	4313      	orrs	r3, r2
    1ec4:	617b      	str	r3, [r7, #20]
    1ec6:	e00a      	b.n	1ede <system_gclk_gen_set_config+0xae>
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    1ec8:	683b      	ldr	r3, [r7, #0]
    1eca:	685b      	ldr	r3, [r3, #4]
    1ecc:	021b      	lsls	r3, r3, #8
			new_gendiv_config  |=
    1ece:	693a      	ldr	r2, [r7, #16]
    1ed0:	4313      	orrs	r3, r2
    1ed2:	613b      	str	r3, [r7, #16]

			/* Enable non-binary division with increased duty cycle accuracy */
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    1ed4:	697b      	ldr	r3, [r7, #20]
    1ed6:	2280      	movs	r2, #128	; 0x80
    1ed8:	0292      	lsls	r2, r2, #10
    1eda:	4313      	orrs	r3, r2
    1edc:	617b      	str	r3, [r7, #20]
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    1ede:	683b      	ldr	r3, [r7, #0]
    1ee0:	7a1b      	ldrb	r3, [r3, #8]
    1ee2:	2b00      	cmp	r3, #0
    1ee4:	d004      	beq.n	1ef0 <system_gclk_gen_set_config+0xc0>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    1ee6:	697b      	ldr	r3, [r7, #20]
    1ee8:	2280      	movs	r2, #128	; 0x80
    1eea:	0392      	lsls	r2, r2, #14
    1eec:	4313      	orrs	r3, r2
    1eee:	617b      	str	r3, [r7, #20]
	}

	while (system_gclk_is_syncing()) {
    1ef0:	46c0      	nop			; (mov r8, r8)
    1ef2:	4b13      	ldr	r3, [pc, #76]	; (1f40 <system_gclk_gen_set_config+0x110>)
    1ef4:	4798      	blx	r3
    1ef6:	1e03      	subs	r3, r0, #0
    1ef8:	d1fb      	bne.n	1ef2 <system_gclk_gen_set_config+0xc2>
		/* Wait for synchronization */
	};

	system_interrupt_enter_critical_section();
    1efa:	4b12      	ldr	r3, [pc, #72]	; (1f44 <system_gclk_gen_set_config+0x114>)
    1efc:	4798      	blx	r3

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    1efe:	4a12      	ldr	r2, [pc, #72]	; (1f48 <system_gclk_gen_set_config+0x118>)
    1f00:	1dfb      	adds	r3, r7, #7
    1f02:	781b      	ldrb	r3, [r3, #0]
    1f04:	7013      	strb	r3, [r2, #0]

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    1f06:	46c0      	nop			; (mov r8, r8)
    1f08:	4b0d      	ldr	r3, [pc, #52]	; (1f40 <system_gclk_gen_set_config+0x110>)
    1f0a:	4798      	blx	r3
    1f0c:	1e03      	subs	r3, r0, #0
    1f0e:	d1fb      	bne.n	1f08 <system_gclk_gen_set_config+0xd8>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    1f10:	4b0e      	ldr	r3, [pc, #56]	; (1f4c <system_gclk_gen_set_config+0x11c>)
    1f12:	693a      	ldr	r2, [r7, #16]
    1f14:	609a      	str	r2, [r3, #8]

	while (system_gclk_is_syncing()) {
    1f16:	46c0      	nop			; (mov r8, r8)
    1f18:	4b09      	ldr	r3, [pc, #36]	; (1f40 <system_gclk_gen_set_config+0x110>)
    1f1a:	4798      	blx	r3
    1f1c:	1e03      	subs	r3, r0, #0
    1f1e:	d1fb      	bne.n	1f18 <system_gclk_gen_set_config+0xe8>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    1f20:	4b0a      	ldr	r3, [pc, #40]	; (1f4c <system_gclk_gen_set_config+0x11c>)
    1f22:	4a0a      	ldr	r2, [pc, #40]	; (1f4c <system_gclk_gen_set_config+0x11c>)
    1f24:	6851      	ldr	r1, [r2, #4]
    1f26:	2280      	movs	r2, #128	; 0x80
    1f28:	0252      	lsls	r2, r2, #9
    1f2a:	4011      	ands	r1, r2
    1f2c:	697a      	ldr	r2, [r7, #20]
    1f2e:	430a      	orrs	r2, r1
    1f30:	605a      	str	r2, [r3, #4]

	system_interrupt_leave_critical_section();
    1f32:	4b07      	ldr	r3, [pc, #28]	; (1f50 <system_gclk_gen_set_config+0x120>)
    1f34:	4798      	blx	r3
}
    1f36:	46c0      	nop			; (mov r8, r8)
    1f38:	46bd      	mov	sp, r7
    1f3a:	b006      	add	sp, #24
    1f3c:	bd80      	pop	{r7, pc}
    1f3e:	46c0      	nop			; (mov r8, r8)
    1f40:	00001de1 	.word	0x00001de1
    1f44:	00001db9 	.word	0x00001db9
    1f48:	40000c08 	.word	0x40000c08
    1f4c:	40000c00 	.word	0x40000c00
    1f50:	00001dcd 	.word	0x00001dcd

00001f54 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    1f54:	b580      	push	{r7, lr}
    1f56:	b082      	sub	sp, #8
    1f58:	af00      	add	r7, sp, #0
    1f5a:	0002      	movs	r2, r0
    1f5c:	1dfb      	adds	r3, r7, #7
    1f5e:	701a      	strb	r2, [r3, #0]
	while (system_gclk_is_syncing()) {
    1f60:	46c0      	nop			; (mov r8, r8)
    1f62:	4b0e      	ldr	r3, [pc, #56]	; (1f9c <system_gclk_gen_enable+0x48>)
    1f64:	4798      	blx	r3
    1f66:	1e03      	subs	r3, r0, #0
    1f68:	d1fb      	bne.n	1f62 <system_gclk_gen_enable+0xe>
		/* Wait for synchronization */
	};

	system_interrupt_enter_critical_section();
    1f6a:	4b0d      	ldr	r3, [pc, #52]	; (1fa0 <system_gclk_gen_enable+0x4c>)
    1f6c:	4798      	blx	r3

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    1f6e:	4a0d      	ldr	r2, [pc, #52]	; (1fa4 <system_gclk_gen_enable+0x50>)
    1f70:	1dfb      	adds	r3, r7, #7
    1f72:	781b      	ldrb	r3, [r3, #0]
    1f74:	7013      	strb	r3, [r2, #0]
	while (system_gclk_is_syncing()) {
    1f76:	46c0      	nop			; (mov r8, r8)
    1f78:	4b08      	ldr	r3, [pc, #32]	; (1f9c <system_gclk_gen_enable+0x48>)
    1f7a:	4798      	blx	r3
    1f7c:	1e03      	subs	r3, r0, #0
    1f7e:	d1fb      	bne.n	1f78 <system_gclk_gen_enable+0x24>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    1f80:	4b09      	ldr	r3, [pc, #36]	; (1fa8 <system_gclk_gen_enable+0x54>)
    1f82:	4a09      	ldr	r2, [pc, #36]	; (1fa8 <system_gclk_gen_enable+0x54>)
    1f84:	6852      	ldr	r2, [r2, #4]
    1f86:	2180      	movs	r1, #128	; 0x80
    1f88:	0249      	lsls	r1, r1, #9
    1f8a:	430a      	orrs	r2, r1
    1f8c:	605a      	str	r2, [r3, #4]

	system_interrupt_leave_critical_section();
    1f8e:	4b07      	ldr	r3, [pc, #28]	; (1fac <system_gclk_gen_enable+0x58>)
    1f90:	4798      	blx	r3
}
    1f92:	46c0      	nop			; (mov r8, r8)
    1f94:	46bd      	mov	sp, r7
    1f96:	b002      	add	sp, #8
    1f98:	bd80      	pop	{r7, pc}
    1f9a:	46c0      	nop			; (mov r8, r8)
    1f9c:	00001de1 	.word	0x00001de1
    1fa0:	00001db9 	.word	0x00001db9
    1fa4:	40000c04 	.word	0x40000c04
    1fa8:	40000c00 	.word	0x40000c00
    1fac:	00001dcd 	.word	0x00001dcd

00001fb0 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    1fb0:	b580      	push	{r7, lr}
    1fb2:	b086      	sub	sp, #24
    1fb4:	af00      	add	r7, sp, #0
    1fb6:	0002      	movs	r2, r0
    1fb8:	1dfb      	adds	r3, r7, #7
    1fba:	701a      	strb	r2, [r3, #0]
	while (system_gclk_is_syncing()) {
    1fbc:	46c0      	nop			; (mov r8, r8)
    1fbe:	4b2a      	ldr	r3, [pc, #168]	; (2068 <STACK_SIZE+0x68>)
    1fc0:	4798      	blx	r3
    1fc2:	1e03      	subs	r3, r0, #0
    1fc4:	d1fb      	bne.n	1fbe <system_gclk_gen_get_hz+0xe>
		/* Wait for synchronization */
	};

	system_interrupt_enter_critical_section();
    1fc6:	4b29      	ldr	r3, [pc, #164]	; (206c <STACK_SIZE+0x6c>)
    1fc8:	4798      	blx	r3

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    1fca:	4a29      	ldr	r2, [pc, #164]	; (2070 <STACK_SIZE+0x70>)
    1fcc:	1dfb      	adds	r3, r7, #7
    1fce:	781b      	ldrb	r3, [r3, #0]
    1fd0:	7013      	strb	r3, [r2, #0]
	while (system_gclk_is_syncing()) {
    1fd2:	46c0      	nop			; (mov r8, r8)
    1fd4:	4b24      	ldr	r3, [pc, #144]	; (2068 <STACK_SIZE+0x68>)
    1fd6:	4798      	blx	r3
    1fd8:	1e03      	subs	r3, r0, #0
    1fda:	d1fb      	bne.n	1fd4 <system_gclk_gen_get_hz+0x24>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    1fdc:	4b25      	ldr	r3, [pc, #148]	; (2074 <STACK_SIZE+0x74>)
    1fde:	685b      	ldr	r3, [r3, #4]
    1fe0:	04db      	lsls	r3, r3, #19
    1fe2:	0edb      	lsrs	r3, r3, #27
    1fe4:	b2db      	uxtb	r3, r3
	uint32_t gen_input_hz = system_clock_source_get_hz(
    1fe6:	0018      	movs	r0, r3
    1fe8:	4b23      	ldr	r3, [pc, #140]	; (2078 <STACK_SIZE+0x78>)
    1fea:	4798      	blx	r3
    1fec:	0003      	movs	r3, r0
    1fee:	617b      	str	r3, [r7, #20]

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    1ff0:	4a1f      	ldr	r2, [pc, #124]	; (2070 <STACK_SIZE+0x70>)
    1ff2:	1dfb      	adds	r3, r7, #7
    1ff4:	781b      	ldrb	r3, [r3, #0]
    1ff6:	7013      	strb	r3, [r2, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    1ff8:	4b1e      	ldr	r3, [pc, #120]	; (2074 <STACK_SIZE+0x74>)
    1ffa:	685b      	ldr	r3, [r3, #4]
    1ffc:	02db      	lsls	r3, r3, #11
    1ffe:	0fdb      	lsrs	r3, r3, #31
    2000:	b2da      	uxtb	r2, r3
    2002:	2313      	movs	r3, #19
    2004:	18fb      	adds	r3, r7, r3
    2006:	701a      	strb	r2, [r3, #0]

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    2008:	4a1c      	ldr	r2, [pc, #112]	; (207c <STACK_SIZE+0x7c>)
    200a:	1dfb      	adds	r3, r7, #7
    200c:	781b      	ldrb	r3, [r3, #0]
    200e:	7013      	strb	r3, [r2, #0]
	while (system_gclk_is_syncing()) {
    2010:	46c0      	nop			; (mov r8, r8)
    2012:	4b15      	ldr	r3, [pc, #84]	; (2068 <STACK_SIZE+0x68>)
    2014:	4798      	blx	r3
    2016:	1e03      	subs	r3, r0, #0
    2018:	d1fb      	bne.n	2012 <STACK_SIZE+0x12>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    201a:	4b16      	ldr	r3, [pc, #88]	; (2074 <STACK_SIZE+0x74>)
    201c:	689b      	ldr	r3, [r3, #8]
    201e:	021b      	lsls	r3, r3, #8
    2020:	0c1b      	lsrs	r3, r3, #16
    2022:	b29b      	uxth	r3, r3
    2024:	60fb      	str	r3, [r7, #12]

	system_interrupt_leave_critical_section();
    2026:	4b16      	ldr	r3, [pc, #88]	; (2080 <STACK_SIZE+0x80>)
    2028:	4798      	blx	r3

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    202a:	2313      	movs	r3, #19
    202c:	18fb      	adds	r3, r7, r3
    202e:	781b      	ldrb	r3, [r3, #0]
    2030:	2b00      	cmp	r3, #0
    2032:	d109      	bne.n	2048 <STACK_SIZE+0x48>
    2034:	68fb      	ldr	r3, [r7, #12]
    2036:	2b01      	cmp	r3, #1
    2038:	d906      	bls.n	2048 <STACK_SIZE+0x48>
		gen_input_hz /= divider;
    203a:	4b12      	ldr	r3, [pc, #72]	; (2084 <STACK_SIZE+0x84>)
    203c:	68f9      	ldr	r1, [r7, #12]
    203e:	6978      	ldr	r0, [r7, #20]
    2040:	4798      	blx	r3
    2042:	0003      	movs	r3, r0
    2044:	617b      	str	r3, [r7, #20]
    2046:	e00a      	b.n	205e <STACK_SIZE+0x5e>
	} else if (divsel) {
    2048:	2313      	movs	r3, #19
    204a:	18fb      	adds	r3, r7, r3
    204c:	781b      	ldrb	r3, [r3, #0]
    204e:	2b00      	cmp	r3, #0
    2050:	d005      	beq.n	205e <STACK_SIZE+0x5e>
		gen_input_hz >>= (divider+1);
    2052:	68fb      	ldr	r3, [r7, #12]
    2054:	3301      	adds	r3, #1
    2056:	697a      	ldr	r2, [r7, #20]
    2058:	40da      	lsrs	r2, r3
    205a:	0013      	movs	r3, r2
    205c:	617b      	str	r3, [r7, #20]
	}

	return gen_input_hz;
    205e:	697b      	ldr	r3, [r7, #20]
}
    2060:	0018      	movs	r0, r3
    2062:	46bd      	mov	sp, r7
    2064:	b006      	add	sp, #24
    2066:	bd80      	pop	{r7, pc}
    2068:	00001de1 	.word	0x00001de1
    206c:	00001db9 	.word	0x00001db9
    2070:	40000c04 	.word	0x40000c04
    2074:	40000c00 	.word	0x40000c00
    2078:	00001a71 	.word	0x00001a71
    207c:	40000c08 	.word	0x40000c08
    2080:	00001dcd 	.word	0x00001dcd
    2084:	000024fd 	.word	0x000024fd

00002088 <system_gclk_chan_set_config>:
 *
 */
void system_gclk_chan_set_config(
		const uint8_t channel,
		struct system_gclk_chan_config *const config)
{
    2088:	b580      	push	{r7, lr}
    208a:	b084      	sub	sp, #16
    208c:	af00      	add	r7, sp, #0
    208e:	0002      	movs	r2, r0
    2090:	6039      	str	r1, [r7, #0]
    2092:	1dfb      	adds	r3, r7, #7
    2094:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(config);

	/* Cache the new config to reduce sync requirements */
	uint32_t new_clkctrl_config = (channel << GCLK_CLKCTRL_ID_Pos);
    2096:	1dfb      	adds	r3, r7, #7
    2098:	781b      	ldrb	r3, [r3, #0]
    209a:	60fb      	str	r3, [r7, #12]

	/* Select the desired generic clock generator */
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    209c:	683b      	ldr	r3, [r7, #0]
    209e:	781b      	ldrb	r3, [r3, #0]
    20a0:	021b      	lsls	r3, r3, #8
    20a2:	001a      	movs	r2, r3
    20a4:	68fb      	ldr	r3, [r7, #12]
    20a6:	4313      	orrs	r3, r2
    20a8:	60fb      	str	r3, [r7, #12]

	/* Disable generic clock channel */
	system_gclk_chan_disable(channel);
    20aa:	1dfb      	adds	r3, r7, #7
    20ac:	781b      	ldrb	r3, [r3, #0]
    20ae:	0018      	movs	r0, r3
    20b0:	4b04      	ldr	r3, [pc, #16]	; (20c4 <system_gclk_chan_set_config+0x3c>)
    20b2:	4798      	blx	r3

	/* Write the new configuration */
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    20b4:	4b04      	ldr	r3, [pc, #16]	; (20c8 <system_gclk_chan_set_config+0x40>)
    20b6:	68fa      	ldr	r2, [r7, #12]
    20b8:	b292      	uxth	r2, r2
    20ba:	805a      	strh	r2, [r3, #2]
}
    20bc:	46c0      	nop			; (mov r8, r8)
    20be:	46bd      	mov	sp, r7
    20c0:	b004      	add	sp, #16
    20c2:	bd80      	pop	{r7, pc}
    20c4:	00002115 	.word	0x00002115
    20c8:	40000c00 	.word	0x40000c00

000020cc <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    20cc:	b580      	push	{r7, lr}
    20ce:	b082      	sub	sp, #8
    20d0:	af00      	add	r7, sp, #0
    20d2:	0002      	movs	r2, r0
    20d4:	1dfb      	adds	r3, r7, #7
    20d6:	701a      	strb	r2, [r3, #0]
	system_interrupt_enter_critical_section();
    20d8:	4b0a      	ldr	r3, [pc, #40]	; (2104 <system_gclk_chan_enable+0x38>)
    20da:	4798      	blx	r3

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    20dc:	4a0a      	ldr	r2, [pc, #40]	; (2108 <system_gclk_chan_enable+0x3c>)
    20de:	1dfb      	adds	r3, r7, #7
    20e0:	781b      	ldrb	r3, [r3, #0]
    20e2:	7013      	strb	r3, [r2, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    20e4:	4909      	ldr	r1, [pc, #36]	; (210c <system_gclk_chan_enable+0x40>)
    20e6:	4b09      	ldr	r3, [pc, #36]	; (210c <system_gclk_chan_enable+0x40>)
    20e8:	885b      	ldrh	r3, [r3, #2]
    20ea:	b29b      	uxth	r3, r3
    20ec:	2280      	movs	r2, #128	; 0x80
    20ee:	01d2      	lsls	r2, r2, #7
    20f0:	4313      	orrs	r3, r2
    20f2:	b29b      	uxth	r3, r3
    20f4:	804b      	strh	r3, [r1, #2]

	system_interrupt_leave_critical_section();
    20f6:	4b06      	ldr	r3, [pc, #24]	; (2110 <system_gclk_chan_enable+0x44>)
    20f8:	4798      	blx	r3
}
    20fa:	46c0      	nop			; (mov r8, r8)
    20fc:	46bd      	mov	sp, r7
    20fe:	b002      	add	sp, #8
    2100:	bd80      	pop	{r7, pc}
    2102:	46c0      	nop			; (mov r8, r8)
    2104:	00001db9 	.word	0x00001db9
    2108:	40000c02 	.word	0x40000c02
    210c:	40000c00 	.word	0x40000c00
    2110:	00001dcd 	.word	0x00001dcd

00002114 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    2114:	b580      	push	{r7, lr}
    2116:	b084      	sub	sp, #16
    2118:	af00      	add	r7, sp, #0
    211a:	0002      	movs	r2, r0
    211c:	1dfb      	adds	r3, r7, #7
    211e:	701a      	strb	r2, [r3, #0]
	system_interrupt_enter_critical_section();
    2120:	4b1c      	ldr	r3, [pc, #112]	; (2194 <system_gclk_chan_disable+0x80>)
    2122:	4798      	blx	r3

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    2124:	4a1c      	ldr	r2, [pc, #112]	; (2198 <system_gclk_chan_disable+0x84>)
    2126:	1dfb      	adds	r3, r7, #7
    2128:	781b      	ldrb	r3, [r3, #0]
    212a:	7013      	strb	r3, [r2, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    212c:	4b1b      	ldr	r3, [pc, #108]	; (219c <system_gclk_chan_disable+0x88>)
    212e:	885b      	ldrh	r3, [r3, #2]
    2130:	051b      	lsls	r3, r3, #20
    2132:	0f1b      	lsrs	r3, r3, #28
    2134:	b2db      	uxtb	r3, r3
    2136:	60fb      	str	r3, [r7, #12]
	GCLK->CLKCTRL.bit.GEN = 0;
    2138:	4a18      	ldr	r2, [pc, #96]	; (219c <system_gclk_chan_disable+0x88>)
    213a:	8853      	ldrh	r3, [r2, #2]
    213c:	4918      	ldr	r1, [pc, #96]	; (21a0 <system_gclk_chan_disable+0x8c>)
    213e:	400b      	ands	r3, r1
    2140:	8053      	strh	r3, [r2, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    2142:	4a16      	ldr	r2, [pc, #88]	; (219c <system_gclk_chan_disable+0x88>)
    2144:	4b15      	ldr	r3, [pc, #84]	; (219c <system_gclk_chan_disable+0x88>)
    2146:	885b      	ldrh	r3, [r3, #2]
    2148:	b29b      	uxth	r3, r3
    214a:	4916      	ldr	r1, [pc, #88]	; (21a4 <system_gclk_chan_disable+0x90>)
    214c:	400b      	ands	r3, r1
    214e:	b29b      	uxth	r3, r3
    2150:	8053      	strh	r3, [r2, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    2152:	46c0      	nop			; (mov r8, r8)
    2154:	4b11      	ldr	r3, [pc, #68]	; (219c <system_gclk_chan_disable+0x88>)
    2156:	885b      	ldrh	r3, [r3, #2]
    2158:	b29b      	uxth	r3, r3
    215a:	001a      	movs	r2, r3
    215c:	2380      	movs	r3, #128	; 0x80
    215e:	01db      	lsls	r3, r3, #7
    2160:	4013      	ands	r3, r2
    2162:	d1f7      	bne.n	2154 <system_gclk_chan_disable+0x40>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    2164:	4a0d      	ldr	r2, [pc, #52]	; (219c <system_gclk_chan_disable+0x88>)
    2166:	68fb      	ldr	r3, [r7, #12]
    2168:	b2db      	uxtb	r3, r3
    216a:	1c19      	adds	r1, r3, #0
    216c:	230f      	movs	r3, #15
    216e:	400b      	ands	r3, r1
    2170:	b2d9      	uxtb	r1, r3
    2172:	8853      	ldrh	r3, [r2, #2]
    2174:	1c08      	adds	r0, r1, #0
    2176:	210f      	movs	r1, #15
    2178:	4001      	ands	r1, r0
    217a:	0208      	lsls	r0, r1, #8
    217c:	4908      	ldr	r1, [pc, #32]	; (21a0 <system_gclk_chan_disable+0x8c>)
    217e:	400b      	ands	r3, r1
    2180:	1c19      	adds	r1, r3, #0
    2182:	1c03      	adds	r3, r0, #0
    2184:	430b      	orrs	r3, r1
    2186:	8053      	strh	r3, [r2, #2]

	system_interrupt_leave_critical_section();
    2188:	4b07      	ldr	r3, [pc, #28]	; (21a8 <system_gclk_chan_disable+0x94>)
    218a:	4798      	blx	r3
}
    218c:	46c0      	nop			; (mov r8, r8)
    218e:	46bd      	mov	sp, r7
    2190:	b004      	add	sp, #16
    2192:	bd80      	pop	{r7, pc}
    2194:	00001db9 	.word	0x00001db9
    2198:	40000c02 	.word	0x40000c02
    219c:	40000c00 	.word	0x40000c00
    21a0:	fffff0ff 	.word	0xfffff0ff
    21a4:	ffffbfff 	.word	0xffffbfff
    21a8:	00001dcd 	.word	0x00001dcd

000021ac <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    21ac:	b580      	push	{r7, lr}
    21ae:	b084      	sub	sp, #16
    21b0:	af00      	add	r7, sp, #0
    21b2:	0002      	movs	r2, r0
    21b4:	1dfb      	adds	r3, r7, #7
    21b6:	701a      	strb	r2, [r3, #0]
	uint8_t gen_id;

	system_interrupt_enter_critical_section();
    21b8:	4b0d      	ldr	r3, [pc, #52]	; (21f0 <system_gclk_chan_get_hz+0x44>)
    21ba:	4798      	blx	r3

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    21bc:	4a0d      	ldr	r2, [pc, #52]	; (21f4 <system_gclk_chan_get_hz+0x48>)
    21be:	1dfb      	adds	r3, r7, #7
    21c0:	781b      	ldrb	r3, [r3, #0]
    21c2:	7013      	strb	r3, [r2, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    21c4:	4b0c      	ldr	r3, [pc, #48]	; (21f8 <system_gclk_chan_get_hz+0x4c>)
    21c6:	885b      	ldrh	r3, [r3, #2]
    21c8:	051b      	lsls	r3, r3, #20
    21ca:	0f1b      	lsrs	r3, r3, #28
    21cc:	b2da      	uxtb	r2, r3
    21ce:	230f      	movs	r3, #15
    21d0:	18fb      	adds	r3, r7, r3
    21d2:	701a      	strb	r2, [r3, #0]

	system_interrupt_leave_critical_section();
    21d4:	4b09      	ldr	r3, [pc, #36]	; (21fc <system_gclk_chan_get_hz+0x50>)
    21d6:	4798      	blx	r3

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    21d8:	230f      	movs	r3, #15
    21da:	18fb      	adds	r3, r7, r3
    21dc:	781b      	ldrb	r3, [r3, #0]
    21de:	0018      	movs	r0, r3
    21e0:	4b07      	ldr	r3, [pc, #28]	; (2200 <system_gclk_chan_get_hz+0x54>)
    21e2:	4798      	blx	r3
    21e4:	0003      	movs	r3, r0
}
    21e6:	0018      	movs	r0, r3
    21e8:	46bd      	mov	sp, r7
    21ea:	b004      	add	sp, #16
    21ec:	bd80      	pop	{r7, pc}
    21ee:	46c0      	nop			; (mov r8, r8)
    21f0:	00001db9 	.word	0x00001db9
    21f4:	40000c02 	.word	0x40000c02
    21f8:	40000c00 	.word	0x40000c00
    21fc:	00001dcd 	.word	0x00001dcd
    2200:	00001fb1 	.word	0x00001fb1

00002204 <system_pinmux_get_group_from_gpio_pin>:
 *
 * \return Base address of the associated PORT module.
 */
static inline PortGroup* system_pinmux_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
    2204:	b580      	push	{r7, lr}
    2206:	b084      	sub	sp, #16
    2208:	af00      	add	r7, sp, #0
    220a:	0002      	movs	r2, r0
    220c:	1dfb      	adds	r3, r7, #7
    220e:	701a      	strb	r2, [r3, #0]
	uint8_t port_index  = (gpio_pin / 128);
    2210:	230f      	movs	r3, #15
    2212:	18fb      	adds	r3, r7, r3
    2214:	1dfa      	adds	r2, r7, #7
    2216:	7812      	ldrb	r2, [r2, #0]
    2218:	09d2      	lsrs	r2, r2, #7
    221a:	701a      	strb	r2, [r3, #0]
	uint8_t group_index = (gpio_pin / 32);
    221c:	230e      	movs	r3, #14
    221e:	18fb      	adds	r3, r7, r3
    2220:	1dfa      	adds	r2, r7, #7
    2222:	7812      	ldrb	r2, [r2, #0]
    2224:	0952      	lsrs	r2, r2, #5
    2226:	701a      	strb	r2, [r3, #0]

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;
    2228:	4b0d      	ldr	r3, [pc, #52]	; (2260 <system_pinmux_get_group_from_gpio_pin+0x5c>)
    222a:	60bb      	str	r3, [r7, #8]

	if (port_index < PORT_INST_NUM) {
    222c:	230f      	movs	r3, #15
    222e:	18fb      	adds	r3, r7, r3
    2230:	781b      	ldrb	r3, [r3, #0]
    2232:	2b00      	cmp	r3, #0
    2234:	d10f      	bne.n	2256 <system_pinmux_get_group_from_gpio_pin+0x52>
		return &(ports[port_index]->Group[group_index]);
    2236:	230f      	movs	r3, #15
    2238:	18fb      	adds	r3, r7, r3
    223a:	781b      	ldrb	r3, [r3, #0]
    223c:	009b      	lsls	r3, r3, #2
    223e:	2210      	movs	r2, #16
    2240:	4694      	mov	ip, r2
    2242:	44bc      	add	ip, r7
    2244:	4463      	add	r3, ip
    2246:	3b08      	subs	r3, #8
    2248:	681a      	ldr	r2, [r3, #0]
    224a:	230e      	movs	r3, #14
    224c:	18fb      	adds	r3, r7, r3
    224e:	781b      	ldrb	r3, [r3, #0]
    2250:	01db      	lsls	r3, r3, #7
    2252:	18d3      	adds	r3, r2, r3
    2254:	e000      	b.n	2258 <system_pinmux_get_group_from_gpio_pin+0x54>
	} else {
		Assert(false);
		return NULL;
    2256:	2300      	movs	r3, #0
	}
}
    2258:	0018      	movs	r0, r3
    225a:	46bd      	mov	sp, r7
    225c:	b004      	add	sp, #16
    225e:	bd80      	pop	{r7, pc}
    2260:	41004400 	.word	0x41004400

00002264 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    2264:	b580      	push	{r7, lr}
    2266:	b088      	sub	sp, #32
    2268:	af00      	add	r7, sp, #0
    226a:	60f8      	str	r0, [r7, #12]
    226c:	60b9      	str	r1, [r7, #8]
    226e:	607a      	str	r2, [r7, #4]
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    2270:	2300      	movs	r3, #0
    2272:	61fb      	str	r3, [r7, #28]

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    2274:	687b      	ldr	r3, [r7, #4]
    2276:	78db      	ldrb	r3, [r3, #3]
    2278:	2201      	movs	r2, #1
    227a:	4053      	eors	r3, r2
    227c:	b2db      	uxtb	r3, r3
    227e:	2b00      	cmp	r3, #0
    2280:	d035      	beq.n	22ee <_system_pinmux_config+0x8a>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    2282:	687b      	ldr	r3, [r7, #4]
    2284:	781b      	ldrb	r3, [r3, #0]
    2286:	2b80      	cmp	r3, #128	; 0x80
    2288:	d00b      	beq.n	22a2 <_system_pinmux_config+0x3e>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
    228a:	69fb      	ldr	r3, [r7, #28]
    228c:	2280      	movs	r2, #128	; 0x80
    228e:	0252      	lsls	r2, r2, #9
    2290:	4313      	orrs	r3, r2
    2292:	61fb      	str	r3, [r7, #28]
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    2294:	687b      	ldr	r3, [r7, #4]
    2296:	781b      	ldrb	r3, [r3, #0]
    2298:	061b      	lsls	r3, r3, #24
    229a:	001a      	movs	r2, r3
    229c:	69fb      	ldr	r3, [r7, #28]
    229e:	4313      	orrs	r3, r2
    22a0:	61fb      	str	r3, [r7, #28]
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    22a2:	687b      	ldr	r3, [r7, #4]
    22a4:	785b      	ldrb	r3, [r3, #1]
    22a6:	2b00      	cmp	r3, #0
    22a8:	d003      	beq.n	22b2 <_system_pinmux_config+0x4e>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
    22aa:	687b      	ldr	r3, [r7, #4]
    22ac:	785b      	ldrb	r3, [r3, #1]
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    22ae:	2b02      	cmp	r3, #2
    22b0:	d110      	bne.n	22d4 <_system_pinmux_config+0x70>
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;
    22b2:	69fb      	ldr	r3, [r7, #28]
    22b4:	2280      	movs	r2, #128	; 0x80
    22b6:	0292      	lsls	r2, r2, #10
    22b8:	4313      	orrs	r3, r2
    22ba:	61fb      	str	r3, [r7, #28]

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    22bc:	687b      	ldr	r3, [r7, #4]
    22be:	789b      	ldrb	r3, [r3, #2]
    22c0:	2b00      	cmp	r3, #0
    22c2:	d004      	beq.n	22ce <_system_pinmux_config+0x6a>
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    22c4:	69fb      	ldr	r3, [r7, #28]
    22c6:	2280      	movs	r2, #128	; 0x80
    22c8:	02d2      	lsls	r2, r2, #11
    22ca:	4313      	orrs	r3, r2
    22cc:	61fb      	str	r3, [r7, #28]
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    22ce:	68fb      	ldr	r3, [r7, #12]
    22d0:	68ba      	ldr	r2, [r7, #8]
    22d2:	605a      	str	r2, [r3, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    22d4:	687b      	ldr	r3, [r7, #4]
    22d6:	785b      	ldrb	r3, [r3, #1]
    22d8:	2b01      	cmp	r3, #1
    22da:	d003      	beq.n	22e4 <_system_pinmux_config+0x80>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
    22dc:	687b      	ldr	r3, [r7, #4]
    22de:	785b      	ldrb	r3, [r3, #1]
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    22e0:	2b02      	cmp	r3, #2
    22e2:	d107      	bne.n	22f4 <_system_pinmux_config+0x90>
			/* Cannot use a pull-up if the output driver is enabled,
			 * if requested the input buffer can only sample the current
			 * output state */
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    22e4:	69fb      	ldr	r3, [r7, #28]
    22e6:	4a22      	ldr	r2, [pc, #136]	; (2370 <_system_pinmux_config+0x10c>)
    22e8:	4013      	ands	r3, r2
    22ea:	61fb      	str	r3, [r7, #28]
    22ec:	e002      	b.n	22f4 <_system_pinmux_config+0x90>
		}
	} else {
		port->DIRCLR.reg = pin_mask;
    22ee:	68fb      	ldr	r3, [r7, #12]
    22f0:	68ba      	ldr	r2, [r7, #8]
    22f2:	605a      	str	r2, [r3, #4]
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    22f4:	68bb      	ldr	r3, [r7, #8]
    22f6:	041b      	lsls	r3, r3, #16
    22f8:	0c1b      	lsrs	r3, r3, #16
    22fa:	61bb      	str	r3, [r7, #24]
	uint32_t upper_pin_mask = (pin_mask >> 16);
    22fc:	68bb      	ldr	r3, [r7, #8]
    22fe:	0c1b      	lsrs	r3, r3, #16
    2300:	617b      	str	r3, [r7, #20]

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2302:	69ba      	ldr	r2, [r7, #24]
    2304:	69fb      	ldr	r3, [r7, #28]
    2306:	4313      	orrs	r3, r2
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    2308:	22a0      	movs	r2, #160	; 0xa0
    230a:	05d2      	lsls	r2, r2, #23
    230c:	431a      	orrs	r2, r3
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    230e:	68fb      	ldr	r3, [r7, #12]
    2310:	629a      	str	r2, [r3, #40]	; 0x28

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2312:	697a      	ldr	r2, [r7, #20]
    2314:	69fb      	ldr	r3, [r7, #28]
    2316:	4313      	orrs	r3, r2
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    2318:	22d0      	movs	r2, #208	; 0xd0
    231a:	0612      	lsls	r2, r2, #24
    231c:	431a      	orrs	r2, r3
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    231e:	68fb      	ldr	r3, [r7, #12]
    2320:	629a      	str	r2, [r3, #40]	; 0x28
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    2322:	687b      	ldr	r3, [r7, #4]
    2324:	78db      	ldrb	r3, [r3, #3]
    2326:	2201      	movs	r2, #1
    2328:	4053      	eors	r3, r2
    232a:	b2db      	uxtb	r3, r3
    232c:	2b00      	cmp	r3, #0
    232e:	d01a      	beq.n	2366 <_system_pinmux_config+0x102>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    2330:	69fa      	ldr	r2, [r7, #28]
    2332:	2380      	movs	r3, #128	; 0x80
    2334:	02db      	lsls	r3, r3, #11
    2336:	4013      	ands	r3, r2
    2338:	d00a      	beq.n	2350 <_system_pinmux_config+0xec>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    233a:	687b      	ldr	r3, [r7, #4]
    233c:	789b      	ldrb	r3, [r3, #2]
    233e:	2b01      	cmp	r3, #1
    2340:	d103      	bne.n	234a <_system_pinmux_config+0xe6>
				port->OUTSET.reg = pin_mask;
    2342:	68fb      	ldr	r3, [r7, #12]
    2344:	68ba      	ldr	r2, [r7, #8]
    2346:	619a      	str	r2, [r3, #24]
    2348:	e002      	b.n	2350 <_system_pinmux_config+0xec>
			} else {
				port->OUTCLR.reg = pin_mask;
    234a:	68fb      	ldr	r3, [r7, #12]
    234c:	68ba      	ldr	r2, [r7, #8]
    234e:	615a      	str	r2, [r3, #20]
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    2350:	687b      	ldr	r3, [r7, #4]
    2352:	785b      	ldrb	r3, [r3, #1]
    2354:	2b01      	cmp	r3, #1
    2356:	d003      	beq.n	2360 <_system_pinmux_config+0xfc>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
    2358:	687b      	ldr	r3, [r7, #4]
    235a:	785b      	ldrb	r3, [r3, #1]
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    235c:	2b02      	cmp	r3, #2
    235e:	d102      	bne.n	2366 <_system_pinmux_config+0x102>
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
    2360:	68fb      	ldr	r3, [r7, #12]
    2362:	68ba      	ldr	r2, [r7, #8]
    2364:	609a      	str	r2, [r3, #8]
		}
	}
}
    2366:	46c0      	nop			; (mov r8, r8)
    2368:	46bd      	mov	sp, r7
    236a:	b008      	add	sp, #32
    236c:	bd80      	pop	{r7, pc}
    236e:	46c0      	nop			; (mov r8, r8)
    2370:	fffbffff 	.word	0xfffbffff

00002374 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    2374:	b580      	push	{r7, lr}
    2376:	b084      	sub	sp, #16
    2378:	af00      	add	r7, sp, #0
    237a:	0002      	movs	r2, r0
    237c:	6039      	str	r1, [r7, #0]
    237e:	1dfb      	adds	r3, r7, #7
    2380:	701a      	strb	r2, [r3, #0]
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
    2382:	1dfb      	adds	r3, r7, #7
    2384:	781b      	ldrb	r3, [r3, #0]
    2386:	0018      	movs	r0, r3
    2388:	4b0a      	ldr	r3, [pc, #40]	; (23b4 <system_pinmux_pin_set_config+0x40>)
    238a:	4798      	blx	r3
    238c:	0003      	movs	r3, r0
    238e:	60fb      	str	r3, [r7, #12]
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    2390:	1dfb      	adds	r3, r7, #7
    2392:	781b      	ldrb	r3, [r3, #0]
    2394:	221f      	movs	r2, #31
    2396:	4013      	ands	r3, r2
    2398:	2201      	movs	r2, #1
    239a:	409a      	lsls	r2, r3
    239c:	0013      	movs	r3, r2
    239e:	60bb      	str	r3, [r7, #8]

	_system_pinmux_config(port, pin_mask, config);
    23a0:	683a      	ldr	r2, [r7, #0]
    23a2:	68b9      	ldr	r1, [r7, #8]
    23a4:	68fb      	ldr	r3, [r7, #12]
    23a6:	0018      	movs	r0, r3
    23a8:	4b03      	ldr	r3, [pc, #12]	; (23b8 <system_pinmux_pin_set_config+0x44>)
    23aa:	4798      	blx	r3
}
    23ac:	46c0      	nop			; (mov r8, r8)
    23ae:	46bd      	mov	sp, r7
    23b0:	b004      	add	sp, #16
    23b2:	bd80      	pop	{r7, pc}
    23b4:	00002205 	.word	0x00002205
    23b8:	00002265 	.word	0x00002265

000023bc <_system_dummy_init>:
 * Dummy initialization function, used as a weak alias target for the various
 * init functions called by \ref system_init().
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
    23bc:	b580      	push	{r7, lr}
    23be:	af00      	add	r7, sp, #0
	return;
    23c0:	46c0      	nop			; (mov r8, r8)
}
    23c2:	46bd      	mov	sp, r7
    23c4:	bd80      	pop	{r7, pc}
	...

000023c8 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    23c8:	b580      	push	{r7, lr}
    23ca:	af00      	add	r7, sp, #0
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    23cc:	4b06      	ldr	r3, [pc, #24]	; (23e8 <system_init+0x20>)
    23ce:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    23d0:	4b06      	ldr	r3, [pc, #24]	; (23ec <system_init+0x24>)
    23d2:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    23d4:	4b06      	ldr	r3, [pc, #24]	; (23f0 <system_init+0x28>)
    23d6:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    23d8:	4b06      	ldr	r3, [pc, #24]	; (23f4 <system_init+0x2c>)
    23da:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    23dc:	4b06      	ldr	r3, [pc, #24]	; (23f8 <system_init+0x30>)
    23de:	4798      	blx	r3
}
    23e0:	46c0      	nop			; (mov r8, r8)
    23e2:	46bd      	mov	sp, r7
    23e4:	bd80      	pop	{r7, pc}
    23e6:	46c0      	nop			; (mov r8, r8)
    23e8:	00001c89 	.word	0x00001c89
    23ec:	00001879 	.word	0x00001879
    23f0:	000023bd 	.word	0x000023bd
    23f4:	000023bd 	.word	0x000023bd
    23f8:	000023bd 	.word	0x000023bd

000023fc <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
    23fc:	b580      	push	{r7, lr}
    23fe:	b082      	sub	sp, #8
    2400:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
    2402:	4b2f      	ldr	r3, [pc, #188]	; (24c0 <Reset_Handler+0xc4>)
    2404:	607b      	str	r3, [r7, #4]
        pDest = &_srelocate;
    2406:	4b2f      	ldr	r3, [pc, #188]	; (24c4 <Reset_Handler+0xc8>)
    2408:	603b      	str	r3, [r7, #0]

        if (pSrc != pDest) {
    240a:	687a      	ldr	r2, [r7, #4]
    240c:	683b      	ldr	r3, [r7, #0]
    240e:	429a      	cmp	r2, r3
    2410:	d00c      	beq.n	242c <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
    2412:	e007      	b.n	2424 <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
    2414:	683b      	ldr	r3, [r7, #0]
    2416:	1d1a      	adds	r2, r3, #4
    2418:	603a      	str	r2, [r7, #0]
    241a:	687a      	ldr	r2, [r7, #4]
    241c:	1d11      	adds	r1, r2, #4
    241e:	6079      	str	r1, [r7, #4]
    2420:	6812      	ldr	r2, [r2, #0]
    2422:	601a      	str	r2, [r3, #0]
                for (; pDest < &_erelocate;) {
    2424:	683a      	ldr	r2, [r7, #0]
    2426:	4b28      	ldr	r3, [pc, #160]	; (24c8 <Reset_Handler+0xcc>)
    2428:	429a      	cmp	r2, r3
    242a:	d3f3      	bcc.n	2414 <Reset_Handler+0x18>
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    242c:	4b27      	ldr	r3, [pc, #156]	; (24cc <Reset_Handler+0xd0>)
    242e:	603b      	str	r3, [r7, #0]
    2430:	e004      	b.n	243c <Reset_Handler+0x40>
                *pDest++ = 0;
    2432:	683b      	ldr	r3, [r7, #0]
    2434:	1d1a      	adds	r2, r3, #4
    2436:	603a      	str	r2, [r7, #0]
    2438:	2200      	movs	r2, #0
    243a:	601a      	str	r2, [r3, #0]
        for (pDest = &_szero; pDest < &_ezero;) {
    243c:	683a      	ldr	r2, [r7, #0]
    243e:	4b24      	ldr	r3, [pc, #144]	; (24d0 <Reset_Handler+0xd4>)
    2440:	429a      	cmp	r2, r3
    2442:	d3f6      	bcc.n	2432 <Reset_Handler+0x36>
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
    2444:	4b23      	ldr	r3, [pc, #140]	; (24d4 <Reset_Handler+0xd8>)
    2446:	607b      	str	r3, [r7, #4]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    2448:	4b23      	ldr	r3, [pc, #140]	; (24d8 <Reset_Handler+0xdc>)
    244a:	687a      	ldr	r2, [r7, #4]
    244c:	21ff      	movs	r1, #255	; 0xff
    244e:	438a      	bics	r2, r1
    2450:	609a      	str	r2, [r3, #8]

        /* Change default QOS values to have the best performance and correct USB behaviour */
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    2452:	4a22      	ldr	r2, [pc, #136]	; (24dc <Reset_Handler+0xe0>)
    2454:	2390      	movs	r3, #144	; 0x90
    2456:	005b      	lsls	r3, r3, #1
    2458:	2102      	movs	r1, #2
    245a:	50d1      	str	r1, [r2, r3]
#if defined(ID_USB)
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    245c:	4a20      	ldr	r2, [pc, #128]	; (24e0 <Reset_Handler+0xe4>)
    245e:	78d3      	ldrb	r3, [r2, #3]
    2460:	2103      	movs	r1, #3
    2462:	438b      	bics	r3, r1
    2464:	1c19      	adds	r1, r3, #0
    2466:	2302      	movs	r3, #2
    2468:	430b      	orrs	r3, r1
    246a:	70d3      	strb	r3, [r2, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    246c:	4a1c      	ldr	r2, [pc, #112]	; (24e0 <Reset_Handler+0xe4>)
    246e:	78d3      	ldrb	r3, [r2, #3]
    2470:	210c      	movs	r1, #12
    2472:	438b      	bics	r3, r1
    2474:	1c19      	adds	r1, r3, #0
    2476:	2308      	movs	r3, #8
    2478:	430b      	orrs	r3, r1
    247a:	70d3      	strb	r3, [r2, #3]
#endif
        DMAC->QOSCTRL.bit.DQOS = 2;
    247c:	4a19      	ldr	r2, [pc, #100]	; (24e4 <Reset_Handler+0xe8>)
    247e:	7b93      	ldrb	r3, [r2, #14]
    2480:	2130      	movs	r1, #48	; 0x30
    2482:	438b      	bics	r3, r1
    2484:	1c19      	adds	r1, r3, #0
    2486:	2320      	movs	r3, #32
    2488:	430b      	orrs	r3, r1
    248a:	7393      	strb	r3, [r2, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    248c:	4a15      	ldr	r2, [pc, #84]	; (24e4 <Reset_Handler+0xe8>)
    248e:	7b93      	ldrb	r3, [r2, #14]
    2490:	210c      	movs	r1, #12
    2492:	438b      	bics	r3, r1
    2494:	1c19      	adds	r1, r3, #0
    2496:	2308      	movs	r3, #8
    2498:	430b      	orrs	r3, r1
    249a:	7393      	strb	r3, [r2, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    249c:	4a11      	ldr	r2, [pc, #68]	; (24e4 <Reset_Handler+0xe8>)
    249e:	7b93      	ldrb	r3, [r2, #14]
    24a0:	2103      	movs	r1, #3
    24a2:	438b      	bics	r3, r1
    24a4:	1c19      	adds	r1, r3, #0
    24a6:	2302      	movs	r3, #2
    24a8:	430b      	orrs	r3, r1
    24aa:	7393      	strb	r3, [r2, #14]

        /* Overwriting the default value of the NVMCTRL.CTRLB.MANW bit (errata reference 13134) */
        NVMCTRL->CTRLB.bit.MANW = 1;
    24ac:	4a0e      	ldr	r2, [pc, #56]	; (24e8 <Reset_Handler+0xec>)
    24ae:	6853      	ldr	r3, [r2, #4]
    24b0:	2180      	movs	r1, #128	; 0x80
    24b2:	430b      	orrs	r3, r1
    24b4:	6053      	str	r3, [r2, #4]

        /* Initialize the C library */
        __libc_init_array();
    24b6:	4b0d      	ldr	r3, [pc, #52]	; (24ec <Reset_Handler+0xf0>)
    24b8:	4798      	blx	r3

        /* Branch to main function */
        main();
    24ba:	4b0d      	ldr	r3, [pc, #52]	; (24f0 <Reset_Handler+0xf4>)
    24bc:	4798      	blx	r3

        /* Infinite loop */
        while (1);
    24be:	e7fe      	b.n	24be <Reset_Handler+0xc2>
    24c0:	000028a4 	.word	0x000028a4
    24c4:	20000000 	.word	0x20000000
    24c8:	2000043c 	.word	0x2000043c
    24cc:	2000043c 	.word	0x2000043c
    24d0:	200004d0 	.word	0x200004d0
    24d4:	00000000 	.word	0x00000000
    24d8:	e000ed00 	.word	0xe000ed00
    24dc:	41007000 	.word	0x41007000
    24e0:	41005000 	.word	0x41005000
    24e4:	41004800 	.word	0x41004800
    24e8:	41004000 	.word	0x41004000
    24ec:	00002669 	.word	0x00002669
    24f0:	0000043d 	.word	0x0000043d

000024f4 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    24f4:	b580      	push	{r7, lr}
    24f6:	af00      	add	r7, sp, #0
        while (1) {
    24f8:	e7fe      	b.n	24f8 <Dummy_Handler+0x4>
	...

000024fc <__udivsi3>:
    24fc:	2200      	movs	r2, #0
    24fe:	0843      	lsrs	r3, r0, #1
    2500:	428b      	cmp	r3, r1
    2502:	d374      	bcc.n	25ee <__udivsi3+0xf2>
    2504:	0903      	lsrs	r3, r0, #4
    2506:	428b      	cmp	r3, r1
    2508:	d35f      	bcc.n	25ca <__udivsi3+0xce>
    250a:	0a03      	lsrs	r3, r0, #8
    250c:	428b      	cmp	r3, r1
    250e:	d344      	bcc.n	259a <__udivsi3+0x9e>
    2510:	0b03      	lsrs	r3, r0, #12
    2512:	428b      	cmp	r3, r1
    2514:	d328      	bcc.n	2568 <__udivsi3+0x6c>
    2516:	0c03      	lsrs	r3, r0, #16
    2518:	428b      	cmp	r3, r1
    251a:	d30d      	bcc.n	2538 <__udivsi3+0x3c>
    251c:	22ff      	movs	r2, #255	; 0xff
    251e:	0209      	lsls	r1, r1, #8
    2520:	ba12      	rev	r2, r2
    2522:	0c03      	lsrs	r3, r0, #16
    2524:	428b      	cmp	r3, r1
    2526:	d302      	bcc.n	252e <__udivsi3+0x32>
    2528:	1212      	asrs	r2, r2, #8
    252a:	0209      	lsls	r1, r1, #8
    252c:	d065      	beq.n	25fa <__udivsi3+0xfe>
    252e:	0b03      	lsrs	r3, r0, #12
    2530:	428b      	cmp	r3, r1
    2532:	d319      	bcc.n	2568 <__udivsi3+0x6c>
    2534:	e000      	b.n	2538 <__udivsi3+0x3c>
    2536:	0a09      	lsrs	r1, r1, #8
    2538:	0bc3      	lsrs	r3, r0, #15
    253a:	428b      	cmp	r3, r1
    253c:	d301      	bcc.n	2542 <__udivsi3+0x46>
    253e:	03cb      	lsls	r3, r1, #15
    2540:	1ac0      	subs	r0, r0, r3
    2542:	4152      	adcs	r2, r2
    2544:	0b83      	lsrs	r3, r0, #14
    2546:	428b      	cmp	r3, r1
    2548:	d301      	bcc.n	254e <__udivsi3+0x52>
    254a:	038b      	lsls	r3, r1, #14
    254c:	1ac0      	subs	r0, r0, r3
    254e:	4152      	adcs	r2, r2
    2550:	0b43      	lsrs	r3, r0, #13
    2552:	428b      	cmp	r3, r1
    2554:	d301      	bcc.n	255a <__udivsi3+0x5e>
    2556:	034b      	lsls	r3, r1, #13
    2558:	1ac0      	subs	r0, r0, r3
    255a:	4152      	adcs	r2, r2
    255c:	0b03      	lsrs	r3, r0, #12
    255e:	428b      	cmp	r3, r1
    2560:	d301      	bcc.n	2566 <__udivsi3+0x6a>
    2562:	030b      	lsls	r3, r1, #12
    2564:	1ac0      	subs	r0, r0, r3
    2566:	4152      	adcs	r2, r2
    2568:	0ac3      	lsrs	r3, r0, #11
    256a:	428b      	cmp	r3, r1
    256c:	d301      	bcc.n	2572 <__udivsi3+0x76>
    256e:	02cb      	lsls	r3, r1, #11
    2570:	1ac0      	subs	r0, r0, r3
    2572:	4152      	adcs	r2, r2
    2574:	0a83      	lsrs	r3, r0, #10
    2576:	428b      	cmp	r3, r1
    2578:	d301      	bcc.n	257e <__udivsi3+0x82>
    257a:	028b      	lsls	r3, r1, #10
    257c:	1ac0      	subs	r0, r0, r3
    257e:	4152      	adcs	r2, r2
    2580:	0a43      	lsrs	r3, r0, #9
    2582:	428b      	cmp	r3, r1
    2584:	d301      	bcc.n	258a <__udivsi3+0x8e>
    2586:	024b      	lsls	r3, r1, #9
    2588:	1ac0      	subs	r0, r0, r3
    258a:	4152      	adcs	r2, r2
    258c:	0a03      	lsrs	r3, r0, #8
    258e:	428b      	cmp	r3, r1
    2590:	d301      	bcc.n	2596 <__udivsi3+0x9a>
    2592:	020b      	lsls	r3, r1, #8
    2594:	1ac0      	subs	r0, r0, r3
    2596:	4152      	adcs	r2, r2
    2598:	d2cd      	bcs.n	2536 <__udivsi3+0x3a>
    259a:	09c3      	lsrs	r3, r0, #7
    259c:	428b      	cmp	r3, r1
    259e:	d301      	bcc.n	25a4 <__udivsi3+0xa8>
    25a0:	01cb      	lsls	r3, r1, #7
    25a2:	1ac0      	subs	r0, r0, r3
    25a4:	4152      	adcs	r2, r2
    25a6:	0983      	lsrs	r3, r0, #6
    25a8:	428b      	cmp	r3, r1
    25aa:	d301      	bcc.n	25b0 <__udivsi3+0xb4>
    25ac:	018b      	lsls	r3, r1, #6
    25ae:	1ac0      	subs	r0, r0, r3
    25b0:	4152      	adcs	r2, r2
    25b2:	0943      	lsrs	r3, r0, #5
    25b4:	428b      	cmp	r3, r1
    25b6:	d301      	bcc.n	25bc <__udivsi3+0xc0>
    25b8:	014b      	lsls	r3, r1, #5
    25ba:	1ac0      	subs	r0, r0, r3
    25bc:	4152      	adcs	r2, r2
    25be:	0903      	lsrs	r3, r0, #4
    25c0:	428b      	cmp	r3, r1
    25c2:	d301      	bcc.n	25c8 <__udivsi3+0xcc>
    25c4:	010b      	lsls	r3, r1, #4
    25c6:	1ac0      	subs	r0, r0, r3
    25c8:	4152      	adcs	r2, r2
    25ca:	08c3      	lsrs	r3, r0, #3
    25cc:	428b      	cmp	r3, r1
    25ce:	d301      	bcc.n	25d4 <__udivsi3+0xd8>
    25d0:	00cb      	lsls	r3, r1, #3
    25d2:	1ac0      	subs	r0, r0, r3
    25d4:	4152      	adcs	r2, r2
    25d6:	0883      	lsrs	r3, r0, #2
    25d8:	428b      	cmp	r3, r1
    25da:	d301      	bcc.n	25e0 <__udivsi3+0xe4>
    25dc:	008b      	lsls	r3, r1, #2
    25de:	1ac0      	subs	r0, r0, r3
    25e0:	4152      	adcs	r2, r2
    25e2:	0843      	lsrs	r3, r0, #1
    25e4:	428b      	cmp	r3, r1
    25e6:	d301      	bcc.n	25ec <__udivsi3+0xf0>
    25e8:	004b      	lsls	r3, r1, #1
    25ea:	1ac0      	subs	r0, r0, r3
    25ec:	4152      	adcs	r2, r2
    25ee:	1a41      	subs	r1, r0, r1
    25f0:	d200      	bcs.n	25f4 <__udivsi3+0xf8>
    25f2:	4601      	mov	r1, r0
    25f4:	4152      	adcs	r2, r2
    25f6:	4610      	mov	r0, r2
    25f8:	4770      	bx	lr
    25fa:	e7ff      	b.n	25fc <__udivsi3+0x100>
    25fc:	b501      	push	{r0, lr}
    25fe:	2000      	movs	r0, #0
    2600:	f000 f806 	bl	2610 <__aeabi_idiv0>
    2604:	bd02      	pop	{r1, pc}
    2606:	46c0      	nop			; (mov r8, r8)

00002608 <__aeabi_uidivmod>:
    2608:	2900      	cmp	r1, #0
    260a:	d0f7      	beq.n	25fc <__udivsi3+0x100>
    260c:	e776      	b.n	24fc <__udivsi3>
    260e:	4770      	bx	lr

00002610 <__aeabi_idiv0>:
    2610:	4770      	bx	lr
    2612:	46c0      	nop			; (mov r8, r8)

00002614 <__aeabi_lmul>:
    2614:	b5f0      	push	{r4, r5, r6, r7, lr}
    2616:	46ce      	mov	lr, r9
    2618:	4647      	mov	r7, r8
    261a:	0415      	lsls	r5, r2, #16
    261c:	0c2d      	lsrs	r5, r5, #16
    261e:	002e      	movs	r6, r5
    2620:	b580      	push	{r7, lr}
    2622:	0407      	lsls	r7, r0, #16
    2624:	0c14      	lsrs	r4, r2, #16
    2626:	0c3f      	lsrs	r7, r7, #16
    2628:	4699      	mov	r9, r3
    262a:	0c03      	lsrs	r3, r0, #16
    262c:	437e      	muls	r6, r7
    262e:	435d      	muls	r5, r3
    2630:	4367      	muls	r7, r4
    2632:	4363      	muls	r3, r4
    2634:	197f      	adds	r7, r7, r5
    2636:	0c34      	lsrs	r4, r6, #16
    2638:	19e4      	adds	r4, r4, r7
    263a:	469c      	mov	ip, r3
    263c:	42a5      	cmp	r5, r4
    263e:	d903      	bls.n	2648 <__aeabi_lmul+0x34>
    2640:	2380      	movs	r3, #128	; 0x80
    2642:	025b      	lsls	r3, r3, #9
    2644:	4698      	mov	r8, r3
    2646:	44c4      	add	ip, r8
    2648:	464b      	mov	r3, r9
    264a:	4351      	muls	r1, r2
    264c:	4343      	muls	r3, r0
    264e:	0436      	lsls	r6, r6, #16
    2650:	0c36      	lsrs	r6, r6, #16
    2652:	0c25      	lsrs	r5, r4, #16
    2654:	0424      	lsls	r4, r4, #16
    2656:	4465      	add	r5, ip
    2658:	19a4      	adds	r4, r4, r6
    265a:	1859      	adds	r1, r3, r1
    265c:	1949      	adds	r1, r1, r5
    265e:	0020      	movs	r0, r4
    2660:	bc0c      	pop	{r2, r3}
    2662:	4690      	mov	r8, r2
    2664:	4699      	mov	r9, r3
    2666:	bdf0      	pop	{r4, r5, r6, r7, pc}

00002668 <__libc_init_array>:
    2668:	b570      	push	{r4, r5, r6, lr}
    266a:	4e0d      	ldr	r6, [pc, #52]	; (26a0 <__libc_init_array+0x38>)
    266c:	4d0d      	ldr	r5, [pc, #52]	; (26a4 <__libc_init_array+0x3c>)
    266e:	2400      	movs	r4, #0
    2670:	1bad      	subs	r5, r5, r6
    2672:	10ad      	asrs	r5, r5, #2
    2674:	d005      	beq.n	2682 <__libc_init_array+0x1a>
    2676:	00a3      	lsls	r3, r4, #2
    2678:	58f3      	ldr	r3, [r6, r3]
    267a:	3401      	adds	r4, #1
    267c:	4798      	blx	r3
    267e:	42a5      	cmp	r5, r4
    2680:	d1f9      	bne.n	2676 <__libc_init_array+0xe>
    2682:	f000 f8fd 	bl	2880 <_init>
    2686:	4e08      	ldr	r6, [pc, #32]	; (26a8 <__libc_init_array+0x40>)
    2688:	4d08      	ldr	r5, [pc, #32]	; (26ac <__libc_init_array+0x44>)
    268a:	2400      	movs	r4, #0
    268c:	1bad      	subs	r5, r5, r6
    268e:	10ad      	asrs	r5, r5, #2
    2690:	d005      	beq.n	269e <__libc_init_array+0x36>
    2692:	00a3      	lsls	r3, r4, #2
    2694:	58f3      	ldr	r3, [r6, r3]
    2696:	3401      	adds	r4, #1
    2698:	4798      	blx	r3
    269a:	42a5      	cmp	r5, r4
    269c:	d1f9      	bne.n	2692 <__libc_init_array+0x2a>
    269e:	bd70      	pop	{r4, r5, r6, pc}
    26a0:	0000288c 	.word	0x0000288c
    26a4:	0000288c 	.word	0x0000288c
    26a8:	0000288c 	.word	0x0000288c
    26ac:	00002894 	.word	0x00002894

000026b0 <register_fini>:
    26b0:	4b03      	ldr	r3, [pc, #12]	; (26c0 <register_fini+0x10>)
    26b2:	b510      	push	{r4, lr}
    26b4:	2b00      	cmp	r3, #0
    26b6:	d002      	beq.n	26be <register_fini+0xe>
    26b8:	4802      	ldr	r0, [pc, #8]	; (26c4 <register_fini+0x14>)
    26ba:	f000 f805 	bl	26c8 <atexit>
    26be:	bd10      	pop	{r4, pc}
    26c0:	00000000 	.word	0x00000000
    26c4:	000026d9 	.word	0x000026d9

000026c8 <atexit>:
    26c8:	b510      	push	{r4, lr}
    26ca:	0001      	movs	r1, r0
    26cc:	2300      	movs	r3, #0
    26ce:	2200      	movs	r2, #0
    26d0:	2000      	movs	r0, #0
    26d2:	f000 f81f 	bl	2714 <__register_exitproc>
    26d6:	bd10      	pop	{r4, pc}

000026d8 <__libc_fini_array>:
    26d8:	b570      	push	{r4, r5, r6, lr}
    26da:	4b09      	ldr	r3, [pc, #36]	; (2700 <__libc_fini_array+0x28>)
    26dc:	4c09      	ldr	r4, [pc, #36]	; (2704 <__libc_fini_array+0x2c>)
    26de:	1ae4      	subs	r4, r4, r3
    26e0:	10a4      	asrs	r4, r4, #2
    26e2:	d009      	beq.n	26f8 <__libc_fini_array+0x20>
    26e4:	4a08      	ldr	r2, [pc, #32]	; (2708 <__libc_fini_array+0x30>)
    26e6:	18a5      	adds	r5, r4, r2
    26e8:	00ad      	lsls	r5, r5, #2
    26ea:	18ed      	adds	r5, r5, r3
    26ec:	682b      	ldr	r3, [r5, #0]
    26ee:	3c01      	subs	r4, #1
    26f0:	4798      	blx	r3
    26f2:	3d04      	subs	r5, #4
    26f4:	2c00      	cmp	r4, #0
    26f6:	d1f9      	bne.n	26ec <__libc_fini_array+0x14>
    26f8:	f000 f8cc 	bl	2894 <_fini>
    26fc:	bd70      	pop	{r4, r5, r6, pc}
    26fe:	46c0      	nop			; (mov r8, r8)
    2700:	000028a0 	.word	0x000028a0
    2704:	000028a4 	.word	0x000028a4
    2708:	3fffffff 	.word	0x3fffffff

0000270c <__retarget_lock_acquire_recursive>:
    270c:	4770      	bx	lr
    270e:	46c0      	nop			; (mov r8, r8)

00002710 <__retarget_lock_release_recursive>:
    2710:	4770      	bx	lr
    2712:	46c0      	nop			; (mov r8, r8)

00002714 <__register_exitproc>:
    2714:	b5f0      	push	{r4, r5, r6, r7, lr}
    2716:	464e      	mov	r6, r9
    2718:	4645      	mov	r5, r8
    271a:	46de      	mov	lr, fp
    271c:	4657      	mov	r7, sl
    271e:	b5e0      	push	{r5, r6, r7, lr}
    2720:	4d36      	ldr	r5, [pc, #216]	; (27fc <__register_exitproc+0xe8>)
    2722:	b083      	sub	sp, #12
    2724:	0006      	movs	r6, r0
    2726:	6828      	ldr	r0, [r5, #0]
    2728:	4698      	mov	r8, r3
    272a:	000f      	movs	r7, r1
    272c:	4691      	mov	r9, r2
    272e:	f7ff ffed 	bl	270c <__retarget_lock_acquire_recursive>
    2732:	4b33      	ldr	r3, [pc, #204]	; (2800 <__register_exitproc+0xec>)
    2734:	681c      	ldr	r4, [r3, #0]
    2736:	23a4      	movs	r3, #164	; 0xa4
    2738:	005b      	lsls	r3, r3, #1
    273a:	58e0      	ldr	r0, [r4, r3]
    273c:	2800      	cmp	r0, #0
    273e:	d052      	beq.n	27e6 <__register_exitproc+0xd2>
    2740:	6843      	ldr	r3, [r0, #4]
    2742:	2b1f      	cmp	r3, #31
    2744:	dc13      	bgt.n	276e <__register_exitproc+0x5a>
    2746:	1c5a      	adds	r2, r3, #1
    2748:	9201      	str	r2, [sp, #4]
    274a:	2e00      	cmp	r6, #0
    274c:	d128      	bne.n	27a0 <__register_exitproc+0x8c>
    274e:	9a01      	ldr	r2, [sp, #4]
    2750:	3302      	adds	r3, #2
    2752:	009b      	lsls	r3, r3, #2
    2754:	6042      	str	r2, [r0, #4]
    2756:	501f      	str	r7, [r3, r0]
    2758:	6828      	ldr	r0, [r5, #0]
    275a:	f7ff ffd9 	bl	2710 <__retarget_lock_release_recursive>
    275e:	2000      	movs	r0, #0
    2760:	b003      	add	sp, #12
    2762:	bc3c      	pop	{r2, r3, r4, r5}
    2764:	4690      	mov	r8, r2
    2766:	4699      	mov	r9, r3
    2768:	46a2      	mov	sl, r4
    276a:	46ab      	mov	fp, r5
    276c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    276e:	4b25      	ldr	r3, [pc, #148]	; (2804 <__register_exitproc+0xf0>)
    2770:	2b00      	cmp	r3, #0
    2772:	d03d      	beq.n	27f0 <__register_exitproc+0xdc>
    2774:	20c8      	movs	r0, #200	; 0xc8
    2776:	0040      	lsls	r0, r0, #1
    2778:	e000      	b.n	277c <__register_exitproc+0x68>
    277a:	bf00      	nop
    277c:	2800      	cmp	r0, #0
    277e:	d037      	beq.n	27f0 <__register_exitproc+0xdc>
    2780:	22a4      	movs	r2, #164	; 0xa4
    2782:	2300      	movs	r3, #0
    2784:	0052      	lsls	r2, r2, #1
    2786:	58a1      	ldr	r1, [r4, r2]
    2788:	6043      	str	r3, [r0, #4]
    278a:	6001      	str	r1, [r0, #0]
    278c:	50a0      	str	r0, [r4, r2]
    278e:	3240      	adds	r2, #64	; 0x40
    2790:	5083      	str	r3, [r0, r2]
    2792:	3204      	adds	r2, #4
    2794:	5083      	str	r3, [r0, r2]
    2796:	3301      	adds	r3, #1
    2798:	9301      	str	r3, [sp, #4]
    279a:	2300      	movs	r3, #0
    279c:	2e00      	cmp	r6, #0
    279e:	d0d6      	beq.n	274e <__register_exitproc+0x3a>
    27a0:	009a      	lsls	r2, r3, #2
    27a2:	4692      	mov	sl, r2
    27a4:	4482      	add	sl, r0
    27a6:	464a      	mov	r2, r9
    27a8:	2188      	movs	r1, #136	; 0x88
    27aa:	4654      	mov	r4, sl
    27ac:	5062      	str	r2, [r4, r1]
    27ae:	22c4      	movs	r2, #196	; 0xc4
    27b0:	0052      	lsls	r2, r2, #1
    27b2:	4691      	mov	r9, r2
    27b4:	4481      	add	r9, r0
    27b6:	464a      	mov	r2, r9
    27b8:	3987      	subs	r1, #135	; 0x87
    27ba:	4099      	lsls	r1, r3
    27bc:	6812      	ldr	r2, [r2, #0]
    27be:	468b      	mov	fp, r1
    27c0:	430a      	orrs	r2, r1
    27c2:	4694      	mov	ip, r2
    27c4:	464a      	mov	r2, r9
    27c6:	4661      	mov	r1, ip
    27c8:	6011      	str	r1, [r2, #0]
    27ca:	2284      	movs	r2, #132	; 0x84
    27cc:	4641      	mov	r1, r8
    27ce:	0052      	lsls	r2, r2, #1
    27d0:	50a1      	str	r1, [r4, r2]
    27d2:	2e02      	cmp	r6, #2
    27d4:	d1bb      	bne.n	274e <__register_exitproc+0x3a>
    27d6:	0002      	movs	r2, r0
    27d8:	465c      	mov	r4, fp
    27da:	328d      	adds	r2, #141	; 0x8d
    27dc:	32ff      	adds	r2, #255	; 0xff
    27de:	6811      	ldr	r1, [r2, #0]
    27e0:	430c      	orrs	r4, r1
    27e2:	6014      	str	r4, [r2, #0]
    27e4:	e7b3      	b.n	274e <__register_exitproc+0x3a>
    27e6:	0020      	movs	r0, r4
    27e8:	304d      	adds	r0, #77	; 0x4d
    27ea:	30ff      	adds	r0, #255	; 0xff
    27ec:	50e0      	str	r0, [r4, r3]
    27ee:	e7a7      	b.n	2740 <__register_exitproc+0x2c>
    27f0:	6828      	ldr	r0, [r5, #0]
    27f2:	f7ff ff8d 	bl	2710 <__retarget_lock_release_recursive>
    27f6:	2001      	movs	r0, #1
    27f8:	4240      	negs	r0, r0
    27fa:	e7b1      	b.n	2760 <__register_exitproc+0x4c>
    27fc:	20000438 	.word	0x20000438
    2800:	0000287c 	.word	0x0000287c
    2804:	00000000 	.word	0x00000000
    2808:	6f686345 	.word	0x6f686345
    280c:	0000203a 	.word	0x0000203a
    2810:	0000000a 	.word	0x0000000a
    2814:	42000800 	.word	0x42000800
    2818:	42000c00 	.word	0x42000c00
    281c:	42001000 	.word	0x42001000
    2820:	42001400 	.word	0x42001400
    2824:	42001800 	.word	0x42001800
    2828:	42001c00 	.word	0x42001c00
    282c:	0c0b0a09 	.word	0x0c0b0a09
    2830:	00000e0d 	.word	0x00000e0d
    2834:	00001a8e 	.word	0x00001a8e
    2838:	00001b06 	.word	0x00001b06
    283c:	00001b06 	.word	0x00001b06
    2840:	00001aac 	.word	0x00001aac
    2844:	00001aa6 	.word	0x00001aa6
    2848:	00001ab2 	.word	0x00001ab2
    284c:	00001a94 	.word	0x00001a94
    2850:	00001ab8 	.word	0x00001ab8
    2854:	00001aec 	.word	0x00001aec
    2858:	00001be0 	.word	0x00001be0
    285c:	00001c30 	.word	0x00001c30
    2860:	00001c30 	.word	0x00001c30
    2864:	00001c2c 	.word	0x00001c2c
    2868:	00001bd2 	.word	0x00001bd2
    286c:	00001bf2 	.word	0x00001bf2
    2870:	00001bc2 	.word	0x00001bc2
    2874:	00001c04 	.word	0x00001c04
    2878:	00001c16 	.word	0x00001c16

0000287c <_global_impure_ptr>:
    287c:	20000010                                ... 

00002880 <_init>:
    2880:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2882:	46c0      	nop			; (mov r8, r8)
    2884:	bcf8      	pop	{r3, r4, r5, r6, r7}
    2886:	bc08      	pop	{r3}
    2888:	469e      	mov	lr, r3
    288a:	4770      	bx	lr

0000288c <__init_array_start>:
    288c:	000026b1 	.word	0x000026b1

00002890 <__frame_dummy_init_array_entry>:
    2890:	000000dd                                ....

00002894 <_fini>:
    2894:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2896:	46c0      	nop			; (mov r8, r8)
    2898:	bcf8      	pop	{r3, r4, r5, r6, r7}
    289a:	bc08      	pop	{r3}
    289c:	469e      	mov	lr, r3
    289e:	4770      	bx	lr

000028a0 <__fini_array_start>:
    28a0:	000000b5 	.word	0x000000b5
