.include "macro.inc"

# assembler directives
.set noat      # allow manual use of $at
.set noreorder # don't insert nops after branches
.set gp=64     # allow use of 64-bit general purpose registers

.section .text, "ax"

glabel func_800402F0
/* 40EF0 800402F0 18A0001F */  blez       $a1, .L80040370
/* 40EF4 800402F4 00000000 */   nop
/* 40EF8 800402F8 240B2000 */  addiu      $t3, $zero, 0x2000
/* 40EFC 800402FC 00AB082B */  sltu       $at, $a1, $t3
/* 40F00 80040300 1020001D */  beqz       $at, .L80040378
/* 40F04 80040304 00000000 */   nop
/* 40F08 80040308 00804025 */  or         $t0, $a0, $zero
/* 40F0C 8004030C 00854821 */  addu       $t1, $a0, $a1
/* 40F10 80040310 0109082B */  sltu       $at, $t0, $t1
/* 40F14 80040314 10200016 */  beqz       $at, .L80040370
/* 40F18 80040318 00000000 */   nop
/* 40F1C 8004031C 310A000F */  andi       $t2, $t0, 0xf
/* 40F20 80040320 11400007 */  beqz       $t2, .L80040340
/* 40F24 80040324 2529FFF0 */   addiu     $t1, $t1, -0x10
/* 40F28 80040328 010A4023 */  subu       $t0, $t0, $t2
/* 40F2C 8004032C BD150000 */  cache      0x15, ($t0)
/* 40F30 80040330 0109082B */  sltu       $at, $t0, $t1
/* 40F34 80040334 1020000E */  beqz       $at, .L80040370
/* 40F38 80040338 00000000 */   nop
/* 40F3C 8004033C 25080010 */  addiu      $t0, $t0, 0x10
.L80040340:
/* 40F40 80040340 312A000F */  andi       $t2, $t1, 0xf
/* 40F44 80040344 11400006 */  beqz       $t2, .L80040360
/* 40F48 80040348 00000000 */   nop
/* 40F4C 8004034C 012A4823 */  subu       $t1, $t1, $t2
/* 40F50 80040350 BD350010 */  cache      0x15, 0x10($t1)
/* 40F54 80040354 0128082B */  sltu       $at, $t1, $t0
/* 40F58 80040358 14200005 */  bnez       $at, .L80040370
/* 40F5C 8004035C 00000000 */   nop
.L80040360:
/* 40F60 80040360 BD110000 */  cache      0x11, ($t0)
/* 40F64 80040364 0109082B */  sltu       $at, $t0, $t1
/* 40F68 80040368 1420FFFD */  bnez       $at, .L80040360
/* 40F6C 8004036C 25080010 */   addiu     $t0, $t0, 0x10
.L80040370:
/* 40F70 80040370 03E00008 */  jr         $ra
/* 40F74 80040374 00000000 */   nop
.L80040378:
/* 40F78 80040378 3C088000 */  lui        $t0, 0x8000
/* 40F7C 8004037C 010B4821 */  addu       $t1, $t0, $t3
/* 40F80 80040380 2529FFF0 */  addiu      $t1, $t1, -0x10
.L80040384:
/* 40F84 80040384 BD010000 */  cache      1, ($t0)
/* 40F88 80040388 0109082B */  sltu       $at, $t0, $t1
/* 40F8C 8004038C 1420FFFD */  bnez       $at, .L80040384
/* 40F90 80040390 25080010 */   addiu     $t0, $t0, 0x10
/* 40F94 80040394 03E00008 */  jr         $ra
/* 40F98 80040398 00000000 */   nop
/* 40F9C 8004039C 00000000 */  nop
