<stg><name>update_weights.1_Pipeline_VITIS_LOOP_208_12</name>


<trans_list>

<trans id="126" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %biases2, void @empty_17, i32 0, i32 0, void @empty_18, i32 4294967295, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:2 %bias_norm_3_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bias_norm_3

]]></Node>
<StgValue><ssdm name="bias_norm_3_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %for.inc150

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc150:0 %i_5 = load i7 %i

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc150:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc150:2 %icmp_ln208 = icmp_eq  i7 %i_5, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln208"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc150:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc150:4 %add_ln208 = add i7 %i_5, i7 1

]]></Node>
<StgValue><ssdm name="add_ln208"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc150:5 %br_ln208 = br i1 %icmp_ln208, void %for.inc150.split, void %for.inc179.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="7">
<![CDATA[
for.inc150.split:0 %i_7_cast = zext i7 %i_5

]]></Node>
<StgValue><ssdm name="i_7_cast"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc150.split:2 %biases2_addr = getelementptr i64 %biases2, i64 0, i64 %i_7_cast

]]></Node>
<StgValue><ssdm name="biases2_addr"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="6">
<![CDATA[
for.inc150.split:3 %biases2_load = load i6 %biases2_addr

]]></Node>
<StgValue><ssdm name="biases2_load"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc150.split:8 %store_ln208 = store i7 %add_ln208, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="43" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="6">
<![CDATA[
for.inc150.split:3 %biases2_load = load i6 %biases2_addr

]]></Node>
<StgValue><ssdm name="biases2_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="64">
<![CDATA[
for.inc150.split:4 %bitcast_ln209 = bitcast i64 %biases2_load

]]></Node>
<StgValue><ssdm name="bitcast_ln209"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc150.split:5 %div2 = ddiv i64 %bitcast_ln209, i64 %bias_norm_3_read

]]></Node>
<StgValue><ssdm name="div2"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="46" st_id="4" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc150.split:5 %div2 = ddiv i64 %bitcast_ln209, i64 %bias_norm_3_read

]]></Node>
<StgValue><ssdm name="div2"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="47" st_id="5" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc150.split:5 %div2 = ddiv i64 %bitcast_ln209, i64 %bias_norm_3_read

]]></Node>
<StgValue><ssdm name="div2"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="48" st_id="6" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc150.split:5 %div2 = ddiv i64 %bitcast_ln209, i64 %bias_norm_3_read

]]></Node>
<StgValue><ssdm name="div2"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="49" st_id="7" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc150.split:5 %div2 = ddiv i64 %bitcast_ln209, i64 %bias_norm_3_read

]]></Node>
<StgValue><ssdm name="div2"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="50" st_id="8" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc150.split:5 %div2 = ddiv i64 %bitcast_ln209, i64 %bias_norm_3_read

]]></Node>
<StgValue><ssdm name="div2"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="51" st_id="9" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc150.split:5 %div2 = ddiv i64 %bitcast_ln209, i64 %bias_norm_3_read

]]></Node>
<StgValue><ssdm name="div2"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="52" st_id="10" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc150.split:5 %div2 = ddiv i64 %bitcast_ln209, i64 %bias_norm_3_read

]]></Node>
<StgValue><ssdm name="div2"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="53" st_id="11" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc150.split:5 %div2 = ddiv i64 %bitcast_ln209, i64 %bias_norm_3_read

]]></Node>
<StgValue><ssdm name="div2"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="54" st_id="12" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc150.split:5 %div2 = ddiv i64 %bitcast_ln209, i64 %bias_norm_3_read

]]></Node>
<StgValue><ssdm name="div2"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="55" st_id="13" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc150.split:5 %div2 = ddiv i64 %bitcast_ln209, i64 %bias_norm_3_read

]]></Node>
<StgValue><ssdm name="div2"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="56" st_id="14" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc150.split:5 %div2 = ddiv i64 %bitcast_ln209, i64 %bias_norm_3_read

]]></Node>
<StgValue><ssdm name="div2"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="57" st_id="15" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc150.split:5 %div2 = ddiv i64 %bitcast_ln209, i64 %bias_norm_3_read

]]></Node>
<StgValue><ssdm name="div2"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="58" st_id="16" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc150.split:5 %div2 = ddiv i64 %bitcast_ln209, i64 %bias_norm_3_read

]]></Node>
<StgValue><ssdm name="div2"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="59" st_id="17" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc150.split:5 %div2 = ddiv i64 %bitcast_ln209, i64 %bias_norm_3_read

]]></Node>
<StgValue><ssdm name="div2"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="60" st_id="18" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc150.split:5 %div2 = ddiv i64 %bitcast_ln209, i64 %bias_norm_3_read

]]></Node>
<StgValue><ssdm name="div2"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="61" st_id="19" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc150.split:5 %div2 = ddiv i64 %bitcast_ln209, i64 %bias_norm_3_read

]]></Node>
<StgValue><ssdm name="div2"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="62" st_id="20" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc150.split:5 %div2 = ddiv i64 %bitcast_ln209, i64 %bias_norm_3_read

]]></Node>
<StgValue><ssdm name="div2"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="63" st_id="21" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc150.split:5 %div2 = ddiv i64 %bitcast_ln209, i64 %bias_norm_3_read

]]></Node>
<StgValue><ssdm name="div2"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="64" st_id="22" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc150.split:5 %div2 = ddiv i64 %bitcast_ln209, i64 %bias_norm_3_read

]]></Node>
<StgValue><ssdm name="div2"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="65" st_id="23" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc150.split:5 %div2 = ddiv i64 %bitcast_ln209, i64 %bias_norm_3_read

]]></Node>
<StgValue><ssdm name="div2"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="66" st_id="24" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc150.split:5 %div2 = ddiv i64 %bitcast_ln209, i64 %bias_norm_3_read

]]></Node>
<StgValue><ssdm name="div2"/></StgValue>
</operation>

<operation id="71" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0">
<![CDATA[
for.inc179.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="67" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc150.split:1 %specloopname_ln158 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21

]]></Node>
<StgValue><ssdm name="specloopname_ln158"/></StgValue>
</operation>

<operation id="68" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="64">
<![CDATA[
for.inc150.split:6 %bitcast_ln209_1 = bitcast i64 %div2

]]></Node>
<StgValue><ssdm name="bitcast_ln209_1"/></StgValue>
</operation>

<operation id="69" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="64" op_1_bw="6" op_2_bw="0">
<![CDATA[
for.inc150.split:7 %store_ln209 = store i64 %bitcast_ln209_1, i6 %biases2_addr

]]></Node>
<StgValue><ssdm name="store_ln209"/></StgValue>
</operation>

<operation id="70" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
for.inc150.split:9 %br_ln208 = br void %for.inc150

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
