#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Wed Dec 20 14:03:26 2017
# Process ID: 7728
# Current directory: e:/workspace/KXZ7C01/ProductCD/IBERT_SATA_10G/IBERT_SATA_10G_ex
# Command line: vivado.exe -source e:/workspace/KXZ7C01/ProductCD/IBERT_SATA_10G/ipcore/IBERT_SATA_10G.srcs/sources_1/ip/IBERT_SATA_10G/IBERT_SATA_10G_ex.tcl
# Log file: e:/workspace/KXZ7C01/ProductCD/IBERT_SATA_10G/IBERT_SATA_10G_ex/vivado.log
# Journal file: e:/workspace/KXZ7C01/ProductCD/IBERT_SATA_10G/IBERT_SATA_10G_ex\vivado.jou
#-----------------------------------------------------------
start_gui
source e:/workspace/KXZ7C01/ProductCD/IBERT_SATA_10G/ipcore/IBERT_SATA_10G.srcs/sources_1/ip/IBERT_SATA_10G/IBERT_SATA_10G_ex.tcl
# set srcIpDir "e:/workspace/KXZ7C01/ProductCD/IBERT_SATA_10G/ipcore/IBERT_SATA_10G.srcs/sources_1/ip/IBERT_SATA_10G"
# create_project -name IBERT_SATA_10G_ex -force
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
# set_property part xc7z100ffg900-2 [current_project]
# set_property target_language verilog [current_project]
# set_property simulator_language MIXED [current_project]
# set projDir [get_property DIRECTORY [current_project]]
# set importDir [file join $projDir imports]
# file mkdir $importDir
# set_property coreContainer.enable false [current_project]
# set returnCode 0
# import_ip -files [list [file join $srcIpDir IBERT_SATA_10G.xci]] -name IBERT_SATA_10G
# reset_target {open_example} [get_ips IBERT_SATA_10G]
# proc _filter_supported_targets {targets ip} {
#   set res {}
#   set all [get_property SUPPORTED_TARGETS $ip]
#   foreach target $targets {
#     lappend res {*}[lsearch -all -inline -nocase $all $target]
#   }
#   return $res
# }
# generate_target -quiet [_filter_supported_targets {instantiation_template synthesis simulation implementation shared_logic} [get_ips IBERT_SATA_10G]] [get_ips IBERT_SATA_10G]
# add_files -scan_for_includes -quiet -copy_to $importDir -fileset [current_fileset] \
#   [list [file join $srcIpDir IBERT_SATA_10G/example_design/example_IBERT_SATA_10G.v]]
# add_files -quiet -copy_to $importDir -fileset [current_fileset] \
#   [list [file join $srcIpDir IBERT_SATA_10G/example_design/xdc_7ser_gtx.txt]] \
#   [list [file join $srcIpDir IBERT_SATA_10G/example_design/example_top_verilog.txt]]
# add_files -quiet -copy_to $importDir -fileset [current_fileset -constrset] \
#   [list [file join $srcIpDir IBERT_SATA_10G/example_design/example_IBERT_SATA_10G.xdc]]
# set_property TOP [lindex [find_top] 0] [current_fileset]
# update_compile_order -fileset [current_fileset]
# update_compile_order -fileset [current_fileset -simset]
# set tops [list]
# foreach tfile [ get_files -filter {name=~"*.xci" || name=~"*.bd"}] { if { [lsearch [list_property $tfile] PARENT_COMPOSITE_FILE ] == -1} {lappend tops $tfile} }
# generate_target all $tops
# export_ip_user_files -force
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'E:/workspace/KXZ7C01/ProductCD/IBERT_SATA_10G/IBERT_SATA_10G_ex/IBERT_SATA_10G_ex.ip_user_files/sim_scripts/IBERT_SATA_10G/xsim/IBERT_SATA_10G.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'E:/workspace/KXZ7C01/ProductCD/IBERT_SATA_10G/IBERT_SATA_10G_ex/IBERT_SATA_10G_ex.ip_user_files/sim_scripts/IBERT_SATA_10G/modelsim/IBERT_SATA_10G.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'E:/workspace/KXZ7C01/ProductCD/IBERT_SATA_10G/IBERT_SATA_10G_ex/IBERT_SATA_10G_ex.ip_user_files/sim_scripts/IBERT_SATA_10G/questa/IBERT_SATA_10G.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'E:/workspace/KXZ7C01/ProductCD/IBERT_SATA_10G/IBERT_SATA_10G_ex/IBERT_SATA_10G_ex.ip_user_files/sim_scripts/IBERT_SATA_10G/ies/IBERT_SATA_10G.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'E:/workspace/KXZ7C01/ProductCD/IBERT_SATA_10G/IBERT_SATA_10G_ex/IBERT_SATA_10G_ex.ip_user_files/sim_scripts/IBERT_SATA_10G/vcs/IBERT_SATA_10G.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'E:/workspace/KXZ7C01/ProductCD/IBERT_SATA_10G/IBERT_SATA_10G_ex/IBERT_SATA_10G_ex.ip_user_files/sim_scripts/IBERT_SATA_10G/riviera/IBERT_SATA_10G.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'E:/workspace/KXZ7C01/ProductCD/IBERT_SATA_10G/IBERT_SATA_10G_ex/IBERT_SATA_10G_ex.ip_user_files/sim_scripts/IBERT_SATA_10G/activehdl/IBERT_SATA_10G.sh'
# set dfile [file join $srcIpDir oepdone.txt]
# if { [ catch { set doneFile [open $dfile w] } ] } {
# } else { 
#   puts $doneFile "Open Example Project DONE"
#   close $doneFile
# }
# if { $returnCode != 0 } {
#   error "Problems were encountered while executing the example design script, please review the log files."
# }
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec 20 14:03:49 2017...
