//
// Module mopshub_testbench.elink_decoder.struct
//
// Created:
//          by - dcs.dcs (chipdev2.physik.uni-wuppertal.de)
//          at - 17:46:32 03/29/23
//
// Generated by Mentor Graphics' HDL Designer(TM) 2019.4 (Build 4)
//

`resetall
`timescale 1ns/10ps
module elink_decoder( 
   // Port Declarations
   input   wire            clk, 
   input   wire    [75:0]  data_rec_in, 
   input   wire    [31:0]  data_rec_spi_in, 
   input   wire            rst, 
   input   wire    [1:0]   rx_elink2bit, 
   input   wire            start_read_elink, 
   input   wire            start_write_elink, 
   input   wire            start_write_elink_spi, 
   output  wire            end_write_elink, 
   output  wire            end_write_elink_spi, 
   output  wire    [1:0]   tx_elink2bit, 
   output  wire            tx_emulator
);


// Internal Declarations


// Local declarations

// Internal signal declarations
wire         abort                  = 1'b0;
wire         buffer_tra_en;
wire  [9:0]  data_10bit_in_dbg;
wire  [75:0] data_rec_dbg_in;
wire  [7:0]  data_tra_mon_spi;
wire  [75:0] data_tra_out;
wire         dbg_elink              = 1'b0;
wire         dbg_spi                = 1'b1;
wire         end_read_elink;
wire         fifo_flush             = 1'b0;
wire         irq_elink_rec;
wire         irq_elink_tra;
wire         rdy_dbg;
wire         rx_data_rdy;
wire         rx_fifo_full;
wire  [7:0]  spi_id;
wire         spi_read_mode          = 1'b0;
wire  [7:0]  spi_tra_mon_reg;
wire  [7:0]  spi_tra_mon_select;
wire         start_write_elink_dbg  = 1'b0;
wire         timeoutrst             = 1'b0;           // timeout reset signal to the state machine in case bridge controller is not respoding for a specified time
wire         tx_data_rdy;
wire         tx_efifo_full;
wire         word10b_rdy;
wire  [31:0] xadc_rec_in            = 32'haaaaaaaa;


// Instances 
elink_core elink_core_emulator( 
   .clk                   (clk), 
   .rst                   (rst), 
   .rx_fifo_full          (rx_fifo_full), 
   .data_rec_uplink       (data_rec_in), 
   .start_write_elink     (start_write_elink), 
   .tx_efifo_full         (tx_efifo_full), 
   .irq_elink_rec         (irq_elink_rec), 
   .irq_elink_tra         (irq_elink_tra), 
   .end_write_elink       (end_write_elink), 
   .start_read_elink      (start_read_elink), 
   .end_read_elink        (end_read_elink), 
   .data_2bit_in          (rx_elink2bit), 
   .data_2bit_out         (tx_elink2bit), 
   .fifo_flush            (fifo_flush), 
   .tx_data_rdy           (tx_data_rdy), 
   .rx_data_rdy           (rx_data_rdy), 
   .data_tra_out          (data_tra_out), 
   .buffer_tra_en         (buffer_tra_en), 
   .data_tra_mon_spi      (data_tra_mon_spi), 
   .data_rec_spi_in       (data_rec_spi_in), 
   .end_write_elink_spi   (end_write_elink_spi), 
   .start_write_elink_spi (start_write_elink_spi), 
   .timeoutrst            (timeoutrst), 
   .spi_tra_mon_reg       (spi_tra_mon_reg), 
   .abort                 (abort), 
   .data_10bit_in_dbg     (data_10bit_in_dbg), 
   .dbg_elink             (dbg_elink), 
   .rdy_dbg               (rdy_dbg), 
   .spi_id                (spi_id), 
   .spi_tra_mon_select    (spi_tra_mon_select), 
   .spi_read_mode         (spi_read_mode), 
   .dbg_spi               (dbg_spi), 
   .word10b_rdy           (word10b_rdy), 
   .start_write_elink_dbg (start_write_elink_dbg), 
   .data_rec_dbg_in       (data_rec_dbg_in), 
   .end_write_elink_dbg   (), 
   .irq_elink_eth         (), 
   .power_bus_control     (), 
   .irq_spi_power_off     (), 
   .irq_spi_power_on      (), 
   .buffer_eth_en         (), 
   .irq_spi_mon_tra       (), 
   .xadc_rec_in           (xadc_rec_in)
); 

// HDL Embedded Text Block 7 Data_rdy_signal1
//Save data into a buffer
assign tx_emulator = !irq_elink_tra;




































































































































endmodule // elink_decoder

