// Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition"

// DATE "04/28/2016 00:15:52"

// 
// Device: Altera EPM570F256C3 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module final_test (
	Q0,
	CLOCK,
	A,
	B,
	RST_FSM,
	Q1,
	Q2,
	Q3,
	Q4,
	Q5,
	Q6,
	Q7,
	Q8,
	Q9,
	Q10,
	Q11,
	Q12,
	Q13,
	Q14,
	Q15,
	Q16,
	Q17,
	Q18,
	Q19,
	Q20,
	Q21,
	Q22,
	Q23,
	Q24,
	Q25,
	Q26,
	Q27,
	Q28,
	Q29,
	Q30,
	Q31,
	Cout,
	test_fsm,
	C_LOW,
	fsm_input,
	reg_clock,
	test_clr,
	CLR_OUT);
output 	Q0;
input 	CLOCK;
input 	[31:0] A;
input 	[31:0] B;
input 	RST_FSM;
output 	Q1;
output 	Q2;
output 	Q3;
output 	Q4;
output 	Q5;
output 	Q6;
output 	Q7;
output 	Q8;
output 	Q9;
output 	Q10;
output 	Q11;
output 	Q12;
output 	Q13;
output 	Q14;
output 	Q15;
output 	Q16;
output 	Q17;
output 	Q18;
output 	Q19;
output 	Q20;
output 	Q21;
output 	Q22;
output 	Q23;
output 	Q24;
output 	Q25;
output 	Q26;
output 	Q27;
output 	Q28;
output 	Q29;
output 	Q30;
output 	Q31;
output 	Cout;
output 	test_fsm;
output 	C_LOW;
output 	fsm_input;
output 	reg_clock;
output 	test_clr;
output 	CLR_OUT;

// Design Ports Information


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("project2_v.sdo");
// synopsys translate_on

wire \CLOCK~combout ;
wire \RST_FSM~combout ;
wire \inst9|inst20|inst9~0_combout ;
wire \inst9|inst21|inst9~0_combout ;
wire \inst9|inst22|inst9~0_combout ;
wire \inst9|inst23|inst9~0_combout ;
wire \inst9|inst25|inst9~0_combout ;
wire \inst9|inst26|inst9~0_combout ;
wire \inst9|inst28|inst9~0_combout ;
wire \inst9|inst29|inst9~0_combout ;
wire \inst9|inst30|inst9~0_combout ;
wire \inst9|inst31|inst9~0_combout ;
wire \inst9|inst32|inst9~0_combout ;
wire \inst9|inst33|inst9~0_combout ;
wire \inst9|inst34|inst9~0_combout ;
wire \inst9|inst35|inst9~0_combout ;
wire \inst9|inst36|inst9~0_combout ;
wire \inst|fstate.C~regout ;
wire \inst20|inst~2_combout ;
wire \inst14|inst~regout ;
wire \inst14|inst2~regout ;
wire \inst14|inst3~regout ;
wire \inst14|inst4~regout ;
wire \inst14|inst5~regout ;
wire \inst14|inst6~regout ;
wire \inst14|inst7~regout ;
wire \inst14|inst8~regout ;
wire \inst14|inst9~regout ;
wire \inst14|inst10~regout ;
wire \inst14|inst11~regout ;
wire \inst14|inst12~regout ;
wire \inst14|inst13~regout ;
wire \inst14|inst14~regout ;
wire \inst14|inst15~regout ;
wire \inst14|inst16~regout ;
wire \inst15|inst~regout ;
wire \inst10|inst40|inst9~0_combout ;
wire \inst15|inst2~regout ;
wire \inst10|inst20|inst9~0_combout ;
wire \inst15|inst3~regout ;
wire \inst10|inst21|inst9~0_combout ;
wire \inst15|inst4~regout ;
wire \inst10|inst22|inst9~0_combout ;
wire \inst15|inst5~regout ;
wire \inst10|inst23|inst9~0_combout ;
wire \inst15|inst6~regout ;
wire \inst10|inst25|inst9~0_combout ;
wire \inst15|inst7~regout ;
wire \inst10|inst26|inst9~0_combout ;
wire \inst15|inst8~regout ;
wire \inst10|inst28|inst9~0_combout ;
wire \inst15|inst9~regout ;
wire \inst10|inst29|inst9~0_combout ;
wire \inst15|inst10~regout ;
wire \inst10|inst30|inst9~0_combout ;
wire \inst15|inst11~regout ;
wire \inst10|inst31|inst9~0_combout ;
wire \inst15|inst12~regout ;
wire \inst10|inst32|inst9~0_combout ;
wire \inst15|inst13~regout ;
wire \inst10|inst33|inst9~0_combout ;
wire \inst15|inst14~regout ;
wire \inst10|inst34|inst9~0_combout ;
wire \inst15|inst15~regout ;
wire \inst10|inst35|inst9~0_combout ;
wire \inst15|inst16~regout ;
wire \inst13~regout ;
wire \inst|mi~1_combout ;
wire \inst4~combout ;
wire [31:0] \A~combout ;
wire [31:0] \B~combout ;


// Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \CLOCK~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\CLOCK~combout ),
	.padio(CLOCK));
// synopsys translate_off
defparam \CLOCK~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \B[0]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\B~combout [0]),
	.padio(B[0]));
// synopsys translate_off
defparam \B[0]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \A[0]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\A~combout [0]),
	.padio(A[0]));
// synopsys translate_off
defparam \A[0]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \RST_FSM~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\RST_FSM~combout ),
	.padio(RST_FSM));
// synopsys translate_off
defparam \RST_FSM~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \A[15]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\A~combout [15]),
	.padio(A[15]));
// synopsys translate_off
defparam \A[15]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \B[15]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\B~combout [15]),
	.padio(B[15]));
// synopsys translate_off
defparam \B[15]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \A[14]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\A~combout [14]),
	.padio(A[14]));
// synopsys translate_off
defparam \A[14]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \B[14]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\B~combout [14]),
	.padio(B[14]));
// synopsys translate_off
defparam \B[14]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \B[13]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\B~combout [13]),
	.padio(B[13]));
// synopsys translate_off
defparam \B[13]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \A[13]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\A~combout [13]),
	.padio(A[13]));
// synopsys translate_off
defparam \A[13]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \A[12]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\A~combout [12]),
	.padio(A[12]));
// synopsys translate_off
defparam \A[12]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \B[12]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\B~combout [12]),
	.padio(B[12]));
// synopsys translate_off
defparam \B[12]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \B[11]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\B~combout [11]),
	.padio(B[11]));
// synopsys translate_off
defparam \B[11]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \A[11]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\A~combout [11]),
	.padio(A[11]));
// synopsys translate_off
defparam \A[11]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \B[10]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\B~combout [10]),
	.padio(B[10]));
// synopsys translate_off
defparam \B[10]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \B[9]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\B~combout [9]),
	.padio(B[9]));
// synopsys translate_off
defparam \B[9]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \A[9]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\A~combout [9]),
	.padio(A[9]));
// synopsys translate_off
defparam \A[9]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \B[8]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\B~combout [8]),
	.padio(B[8]));
// synopsys translate_off
defparam \B[8]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \B[7]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\B~combout [7]),
	.padio(B[7]));
// synopsys translate_off
defparam \B[7]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \A[7]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\A~combout [7]),
	.padio(A[7]));
// synopsys translate_off
defparam \A[7]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \A[6]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\A~combout [6]),
	.padio(A[6]));
// synopsys translate_off
defparam \A[6]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \B[6]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\B~combout [6]),
	.padio(B[6]));
// synopsys translate_off
defparam \B[6]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \A[5]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\A~combout [5]),
	.padio(A[5]));
// synopsys translate_off
defparam \A[5]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \B[4]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\B~combout [4]),
	.padio(B[4]));
// synopsys translate_off
defparam \B[4]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \A[4]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\A~combout [4]),
	.padio(A[4]));
// synopsys translate_off
defparam \A[4]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \B[3]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\B~combout [3]),
	.padio(B[3]));
// synopsys translate_off
defparam \B[3]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \A[3]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\A~combout [3]),
	.padio(A[3]));
// synopsys translate_off
defparam \A[3]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \A[2]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\A~combout [2]),
	.padio(A[2]));
// synopsys translate_off
defparam \A[2]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \A[1]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\A~combout [1]),
	.padio(A[1]));
// synopsys translate_off
defparam \A[1]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \B[1]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\B~combout [1]),
	.padio(B[1]));
// synopsys translate_off
defparam \B[1]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X3_Y7_N4
maxii_lcell \inst9|inst20|inst9~0 (
// Equation(s):
// \inst9|inst20|inst9~0_combout  = (\A~combout [1] & ((\B~combout [1]) # ((\A~combout [0] & \B~combout [0])))) # (!\A~combout [1] & (\B~combout [1] & (\A~combout [0] & \B~combout [0])))

	.clk(gnd),
	.dataa(\A~combout [1]),
	.datab(\B~combout [1]),
	.datac(\A~combout [0]),
	.datad(\B~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst9|inst20|inst9~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst9|inst20|inst9~0 .lut_mask = "e888";
defparam \inst9|inst20|inst9~0 .operation_mode = "normal";
defparam \inst9|inst20|inst9~0 .output_mode = "comb_only";
defparam \inst9|inst20|inst9~0 .register_cascade_mode = "off";
defparam \inst9|inst20|inst9~0 .sum_lutc_input = "datac";
defparam \inst9|inst20|inst9~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \B[2]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\B~combout [2]),
	.padio(B[2]));
// synopsys translate_off
defparam \B[2]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X3_Y7_N6
maxii_lcell \inst9|inst21|inst9~0 (
// Equation(s):
// \inst9|inst21|inst9~0_combout  = ((\A~combout [2] & ((\inst9|inst20|inst9~0_combout ) # (\B~combout [2]))) # (!\A~combout [2] & (\inst9|inst20|inst9~0_combout  & \B~combout [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\A~combout [2]),
	.datac(\inst9|inst20|inst9~0_combout ),
	.datad(\B~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst9|inst21|inst9~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst9|inst21|inst9~0 .lut_mask = "fcc0";
defparam \inst9|inst21|inst9~0 .operation_mode = "normal";
defparam \inst9|inst21|inst9~0 .output_mode = "comb_only";
defparam \inst9|inst21|inst9~0 .register_cascade_mode = "off";
defparam \inst9|inst21|inst9~0 .sum_lutc_input = "datac";
defparam \inst9|inst21|inst9~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N9
maxii_lcell \inst9|inst22|inst9~0 (
// Equation(s):
// \inst9|inst22|inst9~0_combout  = (\B~combout [3] & ((\A~combout [3]) # ((\inst9|inst21|inst9~0_combout )))) # (!\B~combout [3] & (\A~combout [3] & (\inst9|inst21|inst9~0_combout )))

	.clk(gnd),
	.dataa(\B~combout [3]),
	.datab(\A~combout [3]),
	.datac(\inst9|inst21|inst9~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst9|inst22|inst9~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst9|inst22|inst9~0 .lut_mask = "e8e8";
defparam \inst9|inst22|inst9~0 .operation_mode = "normal";
defparam \inst9|inst22|inst9~0 .output_mode = "comb_only";
defparam \inst9|inst22|inst9~0 .register_cascade_mode = "off";
defparam \inst9|inst22|inst9~0 .sum_lutc_input = "datac";
defparam \inst9|inst22|inst9~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N5
maxii_lcell \inst9|inst23|inst9~0 (
// Equation(s):
// \inst9|inst23|inst9~0_combout  = ((\B~combout [4] & ((\A~combout [4]) # (\inst9|inst22|inst9~0_combout ))) # (!\B~combout [4] & (\A~combout [4] & \inst9|inst22|inst9~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\B~combout [4]),
	.datac(\A~combout [4]),
	.datad(\inst9|inst22|inst9~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst9|inst23|inst9~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst9|inst23|inst9~0 .lut_mask = "fcc0";
defparam \inst9|inst23|inst9~0 .operation_mode = "normal";
defparam \inst9|inst23|inst9~0 .output_mode = "comb_only";
defparam \inst9|inst23|inst9~0 .register_cascade_mode = "off";
defparam \inst9|inst23|inst9~0 .sum_lutc_input = "datac";
defparam \inst9|inst23|inst9~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \B[5]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\B~combout [5]),
	.padio(B[5]));
// synopsys translate_off
defparam \B[5]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X1_Y6_N8
maxii_lcell \inst9|inst25|inst9~0 (
// Equation(s):
// \inst9|inst25|inst9~0_combout  = ((\A~combout [5] & ((\inst9|inst23|inst9~0_combout ) # (\B~combout [5]))) # (!\A~combout [5] & (\inst9|inst23|inst9~0_combout  & \B~combout [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\A~combout [5]),
	.datac(\inst9|inst23|inst9~0_combout ),
	.datad(\B~combout [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst9|inst25|inst9~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst9|inst25|inst9~0 .lut_mask = "fcc0";
defparam \inst9|inst25|inst9~0 .operation_mode = "normal";
defparam \inst9|inst25|inst9~0 .output_mode = "comb_only";
defparam \inst9|inst25|inst9~0 .register_cascade_mode = "off";
defparam \inst9|inst25|inst9~0 .sum_lutc_input = "datac";
defparam \inst9|inst25|inst9~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N2
maxii_lcell \inst9|inst26|inst9~0 (
// Equation(s):
// \inst9|inst26|inst9~0_combout  = (\A~combout [6] & ((\B~combout [6]) # ((\inst9|inst25|inst9~0_combout )))) # (!\A~combout [6] & (\B~combout [6] & ((\inst9|inst25|inst9~0_combout ))))

	.clk(gnd),
	.dataa(\A~combout [6]),
	.datab(\B~combout [6]),
	.datac(vcc),
	.datad(\inst9|inst25|inst9~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst9|inst26|inst9~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst9|inst26|inst9~0 .lut_mask = "ee88";
defparam \inst9|inst26|inst9~0 .operation_mode = "normal";
defparam \inst9|inst26|inst9~0 .output_mode = "comb_only";
defparam \inst9|inst26|inst9~0 .register_cascade_mode = "off";
defparam \inst9|inst26|inst9~0 .sum_lutc_input = "datac";
defparam \inst9|inst26|inst9~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N4
maxii_lcell \inst9|inst28|inst9~0 (
// Equation(s):
// \inst9|inst28|inst9~0_combout  = (\B~combout [7] & ((\A~combout [7]) # ((\inst9|inst26|inst9~0_combout )))) # (!\B~combout [7] & (\A~combout [7] & (\inst9|inst26|inst9~0_combout )))

	.clk(gnd),
	.dataa(\B~combout [7]),
	.datab(\A~combout [7]),
	.datac(\inst9|inst26|inst9~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst9|inst28|inst9~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst9|inst28|inst9~0 .lut_mask = "e8e8";
defparam \inst9|inst28|inst9~0 .operation_mode = "normal";
defparam \inst9|inst28|inst9~0 .output_mode = "comb_only";
defparam \inst9|inst28|inst9~0 .register_cascade_mode = "off";
defparam \inst9|inst28|inst9~0 .sum_lutc_input = "datac";
defparam \inst9|inst28|inst9~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \A[8]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\A~combout [8]),
	.padio(A[8]));
// synopsys translate_off
defparam \A[8]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X1_Y7_N8
maxii_lcell \inst9|inst29|inst9~0 (
// Equation(s):
// \inst9|inst29|inst9~0_combout  = ((\B~combout [8] & ((\inst9|inst28|inst9~0_combout ) # (\A~combout [8]))) # (!\B~combout [8] & (\inst9|inst28|inst9~0_combout  & \A~combout [8])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\B~combout [8]),
	.datac(\inst9|inst28|inst9~0_combout ),
	.datad(\A~combout [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst9|inst29|inst9~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst9|inst29|inst9~0 .lut_mask = "fcc0";
defparam \inst9|inst29|inst9~0 .operation_mode = "normal";
defparam \inst9|inst29|inst9~0 .output_mode = "comb_only";
defparam \inst9|inst29|inst9~0 .register_cascade_mode = "off";
defparam \inst9|inst29|inst9~0 .sum_lutc_input = "datac";
defparam \inst9|inst29|inst9~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N7
maxii_lcell \inst9|inst30|inst9~0 (
// Equation(s):
// \inst9|inst30|inst9~0_combout  = (\B~combout [9] & (((\A~combout [9]) # (\inst9|inst29|inst9~0_combout )))) # (!\B~combout [9] & (((\A~combout [9] & \inst9|inst29|inst9~0_combout ))))

	.clk(gnd),
	.dataa(\B~combout [9]),
	.datab(vcc),
	.datac(\A~combout [9]),
	.datad(\inst9|inst29|inst9~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst9|inst30|inst9~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst9|inst30|inst9~0 .lut_mask = "faa0";
defparam \inst9|inst30|inst9~0 .operation_mode = "normal";
defparam \inst9|inst30|inst9~0 .output_mode = "comb_only";
defparam \inst9|inst30|inst9~0 .register_cascade_mode = "off";
defparam \inst9|inst30|inst9~0 .sum_lutc_input = "datac";
defparam \inst9|inst30|inst9~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \A[10]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\A~combout [10]),
	.padio(A[10]));
// synopsys translate_off
defparam \A[10]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X1_Y7_N0
maxii_lcell \inst9|inst31|inst9~0 (
// Equation(s):
// \inst9|inst31|inst9~0_combout  = ((\B~combout [10] & ((\inst9|inst30|inst9~0_combout ) # (\A~combout [10]))) # (!\B~combout [10] & (\inst9|inst30|inst9~0_combout  & \A~combout [10])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\B~combout [10]),
	.datac(\inst9|inst30|inst9~0_combout ),
	.datad(\A~combout [10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst9|inst31|inst9~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst9|inst31|inst9~0 .lut_mask = "fcc0";
defparam \inst9|inst31|inst9~0 .operation_mode = "normal";
defparam \inst9|inst31|inst9~0 .output_mode = "comb_only";
defparam \inst9|inst31|inst9~0 .register_cascade_mode = "off";
defparam \inst9|inst31|inst9~0 .sum_lutc_input = "datac";
defparam \inst9|inst31|inst9~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N1
maxii_lcell \inst9|inst32|inst9~0 (
// Equation(s):
// \inst9|inst32|inst9~0_combout  = (\B~combout [11] & (((\A~combout [11]) # (\inst9|inst31|inst9~0_combout )))) # (!\B~combout [11] & (((\A~combout [11] & \inst9|inst31|inst9~0_combout ))))

	.clk(gnd),
	.dataa(\B~combout [11]),
	.datab(vcc),
	.datac(\A~combout [11]),
	.datad(\inst9|inst31|inst9~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst9|inst32|inst9~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst9|inst32|inst9~0 .lut_mask = "faa0";
defparam \inst9|inst32|inst9~0 .operation_mode = "normal";
defparam \inst9|inst32|inst9~0 .output_mode = "comb_only";
defparam \inst9|inst32|inst9~0 .register_cascade_mode = "off";
defparam \inst9|inst32|inst9~0 .sum_lutc_input = "datac";
defparam \inst9|inst32|inst9~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N6
maxii_lcell \inst9|inst33|inst9~0 (
// Equation(s):
// \inst9|inst33|inst9~0_combout  = ((\A~combout [12] & ((\B~combout [12]) # (\inst9|inst32|inst9~0_combout ))) # (!\A~combout [12] & (\B~combout [12] & \inst9|inst32|inst9~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\A~combout [12]),
	.datac(\B~combout [12]),
	.datad(\inst9|inst32|inst9~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst9|inst33|inst9~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst9|inst33|inst9~0 .lut_mask = "fcc0";
defparam \inst9|inst33|inst9~0 .operation_mode = "normal";
defparam \inst9|inst33|inst9~0 .output_mode = "comb_only";
defparam \inst9|inst33|inst9~0 .register_cascade_mode = "off";
defparam \inst9|inst33|inst9~0 .sum_lutc_input = "datac";
defparam \inst9|inst33|inst9~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N3
maxii_lcell \inst9|inst34|inst9~0 (
// Equation(s):
// \inst9|inst34|inst9~0_combout  = (\B~combout [13] & ((\A~combout [13]) # ((\inst9|inst33|inst9~0_combout )))) # (!\B~combout [13] & (\A~combout [13] & (\inst9|inst33|inst9~0_combout )))

	.clk(gnd),
	.dataa(\B~combout [13]),
	.datab(\A~combout [13]),
	.datac(\inst9|inst33|inst9~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst9|inst34|inst9~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst9|inst34|inst9~0 .lut_mask = "e8e8";
defparam \inst9|inst34|inst9~0 .operation_mode = "normal";
defparam \inst9|inst34|inst9~0 .output_mode = "comb_only";
defparam \inst9|inst34|inst9~0 .register_cascade_mode = "off";
defparam \inst9|inst34|inst9~0 .sum_lutc_input = "datac";
defparam \inst9|inst34|inst9~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N2
maxii_lcell \inst9|inst35|inst9~0 (
// Equation(s):
// \inst9|inst35|inst9~0_combout  = ((\A~combout [14] & ((\B~combout [14]) # (\inst9|inst34|inst9~0_combout ))) # (!\A~combout [14] & (\B~combout [14] & \inst9|inst34|inst9~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\A~combout [14]),
	.datac(\B~combout [14]),
	.datad(\inst9|inst34|inst9~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst9|inst35|inst9~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst9|inst35|inst9~0 .lut_mask = "fcc0";
defparam \inst9|inst35|inst9~0 .operation_mode = "normal";
defparam \inst9|inst35|inst9~0 .output_mode = "comb_only";
defparam \inst9|inst35|inst9~0 .register_cascade_mode = "off";
defparam \inst9|inst35|inst9~0 .sum_lutc_input = "datac";
defparam \inst9|inst35|inst9~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N0
maxii_lcell \inst9|inst36|inst9~0 (
// Equation(s):
// \inst9|inst36|inst9~0_combout  = (\A~combout [15] & (((\B~combout [15]) # (\inst9|inst35|inst9~0_combout )))) # (!\A~combout [15] & (((\B~combout [15] & \inst9|inst35|inst9~0_combout ))))

	.clk(gnd),
	.dataa(\A~combout [15]),
	.datab(vcc),
	.datac(\B~combout [15]),
	.datad(\inst9|inst35|inst9~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst9|inst36|inst9~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst9|inst36|inst9~0 .lut_mask = "faa0";
defparam \inst9|inst36|inst9~0 .operation_mode = "normal";
defparam \inst9|inst36|inst9~0 .output_mode = "comb_only";
defparam \inst9|inst36|inst9~0 .register_cascade_mode = "off";
defparam \inst9|inst36|inst9~0 .sum_lutc_input = "datac";
defparam \inst9|inst36|inst9~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N3
maxii_lcell \inst|fstate.C (
// Equation(s):
// \inst|fstate.C~regout  = DFFEAS((!\RST_FSM~combout  & ((\inst|fstate.C~regout  $ (\inst9|inst36|inst9~0_combout )))), GLOBAL(\CLOCK~combout ), VCC, , , , , , )

	.clk(\CLOCK~combout ),
	.dataa(\RST_FSM~combout ),
	.datab(vcc),
	.datac(\inst|fstate.C~regout ),
	.datad(\inst9|inst36|inst9~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|fstate.C~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|fstate.C .lut_mask = "0550";
defparam \inst|fstate.C .operation_mode = "normal";
defparam \inst|fstate.C .output_mode = "reg_only";
defparam \inst|fstate.C .register_cascade_mode = "off";
defparam \inst|fstate.C .sum_lutc_input = "datac";
defparam \inst|fstate.C .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N9
maxii_lcell \inst20|inst~2 (
// Equation(s):
// \inst20|inst~2_combout  = (\inst9|inst36|inst9~0_combout  & (!\CLOCK~combout  & ((\RST_FSM~combout ) # (!\inst|fstate.C~regout ))))

	.clk(gnd),
	.dataa(\RST_FSM~combout ),
	.datab(\inst9|inst36|inst9~0_combout ),
	.datac(\CLOCK~combout ),
	.datad(\inst|fstate.C~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst20|inst~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst20|inst~2 .lut_mask = "080c";
defparam \inst20|inst~2 .operation_mode = "normal";
defparam \inst20|inst~2 .output_mode = "comb_only";
defparam \inst20|inst~2 .register_cascade_mode = "off";
defparam \inst20|inst~2 .sum_lutc_input = "datac";
defparam \inst20|inst~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N7
maxii_lcell \inst14|inst (
// Equation(s):
// \inst14|inst~regout  = DFFEAS((\B~combout [0] $ ((\A~combout [0]))), GLOBAL(\CLOCK~combout ), !GLOBAL(\inst20|inst~2_combout ), , , , , , )

	.clk(\CLOCK~combout ),
	.dataa(vcc),
	.datab(\B~combout [0]),
	.datac(\A~combout [0]),
	.datad(vcc),
	.aclr(\inst20|inst~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst14|inst~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|inst .lut_mask = "3c3c";
defparam \inst14|inst .operation_mode = "normal";
defparam \inst14|inst .output_mode = "reg_only";
defparam \inst14|inst .register_cascade_mode = "off";
defparam \inst14|inst .sum_lutc_input = "datac";
defparam \inst14|inst .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N2
maxii_lcell \inst14|inst2 (
// Equation(s):
// \inst14|inst2~regout  = DFFEAS(\B~combout [1] $ (\A~combout [1] $ (((\A~combout [0] & \B~combout [0])))), GLOBAL(\CLOCK~combout ), !GLOBAL(\inst20|inst~2_combout ), , , , , , )

	.clk(\CLOCK~combout ),
	.dataa(\A~combout [0]),
	.datab(\B~combout [0]),
	.datac(\B~combout [1]),
	.datad(\A~combout [1]),
	.aclr(\inst20|inst~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst14|inst2~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|inst2 .lut_mask = "8778";
defparam \inst14|inst2 .operation_mode = "normal";
defparam \inst14|inst2 .output_mode = "reg_only";
defparam \inst14|inst2 .register_cascade_mode = "off";
defparam \inst14|inst2 .sum_lutc_input = "datac";
defparam \inst14|inst2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N0
maxii_lcell \inst14|inst3 (
// Equation(s):
// \inst14|inst3~regout  = DFFEAS((\A~combout [2] $ (\inst9|inst20|inst9~0_combout  $ (\B~combout [2]))), GLOBAL(\CLOCK~combout ), !GLOBAL(\inst20|inst~2_combout ), , , , , , )

	.clk(\CLOCK~combout ),
	.dataa(vcc),
	.datab(\A~combout [2]),
	.datac(\inst9|inst20|inst9~0_combout ),
	.datad(\B~combout [2]),
	.aclr(\inst20|inst~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst14|inst3~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|inst3 .lut_mask = "c33c";
defparam \inst14|inst3 .operation_mode = "normal";
defparam \inst14|inst3 .output_mode = "reg_only";
defparam \inst14|inst3 .register_cascade_mode = "off";
defparam \inst14|inst3 .sum_lutc_input = "datac";
defparam \inst14|inst3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N5
maxii_lcell \inst14|inst4 (
// Equation(s):
// \inst14|inst4~regout  = DFFEAS(\B~combout [3] $ (\A~combout [3] $ ((\inst9|inst21|inst9~0_combout ))), GLOBAL(\CLOCK~combout ), !GLOBAL(\inst20|inst~2_combout ), , , , , , )

	.clk(\CLOCK~combout ),
	.dataa(\B~combout [3]),
	.datab(\A~combout [3]),
	.datac(\inst9|inst21|inst9~0_combout ),
	.datad(vcc),
	.aclr(\inst20|inst~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst14|inst4~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|inst4 .lut_mask = "9696";
defparam \inst14|inst4 .operation_mode = "normal";
defparam \inst14|inst4 .output_mode = "reg_only";
defparam \inst14|inst4 .register_cascade_mode = "off";
defparam \inst14|inst4 .sum_lutc_input = "datac";
defparam \inst14|inst4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N6
maxii_lcell \inst14|inst5 (
// Equation(s):
// \inst14|inst5~regout  = DFFEAS((\B~combout [4] $ (\A~combout [4] $ (\inst9|inst22|inst9~0_combout ))), GLOBAL(\CLOCK~combout ), !GLOBAL(\inst20|inst~2_combout ), , , , , , )

	.clk(\CLOCK~combout ),
	.dataa(vcc),
	.datab(\B~combout [4]),
	.datac(\A~combout [4]),
	.datad(\inst9|inst22|inst9~0_combout ),
	.aclr(\inst20|inst~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst14|inst5~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|inst5 .lut_mask = "c33c";
defparam \inst14|inst5 .operation_mode = "normal";
defparam \inst14|inst5 .output_mode = "reg_only";
defparam \inst14|inst5 .register_cascade_mode = "off";
defparam \inst14|inst5 .sum_lutc_input = "datac";
defparam \inst14|inst5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N7
maxii_lcell \inst14|inst6 (
// Equation(s):
// \inst14|inst6~regout  = DFFEAS((\A~combout [5] $ (\inst9|inst23|inst9~0_combout  $ (\B~combout [5]))), GLOBAL(\CLOCK~combout ), !GLOBAL(\inst20|inst~2_combout ), , , , , , )

	.clk(\CLOCK~combout ),
	.dataa(vcc),
	.datab(\A~combout [5]),
	.datac(\inst9|inst23|inst9~0_combout ),
	.datad(\B~combout [5]),
	.aclr(\inst20|inst~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst14|inst6~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|inst6 .lut_mask = "c33c";
defparam \inst14|inst6 .operation_mode = "normal";
defparam \inst14|inst6 .output_mode = "reg_only";
defparam \inst14|inst6 .register_cascade_mode = "off";
defparam \inst14|inst6 .sum_lutc_input = "datac";
defparam \inst14|inst6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N9
maxii_lcell \inst14|inst7 (
// Equation(s):
// \inst14|inst7~regout  = DFFEAS(\A~combout [6] $ (\B~combout [6] $ (((\inst9|inst25|inst9~0_combout )))), GLOBAL(\CLOCK~combout ), !GLOBAL(\inst20|inst~2_combout ), , , , , , )

	.clk(\CLOCK~combout ),
	.dataa(\A~combout [6]),
	.datab(\B~combout [6]),
	.datac(vcc),
	.datad(\inst9|inst25|inst9~0_combout ),
	.aclr(\inst20|inst~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst14|inst7~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|inst7 .lut_mask = "9966";
defparam \inst14|inst7 .operation_mode = "normal";
defparam \inst14|inst7 .output_mode = "reg_only";
defparam \inst14|inst7 .register_cascade_mode = "off";
defparam \inst14|inst7 .sum_lutc_input = "datac";
defparam \inst14|inst7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N3
maxii_lcell \inst14|inst8 (
// Equation(s):
// \inst14|inst8~regout  = DFFEAS(\B~combout [7] $ (\A~combout [7] $ ((\inst9|inst26|inst9~0_combout ))), GLOBAL(\CLOCK~combout ), !GLOBAL(\inst20|inst~2_combout ), , , , , , )

	.clk(\CLOCK~combout ),
	.dataa(\B~combout [7]),
	.datab(\A~combout [7]),
	.datac(\inst9|inst26|inst9~0_combout ),
	.datad(vcc),
	.aclr(\inst20|inst~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst14|inst8~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|inst8 .lut_mask = "9696";
defparam \inst14|inst8 .operation_mode = "normal";
defparam \inst14|inst8 .output_mode = "reg_only";
defparam \inst14|inst8 .register_cascade_mode = "off";
defparam \inst14|inst8 .sum_lutc_input = "datac";
defparam \inst14|inst8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N6
maxii_lcell \inst14|inst9 (
// Equation(s):
// \inst14|inst9~regout  = DFFEAS((\B~combout [8] $ (\inst9|inst28|inst9~0_combout  $ (\A~combout [8]))), GLOBAL(\CLOCK~combout ), !GLOBAL(\inst20|inst~2_combout ), , , , , , )

	.clk(\CLOCK~combout ),
	.dataa(vcc),
	.datab(\B~combout [8]),
	.datac(\inst9|inst28|inst9~0_combout ),
	.datad(\A~combout [8]),
	.aclr(\inst20|inst~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst14|inst9~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|inst9 .lut_mask = "c33c";
defparam \inst14|inst9 .operation_mode = "normal";
defparam \inst14|inst9 .output_mode = "reg_only";
defparam \inst14|inst9 .register_cascade_mode = "off";
defparam \inst14|inst9 .sum_lutc_input = "datac";
defparam \inst14|inst9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N2
maxii_lcell \inst14|inst10 (
// Equation(s):
// \inst14|inst10~regout  = DFFEAS(\B~combout [9] $ (\A~combout [9] $ (((\inst9|inst29|inst9~0_combout )))), GLOBAL(\CLOCK~combout ), !GLOBAL(\inst20|inst~2_combout ), , , , , , )

	.clk(\CLOCK~combout ),
	.dataa(\B~combout [9]),
	.datab(\A~combout [9]),
	.datac(vcc),
	.datad(\inst9|inst29|inst9~0_combout ),
	.aclr(\inst20|inst~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst14|inst10~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|inst10 .lut_mask = "9966";
defparam \inst14|inst10 .operation_mode = "normal";
defparam \inst14|inst10 .output_mode = "reg_only";
defparam \inst14|inst10 .register_cascade_mode = "off";
defparam \inst14|inst10 .sum_lutc_input = "datac";
defparam \inst14|inst10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N9
maxii_lcell \inst14|inst11 (
// Equation(s):
// \inst14|inst11~regout  = DFFEAS((\A~combout [10] $ (\inst9|inst30|inst9~0_combout  $ (\B~combout [10]))), GLOBAL(\CLOCK~combout ), !GLOBAL(\inst20|inst~2_combout ), , , , , , )

	.clk(\CLOCK~combout ),
	.dataa(vcc),
	.datab(\A~combout [10]),
	.datac(\inst9|inst30|inst9~0_combout ),
	.datad(\B~combout [10]),
	.aclr(\inst20|inst~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst14|inst11~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|inst11 .lut_mask = "c33c";
defparam \inst14|inst11 .operation_mode = "normal";
defparam \inst14|inst11 .output_mode = "reg_only";
defparam \inst14|inst11 .register_cascade_mode = "off";
defparam \inst14|inst11 .sum_lutc_input = "datac";
defparam \inst14|inst11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N5
maxii_lcell \inst14|inst12 (
// Equation(s):
// \inst14|inst12~regout  = DFFEAS(\B~combout [11] $ (\inst9|inst31|inst9~0_combout  $ ((\A~combout [11]))), GLOBAL(\CLOCK~combout ), !GLOBAL(\inst20|inst~2_combout ), , , , , , )

	.clk(\CLOCK~combout ),
	.dataa(\B~combout [11]),
	.datab(\inst9|inst31|inst9~0_combout ),
	.datac(\A~combout [11]),
	.datad(vcc),
	.aclr(\inst20|inst~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst14|inst12~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|inst12 .lut_mask = "9696";
defparam \inst14|inst12 .operation_mode = "normal";
defparam \inst14|inst12 .output_mode = "reg_only";
defparam \inst14|inst12 .register_cascade_mode = "off";
defparam \inst14|inst12 .sum_lutc_input = "datac";
defparam \inst14|inst12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N4
maxii_lcell \inst14|inst13 (
// Equation(s):
// \inst14|inst13~regout  = DFFEAS((\A~combout [12] $ (\B~combout [12] $ (\inst9|inst32|inst9~0_combout ))), GLOBAL(\CLOCK~combout ), !GLOBAL(\inst20|inst~2_combout ), , , , , , )

	.clk(\CLOCK~combout ),
	.dataa(vcc),
	.datab(\A~combout [12]),
	.datac(\B~combout [12]),
	.datad(\inst9|inst32|inst9~0_combout ),
	.aclr(\inst20|inst~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst14|inst13~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|inst13 .lut_mask = "c33c";
defparam \inst14|inst13 .operation_mode = "normal";
defparam \inst14|inst13 .output_mode = "reg_only";
defparam \inst14|inst13 .register_cascade_mode = "off";
defparam \inst14|inst13 .sum_lutc_input = "datac";
defparam \inst14|inst13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N5
maxii_lcell \inst14|inst14 (
// Equation(s):
// \inst14|inst14~regout  = DFFEAS(\B~combout [13] $ (\A~combout [13] $ ((\inst9|inst33|inst9~0_combout ))), GLOBAL(\CLOCK~combout ), !GLOBAL(\inst20|inst~2_combout ), , , , , , )

	.clk(\CLOCK~combout ),
	.dataa(\B~combout [13]),
	.datab(\A~combout [13]),
	.datac(\inst9|inst33|inst9~0_combout ),
	.datad(vcc),
	.aclr(\inst20|inst~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst14|inst14~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|inst14 .lut_mask = "9696";
defparam \inst14|inst14 .operation_mode = "normal";
defparam \inst14|inst14 .output_mode = "reg_only";
defparam \inst14|inst14 .register_cascade_mode = "off";
defparam \inst14|inst14 .sum_lutc_input = "datac";
defparam \inst14|inst14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N7
maxii_lcell \inst14|inst15 (
// Equation(s):
// \inst14|inst15~regout  = DFFEAS((\A~combout [14] $ (\B~combout [14] $ (\inst9|inst34|inst9~0_combout ))), GLOBAL(\CLOCK~combout ), !GLOBAL(\inst20|inst~2_combout ), , , , , , )

	.clk(\CLOCK~combout ),
	.dataa(vcc),
	.datab(\A~combout [14]),
	.datac(\B~combout [14]),
	.datad(\inst9|inst34|inst9~0_combout ),
	.aclr(\inst20|inst~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst14|inst15~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|inst15 .lut_mask = "c33c";
defparam \inst14|inst15 .operation_mode = "normal";
defparam \inst14|inst15 .output_mode = "reg_only";
defparam \inst14|inst15 .register_cascade_mode = "off";
defparam \inst14|inst15 .sum_lutc_input = "datac";
defparam \inst14|inst15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N9
maxii_lcell \inst14|inst16 (
// Equation(s):
// \inst14|inst16~regout  = DFFEAS(\A~combout [15] $ (((\B~combout [15] $ (\inst9|inst35|inst9~0_combout )))), GLOBAL(\CLOCK~combout ), !GLOBAL(\inst20|inst~2_combout ), , , , , , )

	.clk(\CLOCK~combout ),
	.dataa(\A~combout [15]),
	.datab(vcc),
	.datac(\B~combout [15]),
	.datad(\inst9|inst35|inst9~0_combout ),
	.aclr(\inst20|inst~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst14|inst16~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|inst16 .lut_mask = "a55a";
defparam \inst14|inst16 .operation_mode = "normal";
defparam \inst14|inst16 .output_mode = "reg_only";
defparam \inst14|inst16 .register_cascade_mode = "off";
defparam \inst14|inst16 .sum_lutc_input = "datac";
defparam \inst14|inst16 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \B[16]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\B~combout [16]),
	.padio(B[16]));
// synopsys translate_off
defparam \B[16]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \A[16]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\A~combout [16]),
	.padio(A[16]));
// synopsys translate_off
defparam \A[16]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X8_Y5_N2
maxii_lcell \inst15|inst (
// Equation(s):
// \inst15|inst~regout  = DFFEAS(\B~combout [16] $ (\A~combout [16] $ (((\inst|fstate.C~regout  & !\RST_FSM~combout )))), GLOBAL(\CLOCK~combout ), !GLOBAL(\inst20|inst~2_combout ), , , , , , )

	.clk(\CLOCK~combout ),
	.dataa(\inst|fstate.C~regout ),
	.datab(\B~combout [16]),
	.datac(\A~combout [16]),
	.datad(\RST_FSM~combout ),
	.aclr(\inst20|inst~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst15|inst~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst15|inst .lut_mask = "3c96";
defparam \inst15|inst .operation_mode = "normal";
defparam \inst15|inst .output_mode = "reg_only";
defparam \inst15|inst .register_cascade_mode = "off";
defparam \inst15|inst .sum_lutc_input = "datac";
defparam \inst15|inst .synch_mode = "off";
// synopsys translate_on

// Location: PIN_M9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \B[17]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\B~combout [17]),
	.padio(B[17]));
// synopsys translate_off
defparam \B[17]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \A[17]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\A~combout [17]),
	.padio(A[17]));
// synopsys translate_off
defparam \A[17]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X8_Y5_N5
maxii_lcell \inst10|inst40|inst9~0 (
// Equation(s):
// \inst10|inst40|inst9~0_combout  = (\B~combout [16] & ((\A~combout [16]) # ((!\RST_FSM~combout  & \inst|fstate.C~regout )))) # (!\B~combout [16] & (!\RST_FSM~combout  & (\A~combout [16] & \inst|fstate.C~regout )))

	.clk(gnd),
	.dataa(\RST_FSM~combout ),
	.datab(\B~combout [16]),
	.datac(\A~combout [16]),
	.datad(\inst|fstate.C~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|inst40|inst9~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst40|inst9~0 .lut_mask = "d4c0";
defparam \inst10|inst40|inst9~0 .operation_mode = "normal";
defparam \inst10|inst40|inst9~0 .output_mode = "comb_only";
defparam \inst10|inst40|inst9~0 .register_cascade_mode = "off";
defparam \inst10|inst40|inst9~0 .sum_lutc_input = "datac";
defparam \inst10|inst40|inst9~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N4
maxii_lcell \inst15|inst2 (
// Equation(s):
// \inst15|inst2~regout  = DFFEAS(\B~combout [17] $ (\A~combout [17] $ ((\inst10|inst40|inst9~0_combout ))), GLOBAL(\CLOCK~combout ), !GLOBAL(\inst20|inst~2_combout ), , , , , , )

	.clk(\CLOCK~combout ),
	.dataa(\B~combout [17]),
	.datab(\A~combout [17]),
	.datac(\inst10|inst40|inst9~0_combout ),
	.datad(vcc),
	.aclr(\inst20|inst~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst15|inst2~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst15|inst2 .lut_mask = "9696";
defparam \inst15|inst2 .operation_mode = "normal";
defparam \inst15|inst2 .output_mode = "reg_only";
defparam \inst15|inst2 .register_cascade_mode = "off";
defparam \inst15|inst2 .sum_lutc_input = "datac";
defparam \inst15|inst2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N6
maxii_lcell \inst10|inst20|inst9~0 (
// Equation(s):
// \inst10|inst20|inst9~0_combout  = ((\A~combout [17] & ((\B~combout [17]) # (\inst10|inst40|inst9~0_combout ))) # (!\A~combout [17] & (\B~combout [17] & \inst10|inst40|inst9~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\A~combout [17]),
	.datac(\B~combout [17]),
	.datad(\inst10|inst40|inst9~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|inst20|inst9~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst20|inst9~0 .lut_mask = "fcc0";
defparam \inst10|inst20|inst9~0 .operation_mode = "normal";
defparam \inst10|inst20|inst9~0 .output_mode = "comb_only";
defparam \inst10|inst20|inst9~0 .register_cascade_mode = "off";
defparam \inst10|inst20|inst9~0 .sum_lutc_input = "datac";
defparam \inst10|inst20|inst9~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \A[18]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\A~combout [18]),
	.padio(A[18]));
// synopsys translate_off
defparam \A[18]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \B[18]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\B~combout [18]),
	.padio(B[18]));
// synopsys translate_off
defparam \B[18]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X8_Y6_N2
maxii_lcell \inst15|inst3 (
// Equation(s):
// \inst15|inst3~regout  = DFFEAS((\inst10|inst20|inst9~0_combout  $ (\A~combout [18] $ (\B~combout [18]))), GLOBAL(\CLOCK~combout ), !GLOBAL(\inst20|inst~2_combout ), , , , , , )

	.clk(\CLOCK~combout ),
	.dataa(vcc),
	.datab(\inst10|inst20|inst9~0_combout ),
	.datac(\A~combout [18]),
	.datad(\B~combout [18]),
	.aclr(\inst20|inst~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst15|inst3~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst15|inst3 .lut_mask = "c33c";
defparam \inst15|inst3 .operation_mode = "normal";
defparam \inst15|inst3 .output_mode = "reg_only";
defparam \inst15|inst3 .register_cascade_mode = "off";
defparam \inst15|inst3 .sum_lutc_input = "datac";
defparam \inst15|inst3 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \A[19]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\A~combout [19]),
	.padio(A[19]));
// synopsys translate_off
defparam \A[19]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \B[19]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\B~combout [19]),
	.padio(B[19]));
// synopsys translate_off
defparam \B[19]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X8_Y5_N7
maxii_lcell \inst10|inst21|inst9~0 (
// Equation(s):
// \inst10|inst21|inst9~0_combout  = (\B~combout [18] & (((\A~combout [18]) # (\inst10|inst20|inst9~0_combout )))) # (!\B~combout [18] & (((\A~combout [18] & \inst10|inst20|inst9~0_combout ))))

	.clk(gnd),
	.dataa(\B~combout [18]),
	.datab(vcc),
	.datac(\A~combout [18]),
	.datad(\inst10|inst20|inst9~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|inst21|inst9~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst21|inst9~0 .lut_mask = "faa0";
defparam \inst10|inst21|inst9~0 .operation_mode = "normal";
defparam \inst10|inst21|inst9~0 .output_mode = "comb_only";
defparam \inst10|inst21|inst9~0 .register_cascade_mode = "off";
defparam \inst10|inst21|inst9~0 .sum_lutc_input = "datac";
defparam \inst10|inst21|inst9~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N2
maxii_lcell \inst15|inst4 (
// Equation(s):
// \inst15|inst4~regout  = DFFEAS(\A~combout [19] $ (((\B~combout [19] $ (\inst10|inst21|inst9~0_combout )))), GLOBAL(\CLOCK~combout ), !GLOBAL(\inst20|inst~2_combout ), , , , , , )

	.clk(\CLOCK~combout ),
	.dataa(\A~combout [19]),
	.datab(vcc),
	.datac(\B~combout [19]),
	.datad(\inst10|inst21|inst9~0_combout ),
	.aclr(\inst20|inst~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst15|inst4~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst15|inst4 .lut_mask = "a55a";
defparam \inst15|inst4 .operation_mode = "normal";
defparam \inst15|inst4 .output_mode = "reg_only";
defparam \inst15|inst4 .register_cascade_mode = "off";
defparam \inst15|inst4 .sum_lutc_input = "datac";
defparam \inst15|inst4 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \A[20]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\A~combout [20]),
	.padio(A[20]));
// synopsys translate_off
defparam \A[20]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X8_Y5_N8
maxii_lcell \inst10|inst22|inst9~0 (
// Equation(s):
// \inst10|inst22|inst9~0_combout  = ((\A~combout [19] & ((\B~combout [19]) # (\inst10|inst21|inst9~0_combout ))) # (!\A~combout [19] & (\B~combout [19] & \inst10|inst21|inst9~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\A~combout [19]),
	.datac(\B~combout [19]),
	.datad(\inst10|inst21|inst9~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|inst22|inst9~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst22|inst9~0 .lut_mask = "fcc0";
defparam \inst10|inst22|inst9~0 .operation_mode = "normal";
defparam \inst10|inst22|inst9~0 .output_mode = "comb_only";
defparam \inst10|inst22|inst9~0 .register_cascade_mode = "off";
defparam \inst10|inst22|inst9~0 .sum_lutc_input = "datac";
defparam \inst10|inst22|inst9~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \B[20]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\B~combout [20]),
	.padio(B[20]));
// synopsys translate_off
defparam \B[20]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X9_Y5_N5
maxii_lcell \inst15|inst5 (
// Equation(s):
// \inst15|inst5~regout  = DFFEAS(\A~combout [20] $ (((\inst10|inst22|inst9~0_combout  $ (\B~combout [20])))), GLOBAL(\CLOCK~combout ), !GLOBAL(\inst20|inst~2_combout ), , , , , , )

	.clk(\CLOCK~combout ),
	.dataa(\A~combout [20]),
	.datab(vcc),
	.datac(\inst10|inst22|inst9~0_combout ),
	.datad(\B~combout [20]),
	.aclr(\inst20|inst~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst15|inst5~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst15|inst5 .lut_mask = "a55a";
defparam \inst15|inst5 .operation_mode = "normal";
defparam \inst15|inst5 .output_mode = "reg_only";
defparam \inst15|inst5 .register_cascade_mode = "off";
defparam \inst15|inst5 .sum_lutc_input = "datac";
defparam \inst15|inst5 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \B[21]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\B~combout [21]),
	.padio(B[21]));
// synopsys translate_off
defparam \B[21]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \A[21]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\A~combout [21]),
	.padio(A[21]));
// synopsys translate_off
defparam \A[21]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X8_Y5_N0
maxii_lcell \inst10|inst23|inst9~0 (
// Equation(s):
// \inst10|inst23|inst9~0_combout  = ((\B~combout [20] & ((\A~combout [20]) # (\inst10|inst22|inst9~0_combout ))) # (!\B~combout [20] & (\A~combout [20] & \inst10|inst22|inst9~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\B~combout [20]),
	.datac(\A~combout [20]),
	.datad(\inst10|inst22|inst9~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|inst23|inst9~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst23|inst9~0 .lut_mask = "fcc0";
defparam \inst10|inst23|inst9~0 .operation_mode = "normal";
defparam \inst10|inst23|inst9~0 .output_mode = "comb_only";
defparam \inst10|inst23|inst9~0 .register_cascade_mode = "off";
defparam \inst10|inst23|inst9~0 .sum_lutc_input = "datac";
defparam \inst10|inst23|inst9~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N4
maxii_lcell \inst15|inst6 (
// Equation(s):
// \inst15|inst6~regout  = DFFEAS(\B~combout [21] $ (\A~combout [21] $ (((\inst10|inst23|inst9~0_combout )))), GLOBAL(\CLOCK~combout ), !GLOBAL(\inst20|inst~2_combout ), , , , , , )

	.clk(\CLOCK~combout ),
	.dataa(\B~combout [21]),
	.datab(\A~combout [21]),
	.datac(vcc),
	.datad(\inst10|inst23|inst9~0_combout ),
	.aclr(\inst20|inst~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst15|inst6~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst15|inst6 .lut_mask = "9966";
defparam \inst15|inst6 .operation_mode = "normal";
defparam \inst15|inst6 .output_mode = "reg_only";
defparam \inst15|inst6 .register_cascade_mode = "off";
defparam \inst15|inst6 .sum_lutc_input = "datac";
defparam \inst15|inst6 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \B[22]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\B~combout [22]),
	.padio(B[22]));
// synopsys translate_off
defparam \B[22]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \A[22]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\A~combout [22]),
	.padio(A[22]));
// synopsys translate_off
defparam \A[22]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X8_Y5_N1
maxii_lcell \inst10|inst25|inst9~0 (
// Equation(s):
// \inst10|inst25|inst9~0_combout  = ((\A~combout [21] & ((\B~combout [21]) # (\inst10|inst23|inst9~0_combout ))) # (!\A~combout [21] & (\B~combout [21] & \inst10|inst23|inst9~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\A~combout [21]),
	.datac(\B~combout [21]),
	.datad(\inst10|inst23|inst9~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|inst25|inst9~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst25|inst9~0 .lut_mask = "fcc0";
defparam \inst10|inst25|inst9~0 .operation_mode = "normal";
defparam \inst10|inst25|inst9~0 .output_mode = "comb_only";
defparam \inst10|inst25|inst9~0 .register_cascade_mode = "off";
defparam \inst10|inst25|inst9~0 .sum_lutc_input = "datac";
defparam \inst10|inst25|inst9~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N4
maxii_lcell \inst15|inst7 (
// Equation(s):
// \inst15|inst7~regout  = DFFEAS(\B~combout [22] $ (\A~combout [22] $ ((\inst10|inst25|inst9~0_combout ))), GLOBAL(\CLOCK~combout ), !GLOBAL(\inst20|inst~2_combout ), , , , , , )

	.clk(\CLOCK~combout ),
	.dataa(\B~combout [22]),
	.datab(\A~combout [22]),
	.datac(\inst10|inst25|inst9~0_combout ),
	.datad(vcc),
	.aclr(\inst20|inst~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst15|inst7~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst15|inst7 .lut_mask = "9696";
defparam \inst15|inst7 .operation_mode = "normal";
defparam \inst15|inst7 .output_mode = "reg_only";
defparam \inst15|inst7 .register_cascade_mode = "off";
defparam \inst15|inst7 .sum_lutc_input = "datac";
defparam \inst15|inst7 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \B[23]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\B~combout [23]),
	.padio(B[23]));
// synopsys translate_off
defparam \B[23]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \A[23]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\A~combout [23]),
	.padio(A[23]));
// synopsys translate_off
defparam \A[23]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X7_Y5_N0
maxii_lcell \inst10|inst26|inst9~0 (
// Equation(s):
// \inst10|inst26|inst9~0_combout  = ((\A~combout [22] & ((\B~combout [22]) # (\inst10|inst25|inst9~0_combout ))) # (!\A~combout [22] & (\B~combout [22] & \inst10|inst25|inst9~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\A~combout [22]),
	.datac(\B~combout [22]),
	.datad(\inst10|inst25|inst9~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|inst26|inst9~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst26|inst9~0 .lut_mask = "fcc0";
defparam \inst10|inst26|inst9~0 .operation_mode = "normal";
defparam \inst10|inst26|inst9~0 .output_mode = "comb_only";
defparam \inst10|inst26|inst9~0 .register_cascade_mode = "off";
defparam \inst10|inst26|inst9~0 .sum_lutc_input = "datac";
defparam \inst10|inst26|inst9~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N2
maxii_lcell \inst15|inst8 (
// Equation(s):
// \inst15|inst8~regout  = DFFEAS(\B~combout [23] $ (\A~combout [23] $ (((\inst10|inst26|inst9~0_combout )))), GLOBAL(\CLOCK~combout ), !GLOBAL(\inst20|inst~2_combout ), , , , , , )

	.clk(\CLOCK~combout ),
	.dataa(\B~combout [23]),
	.datab(\A~combout [23]),
	.datac(vcc),
	.datad(\inst10|inst26|inst9~0_combout ),
	.aclr(\inst20|inst~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst15|inst8~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst15|inst8 .lut_mask = "9966";
defparam \inst15|inst8 .operation_mode = "normal";
defparam \inst15|inst8 .output_mode = "reg_only";
defparam \inst15|inst8 .register_cascade_mode = "off";
defparam \inst15|inst8 .sum_lutc_input = "datac";
defparam \inst15|inst8 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \B[24]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\B~combout [24]),
	.padio(B[24]));
// synopsys translate_off
defparam \B[24]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_R9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \A[24]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\A~combout [24]),
	.padio(A[24]));
// synopsys translate_off
defparam \A[24]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X7_Y5_N1
maxii_lcell \inst10|inst28|inst9~0 (
// Equation(s):
// \inst10|inst28|inst9~0_combout  = ((\A~combout [23] & ((\B~combout [23]) # (\inst10|inst26|inst9~0_combout ))) # (!\A~combout [23] & (\B~combout [23] & \inst10|inst26|inst9~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\A~combout [23]),
	.datac(\B~combout [23]),
	.datad(\inst10|inst26|inst9~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|inst28|inst9~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst28|inst9~0 .lut_mask = "fcc0";
defparam \inst10|inst28|inst9~0 .operation_mode = "normal";
defparam \inst10|inst28|inst9~0 .output_mode = "comb_only";
defparam \inst10|inst28|inst9~0 .register_cascade_mode = "off";
defparam \inst10|inst28|inst9~0 .sum_lutc_input = "datac";
defparam \inst10|inst28|inst9~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N6
maxii_lcell \inst15|inst9 (
// Equation(s):
// \inst15|inst9~regout  = DFFEAS(\B~combout [24] $ (\A~combout [24] $ (((\inst10|inst28|inst9~0_combout )))), GLOBAL(\CLOCK~combout ), !GLOBAL(\inst20|inst~2_combout ), , , , , , )

	.clk(\CLOCK~combout ),
	.dataa(\B~combout [24]),
	.datab(\A~combout [24]),
	.datac(vcc),
	.datad(\inst10|inst28|inst9~0_combout ),
	.aclr(\inst20|inst~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst15|inst9~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst15|inst9 .lut_mask = "9966";
defparam \inst15|inst9 .operation_mode = "normal";
defparam \inst15|inst9 .output_mode = "reg_only";
defparam \inst15|inst9 .register_cascade_mode = "off";
defparam \inst15|inst9 .sum_lutc_input = "datac";
defparam \inst15|inst9 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \B[25]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\B~combout [25]),
	.padio(B[25]));
// synopsys translate_off
defparam \B[25]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X7_Y5_N2
maxii_lcell \inst10|inst29|inst9~0 (
// Equation(s):
// \inst10|inst29|inst9~0_combout  = ((\B~combout [24] & ((\A~combout [24]) # (\inst10|inst28|inst9~0_combout ))) # (!\B~combout [24] & (\A~combout [24] & \inst10|inst28|inst9~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\B~combout [24]),
	.datac(\A~combout [24]),
	.datad(\inst10|inst28|inst9~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|inst29|inst9~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst29|inst9~0 .lut_mask = "fcc0";
defparam \inst10|inst29|inst9~0 .operation_mode = "normal";
defparam \inst10|inst29|inst9~0 .output_mode = "comb_only";
defparam \inst10|inst29|inst9~0 .register_cascade_mode = "off";
defparam \inst10|inst29|inst9~0 .sum_lutc_input = "datac";
defparam \inst10|inst29|inst9~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \A[25]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\A~combout [25]),
	.padio(A[25]));
// synopsys translate_off
defparam \A[25]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X6_Y5_N0
maxii_lcell \inst15|inst10 (
// Equation(s):
// \inst15|inst10~regout  = DFFEAS(\B~combout [25] $ (((\inst10|inst29|inst9~0_combout  $ (\A~combout [25])))), GLOBAL(\CLOCK~combout ), !GLOBAL(\inst20|inst~2_combout ), , , , , , )

	.clk(\CLOCK~combout ),
	.dataa(\B~combout [25]),
	.datab(vcc),
	.datac(\inst10|inst29|inst9~0_combout ),
	.datad(\A~combout [25]),
	.aclr(\inst20|inst~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst15|inst10~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst15|inst10 .lut_mask = "a55a";
defparam \inst15|inst10 .operation_mode = "normal";
defparam \inst15|inst10 .output_mode = "reg_only";
defparam \inst15|inst10 .register_cascade_mode = "off";
defparam \inst15|inst10 .sum_lutc_input = "datac";
defparam \inst15|inst10 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \A[26]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\A~combout [26]),
	.padio(A[26]));
// synopsys translate_off
defparam \A[26]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \B[26]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\B~combout [26]),
	.padio(B[26]));
// synopsys translate_off
defparam \B[26]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X7_Y5_N3
maxii_lcell \inst10|inst30|inst9~0 (
// Equation(s):
// \inst10|inst30|inst9~0_combout  = ((\B~combout [25] & ((\A~combout [25]) # (\inst10|inst29|inst9~0_combout ))) # (!\B~combout [25] & (\A~combout [25] & \inst10|inst29|inst9~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\B~combout [25]),
	.datac(\A~combout [25]),
	.datad(\inst10|inst29|inst9~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|inst30|inst9~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst30|inst9~0 .lut_mask = "fcc0";
defparam \inst10|inst30|inst9~0 .operation_mode = "normal";
defparam \inst10|inst30|inst9~0 .output_mode = "comb_only";
defparam \inst10|inst30|inst9~0 .register_cascade_mode = "off";
defparam \inst10|inst30|inst9~0 .sum_lutc_input = "datac";
defparam \inst10|inst30|inst9~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N4
maxii_lcell \inst15|inst11 (
// Equation(s):
// \inst15|inst11~regout  = DFFEAS(\A~combout [26] $ (\B~combout [26] $ (((\inst10|inst30|inst9~0_combout )))), GLOBAL(\CLOCK~combout ), !GLOBAL(\inst20|inst~2_combout ), , , , , , )

	.clk(\CLOCK~combout ),
	.dataa(\A~combout [26]),
	.datab(\B~combout [26]),
	.datac(vcc),
	.datad(\inst10|inst30|inst9~0_combout ),
	.aclr(\inst20|inst~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst15|inst11~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst15|inst11 .lut_mask = "9966";
defparam \inst15|inst11 .operation_mode = "normal";
defparam \inst15|inst11 .output_mode = "reg_only";
defparam \inst15|inst11 .register_cascade_mode = "off";
defparam \inst15|inst11 .sum_lutc_input = "datac";
defparam \inst15|inst11 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \B[27]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\B~combout [27]),
	.padio(B[27]));
// synopsys translate_off
defparam \B[27]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \A[27]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\A~combout [27]),
	.padio(A[27]));
// synopsys translate_off
defparam \A[27]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X7_Y5_N4
maxii_lcell \inst10|inst31|inst9~0 (
// Equation(s):
// \inst10|inst31|inst9~0_combout  = (\A~combout [26] & ((\B~combout [26]) # ((\inst10|inst30|inst9~0_combout )))) # (!\A~combout [26] & (\B~combout [26] & ((\inst10|inst30|inst9~0_combout ))))

	.clk(gnd),
	.dataa(\A~combout [26]),
	.datab(\B~combout [26]),
	.datac(vcc),
	.datad(\inst10|inst30|inst9~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|inst31|inst9~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst31|inst9~0 .lut_mask = "ee88";
defparam \inst10|inst31|inst9~0 .operation_mode = "normal";
defparam \inst10|inst31|inst9~0 .output_mode = "comb_only";
defparam \inst10|inst31|inst9~0 .register_cascade_mode = "off";
defparam \inst10|inst31|inst9~0 .sum_lutc_input = "datac";
defparam \inst10|inst31|inst9~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N5
maxii_lcell \inst15|inst12 (
// Equation(s):
// \inst15|inst12~regout  = DFFEAS(\B~combout [27] $ (\A~combout [27] $ (((\inst10|inst31|inst9~0_combout )))), GLOBAL(\CLOCK~combout ), !GLOBAL(\inst20|inst~2_combout ), , , , , , )

	.clk(\CLOCK~combout ),
	.dataa(\B~combout [27]),
	.datab(\A~combout [27]),
	.datac(vcc),
	.datad(\inst10|inst31|inst9~0_combout ),
	.aclr(\inst20|inst~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst15|inst12~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst15|inst12 .lut_mask = "9966";
defparam \inst15|inst12 .operation_mode = "normal";
defparam \inst15|inst12 .output_mode = "reg_only";
defparam \inst15|inst12 .register_cascade_mode = "off";
defparam \inst15|inst12 .sum_lutc_input = "datac";
defparam \inst15|inst12 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \B[28]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\B~combout [28]),
	.padio(B[28]));
// synopsys translate_off
defparam \B[28]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \A[28]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\A~combout [28]),
	.padio(A[28]));
// synopsys translate_off
defparam \A[28]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X7_Y5_N5
maxii_lcell \inst10|inst32|inst9~0 (
// Equation(s):
// \inst10|inst32|inst9~0_combout  = ((\B~combout [27] & ((\A~combout [27]) # (\inst10|inst31|inst9~0_combout ))) # (!\B~combout [27] & (\A~combout [27] & \inst10|inst31|inst9~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\B~combout [27]),
	.datac(\A~combout [27]),
	.datad(\inst10|inst31|inst9~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|inst32|inst9~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst32|inst9~0 .lut_mask = "fcc0";
defparam \inst10|inst32|inst9~0 .operation_mode = "normal";
defparam \inst10|inst32|inst9~0 .output_mode = "comb_only";
defparam \inst10|inst32|inst9~0 .register_cascade_mode = "off";
defparam \inst10|inst32|inst9~0 .sum_lutc_input = "datac";
defparam \inst10|inst32|inst9~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N6
maxii_lcell \inst15|inst13 (
// Equation(s):
// \inst15|inst13~regout  = DFFEAS(\B~combout [28] $ (\A~combout [28] $ (((\inst10|inst32|inst9~0_combout )))), GLOBAL(\CLOCK~combout ), !GLOBAL(\inst20|inst~2_combout ), , , , , , )

	.clk(\CLOCK~combout ),
	.dataa(\B~combout [28]),
	.datab(\A~combout [28]),
	.datac(vcc),
	.datad(\inst10|inst32|inst9~0_combout ),
	.aclr(\inst20|inst~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst15|inst13~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst15|inst13 .lut_mask = "9966";
defparam \inst15|inst13 .operation_mode = "normal";
defparam \inst15|inst13 .output_mode = "reg_only";
defparam \inst15|inst13 .register_cascade_mode = "off";
defparam \inst15|inst13 .sum_lutc_input = "datac";
defparam \inst15|inst13 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \B[29]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\B~combout [29]),
	.padio(B[29]));
// synopsys translate_off
defparam \B[29]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \A[29]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\A~combout [29]),
	.padio(A[29]));
// synopsys translate_off
defparam \A[29]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X7_Y5_N6
maxii_lcell \inst10|inst33|inst9~0 (
// Equation(s):
// \inst10|inst33|inst9~0_combout  = ((\B~combout [28] & ((\A~combout [28]) # (\inst10|inst32|inst9~0_combout ))) # (!\B~combout [28] & (\A~combout [28] & \inst10|inst32|inst9~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\B~combout [28]),
	.datac(\A~combout [28]),
	.datad(\inst10|inst32|inst9~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|inst33|inst9~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst33|inst9~0 .lut_mask = "fcc0";
defparam \inst10|inst33|inst9~0 .operation_mode = "normal";
defparam \inst10|inst33|inst9~0 .output_mode = "comb_only";
defparam \inst10|inst33|inst9~0 .register_cascade_mode = "off";
defparam \inst10|inst33|inst9~0 .sum_lutc_input = "datac";
defparam \inst10|inst33|inst9~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N8
maxii_lcell \inst15|inst14 (
// Equation(s):
// \inst15|inst14~regout  = DFFEAS(\B~combout [29] $ (\A~combout [29] $ ((\inst10|inst33|inst9~0_combout ))), GLOBAL(\CLOCK~combout ), !GLOBAL(\inst20|inst~2_combout ), , , , , , )

	.clk(\CLOCK~combout ),
	.dataa(\B~combout [29]),
	.datab(\A~combout [29]),
	.datac(\inst10|inst33|inst9~0_combout ),
	.datad(vcc),
	.aclr(\inst20|inst~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst15|inst14~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst15|inst14 .lut_mask = "9696";
defparam \inst15|inst14 .operation_mode = "normal";
defparam \inst15|inst14 .output_mode = "reg_only";
defparam \inst15|inst14 .register_cascade_mode = "off";
defparam \inst15|inst14 .sum_lutc_input = "datac";
defparam \inst15|inst14 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \A[30]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\A~combout [30]),
	.padio(A[30]));
// synopsys translate_off
defparam \A[30]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \B[30]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\B~combout [30]),
	.padio(B[30]));
// synopsys translate_off
defparam \B[30]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X7_Y5_N7
maxii_lcell \inst10|inst34|inst9~0 (
// Equation(s):
// \inst10|inst34|inst9~0_combout  = (\B~combout [29] & ((\A~combout [29]) # ((\inst10|inst33|inst9~0_combout )))) # (!\B~combout [29] & (\A~combout [29] & ((\inst10|inst33|inst9~0_combout ))))

	.clk(gnd),
	.dataa(\B~combout [29]),
	.datab(\A~combout [29]),
	.datac(vcc),
	.datad(\inst10|inst33|inst9~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|inst34|inst9~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst34|inst9~0 .lut_mask = "ee88";
defparam \inst10|inst34|inst9~0 .operation_mode = "normal";
defparam \inst10|inst34|inst9~0 .output_mode = "comb_only";
defparam \inst10|inst34|inst9~0 .register_cascade_mode = "off";
defparam \inst10|inst34|inst9~0 .sum_lutc_input = "datac";
defparam \inst10|inst34|inst9~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N2
maxii_lcell \inst15|inst15 (
// Equation(s):
// \inst15|inst15~regout  = DFFEAS(\A~combout [30] $ (((\B~combout [30] $ (\inst10|inst34|inst9~0_combout )))), GLOBAL(\CLOCK~combout ), !GLOBAL(\inst20|inst~2_combout ), , , , , , )

	.clk(\CLOCK~combout ),
	.dataa(\A~combout [30]),
	.datab(vcc),
	.datac(\B~combout [30]),
	.datad(\inst10|inst34|inst9~0_combout ),
	.aclr(\inst20|inst~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst15|inst15~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst15|inst15 .lut_mask = "a55a";
defparam \inst15|inst15 .operation_mode = "normal";
defparam \inst15|inst15 .output_mode = "reg_only";
defparam \inst15|inst15 .register_cascade_mode = "off";
defparam \inst15|inst15 .sum_lutc_input = "datac";
defparam \inst15|inst15 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_P8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \A[31]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\A~combout [31]),
	.padio(A[31]));
// synopsys translate_off
defparam \A[31]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \B[31]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\B~combout [31]),
	.padio(B[31]));
// synopsys translate_off
defparam \B[31]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X7_Y5_N8
maxii_lcell \inst10|inst35|inst9~0 (
// Equation(s):
// \inst10|inst35|inst9~0_combout  = (\A~combout [30] & (((\B~combout [30]) # (\inst10|inst34|inst9~0_combout )))) # (!\A~combout [30] & (((\B~combout [30] & \inst10|inst34|inst9~0_combout ))))

	.clk(gnd),
	.dataa(\A~combout [30]),
	.datab(vcc),
	.datac(\B~combout [30]),
	.datad(\inst10|inst34|inst9~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|inst35|inst9~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst35|inst9~0 .lut_mask = "faa0";
defparam \inst10|inst35|inst9~0 .operation_mode = "normal";
defparam \inst10|inst35|inst9~0 .output_mode = "comb_only";
defparam \inst10|inst35|inst9~0 .register_cascade_mode = "off";
defparam \inst10|inst35|inst9~0 .sum_lutc_input = "datac";
defparam \inst10|inst35|inst9~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N4
maxii_lcell \inst15|inst16 (
// Equation(s):
// \inst15|inst16~regout  = DFFEAS(\A~combout [31] $ (\B~combout [31] $ (((\inst10|inst35|inst9~0_combout )))), GLOBAL(\CLOCK~combout ), !GLOBAL(\inst20|inst~2_combout ), , , , , , )

	.clk(\CLOCK~combout ),
	.dataa(\A~combout [31]),
	.datab(\B~combout [31]),
	.datac(vcc),
	.datad(\inst10|inst35|inst9~0_combout ),
	.aclr(\inst20|inst~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst15|inst16~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst15|inst16 .lut_mask = "9966";
defparam \inst15|inst16 .operation_mode = "normal";
defparam \inst15|inst16 .output_mode = "reg_only";
defparam \inst15|inst16 .register_cascade_mode = "off";
defparam \inst15|inst16 .sum_lutc_input = "datac";
defparam \inst15|inst16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N9
maxii_lcell inst13(
// Equation(s):
// \inst13~regout  = DFFEAS((\A~combout [31] & (((\B~combout [31]) # (\inst10|inst35|inst9~0_combout )))) # (!\A~combout [31] & (((\B~combout [31] & \inst10|inst35|inst9~0_combout )))), GLOBAL(\CLOCK~combout ), !GLOBAL(\inst20|inst~2_combout ), , , , , , )

	.clk(\CLOCK~combout ),
	.dataa(\A~combout [31]),
	.datab(vcc),
	.datac(\B~combout [31]),
	.datad(\inst10|inst35|inst9~0_combout ),
	.aclr(\inst20|inst~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst13~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam inst13.lut_mask = "faa0";
defparam inst13.operation_mode = "normal";
defparam inst13.output_mode = "reg_only";
defparam inst13.register_cascade_mode = "off";
defparam inst13.sum_lutc_input = "datac";
defparam inst13.synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N2
maxii_lcell \inst|mi~1 (
// Equation(s):
// \inst|mi~1_combout  = (((\inst|fstate.C~regout  & !\RST_FSM~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|fstate.C~regout ),
	.datad(\RST_FSM~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|mi~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|mi~1 .lut_mask = "00f0";
defparam \inst|mi~1 .operation_mode = "normal";
defparam \inst|mi~1 .output_mode = "comb_only";
defparam \inst|mi~1 .register_cascade_mode = "off";
defparam \inst|mi~1 .sum_lutc_input = "datac";
defparam \inst|mi~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N8
maxii_lcell inst4(
// Equation(s):
// \inst4~combout  = \inst|mi~1_combout  $ (((\A~combout [15] & ((\inst9|inst35|inst9~0_combout ) # (\B~combout [15]))) # (!\A~combout [15] & (\inst9|inst35|inst9~0_combout  & \B~combout [15]))))

	.clk(gnd),
	.dataa(\A~combout [15]),
	.datab(\inst9|inst35|inst9~0_combout ),
	.datac(\B~combout [15]),
	.datad(\inst|mi~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst4~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam inst4.lut_mask = "17e8";
defparam inst4.operation_mode = "normal";
defparam inst4.output_mode = "comb_only";
defparam inst4.register_cascade_mode = "off";
defparam inst4.sum_lutc_input = "datac";
defparam inst4.synch_mode = "off";
// synopsys translate_on

// Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Q0~I (
	.datain(\inst14|inst~regout ),
	.oe(vcc),
	.combout(),
	.padio(Q0));
// synopsys translate_off
defparam \Q0~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Q1~I (
	.datain(\inst14|inst2~regout ),
	.oe(vcc),
	.combout(),
	.padio(Q1));
// synopsys translate_off
defparam \Q1~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_A2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Q2~I (
	.datain(\inst14|inst3~regout ),
	.oe(vcc),
	.combout(),
	.padio(Q2));
// synopsys translate_off
defparam \Q2~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Q3~I (
	.datain(\inst14|inst4~regout ),
	.oe(vcc),
	.combout(),
	.padio(Q3));
// synopsys translate_off
defparam \Q3~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Q4~I (
	.datain(\inst14|inst5~regout ),
	.oe(vcc),
	.combout(),
	.padio(Q4));
// synopsys translate_off
defparam \Q4~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Q5~I (
	.datain(\inst14|inst6~regout ),
	.oe(vcc),
	.combout(),
	.padio(Q5));
// synopsys translate_off
defparam \Q5~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Q6~I (
	.datain(\inst14|inst7~regout ),
	.oe(vcc),
	.combout(),
	.padio(Q6));
// synopsys translate_off
defparam \Q6~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Q7~I (
	.datain(\inst14|inst8~regout ),
	.oe(vcc),
	.combout(),
	.padio(Q7));
// synopsys translate_off
defparam \Q7~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Q8~I (
	.datain(\inst14|inst9~regout ),
	.oe(vcc),
	.combout(),
	.padio(Q8));
// synopsys translate_off
defparam \Q8~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Q9~I (
	.datain(\inst14|inst10~regout ),
	.oe(vcc),
	.combout(),
	.padio(Q9));
// synopsys translate_off
defparam \Q9~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Q10~I (
	.datain(\inst14|inst11~regout ),
	.oe(vcc),
	.combout(),
	.padio(Q10));
// synopsys translate_off
defparam \Q10~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_B1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Q11~I (
	.datain(\inst14|inst12~regout ),
	.oe(vcc),
	.combout(),
	.padio(Q11));
// synopsys translate_off
defparam \Q11~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Q12~I (
	.datain(\inst14|inst13~regout ),
	.oe(vcc),
	.combout(),
	.padio(Q12));
// synopsys translate_off
defparam \Q12~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Q13~I (
	.datain(\inst14|inst14~regout ),
	.oe(vcc),
	.combout(),
	.padio(Q13));
// synopsys translate_off
defparam \Q13~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Q14~I (
	.datain(\inst14|inst15~regout ),
	.oe(vcc),
	.combout(),
	.padio(Q14));
// synopsys translate_off
defparam \Q14~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Q15~I (
	.datain(\inst14|inst16~regout ),
	.oe(vcc),
	.combout(),
	.padio(Q15));
// synopsys translate_off
defparam \Q15~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Q16~I (
	.datain(\inst15|inst~regout ),
	.oe(vcc),
	.combout(),
	.padio(Q16));
// synopsys translate_off
defparam \Q16~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Q17~I (
	.datain(\inst15|inst2~regout ),
	.oe(vcc),
	.combout(),
	.padio(Q17));
// synopsys translate_off
defparam \Q17~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Q18~I (
	.datain(\inst15|inst3~regout ),
	.oe(vcc),
	.combout(),
	.padio(Q18));
// synopsys translate_off
defparam \Q18~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Q19~I (
	.datain(\inst15|inst4~regout ),
	.oe(vcc),
	.combout(),
	.padio(Q19));
// synopsys translate_off
defparam \Q19~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Q20~I (
	.datain(\inst15|inst5~regout ),
	.oe(vcc),
	.combout(),
	.padio(Q20));
// synopsys translate_off
defparam \Q20~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Q21~I (
	.datain(\inst15|inst6~regout ),
	.oe(vcc),
	.combout(),
	.padio(Q21));
// synopsys translate_off
defparam \Q21~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Q22~I (
	.datain(\inst15|inst7~regout ),
	.oe(vcc),
	.combout(),
	.padio(Q22));
// synopsys translate_off
defparam \Q22~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_E16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Q23~I (
	.datain(\inst15|inst8~regout ),
	.oe(vcc),
	.combout(),
	.padio(Q23));
// synopsys translate_off
defparam \Q23~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_P10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Q24~I (
	.datain(\inst15|inst9~regout ),
	.oe(vcc),
	.combout(),
	.padio(Q24));
// synopsys translate_off
defparam \Q24~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Q25~I (
	.datain(\inst15|inst10~regout ),
	.oe(vcc),
	.combout(),
	.padio(Q25));
// synopsys translate_off
defparam \Q25~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Q26~I (
	.datain(\inst15|inst11~regout ),
	.oe(vcc),
	.combout(),
	.padio(Q26));
// synopsys translate_off
defparam \Q26~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Q27~I (
	.datain(\inst15|inst12~regout ),
	.oe(vcc),
	.combout(),
	.padio(Q27));
// synopsys translate_off
defparam \Q27~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_N5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Q28~I (
	.datain(\inst15|inst13~regout ),
	.oe(vcc),
	.combout(),
	.padio(Q28));
// synopsys translate_off
defparam \Q28~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_P5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Q29~I (
	.datain(\inst15|inst14~regout ),
	.oe(vcc),
	.combout(),
	.padio(Q29));
// synopsys translate_off
defparam \Q29~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Q30~I (
	.datain(\inst15|inst15~regout ),
	.oe(vcc),
	.combout(),
	.padio(Q30));
// synopsys translate_off
defparam \Q30~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Q31~I (
	.datain(\inst15|inst16~regout ),
	.oe(vcc),
	.combout(),
	.padio(Q31));
// synopsys translate_off
defparam \Q31~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Cout~I (
	.datain(\inst13~regout ),
	.oe(vcc),
	.combout(),
	.padio(Cout));
// synopsys translate_off
defparam \Cout~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_fsm~I (
	.datain(\inst|mi~1_combout ),
	.oe(vcc),
	.combout(),
	.padio(test_fsm));
// synopsys translate_off
defparam \test_fsm~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \C_LOW~I (
	.datain(\inst9|inst36|inst9~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(C_LOW));
// synopsys translate_off
defparam \C_LOW~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \fsm_input~I (
	.datain(\inst4~combout ),
	.oe(vcc),
	.combout(),
	.padio(fsm_input));
// synopsys translate_off
defparam \fsm_input~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \reg_clock~I (
	.datain(\CLOCK~combout ),
	.oe(vcc),
	.combout(),
	.padio(reg_clock));
// synopsys translate_off
defparam \reg_clock~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_clr~I (
	.datain(\inst20|inst~2_combout ),
	.oe(vcc),
	.combout(),
	.padio(test_clr));
// synopsys translate_off
defparam \test_clr~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_P11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \CLR_OUT~I (
	.datain(\inst20|inst~2_combout ),
	.oe(vcc),
	.combout(),
	.padio(CLR_OUT));
// synopsys translate_off
defparam \CLR_OUT~I .operation_mode = "output";
// synopsys translate_on

endmodule
