{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1734283337198 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1734283337198 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MySOPC EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"MySOPC\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1734283337235 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1734283337308 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1734283337308 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1734283337793 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1734283337813 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1734283338443 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1734283338443 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1734283338443 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1734283338443 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/etudiant/Desktop/Mon_SOPC/" { { 0 { 0 ""} 0 8846 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1734283338483 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/etudiant/Desktop/Mon_SOPC/" { { 0 { 0 ""} 0 8848 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1734283338483 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/etudiant/Desktop/Mon_SOPC/" { { 0 { 0 ""} 0 8850 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1734283338483 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/etudiant/Desktop/Mon_SOPC/" { { 0 { 0 ""} 0 8852 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1734283338483 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/etudiant/Desktop/Mon_SOPC/" { { 0 { 0 ""} 0 8854 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1734283338483 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1734283338483 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1734283338498 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1734283338633 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "12 18 " "No exact pin location assignment(s) for 12 pins of 18 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1734283339236 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "20 " "The Timing Analyzer is analyzing 20 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1734283339933 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1734283339933 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1734283339933 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1734283339933 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1734283339933 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1734283339933 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1734283339933 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1734283339933 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1734283339933 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1734283339933 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1734283339933 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1734283339933 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1734283339933 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1734283339933 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1734283339933 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1734283339933 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1734283339933 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1734283339933 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1734283339933 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1734283339933 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1734283339933 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1734283339933 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1734283339933 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1734283339933 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1734283339933 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1734283339933 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1734283339933 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1734283339933 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1734283339933 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1734283339933 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1734283339933 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1734283339933 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1734283339933 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1734283339933 ""}
{ "Info" "ISTA_SDC_FOUND" "MySOPC/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'MySOPC/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1734283339985 ""}
{ "Info" "ISTA_SDC_FOUND" "MySOPC/synthesis/submodules/MySOPC_nios2_qsys_0_cpu.sdc " "Reading SDC File: 'MySOPC/synthesis/submodules/MySOPC_nios2_qsys_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1734283339997 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MySOPC:inst\|MySOPC_nios2_qsys_0:nios2_qsys_0\|MySOPC_nios2_qsys_0_cpu:cpu\|MySOPC_nios2_qsys_0_cpu_nios2_oci:the_MySOPC_nios2_qsys_0_cpu_nios2_oci\|MySOPC_nios2_qsys_0_cpu_nios2_oci_debug:the_MySOPC_nios2_qsys_0_cpu_nios2_oci_debug\|monitor_ready clk " "Register MySOPC:inst\|MySOPC_nios2_qsys_0:nios2_qsys_0\|MySOPC_nios2_qsys_0_cpu:cpu\|MySOPC_nios2_qsys_0_cpu_nios2_oci:the_MySOPC_nios2_qsys_0_cpu_nios2_oci\|MySOPC_nios2_qsys_0_cpu_nios2_oci_debug:the_MySOPC_nios2_qsys_0_cpu_nios2_oci_debug\|monitor_ready is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1734283340033 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1734283340033 "|Mon_Sopc|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MySOPC:inst\|MySOPC_mm_interconnect_0:mm_interconnect_0\|MySOPC_mm_interconnect_0_cmd_mux:cmd_mux_002\|saved_grant\[0\] " "Node: MySOPC:inst\|MySOPC_mm_interconnect_0:mm_interconnect_0\|MySOPC_mm_interconnect_0_cmd_mux:cmd_mux_002\|saved_grant\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch MySOPC:inst\|verin_avalon:verin_avalon_0\|readdata\[23\] MySOPC:inst\|MySOPC_mm_interconnect_0:mm_interconnect_0\|MySOPC_mm_interconnect_0_cmd_mux:cmd_mux_002\|saved_grant\[0\] " "Latch MySOPC:inst\|verin_avalon:verin_avalon_0\|readdata\[23\] is being clocked by MySOPC:inst\|MySOPC_mm_interconnect_0:mm_interconnect_0\|MySOPC_mm_interconnect_0_cmd_mux:cmd_mux_002\|saved_grant\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1734283340033 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1734283340033 "|Mon_Sopc|MySOPC:inst|MySOPC_mm_interconnect_0:mm_interconnect_0|MySOPC_mm_interconnect_0_cmd_mux:cmd_mux_002|saved_grant[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MySOPC:inst\|verin_avalon:verin_avalon_0\|Sig_1MHz:sig_1MHz_inst\|tmp " "Node: MySOPC:inst\|verin_avalon:verin_avalon_0\|Sig_1MHz:sig_1MHz_inst\|tmp was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MySOPC:inst\|verin_avalon:verin_avalon_0\|registre_decalage:registre_decalage_inst\|data_out\[10\] MySOPC:inst\|verin_avalon:verin_avalon_0\|Sig_1MHz:sig_1MHz_inst\|tmp " "Register MySOPC:inst\|verin_avalon:verin_avalon_0\|registre_decalage:registre_decalage_inst\|data_out\[10\] is being clocked by MySOPC:inst\|verin_avalon:verin_avalon_0\|Sig_1MHz:sig_1MHz_inst\|tmp" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1734283340033 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1734283340033 "|Mon_Sopc|MySOPC:inst|verin_avalon:verin_avalon_0|Sig_1MHz:sig_1MHz_inst|tmp"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MySOPC:inst\|avalon_anemo:avalon_anemo_0\|anemometre2:anemometre2_inst\|diviseur2:divider_inst\|tmp " "Node: MySOPC:inst\|avalon_anemo:avalon_anemo_0\|anemometre2:anemometre2_inst\|diviseur2:divider_inst\|tmp was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MySOPC:inst\|avalon_anemo:avalon_anemo_0\|anemometre2:anemometre2_inst\|anemo:anemo_inst\|data_valid MySOPC:inst\|avalon_anemo:avalon_anemo_0\|anemometre2:anemometre2_inst\|diviseur2:divider_inst\|tmp " "Register MySOPC:inst\|avalon_anemo:avalon_anemo_0\|anemometre2:anemometre2_inst\|anemo:anemo_inst\|data_valid is being clocked by MySOPC:inst\|avalon_anemo:avalon_anemo_0\|anemometre2:anemometre2_inst\|diviseur2:divider_inst\|tmp" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1734283340033 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1734283340033 "|Mon_Sopc|MySOPC:inst|avalon_anemo:avalon_anemo_0|anemometre2:anemometre2_inst|diviseur2:divider_inst|tmp"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "in_anemo " "Node: in_anemo was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MySOPC:inst\|avalon_anemo:avalon_anemo_0\|anemometre2:anemometre2_inst\|counter2:counter_inst\|frq\[6\] in_anemo " "Register MySOPC:inst\|avalon_anemo:avalon_anemo_0\|anemometre2:anemometre2_inst\|counter2:counter_inst\|frq\[6\] is being clocked by in_anemo" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1734283340033 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1734283340033 "|Mon_Sopc|in_anemo"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1734283340078 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1734283340078 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1734283340078 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1734283340078 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1734283340078 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1734283340078 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1734283340078 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1734283340078 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1734283340078 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1734283340383 ""}  } { { "MySOPC/Mon_Sopc.bdf" "" { Schematic "C:/Users/etudiant/Desktop/Mon_SOPC/MySOPC/Mon_Sopc.bdf" { { 288 72 248 304 "clk" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/etudiant/Desktop/Mon_SOPC/" { { 0 { 0 ""} 0 8832 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1734283340383 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "in_anemo~input (placed in PIN T8 (CLK14, DIFFCLK_6n)) " "Automatically promoted node in_anemo~input (placed in PIN T8 (CLK14, DIFFCLK_6n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1734283340383 ""}  } { { "MySOPC/Mon_Sopc.bdf" "" { Schematic "C:/Users/etudiant/Desktop/Mon_SOPC/MySOPC/Mon_Sopc.bdf" { { 168 160 336 184 "in_anemo" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/etudiant/Desktop/Mon_SOPC/" { { 0 { 0 ""} 0 8835 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1734283340383 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1734283340383 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/etudiant/Desktop/Mon_SOPC/" { { 0 { 0 ""} 0 8374 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1734283340383 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MySOPC:inst\|verin_avalon:verin_avalon_0\|Sig_1MHz:sig_1MHz_inst\|tmp  " "Automatically promoted node MySOPC:inst\|verin_avalon:verin_avalon_0\|Sig_1MHz:sig_1MHz_inst\|tmp " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1734283340383 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MySOPC:inst\|verin_avalon:verin_avalon_0\|Sig_1MHz:sig_1MHz_inst\|tmp~0 " "Destination node MySOPC:inst\|verin_avalon:verin_avalon_0\|Sig_1MHz:sig_1MHz_inst\|tmp~0" {  } { { "Sig_1MHz.vhd" "" { Text "C:/Users/etudiant/Desktop/Mon_SOPC/Sig_1MHz.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/etudiant/Desktop/Mon_SOPC/" { { 0 { 0 ""} 0 3479 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1734283340383 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_1m~output " "Destination node clk_1m~output" {  } { { "MySOPC/Mon_Sopc.bdf" "" { Schematic "C:/Users/etudiant/Desktop/Mon_SOPC/MySOPC/Mon_Sopc.bdf" { { 424 120 296 440 "clk_1m" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/etudiant/Desktop/Mon_SOPC/" { { 0 { 0 ""} 0 8823 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1734283340383 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1734283340383 ""}  } { { "Sig_1MHz.vhd" "" { Text "C:/Users/etudiant/Desktop/Mon_SOPC/Sig_1MHz.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/etudiant/Desktop/Mon_SOPC/" { { 0 { 0 ""} 0 2283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1734283340383 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MySOPC:inst\|verin_avalon:verin_avalon_0\|Mux32~0  " "Automatically promoted node MySOPC:inst\|verin_avalon:verin_avalon_0\|Mux32~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1734283340383 ""}  } { { "MySOPC/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/etudiant/Desktop/Mon_SOPC/MySOPC/synthesis/submodules/verin_avalon.vhd" 212 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/etudiant/Desktop/Mon_SOPC/" { { 0 { 0 ""} 0 5072 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1734283340383 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MySOPC:inst\|avalon_anemo:avalon_anemo_0\|anemometre2:anemometre2_inst\|diviseur2:divider_inst\|tmp  " "Automatically promoted node MySOPC:inst\|avalon_anemo:avalon_anemo_0\|anemometre2:anemometre2_inst\|diviseur2:divider_inst\|tmp " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1734283340383 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MySOPC:inst\|avalon_anemo:avalon_anemo_0\|anemometre2:anemometre2_inst\|diviseur2:divider_inst\|tmp~0 " "Destination node MySOPC:inst\|avalon_anemo:avalon_anemo_0\|anemometre2:anemometre2_inst\|diviseur2:divider_inst\|tmp~0" {  } { { "diviseur2.vhd" "" { Text "C:/Users/etudiant/Desktop/Mon_SOPC/diviseur2.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/etudiant/Desktop/Mon_SOPC/" { { 0 { 0 ""} 0 5267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1734283340383 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1734283340383 ""}  } { { "diviseur2.vhd" "" { Text "C:/Users/etudiant/Desktop/Mon_SOPC/diviseur2.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/etudiant/Desktop/Mon_SOPC/" { { 0 { 0 ""} 0 2101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1734283340383 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MySOPC:inst\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node MySOPC:inst\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1734283340383 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MySOPC:inst\|verin_avalon:verin_avalon_0\|sens~0 " "Destination node MySOPC:inst\|verin_avalon:verin_avalon_0\|sens~0" {  } { { "MySOPC/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/etudiant/Desktop/Mon_SOPC/MySOPC/synthesis/submodules/verin_avalon.vhd" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/etudiant/Desktop/Mon_SOPC/" { { 0 { 0 ""} 0 3396 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1734283340383 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MySOPC:inst\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node MySOPC:inst\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "MySOPC/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/etudiant/Desktop/Mon_SOPC/MySOPC/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/etudiant/Desktop/Mon_SOPC/" { { 0 { 0 ""} 0 3497 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1734283340383 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MySOPC:inst\|MySOPC_nios2_qsys_0:nios2_qsys_0\|MySOPC_nios2_qsys_0_cpu:cpu\|W_rf_wren " "Destination node MySOPC:inst\|MySOPC_nios2_qsys_0:nios2_qsys_0\|MySOPC_nios2_qsys_0_cpu:cpu\|W_rf_wren" {  } { { "MySOPC/synthesis/submodules/MySOPC_nios2_qsys_0_cpu.v" "" { Text "C:/Users/etudiant/Desktop/Mon_SOPC/MySOPC/synthesis/submodules/MySOPC_nios2_qsys_0_cpu.v" 3451 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/etudiant/Desktop/Mon_SOPC/" { { 0 { 0 ""} 0 1823 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1734283340383 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MySOPC:inst\|verin_avalon:verin_avalon_0\|butee_g\[0\]~0 " "Destination node MySOPC:inst\|verin_avalon:verin_avalon_0\|butee_g\[0\]~0" {  } { { "MySOPC/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/etudiant/Desktop/Mon_SOPC/MySOPC/synthesis/submodules/verin_avalon.vhd" 177 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/etudiant/Desktop/Mon_SOPC/" { { 0 { 0 ""} 0 5023 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1734283340383 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MySOPC:inst\|verin_avalon:verin_avalon_0\|butee_d\[0\]~0 " "Destination node MySOPC:inst\|verin_avalon:verin_avalon_0\|butee_d\[0\]~0" {  } { { "MySOPC/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/etudiant/Desktop/Mon_SOPC/MySOPC/synthesis/submodules/verin_avalon.vhd" 177 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/etudiant/Desktop/Mon_SOPC/" { { 0 { 0 ""} 0 5029 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1734283340383 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MySOPC:inst\|MySOPC_nios2_qsys_0:nios2_qsys_0\|MySOPC_nios2_qsys_0_cpu:cpu\|MySOPC_nios2_qsys_0_cpu_nios2_oci:the_MySOPC_nios2_qsys_0_cpu_nios2_oci\|MySOPC_nios2_qsys_0_cpu_nios2_oci_debug:the_MySOPC_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node MySOPC:inst\|MySOPC_nios2_qsys_0:nios2_qsys_0\|MySOPC_nios2_qsys_0_cpu:cpu\|MySOPC_nios2_qsys_0_cpu_nios2_oci:the_MySOPC_nios2_qsys_0_cpu_nios2_oci\|MySOPC_nios2_qsys_0_cpu_nios2_oci_debug:the_MySOPC_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MySOPC:inst\|MySOPC_nios2_qsys_0:nios2_qsys_0\|MySOPC_nios2_qsys_0_cpu:cpu\|MySOPC_nios2_qsys_0_cpu_nios2_oci:the_MySOPC_nios2_qsys_0_cpu_nios2_oci\|MySOPC_nios2_qsys_0_cpu_nios2_oci_debug:the_MySOPC_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/etudiant/Desktop/Mon_SOPC/" { { 0 { 0 ""} 0 1068 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1734283340383 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1734283340383 ""}  } { { "MySOPC/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/etudiant/Desktop/Mon_SOPC/MySOPC/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/etudiant/Desktop/Mon_SOPC/" { { 0 { 0 ""} 0 335 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1734283340383 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MySOPC:inst\|verin_avalon:verin_avalon_0\|raz_n  " "Automatically promoted node MySOPC:inst\|verin_avalon:verin_avalon_0\|raz_n " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1734283340383 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MySOPC:inst\|verin_avalon:verin_avalon_0\|ChipSelect:chipselect_inst\|cs~0 " "Destination node MySOPC:inst\|verin_avalon:verin_avalon_0\|ChipSelect:chipselect_inst\|cs~0" {  } { { "ChipSelect.vhd" "" { Text "C:/Users/etudiant/Desktop/Mon_SOPC/ChipSelect.vhd" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/etudiant/Desktop/Mon_SOPC/" { { 0 { 0 ""} 0 3403 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1734283340383 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MySOPC:inst\|verin_avalon:verin_avalon_0\|Sig_1MHz:sig_1MHz_inst\|tmp~0 " "Destination node MySOPC:inst\|verin_avalon:verin_avalon_0\|Sig_1MHz:sig_1MHz_inst\|tmp~0" {  } { { "Sig_1MHz.vhd" "" { Text "C:/Users/etudiant/Desktop/Mon_SOPC/Sig_1MHz.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/etudiant/Desktop/Mon_SOPC/" { { 0 { 0 ""} 0 3479 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1734283340383 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MySOPC:inst\|verin_avalon:verin_avalon_0\|raz_n~1 " "Destination node MySOPC:inst\|verin_avalon:verin_avalon_0\|raz_n~1" {  } { { "MySOPC/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/etudiant/Desktop/Mon_SOPC/MySOPC/synthesis/submodules/verin_avalon.vhd" 28 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/etudiant/Desktop/Mon_SOPC/" { { 0 { 0 ""} 0 3925 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1734283340383 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MySOPC:inst\|verin_avalon:verin_avalon_0\|Sig_10Hz:sig_10Hz_inst\|tmp~0 " "Destination node MySOPC:inst\|verin_avalon:verin_avalon_0\|Sig_10Hz:sig_10Hz_inst\|tmp~0" {  } { { "Sig_10Hz.vhd" "" { Text "C:/Users/etudiant/Desktop/Mon_SOPC/Sig_10Hz.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/etudiant/Desktop/Mon_SOPC/" { { 0 { 0 ""} 0 3971 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1734283340383 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1734283340383 ""}  } { { "MySOPC/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/etudiant/Desktop/Mon_SOPC/MySOPC/synthesis/submodules/verin_avalon.vhd" 28 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/etudiant/Desktop/Mon_SOPC/" { { 0 { 0 ""} 0 2436 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1734283340383 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MySOPC:inst\|avalon_anemo:avalon_anemo_0\|config\[0\]  " "Automatically promoted node MySOPC:inst\|avalon_anemo:avalon_anemo_0\|config\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1734283340383 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MySOPC:inst\|avalon_anemo:avalon_anemo_0\|Mux8~0 " "Destination node MySOPC:inst\|avalon_anemo:avalon_anemo_0\|Mux8~0" {  } { { "MySOPC/synthesis/submodules/avalon_anemo.vhd" "" { Text "C:/Users/etudiant/Desktop/Mon_SOPC/MySOPC/synthesis/submodules/avalon_anemo.vhd" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/etudiant/Desktop/Mon_SOPC/" { { 0 { 0 ""} 0 4739 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1734283340383 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MySOPC:inst\|avalon_anemo:avalon_anemo_0\|anemometre2:anemometre2_inst\|counter2:counter_inst\|frq\[3\]~0 " "Destination node MySOPC:inst\|avalon_anemo:avalon_anemo_0\|anemometre2:anemometre2_inst\|counter2:counter_inst\|frq\[3\]~0" {  } { { "counter2.vhd" "" { Text "C:/Users/etudiant/Desktop/Mon_SOPC/counter2.vhd" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/etudiant/Desktop/Mon_SOPC/" { { 0 { 0 ""} 0 5191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1734283340383 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MySOPC:inst\|avalon_anemo:avalon_anemo_0\|anemometre2:anemometre2_inst\|counter2:counter_inst\|stop~0 " "Destination node MySOPC:inst\|avalon_anemo:avalon_anemo_0\|anemometre2:anemometre2_inst\|counter2:counter_inst\|stop~0" {  } { { "counter2.vhd" "" { Text "C:/Users/etudiant/Desktop/Mon_SOPC/counter2.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/etudiant/Desktop/Mon_SOPC/" { { 0 { 0 ""} 0 5380 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1734283340383 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1734283340383 ""}  } { { "MySOPC/synthesis/submodules/avalon_anemo.vhd" "" { Text "C:/Users/etudiant/Desktop/Mon_SOPC/MySOPC/synthesis/submodules/avalon_anemo.vhd" 66 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/etudiant/Desktop/Mon_SOPC/" { { 0 { 0 ""} 0 2170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1734283340383 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MySOPC:inst\|avalon_pwm:pwm_0\|control\[0\]  " "Automatically promoted node MySOPC:inst\|avalon_pwm:pwm_0\|control\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1734283340383 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MySOPC:inst\|avalon_pwm:pwm_0\|out_pwm " "Destination node MySOPC:inst\|avalon_pwm:pwm_0\|out_pwm" {  } { { "MySOPC/synthesis/submodules/avalon_pwm.vhd" "" { Text "C:/Users/etudiant/Desktop/Mon_SOPC/MySOPC/synthesis/submodules/avalon_pwm.vhd" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/etudiant/Desktop/Mon_SOPC/" { { 0 { 0 ""} 0 636 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1734283340383 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MySOPC:inst\|avalon_pwm:pwm_0\|Mux31~3 " "Destination node MySOPC:inst\|avalon_pwm:pwm_0\|Mux31~3" {  } { { "MySOPC/synthesis/submodules/avalon_pwm.vhd" "" { Text "C:/Users/etudiant/Desktop/Mon_SOPC/MySOPC/synthesis/submodules/avalon_pwm.vhd" 83 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/etudiant/Desktop/Mon_SOPC/" { { 0 { 0 ""} 0 4744 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1734283340383 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1734283340383 ""}  } { { "MySOPC/synthesis/submodules/avalon_pwm.vhd" "" { Text "C:/Users/etudiant/Desktop/Mon_SOPC/MySOPC/synthesis/submodules/avalon_pwm.vhd" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/etudiant/Desktop/Mon_SOPC/" { { 0 { 0 ""} 0 535 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1734283340383 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MySOPC:inst\|MySOPC_nios2_qsys_0:nios2_qsys_0\|MySOPC_nios2_qsys_0_cpu:cpu\|MySOPC_nios2_qsys_0_cpu_nios2_oci:the_MySOPC_nios2_qsys_0_cpu_nios2_oci\|MySOPC_nios2_qsys_0_cpu_nios2_oci_debug:the_MySOPC_nios2_qsys_0_cpu_nios2_oci_debug\|resetrequest  " "Automatically promoted node MySOPC:inst\|MySOPC_nios2_qsys_0:nios2_qsys_0\|MySOPC_nios2_qsys_0_cpu:cpu\|MySOPC_nios2_qsys_0_cpu_nios2_oci:the_MySOPC_nios2_qsys_0_cpu_nios2_oci\|MySOPC_nios2_qsys_0_cpu_nios2_oci_debug:the_MySOPC_nios2_qsys_0_cpu_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1734283340383 ""}  } { { "MySOPC/synthesis/submodules/MySOPC_nios2_qsys_0_cpu.v" "" { Text "C:/Users/etudiant/Desktop/Mon_SOPC/MySOPC/synthesis/submodules/MySOPC_nios2_qsys_0_cpu.v" 186 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MySOPC:inst\|MySOPC_nios2_qsys_0:nios2_qsys_0\|MySOPC_nios2_qsys_0_cpu:cpu\|MySOPC_nios2_qsys_0_cpu_nios2_oci:the_MySOPC_nios2_qsys_0_cpu_nios2_oci\|MySOPC_nios2_qsys_0_cpu_nios2_oci_debug:the_MySOPC_nios2_qsys_0_cpu_nios2_oci_debug\|resetrequest" } } } } { "temporary_test_loc" "" { Generic "C:/Users/etudiant/Desktop/Mon_SOPC/" { { 0 { 0 ""} 0 1073 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1734283340383 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1734283341023 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1734283341023 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1734283341031 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1734283341038 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1734283341052 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1734283341068 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1734283341068 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1734283341073 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1734283341165 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1734283341174 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1734283341174 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "11 unused 3.3V 2 9 0 " "Number of I/O pins in group: 11 (unused VREF, 3.3V VCCIO, 2 input, 9 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1734283341198 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1734283341198 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1734283341198 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 8 10 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1734283341198 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 16 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1734283341198 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 2 23 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1734283341198 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 4 16 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 4 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1734283341198 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 18 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1734283341198 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 2 11 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 2 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1734283341198 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1734283341198 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1734283341198 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1734283341198 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1734283341198 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "avalon_anemo_0_conduit_end_beginbursttransfer " "Node \"avalon_anemo_0_conduit_end_beginbursttransfer\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "avalon_anemo_0_conduit_end_beginbursttransfer" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734283341373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "boutons_external_connection_export\[1\] " "Node \"boutons_external_connection_export\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "boutons_external_connection_export\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734283341373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "data_out\[10\] " "Node \"data_out\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_out\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734283341373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "data_out\[11\] " "Node \"data_out\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_out\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734283341373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "data_out\[4\] " "Node \"data_out\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_out\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734283341373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "data_out\[5\] " "Node \"data_out\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_out\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734283341373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "data_out\[6\] " "Node \"data_out\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_out\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734283341373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "data_out\[7\] " "Node \"data_out\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_out\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734283341373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "data_out\[8\] " "Node \"data_out\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_out\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734283341373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "data_out\[9\] " "Node \"data_out\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_out\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734283341373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "enable " "Node \"enable\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "enable" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734283341373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pwm_0_conduit_end_1_writeresponsevalid_n " "Node \"pwm_0_conduit_end_1_writeresponsevalid_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pwm_0_conduit_end_1_writeresponsevalid_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734283341373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "reset " "Node \"reset\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734283341373 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1734283341373 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1734283341373 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1734283341393 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1734283342566 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1734283343413 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1734283343468 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1734283344716 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1734283344716 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1734283345436 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "26 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "C:/Users/etudiant/Desktop/Mon_SOPC/" { { 1 { 0 "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1734283347435 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1734283347435 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1734283347853 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1734283347853 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1734283347853 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1734283347863 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.51 " "Total time spent on timing analysis during the Fitter is 0.51 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1734283348117 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1734283348153 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1734283348748 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1734283348750 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1734283349478 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1734283350425 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1734283350914 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "5 Cyclone IV E " "5 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL R8 " "Pin clk uses I/O standard 3.3-V LVTTL at R8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "MySOPC/Mon_Sopc.bdf" "" { Schematic "C:/Users/etudiant/Desktop/Mon_SOPC/MySOPC/Mon_Sopc.bdf" { { 288 72 248 304 "clk" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/etudiant/Desktop/Mon_SOPC/" { { 0 { 0 ""} 0 230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734283350934 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Boutons\[0\] 3.3-V LVTTL E16 " "Pin Boutons\[0\] uses I/O standard 3.3-V LVTTL at E16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { Boutons[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Boutons\[0\]" } } } } { "MySOPC/Mon_Sopc.bdf" "" { Schematic "C:/Users/etudiant/Desktop/Mon_SOPC/MySOPC/Mon_Sopc.bdf" { { 248 72 248 264 "Boutons" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/etudiant/Desktop/Mon_SOPC/" { { 0 { 0 ""} 0 219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734283350934 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Boutons\[1\] 3.3-V LVTTL E15 " "Pin Boutons\[1\] uses I/O standard 3.3-V LVTTL at E15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { Boutons[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Boutons\[1\]" } } } } { "MySOPC/Mon_Sopc.bdf" "" { Schematic "C:/Users/etudiant/Desktop/Mon_SOPC/MySOPC/Mon_Sopc.bdf" { { 248 72 248 264 "Boutons" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/etudiant/Desktop/Mon_SOPC/" { { 0 { 0 ""} 0 218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734283350934 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "in_anemo 3.3-V LVTTL T8 " "Pin in_anemo uses I/O standard 3.3-V LVTTL at T8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { in_anemo } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in_anemo" } } } } { "MySOPC/Mon_Sopc.bdf" "" { Schematic "C:/Users/etudiant/Desktop/Mon_SOPC/MySOPC/Mon_Sopc.bdf" { { 168 160 336 184 "in_anemo" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/etudiant/Desktop/Mon_SOPC/" { { 0 { 0 ""} 0 229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734283350934 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data_in 3.3-V LVTTL T15 " "Pin data_in uses I/O standard 3.3-V LVTTL at T15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { data_in } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_in" } } } } { "MySOPC/Mon_Sopc.bdf" "" { Schematic "C:/Users/etudiant/Desktop/Mon_SOPC/MySOPC/Mon_Sopc.bdf" { { 504 168 344 520 "data_in" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/etudiant/Desktop/Mon_SOPC/" { { 0 { 0 ""} 0 231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734283350934 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1734283350934 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/etudiant/Desktop/Mon_SOPC/output_files/MySOPC.fit.smsg " "Generated suppressed messages file C:/Users/etudiant/Desktop/Mon_SOPC/output_files/MySOPC.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1734283351243 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 30 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5290 " "Peak virtual memory: 5290 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734283352743 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 15 18:22:32 2024 " "Processing ended: Sun Dec 15 18:22:32 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734283352743 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734283352743 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734283352743 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1734283352743 ""}
