;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-30
	MOV -27, <-20
	DJN -1, @-20
	CMP 270, 0
	ADD 7, <-1
	SLT 300, 90
	JMP 7, @-1
	SUB 7, <-1
	SUB 12, @60
	SUB 0, 0
	SUB -207, <-120
	CMP 27, -0
	SLT 127, 0
	SPL 107, @-1
	SUB <0, @2
	SLT 127, -200
	SLT 30, 9
	SUB 907, <800
	JMN 500, <-700
	SLT 127, 0
	SLT 127, 0
	JMP 272, #200
	SUB <121, 106
	SUB <121, 106
	SUB @121, <133
	SUB 5, <2
	SUB 5, <2
	SUB 2, @540
	SUB <121, 106
	SUB 2, @540
	SUB 2, @540
	SLT 127, 0
	JMZ <130, 9
	JMZ <130, 9
	CMP 27, -0
	CMP -207, <-120
	ADD 272, 60
	SUB @-127, 100
	SUB @-127, 100
	SPL 0, <402
	SPL 0, <402
	DJN -1, @-20
	CMP -207, <-120
	SUB -12, 0
	SPL 0, <402
	DJN -1, @-20
	SUB @2, @2
	SPL 0, <402
	CMP 300, 90
	ADD 0, -0
