#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000265838ecc60 .scope module, "t_Shift_Register_3_beh" "t_Shift_Register_3_beh" 2 20;
 .timescale 0 0;
v0000026583934410_0 .net "A_par", 2 0, v0000026583902f10_0;  1 drivers
v00000265839344b0_0 .var "CLK", 0 0;
v0000026583934550_0 .var "Clear_b", 0 0;
v00000265839345f0_0 .var "I_par", 2 0;
v0000026583934690_0 .var "LSB_in", 0 0;
v0000026583934730_0 .var "MSB_in", 0 0;
v0000026583982000_0 .var "s0", 0 0;
v0000026583982af0_0 .var "s1", 0 0;
v0000026583982f50_0 .net "state", 1 0, L_00000265839820f0;  1 drivers
L_00000265839820f0 .concat [ 1 1 0 0], v0000026583982000_0, v0000026583982af0_0;
S_00000265838ecdf0 .scope module, "U3R" "Shift_Register_3_beh" 2 29, 2 1 0, S_00000265838ecc60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "A_par";
    .port_info 1 /INPUT 3 "I_par";
    .port_info 2 /INPUT 1 "s1";
    .port_info 3 /INPUT 1 "s0";
    .port_info 4 /INPUT 1 "MSB_in";
    .port_info 5 /INPUT 1 "LSB_in";
    .port_info 6 /INPUT 1 "CLK";
    .port_info 7 /INPUT 1 "Clear_b";
v0000026583902f10_0 .var "A_par", 2 0;
v0000026583902b20_0 .net "CLK", 0 0, v00000265839344b0_0;  1 drivers
v00000265838eb960_0 .net "Clear_b", 0 0, v0000026583934550_0;  1 drivers
v00000265839340f0_0 .net "I_par", 2 0, v00000265839345f0_0;  1 drivers
v0000026583934190_0 .net "LSB_in", 0 0, v0000026583934690_0;  1 drivers
v0000026583934230_0 .net "MSB_in", 0 0, v0000026583934730_0;  1 drivers
v00000265839342d0_0 .net "s0", 0 0, v0000026583982000_0;  1 drivers
v0000026583934370_0 .net "s1", 0 0, v0000026583982af0_0;  1 drivers
E_0000026583924ca0/0 .event negedge, v00000265838eb960_0;
E_0000026583924ca0/1 .event posedge, v0000026583902b20_0;
E_0000026583924ca0 .event/or E_0000026583924ca0/0, E_0000026583924ca0/1;
    .scope S_00000265838ecdf0;
T_0 ;
    %wait E_0000026583924ca0;
    %load/vec4 v00000265838eb960_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000026583902f10_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000026583934370_0;
    %load/vec4 v00000265839342d0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %jmp T_0.6;
T_0.2 ;
    %load/vec4 v0000026583902f10_0;
    %assign/vec4 v0000026583902f10_0, 0;
    %jmp T_0.6;
T_0.3 ;
    %load/vec4 v0000026583934230_0;
    %load/vec4 v0000026583902f10_0;
    %parti/s 2, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000026583902f10_0, 0;
    %jmp T_0.6;
T_0.4 ;
    %load/vec4 v0000026583902f10_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0000026583934190_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000026583902f10_0, 0;
    %jmp T_0.6;
T_0.5 ;
    %load/vec4 v00000265839340f0_0;
    %assign/vec4 v0000026583902f10_0, 0;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000265838ecc60;
T_1 ;
    %vpi_call 2 44 "$dumpfile", "t3.vcd" {0 0 0};
    %vpi_call 2 45 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000265838ecc60 {0 0 0};
    %end;
    .thread T_1;
    .scope S_00000265838ecc60;
T_2 ;
    %delay 100, 0;
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_00000265838ecc60;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026583934550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000265839344b0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026583934550_0, 0, 1;
    %delay 7, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026583934550_0, 0, 1;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 5, 0;
    %load/vec4 v00000265839344b0_0;
    %inv;
    %store/vec4 v00000265839344b0_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %end;
    .thread T_3;
    .scope S_00000265838ecc60;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026583982af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026583982000_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026583934730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026583934690_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000265839345f0_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026583982000_0, 0, 1;
    %delay 30, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026583982af0_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026583982000_0, 0, 1;
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "Universal_Shift_Register_4_beh2222.v";
