

================================================================
== Vitis HLS Report for 'kernel_bicg_Pipeline_L22'
================================================================
* Date:           Fri May  3 13:03:20 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_bicg
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       29|       29|  0.116 us|  0.116 us|   29|   29|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- L2      |       27|       27|         3|          1|          1|    26|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       40|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       45|    -|
|Register             |        -|     -|      533|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      533|       85|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |i_11_fu_385_p2             |         +|   0|  0|  12|           5|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |cmp51_i405_fu_402_p2       |      icmp|   0|  0|  12|           5|           4|
    |icmp_ln3421_fu_379_p2      |      icmp|   0|  0|  12|           5|           4|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  40|          17|          12|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_sig_allocacmp_i                     |   9|          2|    5|         10|
    |i_4_fu_144                             |   9|          2|    5|         10|
    |merlin_gmem_kernel_bicg_512_1_blk_n_R  |   9|          2|    1|          2|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  45|         10|   13|         26|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |cmp51_i405_reg_666                |   1|   0|    1|          0|
    |i_4_fu_144                        |   5|   0|    5|          0|
    |i_reg_656                         |   5|   0|    5|          0|
    |i_reg_656_pp0_iter1_reg           |   5|   0|    5|          0|
    |raw_bits_48_reg_675               |  32|   0|   32|          0|
    |raw_bits_49_reg_680               |  32|   0|   32|          0|
    |raw_bits_50_reg_685               |  32|   0|   32|          0|
    |raw_bits_51_reg_690               |  32|   0|   32|          0|
    |raw_bits_52_reg_695               |  32|   0|   32|          0|
    |raw_bits_53_reg_700               |  32|   0|   32|          0|
    |raw_bits_54_reg_705               |  32|   0|   32|          0|
    |raw_bits_55_reg_710               |  32|   0|   32|          0|
    |raw_bits_56_reg_715               |  32|   0|   32|          0|
    |raw_bits_57_reg_720               |  32|   0|   32|          0|
    |raw_bits_58_reg_725               |  32|   0|   32|          0|
    |raw_bits_59_reg_730               |  32|   0|   32|          0|
    |raw_bits_60_reg_735               |  32|   0|   32|          0|
    |raw_bits_61_reg_740               |  32|   0|   32|          0|
    |raw_bits_62_reg_745               |  32|   0|   32|          0|
    |raw_bits_reg_670                  |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 533|   0|  533|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------------------+-----+-----+------------+-------------------------------+--------------+
|                   RTL Ports                  | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+----------------------------------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                                        |   in|    1|  ap_ctrl_hs|       kernel_bicg_Pipeline_L22|  return value|
|ap_rst                                        |   in|    1|  ap_ctrl_hs|       kernel_bicg_Pipeline_L22|  return value|
|ap_start                                      |   in|    1|  ap_ctrl_hs|       kernel_bicg_Pipeline_L22|  return value|
|ap_done                                       |  out|    1|  ap_ctrl_hs|       kernel_bicg_Pipeline_L22|  return value|
|ap_idle                                       |  out|    1|  ap_ctrl_hs|       kernel_bicg_Pipeline_L22|  return value|
|ap_ready                                      |  out|    1|  ap_ctrl_hs|       kernel_bicg_Pipeline_L22|  return value|
|m_axi_merlin_gmem_kernel_bicg_512_1_AWVALID   |  out|    1|       m_axi|  merlin_gmem_kernel_bicg_512_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_1_AWREADY   |   in|    1|       m_axi|  merlin_gmem_kernel_bicg_512_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_1_AWADDR    |  out|   64|       m_axi|  merlin_gmem_kernel_bicg_512_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_1_AWID      |  out|    1|       m_axi|  merlin_gmem_kernel_bicg_512_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_1_AWLEN     |  out|   32|       m_axi|  merlin_gmem_kernel_bicg_512_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_1_AWSIZE    |  out|    3|       m_axi|  merlin_gmem_kernel_bicg_512_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_1_AWBURST   |  out|    2|       m_axi|  merlin_gmem_kernel_bicg_512_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_1_AWLOCK    |  out|    2|       m_axi|  merlin_gmem_kernel_bicg_512_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_1_AWCACHE   |  out|    4|       m_axi|  merlin_gmem_kernel_bicg_512_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_1_AWPROT    |  out|    3|       m_axi|  merlin_gmem_kernel_bicg_512_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_1_AWQOS     |  out|    4|       m_axi|  merlin_gmem_kernel_bicg_512_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_1_AWREGION  |  out|    4|       m_axi|  merlin_gmem_kernel_bicg_512_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_1_AWUSER    |  out|    1|       m_axi|  merlin_gmem_kernel_bicg_512_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_1_WVALID    |  out|    1|       m_axi|  merlin_gmem_kernel_bicg_512_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_1_WREADY    |   in|    1|       m_axi|  merlin_gmem_kernel_bicg_512_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_1_WDATA     |  out|  512|       m_axi|  merlin_gmem_kernel_bicg_512_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_1_WSTRB     |  out|   64|       m_axi|  merlin_gmem_kernel_bicg_512_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_1_WLAST     |  out|    1|       m_axi|  merlin_gmem_kernel_bicg_512_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_1_WID       |  out|    1|       m_axi|  merlin_gmem_kernel_bicg_512_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_1_WUSER     |  out|    1|       m_axi|  merlin_gmem_kernel_bicg_512_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_1_ARVALID   |  out|    1|       m_axi|  merlin_gmem_kernel_bicg_512_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_1_ARREADY   |   in|    1|       m_axi|  merlin_gmem_kernel_bicg_512_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_1_ARADDR    |  out|   64|       m_axi|  merlin_gmem_kernel_bicg_512_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_1_ARID      |  out|    1|       m_axi|  merlin_gmem_kernel_bicg_512_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_1_ARLEN     |  out|   32|       m_axi|  merlin_gmem_kernel_bicg_512_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_1_ARSIZE    |  out|    3|       m_axi|  merlin_gmem_kernel_bicg_512_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_1_ARBURST   |  out|    2|       m_axi|  merlin_gmem_kernel_bicg_512_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_1_ARLOCK    |  out|    2|       m_axi|  merlin_gmem_kernel_bicg_512_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_1_ARCACHE   |  out|    4|       m_axi|  merlin_gmem_kernel_bicg_512_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_1_ARPROT    |  out|    3|       m_axi|  merlin_gmem_kernel_bicg_512_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_1_ARQOS     |  out|    4|       m_axi|  merlin_gmem_kernel_bicg_512_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_1_ARREGION  |  out|    4|       m_axi|  merlin_gmem_kernel_bicg_512_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_1_ARUSER    |  out|    1|       m_axi|  merlin_gmem_kernel_bicg_512_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_1_RVALID    |   in|    1|       m_axi|  merlin_gmem_kernel_bicg_512_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_1_RREADY    |  out|    1|       m_axi|  merlin_gmem_kernel_bicg_512_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_1_RDATA     |   in|  512|       m_axi|  merlin_gmem_kernel_bicg_512_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_1_RLAST     |   in|    1|       m_axi|  merlin_gmem_kernel_bicg_512_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_1_RID       |   in|    1|       m_axi|  merlin_gmem_kernel_bicg_512_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_1_RFIFONUM  |   in|    9|       m_axi|  merlin_gmem_kernel_bicg_512_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_1_RUSER     |   in|    1|       m_axi|  merlin_gmem_kernel_bicg_512_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_1_RRESP     |   in|    2|       m_axi|  merlin_gmem_kernel_bicg_512_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_1_BVALID    |   in|    1|       m_axi|  merlin_gmem_kernel_bicg_512_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_1_BREADY    |  out|    1|       m_axi|  merlin_gmem_kernel_bicg_512_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_1_BRESP     |   in|    2|       m_axi|  merlin_gmem_kernel_bicg_512_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_1_BID       |   in|    1|       m_axi|  merlin_gmem_kernel_bicg_512_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_1_BUSER     |   in|    1|       m_axi|  merlin_gmem_kernel_bicg_512_1|       pointer|
|sext_ln3421_2                                 |   in|   58|     ap_none|                  sext_ln3421_2|        scalar|
|r_5_0_buf_30_address0                         |  out|    5|   ap_memory|                   r_5_0_buf_30|         array|
|r_5_0_buf_30_ce0                              |  out|    1|   ap_memory|                   r_5_0_buf_30|         array|
|r_5_0_buf_30_we0                              |  out|    1|   ap_memory|                   r_5_0_buf_30|         array|
|r_5_0_buf_30_d0                               |  out|   32|   ap_memory|                   r_5_0_buf_30|         array|
|r_5_0_buf_29_address0                         |  out|    5|   ap_memory|                   r_5_0_buf_29|         array|
|r_5_0_buf_29_ce0                              |  out|    1|   ap_memory|                   r_5_0_buf_29|         array|
|r_5_0_buf_29_we0                              |  out|    1|   ap_memory|                   r_5_0_buf_29|         array|
|r_5_0_buf_29_d0                               |  out|   32|   ap_memory|                   r_5_0_buf_29|         array|
|r_5_0_buf_28_address0                         |  out|    5|   ap_memory|                   r_5_0_buf_28|         array|
|r_5_0_buf_28_ce0                              |  out|    1|   ap_memory|                   r_5_0_buf_28|         array|
|r_5_0_buf_28_we0                              |  out|    1|   ap_memory|                   r_5_0_buf_28|         array|
|r_5_0_buf_28_d0                               |  out|   32|   ap_memory|                   r_5_0_buf_28|         array|
|r_5_0_buf_27_address0                         |  out|    5|   ap_memory|                   r_5_0_buf_27|         array|
|r_5_0_buf_27_ce0                              |  out|    1|   ap_memory|                   r_5_0_buf_27|         array|
|r_5_0_buf_27_we0                              |  out|    1|   ap_memory|                   r_5_0_buf_27|         array|
|r_5_0_buf_27_d0                               |  out|   32|   ap_memory|                   r_5_0_buf_27|         array|
|r_5_0_buf_26_address0                         |  out|    5|   ap_memory|                   r_5_0_buf_26|         array|
|r_5_0_buf_26_ce0                              |  out|    1|   ap_memory|                   r_5_0_buf_26|         array|
|r_5_0_buf_26_we0                              |  out|    1|   ap_memory|                   r_5_0_buf_26|         array|
|r_5_0_buf_26_d0                               |  out|   32|   ap_memory|                   r_5_0_buf_26|         array|
|r_5_0_buf_25_address0                         |  out|    5|   ap_memory|                   r_5_0_buf_25|         array|
|r_5_0_buf_25_ce0                              |  out|    1|   ap_memory|                   r_5_0_buf_25|         array|
|r_5_0_buf_25_we0                              |  out|    1|   ap_memory|                   r_5_0_buf_25|         array|
|r_5_0_buf_25_d0                               |  out|   32|   ap_memory|                   r_5_0_buf_25|         array|
|r_5_0_buf_24_address0                         |  out|    5|   ap_memory|                   r_5_0_buf_24|         array|
|r_5_0_buf_24_ce0                              |  out|    1|   ap_memory|                   r_5_0_buf_24|         array|
|r_5_0_buf_24_we0                              |  out|    1|   ap_memory|                   r_5_0_buf_24|         array|
|r_5_0_buf_24_d0                               |  out|   32|   ap_memory|                   r_5_0_buf_24|         array|
|r_5_0_buf_23_address0                         |  out|    5|   ap_memory|                   r_5_0_buf_23|         array|
|r_5_0_buf_23_ce0                              |  out|    1|   ap_memory|                   r_5_0_buf_23|         array|
|r_5_0_buf_23_we0                              |  out|    1|   ap_memory|                   r_5_0_buf_23|         array|
|r_5_0_buf_23_d0                               |  out|   32|   ap_memory|                   r_5_0_buf_23|         array|
|r_5_0_buf_22_address0                         |  out|    5|   ap_memory|                   r_5_0_buf_22|         array|
|r_5_0_buf_22_ce0                              |  out|    1|   ap_memory|                   r_5_0_buf_22|         array|
|r_5_0_buf_22_we0                              |  out|    1|   ap_memory|                   r_5_0_buf_22|         array|
|r_5_0_buf_22_d0                               |  out|   32|   ap_memory|                   r_5_0_buf_22|         array|
|r_5_0_buf_21_address0                         |  out|    5|   ap_memory|                   r_5_0_buf_21|         array|
|r_5_0_buf_21_ce0                              |  out|    1|   ap_memory|                   r_5_0_buf_21|         array|
|r_5_0_buf_21_we0                              |  out|    1|   ap_memory|                   r_5_0_buf_21|         array|
|r_5_0_buf_21_d0                               |  out|   32|   ap_memory|                   r_5_0_buf_21|         array|
|r_5_0_buf_20_address0                         |  out|    5|   ap_memory|                   r_5_0_buf_20|         array|
|r_5_0_buf_20_ce0                              |  out|    1|   ap_memory|                   r_5_0_buf_20|         array|
|r_5_0_buf_20_we0                              |  out|    1|   ap_memory|                   r_5_0_buf_20|         array|
|r_5_0_buf_20_d0                               |  out|   32|   ap_memory|                   r_5_0_buf_20|         array|
|r_5_0_buf_19_address0                         |  out|    5|   ap_memory|                   r_5_0_buf_19|         array|
|r_5_0_buf_19_ce0                              |  out|    1|   ap_memory|                   r_5_0_buf_19|         array|
|r_5_0_buf_19_we0                              |  out|    1|   ap_memory|                   r_5_0_buf_19|         array|
|r_5_0_buf_19_d0                               |  out|   32|   ap_memory|                   r_5_0_buf_19|         array|
|r_5_0_buf_18_address0                         |  out|    5|   ap_memory|                   r_5_0_buf_18|         array|
|r_5_0_buf_18_ce0                              |  out|    1|   ap_memory|                   r_5_0_buf_18|         array|
|r_5_0_buf_18_we0                              |  out|    1|   ap_memory|                   r_5_0_buf_18|         array|
|r_5_0_buf_18_d0                               |  out|   32|   ap_memory|                   r_5_0_buf_18|         array|
|r_5_0_buf_17_address0                         |  out|    5|   ap_memory|                   r_5_0_buf_17|         array|
|r_5_0_buf_17_ce0                              |  out|    1|   ap_memory|                   r_5_0_buf_17|         array|
|r_5_0_buf_17_we0                              |  out|    1|   ap_memory|                   r_5_0_buf_17|         array|
|r_5_0_buf_17_d0                               |  out|   32|   ap_memory|                   r_5_0_buf_17|         array|
|r_5_0_buf_16_address0                         |  out|    5|   ap_memory|                   r_5_0_buf_16|         array|
|r_5_0_buf_16_ce0                              |  out|    1|   ap_memory|                   r_5_0_buf_16|         array|
|r_5_0_buf_16_we0                              |  out|    1|   ap_memory|                   r_5_0_buf_16|         array|
|r_5_0_buf_16_d0                               |  out|   32|   ap_memory|                   r_5_0_buf_16|         array|
|r_5_0_buf_address0                            |  out|    5|   ap_memory|                      r_5_0_buf|         array|
|r_5_0_buf_ce0                                 |  out|    1|   ap_memory|                      r_5_0_buf|         array|
|r_5_0_buf_we0                                 |  out|    1|   ap_memory|                      r_5_0_buf|         array|
|r_5_0_buf_d0                                  |  out|   32|   ap_memory|                      r_5_0_buf|         array|
+----------------------------------------------+-----+-----+------------+-------------------------------+--------------+

