{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1681844361128 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681844361128 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 18 20:59:20 2023 " "Processing started: Tue Apr 18 20:59:20 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681844361128 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1681844361128 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off synthi_top -c synthi_top --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off synthi_top -c synthi_top --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1681844361128 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1681844361452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doria/onedrive/dokumente/github/synthi_t1_3/synthi_t1/synthi_project/source/dds/tone_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/doria/onedrive/dokumente/github/synthi_t1_3/synthi_t1/synthi_project/source/dds/tone_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tone_generator-str " "Found design unit 1: tone_generator-str" {  } { { "../source/dds/tone_generator.vhd" "" { Text "C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1_3/Synthi_T1/synthi_project/source/dds/tone_generator.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681844367514 ""} { "Info" "ISGN_ENTITY_NAME" "1 tone_generator " "Found entity 1: tone_generator" {  } { { "../source/dds/tone_generator.vhd" "" { Text "C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1_3/Synthi_T1/synthi_project/source/dds/tone_generator.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681844367514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1681844367514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doria/onedrive/dokumente/github/synthi_t1_3/synthi_t1/synthi_project/source/dds/tone_gen_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/doria/onedrive/dokumente/github/synthi_t1_3/synthi_t1/synthi_project/source/dds/tone_gen_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tone_gen_pkg " "Found design unit 1: tone_gen_pkg" {  } { { "../source/dds/tone_gen_pkg.vhd" "" { Text "C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1_3/Synthi_T1/synthi_project/source/dds/tone_gen_pkg.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681844367517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1681844367517 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"lut_addr\";  expecting \"begin\", or a declaration statement dds.vhd(69) " "VHDL syntax error at dds.vhd(69) near text \"lut_addr\";  expecting \"begin\", or a declaration statement" {  } { { "../source/dds/dds.vhd" "" { Text "C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1_3/Synthi_T1/synthi_project/source/dds/dds.vhd" 69 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1681844367520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doria/onedrive/dokumente/github/synthi_t1_3/synthi_t1/synthi_project/source/dds/dds.vhd 0 0 " "Found 0 design units, including 0 entities, in source file /users/doria/onedrive/dokumente/github/synthi_t1_3/synthi_t1/synthi_project/source/dds/dds.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1681844367520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doria/onedrive/dokumente/github/synthi_t1_3/synthi_t1/synthi_project/source/i2s/uni_shiftreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/doria/onedrive/dokumente/github/synthi_t1_3/synthi_t1/synthi_project/source/i2s/uni_shiftreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uni_shiftreg-str " "Found design unit 1: uni_shiftreg-str" {  } { { "../source/i2s/uni_shiftreg.vhd" "" { Text "C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1_3/Synthi_T1/synthi_project/source/i2s/uni_shiftreg.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681844367522 ""} { "Info" "ISGN_ENTITY_NAME" "1 uni_shiftreg " "Found entity 1: uni_shiftreg" {  } { { "../source/i2s/uni_shiftreg.vhd" "" { Text "C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1_3/Synthi_T1/synthi_project/source/i2s/uni_shiftreg.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681844367522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1681844367522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doria/onedrive/dokumente/github/synthi_t1_3/synthi_t1/synthi_project/source/i2s/path_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/doria/onedrive/dokumente/github/synthi_t1_3/synthi_t1/synthi_project/source/i2s/path_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 path_ctrl-str " "Found design unit 1: path_ctrl-str" {  } { { "../source/i2s/path_ctrl.vhd" "" { Text "C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1_3/Synthi_T1/synthi_project/source/i2s/path_ctrl.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681844367523 ""} { "Info" "ISGN_ENTITY_NAME" "1 path_ctrl " "Found entity 1: path_ctrl" {  } { { "../source/i2s/path_ctrl.vhd" "" { Text "C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1_3/Synthi_T1/synthi_project/source/i2s/path_ctrl.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681844367523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1681844367523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doria/onedrive/dokumente/github/synthi_t1_3/synthi_t1/synthi_project/source/i2s/mux_2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/doria/onedrive/dokumente/github/synthi_t1_3/synthi_t1/synthi_project/source/i2s/mux_2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2_1-str " "Found design unit 1: mux_2_1-str" {  } { { "../source/i2s/mux_2_1.vhd" "" { Text "C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1_3/Synthi_T1/synthi_project/source/i2s/mux_2_1.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681844367525 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2_1 " "Found entity 1: mux_2_1" {  } { { "../source/i2s/mux_2_1.vhd" "" { Text "C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1_3/Synthi_T1/synthi_project/source/i2s/mux_2_1.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681844367525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1681844367525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doria/onedrive/dokumente/github/synthi_t1_3/synthi_t1/synthi_project/source/i2s/i2s_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/doria/onedrive/dokumente/github/synthi_t1_3/synthi_t1/synthi_project/source/i2s/i2s_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2s_master-str " "Found design unit 1: i2s_master-str" {  } { { "../source/i2s/i2s_master.vhd" "" { Text "C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1_3/Synthi_T1/synthi_project/source/i2s/i2s_master.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681844367527 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2s_master " "Found entity 1: i2s_master" {  } { { "../source/i2s/i2s_master.vhd" "" { Text "C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1_3/Synthi_T1/synthi_project/source/i2s/i2s_master.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681844367527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1681844367527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doria/onedrive/dokumente/github/synthi_t1_3/synthi_t1/synthi_project/source/i2s/i2s_frame_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/doria/onedrive/dokumente/github/synthi_t1_3/synthi_t1/synthi_project/source/i2s/i2s_frame_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2s_frame_generator-str " "Found design unit 1: i2s_frame_generator-str" {  } { { "../source/i2s/i2s_frame_generator.vhd" "" { Text "C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1_3/Synthi_T1/synthi_project/source/i2s/i2s_frame_generator.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681844367528 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2s_frame_generator " "Found entity 1: i2s_frame_generator" {  } { { "../source/i2s/i2s_frame_generator.vhd" "" { Text "C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1_3/Synthi_T1/synthi_project/source/i2s/i2s_frame_generator.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681844367528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1681844367528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doria/onedrive/dokumente/github/synthi_t1_3/synthi_t1/synthi_project/source/reg_table_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/doria/onedrive/dokumente/github/synthi_t1_3/synthi_t1/synthi_project/source/reg_table_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_table_pkg " "Found design unit 1: reg_table_pkg" {  } { { "../source/reg_table_pkg.vhd" "" { Text "C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1_3/Synthi_T1/synthi_project/source/reg_table_pkg.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681844367530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1681844367530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doria/onedrive/dokumente/github/synthi_t1_3/synthi_t1/synthi_project/source/i2c_slave_bfm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/doria/onedrive/dokumente/github/synthi_t1_3/synthi_t1/synthi_project/source/i2c_slave_bfm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_slave_bfm-bfm " "Found design unit 1: i2c_slave_bfm-bfm" {  } { { "../source/i2c_slave_bfm.vhd" "" { Text "C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1_3/Synthi_T1/synthi_project/source/i2c_slave_bfm.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681844367532 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_slave_bfm " "Found entity 1: i2c_slave_bfm" {  } { { "../source/i2c_slave_bfm.vhd" "" { Text "C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1_3/Synthi_T1/synthi_project/source/i2c_slave_bfm.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681844367532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1681844367532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doria/onedrive/dokumente/github/synthi_t1_3/synthi_t1/synthi_project/source/codec_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/doria/onedrive/dokumente/github/synthi_t1_3/synthi_t1/synthi_project/source/codec_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 codec_controller-rtl " "Found design unit 1: codec_controller-rtl" {  } { { "../source/codec_controller.vhd" "" { Text "C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1_3/Synthi_T1/synthi_project/source/codec_controller.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681844367533 ""} { "Info" "ISGN_ENTITY_NAME" "1 codec_controller " "Found entity 1: codec_controller" {  } { { "../source/codec_controller.vhd" "" { Text "C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1_3/Synthi_T1/synthi_project/source/codec_controller.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681844367533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1681844367533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doria/onedrive/dokumente/github/synthi_t1_3/synthi_t1/synthi_project/source/i2c_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/doria/onedrive/dokumente/github/synthi_t1_3/synthi_t1/synthi_project/source/i2c_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master-rtl " "Found design unit 1: i2c_master-rtl" {  } { { "../source/i2c_master.vhd" "" { Text "C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1_3/Synthi_T1/synthi_project/source/i2c_master.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681844367535 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "../source/i2c_master.vhd" "" { Text "C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1_3/Synthi_T1/synthi_project/source/i2c_master.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681844367535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1681844367535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doria/onedrive/dokumente/github/synthi_t1_3/synthi_t1/synthi_project/source/modulo_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/doria/onedrive/dokumente/github/synthi_t1_3/synthi_t1/synthi_project/source/modulo_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 modulo_divider-rtl " "Found design unit 1: modulo_divider-rtl" {  } { { "../source/modulo_divider.vhd" "" { Text "C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1_3/Synthi_T1/synthi_project/source/modulo_divider.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681844367537 ""} { "Info" "ISGN_ENTITY_NAME" "1 modulo_divider " "Found entity 1: modulo_divider" {  } { { "../source/modulo_divider.vhd" "" { Text "C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1_3/Synthi_T1/synthi_project/source/modulo_divider.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681844367537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1681844367537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doria/onedrive/dokumente/github/synthi_t1_3/synthi_t1/synthi_project/source/clock_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/doria/onedrive/dokumente/github/synthi_t1_3/synthi_t1/synthi_project/source/clock_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_sync-rtl " "Found design unit 1: clock_sync-rtl" {  } { { "../source/clock_sync.vhd" "" { Text "C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1_3/Synthi_T1/synthi_project/source/clock_sync.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681844367538 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_sync " "Found entity 1: clock_sync" {  } { { "../source/clock_sync.vhd" "" { Text "C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1_3/Synthi_T1/synthi_project/source/clock_sync.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681844367538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1681844367538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doria/onedrive/dokumente/github/synthi_t1_3/synthi_t1/synthi_project/source/infrastructure.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/doria/onedrive/dokumente/github/synthi_t1_3/synthi_t1/synthi_project/source/infrastructure.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 infrastructure-str " "Found design unit 1: infrastructure-str" {  } { { "../source/infrastructure.vhd" "" { Text "C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1_3/Synthi_T1/synthi_project/source/infrastructure.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681844367540 ""} { "Info" "ISGN_ENTITY_NAME" "1 infrastructure " "Found entity 1: infrastructure" {  } { { "../source/infrastructure.vhd" "" { Text "C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1_3/Synthi_T1/synthi_project/source/infrastructure.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681844367540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1681844367540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doria/onedrive/dokumente/github/synthi_t1_3/synthi_t1/synthi_project/source/flanken_detekt_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/doria/onedrive/dokumente/github/synthi_t1_3/synthi_t1/synthi_project/source/flanken_detekt_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flanken_detekt_vhdl-rtl " "Found design unit 1: flanken_detekt_vhdl-rtl" {  } { { "../source/flanken_detekt_vhdl.vhd" "" { Text "C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1_3/Synthi_T1/synthi_project/source/flanken_detekt_vhdl.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681844367541 ""} { "Info" "ISGN_ENTITY_NAME" "1 flanken_detekt_vhdl " "Found entity 1: flanken_detekt_vhdl" {  } { { "../source/flanken_detekt_vhdl.vhd" "" { Text "C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1_3/Synthi_T1/synthi_project/source/flanken_detekt_vhdl.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681844367541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1681844367541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doria/onedrive/dokumente/github/synthi_t1_3/synthi_t1/synthi_project/source/baud_tick.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/doria/onedrive/dokumente/github/synthi_t1_3/synthi_t1/synthi_project/source/baud_tick.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 baud_tick-rtl " "Found design unit 1: baud_tick-rtl" {  } { { "../source/baud_tick.vhd" "" { Text "C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1_3/Synthi_T1/synthi_project/source/baud_tick.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681844367543 ""} { "Info" "ISGN_ENTITY_NAME" "1 baud_tick " "Found entity 1: baud_tick" {  } { { "../source/baud_tick.vhd" "" { Text "C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1_3/Synthi_T1/synthi_project/source/baud_tick.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681844367543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1681844367543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doria/onedrive/dokumente/github/synthi_t1_3/synthi_t1/synthi_project/source/vhdl_hex2sevseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/doria/onedrive/dokumente/github/synthi_t1_3/synthi_t1/synthi_project/source/vhdl_hex2sevseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vhdl_hex2sevseg-comb " "Found design unit 1: vhdl_hex2sevseg-comb" {  } { { "../source/vhdl_hex2sevseg.vhd" "" { Text "C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1_3/Synthi_T1/synthi_project/source/vhdl_hex2sevseg.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681844367545 ""} { "Info" "ISGN_ENTITY_NAME" "1 vhdl_hex2sevseg " "Found entity 1: vhdl_hex2sevseg" {  } { { "../source/vhdl_hex2sevseg.vhd" "" { Text "C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1_3/Synthi_T1/synthi_project/source/vhdl_hex2sevseg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681844367545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1681844367545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doria/onedrive/dokumente/github/synthi_t1_3/synthi_t1/synthi_project/source/uart_controller_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/doria/onedrive/dokumente/github/synthi_t1_3/synthi_t1/synthi_project/source/uart_controller_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_controller_fsm-rtl " "Found design unit 1: uart_controller_fsm-rtl" {  } { { "../source/uart_controller_fsm.vhd" "" { Text "C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1_3/Synthi_T1/synthi_project/source/uart_controller_fsm.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681844367546 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_controller_fsm " "Found entity 1: uart_controller_fsm" {  } { { "../source/uart_controller_fsm.vhd" "" { Text "C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1_3/Synthi_T1/synthi_project/source/uart_controller_fsm.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681844367546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1681844367546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doria/onedrive/dokumente/github/synthi_t1_3/synthi_t1/synthi_project/source/signal_checker.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/doria/onedrive/dokumente/github/synthi_t1_3/synthi_t1/synthi_project/source/signal_checker.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signal_checker-rtl " "Found design unit 1: signal_checker-rtl" {  } { { "../source/signal_checker.vhd" "" { Text "C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1_3/Synthi_T1/synthi_project/source/signal_checker.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681844367548 ""} { "Info" "ISGN_ENTITY_NAME" "1 signal_checker " "Found entity 1: signal_checker" {  } { { "../source/signal_checker.vhd" "" { Text "C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1_3/Synthi_T1/synthi_project/source/signal_checker.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681844367548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1681844367548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doria/onedrive/dokumente/github/synthi_t1_3/synthi_t1/synthi_project/source/shiftreg_uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/doria/onedrive/dokumente/github/synthi_t1_3/synthi_t1/synthi_project/source/shiftreg_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftreg_uart-rtl " "Found design unit 1: shiftreg_uart-rtl" {  } { { "../source/shiftreg_uart.vhd" "" { Text "C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1_3/Synthi_T1/synthi_project/source/shiftreg_uart.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681844367549 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftreg_uart " "Found entity 1: shiftreg_uart" {  } { { "../source/shiftreg_uart.vhd" "" { Text "C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1_3/Synthi_T1/synthi_project/source/shiftreg_uart.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681844367549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1681844367549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doria/onedrive/dokumente/github/synthi_t1_3/synthi_t1/synthi_project/source/output_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/doria/onedrive/dokumente/github/synthi_t1_3/synthi_t1/synthi_project/source/output_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 output_register-rtl " "Found design unit 1: output_register-rtl" {  } { { "../source/output_register.vhd" "" { Text "C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1_3/Synthi_T1/synthi_project/source/output_register.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681844367551 ""} { "Info" "ISGN_ENTITY_NAME" "1 output_register " "Found entity 1: output_register" {  } { { "../source/output_register.vhd" "" { Text "C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1_3/Synthi_T1/synthi_project/source/output_register.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681844367551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1681844367551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doria/onedrive/dokumente/github/synthi_t1_3/synthi_t1/synthi_project/source/bit_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/doria/onedrive/dokumente/github/synthi_t1_3/synthi_t1/synthi_project/source/bit_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit_counter-rtl " "Found design unit 1: bit_counter-rtl" {  } { { "../source/bit_counter.vhd" "" { Text "C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1_3/Synthi_T1/synthi_project/source/bit_counter.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681844367552 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit_counter " "Found entity 1: bit_counter" {  } { { "../source/bit_counter.vhd" "" { Text "C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1_3/Synthi_T1/synthi_project/source/bit_counter.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681844367552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1681844367552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doria/onedrive/dokumente/github/synthi_t1_3/synthi_t1/synthi_project/source/uart_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/doria/onedrive/dokumente/github/synthi_t1_3/synthi_t1/synthi_project/source/uart_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_top-bdf_type " "Found design unit 1: uart_top-bdf_type" {  } { { "../source/uart_top.vhd" "" { Text "C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1_3/Synthi_T1/synthi_project/source/uart_top.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681844367554 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_top " "Found entity 1: uart_top" {  } { { "../source/uart_top.vhd" "" { Text "C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1_3/Synthi_T1/synthi_project/source/uart_top.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681844367554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1681844367554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doria/onedrive/dokumente/github/synthi_t1_3/synthi_t1/synthi_project/source/synthi_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/doria/onedrive/dokumente/github/synthi_t1_3/synthi_t1/synthi_project/source/synthi_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synthi_top-struct " "Found design unit 1: synthi_top-struct" {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1_3/Synthi_T1/synthi_project/source/synthi_top.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681844367556 ""} { "Info" "ISGN_ENTITY_NAME" "1 synthi_top " "Found entity 1: synthi_top" {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1_3/Synthi_T1/synthi_project/source/synthi_top.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681844367556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1681844367556 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 1  0 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4796 " "Peak virtual memory: 4796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681844367630 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 18 20:59:27 2023 " "Processing ended: Tue Apr 18 20:59:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681844367630 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681844367630 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681844367630 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1681844367630 ""}
