// Seed: 4192225263
module module_0 (
    input supply0 id_0,
    output supply1 id_1,
    input tri1 id_2,
    input tri0 id_3,
    input tri0 id_4,
    input supply0 id_5,
    output tri id_6,
    input supply0 id_7,
    output wor id_8,
    output wire id_9,
    input tri0 id_10
    , id_14,
    output tri1 id_11,
    output supply1 id_12
);
  wire ["" : 1] id_15;
endmodule
module module_1 (
    input tri id_0,
    output uwire id_1,
    input uwire id_2,
    input tri id_3
    , id_26,
    input tri0 id_4,
    output tri1 id_5,
    input tri0 id_6,
    output tri0 id_7,
    input wire id_8,
    output supply1 id_9,
    input supply1 id_10,
    input supply0 id_11,
    output supply0 id_12,
    input wor id_13,
    input wire id_14,
    input supply1 id_15,
    input wor id_16,
    input tri0 id_17,
    input supply1 id_18,
    input supply0 id_19,
    output supply1 id_20,
    output tri0 id_21,
    input wire id_22,
    output wire id_23,
    input wor id_24
);
  module_0 modCall_1 (
      id_2,
      id_1,
      id_4,
      id_16,
      id_8,
      id_18,
      id_20,
      id_8,
      id_23,
      id_21,
      id_18,
      id_5,
      id_21
  );
  assign modCall_1.id_2 = 0;
endmodule
