==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2017.4
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-10] Analyzing design file 'iiccomm3.cpp' ...
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ...
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:16 ; elapsed = 00:00:27 . Memory (MB): peak = 359.938 ; gain = 13.379 ; free physical = 127976 ; free virtual = 505774
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:18 ; elapsed = 00:00:29 . Memory (MB): peak = 359.938 ; gain = 13.379 ; free physical = 128055 ; free virtual = 505852
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:19 ; elapsed = 00:00:30 . Memory (MB): peak = 360.141 ; gain = 13.582 ; free physical = 128162 ; free virtual = 505960
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:19 ; elapsed = 00:00:30 . Memory (MB): peak = 360.141 ; gain = 13.582 ; free physical = 128158 ; free virtual = 505956
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:20 ; elapsed = 00:00:31 . Memory (MB): peak = 488.145 ; gain = 141.586 ; free physical = 128101 ; free virtual = 505899
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:21 ; elapsed = 00:00:32 . Memory (MB): peak = 488.145 ; gain = 141.586 ; free physical = 128051 ; free virtual = 505849
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'iiccomm3' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'iiccomm3'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 31.75 seconds; current allocated memory: 77.112 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 77.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'iiccomm3'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'iiccomm3/iic' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iiccomm3/outValue1' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iiccomm3/outValue2' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iiccomm3/outValue3' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iiccomm3/outValue4' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iiccomm3/outValue5' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iiccomm3/outValue6' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iiccomm3/outValue7' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iiccomm3/outValue8' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iiccomm3/outValue9' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iiccomm3/outValue10' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iiccomm3/outValue11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'iiccomm3' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Bundling port 'outValue1', 'outValue2', 'outValue3', 'outValue4', 'outValue5', 'outValue6', 'outValue7', 'outValue8', 'outValue9' and 'outValue10' to AXI-Lite port OUTPUTS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'iiccomm3'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 78.534 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:21 ; elapsed = 00:00:33 . Memory (MB): peak = 488.145 ; gain = 141.586 ; free physical = 128042 ; free virtual = 505839
INFO: [SYSC 207-301] Generating SystemC RTL for iiccomm3.
INFO: [VHDL 208-304] Generating VHDL RTL for iiccomm3.
INFO: [VLOG 209-307] Generating Verilog RTL for iiccomm3.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-112] Total elapsed time: 63.62 seconds; peak allocated memory: 78.534 MB.
