library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity g10_7_segment_decoder is

port( code            : in std_logic_vector(3 downto 0);
		RippleBlank_In  : in std_logic;
		RippleBlank_Out : out std_logic;
		segments        : out std_logic_vector(6 downto 0));
end g10_7_segment_decoder;

architecture behaviour of g10_7_segment_decoder is

	signal RippleBlankAndCode : std_logic_vector(4 downto 0);
	
	RippleBlankAndCode <= RippleBlank_In & code;
	
	with RippleBlankAndCode select
		segments <= 
			"1000000" when "0000",
			"1111001" when "0001",
			"0100100" when "0010",
			"0110000" when "0011",
			"0011001" when "0100",
			"0010010" when "0101",
			"0000010" when "0110",
			"1111000" when "0111",
			"0000000" when "1000",
			"0011000" when "1001",
			"0000011" when "1010",
			"1001100" when "1011",
			"1001000" when "1100",
			"1110001" when "1101",
			"1000001" when "1110"'
			"1000110" when "1111",
			"0111111" when others;

end behaviour;