
RoboticArmControlSystem.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d5dc  08000198  08000198  00010198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000440  0800d778  0800d778  0001d778  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800dbb8  0800dbb8  000202ec  2**0
                  CONTENTS
  4 .ARM          00000008  0800dbb8  0800dbb8  0001dbb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800dbc0  0800dbc0  000202ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800dbc0  0800dbc0  0001dbc0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800dbc4  0800dbc4  0001dbc4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002ec  20000000  0800dbc8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000c58  200002ec  0800deb4  000202ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000f44  0800deb4  00020f44  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000202ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   000152f1  00000000  00000000  0002031c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000024fe  00000000  00000000  0003560d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001198  00000000  00000000  00037b10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000010e8  00000000  00000000  00038ca8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017ea1  00000000  00000000  00039d90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000149e7  00000000  00000000  00051c31  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009d3ac  00000000  00000000  00066618  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001039c4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005364  00000000  00000000  00103a14  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	200002ec 	.word	0x200002ec
 80001b4:	00000000 	.word	0x00000000
 80001b8:	0800d75c 	.word	0x0800d75c

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	200002f0 	.word	0x200002f0
 80001d4:	0800d75c 	.word	0x0800d75c

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	3c01      	subs	r4, #1
 8000314:	bf28      	it	cs
 8000316:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800031a:	d2e9      	bcs.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__gedf2>:
 8000974:	f04f 3cff 	mov.w	ip, #4294967295
 8000978:	e006      	b.n	8000988 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__ledf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	e002      	b.n	8000988 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__cmpdf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	f84d cd04 	str.w	ip, [sp, #-4]!
 800098c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000994:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800099e:	d01b      	beq.n	80009d8 <__cmpdf2+0x54>
 80009a0:	b001      	add	sp, #4
 80009a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009a6:	bf0c      	ite	eq
 80009a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ac:	ea91 0f03 	teqne	r1, r3
 80009b0:	bf02      	ittt	eq
 80009b2:	ea90 0f02 	teqeq	r0, r2
 80009b6:	2000      	moveq	r0, #0
 80009b8:	4770      	bxeq	lr
 80009ba:	f110 0f00 	cmn.w	r0, #0
 80009be:	ea91 0f03 	teq	r1, r3
 80009c2:	bf58      	it	pl
 80009c4:	4299      	cmppl	r1, r3
 80009c6:	bf08      	it	eq
 80009c8:	4290      	cmpeq	r0, r2
 80009ca:	bf2c      	ite	cs
 80009cc:	17d8      	asrcs	r0, r3, #31
 80009ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009d2:	f040 0001 	orr.w	r0, r0, #1
 80009d6:	4770      	bx	lr
 80009d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d102      	bne.n	80009e8 <__cmpdf2+0x64>
 80009e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009e6:	d107      	bne.n	80009f8 <__cmpdf2+0x74>
 80009e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d1d6      	bne.n	80009a0 <__cmpdf2+0x1c>
 80009f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009f6:	d0d3      	beq.n	80009a0 <__cmpdf2+0x1c>
 80009f8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdrcmple>:
 8000a00:	4684      	mov	ip, r0
 8000a02:	4610      	mov	r0, r2
 8000a04:	4662      	mov	r2, ip
 8000a06:	468c      	mov	ip, r1
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4663      	mov	r3, ip
 8000a0c:	e000      	b.n	8000a10 <__aeabi_cdcmpeq>
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdcmpeq>:
 8000a10:	b501      	push	{r0, lr}
 8000a12:	f7ff ffb7 	bl	8000984 <__cmpdf2>
 8000a16:	2800      	cmp	r0, #0
 8000a18:	bf48      	it	mi
 8000a1a:	f110 0f00 	cmnmi.w	r0, #0
 8000a1e:	bd01      	pop	{r0, pc}

08000a20 <__aeabi_dcmpeq>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff fff4 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a28:	bf0c      	ite	eq
 8000a2a:	2001      	moveq	r0, #1
 8000a2c:	2000      	movne	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_dcmplt>:
 8000a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a38:	f7ff ffea 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a3c:	bf34      	ite	cc
 8000a3e:	2001      	movcc	r0, #1
 8000a40:	2000      	movcs	r0, #0
 8000a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a46:	bf00      	nop

08000a48 <__aeabi_dcmple>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff ffe0 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a50:	bf94      	ite	ls
 8000a52:	2001      	movls	r0, #1
 8000a54:	2000      	movhi	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmpge>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffce 	bl	8000a00 <__aeabi_cdrcmple>
 8000a64:	bf94      	ite	ls
 8000a66:	2001      	movls	r0, #1
 8000a68:	2000      	movhi	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmpgt>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffc4 	bl	8000a00 <__aeabi_cdrcmple>
 8000a78:	bf34      	ite	cc
 8000a7a:	2001      	movcc	r0, #1
 8000a7c:	2000      	movcs	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmpun>:
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x10>
 8000a8e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a92:	d10a      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000a94:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	d102      	bne.n	8000aa4 <__aeabi_dcmpun+0x20>
 8000a9e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aa2:	d102      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	f04f 0001 	mov.w	r0, #1
 8000aae:	4770      	bx	lr

08000ab0 <__aeabi_d2iz>:
 8000ab0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ab4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ab8:	d215      	bcs.n	8000ae6 <__aeabi_d2iz+0x36>
 8000aba:	d511      	bpl.n	8000ae0 <__aeabi_d2iz+0x30>
 8000abc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ac0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ac4:	d912      	bls.n	8000aec <__aeabi_d2iz+0x3c>
 8000ac6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aca:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ace:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ad2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ad6:	fa23 f002 	lsr.w	r0, r3, r2
 8000ada:	bf18      	it	ne
 8000adc:	4240      	negne	r0, r0
 8000ade:	4770      	bx	lr
 8000ae0:	f04f 0000 	mov.w	r0, #0
 8000ae4:	4770      	bx	lr
 8000ae6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aea:	d105      	bne.n	8000af8 <__aeabi_d2iz+0x48>
 8000aec:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000af0:	bf08      	it	eq
 8000af2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000af6:	4770      	bx	lr
 8000af8:	f04f 0000 	mov.w	r0, #0
 8000afc:	4770      	bx	lr
 8000afe:	bf00      	nop

08000b00 <__aeabi_d2f>:
 8000b00:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b04:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b08:	bf24      	itt	cs
 8000b0a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b0e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b12:	d90d      	bls.n	8000b30 <__aeabi_d2f+0x30>
 8000b14:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b18:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b1c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b20:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b24:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b28:	bf08      	it	eq
 8000b2a:	f020 0001 	biceq.w	r0, r0, #1
 8000b2e:	4770      	bx	lr
 8000b30:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b34:	d121      	bne.n	8000b7a <__aeabi_d2f+0x7a>
 8000b36:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b3a:	bfbc      	itt	lt
 8000b3c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b40:	4770      	bxlt	lr
 8000b42:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b46:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b4a:	f1c2 0218 	rsb	r2, r2, #24
 8000b4e:	f1c2 0c20 	rsb	ip, r2, #32
 8000b52:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b56:	fa20 f002 	lsr.w	r0, r0, r2
 8000b5a:	bf18      	it	ne
 8000b5c:	f040 0001 	orrne.w	r0, r0, #1
 8000b60:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b64:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b68:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b6c:	ea40 000c 	orr.w	r0, r0, ip
 8000b70:	fa23 f302 	lsr.w	r3, r3, r2
 8000b74:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b78:	e7cc      	b.n	8000b14 <__aeabi_d2f+0x14>
 8000b7a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b7e:	d107      	bne.n	8000b90 <__aeabi_d2f+0x90>
 8000b80:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b84:	bf1e      	ittt	ne
 8000b86:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b8a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b8e:	4770      	bxne	lr
 8000b90:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b94:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b98:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b9c:	4770      	bx	lr
 8000b9e:	bf00      	nop

08000ba0 <__aeabi_uldivmod>:
 8000ba0:	b953      	cbnz	r3, 8000bb8 <__aeabi_uldivmod+0x18>
 8000ba2:	b94a      	cbnz	r2, 8000bb8 <__aeabi_uldivmod+0x18>
 8000ba4:	2900      	cmp	r1, #0
 8000ba6:	bf08      	it	eq
 8000ba8:	2800      	cmpeq	r0, #0
 8000baa:	bf1c      	itt	ne
 8000bac:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb0:	f04f 30ff 	movne.w	r0, #4294967295
 8000bb4:	f000 b974 	b.w	8000ea0 <__aeabi_idiv0>
 8000bb8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bbc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc0:	f000 f806 	bl	8000bd0 <__udivmoddi4>
 8000bc4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bc8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bcc:	b004      	add	sp, #16
 8000bce:	4770      	bx	lr

08000bd0 <__udivmoddi4>:
 8000bd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bd4:	9d08      	ldr	r5, [sp, #32]
 8000bd6:	4604      	mov	r4, r0
 8000bd8:	468e      	mov	lr, r1
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d14d      	bne.n	8000c7a <__udivmoddi4+0xaa>
 8000bde:	428a      	cmp	r2, r1
 8000be0:	4694      	mov	ip, r2
 8000be2:	d969      	bls.n	8000cb8 <__udivmoddi4+0xe8>
 8000be4:	fab2 f282 	clz	r2, r2
 8000be8:	b152      	cbz	r2, 8000c00 <__udivmoddi4+0x30>
 8000bea:	fa01 f302 	lsl.w	r3, r1, r2
 8000bee:	f1c2 0120 	rsb	r1, r2, #32
 8000bf2:	fa20 f101 	lsr.w	r1, r0, r1
 8000bf6:	fa0c fc02 	lsl.w	ip, ip, r2
 8000bfa:	ea41 0e03 	orr.w	lr, r1, r3
 8000bfe:	4094      	lsls	r4, r2
 8000c00:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c04:	0c21      	lsrs	r1, r4, #16
 8000c06:	fbbe f6f8 	udiv	r6, lr, r8
 8000c0a:	fa1f f78c 	uxth.w	r7, ip
 8000c0e:	fb08 e316 	mls	r3, r8, r6, lr
 8000c12:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c16:	fb06 f107 	mul.w	r1, r6, r7
 8000c1a:	4299      	cmp	r1, r3
 8000c1c:	d90a      	bls.n	8000c34 <__udivmoddi4+0x64>
 8000c1e:	eb1c 0303 	adds.w	r3, ip, r3
 8000c22:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c26:	f080 811f 	bcs.w	8000e68 <__udivmoddi4+0x298>
 8000c2a:	4299      	cmp	r1, r3
 8000c2c:	f240 811c 	bls.w	8000e68 <__udivmoddi4+0x298>
 8000c30:	3e02      	subs	r6, #2
 8000c32:	4463      	add	r3, ip
 8000c34:	1a5b      	subs	r3, r3, r1
 8000c36:	b2a4      	uxth	r4, r4
 8000c38:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c3c:	fb08 3310 	mls	r3, r8, r0, r3
 8000c40:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c44:	fb00 f707 	mul.w	r7, r0, r7
 8000c48:	42a7      	cmp	r7, r4
 8000c4a:	d90a      	bls.n	8000c62 <__udivmoddi4+0x92>
 8000c4c:	eb1c 0404 	adds.w	r4, ip, r4
 8000c50:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c54:	f080 810a 	bcs.w	8000e6c <__udivmoddi4+0x29c>
 8000c58:	42a7      	cmp	r7, r4
 8000c5a:	f240 8107 	bls.w	8000e6c <__udivmoddi4+0x29c>
 8000c5e:	4464      	add	r4, ip
 8000c60:	3802      	subs	r0, #2
 8000c62:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c66:	1be4      	subs	r4, r4, r7
 8000c68:	2600      	movs	r6, #0
 8000c6a:	b11d      	cbz	r5, 8000c74 <__udivmoddi4+0xa4>
 8000c6c:	40d4      	lsrs	r4, r2
 8000c6e:	2300      	movs	r3, #0
 8000c70:	e9c5 4300 	strd	r4, r3, [r5]
 8000c74:	4631      	mov	r1, r6
 8000c76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7a:	428b      	cmp	r3, r1
 8000c7c:	d909      	bls.n	8000c92 <__udivmoddi4+0xc2>
 8000c7e:	2d00      	cmp	r5, #0
 8000c80:	f000 80ef 	beq.w	8000e62 <__udivmoddi4+0x292>
 8000c84:	2600      	movs	r6, #0
 8000c86:	e9c5 0100 	strd	r0, r1, [r5]
 8000c8a:	4630      	mov	r0, r6
 8000c8c:	4631      	mov	r1, r6
 8000c8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c92:	fab3 f683 	clz	r6, r3
 8000c96:	2e00      	cmp	r6, #0
 8000c98:	d14a      	bne.n	8000d30 <__udivmoddi4+0x160>
 8000c9a:	428b      	cmp	r3, r1
 8000c9c:	d302      	bcc.n	8000ca4 <__udivmoddi4+0xd4>
 8000c9e:	4282      	cmp	r2, r0
 8000ca0:	f200 80f9 	bhi.w	8000e96 <__udivmoddi4+0x2c6>
 8000ca4:	1a84      	subs	r4, r0, r2
 8000ca6:	eb61 0303 	sbc.w	r3, r1, r3
 8000caa:	2001      	movs	r0, #1
 8000cac:	469e      	mov	lr, r3
 8000cae:	2d00      	cmp	r5, #0
 8000cb0:	d0e0      	beq.n	8000c74 <__udivmoddi4+0xa4>
 8000cb2:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cb6:	e7dd      	b.n	8000c74 <__udivmoddi4+0xa4>
 8000cb8:	b902      	cbnz	r2, 8000cbc <__udivmoddi4+0xec>
 8000cba:	deff      	udf	#255	; 0xff
 8000cbc:	fab2 f282 	clz	r2, r2
 8000cc0:	2a00      	cmp	r2, #0
 8000cc2:	f040 8092 	bne.w	8000dea <__udivmoddi4+0x21a>
 8000cc6:	eba1 010c 	sub.w	r1, r1, ip
 8000cca:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cce:	fa1f fe8c 	uxth.w	lr, ip
 8000cd2:	2601      	movs	r6, #1
 8000cd4:	0c20      	lsrs	r0, r4, #16
 8000cd6:	fbb1 f3f7 	udiv	r3, r1, r7
 8000cda:	fb07 1113 	mls	r1, r7, r3, r1
 8000cde:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ce2:	fb0e f003 	mul.w	r0, lr, r3
 8000ce6:	4288      	cmp	r0, r1
 8000ce8:	d908      	bls.n	8000cfc <__udivmoddi4+0x12c>
 8000cea:	eb1c 0101 	adds.w	r1, ip, r1
 8000cee:	f103 38ff 	add.w	r8, r3, #4294967295
 8000cf2:	d202      	bcs.n	8000cfa <__udivmoddi4+0x12a>
 8000cf4:	4288      	cmp	r0, r1
 8000cf6:	f200 80cb 	bhi.w	8000e90 <__udivmoddi4+0x2c0>
 8000cfa:	4643      	mov	r3, r8
 8000cfc:	1a09      	subs	r1, r1, r0
 8000cfe:	b2a4      	uxth	r4, r4
 8000d00:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d04:	fb07 1110 	mls	r1, r7, r0, r1
 8000d08:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d0c:	fb0e fe00 	mul.w	lr, lr, r0
 8000d10:	45a6      	cmp	lr, r4
 8000d12:	d908      	bls.n	8000d26 <__udivmoddi4+0x156>
 8000d14:	eb1c 0404 	adds.w	r4, ip, r4
 8000d18:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d1c:	d202      	bcs.n	8000d24 <__udivmoddi4+0x154>
 8000d1e:	45a6      	cmp	lr, r4
 8000d20:	f200 80bb 	bhi.w	8000e9a <__udivmoddi4+0x2ca>
 8000d24:	4608      	mov	r0, r1
 8000d26:	eba4 040e 	sub.w	r4, r4, lr
 8000d2a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d2e:	e79c      	b.n	8000c6a <__udivmoddi4+0x9a>
 8000d30:	f1c6 0720 	rsb	r7, r6, #32
 8000d34:	40b3      	lsls	r3, r6
 8000d36:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d3a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d3e:	fa20 f407 	lsr.w	r4, r0, r7
 8000d42:	fa01 f306 	lsl.w	r3, r1, r6
 8000d46:	431c      	orrs	r4, r3
 8000d48:	40f9      	lsrs	r1, r7
 8000d4a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d4e:	fa00 f306 	lsl.w	r3, r0, r6
 8000d52:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d56:	0c20      	lsrs	r0, r4, #16
 8000d58:	fa1f fe8c 	uxth.w	lr, ip
 8000d5c:	fb09 1118 	mls	r1, r9, r8, r1
 8000d60:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d64:	fb08 f00e 	mul.w	r0, r8, lr
 8000d68:	4288      	cmp	r0, r1
 8000d6a:	fa02 f206 	lsl.w	r2, r2, r6
 8000d6e:	d90b      	bls.n	8000d88 <__udivmoddi4+0x1b8>
 8000d70:	eb1c 0101 	adds.w	r1, ip, r1
 8000d74:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d78:	f080 8088 	bcs.w	8000e8c <__udivmoddi4+0x2bc>
 8000d7c:	4288      	cmp	r0, r1
 8000d7e:	f240 8085 	bls.w	8000e8c <__udivmoddi4+0x2bc>
 8000d82:	f1a8 0802 	sub.w	r8, r8, #2
 8000d86:	4461      	add	r1, ip
 8000d88:	1a09      	subs	r1, r1, r0
 8000d8a:	b2a4      	uxth	r4, r4
 8000d8c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000d90:	fb09 1110 	mls	r1, r9, r0, r1
 8000d94:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000d98:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d9c:	458e      	cmp	lr, r1
 8000d9e:	d908      	bls.n	8000db2 <__udivmoddi4+0x1e2>
 8000da0:	eb1c 0101 	adds.w	r1, ip, r1
 8000da4:	f100 34ff 	add.w	r4, r0, #4294967295
 8000da8:	d26c      	bcs.n	8000e84 <__udivmoddi4+0x2b4>
 8000daa:	458e      	cmp	lr, r1
 8000dac:	d96a      	bls.n	8000e84 <__udivmoddi4+0x2b4>
 8000dae:	3802      	subs	r0, #2
 8000db0:	4461      	add	r1, ip
 8000db2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000db6:	fba0 9402 	umull	r9, r4, r0, r2
 8000dba:	eba1 010e 	sub.w	r1, r1, lr
 8000dbe:	42a1      	cmp	r1, r4
 8000dc0:	46c8      	mov	r8, r9
 8000dc2:	46a6      	mov	lr, r4
 8000dc4:	d356      	bcc.n	8000e74 <__udivmoddi4+0x2a4>
 8000dc6:	d053      	beq.n	8000e70 <__udivmoddi4+0x2a0>
 8000dc8:	b15d      	cbz	r5, 8000de2 <__udivmoddi4+0x212>
 8000dca:	ebb3 0208 	subs.w	r2, r3, r8
 8000dce:	eb61 010e 	sbc.w	r1, r1, lr
 8000dd2:	fa01 f707 	lsl.w	r7, r1, r7
 8000dd6:	fa22 f306 	lsr.w	r3, r2, r6
 8000dda:	40f1      	lsrs	r1, r6
 8000ddc:	431f      	orrs	r7, r3
 8000dde:	e9c5 7100 	strd	r7, r1, [r5]
 8000de2:	2600      	movs	r6, #0
 8000de4:	4631      	mov	r1, r6
 8000de6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dea:	f1c2 0320 	rsb	r3, r2, #32
 8000dee:	40d8      	lsrs	r0, r3
 8000df0:	fa0c fc02 	lsl.w	ip, ip, r2
 8000df4:	fa21 f303 	lsr.w	r3, r1, r3
 8000df8:	4091      	lsls	r1, r2
 8000dfa:	4301      	orrs	r1, r0
 8000dfc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e00:	fa1f fe8c 	uxth.w	lr, ip
 8000e04:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e08:	fb07 3610 	mls	r6, r7, r0, r3
 8000e0c:	0c0b      	lsrs	r3, r1, #16
 8000e0e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e12:	fb00 f60e 	mul.w	r6, r0, lr
 8000e16:	429e      	cmp	r6, r3
 8000e18:	fa04 f402 	lsl.w	r4, r4, r2
 8000e1c:	d908      	bls.n	8000e30 <__udivmoddi4+0x260>
 8000e1e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e22:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e26:	d22f      	bcs.n	8000e88 <__udivmoddi4+0x2b8>
 8000e28:	429e      	cmp	r6, r3
 8000e2a:	d92d      	bls.n	8000e88 <__udivmoddi4+0x2b8>
 8000e2c:	3802      	subs	r0, #2
 8000e2e:	4463      	add	r3, ip
 8000e30:	1b9b      	subs	r3, r3, r6
 8000e32:	b289      	uxth	r1, r1
 8000e34:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e38:	fb07 3316 	mls	r3, r7, r6, r3
 8000e3c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e40:	fb06 f30e 	mul.w	r3, r6, lr
 8000e44:	428b      	cmp	r3, r1
 8000e46:	d908      	bls.n	8000e5a <__udivmoddi4+0x28a>
 8000e48:	eb1c 0101 	adds.w	r1, ip, r1
 8000e4c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e50:	d216      	bcs.n	8000e80 <__udivmoddi4+0x2b0>
 8000e52:	428b      	cmp	r3, r1
 8000e54:	d914      	bls.n	8000e80 <__udivmoddi4+0x2b0>
 8000e56:	3e02      	subs	r6, #2
 8000e58:	4461      	add	r1, ip
 8000e5a:	1ac9      	subs	r1, r1, r3
 8000e5c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e60:	e738      	b.n	8000cd4 <__udivmoddi4+0x104>
 8000e62:	462e      	mov	r6, r5
 8000e64:	4628      	mov	r0, r5
 8000e66:	e705      	b.n	8000c74 <__udivmoddi4+0xa4>
 8000e68:	4606      	mov	r6, r0
 8000e6a:	e6e3      	b.n	8000c34 <__udivmoddi4+0x64>
 8000e6c:	4618      	mov	r0, r3
 8000e6e:	e6f8      	b.n	8000c62 <__udivmoddi4+0x92>
 8000e70:	454b      	cmp	r3, r9
 8000e72:	d2a9      	bcs.n	8000dc8 <__udivmoddi4+0x1f8>
 8000e74:	ebb9 0802 	subs.w	r8, r9, r2
 8000e78:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000e7c:	3801      	subs	r0, #1
 8000e7e:	e7a3      	b.n	8000dc8 <__udivmoddi4+0x1f8>
 8000e80:	4646      	mov	r6, r8
 8000e82:	e7ea      	b.n	8000e5a <__udivmoddi4+0x28a>
 8000e84:	4620      	mov	r0, r4
 8000e86:	e794      	b.n	8000db2 <__udivmoddi4+0x1e2>
 8000e88:	4640      	mov	r0, r8
 8000e8a:	e7d1      	b.n	8000e30 <__udivmoddi4+0x260>
 8000e8c:	46d0      	mov	r8, sl
 8000e8e:	e77b      	b.n	8000d88 <__udivmoddi4+0x1b8>
 8000e90:	3b02      	subs	r3, #2
 8000e92:	4461      	add	r1, ip
 8000e94:	e732      	b.n	8000cfc <__udivmoddi4+0x12c>
 8000e96:	4630      	mov	r0, r6
 8000e98:	e709      	b.n	8000cae <__udivmoddi4+0xde>
 8000e9a:	4464      	add	r4, ip
 8000e9c:	3802      	subs	r0, #2
 8000e9e:	e742      	b.n	8000d26 <__udivmoddi4+0x156>

08000ea0 <__aeabi_idiv0>:
 8000ea0:	4770      	bx	lr
 8000ea2:	bf00      	nop

08000ea4 <modbus_1t5_Timeout>:
void Modbus_frame_response();


// function for interrupt
void modbus_1t5_Timeout(TIM_HandleTypeDef *htim)
{
 8000ea4:	b480      	push	{r7}
 8000ea6:	b083      	sub	sp, #12
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	6078      	str	r0, [r7, #4]
	//end of package flag set
	hModbus->Flag_T15TimeOut = 1;
 8000eac:	4b04      	ldr	r3, [pc, #16]	; (8000ec0 <modbus_1t5_Timeout+0x1c>)
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	2201      	movs	r2, #1
 8000eb2:	751a      	strb	r2, [r3, #20]
}
 8000eb4:	bf00      	nop
 8000eb6:	370c      	adds	r7, #12
 8000eb8:	46bd      	mov	sp, r7
 8000eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ebe:	4770      	bx	lr
 8000ec0:	20000308 	.word	0x20000308

08000ec4 <modbus_3t5_Timeout>:

void modbus_3t5_Timeout(TIM_HandleTypeDef *htim)
{
 8000ec4:	b480      	push	{r7}
 8000ec6:	b083      	sub	sp, #12
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	6078      	str	r0, [r7, #4]
	//return package flag set
	hModbus->Flag_T35TimeOut = 1;
 8000ecc:	4b04      	ldr	r3, [pc, #16]	; (8000ee0 <modbus_3t5_Timeout+0x1c>)
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	2201      	movs	r2, #1
 8000ed2:	755a      	strb	r2, [r3, #21]
}
 8000ed4:	bf00      	nop
 8000ed6:	370c      	adds	r7, #12
 8000ed8:	46bd      	mov	sp, r7
 8000eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ede:	4770      	bx	lr
 8000ee0:	20000308 	.word	0x20000308

08000ee4 <modbus_UART_Recived>:
void modbus_UART_Recived(UART_HandleTypeDef *huart,uint32_t pos)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b082      	sub	sp, #8
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	6078      	str	r0, [r7, #4]
 8000eec:	6039      	str	r1, [r7, #0]

	//restart timer / start timer of counting time with modbus RTU
	hModbus->Flag_URev =1;
 8000eee:	4b15      	ldr	r3, [pc, #84]	; (8000f44 <modbus_UART_Recived+0x60>)
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	2201      	movs	r2, #1
 8000ef4:	759a      	strb	r2, [r3, #22]
	if(hModbus->modbusUartStructure.RxTail++<MODBUS_MESSAGEBUFFER_SIZE)
 8000ef6:	4b13      	ldr	r3, [pc, #76]	; (8000f44 <modbus_UART_Recived+0x60>)
 8000ef8:	681a      	ldr	r2, [r3, #0]
 8000efa:	f8b2 33a2 	ldrh.w	r3, [r2, #930]	; 0x3a2
 8000efe:	1c59      	adds	r1, r3, #1
 8000f00:	b289      	uxth	r1, r1
 8000f02:	f8a2 13a2 	strh.w	r1, [r2, #930]	; 0x3a2
 8000f06:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8000f0a:	d210      	bcs.n	8000f2e <modbus_UART_Recived+0x4a>
	{


	    HAL_UART_Receive_IT(hModbus->huart, &(hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail]), 1);
 8000f0c:	4b0d      	ldr	r3, [pc, #52]	; (8000f44 <modbus_UART_Recived+0x60>)
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	68d8      	ldr	r0, [r3, #12]
 8000f12:	4b0c      	ldr	r3, [pc, #48]	; (8000f44 <modbus_UART_Recived+0x60>)
 8000f14:	681a      	ldr	r2, [r3, #0]
 8000f16:	4b0b      	ldr	r3, [pc, #44]	; (8000f44 <modbus_UART_Recived+0x60>)
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 8000f1e:	f503 731c 	add.w	r3, r3, #624	; 0x270
 8000f22:	4413      	add	r3, r2
 8000f24:	3302      	adds	r3, #2
 8000f26:	2201      	movs	r2, #1
 8000f28:	4619      	mov	r1, r3
 8000f2a:	f009 fae7 	bl	800a4fc <HAL_UART_Receive_IT>
	}
	__HAL_TIM_SET_COUNTER(hModbus->htim,0);
 8000f2e:	4b05      	ldr	r3, [pc, #20]	; (8000f44 <modbus_UART_Recived+0x60>)
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	691b      	ldr	r3, [r3, #16]
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	2200      	movs	r2, #0
 8000f38:	625a      	str	r2, [r3, #36]	; 0x24

}
 8000f3a:	bf00      	nop
 8000f3c:	3708      	adds	r7, #8
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	bd80      	pop	{r7, pc}
 8000f42:	bf00      	nop
 8000f44:	20000308 	.word	0x20000308

08000f48 <Modbus_init>:


void Modbus_init(ModbusHandleTypedef* hmodbus,u16u8_t* RegisterStartAddress)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b082      	sub	sp, #8
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	6078      	str	r0, [r7, #4]
 8000f50:	6039      	str	r1, [r7, #0]
	hModbus = hmodbus;
 8000f52:	4a24      	ldr	r2, [pc, #144]	; (8000fe4 <Modbus_init+0x9c>)
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	6013      	str	r3, [r2, #0]

	hModbus->RegisterAddress = RegisterStartAddress;
 8000f58:	4b22      	ldr	r3, [pc, #136]	; (8000fe4 <Modbus_init+0x9c>)
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	683a      	ldr	r2, [r7, #0]
 8000f5e:	605a      	str	r2, [r3, #4]

	//config timer interrupt
	HAL_TIM_RegisterCallback(hModbus->htim,HAL_TIM_OC_DELAY_ELAPSED_CB_ID,(void*)modbus_1t5_Timeout);
 8000f60:	4b20      	ldr	r3, [pc, #128]	; (8000fe4 <Modbus_init+0x9c>)
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	691b      	ldr	r3, [r3, #16]
 8000f66:	4a20      	ldr	r2, [pc, #128]	; (8000fe8 <Modbus_init+0xa0>)
 8000f68:	2114      	movs	r1, #20
 8000f6a:	4618      	mov	r0, r3
 8000f6c:	f008 fc78 	bl	8009860 <HAL_TIM_RegisterCallback>
	HAL_TIM_RegisterCallback(hModbus->htim,HAL_TIM_PERIOD_ELAPSED_CB_ID ,(void*)modbus_3t5_Timeout);
 8000f70:	4b1c      	ldr	r3, [pc, #112]	; (8000fe4 <Modbus_init+0x9c>)
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	691b      	ldr	r3, [r3, #16]
 8000f76:	4a1d      	ldr	r2, [pc, #116]	; (8000fec <Modbus_init+0xa4>)
 8000f78:	210e      	movs	r1, #14
 8000f7a:	4618      	mov	r0, r3
 8000f7c:	f008 fc70 	bl	8009860 <HAL_TIM_RegisterCallback>

	//config UART interrupt
	HAL_UART_RegisterCallback(hModbus->huart,HAL_UART_RX_COMPLETE_CB_ID,(void*)modbus_UART_Recived);
 8000f80:	4b18      	ldr	r3, [pc, #96]	; (8000fe4 <Modbus_init+0x9c>)
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	68db      	ldr	r3, [r3, #12]
 8000f86:	4a1a      	ldr	r2, [pc, #104]	; (8000ff0 <Modbus_init+0xa8>)
 8000f88:	2103      	movs	r1, #3
 8000f8a:	4618      	mov	r0, r3
 8000f8c:	f009 fa0e 	bl	800a3ac <HAL_UART_RegisterCallback>
	//start Receive
    HAL_UART_Receive_IT(hModbus->huart, &(hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail]), 1);
 8000f90:	4b14      	ldr	r3, [pc, #80]	; (8000fe4 <Modbus_init+0x9c>)
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	68d8      	ldr	r0, [r3, #12]
 8000f96:	4b13      	ldr	r3, [pc, #76]	; (8000fe4 <Modbus_init+0x9c>)
 8000f98:	681a      	ldr	r2, [r3, #0]
 8000f9a:	4b12      	ldr	r3, [pc, #72]	; (8000fe4 <Modbus_init+0x9c>)
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 8000fa2:	f503 731c 	add.w	r3, r3, #624	; 0x270
 8000fa6:	4413      	add	r3, r2
 8000fa8:	3302      	adds	r3, #2
 8000faa:	2201      	movs	r2, #1
 8000fac:	4619      	mov	r1, r3
 8000fae:	f009 faa5 	bl	800a4fc <HAL_UART_Receive_IT>


    if(hModbus->htim->State == HAL_TIM_STATE_READY)
 8000fb2:	4b0c      	ldr	r3, [pc, #48]	; (8000fe4 <Modbus_init+0x9c>)
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	691b      	ldr	r3, [r3, #16]
 8000fb8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8000fbc:	b2db      	uxtb	r3, r3
 8000fbe:	2b01      	cmp	r3, #1
 8000fc0:	d10c      	bne.n	8000fdc <Modbus_init+0x94>
    	{
    		HAL_TIM_Base_Start_IT(hModbus->htim);
 8000fc2:	4b08      	ldr	r3, [pc, #32]	; (8000fe4 <Modbus_init+0x9c>)
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	691b      	ldr	r3, [r3, #16]
 8000fc8:	4618      	mov	r0, r3
 8000fca:	f007 fcfd 	bl	80089c8 <HAL_TIM_Base_Start_IT>
    		HAL_TIM_OnePulse_Start_IT(hModbus->htim, TIM_CHANNEL_1);
 8000fce:	4b05      	ldr	r3, [pc, #20]	; (8000fe4 <Modbus_init+0x9c>)
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	691b      	ldr	r3, [r3, #16]
 8000fd4:	2100      	movs	r1, #0
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	f007 ff32 	bl	8008e40 <HAL_TIM_OnePulse_Start_IT>
    	}

}
 8000fdc:	bf00      	nop
 8000fde:	3708      	adds	r7, #8
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bd80      	pop	{r7, pc}
 8000fe4:	20000308 	.word	0x20000308
 8000fe8:	08000ea5 	.word	0x08000ea5
 8000fec:	08000ec5 	.word	0x08000ec5
 8000ff0:	08000ee5 	.word	0x08000ee5

08000ff4 <CRC16>:
} ;

unsigned short CRC16 ( puchMsg, usDataLen ) /* The function returns the CRC as a unsigned short type */
unsigned char *puchMsg ; /* message to calculate CRC upon */
unsigned short usDataLen ; /* quantity of bytes in message */
{
 8000ff4:	b480      	push	{r7}
 8000ff6:	b085      	sub	sp, #20
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]
 8000ffc:	460b      	mov	r3, r1
 8000ffe:	803b      	strh	r3, [r7, #0]
	unsigned char uchCRCHi = 0xFF ; /* high byte of CRC initialized */
 8001000:	23ff      	movs	r3, #255	; 0xff
 8001002:	73fb      	strb	r3, [r7, #15]
	unsigned char uchCRCLo = 0xFF ; /* low byte of CRC initialized */
 8001004:	23ff      	movs	r3, #255	; 0xff
 8001006:	73bb      	strb	r3, [r7, #14]
	unsigned uIndex ; /* will index into CRC lookup table */
	while (usDataLen--) /* pass through message buffer */
 8001008:	e013      	b.n	8001032 <CRC16+0x3e>
	{
		uIndex = uchCRCLo ^ *puchMsg++ ; /* calculate the CRC */
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	1c5a      	adds	r2, r3, #1
 800100e:	607a      	str	r2, [r7, #4]
 8001010:	781a      	ldrb	r2, [r3, #0]
 8001012:	7bbb      	ldrb	r3, [r7, #14]
 8001014:	4053      	eors	r3, r2
 8001016:	b2db      	uxtb	r3, r3
 8001018:	60bb      	str	r3, [r7, #8]
		uchCRCLo = uchCRCHi ^ auchCRCHi[uIndex] ;
 800101a:	4a0f      	ldr	r2, [pc, #60]	; (8001058 <CRC16+0x64>)
 800101c:	68bb      	ldr	r3, [r7, #8]
 800101e:	4413      	add	r3, r2
 8001020:	781a      	ldrb	r2, [r3, #0]
 8001022:	7bfb      	ldrb	r3, [r7, #15]
 8001024:	4053      	eors	r3, r2
 8001026:	73bb      	strb	r3, [r7, #14]
		uchCRCHi = auchCRCLo[uIndex] ;
 8001028:	4a0c      	ldr	r2, [pc, #48]	; (800105c <CRC16+0x68>)
 800102a:	68bb      	ldr	r3, [r7, #8]
 800102c:	4413      	add	r3, r2
 800102e:	781b      	ldrb	r3, [r3, #0]
 8001030:	73fb      	strb	r3, [r7, #15]
	while (usDataLen--) /* pass through message buffer */
 8001032:	883b      	ldrh	r3, [r7, #0]
 8001034:	1e5a      	subs	r2, r3, #1
 8001036:	803a      	strh	r2, [r7, #0]
 8001038:	2b00      	cmp	r3, #0
 800103a:	d1e6      	bne.n	800100a <CRC16+0x16>
	}
	return (uchCRCHi << 8 | uchCRCLo) ;
 800103c:	7bfb      	ldrb	r3, [r7, #15]
 800103e:	021b      	lsls	r3, r3, #8
 8001040:	b21a      	sxth	r2, r3
 8001042:	7bbb      	ldrb	r3, [r7, #14]
 8001044:	b21b      	sxth	r3, r3
 8001046:	4313      	orrs	r3, r2
 8001048:	b21b      	sxth	r3, r3
 800104a:	b29b      	uxth	r3, r3
}
 800104c:	4618      	mov	r0, r3
 800104e:	3714      	adds	r7, #20
 8001050:	46bd      	mov	sp, r7
 8001052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001056:	4770      	bx	lr
 8001058:	20000100 	.word	0x20000100
 800105c:	20000000 	.word	0x20000000

08001060 <Modbus_Protocal_Worker>:



void Modbus_Protocal_Worker()
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b082      	sub	sp, #8
 8001064:	af00      	add	r7, sp, #0
	switch(hModbus->Mstatus)
 8001066:	4b81      	ldr	r3, [pc, #516]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	7e1b      	ldrb	r3, [r3, #24]
 800106c:	3b01      	subs	r3, #1
 800106e:	2b03      	cmp	r3, #3
 8001070:	d80a      	bhi.n	8001088 <Modbus_Protocal_Worker+0x28>
 8001072:	a201      	add	r2, pc, #4	; (adr r2, 8001078 <Modbus_Protocal_Worker+0x18>)
 8001074:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001078:	08001093 	.word	0x08001093
 800107c:	08001233 	.word	0x08001233
 8001080:	0800111f 	.word	0x0800111f
 8001084:	08001145 	.word	0x08001145
	{
	default:
	case Modbus_state_Init:
		/*init Modbus protocal*/

		hModbus->Mstatus = Modbus_state_Idle;
 8001088:	4b78      	ldr	r3, [pc, #480]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	2201      	movs	r2, #1
 800108e:	761a      	strb	r2, [r3, #24]
		break;
 8001090:	e0e8      	b.n	8001264 <Modbus_Protocal_Worker+0x204>
	case Modbus_state_Idle:
		/*Idle state*/

		//check that we have response message
		if(hModbus->TxCount)
 8001092:	4b76      	ldr	r3, [pc, #472]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	f893 3271 	ldrb.w	r3, [r3, #625]	; 0x271
 800109a:	2b00      	cmp	r3, #0
 800109c:	d002      	beq.n	80010a4 <Modbus_Protocal_Worker+0x44>
		{
			Modbus_Emission();
 800109e:	f000 f9dd 	bl	800145c <Modbus_Emission>
 80010a2:	e01c      	b.n	80010de <Modbus_Protocal_Worker+0x7e>
		}

		// Received character
		else if(hModbus->Flag_URev)
 80010a4:	4b71      	ldr	r3, [pc, #452]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	7d9b      	ldrb	r3, [r3, #22]
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d017      	beq.n	80010de <Modbus_Protocal_Worker+0x7e>
		{
			/*reset Timer flag*/
			hModbus->Flag_T15TimeOut = 0;
 80010ae:	4b6f      	ldr	r3, [pc, #444]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	2200      	movs	r2, #0
 80010b4:	751a      	strb	r2, [r3, #20]
			hModbus->Flag_T35TimeOut = 0;
 80010b6:	4b6d      	ldr	r3, [pc, #436]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	2200      	movs	r2, #0
 80010bc:	755a      	strb	r2, [r3, #21]
			__HAL_TIM_ENABLE(hModbus->htim);
 80010be:	4b6b      	ldr	r3, [pc, #428]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	691b      	ldr	r3, [r3, #16]
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	681a      	ldr	r2, [r3, #0]
 80010c8:	4b68      	ldr	r3, [pc, #416]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	691b      	ldr	r3, [r3, #16]
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	f042 0201 	orr.w	r2, r2, #1
 80010d4:	601a      	str	r2, [r3, #0]
			/*set state*/
			hModbus->Mstatus= Modbus_state_Reception;
 80010d6:	4b65      	ldr	r3, [pc, #404]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	2203      	movs	r2, #3
 80010dc:	761a      	strb	r2, [r3, #24]
		}

		//check that if UART RX not start, start receiving
		if(hModbus->huart->RxState == HAL_UART_STATE_READY)
 80010de:	4b63      	ldr	r3, [pc, #396]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	68db      	ldr	r3, [r3, #12]
 80010e4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80010e8:	b2db      	uxtb	r3, r3
 80010ea:	2b20      	cmp	r3, #32
 80010ec:	f040 80b3 	bne.w	8001256 <Modbus_Protocal_Worker+0x1f6>
		{
			hModbus->modbusUartStructure.RxTail =0;
 80010f0:	4b5e      	ldr	r3, [pc, #376]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	2200      	movs	r2, #0
 80010f6:	f8a3 23a2 	strh.w	r2, [r3, #930]	; 0x3a2
			HAL_UART_Receive_IT(hModbus->huart, &(hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail]), 1);
 80010fa:	4b5c      	ldr	r3, [pc, #368]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	68d8      	ldr	r0, [r3, #12]
 8001100:	4b5a      	ldr	r3, [pc, #360]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 8001102:	681a      	ldr	r2, [r3, #0]
 8001104:	4b59      	ldr	r3, [pc, #356]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 800110c:	f503 731c 	add.w	r3, r3, #624	; 0x270
 8001110:	4413      	add	r3, r2
 8001112:	3302      	adds	r3, #2
 8001114:	2201      	movs	r2, #1
 8001116:	4619      	mov	r1, r3
 8001118:	f009 f9f0 	bl	800a4fc <HAL_UART_Receive_IT>
		}
		break;
 800111c:	e09b      	b.n	8001256 <Modbus_Protocal_Worker+0x1f6>
	case Modbus_state_Reception:

		if(hModbus->Flag_T15TimeOut)
 800111e:	4b53      	ldr	r3, [pc, #332]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	7d1b      	ldrb	r3, [r3, #20]
 8001124:	2b00      	cmp	r3, #0
 8001126:	f000 8098 	beq.w	800125a <Modbus_Protocal_Worker+0x1fa>
		{
			/*reset recived flag*/
			hModbus->Flag_URev =0;
 800112a:	4b50      	ldr	r3, [pc, #320]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	2200      	movs	r2, #0
 8001130:	759a      	strb	r2, [r3, #22]
			hModbus->RecvStatus = Modbus_RecvFrame_Null;
 8001132:	4b4e      	ldr	r3, [pc, #312]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	22fe      	movs	r2, #254	; 0xfe
 8001138:	75da      	strb	r2, [r3, #23]

			/*compute CRC and Slave address*/



			hModbus->Mstatus = Modbus_state_ControlAndWaiting;
 800113a:	4b4c      	ldr	r3, [pc, #304]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	2204      	movs	r2, #4
 8001140:	761a      	strb	r2, [r3, #24]
		}
		break;
 8001142:	e08a      	b.n	800125a <Modbus_Protocal_Worker+0x1fa>
	case Modbus_state_ControlAndWaiting:
		/*Frame error , Not generate response , Clear buffer*/
		if(hModbus->Flag_URev)
 8001144:	4b49      	ldr	r3, [pc, #292]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	7d9b      	ldrb	r3, [r3, #22]
 800114a:	2b00      	cmp	r3, #0
 800114c:	d009      	beq.n	8001162 <Modbus_Protocal_Worker+0x102>
		{

			if(!hModbus->RecvStatus)
 800114e:	4b47      	ldr	r3, [pc, #284]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	f993 3017 	ldrsb.w	r3, [r3, #23]
 8001156:	2b00      	cmp	r3, #0
 8001158:	d103      	bne.n	8001162 <Modbus_Protocal_Worker+0x102>
			{
				hModbus->RecvStatus = Modbus_RecvFrame_FrameError;
 800115a:	4b44      	ldr	r3, [pc, #272]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	22ff      	movs	r2, #255	; 0xff
 8001160:	75da      	strb	r2, [r3, #23]
			}
		}

		/*Frame Calculation , calculate once*/
		if(hModbus->RecvStatus == Modbus_RecvFrame_Null)
 8001162:	4b42      	ldr	r3, [pc, #264]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	f993 3017 	ldrsb.w	r3, [r3, #23]
 800116a:	f113 0f02 	cmn.w	r3, #2
 800116e:	d150      	bne.n	8001212 <Modbus_Protocal_Worker+0x1b2>
		{
			hModbus->RecvStatus = Modbus_RecvFrame_Normal;
 8001170:	4b3e      	ldr	r3, [pc, #248]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	2200      	movs	r2, #0
 8001176:	75da      	strb	r2, [r3, #23]
			// check CRC
			u16u8_t CalculateCRC;
			CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferRx,hModbus->modbusUartStructure.RxTail - 2);
 8001178:	4b3c      	ldr	r3, [pc, #240]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	f203 2272 	addw	r2, r3, #626	; 0x272
 8001180:	4b3a      	ldr	r3, [pc, #232]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 8001188:	3b02      	subs	r3, #2
 800118a:	4619      	mov	r1, r3
 800118c:	4610      	mov	r0, r2
 800118e:	f7ff ff31 	bl	8000ff4 <CRC16>
 8001192:	4603      	mov	r3, r0
 8001194:	80bb      	strh	r3, [r7, #4]

			if(!(CalculateCRC.U8[0] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail - 2]
 8001196:	793a      	ldrb	r2, [r7, #4]
 8001198:	4b34      	ldr	r3, [pc, #208]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 800119a:	6819      	ldr	r1, [r3, #0]
 800119c:	4b33      	ldr	r3, [pc, #204]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 80011a4:	3b02      	subs	r3, #2
 80011a6:	440b      	add	r3, r1
 80011a8:	f893 3272 	ldrb.w	r3, [r3, #626]	; 0x272
 80011ac:	429a      	cmp	r2, r3
 80011ae:	d10c      	bne.n	80011ca <Modbus_Protocal_Worker+0x16a>
			&& CalculateCRC.U8[1] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail -1]))
 80011b0:	797a      	ldrb	r2, [r7, #5]
 80011b2:	4b2e      	ldr	r3, [pc, #184]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 80011b4:	6819      	ldr	r1, [r3, #0]
 80011b6:	4b2d      	ldr	r3, [pc, #180]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 80011be:	3b01      	subs	r3, #1
 80011c0:	440b      	add	r3, r1
 80011c2:	f893 3272 	ldrb.w	r3, [r3, #626]	; 0x272
			if(!(CalculateCRC.U8[0] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail - 2]
 80011c6:	429a      	cmp	r2, r3
 80011c8:	d004      	beq.n	80011d4 <Modbus_Protocal_Worker+0x174>
			{
				// communication unsuccessful
				hModbus->RecvStatus = Modbus_RecvFrame_FrameError;
 80011ca:	4b28      	ldr	r3, [pc, #160]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	22ff      	movs	r2, #255	; 0xff
 80011d0:	75da      	strb	r2, [r3, #23]
				break;
 80011d2:	e047      	b.n	8001264 <Modbus_Protocal_Worker+0x204>
			}

			//check Slave Address
			if(hModbus->modbusUartStructure.MessageBufferRx[0] != hModbus->slaveAddress)
 80011d4:	4b25      	ldr	r3, [pc, #148]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	f893 2272 	ldrb.w	r2, [r3, #626]	; 0x272
 80011dc:	4b23      	ldr	r3, [pc, #140]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	781b      	ldrb	r3, [r3, #0]
 80011e2:	429a      	cmp	r2, r3
 80011e4:	d113      	bne.n	800120e <Modbus_Protocal_Worker+0x1ae>
				break;

			//copy recivced frame
			memcpy(hModbus->Rxframe,
 80011e6:	4b21      	ldr	r3, [pc, #132]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	f103 0019 	add.w	r0, r3, #25
					hModbus->modbusUartStructure.MessageBufferRx+1,
 80011ee:	4b1f      	ldr	r3, [pc, #124]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	f203 2372 	addw	r3, r3, #626	; 0x272
			memcpy(hModbus->Rxframe,
 80011f6:	1c59      	adds	r1, r3, #1
					hModbus->modbusUartStructure.RxTail-3);
 80011f8:	4b1c      	ldr	r3, [pc, #112]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 8001200:	3b03      	subs	r3, #3
			memcpy(hModbus->Rxframe,
 8001202:	461a      	mov	r2, r3
 8001204:	f00a fb3c 	bl	800b880 <memcpy>

			//execute command
			Modbus_frame_response();
 8001208:	f000 f910 	bl	800142c <Modbus_frame_response>
 800120c:	e001      	b.n	8001212 <Modbus_Protocal_Worker+0x1b2>
				break;
 800120e:	bf00      	nop
					}
		break;


	}
}
 8001210:	e028      	b.n	8001264 <Modbus_Protocal_Worker+0x204>
		if(hModbus->Flag_T35TimeOut)
 8001212:	4b16      	ldr	r3, [pc, #88]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	7d5b      	ldrb	r3, [r3, #21]
 8001218:	2b00      	cmp	r3, #0
 800121a:	d020      	beq.n	800125e <Modbus_Protocal_Worker+0x1fe>
			hModbus->Mstatus = Modbus_state_Idle;
 800121c:	4b13      	ldr	r3, [pc, #76]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	2201      	movs	r2, #1
 8001222:	761a      	strb	r2, [r3, #24]
			HAL_UART_AbortReceive(hModbus->huart);
 8001224:	4b11      	ldr	r3, [pc, #68]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	68db      	ldr	r3, [r3, #12]
 800122a:	4618      	mov	r0, r3
 800122c:	f009 fa14 	bl	800a658 <HAL_UART_AbortReceive>
		break;
 8001230:	e015      	b.n	800125e <Modbus_Protocal_Worker+0x1fe>
		if(hModbus->huart->gState==HAL_UART_STATE_READY)
 8001232:	4b0e      	ldr	r3, [pc, #56]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	68db      	ldr	r3, [r3, #12]
 8001238:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800123c:	b2db      	uxtb	r3, r3
 800123e:	2b20      	cmp	r3, #32
 8001240:	d10f      	bne.n	8001262 <Modbus_Protocal_Worker+0x202>
			hModbus->TxCount=0;
 8001242:	4b0a      	ldr	r3, [pc, #40]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	2200      	movs	r2, #0
 8001248:	f883 2271 	strb.w	r2, [r3, #625]	; 0x271
			hModbus->Mstatus = Modbus_state_Idle;
 800124c:	4b07      	ldr	r3, [pc, #28]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	2201      	movs	r2, #1
 8001252:	761a      	strb	r2, [r3, #24]
		break;
 8001254:	e005      	b.n	8001262 <Modbus_Protocal_Worker+0x202>
		break;
 8001256:	bf00      	nop
 8001258:	e004      	b.n	8001264 <Modbus_Protocal_Worker+0x204>
		break;
 800125a:	bf00      	nop
 800125c:	e002      	b.n	8001264 <Modbus_Protocal_Worker+0x204>
		break;
 800125e:	bf00      	nop
 8001260:	e000      	b.n	8001264 <Modbus_Protocal_Worker+0x204>
		break;
 8001262:	bf00      	nop
}
 8001264:	bf00      	nop
 8001266:	3708      	adds	r7, #8
 8001268:	46bd      	mov	sp, r7
 800126a:	bd80      	pop	{r7, pc}
 800126c:	20000308 	.word	0x20000308

08001270 <modbusWrite1Register>:
void modbusWrite1Register() //function 06
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b082      	sub	sp, #8
 8001274:	af00      	add	r7, sp, #0

	//write data to register
	uint16_t startAddress = (hModbus->Rxframe[1]<<8)+(hModbus->Rxframe[2]);
 8001276:	4b1e      	ldr	r3, [pc, #120]	; (80012f0 <modbusWrite1Register+0x80>)
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	7e9b      	ldrb	r3, [r3, #26]
 800127c:	b29b      	uxth	r3, r3
 800127e:	021b      	lsls	r3, r3, #8
 8001280:	b29a      	uxth	r2, r3
 8001282:	4b1b      	ldr	r3, [pc, #108]	; (80012f0 <modbusWrite1Register+0x80>)
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	7edb      	ldrb	r3, [r3, #27]
 8001288:	b29b      	uxth	r3, r3
 800128a:	4413      	add	r3, r2
 800128c:	80fb      	strh	r3, [r7, #6]

	if(startAddress > hModbus->RegisterSize)
 800128e:	88fa      	ldrh	r2, [r7, #6]
 8001290:	4b17      	ldr	r3, [pc, #92]	; (80012f0 <modbusWrite1Register+0x80>)
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	689b      	ldr	r3, [r3, #8]
 8001296:	429a      	cmp	r2, r3
 8001298:	d903      	bls.n	80012a2 <modbusWrite1Register+0x32>
		{
			 ModbusErrorReply(Modbus_RecvFrame_IllegalDataAddress);
 800129a:	2002      	movs	r0, #2
 800129c:	f000 f8a4 	bl	80013e8 <ModbusErrorReply>
			 return;
 80012a0:	e023      	b.n	80012ea <modbusWrite1Register+0x7a>
		}


	hModbus->RegisterAddress[startAddress].U8[1] = hModbus->Rxframe[3];
 80012a2:	4b13      	ldr	r3, [pc, #76]	; (80012f0 <modbusWrite1Register+0x80>)
 80012a4:	681a      	ldr	r2, [r3, #0]
 80012a6:	4b12      	ldr	r3, [pc, #72]	; (80012f0 <modbusWrite1Register+0x80>)
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	6859      	ldr	r1, [r3, #4]
 80012ac:	88fb      	ldrh	r3, [r7, #6]
 80012ae:	005b      	lsls	r3, r3, #1
 80012b0:	440b      	add	r3, r1
 80012b2:	7f12      	ldrb	r2, [r2, #28]
 80012b4:	705a      	strb	r2, [r3, #1]
	hModbus->RegisterAddress[startAddress].U8[0] = hModbus->Rxframe[4];
 80012b6:	4b0e      	ldr	r3, [pc, #56]	; (80012f0 <modbusWrite1Register+0x80>)
 80012b8:	681a      	ldr	r2, [r3, #0]
 80012ba:	4b0d      	ldr	r3, [pc, #52]	; (80012f0 <modbusWrite1Register+0x80>)
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	6859      	ldr	r1, [r3, #4]
 80012c0:	88fb      	ldrh	r3, [r7, #6]
 80012c2:	005b      	lsls	r3, r3, #1
 80012c4:	440b      	add	r3, r1
 80012c6:	7f52      	ldrb	r2, [r2, #29]
 80012c8:	701a      	strb	r2, [r3, #0]



	//generate response
	memcpy(hModbus->Txframe,
 80012ca:	4b09      	ldr	r3, [pc, #36]	; (80012f0 <modbusWrite1Register+0x80>)
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	f203 1045 	addw	r0, r3, #325	; 0x145
			hModbus->Rxframe,
 80012d2:	4b07      	ldr	r3, [pc, #28]	; (80012f0 <modbusWrite1Register+0x80>)
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	3319      	adds	r3, #25
	memcpy(hModbus->Txframe,
 80012d8:	2208      	movs	r2, #8
 80012da:	4619      	mov	r1, r3
 80012dc:	f00a fad0 	bl	800b880 <memcpy>
			8);
	//set number of byte to sent
	hModbus->TxCount=5;
 80012e0:	4b03      	ldr	r3, [pc, #12]	; (80012f0 <modbusWrite1Register+0x80>)
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	2205      	movs	r2, #5
 80012e6:	f883 2271 	strb.w	r2, [r3, #625]	; 0x271



}
 80012ea:	3708      	adds	r7, #8
 80012ec:	46bd      	mov	sp, r7
 80012ee:	bd80      	pop	{r7, pc}
 80012f0:	20000308 	.word	0x20000308

080012f4 <modbusRead1Register>:

void modbusRead1Register() // function 03
{
 80012f4:	b590      	push	{r4, r7, lr}
 80012f6:	b083      	sub	sp, #12
 80012f8:	af00      	add	r7, sp, #0



	uint16_t numberOfDataToRead =((hModbus->Rxframe[3]<<8)+(hModbus->Rxframe[4]));
 80012fa:	4b3a      	ldr	r3, [pc, #232]	; (80013e4 <modbusRead1Register+0xf0>)
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	7f1b      	ldrb	r3, [r3, #28]
 8001300:	b29b      	uxth	r3, r3
 8001302:	021b      	lsls	r3, r3, #8
 8001304:	b29a      	uxth	r2, r3
 8001306:	4b37      	ldr	r3, [pc, #220]	; (80013e4 <modbusRead1Register+0xf0>)
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	7f5b      	ldrb	r3, [r3, #29]
 800130c:	b29b      	uxth	r3, r3
 800130e:	4413      	add	r3, r2
 8001310:	80fb      	strh	r3, [r7, #6]
	uint16_t startAddress =((hModbus->Rxframe[1]<<8)+(hModbus->Rxframe[2]));
 8001312:	4b34      	ldr	r3, [pc, #208]	; (80013e4 <modbusRead1Register+0xf0>)
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	7e9b      	ldrb	r3, [r3, #26]
 8001318:	b29b      	uxth	r3, r3
 800131a:	021b      	lsls	r3, r3, #8
 800131c:	b29a      	uxth	r2, r3
 800131e:	4b31      	ldr	r3, [pc, #196]	; (80013e4 <modbusRead1Register+0xf0>)
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	7edb      	ldrb	r3, [r3, #27]
 8001324:	b29b      	uxth	r3, r3
 8001326:	4413      	add	r3, r2
 8001328:	80bb      	strh	r3, [r7, #4]

	//check quantity and address range

	if(numberOfDataToRead <1 ||numberOfDataToRead > 0x7D)
 800132a:	88fb      	ldrh	r3, [r7, #6]
 800132c:	2b00      	cmp	r3, #0
 800132e:	d002      	beq.n	8001336 <modbusRead1Register+0x42>
 8001330:	88fb      	ldrh	r3, [r7, #6]
 8001332:	2b7d      	cmp	r3, #125	; 0x7d
 8001334:	d903      	bls.n	800133e <modbusRead1Register+0x4a>
	{
		 ModbusErrorReply(Modbus_RecvFrame_IllegalDataValue);
 8001336:	2003      	movs	r0, #3
 8001338:	f000 f856 	bl	80013e8 <ModbusErrorReply>
		 return;
 800133c:	e04e      	b.n	80013dc <modbusRead1Register+0xe8>
	}

	if(startAddress > hModbus->RegisterSize || (startAddress +  numberOfDataToRead) > hModbus->RegisterSize)
 800133e:	88ba      	ldrh	r2, [r7, #4]
 8001340:	4b28      	ldr	r3, [pc, #160]	; (80013e4 <modbusRead1Register+0xf0>)
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	689b      	ldr	r3, [r3, #8]
 8001346:	429a      	cmp	r2, r3
 8001348:	d808      	bhi.n	800135c <modbusRead1Register+0x68>
 800134a:	88ba      	ldrh	r2, [r7, #4]
 800134c:	88fb      	ldrh	r3, [r7, #6]
 800134e:	4413      	add	r3, r2
 8001350:	461a      	mov	r2, r3
 8001352:	4b24      	ldr	r3, [pc, #144]	; (80013e4 <modbusRead1Register+0xf0>)
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	689b      	ldr	r3, [r3, #8]
 8001358:	429a      	cmp	r2, r3
 800135a:	d903      	bls.n	8001364 <modbusRead1Register+0x70>
	{
		 ModbusErrorReply(Modbus_RecvFrame_IllegalDataAddress);
 800135c:	2002      	movs	r0, #2
 800135e:	f000 f843 	bl	80013e8 <ModbusErrorReply>
		 return;
 8001362:	e03b      	b.n	80013dc <modbusRead1Register+0xe8>
	}


	//generate response
	hModbus->Txframe[0] = Modbus_function_Read_Holding_Register;
 8001364:	4b1f      	ldr	r3, [pc, #124]	; (80013e4 <modbusRead1Register+0xf0>)
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	2203      	movs	r2, #3
 800136a:	f883 2145 	strb.w	r2, [r3, #325]	; 0x145
	hModbus->Txframe[1] = (2*numberOfDataToRead) & 0xFF;
 800136e:	88fb      	ldrh	r3, [r7, #6]
 8001370:	b2da      	uxtb	r2, r3
 8001372:	4b1c      	ldr	r3, [pc, #112]	; (80013e4 <modbusRead1Register+0xf0>)
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	0052      	lsls	r2, r2, #1
 8001378:	b2d2      	uxtb	r2, r2
 800137a:	f883 2146 	strb.w	r2, [r3, #326]	; 0x146
	register int i;
	for(i=0; i<numberOfDataToRead;i++)
 800137e:	2400      	movs	r4, #0
 8001380:	e020      	b.n	80013c4 <modbusRead1Register+0xd0>
	{
		hModbus->Txframe[2*i+2]=hModbus->RegisterAddress[startAddress+i].U8[1];
 8001382:	4b18      	ldr	r3, [pc, #96]	; (80013e4 <modbusRead1Register+0xf0>)
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	685a      	ldr	r2, [r3, #4]
 8001388:	88bb      	ldrh	r3, [r7, #4]
 800138a:	4423      	add	r3, r4
 800138c:	005b      	lsls	r3, r3, #1
 800138e:	18d1      	adds	r1, r2, r3
 8001390:	4b14      	ldr	r3, [pc, #80]	; (80013e4 <modbusRead1Register+0xf0>)
 8001392:	681a      	ldr	r2, [r3, #0]
 8001394:	1c63      	adds	r3, r4, #1
 8001396:	005b      	lsls	r3, r3, #1
 8001398:	7849      	ldrb	r1, [r1, #1]
 800139a:	4413      	add	r3, r2
 800139c:	460a      	mov	r2, r1
 800139e:	f883 2145 	strb.w	r2, [r3, #325]	; 0x145
		hModbus->Txframe[2*i+3]=hModbus->RegisterAddress[startAddress+i].U8[0];
 80013a2:	4b10      	ldr	r3, [pc, #64]	; (80013e4 <modbusRead1Register+0xf0>)
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	685a      	ldr	r2, [r3, #4]
 80013a8:	88bb      	ldrh	r3, [r7, #4]
 80013aa:	4423      	add	r3, r4
 80013ac:	005b      	lsls	r3, r3, #1
 80013ae:	18d1      	adds	r1, r2, r3
 80013b0:	4b0c      	ldr	r3, [pc, #48]	; (80013e4 <modbusRead1Register+0xf0>)
 80013b2:	681a      	ldr	r2, [r3, #0]
 80013b4:	0063      	lsls	r3, r4, #1
 80013b6:	3303      	adds	r3, #3
 80013b8:	7809      	ldrb	r1, [r1, #0]
 80013ba:	4413      	add	r3, r2
 80013bc:	460a      	mov	r2, r1
 80013be:	f883 2145 	strb.w	r2, [r3, #325]	; 0x145
	for(i=0; i<numberOfDataToRead;i++)
 80013c2:	3401      	adds	r4, #1
 80013c4:	88fb      	ldrh	r3, [r7, #6]
 80013c6:	429c      	cmp	r4, r3
 80013c8:	dbdb      	blt.n	8001382 <modbusRead1Register+0x8e>
	}
	hModbus->TxCount = 2+2*numberOfDataToRead;
 80013ca:	88fb      	ldrh	r3, [r7, #6]
 80013cc:	3301      	adds	r3, #1
 80013ce:	b2da      	uxtb	r2, r3
 80013d0:	4b04      	ldr	r3, [pc, #16]	; (80013e4 <modbusRead1Register+0xf0>)
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	0052      	lsls	r2, r2, #1
 80013d6:	b2d2      	uxtb	r2, r2
 80013d8:	f883 2271 	strb.w	r2, [r3, #625]	; 0x271

}
 80013dc:	370c      	adds	r7, #12
 80013de:	46bd      	mov	sp, r7
 80013e0:	bd90      	pop	{r4, r7, pc}
 80013e2:	bf00      	nop
 80013e4:	20000308 	.word	0x20000308

080013e8 <ModbusErrorReply>:

void ModbusErrorReply(uint8_t Errorcode)
{
 80013e8:	b480      	push	{r7}
 80013ea:	b083      	sub	sp, #12
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	4603      	mov	r3, r0
 80013f0:	71fb      	strb	r3, [r7, #7]
	hModbus->Txframe[0] = hModbus->Rxframe[0] | 0x80;
 80013f2:	4b0d      	ldr	r3, [pc, #52]	; (8001428 <ModbusErrorReply+0x40>)
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	7e5a      	ldrb	r2, [r3, #25]
 80013f8:	4b0b      	ldr	r3, [pc, #44]	; (8001428 <ModbusErrorReply+0x40>)
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8001400:	b2d2      	uxtb	r2, r2
 8001402:	f883 2145 	strb.w	r2, [r3, #325]	; 0x145
	hModbus->Txframe[1] = Errorcode;
 8001406:	4b08      	ldr	r3, [pc, #32]	; (8001428 <ModbusErrorReply+0x40>)
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	79fa      	ldrb	r2, [r7, #7]
 800140c:	f883 2146 	strb.w	r2, [r3, #326]	; 0x146
	hModbus->TxCount = 2;
 8001410:	4b05      	ldr	r3, [pc, #20]	; (8001428 <ModbusErrorReply+0x40>)
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	2202      	movs	r2, #2
 8001416:	f883 2271 	strb.w	r2, [r3, #625]	; 0x271
}
 800141a:	bf00      	nop
 800141c:	370c      	adds	r7, #12
 800141e:	46bd      	mov	sp, r7
 8001420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001424:	4770      	bx	lr
 8001426:	bf00      	nop
 8001428:	20000308 	.word	0x20000308

0800142c <Modbus_frame_response>:

void Modbus_frame_response()
{
 800142c:	b580      	push	{r7, lr}
 800142e:	af00      	add	r7, sp, #0
	switch(hModbus->Rxframe[0]) //check funcion
 8001430:	4b09      	ldr	r3, [pc, #36]	; (8001458 <Modbus_frame_response+0x2c>)
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	7e5b      	ldrb	r3, [r3, #25]
 8001436:	2b03      	cmp	r3, #3
 8001438:	d004      	beq.n	8001444 <Modbus_frame_response+0x18>
 800143a:	2b06      	cmp	r3, #6
 800143c:	d105      	bne.n	800144a <Modbus_frame_response+0x1e>
	{
	case Modbus_function_Write_SingleRegister:
		modbusWrite1Register();
 800143e:	f7ff ff17 	bl	8001270 <modbusWrite1Register>
		break;
 8001442:	e006      	b.n	8001452 <Modbus_frame_response+0x26>
	case Modbus_function_Read_Holding_Register:
		modbusRead1Register();
 8001444:	f7ff ff56 	bl	80012f4 <modbusRead1Register>
		break;
 8001448:	e003      	b.n	8001452 <Modbus_frame_response+0x26>
	default:
		 ModbusErrorReply(Modbus_RecvFrame_IllegalFunction);
 800144a:	2001      	movs	r0, #1
 800144c:	f7ff ffcc 	bl	80013e8 <ModbusErrorReply>
		break;
 8001450:	bf00      	nop

	}
}
 8001452:	bf00      	nop
 8001454:	bd80      	pop	{r7, pc}
 8001456:	bf00      	nop
 8001458:	20000308 	.word	0x20000308

0800145c <Modbus_Emission>:

void Modbus_Emission()
{
 800145c:	b580      	push	{r7, lr}
 800145e:	b082      	sub	sp, #8
 8001460:	af00      	add	r7, sp, #0
	if(hModbus->huart->gState==HAL_UART_STATE_READY)
 8001462:	4b3d      	ldr	r3, [pc, #244]	; (8001558 <Modbus_Emission+0xfc>)
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	68db      	ldr	r3, [r3, #12]
 8001468:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800146c:	b2db      	uxtb	r3, r3
 800146e:	2b20      	cmp	r3, #32
 8001470:	d15e      	bne.n	8001530 <Modbus_Emission+0xd4>
	{
		//generate response package
		hModbus->modbusUartStructure.MessageBufferTx[0] = hModbus->slaveAddress;
 8001472:	4b39      	ldr	r3, [pc, #228]	; (8001558 <Modbus_Emission+0xfc>)
 8001474:	681a      	ldr	r2, [r3, #0]
 8001476:	4b38      	ldr	r3, [pc, #224]	; (8001558 <Modbus_Emission+0xfc>)
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	7812      	ldrb	r2, [r2, #0]
 800147c:	f883 23a4 	strb.w	r2, [r3, #932]	; 0x3a4

		memcpy
		(
				hModbus->modbusUartStructure.MessageBufferTx+1,
 8001480:	4b35      	ldr	r3, [pc, #212]	; (8001558 <Modbus_Emission+0xfc>)
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	f503 7369 	add.w	r3, r3, #932	; 0x3a4
		memcpy
 8001488:	1c58      	adds	r0, r3, #1
				hModbus->Txframe,
 800148a:	4b33      	ldr	r3, [pc, #204]	; (8001558 <Modbus_Emission+0xfc>)
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	f203 1145 	addw	r1, r3, #325	; 0x145
				hModbus->TxCount
 8001492:	4b31      	ldr	r3, [pc, #196]	; (8001558 <Modbus_Emission+0xfc>)
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	f893 3271 	ldrb.w	r3, [r3, #625]	; 0x271
		memcpy
 800149a:	461a      	mov	r2, r3
 800149c:	f00a f9f0 	bl	800b880 <memcpy>
		);

		hModbus->modbusUartStructure.TxTail = hModbus->TxCount+3;
 80014a0:	4b2d      	ldr	r3, [pc, #180]	; (8001558 <Modbus_Emission+0xfc>)
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	f893 3271 	ldrb.w	r3, [r3, #625]	; 0x271
 80014a8:	b29a      	uxth	r2, r3
 80014aa:	4b2b      	ldr	r3, [pc, #172]	; (8001558 <Modbus_Emission+0xfc>)
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	3203      	adds	r2, #3
 80014b0:	b292      	uxth	r2, r2
 80014b2:	f8a3 24d4 	strh.w	r2, [r3, #1236]	; 0x4d4

		u16u8_t CalculateCRC;
		CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferTx,
 80014b6:	4b28      	ldr	r3, [pc, #160]	; (8001558 <Modbus_Emission+0xfc>)
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	f503 7269 	add.w	r2, r3, #932	; 0x3a4
				hModbus->modbusUartStructure.TxTail - 2);
 80014be:	4b26      	ldr	r3, [pc, #152]	; (8001558 <Modbus_Emission+0xfc>)
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	; 0x4d4
		CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferTx,
 80014c6:	3b02      	subs	r3, #2
 80014c8:	4619      	mov	r1, r3
 80014ca:	4610      	mov	r0, r2
 80014cc:	f7ff fd92 	bl	8000ff4 <CRC16>
 80014d0:	4603      	mov	r3, r0
 80014d2:	80bb      	strh	r3, [r7, #4]

		hModbus->modbusUartStructure.MessageBufferTx[hModbus->modbusUartStructure.TxTail-2]
 80014d4:	4b20      	ldr	r3, [pc, #128]	; (8001558 <Modbus_Emission+0xfc>)
 80014d6:	681a      	ldr	r2, [r3, #0]
 80014d8:	4b1f      	ldr	r3, [pc, #124]	; (8001558 <Modbus_Emission+0xfc>)
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	; 0x4d4
 80014e0:	3b02      	subs	r3, #2
													 =CalculateCRC.U8[0];
 80014e2:	7939      	ldrb	r1, [r7, #4]
 80014e4:	4413      	add	r3, r2
 80014e6:	460a      	mov	r2, r1
 80014e8:	f883 23a4 	strb.w	r2, [r3, #932]	; 0x3a4

		hModbus->modbusUartStructure.MessageBufferTx[hModbus->modbusUartStructure.TxTail-1]
 80014ec:	4b1a      	ldr	r3, [pc, #104]	; (8001558 <Modbus_Emission+0xfc>)
 80014ee:	681a      	ldr	r2, [r3, #0]
 80014f0:	4b19      	ldr	r3, [pc, #100]	; (8001558 <Modbus_Emission+0xfc>)
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	; 0x4d4
 80014f8:	3b01      	subs	r3, #1
													 =CalculateCRC.U8[1];
 80014fa:	7979      	ldrb	r1, [r7, #5]
 80014fc:	4413      	add	r3, r2
 80014fe:	460a      	mov	r2, r1
 8001500:	f883 23a4 	strb.w	r2, [r3, #932]	; 0x3a4


		//sent modbus

		if(hModbus->huart->gState==HAL_UART_STATE_READY)
 8001504:	4b14      	ldr	r3, [pc, #80]	; (8001558 <Modbus_Emission+0xfc>)
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	68db      	ldr	r3, [r3, #12]
 800150a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800150e:	b2db      	uxtb	r3, r3
 8001510:	2b20      	cmp	r3, #32
 8001512:	d10d      	bne.n	8001530 <Modbus_Emission+0xd4>
		{
			HAL_UART_Transmit_DMA(hModbus->huart
 8001514:	4b10      	ldr	r3, [pc, #64]	; (8001558 <Modbus_Emission+0xfc>)
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	68d8      	ldr	r0, [r3, #12]
					,hModbus->modbusUartStructure.MessageBufferTx
 800151a:	4b0f      	ldr	r3, [pc, #60]	; (8001558 <Modbus_Emission+0xfc>)
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	f503 7169 	add.w	r1, r3, #932	; 0x3a4
					,hModbus->modbusUartStructure.TxTail);
 8001522:	4b0d      	ldr	r3, [pc, #52]	; (8001558 <Modbus_Emission+0xfc>)
 8001524:	681b      	ldr	r3, [r3, #0]
			HAL_UART_Transmit_DMA(hModbus->huart
 8001526:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	; 0x4d4
 800152a:	461a      	mov	r2, r3
 800152c:	f009 f816 	bl	800a55c <HAL_UART_Transmit_DMA>



	}
	/*reset Timer flag*/
	hModbus->Flag_T15TimeOut = 0;
 8001530:	4b09      	ldr	r3, [pc, #36]	; (8001558 <Modbus_Emission+0xfc>)
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	2200      	movs	r2, #0
 8001536:	751a      	strb	r2, [r3, #20]
	hModbus->Flag_T35TimeOut = 0;
 8001538:	4b07      	ldr	r3, [pc, #28]	; (8001558 <Modbus_Emission+0xfc>)
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	2200      	movs	r2, #0
 800153e:	755a      	strb	r2, [r3, #21]
	hModbus->Flag_URev =0;
 8001540:	4b05      	ldr	r3, [pc, #20]	; (8001558 <Modbus_Emission+0xfc>)
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	2200      	movs	r2, #0
 8001546:	759a      	strb	r2, [r3, #22]
	/*set state*/
	hModbus->Mstatus= Modbus_state_Emission;
 8001548:	4b03      	ldr	r3, [pc, #12]	; (8001558 <Modbus_Emission+0xfc>)
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	2202      	movs	r2, #2
 800154e:	761a      	strb	r2, [r3, #24]
}
 8001550:	bf00      	nop
 8001552:	3708      	adds	r7, #8
 8001554:	46bd      	mov	sp, r7
 8001556:	bd80      	pop	{r7, pc}
 8001558:	20000308 	.word	0x20000308

0800155c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001560:	f002 fcf2 	bl	8003f48 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001564:	f000 f878 	bl	8001658 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001568:	f000 fb94 	bl	8001c94 <MX_GPIO_Init>
  MX_DMA_Init();
 800156c:	f000 fb5c 	bl	8001c28 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001570:	f000 fb2e 	bl	8001bd0 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 8001574:	f000 f966 	bl	8001844 <MX_TIM1_Init>
  MX_TIM5_Init();
 8001578:	f000 fa82 	bl	8001a80 <MX_TIM5_Init>
  MX_TIM2_Init();
 800157c:	f000 f9e6 	bl	800194c <MX_TIM2_Init>
  MX_ADC1_Init();
 8001580:	f000 f8d2 	bl	8001728 <MX_ADC1_Init>
  MX_TIM3_Init();
 8001584:	f000 fa2e 	bl	80019e4 <MX_TIM3_Init>
  MX_TIM11_Init();
 8001588:	f000 face 	bl	8001b28 <MX_TIM11_Init>
  MX_I2C2_Init();
 800158c:	f000 f92c 	bl	80017e8 <MX_I2C2_Init>
  /* USER CODE BEGIN 2 */
	HAL_TIM_Encoder_Start(&htim5, TIM_CHANNEL_1 | TIM_CHANNEL_2);
 8001590:	2104      	movs	r1, #4
 8001592:	4824      	ldr	r0, [pc, #144]	; (8001624 <main+0xc8>)
 8001594:	f007 fd6e 	bl	8009074 <HAL_TIM_Encoder_Start>

	HAL_TIM_Base_Start(&htim1);
 8001598:	4823      	ldr	r0, [pc, #140]	; (8001628 <main+0xcc>)
 800159a:	f007 f9bb 	bl	8008914 <HAL_TIM_Base_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800159e:	2100      	movs	r1, #0
 80015a0:	4821      	ldr	r0, [pc, #132]	; (8001628 <main+0xcc>)
 80015a2:	f007 fb35 	bl	8008c10 <HAL_TIM_PWM_Start>

	HAL_TIM_Base_Start_IT(&htim2);
 80015a6:	4821      	ldr	r0, [pc, #132]	; (800162c <main+0xd0>)
 80015a8:	f007 fa0e 	bl	80089c8 <HAL_TIM_Base_Start_IT>

	HAL_ADC_Start_DMA(&hadc1, (uint16_t*) buffer, 20);
 80015ac:	2214      	movs	r2, #20
 80015ae:	4920      	ldr	r1, [pc, #128]	; (8001630 <main+0xd4>)
 80015b0:	4820      	ldr	r0, [pc, #128]	; (8001634 <main+0xd8>)
 80015b2:	f002 fd7f 	bl	80040b4 <HAL_ADC_Start_DMA>

	hmodbus.huart = &huart2;
 80015b6:	4b20      	ldr	r3, [pc, #128]	; (8001638 <main+0xdc>)
 80015b8:	4a20      	ldr	r2, [pc, #128]	; (800163c <main+0xe0>)
 80015ba:	60da      	str	r2, [r3, #12]
	hmodbus.htim = &htim11;
 80015bc:	4b1e      	ldr	r3, [pc, #120]	; (8001638 <main+0xdc>)
 80015be:	4a20      	ldr	r2, [pc, #128]	; (8001640 <main+0xe4>)
 80015c0:	611a      	str	r2, [r3, #16]
	hmodbus.slaveAddress = 0x15;
 80015c2:	4b1d      	ldr	r3, [pc, #116]	; (8001638 <main+0xdc>)
 80015c4:	2215      	movs	r2, #21
 80015c6:	701a      	strb	r2, [r3, #0]
	hmodbus.RegisterSize = 70; // 70
 80015c8:	4b1b      	ldr	r3, [pc, #108]	; (8001638 <main+0xdc>)
 80015ca:	2246      	movs	r2, #70	; 0x46
 80015cc:	609a      	str	r2, [r3, #8]
	Modbus_init(&hmodbus, registerFrame);
 80015ce:	491d      	ldr	r1, [pc, #116]	; (8001644 <main+0xe8>)
 80015d0:	4819      	ldr	r0, [pc, #100]	; (8001638 <main+0xdc>)
 80015d2:	f7ff fcb9 	bl	8000f48 <Modbus_init>
  /* USER CODE BEGIN WHILE */
	while (1) {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		Modbus_Protocal_Worker();
 80015d6:	f7ff fd43 	bl	8001060 <Modbus_Protocal_Worker>
		static uint32_t timestamp = 0;
		handleEmergency();
 80015da:	f002 f869 	bl	80036b0 <handleEmergency>
		if (HAL_GetTick() >= timestamp) {
 80015de:	f002 fd19 	bl	8004014 <HAL_GetTick>
 80015e2:	4602      	mov	r2, r0
 80015e4:	4b18      	ldr	r3, [pc, #96]	; (8001648 <main+0xec>)
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	429a      	cmp	r2, r3
 80015ea:	d3f4      	bcc.n	80015d6 <main+0x7a>
			timestamp = HAL_GetTick() + 100;
 80015ec:	f002 fd12 	bl	8004014 <HAL_GetTick>
 80015f0:	4603      	mov	r3, r0
 80015f2:	3364      	adds	r3, #100	; 0x64
 80015f4:	4a14      	ldr	r2, [pc, #80]	; (8001648 <main+0xec>)
 80015f6:	6013      	str	r3, [r2, #0]
			registerFrame[0].U16 = 22881; // WRITE : Heartbeat Protocol
 80015f8:	4b12      	ldr	r3, [pc, #72]	; (8001644 <main+0xe8>)
 80015fa:	f645 1261 	movw	r2, #22881	; 0x5961
 80015fe:	801a      	strh	r2, [r3, #0]
			joyDisplayLED();
 8001600:	f001 feee 	bl	80033e0 <joyDisplayLED>
			if (endEffectorWriteFlag) {
 8001604:	4b11      	ldr	r3, [pc, #68]	; (800164c <main+0xf0>)
 8001606:	781b      	ldrb	r3, [r3, #0]
 8001608:	2b00      	cmp	r3, #0
 800160a:	d0e4      	beq.n	80015d6 <main+0x7a>
				endEffectorControl(selectMode, selectStatus);
 800160c:	4b10      	ldr	r3, [pc, #64]	; (8001650 <main+0xf4>)
 800160e:	781b      	ldrb	r3, [r3, #0]
 8001610:	4a10      	ldr	r2, [pc, #64]	; (8001654 <main+0xf8>)
 8001612:	7812      	ldrb	r2, [r2, #0]
 8001614:	4611      	mov	r1, r2
 8001616:	4618      	mov	r0, r3
 8001618:	f002 f880 	bl	800371c <endEffectorControl>
				endEffectorWriteFlag = 0;
 800161c:	4b0b      	ldr	r3, [pc, #44]	; (800164c <main+0xf0>)
 800161e:	2200      	movs	r2, #0
 8001620:	701a      	strb	r2, [r3, #0]
	while (1) {
 8001622:	e7d8      	b.n	80015d6 <main+0x7a>
 8001624:	20000624 	.word	0x20000624
 8001628:	20000408 	.word	0x20000408
 800162c:	200004bc 	.word	0x200004bc
 8001630:	20000dcc 	.word	0x20000dcc
 8001634:	2000030c 	.word	0x2000030c
 8001638:	20000860 	.word	0x20000860
 800163c:	2000078c 	.word	0x2000078c
 8001640:	200006d8 	.word	0x200006d8
 8001644:	20000d38 	.word	0x20000d38
 8001648:	20000f3c 	.word	0x20000f3c
 800164c:	20000f34 	.word	0x20000f34
 8001650:	20000f35 	.word	0x20000f35
 8001654:	20000f36 	.word	0x20000f36

08001658 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	b094      	sub	sp, #80	; 0x50
 800165c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800165e:	f107 0320 	add.w	r3, r7, #32
 8001662:	2230      	movs	r2, #48	; 0x30
 8001664:	2100      	movs	r1, #0
 8001666:	4618      	mov	r0, r3
 8001668:	f00a f918 	bl	800b89c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800166c:	f107 030c 	add.w	r3, r7, #12
 8001670:	2200      	movs	r2, #0
 8001672:	601a      	str	r2, [r3, #0]
 8001674:	605a      	str	r2, [r3, #4]
 8001676:	609a      	str	r2, [r3, #8]
 8001678:	60da      	str	r2, [r3, #12]
 800167a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800167c:	2300      	movs	r3, #0
 800167e:	60bb      	str	r3, [r7, #8]
 8001680:	4b27      	ldr	r3, [pc, #156]	; (8001720 <SystemClock_Config+0xc8>)
 8001682:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001684:	4a26      	ldr	r2, [pc, #152]	; (8001720 <SystemClock_Config+0xc8>)
 8001686:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800168a:	6413      	str	r3, [r2, #64]	; 0x40
 800168c:	4b24      	ldr	r3, [pc, #144]	; (8001720 <SystemClock_Config+0xc8>)
 800168e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001690:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001694:	60bb      	str	r3, [r7, #8]
 8001696:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001698:	2300      	movs	r3, #0
 800169a:	607b      	str	r3, [r7, #4]
 800169c:	4b21      	ldr	r3, [pc, #132]	; (8001724 <SystemClock_Config+0xcc>)
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	4a20      	ldr	r2, [pc, #128]	; (8001724 <SystemClock_Config+0xcc>)
 80016a2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80016a6:	6013      	str	r3, [r2, #0]
 80016a8:	4b1e      	ldr	r3, [pc, #120]	; (8001724 <SystemClock_Config+0xcc>)
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80016b0:	607b      	str	r3, [r7, #4]
 80016b2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80016b4:	2302      	movs	r3, #2
 80016b6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80016b8:	2301      	movs	r3, #1
 80016ba:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80016bc:	2310      	movs	r3, #16
 80016be:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80016c0:	2302      	movs	r3, #2
 80016c2:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80016c4:	2300      	movs	r3, #0
 80016c6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80016c8:	2308      	movs	r3, #8
 80016ca:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 80016cc:	2364      	movs	r3, #100	; 0x64
 80016ce:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80016d0:	2302      	movs	r3, #2
 80016d2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80016d4:	2304      	movs	r3, #4
 80016d6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80016d8:	f107 0320 	add.w	r3, r7, #32
 80016dc:	4618      	mov	r0, r3
 80016de:	f006 fc25 	bl	8007f2c <HAL_RCC_OscConfig>
 80016e2:	4603      	mov	r3, r0
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d001      	beq.n	80016ec <SystemClock_Config+0x94>
  {
    Error_Handler();
 80016e8:	f002 f8d8 	bl	800389c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80016ec:	230f      	movs	r3, #15
 80016ee:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80016f0:	2302      	movs	r3, #2
 80016f2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80016f4:	2300      	movs	r3, #0
 80016f6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80016f8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80016fc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80016fe:	2300      	movs	r3, #0
 8001700:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001702:	f107 030c 	add.w	r3, r7, #12
 8001706:	2103      	movs	r1, #3
 8001708:	4618      	mov	r0, r3
 800170a:	f006 fe87 	bl	800841c <HAL_RCC_ClockConfig>
 800170e:	4603      	mov	r3, r0
 8001710:	2b00      	cmp	r3, #0
 8001712:	d001      	beq.n	8001718 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001714:	f002 f8c2 	bl	800389c <Error_Handler>
  }
}
 8001718:	bf00      	nop
 800171a:	3750      	adds	r7, #80	; 0x50
 800171c:	46bd      	mov	sp, r7
 800171e:	bd80      	pop	{r7, pc}
 8001720:	40023800 	.word	0x40023800
 8001724:	40007000 	.word	0x40007000

08001728 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	b084      	sub	sp, #16
 800172c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800172e:	463b      	mov	r3, r7
 8001730:	2200      	movs	r2, #0
 8001732:	601a      	str	r2, [r3, #0]
 8001734:	605a      	str	r2, [r3, #4]
 8001736:	609a      	str	r2, [r3, #8]
 8001738:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800173a:	4b28      	ldr	r3, [pc, #160]	; (80017dc <MX_ADC1_Init+0xb4>)
 800173c:	4a28      	ldr	r2, [pc, #160]	; (80017e0 <MX_ADC1_Init+0xb8>)
 800173e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001740:	4b26      	ldr	r3, [pc, #152]	; (80017dc <MX_ADC1_Init+0xb4>)
 8001742:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001746:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001748:	4b24      	ldr	r3, [pc, #144]	; (80017dc <MX_ADC1_Init+0xb4>)
 800174a:	2200      	movs	r2, #0
 800174c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 800174e:	4b23      	ldr	r3, [pc, #140]	; (80017dc <MX_ADC1_Init+0xb4>)
 8001750:	2201      	movs	r2, #1
 8001752:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001754:	4b21      	ldr	r3, [pc, #132]	; (80017dc <MX_ADC1_Init+0xb4>)
 8001756:	2201      	movs	r2, #1
 8001758:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800175a:	4b20      	ldr	r3, [pc, #128]	; (80017dc <MX_ADC1_Init+0xb4>)
 800175c:	2200      	movs	r2, #0
 800175e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001762:	4b1e      	ldr	r3, [pc, #120]	; (80017dc <MX_ADC1_Init+0xb4>)
 8001764:	2200      	movs	r2, #0
 8001766:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001768:	4b1c      	ldr	r3, [pc, #112]	; (80017dc <MX_ADC1_Init+0xb4>)
 800176a:	4a1e      	ldr	r2, [pc, #120]	; (80017e4 <MX_ADC1_Init+0xbc>)
 800176c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800176e:	4b1b      	ldr	r3, [pc, #108]	; (80017dc <MX_ADC1_Init+0xb4>)
 8001770:	2200      	movs	r2, #0
 8001772:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 8001774:	4b19      	ldr	r3, [pc, #100]	; (80017dc <MX_ADC1_Init+0xb4>)
 8001776:	2202      	movs	r2, #2
 8001778:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800177a:	4b18      	ldr	r3, [pc, #96]	; (80017dc <MX_ADC1_Init+0xb4>)
 800177c:	2201      	movs	r2, #1
 800177e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001782:	4b16      	ldr	r3, [pc, #88]	; (80017dc <MX_ADC1_Init+0xb4>)
 8001784:	2201      	movs	r2, #1
 8001786:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001788:	4814      	ldr	r0, [pc, #80]	; (80017dc <MX_ADC1_Init+0xb4>)
 800178a:	f002 fc4f 	bl	800402c <HAL_ADC_Init>
 800178e:	4603      	mov	r3, r0
 8001790:	2b00      	cmp	r3, #0
 8001792:	d001      	beq.n	8001798 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001794:	f002 f882 	bl	800389c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8001798:	230d      	movs	r3, #13
 800179a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800179c:	2301      	movs	r3, #1
 800179e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 80017a0:	2303      	movs	r3, #3
 80017a2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80017a4:	463b      	mov	r3, r7
 80017a6:	4619      	mov	r1, r3
 80017a8:	480c      	ldr	r0, [pc, #48]	; (80017dc <MX_ADC1_Init+0xb4>)
 80017aa:	f002 fd91 	bl	80042d0 <HAL_ADC_ConfigChannel>
 80017ae:	4603      	mov	r3, r0
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d001      	beq.n	80017b8 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80017b4:	f002 f872 	bl	800389c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 80017b8:	230a      	movs	r3, #10
 80017ba:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 80017bc:	2302      	movs	r3, #2
 80017be:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80017c0:	463b      	mov	r3, r7
 80017c2:	4619      	mov	r1, r3
 80017c4:	4805      	ldr	r0, [pc, #20]	; (80017dc <MX_ADC1_Init+0xb4>)
 80017c6:	f002 fd83 	bl	80042d0 <HAL_ADC_ConfigChannel>
 80017ca:	4603      	mov	r3, r0
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d001      	beq.n	80017d4 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 80017d0:	f002 f864 	bl	800389c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80017d4:	bf00      	nop
 80017d6:	3710      	adds	r7, #16
 80017d8:	46bd      	mov	sp, r7
 80017da:	bd80      	pop	{r7, pc}
 80017dc:	2000030c 	.word	0x2000030c
 80017e0:	40012000 	.word	0x40012000
 80017e4:	0f000001 	.word	0x0f000001

080017e8 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80017ec:	4b12      	ldr	r3, [pc, #72]	; (8001838 <MX_I2C2_Init+0x50>)
 80017ee:	4a13      	ldr	r2, [pc, #76]	; (800183c <MX_I2C2_Init+0x54>)
 80017f0:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 80017f2:	4b11      	ldr	r3, [pc, #68]	; (8001838 <MX_I2C2_Init+0x50>)
 80017f4:	4a12      	ldr	r2, [pc, #72]	; (8001840 <MX_I2C2_Init+0x58>)
 80017f6:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80017f8:	4b0f      	ldr	r3, [pc, #60]	; (8001838 <MX_I2C2_Init+0x50>)
 80017fa:	2200      	movs	r2, #0
 80017fc:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 80017fe:	4b0e      	ldr	r3, [pc, #56]	; (8001838 <MX_I2C2_Init+0x50>)
 8001800:	2200      	movs	r2, #0
 8001802:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001804:	4b0c      	ldr	r3, [pc, #48]	; (8001838 <MX_I2C2_Init+0x50>)
 8001806:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800180a:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800180c:	4b0a      	ldr	r3, [pc, #40]	; (8001838 <MX_I2C2_Init+0x50>)
 800180e:	2200      	movs	r2, #0
 8001810:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001812:	4b09      	ldr	r3, [pc, #36]	; (8001838 <MX_I2C2_Init+0x50>)
 8001814:	2200      	movs	r2, #0
 8001816:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001818:	4b07      	ldr	r3, [pc, #28]	; (8001838 <MX_I2C2_Init+0x50>)
 800181a:	2200      	movs	r2, #0
 800181c:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800181e:	4b06      	ldr	r3, [pc, #24]	; (8001838 <MX_I2C2_Init+0x50>)
 8001820:	2200      	movs	r2, #0
 8001822:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001824:	4804      	ldr	r0, [pc, #16]	; (8001838 <MX_I2C2_Init+0x50>)
 8001826:	f003 ff01 	bl	800562c <HAL_I2C_Init>
 800182a:	4603      	mov	r3, r0
 800182c:	2b00      	cmp	r3, #0
 800182e:	d001      	beq.n	8001834 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001830:	f002 f834 	bl	800389c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001834:	bf00      	nop
 8001836:	bd80      	pop	{r7, pc}
 8001838:	200003b4 	.word	0x200003b4
 800183c:	40005800 	.word	0x40005800
 8001840:	000186a0 	.word	0x000186a0

08001844 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	b092      	sub	sp, #72	; 0x48
 8001848:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800184a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800184e:	2200      	movs	r2, #0
 8001850:	601a      	str	r2, [r3, #0]
 8001852:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001854:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001858:	2200      	movs	r2, #0
 800185a:	601a      	str	r2, [r3, #0]
 800185c:	605a      	str	r2, [r3, #4]
 800185e:	609a      	str	r2, [r3, #8]
 8001860:	60da      	str	r2, [r3, #12]
 8001862:	611a      	str	r2, [r3, #16]
 8001864:	615a      	str	r2, [r3, #20]
 8001866:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001868:	1d3b      	adds	r3, r7, #4
 800186a:	2220      	movs	r2, #32
 800186c:	2100      	movs	r1, #0
 800186e:	4618      	mov	r0, r3
 8001870:	f00a f814 	bl	800b89c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001874:	4b33      	ldr	r3, [pc, #204]	; (8001944 <MX_TIM1_Init+0x100>)
 8001876:	4a34      	ldr	r2, [pc, #208]	; (8001948 <MX_TIM1_Init+0x104>)
 8001878:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 99;
 800187a:	4b32      	ldr	r3, [pc, #200]	; (8001944 <MX_TIM1_Init+0x100>)
 800187c:	2263      	movs	r2, #99	; 0x63
 800187e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001880:	4b30      	ldr	r3, [pc, #192]	; (8001944 <MX_TIM1_Init+0x100>)
 8001882:	2200      	movs	r2, #0
 8001884:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
 8001886:	4b2f      	ldr	r3, [pc, #188]	; (8001944 <MX_TIM1_Init+0x100>)
 8001888:	f240 32e7 	movw	r2, #999	; 0x3e7
 800188c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800188e:	4b2d      	ldr	r3, [pc, #180]	; (8001944 <MX_TIM1_Init+0x100>)
 8001890:	2200      	movs	r2, #0
 8001892:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001894:	4b2b      	ldr	r3, [pc, #172]	; (8001944 <MX_TIM1_Init+0x100>)
 8001896:	2200      	movs	r2, #0
 8001898:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800189a:	4b2a      	ldr	r3, [pc, #168]	; (8001944 <MX_TIM1_Init+0x100>)
 800189c:	2200      	movs	r2, #0
 800189e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80018a0:	4828      	ldr	r0, [pc, #160]	; (8001944 <MX_TIM1_Init+0x100>)
 80018a2:	f007 f959 	bl	8008b58 <HAL_TIM_PWM_Init>
 80018a6:	4603      	mov	r3, r0
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d001      	beq.n	80018b0 <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 80018ac:	f001 fff6 	bl	800389c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80018b0:	2300      	movs	r3, #0
 80018b2:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80018b4:	2300      	movs	r3, #0
 80018b6:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80018b8:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80018bc:	4619      	mov	r1, r3
 80018be:	4821      	ldr	r0, [pc, #132]	; (8001944 <MX_TIM1_Init+0x100>)
 80018c0:	f008 fc3c 	bl	800a13c <HAL_TIMEx_MasterConfigSynchronization>
 80018c4:	4603      	mov	r3, r0
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d001      	beq.n	80018ce <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 80018ca:	f001 ffe7 	bl	800389c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80018ce:	2360      	movs	r3, #96	; 0x60
 80018d0:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 80018d2:	2300      	movs	r3, #0
 80018d4:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80018d6:	2300      	movs	r3, #0
 80018d8:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80018da:	2300      	movs	r3, #0
 80018dc:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80018de:	2300      	movs	r3, #0
 80018e0:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80018e2:	2300      	movs	r3, #0
 80018e4:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80018e6:	2300      	movs	r3, #0
 80018e8:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80018ea:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80018ee:	2200      	movs	r2, #0
 80018f0:	4619      	mov	r1, r3
 80018f2:	4814      	ldr	r0, [pc, #80]	; (8001944 <MX_TIM1_Init+0x100>)
 80018f4:	f007 fdd0 	bl	8009498 <HAL_TIM_PWM_ConfigChannel>
 80018f8:	4603      	mov	r3, r0
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d001      	beq.n	8001902 <MX_TIM1_Init+0xbe>
  {
    Error_Handler();
 80018fe:	f001 ffcd 	bl	800389c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001902:	2300      	movs	r3, #0
 8001904:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001906:	2300      	movs	r3, #0
 8001908:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800190a:	2300      	movs	r3, #0
 800190c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800190e:	2300      	movs	r3, #0
 8001910:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001912:	2300      	movs	r3, #0
 8001914:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001916:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800191a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800191c:	2300      	movs	r3, #0
 800191e:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001920:	1d3b      	adds	r3, r7, #4
 8001922:	4619      	mov	r1, r3
 8001924:	4807      	ldr	r0, [pc, #28]	; (8001944 <MX_TIM1_Init+0x100>)
 8001926:	f008 fc77 	bl	800a218 <HAL_TIMEx_ConfigBreakDeadTime>
 800192a:	4603      	mov	r3, r0
 800192c:	2b00      	cmp	r3, #0
 800192e:	d001      	beq.n	8001934 <MX_TIM1_Init+0xf0>
  {
    Error_Handler();
 8001930:	f001 ffb4 	bl	800389c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001934:	4803      	ldr	r0, [pc, #12]	; (8001944 <MX_TIM1_Init+0x100>)
 8001936:	f002 f991 	bl	8003c5c <HAL_TIM_MspPostInit>

}
 800193a:	bf00      	nop
 800193c:	3748      	adds	r7, #72	; 0x48
 800193e:	46bd      	mov	sp, r7
 8001940:	bd80      	pop	{r7, pc}
 8001942:	bf00      	nop
 8001944:	20000408 	.word	0x20000408
 8001948:	40010000 	.word	0x40010000

0800194c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	b086      	sub	sp, #24
 8001950:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001952:	f107 0308 	add.w	r3, r7, #8
 8001956:	2200      	movs	r2, #0
 8001958:	601a      	str	r2, [r3, #0]
 800195a:	605a      	str	r2, [r3, #4]
 800195c:	609a      	str	r2, [r3, #8]
 800195e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001960:	463b      	mov	r3, r7
 8001962:	2200      	movs	r2, #0
 8001964:	601a      	str	r2, [r3, #0]
 8001966:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001968:	4b1d      	ldr	r3, [pc, #116]	; (80019e0 <MX_TIM2_Init+0x94>)
 800196a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800196e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 9999;
 8001970:	4b1b      	ldr	r3, [pc, #108]	; (80019e0 <MX_TIM2_Init+0x94>)
 8001972:	f242 720f 	movw	r2, #9999	; 0x270f
 8001976:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001978:	4b19      	ldr	r3, [pc, #100]	; (80019e0 <MX_TIM2_Init+0x94>)
 800197a:	2200      	movs	r2, #0
 800197c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 800197e:	4b18      	ldr	r3, [pc, #96]	; (80019e0 <MX_TIM2_Init+0x94>)
 8001980:	2209      	movs	r2, #9
 8001982:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001984:	4b16      	ldr	r3, [pc, #88]	; (80019e0 <MX_TIM2_Init+0x94>)
 8001986:	2200      	movs	r2, #0
 8001988:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800198a:	4b15      	ldr	r3, [pc, #84]	; (80019e0 <MX_TIM2_Init+0x94>)
 800198c:	2200      	movs	r2, #0
 800198e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001990:	4813      	ldr	r0, [pc, #76]	; (80019e0 <MX_TIM2_Init+0x94>)
 8001992:	f006 ff63 	bl	800885c <HAL_TIM_Base_Init>
 8001996:	4603      	mov	r3, r0
 8001998:	2b00      	cmp	r3, #0
 800199a:	d001      	beq.n	80019a0 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 800199c:	f001 ff7e 	bl	800389c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80019a0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80019a4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80019a6:	f107 0308 	add.w	r3, r7, #8
 80019aa:	4619      	mov	r1, r3
 80019ac:	480c      	ldr	r0, [pc, #48]	; (80019e0 <MX_TIM2_Init+0x94>)
 80019ae:	f007 fe35 	bl	800961c <HAL_TIM_ConfigClockSource>
 80019b2:	4603      	mov	r3, r0
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d001      	beq.n	80019bc <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80019b8:	f001 ff70 	bl	800389c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019bc:	2300      	movs	r3, #0
 80019be:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019c0:	2300      	movs	r3, #0
 80019c2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80019c4:	463b      	mov	r3, r7
 80019c6:	4619      	mov	r1, r3
 80019c8:	4805      	ldr	r0, [pc, #20]	; (80019e0 <MX_TIM2_Init+0x94>)
 80019ca:	f008 fbb7 	bl	800a13c <HAL_TIMEx_MasterConfigSynchronization>
 80019ce:	4603      	mov	r3, r0
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d001      	beq.n	80019d8 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80019d4:	f001 ff62 	bl	800389c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80019d8:	bf00      	nop
 80019da:	3718      	adds	r7, #24
 80019dc:	46bd      	mov	sp, r7
 80019de:	bd80      	pop	{r7, pc}
 80019e0:	200004bc 	.word	0x200004bc

080019e4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	b086      	sub	sp, #24
 80019e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80019ea:	f107 0308 	add.w	r3, r7, #8
 80019ee:	2200      	movs	r2, #0
 80019f0:	601a      	str	r2, [r3, #0]
 80019f2:	605a      	str	r2, [r3, #4]
 80019f4:	609a      	str	r2, [r3, #8]
 80019f6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019f8:	463b      	mov	r3, r7
 80019fa:	2200      	movs	r2, #0
 80019fc:	601a      	str	r2, [r3, #0]
 80019fe:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001a00:	4b1d      	ldr	r3, [pc, #116]	; (8001a78 <MX_TIM3_Init+0x94>)
 8001a02:	4a1e      	ldr	r2, [pc, #120]	; (8001a7c <MX_TIM3_Init+0x98>)
 8001a04:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001a06:	4b1c      	ldr	r3, [pc, #112]	; (8001a78 <MX_TIM3_Init+0x94>)
 8001a08:	2200      	movs	r2, #0
 8001a0a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a0c:	4b1a      	ldr	r3, [pc, #104]	; (8001a78 <MX_TIM3_Init+0x94>)
 8001a0e:	2200      	movs	r2, #0
 8001a10:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001a12:	4b19      	ldr	r3, [pc, #100]	; (8001a78 <MX_TIM3_Init+0x94>)
 8001a14:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001a18:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a1a:	4b17      	ldr	r3, [pc, #92]	; (8001a78 <MX_TIM3_Init+0x94>)
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a20:	4b15      	ldr	r3, [pc, #84]	; (8001a78 <MX_TIM3_Init+0x94>)
 8001a22:	2200      	movs	r2, #0
 8001a24:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001a26:	4814      	ldr	r0, [pc, #80]	; (8001a78 <MX_TIM3_Init+0x94>)
 8001a28:	f006 ff18 	bl	800885c <HAL_TIM_Base_Init>
 8001a2c:	4603      	mov	r3, r0
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d001      	beq.n	8001a36 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8001a32:	f001 ff33 	bl	800389c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001a36:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a3a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001a3c:	f107 0308 	add.w	r3, r7, #8
 8001a40:	4619      	mov	r1, r3
 8001a42:	480d      	ldr	r0, [pc, #52]	; (8001a78 <MX_TIM3_Init+0x94>)
 8001a44:	f007 fdea 	bl	800961c <HAL_TIM_ConfigClockSource>
 8001a48:	4603      	mov	r3, r0
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d001      	beq.n	8001a52 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8001a4e:	f001 ff25 	bl	800389c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a52:	2300      	movs	r3, #0
 8001a54:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a56:	2300      	movs	r3, #0
 8001a58:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001a5a:	463b      	mov	r3, r7
 8001a5c:	4619      	mov	r1, r3
 8001a5e:	4806      	ldr	r0, [pc, #24]	; (8001a78 <MX_TIM3_Init+0x94>)
 8001a60:	f008 fb6c 	bl	800a13c <HAL_TIMEx_MasterConfigSynchronization>
 8001a64:	4603      	mov	r3, r0
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d001      	beq.n	8001a6e <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8001a6a:	f001 ff17 	bl	800389c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001a6e:	bf00      	nop
 8001a70:	3718      	adds	r7, #24
 8001a72:	46bd      	mov	sp, r7
 8001a74:	bd80      	pop	{r7, pc}
 8001a76:	bf00      	nop
 8001a78:	20000570 	.word	0x20000570
 8001a7c:	40000400 	.word	0x40000400

08001a80 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b08c      	sub	sp, #48	; 0x30
 8001a84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001a86:	f107 030c 	add.w	r3, r7, #12
 8001a8a:	2224      	movs	r2, #36	; 0x24
 8001a8c:	2100      	movs	r1, #0
 8001a8e:	4618      	mov	r0, r3
 8001a90:	f009 ff04 	bl	800b89c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a94:	1d3b      	adds	r3, r7, #4
 8001a96:	2200      	movs	r2, #0
 8001a98:	601a      	str	r2, [r3, #0]
 8001a9a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001a9c:	4b20      	ldr	r3, [pc, #128]	; (8001b20 <MX_TIM5_Init+0xa0>)
 8001a9e:	4a21      	ldr	r2, [pc, #132]	; (8001b24 <MX_TIM5_Init+0xa4>)
 8001aa0:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8001aa2:	4b1f      	ldr	r3, [pc, #124]	; (8001b20 <MX_TIM5_Init+0xa0>)
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001aa8:	4b1d      	ldr	r3, [pc, #116]	; (8001b20 <MX_TIM5_Init+0xa0>)
 8001aaa:	2200      	movs	r2, #0
 8001aac:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8001aae:	4b1c      	ldr	r3, [pc, #112]	; (8001b20 <MX_TIM5_Init+0xa0>)
 8001ab0:	f04f 32ff 	mov.w	r2, #4294967295
 8001ab4:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ab6:	4b1a      	ldr	r3, [pc, #104]	; (8001b20 <MX_TIM5_Init+0xa0>)
 8001ab8:	2200      	movs	r2, #0
 8001aba:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001abc:	4b18      	ldr	r3, [pc, #96]	; (8001b20 <MX_TIM5_Init+0xa0>)
 8001abe:	2200      	movs	r2, #0
 8001ac0:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001ac2:	2303      	movs	r3, #3
 8001ac4:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001aca:	2301      	movs	r3, #1
 8001acc:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001ace:	2300      	movs	r3, #0
 8001ad0:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001ada:	2301      	movs	r3, #1
 8001adc:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 8001ae6:	f107 030c 	add.w	r3, r7, #12
 8001aea:	4619      	mov	r1, r3
 8001aec:	480c      	ldr	r0, [pc, #48]	; (8001b20 <MX_TIM5_Init+0xa0>)
 8001aee:	f007 fa0d 	bl	8008f0c <HAL_TIM_Encoder_Init>
 8001af2:	4603      	mov	r3, r0
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d001      	beq.n	8001afc <MX_TIM5_Init+0x7c>
  {
    Error_Handler();
 8001af8:	f001 fed0 	bl	800389c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001afc:	2300      	movs	r3, #0
 8001afe:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b00:	2300      	movs	r3, #0
 8001b02:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001b04:	1d3b      	adds	r3, r7, #4
 8001b06:	4619      	mov	r1, r3
 8001b08:	4805      	ldr	r0, [pc, #20]	; (8001b20 <MX_TIM5_Init+0xa0>)
 8001b0a:	f008 fb17 	bl	800a13c <HAL_TIMEx_MasterConfigSynchronization>
 8001b0e:	4603      	mov	r3, r0
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d001      	beq.n	8001b18 <MX_TIM5_Init+0x98>
  {
    Error_Handler();
 8001b14:	f001 fec2 	bl	800389c <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001b18:	bf00      	nop
 8001b1a:	3730      	adds	r7, #48	; 0x30
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	bd80      	pop	{r7, pc}
 8001b20:	20000624 	.word	0x20000624
 8001b24:	40000c00 	.word	0x40000c00

08001b28 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b088      	sub	sp, #32
 8001b2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM11_Init 0 */

  /* USER CODE END TIM11_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8001b2e:	1d3b      	adds	r3, r7, #4
 8001b30:	2200      	movs	r2, #0
 8001b32:	601a      	str	r2, [r3, #0]
 8001b34:	605a      	str	r2, [r3, #4]
 8001b36:	609a      	str	r2, [r3, #8]
 8001b38:	60da      	str	r2, [r3, #12]
 8001b3a:	611a      	str	r2, [r3, #16]
 8001b3c:	615a      	str	r2, [r3, #20]
 8001b3e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8001b40:	4b21      	ldr	r3, [pc, #132]	; (8001bc8 <MX_TIM11_Init+0xa0>)
 8001b42:	4a22      	ldr	r2, [pc, #136]	; (8001bcc <MX_TIM11_Init+0xa4>)
 8001b44:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 99;
 8001b46:	4b20      	ldr	r3, [pc, #128]	; (8001bc8 <MX_TIM11_Init+0xa0>)
 8001b48:	2263      	movs	r2, #99	; 0x63
 8001b4a:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b4c:	4b1e      	ldr	r3, [pc, #120]	; (8001bc8 <MX_TIM11_Init+0xa0>)
 8001b4e:	2200      	movs	r2, #0
 8001b50:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 2005;
 8001b52:	4b1d      	ldr	r3, [pc, #116]	; (8001bc8 <MX_TIM11_Init+0xa0>)
 8001b54:	f240 72d5 	movw	r2, #2005	; 0x7d5
 8001b58:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b5a:	4b1b      	ldr	r3, [pc, #108]	; (8001bc8 <MX_TIM11_Init+0xa0>)
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b60:	4b19      	ldr	r3, [pc, #100]	; (8001bc8 <MX_TIM11_Init+0xa0>)
 8001b62:	2200      	movs	r2, #0
 8001b64:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8001b66:	4818      	ldr	r0, [pc, #96]	; (8001bc8 <MX_TIM11_Init+0xa0>)
 8001b68:	f006 fe78 	bl	800885c <HAL_TIM_Base_Init>
 8001b6c:	4603      	mov	r3, r0
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d001      	beq.n	8001b76 <MX_TIM11_Init+0x4e>
  {
    Error_Handler();
 8001b72:	f001 fe93 	bl	800389c <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim11) != HAL_OK)
 8001b76:	4814      	ldr	r0, [pc, #80]	; (8001bc8 <MX_TIM11_Init+0xa0>)
 8001b78:	f006 ff88 	bl	8008a8c <HAL_TIM_OC_Init>
 8001b7c:	4603      	mov	r3, r0
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d001      	beq.n	8001b86 <MX_TIM11_Init+0x5e>
  {
    Error_Handler();
 8001b82:	f001 fe8b 	bl	800389c <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim11, TIM_OPMODE_SINGLE) != HAL_OK)
 8001b86:	2108      	movs	r1, #8
 8001b88:	480f      	ldr	r0, [pc, #60]	; (8001bc8 <MX_TIM11_Init+0xa0>)
 8001b8a:	f007 f8f1 	bl	8008d70 <HAL_TIM_OnePulse_Init>
 8001b8e:	4603      	mov	r3, r0
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d001      	beq.n	8001b98 <MX_TIM11_Init+0x70>
  {
    Error_Handler();
 8001b94:	f001 fe82 	bl	800389c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_ACTIVE;
 8001b98:	2310      	movs	r3, #16
 8001b9a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1433;
 8001b9c:	f240 5399 	movw	r3, #1433	; 0x599
 8001ba0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001baa:	1d3b      	adds	r3, r7, #4
 8001bac:	2200      	movs	r2, #0
 8001bae:	4619      	mov	r1, r3
 8001bb0:	4805      	ldr	r0, [pc, #20]	; (8001bc8 <MX_TIM11_Init+0xa0>)
 8001bb2:	f007 fc15 	bl	80093e0 <HAL_TIM_OC_ConfigChannel>
 8001bb6:	4603      	mov	r3, r0
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d001      	beq.n	8001bc0 <MX_TIM11_Init+0x98>
  {
    Error_Handler();
 8001bbc:	f001 fe6e 	bl	800389c <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 8001bc0:	bf00      	nop
 8001bc2:	3720      	adds	r7, #32
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	bd80      	pop	{r7, pc}
 8001bc8:	200006d8 	.word	0x200006d8
 8001bcc:	40014800 	.word	0x40014800

08001bd0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001bd4:	4b12      	ldr	r3, [pc, #72]	; (8001c20 <MX_USART2_UART_Init+0x50>)
 8001bd6:	4a13      	ldr	r2, [pc, #76]	; (8001c24 <MX_USART2_UART_Init+0x54>)
 8001bd8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 19200;
 8001bda:	4b11      	ldr	r3, [pc, #68]	; (8001c20 <MX_USART2_UART_Init+0x50>)
 8001bdc:	f44f 4296 	mov.w	r2, #19200	; 0x4b00
 8001be0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_9B;
 8001be2:	4b0f      	ldr	r3, [pc, #60]	; (8001c20 <MX_USART2_UART_Init+0x50>)
 8001be4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001be8:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001bea:	4b0d      	ldr	r3, [pc, #52]	; (8001c20 <MX_USART2_UART_Init+0x50>)
 8001bec:	2200      	movs	r2, #0
 8001bee:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_EVEN;
 8001bf0:	4b0b      	ldr	r3, [pc, #44]	; (8001c20 <MX_USART2_UART_Init+0x50>)
 8001bf2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001bf6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001bf8:	4b09      	ldr	r3, [pc, #36]	; (8001c20 <MX_USART2_UART_Init+0x50>)
 8001bfa:	220c      	movs	r2, #12
 8001bfc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001bfe:	4b08      	ldr	r3, [pc, #32]	; (8001c20 <MX_USART2_UART_Init+0x50>)
 8001c00:	2200      	movs	r2, #0
 8001c02:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c04:	4b06      	ldr	r3, [pc, #24]	; (8001c20 <MX_USART2_UART_Init+0x50>)
 8001c06:	2200      	movs	r2, #0
 8001c08:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001c0a:	4805      	ldr	r0, [pc, #20]	; (8001c20 <MX_USART2_UART_Init+0x50>)
 8001c0c:	f008 fb74 	bl	800a2f8 <HAL_UART_Init>
 8001c10:	4603      	mov	r3, r0
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d001      	beq.n	8001c1a <MX_USART2_UART_Init+0x4a>
  {
    Error_Handler();
 8001c16:	f001 fe41 	bl	800389c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001c1a:	bf00      	nop
 8001c1c:	bd80      	pop	{r7, pc}
 8001c1e:	bf00      	nop
 8001c20:	2000078c 	.word	0x2000078c
 8001c24:	40004400 	.word	0x40004400

08001c28 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b082      	sub	sp, #8
 8001c2c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001c2e:	2300      	movs	r3, #0
 8001c30:	607b      	str	r3, [r7, #4]
 8001c32:	4b17      	ldr	r3, [pc, #92]	; (8001c90 <MX_DMA_Init+0x68>)
 8001c34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c36:	4a16      	ldr	r2, [pc, #88]	; (8001c90 <MX_DMA_Init+0x68>)
 8001c38:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001c3c:	6313      	str	r3, [r2, #48]	; 0x30
 8001c3e:	4b14      	ldr	r3, [pc, #80]	; (8001c90 <MX_DMA_Init+0x68>)
 8001c40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c42:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001c46:	607b      	str	r3, [r7, #4]
 8001c48:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	603b      	str	r3, [r7, #0]
 8001c4e:	4b10      	ldr	r3, [pc, #64]	; (8001c90 <MX_DMA_Init+0x68>)
 8001c50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c52:	4a0f      	ldr	r2, [pc, #60]	; (8001c90 <MX_DMA_Init+0x68>)
 8001c54:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001c58:	6313      	str	r3, [r2, #48]	; 0x30
 8001c5a:	4b0d      	ldr	r3, [pc, #52]	; (8001c90 <MX_DMA_Init+0x68>)
 8001c5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c5e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001c62:	603b      	str	r3, [r7, #0]
 8001c64:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 8001c66:	2200      	movs	r2, #0
 8001c68:	2100      	movs	r1, #0
 8001c6a:	2011      	movs	r0, #17
 8001c6c:	f002 febb 	bl	80049e6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8001c70:	2011      	movs	r0, #17
 8001c72:	f002 fed4 	bl	8004a1e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8001c76:	2200      	movs	r2, #0
 8001c78:	2100      	movs	r1, #0
 8001c7a:	2038      	movs	r0, #56	; 0x38
 8001c7c:	f002 feb3 	bl	80049e6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001c80:	2038      	movs	r0, #56	; 0x38
 8001c82:	f002 fecc 	bl	8004a1e <HAL_NVIC_EnableIRQ>

}
 8001c86:	bf00      	nop
 8001c88:	3708      	adds	r7, #8
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	bd80      	pop	{r7, pc}
 8001c8e:	bf00      	nop
 8001c90:	40023800 	.word	0x40023800

08001c94 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	b08a      	sub	sp, #40	; 0x28
 8001c98:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c9a:	f107 0314 	add.w	r3, r7, #20
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	601a      	str	r2, [r3, #0]
 8001ca2:	605a      	str	r2, [r3, #4]
 8001ca4:	609a      	str	r2, [r3, #8]
 8001ca6:	60da      	str	r2, [r3, #12]
 8001ca8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001caa:	2300      	movs	r3, #0
 8001cac:	613b      	str	r3, [r7, #16]
 8001cae:	4b62      	ldr	r3, [pc, #392]	; (8001e38 <MX_GPIO_Init+0x1a4>)
 8001cb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cb2:	4a61      	ldr	r2, [pc, #388]	; (8001e38 <MX_GPIO_Init+0x1a4>)
 8001cb4:	f043 0304 	orr.w	r3, r3, #4
 8001cb8:	6313      	str	r3, [r2, #48]	; 0x30
 8001cba:	4b5f      	ldr	r3, [pc, #380]	; (8001e38 <MX_GPIO_Init+0x1a4>)
 8001cbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cbe:	f003 0304 	and.w	r3, r3, #4
 8001cc2:	613b      	str	r3, [r7, #16]
 8001cc4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	60fb      	str	r3, [r7, #12]
 8001cca:	4b5b      	ldr	r3, [pc, #364]	; (8001e38 <MX_GPIO_Init+0x1a4>)
 8001ccc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cce:	4a5a      	ldr	r2, [pc, #360]	; (8001e38 <MX_GPIO_Init+0x1a4>)
 8001cd0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001cd4:	6313      	str	r3, [r2, #48]	; 0x30
 8001cd6:	4b58      	ldr	r3, [pc, #352]	; (8001e38 <MX_GPIO_Init+0x1a4>)
 8001cd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cda:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001cde:	60fb      	str	r3, [r7, #12]
 8001ce0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	60bb      	str	r3, [r7, #8]
 8001ce6:	4b54      	ldr	r3, [pc, #336]	; (8001e38 <MX_GPIO_Init+0x1a4>)
 8001ce8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cea:	4a53      	ldr	r2, [pc, #332]	; (8001e38 <MX_GPIO_Init+0x1a4>)
 8001cec:	f043 0301 	orr.w	r3, r3, #1
 8001cf0:	6313      	str	r3, [r2, #48]	; 0x30
 8001cf2:	4b51      	ldr	r3, [pc, #324]	; (8001e38 <MX_GPIO_Init+0x1a4>)
 8001cf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cf6:	f003 0301 	and.w	r3, r3, #1
 8001cfa:	60bb      	str	r3, [r7, #8]
 8001cfc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cfe:	2300      	movs	r3, #0
 8001d00:	607b      	str	r3, [r7, #4]
 8001d02:	4b4d      	ldr	r3, [pc, #308]	; (8001e38 <MX_GPIO_Init+0x1a4>)
 8001d04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d06:	4a4c      	ldr	r2, [pc, #304]	; (8001e38 <MX_GPIO_Init+0x1a4>)
 8001d08:	f043 0302 	orr.w	r3, r3, #2
 8001d0c:	6313      	str	r3, [r2, #48]	; 0x30
 8001d0e:	4b4a      	ldr	r3, [pc, #296]	; (8001e38 <MX_GPIO_Init+0x1a4>)
 8001d10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d12:	f003 0302 	and.w	r3, r3, #2
 8001d16:	607b      	str	r3, [r7, #4]
 8001d18:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	f44f 51e1 	mov.w	r1, #7200	; 0x1c20
 8001d20:	4846      	ldr	r0, [pc, #280]	; (8001e3c <MX_GPIO_Init+0x1a8>)
 8001d22:	f003 fc4f 	bl	80055c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6|GPIO_PIN_8|GPIO_PIN_10|GPIO_PIN_12, GPIO_PIN_RESET);
 8001d26:	2200      	movs	r2, #0
 8001d28:	f44f 51aa 	mov.w	r1, #5440	; 0x1540
 8001d2c:	4844      	ldr	r0, [pc, #272]	; (8001e40 <MX_GPIO_Init+0x1ac>)
 8001d2e:	f003 fc49 	bl	80055c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 8001d32:	2200      	movs	r2, #0
 8001d34:	2140      	movs	r1, #64	; 0x40
 8001d36:	4843      	ldr	r0, [pc, #268]	; (8001e44 <MX_GPIO_Init+0x1b0>)
 8001d38:	f003 fc44 	bl	80055c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001d3c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001d40:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001d42:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001d46:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d48:	2300      	movs	r3, #0
 8001d4a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001d4c:	f107 0314 	add.w	r3, r7, #20
 8001d50:	4619      	mov	r1, r3
 8001d52:	483b      	ldr	r0, [pc, #236]	; (8001e40 <MX_GPIO_Init+0x1ac>)
 8001d54:	f003 fa9a 	bl	800528c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001d58:	2304      	movs	r3, #4
 8001d5a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d5c:	2300      	movs	r3, #0
 8001d5e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d60:	2300      	movs	r3, #0
 8001d62:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d64:	f107 0314 	add.w	r3, r7, #20
 8001d68:	4619      	mov	r1, r3
 8001d6a:	4835      	ldr	r0, [pc, #212]	; (8001e40 <MX_GPIO_Init+0x1ac>)
 8001d6c:	f003 fa8e 	bl	800528c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001d70:	2310      	movs	r3, #16
 8001d72:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d74:	2300      	movs	r3, #0
 8001d76:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d78:	2300      	movs	r3, #0
 8001d7a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d7c:	f107 0314 	add.w	r3, r7, #20
 8001d80:	4619      	mov	r1, r3
 8001d82:	482e      	ldr	r0, [pc, #184]	; (8001e3c <MX_GPIO_Init+0x1a8>)
 8001d84:	f003 fa82 	bl	800528c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin PA10 PA11 PA12 */
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8001d88:	f44f 53e1 	mov.w	r3, #7200	; 0x1c20
 8001d8c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d8e:	2301      	movs	r3, #1
 8001d90:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d92:	2300      	movs	r3, #0
 8001d94:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d96:	2300      	movs	r3, #0
 8001d98:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d9a:	f107 0314 	add.w	r3, r7, #20
 8001d9e:	4619      	mov	r1, r3
 8001da0:	4826      	ldr	r0, [pc, #152]	; (8001e3c <MX_GPIO_Init+0x1a8>)
 8001da2:	f003 fa73 	bl	800528c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001da6:	2320      	movs	r3, #32
 8001da8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001daa:	2300      	movs	r3, #0
 8001dac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001dae:	2301      	movs	r3, #1
 8001db0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001db2:	f107 0314 	add.w	r3, r7, #20
 8001db6:	4619      	mov	r1, r3
 8001db8:	4821      	ldr	r0, [pc, #132]	; (8001e40 <MX_GPIO_Init+0x1ac>)
 8001dba:	f003 fa67 	bl	800528c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB14 PB5 PB7
                           PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_14|GPIO_PIN_5|GPIO_PIN_7
 8001dbe:	f244 23a1 	movw	r3, #17057	; 0x42a1
 8001dc2:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dc8:	2300      	movs	r3, #0
 8001dca:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001dcc:	f107 0314 	add.w	r3, r7, #20
 8001dd0:	4619      	mov	r1, r3
 8001dd2:	481c      	ldr	r0, [pc, #112]	; (8001e44 <MX_GPIO_Init+0x1b0>)
 8001dd4:	f003 fa5a 	bl	800528c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC6 PC8 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_8;
 8001dd8:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8001ddc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001dde:	2301      	movs	r3, #1
 8001de0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001de2:	2300      	movs	r3, #0
 8001de4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001de6:	2300      	movs	r3, #0
 8001de8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001dea:	f107 0314 	add.w	r3, r7, #20
 8001dee:	4619      	mov	r1, r3
 8001df0:	4813      	ldr	r0, [pc, #76]	; (8001e40 <MX_GPIO_Init+0x1ac>)
 8001df2:	f003 fa4b 	bl	800528c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC10 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 8001df6:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001dfa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8001dfc:	2311      	movs	r3, #17
 8001dfe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e00:	2300      	movs	r3, #0
 8001e02:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e04:	2300      	movs	r3, #0
 8001e06:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e08:	f107 0314 	add.w	r3, r7, #20
 8001e0c:	4619      	mov	r1, r3
 8001e0e:	480c      	ldr	r0, [pc, #48]	; (8001e40 <MX_GPIO_Init+0x1ac>)
 8001e10:	f003 fa3c 	bl	800528c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001e14:	2340      	movs	r3, #64	; 0x40
 8001e16:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8001e18:	2311      	movs	r3, #17
 8001e1a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e20:	2300      	movs	r3, #0
 8001e22:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e24:	f107 0314 	add.w	r3, r7, #20
 8001e28:	4619      	mov	r1, r3
 8001e2a:	4806      	ldr	r0, [pc, #24]	; (8001e44 <MX_GPIO_Init+0x1b0>)
 8001e2c:	f003 fa2e 	bl	800528c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001e30:	bf00      	nop
 8001e32:	3728      	adds	r7, #40	; 0x28
 8001e34:	46bd      	mov	sp, r7
 8001e36:	bd80      	pop	{r7, pc}
 8001e38:	40023800 	.word	0x40023800
 8001e3c:	40020000 	.word	0x40020000
 8001e40:	40020800 	.word	0x40020800
 8001e44:	40020400 	.word	0x40020400

08001e48 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	b084      	sub	sp, #16
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	6078      	str	r0, [r7, #4]
	if (htim == &htim2) {
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	4a22      	ldr	r2, [pc, #136]	; (8001edc <HAL_TIM_PeriodElapsedCallback+0x94>)
 8001e54:	4293      	cmp	r3, r2
 8001e56:	d13d      	bne.n	8001ed4 <HAL_TIM_PeriodElapsedCallback+0x8c>
		photoDetect();
 8001e58:	f000 fa78 	bl	800234c <photoDetect>
		robotArmState(registerFrame[1].U16); // READ : Base System Status
 8001e5c:	4b20      	ldr	r3, [pc, #128]	; (8001ee0 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8001e5e:	885b      	ldrh	r3, [r3, #2]
 8001e60:	4618      	mov	r0, r3
 8001e62:	f001 fb05 	bl	8003470 <robotArmState>
		readEncoder();
 8001e66:	f000 f86f 	bl	8001f48 <readEncoder>

		if (photoSig[0] || photoSig[2]) // SOFTWARE LIMIT : Motor/Encoder Photo Sensor
 8001e6a:	4b1e      	ldr	r3, [pc, #120]	; (8001ee4 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8001e6c:	781b      	ldrb	r3, [r3, #0]
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d103      	bne.n	8001e7a <HAL_TIM_PeriodElapsedCallback+0x32>
 8001e72:	4b1c      	ldr	r3, [pc, #112]	; (8001ee4 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8001e74:	789b      	ldrb	r3, [r3, #2]
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d005      	beq.n	8001e86 <HAL_TIM_PeriodElapsedCallback+0x3e>
				{
			duty = 0;
 8001e7a:	4b1b      	ldr	r3, [pc, #108]	; (8001ee8 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8001e7c:	f04f 0200 	mov.w	r2, #0
 8001e80:	601a      	str	r2, [r3, #0]
			setMotor();
 8001e82:	f000 f83b 	bl	8001efc <setMotor>
		}

		if (startSetHome) {
 8001e86:	4b19      	ldr	r3, [pc, #100]	; (8001eec <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8001e88:	781b      	ldrb	r3, [r3, #0]
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d001      	beq.n	8001e92 <HAL_TIM_PeriodElapsedCallback+0x4a>
			setHome();
 8001e8e:	f000 f877 	bl	8001f80 <setHome>
		}

		if (startPointModeY) {
 8001e92:	4b17      	ldr	r3, [pc, #92]	; (8001ef0 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8001e94:	781b      	ldrb	r3, [r3, #0]
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d01c      	beq.n	8001ed4 <HAL_TIM_PeriodElapsedCallback+0x8c>
			int16_t targetPosPointMode = registerFrame[49].U16; // READ : Goal Point y
 8001e9a:	4b11      	ldr	r3, [pc, #68]	; (8001ee0 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8001e9c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8001ea0:	81fb      	strh	r3, [r7, #14]
			onlyPositionControl(initPosY, targetPosPointMode / 10);
 8001ea2:	4b14      	ldr	r3, [pc, #80]	; (8001ef4 <HAL_TIM_PeriodElapsedCallback+0xac>)
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	ee07 3a90 	vmov	s15, r3
 8001eaa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001eae:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001eb2:	4a11      	ldr	r2, [pc, #68]	; (8001ef8 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8001eb4:	fb82 1203 	smull	r1, r2, r2, r3
 8001eb8:	1092      	asrs	r2, r2, #2
 8001eba:	17db      	asrs	r3, r3, #31
 8001ebc:	1ad3      	subs	r3, r2, r3
 8001ebe:	b21b      	sxth	r3, r3
 8001ec0:	ee07 3a10 	vmov	s14, r3
 8001ec4:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8001ec8:	eef0 0a47 	vmov.f32	s1, s14
 8001ecc:	eeb0 0a67 	vmov.f32	s0, s15
 8001ed0:	f000 f8b6 	bl	8002040 <onlyPositionControl>
//			objPickPos[i].x;
//			objPickPos[i].y;
//		}

	}
}
 8001ed4:	bf00      	nop
 8001ed6:	3710      	adds	r7, #16
 8001ed8:	46bd      	mov	sp, r7
 8001eda:	bd80      	pop	{r7, pc}
 8001edc:	200004bc 	.word	0x200004bc
 8001ee0:	20000d38 	.word	0x20000d38
 8001ee4:	20000e28 	.word	0x20000e28
 8001ee8:	20000dfc 	.word	0x20000dfc
 8001eec:	20000260 	.word	0x20000260
 8001ef0:	20000f2d 	.word	0x20000f2d
 8001ef4:	20000f30 	.word	0x20000f30
 8001ef8:	66666667 	.word	0x66666667

08001efc <setMotor>:

void setMotor() {
 8001efc:	b580      	push	{r7, lr}
 8001efe:	af00      	add	r7, sp, #0
	if (dirAxisY) {
 8001f00:	4b0d      	ldr	r3, [pc, #52]	; (8001f38 <setMotor+0x3c>)
 8001f02:	781b      	ldrb	r3, [r3, #0]
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d005      	beq.n	8001f14 <setMotor+0x18>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);
 8001f08:	2201      	movs	r2, #1
 8001f0a:	2140      	movs	r1, #64	; 0x40
 8001f0c:	480b      	ldr	r0, [pc, #44]	; (8001f3c <setMotor+0x40>)
 8001f0e:	f003 fb59 	bl	80055c4 <HAL_GPIO_WritePin>
 8001f12:	e004      	b.n	8001f1e <setMotor+0x22>
	} else {
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 8001f14:	2200      	movs	r2, #0
 8001f16:	2140      	movs	r1, #64	; 0x40
 8001f18:	4808      	ldr	r0, [pc, #32]	; (8001f3c <setMotor+0x40>)
 8001f1a:	f003 fb53 	bl	80055c4 <HAL_GPIO_WritePin>
	}
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, duty);
 8001f1e:	4b08      	ldr	r3, [pc, #32]	; (8001f40 <setMotor+0x44>)
 8001f20:	edd3 7a00 	vldr	s15, [r3]
 8001f24:	4b07      	ldr	r3, [pc, #28]	; (8001f44 <setMotor+0x48>)
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001f2c:	ee17 2a90 	vmov	r2, s15
 8001f30:	635a      	str	r2, [r3, #52]	; 0x34
}
 8001f32:	bf00      	nop
 8001f34:	bd80      	pop	{r7, pc}
 8001f36:	bf00      	nop
 8001f38:	20000244 	.word	0x20000244
 8001f3c:	40020800 	.word	0x40020800
 8001f40:	20000dfc 	.word	0x20000dfc
 8001f44:	20000408 	.word	0x20000408

08001f48 <readEncoder>:

void readEncoder() {
 8001f48:	b480      	push	{r7}
 8001f4a:	af00      	add	r7, sp, #0
	QEIReadRaw = __HAL_TIM_GET_COUNTER(&htim5);
 8001f4c:	4b08      	ldr	r3, [pc, #32]	; (8001f70 <readEncoder+0x28>)
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f52:	461a      	mov	r2, r3
 8001f54:	4b07      	ldr	r3, [pc, #28]	; (8001f74 <readEncoder+0x2c>)
 8001f56:	601a      	str	r2, [r3, #0]
	QEIReadModified = QEIReadRaw - QEIHome;
 8001f58:	4b06      	ldr	r3, [pc, #24]	; (8001f74 <readEncoder+0x2c>)
 8001f5a:	681a      	ldr	r2, [r3, #0]
 8001f5c:	4b06      	ldr	r3, [pc, #24]	; (8001f78 <readEncoder+0x30>)
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	1ad3      	subs	r3, r2, r3
 8001f62:	4a06      	ldr	r2, [pc, #24]	; (8001f7c <readEncoder+0x34>)
 8001f64:	6013      	str	r3, [r2, #0]
}
 8001f66:	bf00      	nop
 8001f68:	46bd      	mov	sp, r7
 8001f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6e:	4770      	bx	lr
 8001f70:	20000624 	.word	0x20000624
 8001f74:	20000e00 	.word	0x20000e00
 8001f78:	20000e08 	.word	0x20000e08
 8001f7c:	20000e04 	.word	0x20000e04

08001f80 <setHome>:

void setHome() {
 8001f80:	b580      	push	{r7, lr}
 8001f82:	af00      	add	r7, sp, #0

	switch (myHomeState) {
 8001f84:	4b25      	ldr	r3, [pc, #148]	; (800201c <setHome+0x9c>)
 8001f86:	781b      	ldrb	r3, [r3, #0]
 8001f88:	2b02      	cmp	r3, #2
 8001f8a:	d02f      	beq.n	8001fec <setHome+0x6c>
 8001f8c:	2b02      	cmp	r3, #2
 8001f8e:	dc42      	bgt.n	8002016 <setHome+0x96>
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d002      	beq.n	8001f9a <setHome+0x1a>
 8001f94:	2b01      	cmp	r3, #1
 8001f96:	d014      	beq.n	8001fc2 <setHome+0x42>
		registerFrame[16].U16 = 0; // RESET : y-axis Moving Status
		break;

	}

}
 8001f98:	e03d      	b.n	8002016 <setHome+0x96>
		if (photoSig[0]) // Motor Photo Sensor
 8001f9a:	4b21      	ldr	r3, [pc, #132]	; (8002020 <setHome+0xa0>)
 8001f9c:	781b      	ldrb	r3, [r3, #0]
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d003      	beq.n	8001faa <setHome+0x2a>
			myHomeState = 1;
 8001fa2:	4b1e      	ldr	r3, [pc, #120]	; (800201c <setHome+0x9c>)
 8001fa4:	2201      	movs	r2, #1
 8001fa6:	701a      	strb	r2, [r3, #0]
		break;
 8001fa8:	e035      	b.n	8002016 <setHome+0x96>
			dirAxisY = 0;
 8001faa:	4b1e      	ldr	r3, [pc, #120]	; (8002024 <setHome+0xa4>)
 8001fac:	2200      	movs	r2, #0
 8001fae:	701a      	strb	r2, [r3, #0]
			duty = 220;
 8001fb0:	4b1d      	ldr	r3, [pc, #116]	; (8002028 <setHome+0xa8>)
 8001fb2:	4a1e      	ldr	r2, [pc, #120]	; (800202c <setHome+0xac>)
 8001fb4:	601a      	str	r2, [r3, #0]
			setMotor();
 8001fb6:	f7ff ffa1 	bl	8001efc <setMotor>
			myHomeState = 1;
 8001fba:	4b18      	ldr	r3, [pc, #96]	; (800201c <setHome+0x9c>)
 8001fbc:	2201      	movs	r2, #1
 8001fbe:	701a      	strb	r2, [r3, #0]
		break;
 8001fc0:	e029      	b.n	8002016 <setHome+0x96>
		if (photoSig[0]) // Motor Photo Sensor
 8001fc2:	4b17      	ldr	r3, [pc, #92]	; (8002020 <setHome+0xa0>)
 8001fc4:	781b      	ldrb	r3, [r3, #0]
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d008      	beq.n	8001fdc <setHome+0x5c>
			dirAxisY = 1;
 8001fca:	4b16      	ldr	r3, [pc, #88]	; (8002024 <setHome+0xa4>)
 8001fcc:	2201      	movs	r2, #1
 8001fce:	701a      	strb	r2, [r3, #0]
			duty = 220;
 8001fd0:	4b15      	ldr	r3, [pc, #84]	; (8002028 <setHome+0xa8>)
 8001fd2:	4a16      	ldr	r2, [pc, #88]	; (800202c <setHome+0xac>)
 8001fd4:	601a      	str	r2, [r3, #0]
			setMotor();
 8001fd6:	f7ff ff91 	bl	8001efc <setMotor>
		break;
 8001fda:	e01b      	b.n	8002014 <setHome+0x94>
		} else if (photoSig[1]) // Center Photo Sensor
 8001fdc:	4b10      	ldr	r3, [pc, #64]	; (8002020 <setHome+0xa0>)
 8001fde:	785b      	ldrb	r3, [r3, #1]
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d017      	beq.n	8002014 <setHome+0x94>
			myHomeState = 2;
 8001fe4:	4b0d      	ldr	r3, [pc, #52]	; (800201c <setHome+0x9c>)
 8001fe6:	2202      	movs	r2, #2
 8001fe8:	701a      	strb	r2, [r3, #0]
		break;
 8001fea:	e013      	b.n	8002014 <setHome+0x94>
		duty = 0;
 8001fec:	4b0e      	ldr	r3, [pc, #56]	; (8002028 <setHome+0xa8>)
 8001fee:	f04f 0200 	mov.w	r2, #0
 8001ff2:	601a      	str	r2, [r3, #0]
		setMotor();
 8001ff4:	f7ff ff82 	bl	8001efc <setMotor>
		QEIHome = QEIReadRaw;
 8001ff8:	4b0d      	ldr	r3, [pc, #52]	; (8002030 <setHome+0xb0>)
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	4a0d      	ldr	r2, [pc, #52]	; (8002034 <setHome+0xb4>)
 8001ffe:	6013      	str	r3, [r2, #0]
		startSetHome = 0;
 8002000:	4b0d      	ldr	r3, [pc, #52]	; (8002038 <setHome+0xb8>)
 8002002:	2200      	movs	r2, #0
 8002004:	701a      	strb	r2, [r3, #0]
		myHomeState = 0;
 8002006:	4b05      	ldr	r3, [pc, #20]	; (800201c <setHome+0x9c>)
 8002008:	2200      	movs	r2, #0
 800200a:	701a      	strb	r2, [r3, #0]
		registerFrame[16].U16 = 0; // RESET : y-axis Moving Status
 800200c:	4b0b      	ldr	r3, [pc, #44]	; (800203c <setHome+0xbc>)
 800200e:	2200      	movs	r2, #0
 8002010:	841a      	strh	r2, [r3, #32]
		break;
 8002012:	e000      	b.n	8002016 <setHome+0x96>
		break;
 8002014:	bf00      	nop
}
 8002016:	bf00      	nop
 8002018:	bd80      	pop	{r7, pc}
 800201a:	bf00      	nop
 800201c:	20000f2c 	.word	0x20000f2c
 8002020:	20000e28 	.word	0x20000e28
 8002024:	20000244 	.word	0x20000244
 8002028:	20000dfc 	.word	0x20000dfc
 800202c:	435c0000 	.word	0x435c0000
 8002030:	20000e00 	.word	0x20000e00
 8002034:	20000e08 	.word	0x20000e08
 8002038:	20000260 	.word	0x20000260
 800203c:	20000d38 	.word	0x20000d38

08002040 <onlyPositionControl>:
	}
	prePos = mmActPos;
	setMotor();
}

void onlyPositionControl(float initPos, float targetPos) {
 8002040:	b5b0      	push	{r4, r5, r7, lr}
 8002042:	b086      	sub	sp, #24
 8002044:	af00      	add	r7, sp, #0
 8002046:	ed87 0a01 	vstr	s0, [r7, #4]
 800204a:	edc7 0a00 	vstr	s1, [r7]
	calculationTraj result = trapezoidalTraj(initPos, targetPos);
 800204e:	f107 0308 	add.w	r3, r7, #8
 8002052:	edd7 0a00 	vldr	s1, [r7]
 8002056:	ed97 0a01 	vldr	s0, [r7, #4]
 800205a:	4618      	mov	r0, r3
 800205c:	f000 f998 	bl	8002390 <trapezoidalTraj>
	mmActPos = QEIReadModified * (2 * 3.14159 * 11.205 / 8192);
 8002060:	4b67      	ldr	r3, [pc, #412]	; (8002200 <onlyPositionControl+0x1c0>)
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	4618      	mov	r0, r3
 8002066:	f7fe fa09 	bl	800047c <__aeabi_i2d>
 800206a:	a361      	add	r3, pc, #388	; (adr r3, 80021f0 <onlyPositionControl+0x1b0>)
 800206c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002070:	f7fe fa6e 	bl	8000550 <__aeabi_dmul>
 8002074:	4602      	mov	r2, r0
 8002076:	460b      	mov	r3, r1
 8002078:	4610      	mov	r0, r2
 800207a:	4619      	mov	r1, r3
 800207c:	f7fe fd40 	bl	8000b00 <__aeabi_d2f>
 8002080:	4603      	mov	r3, r0
 8002082:	4a60      	ldr	r2, [pc, #384]	; (8002204 <onlyPositionControl+0x1c4>)
 8002084:	6013      	str	r3, [r2, #0]
	mmActVel = (mmActPos - prePos) / 0.001;
 8002086:	4b5f      	ldr	r3, [pc, #380]	; (8002204 <onlyPositionControl+0x1c4>)
 8002088:	ed93 7a00 	vldr	s14, [r3]
 800208c:	4b5e      	ldr	r3, [pc, #376]	; (8002208 <onlyPositionControl+0x1c8>)
 800208e:	edd3 7a00 	vldr	s15, [r3]
 8002092:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002096:	ee17 0a90 	vmov	r0, s15
 800209a:	f7fe fa01 	bl	80004a0 <__aeabi_f2d>
 800209e:	a356      	add	r3, pc, #344	; (adr r3, 80021f8 <onlyPositionControl+0x1b8>)
 80020a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020a4:	f7fe fb7e 	bl	80007a4 <__aeabi_ddiv>
 80020a8:	4602      	mov	r2, r0
 80020aa:	460b      	mov	r3, r1
 80020ac:	4610      	mov	r0, r2
 80020ae:	4619      	mov	r1, r3
 80020b0:	f7fe fd26 	bl	8000b00 <__aeabi_d2f>
 80020b4:	4603      	mov	r3, r0
 80020b6:	4a55      	ldr	r2, [pc, #340]	; (800220c <onlyPositionControl+0x1cc>)
 80020b8:	6013      	str	r3, [r2, #0]
	mmActAcc = (mmActVel - preVel) / 0.001;
 80020ba:	4b54      	ldr	r3, [pc, #336]	; (800220c <onlyPositionControl+0x1cc>)
 80020bc:	ed93 7a00 	vldr	s14, [r3]
 80020c0:	4b53      	ldr	r3, [pc, #332]	; (8002210 <onlyPositionControl+0x1d0>)
 80020c2:	edd3 7a00 	vldr	s15, [r3]
 80020c6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80020ca:	ee17 0a90 	vmov	r0, s15
 80020ce:	f7fe f9e7 	bl	80004a0 <__aeabi_f2d>
 80020d2:	a349      	add	r3, pc, #292	; (adr r3, 80021f8 <onlyPositionControl+0x1b8>)
 80020d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020d8:	f7fe fb64 	bl	80007a4 <__aeabi_ddiv>
 80020dc:	4602      	mov	r2, r0
 80020de:	460b      	mov	r3, r1
 80020e0:	4610      	mov	r0, r2
 80020e2:	4619      	mov	r1, r3
 80020e4:	f7fe fd0c 	bl	8000b00 <__aeabi_d2f>
 80020e8:	4603      	mov	r3, r0
 80020ea:	4a4a      	ldr	r2, [pc, #296]	; (8002214 <onlyPositionControl+0x1d4>)
 80020ec:	6013      	str	r3, [r2, #0]

	mmError = result.posTraj - mmActPos;
 80020ee:	ed97 7a02 	vldr	s14, [r7, #8]
 80020f2:	4b44      	ldr	r3, [pc, #272]	; (8002204 <onlyPositionControl+0x1c4>)
 80020f4:	edd3 7a00 	vldr	s15, [r3]
 80020f8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80020fc:	4b46      	ldr	r3, [pc, #280]	; (8002218 <onlyPositionControl+0x1d8>)
 80020fe:	edc3 7a00 	vstr	s15, [r3]
	positionPID.eIntegral = positionPID.eIntegral + (mmError * 0.001);
 8002102:	4b46      	ldr	r3, [pc, #280]	; (800221c <onlyPositionControl+0x1dc>)
 8002104:	68db      	ldr	r3, [r3, #12]
 8002106:	4618      	mov	r0, r3
 8002108:	f7fe f9ca 	bl	80004a0 <__aeabi_f2d>
 800210c:	4604      	mov	r4, r0
 800210e:	460d      	mov	r5, r1
 8002110:	4b41      	ldr	r3, [pc, #260]	; (8002218 <onlyPositionControl+0x1d8>)
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	4618      	mov	r0, r3
 8002116:	f7fe f9c3 	bl	80004a0 <__aeabi_f2d>
 800211a:	a337      	add	r3, pc, #220	; (adr r3, 80021f8 <onlyPositionControl+0x1b8>)
 800211c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002120:	f7fe fa16 	bl	8000550 <__aeabi_dmul>
 8002124:	4602      	mov	r2, r0
 8002126:	460b      	mov	r3, r1
 8002128:	4620      	mov	r0, r4
 800212a:	4629      	mov	r1, r5
 800212c:	f7fe f85a 	bl	80001e4 <__adddf3>
 8002130:	4602      	mov	r2, r0
 8002132:	460b      	mov	r3, r1
 8002134:	4610      	mov	r0, r2
 8002136:	4619      	mov	r1, r3
 8002138:	f7fe fce2 	bl	8000b00 <__aeabi_d2f>
 800213c:	4603      	mov	r3, r0
 800213e:	4a37      	ldr	r2, [pc, #220]	; (800221c <onlyPositionControl+0x1dc>)
 8002140:	60d3      	str	r3, [r2, #12]
	duty = (positionPID.pTerm * mmError)
 8002142:	4b36      	ldr	r3, [pc, #216]	; (800221c <onlyPositionControl+0x1dc>)
 8002144:	ed93 7a00 	vldr	s14, [r3]
 8002148:	4b33      	ldr	r3, [pc, #204]	; (8002218 <onlyPositionControl+0x1d8>)
 800214a:	edd3 7a00 	vldr	s15, [r3]
 800214e:	ee27 7a27 	vmul.f32	s14, s14, s15
			+ (positionPID.iTerm * positionPID.eIntegral);
 8002152:	4b32      	ldr	r3, [pc, #200]	; (800221c <onlyPositionControl+0x1dc>)
 8002154:	edd3 6a01 	vldr	s13, [r3, #4]
 8002158:	4b30      	ldr	r3, [pc, #192]	; (800221c <onlyPositionControl+0x1dc>)
 800215a:	edd3 7a03 	vldr	s15, [r3, #12]
 800215e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002162:	ee77 7a27 	vadd.f32	s15, s14, s15
	duty = (positionPID.pTerm * mmError)
 8002166:	4b2e      	ldr	r3, [pc, #184]	; (8002220 <onlyPositionControl+0x1e0>)
 8002168:	edc3 7a00 	vstr	s15, [r3]
	if (duty < 0) {
 800216c:	4b2c      	ldr	r3, [pc, #176]	; (8002220 <onlyPositionControl+0x1e0>)
 800216e:	edd3 7a00 	vldr	s15, [r3]
 8002172:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002176:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800217a:	d50b      	bpl.n	8002194 <onlyPositionControl+0x154>
		dirAxisY = 0;
 800217c:	4b29      	ldr	r3, [pc, #164]	; (8002224 <onlyPositionControl+0x1e4>)
 800217e:	2200      	movs	r2, #0
 8002180:	701a      	strb	r2, [r3, #0]
		duty = (-1) * duty;
 8002182:	4b27      	ldr	r3, [pc, #156]	; (8002220 <onlyPositionControl+0x1e0>)
 8002184:	edd3 7a00 	vldr	s15, [r3]
 8002188:	eef1 7a67 	vneg.f32	s15, s15
 800218c:	4b24      	ldr	r3, [pc, #144]	; (8002220 <onlyPositionControl+0x1e0>)
 800218e:	edc3 7a00 	vstr	s15, [r3]
 8002192:	e002      	b.n	800219a <onlyPositionControl+0x15a>
	} else {
		dirAxisY = 1;
 8002194:	4b23      	ldr	r3, [pc, #140]	; (8002224 <onlyPositionControl+0x1e4>)
 8002196:	2201      	movs	r2, #1
 8002198:	701a      	strb	r2, [r3, #0]
	}
	if (duty > 1000) {
 800219a:	4b21      	ldr	r3, [pc, #132]	; (8002220 <onlyPositionControl+0x1e0>)
 800219c:	edd3 7a00 	vldr	s15, [r3]
 80021a0:	ed9f 7a21 	vldr	s14, [pc, #132]	; 8002228 <onlyPositionControl+0x1e8>
 80021a4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80021a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021ac:	dd03      	ble.n	80021b6 <onlyPositionControl+0x176>
		duty = 1000;
 80021ae:	4b1c      	ldr	r3, [pc, #112]	; (8002220 <onlyPositionControl+0x1e0>)
 80021b0:	4a1e      	ldr	r2, [pc, #120]	; (800222c <onlyPositionControl+0x1ec>)
 80021b2:	601a      	str	r2, [r3, #0]
 80021b4:	e00d      	b.n	80021d2 <onlyPositionControl+0x192>
	} else if (duty <= 120) {
 80021b6:	4b1a      	ldr	r3, [pc, #104]	; (8002220 <onlyPositionControl+0x1e0>)
 80021b8:	edd3 7a00 	vldr	s15, [r3]
 80021bc:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 8002230 <onlyPositionControl+0x1f0>
 80021c0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80021c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021c8:	d803      	bhi.n	80021d2 <onlyPositionControl+0x192>
		duty = 0;
 80021ca:	4b15      	ldr	r3, [pc, #84]	; (8002220 <onlyPositionControl+0x1e0>)
 80021cc:	f04f 0200 	mov.w	r2, #0
 80021d0:	601a      	str	r2, [r3, #0]
	}
	prePos = mmActPos;
 80021d2:	4b0c      	ldr	r3, [pc, #48]	; (8002204 <onlyPositionControl+0x1c4>)
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	4a0c      	ldr	r2, [pc, #48]	; (8002208 <onlyPositionControl+0x1c8>)
 80021d8:	6013      	str	r3, [r2, #0]
	preVel = mmActVel;
 80021da:	4b0c      	ldr	r3, [pc, #48]	; (800220c <onlyPositionControl+0x1cc>)
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	4a0c      	ldr	r2, [pc, #48]	; (8002210 <onlyPositionControl+0x1d0>)
 80021e0:	6013      	str	r3, [r2, #0]
	setMotor();
 80021e2:	f7ff fe8b 	bl	8001efc <setMotor>
}
 80021e6:	bf00      	nop
 80021e8:	3718      	adds	r7, #24
 80021ea:	46bd      	mov	sp, r7
 80021ec:	bdb0      	pop	{r4, r5, r7, pc}
 80021ee:	bf00      	nop
 80021f0:	464f6faa 	.word	0x464f6faa
 80021f4:	3f8199cb 	.word	0x3f8199cb
 80021f8:	d2f1a9fc 	.word	0xd2f1a9fc
 80021fc:	3f50624d 	.word	0x3f50624d
 8002200:	20000e04 	.word	0x20000e04
 8002204:	20000e0c 	.word	0x20000e0c
 8002208:	20000e1c 	.word	0x20000e1c
 800220c:	20000e14 	.word	0x20000e14
 8002210:	20000e20 	.word	0x20000e20
 8002214:	20000e18 	.word	0x20000e18
 8002218:	20000e10 	.word	0x20000e10
 800221c:	20000248 	.word	0x20000248
 8002220:	20000dfc 	.word	0x20000dfc
 8002224:	20000244 	.word	0x20000244
 8002228:	447a0000 	.word	0x447a0000
 800222c:	447a0000 	.word	0x447a0000
 8002230:	42f00000 	.word	0x42f00000

08002234 <jogAxisY>:

void jogAxisY() {
 8002234:	b480      	push	{r7}
 8002236:	af00      	add	r7, sp, #0
	refYPos = buffer[0].subdata.yAxis;
 8002238:	4b3a      	ldr	r3, [pc, #232]	; (8002324 <jogAxisY+0xf0>)
 800223a:	885b      	ldrh	r3, [r3, #2]
 800223c:	ee07 3a90 	vmov	s15, r3
 8002240:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002244:	4b38      	ldr	r3, [pc, #224]	; (8002328 <jogAxisY+0xf4>)
 8002246:	edc3 7a00 	vstr	s15, [r3]
	if (refYPos > 2500) {
 800224a:	4b37      	ldr	r3, [pc, #220]	; (8002328 <jogAxisY+0xf4>)
 800224c:	edd3 7a00 	vldr	s15, [r3]
 8002250:	ed9f 7a36 	vldr	s14, [pc, #216]	; 800232c <jogAxisY+0xf8>
 8002254:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002258:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800225c:	dd03      	ble.n	8002266 <jogAxisY+0x32>
		dirAxisY = 1;
 800225e:	4b34      	ldr	r3, [pc, #208]	; (8002330 <jogAxisY+0xfc>)
 8002260:	2201      	movs	r2, #1
 8002262:	701a      	strb	r2, [r3, #0]
 8002264:	e00c      	b.n	8002280 <jogAxisY+0x4c>
	} else if (refYPos < 1500) {
 8002266:	4b30      	ldr	r3, [pc, #192]	; (8002328 <jogAxisY+0xf4>)
 8002268:	edd3 7a00 	vldr	s15, [r3]
 800226c:	ed9f 7a31 	vldr	s14, [pc, #196]	; 8002334 <jogAxisY+0x100>
 8002270:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002274:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002278:	d502      	bpl.n	8002280 <jogAxisY+0x4c>
		dirAxisY = 0;
 800227a:	4b2d      	ldr	r3, [pc, #180]	; (8002330 <jogAxisY+0xfc>)
 800227c:	2200      	movs	r2, #0
 800227e:	701a      	strb	r2, [r3, #0]
	}
	if (refYPos > 3600 || refYPos < 100) {
 8002280:	4b29      	ldr	r3, [pc, #164]	; (8002328 <jogAxisY+0xf4>)
 8002282:	edd3 7a00 	vldr	s15, [r3]
 8002286:	ed9f 7a2c 	vldr	s14, [pc, #176]	; 8002338 <jogAxisY+0x104>
 800228a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800228e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002292:	dc09      	bgt.n	80022a8 <jogAxisY+0x74>
 8002294:	4b24      	ldr	r3, [pc, #144]	; (8002328 <jogAxisY+0xf4>)
 8002296:	edd3 7a00 	vldr	s15, [r3]
 800229a:	ed9f 7a28 	vldr	s14, [pc, #160]	; 800233c <jogAxisY+0x108>
 800229e:	eef4 7ac7 	vcmpe.f32	s15, s14
 80022a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022a6:	d503      	bpl.n	80022b0 <jogAxisY+0x7c>
		duty = 250;
 80022a8:	4b25      	ldr	r3, [pc, #148]	; (8002340 <jogAxisY+0x10c>)
 80022aa:	4a26      	ldr	r2, [pc, #152]	; (8002344 <jogAxisY+0x110>)
 80022ac:	601a      	str	r2, [r3, #0]
 80022ae:	e034      	b.n	800231a <jogAxisY+0xe6>
	} else if (refYPos > 2500 && refYPos <= 3600) {
 80022b0:	4b1d      	ldr	r3, [pc, #116]	; (8002328 <jogAxisY+0xf4>)
 80022b2:	edd3 7a00 	vldr	s15, [r3]
 80022b6:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 800232c <jogAxisY+0xf8>
 80022ba:	eef4 7ac7 	vcmpe.f32	s15, s14
 80022be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022c2:	dd0d      	ble.n	80022e0 <jogAxisY+0xac>
 80022c4:	4b18      	ldr	r3, [pc, #96]	; (8002328 <jogAxisY+0xf4>)
 80022c6:	edd3 7a00 	vldr	s15, [r3]
 80022ca:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 8002338 <jogAxisY+0x104>
 80022ce:	eef4 7ac7 	vcmpe.f32	s15, s14
 80022d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022d6:	d803      	bhi.n	80022e0 <jogAxisY+0xac>
		duty = 200;
 80022d8:	4b19      	ldr	r3, [pc, #100]	; (8002340 <jogAxisY+0x10c>)
 80022da:	4a1b      	ldr	r2, [pc, #108]	; (8002348 <jogAxisY+0x114>)
 80022dc:	601a      	str	r2, [r3, #0]
 80022de:	e01c      	b.n	800231a <jogAxisY+0xe6>
	}

	else if (refYPos > 100 && refYPos <= 1500) {
 80022e0:	4b11      	ldr	r3, [pc, #68]	; (8002328 <jogAxisY+0xf4>)
 80022e2:	edd3 7a00 	vldr	s15, [r3]
 80022e6:	ed9f 7a15 	vldr	s14, [pc, #84]	; 800233c <jogAxisY+0x108>
 80022ea:	eef4 7ac7 	vcmpe.f32	s15, s14
 80022ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022f2:	dd0d      	ble.n	8002310 <jogAxisY+0xdc>
 80022f4:	4b0c      	ldr	r3, [pc, #48]	; (8002328 <jogAxisY+0xf4>)
 80022f6:	edd3 7a00 	vldr	s15, [r3]
 80022fa:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 8002334 <jogAxisY+0x100>
 80022fe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002302:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002306:	d803      	bhi.n	8002310 <jogAxisY+0xdc>
		duty = 200;
 8002308:	4b0d      	ldr	r3, [pc, #52]	; (8002340 <jogAxisY+0x10c>)
 800230a:	4a0f      	ldr	r2, [pc, #60]	; (8002348 <jogAxisY+0x114>)
 800230c:	601a      	str	r2, [r3, #0]
 800230e:	e004      	b.n	800231a <jogAxisY+0xe6>
	} else {
		duty = 0;
 8002310:	4b0b      	ldr	r3, [pc, #44]	; (8002340 <jogAxisY+0x10c>)
 8002312:	f04f 0200 	mov.w	r2, #0
 8002316:	601a      	str	r2, [r3, #0]
	}
}
 8002318:	bf00      	nop
 800231a:	bf00      	nop
 800231c:	46bd      	mov	sp, r7
 800231e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002322:	4770      	bx	lr
 8002324:	20000dcc 	.word	0x20000dcc
 8002328:	20000224 	.word	0x20000224
 800232c:	451c4000 	.word	0x451c4000
 8002330:	20000244 	.word	0x20000244
 8002334:	44bb8000 	.word	0x44bb8000
 8002338:	45610000 	.word	0x45610000
 800233c:	42c80000 	.word	0x42c80000
 8002340:	20000dfc 	.word	0x20000dfc
 8002344:	437a0000 	.word	0x437a0000
 8002348:	43480000 	.word	0x43480000

0800234c <photoDetect>:

void photoDetect() {
 800234c:	b580      	push	{r7, lr}
 800234e:	af00      	add	r7, sp, #0
	photoSig[0] = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5);  // MOTOR Photo Sensor
 8002350:	2120      	movs	r1, #32
 8002352:	480d      	ldr	r0, [pc, #52]	; (8002388 <photoDetect+0x3c>)
 8002354:	f003 f91e 	bl	8005594 <HAL_GPIO_ReadPin>
 8002358:	4603      	mov	r3, r0
 800235a:	461a      	mov	r2, r3
 800235c:	4b0b      	ldr	r3, [pc, #44]	; (800238c <photoDetect+0x40>)
 800235e:	701a      	strb	r2, [r3, #0]
	photoSig[1] = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_14); // CENTER Photo Sensor
 8002360:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002364:	4808      	ldr	r0, [pc, #32]	; (8002388 <photoDetect+0x3c>)
 8002366:	f003 f915 	bl	8005594 <HAL_GPIO_ReadPin>
 800236a:	4603      	mov	r3, r0
 800236c:	461a      	mov	r2, r3
 800236e:	4b07      	ldr	r3, [pc, #28]	; (800238c <photoDetect+0x40>)
 8002370:	705a      	strb	r2, [r3, #1]
	photoSig[2] = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_9);  // ENCODER Photo Sensor
 8002372:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002376:	4804      	ldr	r0, [pc, #16]	; (8002388 <photoDetect+0x3c>)
 8002378:	f003 f90c 	bl	8005594 <HAL_GPIO_ReadPin>
 800237c:	4603      	mov	r3, r0
 800237e:	461a      	mov	r2, r3
 8002380:	4b02      	ldr	r3, [pc, #8]	; (800238c <photoDetect+0x40>)
 8002382:	709a      	strb	r2, [r3, #2]
}
 8002384:	bf00      	nop
 8002386:	bd80      	pop	{r7, pc}
 8002388:	40020400 	.word	0x40020400
 800238c:	20000e28 	.word	0x20000e28

08002390 <trapezoidalTraj>:

calculationTraj trapezoidalTraj(float qi, float qf) {
 8002390:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002394:	b098      	sub	sp, #96	; 0x60
 8002396:	af00      	add	r7, sp, #0
 8002398:	60f8      	str	r0, [r7, #12]
 800239a:	ed87 0a02 	vstr	s0, [r7, #8]
 800239e:	edc7 0a01 	vstr	s1, [r7, #4]
	calculationTraj result;

	float diffPos = abs(qf - qi);
 80023a2:	ed97 7a01 	vldr	s14, [r7, #4]
 80023a6:	edd7 7a02 	vldr	s15, [r7, #8]
 80023aa:	ee77 7a67 	vsub.f32	s15, s14, s15
 80023ae:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80023b2:	ee17 3a90 	vmov	r3, s15
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	bfb8      	it	lt
 80023ba:	425b      	neglt	r3, r3
 80023bc:	ee07 3a90 	vmov	s15, r3
 80023c0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80023c4:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
	int8_t handleMinus = (qf - qi) / diffPos;
 80023c8:	ed97 7a01 	vldr	s14, [r7, #4]
 80023cc:	edd7 7a02 	vldr	s15, [r7, #8]
 80023d0:	ee77 6a67 	vsub.f32	s13, s14, s15
 80023d4:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 80023d8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80023dc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80023e0:	edc7 7a00 	vstr	s15, [r7]
 80023e4:	783b      	ldrb	r3, [r7, #0]
 80023e6:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
	float timeTrapSeg1 = qdm / qddm;
 80023ea:	4bb3      	ldr	r3, [pc, #716]	; (80026b8 <trapezoidalTraj+0x328>)
 80023ec:	edd3 6a00 	vldr	s13, [r3]
 80023f0:	4bb2      	ldr	r3, [pc, #712]	; (80026bc <trapezoidalTraj+0x32c>)
 80023f2:	ed93 7a00 	vldr	s14, [r3]
 80023f6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80023fa:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
	float timeTriSeg1 = pow((diffPos / qddm), 0.5);
 80023fe:	4baf      	ldr	r3, [pc, #700]	; (80026bc <trapezoidalTraj+0x32c>)
 8002400:	edd3 7a00 	vldr	s15, [r3]
 8002404:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 8002408:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800240c:	ee16 0a90 	vmov	r0, s13
 8002410:	f7fe f846 	bl	80004a0 <__aeabi_f2d>
 8002414:	4602      	mov	r2, r0
 8002416:	460b      	mov	r3, r1
 8002418:	ed9f 1ba5 	vldr	d1, [pc, #660]	; 80026b0 <trapezoidalTraj+0x320>
 800241c:	ec43 2b10 	vmov	d0, r2, r3
 8002420:	f009 fb02 	bl	800ba28 <pow>
 8002424:	ec53 2b10 	vmov	r2, r3, d0
 8002428:	4610      	mov	r0, r2
 800242a:	4619      	mov	r1, r3
 800242c:	f7fe fb68 	bl	8000b00 <__aeabi_d2f>
 8002430:	4603      	mov	r3, r0
 8002432:	653b      	str	r3, [r7, #80]	; 0x50

	if (timeTriSeg1 < timeTrapSeg1) // triangle shape
 8002434:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8002438:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 800243c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002440:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002444:	f140 8140 	bpl.w	80026c8 <trapezoidalTraj+0x338>
			{
		float qTriSeg1 = 0.5 * qddm * timeTriSeg1 * timeTriSeg1;
 8002448:	4b9c      	ldr	r3, [pc, #624]	; (80026bc <trapezoidalTraj+0x32c>)
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	4618      	mov	r0, r3
 800244e:	f7fe f827 	bl	80004a0 <__aeabi_f2d>
 8002452:	f04f 0200 	mov.w	r2, #0
 8002456:	4b9a      	ldr	r3, [pc, #616]	; (80026c0 <trapezoidalTraj+0x330>)
 8002458:	f7fe f87a 	bl	8000550 <__aeabi_dmul>
 800245c:	4602      	mov	r2, r0
 800245e:	460b      	mov	r3, r1
 8002460:	4614      	mov	r4, r2
 8002462:	461d      	mov	r5, r3
 8002464:	6d38      	ldr	r0, [r7, #80]	; 0x50
 8002466:	f7fe f81b 	bl	80004a0 <__aeabi_f2d>
 800246a:	4602      	mov	r2, r0
 800246c:	460b      	mov	r3, r1
 800246e:	4620      	mov	r0, r4
 8002470:	4629      	mov	r1, r5
 8002472:	f7fe f86d 	bl	8000550 <__aeabi_dmul>
 8002476:	4602      	mov	r2, r0
 8002478:	460b      	mov	r3, r1
 800247a:	4614      	mov	r4, r2
 800247c:	461d      	mov	r5, r3
 800247e:	6d38      	ldr	r0, [r7, #80]	; 0x50
 8002480:	f7fe f80e 	bl	80004a0 <__aeabi_f2d>
 8002484:	4602      	mov	r2, r0
 8002486:	460b      	mov	r3, r1
 8002488:	4620      	mov	r0, r4
 800248a:	4629      	mov	r1, r5
 800248c:	f7fe f860 	bl	8000550 <__aeabi_dmul>
 8002490:	4602      	mov	r2, r0
 8002492:	460b      	mov	r3, r1
 8002494:	4610      	mov	r0, r2
 8002496:	4619      	mov	r1, r3
 8002498:	f7fe fb32 	bl	8000b00 <__aeabi_d2f>
 800249c:	4603      	mov	r3, r0
 800249e:	637b      	str	r3, [r7, #52]	; 0x34
		float qdTriSeg1 = qddm * timeTriSeg1;
 80024a0:	4b86      	ldr	r3, [pc, #536]	; (80026bc <trapezoidalTraj+0x32c>)
 80024a2:	edd3 7a00 	vldr	s15, [r3]
 80024a6:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 80024aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80024ae:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
		if (actualTime <= timeTriSeg1) {
 80024b2:	4b84      	ldr	r3, [pc, #528]	; (80026c4 <trapezoidalTraj+0x334>)
 80024b4:	edd3 7a00 	vldr	s15, [r3]
 80024b8:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 80024bc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80024c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024c4:	db57      	blt.n	8002576 <trapezoidalTraj+0x1e6>
			result.posTraj = qi
					+ (0.5 * qddm * actualTime * actualTime) * handleMinus;
 80024c6:	68b8      	ldr	r0, [r7, #8]
 80024c8:	f7fd ffea 	bl	80004a0 <__aeabi_f2d>
 80024cc:	4604      	mov	r4, r0
 80024ce:	460d      	mov	r5, r1
 80024d0:	4b7a      	ldr	r3, [pc, #488]	; (80026bc <trapezoidalTraj+0x32c>)
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	4618      	mov	r0, r3
 80024d6:	f7fd ffe3 	bl	80004a0 <__aeabi_f2d>
 80024da:	f04f 0200 	mov.w	r2, #0
 80024de:	4b78      	ldr	r3, [pc, #480]	; (80026c0 <trapezoidalTraj+0x330>)
 80024e0:	f7fe f836 	bl	8000550 <__aeabi_dmul>
 80024e4:	4602      	mov	r2, r0
 80024e6:	460b      	mov	r3, r1
 80024e8:	4690      	mov	r8, r2
 80024ea:	4699      	mov	r9, r3
 80024ec:	4b75      	ldr	r3, [pc, #468]	; (80026c4 <trapezoidalTraj+0x334>)
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	4618      	mov	r0, r3
 80024f2:	f7fd ffd5 	bl	80004a0 <__aeabi_f2d>
 80024f6:	4602      	mov	r2, r0
 80024f8:	460b      	mov	r3, r1
 80024fa:	4640      	mov	r0, r8
 80024fc:	4649      	mov	r1, r9
 80024fe:	f7fe f827 	bl	8000550 <__aeabi_dmul>
 8002502:	4602      	mov	r2, r0
 8002504:	460b      	mov	r3, r1
 8002506:	4690      	mov	r8, r2
 8002508:	4699      	mov	r9, r3
 800250a:	4b6e      	ldr	r3, [pc, #440]	; (80026c4 <trapezoidalTraj+0x334>)
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	4618      	mov	r0, r3
 8002510:	f7fd ffc6 	bl	80004a0 <__aeabi_f2d>
 8002514:	4602      	mov	r2, r0
 8002516:	460b      	mov	r3, r1
 8002518:	4640      	mov	r0, r8
 800251a:	4649      	mov	r1, r9
 800251c:	f7fe f818 	bl	8000550 <__aeabi_dmul>
 8002520:	4602      	mov	r2, r0
 8002522:	460b      	mov	r3, r1
 8002524:	4690      	mov	r8, r2
 8002526:	4699      	mov	r9, r3
 8002528:	f997 305b 	ldrsb.w	r3, [r7, #91]	; 0x5b
 800252c:	4618      	mov	r0, r3
 800252e:	f7fd ffa5 	bl	800047c <__aeabi_i2d>
 8002532:	4602      	mov	r2, r0
 8002534:	460b      	mov	r3, r1
 8002536:	4640      	mov	r0, r8
 8002538:	4649      	mov	r1, r9
 800253a:	f7fe f809 	bl	8000550 <__aeabi_dmul>
 800253e:	4602      	mov	r2, r0
 8002540:	460b      	mov	r3, r1
 8002542:	4620      	mov	r0, r4
 8002544:	4629      	mov	r1, r5
 8002546:	f7fd fe4d 	bl	80001e4 <__adddf3>
 800254a:	4602      	mov	r2, r0
 800254c:	460b      	mov	r3, r1
 800254e:	4610      	mov	r0, r2
 8002550:	4619      	mov	r1, r3
 8002552:	f7fe fad5 	bl	8000b00 <__aeabi_d2f>
 8002556:	4603      	mov	r3, r0
			result.posTraj = qi
 8002558:	617b      	str	r3, [r7, #20]
			result.velTraj = qddm * actualTime;
 800255a:	4b58      	ldr	r3, [pc, #352]	; (80026bc <trapezoidalTraj+0x32c>)
 800255c:	ed93 7a00 	vldr	s14, [r3]
 8002560:	4b58      	ldr	r3, [pc, #352]	; (80026c4 <trapezoidalTraj+0x334>)
 8002562:	edd3 7a00 	vldr	s15, [r3]
 8002566:	ee67 7a27 	vmul.f32	s15, s14, s15
 800256a:	edc7 7a06 	vstr	s15, [r7, #24]
			result.accTraj = qddm;
 800256e:	4b53      	ldr	r3, [pc, #332]	; (80026bc <trapezoidalTraj+0x32c>)
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	61fb      	str	r3, [r7, #28]
 8002574:	e282      	b.n	8002a7c <trapezoidalTraj+0x6ec>
		}

		else if (actualTime > timeTriSeg1 && actualTime <= (timeTriSeg1 * 2)) {
 8002576:	4b53      	ldr	r3, [pc, #332]	; (80026c4 <trapezoidalTraj+0x334>)
 8002578:	edd3 7a00 	vldr	s15, [r3]
 800257c:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8002580:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002584:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002588:	f140 8086 	bpl.w	8002698 <trapezoidalTraj+0x308>
 800258c:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 8002590:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8002594:	4b4b      	ldr	r3, [pc, #300]	; (80026c4 <trapezoidalTraj+0x334>)
 8002596:	edd3 7a00 	vldr	s15, [r3]
 800259a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800259e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025a2:	db79      	blt.n	8002698 <trapezoidalTraj+0x308>
			float actualTimeSeg2 = actualTime - timeTriSeg1;
 80025a4:	4b47      	ldr	r3, [pc, #284]	; (80026c4 <trapezoidalTraj+0x334>)
 80025a6:	ed93 7a00 	vldr	s14, [r3]
 80025aa:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 80025ae:	ee77 7a67 	vsub.f32	s15, s14, s15
 80025b2:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
			result.posTraj = qi
					+ (qTriSeg1 + (qdTriSeg1 * actualTimeSeg2)
 80025b6:	68b8      	ldr	r0, [r7, #8]
 80025b8:	f7fd ff72 	bl	80004a0 <__aeabi_f2d>
 80025bc:	4604      	mov	r4, r0
 80025be:	460d      	mov	r5, r1
 80025c0:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 80025c4:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80025c8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80025cc:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 80025d0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80025d4:	ee17 0a90 	vmov	r0, s15
 80025d8:	f7fd ff62 	bl	80004a0 <__aeabi_f2d>
 80025dc:	4680      	mov	r8, r0
 80025de:	4689      	mov	r9, r1
							- (0.5 * qddm * actualTimeSeg2 * actualTimeSeg2))
 80025e0:	4b36      	ldr	r3, [pc, #216]	; (80026bc <trapezoidalTraj+0x32c>)
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	4618      	mov	r0, r3
 80025e6:	f7fd ff5b 	bl	80004a0 <__aeabi_f2d>
 80025ea:	f04f 0200 	mov.w	r2, #0
 80025ee:	4b34      	ldr	r3, [pc, #208]	; (80026c0 <trapezoidalTraj+0x330>)
 80025f0:	f7fd ffae 	bl	8000550 <__aeabi_dmul>
 80025f4:	4602      	mov	r2, r0
 80025f6:	460b      	mov	r3, r1
 80025f8:	4692      	mov	sl, r2
 80025fa:	469b      	mov	fp, r3
 80025fc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80025fe:	f7fd ff4f 	bl	80004a0 <__aeabi_f2d>
 8002602:	4602      	mov	r2, r0
 8002604:	460b      	mov	r3, r1
 8002606:	4650      	mov	r0, sl
 8002608:	4659      	mov	r1, fp
 800260a:	f7fd ffa1 	bl	8000550 <__aeabi_dmul>
 800260e:	4602      	mov	r2, r0
 8002610:	460b      	mov	r3, r1
 8002612:	4692      	mov	sl, r2
 8002614:	469b      	mov	fp, r3
 8002616:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002618:	f7fd ff42 	bl	80004a0 <__aeabi_f2d>
 800261c:	4602      	mov	r2, r0
 800261e:	460b      	mov	r3, r1
 8002620:	4650      	mov	r0, sl
 8002622:	4659      	mov	r1, fp
 8002624:	f7fd ff94 	bl	8000550 <__aeabi_dmul>
 8002628:	4602      	mov	r2, r0
 800262a:	460b      	mov	r3, r1
 800262c:	4640      	mov	r0, r8
 800262e:	4649      	mov	r1, r9
 8002630:	f7fd fdd6 	bl	80001e0 <__aeabi_dsub>
 8002634:	4602      	mov	r2, r0
 8002636:	460b      	mov	r3, r1
 8002638:	4690      	mov	r8, r2
 800263a:	4699      	mov	r9, r3
							* handleMinus;
 800263c:	f997 305b 	ldrsb.w	r3, [r7, #91]	; 0x5b
 8002640:	4618      	mov	r0, r3
 8002642:	f7fd ff1b 	bl	800047c <__aeabi_i2d>
 8002646:	4602      	mov	r2, r0
 8002648:	460b      	mov	r3, r1
 800264a:	4640      	mov	r0, r8
 800264c:	4649      	mov	r1, r9
 800264e:	f7fd ff7f 	bl	8000550 <__aeabi_dmul>
 8002652:	4602      	mov	r2, r0
 8002654:	460b      	mov	r3, r1
					+ (qTriSeg1 + (qdTriSeg1 * actualTimeSeg2)
 8002656:	4620      	mov	r0, r4
 8002658:	4629      	mov	r1, r5
 800265a:	f7fd fdc3 	bl	80001e4 <__adddf3>
 800265e:	4602      	mov	r2, r0
 8002660:	460b      	mov	r3, r1
 8002662:	4610      	mov	r0, r2
 8002664:	4619      	mov	r1, r3
 8002666:	f7fe fa4b 	bl	8000b00 <__aeabi_d2f>
 800266a:	4603      	mov	r3, r0
			result.posTraj = qi
 800266c:	617b      	str	r3, [r7, #20]
			result.velTraj = qdTriSeg1 - (qddm * actualTimeSeg2);
 800266e:	4b13      	ldr	r3, [pc, #76]	; (80026bc <trapezoidalTraj+0x32c>)
 8002670:	ed93 7a00 	vldr	s14, [r3]
 8002674:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8002678:	ee67 7a27 	vmul.f32	s15, s14, s15
 800267c:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 8002680:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002684:	edc7 7a06 	vstr	s15, [r7, #24]
			result.accTraj = -qddm;
 8002688:	4b0c      	ldr	r3, [pc, #48]	; (80026bc <trapezoidalTraj+0x32c>)
 800268a:	edd3 7a00 	vldr	s15, [r3]
 800268e:	eef1 7a67 	vneg.f32	s15, s15
 8002692:	edc7 7a07 	vstr	s15, [r7, #28]
		else if (actualTime > timeTriSeg1 && actualTime <= (timeTriSeg1 * 2)) {
 8002696:	e1f1      	b.n	8002a7c <trapezoidalTraj+0x6ec>
		}

		else {
			result.posTraj = qf;
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	617b      	str	r3, [r7, #20]
			result.velTraj = 0;
 800269c:	f04f 0300 	mov.w	r3, #0
 80026a0:	61bb      	str	r3, [r7, #24]
			result.accTraj = 0;
 80026a2:	f04f 0300 	mov.w	r3, #0
 80026a6:	61fb      	str	r3, [r7, #28]
 80026a8:	e1e8      	b.n	8002a7c <trapezoidalTraj+0x6ec>
 80026aa:	bf00      	nop
 80026ac:	f3af 8000 	nop.w
 80026b0:	00000000 	.word	0x00000000
 80026b4:	3fe00000 	.word	0x3fe00000
 80026b8:	2000025c 	.word	0x2000025c
 80026bc:	20000258 	.word	0x20000258
 80026c0:	3fe00000 	.word	0x3fe00000
 80026c4:	20000f1c 	.word	0x20000f1c
	}

	else // trapezoidal shape
	{
		float timeTrapSeg2 = (diffPos
				- (2 * 0.5 * qddm * (timeTrapSeg1) * (timeTrapSeg1))) / qdm;
 80026c8:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 80026ca:	f7fd fee9 	bl	80004a0 <__aeabi_f2d>
 80026ce:	4604      	mov	r4, r0
 80026d0:	460d      	mov	r5, r1
 80026d2:	4b90      	ldr	r3, [pc, #576]	; (8002914 <trapezoidalTraj+0x584>)
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	4618      	mov	r0, r3
 80026d8:	f7fd fee2 	bl	80004a0 <__aeabi_f2d>
 80026dc:	4680      	mov	r8, r0
 80026de:	4689      	mov	r9, r1
 80026e0:	6d78      	ldr	r0, [r7, #84]	; 0x54
 80026e2:	f7fd fedd 	bl	80004a0 <__aeabi_f2d>
 80026e6:	4602      	mov	r2, r0
 80026e8:	460b      	mov	r3, r1
 80026ea:	4640      	mov	r0, r8
 80026ec:	4649      	mov	r1, r9
 80026ee:	f7fd ff2f 	bl	8000550 <__aeabi_dmul>
 80026f2:	4602      	mov	r2, r0
 80026f4:	460b      	mov	r3, r1
 80026f6:	4690      	mov	r8, r2
 80026f8:	4699      	mov	r9, r3
 80026fa:	6d78      	ldr	r0, [r7, #84]	; 0x54
 80026fc:	f7fd fed0 	bl	80004a0 <__aeabi_f2d>
 8002700:	4602      	mov	r2, r0
 8002702:	460b      	mov	r3, r1
 8002704:	4640      	mov	r0, r8
 8002706:	4649      	mov	r1, r9
 8002708:	f7fd ff22 	bl	8000550 <__aeabi_dmul>
 800270c:	4602      	mov	r2, r0
 800270e:	460b      	mov	r3, r1
 8002710:	4620      	mov	r0, r4
 8002712:	4629      	mov	r1, r5
 8002714:	f7fd fd64 	bl	80001e0 <__aeabi_dsub>
 8002718:	4602      	mov	r2, r0
 800271a:	460b      	mov	r3, r1
 800271c:	4614      	mov	r4, r2
 800271e:	461d      	mov	r5, r3
 8002720:	4b7d      	ldr	r3, [pc, #500]	; (8002918 <trapezoidalTraj+0x588>)
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	4618      	mov	r0, r3
 8002726:	f7fd febb 	bl	80004a0 <__aeabi_f2d>
 800272a:	4602      	mov	r2, r0
 800272c:	460b      	mov	r3, r1
 800272e:	4620      	mov	r0, r4
 8002730:	4629      	mov	r1, r5
 8002732:	f7fe f837 	bl	80007a4 <__aeabi_ddiv>
 8002736:	4602      	mov	r2, r0
 8002738:	460b      	mov	r3, r1
		float timeTrapSeg2 = (diffPos
 800273a:	4610      	mov	r0, r2
 800273c:	4619      	mov	r1, r3
 800273e:	f7fe f9df 	bl	8000b00 <__aeabi_d2f>
 8002742:	4603      	mov	r3, r0
 8002744:	64fb      	str	r3, [r7, #76]	; 0x4c
		float timeTrapSeg3 = qdm / qddm;
 8002746:	4b74      	ldr	r3, [pc, #464]	; (8002918 <trapezoidalTraj+0x588>)
 8002748:	edd3 6a00 	vldr	s13, [r3]
 800274c:	4b71      	ldr	r3, [pc, #452]	; (8002914 <trapezoidalTraj+0x584>)
 800274e:	ed93 7a00 	vldr	s14, [r3]
 8002752:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002756:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
		float qTrapSeg1 = 0.5 * qddm * (timeTrapSeg1) * (timeTrapSeg1);
 800275a:	4b6e      	ldr	r3, [pc, #440]	; (8002914 <trapezoidalTraj+0x584>)
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	4618      	mov	r0, r3
 8002760:	f7fd fe9e 	bl	80004a0 <__aeabi_f2d>
 8002764:	f04f 0200 	mov.w	r2, #0
 8002768:	4b6c      	ldr	r3, [pc, #432]	; (800291c <trapezoidalTraj+0x58c>)
 800276a:	f7fd fef1 	bl	8000550 <__aeabi_dmul>
 800276e:	4602      	mov	r2, r0
 8002770:	460b      	mov	r3, r1
 8002772:	4614      	mov	r4, r2
 8002774:	461d      	mov	r5, r3
 8002776:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8002778:	f7fd fe92 	bl	80004a0 <__aeabi_f2d>
 800277c:	4602      	mov	r2, r0
 800277e:	460b      	mov	r3, r1
 8002780:	4620      	mov	r0, r4
 8002782:	4629      	mov	r1, r5
 8002784:	f7fd fee4 	bl	8000550 <__aeabi_dmul>
 8002788:	4602      	mov	r2, r0
 800278a:	460b      	mov	r3, r1
 800278c:	4614      	mov	r4, r2
 800278e:	461d      	mov	r5, r3
 8002790:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8002792:	f7fd fe85 	bl	80004a0 <__aeabi_f2d>
 8002796:	4602      	mov	r2, r0
 8002798:	460b      	mov	r3, r1
 800279a:	4620      	mov	r0, r4
 800279c:	4629      	mov	r1, r5
 800279e:	f7fd fed7 	bl	8000550 <__aeabi_dmul>
 80027a2:	4602      	mov	r2, r0
 80027a4:	460b      	mov	r3, r1
 80027a6:	4610      	mov	r0, r2
 80027a8:	4619      	mov	r1, r3
 80027aa:	f7fe f9a9 	bl	8000b00 <__aeabi_d2f>
 80027ae:	4603      	mov	r3, r0
 80027b0:	647b      	str	r3, [r7, #68]	; 0x44
		float qTrapSeg2 = qTrapSeg1 + (qdm * timeTrapSeg2);
 80027b2:	4b59      	ldr	r3, [pc, #356]	; (8002918 <trapezoidalTraj+0x588>)
 80027b4:	ed93 7a00 	vldr	s14, [r3]
 80027b8:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 80027bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80027c0:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 80027c4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80027c8:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40

		if (actualTime <= timeTrapSeg1) {
 80027cc:	4b54      	ldr	r3, [pc, #336]	; (8002920 <trapezoidalTraj+0x590>)
 80027ce:	edd3 7a00 	vldr	s15, [r3]
 80027d2:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 80027d6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80027da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80027de:	db57      	blt.n	8002890 <trapezoidalTraj+0x500>
			result.posTraj = qi
					+ (0.5 * qddm * actualTime * actualTime) * handleMinus;
 80027e0:	68b8      	ldr	r0, [r7, #8]
 80027e2:	f7fd fe5d 	bl	80004a0 <__aeabi_f2d>
 80027e6:	4604      	mov	r4, r0
 80027e8:	460d      	mov	r5, r1
 80027ea:	4b4a      	ldr	r3, [pc, #296]	; (8002914 <trapezoidalTraj+0x584>)
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	4618      	mov	r0, r3
 80027f0:	f7fd fe56 	bl	80004a0 <__aeabi_f2d>
 80027f4:	f04f 0200 	mov.w	r2, #0
 80027f8:	4b48      	ldr	r3, [pc, #288]	; (800291c <trapezoidalTraj+0x58c>)
 80027fa:	f7fd fea9 	bl	8000550 <__aeabi_dmul>
 80027fe:	4602      	mov	r2, r0
 8002800:	460b      	mov	r3, r1
 8002802:	4690      	mov	r8, r2
 8002804:	4699      	mov	r9, r3
 8002806:	4b46      	ldr	r3, [pc, #280]	; (8002920 <trapezoidalTraj+0x590>)
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	4618      	mov	r0, r3
 800280c:	f7fd fe48 	bl	80004a0 <__aeabi_f2d>
 8002810:	4602      	mov	r2, r0
 8002812:	460b      	mov	r3, r1
 8002814:	4640      	mov	r0, r8
 8002816:	4649      	mov	r1, r9
 8002818:	f7fd fe9a 	bl	8000550 <__aeabi_dmul>
 800281c:	4602      	mov	r2, r0
 800281e:	460b      	mov	r3, r1
 8002820:	4690      	mov	r8, r2
 8002822:	4699      	mov	r9, r3
 8002824:	4b3e      	ldr	r3, [pc, #248]	; (8002920 <trapezoidalTraj+0x590>)
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	4618      	mov	r0, r3
 800282a:	f7fd fe39 	bl	80004a0 <__aeabi_f2d>
 800282e:	4602      	mov	r2, r0
 8002830:	460b      	mov	r3, r1
 8002832:	4640      	mov	r0, r8
 8002834:	4649      	mov	r1, r9
 8002836:	f7fd fe8b 	bl	8000550 <__aeabi_dmul>
 800283a:	4602      	mov	r2, r0
 800283c:	460b      	mov	r3, r1
 800283e:	4690      	mov	r8, r2
 8002840:	4699      	mov	r9, r3
 8002842:	f997 305b 	ldrsb.w	r3, [r7, #91]	; 0x5b
 8002846:	4618      	mov	r0, r3
 8002848:	f7fd fe18 	bl	800047c <__aeabi_i2d>
 800284c:	4602      	mov	r2, r0
 800284e:	460b      	mov	r3, r1
 8002850:	4640      	mov	r0, r8
 8002852:	4649      	mov	r1, r9
 8002854:	f7fd fe7c 	bl	8000550 <__aeabi_dmul>
 8002858:	4602      	mov	r2, r0
 800285a:	460b      	mov	r3, r1
 800285c:	4620      	mov	r0, r4
 800285e:	4629      	mov	r1, r5
 8002860:	f7fd fcc0 	bl	80001e4 <__adddf3>
 8002864:	4602      	mov	r2, r0
 8002866:	460b      	mov	r3, r1
 8002868:	4610      	mov	r0, r2
 800286a:	4619      	mov	r1, r3
 800286c:	f7fe f948 	bl	8000b00 <__aeabi_d2f>
 8002870:	4603      	mov	r3, r0
			result.posTraj = qi
 8002872:	617b      	str	r3, [r7, #20]
			result.velTraj = qddm * actualTime;
 8002874:	4b27      	ldr	r3, [pc, #156]	; (8002914 <trapezoidalTraj+0x584>)
 8002876:	ed93 7a00 	vldr	s14, [r3]
 800287a:	4b29      	ldr	r3, [pc, #164]	; (8002920 <trapezoidalTraj+0x590>)
 800287c:	edd3 7a00 	vldr	s15, [r3]
 8002880:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002884:	edc7 7a06 	vstr	s15, [r7, #24]
			result.accTraj = qddm;
 8002888:	4b22      	ldr	r3, [pc, #136]	; (8002914 <trapezoidalTraj+0x584>)
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	61fb      	str	r3, [r7, #28]
 800288e:	e0f5      	b.n	8002a7c <trapezoidalTraj+0x6ec>
		} else if (actualTime > timeTrapSeg1
 8002890:	4b23      	ldr	r3, [pc, #140]	; (8002920 <trapezoidalTraj+0x590>)
 8002892:	edd3 7a00 	vldr	s15, [r3]
 8002896:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 800289a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800289e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028a2:	d53f      	bpl.n	8002924 <trapezoidalTraj+0x594>
				&& actualTime <= timeTrapSeg2 + timeTrapSeg1) {
 80028a4:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 80028a8:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 80028ac:	ee37 7a27 	vadd.f32	s14, s14, s15
 80028b0:	4b1b      	ldr	r3, [pc, #108]	; (8002920 <trapezoidalTraj+0x590>)
 80028b2:	edd3 7a00 	vldr	s15, [r3]
 80028b6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80028ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028be:	db31      	blt.n	8002924 <trapezoidalTraj+0x594>
			float t2 = actualTime - timeTrapSeg1;
 80028c0:	4b17      	ldr	r3, [pc, #92]	; (8002920 <trapezoidalTraj+0x590>)
 80028c2:	ed93 7a00 	vldr	s14, [r3]
 80028c6:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 80028ca:	ee77 7a67 	vsub.f32	s15, s14, s15
 80028ce:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
			result.posTraj = qi + (qTrapSeg1 + qdm * (t2)) * handleMinus;
 80028d2:	4b11      	ldr	r3, [pc, #68]	; (8002918 <trapezoidalTraj+0x588>)
 80028d4:	ed93 7a00 	vldr	s14, [r3]
 80028d8:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 80028dc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80028e0:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 80028e4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80028e8:	f997 305b 	ldrsb.w	r3, [r7, #91]	; 0x5b
 80028ec:	ee07 3a90 	vmov	s15, r3
 80028f0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80028f4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80028f8:	edd7 7a02 	vldr	s15, [r7, #8]
 80028fc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002900:	edc7 7a05 	vstr	s15, [r7, #20]
			result.velTraj = qdm;
 8002904:	4b04      	ldr	r3, [pc, #16]	; (8002918 <trapezoidalTraj+0x588>)
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	61bb      	str	r3, [r7, #24]
			result.accTraj = 0;
 800290a:	f04f 0300 	mov.w	r3, #0
 800290e:	61fb      	str	r3, [r7, #28]
				&& actualTime <= timeTrapSeg2 + timeTrapSeg1) {
 8002910:	e0b4      	b.n	8002a7c <trapezoidalTraj+0x6ec>
 8002912:	bf00      	nop
 8002914:	20000258 	.word	0x20000258
 8002918:	2000025c 	.word	0x2000025c
 800291c:	3fe00000 	.word	0x3fe00000
 8002920:	20000f1c 	.word	0x20000f1c
		} else if (actualTime > timeTrapSeg2 + timeTrapSeg1
 8002924:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8002928:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 800292c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002930:	4b91      	ldr	r3, [pc, #580]	; (8002b78 <trapezoidalTraj+0x7e8>)
 8002932:	edd3 7a00 	vldr	s15, [r3]
 8002936:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800293a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800293e:	f140 8095 	bpl.w	8002a6c <trapezoidalTraj+0x6dc>
				&& actualTime <= timeTrapSeg3 + timeTrapSeg2 + timeTrapSeg1) {
 8002942:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8002946:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 800294a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800294e:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8002952:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002956:	4b88      	ldr	r3, [pc, #544]	; (8002b78 <trapezoidalTraj+0x7e8>)
 8002958:	edd3 7a00 	vldr	s15, [r3]
 800295c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002960:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002964:	f2c0 8082 	blt.w	8002a6c <trapezoidalTraj+0x6dc>
			float t3 = actualTime - timeTrapSeg2 - timeTrapSeg1;
 8002968:	4b83      	ldr	r3, [pc, #524]	; (8002b78 <trapezoidalTraj+0x7e8>)
 800296a:	ed93 7a00 	vldr	s14, [r3]
 800296e:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 8002972:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002976:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 800297a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800297e:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
			result.posTraj = qi
					+ (qTrapSeg2 + (qdm * t3) - 0.5 * qddm * t3 * t3)
 8002982:	68b8      	ldr	r0, [r7, #8]
 8002984:	f7fd fd8c 	bl	80004a0 <__aeabi_f2d>
 8002988:	4604      	mov	r4, r0
 800298a:	460d      	mov	r5, r1
 800298c:	4b7b      	ldr	r3, [pc, #492]	; (8002b7c <trapezoidalTraj+0x7ec>)
 800298e:	ed93 7a00 	vldr	s14, [r3]
 8002992:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002996:	ee27 7a27 	vmul.f32	s14, s14, s15
 800299a:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 800299e:	ee77 7a27 	vadd.f32	s15, s14, s15
 80029a2:	ee17 0a90 	vmov	r0, s15
 80029a6:	f7fd fd7b 	bl	80004a0 <__aeabi_f2d>
 80029aa:	4680      	mov	r8, r0
 80029ac:	4689      	mov	r9, r1
 80029ae:	4b74      	ldr	r3, [pc, #464]	; (8002b80 <trapezoidalTraj+0x7f0>)
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	4618      	mov	r0, r3
 80029b4:	f7fd fd74 	bl	80004a0 <__aeabi_f2d>
 80029b8:	f04f 0200 	mov.w	r2, #0
 80029bc:	4b71      	ldr	r3, [pc, #452]	; (8002b84 <trapezoidalTraj+0x7f4>)
 80029be:	f7fd fdc7 	bl	8000550 <__aeabi_dmul>
 80029c2:	4602      	mov	r2, r0
 80029c4:	460b      	mov	r3, r1
 80029c6:	4692      	mov	sl, r2
 80029c8:	469b      	mov	fp, r3
 80029ca:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80029cc:	f7fd fd68 	bl	80004a0 <__aeabi_f2d>
 80029d0:	4602      	mov	r2, r0
 80029d2:	460b      	mov	r3, r1
 80029d4:	4650      	mov	r0, sl
 80029d6:	4659      	mov	r1, fp
 80029d8:	f7fd fdba 	bl	8000550 <__aeabi_dmul>
 80029dc:	4602      	mov	r2, r0
 80029de:	460b      	mov	r3, r1
 80029e0:	4692      	mov	sl, r2
 80029e2:	469b      	mov	fp, r3
 80029e4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80029e6:	f7fd fd5b 	bl	80004a0 <__aeabi_f2d>
 80029ea:	4602      	mov	r2, r0
 80029ec:	460b      	mov	r3, r1
 80029ee:	4650      	mov	r0, sl
 80029f0:	4659      	mov	r1, fp
 80029f2:	f7fd fdad 	bl	8000550 <__aeabi_dmul>
 80029f6:	4602      	mov	r2, r0
 80029f8:	460b      	mov	r3, r1
 80029fa:	4640      	mov	r0, r8
 80029fc:	4649      	mov	r1, r9
 80029fe:	f7fd fbef 	bl	80001e0 <__aeabi_dsub>
 8002a02:	4602      	mov	r2, r0
 8002a04:	460b      	mov	r3, r1
 8002a06:	4690      	mov	r8, r2
 8002a08:	4699      	mov	r9, r3
							* handleMinus;
 8002a0a:	f997 305b 	ldrsb.w	r3, [r7, #91]	; 0x5b
 8002a0e:	4618      	mov	r0, r3
 8002a10:	f7fd fd34 	bl	800047c <__aeabi_i2d>
 8002a14:	4602      	mov	r2, r0
 8002a16:	460b      	mov	r3, r1
 8002a18:	4640      	mov	r0, r8
 8002a1a:	4649      	mov	r1, r9
 8002a1c:	f7fd fd98 	bl	8000550 <__aeabi_dmul>
 8002a20:	4602      	mov	r2, r0
 8002a22:	460b      	mov	r3, r1
					+ (qTrapSeg2 + (qdm * t3) - 0.5 * qddm * t3 * t3)
 8002a24:	4620      	mov	r0, r4
 8002a26:	4629      	mov	r1, r5
 8002a28:	f7fd fbdc 	bl	80001e4 <__adddf3>
 8002a2c:	4602      	mov	r2, r0
 8002a2e:	460b      	mov	r3, r1
 8002a30:	4610      	mov	r0, r2
 8002a32:	4619      	mov	r1, r3
 8002a34:	f7fe f864 	bl	8000b00 <__aeabi_d2f>
 8002a38:	4603      	mov	r3, r0
			result.posTraj = qi
 8002a3a:	617b      	str	r3, [r7, #20]
			result.velTraj = -qddm * t3 + qdm;
 8002a3c:	4b50      	ldr	r3, [pc, #320]	; (8002b80 <trapezoidalTraj+0x7f0>)
 8002a3e:	edd3 7a00 	vldr	s15, [r3]
 8002a42:	eeb1 7a67 	vneg.f32	s14, s15
 8002a46:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002a4a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002a4e:	4b4b      	ldr	r3, [pc, #300]	; (8002b7c <trapezoidalTraj+0x7ec>)
 8002a50:	edd3 7a00 	vldr	s15, [r3]
 8002a54:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a58:	edc7 7a06 	vstr	s15, [r7, #24]
			result.accTraj = -qddm;
 8002a5c:	4b48      	ldr	r3, [pc, #288]	; (8002b80 <trapezoidalTraj+0x7f0>)
 8002a5e:	edd3 7a00 	vldr	s15, [r3]
 8002a62:	eef1 7a67 	vneg.f32	s15, s15
 8002a66:	edc7 7a07 	vstr	s15, [r7, #28]
				&& actualTime <= timeTrapSeg3 + timeTrapSeg2 + timeTrapSeg1) {
 8002a6a:	e007      	b.n	8002a7c <trapezoidalTraj+0x6ec>
		} else {
			result.posTraj = qf;
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	617b      	str	r3, [r7, #20]
			result.velTraj = 0;
 8002a70:	f04f 0300 	mov.w	r3, #0
 8002a74:	61bb      	str	r3, [r7, #24]
			result.accTraj = 0;
 8002a76:	f04f 0300 	mov.w	r3, #0
 8002a7a:	61fb      	str	r3, [r7, #28]

		}

	}

	checkPos = result.posTraj;
 8002a7c:	697b      	ldr	r3, [r7, #20]
 8002a7e:	4a42      	ldr	r2, [pc, #264]	; (8002b88 <trapezoidalTraj+0x7f8>)
 8002a80:	6013      	str	r3, [r2, #0]
	checkVel = result.velTraj;
 8002a82:	69bb      	ldr	r3, [r7, #24]
 8002a84:	4a41      	ldr	r2, [pc, #260]	; (8002b8c <trapezoidalTraj+0x7fc>)
 8002a86:	6013      	str	r3, [r2, #0]
	checkAcc = result.accTraj;
 8002a88:	69fb      	ldr	r3, [r7, #28]
 8002a8a:	4a41      	ldr	r2, [pc, #260]	; (8002b90 <trapezoidalTraj+0x800>)
 8002a8c:	6013      	str	r3, [r2, #0]

	int16_t sentPos = mmActPos * 10;
 8002a8e:	4b41      	ldr	r3, [pc, #260]	; (8002b94 <trapezoidalTraj+0x804>)
 8002a90:	edd3 7a00 	vldr	s15, [r3]
 8002a94:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8002a98:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a9c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002aa0:	ee17 3a90 	vmov	r3, s15
 8002aa4:	857b      	strh	r3, [r7, #42]	; 0x2a
	int16_t sentVel = mmActVel * 10;
 8002aa6:	4b3c      	ldr	r3, [pc, #240]	; (8002b98 <trapezoidalTraj+0x808>)
 8002aa8:	edd3 7a00 	vldr	s15, [r3]
 8002aac:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8002ab0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002ab4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002ab8:	ee17 3a90 	vmov	r3, s15
 8002abc:	853b      	strh	r3, [r7, #40]	; 0x28
	int16_t sentAcc = mmActAcc * 10;
 8002abe:	4b37      	ldr	r3, [pc, #220]	; (8002b9c <trapezoidalTraj+0x80c>)
 8002ac0:	edd3 7a00 	vldr	s15, [r3]
 8002ac4:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8002ac8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002acc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002ad0:	ee17 3a90 	vmov	r3, s15
 8002ad4:	84fb      	strh	r3, [r7, #38]	; 0x26
	registerFrame[17].U16 = sentPos; // WRITE : y-axis Actual Position
 8002ad6:	8d7a      	ldrh	r2, [r7, #42]	; 0x2a
 8002ad8:	4b31      	ldr	r3, [pc, #196]	; (8002ba0 <trapezoidalTraj+0x810>)
 8002ada:	845a      	strh	r2, [r3, #34]	; 0x22
	registerFrame[18].U16 = sentVel; // WRITE : y-axis Actual Speed
 8002adc:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8002ade:	4b30      	ldr	r3, [pc, #192]	; (8002ba0 <trapezoidalTraj+0x810>)
 8002ae0:	849a      	strh	r2, [r3, #36]	; 0x24
	registerFrame[19].U16 = sentAcc; // WRITE : y-axis Actual Acceleration
 8002ae2:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8002ae4:	4b2e      	ldr	r3, [pc, #184]	; (8002ba0 <trapezoidalTraj+0x810>)
 8002ae6:	84da      	strh	r2, [r3, #38]	; 0x26

	actualTime += 0.001;
 8002ae8:	4b23      	ldr	r3, [pc, #140]	; (8002b78 <trapezoidalTraj+0x7e8>)
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	4618      	mov	r0, r3
 8002aee:	f7fd fcd7 	bl	80004a0 <__aeabi_f2d>
 8002af2:	a31f      	add	r3, pc, #124	; (adr r3, 8002b70 <trapezoidalTraj+0x7e0>)
 8002af4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002af8:	f7fd fb74 	bl	80001e4 <__adddf3>
 8002afc:	4602      	mov	r2, r0
 8002afe:	460b      	mov	r3, r1
 8002b00:	4610      	mov	r0, r2
 8002b02:	4619      	mov	r1, r3
 8002b04:	f7fd fffc 	bl	8000b00 <__aeabi_d2f>
 8002b08:	4603      	mov	r3, r0
 8002b0a:	4a1b      	ldr	r2, [pc, #108]	; (8002b78 <trapezoidalTraj+0x7e8>)
 8002b0c:	6013      	str	r3, [r2, #0]

	// POINT MODE

	if (result.posTraj == qf) {
 8002b0e:	edd7 7a05 	vldr	s15, [r7, #20]
 8002b12:	ed97 7a01 	vldr	s14, [r7, #4]
 8002b16:	eeb4 7a67 	vcmp.f32	s14, s15
 8002b1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b1e:	d116      	bne.n	8002b4e <trapezoidalTraj+0x7be>
		result.reachTraj = 1;
 8002b20:	2301      	movs	r3, #1
 8002b22:	f887 3020 	strb.w	r3, [r7, #32]
		actualTime = 0;
 8002b26:	4b14      	ldr	r3, [pc, #80]	; (8002b78 <trapezoidalTraj+0x7e8>)
 8002b28:	f04f 0200 	mov.w	r2, #0
 8002b2c:	601a      	str	r2, [r3, #0]
		startPointModeY = 0;
 8002b2e:	4b1d      	ldr	r3, [pc, #116]	; (8002ba4 <trapezoidalTraj+0x814>)
 8002b30:	2200      	movs	r2, #0
 8002b32:	701a      	strb	r2, [r3, #0]
		initPosY = mmActPos;
 8002b34:	4b17      	ldr	r3, [pc, #92]	; (8002b94 <trapezoidalTraj+0x804>)
 8002b36:	edd3 7a00 	vldr	s15, [r3]
 8002b3a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002b3e:	ee17 2a90 	vmov	r2, s15
 8002b42:	4b19      	ldr	r3, [pc, #100]	; (8002ba8 <trapezoidalTraj+0x818>)
 8002b44:	601a      	str	r2, [r3, #0]
		registerFrame[16].U16 = 0; // RESET : y-axis Moving Status
 8002b46:	4b16      	ldr	r3, [pc, #88]	; (8002ba0 <trapezoidalTraj+0x810>)
 8002b48:	2200      	movs	r2, #0
 8002b4a:	841a      	strh	r2, [r3, #32]
 8002b4c:	e002      	b.n	8002b54 <trapezoidalTraj+0x7c4>
	} else {
		result.reachTraj = 0;
 8002b4e:	2300      	movs	r3, #0
 8002b50:	f887 3020 	strb.w	r3, [r7, #32]
	}

	// RUN TRAY MODE

	return result;
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	461c      	mov	r4, r3
 8002b58:	f107 0314 	add.w	r3, r7, #20
 8002b5c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002b5e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 8002b62:	68f8      	ldr	r0, [r7, #12]
 8002b64:	3760      	adds	r7, #96	; 0x60
 8002b66:	46bd      	mov	sp, r7
 8002b68:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002b6c:	f3af 8000 	nop.w
 8002b70:	d2f1a9fc 	.word	0xd2f1a9fc
 8002b74:	3f50624d 	.word	0x3f50624d
 8002b78:	20000f1c 	.word	0x20000f1c
 8002b7c:	2000025c 	.word	0x2000025c
 8002b80:	20000258 	.word	0x20000258
 8002b84:	3fe00000 	.word	0x3fe00000
 8002b88:	20000f20 	.word	0x20000f20
 8002b8c:	20000f24 	.word	0x20000f24
 8002b90:	20000f28 	.word	0x20000f28
 8002b94:	20000e0c 	.word	0x20000e0c
 8002b98:	20000e14 	.word	0x20000e14
 8002b9c:	20000e18 	.word	0x20000e18
 8002ba0:	20000d38 	.word	0x20000d38
 8002ba4:	20000f2d 	.word	0x20000f2d
 8002ba8:	20000f30 	.word	0x20000f30
 8002bac:	00000000 	.word	0x00000000

08002bb0 <calibrateTray>:

void calibrateTray(trayPos trayX, trayPos trayY, Point *objPos) {
 8002bb0:	b084      	sub	sp, #16
 8002bb2:	b5b0      	push	{r4, r5, r7, lr}
 8002bb4:	b092      	sub	sp, #72	; 0x48
 8002bb6:	af00      	add	r7, sp, #0
 8002bb8:	f107 0458 	add.w	r4, r7, #88	; 0x58
 8002bbc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	float length1 = pow(
			pow(trayX.pos1 - trayX.pos2, 2) + pow(trayY.pos1 - trayY.pos2, 2),
 8002bc0:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 8002bc4:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8002bc8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002bcc:	ee17 0a90 	vmov	r0, s15
 8002bd0:	f7fd fc66 	bl	80004a0 <__aeabi_f2d>
 8002bd4:	4602      	mov	r2, r0
 8002bd6:	460b      	mov	r3, r1
 8002bd8:	ed9f 1bcd 	vldr	d1, [pc, #820]	; 8002f10 <calibrateTray+0x360>
 8002bdc:	ec43 2b10 	vmov	d0, r2, r3
 8002be0:	f008 ff22 	bl	800ba28 <pow>
 8002be4:	ec55 4b10 	vmov	r4, r5, d0
 8002be8:	ed97 7a1c 	vldr	s14, [r7, #112]	; 0x70
 8002bec:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8002bf0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002bf4:	ee17 0a90 	vmov	r0, s15
 8002bf8:	f7fd fc52 	bl	80004a0 <__aeabi_f2d>
 8002bfc:	4602      	mov	r2, r0
 8002bfe:	460b      	mov	r3, r1
 8002c00:	ed9f 1bc3 	vldr	d1, [pc, #780]	; 8002f10 <calibrateTray+0x360>
 8002c04:	ec43 2b10 	vmov	d0, r2, r3
 8002c08:	f008 ff0e 	bl	800ba28 <pow>
 8002c0c:	ec53 2b10 	vmov	r2, r3, d0
	float length1 = pow(
 8002c10:	4620      	mov	r0, r4
 8002c12:	4629      	mov	r1, r5
 8002c14:	f7fd fae6 	bl	80001e4 <__adddf3>
 8002c18:	4602      	mov	r2, r0
 8002c1a:	460b      	mov	r3, r1
 8002c1c:	ec43 2b17 	vmov	d7, r2, r3
 8002c20:	ed9f 1bbd 	vldr	d1, [pc, #756]	; 8002f18 <calibrateTray+0x368>
 8002c24:	eeb0 0a47 	vmov.f32	s0, s14
 8002c28:	eef0 0a67 	vmov.f32	s1, s15
 8002c2c:	f008 fefc 	bl	800ba28 <pow>
 8002c30:	ec53 2b10 	vmov	r2, r3, d0
 8002c34:	4610      	mov	r0, r2
 8002c36:	4619      	mov	r1, r3
 8002c38:	f7fd ff62 	bl	8000b00 <__aeabi_d2f>
 8002c3c:	4603      	mov	r3, r0
 8002c3e:	62fb      	str	r3, [r7, #44]	; 0x2c
			0.5);
	float length2 = pow(
			pow(trayX.pos2 - trayX.pos3, 2) + pow(trayY.pos2 - trayY.pos3, 2),
 8002c40:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 8002c44:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8002c48:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002c4c:	ee17 0a90 	vmov	r0, s15
 8002c50:	f7fd fc26 	bl	80004a0 <__aeabi_f2d>
 8002c54:	4602      	mov	r2, r0
 8002c56:	460b      	mov	r3, r1
 8002c58:	ed9f 1bad 	vldr	d1, [pc, #692]	; 8002f10 <calibrateTray+0x360>
 8002c5c:	ec43 2b10 	vmov	d0, r2, r3
 8002c60:	f008 fee2 	bl	800ba28 <pow>
 8002c64:	ec55 4b10 	vmov	r4, r5, d0
 8002c68:	ed97 7a1d 	vldr	s14, [r7, #116]	; 0x74
 8002c6c:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 8002c70:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002c74:	ee17 0a90 	vmov	r0, s15
 8002c78:	f7fd fc12 	bl	80004a0 <__aeabi_f2d>
 8002c7c:	4602      	mov	r2, r0
 8002c7e:	460b      	mov	r3, r1
 8002c80:	ed9f 1ba3 	vldr	d1, [pc, #652]	; 8002f10 <calibrateTray+0x360>
 8002c84:	ec43 2b10 	vmov	d0, r2, r3
 8002c88:	f008 fece 	bl	800ba28 <pow>
 8002c8c:	ec53 2b10 	vmov	r2, r3, d0
	float length2 = pow(
 8002c90:	4620      	mov	r0, r4
 8002c92:	4629      	mov	r1, r5
 8002c94:	f7fd faa6 	bl	80001e4 <__adddf3>
 8002c98:	4602      	mov	r2, r0
 8002c9a:	460b      	mov	r3, r1
 8002c9c:	ec43 2b17 	vmov	d7, r2, r3
 8002ca0:	ed9f 1b9d 	vldr	d1, [pc, #628]	; 8002f18 <calibrateTray+0x368>
 8002ca4:	eeb0 0a47 	vmov.f32	s0, s14
 8002ca8:	eef0 0a67 	vmov.f32	s1, s15
 8002cac:	f008 febc 	bl	800ba28 <pow>
 8002cb0:	ec53 2b10 	vmov	r2, r3, d0
 8002cb4:	4610      	mov	r0, r2
 8002cb6:	4619      	mov	r1, r3
 8002cb8:	f7fd ff22 	bl	8000b00 <__aeabi_d2f>
 8002cbc:	4603      	mov	r3, r0
 8002cbe:	62bb      	str	r3, [r7, #40]	; 0x28
			0.5);
	uint8_t k = 50;
 8002cc0:	2332      	movs	r3, #50	; 0x32
 8002cc2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	if (length1 > length2) {
 8002cc6:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8002cca:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8002cce:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002cd2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002cd6:	dd02      	ble.n	8002cde <calibrateTray+0x12e>
		k = 60;
 8002cd8:	233c      	movs	r3, #60	; 0x3c
 8002cda:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	}

	float length3 = trayY.pos1 - trayY.pos2;
 8002cde:	ed97 7a1c 	vldr	s14, [r7, #112]	; 0x70
 8002ce2:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8002ce6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002cea:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
	float radians = acos(length3 / k);
 8002cee:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8002cf2:	ee07 3a90 	vmov	s15, r3
 8002cf6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002cfa:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8002cfe:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8002d02:	ee16 0a90 	vmov	r0, s13
 8002d06:	f7fd fbcb 	bl	80004a0 <__aeabi_f2d>
 8002d0a:	4602      	mov	r2, r0
 8002d0c:	460b      	mov	r3, r1
 8002d0e:	ec43 2b10 	vmov	d0, r2, r3
 8002d12:	f008 fe55 	bl	800b9c0 <acos>
 8002d16:	ec53 2b10 	vmov	r2, r3, d0
 8002d1a:	4610      	mov	r0, r2
 8002d1c:	4619      	mov	r1, r3
 8002d1e:	f7fd feef 	bl	8000b00 <__aeabi_d2f>
 8002d22:	4603      	mov	r3, r0
 8002d24:	643b      	str	r3, [r7, #64]	; 0x40

	float TrayOriginX = trayX.pos2;
 8002d26:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002d28:	63fb      	str	r3, [r7, #60]	; 0x3c
	float TrayOriginY = trayY.pos2;
 8002d2a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002d2c:	63bb      	str	r3, [r7, #56]	; 0x38
	int16_t writeDeg = 36000 - (radians * (180 / M_PI) * 100);
 8002d2e:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8002d30:	f7fd fbb6 	bl	80004a0 <__aeabi_f2d>
 8002d34:	a37c      	add	r3, pc, #496	; (adr r3, 8002f28 <calibrateTray+0x378>)
 8002d36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d3a:	f7fd fc09 	bl	8000550 <__aeabi_dmul>
 8002d3e:	4602      	mov	r2, r0
 8002d40:	460b      	mov	r3, r1
 8002d42:	4610      	mov	r0, r2
 8002d44:	4619      	mov	r1, r3
 8002d46:	f04f 0200 	mov.w	r2, #0
 8002d4a:	4b7d      	ldr	r3, [pc, #500]	; (8002f40 <calibrateTray+0x390>)
 8002d4c:	f7fd fc00 	bl	8000550 <__aeabi_dmul>
 8002d50:	4602      	mov	r2, r0
 8002d52:	460b      	mov	r3, r1
 8002d54:	a172      	add	r1, pc, #456	; (adr r1, 8002f20 <calibrateTray+0x370>)
 8002d56:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002d5a:	f7fd fa41 	bl	80001e0 <__aeabi_dsub>
 8002d5e:	4602      	mov	r2, r0
 8002d60:	460b      	mov	r3, r1
 8002d62:	4610      	mov	r0, r2
 8002d64:	4619      	mov	r1, r3
 8002d66:	f7fd fea3 	bl	8000ab0 <__aeabi_d2iz>
 8002d6a:	4603      	mov	r3, r0
 8002d6c:	86fb      	strh	r3, [r7, #54]	; 0x36
	if (k == 60) {
 8002d6e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8002d72:	2b3c      	cmp	r3, #60	; 0x3c
 8002d74:	d133      	bne.n	8002dde <calibrateTray+0x22e>

		TrayOriginX = trayX.pos3;
 8002d76:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002d78:	63fb      	str	r3, [r7, #60]	; 0x3c
		TrayOriginY = trayY.pos3;
 8002d7a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002d7c:	63bb      	str	r3, [r7, #56]	; 0x38
		writeDeg = 27000 - (radians * (180 / M_PI) * 100);
 8002d7e:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8002d80:	f7fd fb8e 	bl	80004a0 <__aeabi_f2d>
 8002d84:	a368      	add	r3, pc, #416	; (adr r3, 8002f28 <calibrateTray+0x378>)
 8002d86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d8a:	f7fd fbe1 	bl	8000550 <__aeabi_dmul>
 8002d8e:	4602      	mov	r2, r0
 8002d90:	460b      	mov	r3, r1
 8002d92:	4610      	mov	r0, r2
 8002d94:	4619      	mov	r1, r3
 8002d96:	f04f 0200 	mov.w	r2, #0
 8002d9a:	4b69      	ldr	r3, [pc, #420]	; (8002f40 <calibrateTray+0x390>)
 8002d9c:	f7fd fbd8 	bl	8000550 <__aeabi_dmul>
 8002da0:	4602      	mov	r2, r0
 8002da2:	460b      	mov	r3, r1
 8002da4:	a162      	add	r1, pc, #392	; (adr r1, 8002f30 <calibrateTray+0x380>)
 8002da6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002daa:	f7fd fa19 	bl	80001e0 <__aeabi_dsub>
 8002dae:	4602      	mov	r2, r0
 8002db0:	460b      	mov	r3, r1
 8002db2:	4610      	mov	r0, r2
 8002db4:	4619      	mov	r1, r3
 8002db6:	f7fd fe7b 	bl	8000ab0 <__aeabi_d2iz>
 8002dba:	4603      	mov	r3, r0
 8002dbc:	86fb      	strh	r3, [r7, #54]	; 0x36
		radians -= (1.5 * M_PI);
 8002dbe:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8002dc0:	f7fd fb6e 	bl	80004a0 <__aeabi_f2d>
 8002dc4:	a35c      	add	r3, pc, #368	; (adr r3, 8002f38 <calibrateTray+0x388>)
 8002dc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002dca:	f7fd fa09 	bl	80001e0 <__aeabi_dsub>
 8002dce:	4602      	mov	r2, r0
 8002dd0:	460b      	mov	r3, r1
 8002dd2:	4610      	mov	r0, r2
 8002dd4:	4619      	mov	r1, r3
 8002dd6:	f7fd fe93 	bl	8000b00 <__aeabi_d2f>
 8002dda:	4603      	mov	r3, r0
 8002ddc:	643b      	str	r3, [r7, #64]	; 0x40
	}

	float a[3] = { 10.0f, 30.0f, 50.0f };
 8002dde:	4a59      	ldr	r2, [pc, #356]	; (8002f44 <calibrateTray+0x394>)
 8002de0:	f107 0310 	add.w	r3, r7, #16
 8002de4:	ca07      	ldmia	r2, {r0, r1, r2}
 8002de6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	float b[3] = { 40.0f, 25.0f, 10.0f };
 8002dea:	4a57      	ldr	r2, [pc, #348]	; (8002f48 <calibrateTray+0x398>)
 8002dec:	1d3b      	adds	r3, r7, #4
 8002dee:	ca07      	ldmia	r2, {r0, r1, r2}
 8002df0:	e883 0007 	stmia.w	r3, {r0, r1, r2}

	for (int i = 0; i < 9; i++) {
 8002df4:	2300      	movs	r3, #0
 8002df6:	633b      	str	r3, [r7, #48]	; 0x30
 8002df8:	e060      	b.n	8002ebc <calibrateTray+0x30c>
		uint8_t index = i % 3;
 8002dfa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002dfc:	4b53      	ldr	r3, [pc, #332]	; (8002f4c <calibrateTray+0x39c>)
 8002dfe:	fb83 3102 	smull	r3, r1, r3, r2
 8002e02:	17d3      	asrs	r3, r2, #31
 8002e04:	1ac9      	subs	r1, r1, r3
 8002e06:	460b      	mov	r3, r1
 8002e08:	005b      	lsls	r3, r3, #1
 8002e0a:	440b      	add	r3, r1
 8002e0c:	1ad1      	subs	r1, r2, r3
 8002e0e:	460b      	mov	r3, r1
 8002e10:	77fb      	strb	r3, [r7, #31]
		objPos[i].x = TrayOriginX + a[index];
 8002e12:	7ffb      	ldrb	r3, [r7, #31]
 8002e14:	009b      	lsls	r3, r3, #2
 8002e16:	3348      	adds	r3, #72	; 0x48
 8002e18:	443b      	add	r3, r7
 8002e1a:	3b38      	subs	r3, #56	; 0x38
 8002e1c:	ed93 7a00 	vldr	s14, [r3]
 8002e20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e22:	00db      	lsls	r3, r3, #3
 8002e24:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8002e28:	4413      	add	r3, r2
 8002e2a:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8002e2e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e32:	edc3 7a00 	vstr	s15, [r3]

		uint8_t row = i / 3;
 8002e36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e38:	4a44      	ldr	r2, [pc, #272]	; (8002f4c <calibrateTray+0x39c>)
 8002e3a:	fb82 1203 	smull	r1, r2, r2, r3
 8002e3e:	17db      	asrs	r3, r3, #31
 8002e40:	1ad3      	subs	r3, r2, r3
 8002e42:	77bb      	strb	r3, [r7, #30]
		objPos[i].y = TrayOriginY + b[row];
 8002e44:	7fbb      	ldrb	r3, [r7, #30]
 8002e46:	009b      	lsls	r3, r3, #2
 8002e48:	3348      	adds	r3, #72	; 0x48
 8002e4a:	443b      	add	r3, r7
 8002e4c:	3b44      	subs	r3, #68	; 0x44
 8002e4e:	ed93 7a00 	vldr	s14, [r3]
 8002e52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e54:	00db      	lsls	r3, r3, #3
 8002e56:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8002e5a:	4413      	add	r3, r2
 8002e5c:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002e60:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e64:	edc3 7a01 	vstr	s15, [r3, #4]
		objPos[i] = rotatePoint(objPos[i].x, objPos[i].y, TrayOriginX,
 8002e68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e6a:	00db      	lsls	r3, r3, #3
 8002e6c:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8002e70:	4413      	add	r3, r2
 8002e72:	edd3 7a00 	vldr	s15, [r3]
 8002e76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e78:	00db      	lsls	r3, r3, #3
 8002e7a:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8002e7e:	4413      	add	r3, r2
 8002e80:	ed93 7a01 	vldr	s14, [r3, #4]
 8002e84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e86:	00db      	lsls	r3, r3, #3
 8002e88:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8002e8c:	18d4      	adds	r4, r2, r3
 8002e8e:	ed97 2a10 	vldr	s4, [r7, #64]	; 0x40
 8002e92:	edd7 1a0e 	vldr	s3, [r7, #56]	; 0x38
 8002e96:	ed97 1a0f 	vldr	s2, [r7, #60]	; 0x3c
 8002e9a:	eef0 0a47 	vmov.f32	s1, s14
 8002e9e:	eeb0 0a67 	vmov.f32	s0, s15
 8002ea2:	f000 f875 	bl	8002f90 <rotatePoint>
 8002ea6:	eeb0 7a40 	vmov.f32	s14, s0
 8002eaa:	eef0 7a60 	vmov.f32	s15, s1
 8002eae:	ed84 7a00 	vstr	s14, [r4]
 8002eb2:	edc4 7a01 	vstr	s15, [r4, #4]
	for (int i = 0; i < 9; i++) {
 8002eb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002eb8:	3301      	adds	r3, #1
 8002eba:	633b      	str	r3, [r7, #48]	; 0x30
 8002ebc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ebe:	2b08      	cmp	r3, #8
 8002ec0:	dd9b      	ble.n	8002dfa <calibrateTray+0x24a>
				TrayOriginY, radians);
	}

	int16_t writeTrayOriginX = TrayOriginX * 10; // CHANGE DATA TYPE
 8002ec2:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8002ec6:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8002eca:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002ece:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002ed2:	ee17 3a90 	vmov	r3, s15
 8002ed6:	847b      	strh	r3, [r7, #34]	; 0x22
	int16_t writeTrayOriginY = TrayOriginY * 10; // CHANGE DATA TYPE
 8002ed8:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002edc:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8002ee0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002ee4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002ee8:	ee17 3a90 	vmov	r3, s15
 8002eec:	843b      	strh	r3, [r7, #32]
	if (calibrateTrayInput == 1) {
 8002eee:	4b18      	ldr	r3, [pc, #96]	; (8002f50 <calibrateTray+0x3a0>)
 8002ef0:	781b      	ldrb	r3, [r3, #0]
 8002ef2:	2b01      	cmp	r3, #1
 8002ef4:	d130      	bne.n	8002f58 <calibrateTray+0x3a8>
		registerFrame[32].U16 = writeTrayOriginX; // WRTTE : Pick Tray Origin x
 8002ef6:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8002ef8:	4b16      	ldr	r3, [pc, #88]	; (8002f54 <calibrateTray+0x3a4>)
 8002efa:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
		registerFrame[33].U16 = writeTrayOriginY; // WRTTE : Pick Tray Origin y
 8002efe:	8c3a      	ldrh	r2, [r7, #32]
 8002f00:	4b14      	ldr	r3, [pc, #80]	; (8002f54 <calibrateTray+0x3a4>)
 8002f02:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
		registerFrame[34].U16 = writeDeg; // WRTTE : Pick Tray Orientation
 8002f06:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8002f08:	4b12      	ldr	r3, [pc, #72]	; (8002f54 <calibrateTray+0x3a4>)
 8002f0a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
		registerFrame[35].U16 = writeTrayOriginX; //  WRTTE : Place Tray Origin x
		registerFrame[36].U16 = writeTrayOriginY; // WRTTE : Place Tray Origin y
		registerFrame[37].U16 = writeDeg; // WRTTE : Place Tray Orientation
	}

}
 8002f0e:	e033      	b.n	8002f78 <calibrateTray+0x3c8>
 8002f10:	00000000 	.word	0x00000000
 8002f14:	40000000 	.word	0x40000000
 8002f18:	00000000 	.word	0x00000000
 8002f1c:	3fe00000 	.word	0x3fe00000
 8002f20:	00000000 	.word	0x00000000
 8002f24:	40e19400 	.word	0x40e19400
 8002f28:	1a63c1f8 	.word	0x1a63c1f8
 8002f2c:	404ca5dc 	.word	0x404ca5dc
 8002f30:	00000000 	.word	0x00000000
 8002f34:	40da5e00 	.word	0x40da5e00
 8002f38:	7f3321d2 	.word	0x7f3321d2
 8002f3c:	4012d97c 	.word	0x4012d97c
 8002f40:	40590000 	.word	0x40590000
 8002f44:	0800d778 	.word	0x0800d778
 8002f48:	0800d784 	.word	0x0800d784
 8002f4c:	55555556 	.word	0x55555556
 8002f50:	20000e24 	.word	0x20000e24
 8002f54:	20000d38 	.word	0x20000d38
	} else if (calibrateTrayInput == 2) {
 8002f58:	4b0b      	ldr	r3, [pc, #44]	; (8002f88 <calibrateTray+0x3d8>)
 8002f5a:	781b      	ldrb	r3, [r3, #0]
 8002f5c:	2b02      	cmp	r3, #2
 8002f5e:	d10b      	bne.n	8002f78 <calibrateTray+0x3c8>
		registerFrame[35].U16 = writeTrayOriginX; //  WRTTE : Place Tray Origin x
 8002f60:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8002f62:	4b0a      	ldr	r3, [pc, #40]	; (8002f8c <calibrateTray+0x3dc>)
 8002f64:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
		registerFrame[36].U16 = writeTrayOriginY; // WRTTE : Place Tray Origin y
 8002f68:	8c3a      	ldrh	r2, [r7, #32]
 8002f6a:	4b08      	ldr	r3, [pc, #32]	; (8002f8c <calibrateTray+0x3dc>)
 8002f6c:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
		registerFrame[37].U16 = writeDeg; // WRTTE : Place Tray Orientation
 8002f70:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8002f72:	4b06      	ldr	r3, [pc, #24]	; (8002f8c <calibrateTray+0x3dc>)
 8002f74:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
}
 8002f78:	bf00      	nop
 8002f7a:	3748      	adds	r7, #72	; 0x48
 8002f7c:	46bd      	mov	sp, r7
 8002f7e:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8002f82:	b004      	add	sp, #16
 8002f84:	4770      	bx	lr
 8002f86:	bf00      	nop
 8002f88:	20000e24 	.word	0x20000e24
 8002f8c:	20000d38 	.word	0x20000d38

08002f90 <rotatePoint>:

Point rotatePoint(float p1, float p2, float centerX, float centerY,
		float radians) {
 8002f90:	b580      	push	{r7, lr}
 8002f92:	b090      	sub	sp, #64	; 0x40
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	ed87 0a07 	vstr	s0, [r7, #28]
 8002f9a:	edc7 0a06 	vstr	s1, [r7, #24]
 8002f9e:	ed87 1a05 	vstr	s2, [r7, #20]
 8002fa2:	edc7 1a04 	vstr	s3, [r7, #16]
 8002fa6:	ed87 2a03 	vstr	s4, [r7, #12]
	// ROTATION MATRIX
	float cosTheta = cosf(radians);
 8002faa:	ed97 0a03 	vldr	s0, [r7, #12]
 8002fae:	f008 fc7d 	bl	800b8ac <cosf>
 8002fb2:	ed87 0a0f 	vstr	s0, [r7, #60]	; 0x3c
	float sinTheta = sinf(radians);
 8002fb6:	ed97 0a03 	vldr	s0, [r7, #12]
 8002fba:	f008 fcbb 	bl	800b934 <sinf>
 8002fbe:	ed87 0a0e 	vstr	s0, [r7, #56]	; 0x38

	float translatedX = p1 - centerX;
 8002fc2:	ed97 7a07 	vldr	s14, [r7, #28]
 8002fc6:	edd7 7a05 	vldr	s15, [r7, #20]
 8002fca:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002fce:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
	float translatedY = p2 - centerY;
 8002fd2:	ed97 7a06 	vldr	s14, [r7, #24]
 8002fd6:	edd7 7a04 	vldr	s15, [r7, #16]
 8002fda:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002fde:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30

	Point rotatedPoint;
	rotatedPoint.x = (translatedX * cosTheta) - (translatedY * sinTheta)
 8002fe2:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8002fe6:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8002fea:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002fee:	edd7 6a0c 	vldr	s13, [r7, #48]	; 0x30
 8002ff2:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002ff6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002ffa:	ee37 7a67 	vsub.f32	s14, s14, s15
			+ centerX;
 8002ffe:	edd7 7a05 	vldr	s15, [r7, #20]
 8003002:	ee77 7a27 	vadd.f32	s15, s14, s15
	rotatedPoint.x = (translatedX * cosTheta) - (translatedY * sinTheta)
 8003006:	edc7 7a08 	vstr	s15, [r7, #32]
	rotatedPoint.y = (translatedX * sinTheta) + (translatedY * cosTheta)
 800300a:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 800300e:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8003012:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003016:	edd7 6a0c 	vldr	s13, [r7, #48]	; 0x30
 800301a:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 800301e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003022:	ee37 7a27 	vadd.f32	s14, s14, s15
			+ centerY;
 8003026:	edd7 7a04 	vldr	s15, [r7, #16]
 800302a:	ee77 7a27 	vadd.f32	s15, s14, s15
	rotatedPoint.y = (translatedX * sinTheta) + (translatedY * cosTheta)
 800302e:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24

	return rotatedPoint;
 8003032:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003036:	f107 0220 	add.w	r2, r7, #32
 800303a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800303e:	e883 0003 	stmia.w	r3, {r0, r1}
 8003042:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003044:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003046:	ee07 2a10 	vmov	s14, r2
 800304a:	ee07 3a90 	vmov	s15, r3
}
 800304e:	eeb0 0a47 	vmov.f32	s0, s14
 8003052:	eef0 0a67 	vmov.f32	s1, s15
 8003056:	3740      	adds	r7, #64	; 0x40
 8003058:	46bd      	mov	sp, r7
 800305a:	bd80      	pop	{r7, pc}

0800305c <buttonInput>:

void buttonInput() {
 800305c:	b598      	push	{r3, r4, r7, lr}
 800305e:	af00      	add	r7, sp, #0
	register int i;
	for (i = 0; i < 4; i++) {
 8003060:	2400      	movs	r4, #0
 8003062:	e051      	b.n	8003108 <buttonInput+0xac>
		Button1[i].Current = HAL_GPIO_ReadPin(joyPin[i].PORT, joyPin[i].PIN);
 8003064:	4b2b      	ldr	r3, [pc, #172]	; (8003114 <buttonInput+0xb8>)
 8003066:	f853 2034 	ldr.w	r2, [r3, r4, lsl #3]
 800306a:	492a      	ldr	r1, [pc, #168]	; (8003114 <buttonInput+0xb8>)
 800306c:	00e3      	lsls	r3, r4, #3
 800306e:	440b      	add	r3, r1
 8003070:	889b      	ldrh	r3, [r3, #4]
 8003072:	4619      	mov	r1, r3
 8003074:	4610      	mov	r0, r2
 8003076:	f002 fa8d 	bl	8005594 <HAL_GPIO_ReadPin>
 800307a:	4603      	mov	r3, r0
 800307c:	461a      	mov	r2, r3
 800307e:	4b26      	ldr	r3, [pc, #152]	; (8003118 <buttonInput+0xbc>)
 8003080:	f803 2014 	strb.w	r2, [r3, r4, lsl #1]
		if (Button1[i].Last == 0 && Button1[i].Current == 1) {
 8003084:	4a24      	ldr	r2, [pc, #144]	; (8003118 <buttonInput+0xbc>)
 8003086:	0063      	lsls	r3, r4, #1
 8003088:	4413      	add	r3, r2
 800308a:	785b      	ldrb	r3, [r3, #1]
 800308c:	2b00      	cmp	r3, #0
 800308e:	d132      	bne.n	80030f6 <buttonInput+0x9a>
 8003090:	4b21      	ldr	r3, [pc, #132]	; (8003118 <buttonInput+0xbc>)
 8003092:	f813 3014 	ldrb.w	r3, [r3, r4, lsl #1]
 8003096:	2b01      	cmp	r3, #1
 8003098:	d12d      	bne.n	80030f6 <buttonInput+0x9a>
			if (i == 0) {
 800309a:	2c00      	cmp	r4, #0
 800309c:	d105      	bne.n	80030aa <buttonInput+0x4e>
				countTopB += 1;
 800309e:	4b1f      	ldr	r3, [pc, #124]	; (800311c <buttonInput+0xc0>)
 80030a0:	781b      	ldrb	r3, [r3, #0]
 80030a2:	3301      	adds	r3, #1
 80030a4:	b2da      	uxtb	r2, r3
 80030a6:	4b1d      	ldr	r3, [pc, #116]	; (800311c <buttonInput+0xc0>)
 80030a8:	701a      	strb	r2, [r3, #0]
			}
			if (i == 1) {
 80030aa:	2c01      	cmp	r4, #1
 80030ac:	d108      	bne.n	80030c0 <buttonInput+0x64>
				countRightB += 1;
 80030ae:	4b1c      	ldr	r3, [pc, #112]	; (8003120 <buttonInput+0xc4>)
 80030b0:	f993 3000 	ldrsb.w	r3, [r3]
 80030b4:	b2db      	uxtb	r3, r3
 80030b6:	3301      	adds	r3, #1
 80030b8:	b2db      	uxtb	r3, r3
 80030ba:	b25a      	sxtb	r2, r3
 80030bc:	4b18      	ldr	r3, [pc, #96]	; (8003120 <buttonInput+0xc4>)
 80030be:	701a      	strb	r2, [r3, #0]
			}
			if (i == 2) {
 80030c0:	2c02      	cmp	r4, #2
 80030c2:	d105      	bne.n	80030d0 <buttonInput+0x74>
				countBottomB += 1;
 80030c4:	4b17      	ldr	r3, [pc, #92]	; (8003124 <buttonInput+0xc8>)
 80030c6:	781b      	ldrb	r3, [r3, #0]
 80030c8:	3301      	adds	r3, #1
 80030ca:	b2da      	uxtb	r2, r3
 80030cc:	4b15      	ldr	r3, [pc, #84]	; (8003124 <buttonInput+0xc8>)
 80030ce:	701a      	strb	r2, [r3, #0]
			}
			if (i == 3) {
 80030d0:	2c03      	cmp	r4, #3
 80030d2:	d105      	bne.n	80030e0 <buttonInput+0x84>
				countLeftB += 1;
 80030d4:	4b14      	ldr	r3, [pc, #80]	; (8003128 <buttonInput+0xcc>)
 80030d6:	781b      	ldrb	r3, [r3, #0]
 80030d8:	3301      	adds	r3, #1
 80030da:	b2da      	uxtb	r2, r3
 80030dc:	4b12      	ldr	r3, [pc, #72]	; (8003128 <buttonInput+0xcc>)
 80030de:	701a      	strb	r2, [r3, #0]

			}
			Button1[i].Last = Button1[i].Current;
 80030e0:	4b0d      	ldr	r3, [pc, #52]	; (8003118 <buttonInput+0xbc>)
 80030e2:	f813 1014 	ldrb.w	r1, [r3, r4, lsl #1]
 80030e6:	4a0c      	ldr	r2, [pc, #48]	; (8003118 <buttonInput+0xbc>)
 80030e8:	0063      	lsls	r3, r4, #1
 80030ea:	4413      	add	r3, r2
 80030ec:	460a      	mov	r2, r1
 80030ee:	705a      	strb	r2, [r3, #1]
			joyLogic = i;
 80030f0:	b2e2      	uxtb	r2, r4
 80030f2:	4b0e      	ldr	r3, [pc, #56]	; (800312c <buttonInput+0xd0>)
 80030f4:	701a      	strb	r2, [r3, #0]
		}
		Button1[i].Last = Button1[i].Current;
 80030f6:	4b08      	ldr	r3, [pc, #32]	; (8003118 <buttonInput+0xbc>)
 80030f8:	f813 1014 	ldrb.w	r1, [r3, r4, lsl #1]
 80030fc:	4a06      	ldr	r2, [pc, #24]	; (8003118 <buttonInput+0xbc>)
 80030fe:	0063      	lsls	r3, r4, #1
 8003100:	4413      	add	r3, r2
 8003102:	460a      	mov	r2, r1
 8003104:	705a      	strb	r2, [r3, #1]
	for (i = 0; i < 4; i++) {
 8003106:	3401      	adds	r4, #1
 8003108:	2c03      	cmp	r4, #3
 800310a:	ddab      	ble.n	8003064 <buttonInput+0x8>
	}
}
 800310c:	bf00      	nop
 800310e:	bf00      	nop
 8003110:	bd98      	pop	{r3, r4, r7, pc}
 8003112:	bf00      	nop
 8003114:	20000200 	.word	0x20000200
 8003118:	20000dc4 	.word	0x20000dc4
 800311c:	20000df5 	.word	0x20000df5
 8003120:	20000df6 	.word	0x20000df6
 8003124:	20000df4 	.word	0x20000df4
 8003128:	20000df7 	.word	0x20000df7
 800312c:	20000df8 	.word	0x20000df8

08003130 <buttonLogic>:

void buttonLogic(uint16_t state) {
 8003130:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003132:	b08d      	sub	sp, #52	; 0x34
 8003134:	af0a      	add	r7, sp, #40	; 0x28
 8003136:	4603      	mov	r3, r0
 8003138:	80fb      	strh	r3, [r7, #6]
	if (countTopB % 2 == 1) {
 800313a:	4b9b      	ldr	r3, [pc, #620]	; (80033a8 <buttonLogic+0x278>)
 800313c:	781b      	ldrb	r3, [r3, #0]
 800313e:	f003 0301 	and.w	r3, r3, #1
 8003142:	b2db      	uxtb	r3, r3
 8003144:	2b00      	cmp	r3, #0
 8003146:	d035      	beq.n	80031b4 <buttonLogic+0x84>
		countRightB = 0;
 8003148:	4b98      	ldr	r3, [pc, #608]	; (80033ac <buttonLogic+0x27c>)
 800314a:	2200      	movs	r2, #0
 800314c:	701a      	strb	r2, [r3, #0]
		switch (state) {
 800314e:	88fb      	ldrh	r3, [r7, #6]
 8003150:	2b03      	cmp	r3, #3
 8003152:	d830      	bhi.n	80031b6 <buttonLogic+0x86>
 8003154:	a201      	add	r2, pc, #4	; (adr r2, 800315c <buttonLogic+0x2c>)
 8003156:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800315a:	bf00      	nop
 800315c:	0800316d 	.word	0x0800316d
 8003160:	08003187 	.word	0x08003187
 8003164:	0800318f 	.word	0x0800318f
 8003168:	080031ad 	.word	0x080031ad
		case 0: // ENTER JOG MODE
			joyLogicLED = 1;
 800316c:	4b90      	ldr	r3, [pc, #576]	; (80033b0 <buttonLogic+0x280>)
 800316e:	2201      	movs	r2, #1
 8003170:	701a      	strb	r2, [r3, #0]
			if (switchAxis) {
 8003172:	4b90      	ldr	r3, [pc, #576]	; (80033b4 <buttonLogic+0x284>)
 8003174:	781b      	ldrb	r3, [r3, #0]
 8003176:	2b00      	cmp	r3, #0
 8003178:	d002      	beq.n	8003180 <buttonLogic+0x50>
				jogAxisY();
 800317a:	f7ff f85b 	bl	8002234 <jogAxisY>
			} else {
				jogAxisX();
			}
			break;
 800317e:	e01a      	b.n	80031b6 <buttonLogic+0x86>
				jogAxisX();
 8003180:	f000 fa52 	bl	8003628 <jogAxisX>
			break;
 8003184:	e017      	b.n	80031b6 <buttonLogic+0x86>
		case 1: // RIGHT

			joyLogic = 0;
 8003186:	4b8c      	ldr	r3, [pc, #560]	; (80033b8 <buttonLogic+0x288>)
 8003188:	2200      	movs	r2, #0
 800318a:	701a      	strb	r2, [r3, #0]
			break;
 800318c:	e013      	b.n	80031b6 <buttonLogic+0x86>
		case 2: // CHANGE AXIS X/Y
			if (switchAxis) {
 800318e:	4b89      	ldr	r3, [pc, #548]	; (80033b4 <buttonLogic+0x284>)
 8003190:	781b      	ldrb	r3, [r3, #0]
 8003192:	2b00      	cmp	r3, #0
 8003194:	d003      	beq.n	800319e <buttonLogic+0x6e>
				switchAxis = 0;
 8003196:	4b87      	ldr	r3, [pc, #540]	; (80033b4 <buttonLogic+0x284>)
 8003198:	2200      	movs	r2, #0
 800319a:	701a      	strb	r2, [r3, #0]
 800319c:	e002      	b.n	80031a4 <buttonLogic+0x74>
			} else {
				switchAxis = 1;
 800319e:	4b85      	ldr	r3, [pc, #532]	; (80033b4 <buttonLogic+0x284>)
 80031a0:	2201      	movs	r2, #1
 80031a2:	701a      	strb	r2, [r3, #0]
			}
			joyLogic = 0;
 80031a4:	4b84      	ldr	r3, [pc, #528]	; (80033b8 <buttonLogic+0x288>)
 80031a6:	2200      	movs	r2, #0
 80031a8:	701a      	strb	r2, [r3, #0]
			break;
 80031aa:	e004      	b.n	80031b6 <buttonLogic+0x86>
		case 3: // LEFT
			joyLogic = 0;
 80031ac:	4b82      	ldr	r3, [pc, #520]	; (80033b8 <buttonLogic+0x288>)
 80031ae:	2200      	movs	r2, #0
 80031b0:	701a      	strb	r2, [r3, #0]

			break;
 80031b2:	e000      	b.n	80031b6 <buttonLogic+0x86>
		}
	}
 80031b4:	bf00      	nop
	if (countTopB % 2 == 0) {
 80031b6:	4b7c      	ldr	r3, [pc, #496]	; (80033a8 <buttonLogic+0x278>)
 80031b8:	781b      	ldrb	r3, [r3, #0]
 80031ba:	f003 0301 	and.w	r3, r3, #1
 80031be:	b2db      	uxtb	r3, r3
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	f040 80eb 	bne.w	800339c <buttonLogic+0x26c>
		switch (state) {
 80031c6:	88fb      	ldrh	r3, [r7, #6]
 80031c8:	2b03      	cmp	r3, #3
 80031ca:	f200 80e8 	bhi.w	800339e <buttonLogic+0x26e>
 80031ce:	a201      	add	r2, pc, #4	; (adr r2, 80031d4 <buttonLogic+0xa4>)
 80031d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031d4:	080031e5 	.word	0x080031e5
 80031d8:	08003211 	.word	0x08003211
 80031dc:	0800337b 	.word	0x0800337b
 80031e0:	08003383 	.word	0x08003383
		case 0: // ENTER CALIBRATE MODE
			if (countRightB == 3) {
 80031e4:	4b71      	ldr	r3, [pc, #452]	; (80033ac <buttonLogic+0x27c>)
 80031e6:	f993 3000 	ldrsb.w	r3, [r3]
 80031ea:	2b03      	cmp	r3, #3
 80031ec:	d103      	bne.n	80031f6 <buttonLogic+0xc6>
				joyLogicLED = 3;
 80031ee:	4b70      	ldr	r3, [pc, #448]	; (80033b0 <buttonLogic+0x280>)
 80031f0:	2203      	movs	r2, #3
 80031f2:	701a      	strb	r2, [r3, #0]
				joyLogicLED = 4;
			} else {
				joyLogicLED = 2;
			}

			break;
 80031f4:	e0d3      	b.n	800339e <buttonLogic+0x26e>
			} else if (countRightB == 6) {
 80031f6:	4b6d      	ldr	r3, [pc, #436]	; (80033ac <buttonLogic+0x27c>)
 80031f8:	f993 3000 	ldrsb.w	r3, [r3]
 80031fc:	2b06      	cmp	r3, #6
 80031fe:	d103      	bne.n	8003208 <buttonLogic+0xd8>
				joyLogicLED = 4;
 8003200:	4b6b      	ldr	r3, [pc, #428]	; (80033b0 <buttonLogic+0x280>)
 8003202:	2204      	movs	r2, #4
 8003204:	701a      	strb	r2, [r3, #0]
			break;
 8003206:	e0ca      	b.n	800339e <buttonLogic+0x26e>
				joyLogicLED = 2;
 8003208:	4b69      	ldr	r3, [pc, #420]	; (80033b0 <buttonLogic+0x280>)
 800320a:	2202      	movs	r2, #2
 800320c:	701a      	strb	r2, [r3, #0]
			break;
 800320e:	e0c6      	b.n	800339e <buttonLogic+0x26e>
		case 1: // MARK POSITION
			if (countRightB == 1) {
 8003210:	4b66      	ldr	r3, [pc, #408]	; (80033ac <buttonLogic+0x27c>)
 8003212:	f993 3000 	ldrsb.w	r3, [r3]
 8003216:	2b01      	cmp	r3, #1
 8003218:	d10e      	bne.n	8003238 <buttonLogic+0x108>
				trayPickX.pos1 = registerFrame[68].U16; // READ : x-axis Actual Position
 800321a:	4b68      	ldr	r3, [pc, #416]	; (80033bc <buttonLogic+0x28c>)
 800321c:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8003220:	ee07 3a90 	vmov	s15, r3
 8003224:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003228:	4b65      	ldr	r3, [pc, #404]	; (80033c0 <buttonLogic+0x290>)
 800322a:	edc3 7a00 	vstr	s15, [r3]
				trayPickY.pos1 = mmActPos;
 800322e:	4b65      	ldr	r3, [pc, #404]	; (80033c4 <buttonLogic+0x294>)
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	4a65      	ldr	r2, [pc, #404]	; (80033c8 <buttonLogic+0x298>)
 8003234:	6013      	str	r3, [r2, #0]
 8003236:	e09c      	b.n	8003372 <buttonLogic+0x242>
			} else if (countRightB == 2) {
 8003238:	4b5c      	ldr	r3, [pc, #368]	; (80033ac <buttonLogic+0x27c>)
 800323a:	f993 3000 	ldrsb.w	r3, [r3]
 800323e:	2b02      	cmp	r3, #2
 8003240:	d10e      	bne.n	8003260 <buttonLogic+0x130>
				trayPickX.pos2 = registerFrame[68].U16; // READ : x-axis Actual Position
 8003242:	4b5e      	ldr	r3, [pc, #376]	; (80033bc <buttonLogic+0x28c>)
 8003244:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8003248:	ee07 3a90 	vmov	s15, r3
 800324c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003250:	4b5b      	ldr	r3, [pc, #364]	; (80033c0 <buttonLogic+0x290>)
 8003252:	edc3 7a01 	vstr	s15, [r3, #4]
				trayPickY.pos2 = mmActPos;
 8003256:	4b5b      	ldr	r3, [pc, #364]	; (80033c4 <buttonLogic+0x294>)
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	4a5b      	ldr	r2, [pc, #364]	; (80033c8 <buttonLogic+0x298>)
 800325c:	6053      	str	r3, [r2, #4]
 800325e:	e088      	b.n	8003372 <buttonLogic+0x242>
			} else if (countRightB == 3) {
 8003260:	4b52      	ldr	r3, [pc, #328]	; (80033ac <buttonLogic+0x27c>)
 8003262:	f993 3000 	ldrsb.w	r3, [r3]
 8003266:	2b03      	cmp	r3, #3
 8003268:	d12b      	bne.n	80032c2 <buttonLogic+0x192>
				registerFrame[16].U16 = 0;
 800326a:	4b54      	ldr	r3, [pc, #336]	; (80033bc <buttonLogic+0x28c>)
 800326c:	2200      	movs	r2, #0
 800326e:	841a      	strh	r2, [r3, #32]
				trayPickX.pos3 = registerFrame[68].U16; // READ : x-axis Actual Position
 8003270:	4b52      	ldr	r3, [pc, #328]	; (80033bc <buttonLogic+0x28c>)
 8003272:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8003276:	ee07 3a90 	vmov	s15, r3
 800327a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800327e:	4b50      	ldr	r3, [pc, #320]	; (80033c0 <buttonLogic+0x290>)
 8003280:	edc3 7a02 	vstr	s15, [r3, #8]
				trayPickY.pos3 = mmActPos;
 8003284:	4b4f      	ldr	r3, [pc, #316]	; (80033c4 <buttonLogic+0x294>)
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	4a4f      	ldr	r2, [pc, #316]	; (80033c8 <buttonLogic+0x298>)
 800328a:	6093      	str	r3, [r2, #8]
				calibrateTrayInput = 1;
 800328c:	4b4f      	ldr	r3, [pc, #316]	; (80033cc <buttonLogic+0x29c>)
 800328e:	2201      	movs	r2, #1
 8003290:	701a      	strb	r2, [r3, #0]
				calibrateTray(trayPickX, trayPickY, objPickPos);
 8003292:	4e4b      	ldr	r6, [pc, #300]	; (80033c0 <buttonLogic+0x290>)
 8003294:	4b4e      	ldr	r3, [pc, #312]	; (80033d0 <buttonLogic+0x2a0>)
 8003296:	9308      	str	r3, [sp, #32]
 8003298:	4b4b      	ldr	r3, [pc, #300]	; (80033c8 <buttonLogic+0x298>)
 800329a:	ac02      	add	r4, sp, #8
 800329c:	461d      	mov	r5, r3
 800329e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80032a0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80032a2:	e895 0003 	ldmia.w	r5, {r0, r1}
 80032a6:	e884 0003 	stmia.w	r4, {r0, r1}
 80032aa:	466a      	mov	r2, sp
 80032ac:	f106 0310 	add.w	r3, r6, #16
 80032b0:	e893 0003 	ldmia.w	r3, {r0, r1}
 80032b4:	e882 0003 	stmia.w	r2, {r0, r1}
 80032b8:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80032bc:	f7ff fc78 	bl	8002bb0 <calibrateTray>
 80032c0:	e057      	b.n	8003372 <buttonLogic+0x242>
			} else if (countRightB == 4) {
 80032c2:	4b3a      	ldr	r3, [pc, #232]	; (80033ac <buttonLogic+0x27c>)
 80032c4:	f993 3000 	ldrsb.w	r3, [r3]
 80032c8:	2b04      	cmp	r3, #4
 80032ca:	d10e      	bne.n	80032ea <buttonLogic+0x1ba>
				trayPlaceX.pos1 = registerFrame[68].U16; // READ : x-axis Actual Position
 80032cc:	4b3b      	ldr	r3, [pc, #236]	; (80033bc <buttonLogic+0x28c>)
 80032ce:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 80032d2:	ee07 3a90 	vmov	s15, r3
 80032d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80032da:	4b3e      	ldr	r3, [pc, #248]	; (80033d4 <buttonLogic+0x2a4>)
 80032dc:	edc3 7a00 	vstr	s15, [r3]
				trayPlaceY.pos1 = mmActPos;
 80032e0:	4b38      	ldr	r3, [pc, #224]	; (80033c4 <buttonLogic+0x294>)
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	4a3c      	ldr	r2, [pc, #240]	; (80033d8 <buttonLogic+0x2a8>)
 80032e6:	6013      	str	r3, [r2, #0]
 80032e8:	e043      	b.n	8003372 <buttonLogic+0x242>
			} else if (countRightB == 5) {
 80032ea:	4b30      	ldr	r3, [pc, #192]	; (80033ac <buttonLogic+0x27c>)
 80032ec:	f993 3000 	ldrsb.w	r3, [r3]
 80032f0:	2b05      	cmp	r3, #5
 80032f2:	d10e      	bne.n	8003312 <buttonLogic+0x1e2>
				trayPlaceX.pos2 = registerFrame[68].U16; // READ : x-axis Actual Position
 80032f4:	4b31      	ldr	r3, [pc, #196]	; (80033bc <buttonLogic+0x28c>)
 80032f6:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 80032fa:	ee07 3a90 	vmov	s15, r3
 80032fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003302:	4b34      	ldr	r3, [pc, #208]	; (80033d4 <buttonLogic+0x2a4>)
 8003304:	edc3 7a01 	vstr	s15, [r3, #4]
				trayPlaceY.pos2 = mmActPos;
 8003308:	4b2e      	ldr	r3, [pc, #184]	; (80033c4 <buttonLogic+0x294>)
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	4a32      	ldr	r2, [pc, #200]	; (80033d8 <buttonLogic+0x2a8>)
 800330e:	6053      	str	r3, [r2, #4]
 8003310:	e02f      	b.n	8003372 <buttonLogic+0x242>
			} else if (countRightB == 6) {
 8003312:	4b26      	ldr	r3, [pc, #152]	; (80033ac <buttonLogic+0x27c>)
 8003314:	f993 3000 	ldrsb.w	r3, [r3]
 8003318:	2b06      	cmp	r3, #6
 800331a:	d12a      	bne.n	8003372 <buttonLogic+0x242>
				registerFrame[16].U16 = 0;
 800331c:	4b27      	ldr	r3, [pc, #156]	; (80033bc <buttonLogic+0x28c>)
 800331e:	2200      	movs	r2, #0
 8003320:	841a      	strh	r2, [r3, #32]
				trayPlaceX.pos3 = registerFrame[68].U16; // READ : x-axis Actual Position
 8003322:	4b26      	ldr	r3, [pc, #152]	; (80033bc <buttonLogic+0x28c>)
 8003324:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8003328:	ee07 3a90 	vmov	s15, r3
 800332c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003330:	4b28      	ldr	r3, [pc, #160]	; (80033d4 <buttonLogic+0x2a4>)
 8003332:	edc3 7a02 	vstr	s15, [r3, #8]
				trayPlaceY.pos3 = mmActPos;
 8003336:	4b23      	ldr	r3, [pc, #140]	; (80033c4 <buttonLogic+0x294>)
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	4a27      	ldr	r2, [pc, #156]	; (80033d8 <buttonLogic+0x2a8>)
 800333c:	6093      	str	r3, [r2, #8]
				calibrateTrayInput = 2;
 800333e:	4b23      	ldr	r3, [pc, #140]	; (80033cc <buttonLogic+0x29c>)
 8003340:	2202      	movs	r2, #2
 8003342:	701a      	strb	r2, [r3, #0]
				calibrateTray(trayPlaceX, trayPlaceY, objPlacePos);
 8003344:	4e23      	ldr	r6, [pc, #140]	; (80033d4 <buttonLogic+0x2a4>)
 8003346:	4b25      	ldr	r3, [pc, #148]	; (80033dc <buttonLogic+0x2ac>)
 8003348:	9308      	str	r3, [sp, #32]
 800334a:	4b23      	ldr	r3, [pc, #140]	; (80033d8 <buttonLogic+0x2a8>)
 800334c:	ac02      	add	r4, sp, #8
 800334e:	461d      	mov	r5, r3
 8003350:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003352:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003354:	e895 0003 	ldmia.w	r5, {r0, r1}
 8003358:	e884 0003 	stmia.w	r4, {r0, r1}
 800335c:	466a      	mov	r2, sp
 800335e:	f106 0310 	add.w	r3, r6, #16
 8003362:	e893 0003 	ldmia.w	r3, {r0, r1}
 8003366:	e882 0003 	stmia.w	r2, {r0, r1}
 800336a:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 800336e:	f7ff fc1f 	bl	8002bb0 <calibrateTray>
			}
			joyLogic = 0;
 8003372:	4b11      	ldr	r3, [pc, #68]	; (80033b8 <buttonLogic+0x288>)
 8003374:	2200      	movs	r2, #0
 8003376:	701a      	strb	r2, [r3, #0]
			break;
 8003378:	e011      	b.n	800339e <buttonLogic+0x26e>
		case 2: // OPEN LASER
			joyLogic = 0;
 800337a:	4b0f      	ldr	r3, [pc, #60]	; (80033b8 <buttonLogic+0x288>)
 800337c:	2200      	movs	r2, #0
 800337e:	701a      	strb	r2, [r3, #0]

			break;
 8003380:	e00d      	b.n	800339e <buttonLogic+0x26e>
		case 3: //  DELETE
			countRightB -= 1;
 8003382:	4b0a      	ldr	r3, [pc, #40]	; (80033ac <buttonLogic+0x27c>)
 8003384:	f993 3000 	ldrsb.w	r3, [r3]
 8003388:	b2db      	uxtb	r3, r3
 800338a:	3b01      	subs	r3, #1
 800338c:	b2db      	uxtb	r3, r3
 800338e:	b25a      	sxtb	r2, r3
 8003390:	4b06      	ldr	r3, [pc, #24]	; (80033ac <buttonLogic+0x27c>)
 8003392:	701a      	strb	r2, [r3, #0]
			joyLogic = 0;
 8003394:	4b08      	ldr	r3, [pc, #32]	; (80033b8 <buttonLogic+0x288>)
 8003396:	2200      	movs	r2, #0
 8003398:	701a      	strb	r2, [r3, #0]
			break;
 800339a:	e000      	b.n	800339e <buttonLogic+0x26e>
		}
	}
 800339c:	bf00      	nop

}
 800339e:	bf00      	nop
 80033a0:	370c      	adds	r7, #12
 80033a2:	46bd      	mov	sp, r7
 80033a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80033a6:	bf00      	nop
 80033a8:	20000df5 	.word	0x20000df5
 80033ac:	20000df6 	.word	0x20000df6
 80033b0:	20000229 	.word	0x20000229
 80033b4:	20000228 	.word	0x20000228
 80033b8:	20000df8 	.word	0x20000df8
 80033bc:	20000d38 	.word	0x20000d38
 80033c0:	20000ebc 	.word	0x20000ebc
 80033c4:	20000e0c 	.word	0x20000e0c
 80033c8:	20000ed4 	.word	0x20000ed4
 80033cc:	20000e24 	.word	0x20000e24
 80033d0:	20000e2c 	.word	0x20000e2c
 80033d4:	20000eec 	.word	0x20000eec
 80033d8:	20000f04 	.word	0x20000f04
 80033dc:	20000e74 	.word	0x20000e74

080033e0 <joyDisplayLED>:

void joyDisplayLED() {
 80033e0:	b580      	push	{r7, lr}
 80033e2:	af00      	add	r7, sp, #0
	if (joyLogicLED == 1) {
 80033e4:	4b20      	ldr	r3, [pc, #128]	; (8003468 <joyDisplayLED+0x88>)
 80033e6:	781b      	ldrb	r3, [r3, #0]
 80033e8:	2b01      	cmp	r3, #1
 80033ea:	d10c      	bne.n	8003406 <joyDisplayLED+0x26>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, GPIO_PIN_SET);
 80033ec:	2201      	movs	r2, #1
 80033ee:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80033f2:	481e      	ldr	r0, [pc, #120]	; (800346c <joyDisplayLED+0x8c>)
 80033f4:	f002 f8e6 	bl	80055c4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, GPIO_PIN_RESET);
 80033f8:	2200      	movs	r2, #0
 80033fa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80033fe:	481b      	ldr	r0, [pc, #108]	; (800346c <joyDisplayLED+0x8c>)
 8003400:	f002 f8e0 	bl	80055c4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, GPIO_PIN_SET);
	} else if (joyLogicLED == 4) {
		HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_10);
		HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_12);
	}
}
 8003404:	e02e      	b.n	8003464 <joyDisplayLED+0x84>
	} else if (joyLogicLED == 2) {
 8003406:	4b18      	ldr	r3, [pc, #96]	; (8003468 <joyDisplayLED+0x88>)
 8003408:	781b      	ldrb	r3, [r3, #0]
 800340a:	2b02      	cmp	r3, #2
 800340c:	d10c      	bne.n	8003428 <joyDisplayLED+0x48>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, GPIO_PIN_RESET);
 800340e:	2200      	movs	r2, #0
 8003410:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003414:	4815      	ldr	r0, [pc, #84]	; (800346c <joyDisplayLED+0x8c>)
 8003416:	f002 f8d5 	bl	80055c4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, GPIO_PIN_SET);
 800341a:	2201      	movs	r2, #1
 800341c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003420:	4812      	ldr	r0, [pc, #72]	; (800346c <joyDisplayLED+0x8c>)
 8003422:	f002 f8cf 	bl	80055c4 <HAL_GPIO_WritePin>
}
 8003426:	e01d      	b.n	8003464 <joyDisplayLED+0x84>
	} else if (joyLogicLED == 3) {
 8003428:	4b0f      	ldr	r3, [pc, #60]	; (8003468 <joyDisplayLED+0x88>)
 800342a:	781b      	ldrb	r3, [r3, #0]
 800342c:	2b03      	cmp	r3, #3
 800342e:	d10b      	bne.n	8003448 <joyDisplayLED+0x68>
		HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_10);
 8003430:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003434:	480d      	ldr	r0, [pc, #52]	; (800346c <joyDisplayLED+0x8c>)
 8003436:	f002 f8de 	bl	80055f6 <HAL_GPIO_TogglePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, GPIO_PIN_SET);
 800343a:	2201      	movs	r2, #1
 800343c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003440:	480a      	ldr	r0, [pc, #40]	; (800346c <joyDisplayLED+0x8c>)
 8003442:	f002 f8bf 	bl	80055c4 <HAL_GPIO_WritePin>
}
 8003446:	e00d      	b.n	8003464 <joyDisplayLED+0x84>
	} else if (joyLogicLED == 4) {
 8003448:	4b07      	ldr	r3, [pc, #28]	; (8003468 <joyDisplayLED+0x88>)
 800344a:	781b      	ldrb	r3, [r3, #0]
 800344c:	2b04      	cmp	r3, #4
 800344e:	d109      	bne.n	8003464 <joyDisplayLED+0x84>
		HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_10);
 8003450:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003454:	4805      	ldr	r0, [pc, #20]	; (800346c <joyDisplayLED+0x8c>)
 8003456:	f002 f8ce 	bl	80055f6 <HAL_GPIO_TogglePin>
		HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_12);
 800345a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800345e:	4803      	ldr	r0, [pc, #12]	; (800346c <joyDisplayLED+0x8c>)
 8003460:	f002 f8c9 	bl	80055f6 <HAL_GPIO_TogglePin>
}
 8003464:	bf00      	nop
 8003466:	bd80      	pop	{r7, pc}
 8003468:	20000229 	.word	0x20000229
 800346c:	40020800 	.word	0x40020800

08003470 <robotArmState>:

void robotArmState(uint16_t state) {
 8003470:	b580      	push	{r7, lr}
 8003472:	b082      	sub	sp, #8
 8003474:	af00      	add	r7, sp, #0
 8003476:	4603      	mov	r3, r0
 8003478:	80fb      	strh	r3, [r7, #6]

	switch (state) {
 800347a:	88fb      	ldrh	r3, [r7, #6]
 800347c:	3b01      	subs	r3, #1
 800347e:	2b0f      	cmp	r3, #15
 8003480:	f200 80bb 	bhi.w	80035fa <robotArmState+0x18a>
 8003484:	a201      	add	r2, pc, #4	; (adr r2, 800348c <robotArmState+0x1c>)
 8003486:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800348a:	bf00      	nop
 800348c:	080034cd 	.word	0x080034cd
 8003490:	080034fd 	.word	0x080034fd
 8003494:	080035fb 	.word	0x080035fb
 8003498:	0800352d 	.word	0x0800352d
 800349c:	080035fb 	.word	0x080035fb
 80034a0:	080035fb 	.word	0x080035fb
 80034a4:	080035fb 	.word	0x080035fb
 80034a8:	08003561 	.word	0x08003561
 80034ac:	080035fb 	.word	0x080035fb
 80034b0:	080035fb 	.word	0x080035fb
 80034b4:	080035fb 	.word	0x080035fb
 80034b8:	080035fb 	.word	0x080035fb
 80034bc:	080035fb 	.word	0x080035fb
 80034c0:	080035fb 	.word	0x080035fb
 80034c4:	080035fb 	.word	0x080035fb
 80034c8:	08003583 	.word	0x08003583
	case 0b0000000000000001: // SET PICK TRAY
		registerFrame[16].U16 = 0b0000000000000001; // Jog Pick : y-axis Moving Status
 80034cc:	4b50      	ldr	r3, [pc, #320]	; (8003610 <robotArmState+0x1a0>)
 80034ce:	2201      	movs	r2, #1
 80034d0:	841a      	strh	r2, [r3, #32]

		buttonInput();
 80034d2:	f7ff fdc3 	bl	800305c <buttonInput>
		buttonLogic(joyLogic);
 80034d6:	4b4f      	ldr	r3, [pc, #316]	; (8003614 <robotArmState+0x1a4>)
 80034d8:	781b      	ldrb	r3, [r3, #0]
 80034da:	b29b      	uxth	r3, r3
 80034dc:	4618      	mov	r0, r3
 80034de:	f7ff fe27 	bl	8003130 <buttonLogic>

		pilotLamp(0, 0); // OFF : PILOT LAMP LEFT
 80034e2:	2100      	movs	r1, #0
 80034e4:	2000      	movs	r0, #0
 80034e6:	f000 f8fd 	bl	80036e4 <pilotLamp>
		pilotLamp(1, 1); // ON : PILOT LAMP CENTER
 80034ea:	2101      	movs	r1, #1
 80034ec:	2001      	movs	r0, #1
 80034ee:	f000 f8f9 	bl	80036e4 <pilotLamp>
		pilotLamp(2, 0); // OFF : PILOT LAMP RIGHT
 80034f2:	2100      	movs	r1, #0
 80034f4:	2002      	movs	r0, #2
 80034f6:	f000 f8f5 	bl	80036e4 <pilotLamp>

		break;
 80034fa:	e07e      	b.n	80035fa <robotArmState+0x18a>
	case 0b0000000000000010: // SET PLACE TRAY
		registerFrame[16].U16 = 0b0000000000000010; // Jog Place : y-axis Moving Status
 80034fc:	4b44      	ldr	r3, [pc, #272]	; (8003610 <robotArmState+0x1a0>)
 80034fe:	2202      	movs	r2, #2
 8003500:	841a      	strh	r2, [r3, #32]

		buttonInput();
 8003502:	f7ff fdab 	bl	800305c <buttonInput>
		buttonLogic(joyLogic);
 8003506:	4b43      	ldr	r3, [pc, #268]	; (8003614 <robotArmState+0x1a4>)
 8003508:	781b      	ldrb	r3, [r3, #0]
 800350a:	b29b      	uxth	r3, r3
 800350c:	4618      	mov	r0, r3
 800350e:	f7ff fe0f 	bl	8003130 <buttonLogic>

		pilotLamp(0, 0); // OFF : PILOT LAMP LEFT
 8003512:	2100      	movs	r1, #0
 8003514:	2000      	movs	r0, #0
 8003516:	f000 f8e5 	bl	80036e4 <pilotLamp>
		pilotLamp(1, 1); // ON : PILOT LAMP CENTER
 800351a:	2101      	movs	r1, #1
 800351c:	2001      	movs	r0, #1
 800351e:	f000 f8e1 	bl	80036e4 <pilotLamp>
		pilotLamp(2, 0);  // OFF : PILOT LAMP RIGHT
 8003522:	2100      	movs	r1, #0
 8003524:	2002      	movs	r0, #2
 8003526:	f000 f8dd 	bl	80036e4 <pilotLamp>

		break;
 800352a:	e066      	b.n	80035fa <robotArmState+0x18a>
	case 0b0000000000000100: // HOME
		registerFrame[16].U16 = 0b0000000000000100; // HOME : y-axis Moving Status
 800352c:	4b38      	ldr	r3, [pc, #224]	; (8003610 <robotArmState+0x1a0>)
 800352e:	2204      	movs	r2, #4
 8003530:	841a      	strh	r2, [r3, #32]
		registerFrame[64].U16 = 0b0000000000000001; // HOME : x-axis Moving Status
 8003532:	4b37      	ldr	r3, [pc, #220]	; (8003610 <robotArmState+0x1a0>)
 8003534:	2201      	movs	r2, #1
 8003536:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
		registerFrame[1].U16 = 0; // RESET : Base System Status
 800353a:	4b35      	ldr	r3, [pc, #212]	; (8003610 <robotArmState+0x1a0>)
 800353c:	2200      	movs	r2, #0
 800353e:	805a      	strh	r2, [r3, #2]

		startSetHome = 1; // START HOME -> Function
 8003540:	4b35      	ldr	r3, [pc, #212]	; (8003618 <robotArmState+0x1a8>)
 8003542:	2201      	movs	r2, #1
 8003544:	701a      	strb	r2, [r3, #0]

		pilotLamp(0, 1); // ON : PILOT LAMP LEFT
 8003546:	2101      	movs	r1, #1
 8003548:	2000      	movs	r0, #0
 800354a:	f000 f8cb 	bl	80036e4 <pilotLamp>
		pilotLamp(1, 0); // OFF : PILOT LAMP CENTER
 800354e:	2100      	movs	r1, #0
 8003550:	2001      	movs	r0, #1
 8003552:	f000 f8c7 	bl	80036e4 <pilotLamp>
		pilotLamp(2, 0); // OFF : PILOT LAMP RIGHT
 8003556:	2100      	movs	r1, #0
 8003558:	2002      	movs	r0, #2
 800355a:	f000 f8c3 	bl	80036e4 <pilotLamp>


		break;
 800355e:	e04c      	b.n	80035fa <robotArmState+0x18a>
		// 18 PATH
//		objPickPos[i].x;
//		objPickPos[i].y;

		// X-Axis
		registerFrame[64].U16 = 0b0000000000000010; // RUN : x-axis Moving Status
 8003560:	4b2b      	ldr	r3, [pc, #172]	; (8003610 <robotArmState+0x1a0>)
 8003562:	2202      	movs	r2, #2
 8003564:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80

		// Y-Axis

		pilotLamp(0, 0); // OFF : PILOT LAMP LEFT
 8003568:	2100      	movs	r1, #0
 800356a:	2000      	movs	r0, #0
 800356c:	f000 f8ba 	bl	80036e4 <pilotLamp>
		pilotLamp(1, 0); // OFF : PILOT LAMP CENTER
 8003570:	2100      	movs	r1, #0
 8003572:	2001      	movs	r0, #1
 8003574:	f000 f8b6 	bl	80036e4 <pilotLamp>
		pilotLamp(2, 1); // ON : PILOT LAMP RIGHT
 8003578:	2101      	movs	r1, #1
 800357a:	2002      	movs	r0, #2
 800357c:	f000 f8b2 	bl	80036e4 <pilotLamp>
		break;
 8003580:	e03b      	b.n	80035fa <robotArmState+0x18a>
	case 0b0000000000010000: // RUN POINT MODE

		pilotLamp(0, 0); // OFF : PILOT LAMP LEFT
 8003582:	2100      	movs	r1, #0
 8003584:	2000      	movs	r0, #0
 8003586:	f000 f8ad 	bl	80036e4 <pilotLamp>
		pilotLamp(1, 0); // OFF : PILOT LAMP CENTER
 800358a:	2100      	movs	r1, #0
 800358c:	2001      	movs	r0, #1
 800358e:	f000 f8a9 	bl	80036e4 <pilotLamp>
		pilotLamp(2, 1); // ON : PILOT LAMP RIGHT
 8003592:	2101      	movs	r1, #1
 8003594:	2002      	movs	r0, #2
 8003596:	f000 f8a5 	bl	80036e4 <pilotLamp>



		// X-Axis
		registerFrame[64].U16 = 0b0000000000000010; // RUN : x-axis Moving Status
 800359a:	4b1d      	ldr	r3, [pc, #116]	; (8003610 <robotArmState+0x1a0>)
 800359c:	2202      	movs	r2, #2
 800359e:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
		registerFrame[65].U16 = registerFrame[48].U16; // SET : x-axis Target Position = Read : Goal Point x
 80035a2:	4b1b      	ldr	r3, [pc, #108]	; (8003610 <robotArmState+0x1a0>)
 80035a4:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 80035a8:	4b19      	ldr	r3, [pc, #100]	; (8003610 <robotArmState+0x1a0>)
 80035aa:	f8a3 2082 	strh.w	r2, [r3, #130]	; 0x82
		registerFrame[66].U16 = 3000; // SET : x-axis Target Speed
 80035ae:	4b18      	ldr	r3, [pc, #96]	; (8003610 <robotArmState+0x1a0>)
 80035b0:	f640 32b8 	movw	r2, #3000	; 0xbb8
 80035b4:	f8a3 2084 	strh.w	r2, [r3, #132]	; 0x84
		registerFrame[67].U16 = 1; // SET : x-axis Target Speed
 80035b8:	4b15      	ldr	r3, [pc, #84]	; (8003610 <robotArmState+0x1a0>)
 80035ba:	2201      	movs	r2, #1
 80035bc:	f8a3 2086 	strh.w	r2, [r3, #134]	; 0x86

		// Y-Axis
		startPointModeY = 1; // START POINT MODE -> OnlyPositionControl Function
 80035c0:	4b16      	ldr	r3, [pc, #88]	; (800361c <robotArmState+0x1ac>)
 80035c2:	2201      	movs	r2, #1
 80035c4:	701a      	strb	r2, [r3, #0]
		initPosY = QEIReadModified * (2 * 3.14159 * 11.205 / 8192);
 80035c6:	4b16      	ldr	r3, [pc, #88]	; (8003620 <robotArmState+0x1b0>)
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	4618      	mov	r0, r3
 80035cc:	f7fc ff56 	bl	800047c <__aeabi_i2d>
 80035d0:	a30d      	add	r3, pc, #52	; (adr r3, 8003608 <robotArmState+0x198>)
 80035d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035d6:	f7fc ffbb 	bl	8000550 <__aeabi_dmul>
 80035da:	4602      	mov	r2, r0
 80035dc:	460b      	mov	r3, r1
 80035de:	4610      	mov	r0, r2
 80035e0:	4619      	mov	r1, r3
 80035e2:	f7fd fa65 	bl	8000ab0 <__aeabi_d2iz>
 80035e6:	4603      	mov	r3, r0
 80035e8:	4a0e      	ldr	r2, [pc, #56]	; (8003624 <robotArmState+0x1b4>)
 80035ea:	6013      	str	r3, [r2, #0]

		registerFrame[16].U16 = 0b0000000000100000; // Go Point : y-axis Moving Status
 80035ec:	4b08      	ldr	r3, [pc, #32]	; (8003610 <robotArmState+0x1a0>)
 80035ee:	2220      	movs	r2, #32
 80035f0:	841a      	strh	r2, [r3, #32]
//		registerFrame[17].U16 = mmActPos; // WRITE : y-axis Actual Position
//		registerFrame[18].U16 = mmActVel; // WRITE : y-axis Actual Speed
//		registerFrame[19].U16 = mmActAcc; // WRITE : y-axis Actual Acceleration

		registerFrame[1].U16 = 0; // RESET: Base System Status
 80035f2:	4b07      	ldr	r3, [pc, #28]	; (8003610 <robotArmState+0x1a0>)
 80035f4:	2200      	movs	r2, #0
 80035f6:	805a      	strh	r2, [r3, #2]

		break;
 80035f8:	bf00      	nop
	}
}
 80035fa:	bf00      	nop
 80035fc:	3708      	adds	r7, #8
 80035fe:	46bd      	mov	sp, r7
 8003600:	bd80      	pop	{r7, pc}
 8003602:	bf00      	nop
 8003604:	f3af 8000 	nop.w
 8003608:	464f6faa 	.word	0x464f6faa
 800360c:	3f8199cb 	.word	0x3f8199cb
 8003610:	20000d38 	.word	0x20000d38
 8003614:	20000df8 	.word	0x20000df8
 8003618:	20000260 	.word	0x20000260
 800361c:	20000f2d 	.word	0x20000f2d
 8003620:	20000e04 	.word	0x20000e04
 8003624:	20000f30 	.word	0x20000f30

08003628 <jogAxisX>:

void jogAxisX() {
 8003628:	b480      	push	{r7}
 800362a:	af00      	add	r7, sp, #0
	refXPos = buffer[0].subdata.xAxis;
 800362c:	4b1a      	ldr	r3, [pc, #104]	; (8003698 <jogAxisX+0x70>)
 800362e:	881b      	ldrh	r3, [r3, #0]
 8003630:	ee07 3a90 	vmov	s15, r3
 8003634:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003638:	4b18      	ldr	r3, [pc, #96]	; (800369c <jogAxisX+0x74>)
 800363a:	edc3 7a00 	vstr	s15, [r3]
	if (refXPos > 2500) {
 800363e:	4b17      	ldr	r3, [pc, #92]	; (800369c <jogAxisX+0x74>)
 8003640:	edd3 7a00 	vldr	s15, [r3]
 8003644:	ed9f 7a16 	vldr	s14, [pc, #88]	; 80036a0 <jogAxisX+0x78>
 8003648:	eef4 7ac7 	vcmpe.f32	s15, s14
 800364c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003650:	dd07      	ble.n	8003662 <jogAxisX+0x3a>
		dirAxisX = 1;
 8003652:	4b14      	ldr	r3, [pc, #80]	; (80036a4 <jogAxisX+0x7c>)
 8003654:	2201      	movs	r2, #1
 8003656:	701a      	strb	r2, [r3, #0]
		registerFrame[64].U16 = 0b0000000000000100; // JOG RIGHT : x-axis Moving Status
 8003658:	4b13      	ldr	r3, [pc, #76]	; (80036a8 <jogAxisX+0x80>)
 800365a:	2204      	movs	r2, #4
 800365c:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
	} else {
		registerFrame[64].U16 = 0; // RESET : x-axis Moving Status

	}

}
 8003660:	e015      	b.n	800368e <jogAxisX+0x66>
	} else if (refXPos < 1500) {
 8003662:	4b0e      	ldr	r3, [pc, #56]	; (800369c <jogAxisX+0x74>)
 8003664:	edd3 7a00 	vldr	s15, [r3]
 8003668:	ed9f 7a10 	vldr	s14, [pc, #64]	; 80036ac <jogAxisX+0x84>
 800366c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003670:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003674:	d507      	bpl.n	8003686 <jogAxisX+0x5e>
		dirAxisX = 0;
 8003676:	4b0b      	ldr	r3, [pc, #44]	; (80036a4 <jogAxisX+0x7c>)
 8003678:	2200      	movs	r2, #0
 800367a:	701a      	strb	r2, [r3, #0]
		registerFrame[64].U16 = 0b0000000000001000; // JOG LEFT : x-axis Moving Status
 800367c:	4b0a      	ldr	r3, [pc, #40]	; (80036a8 <jogAxisX+0x80>)
 800367e:	2208      	movs	r2, #8
 8003680:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
}
 8003684:	e003      	b.n	800368e <jogAxisX+0x66>
		registerFrame[64].U16 = 0; // RESET : x-axis Moving Status
 8003686:	4b08      	ldr	r3, [pc, #32]	; (80036a8 <jogAxisX+0x80>)
 8003688:	2200      	movs	r2, #0
 800368a:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
}
 800368e:	bf00      	nop
 8003690:	46bd      	mov	sp, r7
 8003692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003696:	4770      	bx	lr
 8003698:	20000dcc 	.word	0x20000dcc
 800369c:	20000220 	.word	0x20000220
 80036a0:	451c4000 	.word	0x451c4000
 80036a4:	20000245 	.word	0x20000245
 80036a8:	20000d38 	.word	0x20000d38
 80036ac:	44bb8000 	.word	0x44bb8000

080036b0 <handleEmergency>:

void HAL_ADC_ConvCallback(ADC_HandleTypeDef *hadc) {

}

void handleEmergency() {
 80036b0:	b580      	push	{r7, lr}
 80036b2:	af00      	add	r7, sp, #0
	if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_5) == 0) {
 80036b4:	2120      	movs	r1, #32
 80036b6:	480a      	ldr	r0, [pc, #40]	; (80036e0 <handleEmergency+0x30>)
 80036b8:	f001 ff6c 	bl	8005594 <HAL_GPIO_ReadPin>
 80036bc:	4603      	mov	r3, r0
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d106      	bne.n	80036d0 <handleEmergency+0x20>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, 1);
 80036c2:	2201      	movs	r2, #1
 80036c4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80036c8:	4805      	ldr	r0, [pc, #20]	; (80036e0 <handleEmergency+0x30>)
 80036ca:	f001 ff7b 	bl	80055c4 <HAL_GPIO_WritePin>
	} else {
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, 0);
	}
}
 80036ce:	e005      	b.n	80036dc <handleEmergency+0x2c>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, 0);
 80036d0:	2200      	movs	r2, #0
 80036d2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80036d6:	4802      	ldr	r0, [pc, #8]	; (80036e0 <handleEmergency+0x30>)
 80036d8:	f001 ff74 	bl	80055c4 <HAL_GPIO_WritePin>
}
 80036dc:	bf00      	nop
 80036de:	bd80      	pop	{r7, pc}
 80036e0:	40020800 	.word	0x40020800

080036e4 <pilotLamp>:
void pilotLamp(uint8_t id, uint8_t status) {
 80036e4:	b580      	push	{r7, lr}
 80036e6:	b082      	sub	sp, #8
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	4603      	mov	r3, r0
 80036ec:	460a      	mov	r2, r1
 80036ee:	71fb      	strb	r3, [r7, #7]
 80036f0:	4613      	mov	r3, r2
 80036f2:	71bb      	strb	r3, [r7, #6]
	HAL_GPIO_WritePin(pilotLampPin[id].PORT, pilotLampPin[id].PIN, status);
 80036f4:	79fb      	ldrb	r3, [r7, #7]
 80036f6:	4a08      	ldr	r2, [pc, #32]	; (8003718 <pilotLamp+0x34>)
 80036f8:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 80036fc:	79fb      	ldrb	r3, [r7, #7]
 80036fe:	4a06      	ldr	r2, [pc, #24]	; (8003718 <pilotLamp+0x34>)
 8003700:	00db      	lsls	r3, r3, #3
 8003702:	4413      	add	r3, r2
 8003704:	889b      	ldrh	r3, [r3, #4]
 8003706:	79ba      	ldrb	r2, [r7, #6]
 8003708:	4619      	mov	r1, r3
 800370a:	f001 ff5b 	bl	80055c4 <HAL_GPIO_WritePin>

}
 800370e:	bf00      	nop
 8003710:	3708      	adds	r7, #8
 8003712:	46bd      	mov	sp, r7
 8003714:	bd80      	pop	{r7, pc}
 8003716:	bf00      	nop
 8003718:	2000022c 	.word	0x2000022c

0800371c <endEffectorControl>:


void endEffectorControl(uint8_t mode, uint8_t status) {
 800371c:	b580      	push	{r7, lr}
 800371e:	b086      	sub	sp, #24
 8003720:	af04      	add	r7, sp, #16
 8003722:	4603      	mov	r3, r0
 8003724:	460a      	mov	r2, r1
 8003726:	71fb      	strb	r3, [r7, #7]
 8003728:	4613      	mov	r3, r2
 800372a:	71bb      	strb	r3, [r7, #6]
	switch (mode) {
 800372c:	79fb      	ldrb	r3, [r7, #7]
 800372e:	2b05      	cmp	r3, #5
 8003730:	f200 809f 	bhi.w	8003872 <endEffectorControl+0x156>
 8003734:	a201      	add	r2, pc, #4	; (adr r2, 800373c <endEffectorControl+0x20>)
 8003736:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800373a:	bf00      	nop
 800373c:	08003755 	.word	0x08003755
 8003740:	0800377f 	.word	0x0800377f
 8003744:	080037c5 	.word	0x080037c5
 8003748:	080037ef 	.word	0x080037ef
 800374c:	08003819 	.word	0x08003819
 8003750:	0800383f 	.word	0x0800383f
	case 0: // LED ON-Off
		if (hi2c2.State == HAL_I2C_STATE_READY) {
 8003754:	4b49      	ldr	r3, [pc, #292]	; (800387c <endEffectorControl+0x160>)
 8003756:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800375a:	b2db      	uxtb	r3, r3
 800375c:	2b20      	cmp	r3, #32
 800375e:	d17d      	bne.n	800385c <endEffectorControl+0x140>
			static uint8_t data[2][1] = { { 0x00 }, { 0x01 } };
			HAL_I2C_Mem_Write(&hi2c2, endEffector_ADDR << 1, 0x01,
			I2C_MEMADD_SIZE_8BIT, data[status], 1, 100);
 8003760:	79bb      	ldrb	r3, [r7, #6]
 8003762:	4a47      	ldr	r2, [pc, #284]	; (8003880 <endEffectorControl+0x164>)
 8003764:	4413      	add	r3, r2
			HAL_I2C_Mem_Write(&hi2c2, endEffector_ADDR << 1, 0x01,
 8003766:	2264      	movs	r2, #100	; 0x64
 8003768:	9202      	str	r2, [sp, #8]
 800376a:	2201      	movs	r2, #1
 800376c:	9201      	str	r2, [sp, #4]
 800376e:	9300      	str	r3, [sp, #0]
 8003770:	2301      	movs	r3, #1
 8003772:	2201      	movs	r2, #1
 8003774:	212a      	movs	r1, #42	; 0x2a
 8003776:	4841      	ldr	r0, [pc, #260]	; (800387c <endEffectorControl+0x160>)
 8003778:	f002 fac2 	bl	8005d00 <HAL_I2C_Mem_Write>
		}
		break;
 800377c:	e06e      	b.n	800385c <endEffectorControl+0x140>

	case 1: //  Emergency Mode
		if (hi2c2.State == HAL_I2C_STATE_READY) {
 800377e:	4b3f      	ldr	r3, [pc, #252]	; (800387c <endEffectorControl+0x160>)
 8003780:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003784:	b2db      	uxtb	r3, r3
 8003786:	2b20      	cmp	r3, #32
 8003788:	d16a      	bne.n	8003860 <endEffectorControl+0x144>
			if (status == 1) {
 800378a:	79bb      	ldrb	r3, [r7, #6]
 800378c:	2b01      	cmp	r3, #1
 800378e:	d10c      	bne.n	80037aa <endEffectorControl+0x8e>
				static uint8_t data[3] = { 0x7A, 0xFF, 0x81 };
				HAL_I2C_Mem_Write(&hi2c2, endEffector_ADDR << 1, 0xE5,
 8003790:	2364      	movs	r3, #100	; 0x64
 8003792:	9302      	str	r3, [sp, #8]
 8003794:	2303      	movs	r3, #3
 8003796:	9301      	str	r3, [sp, #4]
 8003798:	4b3a      	ldr	r3, [pc, #232]	; (8003884 <endEffectorControl+0x168>)
 800379a:	9300      	str	r3, [sp, #0]
 800379c:	2301      	movs	r3, #1
 800379e:	22e5      	movs	r2, #229	; 0xe5
 80037a0:	212a      	movs	r1, #42	; 0x2a
 80037a2:	4836      	ldr	r0, [pc, #216]	; (800387c <endEffectorControl+0x160>)
 80037a4:	f002 faac 	bl	8005d00 <HAL_I2C_Mem_Write>
				static uint8_t data[1] = { 0xF0 };
				HAL_I2C_Mem_Write(&hi2c2, endEffector_ADDR << 1, 0xF0,
				I2C_MEMADD_SIZE_8BIT, data, 0, 100);
			}
		}
		break;
 80037a8:	e05a      	b.n	8003860 <endEffectorControl+0x144>
				HAL_I2C_Mem_Write(&hi2c2, endEffector_ADDR << 1, 0xF0,
 80037aa:	2364      	movs	r3, #100	; 0x64
 80037ac:	9302      	str	r3, [sp, #8]
 80037ae:	2300      	movs	r3, #0
 80037b0:	9301      	str	r3, [sp, #4]
 80037b2:	4b35      	ldr	r3, [pc, #212]	; (8003888 <endEffectorControl+0x16c>)
 80037b4:	9300      	str	r3, [sp, #0]
 80037b6:	2301      	movs	r3, #1
 80037b8:	22f0      	movs	r2, #240	; 0xf0
 80037ba:	212a      	movs	r1, #42	; 0x2a
 80037bc:	482f      	ldr	r0, [pc, #188]	; (800387c <endEffectorControl+0x160>)
 80037be:	f002 fa9f 	bl	8005d00 <HAL_I2C_Mem_Write>
		break;
 80037c2:	e04d      	b.n	8003860 <endEffectorControl+0x144>

	case 2: // Gripper Working and Gripper Stops Working
		if (hi2c2.State == HAL_I2C_STATE_READY) {
 80037c4:	4b2d      	ldr	r3, [pc, #180]	; (800387c <endEffectorControl+0x160>)
 80037c6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80037ca:	b2db      	uxtb	r3, r3
 80037cc:	2b20      	cmp	r3, #32
 80037ce:	d149      	bne.n	8003864 <endEffectorControl+0x148>
			static uint8_t data[2][1] = { { 0x8C }, { 0x13 } };
			HAL_I2C_Mem_Write(&hi2c2, endEffector_ADDR << 1, 0x10,
			I2C_MEMADD_SIZE_8BIT, data[status], 1, 100);
 80037d0:	79bb      	ldrb	r3, [r7, #6]
 80037d2:	4a2e      	ldr	r2, [pc, #184]	; (800388c <endEffectorControl+0x170>)
 80037d4:	4413      	add	r3, r2
			HAL_I2C_Mem_Write(&hi2c2, endEffector_ADDR << 1, 0x10,
 80037d6:	2264      	movs	r2, #100	; 0x64
 80037d8:	9202      	str	r2, [sp, #8]
 80037da:	2201      	movs	r2, #1
 80037dc:	9201      	str	r2, [sp, #4]
 80037de:	9300      	str	r3, [sp, #0]
 80037e0:	2301      	movs	r3, #1
 80037e2:	2210      	movs	r2, #16
 80037e4:	212a      	movs	r1, #42	; 0x2a
 80037e6:	4825      	ldr	r0, [pc, #148]	; (800387c <endEffectorControl+0x160>)
 80037e8:	f002 fa8a 	bl	8005d00 <HAL_I2C_Mem_Write>
		}
		break;
 80037ec:	e03a      	b.n	8003864 <endEffectorControl+0x148>

	case 3: // Gripper Pick Up and Gripper Place down
		if (hi2c2.State == HAL_I2C_STATE_READY) {
 80037ee:	4b23      	ldr	r3, [pc, #140]	; (800387c <endEffectorControl+0x160>)
 80037f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80037f4:	b2db      	uxtb	r3, r3
 80037f6:	2b20      	cmp	r3, #32
 80037f8:	d136      	bne.n	8003868 <endEffectorControl+0x14c>
			static uint8_t data[2][1] = { { 0x69 }, { 0x5A } };
			HAL_I2C_Mem_Write(&hi2c2, endEffector_ADDR << 1, 0x10,
			I2C_MEMADD_SIZE_8BIT, data[status], 1, 100);
 80037fa:	79bb      	ldrb	r3, [r7, #6]
 80037fc:	4a24      	ldr	r2, [pc, #144]	; (8003890 <endEffectorControl+0x174>)
 80037fe:	4413      	add	r3, r2
			HAL_I2C_Mem_Write(&hi2c2, endEffector_ADDR << 1, 0x10,
 8003800:	2264      	movs	r2, #100	; 0x64
 8003802:	9202      	str	r2, [sp, #8]
 8003804:	2201      	movs	r2, #1
 8003806:	9201      	str	r2, [sp, #4]
 8003808:	9300      	str	r3, [sp, #0]
 800380a:	2301      	movs	r3, #1
 800380c:	2210      	movs	r2, #16
 800380e:	212a      	movs	r1, #42	; 0x2a
 8003810:	481a      	ldr	r0, [pc, #104]	; (800387c <endEffectorControl+0x160>)
 8003812:	f002 fa75 	bl	8005d00 <HAL_I2C_Mem_Write>
		}
		break;
 8003816:	e027      	b.n	8003868 <endEffectorControl+0x14c>

	case 4: // Soft reset
		if (hi2c2.State == HAL_I2C_STATE_READY) {
 8003818:	4b18      	ldr	r3, [pc, #96]	; (800387c <endEffectorControl+0x160>)
 800381a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800381e:	b2db      	uxtb	r3, r3
 8003820:	2b20      	cmp	r3, #32
 8003822:	d123      	bne.n	800386c <endEffectorControl+0x150>
			static uint8_t data[3] = { 0xFF, 0x55, 0xAA };
			HAL_I2C_Mem_Write(&hi2c2, endEffector_ADDR << 1, 0x00,
 8003824:	2364      	movs	r3, #100	; 0x64
 8003826:	9302      	str	r3, [sp, #8]
 8003828:	2303      	movs	r3, #3
 800382a:	9301      	str	r3, [sp, #4]
 800382c:	4b19      	ldr	r3, [pc, #100]	; (8003894 <endEffectorControl+0x178>)
 800382e:	9300      	str	r3, [sp, #0]
 8003830:	2301      	movs	r3, #1
 8003832:	2200      	movs	r2, #0
 8003834:	212a      	movs	r1, #42	; 0x2a
 8003836:	4811      	ldr	r0, [pc, #68]	; (800387c <endEffectorControl+0x160>)
 8003838:	f002 fa62 	bl	8005d00 <HAL_I2C_Mem_Write>
			I2C_MEMADD_SIZE_8BIT, data, 3, 100);
		}
		break;
 800383c:	e016      	b.n	800386c <endEffectorControl+0x150>

	case 5: // Current status
		if (hi2c2.State == HAL_I2C_STATE_READY) {
 800383e:	4b0f      	ldr	r3, [pc, #60]	; (800387c <endEffectorControl+0x160>)
 8003840:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003844:	b2db      	uxtb	r3, r3
 8003846:	2b20      	cmp	r3, #32
 8003848:	d112      	bne.n	8003870 <endEffectorControl+0x154>
			HAL_I2C_Master_Receive(&hi2c2, endEffector_ADDR << 1, readStatus, 1, 100);
 800384a:	2364      	movs	r3, #100	; 0x64
 800384c:	9300      	str	r3, [sp, #0]
 800384e:	2301      	movs	r3, #1
 8003850:	4a11      	ldr	r2, [pc, #68]	; (8003898 <endEffectorControl+0x17c>)
 8003852:	212a      	movs	r1, #42	; 0x2a
 8003854:	4809      	ldr	r0, [pc, #36]	; (800387c <endEffectorControl+0x160>)
 8003856:	f002 f82d 	bl	80058b4 <HAL_I2C_Master_Receive>
		}
		break;
 800385a:	e009      	b.n	8003870 <endEffectorControl+0x154>
		break;
 800385c:	bf00      	nop
 800385e:	e008      	b.n	8003872 <endEffectorControl+0x156>
		break;
 8003860:	bf00      	nop
 8003862:	e006      	b.n	8003872 <endEffectorControl+0x156>
		break;
 8003864:	bf00      	nop
 8003866:	e004      	b.n	8003872 <endEffectorControl+0x156>
		break;
 8003868:	bf00      	nop
 800386a:	e002      	b.n	8003872 <endEffectorControl+0x156>
		break;
 800386c:	bf00      	nop
 800386e:	e000      	b.n	8003872 <endEffectorControl+0x156>
		break;
 8003870:	bf00      	nop
	}
}
 8003872:	bf00      	nop
 8003874:	3708      	adds	r7, #8
 8003876:	46bd      	mov	sp, r7
 8003878:	bd80      	pop	{r7, pc}
 800387a:	bf00      	nop
 800387c:	200003b4 	.word	0x200003b4
 8003880:	20000264 	.word	0x20000264
 8003884:	20000268 	.word	0x20000268
 8003888:	2000026c 	.word	0x2000026c
 800388c:	20000270 	.word	0x20000270
 8003890:	20000274 	.word	0x20000274
 8003894:	20000278 	.word	0x20000278
 8003898:	20000f38 	.word	0x20000f38

0800389c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800389c:	b480      	push	{r7}
 800389e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80038a0:	b672      	cpsid	i
}
 80038a2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80038a4:	e7fe      	b.n	80038a4 <Error_Handler+0x8>
	...

080038a8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80038a8:	b580      	push	{r7, lr}
 80038aa:	b082      	sub	sp, #8
 80038ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80038ae:	2300      	movs	r3, #0
 80038b0:	607b      	str	r3, [r7, #4]
 80038b2:	4b10      	ldr	r3, [pc, #64]	; (80038f4 <HAL_MspInit+0x4c>)
 80038b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038b6:	4a0f      	ldr	r2, [pc, #60]	; (80038f4 <HAL_MspInit+0x4c>)
 80038b8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80038bc:	6453      	str	r3, [r2, #68]	; 0x44
 80038be:	4b0d      	ldr	r3, [pc, #52]	; (80038f4 <HAL_MspInit+0x4c>)
 80038c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038c2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80038c6:	607b      	str	r3, [r7, #4]
 80038c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80038ca:	2300      	movs	r3, #0
 80038cc:	603b      	str	r3, [r7, #0]
 80038ce:	4b09      	ldr	r3, [pc, #36]	; (80038f4 <HAL_MspInit+0x4c>)
 80038d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038d2:	4a08      	ldr	r2, [pc, #32]	; (80038f4 <HAL_MspInit+0x4c>)
 80038d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80038d8:	6413      	str	r3, [r2, #64]	; 0x40
 80038da:	4b06      	ldr	r3, [pc, #24]	; (80038f4 <HAL_MspInit+0x4c>)
 80038dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80038e2:	603b      	str	r3, [r7, #0]
 80038e4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80038e6:	2007      	movs	r0, #7
 80038e8:	f001 f872 	bl	80049d0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80038ec:	bf00      	nop
 80038ee:	3708      	adds	r7, #8
 80038f0:	46bd      	mov	sp, r7
 80038f2:	bd80      	pop	{r7, pc}
 80038f4:	40023800 	.word	0x40023800

080038f8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80038f8:	b580      	push	{r7, lr}
 80038fa:	b08a      	sub	sp, #40	; 0x28
 80038fc:	af00      	add	r7, sp, #0
 80038fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003900:	f107 0314 	add.w	r3, r7, #20
 8003904:	2200      	movs	r2, #0
 8003906:	601a      	str	r2, [r3, #0]
 8003908:	605a      	str	r2, [r3, #4]
 800390a:	609a      	str	r2, [r3, #8]
 800390c:	60da      	str	r2, [r3, #12]
 800390e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	4a2f      	ldr	r2, [pc, #188]	; (80039d4 <HAL_ADC_MspInit+0xdc>)
 8003916:	4293      	cmp	r3, r2
 8003918:	d157      	bne.n	80039ca <HAL_ADC_MspInit+0xd2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800391a:	2300      	movs	r3, #0
 800391c:	613b      	str	r3, [r7, #16]
 800391e:	4b2e      	ldr	r3, [pc, #184]	; (80039d8 <HAL_ADC_MspInit+0xe0>)
 8003920:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003922:	4a2d      	ldr	r2, [pc, #180]	; (80039d8 <HAL_ADC_MspInit+0xe0>)
 8003924:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003928:	6453      	str	r3, [r2, #68]	; 0x44
 800392a:	4b2b      	ldr	r3, [pc, #172]	; (80039d8 <HAL_ADC_MspInit+0xe0>)
 800392c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800392e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003932:	613b      	str	r3, [r7, #16]
 8003934:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003936:	2300      	movs	r3, #0
 8003938:	60fb      	str	r3, [r7, #12]
 800393a:	4b27      	ldr	r3, [pc, #156]	; (80039d8 <HAL_ADC_MspInit+0xe0>)
 800393c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800393e:	4a26      	ldr	r2, [pc, #152]	; (80039d8 <HAL_ADC_MspInit+0xe0>)
 8003940:	f043 0304 	orr.w	r3, r3, #4
 8003944:	6313      	str	r3, [r2, #48]	; 0x30
 8003946:	4b24      	ldr	r3, [pc, #144]	; (80039d8 <HAL_ADC_MspInit+0xe0>)
 8003948:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800394a:	f003 0304 	and.w	r3, r3, #4
 800394e:	60fb      	str	r3, [r7, #12]
 8003950:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN10
    PC3     ------> ADC1_IN13
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3;
 8003952:	2309      	movs	r3, #9
 8003954:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003956:	2303      	movs	r3, #3
 8003958:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800395a:	2300      	movs	r3, #0
 800395c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800395e:	f107 0314 	add.w	r3, r7, #20
 8003962:	4619      	mov	r1, r3
 8003964:	481d      	ldr	r0, [pc, #116]	; (80039dc <HAL_ADC_MspInit+0xe4>)
 8003966:	f001 fc91 	bl	800528c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800396a:	4b1d      	ldr	r3, [pc, #116]	; (80039e0 <HAL_ADC_MspInit+0xe8>)
 800396c:	4a1d      	ldr	r2, [pc, #116]	; (80039e4 <HAL_ADC_MspInit+0xec>)
 800396e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8003970:	4b1b      	ldr	r3, [pc, #108]	; (80039e0 <HAL_ADC_MspInit+0xe8>)
 8003972:	2200      	movs	r2, #0
 8003974:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003976:	4b1a      	ldr	r3, [pc, #104]	; (80039e0 <HAL_ADC_MspInit+0xe8>)
 8003978:	2200      	movs	r2, #0
 800397a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800397c:	4b18      	ldr	r3, [pc, #96]	; (80039e0 <HAL_ADC_MspInit+0xe8>)
 800397e:	2200      	movs	r2, #0
 8003980:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8003982:	4b17      	ldr	r3, [pc, #92]	; (80039e0 <HAL_ADC_MspInit+0xe8>)
 8003984:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003988:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800398a:	4b15      	ldr	r3, [pc, #84]	; (80039e0 <HAL_ADC_MspInit+0xe8>)
 800398c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003990:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003992:	4b13      	ldr	r3, [pc, #76]	; (80039e0 <HAL_ADC_MspInit+0xe8>)
 8003994:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003998:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800399a:	4b11      	ldr	r3, [pc, #68]	; (80039e0 <HAL_ADC_MspInit+0xe8>)
 800399c:	f44f 7280 	mov.w	r2, #256	; 0x100
 80039a0:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80039a2:	4b0f      	ldr	r3, [pc, #60]	; (80039e0 <HAL_ADC_MspInit+0xe8>)
 80039a4:	2200      	movs	r2, #0
 80039a6:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80039a8:	4b0d      	ldr	r3, [pc, #52]	; (80039e0 <HAL_ADC_MspInit+0xe8>)
 80039aa:	2200      	movs	r2, #0
 80039ac:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80039ae:	480c      	ldr	r0, [pc, #48]	; (80039e0 <HAL_ADC_MspInit+0xe8>)
 80039b0:	f001 f850 	bl	8004a54 <HAL_DMA_Init>
 80039b4:	4603      	mov	r3, r0
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d001      	beq.n	80039be <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 80039ba:	f7ff ff6f 	bl	800389c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	4a07      	ldr	r2, [pc, #28]	; (80039e0 <HAL_ADC_MspInit+0xe8>)
 80039c2:	639a      	str	r2, [r3, #56]	; 0x38
 80039c4:	4a06      	ldr	r2, [pc, #24]	; (80039e0 <HAL_ADC_MspInit+0xe8>)
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80039ca:	bf00      	nop
 80039cc:	3728      	adds	r7, #40	; 0x28
 80039ce:	46bd      	mov	sp, r7
 80039d0:	bd80      	pop	{r7, pc}
 80039d2:	bf00      	nop
 80039d4:	40012000 	.word	0x40012000
 80039d8:	40023800 	.word	0x40023800
 80039dc:	40020800 	.word	0x40020800
 80039e0:	20000354 	.word	0x20000354
 80039e4:	40026410 	.word	0x40026410

080039e8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80039e8:	b580      	push	{r7, lr}
 80039ea:	b08a      	sub	sp, #40	; 0x28
 80039ec:	af00      	add	r7, sp, #0
 80039ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80039f0:	f107 0314 	add.w	r3, r7, #20
 80039f4:	2200      	movs	r2, #0
 80039f6:	601a      	str	r2, [r3, #0]
 80039f8:	605a      	str	r2, [r3, #4]
 80039fa:	609a      	str	r2, [r3, #8]
 80039fc:	60da      	str	r2, [r3, #12]
 80039fe:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	4a29      	ldr	r2, [pc, #164]	; (8003aac <HAL_I2C_MspInit+0xc4>)
 8003a06:	4293      	cmp	r3, r2
 8003a08:	d14c      	bne.n	8003aa4 <HAL_I2C_MspInit+0xbc>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a0a:	2300      	movs	r3, #0
 8003a0c:	613b      	str	r3, [r7, #16]
 8003a0e:	4b28      	ldr	r3, [pc, #160]	; (8003ab0 <HAL_I2C_MspInit+0xc8>)
 8003a10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a12:	4a27      	ldr	r2, [pc, #156]	; (8003ab0 <HAL_I2C_MspInit+0xc8>)
 8003a14:	f043 0302 	orr.w	r3, r3, #2
 8003a18:	6313      	str	r3, [r2, #48]	; 0x30
 8003a1a:	4b25      	ldr	r3, [pc, #148]	; (8003ab0 <HAL_I2C_MspInit+0xc8>)
 8003a1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a1e:	f003 0302 	and.w	r3, r3, #2
 8003a22:	613b      	str	r3, [r7, #16]
 8003a24:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB3     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003a26:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003a2a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003a2c:	2312      	movs	r3, #18
 8003a2e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a30:	2300      	movs	r3, #0
 8003a32:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003a34:	2303      	movs	r3, #3
 8003a36:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8003a38:	2304      	movs	r3, #4
 8003a3a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a3c:	f107 0314 	add.w	r3, r7, #20
 8003a40:	4619      	mov	r1, r3
 8003a42:	481c      	ldr	r0, [pc, #112]	; (8003ab4 <HAL_I2C_MspInit+0xcc>)
 8003a44:	f001 fc22 	bl	800528c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003a48:	2308      	movs	r3, #8
 8003a4a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003a4c:	2312      	movs	r3, #18
 8003a4e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a50:	2300      	movs	r3, #0
 8003a52:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003a54:	2303      	movs	r3, #3
 8003a56:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_I2C2;
 8003a58:	2309      	movs	r3, #9
 8003a5a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a5c:	f107 0314 	add.w	r3, r7, #20
 8003a60:	4619      	mov	r1, r3
 8003a62:	4814      	ldr	r0, [pc, #80]	; (8003ab4 <HAL_I2C_MspInit+0xcc>)
 8003a64:	f001 fc12 	bl	800528c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8003a68:	2300      	movs	r3, #0
 8003a6a:	60fb      	str	r3, [r7, #12]
 8003a6c:	4b10      	ldr	r3, [pc, #64]	; (8003ab0 <HAL_I2C_MspInit+0xc8>)
 8003a6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a70:	4a0f      	ldr	r2, [pc, #60]	; (8003ab0 <HAL_I2C_MspInit+0xc8>)
 8003a72:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003a76:	6413      	str	r3, [r2, #64]	; 0x40
 8003a78:	4b0d      	ldr	r3, [pc, #52]	; (8003ab0 <HAL_I2C_MspInit+0xc8>)
 8003a7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a7c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003a80:	60fb      	str	r3, [r7, #12]
 8003a82:	68fb      	ldr	r3, [r7, #12]
    /* I2C2 interrupt Init */
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 0, 0);
 8003a84:	2200      	movs	r2, #0
 8003a86:	2100      	movs	r1, #0
 8003a88:	2021      	movs	r0, #33	; 0x21
 8003a8a:	f000 ffac 	bl	80049e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 8003a8e:	2021      	movs	r0, #33	; 0x21
 8003a90:	f000 ffc5 	bl	8004a1e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C2_ER_IRQn, 0, 0);
 8003a94:	2200      	movs	r2, #0
 8003a96:	2100      	movs	r1, #0
 8003a98:	2022      	movs	r0, #34	; 0x22
 8003a9a:	f000 ffa4 	bl	80049e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_ER_IRQn);
 8003a9e:	2022      	movs	r0, #34	; 0x22
 8003aa0:	f000 ffbd 	bl	8004a1e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8003aa4:	bf00      	nop
 8003aa6:	3728      	adds	r7, #40	; 0x28
 8003aa8:	46bd      	mov	sp, r7
 8003aaa:	bd80      	pop	{r7, pc}
 8003aac:	40005800 	.word	0x40005800
 8003ab0:	40023800 	.word	0x40023800
 8003ab4:	40020400 	.word	0x40020400

08003ab8 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8003ab8:	b580      	push	{r7, lr}
 8003aba:	b084      	sub	sp, #16
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	4a0e      	ldr	r2, [pc, #56]	; (8003b00 <HAL_TIM_PWM_MspInit+0x48>)
 8003ac6:	4293      	cmp	r3, r2
 8003ac8:	d115      	bne.n	8003af6 <HAL_TIM_PWM_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003aca:	2300      	movs	r3, #0
 8003acc:	60fb      	str	r3, [r7, #12]
 8003ace:	4b0d      	ldr	r3, [pc, #52]	; (8003b04 <HAL_TIM_PWM_MspInit+0x4c>)
 8003ad0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ad2:	4a0c      	ldr	r2, [pc, #48]	; (8003b04 <HAL_TIM_PWM_MspInit+0x4c>)
 8003ad4:	f043 0301 	orr.w	r3, r3, #1
 8003ad8:	6453      	str	r3, [r2, #68]	; 0x44
 8003ada:	4b0a      	ldr	r3, [pc, #40]	; (8003b04 <HAL_TIM_PWM_MspInit+0x4c>)
 8003adc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ade:	f003 0301 	and.w	r3, r3, #1
 8003ae2:	60fb      	str	r3, [r7, #12]
 8003ae4:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8003ae6:	2200      	movs	r2, #0
 8003ae8:	2100      	movs	r1, #0
 8003aea:	201a      	movs	r0, #26
 8003aec:	f000 ff7b 	bl	80049e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8003af0:	201a      	movs	r0, #26
 8003af2:	f000 ff94 	bl	8004a1e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8003af6:	bf00      	nop
 8003af8:	3710      	adds	r7, #16
 8003afa:	46bd      	mov	sp, r7
 8003afc:	bd80      	pop	{r7, pc}
 8003afe:	bf00      	nop
 8003b00:	40010000 	.word	0x40010000
 8003b04:	40023800 	.word	0x40023800

08003b08 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003b08:	b580      	push	{r7, lr}
 8003b0a:	b086      	sub	sp, #24
 8003b0c:	af00      	add	r7, sp, #0
 8003b0e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003b18:	d116      	bne.n	8003b48 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003b1a:	2300      	movs	r3, #0
 8003b1c:	617b      	str	r3, [r7, #20]
 8003b1e:	4b28      	ldr	r3, [pc, #160]	; (8003bc0 <HAL_TIM_Base_MspInit+0xb8>)
 8003b20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b22:	4a27      	ldr	r2, [pc, #156]	; (8003bc0 <HAL_TIM_Base_MspInit+0xb8>)
 8003b24:	f043 0301 	orr.w	r3, r3, #1
 8003b28:	6413      	str	r3, [r2, #64]	; 0x40
 8003b2a:	4b25      	ldr	r3, [pc, #148]	; (8003bc0 <HAL_TIM_Base_MspInit+0xb8>)
 8003b2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b2e:	f003 0301 	and.w	r3, r3, #1
 8003b32:	617b      	str	r3, [r7, #20]
 8003b34:	697b      	ldr	r3, [r7, #20]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8003b36:	2200      	movs	r2, #0
 8003b38:	2100      	movs	r1, #0
 8003b3a:	201c      	movs	r0, #28
 8003b3c:	f000 ff53 	bl	80049e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003b40:	201c      	movs	r0, #28
 8003b42:	f000 ff6c 	bl	8004a1e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 8003b46:	e036      	b.n	8003bb6 <HAL_TIM_Base_MspInit+0xae>
  else if(htim_base->Instance==TIM3)
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	4a1d      	ldr	r2, [pc, #116]	; (8003bc4 <HAL_TIM_Base_MspInit+0xbc>)
 8003b4e:	4293      	cmp	r3, r2
 8003b50:	d116      	bne.n	8003b80 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003b52:	2300      	movs	r3, #0
 8003b54:	613b      	str	r3, [r7, #16]
 8003b56:	4b1a      	ldr	r3, [pc, #104]	; (8003bc0 <HAL_TIM_Base_MspInit+0xb8>)
 8003b58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b5a:	4a19      	ldr	r2, [pc, #100]	; (8003bc0 <HAL_TIM_Base_MspInit+0xb8>)
 8003b5c:	f043 0302 	orr.w	r3, r3, #2
 8003b60:	6413      	str	r3, [r2, #64]	; 0x40
 8003b62:	4b17      	ldr	r3, [pc, #92]	; (8003bc0 <HAL_TIM_Base_MspInit+0xb8>)
 8003b64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b66:	f003 0302 	and.w	r3, r3, #2
 8003b6a:	613b      	str	r3, [r7, #16]
 8003b6c:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8003b6e:	2200      	movs	r2, #0
 8003b70:	2100      	movs	r1, #0
 8003b72:	201d      	movs	r0, #29
 8003b74:	f000 ff37 	bl	80049e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003b78:	201d      	movs	r0, #29
 8003b7a:	f000 ff50 	bl	8004a1e <HAL_NVIC_EnableIRQ>
}
 8003b7e:	e01a      	b.n	8003bb6 <HAL_TIM_Base_MspInit+0xae>
  else if(htim_base->Instance==TIM11)
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	4a10      	ldr	r2, [pc, #64]	; (8003bc8 <HAL_TIM_Base_MspInit+0xc0>)
 8003b86:	4293      	cmp	r3, r2
 8003b88:	d115      	bne.n	8003bb6 <HAL_TIM_Base_MspInit+0xae>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8003b8a:	2300      	movs	r3, #0
 8003b8c:	60fb      	str	r3, [r7, #12]
 8003b8e:	4b0c      	ldr	r3, [pc, #48]	; (8003bc0 <HAL_TIM_Base_MspInit+0xb8>)
 8003b90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b92:	4a0b      	ldr	r2, [pc, #44]	; (8003bc0 <HAL_TIM_Base_MspInit+0xb8>)
 8003b94:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003b98:	6453      	str	r3, [r2, #68]	; 0x44
 8003b9a:	4b09      	ldr	r3, [pc, #36]	; (8003bc0 <HAL_TIM_Base_MspInit+0xb8>)
 8003b9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b9e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003ba2:	60fb      	str	r3, [r7, #12]
 8003ba4:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8003ba6:	2200      	movs	r2, #0
 8003ba8:	2100      	movs	r1, #0
 8003baa:	201a      	movs	r0, #26
 8003bac:	f000 ff1b 	bl	80049e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8003bb0:	201a      	movs	r0, #26
 8003bb2:	f000 ff34 	bl	8004a1e <HAL_NVIC_EnableIRQ>
}
 8003bb6:	bf00      	nop
 8003bb8:	3718      	adds	r7, #24
 8003bba:	46bd      	mov	sp, r7
 8003bbc:	bd80      	pop	{r7, pc}
 8003bbe:	bf00      	nop
 8003bc0:	40023800 	.word	0x40023800
 8003bc4:	40000400 	.word	0x40000400
 8003bc8:	40014800 	.word	0x40014800

08003bcc <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8003bcc:	b580      	push	{r7, lr}
 8003bce:	b08a      	sub	sp, #40	; 0x28
 8003bd0:	af00      	add	r7, sp, #0
 8003bd2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003bd4:	f107 0314 	add.w	r3, r7, #20
 8003bd8:	2200      	movs	r2, #0
 8003bda:	601a      	str	r2, [r3, #0]
 8003bdc:	605a      	str	r2, [r3, #4]
 8003bde:	609a      	str	r2, [r3, #8]
 8003be0:	60da      	str	r2, [r3, #12]
 8003be2:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM5)
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	4a19      	ldr	r2, [pc, #100]	; (8003c50 <HAL_TIM_Encoder_MspInit+0x84>)
 8003bea:	4293      	cmp	r3, r2
 8003bec:	d12b      	bne.n	8003c46 <HAL_TIM_Encoder_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM5_MspInit 0 */

  /* USER CODE END TIM5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 8003bee:	2300      	movs	r3, #0
 8003bf0:	613b      	str	r3, [r7, #16]
 8003bf2:	4b18      	ldr	r3, [pc, #96]	; (8003c54 <HAL_TIM_Encoder_MspInit+0x88>)
 8003bf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bf6:	4a17      	ldr	r2, [pc, #92]	; (8003c54 <HAL_TIM_Encoder_MspInit+0x88>)
 8003bf8:	f043 0308 	orr.w	r3, r3, #8
 8003bfc:	6413      	str	r3, [r2, #64]	; 0x40
 8003bfe:	4b15      	ldr	r3, [pc, #84]	; (8003c54 <HAL_TIM_Encoder_MspInit+0x88>)
 8003c00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c02:	f003 0308 	and.w	r3, r3, #8
 8003c06:	613b      	str	r3, [r7, #16]
 8003c08:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c0a:	2300      	movs	r3, #0
 8003c0c:	60fb      	str	r3, [r7, #12]
 8003c0e:	4b11      	ldr	r3, [pc, #68]	; (8003c54 <HAL_TIM_Encoder_MspInit+0x88>)
 8003c10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c12:	4a10      	ldr	r2, [pc, #64]	; (8003c54 <HAL_TIM_Encoder_MspInit+0x88>)
 8003c14:	f043 0301 	orr.w	r3, r3, #1
 8003c18:	6313      	str	r3, [r2, #48]	; 0x30
 8003c1a:	4b0e      	ldr	r3, [pc, #56]	; (8003c54 <HAL_TIM_Encoder_MspInit+0x88>)
 8003c1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c1e:	f003 0301 	and.w	r3, r3, #1
 8003c22:	60fb      	str	r3, [r7, #12]
 8003c24:	68fb      	ldr	r3, [r7, #12]
    /**TIM5 GPIO Configuration
    PA0-WKUP     ------> TIM5_CH1
    PA1     ------> TIM5_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8003c26:	2303      	movs	r3, #3
 8003c28:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c2a:	2302      	movs	r3, #2
 8003c2c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003c2e:	2301      	movs	r3, #1
 8003c30:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c32:	2300      	movs	r3, #0
 8003c34:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8003c36:	2302      	movs	r3, #2
 8003c38:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c3a:	f107 0314 	add.w	r3, r7, #20
 8003c3e:	4619      	mov	r1, r3
 8003c40:	4805      	ldr	r0, [pc, #20]	; (8003c58 <HAL_TIM_Encoder_MspInit+0x8c>)
 8003c42:	f001 fb23 	bl	800528c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 8003c46:	bf00      	nop
 8003c48:	3728      	adds	r7, #40	; 0x28
 8003c4a:	46bd      	mov	sp, r7
 8003c4c:	bd80      	pop	{r7, pc}
 8003c4e:	bf00      	nop
 8003c50:	40000c00 	.word	0x40000c00
 8003c54:	40023800 	.word	0x40023800
 8003c58:	40020000 	.word	0x40020000

08003c5c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003c5c:	b580      	push	{r7, lr}
 8003c5e:	b088      	sub	sp, #32
 8003c60:	af00      	add	r7, sp, #0
 8003c62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c64:	f107 030c 	add.w	r3, r7, #12
 8003c68:	2200      	movs	r2, #0
 8003c6a:	601a      	str	r2, [r3, #0]
 8003c6c:	605a      	str	r2, [r3, #4]
 8003c6e:	609a      	str	r2, [r3, #8]
 8003c70:	60da      	str	r2, [r3, #12]
 8003c72:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	4a12      	ldr	r2, [pc, #72]	; (8003cc4 <HAL_TIM_MspPostInit+0x68>)
 8003c7a:	4293      	cmp	r3, r2
 8003c7c:	d11e      	bne.n	8003cbc <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c7e:	2300      	movs	r3, #0
 8003c80:	60bb      	str	r3, [r7, #8]
 8003c82:	4b11      	ldr	r3, [pc, #68]	; (8003cc8 <HAL_TIM_MspPostInit+0x6c>)
 8003c84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c86:	4a10      	ldr	r2, [pc, #64]	; (8003cc8 <HAL_TIM_MspPostInit+0x6c>)
 8003c88:	f043 0301 	orr.w	r3, r3, #1
 8003c8c:	6313      	str	r3, [r2, #48]	; 0x30
 8003c8e:	4b0e      	ldr	r3, [pc, #56]	; (8003cc8 <HAL_TIM_MspPostInit+0x6c>)
 8003c90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c92:	f003 0301 	and.w	r3, r3, #1
 8003c96:	60bb      	str	r3, [r7, #8]
 8003c98:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8003c9a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003c9e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ca0:	2302      	movs	r3, #2
 8003ca2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ca4:	2300      	movs	r3, #0
 8003ca6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ca8:	2300      	movs	r3, #0
 8003caa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003cac:	2301      	movs	r3, #1
 8003cae:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003cb0:	f107 030c 	add.w	r3, r7, #12
 8003cb4:	4619      	mov	r1, r3
 8003cb6:	4805      	ldr	r0, [pc, #20]	; (8003ccc <HAL_TIM_MspPostInit+0x70>)
 8003cb8:	f001 fae8 	bl	800528c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8003cbc:	bf00      	nop
 8003cbe:	3720      	adds	r7, #32
 8003cc0:	46bd      	mov	sp, r7
 8003cc2:	bd80      	pop	{r7, pc}
 8003cc4:	40010000 	.word	0x40010000
 8003cc8:	40023800 	.word	0x40023800
 8003ccc:	40020000 	.word	0x40020000

08003cd0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003cd0:	b580      	push	{r7, lr}
 8003cd2:	b08a      	sub	sp, #40	; 0x28
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003cd8:	f107 0314 	add.w	r3, r7, #20
 8003cdc:	2200      	movs	r2, #0
 8003cde:	601a      	str	r2, [r3, #0]
 8003ce0:	605a      	str	r2, [r3, #4]
 8003ce2:	609a      	str	r2, [r3, #8]
 8003ce4:	60da      	str	r2, [r3, #12]
 8003ce6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	4a34      	ldr	r2, [pc, #208]	; (8003dc0 <HAL_UART_MspInit+0xf0>)
 8003cee:	4293      	cmp	r3, r2
 8003cf0:	d161      	bne.n	8003db6 <HAL_UART_MspInit+0xe6>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003cf2:	2300      	movs	r3, #0
 8003cf4:	613b      	str	r3, [r7, #16]
 8003cf6:	4b33      	ldr	r3, [pc, #204]	; (8003dc4 <HAL_UART_MspInit+0xf4>)
 8003cf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cfa:	4a32      	ldr	r2, [pc, #200]	; (8003dc4 <HAL_UART_MspInit+0xf4>)
 8003cfc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003d00:	6413      	str	r3, [r2, #64]	; 0x40
 8003d02:	4b30      	ldr	r3, [pc, #192]	; (8003dc4 <HAL_UART_MspInit+0xf4>)
 8003d04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d0a:	613b      	str	r3, [r7, #16]
 8003d0c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d0e:	2300      	movs	r3, #0
 8003d10:	60fb      	str	r3, [r7, #12]
 8003d12:	4b2c      	ldr	r3, [pc, #176]	; (8003dc4 <HAL_UART_MspInit+0xf4>)
 8003d14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d16:	4a2b      	ldr	r2, [pc, #172]	; (8003dc4 <HAL_UART_MspInit+0xf4>)
 8003d18:	f043 0301 	orr.w	r3, r3, #1
 8003d1c:	6313      	str	r3, [r2, #48]	; 0x30
 8003d1e:	4b29      	ldr	r3, [pc, #164]	; (8003dc4 <HAL_UART_MspInit+0xf4>)
 8003d20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d22:	f003 0301 	and.w	r3, r3, #1
 8003d26:	60fb      	str	r3, [r7, #12]
 8003d28:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8003d2a:	230c      	movs	r3, #12
 8003d2c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d2e:	2302      	movs	r3, #2
 8003d30:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d32:	2300      	movs	r3, #0
 8003d34:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003d36:	2303      	movs	r3, #3
 8003d38:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003d3a:	2307      	movs	r3, #7
 8003d3c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003d3e:	f107 0314 	add.w	r3, r7, #20
 8003d42:	4619      	mov	r1, r3
 8003d44:	4820      	ldr	r0, [pc, #128]	; (8003dc8 <HAL_UART_MspInit+0xf8>)
 8003d46:	f001 faa1 	bl	800528c <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8003d4a:	4b20      	ldr	r3, [pc, #128]	; (8003dcc <HAL_UART_MspInit+0xfc>)
 8003d4c:	4a20      	ldr	r2, [pc, #128]	; (8003dd0 <HAL_UART_MspInit+0x100>)
 8003d4e:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8003d50:	4b1e      	ldr	r3, [pc, #120]	; (8003dcc <HAL_UART_MspInit+0xfc>)
 8003d52:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003d56:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003d58:	4b1c      	ldr	r3, [pc, #112]	; (8003dcc <HAL_UART_MspInit+0xfc>)
 8003d5a:	2240      	movs	r2, #64	; 0x40
 8003d5c:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003d5e:	4b1b      	ldr	r3, [pc, #108]	; (8003dcc <HAL_UART_MspInit+0xfc>)
 8003d60:	2200      	movs	r2, #0
 8003d62:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003d64:	4b19      	ldr	r3, [pc, #100]	; (8003dcc <HAL_UART_MspInit+0xfc>)
 8003d66:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003d6a:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003d6c:	4b17      	ldr	r3, [pc, #92]	; (8003dcc <HAL_UART_MspInit+0xfc>)
 8003d6e:	2200      	movs	r2, #0
 8003d70:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003d72:	4b16      	ldr	r3, [pc, #88]	; (8003dcc <HAL_UART_MspInit+0xfc>)
 8003d74:	2200      	movs	r2, #0
 8003d76:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8003d78:	4b14      	ldr	r3, [pc, #80]	; (8003dcc <HAL_UART_MspInit+0xfc>)
 8003d7a:	2200      	movs	r2, #0
 8003d7c:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003d7e:	4b13      	ldr	r3, [pc, #76]	; (8003dcc <HAL_UART_MspInit+0xfc>)
 8003d80:	2200      	movs	r2, #0
 8003d82:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003d84:	4b11      	ldr	r3, [pc, #68]	; (8003dcc <HAL_UART_MspInit+0xfc>)
 8003d86:	2200      	movs	r2, #0
 8003d88:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8003d8a:	4810      	ldr	r0, [pc, #64]	; (8003dcc <HAL_UART_MspInit+0xfc>)
 8003d8c:	f000 fe62 	bl	8004a54 <HAL_DMA_Init>
 8003d90:	4603      	mov	r3, r0
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d001      	beq.n	8003d9a <HAL_UART_MspInit+0xca>
    {
      Error_Handler();
 8003d96:	f7ff fd81 	bl	800389c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	4a0b      	ldr	r2, [pc, #44]	; (8003dcc <HAL_UART_MspInit+0xfc>)
 8003d9e:	635a      	str	r2, [r3, #52]	; 0x34
 8003da0:	4a0a      	ldr	r2, [pc, #40]	; (8003dcc <HAL_UART_MspInit+0xfc>)
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8003da6:	2200      	movs	r2, #0
 8003da8:	2100      	movs	r1, #0
 8003daa:	2026      	movs	r0, #38	; 0x26
 8003dac:	f000 fe1b 	bl	80049e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003db0:	2026      	movs	r0, #38	; 0x26
 8003db2:	f000 fe34 	bl	8004a1e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8003db6:	bf00      	nop
 8003db8:	3728      	adds	r7, #40	; 0x28
 8003dba:	46bd      	mov	sp, r7
 8003dbc:	bd80      	pop	{r7, pc}
 8003dbe:	bf00      	nop
 8003dc0:	40004400 	.word	0x40004400
 8003dc4:	40023800 	.word	0x40023800
 8003dc8:	40020000 	.word	0x40020000
 8003dcc:	20000800 	.word	0x20000800
 8003dd0:	400260a0 	.word	0x400260a0

08003dd4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003dd4:	b480      	push	{r7}
 8003dd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003dd8:	e7fe      	b.n	8003dd8 <NMI_Handler+0x4>

08003dda <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003dda:	b480      	push	{r7}
 8003ddc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003dde:	e7fe      	b.n	8003dde <HardFault_Handler+0x4>

08003de0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003de0:	b480      	push	{r7}
 8003de2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003de4:	e7fe      	b.n	8003de4 <MemManage_Handler+0x4>

08003de6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003de6:	b480      	push	{r7}
 8003de8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003dea:	e7fe      	b.n	8003dea <BusFault_Handler+0x4>

08003dec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003dec:	b480      	push	{r7}
 8003dee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003df0:	e7fe      	b.n	8003df0 <UsageFault_Handler+0x4>

08003df2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003df2:	b480      	push	{r7}
 8003df4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003df6:	bf00      	nop
 8003df8:	46bd      	mov	sp, r7
 8003dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dfe:	4770      	bx	lr

08003e00 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003e00:	b480      	push	{r7}
 8003e02:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003e04:	bf00      	nop
 8003e06:	46bd      	mov	sp, r7
 8003e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e0c:	4770      	bx	lr

08003e0e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003e0e:	b480      	push	{r7}
 8003e10:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003e12:	bf00      	nop
 8003e14:	46bd      	mov	sp, r7
 8003e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e1a:	4770      	bx	lr

08003e1c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003e1c:	b580      	push	{r7, lr}
 8003e1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003e20:	f000 f8e4 	bl	8003fec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003e24:	bf00      	nop
 8003e26:	bd80      	pop	{r7, pc}

08003e28 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8003e28:	b580      	push	{r7, lr}
 8003e2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8003e2c:	4802      	ldr	r0, [pc, #8]	; (8003e38 <DMA1_Stream6_IRQHandler+0x10>)
 8003e2e:	f000 ffa9 	bl	8004d84 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8003e32:	bf00      	nop
 8003e34:	bd80      	pop	{r7, pc}
 8003e36:	bf00      	nop
 8003e38:	20000800 	.word	0x20000800

08003e3c <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8003e3c:	b580      	push	{r7, lr}
 8003e3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003e40:	4803      	ldr	r0, [pc, #12]	; (8003e50 <TIM1_TRG_COM_TIM11_IRQHandler+0x14>)
 8003e42:	f005 f9a5 	bl	8009190 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim11);
 8003e46:	4803      	ldr	r0, [pc, #12]	; (8003e54 <TIM1_TRG_COM_TIM11_IRQHandler+0x18>)
 8003e48:	f005 f9a2 	bl	8009190 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8003e4c:	bf00      	nop
 8003e4e:	bd80      	pop	{r7, pc}
 8003e50:	20000408 	.word	0x20000408
 8003e54:	200006d8 	.word	0x200006d8

08003e58 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8003e58:	b580      	push	{r7, lr}
 8003e5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003e5c:	4802      	ldr	r0, [pc, #8]	; (8003e68 <TIM2_IRQHandler+0x10>)
 8003e5e:	f005 f997 	bl	8009190 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8003e62:	bf00      	nop
 8003e64:	bd80      	pop	{r7, pc}
 8003e66:	bf00      	nop
 8003e68:	200004bc 	.word	0x200004bc

08003e6c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8003e6c:	b580      	push	{r7, lr}
 8003e6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8003e70:	4802      	ldr	r0, [pc, #8]	; (8003e7c <TIM3_IRQHandler+0x10>)
 8003e72:	f005 f98d 	bl	8009190 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8003e76:	bf00      	nop
 8003e78:	bd80      	pop	{r7, pc}
 8003e7a:	bf00      	nop
 8003e7c:	20000570 	.word	0x20000570

08003e80 <I2C2_EV_IRQHandler>:

/**
  * @brief This function handles I2C2 event interrupt.
  */
void I2C2_EV_IRQHandler(void)
{
 8003e80:	b580      	push	{r7, lr}
 8003e82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 8003e84:	4802      	ldr	r0, [pc, #8]	; (8003e90 <I2C2_EV_IRQHandler+0x10>)
 8003e86:	f002 f835 	bl	8005ef4 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C2_EV_IRQn 1 */

  /* USER CODE END I2C2_EV_IRQn 1 */
}
 8003e8a:	bf00      	nop
 8003e8c:	bd80      	pop	{r7, pc}
 8003e8e:	bf00      	nop
 8003e90:	200003b4 	.word	0x200003b4

08003e94 <I2C2_ER_IRQHandler>:

/**
  * @brief This function handles I2C2 error interrupt.
  */
void I2C2_ER_IRQHandler(void)
{
 8003e94:	b580      	push	{r7, lr}
 8003e96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_ER_IRQn 0 */

  /* USER CODE END I2C2_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c2);
 8003e98:	4802      	ldr	r0, [pc, #8]	; (8003ea4 <I2C2_ER_IRQHandler+0x10>)
 8003e9a:	f002 f99c 	bl	80061d6 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C2_ER_IRQn 1 */

  /* USER CODE END I2C2_ER_IRQn 1 */
}
 8003e9e:	bf00      	nop
 8003ea0:	bd80      	pop	{r7, pc}
 8003ea2:	bf00      	nop
 8003ea4:	200003b4 	.word	0x200003b4

08003ea8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8003ea8:	b580      	push	{r7, lr}
 8003eaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003eac:	4802      	ldr	r0, [pc, #8]	; (8003eb8 <USART2_IRQHandler+0x10>)
 8003eae:	f006 fc77 	bl	800a7a0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8003eb2:	bf00      	nop
 8003eb4:	bd80      	pop	{r7, pc}
 8003eb6:	bf00      	nop
 8003eb8:	2000078c 	.word	0x2000078c

08003ebc <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8003ebc:	b580      	push	{r7, lr}
 8003ebe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003ec0:	4802      	ldr	r0, [pc, #8]	; (8003ecc <DMA2_Stream0_IRQHandler+0x10>)
 8003ec2:	f000 ff5f 	bl	8004d84 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8003ec6:	bf00      	nop
 8003ec8:	bd80      	pop	{r7, pc}
 8003eca:	bf00      	nop
 8003ecc:	20000354 	.word	0x20000354

08003ed0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003ed0:	b480      	push	{r7}
 8003ed2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003ed4:	4b06      	ldr	r3, [pc, #24]	; (8003ef0 <SystemInit+0x20>)
 8003ed6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003eda:	4a05      	ldr	r2, [pc, #20]	; (8003ef0 <SystemInit+0x20>)
 8003edc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003ee0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003ee4:	bf00      	nop
 8003ee6:	46bd      	mov	sp, r7
 8003ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eec:	4770      	bx	lr
 8003eee:	bf00      	nop
 8003ef0:	e000ed00 	.word	0xe000ed00

08003ef4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8003ef4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003f2c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003ef8:	480d      	ldr	r0, [pc, #52]	; (8003f30 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8003efa:	490e      	ldr	r1, [pc, #56]	; (8003f34 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003efc:	4a0e      	ldr	r2, [pc, #56]	; (8003f38 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003efe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003f00:	e002      	b.n	8003f08 <LoopCopyDataInit>

08003f02 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003f02:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003f04:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003f06:	3304      	adds	r3, #4

08003f08 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003f08:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003f0a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003f0c:	d3f9      	bcc.n	8003f02 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003f0e:	4a0b      	ldr	r2, [pc, #44]	; (8003f3c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003f10:	4c0b      	ldr	r4, [pc, #44]	; (8003f40 <LoopFillZerobss+0x26>)
  movs r3, #0
 8003f12:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003f14:	e001      	b.n	8003f1a <LoopFillZerobss>

08003f16 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003f16:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003f18:	3204      	adds	r2, #4

08003f1a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003f1a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003f1c:	d3fb      	bcc.n	8003f16 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003f1e:	f7ff ffd7 	bl	8003ed0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003f22:	f007 fc89 	bl	800b838 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003f26:	f7fd fb19 	bl	800155c <main>
  bx  lr    
 8003f2a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8003f2c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003f30:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003f34:	200002ec 	.word	0x200002ec
  ldr r2, =_sidata
 8003f38:	0800dbc8 	.word	0x0800dbc8
  ldr r2, =_sbss
 8003f3c:	200002ec 	.word	0x200002ec
  ldr r4, =_ebss
 8003f40:	20000f44 	.word	0x20000f44

08003f44 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003f44:	e7fe      	b.n	8003f44 <ADC_IRQHandler>
	...

08003f48 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003f48:	b580      	push	{r7, lr}
 8003f4a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003f4c:	4b0e      	ldr	r3, [pc, #56]	; (8003f88 <HAL_Init+0x40>)
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	4a0d      	ldr	r2, [pc, #52]	; (8003f88 <HAL_Init+0x40>)
 8003f52:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003f56:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003f58:	4b0b      	ldr	r3, [pc, #44]	; (8003f88 <HAL_Init+0x40>)
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	4a0a      	ldr	r2, [pc, #40]	; (8003f88 <HAL_Init+0x40>)
 8003f5e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003f62:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003f64:	4b08      	ldr	r3, [pc, #32]	; (8003f88 <HAL_Init+0x40>)
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	4a07      	ldr	r2, [pc, #28]	; (8003f88 <HAL_Init+0x40>)
 8003f6a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003f6e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003f70:	2003      	movs	r0, #3
 8003f72:	f000 fd2d 	bl	80049d0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003f76:	2000      	movs	r0, #0
 8003f78:	f000 f808 	bl	8003f8c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003f7c:	f7ff fc94 	bl	80038a8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003f80:	2300      	movs	r3, #0
}
 8003f82:	4618      	mov	r0, r3
 8003f84:	bd80      	pop	{r7, pc}
 8003f86:	bf00      	nop
 8003f88:	40023c00 	.word	0x40023c00

08003f8c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003f8c:	b580      	push	{r7, lr}
 8003f8e:	b082      	sub	sp, #8
 8003f90:	af00      	add	r7, sp, #0
 8003f92:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003f94:	4b12      	ldr	r3, [pc, #72]	; (8003fe0 <HAL_InitTick+0x54>)
 8003f96:	681a      	ldr	r2, [r3, #0]
 8003f98:	4b12      	ldr	r3, [pc, #72]	; (8003fe4 <HAL_InitTick+0x58>)
 8003f9a:	781b      	ldrb	r3, [r3, #0]
 8003f9c:	4619      	mov	r1, r3
 8003f9e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003fa2:	fbb3 f3f1 	udiv	r3, r3, r1
 8003fa6:	fbb2 f3f3 	udiv	r3, r2, r3
 8003faa:	4618      	mov	r0, r3
 8003fac:	f000 fd45 	bl	8004a3a <HAL_SYSTICK_Config>
 8003fb0:	4603      	mov	r3, r0
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d001      	beq.n	8003fba <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003fb6:	2301      	movs	r3, #1
 8003fb8:	e00e      	b.n	8003fd8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	2b0f      	cmp	r3, #15
 8003fbe:	d80a      	bhi.n	8003fd6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003fc0:	2200      	movs	r2, #0
 8003fc2:	6879      	ldr	r1, [r7, #4]
 8003fc4:	f04f 30ff 	mov.w	r0, #4294967295
 8003fc8:	f000 fd0d 	bl	80049e6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003fcc:	4a06      	ldr	r2, [pc, #24]	; (8003fe8 <HAL_InitTick+0x5c>)
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003fd2:	2300      	movs	r3, #0
 8003fd4:	e000      	b.n	8003fd8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003fd6:	2301      	movs	r3, #1
}
 8003fd8:	4618      	mov	r0, r3
 8003fda:	3708      	adds	r7, #8
 8003fdc:	46bd      	mov	sp, r7
 8003fde:	bd80      	pop	{r7, pc}
 8003fe0:	2000027c 	.word	0x2000027c
 8003fe4:	20000284 	.word	0x20000284
 8003fe8:	20000280 	.word	0x20000280

08003fec <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003fec:	b480      	push	{r7}
 8003fee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003ff0:	4b06      	ldr	r3, [pc, #24]	; (800400c <HAL_IncTick+0x20>)
 8003ff2:	781b      	ldrb	r3, [r3, #0]
 8003ff4:	461a      	mov	r2, r3
 8003ff6:	4b06      	ldr	r3, [pc, #24]	; (8004010 <HAL_IncTick+0x24>)
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	4413      	add	r3, r2
 8003ffc:	4a04      	ldr	r2, [pc, #16]	; (8004010 <HAL_IncTick+0x24>)
 8003ffe:	6013      	str	r3, [r2, #0]
}
 8004000:	bf00      	nop
 8004002:	46bd      	mov	sp, r7
 8004004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004008:	4770      	bx	lr
 800400a:	bf00      	nop
 800400c:	20000284 	.word	0x20000284
 8004010:	20000f40 	.word	0x20000f40

08004014 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004014:	b480      	push	{r7}
 8004016:	af00      	add	r7, sp, #0
  return uwTick;
 8004018:	4b03      	ldr	r3, [pc, #12]	; (8004028 <HAL_GetTick+0x14>)
 800401a:	681b      	ldr	r3, [r3, #0]
}
 800401c:	4618      	mov	r0, r3
 800401e:	46bd      	mov	sp, r7
 8004020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004024:	4770      	bx	lr
 8004026:	bf00      	nop
 8004028:	20000f40 	.word	0x20000f40

0800402c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800402c:	b580      	push	{r7, lr}
 800402e:	b084      	sub	sp, #16
 8004030:	af00      	add	r7, sp, #0
 8004032:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004034:	2300      	movs	r3, #0
 8004036:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	2b00      	cmp	r3, #0
 800403c:	d101      	bne.n	8004042 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800403e:	2301      	movs	r3, #1
 8004040:	e033      	b.n	80040aa <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004046:	2b00      	cmp	r3, #0
 8004048:	d109      	bne.n	800405e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800404a:	6878      	ldr	r0, [r7, #4]
 800404c:	f7ff fc54 	bl	80038f8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	2200      	movs	r2, #0
 8004054:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	2200      	movs	r2, #0
 800405a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004062:	f003 0310 	and.w	r3, r3, #16
 8004066:	2b00      	cmp	r3, #0
 8004068:	d118      	bne.n	800409c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800406e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8004072:	f023 0302 	bic.w	r3, r3, #2
 8004076:	f043 0202 	orr.w	r2, r3, #2
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800407e:	6878      	ldr	r0, [r7, #4]
 8004080:	f000 fa58 	bl	8004534 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	2200      	movs	r2, #0
 8004088:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800408e:	f023 0303 	bic.w	r3, r3, #3
 8004092:	f043 0201 	orr.w	r2, r3, #1
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	641a      	str	r2, [r3, #64]	; 0x40
 800409a:	e001      	b.n	80040a0 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800409c:	2301      	movs	r3, #1
 800409e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	2200      	movs	r2, #0
 80040a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80040a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80040aa:	4618      	mov	r0, r3
 80040ac:	3710      	adds	r7, #16
 80040ae:	46bd      	mov	sp, r7
 80040b0:	bd80      	pop	{r7, pc}
	...

080040b4 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80040b4:	b580      	push	{r7, lr}
 80040b6:	b086      	sub	sp, #24
 80040b8:	af00      	add	r7, sp, #0
 80040ba:	60f8      	str	r0, [r7, #12]
 80040bc:	60b9      	str	r1, [r7, #8]
 80040be:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 80040c0:	2300      	movs	r3, #0
 80040c2:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80040ca:	2b01      	cmp	r3, #1
 80040cc:	d101      	bne.n	80040d2 <HAL_ADC_Start_DMA+0x1e>
 80040ce:	2302      	movs	r3, #2
 80040d0:	e0ce      	b.n	8004270 <HAL_ADC_Start_DMA+0x1bc>
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	2201      	movs	r2, #1
 80040d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	689b      	ldr	r3, [r3, #8]
 80040e0:	f003 0301 	and.w	r3, r3, #1
 80040e4:	2b01      	cmp	r3, #1
 80040e6:	d018      	beq.n	800411a <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	689a      	ldr	r2, [r3, #8]
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	f042 0201 	orr.w	r2, r2, #1
 80040f6:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80040f8:	4b5f      	ldr	r3, [pc, #380]	; (8004278 <HAL_ADC_Start_DMA+0x1c4>)
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	4a5f      	ldr	r2, [pc, #380]	; (800427c <HAL_ADC_Start_DMA+0x1c8>)
 80040fe:	fba2 2303 	umull	r2, r3, r2, r3
 8004102:	0c9a      	lsrs	r2, r3, #18
 8004104:	4613      	mov	r3, r2
 8004106:	005b      	lsls	r3, r3, #1
 8004108:	4413      	add	r3, r2
 800410a:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 800410c:	e002      	b.n	8004114 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 800410e:	693b      	ldr	r3, [r7, #16]
 8004110:	3b01      	subs	r3, #1
 8004112:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8004114:	693b      	ldr	r3, [r7, #16]
 8004116:	2b00      	cmp	r3, #0
 8004118:	d1f9      	bne.n	800410e <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	689b      	ldr	r3, [r3, #8]
 8004120:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004124:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004128:	d107      	bne.n	800413a <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	689a      	ldr	r2, [r3, #8]
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004138:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	689b      	ldr	r3, [r3, #8]
 8004140:	f003 0301 	and.w	r3, r3, #1
 8004144:	2b01      	cmp	r3, #1
 8004146:	f040 8086 	bne.w	8004256 <HAL_ADC_Start_DMA+0x1a2>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800414e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8004152:	f023 0301 	bic.w	r3, r3, #1
 8004156:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	685b      	ldr	r3, [r3, #4]
 8004164:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004168:	2b00      	cmp	r3, #0
 800416a:	d007      	beq.n	800417c <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004170:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8004174:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004180:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004184:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004188:	d106      	bne.n	8004198 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800418e:	f023 0206 	bic.w	r2, r3, #6
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	645a      	str	r2, [r3, #68]	; 0x44
 8004196:	e002      	b.n	800419e <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	2200      	movs	r2, #0
 800419c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	2200      	movs	r2, #0
 80041a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80041a6:	4b36      	ldr	r3, [pc, #216]	; (8004280 <HAL_ADC_Start_DMA+0x1cc>)
 80041a8:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041ae:	4a35      	ldr	r2, [pc, #212]	; (8004284 <HAL_ADC_Start_DMA+0x1d0>)
 80041b0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041b6:	4a34      	ldr	r2, [pc, #208]	; (8004288 <HAL_ADC_Start_DMA+0x1d4>)
 80041b8:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041be:	4a33      	ldr	r2, [pc, #204]	; (800428c <HAL_ADC_Start_DMA+0x1d8>)
 80041c0:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80041ca:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	685a      	ldr	r2, [r3, #4]
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80041da:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	689a      	ldr	r2, [r3, #8]
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80041ea:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	334c      	adds	r3, #76	; 0x4c
 80041f6:	4619      	mov	r1, r3
 80041f8:	68ba      	ldr	r2, [r7, #8]
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	f000 fcd8 	bl	8004bb0 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8004200:	697b      	ldr	r3, [r7, #20]
 8004202:	685b      	ldr	r3, [r3, #4]
 8004204:	f003 031f 	and.w	r3, r3, #31
 8004208:	2b00      	cmp	r3, #0
 800420a:	d10f      	bne.n	800422c <HAL_ADC_Start_DMA+0x178>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	689b      	ldr	r3, [r3, #8]
 8004212:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004216:	2b00      	cmp	r3, #0
 8004218:	d129      	bne.n	800426e <HAL_ADC_Start_DMA+0x1ba>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	689a      	ldr	r2, [r3, #8]
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004228:	609a      	str	r2, [r3, #8]
 800422a:	e020      	b.n	800426e <HAL_ADC_Start_DMA+0x1ba>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	4a17      	ldr	r2, [pc, #92]	; (8004290 <HAL_ADC_Start_DMA+0x1dc>)
 8004232:	4293      	cmp	r3, r2
 8004234:	d11b      	bne.n	800426e <HAL_ADC_Start_DMA+0x1ba>
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	689b      	ldr	r3, [r3, #8]
 800423c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004240:	2b00      	cmp	r3, #0
 8004242:	d114      	bne.n	800426e <HAL_ADC_Start_DMA+0x1ba>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	689a      	ldr	r2, [r3, #8]
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004252:	609a      	str	r2, [r3, #8]
 8004254:	e00b      	b.n	800426e <HAL_ADC_Start_DMA+0x1ba>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800425a:	f043 0210 	orr.w	r2, r3, #16
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004266:	f043 0201 	orr.w	r2, r3, #1
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 800426e:	2300      	movs	r3, #0
}
 8004270:	4618      	mov	r0, r3
 8004272:	3718      	adds	r7, #24
 8004274:	46bd      	mov	sp, r7
 8004276:	bd80      	pop	{r7, pc}
 8004278:	2000027c 	.word	0x2000027c
 800427c:	431bde83 	.word	0x431bde83
 8004280:	40012300 	.word	0x40012300
 8004284:	0800472d 	.word	0x0800472d
 8004288:	080047e7 	.word	0x080047e7
 800428c:	08004803 	.word	0x08004803
 8004290:	40012000 	.word	0x40012000

08004294 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8004294:	b480      	push	{r7}
 8004296:	b083      	sub	sp, #12
 8004298:	af00      	add	r7, sp, #0
 800429a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 800429c:	bf00      	nop
 800429e:	370c      	adds	r7, #12
 80042a0:	46bd      	mov	sp, r7
 80042a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a6:	4770      	bx	lr

080042a8 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80042a8:	b480      	push	{r7}
 80042aa:	b083      	sub	sp, #12
 80042ac:	af00      	add	r7, sp, #0
 80042ae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 80042b0:	bf00      	nop
 80042b2:	370c      	adds	r7, #12
 80042b4:	46bd      	mov	sp, r7
 80042b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ba:	4770      	bx	lr

080042bc <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80042bc:	b480      	push	{r7}
 80042be:	b083      	sub	sp, #12
 80042c0:	af00      	add	r7, sp, #0
 80042c2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80042c4:	bf00      	nop
 80042c6:	370c      	adds	r7, #12
 80042c8:	46bd      	mov	sp, r7
 80042ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ce:	4770      	bx	lr

080042d0 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80042d0:	b480      	push	{r7}
 80042d2:	b085      	sub	sp, #20
 80042d4:	af00      	add	r7, sp, #0
 80042d6:	6078      	str	r0, [r7, #4]
 80042d8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80042da:	2300      	movs	r3, #0
 80042dc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80042e4:	2b01      	cmp	r3, #1
 80042e6:	d101      	bne.n	80042ec <HAL_ADC_ConfigChannel+0x1c>
 80042e8:	2302      	movs	r3, #2
 80042ea:	e113      	b.n	8004514 <HAL_ADC_ConfigChannel+0x244>
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	2201      	movs	r2, #1
 80042f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80042f4:	683b      	ldr	r3, [r7, #0]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	2b09      	cmp	r3, #9
 80042fa:	d925      	bls.n	8004348 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	68d9      	ldr	r1, [r3, #12]
 8004302:	683b      	ldr	r3, [r7, #0]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	b29b      	uxth	r3, r3
 8004308:	461a      	mov	r2, r3
 800430a:	4613      	mov	r3, r2
 800430c:	005b      	lsls	r3, r3, #1
 800430e:	4413      	add	r3, r2
 8004310:	3b1e      	subs	r3, #30
 8004312:	2207      	movs	r2, #7
 8004314:	fa02 f303 	lsl.w	r3, r2, r3
 8004318:	43da      	mvns	r2, r3
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	400a      	ands	r2, r1
 8004320:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	68d9      	ldr	r1, [r3, #12]
 8004328:	683b      	ldr	r3, [r7, #0]
 800432a:	689a      	ldr	r2, [r3, #8]
 800432c:	683b      	ldr	r3, [r7, #0]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	b29b      	uxth	r3, r3
 8004332:	4618      	mov	r0, r3
 8004334:	4603      	mov	r3, r0
 8004336:	005b      	lsls	r3, r3, #1
 8004338:	4403      	add	r3, r0
 800433a:	3b1e      	subs	r3, #30
 800433c:	409a      	lsls	r2, r3
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	430a      	orrs	r2, r1
 8004344:	60da      	str	r2, [r3, #12]
 8004346:	e022      	b.n	800438e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	6919      	ldr	r1, [r3, #16]
 800434e:	683b      	ldr	r3, [r7, #0]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	b29b      	uxth	r3, r3
 8004354:	461a      	mov	r2, r3
 8004356:	4613      	mov	r3, r2
 8004358:	005b      	lsls	r3, r3, #1
 800435a:	4413      	add	r3, r2
 800435c:	2207      	movs	r2, #7
 800435e:	fa02 f303 	lsl.w	r3, r2, r3
 8004362:	43da      	mvns	r2, r3
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	400a      	ands	r2, r1
 800436a:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	6919      	ldr	r1, [r3, #16]
 8004372:	683b      	ldr	r3, [r7, #0]
 8004374:	689a      	ldr	r2, [r3, #8]
 8004376:	683b      	ldr	r3, [r7, #0]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	b29b      	uxth	r3, r3
 800437c:	4618      	mov	r0, r3
 800437e:	4603      	mov	r3, r0
 8004380:	005b      	lsls	r3, r3, #1
 8004382:	4403      	add	r3, r0
 8004384:	409a      	lsls	r2, r3
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	430a      	orrs	r2, r1
 800438c:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800438e:	683b      	ldr	r3, [r7, #0]
 8004390:	685b      	ldr	r3, [r3, #4]
 8004392:	2b06      	cmp	r3, #6
 8004394:	d824      	bhi.n	80043e0 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800439c:	683b      	ldr	r3, [r7, #0]
 800439e:	685a      	ldr	r2, [r3, #4]
 80043a0:	4613      	mov	r3, r2
 80043a2:	009b      	lsls	r3, r3, #2
 80043a4:	4413      	add	r3, r2
 80043a6:	3b05      	subs	r3, #5
 80043a8:	221f      	movs	r2, #31
 80043aa:	fa02 f303 	lsl.w	r3, r2, r3
 80043ae:	43da      	mvns	r2, r3
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	400a      	ands	r2, r1
 80043b6:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80043be:	683b      	ldr	r3, [r7, #0]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	b29b      	uxth	r3, r3
 80043c4:	4618      	mov	r0, r3
 80043c6:	683b      	ldr	r3, [r7, #0]
 80043c8:	685a      	ldr	r2, [r3, #4]
 80043ca:	4613      	mov	r3, r2
 80043cc:	009b      	lsls	r3, r3, #2
 80043ce:	4413      	add	r3, r2
 80043d0:	3b05      	subs	r3, #5
 80043d2:	fa00 f203 	lsl.w	r2, r0, r3
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	430a      	orrs	r2, r1
 80043dc:	635a      	str	r2, [r3, #52]	; 0x34
 80043de:	e04c      	b.n	800447a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80043e0:	683b      	ldr	r3, [r7, #0]
 80043e2:	685b      	ldr	r3, [r3, #4]
 80043e4:	2b0c      	cmp	r3, #12
 80043e6:	d824      	bhi.n	8004432 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80043ee:	683b      	ldr	r3, [r7, #0]
 80043f0:	685a      	ldr	r2, [r3, #4]
 80043f2:	4613      	mov	r3, r2
 80043f4:	009b      	lsls	r3, r3, #2
 80043f6:	4413      	add	r3, r2
 80043f8:	3b23      	subs	r3, #35	; 0x23
 80043fa:	221f      	movs	r2, #31
 80043fc:	fa02 f303 	lsl.w	r3, r2, r3
 8004400:	43da      	mvns	r2, r3
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	400a      	ands	r2, r1
 8004408:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004410:	683b      	ldr	r3, [r7, #0]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	b29b      	uxth	r3, r3
 8004416:	4618      	mov	r0, r3
 8004418:	683b      	ldr	r3, [r7, #0]
 800441a:	685a      	ldr	r2, [r3, #4]
 800441c:	4613      	mov	r3, r2
 800441e:	009b      	lsls	r3, r3, #2
 8004420:	4413      	add	r3, r2
 8004422:	3b23      	subs	r3, #35	; 0x23
 8004424:	fa00 f203 	lsl.w	r2, r0, r3
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	430a      	orrs	r2, r1
 800442e:	631a      	str	r2, [r3, #48]	; 0x30
 8004430:	e023      	b.n	800447a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004438:	683b      	ldr	r3, [r7, #0]
 800443a:	685a      	ldr	r2, [r3, #4]
 800443c:	4613      	mov	r3, r2
 800443e:	009b      	lsls	r3, r3, #2
 8004440:	4413      	add	r3, r2
 8004442:	3b41      	subs	r3, #65	; 0x41
 8004444:	221f      	movs	r2, #31
 8004446:	fa02 f303 	lsl.w	r3, r2, r3
 800444a:	43da      	mvns	r2, r3
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	400a      	ands	r2, r1
 8004452:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800445a:	683b      	ldr	r3, [r7, #0]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	b29b      	uxth	r3, r3
 8004460:	4618      	mov	r0, r3
 8004462:	683b      	ldr	r3, [r7, #0]
 8004464:	685a      	ldr	r2, [r3, #4]
 8004466:	4613      	mov	r3, r2
 8004468:	009b      	lsls	r3, r3, #2
 800446a:	4413      	add	r3, r2
 800446c:	3b41      	subs	r3, #65	; 0x41
 800446e:	fa00 f203 	lsl.w	r2, r0, r3
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	430a      	orrs	r2, r1
 8004478:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800447a:	4b29      	ldr	r3, [pc, #164]	; (8004520 <HAL_ADC_ConfigChannel+0x250>)
 800447c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	4a28      	ldr	r2, [pc, #160]	; (8004524 <HAL_ADC_ConfigChannel+0x254>)
 8004484:	4293      	cmp	r3, r2
 8004486:	d10f      	bne.n	80044a8 <HAL_ADC_ConfigChannel+0x1d8>
 8004488:	683b      	ldr	r3, [r7, #0]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	2b12      	cmp	r3, #18
 800448e:	d10b      	bne.n	80044a8 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	685b      	ldr	r3, [r3, #4]
 8004494:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	685b      	ldr	r3, [r3, #4]
 80044a0:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	4a1d      	ldr	r2, [pc, #116]	; (8004524 <HAL_ADC_ConfigChannel+0x254>)
 80044ae:	4293      	cmp	r3, r2
 80044b0:	d12b      	bne.n	800450a <HAL_ADC_ConfigChannel+0x23a>
 80044b2:	683b      	ldr	r3, [r7, #0]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	4a1c      	ldr	r2, [pc, #112]	; (8004528 <HAL_ADC_ConfigChannel+0x258>)
 80044b8:	4293      	cmp	r3, r2
 80044ba:	d003      	beq.n	80044c4 <HAL_ADC_ConfigChannel+0x1f4>
 80044bc:	683b      	ldr	r3, [r7, #0]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	2b11      	cmp	r3, #17
 80044c2:	d122      	bne.n	800450a <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	685b      	ldr	r3, [r3, #4]
 80044c8:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	685b      	ldr	r3, [r3, #4]
 80044d4:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80044dc:	683b      	ldr	r3, [r7, #0]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	4a11      	ldr	r2, [pc, #68]	; (8004528 <HAL_ADC_ConfigChannel+0x258>)
 80044e2:	4293      	cmp	r3, r2
 80044e4:	d111      	bne.n	800450a <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80044e6:	4b11      	ldr	r3, [pc, #68]	; (800452c <HAL_ADC_ConfigChannel+0x25c>)
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	4a11      	ldr	r2, [pc, #68]	; (8004530 <HAL_ADC_ConfigChannel+0x260>)
 80044ec:	fba2 2303 	umull	r2, r3, r2, r3
 80044f0:	0c9a      	lsrs	r2, r3, #18
 80044f2:	4613      	mov	r3, r2
 80044f4:	009b      	lsls	r3, r3, #2
 80044f6:	4413      	add	r3, r2
 80044f8:	005b      	lsls	r3, r3, #1
 80044fa:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80044fc:	e002      	b.n	8004504 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80044fe:	68bb      	ldr	r3, [r7, #8]
 8004500:	3b01      	subs	r3, #1
 8004502:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8004504:	68bb      	ldr	r3, [r7, #8]
 8004506:	2b00      	cmp	r3, #0
 8004508:	d1f9      	bne.n	80044fe <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	2200      	movs	r2, #0
 800450e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8004512:	2300      	movs	r3, #0
}
 8004514:	4618      	mov	r0, r3
 8004516:	3714      	adds	r7, #20
 8004518:	46bd      	mov	sp, r7
 800451a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800451e:	4770      	bx	lr
 8004520:	40012300 	.word	0x40012300
 8004524:	40012000 	.word	0x40012000
 8004528:	10000012 	.word	0x10000012
 800452c:	2000027c 	.word	0x2000027c
 8004530:	431bde83 	.word	0x431bde83

08004534 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004534:	b480      	push	{r7}
 8004536:	b085      	sub	sp, #20
 8004538:	af00      	add	r7, sp, #0
 800453a:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800453c:	4b79      	ldr	r3, [pc, #484]	; (8004724 <ADC_Init+0x1f0>)
 800453e:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	685b      	ldr	r3, [r3, #4]
 8004544:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	685a      	ldr	r2, [r3, #4]
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	685b      	ldr	r3, [r3, #4]
 8004554:	431a      	orrs	r2, r3
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	685a      	ldr	r2, [r3, #4]
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004568:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	6859      	ldr	r1, [r3, #4]
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	691b      	ldr	r3, [r3, #16]
 8004574:	021a      	lsls	r2, r3, #8
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	430a      	orrs	r2, r1
 800457c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	685a      	ldr	r2, [r3, #4]
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800458c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	6859      	ldr	r1, [r3, #4]
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	689a      	ldr	r2, [r3, #8]
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	430a      	orrs	r2, r1
 800459e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	689a      	ldr	r2, [r3, #8]
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80045ae:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	6899      	ldr	r1, [r3, #8]
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	68da      	ldr	r2, [r3, #12]
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	430a      	orrs	r2, r1
 80045c0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045c6:	4a58      	ldr	r2, [pc, #352]	; (8004728 <ADC_Init+0x1f4>)
 80045c8:	4293      	cmp	r3, r2
 80045ca:	d022      	beq.n	8004612 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	689a      	ldr	r2, [r3, #8]
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80045da:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	6899      	ldr	r1, [r3, #8]
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	430a      	orrs	r2, r1
 80045ec:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	689a      	ldr	r2, [r3, #8]
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80045fc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	6899      	ldr	r1, [r3, #8]
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	430a      	orrs	r2, r1
 800460e:	609a      	str	r2, [r3, #8]
 8004610:	e00f      	b.n	8004632 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	689a      	ldr	r2, [r3, #8]
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004620:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	689a      	ldr	r2, [r3, #8]
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004630:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	689a      	ldr	r2, [r3, #8]
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	f022 0202 	bic.w	r2, r2, #2
 8004640:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	6899      	ldr	r1, [r3, #8]
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	7e1b      	ldrb	r3, [r3, #24]
 800464c:	005a      	lsls	r2, r3, #1
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	430a      	orrs	r2, r1
 8004654:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	f893 3020 	ldrb.w	r3, [r3, #32]
 800465c:	2b00      	cmp	r3, #0
 800465e:	d01b      	beq.n	8004698 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	685a      	ldr	r2, [r3, #4]
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800466e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	685a      	ldr	r2, [r3, #4]
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800467e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	6859      	ldr	r1, [r3, #4]
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800468a:	3b01      	subs	r3, #1
 800468c:	035a      	lsls	r2, r3, #13
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	430a      	orrs	r2, r1
 8004694:	605a      	str	r2, [r3, #4]
 8004696:	e007      	b.n	80046a8 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	685a      	ldr	r2, [r3, #4]
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80046a6:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80046b6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	69db      	ldr	r3, [r3, #28]
 80046c2:	3b01      	subs	r3, #1
 80046c4:	051a      	lsls	r2, r3, #20
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	430a      	orrs	r2, r1
 80046cc:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	689a      	ldr	r2, [r3, #8]
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80046dc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	6899      	ldr	r1, [r3, #8]
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80046ea:	025a      	lsls	r2, r3, #9
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	430a      	orrs	r2, r1
 80046f2:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	689a      	ldr	r2, [r3, #8]
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004702:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	6899      	ldr	r1, [r3, #8]
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	695b      	ldr	r3, [r3, #20]
 800470e:	029a      	lsls	r2, r3, #10
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	430a      	orrs	r2, r1
 8004716:	609a      	str	r2, [r3, #8]
}
 8004718:	bf00      	nop
 800471a:	3714      	adds	r7, #20
 800471c:	46bd      	mov	sp, r7
 800471e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004722:	4770      	bx	lr
 8004724:	40012300 	.word	0x40012300
 8004728:	0f000001 	.word	0x0f000001

0800472c <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 800472c:	b580      	push	{r7, lr}
 800472e:	b084      	sub	sp, #16
 8004730:	af00      	add	r7, sp, #0
 8004732:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004738:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800473e:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004742:	2b00      	cmp	r3, #0
 8004744:	d13c      	bne.n	80047c0 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800474a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	689b      	ldr	r3, [r3, #8]
 8004758:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800475c:	2b00      	cmp	r3, #0
 800475e:	d12b      	bne.n	80047b8 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004764:	2b00      	cmp	r3, #0
 8004766:	d127      	bne.n	80047b8 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800476e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004772:	2b00      	cmp	r3, #0
 8004774:	d006      	beq.n	8004784 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	689b      	ldr	r3, [r3, #8]
 800477c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8004780:	2b00      	cmp	r3, #0
 8004782:	d119      	bne.n	80047b8 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	685a      	ldr	r2, [r3, #4]
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	f022 0220 	bic.w	r2, r2, #32
 8004792:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004798:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047a4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d105      	bne.n	80047b8 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047b0:	f043 0201 	orr.w	r2, r3, #1
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80047b8:	68f8      	ldr	r0, [r7, #12]
 80047ba:	f7ff fd6b 	bl	8004294 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80047be:	e00e      	b.n	80047de <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047c4:	f003 0310 	and.w	r3, r3, #16
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d003      	beq.n	80047d4 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 80047cc:	68f8      	ldr	r0, [r7, #12]
 80047ce:	f7ff fd75 	bl	80042bc <HAL_ADC_ErrorCallback>
}
 80047d2:	e004      	b.n	80047de <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80047da:	6878      	ldr	r0, [r7, #4]
 80047dc:	4798      	blx	r3
}
 80047de:	bf00      	nop
 80047e0:	3710      	adds	r7, #16
 80047e2:	46bd      	mov	sp, r7
 80047e4:	bd80      	pop	{r7, pc}

080047e6 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80047e6:	b580      	push	{r7, lr}
 80047e8:	b084      	sub	sp, #16
 80047ea:	af00      	add	r7, sp, #0
 80047ec:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047f2:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80047f4:	68f8      	ldr	r0, [r7, #12]
 80047f6:	f7ff fd57 	bl	80042a8 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80047fa:	bf00      	nop
 80047fc:	3710      	adds	r7, #16
 80047fe:	46bd      	mov	sp, r7
 8004800:	bd80      	pop	{r7, pc}

08004802 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8004802:	b580      	push	{r7, lr}
 8004804:	b084      	sub	sp, #16
 8004806:	af00      	add	r7, sp, #0
 8004808:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800480e:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	2240      	movs	r2, #64	; 0x40
 8004814:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800481a:	f043 0204 	orr.w	r2, r3, #4
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8004822:	68f8      	ldr	r0, [r7, #12]
 8004824:	f7ff fd4a 	bl	80042bc <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004828:	bf00      	nop
 800482a:	3710      	adds	r7, #16
 800482c:	46bd      	mov	sp, r7
 800482e:	bd80      	pop	{r7, pc}

08004830 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004830:	b480      	push	{r7}
 8004832:	b085      	sub	sp, #20
 8004834:	af00      	add	r7, sp, #0
 8004836:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	f003 0307 	and.w	r3, r3, #7
 800483e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004840:	4b0c      	ldr	r3, [pc, #48]	; (8004874 <__NVIC_SetPriorityGrouping+0x44>)
 8004842:	68db      	ldr	r3, [r3, #12]
 8004844:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004846:	68ba      	ldr	r2, [r7, #8]
 8004848:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800484c:	4013      	ands	r3, r2
 800484e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004854:	68bb      	ldr	r3, [r7, #8]
 8004856:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004858:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800485c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004860:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004862:	4a04      	ldr	r2, [pc, #16]	; (8004874 <__NVIC_SetPriorityGrouping+0x44>)
 8004864:	68bb      	ldr	r3, [r7, #8]
 8004866:	60d3      	str	r3, [r2, #12]
}
 8004868:	bf00      	nop
 800486a:	3714      	adds	r7, #20
 800486c:	46bd      	mov	sp, r7
 800486e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004872:	4770      	bx	lr
 8004874:	e000ed00 	.word	0xe000ed00

08004878 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004878:	b480      	push	{r7}
 800487a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800487c:	4b04      	ldr	r3, [pc, #16]	; (8004890 <__NVIC_GetPriorityGrouping+0x18>)
 800487e:	68db      	ldr	r3, [r3, #12]
 8004880:	0a1b      	lsrs	r3, r3, #8
 8004882:	f003 0307 	and.w	r3, r3, #7
}
 8004886:	4618      	mov	r0, r3
 8004888:	46bd      	mov	sp, r7
 800488a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800488e:	4770      	bx	lr
 8004890:	e000ed00 	.word	0xe000ed00

08004894 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004894:	b480      	push	{r7}
 8004896:	b083      	sub	sp, #12
 8004898:	af00      	add	r7, sp, #0
 800489a:	4603      	mov	r3, r0
 800489c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800489e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	db0b      	blt.n	80048be <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80048a6:	79fb      	ldrb	r3, [r7, #7]
 80048a8:	f003 021f 	and.w	r2, r3, #31
 80048ac:	4907      	ldr	r1, [pc, #28]	; (80048cc <__NVIC_EnableIRQ+0x38>)
 80048ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80048b2:	095b      	lsrs	r3, r3, #5
 80048b4:	2001      	movs	r0, #1
 80048b6:	fa00 f202 	lsl.w	r2, r0, r2
 80048ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80048be:	bf00      	nop
 80048c0:	370c      	adds	r7, #12
 80048c2:	46bd      	mov	sp, r7
 80048c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c8:	4770      	bx	lr
 80048ca:	bf00      	nop
 80048cc:	e000e100 	.word	0xe000e100

080048d0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80048d0:	b480      	push	{r7}
 80048d2:	b083      	sub	sp, #12
 80048d4:	af00      	add	r7, sp, #0
 80048d6:	4603      	mov	r3, r0
 80048d8:	6039      	str	r1, [r7, #0]
 80048da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80048dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	db0a      	blt.n	80048fa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80048e4:	683b      	ldr	r3, [r7, #0]
 80048e6:	b2da      	uxtb	r2, r3
 80048e8:	490c      	ldr	r1, [pc, #48]	; (800491c <__NVIC_SetPriority+0x4c>)
 80048ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80048ee:	0112      	lsls	r2, r2, #4
 80048f0:	b2d2      	uxtb	r2, r2
 80048f2:	440b      	add	r3, r1
 80048f4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80048f8:	e00a      	b.n	8004910 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80048fa:	683b      	ldr	r3, [r7, #0]
 80048fc:	b2da      	uxtb	r2, r3
 80048fe:	4908      	ldr	r1, [pc, #32]	; (8004920 <__NVIC_SetPriority+0x50>)
 8004900:	79fb      	ldrb	r3, [r7, #7]
 8004902:	f003 030f 	and.w	r3, r3, #15
 8004906:	3b04      	subs	r3, #4
 8004908:	0112      	lsls	r2, r2, #4
 800490a:	b2d2      	uxtb	r2, r2
 800490c:	440b      	add	r3, r1
 800490e:	761a      	strb	r2, [r3, #24]
}
 8004910:	bf00      	nop
 8004912:	370c      	adds	r7, #12
 8004914:	46bd      	mov	sp, r7
 8004916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800491a:	4770      	bx	lr
 800491c:	e000e100 	.word	0xe000e100
 8004920:	e000ed00 	.word	0xe000ed00

08004924 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004924:	b480      	push	{r7}
 8004926:	b089      	sub	sp, #36	; 0x24
 8004928:	af00      	add	r7, sp, #0
 800492a:	60f8      	str	r0, [r7, #12]
 800492c:	60b9      	str	r1, [r7, #8]
 800492e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	f003 0307 	and.w	r3, r3, #7
 8004936:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004938:	69fb      	ldr	r3, [r7, #28]
 800493a:	f1c3 0307 	rsb	r3, r3, #7
 800493e:	2b04      	cmp	r3, #4
 8004940:	bf28      	it	cs
 8004942:	2304      	movcs	r3, #4
 8004944:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004946:	69fb      	ldr	r3, [r7, #28]
 8004948:	3304      	adds	r3, #4
 800494a:	2b06      	cmp	r3, #6
 800494c:	d902      	bls.n	8004954 <NVIC_EncodePriority+0x30>
 800494e:	69fb      	ldr	r3, [r7, #28]
 8004950:	3b03      	subs	r3, #3
 8004952:	e000      	b.n	8004956 <NVIC_EncodePriority+0x32>
 8004954:	2300      	movs	r3, #0
 8004956:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004958:	f04f 32ff 	mov.w	r2, #4294967295
 800495c:	69bb      	ldr	r3, [r7, #24]
 800495e:	fa02 f303 	lsl.w	r3, r2, r3
 8004962:	43da      	mvns	r2, r3
 8004964:	68bb      	ldr	r3, [r7, #8]
 8004966:	401a      	ands	r2, r3
 8004968:	697b      	ldr	r3, [r7, #20]
 800496a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800496c:	f04f 31ff 	mov.w	r1, #4294967295
 8004970:	697b      	ldr	r3, [r7, #20]
 8004972:	fa01 f303 	lsl.w	r3, r1, r3
 8004976:	43d9      	mvns	r1, r3
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800497c:	4313      	orrs	r3, r2
         );
}
 800497e:	4618      	mov	r0, r3
 8004980:	3724      	adds	r7, #36	; 0x24
 8004982:	46bd      	mov	sp, r7
 8004984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004988:	4770      	bx	lr
	...

0800498c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800498c:	b580      	push	{r7, lr}
 800498e:	b082      	sub	sp, #8
 8004990:	af00      	add	r7, sp, #0
 8004992:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	3b01      	subs	r3, #1
 8004998:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800499c:	d301      	bcc.n	80049a2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800499e:	2301      	movs	r3, #1
 80049a0:	e00f      	b.n	80049c2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80049a2:	4a0a      	ldr	r2, [pc, #40]	; (80049cc <SysTick_Config+0x40>)
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	3b01      	subs	r3, #1
 80049a8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80049aa:	210f      	movs	r1, #15
 80049ac:	f04f 30ff 	mov.w	r0, #4294967295
 80049b0:	f7ff ff8e 	bl	80048d0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80049b4:	4b05      	ldr	r3, [pc, #20]	; (80049cc <SysTick_Config+0x40>)
 80049b6:	2200      	movs	r2, #0
 80049b8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80049ba:	4b04      	ldr	r3, [pc, #16]	; (80049cc <SysTick_Config+0x40>)
 80049bc:	2207      	movs	r2, #7
 80049be:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80049c0:	2300      	movs	r3, #0
}
 80049c2:	4618      	mov	r0, r3
 80049c4:	3708      	adds	r7, #8
 80049c6:	46bd      	mov	sp, r7
 80049c8:	bd80      	pop	{r7, pc}
 80049ca:	bf00      	nop
 80049cc:	e000e010 	.word	0xe000e010

080049d0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80049d0:	b580      	push	{r7, lr}
 80049d2:	b082      	sub	sp, #8
 80049d4:	af00      	add	r7, sp, #0
 80049d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80049d8:	6878      	ldr	r0, [r7, #4]
 80049da:	f7ff ff29 	bl	8004830 <__NVIC_SetPriorityGrouping>
}
 80049de:	bf00      	nop
 80049e0:	3708      	adds	r7, #8
 80049e2:	46bd      	mov	sp, r7
 80049e4:	bd80      	pop	{r7, pc}

080049e6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80049e6:	b580      	push	{r7, lr}
 80049e8:	b086      	sub	sp, #24
 80049ea:	af00      	add	r7, sp, #0
 80049ec:	4603      	mov	r3, r0
 80049ee:	60b9      	str	r1, [r7, #8]
 80049f0:	607a      	str	r2, [r7, #4]
 80049f2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80049f4:	2300      	movs	r3, #0
 80049f6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80049f8:	f7ff ff3e 	bl	8004878 <__NVIC_GetPriorityGrouping>
 80049fc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80049fe:	687a      	ldr	r2, [r7, #4]
 8004a00:	68b9      	ldr	r1, [r7, #8]
 8004a02:	6978      	ldr	r0, [r7, #20]
 8004a04:	f7ff ff8e 	bl	8004924 <NVIC_EncodePriority>
 8004a08:	4602      	mov	r2, r0
 8004a0a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004a0e:	4611      	mov	r1, r2
 8004a10:	4618      	mov	r0, r3
 8004a12:	f7ff ff5d 	bl	80048d0 <__NVIC_SetPriority>
}
 8004a16:	bf00      	nop
 8004a18:	3718      	adds	r7, #24
 8004a1a:	46bd      	mov	sp, r7
 8004a1c:	bd80      	pop	{r7, pc}

08004a1e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004a1e:	b580      	push	{r7, lr}
 8004a20:	b082      	sub	sp, #8
 8004a22:	af00      	add	r7, sp, #0
 8004a24:	4603      	mov	r3, r0
 8004a26:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004a28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a2c:	4618      	mov	r0, r3
 8004a2e:	f7ff ff31 	bl	8004894 <__NVIC_EnableIRQ>
}
 8004a32:	bf00      	nop
 8004a34:	3708      	adds	r7, #8
 8004a36:	46bd      	mov	sp, r7
 8004a38:	bd80      	pop	{r7, pc}

08004a3a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004a3a:	b580      	push	{r7, lr}
 8004a3c:	b082      	sub	sp, #8
 8004a3e:	af00      	add	r7, sp, #0
 8004a40:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004a42:	6878      	ldr	r0, [r7, #4]
 8004a44:	f7ff ffa2 	bl	800498c <SysTick_Config>
 8004a48:	4603      	mov	r3, r0
}
 8004a4a:	4618      	mov	r0, r3
 8004a4c:	3708      	adds	r7, #8
 8004a4e:	46bd      	mov	sp, r7
 8004a50:	bd80      	pop	{r7, pc}
	...

08004a54 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004a54:	b580      	push	{r7, lr}
 8004a56:	b086      	sub	sp, #24
 8004a58:	af00      	add	r7, sp, #0
 8004a5a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004a5c:	2300      	movs	r3, #0
 8004a5e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004a60:	f7ff fad8 	bl	8004014 <HAL_GetTick>
 8004a64:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d101      	bne.n	8004a70 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004a6c:	2301      	movs	r3, #1
 8004a6e:	e099      	b.n	8004ba4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	2202      	movs	r2, #2
 8004a74:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	2200      	movs	r2, #0
 8004a7c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	681a      	ldr	r2, [r3, #0]
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	f022 0201 	bic.w	r2, r2, #1
 8004a8e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004a90:	e00f      	b.n	8004ab2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004a92:	f7ff fabf 	bl	8004014 <HAL_GetTick>
 8004a96:	4602      	mov	r2, r0
 8004a98:	693b      	ldr	r3, [r7, #16]
 8004a9a:	1ad3      	subs	r3, r2, r3
 8004a9c:	2b05      	cmp	r3, #5
 8004a9e:	d908      	bls.n	8004ab2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	2220      	movs	r2, #32
 8004aa4:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	2203      	movs	r2, #3
 8004aaa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8004aae:	2303      	movs	r3, #3
 8004ab0:	e078      	b.n	8004ba4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	f003 0301 	and.w	r3, r3, #1
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d1e8      	bne.n	8004a92 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004ac8:	697a      	ldr	r2, [r7, #20]
 8004aca:	4b38      	ldr	r3, [pc, #224]	; (8004bac <HAL_DMA_Init+0x158>)
 8004acc:	4013      	ands	r3, r2
 8004ace:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	685a      	ldr	r2, [r3, #4]
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	689b      	ldr	r3, [r3, #8]
 8004ad8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004ade:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	691b      	ldr	r3, [r3, #16]
 8004ae4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004aea:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	699b      	ldr	r3, [r3, #24]
 8004af0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004af6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	6a1b      	ldr	r3, [r3, #32]
 8004afc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004afe:	697a      	ldr	r2, [r7, #20]
 8004b00:	4313      	orrs	r3, r2
 8004b02:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b08:	2b04      	cmp	r3, #4
 8004b0a:	d107      	bne.n	8004b1c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b14:	4313      	orrs	r3, r2
 8004b16:	697a      	ldr	r2, [r7, #20]
 8004b18:	4313      	orrs	r3, r2
 8004b1a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	697a      	ldr	r2, [r7, #20]
 8004b22:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	695b      	ldr	r3, [r3, #20]
 8004b2a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004b2c:	697b      	ldr	r3, [r7, #20]
 8004b2e:	f023 0307 	bic.w	r3, r3, #7
 8004b32:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b38:	697a      	ldr	r2, [r7, #20]
 8004b3a:	4313      	orrs	r3, r2
 8004b3c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b42:	2b04      	cmp	r3, #4
 8004b44:	d117      	bne.n	8004b76 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b4a:	697a      	ldr	r2, [r7, #20]
 8004b4c:	4313      	orrs	r3, r2
 8004b4e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d00e      	beq.n	8004b76 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004b58:	6878      	ldr	r0, [r7, #4]
 8004b5a:	f000 fb1b 	bl	8005194 <DMA_CheckFifoParam>
 8004b5e:	4603      	mov	r3, r0
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d008      	beq.n	8004b76 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	2240      	movs	r2, #64	; 0x40
 8004b68:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	2201      	movs	r2, #1
 8004b6e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8004b72:	2301      	movs	r3, #1
 8004b74:	e016      	b.n	8004ba4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	697a      	ldr	r2, [r7, #20]
 8004b7c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004b7e:	6878      	ldr	r0, [r7, #4]
 8004b80:	f000 fad2 	bl	8005128 <DMA_CalcBaseAndBitshift>
 8004b84:	4603      	mov	r3, r0
 8004b86:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b8c:	223f      	movs	r2, #63	; 0x3f
 8004b8e:	409a      	lsls	r2, r3
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	2200      	movs	r2, #0
 8004b98:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	2201      	movs	r2, #1
 8004b9e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8004ba2:	2300      	movs	r3, #0
}
 8004ba4:	4618      	mov	r0, r3
 8004ba6:	3718      	adds	r7, #24
 8004ba8:	46bd      	mov	sp, r7
 8004baa:	bd80      	pop	{r7, pc}
 8004bac:	f010803f 	.word	0xf010803f

08004bb0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004bb0:	b580      	push	{r7, lr}
 8004bb2:	b086      	sub	sp, #24
 8004bb4:	af00      	add	r7, sp, #0
 8004bb6:	60f8      	str	r0, [r7, #12]
 8004bb8:	60b9      	str	r1, [r7, #8]
 8004bba:	607a      	str	r2, [r7, #4]
 8004bbc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004bbe:	2300      	movs	r3, #0
 8004bc0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004bc6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004bce:	2b01      	cmp	r3, #1
 8004bd0:	d101      	bne.n	8004bd6 <HAL_DMA_Start_IT+0x26>
 8004bd2:	2302      	movs	r3, #2
 8004bd4:	e040      	b.n	8004c58 <HAL_DMA_Start_IT+0xa8>
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	2201      	movs	r2, #1
 8004bda:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004be4:	b2db      	uxtb	r3, r3
 8004be6:	2b01      	cmp	r3, #1
 8004be8:	d12f      	bne.n	8004c4a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	2202      	movs	r2, #2
 8004bee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	2200      	movs	r2, #0
 8004bf6:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004bf8:	683b      	ldr	r3, [r7, #0]
 8004bfa:	687a      	ldr	r2, [r7, #4]
 8004bfc:	68b9      	ldr	r1, [r7, #8]
 8004bfe:	68f8      	ldr	r0, [r7, #12]
 8004c00:	f000 fa64 	bl	80050cc <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c08:	223f      	movs	r2, #63	; 0x3f
 8004c0a:	409a      	lsls	r2, r3
 8004c0c:	693b      	ldr	r3, [r7, #16]
 8004c0e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	681a      	ldr	r2, [r3, #0]
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	f042 0216 	orr.w	r2, r2, #22
 8004c1e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d007      	beq.n	8004c38 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	681a      	ldr	r2, [r3, #0]
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	f042 0208 	orr.w	r2, r2, #8
 8004c36:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	681a      	ldr	r2, [r3, #0]
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	f042 0201 	orr.w	r2, r2, #1
 8004c46:	601a      	str	r2, [r3, #0]
 8004c48:	e005      	b.n	8004c56 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	2200      	movs	r2, #0
 8004c4e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004c52:	2302      	movs	r3, #2
 8004c54:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8004c56:	7dfb      	ldrb	r3, [r7, #23]
}
 8004c58:	4618      	mov	r0, r3
 8004c5a:	3718      	adds	r7, #24
 8004c5c:	46bd      	mov	sp, r7
 8004c5e:	bd80      	pop	{r7, pc}

08004c60 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004c60:	b580      	push	{r7, lr}
 8004c62:	b084      	sub	sp, #16
 8004c64:	af00      	add	r7, sp, #0
 8004c66:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c6c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8004c6e:	f7ff f9d1 	bl	8004014 <HAL_GetTick>
 8004c72:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004c7a:	b2db      	uxtb	r3, r3
 8004c7c:	2b02      	cmp	r3, #2
 8004c7e:	d008      	beq.n	8004c92 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	2280      	movs	r2, #128	; 0x80
 8004c84:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	2200      	movs	r2, #0
 8004c8a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8004c8e:	2301      	movs	r3, #1
 8004c90:	e052      	b.n	8004d38 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	681a      	ldr	r2, [r3, #0]
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	f022 0216 	bic.w	r2, r2, #22
 8004ca0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	695a      	ldr	r2, [r3, #20]
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004cb0:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d103      	bne.n	8004cc2 <HAL_DMA_Abort+0x62>
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d007      	beq.n	8004cd2 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	681a      	ldr	r2, [r3, #0]
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	f022 0208 	bic.w	r2, r2, #8
 8004cd0:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	681a      	ldr	r2, [r3, #0]
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	f022 0201 	bic.w	r2, r2, #1
 8004ce0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004ce2:	e013      	b.n	8004d0c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004ce4:	f7ff f996 	bl	8004014 <HAL_GetTick>
 8004ce8:	4602      	mov	r2, r0
 8004cea:	68bb      	ldr	r3, [r7, #8]
 8004cec:	1ad3      	subs	r3, r2, r3
 8004cee:	2b05      	cmp	r3, #5
 8004cf0:	d90c      	bls.n	8004d0c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	2220      	movs	r2, #32
 8004cf6:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	2203      	movs	r2, #3
 8004cfc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	2200      	movs	r2, #0
 8004d04:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8004d08:	2303      	movs	r3, #3
 8004d0a:	e015      	b.n	8004d38 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	f003 0301 	and.w	r3, r3, #1
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d1e4      	bne.n	8004ce4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d1e:	223f      	movs	r2, #63	; 0x3f
 8004d20:	409a      	lsls	r2, r3
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	2201      	movs	r2, #1
 8004d2a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	2200      	movs	r2, #0
 8004d32:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8004d36:	2300      	movs	r3, #0
}
 8004d38:	4618      	mov	r0, r3
 8004d3a:	3710      	adds	r7, #16
 8004d3c:	46bd      	mov	sp, r7
 8004d3e:	bd80      	pop	{r7, pc}

08004d40 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004d40:	b480      	push	{r7}
 8004d42:	b083      	sub	sp, #12
 8004d44:	af00      	add	r7, sp, #0
 8004d46:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004d4e:	b2db      	uxtb	r3, r3
 8004d50:	2b02      	cmp	r3, #2
 8004d52:	d004      	beq.n	8004d5e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	2280      	movs	r2, #128	; 0x80
 8004d58:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8004d5a:	2301      	movs	r3, #1
 8004d5c:	e00c      	b.n	8004d78 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	2205      	movs	r2, #5
 8004d62:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	681a      	ldr	r2, [r3, #0]
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	f022 0201 	bic.w	r2, r2, #1
 8004d74:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004d76:	2300      	movs	r3, #0
}
 8004d78:	4618      	mov	r0, r3
 8004d7a:	370c      	adds	r7, #12
 8004d7c:	46bd      	mov	sp, r7
 8004d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d82:	4770      	bx	lr

08004d84 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004d84:	b580      	push	{r7, lr}
 8004d86:	b086      	sub	sp, #24
 8004d88:	af00      	add	r7, sp, #0
 8004d8a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004d8c:	2300      	movs	r3, #0
 8004d8e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004d90:	4b8e      	ldr	r3, [pc, #568]	; (8004fcc <HAL_DMA_IRQHandler+0x248>)
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	4a8e      	ldr	r2, [pc, #568]	; (8004fd0 <HAL_DMA_IRQHandler+0x24c>)
 8004d96:	fba2 2303 	umull	r2, r3, r2, r3
 8004d9a:	0a9b      	lsrs	r3, r3, #10
 8004d9c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004da2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004da4:	693b      	ldr	r3, [r7, #16]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004dae:	2208      	movs	r2, #8
 8004db0:	409a      	lsls	r2, r3
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	4013      	ands	r3, r2
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d01a      	beq.n	8004df0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	f003 0304 	and.w	r3, r3, #4
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d013      	beq.n	8004df0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	681a      	ldr	r2, [r3, #0]
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	f022 0204 	bic.w	r2, r2, #4
 8004dd6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ddc:	2208      	movs	r2, #8
 8004dde:	409a      	lsls	r2, r3
 8004de0:	693b      	ldr	r3, [r7, #16]
 8004de2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004de8:	f043 0201 	orr.w	r2, r3, #1
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004df4:	2201      	movs	r2, #1
 8004df6:	409a      	lsls	r2, r3
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	4013      	ands	r3, r2
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d012      	beq.n	8004e26 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	695b      	ldr	r3, [r3, #20]
 8004e06:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d00b      	beq.n	8004e26 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e12:	2201      	movs	r2, #1
 8004e14:	409a      	lsls	r2, r3
 8004e16:	693b      	ldr	r3, [r7, #16]
 8004e18:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e1e:	f043 0202 	orr.w	r2, r3, #2
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e2a:	2204      	movs	r2, #4
 8004e2c:	409a      	lsls	r2, r3
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	4013      	ands	r3, r2
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d012      	beq.n	8004e5c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	f003 0302 	and.w	r3, r3, #2
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d00b      	beq.n	8004e5c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e48:	2204      	movs	r2, #4
 8004e4a:	409a      	lsls	r2, r3
 8004e4c:	693b      	ldr	r3, [r7, #16]
 8004e4e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e54:	f043 0204 	orr.w	r2, r3, #4
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e60:	2210      	movs	r2, #16
 8004e62:	409a      	lsls	r2, r3
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	4013      	ands	r3, r2
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d043      	beq.n	8004ef4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	f003 0308 	and.w	r3, r3, #8
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d03c      	beq.n	8004ef4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e7e:	2210      	movs	r2, #16
 8004e80:	409a      	lsls	r2, r3
 8004e82:	693b      	ldr	r3, [r7, #16]
 8004e84:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d018      	beq.n	8004ec6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d108      	bne.n	8004eb4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d024      	beq.n	8004ef4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004eae:	6878      	ldr	r0, [r7, #4]
 8004eb0:	4798      	blx	r3
 8004eb2:	e01f      	b.n	8004ef4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d01b      	beq.n	8004ef4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004ec0:	6878      	ldr	r0, [r7, #4]
 8004ec2:	4798      	blx	r3
 8004ec4:	e016      	b.n	8004ef4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d107      	bne.n	8004ee4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	681a      	ldr	r2, [r3, #0]
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	f022 0208 	bic.w	r2, r2, #8
 8004ee2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d003      	beq.n	8004ef4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ef0:	6878      	ldr	r0, [r7, #4]
 8004ef2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ef8:	2220      	movs	r2, #32
 8004efa:	409a      	lsls	r2, r3
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	4013      	ands	r3, r2
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	f000 808f 	beq.w	8005024 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	f003 0310 	and.w	r3, r3, #16
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	f000 8087 	beq.w	8005024 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004f1a:	2220      	movs	r2, #32
 8004f1c:	409a      	lsls	r2, r3
 8004f1e:	693b      	ldr	r3, [r7, #16]
 8004f20:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004f28:	b2db      	uxtb	r3, r3
 8004f2a:	2b05      	cmp	r3, #5
 8004f2c:	d136      	bne.n	8004f9c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	681a      	ldr	r2, [r3, #0]
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	f022 0216 	bic.w	r2, r2, #22
 8004f3c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	695a      	ldr	r2, [r3, #20]
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004f4c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d103      	bne.n	8004f5e <HAL_DMA_IRQHandler+0x1da>
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d007      	beq.n	8004f6e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	681a      	ldr	r2, [r3, #0]
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	f022 0208 	bic.w	r2, r2, #8
 8004f6c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004f72:	223f      	movs	r2, #63	; 0x3f
 8004f74:	409a      	lsls	r2, r3
 8004f76:	693b      	ldr	r3, [r7, #16]
 8004f78:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	2201      	movs	r2, #1
 8004f7e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	2200      	movs	r2, #0
 8004f86:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d07e      	beq.n	8005090 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004f96:	6878      	ldr	r0, [r7, #4]
 8004f98:	4798      	blx	r3
        }
        return;
 8004f9a:	e079      	b.n	8005090 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d01d      	beq.n	8004fe6 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d10d      	bne.n	8004fd4 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d031      	beq.n	8005024 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004fc4:	6878      	ldr	r0, [r7, #4]
 8004fc6:	4798      	blx	r3
 8004fc8:	e02c      	b.n	8005024 <HAL_DMA_IRQHandler+0x2a0>
 8004fca:	bf00      	nop
 8004fcc:	2000027c 	.word	0x2000027c
 8004fd0:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d023      	beq.n	8005024 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004fe0:	6878      	ldr	r0, [r7, #4]
 8004fe2:	4798      	blx	r3
 8004fe4:	e01e      	b.n	8005024 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d10f      	bne.n	8005014 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	681a      	ldr	r2, [r3, #0]
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	f022 0210 	bic.w	r2, r2, #16
 8005002:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	2201      	movs	r2, #1
 8005008:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	2200      	movs	r2, #0
 8005010:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005018:	2b00      	cmp	r3, #0
 800501a:	d003      	beq.n	8005024 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005020:	6878      	ldr	r0, [r7, #4]
 8005022:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005028:	2b00      	cmp	r3, #0
 800502a:	d032      	beq.n	8005092 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005030:	f003 0301 	and.w	r3, r3, #1
 8005034:	2b00      	cmp	r3, #0
 8005036:	d022      	beq.n	800507e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	2205      	movs	r2, #5
 800503c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	681a      	ldr	r2, [r3, #0]
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	f022 0201 	bic.w	r2, r2, #1
 800504e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8005050:	68bb      	ldr	r3, [r7, #8]
 8005052:	3301      	adds	r3, #1
 8005054:	60bb      	str	r3, [r7, #8]
 8005056:	697a      	ldr	r2, [r7, #20]
 8005058:	429a      	cmp	r2, r3
 800505a:	d307      	bcc.n	800506c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	f003 0301 	and.w	r3, r3, #1
 8005066:	2b00      	cmp	r3, #0
 8005068:	d1f2      	bne.n	8005050 <HAL_DMA_IRQHandler+0x2cc>
 800506a:	e000      	b.n	800506e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800506c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	2201      	movs	r2, #1
 8005072:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	2200      	movs	r2, #0
 800507a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005082:	2b00      	cmp	r3, #0
 8005084:	d005      	beq.n	8005092 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800508a:	6878      	ldr	r0, [r7, #4]
 800508c:	4798      	blx	r3
 800508e:	e000      	b.n	8005092 <HAL_DMA_IRQHandler+0x30e>
        return;
 8005090:	bf00      	nop
    }
  }
}
 8005092:	3718      	adds	r7, #24
 8005094:	46bd      	mov	sp, r7
 8005096:	bd80      	pop	{r7, pc}

08005098 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8005098:	b480      	push	{r7}
 800509a:	b083      	sub	sp, #12
 800509c:	af00      	add	r7, sp, #0
 800509e:	6078      	str	r0, [r7, #4]
  return hdma->State;
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80050a6:	b2db      	uxtb	r3, r3
}
 80050a8:	4618      	mov	r0, r3
 80050aa:	370c      	adds	r7, #12
 80050ac:	46bd      	mov	sp, r7
 80050ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050b2:	4770      	bx	lr

080050b4 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 80050b4:	b480      	push	{r7}
 80050b6:	b083      	sub	sp, #12
 80050b8:	af00      	add	r7, sp, #0
 80050ba:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 80050c0:	4618      	mov	r0, r3
 80050c2:	370c      	adds	r7, #12
 80050c4:	46bd      	mov	sp, r7
 80050c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ca:	4770      	bx	lr

080050cc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80050cc:	b480      	push	{r7}
 80050ce:	b085      	sub	sp, #20
 80050d0:	af00      	add	r7, sp, #0
 80050d2:	60f8      	str	r0, [r7, #12]
 80050d4:	60b9      	str	r1, [r7, #8]
 80050d6:	607a      	str	r2, [r7, #4]
 80050d8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	681a      	ldr	r2, [r3, #0]
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80050e8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	683a      	ldr	r2, [r7, #0]
 80050f0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	689b      	ldr	r3, [r3, #8]
 80050f6:	2b40      	cmp	r3, #64	; 0x40
 80050f8:	d108      	bne.n	800510c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	687a      	ldr	r2, [r7, #4]
 8005100:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	68ba      	ldr	r2, [r7, #8]
 8005108:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800510a:	e007      	b.n	800511c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	68ba      	ldr	r2, [r7, #8]
 8005112:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	687a      	ldr	r2, [r7, #4]
 800511a:	60da      	str	r2, [r3, #12]
}
 800511c:	bf00      	nop
 800511e:	3714      	adds	r7, #20
 8005120:	46bd      	mov	sp, r7
 8005122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005126:	4770      	bx	lr

08005128 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005128:	b480      	push	{r7}
 800512a:	b085      	sub	sp, #20
 800512c:	af00      	add	r7, sp, #0
 800512e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	b2db      	uxtb	r3, r3
 8005136:	3b10      	subs	r3, #16
 8005138:	4a14      	ldr	r2, [pc, #80]	; (800518c <DMA_CalcBaseAndBitshift+0x64>)
 800513a:	fba2 2303 	umull	r2, r3, r2, r3
 800513e:	091b      	lsrs	r3, r3, #4
 8005140:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8005142:	4a13      	ldr	r2, [pc, #76]	; (8005190 <DMA_CalcBaseAndBitshift+0x68>)
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	4413      	add	r3, r2
 8005148:	781b      	ldrb	r3, [r3, #0]
 800514a:	461a      	mov	r2, r3
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	2b03      	cmp	r3, #3
 8005154:	d909      	bls.n	800516a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800515e:	f023 0303 	bic.w	r3, r3, #3
 8005162:	1d1a      	adds	r2, r3, #4
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	659a      	str	r2, [r3, #88]	; 0x58
 8005168:	e007      	b.n	800517a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005172:	f023 0303 	bic.w	r3, r3, #3
 8005176:	687a      	ldr	r2, [r7, #4]
 8005178:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800517e:	4618      	mov	r0, r3
 8005180:	3714      	adds	r7, #20
 8005182:	46bd      	mov	sp, r7
 8005184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005188:	4770      	bx	lr
 800518a:	bf00      	nop
 800518c:	aaaaaaab 	.word	0xaaaaaaab
 8005190:	0800d7a8 	.word	0x0800d7a8

08005194 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005194:	b480      	push	{r7}
 8005196:	b085      	sub	sp, #20
 8005198:	af00      	add	r7, sp, #0
 800519a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800519c:	2300      	movs	r3, #0
 800519e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051a4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	699b      	ldr	r3, [r3, #24]
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d11f      	bne.n	80051ee <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80051ae:	68bb      	ldr	r3, [r7, #8]
 80051b0:	2b03      	cmp	r3, #3
 80051b2:	d856      	bhi.n	8005262 <DMA_CheckFifoParam+0xce>
 80051b4:	a201      	add	r2, pc, #4	; (adr r2, 80051bc <DMA_CheckFifoParam+0x28>)
 80051b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051ba:	bf00      	nop
 80051bc:	080051cd 	.word	0x080051cd
 80051c0:	080051df 	.word	0x080051df
 80051c4:	080051cd 	.word	0x080051cd
 80051c8:	08005263 	.word	0x08005263
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051d0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d046      	beq.n	8005266 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80051d8:	2301      	movs	r3, #1
 80051da:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80051dc:	e043      	b.n	8005266 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051e2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80051e6:	d140      	bne.n	800526a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80051e8:	2301      	movs	r3, #1
 80051ea:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80051ec:	e03d      	b.n	800526a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	699b      	ldr	r3, [r3, #24]
 80051f2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80051f6:	d121      	bne.n	800523c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80051f8:	68bb      	ldr	r3, [r7, #8]
 80051fa:	2b03      	cmp	r3, #3
 80051fc:	d837      	bhi.n	800526e <DMA_CheckFifoParam+0xda>
 80051fe:	a201      	add	r2, pc, #4	; (adr r2, 8005204 <DMA_CheckFifoParam+0x70>)
 8005200:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005204:	08005215 	.word	0x08005215
 8005208:	0800521b 	.word	0x0800521b
 800520c:	08005215 	.word	0x08005215
 8005210:	0800522d 	.word	0x0800522d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8005214:	2301      	movs	r3, #1
 8005216:	73fb      	strb	r3, [r7, #15]
      break;
 8005218:	e030      	b.n	800527c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800521e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005222:	2b00      	cmp	r3, #0
 8005224:	d025      	beq.n	8005272 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8005226:	2301      	movs	r3, #1
 8005228:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800522a:	e022      	b.n	8005272 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005230:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005234:	d11f      	bne.n	8005276 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8005236:	2301      	movs	r3, #1
 8005238:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800523a:	e01c      	b.n	8005276 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800523c:	68bb      	ldr	r3, [r7, #8]
 800523e:	2b02      	cmp	r3, #2
 8005240:	d903      	bls.n	800524a <DMA_CheckFifoParam+0xb6>
 8005242:	68bb      	ldr	r3, [r7, #8]
 8005244:	2b03      	cmp	r3, #3
 8005246:	d003      	beq.n	8005250 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8005248:	e018      	b.n	800527c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800524a:	2301      	movs	r3, #1
 800524c:	73fb      	strb	r3, [r7, #15]
      break;
 800524e:	e015      	b.n	800527c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005254:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005258:	2b00      	cmp	r3, #0
 800525a:	d00e      	beq.n	800527a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800525c:	2301      	movs	r3, #1
 800525e:	73fb      	strb	r3, [r7, #15]
      break;
 8005260:	e00b      	b.n	800527a <DMA_CheckFifoParam+0xe6>
      break;
 8005262:	bf00      	nop
 8005264:	e00a      	b.n	800527c <DMA_CheckFifoParam+0xe8>
      break;
 8005266:	bf00      	nop
 8005268:	e008      	b.n	800527c <DMA_CheckFifoParam+0xe8>
      break;
 800526a:	bf00      	nop
 800526c:	e006      	b.n	800527c <DMA_CheckFifoParam+0xe8>
      break;
 800526e:	bf00      	nop
 8005270:	e004      	b.n	800527c <DMA_CheckFifoParam+0xe8>
      break;
 8005272:	bf00      	nop
 8005274:	e002      	b.n	800527c <DMA_CheckFifoParam+0xe8>
      break;   
 8005276:	bf00      	nop
 8005278:	e000      	b.n	800527c <DMA_CheckFifoParam+0xe8>
      break;
 800527a:	bf00      	nop
    }
  } 
  
  return status; 
 800527c:	7bfb      	ldrb	r3, [r7, #15]
}
 800527e:	4618      	mov	r0, r3
 8005280:	3714      	adds	r7, #20
 8005282:	46bd      	mov	sp, r7
 8005284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005288:	4770      	bx	lr
 800528a:	bf00      	nop

0800528c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800528c:	b480      	push	{r7}
 800528e:	b089      	sub	sp, #36	; 0x24
 8005290:	af00      	add	r7, sp, #0
 8005292:	6078      	str	r0, [r7, #4]
 8005294:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005296:	2300      	movs	r3, #0
 8005298:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800529a:	2300      	movs	r3, #0
 800529c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800529e:	2300      	movs	r3, #0
 80052a0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80052a2:	2300      	movs	r3, #0
 80052a4:	61fb      	str	r3, [r7, #28]
 80052a6:	e159      	b.n	800555c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80052a8:	2201      	movs	r2, #1
 80052aa:	69fb      	ldr	r3, [r7, #28]
 80052ac:	fa02 f303 	lsl.w	r3, r2, r3
 80052b0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80052b2:	683b      	ldr	r3, [r7, #0]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	697a      	ldr	r2, [r7, #20]
 80052b8:	4013      	ands	r3, r2
 80052ba:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80052bc:	693a      	ldr	r2, [r7, #16]
 80052be:	697b      	ldr	r3, [r7, #20]
 80052c0:	429a      	cmp	r2, r3
 80052c2:	f040 8148 	bne.w	8005556 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80052c6:	683b      	ldr	r3, [r7, #0]
 80052c8:	685b      	ldr	r3, [r3, #4]
 80052ca:	f003 0303 	and.w	r3, r3, #3
 80052ce:	2b01      	cmp	r3, #1
 80052d0:	d005      	beq.n	80052de <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80052d2:	683b      	ldr	r3, [r7, #0]
 80052d4:	685b      	ldr	r3, [r3, #4]
 80052d6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80052da:	2b02      	cmp	r3, #2
 80052dc:	d130      	bne.n	8005340 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	689b      	ldr	r3, [r3, #8]
 80052e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80052e4:	69fb      	ldr	r3, [r7, #28]
 80052e6:	005b      	lsls	r3, r3, #1
 80052e8:	2203      	movs	r2, #3
 80052ea:	fa02 f303 	lsl.w	r3, r2, r3
 80052ee:	43db      	mvns	r3, r3
 80052f0:	69ba      	ldr	r2, [r7, #24]
 80052f2:	4013      	ands	r3, r2
 80052f4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80052f6:	683b      	ldr	r3, [r7, #0]
 80052f8:	68da      	ldr	r2, [r3, #12]
 80052fa:	69fb      	ldr	r3, [r7, #28]
 80052fc:	005b      	lsls	r3, r3, #1
 80052fe:	fa02 f303 	lsl.w	r3, r2, r3
 8005302:	69ba      	ldr	r2, [r7, #24]
 8005304:	4313      	orrs	r3, r2
 8005306:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	69ba      	ldr	r2, [r7, #24]
 800530c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	685b      	ldr	r3, [r3, #4]
 8005312:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005314:	2201      	movs	r2, #1
 8005316:	69fb      	ldr	r3, [r7, #28]
 8005318:	fa02 f303 	lsl.w	r3, r2, r3
 800531c:	43db      	mvns	r3, r3
 800531e:	69ba      	ldr	r2, [r7, #24]
 8005320:	4013      	ands	r3, r2
 8005322:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005324:	683b      	ldr	r3, [r7, #0]
 8005326:	685b      	ldr	r3, [r3, #4]
 8005328:	091b      	lsrs	r3, r3, #4
 800532a:	f003 0201 	and.w	r2, r3, #1
 800532e:	69fb      	ldr	r3, [r7, #28]
 8005330:	fa02 f303 	lsl.w	r3, r2, r3
 8005334:	69ba      	ldr	r2, [r7, #24]
 8005336:	4313      	orrs	r3, r2
 8005338:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	69ba      	ldr	r2, [r7, #24]
 800533e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005340:	683b      	ldr	r3, [r7, #0]
 8005342:	685b      	ldr	r3, [r3, #4]
 8005344:	f003 0303 	and.w	r3, r3, #3
 8005348:	2b03      	cmp	r3, #3
 800534a:	d017      	beq.n	800537c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	68db      	ldr	r3, [r3, #12]
 8005350:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005352:	69fb      	ldr	r3, [r7, #28]
 8005354:	005b      	lsls	r3, r3, #1
 8005356:	2203      	movs	r2, #3
 8005358:	fa02 f303 	lsl.w	r3, r2, r3
 800535c:	43db      	mvns	r3, r3
 800535e:	69ba      	ldr	r2, [r7, #24]
 8005360:	4013      	ands	r3, r2
 8005362:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005364:	683b      	ldr	r3, [r7, #0]
 8005366:	689a      	ldr	r2, [r3, #8]
 8005368:	69fb      	ldr	r3, [r7, #28]
 800536a:	005b      	lsls	r3, r3, #1
 800536c:	fa02 f303 	lsl.w	r3, r2, r3
 8005370:	69ba      	ldr	r2, [r7, #24]
 8005372:	4313      	orrs	r3, r2
 8005374:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	69ba      	ldr	r2, [r7, #24]
 800537a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800537c:	683b      	ldr	r3, [r7, #0]
 800537e:	685b      	ldr	r3, [r3, #4]
 8005380:	f003 0303 	and.w	r3, r3, #3
 8005384:	2b02      	cmp	r3, #2
 8005386:	d123      	bne.n	80053d0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005388:	69fb      	ldr	r3, [r7, #28]
 800538a:	08da      	lsrs	r2, r3, #3
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	3208      	adds	r2, #8
 8005390:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005394:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005396:	69fb      	ldr	r3, [r7, #28]
 8005398:	f003 0307 	and.w	r3, r3, #7
 800539c:	009b      	lsls	r3, r3, #2
 800539e:	220f      	movs	r2, #15
 80053a0:	fa02 f303 	lsl.w	r3, r2, r3
 80053a4:	43db      	mvns	r3, r3
 80053a6:	69ba      	ldr	r2, [r7, #24]
 80053a8:	4013      	ands	r3, r2
 80053aa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80053ac:	683b      	ldr	r3, [r7, #0]
 80053ae:	691a      	ldr	r2, [r3, #16]
 80053b0:	69fb      	ldr	r3, [r7, #28]
 80053b2:	f003 0307 	and.w	r3, r3, #7
 80053b6:	009b      	lsls	r3, r3, #2
 80053b8:	fa02 f303 	lsl.w	r3, r2, r3
 80053bc:	69ba      	ldr	r2, [r7, #24]
 80053be:	4313      	orrs	r3, r2
 80053c0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80053c2:	69fb      	ldr	r3, [r7, #28]
 80053c4:	08da      	lsrs	r2, r3, #3
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	3208      	adds	r2, #8
 80053ca:	69b9      	ldr	r1, [r7, #24]
 80053cc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80053d6:	69fb      	ldr	r3, [r7, #28]
 80053d8:	005b      	lsls	r3, r3, #1
 80053da:	2203      	movs	r2, #3
 80053dc:	fa02 f303 	lsl.w	r3, r2, r3
 80053e0:	43db      	mvns	r3, r3
 80053e2:	69ba      	ldr	r2, [r7, #24]
 80053e4:	4013      	ands	r3, r2
 80053e6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80053e8:	683b      	ldr	r3, [r7, #0]
 80053ea:	685b      	ldr	r3, [r3, #4]
 80053ec:	f003 0203 	and.w	r2, r3, #3
 80053f0:	69fb      	ldr	r3, [r7, #28]
 80053f2:	005b      	lsls	r3, r3, #1
 80053f4:	fa02 f303 	lsl.w	r3, r2, r3
 80053f8:	69ba      	ldr	r2, [r7, #24]
 80053fa:	4313      	orrs	r3, r2
 80053fc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	69ba      	ldr	r2, [r7, #24]
 8005402:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005404:	683b      	ldr	r3, [r7, #0]
 8005406:	685b      	ldr	r3, [r3, #4]
 8005408:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800540c:	2b00      	cmp	r3, #0
 800540e:	f000 80a2 	beq.w	8005556 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005412:	2300      	movs	r3, #0
 8005414:	60fb      	str	r3, [r7, #12]
 8005416:	4b57      	ldr	r3, [pc, #348]	; (8005574 <HAL_GPIO_Init+0x2e8>)
 8005418:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800541a:	4a56      	ldr	r2, [pc, #344]	; (8005574 <HAL_GPIO_Init+0x2e8>)
 800541c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005420:	6453      	str	r3, [r2, #68]	; 0x44
 8005422:	4b54      	ldr	r3, [pc, #336]	; (8005574 <HAL_GPIO_Init+0x2e8>)
 8005424:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005426:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800542a:	60fb      	str	r3, [r7, #12]
 800542c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800542e:	4a52      	ldr	r2, [pc, #328]	; (8005578 <HAL_GPIO_Init+0x2ec>)
 8005430:	69fb      	ldr	r3, [r7, #28]
 8005432:	089b      	lsrs	r3, r3, #2
 8005434:	3302      	adds	r3, #2
 8005436:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800543a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800543c:	69fb      	ldr	r3, [r7, #28]
 800543e:	f003 0303 	and.w	r3, r3, #3
 8005442:	009b      	lsls	r3, r3, #2
 8005444:	220f      	movs	r2, #15
 8005446:	fa02 f303 	lsl.w	r3, r2, r3
 800544a:	43db      	mvns	r3, r3
 800544c:	69ba      	ldr	r2, [r7, #24]
 800544e:	4013      	ands	r3, r2
 8005450:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	4a49      	ldr	r2, [pc, #292]	; (800557c <HAL_GPIO_Init+0x2f0>)
 8005456:	4293      	cmp	r3, r2
 8005458:	d019      	beq.n	800548e <HAL_GPIO_Init+0x202>
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	4a48      	ldr	r2, [pc, #288]	; (8005580 <HAL_GPIO_Init+0x2f4>)
 800545e:	4293      	cmp	r3, r2
 8005460:	d013      	beq.n	800548a <HAL_GPIO_Init+0x1fe>
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	4a47      	ldr	r2, [pc, #284]	; (8005584 <HAL_GPIO_Init+0x2f8>)
 8005466:	4293      	cmp	r3, r2
 8005468:	d00d      	beq.n	8005486 <HAL_GPIO_Init+0x1fa>
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	4a46      	ldr	r2, [pc, #280]	; (8005588 <HAL_GPIO_Init+0x2fc>)
 800546e:	4293      	cmp	r3, r2
 8005470:	d007      	beq.n	8005482 <HAL_GPIO_Init+0x1f6>
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	4a45      	ldr	r2, [pc, #276]	; (800558c <HAL_GPIO_Init+0x300>)
 8005476:	4293      	cmp	r3, r2
 8005478:	d101      	bne.n	800547e <HAL_GPIO_Init+0x1f2>
 800547a:	2304      	movs	r3, #4
 800547c:	e008      	b.n	8005490 <HAL_GPIO_Init+0x204>
 800547e:	2307      	movs	r3, #7
 8005480:	e006      	b.n	8005490 <HAL_GPIO_Init+0x204>
 8005482:	2303      	movs	r3, #3
 8005484:	e004      	b.n	8005490 <HAL_GPIO_Init+0x204>
 8005486:	2302      	movs	r3, #2
 8005488:	e002      	b.n	8005490 <HAL_GPIO_Init+0x204>
 800548a:	2301      	movs	r3, #1
 800548c:	e000      	b.n	8005490 <HAL_GPIO_Init+0x204>
 800548e:	2300      	movs	r3, #0
 8005490:	69fa      	ldr	r2, [r7, #28]
 8005492:	f002 0203 	and.w	r2, r2, #3
 8005496:	0092      	lsls	r2, r2, #2
 8005498:	4093      	lsls	r3, r2
 800549a:	69ba      	ldr	r2, [r7, #24]
 800549c:	4313      	orrs	r3, r2
 800549e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80054a0:	4935      	ldr	r1, [pc, #212]	; (8005578 <HAL_GPIO_Init+0x2ec>)
 80054a2:	69fb      	ldr	r3, [r7, #28]
 80054a4:	089b      	lsrs	r3, r3, #2
 80054a6:	3302      	adds	r3, #2
 80054a8:	69ba      	ldr	r2, [r7, #24]
 80054aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80054ae:	4b38      	ldr	r3, [pc, #224]	; (8005590 <HAL_GPIO_Init+0x304>)
 80054b0:	689b      	ldr	r3, [r3, #8]
 80054b2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80054b4:	693b      	ldr	r3, [r7, #16]
 80054b6:	43db      	mvns	r3, r3
 80054b8:	69ba      	ldr	r2, [r7, #24]
 80054ba:	4013      	ands	r3, r2
 80054bc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80054be:	683b      	ldr	r3, [r7, #0]
 80054c0:	685b      	ldr	r3, [r3, #4]
 80054c2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d003      	beq.n	80054d2 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80054ca:	69ba      	ldr	r2, [r7, #24]
 80054cc:	693b      	ldr	r3, [r7, #16]
 80054ce:	4313      	orrs	r3, r2
 80054d0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80054d2:	4a2f      	ldr	r2, [pc, #188]	; (8005590 <HAL_GPIO_Init+0x304>)
 80054d4:	69bb      	ldr	r3, [r7, #24]
 80054d6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80054d8:	4b2d      	ldr	r3, [pc, #180]	; (8005590 <HAL_GPIO_Init+0x304>)
 80054da:	68db      	ldr	r3, [r3, #12]
 80054dc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80054de:	693b      	ldr	r3, [r7, #16]
 80054e0:	43db      	mvns	r3, r3
 80054e2:	69ba      	ldr	r2, [r7, #24]
 80054e4:	4013      	ands	r3, r2
 80054e6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80054e8:	683b      	ldr	r3, [r7, #0]
 80054ea:	685b      	ldr	r3, [r3, #4]
 80054ec:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d003      	beq.n	80054fc <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80054f4:	69ba      	ldr	r2, [r7, #24]
 80054f6:	693b      	ldr	r3, [r7, #16]
 80054f8:	4313      	orrs	r3, r2
 80054fa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80054fc:	4a24      	ldr	r2, [pc, #144]	; (8005590 <HAL_GPIO_Init+0x304>)
 80054fe:	69bb      	ldr	r3, [r7, #24]
 8005500:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005502:	4b23      	ldr	r3, [pc, #140]	; (8005590 <HAL_GPIO_Init+0x304>)
 8005504:	685b      	ldr	r3, [r3, #4]
 8005506:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005508:	693b      	ldr	r3, [r7, #16]
 800550a:	43db      	mvns	r3, r3
 800550c:	69ba      	ldr	r2, [r7, #24]
 800550e:	4013      	ands	r3, r2
 8005510:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005512:	683b      	ldr	r3, [r7, #0]
 8005514:	685b      	ldr	r3, [r3, #4]
 8005516:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800551a:	2b00      	cmp	r3, #0
 800551c:	d003      	beq.n	8005526 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800551e:	69ba      	ldr	r2, [r7, #24]
 8005520:	693b      	ldr	r3, [r7, #16]
 8005522:	4313      	orrs	r3, r2
 8005524:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005526:	4a1a      	ldr	r2, [pc, #104]	; (8005590 <HAL_GPIO_Init+0x304>)
 8005528:	69bb      	ldr	r3, [r7, #24]
 800552a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800552c:	4b18      	ldr	r3, [pc, #96]	; (8005590 <HAL_GPIO_Init+0x304>)
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005532:	693b      	ldr	r3, [r7, #16]
 8005534:	43db      	mvns	r3, r3
 8005536:	69ba      	ldr	r2, [r7, #24]
 8005538:	4013      	ands	r3, r2
 800553a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800553c:	683b      	ldr	r3, [r7, #0]
 800553e:	685b      	ldr	r3, [r3, #4]
 8005540:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005544:	2b00      	cmp	r3, #0
 8005546:	d003      	beq.n	8005550 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8005548:	69ba      	ldr	r2, [r7, #24]
 800554a:	693b      	ldr	r3, [r7, #16]
 800554c:	4313      	orrs	r3, r2
 800554e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005550:	4a0f      	ldr	r2, [pc, #60]	; (8005590 <HAL_GPIO_Init+0x304>)
 8005552:	69bb      	ldr	r3, [r7, #24]
 8005554:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005556:	69fb      	ldr	r3, [r7, #28]
 8005558:	3301      	adds	r3, #1
 800555a:	61fb      	str	r3, [r7, #28]
 800555c:	69fb      	ldr	r3, [r7, #28]
 800555e:	2b0f      	cmp	r3, #15
 8005560:	f67f aea2 	bls.w	80052a8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005564:	bf00      	nop
 8005566:	bf00      	nop
 8005568:	3724      	adds	r7, #36	; 0x24
 800556a:	46bd      	mov	sp, r7
 800556c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005570:	4770      	bx	lr
 8005572:	bf00      	nop
 8005574:	40023800 	.word	0x40023800
 8005578:	40013800 	.word	0x40013800
 800557c:	40020000 	.word	0x40020000
 8005580:	40020400 	.word	0x40020400
 8005584:	40020800 	.word	0x40020800
 8005588:	40020c00 	.word	0x40020c00
 800558c:	40021000 	.word	0x40021000
 8005590:	40013c00 	.word	0x40013c00

08005594 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005594:	b480      	push	{r7}
 8005596:	b085      	sub	sp, #20
 8005598:	af00      	add	r7, sp, #0
 800559a:	6078      	str	r0, [r7, #4]
 800559c:	460b      	mov	r3, r1
 800559e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	691a      	ldr	r2, [r3, #16]
 80055a4:	887b      	ldrh	r3, [r7, #2]
 80055a6:	4013      	ands	r3, r2
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d002      	beq.n	80055b2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80055ac:	2301      	movs	r3, #1
 80055ae:	73fb      	strb	r3, [r7, #15]
 80055b0:	e001      	b.n	80055b6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80055b2:	2300      	movs	r3, #0
 80055b4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80055b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80055b8:	4618      	mov	r0, r3
 80055ba:	3714      	adds	r7, #20
 80055bc:	46bd      	mov	sp, r7
 80055be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c2:	4770      	bx	lr

080055c4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80055c4:	b480      	push	{r7}
 80055c6:	b083      	sub	sp, #12
 80055c8:	af00      	add	r7, sp, #0
 80055ca:	6078      	str	r0, [r7, #4]
 80055cc:	460b      	mov	r3, r1
 80055ce:	807b      	strh	r3, [r7, #2]
 80055d0:	4613      	mov	r3, r2
 80055d2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80055d4:	787b      	ldrb	r3, [r7, #1]
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d003      	beq.n	80055e2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80055da:	887a      	ldrh	r2, [r7, #2]
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80055e0:	e003      	b.n	80055ea <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80055e2:	887b      	ldrh	r3, [r7, #2]
 80055e4:	041a      	lsls	r2, r3, #16
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	619a      	str	r2, [r3, #24]
}
 80055ea:	bf00      	nop
 80055ec:	370c      	adds	r7, #12
 80055ee:	46bd      	mov	sp, r7
 80055f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055f4:	4770      	bx	lr

080055f6 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80055f6:	b480      	push	{r7}
 80055f8:	b085      	sub	sp, #20
 80055fa:	af00      	add	r7, sp, #0
 80055fc:	6078      	str	r0, [r7, #4]
 80055fe:	460b      	mov	r3, r1
 8005600:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	695b      	ldr	r3, [r3, #20]
 8005606:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8005608:	887a      	ldrh	r2, [r7, #2]
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	4013      	ands	r3, r2
 800560e:	041a      	lsls	r2, r3, #16
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	43d9      	mvns	r1, r3
 8005614:	887b      	ldrh	r3, [r7, #2]
 8005616:	400b      	ands	r3, r1
 8005618:	431a      	orrs	r2, r3
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	619a      	str	r2, [r3, #24]
}
 800561e:	bf00      	nop
 8005620:	3714      	adds	r7, #20
 8005622:	46bd      	mov	sp, r7
 8005624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005628:	4770      	bx	lr
	...

0800562c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800562c:	b580      	push	{r7, lr}
 800562e:	b084      	sub	sp, #16
 8005630:	af00      	add	r7, sp, #0
 8005632:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	2b00      	cmp	r3, #0
 8005638:	d101      	bne.n	800563e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800563a:	2301      	movs	r3, #1
 800563c:	e12b      	b.n	8005896 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005644:	b2db      	uxtb	r3, r3
 8005646:	2b00      	cmp	r3, #0
 8005648:	d106      	bne.n	8005658 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	2200      	movs	r2, #0
 800564e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8005652:	6878      	ldr	r0, [r7, #4]
 8005654:	f7fe f9c8 	bl	80039e8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	2224      	movs	r2, #36	; 0x24
 800565c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	681a      	ldr	r2, [r3, #0]
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	f022 0201 	bic.w	r2, r2, #1
 800566e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	681a      	ldr	r2, [r3, #0]
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800567e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	681a      	ldr	r2, [r3, #0]
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800568e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005690:	f003 f8bc 	bl	800880c <HAL_RCC_GetPCLK1Freq>
 8005694:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	685b      	ldr	r3, [r3, #4]
 800569a:	4a81      	ldr	r2, [pc, #516]	; (80058a0 <HAL_I2C_Init+0x274>)
 800569c:	4293      	cmp	r3, r2
 800569e:	d807      	bhi.n	80056b0 <HAL_I2C_Init+0x84>
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	4a80      	ldr	r2, [pc, #512]	; (80058a4 <HAL_I2C_Init+0x278>)
 80056a4:	4293      	cmp	r3, r2
 80056a6:	bf94      	ite	ls
 80056a8:	2301      	movls	r3, #1
 80056aa:	2300      	movhi	r3, #0
 80056ac:	b2db      	uxtb	r3, r3
 80056ae:	e006      	b.n	80056be <HAL_I2C_Init+0x92>
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	4a7d      	ldr	r2, [pc, #500]	; (80058a8 <HAL_I2C_Init+0x27c>)
 80056b4:	4293      	cmp	r3, r2
 80056b6:	bf94      	ite	ls
 80056b8:	2301      	movls	r3, #1
 80056ba:	2300      	movhi	r3, #0
 80056bc:	b2db      	uxtb	r3, r3
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d001      	beq.n	80056c6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80056c2:	2301      	movs	r3, #1
 80056c4:	e0e7      	b.n	8005896 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	4a78      	ldr	r2, [pc, #480]	; (80058ac <HAL_I2C_Init+0x280>)
 80056ca:	fba2 2303 	umull	r2, r3, r2, r3
 80056ce:	0c9b      	lsrs	r3, r3, #18
 80056d0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	685b      	ldr	r3, [r3, #4]
 80056d8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	68ba      	ldr	r2, [r7, #8]
 80056e2:	430a      	orrs	r2, r1
 80056e4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	6a1b      	ldr	r3, [r3, #32]
 80056ec:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	685b      	ldr	r3, [r3, #4]
 80056f4:	4a6a      	ldr	r2, [pc, #424]	; (80058a0 <HAL_I2C_Init+0x274>)
 80056f6:	4293      	cmp	r3, r2
 80056f8:	d802      	bhi.n	8005700 <HAL_I2C_Init+0xd4>
 80056fa:	68bb      	ldr	r3, [r7, #8]
 80056fc:	3301      	adds	r3, #1
 80056fe:	e009      	b.n	8005714 <HAL_I2C_Init+0xe8>
 8005700:	68bb      	ldr	r3, [r7, #8]
 8005702:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8005706:	fb02 f303 	mul.w	r3, r2, r3
 800570a:	4a69      	ldr	r2, [pc, #420]	; (80058b0 <HAL_I2C_Init+0x284>)
 800570c:	fba2 2303 	umull	r2, r3, r2, r3
 8005710:	099b      	lsrs	r3, r3, #6
 8005712:	3301      	adds	r3, #1
 8005714:	687a      	ldr	r2, [r7, #4]
 8005716:	6812      	ldr	r2, [r2, #0]
 8005718:	430b      	orrs	r3, r1
 800571a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	69db      	ldr	r3, [r3, #28]
 8005722:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8005726:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	685b      	ldr	r3, [r3, #4]
 800572e:	495c      	ldr	r1, [pc, #368]	; (80058a0 <HAL_I2C_Init+0x274>)
 8005730:	428b      	cmp	r3, r1
 8005732:	d819      	bhi.n	8005768 <HAL_I2C_Init+0x13c>
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	1e59      	subs	r1, r3, #1
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	685b      	ldr	r3, [r3, #4]
 800573c:	005b      	lsls	r3, r3, #1
 800573e:	fbb1 f3f3 	udiv	r3, r1, r3
 8005742:	1c59      	adds	r1, r3, #1
 8005744:	f640 73fc 	movw	r3, #4092	; 0xffc
 8005748:	400b      	ands	r3, r1
 800574a:	2b00      	cmp	r3, #0
 800574c:	d00a      	beq.n	8005764 <HAL_I2C_Init+0x138>
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	1e59      	subs	r1, r3, #1
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	685b      	ldr	r3, [r3, #4]
 8005756:	005b      	lsls	r3, r3, #1
 8005758:	fbb1 f3f3 	udiv	r3, r1, r3
 800575c:	3301      	adds	r3, #1
 800575e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005762:	e051      	b.n	8005808 <HAL_I2C_Init+0x1dc>
 8005764:	2304      	movs	r3, #4
 8005766:	e04f      	b.n	8005808 <HAL_I2C_Init+0x1dc>
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	689b      	ldr	r3, [r3, #8]
 800576c:	2b00      	cmp	r3, #0
 800576e:	d111      	bne.n	8005794 <HAL_I2C_Init+0x168>
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	1e58      	subs	r0, r3, #1
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	6859      	ldr	r1, [r3, #4]
 8005778:	460b      	mov	r3, r1
 800577a:	005b      	lsls	r3, r3, #1
 800577c:	440b      	add	r3, r1
 800577e:	fbb0 f3f3 	udiv	r3, r0, r3
 8005782:	3301      	adds	r3, #1
 8005784:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005788:	2b00      	cmp	r3, #0
 800578a:	bf0c      	ite	eq
 800578c:	2301      	moveq	r3, #1
 800578e:	2300      	movne	r3, #0
 8005790:	b2db      	uxtb	r3, r3
 8005792:	e012      	b.n	80057ba <HAL_I2C_Init+0x18e>
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	1e58      	subs	r0, r3, #1
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	6859      	ldr	r1, [r3, #4]
 800579c:	460b      	mov	r3, r1
 800579e:	009b      	lsls	r3, r3, #2
 80057a0:	440b      	add	r3, r1
 80057a2:	0099      	lsls	r1, r3, #2
 80057a4:	440b      	add	r3, r1
 80057a6:	fbb0 f3f3 	udiv	r3, r0, r3
 80057aa:	3301      	adds	r3, #1
 80057ac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	bf0c      	ite	eq
 80057b4:	2301      	moveq	r3, #1
 80057b6:	2300      	movne	r3, #0
 80057b8:	b2db      	uxtb	r3, r3
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d001      	beq.n	80057c2 <HAL_I2C_Init+0x196>
 80057be:	2301      	movs	r3, #1
 80057c0:	e022      	b.n	8005808 <HAL_I2C_Init+0x1dc>
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	689b      	ldr	r3, [r3, #8]
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d10e      	bne.n	80057e8 <HAL_I2C_Init+0x1bc>
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	1e58      	subs	r0, r3, #1
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	6859      	ldr	r1, [r3, #4]
 80057d2:	460b      	mov	r3, r1
 80057d4:	005b      	lsls	r3, r3, #1
 80057d6:	440b      	add	r3, r1
 80057d8:	fbb0 f3f3 	udiv	r3, r0, r3
 80057dc:	3301      	adds	r3, #1
 80057de:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80057e2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80057e6:	e00f      	b.n	8005808 <HAL_I2C_Init+0x1dc>
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	1e58      	subs	r0, r3, #1
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	6859      	ldr	r1, [r3, #4]
 80057f0:	460b      	mov	r3, r1
 80057f2:	009b      	lsls	r3, r3, #2
 80057f4:	440b      	add	r3, r1
 80057f6:	0099      	lsls	r1, r3, #2
 80057f8:	440b      	add	r3, r1
 80057fa:	fbb0 f3f3 	udiv	r3, r0, r3
 80057fe:	3301      	adds	r3, #1
 8005800:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005804:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005808:	6879      	ldr	r1, [r7, #4]
 800580a:	6809      	ldr	r1, [r1, #0]
 800580c:	4313      	orrs	r3, r2
 800580e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	69da      	ldr	r2, [r3, #28]
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	6a1b      	ldr	r3, [r3, #32]
 8005822:	431a      	orrs	r2, r3
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	430a      	orrs	r2, r1
 800582a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	689b      	ldr	r3, [r3, #8]
 8005832:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8005836:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800583a:	687a      	ldr	r2, [r7, #4]
 800583c:	6911      	ldr	r1, [r2, #16]
 800583e:	687a      	ldr	r2, [r7, #4]
 8005840:	68d2      	ldr	r2, [r2, #12]
 8005842:	4311      	orrs	r1, r2
 8005844:	687a      	ldr	r2, [r7, #4]
 8005846:	6812      	ldr	r2, [r2, #0]
 8005848:	430b      	orrs	r3, r1
 800584a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	68db      	ldr	r3, [r3, #12]
 8005852:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	695a      	ldr	r2, [r3, #20]
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	699b      	ldr	r3, [r3, #24]
 800585e:	431a      	orrs	r2, r3
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	430a      	orrs	r2, r1
 8005866:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	681a      	ldr	r2, [r3, #0]
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	f042 0201 	orr.w	r2, r2, #1
 8005876:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	2200      	movs	r2, #0
 800587c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	2220      	movs	r2, #32
 8005882:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	2200      	movs	r2, #0
 800588a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	2200      	movs	r2, #0
 8005890:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005894:	2300      	movs	r3, #0
}
 8005896:	4618      	mov	r0, r3
 8005898:	3710      	adds	r7, #16
 800589a:	46bd      	mov	sp, r7
 800589c:	bd80      	pop	{r7, pc}
 800589e:	bf00      	nop
 80058a0:	000186a0 	.word	0x000186a0
 80058a4:	001e847f 	.word	0x001e847f
 80058a8:	003d08ff 	.word	0x003d08ff
 80058ac:	431bde83 	.word	0x431bde83
 80058b0:	10624dd3 	.word	0x10624dd3

080058b4 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80058b4:	b580      	push	{r7, lr}
 80058b6:	b08c      	sub	sp, #48	; 0x30
 80058b8:	af02      	add	r7, sp, #8
 80058ba:	60f8      	str	r0, [r7, #12]
 80058bc:	607a      	str	r2, [r7, #4]
 80058be:	461a      	mov	r2, r3
 80058c0:	460b      	mov	r3, r1
 80058c2:	817b      	strh	r3, [r7, #10]
 80058c4:	4613      	mov	r3, r2
 80058c6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80058c8:	f7fe fba4 	bl	8004014 <HAL_GetTick>
 80058cc:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80058d4:	b2db      	uxtb	r3, r3
 80058d6:	2b20      	cmp	r3, #32
 80058d8:	f040 820b 	bne.w	8005cf2 <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80058dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058de:	9300      	str	r3, [sp, #0]
 80058e0:	2319      	movs	r3, #25
 80058e2:	2201      	movs	r2, #1
 80058e4:	497c      	ldr	r1, [pc, #496]	; (8005ad8 <HAL_I2C_Master_Receive+0x224>)
 80058e6:	68f8      	ldr	r0, [r7, #12]
 80058e8:	f002 f8f6 	bl	8007ad8 <I2C_WaitOnFlagUntilTimeout>
 80058ec:	4603      	mov	r3, r0
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d001      	beq.n	80058f6 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 80058f2:	2302      	movs	r3, #2
 80058f4:	e1fe      	b.n	8005cf4 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80058fc:	2b01      	cmp	r3, #1
 80058fe:	d101      	bne.n	8005904 <HAL_I2C_Master_Receive+0x50>
 8005900:	2302      	movs	r3, #2
 8005902:	e1f7      	b.n	8005cf4 <HAL_I2C_Master_Receive+0x440>
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	2201      	movs	r2, #1
 8005908:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	f003 0301 	and.w	r3, r3, #1
 8005916:	2b01      	cmp	r3, #1
 8005918:	d007      	beq.n	800592a <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	681a      	ldr	r2, [r3, #0]
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	f042 0201 	orr.w	r2, r2, #1
 8005928:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	681a      	ldr	r2, [r3, #0]
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005938:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	2222      	movs	r2, #34	; 0x22
 800593e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	2210      	movs	r2, #16
 8005946:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	2200      	movs	r2, #0
 800594e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	687a      	ldr	r2, [r7, #4]
 8005954:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	893a      	ldrh	r2, [r7, #8]
 800595a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005960:	b29a      	uxth	r2, r3
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	4a5c      	ldr	r2, [pc, #368]	; (8005adc <HAL_I2C_Master_Receive+0x228>)
 800596a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800596c:	8979      	ldrh	r1, [r7, #10]
 800596e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005970:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005972:	68f8      	ldr	r0, [r7, #12]
 8005974:	f001 fea4 	bl	80076c0 <I2C_MasterRequestRead>
 8005978:	4603      	mov	r3, r0
 800597a:	2b00      	cmp	r3, #0
 800597c:	d001      	beq.n	8005982 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 800597e:	2301      	movs	r3, #1
 8005980:	e1b8      	b.n	8005cf4 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005986:	2b00      	cmp	r3, #0
 8005988:	d113      	bne.n	80059b2 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800598a:	2300      	movs	r3, #0
 800598c:	623b      	str	r3, [r7, #32]
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	695b      	ldr	r3, [r3, #20]
 8005994:	623b      	str	r3, [r7, #32]
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	699b      	ldr	r3, [r3, #24]
 800599c:	623b      	str	r3, [r7, #32]
 800599e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	681a      	ldr	r2, [r3, #0]
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80059ae:	601a      	str	r2, [r3, #0]
 80059b0:	e18c      	b.n	8005ccc <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80059b6:	2b01      	cmp	r3, #1
 80059b8:	d11b      	bne.n	80059f2 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	681a      	ldr	r2, [r3, #0]
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80059c8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80059ca:	2300      	movs	r3, #0
 80059cc:	61fb      	str	r3, [r7, #28]
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	695b      	ldr	r3, [r3, #20]
 80059d4:	61fb      	str	r3, [r7, #28]
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	699b      	ldr	r3, [r3, #24]
 80059dc:	61fb      	str	r3, [r7, #28]
 80059de:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	681a      	ldr	r2, [r3, #0]
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80059ee:	601a      	str	r2, [r3, #0]
 80059f0:	e16c      	b.n	8005ccc <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80059f6:	2b02      	cmp	r3, #2
 80059f8:	d11b      	bne.n	8005a32 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	681a      	ldr	r2, [r3, #0]
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005a08:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	681a      	ldr	r2, [r3, #0]
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005a18:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005a1a:	2300      	movs	r3, #0
 8005a1c:	61bb      	str	r3, [r7, #24]
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	695b      	ldr	r3, [r3, #20]
 8005a24:	61bb      	str	r3, [r7, #24]
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	699b      	ldr	r3, [r3, #24]
 8005a2c:	61bb      	str	r3, [r7, #24]
 8005a2e:	69bb      	ldr	r3, [r7, #24]
 8005a30:	e14c      	b.n	8005ccc <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	681a      	ldr	r2, [r3, #0]
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005a40:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005a42:	2300      	movs	r3, #0
 8005a44:	617b      	str	r3, [r7, #20]
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	695b      	ldr	r3, [r3, #20]
 8005a4c:	617b      	str	r3, [r7, #20]
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	699b      	ldr	r3, [r3, #24]
 8005a54:	617b      	str	r3, [r7, #20]
 8005a56:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8005a58:	e138      	b.n	8005ccc <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005a5e:	2b03      	cmp	r3, #3
 8005a60:	f200 80f1 	bhi.w	8005c46 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005a68:	2b01      	cmp	r3, #1
 8005a6a:	d123      	bne.n	8005ab4 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005a6c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005a6e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005a70:	68f8      	ldr	r0, [r7, #12]
 8005a72:	f002 f9bb 	bl	8007dec <I2C_WaitOnRXNEFlagUntilTimeout>
 8005a76:	4603      	mov	r3, r0
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d001      	beq.n	8005a80 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8005a7c:	2301      	movs	r3, #1
 8005a7e:	e139      	b.n	8005cf4 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	691a      	ldr	r2, [r3, #16]
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a8a:	b2d2      	uxtb	r2, r2
 8005a8c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a92:	1c5a      	adds	r2, r3, #1
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005a9c:	3b01      	subs	r3, #1
 8005a9e:	b29a      	uxth	r2, r3
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005aa8:	b29b      	uxth	r3, r3
 8005aaa:	3b01      	subs	r3, #1
 8005aac:	b29a      	uxth	r2, r3
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005ab2:	e10b      	b.n	8005ccc <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005ab8:	2b02      	cmp	r3, #2
 8005aba:	d14e      	bne.n	8005b5a <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005abc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005abe:	9300      	str	r3, [sp, #0]
 8005ac0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ac2:	2200      	movs	r2, #0
 8005ac4:	4906      	ldr	r1, [pc, #24]	; (8005ae0 <HAL_I2C_Master_Receive+0x22c>)
 8005ac6:	68f8      	ldr	r0, [r7, #12]
 8005ac8:	f002 f806 	bl	8007ad8 <I2C_WaitOnFlagUntilTimeout>
 8005acc:	4603      	mov	r3, r0
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d008      	beq.n	8005ae4 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8005ad2:	2301      	movs	r3, #1
 8005ad4:	e10e      	b.n	8005cf4 <HAL_I2C_Master_Receive+0x440>
 8005ad6:	bf00      	nop
 8005ad8:	00100002 	.word	0x00100002
 8005adc:	ffff0000 	.word	0xffff0000
 8005ae0:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	681a      	ldr	r2, [r3, #0]
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005af2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	691a      	ldr	r2, [r3, #16]
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005afe:	b2d2      	uxtb	r2, r2
 8005b00:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b06:	1c5a      	adds	r2, r3, #1
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005b10:	3b01      	subs	r3, #1
 8005b12:	b29a      	uxth	r2, r3
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b1c:	b29b      	uxth	r3, r3
 8005b1e:	3b01      	subs	r3, #1
 8005b20:	b29a      	uxth	r2, r3
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	691a      	ldr	r2, [r3, #16]
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b30:	b2d2      	uxtb	r2, r2
 8005b32:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b38:	1c5a      	adds	r2, r3, #1
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005b42:	3b01      	subs	r3, #1
 8005b44:	b29a      	uxth	r2, r3
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b4e:	b29b      	uxth	r3, r3
 8005b50:	3b01      	subs	r3, #1
 8005b52:	b29a      	uxth	r2, r3
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005b58:	e0b8      	b.n	8005ccc <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005b5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b5c:	9300      	str	r3, [sp, #0]
 8005b5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b60:	2200      	movs	r2, #0
 8005b62:	4966      	ldr	r1, [pc, #408]	; (8005cfc <HAL_I2C_Master_Receive+0x448>)
 8005b64:	68f8      	ldr	r0, [r7, #12]
 8005b66:	f001 ffb7 	bl	8007ad8 <I2C_WaitOnFlagUntilTimeout>
 8005b6a:	4603      	mov	r3, r0
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d001      	beq.n	8005b74 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8005b70:	2301      	movs	r3, #1
 8005b72:	e0bf      	b.n	8005cf4 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	681a      	ldr	r2, [r3, #0]
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005b82:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	691a      	ldr	r2, [r3, #16]
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b8e:	b2d2      	uxtb	r2, r2
 8005b90:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b96:	1c5a      	adds	r2, r3, #1
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005ba0:	3b01      	subs	r3, #1
 8005ba2:	b29a      	uxth	r2, r3
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005bac:	b29b      	uxth	r3, r3
 8005bae:	3b01      	subs	r3, #1
 8005bb0:	b29a      	uxth	r2, r3
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005bb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bb8:	9300      	str	r3, [sp, #0]
 8005bba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005bbc:	2200      	movs	r2, #0
 8005bbe:	494f      	ldr	r1, [pc, #316]	; (8005cfc <HAL_I2C_Master_Receive+0x448>)
 8005bc0:	68f8      	ldr	r0, [r7, #12]
 8005bc2:	f001 ff89 	bl	8007ad8 <I2C_WaitOnFlagUntilTimeout>
 8005bc6:	4603      	mov	r3, r0
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d001      	beq.n	8005bd0 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8005bcc:	2301      	movs	r3, #1
 8005bce:	e091      	b.n	8005cf4 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	681a      	ldr	r2, [r3, #0]
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005bde:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	691a      	ldr	r2, [r3, #16]
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bea:	b2d2      	uxtb	r2, r2
 8005bec:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bf2:	1c5a      	adds	r2, r3, #1
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005bfc:	3b01      	subs	r3, #1
 8005bfe:	b29a      	uxth	r2, r3
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c08:	b29b      	uxth	r3, r3
 8005c0a:	3b01      	subs	r3, #1
 8005c0c:	b29a      	uxth	r2, r3
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	691a      	ldr	r2, [r3, #16]
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c1c:	b2d2      	uxtb	r2, r2
 8005c1e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c24:	1c5a      	adds	r2, r3, #1
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005c2e:	3b01      	subs	r3, #1
 8005c30:	b29a      	uxth	r2, r3
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c3a:	b29b      	uxth	r3, r3
 8005c3c:	3b01      	subs	r3, #1
 8005c3e:	b29a      	uxth	r2, r3
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005c44:	e042      	b.n	8005ccc <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005c46:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005c48:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005c4a:	68f8      	ldr	r0, [r7, #12]
 8005c4c:	f002 f8ce 	bl	8007dec <I2C_WaitOnRXNEFlagUntilTimeout>
 8005c50:	4603      	mov	r3, r0
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d001      	beq.n	8005c5a <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8005c56:	2301      	movs	r3, #1
 8005c58:	e04c      	b.n	8005cf4 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	691a      	ldr	r2, [r3, #16]
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c64:	b2d2      	uxtb	r2, r2
 8005c66:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c6c:	1c5a      	adds	r2, r3, #1
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005c76:	3b01      	subs	r3, #1
 8005c78:	b29a      	uxth	r2, r3
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c82:	b29b      	uxth	r3, r3
 8005c84:	3b01      	subs	r3, #1
 8005c86:	b29a      	uxth	r2, r3
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	695b      	ldr	r3, [r3, #20]
 8005c92:	f003 0304 	and.w	r3, r3, #4
 8005c96:	2b04      	cmp	r3, #4
 8005c98:	d118      	bne.n	8005ccc <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	691a      	ldr	r2, [r3, #16]
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ca4:	b2d2      	uxtb	r2, r2
 8005ca6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cac:	1c5a      	adds	r2, r3, #1
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005cb6:	3b01      	subs	r3, #1
 8005cb8:	b29a      	uxth	r2, r3
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005cc2:	b29b      	uxth	r3, r3
 8005cc4:	3b01      	subs	r3, #1
 8005cc6:	b29a      	uxth	r2, r3
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	f47f aec2 	bne.w	8005a5a <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	2220      	movs	r2, #32
 8005cda:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	2200      	movs	r2, #0
 8005ce2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	2200      	movs	r2, #0
 8005cea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005cee:	2300      	movs	r3, #0
 8005cf0:	e000      	b.n	8005cf4 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 8005cf2:	2302      	movs	r3, #2
  }
}
 8005cf4:	4618      	mov	r0, r3
 8005cf6:	3728      	adds	r7, #40	; 0x28
 8005cf8:	46bd      	mov	sp, r7
 8005cfa:	bd80      	pop	{r7, pc}
 8005cfc:	00010004 	.word	0x00010004

08005d00 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005d00:	b580      	push	{r7, lr}
 8005d02:	b088      	sub	sp, #32
 8005d04:	af02      	add	r7, sp, #8
 8005d06:	60f8      	str	r0, [r7, #12]
 8005d08:	4608      	mov	r0, r1
 8005d0a:	4611      	mov	r1, r2
 8005d0c:	461a      	mov	r2, r3
 8005d0e:	4603      	mov	r3, r0
 8005d10:	817b      	strh	r3, [r7, #10]
 8005d12:	460b      	mov	r3, r1
 8005d14:	813b      	strh	r3, [r7, #8]
 8005d16:	4613      	mov	r3, r2
 8005d18:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005d1a:	f7fe f97b 	bl	8004014 <HAL_GetTick>
 8005d1e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005d26:	b2db      	uxtb	r3, r3
 8005d28:	2b20      	cmp	r3, #32
 8005d2a:	f040 80d9 	bne.w	8005ee0 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005d2e:	697b      	ldr	r3, [r7, #20]
 8005d30:	9300      	str	r3, [sp, #0]
 8005d32:	2319      	movs	r3, #25
 8005d34:	2201      	movs	r2, #1
 8005d36:	496d      	ldr	r1, [pc, #436]	; (8005eec <HAL_I2C_Mem_Write+0x1ec>)
 8005d38:	68f8      	ldr	r0, [r7, #12]
 8005d3a:	f001 fecd 	bl	8007ad8 <I2C_WaitOnFlagUntilTimeout>
 8005d3e:	4603      	mov	r3, r0
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d001      	beq.n	8005d48 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8005d44:	2302      	movs	r3, #2
 8005d46:	e0cc      	b.n	8005ee2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005d4e:	2b01      	cmp	r3, #1
 8005d50:	d101      	bne.n	8005d56 <HAL_I2C_Mem_Write+0x56>
 8005d52:	2302      	movs	r3, #2
 8005d54:	e0c5      	b.n	8005ee2 <HAL_I2C_Mem_Write+0x1e2>
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	2201      	movs	r2, #1
 8005d5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	f003 0301 	and.w	r3, r3, #1
 8005d68:	2b01      	cmp	r3, #1
 8005d6a:	d007      	beq.n	8005d7c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	681a      	ldr	r2, [r3, #0]
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	f042 0201 	orr.w	r2, r2, #1
 8005d7a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	681a      	ldr	r2, [r3, #0]
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005d8a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	2221      	movs	r2, #33	; 0x21
 8005d90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	2240      	movs	r2, #64	; 0x40
 8005d98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	2200      	movs	r2, #0
 8005da0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	6a3a      	ldr	r2, [r7, #32]
 8005da6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8005dac:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005db2:	b29a      	uxth	r2, r3
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	4a4d      	ldr	r2, [pc, #308]	; (8005ef0 <HAL_I2C_Mem_Write+0x1f0>)
 8005dbc:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005dbe:	88f8      	ldrh	r0, [r7, #6]
 8005dc0:	893a      	ldrh	r2, [r7, #8]
 8005dc2:	8979      	ldrh	r1, [r7, #10]
 8005dc4:	697b      	ldr	r3, [r7, #20]
 8005dc6:	9301      	str	r3, [sp, #4]
 8005dc8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005dca:	9300      	str	r3, [sp, #0]
 8005dcc:	4603      	mov	r3, r0
 8005dce:	68f8      	ldr	r0, [r7, #12]
 8005dd0:	f001 fd44 	bl	800785c <I2C_RequestMemoryWrite>
 8005dd4:	4603      	mov	r3, r0
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d052      	beq.n	8005e80 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8005dda:	2301      	movs	r3, #1
 8005ddc:	e081      	b.n	8005ee2 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005dde:	697a      	ldr	r2, [r7, #20]
 8005de0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005de2:	68f8      	ldr	r0, [r7, #12]
 8005de4:	f001 ff4e 	bl	8007c84 <I2C_WaitOnTXEFlagUntilTimeout>
 8005de8:	4603      	mov	r3, r0
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d00d      	beq.n	8005e0a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005df2:	2b04      	cmp	r3, #4
 8005df4:	d107      	bne.n	8005e06 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	681a      	ldr	r2, [r3, #0]
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005e04:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005e06:	2301      	movs	r3, #1
 8005e08:	e06b      	b.n	8005ee2 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e0e:	781a      	ldrb	r2, [r3, #0]
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e1a:	1c5a      	adds	r2, r3, #1
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005e24:	3b01      	subs	r3, #1
 8005e26:	b29a      	uxth	r2, r3
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005e30:	b29b      	uxth	r3, r3
 8005e32:	3b01      	subs	r3, #1
 8005e34:	b29a      	uxth	r2, r3
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	695b      	ldr	r3, [r3, #20]
 8005e40:	f003 0304 	and.w	r3, r3, #4
 8005e44:	2b04      	cmp	r3, #4
 8005e46:	d11b      	bne.n	8005e80 <HAL_I2C_Mem_Write+0x180>
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d017      	beq.n	8005e80 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e54:	781a      	ldrb	r2, [r3, #0]
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e60:	1c5a      	adds	r2, r3, #1
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005e6a:	3b01      	subs	r3, #1
 8005e6c:	b29a      	uxth	r2, r3
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005e76:	b29b      	uxth	r3, r3
 8005e78:	3b01      	subs	r3, #1
 8005e7a:	b29a      	uxth	r2, r3
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d1aa      	bne.n	8005dde <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005e88:	697a      	ldr	r2, [r7, #20]
 8005e8a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005e8c:	68f8      	ldr	r0, [r7, #12]
 8005e8e:	f001 ff3a 	bl	8007d06 <I2C_WaitOnBTFFlagUntilTimeout>
 8005e92:	4603      	mov	r3, r0
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d00d      	beq.n	8005eb4 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e9c:	2b04      	cmp	r3, #4
 8005e9e:	d107      	bne.n	8005eb0 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	681a      	ldr	r2, [r3, #0]
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005eae:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005eb0:	2301      	movs	r3, #1
 8005eb2:	e016      	b.n	8005ee2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	681a      	ldr	r2, [r3, #0]
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005ec2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	2220      	movs	r2, #32
 8005ec8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	2200      	movs	r2, #0
 8005ed0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	2200      	movs	r2, #0
 8005ed8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005edc:	2300      	movs	r3, #0
 8005ede:	e000      	b.n	8005ee2 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8005ee0:	2302      	movs	r3, #2
  }
}
 8005ee2:	4618      	mov	r0, r3
 8005ee4:	3718      	adds	r7, #24
 8005ee6:	46bd      	mov	sp, r7
 8005ee8:	bd80      	pop	{r7, pc}
 8005eea:	bf00      	nop
 8005eec:	00100002 	.word	0x00100002
 8005ef0:	ffff0000 	.word	0xffff0000

08005ef4 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8005ef4:	b580      	push	{r7, lr}
 8005ef6:	b088      	sub	sp, #32
 8005ef8:	af00      	add	r7, sp, #0
 8005efa:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8005efc:	2300      	movs	r3, #0
 8005efe:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	685b      	ldr	r3, [r3, #4]
 8005f06:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f0c:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005f14:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f1c:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8005f1e:	7bfb      	ldrb	r3, [r7, #15]
 8005f20:	2b10      	cmp	r3, #16
 8005f22:	d003      	beq.n	8005f2c <HAL_I2C_EV_IRQHandler+0x38>
 8005f24:	7bfb      	ldrb	r3, [r7, #15]
 8005f26:	2b40      	cmp	r3, #64	; 0x40
 8005f28:	f040 80c1 	bne.w	80060ae <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	699b      	ldr	r3, [r3, #24]
 8005f32:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	695b      	ldr	r3, [r3, #20]
 8005f3a:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8005f3c:	69fb      	ldr	r3, [r7, #28]
 8005f3e:	f003 0301 	and.w	r3, r3, #1
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d10d      	bne.n	8005f62 <HAL_I2C_EV_IRQHandler+0x6e>
 8005f46:	693b      	ldr	r3, [r7, #16]
 8005f48:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8005f4c:	d003      	beq.n	8005f56 <HAL_I2C_EV_IRQHandler+0x62>
 8005f4e:	693b      	ldr	r3, [r7, #16]
 8005f50:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8005f54:	d101      	bne.n	8005f5a <HAL_I2C_EV_IRQHandler+0x66>
 8005f56:	2301      	movs	r3, #1
 8005f58:	e000      	b.n	8005f5c <HAL_I2C_EV_IRQHandler+0x68>
 8005f5a:	2300      	movs	r3, #0
 8005f5c:	2b01      	cmp	r3, #1
 8005f5e:	f000 8132 	beq.w	80061c6 <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005f62:	69fb      	ldr	r3, [r7, #28]
 8005f64:	f003 0301 	and.w	r3, r3, #1
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d00c      	beq.n	8005f86 <HAL_I2C_EV_IRQHandler+0x92>
 8005f6c:	697b      	ldr	r3, [r7, #20]
 8005f6e:	0a5b      	lsrs	r3, r3, #9
 8005f70:	f003 0301 	and.w	r3, r3, #1
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d006      	beq.n	8005f86 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8005f78:	6878      	ldr	r0, [r7, #4]
 8005f7a:	f001 ffbc 	bl	8007ef6 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8005f7e:	6878      	ldr	r0, [r7, #4]
 8005f80:	f000 fd83 	bl	8006a8a <I2C_Master_SB>
 8005f84:	e092      	b.n	80060ac <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005f86:	69fb      	ldr	r3, [r7, #28]
 8005f88:	08db      	lsrs	r3, r3, #3
 8005f8a:	f003 0301 	and.w	r3, r3, #1
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d009      	beq.n	8005fa6 <HAL_I2C_EV_IRQHandler+0xb2>
 8005f92:	697b      	ldr	r3, [r7, #20]
 8005f94:	0a5b      	lsrs	r3, r3, #9
 8005f96:	f003 0301 	and.w	r3, r3, #1
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d003      	beq.n	8005fa6 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8005f9e:	6878      	ldr	r0, [r7, #4]
 8005fa0:	f000 fdf9 	bl	8006b96 <I2C_Master_ADD10>
 8005fa4:	e082      	b.n	80060ac <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005fa6:	69fb      	ldr	r3, [r7, #28]
 8005fa8:	085b      	lsrs	r3, r3, #1
 8005faa:	f003 0301 	and.w	r3, r3, #1
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d009      	beq.n	8005fc6 <HAL_I2C_EV_IRQHandler+0xd2>
 8005fb2:	697b      	ldr	r3, [r7, #20]
 8005fb4:	0a5b      	lsrs	r3, r3, #9
 8005fb6:	f003 0301 	and.w	r3, r3, #1
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d003      	beq.n	8005fc6 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8005fbe:	6878      	ldr	r0, [r7, #4]
 8005fc0:	f000 fe13 	bl	8006bea <I2C_Master_ADDR>
 8005fc4:	e072      	b.n	80060ac <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8005fc6:	69bb      	ldr	r3, [r7, #24]
 8005fc8:	089b      	lsrs	r3, r3, #2
 8005fca:	f003 0301 	and.w	r3, r3, #1
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d03b      	beq.n	800604a <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	685b      	ldr	r3, [r3, #4]
 8005fd8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005fdc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005fe0:	f000 80f3 	beq.w	80061ca <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005fe4:	69fb      	ldr	r3, [r7, #28]
 8005fe6:	09db      	lsrs	r3, r3, #7
 8005fe8:	f003 0301 	and.w	r3, r3, #1
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d00f      	beq.n	8006010 <HAL_I2C_EV_IRQHandler+0x11c>
 8005ff0:	697b      	ldr	r3, [r7, #20]
 8005ff2:	0a9b      	lsrs	r3, r3, #10
 8005ff4:	f003 0301 	and.w	r3, r3, #1
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d009      	beq.n	8006010 <HAL_I2C_EV_IRQHandler+0x11c>
 8005ffc:	69fb      	ldr	r3, [r7, #28]
 8005ffe:	089b      	lsrs	r3, r3, #2
 8006000:	f003 0301 	and.w	r3, r3, #1
 8006004:	2b00      	cmp	r3, #0
 8006006:	d103      	bne.n	8006010 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8006008:	6878      	ldr	r0, [r7, #4]
 800600a:	f000 f9f3 	bl	80063f4 <I2C_MasterTransmit_TXE>
 800600e:	e04d      	b.n	80060ac <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006010:	69fb      	ldr	r3, [r7, #28]
 8006012:	089b      	lsrs	r3, r3, #2
 8006014:	f003 0301 	and.w	r3, r3, #1
 8006018:	2b00      	cmp	r3, #0
 800601a:	f000 80d6 	beq.w	80061ca <HAL_I2C_EV_IRQHandler+0x2d6>
 800601e:	697b      	ldr	r3, [r7, #20]
 8006020:	0a5b      	lsrs	r3, r3, #9
 8006022:	f003 0301 	and.w	r3, r3, #1
 8006026:	2b00      	cmp	r3, #0
 8006028:	f000 80cf 	beq.w	80061ca <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 800602c:	7bbb      	ldrb	r3, [r7, #14]
 800602e:	2b21      	cmp	r3, #33	; 0x21
 8006030:	d103      	bne.n	800603a <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8006032:	6878      	ldr	r0, [r7, #4]
 8006034:	f000 fa7a 	bl	800652c <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006038:	e0c7      	b.n	80061ca <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 800603a:	7bfb      	ldrb	r3, [r7, #15]
 800603c:	2b40      	cmp	r3, #64	; 0x40
 800603e:	f040 80c4 	bne.w	80061ca <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8006042:	6878      	ldr	r0, [r7, #4]
 8006044:	f000 fae8 	bl	8006618 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006048:	e0bf      	b.n	80061ca <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	685b      	ldr	r3, [r3, #4]
 8006050:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006054:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006058:	f000 80b7 	beq.w	80061ca <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800605c:	69fb      	ldr	r3, [r7, #28]
 800605e:	099b      	lsrs	r3, r3, #6
 8006060:	f003 0301 	and.w	r3, r3, #1
 8006064:	2b00      	cmp	r3, #0
 8006066:	d00f      	beq.n	8006088 <HAL_I2C_EV_IRQHandler+0x194>
 8006068:	697b      	ldr	r3, [r7, #20]
 800606a:	0a9b      	lsrs	r3, r3, #10
 800606c:	f003 0301 	and.w	r3, r3, #1
 8006070:	2b00      	cmp	r3, #0
 8006072:	d009      	beq.n	8006088 <HAL_I2C_EV_IRQHandler+0x194>
 8006074:	69fb      	ldr	r3, [r7, #28]
 8006076:	089b      	lsrs	r3, r3, #2
 8006078:	f003 0301 	and.w	r3, r3, #1
 800607c:	2b00      	cmp	r3, #0
 800607e:	d103      	bne.n	8006088 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8006080:	6878      	ldr	r0, [r7, #4]
 8006082:	f000 fb5d 	bl	8006740 <I2C_MasterReceive_RXNE>
 8006086:	e011      	b.n	80060ac <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006088:	69fb      	ldr	r3, [r7, #28]
 800608a:	089b      	lsrs	r3, r3, #2
 800608c:	f003 0301 	and.w	r3, r3, #1
 8006090:	2b00      	cmp	r3, #0
 8006092:	f000 809a 	beq.w	80061ca <HAL_I2C_EV_IRQHandler+0x2d6>
 8006096:	697b      	ldr	r3, [r7, #20]
 8006098:	0a5b      	lsrs	r3, r3, #9
 800609a:	f003 0301 	and.w	r3, r3, #1
 800609e:	2b00      	cmp	r3, #0
 80060a0:	f000 8093 	beq.w	80061ca <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 80060a4:	6878      	ldr	r0, [r7, #4]
 80060a6:	f000 fc06 	bl	80068b6 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80060aa:	e08e      	b.n	80061ca <HAL_I2C_EV_IRQHandler+0x2d6>
 80060ac:	e08d      	b.n	80061ca <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d004      	beq.n	80060c0 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	695b      	ldr	r3, [r3, #20]
 80060bc:	61fb      	str	r3, [r7, #28]
 80060be:	e007      	b.n	80060d0 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	699b      	ldr	r3, [r3, #24]
 80060c6:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	695b      	ldr	r3, [r3, #20]
 80060ce:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80060d0:	69fb      	ldr	r3, [r7, #28]
 80060d2:	085b      	lsrs	r3, r3, #1
 80060d4:	f003 0301 	and.w	r3, r3, #1
 80060d8:	2b00      	cmp	r3, #0
 80060da:	d012      	beq.n	8006102 <HAL_I2C_EV_IRQHandler+0x20e>
 80060dc:	697b      	ldr	r3, [r7, #20]
 80060de:	0a5b      	lsrs	r3, r3, #9
 80060e0:	f003 0301 	and.w	r3, r3, #1
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	d00c      	beq.n	8006102 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d003      	beq.n	80060f8 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	699b      	ldr	r3, [r3, #24]
 80060f6:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 80060f8:	69b9      	ldr	r1, [r7, #24]
 80060fa:	6878      	ldr	r0, [r7, #4]
 80060fc:	f000 ffc4 	bl	8007088 <I2C_Slave_ADDR>
 8006100:	e066      	b.n	80061d0 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006102:	69fb      	ldr	r3, [r7, #28]
 8006104:	091b      	lsrs	r3, r3, #4
 8006106:	f003 0301 	and.w	r3, r3, #1
 800610a:	2b00      	cmp	r3, #0
 800610c:	d009      	beq.n	8006122 <HAL_I2C_EV_IRQHandler+0x22e>
 800610e:	697b      	ldr	r3, [r7, #20]
 8006110:	0a5b      	lsrs	r3, r3, #9
 8006112:	f003 0301 	and.w	r3, r3, #1
 8006116:	2b00      	cmp	r3, #0
 8006118:	d003      	beq.n	8006122 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 800611a:	6878      	ldr	r0, [r7, #4]
 800611c:	f000 fffe 	bl	800711c <I2C_Slave_STOPF>
 8006120:	e056      	b.n	80061d0 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8006122:	7bbb      	ldrb	r3, [r7, #14]
 8006124:	2b21      	cmp	r3, #33	; 0x21
 8006126:	d002      	beq.n	800612e <HAL_I2C_EV_IRQHandler+0x23a>
 8006128:	7bbb      	ldrb	r3, [r7, #14]
 800612a:	2b29      	cmp	r3, #41	; 0x29
 800612c:	d125      	bne.n	800617a <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800612e:	69fb      	ldr	r3, [r7, #28]
 8006130:	09db      	lsrs	r3, r3, #7
 8006132:	f003 0301 	and.w	r3, r3, #1
 8006136:	2b00      	cmp	r3, #0
 8006138:	d00f      	beq.n	800615a <HAL_I2C_EV_IRQHandler+0x266>
 800613a:	697b      	ldr	r3, [r7, #20]
 800613c:	0a9b      	lsrs	r3, r3, #10
 800613e:	f003 0301 	and.w	r3, r3, #1
 8006142:	2b00      	cmp	r3, #0
 8006144:	d009      	beq.n	800615a <HAL_I2C_EV_IRQHandler+0x266>
 8006146:	69fb      	ldr	r3, [r7, #28]
 8006148:	089b      	lsrs	r3, r3, #2
 800614a:	f003 0301 	and.w	r3, r3, #1
 800614e:	2b00      	cmp	r3, #0
 8006150:	d103      	bne.n	800615a <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8006152:	6878      	ldr	r0, [r7, #4]
 8006154:	f000 feda 	bl	8006f0c <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006158:	e039      	b.n	80061ce <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800615a:	69fb      	ldr	r3, [r7, #28]
 800615c:	089b      	lsrs	r3, r3, #2
 800615e:	f003 0301 	and.w	r3, r3, #1
 8006162:	2b00      	cmp	r3, #0
 8006164:	d033      	beq.n	80061ce <HAL_I2C_EV_IRQHandler+0x2da>
 8006166:	697b      	ldr	r3, [r7, #20]
 8006168:	0a5b      	lsrs	r3, r3, #9
 800616a:	f003 0301 	and.w	r3, r3, #1
 800616e:	2b00      	cmp	r3, #0
 8006170:	d02d      	beq.n	80061ce <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8006172:	6878      	ldr	r0, [r7, #4]
 8006174:	f000 ff07 	bl	8006f86 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006178:	e029      	b.n	80061ce <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800617a:	69fb      	ldr	r3, [r7, #28]
 800617c:	099b      	lsrs	r3, r3, #6
 800617e:	f003 0301 	and.w	r3, r3, #1
 8006182:	2b00      	cmp	r3, #0
 8006184:	d00f      	beq.n	80061a6 <HAL_I2C_EV_IRQHandler+0x2b2>
 8006186:	697b      	ldr	r3, [r7, #20]
 8006188:	0a9b      	lsrs	r3, r3, #10
 800618a:	f003 0301 	and.w	r3, r3, #1
 800618e:	2b00      	cmp	r3, #0
 8006190:	d009      	beq.n	80061a6 <HAL_I2C_EV_IRQHandler+0x2b2>
 8006192:	69fb      	ldr	r3, [r7, #28]
 8006194:	089b      	lsrs	r3, r3, #2
 8006196:	f003 0301 	and.w	r3, r3, #1
 800619a:	2b00      	cmp	r3, #0
 800619c:	d103      	bne.n	80061a6 <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 800619e:	6878      	ldr	r0, [r7, #4]
 80061a0:	f000 ff12 	bl	8006fc8 <I2C_SlaveReceive_RXNE>
 80061a4:	e014      	b.n	80061d0 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80061a6:	69fb      	ldr	r3, [r7, #28]
 80061a8:	089b      	lsrs	r3, r3, #2
 80061aa:	f003 0301 	and.w	r3, r3, #1
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d00e      	beq.n	80061d0 <HAL_I2C_EV_IRQHandler+0x2dc>
 80061b2:	697b      	ldr	r3, [r7, #20]
 80061b4:	0a5b      	lsrs	r3, r3, #9
 80061b6:	f003 0301 	and.w	r3, r3, #1
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d008      	beq.n	80061d0 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 80061be:	6878      	ldr	r0, [r7, #4]
 80061c0:	f000 ff40 	bl	8007044 <I2C_SlaveReceive_BTF>
 80061c4:	e004      	b.n	80061d0 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 80061c6:	bf00      	nop
 80061c8:	e002      	b.n	80061d0 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80061ca:	bf00      	nop
 80061cc:	e000      	b.n	80061d0 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80061ce:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 80061d0:	3720      	adds	r7, #32
 80061d2:	46bd      	mov	sp, r7
 80061d4:	bd80      	pop	{r7, pc}

080061d6 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80061d6:	b580      	push	{r7, lr}
 80061d8:	b08a      	sub	sp, #40	; 0x28
 80061da:	af00      	add	r7, sp, #0
 80061dc:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	695b      	ldr	r3, [r3, #20]
 80061e4:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	685b      	ldr	r3, [r3, #4]
 80061ec:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 80061ee:	2300      	movs	r3, #0
 80061f0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80061f8:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80061fa:	6a3b      	ldr	r3, [r7, #32]
 80061fc:	0a1b      	lsrs	r3, r3, #8
 80061fe:	f003 0301 	and.w	r3, r3, #1
 8006202:	2b00      	cmp	r3, #0
 8006204:	d00e      	beq.n	8006224 <HAL_I2C_ER_IRQHandler+0x4e>
 8006206:	69fb      	ldr	r3, [r7, #28]
 8006208:	0a1b      	lsrs	r3, r3, #8
 800620a:	f003 0301 	and.w	r3, r3, #1
 800620e:	2b00      	cmp	r3, #0
 8006210:	d008      	beq.n	8006224 <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8006212:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006214:	f043 0301 	orr.w	r3, r3, #1
 8006218:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8006222:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8006224:	6a3b      	ldr	r3, [r7, #32]
 8006226:	0a5b      	lsrs	r3, r3, #9
 8006228:	f003 0301 	and.w	r3, r3, #1
 800622c:	2b00      	cmp	r3, #0
 800622e:	d00e      	beq.n	800624e <HAL_I2C_ER_IRQHandler+0x78>
 8006230:	69fb      	ldr	r3, [r7, #28]
 8006232:	0a1b      	lsrs	r3, r3, #8
 8006234:	f003 0301 	and.w	r3, r3, #1
 8006238:	2b00      	cmp	r3, #0
 800623a:	d008      	beq.n	800624e <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 800623c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800623e:	f043 0302 	orr.w	r3, r3, #2
 8006242:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	f46f 7200 	mvn.w	r2, #512	; 0x200
 800624c:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800624e:	6a3b      	ldr	r3, [r7, #32]
 8006250:	0a9b      	lsrs	r3, r3, #10
 8006252:	f003 0301 	and.w	r3, r3, #1
 8006256:	2b00      	cmp	r3, #0
 8006258:	d03f      	beq.n	80062da <HAL_I2C_ER_IRQHandler+0x104>
 800625a:	69fb      	ldr	r3, [r7, #28]
 800625c:	0a1b      	lsrs	r3, r3, #8
 800625e:	f003 0301 	and.w	r3, r3, #1
 8006262:	2b00      	cmp	r3, #0
 8006264:	d039      	beq.n	80062da <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 8006266:	7efb      	ldrb	r3, [r7, #27]
 8006268:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800626e:	b29b      	uxth	r3, r3
 8006270:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006278:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800627e:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8006280:	7ebb      	ldrb	r3, [r7, #26]
 8006282:	2b20      	cmp	r3, #32
 8006284:	d112      	bne.n	80062ac <HAL_I2C_ER_IRQHandler+0xd6>
 8006286:	697b      	ldr	r3, [r7, #20]
 8006288:	2b00      	cmp	r3, #0
 800628a:	d10f      	bne.n	80062ac <HAL_I2C_ER_IRQHandler+0xd6>
 800628c:	7cfb      	ldrb	r3, [r7, #19]
 800628e:	2b21      	cmp	r3, #33	; 0x21
 8006290:	d008      	beq.n	80062a4 <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8006292:	7cfb      	ldrb	r3, [r7, #19]
 8006294:	2b29      	cmp	r3, #41	; 0x29
 8006296:	d005      	beq.n	80062a4 <HAL_I2C_ER_IRQHandler+0xce>
 8006298:	7cfb      	ldrb	r3, [r7, #19]
 800629a:	2b28      	cmp	r3, #40	; 0x28
 800629c:	d106      	bne.n	80062ac <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	2b21      	cmp	r3, #33	; 0x21
 80062a2:	d103      	bne.n	80062ac <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 80062a4:	6878      	ldr	r0, [r7, #4]
 80062a6:	f001 f869 	bl	800737c <I2C_Slave_AF>
 80062aa:	e016      	b.n	80062da <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80062b4:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 80062b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062b8:	f043 0304 	orr.w	r3, r3, #4
 80062bc:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80062be:	7efb      	ldrb	r3, [r7, #27]
 80062c0:	2b10      	cmp	r3, #16
 80062c2:	d002      	beq.n	80062ca <HAL_I2C_ER_IRQHandler+0xf4>
 80062c4:	7efb      	ldrb	r3, [r7, #27]
 80062c6:	2b40      	cmp	r3, #64	; 0x40
 80062c8:	d107      	bne.n	80062da <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	681a      	ldr	r2, [r3, #0]
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80062d8:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80062da:	6a3b      	ldr	r3, [r7, #32]
 80062dc:	0adb      	lsrs	r3, r3, #11
 80062de:	f003 0301 	and.w	r3, r3, #1
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d00e      	beq.n	8006304 <HAL_I2C_ER_IRQHandler+0x12e>
 80062e6:	69fb      	ldr	r3, [r7, #28]
 80062e8:	0a1b      	lsrs	r3, r3, #8
 80062ea:	f003 0301 	and.w	r3, r3, #1
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d008      	beq.n	8006304 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 80062f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062f4:	f043 0308 	orr.w	r3, r3, #8
 80062f8:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 8006302:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8006304:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006306:	2b00      	cmp	r3, #0
 8006308:	d008      	beq.n	800631c <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800630e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006310:	431a      	orrs	r2, r3
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 8006316:	6878      	ldr	r0, [r7, #4]
 8006318:	f001 f8a0 	bl	800745c <I2C_ITError>
  }
}
 800631c:	bf00      	nop
 800631e:	3728      	adds	r7, #40	; 0x28
 8006320:	46bd      	mov	sp, r7
 8006322:	bd80      	pop	{r7, pc}

08006324 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006324:	b480      	push	{r7}
 8006326:	b083      	sub	sp, #12
 8006328:	af00      	add	r7, sp, #0
 800632a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 800632c:	bf00      	nop
 800632e:	370c      	adds	r7, #12
 8006330:	46bd      	mov	sp, r7
 8006332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006336:	4770      	bx	lr

08006338 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006338:	b480      	push	{r7}
 800633a:	b083      	sub	sp, #12
 800633c:	af00      	add	r7, sp, #0
 800633e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8006340:	bf00      	nop
 8006342:	370c      	adds	r7, #12
 8006344:	46bd      	mov	sp, r7
 8006346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800634a:	4770      	bx	lr

0800634c <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800634c:	b480      	push	{r7}
 800634e:	b083      	sub	sp, #12
 8006350:	af00      	add	r7, sp, #0
 8006352:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8006354:	bf00      	nop
 8006356:	370c      	adds	r7, #12
 8006358:	46bd      	mov	sp, r7
 800635a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800635e:	4770      	bx	lr

08006360 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006360:	b480      	push	{r7}
 8006362:	b083      	sub	sp, #12
 8006364:	af00      	add	r7, sp, #0
 8006366:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8006368:	bf00      	nop
 800636a:	370c      	adds	r7, #12
 800636c:	46bd      	mov	sp, r7
 800636e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006372:	4770      	bx	lr

08006374 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8006374:	b480      	push	{r7}
 8006376:	b083      	sub	sp, #12
 8006378:	af00      	add	r7, sp, #0
 800637a:	6078      	str	r0, [r7, #4]
 800637c:	460b      	mov	r3, r1
 800637e:	70fb      	strb	r3, [r7, #3]
 8006380:	4613      	mov	r3, r2
 8006382:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8006384:	bf00      	nop
 8006386:	370c      	adds	r7, #12
 8006388:	46bd      	mov	sp, r7
 800638a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800638e:	4770      	bx	lr

08006390 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006390:	b480      	push	{r7}
 8006392:	b083      	sub	sp, #12
 8006394:	af00      	add	r7, sp, #0
 8006396:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8006398:	bf00      	nop
 800639a:	370c      	adds	r7, #12
 800639c:	46bd      	mov	sp, r7
 800639e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063a2:	4770      	bx	lr

080063a4 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80063a4:	b480      	push	{r7}
 80063a6:	b083      	sub	sp, #12
 80063a8:	af00      	add	r7, sp, #0
 80063aa:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 80063ac:	bf00      	nop
 80063ae:	370c      	adds	r7, #12
 80063b0:	46bd      	mov	sp, r7
 80063b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b6:	4770      	bx	lr

080063b8 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80063b8:	b480      	push	{r7}
 80063ba:	b083      	sub	sp, #12
 80063bc:	af00      	add	r7, sp, #0
 80063be:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 80063c0:	bf00      	nop
 80063c2:	370c      	adds	r7, #12
 80063c4:	46bd      	mov	sp, r7
 80063c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ca:	4770      	bx	lr

080063cc <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80063cc:	b480      	push	{r7}
 80063ce:	b083      	sub	sp, #12
 80063d0:	af00      	add	r7, sp, #0
 80063d2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80063d4:	bf00      	nop
 80063d6:	370c      	adds	r7, #12
 80063d8:	46bd      	mov	sp, r7
 80063da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063de:	4770      	bx	lr

080063e0 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80063e0:	b480      	push	{r7}
 80063e2:	b083      	sub	sp, #12
 80063e4:	af00      	add	r7, sp, #0
 80063e6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80063e8:	bf00      	nop
 80063ea:	370c      	adds	r7, #12
 80063ec:	46bd      	mov	sp, r7
 80063ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063f2:	4770      	bx	lr

080063f4 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80063f4:	b580      	push	{r7, lr}
 80063f6:	b084      	sub	sp, #16
 80063f8:	af00      	add	r7, sp, #0
 80063fa:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006402:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800640a:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006410:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006416:	2b00      	cmp	r3, #0
 8006418:	d150      	bne.n	80064bc <I2C_MasterTransmit_TXE+0xc8>
 800641a:	7bfb      	ldrb	r3, [r7, #15]
 800641c:	2b21      	cmp	r3, #33	; 0x21
 800641e:	d14d      	bne.n	80064bc <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8006420:	68bb      	ldr	r3, [r7, #8]
 8006422:	2b08      	cmp	r3, #8
 8006424:	d01d      	beq.n	8006462 <I2C_MasterTransmit_TXE+0x6e>
 8006426:	68bb      	ldr	r3, [r7, #8]
 8006428:	2b20      	cmp	r3, #32
 800642a:	d01a      	beq.n	8006462 <I2C_MasterTransmit_TXE+0x6e>
 800642c:	68bb      	ldr	r3, [r7, #8]
 800642e:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006432:	d016      	beq.n	8006462 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	685a      	ldr	r2, [r3, #4]
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006442:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	2211      	movs	r2, #17
 8006448:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	2200      	movs	r2, #0
 800644e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	2220      	movs	r2, #32
 8006456:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 800645a:	6878      	ldr	r0, [r7, #4]
 800645c:	f7ff ff62 	bl	8006324 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8006460:	e060      	b.n	8006524 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	685a      	ldr	r2, [r3, #4]
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006470:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	681a      	ldr	r2, [r3, #0]
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006480:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	2200      	movs	r2, #0
 8006486:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	2220      	movs	r2, #32
 800648c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006496:	b2db      	uxtb	r3, r3
 8006498:	2b40      	cmp	r3, #64	; 0x40
 800649a:	d107      	bne.n	80064ac <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	2200      	movs	r2, #0
 80064a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 80064a4:	6878      	ldr	r0, [r7, #4]
 80064a6:	f7ff ff7d 	bl	80063a4 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80064aa:	e03b      	b.n	8006524 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	2200      	movs	r2, #0
 80064b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80064b4:	6878      	ldr	r0, [r7, #4]
 80064b6:	f7ff ff35 	bl	8006324 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80064ba:	e033      	b.n	8006524 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 80064bc:	7bfb      	ldrb	r3, [r7, #15]
 80064be:	2b21      	cmp	r3, #33	; 0x21
 80064c0:	d005      	beq.n	80064ce <I2C_MasterTransmit_TXE+0xda>
 80064c2:	7bbb      	ldrb	r3, [r7, #14]
 80064c4:	2b40      	cmp	r3, #64	; 0x40
 80064c6:	d12d      	bne.n	8006524 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 80064c8:	7bfb      	ldrb	r3, [r7, #15]
 80064ca:	2b22      	cmp	r3, #34	; 0x22
 80064cc:	d12a      	bne.n	8006524 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80064d2:	b29b      	uxth	r3, r3
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d108      	bne.n	80064ea <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	685a      	ldr	r2, [r3, #4]
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80064e6:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 80064e8:	e01c      	b.n	8006524 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80064f0:	b2db      	uxtb	r3, r3
 80064f2:	2b40      	cmp	r3, #64	; 0x40
 80064f4:	d103      	bne.n	80064fe <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 80064f6:	6878      	ldr	r0, [r7, #4]
 80064f8:	f000 f88e 	bl	8006618 <I2C_MemoryTransmit_TXE_BTF>
}
 80064fc:	e012      	b.n	8006524 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006502:	781a      	ldrb	r2, [r3, #0]
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800650e:	1c5a      	adds	r2, r3, #1
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006518:	b29b      	uxth	r3, r3
 800651a:	3b01      	subs	r3, #1
 800651c:	b29a      	uxth	r2, r3
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8006522:	e7ff      	b.n	8006524 <I2C_MasterTransmit_TXE+0x130>
 8006524:	bf00      	nop
 8006526:	3710      	adds	r7, #16
 8006528:	46bd      	mov	sp, r7
 800652a:	bd80      	pop	{r7, pc}

0800652c <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 800652c:	b580      	push	{r7, lr}
 800652e:	b084      	sub	sp, #16
 8006530:	af00      	add	r7, sp, #0
 8006532:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006538:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006540:	b2db      	uxtb	r3, r3
 8006542:	2b21      	cmp	r3, #33	; 0x21
 8006544:	d164      	bne.n	8006610 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800654a:	b29b      	uxth	r3, r3
 800654c:	2b00      	cmp	r3, #0
 800654e:	d012      	beq.n	8006576 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006554:	781a      	ldrb	r2, [r3, #0]
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006560:	1c5a      	adds	r2, r3, #1
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800656a:	b29b      	uxth	r3, r3
 800656c:	3b01      	subs	r3, #1
 800656e:	b29a      	uxth	r2, r3
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8006574:	e04c      	b.n	8006610 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	2b08      	cmp	r3, #8
 800657a:	d01d      	beq.n	80065b8 <I2C_MasterTransmit_BTF+0x8c>
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	2b20      	cmp	r3, #32
 8006580:	d01a      	beq.n	80065b8 <I2C_MasterTransmit_BTF+0x8c>
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006588:	d016      	beq.n	80065b8 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	685a      	ldr	r2, [r3, #4]
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006598:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	2211      	movs	r2, #17
 800659e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	2200      	movs	r2, #0
 80065a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	2220      	movs	r2, #32
 80065ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80065b0:	6878      	ldr	r0, [r7, #4]
 80065b2:	f7ff feb7 	bl	8006324 <HAL_I2C_MasterTxCpltCallback>
}
 80065b6:	e02b      	b.n	8006610 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	685a      	ldr	r2, [r3, #4]
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80065c6:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	681a      	ldr	r2, [r3, #0]
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80065d6:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	2200      	movs	r2, #0
 80065dc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	2220      	movs	r2, #32
 80065e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80065ec:	b2db      	uxtb	r3, r3
 80065ee:	2b40      	cmp	r3, #64	; 0x40
 80065f0:	d107      	bne.n	8006602 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	2200      	movs	r2, #0
 80065f6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 80065fa:	6878      	ldr	r0, [r7, #4]
 80065fc:	f7ff fed2 	bl	80063a4 <HAL_I2C_MemTxCpltCallback>
}
 8006600:	e006      	b.n	8006610 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	2200      	movs	r2, #0
 8006606:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 800660a:	6878      	ldr	r0, [r7, #4]
 800660c:	f7ff fe8a 	bl	8006324 <HAL_I2C_MasterTxCpltCallback>
}
 8006610:	bf00      	nop
 8006612:	3710      	adds	r7, #16
 8006614:	46bd      	mov	sp, r7
 8006616:	bd80      	pop	{r7, pc}

08006618 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8006618:	b580      	push	{r7, lr}
 800661a:	b084      	sub	sp, #16
 800661c:	af00      	add	r7, sp, #0
 800661e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006626:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800662c:	2b00      	cmp	r3, #0
 800662e:	d11d      	bne.n	800666c <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006634:	2b01      	cmp	r3, #1
 8006636:	d10b      	bne.n	8006650 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800663c:	b2da      	uxtb	r2, r3
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006648:	1c9a      	adds	r2, r3, #2
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 800664e:	e073      	b.n	8006738 <I2C_MemoryTransmit_TXE_BTF+0x120>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006654:	b29b      	uxth	r3, r3
 8006656:	121b      	asrs	r3, r3, #8
 8006658:	b2da      	uxtb	r2, r3
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006664:	1c5a      	adds	r2, r3, #1
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	651a      	str	r2, [r3, #80]	; 0x50
}
 800666a:	e065      	b.n	8006738 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 1U)
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006670:	2b01      	cmp	r3, #1
 8006672:	d10b      	bne.n	800668c <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006678:	b2da      	uxtb	r2, r3
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006684:	1c5a      	adds	r2, r3, #1
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	651a      	str	r2, [r3, #80]	; 0x50
}
 800668a:	e055      	b.n	8006738 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 2U)
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006690:	2b02      	cmp	r3, #2
 8006692:	d151      	bne.n	8006738 <I2C_MemoryTransmit_TXE_BTF+0x120>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8006694:	7bfb      	ldrb	r3, [r7, #15]
 8006696:	2b22      	cmp	r3, #34	; 0x22
 8006698:	d10d      	bne.n	80066b6 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	681a      	ldr	r2, [r3, #0]
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80066a8:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80066ae:	1c5a      	adds	r2, r3, #1
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	651a      	str	r2, [r3, #80]	; 0x50
}
 80066b4:	e040      	b.n	8006738 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80066ba:	b29b      	uxth	r3, r3
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d015      	beq.n	80066ec <I2C_MemoryTransmit_TXE_BTF+0xd4>
 80066c0:	7bfb      	ldrb	r3, [r7, #15]
 80066c2:	2b21      	cmp	r3, #33	; 0x21
 80066c4:	d112      	bne.n	80066ec <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066ca:	781a      	ldrb	r2, [r3, #0]
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066d6:	1c5a      	adds	r2, r3, #1
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80066e0:	b29b      	uxth	r3, r3
 80066e2:	3b01      	subs	r3, #1
 80066e4:	b29a      	uxth	r2, r3
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80066ea:	e025      	b.n	8006738 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80066f0:	b29b      	uxth	r3, r3
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d120      	bne.n	8006738 <I2C_MemoryTransmit_TXE_BTF+0x120>
 80066f6:	7bfb      	ldrb	r3, [r7, #15]
 80066f8:	2b21      	cmp	r3, #33	; 0x21
 80066fa:	d11d      	bne.n	8006738 <I2C_MemoryTransmit_TXE_BTF+0x120>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	685a      	ldr	r2, [r3, #4]
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800670a:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	681a      	ldr	r2, [r3, #0]
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800671a:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	2200      	movs	r2, #0
 8006720:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	2220      	movs	r2, #32
 8006726:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	2200      	movs	r2, #0
 800672e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8006732:	6878      	ldr	r0, [r7, #4]
 8006734:	f7ff fe36 	bl	80063a4 <HAL_I2C_MemTxCpltCallback>
}
 8006738:	bf00      	nop
 800673a:	3710      	adds	r7, #16
 800673c:	46bd      	mov	sp, r7
 800673e:	bd80      	pop	{r7, pc}

08006740 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8006740:	b580      	push	{r7, lr}
 8006742:	b084      	sub	sp, #16
 8006744:	af00      	add	r7, sp, #0
 8006746:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800674e:	b2db      	uxtb	r3, r3
 8006750:	2b22      	cmp	r3, #34	; 0x22
 8006752:	f040 80ac 	bne.w	80068ae <I2C_MasterReceive_RXNE+0x16e>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800675a:	b29b      	uxth	r3, r3
 800675c:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	2b03      	cmp	r3, #3
 8006762:	d921      	bls.n	80067a8 <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	691a      	ldr	r2, [r3, #16]
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800676e:	b2d2      	uxtb	r2, r2
 8006770:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006776:	1c5a      	adds	r2, r3, #1
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006780:	b29b      	uxth	r3, r3
 8006782:	3b01      	subs	r3, #1
 8006784:	b29a      	uxth	r2, r3
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800678e:	b29b      	uxth	r3, r3
 8006790:	2b03      	cmp	r3, #3
 8006792:	f040 808c 	bne.w	80068ae <I2C_MasterReceive_RXNE+0x16e>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	685a      	ldr	r2, [r3, #4]
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80067a4:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 80067a6:	e082      	b.n	80068ae <I2C_MasterReceive_RXNE+0x16e>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80067ac:	2b02      	cmp	r3, #2
 80067ae:	d075      	beq.n	800689c <I2C_MasterReceive_RXNE+0x15c>
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	2b01      	cmp	r3, #1
 80067b4:	d002      	beq.n	80067bc <I2C_MasterReceive_RXNE+0x7c>
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d16f      	bne.n	800689c <I2C_MasterReceive_RXNE+0x15c>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80067bc:	6878      	ldr	r0, [r7, #4]
 80067be:	f001 fae3 	bl	8007d88 <I2C_WaitOnSTOPRequestThroughIT>
 80067c2:	4603      	mov	r3, r0
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d142      	bne.n	800684e <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	681a      	ldr	r2, [r3, #0]
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80067d6:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	685a      	ldr	r2, [r3, #4]
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80067e6:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	691a      	ldr	r2, [r3, #16]
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067f2:	b2d2      	uxtb	r2, r2
 80067f4:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067fa:	1c5a      	adds	r2, r3, #1
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006804:	b29b      	uxth	r3, r3
 8006806:	3b01      	subs	r3, #1
 8006808:	b29a      	uxth	r2, r3
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	2220      	movs	r2, #32
 8006812:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800681c:	b2db      	uxtb	r3, r3
 800681e:	2b40      	cmp	r3, #64	; 0x40
 8006820:	d10a      	bne.n	8006838 <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	2200      	movs	r2, #0
 8006826:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	2200      	movs	r2, #0
 800682e:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8006830:	6878      	ldr	r0, [r7, #4]
 8006832:	f7ff fdc1 	bl	80063b8 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8006836:	e03a      	b.n	80068ae <I2C_MasterReceive_RXNE+0x16e>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	2200      	movs	r2, #0
 800683c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	2212      	movs	r2, #18
 8006844:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8006846:	6878      	ldr	r0, [r7, #4]
 8006848:	f7ff fd76 	bl	8006338 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800684c:	e02f      	b.n	80068ae <I2C_MasterReceive_RXNE+0x16e>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	685a      	ldr	r2, [r3, #4]
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800685c:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	691a      	ldr	r2, [r3, #16]
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006868:	b2d2      	uxtb	r2, r2
 800686a:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006870:	1c5a      	adds	r2, r3, #1
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800687a:	b29b      	uxth	r3, r3
 800687c:	3b01      	subs	r3, #1
 800687e:	b29a      	uxth	r2, r3
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	2220      	movs	r2, #32
 8006888:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	2200      	movs	r2, #0
 8006890:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8006894:	6878      	ldr	r0, [r7, #4]
 8006896:	f7ff fd99 	bl	80063cc <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800689a:	e008      	b.n	80068ae <I2C_MasterReceive_RXNE+0x16e>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	685a      	ldr	r2, [r3, #4]
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80068aa:	605a      	str	r2, [r3, #4]
}
 80068ac:	e7ff      	b.n	80068ae <I2C_MasterReceive_RXNE+0x16e>
 80068ae:	bf00      	nop
 80068b0:	3710      	adds	r7, #16
 80068b2:	46bd      	mov	sp, r7
 80068b4:	bd80      	pop	{r7, pc}

080068b6 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80068b6:	b580      	push	{r7, lr}
 80068b8:	b084      	sub	sp, #16
 80068ba:	af00      	add	r7, sp, #0
 80068bc:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80068c2:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80068c8:	b29b      	uxth	r3, r3
 80068ca:	2b04      	cmp	r3, #4
 80068cc:	d11b      	bne.n	8006906 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	685a      	ldr	r2, [r3, #4]
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80068dc:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	691a      	ldr	r2, [r3, #16]
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068e8:	b2d2      	uxtb	r2, r2
 80068ea:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068f0:	1c5a      	adds	r2, r3, #1
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80068fa:	b29b      	uxth	r3, r3
 80068fc:	3b01      	subs	r3, #1
 80068fe:	b29a      	uxth	r2, r3
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8006904:	e0bd      	b.n	8006a82 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800690a:	b29b      	uxth	r3, r3
 800690c:	2b03      	cmp	r3, #3
 800690e:	d129      	bne.n	8006964 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	685a      	ldr	r2, [r3, #4]
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800691e:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	2b04      	cmp	r3, #4
 8006924:	d00a      	beq.n	800693c <I2C_MasterReceive_BTF+0x86>
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	2b02      	cmp	r3, #2
 800692a:	d007      	beq.n	800693c <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	681a      	ldr	r2, [r3, #0]
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800693a:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	691a      	ldr	r2, [r3, #16]
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006946:	b2d2      	uxtb	r2, r2
 8006948:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800694e:	1c5a      	adds	r2, r3, #1
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006958:	b29b      	uxth	r3, r3
 800695a:	3b01      	subs	r3, #1
 800695c:	b29a      	uxth	r2, r3
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8006962:	e08e      	b.n	8006a82 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006968:	b29b      	uxth	r3, r3
 800696a:	2b02      	cmp	r3, #2
 800696c:	d176      	bne.n	8006a5c <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	2b01      	cmp	r3, #1
 8006972:	d002      	beq.n	800697a <I2C_MasterReceive_BTF+0xc4>
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	2b10      	cmp	r3, #16
 8006978:	d108      	bne.n	800698c <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	681a      	ldr	r2, [r3, #0]
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006988:	601a      	str	r2, [r3, #0]
 800698a:	e019      	b.n	80069c0 <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	2b04      	cmp	r3, #4
 8006990:	d002      	beq.n	8006998 <I2C_MasterReceive_BTF+0xe2>
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	2b02      	cmp	r3, #2
 8006996:	d108      	bne.n	80069aa <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	681a      	ldr	r2, [r3, #0]
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80069a6:	601a      	str	r2, [r3, #0]
 80069a8:	e00a      	b.n	80069c0 <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	2b10      	cmp	r3, #16
 80069ae:	d007      	beq.n	80069c0 <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	681a      	ldr	r2, [r3, #0]
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80069be:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	691a      	ldr	r2, [r3, #16]
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069ca:	b2d2      	uxtb	r2, r2
 80069cc:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069d2:	1c5a      	adds	r2, r3, #1
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80069dc:	b29b      	uxth	r3, r3
 80069de:	3b01      	subs	r3, #1
 80069e0:	b29a      	uxth	r2, r3
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	691a      	ldr	r2, [r3, #16]
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069f0:	b2d2      	uxtb	r2, r2
 80069f2:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069f8:	1c5a      	adds	r2, r3, #1
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a02:	b29b      	uxth	r3, r3
 8006a04:	3b01      	subs	r3, #1
 8006a06:	b29a      	uxth	r2, r3
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	685a      	ldr	r2, [r3, #4]
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8006a1a:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	2220      	movs	r2, #32
 8006a20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006a2a:	b2db      	uxtb	r3, r3
 8006a2c:	2b40      	cmp	r3, #64	; 0x40
 8006a2e:	d10a      	bne.n	8006a46 <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	2200      	movs	r2, #0
 8006a34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	2200      	movs	r2, #0
 8006a3c:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8006a3e:	6878      	ldr	r0, [r7, #4]
 8006a40:	f7ff fcba 	bl	80063b8 <HAL_I2C_MemRxCpltCallback>
}
 8006a44:	e01d      	b.n	8006a82 <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	2200      	movs	r2, #0
 8006a4a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	2212      	movs	r2, #18
 8006a52:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8006a54:	6878      	ldr	r0, [r7, #4]
 8006a56:	f7ff fc6f 	bl	8006338 <HAL_I2C_MasterRxCpltCallback>
}
 8006a5a:	e012      	b.n	8006a82 <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	691a      	ldr	r2, [r3, #16]
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a66:	b2d2      	uxtb	r2, r2
 8006a68:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a6e:	1c5a      	adds	r2, r3, #1
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a78:	b29b      	uxth	r3, r3
 8006a7a:	3b01      	subs	r3, #1
 8006a7c:	b29a      	uxth	r2, r3
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8006a82:	bf00      	nop
 8006a84:	3710      	adds	r7, #16
 8006a86:	46bd      	mov	sp, r7
 8006a88:	bd80      	pop	{r7, pc}

08006a8a <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8006a8a:	b480      	push	{r7}
 8006a8c:	b083      	sub	sp, #12
 8006a8e:	af00      	add	r7, sp, #0
 8006a90:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006a98:	b2db      	uxtb	r3, r3
 8006a9a:	2b40      	cmp	r3, #64	; 0x40
 8006a9c:	d117      	bne.n	8006ace <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d109      	bne.n	8006aba <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006aaa:	b2db      	uxtb	r3, r3
 8006aac:	461a      	mov	r2, r3
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006ab6:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8006ab8:	e067      	b.n	8006b8a <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006abe:	b2db      	uxtb	r3, r3
 8006ac0:	f043 0301 	orr.w	r3, r3, #1
 8006ac4:	b2da      	uxtb	r2, r3
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	611a      	str	r2, [r3, #16]
}
 8006acc:	e05d      	b.n	8006b8a <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	691b      	ldr	r3, [r3, #16]
 8006ad2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006ad6:	d133      	bne.n	8006b40 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006ade:	b2db      	uxtb	r3, r3
 8006ae0:	2b21      	cmp	r3, #33	; 0x21
 8006ae2:	d109      	bne.n	8006af8 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006ae8:	b2db      	uxtb	r3, r3
 8006aea:	461a      	mov	r2, r3
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006af4:	611a      	str	r2, [r3, #16]
 8006af6:	e008      	b.n	8006b0a <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006afc:	b2db      	uxtb	r3, r3
 8006afe:	f043 0301 	orr.w	r3, r3, #1
 8006b02:	b2da      	uxtb	r2, r3
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d004      	beq.n	8006b1c <I2C_Master_SB+0x92>
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006b16:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	d108      	bne.n	8006b2e <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d032      	beq.n	8006b8a <I2C_Master_SB+0x100>
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b28:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d02d      	beq.n	8006b8a <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	685a      	ldr	r2, [r3, #4]
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006b3c:	605a      	str	r2, [r3, #4]
}
 8006b3e:	e024      	b.n	8006b8a <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d10e      	bne.n	8006b66 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006b4c:	b29b      	uxth	r3, r3
 8006b4e:	11db      	asrs	r3, r3, #7
 8006b50:	b2db      	uxtb	r3, r3
 8006b52:	f003 0306 	and.w	r3, r3, #6
 8006b56:	b2db      	uxtb	r3, r3
 8006b58:	f063 030f 	orn	r3, r3, #15
 8006b5c:	b2da      	uxtb	r2, r3
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	611a      	str	r2, [r3, #16]
}
 8006b64:	e011      	b.n	8006b8a <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006b6a:	2b01      	cmp	r3, #1
 8006b6c:	d10d      	bne.n	8006b8a <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006b72:	b29b      	uxth	r3, r3
 8006b74:	11db      	asrs	r3, r3, #7
 8006b76:	b2db      	uxtb	r3, r3
 8006b78:	f003 0306 	and.w	r3, r3, #6
 8006b7c:	b2db      	uxtb	r3, r3
 8006b7e:	f063 030e 	orn	r3, r3, #14
 8006b82:	b2da      	uxtb	r2, r3
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	611a      	str	r2, [r3, #16]
}
 8006b8a:	bf00      	nop
 8006b8c:	370c      	adds	r7, #12
 8006b8e:	46bd      	mov	sp, r7
 8006b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b94:	4770      	bx	lr

08006b96 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8006b96:	b480      	push	{r7}
 8006b98:	b083      	sub	sp, #12
 8006b9a:	af00      	add	r7, sp, #0
 8006b9c:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006ba2:	b2da      	uxtb	r2, r3
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d004      	beq.n	8006bbc <I2C_Master_ADD10+0x26>
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006bb6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d108      	bne.n	8006bce <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d00c      	beq.n	8006bde <I2C_Master_ADD10+0x48>
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bc8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d007      	beq.n	8006bde <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	685a      	ldr	r2, [r3, #4]
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006bdc:	605a      	str	r2, [r3, #4]
  }
}
 8006bde:	bf00      	nop
 8006be0:	370c      	adds	r7, #12
 8006be2:	46bd      	mov	sp, r7
 8006be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006be8:	4770      	bx	lr

08006bea <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8006bea:	b480      	push	{r7}
 8006bec:	b091      	sub	sp, #68	; 0x44
 8006bee:	af00      	add	r7, sp, #0
 8006bf0:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006bf8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c00:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c06:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006c0e:	b2db      	uxtb	r3, r3
 8006c10:	2b22      	cmp	r3, #34	; 0x22
 8006c12:	f040 8169 	bne.w	8006ee8 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d10f      	bne.n	8006c3e <I2C_Master_ADDR+0x54>
 8006c1e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8006c22:	2b40      	cmp	r3, #64	; 0x40
 8006c24:	d10b      	bne.n	8006c3e <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006c26:	2300      	movs	r3, #0
 8006c28:	633b      	str	r3, [r7, #48]	; 0x30
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	695b      	ldr	r3, [r3, #20]
 8006c30:	633b      	str	r3, [r7, #48]	; 0x30
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	699b      	ldr	r3, [r3, #24]
 8006c38:	633b      	str	r3, [r7, #48]	; 0x30
 8006c3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c3c:	e160      	b.n	8006f00 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d11d      	bne.n	8006c82 <I2C_Master_ADDR+0x98>
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	691b      	ldr	r3, [r3, #16]
 8006c4a:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8006c4e:	d118      	bne.n	8006c82 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006c50:	2300      	movs	r3, #0
 8006c52:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	695b      	ldr	r3, [r3, #20]
 8006c5a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	699b      	ldr	r3, [r3, #24]
 8006c62:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006c64:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	681a      	ldr	r2, [r3, #0]
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006c74:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006c7a:	1c5a      	adds	r2, r3, #1
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	651a      	str	r2, [r3, #80]	; 0x50
 8006c80:	e13e      	b.n	8006f00 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c86:	b29b      	uxth	r3, r3
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d113      	bne.n	8006cb4 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006c8c:	2300      	movs	r3, #0
 8006c8e:	62bb      	str	r3, [r7, #40]	; 0x28
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	695b      	ldr	r3, [r3, #20]
 8006c96:	62bb      	str	r3, [r7, #40]	; 0x28
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	699b      	ldr	r3, [r3, #24]
 8006c9e:	62bb      	str	r3, [r7, #40]	; 0x28
 8006ca0:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	681a      	ldr	r2, [r3, #0]
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006cb0:	601a      	str	r2, [r3, #0]
 8006cb2:	e115      	b.n	8006ee0 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006cb8:	b29b      	uxth	r3, r3
 8006cba:	2b01      	cmp	r3, #1
 8006cbc:	f040 808a 	bne.w	8006dd4 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8006cc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006cc2:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006cc6:	d137      	bne.n	8006d38 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	681a      	ldr	r2, [r3, #0]
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006cd6:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	685b      	ldr	r3, [r3, #4]
 8006cde:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006ce2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006ce6:	d113      	bne.n	8006d10 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	681a      	ldr	r2, [r3, #0]
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006cf6:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006cf8:	2300      	movs	r3, #0
 8006cfa:	627b      	str	r3, [r7, #36]	; 0x24
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	695b      	ldr	r3, [r3, #20]
 8006d02:	627b      	str	r3, [r7, #36]	; 0x24
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	699b      	ldr	r3, [r3, #24]
 8006d0a:	627b      	str	r3, [r7, #36]	; 0x24
 8006d0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d0e:	e0e7      	b.n	8006ee0 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006d10:	2300      	movs	r3, #0
 8006d12:	623b      	str	r3, [r7, #32]
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	695b      	ldr	r3, [r3, #20]
 8006d1a:	623b      	str	r3, [r7, #32]
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	699b      	ldr	r3, [r3, #24]
 8006d22:	623b      	str	r3, [r7, #32]
 8006d24:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	681a      	ldr	r2, [r3, #0]
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006d34:	601a      	str	r2, [r3, #0]
 8006d36:	e0d3      	b.n	8006ee0 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8006d38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d3a:	2b08      	cmp	r3, #8
 8006d3c:	d02e      	beq.n	8006d9c <I2C_Master_ADDR+0x1b2>
 8006d3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d40:	2b20      	cmp	r3, #32
 8006d42:	d02b      	beq.n	8006d9c <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8006d44:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006d46:	2b12      	cmp	r3, #18
 8006d48:	d102      	bne.n	8006d50 <I2C_Master_ADDR+0x166>
 8006d4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d4c:	2b01      	cmp	r3, #1
 8006d4e:	d125      	bne.n	8006d9c <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8006d50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d52:	2b04      	cmp	r3, #4
 8006d54:	d00e      	beq.n	8006d74 <I2C_Master_ADDR+0x18a>
 8006d56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d58:	2b02      	cmp	r3, #2
 8006d5a:	d00b      	beq.n	8006d74 <I2C_Master_ADDR+0x18a>
 8006d5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d5e:	2b10      	cmp	r3, #16
 8006d60:	d008      	beq.n	8006d74 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	681a      	ldr	r2, [r3, #0]
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006d70:	601a      	str	r2, [r3, #0]
 8006d72:	e007      	b.n	8006d84 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	681a      	ldr	r2, [r3, #0]
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006d82:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006d84:	2300      	movs	r3, #0
 8006d86:	61fb      	str	r3, [r7, #28]
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	695b      	ldr	r3, [r3, #20]
 8006d8e:	61fb      	str	r3, [r7, #28]
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	699b      	ldr	r3, [r3, #24]
 8006d96:	61fb      	str	r3, [r7, #28]
 8006d98:	69fb      	ldr	r3, [r7, #28]
 8006d9a:	e0a1      	b.n	8006ee0 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	681a      	ldr	r2, [r3, #0]
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006daa:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006dac:	2300      	movs	r3, #0
 8006dae:	61bb      	str	r3, [r7, #24]
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	695b      	ldr	r3, [r3, #20]
 8006db6:	61bb      	str	r3, [r7, #24]
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	699b      	ldr	r3, [r3, #24]
 8006dbe:	61bb      	str	r3, [r7, #24]
 8006dc0:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	681a      	ldr	r2, [r3, #0]
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006dd0:	601a      	str	r2, [r3, #0]
 8006dd2:	e085      	b.n	8006ee0 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006dd8:	b29b      	uxth	r3, r3
 8006dda:	2b02      	cmp	r3, #2
 8006ddc:	d14d      	bne.n	8006e7a <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8006dde:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006de0:	2b04      	cmp	r3, #4
 8006de2:	d016      	beq.n	8006e12 <I2C_Master_ADDR+0x228>
 8006de4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006de6:	2b02      	cmp	r3, #2
 8006de8:	d013      	beq.n	8006e12 <I2C_Master_ADDR+0x228>
 8006dea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006dec:	2b10      	cmp	r3, #16
 8006dee:	d010      	beq.n	8006e12 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	681a      	ldr	r2, [r3, #0]
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006dfe:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	681a      	ldr	r2, [r3, #0]
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006e0e:	601a      	str	r2, [r3, #0]
 8006e10:	e007      	b.n	8006e22 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	681a      	ldr	r2, [r3, #0]
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006e20:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	685b      	ldr	r3, [r3, #4]
 8006e28:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006e2c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006e30:	d117      	bne.n	8006e62 <I2C_Master_ADDR+0x278>
 8006e32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e34:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006e38:	d00b      	beq.n	8006e52 <I2C_Master_ADDR+0x268>
 8006e3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e3c:	2b01      	cmp	r3, #1
 8006e3e:	d008      	beq.n	8006e52 <I2C_Master_ADDR+0x268>
 8006e40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e42:	2b08      	cmp	r3, #8
 8006e44:	d005      	beq.n	8006e52 <I2C_Master_ADDR+0x268>
 8006e46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e48:	2b10      	cmp	r3, #16
 8006e4a:	d002      	beq.n	8006e52 <I2C_Master_ADDR+0x268>
 8006e4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e4e:	2b20      	cmp	r3, #32
 8006e50:	d107      	bne.n	8006e62 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	685a      	ldr	r2, [r3, #4]
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006e60:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006e62:	2300      	movs	r3, #0
 8006e64:	617b      	str	r3, [r7, #20]
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	695b      	ldr	r3, [r3, #20]
 8006e6c:	617b      	str	r3, [r7, #20]
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	699b      	ldr	r3, [r3, #24]
 8006e74:	617b      	str	r3, [r7, #20]
 8006e76:	697b      	ldr	r3, [r7, #20]
 8006e78:	e032      	b.n	8006ee0 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	681a      	ldr	r2, [r3, #0]
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006e88:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	685b      	ldr	r3, [r3, #4]
 8006e90:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006e94:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006e98:	d117      	bne.n	8006eca <I2C_Master_ADDR+0x2e0>
 8006e9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e9c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006ea0:	d00b      	beq.n	8006eba <I2C_Master_ADDR+0x2d0>
 8006ea2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ea4:	2b01      	cmp	r3, #1
 8006ea6:	d008      	beq.n	8006eba <I2C_Master_ADDR+0x2d0>
 8006ea8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006eaa:	2b08      	cmp	r3, #8
 8006eac:	d005      	beq.n	8006eba <I2C_Master_ADDR+0x2d0>
 8006eae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006eb0:	2b10      	cmp	r3, #16
 8006eb2:	d002      	beq.n	8006eba <I2C_Master_ADDR+0x2d0>
 8006eb4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006eb6:	2b20      	cmp	r3, #32
 8006eb8:	d107      	bne.n	8006eca <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	685a      	ldr	r2, [r3, #4]
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006ec8:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006eca:	2300      	movs	r3, #0
 8006ecc:	613b      	str	r3, [r7, #16]
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	695b      	ldr	r3, [r3, #20]
 8006ed4:	613b      	str	r3, [r7, #16]
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	699b      	ldr	r3, [r3, #24]
 8006edc:	613b      	str	r3, [r7, #16]
 8006ede:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	2200      	movs	r2, #0
 8006ee4:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8006ee6:	e00b      	b.n	8006f00 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006ee8:	2300      	movs	r3, #0
 8006eea:	60fb      	str	r3, [r7, #12]
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	695b      	ldr	r3, [r3, #20]
 8006ef2:	60fb      	str	r3, [r7, #12]
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	699b      	ldr	r3, [r3, #24]
 8006efa:	60fb      	str	r3, [r7, #12]
 8006efc:	68fb      	ldr	r3, [r7, #12]
}
 8006efe:	e7ff      	b.n	8006f00 <I2C_Master_ADDR+0x316>
 8006f00:	bf00      	nop
 8006f02:	3744      	adds	r7, #68	; 0x44
 8006f04:	46bd      	mov	sp, r7
 8006f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f0a:	4770      	bx	lr

08006f0c <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8006f0c:	b580      	push	{r7, lr}
 8006f0e:	b084      	sub	sp, #16
 8006f10:	af00      	add	r7, sp, #0
 8006f12:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006f1a:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f20:	b29b      	uxth	r3, r3
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d02b      	beq.n	8006f7e <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f2a:	781a      	ldrb	r2, [r3, #0]
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f36:	1c5a      	adds	r2, r3, #1
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f40:	b29b      	uxth	r3, r3
 8006f42:	3b01      	subs	r3, #1
 8006f44:	b29a      	uxth	r2, r3
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f4e:	b29b      	uxth	r3, r3
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d114      	bne.n	8006f7e <I2C_SlaveTransmit_TXE+0x72>
 8006f54:	7bfb      	ldrb	r3, [r7, #15]
 8006f56:	2b29      	cmp	r3, #41	; 0x29
 8006f58:	d111      	bne.n	8006f7e <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	685a      	ldr	r2, [r3, #4]
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006f68:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	2221      	movs	r2, #33	; 0x21
 8006f6e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	2228      	movs	r2, #40	; 0x28
 8006f74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8006f78:	6878      	ldr	r0, [r7, #4]
 8006f7a:	f7ff f9e7 	bl	800634c <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8006f7e:	bf00      	nop
 8006f80:	3710      	adds	r7, #16
 8006f82:	46bd      	mov	sp, r7
 8006f84:	bd80      	pop	{r7, pc}

08006f86 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8006f86:	b480      	push	{r7}
 8006f88:	b083      	sub	sp, #12
 8006f8a:	af00      	add	r7, sp, #0
 8006f8c:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f92:	b29b      	uxth	r3, r3
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	d011      	beq.n	8006fbc <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f9c:	781a      	ldrb	r2, [r3, #0]
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fa8:	1c5a      	adds	r2, r3, #1
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006fb2:	b29b      	uxth	r3, r3
 8006fb4:	3b01      	subs	r3, #1
 8006fb6:	b29a      	uxth	r2, r3
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8006fbc:	bf00      	nop
 8006fbe:	370c      	adds	r7, #12
 8006fc0:	46bd      	mov	sp, r7
 8006fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fc6:	4770      	bx	lr

08006fc8 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8006fc8:	b580      	push	{r7, lr}
 8006fca:	b084      	sub	sp, #16
 8006fcc:	af00      	add	r7, sp, #0
 8006fce:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006fd6:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006fdc:	b29b      	uxth	r3, r3
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d02c      	beq.n	800703c <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	691a      	ldr	r2, [r3, #16]
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fec:	b2d2      	uxtb	r2, r2
 8006fee:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ff4:	1c5a      	adds	r2, r3, #1
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ffe:	b29b      	uxth	r3, r3
 8007000:	3b01      	subs	r3, #1
 8007002:	b29a      	uxth	r2, r3
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800700c:	b29b      	uxth	r3, r3
 800700e:	2b00      	cmp	r3, #0
 8007010:	d114      	bne.n	800703c <I2C_SlaveReceive_RXNE+0x74>
 8007012:	7bfb      	ldrb	r3, [r7, #15]
 8007014:	2b2a      	cmp	r3, #42	; 0x2a
 8007016:	d111      	bne.n	800703c <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	685a      	ldr	r2, [r3, #4]
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007026:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	2222      	movs	r2, #34	; 0x22
 800702c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	2228      	movs	r2, #40	; 0x28
 8007032:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8007036:	6878      	ldr	r0, [r7, #4]
 8007038:	f7ff f992 	bl	8006360 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 800703c:	bf00      	nop
 800703e:	3710      	adds	r7, #16
 8007040:	46bd      	mov	sp, r7
 8007042:	bd80      	pop	{r7, pc}

08007044 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8007044:	b480      	push	{r7}
 8007046:	b083      	sub	sp, #12
 8007048:	af00      	add	r7, sp, #0
 800704a:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007050:	b29b      	uxth	r3, r3
 8007052:	2b00      	cmp	r3, #0
 8007054:	d012      	beq.n	800707c <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	691a      	ldr	r2, [r3, #16]
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007060:	b2d2      	uxtb	r2, r2
 8007062:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007068:	1c5a      	adds	r2, r3, #1
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007072:	b29b      	uxth	r3, r3
 8007074:	3b01      	subs	r3, #1
 8007076:	b29a      	uxth	r2, r3
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 800707c:	bf00      	nop
 800707e:	370c      	adds	r7, #12
 8007080:	46bd      	mov	sp, r7
 8007082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007086:	4770      	bx	lr

08007088 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8007088:	b580      	push	{r7, lr}
 800708a:	b084      	sub	sp, #16
 800708c:	af00      	add	r7, sp, #0
 800708e:	6078      	str	r0, [r7, #4]
 8007090:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8007092:	2300      	movs	r3, #0
 8007094:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800709c:	b2db      	uxtb	r3, r3
 800709e:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80070a2:	2b28      	cmp	r3, #40	; 0x28
 80070a4:	d127      	bne.n	80070f6 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	685a      	ldr	r2, [r3, #4]
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80070b4:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 80070b6:	683b      	ldr	r3, [r7, #0]
 80070b8:	089b      	lsrs	r3, r3, #2
 80070ba:	f003 0301 	and.w	r3, r3, #1
 80070be:	2b00      	cmp	r3, #0
 80070c0:	d101      	bne.n	80070c6 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 80070c2:	2301      	movs	r3, #1
 80070c4:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 80070c6:	683b      	ldr	r3, [r7, #0]
 80070c8:	09db      	lsrs	r3, r3, #7
 80070ca:	f003 0301 	and.w	r3, r3, #1
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d103      	bne.n	80070da <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	68db      	ldr	r3, [r3, #12]
 80070d6:	81bb      	strh	r3, [r7, #12]
 80070d8:	e002      	b.n	80070e0 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	699b      	ldr	r3, [r3, #24]
 80070de:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	2200      	movs	r2, #0
 80070e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 80070e8:	89ba      	ldrh	r2, [r7, #12]
 80070ea:	7bfb      	ldrb	r3, [r7, #15]
 80070ec:	4619      	mov	r1, r3
 80070ee:	6878      	ldr	r0, [r7, #4]
 80070f0:	f7ff f940 	bl	8006374 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80070f4:	e00e      	b.n	8007114 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80070f6:	2300      	movs	r3, #0
 80070f8:	60bb      	str	r3, [r7, #8]
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	695b      	ldr	r3, [r3, #20]
 8007100:	60bb      	str	r3, [r7, #8]
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	699b      	ldr	r3, [r3, #24]
 8007108:	60bb      	str	r3, [r7, #8]
 800710a:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	2200      	movs	r2, #0
 8007110:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8007114:	bf00      	nop
 8007116:	3710      	adds	r7, #16
 8007118:	46bd      	mov	sp, r7
 800711a:	bd80      	pop	{r7, pc}

0800711c <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 800711c:	b580      	push	{r7, lr}
 800711e:	b084      	sub	sp, #16
 8007120:	af00      	add	r7, sp, #0
 8007122:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800712a:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	685a      	ldr	r2, [r3, #4]
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800713a:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 800713c:	2300      	movs	r3, #0
 800713e:	60bb      	str	r3, [r7, #8]
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	695b      	ldr	r3, [r3, #20]
 8007146:	60bb      	str	r3, [r7, #8]
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	681a      	ldr	r2, [r3, #0]
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	f042 0201 	orr.w	r2, r2, #1
 8007156:	601a      	str	r2, [r3, #0]
 8007158:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	681a      	ldr	r2, [r3, #0]
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007168:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	685b      	ldr	r3, [r3, #4]
 8007170:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007174:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007178:	d172      	bne.n	8007260 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800717a:	7bfb      	ldrb	r3, [r7, #15]
 800717c:	2b22      	cmp	r3, #34	; 0x22
 800717e:	d002      	beq.n	8007186 <I2C_Slave_STOPF+0x6a>
 8007180:	7bfb      	ldrb	r3, [r7, #15]
 8007182:	2b2a      	cmp	r3, #42	; 0x2a
 8007184:	d135      	bne.n	80071f2 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	685b      	ldr	r3, [r3, #4]
 800718e:	b29a      	uxth	r2, r3
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007198:	b29b      	uxth	r3, r3
 800719a:	2b00      	cmp	r3, #0
 800719c:	d005      	beq.n	80071aa <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071a2:	f043 0204 	orr.w	r2, r3, #4
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	685a      	ldr	r2, [r3, #4]
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80071b8:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071be:	4618      	mov	r0, r3
 80071c0:	f7fd ff6a 	bl	8005098 <HAL_DMA_GetState>
 80071c4:	4603      	mov	r3, r0
 80071c6:	2b01      	cmp	r3, #1
 80071c8:	d049      	beq.n	800725e <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071ce:	4a69      	ldr	r2, [pc, #420]	; (8007374 <I2C_Slave_STOPF+0x258>)
 80071d0:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071d6:	4618      	mov	r0, r3
 80071d8:	f7fd fdb2 	bl	8004d40 <HAL_DMA_Abort_IT>
 80071dc:	4603      	mov	r3, r0
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d03d      	beq.n	800725e <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071e6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80071e8:	687a      	ldr	r2, [r7, #4]
 80071ea:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80071ec:	4610      	mov	r0, r2
 80071ee:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80071f0:	e035      	b.n	800725e <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	685b      	ldr	r3, [r3, #4]
 80071fa:	b29a      	uxth	r2, r3
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007204:	b29b      	uxth	r3, r3
 8007206:	2b00      	cmp	r3, #0
 8007208:	d005      	beq.n	8007216 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800720e:	f043 0204 	orr.w	r2, r3, #4
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	685a      	ldr	r2, [r3, #4]
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007224:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800722a:	4618      	mov	r0, r3
 800722c:	f7fd ff34 	bl	8005098 <HAL_DMA_GetState>
 8007230:	4603      	mov	r3, r0
 8007232:	2b01      	cmp	r3, #1
 8007234:	d014      	beq.n	8007260 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800723a:	4a4e      	ldr	r2, [pc, #312]	; (8007374 <I2C_Slave_STOPF+0x258>)
 800723c:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007242:	4618      	mov	r0, r3
 8007244:	f7fd fd7c 	bl	8004d40 <HAL_DMA_Abort_IT>
 8007248:	4603      	mov	r3, r0
 800724a:	2b00      	cmp	r3, #0
 800724c:	d008      	beq.n	8007260 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007252:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007254:	687a      	ldr	r2, [r7, #4]
 8007256:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8007258:	4610      	mov	r0, r2
 800725a:	4798      	blx	r3
 800725c:	e000      	b.n	8007260 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800725e:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007264:	b29b      	uxth	r3, r3
 8007266:	2b00      	cmp	r3, #0
 8007268:	d03e      	beq.n	80072e8 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	695b      	ldr	r3, [r3, #20]
 8007270:	f003 0304 	and.w	r3, r3, #4
 8007274:	2b04      	cmp	r3, #4
 8007276:	d112      	bne.n	800729e <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	691a      	ldr	r2, [r3, #16]
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007282:	b2d2      	uxtb	r2, r2
 8007284:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800728a:	1c5a      	adds	r2, r3, #1
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007294:	b29b      	uxth	r3, r3
 8007296:	3b01      	subs	r3, #1
 8007298:	b29a      	uxth	r2, r3
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	695b      	ldr	r3, [r3, #20]
 80072a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80072a8:	2b40      	cmp	r3, #64	; 0x40
 80072aa:	d112      	bne.n	80072d2 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	691a      	ldr	r2, [r3, #16]
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072b6:	b2d2      	uxtb	r2, r2
 80072b8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072be:	1c5a      	adds	r2, r3, #1
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80072c8:	b29b      	uxth	r3, r3
 80072ca:	3b01      	subs	r3, #1
 80072cc:	b29a      	uxth	r2, r3
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80072d6:	b29b      	uxth	r3, r3
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d005      	beq.n	80072e8 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072e0:	f043 0204 	orr.w	r2, r3, #4
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d003      	beq.n	80072f8 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 80072f0:	6878      	ldr	r0, [r7, #4]
 80072f2:	f000 f8b3 	bl	800745c <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 80072f6:	e039      	b.n	800736c <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80072f8:	7bfb      	ldrb	r3, [r7, #15]
 80072fa:	2b2a      	cmp	r3, #42	; 0x2a
 80072fc:	d109      	bne.n	8007312 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	2200      	movs	r2, #0
 8007302:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	2228      	movs	r2, #40	; 0x28
 8007308:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 800730c:	6878      	ldr	r0, [r7, #4]
 800730e:	f7ff f827 	bl	8006360 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007318:	b2db      	uxtb	r3, r3
 800731a:	2b28      	cmp	r3, #40	; 0x28
 800731c:	d111      	bne.n	8007342 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	4a15      	ldr	r2, [pc, #84]	; (8007378 <I2C_Slave_STOPF+0x25c>)
 8007322:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	2200      	movs	r2, #0
 8007328:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	2220      	movs	r2, #32
 800732e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	2200      	movs	r2, #0
 8007336:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 800733a:	6878      	ldr	r0, [r7, #4]
 800733c:	f7ff f828 	bl	8006390 <HAL_I2C_ListenCpltCallback>
}
 8007340:	e014      	b.n	800736c <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007346:	2b22      	cmp	r3, #34	; 0x22
 8007348:	d002      	beq.n	8007350 <I2C_Slave_STOPF+0x234>
 800734a:	7bfb      	ldrb	r3, [r7, #15]
 800734c:	2b22      	cmp	r3, #34	; 0x22
 800734e:	d10d      	bne.n	800736c <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	2200      	movs	r2, #0
 8007354:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	2220      	movs	r2, #32
 800735a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	2200      	movs	r2, #0
 8007362:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8007366:	6878      	ldr	r0, [r7, #4]
 8007368:	f7fe fffa 	bl	8006360 <HAL_I2C_SlaveRxCpltCallback>
}
 800736c:	bf00      	nop
 800736e:	3710      	adds	r7, #16
 8007370:	46bd      	mov	sp, r7
 8007372:	bd80      	pop	{r7, pc}
 8007374:	08007989 	.word	0x08007989
 8007378:	ffff0000 	.word	0xffff0000

0800737c <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 800737c:	b580      	push	{r7, lr}
 800737e:	b084      	sub	sp, #16
 8007380:	af00      	add	r7, sp, #0
 8007382:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800738a:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007390:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8007392:	68bb      	ldr	r3, [r7, #8]
 8007394:	2b08      	cmp	r3, #8
 8007396:	d002      	beq.n	800739e <I2C_Slave_AF+0x22>
 8007398:	68bb      	ldr	r3, [r7, #8]
 800739a:	2b20      	cmp	r3, #32
 800739c:	d129      	bne.n	80073f2 <I2C_Slave_AF+0x76>
 800739e:	7bfb      	ldrb	r3, [r7, #15]
 80073a0:	2b28      	cmp	r3, #40	; 0x28
 80073a2:	d126      	bne.n	80073f2 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	4a2c      	ldr	r2, [pc, #176]	; (8007458 <I2C_Slave_AF+0xdc>)
 80073a8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	685a      	ldr	r2, [r3, #4]
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80073b8:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80073c2:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	681a      	ldr	r2, [r3, #0]
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80073d2:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	2200      	movs	r2, #0
 80073d8:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	2220      	movs	r2, #32
 80073de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	2200      	movs	r2, #0
 80073e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80073ea:	6878      	ldr	r0, [r7, #4]
 80073ec:	f7fe ffd0 	bl	8006390 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 80073f0:	e02e      	b.n	8007450 <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80073f2:	7bfb      	ldrb	r3, [r7, #15]
 80073f4:	2b21      	cmp	r3, #33	; 0x21
 80073f6:	d126      	bne.n	8007446 <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	4a17      	ldr	r2, [pc, #92]	; (8007458 <I2C_Slave_AF+0xdc>)
 80073fc:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	2221      	movs	r2, #33	; 0x21
 8007402:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	2220      	movs	r2, #32
 8007408:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	2200      	movs	r2, #0
 8007410:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	685a      	ldr	r2, [r3, #4]
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007422:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800742c:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	681a      	ldr	r2, [r3, #0]
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800743c:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800743e:	6878      	ldr	r0, [r7, #4]
 8007440:	f7fe ff84 	bl	800634c <HAL_I2C_SlaveTxCpltCallback>
}
 8007444:	e004      	b.n	8007450 <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800744e:	615a      	str	r2, [r3, #20]
}
 8007450:	bf00      	nop
 8007452:	3710      	adds	r7, #16
 8007454:	46bd      	mov	sp, r7
 8007456:	bd80      	pop	{r7, pc}
 8007458:	ffff0000 	.word	0xffff0000

0800745c <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 800745c:	b580      	push	{r7, lr}
 800745e:	b084      	sub	sp, #16
 8007460:	af00      	add	r7, sp, #0
 8007462:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800746a:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007472:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8007474:	7bbb      	ldrb	r3, [r7, #14]
 8007476:	2b10      	cmp	r3, #16
 8007478:	d002      	beq.n	8007480 <I2C_ITError+0x24>
 800747a:	7bbb      	ldrb	r3, [r7, #14]
 800747c:	2b40      	cmp	r3, #64	; 0x40
 800747e:	d10a      	bne.n	8007496 <I2C_ITError+0x3a>
 8007480:	7bfb      	ldrb	r3, [r7, #15]
 8007482:	2b22      	cmp	r3, #34	; 0x22
 8007484:	d107      	bne.n	8007496 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	681a      	ldr	r2, [r3, #0]
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007494:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8007496:	7bfb      	ldrb	r3, [r7, #15]
 8007498:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800749c:	2b28      	cmp	r3, #40	; 0x28
 800749e:	d107      	bne.n	80074b0 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	2200      	movs	r2, #0
 80074a4:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	2228      	movs	r2, #40	; 0x28
 80074aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 80074ae:	e015      	b.n	80074dc <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	685b      	ldr	r3, [r3, #4]
 80074b6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80074ba:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80074be:	d00a      	beq.n	80074d6 <I2C_ITError+0x7a>
 80074c0:	7bfb      	ldrb	r3, [r7, #15]
 80074c2:	2b60      	cmp	r3, #96	; 0x60
 80074c4:	d007      	beq.n	80074d6 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	2220      	movs	r2, #32
 80074ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	2200      	movs	r2, #0
 80074d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	2200      	movs	r2, #0
 80074da:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	685b      	ldr	r3, [r3, #4]
 80074e2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80074e6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80074ea:	d162      	bne.n	80075b2 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	685a      	ldr	r2, [r3, #4]
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80074fa:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007500:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007504:	b2db      	uxtb	r3, r3
 8007506:	2b01      	cmp	r3, #1
 8007508:	d020      	beq.n	800754c <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800750e:	4a6a      	ldr	r2, [pc, #424]	; (80076b8 <I2C_ITError+0x25c>)
 8007510:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007516:	4618      	mov	r0, r3
 8007518:	f7fd fc12 	bl	8004d40 <HAL_DMA_Abort_IT>
 800751c:	4603      	mov	r3, r0
 800751e:	2b00      	cmp	r3, #0
 8007520:	f000 8089 	beq.w	8007636 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	681a      	ldr	r2, [r3, #0]
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	f022 0201 	bic.w	r2, r2, #1
 8007532:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	2220      	movs	r2, #32
 8007538:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007540:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007542:	687a      	ldr	r2, [r7, #4]
 8007544:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8007546:	4610      	mov	r0, r2
 8007548:	4798      	blx	r3
 800754a:	e074      	b.n	8007636 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007550:	4a59      	ldr	r2, [pc, #356]	; (80076b8 <I2C_ITError+0x25c>)
 8007552:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007558:	4618      	mov	r0, r3
 800755a:	f7fd fbf1 	bl	8004d40 <HAL_DMA_Abort_IT>
 800755e:	4603      	mov	r3, r0
 8007560:	2b00      	cmp	r3, #0
 8007562:	d068      	beq.n	8007636 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	695b      	ldr	r3, [r3, #20]
 800756a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800756e:	2b40      	cmp	r3, #64	; 0x40
 8007570:	d10b      	bne.n	800758a <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	691a      	ldr	r2, [r3, #16]
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800757c:	b2d2      	uxtb	r2, r2
 800757e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007584:	1c5a      	adds	r2, r3, #1
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	681a      	ldr	r2, [r3, #0]
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	f022 0201 	bic.w	r2, r2, #1
 8007598:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	2220      	movs	r2, #32
 800759e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80075a6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80075a8:	687a      	ldr	r2, [r7, #4]
 80075aa:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80075ac:	4610      	mov	r0, r2
 80075ae:	4798      	blx	r3
 80075b0:	e041      	b.n	8007636 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80075b8:	b2db      	uxtb	r3, r3
 80075ba:	2b60      	cmp	r3, #96	; 0x60
 80075bc:	d125      	bne.n	800760a <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	2220      	movs	r2, #32
 80075c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	2200      	movs	r2, #0
 80075ca:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	695b      	ldr	r3, [r3, #20]
 80075d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80075d6:	2b40      	cmp	r3, #64	; 0x40
 80075d8:	d10b      	bne.n	80075f2 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	691a      	ldr	r2, [r3, #16]
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075e4:	b2d2      	uxtb	r2, r2
 80075e6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075ec:	1c5a      	adds	r2, r3, #1
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	681a      	ldr	r2, [r3, #0]
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	f022 0201 	bic.w	r2, r2, #1
 8007600:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8007602:	6878      	ldr	r0, [r7, #4]
 8007604:	f7fe feec 	bl	80063e0 <HAL_I2C_AbortCpltCallback>
 8007608:	e015      	b.n	8007636 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	695b      	ldr	r3, [r3, #20]
 8007610:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007614:	2b40      	cmp	r3, #64	; 0x40
 8007616:	d10b      	bne.n	8007630 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	691a      	ldr	r2, [r3, #16]
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007622:	b2d2      	uxtb	r2, r2
 8007624:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800762a:	1c5a      	adds	r2, r3, #1
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8007630:	6878      	ldr	r0, [r7, #4]
 8007632:	f7fe fecb 	bl	80063cc <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800763a:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 800763c:	68bb      	ldr	r3, [r7, #8]
 800763e:	f003 0301 	and.w	r3, r3, #1
 8007642:	2b00      	cmp	r3, #0
 8007644:	d10e      	bne.n	8007664 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8007646:	68bb      	ldr	r3, [r7, #8]
 8007648:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 800764c:	2b00      	cmp	r3, #0
 800764e:	d109      	bne.n	8007664 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8007650:	68bb      	ldr	r3, [r7, #8]
 8007652:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8007656:	2b00      	cmp	r3, #0
 8007658:	d104      	bne.n	8007664 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 800765a:	68bb      	ldr	r3, [r7, #8]
 800765c:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8007660:	2b00      	cmp	r3, #0
 8007662:	d007      	beq.n	8007674 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	685a      	ldr	r2, [r3, #4]
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007672:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800767a:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007680:	f003 0304 	and.w	r3, r3, #4
 8007684:	2b04      	cmp	r3, #4
 8007686:	d113      	bne.n	80076b0 <I2C_ITError+0x254>
 8007688:	7bfb      	ldrb	r3, [r7, #15]
 800768a:	2b28      	cmp	r3, #40	; 0x28
 800768c:	d110      	bne.n	80076b0 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	4a0a      	ldr	r2, [pc, #40]	; (80076bc <I2C_ITError+0x260>)
 8007692:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	2200      	movs	r2, #0
 8007698:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	2220      	movs	r2, #32
 800769e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	2200      	movs	r2, #0
 80076a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80076aa:	6878      	ldr	r0, [r7, #4]
 80076ac:	f7fe fe70 	bl	8006390 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80076b0:	bf00      	nop
 80076b2:	3710      	adds	r7, #16
 80076b4:	46bd      	mov	sp, r7
 80076b6:	bd80      	pop	{r7, pc}
 80076b8:	08007989 	.word	0x08007989
 80076bc:	ffff0000 	.word	0xffff0000

080076c0 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80076c0:	b580      	push	{r7, lr}
 80076c2:	b088      	sub	sp, #32
 80076c4:	af02      	add	r7, sp, #8
 80076c6:	60f8      	str	r0, [r7, #12]
 80076c8:	607a      	str	r2, [r7, #4]
 80076ca:	603b      	str	r3, [r7, #0]
 80076cc:	460b      	mov	r3, r1
 80076ce:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80076d4:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	681a      	ldr	r2, [r3, #0]
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80076e4:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80076e6:	697b      	ldr	r3, [r7, #20]
 80076e8:	2b08      	cmp	r3, #8
 80076ea:	d006      	beq.n	80076fa <I2C_MasterRequestRead+0x3a>
 80076ec:	697b      	ldr	r3, [r7, #20]
 80076ee:	2b01      	cmp	r3, #1
 80076f0:	d003      	beq.n	80076fa <I2C_MasterRequestRead+0x3a>
 80076f2:	697b      	ldr	r3, [r7, #20]
 80076f4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80076f8:	d108      	bne.n	800770c <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	681a      	ldr	r2, [r3, #0]
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007708:	601a      	str	r2, [r3, #0]
 800770a:	e00b      	b.n	8007724 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007710:	2b11      	cmp	r3, #17
 8007712:	d107      	bne.n	8007724 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	681a      	ldr	r2, [r3, #0]
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007722:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007724:	683b      	ldr	r3, [r7, #0]
 8007726:	9300      	str	r3, [sp, #0]
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	2200      	movs	r2, #0
 800772c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007730:	68f8      	ldr	r0, [r7, #12]
 8007732:	f000 f9d1 	bl	8007ad8 <I2C_WaitOnFlagUntilTimeout>
 8007736:	4603      	mov	r3, r0
 8007738:	2b00      	cmp	r3, #0
 800773a:	d00d      	beq.n	8007758 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007746:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800774a:	d103      	bne.n	8007754 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007752:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007754:	2303      	movs	r3, #3
 8007756:	e079      	b.n	800784c <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	691b      	ldr	r3, [r3, #16]
 800775c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007760:	d108      	bne.n	8007774 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8007762:	897b      	ldrh	r3, [r7, #10]
 8007764:	b2db      	uxtb	r3, r3
 8007766:	f043 0301 	orr.w	r3, r3, #1
 800776a:	b2da      	uxtb	r2, r3
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	611a      	str	r2, [r3, #16]
 8007772:	e05f      	b.n	8007834 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8007774:	897b      	ldrh	r3, [r7, #10]
 8007776:	11db      	asrs	r3, r3, #7
 8007778:	b2db      	uxtb	r3, r3
 800777a:	f003 0306 	and.w	r3, r3, #6
 800777e:	b2db      	uxtb	r3, r3
 8007780:	f063 030f 	orn	r3, r3, #15
 8007784:	b2da      	uxtb	r2, r3
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800778c:	683b      	ldr	r3, [r7, #0]
 800778e:	687a      	ldr	r2, [r7, #4]
 8007790:	4930      	ldr	r1, [pc, #192]	; (8007854 <I2C_MasterRequestRead+0x194>)
 8007792:	68f8      	ldr	r0, [r7, #12]
 8007794:	f000 f9f7 	bl	8007b86 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007798:	4603      	mov	r3, r0
 800779a:	2b00      	cmp	r3, #0
 800779c:	d001      	beq.n	80077a2 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 800779e:	2301      	movs	r3, #1
 80077a0:	e054      	b.n	800784c <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80077a2:	897b      	ldrh	r3, [r7, #10]
 80077a4:	b2da      	uxtb	r2, r3
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80077ac:	683b      	ldr	r3, [r7, #0]
 80077ae:	687a      	ldr	r2, [r7, #4]
 80077b0:	4929      	ldr	r1, [pc, #164]	; (8007858 <I2C_MasterRequestRead+0x198>)
 80077b2:	68f8      	ldr	r0, [r7, #12]
 80077b4:	f000 f9e7 	bl	8007b86 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80077b8:	4603      	mov	r3, r0
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d001      	beq.n	80077c2 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80077be:	2301      	movs	r3, #1
 80077c0:	e044      	b.n	800784c <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80077c2:	2300      	movs	r3, #0
 80077c4:	613b      	str	r3, [r7, #16]
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	695b      	ldr	r3, [r3, #20]
 80077cc:	613b      	str	r3, [r7, #16]
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	699b      	ldr	r3, [r3, #24]
 80077d4:	613b      	str	r3, [r7, #16]
 80077d6:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	681a      	ldr	r2, [r3, #0]
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80077e6:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80077e8:	683b      	ldr	r3, [r7, #0]
 80077ea:	9300      	str	r3, [sp, #0]
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	2200      	movs	r2, #0
 80077f0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80077f4:	68f8      	ldr	r0, [r7, #12]
 80077f6:	f000 f96f 	bl	8007ad8 <I2C_WaitOnFlagUntilTimeout>
 80077fa:	4603      	mov	r3, r0
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d00d      	beq.n	800781c <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800780a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800780e:	d103      	bne.n	8007818 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007816:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8007818:	2303      	movs	r3, #3
 800781a:	e017      	b.n	800784c <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 800781c:	897b      	ldrh	r3, [r7, #10]
 800781e:	11db      	asrs	r3, r3, #7
 8007820:	b2db      	uxtb	r3, r3
 8007822:	f003 0306 	and.w	r3, r3, #6
 8007826:	b2db      	uxtb	r3, r3
 8007828:	f063 030e 	orn	r3, r3, #14
 800782c:	b2da      	uxtb	r2, r3
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007834:	683b      	ldr	r3, [r7, #0]
 8007836:	687a      	ldr	r2, [r7, #4]
 8007838:	4907      	ldr	r1, [pc, #28]	; (8007858 <I2C_MasterRequestRead+0x198>)
 800783a:	68f8      	ldr	r0, [r7, #12]
 800783c:	f000 f9a3 	bl	8007b86 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007840:	4603      	mov	r3, r0
 8007842:	2b00      	cmp	r3, #0
 8007844:	d001      	beq.n	800784a <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8007846:	2301      	movs	r3, #1
 8007848:	e000      	b.n	800784c <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 800784a:	2300      	movs	r3, #0
}
 800784c:	4618      	mov	r0, r3
 800784e:	3718      	adds	r7, #24
 8007850:	46bd      	mov	sp, r7
 8007852:	bd80      	pop	{r7, pc}
 8007854:	00010008 	.word	0x00010008
 8007858:	00010002 	.word	0x00010002

0800785c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800785c:	b580      	push	{r7, lr}
 800785e:	b088      	sub	sp, #32
 8007860:	af02      	add	r7, sp, #8
 8007862:	60f8      	str	r0, [r7, #12]
 8007864:	4608      	mov	r0, r1
 8007866:	4611      	mov	r1, r2
 8007868:	461a      	mov	r2, r3
 800786a:	4603      	mov	r3, r0
 800786c:	817b      	strh	r3, [r7, #10]
 800786e:	460b      	mov	r3, r1
 8007870:	813b      	strh	r3, [r7, #8]
 8007872:	4613      	mov	r3, r2
 8007874:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	681a      	ldr	r2, [r3, #0]
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007884:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007886:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007888:	9300      	str	r3, [sp, #0]
 800788a:	6a3b      	ldr	r3, [r7, #32]
 800788c:	2200      	movs	r2, #0
 800788e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007892:	68f8      	ldr	r0, [r7, #12]
 8007894:	f000 f920 	bl	8007ad8 <I2C_WaitOnFlagUntilTimeout>
 8007898:	4603      	mov	r3, r0
 800789a:	2b00      	cmp	r3, #0
 800789c:	d00d      	beq.n	80078ba <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80078a8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80078ac:	d103      	bne.n	80078b6 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80078b4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80078b6:	2303      	movs	r3, #3
 80078b8:	e05f      	b.n	800797a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80078ba:	897b      	ldrh	r3, [r7, #10]
 80078bc:	b2db      	uxtb	r3, r3
 80078be:	461a      	mov	r2, r3
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80078c8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80078ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078cc:	6a3a      	ldr	r2, [r7, #32]
 80078ce:	492d      	ldr	r1, [pc, #180]	; (8007984 <I2C_RequestMemoryWrite+0x128>)
 80078d0:	68f8      	ldr	r0, [r7, #12]
 80078d2:	f000 f958 	bl	8007b86 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80078d6:	4603      	mov	r3, r0
 80078d8:	2b00      	cmp	r3, #0
 80078da:	d001      	beq.n	80078e0 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80078dc:	2301      	movs	r3, #1
 80078de:	e04c      	b.n	800797a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80078e0:	2300      	movs	r3, #0
 80078e2:	617b      	str	r3, [r7, #20]
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	695b      	ldr	r3, [r3, #20]
 80078ea:	617b      	str	r3, [r7, #20]
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	699b      	ldr	r3, [r3, #24]
 80078f2:	617b      	str	r3, [r7, #20]
 80078f4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80078f6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80078f8:	6a39      	ldr	r1, [r7, #32]
 80078fa:	68f8      	ldr	r0, [r7, #12]
 80078fc:	f000 f9c2 	bl	8007c84 <I2C_WaitOnTXEFlagUntilTimeout>
 8007900:	4603      	mov	r3, r0
 8007902:	2b00      	cmp	r3, #0
 8007904:	d00d      	beq.n	8007922 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800790a:	2b04      	cmp	r3, #4
 800790c:	d107      	bne.n	800791e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	681a      	ldr	r2, [r3, #0]
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800791c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800791e:	2301      	movs	r3, #1
 8007920:	e02b      	b.n	800797a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007922:	88fb      	ldrh	r3, [r7, #6]
 8007924:	2b01      	cmp	r3, #1
 8007926:	d105      	bne.n	8007934 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007928:	893b      	ldrh	r3, [r7, #8]
 800792a:	b2da      	uxtb	r2, r3
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	611a      	str	r2, [r3, #16]
 8007932:	e021      	b.n	8007978 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8007934:	893b      	ldrh	r3, [r7, #8]
 8007936:	0a1b      	lsrs	r3, r3, #8
 8007938:	b29b      	uxth	r3, r3
 800793a:	b2da      	uxtb	r2, r3
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007942:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007944:	6a39      	ldr	r1, [r7, #32]
 8007946:	68f8      	ldr	r0, [r7, #12]
 8007948:	f000 f99c 	bl	8007c84 <I2C_WaitOnTXEFlagUntilTimeout>
 800794c:	4603      	mov	r3, r0
 800794e:	2b00      	cmp	r3, #0
 8007950:	d00d      	beq.n	800796e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007956:	2b04      	cmp	r3, #4
 8007958:	d107      	bne.n	800796a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	681a      	ldr	r2, [r3, #0]
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007968:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800796a:	2301      	movs	r3, #1
 800796c:	e005      	b.n	800797a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800796e:	893b      	ldrh	r3, [r7, #8]
 8007970:	b2da      	uxtb	r2, r3
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8007978:	2300      	movs	r3, #0
}
 800797a:	4618      	mov	r0, r3
 800797c:	3718      	adds	r7, #24
 800797e:	46bd      	mov	sp, r7
 8007980:	bd80      	pop	{r7, pc}
 8007982:	bf00      	nop
 8007984:	00010002 	.word	0x00010002

08007988 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8007988:	b580      	push	{r7, lr}
 800798a:	b086      	sub	sp, #24
 800798c:	af00      	add	r7, sp, #0
 800798e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007990:	2300      	movs	r3, #0
 8007992:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007998:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800799a:	697b      	ldr	r3, [r7, #20]
 800799c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80079a0:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80079a2:	4b4b      	ldr	r3, [pc, #300]	; (8007ad0 <I2C_DMAAbort+0x148>)
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	08db      	lsrs	r3, r3, #3
 80079a8:	4a4a      	ldr	r2, [pc, #296]	; (8007ad4 <I2C_DMAAbort+0x14c>)
 80079aa:	fba2 2303 	umull	r2, r3, r2, r3
 80079ae:	0a1a      	lsrs	r2, r3, #8
 80079b0:	4613      	mov	r3, r2
 80079b2:	009b      	lsls	r3, r3, #2
 80079b4:	4413      	add	r3, r2
 80079b6:	00da      	lsls	r2, r3, #3
 80079b8:	1ad3      	subs	r3, r2, r3
 80079ba:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d106      	bne.n	80079d0 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80079c2:	697b      	ldr	r3, [r7, #20]
 80079c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079c6:	f043 0220 	orr.w	r2, r3, #32
 80079ca:	697b      	ldr	r3, [r7, #20]
 80079cc:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 80079ce:	e00a      	b.n	80079e6 <I2C_DMAAbort+0x5e>
    }
    count--;
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	3b01      	subs	r3, #1
 80079d4:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80079d6:	697b      	ldr	r3, [r7, #20]
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80079e0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80079e4:	d0ea      	beq.n	80079bc <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 80079e6:	697b      	ldr	r3, [r7, #20]
 80079e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80079ea:	2b00      	cmp	r3, #0
 80079ec:	d003      	beq.n	80079f6 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 80079ee:	697b      	ldr	r3, [r7, #20]
 80079f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80079f2:	2200      	movs	r2, #0
 80079f4:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 80079f6:	697b      	ldr	r3, [r7, #20]
 80079f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	d003      	beq.n	8007a06 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 80079fe:	697b      	ldr	r3, [r7, #20]
 8007a00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a02:	2200      	movs	r2, #0
 8007a04:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007a06:	697b      	ldr	r3, [r7, #20]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	681a      	ldr	r2, [r3, #0]
 8007a0c:	697b      	ldr	r3, [r7, #20]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007a14:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8007a16:	697b      	ldr	r3, [r7, #20]
 8007a18:	2200      	movs	r2, #0
 8007a1a:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8007a1c:	697b      	ldr	r3, [r7, #20]
 8007a1e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	d003      	beq.n	8007a2c <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8007a24:	697b      	ldr	r3, [r7, #20]
 8007a26:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007a28:	2200      	movs	r2, #0
 8007a2a:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 8007a2c:	697b      	ldr	r3, [r7, #20]
 8007a2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	d003      	beq.n	8007a3c <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8007a34:	697b      	ldr	r3, [r7, #20]
 8007a36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a38:	2200      	movs	r2, #0
 8007a3a:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8007a3c:	697b      	ldr	r3, [r7, #20]
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	681a      	ldr	r2, [r3, #0]
 8007a42:	697b      	ldr	r3, [r7, #20]
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	f022 0201 	bic.w	r2, r2, #1
 8007a4a:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8007a4c:	697b      	ldr	r3, [r7, #20]
 8007a4e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007a52:	b2db      	uxtb	r3, r3
 8007a54:	2b60      	cmp	r3, #96	; 0x60
 8007a56:	d10e      	bne.n	8007a76 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8007a58:	697b      	ldr	r3, [r7, #20]
 8007a5a:	2220      	movs	r2, #32
 8007a5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8007a60:	697b      	ldr	r3, [r7, #20]
 8007a62:	2200      	movs	r2, #0
 8007a64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8007a68:	697b      	ldr	r3, [r7, #20]
 8007a6a:	2200      	movs	r2, #0
 8007a6c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8007a6e:	6978      	ldr	r0, [r7, #20]
 8007a70:	f7fe fcb6 	bl	80063e0 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8007a74:	e027      	b.n	8007ac6 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8007a76:	7cfb      	ldrb	r3, [r7, #19]
 8007a78:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8007a7c:	2b28      	cmp	r3, #40	; 0x28
 8007a7e:	d117      	bne.n	8007ab0 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8007a80:	697b      	ldr	r3, [r7, #20]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	681a      	ldr	r2, [r3, #0]
 8007a86:	697b      	ldr	r3, [r7, #20]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	f042 0201 	orr.w	r2, r2, #1
 8007a8e:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007a90:	697b      	ldr	r3, [r7, #20]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	681a      	ldr	r2, [r3, #0]
 8007a96:	697b      	ldr	r3, [r7, #20]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007a9e:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8007aa0:	697b      	ldr	r3, [r7, #20]
 8007aa2:	2200      	movs	r2, #0
 8007aa4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8007aa6:	697b      	ldr	r3, [r7, #20]
 8007aa8:	2228      	movs	r2, #40	; 0x28
 8007aaa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8007aae:	e007      	b.n	8007ac0 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8007ab0:	697b      	ldr	r3, [r7, #20]
 8007ab2:	2220      	movs	r2, #32
 8007ab4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007ab8:	697b      	ldr	r3, [r7, #20]
 8007aba:	2200      	movs	r2, #0
 8007abc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8007ac0:	6978      	ldr	r0, [r7, #20]
 8007ac2:	f7fe fc83 	bl	80063cc <HAL_I2C_ErrorCallback>
}
 8007ac6:	bf00      	nop
 8007ac8:	3718      	adds	r7, #24
 8007aca:	46bd      	mov	sp, r7
 8007acc:	bd80      	pop	{r7, pc}
 8007ace:	bf00      	nop
 8007ad0:	2000027c 	.word	0x2000027c
 8007ad4:	14f8b589 	.word	0x14f8b589

08007ad8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8007ad8:	b580      	push	{r7, lr}
 8007ada:	b084      	sub	sp, #16
 8007adc:	af00      	add	r7, sp, #0
 8007ade:	60f8      	str	r0, [r7, #12]
 8007ae0:	60b9      	str	r1, [r7, #8]
 8007ae2:	603b      	str	r3, [r7, #0]
 8007ae4:	4613      	mov	r3, r2
 8007ae6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007ae8:	e025      	b.n	8007b36 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007aea:	683b      	ldr	r3, [r7, #0]
 8007aec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007af0:	d021      	beq.n	8007b36 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007af2:	f7fc fa8f 	bl	8004014 <HAL_GetTick>
 8007af6:	4602      	mov	r2, r0
 8007af8:	69bb      	ldr	r3, [r7, #24]
 8007afa:	1ad3      	subs	r3, r2, r3
 8007afc:	683a      	ldr	r2, [r7, #0]
 8007afe:	429a      	cmp	r2, r3
 8007b00:	d302      	bcc.n	8007b08 <I2C_WaitOnFlagUntilTimeout+0x30>
 8007b02:	683b      	ldr	r3, [r7, #0]
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	d116      	bne.n	8007b36 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	2200      	movs	r2, #0
 8007b0c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	2220      	movs	r2, #32
 8007b12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	2200      	movs	r2, #0
 8007b1a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b22:	f043 0220 	orr.w	r2, r3, #32
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	2200      	movs	r2, #0
 8007b2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007b32:	2301      	movs	r3, #1
 8007b34:	e023      	b.n	8007b7e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007b36:	68bb      	ldr	r3, [r7, #8]
 8007b38:	0c1b      	lsrs	r3, r3, #16
 8007b3a:	b2db      	uxtb	r3, r3
 8007b3c:	2b01      	cmp	r3, #1
 8007b3e:	d10d      	bne.n	8007b5c <I2C_WaitOnFlagUntilTimeout+0x84>
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	695b      	ldr	r3, [r3, #20]
 8007b46:	43da      	mvns	r2, r3
 8007b48:	68bb      	ldr	r3, [r7, #8]
 8007b4a:	4013      	ands	r3, r2
 8007b4c:	b29b      	uxth	r3, r3
 8007b4e:	2b00      	cmp	r3, #0
 8007b50:	bf0c      	ite	eq
 8007b52:	2301      	moveq	r3, #1
 8007b54:	2300      	movne	r3, #0
 8007b56:	b2db      	uxtb	r3, r3
 8007b58:	461a      	mov	r2, r3
 8007b5a:	e00c      	b.n	8007b76 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	699b      	ldr	r3, [r3, #24]
 8007b62:	43da      	mvns	r2, r3
 8007b64:	68bb      	ldr	r3, [r7, #8]
 8007b66:	4013      	ands	r3, r2
 8007b68:	b29b      	uxth	r3, r3
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	bf0c      	ite	eq
 8007b6e:	2301      	moveq	r3, #1
 8007b70:	2300      	movne	r3, #0
 8007b72:	b2db      	uxtb	r3, r3
 8007b74:	461a      	mov	r2, r3
 8007b76:	79fb      	ldrb	r3, [r7, #7]
 8007b78:	429a      	cmp	r2, r3
 8007b7a:	d0b6      	beq.n	8007aea <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007b7c:	2300      	movs	r3, #0
}
 8007b7e:	4618      	mov	r0, r3
 8007b80:	3710      	adds	r7, #16
 8007b82:	46bd      	mov	sp, r7
 8007b84:	bd80      	pop	{r7, pc}

08007b86 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8007b86:	b580      	push	{r7, lr}
 8007b88:	b084      	sub	sp, #16
 8007b8a:	af00      	add	r7, sp, #0
 8007b8c:	60f8      	str	r0, [r7, #12]
 8007b8e:	60b9      	str	r1, [r7, #8]
 8007b90:	607a      	str	r2, [r7, #4]
 8007b92:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007b94:	e051      	b.n	8007c3a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	695b      	ldr	r3, [r3, #20]
 8007b9c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007ba0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007ba4:	d123      	bne.n	8007bee <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	681a      	ldr	r2, [r3, #0]
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007bb4:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007bbe:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007bc0:	68fb      	ldr	r3, [r7, #12]
 8007bc2:	2200      	movs	r2, #0
 8007bc4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	2220      	movs	r2, #32
 8007bca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	2200      	movs	r2, #0
 8007bd2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007bda:	f043 0204 	orr.w	r2, r3, #4
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	2200      	movs	r2, #0
 8007be6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007bea:	2301      	movs	r3, #1
 8007bec:	e046      	b.n	8007c7c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007bf4:	d021      	beq.n	8007c3a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007bf6:	f7fc fa0d 	bl	8004014 <HAL_GetTick>
 8007bfa:	4602      	mov	r2, r0
 8007bfc:	683b      	ldr	r3, [r7, #0]
 8007bfe:	1ad3      	subs	r3, r2, r3
 8007c00:	687a      	ldr	r2, [r7, #4]
 8007c02:	429a      	cmp	r2, r3
 8007c04:	d302      	bcc.n	8007c0c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d116      	bne.n	8007c3a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	2200      	movs	r2, #0
 8007c10:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	2220      	movs	r2, #32
 8007c16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	2200      	movs	r2, #0
 8007c1e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c26:	f043 0220 	orr.w	r2, r3, #32
 8007c2a:	68fb      	ldr	r3, [r7, #12]
 8007c2c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	2200      	movs	r2, #0
 8007c32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007c36:	2301      	movs	r3, #1
 8007c38:	e020      	b.n	8007c7c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007c3a:	68bb      	ldr	r3, [r7, #8]
 8007c3c:	0c1b      	lsrs	r3, r3, #16
 8007c3e:	b2db      	uxtb	r3, r3
 8007c40:	2b01      	cmp	r3, #1
 8007c42:	d10c      	bne.n	8007c5e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	695b      	ldr	r3, [r3, #20]
 8007c4a:	43da      	mvns	r2, r3
 8007c4c:	68bb      	ldr	r3, [r7, #8]
 8007c4e:	4013      	ands	r3, r2
 8007c50:	b29b      	uxth	r3, r3
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	bf14      	ite	ne
 8007c56:	2301      	movne	r3, #1
 8007c58:	2300      	moveq	r3, #0
 8007c5a:	b2db      	uxtb	r3, r3
 8007c5c:	e00b      	b.n	8007c76 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	699b      	ldr	r3, [r3, #24]
 8007c64:	43da      	mvns	r2, r3
 8007c66:	68bb      	ldr	r3, [r7, #8]
 8007c68:	4013      	ands	r3, r2
 8007c6a:	b29b      	uxth	r3, r3
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	bf14      	ite	ne
 8007c70:	2301      	movne	r3, #1
 8007c72:	2300      	moveq	r3, #0
 8007c74:	b2db      	uxtb	r3, r3
 8007c76:	2b00      	cmp	r3, #0
 8007c78:	d18d      	bne.n	8007b96 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8007c7a:	2300      	movs	r3, #0
}
 8007c7c:	4618      	mov	r0, r3
 8007c7e:	3710      	adds	r7, #16
 8007c80:	46bd      	mov	sp, r7
 8007c82:	bd80      	pop	{r7, pc}

08007c84 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007c84:	b580      	push	{r7, lr}
 8007c86:	b084      	sub	sp, #16
 8007c88:	af00      	add	r7, sp, #0
 8007c8a:	60f8      	str	r0, [r7, #12]
 8007c8c:	60b9      	str	r1, [r7, #8]
 8007c8e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007c90:	e02d      	b.n	8007cee <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007c92:	68f8      	ldr	r0, [r7, #12]
 8007c94:	f000 f900 	bl	8007e98 <I2C_IsAcknowledgeFailed>
 8007c98:	4603      	mov	r3, r0
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	d001      	beq.n	8007ca2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007c9e:	2301      	movs	r3, #1
 8007ca0:	e02d      	b.n	8007cfe <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007ca2:	68bb      	ldr	r3, [r7, #8]
 8007ca4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ca8:	d021      	beq.n	8007cee <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007caa:	f7fc f9b3 	bl	8004014 <HAL_GetTick>
 8007cae:	4602      	mov	r2, r0
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	1ad3      	subs	r3, r2, r3
 8007cb4:	68ba      	ldr	r2, [r7, #8]
 8007cb6:	429a      	cmp	r2, r3
 8007cb8:	d302      	bcc.n	8007cc0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8007cba:	68bb      	ldr	r3, [r7, #8]
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	d116      	bne.n	8007cee <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007cc0:	68fb      	ldr	r3, [r7, #12]
 8007cc2:	2200      	movs	r2, #0
 8007cc4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007cc6:	68fb      	ldr	r3, [r7, #12]
 8007cc8:	2220      	movs	r2, #32
 8007cca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	2200      	movs	r2, #0
 8007cd2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007cda:	f043 0220 	orr.w	r2, r3, #32
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	2200      	movs	r2, #0
 8007ce6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007cea:	2301      	movs	r3, #1
 8007cec:	e007      	b.n	8007cfe <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	695b      	ldr	r3, [r3, #20]
 8007cf4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007cf8:	2b80      	cmp	r3, #128	; 0x80
 8007cfa:	d1ca      	bne.n	8007c92 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007cfc:	2300      	movs	r3, #0
}
 8007cfe:	4618      	mov	r0, r3
 8007d00:	3710      	adds	r7, #16
 8007d02:	46bd      	mov	sp, r7
 8007d04:	bd80      	pop	{r7, pc}

08007d06 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007d06:	b580      	push	{r7, lr}
 8007d08:	b084      	sub	sp, #16
 8007d0a:	af00      	add	r7, sp, #0
 8007d0c:	60f8      	str	r0, [r7, #12]
 8007d0e:	60b9      	str	r1, [r7, #8]
 8007d10:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007d12:	e02d      	b.n	8007d70 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007d14:	68f8      	ldr	r0, [r7, #12]
 8007d16:	f000 f8bf 	bl	8007e98 <I2C_IsAcknowledgeFailed>
 8007d1a:	4603      	mov	r3, r0
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	d001      	beq.n	8007d24 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007d20:	2301      	movs	r3, #1
 8007d22:	e02d      	b.n	8007d80 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007d24:	68bb      	ldr	r3, [r7, #8]
 8007d26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d2a:	d021      	beq.n	8007d70 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007d2c:	f7fc f972 	bl	8004014 <HAL_GetTick>
 8007d30:	4602      	mov	r2, r0
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	1ad3      	subs	r3, r2, r3
 8007d36:	68ba      	ldr	r2, [r7, #8]
 8007d38:	429a      	cmp	r2, r3
 8007d3a:	d302      	bcc.n	8007d42 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8007d3c:	68bb      	ldr	r3, [r7, #8]
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	d116      	bne.n	8007d70 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	2200      	movs	r2, #0
 8007d46:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	2220      	movs	r2, #32
 8007d4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	2200      	movs	r2, #0
 8007d54:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d5c:	f043 0220 	orr.w	r2, r3, #32
 8007d60:	68fb      	ldr	r3, [r7, #12]
 8007d62:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	2200      	movs	r2, #0
 8007d68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007d6c:	2301      	movs	r3, #1
 8007d6e:	e007      	b.n	8007d80 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	695b      	ldr	r3, [r3, #20]
 8007d76:	f003 0304 	and.w	r3, r3, #4
 8007d7a:	2b04      	cmp	r3, #4
 8007d7c:	d1ca      	bne.n	8007d14 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007d7e:	2300      	movs	r3, #0
}
 8007d80:	4618      	mov	r0, r3
 8007d82:	3710      	adds	r7, #16
 8007d84:	46bd      	mov	sp, r7
 8007d86:	bd80      	pop	{r7, pc}

08007d88 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8007d88:	b480      	push	{r7}
 8007d8a:	b085      	sub	sp, #20
 8007d8c:	af00      	add	r7, sp, #0
 8007d8e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007d90:	2300      	movs	r3, #0
 8007d92:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8007d94:	4b13      	ldr	r3, [pc, #76]	; (8007de4 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	08db      	lsrs	r3, r3, #3
 8007d9a:	4a13      	ldr	r2, [pc, #76]	; (8007de8 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8007d9c:	fba2 2303 	umull	r2, r3, r2, r3
 8007da0:	0a1a      	lsrs	r2, r3, #8
 8007da2:	4613      	mov	r3, r2
 8007da4:	009b      	lsls	r3, r3, #2
 8007da6:	4413      	add	r3, r2
 8007da8:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8007daa:	68fb      	ldr	r3, [r7, #12]
 8007dac:	3b01      	subs	r3, #1
 8007dae:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	2b00      	cmp	r3, #0
 8007db4:	d107      	bne.n	8007dc6 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007dba:	f043 0220 	orr.w	r2, r3, #32
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8007dc2:	2301      	movs	r3, #1
 8007dc4:	e008      	b.n	8007dd8 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007dd0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007dd4:	d0e9      	beq.n	8007daa <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8007dd6:	2300      	movs	r3, #0
}
 8007dd8:	4618      	mov	r0, r3
 8007dda:	3714      	adds	r7, #20
 8007ddc:	46bd      	mov	sp, r7
 8007dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007de2:	4770      	bx	lr
 8007de4:	2000027c 	.word	0x2000027c
 8007de8:	14f8b589 	.word	0x14f8b589

08007dec <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007dec:	b580      	push	{r7, lr}
 8007dee:	b084      	sub	sp, #16
 8007df0:	af00      	add	r7, sp, #0
 8007df2:	60f8      	str	r0, [r7, #12]
 8007df4:	60b9      	str	r1, [r7, #8]
 8007df6:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007df8:	e042      	b.n	8007e80 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	695b      	ldr	r3, [r3, #20]
 8007e00:	f003 0310 	and.w	r3, r3, #16
 8007e04:	2b10      	cmp	r3, #16
 8007e06:	d119      	bne.n	8007e3c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007e08:	68fb      	ldr	r3, [r7, #12]
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	f06f 0210 	mvn.w	r2, #16
 8007e10:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007e12:	68fb      	ldr	r3, [r7, #12]
 8007e14:	2200      	movs	r2, #0
 8007e16:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	2220      	movs	r2, #32
 8007e1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	2200      	movs	r2, #0
 8007e24:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	2200      	movs	r2, #0
 8007e34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007e38:	2301      	movs	r3, #1
 8007e3a:	e029      	b.n	8007e90 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007e3c:	f7fc f8ea 	bl	8004014 <HAL_GetTick>
 8007e40:	4602      	mov	r2, r0
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	1ad3      	subs	r3, r2, r3
 8007e46:	68ba      	ldr	r2, [r7, #8]
 8007e48:	429a      	cmp	r2, r3
 8007e4a:	d302      	bcc.n	8007e52 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8007e4c:	68bb      	ldr	r3, [r7, #8]
 8007e4e:	2b00      	cmp	r3, #0
 8007e50:	d116      	bne.n	8007e80 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8007e52:	68fb      	ldr	r3, [r7, #12]
 8007e54:	2200      	movs	r2, #0
 8007e56:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	2220      	movs	r2, #32
 8007e5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	2200      	movs	r2, #0
 8007e64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e6c:	f043 0220 	orr.w	r2, r3, #32
 8007e70:	68fb      	ldr	r3, [r7, #12]
 8007e72:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	2200      	movs	r2, #0
 8007e78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007e7c:	2301      	movs	r3, #1
 8007e7e:	e007      	b.n	8007e90 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	695b      	ldr	r3, [r3, #20]
 8007e86:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007e8a:	2b40      	cmp	r3, #64	; 0x40
 8007e8c:	d1b5      	bne.n	8007dfa <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8007e8e:	2300      	movs	r3, #0
}
 8007e90:	4618      	mov	r0, r3
 8007e92:	3710      	adds	r7, #16
 8007e94:	46bd      	mov	sp, r7
 8007e96:	bd80      	pop	{r7, pc}

08007e98 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8007e98:	b480      	push	{r7}
 8007e9a:	b083      	sub	sp, #12
 8007e9c:	af00      	add	r7, sp, #0
 8007e9e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	695b      	ldr	r3, [r3, #20]
 8007ea6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007eaa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007eae:	d11b      	bne.n	8007ee8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007eb8:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	2200      	movs	r2, #0
 8007ebe:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	2220      	movs	r2, #32
 8007ec4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	2200      	movs	r2, #0
 8007ecc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ed4:	f043 0204 	orr.w	r2, r3, #4
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	2200      	movs	r2, #0
 8007ee0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8007ee4:	2301      	movs	r3, #1
 8007ee6:	e000      	b.n	8007eea <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8007ee8:	2300      	movs	r3, #0
}
 8007eea:	4618      	mov	r0, r3
 8007eec:	370c      	adds	r7, #12
 8007eee:	46bd      	mov	sp, r7
 8007ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ef4:	4770      	bx	lr

08007ef6 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8007ef6:	b480      	push	{r7}
 8007ef8:	b083      	sub	sp, #12
 8007efa:	af00      	add	r7, sp, #0
 8007efc:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f02:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8007f06:	d103      	bne.n	8007f10 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	2201      	movs	r2, #1
 8007f0c:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8007f0e:	e007      	b.n	8007f20 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f14:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8007f18:	d102      	bne.n	8007f20 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	2208      	movs	r2, #8
 8007f1e:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8007f20:	bf00      	nop
 8007f22:	370c      	adds	r7, #12
 8007f24:	46bd      	mov	sp, r7
 8007f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f2a:	4770      	bx	lr

08007f2c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007f2c:	b580      	push	{r7, lr}
 8007f2e:	b086      	sub	sp, #24
 8007f30:	af00      	add	r7, sp, #0
 8007f32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	d101      	bne.n	8007f3e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007f3a:	2301      	movs	r3, #1
 8007f3c:	e267      	b.n	800840e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	f003 0301 	and.w	r3, r3, #1
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d075      	beq.n	8008036 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007f4a:	4b88      	ldr	r3, [pc, #544]	; (800816c <HAL_RCC_OscConfig+0x240>)
 8007f4c:	689b      	ldr	r3, [r3, #8]
 8007f4e:	f003 030c 	and.w	r3, r3, #12
 8007f52:	2b04      	cmp	r3, #4
 8007f54:	d00c      	beq.n	8007f70 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007f56:	4b85      	ldr	r3, [pc, #532]	; (800816c <HAL_RCC_OscConfig+0x240>)
 8007f58:	689b      	ldr	r3, [r3, #8]
 8007f5a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007f5e:	2b08      	cmp	r3, #8
 8007f60:	d112      	bne.n	8007f88 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007f62:	4b82      	ldr	r3, [pc, #520]	; (800816c <HAL_RCC_OscConfig+0x240>)
 8007f64:	685b      	ldr	r3, [r3, #4]
 8007f66:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007f6a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007f6e:	d10b      	bne.n	8007f88 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007f70:	4b7e      	ldr	r3, [pc, #504]	; (800816c <HAL_RCC_OscConfig+0x240>)
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	d05b      	beq.n	8008034 <HAL_RCC_OscConfig+0x108>
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	685b      	ldr	r3, [r3, #4]
 8007f80:	2b00      	cmp	r3, #0
 8007f82:	d157      	bne.n	8008034 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8007f84:	2301      	movs	r3, #1
 8007f86:	e242      	b.n	800840e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	685b      	ldr	r3, [r3, #4]
 8007f8c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007f90:	d106      	bne.n	8007fa0 <HAL_RCC_OscConfig+0x74>
 8007f92:	4b76      	ldr	r3, [pc, #472]	; (800816c <HAL_RCC_OscConfig+0x240>)
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	4a75      	ldr	r2, [pc, #468]	; (800816c <HAL_RCC_OscConfig+0x240>)
 8007f98:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007f9c:	6013      	str	r3, [r2, #0]
 8007f9e:	e01d      	b.n	8007fdc <HAL_RCC_OscConfig+0xb0>
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	685b      	ldr	r3, [r3, #4]
 8007fa4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007fa8:	d10c      	bne.n	8007fc4 <HAL_RCC_OscConfig+0x98>
 8007faa:	4b70      	ldr	r3, [pc, #448]	; (800816c <HAL_RCC_OscConfig+0x240>)
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	4a6f      	ldr	r2, [pc, #444]	; (800816c <HAL_RCC_OscConfig+0x240>)
 8007fb0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007fb4:	6013      	str	r3, [r2, #0]
 8007fb6:	4b6d      	ldr	r3, [pc, #436]	; (800816c <HAL_RCC_OscConfig+0x240>)
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	4a6c      	ldr	r2, [pc, #432]	; (800816c <HAL_RCC_OscConfig+0x240>)
 8007fbc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007fc0:	6013      	str	r3, [r2, #0]
 8007fc2:	e00b      	b.n	8007fdc <HAL_RCC_OscConfig+0xb0>
 8007fc4:	4b69      	ldr	r3, [pc, #420]	; (800816c <HAL_RCC_OscConfig+0x240>)
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	4a68      	ldr	r2, [pc, #416]	; (800816c <HAL_RCC_OscConfig+0x240>)
 8007fca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007fce:	6013      	str	r3, [r2, #0]
 8007fd0:	4b66      	ldr	r3, [pc, #408]	; (800816c <HAL_RCC_OscConfig+0x240>)
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	4a65      	ldr	r2, [pc, #404]	; (800816c <HAL_RCC_OscConfig+0x240>)
 8007fd6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007fda:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	685b      	ldr	r3, [r3, #4]
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	d013      	beq.n	800800c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007fe4:	f7fc f816 	bl	8004014 <HAL_GetTick>
 8007fe8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007fea:	e008      	b.n	8007ffe <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007fec:	f7fc f812 	bl	8004014 <HAL_GetTick>
 8007ff0:	4602      	mov	r2, r0
 8007ff2:	693b      	ldr	r3, [r7, #16]
 8007ff4:	1ad3      	subs	r3, r2, r3
 8007ff6:	2b64      	cmp	r3, #100	; 0x64
 8007ff8:	d901      	bls.n	8007ffe <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8007ffa:	2303      	movs	r3, #3
 8007ffc:	e207      	b.n	800840e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007ffe:	4b5b      	ldr	r3, [pc, #364]	; (800816c <HAL_RCC_OscConfig+0x240>)
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008006:	2b00      	cmp	r3, #0
 8008008:	d0f0      	beq.n	8007fec <HAL_RCC_OscConfig+0xc0>
 800800a:	e014      	b.n	8008036 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800800c:	f7fc f802 	bl	8004014 <HAL_GetTick>
 8008010:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008012:	e008      	b.n	8008026 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008014:	f7fb fffe 	bl	8004014 <HAL_GetTick>
 8008018:	4602      	mov	r2, r0
 800801a:	693b      	ldr	r3, [r7, #16]
 800801c:	1ad3      	subs	r3, r2, r3
 800801e:	2b64      	cmp	r3, #100	; 0x64
 8008020:	d901      	bls.n	8008026 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8008022:	2303      	movs	r3, #3
 8008024:	e1f3      	b.n	800840e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008026:	4b51      	ldr	r3, [pc, #324]	; (800816c <HAL_RCC_OscConfig+0x240>)
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800802e:	2b00      	cmp	r3, #0
 8008030:	d1f0      	bne.n	8008014 <HAL_RCC_OscConfig+0xe8>
 8008032:	e000      	b.n	8008036 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008034:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	f003 0302 	and.w	r3, r3, #2
 800803e:	2b00      	cmp	r3, #0
 8008040:	d063      	beq.n	800810a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8008042:	4b4a      	ldr	r3, [pc, #296]	; (800816c <HAL_RCC_OscConfig+0x240>)
 8008044:	689b      	ldr	r3, [r3, #8]
 8008046:	f003 030c 	and.w	r3, r3, #12
 800804a:	2b00      	cmp	r3, #0
 800804c:	d00b      	beq.n	8008066 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800804e:	4b47      	ldr	r3, [pc, #284]	; (800816c <HAL_RCC_OscConfig+0x240>)
 8008050:	689b      	ldr	r3, [r3, #8]
 8008052:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8008056:	2b08      	cmp	r3, #8
 8008058:	d11c      	bne.n	8008094 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800805a:	4b44      	ldr	r3, [pc, #272]	; (800816c <HAL_RCC_OscConfig+0x240>)
 800805c:	685b      	ldr	r3, [r3, #4]
 800805e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008062:	2b00      	cmp	r3, #0
 8008064:	d116      	bne.n	8008094 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008066:	4b41      	ldr	r3, [pc, #260]	; (800816c <HAL_RCC_OscConfig+0x240>)
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	f003 0302 	and.w	r3, r3, #2
 800806e:	2b00      	cmp	r3, #0
 8008070:	d005      	beq.n	800807e <HAL_RCC_OscConfig+0x152>
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	68db      	ldr	r3, [r3, #12]
 8008076:	2b01      	cmp	r3, #1
 8008078:	d001      	beq.n	800807e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800807a:	2301      	movs	r3, #1
 800807c:	e1c7      	b.n	800840e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800807e:	4b3b      	ldr	r3, [pc, #236]	; (800816c <HAL_RCC_OscConfig+0x240>)
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	691b      	ldr	r3, [r3, #16]
 800808a:	00db      	lsls	r3, r3, #3
 800808c:	4937      	ldr	r1, [pc, #220]	; (800816c <HAL_RCC_OscConfig+0x240>)
 800808e:	4313      	orrs	r3, r2
 8008090:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008092:	e03a      	b.n	800810a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	68db      	ldr	r3, [r3, #12]
 8008098:	2b00      	cmp	r3, #0
 800809a:	d020      	beq.n	80080de <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800809c:	4b34      	ldr	r3, [pc, #208]	; (8008170 <HAL_RCC_OscConfig+0x244>)
 800809e:	2201      	movs	r2, #1
 80080a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80080a2:	f7fb ffb7 	bl	8004014 <HAL_GetTick>
 80080a6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80080a8:	e008      	b.n	80080bc <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80080aa:	f7fb ffb3 	bl	8004014 <HAL_GetTick>
 80080ae:	4602      	mov	r2, r0
 80080b0:	693b      	ldr	r3, [r7, #16]
 80080b2:	1ad3      	subs	r3, r2, r3
 80080b4:	2b02      	cmp	r3, #2
 80080b6:	d901      	bls.n	80080bc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80080b8:	2303      	movs	r3, #3
 80080ba:	e1a8      	b.n	800840e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80080bc:	4b2b      	ldr	r3, [pc, #172]	; (800816c <HAL_RCC_OscConfig+0x240>)
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	f003 0302 	and.w	r3, r3, #2
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	d0f0      	beq.n	80080aa <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80080c8:	4b28      	ldr	r3, [pc, #160]	; (800816c <HAL_RCC_OscConfig+0x240>)
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	691b      	ldr	r3, [r3, #16]
 80080d4:	00db      	lsls	r3, r3, #3
 80080d6:	4925      	ldr	r1, [pc, #148]	; (800816c <HAL_RCC_OscConfig+0x240>)
 80080d8:	4313      	orrs	r3, r2
 80080da:	600b      	str	r3, [r1, #0]
 80080dc:	e015      	b.n	800810a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80080de:	4b24      	ldr	r3, [pc, #144]	; (8008170 <HAL_RCC_OscConfig+0x244>)
 80080e0:	2200      	movs	r2, #0
 80080e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80080e4:	f7fb ff96 	bl	8004014 <HAL_GetTick>
 80080e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80080ea:	e008      	b.n	80080fe <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80080ec:	f7fb ff92 	bl	8004014 <HAL_GetTick>
 80080f0:	4602      	mov	r2, r0
 80080f2:	693b      	ldr	r3, [r7, #16]
 80080f4:	1ad3      	subs	r3, r2, r3
 80080f6:	2b02      	cmp	r3, #2
 80080f8:	d901      	bls.n	80080fe <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80080fa:	2303      	movs	r3, #3
 80080fc:	e187      	b.n	800840e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80080fe:	4b1b      	ldr	r3, [pc, #108]	; (800816c <HAL_RCC_OscConfig+0x240>)
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	f003 0302 	and.w	r3, r3, #2
 8008106:	2b00      	cmp	r3, #0
 8008108:	d1f0      	bne.n	80080ec <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	f003 0308 	and.w	r3, r3, #8
 8008112:	2b00      	cmp	r3, #0
 8008114:	d036      	beq.n	8008184 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	695b      	ldr	r3, [r3, #20]
 800811a:	2b00      	cmp	r3, #0
 800811c:	d016      	beq.n	800814c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800811e:	4b15      	ldr	r3, [pc, #84]	; (8008174 <HAL_RCC_OscConfig+0x248>)
 8008120:	2201      	movs	r2, #1
 8008122:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008124:	f7fb ff76 	bl	8004014 <HAL_GetTick>
 8008128:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800812a:	e008      	b.n	800813e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800812c:	f7fb ff72 	bl	8004014 <HAL_GetTick>
 8008130:	4602      	mov	r2, r0
 8008132:	693b      	ldr	r3, [r7, #16]
 8008134:	1ad3      	subs	r3, r2, r3
 8008136:	2b02      	cmp	r3, #2
 8008138:	d901      	bls.n	800813e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800813a:	2303      	movs	r3, #3
 800813c:	e167      	b.n	800840e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800813e:	4b0b      	ldr	r3, [pc, #44]	; (800816c <HAL_RCC_OscConfig+0x240>)
 8008140:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008142:	f003 0302 	and.w	r3, r3, #2
 8008146:	2b00      	cmp	r3, #0
 8008148:	d0f0      	beq.n	800812c <HAL_RCC_OscConfig+0x200>
 800814a:	e01b      	b.n	8008184 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800814c:	4b09      	ldr	r3, [pc, #36]	; (8008174 <HAL_RCC_OscConfig+0x248>)
 800814e:	2200      	movs	r2, #0
 8008150:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008152:	f7fb ff5f 	bl	8004014 <HAL_GetTick>
 8008156:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008158:	e00e      	b.n	8008178 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800815a:	f7fb ff5b 	bl	8004014 <HAL_GetTick>
 800815e:	4602      	mov	r2, r0
 8008160:	693b      	ldr	r3, [r7, #16]
 8008162:	1ad3      	subs	r3, r2, r3
 8008164:	2b02      	cmp	r3, #2
 8008166:	d907      	bls.n	8008178 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8008168:	2303      	movs	r3, #3
 800816a:	e150      	b.n	800840e <HAL_RCC_OscConfig+0x4e2>
 800816c:	40023800 	.word	0x40023800
 8008170:	42470000 	.word	0x42470000
 8008174:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008178:	4b88      	ldr	r3, [pc, #544]	; (800839c <HAL_RCC_OscConfig+0x470>)
 800817a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800817c:	f003 0302 	and.w	r3, r3, #2
 8008180:	2b00      	cmp	r3, #0
 8008182:	d1ea      	bne.n	800815a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	f003 0304 	and.w	r3, r3, #4
 800818c:	2b00      	cmp	r3, #0
 800818e:	f000 8097 	beq.w	80082c0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008192:	2300      	movs	r3, #0
 8008194:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008196:	4b81      	ldr	r3, [pc, #516]	; (800839c <HAL_RCC_OscConfig+0x470>)
 8008198:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800819a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800819e:	2b00      	cmp	r3, #0
 80081a0:	d10f      	bne.n	80081c2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80081a2:	2300      	movs	r3, #0
 80081a4:	60bb      	str	r3, [r7, #8]
 80081a6:	4b7d      	ldr	r3, [pc, #500]	; (800839c <HAL_RCC_OscConfig+0x470>)
 80081a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081aa:	4a7c      	ldr	r2, [pc, #496]	; (800839c <HAL_RCC_OscConfig+0x470>)
 80081ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80081b0:	6413      	str	r3, [r2, #64]	; 0x40
 80081b2:	4b7a      	ldr	r3, [pc, #488]	; (800839c <HAL_RCC_OscConfig+0x470>)
 80081b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80081ba:	60bb      	str	r3, [r7, #8]
 80081bc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80081be:	2301      	movs	r3, #1
 80081c0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80081c2:	4b77      	ldr	r3, [pc, #476]	; (80083a0 <HAL_RCC_OscConfig+0x474>)
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	d118      	bne.n	8008200 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80081ce:	4b74      	ldr	r3, [pc, #464]	; (80083a0 <HAL_RCC_OscConfig+0x474>)
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	4a73      	ldr	r2, [pc, #460]	; (80083a0 <HAL_RCC_OscConfig+0x474>)
 80081d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80081d8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80081da:	f7fb ff1b 	bl	8004014 <HAL_GetTick>
 80081de:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80081e0:	e008      	b.n	80081f4 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80081e2:	f7fb ff17 	bl	8004014 <HAL_GetTick>
 80081e6:	4602      	mov	r2, r0
 80081e8:	693b      	ldr	r3, [r7, #16]
 80081ea:	1ad3      	subs	r3, r2, r3
 80081ec:	2b02      	cmp	r3, #2
 80081ee:	d901      	bls.n	80081f4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80081f0:	2303      	movs	r3, #3
 80081f2:	e10c      	b.n	800840e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80081f4:	4b6a      	ldr	r3, [pc, #424]	; (80083a0 <HAL_RCC_OscConfig+0x474>)
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	d0f0      	beq.n	80081e2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	689b      	ldr	r3, [r3, #8]
 8008204:	2b01      	cmp	r3, #1
 8008206:	d106      	bne.n	8008216 <HAL_RCC_OscConfig+0x2ea>
 8008208:	4b64      	ldr	r3, [pc, #400]	; (800839c <HAL_RCC_OscConfig+0x470>)
 800820a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800820c:	4a63      	ldr	r2, [pc, #396]	; (800839c <HAL_RCC_OscConfig+0x470>)
 800820e:	f043 0301 	orr.w	r3, r3, #1
 8008212:	6713      	str	r3, [r2, #112]	; 0x70
 8008214:	e01c      	b.n	8008250 <HAL_RCC_OscConfig+0x324>
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	689b      	ldr	r3, [r3, #8]
 800821a:	2b05      	cmp	r3, #5
 800821c:	d10c      	bne.n	8008238 <HAL_RCC_OscConfig+0x30c>
 800821e:	4b5f      	ldr	r3, [pc, #380]	; (800839c <HAL_RCC_OscConfig+0x470>)
 8008220:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008222:	4a5e      	ldr	r2, [pc, #376]	; (800839c <HAL_RCC_OscConfig+0x470>)
 8008224:	f043 0304 	orr.w	r3, r3, #4
 8008228:	6713      	str	r3, [r2, #112]	; 0x70
 800822a:	4b5c      	ldr	r3, [pc, #368]	; (800839c <HAL_RCC_OscConfig+0x470>)
 800822c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800822e:	4a5b      	ldr	r2, [pc, #364]	; (800839c <HAL_RCC_OscConfig+0x470>)
 8008230:	f043 0301 	orr.w	r3, r3, #1
 8008234:	6713      	str	r3, [r2, #112]	; 0x70
 8008236:	e00b      	b.n	8008250 <HAL_RCC_OscConfig+0x324>
 8008238:	4b58      	ldr	r3, [pc, #352]	; (800839c <HAL_RCC_OscConfig+0x470>)
 800823a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800823c:	4a57      	ldr	r2, [pc, #348]	; (800839c <HAL_RCC_OscConfig+0x470>)
 800823e:	f023 0301 	bic.w	r3, r3, #1
 8008242:	6713      	str	r3, [r2, #112]	; 0x70
 8008244:	4b55      	ldr	r3, [pc, #340]	; (800839c <HAL_RCC_OscConfig+0x470>)
 8008246:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008248:	4a54      	ldr	r2, [pc, #336]	; (800839c <HAL_RCC_OscConfig+0x470>)
 800824a:	f023 0304 	bic.w	r3, r3, #4
 800824e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	689b      	ldr	r3, [r3, #8]
 8008254:	2b00      	cmp	r3, #0
 8008256:	d015      	beq.n	8008284 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008258:	f7fb fedc 	bl	8004014 <HAL_GetTick>
 800825c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800825e:	e00a      	b.n	8008276 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008260:	f7fb fed8 	bl	8004014 <HAL_GetTick>
 8008264:	4602      	mov	r2, r0
 8008266:	693b      	ldr	r3, [r7, #16]
 8008268:	1ad3      	subs	r3, r2, r3
 800826a:	f241 3288 	movw	r2, #5000	; 0x1388
 800826e:	4293      	cmp	r3, r2
 8008270:	d901      	bls.n	8008276 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8008272:	2303      	movs	r3, #3
 8008274:	e0cb      	b.n	800840e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008276:	4b49      	ldr	r3, [pc, #292]	; (800839c <HAL_RCC_OscConfig+0x470>)
 8008278:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800827a:	f003 0302 	and.w	r3, r3, #2
 800827e:	2b00      	cmp	r3, #0
 8008280:	d0ee      	beq.n	8008260 <HAL_RCC_OscConfig+0x334>
 8008282:	e014      	b.n	80082ae <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008284:	f7fb fec6 	bl	8004014 <HAL_GetTick>
 8008288:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800828a:	e00a      	b.n	80082a2 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800828c:	f7fb fec2 	bl	8004014 <HAL_GetTick>
 8008290:	4602      	mov	r2, r0
 8008292:	693b      	ldr	r3, [r7, #16]
 8008294:	1ad3      	subs	r3, r2, r3
 8008296:	f241 3288 	movw	r2, #5000	; 0x1388
 800829a:	4293      	cmp	r3, r2
 800829c:	d901      	bls.n	80082a2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800829e:	2303      	movs	r3, #3
 80082a0:	e0b5      	b.n	800840e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80082a2:	4b3e      	ldr	r3, [pc, #248]	; (800839c <HAL_RCC_OscConfig+0x470>)
 80082a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80082a6:	f003 0302 	and.w	r3, r3, #2
 80082aa:	2b00      	cmp	r3, #0
 80082ac:	d1ee      	bne.n	800828c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80082ae:	7dfb      	ldrb	r3, [r7, #23]
 80082b0:	2b01      	cmp	r3, #1
 80082b2:	d105      	bne.n	80082c0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80082b4:	4b39      	ldr	r3, [pc, #228]	; (800839c <HAL_RCC_OscConfig+0x470>)
 80082b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082b8:	4a38      	ldr	r2, [pc, #224]	; (800839c <HAL_RCC_OscConfig+0x470>)
 80082ba:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80082be:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	699b      	ldr	r3, [r3, #24]
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	f000 80a1 	beq.w	800840c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80082ca:	4b34      	ldr	r3, [pc, #208]	; (800839c <HAL_RCC_OscConfig+0x470>)
 80082cc:	689b      	ldr	r3, [r3, #8]
 80082ce:	f003 030c 	and.w	r3, r3, #12
 80082d2:	2b08      	cmp	r3, #8
 80082d4:	d05c      	beq.n	8008390 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	699b      	ldr	r3, [r3, #24]
 80082da:	2b02      	cmp	r3, #2
 80082dc:	d141      	bne.n	8008362 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80082de:	4b31      	ldr	r3, [pc, #196]	; (80083a4 <HAL_RCC_OscConfig+0x478>)
 80082e0:	2200      	movs	r2, #0
 80082e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80082e4:	f7fb fe96 	bl	8004014 <HAL_GetTick>
 80082e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80082ea:	e008      	b.n	80082fe <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80082ec:	f7fb fe92 	bl	8004014 <HAL_GetTick>
 80082f0:	4602      	mov	r2, r0
 80082f2:	693b      	ldr	r3, [r7, #16]
 80082f4:	1ad3      	subs	r3, r2, r3
 80082f6:	2b02      	cmp	r3, #2
 80082f8:	d901      	bls.n	80082fe <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80082fa:	2303      	movs	r3, #3
 80082fc:	e087      	b.n	800840e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80082fe:	4b27      	ldr	r3, [pc, #156]	; (800839c <HAL_RCC_OscConfig+0x470>)
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008306:	2b00      	cmp	r3, #0
 8008308:	d1f0      	bne.n	80082ec <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	69da      	ldr	r2, [r3, #28]
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	6a1b      	ldr	r3, [r3, #32]
 8008312:	431a      	orrs	r2, r3
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008318:	019b      	lsls	r3, r3, #6
 800831a:	431a      	orrs	r2, r3
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008320:	085b      	lsrs	r3, r3, #1
 8008322:	3b01      	subs	r3, #1
 8008324:	041b      	lsls	r3, r3, #16
 8008326:	431a      	orrs	r2, r3
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800832c:	061b      	lsls	r3, r3, #24
 800832e:	491b      	ldr	r1, [pc, #108]	; (800839c <HAL_RCC_OscConfig+0x470>)
 8008330:	4313      	orrs	r3, r2
 8008332:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008334:	4b1b      	ldr	r3, [pc, #108]	; (80083a4 <HAL_RCC_OscConfig+0x478>)
 8008336:	2201      	movs	r2, #1
 8008338:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800833a:	f7fb fe6b 	bl	8004014 <HAL_GetTick>
 800833e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008340:	e008      	b.n	8008354 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008342:	f7fb fe67 	bl	8004014 <HAL_GetTick>
 8008346:	4602      	mov	r2, r0
 8008348:	693b      	ldr	r3, [r7, #16]
 800834a:	1ad3      	subs	r3, r2, r3
 800834c:	2b02      	cmp	r3, #2
 800834e:	d901      	bls.n	8008354 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8008350:	2303      	movs	r3, #3
 8008352:	e05c      	b.n	800840e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008354:	4b11      	ldr	r3, [pc, #68]	; (800839c <HAL_RCC_OscConfig+0x470>)
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800835c:	2b00      	cmp	r3, #0
 800835e:	d0f0      	beq.n	8008342 <HAL_RCC_OscConfig+0x416>
 8008360:	e054      	b.n	800840c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008362:	4b10      	ldr	r3, [pc, #64]	; (80083a4 <HAL_RCC_OscConfig+0x478>)
 8008364:	2200      	movs	r2, #0
 8008366:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008368:	f7fb fe54 	bl	8004014 <HAL_GetTick>
 800836c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800836e:	e008      	b.n	8008382 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008370:	f7fb fe50 	bl	8004014 <HAL_GetTick>
 8008374:	4602      	mov	r2, r0
 8008376:	693b      	ldr	r3, [r7, #16]
 8008378:	1ad3      	subs	r3, r2, r3
 800837a:	2b02      	cmp	r3, #2
 800837c:	d901      	bls.n	8008382 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800837e:	2303      	movs	r3, #3
 8008380:	e045      	b.n	800840e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008382:	4b06      	ldr	r3, [pc, #24]	; (800839c <HAL_RCC_OscConfig+0x470>)
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800838a:	2b00      	cmp	r3, #0
 800838c:	d1f0      	bne.n	8008370 <HAL_RCC_OscConfig+0x444>
 800838e:	e03d      	b.n	800840c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	699b      	ldr	r3, [r3, #24]
 8008394:	2b01      	cmp	r3, #1
 8008396:	d107      	bne.n	80083a8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8008398:	2301      	movs	r3, #1
 800839a:	e038      	b.n	800840e <HAL_RCC_OscConfig+0x4e2>
 800839c:	40023800 	.word	0x40023800
 80083a0:	40007000 	.word	0x40007000
 80083a4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80083a8:	4b1b      	ldr	r3, [pc, #108]	; (8008418 <HAL_RCC_OscConfig+0x4ec>)
 80083aa:	685b      	ldr	r3, [r3, #4]
 80083ac:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	699b      	ldr	r3, [r3, #24]
 80083b2:	2b01      	cmp	r3, #1
 80083b4:	d028      	beq.n	8008408 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80083b6:	68fb      	ldr	r3, [r7, #12]
 80083b8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80083c0:	429a      	cmp	r2, r3
 80083c2:	d121      	bne.n	8008408 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80083c4:	68fb      	ldr	r3, [r7, #12]
 80083c6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80083ce:	429a      	cmp	r2, r3
 80083d0:	d11a      	bne.n	8008408 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80083d2:	68fa      	ldr	r2, [r7, #12]
 80083d4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80083d8:	4013      	ands	r3, r2
 80083da:	687a      	ldr	r2, [r7, #4]
 80083dc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80083de:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80083e0:	4293      	cmp	r3, r2
 80083e2:	d111      	bne.n	8008408 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80083e4:	68fb      	ldr	r3, [r7, #12]
 80083e6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80083ee:	085b      	lsrs	r3, r3, #1
 80083f0:	3b01      	subs	r3, #1
 80083f2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80083f4:	429a      	cmp	r2, r3
 80083f6:	d107      	bne.n	8008408 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008402:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8008404:	429a      	cmp	r2, r3
 8008406:	d001      	beq.n	800840c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8008408:	2301      	movs	r3, #1
 800840a:	e000      	b.n	800840e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800840c:	2300      	movs	r3, #0
}
 800840e:	4618      	mov	r0, r3
 8008410:	3718      	adds	r7, #24
 8008412:	46bd      	mov	sp, r7
 8008414:	bd80      	pop	{r7, pc}
 8008416:	bf00      	nop
 8008418:	40023800 	.word	0x40023800

0800841c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800841c:	b580      	push	{r7, lr}
 800841e:	b084      	sub	sp, #16
 8008420:	af00      	add	r7, sp, #0
 8008422:	6078      	str	r0, [r7, #4]
 8008424:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	2b00      	cmp	r3, #0
 800842a:	d101      	bne.n	8008430 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800842c:	2301      	movs	r3, #1
 800842e:	e0cc      	b.n	80085ca <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8008430:	4b68      	ldr	r3, [pc, #416]	; (80085d4 <HAL_RCC_ClockConfig+0x1b8>)
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	f003 0307 	and.w	r3, r3, #7
 8008438:	683a      	ldr	r2, [r7, #0]
 800843a:	429a      	cmp	r2, r3
 800843c:	d90c      	bls.n	8008458 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800843e:	4b65      	ldr	r3, [pc, #404]	; (80085d4 <HAL_RCC_ClockConfig+0x1b8>)
 8008440:	683a      	ldr	r2, [r7, #0]
 8008442:	b2d2      	uxtb	r2, r2
 8008444:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008446:	4b63      	ldr	r3, [pc, #396]	; (80085d4 <HAL_RCC_ClockConfig+0x1b8>)
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	f003 0307 	and.w	r3, r3, #7
 800844e:	683a      	ldr	r2, [r7, #0]
 8008450:	429a      	cmp	r2, r3
 8008452:	d001      	beq.n	8008458 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8008454:	2301      	movs	r3, #1
 8008456:	e0b8      	b.n	80085ca <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	f003 0302 	and.w	r3, r3, #2
 8008460:	2b00      	cmp	r3, #0
 8008462:	d020      	beq.n	80084a6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	f003 0304 	and.w	r3, r3, #4
 800846c:	2b00      	cmp	r3, #0
 800846e:	d005      	beq.n	800847c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008470:	4b59      	ldr	r3, [pc, #356]	; (80085d8 <HAL_RCC_ClockConfig+0x1bc>)
 8008472:	689b      	ldr	r3, [r3, #8]
 8008474:	4a58      	ldr	r2, [pc, #352]	; (80085d8 <HAL_RCC_ClockConfig+0x1bc>)
 8008476:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800847a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	f003 0308 	and.w	r3, r3, #8
 8008484:	2b00      	cmp	r3, #0
 8008486:	d005      	beq.n	8008494 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8008488:	4b53      	ldr	r3, [pc, #332]	; (80085d8 <HAL_RCC_ClockConfig+0x1bc>)
 800848a:	689b      	ldr	r3, [r3, #8]
 800848c:	4a52      	ldr	r2, [pc, #328]	; (80085d8 <HAL_RCC_ClockConfig+0x1bc>)
 800848e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8008492:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008494:	4b50      	ldr	r3, [pc, #320]	; (80085d8 <HAL_RCC_ClockConfig+0x1bc>)
 8008496:	689b      	ldr	r3, [r3, #8]
 8008498:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	689b      	ldr	r3, [r3, #8]
 80084a0:	494d      	ldr	r1, [pc, #308]	; (80085d8 <HAL_RCC_ClockConfig+0x1bc>)
 80084a2:	4313      	orrs	r3, r2
 80084a4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	f003 0301 	and.w	r3, r3, #1
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	d044      	beq.n	800853c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	685b      	ldr	r3, [r3, #4]
 80084b6:	2b01      	cmp	r3, #1
 80084b8:	d107      	bne.n	80084ca <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80084ba:	4b47      	ldr	r3, [pc, #284]	; (80085d8 <HAL_RCC_ClockConfig+0x1bc>)
 80084bc:	681b      	ldr	r3, [r3, #0]
 80084be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80084c2:	2b00      	cmp	r3, #0
 80084c4:	d119      	bne.n	80084fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80084c6:	2301      	movs	r3, #1
 80084c8:	e07f      	b.n	80085ca <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	685b      	ldr	r3, [r3, #4]
 80084ce:	2b02      	cmp	r3, #2
 80084d0:	d003      	beq.n	80084da <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80084d6:	2b03      	cmp	r3, #3
 80084d8:	d107      	bne.n	80084ea <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80084da:	4b3f      	ldr	r3, [pc, #252]	; (80085d8 <HAL_RCC_ClockConfig+0x1bc>)
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	d109      	bne.n	80084fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80084e6:	2301      	movs	r3, #1
 80084e8:	e06f      	b.n	80085ca <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80084ea:	4b3b      	ldr	r3, [pc, #236]	; (80085d8 <HAL_RCC_ClockConfig+0x1bc>)
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	f003 0302 	and.w	r3, r3, #2
 80084f2:	2b00      	cmp	r3, #0
 80084f4:	d101      	bne.n	80084fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80084f6:	2301      	movs	r3, #1
 80084f8:	e067      	b.n	80085ca <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80084fa:	4b37      	ldr	r3, [pc, #220]	; (80085d8 <HAL_RCC_ClockConfig+0x1bc>)
 80084fc:	689b      	ldr	r3, [r3, #8]
 80084fe:	f023 0203 	bic.w	r2, r3, #3
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	685b      	ldr	r3, [r3, #4]
 8008506:	4934      	ldr	r1, [pc, #208]	; (80085d8 <HAL_RCC_ClockConfig+0x1bc>)
 8008508:	4313      	orrs	r3, r2
 800850a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800850c:	f7fb fd82 	bl	8004014 <HAL_GetTick>
 8008510:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008512:	e00a      	b.n	800852a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008514:	f7fb fd7e 	bl	8004014 <HAL_GetTick>
 8008518:	4602      	mov	r2, r0
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	1ad3      	subs	r3, r2, r3
 800851e:	f241 3288 	movw	r2, #5000	; 0x1388
 8008522:	4293      	cmp	r3, r2
 8008524:	d901      	bls.n	800852a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8008526:	2303      	movs	r3, #3
 8008528:	e04f      	b.n	80085ca <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800852a:	4b2b      	ldr	r3, [pc, #172]	; (80085d8 <HAL_RCC_ClockConfig+0x1bc>)
 800852c:	689b      	ldr	r3, [r3, #8]
 800852e:	f003 020c 	and.w	r2, r3, #12
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	685b      	ldr	r3, [r3, #4]
 8008536:	009b      	lsls	r3, r3, #2
 8008538:	429a      	cmp	r2, r3
 800853a:	d1eb      	bne.n	8008514 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800853c:	4b25      	ldr	r3, [pc, #148]	; (80085d4 <HAL_RCC_ClockConfig+0x1b8>)
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	f003 0307 	and.w	r3, r3, #7
 8008544:	683a      	ldr	r2, [r7, #0]
 8008546:	429a      	cmp	r2, r3
 8008548:	d20c      	bcs.n	8008564 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800854a:	4b22      	ldr	r3, [pc, #136]	; (80085d4 <HAL_RCC_ClockConfig+0x1b8>)
 800854c:	683a      	ldr	r2, [r7, #0]
 800854e:	b2d2      	uxtb	r2, r2
 8008550:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008552:	4b20      	ldr	r3, [pc, #128]	; (80085d4 <HAL_RCC_ClockConfig+0x1b8>)
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	f003 0307 	and.w	r3, r3, #7
 800855a:	683a      	ldr	r2, [r7, #0]
 800855c:	429a      	cmp	r2, r3
 800855e:	d001      	beq.n	8008564 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8008560:	2301      	movs	r3, #1
 8008562:	e032      	b.n	80085ca <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	f003 0304 	and.w	r3, r3, #4
 800856c:	2b00      	cmp	r3, #0
 800856e:	d008      	beq.n	8008582 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008570:	4b19      	ldr	r3, [pc, #100]	; (80085d8 <HAL_RCC_ClockConfig+0x1bc>)
 8008572:	689b      	ldr	r3, [r3, #8]
 8008574:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	68db      	ldr	r3, [r3, #12]
 800857c:	4916      	ldr	r1, [pc, #88]	; (80085d8 <HAL_RCC_ClockConfig+0x1bc>)
 800857e:	4313      	orrs	r3, r2
 8008580:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	f003 0308 	and.w	r3, r3, #8
 800858a:	2b00      	cmp	r3, #0
 800858c:	d009      	beq.n	80085a2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800858e:	4b12      	ldr	r3, [pc, #72]	; (80085d8 <HAL_RCC_ClockConfig+0x1bc>)
 8008590:	689b      	ldr	r3, [r3, #8]
 8008592:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	691b      	ldr	r3, [r3, #16]
 800859a:	00db      	lsls	r3, r3, #3
 800859c:	490e      	ldr	r1, [pc, #56]	; (80085d8 <HAL_RCC_ClockConfig+0x1bc>)
 800859e:	4313      	orrs	r3, r2
 80085a0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80085a2:	f000 f821 	bl	80085e8 <HAL_RCC_GetSysClockFreq>
 80085a6:	4602      	mov	r2, r0
 80085a8:	4b0b      	ldr	r3, [pc, #44]	; (80085d8 <HAL_RCC_ClockConfig+0x1bc>)
 80085aa:	689b      	ldr	r3, [r3, #8]
 80085ac:	091b      	lsrs	r3, r3, #4
 80085ae:	f003 030f 	and.w	r3, r3, #15
 80085b2:	490a      	ldr	r1, [pc, #40]	; (80085dc <HAL_RCC_ClockConfig+0x1c0>)
 80085b4:	5ccb      	ldrb	r3, [r1, r3]
 80085b6:	fa22 f303 	lsr.w	r3, r2, r3
 80085ba:	4a09      	ldr	r2, [pc, #36]	; (80085e0 <HAL_RCC_ClockConfig+0x1c4>)
 80085bc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80085be:	4b09      	ldr	r3, [pc, #36]	; (80085e4 <HAL_RCC_ClockConfig+0x1c8>)
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	4618      	mov	r0, r3
 80085c4:	f7fb fce2 	bl	8003f8c <HAL_InitTick>

  return HAL_OK;
 80085c8:	2300      	movs	r3, #0
}
 80085ca:	4618      	mov	r0, r3
 80085cc:	3710      	adds	r7, #16
 80085ce:	46bd      	mov	sp, r7
 80085d0:	bd80      	pop	{r7, pc}
 80085d2:	bf00      	nop
 80085d4:	40023c00 	.word	0x40023c00
 80085d8:	40023800 	.word	0x40023800
 80085dc:	0800d790 	.word	0x0800d790
 80085e0:	2000027c 	.word	0x2000027c
 80085e4:	20000280 	.word	0x20000280

080085e8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80085e8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80085ec:	b094      	sub	sp, #80	; 0x50
 80085ee:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80085f0:	2300      	movs	r3, #0
 80085f2:	647b      	str	r3, [r7, #68]	; 0x44
 80085f4:	2300      	movs	r3, #0
 80085f6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80085f8:	2300      	movs	r3, #0
 80085fa:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80085fc:	2300      	movs	r3, #0
 80085fe:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008600:	4b79      	ldr	r3, [pc, #484]	; (80087e8 <HAL_RCC_GetSysClockFreq+0x200>)
 8008602:	689b      	ldr	r3, [r3, #8]
 8008604:	f003 030c 	and.w	r3, r3, #12
 8008608:	2b08      	cmp	r3, #8
 800860a:	d00d      	beq.n	8008628 <HAL_RCC_GetSysClockFreq+0x40>
 800860c:	2b08      	cmp	r3, #8
 800860e:	f200 80e1 	bhi.w	80087d4 <HAL_RCC_GetSysClockFreq+0x1ec>
 8008612:	2b00      	cmp	r3, #0
 8008614:	d002      	beq.n	800861c <HAL_RCC_GetSysClockFreq+0x34>
 8008616:	2b04      	cmp	r3, #4
 8008618:	d003      	beq.n	8008622 <HAL_RCC_GetSysClockFreq+0x3a>
 800861a:	e0db      	b.n	80087d4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800861c:	4b73      	ldr	r3, [pc, #460]	; (80087ec <HAL_RCC_GetSysClockFreq+0x204>)
 800861e:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8008620:	e0db      	b.n	80087da <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8008622:	4b73      	ldr	r3, [pc, #460]	; (80087f0 <HAL_RCC_GetSysClockFreq+0x208>)
 8008624:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8008626:	e0d8      	b.n	80087da <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8008628:	4b6f      	ldr	r3, [pc, #444]	; (80087e8 <HAL_RCC_GetSysClockFreq+0x200>)
 800862a:	685b      	ldr	r3, [r3, #4]
 800862c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008630:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8008632:	4b6d      	ldr	r3, [pc, #436]	; (80087e8 <HAL_RCC_GetSysClockFreq+0x200>)
 8008634:	685b      	ldr	r3, [r3, #4]
 8008636:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800863a:	2b00      	cmp	r3, #0
 800863c:	d063      	beq.n	8008706 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800863e:	4b6a      	ldr	r3, [pc, #424]	; (80087e8 <HAL_RCC_GetSysClockFreq+0x200>)
 8008640:	685b      	ldr	r3, [r3, #4]
 8008642:	099b      	lsrs	r3, r3, #6
 8008644:	2200      	movs	r2, #0
 8008646:	63bb      	str	r3, [r7, #56]	; 0x38
 8008648:	63fa      	str	r2, [r7, #60]	; 0x3c
 800864a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800864c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008650:	633b      	str	r3, [r7, #48]	; 0x30
 8008652:	2300      	movs	r3, #0
 8008654:	637b      	str	r3, [r7, #52]	; 0x34
 8008656:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800865a:	4622      	mov	r2, r4
 800865c:	462b      	mov	r3, r5
 800865e:	f04f 0000 	mov.w	r0, #0
 8008662:	f04f 0100 	mov.w	r1, #0
 8008666:	0159      	lsls	r1, r3, #5
 8008668:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800866c:	0150      	lsls	r0, r2, #5
 800866e:	4602      	mov	r2, r0
 8008670:	460b      	mov	r3, r1
 8008672:	4621      	mov	r1, r4
 8008674:	1a51      	subs	r1, r2, r1
 8008676:	6139      	str	r1, [r7, #16]
 8008678:	4629      	mov	r1, r5
 800867a:	eb63 0301 	sbc.w	r3, r3, r1
 800867e:	617b      	str	r3, [r7, #20]
 8008680:	f04f 0200 	mov.w	r2, #0
 8008684:	f04f 0300 	mov.w	r3, #0
 8008688:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800868c:	4659      	mov	r1, fp
 800868e:	018b      	lsls	r3, r1, #6
 8008690:	4651      	mov	r1, sl
 8008692:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8008696:	4651      	mov	r1, sl
 8008698:	018a      	lsls	r2, r1, #6
 800869a:	4651      	mov	r1, sl
 800869c:	ebb2 0801 	subs.w	r8, r2, r1
 80086a0:	4659      	mov	r1, fp
 80086a2:	eb63 0901 	sbc.w	r9, r3, r1
 80086a6:	f04f 0200 	mov.w	r2, #0
 80086aa:	f04f 0300 	mov.w	r3, #0
 80086ae:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80086b2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80086b6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80086ba:	4690      	mov	r8, r2
 80086bc:	4699      	mov	r9, r3
 80086be:	4623      	mov	r3, r4
 80086c0:	eb18 0303 	adds.w	r3, r8, r3
 80086c4:	60bb      	str	r3, [r7, #8]
 80086c6:	462b      	mov	r3, r5
 80086c8:	eb49 0303 	adc.w	r3, r9, r3
 80086cc:	60fb      	str	r3, [r7, #12]
 80086ce:	f04f 0200 	mov.w	r2, #0
 80086d2:	f04f 0300 	mov.w	r3, #0
 80086d6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80086da:	4629      	mov	r1, r5
 80086dc:	024b      	lsls	r3, r1, #9
 80086de:	4621      	mov	r1, r4
 80086e0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80086e4:	4621      	mov	r1, r4
 80086e6:	024a      	lsls	r2, r1, #9
 80086e8:	4610      	mov	r0, r2
 80086ea:	4619      	mov	r1, r3
 80086ec:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80086ee:	2200      	movs	r2, #0
 80086f0:	62bb      	str	r3, [r7, #40]	; 0x28
 80086f2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80086f4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80086f8:	f7f8 fa52 	bl	8000ba0 <__aeabi_uldivmod>
 80086fc:	4602      	mov	r2, r0
 80086fe:	460b      	mov	r3, r1
 8008700:	4613      	mov	r3, r2
 8008702:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008704:	e058      	b.n	80087b8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008706:	4b38      	ldr	r3, [pc, #224]	; (80087e8 <HAL_RCC_GetSysClockFreq+0x200>)
 8008708:	685b      	ldr	r3, [r3, #4]
 800870a:	099b      	lsrs	r3, r3, #6
 800870c:	2200      	movs	r2, #0
 800870e:	4618      	mov	r0, r3
 8008710:	4611      	mov	r1, r2
 8008712:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8008716:	623b      	str	r3, [r7, #32]
 8008718:	2300      	movs	r3, #0
 800871a:	627b      	str	r3, [r7, #36]	; 0x24
 800871c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8008720:	4642      	mov	r2, r8
 8008722:	464b      	mov	r3, r9
 8008724:	f04f 0000 	mov.w	r0, #0
 8008728:	f04f 0100 	mov.w	r1, #0
 800872c:	0159      	lsls	r1, r3, #5
 800872e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008732:	0150      	lsls	r0, r2, #5
 8008734:	4602      	mov	r2, r0
 8008736:	460b      	mov	r3, r1
 8008738:	4641      	mov	r1, r8
 800873a:	ebb2 0a01 	subs.w	sl, r2, r1
 800873e:	4649      	mov	r1, r9
 8008740:	eb63 0b01 	sbc.w	fp, r3, r1
 8008744:	f04f 0200 	mov.w	r2, #0
 8008748:	f04f 0300 	mov.w	r3, #0
 800874c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8008750:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8008754:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8008758:	ebb2 040a 	subs.w	r4, r2, sl
 800875c:	eb63 050b 	sbc.w	r5, r3, fp
 8008760:	f04f 0200 	mov.w	r2, #0
 8008764:	f04f 0300 	mov.w	r3, #0
 8008768:	00eb      	lsls	r3, r5, #3
 800876a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800876e:	00e2      	lsls	r2, r4, #3
 8008770:	4614      	mov	r4, r2
 8008772:	461d      	mov	r5, r3
 8008774:	4643      	mov	r3, r8
 8008776:	18e3      	adds	r3, r4, r3
 8008778:	603b      	str	r3, [r7, #0]
 800877a:	464b      	mov	r3, r9
 800877c:	eb45 0303 	adc.w	r3, r5, r3
 8008780:	607b      	str	r3, [r7, #4]
 8008782:	f04f 0200 	mov.w	r2, #0
 8008786:	f04f 0300 	mov.w	r3, #0
 800878a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800878e:	4629      	mov	r1, r5
 8008790:	028b      	lsls	r3, r1, #10
 8008792:	4621      	mov	r1, r4
 8008794:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8008798:	4621      	mov	r1, r4
 800879a:	028a      	lsls	r2, r1, #10
 800879c:	4610      	mov	r0, r2
 800879e:	4619      	mov	r1, r3
 80087a0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80087a2:	2200      	movs	r2, #0
 80087a4:	61bb      	str	r3, [r7, #24]
 80087a6:	61fa      	str	r2, [r7, #28]
 80087a8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80087ac:	f7f8 f9f8 	bl	8000ba0 <__aeabi_uldivmod>
 80087b0:	4602      	mov	r2, r0
 80087b2:	460b      	mov	r3, r1
 80087b4:	4613      	mov	r3, r2
 80087b6:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80087b8:	4b0b      	ldr	r3, [pc, #44]	; (80087e8 <HAL_RCC_GetSysClockFreq+0x200>)
 80087ba:	685b      	ldr	r3, [r3, #4]
 80087bc:	0c1b      	lsrs	r3, r3, #16
 80087be:	f003 0303 	and.w	r3, r3, #3
 80087c2:	3301      	adds	r3, #1
 80087c4:	005b      	lsls	r3, r3, #1
 80087c6:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80087c8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80087ca:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80087cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80087d0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80087d2:	e002      	b.n	80087da <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80087d4:	4b05      	ldr	r3, [pc, #20]	; (80087ec <HAL_RCC_GetSysClockFreq+0x204>)
 80087d6:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80087d8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80087da:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80087dc:	4618      	mov	r0, r3
 80087de:	3750      	adds	r7, #80	; 0x50
 80087e0:	46bd      	mov	sp, r7
 80087e2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80087e6:	bf00      	nop
 80087e8:	40023800 	.word	0x40023800
 80087ec:	00f42400 	.word	0x00f42400
 80087f0:	007a1200 	.word	0x007a1200

080087f4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80087f4:	b480      	push	{r7}
 80087f6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80087f8:	4b03      	ldr	r3, [pc, #12]	; (8008808 <HAL_RCC_GetHCLKFreq+0x14>)
 80087fa:	681b      	ldr	r3, [r3, #0]
}
 80087fc:	4618      	mov	r0, r3
 80087fe:	46bd      	mov	sp, r7
 8008800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008804:	4770      	bx	lr
 8008806:	bf00      	nop
 8008808:	2000027c 	.word	0x2000027c

0800880c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800880c:	b580      	push	{r7, lr}
 800880e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8008810:	f7ff fff0 	bl	80087f4 <HAL_RCC_GetHCLKFreq>
 8008814:	4602      	mov	r2, r0
 8008816:	4b05      	ldr	r3, [pc, #20]	; (800882c <HAL_RCC_GetPCLK1Freq+0x20>)
 8008818:	689b      	ldr	r3, [r3, #8]
 800881a:	0a9b      	lsrs	r3, r3, #10
 800881c:	f003 0307 	and.w	r3, r3, #7
 8008820:	4903      	ldr	r1, [pc, #12]	; (8008830 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008822:	5ccb      	ldrb	r3, [r1, r3]
 8008824:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008828:	4618      	mov	r0, r3
 800882a:	bd80      	pop	{r7, pc}
 800882c:	40023800 	.word	0x40023800
 8008830:	0800d7a0 	.word	0x0800d7a0

08008834 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008834:	b580      	push	{r7, lr}
 8008836:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8008838:	f7ff ffdc 	bl	80087f4 <HAL_RCC_GetHCLKFreq>
 800883c:	4602      	mov	r2, r0
 800883e:	4b05      	ldr	r3, [pc, #20]	; (8008854 <HAL_RCC_GetPCLK2Freq+0x20>)
 8008840:	689b      	ldr	r3, [r3, #8]
 8008842:	0b5b      	lsrs	r3, r3, #13
 8008844:	f003 0307 	and.w	r3, r3, #7
 8008848:	4903      	ldr	r1, [pc, #12]	; (8008858 <HAL_RCC_GetPCLK2Freq+0x24>)
 800884a:	5ccb      	ldrb	r3, [r1, r3]
 800884c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008850:	4618      	mov	r0, r3
 8008852:	bd80      	pop	{r7, pc}
 8008854:	40023800 	.word	0x40023800
 8008858:	0800d7a0 	.word	0x0800d7a0

0800885c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800885c:	b580      	push	{r7, lr}
 800885e:	b082      	sub	sp, #8
 8008860:	af00      	add	r7, sp, #0
 8008862:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	2b00      	cmp	r3, #0
 8008868:	d101      	bne.n	800886e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800886a:	2301      	movs	r3, #1
 800886c:	e04c      	b.n	8008908 <HAL_TIM_Base_Init+0xac>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008874:	b2db      	uxtb	r3, r3
 8008876:	2b00      	cmp	r3, #0
 8008878:	d111      	bne.n	800889e <HAL_TIM_Base_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	2200      	movs	r2, #0
 800887e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8008882:	6878      	ldr	r0, [r7, #4]
 8008884:	f001 fc02 	bl	800a08c <TIM_ResetCallback>

    if (htim->Base_MspInitCallback == NULL)
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800888c:	2b00      	cmp	r3, #0
 800888e:	d102      	bne.n	8008896 <HAL_TIM_Base_Init+0x3a>
    {
      htim->Base_MspInitCallback = HAL_TIM_Base_MspInit;
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	4a1f      	ldr	r2, [pc, #124]	; (8008910 <HAL_TIM_Base_Init+0xb4>)
 8008894:	649a      	str	r2, [r3, #72]	; 0x48
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800889a:	6878      	ldr	r0, [r7, #4]
 800889c:	4798      	blx	r3
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	2202      	movs	r2, #2
 80088a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	681a      	ldr	r2, [r3, #0]
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	3304      	adds	r3, #4
 80088ae:	4619      	mov	r1, r3
 80088b0:	4610      	mov	r0, r2
 80088b2:	f001 f91f 	bl	8009af4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	2201      	movs	r2, #1
 80088ba:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	2201      	movs	r2, #1
 80088c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	2201      	movs	r2, #1
 80088ca:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	2201      	movs	r2, #1
 80088d2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	2201      	movs	r2, #1
 80088da:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	2201      	movs	r2, #1
 80088e2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	2201      	movs	r2, #1
 80088ea:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	2201      	movs	r2, #1
 80088f2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	2201      	movs	r2, #1
 80088fa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	2201      	movs	r2, #1
 8008902:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008906:	2300      	movs	r3, #0
}
 8008908:	4618      	mov	r0, r3
 800890a:	3708      	adds	r7, #8
 800890c:	46bd      	mov	sp, r7
 800890e:	bd80      	pop	{r7, pc}
 8008910:	08003b09 	.word	0x08003b09

08008914 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8008914:	b480      	push	{r7}
 8008916:	b085      	sub	sp, #20
 8008918:	af00      	add	r7, sp, #0
 800891a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008922:	b2db      	uxtb	r3, r3
 8008924:	2b01      	cmp	r3, #1
 8008926:	d001      	beq.n	800892c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8008928:	2301      	movs	r3, #1
 800892a:	e03c      	b.n	80089a6 <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	2202      	movs	r2, #2
 8008930:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	4a1e      	ldr	r2, [pc, #120]	; (80089b4 <HAL_TIM_Base_Start+0xa0>)
 800893a:	4293      	cmp	r3, r2
 800893c:	d018      	beq.n	8008970 <HAL_TIM_Base_Start+0x5c>
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008946:	d013      	beq.n	8008970 <HAL_TIM_Base_Start+0x5c>
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	4a1a      	ldr	r2, [pc, #104]	; (80089b8 <HAL_TIM_Base_Start+0xa4>)
 800894e:	4293      	cmp	r3, r2
 8008950:	d00e      	beq.n	8008970 <HAL_TIM_Base_Start+0x5c>
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	4a19      	ldr	r2, [pc, #100]	; (80089bc <HAL_TIM_Base_Start+0xa8>)
 8008958:	4293      	cmp	r3, r2
 800895a:	d009      	beq.n	8008970 <HAL_TIM_Base_Start+0x5c>
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	4a17      	ldr	r2, [pc, #92]	; (80089c0 <HAL_TIM_Base_Start+0xac>)
 8008962:	4293      	cmp	r3, r2
 8008964:	d004      	beq.n	8008970 <HAL_TIM_Base_Start+0x5c>
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	4a16      	ldr	r2, [pc, #88]	; (80089c4 <HAL_TIM_Base_Start+0xb0>)
 800896c:	4293      	cmp	r3, r2
 800896e:	d111      	bne.n	8008994 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	689b      	ldr	r3, [r3, #8]
 8008976:	f003 0307 	and.w	r3, r3, #7
 800897a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800897c:	68fb      	ldr	r3, [r7, #12]
 800897e:	2b06      	cmp	r3, #6
 8008980:	d010      	beq.n	80089a4 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	681a      	ldr	r2, [r3, #0]
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	f042 0201 	orr.w	r2, r2, #1
 8008990:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008992:	e007      	b.n	80089a4 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	681a      	ldr	r2, [r3, #0]
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	f042 0201 	orr.w	r2, r2, #1
 80089a2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80089a4:	2300      	movs	r3, #0
}
 80089a6:	4618      	mov	r0, r3
 80089a8:	3714      	adds	r7, #20
 80089aa:	46bd      	mov	sp, r7
 80089ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089b0:	4770      	bx	lr
 80089b2:	bf00      	nop
 80089b4:	40010000 	.word	0x40010000
 80089b8:	40000400 	.word	0x40000400
 80089bc:	40000800 	.word	0x40000800
 80089c0:	40000c00 	.word	0x40000c00
 80089c4:	40014000 	.word	0x40014000

080089c8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80089c8:	b480      	push	{r7}
 80089ca:	b085      	sub	sp, #20
 80089cc:	af00      	add	r7, sp, #0
 80089ce:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80089d6:	b2db      	uxtb	r3, r3
 80089d8:	2b01      	cmp	r3, #1
 80089da:	d001      	beq.n	80089e0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80089dc:	2301      	movs	r3, #1
 80089de:	e044      	b.n	8008a6a <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	2202      	movs	r2, #2
 80089e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	68da      	ldr	r2, [r3, #12]
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	f042 0201 	orr.w	r2, r2, #1
 80089f6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	4a1e      	ldr	r2, [pc, #120]	; (8008a78 <HAL_TIM_Base_Start_IT+0xb0>)
 80089fe:	4293      	cmp	r3, r2
 8008a00:	d018      	beq.n	8008a34 <HAL_TIM_Base_Start_IT+0x6c>
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008a0a:	d013      	beq.n	8008a34 <HAL_TIM_Base_Start_IT+0x6c>
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	4a1a      	ldr	r2, [pc, #104]	; (8008a7c <HAL_TIM_Base_Start_IT+0xb4>)
 8008a12:	4293      	cmp	r3, r2
 8008a14:	d00e      	beq.n	8008a34 <HAL_TIM_Base_Start_IT+0x6c>
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	4a19      	ldr	r2, [pc, #100]	; (8008a80 <HAL_TIM_Base_Start_IT+0xb8>)
 8008a1c:	4293      	cmp	r3, r2
 8008a1e:	d009      	beq.n	8008a34 <HAL_TIM_Base_Start_IT+0x6c>
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	4a17      	ldr	r2, [pc, #92]	; (8008a84 <HAL_TIM_Base_Start_IT+0xbc>)
 8008a26:	4293      	cmp	r3, r2
 8008a28:	d004      	beq.n	8008a34 <HAL_TIM_Base_Start_IT+0x6c>
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	4a16      	ldr	r2, [pc, #88]	; (8008a88 <HAL_TIM_Base_Start_IT+0xc0>)
 8008a30:	4293      	cmp	r3, r2
 8008a32:	d111      	bne.n	8008a58 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	689b      	ldr	r3, [r3, #8]
 8008a3a:	f003 0307 	and.w	r3, r3, #7
 8008a3e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008a40:	68fb      	ldr	r3, [r7, #12]
 8008a42:	2b06      	cmp	r3, #6
 8008a44:	d010      	beq.n	8008a68 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	681a      	ldr	r2, [r3, #0]
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	f042 0201 	orr.w	r2, r2, #1
 8008a54:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008a56:	e007      	b.n	8008a68 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	681a      	ldr	r2, [r3, #0]
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	f042 0201 	orr.w	r2, r2, #1
 8008a66:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008a68:	2300      	movs	r3, #0
}
 8008a6a:	4618      	mov	r0, r3
 8008a6c:	3714      	adds	r7, #20
 8008a6e:	46bd      	mov	sp, r7
 8008a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a74:	4770      	bx	lr
 8008a76:	bf00      	nop
 8008a78:	40010000 	.word	0x40010000
 8008a7c:	40000400 	.word	0x40000400
 8008a80:	40000800 	.word	0x40000800
 8008a84:	40000c00 	.word	0x40000c00
 8008a88:	40014000 	.word	0x40014000

08008a8c <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8008a8c:	b580      	push	{r7, lr}
 8008a8e:	b082      	sub	sp, #8
 8008a90:	af00      	add	r7, sp, #0
 8008a92:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	d101      	bne.n	8008a9e <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8008a9a:	2301      	movs	r3, #1
 8008a9c:	e04c      	b.n	8008b38 <HAL_TIM_OC_Init+0xac>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008aa4:	b2db      	uxtb	r3, r3
 8008aa6:	2b00      	cmp	r3, #0
 8008aa8:	d111      	bne.n	8008ace <HAL_TIM_OC_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	2200      	movs	r2, #0
 8008aae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8008ab2:	6878      	ldr	r0, [r7, #4]
 8008ab4:	f001 faea 	bl	800a08c <TIM_ResetCallback>

    if (htim->OC_MspInitCallback == NULL)
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008abc:	2b00      	cmp	r3, #0
 8008abe:	d102      	bne.n	8008ac6 <HAL_TIM_OC_Init+0x3a>
    {
      htim->OC_MspInitCallback = HAL_TIM_OC_MspInit;
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	4a1f      	ldr	r2, [pc, #124]	; (8008b40 <HAL_TIM_OC_Init+0xb4>)
 8008ac4:	659a      	str	r2, [r3, #88]	; 0x58
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008aca:	6878      	ldr	r0, [r7, #4]
 8008acc:	4798      	blx	r3
    HAL_TIM_OC_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	2202      	movs	r2, #2
 8008ad2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	681a      	ldr	r2, [r3, #0]
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	3304      	adds	r3, #4
 8008ade:	4619      	mov	r1, r3
 8008ae0:	4610      	mov	r0, r2
 8008ae2:	f001 f807 	bl	8009af4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	2201      	movs	r2, #1
 8008aea:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	2201      	movs	r2, #1
 8008af2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	2201      	movs	r2, #1
 8008afa:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	2201      	movs	r2, #1
 8008b02:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	2201      	movs	r2, #1
 8008b0a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	2201      	movs	r2, #1
 8008b12:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	2201      	movs	r2, #1
 8008b1a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	2201      	movs	r2, #1
 8008b22:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	2201      	movs	r2, #1
 8008b2a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	2201      	movs	r2, #1
 8008b32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008b36:	2300      	movs	r3, #0
}
 8008b38:	4618      	mov	r0, r3
 8008b3a:	3708      	adds	r7, #8
 8008b3c:	46bd      	mov	sp, r7
 8008b3e:	bd80      	pop	{r7, pc}
 8008b40:	08008b45 	.word	0x08008b45

08008b44 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8008b44:	b480      	push	{r7}
 8008b46:	b083      	sub	sp, #12
 8008b48:	af00      	add	r7, sp, #0
 8008b4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8008b4c:	bf00      	nop
 8008b4e:	370c      	adds	r7, #12
 8008b50:	46bd      	mov	sp, r7
 8008b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b56:	4770      	bx	lr

08008b58 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008b58:	b580      	push	{r7, lr}
 8008b5a:	b082      	sub	sp, #8
 8008b5c:	af00      	add	r7, sp, #0
 8008b5e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	2b00      	cmp	r3, #0
 8008b64:	d101      	bne.n	8008b6a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008b66:	2301      	movs	r3, #1
 8008b68:	e04c      	b.n	8008c04 <HAL_TIM_PWM_Init+0xac>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008b70:	b2db      	uxtb	r3, r3
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	d111      	bne.n	8008b9a <HAL_TIM_PWM_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	2200      	movs	r2, #0
 8008b7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8008b7e:	6878      	ldr	r0, [r7, #4]
 8008b80:	f001 fa84 	bl	800a08c <TIM_ResetCallback>

    if (htim->PWM_MspInitCallback == NULL)
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008b88:	2b00      	cmp	r3, #0
 8008b8a:	d102      	bne.n	8008b92 <HAL_TIM_PWM_Init+0x3a>
    {
      htim->PWM_MspInitCallback = HAL_TIM_PWM_MspInit;
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	4a1f      	ldr	r2, [pc, #124]	; (8008c0c <HAL_TIM_PWM_Init+0xb4>)
 8008b90:	661a      	str	r2, [r3, #96]	; 0x60
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008b96:	6878      	ldr	r0, [r7, #4]
 8008b98:	4798      	blx	r3
    HAL_TIM_PWM_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	2202      	movs	r2, #2
 8008b9e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	681a      	ldr	r2, [r3, #0]
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	3304      	adds	r3, #4
 8008baa:	4619      	mov	r1, r3
 8008bac:	4610      	mov	r0, r2
 8008bae:	f000 ffa1 	bl	8009af4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	2201      	movs	r2, #1
 8008bb6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	2201      	movs	r2, #1
 8008bbe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	2201      	movs	r2, #1
 8008bc6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	2201      	movs	r2, #1
 8008bce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	2201      	movs	r2, #1
 8008bd6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	2201      	movs	r2, #1
 8008bde:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	2201      	movs	r2, #1
 8008be6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	2201      	movs	r2, #1
 8008bee:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	2201      	movs	r2, #1
 8008bf6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	2201      	movs	r2, #1
 8008bfe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008c02:	2300      	movs	r3, #0
}
 8008c04:	4618      	mov	r0, r3
 8008c06:	3708      	adds	r7, #8
 8008c08:	46bd      	mov	sp, r7
 8008c0a:	bd80      	pop	{r7, pc}
 8008c0c:	08003ab9 	.word	0x08003ab9

08008c10 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008c10:	b580      	push	{r7, lr}
 8008c12:	b084      	sub	sp, #16
 8008c14:	af00      	add	r7, sp, #0
 8008c16:	6078      	str	r0, [r7, #4]
 8008c18:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008c1a:	683b      	ldr	r3, [r7, #0]
 8008c1c:	2b00      	cmp	r3, #0
 8008c1e:	d109      	bne.n	8008c34 <HAL_TIM_PWM_Start+0x24>
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008c26:	b2db      	uxtb	r3, r3
 8008c28:	2b01      	cmp	r3, #1
 8008c2a:	bf14      	ite	ne
 8008c2c:	2301      	movne	r3, #1
 8008c2e:	2300      	moveq	r3, #0
 8008c30:	b2db      	uxtb	r3, r3
 8008c32:	e022      	b.n	8008c7a <HAL_TIM_PWM_Start+0x6a>
 8008c34:	683b      	ldr	r3, [r7, #0]
 8008c36:	2b04      	cmp	r3, #4
 8008c38:	d109      	bne.n	8008c4e <HAL_TIM_PWM_Start+0x3e>
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8008c40:	b2db      	uxtb	r3, r3
 8008c42:	2b01      	cmp	r3, #1
 8008c44:	bf14      	ite	ne
 8008c46:	2301      	movne	r3, #1
 8008c48:	2300      	moveq	r3, #0
 8008c4a:	b2db      	uxtb	r3, r3
 8008c4c:	e015      	b.n	8008c7a <HAL_TIM_PWM_Start+0x6a>
 8008c4e:	683b      	ldr	r3, [r7, #0]
 8008c50:	2b08      	cmp	r3, #8
 8008c52:	d109      	bne.n	8008c68 <HAL_TIM_PWM_Start+0x58>
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008c5a:	b2db      	uxtb	r3, r3
 8008c5c:	2b01      	cmp	r3, #1
 8008c5e:	bf14      	ite	ne
 8008c60:	2301      	movne	r3, #1
 8008c62:	2300      	moveq	r3, #0
 8008c64:	b2db      	uxtb	r3, r3
 8008c66:	e008      	b.n	8008c7a <HAL_TIM_PWM_Start+0x6a>
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008c6e:	b2db      	uxtb	r3, r3
 8008c70:	2b01      	cmp	r3, #1
 8008c72:	bf14      	ite	ne
 8008c74:	2301      	movne	r3, #1
 8008c76:	2300      	moveq	r3, #0
 8008c78:	b2db      	uxtb	r3, r3
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	d001      	beq.n	8008c82 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8008c7e:	2301      	movs	r3, #1
 8008c80:	e068      	b.n	8008d54 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008c82:	683b      	ldr	r3, [r7, #0]
 8008c84:	2b00      	cmp	r3, #0
 8008c86:	d104      	bne.n	8008c92 <HAL_TIM_PWM_Start+0x82>
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	2202      	movs	r2, #2
 8008c8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008c90:	e013      	b.n	8008cba <HAL_TIM_PWM_Start+0xaa>
 8008c92:	683b      	ldr	r3, [r7, #0]
 8008c94:	2b04      	cmp	r3, #4
 8008c96:	d104      	bne.n	8008ca2 <HAL_TIM_PWM_Start+0x92>
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	2202      	movs	r2, #2
 8008c9c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008ca0:	e00b      	b.n	8008cba <HAL_TIM_PWM_Start+0xaa>
 8008ca2:	683b      	ldr	r3, [r7, #0]
 8008ca4:	2b08      	cmp	r3, #8
 8008ca6:	d104      	bne.n	8008cb2 <HAL_TIM_PWM_Start+0xa2>
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	2202      	movs	r2, #2
 8008cac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008cb0:	e003      	b.n	8008cba <HAL_TIM_PWM_Start+0xaa>
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	2202      	movs	r2, #2
 8008cb6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	2201      	movs	r2, #1
 8008cc0:	6839      	ldr	r1, [r7, #0]
 8008cc2:	4618      	mov	r0, r3
 8008cc4:	f001 f9bc 	bl	800a040 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	4a23      	ldr	r2, [pc, #140]	; (8008d5c <HAL_TIM_PWM_Start+0x14c>)
 8008cce:	4293      	cmp	r3, r2
 8008cd0:	d107      	bne.n	8008ce2 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008ce0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	4a1d      	ldr	r2, [pc, #116]	; (8008d5c <HAL_TIM_PWM_Start+0x14c>)
 8008ce8:	4293      	cmp	r3, r2
 8008cea:	d018      	beq.n	8008d1e <HAL_TIM_PWM_Start+0x10e>
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008cf4:	d013      	beq.n	8008d1e <HAL_TIM_PWM_Start+0x10e>
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	4a19      	ldr	r2, [pc, #100]	; (8008d60 <HAL_TIM_PWM_Start+0x150>)
 8008cfc:	4293      	cmp	r3, r2
 8008cfe:	d00e      	beq.n	8008d1e <HAL_TIM_PWM_Start+0x10e>
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	4a17      	ldr	r2, [pc, #92]	; (8008d64 <HAL_TIM_PWM_Start+0x154>)
 8008d06:	4293      	cmp	r3, r2
 8008d08:	d009      	beq.n	8008d1e <HAL_TIM_PWM_Start+0x10e>
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	4a16      	ldr	r2, [pc, #88]	; (8008d68 <HAL_TIM_PWM_Start+0x158>)
 8008d10:	4293      	cmp	r3, r2
 8008d12:	d004      	beq.n	8008d1e <HAL_TIM_PWM_Start+0x10e>
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	4a14      	ldr	r2, [pc, #80]	; (8008d6c <HAL_TIM_PWM_Start+0x15c>)
 8008d1a:	4293      	cmp	r3, r2
 8008d1c:	d111      	bne.n	8008d42 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	689b      	ldr	r3, [r3, #8]
 8008d24:	f003 0307 	and.w	r3, r3, #7
 8008d28:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008d2a:	68fb      	ldr	r3, [r7, #12]
 8008d2c:	2b06      	cmp	r3, #6
 8008d2e:	d010      	beq.n	8008d52 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	681a      	ldr	r2, [r3, #0]
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	681b      	ldr	r3, [r3, #0]
 8008d3a:	f042 0201 	orr.w	r2, r2, #1
 8008d3e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008d40:	e007      	b.n	8008d52 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	681a      	ldr	r2, [r3, #0]
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	f042 0201 	orr.w	r2, r2, #1
 8008d50:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008d52:	2300      	movs	r3, #0
}
 8008d54:	4618      	mov	r0, r3
 8008d56:	3710      	adds	r7, #16
 8008d58:	46bd      	mov	sp, r7
 8008d5a:	bd80      	pop	{r7, pc}
 8008d5c:	40010000 	.word	0x40010000
 8008d60:	40000400 	.word	0x40000400
 8008d64:	40000800 	.word	0x40000800
 8008d68:	40000c00 	.word	0x40000c00
 8008d6c:	40014000 	.word	0x40014000

08008d70 <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 8008d70:	b580      	push	{r7, lr}
 8008d72:	b082      	sub	sp, #8
 8008d74:	af00      	add	r7, sp, #0
 8008d76:	6078      	str	r0, [r7, #4]
 8008d78:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	2b00      	cmp	r3, #0
 8008d7e:	d101      	bne.n	8008d84 <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 8008d80:	2301      	movs	r3, #1
 8008d82:	e04c      	b.n	8008e1e <HAL_TIM_OnePulse_Init+0xae>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008d8a:	b2db      	uxtb	r3, r3
 8008d8c:	2b00      	cmp	r3, #0
 8008d8e:	d111      	bne.n	8008db4 <HAL_TIM_OnePulse_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	2200      	movs	r2, #0
 8008d94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8008d98:	6878      	ldr	r0, [r7, #4]
 8008d9a:	f001 f977 	bl	800a08c <TIM_ResetCallback>

    if (htim->OnePulse_MspInitCallback == NULL)
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008da2:	2b00      	cmp	r3, #0
 8008da4:	d102      	bne.n	8008dac <HAL_TIM_OnePulse_Init+0x3c>
    {
      htim->OnePulse_MspInitCallback = HAL_TIM_OnePulse_MspInit;
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	4a1f      	ldr	r2, [pc, #124]	; (8008e28 <HAL_TIM_OnePulse_Init+0xb8>)
 8008daa:	669a      	str	r2, [r3, #104]	; 0x68
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008db0:	6878      	ldr	r0, [r7, #4]
 8008db2:	4798      	blx	r3
    HAL_TIM_OnePulse_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	2202      	movs	r2, #2
 8008db8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	681a      	ldr	r2, [r3, #0]
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	3304      	adds	r3, #4
 8008dc4:	4619      	mov	r1, r3
 8008dc6:	4610      	mov	r0, r2
 8008dc8:	f000 fe94 	bl	8009af4 <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	681a      	ldr	r2, [r3, #0]
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	f022 0208 	bic.w	r2, r2, #8
 8008dda:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	6819      	ldr	r1, [r3, #0]
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	681b      	ldr	r3, [r3, #0]
 8008de6:	683a      	ldr	r2, [r7, #0]
 8008de8:	430a      	orrs	r2, r1
 8008dea:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	2201      	movs	r2, #1
 8008df0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	2201      	movs	r2, #1
 8008df8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	2201      	movs	r2, #1
 8008e00:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	2201      	movs	r2, #1
 8008e08:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	2201      	movs	r2, #1
 8008e10:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	2201      	movs	r2, #1
 8008e18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008e1c:	2300      	movs	r3, #0
}
 8008e1e:	4618      	mov	r0, r3
 8008e20:	3708      	adds	r7, #8
 8008e22:	46bd      	mov	sp, r7
 8008e24:	bd80      	pop	{r7, pc}
 8008e26:	bf00      	nop
 8008e28:	08008e2d 	.word	0x08008e2d

08008e2c <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 8008e2c:	b480      	push	{r7}
 8008e2e:	b083      	sub	sp, #12
 8008e30:	af00      	add	r7, sp, #0
 8008e32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 8008e34:	bf00      	nop
 8008e36:	370c      	adds	r7, #12
 8008e38:	46bd      	mov	sp, r7
 8008e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e3e:	4770      	bx	lr

08008e40 <HAL_TIM_OnePulse_Start_IT>:
  * @param  htim TIM One Pulse handle
  * @param  OutputChannel See note above
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Start_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
{
 8008e40:	b580      	push	{r7, lr}
 8008e42:	b084      	sub	sp, #16
 8008e44:	af00      	add	r7, sp, #0
 8008e46:	6078      	str	r0, [r7, #4]
 8008e48:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008e50:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8008e58:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8008e60:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8008e68:	733b      	strb	r3, [r7, #12]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(OutputChannel);

  /* Check the TIM channels state */
  if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008e6a:	7bfb      	ldrb	r3, [r7, #15]
 8008e6c:	2b01      	cmp	r3, #1
 8008e6e:	d108      	bne.n	8008e82 <HAL_TIM_OnePulse_Start_IT+0x42>
      || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8008e70:	7bbb      	ldrb	r3, [r7, #14]
 8008e72:	2b01      	cmp	r3, #1
 8008e74:	d105      	bne.n	8008e82 <HAL_TIM_OnePulse_Start_IT+0x42>
      || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008e76:	7b7b      	ldrb	r3, [r7, #13]
 8008e78:	2b01      	cmp	r3, #1
 8008e7a:	d102      	bne.n	8008e82 <HAL_TIM_OnePulse_Start_IT+0x42>
      || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8008e7c:	7b3b      	ldrb	r3, [r7, #12]
 8008e7e:	2b01      	cmp	r3, #1
 8008e80:	d001      	beq.n	8008e86 <HAL_TIM_OnePulse_Start_IT+0x46>
  {
    return HAL_ERROR;
 8008e82:	2301      	movs	r3, #1
 8008e84:	e03b      	b.n	8008efe <HAL_TIM_OnePulse_Start_IT+0xbe>
  }

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	2202      	movs	r2, #2
 8008e8a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	2202      	movs	r2, #2
 8008e92:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	2202      	movs	r2, #2
 8008e9a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	2202      	movs	r2, #2
 8008ea2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

    No need to enable the counter, it's enabled automatically by hardware
    (the counter starts in response to a stimulus and generate a pulse */

  /* Enable the TIM Capture/Compare 1 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	681b      	ldr	r3, [r3, #0]
 8008eaa:	68da      	ldr	r2, [r3, #12]
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	681b      	ldr	r3, [r3, #0]
 8008eb0:	f042 0202 	orr.w	r2, r2, #2
 8008eb4:	60da      	str	r2, [r3, #12]

  /* Enable the TIM Capture/Compare 2 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	68da      	ldr	r2, [r3, #12]
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	681b      	ldr	r3, [r3, #0]
 8008ec0:	f042 0204 	orr.w	r2, r2, #4
 8008ec4:	60da      	str	r2, [r3, #12]

  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	681b      	ldr	r3, [r3, #0]
 8008eca:	2201      	movs	r2, #1
 8008ecc:	2100      	movs	r1, #0
 8008ece:	4618      	mov	r0, r3
 8008ed0:	f001 f8b6 	bl	800a040 <TIM_CCxChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	2201      	movs	r2, #1
 8008eda:	2104      	movs	r1, #4
 8008edc:	4618      	mov	r0, r3
 8008ede:	f001 f8af 	bl	800a040 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	681b      	ldr	r3, [r3, #0]
 8008ee6:	4a08      	ldr	r2, [pc, #32]	; (8008f08 <HAL_TIM_OnePulse_Start_IT+0xc8>)
 8008ee8:	4293      	cmp	r3, r2
 8008eea:	d107      	bne.n	8008efc <HAL_TIM_OnePulse_Start_IT+0xbc>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	681b      	ldr	r3, [r3, #0]
 8008ef6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008efa:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Return function status */
  return HAL_OK;
 8008efc:	2300      	movs	r3, #0
}
 8008efe:	4618      	mov	r0, r3
 8008f00:	3710      	adds	r7, #16
 8008f02:	46bd      	mov	sp, r7
 8008f04:	bd80      	pop	{r7, pc}
 8008f06:	bf00      	nop
 8008f08:	40010000 	.word	0x40010000

08008f0c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8008f0c:	b580      	push	{r7, lr}
 8008f0e:	b086      	sub	sp, #24
 8008f10:	af00      	add	r7, sp, #0
 8008f12:	6078      	str	r0, [r7, #4]
 8008f14:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	2b00      	cmp	r3, #0
 8008f1a:	d101      	bne.n	8008f20 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8008f1c:	2301      	movs	r3, #1
 8008f1e:	e0a2      	b.n	8009066 <HAL_TIM_Encoder_Init+0x15a>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008f26:	b2db      	uxtb	r3, r3
 8008f28:	2b00      	cmp	r3, #0
 8008f2a:	d111      	bne.n	8008f50 <HAL_TIM_Encoder_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	2200      	movs	r2, #0
 8008f30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8008f34:	6878      	ldr	r0, [r7, #4]
 8008f36:	f001 f8a9 	bl	800a08c <TIM_ResetCallback>

    if (htim->Encoder_MspInitCallback == NULL)
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008f3e:	2b00      	cmp	r3, #0
 8008f40:	d102      	bne.n	8008f48 <HAL_TIM_Encoder_Init+0x3c>
    {
      htim->Encoder_MspInitCallback = HAL_TIM_Encoder_MspInit;
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	4a4a      	ldr	r2, [pc, #296]	; (8009070 <HAL_TIM_Encoder_Init+0x164>)
 8008f46:	671a      	str	r2, [r3, #112]	; 0x70
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008f4c:	6878      	ldr	r0, [r7, #4]
 8008f4e:	4798      	blx	r3
    HAL_TIM_Encoder_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	2202      	movs	r2, #2
 8008f54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	689b      	ldr	r3, [r3, #8]
 8008f5e:	687a      	ldr	r2, [r7, #4]
 8008f60:	6812      	ldr	r2, [r2, #0]
 8008f62:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008f66:	f023 0307 	bic.w	r3, r3, #7
 8008f6a:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	681a      	ldr	r2, [r3, #0]
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	3304      	adds	r3, #4
 8008f74:	4619      	mov	r1, r3
 8008f76:	4610      	mov	r0, r2
 8008f78:	f000 fdbc 	bl	8009af4 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	681b      	ldr	r3, [r3, #0]
 8008f80:	689b      	ldr	r3, [r3, #8]
 8008f82:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	699b      	ldr	r3, [r3, #24]
 8008f8a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	681b      	ldr	r3, [r3, #0]
 8008f90:	6a1b      	ldr	r3, [r3, #32]
 8008f92:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8008f94:	683b      	ldr	r3, [r7, #0]
 8008f96:	681b      	ldr	r3, [r3, #0]
 8008f98:	697a      	ldr	r2, [r7, #20]
 8008f9a:	4313      	orrs	r3, r2
 8008f9c:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8008f9e:	693b      	ldr	r3, [r7, #16]
 8008fa0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008fa4:	f023 0303 	bic.w	r3, r3, #3
 8008fa8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8008faa:	683b      	ldr	r3, [r7, #0]
 8008fac:	689a      	ldr	r2, [r3, #8]
 8008fae:	683b      	ldr	r3, [r7, #0]
 8008fb0:	699b      	ldr	r3, [r3, #24]
 8008fb2:	021b      	lsls	r3, r3, #8
 8008fb4:	4313      	orrs	r3, r2
 8008fb6:	693a      	ldr	r2, [r7, #16]
 8008fb8:	4313      	orrs	r3, r2
 8008fba:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8008fbc:	693b      	ldr	r3, [r7, #16]
 8008fbe:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8008fc2:	f023 030c 	bic.w	r3, r3, #12
 8008fc6:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8008fc8:	693b      	ldr	r3, [r7, #16]
 8008fca:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008fce:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008fd2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8008fd4:	683b      	ldr	r3, [r7, #0]
 8008fd6:	68da      	ldr	r2, [r3, #12]
 8008fd8:	683b      	ldr	r3, [r7, #0]
 8008fda:	69db      	ldr	r3, [r3, #28]
 8008fdc:	021b      	lsls	r3, r3, #8
 8008fde:	4313      	orrs	r3, r2
 8008fe0:	693a      	ldr	r2, [r7, #16]
 8008fe2:	4313      	orrs	r3, r2
 8008fe4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8008fe6:	683b      	ldr	r3, [r7, #0]
 8008fe8:	691b      	ldr	r3, [r3, #16]
 8008fea:	011a      	lsls	r2, r3, #4
 8008fec:	683b      	ldr	r3, [r7, #0]
 8008fee:	6a1b      	ldr	r3, [r3, #32]
 8008ff0:	031b      	lsls	r3, r3, #12
 8008ff2:	4313      	orrs	r3, r2
 8008ff4:	693a      	ldr	r2, [r7, #16]
 8008ff6:	4313      	orrs	r3, r2
 8008ff8:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8008ffa:	68fb      	ldr	r3, [r7, #12]
 8008ffc:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8009000:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8009002:	68fb      	ldr	r3, [r7, #12]
 8009004:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8009008:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800900a:	683b      	ldr	r3, [r7, #0]
 800900c:	685a      	ldr	r2, [r3, #4]
 800900e:	683b      	ldr	r3, [r7, #0]
 8009010:	695b      	ldr	r3, [r3, #20]
 8009012:	011b      	lsls	r3, r3, #4
 8009014:	4313      	orrs	r3, r2
 8009016:	68fa      	ldr	r2, [r7, #12]
 8009018:	4313      	orrs	r3, r2
 800901a:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	681b      	ldr	r3, [r3, #0]
 8009020:	697a      	ldr	r2, [r7, #20]
 8009022:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	693a      	ldr	r2, [r7, #16]
 800902a:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	681b      	ldr	r3, [r3, #0]
 8009030:	68fa      	ldr	r2, [r7, #12]
 8009032:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	2201      	movs	r2, #1
 8009038:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	2201      	movs	r2, #1
 8009040:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	2201      	movs	r2, #1
 8009048:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	2201      	movs	r2, #1
 8009050:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	2201      	movs	r2, #1
 8009058:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	2201      	movs	r2, #1
 8009060:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009064:	2300      	movs	r3, #0
}
 8009066:	4618      	mov	r0, r3
 8009068:	3718      	adds	r7, #24
 800906a:	46bd      	mov	sp, r7
 800906c:	bd80      	pop	{r7, pc}
 800906e:	bf00      	nop
 8009070:	08003bcd 	.word	0x08003bcd

08009074 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009074:	b580      	push	{r7, lr}
 8009076:	b084      	sub	sp, #16
 8009078:	af00      	add	r7, sp, #0
 800907a:	6078      	str	r0, [r7, #4]
 800907c:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009084:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800908c:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8009094:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800909c:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800909e:	683b      	ldr	r3, [r7, #0]
 80090a0:	2b00      	cmp	r3, #0
 80090a2:	d110      	bne.n	80090c6 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80090a4:	7bfb      	ldrb	r3, [r7, #15]
 80090a6:	2b01      	cmp	r3, #1
 80090a8:	d102      	bne.n	80090b0 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80090aa:	7b7b      	ldrb	r3, [r7, #13]
 80090ac:	2b01      	cmp	r3, #1
 80090ae:	d001      	beq.n	80090b4 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 80090b0:	2301      	movs	r3, #1
 80090b2:	e069      	b.n	8009188 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	2202      	movs	r2, #2
 80090b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	2202      	movs	r2, #2
 80090c0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80090c4:	e031      	b.n	800912a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80090c6:	683b      	ldr	r3, [r7, #0]
 80090c8:	2b04      	cmp	r3, #4
 80090ca:	d110      	bne.n	80090ee <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80090cc:	7bbb      	ldrb	r3, [r7, #14]
 80090ce:	2b01      	cmp	r3, #1
 80090d0:	d102      	bne.n	80090d8 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80090d2:	7b3b      	ldrb	r3, [r7, #12]
 80090d4:	2b01      	cmp	r3, #1
 80090d6:	d001      	beq.n	80090dc <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 80090d8:	2301      	movs	r3, #1
 80090da:	e055      	b.n	8009188 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	2202      	movs	r2, #2
 80090e0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	2202      	movs	r2, #2
 80090e8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80090ec:	e01d      	b.n	800912a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80090ee:	7bfb      	ldrb	r3, [r7, #15]
 80090f0:	2b01      	cmp	r3, #1
 80090f2:	d108      	bne.n	8009106 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80090f4:	7bbb      	ldrb	r3, [r7, #14]
 80090f6:	2b01      	cmp	r3, #1
 80090f8:	d105      	bne.n	8009106 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80090fa:	7b7b      	ldrb	r3, [r7, #13]
 80090fc:	2b01      	cmp	r3, #1
 80090fe:	d102      	bne.n	8009106 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8009100:	7b3b      	ldrb	r3, [r7, #12]
 8009102:	2b01      	cmp	r3, #1
 8009104:	d001      	beq.n	800910a <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8009106:	2301      	movs	r3, #1
 8009108:	e03e      	b.n	8009188 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	2202      	movs	r2, #2
 800910e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	2202      	movs	r2, #2
 8009116:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	2202      	movs	r2, #2
 800911e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	2202      	movs	r2, #2
 8009126:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800912a:	683b      	ldr	r3, [r7, #0]
 800912c:	2b00      	cmp	r3, #0
 800912e:	d003      	beq.n	8009138 <HAL_TIM_Encoder_Start+0xc4>
 8009130:	683b      	ldr	r3, [r7, #0]
 8009132:	2b04      	cmp	r3, #4
 8009134:	d008      	beq.n	8009148 <HAL_TIM_Encoder_Start+0xd4>
 8009136:	e00f      	b.n	8009158 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	681b      	ldr	r3, [r3, #0]
 800913c:	2201      	movs	r2, #1
 800913e:	2100      	movs	r1, #0
 8009140:	4618      	mov	r0, r3
 8009142:	f000 ff7d 	bl	800a040 <TIM_CCxChannelCmd>
      break;
 8009146:	e016      	b.n	8009176 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	681b      	ldr	r3, [r3, #0]
 800914c:	2201      	movs	r2, #1
 800914e:	2104      	movs	r1, #4
 8009150:	4618      	mov	r0, r3
 8009152:	f000 ff75 	bl	800a040 <TIM_CCxChannelCmd>
      break;
 8009156:	e00e      	b.n	8009176 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	681b      	ldr	r3, [r3, #0]
 800915c:	2201      	movs	r2, #1
 800915e:	2100      	movs	r1, #0
 8009160:	4618      	mov	r0, r3
 8009162:	f000 ff6d 	bl	800a040 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	681b      	ldr	r3, [r3, #0]
 800916a:	2201      	movs	r2, #1
 800916c:	2104      	movs	r1, #4
 800916e:	4618      	mov	r0, r3
 8009170:	f000 ff66 	bl	800a040 <TIM_CCxChannelCmd>
      break;
 8009174:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	681b      	ldr	r3, [r3, #0]
 800917a:	681a      	ldr	r2, [r3, #0]
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	681b      	ldr	r3, [r3, #0]
 8009180:	f042 0201 	orr.w	r2, r2, #1
 8009184:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8009186:	2300      	movs	r3, #0
}
 8009188:	4618      	mov	r0, r3
 800918a:	3710      	adds	r7, #16
 800918c:	46bd      	mov	sp, r7
 800918e:	bd80      	pop	{r7, pc}

08009190 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009190:	b580      	push	{r7, lr}
 8009192:	b082      	sub	sp, #8
 8009194:	af00      	add	r7, sp, #0
 8009196:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	681b      	ldr	r3, [r3, #0]
 800919c:	691b      	ldr	r3, [r3, #16]
 800919e:	f003 0302 	and.w	r3, r3, #2
 80091a2:	2b02      	cmp	r3, #2
 80091a4:	d128      	bne.n	80091f8 <HAL_TIM_IRQHandler+0x68>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	681b      	ldr	r3, [r3, #0]
 80091aa:	68db      	ldr	r3, [r3, #12]
 80091ac:	f003 0302 	and.w	r3, r3, #2
 80091b0:	2b02      	cmp	r3, #2
 80091b2:	d121      	bne.n	80091f8 <HAL_TIM_IRQHandler+0x68>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	f06f 0202 	mvn.w	r2, #2
 80091bc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	2201      	movs	r2, #1
 80091c2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	681b      	ldr	r3, [r3, #0]
 80091c8:	699b      	ldr	r3, [r3, #24]
 80091ca:	f003 0303 	and.w	r3, r3, #3
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	d005      	beq.n	80091de <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80091d8:	6878      	ldr	r0, [r7, #4]
 80091da:	4798      	blx	r3
 80091dc:	e009      	b.n	80091f2 <HAL_TIM_IRQHandler+0x62>
        }
        /* Output compare event */
        else
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80091e4:	6878      	ldr	r0, [r7, #4]
 80091e6:	4798      	blx	r3
          htim->PWM_PulseFinishedCallback(htim);
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80091ee:	6878      	ldr	r0, [r7, #4]
 80091f0:	4798      	blx	r3
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	2200      	movs	r2, #0
 80091f6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	681b      	ldr	r3, [r3, #0]
 80091fc:	691b      	ldr	r3, [r3, #16]
 80091fe:	f003 0304 	and.w	r3, r3, #4
 8009202:	2b04      	cmp	r3, #4
 8009204:	d128      	bne.n	8009258 <HAL_TIM_IRQHandler+0xc8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	681b      	ldr	r3, [r3, #0]
 800920a:	68db      	ldr	r3, [r3, #12]
 800920c:	f003 0304 	and.w	r3, r3, #4
 8009210:	2b04      	cmp	r3, #4
 8009212:	d121      	bne.n	8009258 <HAL_TIM_IRQHandler+0xc8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	681b      	ldr	r3, [r3, #0]
 8009218:	f06f 0204 	mvn.w	r2, #4
 800921c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	2202      	movs	r2, #2
 8009222:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	681b      	ldr	r3, [r3, #0]
 8009228:	699b      	ldr	r3, [r3, #24]
 800922a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800922e:	2b00      	cmp	r3, #0
 8009230:	d005      	beq.n	800923e <HAL_TIM_IRQHandler+0xae>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009238:	6878      	ldr	r0, [r7, #4]
 800923a:	4798      	blx	r3
 800923c:	e009      	b.n	8009252 <HAL_TIM_IRQHandler+0xc2>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8009244:	6878      	ldr	r0, [r7, #4]
 8009246:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800924e:	6878      	ldr	r0, [r7, #4]
 8009250:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	2200      	movs	r2, #0
 8009256:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	681b      	ldr	r3, [r3, #0]
 800925c:	691b      	ldr	r3, [r3, #16]
 800925e:	f003 0308 	and.w	r3, r3, #8
 8009262:	2b08      	cmp	r3, #8
 8009264:	d128      	bne.n	80092b8 <HAL_TIM_IRQHandler+0x128>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	681b      	ldr	r3, [r3, #0]
 800926a:	68db      	ldr	r3, [r3, #12]
 800926c:	f003 0308 	and.w	r3, r3, #8
 8009270:	2b08      	cmp	r3, #8
 8009272:	d121      	bne.n	80092b8 <HAL_TIM_IRQHandler+0x128>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	681b      	ldr	r3, [r3, #0]
 8009278:	f06f 0208 	mvn.w	r2, #8
 800927c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	2204      	movs	r2, #4
 8009282:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	681b      	ldr	r3, [r3, #0]
 8009288:	69db      	ldr	r3, [r3, #28]
 800928a:	f003 0303 	and.w	r3, r3, #3
 800928e:	2b00      	cmp	r3, #0
 8009290:	d005      	beq.n	800929e <HAL_TIM_IRQHandler+0x10e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009298:	6878      	ldr	r0, [r7, #4]
 800929a:	4798      	blx	r3
 800929c:	e009      	b.n	80092b2 <HAL_TIM_IRQHandler+0x122>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80092a4:	6878      	ldr	r0, [r7, #4]
 80092a6:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80092ae:	6878      	ldr	r0, [r7, #4]
 80092b0:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	2200      	movs	r2, #0
 80092b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	681b      	ldr	r3, [r3, #0]
 80092bc:	691b      	ldr	r3, [r3, #16]
 80092be:	f003 0310 	and.w	r3, r3, #16
 80092c2:	2b10      	cmp	r3, #16
 80092c4:	d128      	bne.n	8009318 <HAL_TIM_IRQHandler+0x188>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	681b      	ldr	r3, [r3, #0]
 80092ca:	68db      	ldr	r3, [r3, #12]
 80092cc:	f003 0310 	and.w	r3, r3, #16
 80092d0:	2b10      	cmp	r3, #16
 80092d2:	d121      	bne.n	8009318 <HAL_TIM_IRQHandler+0x188>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	681b      	ldr	r3, [r3, #0]
 80092d8:	f06f 0210 	mvn.w	r2, #16
 80092dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	2208      	movs	r2, #8
 80092e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	69db      	ldr	r3, [r3, #28]
 80092ea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80092ee:	2b00      	cmp	r3, #0
 80092f0:	d005      	beq.n	80092fe <HAL_TIM_IRQHandler+0x16e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80092f8:	6878      	ldr	r0, [r7, #4]
 80092fa:	4798      	blx	r3
 80092fc:	e009      	b.n	8009312 <HAL_TIM_IRQHandler+0x182>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8009304:	6878      	ldr	r0, [r7, #4]
 8009306:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800930e:	6878      	ldr	r0, [r7, #4]
 8009310:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	2200      	movs	r2, #0
 8009316:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	681b      	ldr	r3, [r3, #0]
 800931c:	691b      	ldr	r3, [r3, #16]
 800931e:	f003 0301 	and.w	r3, r3, #1
 8009322:	2b01      	cmp	r3, #1
 8009324:	d110      	bne.n	8009348 <HAL_TIM_IRQHandler+0x1b8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	681b      	ldr	r3, [r3, #0]
 800932a:	68db      	ldr	r3, [r3, #12]
 800932c:	f003 0301 	and.w	r3, r3, #1
 8009330:	2b01      	cmp	r3, #1
 8009332:	d109      	bne.n	8009348 <HAL_TIM_IRQHandler+0x1b8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	681b      	ldr	r3, [r3, #0]
 8009338:	f06f 0201 	mvn.w	r2, #1
 800933c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009344:	6878      	ldr	r0, [r7, #4]
 8009346:	4798      	blx	r3
      HAL_TIM_PeriodElapsedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	681b      	ldr	r3, [r3, #0]
 800934c:	691b      	ldr	r3, [r3, #16]
 800934e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009352:	2b80      	cmp	r3, #128	; 0x80
 8009354:	d110      	bne.n	8009378 <HAL_TIM_IRQHandler+0x1e8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	681b      	ldr	r3, [r3, #0]
 800935a:	68db      	ldr	r3, [r3, #12]
 800935c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009360:	2b80      	cmp	r3, #128	; 0x80
 8009362:	d109      	bne.n	8009378 <HAL_TIM_IRQHandler+0x1e8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	681b      	ldr	r3, [r3, #0]
 8009368:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800936c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8009374:	6878      	ldr	r0, [r7, #4]
 8009376:	4798      	blx	r3
      HAL_TIMEx_BreakCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	681b      	ldr	r3, [r3, #0]
 800937c:	691b      	ldr	r3, [r3, #16]
 800937e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009382:	2b40      	cmp	r3, #64	; 0x40
 8009384:	d110      	bne.n	80093a8 <HAL_TIM_IRQHandler+0x218>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	681b      	ldr	r3, [r3, #0]
 800938a:	68db      	ldr	r3, [r3, #12]
 800938c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009390:	2b40      	cmp	r3, #64	; 0x40
 8009392:	d109      	bne.n	80093a8 <HAL_TIM_IRQHandler+0x218>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	681b      	ldr	r3, [r3, #0]
 8009398:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800939c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80093a4:	6878      	ldr	r0, [r7, #4]
 80093a6:	4798      	blx	r3
      HAL_TIM_TriggerCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	681b      	ldr	r3, [r3, #0]
 80093ac:	691b      	ldr	r3, [r3, #16]
 80093ae:	f003 0320 	and.w	r3, r3, #32
 80093b2:	2b20      	cmp	r3, #32
 80093b4:	d110      	bne.n	80093d8 <HAL_TIM_IRQHandler+0x248>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	681b      	ldr	r3, [r3, #0]
 80093ba:	68db      	ldr	r3, [r3, #12]
 80093bc:	f003 0320 	and.w	r3, r3, #32
 80093c0:	2b20      	cmp	r3, #32
 80093c2:	d109      	bne.n	80093d8 <HAL_TIM_IRQHandler+0x248>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	681b      	ldr	r3, [r3, #0]
 80093c8:	f06f 0220 	mvn.w	r2, #32
 80093cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80093d4:	6878      	ldr	r0, [r7, #4]
 80093d6:	4798      	blx	r3
#else
      HAL_TIMEx_CommutCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80093d8:	bf00      	nop
 80093da:	3708      	adds	r7, #8
 80093dc:	46bd      	mov	sp, r7
 80093de:	bd80      	pop	{r7, pc}

080093e0 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 80093e0:	b580      	push	{r7, lr}
 80093e2:	b086      	sub	sp, #24
 80093e4:	af00      	add	r7, sp, #0
 80093e6:	60f8      	str	r0, [r7, #12]
 80093e8:	60b9      	str	r1, [r7, #8]
 80093ea:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80093ec:	2300      	movs	r3, #0
 80093ee:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 80093f0:	68fb      	ldr	r3, [r7, #12]
 80093f2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80093f6:	2b01      	cmp	r3, #1
 80093f8:	d101      	bne.n	80093fe <HAL_TIM_OC_ConfigChannel+0x1e>
 80093fa:	2302      	movs	r3, #2
 80093fc:	e048      	b.n	8009490 <HAL_TIM_OC_ConfigChannel+0xb0>
 80093fe:	68fb      	ldr	r3, [r7, #12]
 8009400:	2201      	movs	r2, #1
 8009402:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	2b0c      	cmp	r3, #12
 800940a:	d839      	bhi.n	8009480 <HAL_TIM_OC_ConfigChannel+0xa0>
 800940c:	a201      	add	r2, pc, #4	; (adr r2, 8009414 <HAL_TIM_OC_ConfigChannel+0x34>)
 800940e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009412:	bf00      	nop
 8009414:	08009449 	.word	0x08009449
 8009418:	08009481 	.word	0x08009481
 800941c:	08009481 	.word	0x08009481
 8009420:	08009481 	.word	0x08009481
 8009424:	08009457 	.word	0x08009457
 8009428:	08009481 	.word	0x08009481
 800942c:	08009481 	.word	0x08009481
 8009430:	08009481 	.word	0x08009481
 8009434:	08009465 	.word	0x08009465
 8009438:	08009481 	.word	0x08009481
 800943c:	08009481 	.word	0x08009481
 8009440:	08009481 	.word	0x08009481
 8009444:	08009473 	.word	0x08009473
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009448:	68fb      	ldr	r3, [r7, #12]
 800944a:	681b      	ldr	r3, [r3, #0]
 800944c:	68b9      	ldr	r1, [r7, #8]
 800944e:	4618      	mov	r0, r3
 8009450:	f000 fbd0 	bl	8009bf4 <TIM_OC1_SetConfig>
      break;
 8009454:	e017      	b.n	8009486 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009456:	68fb      	ldr	r3, [r7, #12]
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	68b9      	ldr	r1, [r7, #8]
 800945c:	4618      	mov	r0, r3
 800945e:	f000 fc2f 	bl	8009cc0 <TIM_OC2_SetConfig>
      break;
 8009462:	e010      	b.n	8009486 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009464:	68fb      	ldr	r3, [r7, #12]
 8009466:	681b      	ldr	r3, [r3, #0]
 8009468:	68b9      	ldr	r1, [r7, #8]
 800946a:	4618      	mov	r0, r3
 800946c:	f000 fc94 	bl	8009d98 <TIM_OC3_SetConfig>
      break;
 8009470:	e009      	b.n	8009486 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009472:	68fb      	ldr	r3, [r7, #12]
 8009474:	681b      	ldr	r3, [r3, #0]
 8009476:	68b9      	ldr	r1, [r7, #8]
 8009478:	4618      	mov	r0, r3
 800947a:	f000 fcf7 	bl	8009e6c <TIM_OC4_SetConfig>
      break;
 800947e:	e002      	b.n	8009486 <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 8009480:	2301      	movs	r3, #1
 8009482:	75fb      	strb	r3, [r7, #23]
      break;
 8009484:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8009486:	68fb      	ldr	r3, [r7, #12]
 8009488:	2200      	movs	r2, #0
 800948a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800948e:	7dfb      	ldrb	r3, [r7, #23]
}
 8009490:	4618      	mov	r0, r3
 8009492:	3718      	adds	r7, #24
 8009494:	46bd      	mov	sp, r7
 8009496:	bd80      	pop	{r7, pc}

08009498 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8009498:	b580      	push	{r7, lr}
 800949a:	b086      	sub	sp, #24
 800949c:	af00      	add	r7, sp, #0
 800949e:	60f8      	str	r0, [r7, #12]
 80094a0:	60b9      	str	r1, [r7, #8]
 80094a2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80094a4:	2300      	movs	r3, #0
 80094a6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80094a8:	68fb      	ldr	r3, [r7, #12]
 80094aa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80094ae:	2b01      	cmp	r3, #1
 80094b0:	d101      	bne.n	80094b6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80094b2:	2302      	movs	r3, #2
 80094b4:	e0ae      	b.n	8009614 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80094b6:	68fb      	ldr	r3, [r7, #12]
 80094b8:	2201      	movs	r2, #1
 80094ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	2b0c      	cmp	r3, #12
 80094c2:	f200 809f 	bhi.w	8009604 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80094c6:	a201      	add	r2, pc, #4	; (adr r2, 80094cc <HAL_TIM_PWM_ConfigChannel+0x34>)
 80094c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80094cc:	08009501 	.word	0x08009501
 80094d0:	08009605 	.word	0x08009605
 80094d4:	08009605 	.word	0x08009605
 80094d8:	08009605 	.word	0x08009605
 80094dc:	08009541 	.word	0x08009541
 80094e0:	08009605 	.word	0x08009605
 80094e4:	08009605 	.word	0x08009605
 80094e8:	08009605 	.word	0x08009605
 80094ec:	08009583 	.word	0x08009583
 80094f0:	08009605 	.word	0x08009605
 80094f4:	08009605 	.word	0x08009605
 80094f8:	08009605 	.word	0x08009605
 80094fc:	080095c3 	.word	0x080095c3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009500:	68fb      	ldr	r3, [r7, #12]
 8009502:	681b      	ldr	r3, [r3, #0]
 8009504:	68b9      	ldr	r1, [r7, #8]
 8009506:	4618      	mov	r0, r3
 8009508:	f000 fb74 	bl	8009bf4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800950c:	68fb      	ldr	r3, [r7, #12]
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	699a      	ldr	r2, [r3, #24]
 8009512:	68fb      	ldr	r3, [r7, #12]
 8009514:	681b      	ldr	r3, [r3, #0]
 8009516:	f042 0208 	orr.w	r2, r2, #8
 800951a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800951c:	68fb      	ldr	r3, [r7, #12]
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	699a      	ldr	r2, [r3, #24]
 8009522:	68fb      	ldr	r3, [r7, #12]
 8009524:	681b      	ldr	r3, [r3, #0]
 8009526:	f022 0204 	bic.w	r2, r2, #4
 800952a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800952c:	68fb      	ldr	r3, [r7, #12]
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	6999      	ldr	r1, [r3, #24]
 8009532:	68bb      	ldr	r3, [r7, #8]
 8009534:	691a      	ldr	r2, [r3, #16]
 8009536:	68fb      	ldr	r3, [r7, #12]
 8009538:	681b      	ldr	r3, [r3, #0]
 800953a:	430a      	orrs	r2, r1
 800953c:	619a      	str	r2, [r3, #24]
      break;
 800953e:	e064      	b.n	800960a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009540:	68fb      	ldr	r3, [r7, #12]
 8009542:	681b      	ldr	r3, [r3, #0]
 8009544:	68b9      	ldr	r1, [r7, #8]
 8009546:	4618      	mov	r0, r3
 8009548:	f000 fbba 	bl	8009cc0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800954c:	68fb      	ldr	r3, [r7, #12]
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	699a      	ldr	r2, [r3, #24]
 8009552:	68fb      	ldr	r3, [r7, #12]
 8009554:	681b      	ldr	r3, [r3, #0]
 8009556:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800955a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800955c:	68fb      	ldr	r3, [r7, #12]
 800955e:	681b      	ldr	r3, [r3, #0]
 8009560:	699a      	ldr	r2, [r3, #24]
 8009562:	68fb      	ldr	r3, [r7, #12]
 8009564:	681b      	ldr	r3, [r3, #0]
 8009566:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800956a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800956c:	68fb      	ldr	r3, [r7, #12]
 800956e:	681b      	ldr	r3, [r3, #0]
 8009570:	6999      	ldr	r1, [r3, #24]
 8009572:	68bb      	ldr	r3, [r7, #8]
 8009574:	691b      	ldr	r3, [r3, #16]
 8009576:	021a      	lsls	r2, r3, #8
 8009578:	68fb      	ldr	r3, [r7, #12]
 800957a:	681b      	ldr	r3, [r3, #0]
 800957c:	430a      	orrs	r2, r1
 800957e:	619a      	str	r2, [r3, #24]
      break;
 8009580:	e043      	b.n	800960a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009582:	68fb      	ldr	r3, [r7, #12]
 8009584:	681b      	ldr	r3, [r3, #0]
 8009586:	68b9      	ldr	r1, [r7, #8]
 8009588:	4618      	mov	r0, r3
 800958a:	f000 fc05 	bl	8009d98 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800958e:	68fb      	ldr	r3, [r7, #12]
 8009590:	681b      	ldr	r3, [r3, #0]
 8009592:	69da      	ldr	r2, [r3, #28]
 8009594:	68fb      	ldr	r3, [r7, #12]
 8009596:	681b      	ldr	r3, [r3, #0]
 8009598:	f042 0208 	orr.w	r2, r2, #8
 800959c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800959e:	68fb      	ldr	r3, [r7, #12]
 80095a0:	681b      	ldr	r3, [r3, #0]
 80095a2:	69da      	ldr	r2, [r3, #28]
 80095a4:	68fb      	ldr	r3, [r7, #12]
 80095a6:	681b      	ldr	r3, [r3, #0]
 80095a8:	f022 0204 	bic.w	r2, r2, #4
 80095ac:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80095ae:	68fb      	ldr	r3, [r7, #12]
 80095b0:	681b      	ldr	r3, [r3, #0]
 80095b2:	69d9      	ldr	r1, [r3, #28]
 80095b4:	68bb      	ldr	r3, [r7, #8]
 80095b6:	691a      	ldr	r2, [r3, #16]
 80095b8:	68fb      	ldr	r3, [r7, #12]
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	430a      	orrs	r2, r1
 80095be:	61da      	str	r2, [r3, #28]
      break;
 80095c0:	e023      	b.n	800960a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80095c2:	68fb      	ldr	r3, [r7, #12]
 80095c4:	681b      	ldr	r3, [r3, #0]
 80095c6:	68b9      	ldr	r1, [r7, #8]
 80095c8:	4618      	mov	r0, r3
 80095ca:	f000 fc4f 	bl	8009e6c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80095ce:	68fb      	ldr	r3, [r7, #12]
 80095d0:	681b      	ldr	r3, [r3, #0]
 80095d2:	69da      	ldr	r2, [r3, #28]
 80095d4:	68fb      	ldr	r3, [r7, #12]
 80095d6:	681b      	ldr	r3, [r3, #0]
 80095d8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80095dc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80095de:	68fb      	ldr	r3, [r7, #12]
 80095e0:	681b      	ldr	r3, [r3, #0]
 80095e2:	69da      	ldr	r2, [r3, #28]
 80095e4:	68fb      	ldr	r3, [r7, #12]
 80095e6:	681b      	ldr	r3, [r3, #0]
 80095e8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80095ec:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80095ee:	68fb      	ldr	r3, [r7, #12]
 80095f0:	681b      	ldr	r3, [r3, #0]
 80095f2:	69d9      	ldr	r1, [r3, #28]
 80095f4:	68bb      	ldr	r3, [r7, #8]
 80095f6:	691b      	ldr	r3, [r3, #16]
 80095f8:	021a      	lsls	r2, r3, #8
 80095fa:	68fb      	ldr	r3, [r7, #12]
 80095fc:	681b      	ldr	r3, [r3, #0]
 80095fe:	430a      	orrs	r2, r1
 8009600:	61da      	str	r2, [r3, #28]
      break;
 8009602:	e002      	b.n	800960a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8009604:	2301      	movs	r3, #1
 8009606:	75fb      	strb	r3, [r7, #23]
      break;
 8009608:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800960a:	68fb      	ldr	r3, [r7, #12]
 800960c:	2200      	movs	r2, #0
 800960e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8009612:	7dfb      	ldrb	r3, [r7, #23]
}
 8009614:	4618      	mov	r0, r3
 8009616:	3718      	adds	r7, #24
 8009618:	46bd      	mov	sp, r7
 800961a:	bd80      	pop	{r7, pc}

0800961c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800961c:	b580      	push	{r7, lr}
 800961e:	b084      	sub	sp, #16
 8009620:	af00      	add	r7, sp, #0
 8009622:	6078      	str	r0, [r7, #4]
 8009624:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009626:	2300      	movs	r3, #0
 8009628:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009630:	2b01      	cmp	r3, #1
 8009632:	d101      	bne.n	8009638 <HAL_TIM_ConfigClockSource+0x1c>
 8009634:	2302      	movs	r3, #2
 8009636:	e0b4      	b.n	80097a2 <HAL_TIM_ConfigClockSource+0x186>
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	2201      	movs	r2, #1
 800963c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	2202      	movs	r2, #2
 8009644:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	681b      	ldr	r3, [r3, #0]
 800964c:	689b      	ldr	r3, [r3, #8]
 800964e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009650:	68bb      	ldr	r3, [r7, #8]
 8009652:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8009656:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009658:	68bb      	ldr	r3, [r7, #8]
 800965a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800965e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	681b      	ldr	r3, [r3, #0]
 8009664:	68ba      	ldr	r2, [r7, #8]
 8009666:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8009668:	683b      	ldr	r3, [r7, #0]
 800966a:	681b      	ldr	r3, [r3, #0]
 800966c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009670:	d03e      	beq.n	80096f0 <HAL_TIM_ConfigClockSource+0xd4>
 8009672:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009676:	f200 8087 	bhi.w	8009788 <HAL_TIM_ConfigClockSource+0x16c>
 800967a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800967e:	f000 8086 	beq.w	800978e <HAL_TIM_ConfigClockSource+0x172>
 8009682:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009686:	d87f      	bhi.n	8009788 <HAL_TIM_ConfigClockSource+0x16c>
 8009688:	2b70      	cmp	r3, #112	; 0x70
 800968a:	d01a      	beq.n	80096c2 <HAL_TIM_ConfigClockSource+0xa6>
 800968c:	2b70      	cmp	r3, #112	; 0x70
 800968e:	d87b      	bhi.n	8009788 <HAL_TIM_ConfigClockSource+0x16c>
 8009690:	2b60      	cmp	r3, #96	; 0x60
 8009692:	d050      	beq.n	8009736 <HAL_TIM_ConfigClockSource+0x11a>
 8009694:	2b60      	cmp	r3, #96	; 0x60
 8009696:	d877      	bhi.n	8009788 <HAL_TIM_ConfigClockSource+0x16c>
 8009698:	2b50      	cmp	r3, #80	; 0x50
 800969a:	d03c      	beq.n	8009716 <HAL_TIM_ConfigClockSource+0xfa>
 800969c:	2b50      	cmp	r3, #80	; 0x50
 800969e:	d873      	bhi.n	8009788 <HAL_TIM_ConfigClockSource+0x16c>
 80096a0:	2b40      	cmp	r3, #64	; 0x40
 80096a2:	d058      	beq.n	8009756 <HAL_TIM_ConfigClockSource+0x13a>
 80096a4:	2b40      	cmp	r3, #64	; 0x40
 80096a6:	d86f      	bhi.n	8009788 <HAL_TIM_ConfigClockSource+0x16c>
 80096a8:	2b30      	cmp	r3, #48	; 0x30
 80096aa:	d064      	beq.n	8009776 <HAL_TIM_ConfigClockSource+0x15a>
 80096ac:	2b30      	cmp	r3, #48	; 0x30
 80096ae:	d86b      	bhi.n	8009788 <HAL_TIM_ConfigClockSource+0x16c>
 80096b0:	2b20      	cmp	r3, #32
 80096b2:	d060      	beq.n	8009776 <HAL_TIM_ConfigClockSource+0x15a>
 80096b4:	2b20      	cmp	r3, #32
 80096b6:	d867      	bhi.n	8009788 <HAL_TIM_ConfigClockSource+0x16c>
 80096b8:	2b00      	cmp	r3, #0
 80096ba:	d05c      	beq.n	8009776 <HAL_TIM_ConfigClockSource+0x15a>
 80096bc:	2b10      	cmp	r3, #16
 80096be:	d05a      	beq.n	8009776 <HAL_TIM_ConfigClockSource+0x15a>
 80096c0:	e062      	b.n	8009788 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	6818      	ldr	r0, [r3, #0]
 80096c6:	683b      	ldr	r3, [r7, #0]
 80096c8:	6899      	ldr	r1, [r3, #8]
 80096ca:	683b      	ldr	r3, [r7, #0]
 80096cc:	685a      	ldr	r2, [r3, #4]
 80096ce:	683b      	ldr	r3, [r7, #0]
 80096d0:	68db      	ldr	r3, [r3, #12]
 80096d2:	f000 fc95 	bl	800a000 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	681b      	ldr	r3, [r3, #0]
 80096da:	689b      	ldr	r3, [r3, #8]
 80096dc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80096de:	68bb      	ldr	r3, [r7, #8]
 80096e0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80096e4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	681b      	ldr	r3, [r3, #0]
 80096ea:	68ba      	ldr	r2, [r7, #8]
 80096ec:	609a      	str	r2, [r3, #8]
      break;
 80096ee:	e04f      	b.n	8009790 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	6818      	ldr	r0, [r3, #0]
 80096f4:	683b      	ldr	r3, [r7, #0]
 80096f6:	6899      	ldr	r1, [r3, #8]
 80096f8:	683b      	ldr	r3, [r7, #0]
 80096fa:	685a      	ldr	r2, [r3, #4]
 80096fc:	683b      	ldr	r3, [r7, #0]
 80096fe:	68db      	ldr	r3, [r3, #12]
 8009700:	f000 fc7e 	bl	800a000 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	681b      	ldr	r3, [r3, #0]
 8009708:	689a      	ldr	r2, [r3, #8]
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	681b      	ldr	r3, [r3, #0]
 800970e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8009712:	609a      	str	r2, [r3, #8]
      break;
 8009714:	e03c      	b.n	8009790 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	6818      	ldr	r0, [r3, #0]
 800971a:	683b      	ldr	r3, [r7, #0]
 800971c:	6859      	ldr	r1, [r3, #4]
 800971e:	683b      	ldr	r3, [r7, #0]
 8009720:	68db      	ldr	r3, [r3, #12]
 8009722:	461a      	mov	r2, r3
 8009724:	f000 fbf2 	bl	8009f0c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	681b      	ldr	r3, [r3, #0]
 800972c:	2150      	movs	r1, #80	; 0x50
 800972e:	4618      	mov	r0, r3
 8009730:	f000 fc4b 	bl	8009fca <TIM_ITRx_SetConfig>
      break;
 8009734:	e02c      	b.n	8009790 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	6818      	ldr	r0, [r3, #0]
 800973a:	683b      	ldr	r3, [r7, #0]
 800973c:	6859      	ldr	r1, [r3, #4]
 800973e:	683b      	ldr	r3, [r7, #0]
 8009740:	68db      	ldr	r3, [r3, #12]
 8009742:	461a      	mov	r2, r3
 8009744:	f000 fc11 	bl	8009f6a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	681b      	ldr	r3, [r3, #0]
 800974c:	2160      	movs	r1, #96	; 0x60
 800974e:	4618      	mov	r0, r3
 8009750:	f000 fc3b 	bl	8009fca <TIM_ITRx_SetConfig>
      break;
 8009754:	e01c      	b.n	8009790 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	6818      	ldr	r0, [r3, #0]
 800975a:	683b      	ldr	r3, [r7, #0]
 800975c:	6859      	ldr	r1, [r3, #4]
 800975e:	683b      	ldr	r3, [r7, #0]
 8009760:	68db      	ldr	r3, [r3, #12]
 8009762:	461a      	mov	r2, r3
 8009764:	f000 fbd2 	bl	8009f0c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	681b      	ldr	r3, [r3, #0]
 800976c:	2140      	movs	r1, #64	; 0x40
 800976e:	4618      	mov	r0, r3
 8009770:	f000 fc2b 	bl	8009fca <TIM_ITRx_SetConfig>
      break;
 8009774:	e00c      	b.n	8009790 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	681a      	ldr	r2, [r3, #0]
 800977a:	683b      	ldr	r3, [r7, #0]
 800977c:	681b      	ldr	r3, [r3, #0]
 800977e:	4619      	mov	r1, r3
 8009780:	4610      	mov	r0, r2
 8009782:	f000 fc22 	bl	8009fca <TIM_ITRx_SetConfig>
      break;
 8009786:	e003      	b.n	8009790 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8009788:	2301      	movs	r3, #1
 800978a:	73fb      	strb	r3, [r7, #15]
      break;
 800978c:	e000      	b.n	8009790 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800978e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	2201      	movs	r2, #1
 8009794:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	2200      	movs	r2, #0
 800979c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80097a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80097a2:	4618      	mov	r0, r3
 80097a4:	3710      	adds	r7, #16
 80097a6:	46bd      	mov	sp, r7
 80097a8:	bd80      	pop	{r7, pc}

080097aa <HAL_TIM_PeriodElapsedHalfCpltCallback>:
  * @brief  Period elapsed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80097aa:	b480      	push	{r7}
 80097ac:	b083      	sub	sp, #12
 80097ae:	af00      	add	r7, sp, #0
 80097b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedHalfCpltCallback could be implemented in the user file
   */
}
 80097b2:	bf00      	nop
 80097b4:	370c      	adds	r7, #12
 80097b6:	46bd      	mov	sp, r7
 80097b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097bc:	4770      	bx	lr

080097be <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80097be:	b480      	push	{r7}
 80097c0:	b083      	sub	sp, #12
 80097c2:	af00      	add	r7, sp, #0
 80097c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80097c6:	bf00      	nop
 80097c8:	370c      	adds	r7, #12
 80097ca:	46bd      	mov	sp, r7
 80097cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097d0:	4770      	bx	lr

080097d2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80097d2:	b480      	push	{r7}
 80097d4:	b083      	sub	sp, #12
 80097d6:	af00      	add	r7, sp, #0
 80097d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80097da:	bf00      	nop
 80097dc:	370c      	adds	r7, #12
 80097de:	46bd      	mov	sp, r7
 80097e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097e4:	4770      	bx	lr

080097e6 <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80097e6:	b480      	push	{r7}
 80097e8:	b083      	sub	sp, #12
 80097ea:	af00      	add	r7, sp, #0
 80097ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 80097ee:	bf00      	nop
 80097f0:	370c      	adds	r7, #12
 80097f2:	46bd      	mov	sp, r7
 80097f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097f8:	4770      	bx	lr

080097fa <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80097fa:	b480      	push	{r7}
 80097fc:	b083      	sub	sp, #12
 80097fe:	af00      	add	r7, sp, #0
 8009800:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009802:	bf00      	nop
 8009804:	370c      	adds	r7, #12
 8009806:	46bd      	mov	sp, r7
 8009808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800980c:	4770      	bx	lr

0800980e <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800980e:	b480      	push	{r7}
 8009810:	b083      	sub	sp, #12
 8009812:	af00      	add	r7, sp, #0
 8009814:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8009816:	bf00      	nop
 8009818:	370c      	adds	r7, #12
 800981a:	46bd      	mov	sp, r7
 800981c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009820:	4770      	bx	lr

08009822 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009822:	b480      	push	{r7}
 8009824:	b083      	sub	sp, #12
 8009826:	af00      	add	r7, sp, #0
 8009828:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800982a:	bf00      	nop
 800982c:	370c      	adds	r7, #12
 800982e:	46bd      	mov	sp, r7
 8009830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009834:	4770      	bx	lr

08009836 <HAL_TIM_TriggerHalfCpltCallback>:
  * @brief  Hall Trigger detection half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8009836:	b480      	push	{r7}
 8009838:	b083      	sub	sp, #12
 800983a:	af00      	add	r7, sp, #0
 800983c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerHalfCpltCallback could be implemented in the user file
   */
}
 800983e:	bf00      	nop
 8009840:	370c      	adds	r7, #12
 8009842:	46bd      	mov	sp, r7
 8009844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009848:	4770      	bx	lr

0800984a <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 800984a:	b480      	push	{r7}
 800984c:	b083      	sub	sp, #12
 800984e:	af00      	add	r7, sp, #0
 8009850:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8009852:	bf00      	nop
 8009854:	370c      	adds	r7, #12
 8009856:	46bd      	mov	sp, r7
 8009858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800985c:	4770      	bx	lr
	...

08009860 <HAL_TIM_RegisterCallback>:
  *          @param pCallback pointer to the callback function
  *          @retval status
  */
HAL_StatusTypeDef HAL_TIM_RegisterCallback(TIM_HandleTypeDef *htim, HAL_TIM_CallbackIDTypeDef CallbackID,
                                           pTIM_CallbackTypeDef pCallback)
{
 8009860:	b480      	push	{r7}
 8009862:	b087      	sub	sp, #28
 8009864:	af00      	add	r7, sp, #0
 8009866:	60f8      	str	r0, [r7, #12]
 8009868:	460b      	mov	r3, r1
 800986a:	607a      	str	r2, [r7, #4]
 800986c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800986e:	2300      	movs	r3, #0
 8009870:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	2b00      	cmp	r3, #0
 8009876:	d101      	bne.n	800987c <HAL_TIM_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 8009878:	2301      	movs	r3, #1
 800987a:	e135      	b.n	8009ae8 <HAL_TIM_RegisterCallback+0x288>
  }
  /* Process locked */
  __HAL_LOCK(htim);
 800987c:	68fb      	ldr	r3, [r7, #12]
 800987e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009882:	2b01      	cmp	r3, #1
 8009884:	d101      	bne.n	800988a <HAL_TIM_RegisterCallback+0x2a>
 8009886:	2302      	movs	r3, #2
 8009888:	e12e      	b.n	8009ae8 <HAL_TIM_RegisterCallback+0x288>
 800988a:	68fb      	ldr	r3, [r7, #12]
 800988c:	2201      	movs	r2, #1
 800988e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (htim->State == HAL_TIM_STATE_READY)
 8009892:	68fb      	ldr	r3, [r7, #12]
 8009894:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009898:	b2db      	uxtb	r3, r3
 800989a:	2b01      	cmp	r3, #1
 800989c:	f040 80ba 	bne.w	8009a14 <HAL_TIM_RegisterCallback+0x1b4>
  {
    switch (CallbackID)
 80098a0:	7afb      	ldrb	r3, [r7, #11]
 80098a2:	2b1a      	cmp	r3, #26
 80098a4:	f200 80b3 	bhi.w	8009a0e <HAL_TIM_RegisterCallback+0x1ae>
 80098a8:	a201      	add	r2, pc, #4	; (adr r2, 80098b0 <HAL_TIM_RegisterCallback+0x50>)
 80098aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80098ae:	bf00      	nop
 80098b0:	0800991d 	.word	0x0800991d
 80098b4:	08009925 	.word	0x08009925
 80098b8:	0800992d 	.word	0x0800992d
 80098bc:	08009935 	.word	0x08009935
 80098c0:	0800993d 	.word	0x0800993d
 80098c4:	08009945 	.word	0x08009945
 80098c8:	0800994d 	.word	0x0800994d
 80098cc:	08009955 	.word	0x08009955
 80098d0:	0800995d 	.word	0x0800995d
 80098d4:	08009965 	.word	0x08009965
 80098d8:	0800996d 	.word	0x0800996d
 80098dc:	08009975 	.word	0x08009975
 80098e0:	0800997d 	.word	0x0800997d
 80098e4:	08009985 	.word	0x08009985
 80098e8:	0800998d 	.word	0x0800998d
 80098ec:	08009997 	.word	0x08009997
 80098f0:	080099a1 	.word	0x080099a1
 80098f4:	080099ab 	.word	0x080099ab
 80098f8:	080099b5 	.word	0x080099b5
 80098fc:	080099bf 	.word	0x080099bf
 8009900:	080099c9 	.word	0x080099c9
 8009904:	080099d3 	.word	0x080099d3
 8009908:	080099dd 	.word	0x080099dd
 800990c:	080099e7 	.word	0x080099e7
 8009910:	080099f1 	.word	0x080099f1
 8009914:	080099fb 	.word	0x080099fb
 8009918:	08009a05 	.word	0x08009a05
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback                 = pCallback;
 800991c:	68fb      	ldr	r3, [r7, #12]
 800991e:	687a      	ldr	r2, [r7, #4]
 8009920:	649a      	str	r2, [r3, #72]	; 0x48
        break;
 8009922:	e0dc      	b.n	8009ade <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback               = pCallback;
 8009924:	68fb      	ldr	r3, [r7, #12]
 8009926:	687a      	ldr	r2, [r7, #4]
 8009928:	64da      	str	r2, [r3, #76]	; 0x4c
        break;
 800992a:	e0d8      	b.n	8009ade <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback                   = pCallback;
 800992c:	68fb      	ldr	r3, [r7, #12]
 800992e:	687a      	ldr	r2, [r7, #4]
 8009930:	651a      	str	r2, [r3, #80]	; 0x50
        break;
 8009932:	e0d4      	b.n	8009ade <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback                 = pCallback;
 8009934:	68fb      	ldr	r3, [r7, #12]
 8009936:	687a      	ldr	r2, [r7, #4]
 8009938:	655a      	str	r2, [r3, #84]	; 0x54
        break;
 800993a:	e0d0      	b.n	8009ade <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback                   = pCallback;
 800993c:	68fb      	ldr	r3, [r7, #12]
 800993e:	687a      	ldr	r2, [r7, #4]
 8009940:	659a      	str	r2, [r3, #88]	; 0x58
        break;
 8009942:	e0cc      	b.n	8009ade <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback                 = pCallback;
 8009944:	68fb      	ldr	r3, [r7, #12]
 8009946:	687a      	ldr	r2, [r7, #4]
 8009948:	65da      	str	r2, [r3, #92]	; 0x5c
        break;
 800994a:	e0c8      	b.n	8009ade <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback                  = pCallback;
 800994c:	68fb      	ldr	r3, [r7, #12]
 800994e:	687a      	ldr	r2, [r7, #4]
 8009950:	661a      	str	r2, [r3, #96]	; 0x60
        break;
 8009952:	e0c4      	b.n	8009ade <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback                = pCallback;
 8009954:	68fb      	ldr	r3, [r7, #12]
 8009956:	687a      	ldr	r2, [r7, #4]
 8009958:	665a      	str	r2, [r3, #100]	; 0x64
        break;
 800995a:	e0c0      	b.n	8009ade <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback             = pCallback;
 800995c:	68fb      	ldr	r3, [r7, #12]
 800995e:	687a      	ldr	r2, [r7, #4]
 8009960:	669a      	str	r2, [r3, #104]	; 0x68
        break;
 8009962:	e0bc      	b.n	8009ade <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback           = pCallback;
 8009964:	68fb      	ldr	r3, [r7, #12]
 8009966:	687a      	ldr	r2, [r7, #4]
 8009968:	66da      	str	r2, [r3, #108]	; 0x6c
        break;
 800996a:	e0b8      	b.n	8009ade <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback              = pCallback;
 800996c:	68fb      	ldr	r3, [r7, #12]
 800996e:	687a      	ldr	r2, [r7, #4]
 8009970:	671a      	str	r2, [r3, #112]	; 0x70
        break;
 8009972:	e0b4      	b.n	8009ade <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback            = pCallback;
 8009974:	68fb      	ldr	r3, [r7, #12]
 8009976:	687a      	ldr	r2, [r7, #4]
 8009978:	675a      	str	r2, [r3, #116]	; 0x74
        break;
 800997a:	e0b0      	b.n	8009ade <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback           = pCallback;
 800997c:	68fb      	ldr	r3, [r7, #12]
 800997e:	687a      	ldr	r2, [r7, #4]
 8009980:	679a      	str	r2, [r3, #120]	; 0x78
        break;
 8009982:	e0ac      	b.n	8009ade <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback         = pCallback;
 8009984:	68fb      	ldr	r3, [r7, #12]
 8009986:	687a      	ldr	r2, [r7, #4]
 8009988:	67da      	str	r2, [r3, #124]	; 0x7c
        break;
 800998a:	e0a8      	b.n	8009ade <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PERIOD_ELAPSED_CB_ID :
        htim->PeriodElapsedCallback                = pCallback;
 800998c:	68fb      	ldr	r3, [r7, #12]
 800998e:	687a      	ldr	r2, [r7, #4]
 8009990:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        break;
 8009994:	e0a3      	b.n	8009ade <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PERIOD_ELAPSED_HALF_CB_ID :
        htim->PeriodElapsedHalfCpltCallback        = pCallback;
 8009996:	68fb      	ldr	r3, [r7, #12]
 8009998:	687a      	ldr	r2, [r7, #4]
 800999a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        break;
 800999e:	e09e      	b.n	8009ade <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_TRIGGER_CB_ID :
        htim->TriggerCallback                      = pCallback;
 80099a0:	68fb      	ldr	r3, [r7, #12]
 80099a2:	687a      	ldr	r2, [r7, #4]
 80099a4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        break;
 80099a8:	e099      	b.n	8009ade <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_TRIGGER_HALF_CB_ID :
        htim->TriggerHalfCpltCallback              = pCallback;
 80099aa:	68fb      	ldr	r3, [r7, #12]
 80099ac:	687a      	ldr	r2, [r7, #4]
 80099ae:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        break;
 80099b2:	e094      	b.n	8009ade <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_IC_CAPTURE_CB_ID :
        htim->IC_CaptureCallback                   = pCallback;
 80099b4:	68fb      	ldr	r3, [r7, #12]
 80099b6:	687a      	ldr	r2, [r7, #4]
 80099b8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        break;
 80099bc:	e08f      	b.n	8009ade <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_IC_CAPTURE_HALF_CB_ID :
        htim->IC_CaptureHalfCpltCallback           = pCallback;
 80099be:	68fb      	ldr	r3, [r7, #12]
 80099c0:	687a      	ldr	r2, [r7, #4]
 80099c2:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
        break;
 80099c6:	e08a      	b.n	8009ade <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_OC_DELAY_ELAPSED_CB_ID :
        htim->OC_DelayElapsedCallback              = pCallback;
 80099c8:	68fb      	ldr	r3, [r7, #12]
 80099ca:	687a      	ldr	r2, [r7, #4]
 80099cc:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
        break;
 80099d0:	e085      	b.n	8009ade <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PWM_PULSE_FINISHED_CB_ID :
        htim->PWM_PulseFinishedCallback            = pCallback;
 80099d2:	68fb      	ldr	r3, [r7, #12]
 80099d4:	687a      	ldr	r2, [r7, #4]
 80099d6:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
        break;
 80099da:	e080      	b.n	8009ade <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PWM_PULSE_FINISHED_HALF_CB_ID :
        htim->PWM_PulseFinishedHalfCpltCallback    = pCallback;
 80099dc:	68fb      	ldr	r3, [r7, #12]
 80099de:	687a      	ldr	r2, [r7, #4]
 80099e0:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
        break;
 80099e4:	e07b      	b.n	8009ade <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ERROR_CB_ID :
        htim->ErrorCallback                        = pCallback;
 80099e6:	68fb      	ldr	r3, [r7, #12]
 80099e8:	687a      	ldr	r2, [r7, #4]
 80099ea:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
        break;
 80099ee:	e076      	b.n	8009ade <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_COMMUTATION_CB_ID :
        htim->CommutationCallback                  = pCallback;
 80099f0:	68fb      	ldr	r3, [r7, #12]
 80099f2:	687a      	ldr	r2, [r7, #4]
 80099f4:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
        break;
 80099f8:	e071      	b.n	8009ade <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_COMMUTATION_HALF_CB_ID :
        htim->CommutationHalfCpltCallback          = pCallback;
 80099fa:	68fb      	ldr	r3, [r7, #12]
 80099fc:	687a      	ldr	r2, [r7, #4]
 80099fe:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
        break;
 8009a02:	e06c      	b.n	8009ade <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_BREAK_CB_ID :
        htim->BreakCallback                        = pCallback;
 8009a04:	68fb      	ldr	r3, [r7, #12]
 8009a06:	687a      	ldr	r2, [r7, #4]
 8009a08:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
        break;
 8009a0c:	e067      	b.n	8009ade <HAL_TIM_RegisterCallback+0x27e>

      default :
        /* Return error status */
        status = HAL_ERROR;
 8009a0e:	2301      	movs	r3, #1
 8009a10:	75fb      	strb	r3, [r7, #23]
        break;
 8009a12:	e064      	b.n	8009ade <HAL_TIM_RegisterCallback+0x27e>
    }
  }
  else if (htim->State == HAL_TIM_STATE_RESET)
 8009a14:	68fb      	ldr	r3, [r7, #12]
 8009a16:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009a1a:	b2db      	uxtb	r3, r3
 8009a1c:	2b00      	cmp	r3, #0
 8009a1e:	d15c      	bne.n	8009ada <HAL_TIM_RegisterCallback+0x27a>
  {
    switch (CallbackID)
 8009a20:	7afb      	ldrb	r3, [r7, #11]
 8009a22:	2b0d      	cmp	r3, #13
 8009a24:	d856      	bhi.n	8009ad4 <HAL_TIM_RegisterCallback+0x274>
 8009a26:	a201      	add	r2, pc, #4	; (adr r2, 8009a2c <HAL_TIM_RegisterCallback+0x1cc>)
 8009a28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a2c:	08009a65 	.word	0x08009a65
 8009a30:	08009a6d 	.word	0x08009a6d
 8009a34:	08009a75 	.word	0x08009a75
 8009a38:	08009a7d 	.word	0x08009a7d
 8009a3c:	08009a85 	.word	0x08009a85
 8009a40:	08009a8d 	.word	0x08009a8d
 8009a44:	08009a95 	.word	0x08009a95
 8009a48:	08009a9d 	.word	0x08009a9d
 8009a4c:	08009aa5 	.word	0x08009aa5
 8009a50:	08009aad 	.word	0x08009aad
 8009a54:	08009ab5 	.word	0x08009ab5
 8009a58:	08009abd 	.word	0x08009abd
 8009a5c:	08009ac5 	.word	0x08009ac5
 8009a60:	08009acd 	.word	0x08009acd
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback         = pCallback;
 8009a64:	68fb      	ldr	r3, [r7, #12]
 8009a66:	687a      	ldr	r2, [r7, #4]
 8009a68:	649a      	str	r2, [r3, #72]	; 0x48
        break;
 8009a6a:	e038      	b.n	8009ade <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback       = pCallback;
 8009a6c:	68fb      	ldr	r3, [r7, #12]
 8009a6e:	687a      	ldr	r2, [r7, #4]
 8009a70:	64da      	str	r2, [r3, #76]	; 0x4c
        break;
 8009a72:	e034      	b.n	8009ade <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback           = pCallback;
 8009a74:	68fb      	ldr	r3, [r7, #12]
 8009a76:	687a      	ldr	r2, [r7, #4]
 8009a78:	651a      	str	r2, [r3, #80]	; 0x50
        break;
 8009a7a:	e030      	b.n	8009ade <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback         = pCallback;
 8009a7c:	68fb      	ldr	r3, [r7, #12]
 8009a7e:	687a      	ldr	r2, [r7, #4]
 8009a80:	655a      	str	r2, [r3, #84]	; 0x54
        break;
 8009a82:	e02c      	b.n	8009ade <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback           = pCallback;
 8009a84:	68fb      	ldr	r3, [r7, #12]
 8009a86:	687a      	ldr	r2, [r7, #4]
 8009a88:	659a      	str	r2, [r3, #88]	; 0x58
        break;
 8009a8a:	e028      	b.n	8009ade <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback         = pCallback;
 8009a8c:	68fb      	ldr	r3, [r7, #12]
 8009a8e:	687a      	ldr	r2, [r7, #4]
 8009a90:	65da      	str	r2, [r3, #92]	; 0x5c
        break;
 8009a92:	e024      	b.n	8009ade <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback          = pCallback;
 8009a94:	68fb      	ldr	r3, [r7, #12]
 8009a96:	687a      	ldr	r2, [r7, #4]
 8009a98:	661a      	str	r2, [r3, #96]	; 0x60
        break;
 8009a9a:	e020      	b.n	8009ade <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback        = pCallback;
 8009a9c:	68fb      	ldr	r3, [r7, #12]
 8009a9e:	687a      	ldr	r2, [r7, #4]
 8009aa0:	665a      	str	r2, [r3, #100]	; 0x64
        break;
 8009aa2:	e01c      	b.n	8009ade <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback     = pCallback;
 8009aa4:	68fb      	ldr	r3, [r7, #12]
 8009aa6:	687a      	ldr	r2, [r7, #4]
 8009aa8:	669a      	str	r2, [r3, #104]	; 0x68
        break;
 8009aaa:	e018      	b.n	8009ade <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback   = pCallback;
 8009aac:	68fb      	ldr	r3, [r7, #12]
 8009aae:	687a      	ldr	r2, [r7, #4]
 8009ab0:	66da      	str	r2, [r3, #108]	; 0x6c
        break;
 8009ab2:	e014      	b.n	8009ade <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback      = pCallback;
 8009ab4:	68fb      	ldr	r3, [r7, #12]
 8009ab6:	687a      	ldr	r2, [r7, #4]
 8009ab8:	671a      	str	r2, [r3, #112]	; 0x70
        break;
 8009aba:	e010      	b.n	8009ade <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback    = pCallback;
 8009abc:	68fb      	ldr	r3, [r7, #12]
 8009abe:	687a      	ldr	r2, [r7, #4]
 8009ac0:	675a      	str	r2, [r3, #116]	; 0x74
        break;
 8009ac2:	e00c      	b.n	8009ade <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback   = pCallback;
 8009ac4:	68fb      	ldr	r3, [r7, #12]
 8009ac6:	687a      	ldr	r2, [r7, #4]
 8009ac8:	679a      	str	r2, [r3, #120]	; 0x78
        break;
 8009aca:	e008      	b.n	8009ade <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback = pCallback;
 8009acc:	68fb      	ldr	r3, [r7, #12]
 8009ace:	687a      	ldr	r2, [r7, #4]
 8009ad0:	67da      	str	r2, [r3, #124]	; 0x7c
        break;
 8009ad2:	e004      	b.n	8009ade <HAL_TIM_RegisterCallback+0x27e>

      default :
        /* Return error status */
        status = HAL_ERROR;
 8009ad4:	2301      	movs	r3, #1
 8009ad6:	75fb      	strb	r3, [r7, #23]
        break;
 8009ad8:	e001      	b.n	8009ade <HAL_TIM_RegisterCallback+0x27e>
    }
  }
  else
  {
    /* Return error status */
    status = HAL_ERROR;
 8009ada:	2301      	movs	r3, #1
 8009adc:	75fb      	strb	r3, [r7, #23]
  }

  /* Release Lock */
  __HAL_UNLOCK(htim);
 8009ade:	68fb      	ldr	r3, [r7, #12]
 8009ae0:	2200      	movs	r2, #0
 8009ae2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8009ae6:	7dfb      	ldrb	r3, [r7, #23]
}
 8009ae8:	4618      	mov	r0, r3
 8009aea:	371c      	adds	r7, #28
 8009aec:	46bd      	mov	sp, r7
 8009aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009af2:	4770      	bx	lr

08009af4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8009af4:	b480      	push	{r7}
 8009af6:	b085      	sub	sp, #20
 8009af8:	af00      	add	r7, sp, #0
 8009afa:	6078      	str	r0, [r7, #4]
 8009afc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	681b      	ldr	r3, [r3, #0]
 8009b02:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	4a34      	ldr	r2, [pc, #208]	; (8009bd8 <TIM_Base_SetConfig+0xe4>)
 8009b08:	4293      	cmp	r3, r2
 8009b0a:	d00f      	beq.n	8009b2c <TIM_Base_SetConfig+0x38>
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009b12:	d00b      	beq.n	8009b2c <TIM_Base_SetConfig+0x38>
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	4a31      	ldr	r2, [pc, #196]	; (8009bdc <TIM_Base_SetConfig+0xe8>)
 8009b18:	4293      	cmp	r3, r2
 8009b1a:	d007      	beq.n	8009b2c <TIM_Base_SetConfig+0x38>
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	4a30      	ldr	r2, [pc, #192]	; (8009be0 <TIM_Base_SetConfig+0xec>)
 8009b20:	4293      	cmp	r3, r2
 8009b22:	d003      	beq.n	8009b2c <TIM_Base_SetConfig+0x38>
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	4a2f      	ldr	r2, [pc, #188]	; (8009be4 <TIM_Base_SetConfig+0xf0>)
 8009b28:	4293      	cmp	r3, r2
 8009b2a:	d108      	bne.n	8009b3e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009b2c:	68fb      	ldr	r3, [r7, #12]
 8009b2e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009b32:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009b34:	683b      	ldr	r3, [r7, #0]
 8009b36:	685b      	ldr	r3, [r3, #4]
 8009b38:	68fa      	ldr	r2, [r7, #12]
 8009b3a:	4313      	orrs	r3, r2
 8009b3c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	4a25      	ldr	r2, [pc, #148]	; (8009bd8 <TIM_Base_SetConfig+0xe4>)
 8009b42:	4293      	cmp	r3, r2
 8009b44:	d01b      	beq.n	8009b7e <TIM_Base_SetConfig+0x8a>
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009b4c:	d017      	beq.n	8009b7e <TIM_Base_SetConfig+0x8a>
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	4a22      	ldr	r2, [pc, #136]	; (8009bdc <TIM_Base_SetConfig+0xe8>)
 8009b52:	4293      	cmp	r3, r2
 8009b54:	d013      	beq.n	8009b7e <TIM_Base_SetConfig+0x8a>
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	4a21      	ldr	r2, [pc, #132]	; (8009be0 <TIM_Base_SetConfig+0xec>)
 8009b5a:	4293      	cmp	r3, r2
 8009b5c:	d00f      	beq.n	8009b7e <TIM_Base_SetConfig+0x8a>
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	4a20      	ldr	r2, [pc, #128]	; (8009be4 <TIM_Base_SetConfig+0xf0>)
 8009b62:	4293      	cmp	r3, r2
 8009b64:	d00b      	beq.n	8009b7e <TIM_Base_SetConfig+0x8a>
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	4a1f      	ldr	r2, [pc, #124]	; (8009be8 <TIM_Base_SetConfig+0xf4>)
 8009b6a:	4293      	cmp	r3, r2
 8009b6c:	d007      	beq.n	8009b7e <TIM_Base_SetConfig+0x8a>
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	4a1e      	ldr	r2, [pc, #120]	; (8009bec <TIM_Base_SetConfig+0xf8>)
 8009b72:	4293      	cmp	r3, r2
 8009b74:	d003      	beq.n	8009b7e <TIM_Base_SetConfig+0x8a>
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	4a1d      	ldr	r2, [pc, #116]	; (8009bf0 <TIM_Base_SetConfig+0xfc>)
 8009b7a:	4293      	cmp	r3, r2
 8009b7c:	d108      	bne.n	8009b90 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009b7e:	68fb      	ldr	r3, [r7, #12]
 8009b80:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009b84:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009b86:	683b      	ldr	r3, [r7, #0]
 8009b88:	68db      	ldr	r3, [r3, #12]
 8009b8a:	68fa      	ldr	r2, [r7, #12]
 8009b8c:	4313      	orrs	r3, r2
 8009b8e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009b90:	68fb      	ldr	r3, [r7, #12]
 8009b92:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8009b96:	683b      	ldr	r3, [r7, #0]
 8009b98:	695b      	ldr	r3, [r3, #20]
 8009b9a:	4313      	orrs	r3, r2
 8009b9c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	68fa      	ldr	r2, [r7, #12]
 8009ba2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009ba4:	683b      	ldr	r3, [r7, #0]
 8009ba6:	689a      	ldr	r2, [r3, #8]
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009bac:	683b      	ldr	r3, [r7, #0]
 8009bae:	681a      	ldr	r2, [r3, #0]
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	4a08      	ldr	r2, [pc, #32]	; (8009bd8 <TIM_Base_SetConfig+0xe4>)
 8009bb8:	4293      	cmp	r3, r2
 8009bba:	d103      	bne.n	8009bc4 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009bbc:	683b      	ldr	r3, [r7, #0]
 8009bbe:	691a      	ldr	r2, [r3, #16]
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	2201      	movs	r2, #1
 8009bc8:	615a      	str	r2, [r3, #20]
}
 8009bca:	bf00      	nop
 8009bcc:	3714      	adds	r7, #20
 8009bce:	46bd      	mov	sp, r7
 8009bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bd4:	4770      	bx	lr
 8009bd6:	bf00      	nop
 8009bd8:	40010000 	.word	0x40010000
 8009bdc:	40000400 	.word	0x40000400
 8009be0:	40000800 	.word	0x40000800
 8009be4:	40000c00 	.word	0x40000c00
 8009be8:	40014000 	.word	0x40014000
 8009bec:	40014400 	.word	0x40014400
 8009bf0:	40014800 	.word	0x40014800

08009bf4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009bf4:	b480      	push	{r7}
 8009bf6:	b087      	sub	sp, #28
 8009bf8:	af00      	add	r7, sp, #0
 8009bfa:	6078      	str	r0, [r7, #4]
 8009bfc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	6a1b      	ldr	r3, [r3, #32]
 8009c02:	f023 0201 	bic.w	r2, r3, #1
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	6a1b      	ldr	r3, [r3, #32]
 8009c0e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	685b      	ldr	r3, [r3, #4]
 8009c14:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	699b      	ldr	r3, [r3, #24]
 8009c1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009c1c:	68fb      	ldr	r3, [r7, #12]
 8009c1e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009c22:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009c24:	68fb      	ldr	r3, [r7, #12]
 8009c26:	f023 0303 	bic.w	r3, r3, #3
 8009c2a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009c2c:	683b      	ldr	r3, [r7, #0]
 8009c2e:	681b      	ldr	r3, [r3, #0]
 8009c30:	68fa      	ldr	r2, [r7, #12]
 8009c32:	4313      	orrs	r3, r2
 8009c34:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8009c36:	697b      	ldr	r3, [r7, #20]
 8009c38:	f023 0302 	bic.w	r3, r3, #2
 8009c3c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009c3e:	683b      	ldr	r3, [r7, #0]
 8009c40:	689b      	ldr	r3, [r3, #8]
 8009c42:	697a      	ldr	r2, [r7, #20]
 8009c44:	4313      	orrs	r3, r2
 8009c46:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	4a1c      	ldr	r2, [pc, #112]	; (8009cbc <TIM_OC1_SetConfig+0xc8>)
 8009c4c:	4293      	cmp	r3, r2
 8009c4e:	d10c      	bne.n	8009c6a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009c50:	697b      	ldr	r3, [r7, #20]
 8009c52:	f023 0308 	bic.w	r3, r3, #8
 8009c56:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009c58:	683b      	ldr	r3, [r7, #0]
 8009c5a:	68db      	ldr	r3, [r3, #12]
 8009c5c:	697a      	ldr	r2, [r7, #20]
 8009c5e:	4313      	orrs	r3, r2
 8009c60:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009c62:	697b      	ldr	r3, [r7, #20]
 8009c64:	f023 0304 	bic.w	r3, r3, #4
 8009c68:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	4a13      	ldr	r2, [pc, #76]	; (8009cbc <TIM_OC1_SetConfig+0xc8>)
 8009c6e:	4293      	cmp	r3, r2
 8009c70:	d111      	bne.n	8009c96 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009c72:	693b      	ldr	r3, [r7, #16]
 8009c74:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009c78:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009c7a:	693b      	ldr	r3, [r7, #16]
 8009c7c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009c80:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009c82:	683b      	ldr	r3, [r7, #0]
 8009c84:	695b      	ldr	r3, [r3, #20]
 8009c86:	693a      	ldr	r2, [r7, #16]
 8009c88:	4313      	orrs	r3, r2
 8009c8a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009c8c:	683b      	ldr	r3, [r7, #0]
 8009c8e:	699b      	ldr	r3, [r3, #24]
 8009c90:	693a      	ldr	r2, [r7, #16]
 8009c92:	4313      	orrs	r3, r2
 8009c94:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	693a      	ldr	r2, [r7, #16]
 8009c9a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	68fa      	ldr	r2, [r7, #12]
 8009ca0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009ca2:	683b      	ldr	r3, [r7, #0]
 8009ca4:	685a      	ldr	r2, [r3, #4]
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	697a      	ldr	r2, [r7, #20]
 8009cae:	621a      	str	r2, [r3, #32]
}
 8009cb0:	bf00      	nop
 8009cb2:	371c      	adds	r7, #28
 8009cb4:	46bd      	mov	sp, r7
 8009cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cba:	4770      	bx	lr
 8009cbc:	40010000 	.word	0x40010000

08009cc0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009cc0:	b480      	push	{r7}
 8009cc2:	b087      	sub	sp, #28
 8009cc4:	af00      	add	r7, sp, #0
 8009cc6:	6078      	str	r0, [r7, #4]
 8009cc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	6a1b      	ldr	r3, [r3, #32]
 8009cce:	f023 0210 	bic.w	r2, r3, #16
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	6a1b      	ldr	r3, [r3, #32]
 8009cda:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	685b      	ldr	r3, [r3, #4]
 8009ce0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	699b      	ldr	r3, [r3, #24]
 8009ce6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009ce8:	68fb      	ldr	r3, [r7, #12]
 8009cea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009cee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009cf0:	68fb      	ldr	r3, [r7, #12]
 8009cf2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009cf6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009cf8:	683b      	ldr	r3, [r7, #0]
 8009cfa:	681b      	ldr	r3, [r3, #0]
 8009cfc:	021b      	lsls	r3, r3, #8
 8009cfe:	68fa      	ldr	r2, [r7, #12]
 8009d00:	4313      	orrs	r3, r2
 8009d02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009d04:	697b      	ldr	r3, [r7, #20]
 8009d06:	f023 0320 	bic.w	r3, r3, #32
 8009d0a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009d0c:	683b      	ldr	r3, [r7, #0]
 8009d0e:	689b      	ldr	r3, [r3, #8]
 8009d10:	011b      	lsls	r3, r3, #4
 8009d12:	697a      	ldr	r2, [r7, #20]
 8009d14:	4313      	orrs	r3, r2
 8009d16:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	4a1e      	ldr	r2, [pc, #120]	; (8009d94 <TIM_OC2_SetConfig+0xd4>)
 8009d1c:	4293      	cmp	r3, r2
 8009d1e:	d10d      	bne.n	8009d3c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009d20:	697b      	ldr	r3, [r7, #20]
 8009d22:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009d26:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009d28:	683b      	ldr	r3, [r7, #0]
 8009d2a:	68db      	ldr	r3, [r3, #12]
 8009d2c:	011b      	lsls	r3, r3, #4
 8009d2e:	697a      	ldr	r2, [r7, #20]
 8009d30:	4313      	orrs	r3, r2
 8009d32:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009d34:	697b      	ldr	r3, [r7, #20]
 8009d36:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009d3a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	4a15      	ldr	r2, [pc, #84]	; (8009d94 <TIM_OC2_SetConfig+0xd4>)
 8009d40:	4293      	cmp	r3, r2
 8009d42:	d113      	bne.n	8009d6c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009d44:	693b      	ldr	r3, [r7, #16]
 8009d46:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009d4a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009d4c:	693b      	ldr	r3, [r7, #16]
 8009d4e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009d52:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009d54:	683b      	ldr	r3, [r7, #0]
 8009d56:	695b      	ldr	r3, [r3, #20]
 8009d58:	009b      	lsls	r3, r3, #2
 8009d5a:	693a      	ldr	r2, [r7, #16]
 8009d5c:	4313      	orrs	r3, r2
 8009d5e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009d60:	683b      	ldr	r3, [r7, #0]
 8009d62:	699b      	ldr	r3, [r3, #24]
 8009d64:	009b      	lsls	r3, r3, #2
 8009d66:	693a      	ldr	r2, [r7, #16]
 8009d68:	4313      	orrs	r3, r2
 8009d6a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	693a      	ldr	r2, [r7, #16]
 8009d70:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	68fa      	ldr	r2, [r7, #12]
 8009d76:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009d78:	683b      	ldr	r3, [r7, #0]
 8009d7a:	685a      	ldr	r2, [r3, #4]
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	697a      	ldr	r2, [r7, #20]
 8009d84:	621a      	str	r2, [r3, #32]
}
 8009d86:	bf00      	nop
 8009d88:	371c      	adds	r7, #28
 8009d8a:	46bd      	mov	sp, r7
 8009d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d90:	4770      	bx	lr
 8009d92:	bf00      	nop
 8009d94:	40010000 	.word	0x40010000

08009d98 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009d98:	b480      	push	{r7}
 8009d9a:	b087      	sub	sp, #28
 8009d9c:	af00      	add	r7, sp, #0
 8009d9e:	6078      	str	r0, [r7, #4]
 8009da0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	6a1b      	ldr	r3, [r3, #32]
 8009da6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	6a1b      	ldr	r3, [r3, #32]
 8009db2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	685b      	ldr	r3, [r3, #4]
 8009db8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	69db      	ldr	r3, [r3, #28]
 8009dbe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009dc0:	68fb      	ldr	r3, [r7, #12]
 8009dc2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009dc6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009dc8:	68fb      	ldr	r3, [r7, #12]
 8009dca:	f023 0303 	bic.w	r3, r3, #3
 8009dce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009dd0:	683b      	ldr	r3, [r7, #0]
 8009dd2:	681b      	ldr	r3, [r3, #0]
 8009dd4:	68fa      	ldr	r2, [r7, #12]
 8009dd6:	4313      	orrs	r3, r2
 8009dd8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8009dda:	697b      	ldr	r3, [r7, #20]
 8009ddc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009de0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009de2:	683b      	ldr	r3, [r7, #0]
 8009de4:	689b      	ldr	r3, [r3, #8]
 8009de6:	021b      	lsls	r3, r3, #8
 8009de8:	697a      	ldr	r2, [r7, #20]
 8009dea:	4313      	orrs	r3, r2
 8009dec:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	4a1d      	ldr	r2, [pc, #116]	; (8009e68 <TIM_OC3_SetConfig+0xd0>)
 8009df2:	4293      	cmp	r3, r2
 8009df4:	d10d      	bne.n	8009e12 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009df6:	697b      	ldr	r3, [r7, #20]
 8009df8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009dfc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009dfe:	683b      	ldr	r3, [r7, #0]
 8009e00:	68db      	ldr	r3, [r3, #12]
 8009e02:	021b      	lsls	r3, r3, #8
 8009e04:	697a      	ldr	r2, [r7, #20]
 8009e06:	4313      	orrs	r3, r2
 8009e08:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009e0a:	697b      	ldr	r3, [r7, #20]
 8009e0c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009e10:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	4a14      	ldr	r2, [pc, #80]	; (8009e68 <TIM_OC3_SetConfig+0xd0>)
 8009e16:	4293      	cmp	r3, r2
 8009e18:	d113      	bne.n	8009e42 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8009e1a:	693b      	ldr	r3, [r7, #16]
 8009e1c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009e20:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009e22:	693b      	ldr	r3, [r7, #16]
 8009e24:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009e28:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009e2a:	683b      	ldr	r3, [r7, #0]
 8009e2c:	695b      	ldr	r3, [r3, #20]
 8009e2e:	011b      	lsls	r3, r3, #4
 8009e30:	693a      	ldr	r2, [r7, #16]
 8009e32:	4313      	orrs	r3, r2
 8009e34:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009e36:	683b      	ldr	r3, [r7, #0]
 8009e38:	699b      	ldr	r3, [r3, #24]
 8009e3a:	011b      	lsls	r3, r3, #4
 8009e3c:	693a      	ldr	r2, [r7, #16]
 8009e3e:	4313      	orrs	r3, r2
 8009e40:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	693a      	ldr	r2, [r7, #16]
 8009e46:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	68fa      	ldr	r2, [r7, #12]
 8009e4c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009e4e:	683b      	ldr	r3, [r7, #0]
 8009e50:	685a      	ldr	r2, [r3, #4]
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	697a      	ldr	r2, [r7, #20]
 8009e5a:	621a      	str	r2, [r3, #32]
}
 8009e5c:	bf00      	nop
 8009e5e:	371c      	adds	r7, #28
 8009e60:	46bd      	mov	sp, r7
 8009e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e66:	4770      	bx	lr
 8009e68:	40010000 	.word	0x40010000

08009e6c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009e6c:	b480      	push	{r7}
 8009e6e:	b087      	sub	sp, #28
 8009e70:	af00      	add	r7, sp, #0
 8009e72:	6078      	str	r0, [r7, #4]
 8009e74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	6a1b      	ldr	r3, [r3, #32]
 8009e7a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	6a1b      	ldr	r3, [r3, #32]
 8009e86:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	685b      	ldr	r3, [r3, #4]
 8009e8c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	69db      	ldr	r3, [r3, #28]
 8009e92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009e94:	68fb      	ldr	r3, [r7, #12]
 8009e96:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009e9a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009e9c:	68fb      	ldr	r3, [r7, #12]
 8009e9e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009ea2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009ea4:	683b      	ldr	r3, [r7, #0]
 8009ea6:	681b      	ldr	r3, [r3, #0]
 8009ea8:	021b      	lsls	r3, r3, #8
 8009eaa:	68fa      	ldr	r2, [r7, #12]
 8009eac:	4313      	orrs	r3, r2
 8009eae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009eb0:	693b      	ldr	r3, [r7, #16]
 8009eb2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009eb6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009eb8:	683b      	ldr	r3, [r7, #0]
 8009eba:	689b      	ldr	r3, [r3, #8]
 8009ebc:	031b      	lsls	r3, r3, #12
 8009ebe:	693a      	ldr	r2, [r7, #16]
 8009ec0:	4313      	orrs	r3, r2
 8009ec2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	4a10      	ldr	r2, [pc, #64]	; (8009f08 <TIM_OC4_SetConfig+0x9c>)
 8009ec8:	4293      	cmp	r3, r2
 8009eca:	d109      	bne.n	8009ee0 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009ecc:	697b      	ldr	r3, [r7, #20]
 8009ece:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009ed2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009ed4:	683b      	ldr	r3, [r7, #0]
 8009ed6:	695b      	ldr	r3, [r3, #20]
 8009ed8:	019b      	lsls	r3, r3, #6
 8009eda:	697a      	ldr	r2, [r7, #20]
 8009edc:	4313      	orrs	r3, r2
 8009ede:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	697a      	ldr	r2, [r7, #20]
 8009ee4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	68fa      	ldr	r2, [r7, #12]
 8009eea:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009eec:	683b      	ldr	r3, [r7, #0]
 8009eee:	685a      	ldr	r2, [r3, #4]
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	693a      	ldr	r2, [r7, #16]
 8009ef8:	621a      	str	r2, [r3, #32]
}
 8009efa:	bf00      	nop
 8009efc:	371c      	adds	r7, #28
 8009efe:	46bd      	mov	sp, r7
 8009f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f04:	4770      	bx	lr
 8009f06:	bf00      	nop
 8009f08:	40010000 	.word	0x40010000

08009f0c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009f0c:	b480      	push	{r7}
 8009f0e:	b087      	sub	sp, #28
 8009f10:	af00      	add	r7, sp, #0
 8009f12:	60f8      	str	r0, [r7, #12]
 8009f14:	60b9      	str	r1, [r7, #8]
 8009f16:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009f18:	68fb      	ldr	r3, [r7, #12]
 8009f1a:	6a1b      	ldr	r3, [r3, #32]
 8009f1c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009f1e:	68fb      	ldr	r3, [r7, #12]
 8009f20:	6a1b      	ldr	r3, [r3, #32]
 8009f22:	f023 0201 	bic.w	r2, r3, #1
 8009f26:	68fb      	ldr	r3, [r7, #12]
 8009f28:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009f2a:	68fb      	ldr	r3, [r7, #12]
 8009f2c:	699b      	ldr	r3, [r3, #24]
 8009f2e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009f30:	693b      	ldr	r3, [r7, #16]
 8009f32:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009f36:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	011b      	lsls	r3, r3, #4
 8009f3c:	693a      	ldr	r2, [r7, #16]
 8009f3e:	4313      	orrs	r3, r2
 8009f40:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009f42:	697b      	ldr	r3, [r7, #20]
 8009f44:	f023 030a 	bic.w	r3, r3, #10
 8009f48:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009f4a:	697a      	ldr	r2, [r7, #20]
 8009f4c:	68bb      	ldr	r3, [r7, #8]
 8009f4e:	4313      	orrs	r3, r2
 8009f50:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009f52:	68fb      	ldr	r3, [r7, #12]
 8009f54:	693a      	ldr	r2, [r7, #16]
 8009f56:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009f58:	68fb      	ldr	r3, [r7, #12]
 8009f5a:	697a      	ldr	r2, [r7, #20]
 8009f5c:	621a      	str	r2, [r3, #32]
}
 8009f5e:	bf00      	nop
 8009f60:	371c      	adds	r7, #28
 8009f62:	46bd      	mov	sp, r7
 8009f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f68:	4770      	bx	lr

08009f6a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009f6a:	b480      	push	{r7}
 8009f6c:	b087      	sub	sp, #28
 8009f6e:	af00      	add	r7, sp, #0
 8009f70:	60f8      	str	r0, [r7, #12]
 8009f72:	60b9      	str	r1, [r7, #8]
 8009f74:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009f76:	68fb      	ldr	r3, [r7, #12]
 8009f78:	6a1b      	ldr	r3, [r3, #32]
 8009f7a:	f023 0210 	bic.w	r2, r3, #16
 8009f7e:	68fb      	ldr	r3, [r7, #12]
 8009f80:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009f82:	68fb      	ldr	r3, [r7, #12]
 8009f84:	699b      	ldr	r3, [r3, #24]
 8009f86:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009f88:	68fb      	ldr	r3, [r7, #12]
 8009f8a:	6a1b      	ldr	r3, [r3, #32]
 8009f8c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009f8e:	697b      	ldr	r3, [r7, #20]
 8009f90:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009f94:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	031b      	lsls	r3, r3, #12
 8009f9a:	697a      	ldr	r2, [r7, #20]
 8009f9c:	4313      	orrs	r3, r2
 8009f9e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009fa0:	693b      	ldr	r3, [r7, #16]
 8009fa2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8009fa6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009fa8:	68bb      	ldr	r3, [r7, #8]
 8009faa:	011b      	lsls	r3, r3, #4
 8009fac:	693a      	ldr	r2, [r7, #16]
 8009fae:	4313      	orrs	r3, r2
 8009fb0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009fb2:	68fb      	ldr	r3, [r7, #12]
 8009fb4:	697a      	ldr	r2, [r7, #20]
 8009fb6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009fb8:	68fb      	ldr	r3, [r7, #12]
 8009fba:	693a      	ldr	r2, [r7, #16]
 8009fbc:	621a      	str	r2, [r3, #32]
}
 8009fbe:	bf00      	nop
 8009fc0:	371c      	adds	r7, #28
 8009fc2:	46bd      	mov	sp, r7
 8009fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fc8:	4770      	bx	lr

08009fca <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009fca:	b480      	push	{r7}
 8009fcc:	b085      	sub	sp, #20
 8009fce:	af00      	add	r7, sp, #0
 8009fd0:	6078      	str	r0, [r7, #4]
 8009fd2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	689b      	ldr	r3, [r3, #8]
 8009fd8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009fda:	68fb      	ldr	r3, [r7, #12]
 8009fdc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009fe0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009fe2:	683a      	ldr	r2, [r7, #0]
 8009fe4:	68fb      	ldr	r3, [r7, #12]
 8009fe6:	4313      	orrs	r3, r2
 8009fe8:	f043 0307 	orr.w	r3, r3, #7
 8009fec:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	68fa      	ldr	r2, [r7, #12]
 8009ff2:	609a      	str	r2, [r3, #8]
}
 8009ff4:	bf00      	nop
 8009ff6:	3714      	adds	r7, #20
 8009ff8:	46bd      	mov	sp, r7
 8009ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ffe:	4770      	bx	lr

0800a000 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800a000:	b480      	push	{r7}
 800a002:	b087      	sub	sp, #28
 800a004:	af00      	add	r7, sp, #0
 800a006:	60f8      	str	r0, [r7, #12]
 800a008:	60b9      	str	r1, [r7, #8]
 800a00a:	607a      	str	r2, [r7, #4]
 800a00c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800a00e:	68fb      	ldr	r3, [r7, #12]
 800a010:	689b      	ldr	r3, [r3, #8]
 800a012:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a014:	697b      	ldr	r3, [r7, #20]
 800a016:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800a01a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a01c:	683b      	ldr	r3, [r7, #0]
 800a01e:	021a      	lsls	r2, r3, #8
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	431a      	orrs	r2, r3
 800a024:	68bb      	ldr	r3, [r7, #8]
 800a026:	4313      	orrs	r3, r2
 800a028:	697a      	ldr	r2, [r7, #20]
 800a02a:	4313      	orrs	r3, r2
 800a02c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a02e:	68fb      	ldr	r3, [r7, #12]
 800a030:	697a      	ldr	r2, [r7, #20]
 800a032:	609a      	str	r2, [r3, #8]
}
 800a034:	bf00      	nop
 800a036:	371c      	adds	r7, #28
 800a038:	46bd      	mov	sp, r7
 800a03a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a03e:	4770      	bx	lr

0800a040 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800a040:	b480      	push	{r7}
 800a042:	b087      	sub	sp, #28
 800a044:	af00      	add	r7, sp, #0
 800a046:	60f8      	str	r0, [r7, #12]
 800a048:	60b9      	str	r1, [r7, #8]
 800a04a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800a04c:	68bb      	ldr	r3, [r7, #8]
 800a04e:	f003 031f 	and.w	r3, r3, #31
 800a052:	2201      	movs	r2, #1
 800a054:	fa02 f303 	lsl.w	r3, r2, r3
 800a058:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800a05a:	68fb      	ldr	r3, [r7, #12]
 800a05c:	6a1a      	ldr	r2, [r3, #32]
 800a05e:	697b      	ldr	r3, [r7, #20]
 800a060:	43db      	mvns	r3, r3
 800a062:	401a      	ands	r2, r3
 800a064:	68fb      	ldr	r3, [r7, #12]
 800a066:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a068:	68fb      	ldr	r3, [r7, #12]
 800a06a:	6a1a      	ldr	r2, [r3, #32]
 800a06c:	68bb      	ldr	r3, [r7, #8]
 800a06e:	f003 031f 	and.w	r3, r3, #31
 800a072:	6879      	ldr	r1, [r7, #4]
 800a074:	fa01 f303 	lsl.w	r3, r1, r3
 800a078:	431a      	orrs	r2, r3
 800a07a:	68fb      	ldr	r3, [r7, #12]
 800a07c:	621a      	str	r2, [r3, #32]
}
 800a07e:	bf00      	nop
 800a080:	371c      	adds	r7, #28
 800a082:	46bd      	mov	sp, r7
 800a084:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a088:	4770      	bx	lr
	...

0800a08c <TIM_ResetCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void TIM_ResetCallback(TIM_HandleTypeDef *htim)
{
 800a08c:	b480      	push	{r7}
 800a08e:	b083      	sub	sp, #12
 800a090:	af00      	add	r7, sp, #0
 800a092:	6078      	str	r0, [r7, #4]
  /* Reset the TIM callback to the legacy weak callbacks */
  htim->PeriodElapsedCallback             = HAL_TIM_PeriodElapsedCallback;
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	4a1c      	ldr	r2, [pc, #112]	; (800a108 <TIM_ResetCallback+0x7c>)
 800a098:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  htim->PeriodElapsedHalfCpltCallback     = HAL_TIM_PeriodElapsedHalfCpltCallback;
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	4a1b      	ldr	r2, [pc, #108]	; (800a10c <TIM_ResetCallback+0x80>)
 800a0a0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  htim->TriggerCallback                   = HAL_TIM_TriggerCallback;
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	4a1a      	ldr	r2, [pc, #104]	; (800a110 <TIM_ResetCallback+0x84>)
 800a0a8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  htim->TriggerHalfCpltCallback           = HAL_TIM_TriggerHalfCpltCallback;
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	4a19      	ldr	r2, [pc, #100]	; (800a114 <TIM_ResetCallback+0x88>)
 800a0b0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  htim->IC_CaptureCallback                = HAL_TIM_IC_CaptureCallback;
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	4a18      	ldr	r2, [pc, #96]	; (800a118 <TIM_ResetCallback+0x8c>)
 800a0b8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  htim->IC_CaptureHalfCpltCallback        = HAL_TIM_IC_CaptureHalfCpltCallback;
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	4a17      	ldr	r2, [pc, #92]	; (800a11c <TIM_ResetCallback+0x90>)
 800a0c0:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  htim->OC_DelayElapsedCallback           = HAL_TIM_OC_DelayElapsedCallback;
 800a0c4:	687b      	ldr	r3, [r7, #4]
 800a0c6:	4a16      	ldr	r2, [pc, #88]	; (800a120 <TIM_ResetCallback+0x94>)
 800a0c8:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  htim->PWM_PulseFinishedCallback         = HAL_TIM_PWM_PulseFinishedCallback;
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	4a15      	ldr	r2, [pc, #84]	; (800a124 <TIM_ResetCallback+0x98>)
 800a0d0:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback;
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	4a14      	ldr	r2, [pc, #80]	; (800a128 <TIM_ResetCallback+0x9c>)
 800a0d8:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
  htim->ErrorCallback                     = HAL_TIM_ErrorCallback;
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	4a13      	ldr	r2, [pc, #76]	; (800a12c <TIM_ResetCallback+0xa0>)
 800a0e0:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
  htim->CommutationCallback               = HAL_TIMEx_CommutCallback;
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	4a12      	ldr	r2, [pc, #72]	; (800a130 <TIM_ResetCallback+0xa4>)
 800a0e8:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
  htim->CommutationHalfCpltCallback       = HAL_TIMEx_CommutHalfCpltCallback;
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	4a11      	ldr	r2, [pc, #68]	; (800a134 <TIM_ResetCallback+0xa8>)
 800a0f0:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
  htim->BreakCallback                     = HAL_TIMEx_BreakCallback;
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	4a10      	ldr	r2, [pc, #64]	; (800a138 <TIM_ResetCallback+0xac>)
 800a0f8:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 800a0fc:	bf00      	nop
 800a0fe:	370c      	adds	r7, #12
 800a100:	46bd      	mov	sp, r7
 800a102:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a106:	4770      	bx	lr
 800a108:	08001e49 	.word	0x08001e49
 800a10c:	080097ab 	.word	0x080097ab
 800a110:	08009823 	.word	0x08009823
 800a114:	08009837 	.word	0x08009837
 800a118:	080097d3 	.word	0x080097d3
 800a11c:	080097e7 	.word	0x080097e7
 800a120:	080097bf 	.word	0x080097bf
 800a124:	080097fb 	.word	0x080097fb
 800a128:	0800980f 	.word	0x0800980f
 800a12c:	0800984b 	.word	0x0800984b
 800a130:	0800a2bd 	.word	0x0800a2bd
 800a134:	0800a2d1 	.word	0x0800a2d1
 800a138:	0800a2e5 	.word	0x0800a2e5

0800a13c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a13c:	b480      	push	{r7}
 800a13e:	b085      	sub	sp, #20
 800a140:	af00      	add	r7, sp, #0
 800a142:	6078      	str	r0, [r7, #4]
 800a144:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a14c:	2b01      	cmp	r3, #1
 800a14e:	d101      	bne.n	800a154 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a150:	2302      	movs	r3, #2
 800a152:	e050      	b.n	800a1f6 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	2201      	movs	r2, #1
 800a158:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	2202      	movs	r2, #2
 800a160:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	681b      	ldr	r3, [r3, #0]
 800a168:	685b      	ldr	r3, [r3, #4]
 800a16a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	681b      	ldr	r3, [r3, #0]
 800a170:	689b      	ldr	r3, [r3, #8]
 800a172:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a174:	68fb      	ldr	r3, [r7, #12]
 800a176:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a17a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a17c:	683b      	ldr	r3, [r7, #0]
 800a17e:	681b      	ldr	r3, [r3, #0]
 800a180:	68fa      	ldr	r2, [r7, #12]
 800a182:	4313      	orrs	r3, r2
 800a184:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	681b      	ldr	r3, [r3, #0]
 800a18a:	68fa      	ldr	r2, [r7, #12]
 800a18c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	681b      	ldr	r3, [r3, #0]
 800a192:	4a1c      	ldr	r2, [pc, #112]	; (800a204 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800a194:	4293      	cmp	r3, r2
 800a196:	d018      	beq.n	800a1ca <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	681b      	ldr	r3, [r3, #0]
 800a19c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a1a0:	d013      	beq.n	800a1ca <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	681b      	ldr	r3, [r3, #0]
 800a1a6:	4a18      	ldr	r2, [pc, #96]	; (800a208 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800a1a8:	4293      	cmp	r3, r2
 800a1aa:	d00e      	beq.n	800a1ca <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	681b      	ldr	r3, [r3, #0]
 800a1b0:	4a16      	ldr	r2, [pc, #88]	; (800a20c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800a1b2:	4293      	cmp	r3, r2
 800a1b4:	d009      	beq.n	800a1ca <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	681b      	ldr	r3, [r3, #0]
 800a1ba:	4a15      	ldr	r2, [pc, #84]	; (800a210 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800a1bc:	4293      	cmp	r3, r2
 800a1be:	d004      	beq.n	800a1ca <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	681b      	ldr	r3, [r3, #0]
 800a1c4:	4a13      	ldr	r2, [pc, #76]	; (800a214 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800a1c6:	4293      	cmp	r3, r2
 800a1c8:	d10c      	bne.n	800a1e4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a1ca:	68bb      	ldr	r3, [r7, #8]
 800a1cc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a1d0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a1d2:	683b      	ldr	r3, [r7, #0]
 800a1d4:	685b      	ldr	r3, [r3, #4]
 800a1d6:	68ba      	ldr	r2, [r7, #8]
 800a1d8:	4313      	orrs	r3, r2
 800a1da:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	681b      	ldr	r3, [r3, #0]
 800a1e0:	68ba      	ldr	r2, [r7, #8]
 800a1e2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	2201      	movs	r2, #1
 800a1e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	2200      	movs	r2, #0
 800a1f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a1f4:	2300      	movs	r3, #0
}
 800a1f6:	4618      	mov	r0, r3
 800a1f8:	3714      	adds	r7, #20
 800a1fa:	46bd      	mov	sp, r7
 800a1fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a200:	4770      	bx	lr
 800a202:	bf00      	nop
 800a204:	40010000 	.word	0x40010000
 800a208:	40000400 	.word	0x40000400
 800a20c:	40000800 	.word	0x40000800
 800a210:	40000c00 	.word	0x40000c00
 800a214:	40014000 	.word	0x40014000

0800a218 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800a218:	b480      	push	{r7}
 800a21a:	b085      	sub	sp, #20
 800a21c:	af00      	add	r7, sp, #0
 800a21e:	6078      	str	r0, [r7, #4]
 800a220:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800a222:	2300      	movs	r3, #0
 800a224:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a22c:	2b01      	cmp	r3, #1
 800a22e:	d101      	bne.n	800a234 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800a230:	2302      	movs	r3, #2
 800a232:	e03d      	b.n	800a2b0 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	2201      	movs	r2, #1
 800a238:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800a23c:	68fb      	ldr	r3, [r7, #12]
 800a23e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800a242:	683b      	ldr	r3, [r7, #0]
 800a244:	68db      	ldr	r3, [r3, #12]
 800a246:	4313      	orrs	r3, r2
 800a248:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800a24a:	68fb      	ldr	r3, [r7, #12]
 800a24c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800a250:	683b      	ldr	r3, [r7, #0]
 800a252:	689b      	ldr	r3, [r3, #8]
 800a254:	4313      	orrs	r3, r2
 800a256:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800a258:	68fb      	ldr	r3, [r7, #12]
 800a25a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800a25e:	683b      	ldr	r3, [r7, #0]
 800a260:	685b      	ldr	r3, [r3, #4]
 800a262:	4313      	orrs	r3, r2
 800a264:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800a266:	68fb      	ldr	r3, [r7, #12]
 800a268:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800a26c:	683b      	ldr	r3, [r7, #0]
 800a26e:	681b      	ldr	r3, [r3, #0]
 800a270:	4313      	orrs	r3, r2
 800a272:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800a274:	68fb      	ldr	r3, [r7, #12]
 800a276:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800a27a:	683b      	ldr	r3, [r7, #0]
 800a27c:	691b      	ldr	r3, [r3, #16]
 800a27e:	4313      	orrs	r3, r2
 800a280:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800a282:	68fb      	ldr	r3, [r7, #12]
 800a284:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800a288:	683b      	ldr	r3, [r7, #0]
 800a28a:	695b      	ldr	r3, [r3, #20]
 800a28c:	4313      	orrs	r3, r2
 800a28e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800a290:	68fb      	ldr	r3, [r7, #12]
 800a292:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800a296:	683b      	ldr	r3, [r7, #0]
 800a298:	69db      	ldr	r3, [r3, #28]
 800a29a:	4313      	orrs	r3, r2
 800a29c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	681b      	ldr	r3, [r3, #0]
 800a2a2:	68fa      	ldr	r2, [r7, #12]
 800a2a4:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	2200      	movs	r2, #0
 800a2aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a2ae:	2300      	movs	r3, #0
}
 800a2b0:	4618      	mov	r0, r3
 800a2b2:	3714      	adds	r7, #20
 800a2b4:	46bd      	mov	sp, r7
 800a2b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2ba:	4770      	bx	lr

0800a2bc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a2bc:	b480      	push	{r7}
 800a2be:	b083      	sub	sp, #12
 800a2c0:	af00      	add	r7, sp, #0
 800a2c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a2c4:	bf00      	nop
 800a2c6:	370c      	adds	r7, #12
 800a2c8:	46bd      	mov	sp, r7
 800a2ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2ce:	4770      	bx	lr

0800a2d0 <HAL_TIMEx_CommutHalfCpltCallback>:
  * @brief  Hall commutation changed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800a2d0:	b480      	push	{r7}
 800a2d2:	b083      	sub	sp, #12
 800a2d4:	af00      	add	r7, sp, #0
 800a2d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutHalfCpltCallback could be implemented in the user file
   */
}
 800a2d8:	bf00      	nop
 800a2da:	370c      	adds	r7, #12
 800a2dc:	46bd      	mov	sp, r7
 800a2de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2e2:	4770      	bx	lr

0800a2e4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a2e4:	b480      	push	{r7}
 800a2e6:	b083      	sub	sp, #12
 800a2e8:	af00      	add	r7, sp, #0
 800a2ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a2ec:	bf00      	nop
 800a2ee:	370c      	adds	r7, #12
 800a2f0:	46bd      	mov	sp, r7
 800a2f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2f6:	4770      	bx	lr

0800a2f8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a2f8:	b580      	push	{r7, lr}
 800a2fa:	b082      	sub	sp, #8
 800a2fc:	af00      	add	r7, sp, #0
 800a2fe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	2b00      	cmp	r3, #0
 800a304:	d101      	bne.n	800a30a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a306:	2301      	movs	r3, #1
 800a308:	e04a      	b.n	800a3a0 <HAL_UART_Init+0xa8>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a310:	b2db      	uxtb	r3, r3
 800a312:	2b00      	cmp	r3, #0
 800a314:	d111      	bne.n	800a33a <HAL_UART_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	2200      	movs	r2, #0
 800a31a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 800a31e:	6878      	ldr	r0, [r7, #4]
 800a320:	f000 fd2c 	bl	800ad7c <UART_InitCallbacksToDefault>

    if (huart->MspInitCallback == NULL)
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a328:	2b00      	cmp	r3, #0
 800a32a:	d102      	bne.n	800a332 <HAL_UART_Init+0x3a>
    {
      huart->MspInitCallback = HAL_UART_MspInit;
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	4a1e      	ldr	r2, [pc, #120]	; (800a3a8 <HAL_UART_Init+0xb0>)
 800a330:	66da      	str	r2, [r3, #108]	; 0x6c
    }

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a336:	6878      	ldr	r0, [r7, #4]
 800a338:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	2224      	movs	r2, #36	; 0x24
 800a33e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	681b      	ldr	r3, [r3, #0]
 800a346:	68da      	ldr	r2, [r3, #12]
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	681b      	ldr	r3, [r3, #0]
 800a34c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800a350:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800a352:	6878      	ldr	r0, [r7, #4]
 800a354:	f000 fff6 	bl	800b344 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	681b      	ldr	r3, [r3, #0]
 800a35c:	691a      	ldr	r2, [r3, #16]
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	681b      	ldr	r3, [r3, #0]
 800a362:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800a366:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	681b      	ldr	r3, [r3, #0]
 800a36c:	695a      	ldr	r2, [r3, #20]
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	681b      	ldr	r3, [r3, #0]
 800a372:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800a376:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	681b      	ldr	r3, [r3, #0]
 800a37c:	68da      	ldr	r2, [r3, #12]
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	681b      	ldr	r3, [r3, #0]
 800a382:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800a386:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	2200      	movs	r2, #0
 800a38c:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	2220      	movs	r2, #32
 800a392:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	2220      	movs	r2, #32
 800a39a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800a39e:	2300      	movs	r3, #0
}
 800a3a0:	4618      	mov	r0, r3
 800a3a2:	3708      	adds	r7, #8
 800a3a4:	46bd      	mov	sp, r7
 800a3a6:	bd80      	pop	{r7, pc}
 800a3a8:	08003cd1 	.word	0x08003cd1

0800a3ac <HAL_UART_RegisterCallback>:
  * @param  pCallback pointer to the Callback function
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_RegisterCallback(UART_HandleTypeDef *huart, HAL_UART_CallbackIDTypeDef CallbackID,
                                            pUART_CallbackTypeDef pCallback)
{
 800a3ac:	b480      	push	{r7}
 800a3ae:	b087      	sub	sp, #28
 800a3b0:	af00      	add	r7, sp, #0
 800a3b2:	60f8      	str	r0, [r7, #12]
 800a3b4:	460b      	mov	r3, r1
 800a3b6:	607a      	str	r2, [r7, #4]
 800a3b8:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800a3ba:	2300      	movs	r3, #0
 800a3bc:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	2b00      	cmp	r3, #0
 800a3c2:	d107      	bne.n	800a3d4 <HAL_UART_RegisterCallback+0x28>
  {
    /* Update the error code */
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800a3c4:	68fb      	ldr	r3, [r7, #12]
 800a3c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a3c8:	f043 0220 	orr.w	r2, r3, #32
 800a3cc:	68fb      	ldr	r3, [r7, #12]
 800a3ce:	641a      	str	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 800a3d0:	2301      	movs	r3, #1
 800a3d2:	e08c      	b.n	800a4ee <HAL_UART_RegisterCallback+0x142>
  }
  /* Process locked */
  __HAL_LOCK(huart);
 800a3d4:	68fb      	ldr	r3, [r7, #12]
 800a3d6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a3da:	2b01      	cmp	r3, #1
 800a3dc:	d101      	bne.n	800a3e2 <HAL_UART_RegisterCallback+0x36>
 800a3de:	2302      	movs	r3, #2
 800a3e0:	e085      	b.n	800a4ee <HAL_UART_RegisterCallback+0x142>
 800a3e2:	68fb      	ldr	r3, [r7, #12]
 800a3e4:	2201      	movs	r2, #1
 800a3e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->gState == HAL_UART_STATE_READY)
 800a3ea:	68fb      	ldr	r3, [r7, #12]
 800a3ec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a3f0:	b2db      	uxtb	r3, r3
 800a3f2:	2b20      	cmp	r3, #32
 800a3f4:	d151      	bne.n	800a49a <HAL_UART_RegisterCallback+0xee>
  {
    switch (CallbackID)
 800a3f6:	7afb      	ldrb	r3, [r7, #11]
 800a3f8:	2b0c      	cmp	r3, #12
 800a3fa:	d845      	bhi.n	800a488 <HAL_UART_RegisterCallback+0xdc>
 800a3fc:	a201      	add	r2, pc, #4	; (adr r2, 800a404 <HAL_UART_RegisterCallback+0x58>)
 800a3fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a402:	bf00      	nop
 800a404:	0800a439 	.word	0x0800a439
 800a408:	0800a441 	.word	0x0800a441
 800a40c:	0800a449 	.word	0x0800a449
 800a410:	0800a451 	.word	0x0800a451
 800a414:	0800a459 	.word	0x0800a459
 800a418:	0800a461 	.word	0x0800a461
 800a41c:	0800a469 	.word	0x0800a469
 800a420:	0800a471 	.word	0x0800a471
 800a424:	0800a489 	.word	0x0800a489
 800a428:	0800a489 	.word	0x0800a489
 800a42c:	0800a489 	.word	0x0800a489
 800a430:	0800a479 	.word	0x0800a479
 800a434:	0800a481 	.word	0x0800a481
    {
      case HAL_UART_TX_HALFCOMPLETE_CB_ID :
        huart->TxHalfCpltCallback = pCallback;
 800a438:	68fb      	ldr	r3, [r7, #12]
 800a43a:	687a      	ldr	r2, [r7, #4]
 800a43c:	645a      	str	r2, [r3, #68]	; 0x44
        break;
 800a43e:	e051      	b.n	800a4e4 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_TX_COMPLETE_CB_ID :
        huart->TxCpltCallback = pCallback;
 800a440:	68fb      	ldr	r3, [r7, #12]
 800a442:	687a      	ldr	r2, [r7, #4]
 800a444:	649a      	str	r2, [r3, #72]	; 0x48
        break;
 800a446:	e04d      	b.n	800a4e4 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_RX_HALFCOMPLETE_CB_ID :
        huart->RxHalfCpltCallback = pCallback;
 800a448:	68fb      	ldr	r3, [r7, #12]
 800a44a:	687a      	ldr	r2, [r7, #4]
 800a44c:	64da      	str	r2, [r3, #76]	; 0x4c
        break;
 800a44e:	e049      	b.n	800a4e4 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_RX_COMPLETE_CB_ID :
        huart->RxCpltCallback = pCallback;
 800a450:	68fb      	ldr	r3, [r7, #12]
 800a452:	687a      	ldr	r2, [r7, #4]
 800a454:	651a      	str	r2, [r3, #80]	; 0x50
        break;
 800a456:	e045      	b.n	800a4e4 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_ERROR_CB_ID :
        huart->ErrorCallback = pCallback;
 800a458:	68fb      	ldr	r3, [r7, #12]
 800a45a:	687a      	ldr	r2, [r7, #4]
 800a45c:	655a      	str	r2, [r3, #84]	; 0x54
        break;
 800a45e:	e041      	b.n	800a4e4 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_ABORT_COMPLETE_CB_ID :
        huart->AbortCpltCallback = pCallback;
 800a460:	68fb      	ldr	r3, [r7, #12]
 800a462:	687a      	ldr	r2, [r7, #4]
 800a464:	659a      	str	r2, [r3, #88]	; 0x58
        break;
 800a466:	e03d      	b.n	800a4e4 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_ABORT_TRANSMIT_COMPLETE_CB_ID :
        huart->AbortTransmitCpltCallback = pCallback;
 800a468:	68fb      	ldr	r3, [r7, #12]
 800a46a:	687a      	ldr	r2, [r7, #4]
 800a46c:	65da      	str	r2, [r3, #92]	; 0x5c
        break;
 800a46e:	e039      	b.n	800a4e4 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_ABORT_RECEIVE_COMPLETE_CB_ID :
        huart->AbortReceiveCpltCallback = pCallback;
 800a470:	68fb      	ldr	r3, [r7, #12]
 800a472:	687a      	ldr	r2, [r7, #4]
 800a474:	661a      	str	r2, [r3, #96]	; 0x60
        break;
 800a476:	e035      	b.n	800a4e4 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 800a478:	68fb      	ldr	r3, [r7, #12]
 800a47a:	687a      	ldr	r2, [r7, #4]
 800a47c:	66da      	str	r2, [r3, #108]	; 0x6c
        break;
 800a47e:	e031      	b.n	800a4e4 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 800a480:	68fb      	ldr	r3, [r7, #12]
 800a482:	687a      	ldr	r2, [r7, #4]
 800a484:	671a      	str	r2, [r3, #112]	; 0x70
        break;
 800a486:	e02d      	b.n	800a4e4 <HAL_UART_RegisterCallback+0x138>

      default :
        /* Update the error code */
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800a488:	68fb      	ldr	r3, [r7, #12]
 800a48a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a48c:	f043 0220 	orr.w	r2, r3, #32
 800a490:	68fb      	ldr	r3, [r7, #12]
 800a492:	641a      	str	r2, [r3, #64]	; 0x40

        /* Return error status */
        status =  HAL_ERROR;
 800a494:	2301      	movs	r3, #1
 800a496:	75fb      	strb	r3, [r7, #23]
        break;
 800a498:	e024      	b.n	800a4e4 <HAL_UART_RegisterCallback+0x138>
    }
  }
  else if (huart->gState == HAL_UART_STATE_RESET)
 800a49a:	68fb      	ldr	r3, [r7, #12]
 800a49c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a4a0:	b2db      	uxtb	r3, r3
 800a4a2:	2b00      	cmp	r3, #0
 800a4a4:	d116      	bne.n	800a4d4 <HAL_UART_RegisterCallback+0x128>
  {
    switch (CallbackID)
 800a4a6:	7afb      	ldrb	r3, [r7, #11]
 800a4a8:	2b0b      	cmp	r3, #11
 800a4aa:	d002      	beq.n	800a4b2 <HAL_UART_RegisterCallback+0x106>
 800a4ac:	2b0c      	cmp	r3, #12
 800a4ae:	d004      	beq.n	800a4ba <HAL_UART_RegisterCallback+0x10e>
 800a4b0:	e007      	b.n	800a4c2 <HAL_UART_RegisterCallback+0x116>
    {
      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 800a4b2:	68fb      	ldr	r3, [r7, #12]
 800a4b4:	687a      	ldr	r2, [r7, #4]
 800a4b6:	66da      	str	r2, [r3, #108]	; 0x6c
        break;
 800a4b8:	e014      	b.n	800a4e4 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 800a4ba:	68fb      	ldr	r3, [r7, #12]
 800a4bc:	687a      	ldr	r2, [r7, #4]
 800a4be:	671a      	str	r2, [r3, #112]	; 0x70
        break;
 800a4c0:	e010      	b.n	800a4e4 <HAL_UART_RegisterCallback+0x138>

      default :
        /* Update the error code */
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800a4c2:	68fb      	ldr	r3, [r7, #12]
 800a4c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a4c6:	f043 0220 	orr.w	r2, r3, #32
 800a4ca:	68fb      	ldr	r3, [r7, #12]
 800a4cc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Return error status */
        status =  HAL_ERROR;
 800a4ce:	2301      	movs	r3, #1
 800a4d0:	75fb      	strb	r3, [r7, #23]
        break;
 800a4d2:	e007      	b.n	800a4e4 <HAL_UART_RegisterCallback+0x138>
    }
  }
  else
  {
    /* Update the error code */
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800a4d4:	68fb      	ldr	r3, [r7, #12]
 800a4d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a4d8:	f043 0220 	orr.w	r2, r3, #32
 800a4dc:	68fb      	ldr	r3, [r7, #12]
 800a4de:	641a      	str	r2, [r3, #64]	; 0x40

    /* Return error status */
    status =  HAL_ERROR;
 800a4e0:	2301      	movs	r3, #1
 800a4e2:	75fb      	strb	r3, [r7, #23]
  }

  /* Release Lock */
  __HAL_UNLOCK(huart);
 800a4e4:	68fb      	ldr	r3, [r7, #12]
 800a4e6:	2200      	movs	r2, #0
 800a4e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800a4ec:	7dfb      	ldrb	r3, [r7, #23]
}
 800a4ee:	4618      	mov	r0, r3
 800a4f0:	371c      	adds	r7, #28
 800a4f2:	46bd      	mov	sp, r7
 800a4f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4f8:	4770      	bx	lr
 800a4fa:	bf00      	nop

0800a4fc <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a4fc:	b580      	push	{r7, lr}
 800a4fe:	b084      	sub	sp, #16
 800a500:	af00      	add	r7, sp, #0
 800a502:	60f8      	str	r0, [r7, #12]
 800a504:	60b9      	str	r1, [r7, #8]
 800a506:	4613      	mov	r3, r2
 800a508:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800a50a:	68fb      	ldr	r3, [r7, #12]
 800a50c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800a510:	b2db      	uxtb	r3, r3
 800a512:	2b20      	cmp	r3, #32
 800a514:	d11d      	bne.n	800a552 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800a516:	68bb      	ldr	r3, [r7, #8]
 800a518:	2b00      	cmp	r3, #0
 800a51a:	d002      	beq.n	800a522 <HAL_UART_Receive_IT+0x26>
 800a51c:	88fb      	ldrh	r3, [r7, #6]
 800a51e:	2b00      	cmp	r3, #0
 800a520:	d101      	bne.n	800a526 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800a522:	2301      	movs	r3, #1
 800a524:	e016      	b.n	800a554 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800a526:	68fb      	ldr	r3, [r7, #12]
 800a528:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a52c:	2b01      	cmp	r3, #1
 800a52e:	d101      	bne.n	800a534 <HAL_UART_Receive_IT+0x38>
 800a530:	2302      	movs	r3, #2
 800a532:	e00f      	b.n	800a554 <HAL_UART_Receive_IT+0x58>
 800a534:	68fb      	ldr	r3, [r7, #12]
 800a536:	2201      	movs	r2, #1
 800a538:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a53c:	68fb      	ldr	r3, [r7, #12]
 800a53e:	2200      	movs	r2, #0
 800a540:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800a542:	88fb      	ldrh	r3, [r7, #6]
 800a544:	461a      	mov	r2, r3
 800a546:	68b9      	ldr	r1, [r7, #8]
 800a548:	68f8      	ldr	r0, [r7, #12]
 800a54a:	f000 fcf7 	bl	800af3c <UART_Start_Receive_IT>
 800a54e:	4603      	mov	r3, r0
 800a550:	e000      	b.n	800a554 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 800a552:	2302      	movs	r3, #2
  }
}
 800a554:	4618      	mov	r0, r3
 800a556:	3710      	adds	r7, #16
 800a558:	46bd      	mov	sp, r7
 800a55a:	bd80      	pop	{r7, pc}

0800a55c <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800a55c:	b580      	push	{r7, lr}
 800a55e:	b08c      	sub	sp, #48	; 0x30
 800a560:	af00      	add	r7, sp, #0
 800a562:	60f8      	str	r0, [r7, #12]
 800a564:	60b9      	str	r1, [r7, #8]
 800a566:	4613      	mov	r3, r2
 800a568:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a56a:	68fb      	ldr	r3, [r7, #12]
 800a56c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a570:	b2db      	uxtb	r3, r3
 800a572:	2b20      	cmp	r3, #32
 800a574:	d165      	bne.n	800a642 <HAL_UART_Transmit_DMA+0xe6>
  {
    if ((pData == NULL) || (Size == 0U))
 800a576:	68bb      	ldr	r3, [r7, #8]
 800a578:	2b00      	cmp	r3, #0
 800a57a:	d002      	beq.n	800a582 <HAL_UART_Transmit_DMA+0x26>
 800a57c:	88fb      	ldrh	r3, [r7, #6]
 800a57e:	2b00      	cmp	r3, #0
 800a580:	d101      	bne.n	800a586 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 800a582:	2301      	movs	r3, #1
 800a584:	e05e      	b.n	800a644 <HAL_UART_Transmit_DMA+0xe8>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800a586:	68fb      	ldr	r3, [r7, #12]
 800a588:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a58c:	2b01      	cmp	r3, #1
 800a58e:	d101      	bne.n	800a594 <HAL_UART_Transmit_DMA+0x38>
 800a590:	2302      	movs	r3, #2
 800a592:	e057      	b.n	800a644 <HAL_UART_Transmit_DMA+0xe8>
 800a594:	68fb      	ldr	r3, [r7, #12]
 800a596:	2201      	movs	r2, #1
 800a598:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 800a59c:	68ba      	ldr	r2, [r7, #8]
 800a59e:	68fb      	ldr	r3, [r7, #12]
 800a5a0:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800a5a2:	68fb      	ldr	r3, [r7, #12]
 800a5a4:	88fa      	ldrh	r2, [r7, #6]
 800a5a6:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800a5a8:	68fb      	ldr	r3, [r7, #12]
 800a5aa:	88fa      	ldrh	r2, [r7, #6]
 800a5ac:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a5ae:	68fb      	ldr	r3, [r7, #12]
 800a5b0:	2200      	movs	r2, #0
 800a5b2:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a5b4:	68fb      	ldr	r3, [r7, #12]
 800a5b6:	2221      	movs	r2, #33	; 0x21
 800a5b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800a5bc:	68fb      	ldr	r3, [r7, #12]
 800a5be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a5c0:	4a22      	ldr	r2, [pc, #136]	; (800a64c <HAL_UART_Transmit_DMA+0xf0>)
 800a5c2:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800a5c4:	68fb      	ldr	r3, [r7, #12]
 800a5c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a5c8:	4a21      	ldr	r2, [pc, #132]	; (800a650 <HAL_UART_Transmit_DMA+0xf4>)
 800a5ca:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 800a5cc:	68fb      	ldr	r3, [r7, #12]
 800a5ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a5d0:	4a20      	ldr	r2, [pc, #128]	; (800a654 <HAL_UART_Transmit_DMA+0xf8>)
 800a5d2:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 800a5d4:	68fb      	ldr	r3, [r7, #12]
 800a5d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a5d8:	2200      	movs	r2, #0
 800a5da:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 800a5dc:	f107 0308 	add.w	r3, r7, #8
 800a5e0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 800a5e2:	68fb      	ldr	r3, [r7, #12]
 800a5e4:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800a5e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a5e8:	6819      	ldr	r1, [r3, #0]
 800a5ea:	68fb      	ldr	r3, [r7, #12]
 800a5ec:	681b      	ldr	r3, [r3, #0]
 800a5ee:	3304      	adds	r3, #4
 800a5f0:	461a      	mov	r2, r3
 800a5f2:	88fb      	ldrh	r3, [r7, #6]
 800a5f4:	f7fa fadc 	bl	8004bb0 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 800a5f8:	68fb      	ldr	r3, [r7, #12]
 800a5fa:	681b      	ldr	r3, [r3, #0]
 800a5fc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800a600:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800a602:	68fb      	ldr	r3, [r7, #12]
 800a604:	2200      	movs	r2, #0
 800a606:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800a60a:	68fb      	ldr	r3, [r7, #12]
 800a60c:	681b      	ldr	r3, [r3, #0]
 800a60e:	3314      	adds	r3, #20
 800a610:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a612:	69bb      	ldr	r3, [r7, #24]
 800a614:	e853 3f00 	ldrex	r3, [r3]
 800a618:	617b      	str	r3, [r7, #20]
   return(result);
 800a61a:	697b      	ldr	r3, [r7, #20]
 800a61c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a620:	62bb      	str	r3, [r7, #40]	; 0x28
 800a622:	68fb      	ldr	r3, [r7, #12]
 800a624:	681b      	ldr	r3, [r3, #0]
 800a626:	3314      	adds	r3, #20
 800a628:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a62a:	627a      	str	r2, [r7, #36]	; 0x24
 800a62c:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a62e:	6a39      	ldr	r1, [r7, #32]
 800a630:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a632:	e841 2300 	strex	r3, r2, [r1]
 800a636:	61fb      	str	r3, [r7, #28]
   return(result);
 800a638:	69fb      	ldr	r3, [r7, #28]
 800a63a:	2b00      	cmp	r3, #0
 800a63c:	d1e5      	bne.n	800a60a <HAL_UART_Transmit_DMA+0xae>

    return HAL_OK;
 800a63e:	2300      	movs	r3, #0
 800a640:	e000      	b.n	800a644 <HAL_UART_Transmit_DMA+0xe8>
  }
  else
  {
    return HAL_BUSY;
 800a642:	2302      	movs	r3, #2
  }
}
 800a644:	4618      	mov	r0, r3
 800a646:	3730      	adds	r7, #48	; 0x30
 800a648:	46bd      	mov	sp, r7
 800a64a:	bd80      	pop	{r7, pc}
 800a64c:	0800aded 	.word	0x0800aded
 800a650:	0800ae89 	.word	0x0800ae89
 800a654:	0800aea7 	.word	0x0800aea7

0800a658 <HAL_UART_AbortReceive>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive(UART_HandleTypeDef *huart)
{
 800a658:	b580      	push	{r7, lr}
 800a65a:	b09a      	sub	sp, #104	; 0x68
 800a65c:	af00      	add	r7, sp, #0
 800a65e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	681b      	ldr	r3, [r3, #0]
 800a664:	330c      	adds	r3, #12
 800a666:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a668:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a66a:	e853 3f00 	ldrex	r3, [r3]
 800a66e:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 800a670:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a672:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a676:	667b      	str	r3, [r7, #100]	; 0x64
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	681b      	ldr	r3, [r3, #0]
 800a67c:	330c      	adds	r3, #12
 800a67e:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800a680:	657a      	str	r2, [r7, #84]	; 0x54
 800a682:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a684:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800a686:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800a688:	e841 2300 	strex	r3, r2, [r1]
 800a68c:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800a68e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a690:	2b00      	cmp	r3, #0
 800a692:	d1e5      	bne.n	800a660 <HAL_UART_AbortReceive+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	681b      	ldr	r3, [r3, #0]
 800a698:	3314      	adds	r3, #20
 800a69a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a69c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a69e:	e853 3f00 	ldrex	r3, [r3]
 800a6a2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800a6a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a6a6:	f023 0301 	bic.w	r3, r3, #1
 800a6aa:	663b      	str	r3, [r7, #96]	; 0x60
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	681b      	ldr	r3, [r3, #0]
 800a6b0:	3314      	adds	r3, #20
 800a6b2:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800a6b4:	643a      	str	r2, [r7, #64]	; 0x40
 800a6b6:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a6b8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800a6ba:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800a6bc:	e841 2300 	strex	r3, r2, [r1]
 800a6c0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800a6c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a6c4:	2b00      	cmp	r3, #0
 800a6c6:	d1e5      	bne.n	800a694 <HAL_UART_AbortReceive+0x3c>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a6cc:	2b01      	cmp	r3, #1
 800a6ce:	d119      	bne.n	800a704 <HAL_UART_AbortReceive+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	681b      	ldr	r3, [r3, #0]
 800a6d4:	330c      	adds	r3, #12
 800a6d6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a6d8:	6a3b      	ldr	r3, [r7, #32]
 800a6da:	e853 3f00 	ldrex	r3, [r3]
 800a6de:	61fb      	str	r3, [r7, #28]
   return(result);
 800a6e0:	69fb      	ldr	r3, [r7, #28]
 800a6e2:	f023 0310 	bic.w	r3, r3, #16
 800a6e6:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	681b      	ldr	r3, [r3, #0]
 800a6ec:	330c      	adds	r3, #12
 800a6ee:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800a6f0:	62fa      	str	r2, [r7, #44]	; 0x2c
 800a6f2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a6f4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a6f6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a6f8:	e841 2300 	strex	r3, r2, [r1]
 800a6fc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a6fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a700:	2b00      	cmp	r3, #0
 800a702:	d1e5      	bne.n	800a6d0 <HAL_UART_AbortReceive+0x78>
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	681b      	ldr	r3, [r3, #0]
 800a708:	695b      	ldr	r3, [r3, #20]
 800a70a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a70e:	2b40      	cmp	r3, #64	; 0x40
 800a710:	d136      	bne.n	800a780 <HAL_UART_AbortReceive+0x128>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a712:	687b      	ldr	r3, [r7, #4]
 800a714:	681b      	ldr	r3, [r3, #0]
 800a716:	3314      	adds	r3, #20
 800a718:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a71a:	68fb      	ldr	r3, [r7, #12]
 800a71c:	e853 3f00 	ldrex	r3, [r3]
 800a720:	60bb      	str	r3, [r7, #8]
   return(result);
 800a722:	68bb      	ldr	r3, [r7, #8]
 800a724:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a728:	65bb      	str	r3, [r7, #88]	; 0x58
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	681b      	ldr	r3, [r3, #0]
 800a72e:	3314      	adds	r3, #20
 800a730:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800a732:	61ba      	str	r2, [r7, #24]
 800a734:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a736:	6979      	ldr	r1, [r7, #20]
 800a738:	69ba      	ldr	r2, [r7, #24]
 800a73a:	e841 2300 	strex	r3, r2, [r1]
 800a73e:	613b      	str	r3, [r7, #16]
   return(result);
 800a740:	693b      	ldr	r3, [r7, #16]
 800a742:	2b00      	cmp	r3, #0
 800a744:	d1e5      	bne.n	800a712 <HAL_UART_AbortReceive+0xba>

    /* Abort the UART DMA Rx stream : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a74a:	2b00      	cmp	r3, #0
 800a74c:	d018      	beq.n	800a780 <HAL_UART_AbortReceive+0x128>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a752:	2200      	movs	r2, #0
 800a754:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a75a:	4618      	mov	r0, r3
 800a75c:	f7fa fa80 	bl	8004c60 <HAL_DMA_Abort>
 800a760:	4603      	mov	r3, r0
 800a762:	2b00      	cmp	r3, #0
 800a764:	d00c      	beq.n	800a780 <HAL_UART_AbortReceive+0x128>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a76a:	4618      	mov	r0, r3
 800a76c:	f7fa fca2 	bl	80050b4 <HAL_DMA_GetError>
 800a770:	4603      	mov	r3, r0
 800a772:	2b20      	cmp	r3, #32
 800a774:	d104      	bne.n	800a780 <HAL_UART_AbortReceive+0x128>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	2210      	movs	r2, #16
 800a77a:	641a      	str	r2, [r3, #64]	; 0x40

          return HAL_TIMEOUT;
 800a77c:	2303      	movs	r3, #3
 800a77e:	e00a      	b.n	800a796 <HAL_UART_AbortReceive+0x13e>
      }
    }
  }

  /* Reset Rx transfer counter */
  huart->RxXferCount = 0x00U;
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	2200      	movs	r2, #0
 800a784:	85da      	strh	r2, [r3, #46]	; 0x2e

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	2220      	movs	r2, #32
 800a78a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	2200      	movs	r2, #0
 800a792:	631a      	str	r2, [r3, #48]	; 0x30

  return HAL_OK;
 800a794:	2300      	movs	r3, #0
}
 800a796:	4618      	mov	r0, r3
 800a798:	3768      	adds	r7, #104	; 0x68
 800a79a:	46bd      	mov	sp, r7
 800a79c:	bd80      	pop	{r7, pc}
	...

0800a7a0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800a7a0:	b580      	push	{r7, lr}
 800a7a2:	b0ba      	sub	sp, #232	; 0xe8
 800a7a4:	af00      	add	r7, sp, #0
 800a7a6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	681b      	ldr	r3, [r3, #0]
 800a7ac:	681b      	ldr	r3, [r3, #0]
 800a7ae:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	681b      	ldr	r3, [r3, #0]
 800a7b6:	68db      	ldr	r3, [r3, #12]
 800a7b8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800a7bc:	687b      	ldr	r3, [r7, #4]
 800a7be:	681b      	ldr	r3, [r3, #0]
 800a7c0:	695b      	ldr	r3, [r3, #20]
 800a7c2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800a7c6:	2300      	movs	r3, #0
 800a7c8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800a7cc:	2300      	movs	r3, #0
 800a7ce:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800a7d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a7d6:	f003 030f 	and.w	r3, r3, #15
 800a7da:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800a7de:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800a7e2:	2b00      	cmp	r3, #0
 800a7e4:	d10f      	bne.n	800a806 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800a7e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a7ea:	f003 0320 	and.w	r3, r3, #32
 800a7ee:	2b00      	cmp	r3, #0
 800a7f0:	d009      	beq.n	800a806 <HAL_UART_IRQHandler+0x66>
 800a7f2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a7f6:	f003 0320 	and.w	r3, r3, #32
 800a7fa:	2b00      	cmp	r3, #0
 800a7fc:	d003      	beq.n	800a806 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800a7fe:	6878      	ldr	r0, [r7, #4]
 800a800:	f000 fce3 	bl	800b1ca <UART_Receive_IT>
      return;
 800a804:	e25b      	b.n	800acbe <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800a806:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800a80a:	2b00      	cmp	r3, #0
 800a80c:	f000 80e1 	beq.w	800a9d2 <HAL_UART_IRQHandler+0x232>
 800a810:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a814:	f003 0301 	and.w	r3, r3, #1
 800a818:	2b00      	cmp	r3, #0
 800a81a:	d106      	bne.n	800a82a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800a81c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a820:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800a824:	2b00      	cmp	r3, #0
 800a826:	f000 80d4 	beq.w	800a9d2 <HAL_UART_IRQHandler+0x232>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800a82a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a82e:	f003 0301 	and.w	r3, r3, #1
 800a832:	2b00      	cmp	r3, #0
 800a834:	d00b      	beq.n	800a84e <HAL_UART_IRQHandler+0xae>
 800a836:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a83a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a83e:	2b00      	cmp	r3, #0
 800a840:	d005      	beq.n	800a84e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a842:	687b      	ldr	r3, [r7, #4]
 800a844:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a846:	f043 0201 	orr.w	r2, r3, #1
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800a84e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a852:	f003 0304 	and.w	r3, r3, #4
 800a856:	2b00      	cmp	r3, #0
 800a858:	d00b      	beq.n	800a872 <HAL_UART_IRQHandler+0xd2>
 800a85a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a85e:	f003 0301 	and.w	r3, r3, #1
 800a862:	2b00      	cmp	r3, #0
 800a864:	d005      	beq.n	800a872 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a86a:	f043 0202 	orr.w	r2, r3, #2
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800a872:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a876:	f003 0302 	and.w	r3, r3, #2
 800a87a:	2b00      	cmp	r3, #0
 800a87c:	d00b      	beq.n	800a896 <HAL_UART_IRQHandler+0xf6>
 800a87e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a882:	f003 0301 	and.w	r3, r3, #1
 800a886:	2b00      	cmp	r3, #0
 800a888:	d005      	beq.n	800a896 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a88e:	f043 0204 	orr.w	r2, r3, #4
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800a896:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a89a:	f003 0308 	and.w	r3, r3, #8
 800a89e:	2b00      	cmp	r3, #0
 800a8a0:	d011      	beq.n	800a8c6 <HAL_UART_IRQHandler+0x126>
 800a8a2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a8a6:	f003 0320 	and.w	r3, r3, #32
 800a8aa:	2b00      	cmp	r3, #0
 800a8ac:	d105      	bne.n	800a8ba <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800a8ae:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a8b2:	f003 0301 	and.w	r3, r3, #1
 800a8b6:	2b00      	cmp	r3, #0
 800a8b8:	d005      	beq.n	800a8c6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a8be:	f043 0208 	orr.w	r2, r3, #8
 800a8c2:	687b      	ldr	r3, [r7, #4]
 800a8c4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a8c6:	687b      	ldr	r3, [r7, #4]
 800a8c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a8ca:	2b00      	cmp	r3, #0
 800a8cc:	f000 81f2 	beq.w	800acb4 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800a8d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a8d4:	f003 0320 	and.w	r3, r3, #32
 800a8d8:	2b00      	cmp	r3, #0
 800a8da:	d008      	beq.n	800a8ee <HAL_UART_IRQHandler+0x14e>
 800a8dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a8e0:	f003 0320 	and.w	r3, r3, #32
 800a8e4:	2b00      	cmp	r3, #0
 800a8e6:	d002      	beq.n	800a8ee <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800a8e8:	6878      	ldr	r0, [r7, #4]
 800a8ea:	f000 fc6e 	bl	800b1ca <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800a8ee:	687b      	ldr	r3, [r7, #4]
 800a8f0:	681b      	ldr	r3, [r3, #0]
 800a8f2:	695b      	ldr	r3, [r3, #20]
 800a8f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a8f8:	2b40      	cmp	r3, #64	; 0x40
 800a8fa:	bf0c      	ite	eq
 800a8fc:	2301      	moveq	r3, #1
 800a8fe:	2300      	movne	r3, #0
 800a900:	b2db      	uxtb	r3, r3
 800a902:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800a906:	687b      	ldr	r3, [r7, #4]
 800a908:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a90a:	f003 0308 	and.w	r3, r3, #8
 800a90e:	2b00      	cmp	r3, #0
 800a910:	d103      	bne.n	800a91a <HAL_UART_IRQHandler+0x17a>
 800a912:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800a916:	2b00      	cmp	r3, #0
 800a918:	d051      	beq.n	800a9be <HAL_UART_IRQHandler+0x21e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800a91a:	6878      	ldr	r0, [r7, #4]
 800a91c:	f000 fb74 	bl	800b008 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	681b      	ldr	r3, [r3, #0]
 800a924:	695b      	ldr	r3, [r3, #20]
 800a926:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a92a:	2b40      	cmp	r3, #64	; 0x40
 800a92c:	d142      	bne.n	800a9b4 <HAL_UART_IRQHandler+0x214>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a92e:	687b      	ldr	r3, [r7, #4]
 800a930:	681b      	ldr	r3, [r3, #0]
 800a932:	3314      	adds	r3, #20
 800a934:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a938:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800a93c:	e853 3f00 	ldrex	r3, [r3]
 800a940:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800a944:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800a948:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a94c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	681b      	ldr	r3, [r3, #0]
 800a954:	3314      	adds	r3, #20
 800a956:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800a95a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800a95e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a962:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800a966:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800a96a:	e841 2300 	strex	r3, r2, [r1]
 800a96e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800a972:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800a976:	2b00      	cmp	r3, #0
 800a978:	d1d9      	bne.n	800a92e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800a97a:	687b      	ldr	r3, [r7, #4]
 800a97c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a97e:	2b00      	cmp	r3, #0
 800a980:	d013      	beq.n	800a9aa <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800a982:	687b      	ldr	r3, [r7, #4]
 800a984:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a986:	4a7f      	ldr	r2, [pc, #508]	; (800ab84 <HAL_UART_IRQHandler+0x3e4>)
 800a988:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800a98a:	687b      	ldr	r3, [r7, #4]
 800a98c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a98e:	4618      	mov	r0, r3
 800a990:	f7fa f9d6 	bl	8004d40 <HAL_DMA_Abort_IT>
 800a994:	4603      	mov	r3, r0
 800a996:	2b00      	cmp	r3, #0
 800a998:	d019      	beq.n	800a9ce <HAL_UART_IRQHandler+0x22e>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a99e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a9a0:	687a      	ldr	r2, [r7, #4]
 800a9a2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800a9a4:	4610      	mov	r0, r2
 800a9a6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a9a8:	e011      	b.n	800a9ce <HAL_UART_IRQHandler+0x22e>
          else
          {
            /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
 800a9aa:	687b      	ldr	r3, [r7, #4]
 800a9ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a9ae:	6878      	ldr	r0, [r7, #4]
 800a9b0:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a9b2:	e00c      	b.n	800a9ce <HAL_UART_IRQHandler+0x22e>
        else
        {
          /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 800a9b4:	687b      	ldr	r3, [r7, #4]
 800a9b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a9b8:	6878      	ldr	r0, [r7, #4]
 800a9ba:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a9bc:	e007      	b.n	800a9ce <HAL_UART_IRQHandler+0x22e>
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
 800a9be:	687b      	ldr	r3, [r7, #4]
 800a9c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a9c2:	6878      	ldr	r0, [r7, #4]
 800a9c4:	4798      	blx	r3
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a9c6:	687b      	ldr	r3, [r7, #4]
 800a9c8:	2200      	movs	r2, #0
 800a9ca:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800a9cc:	e172      	b.n	800acb4 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a9ce:	bf00      	nop
    return;
 800a9d0:	e170      	b.n	800acb4 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a9d2:	687b      	ldr	r3, [r7, #4]
 800a9d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a9d6:	2b01      	cmp	r3, #1
 800a9d8:	f040 814c 	bne.w	800ac74 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800a9dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a9e0:	f003 0310 	and.w	r3, r3, #16
 800a9e4:	2b00      	cmp	r3, #0
 800a9e6:	f000 8145 	beq.w	800ac74 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800a9ea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a9ee:	f003 0310 	and.w	r3, r3, #16
 800a9f2:	2b00      	cmp	r3, #0
 800a9f4:	f000 813e 	beq.w	800ac74 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800a9f8:	2300      	movs	r3, #0
 800a9fa:	60bb      	str	r3, [r7, #8]
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	681b      	ldr	r3, [r3, #0]
 800aa00:	681b      	ldr	r3, [r3, #0]
 800aa02:	60bb      	str	r3, [r7, #8]
 800aa04:	687b      	ldr	r3, [r7, #4]
 800aa06:	681b      	ldr	r3, [r3, #0]
 800aa08:	685b      	ldr	r3, [r3, #4]
 800aa0a:	60bb      	str	r3, [r7, #8]
 800aa0c:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800aa0e:	687b      	ldr	r3, [r7, #4]
 800aa10:	681b      	ldr	r3, [r3, #0]
 800aa12:	695b      	ldr	r3, [r3, #20]
 800aa14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aa18:	2b40      	cmp	r3, #64	; 0x40
 800aa1a:	f040 80b5 	bne.w	800ab88 <HAL_UART_IRQHandler+0x3e8>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800aa1e:	687b      	ldr	r3, [r7, #4]
 800aa20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aa22:	681b      	ldr	r3, [r3, #0]
 800aa24:	685b      	ldr	r3, [r3, #4]
 800aa26:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800aa2a:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800aa2e:	2b00      	cmp	r3, #0
 800aa30:	f000 8142 	beq.w	800acb8 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800aa34:	687b      	ldr	r3, [r7, #4]
 800aa36:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800aa38:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800aa3c:	429a      	cmp	r2, r3
 800aa3e:	f080 813b 	bcs.w	800acb8 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800aa42:	687b      	ldr	r3, [r7, #4]
 800aa44:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800aa48:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aa4e:	69db      	ldr	r3, [r3, #28]
 800aa50:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800aa54:	f000 8088 	beq.w	800ab68 <HAL_UART_IRQHandler+0x3c8>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800aa58:	687b      	ldr	r3, [r7, #4]
 800aa5a:	681b      	ldr	r3, [r3, #0]
 800aa5c:	330c      	adds	r3, #12
 800aa5e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa62:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800aa66:	e853 3f00 	ldrex	r3, [r3]
 800aa6a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800aa6e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800aa72:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800aa76:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800aa7a:	687b      	ldr	r3, [r7, #4]
 800aa7c:	681b      	ldr	r3, [r3, #0]
 800aa7e:	330c      	adds	r3, #12
 800aa80:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800aa84:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800aa88:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa8c:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800aa90:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800aa94:	e841 2300 	strex	r3, r2, [r1]
 800aa98:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800aa9c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800aaa0:	2b00      	cmp	r3, #0
 800aaa2:	d1d9      	bne.n	800aa58 <HAL_UART_IRQHandler+0x2b8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800aaa4:	687b      	ldr	r3, [r7, #4]
 800aaa6:	681b      	ldr	r3, [r3, #0]
 800aaa8:	3314      	adds	r3, #20
 800aaaa:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aaac:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800aaae:	e853 3f00 	ldrex	r3, [r3]
 800aab2:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800aab4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800aab6:	f023 0301 	bic.w	r3, r3, #1
 800aaba:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800aabe:	687b      	ldr	r3, [r7, #4]
 800aac0:	681b      	ldr	r3, [r3, #0]
 800aac2:	3314      	adds	r3, #20
 800aac4:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800aac8:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800aacc:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aace:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800aad0:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800aad4:	e841 2300 	strex	r3, r2, [r1]
 800aad8:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800aada:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800aadc:	2b00      	cmp	r3, #0
 800aade:	d1e1      	bne.n	800aaa4 <HAL_UART_IRQHandler+0x304>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800aae0:	687b      	ldr	r3, [r7, #4]
 800aae2:	681b      	ldr	r3, [r3, #0]
 800aae4:	3314      	adds	r3, #20
 800aae6:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aae8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800aaea:	e853 3f00 	ldrex	r3, [r3]
 800aaee:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800aaf0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800aaf2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800aaf6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800aafa:	687b      	ldr	r3, [r7, #4]
 800aafc:	681b      	ldr	r3, [r3, #0]
 800aafe:	3314      	adds	r3, #20
 800ab00:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800ab04:	66fa      	str	r2, [r7, #108]	; 0x6c
 800ab06:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab08:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800ab0a:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800ab0c:	e841 2300 	strex	r3, r2, [r1]
 800ab10:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800ab12:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800ab14:	2b00      	cmp	r3, #0
 800ab16:	d1e3      	bne.n	800aae0 <HAL_UART_IRQHandler+0x340>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800ab18:	687b      	ldr	r3, [r7, #4]
 800ab1a:	2220      	movs	r2, #32
 800ab1c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ab20:	687b      	ldr	r3, [r7, #4]
 800ab22:	2200      	movs	r2, #0
 800ab24:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ab26:	687b      	ldr	r3, [r7, #4]
 800ab28:	681b      	ldr	r3, [r3, #0]
 800ab2a:	330c      	adds	r3, #12
 800ab2c:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab2e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ab30:	e853 3f00 	ldrex	r3, [r3]
 800ab34:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800ab36:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ab38:	f023 0310 	bic.w	r3, r3, #16
 800ab3c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	681b      	ldr	r3, [r3, #0]
 800ab44:	330c      	adds	r3, #12
 800ab46:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800ab4a:	65ba      	str	r2, [r7, #88]	; 0x58
 800ab4c:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab4e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800ab50:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800ab52:	e841 2300 	strex	r3, r2, [r1]
 800ab56:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800ab58:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ab5a:	2b00      	cmp	r3, #0
 800ab5c:	d1e3      	bne.n	800ab26 <HAL_UART_IRQHandler+0x386>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800ab5e:	687b      	ldr	r3, [r7, #4]
 800ab60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ab62:	4618      	mov	r0, r3
 800ab64:	f7fa f87c 	bl	8004c60 <HAL_DMA_Abort>
        }
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800ab68:	687b      	ldr	r3, [r7, #4]
 800ab6a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800ab6c:	687a      	ldr	r2, [r7, #4]
 800ab6e:	8d91      	ldrh	r1, [r2, #44]	; 0x2c
 800ab70:	687a      	ldr	r2, [r7, #4]
 800ab72:	8dd2      	ldrh	r2, [r2, #46]	; 0x2e
 800ab74:	b292      	uxth	r2, r2
 800ab76:	1a8a      	subs	r2, r1, r2
 800ab78:	b292      	uxth	r2, r2
 800ab7a:	4611      	mov	r1, r2
 800ab7c:	6878      	ldr	r0, [r7, #4]
 800ab7e:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800ab80:	e09a      	b.n	800acb8 <HAL_UART_IRQHandler+0x518>
 800ab82:	bf00      	nop
 800ab84:	0800b0cf 	.word	0x0800b0cf
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800ab90:	b29b      	uxth	r3, r3
 800ab92:	1ad3      	subs	r3, r2, r3
 800ab94:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800ab98:	687b      	ldr	r3, [r7, #4]
 800ab9a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800ab9c:	b29b      	uxth	r3, r3
 800ab9e:	2b00      	cmp	r3, #0
 800aba0:	f000 808c 	beq.w	800acbc <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800aba4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800aba8:	2b00      	cmp	r3, #0
 800abaa:	f000 8087 	beq.w	800acbc <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800abae:	687b      	ldr	r3, [r7, #4]
 800abb0:	681b      	ldr	r3, [r3, #0]
 800abb2:	330c      	adds	r3, #12
 800abb4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800abb6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800abb8:	e853 3f00 	ldrex	r3, [r3]
 800abbc:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800abbe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800abc0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800abc4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800abc8:	687b      	ldr	r3, [r7, #4]
 800abca:	681b      	ldr	r3, [r3, #0]
 800abcc:	330c      	adds	r3, #12
 800abce:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800abd2:	647a      	str	r2, [r7, #68]	; 0x44
 800abd4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800abd6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800abd8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800abda:	e841 2300 	strex	r3, r2, [r1]
 800abde:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800abe0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800abe2:	2b00      	cmp	r3, #0
 800abe4:	d1e3      	bne.n	800abae <HAL_UART_IRQHandler+0x40e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	681b      	ldr	r3, [r3, #0]
 800abea:	3314      	adds	r3, #20
 800abec:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800abee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800abf0:	e853 3f00 	ldrex	r3, [r3]
 800abf4:	623b      	str	r3, [r7, #32]
   return(result);
 800abf6:	6a3b      	ldr	r3, [r7, #32]
 800abf8:	f023 0301 	bic.w	r3, r3, #1
 800abfc:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800ac00:	687b      	ldr	r3, [r7, #4]
 800ac02:	681b      	ldr	r3, [r3, #0]
 800ac04:	3314      	adds	r3, #20
 800ac06:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800ac0a:	633a      	str	r2, [r7, #48]	; 0x30
 800ac0c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac0e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800ac10:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ac12:	e841 2300 	strex	r3, r2, [r1]
 800ac16:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800ac18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac1a:	2b00      	cmp	r3, #0
 800ac1c:	d1e3      	bne.n	800abe6 <HAL_UART_IRQHandler+0x446>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800ac1e:	687b      	ldr	r3, [r7, #4]
 800ac20:	2220      	movs	r2, #32
 800ac22:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ac26:	687b      	ldr	r3, [r7, #4]
 800ac28:	2200      	movs	r2, #0
 800ac2a:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ac2c:	687b      	ldr	r3, [r7, #4]
 800ac2e:	681b      	ldr	r3, [r3, #0]
 800ac30:	330c      	adds	r3, #12
 800ac32:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac34:	693b      	ldr	r3, [r7, #16]
 800ac36:	e853 3f00 	ldrex	r3, [r3]
 800ac3a:	60fb      	str	r3, [r7, #12]
   return(result);
 800ac3c:	68fb      	ldr	r3, [r7, #12]
 800ac3e:	f023 0310 	bic.w	r3, r3, #16
 800ac42:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800ac46:	687b      	ldr	r3, [r7, #4]
 800ac48:	681b      	ldr	r3, [r3, #0]
 800ac4a:	330c      	adds	r3, #12
 800ac4c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800ac50:	61fa      	str	r2, [r7, #28]
 800ac52:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac54:	69b9      	ldr	r1, [r7, #24]
 800ac56:	69fa      	ldr	r2, [r7, #28]
 800ac58:	e841 2300 	strex	r3, r2, [r1]
 800ac5c:	617b      	str	r3, [r7, #20]
   return(result);
 800ac5e:	697b      	ldr	r3, [r7, #20]
 800ac60:	2b00      	cmp	r3, #0
 800ac62:	d1e3      	bne.n	800ac2c <HAL_UART_IRQHandler+0x48c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
 800ac64:	687b      	ldr	r3, [r7, #4]
 800ac66:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800ac68:	f8b7 20ce 	ldrh.w	r2, [r7, #206]	; 0xce
 800ac6c:	4611      	mov	r1, r2
 800ac6e:	6878      	ldr	r0, [r7, #4]
 800ac70:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800ac72:	e023      	b.n	800acbc <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800ac74:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ac78:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ac7c:	2b00      	cmp	r3, #0
 800ac7e:	d009      	beq.n	800ac94 <HAL_UART_IRQHandler+0x4f4>
 800ac80:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ac84:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ac88:	2b00      	cmp	r3, #0
 800ac8a:	d003      	beq.n	800ac94 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800ac8c:	6878      	ldr	r0, [r7, #4]
 800ac8e:	f000 fa33 	bl	800b0f8 <UART_Transmit_IT>
    return;
 800ac92:	e014      	b.n	800acbe <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800ac94:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ac98:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ac9c:	2b00      	cmp	r3, #0
 800ac9e:	d00e      	beq.n	800acbe <HAL_UART_IRQHandler+0x51e>
 800aca0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800aca4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aca8:	2b00      	cmp	r3, #0
 800acaa:	d008      	beq.n	800acbe <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800acac:	6878      	ldr	r0, [r7, #4]
 800acae:	f000 fa73 	bl	800b198 <UART_EndTransmit_IT>
    return;
 800acb2:	e004      	b.n	800acbe <HAL_UART_IRQHandler+0x51e>
    return;
 800acb4:	bf00      	nop
 800acb6:	e002      	b.n	800acbe <HAL_UART_IRQHandler+0x51e>
      return;
 800acb8:	bf00      	nop
 800acba:	e000      	b.n	800acbe <HAL_UART_IRQHandler+0x51e>
      return;
 800acbc:	bf00      	nop
  }
}
 800acbe:	37e8      	adds	r7, #232	; 0xe8
 800acc0:	46bd      	mov	sp, r7
 800acc2:	bd80      	pop	{r7, pc}

0800acc4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800acc4:	b480      	push	{r7}
 800acc6:	b083      	sub	sp, #12
 800acc8:	af00      	add	r7, sp, #0
 800acca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800accc:	bf00      	nop
 800acce:	370c      	adds	r7, #12
 800acd0:	46bd      	mov	sp, r7
 800acd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acd6:	4770      	bx	lr

0800acd8 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800acd8:	b480      	push	{r7}
 800acda:	b083      	sub	sp, #12
 800acdc:	af00      	add	r7, sp, #0
 800acde:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 800ace0:	bf00      	nop
 800ace2:	370c      	adds	r7, #12
 800ace4:	46bd      	mov	sp, r7
 800ace6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acea:	4770      	bx	lr

0800acec <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800acec:	b480      	push	{r7}
 800acee:	b083      	sub	sp, #12
 800acf0:	af00      	add	r7, sp, #0
 800acf2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800acf4:	bf00      	nop
 800acf6:	370c      	adds	r7, #12
 800acf8:	46bd      	mov	sp, r7
 800acfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acfe:	4770      	bx	lr

0800ad00 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800ad00:	b480      	push	{r7}
 800ad02:	b083      	sub	sp, #12
 800ad04:	af00      	add	r7, sp, #0
 800ad06:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800ad08:	bf00      	nop
 800ad0a:	370c      	adds	r7, #12
 800ad0c:	46bd      	mov	sp, r7
 800ad0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad12:	4770      	bx	lr

0800ad14 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800ad14:	b480      	push	{r7}
 800ad16:	b083      	sub	sp, #12
 800ad18:	af00      	add	r7, sp, #0
 800ad1a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800ad1c:	bf00      	nop
 800ad1e:	370c      	adds	r7, #12
 800ad20:	46bd      	mov	sp, r7
 800ad22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad26:	4770      	bx	lr

0800ad28 <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 800ad28:	b480      	push	{r7}
 800ad2a:	b083      	sub	sp, #12
 800ad2c:	af00      	add	r7, sp, #0
 800ad2e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 800ad30:	bf00      	nop
 800ad32:	370c      	adds	r7, #12
 800ad34:	46bd      	mov	sp, r7
 800ad36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad3a:	4770      	bx	lr

0800ad3c <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 800ad3c:	b480      	push	{r7}
 800ad3e:	b083      	sub	sp, #12
 800ad40:	af00      	add	r7, sp, #0
 800ad42:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 800ad44:	bf00      	nop
 800ad46:	370c      	adds	r7, #12
 800ad48:	46bd      	mov	sp, r7
 800ad4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad4e:	4770      	bx	lr

0800ad50 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 800ad50:	b480      	push	{r7}
 800ad52:	b083      	sub	sp, #12
 800ad54:	af00      	add	r7, sp, #0
 800ad56:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 800ad58:	bf00      	nop
 800ad5a:	370c      	adds	r7, #12
 800ad5c:	46bd      	mov	sp, r7
 800ad5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad62:	4770      	bx	lr

0800ad64 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800ad64:	b480      	push	{r7}
 800ad66:	b083      	sub	sp, #12
 800ad68:	af00      	add	r7, sp, #0
 800ad6a:	6078      	str	r0, [r7, #4]
 800ad6c:	460b      	mov	r3, r1
 800ad6e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800ad70:	bf00      	nop
 800ad72:	370c      	adds	r7, #12
 800ad74:	46bd      	mov	sp, r7
 800ad76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad7a:	4770      	bx	lr

0800ad7c <UART_InitCallbacksToDefault>:
  * @param  huart UART handle.
  * @retval none
  */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
{
 800ad7c:	b480      	push	{r7}
 800ad7e:	b083      	sub	sp, #12
 800ad80:	af00      	add	r7, sp, #0
 800ad82:	6078      	str	r0, [r7, #4]
  /* Init the UART Callback settings */
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 800ad84:	687b      	ldr	r3, [r7, #4]
 800ad86:	4a10      	ldr	r2, [pc, #64]	; (800adc8 <UART_InitCallbacksToDefault+0x4c>)
 800ad88:	645a      	str	r2, [r3, #68]	; 0x44
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 800ad8a:	687b      	ldr	r3, [r7, #4]
 800ad8c:	4a0f      	ldr	r2, [pc, #60]	; (800adcc <UART_InitCallbacksToDefault+0x50>)
 800ad8e:	649a      	str	r2, [r3, #72]	; 0x48
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 800ad90:	687b      	ldr	r3, [r7, #4]
 800ad92:	4a0f      	ldr	r2, [pc, #60]	; (800add0 <UART_InitCallbacksToDefault+0x54>)
 800ad94:	64da      	str	r2, [r3, #76]	; 0x4c
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 800ad96:	687b      	ldr	r3, [r7, #4]
 800ad98:	4a0e      	ldr	r2, [pc, #56]	; (800add4 <UART_InitCallbacksToDefault+0x58>)
 800ad9a:	651a      	str	r2, [r3, #80]	; 0x50
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	4a0e      	ldr	r2, [pc, #56]	; (800add8 <UART_InitCallbacksToDefault+0x5c>)
 800ada0:	655a      	str	r2, [r3, #84]	; 0x54
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 800ada2:	687b      	ldr	r3, [r7, #4]
 800ada4:	4a0d      	ldr	r2, [pc, #52]	; (800addc <UART_InitCallbacksToDefault+0x60>)
 800ada6:	659a      	str	r2, [r3, #88]	; 0x58
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 800ada8:	687b      	ldr	r3, [r7, #4]
 800adaa:	4a0d      	ldr	r2, [pc, #52]	; (800ade0 <UART_InitCallbacksToDefault+0x64>)
 800adac:	65da      	str	r2, [r3, #92]	; 0x5c
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 800adae:	687b      	ldr	r3, [r7, #4]
 800adb0:	4a0c      	ldr	r2, [pc, #48]	; (800ade4 <UART_InitCallbacksToDefault+0x68>)
 800adb2:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 800adb4:	687b      	ldr	r3, [r7, #4]
 800adb6:	4a0c      	ldr	r2, [pc, #48]	; (800ade8 <UART_InitCallbacksToDefault+0x6c>)
 800adb8:	669a      	str	r2, [r3, #104]	; 0x68

}
 800adba:	bf00      	nop
 800adbc:	370c      	adds	r7, #12
 800adbe:	46bd      	mov	sp, r7
 800adc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adc4:	4770      	bx	lr
 800adc6:	bf00      	nop
 800adc8:	0800acd9 	.word	0x0800acd9
 800adcc:	0800acc5 	.word	0x0800acc5
 800add0:	0800ad01 	.word	0x0800ad01
 800add4:	0800aced 	.word	0x0800aced
 800add8:	0800ad15 	.word	0x0800ad15
 800addc:	0800ad29 	.word	0x0800ad29
 800ade0:	0800ad3d 	.word	0x0800ad3d
 800ade4:	0800ad51 	.word	0x0800ad51
 800ade8:	0800ad65 	.word	0x0800ad65

0800adec <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800adec:	b580      	push	{r7, lr}
 800adee:	b090      	sub	sp, #64	; 0x40
 800adf0:	af00      	add	r7, sp, #0
 800adf2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800adf8:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	681b      	ldr	r3, [r3, #0]
 800adfe:	681b      	ldr	r3, [r3, #0]
 800ae00:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ae04:	2b00      	cmp	r3, #0
 800ae06:	d137      	bne.n	800ae78 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 800ae08:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ae0a:	2200      	movs	r2, #0
 800ae0c:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800ae0e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ae10:	681b      	ldr	r3, [r3, #0]
 800ae12:	3314      	adds	r3, #20
 800ae14:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae18:	e853 3f00 	ldrex	r3, [r3]
 800ae1c:	623b      	str	r3, [r7, #32]
   return(result);
 800ae1e:	6a3b      	ldr	r3, [r7, #32]
 800ae20:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ae24:	63bb      	str	r3, [r7, #56]	; 0x38
 800ae26:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ae28:	681b      	ldr	r3, [r3, #0]
 800ae2a:	3314      	adds	r3, #20
 800ae2c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ae2e:	633a      	str	r2, [r7, #48]	; 0x30
 800ae30:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae32:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800ae34:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ae36:	e841 2300 	strex	r3, r2, [r1]
 800ae3a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800ae3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae3e:	2b00      	cmp	r3, #0
 800ae40:	d1e5      	bne.n	800ae0e <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800ae42:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ae44:	681b      	ldr	r3, [r3, #0]
 800ae46:	330c      	adds	r3, #12
 800ae48:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae4a:	693b      	ldr	r3, [r7, #16]
 800ae4c:	e853 3f00 	ldrex	r3, [r3]
 800ae50:	60fb      	str	r3, [r7, #12]
   return(result);
 800ae52:	68fb      	ldr	r3, [r7, #12]
 800ae54:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ae58:	637b      	str	r3, [r7, #52]	; 0x34
 800ae5a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ae5c:	681b      	ldr	r3, [r3, #0]
 800ae5e:	330c      	adds	r3, #12
 800ae60:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800ae62:	61fa      	str	r2, [r7, #28]
 800ae64:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae66:	69b9      	ldr	r1, [r7, #24]
 800ae68:	69fa      	ldr	r2, [r7, #28]
 800ae6a:	e841 2300 	strex	r3, r2, [r1]
 800ae6e:	617b      	str	r3, [r7, #20]
   return(result);
 800ae70:	697b      	ldr	r3, [r7, #20]
 800ae72:	2b00      	cmp	r3, #0
 800ae74:	d1e5      	bne.n	800ae42 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800ae76:	e003      	b.n	800ae80 <UART_DMATransmitCplt+0x94>
    huart->TxCpltCallback(huart);
 800ae78:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ae7a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ae7c:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800ae7e:	4798      	blx	r3
}
 800ae80:	bf00      	nop
 800ae82:	3740      	adds	r7, #64	; 0x40
 800ae84:	46bd      	mov	sp, r7
 800ae86:	bd80      	pop	{r7, pc}

0800ae88 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800ae88:	b580      	push	{r7, lr}
 800ae8a:	b084      	sub	sp, #16
 800ae8c:	af00      	add	r7, sp, #0
 800ae8e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800ae90:	687b      	ldr	r3, [r7, #4]
 800ae92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ae94:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
 800ae96:	68fb      	ldr	r3, [r7, #12]
 800ae98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ae9a:	68f8      	ldr	r0, [r7, #12]
 800ae9c:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ae9e:	bf00      	nop
 800aea0:	3710      	adds	r7, #16
 800aea2:	46bd      	mov	sp, r7
 800aea4:	bd80      	pop	{r7, pc}

0800aea6 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800aea6:	b580      	push	{r7, lr}
 800aea8:	b084      	sub	sp, #16
 800aeaa:	af00      	add	r7, sp, #0
 800aeac:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800aeae:	2300      	movs	r3, #0
 800aeb0:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800aeb2:	687b      	ldr	r3, [r7, #4]
 800aeb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aeb6:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800aeb8:	68bb      	ldr	r3, [r7, #8]
 800aeba:	681b      	ldr	r3, [r3, #0]
 800aebc:	695b      	ldr	r3, [r3, #20]
 800aebe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800aec2:	2b80      	cmp	r3, #128	; 0x80
 800aec4:	bf0c      	ite	eq
 800aec6:	2301      	moveq	r3, #1
 800aec8:	2300      	movne	r3, #0
 800aeca:	b2db      	uxtb	r3, r3
 800aecc:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800aece:	68bb      	ldr	r3, [r7, #8]
 800aed0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800aed4:	b2db      	uxtb	r3, r3
 800aed6:	2b21      	cmp	r3, #33	; 0x21
 800aed8:	d108      	bne.n	800aeec <UART_DMAError+0x46>
 800aeda:	68fb      	ldr	r3, [r7, #12]
 800aedc:	2b00      	cmp	r3, #0
 800aede:	d005      	beq.n	800aeec <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800aee0:	68bb      	ldr	r3, [r7, #8]
 800aee2:	2200      	movs	r2, #0
 800aee4:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800aee6:	68b8      	ldr	r0, [r7, #8]
 800aee8:	f000 f866 	bl	800afb8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800aeec:	68bb      	ldr	r3, [r7, #8]
 800aeee:	681b      	ldr	r3, [r3, #0]
 800aef0:	695b      	ldr	r3, [r3, #20]
 800aef2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aef6:	2b40      	cmp	r3, #64	; 0x40
 800aef8:	bf0c      	ite	eq
 800aefa:	2301      	moveq	r3, #1
 800aefc:	2300      	movne	r3, #0
 800aefe:	b2db      	uxtb	r3, r3
 800af00:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800af02:	68bb      	ldr	r3, [r7, #8]
 800af04:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800af08:	b2db      	uxtb	r3, r3
 800af0a:	2b22      	cmp	r3, #34	; 0x22
 800af0c:	d108      	bne.n	800af20 <UART_DMAError+0x7a>
 800af0e:	68fb      	ldr	r3, [r7, #12]
 800af10:	2b00      	cmp	r3, #0
 800af12:	d005      	beq.n	800af20 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800af14:	68bb      	ldr	r3, [r7, #8]
 800af16:	2200      	movs	r2, #0
 800af18:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800af1a:	68b8      	ldr	r0, [r7, #8]
 800af1c:	f000 f874 	bl	800b008 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800af20:	68bb      	ldr	r3, [r7, #8]
 800af22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800af24:	f043 0210 	orr.w	r2, r3, #16
 800af28:	68bb      	ldr	r3, [r7, #8]
 800af2a:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 800af2c:	68bb      	ldr	r3, [r7, #8]
 800af2e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800af30:	68b8      	ldr	r0, [r7, #8]
 800af32:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800af34:	bf00      	nop
 800af36:	3710      	adds	r7, #16
 800af38:	46bd      	mov	sp, r7
 800af3a:	bd80      	pop	{r7, pc}

0800af3c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800af3c:	b480      	push	{r7}
 800af3e:	b085      	sub	sp, #20
 800af40:	af00      	add	r7, sp, #0
 800af42:	60f8      	str	r0, [r7, #12]
 800af44:	60b9      	str	r1, [r7, #8]
 800af46:	4613      	mov	r3, r2
 800af48:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800af4a:	68fb      	ldr	r3, [r7, #12]
 800af4c:	68ba      	ldr	r2, [r7, #8]
 800af4e:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800af50:	68fb      	ldr	r3, [r7, #12]
 800af52:	88fa      	ldrh	r2, [r7, #6]
 800af54:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800af56:	68fb      	ldr	r3, [r7, #12]
 800af58:	88fa      	ldrh	r2, [r7, #6]
 800af5a:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800af5c:	68fb      	ldr	r3, [r7, #12]
 800af5e:	2200      	movs	r2, #0
 800af60:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800af62:	68fb      	ldr	r3, [r7, #12]
 800af64:	2222      	movs	r2, #34	; 0x22
 800af66:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800af6a:	68fb      	ldr	r3, [r7, #12]
 800af6c:	2200      	movs	r2, #0
 800af6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800af72:	68fb      	ldr	r3, [r7, #12]
 800af74:	691b      	ldr	r3, [r3, #16]
 800af76:	2b00      	cmp	r3, #0
 800af78:	d007      	beq.n	800af8a <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800af7a:	68fb      	ldr	r3, [r7, #12]
 800af7c:	681b      	ldr	r3, [r3, #0]
 800af7e:	68da      	ldr	r2, [r3, #12]
 800af80:	68fb      	ldr	r3, [r7, #12]
 800af82:	681b      	ldr	r3, [r3, #0]
 800af84:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800af88:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800af8a:	68fb      	ldr	r3, [r7, #12]
 800af8c:	681b      	ldr	r3, [r3, #0]
 800af8e:	695a      	ldr	r2, [r3, #20]
 800af90:	68fb      	ldr	r3, [r7, #12]
 800af92:	681b      	ldr	r3, [r3, #0]
 800af94:	f042 0201 	orr.w	r2, r2, #1
 800af98:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800af9a:	68fb      	ldr	r3, [r7, #12]
 800af9c:	681b      	ldr	r3, [r3, #0]
 800af9e:	68da      	ldr	r2, [r3, #12]
 800afa0:	68fb      	ldr	r3, [r7, #12]
 800afa2:	681b      	ldr	r3, [r3, #0]
 800afa4:	f042 0220 	orr.w	r2, r2, #32
 800afa8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800afaa:	2300      	movs	r3, #0
}
 800afac:	4618      	mov	r0, r3
 800afae:	3714      	adds	r7, #20
 800afb0:	46bd      	mov	sp, r7
 800afb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afb6:	4770      	bx	lr

0800afb8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800afb8:	b480      	push	{r7}
 800afba:	b089      	sub	sp, #36	; 0x24
 800afbc:	af00      	add	r7, sp, #0
 800afbe:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800afc0:	687b      	ldr	r3, [r7, #4]
 800afc2:	681b      	ldr	r3, [r3, #0]
 800afc4:	330c      	adds	r3, #12
 800afc6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800afc8:	68fb      	ldr	r3, [r7, #12]
 800afca:	e853 3f00 	ldrex	r3, [r3]
 800afce:	60bb      	str	r3, [r7, #8]
   return(result);
 800afd0:	68bb      	ldr	r3, [r7, #8]
 800afd2:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800afd6:	61fb      	str	r3, [r7, #28]
 800afd8:	687b      	ldr	r3, [r7, #4]
 800afda:	681b      	ldr	r3, [r3, #0]
 800afdc:	330c      	adds	r3, #12
 800afde:	69fa      	ldr	r2, [r7, #28]
 800afe0:	61ba      	str	r2, [r7, #24]
 800afe2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800afe4:	6979      	ldr	r1, [r7, #20]
 800afe6:	69ba      	ldr	r2, [r7, #24]
 800afe8:	e841 2300 	strex	r3, r2, [r1]
 800afec:	613b      	str	r3, [r7, #16]
   return(result);
 800afee:	693b      	ldr	r3, [r7, #16]
 800aff0:	2b00      	cmp	r3, #0
 800aff2:	d1e5      	bne.n	800afc0 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800aff4:	687b      	ldr	r3, [r7, #4]
 800aff6:	2220      	movs	r2, #32
 800aff8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 800affc:	bf00      	nop
 800affe:	3724      	adds	r7, #36	; 0x24
 800b000:	46bd      	mov	sp, r7
 800b002:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b006:	4770      	bx	lr

0800b008 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b008:	b480      	push	{r7}
 800b00a:	b095      	sub	sp, #84	; 0x54
 800b00c:	af00      	add	r7, sp, #0
 800b00e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b010:	687b      	ldr	r3, [r7, #4]
 800b012:	681b      	ldr	r3, [r3, #0]
 800b014:	330c      	adds	r3, #12
 800b016:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b018:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b01a:	e853 3f00 	ldrex	r3, [r3]
 800b01e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800b020:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b022:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800b026:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b028:	687b      	ldr	r3, [r7, #4]
 800b02a:	681b      	ldr	r3, [r3, #0]
 800b02c:	330c      	adds	r3, #12
 800b02e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800b030:	643a      	str	r2, [r7, #64]	; 0x40
 800b032:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b034:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800b036:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800b038:	e841 2300 	strex	r3, r2, [r1]
 800b03c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800b03e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b040:	2b00      	cmp	r3, #0
 800b042:	d1e5      	bne.n	800b010 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b044:	687b      	ldr	r3, [r7, #4]
 800b046:	681b      	ldr	r3, [r3, #0]
 800b048:	3314      	adds	r3, #20
 800b04a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b04c:	6a3b      	ldr	r3, [r7, #32]
 800b04e:	e853 3f00 	ldrex	r3, [r3]
 800b052:	61fb      	str	r3, [r7, #28]
   return(result);
 800b054:	69fb      	ldr	r3, [r7, #28]
 800b056:	f023 0301 	bic.w	r3, r3, #1
 800b05a:	64bb      	str	r3, [r7, #72]	; 0x48
 800b05c:	687b      	ldr	r3, [r7, #4]
 800b05e:	681b      	ldr	r3, [r3, #0]
 800b060:	3314      	adds	r3, #20
 800b062:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800b064:	62fa      	str	r2, [r7, #44]	; 0x2c
 800b066:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b068:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800b06a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b06c:	e841 2300 	strex	r3, r2, [r1]
 800b070:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800b072:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b074:	2b00      	cmp	r3, #0
 800b076:	d1e5      	bne.n	800b044 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b078:	687b      	ldr	r3, [r7, #4]
 800b07a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b07c:	2b01      	cmp	r3, #1
 800b07e:	d119      	bne.n	800b0b4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b080:	687b      	ldr	r3, [r7, #4]
 800b082:	681b      	ldr	r3, [r3, #0]
 800b084:	330c      	adds	r3, #12
 800b086:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b088:	68fb      	ldr	r3, [r7, #12]
 800b08a:	e853 3f00 	ldrex	r3, [r3]
 800b08e:	60bb      	str	r3, [r7, #8]
   return(result);
 800b090:	68bb      	ldr	r3, [r7, #8]
 800b092:	f023 0310 	bic.w	r3, r3, #16
 800b096:	647b      	str	r3, [r7, #68]	; 0x44
 800b098:	687b      	ldr	r3, [r7, #4]
 800b09a:	681b      	ldr	r3, [r3, #0]
 800b09c:	330c      	adds	r3, #12
 800b09e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800b0a0:	61ba      	str	r2, [r7, #24]
 800b0a2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b0a4:	6979      	ldr	r1, [r7, #20]
 800b0a6:	69ba      	ldr	r2, [r7, #24]
 800b0a8:	e841 2300 	strex	r3, r2, [r1]
 800b0ac:	613b      	str	r3, [r7, #16]
   return(result);
 800b0ae:	693b      	ldr	r3, [r7, #16]
 800b0b0:	2b00      	cmp	r3, #0
 800b0b2:	d1e5      	bne.n	800b080 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	2220      	movs	r2, #32
 800b0b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b0bc:	687b      	ldr	r3, [r7, #4]
 800b0be:	2200      	movs	r2, #0
 800b0c0:	631a      	str	r2, [r3, #48]	; 0x30
}
 800b0c2:	bf00      	nop
 800b0c4:	3754      	adds	r7, #84	; 0x54
 800b0c6:	46bd      	mov	sp, r7
 800b0c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0cc:	4770      	bx	lr

0800b0ce <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800b0ce:	b580      	push	{r7, lr}
 800b0d0:	b084      	sub	sp, #16
 800b0d2:	af00      	add	r7, sp, #0
 800b0d4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b0d6:	687b      	ldr	r3, [r7, #4]
 800b0d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b0da:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800b0dc:	68fb      	ldr	r3, [r7, #12]
 800b0de:	2200      	movs	r2, #0
 800b0e0:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800b0e2:	68fb      	ldr	r3, [r7, #12]
 800b0e4:	2200      	movs	r2, #0
 800b0e6:	84da      	strh	r2, [r3, #38]	; 0x26

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 800b0e8:	68fb      	ldr	r3, [r7, #12]
 800b0ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b0ec:	68f8      	ldr	r0, [r7, #12]
 800b0ee:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b0f0:	bf00      	nop
 800b0f2:	3710      	adds	r7, #16
 800b0f4:	46bd      	mov	sp, r7
 800b0f6:	bd80      	pop	{r7, pc}

0800b0f8 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800b0f8:	b480      	push	{r7}
 800b0fa:	b085      	sub	sp, #20
 800b0fc:	af00      	add	r7, sp, #0
 800b0fe:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800b100:	687b      	ldr	r3, [r7, #4]
 800b102:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b106:	b2db      	uxtb	r3, r3
 800b108:	2b21      	cmp	r3, #33	; 0x21
 800b10a:	d13e      	bne.n	800b18a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b10c:	687b      	ldr	r3, [r7, #4]
 800b10e:	689b      	ldr	r3, [r3, #8]
 800b110:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b114:	d114      	bne.n	800b140 <UART_Transmit_IT+0x48>
 800b116:	687b      	ldr	r3, [r7, #4]
 800b118:	691b      	ldr	r3, [r3, #16]
 800b11a:	2b00      	cmp	r3, #0
 800b11c:	d110      	bne.n	800b140 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800b11e:	687b      	ldr	r3, [r7, #4]
 800b120:	6a1b      	ldr	r3, [r3, #32]
 800b122:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800b124:	68fb      	ldr	r3, [r7, #12]
 800b126:	881b      	ldrh	r3, [r3, #0]
 800b128:	461a      	mov	r2, r3
 800b12a:	687b      	ldr	r3, [r7, #4]
 800b12c:	681b      	ldr	r3, [r3, #0]
 800b12e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800b132:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800b134:	687b      	ldr	r3, [r7, #4]
 800b136:	6a1b      	ldr	r3, [r3, #32]
 800b138:	1c9a      	adds	r2, r3, #2
 800b13a:	687b      	ldr	r3, [r7, #4]
 800b13c:	621a      	str	r2, [r3, #32]
 800b13e:	e008      	b.n	800b152 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800b140:	687b      	ldr	r3, [r7, #4]
 800b142:	6a1b      	ldr	r3, [r3, #32]
 800b144:	1c59      	adds	r1, r3, #1
 800b146:	687a      	ldr	r2, [r7, #4]
 800b148:	6211      	str	r1, [r2, #32]
 800b14a:	781a      	ldrb	r2, [r3, #0]
 800b14c:	687b      	ldr	r3, [r7, #4]
 800b14e:	681b      	ldr	r3, [r3, #0]
 800b150:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800b152:	687b      	ldr	r3, [r7, #4]
 800b154:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800b156:	b29b      	uxth	r3, r3
 800b158:	3b01      	subs	r3, #1
 800b15a:	b29b      	uxth	r3, r3
 800b15c:	687a      	ldr	r2, [r7, #4]
 800b15e:	4619      	mov	r1, r3
 800b160:	84d1      	strh	r1, [r2, #38]	; 0x26
 800b162:	2b00      	cmp	r3, #0
 800b164:	d10f      	bne.n	800b186 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800b166:	687b      	ldr	r3, [r7, #4]
 800b168:	681b      	ldr	r3, [r3, #0]
 800b16a:	68da      	ldr	r2, [r3, #12]
 800b16c:	687b      	ldr	r3, [r7, #4]
 800b16e:	681b      	ldr	r3, [r3, #0]
 800b170:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800b174:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800b176:	687b      	ldr	r3, [r7, #4]
 800b178:	681b      	ldr	r3, [r3, #0]
 800b17a:	68da      	ldr	r2, [r3, #12]
 800b17c:	687b      	ldr	r3, [r7, #4]
 800b17e:	681b      	ldr	r3, [r3, #0]
 800b180:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b184:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800b186:	2300      	movs	r3, #0
 800b188:	e000      	b.n	800b18c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800b18a:	2302      	movs	r3, #2
  }
}
 800b18c:	4618      	mov	r0, r3
 800b18e:	3714      	adds	r7, #20
 800b190:	46bd      	mov	sp, r7
 800b192:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b196:	4770      	bx	lr

0800b198 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800b198:	b580      	push	{r7, lr}
 800b19a:	b082      	sub	sp, #8
 800b19c:	af00      	add	r7, sp, #0
 800b19e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800b1a0:	687b      	ldr	r3, [r7, #4]
 800b1a2:	681b      	ldr	r3, [r3, #0]
 800b1a4:	68da      	ldr	r2, [r3, #12]
 800b1a6:	687b      	ldr	r3, [r7, #4]
 800b1a8:	681b      	ldr	r3, [r3, #0]
 800b1aa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b1ae:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b1b0:	687b      	ldr	r3, [r7, #4]
 800b1b2:	2220      	movs	r2, #32
 800b1b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
 800b1b8:	687b      	ldr	r3, [r7, #4]
 800b1ba:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b1bc:	6878      	ldr	r0, [r7, #4]
 800b1be:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800b1c0:	2300      	movs	r3, #0
}
 800b1c2:	4618      	mov	r0, r3
 800b1c4:	3708      	adds	r7, #8
 800b1c6:	46bd      	mov	sp, r7
 800b1c8:	bd80      	pop	{r7, pc}

0800b1ca <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800b1ca:	b580      	push	{r7, lr}
 800b1cc:	b08c      	sub	sp, #48	; 0x30
 800b1ce:	af00      	add	r7, sp, #0
 800b1d0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800b1d2:	687b      	ldr	r3, [r7, #4]
 800b1d4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800b1d8:	b2db      	uxtb	r3, r3
 800b1da:	2b22      	cmp	r3, #34	; 0x22
 800b1dc:	f040 80ad 	bne.w	800b33a <UART_Receive_IT+0x170>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b1e0:	687b      	ldr	r3, [r7, #4]
 800b1e2:	689b      	ldr	r3, [r3, #8]
 800b1e4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b1e8:	d117      	bne.n	800b21a <UART_Receive_IT+0x50>
 800b1ea:	687b      	ldr	r3, [r7, #4]
 800b1ec:	691b      	ldr	r3, [r3, #16]
 800b1ee:	2b00      	cmp	r3, #0
 800b1f0:	d113      	bne.n	800b21a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800b1f2:	2300      	movs	r3, #0
 800b1f4:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800b1f6:	687b      	ldr	r3, [r7, #4]
 800b1f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b1fa:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	681b      	ldr	r3, [r3, #0]
 800b200:	685b      	ldr	r3, [r3, #4]
 800b202:	b29b      	uxth	r3, r3
 800b204:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b208:	b29a      	uxth	r2, r3
 800b20a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b20c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800b20e:	687b      	ldr	r3, [r7, #4]
 800b210:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b212:	1c9a      	adds	r2, r3, #2
 800b214:	687b      	ldr	r3, [r7, #4]
 800b216:	629a      	str	r2, [r3, #40]	; 0x28
 800b218:	e026      	b.n	800b268 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800b21a:	687b      	ldr	r3, [r7, #4]
 800b21c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b21e:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800b220:	2300      	movs	r3, #0
 800b222:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800b224:	687b      	ldr	r3, [r7, #4]
 800b226:	689b      	ldr	r3, [r3, #8]
 800b228:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b22c:	d007      	beq.n	800b23e <UART_Receive_IT+0x74>
 800b22e:	687b      	ldr	r3, [r7, #4]
 800b230:	689b      	ldr	r3, [r3, #8]
 800b232:	2b00      	cmp	r3, #0
 800b234:	d10a      	bne.n	800b24c <UART_Receive_IT+0x82>
 800b236:	687b      	ldr	r3, [r7, #4]
 800b238:	691b      	ldr	r3, [r3, #16]
 800b23a:	2b00      	cmp	r3, #0
 800b23c:	d106      	bne.n	800b24c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800b23e:	687b      	ldr	r3, [r7, #4]
 800b240:	681b      	ldr	r3, [r3, #0]
 800b242:	685b      	ldr	r3, [r3, #4]
 800b244:	b2da      	uxtb	r2, r3
 800b246:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b248:	701a      	strb	r2, [r3, #0]
 800b24a:	e008      	b.n	800b25e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800b24c:	687b      	ldr	r3, [r7, #4]
 800b24e:	681b      	ldr	r3, [r3, #0]
 800b250:	685b      	ldr	r3, [r3, #4]
 800b252:	b2db      	uxtb	r3, r3
 800b254:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b258:	b2da      	uxtb	r2, r3
 800b25a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b25c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800b25e:	687b      	ldr	r3, [r7, #4]
 800b260:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b262:	1c5a      	adds	r2, r3, #1
 800b264:	687b      	ldr	r3, [r7, #4]
 800b266:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800b268:	687b      	ldr	r3, [r7, #4]
 800b26a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800b26c:	b29b      	uxth	r3, r3
 800b26e:	3b01      	subs	r3, #1
 800b270:	b29b      	uxth	r3, r3
 800b272:	687a      	ldr	r2, [r7, #4]
 800b274:	4619      	mov	r1, r3
 800b276:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800b278:	2b00      	cmp	r3, #0
 800b27a:	d15c      	bne.n	800b336 <UART_Receive_IT+0x16c>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800b27c:	687b      	ldr	r3, [r7, #4]
 800b27e:	681b      	ldr	r3, [r3, #0]
 800b280:	68da      	ldr	r2, [r3, #12]
 800b282:	687b      	ldr	r3, [r7, #4]
 800b284:	681b      	ldr	r3, [r3, #0]
 800b286:	f022 0220 	bic.w	r2, r2, #32
 800b28a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800b28c:	687b      	ldr	r3, [r7, #4]
 800b28e:	681b      	ldr	r3, [r3, #0]
 800b290:	68da      	ldr	r2, [r3, #12]
 800b292:	687b      	ldr	r3, [r7, #4]
 800b294:	681b      	ldr	r3, [r3, #0]
 800b296:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800b29a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800b29c:	687b      	ldr	r3, [r7, #4]
 800b29e:	681b      	ldr	r3, [r3, #0]
 800b2a0:	695a      	ldr	r2, [r3, #20]
 800b2a2:	687b      	ldr	r3, [r7, #4]
 800b2a4:	681b      	ldr	r3, [r3, #0]
 800b2a6:	f022 0201 	bic.w	r2, r2, #1
 800b2aa:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800b2ac:	687b      	ldr	r3, [r7, #4]
 800b2ae:	2220      	movs	r2, #32
 800b2b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b2b4:	687b      	ldr	r3, [r7, #4]
 800b2b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b2b8:	2b01      	cmp	r3, #1
 800b2ba:	d136      	bne.n	800b32a <UART_Receive_IT+0x160>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b2bc:	687b      	ldr	r3, [r7, #4]
 800b2be:	2200      	movs	r2, #0
 800b2c0:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b2c2:	687b      	ldr	r3, [r7, #4]
 800b2c4:	681b      	ldr	r3, [r3, #0]
 800b2c6:	330c      	adds	r3, #12
 800b2c8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b2ca:	697b      	ldr	r3, [r7, #20]
 800b2cc:	e853 3f00 	ldrex	r3, [r3]
 800b2d0:	613b      	str	r3, [r7, #16]
   return(result);
 800b2d2:	693b      	ldr	r3, [r7, #16]
 800b2d4:	f023 0310 	bic.w	r3, r3, #16
 800b2d8:	627b      	str	r3, [r7, #36]	; 0x24
 800b2da:	687b      	ldr	r3, [r7, #4]
 800b2dc:	681b      	ldr	r3, [r3, #0]
 800b2de:	330c      	adds	r3, #12
 800b2e0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b2e2:	623a      	str	r2, [r7, #32]
 800b2e4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b2e6:	69f9      	ldr	r1, [r7, #28]
 800b2e8:	6a3a      	ldr	r2, [r7, #32]
 800b2ea:	e841 2300 	strex	r3, r2, [r1]
 800b2ee:	61bb      	str	r3, [r7, #24]
   return(result);
 800b2f0:	69bb      	ldr	r3, [r7, #24]
 800b2f2:	2b00      	cmp	r3, #0
 800b2f4:	d1e5      	bne.n	800b2c2 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800b2f6:	687b      	ldr	r3, [r7, #4]
 800b2f8:	681b      	ldr	r3, [r3, #0]
 800b2fa:	681b      	ldr	r3, [r3, #0]
 800b2fc:	f003 0310 	and.w	r3, r3, #16
 800b300:	2b10      	cmp	r3, #16
 800b302:	d10a      	bne.n	800b31a <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800b304:	2300      	movs	r3, #0
 800b306:	60fb      	str	r3, [r7, #12]
 800b308:	687b      	ldr	r3, [r7, #4]
 800b30a:	681b      	ldr	r3, [r3, #0]
 800b30c:	681b      	ldr	r3, [r3, #0]
 800b30e:	60fb      	str	r3, [r7, #12]
 800b310:	687b      	ldr	r3, [r7, #4]
 800b312:	681b      	ldr	r3, [r3, #0]
 800b314:	685b      	ldr	r3, [r3, #4]
 800b316:	60fb      	str	r3, [r7, #12]
 800b318:	68fb      	ldr	r3, [r7, #12]
        }

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
 800b31a:	687b      	ldr	r3, [r7, #4]
 800b31c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b31e:	687a      	ldr	r2, [r7, #4]
 800b320:	8d92      	ldrh	r2, [r2, #44]	; 0x2c
 800b322:	4611      	mov	r1, r2
 800b324:	6878      	ldr	r0, [r7, #4]
 800b326:	4798      	blx	r3
 800b328:	e003      	b.n	800b332 <UART_Receive_IT+0x168>
      else
      {
        /* Standard reception API called */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
 800b32a:	687b      	ldr	r3, [r7, #4]
 800b32c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b32e:	6878      	ldr	r0, [r7, #4]
 800b330:	4798      	blx	r3
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800b332:	2300      	movs	r3, #0
 800b334:	e002      	b.n	800b33c <UART_Receive_IT+0x172>
    }
    return HAL_OK;
 800b336:	2300      	movs	r3, #0
 800b338:	e000      	b.n	800b33c <UART_Receive_IT+0x172>
  }
  else
  {
    return HAL_BUSY;
 800b33a:	2302      	movs	r3, #2
  }
}
 800b33c:	4618      	mov	r0, r3
 800b33e:	3730      	adds	r7, #48	; 0x30
 800b340:	46bd      	mov	sp, r7
 800b342:	bd80      	pop	{r7, pc}

0800b344 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b344:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b348:	b0c0      	sub	sp, #256	; 0x100
 800b34a:	af00      	add	r7, sp, #0
 800b34c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b350:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b354:	681b      	ldr	r3, [r3, #0]
 800b356:	691b      	ldr	r3, [r3, #16]
 800b358:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800b35c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b360:	68d9      	ldr	r1, [r3, #12]
 800b362:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b366:	681a      	ldr	r2, [r3, #0]
 800b368:	ea40 0301 	orr.w	r3, r0, r1
 800b36c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800b36e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b372:	689a      	ldr	r2, [r3, #8]
 800b374:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b378:	691b      	ldr	r3, [r3, #16]
 800b37a:	431a      	orrs	r2, r3
 800b37c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b380:	695b      	ldr	r3, [r3, #20]
 800b382:	431a      	orrs	r2, r3
 800b384:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b388:	69db      	ldr	r3, [r3, #28]
 800b38a:	4313      	orrs	r3, r2
 800b38c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800b390:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b394:	681b      	ldr	r3, [r3, #0]
 800b396:	68db      	ldr	r3, [r3, #12]
 800b398:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800b39c:	f021 010c 	bic.w	r1, r1, #12
 800b3a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b3a4:	681a      	ldr	r2, [r3, #0]
 800b3a6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800b3aa:	430b      	orrs	r3, r1
 800b3ac:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800b3ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b3b2:	681b      	ldr	r3, [r3, #0]
 800b3b4:	695b      	ldr	r3, [r3, #20]
 800b3b6:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800b3ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b3be:	6999      	ldr	r1, [r3, #24]
 800b3c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b3c4:	681a      	ldr	r2, [r3, #0]
 800b3c6:	ea40 0301 	orr.w	r3, r0, r1
 800b3ca:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800b3cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b3d0:	681a      	ldr	r2, [r3, #0]
 800b3d2:	4b8f      	ldr	r3, [pc, #572]	; (800b610 <UART_SetConfig+0x2cc>)
 800b3d4:	429a      	cmp	r2, r3
 800b3d6:	d005      	beq.n	800b3e4 <UART_SetConfig+0xa0>
 800b3d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b3dc:	681a      	ldr	r2, [r3, #0]
 800b3de:	4b8d      	ldr	r3, [pc, #564]	; (800b614 <UART_SetConfig+0x2d0>)
 800b3e0:	429a      	cmp	r2, r3
 800b3e2:	d104      	bne.n	800b3ee <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800b3e4:	f7fd fa26 	bl	8008834 <HAL_RCC_GetPCLK2Freq>
 800b3e8:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800b3ec:	e003      	b.n	800b3f6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800b3ee:	f7fd fa0d 	bl	800880c <HAL_RCC_GetPCLK1Freq>
 800b3f2:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b3f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b3fa:	69db      	ldr	r3, [r3, #28]
 800b3fc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b400:	f040 810c 	bne.w	800b61c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800b404:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b408:	2200      	movs	r2, #0
 800b40a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800b40e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800b412:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800b416:	4622      	mov	r2, r4
 800b418:	462b      	mov	r3, r5
 800b41a:	1891      	adds	r1, r2, r2
 800b41c:	65b9      	str	r1, [r7, #88]	; 0x58
 800b41e:	415b      	adcs	r3, r3
 800b420:	65fb      	str	r3, [r7, #92]	; 0x5c
 800b422:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800b426:	4621      	mov	r1, r4
 800b428:	eb12 0801 	adds.w	r8, r2, r1
 800b42c:	4629      	mov	r1, r5
 800b42e:	eb43 0901 	adc.w	r9, r3, r1
 800b432:	f04f 0200 	mov.w	r2, #0
 800b436:	f04f 0300 	mov.w	r3, #0
 800b43a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800b43e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800b442:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800b446:	4690      	mov	r8, r2
 800b448:	4699      	mov	r9, r3
 800b44a:	4623      	mov	r3, r4
 800b44c:	eb18 0303 	adds.w	r3, r8, r3
 800b450:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800b454:	462b      	mov	r3, r5
 800b456:	eb49 0303 	adc.w	r3, r9, r3
 800b45a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800b45e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b462:	685b      	ldr	r3, [r3, #4]
 800b464:	2200      	movs	r2, #0
 800b466:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800b46a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800b46e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800b472:	460b      	mov	r3, r1
 800b474:	18db      	adds	r3, r3, r3
 800b476:	653b      	str	r3, [r7, #80]	; 0x50
 800b478:	4613      	mov	r3, r2
 800b47a:	eb42 0303 	adc.w	r3, r2, r3
 800b47e:	657b      	str	r3, [r7, #84]	; 0x54
 800b480:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800b484:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800b488:	f7f5 fb8a 	bl	8000ba0 <__aeabi_uldivmod>
 800b48c:	4602      	mov	r2, r0
 800b48e:	460b      	mov	r3, r1
 800b490:	4b61      	ldr	r3, [pc, #388]	; (800b618 <UART_SetConfig+0x2d4>)
 800b492:	fba3 2302 	umull	r2, r3, r3, r2
 800b496:	095b      	lsrs	r3, r3, #5
 800b498:	011c      	lsls	r4, r3, #4
 800b49a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b49e:	2200      	movs	r2, #0
 800b4a0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800b4a4:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800b4a8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800b4ac:	4642      	mov	r2, r8
 800b4ae:	464b      	mov	r3, r9
 800b4b0:	1891      	adds	r1, r2, r2
 800b4b2:	64b9      	str	r1, [r7, #72]	; 0x48
 800b4b4:	415b      	adcs	r3, r3
 800b4b6:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b4b8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800b4bc:	4641      	mov	r1, r8
 800b4be:	eb12 0a01 	adds.w	sl, r2, r1
 800b4c2:	4649      	mov	r1, r9
 800b4c4:	eb43 0b01 	adc.w	fp, r3, r1
 800b4c8:	f04f 0200 	mov.w	r2, #0
 800b4cc:	f04f 0300 	mov.w	r3, #0
 800b4d0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800b4d4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800b4d8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800b4dc:	4692      	mov	sl, r2
 800b4de:	469b      	mov	fp, r3
 800b4e0:	4643      	mov	r3, r8
 800b4e2:	eb1a 0303 	adds.w	r3, sl, r3
 800b4e6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800b4ea:	464b      	mov	r3, r9
 800b4ec:	eb4b 0303 	adc.w	r3, fp, r3
 800b4f0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800b4f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b4f8:	685b      	ldr	r3, [r3, #4]
 800b4fa:	2200      	movs	r2, #0
 800b4fc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800b500:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800b504:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800b508:	460b      	mov	r3, r1
 800b50a:	18db      	adds	r3, r3, r3
 800b50c:	643b      	str	r3, [r7, #64]	; 0x40
 800b50e:	4613      	mov	r3, r2
 800b510:	eb42 0303 	adc.w	r3, r2, r3
 800b514:	647b      	str	r3, [r7, #68]	; 0x44
 800b516:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800b51a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800b51e:	f7f5 fb3f 	bl	8000ba0 <__aeabi_uldivmod>
 800b522:	4602      	mov	r2, r0
 800b524:	460b      	mov	r3, r1
 800b526:	4611      	mov	r1, r2
 800b528:	4b3b      	ldr	r3, [pc, #236]	; (800b618 <UART_SetConfig+0x2d4>)
 800b52a:	fba3 2301 	umull	r2, r3, r3, r1
 800b52e:	095b      	lsrs	r3, r3, #5
 800b530:	2264      	movs	r2, #100	; 0x64
 800b532:	fb02 f303 	mul.w	r3, r2, r3
 800b536:	1acb      	subs	r3, r1, r3
 800b538:	00db      	lsls	r3, r3, #3
 800b53a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800b53e:	4b36      	ldr	r3, [pc, #216]	; (800b618 <UART_SetConfig+0x2d4>)
 800b540:	fba3 2302 	umull	r2, r3, r3, r2
 800b544:	095b      	lsrs	r3, r3, #5
 800b546:	005b      	lsls	r3, r3, #1
 800b548:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800b54c:	441c      	add	r4, r3
 800b54e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b552:	2200      	movs	r2, #0
 800b554:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800b558:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800b55c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800b560:	4642      	mov	r2, r8
 800b562:	464b      	mov	r3, r9
 800b564:	1891      	adds	r1, r2, r2
 800b566:	63b9      	str	r1, [r7, #56]	; 0x38
 800b568:	415b      	adcs	r3, r3
 800b56a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b56c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800b570:	4641      	mov	r1, r8
 800b572:	1851      	adds	r1, r2, r1
 800b574:	6339      	str	r1, [r7, #48]	; 0x30
 800b576:	4649      	mov	r1, r9
 800b578:	414b      	adcs	r3, r1
 800b57a:	637b      	str	r3, [r7, #52]	; 0x34
 800b57c:	f04f 0200 	mov.w	r2, #0
 800b580:	f04f 0300 	mov.w	r3, #0
 800b584:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800b588:	4659      	mov	r1, fp
 800b58a:	00cb      	lsls	r3, r1, #3
 800b58c:	4651      	mov	r1, sl
 800b58e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800b592:	4651      	mov	r1, sl
 800b594:	00ca      	lsls	r2, r1, #3
 800b596:	4610      	mov	r0, r2
 800b598:	4619      	mov	r1, r3
 800b59a:	4603      	mov	r3, r0
 800b59c:	4642      	mov	r2, r8
 800b59e:	189b      	adds	r3, r3, r2
 800b5a0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800b5a4:	464b      	mov	r3, r9
 800b5a6:	460a      	mov	r2, r1
 800b5a8:	eb42 0303 	adc.w	r3, r2, r3
 800b5ac:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800b5b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b5b4:	685b      	ldr	r3, [r3, #4]
 800b5b6:	2200      	movs	r2, #0
 800b5b8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800b5bc:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800b5c0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800b5c4:	460b      	mov	r3, r1
 800b5c6:	18db      	adds	r3, r3, r3
 800b5c8:	62bb      	str	r3, [r7, #40]	; 0x28
 800b5ca:	4613      	mov	r3, r2
 800b5cc:	eb42 0303 	adc.w	r3, r2, r3
 800b5d0:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b5d2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800b5d6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800b5da:	f7f5 fae1 	bl	8000ba0 <__aeabi_uldivmod>
 800b5de:	4602      	mov	r2, r0
 800b5e0:	460b      	mov	r3, r1
 800b5e2:	4b0d      	ldr	r3, [pc, #52]	; (800b618 <UART_SetConfig+0x2d4>)
 800b5e4:	fba3 1302 	umull	r1, r3, r3, r2
 800b5e8:	095b      	lsrs	r3, r3, #5
 800b5ea:	2164      	movs	r1, #100	; 0x64
 800b5ec:	fb01 f303 	mul.w	r3, r1, r3
 800b5f0:	1ad3      	subs	r3, r2, r3
 800b5f2:	00db      	lsls	r3, r3, #3
 800b5f4:	3332      	adds	r3, #50	; 0x32
 800b5f6:	4a08      	ldr	r2, [pc, #32]	; (800b618 <UART_SetConfig+0x2d4>)
 800b5f8:	fba2 2303 	umull	r2, r3, r2, r3
 800b5fc:	095b      	lsrs	r3, r3, #5
 800b5fe:	f003 0207 	and.w	r2, r3, #7
 800b602:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b606:	681b      	ldr	r3, [r3, #0]
 800b608:	4422      	add	r2, r4
 800b60a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800b60c:	e105      	b.n	800b81a <UART_SetConfig+0x4d6>
 800b60e:	bf00      	nop
 800b610:	40011000 	.word	0x40011000
 800b614:	40011400 	.word	0x40011400
 800b618:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800b61c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b620:	2200      	movs	r2, #0
 800b622:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800b626:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800b62a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800b62e:	4642      	mov	r2, r8
 800b630:	464b      	mov	r3, r9
 800b632:	1891      	adds	r1, r2, r2
 800b634:	6239      	str	r1, [r7, #32]
 800b636:	415b      	adcs	r3, r3
 800b638:	627b      	str	r3, [r7, #36]	; 0x24
 800b63a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800b63e:	4641      	mov	r1, r8
 800b640:	1854      	adds	r4, r2, r1
 800b642:	4649      	mov	r1, r9
 800b644:	eb43 0501 	adc.w	r5, r3, r1
 800b648:	f04f 0200 	mov.w	r2, #0
 800b64c:	f04f 0300 	mov.w	r3, #0
 800b650:	00eb      	lsls	r3, r5, #3
 800b652:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800b656:	00e2      	lsls	r2, r4, #3
 800b658:	4614      	mov	r4, r2
 800b65a:	461d      	mov	r5, r3
 800b65c:	4643      	mov	r3, r8
 800b65e:	18e3      	adds	r3, r4, r3
 800b660:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800b664:	464b      	mov	r3, r9
 800b666:	eb45 0303 	adc.w	r3, r5, r3
 800b66a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800b66e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b672:	685b      	ldr	r3, [r3, #4]
 800b674:	2200      	movs	r2, #0
 800b676:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800b67a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800b67e:	f04f 0200 	mov.w	r2, #0
 800b682:	f04f 0300 	mov.w	r3, #0
 800b686:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800b68a:	4629      	mov	r1, r5
 800b68c:	008b      	lsls	r3, r1, #2
 800b68e:	4621      	mov	r1, r4
 800b690:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800b694:	4621      	mov	r1, r4
 800b696:	008a      	lsls	r2, r1, #2
 800b698:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800b69c:	f7f5 fa80 	bl	8000ba0 <__aeabi_uldivmod>
 800b6a0:	4602      	mov	r2, r0
 800b6a2:	460b      	mov	r3, r1
 800b6a4:	4b60      	ldr	r3, [pc, #384]	; (800b828 <UART_SetConfig+0x4e4>)
 800b6a6:	fba3 2302 	umull	r2, r3, r3, r2
 800b6aa:	095b      	lsrs	r3, r3, #5
 800b6ac:	011c      	lsls	r4, r3, #4
 800b6ae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b6b2:	2200      	movs	r2, #0
 800b6b4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800b6b8:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800b6bc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800b6c0:	4642      	mov	r2, r8
 800b6c2:	464b      	mov	r3, r9
 800b6c4:	1891      	adds	r1, r2, r2
 800b6c6:	61b9      	str	r1, [r7, #24]
 800b6c8:	415b      	adcs	r3, r3
 800b6ca:	61fb      	str	r3, [r7, #28]
 800b6cc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800b6d0:	4641      	mov	r1, r8
 800b6d2:	1851      	adds	r1, r2, r1
 800b6d4:	6139      	str	r1, [r7, #16]
 800b6d6:	4649      	mov	r1, r9
 800b6d8:	414b      	adcs	r3, r1
 800b6da:	617b      	str	r3, [r7, #20]
 800b6dc:	f04f 0200 	mov.w	r2, #0
 800b6e0:	f04f 0300 	mov.w	r3, #0
 800b6e4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800b6e8:	4659      	mov	r1, fp
 800b6ea:	00cb      	lsls	r3, r1, #3
 800b6ec:	4651      	mov	r1, sl
 800b6ee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800b6f2:	4651      	mov	r1, sl
 800b6f4:	00ca      	lsls	r2, r1, #3
 800b6f6:	4610      	mov	r0, r2
 800b6f8:	4619      	mov	r1, r3
 800b6fa:	4603      	mov	r3, r0
 800b6fc:	4642      	mov	r2, r8
 800b6fe:	189b      	adds	r3, r3, r2
 800b700:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800b704:	464b      	mov	r3, r9
 800b706:	460a      	mov	r2, r1
 800b708:	eb42 0303 	adc.w	r3, r2, r3
 800b70c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800b710:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b714:	685b      	ldr	r3, [r3, #4]
 800b716:	2200      	movs	r2, #0
 800b718:	67bb      	str	r3, [r7, #120]	; 0x78
 800b71a:	67fa      	str	r2, [r7, #124]	; 0x7c
 800b71c:	f04f 0200 	mov.w	r2, #0
 800b720:	f04f 0300 	mov.w	r3, #0
 800b724:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800b728:	4649      	mov	r1, r9
 800b72a:	008b      	lsls	r3, r1, #2
 800b72c:	4641      	mov	r1, r8
 800b72e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800b732:	4641      	mov	r1, r8
 800b734:	008a      	lsls	r2, r1, #2
 800b736:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800b73a:	f7f5 fa31 	bl	8000ba0 <__aeabi_uldivmod>
 800b73e:	4602      	mov	r2, r0
 800b740:	460b      	mov	r3, r1
 800b742:	4b39      	ldr	r3, [pc, #228]	; (800b828 <UART_SetConfig+0x4e4>)
 800b744:	fba3 1302 	umull	r1, r3, r3, r2
 800b748:	095b      	lsrs	r3, r3, #5
 800b74a:	2164      	movs	r1, #100	; 0x64
 800b74c:	fb01 f303 	mul.w	r3, r1, r3
 800b750:	1ad3      	subs	r3, r2, r3
 800b752:	011b      	lsls	r3, r3, #4
 800b754:	3332      	adds	r3, #50	; 0x32
 800b756:	4a34      	ldr	r2, [pc, #208]	; (800b828 <UART_SetConfig+0x4e4>)
 800b758:	fba2 2303 	umull	r2, r3, r2, r3
 800b75c:	095b      	lsrs	r3, r3, #5
 800b75e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b762:	441c      	add	r4, r3
 800b764:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b768:	2200      	movs	r2, #0
 800b76a:	673b      	str	r3, [r7, #112]	; 0x70
 800b76c:	677a      	str	r2, [r7, #116]	; 0x74
 800b76e:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800b772:	4642      	mov	r2, r8
 800b774:	464b      	mov	r3, r9
 800b776:	1891      	adds	r1, r2, r2
 800b778:	60b9      	str	r1, [r7, #8]
 800b77a:	415b      	adcs	r3, r3
 800b77c:	60fb      	str	r3, [r7, #12]
 800b77e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800b782:	4641      	mov	r1, r8
 800b784:	1851      	adds	r1, r2, r1
 800b786:	6039      	str	r1, [r7, #0]
 800b788:	4649      	mov	r1, r9
 800b78a:	414b      	adcs	r3, r1
 800b78c:	607b      	str	r3, [r7, #4]
 800b78e:	f04f 0200 	mov.w	r2, #0
 800b792:	f04f 0300 	mov.w	r3, #0
 800b796:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800b79a:	4659      	mov	r1, fp
 800b79c:	00cb      	lsls	r3, r1, #3
 800b79e:	4651      	mov	r1, sl
 800b7a0:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800b7a4:	4651      	mov	r1, sl
 800b7a6:	00ca      	lsls	r2, r1, #3
 800b7a8:	4610      	mov	r0, r2
 800b7aa:	4619      	mov	r1, r3
 800b7ac:	4603      	mov	r3, r0
 800b7ae:	4642      	mov	r2, r8
 800b7b0:	189b      	adds	r3, r3, r2
 800b7b2:	66bb      	str	r3, [r7, #104]	; 0x68
 800b7b4:	464b      	mov	r3, r9
 800b7b6:	460a      	mov	r2, r1
 800b7b8:	eb42 0303 	adc.w	r3, r2, r3
 800b7bc:	66fb      	str	r3, [r7, #108]	; 0x6c
 800b7be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b7c2:	685b      	ldr	r3, [r3, #4]
 800b7c4:	2200      	movs	r2, #0
 800b7c6:	663b      	str	r3, [r7, #96]	; 0x60
 800b7c8:	667a      	str	r2, [r7, #100]	; 0x64
 800b7ca:	f04f 0200 	mov.w	r2, #0
 800b7ce:	f04f 0300 	mov.w	r3, #0
 800b7d2:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800b7d6:	4649      	mov	r1, r9
 800b7d8:	008b      	lsls	r3, r1, #2
 800b7da:	4641      	mov	r1, r8
 800b7dc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800b7e0:	4641      	mov	r1, r8
 800b7e2:	008a      	lsls	r2, r1, #2
 800b7e4:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800b7e8:	f7f5 f9da 	bl	8000ba0 <__aeabi_uldivmod>
 800b7ec:	4602      	mov	r2, r0
 800b7ee:	460b      	mov	r3, r1
 800b7f0:	4b0d      	ldr	r3, [pc, #52]	; (800b828 <UART_SetConfig+0x4e4>)
 800b7f2:	fba3 1302 	umull	r1, r3, r3, r2
 800b7f6:	095b      	lsrs	r3, r3, #5
 800b7f8:	2164      	movs	r1, #100	; 0x64
 800b7fa:	fb01 f303 	mul.w	r3, r1, r3
 800b7fe:	1ad3      	subs	r3, r2, r3
 800b800:	011b      	lsls	r3, r3, #4
 800b802:	3332      	adds	r3, #50	; 0x32
 800b804:	4a08      	ldr	r2, [pc, #32]	; (800b828 <UART_SetConfig+0x4e4>)
 800b806:	fba2 2303 	umull	r2, r3, r2, r3
 800b80a:	095b      	lsrs	r3, r3, #5
 800b80c:	f003 020f 	and.w	r2, r3, #15
 800b810:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b814:	681b      	ldr	r3, [r3, #0]
 800b816:	4422      	add	r2, r4
 800b818:	609a      	str	r2, [r3, #8]
}
 800b81a:	bf00      	nop
 800b81c:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800b820:	46bd      	mov	sp, r7
 800b822:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b826:	bf00      	nop
 800b828:	51eb851f 	.word	0x51eb851f

0800b82c <__errno>:
 800b82c:	4b01      	ldr	r3, [pc, #4]	; (800b834 <__errno+0x8>)
 800b82e:	6818      	ldr	r0, [r3, #0]
 800b830:	4770      	bx	lr
 800b832:	bf00      	nop
 800b834:	20000288 	.word	0x20000288

0800b838 <__libc_init_array>:
 800b838:	b570      	push	{r4, r5, r6, lr}
 800b83a:	4d0d      	ldr	r5, [pc, #52]	; (800b870 <__libc_init_array+0x38>)
 800b83c:	4c0d      	ldr	r4, [pc, #52]	; (800b874 <__libc_init_array+0x3c>)
 800b83e:	1b64      	subs	r4, r4, r5
 800b840:	10a4      	asrs	r4, r4, #2
 800b842:	2600      	movs	r6, #0
 800b844:	42a6      	cmp	r6, r4
 800b846:	d109      	bne.n	800b85c <__libc_init_array+0x24>
 800b848:	4d0b      	ldr	r5, [pc, #44]	; (800b878 <__libc_init_array+0x40>)
 800b84a:	4c0c      	ldr	r4, [pc, #48]	; (800b87c <__libc_init_array+0x44>)
 800b84c:	f001 ff86 	bl	800d75c <_init>
 800b850:	1b64      	subs	r4, r4, r5
 800b852:	10a4      	asrs	r4, r4, #2
 800b854:	2600      	movs	r6, #0
 800b856:	42a6      	cmp	r6, r4
 800b858:	d105      	bne.n	800b866 <__libc_init_array+0x2e>
 800b85a:	bd70      	pop	{r4, r5, r6, pc}
 800b85c:	f855 3b04 	ldr.w	r3, [r5], #4
 800b860:	4798      	blx	r3
 800b862:	3601      	adds	r6, #1
 800b864:	e7ee      	b.n	800b844 <__libc_init_array+0xc>
 800b866:	f855 3b04 	ldr.w	r3, [r5], #4
 800b86a:	4798      	blx	r3
 800b86c:	3601      	adds	r6, #1
 800b86e:	e7f2      	b.n	800b856 <__libc_init_array+0x1e>
 800b870:	0800dbc0 	.word	0x0800dbc0
 800b874:	0800dbc0 	.word	0x0800dbc0
 800b878:	0800dbc0 	.word	0x0800dbc0
 800b87c:	0800dbc4 	.word	0x0800dbc4

0800b880 <memcpy>:
 800b880:	440a      	add	r2, r1
 800b882:	4291      	cmp	r1, r2
 800b884:	f100 33ff 	add.w	r3, r0, #4294967295
 800b888:	d100      	bne.n	800b88c <memcpy+0xc>
 800b88a:	4770      	bx	lr
 800b88c:	b510      	push	{r4, lr}
 800b88e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b892:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b896:	4291      	cmp	r1, r2
 800b898:	d1f9      	bne.n	800b88e <memcpy+0xe>
 800b89a:	bd10      	pop	{r4, pc}

0800b89c <memset>:
 800b89c:	4402      	add	r2, r0
 800b89e:	4603      	mov	r3, r0
 800b8a0:	4293      	cmp	r3, r2
 800b8a2:	d100      	bne.n	800b8a6 <memset+0xa>
 800b8a4:	4770      	bx	lr
 800b8a6:	f803 1b01 	strb.w	r1, [r3], #1
 800b8aa:	e7f9      	b.n	800b8a0 <memset+0x4>

0800b8ac <cosf>:
 800b8ac:	ee10 3a10 	vmov	r3, s0
 800b8b0:	b507      	push	{r0, r1, r2, lr}
 800b8b2:	4a1e      	ldr	r2, [pc, #120]	; (800b92c <cosf+0x80>)
 800b8b4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b8b8:	4293      	cmp	r3, r2
 800b8ba:	dc06      	bgt.n	800b8ca <cosf+0x1e>
 800b8bc:	eddf 0a1c 	vldr	s1, [pc, #112]	; 800b930 <cosf+0x84>
 800b8c0:	b003      	add	sp, #12
 800b8c2:	f85d eb04 	ldr.w	lr, [sp], #4
 800b8c6:	f001 ba9b 	b.w	800ce00 <__kernel_cosf>
 800b8ca:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800b8ce:	db04      	blt.n	800b8da <cosf+0x2e>
 800b8d0:	ee30 0a40 	vsub.f32	s0, s0, s0
 800b8d4:	b003      	add	sp, #12
 800b8d6:	f85d fb04 	ldr.w	pc, [sp], #4
 800b8da:	4668      	mov	r0, sp
 800b8dc:	f001 f954 	bl	800cb88 <__ieee754_rem_pio2f>
 800b8e0:	f000 0003 	and.w	r0, r0, #3
 800b8e4:	2801      	cmp	r0, #1
 800b8e6:	d009      	beq.n	800b8fc <cosf+0x50>
 800b8e8:	2802      	cmp	r0, #2
 800b8ea:	d010      	beq.n	800b90e <cosf+0x62>
 800b8ec:	b9b0      	cbnz	r0, 800b91c <cosf+0x70>
 800b8ee:	eddd 0a01 	vldr	s1, [sp, #4]
 800b8f2:	ed9d 0a00 	vldr	s0, [sp]
 800b8f6:	f001 fa83 	bl	800ce00 <__kernel_cosf>
 800b8fa:	e7eb      	b.n	800b8d4 <cosf+0x28>
 800b8fc:	eddd 0a01 	vldr	s1, [sp, #4]
 800b900:	ed9d 0a00 	vldr	s0, [sp]
 800b904:	f001 fd52 	bl	800d3ac <__kernel_sinf>
 800b908:	eeb1 0a40 	vneg.f32	s0, s0
 800b90c:	e7e2      	b.n	800b8d4 <cosf+0x28>
 800b90e:	eddd 0a01 	vldr	s1, [sp, #4]
 800b912:	ed9d 0a00 	vldr	s0, [sp]
 800b916:	f001 fa73 	bl	800ce00 <__kernel_cosf>
 800b91a:	e7f5      	b.n	800b908 <cosf+0x5c>
 800b91c:	eddd 0a01 	vldr	s1, [sp, #4]
 800b920:	ed9d 0a00 	vldr	s0, [sp]
 800b924:	2001      	movs	r0, #1
 800b926:	f001 fd41 	bl	800d3ac <__kernel_sinf>
 800b92a:	e7d3      	b.n	800b8d4 <cosf+0x28>
 800b92c:	3f490fd8 	.word	0x3f490fd8
 800b930:	00000000 	.word	0x00000000

0800b934 <sinf>:
 800b934:	ee10 3a10 	vmov	r3, s0
 800b938:	b507      	push	{r0, r1, r2, lr}
 800b93a:	4a1f      	ldr	r2, [pc, #124]	; (800b9b8 <sinf+0x84>)
 800b93c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b940:	4293      	cmp	r3, r2
 800b942:	dc07      	bgt.n	800b954 <sinf+0x20>
 800b944:	eddf 0a1d 	vldr	s1, [pc, #116]	; 800b9bc <sinf+0x88>
 800b948:	2000      	movs	r0, #0
 800b94a:	b003      	add	sp, #12
 800b94c:	f85d eb04 	ldr.w	lr, [sp], #4
 800b950:	f001 bd2c 	b.w	800d3ac <__kernel_sinf>
 800b954:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800b958:	db04      	blt.n	800b964 <sinf+0x30>
 800b95a:	ee30 0a40 	vsub.f32	s0, s0, s0
 800b95e:	b003      	add	sp, #12
 800b960:	f85d fb04 	ldr.w	pc, [sp], #4
 800b964:	4668      	mov	r0, sp
 800b966:	f001 f90f 	bl	800cb88 <__ieee754_rem_pio2f>
 800b96a:	f000 0003 	and.w	r0, r0, #3
 800b96e:	2801      	cmp	r0, #1
 800b970:	d00a      	beq.n	800b988 <sinf+0x54>
 800b972:	2802      	cmp	r0, #2
 800b974:	d00f      	beq.n	800b996 <sinf+0x62>
 800b976:	b9c0      	cbnz	r0, 800b9aa <sinf+0x76>
 800b978:	eddd 0a01 	vldr	s1, [sp, #4]
 800b97c:	ed9d 0a00 	vldr	s0, [sp]
 800b980:	2001      	movs	r0, #1
 800b982:	f001 fd13 	bl	800d3ac <__kernel_sinf>
 800b986:	e7ea      	b.n	800b95e <sinf+0x2a>
 800b988:	eddd 0a01 	vldr	s1, [sp, #4]
 800b98c:	ed9d 0a00 	vldr	s0, [sp]
 800b990:	f001 fa36 	bl	800ce00 <__kernel_cosf>
 800b994:	e7e3      	b.n	800b95e <sinf+0x2a>
 800b996:	eddd 0a01 	vldr	s1, [sp, #4]
 800b99a:	ed9d 0a00 	vldr	s0, [sp]
 800b99e:	2001      	movs	r0, #1
 800b9a0:	f001 fd04 	bl	800d3ac <__kernel_sinf>
 800b9a4:	eeb1 0a40 	vneg.f32	s0, s0
 800b9a8:	e7d9      	b.n	800b95e <sinf+0x2a>
 800b9aa:	eddd 0a01 	vldr	s1, [sp, #4]
 800b9ae:	ed9d 0a00 	vldr	s0, [sp]
 800b9b2:	f001 fa25 	bl	800ce00 <__kernel_cosf>
 800b9b6:	e7f5      	b.n	800b9a4 <sinf+0x70>
 800b9b8:	3f490fd8 	.word	0x3f490fd8
 800b9bc:	00000000 	.word	0x00000000

0800b9c0 <acos>:
 800b9c0:	b538      	push	{r3, r4, r5, lr}
 800b9c2:	ed2d 8b02 	vpush	{d8}
 800b9c6:	ec55 4b10 	vmov	r4, r5, d0
 800b9ca:	f000 f89d 	bl	800bb08 <__ieee754_acos>
 800b9ce:	4622      	mov	r2, r4
 800b9d0:	462b      	mov	r3, r5
 800b9d2:	4620      	mov	r0, r4
 800b9d4:	4629      	mov	r1, r5
 800b9d6:	eeb0 8a40 	vmov.f32	s16, s0
 800b9da:	eef0 8a60 	vmov.f32	s17, s1
 800b9de:	f7f5 f851 	bl	8000a84 <__aeabi_dcmpun>
 800b9e2:	b9a8      	cbnz	r0, 800ba10 <acos+0x50>
 800b9e4:	ec45 4b10 	vmov	d0, r4, r5
 800b9e8:	f001 fd58 	bl	800d49c <fabs>
 800b9ec:	4b0c      	ldr	r3, [pc, #48]	; (800ba20 <acos+0x60>)
 800b9ee:	ec51 0b10 	vmov	r0, r1, d0
 800b9f2:	2200      	movs	r2, #0
 800b9f4:	f7f5 f83c 	bl	8000a70 <__aeabi_dcmpgt>
 800b9f8:	b150      	cbz	r0, 800ba10 <acos+0x50>
 800b9fa:	f7ff ff17 	bl	800b82c <__errno>
 800b9fe:	ecbd 8b02 	vpop	{d8}
 800ba02:	2321      	movs	r3, #33	; 0x21
 800ba04:	6003      	str	r3, [r0, #0]
 800ba06:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ba0a:	4806      	ldr	r0, [pc, #24]	; (800ba24 <acos+0x64>)
 800ba0c:	f001 bd5c 	b.w	800d4c8 <nan>
 800ba10:	eeb0 0a48 	vmov.f32	s0, s16
 800ba14:	eef0 0a68 	vmov.f32	s1, s17
 800ba18:	ecbd 8b02 	vpop	{d8}
 800ba1c:	bd38      	pop	{r3, r4, r5, pc}
 800ba1e:	bf00      	nop
 800ba20:	3ff00000 	.word	0x3ff00000
 800ba24:	0800d7b0 	.word	0x0800d7b0

0800ba28 <pow>:
 800ba28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ba2a:	ed2d 8b02 	vpush	{d8}
 800ba2e:	eeb0 8a40 	vmov.f32	s16, s0
 800ba32:	eef0 8a60 	vmov.f32	s17, s1
 800ba36:	ec55 4b11 	vmov	r4, r5, d1
 800ba3a:	f000 fac5 	bl	800bfc8 <__ieee754_pow>
 800ba3e:	4622      	mov	r2, r4
 800ba40:	462b      	mov	r3, r5
 800ba42:	4620      	mov	r0, r4
 800ba44:	4629      	mov	r1, r5
 800ba46:	ec57 6b10 	vmov	r6, r7, d0
 800ba4a:	f7f5 f81b 	bl	8000a84 <__aeabi_dcmpun>
 800ba4e:	2800      	cmp	r0, #0
 800ba50:	d13b      	bne.n	800baca <pow+0xa2>
 800ba52:	ec51 0b18 	vmov	r0, r1, d8
 800ba56:	2200      	movs	r2, #0
 800ba58:	2300      	movs	r3, #0
 800ba5a:	f7f4 ffe1 	bl	8000a20 <__aeabi_dcmpeq>
 800ba5e:	b1b8      	cbz	r0, 800ba90 <pow+0x68>
 800ba60:	2200      	movs	r2, #0
 800ba62:	2300      	movs	r3, #0
 800ba64:	4620      	mov	r0, r4
 800ba66:	4629      	mov	r1, r5
 800ba68:	f7f4 ffda 	bl	8000a20 <__aeabi_dcmpeq>
 800ba6c:	2800      	cmp	r0, #0
 800ba6e:	d146      	bne.n	800bafe <pow+0xd6>
 800ba70:	ec45 4b10 	vmov	d0, r4, r5
 800ba74:	f001 fd1b 	bl	800d4ae <finite>
 800ba78:	b338      	cbz	r0, 800baca <pow+0xa2>
 800ba7a:	2200      	movs	r2, #0
 800ba7c:	2300      	movs	r3, #0
 800ba7e:	4620      	mov	r0, r4
 800ba80:	4629      	mov	r1, r5
 800ba82:	f7f4 ffd7 	bl	8000a34 <__aeabi_dcmplt>
 800ba86:	b300      	cbz	r0, 800baca <pow+0xa2>
 800ba88:	f7ff fed0 	bl	800b82c <__errno>
 800ba8c:	2322      	movs	r3, #34	; 0x22
 800ba8e:	e01b      	b.n	800bac8 <pow+0xa0>
 800ba90:	ec47 6b10 	vmov	d0, r6, r7
 800ba94:	f001 fd0b 	bl	800d4ae <finite>
 800ba98:	b9e0      	cbnz	r0, 800bad4 <pow+0xac>
 800ba9a:	eeb0 0a48 	vmov.f32	s0, s16
 800ba9e:	eef0 0a68 	vmov.f32	s1, s17
 800baa2:	f001 fd04 	bl	800d4ae <finite>
 800baa6:	b1a8      	cbz	r0, 800bad4 <pow+0xac>
 800baa8:	ec45 4b10 	vmov	d0, r4, r5
 800baac:	f001 fcff 	bl	800d4ae <finite>
 800bab0:	b180      	cbz	r0, 800bad4 <pow+0xac>
 800bab2:	4632      	mov	r2, r6
 800bab4:	463b      	mov	r3, r7
 800bab6:	4630      	mov	r0, r6
 800bab8:	4639      	mov	r1, r7
 800baba:	f7f4 ffe3 	bl	8000a84 <__aeabi_dcmpun>
 800babe:	2800      	cmp	r0, #0
 800bac0:	d0e2      	beq.n	800ba88 <pow+0x60>
 800bac2:	f7ff feb3 	bl	800b82c <__errno>
 800bac6:	2321      	movs	r3, #33	; 0x21
 800bac8:	6003      	str	r3, [r0, #0]
 800baca:	ecbd 8b02 	vpop	{d8}
 800bace:	ec47 6b10 	vmov	d0, r6, r7
 800bad2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bad4:	2200      	movs	r2, #0
 800bad6:	2300      	movs	r3, #0
 800bad8:	4630      	mov	r0, r6
 800bada:	4639      	mov	r1, r7
 800badc:	f7f4 ffa0 	bl	8000a20 <__aeabi_dcmpeq>
 800bae0:	2800      	cmp	r0, #0
 800bae2:	d0f2      	beq.n	800baca <pow+0xa2>
 800bae4:	eeb0 0a48 	vmov.f32	s0, s16
 800bae8:	eef0 0a68 	vmov.f32	s1, s17
 800baec:	f001 fcdf 	bl	800d4ae <finite>
 800baf0:	2800      	cmp	r0, #0
 800baf2:	d0ea      	beq.n	800baca <pow+0xa2>
 800baf4:	ec45 4b10 	vmov	d0, r4, r5
 800baf8:	f001 fcd9 	bl	800d4ae <finite>
 800bafc:	e7c3      	b.n	800ba86 <pow+0x5e>
 800bafe:	4f01      	ldr	r7, [pc, #4]	; (800bb04 <pow+0xdc>)
 800bb00:	2600      	movs	r6, #0
 800bb02:	e7e2      	b.n	800baca <pow+0xa2>
 800bb04:	3ff00000 	.word	0x3ff00000

0800bb08 <__ieee754_acos>:
 800bb08:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb0c:	ec55 4b10 	vmov	r4, r5, d0
 800bb10:	49b7      	ldr	r1, [pc, #732]	; (800bdf0 <__ieee754_acos+0x2e8>)
 800bb12:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800bb16:	428b      	cmp	r3, r1
 800bb18:	dd1b      	ble.n	800bb52 <__ieee754_acos+0x4a>
 800bb1a:	f103 4340 	add.w	r3, r3, #3221225472	; 0xc0000000
 800bb1e:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800bb22:	4323      	orrs	r3, r4
 800bb24:	d106      	bne.n	800bb34 <__ieee754_acos+0x2c>
 800bb26:	2d00      	cmp	r5, #0
 800bb28:	f300 8211 	bgt.w	800bf4e <__ieee754_acos+0x446>
 800bb2c:	ed9f 0b96 	vldr	d0, [pc, #600]	; 800bd88 <__ieee754_acos+0x280>
 800bb30:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb34:	ee10 2a10 	vmov	r2, s0
 800bb38:	462b      	mov	r3, r5
 800bb3a:	ee10 0a10 	vmov	r0, s0
 800bb3e:	4629      	mov	r1, r5
 800bb40:	f7f4 fb4e 	bl	80001e0 <__aeabi_dsub>
 800bb44:	4602      	mov	r2, r0
 800bb46:	460b      	mov	r3, r1
 800bb48:	f7f4 fe2c 	bl	80007a4 <__aeabi_ddiv>
 800bb4c:	ec41 0b10 	vmov	d0, r0, r1
 800bb50:	e7ee      	b.n	800bb30 <__ieee754_acos+0x28>
 800bb52:	49a8      	ldr	r1, [pc, #672]	; (800bdf4 <__ieee754_acos+0x2ec>)
 800bb54:	428b      	cmp	r3, r1
 800bb56:	f300 8087 	bgt.w	800bc68 <__ieee754_acos+0x160>
 800bb5a:	4aa7      	ldr	r2, [pc, #668]	; (800bdf8 <__ieee754_acos+0x2f0>)
 800bb5c:	4293      	cmp	r3, r2
 800bb5e:	f340 81f9 	ble.w	800bf54 <__ieee754_acos+0x44c>
 800bb62:	ee10 2a10 	vmov	r2, s0
 800bb66:	ee10 0a10 	vmov	r0, s0
 800bb6a:	462b      	mov	r3, r5
 800bb6c:	4629      	mov	r1, r5
 800bb6e:	f7f4 fcef 	bl	8000550 <__aeabi_dmul>
 800bb72:	a387      	add	r3, pc, #540	; (adr r3, 800bd90 <__ieee754_acos+0x288>)
 800bb74:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb78:	4606      	mov	r6, r0
 800bb7a:	460f      	mov	r7, r1
 800bb7c:	f7f4 fce8 	bl	8000550 <__aeabi_dmul>
 800bb80:	a385      	add	r3, pc, #532	; (adr r3, 800bd98 <__ieee754_acos+0x290>)
 800bb82:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb86:	f7f4 fb2d 	bl	80001e4 <__adddf3>
 800bb8a:	4632      	mov	r2, r6
 800bb8c:	463b      	mov	r3, r7
 800bb8e:	f7f4 fcdf 	bl	8000550 <__aeabi_dmul>
 800bb92:	a383      	add	r3, pc, #524	; (adr r3, 800bda0 <__ieee754_acos+0x298>)
 800bb94:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb98:	f7f4 fb22 	bl	80001e0 <__aeabi_dsub>
 800bb9c:	4632      	mov	r2, r6
 800bb9e:	463b      	mov	r3, r7
 800bba0:	f7f4 fcd6 	bl	8000550 <__aeabi_dmul>
 800bba4:	a380      	add	r3, pc, #512	; (adr r3, 800bda8 <__ieee754_acos+0x2a0>)
 800bba6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbaa:	f7f4 fb1b 	bl	80001e4 <__adddf3>
 800bbae:	4632      	mov	r2, r6
 800bbb0:	463b      	mov	r3, r7
 800bbb2:	f7f4 fccd 	bl	8000550 <__aeabi_dmul>
 800bbb6:	a37e      	add	r3, pc, #504	; (adr r3, 800bdb0 <__ieee754_acos+0x2a8>)
 800bbb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbbc:	f7f4 fb10 	bl	80001e0 <__aeabi_dsub>
 800bbc0:	4632      	mov	r2, r6
 800bbc2:	463b      	mov	r3, r7
 800bbc4:	f7f4 fcc4 	bl	8000550 <__aeabi_dmul>
 800bbc8:	a37b      	add	r3, pc, #492	; (adr r3, 800bdb8 <__ieee754_acos+0x2b0>)
 800bbca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbce:	f7f4 fb09 	bl	80001e4 <__adddf3>
 800bbd2:	4632      	mov	r2, r6
 800bbd4:	463b      	mov	r3, r7
 800bbd6:	f7f4 fcbb 	bl	8000550 <__aeabi_dmul>
 800bbda:	a379      	add	r3, pc, #484	; (adr r3, 800bdc0 <__ieee754_acos+0x2b8>)
 800bbdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbe0:	4680      	mov	r8, r0
 800bbe2:	4689      	mov	r9, r1
 800bbe4:	4630      	mov	r0, r6
 800bbe6:	4639      	mov	r1, r7
 800bbe8:	f7f4 fcb2 	bl	8000550 <__aeabi_dmul>
 800bbec:	a376      	add	r3, pc, #472	; (adr r3, 800bdc8 <__ieee754_acos+0x2c0>)
 800bbee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbf2:	f7f4 faf5 	bl	80001e0 <__aeabi_dsub>
 800bbf6:	4632      	mov	r2, r6
 800bbf8:	463b      	mov	r3, r7
 800bbfa:	f7f4 fca9 	bl	8000550 <__aeabi_dmul>
 800bbfe:	a374      	add	r3, pc, #464	; (adr r3, 800bdd0 <__ieee754_acos+0x2c8>)
 800bc00:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc04:	f7f4 faee 	bl	80001e4 <__adddf3>
 800bc08:	4632      	mov	r2, r6
 800bc0a:	463b      	mov	r3, r7
 800bc0c:	f7f4 fca0 	bl	8000550 <__aeabi_dmul>
 800bc10:	a371      	add	r3, pc, #452	; (adr r3, 800bdd8 <__ieee754_acos+0x2d0>)
 800bc12:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc16:	f7f4 fae3 	bl	80001e0 <__aeabi_dsub>
 800bc1a:	4632      	mov	r2, r6
 800bc1c:	463b      	mov	r3, r7
 800bc1e:	f7f4 fc97 	bl	8000550 <__aeabi_dmul>
 800bc22:	4b76      	ldr	r3, [pc, #472]	; (800bdfc <__ieee754_acos+0x2f4>)
 800bc24:	2200      	movs	r2, #0
 800bc26:	f7f4 fadd 	bl	80001e4 <__adddf3>
 800bc2a:	4602      	mov	r2, r0
 800bc2c:	460b      	mov	r3, r1
 800bc2e:	4640      	mov	r0, r8
 800bc30:	4649      	mov	r1, r9
 800bc32:	f7f4 fdb7 	bl	80007a4 <__aeabi_ddiv>
 800bc36:	4622      	mov	r2, r4
 800bc38:	462b      	mov	r3, r5
 800bc3a:	f7f4 fc89 	bl	8000550 <__aeabi_dmul>
 800bc3e:	4602      	mov	r2, r0
 800bc40:	460b      	mov	r3, r1
 800bc42:	a167      	add	r1, pc, #412	; (adr r1, 800bde0 <__ieee754_acos+0x2d8>)
 800bc44:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bc48:	f7f4 faca 	bl	80001e0 <__aeabi_dsub>
 800bc4c:	4602      	mov	r2, r0
 800bc4e:	460b      	mov	r3, r1
 800bc50:	4620      	mov	r0, r4
 800bc52:	4629      	mov	r1, r5
 800bc54:	f7f4 fac4 	bl	80001e0 <__aeabi_dsub>
 800bc58:	4602      	mov	r2, r0
 800bc5a:	460b      	mov	r3, r1
 800bc5c:	a162      	add	r1, pc, #392	; (adr r1, 800bde8 <__ieee754_acos+0x2e0>)
 800bc5e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bc62:	f7f4 fabd 	bl	80001e0 <__aeabi_dsub>
 800bc66:	e771      	b.n	800bb4c <__ieee754_acos+0x44>
 800bc68:	2d00      	cmp	r5, #0
 800bc6a:	f280 80cb 	bge.w	800be04 <__ieee754_acos+0x2fc>
 800bc6e:	ee10 0a10 	vmov	r0, s0
 800bc72:	4b62      	ldr	r3, [pc, #392]	; (800bdfc <__ieee754_acos+0x2f4>)
 800bc74:	2200      	movs	r2, #0
 800bc76:	4629      	mov	r1, r5
 800bc78:	f7f4 fab4 	bl	80001e4 <__adddf3>
 800bc7c:	4b60      	ldr	r3, [pc, #384]	; (800be00 <__ieee754_acos+0x2f8>)
 800bc7e:	2200      	movs	r2, #0
 800bc80:	f7f4 fc66 	bl	8000550 <__aeabi_dmul>
 800bc84:	a342      	add	r3, pc, #264	; (adr r3, 800bd90 <__ieee754_acos+0x288>)
 800bc86:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc8a:	4604      	mov	r4, r0
 800bc8c:	460d      	mov	r5, r1
 800bc8e:	f7f4 fc5f 	bl	8000550 <__aeabi_dmul>
 800bc92:	a341      	add	r3, pc, #260	; (adr r3, 800bd98 <__ieee754_acos+0x290>)
 800bc94:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc98:	f7f4 faa4 	bl	80001e4 <__adddf3>
 800bc9c:	4622      	mov	r2, r4
 800bc9e:	462b      	mov	r3, r5
 800bca0:	f7f4 fc56 	bl	8000550 <__aeabi_dmul>
 800bca4:	a33e      	add	r3, pc, #248	; (adr r3, 800bda0 <__ieee754_acos+0x298>)
 800bca6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcaa:	f7f4 fa99 	bl	80001e0 <__aeabi_dsub>
 800bcae:	4622      	mov	r2, r4
 800bcb0:	462b      	mov	r3, r5
 800bcb2:	f7f4 fc4d 	bl	8000550 <__aeabi_dmul>
 800bcb6:	a33c      	add	r3, pc, #240	; (adr r3, 800bda8 <__ieee754_acos+0x2a0>)
 800bcb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcbc:	f7f4 fa92 	bl	80001e4 <__adddf3>
 800bcc0:	4622      	mov	r2, r4
 800bcc2:	462b      	mov	r3, r5
 800bcc4:	f7f4 fc44 	bl	8000550 <__aeabi_dmul>
 800bcc8:	a339      	add	r3, pc, #228	; (adr r3, 800bdb0 <__ieee754_acos+0x2a8>)
 800bcca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcce:	f7f4 fa87 	bl	80001e0 <__aeabi_dsub>
 800bcd2:	4622      	mov	r2, r4
 800bcd4:	462b      	mov	r3, r5
 800bcd6:	f7f4 fc3b 	bl	8000550 <__aeabi_dmul>
 800bcda:	a337      	add	r3, pc, #220	; (adr r3, 800bdb8 <__ieee754_acos+0x2b0>)
 800bcdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bce0:	f7f4 fa80 	bl	80001e4 <__adddf3>
 800bce4:	4622      	mov	r2, r4
 800bce6:	462b      	mov	r3, r5
 800bce8:	f7f4 fc32 	bl	8000550 <__aeabi_dmul>
 800bcec:	ec45 4b10 	vmov	d0, r4, r5
 800bcf0:	4680      	mov	r8, r0
 800bcf2:	4689      	mov	r9, r1
 800bcf4:	f000 fe96 	bl	800ca24 <__ieee754_sqrt>
 800bcf8:	a331      	add	r3, pc, #196	; (adr r3, 800bdc0 <__ieee754_acos+0x2b8>)
 800bcfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcfe:	4620      	mov	r0, r4
 800bd00:	4629      	mov	r1, r5
 800bd02:	ec57 6b10 	vmov	r6, r7, d0
 800bd06:	f7f4 fc23 	bl	8000550 <__aeabi_dmul>
 800bd0a:	a32f      	add	r3, pc, #188	; (adr r3, 800bdc8 <__ieee754_acos+0x2c0>)
 800bd0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd10:	f7f4 fa66 	bl	80001e0 <__aeabi_dsub>
 800bd14:	4622      	mov	r2, r4
 800bd16:	462b      	mov	r3, r5
 800bd18:	f7f4 fc1a 	bl	8000550 <__aeabi_dmul>
 800bd1c:	a32c      	add	r3, pc, #176	; (adr r3, 800bdd0 <__ieee754_acos+0x2c8>)
 800bd1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd22:	f7f4 fa5f 	bl	80001e4 <__adddf3>
 800bd26:	4622      	mov	r2, r4
 800bd28:	462b      	mov	r3, r5
 800bd2a:	f7f4 fc11 	bl	8000550 <__aeabi_dmul>
 800bd2e:	a32a      	add	r3, pc, #168	; (adr r3, 800bdd8 <__ieee754_acos+0x2d0>)
 800bd30:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd34:	f7f4 fa54 	bl	80001e0 <__aeabi_dsub>
 800bd38:	4622      	mov	r2, r4
 800bd3a:	462b      	mov	r3, r5
 800bd3c:	f7f4 fc08 	bl	8000550 <__aeabi_dmul>
 800bd40:	4b2e      	ldr	r3, [pc, #184]	; (800bdfc <__ieee754_acos+0x2f4>)
 800bd42:	2200      	movs	r2, #0
 800bd44:	f7f4 fa4e 	bl	80001e4 <__adddf3>
 800bd48:	4602      	mov	r2, r0
 800bd4a:	460b      	mov	r3, r1
 800bd4c:	4640      	mov	r0, r8
 800bd4e:	4649      	mov	r1, r9
 800bd50:	f7f4 fd28 	bl	80007a4 <__aeabi_ddiv>
 800bd54:	4632      	mov	r2, r6
 800bd56:	463b      	mov	r3, r7
 800bd58:	f7f4 fbfa 	bl	8000550 <__aeabi_dmul>
 800bd5c:	a320      	add	r3, pc, #128	; (adr r3, 800bde0 <__ieee754_acos+0x2d8>)
 800bd5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd62:	f7f4 fa3d 	bl	80001e0 <__aeabi_dsub>
 800bd66:	4632      	mov	r2, r6
 800bd68:	463b      	mov	r3, r7
 800bd6a:	f7f4 fa3b 	bl	80001e4 <__adddf3>
 800bd6e:	4602      	mov	r2, r0
 800bd70:	460b      	mov	r3, r1
 800bd72:	f7f4 fa37 	bl	80001e4 <__adddf3>
 800bd76:	4602      	mov	r2, r0
 800bd78:	460b      	mov	r3, r1
 800bd7a:	a103      	add	r1, pc, #12	; (adr r1, 800bd88 <__ieee754_acos+0x280>)
 800bd7c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bd80:	e76f      	b.n	800bc62 <__ieee754_acos+0x15a>
 800bd82:	bf00      	nop
 800bd84:	f3af 8000 	nop.w
 800bd88:	54442d18 	.word	0x54442d18
 800bd8c:	400921fb 	.word	0x400921fb
 800bd90:	0dfdf709 	.word	0x0dfdf709
 800bd94:	3f023de1 	.word	0x3f023de1
 800bd98:	7501b288 	.word	0x7501b288
 800bd9c:	3f49efe0 	.word	0x3f49efe0
 800bda0:	b5688f3b 	.word	0xb5688f3b
 800bda4:	3fa48228 	.word	0x3fa48228
 800bda8:	0e884455 	.word	0x0e884455
 800bdac:	3fc9c155 	.word	0x3fc9c155
 800bdb0:	03eb6f7d 	.word	0x03eb6f7d
 800bdb4:	3fd4d612 	.word	0x3fd4d612
 800bdb8:	55555555 	.word	0x55555555
 800bdbc:	3fc55555 	.word	0x3fc55555
 800bdc0:	b12e9282 	.word	0xb12e9282
 800bdc4:	3fb3b8c5 	.word	0x3fb3b8c5
 800bdc8:	1b8d0159 	.word	0x1b8d0159
 800bdcc:	3fe6066c 	.word	0x3fe6066c
 800bdd0:	9c598ac8 	.word	0x9c598ac8
 800bdd4:	40002ae5 	.word	0x40002ae5
 800bdd8:	1c8a2d4b 	.word	0x1c8a2d4b
 800bddc:	40033a27 	.word	0x40033a27
 800bde0:	33145c07 	.word	0x33145c07
 800bde4:	3c91a626 	.word	0x3c91a626
 800bde8:	54442d18 	.word	0x54442d18
 800bdec:	3ff921fb 	.word	0x3ff921fb
 800bdf0:	3fefffff 	.word	0x3fefffff
 800bdf4:	3fdfffff 	.word	0x3fdfffff
 800bdf8:	3c600000 	.word	0x3c600000
 800bdfc:	3ff00000 	.word	0x3ff00000
 800be00:	3fe00000 	.word	0x3fe00000
 800be04:	ee10 2a10 	vmov	r2, s0
 800be08:	462b      	mov	r3, r5
 800be0a:	496d      	ldr	r1, [pc, #436]	; (800bfc0 <__ieee754_acos+0x4b8>)
 800be0c:	2000      	movs	r0, #0
 800be0e:	f7f4 f9e7 	bl	80001e0 <__aeabi_dsub>
 800be12:	4b6c      	ldr	r3, [pc, #432]	; (800bfc4 <__ieee754_acos+0x4bc>)
 800be14:	2200      	movs	r2, #0
 800be16:	f7f4 fb9b 	bl	8000550 <__aeabi_dmul>
 800be1a:	4604      	mov	r4, r0
 800be1c:	460d      	mov	r5, r1
 800be1e:	ec45 4b10 	vmov	d0, r4, r5
 800be22:	f000 fdff 	bl	800ca24 <__ieee754_sqrt>
 800be26:	a34e      	add	r3, pc, #312	; (adr r3, 800bf60 <__ieee754_acos+0x458>)
 800be28:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be2c:	4620      	mov	r0, r4
 800be2e:	4629      	mov	r1, r5
 800be30:	ec59 8b10 	vmov	r8, r9, d0
 800be34:	f7f4 fb8c 	bl	8000550 <__aeabi_dmul>
 800be38:	a34b      	add	r3, pc, #300	; (adr r3, 800bf68 <__ieee754_acos+0x460>)
 800be3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be3e:	f7f4 f9d1 	bl	80001e4 <__adddf3>
 800be42:	4622      	mov	r2, r4
 800be44:	462b      	mov	r3, r5
 800be46:	f7f4 fb83 	bl	8000550 <__aeabi_dmul>
 800be4a:	a349      	add	r3, pc, #292	; (adr r3, 800bf70 <__ieee754_acos+0x468>)
 800be4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be50:	f7f4 f9c6 	bl	80001e0 <__aeabi_dsub>
 800be54:	4622      	mov	r2, r4
 800be56:	462b      	mov	r3, r5
 800be58:	f7f4 fb7a 	bl	8000550 <__aeabi_dmul>
 800be5c:	a346      	add	r3, pc, #280	; (adr r3, 800bf78 <__ieee754_acos+0x470>)
 800be5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be62:	f7f4 f9bf 	bl	80001e4 <__adddf3>
 800be66:	4622      	mov	r2, r4
 800be68:	462b      	mov	r3, r5
 800be6a:	f7f4 fb71 	bl	8000550 <__aeabi_dmul>
 800be6e:	a344      	add	r3, pc, #272	; (adr r3, 800bf80 <__ieee754_acos+0x478>)
 800be70:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be74:	f7f4 f9b4 	bl	80001e0 <__aeabi_dsub>
 800be78:	4622      	mov	r2, r4
 800be7a:	462b      	mov	r3, r5
 800be7c:	f7f4 fb68 	bl	8000550 <__aeabi_dmul>
 800be80:	a341      	add	r3, pc, #260	; (adr r3, 800bf88 <__ieee754_acos+0x480>)
 800be82:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be86:	f7f4 f9ad 	bl	80001e4 <__adddf3>
 800be8a:	4622      	mov	r2, r4
 800be8c:	462b      	mov	r3, r5
 800be8e:	f7f4 fb5f 	bl	8000550 <__aeabi_dmul>
 800be92:	a33f      	add	r3, pc, #252	; (adr r3, 800bf90 <__ieee754_acos+0x488>)
 800be94:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be98:	4682      	mov	sl, r0
 800be9a:	468b      	mov	fp, r1
 800be9c:	4620      	mov	r0, r4
 800be9e:	4629      	mov	r1, r5
 800bea0:	f7f4 fb56 	bl	8000550 <__aeabi_dmul>
 800bea4:	a33c      	add	r3, pc, #240	; (adr r3, 800bf98 <__ieee754_acos+0x490>)
 800bea6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800beaa:	f7f4 f999 	bl	80001e0 <__aeabi_dsub>
 800beae:	4622      	mov	r2, r4
 800beb0:	462b      	mov	r3, r5
 800beb2:	f7f4 fb4d 	bl	8000550 <__aeabi_dmul>
 800beb6:	a33a      	add	r3, pc, #232	; (adr r3, 800bfa0 <__ieee754_acos+0x498>)
 800beb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bebc:	f7f4 f992 	bl	80001e4 <__adddf3>
 800bec0:	4622      	mov	r2, r4
 800bec2:	462b      	mov	r3, r5
 800bec4:	f7f4 fb44 	bl	8000550 <__aeabi_dmul>
 800bec8:	a337      	add	r3, pc, #220	; (adr r3, 800bfa8 <__ieee754_acos+0x4a0>)
 800beca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bece:	f7f4 f987 	bl	80001e0 <__aeabi_dsub>
 800bed2:	4622      	mov	r2, r4
 800bed4:	462b      	mov	r3, r5
 800bed6:	f7f4 fb3b 	bl	8000550 <__aeabi_dmul>
 800beda:	4b39      	ldr	r3, [pc, #228]	; (800bfc0 <__ieee754_acos+0x4b8>)
 800bedc:	2200      	movs	r2, #0
 800bede:	f7f4 f981 	bl	80001e4 <__adddf3>
 800bee2:	4602      	mov	r2, r0
 800bee4:	460b      	mov	r3, r1
 800bee6:	4650      	mov	r0, sl
 800bee8:	4659      	mov	r1, fp
 800beea:	f7f4 fc5b 	bl	80007a4 <__aeabi_ddiv>
 800beee:	4642      	mov	r2, r8
 800bef0:	464b      	mov	r3, r9
 800bef2:	f7f4 fb2d 	bl	8000550 <__aeabi_dmul>
 800bef6:	2600      	movs	r6, #0
 800bef8:	4682      	mov	sl, r0
 800befa:	468b      	mov	fp, r1
 800befc:	4632      	mov	r2, r6
 800befe:	464b      	mov	r3, r9
 800bf00:	4630      	mov	r0, r6
 800bf02:	4649      	mov	r1, r9
 800bf04:	f7f4 fb24 	bl	8000550 <__aeabi_dmul>
 800bf08:	4602      	mov	r2, r0
 800bf0a:	460b      	mov	r3, r1
 800bf0c:	4620      	mov	r0, r4
 800bf0e:	4629      	mov	r1, r5
 800bf10:	f7f4 f966 	bl	80001e0 <__aeabi_dsub>
 800bf14:	4632      	mov	r2, r6
 800bf16:	4604      	mov	r4, r0
 800bf18:	460d      	mov	r5, r1
 800bf1a:	464b      	mov	r3, r9
 800bf1c:	4640      	mov	r0, r8
 800bf1e:	4649      	mov	r1, r9
 800bf20:	f7f4 f960 	bl	80001e4 <__adddf3>
 800bf24:	4602      	mov	r2, r0
 800bf26:	460b      	mov	r3, r1
 800bf28:	4620      	mov	r0, r4
 800bf2a:	4629      	mov	r1, r5
 800bf2c:	f7f4 fc3a 	bl	80007a4 <__aeabi_ddiv>
 800bf30:	4602      	mov	r2, r0
 800bf32:	460b      	mov	r3, r1
 800bf34:	4650      	mov	r0, sl
 800bf36:	4659      	mov	r1, fp
 800bf38:	f7f4 f954 	bl	80001e4 <__adddf3>
 800bf3c:	4632      	mov	r2, r6
 800bf3e:	464b      	mov	r3, r9
 800bf40:	f7f4 f950 	bl	80001e4 <__adddf3>
 800bf44:	4602      	mov	r2, r0
 800bf46:	460b      	mov	r3, r1
 800bf48:	f7f4 f94c 	bl	80001e4 <__adddf3>
 800bf4c:	e5fe      	b.n	800bb4c <__ieee754_acos+0x44>
 800bf4e:	ed9f 0b18 	vldr	d0, [pc, #96]	; 800bfb0 <__ieee754_acos+0x4a8>
 800bf52:	e5ed      	b.n	800bb30 <__ieee754_acos+0x28>
 800bf54:	ed9f 0b18 	vldr	d0, [pc, #96]	; 800bfb8 <__ieee754_acos+0x4b0>
 800bf58:	e5ea      	b.n	800bb30 <__ieee754_acos+0x28>
 800bf5a:	bf00      	nop
 800bf5c:	f3af 8000 	nop.w
 800bf60:	0dfdf709 	.word	0x0dfdf709
 800bf64:	3f023de1 	.word	0x3f023de1
 800bf68:	7501b288 	.word	0x7501b288
 800bf6c:	3f49efe0 	.word	0x3f49efe0
 800bf70:	b5688f3b 	.word	0xb5688f3b
 800bf74:	3fa48228 	.word	0x3fa48228
 800bf78:	0e884455 	.word	0x0e884455
 800bf7c:	3fc9c155 	.word	0x3fc9c155
 800bf80:	03eb6f7d 	.word	0x03eb6f7d
 800bf84:	3fd4d612 	.word	0x3fd4d612
 800bf88:	55555555 	.word	0x55555555
 800bf8c:	3fc55555 	.word	0x3fc55555
 800bf90:	b12e9282 	.word	0xb12e9282
 800bf94:	3fb3b8c5 	.word	0x3fb3b8c5
 800bf98:	1b8d0159 	.word	0x1b8d0159
 800bf9c:	3fe6066c 	.word	0x3fe6066c
 800bfa0:	9c598ac8 	.word	0x9c598ac8
 800bfa4:	40002ae5 	.word	0x40002ae5
 800bfa8:	1c8a2d4b 	.word	0x1c8a2d4b
 800bfac:	40033a27 	.word	0x40033a27
	...
 800bfb8:	54442d18 	.word	0x54442d18
 800bfbc:	3ff921fb 	.word	0x3ff921fb
 800bfc0:	3ff00000 	.word	0x3ff00000
 800bfc4:	3fe00000 	.word	0x3fe00000

0800bfc8 <__ieee754_pow>:
 800bfc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bfcc:	ed2d 8b06 	vpush	{d8-d10}
 800bfd0:	b089      	sub	sp, #36	; 0x24
 800bfd2:	ed8d 1b00 	vstr	d1, [sp]
 800bfd6:	e9dd 2900 	ldrd	r2, r9, [sp]
 800bfda:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 800bfde:	ea58 0102 	orrs.w	r1, r8, r2
 800bfe2:	ec57 6b10 	vmov	r6, r7, d0
 800bfe6:	d115      	bne.n	800c014 <__ieee754_pow+0x4c>
 800bfe8:	19b3      	adds	r3, r6, r6
 800bfea:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 800bfee:	4152      	adcs	r2, r2
 800bff0:	4299      	cmp	r1, r3
 800bff2:	4b89      	ldr	r3, [pc, #548]	; (800c218 <__ieee754_pow+0x250>)
 800bff4:	4193      	sbcs	r3, r2
 800bff6:	f080 84d2 	bcs.w	800c99e <__ieee754_pow+0x9d6>
 800bffa:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bffe:	4630      	mov	r0, r6
 800c000:	4639      	mov	r1, r7
 800c002:	f7f4 f8ef 	bl	80001e4 <__adddf3>
 800c006:	ec41 0b10 	vmov	d0, r0, r1
 800c00a:	b009      	add	sp, #36	; 0x24
 800c00c:	ecbd 8b06 	vpop	{d8-d10}
 800c010:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c014:	4b81      	ldr	r3, [pc, #516]	; (800c21c <__ieee754_pow+0x254>)
 800c016:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 800c01a:	429c      	cmp	r4, r3
 800c01c:	ee10 aa10 	vmov	sl, s0
 800c020:	463d      	mov	r5, r7
 800c022:	dc06      	bgt.n	800c032 <__ieee754_pow+0x6a>
 800c024:	d101      	bne.n	800c02a <__ieee754_pow+0x62>
 800c026:	2e00      	cmp	r6, #0
 800c028:	d1e7      	bne.n	800bffa <__ieee754_pow+0x32>
 800c02a:	4598      	cmp	r8, r3
 800c02c:	dc01      	bgt.n	800c032 <__ieee754_pow+0x6a>
 800c02e:	d10f      	bne.n	800c050 <__ieee754_pow+0x88>
 800c030:	b172      	cbz	r2, 800c050 <__ieee754_pow+0x88>
 800c032:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 800c036:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 800c03a:	ea55 050a 	orrs.w	r5, r5, sl
 800c03e:	d1dc      	bne.n	800bffa <__ieee754_pow+0x32>
 800c040:	e9dd 3200 	ldrd	r3, r2, [sp]
 800c044:	18db      	adds	r3, r3, r3
 800c046:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 800c04a:	4152      	adcs	r2, r2
 800c04c:	429d      	cmp	r5, r3
 800c04e:	e7d0      	b.n	800bff2 <__ieee754_pow+0x2a>
 800c050:	2d00      	cmp	r5, #0
 800c052:	da3b      	bge.n	800c0cc <__ieee754_pow+0x104>
 800c054:	4b72      	ldr	r3, [pc, #456]	; (800c220 <__ieee754_pow+0x258>)
 800c056:	4598      	cmp	r8, r3
 800c058:	dc51      	bgt.n	800c0fe <__ieee754_pow+0x136>
 800c05a:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800c05e:	4598      	cmp	r8, r3
 800c060:	f340 84ac 	ble.w	800c9bc <__ieee754_pow+0x9f4>
 800c064:	ea4f 5328 	mov.w	r3, r8, asr #20
 800c068:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800c06c:	2b14      	cmp	r3, #20
 800c06e:	dd0f      	ble.n	800c090 <__ieee754_pow+0xc8>
 800c070:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800c074:	fa22 f103 	lsr.w	r1, r2, r3
 800c078:	fa01 f303 	lsl.w	r3, r1, r3
 800c07c:	4293      	cmp	r3, r2
 800c07e:	f040 849d 	bne.w	800c9bc <__ieee754_pow+0x9f4>
 800c082:	f001 0101 	and.w	r1, r1, #1
 800c086:	f1c1 0302 	rsb	r3, r1, #2
 800c08a:	9304      	str	r3, [sp, #16]
 800c08c:	b182      	cbz	r2, 800c0b0 <__ieee754_pow+0xe8>
 800c08e:	e05f      	b.n	800c150 <__ieee754_pow+0x188>
 800c090:	2a00      	cmp	r2, #0
 800c092:	d15b      	bne.n	800c14c <__ieee754_pow+0x184>
 800c094:	f1c3 0314 	rsb	r3, r3, #20
 800c098:	fa48 f103 	asr.w	r1, r8, r3
 800c09c:	fa01 f303 	lsl.w	r3, r1, r3
 800c0a0:	4543      	cmp	r3, r8
 800c0a2:	f040 8488 	bne.w	800c9b6 <__ieee754_pow+0x9ee>
 800c0a6:	f001 0101 	and.w	r1, r1, #1
 800c0aa:	f1c1 0302 	rsb	r3, r1, #2
 800c0ae:	9304      	str	r3, [sp, #16]
 800c0b0:	4b5c      	ldr	r3, [pc, #368]	; (800c224 <__ieee754_pow+0x25c>)
 800c0b2:	4598      	cmp	r8, r3
 800c0b4:	d132      	bne.n	800c11c <__ieee754_pow+0x154>
 800c0b6:	f1b9 0f00 	cmp.w	r9, #0
 800c0ba:	f280 8478 	bge.w	800c9ae <__ieee754_pow+0x9e6>
 800c0be:	4959      	ldr	r1, [pc, #356]	; (800c224 <__ieee754_pow+0x25c>)
 800c0c0:	4632      	mov	r2, r6
 800c0c2:	463b      	mov	r3, r7
 800c0c4:	2000      	movs	r0, #0
 800c0c6:	f7f4 fb6d 	bl	80007a4 <__aeabi_ddiv>
 800c0ca:	e79c      	b.n	800c006 <__ieee754_pow+0x3e>
 800c0cc:	2300      	movs	r3, #0
 800c0ce:	9304      	str	r3, [sp, #16]
 800c0d0:	2a00      	cmp	r2, #0
 800c0d2:	d13d      	bne.n	800c150 <__ieee754_pow+0x188>
 800c0d4:	4b51      	ldr	r3, [pc, #324]	; (800c21c <__ieee754_pow+0x254>)
 800c0d6:	4598      	cmp	r8, r3
 800c0d8:	d1ea      	bne.n	800c0b0 <__ieee754_pow+0xe8>
 800c0da:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800c0de:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800c0e2:	ea53 030a 	orrs.w	r3, r3, sl
 800c0e6:	f000 845a 	beq.w	800c99e <__ieee754_pow+0x9d6>
 800c0ea:	4b4f      	ldr	r3, [pc, #316]	; (800c228 <__ieee754_pow+0x260>)
 800c0ec:	429c      	cmp	r4, r3
 800c0ee:	dd08      	ble.n	800c102 <__ieee754_pow+0x13a>
 800c0f0:	f1b9 0f00 	cmp.w	r9, #0
 800c0f4:	f2c0 8457 	blt.w	800c9a6 <__ieee754_pow+0x9de>
 800c0f8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c0fc:	e783      	b.n	800c006 <__ieee754_pow+0x3e>
 800c0fe:	2302      	movs	r3, #2
 800c100:	e7e5      	b.n	800c0ce <__ieee754_pow+0x106>
 800c102:	f1b9 0f00 	cmp.w	r9, #0
 800c106:	f04f 0000 	mov.w	r0, #0
 800c10a:	f04f 0100 	mov.w	r1, #0
 800c10e:	f6bf af7a 	bge.w	800c006 <__ieee754_pow+0x3e>
 800c112:	e9dd 0300 	ldrd	r0, r3, [sp]
 800c116:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800c11a:	e774      	b.n	800c006 <__ieee754_pow+0x3e>
 800c11c:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 800c120:	d106      	bne.n	800c130 <__ieee754_pow+0x168>
 800c122:	4632      	mov	r2, r6
 800c124:	463b      	mov	r3, r7
 800c126:	4630      	mov	r0, r6
 800c128:	4639      	mov	r1, r7
 800c12a:	f7f4 fa11 	bl	8000550 <__aeabi_dmul>
 800c12e:	e76a      	b.n	800c006 <__ieee754_pow+0x3e>
 800c130:	4b3e      	ldr	r3, [pc, #248]	; (800c22c <__ieee754_pow+0x264>)
 800c132:	4599      	cmp	r9, r3
 800c134:	d10c      	bne.n	800c150 <__ieee754_pow+0x188>
 800c136:	2d00      	cmp	r5, #0
 800c138:	db0a      	blt.n	800c150 <__ieee754_pow+0x188>
 800c13a:	ec47 6b10 	vmov	d0, r6, r7
 800c13e:	b009      	add	sp, #36	; 0x24
 800c140:	ecbd 8b06 	vpop	{d8-d10}
 800c144:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c148:	f000 bc6c 	b.w	800ca24 <__ieee754_sqrt>
 800c14c:	2300      	movs	r3, #0
 800c14e:	9304      	str	r3, [sp, #16]
 800c150:	ec47 6b10 	vmov	d0, r6, r7
 800c154:	f001 f9a2 	bl	800d49c <fabs>
 800c158:	ec51 0b10 	vmov	r0, r1, d0
 800c15c:	f1ba 0f00 	cmp.w	sl, #0
 800c160:	d129      	bne.n	800c1b6 <__ieee754_pow+0x1ee>
 800c162:	b124      	cbz	r4, 800c16e <__ieee754_pow+0x1a6>
 800c164:	4b2f      	ldr	r3, [pc, #188]	; (800c224 <__ieee754_pow+0x25c>)
 800c166:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800c16a:	429a      	cmp	r2, r3
 800c16c:	d123      	bne.n	800c1b6 <__ieee754_pow+0x1ee>
 800c16e:	f1b9 0f00 	cmp.w	r9, #0
 800c172:	da05      	bge.n	800c180 <__ieee754_pow+0x1b8>
 800c174:	4602      	mov	r2, r0
 800c176:	460b      	mov	r3, r1
 800c178:	2000      	movs	r0, #0
 800c17a:	492a      	ldr	r1, [pc, #168]	; (800c224 <__ieee754_pow+0x25c>)
 800c17c:	f7f4 fb12 	bl	80007a4 <__aeabi_ddiv>
 800c180:	2d00      	cmp	r5, #0
 800c182:	f6bf af40 	bge.w	800c006 <__ieee754_pow+0x3e>
 800c186:	9b04      	ldr	r3, [sp, #16]
 800c188:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800c18c:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800c190:	4323      	orrs	r3, r4
 800c192:	d108      	bne.n	800c1a6 <__ieee754_pow+0x1de>
 800c194:	4602      	mov	r2, r0
 800c196:	460b      	mov	r3, r1
 800c198:	4610      	mov	r0, r2
 800c19a:	4619      	mov	r1, r3
 800c19c:	f7f4 f820 	bl	80001e0 <__aeabi_dsub>
 800c1a0:	4602      	mov	r2, r0
 800c1a2:	460b      	mov	r3, r1
 800c1a4:	e78f      	b.n	800c0c6 <__ieee754_pow+0xfe>
 800c1a6:	9b04      	ldr	r3, [sp, #16]
 800c1a8:	2b01      	cmp	r3, #1
 800c1aa:	f47f af2c 	bne.w	800c006 <__ieee754_pow+0x3e>
 800c1ae:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c1b2:	4619      	mov	r1, r3
 800c1b4:	e727      	b.n	800c006 <__ieee754_pow+0x3e>
 800c1b6:	0feb      	lsrs	r3, r5, #31
 800c1b8:	3b01      	subs	r3, #1
 800c1ba:	9306      	str	r3, [sp, #24]
 800c1bc:	9a06      	ldr	r2, [sp, #24]
 800c1be:	9b04      	ldr	r3, [sp, #16]
 800c1c0:	4313      	orrs	r3, r2
 800c1c2:	d102      	bne.n	800c1ca <__ieee754_pow+0x202>
 800c1c4:	4632      	mov	r2, r6
 800c1c6:	463b      	mov	r3, r7
 800c1c8:	e7e6      	b.n	800c198 <__ieee754_pow+0x1d0>
 800c1ca:	4b19      	ldr	r3, [pc, #100]	; (800c230 <__ieee754_pow+0x268>)
 800c1cc:	4598      	cmp	r8, r3
 800c1ce:	f340 80fb 	ble.w	800c3c8 <__ieee754_pow+0x400>
 800c1d2:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800c1d6:	4598      	cmp	r8, r3
 800c1d8:	4b13      	ldr	r3, [pc, #76]	; (800c228 <__ieee754_pow+0x260>)
 800c1da:	dd0c      	ble.n	800c1f6 <__ieee754_pow+0x22e>
 800c1dc:	429c      	cmp	r4, r3
 800c1de:	dc0f      	bgt.n	800c200 <__ieee754_pow+0x238>
 800c1e0:	f1b9 0f00 	cmp.w	r9, #0
 800c1e4:	da0f      	bge.n	800c206 <__ieee754_pow+0x23e>
 800c1e6:	2000      	movs	r0, #0
 800c1e8:	b009      	add	sp, #36	; 0x24
 800c1ea:	ecbd 8b06 	vpop	{d8-d10}
 800c1ee:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c1f2:	f001 b94a 	b.w	800d48a <__math_oflow>
 800c1f6:	429c      	cmp	r4, r3
 800c1f8:	dbf2      	blt.n	800c1e0 <__ieee754_pow+0x218>
 800c1fa:	4b0a      	ldr	r3, [pc, #40]	; (800c224 <__ieee754_pow+0x25c>)
 800c1fc:	429c      	cmp	r4, r3
 800c1fe:	dd19      	ble.n	800c234 <__ieee754_pow+0x26c>
 800c200:	f1b9 0f00 	cmp.w	r9, #0
 800c204:	dcef      	bgt.n	800c1e6 <__ieee754_pow+0x21e>
 800c206:	2000      	movs	r0, #0
 800c208:	b009      	add	sp, #36	; 0x24
 800c20a:	ecbd 8b06 	vpop	{d8-d10}
 800c20e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c212:	f001 b931 	b.w	800d478 <__math_uflow>
 800c216:	bf00      	nop
 800c218:	fff00000 	.word	0xfff00000
 800c21c:	7ff00000 	.word	0x7ff00000
 800c220:	433fffff 	.word	0x433fffff
 800c224:	3ff00000 	.word	0x3ff00000
 800c228:	3fefffff 	.word	0x3fefffff
 800c22c:	3fe00000 	.word	0x3fe00000
 800c230:	41e00000 	.word	0x41e00000
 800c234:	4b60      	ldr	r3, [pc, #384]	; (800c3b8 <__ieee754_pow+0x3f0>)
 800c236:	2200      	movs	r2, #0
 800c238:	f7f3 ffd2 	bl	80001e0 <__aeabi_dsub>
 800c23c:	a354      	add	r3, pc, #336	; (adr r3, 800c390 <__ieee754_pow+0x3c8>)
 800c23e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c242:	4604      	mov	r4, r0
 800c244:	460d      	mov	r5, r1
 800c246:	f7f4 f983 	bl	8000550 <__aeabi_dmul>
 800c24a:	a353      	add	r3, pc, #332	; (adr r3, 800c398 <__ieee754_pow+0x3d0>)
 800c24c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c250:	4606      	mov	r6, r0
 800c252:	460f      	mov	r7, r1
 800c254:	4620      	mov	r0, r4
 800c256:	4629      	mov	r1, r5
 800c258:	f7f4 f97a 	bl	8000550 <__aeabi_dmul>
 800c25c:	4b57      	ldr	r3, [pc, #348]	; (800c3bc <__ieee754_pow+0x3f4>)
 800c25e:	4682      	mov	sl, r0
 800c260:	468b      	mov	fp, r1
 800c262:	2200      	movs	r2, #0
 800c264:	4620      	mov	r0, r4
 800c266:	4629      	mov	r1, r5
 800c268:	f7f4 f972 	bl	8000550 <__aeabi_dmul>
 800c26c:	4602      	mov	r2, r0
 800c26e:	460b      	mov	r3, r1
 800c270:	a14b      	add	r1, pc, #300	; (adr r1, 800c3a0 <__ieee754_pow+0x3d8>)
 800c272:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c276:	f7f3 ffb3 	bl	80001e0 <__aeabi_dsub>
 800c27a:	4622      	mov	r2, r4
 800c27c:	462b      	mov	r3, r5
 800c27e:	f7f4 f967 	bl	8000550 <__aeabi_dmul>
 800c282:	4602      	mov	r2, r0
 800c284:	460b      	mov	r3, r1
 800c286:	2000      	movs	r0, #0
 800c288:	494d      	ldr	r1, [pc, #308]	; (800c3c0 <__ieee754_pow+0x3f8>)
 800c28a:	f7f3 ffa9 	bl	80001e0 <__aeabi_dsub>
 800c28e:	4622      	mov	r2, r4
 800c290:	4680      	mov	r8, r0
 800c292:	4689      	mov	r9, r1
 800c294:	462b      	mov	r3, r5
 800c296:	4620      	mov	r0, r4
 800c298:	4629      	mov	r1, r5
 800c29a:	f7f4 f959 	bl	8000550 <__aeabi_dmul>
 800c29e:	4602      	mov	r2, r0
 800c2a0:	460b      	mov	r3, r1
 800c2a2:	4640      	mov	r0, r8
 800c2a4:	4649      	mov	r1, r9
 800c2a6:	f7f4 f953 	bl	8000550 <__aeabi_dmul>
 800c2aa:	a33f      	add	r3, pc, #252	; (adr r3, 800c3a8 <__ieee754_pow+0x3e0>)
 800c2ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2b0:	f7f4 f94e 	bl	8000550 <__aeabi_dmul>
 800c2b4:	4602      	mov	r2, r0
 800c2b6:	460b      	mov	r3, r1
 800c2b8:	4650      	mov	r0, sl
 800c2ba:	4659      	mov	r1, fp
 800c2bc:	f7f3 ff90 	bl	80001e0 <__aeabi_dsub>
 800c2c0:	4602      	mov	r2, r0
 800c2c2:	460b      	mov	r3, r1
 800c2c4:	4680      	mov	r8, r0
 800c2c6:	4689      	mov	r9, r1
 800c2c8:	4630      	mov	r0, r6
 800c2ca:	4639      	mov	r1, r7
 800c2cc:	f7f3 ff8a 	bl	80001e4 <__adddf3>
 800c2d0:	2000      	movs	r0, #0
 800c2d2:	4632      	mov	r2, r6
 800c2d4:	463b      	mov	r3, r7
 800c2d6:	4604      	mov	r4, r0
 800c2d8:	460d      	mov	r5, r1
 800c2da:	f7f3 ff81 	bl	80001e0 <__aeabi_dsub>
 800c2de:	4602      	mov	r2, r0
 800c2e0:	460b      	mov	r3, r1
 800c2e2:	4640      	mov	r0, r8
 800c2e4:	4649      	mov	r1, r9
 800c2e6:	f7f3 ff7b 	bl	80001e0 <__aeabi_dsub>
 800c2ea:	9b04      	ldr	r3, [sp, #16]
 800c2ec:	9a06      	ldr	r2, [sp, #24]
 800c2ee:	3b01      	subs	r3, #1
 800c2f0:	4313      	orrs	r3, r2
 800c2f2:	4682      	mov	sl, r0
 800c2f4:	468b      	mov	fp, r1
 800c2f6:	f040 81e7 	bne.w	800c6c8 <__ieee754_pow+0x700>
 800c2fa:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 800c3b0 <__ieee754_pow+0x3e8>
 800c2fe:	eeb0 8a47 	vmov.f32	s16, s14
 800c302:	eef0 8a67 	vmov.f32	s17, s15
 800c306:	e9dd 6700 	ldrd	r6, r7, [sp]
 800c30a:	2600      	movs	r6, #0
 800c30c:	4632      	mov	r2, r6
 800c30e:	463b      	mov	r3, r7
 800c310:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c314:	f7f3 ff64 	bl	80001e0 <__aeabi_dsub>
 800c318:	4622      	mov	r2, r4
 800c31a:	462b      	mov	r3, r5
 800c31c:	f7f4 f918 	bl	8000550 <__aeabi_dmul>
 800c320:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c324:	4680      	mov	r8, r0
 800c326:	4689      	mov	r9, r1
 800c328:	4650      	mov	r0, sl
 800c32a:	4659      	mov	r1, fp
 800c32c:	f7f4 f910 	bl	8000550 <__aeabi_dmul>
 800c330:	4602      	mov	r2, r0
 800c332:	460b      	mov	r3, r1
 800c334:	4640      	mov	r0, r8
 800c336:	4649      	mov	r1, r9
 800c338:	f7f3 ff54 	bl	80001e4 <__adddf3>
 800c33c:	4632      	mov	r2, r6
 800c33e:	463b      	mov	r3, r7
 800c340:	4680      	mov	r8, r0
 800c342:	4689      	mov	r9, r1
 800c344:	4620      	mov	r0, r4
 800c346:	4629      	mov	r1, r5
 800c348:	f7f4 f902 	bl	8000550 <__aeabi_dmul>
 800c34c:	460b      	mov	r3, r1
 800c34e:	4604      	mov	r4, r0
 800c350:	460d      	mov	r5, r1
 800c352:	4602      	mov	r2, r0
 800c354:	4649      	mov	r1, r9
 800c356:	4640      	mov	r0, r8
 800c358:	f7f3 ff44 	bl	80001e4 <__adddf3>
 800c35c:	4b19      	ldr	r3, [pc, #100]	; (800c3c4 <__ieee754_pow+0x3fc>)
 800c35e:	4299      	cmp	r1, r3
 800c360:	ec45 4b19 	vmov	d9, r4, r5
 800c364:	4606      	mov	r6, r0
 800c366:	460f      	mov	r7, r1
 800c368:	468b      	mov	fp, r1
 800c36a:	f340 82f1 	ble.w	800c950 <__ieee754_pow+0x988>
 800c36e:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800c372:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800c376:	4303      	orrs	r3, r0
 800c378:	f000 81e4 	beq.w	800c744 <__ieee754_pow+0x77c>
 800c37c:	ec51 0b18 	vmov	r0, r1, d8
 800c380:	2200      	movs	r2, #0
 800c382:	2300      	movs	r3, #0
 800c384:	f7f4 fb56 	bl	8000a34 <__aeabi_dcmplt>
 800c388:	3800      	subs	r0, #0
 800c38a:	bf18      	it	ne
 800c38c:	2001      	movne	r0, #1
 800c38e:	e72b      	b.n	800c1e8 <__ieee754_pow+0x220>
 800c390:	60000000 	.word	0x60000000
 800c394:	3ff71547 	.word	0x3ff71547
 800c398:	f85ddf44 	.word	0xf85ddf44
 800c39c:	3e54ae0b 	.word	0x3e54ae0b
 800c3a0:	55555555 	.word	0x55555555
 800c3a4:	3fd55555 	.word	0x3fd55555
 800c3a8:	652b82fe 	.word	0x652b82fe
 800c3ac:	3ff71547 	.word	0x3ff71547
 800c3b0:	00000000 	.word	0x00000000
 800c3b4:	bff00000 	.word	0xbff00000
 800c3b8:	3ff00000 	.word	0x3ff00000
 800c3bc:	3fd00000 	.word	0x3fd00000
 800c3c0:	3fe00000 	.word	0x3fe00000
 800c3c4:	408fffff 	.word	0x408fffff
 800c3c8:	4bd5      	ldr	r3, [pc, #852]	; (800c720 <__ieee754_pow+0x758>)
 800c3ca:	402b      	ands	r3, r5
 800c3cc:	2200      	movs	r2, #0
 800c3ce:	b92b      	cbnz	r3, 800c3dc <__ieee754_pow+0x414>
 800c3d0:	4bd4      	ldr	r3, [pc, #848]	; (800c724 <__ieee754_pow+0x75c>)
 800c3d2:	f7f4 f8bd 	bl	8000550 <__aeabi_dmul>
 800c3d6:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800c3da:	460c      	mov	r4, r1
 800c3dc:	1523      	asrs	r3, r4, #20
 800c3de:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800c3e2:	4413      	add	r3, r2
 800c3e4:	9305      	str	r3, [sp, #20]
 800c3e6:	4bd0      	ldr	r3, [pc, #832]	; (800c728 <__ieee754_pow+0x760>)
 800c3e8:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800c3ec:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800c3f0:	429c      	cmp	r4, r3
 800c3f2:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800c3f6:	dd08      	ble.n	800c40a <__ieee754_pow+0x442>
 800c3f8:	4bcc      	ldr	r3, [pc, #816]	; (800c72c <__ieee754_pow+0x764>)
 800c3fa:	429c      	cmp	r4, r3
 800c3fc:	f340 8162 	ble.w	800c6c4 <__ieee754_pow+0x6fc>
 800c400:	9b05      	ldr	r3, [sp, #20]
 800c402:	3301      	adds	r3, #1
 800c404:	9305      	str	r3, [sp, #20]
 800c406:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800c40a:	2400      	movs	r4, #0
 800c40c:	00e3      	lsls	r3, r4, #3
 800c40e:	9307      	str	r3, [sp, #28]
 800c410:	4bc7      	ldr	r3, [pc, #796]	; (800c730 <__ieee754_pow+0x768>)
 800c412:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c416:	ed93 7b00 	vldr	d7, [r3]
 800c41a:	4629      	mov	r1, r5
 800c41c:	ec53 2b17 	vmov	r2, r3, d7
 800c420:	eeb0 9a47 	vmov.f32	s18, s14
 800c424:	eef0 9a67 	vmov.f32	s19, s15
 800c428:	4682      	mov	sl, r0
 800c42a:	f7f3 fed9 	bl	80001e0 <__aeabi_dsub>
 800c42e:	4652      	mov	r2, sl
 800c430:	4606      	mov	r6, r0
 800c432:	460f      	mov	r7, r1
 800c434:	462b      	mov	r3, r5
 800c436:	ec51 0b19 	vmov	r0, r1, d9
 800c43a:	f7f3 fed3 	bl	80001e4 <__adddf3>
 800c43e:	4602      	mov	r2, r0
 800c440:	460b      	mov	r3, r1
 800c442:	2000      	movs	r0, #0
 800c444:	49bb      	ldr	r1, [pc, #748]	; (800c734 <__ieee754_pow+0x76c>)
 800c446:	f7f4 f9ad 	bl	80007a4 <__aeabi_ddiv>
 800c44a:	ec41 0b1a 	vmov	d10, r0, r1
 800c44e:	4602      	mov	r2, r0
 800c450:	460b      	mov	r3, r1
 800c452:	4630      	mov	r0, r6
 800c454:	4639      	mov	r1, r7
 800c456:	f7f4 f87b 	bl	8000550 <__aeabi_dmul>
 800c45a:	2300      	movs	r3, #0
 800c45c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c460:	9302      	str	r3, [sp, #8]
 800c462:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800c466:	46ab      	mov	fp, r5
 800c468:	106d      	asrs	r5, r5, #1
 800c46a:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800c46e:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800c472:	ec41 0b18 	vmov	d8, r0, r1
 800c476:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 800c47a:	2200      	movs	r2, #0
 800c47c:	4640      	mov	r0, r8
 800c47e:	4649      	mov	r1, r9
 800c480:	4614      	mov	r4, r2
 800c482:	461d      	mov	r5, r3
 800c484:	f7f4 f864 	bl	8000550 <__aeabi_dmul>
 800c488:	4602      	mov	r2, r0
 800c48a:	460b      	mov	r3, r1
 800c48c:	4630      	mov	r0, r6
 800c48e:	4639      	mov	r1, r7
 800c490:	f7f3 fea6 	bl	80001e0 <__aeabi_dsub>
 800c494:	ec53 2b19 	vmov	r2, r3, d9
 800c498:	4606      	mov	r6, r0
 800c49a:	460f      	mov	r7, r1
 800c49c:	4620      	mov	r0, r4
 800c49e:	4629      	mov	r1, r5
 800c4a0:	f7f3 fe9e 	bl	80001e0 <__aeabi_dsub>
 800c4a4:	4602      	mov	r2, r0
 800c4a6:	460b      	mov	r3, r1
 800c4a8:	4650      	mov	r0, sl
 800c4aa:	4659      	mov	r1, fp
 800c4ac:	f7f3 fe98 	bl	80001e0 <__aeabi_dsub>
 800c4b0:	4642      	mov	r2, r8
 800c4b2:	464b      	mov	r3, r9
 800c4b4:	f7f4 f84c 	bl	8000550 <__aeabi_dmul>
 800c4b8:	4602      	mov	r2, r0
 800c4ba:	460b      	mov	r3, r1
 800c4bc:	4630      	mov	r0, r6
 800c4be:	4639      	mov	r1, r7
 800c4c0:	f7f3 fe8e 	bl	80001e0 <__aeabi_dsub>
 800c4c4:	ec53 2b1a 	vmov	r2, r3, d10
 800c4c8:	f7f4 f842 	bl	8000550 <__aeabi_dmul>
 800c4cc:	ec53 2b18 	vmov	r2, r3, d8
 800c4d0:	ec41 0b19 	vmov	d9, r0, r1
 800c4d4:	ec51 0b18 	vmov	r0, r1, d8
 800c4d8:	f7f4 f83a 	bl	8000550 <__aeabi_dmul>
 800c4dc:	a37c      	add	r3, pc, #496	; (adr r3, 800c6d0 <__ieee754_pow+0x708>)
 800c4de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4e2:	4604      	mov	r4, r0
 800c4e4:	460d      	mov	r5, r1
 800c4e6:	f7f4 f833 	bl	8000550 <__aeabi_dmul>
 800c4ea:	a37b      	add	r3, pc, #492	; (adr r3, 800c6d8 <__ieee754_pow+0x710>)
 800c4ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4f0:	f7f3 fe78 	bl	80001e4 <__adddf3>
 800c4f4:	4622      	mov	r2, r4
 800c4f6:	462b      	mov	r3, r5
 800c4f8:	f7f4 f82a 	bl	8000550 <__aeabi_dmul>
 800c4fc:	a378      	add	r3, pc, #480	; (adr r3, 800c6e0 <__ieee754_pow+0x718>)
 800c4fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c502:	f7f3 fe6f 	bl	80001e4 <__adddf3>
 800c506:	4622      	mov	r2, r4
 800c508:	462b      	mov	r3, r5
 800c50a:	f7f4 f821 	bl	8000550 <__aeabi_dmul>
 800c50e:	a376      	add	r3, pc, #472	; (adr r3, 800c6e8 <__ieee754_pow+0x720>)
 800c510:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c514:	f7f3 fe66 	bl	80001e4 <__adddf3>
 800c518:	4622      	mov	r2, r4
 800c51a:	462b      	mov	r3, r5
 800c51c:	f7f4 f818 	bl	8000550 <__aeabi_dmul>
 800c520:	a373      	add	r3, pc, #460	; (adr r3, 800c6f0 <__ieee754_pow+0x728>)
 800c522:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c526:	f7f3 fe5d 	bl	80001e4 <__adddf3>
 800c52a:	4622      	mov	r2, r4
 800c52c:	462b      	mov	r3, r5
 800c52e:	f7f4 f80f 	bl	8000550 <__aeabi_dmul>
 800c532:	a371      	add	r3, pc, #452	; (adr r3, 800c6f8 <__ieee754_pow+0x730>)
 800c534:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c538:	f7f3 fe54 	bl	80001e4 <__adddf3>
 800c53c:	4622      	mov	r2, r4
 800c53e:	4606      	mov	r6, r0
 800c540:	460f      	mov	r7, r1
 800c542:	462b      	mov	r3, r5
 800c544:	4620      	mov	r0, r4
 800c546:	4629      	mov	r1, r5
 800c548:	f7f4 f802 	bl	8000550 <__aeabi_dmul>
 800c54c:	4602      	mov	r2, r0
 800c54e:	460b      	mov	r3, r1
 800c550:	4630      	mov	r0, r6
 800c552:	4639      	mov	r1, r7
 800c554:	f7f3 fffc 	bl	8000550 <__aeabi_dmul>
 800c558:	4642      	mov	r2, r8
 800c55a:	4604      	mov	r4, r0
 800c55c:	460d      	mov	r5, r1
 800c55e:	464b      	mov	r3, r9
 800c560:	ec51 0b18 	vmov	r0, r1, d8
 800c564:	f7f3 fe3e 	bl	80001e4 <__adddf3>
 800c568:	ec53 2b19 	vmov	r2, r3, d9
 800c56c:	f7f3 fff0 	bl	8000550 <__aeabi_dmul>
 800c570:	4622      	mov	r2, r4
 800c572:	462b      	mov	r3, r5
 800c574:	f7f3 fe36 	bl	80001e4 <__adddf3>
 800c578:	4642      	mov	r2, r8
 800c57a:	4682      	mov	sl, r0
 800c57c:	468b      	mov	fp, r1
 800c57e:	464b      	mov	r3, r9
 800c580:	4640      	mov	r0, r8
 800c582:	4649      	mov	r1, r9
 800c584:	f7f3 ffe4 	bl	8000550 <__aeabi_dmul>
 800c588:	4b6b      	ldr	r3, [pc, #428]	; (800c738 <__ieee754_pow+0x770>)
 800c58a:	2200      	movs	r2, #0
 800c58c:	4606      	mov	r6, r0
 800c58e:	460f      	mov	r7, r1
 800c590:	f7f3 fe28 	bl	80001e4 <__adddf3>
 800c594:	4652      	mov	r2, sl
 800c596:	465b      	mov	r3, fp
 800c598:	f7f3 fe24 	bl	80001e4 <__adddf3>
 800c59c:	2000      	movs	r0, #0
 800c59e:	4604      	mov	r4, r0
 800c5a0:	460d      	mov	r5, r1
 800c5a2:	4602      	mov	r2, r0
 800c5a4:	460b      	mov	r3, r1
 800c5a6:	4640      	mov	r0, r8
 800c5a8:	4649      	mov	r1, r9
 800c5aa:	f7f3 ffd1 	bl	8000550 <__aeabi_dmul>
 800c5ae:	4b62      	ldr	r3, [pc, #392]	; (800c738 <__ieee754_pow+0x770>)
 800c5b0:	4680      	mov	r8, r0
 800c5b2:	4689      	mov	r9, r1
 800c5b4:	2200      	movs	r2, #0
 800c5b6:	4620      	mov	r0, r4
 800c5b8:	4629      	mov	r1, r5
 800c5ba:	f7f3 fe11 	bl	80001e0 <__aeabi_dsub>
 800c5be:	4632      	mov	r2, r6
 800c5c0:	463b      	mov	r3, r7
 800c5c2:	f7f3 fe0d 	bl	80001e0 <__aeabi_dsub>
 800c5c6:	4602      	mov	r2, r0
 800c5c8:	460b      	mov	r3, r1
 800c5ca:	4650      	mov	r0, sl
 800c5cc:	4659      	mov	r1, fp
 800c5ce:	f7f3 fe07 	bl	80001e0 <__aeabi_dsub>
 800c5d2:	ec53 2b18 	vmov	r2, r3, d8
 800c5d6:	f7f3 ffbb 	bl	8000550 <__aeabi_dmul>
 800c5da:	4622      	mov	r2, r4
 800c5dc:	4606      	mov	r6, r0
 800c5de:	460f      	mov	r7, r1
 800c5e0:	462b      	mov	r3, r5
 800c5e2:	ec51 0b19 	vmov	r0, r1, d9
 800c5e6:	f7f3 ffb3 	bl	8000550 <__aeabi_dmul>
 800c5ea:	4602      	mov	r2, r0
 800c5ec:	460b      	mov	r3, r1
 800c5ee:	4630      	mov	r0, r6
 800c5f0:	4639      	mov	r1, r7
 800c5f2:	f7f3 fdf7 	bl	80001e4 <__adddf3>
 800c5f6:	4606      	mov	r6, r0
 800c5f8:	460f      	mov	r7, r1
 800c5fa:	4602      	mov	r2, r0
 800c5fc:	460b      	mov	r3, r1
 800c5fe:	4640      	mov	r0, r8
 800c600:	4649      	mov	r1, r9
 800c602:	f7f3 fdef 	bl	80001e4 <__adddf3>
 800c606:	a33e      	add	r3, pc, #248	; (adr r3, 800c700 <__ieee754_pow+0x738>)
 800c608:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c60c:	2000      	movs	r0, #0
 800c60e:	4604      	mov	r4, r0
 800c610:	460d      	mov	r5, r1
 800c612:	f7f3 ff9d 	bl	8000550 <__aeabi_dmul>
 800c616:	4642      	mov	r2, r8
 800c618:	ec41 0b18 	vmov	d8, r0, r1
 800c61c:	464b      	mov	r3, r9
 800c61e:	4620      	mov	r0, r4
 800c620:	4629      	mov	r1, r5
 800c622:	f7f3 fddd 	bl	80001e0 <__aeabi_dsub>
 800c626:	4602      	mov	r2, r0
 800c628:	460b      	mov	r3, r1
 800c62a:	4630      	mov	r0, r6
 800c62c:	4639      	mov	r1, r7
 800c62e:	f7f3 fdd7 	bl	80001e0 <__aeabi_dsub>
 800c632:	a335      	add	r3, pc, #212	; (adr r3, 800c708 <__ieee754_pow+0x740>)
 800c634:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c638:	f7f3 ff8a 	bl	8000550 <__aeabi_dmul>
 800c63c:	a334      	add	r3, pc, #208	; (adr r3, 800c710 <__ieee754_pow+0x748>)
 800c63e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c642:	4606      	mov	r6, r0
 800c644:	460f      	mov	r7, r1
 800c646:	4620      	mov	r0, r4
 800c648:	4629      	mov	r1, r5
 800c64a:	f7f3 ff81 	bl	8000550 <__aeabi_dmul>
 800c64e:	4602      	mov	r2, r0
 800c650:	460b      	mov	r3, r1
 800c652:	4630      	mov	r0, r6
 800c654:	4639      	mov	r1, r7
 800c656:	f7f3 fdc5 	bl	80001e4 <__adddf3>
 800c65a:	9a07      	ldr	r2, [sp, #28]
 800c65c:	4b37      	ldr	r3, [pc, #220]	; (800c73c <__ieee754_pow+0x774>)
 800c65e:	4413      	add	r3, r2
 800c660:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c664:	f7f3 fdbe 	bl	80001e4 <__adddf3>
 800c668:	4682      	mov	sl, r0
 800c66a:	9805      	ldr	r0, [sp, #20]
 800c66c:	468b      	mov	fp, r1
 800c66e:	f7f3 ff05 	bl	800047c <__aeabi_i2d>
 800c672:	9a07      	ldr	r2, [sp, #28]
 800c674:	4b32      	ldr	r3, [pc, #200]	; (800c740 <__ieee754_pow+0x778>)
 800c676:	4413      	add	r3, r2
 800c678:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c67c:	4606      	mov	r6, r0
 800c67e:	460f      	mov	r7, r1
 800c680:	4652      	mov	r2, sl
 800c682:	465b      	mov	r3, fp
 800c684:	ec51 0b18 	vmov	r0, r1, d8
 800c688:	f7f3 fdac 	bl	80001e4 <__adddf3>
 800c68c:	4642      	mov	r2, r8
 800c68e:	464b      	mov	r3, r9
 800c690:	f7f3 fda8 	bl	80001e4 <__adddf3>
 800c694:	4632      	mov	r2, r6
 800c696:	463b      	mov	r3, r7
 800c698:	f7f3 fda4 	bl	80001e4 <__adddf3>
 800c69c:	2000      	movs	r0, #0
 800c69e:	4632      	mov	r2, r6
 800c6a0:	463b      	mov	r3, r7
 800c6a2:	4604      	mov	r4, r0
 800c6a4:	460d      	mov	r5, r1
 800c6a6:	f7f3 fd9b 	bl	80001e0 <__aeabi_dsub>
 800c6aa:	4642      	mov	r2, r8
 800c6ac:	464b      	mov	r3, r9
 800c6ae:	f7f3 fd97 	bl	80001e0 <__aeabi_dsub>
 800c6b2:	ec53 2b18 	vmov	r2, r3, d8
 800c6b6:	f7f3 fd93 	bl	80001e0 <__aeabi_dsub>
 800c6ba:	4602      	mov	r2, r0
 800c6bc:	460b      	mov	r3, r1
 800c6be:	4650      	mov	r0, sl
 800c6c0:	4659      	mov	r1, fp
 800c6c2:	e610      	b.n	800c2e6 <__ieee754_pow+0x31e>
 800c6c4:	2401      	movs	r4, #1
 800c6c6:	e6a1      	b.n	800c40c <__ieee754_pow+0x444>
 800c6c8:	ed9f 7b13 	vldr	d7, [pc, #76]	; 800c718 <__ieee754_pow+0x750>
 800c6cc:	e617      	b.n	800c2fe <__ieee754_pow+0x336>
 800c6ce:	bf00      	nop
 800c6d0:	4a454eef 	.word	0x4a454eef
 800c6d4:	3fca7e28 	.word	0x3fca7e28
 800c6d8:	93c9db65 	.word	0x93c9db65
 800c6dc:	3fcd864a 	.word	0x3fcd864a
 800c6e0:	a91d4101 	.word	0xa91d4101
 800c6e4:	3fd17460 	.word	0x3fd17460
 800c6e8:	518f264d 	.word	0x518f264d
 800c6ec:	3fd55555 	.word	0x3fd55555
 800c6f0:	db6fabff 	.word	0xdb6fabff
 800c6f4:	3fdb6db6 	.word	0x3fdb6db6
 800c6f8:	33333303 	.word	0x33333303
 800c6fc:	3fe33333 	.word	0x3fe33333
 800c700:	e0000000 	.word	0xe0000000
 800c704:	3feec709 	.word	0x3feec709
 800c708:	dc3a03fd 	.word	0xdc3a03fd
 800c70c:	3feec709 	.word	0x3feec709
 800c710:	145b01f5 	.word	0x145b01f5
 800c714:	be3e2fe0 	.word	0xbe3e2fe0
 800c718:	00000000 	.word	0x00000000
 800c71c:	3ff00000 	.word	0x3ff00000
 800c720:	7ff00000 	.word	0x7ff00000
 800c724:	43400000 	.word	0x43400000
 800c728:	0003988e 	.word	0x0003988e
 800c72c:	000bb679 	.word	0x000bb679
 800c730:	0800d7b8 	.word	0x0800d7b8
 800c734:	3ff00000 	.word	0x3ff00000
 800c738:	40080000 	.word	0x40080000
 800c73c:	0800d7d8 	.word	0x0800d7d8
 800c740:	0800d7c8 	.word	0x0800d7c8
 800c744:	a3b5      	add	r3, pc, #724	; (adr r3, 800ca1c <__ieee754_pow+0xa54>)
 800c746:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c74a:	4640      	mov	r0, r8
 800c74c:	4649      	mov	r1, r9
 800c74e:	f7f3 fd49 	bl	80001e4 <__adddf3>
 800c752:	4622      	mov	r2, r4
 800c754:	ec41 0b1a 	vmov	d10, r0, r1
 800c758:	462b      	mov	r3, r5
 800c75a:	4630      	mov	r0, r6
 800c75c:	4639      	mov	r1, r7
 800c75e:	f7f3 fd3f 	bl	80001e0 <__aeabi_dsub>
 800c762:	4602      	mov	r2, r0
 800c764:	460b      	mov	r3, r1
 800c766:	ec51 0b1a 	vmov	r0, r1, d10
 800c76a:	f7f4 f981 	bl	8000a70 <__aeabi_dcmpgt>
 800c76e:	2800      	cmp	r0, #0
 800c770:	f47f ae04 	bne.w	800c37c <__ieee754_pow+0x3b4>
 800c774:	4aa4      	ldr	r2, [pc, #656]	; (800ca08 <__ieee754_pow+0xa40>)
 800c776:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800c77a:	4293      	cmp	r3, r2
 800c77c:	f340 8108 	ble.w	800c990 <__ieee754_pow+0x9c8>
 800c780:	151b      	asrs	r3, r3, #20
 800c782:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800c786:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800c78a:	fa4a f303 	asr.w	r3, sl, r3
 800c78e:	445b      	add	r3, fp
 800c790:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800c794:	4e9d      	ldr	r6, [pc, #628]	; (800ca0c <__ieee754_pow+0xa44>)
 800c796:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800c79a:	4116      	asrs	r6, r2
 800c79c:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800c7a0:	2000      	movs	r0, #0
 800c7a2:	ea23 0106 	bic.w	r1, r3, r6
 800c7a6:	f1c2 0214 	rsb	r2, r2, #20
 800c7aa:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800c7ae:	fa4a fa02 	asr.w	sl, sl, r2
 800c7b2:	f1bb 0f00 	cmp.w	fp, #0
 800c7b6:	4602      	mov	r2, r0
 800c7b8:	460b      	mov	r3, r1
 800c7ba:	4620      	mov	r0, r4
 800c7bc:	4629      	mov	r1, r5
 800c7be:	bfb8      	it	lt
 800c7c0:	f1ca 0a00 	rsblt	sl, sl, #0
 800c7c4:	f7f3 fd0c 	bl	80001e0 <__aeabi_dsub>
 800c7c8:	ec41 0b19 	vmov	d9, r0, r1
 800c7cc:	4642      	mov	r2, r8
 800c7ce:	464b      	mov	r3, r9
 800c7d0:	ec51 0b19 	vmov	r0, r1, d9
 800c7d4:	f7f3 fd06 	bl	80001e4 <__adddf3>
 800c7d8:	a37b      	add	r3, pc, #492	; (adr r3, 800c9c8 <__ieee754_pow+0xa00>)
 800c7da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7de:	2000      	movs	r0, #0
 800c7e0:	4604      	mov	r4, r0
 800c7e2:	460d      	mov	r5, r1
 800c7e4:	f7f3 feb4 	bl	8000550 <__aeabi_dmul>
 800c7e8:	ec53 2b19 	vmov	r2, r3, d9
 800c7ec:	4606      	mov	r6, r0
 800c7ee:	460f      	mov	r7, r1
 800c7f0:	4620      	mov	r0, r4
 800c7f2:	4629      	mov	r1, r5
 800c7f4:	f7f3 fcf4 	bl	80001e0 <__aeabi_dsub>
 800c7f8:	4602      	mov	r2, r0
 800c7fa:	460b      	mov	r3, r1
 800c7fc:	4640      	mov	r0, r8
 800c7fe:	4649      	mov	r1, r9
 800c800:	f7f3 fcee 	bl	80001e0 <__aeabi_dsub>
 800c804:	a372      	add	r3, pc, #456	; (adr r3, 800c9d0 <__ieee754_pow+0xa08>)
 800c806:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c80a:	f7f3 fea1 	bl	8000550 <__aeabi_dmul>
 800c80e:	a372      	add	r3, pc, #456	; (adr r3, 800c9d8 <__ieee754_pow+0xa10>)
 800c810:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c814:	4680      	mov	r8, r0
 800c816:	4689      	mov	r9, r1
 800c818:	4620      	mov	r0, r4
 800c81a:	4629      	mov	r1, r5
 800c81c:	f7f3 fe98 	bl	8000550 <__aeabi_dmul>
 800c820:	4602      	mov	r2, r0
 800c822:	460b      	mov	r3, r1
 800c824:	4640      	mov	r0, r8
 800c826:	4649      	mov	r1, r9
 800c828:	f7f3 fcdc 	bl	80001e4 <__adddf3>
 800c82c:	4604      	mov	r4, r0
 800c82e:	460d      	mov	r5, r1
 800c830:	4602      	mov	r2, r0
 800c832:	460b      	mov	r3, r1
 800c834:	4630      	mov	r0, r6
 800c836:	4639      	mov	r1, r7
 800c838:	f7f3 fcd4 	bl	80001e4 <__adddf3>
 800c83c:	4632      	mov	r2, r6
 800c83e:	463b      	mov	r3, r7
 800c840:	4680      	mov	r8, r0
 800c842:	4689      	mov	r9, r1
 800c844:	f7f3 fccc 	bl	80001e0 <__aeabi_dsub>
 800c848:	4602      	mov	r2, r0
 800c84a:	460b      	mov	r3, r1
 800c84c:	4620      	mov	r0, r4
 800c84e:	4629      	mov	r1, r5
 800c850:	f7f3 fcc6 	bl	80001e0 <__aeabi_dsub>
 800c854:	4642      	mov	r2, r8
 800c856:	4606      	mov	r6, r0
 800c858:	460f      	mov	r7, r1
 800c85a:	464b      	mov	r3, r9
 800c85c:	4640      	mov	r0, r8
 800c85e:	4649      	mov	r1, r9
 800c860:	f7f3 fe76 	bl	8000550 <__aeabi_dmul>
 800c864:	a35e      	add	r3, pc, #376	; (adr r3, 800c9e0 <__ieee754_pow+0xa18>)
 800c866:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c86a:	4604      	mov	r4, r0
 800c86c:	460d      	mov	r5, r1
 800c86e:	f7f3 fe6f 	bl	8000550 <__aeabi_dmul>
 800c872:	a35d      	add	r3, pc, #372	; (adr r3, 800c9e8 <__ieee754_pow+0xa20>)
 800c874:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c878:	f7f3 fcb2 	bl	80001e0 <__aeabi_dsub>
 800c87c:	4622      	mov	r2, r4
 800c87e:	462b      	mov	r3, r5
 800c880:	f7f3 fe66 	bl	8000550 <__aeabi_dmul>
 800c884:	a35a      	add	r3, pc, #360	; (adr r3, 800c9f0 <__ieee754_pow+0xa28>)
 800c886:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c88a:	f7f3 fcab 	bl	80001e4 <__adddf3>
 800c88e:	4622      	mov	r2, r4
 800c890:	462b      	mov	r3, r5
 800c892:	f7f3 fe5d 	bl	8000550 <__aeabi_dmul>
 800c896:	a358      	add	r3, pc, #352	; (adr r3, 800c9f8 <__ieee754_pow+0xa30>)
 800c898:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c89c:	f7f3 fca0 	bl	80001e0 <__aeabi_dsub>
 800c8a0:	4622      	mov	r2, r4
 800c8a2:	462b      	mov	r3, r5
 800c8a4:	f7f3 fe54 	bl	8000550 <__aeabi_dmul>
 800c8a8:	a355      	add	r3, pc, #340	; (adr r3, 800ca00 <__ieee754_pow+0xa38>)
 800c8aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8ae:	f7f3 fc99 	bl	80001e4 <__adddf3>
 800c8b2:	4622      	mov	r2, r4
 800c8b4:	462b      	mov	r3, r5
 800c8b6:	f7f3 fe4b 	bl	8000550 <__aeabi_dmul>
 800c8ba:	4602      	mov	r2, r0
 800c8bc:	460b      	mov	r3, r1
 800c8be:	4640      	mov	r0, r8
 800c8c0:	4649      	mov	r1, r9
 800c8c2:	f7f3 fc8d 	bl	80001e0 <__aeabi_dsub>
 800c8c6:	4604      	mov	r4, r0
 800c8c8:	460d      	mov	r5, r1
 800c8ca:	4602      	mov	r2, r0
 800c8cc:	460b      	mov	r3, r1
 800c8ce:	4640      	mov	r0, r8
 800c8d0:	4649      	mov	r1, r9
 800c8d2:	f7f3 fe3d 	bl	8000550 <__aeabi_dmul>
 800c8d6:	2200      	movs	r2, #0
 800c8d8:	ec41 0b19 	vmov	d9, r0, r1
 800c8dc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800c8e0:	4620      	mov	r0, r4
 800c8e2:	4629      	mov	r1, r5
 800c8e4:	f7f3 fc7c 	bl	80001e0 <__aeabi_dsub>
 800c8e8:	4602      	mov	r2, r0
 800c8ea:	460b      	mov	r3, r1
 800c8ec:	ec51 0b19 	vmov	r0, r1, d9
 800c8f0:	f7f3 ff58 	bl	80007a4 <__aeabi_ddiv>
 800c8f4:	4632      	mov	r2, r6
 800c8f6:	4604      	mov	r4, r0
 800c8f8:	460d      	mov	r5, r1
 800c8fa:	463b      	mov	r3, r7
 800c8fc:	4640      	mov	r0, r8
 800c8fe:	4649      	mov	r1, r9
 800c900:	f7f3 fe26 	bl	8000550 <__aeabi_dmul>
 800c904:	4632      	mov	r2, r6
 800c906:	463b      	mov	r3, r7
 800c908:	f7f3 fc6c 	bl	80001e4 <__adddf3>
 800c90c:	4602      	mov	r2, r0
 800c90e:	460b      	mov	r3, r1
 800c910:	4620      	mov	r0, r4
 800c912:	4629      	mov	r1, r5
 800c914:	f7f3 fc64 	bl	80001e0 <__aeabi_dsub>
 800c918:	4642      	mov	r2, r8
 800c91a:	464b      	mov	r3, r9
 800c91c:	f7f3 fc60 	bl	80001e0 <__aeabi_dsub>
 800c920:	460b      	mov	r3, r1
 800c922:	4602      	mov	r2, r0
 800c924:	493a      	ldr	r1, [pc, #232]	; (800ca10 <__ieee754_pow+0xa48>)
 800c926:	2000      	movs	r0, #0
 800c928:	f7f3 fc5a 	bl	80001e0 <__aeabi_dsub>
 800c92c:	ec41 0b10 	vmov	d0, r0, r1
 800c930:	ee10 3a90 	vmov	r3, s1
 800c934:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800c938:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c93c:	da2b      	bge.n	800c996 <__ieee754_pow+0x9ce>
 800c93e:	4650      	mov	r0, sl
 800c940:	f000 fdca 	bl	800d4d8 <scalbn>
 800c944:	ec51 0b10 	vmov	r0, r1, d0
 800c948:	ec53 2b18 	vmov	r2, r3, d8
 800c94c:	f7ff bbed 	b.w	800c12a <__ieee754_pow+0x162>
 800c950:	4b30      	ldr	r3, [pc, #192]	; (800ca14 <__ieee754_pow+0xa4c>)
 800c952:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800c956:	429e      	cmp	r6, r3
 800c958:	f77f af0c 	ble.w	800c774 <__ieee754_pow+0x7ac>
 800c95c:	4b2e      	ldr	r3, [pc, #184]	; (800ca18 <__ieee754_pow+0xa50>)
 800c95e:	440b      	add	r3, r1
 800c960:	4303      	orrs	r3, r0
 800c962:	d009      	beq.n	800c978 <__ieee754_pow+0x9b0>
 800c964:	ec51 0b18 	vmov	r0, r1, d8
 800c968:	2200      	movs	r2, #0
 800c96a:	2300      	movs	r3, #0
 800c96c:	f7f4 f862 	bl	8000a34 <__aeabi_dcmplt>
 800c970:	3800      	subs	r0, #0
 800c972:	bf18      	it	ne
 800c974:	2001      	movne	r0, #1
 800c976:	e447      	b.n	800c208 <__ieee754_pow+0x240>
 800c978:	4622      	mov	r2, r4
 800c97a:	462b      	mov	r3, r5
 800c97c:	f7f3 fc30 	bl	80001e0 <__aeabi_dsub>
 800c980:	4642      	mov	r2, r8
 800c982:	464b      	mov	r3, r9
 800c984:	f7f4 f86a 	bl	8000a5c <__aeabi_dcmpge>
 800c988:	2800      	cmp	r0, #0
 800c98a:	f43f aef3 	beq.w	800c774 <__ieee754_pow+0x7ac>
 800c98e:	e7e9      	b.n	800c964 <__ieee754_pow+0x99c>
 800c990:	f04f 0a00 	mov.w	sl, #0
 800c994:	e71a      	b.n	800c7cc <__ieee754_pow+0x804>
 800c996:	ec51 0b10 	vmov	r0, r1, d0
 800c99a:	4619      	mov	r1, r3
 800c99c:	e7d4      	b.n	800c948 <__ieee754_pow+0x980>
 800c99e:	491c      	ldr	r1, [pc, #112]	; (800ca10 <__ieee754_pow+0xa48>)
 800c9a0:	2000      	movs	r0, #0
 800c9a2:	f7ff bb30 	b.w	800c006 <__ieee754_pow+0x3e>
 800c9a6:	2000      	movs	r0, #0
 800c9a8:	2100      	movs	r1, #0
 800c9aa:	f7ff bb2c 	b.w	800c006 <__ieee754_pow+0x3e>
 800c9ae:	4630      	mov	r0, r6
 800c9b0:	4639      	mov	r1, r7
 800c9b2:	f7ff bb28 	b.w	800c006 <__ieee754_pow+0x3e>
 800c9b6:	9204      	str	r2, [sp, #16]
 800c9b8:	f7ff bb7a 	b.w	800c0b0 <__ieee754_pow+0xe8>
 800c9bc:	2300      	movs	r3, #0
 800c9be:	f7ff bb64 	b.w	800c08a <__ieee754_pow+0xc2>
 800c9c2:	bf00      	nop
 800c9c4:	f3af 8000 	nop.w
 800c9c8:	00000000 	.word	0x00000000
 800c9cc:	3fe62e43 	.word	0x3fe62e43
 800c9d0:	fefa39ef 	.word	0xfefa39ef
 800c9d4:	3fe62e42 	.word	0x3fe62e42
 800c9d8:	0ca86c39 	.word	0x0ca86c39
 800c9dc:	be205c61 	.word	0xbe205c61
 800c9e0:	72bea4d0 	.word	0x72bea4d0
 800c9e4:	3e663769 	.word	0x3e663769
 800c9e8:	c5d26bf1 	.word	0xc5d26bf1
 800c9ec:	3ebbbd41 	.word	0x3ebbbd41
 800c9f0:	af25de2c 	.word	0xaf25de2c
 800c9f4:	3f11566a 	.word	0x3f11566a
 800c9f8:	16bebd93 	.word	0x16bebd93
 800c9fc:	3f66c16c 	.word	0x3f66c16c
 800ca00:	5555553e 	.word	0x5555553e
 800ca04:	3fc55555 	.word	0x3fc55555
 800ca08:	3fe00000 	.word	0x3fe00000
 800ca0c:	000fffff 	.word	0x000fffff
 800ca10:	3ff00000 	.word	0x3ff00000
 800ca14:	4090cbff 	.word	0x4090cbff
 800ca18:	3f6f3400 	.word	0x3f6f3400
 800ca1c:	652b82fe 	.word	0x652b82fe
 800ca20:	3c971547 	.word	0x3c971547

0800ca24 <__ieee754_sqrt>:
 800ca24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ca28:	ec55 4b10 	vmov	r4, r5, d0
 800ca2c:	4e55      	ldr	r6, [pc, #340]	; (800cb84 <__ieee754_sqrt+0x160>)
 800ca2e:	43ae      	bics	r6, r5
 800ca30:	ee10 0a10 	vmov	r0, s0
 800ca34:	ee10 3a10 	vmov	r3, s0
 800ca38:	462a      	mov	r2, r5
 800ca3a:	4629      	mov	r1, r5
 800ca3c:	d110      	bne.n	800ca60 <__ieee754_sqrt+0x3c>
 800ca3e:	ee10 2a10 	vmov	r2, s0
 800ca42:	462b      	mov	r3, r5
 800ca44:	f7f3 fd84 	bl	8000550 <__aeabi_dmul>
 800ca48:	4602      	mov	r2, r0
 800ca4a:	460b      	mov	r3, r1
 800ca4c:	4620      	mov	r0, r4
 800ca4e:	4629      	mov	r1, r5
 800ca50:	f7f3 fbc8 	bl	80001e4 <__adddf3>
 800ca54:	4604      	mov	r4, r0
 800ca56:	460d      	mov	r5, r1
 800ca58:	ec45 4b10 	vmov	d0, r4, r5
 800ca5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ca60:	2d00      	cmp	r5, #0
 800ca62:	dc10      	bgt.n	800ca86 <__ieee754_sqrt+0x62>
 800ca64:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800ca68:	4330      	orrs	r0, r6
 800ca6a:	d0f5      	beq.n	800ca58 <__ieee754_sqrt+0x34>
 800ca6c:	b15d      	cbz	r5, 800ca86 <__ieee754_sqrt+0x62>
 800ca6e:	ee10 2a10 	vmov	r2, s0
 800ca72:	462b      	mov	r3, r5
 800ca74:	ee10 0a10 	vmov	r0, s0
 800ca78:	f7f3 fbb2 	bl	80001e0 <__aeabi_dsub>
 800ca7c:	4602      	mov	r2, r0
 800ca7e:	460b      	mov	r3, r1
 800ca80:	f7f3 fe90 	bl	80007a4 <__aeabi_ddiv>
 800ca84:	e7e6      	b.n	800ca54 <__ieee754_sqrt+0x30>
 800ca86:	1512      	asrs	r2, r2, #20
 800ca88:	d074      	beq.n	800cb74 <__ieee754_sqrt+0x150>
 800ca8a:	07d4      	lsls	r4, r2, #31
 800ca8c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800ca90:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 800ca94:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800ca98:	bf5e      	ittt	pl
 800ca9a:	0fda      	lsrpl	r2, r3, #31
 800ca9c:	005b      	lslpl	r3, r3, #1
 800ca9e:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 800caa2:	2400      	movs	r4, #0
 800caa4:	0fda      	lsrs	r2, r3, #31
 800caa6:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 800caaa:	107f      	asrs	r7, r7, #1
 800caac:	005b      	lsls	r3, r3, #1
 800caae:	2516      	movs	r5, #22
 800cab0:	4620      	mov	r0, r4
 800cab2:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800cab6:	1886      	adds	r6, r0, r2
 800cab8:	428e      	cmp	r6, r1
 800caba:	bfde      	ittt	le
 800cabc:	1b89      	suble	r1, r1, r6
 800cabe:	18b0      	addle	r0, r6, r2
 800cac0:	18a4      	addle	r4, r4, r2
 800cac2:	0049      	lsls	r1, r1, #1
 800cac4:	3d01      	subs	r5, #1
 800cac6:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 800caca:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800cace:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800cad2:	d1f0      	bne.n	800cab6 <__ieee754_sqrt+0x92>
 800cad4:	462a      	mov	r2, r5
 800cad6:	f04f 0e20 	mov.w	lr, #32
 800cada:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800cade:	4281      	cmp	r1, r0
 800cae0:	eb06 0c05 	add.w	ip, r6, r5
 800cae4:	dc02      	bgt.n	800caec <__ieee754_sqrt+0xc8>
 800cae6:	d113      	bne.n	800cb10 <__ieee754_sqrt+0xec>
 800cae8:	459c      	cmp	ip, r3
 800caea:	d811      	bhi.n	800cb10 <__ieee754_sqrt+0xec>
 800caec:	f1bc 0f00 	cmp.w	ip, #0
 800caf0:	eb0c 0506 	add.w	r5, ip, r6
 800caf4:	da43      	bge.n	800cb7e <__ieee754_sqrt+0x15a>
 800caf6:	2d00      	cmp	r5, #0
 800caf8:	db41      	blt.n	800cb7e <__ieee754_sqrt+0x15a>
 800cafa:	f100 0801 	add.w	r8, r0, #1
 800cafe:	1a09      	subs	r1, r1, r0
 800cb00:	459c      	cmp	ip, r3
 800cb02:	bf88      	it	hi
 800cb04:	f101 31ff 	addhi.w	r1, r1, #4294967295
 800cb08:	eba3 030c 	sub.w	r3, r3, ip
 800cb0c:	4432      	add	r2, r6
 800cb0e:	4640      	mov	r0, r8
 800cb10:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 800cb14:	f1be 0e01 	subs.w	lr, lr, #1
 800cb18:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 800cb1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800cb20:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800cb24:	d1db      	bne.n	800cade <__ieee754_sqrt+0xba>
 800cb26:	430b      	orrs	r3, r1
 800cb28:	d006      	beq.n	800cb38 <__ieee754_sqrt+0x114>
 800cb2a:	1c50      	adds	r0, r2, #1
 800cb2c:	bf13      	iteet	ne
 800cb2e:	3201      	addne	r2, #1
 800cb30:	3401      	addeq	r4, #1
 800cb32:	4672      	moveq	r2, lr
 800cb34:	f022 0201 	bicne.w	r2, r2, #1
 800cb38:	1063      	asrs	r3, r4, #1
 800cb3a:	0852      	lsrs	r2, r2, #1
 800cb3c:	07e1      	lsls	r1, r4, #31
 800cb3e:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800cb42:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800cb46:	bf48      	it	mi
 800cb48:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800cb4c:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 800cb50:	4614      	mov	r4, r2
 800cb52:	e781      	b.n	800ca58 <__ieee754_sqrt+0x34>
 800cb54:	0ad9      	lsrs	r1, r3, #11
 800cb56:	3815      	subs	r0, #21
 800cb58:	055b      	lsls	r3, r3, #21
 800cb5a:	2900      	cmp	r1, #0
 800cb5c:	d0fa      	beq.n	800cb54 <__ieee754_sqrt+0x130>
 800cb5e:	02cd      	lsls	r5, r1, #11
 800cb60:	d50a      	bpl.n	800cb78 <__ieee754_sqrt+0x154>
 800cb62:	f1c2 0420 	rsb	r4, r2, #32
 800cb66:	fa23 f404 	lsr.w	r4, r3, r4
 800cb6a:	1e55      	subs	r5, r2, #1
 800cb6c:	4093      	lsls	r3, r2
 800cb6e:	4321      	orrs	r1, r4
 800cb70:	1b42      	subs	r2, r0, r5
 800cb72:	e78a      	b.n	800ca8a <__ieee754_sqrt+0x66>
 800cb74:	4610      	mov	r0, r2
 800cb76:	e7f0      	b.n	800cb5a <__ieee754_sqrt+0x136>
 800cb78:	0049      	lsls	r1, r1, #1
 800cb7a:	3201      	adds	r2, #1
 800cb7c:	e7ef      	b.n	800cb5e <__ieee754_sqrt+0x13a>
 800cb7e:	4680      	mov	r8, r0
 800cb80:	e7bd      	b.n	800cafe <__ieee754_sqrt+0xda>
 800cb82:	bf00      	nop
 800cb84:	7ff00000 	.word	0x7ff00000

0800cb88 <__ieee754_rem_pio2f>:
 800cb88:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cb8a:	ee10 6a10 	vmov	r6, s0
 800cb8e:	4b8e      	ldr	r3, [pc, #568]	; (800cdc8 <__ieee754_rem_pio2f+0x240>)
 800cb90:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 800cb94:	429d      	cmp	r5, r3
 800cb96:	b087      	sub	sp, #28
 800cb98:	eef0 7a40 	vmov.f32	s15, s0
 800cb9c:	4604      	mov	r4, r0
 800cb9e:	dc05      	bgt.n	800cbac <__ieee754_rem_pio2f+0x24>
 800cba0:	2300      	movs	r3, #0
 800cba2:	ed80 0a00 	vstr	s0, [r0]
 800cba6:	6043      	str	r3, [r0, #4]
 800cba8:	2000      	movs	r0, #0
 800cbaa:	e01a      	b.n	800cbe2 <__ieee754_rem_pio2f+0x5a>
 800cbac:	4b87      	ldr	r3, [pc, #540]	; (800cdcc <__ieee754_rem_pio2f+0x244>)
 800cbae:	429d      	cmp	r5, r3
 800cbb0:	dc46      	bgt.n	800cc40 <__ieee754_rem_pio2f+0xb8>
 800cbb2:	2e00      	cmp	r6, #0
 800cbb4:	ed9f 0a86 	vldr	s0, [pc, #536]	; 800cdd0 <__ieee754_rem_pio2f+0x248>
 800cbb8:	4b86      	ldr	r3, [pc, #536]	; (800cdd4 <__ieee754_rem_pio2f+0x24c>)
 800cbba:	f025 050f 	bic.w	r5, r5, #15
 800cbbe:	dd1f      	ble.n	800cc00 <__ieee754_rem_pio2f+0x78>
 800cbc0:	429d      	cmp	r5, r3
 800cbc2:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800cbc6:	d00e      	beq.n	800cbe6 <__ieee754_rem_pio2f+0x5e>
 800cbc8:	ed9f 7a83 	vldr	s14, [pc, #524]	; 800cdd8 <__ieee754_rem_pio2f+0x250>
 800cbcc:	ee37 0ac7 	vsub.f32	s0, s15, s14
 800cbd0:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800cbd4:	ed80 0a00 	vstr	s0, [r0]
 800cbd8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800cbdc:	2001      	movs	r0, #1
 800cbde:	edc4 7a01 	vstr	s15, [r4, #4]
 800cbe2:	b007      	add	sp, #28
 800cbe4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cbe6:	ed9f 0a7d 	vldr	s0, [pc, #500]	; 800cddc <__ieee754_rem_pio2f+0x254>
 800cbea:	ed9f 7a7d 	vldr	s14, [pc, #500]	; 800cde0 <__ieee754_rem_pio2f+0x258>
 800cbee:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800cbf2:	ee77 6ac7 	vsub.f32	s13, s15, s14
 800cbf6:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800cbfa:	edc0 6a00 	vstr	s13, [r0]
 800cbfe:	e7eb      	b.n	800cbd8 <__ieee754_rem_pio2f+0x50>
 800cc00:	429d      	cmp	r5, r3
 800cc02:	ee77 7a80 	vadd.f32	s15, s15, s0
 800cc06:	d00e      	beq.n	800cc26 <__ieee754_rem_pio2f+0x9e>
 800cc08:	ed9f 7a73 	vldr	s14, [pc, #460]	; 800cdd8 <__ieee754_rem_pio2f+0x250>
 800cc0c:	ee37 0a87 	vadd.f32	s0, s15, s14
 800cc10:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800cc14:	ed80 0a00 	vstr	s0, [r0]
 800cc18:	ee77 7a87 	vadd.f32	s15, s15, s14
 800cc1c:	f04f 30ff 	mov.w	r0, #4294967295
 800cc20:	edc4 7a01 	vstr	s15, [r4, #4]
 800cc24:	e7dd      	b.n	800cbe2 <__ieee754_rem_pio2f+0x5a>
 800cc26:	ed9f 0a6d 	vldr	s0, [pc, #436]	; 800cddc <__ieee754_rem_pio2f+0x254>
 800cc2a:	ed9f 7a6d 	vldr	s14, [pc, #436]	; 800cde0 <__ieee754_rem_pio2f+0x258>
 800cc2e:	ee77 7a80 	vadd.f32	s15, s15, s0
 800cc32:	ee77 6a87 	vadd.f32	s13, s15, s14
 800cc36:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800cc3a:	edc0 6a00 	vstr	s13, [r0]
 800cc3e:	e7eb      	b.n	800cc18 <__ieee754_rem_pio2f+0x90>
 800cc40:	4b68      	ldr	r3, [pc, #416]	; (800cde4 <__ieee754_rem_pio2f+0x25c>)
 800cc42:	429d      	cmp	r5, r3
 800cc44:	dc72      	bgt.n	800cd2c <__ieee754_rem_pio2f+0x1a4>
 800cc46:	f000 fccd 	bl	800d5e4 <fabsf>
 800cc4a:	ed9f 7a67 	vldr	s14, [pc, #412]	; 800cde8 <__ieee754_rem_pio2f+0x260>
 800cc4e:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800cc52:	eee0 7a07 	vfma.f32	s15, s0, s14
 800cc56:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800cc5a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800cc5e:	ee17 0a90 	vmov	r0, s15
 800cc62:	eddf 7a5b 	vldr	s15, [pc, #364]	; 800cdd0 <__ieee754_rem_pio2f+0x248>
 800cc66:	eea7 0a67 	vfms.f32	s0, s14, s15
 800cc6a:	281f      	cmp	r0, #31
 800cc6c:	eddf 7a5a 	vldr	s15, [pc, #360]	; 800cdd8 <__ieee754_rem_pio2f+0x250>
 800cc70:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cc74:	eeb1 6a47 	vneg.f32	s12, s14
 800cc78:	ee70 6a67 	vsub.f32	s13, s0, s15
 800cc7c:	ee16 2a90 	vmov	r2, s13
 800cc80:	dc1c      	bgt.n	800ccbc <__ieee754_rem_pio2f+0x134>
 800cc82:	495a      	ldr	r1, [pc, #360]	; (800cdec <__ieee754_rem_pio2f+0x264>)
 800cc84:	1e47      	subs	r7, r0, #1
 800cc86:	f025 03ff 	bic.w	r3, r5, #255	; 0xff
 800cc8a:	f851 1027 	ldr.w	r1, [r1, r7, lsl #2]
 800cc8e:	428b      	cmp	r3, r1
 800cc90:	d014      	beq.n	800ccbc <__ieee754_rem_pio2f+0x134>
 800cc92:	6022      	str	r2, [r4, #0]
 800cc94:	ed94 7a00 	vldr	s14, [r4]
 800cc98:	ee30 0a47 	vsub.f32	s0, s0, s14
 800cc9c:	2e00      	cmp	r6, #0
 800cc9e:	ee30 0a67 	vsub.f32	s0, s0, s15
 800cca2:	ed84 0a01 	vstr	s0, [r4, #4]
 800cca6:	da9c      	bge.n	800cbe2 <__ieee754_rem_pio2f+0x5a>
 800cca8:	eeb1 7a47 	vneg.f32	s14, s14
 800ccac:	eeb1 0a40 	vneg.f32	s0, s0
 800ccb0:	ed84 7a00 	vstr	s14, [r4]
 800ccb4:	ed84 0a01 	vstr	s0, [r4, #4]
 800ccb8:	4240      	negs	r0, r0
 800ccba:	e792      	b.n	800cbe2 <__ieee754_rem_pio2f+0x5a>
 800ccbc:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800ccc0:	15eb      	asrs	r3, r5, #23
 800ccc2:	ebc1 55d5 	rsb	r5, r1, r5, lsr #23
 800ccc6:	2d08      	cmp	r5, #8
 800ccc8:	dde3      	ble.n	800cc92 <__ieee754_rem_pio2f+0x10a>
 800ccca:	eddf 7a44 	vldr	s15, [pc, #272]	; 800cddc <__ieee754_rem_pio2f+0x254>
 800ccce:	eddf 5a44 	vldr	s11, [pc, #272]	; 800cde0 <__ieee754_rem_pio2f+0x258>
 800ccd2:	eef0 6a40 	vmov.f32	s13, s0
 800ccd6:	eee6 6a27 	vfma.f32	s13, s12, s15
 800ccda:	ee30 0a66 	vsub.f32	s0, s0, s13
 800ccde:	eea6 0a27 	vfma.f32	s0, s12, s15
 800cce2:	eef0 7a40 	vmov.f32	s15, s0
 800cce6:	eed7 7a25 	vfnms.f32	s15, s14, s11
 800ccea:	ee76 5ae7 	vsub.f32	s11, s13, s15
 800ccee:	ee15 2a90 	vmov	r2, s11
 800ccf2:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800ccf6:	1a5b      	subs	r3, r3, r1
 800ccf8:	2b19      	cmp	r3, #25
 800ccfa:	dc04      	bgt.n	800cd06 <__ieee754_rem_pio2f+0x17e>
 800ccfc:	edc4 5a00 	vstr	s11, [r4]
 800cd00:	eeb0 0a66 	vmov.f32	s0, s13
 800cd04:	e7c6      	b.n	800cc94 <__ieee754_rem_pio2f+0x10c>
 800cd06:	eddf 5a3a 	vldr	s11, [pc, #232]	; 800cdf0 <__ieee754_rem_pio2f+0x268>
 800cd0a:	eeb0 0a66 	vmov.f32	s0, s13
 800cd0e:	eea6 0a25 	vfma.f32	s0, s12, s11
 800cd12:	ee76 7ac0 	vsub.f32	s15, s13, s0
 800cd16:	eddf 6a37 	vldr	s13, [pc, #220]	; 800cdf4 <__ieee754_rem_pio2f+0x26c>
 800cd1a:	eee6 7a25 	vfma.f32	s15, s12, s11
 800cd1e:	eed7 7a26 	vfnms.f32	s15, s14, s13
 800cd22:	ee30 7a67 	vsub.f32	s14, s0, s15
 800cd26:	ed84 7a00 	vstr	s14, [r4]
 800cd2a:	e7b3      	b.n	800cc94 <__ieee754_rem_pio2f+0x10c>
 800cd2c:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 800cd30:	db06      	blt.n	800cd40 <__ieee754_rem_pio2f+0x1b8>
 800cd32:	ee70 7a40 	vsub.f32	s15, s0, s0
 800cd36:	edc0 7a01 	vstr	s15, [r0, #4]
 800cd3a:	edc0 7a00 	vstr	s15, [r0]
 800cd3e:	e733      	b.n	800cba8 <__ieee754_rem_pio2f+0x20>
 800cd40:	15ea      	asrs	r2, r5, #23
 800cd42:	3a86      	subs	r2, #134	; 0x86
 800cd44:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 800cd48:	ee07 3a90 	vmov	s15, r3
 800cd4c:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800cd50:	eddf 6a29 	vldr	s13, [pc, #164]	; 800cdf8 <__ieee754_rem_pio2f+0x270>
 800cd54:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800cd58:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800cd5c:	ed8d 7a03 	vstr	s14, [sp, #12]
 800cd60:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800cd64:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800cd68:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800cd6c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800cd70:	ed8d 7a04 	vstr	s14, [sp, #16]
 800cd74:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800cd78:	eef5 7a40 	vcmp.f32	s15, #0.0
 800cd7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cd80:	edcd 7a05 	vstr	s15, [sp, #20]
 800cd84:	d11e      	bne.n	800cdc4 <__ieee754_rem_pio2f+0x23c>
 800cd86:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800cd8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cd8e:	bf14      	ite	ne
 800cd90:	2302      	movne	r3, #2
 800cd92:	2301      	moveq	r3, #1
 800cd94:	4919      	ldr	r1, [pc, #100]	; (800cdfc <__ieee754_rem_pio2f+0x274>)
 800cd96:	9101      	str	r1, [sp, #4]
 800cd98:	2102      	movs	r1, #2
 800cd9a:	9100      	str	r1, [sp, #0]
 800cd9c:	a803      	add	r0, sp, #12
 800cd9e:	4621      	mov	r1, r4
 800cda0:	f000 f88e 	bl	800cec0 <__kernel_rem_pio2f>
 800cda4:	2e00      	cmp	r6, #0
 800cda6:	f6bf af1c 	bge.w	800cbe2 <__ieee754_rem_pio2f+0x5a>
 800cdaa:	edd4 7a00 	vldr	s15, [r4]
 800cdae:	eef1 7a67 	vneg.f32	s15, s15
 800cdb2:	edc4 7a00 	vstr	s15, [r4]
 800cdb6:	edd4 7a01 	vldr	s15, [r4, #4]
 800cdba:	eef1 7a67 	vneg.f32	s15, s15
 800cdbe:	edc4 7a01 	vstr	s15, [r4, #4]
 800cdc2:	e779      	b.n	800ccb8 <__ieee754_rem_pio2f+0x130>
 800cdc4:	2303      	movs	r3, #3
 800cdc6:	e7e5      	b.n	800cd94 <__ieee754_rem_pio2f+0x20c>
 800cdc8:	3f490fd8 	.word	0x3f490fd8
 800cdcc:	4016cbe3 	.word	0x4016cbe3
 800cdd0:	3fc90f80 	.word	0x3fc90f80
 800cdd4:	3fc90fd0 	.word	0x3fc90fd0
 800cdd8:	37354443 	.word	0x37354443
 800cddc:	37354400 	.word	0x37354400
 800cde0:	2e85a308 	.word	0x2e85a308
 800cde4:	43490f80 	.word	0x43490f80
 800cde8:	3f22f984 	.word	0x3f22f984
 800cdec:	0800d7e8 	.word	0x0800d7e8
 800cdf0:	2e85a300 	.word	0x2e85a300
 800cdf4:	248d3132 	.word	0x248d3132
 800cdf8:	43800000 	.word	0x43800000
 800cdfc:	0800d868 	.word	0x0800d868

0800ce00 <__kernel_cosf>:
 800ce00:	ee10 3a10 	vmov	r3, s0
 800ce04:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800ce08:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 800ce0c:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800ce10:	da05      	bge.n	800ce1e <__kernel_cosf+0x1e>
 800ce12:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800ce16:	ee17 2a90 	vmov	r2, s15
 800ce1a:	2a00      	cmp	r2, #0
 800ce1c:	d03d      	beq.n	800ce9a <__kernel_cosf+0x9a>
 800ce1e:	ee60 5a00 	vmul.f32	s11, s0, s0
 800ce22:	eddf 7a1f 	vldr	s15, [pc, #124]	; 800cea0 <__kernel_cosf+0xa0>
 800ce26:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 800cea4 <__kernel_cosf+0xa4>
 800ce2a:	eddf 6a1f 	vldr	s13, [pc, #124]	; 800cea8 <__kernel_cosf+0xa8>
 800ce2e:	4a1f      	ldr	r2, [pc, #124]	; (800ceac <__kernel_cosf+0xac>)
 800ce30:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800ce34:	4293      	cmp	r3, r2
 800ce36:	eddf 7a1e 	vldr	s15, [pc, #120]	; 800ceb0 <__kernel_cosf+0xb0>
 800ce3a:	eee7 7a25 	vfma.f32	s15, s14, s11
 800ce3e:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 800ceb4 <__kernel_cosf+0xb4>
 800ce42:	eea7 7aa5 	vfma.f32	s14, s15, s11
 800ce46:	eddf 7a1c 	vldr	s15, [pc, #112]	; 800ceb8 <__kernel_cosf+0xb8>
 800ce4a:	eee7 7a25 	vfma.f32	s15, s14, s11
 800ce4e:	eeb0 7a66 	vmov.f32	s14, s13
 800ce52:	eea7 7aa5 	vfma.f32	s14, s15, s11
 800ce56:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 800ce5a:	ee65 7aa6 	vmul.f32	s15, s11, s13
 800ce5e:	ee67 6a25 	vmul.f32	s13, s14, s11
 800ce62:	ee20 7ac0 	vnmul.f32	s14, s1, s0
 800ce66:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800ce6a:	dc04      	bgt.n	800ce76 <__kernel_cosf+0x76>
 800ce6c:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800ce70:	ee36 0a47 	vsub.f32	s0, s12, s14
 800ce74:	4770      	bx	lr
 800ce76:	4a11      	ldr	r2, [pc, #68]	; (800cebc <__kernel_cosf+0xbc>)
 800ce78:	4293      	cmp	r3, r2
 800ce7a:	bfda      	itte	le
 800ce7c:	f103 437f 	addle.w	r3, r3, #4278190080	; 0xff000000
 800ce80:	ee06 3a90 	vmovle	s13, r3
 800ce84:	eef5 6a02 	vmovgt.f32	s13, #82	; 0x3e900000  0.2812500
 800ce88:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800ce8c:	ee36 0a66 	vsub.f32	s0, s12, s13
 800ce90:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ce94:	ee30 0a67 	vsub.f32	s0, s0, s15
 800ce98:	4770      	bx	lr
 800ce9a:	eeb0 0a46 	vmov.f32	s0, s12
 800ce9e:	4770      	bx	lr
 800cea0:	ad47d74e 	.word	0xad47d74e
 800cea4:	310f74f6 	.word	0x310f74f6
 800cea8:	3d2aaaab 	.word	0x3d2aaaab
 800ceac:	3e999999 	.word	0x3e999999
 800ceb0:	b493f27c 	.word	0xb493f27c
 800ceb4:	37d00d01 	.word	0x37d00d01
 800ceb8:	bab60b61 	.word	0xbab60b61
 800cebc:	3f480000 	.word	0x3f480000

0800cec0 <__kernel_rem_pio2f>:
 800cec0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cec4:	ed2d 8b04 	vpush	{d8-d9}
 800cec8:	b0d9      	sub	sp, #356	; 0x164
 800ceca:	4688      	mov	r8, r1
 800cecc:	9002      	str	r0, [sp, #8]
 800cece:	49bb      	ldr	r1, [pc, #748]	; (800d1bc <__kernel_rem_pio2f+0x2fc>)
 800ced0:	9866      	ldr	r0, [sp, #408]	; 0x198
 800ced2:	9301      	str	r3, [sp, #4]
 800ced4:	f851 a020 	ldr.w	sl, [r1, r0, lsl #2]
 800ced8:	f8dd e19c 	ldr.w	lr, [sp, #412]	; 0x19c
 800cedc:	1e59      	subs	r1, r3, #1
 800cede:	1d13      	adds	r3, r2, #4
 800cee0:	db27      	blt.n	800cf32 <__kernel_rem_pio2f+0x72>
 800cee2:	f1b2 0b03 	subs.w	fp, r2, #3
 800cee6:	bf48      	it	mi
 800cee8:	f102 0b04 	addmi.w	fp, r2, #4
 800ceec:	ea4f 00eb 	mov.w	r0, fp, asr #3
 800cef0:	1c45      	adds	r5, r0, #1
 800cef2:	00ec      	lsls	r4, r5, #3
 800cef4:	1a47      	subs	r7, r0, r1
 800cef6:	ed9f 7ab5 	vldr	s14, [pc, #724]	; 800d1cc <__kernel_rem_pio2f+0x30c>
 800cefa:	9403      	str	r4, [sp, #12]
 800cefc:	eba2 05c5 	sub.w	r5, r2, r5, lsl #3
 800cf00:	eb0a 0c01 	add.w	ip, sl, r1
 800cf04:	ae1c      	add	r6, sp, #112	; 0x70
 800cf06:	eb0e 0987 	add.w	r9, lr, r7, lsl #2
 800cf0a:	2400      	movs	r4, #0
 800cf0c:	4564      	cmp	r4, ip
 800cf0e:	dd12      	ble.n	800cf36 <__kernel_rem_pio2f+0x76>
 800cf10:	9b01      	ldr	r3, [sp, #4]
 800cf12:	ac1c      	add	r4, sp, #112	; 0x70
 800cf14:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 800cf18:	f50d 7b88 	add.w	fp, sp, #272	; 0x110
 800cf1c:	f04f 0c00 	mov.w	ip, #0
 800cf20:	45d4      	cmp	ip, sl
 800cf22:	dc27      	bgt.n	800cf74 <__kernel_rem_pio2f+0xb4>
 800cf24:	f8dd 9008 	ldr.w	r9, [sp, #8]
 800cf28:	eddf 7aa8 	vldr	s15, [pc, #672]	; 800d1cc <__kernel_rem_pio2f+0x30c>
 800cf2c:	4627      	mov	r7, r4
 800cf2e:	2600      	movs	r6, #0
 800cf30:	e016      	b.n	800cf60 <__kernel_rem_pio2f+0xa0>
 800cf32:	2000      	movs	r0, #0
 800cf34:	e7dc      	b.n	800cef0 <__kernel_rem_pio2f+0x30>
 800cf36:	42e7      	cmn	r7, r4
 800cf38:	bf5d      	ittte	pl
 800cf3a:	f859 3024 	ldrpl.w	r3, [r9, r4, lsl #2]
 800cf3e:	ee07 3a90 	vmovpl	s15, r3
 800cf42:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 800cf46:	eef0 7a47 	vmovmi.f32	s15, s14
 800cf4a:	ece6 7a01 	vstmia	r6!, {s15}
 800cf4e:	3401      	adds	r4, #1
 800cf50:	e7dc      	b.n	800cf0c <__kernel_rem_pio2f+0x4c>
 800cf52:	ecf9 6a01 	vldmia	r9!, {s13}
 800cf56:	ed97 7a00 	vldr	s14, [r7]
 800cf5a:	eee6 7a87 	vfma.f32	s15, s13, s14
 800cf5e:	3601      	adds	r6, #1
 800cf60:	428e      	cmp	r6, r1
 800cf62:	f1a7 0704 	sub.w	r7, r7, #4
 800cf66:	ddf4      	ble.n	800cf52 <__kernel_rem_pio2f+0x92>
 800cf68:	eceb 7a01 	vstmia	fp!, {s15}
 800cf6c:	f10c 0c01 	add.w	ip, ip, #1
 800cf70:	3404      	adds	r4, #4
 800cf72:	e7d5      	b.n	800cf20 <__kernel_rem_pio2f+0x60>
 800cf74:	ab08      	add	r3, sp, #32
 800cf76:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 800cf7a:	eddf 8a93 	vldr	s17, [pc, #588]	; 800d1c8 <__kernel_rem_pio2f+0x308>
 800cf7e:	ed9f 9a91 	vldr	s18, [pc, #580]	; 800d1c4 <__kernel_rem_pio2f+0x304>
 800cf82:	9304      	str	r3, [sp, #16]
 800cf84:	eb0e 0b80 	add.w	fp, lr, r0, lsl #2
 800cf88:	4656      	mov	r6, sl
 800cf8a:	00b3      	lsls	r3, r6, #2
 800cf8c:	9305      	str	r3, [sp, #20]
 800cf8e:	ab58      	add	r3, sp, #352	; 0x160
 800cf90:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 800cf94:	ac08      	add	r4, sp, #32
 800cf96:	ab44      	add	r3, sp, #272	; 0x110
 800cf98:	ed10 0a14 	vldr	s0, [r0, #-80]	; 0xffffffb0
 800cf9c:	46a4      	mov	ip, r4
 800cf9e:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 800cfa2:	4637      	mov	r7, r6
 800cfa4:	2f00      	cmp	r7, #0
 800cfa6:	f1a0 0004 	sub.w	r0, r0, #4
 800cfaa:	dc4f      	bgt.n	800d04c <__kernel_rem_pio2f+0x18c>
 800cfac:	4628      	mov	r0, r5
 800cfae:	e9cd 1206 	strd	r1, r2, [sp, #24]
 800cfb2:	f000 fb61 	bl	800d678 <scalbnf>
 800cfb6:	eeb0 8a40 	vmov.f32	s16, s0
 800cfba:	eeb4 0a00 	vmov.f32	s0, #64	; 0x3e000000  0.125
 800cfbe:	ee28 0a00 	vmul.f32	s0, s16, s0
 800cfc2:	f000 fb17 	bl	800d5f4 <floorf>
 800cfc6:	eef2 7a00 	vmov.f32	s15, #32	; 0x41000000  8.0
 800cfca:	eea0 8a67 	vfms.f32	s16, s0, s15
 800cfce:	2d00      	cmp	r5, #0
 800cfd0:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 800cfd4:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 800cfd8:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
 800cfdc:	ee17 9a90 	vmov	r9, s15
 800cfe0:	ee38 8a40 	vsub.f32	s16, s16, s0
 800cfe4:	dd44      	ble.n	800d070 <__kernel_rem_pio2f+0x1b0>
 800cfe6:	f106 3cff 	add.w	ip, r6, #4294967295
 800cfea:	ab08      	add	r3, sp, #32
 800cfec:	f1c5 0e08 	rsb	lr, r5, #8
 800cff0:	f853 702c 	ldr.w	r7, [r3, ip, lsl #2]
 800cff4:	fa47 f00e 	asr.w	r0, r7, lr
 800cff8:	4481      	add	r9, r0
 800cffa:	fa00 f00e 	lsl.w	r0, r0, lr
 800cffe:	1a3f      	subs	r7, r7, r0
 800d000:	f1c5 0007 	rsb	r0, r5, #7
 800d004:	f843 702c 	str.w	r7, [r3, ip, lsl #2]
 800d008:	4107      	asrs	r7, r0
 800d00a:	2f00      	cmp	r7, #0
 800d00c:	dd3f      	ble.n	800d08e <__kernel_rem_pio2f+0x1ce>
 800d00e:	f04f 0e00 	mov.w	lr, #0
 800d012:	f109 0901 	add.w	r9, r9, #1
 800d016:	4673      	mov	r3, lr
 800d018:	4576      	cmp	r6, lr
 800d01a:	dc6b      	bgt.n	800d0f4 <__kernel_rem_pio2f+0x234>
 800d01c:	2d00      	cmp	r5, #0
 800d01e:	dd04      	ble.n	800d02a <__kernel_rem_pio2f+0x16a>
 800d020:	2d01      	cmp	r5, #1
 800d022:	d078      	beq.n	800d116 <__kernel_rem_pio2f+0x256>
 800d024:	2d02      	cmp	r5, #2
 800d026:	f000 8081 	beq.w	800d12c <__kernel_rem_pio2f+0x26c>
 800d02a:	2f02      	cmp	r7, #2
 800d02c:	d12f      	bne.n	800d08e <__kernel_rem_pio2f+0x1ce>
 800d02e:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800d032:	ee30 8a48 	vsub.f32	s16, s0, s16
 800d036:	b353      	cbz	r3, 800d08e <__kernel_rem_pio2f+0x1ce>
 800d038:	4628      	mov	r0, r5
 800d03a:	e9cd 1206 	strd	r1, r2, [sp, #24]
 800d03e:	f000 fb1b 	bl	800d678 <scalbnf>
 800d042:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 800d046:	ee38 8a40 	vsub.f32	s16, s16, s0
 800d04a:	e020      	b.n	800d08e <__kernel_rem_pio2f+0x1ce>
 800d04c:	ee60 7a28 	vmul.f32	s15, s0, s17
 800d050:	3f01      	subs	r7, #1
 800d052:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800d056:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d05a:	eea7 0ac9 	vfms.f32	s0, s15, s18
 800d05e:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800d062:	ecac 0a01 	vstmia	ip!, {s0}
 800d066:	ed90 0a00 	vldr	s0, [r0]
 800d06a:	ee37 0a80 	vadd.f32	s0, s15, s0
 800d06e:	e799      	b.n	800cfa4 <__kernel_rem_pio2f+0xe4>
 800d070:	d105      	bne.n	800d07e <__kernel_rem_pio2f+0x1be>
 800d072:	1e70      	subs	r0, r6, #1
 800d074:	ab08      	add	r3, sp, #32
 800d076:	f853 7020 	ldr.w	r7, [r3, r0, lsl #2]
 800d07a:	11ff      	asrs	r7, r7, #7
 800d07c:	e7c5      	b.n	800d00a <__kernel_rem_pio2f+0x14a>
 800d07e:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800d082:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800d086:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d08a:	da31      	bge.n	800d0f0 <__kernel_rem_pio2f+0x230>
 800d08c:	2700      	movs	r7, #0
 800d08e:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800d092:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d096:	f040 809b 	bne.w	800d1d0 <__kernel_rem_pio2f+0x310>
 800d09a:	1e74      	subs	r4, r6, #1
 800d09c:	46a4      	mov	ip, r4
 800d09e:	2000      	movs	r0, #0
 800d0a0:	45d4      	cmp	ip, sl
 800d0a2:	da4a      	bge.n	800d13a <__kernel_rem_pio2f+0x27a>
 800d0a4:	2800      	cmp	r0, #0
 800d0a6:	d07a      	beq.n	800d19e <__kernel_rem_pio2f+0x2de>
 800d0a8:	ab08      	add	r3, sp, #32
 800d0aa:	3d08      	subs	r5, #8
 800d0ac:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800d0b0:	2b00      	cmp	r3, #0
 800d0b2:	f000 8081 	beq.w	800d1b8 <__kernel_rem_pio2f+0x2f8>
 800d0b6:	4628      	mov	r0, r5
 800d0b8:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800d0bc:	00a5      	lsls	r5, r4, #2
 800d0be:	f000 fadb 	bl	800d678 <scalbnf>
 800d0c2:	aa44      	add	r2, sp, #272	; 0x110
 800d0c4:	1d2b      	adds	r3, r5, #4
 800d0c6:	ed9f 7a40 	vldr	s14, [pc, #256]	; 800d1c8 <__kernel_rem_pio2f+0x308>
 800d0ca:	18d1      	adds	r1, r2, r3
 800d0cc:	4622      	mov	r2, r4
 800d0ce:	2a00      	cmp	r2, #0
 800d0d0:	f280 80ae 	bge.w	800d230 <__kernel_rem_pio2f+0x370>
 800d0d4:	4622      	mov	r2, r4
 800d0d6:	2a00      	cmp	r2, #0
 800d0d8:	f2c0 80cc 	blt.w	800d274 <__kernel_rem_pio2f+0x3b4>
 800d0dc:	a944      	add	r1, sp, #272	; 0x110
 800d0de:	eb01 0682 	add.w	r6, r1, r2, lsl #2
 800d0e2:	f8df c0dc 	ldr.w	ip, [pc, #220]	; 800d1c0 <__kernel_rem_pio2f+0x300>
 800d0e6:	eddf 7a39 	vldr	s15, [pc, #228]	; 800d1cc <__kernel_rem_pio2f+0x30c>
 800d0ea:	2000      	movs	r0, #0
 800d0ec:	1aa1      	subs	r1, r4, r2
 800d0ee:	e0b6      	b.n	800d25e <__kernel_rem_pio2f+0x39e>
 800d0f0:	2702      	movs	r7, #2
 800d0f2:	e78c      	b.n	800d00e <__kernel_rem_pio2f+0x14e>
 800d0f4:	6820      	ldr	r0, [r4, #0]
 800d0f6:	b94b      	cbnz	r3, 800d10c <__kernel_rem_pio2f+0x24c>
 800d0f8:	b118      	cbz	r0, 800d102 <__kernel_rem_pio2f+0x242>
 800d0fa:	f5c0 7080 	rsb	r0, r0, #256	; 0x100
 800d0fe:	6020      	str	r0, [r4, #0]
 800d100:	2001      	movs	r0, #1
 800d102:	f10e 0e01 	add.w	lr, lr, #1
 800d106:	3404      	adds	r4, #4
 800d108:	4603      	mov	r3, r0
 800d10a:	e785      	b.n	800d018 <__kernel_rem_pio2f+0x158>
 800d10c:	f1c0 00ff 	rsb	r0, r0, #255	; 0xff
 800d110:	6020      	str	r0, [r4, #0]
 800d112:	4618      	mov	r0, r3
 800d114:	e7f5      	b.n	800d102 <__kernel_rem_pio2f+0x242>
 800d116:	1e74      	subs	r4, r6, #1
 800d118:	a808      	add	r0, sp, #32
 800d11a:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 800d11e:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 800d122:	f10d 0c20 	add.w	ip, sp, #32
 800d126:	f84c 0024 	str.w	r0, [ip, r4, lsl #2]
 800d12a:	e77e      	b.n	800d02a <__kernel_rem_pio2f+0x16a>
 800d12c:	1e74      	subs	r4, r6, #1
 800d12e:	a808      	add	r0, sp, #32
 800d130:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 800d134:	f000 003f 	and.w	r0, r0, #63	; 0x3f
 800d138:	e7f3      	b.n	800d122 <__kernel_rem_pio2f+0x262>
 800d13a:	ab08      	add	r3, sp, #32
 800d13c:	f853 302c 	ldr.w	r3, [r3, ip, lsl #2]
 800d140:	f10c 3cff 	add.w	ip, ip, #4294967295
 800d144:	4318      	orrs	r0, r3
 800d146:	e7ab      	b.n	800d0a0 <__kernel_rem_pio2f+0x1e0>
 800d148:	f10c 0c01 	add.w	ip, ip, #1
 800d14c:	f850 4d04 	ldr.w	r4, [r0, #-4]!
 800d150:	2c00      	cmp	r4, #0
 800d152:	d0f9      	beq.n	800d148 <__kernel_rem_pio2f+0x288>
 800d154:	9b05      	ldr	r3, [sp, #20]
 800d156:	f503 73b0 	add.w	r3, r3, #352	; 0x160
 800d15a:	eb0d 0003 	add.w	r0, sp, r3
 800d15e:	9b01      	ldr	r3, [sp, #4]
 800d160:	18f4      	adds	r4, r6, r3
 800d162:	ab1c      	add	r3, sp, #112	; 0x70
 800d164:	1c77      	adds	r7, r6, #1
 800d166:	384c      	subs	r0, #76	; 0x4c
 800d168:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800d16c:	4466      	add	r6, ip
 800d16e:	42be      	cmp	r6, r7
 800d170:	f6ff af0b 	blt.w	800cf8a <__kernel_rem_pio2f+0xca>
 800d174:	f85b 3027 	ldr.w	r3, [fp, r7, lsl #2]
 800d178:	f8dd e008 	ldr.w	lr, [sp, #8]
 800d17c:	ee07 3a90 	vmov	s15, r3
 800d180:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d184:	f04f 0c00 	mov.w	ip, #0
 800d188:	ece4 7a01 	vstmia	r4!, {s15}
 800d18c:	eddf 7a0f 	vldr	s15, [pc, #60]	; 800d1cc <__kernel_rem_pio2f+0x30c>
 800d190:	46a1      	mov	r9, r4
 800d192:	458c      	cmp	ip, r1
 800d194:	dd07      	ble.n	800d1a6 <__kernel_rem_pio2f+0x2e6>
 800d196:	ece0 7a01 	vstmia	r0!, {s15}
 800d19a:	3701      	adds	r7, #1
 800d19c:	e7e7      	b.n	800d16e <__kernel_rem_pio2f+0x2ae>
 800d19e:	9804      	ldr	r0, [sp, #16]
 800d1a0:	f04f 0c01 	mov.w	ip, #1
 800d1a4:	e7d2      	b.n	800d14c <__kernel_rem_pio2f+0x28c>
 800d1a6:	ecfe 6a01 	vldmia	lr!, {s13}
 800d1aa:	ed39 7a01 	vldmdb	r9!, {s14}
 800d1ae:	f10c 0c01 	add.w	ip, ip, #1
 800d1b2:	eee6 7a87 	vfma.f32	s15, s13, s14
 800d1b6:	e7ec      	b.n	800d192 <__kernel_rem_pio2f+0x2d2>
 800d1b8:	3c01      	subs	r4, #1
 800d1ba:	e775      	b.n	800d0a8 <__kernel_rem_pio2f+0x1e8>
 800d1bc:	0800dbac 	.word	0x0800dbac
 800d1c0:	0800db80 	.word	0x0800db80
 800d1c4:	43800000 	.word	0x43800000
 800d1c8:	3b800000 	.word	0x3b800000
 800d1cc:	00000000 	.word	0x00000000
 800d1d0:	9b03      	ldr	r3, [sp, #12]
 800d1d2:	eeb0 0a48 	vmov.f32	s0, s16
 800d1d6:	1a98      	subs	r0, r3, r2
 800d1d8:	f000 fa4e 	bl	800d678 <scalbnf>
 800d1dc:	ed1f 7a07 	vldr	s14, [pc, #-28]	; 800d1c4 <__kernel_rem_pio2f+0x304>
 800d1e0:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800d1e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d1e8:	db19      	blt.n	800d21e <__kernel_rem_pio2f+0x35e>
 800d1ea:	ed5f 7a09 	vldr	s15, [pc, #-36]	; 800d1c8 <__kernel_rem_pio2f+0x308>
 800d1ee:	ee60 7a27 	vmul.f32	s15, s0, s15
 800d1f2:	aa08      	add	r2, sp, #32
 800d1f4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800d1f8:	1c74      	adds	r4, r6, #1
 800d1fa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d1fe:	3508      	adds	r5, #8
 800d200:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800d204:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800d208:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800d20c:	ee10 3a10 	vmov	r3, s0
 800d210:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 800d214:	ee17 3a90 	vmov	r3, s15
 800d218:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800d21c:	e74b      	b.n	800d0b6 <__kernel_rem_pio2f+0x1f6>
 800d21e:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800d222:	aa08      	add	r2, sp, #32
 800d224:	ee10 3a10 	vmov	r3, s0
 800d228:	4634      	mov	r4, r6
 800d22a:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 800d22e:	e742      	b.n	800d0b6 <__kernel_rem_pio2f+0x1f6>
 800d230:	a808      	add	r0, sp, #32
 800d232:	f850 0022 	ldr.w	r0, [r0, r2, lsl #2]
 800d236:	9001      	str	r0, [sp, #4]
 800d238:	ee07 0a90 	vmov	s15, r0
 800d23c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d240:	3a01      	subs	r2, #1
 800d242:	ee67 7a80 	vmul.f32	s15, s15, s0
 800d246:	ee20 0a07 	vmul.f32	s0, s0, s14
 800d24a:	ed61 7a01 	vstmdb	r1!, {s15}
 800d24e:	e73e      	b.n	800d0ce <__kernel_rem_pio2f+0x20e>
 800d250:	ecfc 6a01 	vldmia	ip!, {s13}
 800d254:	ecb6 7a01 	vldmia	r6!, {s14}
 800d258:	eee6 7a87 	vfma.f32	s15, s13, s14
 800d25c:	3001      	adds	r0, #1
 800d25e:	4550      	cmp	r0, sl
 800d260:	dc01      	bgt.n	800d266 <__kernel_rem_pio2f+0x3a6>
 800d262:	4288      	cmp	r0, r1
 800d264:	ddf4      	ble.n	800d250 <__kernel_rem_pio2f+0x390>
 800d266:	a858      	add	r0, sp, #352	; 0x160
 800d268:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800d26c:	ed41 7a28 	vstr	s15, [r1, #-160]	; 0xffffff60
 800d270:	3a01      	subs	r2, #1
 800d272:	e730      	b.n	800d0d6 <__kernel_rem_pio2f+0x216>
 800d274:	9a66      	ldr	r2, [sp, #408]	; 0x198
 800d276:	2a02      	cmp	r2, #2
 800d278:	dc09      	bgt.n	800d28e <__kernel_rem_pio2f+0x3ce>
 800d27a:	2a00      	cmp	r2, #0
 800d27c:	dc2a      	bgt.n	800d2d4 <__kernel_rem_pio2f+0x414>
 800d27e:	d043      	beq.n	800d308 <__kernel_rem_pio2f+0x448>
 800d280:	f009 0007 	and.w	r0, r9, #7
 800d284:	b059      	add	sp, #356	; 0x164
 800d286:	ecbd 8b04 	vpop	{d8-d9}
 800d28a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d28e:	9b66      	ldr	r3, [sp, #408]	; 0x198
 800d290:	2b03      	cmp	r3, #3
 800d292:	d1f5      	bne.n	800d280 <__kernel_rem_pio2f+0x3c0>
 800d294:	ab30      	add	r3, sp, #192	; 0xc0
 800d296:	442b      	add	r3, r5
 800d298:	461a      	mov	r2, r3
 800d29a:	4619      	mov	r1, r3
 800d29c:	4620      	mov	r0, r4
 800d29e:	2800      	cmp	r0, #0
 800d2a0:	f1a1 0104 	sub.w	r1, r1, #4
 800d2a4:	dc51      	bgt.n	800d34a <__kernel_rem_pio2f+0x48a>
 800d2a6:	4621      	mov	r1, r4
 800d2a8:	2901      	cmp	r1, #1
 800d2aa:	f1a2 0204 	sub.w	r2, r2, #4
 800d2ae:	dc5c      	bgt.n	800d36a <__kernel_rem_pio2f+0x4aa>
 800d2b0:	ed5f 7a3a 	vldr	s15, [pc, #-232]	; 800d1cc <__kernel_rem_pio2f+0x30c>
 800d2b4:	3304      	adds	r3, #4
 800d2b6:	2c01      	cmp	r4, #1
 800d2b8:	dc67      	bgt.n	800d38a <__kernel_rem_pio2f+0x4ca>
 800d2ba:	eddd 6a30 	vldr	s13, [sp, #192]	; 0xc0
 800d2be:	ed9d 7a31 	vldr	s14, [sp, #196]	; 0xc4
 800d2c2:	2f00      	cmp	r7, #0
 800d2c4:	d167      	bne.n	800d396 <__kernel_rem_pio2f+0x4d6>
 800d2c6:	edc8 6a00 	vstr	s13, [r8]
 800d2ca:	ed88 7a01 	vstr	s14, [r8, #4]
 800d2ce:	edc8 7a02 	vstr	s15, [r8, #8]
 800d2d2:	e7d5      	b.n	800d280 <__kernel_rem_pio2f+0x3c0>
 800d2d4:	aa30      	add	r2, sp, #192	; 0xc0
 800d2d6:	ed1f 7a43 	vldr	s14, [pc, #-268]	; 800d1cc <__kernel_rem_pio2f+0x30c>
 800d2da:	4413      	add	r3, r2
 800d2dc:	4622      	mov	r2, r4
 800d2de:	2a00      	cmp	r2, #0
 800d2e0:	da24      	bge.n	800d32c <__kernel_rem_pio2f+0x46c>
 800d2e2:	b34f      	cbz	r7, 800d338 <__kernel_rem_pio2f+0x478>
 800d2e4:	eef1 7a47 	vneg.f32	s15, s14
 800d2e8:	edc8 7a00 	vstr	s15, [r8]
 800d2ec:	eddd 7a30 	vldr	s15, [sp, #192]	; 0xc0
 800d2f0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d2f4:	aa31      	add	r2, sp, #196	; 0xc4
 800d2f6:	2301      	movs	r3, #1
 800d2f8:	429c      	cmp	r4, r3
 800d2fa:	da20      	bge.n	800d33e <__kernel_rem_pio2f+0x47e>
 800d2fc:	b10f      	cbz	r7, 800d302 <__kernel_rem_pio2f+0x442>
 800d2fe:	eef1 7a67 	vneg.f32	s15, s15
 800d302:	edc8 7a01 	vstr	s15, [r8, #4]
 800d306:	e7bb      	b.n	800d280 <__kernel_rem_pio2f+0x3c0>
 800d308:	aa30      	add	r2, sp, #192	; 0xc0
 800d30a:	ed5f 7a50 	vldr	s15, [pc, #-320]	; 800d1cc <__kernel_rem_pio2f+0x30c>
 800d30e:	4413      	add	r3, r2
 800d310:	2c00      	cmp	r4, #0
 800d312:	da05      	bge.n	800d320 <__kernel_rem_pio2f+0x460>
 800d314:	b10f      	cbz	r7, 800d31a <__kernel_rem_pio2f+0x45a>
 800d316:	eef1 7a67 	vneg.f32	s15, s15
 800d31a:	edc8 7a00 	vstr	s15, [r8]
 800d31e:	e7af      	b.n	800d280 <__kernel_rem_pio2f+0x3c0>
 800d320:	ed33 7a01 	vldmdb	r3!, {s14}
 800d324:	3c01      	subs	r4, #1
 800d326:	ee77 7a87 	vadd.f32	s15, s15, s14
 800d32a:	e7f1      	b.n	800d310 <__kernel_rem_pio2f+0x450>
 800d32c:	ed73 7a01 	vldmdb	r3!, {s15}
 800d330:	3a01      	subs	r2, #1
 800d332:	ee37 7a27 	vadd.f32	s14, s14, s15
 800d336:	e7d2      	b.n	800d2de <__kernel_rem_pio2f+0x41e>
 800d338:	eef0 7a47 	vmov.f32	s15, s14
 800d33c:	e7d4      	b.n	800d2e8 <__kernel_rem_pio2f+0x428>
 800d33e:	ecb2 7a01 	vldmia	r2!, {s14}
 800d342:	3301      	adds	r3, #1
 800d344:	ee77 7a87 	vadd.f32	s15, s15, s14
 800d348:	e7d6      	b.n	800d2f8 <__kernel_rem_pio2f+0x438>
 800d34a:	edd1 7a00 	vldr	s15, [r1]
 800d34e:	edd1 6a01 	vldr	s13, [r1, #4]
 800d352:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800d356:	3801      	subs	r0, #1
 800d358:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d35c:	ed81 7a00 	vstr	s14, [r1]
 800d360:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d364:	edc1 7a01 	vstr	s15, [r1, #4]
 800d368:	e799      	b.n	800d29e <__kernel_rem_pio2f+0x3de>
 800d36a:	edd2 7a00 	vldr	s15, [r2]
 800d36e:	edd2 6a01 	vldr	s13, [r2, #4]
 800d372:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800d376:	3901      	subs	r1, #1
 800d378:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d37c:	ed82 7a00 	vstr	s14, [r2]
 800d380:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d384:	edc2 7a01 	vstr	s15, [r2, #4]
 800d388:	e78e      	b.n	800d2a8 <__kernel_rem_pio2f+0x3e8>
 800d38a:	ed33 7a01 	vldmdb	r3!, {s14}
 800d38e:	3c01      	subs	r4, #1
 800d390:	ee77 7a87 	vadd.f32	s15, s15, s14
 800d394:	e78f      	b.n	800d2b6 <__kernel_rem_pio2f+0x3f6>
 800d396:	eef1 6a66 	vneg.f32	s13, s13
 800d39a:	eeb1 7a47 	vneg.f32	s14, s14
 800d39e:	edc8 6a00 	vstr	s13, [r8]
 800d3a2:	ed88 7a01 	vstr	s14, [r8, #4]
 800d3a6:	eef1 7a67 	vneg.f32	s15, s15
 800d3aa:	e790      	b.n	800d2ce <__kernel_rem_pio2f+0x40e>

0800d3ac <__kernel_sinf>:
 800d3ac:	ee10 3a10 	vmov	r3, s0
 800d3b0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800d3b4:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 800d3b8:	da04      	bge.n	800d3c4 <__kernel_sinf+0x18>
 800d3ba:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800d3be:	ee17 3a90 	vmov	r3, s15
 800d3c2:	b35b      	cbz	r3, 800d41c <__kernel_sinf+0x70>
 800d3c4:	ee20 7a00 	vmul.f32	s14, s0, s0
 800d3c8:	eddf 7a15 	vldr	s15, [pc, #84]	; 800d420 <__kernel_sinf+0x74>
 800d3cc:	ed9f 6a15 	vldr	s12, [pc, #84]	; 800d424 <__kernel_sinf+0x78>
 800d3d0:	eea7 6a27 	vfma.f32	s12, s14, s15
 800d3d4:	eddf 7a14 	vldr	s15, [pc, #80]	; 800d428 <__kernel_sinf+0x7c>
 800d3d8:	eee6 7a07 	vfma.f32	s15, s12, s14
 800d3dc:	ed9f 6a13 	vldr	s12, [pc, #76]	; 800d42c <__kernel_sinf+0x80>
 800d3e0:	eea7 6a87 	vfma.f32	s12, s15, s14
 800d3e4:	eddf 7a12 	vldr	s15, [pc, #72]	; 800d430 <__kernel_sinf+0x84>
 800d3e8:	ee60 6a07 	vmul.f32	s13, s0, s14
 800d3ec:	eee6 7a07 	vfma.f32	s15, s12, s14
 800d3f0:	b930      	cbnz	r0, 800d400 <__kernel_sinf+0x54>
 800d3f2:	ed9f 6a10 	vldr	s12, [pc, #64]	; 800d434 <__kernel_sinf+0x88>
 800d3f6:	eea7 6a27 	vfma.f32	s12, s14, s15
 800d3fa:	eea6 0a26 	vfma.f32	s0, s12, s13
 800d3fe:	4770      	bx	lr
 800d400:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800d404:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 800d408:	eee0 7a86 	vfma.f32	s15, s1, s12
 800d40c:	eed7 0a87 	vfnms.f32	s1, s15, s14
 800d410:	eddf 7a09 	vldr	s15, [pc, #36]	; 800d438 <__kernel_sinf+0x8c>
 800d414:	eee6 0aa7 	vfma.f32	s1, s13, s15
 800d418:	ee30 0a60 	vsub.f32	s0, s0, s1
 800d41c:	4770      	bx	lr
 800d41e:	bf00      	nop
 800d420:	2f2ec9d3 	.word	0x2f2ec9d3
 800d424:	b2d72f34 	.word	0xb2d72f34
 800d428:	3638ef1b 	.word	0x3638ef1b
 800d42c:	b9500d01 	.word	0xb9500d01
 800d430:	3c088889 	.word	0x3c088889
 800d434:	be2aaaab 	.word	0xbe2aaaab
 800d438:	3e2aaaab 	.word	0x3e2aaaab

0800d43c <with_errno>:
 800d43c:	b570      	push	{r4, r5, r6, lr}
 800d43e:	4604      	mov	r4, r0
 800d440:	460d      	mov	r5, r1
 800d442:	4616      	mov	r6, r2
 800d444:	f7fe f9f2 	bl	800b82c <__errno>
 800d448:	4629      	mov	r1, r5
 800d44a:	6006      	str	r6, [r0, #0]
 800d44c:	4620      	mov	r0, r4
 800d44e:	bd70      	pop	{r4, r5, r6, pc}

0800d450 <xflow>:
 800d450:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d452:	4614      	mov	r4, r2
 800d454:	461d      	mov	r5, r3
 800d456:	b108      	cbz	r0, 800d45c <xflow+0xc>
 800d458:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800d45c:	e9cd 2300 	strd	r2, r3, [sp]
 800d460:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d464:	4620      	mov	r0, r4
 800d466:	4629      	mov	r1, r5
 800d468:	f7f3 f872 	bl	8000550 <__aeabi_dmul>
 800d46c:	2222      	movs	r2, #34	; 0x22
 800d46e:	b003      	add	sp, #12
 800d470:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d474:	f7ff bfe2 	b.w	800d43c <with_errno>

0800d478 <__math_uflow>:
 800d478:	b508      	push	{r3, lr}
 800d47a:	2200      	movs	r2, #0
 800d47c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800d480:	f7ff ffe6 	bl	800d450 <xflow>
 800d484:	ec41 0b10 	vmov	d0, r0, r1
 800d488:	bd08      	pop	{r3, pc}

0800d48a <__math_oflow>:
 800d48a:	b508      	push	{r3, lr}
 800d48c:	2200      	movs	r2, #0
 800d48e:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 800d492:	f7ff ffdd 	bl	800d450 <xflow>
 800d496:	ec41 0b10 	vmov	d0, r0, r1
 800d49a:	bd08      	pop	{r3, pc}

0800d49c <fabs>:
 800d49c:	ec51 0b10 	vmov	r0, r1, d0
 800d4a0:	ee10 2a10 	vmov	r2, s0
 800d4a4:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800d4a8:	ec43 2b10 	vmov	d0, r2, r3
 800d4ac:	4770      	bx	lr

0800d4ae <finite>:
 800d4ae:	b082      	sub	sp, #8
 800d4b0:	ed8d 0b00 	vstr	d0, [sp]
 800d4b4:	9801      	ldr	r0, [sp, #4]
 800d4b6:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800d4ba:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800d4be:	0fc0      	lsrs	r0, r0, #31
 800d4c0:	b002      	add	sp, #8
 800d4c2:	4770      	bx	lr
 800d4c4:	0000      	movs	r0, r0
	...

0800d4c8 <nan>:
 800d4c8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800d4d0 <nan+0x8>
 800d4cc:	4770      	bx	lr
 800d4ce:	bf00      	nop
 800d4d0:	00000000 	.word	0x00000000
 800d4d4:	7ff80000 	.word	0x7ff80000

0800d4d8 <scalbn>:
 800d4d8:	b570      	push	{r4, r5, r6, lr}
 800d4da:	ec55 4b10 	vmov	r4, r5, d0
 800d4de:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800d4e2:	4606      	mov	r6, r0
 800d4e4:	462b      	mov	r3, r5
 800d4e6:	b99a      	cbnz	r2, 800d510 <scalbn+0x38>
 800d4e8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800d4ec:	4323      	orrs	r3, r4
 800d4ee:	d036      	beq.n	800d55e <scalbn+0x86>
 800d4f0:	4b39      	ldr	r3, [pc, #228]	; (800d5d8 <scalbn+0x100>)
 800d4f2:	4629      	mov	r1, r5
 800d4f4:	ee10 0a10 	vmov	r0, s0
 800d4f8:	2200      	movs	r2, #0
 800d4fa:	f7f3 f829 	bl	8000550 <__aeabi_dmul>
 800d4fe:	4b37      	ldr	r3, [pc, #220]	; (800d5dc <scalbn+0x104>)
 800d500:	429e      	cmp	r6, r3
 800d502:	4604      	mov	r4, r0
 800d504:	460d      	mov	r5, r1
 800d506:	da10      	bge.n	800d52a <scalbn+0x52>
 800d508:	a32b      	add	r3, pc, #172	; (adr r3, 800d5b8 <scalbn+0xe0>)
 800d50a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d50e:	e03a      	b.n	800d586 <scalbn+0xae>
 800d510:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800d514:	428a      	cmp	r2, r1
 800d516:	d10c      	bne.n	800d532 <scalbn+0x5a>
 800d518:	ee10 2a10 	vmov	r2, s0
 800d51c:	4620      	mov	r0, r4
 800d51e:	4629      	mov	r1, r5
 800d520:	f7f2 fe60 	bl	80001e4 <__adddf3>
 800d524:	4604      	mov	r4, r0
 800d526:	460d      	mov	r5, r1
 800d528:	e019      	b.n	800d55e <scalbn+0x86>
 800d52a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800d52e:	460b      	mov	r3, r1
 800d530:	3a36      	subs	r2, #54	; 0x36
 800d532:	4432      	add	r2, r6
 800d534:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800d538:	428a      	cmp	r2, r1
 800d53a:	dd08      	ble.n	800d54e <scalbn+0x76>
 800d53c:	2d00      	cmp	r5, #0
 800d53e:	a120      	add	r1, pc, #128	; (adr r1, 800d5c0 <scalbn+0xe8>)
 800d540:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d544:	da1c      	bge.n	800d580 <scalbn+0xa8>
 800d546:	a120      	add	r1, pc, #128	; (adr r1, 800d5c8 <scalbn+0xf0>)
 800d548:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d54c:	e018      	b.n	800d580 <scalbn+0xa8>
 800d54e:	2a00      	cmp	r2, #0
 800d550:	dd08      	ble.n	800d564 <scalbn+0x8c>
 800d552:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800d556:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800d55a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800d55e:	ec45 4b10 	vmov	d0, r4, r5
 800d562:	bd70      	pop	{r4, r5, r6, pc}
 800d564:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800d568:	da19      	bge.n	800d59e <scalbn+0xc6>
 800d56a:	f24c 3350 	movw	r3, #50000	; 0xc350
 800d56e:	429e      	cmp	r6, r3
 800d570:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 800d574:	dd0a      	ble.n	800d58c <scalbn+0xb4>
 800d576:	a112      	add	r1, pc, #72	; (adr r1, 800d5c0 <scalbn+0xe8>)
 800d578:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d57c:	2b00      	cmp	r3, #0
 800d57e:	d1e2      	bne.n	800d546 <scalbn+0x6e>
 800d580:	a30f      	add	r3, pc, #60	; (adr r3, 800d5c0 <scalbn+0xe8>)
 800d582:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d586:	f7f2 ffe3 	bl	8000550 <__aeabi_dmul>
 800d58a:	e7cb      	b.n	800d524 <scalbn+0x4c>
 800d58c:	a10a      	add	r1, pc, #40	; (adr r1, 800d5b8 <scalbn+0xe0>)
 800d58e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d592:	2b00      	cmp	r3, #0
 800d594:	d0b8      	beq.n	800d508 <scalbn+0x30>
 800d596:	a10e      	add	r1, pc, #56	; (adr r1, 800d5d0 <scalbn+0xf8>)
 800d598:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d59c:	e7b4      	b.n	800d508 <scalbn+0x30>
 800d59e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800d5a2:	3236      	adds	r2, #54	; 0x36
 800d5a4:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800d5a8:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800d5ac:	4620      	mov	r0, r4
 800d5ae:	4b0c      	ldr	r3, [pc, #48]	; (800d5e0 <scalbn+0x108>)
 800d5b0:	2200      	movs	r2, #0
 800d5b2:	e7e8      	b.n	800d586 <scalbn+0xae>
 800d5b4:	f3af 8000 	nop.w
 800d5b8:	c2f8f359 	.word	0xc2f8f359
 800d5bc:	01a56e1f 	.word	0x01a56e1f
 800d5c0:	8800759c 	.word	0x8800759c
 800d5c4:	7e37e43c 	.word	0x7e37e43c
 800d5c8:	8800759c 	.word	0x8800759c
 800d5cc:	fe37e43c 	.word	0xfe37e43c
 800d5d0:	c2f8f359 	.word	0xc2f8f359
 800d5d4:	81a56e1f 	.word	0x81a56e1f
 800d5d8:	43500000 	.word	0x43500000
 800d5dc:	ffff3cb0 	.word	0xffff3cb0
 800d5e0:	3c900000 	.word	0x3c900000

0800d5e4 <fabsf>:
 800d5e4:	ee10 3a10 	vmov	r3, s0
 800d5e8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800d5ec:	ee00 3a10 	vmov	s0, r3
 800d5f0:	4770      	bx	lr
	...

0800d5f4 <floorf>:
 800d5f4:	ee10 3a10 	vmov	r3, s0
 800d5f8:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800d5fc:	3a7f      	subs	r2, #127	; 0x7f
 800d5fe:	2a16      	cmp	r2, #22
 800d600:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800d604:	dc2a      	bgt.n	800d65c <floorf+0x68>
 800d606:	2a00      	cmp	r2, #0
 800d608:	da11      	bge.n	800d62e <floorf+0x3a>
 800d60a:	eddf 7a18 	vldr	s15, [pc, #96]	; 800d66c <floorf+0x78>
 800d60e:	ee30 0a27 	vadd.f32	s0, s0, s15
 800d612:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800d616:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d61a:	dd05      	ble.n	800d628 <floorf+0x34>
 800d61c:	2b00      	cmp	r3, #0
 800d61e:	da23      	bge.n	800d668 <floorf+0x74>
 800d620:	4a13      	ldr	r2, [pc, #76]	; (800d670 <floorf+0x7c>)
 800d622:	2900      	cmp	r1, #0
 800d624:	bf18      	it	ne
 800d626:	4613      	movne	r3, r2
 800d628:	ee00 3a10 	vmov	s0, r3
 800d62c:	4770      	bx	lr
 800d62e:	4911      	ldr	r1, [pc, #68]	; (800d674 <floorf+0x80>)
 800d630:	4111      	asrs	r1, r2
 800d632:	420b      	tst	r3, r1
 800d634:	d0fa      	beq.n	800d62c <floorf+0x38>
 800d636:	eddf 7a0d 	vldr	s15, [pc, #52]	; 800d66c <floorf+0x78>
 800d63a:	ee30 0a27 	vadd.f32	s0, s0, s15
 800d63e:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800d642:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d646:	ddef      	ble.n	800d628 <floorf+0x34>
 800d648:	2b00      	cmp	r3, #0
 800d64a:	bfbe      	ittt	lt
 800d64c:	f44f 0000 	movlt.w	r0, #8388608	; 0x800000
 800d650:	fa40 f202 	asrlt.w	r2, r0, r2
 800d654:	189b      	addlt	r3, r3, r2
 800d656:	ea23 0301 	bic.w	r3, r3, r1
 800d65a:	e7e5      	b.n	800d628 <floorf+0x34>
 800d65c:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 800d660:	d3e4      	bcc.n	800d62c <floorf+0x38>
 800d662:	ee30 0a00 	vadd.f32	s0, s0, s0
 800d666:	4770      	bx	lr
 800d668:	2300      	movs	r3, #0
 800d66a:	e7dd      	b.n	800d628 <floorf+0x34>
 800d66c:	7149f2ca 	.word	0x7149f2ca
 800d670:	bf800000 	.word	0xbf800000
 800d674:	007fffff 	.word	0x007fffff

0800d678 <scalbnf>:
 800d678:	ee10 3a10 	vmov	r3, s0
 800d67c:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 800d680:	d025      	beq.n	800d6ce <scalbnf+0x56>
 800d682:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 800d686:	d302      	bcc.n	800d68e <scalbnf+0x16>
 800d688:	ee30 0a00 	vadd.f32	s0, s0, s0
 800d68c:	4770      	bx	lr
 800d68e:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 800d692:	d122      	bne.n	800d6da <scalbnf+0x62>
 800d694:	4b2a      	ldr	r3, [pc, #168]	; (800d740 <scalbnf+0xc8>)
 800d696:	eddf 7a2b 	vldr	s15, [pc, #172]	; 800d744 <scalbnf+0xcc>
 800d69a:	4298      	cmp	r0, r3
 800d69c:	ee20 0a27 	vmul.f32	s0, s0, s15
 800d6a0:	db16      	blt.n	800d6d0 <scalbnf+0x58>
 800d6a2:	ee10 3a10 	vmov	r3, s0
 800d6a6:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800d6aa:	3a19      	subs	r2, #25
 800d6ac:	4402      	add	r2, r0
 800d6ae:	2afe      	cmp	r2, #254	; 0xfe
 800d6b0:	dd15      	ble.n	800d6de <scalbnf+0x66>
 800d6b2:	ee10 3a10 	vmov	r3, s0
 800d6b6:	eddf 7a24 	vldr	s15, [pc, #144]	; 800d748 <scalbnf+0xd0>
 800d6ba:	eddf 6a24 	vldr	s13, [pc, #144]	; 800d74c <scalbnf+0xd4>
 800d6be:	2b00      	cmp	r3, #0
 800d6c0:	eeb0 7a67 	vmov.f32	s14, s15
 800d6c4:	bfb8      	it	lt
 800d6c6:	eef0 7a66 	vmovlt.f32	s15, s13
 800d6ca:	ee27 0a27 	vmul.f32	s0, s14, s15
 800d6ce:	4770      	bx	lr
 800d6d0:	eddf 7a1f 	vldr	s15, [pc, #124]	; 800d750 <scalbnf+0xd8>
 800d6d4:	ee20 0a27 	vmul.f32	s0, s0, s15
 800d6d8:	4770      	bx	lr
 800d6da:	0dd2      	lsrs	r2, r2, #23
 800d6dc:	e7e6      	b.n	800d6ac <scalbnf+0x34>
 800d6de:	2a00      	cmp	r2, #0
 800d6e0:	dd06      	ble.n	800d6f0 <scalbnf+0x78>
 800d6e2:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800d6e6:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 800d6ea:	ee00 3a10 	vmov	s0, r3
 800d6ee:	4770      	bx	lr
 800d6f0:	f112 0f16 	cmn.w	r2, #22
 800d6f4:	da1a      	bge.n	800d72c <scalbnf+0xb4>
 800d6f6:	f24c 3350 	movw	r3, #50000	; 0xc350
 800d6fa:	4298      	cmp	r0, r3
 800d6fc:	ee10 3a10 	vmov	r3, s0
 800d700:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800d704:	dd0a      	ble.n	800d71c <scalbnf+0xa4>
 800d706:	ed9f 0a10 	vldr	s0, [pc, #64]	; 800d748 <scalbnf+0xd0>
 800d70a:	ed9f 7a10 	vldr	s14, [pc, #64]	; 800d74c <scalbnf+0xd4>
 800d70e:	eef0 7a40 	vmov.f32	s15, s0
 800d712:	2b00      	cmp	r3, #0
 800d714:	bf18      	it	ne
 800d716:	eeb0 0a47 	vmovne.f32	s0, s14
 800d71a:	e7db      	b.n	800d6d4 <scalbnf+0x5c>
 800d71c:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 800d750 <scalbnf+0xd8>
 800d720:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 800d754 <scalbnf+0xdc>
 800d724:	eef0 7a40 	vmov.f32	s15, s0
 800d728:	2b00      	cmp	r3, #0
 800d72a:	e7f3      	b.n	800d714 <scalbnf+0x9c>
 800d72c:	3219      	adds	r2, #25
 800d72e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800d732:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 800d736:	eddf 7a08 	vldr	s15, [pc, #32]	; 800d758 <scalbnf+0xe0>
 800d73a:	ee07 3a10 	vmov	s14, r3
 800d73e:	e7c4      	b.n	800d6ca <scalbnf+0x52>
 800d740:	ffff3cb0 	.word	0xffff3cb0
 800d744:	4c000000 	.word	0x4c000000
 800d748:	7149f2ca 	.word	0x7149f2ca
 800d74c:	f149f2ca 	.word	0xf149f2ca
 800d750:	0da24260 	.word	0x0da24260
 800d754:	8da24260 	.word	0x8da24260
 800d758:	33000000 	.word	0x33000000

0800d75c <_init>:
 800d75c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d75e:	bf00      	nop
 800d760:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d762:	bc08      	pop	{r3}
 800d764:	469e      	mov	lr, r3
 800d766:	4770      	bx	lr

0800d768 <_fini>:
 800d768:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d76a:	bf00      	nop
 800d76c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d76e:	bc08      	pop	{r3}
 800d770:	469e      	mov	lr, r3
 800d772:	4770      	bx	lr
