#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_000002217180c7c0 .scope module, "TB_datapath" "TB_datapath" 2 6;
 .timescale -9 -12;
L_0000022171882a30 .functor BUFZ 32, L_0000022171872140, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000022171882800 .functor BUFZ 32, L_0000022171870340, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000221718712e0_0 .var "ALUControl", 2 0;
v0000022171871380_0 .net "Overflow", 0 0, L_0000022171882e90;  1 drivers
v0000022171871a60_0 .net "Result", 31 0, v0000022171808890_0;  1 drivers
v00000221718711a0_0 .net "Zero", 0 0, L_0000022171872000;  1 drivers
v00000221718720a0_0 .net *"_ivl_0", 31 0, L_0000022171872140;  1 drivers
v00000221718708e0_0 .net *"_ivl_10", 3 0, L_0000022171870480;  1 drivers
L_0000022171890430 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000022171871420_0 .net *"_ivl_13", 1 0, L_0000022171890430;  1 drivers
v00000221718707a0_0 .net *"_ivl_2", 3 0, L_00000221718702a0;  1 drivers
L_00000221718903e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000221718717e0_0 .net *"_ivl_5", 1 0, L_00000221718903e8;  1 drivers
v0000022171870840_0 .net *"_ivl_8", 31 0, L_0000022171870340;  1 drivers
v0000022171870b60_0 .var "addr1", 1 0;
v0000022171870c00_0 .var "addr2", 1 0;
v0000022171871060_0 .var "addr3", 1 0;
v00000221718714c0_0 .var "clk", 0 0;
v0000022171871600_0 .var "rst", 0 0;
v0000022171870ca0_0 .net "valA", 31 0, L_0000022171882a30;  1 drivers
v00000221718705c0_0 .net "valB", 31 0, L_0000022171882800;  1 drivers
v00000221718703e0_0 .var "wr", 0 0;
L_0000022171872140 .array/port v000002217180a190, L_00000221718702a0;
L_00000221718702a0 .concat [ 2 2 0 0], v0000022171870b60_0, L_00000221718903e8;
L_0000022171870340 .array/port v000002217180a190, L_0000022171870480;
L_0000022171870480 .concat [ 2 2 0 0], v0000022171870c00_0, L_0000022171890430;
S_000002217178d910 .scope module, "uut" "datapath" 2 14, 3 1 0, S_000002217180c7c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wr";
    .port_info 3 /INPUT 3 "ALUControl";
    .port_info 4 /INPUT 2 "addr1";
    .port_info 5 /INPUT 2 "addr2";
    .port_info 6 /INPUT 2 "addr3";
    .port_info 7 /OUTPUT 32 "Result";
    .port_info 8 /OUTPUT 1 "Zero";
    .port_info 9 /OUTPUT 1 "Overflow";
v0000022171866650_0 .net "ALUControl", 2 0, v00000221718712e0_0;  1 drivers
v0000022171867230_0 .net "Overflow", 0 0, L_0000022171882e90;  alias, 1 drivers
v0000022171867910_0 .net "Result", 31 0, v0000022171808890_0;  alias, 1 drivers
v00000221718666f0_0 .net "Zero", 0 0, L_0000022171872000;  alias, 1 drivers
v00000221718672d0_0 .net "addr1", 1 0, v0000022171870b60_0;  1 drivers
v0000022171867370_0 .net "addr2", 1 0, v0000022171870c00_0;  1 drivers
v00000221718674b0_0 .net "addr3", 1 0, v0000022171871060_0;  1 drivers
v0000022171867690_0 .net "clk", 0 0, v00000221718714c0_0;  1 drivers
v0000022171867730_0 .net "data1", 31 0, L_00000221717ce240;  1 drivers
v0000022171865e30_0 .net "data2", 31 0, L_00000221717ce2b0;  1 drivers
v0000022171871d80_0 .net "rst", 0 0, v0000022171871600_0;  1 drivers
v0000022171871100_0 .net "wr", 0 0, v00000221718703e0_0;  1 drivers
S_000002217178daa0 .scope module, "RF" "regfile" 3 15, 4 4 0, S_000002217178d910;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "addr1";
    .port_info 1 /INPUT 2 "addr2";
    .port_info 2 /INPUT 2 "addr3";
    .port_info 3 /OUTPUT 32 "data1";
    .port_info 4 /OUTPUT 32 "data2";
    .port_info 5 /INPUT 32 "data3";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /INPUT 1 "wr";
    .port_info 8 /INPUT 1 "rst";
L_00000221717ce240 .functor BUFZ 32, L_0000022171870d40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000221717ce2b0 .functor BUFZ 32, L_0000022171871920, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000022171808bb0_0 .net *"_ivl_0", 31 0, L_0000022171870d40;  1 drivers
v0000022171808cf0_0 .net *"_ivl_10", 3 0, L_0000022171870700;  1 drivers
L_00000221718900d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000022171809f10_0 .net *"_ivl_13", 1 0, L_00000221718900d0;  1 drivers
v00000221718091f0_0 .net *"_ivl_2", 3 0, L_0000022171871880;  1 drivers
L_0000022171890088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002217180a0f0_0 .net *"_ivl_5", 1 0, L_0000022171890088;  1 drivers
v0000022171809d30_0 .net *"_ivl_8", 31 0, L_0000022171871920;  1 drivers
v000002217180a230_0 .net "addr1", 1 0, v0000022171870b60_0;  alias, 1 drivers
v000002217180a550_0 .net "addr2", 1 0, v0000022171870c00_0;  alias, 1 drivers
v0000022171809470_0 .net "addr3", 1 0, v0000022171871060_0;  alias, 1 drivers
v0000022171808d90_0 .net "clk", 0 0, v00000221718714c0_0;  alias, 1 drivers
v0000022171808b10_0 .net "data1", 31 0, L_00000221717ce240;  alias, 1 drivers
v000002217180a2d0_0 .net "data2", 31 0, L_00000221717ce2b0;  alias, 1 drivers
v0000022171809290_0 .net "data3", 31 0, v0000022171808890_0;  alias, 1 drivers
v000002217180a190 .array "register", 0 3, 31 0;
v0000022171808c50_0 .net "rst", 0 0, v0000022171871600_0;  alias, 1 drivers
v0000022171809dd0_0 .net "wr", 0 0, v00000221718703e0_0;  alias, 1 drivers
E_00000221718113d0 .event posedge, v0000022171808d90_0;
L_0000022171870d40 .array/port v000002217180a190, L_0000022171871880;
L_0000022171871880 .concat [ 2 2 0 0], v0000022171870b60_0, L_0000022171890088;
L_0000022171871920 .array/port v000002217180a190, L_0000022171870700;
L_0000022171870700 .concat [ 2 2 0 0], v0000022171870c00_0, L_00000221718900d0;
S_00000221717f4250 .scope module, "alu" "ALU32" 3 28, 5 11 0, S_000002217178d910;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 3 "ALUControl";
    .port_info 3 /OUTPUT 32 "Result";
    .port_info 4 /OUTPUT 1 "Zero";
    .port_info 5 /OUTPUT 1 "Overflow";
v0000022171865ed0_0 .net "A", 31 0, L_00000221717ce240;  alias, 1 drivers
v0000022171866bf0_0 .net "ALUControl", 2 0, v00000221718712e0_0;  alias, 1 drivers
v0000022171865d90_0 .net "B", 31 0, L_00000221717ce2b0;  alias, 1 drivers
v0000022171866e70_0 .net "B_mux", 31 0, L_0000022171871ec0;  1 drivers
v00000221718677d0_0 .net "Bnot", 31 0, L_00000221717ce710;  1 drivers
v00000221718660b0_0 .net "Cout", 0 0, L_0000022171871b00;  1 drivers
v0000022171866010_0 .net "LT", 31 0, L_0000022171871e20;  1 drivers
v0000022171867550_0 .net "LT_1", 0 0, L_0000022171882790;  1 drivers
v0000022171867050_0 .net "Overflow", 0 0, L_0000022171882e90;  alias, 1 drivers
v00000221718675f0_0 .net "Result", 31 0, v0000022171808890_0;  alias, 1 drivers
v0000022171865a70_0 .net "Sum", 31 0, L_0000022171871560;  1 drivers
v0000022171865bb0_0 .net "Zero", 0 0, L_0000022171872000;  alias, 1 drivers
L_0000022171890310 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000221718670f0_0 .net/2u *"_ivl_16", 31 0, L_0000022171890310;  1 drivers
v0000022171865c50_0 .net *"_ivl_18", 0 0, L_0000022171871240;  1 drivers
L_0000022171890358 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000022171867190_0 .net/2u *"_ivl_20", 0 0, L_0000022171890358;  1 drivers
L_00000221718903a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000221718665b0_0 .net/2u *"_ivl_22", 0 0, L_00000221718903a0;  1 drivers
v0000022171865b10_0 .net "and_Result", 31 0, L_00000221717ce400;  1 drivers
v0000022171865cf0_0 .net "or_Result", 31 0, L_00000221717ce320;  1 drivers
L_0000022171870e80 .part v00000221718712e0_0, 0, 1;
L_0000022171871740 .part v00000221718712e0_0, 0, 1;
L_0000022171870fc0 .part L_00000221717ce240, 31, 1;
L_0000022171870ac0 .part L_00000221717ce2b0, 31, 1;
L_0000022171871f60 .part L_0000022171871560, 31, 1;
L_0000022171871240 .cmp/eq 32, v0000022171808890_0, L_0000022171890310;
L_0000022171872000 .functor MUXZ 1, L_00000221718903a0, L_0000022171890358, L_0000022171871240, C4<>;
S_00000221717f43e0 .scope module, "adder" "Adder" 5 43, 6 1 0, S_00000221717f4250;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 32 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0000022171809e70_0 .net "A", 31 0, L_00000221717ce240;  alias, 1 drivers
v0000022171809330_0 .net "B", 31 0, L_0000022171871ec0;  alias, 1 drivers
v0000022171809ab0_0 .net "Cin", 0 0, L_0000022171871740;  1 drivers
v00000221718089d0_0 .net "Cout", 0 0, L_0000022171871b00;  alias, 1 drivers
v0000022171809fb0_0 .net "Sum", 31 0, L_0000022171871560;  alias, 1 drivers
L_0000022171890160 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000022171808e30_0 .net *"_ivl_10", 0 0, L_0000022171890160;  1 drivers
v0000022171808ed0_0 .net *"_ivl_11", 32 0, L_00000221718719c0;  1 drivers
v0000022171809830_0 .net *"_ivl_13", 32 0, L_0000022171871ba0;  1 drivers
L_00000221718901a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000221718093d0_0 .net *"_ivl_16", 31 0, L_00000221718901a8;  1 drivers
v0000022171809510_0 .net *"_ivl_17", 32 0, L_0000022171871ce0;  1 drivers
v0000022171808f70_0 .net *"_ivl_3", 32 0, L_00000221718716a0;  1 drivers
L_0000022171890118 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002217180a370_0 .net *"_ivl_6", 0 0, L_0000022171890118;  1 drivers
v0000022171809a10_0 .net *"_ivl_7", 32 0, L_0000022171870de0;  1 drivers
L_0000022171871b00 .part L_0000022171871ce0, 32, 1;
L_0000022171871560 .part L_0000022171871ce0, 0, 32;
L_00000221718716a0 .concat [ 32 1 0 0], L_00000221717ce240, L_0000022171890118;
L_0000022171870de0 .concat [ 32 1 0 0], L_0000022171871ec0, L_0000022171890160;
L_00000221718719c0 .arith/sum 33, L_00000221718716a0, L_0000022171870de0;
L_0000022171871ba0 .concat [ 1 32 0 0], L_0000022171871740, L_00000221718901a8;
L_0000022171871ce0 .arith/sum 33, L_00000221718719c0, L_0000022171871ba0;
S_00000221717e8e60 .scope module, "and_gate" "AND_gate" 5 51, 7 1 0, S_00000221717f4250;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "Result";
L_00000221717ce400 .functor AND 32, L_00000221717ce240, L_00000221717ce2b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000022171809010_0 .net "A", 31 0, L_00000221717ce240;  alias, 1 drivers
v0000022171809b50_0 .net "B", 31 0, L_00000221717ce2b0;  alias, 1 drivers
v00000221718095b0_0 .net "Result", 31 0, L_00000221717ce400;  alias, 1 drivers
S_00000221717e8ff0 .scope module, "mux" "Mux_3_8" 5 78, 8 1 0, S_00000221717f4250;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
    .port_info 3 /INPUT 32 "in3";
    .port_info 4 /INPUT 32 "in4";
    .port_info 5 /INPUT 32 "in5";
    .port_info 6 /INPUT 32 "in6";
    .port_info 7 /INPUT 32 "in7";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
v0000022171809650_0 .net "in0", 31 0, L_0000022171871560;  alias, 1 drivers
v00000221718096f0_0 .net "in1", 31 0, L_0000022171871560;  alias, 1 drivers
v000002217180a410_0 .net "in2", 31 0, L_00000221717ce400;  alias, 1 drivers
v0000022171808a70_0 .net "in3", 31 0, L_00000221717ce320;  alias, 1 drivers
L_0000022171890238 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022171809790_0 .net "in4", 31 0, L_0000022171890238;  1 drivers
v00000221718098d0_0 .net "in5", 31 0, L_0000022171871e20;  alias, 1 drivers
L_0000022171890280 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002217180a4b0_0 .net "in6", 31 0, L_0000022171890280;  1 drivers
L_00000221718902c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002217180a5f0_0 .net "in7", 31 0, L_00000221718902c8;  1 drivers
v0000022171808890_0 .var "out", 31 0;
v0000022171809970_0 .net "sel", 2 0, v00000221718712e0_0;  alias, 1 drivers
E_0000022171811b10/0 .event anyedge, v0000022171809970_0, v0000022171809fb0_0, v0000022171809fb0_0, v00000221718095b0_0;
E_0000022171811b10/1 .event anyedge, v0000022171808a70_0, v0000022171809790_0, v00000221718098d0_0, v000002217180a4b0_0;
E_0000022171811b10/2 .event anyedge, v000002217180a5f0_0;
E_0000022171811b10 .event/or E_0000022171811b10/0, E_0000022171811b10/1, E_0000022171811b10/2;
S_00000221717de2e0 .scope module, "mux_1_2" "Mux_1_2" 5 36, 9 1 0, S_00000221717f4250;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "y";
v0000022171809bf0_0 .net "a", 31 0, L_00000221717ce2b0;  alias, 1 drivers
v000002217180a690_0 .net "b", 31 0, L_00000221717ce710;  alias, 1 drivers
v00000221718087f0_0 .net "sel", 0 0, L_0000022171870e80;  1 drivers
v0000022171808930_0 .net "y", 31 0, L_0000022171871ec0;  alias, 1 drivers
L_0000022171871ec0 .functor MUXZ 32, L_00000221717ce2b0, L_00000221717ce710, L_0000022171870e80, C4<>;
S_00000221717de470 .scope module, "not_gate" "NOT_gate" 5 31, 10 1 0, S_00000221717f4250;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /OUTPUT 32 "Result";
L_00000221717ce710 .functor NOT 32, L_00000221717ce2b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000022171866ab0_0 .net "A", 31 0, L_00000221717ce2b0;  alias, 1 drivers
v0000022171866f10_0 .net "Result", 31 0, L_00000221717ce710;  alias, 1 drivers
S_00000221717e0110 .scope module, "or_gate" "OR_gate" 5 57, 11 1 0, S_00000221717f4250;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "Result";
L_00000221717ce320 .functor OR 32, L_00000221717ce240, L_00000221717ce2b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000022171866d30_0 .net "A", 31 0, L_00000221717ce240;  alias, 1 drivers
v0000022171866330_0 .net "B", 31 0, L_00000221717ce2b0;  alias, 1 drivers
v0000022171866830_0 .net "Result", 31 0, L_00000221717ce320;  alias, 1 drivers
S_00000221717e02a0 .scope module, "slt" "SLT" 5 64, 12 1 0, S_00000221717f4250;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 3 "ALUControl";
    .port_info 3 /INPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "LT";
    .port_info 5 /OUTPUT 1 "Overflow";
L_00000221717ce7f0 .functor XOR 1, L_0000022171871c40, L_0000022171870ac0, C4<0>, C4<0>;
L_00000221717ce470 .functor XOR 1, L_00000221717ce7f0, L_0000022171870fc0, C4<0>, C4<0>;
L_00000221717ce4e0 .functor NOT 1, L_00000221717ce470, C4<0>, C4<0>, C4<0>;
L_00000221717ce780 .functor XOR 1, L_0000022171871f60, L_0000022171870fc0, C4<0>, C4<0>;
L_00000221717ce8d0 .functor NOT 1, L_0000022171870f20, C4<0>, C4<0>, C4<0>;
L_0000022171882560 .functor AND 1, L_00000221717ce4e0, L_00000221717ce780, C4<1>, C4<1>;
L_0000022171882e90 .functor AND 1, L_0000022171882560, L_00000221717ce8d0, C4<1>, C4<1>;
L_0000022171882790 .functor XOR 1, L_0000022171871f60, L_0000022171882e90, C4<0>, C4<0>;
v0000022171866970_0 .net "A", 0 0, L_0000022171870fc0;  1 drivers
v0000022171866470_0 .net "ALUControl", 2 0, v00000221718712e0_0;  alias, 1 drivers
v0000022171867870_0 .net "B", 0 0, L_0000022171870ac0;  1 drivers
v0000022171866790_0 .net "LT", 0 0, L_0000022171882790;  alias, 1 drivers
v00000221718668d0_0 .net "Overflow", 0 0, L_0000022171882e90;  alias, 1 drivers
v0000022171866290_0 .net "Sum", 0 0, L_0000022171871f60;  1 drivers
v0000022171865f70_0 .net *"_ivl_1", 0 0, L_0000022171871c40;  1 drivers
v0000022171866fb0_0 .net *"_ivl_11", 0 0, L_0000022171870f20;  1 drivers
v0000022171866a10_0 .net *"_ivl_14", 0 0, L_0000022171882560;  1 drivers
v00000221718663d0_0 .net *"_ivl_2", 0 0, L_00000221717ce7f0;  1 drivers
v0000022171866510_0 .net *"_ivl_4", 0 0, L_00000221717ce470;  1 drivers
v0000022171866b50_0 .net "gate1", 0 0, L_00000221717ce4e0;  1 drivers
v0000022171867410_0 .net "gate2", 0 0, L_00000221717ce780;  1 drivers
v0000022171866150_0 .net "gate3", 0 0, L_00000221717ce8d0;  1 drivers
L_0000022171871c40 .part v00000221718712e0_0, 0, 1;
L_0000022171870f20 .part v00000221718712e0_0, 1, 1;
S_00000221717e3660 .scope module, "zero_extender" "ZeroExtender" 5 73, 13 1 0, S_00000221717f4250;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 32 "out";
L_00000221718901f0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022171866c90_0 .net/2u *"_ivl_0", 30 0, L_00000221718901f0;  1 drivers
v00000221718661f0_0 .net "in", 0 0, L_0000022171882790;  alias, 1 drivers
v0000022171866dd0_0 .net "out", 31 0, L_0000022171871e20;  alias, 1 drivers
L_0000022171871e20 .concat [ 1 31 0 0], L_0000022171882790, L_00000221718901f0;
    .scope S_000002217178daa0;
T_0 ;
    %pushi/vec4 305419896, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002217180a190, 4, 0;
    %end;
    .thread T_0;
    .scope S_000002217178daa0;
T_1 ;
    %pushi/vec4 2596069104, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002217180a190, 4, 0;
    %end;
    .thread T_1;
    .scope S_000002217178daa0;
T_2 ;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002217180a190, 4, 0;
    %end;
    .thread T_2;
    .scope S_000002217178daa0;
T_3 ;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002217180a190, 4, 0;
    %end;
    .thread T_3;
    .scope S_000002217178daa0;
T_4 ;
    %wait E_00000221718113d0;
    %load/vec4 v0000022171808c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002217180a190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002217180a190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002217180a190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002217180a190, 0, 4;
T_4.0 ;
    %load/vec4 v0000022171809dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0000022171809290_0;
    %load/vec4 v0000022171809470_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002217180a190, 0, 4;
T_4.2 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000221717e8ff0;
T_5 ;
    %wait E_0000022171811b10;
    %load/vec4 v0000022171809970_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022171808890_0, 0, 32;
    %jmp T_5.9;
T_5.0 ;
    %load/vec4 v0000022171809650_0;
    %store/vec4 v0000022171808890_0, 0, 32;
    %jmp T_5.9;
T_5.1 ;
    %load/vec4 v00000221718096f0_0;
    %store/vec4 v0000022171808890_0, 0, 32;
    %jmp T_5.9;
T_5.2 ;
    %load/vec4 v000002217180a410_0;
    %store/vec4 v0000022171808890_0, 0, 32;
    %jmp T_5.9;
T_5.3 ;
    %load/vec4 v0000022171808a70_0;
    %store/vec4 v0000022171808890_0, 0, 32;
    %jmp T_5.9;
T_5.4 ;
    %load/vec4 v0000022171809790_0;
    %store/vec4 v0000022171808890_0, 0, 32;
    %jmp T_5.9;
T_5.5 ;
    %load/vec4 v00000221718098d0_0;
    %store/vec4 v0000022171808890_0, 0, 32;
    %jmp T_5.9;
T_5.6 ;
    %load/vec4 v000002217180a4b0_0;
    %store/vec4 v0000022171808890_0, 0, 32;
    %jmp T_5.9;
T_5.7 ;
    %load/vec4 v000002217180a5f0_0;
    %store/vec4 v0000022171808890_0, 0, 32;
    %jmp T_5.9;
T_5.9 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000002217180c7c0;
T_6 ;
    %vpi_call 2 32 "$dumpfile", "datapath.vcd" {0 0 0};
    %vpi_call 2 33 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002217180c7c0 {0 0 0};
    %vpi_call 2 36 "$display", "Time\011ALUControl\011addr1\011addr2\011addr3\011data1\011\011data2\011\011data3\011\011Zero\011Overflow" {0 0 0};
    %vpi_call 2 37 "$monitor", "%4dns\011%03b\011\011%0d\011%0d\011%0d\011%h\011%h\011%h\011%b\011%b", $time, v00000221718712e0_0, v0000022171870b60_0, v0000022171870c00_0, v0000022171871060_0, v0000022171870ca0_0, v00000221718705c0_0, v0000022171871a60_0, v00000221718711a0_0, v0000022171871380_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000221718714c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022171871600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000221718703e0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000221718714c0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000221718714c0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000221718712e0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000221718703e0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000022171870b60_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000022171870c00_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000022171871060_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000221718714c0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000221718714c0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022171871600_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000221718714c0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000221718714c0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022171871600_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000221718714c0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000221718714c0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000221718712e0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000221718703e0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000022171870b60_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000022171870c00_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000022171871060_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000221718714c0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000221718714c0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000221718712e0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000221718703e0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000022171870b60_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000022171870c00_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000022171871060_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000221718714c0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000221718714c0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000221718712e0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000221718703e0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000022171870b60_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000022171870c00_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000022171871060_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000221718714c0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000221718714c0_0, 0, 1;
    %delay 5000, 0;
    %vpi_call 2 74 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "TB_datapath.v";
    "./datapath.v";
    "./regfile.v";
    "./ALU32.v";
    "./Adder.v";
    "./AND_gate.v";
    "./Mux_3_8.v";
    "./Mux_1_2.v";
    "./NOT_gate.v";
    "./OR_gate.v";
    "./SLT.v";
    "./ZeroExtender.v";
