Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat Mar 25 14:01:52 2023
| Host         : DESKTOP-O2SFG2L running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-ftg256
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (27)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (18)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (27)
-------------------------
 There are 9 register/latch pins with no clock driven by root clock pin: CS (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: reset (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (18)
-------------------------------------------------
 There are 18 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   22          inf        0.000                      0                   22           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CS
                            (input port)
  Destination:            led3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.103ns  (logic 5.248ns (57.647%)  route 3.855ns (42.353%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  CS (IN)
                         net (fo=0)                   0.000     0.000    CS
    C6                   IBUF (Prop_ibuf_I_O)         1.408     1.408 r  CS_IBUF_inst/O
                         net (fo=2, routed)           1.684     3.092    DUT/CS_IBUF
    SLICE_X89Y107        LUT5 (Prop_lut5_I2_O)        0.105     3.197 r  DUT/led3_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.171     5.368    led3_OBUF
    T4                   OBUF (Prop_obuf_I_O)         3.735     9.103 r  led3_OBUF_inst/O
                         net (fo=0)                   0.000     9.103    led3
    T4                                                                r  led3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MOSI
                            (input port)
  Destination:            led2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.955ns  (logic 5.241ns (58.519%)  route 3.715ns (41.481%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 r  MOSI (IN)
                         net (fo=0)                   0.000     0.000    MOSI
    D5                   IBUF (Prop_ibuf_I_O)         1.399     1.399 r  MOSI_IBUF_inst/O
                         net (fo=3, routed)           1.655     3.054    DUT/D[0]
    SLICE_X89Y107        LUT5 (Prop_lut5_I1_O)        0.105     3.159 r  DUT/led2_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.060     5.219    led2_OBUF
    T3                   OBUF (Prop_obuf_I_O)         3.736     8.955 r  led2_OBUF_inst/O
                         net (fo=0)                   0.000     8.955    led2
    T3                                                                r  led2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/command_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.499ns  (logic 4.381ns (58.421%)  route 3.118ns (41.579%))
  Logic Levels:           4  (FDRE=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y107        FDRE                         0.000     0.000 r  DUT/command_reg[7]/C
    SLICE_X88Y107        FDRE (Prop_fdre_C_Q)         0.433     0.433 f  DUT/command_reg[7]/Q
                         net (fo=1, routed)           0.659     1.092    DUT/command_reg_n_0_[7]
    SLICE_X88Y107        LUT5 (Prop_lut5_I0_O)        0.105     1.197 f  DUT/led1_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.405     1.602    DUT/led1_OBUF_inst_i_2_n_0
    SLICE_X89Y107        LUT5 (Prop_lut5_I0_O)        0.105     1.707 r  DUT/led1_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.054     3.761    led1_OBUF
    T2                   OBUF (Prop_obuf_I_O)         3.738     7.499 r  led1_OBUF_inst/O
                         net (fo=0)                   0.000     7.499    led1
    T2                                                                r  led1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/MISO_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            MISO
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.575ns  (logic 3.675ns (65.921%)  route 1.900ns (34.079%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y108        FDRE                         0.000     0.000 r  DUT/MISO_reg/C
    SLICE_X89Y108        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  DUT/MISO_reg/Q
                         net (fo=2, routed)           1.900     2.279    MISO_OBUF
    C4                   OBUF (Prop_obuf_I_O)         3.296     5.575 r  MISO_OBUF_inst/O
                         net (fo=0)                   0.000     5.575    MISO
    C4                                                                r  MISO (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            DUT/MISO_reg/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.454ns  (logic 1.537ns (44.507%)  route 1.916ns (55.493%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R1                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R1                   IBUF (Prop_ibuf_I_O)         1.432     1.432 f  reset_IBUF_inst/O
                         net (fo=10, routed)          1.373     2.805    DUT/SR[0]
    SLICE_X88Y108        LUT1 (Prop_lut1_I0_O)        0.105     2.910 r  DUT/MISO_i_1/O
                         net (fo=1, routed)           0.544     3.454    DUT/p_0_in
    SLICE_X89Y108        FDRE                                         r  DUT/MISO_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            DUT/command_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.032ns  (logic 1.432ns (47.230%)  route 1.600ns (52.770%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R1                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R1                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  reset_IBUF_inst/O
                         net (fo=10, routed)          1.600     3.032    DUT/SR[0]
    SLICE_X89Y107        FDRE                                         r  DUT/command_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            DUT/command_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.032ns  (logic 1.432ns (47.230%)  route 1.600ns (52.770%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R1                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R1                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  reset_IBUF_inst/O
                         net (fo=10, routed)          1.600     3.032    DUT/SR[0]
    SLICE_X89Y107        FDRE                                         r  DUT/command_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            DUT/command_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.032ns  (logic 1.432ns (47.230%)  route 1.600ns (52.770%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R1                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R1                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  reset_IBUF_inst/O
                         net (fo=10, routed)          1.600     3.032    DUT/SR[0]
    SLICE_X89Y107        FDRE                                         r  DUT/command_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            DUT/command_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.032ns  (logic 1.432ns (47.230%)  route 1.600ns (52.770%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R1                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R1                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  reset_IBUF_inst/O
                         net (fo=10, routed)          1.600     3.032    DUT/SR[0]
    SLICE_X89Y107        FDRE                                         r  DUT/command_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            DUT/command_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.032ns  (logic 1.432ns (47.230%)  route 1.600ns (52.770%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R1                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R1                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  reset_IBUF_inst/O
                         net (fo=10, routed)          1.600     3.032    DUT/SR[0]
    SLICE_X88Y107        FDRE                                         r  DUT/command_reg[4]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DUT/command_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DUT/command_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.141ns (47.950%)  route 0.153ns (52.050%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y107        FDRE                         0.000     0.000 r  DUT/command_reg[3]/C
    SLICE_X89Y107        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DUT/command_reg[3]/Q
                         net (fo=2, routed)           0.153     0.294    DUT/p_0_in0
    SLICE_X88Y107        FDRE                                         r  DUT/command_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/command_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DUT/command_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.141ns (40.569%)  route 0.207ns (59.431%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y107        FDRE                         0.000     0.000 r  DUT/command_reg[0]/C
    SLICE_X89Y107        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DUT/command_reg[0]/Q
                         net (fo=4, routed)           0.207     0.348    DUT/command[0]
    SLICE_X89Y107        FDRE                                         r  DUT/command_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/command_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DUT/command_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.141ns (40.431%)  route 0.208ns (59.569%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y107        FDRE                         0.000     0.000 r  DUT/command_reg[2]/C
    SLICE_X89Y107        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DUT/command_reg[2]/Q
                         net (fo=4, routed)           0.208     0.349    DUT/command[2]
    SLICE_X89Y107        FDRE                                         r  DUT/command_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/command_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DUT/command_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.164ns (44.390%)  route 0.205ns (55.610%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y107        FDRE                         0.000     0.000 r  DUT/command_reg[5]/C
    SLICE_X88Y107        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  DUT/command_reg[5]/Q
                         net (fo=2, routed)           0.205     0.369    DUT/command_reg_n_0_[5]
    SLICE_X88Y107        FDRE                                         r  DUT/command_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/command_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DUT/command_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.488ns  (logic 0.141ns (28.868%)  route 0.347ns (71.132%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y107        FDRE                         0.000     0.000 r  DUT/command_reg[1]/C
    SLICE_X89Y107        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DUT/command_reg[1]/Q
                         net (fo=4, routed)           0.347     0.488    DUT/command[1]
    SLICE_X89Y107        FDRE                                         r  DUT/command_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/command_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DUT/command_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.491ns  (logic 0.164ns (33.421%)  route 0.327ns (66.579%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y107        FDRE                         0.000     0.000 r  DUT/command_reg[4]/C
    SLICE_X88Y107        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  DUT/command_reg[4]/Q
                         net (fo=2, routed)           0.327     0.491    DUT/command_reg_n_0_[4]
    SLICE_X88Y107        FDRE                                         r  DUT/command_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/command_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DUT/command_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.493ns  (logic 0.164ns (33.297%)  route 0.329ns (66.703%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y107        FDRE                         0.000     0.000 r  DUT/command_reg[6]/C
    SLICE_X88Y107        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  DUT/command_reg[6]/Q
                         net (fo=2, routed)           0.329     0.493    DUT/command_reg_n_0_[6]
    SLICE_X88Y107        FDRE                                         r  DUT/command_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MOSI
                            (input port)
  Destination:            DUT/MISO_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.976ns  (logic 0.236ns (24.234%)  route 0.739ns (75.766%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 r  MOSI (IN)
                         net (fo=0)                   0.000     0.000    MOSI
    D5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  MOSI_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.976    DUT/D[0]
    SLICE_X89Y108        FDRE                                         r  DUT/MISO_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            DUT/command_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.035ns  (logic 0.269ns (25.967%)  route 0.766ns (74.033%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R1                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R1                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_IBUF_inst/O
                         net (fo=10, routed)          0.766     1.035    DUT/SR[0]
    SLICE_X89Y107        FDRE                                         r  DUT/command_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            DUT/command_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.035ns  (logic 0.269ns (25.967%)  route 0.766ns (74.033%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R1                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R1                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_IBUF_inst/O
                         net (fo=10, routed)          0.766     1.035    DUT/SR[0]
    SLICE_X89Y107        FDRE                                         r  DUT/command_reg[1]/R
  -------------------------------------------------------------------    -------------------





