/*
 * Copyright 2020-2021 NXP
 *
 * SPDX-License-Identifier: BSD-3-Clause
 */

#include <dt-bindings/clock/s32g-clock.h>

/dts-v1/;
#include "fsl-s32g.dtsi"
/ {
	model = "NXP S32G";
	compatible = "fsl,s32g274a-simu", "fsl,s32g274a", "fsl,s32gen1",
		     "arm,vexpress,v2p-aarch64", "arm,vexpress";
};

&mc_cgm0 {
	clocks = <&clks S32GEN1_CLK_XBAR_2X>,
		<&clks S32GEN1_CLK_SERDES_REF>,
		<&clks S32GEN1_CLK_PER>,
		<&clks S32GEN1_CLK_FTM0_REF>,
		<&clks S32GEN1_CLK_FTM1_REF>,
		<&clks S32GEN1_CLK_CAN_PE>,
		<&clks S32GEN1_CLK_LIN_BAUD>,
		<&clks S32GEN1_CLK_SPI>,
		<&clks S32GEN1_CLK_SDHC>,
		<&clks S32GEN1_CLK_QSPI_2X>;
};

&ocotp {
	compatible = "fsl,s32g-ocotp";
};
