# Reading pref.tcl
# do main_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES {C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:23:58 on Apr 04,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES" C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v 
# -- Compiling module main
# 
# Top level modules:
# 	main
# End time: 15:23:58 on Apr 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/output_files {C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/output_files/PC1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:23:59 on Apr 04,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/output_files" C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/output_files/PC1.v 
# -- Compiling module PC1
# 
# Top level modules:
# 	PC1
# End time: 15:23:59 on Apr 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/output_files {C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/output_files/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:23:59 on Apr 04,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/output_files" C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/output_files/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 15:23:59 on Apr 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  DES_TESTBENCH
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" DES_TESTBENCH 
# Start time: 15:23:59 on Apr 04,2023
# ** Error: (vsim-3170) Could not find 'DES_TESTBENCH'.
#         Searched libraries:
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/fiftyfivenm
#             C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/simulation/modelsim/rtl_work
#             C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/simulation/modelsim/rtl_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./main_run_msim_rtl_verilog.do PAUSED at line 13
vsim work.testbench
# vsim work.testbench 
# Start time: 15:23:59 on Apr 04,2023
# Loading work.testbench
# Loading work.main
# Loading work.PC1
add wave -position insertpoint sim:/testbench/*
run 1ns
#                    0 M=0x85abcd1a98876543, K=0xa1b2c3d4e5f61234, OUT=0xzz3f3cb3e66b800a
# End time: 17:09:42 on Apr 04,2023, Elapsed time: 1:45:43
# Errors: 1, Warnings: 0
