# started on Wed Jan 15 01:25:23 2025

902.26	msec	task-clock:u	902261337	100.00	0.999	CPUs utilized
0		context-switches:u	902261337	100.00	0.000	/sec
0		cpu-migrations:u	902261337	100.00	0.000	/sec
33		page-faults:u	902261337	100.00	36.575	/sec
2158076640		cycles:u	451038649	49.00	2.392	GHz
6411109823		instructions:u	454693466	50.00	2.97	insn per cycle
2139114126		branches:u	454711801	50.00	2.371	G/sec
4660		branch-misses:u	454912319	50.00	0.00	of all branches
78635		L1-dcache-loads:u	454733952	50.00	87.153	K/sec
3790		L1-dcache-load-misses:u	454867187	50.00	4.82	of all L1-dcache accesses
7946		LLC-loads:u	454761388	50.00	8.807	K/sec
42		LLC-load-misses:u	383574725	42.00	0.53	of all LL-cache accesses
2141400975		L1-icache-loads:u	383569721	42.00	2.373	G/sec
39		L1-icache-load-misses:u	383581057	42.00	0.00	of all L1-icache accesses
0		dTLB-loads:u	383552425	42.00	0.000	/sec
2		dTLB-load-misses:u	383543198	42.00		
2135268952		iTLB-loads:u	383530707	42.00	2.367	G/sec
296		iTLB-load-misses:u	383536076	42.00	0.00	of all iTLB cache accesses
<not supported>		L1-dcache-prefetches:u	0	100.00		
<not supported>		L1-dcache-prefetch-misses:u	0	100.00		
