abccmd read_verilog ./CAD_testdata/case09/1.v
abccmd strash
abccmd write_aiger -s ./CAD_testdata/case09/1.aig
abccmd write_aiger ./CAD_testdata/case09/circuit_1.aig

abccmd read_verilog ./CAD_testdata/case09/2.v
abccmd strash
abccmd write_aiger -s ./CAD_testdata/case09/2.aig
abccmd write_aiger ./CAD_testdata/case09/circuit_2.aig
q -f