# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../vector_processor.srcs/sources_1/new/pe.v" \
"../../../../vector_processor.srcs/sources_1/new/vector_unit.v" \

sv xil_defaultlib  \
"../../../../vector_processor.srcs/sources_1/new/tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
