INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Timmy/Desktop/USTC-RVSoC-master/hardware/Vivado/Arty7/USTCRVSoC-Arty7.srcs/sources_1/new/Artix_USTCRVSoC_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Artix_USTCRVSoC_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Timmy/Desktop/USTC-RVSoC-master/hardware/Vivado/Arty7/USTCRVSoC-Arty7.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
