// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2014.4
// Copyright (C) 2014 Xilinx Inc. All rights reserved.
// 
// ===========================================================

#ifndef _image_filter_HH_
#define _image_filter_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "image_filter_Block_proc.h"
#include "image_filter_AXIvideo2Mat.h"
#include "image_filter_Block_Mat_exit1220_proc1.h"
#include "image_filter_Block_Mat_exit1222_proc1.h"
#include "image_filter_FAST_t_opr.h"
#include "image_filter_Dilate_0_0_1080_1920_s.h"
#include "image_filter_PaintMask_32_0_1080_1920_s.h"
#include "image_filter_Mat2AXIvideo.h"
#include "FIFO_image_filter_p_src_cols_V_2_loc_channel1.h"
#include "FIFO_image_filter_p_src_cols_V_2_loc_channel.h"
#include "FIFO_image_filter_p_src_rows_V_2_loc_channel1.h"
#include "FIFO_image_filter_p_src_rows_V_2_loc_channel.h"
#include "FIFO_image_filter_p_dst_cols_V_channel.h"
#include "FIFO_image_filter_p_dst_cols_V.h"
#include "FIFO_image_filter_p_dst_rows_V_channel.h"
#include "FIFO_image_filter_p_dst_rows_V.h"
#include "FIFO_image_filter_p_src_cols_V_channel.h"
#include "FIFO_image_filter_p_src_rows_V_channel.h"
#include "FIFO_image_filter_p_src_rows_V_channel1.h"
#include "FIFO_image_filter_p_src_cols_V_channel1.h"
#include "FIFO_image_filter_p_src_data_stream_0_V.h"
#include "FIFO_image_filter_p_src_data_stream_1_V.h"
#include "FIFO_image_filter_p_src_data_stream_2_V.h"
#include "FIFO_image_filter_src0_data_stream_0_V.h"
#include "FIFO_image_filter_src0_data_stream_1_V.h"
#include "FIFO_image_filter_src0_data_stream_2_V.h"
#include "FIFO_image_filter_src1_data_stream_0_V.h"
#include "FIFO_image_filter_src1_data_stream_1_V.h"
#include "FIFO_image_filter_src1_data_stream_2_V.h"
#include "FIFO_image_filter_src0_rows_V.h"
#include "FIFO_image_filter_src0_cols_V.h"
#include "FIFO_image_filter_src1_rows_V.h"
#include "FIFO_image_filter_src1_cols_V.h"
#include "FIFO_image_filter_mask_rows_V.h"
#include "FIFO_image_filter_mask_cols_V.h"
#include "FIFO_image_filter_dmask_rows_V.h"
#include "FIFO_image_filter_dmask_cols_V.h"
#include "FIFO_image_filter_gray_data_stream_0_V.h"
#include "FIFO_image_filter_gray_rows_V.h"
#include "FIFO_image_filter_gray_cols_V.h"
#include "FIFO_image_filter_mask_data_stream_0_V.h"
#include "FIFO_image_filter_dmask_data_stream_0_V.h"
#include "FIFO_image_filter_p_dst_data_stream_0_V.h"
#include "FIFO_image_filter_p_dst_data_stream_1_V.h"
#include "FIFO_image_filter_p_dst_data_stream_2_V.h"

namespace ap_rtl {

struct image_filter : public sc_module {
    // Port declarations 26
    sc_in< sc_lv<32> > INPUT_STREAM_TDATA;
    sc_in< sc_lv<4> > INPUT_STREAM_TKEEP;
    sc_in< sc_lv<4> > INPUT_STREAM_TSTRB;
    sc_in< sc_lv<1> > INPUT_STREAM_TUSER;
    sc_in< sc_lv<1> > INPUT_STREAM_TLAST;
    sc_in< sc_lv<1> > INPUT_STREAM_TID;
    sc_in< sc_lv<1> > INPUT_STREAM_TDEST;
    sc_out< sc_lv<32> > OUTPUT_STREAM_TDATA;
    sc_out< sc_lv<4> > OUTPUT_STREAM_TKEEP;
    sc_out< sc_lv<4> > OUTPUT_STREAM_TSTRB;
    sc_out< sc_lv<1> > OUTPUT_STREAM_TUSER;
    sc_out< sc_lv<1> > OUTPUT_STREAM_TLAST;
    sc_out< sc_lv<1> > OUTPUT_STREAM_TID;
    sc_out< sc_lv<1> > OUTPUT_STREAM_TDEST;
    sc_in< sc_lv<32> > rows;
    sc_in< sc_lv<32> > cols;
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > INPUT_STREAM_TVALID;
    sc_out< sc_logic > INPUT_STREAM_TREADY;
    sc_out< sc_logic > OUTPUT_STREAM_TVALID;
    sc_in< sc_logic > OUTPUT_STREAM_TREADY;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;


    // Module declarations
    image_filter(sc_module_name name);
    SC_HAS_PROCESS(image_filter);

    ~image_filter();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    image_filter_Block_proc* image_filter_Block_proc_U0;
    image_filter_AXIvideo2Mat* image_filter_AXIvideo2Mat_U0;
    image_filter_Block_Mat_exit1220_proc1* image_filter_Block_Mat_exit1220_proc1_U0;
    image_filter_Block_Mat_exit1222_proc1* image_filter_Block_Mat_exit1222_proc1_U0;
    image_filter_FAST_t_opr* image_filter_FAST_t_opr_U0;
    image_filter_Dilate_0_0_1080_1920_s* image_filter_Dilate_0_0_1080_1920_U0;
    image_filter_PaintMask_32_0_1080_1920_s* image_filter_PaintMask_32_0_1080_1920_U0;
    image_filter_Mat2AXIvideo* image_filter_Mat2AXIvideo_U0;
    FIFO_image_filter_p_src_cols_V_2_loc_channel1* p_src_cols_V_2_loc_channel1_U;
    FIFO_image_filter_p_src_cols_V_2_loc_channel* p_src_cols_V_2_loc_channel_U;
    FIFO_image_filter_p_src_rows_V_2_loc_channel1* p_src_rows_V_2_loc_channel1_U;
    FIFO_image_filter_p_src_rows_V_2_loc_channel* p_src_rows_V_2_loc_channel_U;
    FIFO_image_filter_p_dst_cols_V_channel* p_dst_cols_V_channel_U;
    FIFO_image_filter_p_dst_cols_V* p_dst_cols_V_U;
    FIFO_image_filter_p_dst_rows_V_channel* p_dst_rows_V_channel_U;
    FIFO_image_filter_p_dst_rows_V* p_dst_rows_V_U;
    FIFO_image_filter_p_src_cols_V_channel* p_src_cols_V_channel_U;
    FIFO_image_filter_p_src_rows_V_channel* p_src_rows_V_channel_U;
    FIFO_image_filter_p_src_rows_V_channel1* p_src_rows_V_channel1_U;
    FIFO_image_filter_p_src_cols_V_channel1* p_src_cols_V_channel1_U;
    FIFO_image_filter_p_src_data_stream_0_V* p_src_data_stream_0_V_U;
    FIFO_image_filter_p_src_data_stream_1_V* p_src_data_stream_1_V_U;
    FIFO_image_filter_p_src_data_stream_2_V* p_src_data_stream_2_V_U;
    FIFO_image_filter_src0_data_stream_0_V* src0_data_stream_0_V_U;
    FIFO_image_filter_src0_data_stream_1_V* src0_data_stream_1_V_U;
    FIFO_image_filter_src0_data_stream_2_V* src0_data_stream_2_V_U;
    FIFO_image_filter_src1_data_stream_0_V* src1_data_stream_0_V_U;
    FIFO_image_filter_src1_data_stream_1_V* src1_data_stream_1_V_U;
    FIFO_image_filter_src1_data_stream_2_V* src1_data_stream_2_V_U;
    FIFO_image_filter_src0_rows_V* src0_rows_V_U;
    FIFO_image_filter_src0_cols_V* src0_cols_V_U;
    FIFO_image_filter_src1_rows_V* src1_rows_V_U;
    FIFO_image_filter_src1_cols_V* src1_cols_V_U;
    FIFO_image_filter_mask_rows_V* mask_rows_V_U;
    FIFO_image_filter_mask_cols_V* mask_cols_V_U;
    FIFO_image_filter_dmask_rows_V* dmask_rows_V_U;
    FIFO_image_filter_dmask_cols_V* dmask_cols_V_U;
    FIFO_image_filter_gray_data_stream_0_V* gray_data_stream_0_V_U;
    FIFO_image_filter_gray_rows_V* gray_rows_V_U;
    FIFO_image_filter_gray_cols_V* gray_cols_V_U;
    FIFO_image_filter_mask_data_stream_0_V* mask_data_stream_0_V_U;
    FIFO_image_filter_dmask_data_stream_0_V* dmask_data_stream_0_V_U;
    FIFO_image_filter_p_dst_data_stream_0_V* p_dst_data_stream_0_V_U;
    FIFO_image_filter_p_dst_data_stream_1_V* p_dst_data_stream_1_V_U;
    FIFO_image_filter_p_dst_data_stream_2_V* p_dst_data_stream_2_V_U;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > image_filter_Block_proc_U0_ap_start;
    sc_signal< sc_logic > image_filter_Block_proc_U0_ap_done;
    sc_signal< sc_logic > image_filter_Block_proc_U0_ap_continue;
    sc_signal< sc_logic > image_filter_Block_proc_U0_ap_idle;
    sc_signal< sc_logic > image_filter_Block_proc_U0_ap_ready;
    sc_signal< sc_lv<32> > image_filter_Block_proc_U0_rows;
    sc_signal< sc_lv<32> > image_filter_Block_proc_U0_cols;
    sc_signal< sc_lv<12> > image_filter_Block_proc_U0_ap_return_0;
    sc_signal< sc_lv<12> > image_filter_Block_proc_U0_ap_return_1;
    sc_signal< sc_lv<12> > image_filter_Block_proc_U0_ap_return_2;
    sc_signal< sc_lv<12> > image_filter_Block_proc_U0_ap_return_3;
    sc_signal< sc_lv<12> > image_filter_Block_proc_U0_ap_return_4;
    sc_signal< sc_lv<12> > image_filter_Block_proc_U0_ap_return_5;
    sc_signal< sc_lv<12> > image_filter_Block_proc_U0_ap_return_6;
    sc_signal< sc_lv<12> > image_filter_Block_proc_U0_ap_return_7;
    sc_signal< sc_lv<12> > image_filter_Block_proc_U0_ap_return_8;
    sc_signal< sc_lv<12> > image_filter_Block_proc_U0_ap_return_9;
    sc_signal< sc_lv<12> > image_filter_Block_proc_U0_ap_return_10;
    sc_signal< sc_lv<12> > image_filter_Block_proc_U0_ap_return_11;
    sc_signal< sc_logic > ap_chn_write_image_filter_Block_proc_U0_p_dst_cols_V_channel;
    sc_signal< sc_logic > p_dst_cols_V_channel_full_n;
    sc_signal< sc_logic > ap_reg_ready_p_dst_cols_V_channel_full_n;
    sc_signal< sc_logic > ap_sig_ready_p_dst_cols_V_channel_full_n;
    sc_signal< sc_logic > ap_chn_write_image_filter_Block_proc_U0_p_src_cols_V_2_loc_channel1;
    sc_signal< sc_logic > p_src_cols_V_2_loc_channel1_full_n;
    sc_signal< sc_logic > ap_reg_ready_p_src_cols_V_2_loc_channel1_full_n;
    sc_signal< sc_logic > ap_sig_ready_p_src_cols_V_2_loc_channel1_full_n;
    sc_signal< sc_logic > ap_chn_write_image_filter_Block_proc_U0_p_src_cols_V_2_loc_channel;
    sc_signal< sc_logic > p_src_cols_V_2_loc_channel_full_n;
    sc_signal< sc_logic > ap_reg_ready_p_src_cols_V_2_loc_channel_full_n;
    sc_signal< sc_logic > ap_sig_ready_p_src_cols_V_2_loc_channel_full_n;
    sc_signal< sc_logic > ap_chn_write_image_filter_Block_proc_U0_p_src_rows_V_2_loc_channel1;
    sc_signal< sc_logic > p_src_rows_V_2_loc_channel1_full_n;
    sc_signal< sc_logic > ap_reg_ready_p_src_rows_V_2_loc_channel1_full_n;
    sc_signal< sc_logic > ap_sig_ready_p_src_rows_V_2_loc_channel1_full_n;
    sc_signal< sc_logic > ap_chn_write_image_filter_Block_proc_U0_p_src_rows_V_2_loc_channel;
    sc_signal< sc_logic > p_src_rows_V_2_loc_channel_full_n;
    sc_signal< sc_logic > ap_reg_ready_p_src_rows_V_2_loc_channel_full_n;
    sc_signal< sc_logic > ap_sig_ready_p_src_rows_V_2_loc_channel_full_n;
    sc_signal< sc_logic > ap_chn_write_image_filter_Block_proc_U0_p_src_cols_V_channel;
    sc_signal< sc_logic > p_src_cols_V_channel_full_n;
    sc_signal< sc_logic > ap_reg_ready_p_src_cols_V_channel_full_n;
    sc_signal< sc_logic > ap_sig_ready_p_src_cols_V_channel_full_n;
    sc_signal< sc_logic > ap_chn_write_image_filter_Block_proc_U0_p_dst_cols_V;
    sc_signal< sc_logic > p_dst_cols_V_full_n;
    sc_signal< sc_logic > ap_reg_ready_p_dst_cols_V_full_n;
    sc_signal< sc_logic > ap_sig_ready_p_dst_cols_V_full_n;
    sc_signal< sc_logic > ap_chn_write_image_filter_Block_proc_U0_p_dst_rows_V_channel;
    sc_signal< sc_logic > p_dst_rows_V_channel_full_n;
    sc_signal< sc_logic > ap_reg_ready_p_dst_rows_V_channel_full_n;
    sc_signal< sc_logic > ap_sig_ready_p_dst_rows_V_channel_full_n;
    sc_signal< sc_logic > ap_chn_write_image_filter_Block_proc_U0_p_dst_rows_V;
    sc_signal< sc_logic > p_dst_rows_V_full_n;
    sc_signal< sc_logic > ap_reg_ready_p_dst_rows_V_full_n;
    sc_signal< sc_logic > ap_sig_ready_p_dst_rows_V_full_n;
    sc_signal< sc_logic > ap_chn_write_image_filter_Block_proc_U0_p_src_rows_V_channel;
    sc_signal< sc_logic > p_src_rows_V_channel_full_n;
    sc_signal< sc_logic > ap_reg_ready_p_src_rows_V_channel_full_n;
    sc_signal< sc_logic > ap_sig_ready_p_src_rows_V_channel_full_n;
    sc_signal< sc_logic > ap_chn_write_image_filter_Block_proc_U0_p_src_rows_V_channel1;
    sc_signal< sc_logic > p_src_rows_V_channel1_full_n;
    sc_signal< sc_logic > ap_reg_ready_p_src_rows_V_channel1_full_n;
    sc_signal< sc_logic > ap_sig_ready_p_src_rows_V_channel1_full_n;
    sc_signal< sc_logic > ap_chn_write_image_filter_Block_proc_U0_p_src_cols_V_channel1;
    sc_signal< sc_logic > p_src_cols_V_channel1_full_n;
    sc_signal< sc_logic > ap_reg_ready_p_src_cols_V_channel1_full_n;
    sc_signal< sc_logic > ap_sig_ready_p_src_cols_V_channel1_full_n;
    sc_signal< sc_logic > image_filter_AXIvideo2Mat_U0_ap_start;
    sc_signal< sc_logic > image_filter_AXIvideo2Mat_U0_ap_done;
    sc_signal< sc_logic > image_filter_AXIvideo2Mat_U0_ap_continue;
    sc_signal< sc_logic > image_filter_AXIvideo2Mat_U0_ap_idle;
    sc_signal< sc_logic > image_filter_AXIvideo2Mat_U0_ap_ready;
    sc_signal< sc_lv<32> > image_filter_AXIvideo2Mat_U0_INPUT_STREAM_TDATA;
    sc_signal< sc_logic > image_filter_AXIvideo2Mat_U0_INPUT_STREAM_TVALID;
    sc_signal< sc_logic > image_filter_AXIvideo2Mat_U0_INPUT_STREAM_TREADY;
    sc_signal< sc_lv<4> > image_filter_AXIvideo2Mat_U0_INPUT_STREAM_TKEEP;
    sc_signal< sc_lv<4> > image_filter_AXIvideo2Mat_U0_INPUT_STREAM_TSTRB;
    sc_signal< sc_lv<1> > image_filter_AXIvideo2Mat_U0_INPUT_STREAM_TUSER;
    sc_signal< sc_lv<1> > image_filter_AXIvideo2Mat_U0_INPUT_STREAM_TLAST;
    sc_signal< sc_lv<1> > image_filter_AXIvideo2Mat_U0_INPUT_STREAM_TID;
    sc_signal< sc_lv<1> > image_filter_AXIvideo2Mat_U0_INPUT_STREAM_TDEST;
    sc_signal< sc_lv<12> > image_filter_AXIvideo2Mat_U0_img_rows_V_read;
    sc_signal< sc_lv<12> > image_filter_AXIvideo2Mat_U0_img_cols_V_read;
    sc_signal< sc_lv<8> > image_filter_AXIvideo2Mat_U0_img_data_stream_0_V_din;
    sc_signal< sc_logic > image_filter_AXIvideo2Mat_U0_img_data_stream_0_V_full_n;
    sc_signal< sc_logic > image_filter_AXIvideo2Mat_U0_img_data_stream_0_V_write;
    sc_signal< sc_lv<8> > image_filter_AXIvideo2Mat_U0_img_data_stream_1_V_din;
    sc_signal< sc_logic > image_filter_AXIvideo2Mat_U0_img_data_stream_1_V_full_n;
    sc_signal< sc_logic > image_filter_AXIvideo2Mat_U0_img_data_stream_1_V_write;
    sc_signal< sc_lv<8> > image_filter_AXIvideo2Mat_U0_img_data_stream_2_V_din;
    sc_signal< sc_logic > image_filter_AXIvideo2Mat_U0_img_data_stream_2_V_full_n;
    sc_signal< sc_logic > image_filter_AXIvideo2Mat_U0_img_data_stream_2_V_write;
    sc_signal< sc_logic > image_filter_Block_Mat_exit1220_proc1_U0_ap_start;
    sc_signal< sc_logic > image_filter_Block_Mat_exit1220_proc1_U0_ap_done;
    sc_signal< sc_logic > image_filter_Block_Mat_exit1220_proc1_U0_ap_continue;
    sc_signal< sc_logic > image_filter_Block_Mat_exit1220_proc1_U0_ap_idle;
    sc_signal< sc_logic > image_filter_Block_Mat_exit1220_proc1_U0_ap_ready;
    sc_signal< sc_lv<12> > image_filter_Block_Mat_exit1220_proc1_U0_p_read;
    sc_signal< sc_lv<12> > image_filter_Block_Mat_exit1220_proc1_U0_p_read2;
    sc_signal< sc_lv<12> > image_filter_Block_Mat_exit1220_proc1_U0_p_read16;
    sc_signal< sc_lv<12> > image_filter_Block_Mat_exit1220_proc1_U0_p_read17;
    sc_signal< sc_lv<8> > image_filter_Block_Mat_exit1220_proc1_U0_p_src_data_stream_0_V_dout;
    sc_signal< sc_logic > image_filter_Block_Mat_exit1220_proc1_U0_p_src_data_stream_0_V_empty_n;
    sc_signal< sc_logic > image_filter_Block_Mat_exit1220_proc1_U0_p_src_data_stream_0_V_read;
    sc_signal< sc_lv<8> > image_filter_Block_Mat_exit1220_proc1_U0_p_src_data_stream_1_V_dout;
    sc_signal< sc_logic > image_filter_Block_Mat_exit1220_proc1_U0_p_src_data_stream_1_V_empty_n;
    sc_signal< sc_logic > image_filter_Block_Mat_exit1220_proc1_U0_p_src_data_stream_1_V_read;
    sc_signal< sc_lv<8> > image_filter_Block_Mat_exit1220_proc1_U0_p_src_data_stream_2_V_dout;
    sc_signal< sc_logic > image_filter_Block_Mat_exit1220_proc1_U0_p_src_data_stream_2_V_empty_n;
    sc_signal< sc_logic > image_filter_Block_Mat_exit1220_proc1_U0_p_src_data_stream_2_V_read;
    sc_signal< sc_lv<8> > image_filter_Block_Mat_exit1220_proc1_U0_src0_data_stream_0_V_din;
    sc_signal< sc_logic > image_filter_Block_Mat_exit1220_proc1_U0_src0_data_stream_0_V_full_n;
    sc_signal< sc_logic > image_filter_Block_Mat_exit1220_proc1_U0_src0_data_stream_0_V_write;
    sc_signal< sc_lv<8> > image_filter_Block_Mat_exit1220_proc1_U0_src0_data_stream_1_V_din;
    sc_signal< sc_logic > image_filter_Block_Mat_exit1220_proc1_U0_src0_data_stream_1_V_full_n;
    sc_signal< sc_logic > image_filter_Block_Mat_exit1220_proc1_U0_src0_data_stream_1_V_write;
    sc_signal< sc_lv<8> > image_filter_Block_Mat_exit1220_proc1_U0_src0_data_stream_2_V_din;
    sc_signal< sc_logic > image_filter_Block_Mat_exit1220_proc1_U0_src0_data_stream_2_V_full_n;
    sc_signal< sc_logic > image_filter_Block_Mat_exit1220_proc1_U0_src0_data_stream_2_V_write;
    sc_signal< sc_lv<8> > image_filter_Block_Mat_exit1220_proc1_U0_src1_data_stream_0_V_din;
    sc_signal< sc_logic > image_filter_Block_Mat_exit1220_proc1_U0_src1_data_stream_0_V_full_n;
    sc_signal< sc_logic > image_filter_Block_Mat_exit1220_proc1_U0_src1_data_stream_0_V_write;
    sc_signal< sc_lv<8> > image_filter_Block_Mat_exit1220_proc1_U0_src1_data_stream_1_V_din;
    sc_signal< sc_logic > image_filter_Block_Mat_exit1220_proc1_U0_src1_data_stream_1_V_full_n;
    sc_signal< sc_logic > image_filter_Block_Mat_exit1220_proc1_U0_src1_data_stream_1_V_write;
    sc_signal< sc_lv<8> > image_filter_Block_Mat_exit1220_proc1_U0_src1_data_stream_2_V_din;
    sc_signal< sc_logic > image_filter_Block_Mat_exit1220_proc1_U0_src1_data_stream_2_V_full_n;
    sc_signal< sc_logic > image_filter_Block_Mat_exit1220_proc1_U0_src1_data_stream_2_V_write;
    sc_signal< sc_lv<12> > image_filter_Block_Mat_exit1220_proc1_U0_ap_return_0;
    sc_signal< sc_lv<12> > image_filter_Block_Mat_exit1220_proc1_U0_ap_return_1;
    sc_signal< sc_lv<12> > image_filter_Block_Mat_exit1220_proc1_U0_ap_return_2;
    sc_signal< sc_lv<12> > image_filter_Block_Mat_exit1220_proc1_U0_ap_return_3;
    sc_signal< sc_lv<12> > image_filter_Block_Mat_exit1220_proc1_U0_ap_return_4;
    sc_signal< sc_lv<12> > image_filter_Block_Mat_exit1220_proc1_U0_ap_return_5;
    sc_signal< sc_lv<12> > image_filter_Block_Mat_exit1220_proc1_U0_ap_return_6;
    sc_signal< sc_lv<12> > image_filter_Block_Mat_exit1220_proc1_U0_ap_return_7;
    sc_signal< sc_logic > ap_chn_write_image_filter_Block_Mat_exit1220_proc1_U0_src0_rows_V;
    sc_signal< sc_logic > src0_rows_V_full_n;
    sc_signal< sc_logic > ap_reg_ready_src0_rows_V_full_n;
    sc_signal< sc_logic > ap_sig_ready_src0_rows_V_full_n;
    sc_signal< sc_logic > ap_chn_write_image_filter_Block_Mat_exit1220_proc1_U0_src0_cols_V;
    sc_signal< sc_logic > src0_cols_V_full_n;
    sc_signal< sc_logic > ap_reg_ready_src0_cols_V_full_n;
    sc_signal< sc_logic > ap_sig_ready_src0_cols_V_full_n;
    sc_signal< sc_logic > ap_chn_write_image_filter_Block_Mat_exit1220_proc1_U0_src1_rows_V;
    sc_signal< sc_logic > src1_rows_V_full_n;
    sc_signal< sc_logic > ap_reg_ready_src1_rows_V_full_n;
    sc_signal< sc_logic > ap_sig_ready_src1_rows_V_full_n;
    sc_signal< sc_logic > ap_chn_write_image_filter_Block_Mat_exit1220_proc1_U0_src1_cols_V;
    sc_signal< sc_logic > src1_cols_V_full_n;
    sc_signal< sc_logic > ap_reg_ready_src1_cols_V_full_n;
    sc_signal< sc_logic > ap_sig_ready_src1_cols_V_full_n;
    sc_signal< sc_logic > ap_chn_write_image_filter_Block_Mat_exit1220_proc1_U0_mask_rows_V;
    sc_signal< sc_logic > mask_rows_V_full_n;
    sc_signal< sc_logic > ap_reg_ready_mask_rows_V_full_n;
    sc_signal< sc_logic > ap_sig_ready_mask_rows_V_full_n;
    sc_signal< sc_logic > ap_chn_write_image_filter_Block_Mat_exit1220_proc1_U0_mask_cols_V;
    sc_signal< sc_logic > mask_cols_V_full_n;
    sc_signal< sc_logic > ap_reg_ready_mask_cols_V_full_n;
    sc_signal< sc_logic > ap_sig_ready_mask_cols_V_full_n;
    sc_signal< sc_logic > ap_chn_write_image_filter_Block_Mat_exit1220_proc1_U0_dmask_rows_V;
    sc_signal< sc_logic > dmask_rows_V_full_n;
    sc_signal< sc_logic > ap_reg_ready_dmask_rows_V_full_n;
    sc_signal< sc_logic > ap_sig_ready_dmask_rows_V_full_n;
    sc_signal< sc_logic > ap_chn_write_image_filter_Block_Mat_exit1220_proc1_U0_dmask_cols_V;
    sc_signal< sc_logic > dmask_cols_V_full_n;
    sc_signal< sc_logic > ap_reg_ready_dmask_cols_V_full_n;
    sc_signal< sc_logic > ap_sig_ready_dmask_cols_V_full_n;
    sc_signal< sc_logic > image_filter_Block_Mat_exit1222_proc1_U0_ap_start;
    sc_signal< sc_logic > image_filter_Block_Mat_exit1222_proc1_U0_ap_done;
    sc_signal< sc_logic > image_filter_Block_Mat_exit1222_proc1_U0_ap_continue;
    sc_signal< sc_logic > image_filter_Block_Mat_exit1222_proc1_U0_ap_idle;
    sc_signal< sc_logic > image_filter_Block_Mat_exit1222_proc1_U0_ap_ready;
    sc_signal< sc_lv<12> > image_filter_Block_Mat_exit1222_proc1_U0_p_read;
    sc_signal< sc_lv<12> > image_filter_Block_Mat_exit1222_proc1_U0_p_read2;
    sc_signal< sc_lv<12> > image_filter_Block_Mat_exit1222_proc1_U0_p_read6;
    sc_signal< sc_lv<12> > image_filter_Block_Mat_exit1222_proc1_U0_p_read7;
    sc_signal< sc_lv<8> > image_filter_Block_Mat_exit1222_proc1_U0_src0_data_stream_0_V_dout;
    sc_signal< sc_logic > image_filter_Block_Mat_exit1222_proc1_U0_src0_data_stream_0_V_empty_n;
    sc_signal< sc_logic > image_filter_Block_Mat_exit1222_proc1_U0_src0_data_stream_0_V_read;
    sc_signal< sc_lv<8> > image_filter_Block_Mat_exit1222_proc1_U0_src0_data_stream_1_V_dout;
    sc_signal< sc_logic > image_filter_Block_Mat_exit1222_proc1_U0_src0_data_stream_1_V_empty_n;
    sc_signal< sc_logic > image_filter_Block_Mat_exit1222_proc1_U0_src0_data_stream_1_V_read;
    sc_signal< sc_lv<8> > image_filter_Block_Mat_exit1222_proc1_U0_src0_data_stream_2_V_dout;
    sc_signal< sc_logic > image_filter_Block_Mat_exit1222_proc1_U0_src0_data_stream_2_V_empty_n;
    sc_signal< sc_logic > image_filter_Block_Mat_exit1222_proc1_U0_src0_data_stream_2_V_read;
    sc_signal< sc_lv<8> > image_filter_Block_Mat_exit1222_proc1_U0_gray_data_stream_0_V_din;
    sc_signal< sc_logic > image_filter_Block_Mat_exit1222_proc1_U0_gray_data_stream_0_V_full_n;
    sc_signal< sc_logic > image_filter_Block_Mat_exit1222_proc1_U0_gray_data_stream_0_V_write;
    sc_signal< sc_lv<12> > image_filter_Block_Mat_exit1222_proc1_U0_ap_return_0;
    sc_signal< sc_lv<12> > image_filter_Block_Mat_exit1222_proc1_U0_ap_return_1;
    sc_signal< sc_logic > ap_chn_write_image_filter_Block_Mat_exit1222_proc1_U0_gray_rows_V;
    sc_signal< sc_logic > gray_rows_V_full_n;
    sc_signal< sc_logic > ap_reg_ready_gray_rows_V_full_n;
    sc_signal< sc_logic > ap_sig_ready_gray_rows_V_full_n;
    sc_signal< sc_logic > ap_chn_write_image_filter_Block_Mat_exit1222_proc1_U0_gray_cols_V;
    sc_signal< sc_logic > gray_cols_V_full_n;
    sc_signal< sc_logic > ap_reg_ready_gray_cols_V_full_n;
    sc_signal< sc_logic > ap_sig_ready_gray_cols_V_full_n;
    sc_signal< sc_logic > image_filter_FAST_t_opr_U0_ap_start;
    sc_signal< sc_logic > image_filter_FAST_t_opr_U0_ap_done;
    sc_signal< sc_logic > image_filter_FAST_t_opr_U0_ap_continue;
    sc_signal< sc_logic > image_filter_FAST_t_opr_U0_ap_idle;
    sc_signal< sc_logic > image_filter_FAST_t_opr_U0_ap_ready;
    sc_signal< sc_lv<12> > image_filter_FAST_t_opr_U0_p_src_rows_V_read;
    sc_signal< sc_lv<12> > image_filter_FAST_t_opr_U0_p_src_cols_V_read;
    sc_signal< sc_lv<8> > image_filter_FAST_t_opr_U0_p_src_data_stream_V_dout;
    sc_signal< sc_logic > image_filter_FAST_t_opr_U0_p_src_data_stream_V_empty_n;
    sc_signal< sc_logic > image_filter_FAST_t_opr_U0_p_src_data_stream_V_read;
    sc_signal< sc_lv<8> > image_filter_FAST_t_opr_U0_p_mask_data_stream_V_din;
    sc_signal< sc_logic > image_filter_FAST_t_opr_U0_p_mask_data_stream_V_full_n;
    sc_signal< sc_logic > image_filter_FAST_t_opr_U0_p_mask_data_stream_V_write;
    sc_signal< sc_logic > image_filter_Dilate_0_0_1080_1920_U0_ap_start;
    sc_signal< sc_logic > image_filter_Dilate_0_0_1080_1920_U0_ap_done;
    sc_signal< sc_logic > image_filter_Dilate_0_0_1080_1920_U0_ap_continue;
    sc_signal< sc_logic > image_filter_Dilate_0_0_1080_1920_U0_ap_idle;
    sc_signal< sc_logic > image_filter_Dilate_0_0_1080_1920_U0_ap_ready;
    sc_signal< sc_lv<12> > image_filter_Dilate_0_0_1080_1920_U0_p_src_rows_V_read;
    sc_signal< sc_lv<12> > image_filter_Dilate_0_0_1080_1920_U0_p_src_cols_V_read;
    sc_signal< sc_lv<8> > image_filter_Dilate_0_0_1080_1920_U0_p_src_data_stream_V_dout;
    sc_signal< sc_logic > image_filter_Dilate_0_0_1080_1920_U0_p_src_data_stream_V_empty_n;
    sc_signal< sc_logic > image_filter_Dilate_0_0_1080_1920_U0_p_src_data_stream_V_read;
    sc_signal< sc_lv<8> > image_filter_Dilate_0_0_1080_1920_U0_p_dst_data_stream_V_din;
    sc_signal< sc_logic > image_filter_Dilate_0_0_1080_1920_U0_p_dst_data_stream_V_full_n;
    sc_signal< sc_logic > image_filter_Dilate_0_0_1080_1920_U0_p_dst_data_stream_V_write;
    sc_signal< sc_logic > image_filter_PaintMask_32_0_1080_1920_U0_ap_start;
    sc_signal< sc_logic > image_filter_PaintMask_32_0_1080_1920_U0_ap_done;
    sc_signal< sc_logic > image_filter_PaintMask_32_0_1080_1920_U0_ap_continue;
    sc_signal< sc_logic > image_filter_PaintMask_32_0_1080_1920_U0_ap_idle;
    sc_signal< sc_logic > image_filter_PaintMask_32_0_1080_1920_U0_ap_ready;
    sc_signal< sc_lv<12> > image_filter_PaintMask_32_0_1080_1920_U0_p_src_rows_V_read;
    sc_signal< sc_lv<12> > image_filter_PaintMask_32_0_1080_1920_U0_p_src_cols_V_read;
    sc_signal< sc_lv<8> > image_filter_PaintMask_32_0_1080_1920_U0_p_src_data_stream_0_V_dout;
    sc_signal< sc_logic > image_filter_PaintMask_32_0_1080_1920_U0_p_src_data_stream_0_V_empty_n;
    sc_signal< sc_logic > image_filter_PaintMask_32_0_1080_1920_U0_p_src_data_stream_0_V_read;
    sc_signal< sc_lv<8> > image_filter_PaintMask_32_0_1080_1920_U0_p_src_data_stream_1_V_dout;
    sc_signal< sc_logic > image_filter_PaintMask_32_0_1080_1920_U0_p_src_data_stream_1_V_empty_n;
    sc_signal< sc_logic > image_filter_PaintMask_32_0_1080_1920_U0_p_src_data_stream_1_V_read;
    sc_signal< sc_lv<8> > image_filter_PaintMask_32_0_1080_1920_U0_p_src_data_stream_2_V_dout;
    sc_signal< sc_logic > image_filter_PaintMask_32_0_1080_1920_U0_p_src_data_stream_2_V_empty_n;
    sc_signal< sc_logic > image_filter_PaintMask_32_0_1080_1920_U0_p_src_data_stream_2_V_read;
    sc_signal< sc_lv<12> > image_filter_PaintMask_32_0_1080_1920_U0_p_mask_rows_V_read;
    sc_signal< sc_lv<12> > image_filter_PaintMask_32_0_1080_1920_U0_p_mask_cols_V_read;
    sc_signal< sc_lv<8> > image_filter_PaintMask_32_0_1080_1920_U0_p_mask_data_stream_V_dout;
    sc_signal< sc_logic > image_filter_PaintMask_32_0_1080_1920_U0_p_mask_data_stream_V_empty_n;
    sc_signal< sc_logic > image_filter_PaintMask_32_0_1080_1920_U0_p_mask_data_stream_V_read;
    sc_signal< sc_lv<12> > image_filter_PaintMask_32_0_1080_1920_U0_p_dst_rows_V_read;
    sc_signal< sc_lv<12> > image_filter_PaintMask_32_0_1080_1920_U0_p_dst_cols_V_read;
    sc_signal< sc_lv<8> > image_filter_PaintMask_32_0_1080_1920_U0_p_dst_data_stream_0_V_din;
    sc_signal< sc_logic > image_filter_PaintMask_32_0_1080_1920_U0_p_dst_data_stream_0_V_full_n;
    sc_signal< sc_logic > image_filter_PaintMask_32_0_1080_1920_U0_p_dst_data_stream_0_V_write;
    sc_signal< sc_lv<8> > image_filter_PaintMask_32_0_1080_1920_U0_p_dst_data_stream_1_V_din;
    sc_signal< sc_logic > image_filter_PaintMask_32_0_1080_1920_U0_p_dst_data_stream_1_V_full_n;
    sc_signal< sc_logic > image_filter_PaintMask_32_0_1080_1920_U0_p_dst_data_stream_1_V_write;
    sc_signal< sc_lv<8> > image_filter_PaintMask_32_0_1080_1920_U0_p_dst_data_stream_2_V_din;
    sc_signal< sc_logic > image_filter_PaintMask_32_0_1080_1920_U0_p_dst_data_stream_2_V_full_n;
    sc_signal< sc_logic > image_filter_PaintMask_32_0_1080_1920_U0_p_dst_data_stream_2_V_write;
    sc_signal< sc_logic > image_filter_Mat2AXIvideo_U0_ap_start;
    sc_signal< sc_logic > image_filter_Mat2AXIvideo_U0_ap_done;
    sc_signal< sc_logic > image_filter_Mat2AXIvideo_U0_ap_continue;
    sc_signal< sc_logic > image_filter_Mat2AXIvideo_U0_ap_idle;
    sc_signal< sc_logic > image_filter_Mat2AXIvideo_U0_ap_ready;
    sc_signal< sc_lv<12> > image_filter_Mat2AXIvideo_U0_img_rows_V_read;
    sc_signal< sc_lv<12> > image_filter_Mat2AXIvideo_U0_img_cols_V_read;
    sc_signal< sc_lv<8> > image_filter_Mat2AXIvideo_U0_img_data_stream_0_V_dout;
    sc_signal< sc_logic > image_filter_Mat2AXIvideo_U0_img_data_stream_0_V_empty_n;
    sc_signal< sc_logic > image_filter_Mat2AXIvideo_U0_img_data_stream_0_V_read;
    sc_signal< sc_lv<8> > image_filter_Mat2AXIvideo_U0_img_data_stream_1_V_dout;
    sc_signal< sc_logic > image_filter_Mat2AXIvideo_U0_img_data_stream_1_V_empty_n;
    sc_signal< sc_logic > image_filter_Mat2AXIvideo_U0_img_data_stream_1_V_read;
    sc_signal< sc_lv<8> > image_filter_Mat2AXIvideo_U0_img_data_stream_2_V_dout;
    sc_signal< sc_logic > image_filter_Mat2AXIvideo_U0_img_data_stream_2_V_empty_n;
    sc_signal< sc_logic > image_filter_Mat2AXIvideo_U0_img_data_stream_2_V_read;
    sc_signal< sc_lv<32> > image_filter_Mat2AXIvideo_U0_OUTPUT_STREAM_TDATA;
    sc_signal< sc_logic > image_filter_Mat2AXIvideo_U0_OUTPUT_STREAM_TVALID;
    sc_signal< sc_logic > image_filter_Mat2AXIvideo_U0_OUTPUT_STREAM_TREADY;
    sc_signal< sc_lv<4> > image_filter_Mat2AXIvideo_U0_OUTPUT_STREAM_TKEEP;
    sc_signal< sc_lv<4> > image_filter_Mat2AXIvideo_U0_OUTPUT_STREAM_TSTRB;
    sc_signal< sc_lv<1> > image_filter_Mat2AXIvideo_U0_OUTPUT_STREAM_TUSER;
    sc_signal< sc_lv<1> > image_filter_Mat2AXIvideo_U0_OUTPUT_STREAM_TLAST;
    sc_signal< sc_lv<1> > image_filter_Mat2AXIvideo_U0_OUTPUT_STREAM_TID;
    sc_signal< sc_lv<1> > image_filter_Mat2AXIvideo_U0_OUTPUT_STREAM_TDEST;
    sc_signal< sc_logic > ap_sig_hs_continue;
    sc_signal< sc_logic > p_src_cols_V_2_loc_channel1_U_ap_dummy_ce;
    sc_signal< sc_lv<12> > p_src_cols_V_2_loc_channel1_din;
    sc_signal< sc_logic > p_src_cols_V_2_loc_channel1_write;
    sc_signal< sc_lv<12> > p_src_cols_V_2_loc_channel1_dout;
    sc_signal< sc_logic > p_src_cols_V_2_loc_channel1_empty_n;
    sc_signal< sc_logic > p_src_cols_V_2_loc_channel1_read;
    sc_signal< sc_logic > p_src_cols_V_2_loc_channel_U_ap_dummy_ce;
    sc_signal< sc_lv<12> > p_src_cols_V_2_loc_channel_din;
    sc_signal< sc_logic > p_src_cols_V_2_loc_channel_write;
    sc_signal< sc_lv<12> > p_src_cols_V_2_loc_channel_dout;
    sc_signal< sc_logic > p_src_cols_V_2_loc_channel_empty_n;
    sc_signal< sc_logic > p_src_cols_V_2_loc_channel_read;
    sc_signal< sc_logic > p_src_rows_V_2_loc_channel1_U_ap_dummy_ce;
    sc_signal< sc_lv<12> > p_src_rows_V_2_loc_channel1_din;
    sc_signal< sc_logic > p_src_rows_V_2_loc_channel1_write;
    sc_signal< sc_lv<12> > p_src_rows_V_2_loc_channel1_dout;
    sc_signal< sc_logic > p_src_rows_V_2_loc_channel1_empty_n;
    sc_signal< sc_logic > p_src_rows_V_2_loc_channel1_read;
    sc_signal< sc_logic > p_src_rows_V_2_loc_channel_U_ap_dummy_ce;
    sc_signal< sc_lv<12> > p_src_rows_V_2_loc_channel_din;
    sc_signal< sc_logic > p_src_rows_V_2_loc_channel_write;
    sc_signal< sc_lv<12> > p_src_rows_V_2_loc_channel_dout;
    sc_signal< sc_logic > p_src_rows_V_2_loc_channel_empty_n;
    sc_signal< sc_logic > p_src_rows_V_2_loc_channel_read;
    sc_signal< sc_logic > p_dst_cols_V_channel_U_ap_dummy_ce;
    sc_signal< sc_lv<12> > p_dst_cols_V_channel_din;
    sc_signal< sc_logic > p_dst_cols_V_channel_write;
    sc_signal< sc_lv<12> > p_dst_cols_V_channel_dout;
    sc_signal< sc_logic > p_dst_cols_V_channel_empty_n;
    sc_signal< sc_logic > p_dst_cols_V_channel_read;
    sc_signal< sc_logic > p_dst_cols_V_U_ap_dummy_ce;
    sc_signal< sc_lv<12> > p_dst_cols_V_din;
    sc_signal< sc_logic > p_dst_cols_V_write;
    sc_signal< sc_lv<12> > p_dst_cols_V_dout;
    sc_signal< sc_logic > p_dst_cols_V_empty_n;
    sc_signal< sc_logic > p_dst_cols_V_read;
    sc_signal< sc_logic > p_dst_rows_V_channel_U_ap_dummy_ce;
    sc_signal< sc_lv<12> > p_dst_rows_V_channel_din;
    sc_signal< sc_logic > p_dst_rows_V_channel_write;
    sc_signal< sc_lv<12> > p_dst_rows_V_channel_dout;
    sc_signal< sc_logic > p_dst_rows_V_channel_empty_n;
    sc_signal< sc_logic > p_dst_rows_V_channel_read;
    sc_signal< sc_logic > p_dst_rows_V_U_ap_dummy_ce;
    sc_signal< sc_lv<12> > p_dst_rows_V_din;
    sc_signal< sc_logic > p_dst_rows_V_write;
    sc_signal< sc_lv<12> > p_dst_rows_V_dout;
    sc_signal< sc_logic > p_dst_rows_V_empty_n;
    sc_signal< sc_logic > p_dst_rows_V_read;
    sc_signal< sc_logic > p_src_cols_V_channel_U_ap_dummy_ce;
    sc_signal< sc_lv<12> > p_src_cols_V_channel_din;
    sc_signal< sc_logic > p_src_cols_V_channel_write;
    sc_signal< sc_lv<12> > p_src_cols_V_channel_dout;
    sc_signal< sc_logic > p_src_cols_V_channel_empty_n;
    sc_signal< sc_logic > p_src_cols_V_channel_read;
    sc_signal< sc_logic > p_src_rows_V_channel_U_ap_dummy_ce;
    sc_signal< sc_lv<12> > p_src_rows_V_channel_din;
    sc_signal< sc_logic > p_src_rows_V_channel_write;
    sc_signal< sc_lv<12> > p_src_rows_V_channel_dout;
    sc_signal< sc_logic > p_src_rows_V_channel_empty_n;
    sc_signal< sc_logic > p_src_rows_V_channel_read;
    sc_signal< sc_logic > p_src_rows_V_channel1_U_ap_dummy_ce;
    sc_signal< sc_lv<12> > p_src_rows_V_channel1_din;
    sc_signal< sc_logic > p_src_rows_V_channel1_write;
    sc_signal< sc_lv<12> > p_src_rows_V_channel1_dout;
    sc_signal< sc_logic > p_src_rows_V_channel1_empty_n;
    sc_signal< sc_logic > p_src_rows_V_channel1_read;
    sc_signal< sc_logic > p_src_cols_V_channel1_U_ap_dummy_ce;
    sc_signal< sc_lv<12> > p_src_cols_V_channel1_din;
    sc_signal< sc_logic > p_src_cols_V_channel1_write;
    sc_signal< sc_lv<12> > p_src_cols_V_channel1_dout;
    sc_signal< sc_logic > p_src_cols_V_channel1_empty_n;
    sc_signal< sc_logic > p_src_cols_V_channel1_read;
    sc_signal< sc_logic > p_src_data_stream_0_V_U_ap_dummy_ce;
    sc_signal< sc_lv<8> > p_src_data_stream_0_V_din;
    sc_signal< sc_logic > p_src_data_stream_0_V_full_n;
    sc_signal< sc_logic > p_src_data_stream_0_V_write;
    sc_signal< sc_lv<8> > p_src_data_stream_0_V_dout;
    sc_signal< sc_logic > p_src_data_stream_0_V_empty_n;
    sc_signal< sc_logic > p_src_data_stream_0_V_read;
    sc_signal< sc_logic > p_src_data_stream_1_V_U_ap_dummy_ce;
    sc_signal< sc_lv<8> > p_src_data_stream_1_V_din;
    sc_signal< sc_logic > p_src_data_stream_1_V_full_n;
    sc_signal< sc_logic > p_src_data_stream_1_V_write;
    sc_signal< sc_lv<8> > p_src_data_stream_1_V_dout;
    sc_signal< sc_logic > p_src_data_stream_1_V_empty_n;
    sc_signal< sc_logic > p_src_data_stream_1_V_read;
    sc_signal< sc_logic > p_src_data_stream_2_V_U_ap_dummy_ce;
    sc_signal< sc_lv<8> > p_src_data_stream_2_V_din;
    sc_signal< sc_logic > p_src_data_stream_2_V_full_n;
    sc_signal< sc_logic > p_src_data_stream_2_V_write;
    sc_signal< sc_lv<8> > p_src_data_stream_2_V_dout;
    sc_signal< sc_logic > p_src_data_stream_2_V_empty_n;
    sc_signal< sc_logic > p_src_data_stream_2_V_read;
    sc_signal< sc_logic > src0_data_stream_0_V_U_ap_dummy_ce;
    sc_signal< sc_lv<8> > src0_data_stream_0_V_din;
    sc_signal< sc_logic > src0_data_stream_0_V_full_n;
    sc_signal< sc_logic > src0_data_stream_0_V_write;
    sc_signal< sc_lv<8> > src0_data_stream_0_V_dout;
    sc_signal< sc_logic > src0_data_stream_0_V_empty_n;
    sc_signal< sc_logic > src0_data_stream_0_V_read;
    sc_signal< sc_logic > src0_data_stream_1_V_U_ap_dummy_ce;
    sc_signal< sc_lv<8> > src0_data_stream_1_V_din;
    sc_signal< sc_logic > src0_data_stream_1_V_full_n;
    sc_signal< sc_logic > src0_data_stream_1_V_write;
    sc_signal< sc_lv<8> > src0_data_stream_1_V_dout;
    sc_signal< sc_logic > src0_data_stream_1_V_empty_n;
    sc_signal< sc_logic > src0_data_stream_1_V_read;
    sc_signal< sc_logic > src0_data_stream_2_V_U_ap_dummy_ce;
    sc_signal< sc_lv<8> > src0_data_stream_2_V_din;
    sc_signal< sc_logic > src0_data_stream_2_V_full_n;
    sc_signal< sc_logic > src0_data_stream_2_V_write;
    sc_signal< sc_lv<8> > src0_data_stream_2_V_dout;
    sc_signal< sc_logic > src0_data_stream_2_V_empty_n;
    sc_signal< sc_logic > src0_data_stream_2_V_read;
    sc_signal< sc_logic > src1_data_stream_0_V_U_ap_dummy_ce;
    sc_signal< sc_lv<8> > src1_data_stream_0_V_din;
    sc_signal< sc_logic > src1_data_stream_0_V_full_n;
    sc_signal< sc_logic > src1_data_stream_0_V_write;
    sc_signal< sc_lv<8> > src1_data_stream_0_V_dout;
    sc_signal< sc_logic > src1_data_stream_0_V_empty_n;
    sc_signal< sc_logic > src1_data_stream_0_V_read;
    sc_signal< sc_logic > src1_data_stream_1_V_U_ap_dummy_ce;
    sc_signal< sc_lv<8> > src1_data_stream_1_V_din;
    sc_signal< sc_logic > src1_data_stream_1_V_full_n;
    sc_signal< sc_logic > src1_data_stream_1_V_write;
    sc_signal< sc_lv<8> > src1_data_stream_1_V_dout;
    sc_signal< sc_logic > src1_data_stream_1_V_empty_n;
    sc_signal< sc_logic > src1_data_stream_1_V_read;
    sc_signal< sc_logic > src1_data_stream_2_V_U_ap_dummy_ce;
    sc_signal< sc_lv<8> > src1_data_stream_2_V_din;
    sc_signal< sc_logic > src1_data_stream_2_V_full_n;
    sc_signal< sc_logic > src1_data_stream_2_V_write;
    sc_signal< sc_lv<8> > src1_data_stream_2_V_dout;
    sc_signal< sc_logic > src1_data_stream_2_V_empty_n;
    sc_signal< sc_logic > src1_data_stream_2_V_read;
    sc_signal< sc_logic > src0_rows_V_U_ap_dummy_ce;
    sc_signal< sc_lv<12> > src0_rows_V_din;
    sc_signal< sc_logic > src0_rows_V_write;
    sc_signal< sc_lv<12> > src0_rows_V_dout;
    sc_signal< sc_logic > src0_rows_V_empty_n;
    sc_signal< sc_logic > src0_rows_V_read;
    sc_signal< sc_logic > src0_cols_V_U_ap_dummy_ce;
    sc_signal< sc_lv<12> > src0_cols_V_din;
    sc_signal< sc_logic > src0_cols_V_write;
    sc_signal< sc_lv<12> > src0_cols_V_dout;
    sc_signal< sc_logic > src0_cols_V_empty_n;
    sc_signal< sc_logic > src0_cols_V_read;
    sc_signal< sc_logic > src1_rows_V_U_ap_dummy_ce;
    sc_signal< sc_lv<12> > src1_rows_V_din;
    sc_signal< sc_logic > src1_rows_V_write;
    sc_signal< sc_lv<12> > src1_rows_V_dout;
    sc_signal< sc_logic > src1_rows_V_empty_n;
    sc_signal< sc_logic > src1_rows_V_read;
    sc_signal< sc_logic > src1_cols_V_U_ap_dummy_ce;
    sc_signal< sc_lv<12> > src1_cols_V_din;
    sc_signal< sc_logic > src1_cols_V_write;
    sc_signal< sc_lv<12> > src1_cols_V_dout;
    sc_signal< sc_logic > src1_cols_V_empty_n;
    sc_signal< sc_logic > src1_cols_V_read;
    sc_signal< sc_logic > mask_rows_V_U_ap_dummy_ce;
    sc_signal< sc_lv<12> > mask_rows_V_din;
    sc_signal< sc_logic > mask_rows_V_write;
    sc_signal< sc_lv<12> > mask_rows_V_dout;
    sc_signal< sc_logic > mask_rows_V_empty_n;
    sc_signal< sc_logic > mask_rows_V_read;
    sc_signal< sc_logic > mask_cols_V_U_ap_dummy_ce;
    sc_signal< sc_lv<12> > mask_cols_V_din;
    sc_signal< sc_logic > mask_cols_V_write;
    sc_signal< sc_lv<12> > mask_cols_V_dout;
    sc_signal< sc_logic > mask_cols_V_empty_n;
    sc_signal< sc_logic > mask_cols_V_read;
    sc_signal< sc_logic > dmask_rows_V_U_ap_dummy_ce;
    sc_signal< sc_lv<12> > dmask_rows_V_din;
    sc_signal< sc_logic > dmask_rows_V_write;
    sc_signal< sc_lv<12> > dmask_rows_V_dout;
    sc_signal< sc_logic > dmask_rows_V_empty_n;
    sc_signal< sc_logic > dmask_rows_V_read;
    sc_signal< sc_logic > dmask_cols_V_U_ap_dummy_ce;
    sc_signal< sc_lv<12> > dmask_cols_V_din;
    sc_signal< sc_logic > dmask_cols_V_write;
    sc_signal< sc_lv<12> > dmask_cols_V_dout;
    sc_signal< sc_logic > dmask_cols_V_empty_n;
    sc_signal< sc_logic > dmask_cols_V_read;
    sc_signal< sc_logic > gray_data_stream_0_V_U_ap_dummy_ce;
    sc_signal< sc_lv<8> > gray_data_stream_0_V_din;
    sc_signal< sc_logic > gray_data_stream_0_V_full_n;
    sc_signal< sc_logic > gray_data_stream_0_V_write;
    sc_signal< sc_lv<8> > gray_data_stream_0_V_dout;
    sc_signal< sc_logic > gray_data_stream_0_V_empty_n;
    sc_signal< sc_logic > gray_data_stream_0_V_read;
    sc_signal< sc_logic > gray_rows_V_U_ap_dummy_ce;
    sc_signal< sc_lv<12> > gray_rows_V_din;
    sc_signal< sc_logic > gray_rows_V_write;
    sc_signal< sc_lv<12> > gray_rows_V_dout;
    sc_signal< sc_logic > gray_rows_V_empty_n;
    sc_signal< sc_logic > gray_rows_V_read;
    sc_signal< sc_logic > gray_cols_V_U_ap_dummy_ce;
    sc_signal< sc_lv<12> > gray_cols_V_din;
    sc_signal< sc_logic > gray_cols_V_write;
    sc_signal< sc_lv<12> > gray_cols_V_dout;
    sc_signal< sc_logic > gray_cols_V_empty_n;
    sc_signal< sc_logic > gray_cols_V_read;
    sc_signal< sc_logic > mask_data_stream_0_V_U_ap_dummy_ce;
    sc_signal< sc_lv<8> > mask_data_stream_0_V_din;
    sc_signal< sc_logic > mask_data_stream_0_V_full_n;
    sc_signal< sc_logic > mask_data_stream_0_V_write;
    sc_signal< sc_lv<8> > mask_data_stream_0_V_dout;
    sc_signal< sc_logic > mask_data_stream_0_V_empty_n;
    sc_signal< sc_logic > mask_data_stream_0_V_read;
    sc_signal< sc_logic > dmask_data_stream_0_V_U_ap_dummy_ce;
    sc_signal< sc_lv<8> > dmask_data_stream_0_V_din;
    sc_signal< sc_logic > dmask_data_stream_0_V_full_n;
    sc_signal< sc_logic > dmask_data_stream_0_V_write;
    sc_signal< sc_lv<8> > dmask_data_stream_0_V_dout;
    sc_signal< sc_logic > dmask_data_stream_0_V_empty_n;
    sc_signal< sc_logic > dmask_data_stream_0_V_read;
    sc_signal< sc_logic > p_dst_data_stream_0_V_U_ap_dummy_ce;
    sc_signal< sc_lv<8> > p_dst_data_stream_0_V_din;
    sc_signal< sc_logic > p_dst_data_stream_0_V_full_n;
    sc_signal< sc_logic > p_dst_data_stream_0_V_write;
    sc_signal< sc_lv<8> > p_dst_data_stream_0_V_dout;
    sc_signal< sc_logic > p_dst_data_stream_0_V_empty_n;
    sc_signal< sc_logic > p_dst_data_stream_0_V_read;
    sc_signal< sc_logic > p_dst_data_stream_1_V_U_ap_dummy_ce;
    sc_signal< sc_lv<8> > p_dst_data_stream_1_V_din;
    sc_signal< sc_logic > p_dst_data_stream_1_V_full_n;
    sc_signal< sc_logic > p_dst_data_stream_1_V_write;
    sc_signal< sc_lv<8> > p_dst_data_stream_1_V_dout;
    sc_signal< sc_logic > p_dst_data_stream_1_V_empty_n;
    sc_signal< sc_logic > p_dst_data_stream_1_V_read;
    sc_signal< sc_logic > p_dst_data_stream_2_V_U_ap_dummy_ce;
    sc_signal< sc_lv<8> > p_dst_data_stream_2_V_din;
    sc_signal< sc_logic > p_dst_data_stream_2_V_full_n;
    sc_signal< sc_logic > p_dst_data_stream_2_V_write;
    sc_signal< sc_lv<8> > p_dst_data_stream_2_V_dout;
    sc_signal< sc_logic > p_dst_data_stream_2_V_empty_n;
    sc_signal< sc_logic > p_dst_data_stream_2_V_read;
    sc_signal< sc_logic > ap_reg_procdone_image_filter_Block_proc_U0;
    sc_signal< sc_logic > ap_sig_hs_done;
    sc_signal< sc_logic > ap_reg_procdone_image_filter_AXIvideo2Mat_U0;
    sc_signal< sc_logic > ap_reg_procdone_image_filter_Block_Mat_exit1220_proc1_U0;
    sc_signal< sc_logic > ap_reg_procdone_image_filter_Block_Mat_exit1222_proc1_U0;
    sc_signal< sc_logic > ap_reg_procdone_image_filter_FAST_t_opr_U0;
    sc_signal< sc_logic > ap_reg_procdone_image_filter_Dilate_0_0_1080_1920_U0;
    sc_signal< sc_logic > ap_reg_procdone_image_filter_PaintMask_32_0_1080_1920_U0;
    sc_signal< sc_logic > ap_reg_procdone_image_filter_Mat2AXIvideo_U0;
    sc_signal< sc_logic > ap_CS;
    sc_signal< sc_logic > ap_sig_top_allready;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const bool ap_true;
    static const sc_logic ap_const_logic_0;
    static const sc_logic ap_const_logic_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_INPUT_STREAM_TREADY();
    void thread_OUTPUT_STREAM_TDATA();
    void thread_OUTPUT_STREAM_TDEST();
    void thread_OUTPUT_STREAM_TID();
    void thread_OUTPUT_STREAM_TKEEP();
    void thread_OUTPUT_STREAM_TLAST();
    void thread_OUTPUT_STREAM_TSTRB();
    void thread_OUTPUT_STREAM_TUSER();
    void thread_OUTPUT_STREAM_TVALID();
    void thread_ap_chn_write_image_filter_Block_Mat_exit1220_proc1_U0_dmask_cols_V();
    void thread_ap_chn_write_image_filter_Block_Mat_exit1220_proc1_U0_dmask_rows_V();
    void thread_ap_chn_write_image_filter_Block_Mat_exit1220_proc1_U0_mask_cols_V();
    void thread_ap_chn_write_image_filter_Block_Mat_exit1220_proc1_U0_mask_rows_V();
    void thread_ap_chn_write_image_filter_Block_Mat_exit1220_proc1_U0_src0_cols_V();
    void thread_ap_chn_write_image_filter_Block_Mat_exit1220_proc1_U0_src0_rows_V();
    void thread_ap_chn_write_image_filter_Block_Mat_exit1220_proc1_U0_src1_cols_V();
    void thread_ap_chn_write_image_filter_Block_Mat_exit1220_proc1_U0_src1_rows_V();
    void thread_ap_chn_write_image_filter_Block_Mat_exit1222_proc1_U0_gray_cols_V();
    void thread_ap_chn_write_image_filter_Block_Mat_exit1222_proc1_U0_gray_rows_V();
    void thread_ap_chn_write_image_filter_Block_proc_U0_p_dst_cols_V();
    void thread_ap_chn_write_image_filter_Block_proc_U0_p_dst_cols_V_channel();
    void thread_ap_chn_write_image_filter_Block_proc_U0_p_dst_rows_V();
    void thread_ap_chn_write_image_filter_Block_proc_U0_p_dst_rows_V_channel();
    void thread_ap_chn_write_image_filter_Block_proc_U0_p_src_cols_V_2_loc_channel();
    void thread_ap_chn_write_image_filter_Block_proc_U0_p_src_cols_V_2_loc_channel1();
    void thread_ap_chn_write_image_filter_Block_proc_U0_p_src_cols_V_channel();
    void thread_ap_chn_write_image_filter_Block_proc_U0_p_src_cols_V_channel1();
    void thread_ap_chn_write_image_filter_Block_proc_U0_p_src_rows_V_2_loc_channel();
    void thread_ap_chn_write_image_filter_Block_proc_U0_p_src_rows_V_2_loc_channel1();
    void thread_ap_chn_write_image_filter_Block_proc_U0_p_src_rows_V_channel();
    void thread_ap_chn_write_image_filter_Block_proc_U0_p_src_rows_V_channel1();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_ap_sig_hs_continue();
    void thread_ap_sig_hs_done();
    void thread_ap_sig_ready_dmask_cols_V_full_n();
    void thread_ap_sig_ready_dmask_rows_V_full_n();
    void thread_ap_sig_ready_gray_cols_V_full_n();
    void thread_ap_sig_ready_gray_rows_V_full_n();
    void thread_ap_sig_ready_mask_cols_V_full_n();
    void thread_ap_sig_ready_mask_rows_V_full_n();
    void thread_ap_sig_ready_p_dst_cols_V_channel_full_n();
    void thread_ap_sig_ready_p_dst_cols_V_full_n();
    void thread_ap_sig_ready_p_dst_rows_V_channel_full_n();
    void thread_ap_sig_ready_p_dst_rows_V_full_n();
    void thread_ap_sig_ready_p_src_cols_V_2_loc_channel1_full_n();
    void thread_ap_sig_ready_p_src_cols_V_2_loc_channel_full_n();
    void thread_ap_sig_ready_p_src_cols_V_channel1_full_n();
    void thread_ap_sig_ready_p_src_cols_V_channel_full_n();
    void thread_ap_sig_ready_p_src_rows_V_2_loc_channel1_full_n();
    void thread_ap_sig_ready_p_src_rows_V_2_loc_channel_full_n();
    void thread_ap_sig_ready_p_src_rows_V_channel1_full_n();
    void thread_ap_sig_ready_p_src_rows_V_channel_full_n();
    void thread_ap_sig_ready_src0_cols_V_full_n();
    void thread_ap_sig_ready_src0_rows_V_full_n();
    void thread_ap_sig_ready_src1_cols_V_full_n();
    void thread_ap_sig_ready_src1_rows_V_full_n();
    void thread_ap_sig_top_allready();
    void thread_dmask_cols_V_U_ap_dummy_ce();
    void thread_dmask_cols_V_din();
    void thread_dmask_cols_V_read();
    void thread_dmask_cols_V_write();
    void thread_dmask_data_stream_0_V_U_ap_dummy_ce();
    void thread_dmask_data_stream_0_V_din();
    void thread_dmask_data_stream_0_V_read();
    void thread_dmask_data_stream_0_V_write();
    void thread_dmask_rows_V_U_ap_dummy_ce();
    void thread_dmask_rows_V_din();
    void thread_dmask_rows_V_read();
    void thread_dmask_rows_V_write();
    void thread_gray_cols_V_U_ap_dummy_ce();
    void thread_gray_cols_V_din();
    void thread_gray_cols_V_read();
    void thread_gray_cols_V_write();
    void thread_gray_data_stream_0_V_U_ap_dummy_ce();
    void thread_gray_data_stream_0_V_din();
    void thread_gray_data_stream_0_V_read();
    void thread_gray_data_stream_0_V_write();
    void thread_gray_rows_V_U_ap_dummy_ce();
    void thread_gray_rows_V_din();
    void thread_gray_rows_V_read();
    void thread_gray_rows_V_write();
    void thread_image_filter_AXIvideo2Mat_U0_INPUT_STREAM_TDATA();
    void thread_image_filter_AXIvideo2Mat_U0_INPUT_STREAM_TDEST();
    void thread_image_filter_AXIvideo2Mat_U0_INPUT_STREAM_TID();
    void thread_image_filter_AXIvideo2Mat_U0_INPUT_STREAM_TKEEP();
    void thread_image_filter_AXIvideo2Mat_U0_INPUT_STREAM_TLAST();
    void thread_image_filter_AXIvideo2Mat_U0_INPUT_STREAM_TSTRB();
    void thread_image_filter_AXIvideo2Mat_U0_INPUT_STREAM_TUSER();
    void thread_image_filter_AXIvideo2Mat_U0_INPUT_STREAM_TVALID();
    void thread_image_filter_AXIvideo2Mat_U0_ap_continue();
    void thread_image_filter_AXIvideo2Mat_U0_ap_start();
    void thread_image_filter_AXIvideo2Mat_U0_img_cols_V_read();
    void thread_image_filter_AXIvideo2Mat_U0_img_data_stream_0_V_full_n();
    void thread_image_filter_AXIvideo2Mat_U0_img_data_stream_1_V_full_n();
    void thread_image_filter_AXIvideo2Mat_U0_img_data_stream_2_V_full_n();
    void thread_image_filter_AXIvideo2Mat_U0_img_rows_V_read();
    void thread_image_filter_Block_Mat_exit1220_proc1_U0_ap_continue();
    void thread_image_filter_Block_Mat_exit1220_proc1_U0_ap_start();
    void thread_image_filter_Block_Mat_exit1220_proc1_U0_p_read();
    void thread_image_filter_Block_Mat_exit1220_proc1_U0_p_read16();
    void thread_image_filter_Block_Mat_exit1220_proc1_U0_p_read17();
    void thread_image_filter_Block_Mat_exit1220_proc1_U0_p_read2();
    void thread_image_filter_Block_Mat_exit1220_proc1_U0_p_src_data_stream_0_V_dout();
    void thread_image_filter_Block_Mat_exit1220_proc1_U0_p_src_data_stream_0_V_empty_n();
    void thread_image_filter_Block_Mat_exit1220_proc1_U0_p_src_data_stream_1_V_dout();
    void thread_image_filter_Block_Mat_exit1220_proc1_U0_p_src_data_stream_1_V_empty_n();
    void thread_image_filter_Block_Mat_exit1220_proc1_U0_p_src_data_stream_2_V_dout();
    void thread_image_filter_Block_Mat_exit1220_proc1_U0_p_src_data_stream_2_V_empty_n();
    void thread_image_filter_Block_Mat_exit1220_proc1_U0_src0_data_stream_0_V_full_n();
    void thread_image_filter_Block_Mat_exit1220_proc1_U0_src0_data_stream_1_V_full_n();
    void thread_image_filter_Block_Mat_exit1220_proc1_U0_src0_data_stream_2_V_full_n();
    void thread_image_filter_Block_Mat_exit1220_proc1_U0_src1_data_stream_0_V_full_n();
    void thread_image_filter_Block_Mat_exit1220_proc1_U0_src1_data_stream_1_V_full_n();
    void thread_image_filter_Block_Mat_exit1220_proc1_U0_src1_data_stream_2_V_full_n();
    void thread_image_filter_Block_Mat_exit1222_proc1_U0_ap_continue();
    void thread_image_filter_Block_Mat_exit1222_proc1_U0_ap_start();
    void thread_image_filter_Block_Mat_exit1222_proc1_U0_gray_data_stream_0_V_full_n();
    void thread_image_filter_Block_Mat_exit1222_proc1_U0_p_read();
    void thread_image_filter_Block_Mat_exit1222_proc1_U0_p_read2();
    void thread_image_filter_Block_Mat_exit1222_proc1_U0_p_read6();
    void thread_image_filter_Block_Mat_exit1222_proc1_U0_p_read7();
    void thread_image_filter_Block_Mat_exit1222_proc1_U0_src0_data_stream_0_V_dout();
    void thread_image_filter_Block_Mat_exit1222_proc1_U0_src0_data_stream_0_V_empty_n();
    void thread_image_filter_Block_Mat_exit1222_proc1_U0_src0_data_stream_1_V_dout();
    void thread_image_filter_Block_Mat_exit1222_proc1_U0_src0_data_stream_1_V_empty_n();
    void thread_image_filter_Block_Mat_exit1222_proc1_U0_src0_data_stream_2_V_dout();
    void thread_image_filter_Block_Mat_exit1222_proc1_U0_src0_data_stream_2_V_empty_n();
    void thread_image_filter_Block_proc_U0_ap_continue();
    void thread_image_filter_Block_proc_U0_ap_start();
    void thread_image_filter_Block_proc_U0_cols();
    void thread_image_filter_Block_proc_U0_rows();
    void thread_image_filter_Dilate_0_0_1080_1920_U0_ap_continue();
    void thread_image_filter_Dilate_0_0_1080_1920_U0_ap_start();
    void thread_image_filter_Dilate_0_0_1080_1920_U0_p_dst_data_stream_V_full_n();
    void thread_image_filter_Dilate_0_0_1080_1920_U0_p_src_cols_V_read();
    void thread_image_filter_Dilate_0_0_1080_1920_U0_p_src_data_stream_V_dout();
    void thread_image_filter_Dilate_0_0_1080_1920_U0_p_src_data_stream_V_empty_n();
    void thread_image_filter_Dilate_0_0_1080_1920_U0_p_src_rows_V_read();
    void thread_image_filter_FAST_t_opr_U0_ap_continue();
    void thread_image_filter_FAST_t_opr_U0_ap_start();
    void thread_image_filter_FAST_t_opr_U0_p_mask_data_stream_V_full_n();
    void thread_image_filter_FAST_t_opr_U0_p_src_cols_V_read();
    void thread_image_filter_FAST_t_opr_U0_p_src_data_stream_V_dout();
    void thread_image_filter_FAST_t_opr_U0_p_src_data_stream_V_empty_n();
    void thread_image_filter_FAST_t_opr_U0_p_src_rows_V_read();
    void thread_image_filter_Mat2AXIvideo_U0_OUTPUT_STREAM_TREADY();
    void thread_image_filter_Mat2AXIvideo_U0_ap_continue();
    void thread_image_filter_Mat2AXIvideo_U0_ap_start();
    void thread_image_filter_Mat2AXIvideo_U0_img_cols_V_read();
    void thread_image_filter_Mat2AXIvideo_U0_img_data_stream_0_V_dout();
    void thread_image_filter_Mat2AXIvideo_U0_img_data_stream_0_V_empty_n();
    void thread_image_filter_Mat2AXIvideo_U0_img_data_stream_1_V_dout();
    void thread_image_filter_Mat2AXIvideo_U0_img_data_stream_1_V_empty_n();
    void thread_image_filter_Mat2AXIvideo_U0_img_data_stream_2_V_dout();
    void thread_image_filter_Mat2AXIvideo_U0_img_data_stream_2_V_empty_n();
    void thread_image_filter_Mat2AXIvideo_U0_img_rows_V_read();
    void thread_image_filter_PaintMask_32_0_1080_1920_U0_ap_continue();
    void thread_image_filter_PaintMask_32_0_1080_1920_U0_ap_start();
    void thread_image_filter_PaintMask_32_0_1080_1920_U0_p_dst_cols_V_read();
    void thread_image_filter_PaintMask_32_0_1080_1920_U0_p_dst_data_stream_0_V_full_n();
    void thread_image_filter_PaintMask_32_0_1080_1920_U0_p_dst_data_stream_1_V_full_n();
    void thread_image_filter_PaintMask_32_0_1080_1920_U0_p_dst_data_stream_2_V_full_n();
    void thread_image_filter_PaintMask_32_0_1080_1920_U0_p_dst_rows_V_read();
    void thread_image_filter_PaintMask_32_0_1080_1920_U0_p_mask_cols_V_read();
    void thread_image_filter_PaintMask_32_0_1080_1920_U0_p_mask_data_stream_V_dout();
    void thread_image_filter_PaintMask_32_0_1080_1920_U0_p_mask_data_stream_V_empty_n();
    void thread_image_filter_PaintMask_32_0_1080_1920_U0_p_mask_rows_V_read();
    void thread_image_filter_PaintMask_32_0_1080_1920_U0_p_src_cols_V_read();
    void thread_image_filter_PaintMask_32_0_1080_1920_U0_p_src_data_stream_0_V_dout();
    void thread_image_filter_PaintMask_32_0_1080_1920_U0_p_src_data_stream_0_V_empty_n();
    void thread_image_filter_PaintMask_32_0_1080_1920_U0_p_src_data_stream_1_V_dout();
    void thread_image_filter_PaintMask_32_0_1080_1920_U0_p_src_data_stream_1_V_empty_n();
    void thread_image_filter_PaintMask_32_0_1080_1920_U0_p_src_data_stream_2_V_dout();
    void thread_image_filter_PaintMask_32_0_1080_1920_U0_p_src_data_stream_2_V_empty_n();
    void thread_image_filter_PaintMask_32_0_1080_1920_U0_p_src_rows_V_read();
    void thread_mask_cols_V_U_ap_dummy_ce();
    void thread_mask_cols_V_din();
    void thread_mask_cols_V_read();
    void thread_mask_cols_V_write();
    void thread_mask_data_stream_0_V_U_ap_dummy_ce();
    void thread_mask_data_stream_0_V_din();
    void thread_mask_data_stream_0_V_read();
    void thread_mask_data_stream_0_V_write();
    void thread_mask_rows_V_U_ap_dummy_ce();
    void thread_mask_rows_V_din();
    void thread_mask_rows_V_read();
    void thread_mask_rows_V_write();
    void thread_p_dst_cols_V_U_ap_dummy_ce();
    void thread_p_dst_cols_V_channel_U_ap_dummy_ce();
    void thread_p_dst_cols_V_channel_din();
    void thread_p_dst_cols_V_channel_read();
    void thread_p_dst_cols_V_channel_write();
    void thread_p_dst_cols_V_din();
    void thread_p_dst_cols_V_read();
    void thread_p_dst_cols_V_write();
    void thread_p_dst_data_stream_0_V_U_ap_dummy_ce();
    void thread_p_dst_data_stream_0_V_din();
    void thread_p_dst_data_stream_0_V_read();
    void thread_p_dst_data_stream_0_V_write();
    void thread_p_dst_data_stream_1_V_U_ap_dummy_ce();
    void thread_p_dst_data_stream_1_V_din();
    void thread_p_dst_data_stream_1_V_read();
    void thread_p_dst_data_stream_1_V_write();
    void thread_p_dst_data_stream_2_V_U_ap_dummy_ce();
    void thread_p_dst_data_stream_2_V_din();
    void thread_p_dst_data_stream_2_V_read();
    void thread_p_dst_data_stream_2_V_write();
    void thread_p_dst_rows_V_U_ap_dummy_ce();
    void thread_p_dst_rows_V_channel_U_ap_dummy_ce();
    void thread_p_dst_rows_V_channel_din();
    void thread_p_dst_rows_V_channel_read();
    void thread_p_dst_rows_V_channel_write();
    void thread_p_dst_rows_V_din();
    void thread_p_dst_rows_V_read();
    void thread_p_dst_rows_V_write();
    void thread_p_src_cols_V_2_loc_channel1_U_ap_dummy_ce();
    void thread_p_src_cols_V_2_loc_channel1_din();
    void thread_p_src_cols_V_2_loc_channel1_read();
    void thread_p_src_cols_V_2_loc_channel1_write();
    void thread_p_src_cols_V_2_loc_channel_U_ap_dummy_ce();
    void thread_p_src_cols_V_2_loc_channel_din();
    void thread_p_src_cols_V_2_loc_channel_read();
    void thread_p_src_cols_V_2_loc_channel_write();
    void thread_p_src_cols_V_channel1_U_ap_dummy_ce();
    void thread_p_src_cols_V_channel1_din();
    void thread_p_src_cols_V_channel1_read();
    void thread_p_src_cols_V_channel1_write();
    void thread_p_src_cols_V_channel_U_ap_dummy_ce();
    void thread_p_src_cols_V_channel_din();
    void thread_p_src_cols_V_channel_read();
    void thread_p_src_cols_V_channel_write();
    void thread_p_src_data_stream_0_V_U_ap_dummy_ce();
    void thread_p_src_data_stream_0_V_din();
    void thread_p_src_data_stream_0_V_read();
    void thread_p_src_data_stream_0_V_write();
    void thread_p_src_data_stream_1_V_U_ap_dummy_ce();
    void thread_p_src_data_stream_1_V_din();
    void thread_p_src_data_stream_1_V_read();
    void thread_p_src_data_stream_1_V_write();
    void thread_p_src_data_stream_2_V_U_ap_dummy_ce();
    void thread_p_src_data_stream_2_V_din();
    void thread_p_src_data_stream_2_V_read();
    void thread_p_src_data_stream_2_V_write();
    void thread_p_src_rows_V_2_loc_channel1_U_ap_dummy_ce();
    void thread_p_src_rows_V_2_loc_channel1_din();
    void thread_p_src_rows_V_2_loc_channel1_read();
    void thread_p_src_rows_V_2_loc_channel1_write();
    void thread_p_src_rows_V_2_loc_channel_U_ap_dummy_ce();
    void thread_p_src_rows_V_2_loc_channel_din();
    void thread_p_src_rows_V_2_loc_channel_read();
    void thread_p_src_rows_V_2_loc_channel_write();
    void thread_p_src_rows_V_channel1_U_ap_dummy_ce();
    void thread_p_src_rows_V_channel1_din();
    void thread_p_src_rows_V_channel1_read();
    void thread_p_src_rows_V_channel1_write();
    void thread_p_src_rows_V_channel_U_ap_dummy_ce();
    void thread_p_src_rows_V_channel_din();
    void thread_p_src_rows_V_channel_read();
    void thread_p_src_rows_V_channel_write();
    void thread_src0_cols_V_U_ap_dummy_ce();
    void thread_src0_cols_V_din();
    void thread_src0_cols_V_read();
    void thread_src0_cols_V_write();
    void thread_src0_data_stream_0_V_U_ap_dummy_ce();
    void thread_src0_data_stream_0_V_din();
    void thread_src0_data_stream_0_V_read();
    void thread_src0_data_stream_0_V_write();
    void thread_src0_data_stream_1_V_U_ap_dummy_ce();
    void thread_src0_data_stream_1_V_din();
    void thread_src0_data_stream_1_V_read();
    void thread_src0_data_stream_1_V_write();
    void thread_src0_data_stream_2_V_U_ap_dummy_ce();
    void thread_src0_data_stream_2_V_din();
    void thread_src0_data_stream_2_V_read();
    void thread_src0_data_stream_2_V_write();
    void thread_src0_rows_V_U_ap_dummy_ce();
    void thread_src0_rows_V_din();
    void thread_src0_rows_V_read();
    void thread_src0_rows_V_write();
    void thread_src1_cols_V_U_ap_dummy_ce();
    void thread_src1_cols_V_din();
    void thread_src1_cols_V_read();
    void thread_src1_cols_V_write();
    void thread_src1_data_stream_0_V_U_ap_dummy_ce();
    void thread_src1_data_stream_0_V_din();
    void thread_src1_data_stream_0_V_read();
    void thread_src1_data_stream_0_V_write();
    void thread_src1_data_stream_1_V_U_ap_dummy_ce();
    void thread_src1_data_stream_1_V_din();
    void thread_src1_data_stream_1_V_read();
    void thread_src1_data_stream_1_V_write();
    void thread_src1_data_stream_2_V_U_ap_dummy_ce();
    void thread_src1_data_stream_2_V_din();
    void thread_src1_data_stream_2_V_read();
    void thread_src1_data_stream_2_V_write();
    void thread_src1_rows_V_U_ap_dummy_ce();
    void thread_src1_rows_V_din();
    void thread_src1_rows_V_read();
    void thread_src1_rows_V_write();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
