Timing Analyzer report for riscv-cpu
Sat Apr 20 17:21:40 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLK'
 13. Slow 1200mV 85C Model Setup: 'clk_div:clk_div|cnt[11]'
 14. Slow 1200mV 85C Model Hold: 'CLK'
 15. Slow 1200mV 85C Model Hold: 'clk_div:clk_div|cnt[11]'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'CLK'
 24. Slow 1200mV 0C Model Setup: 'clk_div:clk_div|cnt[11]'
 25. Slow 1200mV 0C Model Hold: 'CLK'
 26. Slow 1200mV 0C Model Hold: 'clk_div:clk_div|cnt[11]'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'CLK'
 34. Fast 1200mV 0C Model Setup: 'clk_div:clk_div|cnt[11]'
 35. Fast 1200mV 0C Model Hold: 'CLK'
 36. Fast 1200mV 0C Model Hold: 'clk_div:clk_div|cnt[11]'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Output Ports
 51. Unconstrained Output Ports
 52. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; riscv-cpu                                           ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                           ;
+-------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------+
; Clock Name              ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                     ;
+-------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------+
; CLK                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK }                     ;
; clk_div:clk_div|cnt[11] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:clk_div|cnt[11] } ;
+-------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------+


+---------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                      ;
+------------+-----------------+-------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name              ; Note                                           ;
+------------+-----------------+-------------------------+------------------------------------------------+
; 80.48 MHz  ; 80.48 MHz       ; CLK                     ;                                                ;
; 974.66 MHz ; 402.09 MHz      ; clk_div:clk_div|cnt[11] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary               ;
+-------------------------+---------+---------------+
; Clock                   ; Slack   ; End Point TNS ;
+-------------------------+---------+---------------+
; CLK                     ; -11.426 ; -2285.118     ;
; clk_div:clk_div|cnt[11] ; -0.026  ; -0.026        ;
+-------------------------+---------+---------------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary              ;
+-------------------------+-------+---------------+
; Clock                   ; Slack ; End Point TNS ;
+-------------------------+-------+---------------+
; CLK                     ; 0.446 ; 0.000         ;
; clk_div:clk_div|cnt[11] ; 0.454 ; 0.000         ;
+-------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------------------------+--------+----------------+
; Clock                   ; Slack  ; End Point TNS  ;
+-------------------------+--------+----------------+
; CLK                     ; -3.201 ; -391.334       ;
; clk_div:clk_div|cnt[11] ; -1.487 ; -2.974         ;
+-------------------------+--------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK'                                                                                                                                                                                                            ;
+---------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                   ; To Node                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -11.426 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[31][14] ; CLK          ; CLK         ; 1.000        ; 0.005      ; 12.432     ;
; -11.288 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[7][15]  ; CLK          ; CLK         ; 1.000        ; 0.016      ; 12.305     ;
; -11.265 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[27][15] ; CLK          ; CLK         ; 1.000        ; -0.026     ; 12.240     ;
; -11.256 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[31][15] ; CLK          ; CLK         ; 1.000        ; 0.005      ; 12.262     ;
; -11.248 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[0][15]  ; CLK          ; CLK         ; 1.000        ; 0.057      ; 12.306     ;
; -11.228 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[16][15] ; CLK          ; CLK         ; 1.000        ; 0.009      ; 12.238     ;
; -11.224 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[20][14] ; CLK          ; CLK         ; 1.000        ; 0.045      ; 12.270     ;
; -11.171 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[27][14] ; CLK          ; CLK         ; 1.000        ; -0.028     ; 12.144     ;
; -11.166 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[7][14]  ; CLK          ; CLK         ; 1.000        ; 0.004      ; 12.171     ;
; -11.153 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[4][11]  ; CLK          ; CLK         ; 1.000        ; -0.041     ; 12.113     ;
; -11.131 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[16][14] ; CLK          ; CLK         ; 1.000        ; 0.011      ; 12.143     ;
; -11.126 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[0][14]  ; CLK          ; CLK         ; 1.000        ; 0.044      ; 12.171     ;
; -11.123 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[27][5]  ; CLK          ; CLK         ; 1.000        ; -0.037     ; 12.087     ;
; -11.109 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[20][15] ; CLK          ; CLK         ; 1.000        ; 0.045      ; 12.155     ;
; -11.102 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[27][13] ; CLK          ; CLK         ; 1.000        ; -0.026     ; 12.077     ;
; -11.095 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[31][13] ; CLK          ; CLK         ; 1.000        ; -0.032     ; 12.064     ;
; -11.094 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[12][14] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 12.059     ;
; -11.068 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[3][5]   ; CLK          ; CLK         ; 1.000        ; 0.002      ; 12.071     ;
; -11.067 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[16][13] ; CLK          ; CLK         ; 1.000        ; 0.009      ; 12.077     ;
; -11.060 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[7][10]  ; CLK          ; CLK         ; 1.000        ; 0.004      ; 12.065     ;
; -11.056 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[4][13]  ; CLK          ; CLK         ; 1.000        ; 0.008      ; 12.065     ;
; -11.052 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[0][11]  ; CLK          ; CLK         ; 1.000        ; 0.044      ; 12.097     ;
; -11.049 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[11][14] ; CLK          ; CLK         ; 1.000        ; 0.007      ; 12.057     ;
; -11.039 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[20][5]  ; CLK          ; CLK         ; 1.000        ; 0.045      ; 12.085     ;
; -11.038 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[12][13] ; CLK          ; CLK         ; 1.000        ; -0.013     ; 12.026     ;
; -11.035 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[0][12]  ; CLK          ; CLK         ; 1.000        ; 0.044      ; 12.080     ;
; -11.016 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[12][15] ; CLK          ; CLK         ; 1.000        ; -0.020     ; 11.997     ;
; -11.016 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[0][10]  ; CLK          ; CLK         ; 1.000        ; 0.044      ; 12.061     ;
; -10.998 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[3][14]  ; CLK          ; CLK         ; 1.000        ; -0.029     ; 11.970     ;
; -10.986 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[0][5]   ; CLK          ; CLK         ; 1.000        ; 0.043      ; 12.030     ;
; -10.978 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[7][13]  ; CLK          ; CLK         ; 1.000        ; 0.005      ; 11.984     ;
; -10.976 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[11][15] ; CLK          ; CLK         ; 1.000        ; 0.020      ; 11.997     ;
; -10.968 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[12][9]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 11.933     ;
; -10.931 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[15][14] ; CLK          ; CLK         ; 1.000        ; -0.006     ; 11.926     ;
; -10.925 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[11][9]  ; CLK          ; CLK         ; 1.000        ; 0.007      ; 11.933     ;
; -10.910 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[4][15]  ; CLK          ; CLK         ; 1.000        ; -0.028     ; 11.883     ;
; -10.906 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[0][13]  ; CLK          ; CLK         ; 1.000        ; 0.045      ; 11.952     ;
; -10.842 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[3][3]   ; CLK          ; CLK         ; 1.000        ; -0.029     ; 11.814     ;
; -10.837 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[15][15] ; CLK          ; CLK         ; 1.000        ; 0.007      ; 11.845     ;
; -10.835 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[12][4]  ; CLK          ; CLK         ; 1.000        ; -0.020     ; 11.816     ;
; -10.827 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[16][6]  ; CLK          ; CLK         ; 1.000        ; 0.009      ; 11.837     ;
; -10.811 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[3][11]  ; CLK          ; CLK         ; 1.000        ; -0.029     ; 11.783     ;
; -10.810 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[0][3]   ; CLK          ; CLK         ; 1.000        ; 0.044      ; 11.855     ;
; -10.808 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[12][6]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 11.773     ;
; -10.804 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[11][13] ; CLK          ; CLK         ; 1.000        ; 0.026      ; 11.831     ;
; -10.801 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[31][11] ; CLK          ; CLK         ; 1.000        ; -0.044     ; 11.758     ;
; -10.795 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[11][4]  ; CLK          ; CLK         ; 1.000        ; 0.020      ; 11.816     ;
; -10.792 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[15][13] ; CLK          ; CLK         ; 1.000        ; 0.007      ; 11.800     ;
; -10.771 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[20][3]  ; CLK          ; CLK         ; 1.000        ; 0.045      ; 11.817     ;
; -10.771 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[31][3]  ; CLK          ; CLK         ; 1.000        ; 0.005      ; 11.777     ;
; -10.769 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[7][6]   ; CLK          ; CLK         ; 1.000        ; 0.004      ; 11.774     ;
; -10.768 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[31][6]  ; CLK          ; CLK         ; 1.000        ; 0.005      ; 11.774     ;
; -10.768 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[16][5]  ; CLK          ; CLK         ; 1.000        ; 0.009      ; 11.778     ;
; -10.767 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[27][11] ; CLK          ; CLK         ; 1.000        ; -0.028     ; 11.740     ;
; -10.760 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[11][6]  ; CLK          ; CLK         ; 1.000        ; 0.007      ; 11.768     ;
; -10.754 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[20][11] ; CLK          ; CLK         ; 1.000        ; 0.015      ; 11.770     ;
; -10.751 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[12][11] ; CLK          ; CLK         ; 1.000        ; -0.013     ; 11.739     ;
; -10.739 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[27][2]  ; CLK          ; CLK         ; 1.000        ; -0.026     ; 11.714     ;
; -10.738 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[0][9]   ; CLK          ; CLK         ; 1.000        ; 0.045      ; 11.784     ;
; -10.736 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[7][2]   ; CLK          ; CLK         ; 1.000        ; 0.004      ; 11.741     ;
; -10.735 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[20][13] ; CLK          ; CLK         ; 1.000        ; 0.021      ; 11.757     ;
; -10.729 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[0][6]   ; CLK          ; CLK         ; 1.000        ; 0.044      ; 11.774     ;
; -10.726 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[16][11] ; CLK          ; CLK         ; 1.000        ; 0.011      ; 11.738     ;
; -10.721 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[31][9]  ; CLK          ; CLK         ; 1.000        ; 0.005      ; 11.727     ;
; -10.704 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[31][8]  ; CLK          ; CLK         ; 1.000        ; -0.032     ; 11.673     ;
; -10.702 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[7][4]   ; CLK          ; CLK         ; 1.000        ; 0.016      ; 11.719     ;
; -10.701 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[16][2]  ; CLK          ; CLK         ; 1.000        ; 0.009      ; 11.711     ;
; -10.700 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[27][12] ; CLK          ; CLK         ; 1.000        ; -0.028     ; 11.673     ;
; -10.696 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[31][10] ; CLK          ; CLK         ; 1.000        ; 0.005      ; 11.702     ;
; -10.696 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[0][2]   ; CLK          ; CLK         ; 1.000        ; 0.044      ; 11.741     ;
; -10.694 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[12][5]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 11.659     ;
; -10.692 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[7][3]   ; CLK          ; CLK         ; 1.000        ; 0.004      ; 11.697     ;
; -10.690 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[12][8]  ; CLK          ; CLK         ; 1.000        ; -0.020     ; 11.671     ;
; -10.687 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[15][3]  ; CLK          ; CLK         ; 1.000        ; 0.010      ; 11.698     ;
; -10.685 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[20][6]  ; CLK          ; CLK         ; 1.000        ; 0.045      ; 11.731     ;
; -10.684 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[12][12] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 11.649     ;
; -10.684 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[31][2]  ; CLK          ; CLK         ; 1.000        ; 0.005      ; 11.690     ;
; -10.681 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[20][9]  ; CLK          ; CLK         ; 1.000        ; 0.045      ; 11.727     ;
; -10.678 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[31][12] ; CLK          ; CLK         ; 1.000        ; -0.032     ; 11.647     ;
; -10.672 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[11][11] ; CLK          ; CLK         ; 1.000        ; 0.026      ; 11.699     ;
; -10.661 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[16][12] ; CLK          ; CLK         ; 1.000        ; 0.011      ; 11.673     ;
; -10.661 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[0][4]   ; CLK          ; CLK         ; 1.000        ; 0.057      ; 11.719     ;
; -10.657 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[27][9]  ; CLK          ; CLK         ; 1.000        ; -0.028     ; 11.630     ;
; -10.654 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[27][10] ; CLK          ; CLK         ; 1.000        ; -0.026     ; 11.629     ;
; -10.652 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[11][5]  ; CLK          ; CLK         ; 1.000        ; 0.007      ; 11.660     ;
; -10.649 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[27][8]  ; CLK          ; CLK         ; 1.000        ; -0.026     ; 11.624     ;
; -10.647 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[11][8]  ; CLK          ; CLK         ; 1.000        ; 0.020      ; 11.668     ;
; -10.644 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[3][12]  ; CLK          ; CLK         ; 1.000        ; 0.017      ; 11.662     ;
; -10.642 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[11][12] ; CLK          ; CLK         ; 1.000        ; 0.007      ; 11.650     ;
; -10.637 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[4][12]  ; CLK          ; CLK         ; 1.000        ; 0.008      ; 11.646     ;
; -10.633 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[4][9]   ; CLK          ; CLK         ; 1.000        ; -0.004     ; 11.630     ;
; -10.624 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[3][10]  ; CLK          ; CLK         ; 1.000        ; -0.029     ; 11.596     ;
; -10.624 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[4][8]   ; CLK          ; CLK         ; 1.000        ; 0.008      ; 11.633     ;
; -10.619 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[16][10] ; CLK          ; CLK         ; 1.000        ; 0.009      ; 11.629     ;
; -10.617 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[16][9]  ; CLK          ; CLK         ; 1.000        ; 0.011      ; 11.629     ;
; -10.615 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[16][8]  ; CLK          ; CLK         ; 1.000        ; 0.009      ; 11.625     ;
; -10.614 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[7][5]   ; CLK          ; CLK         ; 1.000        ; 0.004      ; 11.619     ;
; -10.613 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[20][10] ; CLK          ; CLK         ; 1.000        ; 0.045      ; 11.659     ;
; -10.608 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[20][12] ; CLK          ; CLK         ; 1.000        ; 0.057      ; 11.666     ;
; -10.607 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[3][13]  ; CLK          ; CLK         ; 1.000        ; 0.020      ; 11.628     ;
+---------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_div:clk_div|cnt[11]'                                                                                                            ;
+--------+------------------------------+------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; -0.026 ; hex_display:hex_display|i[0] ; hex_display:hex_display|i[1] ; clk_div:clk_div|cnt[11] ; clk_div:clk_div|cnt[11] ; 1.000        ; -0.080     ; 0.947      ;
; 0.063  ; hex_display:hex_display|i[0] ; hex_display:hex_display|i[0] ; clk_div:clk_div|cnt[11] ; clk_div:clk_div|cnt[11] ; 1.000        ; -0.080     ; 0.858      ;
; 0.063  ; hex_display:hex_display|i[1] ; hex_display:hex_display|i[1] ; clk_div:clk_div|cnt[11] ; clk_div:clk_div|cnt[11] ; 1.000        ; -0.080     ; 0.858      ;
+--------+------------------------------+------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK'                                                                                                                                                         ;
+-------+-------------------------------------------------+------------------------------------------------+-------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                        ; Launch Clock            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+------------------------------------------------+-------------------------+-------------+--------------+------------+------------+
; 0.446 ; clk_div:clk_div|cnt[0]                          ; clk_div:clk_div|cnt[0]                         ; CLK                     ; CLK         ; 0.000        ; 0.100      ; 0.758      ;
; 0.737 ; clk_div:clk_div|cnt[6]                          ; clk_div:clk_div|cnt[6]                         ; CLK                     ; CLK         ; 0.000        ; 0.081      ; 1.030      ;
; 0.737 ; clk_div:clk_div|cnt[2]                          ; clk_div:clk_div|cnt[2]                         ; CLK                     ; CLK         ; 0.000        ; 0.081      ; 1.030      ;
; 0.738 ; clk_div:clk_div|cnt[4]                          ; clk_div:clk_div|cnt[4]                         ; CLK                     ; CLK         ; 0.000        ; 0.081      ; 1.031      ;
; 0.739 ; clk_div:clk_div|cnt[10]                         ; clk_div:clk_div|cnt[10]                        ; CLK                     ; CLK         ; 0.000        ; 0.081      ; 1.032      ;
; 0.739 ; clk_div:clk_div|cnt[8]                          ; clk_div:clk_div|cnt[8]                         ; CLK                     ; CLK         ; 0.000        ; 0.081      ; 1.032      ;
; 0.739 ; clk_div:clk_div|cnt[5]                          ; clk_div:clk_div|cnt[5]                         ; CLK                     ; CLK         ; 0.000        ; 0.081      ; 1.032      ;
; 0.739 ; clk_div:clk_div|cnt[3]                          ; clk_div:clk_div|cnt[3]                         ; CLK                     ; CLK         ; 0.000        ; 0.081      ; 1.032      ;
; 0.741 ; clk_div:clk_div|cnt[9]                          ; clk_div:clk_div|cnt[9]                         ; CLK                     ; CLK         ; 0.000        ; 0.081      ; 1.034      ;
; 0.741 ; clk_div:clk_div|cnt[7]                          ; clk_div:clk_div|cnt[7]                         ; CLK                     ; CLK         ; 0.000        ; 0.081      ; 1.034      ;
; 0.757 ; clk_div:clk_div|cnt[1]                          ; clk_div:clk_div|cnt[1]                         ; CLK                     ; CLK         ; 0.000        ; 0.081      ; 1.050      ;
; 1.091 ; clk_div:clk_div|cnt[2]                          ; clk_div:clk_div|cnt[3]                         ; CLK                     ; CLK         ; 0.000        ; 0.081      ; 1.384      ;
; 1.092 ; clk_div:clk_div|cnt[4]                          ; clk_div:clk_div|cnt[5]                         ; CLK                     ; CLK         ; 0.000        ; 0.081      ; 1.385      ;
; 1.092 ; clk_div:clk_div|cnt[6]                          ; clk_div:clk_div|cnt[7]                         ; CLK                     ; CLK         ; 0.000        ; 0.081      ; 1.385      ;
; 1.093 ; clk_div:clk_div|cnt[10]                         ; clk_div:clk_div|cnt[11]                        ; CLK                     ; CLK         ; 0.000        ; 0.081      ; 1.386      ;
; 1.093 ; clk_div:clk_div|cnt[8]                          ; clk_div:clk_div|cnt[9]                         ; CLK                     ; CLK         ; 0.000        ; 0.081      ; 1.386      ;
; 1.100 ; clk_div:clk_div|cnt[5]                          ; clk_div:clk_div|cnt[6]                         ; CLK                     ; CLK         ; 0.000        ; 0.081      ; 1.393      ;
; 1.100 ; clk_div:clk_div|cnt[1]                          ; clk_div:clk_div|cnt[2]                         ; CLK                     ; CLK         ; 0.000        ; 0.081      ; 1.393      ;
; 1.100 ; clk_div:clk_div|cnt[3]                          ; clk_div:clk_div|cnt[4]                         ; CLK                     ; CLK         ; 0.000        ; 0.081      ; 1.393      ;
; 1.102 ; clk_div:clk_div|cnt[9]                          ; clk_div:clk_div|cnt[10]                        ; CLK                     ; CLK         ; 0.000        ; 0.081      ; 1.395      ;
; 1.102 ; clk_div:clk_div|cnt[7]                          ; clk_div:clk_div|cnt[8]                         ; CLK                     ; CLK         ; 0.000        ; 0.081      ; 1.395      ;
; 1.109 ; clk_div:clk_div|cnt[1]                          ; clk_div:clk_div|cnt[3]                         ; CLK                     ; CLK         ; 0.000        ; 0.081      ; 1.402      ;
; 1.109 ; clk_div:clk_div|cnt[3]                          ; clk_div:clk_div|cnt[5]                         ; CLK                     ; CLK         ; 0.000        ; 0.081      ; 1.402      ;
; 1.109 ; clk_div:clk_div|cnt[5]                          ; clk_div:clk_div|cnt[7]                         ; CLK                     ; CLK         ; 0.000        ; 0.081      ; 1.402      ;
; 1.111 ; clk_div:clk_div|cnt[9]                          ; clk_div:clk_div|cnt[11]                        ; CLK                     ; CLK         ; 0.000        ; 0.081      ; 1.404      ;
; 1.111 ; clk_div:clk_div|cnt[7]                          ; clk_div:clk_div|cnt[9]                         ; CLK                     ; CLK         ; 0.000        ; 0.081      ; 1.404      ;
; 1.167 ; clk_div:clk_div|cnt[11]                         ; clk_div:clk_div|cnt[11]                        ; clk_div:clk_div|cnt[11] ; CLK         ; 0.000        ; 2.607      ; 4.277      ;
; 1.222 ; clk_div:clk_div|cnt[2]                          ; clk_div:clk_div|cnt[4]                         ; CLK                     ; CLK         ; 0.000        ; 0.081      ; 1.515      ;
; 1.223 ; clk_div:clk_div|cnt[4]                          ; clk_div:clk_div|cnt[6]                         ; CLK                     ; CLK         ; 0.000        ; 0.081      ; 1.516      ;
; 1.223 ; clk_div:clk_div|cnt[6]                          ; clk_div:clk_div|cnt[8]                         ; CLK                     ; CLK         ; 0.000        ; 0.081      ; 1.516      ;
; 1.224 ; clk_div:clk_div|cnt[8]                          ; clk_div:clk_div|cnt[10]                        ; CLK                     ; CLK         ; 0.000        ; 0.081      ; 1.517      ;
; 1.231 ; clk_div:clk_div|cnt[2]                          ; clk_div:clk_div|cnt[5]                         ; CLK                     ; CLK         ; 0.000        ; 0.081      ; 1.524      ;
; 1.232 ; clk_div:clk_div|cnt[4]                          ; clk_div:clk_div|cnt[7]                         ; CLK                     ; CLK         ; 0.000        ; 0.081      ; 1.525      ;
; 1.232 ; clk_div:clk_div|cnt[6]                          ; clk_div:clk_div|cnt[9]                         ; CLK                     ; CLK         ; 0.000        ; 0.081      ; 1.525      ;
; 1.233 ; clk_div:clk_div|cnt[8]                          ; clk_div:clk_div|cnt[11]                        ; CLK                     ; CLK         ; 0.000        ; 0.081      ; 1.526      ;
; 1.234 ; clk_div:clk_div|cnt[0]                          ; clk_div:clk_div|cnt[1]                         ; CLK                     ; CLK         ; 0.000        ; -0.393     ; 1.053      ;
; 1.240 ; clk_div:clk_div|cnt[1]                          ; clk_div:clk_div|cnt[4]                         ; CLK                     ; CLK         ; 0.000        ; 0.081      ; 1.533      ;
; 1.240 ; clk_div:clk_div|cnt[3]                          ; clk_div:clk_div|cnt[6]                         ; CLK                     ; CLK         ; 0.000        ; 0.081      ; 1.533      ;
; 1.240 ; clk_div:clk_div|cnt[5]                          ; clk_div:clk_div|cnt[8]                         ; CLK                     ; CLK         ; 0.000        ; 0.081      ; 1.533      ;
; 1.242 ; clk_div:clk_div|cnt[7]                          ; clk_div:clk_div|cnt[10]                        ; CLK                     ; CLK         ; 0.000        ; 0.081      ; 1.535      ;
; 1.249 ; clk_div:clk_div|cnt[1]                          ; clk_div:clk_div|cnt[5]                         ; CLK                     ; CLK         ; 0.000        ; 0.081      ; 1.542      ;
; 1.249 ; clk_div:clk_div|cnt[3]                          ; clk_div:clk_div|cnt[7]                         ; CLK                     ; CLK         ; 0.000        ; 0.081      ; 1.542      ;
; 1.249 ; clk_div:clk_div|cnt[5]                          ; clk_div:clk_div|cnt[9]                         ; CLK                     ; CLK         ; 0.000        ; 0.081      ; 1.542      ;
; 1.251 ; clk_div:clk_div|cnt[7]                          ; clk_div:clk_div|cnt[11]                        ; CLK                     ; CLK         ; 0.000        ; 0.081      ; 1.544      ;
; 1.260 ; cpu_top:cpu_top|core:core|reg_file:rf|x[31][11] ; cpu_top:cpu_top|mem_ctrl:mem_ctrl|data_out[11] ; CLK                     ; CLK         ; 0.000        ; -0.349     ; 1.123      ;
; 1.261 ; cpu_top:cpu_top|core:core|reg_file:rf|x[31][7]  ; cpu_top:cpu_top|mem_ctrl:mem_ctrl|data_out[7]  ; CLK                     ; CLK         ; 0.000        ; -0.349     ; 1.124      ;
; 1.269 ; cpu_top:cpu_top|core:core|reg_file:rf|x[27][5]  ; cpu_top:cpu_top|mem_ctrl:mem_ctrl|data_out[5]  ; CLK                     ; CLK         ; 0.000        ; -0.357     ; 1.124      ;
; 1.362 ; clk_div:clk_div|cnt[2]                          ; clk_div:clk_div|cnt[6]                         ; CLK                     ; CLK         ; 0.000        ; 0.081      ; 1.655      ;
; 1.363 ; clk_div:clk_div|cnt[4]                          ; clk_div:clk_div|cnt[8]                         ; CLK                     ; CLK         ; 0.000        ; 0.081      ; 1.656      ;
; 1.363 ; clk_div:clk_div|cnt[6]                          ; clk_div:clk_div|cnt[10]                        ; CLK                     ; CLK         ; 0.000        ; 0.081      ; 1.656      ;
; 1.363 ; clk_div:clk_div|cnt[11]                         ; clk_div:clk_div|cnt[11]                        ; clk_div:clk_div|cnt[11] ; CLK         ; -0.500       ; 2.607      ; 3.973      ;
; 1.371 ; clk_div:clk_div|cnt[2]                          ; clk_div:clk_div|cnt[7]                         ; CLK                     ; CLK         ; 0.000        ; 0.081      ; 1.664      ;
; 1.372 ; clk_div:clk_div|cnt[4]                          ; clk_div:clk_div|cnt[9]                         ; CLK                     ; CLK         ; 0.000        ; 0.081      ; 1.665      ;
; 1.372 ; clk_div:clk_div|cnt[6]                          ; clk_div:clk_div|cnt[11]                        ; CLK                     ; CLK         ; 0.000        ; 0.081      ; 1.665      ;
; 1.380 ; clk_div:clk_div|cnt[1]                          ; clk_div:clk_div|cnt[6]                         ; CLK                     ; CLK         ; 0.000        ; 0.081      ; 1.673      ;
; 1.380 ; clk_div:clk_div|cnt[3]                          ; clk_div:clk_div|cnt[8]                         ; CLK                     ; CLK         ; 0.000        ; 0.081      ; 1.673      ;
; 1.380 ; clk_div:clk_div|cnt[5]                          ; clk_div:clk_div|cnt[10]                        ; CLK                     ; CLK         ; 0.000        ; 0.081      ; 1.673      ;
; 1.389 ; clk_div:clk_div|cnt[1]                          ; clk_div:clk_div|cnt[7]                         ; CLK                     ; CLK         ; 0.000        ; 0.081      ; 1.682      ;
; 1.389 ; clk_div:clk_div|cnt[3]                          ; clk_div:clk_div|cnt[9]                         ; CLK                     ; CLK         ; 0.000        ; 0.081      ; 1.682      ;
; 1.389 ; clk_div:clk_div|cnt[5]                          ; clk_div:clk_div|cnt[11]                        ; CLK                     ; CLK         ; 0.000        ; 0.081      ; 1.682      ;
; 1.430 ; cpu_top:cpu_top|core:core|reg_file:rf|x[3][13]  ; cpu_top:cpu_top|core:core|reg_file:rf|x[8][13] ; CLK                     ; CLK         ; 0.000        ; 0.060      ; 1.702      ;
; 1.446 ; cpu_top:cpu_top|core:core|reg_file:rf|x[27][6]  ; cpu_top:cpu_top|mem_ctrl:mem_ctrl|data_out[6]  ; CLK                     ; CLK         ; 0.000        ; -0.357     ; 1.301      ;
; 1.453 ; cpu_top:cpu_top|core:core|pc[31]                ; cpu_top:cpu_top|core:core|pc[31]               ; CLK                     ; CLK         ; 0.000        ; 0.081      ; 1.746      ;
; 1.462 ; cpu_top:cpu_top|core:core|reg_file:rf|x[31][6]  ; cpu_top:cpu_top|mem_ctrl:mem_ctrl|data_out[6]  ; CLK                     ; CLK         ; 0.000        ; -0.399     ; 1.275      ;
; 1.481 ; cpu_top:cpu_top|core:core|reg_file:rf|x[31][14] ; cpu_top:cpu_top|mem_ctrl:mem_ctrl|data_out[14] ; CLK                     ; CLK         ; 0.000        ; -0.399     ; 1.294      ;
; 1.498 ; cpu_top:cpu_top|core:core|reg_file:rf|x[20][1]  ; cpu_top:cpu_top|mem_ctrl:mem_ctrl|data_out[1]  ; CLK                     ; CLK         ; 0.000        ; -0.439     ; 1.271      ;
; 1.502 ; clk_div:clk_div|cnt[2]                          ; clk_div:clk_div|cnt[8]                         ; CLK                     ; CLK         ; 0.000        ; 0.081      ; 1.795      ;
; 1.503 ; clk_div:clk_div|cnt[4]                          ; clk_div:clk_div|cnt[10]                        ; CLK                     ; CLK         ; 0.000        ; 0.081      ; 1.796      ;
; 1.511 ; clk_div:clk_div|cnt[2]                          ; clk_div:clk_div|cnt[9]                         ; CLK                     ; CLK         ; 0.000        ; 0.081      ; 1.804      ;
; 1.512 ; clk_div:clk_div|cnt[4]                          ; clk_div:clk_div|cnt[11]                        ; CLK                     ; CLK         ; 0.000        ; 0.081      ; 1.805      ;
; 1.520 ; clk_div:clk_div|cnt[1]                          ; clk_div:clk_div|cnt[8]                         ; CLK                     ; CLK         ; 0.000        ; 0.081      ; 1.813      ;
; 1.520 ; clk_div:clk_div|cnt[3]                          ; clk_div:clk_div|cnt[10]                        ; CLK                     ; CLK         ; 0.000        ; 0.081      ; 1.813      ;
; 1.529 ; clk_div:clk_div|cnt[1]                          ; clk_div:clk_div|cnt[9]                         ; CLK                     ; CLK         ; 0.000        ; 0.081      ; 1.822      ;
; 1.529 ; clk_div:clk_div|cnt[3]                          ; clk_div:clk_div|cnt[11]                        ; CLK                     ; CLK         ; 0.000        ; 0.081      ; 1.822      ;
; 1.538 ; cpu_top:cpu_top|core:core|pc[30]                ; cpu_top:cpu_top|core:core|pc[30]               ; CLK                     ; CLK         ; 0.000        ; 0.081      ; 1.831      ;
; 1.541 ; cpu_top:cpu_top|core:core|pc[9]                 ; cpu_top:cpu_top|core:core|pc[9]                ; CLK                     ; CLK         ; 0.000        ; 0.081      ; 1.834      ;
; 1.541 ; cpu_top:cpu_top|core:core|pc[24]                ; cpu_top:cpu_top|core:core|pc[24]               ; CLK                     ; CLK         ; 0.000        ; 0.081      ; 1.834      ;
; 1.546 ; cpu_top:cpu_top|core:core|pc[14]                ; cpu_top:cpu_top|core:core|pc[14]               ; CLK                     ; CLK         ; 0.000        ; 0.081      ; 1.839      ;
; 1.551 ; cpu_top:cpu_top|core:core|pc[25]                ; cpu_top:cpu_top|core:core|pc[25]               ; CLK                     ; CLK         ; 0.000        ; 0.081      ; 1.844      ;
; 1.564 ; cpu_top:cpu_top|core:core|pc[27]                ; cpu_top:cpu_top|core:core|pc[27]               ; CLK                     ; CLK         ; 0.000        ; 0.081      ; 1.857      ;
; 1.565 ; cpu_top:cpu_top|core:core|pc[18]                ; cpu_top:cpu_top|core:core|pc[18]               ; CLK                     ; CLK         ; 0.000        ; 0.081      ; 1.858      ;
; 1.566 ; cpu_top:cpu_top|core:core|pc[19]                ; cpu_top:cpu_top|core:core|pc[19]               ; CLK                     ; CLK         ; 0.000        ; 0.081      ; 1.859      ;
; 1.567 ; cpu_top:cpu_top|core:core|pc[17]                ; cpu_top:cpu_top|core:core|pc[17]               ; CLK                     ; CLK         ; 0.000        ; 0.081      ; 1.860      ;
; 1.570 ; cpu_top:cpu_top|core:core|pc[8]                 ; cpu_top:cpu_top|core:core|pc[8]                ; CLK                     ; CLK         ; 0.000        ; 0.081      ; 1.863      ;
; 1.576 ; clk_div:clk_div|cnt[0]                          ; clk_div:clk_div|cnt[2]                         ; CLK                     ; CLK         ; 0.000        ; -0.393     ; 1.395      ;
; 1.581 ; cpu_top:cpu_top|core:core|pc[11]                ; cpu_top:cpu_top|core:core|pc[11]               ; CLK                     ; CLK         ; 0.000        ; 0.081      ; 1.874      ;
; 1.585 ; clk_div:clk_div|cnt[0]                          ; clk_div:clk_div|cnt[3]                         ; CLK                     ; CLK         ; 0.000        ; -0.393     ; 1.404      ;
; 1.594 ; cpu_top:cpu_top|rom:rom|q[18]                   ; cpu_top:cpu_top|core:core|reg_file:rf|x[8][13] ; CLK                     ; CLK         ; 0.000        ; 0.558      ; 2.364      ;
; 1.603 ; cpu_top:cpu_top|core:core|pc[28]                ; cpu_top:cpu_top|core:core|pc[28]               ; CLK                     ; CLK         ; 0.000        ; 0.081      ; 1.896      ;
; 1.605 ; cpu_top:cpu_top|core:core|pc[12]                ; cpu_top:cpu_top|core:core|pc[12]               ; CLK                     ; CLK         ; 0.000        ; 0.081      ; 1.898      ;
; 1.642 ; clk_div:clk_div|cnt[2]                          ; clk_div:clk_div|cnt[10]                        ; CLK                     ; CLK         ; 0.000        ; 0.081      ; 1.935      ;
; 1.651 ; clk_div:clk_div|cnt[2]                          ; clk_div:clk_div|cnt[11]                        ; CLK                     ; CLK         ; 0.000        ; 0.081      ; 1.944      ;
; 1.656 ; cpu_top:cpu_top|core:core|pc[10]                ; cpu_top:cpu_top|core:core|pc[10]               ; CLK                     ; CLK         ; 0.000        ; 0.081      ; 1.949      ;
; 1.660 ; clk_div:clk_div|cnt[1]                          ; clk_div:clk_div|cnt[10]                        ; CLK                     ; CLK         ; 0.000        ; 0.081      ; 1.953      ;
; 1.668 ; cpu_top:cpu_top|rom:rom|q[18]                   ; cpu_top:cpu_top|mem_ctrl:mem_ctrl|data_out[0]  ; CLK                     ; CLK         ; 0.000        ; 0.084      ; 1.964      ;
; 1.669 ; cpu_top:cpu_top|core:core|reg_file:rf|x[31][2]  ; cpu_top:cpu_top|mem_ctrl:mem_ctrl|data_out[2]  ; CLK                     ; CLK         ; 0.000        ; -0.399     ; 1.482      ;
; 1.669 ; clk_div:clk_div|cnt[1]                          ; clk_div:clk_div|cnt[11]                        ; CLK                     ; CLK         ; 0.000        ; 0.081      ; 1.962      ;
; 1.672 ; cpu_top:cpu_top|core:core|pc[5]                 ; cpu_top:cpu_top|core:core|pc[5]                ; CLK                     ; CLK         ; 0.000        ; 0.081      ; 1.965      ;
; 1.684 ; cpu_top:cpu_top|rom:rom|q[24]                   ; cpu_top:cpu_top|mem_ctrl:mem_ctrl|data_out[11] ; CLK                     ; CLK         ; 0.000        ; 0.085      ; 1.981      ;
; 1.685 ; cpu_top:cpu_top|core:core|pc[26]                ; cpu_top:cpu_top|core:core|pc[26]               ; CLK                     ; CLK         ; 0.000        ; 0.081      ; 1.978      ;
+-------+-------------------------------------------------+------------------------------------------------+-------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_div:clk_div|cnt[11]'                                                                                                            ;
+-------+------------------------------+------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 0.454 ; hex_display:hex_display|i[1] ; hex_display:hex_display|i[1] ; clk_div:clk_div|cnt[11] ; clk_div:clk_div|cnt[11] ; 0.000        ; 0.080      ; 0.746      ;
; 0.466 ; hex_display:hex_display|i[0] ; hex_display:hex_display|i[0] ; clk_div:clk_div|cnt[11] ; clk_div:clk_div|cnt[11] ; 0.000        ; 0.080      ; 0.758      ;
; 0.535 ; hex_display:hex_display|i[0] ; hex_display:hex_display|i[1] ; clk_div:clk_div|cnt[11] ; clk_div:clk_div|cnt[11] ; 0.000        ; 0.080      ; 0.827      ;
+-------+------------------------------+------------------------------+-------------------------+-------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                        ;
+-------------+-----------------+-------------------------+------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name              ; Note                                           ;
+-------------+-----------------+-------------------------+------------------------------------------------+
; 86.12 MHz   ; 86.12 MHz       ; CLK                     ;                                                ;
; 1075.27 MHz ; 402.09 MHz      ; clk_div:clk_div|cnt[11] ; limit due to minimum period restriction (tmin) ;
+-------------+-----------------+-------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                ;
+-------------------------+---------+---------------+
; Clock                   ; Slack   ; End Point TNS ;
+-------------------------+---------+---------------+
; CLK                     ; -10.612 ; -2116.867     ;
; clk_div:clk_div|cnt[11] ; 0.070   ; 0.000         ;
+-------------------------+---------+---------------+


+-------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary               ;
+-------------------------+-------+---------------+
; Clock                   ; Slack ; End Point TNS ;
+-------------------------+-------+---------------+
; CLK                     ; 0.398 ; 0.000         ;
; clk_div:clk_div|cnt[11] ; 0.403 ; 0.000         ;
+-------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; CLK                     ; -3.201 ; -391.334      ;
; clk_div:clk_div|cnt[11] ; -1.487 ; -2.974        ;
+-------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                                             ;
+---------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                   ; To Node                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -10.612 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[31][14] ; CLK          ; CLK         ; 1.000        ; 0.029      ; 11.643     ;
; -10.466 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[7][15]  ; CLK          ; CLK         ; 1.000        ; 0.037      ; 11.505     ;
; -10.448 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[27][15] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 11.447     ;
; -10.444 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[31][15] ; CLK          ; CLK         ; 1.000        ; 0.029      ; 11.475     ;
; -10.434 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[20][14] ; CLK          ; CLK         ; 1.000        ; 0.071      ; 11.507     ;
; -10.426 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[0][15]  ; CLK          ; CLK         ; 1.000        ; 0.079      ; 11.507     ;
; -10.410 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[16][15] ; CLK          ; CLK         ; 1.000        ; 0.033      ; 11.445     ;
; -10.372 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[27][5]  ; CLK          ; CLK         ; 1.000        ; -0.011     ; 11.363     ;
; -10.363 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[7][14]  ; CLK          ; CLK         ; 1.000        ; 0.025      ; 11.390     ;
; -10.359 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[27][14] ; CLK          ; CLK         ; 1.000        ; -0.006     ; 11.355     ;
; -10.353 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[4][11]  ; CLK          ; CLK         ; 1.000        ; -0.012     ; 11.343     ;
; -10.322 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[0][14]  ; CLK          ; CLK         ; 1.000        ; 0.067      ; 11.391     ;
; -10.322 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[3][5]   ; CLK          ; CLK         ; 1.000        ; 0.023      ; 11.347     ;
; -10.316 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[16][14] ; CLK          ; CLK         ; 1.000        ; 0.036      ; 11.354     ;
; -10.306 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[20][15] ; CLK          ; CLK         ; 1.000        ; 0.071      ; 11.379     ;
; -10.303 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[27][13] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 11.302     ;
; -10.297 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[12][14] ; CLK          ; CLK         ; 1.000        ; -0.014     ; 11.285     ;
; -10.296 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[31][13] ; CLK          ; CLK         ; 1.000        ; -0.011     ; 11.287     ;
; -10.292 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[20][5]  ; CLK          ; CLK         ; 1.000        ; 0.071      ; 11.365     ;
; -10.280 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[7][10]  ; CLK          ; CLK         ; 1.000        ; 0.025      ; 11.307     ;
; -10.267 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[16][13] ; CLK          ; CLK         ; 1.000        ; 0.033      ; 11.302     ;
; -10.265 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[0][11]  ; CLK          ; CLK         ; 1.000        ; 0.067      ; 11.334     ;
; -10.255 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[4][13]  ; CLK          ; CLK         ; 1.000        ; 0.030      ; 11.287     ;
; -10.251 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[0][12]  ; CLK          ; CLK         ; 1.000        ; 0.067      ; 11.320     ;
; -10.250 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[11][14] ; CLK          ; CLK         ; 1.000        ; 0.032      ; 11.284     ;
; -10.250 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[0][5]   ; CLK          ; CLK         ; 1.000        ; 0.065      ; 11.317     ;
; -10.234 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[0][10]  ; CLK          ; CLK         ; 1.000        ; 0.067      ; 11.303     ;
; -10.232 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[12][13] ; CLK          ; CLK         ; 1.000        ; 0.013      ; 11.247     ;
; -10.213 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[12][9]  ; CLK          ; CLK         ; 1.000        ; -0.014     ; 11.201     ;
; -10.212 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[3][14]  ; CLK          ; CLK         ; 1.000        ; -0.007     ; 11.207     ;
; -10.196 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[12][15] ; CLK          ; CLK         ; 1.000        ; 0.001      ; 11.199     ;
; -10.190 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[7][13]  ; CLK          ; CLK         ; 1.000        ; 0.028      ; 11.220     ;
; -10.167 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[11][9]  ; CLK          ; CLK         ; 1.000        ; 0.032      ; 11.201     ;
; -10.157 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[15][14] ; CLK          ; CLK         ; 1.000        ; 0.018      ; 11.177     ;
; -10.154 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[11][15] ; CLK          ; CLK         ; 1.000        ; 0.042      ; 11.198     ;
; -10.134 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[3][3]   ; CLK          ; CLK         ; 1.000        ; -0.007     ; 11.129     ;
; -10.121 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[12][4]  ; CLK          ; CLK         ; 1.000        ; 0.001      ; 11.124     ;
; -10.117 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[0][13]  ; CLK          ; CLK         ; 1.000        ; 0.067      ; 11.186     ;
; -10.105 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[4][15]  ; CLK          ; CLK         ; 1.000        ; -0.005     ; 11.102     ;
; -10.105 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[16][6]  ; CLK          ; CLK         ; 1.000        ; 0.033      ; 11.140     ;
; -10.096 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[12][6]  ; CLK          ; CLK         ; 1.000        ; -0.014     ; 11.084     ;
; -10.081 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[11][4]  ; CLK          ; CLK         ; 1.000        ; 0.042      ; 11.125     ;
; -10.074 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[0][3]   ; CLK          ; CLK         ; 1.000        ; 0.067      ; 11.143     ;
; -10.064 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[31][3]  ; CLK          ; CLK         ; 1.000        ; 0.029      ; 11.095     ;
; -10.053 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[31][6]  ; CLK          ; CLK         ; 1.000        ; 0.029      ; 11.084     ;
; -10.052 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[20][3]  ; CLK          ; CLK         ; 1.000        ; 0.071      ; 11.125     ;
; -10.045 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[3][11]  ; CLK          ; CLK         ; 1.000        ; -0.007     ; 11.040     ;
; -10.045 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[11][6]  ; CLK          ; CLK         ; 1.000        ; 0.032      ; 11.079     ;
; -10.043 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[7][6]   ; CLK          ; CLK         ; 1.000        ; 0.025      ; 11.070     ;
; -10.041 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[15][15] ; CLK          ; CLK         ; 1.000        ; 0.031      ; 11.074     ;
; -10.029 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[15][13] ; CLK          ; CLK         ; 1.000        ; 0.031      ; 11.062     ;
; -10.028 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[31][11] ; CLK          ; CLK         ; 1.000        ; -0.019     ; 11.011     ;
; -10.021 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[16][5]  ; CLK          ; CLK         ; 1.000        ; 0.033      ; 11.056     ;
; -10.017 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[11][13] ; CLK          ; CLK         ; 1.000        ; 0.055      ; 11.074     ;
; -10.005 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[20][11] ; CLK          ; CLK         ; 1.000        ; 0.035      ; 11.042     ;
; -10.001 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[0][6]   ; CLK          ; CLK         ; 1.000        ; 0.067      ; 11.070     ;
; -9.997  ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[27][11] ; CLK          ; CLK         ; 1.000        ; -0.006     ; 10.993     ;
; -9.996  ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[7][4]   ; CLK          ; CLK         ; 1.000        ; 0.037      ; 11.035     ;
; -9.985  ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[0][9]   ; CLK          ; CLK         ; 1.000        ; 0.067      ; 11.054     ;
; -9.985  ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[31][9]  ; CLK          ; CLK         ; 1.000        ; 0.029      ; 11.016     ;
; -9.983  ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[7][3]   ; CLK          ; CLK         ; 1.000        ; 0.025      ; 11.010     ;
; -9.979  ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[20][6]  ; CLK          ; CLK         ; 1.000        ; 0.071      ; 11.052     ;
; -9.975  ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[12][11] ; CLK          ; CLK         ; 1.000        ; 0.013      ; 10.990     ;
; -9.975  ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[15][3]  ; CLK          ; CLK         ; 1.000        ; 0.035      ; 11.012     ;
; -9.968  ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[12][5]  ; CLK          ; CLK         ; 1.000        ; -0.014     ; 10.956     ;
; -9.964  ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[20][13] ; CLK          ; CLK         ; 1.000        ; 0.045      ; 11.011     ;
; -9.962  ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[31][8]  ; CLK          ; CLK         ; 1.000        ; -0.011     ; 10.953     ;
; -9.954  ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[0][4]   ; CLK          ; CLK         ; 1.000        ; 0.079      ; 11.035     ;
; -9.953  ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[16][11] ; CLK          ; CLK         ; 1.000        ; 0.036      ; 10.991     ;
; -9.951  ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[12][8]  ; CLK          ; CLK         ; 1.000        ; 0.001      ; 10.954     ;
; -9.942  ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[20][9]  ; CLK          ; CLK         ; 1.000        ; 0.071      ; 11.015     ;
; -9.935  ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[31][10] ; CLK          ; CLK         ; 1.000        ; 0.029      ; 10.966     ;
; -9.926  ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[27][12] ; CLK          ; CLK         ; 1.000        ; -0.006     ; 10.922     ;
; -9.923  ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[11][5]  ; CLK          ; CLK         ; 1.000        ; 0.032      ; 10.957     ;
; -9.921  ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[27][2]  ; CLK          ; CLK         ; 1.000        ; -0.003     ; 10.920     ;
; -9.912  ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[12][12] ; CLK          ; CLK         ; 1.000        ; -0.014     ; 10.900     ;
; -9.910  ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[7][2]   ; CLK          ; CLK         ; 1.000        ; 0.025      ; 10.937     ;
; -9.907  ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[11][8]  ; CLK          ; CLK         ; 1.000        ; 0.042      ; 10.951     ;
; -9.905  ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[27][8]  ; CLK          ; CLK         ; 1.000        ; -0.003     ; 10.904     ;
; -9.903  ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[31][12] ; CLK          ; CLK         ; 1.000        ; -0.011     ; 10.894     ;
; -9.903  ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[11][11] ; CLK          ; CLK         ; 1.000        ; 0.055      ; 10.960     ;
; -9.900  ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[27][9]  ; CLK          ; CLK         ; 1.000        ; -0.006     ; 10.896     ;
; -9.894  ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[7][5]   ; CLK          ; CLK         ; 1.000        ; 0.025      ; 10.921     ;
; -9.891  ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[4][8]   ; CLK          ; CLK         ; 1.000        ; 0.030      ; 10.923     ;
; -9.889  ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[27][10] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 10.888     ;
; -9.883  ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[16][12] ; CLK          ; CLK         ; 1.000        ; 0.036      ; 10.921     ;
; -9.882  ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[4][9]   ; CLK          ; CLK         ; 1.000        ; 0.020      ; 10.904     ;
; -9.882  ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[16][2]  ; CLK          ; CLK         ; 1.000        ; 0.033      ; 10.917     ;
; -9.878  ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[3][10]  ; CLK          ; CLK         ; 1.000        ; -0.007     ; 10.873     ;
; -9.877  ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[31][2]  ; CLK          ; CLK         ; 1.000        ; 0.029      ; 10.908     ;
; -9.871  ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[3][12]  ; CLK          ; CLK         ; 1.000        ; 0.037      ; 10.910     ;
; -9.871  ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[16][8]  ; CLK          ; CLK         ; 1.000        ; 0.033      ; 10.906     ;
; -9.868  ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[0][2]   ; CLK          ; CLK         ; 1.000        ; 0.067      ; 10.937     ;
; -9.867  ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[11][12] ; CLK          ; CLK         ; 1.000        ; 0.032      ; 10.901     ;
; -9.861  ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[4][12]  ; CLK          ; CLK         ; 1.000        ; 0.030      ; 10.893     ;
; -9.860  ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[20][10] ; CLK          ; CLK         ; 1.000        ; 0.071      ; 10.933     ;
; -9.858  ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[16][9]  ; CLK          ; CLK         ; 1.000        ; 0.036      ; 10.896     ;
; -9.853  ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[16][10] ; CLK          ; CLK         ; 1.000        ; 0.033      ; 10.888     ;
; -9.839  ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[12][10] ; CLK          ; CLK         ; 1.000        ; 0.013      ; 10.854     ;
; -9.832  ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[20][12] ; CLK          ; CLK         ; 1.000        ; 0.079      ; 10.913     ;
+---------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_div:clk_div|cnt[11]'                                                                                                            ;
+-------+------------------------------+------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 0.070 ; hex_display:hex_display|i[0] ; hex_display:hex_display|i[1] ; clk_div:clk_div|cnt[11] ; clk_div:clk_div|cnt[11] ; 1.000        ; -0.071     ; 0.861      ;
; 0.161 ; hex_display:hex_display|i[0] ; hex_display:hex_display|i[0] ; clk_div:clk_div|cnt[11] ; clk_div:clk_div|cnt[11] ; 1.000        ; -0.071     ; 0.770      ;
; 0.161 ; hex_display:hex_display|i[1] ; hex_display:hex_display|i[1] ; clk_div:clk_div|cnt[11] ; clk_div:clk_div|cnt[11] ; 1.000        ; -0.071     ; 0.770      ;
+-------+------------------------------+------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK'                                                                                                                                                          ;
+-------+-------------------------------------------------+------------------------------------------------+-------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                        ; Launch Clock            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+------------------------------------------------+-------------------------+-------------+--------------+------------+------------+
; 0.398 ; clk_div:clk_div|cnt[0]                          ; clk_div:clk_div|cnt[0]                         ; CLK                     ; CLK         ; 0.000        ; 0.091      ; 0.684      ;
; 0.686 ; clk_div:clk_div|cnt[6]                          ; clk_div:clk_div|cnt[6]                         ; CLK                     ; CLK         ; 0.000        ; 0.072      ; 0.953      ;
; 0.687 ; clk_div:clk_div|cnt[5]                          ; clk_div:clk_div|cnt[5]                         ; CLK                     ; CLK         ; 0.000        ; 0.072      ; 0.954      ;
; 0.687 ; clk_div:clk_div|cnt[3]                          ; clk_div:clk_div|cnt[3]                         ; CLK                     ; CLK         ; 0.000        ; 0.072      ; 0.954      ;
; 0.687 ; clk_div:clk_div|cnt[2]                          ; clk_div:clk_div|cnt[2]                         ; CLK                     ; CLK         ; 0.000        ; 0.072      ; 0.954      ;
; 0.688 ; clk_div:clk_div|cnt[4]                          ; clk_div:clk_div|cnt[4]                         ; CLK                     ; CLK         ; 0.000        ; 0.072      ; 0.955      ;
; 0.689 ; clk_div:clk_div|cnt[10]                         ; clk_div:clk_div|cnt[10]                        ; CLK                     ; CLK         ; 0.000        ; 0.072      ; 0.956      ;
; 0.689 ; clk_div:clk_div|cnt[8]                          ; clk_div:clk_div|cnt[8]                         ; CLK                     ; CLK         ; 0.000        ; 0.072      ; 0.956      ;
; 0.692 ; clk_div:clk_div|cnt[9]                          ; clk_div:clk_div|cnt[9]                         ; CLK                     ; CLK         ; 0.000        ; 0.072      ; 0.959      ;
; 0.692 ; clk_div:clk_div|cnt[7]                          ; clk_div:clk_div|cnt[7]                         ; CLK                     ; CLK         ; 0.000        ; 0.072      ; 0.959      ;
; 0.708 ; clk_div:clk_div|cnt[1]                          ; clk_div:clk_div|cnt[1]                         ; CLK                     ; CLK         ; 0.000        ; 0.072      ; 0.975      ;
; 1.006 ; clk_div:clk_div|cnt[1]                          ; clk_div:clk_div|cnt[2]                         ; CLK                     ; CLK         ; 0.000        ; 0.072      ; 1.273      ;
; 1.006 ; clk_div:clk_div|cnt[5]                          ; clk_div:clk_div|cnt[6]                         ; CLK                     ; CLK         ; 0.000        ; 0.072      ; 1.273      ;
; 1.006 ; clk_div:clk_div|cnt[3]                          ; clk_div:clk_div|cnt[4]                         ; CLK                     ; CLK         ; 0.000        ; 0.072      ; 1.273      ;
; 1.008 ; clk_div:clk_div|cnt[6]                          ; clk_div:clk_div|cnt[7]                         ; CLK                     ; CLK         ; 0.000        ; 0.072      ; 1.275      ;
; 1.009 ; clk_div:clk_div|cnt[9]                          ; clk_div:clk_div|cnt[10]                        ; CLK                     ; CLK         ; 0.000        ; 0.072      ; 1.276      ;
; 1.009 ; clk_div:clk_div|cnt[7]                          ; clk_div:clk_div|cnt[8]                         ; CLK                     ; CLK         ; 0.000        ; 0.072      ; 1.276      ;
; 1.011 ; clk_div:clk_div|cnt[2]                          ; clk_div:clk_div|cnt[3]                         ; CLK                     ; CLK         ; 0.000        ; 0.072      ; 1.278      ;
; 1.012 ; clk_div:clk_div|cnt[4]                          ; clk_div:clk_div|cnt[5]                         ; CLK                     ; CLK         ; 0.000        ; 0.072      ; 1.279      ;
; 1.013 ; clk_div:clk_div|cnt[10]                         ; clk_div:clk_div|cnt[11]                        ; CLK                     ; CLK         ; 0.000        ; 0.072      ; 1.280      ;
; 1.013 ; clk_div:clk_div|cnt[8]                          ; clk_div:clk_div|cnt[9]                         ; CLK                     ; CLK         ; 0.000        ; 0.072      ; 1.280      ;
; 1.021 ; clk_div:clk_div|cnt[5]                          ; clk_div:clk_div|cnt[7]                         ; CLK                     ; CLK         ; 0.000        ; 0.072      ; 1.288      ;
; 1.021 ; clk_div:clk_div|cnt[3]                          ; clk_div:clk_div|cnt[5]                         ; CLK                     ; CLK         ; 0.000        ; 0.072      ; 1.288      ;
; 1.023 ; clk_div:clk_div|cnt[1]                          ; clk_div:clk_div|cnt[3]                         ; CLK                     ; CLK         ; 0.000        ; 0.072      ; 1.290      ;
; 1.026 ; clk_div:clk_div|cnt[9]                          ; clk_div:clk_div|cnt[11]                        ; CLK                     ; CLK         ; 0.000        ; 0.072      ; 1.293      ;
; 1.026 ; clk_div:clk_div|cnt[7]                          ; clk_div:clk_div|cnt[9]                         ; CLK                     ; CLK         ; 0.000        ; 0.072      ; 1.293      ;
; 1.100 ; clk_div:clk_div|cnt[6]                          ; clk_div:clk_div|cnt[8]                         ; CLK                     ; CLK         ; 0.000        ; 0.072      ; 1.367      ;
; 1.105 ; clk_div:clk_div|cnt[2]                          ; clk_div:clk_div|cnt[4]                         ; CLK                     ; CLK         ; 0.000        ; 0.072      ; 1.372      ;
; 1.106 ; clk_div:clk_div|cnt[4]                          ; clk_div:clk_div|cnt[6]                         ; CLK                     ; CLK         ; 0.000        ; 0.072      ; 1.373      ;
; 1.107 ; clk_div:clk_div|cnt[8]                          ; clk_div:clk_div|cnt[10]                        ; CLK                     ; CLK         ; 0.000        ; 0.072      ; 1.374      ;
; 1.128 ; clk_div:clk_div|cnt[1]                          ; clk_div:clk_div|cnt[4]                         ; CLK                     ; CLK         ; 0.000        ; 0.072      ; 1.395      ;
; 1.128 ; clk_div:clk_div|cnt[5]                          ; clk_div:clk_div|cnt[8]                         ; CLK                     ; CLK         ; 0.000        ; 0.072      ; 1.395      ;
; 1.128 ; clk_div:clk_div|cnt[3]                          ; clk_div:clk_div|cnt[6]                         ; CLK                     ; CLK         ; 0.000        ; 0.072      ; 1.395      ;
; 1.130 ; clk_div:clk_div|cnt[6]                          ; clk_div:clk_div|cnt[9]                         ; CLK                     ; CLK         ; 0.000        ; 0.072      ; 1.397      ;
; 1.131 ; clk_div:clk_div|cnt[7]                          ; clk_div:clk_div|cnt[10]                        ; CLK                     ; CLK         ; 0.000        ; 0.072      ; 1.398      ;
; 1.133 ; clk_div:clk_div|cnt[2]                          ; clk_div:clk_div|cnt[5]                         ; CLK                     ; CLK         ; 0.000        ; 0.072      ; 1.400      ;
; 1.134 ; clk_div:clk_div|cnt[4]                          ; clk_div:clk_div|cnt[7]                         ; CLK                     ; CLK         ; 0.000        ; 0.072      ; 1.401      ;
; 1.135 ; clk_div:clk_div|cnt[8]                          ; clk_div:clk_div|cnt[11]                        ; CLK                     ; CLK         ; 0.000        ; 0.072      ; 1.402      ;
; 1.142 ; cpu_top:cpu_top|core:core|reg_file:rf|x[31][11] ; cpu_top:cpu_top|mem_ctrl:mem_ctrl|data_out[11] ; CLK                     ; CLK         ; 0.000        ; -0.329     ; 1.008      ;
; 1.143 ; cpu_top:cpu_top|core:core|reg_file:rf|x[31][7]  ; cpu_top:cpu_top|mem_ctrl:mem_ctrl|data_out[7]  ; CLK                     ; CLK         ; 0.000        ; -0.329     ; 1.009      ;
; 1.143 ; clk_div:clk_div|cnt[5]                          ; clk_div:clk_div|cnt[9]                         ; CLK                     ; CLK         ; 0.000        ; 0.072      ; 1.410      ;
; 1.143 ; clk_div:clk_div|cnt[3]                          ; clk_div:clk_div|cnt[7]                         ; CLK                     ; CLK         ; 0.000        ; 0.072      ; 1.410      ;
; 1.145 ; clk_div:clk_div|cnt[1]                          ; clk_div:clk_div|cnt[5]                         ; CLK                     ; CLK         ; 0.000        ; 0.072      ; 1.412      ;
; 1.148 ; clk_div:clk_div|cnt[7]                          ; clk_div:clk_div|cnt[11]                        ; CLK                     ; CLK         ; 0.000        ; 0.072      ; 1.415      ;
; 1.152 ; cpu_top:cpu_top|core:core|reg_file:rf|x[27][5]  ; cpu_top:cpu_top|mem_ctrl:mem_ctrl|data_out[5]  ; CLK                     ; CLK         ; 0.000        ; -0.338     ; 1.009      ;
; 1.161 ; clk_div:clk_div|cnt[0]                          ; clk_div:clk_div|cnt[1]                         ; CLK                     ; CLK         ; 0.000        ; -0.376     ; 0.980      ;
; 1.205 ; clk_div:clk_div|cnt[11]                         ; clk_div:clk_div|cnt[11]                        ; clk_div:clk_div|cnt[11] ; CLK         ; -0.500       ; 2.394      ; 3.564      ;
; 1.222 ; clk_div:clk_div|cnt[6]                          ; clk_div:clk_div|cnt[10]                        ; CLK                     ; CLK         ; 0.000        ; 0.072      ; 1.489      ;
; 1.227 ; clk_div:clk_div|cnt[2]                          ; clk_div:clk_div|cnt[6]                         ; CLK                     ; CLK         ; 0.000        ; 0.072      ; 1.494      ;
; 1.228 ; clk_div:clk_div|cnt[4]                          ; clk_div:clk_div|cnt[8]                         ; CLK                     ; CLK         ; 0.000        ; 0.072      ; 1.495      ;
; 1.250 ; clk_div:clk_div|cnt[1]                          ; clk_div:clk_div|cnt[6]                         ; CLK                     ; CLK         ; 0.000        ; 0.072      ; 1.517      ;
; 1.250 ; clk_div:clk_div|cnt[5]                          ; clk_div:clk_div|cnt[10]                        ; CLK                     ; CLK         ; 0.000        ; 0.072      ; 1.517      ;
; 1.250 ; clk_div:clk_div|cnt[3]                          ; clk_div:clk_div|cnt[8]                         ; CLK                     ; CLK         ; 0.000        ; 0.072      ; 1.517      ;
; 1.252 ; clk_div:clk_div|cnt[6]                          ; clk_div:clk_div|cnt[11]                        ; CLK                     ; CLK         ; 0.000        ; 0.072      ; 1.519      ;
; 1.255 ; clk_div:clk_div|cnt[2]                          ; clk_div:clk_div|cnt[7]                         ; CLK                     ; CLK         ; 0.000        ; 0.072      ; 1.522      ;
; 1.256 ; clk_div:clk_div|cnt[4]                          ; clk_div:clk_div|cnt[9]                         ; CLK                     ; CLK         ; 0.000        ; 0.072      ; 1.523      ;
; 1.263 ; clk_div:clk_div|cnt[11]                         ; clk_div:clk_div|cnt[11]                        ; clk_div:clk_div|cnt[11] ; CLK         ; 0.000        ; 2.394      ; 4.122      ;
; 1.265 ; clk_div:clk_div|cnt[5]                          ; clk_div:clk_div|cnt[11]                        ; CLK                     ; CLK         ; 0.000        ; 0.072      ; 1.532      ;
; 1.265 ; clk_div:clk_div|cnt[3]                          ; clk_div:clk_div|cnt[9]                         ; CLK                     ; CLK         ; 0.000        ; 0.072      ; 1.532      ;
; 1.267 ; clk_div:clk_div|cnt[1]                          ; clk_div:clk_div|cnt[7]                         ; CLK                     ; CLK         ; 0.000        ; 0.072      ; 1.534      ;
; 1.290 ; cpu_top:cpu_top|core:core|reg_file:rf|x[3][13]  ; cpu_top:cpu_top|core:core|reg_file:rf|x[8][13] ; CLK                     ; CLK         ; 0.000        ; 0.049      ; 1.534      ;
; 1.298 ; cpu_top:cpu_top|core:core|pc[31]                ; cpu_top:cpu_top|core:core|pc[31]               ; CLK                     ; CLK         ; 0.000        ; 0.072      ; 1.565      ;
; 1.316 ; cpu_top:cpu_top|core:core|reg_file:rf|x[27][6]  ; cpu_top:cpu_top|mem_ctrl:mem_ctrl|data_out[6]  ; CLK                     ; CLK         ; 0.000        ; -0.338     ; 1.173      ;
; 1.318 ; cpu_top:cpu_top|core:core|reg_file:rf|x[31][6]  ; cpu_top:cpu_top|mem_ctrl:mem_ctrl|data_out[6]  ; CLK                     ; CLK         ; 0.000        ; -0.378     ; 1.135      ;
; 1.333 ; cpu_top:cpu_top|core:core|reg_file:rf|x[31][14] ; cpu_top:cpu_top|mem_ctrl:mem_ctrl|data_out[14] ; CLK                     ; CLK         ; 0.000        ; -0.378     ; 1.150      ;
; 1.349 ; clk_div:clk_div|cnt[2]                          ; clk_div:clk_div|cnt[8]                         ; CLK                     ; CLK         ; 0.000        ; 0.072      ; 1.616      ;
; 1.350 ; clk_div:clk_div|cnt[4]                          ; clk_div:clk_div|cnt[10]                        ; CLK                     ; CLK         ; 0.000        ; 0.072      ; 1.617      ;
; 1.358 ; cpu_top:cpu_top|core:core|reg_file:rf|x[20][1]  ; cpu_top:cpu_top|mem_ctrl:mem_ctrl|data_out[1]  ; CLK                     ; CLK         ; 0.000        ; -0.420     ; 1.133      ;
; 1.372 ; clk_div:clk_div|cnt[1]                          ; clk_div:clk_div|cnt[8]                         ; CLK                     ; CLK         ; 0.000        ; 0.072      ; 1.639      ;
; 1.372 ; clk_div:clk_div|cnt[3]                          ; clk_div:clk_div|cnt[10]                        ; CLK                     ; CLK         ; 0.000        ; 0.072      ; 1.639      ;
; 1.374 ; cpu_top:cpu_top|core:core|pc[9]                 ; cpu_top:cpu_top|core:core|pc[9]                ; CLK                     ; CLK         ; 0.000        ; 0.072      ; 1.641      ;
; 1.375 ; cpu_top:cpu_top|core:core|pc[24]                ; cpu_top:cpu_top|core:core|pc[24]               ; CLK                     ; CLK         ; 0.000        ; 0.072      ; 1.642      ;
; 1.375 ; cpu_top:cpu_top|core:core|pc[30]                ; cpu_top:cpu_top|core:core|pc[30]               ; CLK                     ; CLK         ; 0.000        ; 0.072      ; 1.642      ;
; 1.377 ; clk_div:clk_div|cnt[2]                          ; clk_div:clk_div|cnt[9]                         ; CLK                     ; CLK         ; 0.000        ; 0.072      ; 1.644      ;
; 1.378 ; clk_div:clk_div|cnt[4]                          ; clk_div:clk_div|cnt[11]                        ; CLK                     ; CLK         ; 0.000        ; 0.072      ; 1.645      ;
; 1.381 ; cpu_top:cpu_top|core:core|pc[14]                ; cpu_top:cpu_top|core:core|pc[14]               ; CLK                     ; CLK         ; 0.000        ; 0.072      ; 1.648      ;
; 1.384 ; cpu_top:cpu_top|core:core|pc[25]                ; cpu_top:cpu_top|core:core|pc[25]               ; CLK                     ; CLK         ; 0.000        ; 0.072      ; 1.651      ;
; 1.387 ; clk_div:clk_div|cnt[3]                          ; clk_div:clk_div|cnt[11]                        ; CLK                     ; CLK         ; 0.000        ; 0.072      ; 1.654      ;
; 1.389 ; clk_div:clk_div|cnt[1]                          ; clk_div:clk_div|cnt[9]                         ; CLK                     ; CLK         ; 0.000        ; 0.072      ; 1.656      ;
; 1.394 ; cpu_top:cpu_top|core:core|pc[19]                ; cpu_top:cpu_top|core:core|pc[19]               ; CLK                     ; CLK         ; 0.000        ; 0.072      ; 1.661      ;
; 1.395 ; cpu_top:cpu_top|core:core|pc[27]                ; cpu_top:cpu_top|core:core|pc[27]               ; CLK                     ; CLK         ; 0.000        ; 0.072      ; 1.662      ;
; 1.396 ; cpu_top:cpu_top|core:core|pc[17]                ; cpu_top:cpu_top|core:core|pc[17]               ; CLK                     ; CLK         ; 0.000        ; 0.072      ; 1.663      ;
; 1.397 ; cpu_top:cpu_top|core:core|pc[18]                ; cpu_top:cpu_top|core:core|pc[18]               ; CLK                     ; CLK         ; 0.000        ; 0.072      ; 1.664      ;
; 1.400 ; cpu_top:cpu_top|core:core|pc[8]                 ; cpu_top:cpu_top|core:core|pc[8]                ; CLK                     ; CLK         ; 0.000        ; 0.072      ; 1.667      ;
; 1.405 ; cpu_top:cpu_top|rom:rom|q[18]                   ; cpu_top:cpu_top|core:core|reg_file:rf|x[8][13] ; CLK                     ; CLK         ; 0.000        ; 0.514      ; 2.114      ;
; 1.408 ; cpu_top:cpu_top|core:core|pc[11]                ; cpu_top:cpu_top|core:core|pc[11]               ; CLK                     ; CLK         ; 0.000        ; 0.072      ; 1.675      ;
; 1.426 ; cpu_top:cpu_top|core:core|pc[28]                ; cpu_top:cpu_top|core:core|pc[28]               ; CLK                     ; CLK         ; 0.000        ; 0.072      ; 1.693      ;
; 1.430 ; cpu_top:cpu_top|core:core|pc[12]                ; cpu_top:cpu_top|core:core|pc[12]               ; CLK                     ; CLK         ; 0.000        ; 0.072      ; 1.697      ;
; 1.457 ; clk_div:clk_div|cnt[0]                          ; clk_div:clk_div|cnt[2]                         ; CLK                     ; CLK         ; 0.000        ; -0.376     ; 1.276      ;
; 1.471 ; clk_div:clk_div|cnt[2]                          ; clk_div:clk_div|cnt[10]                        ; CLK                     ; CLK         ; 0.000        ; 0.072      ; 1.738      ;
; 1.472 ; clk_div:clk_div|cnt[0]                          ; clk_div:clk_div|cnt[3]                         ; CLK                     ; CLK         ; 0.000        ; -0.376     ; 1.291      ;
; 1.487 ; cpu_top:cpu_top|core:core|pc[10]                ; cpu_top:cpu_top|core:core|pc[10]               ; CLK                     ; CLK         ; 0.000        ; 0.072      ; 1.754      ;
; 1.489 ; cpu_top:cpu_top|rom:rom|q[18]                   ; cpu_top:cpu_top|mem_ctrl:mem_ctrl|data_out[0]  ; CLK                     ; CLK         ; 0.000        ; 0.077      ; 1.761      ;
; 1.494 ; clk_div:clk_div|cnt[1]                          ; clk_div:clk_div|cnt[10]                        ; CLK                     ; CLK         ; 0.000        ; 0.072      ; 1.761      ;
; 1.498 ; cpu_top:cpu_top|core:core|pc[5]                 ; cpu_top:cpu_top|core:core|pc[5]                ; CLK                     ; CLK         ; 0.000        ; 0.072      ; 1.765      ;
; 1.499 ; clk_div:clk_div|cnt[2]                          ; clk_div:clk_div|cnt[11]                        ; CLK                     ; CLK         ; 0.000        ; 0.072      ; 1.766      ;
; 1.506 ; cpu_top:cpu_top|core:core|reg_file:rf|x[31][2]  ; cpu_top:cpu_top|mem_ctrl:mem_ctrl|data_out[2]  ; CLK                     ; CLK         ; 0.000        ; -0.378     ; 1.323      ;
; 1.511 ; cpu_top:cpu_top|core:core|pc[26]                ; cpu_top:cpu_top|core:core|pc[26]               ; CLK                     ; CLK         ; 0.000        ; 0.072      ; 1.778      ;
; 1.511 ; clk_div:clk_div|cnt[1]                          ; clk_div:clk_div|cnt[11]                        ; CLK                     ; CLK         ; 0.000        ; 0.072      ; 1.778      ;
; 1.514 ; cpu_top:cpu_top|rom:rom|q[24]                   ; cpu_top:cpu_top|mem_ctrl:mem_ctrl|data_out[10] ; CLK                     ; CLK         ; 0.000        ; 0.077      ; 1.786      ;
+-------+-------------------------------------------------+------------------------------------------------+-------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_div:clk_div|cnt[11]'                                                                                                             ;
+-------+------------------------------+------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 0.403 ; hex_display:hex_display|i[1] ; hex_display:hex_display|i[1] ; clk_div:clk_div|cnt[11] ; clk_div:clk_div|cnt[11] ; 0.000        ; 0.071      ; 0.669      ;
; 0.418 ; hex_display:hex_display|i[0] ; hex_display:hex_display|i[0] ; clk_div:clk_div|cnt[11] ; clk_div:clk_div|cnt[11] ; 0.000        ; 0.071      ; 0.684      ;
; 0.494 ; hex_display:hex_display|i[0] ; hex_display:hex_display|i[1] ; clk_div:clk_div|cnt[11] ; clk_div:clk_div|cnt[11] ; 0.000        ; 0.071      ; 0.760      ;
+-------+------------------------------+------------------------------+-------------------------+-------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary               ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; CLK                     ; -4.252 ; -802.635      ;
; clk_div:clk_div|cnt[11] ; 0.554  ; 0.000         ;
+-------------------------+--------+---------------+


+-------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary               ;
+-------------------------+-------+---------------+
; Clock                   ; Slack ; End Point TNS ;
+-------------------------+-------+---------------+
; CLK                     ; 0.186 ; 0.000         ;
; clk_div:clk_div|cnt[11] ; 0.187 ; 0.000         ;
+-------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; CLK                     ; -3.000 ; -284.023      ;
; clk_div:clk_div|cnt[11] ; -1.000 ; -2.000        ;
+-------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.252 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[31][14] ; CLK          ; CLK         ; 1.000        ; -0.032     ; 5.207      ;
; -4.192 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[20][14] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 5.161      ;
; -4.126 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[7][14]  ; CLK          ; CLK         ; 1.000        ; -0.030     ; 5.083      ;
; -4.113 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[0][14]  ; CLK          ; CLK         ; 1.000        ; -0.016     ; 5.084      ;
; -4.108 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[27][14] ; CLK          ; CLK         ; 1.000        ; -0.039     ; 5.056      ;
; -4.093 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[16][14] ; CLK          ; CLK         ; 1.000        ; -0.025     ; 5.055      ;
; -4.079 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[12][14] ; CLK          ; CLK         ; 1.000        ; -0.044     ; 5.022      ;
; -4.079 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[7][10]  ; CLK          ; CLK         ; 1.000        ; -0.030     ; 5.036      ;
; -4.075 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[7][15]  ; CLK          ; CLK         ; 1.000        ; -0.023     ; 5.039      ;
; -4.071 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[3][14]  ; CLK          ; CLK         ; 1.000        ; -0.041     ; 5.017      ;
; -4.068 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[31][15] ; CLK          ; CLK         ; 1.000        ; -0.032     ; 5.023      ;
; -4.063 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[0][15]  ; CLK          ; CLK         ; 1.000        ; -0.009     ; 5.041      ;
; -4.063 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[11][14] ; CLK          ; CLK         ; 1.000        ; -0.029     ; 5.021      ;
; -4.060 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[0][10]  ; CLK          ; CLK         ; 1.000        ; -0.016     ; 5.031      ;
; -4.056 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[0][12]  ; CLK          ; CLK         ; 1.000        ; -0.016     ; 5.027      ;
; -4.052 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[27][15] ; CLK          ; CLK         ; 1.000        ; -0.037     ; 5.002      ;
; -4.038 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[16][15] ; CLK          ; CLK         ; 1.000        ; -0.025     ; 5.000      ;
; -4.031 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[20][15] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 5.000      ;
; -4.029 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[15][14] ; CLK          ; CLK         ; 1.000        ; -0.035     ; 4.981      ;
; -4.019 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[4][11]  ; CLK          ; CLK         ; 1.000        ; -0.047     ; 4.959      ;
; -4.007 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[27][5]  ; CLK          ; CLK         ; 1.000        ; -0.046     ; 4.948      ;
; -4.005 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[27][2]  ; CLK          ; CLK         ; 1.000        ; -0.037     ; 4.955      ;
; -3.996 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[31][13] ; CLK          ; CLK         ; 1.000        ; -0.041     ; 4.942      ;
; -3.996 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[27][13] ; CLK          ; CLK         ; 1.000        ; -0.037     ; 4.946      ;
; -3.990 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[20][5]  ; CLK          ; CLK         ; 1.000        ; -0.018     ; 4.959      ;
; -3.990 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[16][2]  ; CLK          ; CLK         ; 1.000        ; -0.025     ; 4.952      ;
; -3.984 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[16][13] ; CLK          ; CLK         ; 1.000        ; -0.025     ; 4.946      ;
; -3.983 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[7][2]   ; CLK          ; CLK         ; 1.000        ; -0.030     ; 4.940      ;
; -3.981 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[4][13]  ; CLK          ; CLK         ; 1.000        ; -0.026     ; 4.942      ;
; -3.977 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[3][5]   ; CLK          ; CLK         ; 1.000        ; -0.032     ; 4.932      ;
; -3.976 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[31][2]  ; CLK          ; CLK         ; 1.000        ; -0.032     ; 4.931      ;
; -3.971 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[0][5]   ; CLK          ; CLK         ; 1.000        ; -0.018     ; 4.940      ;
; -3.970 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[20][2]  ; CLK          ; CLK         ; 1.000        ; -0.018     ; 4.939      ;
; -3.969 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[0][2]   ; CLK          ; CLK         ; 1.000        ; -0.016     ; 4.940      ;
; -3.963 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[12][13] ; CLK          ; CLK         ; 1.000        ; -0.027     ; 4.923      ;
; -3.961 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[0][11]  ; CLK          ; CLK         ; 1.000        ; -0.016     ; 4.932      ;
; -3.961 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[12][4]  ; CLK          ; CLK         ; 1.000        ; -0.033     ; 4.915      ;
; -3.959 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[12][15] ; CLK          ; CLK         ; 1.000        ; -0.033     ; 4.913      ;
; -3.947 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[11][4]  ; CLK          ; CLK         ; 1.000        ; -0.019     ; 4.915      ;
; -3.944 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[11][15] ; CLK          ; CLK         ; 1.000        ; -0.019     ; 4.912      ;
; -3.944 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[0][13]  ; CLK          ; CLK         ; 1.000        ; -0.015     ; 4.916      ;
; -3.938 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[16][6]  ; CLK          ; CLK         ; 1.000        ; -0.025     ; 4.900      ;
; -3.935 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[31][10] ; CLK          ; CLK         ; 1.000        ; -0.032     ; 4.890      ;
; -3.933 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[31][6]  ; CLK          ; CLK         ; 1.000        ; -0.032     ; 4.888      ;
; -3.930 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[12][6]  ; CLK          ; CLK         ; 1.000        ; -0.044     ; 4.873      ;
; -3.926 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[20][10] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 4.895      ;
; -3.925 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[20][6]  ; CLK          ; CLK         ; 1.000        ; -0.018     ; 4.894      ;
; -3.924 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[7][13]  ; CLK          ; CLK         ; 1.000        ; -0.028     ; 4.883      ;
; -3.923 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[7][6]   ; CLK          ; CLK         ; 1.000        ; -0.030     ; 4.880      ;
; -3.914 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[12][9]  ; CLK          ; CLK         ; 1.000        ; -0.044     ; 4.857      ;
; -3.910 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[0][6]   ; CLK          ; CLK         ; 1.000        ; -0.016     ; 4.881      ;
; -3.910 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[11][6]  ; CLK          ; CLK         ; 1.000        ; -0.029     ; 4.868      ;
; -3.909 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[3][10]  ; CLK          ; CLK         ; 1.000        ; -0.041     ; 4.855      ;
; -3.908 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[7][4]   ; CLK          ; CLK         ; 1.000        ; -0.023     ; 4.872      ;
; -3.905 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[12][12] ; CLK          ; CLK         ; 1.000        ; -0.044     ; 4.848      ;
; -3.899 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[11][9]  ; CLK          ; CLK         ; 1.000        ; -0.029     ; 4.857      ;
; -3.897 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[31][8]  ; CLK          ; CLK         ; 1.000        ; -0.041     ; 4.843      ;
; -3.895 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[0][4]   ; CLK          ; CLK         ; 1.000        ; -0.009     ; 4.873      ;
; -3.894 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[12][8]  ; CLK          ; CLK         ; 1.000        ; -0.033     ; 4.848      ;
; -3.891 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[4][15]  ; CLK          ; CLK         ; 1.000        ; -0.039     ; 4.839      ;
; -3.891 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[11][12] ; CLK          ; CLK         ; 1.000        ; -0.029     ; 4.849      ;
; -3.890 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[4][8]   ; CLK          ; CLK         ; 1.000        ; -0.026     ; 4.851      ;
; -3.888 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[15][15] ; CLK          ; CLK         ; 1.000        ; -0.026     ; 4.849      ;
; -3.885 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[11][13] ; CLK          ; CLK         ; 1.000        ; -0.013     ; 4.859      ;
; -3.884 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[27][12] ; CLK          ; CLK         ; 1.000        ; -0.039     ; 4.832      ;
; -3.883 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[31][12] ; CLK          ; CLK         ; 1.000        ; -0.041     ; 4.829      ;
; -3.878 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[31][3]  ; CLK          ; CLK         ; 1.000        ; -0.032     ; 4.833      ;
; -3.877 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[27][10] ; CLK          ; CLK         ; 1.000        ; -0.037     ; 4.827      ;
; -3.876 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[12][10] ; CLK          ; CLK         ; 1.000        ; -0.027     ; 4.836      ;
; -3.876 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[11][8]  ; CLK          ; CLK         ; 1.000        ; -0.019     ; 4.844      ;
; -3.872 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[11][10] ; CLK          ; CLK         ; 1.000        ; -0.013     ; 4.846      ;
; -3.871 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[27][8]  ; CLK          ; CLK         ; 1.000        ; -0.037     ; 4.821      ;
; -3.870 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[16][12] ; CLK          ; CLK         ; 1.000        ; -0.025     ; 4.832      ;
; -3.867 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[3][12]  ; CLK          ; CLK         ; 1.000        ; -0.022     ; 4.832      ;
; -3.866 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[4][12]  ; CLK          ; CLK         ; 1.000        ; -0.026     ; 4.827      ;
; -3.866 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[3][11]  ; CLK          ; CLK         ; 1.000        ; -0.041     ; 4.812      ;
; -3.865 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[15][13] ; CLK          ; CLK         ; 1.000        ; -0.026     ; 4.826      ;
; -3.865 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[16][10] ; CLK          ; CLK         ; 1.000        ; -0.025     ; 4.827      ;
; -3.861 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[31][11] ; CLK          ; CLK         ; 1.000        ; -0.048     ; 4.800      ;
; -3.860 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[16][8]  ; CLK          ; CLK         ; 1.000        ; -0.025     ; 4.822      ;
; -3.859 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[16][5]  ; CLK          ; CLK         ; 1.000        ; -0.025     ; 4.821      ;
; -3.857 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[20][12] ; CLK          ; CLK         ; 1.000        ; -0.008     ; 4.836      ;
; -3.856 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[20][3]  ; CLK          ; CLK         ; 1.000        ; -0.018     ; 4.825      ;
; -3.853 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[3][3]   ; CLK          ; CLK         ; 1.000        ; -0.041     ; 4.799      ;
; -3.849 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[3][2]   ; CLK          ; CLK         ; 1.000        ; -0.041     ; 4.795      ;
; -3.848 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[4][14]  ; CLK          ; CLK         ; 1.000        ; -0.033     ; 4.802      ;
; -3.846 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[20][13] ; CLK          ; CLK         ; 1.000        ; -0.021     ; 4.812      ;
; -3.846 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[20][11] ; CLK          ; CLK         ; 1.000        ; -0.024     ; 4.809      ;
; -3.846 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[15][2]  ; CLK          ; CLK         ; 1.000        ; -0.035     ; 4.798      ;
; -3.845 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[0][9]   ; CLK          ; CLK         ; 1.000        ; -0.015     ; 4.817      ;
; -3.841 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[31][9]  ; CLK          ; CLK         ; 1.000        ; -0.032     ; 4.796      ;
; -3.838 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[20][4]  ; CLK          ; CLK         ; 1.000        ; -0.024     ; 4.801      ;
; -3.837 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[27][11] ; CLK          ; CLK         ; 1.000        ; -0.039     ; 4.785      ;
; -3.837 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[0][3]   ; CLK          ; CLK         ; 1.000        ; -0.016     ; 4.808      ;
; -3.830 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[27][6]  ; CLK          ; CLK         ; 1.000        ; -0.046     ; 4.771      ;
; -3.828 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[3][4]   ; CLK          ; CLK         ; 1.000        ; -0.041     ; 4.774      ;
; -3.826 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[20][9]  ; CLK          ; CLK         ; 1.000        ; -0.018     ; 4.795      ;
; -3.824 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[12][11] ; CLK          ; CLK         ; 1.000        ; -0.027     ; 4.784      ;
; -3.821 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[16][11] ; CLK          ; CLK         ; 1.000        ; -0.025     ; 4.783      ;
; -3.819 ; cpu_top:cpu_top|rom:rom|altsyncram:Mux2_rtl_0|altsyncram_n8v:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_top:cpu_top|core:core|reg_file:rf|x[11][11] ; CLK          ; CLK         ; 1.000        ; -0.013     ; 4.793      ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_div:clk_div|cnt[11]'                                                                                                            ;
+-------+------------------------------+------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 0.554 ; hex_display:hex_display|i[0] ; hex_display:hex_display|i[1] ; clk_div:clk_div|cnt[11] ; clk_div:clk_div|cnt[11] ; 1.000        ; -0.036     ; 0.397      ;
; 0.592 ; hex_display:hex_display|i[0] ; hex_display:hex_display|i[0] ; clk_div:clk_div|cnt[11] ; clk_div:clk_div|cnt[11] ; 1.000        ; -0.036     ; 0.359      ;
; 0.592 ; hex_display:hex_display|i[1] ; hex_display:hex_display|i[1] ; clk_div:clk_div|cnt[11] ; clk_div:clk_div|cnt[11] ; 1.000        ; -0.036     ; 0.359      ;
+-------+------------------------------+------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK'                                                                                                                                                          ;
+-------+-------------------------------------------------+------------------------------------------------+-------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                        ; Launch Clock            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+------------------------------------------------+-------------------------+-------------+--------------+------------+------------+
; 0.186 ; clk_div:clk_div|cnt[0]                          ; clk_div:clk_div|cnt[0]                         ; CLK                     ; CLK         ; 0.000        ; 0.044      ; 0.314      ;
; 0.293 ; clk_div:clk_div|cnt[6]                          ; clk_div:clk_div|cnt[6]                         ; CLK                     ; CLK         ; 0.000        ; 0.037      ; 0.414      ;
; 0.294 ; clk_div:clk_div|cnt[10]                         ; clk_div:clk_div|cnt[10]                        ; CLK                     ; CLK         ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; clk_div:clk_div|cnt[8]                          ; clk_div:clk_div|cnt[8]                         ; CLK                     ; CLK         ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; clk_div:clk_div|cnt[5]                          ; clk_div:clk_div|cnt[5]                         ; CLK                     ; CLK         ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; clk_div:clk_div|cnt[4]                          ; clk_div:clk_div|cnt[4]                         ; CLK                     ; CLK         ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; clk_div:clk_div|cnt[3]                          ; clk_div:clk_div|cnt[3]                         ; CLK                     ; CLK         ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; clk_div:clk_div|cnt[2]                          ; clk_div:clk_div|cnt[2]                         ; CLK                     ; CLK         ; 0.000        ; 0.037      ; 0.415      ;
; 0.295 ; clk_div:clk_div|cnt[9]                          ; clk_div:clk_div|cnt[9]                         ; CLK                     ; CLK         ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; clk_div:clk_div|cnt[7]                          ; clk_div:clk_div|cnt[7]                         ; CLK                     ; CLK         ; 0.000        ; 0.037      ; 0.416      ;
; 0.299 ; clk_div:clk_div|cnt[1]                          ; clk_div:clk_div|cnt[1]                         ; CLK                     ; CLK         ; 0.000        ; 0.037      ; 0.420      ;
; 0.336 ; clk_div:clk_div|cnt[11]                         ; clk_div:clk_div|cnt[11]                        ; clk_div:clk_div|cnt[11] ; CLK         ; 0.000        ; 1.183      ; 1.738      ;
; 0.442 ; clk_div:clk_div|cnt[6]                          ; clk_div:clk_div|cnt[7]                         ; CLK                     ; CLK         ; 0.000        ; 0.037      ; 0.563      ;
; 0.443 ; clk_div:clk_div|cnt[10]                         ; clk_div:clk_div|cnt[11]                        ; CLK                     ; CLK         ; 0.000        ; 0.037      ; 0.564      ;
; 0.443 ; clk_div:clk_div|cnt[4]                          ; clk_div:clk_div|cnt[5]                         ; CLK                     ; CLK         ; 0.000        ; 0.037      ; 0.564      ;
; 0.443 ; clk_div:clk_div|cnt[2]                          ; clk_div:clk_div|cnt[3]                         ; CLK                     ; CLK         ; 0.000        ; 0.037      ; 0.564      ;
; 0.443 ; clk_div:clk_div|cnt[8]                          ; clk_div:clk_div|cnt[9]                         ; CLK                     ; CLK         ; 0.000        ; 0.037      ; 0.564      ;
; 0.452 ; clk_div:clk_div|cnt[5]                          ; clk_div:clk_div|cnt[6]                         ; CLK                     ; CLK         ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; clk_div:clk_div|cnt[3]                          ; clk_div:clk_div|cnt[4]                         ; CLK                     ; CLK         ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; clk_div:clk_div|cnt[1]                          ; clk_div:clk_div|cnt[2]                         ; CLK                     ; CLK         ; 0.000        ; 0.037      ; 0.573      ;
; 0.453 ; clk_div:clk_div|cnt[9]                          ; clk_div:clk_div|cnt[10]                        ; CLK                     ; CLK         ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; clk_div:clk_div|cnt[7]                          ; clk_div:clk_div|cnt[8]                         ; CLK                     ; CLK         ; 0.000        ; 0.037      ; 0.574      ;
; 0.455 ; clk_div:clk_div|cnt[5]                          ; clk_div:clk_div|cnt[7]                         ; CLK                     ; CLK         ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; clk_div:clk_div|cnt[3]                          ; clk_div:clk_div|cnt[5]                         ; CLK                     ; CLK         ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; clk_div:clk_div|cnt[1]                          ; clk_div:clk_div|cnt[3]                         ; CLK                     ; CLK         ; 0.000        ; 0.037      ; 0.576      ;
; 0.456 ; clk_div:clk_div|cnt[9]                          ; clk_div:clk_div|cnt[11]                        ; CLK                     ; CLK         ; 0.000        ; 0.037      ; 0.577      ;
; 0.456 ; clk_div:clk_div|cnt[7]                          ; clk_div:clk_div|cnt[9]                         ; CLK                     ; CLK         ; 0.000        ; 0.037      ; 0.577      ;
; 0.494 ; clk_div:clk_div|cnt[0]                          ; clk_div:clk_div|cnt[1]                         ; CLK                     ; CLK         ; 0.000        ; -0.155     ; 0.423      ;
; 0.505 ; clk_div:clk_div|cnt[6]                          ; clk_div:clk_div|cnt[8]                         ; CLK                     ; CLK         ; 0.000        ; 0.037      ; 0.626      ;
; 0.506 ; clk_div:clk_div|cnt[4]                          ; clk_div:clk_div|cnt[6]                         ; CLK                     ; CLK         ; 0.000        ; 0.037      ; 0.627      ;
; 0.506 ; clk_div:clk_div|cnt[2]                          ; clk_div:clk_div|cnt[4]                         ; CLK                     ; CLK         ; 0.000        ; 0.037      ; 0.627      ;
; 0.506 ; clk_div:clk_div|cnt[8]                          ; clk_div:clk_div|cnt[10]                        ; CLK                     ; CLK         ; 0.000        ; 0.037      ; 0.627      ;
; 0.508 ; clk_div:clk_div|cnt[6]                          ; clk_div:clk_div|cnt[9]                         ; CLK                     ; CLK         ; 0.000        ; 0.037      ; 0.629      ;
; 0.509 ; clk_div:clk_div|cnt[4]                          ; clk_div:clk_div|cnt[7]                         ; CLK                     ; CLK         ; 0.000        ; 0.037      ; 0.630      ;
; 0.509 ; clk_div:clk_div|cnt[2]                          ; clk_div:clk_div|cnt[5]                         ; CLK                     ; CLK         ; 0.000        ; 0.037      ; 0.630      ;
; 0.509 ; clk_div:clk_div|cnt[8]                          ; clk_div:clk_div|cnt[11]                        ; CLK                     ; CLK         ; 0.000        ; 0.037      ; 0.630      ;
; 0.513 ; cpu_top:cpu_top|core:core|reg_file:rf|x[31][11] ; cpu_top:cpu_top|mem_ctrl:mem_ctrl|data_out[11] ; CLK                     ; CLK         ; 0.000        ; -0.139     ; 0.458      ;
; 0.513 ; cpu_top:cpu_top|core:core|reg_file:rf|x[31][7]  ; cpu_top:cpu_top|mem_ctrl:mem_ctrl|data_out[7]  ; CLK                     ; CLK         ; 0.000        ; -0.139     ; 0.458      ;
; 0.517 ; cpu_top:cpu_top|core:core|reg_file:rf|x[27][5]  ; cpu_top:cpu_top|mem_ctrl:mem_ctrl|data_out[5]  ; CLK                     ; CLK         ; 0.000        ; -0.142     ; 0.459      ;
; 0.518 ; clk_div:clk_div|cnt[5]                          ; clk_div:clk_div|cnt[8]                         ; CLK                     ; CLK         ; 0.000        ; 0.037      ; 0.639      ;
; 0.518 ; clk_div:clk_div|cnt[3]                          ; clk_div:clk_div|cnt[6]                         ; CLK                     ; CLK         ; 0.000        ; 0.037      ; 0.639      ;
; 0.518 ; clk_div:clk_div|cnt[1]                          ; clk_div:clk_div|cnt[4]                         ; CLK                     ; CLK         ; 0.000        ; 0.037      ; 0.639      ;
; 0.519 ; clk_div:clk_div|cnt[7]                          ; clk_div:clk_div|cnt[10]                        ; CLK                     ; CLK         ; 0.000        ; 0.037      ; 0.640      ;
; 0.521 ; clk_div:clk_div|cnt[5]                          ; clk_div:clk_div|cnt[9]                         ; CLK                     ; CLK         ; 0.000        ; 0.037      ; 0.642      ;
; 0.521 ; clk_div:clk_div|cnt[3]                          ; clk_div:clk_div|cnt[7]                         ; CLK                     ; CLK         ; 0.000        ; 0.037      ; 0.642      ;
; 0.521 ; clk_div:clk_div|cnt[1]                          ; clk_div:clk_div|cnt[5]                         ; CLK                     ; CLK         ; 0.000        ; 0.037      ; 0.642      ;
; 0.522 ; clk_div:clk_div|cnt[7]                          ; clk_div:clk_div|cnt[11]                        ; CLK                     ; CLK         ; 0.000        ; 0.037      ; 0.643      ;
; 0.569 ; cpu_top:cpu_top|core:core|reg_file:rf|x[3][13]  ; cpu_top:cpu_top|core:core|reg_file:rf|x[8][13] ; CLK                     ; CLK         ; 0.000        ; 0.029      ; 0.682      ;
; 0.570 ; cpu_top:cpu_top|core:core|pc[31]                ; cpu_top:cpu_top|core:core|pc[31]               ; CLK                     ; CLK         ; 0.000        ; 0.036      ; 0.690      ;
; 0.571 ; clk_div:clk_div|cnt[6]                          ; clk_div:clk_div|cnt[10]                        ; CLK                     ; CLK         ; 0.000        ; 0.037      ; 0.692      ;
; 0.572 ; clk_div:clk_div|cnt[4]                          ; clk_div:clk_div|cnt[8]                         ; CLK                     ; CLK         ; 0.000        ; 0.037      ; 0.693      ;
; 0.572 ; clk_div:clk_div|cnt[2]                          ; clk_div:clk_div|cnt[6]                         ; CLK                     ; CLK         ; 0.000        ; 0.037      ; 0.693      ;
; 0.574 ; clk_div:clk_div|cnt[6]                          ; clk_div:clk_div|cnt[11]                        ; CLK                     ; CLK         ; 0.000        ; 0.037      ; 0.695      ;
; 0.575 ; clk_div:clk_div|cnt[4]                          ; clk_div:clk_div|cnt[9]                         ; CLK                     ; CLK         ; 0.000        ; 0.037      ; 0.696      ;
; 0.575 ; clk_div:clk_div|cnt[2]                          ; clk_div:clk_div|cnt[7]                         ; CLK                     ; CLK         ; 0.000        ; 0.037      ; 0.696      ;
; 0.577 ; cpu_top:cpu_top|core:core|reg_file:rf|x[27][6]  ; cpu_top:cpu_top|mem_ctrl:mem_ctrl|data_out[6]  ; CLK                     ; CLK         ; 0.000        ; -0.142     ; 0.519      ;
; 0.584 ; clk_div:clk_div|cnt[5]                          ; clk_div:clk_div|cnt[10]                        ; CLK                     ; CLK         ; 0.000        ; 0.037      ; 0.705      ;
; 0.584 ; clk_div:clk_div|cnt[3]                          ; clk_div:clk_div|cnt[8]                         ; CLK                     ; CLK         ; 0.000        ; 0.037      ; 0.705      ;
; 0.584 ; clk_div:clk_div|cnt[1]                          ; clk_div:clk_div|cnt[6]                         ; CLK                     ; CLK         ; 0.000        ; 0.037      ; 0.705      ;
; 0.587 ; clk_div:clk_div|cnt[5]                          ; clk_div:clk_div|cnt[11]                        ; CLK                     ; CLK         ; 0.000        ; 0.037      ; 0.708      ;
; 0.587 ; clk_div:clk_div|cnt[3]                          ; clk_div:clk_div|cnt[9]                         ; CLK                     ; CLK         ; 0.000        ; 0.037      ; 0.708      ;
; 0.587 ; clk_div:clk_div|cnt[1]                          ; clk_div:clk_div|cnt[7]                         ; CLK                     ; CLK         ; 0.000        ; 0.037      ; 0.708      ;
; 0.595 ; cpu_top:cpu_top|core:core|reg_file:rf|x[31][6]  ; cpu_top:cpu_top|mem_ctrl:mem_ctrl|data_out[6]  ; CLK                     ; CLK         ; 0.000        ; -0.156     ; 0.523      ;
; 0.596 ; cpu_top:cpu_top|core:core|pc[24]                ; cpu_top:cpu_top|core:core|pc[24]               ; CLK                     ; CLK         ; 0.000        ; 0.036      ; 0.716      ;
; 0.599 ; cpu_top:cpu_top|core:core|pc[9]                 ; cpu_top:cpu_top|core:core|pc[9]                ; CLK                     ; CLK         ; 0.000        ; 0.036      ; 0.719      ;
; 0.599 ; cpu_top:cpu_top|core:core|pc[14]                ; cpu_top:cpu_top|core:core|pc[14]               ; CLK                     ; CLK         ; 0.000        ; 0.036      ; 0.719      ;
; 0.601 ; cpu_top:cpu_top|core:core|pc[30]                ; cpu_top:cpu_top|core:core|pc[30]               ; CLK                     ; CLK         ; 0.000        ; 0.036      ; 0.721      ;
; 0.603 ; cpu_top:cpu_top|core:core|reg_file:rf|x[31][14] ; cpu_top:cpu_top|mem_ctrl:mem_ctrl|data_out[14] ; CLK                     ; CLK         ; 0.000        ; -0.156     ; 0.531      ;
; 0.606 ; cpu_top:cpu_top|core:core|pc[25]                ; cpu_top:cpu_top|core:core|pc[25]               ; CLK                     ; CLK         ; 0.000        ; 0.036      ; 0.726      ;
; 0.607 ; cpu_top:cpu_top|core:core|pc[18]                ; cpu_top:cpu_top|core:core|pc[18]               ; CLK                     ; CLK         ; 0.000        ; 0.036      ; 0.727      ;
; 0.608 ; cpu_top:cpu_top|core:core|pc[19]                ; cpu_top:cpu_top|core:core|pc[19]               ; CLK                     ; CLK         ; 0.000        ; 0.036      ; 0.728      ;
; 0.608 ; cpu_top:cpu_top|core:core|pc[27]                ; cpu_top:cpu_top|core:core|pc[27]               ; CLK                     ; CLK         ; 0.000        ; 0.036      ; 0.728      ;
; 0.610 ; cpu_top:cpu_top|core:core|pc[8]                 ; cpu_top:cpu_top|core:core|pc[8]                ; CLK                     ; CLK         ; 0.000        ; 0.036      ; 0.730      ;
; 0.612 ; cpu_top:cpu_top|core:core|reg_file:rf|x[20][1]  ; cpu_top:cpu_top|mem_ctrl:mem_ctrl|data_out[1]  ; CLK                     ; CLK         ; 0.000        ; -0.170     ; 0.526      ;
; 0.615 ; cpu_top:cpu_top|core:core|pc[17]                ; cpu_top:cpu_top|core:core|pc[17]               ; CLK                     ; CLK         ; 0.000        ; 0.036      ; 0.735      ;
; 0.619 ; cpu_top:cpu_top|core:core|pc[11]                ; cpu_top:cpu_top|core:core|pc[11]               ; CLK                     ; CLK         ; 0.000        ; 0.036      ; 0.739      ;
; 0.622 ; cpu_top:cpu_top|core:core|pc[28]                ; cpu_top:cpu_top|core:core|pc[28]               ; CLK                     ; CLK         ; 0.000        ; 0.036      ; 0.742      ;
; 0.623 ; cpu_top:cpu_top|core:core|pc[12]                ; cpu_top:cpu_top|core:core|pc[12]               ; CLK                     ; CLK         ; 0.000        ; 0.036      ; 0.743      ;
; 0.638 ; clk_div:clk_div|cnt[4]                          ; clk_div:clk_div|cnt[10]                        ; CLK                     ; CLK         ; 0.000        ; 0.037      ; 0.759      ;
; 0.638 ; clk_div:clk_div|cnt[2]                          ; clk_div:clk_div|cnt[8]                         ; CLK                     ; CLK         ; 0.000        ; 0.037      ; 0.759      ;
; 0.641 ; clk_div:clk_div|cnt[4]                          ; clk_div:clk_div|cnt[11]                        ; CLK                     ; CLK         ; 0.000        ; 0.037      ; 0.762      ;
; 0.641 ; clk_div:clk_div|cnt[2]                          ; clk_div:clk_div|cnt[9]                         ; CLK                     ; CLK         ; 0.000        ; 0.037      ; 0.762      ;
; 0.646 ; clk_div:clk_div|cnt[0]                          ; clk_div:clk_div|cnt[2]                         ; CLK                     ; CLK         ; 0.000        ; -0.155     ; 0.575      ;
; 0.647 ; cpu_top:cpu_top|rom:rom|q[18]                   ; cpu_top:cpu_top|core:core|reg_file:rf|x[8][13] ; CLK                     ; CLK         ; 0.000        ; 0.237      ; 0.968      ;
; 0.648 ; cpu_top:cpu_top|core:core|pc[10]                ; cpu_top:cpu_top|core:core|pc[10]               ; CLK                     ; CLK         ; 0.000        ; 0.036      ; 0.768      ;
; 0.649 ; clk_div:clk_div|cnt[0]                          ; clk_div:clk_div|cnt[3]                         ; CLK                     ; CLK         ; 0.000        ; -0.155     ; 0.578      ;
; 0.650 ; clk_div:clk_div|cnt[3]                          ; clk_div:clk_div|cnt[10]                        ; CLK                     ; CLK         ; 0.000        ; 0.037      ; 0.771      ;
; 0.650 ; clk_div:clk_div|cnt[1]                          ; clk_div:clk_div|cnt[8]                         ; CLK                     ; CLK         ; 0.000        ; 0.037      ; 0.771      ;
; 0.652 ; cpu_top:cpu_top|rom:rom|q[18]                   ; cpu_top:cpu_top|mem_ctrl:mem_ctrl|data_out[0]  ; CLK                     ; CLK         ; 0.000        ; 0.040      ; 0.776      ;
; 0.653 ; clk_div:clk_div|cnt[3]                          ; clk_div:clk_div|cnt[11]                        ; CLK                     ; CLK         ; 0.000        ; 0.037      ; 0.774      ;
; 0.653 ; clk_div:clk_div|cnt[1]                          ; clk_div:clk_div|cnt[9]                         ; CLK                     ; CLK         ; 0.000        ; 0.037      ; 0.774      ;
; 0.655 ; cpu_top:cpu_top|core:core|pc[5]                 ; cpu_top:cpu_top|core:core|pc[5]                ; CLK                     ; CLK         ; 0.000        ; 0.036      ; 0.775      ;
; 0.662 ; cpu_top:cpu_top|core:core|pc[4]                 ; cpu_top:cpu_top|core:core|pc[4]                ; CLK                     ; CLK         ; 0.000        ; 0.036      ; 0.782      ;
; 0.662 ; cpu_top:cpu_top|core:core|pc[26]                ; cpu_top:cpu_top|core:core|pc[26]               ; CLK                     ; CLK         ; 0.000        ; 0.036      ; 0.782      ;
; 0.667 ; cpu_top:cpu_top|core:core|reg_file:rf|x[31][2]  ; cpu_top:cpu_top|mem_ctrl:mem_ctrl|data_out[2]  ; CLK                     ; CLK         ; 0.000        ; -0.156     ; 0.595      ;
; 0.669 ; cpu_top:cpu_top|rom:rom|q[24]                   ; cpu_top:cpu_top|mem_ctrl:mem_ctrl|data_out[11] ; CLK                     ; CLK         ; 0.000        ; 0.040      ; 0.793      ;
; 0.670 ; cpu_top:cpu_top|rom:rom|q[24]                   ; cpu_top:cpu_top|mem_ctrl:mem_ctrl|data_out[7]  ; CLK                     ; CLK         ; 0.000        ; 0.040      ; 0.794      ;
; 0.675 ; cpu_top:cpu_top|core:core|pc[15]                ; cpu_top:cpu_top|core:core|pc[15]               ; CLK                     ; CLK         ; 0.000        ; 0.036      ; 0.795      ;
; 0.675 ; cpu_top:cpu_top|core:core|pc[16]                ; cpu_top:cpu_top|core:core|pc[16]               ; CLK                     ; CLK         ; 0.000        ; 0.036      ; 0.795      ;
; 0.676 ; cpu_top:cpu_top|core:core|pc[6]                 ; cpu_top:cpu_top|core:core|pc[6]                ; CLK                     ; CLK         ; 0.000        ; 0.036      ; 0.796      ;
+-------+-------------------------------------------------+------------------------------------------------+-------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_div:clk_div|cnt[11]'                                                                                                             ;
+-------+------------------------------+------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 0.187 ; hex_display:hex_display|i[1] ; hex_display:hex_display|i[1] ; clk_div:clk_div|cnt[11] ; clk_div:clk_div|cnt[11] ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; hex_display:hex_display|i[0] ; hex_display:hex_display|i[0] ; clk_div:clk_div|cnt[11] ; clk_div:clk_div|cnt[11] ; 0.000        ; 0.036      ; 0.314      ;
; 0.218 ; hex_display:hex_display|i[0] ; hex_display:hex_display|i[1] ; clk_div:clk_div|cnt[11] ; clk_div:clk_div|cnt[11] ; 0.000        ; 0.036      ; 0.338      ;
+-------+------------------------------+------------------------------+-------------------------+-------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                     ;
+--------------------------+-----------+-------+----------+---------+---------------------+
; Clock                    ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack         ; -11.426   ; 0.186 ; N/A      ; N/A     ; -3.201              ;
;  CLK                     ; -11.426   ; 0.186 ; N/A      ; N/A     ; -3.201              ;
;  clk_div:clk_div|cnt[11] ; -0.026    ; 0.187 ; N/A      ; N/A     ; -1.487              ;
; Design-wide TNS          ; -2285.144 ; 0.0   ; 0.0      ; 0.0     ; -394.308            ;
;  CLK                     ; -2285.118 ; 0.000 ; N/A      ; N/A     ; -391.334            ;
;  clk_div:clk_div|cnt[11] ; -0.026    ; 0.000 ; N/A      ; N/A     ; -2.974              ;
+--------------------------+-----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; DS_EN1        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DS_EN2        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DS_EN3        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DS_EN4        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DS_A          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DS_B          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DS_C          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DS_D          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DS_E          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DS_F          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DS_G          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLK                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DS_EN1        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DS_EN2        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; DS_EN3        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DS_EN4        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DS_A          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DS_B          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DS_C          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; DS_D          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DS_E          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DS_F          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DS_G          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DS_EN1        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DS_EN2        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; DS_EN3        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DS_EN4        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DS_A          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DS_B          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DS_C          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; DS_D          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DS_E          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DS_F          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DS_G          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DS_EN1        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DS_EN2        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; DS_EN3        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DS_EN4        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DS_A          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DS_B          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DS_C          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DS_D          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DS_E          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DS_F          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DS_G          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------+
; Setup Transfers                                                                               ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; From Clock              ; To Clock                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; CLK                     ; CLK                     ; 92632    ; 0        ; 0        ; 0        ;
; clk_div:clk_div|cnt[11] ; CLK                     ; 1        ; 1        ; 0        ; 0        ;
; clk_div:clk_div|cnt[11] ; clk_div:clk_div|cnt[11] ; 3        ; 0        ; 0        ; 0        ;
+-------------------------+-------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; From Clock              ; To Clock                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; CLK                     ; CLK                     ; 92632    ; 0        ; 0        ; 0        ;
; clk_div:clk_div|cnt[11] ; CLK                     ; 1        ; 1        ; 0        ; 0        ;
; clk_div:clk_div|cnt[11] ; clk_div:clk_div|cnt[11] ; 3        ; 0        ; 0        ; 0        ;
+-------------------------+-------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 11    ; 11   ;
; Unconstrained Output Port Paths ; 134   ; 134  ;
+---------------------------------+-------+------+


+------------------------------------------------------------------------+
; Clock Status Summary                                                   ;
+-------------------------+-------------------------+------+-------------+
; Target                  ; Clock                   ; Type ; Status      ;
+-------------------------+-------------------------+------+-------------+
; CLK                     ; CLK                     ; Base ; Constrained ;
; clk_div:clk_div|cnt[11] ; clk_div:clk_div|cnt[11] ; Base ; Constrained ;
+-------------------------+-------------------------+------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; DS_A        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DS_B        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DS_C        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DS_D        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DS_E        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DS_EN1      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DS_EN2      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DS_EN3      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DS_EN4      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DS_F        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DS_G        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; DS_A        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DS_B        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DS_C        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DS_D        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DS_E        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DS_EN1      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DS_EN2      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DS_EN3      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DS_EN4      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DS_F        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DS_G        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sat Apr 20 17:21:38 2019
Info: Command: quartus_sta riscv-cpu -c riscv-cpu
Info: qsta_default_script.tcl version: #1
Warning (12473): User specified to use only one processors but 4 processors were detected which could be used to decrease run time.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'riscv-cpu.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLK CLK
    Info (332105): create_clock -period 1.000 -name clk_div:clk_div|cnt[11] clk_div:clk_div|cnt[11]
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -11.426
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -11.426           -2285.118 CLK 
    Info (332119):    -0.026              -0.026 clk_div:clk_div|cnt[11] 
Info (332146): Worst-case hold slack is 0.446
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.446               0.000 CLK 
    Info (332119):     0.454               0.000 clk_div:clk_div|cnt[11] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -391.334 CLK 
    Info (332119):    -1.487              -2.974 clk_div:clk_div|cnt[11] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -10.612
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -10.612           -2116.867 CLK 
    Info (332119):     0.070               0.000 clk_div:clk_div|cnt[11] 
Info (332146): Worst-case hold slack is 0.398
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.398               0.000 CLK 
    Info (332119):     0.403               0.000 clk_div:clk_div|cnt[11] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -391.334 CLK 
    Info (332119):    -1.487              -2.974 clk_div:clk_div|cnt[11] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.252
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.252            -802.635 CLK 
    Info (332119):     0.554               0.000 clk_div:clk_div|cnt[11] 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 CLK 
    Info (332119):     0.187               0.000 clk_div:clk_div|cnt[11] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -284.023 CLK 
    Info (332119):    -1.000              -2.000 clk_div:clk_div|cnt[11] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 777 megabytes
    Info: Processing ended: Sat Apr 20 17:21:40 2019
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


