vendor_name = ModelSim
source_file = 1, C:/Users/welly/Documents/GitHub/LT39A/pratica02/ULA.vhdl
source_file = 1, C:/Users/welly/Documents/GitHub/LT39A/pratica02/Sistema.vhdl
source_file = 1, C:/Users/welly/Documents/GitHub/LT39A/pratica02/blocoOperacional.vhdl
source_file = 1, C:/Users/welly/Documents/GitHub/LT39A/pratica02/arquitetura.vhdl
source_file = 1, C:/Users/welly/Documents/GitHub/LT39A/pratica02/Somador.vhdl
source_file = 1, C:/Users/welly/Documents/GitHub/LT39A/pratica02/StateMachine_ControlUnit.vhdl
source_file = 1, C:/Users/welly/Documents/GitHub/LT39A/pratica02/SevenSegmentsDecoder_5bitsToDec.vhdl
source_file = 1, C:/Users/welly/Documents/GitHub/LT39A/pratica02/SevenSegmentsDecoder_4bitsToDec.vhdl
source_file = 1, C:/Users/welly/Documents/GitHub/LT39A/pratica02/saida.vhdl
source_file = 1, C:/Users/welly/Documents/GitHub/LT39A/pratica02/registrador.vhdl
source_file = 1, C:/Users/welly/Documents/GitHub/LT39A/pratica02/multiplexador.vhdl
source_file = 1, C:/Users/welly/Documents/GitHub/LT39A/pratica02/Mod8Counter.vhdl
source_file = 1, C:/Users/welly/Documents/GitHub/LT39A/pratica02/entrada.vhdl
source_file = 1, C:/Users/welly/Documents/GitHub/LT39A/pratica02/clockdivider.vhdl
source_file = 1, C:/Users/welly/Documents/GitHub/LT39A/pratica02/Waveform.vwf
source_file = 1, C:/Users/welly/Documents/GitHub/LT39A/pratica02/testSomador.bdf
source_file = 1, C:/Users/welly/Documents/GitHub/LT39A/pratica02/Waveform1.vwf
source_file = 1, C:/Users/welly/Documents/GitHub/LT39A/pratica02/Waveform2.vwf
source_file = 1, C:/Users/welly/Documents/GitHub/LT39A/pratica02/Waveform3.vwf
source_file = 1, C:/Users/welly/Documents/GitHub/LT39A/pratica02/Waveform4.vwf
source_file = 1, C:/Users/welly/Documents/GitHub/LT39A/pratica02/Waveform5.vwf
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_divide.tdf
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/abs_divider.inc
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sign_div_unsign.inc
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/aglobal170.inc
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/welly/Documents/GitHub/LT39A/pratica02/db/lpm_divide_sim.tdf
source_file = 1, C:/Users/welly/Documents/GitHub/LT39A/pratica02/db/sign_div_unsign_klh.tdf
source_file = 1, C:/Users/welly/Documents/GitHub/LT39A/pratica02/db/alt_u_div_s6f.tdf
source_file = 1, C:/Users/welly/Documents/GitHub/LT39A/pratica02/db/add_sub_7pc.tdf
source_file = 1, C:/Users/welly/Documents/GitHub/LT39A/pratica02/db/add_sub_8pc.tdf
design_name = hard_block
design_name = arquitetura
instance = comp, \InpA_ssU[0]~output\, InpA_ssU[0]~output, arquitetura, 1
instance = comp, \InpA_ssU[1]~output\, InpA_ssU[1]~output, arquitetura, 1
instance = comp, \InpA_ssU[2]~output\, InpA_ssU[2]~output, arquitetura, 1
instance = comp, \InpA_ssU[3]~output\, InpA_ssU[3]~output, arquitetura, 1
instance = comp, \InpA_ssU[4]~output\, InpA_ssU[4]~output, arquitetura, 1
instance = comp, \InpA_ssU[5]~output\, InpA_ssU[5]~output, arquitetura, 1
instance = comp, \InpA_ssU[6]~output\, InpA_ssU[6]~output, arquitetura, 1
instance = comp, \InpA_ssD[0]~output\, InpA_ssD[0]~output, arquitetura, 1
instance = comp, \InpA_ssD[1]~output\, InpA_ssD[1]~output, arquitetura, 1
instance = comp, \InpA_ssD[2]~output\, InpA_ssD[2]~output, arquitetura, 1
instance = comp, \InpA_ssD[3]~output\, InpA_ssD[3]~output, arquitetura, 1
instance = comp, \InpA_ssD[4]~output\, InpA_ssD[4]~output, arquitetura, 1
instance = comp, \InpA_ssD[5]~output\, InpA_ssD[5]~output, arquitetura, 1
instance = comp, \InpA_ssD[6]~output\, InpA_ssD[6]~output, arquitetura, 1
instance = comp, \InpB_ssU[0]~output\, InpB_ssU[0]~output, arquitetura, 1
instance = comp, \InpB_ssU[1]~output\, InpB_ssU[1]~output, arquitetura, 1
instance = comp, \InpB_ssU[2]~output\, InpB_ssU[2]~output, arquitetura, 1
instance = comp, \InpB_ssU[3]~output\, InpB_ssU[3]~output, arquitetura, 1
instance = comp, \InpB_ssU[4]~output\, InpB_ssU[4]~output, arquitetura, 1
instance = comp, \InpB_ssU[5]~output\, InpB_ssU[5]~output, arquitetura, 1
instance = comp, \InpB_ssU[6]~output\, InpB_ssU[6]~output, arquitetura, 1
instance = comp, \InpB_ssD[0]~output\, InpB_ssD[0]~output, arquitetura, 1
instance = comp, \InpB_ssD[1]~output\, InpB_ssD[1]~output, arquitetura, 1
instance = comp, \InpB_ssD[2]~output\, InpB_ssD[2]~output, arquitetura, 1
instance = comp, \InpB_ssD[3]~output\, InpB_ssD[3]~output, arquitetura, 1
instance = comp, \InpB_ssD[4]~output\, InpB_ssD[4]~output, arquitetura, 1
instance = comp, \InpB_ssD[5]~output\, InpB_ssD[5]~output, arquitetura, 1
instance = comp, \InpB_ssD[6]~output\, InpB_ssD[6]~output, arquitetura, 1
instance = comp, \ALUOut_ssU[0]~output\, ALUOut_ssU[0]~output, arquitetura, 1
instance = comp, \ALUOut_ssU[1]~output\, ALUOut_ssU[1]~output, arquitetura, 1
instance = comp, \ALUOut_ssU[2]~output\, ALUOut_ssU[2]~output, arquitetura, 1
instance = comp, \ALUOut_ssU[3]~output\, ALUOut_ssU[3]~output, arquitetura, 1
instance = comp, \ALUOut_ssU[4]~output\, ALUOut_ssU[4]~output, arquitetura, 1
instance = comp, \ALUOut_ssU[5]~output\, ALUOut_ssU[5]~output, arquitetura, 1
instance = comp, \ALUOut_ssU[6]~output\, ALUOut_ssU[6]~output, arquitetura, 1
instance = comp, \ALUOut_ssD[0]~output\, ALUOut_ssD[0]~output, arquitetura, 1
instance = comp, \ALUOut_ssD[1]~output\, ALUOut_ssD[1]~output, arquitetura, 1
instance = comp, \ALUOut_ssD[2]~output\, ALUOut_ssD[2]~output, arquitetura, 1
instance = comp, \ALUOut_ssD[3]~output\, ALUOut_ssD[3]~output, arquitetura, 1
instance = comp, \ALUOut_ssD[4]~output\, ALUOut_ssD[4]~output, arquitetura, 1
instance = comp, \ALUOut_ssD[5]~output\, ALUOut_ssD[5]~output, arquitetura, 1
instance = comp, \ALUOut_ssD[6]~output\, ALUOut_ssD[6]~output, arquitetura, 1
instance = comp, \RegPrState[0]~output\, RegPrState[0]~output, arquitetura, 1
instance = comp, \RegPrState[1]~output\, RegPrState[1]~output, arquitetura, 1
instance = comp, \RegNxState[0]~output\, RegNxState[0]~output, arquitetura, 1
instance = comp, \RegNxState[1]~output\, RegNxState[1]~output, arquitetura, 1
instance = comp, \InpA[3]~input\, InpA[3]~input, arquitetura, 1
instance = comp, \InpA[2]~input\, InpA[2]~input, arquitetura, 1
instance = comp, \InpA[1]~input\, InpA[1]~input, arquitetura, 1
instance = comp, \sai|outA|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\, sai|outA|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1, arquitetura, 1
instance = comp, \sai|outA|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\, sai|outA|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3, arquitetura, 1
instance = comp, \sai|outA|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\, sai|outA|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5, arquitetura, 1
instance = comp, \sai|outA|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\, sai|outA|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7, arquitetura, 1
instance = comp, \sai|outA|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8\, sai|outA|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8, arquitetura, 1
instance = comp, \sai|outA|Add1~1\, sai|outA|Add1~1, arquitetura, 1
instance = comp, \sai|outA|Add1~0\, sai|outA|Add1~0, arquitetura, 1
instance = comp, \sai|outA|Add1~2\, sai|outA|Add1~2, arquitetura, 1
instance = comp, \InpA[0]~input\, InpA[0]~input, arquitetura, 1
instance = comp, \sai|outA|ssA0[0]~10\, sai|outA|ssA0[0]~10, arquitetura, 1
instance = comp, \sai|outA|ssA0[1]~11\, sai|outA|ssA0[1]~11, arquitetura, 1
instance = comp, \sai|outA|ssA0[1]~12\, sai|outA|ssA0[1]~12, arquitetura, 1
instance = comp, \sai|outA|ssA0[2]~6\, sai|outA|ssA0[2]~6, arquitetura, 1
instance = comp, \sai|outA|ssA0[2]~15\, sai|outA|ssA0[2]~15, arquitetura, 1
instance = comp, \sai|outA|ssA0[3]~17\, sai|outA|ssA0[3]~17, arquitetura, 1
instance = comp, \sai|outA|ssA0[3]~18\, sai|outA|ssA0[3]~18, arquitetura, 1
instance = comp, \sai|outA|ssA0[4]~9\, sai|outA|ssA0[4]~9, arquitetura, 1
instance = comp, \sai|outA|ssA0[4]~16\, sai|outA|ssA0[4]~16, arquitetura, 1
instance = comp, \sai|outA|ssA0[5]~13\, sai|outA|ssA0[5]~13, arquitetura, 1
instance = comp, \sai|outA|ssA0[6]~14\, sai|outA|ssA0[6]~14, arquitetura, 1
instance = comp, \sai|outA|Equal8~0\, sai|outA|Equal8~0, arquitetura, 1
instance = comp, \InpB[0]~input\, InpB[0]~input, arquitetura, 1
instance = comp, \InpB[3]~input\, InpB[3]~input, arquitetura, 1
instance = comp, \InpB[2]~input\, InpB[2]~input, arquitetura, 1
instance = comp, \InpB[1]~input\, InpB[1]~input, arquitetura, 1
instance = comp, \sai|outB|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\, sai|outB|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1, arquitetura, 1
instance = comp, \sai|outB|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\, sai|outB|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3, arquitetura, 1
instance = comp, \sai|outB|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\, sai|outB|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5, arquitetura, 1
instance = comp, \sai|outB|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\, sai|outB|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7, arquitetura, 1
instance = comp, \sai|outB|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8\, sai|outB|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8, arquitetura, 1
instance = comp, \sai|outB|Add1~0\, sai|outB|Add1~0, arquitetura, 1
instance = comp, \sai|outB|Add1~1\, sai|outB|Add1~1, arquitetura, 1
instance = comp, \sai|outB|Add1~2\, sai|outB|Add1~2, arquitetura, 1
instance = comp, \sai|outB|ssA0[0]~10\, sai|outB|ssA0[0]~10, arquitetura, 1
instance = comp, \sai|outB|ssA0[1]~11\, sai|outB|ssA0[1]~11, arquitetura, 1
instance = comp, \sai|outB|ssA0[1]~12\, sai|outB|ssA0[1]~12, arquitetura, 1
instance = comp, \sai|outB|ssA0[2]~6\, sai|outB|ssA0[2]~6, arquitetura, 1
instance = comp, \sai|outB|ssA0[2]~15\, sai|outB|ssA0[2]~15, arquitetura, 1
instance = comp, \sai|outB|ssA0[3]~17\, sai|outB|ssA0[3]~17, arquitetura, 1
instance = comp, \sai|outB|ssA0[3]~18\, sai|outB|ssA0[3]~18, arquitetura, 1
instance = comp, \sai|outB|ssA0[4]~9\, sai|outB|ssA0[4]~9, arquitetura, 1
instance = comp, \sai|outB|ssA0[4]~16\, sai|outB|ssA0[4]~16, arquitetura, 1
instance = comp, \sai|outB|ssA0[5]~13\, sai|outB|ssA0[5]~13, arquitetura, 1
instance = comp, \sai|outB|ssA0[6]~14\, sai|outB|ssA0[6]~14, arquitetura, 1
instance = comp, \sai|outB|Equal8~0\, sai|outB|Equal8~0, arquitetura, 1
instance = comp, \Clock50MHz~input\, Clock50MHz~input, arquitetura, 1
instance = comp, \Clock50MHz~inputclkctrl\, Clock50MHz~inputclkctrl, arquitetura, 1
instance = comp, \ent|CD01|Add0~0\, ent|CD01|Add0~0, arquitetura, 1
instance = comp, \ent|CD01|Add0~81\, ent|CD01|Add0~81, arquitetura, 1
instance = comp, \ent|CD01|count[0]\, ent|CD01|count[0], arquitetura, 1
instance = comp, \ent|CD01|Add0~2\, ent|CD01|Add0~2, arquitetura, 1
instance = comp, \ent|CD01|Add0~78\, ent|CD01|Add0~78, arquitetura, 1
instance = comp, \ent|CD01|count[1]\, ent|CD01|count[1], arquitetura, 1
instance = comp, \ent|CD01|Add0~4\, ent|CD01|Add0~4, arquitetura, 1
instance = comp, \ent|CD01|Add0~79\, ent|CD01|Add0~79, arquitetura, 1
instance = comp, \ent|CD01|count[2]\, ent|CD01|count[2], arquitetura, 1
instance = comp, \ent|CD01|Add0~6\, ent|CD01|Add0~6, arquitetura, 1
instance = comp, \ent|CD01|Add0~80\, ent|CD01|Add0~80, arquitetura, 1
instance = comp, \ent|CD01|count[3]\, ent|CD01|count[3], arquitetura, 1
instance = comp, \ent|CD01|Add0~8\, ent|CD01|Add0~8, arquitetura, 1
instance = comp, \ent|CD01|Add0~82\, ent|CD01|Add0~82, arquitetura, 1
instance = comp, \ent|CD01|count[4]\, ent|CD01|count[4], arquitetura, 1
instance = comp, \ent|CD01|Add0~10\, ent|CD01|Add0~10, arquitetura, 1
instance = comp, \ent|CD01|Add0~83\, ent|CD01|Add0~83, arquitetura, 1
instance = comp, \ent|CD01|count[5]\, ent|CD01|count[5], arquitetura, 1
instance = comp, \ent|CD01|Add0~12\, ent|CD01|Add0~12, arquitetura, 1
instance = comp, \ent|CD01|Add0~77\, ent|CD01|Add0~77, arquitetura, 1
instance = comp, \ent|CD01|count[6]\, ent|CD01|count[6], arquitetura, 1
instance = comp, \ent|CD01|Add0~14\, ent|CD01|Add0~14, arquitetura, 1
instance = comp, \ent|CD01|Add0~84\, ent|CD01|Add0~84, arquitetura, 1
instance = comp, \ent|CD01|count[7]\, ent|CD01|count[7], arquitetura, 1
instance = comp, \ent|CD01|Add0~16\, ent|CD01|Add0~16, arquitetura, 1
instance = comp, \ent|CD01|Add0~85\, ent|CD01|Add0~85, arquitetura, 1
instance = comp, \ent|CD01|count[8]\, ent|CD01|count[8], arquitetura, 1
instance = comp, \ent|CD01|Add0~18\, ent|CD01|Add0~18, arquitetura, 1
instance = comp, \ent|CD01|Add0~86\, ent|CD01|Add0~86, arquitetura, 1
instance = comp, \ent|CD01|count[9]\, ent|CD01|count[9], arquitetura, 1
instance = comp, \ent|CD01|Add0~20\, ent|CD01|Add0~20, arquitetura, 1
instance = comp, \ent|CD01|Add0~87\, ent|CD01|Add0~87, arquitetura, 1
instance = comp, \ent|CD01|count[10]\, ent|CD01|count[10], arquitetura, 1
instance = comp, \ent|CD01|Add0~22\, ent|CD01|Add0~22, arquitetura, 1
instance = comp, \ent|CD01|Add0~73\, ent|CD01|Add0~73, arquitetura, 1
instance = comp, \ent|CD01|count[11]\, ent|CD01|count[11], arquitetura, 1
instance = comp, \ent|CD01|Add0~24\, ent|CD01|Add0~24, arquitetura, 1
instance = comp, \ent|CD01|Add0~74\, ent|CD01|Add0~74, arquitetura, 1
instance = comp, \ent|CD01|count[12]\, ent|CD01|count[12], arquitetura, 1
instance = comp, \ent|CD01|Add0~26\, ent|CD01|Add0~26, arquitetura, 1
instance = comp, \ent|CD01|Add0~75\, ent|CD01|Add0~75, arquitetura, 1
instance = comp, \ent|CD01|count[13]\, ent|CD01|count[13], arquitetura, 1
instance = comp, \ent|CD01|Add0~28\, ent|CD01|Add0~28, arquitetura, 1
instance = comp, \ent|CD01|Add0~76\, ent|CD01|Add0~76, arquitetura, 1
instance = comp, \ent|CD01|count[14]\, ent|CD01|count[14], arquitetura, 1
instance = comp, \ent|CD01|Add0~30\, ent|CD01|Add0~30, arquitetura, 1
instance = comp, \ent|CD01|Add0~72\, ent|CD01|Add0~72, arquitetura, 1
instance = comp, \ent|CD01|count[15]\, ent|CD01|count[15], arquitetura, 1
instance = comp, \ent|CD01|Add0~32\, ent|CD01|Add0~32, arquitetura, 1
instance = comp, \ent|CD01|Add0~71\, ent|CD01|Add0~71, arquitetura, 1
instance = comp, \ent|CD01|count[16]\, ent|CD01|count[16], arquitetura, 1
instance = comp, \ent|CD01|Add0~34\, ent|CD01|Add0~34, arquitetura, 1
instance = comp, \ent|CD01|Add0~70\, ent|CD01|Add0~70, arquitetura, 1
instance = comp, \ent|CD01|count[17]\, ent|CD01|count[17], arquitetura, 1
instance = comp, \ent|CD01|Add0~36\, ent|CD01|Add0~36, arquitetura, 1
instance = comp, \ent|CD01|Add0~89\, ent|CD01|Add0~89, arquitetura, 1
instance = comp, \ent|CD01|count[18]\, ent|CD01|count[18], arquitetura, 1
instance = comp, \ent|CD01|Add0~38\, ent|CD01|Add0~38, arquitetura, 1
instance = comp, \ent|CD01|Add0~90\, ent|CD01|Add0~90, arquitetura, 1
instance = comp, \ent|CD01|count[19]\, ent|CD01|count[19], arquitetura, 1
instance = comp, \ent|CD01|Add0~40\, ent|CD01|Add0~40, arquitetura, 1
instance = comp, \ent|CD01|Add0~91\, ent|CD01|Add0~91, arquitetura, 1
instance = comp, \ent|CD01|count[20]\, ent|CD01|count[20], arquitetura, 1
instance = comp, \ent|CD01|Add0~42\, ent|CD01|Add0~42, arquitetura, 1
instance = comp, \ent|CD01|Add0~92\, ent|CD01|Add0~92, arquitetura, 1
instance = comp, \ent|CD01|count[21]\, ent|CD01|count[21], arquitetura, 1
instance = comp, \ent|CD01|Add0~44\, ent|CD01|Add0~44, arquitetura, 1
instance = comp, \ent|CD01|Add0~88\, ent|CD01|Add0~88, arquitetura, 1
instance = comp, \ent|CD01|count[22]\, ent|CD01|count[22], arquitetura, 1
instance = comp, \ent|CD01|Add0~46\, ent|CD01|Add0~46, arquitetura, 1
instance = comp, \ent|CD01|Add0~69\, ent|CD01|Add0~69, arquitetura, 1
instance = comp, \ent|CD01|count[23]\, ent|CD01|count[23], arquitetura, 1
instance = comp, \ent|CD01|Add0~48\, ent|CD01|Add0~48, arquitetura, 1
instance = comp, \ent|CD01|Add0~68\, ent|CD01|Add0~68, arquitetura, 1
instance = comp, \ent|CD01|count[24]\, ent|CD01|count[24], arquitetura, 1
instance = comp, \ent|CD01|Add0~50\, ent|CD01|Add0~50, arquitetura, 1
instance = comp, \ent|CD01|Add0~52\, ent|CD01|Add0~52, arquitetura, 1
instance = comp, \ent|CD01|count[25]\, ent|CD01|count[25], arquitetura, 1
instance = comp, \ent|CD01|Add0~53\, ent|CD01|Add0~53, arquitetura, 1
instance = comp, \ent|CD01|Add0~55\, ent|CD01|Add0~55, arquitetura, 1
instance = comp, \ent|CD01|count[26]\, ent|CD01|count[26], arquitetura, 1
instance = comp, \ent|CD01|Add0~56\, ent|CD01|Add0~56, arquitetura, 1
instance = comp, \ent|CD01|Add0~58\, ent|CD01|Add0~58, arquitetura, 1
instance = comp, \ent|CD01|count[27]\, ent|CD01|count[27], arquitetura, 1
instance = comp, \ent|CD01|Add0~59\, ent|CD01|Add0~59, arquitetura, 1
instance = comp, \ent|CD01|Add0~61\, ent|CD01|Add0~61, arquitetura, 1
instance = comp, \ent|CD01|count[28]\, ent|CD01|count[28], arquitetura, 1
instance = comp, \ent|CD01|Add0~62\, ent|CD01|Add0~62, arquitetura, 1
instance = comp, \ent|CD01|Add0~64\, ent|CD01|Add0~64, arquitetura, 1
instance = comp, \ent|CD01|count[29]\, ent|CD01|count[29], arquitetura, 1
instance = comp, \ent|CD01|Add0~65\, ent|CD01|Add0~65, arquitetura, 1
instance = comp, \ent|CD01|Add0~67\, ent|CD01|Add0~67, arquitetura, 1
instance = comp, \ent|CD01|count[30]\, ent|CD01|count[30], arquitetura, 1
instance = comp, \ent|CD01|Add0~93\, ent|CD01|Add0~93, arquitetura, 1
instance = comp, \ent|CD01|Add0~95\, ent|CD01|Add0~95, arquitetura, 1
instance = comp, \ent|CD01|count[31]\, ent|CD01|count[31], arquitetura, 1
instance = comp, \ent|CD01|LessThan0~0\, ent|CD01|LessThan0~0, arquitetura, 1
instance = comp, \ent|CD01|LessThan0~1\, ent|CD01|LessThan0~1, arquitetura, 1
instance = comp, \ent|CD01|LessThan0~8\, ent|CD01|LessThan0~8, arquitetura, 1
instance = comp, \ent|CD01|LessThan0~2\, ent|CD01|LessThan0~2, arquitetura, 1
instance = comp, \ent|CD01|LessThan0~3\, ent|CD01|LessThan0~3, arquitetura, 1
instance = comp, \ent|CD01|LessThan0~4\, ent|CD01|LessThan0~4, arquitetura, 1
instance = comp, \ent|CD01|LessThan0~5\, ent|CD01|LessThan0~5, arquitetura, 1
instance = comp, \ent|CD01|LessThan0~6\, ent|CD01|LessThan0~6, arquitetura, 1
instance = comp, \ent|CD01|LessThan0~7\, ent|CD01|LessThan0~7, arquitetura, 1
instance = comp, \ent|CD01|LessThan0~9\, ent|CD01|LessThan0~9, arquitetura, 1
instance = comp, \ent|CD01|LessThan0~10\, ent|CD01|LessThan0~10, arquitetura, 1
instance = comp, \ent|CD01|tmp~0\, ent|CD01|tmp~0, arquitetura, 1
instance = comp, \ent|CD01|tmp\, ent|CD01|tmp, arquitetura, 1
instance = comp, \ent|CD01|tmp~clkctrl\, ent|CD01|tmp~clkctrl, arquitetura, 1
instance = comp, \sis|m8c|CountBuffer[0]~2\, sis|m8c|CountBuffer[0]~2, arquitetura, 1
instance = comp, \reset~input\, reset~input, arquitetura, 1
instance = comp, \sis|m8c|CountBuffer[0]\, sis|m8c|CountBuffer[0], arquitetura, 1
instance = comp, \sis|m8c|CountBuffer[1]~1\, sis|m8c|CountBuffer[1]~1, arquitetura, 1
instance = comp, \sis|m8c|CountBuffer[1]\, sis|m8c|CountBuffer[1], arquitetura, 1
instance = comp, \sis|m8c|CountBuffer[2]~0\, sis|m8c|CountBuffer[2]~0, arquitetura, 1
instance = comp, \sis|m8c|CountBuffer[2]\, sis|m8c|CountBuffer[2], arquitetura, 1
instance = comp, \sis|FSM01|NxState[0]~0\, sis|FSM01|NxState[0]~0, arquitetura, 1
instance = comp, \sis|FSM01|PresentState.load~0\, sis|FSM01|PresentState.load~0, arquitetura, 1
instance = comp, \sis|FSM01|PresentState.load\, sis|FSM01|PresentState.load, arquitetura, 1
instance = comp, \sis|FSM01|PresentState.store~feeder\, sis|FSM01|PresentState.store~feeder, arquitetura, 1
instance = comp, \sis|FSM01|PresentState.store\, sis|FSM01|PresentState.store, arquitetura, 1
instance = comp, \sis|FSM01|Selector0~0\, sis|FSM01|Selector0~0, arquitetura, 1
instance = comp, \sis|FSM01|Selector0~1\, sis|FSM01|Selector0~1, arquitetura, 1
instance = comp, \sis|FSM01|PresentState.idle\, sis|FSM01|PresentState.idle, arquitetura, 1
instance = comp, \sis|FSM01|RegWrA~feeder\, sis|FSM01|RegWrA~feeder, arquitetura, 1
instance = comp, \sis|FSM01|RegWrA\, sis|FSM01|RegWrA, arquitetura, 1
instance = comp, \sis|FSM01|RegWrA~clkctrl\, sis|FSM01|RegWrA~clkctrl, arquitetura, 1
instance = comp, \sis|blocoOp|regA|DataOut[0]~feeder\, sis|blocoOp|regA|DataOut[0]~feeder, arquitetura, 1
instance = comp, \sis|blocoOp|regA|DataOut[0]\, sis|blocoOp|regA|DataOut[0], arquitetura, 1
instance = comp, \sis|FSM01|RegWrB~feeder\, sis|FSM01|RegWrB~feeder, arquitetura, 1
instance = comp, \sis|FSM01|RegWrB\, sis|FSM01|RegWrB, arquitetura, 1
instance = comp, \sis|FSM01|RegWrB~clkctrl\, sis|FSM01|RegWrB~clkctrl, arquitetura, 1
instance = comp, \sis|blocoOp|regB|DataOut[0]\, sis|blocoOp|regB|DataOut[0], arquitetura, 1
instance = comp, \sis|blocoOp|alu1|sum01|Sum[0]~0\, sis|blocoOp|alu1|sum01|Sum[0]~0, arquitetura, 1
instance = comp, \sis|FSM01|RegALUop[1]\, sis|FSM01|RegALUop[1], arquitetura, 1
instance = comp, \sis|blocoOp|regA|DataOut[0]~3\, sis|blocoOp|regA|DataOut[0]~3, arquitetura, 1
instance = comp, \sis|blocoOp|regB|DataOut[3]\, sis|blocoOp|regB|DataOut[3], arquitetura, 1
instance = comp, \sis|blocoOp|regB|DataOut[2]\, sis|blocoOp|regB|DataOut[2], arquitetura, 1
instance = comp, \sis|blocoOp|regB|DataOut[1]\, sis|blocoOp|regB|DataOut[1], arquitetura, 1
instance = comp, \sis|blocoOp|alu1|sum01|Sum[1]~2\, sis|blocoOp|alu1|sum01|Sum[1]~2, arquitetura, 1
instance = comp, \sis|blocoOp|regA|DataOut[1]~2\, sis|blocoOp|regA|DataOut[1]~2, arquitetura, 1
instance = comp, \sis|blocoOp|regA|DataOut[1]~feeder\, sis|blocoOp|regA|DataOut[1]~feeder, arquitetura, 1
instance = comp, \sis|blocoOp|regA|DataOut[1]\, sis|blocoOp|regA|DataOut[1], arquitetura, 1
instance = comp, \sis|blocoOp|alu1|sum01|Sum[2]~4\, sis|blocoOp|alu1|sum01|Sum[2]~4, arquitetura, 1
instance = comp, \sis|blocoOp|regA|DataOut[2]~1\, sis|blocoOp|regA|DataOut[2]~1, arquitetura, 1
instance = comp, \sis|blocoOp|regA|DataOut[2]~feeder\, sis|blocoOp|regA|DataOut[2]~feeder, arquitetura, 1
instance = comp, \sis|blocoOp|regA|DataOut[2]\, sis|blocoOp|regA|DataOut[2], arquitetura, 1
instance = comp, \sis|blocoOp|alu1|sum01|Sum[3]~6\, sis|blocoOp|alu1|sum01|Sum[3]~6, arquitetura, 1
instance = comp, \sis|blocoOp|regA|DataOut[3]~0\, sis|blocoOp|regA|DataOut[3]~0, arquitetura, 1
instance = comp, \sis|blocoOp|regA|DataOut[3]~feeder\, sis|blocoOp|regA|DataOut[3]~feeder, arquitetura, 1
instance = comp, \sis|blocoOp|regA|DataOut[3]\, sis|blocoOp|regA|DataOut[3], arquitetura, 1
instance = comp, \sis|blocoOp|alu1|sum01|Sum[4]~8\, sis|blocoOp|alu1|sum01|Sum[4]~8, arquitetura, 1
instance = comp, \sis|blocoOp|alu1|sum01|Add0~0\, sis|blocoOp|alu1|sum01|Add0~0, arquitetura, 1
instance = comp, \sai|outALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0\, sai|outALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0, arquitetura, 1
instance = comp, \sai|outALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2\, sai|outALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2, arquitetura, 1
instance = comp, \sai|outALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4\, sai|outALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4, arquitetura, 1
instance = comp, \sai|outALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\, sai|outALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7, arquitetura, 1
instance = comp, \sai|outALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8\, sai|outALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8, arquitetura, 1
instance = comp, \sai|outALU|Div0|auto_generated|divider|divider|StageOut[43]~8\, sai|outALU|Div0|auto_generated|divider|divider|StageOut[43]~8, arquitetura, 1
instance = comp, \sai|outALU|Div0|auto_generated|divider|divider|StageOut[43]~2\, sai|outALU|Div0|auto_generated|divider|divider|StageOut[43]~2, arquitetura, 1
instance = comp, \sai|outALU|Div0|auto_generated|divider|divider|StageOut[42]~3\, sai|outALU|Div0|auto_generated|divider|divider|StageOut[42]~3, arquitetura, 1
instance = comp, \sai|outALU|Div0|auto_generated|divider|divider|StageOut[42]~4\, sai|outALU|Div0|auto_generated|divider|divider|StageOut[42]~4, arquitetura, 1
instance = comp, \sai|outALU|Add1~0\, sai|outALU|Add1~0, arquitetura, 1
instance = comp, \sai|outALU|Div0|auto_generated|divider|divider|StageOut[41]~5\, sai|outALU|Div0|auto_generated|divider|divider|StageOut[41]~5, arquitetura, 1
instance = comp, \sai|outALU|Div0|auto_generated|divider|divider|StageOut[40]~7\, sai|outALU|Div0|auto_generated|divider|divider|StageOut[40]~7, arquitetura, 1
instance = comp, \sai|outALU|Div0|auto_generated|divider|divider|StageOut[40]~6\, sai|outALU|Div0|auto_generated|divider|divider|StageOut[40]~6, arquitetura, 1
instance = comp, \sai|outALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\, sai|outALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1, arquitetura, 1
instance = comp, \sai|outALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\, sai|outALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3, arquitetura, 1
instance = comp, \sai|outALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\, sai|outALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5, arquitetura, 1
instance = comp, \sai|outALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\, sai|outALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7, arquitetura, 1
instance = comp, \sai|outALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8\, sai|outALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8, arquitetura, 1
instance = comp, \sai|outALU|Add1~4\, sai|outALU|Add1~4, arquitetura, 1
instance = comp, \sai|outALU|Add1~1\, sai|outALU|Add1~1, arquitetura, 1
instance = comp, \sai|outALU|Add1~2\, sai|outALU|Add1~2, arquitetura, 1
instance = comp, \sai|outALU|Add1~3\, sai|outALU|Add1~3, arquitetura, 1
instance = comp, \sai|outALU|ssA0[0]~2\, sai|outALU|ssA0[0]~2, arquitetura, 1
instance = comp, \sai|outALU|ssA0[1]~4\, sai|outALU|ssA0[1]~4, arquitetura, 1
instance = comp, \sai|outALU|ssA0[1]~5\, sai|outALU|ssA0[1]~5, arquitetura, 1
instance = comp, \sai|outALU|ssA0[1]~3\, sai|outALU|ssA0[1]~3, arquitetura, 1
instance = comp, \sai|outALU|ssA0[1]~6\, sai|outALU|ssA0[1]~6, arquitetura, 1
instance = comp, \sai|outALU|ssA0[2]~7\, sai|outALU|ssA0[2]~7, arquitetura, 1
instance = comp, \sai|outALU|ssA0[3]~19\, sai|outALU|ssA0[3]~19, arquitetura, 1
instance = comp, \sai|outALU|ssA0[3]~8\, sai|outALU|ssA0[3]~8, arquitetura, 1
instance = comp, \sai|outALU|ssA0[3]~9\, sai|outALU|ssA0[3]~9, arquitetura, 1
instance = comp, \sai|outALU|ssA0[3]~11\, sai|outALU|ssA0[3]~11, arquitetura, 1
instance = comp, \sai|outALU|Add1~5\, sai|outALU|Add1~5, arquitetura, 1
instance = comp, \sai|outALU|ssA0~10\, sai|outALU|ssA0~10, arquitetura, 1
instance = comp, \sai|outALU|ssA0[3]~12\, sai|outALU|ssA0[3]~12, arquitetura, 1
instance = comp, \sai|outALU|ssA0[3]~13\, sai|outALU|ssA0[3]~13, arquitetura, 1
instance = comp, \sai|outALU|ssA0[4]~14\, sai|outALU|ssA0[4]~14, arquitetura, 1
instance = comp, \sai|outALU|ssA0[4]~15\, sai|outALU|ssA0[4]~15, arquitetura, 1
instance = comp, \sai|outALU|ssA0[4]~16\, sai|outALU|ssA0[4]~16, arquitetura, 1
instance = comp, \sai|outALU|ssA0[5]~17\, sai|outALU|ssA0[5]~17, arquitetura, 1
instance = comp, \sai|outALU|ssA0[6]~18\, sai|outALU|ssA0[6]~18, arquitetura, 1
instance = comp, \sai|outALU|ssA1[0]~0\, sai|outALU|ssA1[0]~0, arquitetura, 1
instance = comp, \sai|outALU|ssA1[2]~1\, sai|outALU|ssA1[2]~1, arquitetura, 1
instance = comp, \sai|outALU|Equal7~0\, sai|outALU|Equal7~0, arquitetura, 1
instance = comp, \sai|outALU|ssA1[4]~2\, sai|outALU|ssA1[4]~2, arquitetura, 1
instance = comp, \sai|outALU|Equal8~0\, sai|outALU|Equal8~0, arquitetura, 1
instance = comp, \sis|FSM01|RegPrState[0]~0\, sis|FSM01|RegPrState[0]~0, arquitetura, 1
instance = comp, \sis|FSM01|RegPrState[0]\, sis|FSM01|RegPrState[0], arquitetura, 1
instance = comp, \sis|FSM01|RegPrState[1]~feeder\, sis|FSM01|RegPrState[1]~feeder, arquitetura, 1
instance = comp, \sis|FSM01|RegPrState[1]\, sis|FSM01|RegPrState[1], arquitetura, 1
instance = comp, \sis|FSM01|RegNxState[0]\, sis|FSM01|RegNxState[0], arquitetura, 1
instance = comp, \sis|FSM01|Selector1~0\, sis|FSM01|Selector1~0, arquitetura, 1
instance = comp, \sis|FSM01|RegNxState[1]\, sis|FSM01|RegNxState[1], arquitetura, 1
