
DumBadgeFirmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00003484  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000074  20000000  00003484  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000100  20000074  000034f8  00020074  2**2
                  ALLOC
  3 .stack        00002004  20000174  000035f8  00020074  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY
  6 .debug_info   00025aec  00000000  00000000  000200f5  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00003833  00000000  00000000  00045be1  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00004b7e  00000000  00000000  00049414  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000518  00000000  00000000  0004df92  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 000005e0  00000000  00000000  0004e4aa  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0001b72d  00000000  00000000  0004ea8a  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000be26  00000000  00000000  0006a1b7  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0008eb71  00000000  00000000  00075fdd  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00001430  00000000  00000000  00104b50  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	78 21 00 20 bd 13 00 00 b9 13 00 00 b9 13 00 00     x!. ............
	...
      2c:	b9 13 00 00 00 00 00 00 00 00 00 00 b9 13 00 00     ................
      3c:	b9 13 00 00 b9 13 00 00 b9 13 00 00 b9 13 00 00     ................
      4c:	b9 13 00 00 b9 13 00 00 b9 13 00 00 b9 13 00 00     ................
      5c:	b9 13 00 00 b9 13 00 00 5d 06 00 00 6d 06 00 00     ........]...m...
      6c:	7d 06 00 00 8d 06 00 00 9d 06 00 00 ad 06 00 00     }...............
      7c:	b9 13 00 00 b9 13 00 00 b9 13 00 00 b9 13 00 00     ................
      8c:	b9 13 00 00 b9 13 00 00 b9 13 00 00 b9 13 00 00     ................
      9c:	b9 13 00 00 b9 13 00 00 b9 13 00 00 b9 13 00 00     ................
      ac:	b9 13 00 00 00 00 00 00                             ........

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	20000074 	.word	0x20000074
      d4:	00000000 	.word	0x00000000
      d8:	00003484 	.word	0x00003484

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	20000078 	.word	0x20000078
     108:	00003484 	.word	0x00003484
     10c:	00003484 	.word	0x00003484
     110:	00000000 	.word	0x00000000

00000114 <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
     114:	b570      	push	{r4, r5, r6, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
     116:	2000      	movs	r0, #0
     118:	4b08      	ldr	r3, [pc, #32]	; (13c <delay_init+0x28>)
     11a:	4798      	blx	r3
     11c:	0005      	movs	r5, r0
	cycles_per_ms /= 1000;
     11e:	4c08      	ldr	r4, [pc, #32]	; (140 <delay_init+0x2c>)
     120:	21fa      	movs	r1, #250	; 0xfa
     122:	0089      	lsls	r1, r1, #2
     124:	47a0      	blx	r4
     126:	4b07      	ldr	r3, [pc, #28]	; (144 <delay_init+0x30>)
     128:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
     12a:	4907      	ldr	r1, [pc, #28]	; (148 <delay_init+0x34>)
     12c:	0028      	movs	r0, r5
     12e:	47a0      	blx	r4
     130:	4b06      	ldr	r3, [pc, #24]	; (14c <delay_init+0x38>)
     132:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
     134:	2205      	movs	r2, #5
     136:	4b06      	ldr	r3, [pc, #24]	; (150 <delay_init+0x3c>)
     138:	601a      	str	r2, [r3, #0]
}
     13a:	bd70      	pop	{r4, r5, r6, pc}
     13c:	00001149 	.word	0x00001149
     140:	00001da9 	.word	0x00001da9
     144:	20000000 	.word	0x20000000
     148:	000f4240 	.word	0x000f4240
     14c:	20000004 	.word	0x20000004
     150:	e000e010 	.word	0xe000e010

00000154 <delay_cycles_us>:
 *
 * \param n  Number of microseconds to wait
 */
void delay_cycles_us(
		uint32_t n)
{
     154:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 10u */
		delay_cycles(cycles_per_us);
     156:	4b08      	ldr	r3, [pc, #32]	; (178 <delay_cycles_us+0x24>)
     158:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
     15a:	4a08      	ldr	r2, [pc, #32]	; (17c <delay_cycles_us+0x28>)
		SysTick->VAL = 0;
     15c:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     15e:	2180      	movs	r1, #128	; 0x80
     160:	0249      	lsls	r1, r1, #9
	while (n--) {
     162:	3801      	subs	r0, #1
     164:	d307      	bcc.n	176 <delay_cycles_us+0x22>
	if (n > 0) {
     166:	2c00      	cmp	r4, #0
     168:	d0fb      	beq.n	162 <delay_cycles_us+0xe>
		SysTick->LOAD = n;
     16a:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
     16c:	6095      	str	r5, [r2, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     16e:	6813      	ldr	r3, [r2, #0]
     170:	420b      	tst	r3, r1
     172:	d0fc      	beq.n	16e <delay_cycles_us+0x1a>
     174:	e7f5      	b.n	162 <delay_cycles_us+0xe>
	}
}
     176:	bd30      	pop	{r4, r5, pc}
     178:	20000004 	.word	0x20000004
     17c:	e000e010 	.word	0xe000e010

00000180 <delay_cycles_ms>:
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
     180:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
     182:	4b08      	ldr	r3, [pc, #32]	; (1a4 <delay_cycles_ms+0x24>)
     184:	681c      	ldr	r4, [r3, #0]
		SysTick->LOAD = n;
     186:	4a08      	ldr	r2, [pc, #32]	; (1a8 <delay_cycles_ms+0x28>)
		SysTick->VAL = 0;
     188:	2500      	movs	r5, #0
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     18a:	2180      	movs	r1, #128	; 0x80
     18c:	0249      	lsls	r1, r1, #9
	while (n--) {
     18e:	3801      	subs	r0, #1
     190:	d307      	bcc.n	1a2 <delay_cycles_ms+0x22>
	if (n > 0) {
     192:	2c00      	cmp	r4, #0
     194:	d0fb      	beq.n	18e <delay_cycles_ms+0xe>
		SysTick->LOAD = n;
     196:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
     198:	6095      	str	r5, [r2, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     19a:	6813      	ldr	r3, [r2, #0]
     19c:	420b      	tst	r3, r1
     19e:	d0fc      	beq.n	19a <delay_cycles_ms+0x1a>
     1a0:	e7f5      	b.n	18e <delay_cycles_ms+0xe>
	}
}
     1a2:	bd30      	pop	{r4, r5, pc}
     1a4:	20000000 	.word	0x20000000
     1a8:	e000e010 	.word	0xe000e010

000001ac <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
     1ac:	4b0c      	ldr	r3, [pc, #48]	; (1e0 <cpu_irq_enter_critical+0x34>)
     1ae:	681b      	ldr	r3, [r3, #0]
     1b0:	2b00      	cmp	r3, #0
     1b2:	d106      	bne.n	1c2 <cpu_irq_enter_critical+0x16>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
     1b4:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
     1b8:	2b00      	cmp	r3, #0
     1ba:	d007      	beq.n	1cc <cpu_irq_enter_critical+0x20>
			cpu_irq_disable();
			cpu_irq_prev_interrupt_state = true;
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
     1bc:	2200      	movs	r2, #0
     1be:	4b09      	ldr	r3, [pc, #36]	; (1e4 <cpu_irq_enter_critical+0x38>)
     1c0:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
     1c2:	4a07      	ldr	r2, [pc, #28]	; (1e0 <cpu_irq_enter_critical+0x34>)
     1c4:	6813      	ldr	r3, [r2, #0]
     1c6:	3301      	adds	r3, #1
     1c8:	6013      	str	r3, [r2, #0]
}
     1ca:	4770      	bx	lr
  __ASM volatile ("cpsid i" : : : "memory");
     1cc:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
     1ce:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
     1d2:	2200      	movs	r2, #0
     1d4:	4b04      	ldr	r3, [pc, #16]	; (1e8 <cpu_irq_enter_critical+0x3c>)
     1d6:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
     1d8:	3201      	adds	r2, #1
     1da:	4b02      	ldr	r3, [pc, #8]	; (1e4 <cpu_irq_enter_critical+0x38>)
     1dc:	701a      	strb	r2, [r3, #0]
     1de:	e7f0      	b.n	1c2 <cpu_irq_enter_critical+0x16>
     1e0:	20000090 	.word	0x20000090
     1e4:	20000094 	.word	0x20000094
     1e8:	20000008 	.word	0x20000008

000001ec <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
     1ec:	4b08      	ldr	r3, [pc, #32]	; (210 <cpu_irq_leave_critical+0x24>)
     1ee:	681a      	ldr	r2, [r3, #0]
     1f0:	3a01      	subs	r2, #1
     1f2:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
     1f4:	681b      	ldr	r3, [r3, #0]
     1f6:	2b00      	cmp	r3, #0
     1f8:	d109      	bne.n	20e <cpu_irq_leave_critical+0x22>
     1fa:	4b06      	ldr	r3, [pc, #24]	; (214 <cpu_irq_leave_critical+0x28>)
     1fc:	781b      	ldrb	r3, [r3, #0]
     1fe:	2b00      	cmp	r3, #0
     200:	d005      	beq.n	20e <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
     202:	2201      	movs	r2, #1
     204:	4b04      	ldr	r3, [pc, #16]	; (218 <cpu_irq_leave_critical+0x2c>)
     206:	701a      	strb	r2, [r3, #0]
     208:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
     20c:	b662      	cpsie	i
	}
}
     20e:	4770      	bx	lr
     210:	20000090 	.word	0x20000090
     214:	20000094 	.word	0x20000094
     218:	20000008 	.word	0x20000008

0000021c <system_board_init>:
void board_init(void);
#  pragma weak board_init=system_board_init
#endif

void system_board_init(void)
{
     21c:	b5f0      	push	{r4, r5, r6, r7, lr}
     21e:	b083      	sub	sp, #12
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
     220:	ac01      	add	r4, sp, #4
     222:	2501      	movs	r5, #1
     224:	7065      	strb	r5, [r4, #1]
	config->powersave  = false;
     226:	2700      	movs	r7, #0
     228:	70a7      	strb	r7, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Configure LEDs as outputs, turn them off */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
     22a:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(LED_0_PIN, &pin_conf);
     22c:	0021      	movs	r1, r4
     22e:	203e      	movs	r0, #62	; 0x3e
     230:	4e06      	ldr	r6, [pc, #24]	; (24c <system_board_init+0x30>)
     232:	47b0      	blx	r6
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     234:	2280      	movs	r2, #128	; 0x80
     236:	05d2      	lsls	r2, r2, #23
     238:	4b05      	ldr	r3, [pc, #20]	; (250 <system_board_init+0x34>)
     23a:	619a      	str	r2, [r3, #24]
	port_pin_set_output_level(LED_0_PIN, LED_0_INACTIVE);

	/* Set buttons as inputs */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
     23c:	7027      	strb	r7, [r4, #0]
	pin_conf.input_pull = PORT_PIN_PULL_UP;
     23e:	7065      	strb	r5, [r4, #1]
	port_pin_set_config(BUTTON_0_PIN, &pin_conf);
     240:	0021      	movs	r1, r4
     242:	200f      	movs	r0, #15
     244:	47b0      	blx	r6
	port_pin_set_output_level(AT86RFX_RST_PIN, true);
	port_pin_set_output_level(AT86RFX_SLP_PIN, true);
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
	port_pin_set_config(AT86RFX_SPI_MISO, &pin_conf);
#endif	
}
     246:	b003      	add	sp, #12
     248:	bdf0      	pop	{r4, r5, r6, r7, pc}
     24a:	46c0      	nop			; (mov r8, r8)
     24c:	00000255 	.word	0x00000255
     250:	41004480 	.word	0x41004480

00000254 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
     254:	b500      	push	{lr}
     256:	b083      	sub	sp, #12
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
     258:	ab01      	add	r3, sp, #4
     25a:	2280      	movs	r2, #128	; 0x80
     25c:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
     25e:	780a      	ldrb	r2, [r1, #0]
     260:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
     262:	784a      	ldrb	r2, [r1, #1]
     264:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
     266:	788a      	ldrb	r2, [r1, #2]
     268:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
     26a:	0019      	movs	r1, r3
     26c:	4b01      	ldr	r3, [pc, #4]	; (274 <port_pin_set_config+0x20>)
     26e:	4798      	blx	r3
}
     270:	b003      	add	sp, #12
     272:	bd00      	pop	{pc}
     274:	00001359 	.word	0x00001359

00000278 <long_division>:
/**
 * \internal Calculate 64 bit division, ref can be found in
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
     278:	b5f0      	push	{r4, r5, r6, r7, lr}
     27a:	46de      	mov	lr, fp
     27c:	4657      	mov	r7, sl
     27e:	464e      	mov	r6, r9
     280:	4645      	mov	r5, r8
     282:	b5e0      	push	{r5, r6, r7, lr}
     284:	b087      	sub	sp, #28
     286:	4680      	mov	r8, r0
     288:	9104      	str	r1, [sp, #16]
     28a:	0016      	movs	r6, r2
     28c:	001f      	movs	r7, r3
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
     28e:	2200      	movs	r2, #0
     290:	2300      	movs	r3, #0
     292:	2100      	movs	r1, #0
     294:	468b      	mov	fp, r1
	for (i = 63; i >= 0; i--) {
     296:	243f      	movs	r4, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
     298:	2001      	movs	r0, #1
     29a:	0021      	movs	r1, r4
     29c:	9600      	str	r6, [sp, #0]
     29e:	9701      	str	r7, [sp, #4]
     2a0:	465c      	mov	r4, fp
     2a2:	9403      	str	r4, [sp, #12]
     2a4:	4644      	mov	r4, r8
     2a6:	9405      	str	r4, [sp, #20]
     2a8:	e013      	b.n	2d2 <long_division+0x5a>
     2aa:	2420      	movs	r4, #32
     2ac:	1a64      	subs	r4, r4, r1
     2ae:	0005      	movs	r5, r0
     2b0:	40e5      	lsrs	r5, r4
     2b2:	46a8      	mov	r8, r5
     2b4:	e014      	b.n	2e0 <long_division+0x68>
		if (n & bit_shift) {
			r |= 0x01;
		}

		if (r >= d) {
			r = r - d;
     2b6:	9c00      	ldr	r4, [sp, #0]
     2b8:	9d01      	ldr	r5, [sp, #4]
     2ba:	1b12      	subs	r2, r2, r4
     2bc:	41ab      	sbcs	r3, r5
			q |= bit_shift;
     2be:	465c      	mov	r4, fp
     2c0:	464d      	mov	r5, r9
     2c2:	432c      	orrs	r4, r5
     2c4:	46a3      	mov	fp, r4
     2c6:	9c03      	ldr	r4, [sp, #12]
     2c8:	4645      	mov	r5, r8
     2ca:	432c      	orrs	r4, r5
     2cc:	9403      	str	r4, [sp, #12]
	for (i = 63; i >= 0; i--) {
     2ce:	3901      	subs	r1, #1
     2d0:	d325      	bcc.n	31e <long_division+0xa6>
		bit_shift = (uint64_t)1 << i;
     2d2:	2420      	movs	r4, #32
     2d4:	4264      	negs	r4, r4
     2d6:	190c      	adds	r4, r1, r4
     2d8:	d4e7      	bmi.n	2aa <long_division+0x32>
     2da:	0005      	movs	r5, r0
     2dc:	40a5      	lsls	r5, r4
     2de:	46a8      	mov	r8, r5
     2e0:	0004      	movs	r4, r0
     2e2:	408c      	lsls	r4, r1
     2e4:	46a1      	mov	r9, r4
		r = r << 1;
     2e6:	1892      	adds	r2, r2, r2
     2e8:	415b      	adcs	r3, r3
     2ea:	0014      	movs	r4, r2
     2ec:	001d      	movs	r5, r3
		if (n & bit_shift) {
     2ee:	9e05      	ldr	r6, [sp, #20]
     2f0:	464f      	mov	r7, r9
     2f2:	403e      	ands	r6, r7
     2f4:	46b4      	mov	ip, r6
     2f6:	9e04      	ldr	r6, [sp, #16]
     2f8:	4647      	mov	r7, r8
     2fa:	403e      	ands	r6, r7
     2fc:	46b2      	mov	sl, r6
     2fe:	4666      	mov	r6, ip
     300:	4657      	mov	r7, sl
     302:	433e      	orrs	r6, r7
     304:	d003      	beq.n	30e <long_division+0x96>
			r |= 0x01;
     306:	0006      	movs	r6, r0
     308:	4326      	orrs	r6, r4
     30a:	0032      	movs	r2, r6
     30c:	002b      	movs	r3, r5
		if (r >= d) {
     30e:	9c00      	ldr	r4, [sp, #0]
     310:	9d01      	ldr	r5, [sp, #4]
     312:	429d      	cmp	r5, r3
     314:	d8db      	bhi.n	2ce <long_division+0x56>
     316:	d1ce      	bne.n	2b6 <long_division+0x3e>
     318:	4294      	cmp	r4, r2
     31a:	d8d8      	bhi.n	2ce <long_division+0x56>
     31c:	e7cb      	b.n	2b6 <long_division+0x3e>
     31e:	9b03      	ldr	r3, [sp, #12]
		}
	}

	return q;
}
     320:	4658      	mov	r0, fp
     322:	0019      	movs	r1, r3
     324:	b007      	add	sp, #28
     326:	bc3c      	pop	{r2, r3, r4, r5}
     328:	4690      	mov	r8, r2
     32a:	4699      	mov	r9, r3
     32c:	46a2      	mov	sl, r4
     32e:	46ab      	mov	fp, r5
     330:	bdf0      	pop	{r4, r5, r6, r7, pc}

00000332 <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
     332:	b510      	push	{r4, lr}
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
     334:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     336:	2340      	movs	r3, #64	; 0x40
     338:	2400      	movs	r4, #0
	if (baudrate > (external_clock / 2)) {
     33a:	4281      	cmp	r1, r0
     33c:	d202      	bcs.n	344 <_sercom_get_sync_baud_val+0x12>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
		return STATUS_OK;
	}
}
     33e:	0018      	movs	r0, r3
     340:	bd10      	pop	{r4, pc}
		baud_calculated++;
     342:	001c      	movs	r4, r3
		clock_value = clock_value - baudrate;
     344:	1a09      	subs	r1, r1, r0
		baud_calculated++;
     346:	1c63      	adds	r3, r4, #1
     348:	b29b      	uxth	r3, r3
	while (clock_value >= baudrate) {
     34a:	4288      	cmp	r0, r1
     34c:	d9f9      	bls.n	342 <_sercom_get_sync_baud_val+0x10>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     34e:	2340      	movs	r3, #64	; 0x40
	if (baud_calculated > 0xFF) {
     350:	2cff      	cmp	r4, #255	; 0xff
     352:	d8f4      	bhi.n	33e <_sercom_get_sync_baud_val+0xc>
		*baudvalue = baud_calculated;
     354:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
     356:	2300      	movs	r3, #0
     358:	e7f1      	b.n	33e <_sercom_get_sync_baud_val+0xc>
	...

0000035c <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
     35c:	b5f0      	push	{r4, r5, r6, r7, lr}
     35e:	b083      	sub	sp, #12
     360:	000f      	movs	r7, r1
     362:	0016      	movs	r6, r2
     364:	aa08      	add	r2, sp, #32
     366:	7811      	ldrb	r1, [r2, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
     368:	0004      	movs	r4, r0
     36a:	434c      	muls	r4, r1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     36c:	2240      	movs	r2, #64	; 0x40
	if ((baudrate * sample_num) > peripheral_clock) {
     36e:	42bc      	cmp	r4, r7
     370:	d902      	bls.n	378 <_sercom_get_async_baud_val+0x1c>
		baud_calculated = baud_int | (baud_fp << 13);
	}

	*baudval = baud_calculated;
	return STATUS_OK;
}
     372:	0010      	movs	r0, r2
     374:	b003      	add	sp, #12
     376:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
     378:	2b00      	cmp	r3, #0
     37a:	d114      	bne.n	3a6 <_sercom_get_async_baud_val+0x4a>
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
     37c:	0002      	movs	r2, r0
     37e:	0008      	movs	r0, r1
     380:	2100      	movs	r1, #0
     382:	4c19      	ldr	r4, [pc, #100]	; (3e8 <_sercom_get_async_baud_val+0x8c>)
     384:	47a0      	blx	r4
     386:	0001      	movs	r1, r0
		ratio = long_division(temp1, peripheral_clock);
     388:	003a      	movs	r2, r7
     38a:	2300      	movs	r3, #0
     38c:	2000      	movs	r0, #0
     38e:	4c17      	ldr	r4, [pc, #92]	; (3ec <_sercom_get_async_baud_val+0x90>)
     390:	47a0      	blx	r4
		scale = ((uint64_t)1 << SHIFT) - ratio;
     392:	2200      	movs	r2, #0
     394:	2301      	movs	r3, #1
     396:	1a12      	subs	r2, r2, r0
     398:	418b      	sbcs	r3, r1
		baud_calculated = (65536 * scale) >> SHIFT;
     39a:	0c12      	lsrs	r2, r2, #16
     39c:	041b      	lsls	r3, r3, #16
     39e:	431a      	orrs	r2, r3
	*baudval = baud_calculated;
     3a0:	8032      	strh	r2, [r6, #0]
	return STATUS_OK;
     3a2:	2200      	movs	r2, #0
     3a4:	e7e5      	b.n	372 <_sercom_get_async_baud_val+0x16>
	uint64_t baud_calculated = 0;
     3a6:	2200      	movs	r2, #0
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
     3a8:	2b01      	cmp	r3, #1
     3aa:	d1f9      	bne.n	3a0 <_sercom_get_async_baud_val+0x44>
		temp1 = ((uint64_t)baudrate * sample_num);
     3ac:	000a      	movs	r2, r1
     3ae:	2300      	movs	r3, #0
     3b0:	2100      	movs	r1, #0
     3b2:	4c0d      	ldr	r4, [pc, #52]	; (3e8 <_sercom_get_async_baud_val+0x8c>)
     3b4:	47a0      	blx	r4
     3b6:	0002      	movs	r2, r0
     3b8:	000b      	movs	r3, r1
     3ba:	9200      	str	r2, [sp, #0]
     3bc:	9301      	str	r3, [sp, #4]
		baud_int = long_division( peripheral_clock, temp1);
     3be:	0038      	movs	r0, r7
     3c0:	2100      	movs	r1, #0
     3c2:	4c0a      	ldr	r4, [pc, #40]	; (3ec <_sercom_get_async_baud_val+0x90>)
     3c4:	47a0      	blx	r4
     3c6:	0005      	movs	r5, r0
		if(baud_int > BAUD_INT_MAX) {
     3c8:	2380      	movs	r3, #128	; 0x80
     3ca:	019b      	lsls	r3, r3, #6
				return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     3cc:	2240      	movs	r2, #64	; 0x40
		if(baud_int > BAUD_INT_MAX) {
     3ce:	4298      	cmp	r0, r3
     3d0:	d8cf      	bhi.n	372 <_sercom_get_async_baud_val+0x16>
		temp1 = long_division( 8 * (uint64_t)peripheral_clock, temp1);
     3d2:	0f79      	lsrs	r1, r7, #29
     3d4:	00f8      	lsls	r0, r7, #3
     3d6:	9a00      	ldr	r2, [sp, #0]
     3d8:	9b01      	ldr	r3, [sp, #4]
     3da:	47a0      	blx	r4
		baud_fp = temp1 - 8 * baud_int;
     3dc:	00ea      	lsls	r2, r5, #3
     3de:	1a82      	subs	r2, r0, r2
		baud_calculated = baud_int | (baud_fp << 13);
     3e0:	b2d2      	uxtb	r2, r2
     3e2:	0352      	lsls	r2, r2, #13
     3e4:	432a      	orrs	r2, r5
     3e6:	e7db      	b.n	3a0 <_sercom_get_async_baud_val+0x44>
     3e8:	00002095 	.word	0x00002095
     3ec:	00000279 	.word	0x00000279

000003f0 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
     3f0:	b510      	push	{r4, lr}
     3f2:	b082      	sub	sp, #8
     3f4:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
     3f6:	4b0e      	ldr	r3, [pc, #56]	; (430 <sercom_set_gclk_generator+0x40>)
     3f8:	781b      	ldrb	r3, [r3, #0]
     3fa:	2b00      	cmp	r3, #0
     3fc:	d007      	beq.n	40e <sercom_set_gclk_generator+0x1e>
     3fe:	2900      	cmp	r1, #0
     400:	d105      	bne.n	40e <sercom_set_gclk_generator+0x1e>
		/* Save config */
		_sercom_config.generator_source = generator_source;
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
     402:	4b0b      	ldr	r3, [pc, #44]	; (430 <sercom_set_gclk_generator+0x40>)
     404:	785b      	ldrb	r3, [r3, #1]
     406:	4283      	cmp	r3, r0
     408:	d010      	beq.n	42c <sercom_set_gclk_generator+0x3c>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
     40a:	201d      	movs	r0, #29
     40c:	e00c      	b.n	428 <sercom_set_gclk_generator+0x38>
		gclk_chan_conf.source_generator = generator_source;
     40e:	a901      	add	r1, sp, #4
     410:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
     412:	2013      	movs	r0, #19
     414:	4b07      	ldr	r3, [pc, #28]	; (434 <sercom_set_gclk_generator+0x44>)
     416:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
     418:	2013      	movs	r0, #19
     41a:	4b07      	ldr	r3, [pc, #28]	; (438 <sercom_set_gclk_generator+0x48>)
     41c:	4798      	blx	r3
		_sercom_config.generator_source = generator_source;
     41e:	4b04      	ldr	r3, [pc, #16]	; (430 <sercom_set_gclk_generator+0x40>)
     420:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
     422:	2201      	movs	r2, #1
     424:	701a      	strb	r2, [r3, #0]
		return STATUS_OK;
     426:	2000      	movs	r0, #0
}
     428:	b002      	add	sp, #8
     42a:	bd10      	pop	{r4, pc}
		return STATUS_OK;
     42c:	2000      	movs	r0, #0
     42e:	e7fb      	b.n	428 <sercom_set_gclk_generator+0x38>
     430:	20000098 	.word	0x20000098
     434:	00001261 	.word	0x00001261
     438:	000011d5 	.word	0x000011d5

0000043c <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
     43c:	4b40      	ldr	r3, [pc, #256]	; (540 <_sercom_get_default_pad+0x104>)
     43e:	4298      	cmp	r0, r3
     440:	d031      	beq.n	4a6 <_sercom_get_default_pad+0x6a>
     442:	d90a      	bls.n	45a <_sercom_get_default_pad+0x1e>
     444:	4b3f      	ldr	r3, [pc, #252]	; (544 <_sercom_get_default_pad+0x108>)
     446:	4298      	cmp	r0, r3
     448:	d04d      	beq.n	4e6 <_sercom_get_default_pad+0xaa>
     44a:	4b3f      	ldr	r3, [pc, #252]	; (548 <_sercom_get_default_pad+0x10c>)
     44c:	4298      	cmp	r0, r3
     44e:	d05a      	beq.n	506 <_sercom_get_default_pad+0xca>
     450:	4b3e      	ldr	r3, [pc, #248]	; (54c <_sercom_get_default_pad+0x110>)
     452:	4298      	cmp	r0, r3
     454:	d037      	beq.n	4c6 <_sercom_get_default_pad+0x8a>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
	}

	Assert(false);
	return 0;
     456:	2000      	movs	r0, #0
}
     458:	4770      	bx	lr
	switch ((uintptr_t)sercom_module) {
     45a:	4b3d      	ldr	r3, [pc, #244]	; (550 <_sercom_get_default_pad+0x114>)
     45c:	4298      	cmp	r0, r3
     45e:	d00c      	beq.n	47a <_sercom_get_default_pad+0x3e>
     460:	4b3c      	ldr	r3, [pc, #240]	; (554 <_sercom_get_default_pad+0x118>)
     462:	4298      	cmp	r0, r3
     464:	d1f7      	bne.n	456 <_sercom_get_default_pad+0x1a>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     466:	2901      	cmp	r1, #1
     468:	d017      	beq.n	49a <_sercom_get_default_pad+0x5e>
     46a:	2900      	cmp	r1, #0
     46c:	d05d      	beq.n	52a <_sercom_get_default_pad+0xee>
     46e:	2902      	cmp	r1, #2
     470:	d015      	beq.n	49e <_sercom_get_default_pad+0x62>
     472:	2903      	cmp	r1, #3
     474:	d015      	beq.n	4a2 <_sercom_get_default_pad+0x66>
	return 0;
     476:	2000      	movs	r0, #0
     478:	e7ee      	b.n	458 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     47a:	2901      	cmp	r1, #1
     47c:	d007      	beq.n	48e <_sercom_get_default_pad+0x52>
     47e:	2900      	cmp	r1, #0
     480:	d051      	beq.n	526 <_sercom_get_default_pad+0xea>
     482:	2902      	cmp	r1, #2
     484:	d005      	beq.n	492 <_sercom_get_default_pad+0x56>
     486:	2903      	cmp	r1, #3
     488:	d005      	beq.n	496 <_sercom_get_default_pad+0x5a>
	return 0;
     48a:	2000      	movs	r0, #0
     48c:	e7e4      	b.n	458 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     48e:	4832      	ldr	r0, [pc, #200]	; (558 <_sercom_get_default_pad+0x11c>)
     490:	e7e2      	b.n	458 <_sercom_get_default_pad+0x1c>
     492:	4832      	ldr	r0, [pc, #200]	; (55c <_sercom_get_default_pad+0x120>)
     494:	e7e0      	b.n	458 <_sercom_get_default_pad+0x1c>
     496:	4832      	ldr	r0, [pc, #200]	; (560 <_sercom_get_default_pad+0x124>)
     498:	e7de      	b.n	458 <_sercom_get_default_pad+0x1c>
     49a:	4832      	ldr	r0, [pc, #200]	; (564 <_sercom_get_default_pad+0x128>)
     49c:	e7dc      	b.n	458 <_sercom_get_default_pad+0x1c>
     49e:	4832      	ldr	r0, [pc, #200]	; (568 <_sercom_get_default_pad+0x12c>)
     4a0:	e7da      	b.n	458 <_sercom_get_default_pad+0x1c>
     4a2:	4832      	ldr	r0, [pc, #200]	; (56c <_sercom_get_default_pad+0x130>)
     4a4:	e7d8      	b.n	458 <_sercom_get_default_pad+0x1c>
     4a6:	2901      	cmp	r1, #1
     4a8:	d007      	beq.n	4ba <_sercom_get_default_pad+0x7e>
     4aa:	2900      	cmp	r1, #0
     4ac:	d03f      	beq.n	52e <_sercom_get_default_pad+0xf2>
     4ae:	2902      	cmp	r1, #2
     4b0:	d005      	beq.n	4be <_sercom_get_default_pad+0x82>
     4b2:	2903      	cmp	r1, #3
     4b4:	d005      	beq.n	4c2 <_sercom_get_default_pad+0x86>
	return 0;
     4b6:	2000      	movs	r0, #0
     4b8:	e7ce      	b.n	458 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     4ba:	482d      	ldr	r0, [pc, #180]	; (570 <_sercom_get_default_pad+0x134>)
     4bc:	e7cc      	b.n	458 <_sercom_get_default_pad+0x1c>
     4be:	482d      	ldr	r0, [pc, #180]	; (574 <_sercom_get_default_pad+0x138>)
     4c0:	e7ca      	b.n	458 <_sercom_get_default_pad+0x1c>
     4c2:	482d      	ldr	r0, [pc, #180]	; (578 <_sercom_get_default_pad+0x13c>)
     4c4:	e7c8      	b.n	458 <_sercom_get_default_pad+0x1c>
     4c6:	2901      	cmp	r1, #1
     4c8:	d007      	beq.n	4da <_sercom_get_default_pad+0x9e>
     4ca:	2900      	cmp	r1, #0
     4cc:	d031      	beq.n	532 <_sercom_get_default_pad+0xf6>
     4ce:	2902      	cmp	r1, #2
     4d0:	d005      	beq.n	4de <_sercom_get_default_pad+0xa2>
     4d2:	2903      	cmp	r1, #3
     4d4:	d005      	beq.n	4e2 <_sercom_get_default_pad+0xa6>
	return 0;
     4d6:	2000      	movs	r0, #0
     4d8:	e7be      	b.n	458 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     4da:	4828      	ldr	r0, [pc, #160]	; (57c <_sercom_get_default_pad+0x140>)
     4dc:	e7bc      	b.n	458 <_sercom_get_default_pad+0x1c>
     4de:	4828      	ldr	r0, [pc, #160]	; (580 <_sercom_get_default_pad+0x144>)
     4e0:	e7ba      	b.n	458 <_sercom_get_default_pad+0x1c>
     4e2:	4828      	ldr	r0, [pc, #160]	; (584 <_sercom_get_default_pad+0x148>)
     4e4:	e7b8      	b.n	458 <_sercom_get_default_pad+0x1c>
     4e6:	2901      	cmp	r1, #1
     4e8:	d007      	beq.n	4fa <_sercom_get_default_pad+0xbe>
     4ea:	2900      	cmp	r1, #0
     4ec:	d023      	beq.n	536 <_sercom_get_default_pad+0xfa>
     4ee:	2902      	cmp	r1, #2
     4f0:	d005      	beq.n	4fe <_sercom_get_default_pad+0xc2>
     4f2:	2903      	cmp	r1, #3
     4f4:	d005      	beq.n	502 <_sercom_get_default_pad+0xc6>
	return 0;
     4f6:	2000      	movs	r0, #0
     4f8:	e7ae      	b.n	458 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     4fa:	4823      	ldr	r0, [pc, #140]	; (588 <_sercom_get_default_pad+0x14c>)
     4fc:	e7ac      	b.n	458 <_sercom_get_default_pad+0x1c>
     4fe:	4823      	ldr	r0, [pc, #140]	; (58c <_sercom_get_default_pad+0x150>)
     500:	e7aa      	b.n	458 <_sercom_get_default_pad+0x1c>
     502:	4823      	ldr	r0, [pc, #140]	; (590 <_sercom_get_default_pad+0x154>)
     504:	e7a8      	b.n	458 <_sercom_get_default_pad+0x1c>
     506:	2901      	cmp	r1, #1
     508:	d007      	beq.n	51a <_sercom_get_default_pad+0xde>
     50a:	2900      	cmp	r1, #0
     50c:	d015      	beq.n	53a <_sercom_get_default_pad+0xfe>
     50e:	2902      	cmp	r1, #2
     510:	d005      	beq.n	51e <_sercom_get_default_pad+0xe2>
     512:	2903      	cmp	r1, #3
     514:	d005      	beq.n	522 <_sercom_get_default_pad+0xe6>
	return 0;
     516:	2000      	movs	r0, #0
     518:	e79e      	b.n	458 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     51a:	481e      	ldr	r0, [pc, #120]	; (594 <_sercom_get_default_pad+0x158>)
     51c:	e79c      	b.n	458 <_sercom_get_default_pad+0x1c>
     51e:	481e      	ldr	r0, [pc, #120]	; (598 <_sercom_get_default_pad+0x15c>)
     520:	e79a      	b.n	458 <_sercom_get_default_pad+0x1c>
     522:	481e      	ldr	r0, [pc, #120]	; (59c <_sercom_get_default_pad+0x160>)
     524:	e798      	b.n	458 <_sercom_get_default_pad+0x1c>
     526:	481e      	ldr	r0, [pc, #120]	; (5a0 <_sercom_get_default_pad+0x164>)
     528:	e796      	b.n	458 <_sercom_get_default_pad+0x1c>
     52a:	2003      	movs	r0, #3
     52c:	e794      	b.n	458 <_sercom_get_default_pad+0x1c>
     52e:	481d      	ldr	r0, [pc, #116]	; (5a4 <_sercom_get_default_pad+0x168>)
     530:	e792      	b.n	458 <_sercom_get_default_pad+0x1c>
     532:	481d      	ldr	r0, [pc, #116]	; (5a8 <_sercom_get_default_pad+0x16c>)
     534:	e790      	b.n	458 <_sercom_get_default_pad+0x1c>
     536:	481d      	ldr	r0, [pc, #116]	; (5ac <_sercom_get_default_pad+0x170>)
     538:	e78e      	b.n	458 <_sercom_get_default_pad+0x1c>
     53a:	481d      	ldr	r0, [pc, #116]	; (5b0 <_sercom_get_default_pad+0x174>)
     53c:	e78c      	b.n	458 <_sercom_get_default_pad+0x1c>
     53e:	46c0      	nop			; (mov r8, r8)
     540:	42001000 	.word	0x42001000
     544:	42001800 	.word	0x42001800
     548:	42001c00 	.word	0x42001c00
     54c:	42001400 	.word	0x42001400
     550:	42000800 	.word	0x42000800
     554:	42000c00 	.word	0x42000c00
     558:	00050003 	.word	0x00050003
     55c:	00060003 	.word	0x00060003
     560:	00070003 	.word	0x00070003
     564:	00010003 	.word	0x00010003
     568:	001e0003 	.word	0x001e0003
     56c:	001f0003 	.word	0x001f0003
     570:	00090003 	.word	0x00090003
     574:	000a0003 	.word	0x000a0003
     578:	000b0003 	.word	0x000b0003
     57c:	00110003 	.word	0x00110003
     580:	00120003 	.word	0x00120003
     584:	00130003 	.word	0x00130003
     588:	000d0003 	.word	0x000d0003
     58c:	000e0003 	.word	0x000e0003
     590:	000f0003 	.word	0x000f0003
     594:	00170003 	.word	0x00170003
     598:	00180003 	.word	0x00180003
     59c:	00190003 	.word	0x00190003
     5a0:	00040003 	.word	0x00040003
     5a4:	00080003 	.word	0x00080003
     5a8:	00100003 	.word	0x00100003
     5ac:	000c0003 	.word	0x000c0003
     5b0:	00160003 	.word	0x00160003

000005b4 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
     5b4:	b530      	push	{r4, r5, lr}
     5b6:	b087      	sub	sp, #28
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
     5b8:	4b0b      	ldr	r3, [pc, #44]	; (5e8 <_sercom_get_sercom_inst_index+0x34>)
     5ba:	466a      	mov	r2, sp
     5bc:	cb32      	ldmia	r3!, {r1, r4, r5}
     5be:	c232      	stmia	r2!, {r1, r4, r5}
     5c0:	cb32      	ldmia	r3!, {r1, r4, r5}
     5c2:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
     5c4:	9b00      	ldr	r3, [sp, #0]
     5c6:	4283      	cmp	r3, r0
     5c8:	d00b      	beq.n	5e2 <_sercom_get_sercom_inst_index+0x2e>
     5ca:	2301      	movs	r3, #1
     5cc:	009a      	lsls	r2, r3, #2
     5ce:	4669      	mov	r1, sp
     5d0:	5852      	ldr	r2, [r2, r1]
     5d2:	4282      	cmp	r2, r0
     5d4:	d006      	beq.n	5e4 <_sercom_get_sercom_inst_index+0x30>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     5d6:	3301      	adds	r3, #1
     5d8:	2b06      	cmp	r3, #6
     5da:	d1f7      	bne.n	5cc <_sercom_get_sercom_inst_index+0x18>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
     5dc:	2000      	movs	r0, #0
}
     5de:	b007      	add	sp, #28
     5e0:	bd30      	pop	{r4, r5, pc}
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     5e2:	2300      	movs	r3, #0
			return i;
     5e4:	b2d8      	uxtb	r0, r3
     5e6:	e7fa      	b.n	5de <_sercom_get_sercom_inst_index+0x2a>
     5e8:	00003138 	.word	0x00003138

000005ec <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
     5ec:	4770      	bx	lr
	...

000005f0 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
     5f0:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
     5f2:	4b0a      	ldr	r3, [pc, #40]	; (61c <_sercom_set_handler+0x2c>)
     5f4:	781b      	ldrb	r3, [r3, #0]
     5f6:	2b00      	cmp	r3, #0
     5f8:	d10c      	bne.n	614 <_sercom_set_handler+0x24>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
     5fa:	4f09      	ldr	r7, [pc, #36]	; (620 <_sercom_set_handler+0x30>)
     5fc:	4e09      	ldr	r6, [pc, #36]	; (624 <_sercom_set_handler+0x34>)
			_sercom_instances[i] = NULL;
     5fe:	4d0a      	ldr	r5, [pc, #40]	; (628 <_sercom_set_handler+0x38>)
     600:	2400      	movs	r4, #0
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
     602:	51de      	str	r6, [r3, r7]
			_sercom_instances[i] = NULL;
     604:	195a      	adds	r2, r3, r5
     606:	6014      	str	r4, [r2, #0]
     608:	3304      	adds	r3, #4
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     60a:	2b18      	cmp	r3, #24
     60c:	d1f9      	bne.n	602 <_sercom_set_handler+0x12>
		}

		_handler_table_initialized = true;
     60e:	2201      	movs	r2, #1
     610:	4b02      	ldr	r3, [pc, #8]	; (61c <_sercom_set_handler+0x2c>)
     612:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
     614:	0080      	lsls	r0, r0, #2
     616:	4b02      	ldr	r3, [pc, #8]	; (620 <_sercom_set_handler+0x30>)
     618:	50c1      	str	r1, [r0, r3]
}
     61a:	bdf0      	pop	{r4, r5, r6, r7, pc}
     61c:	2000009a 	.word	0x2000009a
     620:	2000009c 	.word	0x2000009c
     624:	000005ed 	.word	0x000005ed
     628:	200000d8 	.word	0x200000d8

0000062c <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
     62c:	b500      	push	{lr}
     62e:	b083      	sub	sp, #12
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
     630:	2309      	movs	r3, #9
     632:	466a      	mov	r2, sp
     634:	7013      	strb	r3, [r2, #0]
     636:	3301      	adds	r3, #1
     638:	7053      	strb	r3, [r2, #1]
     63a:	3301      	adds	r3, #1
     63c:	7093      	strb	r3, [r2, #2]
     63e:	3301      	adds	r3, #1
     640:	70d3      	strb	r3, [r2, #3]
     642:	3301      	adds	r3, #1
     644:	7113      	strb	r3, [r2, #4]
     646:	3301      	adds	r3, #1
     648:	7153      	strb	r3, [r2, #5]
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
     64a:	4b03      	ldr	r3, [pc, #12]	; (658 <_sercom_get_interrupt_vector+0x2c>)
     64c:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
     64e:	466b      	mov	r3, sp
     650:	5618      	ldrsb	r0, [r3, r0]
}
     652:	b003      	add	sp, #12
     654:	bd00      	pop	{pc}
     656:	46c0      	nop			; (mov r8, r8)
     658:	000005b5 	.word	0x000005b5

0000065c <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
     65c:	b510      	push	{r4, lr}
     65e:	4b02      	ldr	r3, [pc, #8]	; (668 <SERCOM0_Handler+0xc>)
     660:	681b      	ldr	r3, [r3, #0]
     662:	2000      	movs	r0, #0
     664:	4798      	blx	r3
     666:	bd10      	pop	{r4, pc}
     668:	2000009c 	.word	0x2000009c

0000066c <SERCOM1_Handler>:
     66c:	b510      	push	{r4, lr}
     66e:	4b02      	ldr	r3, [pc, #8]	; (678 <SERCOM1_Handler+0xc>)
     670:	685b      	ldr	r3, [r3, #4]
     672:	2001      	movs	r0, #1
     674:	4798      	blx	r3
     676:	bd10      	pop	{r4, pc}
     678:	2000009c 	.word	0x2000009c

0000067c <SERCOM2_Handler>:
     67c:	b510      	push	{r4, lr}
     67e:	4b02      	ldr	r3, [pc, #8]	; (688 <SERCOM2_Handler+0xc>)
     680:	689b      	ldr	r3, [r3, #8]
     682:	2002      	movs	r0, #2
     684:	4798      	blx	r3
     686:	bd10      	pop	{r4, pc}
     688:	2000009c 	.word	0x2000009c

0000068c <SERCOM3_Handler>:
     68c:	b510      	push	{r4, lr}
     68e:	4b02      	ldr	r3, [pc, #8]	; (698 <SERCOM3_Handler+0xc>)
     690:	68db      	ldr	r3, [r3, #12]
     692:	2003      	movs	r0, #3
     694:	4798      	blx	r3
     696:	bd10      	pop	{r4, pc}
     698:	2000009c 	.word	0x2000009c

0000069c <SERCOM4_Handler>:
     69c:	b510      	push	{r4, lr}
     69e:	4b02      	ldr	r3, [pc, #8]	; (6a8 <SERCOM4_Handler+0xc>)
     6a0:	691b      	ldr	r3, [r3, #16]
     6a2:	2004      	movs	r0, #4
     6a4:	4798      	blx	r3
     6a6:	bd10      	pop	{r4, pc}
     6a8:	2000009c 	.word	0x2000009c

000006ac <SERCOM5_Handler>:
     6ac:	b510      	push	{r4, lr}
     6ae:	4b02      	ldr	r3, [pc, #8]	; (6b8 <SERCOM5_Handler+0xc>)
     6b0:	695b      	ldr	r3, [r3, #20]
     6b2:	2005      	movs	r0, #5
     6b4:	4798      	blx	r3
     6b6:	bd10      	pop	{r4, pc}
     6b8:	2000009c 	.word	0x2000009c

000006bc <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
     6bc:	b5f0      	push	{r4, r5, r6, r7, lr}
     6be:	46de      	mov	lr, fp
     6c0:	4657      	mov	r7, sl
     6c2:	464e      	mov	r6, r9
     6c4:	4645      	mov	r5, r8
     6c6:	b5e0      	push	{r5, r6, r7, lr}
     6c8:	b091      	sub	sp, #68	; 0x44
     6ca:	0005      	movs	r5, r0
     6cc:	000c      	movs	r4, r1
     6ce:	0016      	movs	r6, r2
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
     6d0:	6029      	str	r1, [r5, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     6d2:	0008      	movs	r0, r1
     6d4:	4bba      	ldr	r3, [pc, #744]	; (9c0 <usart_init+0x304>)
     6d6:	4798      	blx	r3
     6d8:	0002      	movs	r2, r0
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
     6da:	6823      	ldr	r3, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
     6dc:	2005      	movs	r0, #5
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
     6de:	07db      	lsls	r3, r3, #31
     6e0:	d506      	bpl.n	6f0 <usart_init+0x34>
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
	_sercom_instances[instance_index] = module;
#endif

	return status_code;
}
     6e2:	b011      	add	sp, #68	; 0x44
     6e4:	bc3c      	pop	{r2, r3, r4, r5}
     6e6:	4690      	mov	r8, r2
     6e8:	4699      	mov	r9, r3
     6ea:	46a2      	mov	sl, r4
     6ec:	46ab      	mov	fp, r5
     6ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
     6f0:	6823      	ldr	r3, [r4, #0]
		return STATUS_ERR_DENIED;
     6f2:	3017      	adds	r0, #23
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
     6f4:	079b      	lsls	r3, r3, #30
     6f6:	d4f4      	bmi.n	6e2 <usart_init+0x26>
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     6f8:	49b2      	ldr	r1, [pc, #712]	; (9c4 <usart_init+0x308>)
     6fa:	6a08      	ldr	r0, [r1, #32]
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
     6fc:	1c97      	adds	r7, r2, #2
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
     6fe:	2301      	movs	r3, #1
     700:	40bb      	lsls	r3, r7
     702:	4303      	orrs	r3, r0
     704:	620b      	str	r3, [r1, #32]
	gclk_chan_conf.source_generator = config->generator_source;
     706:	a90f      	add	r1, sp, #60	; 0x3c
     708:	272d      	movs	r7, #45	; 0x2d
     70a:	5df3      	ldrb	r3, [r6, r7]
     70c:	700b      	strb	r3, [r1, #0]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     70e:	3214      	adds	r2, #20
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
     710:	b2d3      	uxtb	r3, r2
     712:	9302      	str	r3, [sp, #8]
     714:	0018      	movs	r0, r3
     716:	4bac      	ldr	r3, [pc, #688]	; (9c8 <usart_init+0x30c>)
     718:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
     71a:	9802      	ldr	r0, [sp, #8]
     71c:	4bab      	ldr	r3, [pc, #684]	; (9cc <usart_init+0x310>)
     71e:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
     720:	5df0      	ldrb	r0, [r6, r7]
     722:	2100      	movs	r1, #0
     724:	4baa      	ldr	r3, [pc, #680]	; (9d0 <usart_init+0x314>)
     726:	4798      	blx	r3
	module->character_size = config->character_size;
     728:	7af3      	ldrb	r3, [r6, #11]
     72a:	716b      	strb	r3, [r5, #5]
	module->receiver_enabled = config->receiver_enable;
     72c:	2324      	movs	r3, #36	; 0x24
     72e:	5cf3      	ldrb	r3, [r6, r3]
     730:	71ab      	strb	r3, [r5, #6]
	module->transmitter_enabled = config->transmitter_enable;
     732:	2325      	movs	r3, #37	; 0x25
     734:	5cf3      	ldrb	r3, [r6, r3]
     736:	71eb      	strb	r3, [r5, #7]
	module->lin_slave_enabled = config->lin_slave_enable;
     738:	7ef3      	ldrb	r3, [r6, #27]
     73a:	722b      	strb	r3, [r5, #8]
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
     73c:	7f33      	ldrb	r3, [r6, #28]
     73e:	726b      	strb	r3, [r5, #9]
	SercomUsart *const usart_hw = &(module->hw->USART);
     740:	682b      	ldr	r3, [r5, #0]
     742:	4698      	mov	r8, r3
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     744:	0018      	movs	r0, r3
     746:	4b9e      	ldr	r3, [pc, #632]	; (9c0 <usart_init+0x304>)
     748:	4798      	blx	r3
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     74a:	3014      	adds	r0, #20
	uint16_t baud  = 0;
     74c:	2200      	movs	r2, #0
     74e:	230e      	movs	r3, #14
     750:	a906      	add	r1, sp, #24
     752:	468c      	mov	ip, r1
     754:	4463      	add	r3, ip
     756:	801a      	strh	r2, [r3, #0]
	switch (config->sample_rate) {
     758:	8a32      	ldrh	r2, [r6, #16]
     75a:	9202      	str	r2, [sp, #8]
     75c:	2380      	movs	r3, #128	; 0x80
     75e:	01db      	lsls	r3, r3, #7
     760:	429a      	cmp	r2, r3
     762:	d100      	bne.n	766 <usart_init+0xaa>
     764:	e09a      	b.n	89c <usart_init+0x1e0>
     766:	d90f      	bls.n	788 <usart_init+0xcc>
     768:	23c0      	movs	r3, #192	; 0xc0
     76a:	01db      	lsls	r3, r3, #7
     76c:	9a02      	ldr	r2, [sp, #8]
     76e:	429a      	cmp	r2, r3
     770:	d100      	bne.n	774 <usart_init+0xb8>
     772:	e08e      	b.n	892 <usart_init+0x1d6>
     774:	2380      	movs	r3, #128	; 0x80
     776:	021b      	lsls	r3, r3, #8
     778:	429a      	cmp	r2, r3
     77a:	d000      	beq.n	77e <usart_init+0xc2>
     77c:	e11b      	b.n	9b6 <usart_init+0x2fa>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
     77e:	2303      	movs	r3, #3
     780:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
     782:	2300      	movs	r3, #0
     784:	9307      	str	r3, [sp, #28]
     786:	e008      	b.n	79a <usart_init+0xde>
	switch (config->sample_rate) {
     788:	2380      	movs	r3, #128	; 0x80
     78a:	019b      	lsls	r3, r3, #6
     78c:	429a      	cmp	r2, r3
     78e:	d000      	beq.n	792 <usart_init+0xd6>
     790:	e111      	b.n	9b6 <usart_init+0x2fa>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
     792:	2310      	movs	r3, #16
     794:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
     796:	3b0f      	subs	r3, #15
     798:	9307      	str	r3, [sp, #28]
	ctrla = (uint32_t)config->data_order |
     79a:	6833      	ldr	r3, [r6, #0]
     79c:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
     79e:	68f3      	ldr	r3, [r6, #12]
     7a0:	469b      	mov	fp, r3
		config->sample_adjustment |
     7a2:	6973      	ldr	r3, [r6, #20]
     7a4:	9303      	str	r3, [sp, #12]
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
     7a6:	7e33      	ldrb	r3, [r6, #24]
     7a8:	9304      	str	r3, [sp, #16]
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
     7aa:	2326      	movs	r3, #38	; 0x26
     7ac:	5cf3      	ldrb	r3, [r6, r3]
     7ae:	469a      	mov	sl, r3
	transfer_mode = (uint32_t)config->transfer_mode;
     7b0:	6873      	ldr	r3, [r6, #4]
     7b2:	4699      	mov	r9, r3
	switch (transfer_mode)
     7b4:	2b00      	cmp	r3, #0
     7b6:	d100      	bne.n	7ba <usart_init+0xfe>
     7b8:	e09c      	b.n	8f4 <usart_init+0x238>
     7ba:	2380      	movs	r3, #128	; 0x80
     7bc:	055b      	lsls	r3, r3, #21
     7be:	4599      	cmp	r9, r3
     7c0:	d100      	bne.n	7c4 <usart_init+0x108>
     7c2:	e080      	b.n	8c6 <usart_init+0x20a>
	if(config->encoding_format_enable) {
     7c4:	7e73      	ldrb	r3, [r6, #25]
     7c6:	2b00      	cmp	r3, #0
     7c8:	d002      	beq.n	7d0 <usart_init+0x114>
		usart_hw->RXPL.reg = config->receive_pulse_length;
     7ca:	7eb3      	ldrb	r3, [r6, #26]
     7cc:	4642      	mov	r2, r8
     7ce:	7393      	strb	r3, [r2, #14]
	usart_hw->BAUD.reg = baud;
     7d0:	230e      	movs	r3, #14
     7d2:	aa06      	add	r2, sp, #24
     7d4:	4694      	mov	ip, r2
     7d6:	4463      	add	r3, ip
     7d8:	881b      	ldrh	r3, [r3, #0]
     7da:	4642      	mov	r2, r8
     7dc:	8193      	strh	r3, [r2, #12]
	ctrla |= transfer_mode;
     7de:	9b05      	ldr	r3, [sp, #20]
     7e0:	465a      	mov	r2, fp
     7e2:	4313      	orrs	r3, r2
     7e4:	9a03      	ldr	r2, [sp, #12]
     7e6:	4313      	orrs	r3, r2
     7e8:	464a      	mov	r2, r9
     7ea:	4313      	orrs	r3, r2
     7ec:	9f02      	ldr	r7, [sp, #8]
     7ee:	431f      	orrs	r7, r3
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
     7f0:	9b04      	ldr	r3, [sp, #16]
     7f2:	021b      	lsls	r3, r3, #8
	ctrla |= transfer_mode;
     7f4:	431f      	orrs	r7, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
     7f6:	4653      	mov	r3, sl
     7f8:	075b      	lsls	r3, r3, #29
	ctrla |= transfer_mode;
     7fa:	431f      	orrs	r7, r3
	if (config->use_external_clock == false) {
     7fc:	2327      	movs	r3, #39	; 0x27
     7fe:	5cf3      	ldrb	r3, [r6, r3]
     800:	2b00      	cmp	r3, #0
     802:	d101      	bne.n	808 <usart_init+0x14c>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
     804:	3304      	adds	r3, #4
     806:	431f      	orrs	r7, r3
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
     808:	7e73      	ldrb	r3, [r6, #25]
     80a:	029b      	lsls	r3, r3, #10
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
     80c:	7f32      	ldrb	r2, [r6, #28]
     80e:	0252      	lsls	r2, r2, #9
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
     810:	4313      	orrs	r3, r2
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
     812:	7f72      	ldrb	r2, [r6, #29]
     814:	0212      	lsls	r2, r2, #8
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
     816:	4313      	orrs	r3, r2
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
     818:	2224      	movs	r2, #36	; 0x24
     81a:	5cb2      	ldrb	r2, [r6, r2]
     81c:	0452      	lsls	r2, r2, #17
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
     81e:	4313      	orrs	r3, r2
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
     820:	2225      	movs	r2, #37	; 0x25
     822:	5cb2      	ldrb	r2, [r6, r2]
     824:	0412      	lsls	r2, r2, #16
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
     826:	4313      	orrs	r3, r2
	ctrlb |= (uint32_t)config->character_size;
     828:	7ab1      	ldrb	r1, [r6, #10]
     82a:	7af2      	ldrb	r2, [r6, #11]
     82c:	4311      	orrs	r1, r2
     82e:	4319      	orrs	r1, r3
	if (config->parity != USART_PARITY_NONE) {
     830:	8933      	ldrh	r3, [r6, #8]
     832:	2bff      	cmp	r3, #255	; 0xff
     834:	d100      	bne.n	838 <usart_init+0x17c>
     836:	e081      	b.n	93c <usart_init+0x280>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
     838:	2280      	movs	r2, #128	; 0x80
     83a:	0452      	lsls	r2, r2, #17
     83c:	4317      	orrs	r7, r2
		ctrlb |= config->parity;
     83e:	4319      	orrs	r1, r3
	if (config->run_in_standby || system_is_debugger_present()) {
     840:	232c      	movs	r3, #44	; 0x2c
     842:	5cf3      	ldrb	r3, [r6, r3]
     844:	2b00      	cmp	r3, #0
     846:	d103      	bne.n	850 <usart_init+0x194>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
     848:	4b62      	ldr	r3, [pc, #392]	; (9d4 <usart_init+0x318>)
     84a:	789b      	ldrb	r3, [r3, #2]
     84c:	079b      	lsls	r3, r3, #30
     84e:	d501      	bpl.n	854 <usart_init+0x198>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
     850:	2380      	movs	r3, #128	; 0x80
     852:	431f      	orrs	r7, r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
     854:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     856:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
     858:	2b00      	cmp	r3, #0
     85a:	d1fc      	bne.n	856 <usart_init+0x19a>
	usart_hw->CTRLB.reg = ctrlb;
     85c:	4643      	mov	r3, r8
     85e:	6059      	str	r1, [r3, #4]
	SercomUsart *const usart_hw = &(module->hw->USART);
     860:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
     862:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
     864:	2b00      	cmp	r3, #0
     866:	d1fc      	bne.n	862 <usart_init+0x1a6>
	usart_hw->CTRLA.reg = ctrla;
     868:	4643      	mov	r3, r8
     86a:	601f      	str	r7, [r3, #0]
     86c:	ab0e      	add	r3, sp, #56	; 0x38
     86e:	2280      	movs	r2, #128	; 0x80
     870:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     872:	2200      	movs	r2, #0
     874:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     876:	70da      	strb	r2, [r3, #3]
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
     878:	709a      	strb	r2, [r3, #2]
	uint32_t pad_pinmuxes[] = {
     87a:	6b33      	ldr	r3, [r6, #48]	; 0x30
     87c:	930a      	str	r3, [sp, #40]	; 0x28
     87e:	6b73      	ldr	r3, [r6, #52]	; 0x34
     880:	930b      	str	r3, [sp, #44]	; 0x2c
     882:	6bb3      	ldr	r3, [r6, #56]	; 0x38
     884:	930c      	str	r3, [sp, #48]	; 0x30
     886:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
     888:	9302      	str	r3, [sp, #8]
     88a:	930d      	str	r3, [sp, #52]	; 0x34
     88c:	2700      	movs	r7, #0
		uint32_t current_pinmux = pad_pinmuxes[pad];
     88e:	ae0a      	add	r6, sp, #40	; 0x28
     890:	e063      	b.n	95a <usart_init+0x29e>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
     892:	2308      	movs	r3, #8
     894:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
     896:	3b07      	subs	r3, #7
     898:	9307      	str	r3, [sp, #28]
     89a:	e77e      	b.n	79a <usart_init+0xde>
	ctrla = (uint32_t)config->data_order |
     89c:	6833      	ldr	r3, [r6, #0]
     89e:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
     8a0:	68f3      	ldr	r3, [r6, #12]
     8a2:	469b      	mov	fp, r3
		config->sample_adjustment |
     8a4:	6973      	ldr	r3, [r6, #20]
     8a6:	9303      	str	r3, [sp, #12]
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
     8a8:	7e33      	ldrb	r3, [r6, #24]
     8aa:	9304      	str	r3, [sp, #16]
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
     8ac:	2326      	movs	r3, #38	; 0x26
     8ae:	5cf3      	ldrb	r3, [r6, r3]
     8b0:	469a      	mov	sl, r3
	transfer_mode = (uint32_t)config->transfer_mode;
     8b2:	6873      	ldr	r3, [r6, #4]
     8b4:	4699      	mov	r9, r3
	switch (transfer_mode)
     8b6:	2b00      	cmp	r3, #0
     8b8:	d018      	beq.n	8ec <usart_init+0x230>
     8ba:	2380      	movs	r3, #128	; 0x80
     8bc:	055b      	lsls	r3, r3, #21
     8be:	4599      	cmp	r9, r3
     8c0:	d001      	beq.n	8c6 <usart_init+0x20a>
	enum status_code status_code = STATUS_OK;
     8c2:	2000      	movs	r0, #0
     8c4:	e025      	b.n	912 <usart_init+0x256>
			if (!config->use_external_clock) {
     8c6:	2327      	movs	r3, #39	; 0x27
     8c8:	5cf3      	ldrb	r3, [r6, r3]
     8ca:	2b00      	cmp	r3, #0
     8cc:	d000      	beq.n	8d0 <usart_init+0x214>
     8ce:	e779      	b.n	7c4 <usart_init+0x108>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
     8d0:	6a33      	ldr	r3, [r6, #32]
     8d2:	001f      	movs	r7, r3
     8d4:	b2c0      	uxtb	r0, r0
     8d6:	4b40      	ldr	r3, [pc, #256]	; (9d8 <usart_init+0x31c>)
     8d8:	4798      	blx	r3
     8da:	0001      	movs	r1, r0
     8dc:	220e      	movs	r2, #14
     8de:	ab06      	add	r3, sp, #24
     8e0:	469c      	mov	ip, r3
     8e2:	4462      	add	r2, ip
     8e4:	0038      	movs	r0, r7
     8e6:	4b3d      	ldr	r3, [pc, #244]	; (9dc <usart_init+0x320>)
     8e8:	4798      	blx	r3
     8ea:	e012      	b.n	912 <usart_init+0x256>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
     8ec:	2308      	movs	r3, #8
     8ee:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
     8f0:	2300      	movs	r3, #0
     8f2:	9307      	str	r3, [sp, #28]
			if (config->use_external_clock) {
     8f4:	2327      	movs	r3, #39	; 0x27
     8f6:	5cf3      	ldrb	r3, [r6, r3]
     8f8:	2b00      	cmp	r3, #0
     8fa:	d00e      	beq.n	91a <usart_init+0x25e>
				status_code =
     8fc:	9b06      	ldr	r3, [sp, #24]
     8fe:	9300      	str	r3, [sp, #0]
     900:	9b07      	ldr	r3, [sp, #28]
     902:	220e      	movs	r2, #14
     904:	a906      	add	r1, sp, #24
     906:	468c      	mov	ip, r1
     908:	4462      	add	r2, ip
     90a:	6ab1      	ldr	r1, [r6, #40]	; 0x28
     90c:	6a30      	ldr	r0, [r6, #32]
     90e:	4f34      	ldr	r7, [pc, #208]	; (9e0 <usart_init+0x324>)
     910:	47b8      	blx	r7
	if (status_code != STATUS_OK) {
     912:	2800      	cmp	r0, #0
     914:	d000      	beq.n	918 <usart_init+0x25c>
     916:	e6e4      	b.n	6e2 <usart_init+0x26>
     918:	e754      	b.n	7c4 <usart_init+0x108>
						_sercom_get_async_baud_val(config->baudrate,
     91a:	6a33      	ldr	r3, [r6, #32]
     91c:	001f      	movs	r7, r3
     91e:	b2c0      	uxtb	r0, r0
     920:	4b2d      	ldr	r3, [pc, #180]	; (9d8 <usart_init+0x31c>)
     922:	4798      	blx	r3
     924:	0001      	movs	r1, r0
				status_code =
     926:	9b06      	ldr	r3, [sp, #24]
     928:	9300      	str	r3, [sp, #0]
     92a:	9b07      	ldr	r3, [sp, #28]
     92c:	220e      	movs	r2, #14
     92e:	a806      	add	r0, sp, #24
     930:	4684      	mov	ip, r0
     932:	4462      	add	r2, ip
     934:	0038      	movs	r0, r7
     936:	4f2a      	ldr	r7, [pc, #168]	; (9e0 <usart_init+0x324>)
     938:	47b8      	blx	r7
     93a:	e7ea      	b.n	912 <usart_init+0x256>
		if(config->lin_slave_enable) {
     93c:	7ef3      	ldrb	r3, [r6, #27]
     93e:	2b00      	cmp	r3, #0
     940:	d100      	bne.n	944 <usart_init+0x288>
     942:	e77d      	b.n	840 <usart_init+0x184>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
     944:	2380      	movs	r3, #128	; 0x80
     946:	04db      	lsls	r3, r3, #19
     948:	431f      	orrs	r7, r3
     94a:	e779      	b.n	840 <usart_init+0x184>
			current_pinmux = _sercom_get_default_pad(hw, pad);
     94c:	0020      	movs	r0, r4
     94e:	4b25      	ldr	r3, [pc, #148]	; (9e4 <usart_init+0x328>)
     950:	4798      	blx	r3
     952:	e007      	b.n	964 <usart_init+0x2a8>
     954:	3701      	adds	r7, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
     956:	2f04      	cmp	r7, #4
     958:	d00d      	beq.n	976 <usart_init+0x2ba>
     95a:	b2f9      	uxtb	r1, r7
		uint32_t current_pinmux = pad_pinmuxes[pad];
     95c:	00bb      	lsls	r3, r7, #2
     95e:	5998      	ldr	r0, [r3, r6]
		if (current_pinmux == PINMUX_DEFAULT) {
     960:	2800      	cmp	r0, #0
     962:	d0f3      	beq.n	94c <usart_init+0x290>
		if (current_pinmux != PINMUX_UNUSED) {
     964:	1c43      	adds	r3, r0, #1
     966:	d0f5      	beq.n	954 <usart_init+0x298>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
     968:	a90e      	add	r1, sp, #56	; 0x38
     96a:	7008      	strb	r0, [r1, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
     96c:	0c00      	lsrs	r0, r0, #16
     96e:	b2c0      	uxtb	r0, r0
     970:	4b1d      	ldr	r3, [pc, #116]	; (9e8 <usart_init+0x32c>)
     972:	4798      	blx	r3
     974:	e7ee      	b.n	954 <usart_init+0x298>
		module->callback[i]            = NULL;
     976:	2300      	movs	r3, #0
     978:	60eb      	str	r3, [r5, #12]
     97a:	612b      	str	r3, [r5, #16]
     97c:	616b      	str	r3, [r5, #20]
     97e:	61ab      	str	r3, [r5, #24]
     980:	61eb      	str	r3, [r5, #28]
     982:	622b      	str	r3, [r5, #32]
	module->tx_buffer_ptr              = NULL;
     984:	62ab      	str	r3, [r5, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
     986:	626b      	str	r3, [r5, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
     988:	2200      	movs	r2, #0
     98a:	85eb      	strh	r3, [r5, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
     98c:	85ab      	strh	r3, [r5, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
     98e:	3330      	adds	r3, #48	; 0x30
     990:	54ea      	strb	r2, [r5, r3]
	module->callback_enable_mask       = 0x00;
     992:	3301      	adds	r3, #1
     994:	54ea      	strb	r2, [r5, r3]
	module->rx_status                  = STATUS_OK;
     996:	3301      	adds	r3, #1
     998:	54ea      	strb	r2, [r5, r3]
	module->tx_status                  = STATUS_OK;
     99a:	3301      	adds	r3, #1
     99c:	54ea      	strb	r2, [r5, r3]
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
     99e:	6828      	ldr	r0, [r5, #0]
     9a0:	4b07      	ldr	r3, [pc, #28]	; (9c0 <usart_init+0x304>)
     9a2:	4798      	blx	r3
     9a4:	0004      	movs	r4, r0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
     9a6:	4911      	ldr	r1, [pc, #68]	; (9ec <usart_init+0x330>)
     9a8:	4b11      	ldr	r3, [pc, #68]	; (9f0 <usart_init+0x334>)
     9aa:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
     9ac:	00a4      	lsls	r4, r4, #2
     9ae:	4b11      	ldr	r3, [pc, #68]	; (9f4 <usart_init+0x338>)
     9b0:	50e5      	str	r5, [r4, r3]
	return status_code;
     9b2:	2000      	movs	r0, #0
     9b4:	e695      	b.n	6e2 <usart_init+0x26>
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
     9b6:	2310      	movs	r3, #16
     9b8:	9306      	str	r3, [sp, #24]
	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
     9ba:	2300      	movs	r3, #0
     9bc:	9307      	str	r3, [sp, #28]
     9be:	e6ec      	b.n	79a <usart_init+0xde>
     9c0:	000005b5 	.word	0x000005b5
     9c4:	40000400 	.word	0x40000400
     9c8:	00001261 	.word	0x00001261
     9cc:	000011d5 	.word	0x000011d5
     9d0:	000003f1 	.word	0x000003f1
     9d4:	41002000 	.word	0x41002000
     9d8:	0000127d 	.word	0x0000127d
     9dc:	00000333 	.word	0x00000333
     9e0:	0000035d 	.word	0x0000035d
     9e4:	0000043d 	.word	0x0000043d
     9e8:	00001359 	.word	0x00001359
     9ec:	00000a89 	.word	0x00000a89
     9f0:	000005f1 	.word	0x000005f1
     9f4:	200000d8 	.word	0x200000d8

000009f8 <usart_write_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
     9f8:	79c2      	ldrb	r2, [r0, #7]
		return STATUS_ERR_DENIED;
     9fa:	231c      	movs	r3, #28
	if (!(module->transmitter_enabled)) {
     9fc:	2a00      	cmp	r2, #0
     9fe:	d101      	bne.n	a04 <usart_write_wait+0xc>
	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
		/* Wait until data is sent */
	}

	return STATUS_OK;
}
     a00:	0018      	movs	r0, r3
     a02:	4770      	bx	lr
	if (module->remaining_tx_buffer_length > 0) {
     a04:	8dc2      	ldrh	r2, [r0, #46]	; 0x2e
     a06:	b292      	uxth	r2, r2
		return STATUS_BUSY;
     a08:	3b17      	subs	r3, #23
	if (module->remaining_tx_buffer_length > 0) {
     a0a:	2a00      	cmp	r2, #0
     a0c:	d1f8      	bne.n	a00 <usart_write_wait+0x8>
	SercomUsart *const usart_hw = &(module->hw->USART);
     a0e:	6802      	ldr	r2, [r0, #0]
	usart_hw->DATA.reg = tx_data;
     a10:	8511      	strh	r1, [r2, #40]	; 0x28
	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
     a12:	2102      	movs	r1, #2
     a14:	7e13      	ldrb	r3, [r2, #24]
     a16:	420b      	tst	r3, r1
     a18:	d0fc      	beq.n	a14 <usart_write_wait+0x1c>
	return STATUS_OK;
     a1a:	2300      	movs	r3, #0
     a1c:	e7f0      	b.n	a00 <usart_write_wait+0x8>

00000a1e <usart_read_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
     a1e:	7982      	ldrb	r2, [r0, #6]
		return STATUS_ERR_DENIED;
     a20:	231c      	movs	r3, #28
	if (!(module->receiver_enabled)) {
     a22:	2a00      	cmp	r2, #0
     a24:	d101      	bne.n	a2a <usart_read_wait+0xc>

	/* Read data from USART module */
	*rx_data = usart_hw->DATA.reg;

	return STATUS_OK;
}
     a26:	0018      	movs	r0, r3
     a28:	4770      	bx	lr
	if (module->remaining_rx_buffer_length > 0) {
     a2a:	8d82      	ldrh	r2, [r0, #44]	; 0x2c
     a2c:	b292      	uxth	r2, r2
		return STATUS_BUSY;
     a2e:	3b17      	subs	r3, #23
	if (module->remaining_rx_buffer_length > 0) {
     a30:	2a00      	cmp	r2, #0
     a32:	d1f8      	bne.n	a26 <usart_read_wait+0x8>
	SercomUsart *const usart_hw = &(module->hw->USART);
     a34:	6802      	ldr	r2, [r0, #0]
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC)) {
     a36:	7e10      	ldrb	r0, [r2, #24]
     a38:	0740      	lsls	r0, r0, #29
     a3a:	d5f4      	bpl.n	a26 <usart_read_wait+0x8>
	error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
     a3c:	8b53      	ldrh	r3, [r2, #26]
     a3e:	b2db      	uxtb	r3, r3
	if (error_code) {
     a40:	0698      	lsls	r0, r3, #26
     a42:	d01d      	beq.n	a80 <usart_read_wait+0x62>
		if (error_code & SERCOM_USART_STATUS_FERR) {
     a44:	0798      	lsls	r0, r3, #30
     a46:	d503      	bpl.n	a50 <usart_read_wait+0x32>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
     a48:	2302      	movs	r3, #2
     a4a:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_BAD_FORMAT;
     a4c:	3318      	adds	r3, #24
     a4e:	e7ea      	b.n	a26 <usart_read_wait+0x8>
		} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
     a50:	0758      	lsls	r0, r3, #29
     a52:	d503      	bpl.n	a5c <usart_read_wait+0x3e>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
     a54:	2304      	movs	r3, #4
     a56:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_OVERFLOW;
     a58:	331a      	adds	r3, #26
     a5a:	e7e4      	b.n	a26 <usart_read_wait+0x8>
		} else if (error_code & SERCOM_USART_STATUS_PERR) {
     a5c:	07d8      	lsls	r0, r3, #31
     a5e:	d503      	bpl.n	a68 <usart_read_wait+0x4a>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
     a60:	2301      	movs	r3, #1
     a62:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_BAD_DATA;
     a64:	3312      	adds	r3, #18
     a66:	e7de      	b.n	a26 <usart_read_wait+0x8>
		else if (error_code & SERCOM_USART_STATUS_ISF) {
     a68:	06d8      	lsls	r0, r3, #27
     a6a:	d503      	bpl.n	a74 <usart_read_wait+0x56>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
     a6c:	2310      	movs	r3, #16
     a6e:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_PROTOCOL;
     a70:	3332      	adds	r3, #50	; 0x32
     a72:	e7d8      	b.n	a26 <usart_read_wait+0x8>
		else if (error_code & SERCOM_USART_STATUS_COLL) {
     a74:	069b      	lsls	r3, r3, #26
     a76:	d503      	bpl.n	a80 <usart_read_wait+0x62>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
     a78:	2320      	movs	r3, #32
     a7a:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_PACKET_COLLISION;
     a7c:	3321      	adds	r3, #33	; 0x21
     a7e:	e7d2      	b.n	a26 <usart_read_wait+0x8>
	*rx_data = usart_hw->DATA.reg;
     a80:	8d13      	ldrh	r3, [r2, #40]	; 0x28
     a82:	800b      	strh	r3, [r1, #0]
	return STATUS_OK;
     a84:	2300      	movs	r3, #0
     a86:	e7ce      	b.n	a26 <usart_read_wait+0x8>

00000a88 <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
     a88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
     a8a:	0080      	lsls	r0, r0, #2
     a8c:	4b62      	ldr	r3, [pc, #392]	; (c18 <_usart_interrupt_handler+0x190>)
     a8e:	58c5      	ldr	r5, [r0, r3]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
     a90:	682c      	ldr	r4, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
     a92:	69e3      	ldr	r3, [r4, #28]
	while (usart_is_syncing(module)) {
     a94:	2b00      	cmp	r3, #0
     a96:	d1fc      	bne.n	a92 <_usart_interrupt_handler+0xa>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
     a98:	7e23      	ldrb	r3, [r4, #24]
	interrupt_status &= usart_hw->INTENSET.reg;
     a9a:	7da6      	ldrb	r6, [r4, #22]
     a9c:	401e      	ands	r6, r3
	callback_status = module->callback_reg_mask &
     a9e:	2330      	movs	r3, #48	; 0x30
     aa0:	5ceb      	ldrb	r3, [r5, r3]
     aa2:	2231      	movs	r2, #49	; 0x31
     aa4:	5caf      	ldrb	r7, [r5, r2]
     aa6:	401f      	ands	r7, r3
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
     aa8:	07f3      	lsls	r3, r6, #31
     aaa:	d522      	bpl.n	af2 <_usart_interrupt_handler+0x6a>
		if (module->remaining_tx_buffer_length) {
     aac:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
     aae:	b29b      	uxth	r3, r3
     ab0:	2b00      	cmp	r3, #0
     ab2:	d01c      	beq.n	aee <_usart_interrupt_handler+0x66>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
     ab4:	6aaa      	ldr	r2, [r5, #40]	; 0x28
     ab6:	7813      	ldrb	r3, [r2, #0]
     ab8:	b2db      	uxtb	r3, r3
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
     aba:	1c51      	adds	r1, r2, #1
     abc:	62a9      	str	r1, [r5, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
     abe:	7969      	ldrb	r1, [r5, #5]
     ac0:	2901      	cmp	r1, #1
     ac2:	d00e      	beq.n	ae2 <_usart_interrupt_handler+0x5a>
			uint16_t data_to_send = *(module->tx_buffer_ptr);
     ac4:	b29b      	uxth	r3, r3
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
     ac6:	05db      	lsls	r3, r3, #23
     ac8:	0ddb      	lsrs	r3, r3, #23
     aca:	8523      	strh	r3, [r4, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
     acc:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
     ace:	3b01      	subs	r3, #1
     ad0:	b29b      	uxth	r3, r3
     ad2:	85eb      	strh	r3, [r5, #46]	; 0x2e
     ad4:	2b00      	cmp	r3, #0
     ad6:	d10c      	bne.n	af2 <_usart_interrupt_handler+0x6a>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
     ad8:	3301      	adds	r3, #1
     ada:	7523      	strb	r3, [r4, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
     adc:	3301      	adds	r3, #1
     ade:	75a3      	strb	r3, [r4, #22]
     ae0:	e007      	b.n	af2 <_usart_interrupt_handler+0x6a>
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
     ae2:	7851      	ldrb	r1, [r2, #1]
     ae4:	0209      	lsls	r1, r1, #8
     ae6:	430b      	orrs	r3, r1
				(module->tx_buffer_ptr)++;
     ae8:	3202      	adds	r2, #2
     aea:	62aa      	str	r2, [r5, #40]	; 0x28
     aec:	e7eb      	b.n	ac6 <_usart_interrupt_handler+0x3e>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
     aee:	2301      	movs	r3, #1
     af0:	7523      	strb	r3, [r4, #20]
		}
	}

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
     af2:	07b3      	lsls	r3, r6, #30
     af4:	d506      	bpl.n	b04 <_usart_interrupt_handler+0x7c>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
     af6:	2302      	movs	r3, #2
     af8:	7523      	strb	r3, [r4, #20]
		module->tx_status = STATUS_OK;
     afa:	2200      	movs	r2, #0
     afc:	3331      	adds	r3, #49	; 0x31
     afe:	54ea      	strb	r2, [r5, r3]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
     b00:	07fb      	lsls	r3, r7, #31
     b02:	d41a      	bmi.n	b3a <_usart_interrupt_handler+0xb2>
		}
	}

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
     b04:	0773      	lsls	r3, r6, #29
     b06:	d565      	bpl.n	bd4 <_usart_interrupt_handler+0x14c>

		if (module->remaining_rx_buffer_length) {
     b08:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
     b0a:	b29b      	uxth	r3, r3
     b0c:	2b00      	cmp	r3, #0
     b0e:	d05f      	beq.n	bd0 <_usart_interrupt_handler+0x148>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
     b10:	8b63      	ldrh	r3, [r4, #26]
     b12:	b2db      	uxtb	r3, r3
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
     b14:	071a      	lsls	r2, r3, #28
     b16:	d414      	bmi.n	b42 <_usart_interrupt_handler+0xba>
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
     b18:	223f      	movs	r2, #63	; 0x3f
     b1a:	4013      	ands	r3, r2
			if(error_code & SERCOM_USART_STATUS_TXE) {
				error_code &= ~SERCOM_USART_STATUS_TXE;
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
     b1c:	2b00      	cmp	r3, #0
     b1e:	d034      	beq.n	b8a <_usart_interrupt_handler+0x102>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
     b20:	079a      	lsls	r2, r3, #30
     b22:	d511      	bpl.n	b48 <_usart_interrupt_handler+0xc0>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
     b24:	221a      	movs	r2, #26
     b26:	2332      	movs	r3, #50	; 0x32
     b28:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
     b2a:	3b30      	subs	r3, #48	; 0x30
     b2c:	8363      	strh	r3, [r4, #26]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
     b2e:	077b      	lsls	r3, r7, #29
     b30:	d550      	bpl.n	bd4 <_usart_interrupt_handler+0x14c>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
     b32:	0028      	movs	r0, r5
     b34:	696b      	ldr	r3, [r5, #20]
     b36:	4798      	blx	r3
     b38:	e04c      	b.n	bd4 <_usart_interrupt_handler+0x14c>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
     b3a:	0028      	movs	r0, r5
     b3c:	68eb      	ldr	r3, [r5, #12]
     b3e:	4798      	blx	r3
     b40:	e7e0      	b.n	b04 <_usart_interrupt_handler+0x7c>
				error_code &= ~SERCOM_USART_STATUS_CTS;
     b42:	2237      	movs	r2, #55	; 0x37
     b44:	4013      	ands	r3, r2
     b46:	e7e9      	b.n	b1c <_usart_interrupt_handler+0x94>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
     b48:	075a      	lsls	r2, r3, #29
     b4a:	d505      	bpl.n	b58 <_usart_interrupt_handler+0xd0>
					module->rx_status = STATUS_ERR_OVERFLOW;
     b4c:	221e      	movs	r2, #30
     b4e:	2332      	movs	r3, #50	; 0x32
     b50:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
     b52:	3b2e      	subs	r3, #46	; 0x2e
     b54:	8363      	strh	r3, [r4, #26]
     b56:	e7ea      	b.n	b2e <_usart_interrupt_handler+0xa6>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
     b58:	07da      	lsls	r2, r3, #31
     b5a:	d505      	bpl.n	b68 <_usart_interrupt_handler+0xe0>
					module->rx_status = STATUS_ERR_BAD_DATA;
     b5c:	2213      	movs	r2, #19
     b5e:	2332      	movs	r3, #50	; 0x32
     b60:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
     b62:	3b31      	subs	r3, #49	; 0x31
     b64:	8363      	strh	r3, [r4, #26]
     b66:	e7e2      	b.n	b2e <_usart_interrupt_handler+0xa6>
				else if (error_code & SERCOM_USART_STATUS_ISF) {
     b68:	06da      	lsls	r2, r3, #27
     b6a:	d505      	bpl.n	b78 <_usart_interrupt_handler+0xf0>
					module->rx_status = STATUS_ERR_PROTOCOL;
     b6c:	2242      	movs	r2, #66	; 0x42
     b6e:	2332      	movs	r3, #50	; 0x32
     b70:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
     b72:	3b22      	subs	r3, #34	; 0x22
     b74:	8363      	strh	r3, [r4, #26]
     b76:	e7da      	b.n	b2e <_usart_interrupt_handler+0xa6>
				else if (error_code & SERCOM_USART_STATUS_COLL) {
     b78:	2220      	movs	r2, #32
     b7a:	421a      	tst	r2, r3
     b7c:	d0d7      	beq.n	b2e <_usart_interrupt_handler+0xa6>
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
     b7e:	3221      	adds	r2, #33	; 0x21
     b80:	2332      	movs	r3, #50	; 0x32
     b82:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
     b84:	3b12      	subs	r3, #18
     b86:	8363      	strh	r3, [r4, #26]
     b88:	e7d1      	b.n	b2e <_usart_interrupt_handler+0xa6>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
     b8a:	8d23      	ldrh	r3, [r4, #40]	; 0x28
     b8c:	05db      	lsls	r3, r3, #23
     b8e:	0ddb      	lsrs	r3, r3, #23

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
     b90:	b2da      	uxtb	r2, r3
     b92:	6a69      	ldr	r1, [r5, #36]	; 0x24
     b94:	700a      	strb	r2, [r1, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
     b96:	6a6a      	ldr	r2, [r5, #36]	; 0x24
     b98:	1c51      	adds	r1, r2, #1
     b9a:	6269      	str	r1, [r5, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
     b9c:	7969      	ldrb	r1, [r5, #5]
     b9e:	2901      	cmp	r1, #1
     ba0:	d010      	beq.n	bc4 <_usart_interrupt_handler+0x13c>
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
     ba2:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
     ba4:	3b01      	subs	r3, #1
     ba6:	b29b      	uxth	r3, r3
     ba8:	85ab      	strh	r3, [r5, #44]	; 0x2c
     baa:	2b00      	cmp	r3, #0
     bac:	d112      	bne.n	bd4 <_usart_interrupt_handler+0x14c>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
     bae:	3304      	adds	r3, #4
     bb0:	7523      	strb	r3, [r4, #20]
					module->rx_status = STATUS_OK;
     bb2:	2200      	movs	r2, #0
     bb4:	332e      	adds	r3, #46	; 0x2e
     bb6:	54ea      	strb	r2, [r5, r3]

					/* Run callback if registered and enabled */
					if (callback_status
     bb8:	07bb      	lsls	r3, r7, #30
     bba:	d50b      	bpl.n	bd4 <_usart_interrupt_handler+0x14c>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
     bbc:	0028      	movs	r0, r5
     bbe:	692b      	ldr	r3, [r5, #16]
     bc0:	4798      	blx	r3
     bc2:	e007      	b.n	bd4 <_usart_interrupt_handler+0x14c>
					*(module->rx_buffer_ptr) = (received_data >> 8);
     bc4:	0a1b      	lsrs	r3, r3, #8
     bc6:	7053      	strb	r3, [r2, #1]
					module->rx_buffer_ptr += 1;
     bc8:	6a6b      	ldr	r3, [r5, #36]	; 0x24
     bca:	3301      	adds	r3, #1
     bcc:	626b      	str	r3, [r5, #36]	; 0x24
     bce:	e7e8      	b.n	ba2 <_usart_interrupt_handler+0x11a>
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
     bd0:	2304      	movs	r3, #4
     bd2:	7523      	strb	r3, [r4, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
     bd4:	06f3      	lsls	r3, r6, #27
     bd6:	d504      	bpl.n	be2 <_usart_interrupt_handler+0x15a>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
     bd8:	2310      	movs	r3, #16
     bda:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
     bdc:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
     bde:	06fb      	lsls	r3, r7, #27
     be0:	d40e      	bmi.n	c00 <_usart_interrupt_handler+0x178>
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
     be2:	06b3      	lsls	r3, r6, #26
     be4:	d504      	bpl.n	bf0 <_usart_interrupt_handler+0x168>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
     be6:	2320      	movs	r3, #32
     be8:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
     bea:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
     bec:	073b      	lsls	r3, r7, #28
     bee:	d40b      	bmi.n	c08 <_usart_interrupt_handler+0x180>
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
     bf0:	0733      	lsls	r3, r6, #28
     bf2:	d504      	bpl.n	bfe <_usart_interrupt_handler+0x176>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
     bf4:	2308      	movs	r3, #8
     bf6:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
     bf8:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
     bfa:	06bb      	lsls	r3, r7, #26
     bfc:	d408      	bmi.n	c10 <_usart_interrupt_handler+0x188>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
		}
	}
#endif
}
     bfe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
     c00:	0028      	movs	r0, r5
     c02:	69eb      	ldr	r3, [r5, #28]
     c04:	4798      	blx	r3
     c06:	e7ec      	b.n	be2 <_usart_interrupt_handler+0x15a>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
     c08:	0028      	movs	r0, r5
     c0a:	69ab      	ldr	r3, [r5, #24]
     c0c:	4798      	blx	r3
     c0e:	e7ef      	b.n	bf0 <_usart_interrupt_handler+0x168>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
     c10:	6a2b      	ldr	r3, [r5, #32]
     c12:	0028      	movs	r0, r5
     c14:	4798      	blx	r3
}
     c16:	e7f2      	b.n	bfe <_usart_interrupt_handler+0x176>
     c18:	200000d8 	.word	0x200000d8

00000c1c <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
     c1c:	b510      	push	{r4, lr}
	switch (clock_source) {
     c1e:	2808      	cmp	r0, #8
     c20:	d803      	bhi.n	c2a <system_clock_source_get_hz+0xe>
     c22:	0080      	lsls	r0, r0, #2
     c24:	4b1c      	ldr	r3, [pc, #112]	; (c98 <system_clock_source_get_hz+0x7c>)
     c26:	581b      	ldr	r3, [r3, r0]
     c28:	469f      	mov	pc, r3

		return _system_clock_inst.dpll.frequency;
#endif

	default:
		return 0;
     c2a:	2000      	movs	r0, #0
     c2c:	e032      	b.n	c94 <system_clock_source_get_hz+0x78>
		return _system_clock_inst.xosc.frequency;
     c2e:	4b1b      	ldr	r3, [pc, #108]	; (c9c <system_clock_source_get_hz+0x80>)
     c30:	6918      	ldr	r0, [r3, #16]
     c32:	e02f      	b.n	c94 <system_clock_source_get_hz+0x78>
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
     c34:	4b1a      	ldr	r3, [pc, #104]	; (ca0 <system_clock_source_get_hz+0x84>)
     c36:	6a1b      	ldr	r3, [r3, #32]
     c38:	059b      	lsls	r3, r3, #22
     c3a:	0f9b      	lsrs	r3, r3, #30
     c3c:	4819      	ldr	r0, [pc, #100]	; (ca4 <system_clock_source_get_hz+0x88>)
     c3e:	40d8      	lsrs	r0, r3
     c40:	e028      	b.n	c94 <system_clock_source_get_hz+0x78>
		return _system_clock_inst.xosc32k.frequency;
     c42:	4b16      	ldr	r3, [pc, #88]	; (c9c <system_clock_source_get_hz+0x80>)
     c44:	6958      	ldr	r0, [r3, #20]
     c46:	e025      	b.n	c94 <system_clock_source_get_hz+0x78>
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
     c48:	4b14      	ldr	r3, [pc, #80]	; (c9c <system_clock_source_get_hz+0x80>)
     c4a:	681b      	ldr	r3, [r3, #0]
			return 0;
     c4c:	2000      	movs	r0, #0
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
     c4e:	079b      	lsls	r3, r3, #30
     c50:	d520      	bpl.n	c94 <system_clock_source_get_hz+0x78>
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
     c52:	4913      	ldr	r1, [pc, #76]	; (ca0 <system_clock_source_get_hz+0x84>)
     c54:	2210      	movs	r2, #16
     c56:	68cb      	ldr	r3, [r1, #12]
     c58:	421a      	tst	r2, r3
     c5a:	d0fc      	beq.n	c56 <system_clock_source_get_hz+0x3a>
		switch(_system_clock_inst.dfll.control &
     c5c:	4b0f      	ldr	r3, [pc, #60]	; (c9c <system_clock_source_get_hz+0x80>)
     c5e:	681a      	ldr	r2, [r3, #0]
     c60:	2324      	movs	r3, #36	; 0x24
     c62:	4013      	ands	r3, r2
     c64:	2b04      	cmp	r3, #4
     c66:	d001      	beq.n	c6c <system_clock_source_get_hz+0x50>
			return 48000000UL;
     c68:	480f      	ldr	r0, [pc, #60]	; (ca8 <system_clock_source_get_hz+0x8c>)
     c6a:	e013      	b.n	c94 <system_clock_source_get_hz+0x78>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
     c6c:	2000      	movs	r0, #0
     c6e:	4b0f      	ldr	r3, [pc, #60]	; (cac <system_clock_source_get_hz+0x90>)
     c70:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
     c72:	4b0a      	ldr	r3, [pc, #40]	; (c9c <system_clock_source_get_hz+0x80>)
     c74:	689b      	ldr	r3, [r3, #8]
     c76:	041b      	lsls	r3, r3, #16
     c78:	0c1b      	lsrs	r3, r3, #16
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
     c7a:	4358      	muls	r0, r3
     c7c:	e00a      	b.n	c94 <system_clock_source_get_hz+0x78>
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
     c7e:	2350      	movs	r3, #80	; 0x50
     c80:	4a07      	ldr	r2, [pc, #28]	; (ca0 <system_clock_source_get_hz+0x84>)
     c82:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
     c84:	2000      	movs	r0, #0
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
     c86:	075b      	lsls	r3, r3, #29
     c88:	d504      	bpl.n	c94 <system_clock_source_get_hz+0x78>
		return _system_clock_inst.dpll.frequency;
     c8a:	4b04      	ldr	r3, [pc, #16]	; (c9c <system_clock_source_get_hz+0x80>)
     c8c:	68d8      	ldr	r0, [r3, #12]
     c8e:	e001      	b.n	c94 <system_clock_source_get_hz+0x78>
		return 32768UL;
     c90:	2080      	movs	r0, #128	; 0x80
     c92:	0200      	lsls	r0, r0, #8
	}
}
     c94:	bd10      	pop	{r4, pc}
     c96:	46c0      	nop			; (mov r8, r8)
     c98:	00003150 	.word	0x00003150
     c9c:	200000b4 	.word	0x200000b4
     ca0:	40000800 	.word	0x40000800
     ca4:	007a1200 	.word	0x007a1200
     ca8:	02dc6c00 	.word	0x02dc6c00
     cac:	0000127d 	.word	0x0000127d

00000cb0 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
     cb0:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
     cb2:	490c      	ldr	r1, [pc, #48]	; (ce4 <system_clock_source_osc8m_set_config+0x34>)
     cb4:	6a0b      	ldr	r3, [r1, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
     cb6:	7804      	ldrb	r4, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
     cb8:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
     cba:	7840      	ldrb	r0, [r0, #1]
     cbc:	2201      	movs	r2, #1
     cbe:	4010      	ands	r0, r2
     cc0:	0180      	lsls	r0, r0, #6
     cc2:	2640      	movs	r6, #64	; 0x40
     cc4:	43b3      	bics	r3, r6
     cc6:	4303      	orrs	r3, r0
     cc8:	402a      	ands	r2, r5
     cca:	01d2      	lsls	r2, r2, #7
     ccc:	2080      	movs	r0, #128	; 0x80
     cce:	4383      	bics	r3, r0
     cd0:	4313      	orrs	r3, r2
     cd2:	2203      	movs	r2, #3
     cd4:	4022      	ands	r2, r4
     cd6:	0212      	lsls	r2, r2, #8
     cd8:	4803      	ldr	r0, [pc, #12]	; (ce8 <system_clock_source_osc8m_set_config+0x38>)
     cda:	4003      	ands	r3, r0
     cdc:	4313      	orrs	r3, r2
     cde:	620b      	str	r3, [r1, #32]
}
     ce0:	bd70      	pop	{r4, r5, r6, pc}
     ce2:	46c0      	nop			; (mov r8, r8)
     ce4:	40000800 	.word	0x40000800
     ce8:	fffffcff 	.word	0xfffffcff

00000cec <system_clock_source_xosc32k_set_config>:
 *
 * \param[in] config  XOSC32K configuration structure containing the new config
 */
void system_clock_source_xosc32k_set_config(
		struct system_clock_source_xosc32k_config *const config)
{
     cec:	b5f0      	push	{r4, r5, r6, r7, lr}
     cee:	46de      	mov	lr, fp
     cf0:	4657      	mov	r7, sl
     cf2:	464e      	mov	r6, r9
     cf4:	4645      	mov	r5, r8
     cf6:	b5e0      	push	{r5, r6, r7, lr}
     cf8:	0001      	movs	r1, r0
	SYSCTRL_XOSC32K_Type temp = SYSCTRL->XOSC32K;
     cfa:	4b26      	ldr	r3, [pc, #152]	; (d94 <system_clock_source_xosc32k_set_config+0xa8>)
     cfc:	469b      	mov	fp, r3
     cfe:	8a9b      	ldrh	r3, [r3, #20]

	temp.bit.STARTUP = config->startup_time;
     d00:	7845      	ldrb	r5, [r0, #1]

	if (config->external_clock == SYSTEM_CLOCK_EXTERNAL_CRYSTAL) {
     d02:	7800      	ldrb	r0, [r0, #0]
     d04:	4242      	negs	r2, r0
     d06:	4142      	adcs	r2, r0
     d08:	4691      	mov	r9, r2
		temp.bit.XTALEN = 1;
	} else {
		temp.bit.XTALEN = 0;
	}

	temp.bit.AAMPEN = config->auto_gain_control;
     d0a:	7888      	ldrb	r0, [r1, #2]
	temp.bit.EN1K = config->enable_1khz_output;
     d0c:	78ca      	ldrb	r2, [r1, #3]
     d0e:	4694      	mov	ip, r2
	temp.bit.EN32K = config->enable_32khz_output;
     d10:	790a      	ldrb	r2, [r1, #4]
     d12:	4690      	mov	r8, r2

	temp.bit.ONDEMAND = config->on_demand;
     d14:	7b4e      	ldrb	r6, [r1, #13]
	temp.bit.RUNSTDBY = config->run_in_standby;
     d16:	7b0f      	ldrb	r7, [r1, #12]
	temp.bit.WRTLOCK  = config->write_once;
     d18:	7b8c      	ldrb	r4, [r1, #14]

	/* Cache the new frequency in case the user needs to check the current
	 * operating frequency later */
	_system_clock_inst.xosc32k.frequency = config->frequency;
     d1a:	688a      	ldr	r2, [r1, #8]
     d1c:	491e      	ldr	r1, [pc, #120]	; (d98 <system_clock_source_xosc32k_set_config+0xac>)
     d1e:	614a      	str	r2, [r1, #20]

	SYSCTRL->XOSC32K = temp;
     d20:	2101      	movs	r1, #1
     d22:	464a      	mov	r2, r9
     d24:	0092      	lsls	r2, r2, #2
     d26:	4691      	mov	r9, r2
     d28:	2204      	movs	r2, #4
     d2a:	4393      	bics	r3, r2
     d2c:	464a      	mov	r2, r9
     d2e:	4313      	orrs	r3, r2
     d30:	4642      	mov	r2, r8
     d32:	400a      	ands	r2, r1
     d34:	00d2      	lsls	r2, r2, #3
     d36:	4690      	mov	r8, r2
     d38:	2208      	movs	r2, #8
     d3a:	4393      	bics	r3, r2
     d3c:	4642      	mov	r2, r8
     d3e:	4313      	orrs	r3, r2
     d40:	4662      	mov	r2, ip
     d42:	400a      	ands	r2, r1
     d44:	0112      	lsls	r2, r2, #4
     d46:	4694      	mov	ip, r2
     d48:	2210      	movs	r2, #16
     d4a:	4393      	bics	r3, r2
     d4c:	4662      	mov	r2, ip
     d4e:	4313      	orrs	r3, r2
     d50:	4008      	ands	r0, r1
     d52:	0140      	lsls	r0, r0, #5
     d54:	2220      	movs	r2, #32
     d56:	4393      	bics	r3, r2
     d58:	4303      	orrs	r3, r0
     d5a:	400f      	ands	r7, r1
     d5c:	01bf      	lsls	r7, r7, #6
     d5e:	2040      	movs	r0, #64	; 0x40
     d60:	4383      	bics	r3, r0
     d62:	433b      	orrs	r3, r7
     d64:	400e      	ands	r6, r1
     d66:	01f6      	lsls	r6, r6, #7
     d68:	3040      	adds	r0, #64	; 0x40
     d6a:	4383      	bics	r3, r0
     d6c:	4333      	orrs	r3, r6
     d6e:	3879      	subs	r0, #121	; 0x79
     d70:	4005      	ands	r5, r0
     d72:	022d      	lsls	r5, r5, #8
     d74:	4809      	ldr	r0, [pc, #36]	; (d9c <system_clock_source_xosc32k_set_config+0xb0>)
     d76:	4003      	ands	r3, r0
     d78:	432b      	orrs	r3, r5
     d7a:	4021      	ands	r1, r4
     d7c:	0309      	lsls	r1, r1, #12
     d7e:	4808      	ldr	r0, [pc, #32]	; (da0 <system_clock_source_xosc32k_set_config+0xb4>)
     d80:	4003      	ands	r3, r0
     d82:	430b      	orrs	r3, r1
     d84:	465a      	mov	r2, fp
     d86:	8293      	strh	r3, [r2, #20]
}
     d88:	bc3c      	pop	{r2, r3, r4, r5}
     d8a:	4690      	mov	r8, r2
     d8c:	4699      	mov	r9, r3
     d8e:	46a2      	mov	sl, r4
     d90:	46ab      	mov	fp, r5
     d92:	bdf0      	pop	{r4, r5, r6, r7, pc}
     d94:	40000800 	.word	0x40000800
     d98:	200000b4 	.word	0x200000b4
     d9c:	fffff8ff 	.word	0xfffff8ff
     da0:	ffffefff 	.word	0xffffefff

00000da4 <system_clock_source_dfll_set_config>:
 *
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
     da4:	b510      	push	{r4, lr}
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
     da6:	7a03      	ldrb	r3, [r0, #8]
     da8:	069b      	lsls	r3, r3, #26
     daa:	0c1b      	lsrs	r3, r3, #16
			SYSCTRL_DFLLVAL_FINE(config->fine_value);
     dac:	8942      	ldrh	r2, [r0, #10]
     dae:	0592      	lsls	r2, r2, #22
     db0:	0d92      	lsrs	r2, r2, #22
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
     db2:	4313      	orrs	r3, r2
	_system_clock_inst.dfll.val =
     db4:	4918      	ldr	r1, [pc, #96]	; (e18 <system_clock_source_dfll_set_config+0x74>)
     db6:	604b      	str	r3, [r1, #4]

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
     db8:	7983      	ldrb	r3, [r0, #6]
     dba:	79c2      	ldrb	r2, [r0, #7]
     dbc:	4313      	orrs	r3, r2
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
     dbe:	8842      	ldrh	r2, [r0, #2]
     dc0:	8884      	ldrh	r4, [r0, #4]
     dc2:	4322      	orrs	r2, r4
     dc4:	4313      	orrs	r3, r2
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);
     dc6:	7842      	ldrb	r2, [r0, #1]
     dc8:	01d2      	lsls	r2, r2, #7
			(uint32_t)config->chill_cycle     |
     dca:	4313      	orrs	r3, r2
	_system_clock_inst.dfll.control =
     dcc:	600b      	str	r3, [r1, #0]

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
     dce:	7803      	ldrb	r3, [r0, #0]
     dd0:	2b04      	cmp	r3, #4
     dd2:	d011      	beq.n	df8 <system_clock_source_dfll_set_config+0x54>
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {
     dd4:	2b20      	cmp	r3, #32
     dd6:	d10e      	bne.n	df6 <system_clock_source_dfll_set_config+0x52>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
     dd8:	7b03      	ldrb	r3, [r0, #12]
     dda:	069b      	lsls	r3, r3, #26
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
     ddc:	8a02      	ldrh	r2, [r0, #16]
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
     dde:	4313      	orrs	r3, r2
     de0:	89c2      	ldrh	r2, [r0, #14]
     de2:	0412      	lsls	r2, r2, #16
     de4:	490d      	ldr	r1, [pc, #52]	; (e1c <system_clock_source_dfll_set_config+0x78>)
     de6:	400a      	ands	r2, r1
     de8:	4313      	orrs	r3, r2
		_system_clock_inst.dfll.mul =
     dea:	4a0b      	ldr	r2, [pc, #44]	; (e18 <system_clock_source_dfll_set_config+0x74>)
     dec:	6093      	str	r3, [r2, #8]

		/* Enable the USB recovery mode */
		_system_clock_inst.dfll.control |= config->loop_mode |
     dee:	6811      	ldr	r1, [r2, #0]
     df0:	4b0b      	ldr	r3, [pc, #44]	; (e20 <system_clock_source_dfll_set_config+0x7c>)
     df2:	430b      	orrs	r3, r1
     df4:	6013      	str	r3, [r2, #0]
				SYSCTRL_DFLLCTRL_MODE | SYSCTRL_DFLLCTRL_BPLCKC;
	}
}
     df6:	bd10      	pop	{r4, pc}
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
     df8:	7b03      	ldrb	r3, [r0, #12]
     dfa:	069b      	lsls	r3, r3, #26
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
     dfc:	8a02      	ldrh	r2, [r0, #16]
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
     dfe:	4313      	orrs	r3, r2
     e00:	89c2      	ldrh	r2, [r0, #14]
     e02:	0412      	lsls	r2, r2, #16
     e04:	4905      	ldr	r1, [pc, #20]	; (e1c <system_clock_source_dfll_set_config+0x78>)
     e06:	400a      	ands	r2, r1
     e08:	4313      	orrs	r3, r2
		_system_clock_inst.dfll.mul =
     e0a:	4a03      	ldr	r2, [pc, #12]	; (e18 <system_clock_source_dfll_set_config+0x74>)
     e0c:	6093      	str	r3, [r2, #8]
		_system_clock_inst.dfll.control |= config->loop_mode;
     e0e:	6813      	ldr	r3, [r2, #0]
     e10:	2104      	movs	r1, #4
     e12:	430b      	orrs	r3, r1
     e14:	6013      	str	r3, [r2, #0]
     e16:	e7ee      	b.n	df6 <system_clock_source_dfll_set_config+0x52>
     e18:	200000b4 	.word	0x200000b4
     e1c:	03ff0000 	.word	0x03ff0000
     e20:	00000424 	.word	0x00000424

00000e24 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
     e24:	2808      	cmp	r0, #8
     e26:	d803      	bhi.n	e30 <system_clock_source_enable+0xc>
     e28:	0080      	lsls	r0, r0, #2
     e2a:	4b25      	ldr	r3, [pc, #148]	; (ec0 <system_clock_source_enable+0x9c>)
     e2c:	581b      	ldr	r3, [r3, r0]
     e2e:	469f      	mov	pc, r3
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     e30:	2017      	movs	r0, #23
     e32:	e044      	b.n	ebe <system_clock_source_enable+0x9a>
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
     e34:	4a23      	ldr	r2, [pc, #140]	; (ec4 <system_clock_source_enable+0xa0>)
     e36:	6a13      	ldr	r3, [r2, #32]
     e38:	2102      	movs	r1, #2
     e3a:	430b      	orrs	r3, r1
     e3c:	6213      	str	r3, [r2, #32]
		return STATUS_OK;
     e3e:	2000      	movs	r0, #0
     e40:	e03d      	b.n	ebe <system_clock_source_enable+0x9a>
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
     e42:	4a20      	ldr	r2, [pc, #128]	; (ec4 <system_clock_source_enable+0xa0>)
     e44:	6993      	ldr	r3, [r2, #24]
     e46:	2102      	movs	r1, #2
     e48:	430b      	orrs	r3, r1
     e4a:	6193      	str	r3, [r2, #24]
	}

	return STATUS_OK;
     e4c:	2000      	movs	r0, #0
		break;
     e4e:	e036      	b.n	ebe <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
     e50:	4a1c      	ldr	r2, [pc, #112]	; (ec4 <system_clock_source_enable+0xa0>)
     e52:	8a13      	ldrh	r3, [r2, #16]
     e54:	2102      	movs	r1, #2
     e56:	430b      	orrs	r3, r1
     e58:	8213      	strh	r3, [r2, #16]
	return STATUS_OK;
     e5a:	2000      	movs	r0, #0
		break;
     e5c:	e02f      	b.n	ebe <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
     e5e:	4a19      	ldr	r2, [pc, #100]	; (ec4 <system_clock_source_enable+0xa0>)
     e60:	8a93      	ldrh	r3, [r2, #20]
     e62:	2102      	movs	r1, #2
     e64:	430b      	orrs	r3, r1
     e66:	8293      	strh	r3, [r2, #20]
	return STATUS_OK;
     e68:	2000      	movs	r0, #0
		break;
     e6a:	e028      	b.n	ebe <system_clock_source_enable+0x9a>
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
     e6c:	4916      	ldr	r1, [pc, #88]	; (ec8 <system_clock_source_enable+0xa4>)
     e6e:	680b      	ldr	r3, [r1, #0]
     e70:	2202      	movs	r2, #2
     e72:	4313      	orrs	r3, r2
     e74:	600b      	str	r3, [r1, #0]
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
     e76:	4b13      	ldr	r3, [pc, #76]	; (ec4 <system_clock_source_enable+0xa0>)
     e78:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
     e7a:	0019      	movs	r1, r3
     e7c:	320e      	adds	r2, #14
     e7e:	68cb      	ldr	r3, [r1, #12]
     e80:	421a      	tst	r2, r3
     e82:	d0fc      	beq.n	e7e <system_clock_source_enable+0x5a>
	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
     e84:	4a10      	ldr	r2, [pc, #64]	; (ec8 <system_clock_source_enable+0xa4>)
     e86:	6891      	ldr	r1, [r2, #8]
     e88:	4b0e      	ldr	r3, [pc, #56]	; (ec4 <system_clock_source_enable+0xa0>)
     e8a:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
     e8c:	6852      	ldr	r2, [r2, #4]
     e8e:	629a      	str	r2, [r3, #40]	; 0x28
	SYSCTRL->DFLLCTRL.reg = 0;
     e90:	2200      	movs	r2, #0
     e92:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
     e94:	0019      	movs	r1, r3
     e96:	3210      	adds	r2, #16
     e98:	68cb      	ldr	r3, [r1, #12]
     e9a:	421a      	tst	r2, r3
     e9c:	d0fc      	beq.n	e98 <system_clock_source_enable+0x74>
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
     e9e:	4b0a      	ldr	r3, [pc, #40]	; (ec8 <system_clock_source_enable+0xa4>)
     ea0:	681b      	ldr	r3, [r3, #0]
     ea2:	b29b      	uxth	r3, r3
     ea4:	4a07      	ldr	r2, [pc, #28]	; (ec4 <system_clock_source_enable+0xa0>)
     ea6:	8493      	strh	r3, [r2, #36]	; 0x24
	return STATUS_OK;
     ea8:	2000      	movs	r0, #0
     eaa:	e008      	b.n	ebe <system_clock_source_enable+0x9a>
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
     eac:	4905      	ldr	r1, [pc, #20]	; (ec4 <system_clock_source_enable+0xa0>)
     eae:	2244      	movs	r2, #68	; 0x44
     eb0:	5c8b      	ldrb	r3, [r1, r2]
     eb2:	2002      	movs	r0, #2
     eb4:	4303      	orrs	r3, r0
     eb6:	548b      	strb	r3, [r1, r2]
	return STATUS_OK;
     eb8:	2000      	movs	r0, #0
		break;
     eba:	e000      	b.n	ebe <system_clock_source_enable+0x9a>
		return STATUS_OK;
     ebc:	2000      	movs	r0, #0
}
     ebe:	4770      	bx	lr
     ec0:	00003174 	.word	0x00003174
     ec4:	40000800 	.word	0x40000800
     ec8:	200000b4 	.word	0x200000b4

00000ecc <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
     ecc:	b5f0      	push	{r4, r5, r6, r7, lr}
     ece:	b08f      	sub	sp, #60	; 0x3c
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
     ed0:	22c2      	movs	r2, #194	; 0xc2
     ed2:	00d2      	lsls	r2, r2, #3
     ed4:	4b47      	ldr	r3, [pc, #284]	; (ff4 <system_clock_init+0x128>)
     ed6:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
     ed8:	4947      	ldr	r1, [pc, #284]	; (ff8 <system_clock_init+0x12c>)
     eda:	684b      	ldr	r3, [r1, #4]
     edc:	221e      	movs	r2, #30
     ede:	4393      	bics	r3, r2
     ee0:	3a1c      	subs	r2, #28
     ee2:	4313      	orrs	r3, r2
     ee4:	604b      	str	r3, [r1, #4]
	gclk_conf.source_generator = GCLK_GENERATOR_2;
     ee6:	ab01      	add	r3, sp, #4
     ee8:	701a      	strb	r2, [r3, #0]
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
     eea:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
     eec:	4d43      	ldr	r5, [pc, #268]	; (ffc <system_clock_init+0x130>)
     eee:	b2e0      	uxtb	r0, r4
     ef0:	a901      	add	r1, sp, #4
     ef2:	47a8      	blx	r5
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
     ef4:	3401      	adds	r4, #1
     ef6:	2c25      	cmp	r4, #37	; 0x25
     ef8:	d1f9      	bne.n	eee <system_clock_init+0x22>
	config->external_clock      = SYSTEM_CLOCK_EXTERNAL_CRYSTAL;
     efa:	a80a      	add	r0, sp, #40	; 0x28
     efc:	2300      	movs	r3, #0
     efe:	7003      	strb	r3, [r0, #0]
	config->auto_gain_control   = false;
     f00:	7083      	strb	r3, [r0, #2]
	config->frequency           = 32768UL;
     f02:	2280      	movs	r2, #128	; 0x80
     f04:	0212      	lsls	r2, r2, #8
     f06:	6082      	str	r2, [r0, #8]
	config->enable_1khz_output  = false;
     f08:	70c3      	strb	r3, [r0, #3]
	config->enable_32khz_output = true;
     f0a:	2201      	movs	r2, #1
     f0c:	7102      	strb	r2, [r0, #4]
	config->run_in_standby      = false;
     f0e:	7303      	strb	r3, [r0, #12]
	config->write_once          = false;
     f10:	7383      	strb	r3, [r0, #14]
	struct system_clock_source_xosc32k_config xosc32k_conf;
	system_clock_source_xosc32k_get_config_defaults(&xosc32k_conf);

	xosc32k_conf.frequency           = 32768UL;
	xosc32k_conf.external_clock      = CONF_CLOCK_XOSC32K_EXTERNAL_CRYSTAL;
	xosc32k_conf.startup_time        = CONF_CLOCK_XOSC32K_STARTUP_TIME;
     f12:	3205      	adds	r2, #5
     f14:	7042      	strb	r2, [r0, #1]
	xosc32k_conf.auto_gain_control   = CONF_CLOCK_XOSC32K_AUTO_AMPLITUDE_CONTROL;
	xosc32k_conf.enable_1khz_output  = CONF_CLOCK_XOSC32K_ENABLE_1KHZ_OUPUT;
	xosc32k_conf.enable_32khz_output = CONF_CLOCK_XOSC32K_ENABLE_32KHZ_OUTPUT;
	xosc32k_conf.on_demand           = false;
     f16:	7343      	strb	r3, [r0, #13]
	xosc32k_conf.run_in_standby      = CONF_CLOCK_XOSC32K_RUN_IN_STANDBY;

	system_clock_source_xosc32k_set_config(&xosc32k_conf);
     f18:	4b39      	ldr	r3, [pc, #228]	; (1000 <system_clock_init+0x134>)
     f1a:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_XOSC32K);
     f1c:	2005      	movs	r0, #5
     f1e:	4b39      	ldr	r3, [pc, #228]	; (1004 <system_clock_init+0x138>)
     f20:	4798      	blx	r3
	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
     f22:	4934      	ldr	r1, [pc, #208]	; (ff4 <system_clock_init+0x128>)
     f24:	2202      	movs	r2, #2
     f26:	68cb      	ldr	r3, [r1, #12]
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_XOSC32K));
     f28:	421a      	tst	r2, r3
     f2a:	d0fc      	beq.n	f26 <system_clock_init+0x5a>
	if (CONF_CLOCK_XOSC32K_ON_DEMAND) {
		SYSCTRL->XOSC32K.bit.ONDEMAND = 1;
     f2c:	4a31      	ldr	r2, [pc, #196]	; (ff4 <system_clock_init+0x128>)
     f2e:	8a93      	ldrh	r3, [r2, #20]
     f30:	2180      	movs	r1, #128	; 0x80
     f32:	430b      	orrs	r3, r1
     f34:	8293      	strh	r3, [r2, #20]
	config->quick_lock      = SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE;
     f36:	ab05      	add	r3, sp, #20
     f38:	2100      	movs	r1, #0
     f3a:	2200      	movs	r2, #0
     f3c:	8059      	strh	r1, [r3, #2]
	config->chill_cycle     = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_ENABLE;
     f3e:	8099      	strh	r1, [r3, #4]
	config->wakeup_lock     = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP;
     f40:	719a      	strb	r2, [r3, #6]
	config->stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK;
     f42:	71da      	strb	r2, [r3, #7]
	config->fine_value      = 0xff / 4; /* Midpoint */
     f44:	313f      	adds	r1, #63	; 0x3f
     f46:	8159      	strh	r1, [r3, #10]
	/* DFLL Config (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	struct system_clock_source_dfll_config dfll_conf;
	system_clock_source_dfll_get_config_defaults(&dfll_conf);

	dfll_conf.loop_mode      = CONF_CLOCK_DFLL_LOOP_MODE;
     f48:	393b      	subs	r1, #59	; 0x3b
     f4a:	7019      	strb	r1, [r3, #0]
	dfll_conf.on_demand      = false;
     f4c:	705a      	strb	r2, [r3, #1]
	/* Using DFLL48M COARSE CAL value from NVM Software Calibration Area Mapping
	   in DFLL.COARSE helps to output a frequency close to 48 MHz.*/
#define NVM_DFLL_COARSE_POS    58 /* DFLL48M Coarse calibration value bit position.*/
#define NVM_DFLL_COARSE_SIZE   6  /* DFLL48M Coarse calibration value bit size.*/

	uint32_t coarse =( *((uint32_t *)(NVMCTRL_OTP4)
     f4e:	4b2e      	ldr	r3, [pc, #184]	; (1008 <system_clock_init+0x13c>)
     f50:	681b      	ldr	r3, [r3, #0]
     f52:	0e9b      	lsrs	r3, r3, #26
			+ (NVM_DFLL_COARSE_POS / 32))
		>> (NVM_DFLL_COARSE_POS % 32))
		& ((1 << NVM_DFLL_COARSE_SIZE) - 1);
	/* In some revision chip, the coarse calibration value is not correct. */
	if (coarse == 0x3f) {
     f54:	2b3f      	cmp	r3, #63	; 0x3f
     f56:	d04b      	beq.n	ff0 <system_clock_init+0x124>
		coarse = 0x1f;
	}
	dfll_conf.coarse_value = coarse;
     f58:	a805      	add	r0, sp, #20
     f5a:	7203      	strb	r3, [r0, #8]
#  else
	dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;
#  endif

	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		dfll_conf.multiply_factor = CONF_CLOCK_DFLL_MULTIPLY_FACTOR;
     f5c:	23b7      	movs	r3, #183	; 0xb7
     f5e:	00db      	lsls	r3, r3, #3
     f60:	8203      	strh	r3, [r0, #16]
	}

	dfll_conf.coarse_max_step = CONF_CLOCK_DFLL_MAX_COARSE_STEP_SIZE;
     f62:	2307      	movs	r3, #7
     f64:	7303      	strb	r3, [r0, #12]
	dfll_conf.fine_max_step   = CONF_CLOCK_DFLL_MAX_FINE_STEP_SIZE;
     f66:	3338      	adds	r3, #56	; 0x38
     f68:	81c3      	strh	r3, [r0, #14]
		dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;

		dfll_conf.multiply_factor = 48000;
	}

	system_clock_source_dfll_set_config(&dfll_conf);
     f6a:	4b28      	ldr	r3, [pc, #160]	; (100c <system_clock_init+0x140>)
     f6c:	4798      	blx	r3
	config->run_in_standby  = false;
     f6e:	a804      	add	r0, sp, #16
     f70:	2500      	movs	r5, #0
     f72:	7045      	strb	r5, [r0, #1]
	config->on_demand       = true;
     f74:	2601      	movs	r6, #1
     f76:	7086      	strb	r6, [r0, #2]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
     f78:	7005      	strb	r5, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
     f7a:	4b25      	ldr	r3, [pc, #148]	; (1010 <system_clock_init+0x144>)
     f7c:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
     f7e:	2006      	movs	r0, #6
     f80:	4f20      	ldr	r7, [pc, #128]	; (1004 <system_clock_init+0x138>)
     f82:	47b8      	blx	r7


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
     f84:	4b23      	ldr	r3, [pc, #140]	; (1014 <system_clock_init+0x148>)
     f86:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
     f88:	ac01      	add	r4, sp, #4
     f8a:	9602      	str	r6, [sp, #8]
	config->high_when_disabled = false;
     f8c:	7065      	strb	r5, [r4, #1]
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
     f8e:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
     f90:	7265      	strb	r5, [r4, #9]

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
     f92:	2305      	movs	r3, #5
     f94:	7023      	strb	r3, [r4, #0]
     f96:	0021      	movs	r1, r4
     f98:	2001      	movs	r0, #1
     f9a:	4b1f      	ldr	r3, [pc, #124]	; (1018 <system_clock_init+0x14c>)
     f9c:	4798      	blx	r3
     f9e:	2001      	movs	r0, #1
     fa0:	4b1e      	ldr	r3, [pc, #120]	; (101c <system_clock_init+0x150>)
     fa2:	4798      	blx	r3
	/* Enable DFLL reference clock if in closed loop mode */
	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		struct system_gclk_chan_config dfll_gclk_chan_conf;

		system_gclk_chan_get_config_defaults(&dfll_gclk_chan_conf);
		dfll_gclk_chan_conf.source_generator = CONF_CLOCK_DFLL_SOURCE_GCLK_GENERATOR;
     fa4:	7026      	strb	r6, [r4, #0]
		system_gclk_chan_set_config(SYSCTRL_GCLK_ID_DFLL48, &dfll_gclk_chan_conf);
     fa6:	0021      	movs	r1, r4
     fa8:	2000      	movs	r0, #0
     faa:	4b14      	ldr	r3, [pc, #80]	; (ffc <system_clock_init+0x130>)
     fac:	4798      	blx	r3
		system_gclk_chan_enable(SYSCTRL_GCLK_ID_DFLL48);
     fae:	2000      	movs	r0, #0
     fb0:	4b1b      	ldr	r3, [pc, #108]	; (1020 <system_clock_init+0x154>)
     fb2:	4798      	blx	r3
#endif


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
     fb4:	2007      	movs	r0, #7
     fb6:	47b8      	blx	r7
	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
     fb8:	490e      	ldr	r1, [pc, #56]	; (ff4 <system_clock_init+0x128>)
     fba:	22d0      	movs	r2, #208	; 0xd0
     fbc:	68cb      	ldr	r3, [r1, #12]
     fbe:	4013      	ands	r3, r2
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DFLL));
     fc0:	2bd0      	cmp	r3, #208	; 0xd0
     fc2:	d1fb      	bne.n	fbc <system_clock_init+0xf0>
	PM->CPUSEL.reg = (uint32_t)divider;
     fc4:	4a17      	ldr	r2, [pc, #92]	; (1024 <system_clock_init+0x158>)
     fc6:	2300      	movs	r3, #0
     fc8:	7213      	strb	r3, [r2, #8]
			PM->APBASEL.reg = (uint32_t)divider;
     fca:	7253      	strb	r3, [r2, #9]
			PM->APBBSEL.reg = (uint32_t)divider;
     fcc:	7293      	strb	r3, [r2, #10]
			PM->APBCSEL.reg = (uint32_t)divider;
     fce:	72d3      	strb	r3, [r2, #11]
	config->division_factor    = 1;
     fd0:	a901      	add	r1, sp, #4
     fd2:	2201      	movs	r2, #1
     fd4:	604a      	str	r2, [r1, #4]
	config->high_when_disabled = false;
     fd6:	704b      	strb	r3, [r1, #1]
	config->run_in_standby     = false;
     fd8:	720b      	strb	r3, [r1, #8]
	config->output_enable      = false;
     fda:	724b      	strb	r3, [r1, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
     fdc:	3307      	adds	r3, #7
     fde:	700b      	strb	r3, [r1, #0]
     fe0:	2000      	movs	r0, #0
     fe2:	4b0d      	ldr	r3, [pc, #52]	; (1018 <system_clock_init+0x14c>)
     fe4:	4798      	blx	r3
     fe6:	2000      	movs	r0, #0
     fe8:	4b0c      	ldr	r3, [pc, #48]	; (101c <system_clock_init+0x150>)
     fea:	4798      	blx	r3
#endif
}
     fec:	b00f      	add	sp, #60	; 0x3c
     fee:	bdf0      	pop	{r4, r5, r6, r7, pc}
		coarse = 0x1f;
     ff0:	3b20      	subs	r3, #32
     ff2:	e7b1      	b.n	f58 <system_clock_init+0x8c>
     ff4:	40000800 	.word	0x40000800
     ff8:	41004000 	.word	0x41004000
     ffc:	00001261 	.word	0x00001261
    1000:	00000ced 	.word	0x00000ced
    1004:	00000e25 	.word	0x00000e25
    1008:	00806024 	.word	0x00806024
    100c:	00000da5 	.word	0x00000da5
    1010:	00000cb1 	.word	0x00000cb1
    1014:	00001029 	.word	0x00001029
    1018:	0000104d 	.word	0x0000104d
    101c:	00001105 	.word	0x00001105
    1020:	000011d5 	.word	0x000011d5
    1024:	40000400 	.word	0x40000400

00001028 <system_gclk_init>:
			PM->APBAMASK.reg |= mask;
    1028:	4a06      	ldr	r2, [pc, #24]	; (1044 <system_gclk_init+0x1c>)
    102a:	6993      	ldr	r3, [r2, #24]
    102c:	2108      	movs	r1, #8
    102e:	430b      	orrs	r3, r1
    1030:	6193      	str	r3, [r2, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    1032:	2201      	movs	r2, #1
    1034:	4b04      	ldr	r3, [pc, #16]	; (1048 <system_gclk_init+0x20>)
    1036:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    1038:	0019      	movs	r1, r3
    103a:	780b      	ldrb	r3, [r1, #0]
    103c:	4213      	tst	r3, r2
    103e:	d1fc      	bne.n	103a <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    1040:	4770      	bx	lr
    1042:	46c0      	nop			; (mov r8, r8)
    1044:	40000400 	.word	0x40000400
    1048:	40000c00 	.word	0x40000c00

0000104c <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    104c:	b570      	push	{r4, r5, r6, lr}
    104e:	0006      	movs	r6, r0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    1050:	0004      	movs	r4, r0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    1052:	780d      	ldrb	r5, [r1, #0]
    1054:	022d      	lsls	r5, r5, #8
    1056:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    1058:	784b      	ldrb	r3, [r1, #1]
    105a:	2b00      	cmp	r3, #0
    105c:	d002      	beq.n	1064 <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    105e:	2380      	movs	r3, #128	; 0x80
    1060:	02db      	lsls	r3, r3, #11
    1062:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    1064:	7a4b      	ldrb	r3, [r1, #9]
    1066:	2b00      	cmp	r3, #0
    1068:	d002      	beq.n	1070 <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    106a:	2380      	movs	r3, #128	; 0x80
    106c:	031b      	lsls	r3, r3, #12
    106e:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    1070:	6848      	ldr	r0, [r1, #4]
    1072:	2801      	cmp	r0, #1
    1074:	d910      	bls.n	1098 <system_gclk_gen_set_config+0x4c>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    1076:	1e43      	subs	r3, r0, #1
    1078:	4218      	tst	r0, r3
    107a:	d134      	bne.n	10e6 <system_gclk_gen_set_config+0x9a>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    107c:	2802      	cmp	r0, #2
    107e:	d930      	bls.n	10e2 <system_gclk_gen_set_config+0x96>
    1080:	2302      	movs	r3, #2
    1082:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    1084:	3201      	adds	r2, #1
						mask <<= 1) {
    1086:	005b      	lsls	r3, r3, #1
			for (mask = (1UL << 1); mask < config->division_factor;
    1088:	4298      	cmp	r0, r3
    108a:	d8fb      	bhi.n	1084 <system_gclk_gen_set_config+0x38>
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    108c:	0212      	lsls	r2, r2, #8
    108e:	4332      	orrs	r2, r6
    1090:	0014      	movs	r4, r2
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    1092:	2380      	movs	r3, #128	; 0x80
    1094:	035b      	lsls	r3, r3, #13
    1096:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    1098:	7a0b      	ldrb	r3, [r1, #8]
    109a:	2b00      	cmp	r3, #0
    109c:	d002      	beq.n	10a4 <system_gclk_gen_set_config+0x58>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    109e:	2380      	movs	r3, #128	; 0x80
    10a0:	039b      	lsls	r3, r3, #14
    10a2:	431d      	orrs	r5, r3
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    10a4:	4a13      	ldr	r2, [pc, #76]	; (10f4 <system_gclk_gen_set_config+0xa8>)
    10a6:	7853      	ldrb	r3, [r2, #1]
	}

	while (system_gclk_is_syncing()) {
    10a8:	b25b      	sxtb	r3, r3
    10aa:	2b00      	cmp	r3, #0
    10ac:	dbfb      	blt.n	10a6 <system_gclk_gen_set_config+0x5a>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    10ae:	4b12      	ldr	r3, [pc, #72]	; (10f8 <system_gclk_gen_set_config+0xac>)
    10b0:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    10b2:	4b12      	ldr	r3, [pc, #72]	; (10fc <system_gclk_gen_set_config+0xb0>)
    10b4:	701e      	strb	r6, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    10b6:	4a0f      	ldr	r2, [pc, #60]	; (10f4 <system_gclk_gen_set_config+0xa8>)
    10b8:	7853      	ldrb	r3, [r2, #1]

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    10ba:	b25b      	sxtb	r3, r3
    10bc:	2b00      	cmp	r3, #0
    10be:	dbfb      	blt.n	10b8 <system_gclk_gen_set_config+0x6c>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    10c0:	4b0c      	ldr	r3, [pc, #48]	; (10f4 <system_gclk_gen_set_config+0xa8>)
    10c2:	609c      	str	r4, [r3, #8]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    10c4:	001a      	movs	r2, r3
    10c6:	7853      	ldrb	r3, [r2, #1]

	while (system_gclk_is_syncing()) {
    10c8:	b25b      	sxtb	r3, r3
    10ca:	2b00      	cmp	r3, #0
    10cc:	dbfb      	blt.n	10c6 <system_gclk_gen_set_config+0x7a>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    10ce:	4a09      	ldr	r2, [pc, #36]	; (10f4 <system_gclk_gen_set_config+0xa8>)
    10d0:	6853      	ldr	r3, [r2, #4]
    10d2:	2180      	movs	r1, #128	; 0x80
    10d4:	0249      	lsls	r1, r1, #9
    10d6:	400b      	ands	r3, r1
    10d8:	431d      	orrs	r5, r3
    10da:	6055      	str	r5, [r2, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    10dc:	4b08      	ldr	r3, [pc, #32]	; (1100 <system_gclk_gen_set_config+0xb4>)
    10de:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    10e0:	bd70      	pop	{r4, r5, r6, pc}
			for (mask = (1UL << 1); mask < config->division_factor;
    10e2:	2200      	movs	r2, #0
    10e4:	e7d2      	b.n	108c <system_gclk_gen_set_config+0x40>
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    10e6:	0204      	lsls	r4, r0, #8
			new_gendiv_config  |=
    10e8:	4334      	orrs	r4, r6
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    10ea:	2380      	movs	r3, #128	; 0x80
    10ec:	029b      	lsls	r3, r3, #10
    10ee:	431d      	orrs	r5, r3
    10f0:	e7d2      	b.n	1098 <system_gclk_gen_set_config+0x4c>
    10f2:	46c0      	nop			; (mov r8, r8)
    10f4:	40000c00 	.word	0x40000c00
    10f8:	000001ad 	.word	0x000001ad
    10fc:	40000c08 	.word	0x40000c08
    1100:	000001ed 	.word	0x000001ed

00001104 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    1104:	b510      	push	{r4, lr}
    1106:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1108:	4a0b      	ldr	r2, [pc, #44]	; (1138 <system_gclk_gen_enable+0x34>)
    110a:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    110c:	b25b      	sxtb	r3, r3
    110e:	2b00      	cmp	r3, #0
    1110:	dbfb      	blt.n	110a <system_gclk_gen_enable+0x6>
	cpu_irq_enter_critical();
    1112:	4b0a      	ldr	r3, [pc, #40]	; (113c <system_gclk_gen_enable+0x38>)
    1114:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    1116:	4b0a      	ldr	r3, [pc, #40]	; (1140 <system_gclk_gen_enable+0x3c>)
    1118:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    111a:	4a07      	ldr	r2, [pc, #28]	; (1138 <system_gclk_gen_enable+0x34>)
    111c:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    111e:	b25b      	sxtb	r3, r3
    1120:	2b00      	cmp	r3, #0
    1122:	dbfb      	blt.n	111c <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    1124:	4a04      	ldr	r2, [pc, #16]	; (1138 <system_gclk_gen_enable+0x34>)
    1126:	6851      	ldr	r1, [r2, #4]
    1128:	2380      	movs	r3, #128	; 0x80
    112a:	025b      	lsls	r3, r3, #9
    112c:	430b      	orrs	r3, r1
    112e:	6053      	str	r3, [r2, #4]
	cpu_irq_leave_critical();
    1130:	4b04      	ldr	r3, [pc, #16]	; (1144 <system_gclk_gen_enable+0x40>)
    1132:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1134:	bd10      	pop	{r4, pc}
    1136:	46c0      	nop			; (mov r8, r8)
    1138:	40000c00 	.word	0x40000c00
    113c:	000001ad 	.word	0x000001ad
    1140:	40000c04 	.word	0x40000c04
    1144:	000001ed 	.word	0x000001ed

00001148 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    1148:	b570      	push	{r4, r5, r6, lr}
    114a:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    114c:	4a1a      	ldr	r2, [pc, #104]	; (11b8 <system_gclk_gen_get_hz+0x70>)
    114e:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    1150:	b25b      	sxtb	r3, r3
    1152:	2b00      	cmp	r3, #0
    1154:	dbfb      	blt.n	114e <system_gclk_gen_get_hz+0x6>
	cpu_irq_enter_critical();
    1156:	4b19      	ldr	r3, [pc, #100]	; (11bc <system_gclk_gen_get_hz+0x74>)
    1158:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    115a:	4b19      	ldr	r3, [pc, #100]	; (11c0 <system_gclk_gen_get_hz+0x78>)
    115c:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    115e:	4a16      	ldr	r2, [pc, #88]	; (11b8 <system_gclk_gen_get_hz+0x70>)
    1160:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    1162:	b25b      	sxtb	r3, r3
    1164:	2b00      	cmp	r3, #0
    1166:	dbfb      	blt.n	1160 <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    1168:	4e13      	ldr	r6, [pc, #76]	; (11b8 <system_gclk_gen_get_hz+0x70>)
    116a:	6870      	ldr	r0, [r6, #4]
    116c:	04c0      	lsls	r0, r0, #19
    116e:	0ec0      	lsrs	r0, r0, #27
	uint32_t gen_input_hz = system_clock_source_get_hz(
    1170:	4b14      	ldr	r3, [pc, #80]	; (11c4 <system_gclk_gen_get_hz+0x7c>)
    1172:	4798      	blx	r3
    1174:	0005      	movs	r5, r0

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    1176:	4b12      	ldr	r3, [pc, #72]	; (11c0 <system_gclk_gen_get_hz+0x78>)
    1178:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    117a:	6876      	ldr	r6, [r6, #4]
    117c:	02f6      	lsls	r6, r6, #11
    117e:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    1180:	4b11      	ldr	r3, [pc, #68]	; (11c8 <system_gclk_gen_get_hz+0x80>)
    1182:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1184:	4a0c      	ldr	r2, [pc, #48]	; (11b8 <system_gclk_gen_get_hz+0x70>)
    1186:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    1188:	b25b      	sxtb	r3, r3
    118a:	2b00      	cmp	r3, #0
    118c:	dbfb      	blt.n	1186 <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    118e:	4b0a      	ldr	r3, [pc, #40]	; (11b8 <system_gclk_gen_get_hz+0x70>)
    1190:	689c      	ldr	r4, [r3, #8]
    1192:	0224      	lsls	r4, r4, #8
    1194:	0c24      	lsrs	r4, r4, #16
	cpu_irq_leave_critical();
    1196:	4b0d      	ldr	r3, [pc, #52]	; (11cc <system_gclk_gen_get_hz+0x84>)
    1198:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    119a:	2e00      	cmp	r6, #0
    119c:	d107      	bne.n	11ae <system_gclk_gen_get_hz+0x66>
    119e:	2c01      	cmp	r4, #1
    11a0:	d907      	bls.n	11b2 <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    11a2:	0021      	movs	r1, r4
    11a4:	0028      	movs	r0, r5
    11a6:	4b0a      	ldr	r3, [pc, #40]	; (11d0 <system_gclk_gen_get_hz+0x88>)
    11a8:	4798      	blx	r3
    11aa:	0005      	movs	r5, r0
    11ac:	e001      	b.n	11b2 <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    11ae:	3401      	adds	r4, #1
    11b0:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    11b2:	0028      	movs	r0, r5
    11b4:	bd70      	pop	{r4, r5, r6, pc}
    11b6:	46c0      	nop			; (mov r8, r8)
    11b8:	40000c00 	.word	0x40000c00
    11bc:	000001ad 	.word	0x000001ad
    11c0:	40000c04 	.word	0x40000c04
    11c4:	00000c1d 	.word	0x00000c1d
    11c8:	40000c08 	.word	0x40000c08
    11cc:	000001ed 	.word	0x000001ed
    11d0:	00001da9 	.word	0x00001da9

000011d4 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    11d4:	b510      	push	{r4, lr}
    11d6:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    11d8:	4b06      	ldr	r3, [pc, #24]	; (11f4 <system_gclk_chan_enable+0x20>)
    11da:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    11dc:	4b06      	ldr	r3, [pc, #24]	; (11f8 <system_gclk_chan_enable+0x24>)
    11de:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    11e0:	4a06      	ldr	r2, [pc, #24]	; (11fc <system_gclk_chan_enable+0x28>)
    11e2:	8853      	ldrh	r3, [r2, #2]
    11e4:	2180      	movs	r1, #128	; 0x80
    11e6:	01c9      	lsls	r1, r1, #7
    11e8:	430b      	orrs	r3, r1
    11ea:	8053      	strh	r3, [r2, #2]
	cpu_irq_leave_critical();
    11ec:	4b04      	ldr	r3, [pc, #16]	; (1200 <system_gclk_chan_enable+0x2c>)
    11ee:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    11f0:	bd10      	pop	{r4, pc}
    11f2:	46c0      	nop			; (mov r8, r8)
    11f4:	000001ad 	.word	0x000001ad
    11f8:	40000c02 	.word	0x40000c02
    11fc:	40000c00 	.word	0x40000c00
    1200:	000001ed 	.word	0x000001ed

00001204 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    1204:	b510      	push	{r4, lr}
    1206:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    1208:	4b0f      	ldr	r3, [pc, #60]	; (1248 <system_gclk_chan_disable+0x44>)
    120a:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    120c:	4b0f      	ldr	r3, [pc, #60]	; (124c <system_gclk_chan_disable+0x48>)
    120e:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    1210:	4a0f      	ldr	r2, [pc, #60]	; (1250 <system_gclk_chan_disable+0x4c>)
    1212:	8853      	ldrh	r3, [r2, #2]
    1214:	051b      	lsls	r3, r3, #20
    1216:	0f18      	lsrs	r0, r3, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    1218:	8853      	ldrh	r3, [r2, #2]
    121a:	490e      	ldr	r1, [pc, #56]	; (1254 <system_gclk_chan_disable+0x50>)
    121c:	400b      	ands	r3, r1
    121e:	8053      	strh	r3, [r2, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    1220:	8853      	ldrh	r3, [r2, #2]
    1222:	490d      	ldr	r1, [pc, #52]	; (1258 <system_gclk_chan_disable+0x54>)
    1224:	400b      	ands	r3, r1
    1226:	8053      	strh	r3, [r2, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    1228:	0011      	movs	r1, r2
    122a:	2280      	movs	r2, #128	; 0x80
    122c:	01d2      	lsls	r2, r2, #7
    122e:	884b      	ldrh	r3, [r1, #2]
    1230:	4213      	tst	r3, r2
    1232:	d1fc      	bne.n	122e <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    1234:	4906      	ldr	r1, [pc, #24]	; (1250 <system_gclk_chan_disable+0x4c>)
    1236:	884a      	ldrh	r2, [r1, #2]
    1238:	0203      	lsls	r3, r0, #8
    123a:	4806      	ldr	r0, [pc, #24]	; (1254 <system_gclk_chan_disable+0x50>)
    123c:	4002      	ands	r2, r0
    123e:	4313      	orrs	r3, r2
    1240:	804b      	strh	r3, [r1, #2]
	cpu_irq_leave_critical();
    1242:	4b06      	ldr	r3, [pc, #24]	; (125c <system_gclk_chan_disable+0x58>)
    1244:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1246:	bd10      	pop	{r4, pc}
    1248:	000001ad 	.word	0x000001ad
    124c:	40000c02 	.word	0x40000c02
    1250:	40000c00 	.word	0x40000c00
    1254:	fffff0ff 	.word	0xfffff0ff
    1258:	ffffbfff 	.word	0xffffbfff
    125c:	000001ed 	.word	0x000001ed

00001260 <system_gclk_chan_set_config>:
{
    1260:	b510      	push	{r4, lr}
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    1262:	780c      	ldrb	r4, [r1, #0]
    1264:	0224      	lsls	r4, r4, #8
    1266:	4304      	orrs	r4, r0
	system_gclk_chan_disable(channel);
    1268:	4b02      	ldr	r3, [pc, #8]	; (1274 <system_gclk_chan_set_config+0x14>)
    126a:	4798      	blx	r3
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    126c:	b2a4      	uxth	r4, r4
    126e:	4b02      	ldr	r3, [pc, #8]	; (1278 <system_gclk_chan_set_config+0x18>)
    1270:	805c      	strh	r4, [r3, #2]
}
    1272:	bd10      	pop	{r4, pc}
    1274:	00001205 	.word	0x00001205
    1278:	40000c00 	.word	0x40000c00

0000127c <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    127c:	b510      	push	{r4, lr}
    127e:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    1280:	4b06      	ldr	r3, [pc, #24]	; (129c <system_gclk_chan_get_hz+0x20>)
    1282:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    1284:	4b06      	ldr	r3, [pc, #24]	; (12a0 <system_gclk_chan_get_hz+0x24>)
    1286:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    1288:	4b06      	ldr	r3, [pc, #24]	; (12a4 <system_gclk_chan_get_hz+0x28>)
    128a:	885c      	ldrh	r4, [r3, #2]
    128c:	0524      	lsls	r4, r4, #20
    128e:	0f24      	lsrs	r4, r4, #28
	cpu_irq_leave_critical();
    1290:	4b05      	ldr	r3, [pc, #20]	; (12a8 <system_gclk_chan_get_hz+0x2c>)
    1292:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    1294:	0020      	movs	r0, r4
    1296:	4b05      	ldr	r3, [pc, #20]	; (12ac <system_gclk_chan_get_hz+0x30>)
    1298:	4798      	blx	r3
}
    129a:	bd10      	pop	{r4, pc}
    129c:	000001ad 	.word	0x000001ad
    12a0:	40000c02 	.word	0x40000c02
    12a4:	40000c00 	.word	0x40000c00
    12a8:	000001ed 	.word	0x000001ed
    12ac:	00001149 	.word	0x00001149

000012b0 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    12b0:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    12b2:	78d3      	ldrb	r3, [r2, #3]
    12b4:	2b00      	cmp	r3, #0
    12b6:	d135      	bne.n	1324 <_system_pinmux_config+0x74>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    12b8:	7813      	ldrb	r3, [r2, #0]
    12ba:	2b80      	cmp	r3, #128	; 0x80
    12bc:	d029      	beq.n	1312 <_system_pinmux_config+0x62>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    12be:	061b      	lsls	r3, r3, #24
    12c0:	2480      	movs	r4, #128	; 0x80
    12c2:	0264      	lsls	r4, r4, #9
    12c4:	4323      	orrs	r3, r4
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    12c6:	7854      	ldrb	r4, [r2, #1]
    12c8:	2502      	movs	r5, #2
    12ca:	43ac      	bics	r4, r5
    12cc:	d106      	bne.n	12dc <_system_pinmux_config+0x2c>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    12ce:	7894      	ldrb	r4, [r2, #2]
    12d0:	2c00      	cmp	r4, #0
    12d2:	d120      	bne.n	1316 <_system_pinmux_config+0x66>
			pin_cfg |= PORT_WRCONFIG_INEN;
    12d4:	2480      	movs	r4, #128	; 0x80
    12d6:	02a4      	lsls	r4, r4, #10
    12d8:	4323      	orrs	r3, r4
				pin_cfg |= PORT_WRCONFIG_PULLEN;
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    12da:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    12dc:	7854      	ldrb	r4, [r2, #1]
    12de:	3c01      	subs	r4, #1
    12e0:	2c01      	cmp	r4, #1
    12e2:	d91c      	bls.n	131e <_system_pinmux_config+0x6e>
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    12e4:	040d      	lsls	r5, r1, #16
    12e6:	0c2d      	lsrs	r5, r5, #16

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    12e8:	24a0      	movs	r4, #160	; 0xa0
    12ea:	05e4      	lsls	r4, r4, #23
    12ec:	432c      	orrs	r4, r5
    12ee:	431c      	orrs	r4, r3
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    12f0:	6284      	str	r4, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    12f2:	0c0d      	lsrs	r5, r1, #16

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    12f4:	24d0      	movs	r4, #208	; 0xd0
    12f6:	0624      	lsls	r4, r4, #24
    12f8:	432c      	orrs	r4, r5
    12fa:	431c      	orrs	r4, r3
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    12fc:	6284      	str	r4, [r0, #40]	; 0x28
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    12fe:	78d4      	ldrb	r4, [r2, #3]
    1300:	2c00      	cmp	r4, #0
    1302:	d122      	bne.n	134a <_system_pinmux_config+0x9a>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    1304:	035b      	lsls	r3, r3, #13
    1306:	d51c      	bpl.n	1342 <_system_pinmux_config+0x92>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    1308:	7893      	ldrb	r3, [r2, #2]
    130a:	2b01      	cmp	r3, #1
    130c:	d01e      	beq.n	134c <_system_pinmux_config+0x9c>
				port->OUTSET.reg = pin_mask;
			} else {
				port->OUTCLR.reg = pin_mask;
    130e:	6141      	str	r1, [r0, #20]
    1310:	e017      	b.n	1342 <_system_pinmux_config+0x92>
	uint32_t pin_cfg = 0;
    1312:	2300      	movs	r3, #0
    1314:	e7d7      	b.n	12c6 <_system_pinmux_config+0x16>
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    1316:	24c0      	movs	r4, #192	; 0xc0
    1318:	02e4      	lsls	r4, r4, #11
    131a:	4323      	orrs	r3, r4
    131c:	e7dd      	b.n	12da <_system_pinmux_config+0x2a>
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    131e:	4c0d      	ldr	r4, [pc, #52]	; (1354 <_system_pinmux_config+0xa4>)
    1320:	4023      	ands	r3, r4
    1322:	e7df      	b.n	12e4 <_system_pinmux_config+0x34>
		port->DIRCLR.reg = pin_mask;
    1324:	6041      	str	r1, [r0, #4]
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    1326:	040c      	lsls	r4, r1, #16
    1328:	0c24      	lsrs	r4, r4, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    132a:	23a0      	movs	r3, #160	; 0xa0
    132c:	05db      	lsls	r3, r3, #23
    132e:	4323      	orrs	r3, r4
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1330:	6283      	str	r3, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    1332:	0c0c      	lsrs	r4, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    1334:	23d0      	movs	r3, #208	; 0xd0
    1336:	061b      	lsls	r3, r3, #24
    1338:	4323      	orrs	r3, r4
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    133a:	6283      	str	r3, [r0, #40]	; 0x28
	if(!config->powersave) {
    133c:	78d3      	ldrb	r3, [r2, #3]
    133e:	2b00      	cmp	r3, #0
    1340:	d103      	bne.n	134a <_system_pinmux_config+0x9a>
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    1342:	7853      	ldrb	r3, [r2, #1]
    1344:	3b01      	subs	r3, #1
    1346:	2b01      	cmp	r3, #1
    1348:	d902      	bls.n	1350 <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
		}
	}
}
    134a:	bd30      	pop	{r4, r5, pc}
				port->OUTSET.reg = pin_mask;
    134c:	6181      	str	r1, [r0, #24]
    134e:	e7f8      	b.n	1342 <_system_pinmux_config+0x92>
			port->DIRSET.reg = pin_mask;
    1350:	6081      	str	r1, [r0, #8]
}
    1352:	e7fa      	b.n	134a <_system_pinmux_config+0x9a>
    1354:	fffbffff 	.word	0xfffbffff

00001358 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    1358:	b510      	push	{r4, lr}
    135a:	000a      	movs	r2, r1
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    135c:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    135e:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    1360:	2900      	cmp	r1, #0
    1362:	d104      	bne.n	136e <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    1364:	0943      	lsrs	r3, r0, #5
    1366:	01db      	lsls	r3, r3, #7
    1368:	4905      	ldr	r1, [pc, #20]	; (1380 <system_pinmux_pin_set_config+0x28>)
    136a:	468c      	mov	ip, r1
    136c:	4463      	add	r3, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    136e:	241f      	movs	r4, #31
    1370:	4020      	ands	r0, r4
    1372:	2101      	movs	r1, #1
    1374:	4081      	lsls	r1, r0

	_system_pinmux_config(port, pin_mask, config);
    1376:	0018      	movs	r0, r3
    1378:	4b02      	ldr	r3, [pc, #8]	; (1384 <system_pinmux_pin_set_config+0x2c>)
    137a:	4798      	blx	r3
}
    137c:	bd10      	pop	{r4, pc}
    137e:	46c0      	nop			; (mov r8, r8)
    1380:	41004400 	.word	0x41004400
    1384:	000012b1 	.word	0x000012b1

00001388 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    1388:	4770      	bx	lr
	...

0000138c <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    138c:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    138e:	4b05      	ldr	r3, [pc, #20]	; (13a4 <system_init+0x18>)
    1390:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    1392:	4b05      	ldr	r3, [pc, #20]	; (13a8 <system_init+0x1c>)
    1394:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    1396:	4b05      	ldr	r3, [pc, #20]	; (13ac <system_init+0x20>)
    1398:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    139a:	4b05      	ldr	r3, [pc, #20]	; (13b0 <system_init+0x24>)
    139c:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    139e:	4b05      	ldr	r3, [pc, #20]	; (13b4 <system_init+0x28>)
    13a0:	4798      	blx	r3
}
    13a2:	bd10      	pop	{r4, pc}
    13a4:	00000ecd 	.word	0x00000ecd
    13a8:	0000021d 	.word	0x0000021d
    13ac:	00001389 	.word	0x00001389
    13b0:	00001389 	.word	0x00001389
    13b4:	00001389 	.word	0x00001389

000013b8 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    13b8:	e7fe      	b.n	13b8 <Dummy_Handler>
	...

000013bc <Reset_Handler>:
{
    13bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
        if (pSrc != pDest) {
    13be:	4a2a      	ldr	r2, [pc, #168]	; (1468 <Reset_Handler+0xac>)
    13c0:	4b2a      	ldr	r3, [pc, #168]	; (146c <Reset_Handler+0xb0>)
    13c2:	429a      	cmp	r2, r3
    13c4:	d011      	beq.n	13ea <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
    13c6:	001a      	movs	r2, r3
    13c8:	4b29      	ldr	r3, [pc, #164]	; (1470 <Reset_Handler+0xb4>)
    13ca:	429a      	cmp	r2, r3
    13cc:	d20d      	bcs.n	13ea <Reset_Handler+0x2e>
    13ce:	4a29      	ldr	r2, [pc, #164]	; (1474 <Reset_Handler+0xb8>)
    13d0:	3303      	adds	r3, #3
    13d2:	1a9b      	subs	r3, r3, r2
    13d4:	089b      	lsrs	r3, r3, #2
    13d6:	3301      	adds	r3, #1
    13d8:	009b      	lsls	r3, r3, #2
    13da:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
    13dc:	4823      	ldr	r0, [pc, #140]	; (146c <Reset_Handler+0xb0>)
    13de:	4922      	ldr	r1, [pc, #136]	; (1468 <Reset_Handler+0xac>)
    13e0:	588c      	ldr	r4, [r1, r2]
    13e2:	5084      	str	r4, [r0, r2]
    13e4:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
    13e6:	429a      	cmp	r2, r3
    13e8:	d1fa      	bne.n	13e0 <Reset_Handler+0x24>
        for (pDest = &_szero; pDest < &_ezero;) {
    13ea:	4a23      	ldr	r2, [pc, #140]	; (1478 <Reset_Handler+0xbc>)
    13ec:	4b23      	ldr	r3, [pc, #140]	; (147c <Reset_Handler+0xc0>)
    13ee:	429a      	cmp	r2, r3
    13f0:	d20a      	bcs.n	1408 <Reset_Handler+0x4c>
    13f2:	43d3      	mvns	r3, r2
    13f4:	4921      	ldr	r1, [pc, #132]	; (147c <Reset_Handler+0xc0>)
    13f6:	185b      	adds	r3, r3, r1
    13f8:	2103      	movs	r1, #3
    13fa:	438b      	bics	r3, r1
    13fc:	3304      	adds	r3, #4
    13fe:	189b      	adds	r3, r3, r2
                *pDest++ = 0;
    1400:	2100      	movs	r1, #0
    1402:	c202      	stmia	r2!, {r1}
        for (pDest = &_szero; pDest < &_ezero;) {
    1404:	4293      	cmp	r3, r2
    1406:	d1fc      	bne.n	1402 <Reset_Handler+0x46>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    1408:	4a1d      	ldr	r2, [pc, #116]	; (1480 <Reset_Handler+0xc4>)
    140a:	21ff      	movs	r1, #255	; 0xff
    140c:	4b1d      	ldr	r3, [pc, #116]	; (1484 <Reset_Handler+0xc8>)
    140e:	438b      	bics	r3, r1
    1410:	6093      	str	r3, [r2, #8]
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    1412:	39fd      	subs	r1, #253	; 0xfd
    1414:	2390      	movs	r3, #144	; 0x90
    1416:	005b      	lsls	r3, r3, #1
    1418:	4a1b      	ldr	r2, [pc, #108]	; (1488 <Reset_Handler+0xcc>)
    141a:	50d1      	str	r1, [r2, r3]
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    141c:	4a1b      	ldr	r2, [pc, #108]	; (148c <Reset_Handler+0xd0>)
    141e:	78d3      	ldrb	r3, [r2, #3]
    1420:	2503      	movs	r5, #3
    1422:	43ab      	bics	r3, r5
    1424:	2402      	movs	r4, #2
    1426:	4323      	orrs	r3, r4
    1428:	70d3      	strb	r3, [r2, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    142a:	78d3      	ldrb	r3, [r2, #3]
    142c:	270c      	movs	r7, #12
    142e:	43bb      	bics	r3, r7
    1430:	2608      	movs	r6, #8
    1432:	4333      	orrs	r3, r6
    1434:	70d3      	strb	r3, [r2, #3]
        DMAC->QOSCTRL.bit.DQOS = 2;
    1436:	4b16      	ldr	r3, [pc, #88]	; (1490 <Reset_Handler+0xd4>)
    1438:	7b98      	ldrb	r0, [r3, #14]
    143a:	2230      	movs	r2, #48	; 0x30
    143c:	4390      	bics	r0, r2
    143e:	2220      	movs	r2, #32
    1440:	4310      	orrs	r0, r2
    1442:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    1444:	7b99      	ldrb	r1, [r3, #14]
    1446:	43b9      	bics	r1, r7
    1448:	4331      	orrs	r1, r6
    144a:	7399      	strb	r1, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    144c:	7b9a      	ldrb	r2, [r3, #14]
    144e:	43aa      	bics	r2, r5
    1450:	4322      	orrs	r2, r4
    1452:	739a      	strb	r2, [r3, #14]
        NVMCTRL->CTRLB.bit.MANW = 1;
    1454:	4a0f      	ldr	r2, [pc, #60]	; (1494 <Reset_Handler+0xd8>)
    1456:	6853      	ldr	r3, [r2, #4]
    1458:	2180      	movs	r1, #128	; 0x80
    145a:	430b      	orrs	r3, r1
    145c:	6053      	str	r3, [r2, #4]
        __libc_init_array();
    145e:	4b0e      	ldr	r3, [pc, #56]	; (1498 <Reset_Handler+0xdc>)
    1460:	4798      	blx	r3
        main();
    1462:	4b0e      	ldr	r3, [pc, #56]	; (149c <Reset_Handler+0xe0>)
    1464:	4798      	blx	r3
    1466:	e7fe      	b.n	1466 <Reset_Handler+0xaa>
    1468:	00003484 	.word	0x00003484
    146c:	20000000 	.word	0x20000000
    1470:	20000074 	.word	0x20000074
    1474:	20000004 	.word	0x20000004
    1478:	20000074 	.word	0x20000074
    147c:	20000174 	.word	0x20000174
    1480:	e000ed00 	.word	0xe000ed00
    1484:	00000000 	.word	0x00000000
    1488:	41007000 	.word	0x41007000
    148c:	41005000 	.word	0x41005000
    1490:	41004800 	.word	0x41004800
    1494:	41004000 	.word	0x41004000
    1498:	000020e9 	.word	0x000020e9
    149c:	00001c75 	.word	0x00001c75

000014a0 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
    14a0:	b5f0      	push	{r4, r5, r6, r7, lr}
    14a2:	46c6      	mov	lr, r8
    14a4:	b500      	push	{lr}
    14a6:	000c      	movs	r4, r1
    14a8:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
    14aa:	2800      	cmp	r0, #0
    14ac:	d10f      	bne.n	14ce <_read+0x2e>
		return -1;
	}

	for (; len > 0; --len) {
    14ae:	2a00      	cmp	r2, #0
    14b0:	dd11      	ble.n	14d6 <_read+0x36>
    14b2:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
    14b4:	4e09      	ldr	r6, [pc, #36]	; (14dc <_read+0x3c>)
    14b6:	4d0a      	ldr	r5, [pc, #40]	; (14e0 <_read+0x40>)
    14b8:	6830      	ldr	r0, [r6, #0]
    14ba:	0021      	movs	r1, r4
    14bc:	682b      	ldr	r3, [r5, #0]
    14be:	4798      	blx	r3
		ptr++;
    14c0:	3401      	adds	r4, #1
	for (; len > 0; --len) {
    14c2:	42bc      	cmp	r4, r7
    14c4:	d1f8      	bne.n	14b8 <_read+0x18>
		nChars++;
	}
	return nChars;
}
    14c6:	4640      	mov	r0, r8
    14c8:	bc04      	pop	{r2}
    14ca:	4690      	mov	r8, r2
    14cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return -1;
    14ce:	2301      	movs	r3, #1
    14d0:	425b      	negs	r3, r3
    14d2:	4698      	mov	r8, r3
    14d4:	e7f7      	b.n	14c6 <_read+0x26>
	for (; len > 0; --len) {
    14d6:	4680      	mov	r8, r0
    14d8:	e7f5      	b.n	14c6 <_read+0x26>
    14da:	46c0      	nop			; (mov r8, r8)
    14dc:	200000f8 	.word	0x200000f8
    14e0:	200000f0 	.word	0x200000f0

000014e4 <_write>:
int __attribute__((weak))
_write (int file, char * ptr, int len);

int __attribute__((weak))
_write (int file, char * ptr, int len)
{
    14e4:	b5f0      	push	{r4, r5, r6, r7, lr}
    14e6:	46c6      	mov	lr, r8
    14e8:	b500      	push	{lr}
    14ea:	000e      	movs	r6, r1
    14ec:	0015      	movs	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
    14ee:	3801      	subs	r0, #1
    14f0:	2802      	cmp	r0, #2
    14f2:	d810      	bhi.n	1516 <_write+0x32>
		return -1;
	}

	for (; len != 0; --len) {
    14f4:	2a00      	cmp	r2, #0
    14f6:	d011      	beq.n	151c <_write+0x38>
    14f8:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
    14fa:	4b0c      	ldr	r3, [pc, #48]	; (152c <_write+0x48>)
    14fc:	4698      	mov	r8, r3
    14fe:	4f0c      	ldr	r7, [pc, #48]	; (1530 <_write+0x4c>)
    1500:	4643      	mov	r3, r8
    1502:	6818      	ldr	r0, [r3, #0]
    1504:	5d31      	ldrb	r1, [r6, r4]
    1506:	683b      	ldr	r3, [r7, #0]
    1508:	4798      	blx	r3
    150a:	2800      	cmp	r0, #0
    150c:	db08      	blt.n	1520 <_write+0x3c>
			return -1;
		}
		++nChars;
    150e:	3401      	adds	r4, #1
	for (; len != 0; --len) {
    1510:	42a5      	cmp	r5, r4
    1512:	d1f5      	bne.n	1500 <_write+0x1c>
    1514:	e006      	b.n	1524 <_write+0x40>
		return -1;
    1516:	2401      	movs	r4, #1
    1518:	4264      	negs	r4, r4
    151a:	e003      	b.n	1524 <_write+0x40>
	for (; len != 0; --len) {
    151c:	0014      	movs	r4, r2
    151e:	e001      	b.n	1524 <_write+0x40>
			return -1;
    1520:	2401      	movs	r4, #1
    1522:	4264      	negs	r4, r4
	}
	return nChars;
}
    1524:	0020      	movs	r0, r4
    1526:	bc04      	pop	{r2}
    1528:	4690      	mov	r8, r2
    152a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    152c:	200000f8 	.word	0x200000f8
    1530:	200000f4 	.word	0x200000f4

00001534 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
    1534:	0003      	movs	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    1536:	4a06      	ldr	r2, [pc, #24]	; (1550 <_sbrk+0x1c>)
    1538:	6812      	ldr	r2, [r2, #0]
    153a:	2a00      	cmp	r2, #0
    153c:	d004      	beq.n	1548 <_sbrk+0x14>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
    153e:	4a04      	ldr	r2, [pc, #16]	; (1550 <_sbrk+0x1c>)
    1540:	6810      	ldr	r0, [r2, #0]

	heap += incr;
    1542:	18c3      	adds	r3, r0, r3
    1544:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
}
    1546:	4770      	bx	lr
		heap = (unsigned char *)&_end;
    1548:	4902      	ldr	r1, [pc, #8]	; (1554 <_sbrk+0x20>)
    154a:	4a01      	ldr	r2, [pc, #4]	; (1550 <_sbrk+0x1c>)
    154c:	6011      	str	r1, [r2, #0]
    154e:	e7f6      	b.n	153e <_sbrk+0xa>
    1550:	200000cc 	.word	0x200000cc
    1554:	20002178 	.word	0x20002178

00001558 <_close>:
}

extern int _close(int file)
{
	return -1;
}
    1558:	2001      	movs	r0, #1
    155a:	4240      	negs	r0, r0
    155c:	4770      	bx	lr

0000155e <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
    155e:	2380      	movs	r3, #128	; 0x80
    1560:	019b      	lsls	r3, r3, #6
    1562:	604b      	str	r3, [r1, #4]

	return 0;
}
    1564:	2000      	movs	r0, #0
    1566:	4770      	bx	lr

00001568 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
    1568:	2001      	movs	r0, #1
    156a:	4770      	bx	lr

0000156c <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
    156c:	2000      	movs	r0, #0
    156e:	4770      	bx	lr

00001570 <usart_serial_getchar>:
 * \param[out]    c       Destination for the read character.
 */
static inline void usart_serial_getchar(
		struct usart_module *const module,
		uint8_t *c)
{
    1570:	b570      	push	{r4, r5, r6, lr}
    1572:	b082      	sub	sp, #8
    1574:	0005      	movs	r5, r0
    1576:	000e      	movs	r6, r1
	uint16_t temp = 0;
    1578:	2200      	movs	r2, #0
    157a:	466b      	mov	r3, sp
    157c:	80da      	strh	r2, [r3, #6]

	while(STATUS_OK != usart_read_wait(module, &temp));
    157e:	4c06      	ldr	r4, [pc, #24]	; (1598 <usart_serial_getchar+0x28>)
    1580:	466b      	mov	r3, sp
    1582:	1d99      	adds	r1, r3, #6
    1584:	0028      	movs	r0, r5
    1586:	47a0      	blx	r4
    1588:	2800      	cmp	r0, #0
    158a:	d1f9      	bne.n	1580 <usart_serial_getchar+0x10>

	*c = temp;
    158c:	466b      	mov	r3, sp
    158e:	3306      	adds	r3, #6
    1590:	881b      	ldrh	r3, [r3, #0]
    1592:	7033      	strb	r3, [r6, #0]
}
    1594:	b002      	add	sp, #8
    1596:	bd70      	pop	{r4, r5, r6, pc}
    1598:	00000a1f 	.word	0x00000a1f

0000159c <usart_serial_putchar>:
{
    159c:	b570      	push	{r4, r5, r6, lr}
    159e:	0005      	movs	r5, r0
	while(STATUS_OK !=usart_write_wait(module, c));
    15a0:	b28c      	uxth	r4, r1
    15a2:	4e03      	ldr	r6, [pc, #12]	; (15b0 <usart_serial_putchar+0x14>)
    15a4:	0021      	movs	r1, r4
    15a6:	0028      	movs	r0, r5
    15a8:	47b0      	blx	r6
    15aa:	2800      	cmp	r0, #0
    15ac:	d1fa      	bne.n	15a4 <usart_serial_putchar+0x8>
}
    15ae:	bd70      	pop	{r4, r5, r6, pc}
    15b0:	000009f9 	.word	0x000009f9

000015b4 <configure_console>:
#include "config_usart.h"

void configure_console(void)
{
    15b4:	b570      	push	{r4, r5, r6, lr}
    15b6:	b090      	sub	sp, #64	; 0x40
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
    15b8:	2380      	movs	r3, #128	; 0x80
    15ba:	05db      	lsls	r3, r3, #23
    15bc:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    15be:	2300      	movs	r3, #0
    15c0:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
    15c2:	22ff      	movs	r2, #255	; 0xff
    15c4:	4669      	mov	r1, sp
    15c6:	810a      	strh	r2, [r1, #8]
	config->stopbits         = USART_STOPBITS_1;
    15c8:	2200      	movs	r2, #0
    15ca:	728b      	strb	r3, [r1, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    15cc:	72cb      	strb	r3, [r1, #11]
	config->baudrate         = 9600;
    15ce:	2196      	movs	r1, #150	; 0x96
    15d0:	0189      	lsls	r1, r1, #6
    15d2:	9108      	str	r1, [sp, #32]
	config->receiver_enable  = true;
    15d4:	2101      	movs	r1, #1
    15d6:	2024      	movs	r0, #36	; 0x24
    15d8:	466c      	mov	r4, sp
    15da:	5421      	strb	r1, [r4, r0]
	config->transmitter_enable = true;
    15dc:	3001      	adds	r0, #1
    15de:	5421      	strb	r1, [r4, r0]
	config->clock_polarity_inverted = false;
    15e0:	3125      	adds	r1, #37	; 0x25
    15e2:	5463      	strb	r3, [r4, r1]
	config->use_external_clock = false;
    15e4:	3101      	adds	r1, #1
    15e6:	5463      	strb	r3, [r4, r1]
	config->ext_clock_freq   = 0;
    15e8:	930a      	str	r3, [sp, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
	config->run_in_standby   = false;
    15ea:	3105      	adds	r1, #5
    15ec:	5463      	strb	r3, [r4, r1]
	config->generator_source = GCLK_GENERATOR_0;
    15ee:	3101      	adds	r1, #1
    15f0:	5463      	strb	r3, [r4, r1]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->pinmux_pad2      = PINMUX_DEFAULT;
	config->pinmux_pad3      = PINMUX_DEFAULT;
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    15f2:	9305      	str	r3, [sp, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    15f4:	8223      	strh	r3, [r4, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
    15f6:	76e3      	strb	r3, [r4, #27]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
    15f8:	7622      	strb	r2, [r4, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
    15fa:	7722      	strb	r2, [r4, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
    15fc:	7662      	strb	r2, [r4, #25]
	config->receive_pulse_length                    = 19;
    15fe:	2313      	movs	r3, #19
    1600:	76a3      	strb	r3, [r4, #26]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
    1602:	7762      	strb	r2, [r4, #29]
	struct usart_config config_usart;
	usart_get_config_defaults(&config_usart);

	config_usart.baudrate    = SERCOMBAUD;
	config_usart.mux_setting = SERCOMMUX;
    1604:	2380      	movs	r3, #128	; 0x80
    1606:	035b      	lsls	r3, r3, #13
    1608:	9303      	str	r3, [sp, #12]
	config_usart.pinmux_pad0 = SERCOMPAD0;
    160a:	4b1e      	ldr	r3, [pc, #120]	; (1684 <configure_console+0xd0>)
    160c:	930c      	str	r3, [sp, #48]	; 0x30
	config_usart.pinmux_pad1 = SERCOMPAD1;
    160e:	4b1e      	ldr	r3, [pc, #120]	; (1688 <configure_console+0xd4>)
    1610:	930d      	str	r3, [sp, #52]	; 0x34
	config_usart.pinmux_pad2 = SERCOMPAD2;
    1612:	2301      	movs	r3, #1
    1614:	425b      	negs	r3, r3
    1616:	930e      	str	r3, [sp, #56]	; 0x38
	config_usart.pinmux_pad3 = SERCOMPAD3;
    1618:	930f      	str	r3, [sp, #60]	; 0x3c

	while (usart_init(&usart_instance,	 SERCOMMODULE, &config_usart) != STATUS_OK) { }
    161a:	4d1c      	ldr	r5, [pc, #112]	; (168c <configure_console+0xd8>)
    161c:	4c1c      	ldr	r4, [pc, #112]	; (1690 <configure_console+0xdc>)
    161e:	466a      	mov	r2, sp
    1620:	491c      	ldr	r1, [pc, #112]	; (1694 <configure_console+0xe0>)
    1622:	0028      	movs	r0, r5
    1624:	47a0      	blx	r4
    1626:	2800      	cmp	r0, #0
    1628:	d1f9      	bne.n	161e <configure_console+0x6a>
static inline void stdio_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	stdio_base = (void *)module;
    162a:	4c18      	ldr	r4, [pc, #96]	; (168c <configure_console+0xd8>)
    162c:	4b1a      	ldr	r3, [pc, #104]	; (1698 <configure_console+0xe4>)
    162e:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
    1630:	4a1a      	ldr	r2, [pc, #104]	; (169c <configure_console+0xe8>)
    1632:	4b1b      	ldr	r3, [pc, #108]	; (16a0 <configure_console+0xec>)
    1634:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
    1636:	4a1b      	ldr	r2, [pc, #108]	; (16a4 <configure_console+0xf0>)
    1638:	4b1b      	ldr	r3, [pc, #108]	; (16a8 <configure_console+0xf4>)
    163a:	601a      	str	r2, [r3, #0]
	if (usart_init(module, hw, config) == STATUS_OK) {
    163c:	466a      	mov	r2, sp
    163e:	4915      	ldr	r1, [pc, #84]	; (1694 <configure_console+0xe0>)
    1640:	0020      	movs	r0, r4
    1642:	4b13      	ldr	r3, [pc, #76]	; (1690 <configure_console+0xdc>)
    1644:	4798      	blx	r3

	usart_serial_init(module, hw, config);
# if defined(__GNUC__)
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
    1646:	4e19      	ldr	r6, [pc, #100]	; (16ac <configure_console+0xf8>)
    1648:	6833      	ldr	r3, [r6, #0]
    164a:	6898      	ldr	r0, [r3, #8]
    164c:	2100      	movs	r1, #0
    164e:	4d18      	ldr	r5, [pc, #96]	; (16b0 <configure_console+0xfc>)
    1650:	47a8      	blx	r5
	setbuf(stdin, NULL);
    1652:	6833      	ldr	r3, [r6, #0]
    1654:	6858      	ldr	r0, [r3, #4]
    1656:	2100      	movs	r1, #0
    1658:	47a8      	blx	r5
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    165a:	6825      	ldr	r5, [r4, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    165c:	0028      	movs	r0, r5
    165e:	4b15      	ldr	r3, [pc, #84]	; (16b4 <configure_console+0x100>)
    1660:	4798      	blx	r3
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    1662:	231f      	movs	r3, #31
    1664:	4018      	ands	r0, r3
    1666:	3b1e      	subs	r3, #30
    1668:	4083      	lsls	r3, r0
    166a:	4a13      	ldr	r2, [pc, #76]	; (16b8 <configure_console+0x104>)
    166c:	6013      	str	r3, [r2, #0]
	SercomUsart *const usart_hw = &(module->hw->USART);
    166e:	6822      	ldr	r2, [r4, #0]
	return (usart_hw->SYNCBUSY.reg);
    1670:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    1672:	2b00      	cmp	r3, #0
    1674:	d1fc      	bne.n	1670 <configure_console+0xbc>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    1676:	682b      	ldr	r3, [r5, #0]
    1678:	2202      	movs	r2, #2
    167a:	4313      	orrs	r3, r2
    167c:	602b      	str	r3, [r5, #0]

	stdio_serial_init(&usart_instance, SERCOMMODULE, &config_usart);
	usart_enable(&usart_instance);
}
    167e:	b010      	add	sp, #64	; 0x40
    1680:	bd70      	pop	{r4, r5, r6, pc}
    1682:	46c0      	nop			; (mov r8, r8)
    1684:	00080003 	.word	0x00080003
    1688:	00090003 	.word	0x00090003
    168c:	200000fc 	.word	0x200000fc
    1690:	000006bd 	.word	0x000006bd
    1694:	42001000 	.word	0x42001000
    1698:	200000f8 	.word	0x200000f8
    169c:	0000159d 	.word	0x0000159d
    16a0:	200000f4 	.word	0x200000f4
    16a4:	00001571 	.word	0x00001571
    16a8:	200000f0 	.word	0x200000f0
    16ac:	20000010 	.word	0x20000010
    16b0:	00002189 	.word	0x00002189
    16b4:	0000062d 	.word	0x0000062d
    16b8:	e000e100 	.word	0xe000e100

000016bc <configure_usart_USB>:
}


/**************************SERCOM STUFF*******************************/
void configure_usart_USB(void)
{
    16bc:	b530      	push	{r4, r5, lr}
    16be:	b091      	sub	sp, #68	; 0x44
	config->data_order       = USART_DATAORDER_LSB;
    16c0:	2380      	movs	r3, #128	; 0x80
    16c2:	05db      	lsls	r3, r3, #23
    16c4:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    16c6:	2300      	movs	r3, #0
    16c8:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
    16ca:	22ff      	movs	r2, #255	; 0xff
    16cc:	4669      	mov	r1, sp
    16ce:	810a      	strh	r2, [r1, #8]
	config->stopbits         = USART_STOPBITS_1;
    16d0:	2200      	movs	r2, #0
    16d2:	728b      	strb	r3, [r1, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    16d4:	72cb      	strb	r3, [r1, #11]
	config->baudrate         = 9600;
    16d6:	2196      	movs	r1, #150	; 0x96
    16d8:	0189      	lsls	r1, r1, #6
    16da:	9108      	str	r1, [sp, #32]
	config->receiver_enable  = true;
    16dc:	2101      	movs	r1, #1
    16de:	2024      	movs	r0, #36	; 0x24
    16e0:	466c      	mov	r4, sp
    16e2:	5421      	strb	r1, [r4, r0]
	config->transmitter_enable = true;
    16e4:	3001      	adds	r0, #1
    16e6:	5421      	strb	r1, [r4, r0]
	config->clock_polarity_inverted = false;
    16e8:	3125      	adds	r1, #37	; 0x25
    16ea:	5463      	strb	r3, [r4, r1]
	config->use_external_clock = false;
    16ec:	3101      	adds	r1, #1
    16ee:	5463      	strb	r3, [r4, r1]
	config->ext_clock_freq   = 0;
    16f0:	930a      	str	r3, [sp, #40]	; 0x28
	config->run_in_standby   = false;
    16f2:	3105      	adds	r1, #5
    16f4:	5463      	strb	r3, [r4, r1]
	config->generator_source = GCLK_GENERATOR_0;
    16f6:	3101      	adds	r1, #1
    16f8:	5463      	strb	r3, [r4, r1]
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    16fa:	9305      	str	r3, [sp, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    16fc:	8223      	strh	r3, [r4, #16]
	config->lin_slave_enable      = false;
    16fe:	76e3      	strb	r3, [r4, #27]
	config->immediate_buffer_overflow_notification  = false;
    1700:	7622      	strb	r2, [r4, #24]
	config->start_frame_detection_enable            = false;
    1702:	7722      	strb	r2, [r4, #28]
	config->encoding_format_enable                  = false;
    1704:	7662      	strb	r2, [r4, #25]
	config->receive_pulse_length                    = 19;
    1706:	2313      	movs	r3, #19
    1708:	76a3      	strb	r3, [r4, #26]
	config->collision_detection_enable              = false;
    170a:	7762      	strb	r2, [r4, #29]
	struct usart_config config_usart_USB;
	usart_get_config_defaults(&config_usart_USB);

		config_usart_USB.baudrate    = 9600;
		config_usart_USB.mux_setting = EDBG_CDC_SERCOM_MUX_SETTING;
    170c:	2380      	movs	r3, #128	; 0x80
    170e:	035b      	lsls	r3, r3, #13
    1710:	9303      	str	r3, [sp, #12]
		config_usart_USB.pinmux_pad0 = EDBG_CDC_SERCOM_PINMUX_PAD0;
    1712:	4b12      	ldr	r3, [pc, #72]	; (175c <configure_usart_USB+0xa0>)
    1714:	930c      	str	r3, [sp, #48]	; 0x30
		config_usart_USB.pinmux_pad1 = EDBG_CDC_SERCOM_PINMUX_PAD1;
    1716:	4b12      	ldr	r3, [pc, #72]	; (1760 <configure_usart_USB+0xa4>)
    1718:	930d      	str	r3, [sp, #52]	; 0x34
		config_usart_USB.pinmux_pad2 = EDBG_CDC_SERCOM_PINMUX_PAD2;
    171a:	2301      	movs	r3, #1
    171c:	425b      	negs	r3, r3
    171e:	930e      	str	r3, [sp, #56]	; 0x38
		config_usart_USB.pinmux_pad3 = EDBG_CDC_SERCOM_PINMUX_PAD3;
    1720:	930f      	str	r3, [sp, #60]	; 0x3c
		while (usart_init(&usart_USB,
    1722:	4d10      	ldr	r5, [pc, #64]	; (1764 <configure_usart_USB+0xa8>)
    1724:	4c10      	ldr	r4, [pc, #64]	; (1768 <configure_usart_USB+0xac>)
    1726:	466a      	mov	r2, sp
    1728:	4910      	ldr	r1, [pc, #64]	; (176c <configure_usart_USB+0xb0>)
    172a:	0028      	movs	r0, r5
    172c:	47a0      	blx	r4
    172e:	2800      	cmp	r0, #0
    1730:	d1f9      	bne.n	1726 <configure_usart_USB+0x6a>
	SercomUsart *const usart_hw = &(module->hw->USART);
    1732:	4d0c      	ldr	r5, [pc, #48]	; (1764 <configure_usart_USB+0xa8>)
    1734:	682c      	ldr	r4, [r5, #0]
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    1736:	0020      	movs	r0, r4
    1738:	4b0d      	ldr	r3, [pc, #52]	; (1770 <configure_usart_USB+0xb4>)
    173a:	4798      	blx	r3
    173c:	231f      	movs	r3, #31
    173e:	4018      	ands	r0, r3
    1740:	3b1e      	subs	r3, #30
    1742:	4083      	lsls	r3, r0
    1744:	4a0b      	ldr	r2, [pc, #44]	; (1774 <configure_usart_USB+0xb8>)
    1746:	6013      	str	r3, [r2, #0]
	SercomUsart *const usart_hw = &(module->hw->USART);
    1748:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    174a:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    174c:	2b00      	cmp	r3, #0
    174e:	d1fc      	bne.n	174a <configure_usart_USB+0x8e>
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    1750:	6823      	ldr	r3, [r4, #0]
    1752:	2202      	movs	r2, #2
    1754:	4313      	orrs	r3, r2
    1756:	6023      	str	r3, [r4, #0]
		EDBG_CDC_MODULE, &config_usart_USB) != STATUS_OK) {
		}

	usart_enable(&usart_USB);
}
    1758:	b011      	add	sp, #68	; 0x44
    175a:	bd30      	pop	{r4, r5, pc}
    175c:	00160002 	.word	0x00160002
    1760:	00170002 	.word	0x00170002
    1764:	20000134 	.word	0x20000134
    1768:	000006bd 	.word	0x000006bd
    176c:	42001400 	.word	0x42001400
    1770:	0000062d 	.word	0x0000062d
    1774:	e000e100 	.word	0xe000e100

00001778 <LCD_Fast_Fill>:
		(((long)(x2-x1)+1)*((long)(y2-y1)+1)));
	REG_PORT_OUTSET1 = LCD_CS;
}

void LCD_Fast_Fill(int ch, int cl, long pix)
{
    1778:	b570      	push	{r4, r5, r6, lr}
	int blocks;

	REG_PORT_OUTCLR1 = 0x0000ffff;
    177a:	4c19      	ldr	r4, [pc, #100]	; (17e0 <LCD_Fast_Fill+0x68>)
    177c:	4b19      	ldr	r3, [pc, #100]	; (17e4 <LCD_Fast_Fill+0x6c>)
    177e:	601c      	str	r4, [r3, #0]
	REG_PORT_OUTSET1 = (ch << 8) | cl;
    1780:	0200      	lsls	r0, r0, #8
    1782:	4301      	orrs	r1, r0
    1784:	4b18      	ldr	r3, [pc, #96]	; (17e8 <LCD_Fast_Fill+0x70>)
    1786:	6019      	str	r1, [r3, #0]

	blocks = pix/16;
    1788:	17d3      	asrs	r3, r2, #31
    178a:	260f      	movs	r6, #15
    178c:	401e      	ands	r6, r3
    178e:	18b6      	adds	r6, r6, r2
    1790:	1136      	asrs	r6, r6, #4
	for (int i=0; i<blocks; i++)
    1792:	2500      	movs	r5, #0
    1794:	2e00      	cmp	r6, #0
    1796:	dd0c      	ble.n	17b2 <LCD_Fast_Fill+0x3a>
	{
		for (int j=0; j<16; j++)
		{
			REG_PORT_OUTCLR1 = LCD_WR;
    1798:	4c12      	ldr	r4, [pc, #72]	; (17e4 <LCD_Fast_Fill+0x6c>)
    179a:	2180      	movs	r1, #128	; 0x80
    179c:	0289      	lsls	r1, r1, #10
			REG_PORT_OUTSET1 = LCD_WR;
    179e:	4812      	ldr	r0, [pc, #72]	; (17e8 <LCD_Fast_Fill+0x70>)
{
    17a0:	2310      	movs	r3, #16
			REG_PORT_OUTCLR1 = LCD_WR;
    17a2:	6021      	str	r1, [r4, #0]
			REG_PORT_OUTSET1 = LCD_WR;
    17a4:	6001      	str	r1, [r0, #0]
    17a6:	3b01      	subs	r3, #1
		for (int j=0; j<16; j++)
    17a8:	2b00      	cmp	r3, #0
    17aa:	d1fa      	bne.n	17a2 <LCD_Fast_Fill+0x2a>
	for (int i=0; i<blocks; i++)
    17ac:	3501      	adds	r5, #1
    17ae:	42ae      	cmp	r6, r5
    17b0:	d1f6      	bne.n	17a0 <LCD_Fast_Fill+0x28>
		}
	}
	
	if ((pix % 16) != 0)
    17b2:	0713      	lsls	r3, r2, #28
    17b4:	d013      	beq.n	17de <LCD_Fast_Fill+0x66>
		for (int i=0; i<(pix % 16)+1; i++)
    17b6:	17d3      	asrs	r3, r2, #31
    17b8:	0f1b      	lsrs	r3, r3, #28
    17ba:	18d2      	adds	r2, r2, r3
    17bc:	210f      	movs	r1, #15
    17be:	4011      	ands	r1, r2
    17c0:	1ac9      	subs	r1, r1, r3
    17c2:	1c4b      	adds	r3, r1, #1
    17c4:	2b00      	cmp	r3, #0
    17c6:	dd0a      	ble.n	17de <LCD_Fast_Fill+0x66>
    17c8:	0019      	movs	r1, r3
    17ca:	2300      	movs	r3, #0
		{
			REG_PORT_OUTCLR1 = LCD_WR;
    17cc:	4c05      	ldr	r4, [pc, #20]	; (17e4 <LCD_Fast_Fill+0x6c>)
    17ce:	2280      	movs	r2, #128	; 0x80
    17d0:	0292      	lsls	r2, r2, #10
			REG_PORT_OUTSET1 = LCD_WR;
    17d2:	4805      	ldr	r0, [pc, #20]	; (17e8 <LCD_Fast_Fill+0x70>)
			REG_PORT_OUTCLR1 = LCD_WR;
    17d4:	6022      	str	r2, [r4, #0]
			REG_PORT_OUTSET1 = LCD_WR;
    17d6:	6002      	str	r2, [r0, #0]
		for (int i=0; i<(pix % 16)+1; i++)
    17d8:	3301      	adds	r3, #1
    17da:	4299      	cmp	r1, r3
    17dc:	d1fa      	bne.n	17d4 <LCD_Fast_Fill+0x5c>
		}
}
    17de:	bd70      	pop	{r4, r5, r6, pc}
    17e0:	0000ffff 	.word	0x0000ffff
    17e4:	41004494 	.word	0x41004494
    17e8:	41004498 	.word	0x41004498

000017ec <LCD_Write_Bus>:
	LCD_Write_COM16(0x2c,0x00);
}


void LCD_Write_Bus(char VH, char VL)
{
    17ec:	b510      	push	{r4, lr}
	REG_PORT_OUTCLR1 = 0x0000ffff;
    17ee:	4c06      	ldr	r4, [pc, #24]	; (1808 <LCD_Write_Bus+0x1c>)
    17f0:	4b06      	ldr	r3, [pc, #24]	; (180c <LCD_Write_Bus+0x20>)
    17f2:	6023      	str	r3, [r4, #0]
	REG_PORT_OUTSET1 = (VH << 8) | VL;
    17f4:	0200      	lsls	r0, r0, #8
    17f6:	4301      	orrs	r1, r0
    17f8:	4b05      	ldr	r3, [pc, #20]	; (1810 <LCD_Write_Bus+0x24>)
    17fa:	6019      	str	r1, [r3, #0]
	REG_PORT_OUTCLR1 = LCD_WR;
    17fc:	2280      	movs	r2, #128	; 0x80
    17fe:	0292      	lsls	r2, r2, #10
    1800:	6022      	str	r2, [r4, #0]
	REG_PORT_OUTSET1 = LCD_WR;
    1802:	601a      	str	r2, [r3, #0]
}
    1804:	bd10      	pop	{r4, pc}
    1806:	46c0      	nop			; (mov r8, r8)
    1808:	41004494 	.word	0x41004494
    180c:	0000ffff 	.word	0x0000ffff
    1810:	41004498 	.word	0x41004498

00001814 <LCD_Write_COM16>:

void LCD_Write_COM16(char VH, char VL)
{
    1814:	b510      	push	{r4, lr}
	REG_PORT_OUTCLR1 = LCD_DC;
    1816:	2280      	movs	r2, #128	; 0x80
    1818:	0412      	lsls	r2, r2, #16
    181a:	4b02      	ldr	r3, [pc, #8]	; (1824 <LCD_Write_COM16+0x10>)
    181c:	601a      	str	r2, [r3, #0]
	LCD_Write_Bus(VH,VL);
    181e:	4b02      	ldr	r3, [pc, #8]	; (1828 <LCD_Write_COM16+0x14>)
    1820:	4798      	blx	r3
}
    1822:	bd10      	pop	{r4, pc}
    1824:	41004494 	.word	0x41004494
    1828:	000017ed 	.word	0x000017ed

0000182c <LCD_Write_DATA16>:
	REG_PORT_OUTCLR1 = LCD_DC;
	LCD_Write_Bus(0x00, VL);
}

void LCD_Write_DATA16(char VH, char VL)
{
    182c:	b510      	push	{r4, lr}
	REG_PORT_OUTSET1 = LCD_DC;
    182e:	2280      	movs	r2, #128	; 0x80
    1830:	0412      	lsls	r2, r2, #16
    1832:	4b02      	ldr	r3, [pc, #8]	; (183c <LCD_Write_DATA16+0x10>)
    1834:	601a      	str	r2, [r3, #0]
	LCD_Write_Bus(VH,VL);
    1836:	4b02      	ldr	r3, [pc, #8]	; (1840 <LCD_Write_DATA16+0x14>)
    1838:	4798      	blx	r3
}
    183a:	bd10      	pop	{r4, pc}
    183c:	41004498 	.word	0x41004498
    1840:	000017ed 	.word	0x000017ed

00001844 <setPixel>:
{
    1844:	b510      	push	{r4, lr}
	LCD_Write_DATA16((color>>8),(color&0xFF)); 
    1846:	b2c1      	uxtb	r1, r0
    1848:	0a00      	lsrs	r0, r0, #8
    184a:	4b01      	ldr	r3, [pc, #4]	; (1850 <setPixel+0xc>)
    184c:	4798      	blx	r3
}
    184e:	bd10      	pop	{r4, pc}
    1850:	0000182d 	.word	0x0000182d

00001854 <LCD_Write_DATA8>:

void LCD_Write_DATA8(char VL)
{
    1854:	b510      	push	{r4, lr}
    1856:	0001      	movs	r1, r0
	REG_PORT_OUTSET1 = LCD_DC;
    1858:	2280      	movs	r2, #128	; 0x80
    185a:	0412      	lsls	r2, r2, #16
    185c:	4b02      	ldr	r3, [pc, #8]	; (1868 <LCD_Write_DATA8+0x14>)
    185e:	601a      	str	r2, [r3, #0]
	LCD_Write_Bus(0x00, VL);
    1860:	2000      	movs	r0, #0
    1862:	4b02      	ldr	r3, [pc, #8]	; (186c <LCD_Write_DATA8+0x18>)
    1864:	4798      	blx	r3
}
    1866:	bd10      	pop	{r4, pc}
    1868:	41004498 	.word	0x41004498
    186c:	000017ed 	.word	0x000017ed

00001870 <setXY>:
{
    1870:	b5f0      	push	{r4, r5, r6, r7, lr}
    1872:	b083      	sub	sp, #12
    1874:	000e      	movs	r6, r1
    1876:	9300      	str	r3, [sp, #0]
	y1=display_Y_size-y1;
    1878:	4b1c      	ldr	r3, [pc, #112]	; (18ec <setXY+0x7c>)
    187a:	881d      	ldrh	r5, [r3, #0]
    187c:	1a28      	subs	r0, r5, r0
    187e:	b287      	uxth	r7, r0
	y2=display_Y_size-y2;
    1880:	1aad      	subs	r5, r5, r2
    1882:	b2ad      	uxth	r5, r5
	LCD_Write_COM16(0x2a,0x00);
    1884:	2100      	movs	r1, #0
    1886:	202a      	movs	r0, #42	; 0x2a
    1888:	4c19      	ldr	r4, [pc, #100]	; (18f0 <setXY+0x80>)
    188a:	47a0      	blx	r4
	LCD_Write_DATA8(x1>>8);
    188c:	9601      	str	r6, [sp, #4]
    188e:	0a30      	lsrs	r0, r6, #8
    1890:	4e18      	ldr	r6, [pc, #96]	; (18f4 <setXY+0x84>)
    1892:	47b0      	blx	r6
	LCD_Write_COM16(0x2a,0x01);
    1894:	2101      	movs	r1, #1
    1896:	202a      	movs	r0, #42	; 0x2a
    1898:	47a0      	blx	r4
	LCD_Write_DATA8(x1);
    189a:	466b      	mov	r3, sp
    189c:	7918      	ldrb	r0, [r3, #4]
    189e:	47b0      	blx	r6
	LCD_Write_COM16(0x2a,0x02);
    18a0:	2102      	movs	r1, #2
    18a2:	202a      	movs	r0, #42	; 0x2a
    18a4:	47a0      	blx	r4
	LCD_Write_DATA8(x2>>8);
    18a6:	9b00      	ldr	r3, [sp, #0]
    18a8:	0a18      	lsrs	r0, r3, #8
    18aa:	47b0      	blx	r6
	LCD_Write_COM16(0x2a,0x03);
    18ac:	2103      	movs	r1, #3
    18ae:	202a      	movs	r0, #42	; 0x2a
    18b0:	47a0      	blx	r4
	LCD_Write_DATA8(x2);
    18b2:	466b      	mov	r3, sp
    18b4:	7818      	ldrb	r0, [r3, #0]
    18b6:	47b0      	blx	r6
	LCD_Write_COM16(0x2b,0x00);
    18b8:	2100      	movs	r1, #0
    18ba:	202b      	movs	r0, #43	; 0x2b
    18bc:	47a0      	blx	r4
	LCD_Write_DATA8(y1>>8);
    18be:	0a28      	lsrs	r0, r5, #8
    18c0:	47b0      	blx	r6
	LCD_Write_COM16(0x2b,0x01);
    18c2:	2101      	movs	r1, #1
    18c4:	202b      	movs	r0, #43	; 0x2b
    18c6:	47a0      	blx	r4
	LCD_Write_DATA8(y1);
    18c8:	b2e8      	uxtb	r0, r5
    18ca:	47b0      	blx	r6
	LCD_Write_COM16(0x2b,0x02);
    18cc:	2102      	movs	r1, #2
    18ce:	202b      	movs	r0, #43	; 0x2b
    18d0:	47a0      	blx	r4
	LCD_Write_DATA8(y2>>8);
    18d2:	0a38      	lsrs	r0, r7, #8
    18d4:	47b0      	blx	r6
	LCD_Write_COM16(0x2b,0x03);
    18d6:	2103      	movs	r1, #3
    18d8:	202b      	movs	r0, #43	; 0x2b
    18da:	47a0      	blx	r4
	LCD_Write_DATA8(y2);
    18dc:	b2f8      	uxtb	r0, r7
    18de:	47b0      	blx	r6
	LCD_Write_COM16(0x2c,0x00);
    18e0:	2100      	movs	r1, #0
    18e2:	202c      	movs	r0, #44	; 0x2c
    18e4:	47a0      	blx	r4
}
    18e6:	b003      	add	sp, #12
    18e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    18ea:	46c0      	nop			; (mov r8, r8)
    18ec:	2000000c 	.word	0x2000000c
    18f0:	00001815 	.word	0x00001815
    18f4:	00001855 	.word	0x00001855

000018f8 <drawChar>:
{
    18f8:	b5f0      	push	{r4, r5, r6, r7, lr}
    18fa:	46de      	mov	lr, fp
    18fc:	4657      	mov	r7, sl
    18fe:	464e      	mov	r6, r9
    1900:	4645      	mov	r5, r8
    1902:	b5e0      	push	{r5, r6, r7, lr}
    1904:	b08b      	sub	sp, #44	; 0x2c
	uint8_t letter[25] = {0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,
    1906:	a903      	add	r1, sp, #12
    1908:	4b28      	ldr	r3, [pc, #160]	; (19ac <drawChar+0xb4>)
    190a:	000a      	movs	r2, r1
    190c:	cb13      	ldmia	r3!, {r0, r1, r4}
    190e:	c213      	stmia	r2!, {r0, r1, r4}
    1910:	cb13      	ldmia	r3!, {r0, r1, r4}
    1912:	c213      	stmia	r2!, {r0, r1, r4}
    1914:	781b      	ldrb	r3, [r3, #0]
    1916:	7013      	strb	r3, [r2, #0]
	setXY(0,0,0,0);
    1918:	2300      	movs	r3, #0
    191a:	2200      	movs	r2, #0
    191c:	2100      	movs	r1, #0
    191e:	2000      	movs	r0, #0
    1920:	4c23      	ldr	r4, [pc, #140]	; (19b0 <drawChar+0xb8>)
    1922:	47a0      	blx	r4
	REG_PORT_OUTCLR1 = LCD_CS;
    1924:	2280      	movs	r2, #128	; 0x80
    1926:	03d2      	lsls	r2, r2, #15
    1928:	4b22      	ldr	r3, [pc, #136]	; (19b4 <drawChar+0xbc>)
    192a:	601a      	str	r2, [r3, #0]
    192c:	2600      	movs	r6, #0
    192e:	2300      	movs	r3, #0
    1930:	9301      	str	r3, [sp, #4]
    1932:	2100      	movs	r1, #0
				setXY(x,y,x,y);
    1934:	4b1e      	ldr	r3, [pc, #120]	; (19b0 <drawChar+0xb8>)
    1936:	469b      	mov	fp, r3
				setPixel((fore_Color_High<<8)|fore_Color_Low);
    1938:	4b1f      	ldr	r3, [pc, #124]	; (19b8 <drawChar+0xc0>)
    193a:	469a      	mov	sl, r3
    193c:	4b1f      	ldr	r3, [pc, #124]	; (19bc <drawChar+0xc4>)
    193e:	4699      	mov	r9, r3
    1940:	4b1f      	ldr	r3, [pc, #124]	; (19c0 <drawChar+0xc8>)
    1942:	4698      	mov	r8, r3
    1944:	e022      	b.n	198c <drawChar+0x94>
			count++;
    1946:	3401      	adds	r4, #1
			y=count/10;
    1948:	210a      	movs	r1, #10
    194a:	0020      	movs	r0, r4
    194c:	4b1d      	ldr	r3, [pc, #116]	; (19c4 <drawChar+0xcc>)
    194e:	4798      	blx	r3
    1950:	9001      	str	r0, [sp, #4]
			x=count%10;
    1952:	210a      	movs	r1, #10
    1954:	0020      	movs	r0, r4
    1956:	4b1c      	ldr	r3, [pc, #112]	; (19c8 <drawChar+0xd0>)
    1958:	4798      	blx	r3
		for(int j=0;j<8;j++)
    195a:	3d01      	subs	r5, #1
    195c:	d313      	bcc.n	1986 <drawChar+0x8e>
			if((letter[i]&(1<<(7-j)))!=0)
    195e:	ab03      	add	r3, sp, #12
    1960:	5cfb      	ldrb	r3, [r7, r3]
    1962:	412b      	asrs	r3, r5
    1964:	07db      	lsls	r3, r3, #31
    1966:	d5ee      	bpl.n	1946 <drawChar+0x4e>
				setXY(x,y,x,y);
    1968:	b288      	uxth	r0, r1
    196a:	466b      	mov	r3, sp
    196c:	8899      	ldrh	r1, [r3, #4]
    196e:	000b      	movs	r3, r1
    1970:	0002      	movs	r2, r0
    1972:	47d8      	blx	fp
				setPixel((fore_Color_High<<8)|fore_Color_Low);
    1974:	4653      	mov	r3, sl
    1976:	8818      	ldrh	r0, [r3, #0]
    1978:	0200      	lsls	r0, r0, #8
    197a:	464b      	mov	r3, r9
    197c:	881b      	ldrh	r3, [r3, #0]
    197e:	4318      	orrs	r0, r3
    1980:	b280      	uxth	r0, r0
    1982:	47c0      	blx	r8
    1984:	e7df      	b.n	1946 <drawChar+0x4e>
	for(int i=0; i < (sizeof(letter)/sizeof(letter[0])); i++)
    1986:	3601      	adds	r6, #1
    1988:	2e19      	cmp	r6, #25
    198a:	d003      	beq.n	1994 <drawChar+0x9c>
    198c:	0037      	movs	r7, r6
    198e:	00f4      	lsls	r4, r6, #3
{
    1990:	2507      	movs	r5, #7
    1992:	e7e4      	b.n	195e <drawChar+0x66>
	REG_PORT_OUTSET1 = LCD_CS;
    1994:	2280      	movs	r2, #128	; 0x80
    1996:	03d2      	lsls	r2, r2, #15
    1998:	4b0c      	ldr	r3, [pc, #48]	; (19cc <drawChar+0xd4>)
    199a:	601a      	str	r2, [r3, #0]
}
    199c:	b00b      	add	sp, #44	; 0x2c
    199e:	bc3c      	pop	{r2, r3, r4, r5}
    19a0:	4690      	mov	r8, r2
    19a2:	4699      	mov	r9, r3
    19a4:	46a2      	mov	sl, r4
    19a6:	46ab      	mov	fp, r5
    19a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    19aa:	46c0      	nop			; (mov r8, r8)
    19ac:	00003198 	.word	0x00003198
    19b0:	00001871 	.word	0x00001871
    19b4:	41004494 	.word	0x41004494
    19b8:	2000016a 	.word	0x2000016a
    19bc:	2000016c 	.word	0x2000016c
    19c0:	00001845 	.word	0x00001845
    19c4:	00001ebd 	.word	0x00001ebd
    19c8:	00002089 	.word	0x00002089
    19cc:	41004498 	.word	0x41004498

000019d0 <fillRect>:
{
    19d0:	b5f0      	push	{r4, r5, r6, r7, lr}
    19d2:	46ce      	mov	lr, r9
    19d4:	4647      	mov	r7, r8
    19d6:	b580      	push	{r7, lr}
    19d8:	b083      	sub	sp, #12
    19da:	4681      	mov	r9, r0
    19dc:	4688      	mov	r8, r1
    19de:	0015      	movs	r5, r2
    19e0:	001c      	movs	r4, r3
	if (x1>x2)
    19e2:	4290      	cmp	r0, r2
    19e4:	dd02      	ble.n	19ec <fillRect+0x1c>
    19e6:	0403      	lsls	r3, r0, #16
		SwapUint16(x1, x2);
    19e8:	4691      	mov	r9, r2
    19ea:	0c1d      	lsrs	r5, r3, #16
	if (y1>y2)
    19ec:	45a0      	cmp	r8, r4
    19ee:	dd03      	ble.n	19f8 <fillRect+0x28>
    19f0:	4643      	mov	r3, r8
    19f2:	041b      	lsls	r3, r3, #16
		SwapUint16(y1, y2);
    19f4:	46a0      	mov	r8, r4
    19f6:	0c1c      	lsrs	r4, r3, #16
	REG_PORT_OUTCLR1 = LCD_CS;
    19f8:	2780      	movs	r7, #128	; 0x80
    19fa:	03ff      	lsls	r7, r7, #15
    19fc:	4b12      	ldr	r3, [pc, #72]	; (1a48 <fillRect+0x78>)
    19fe:	601f      	str	r7, [r3, #0]
	setXY(x1, y1, x2, y2);
    1a00:	b2a3      	uxth	r3, r4
    1a02:	b2aa      	uxth	r2, r5
    1a04:	4641      	mov	r1, r8
    1a06:	4668      	mov	r0, sp
    1a08:	80c1      	strh	r1, [r0, #6]
    1a0a:	88c1      	ldrh	r1, [r0, #6]
    1a0c:	4648      	mov	r0, r9
    1a0e:	466e      	mov	r6, sp
    1a10:	80f0      	strh	r0, [r6, #6]
    1a12:	88f0      	ldrh	r0, [r6, #6]
    1a14:	4e0d      	ldr	r6, [pc, #52]	; (1a4c <fillRect+0x7c>)
    1a16:	47b0      	blx	r6
	REG_PORT_OUTSET1 = LCD_DC;
    1a18:	4e0d      	ldr	r6, [pc, #52]	; (1a50 <fillRect+0x80>)
    1a1a:	2380      	movs	r3, #128	; 0x80
    1a1c:	041b      	lsls	r3, r3, #16
    1a1e:	6033      	str	r3, [r6, #0]
		(((long)(x2-x1)+1)*((long)(y2-y1)+1)));
    1a20:	464b      	mov	r3, r9
    1a22:	1aed      	subs	r5, r5, r3
    1a24:	3501      	adds	r5, #1
    1a26:	4643      	mov	r3, r8
    1a28:	1ae2      	subs	r2, r4, r3
    1a2a:	3201      	adds	r2, #1
	LCD_Fast_Fill(fore_Color_High, fore_Color_Low, 
    1a2c:	436a      	muls	r2, r5
    1a2e:	4b09      	ldr	r3, [pc, #36]	; (1a54 <fillRect+0x84>)
    1a30:	8819      	ldrh	r1, [r3, #0]
    1a32:	4b09      	ldr	r3, [pc, #36]	; (1a58 <fillRect+0x88>)
    1a34:	8818      	ldrh	r0, [r3, #0]
    1a36:	4b09      	ldr	r3, [pc, #36]	; (1a5c <fillRect+0x8c>)
    1a38:	4798      	blx	r3
	REG_PORT_OUTSET1 = LCD_CS;
    1a3a:	6037      	str	r7, [r6, #0]
}
    1a3c:	b003      	add	sp, #12
    1a3e:	bc0c      	pop	{r2, r3}
    1a40:	4690      	mov	r8, r2
    1a42:	4699      	mov	r9, r3
    1a44:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1a46:	46c0      	nop			; (mov r8, r8)
    1a48:	41004494 	.word	0x41004494
    1a4c:	00001871 	.word	0x00001871
    1a50:	41004498 	.word	0x41004498
    1a54:	2000016c 	.word	0x2000016c
    1a58:	2000016a 	.word	0x2000016a
    1a5c:	00001779 	.word	0x00001779

00001a60 <clrXY>:
{
    1a60:	b510      	push	{r4, lr}
	setXY(0,0,display_X_size,display_Y_size);
    1a62:	4b04      	ldr	r3, [pc, #16]	; (1a74 <clrXY+0x14>)
    1a64:	881b      	ldrh	r3, [r3, #0]
    1a66:	4a04      	ldr	r2, [pc, #16]	; (1a78 <clrXY+0x18>)
    1a68:	8812      	ldrh	r2, [r2, #0]
    1a6a:	2100      	movs	r1, #0
    1a6c:	2000      	movs	r0, #0
    1a6e:	4c03      	ldr	r4, [pc, #12]	; (1a7c <clrXY+0x1c>)
    1a70:	47a0      	blx	r4
}
    1a72:	bd10      	pop	{r4, pc}
    1a74:	2000000c 	.word	0x2000000c
    1a78:	2000000a 	.word	0x2000000a
    1a7c:	00001871 	.word	0x00001871

00001a80 <clrScr>:
{
    1a80:	b510      	push	{r4, lr}
	REG_PORT_OUTCLR1 = LCD_CS;
    1a82:	2280      	movs	r2, #128	; 0x80
    1a84:	03d2      	lsls	r2, r2, #15
    1a86:	4b02      	ldr	r3, [pc, #8]	; (1a90 <clrScr+0x10>)
    1a88:	601a      	str	r2, [r3, #0]
	clrXY();
    1a8a:	4b02      	ldr	r3, [pc, #8]	; (1a94 <clrScr+0x14>)
    1a8c:	4798      	blx	r3
}
    1a8e:	bd10      	pop	{r4, pc}
    1a90:	41004494 	.word	0x41004494
    1a94:	00001a61 	.word	0x00001a61

00001a98 <drawKare>:
//	graphic in the entire project. Please note this is the most
//	space efficient way to do this; a 40x31 bitmap is 930 bytes, 
//	whereas	this is (104*2)+28+20, or 256 bytes.
/*********************************************************************/
void drawKare(int emotion)
{
    1a98:	b5f0      	push	{r4, r5, r6, r7, lr}
    1a9a:	b0c1      	sub	sp, #260	; 0x104
    1a9c:	0007      	movs	r7, r0
	uint16_t body[104] = {10,10,20,20,20,0,380,10,380,10,390,20,0,
    1a9e:	22d0      	movs	r2, #208	; 0xd0
    1aa0:	4930      	ldr	r1, [pc, #192]	; (1b64 <drawKare+0xcc>)
    1aa2:	311c      	adds	r1, #28
    1aa4:	a80c      	add	r0, sp, #48	; 0x30
    1aa6:	4b30      	ldr	r3, [pc, #192]	; (1b68 <drawKare+0xd0>)
    1aa8:	4798      	blx	r3
		80,190,280,200,280,40,290,190,0,70,50,80,0,90,50,100,0,110,
		50,120,0,130,50,140,0,150,50,160,0,170,50,180,0,190,50,200,
		300,200,370,210,30,220,370,230,30,240,370,250,30,260,370,
		270,90,280,300,290};
			
	uint8_t happyTerm[28] = {180,80,190,130,170,130,190,140,140,
    1aaa:	a905      	add	r1, sp, #20
    1aac:	4b2f      	ldr	r3, [pc, #188]	; (1b6c <drawKare+0xd4>)
    1aae:	336c      	adds	r3, #108	; 0x6c
    1ab0:	000a      	movs	r2, r1
    1ab2:	cb13      	ldmia	r3!, {r0, r1, r4}
    1ab4:	c213      	stmia	r2!, {r0, r1, r4}
    1ab6:	cb13      	ldmia	r3!, {r0, r1, r4}
    1ab8:	c213      	stmia	r2!, {r0, r1, r4}
    1aba:	681b      	ldr	r3, [r3, #0]
    1abc:	6013      	str	r3, [r2, #0]
		60,150,100,210,60,220,100,130,150,140,160,140,160,220,170,
		220,150,230,160};
		
	uint8_t rPiBeret[20] = {120,60,240,80,110,70,120,90,150,
    1abe:	4b2c      	ldr	r3, [pc, #176]	; (1b70 <drawKare+0xd8>)
    1ac0:	3308      	adds	r3, #8
    1ac2:	466a      	mov	r2, sp
    1ac4:	cb13      	ldmia	r3!, {r0, r1, r4}
    1ac6:	c213      	stmia	r2!, {r0, r1, r4}
    1ac8:	cb03      	ldmia	r3!, {r0, r1}
    1aca:	c203      	stmia	r2!, {r0, r1}
	back_Color_High = ((r&248)|g>>5);
    1acc:	2300      	movs	r3, #0
    1ace:	4a29      	ldr	r2, [pc, #164]	; (1b74 <drawKare+0xdc>)
    1ad0:	8013      	strh	r3, [r2, #0]
	back_Color_Low = ((g&28)<<3|b>>3);
    1ad2:	4a29      	ldr	r2, [pc, #164]	; (1b78 <drawKare+0xe0>)
    1ad4:	8013      	strh	r3, [r2, #0]
    1ad6:	ac0c      	add	r4, sp, #48	; 0x30
    1ad8:	ae40      	add	r6, sp, #256	; 0x100

	setBackColorRGB(0,0,0);
		
	for(int i = 0; i < 104; i = i+4)
	{
		fillRect(((body[i]/iSv)+(offsetGraphicX)),
    1ada:	4d28      	ldr	r5, [pc, #160]	; (1b7c <drawKare+0xe4>)
		((body[i+1]/iSv)+(offsetGraphicY)),
		((body[i+2]/iSv)+(offsetGraphicX)),
		((body[i+3]/iSv)+(offsetGraphicY)));
    1adc:	88e3      	ldrh	r3, [r4, #6]
    1ade:	105b      	asrs	r3, r3, #1
		fillRect(((body[i]/iSv)+(offsetGraphicX)),
    1ae0:	3396      	adds	r3, #150	; 0x96
		((body[i+2]/iSv)+(offsetGraphicX)),
    1ae2:	88a2      	ldrh	r2, [r4, #4]
    1ae4:	1052      	asrs	r2, r2, #1
		fillRect(((body[i]/iSv)+(offsetGraphicX)),
    1ae6:	322d      	adds	r2, #45	; 0x2d
    1ae8:	32ff      	adds	r2, #255	; 0xff
		((body[i+1]/iSv)+(offsetGraphicY)),
    1aea:	8861      	ldrh	r1, [r4, #2]
    1aec:	1049      	asrs	r1, r1, #1
		fillRect(((body[i]/iSv)+(offsetGraphicX)),
    1aee:	3196      	adds	r1, #150	; 0x96
    1af0:	8820      	ldrh	r0, [r4, #0]
    1af2:	1040      	asrs	r0, r0, #1
    1af4:	302d      	adds	r0, #45	; 0x2d
    1af6:	30ff      	adds	r0, #255	; 0xff
    1af8:	47a8      	blx	r5
    1afa:	3408      	adds	r4, #8
	for(int i = 0; i < 104; i = i+4)
    1afc:	42b4      	cmp	r4, r6
    1afe:	d1ed      	bne.n	1adc <drawKare+0x44>
	}
	switch(emotion)
    1b00:	2f00      	cmp	r7, #0
    1b02:	d003      	beq.n	1b0c <drawKare+0x74>
    1b04:	2f01      	cmp	r7, #1
    1b06:	d017      	beq.n	1b38 <drawKare+0xa0>
				break;
			case 2:
				//make a sad terminal thing go here
				break;
	}
}
    1b08:	b041      	add	sp, #260	; 0x104
    1b0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1b0c:	ac05      	add	r4, sp, #20
    1b0e:	ae0c      	add	r6, sp, #48	; 0x30
					fillRect(((happyTerm[i]/iSv)+(offsetGraphicX)),
    1b10:	4d1a      	ldr	r5, [pc, #104]	; (1b7c <drawKare+0xe4>)
					((happyTerm[i+3]/iSv)+(offsetGraphicY)));
    1b12:	78e3      	ldrb	r3, [r4, #3]
    1b14:	105b      	asrs	r3, r3, #1
					fillRect(((happyTerm[i]/iSv)+(offsetGraphicX)),
    1b16:	3396      	adds	r3, #150	; 0x96
					((happyTerm[i+2]/iSv)+(offsetGraphicX)),
    1b18:	78a2      	ldrb	r2, [r4, #2]
    1b1a:	1052      	asrs	r2, r2, #1
					fillRect(((happyTerm[i]/iSv)+(offsetGraphicX)),
    1b1c:	322d      	adds	r2, #45	; 0x2d
    1b1e:	32ff      	adds	r2, #255	; 0xff
					((happyTerm[i+1]/iSv)+(offsetGraphicY)),
    1b20:	7861      	ldrb	r1, [r4, #1]
    1b22:	1049      	asrs	r1, r1, #1
					fillRect(((happyTerm[i]/iSv)+(offsetGraphicX)),
    1b24:	3196      	adds	r1, #150	; 0x96
    1b26:	7820      	ldrb	r0, [r4, #0]
    1b28:	1040      	asrs	r0, r0, #1
    1b2a:	302d      	adds	r0, #45	; 0x2d
    1b2c:	30ff      	adds	r0, #255	; 0xff
    1b2e:	47a8      	blx	r5
    1b30:	3404      	adds	r4, #4
				for(int i = 0; i < 28; i = i+4)
    1b32:	42a6      	cmp	r6, r4
    1b34:	d1ed      	bne.n	1b12 <drawKare+0x7a>
    1b36:	e7e7      	b.n	1b08 <drawKare+0x70>
    1b38:	466c      	mov	r4, sp
    1b3a:	ae05      	add	r6, sp, #20
					fillRect((
    1b3c:	4d0f      	ldr	r5, [pc, #60]	; (1b7c <drawKare+0xe4>)
					((rPiBeret[i+3]/iSv)+(offsetGraphicY)));
    1b3e:	78e3      	ldrb	r3, [r4, #3]
    1b40:	105b      	asrs	r3, r3, #1
					fillRect((
    1b42:	3396      	adds	r3, #150	; 0x96
					((rPiBeret[i+2]/iSv)+(offsetGraphicX)),
    1b44:	78a2      	ldrb	r2, [r4, #2]
    1b46:	1052      	asrs	r2, r2, #1
					fillRect((
    1b48:	322d      	adds	r2, #45	; 0x2d
    1b4a:	32ff      	adds	r2, #255	; 0xff
					((rPiBeret[i+1]/iSv)+(offsetGraphicY)),
    1b4c:	7861      	ldrb	r1, [r4, #1]
    1b4e:	1049      	asrs	r1, r1, #1
					fillRect((
    1b50:	3196      	adds	r1, #150	; 0x96
					(rPiBeret[i]/iSv)+(offsetGraphicX)),
    1b52:	7820      	ldrb	r0, [r4, #0]
    1b54:	1040      	asrs	r0, r0, #1
					fillRect((
    1b56:	302d      	adds	r0, #45	; 0x2d
    1b58:	30ff      	adds	r0, #255	; 0xff
    1b5a:	47a8      	blx	r5
    1b5c:	3404      	adds	r4, #4
				for(int i = 0; i < 20; i = i+4)
    1b5e:	42b4      	cmp	r4, r6
    1b60:	d1ed      	bne.n	1b3e <drawKare+0xa6>
    1b62:	e7d1      	b.n	1b08 <drawKare+0x70>
    1b64:	00003198 	.word	0x00003198
    1b68:	00002131 	.word	0x00002131
    1b6c:	00003218 	.word	0x00003218
    1b70:	00003298 	.word	0x00003298
    1b74:	2000016e 	.word	0x2000016e
    1b78:	20000168 	.word	0x20000168
    1b7c:	000019d1 	.word	0x000019d1

00001b80 <InitLCD>:

/**************************InitLCD()**********************************/
void InitLCD(void)
{
    1b80:	b5f0      	push	{r4, r5, r6, r7, lr}
    1b82:	b083      	sub	sp, #12
		0x32,0x00,0x44,0x00,0x53,0x00,0x88,0x00,0xB6,0x00,0xF3,0x01,
		0x22,0x01,0x64,0x01,0x92,0x01,0xD4,0x02,0x07,0x02,0x08,0x02,
		0x34,0x02,0x5F,0x02,0x78,0x02,0x94,0x02,0xA6,0x02,0xBB,0x02,
		0xDB,0x02,0xF9,0x03,0x1F,0x03,0x7F};
		
	REG_PORT_DIRSET1 = 0x00010000;
    1b84:	2380      	movs	r3, #128	; 0x80
    1b86:	025b      	lsls	r3, r3, #9
    1b88:	4a2a      	ldr	r2, [pc, #168]	; (1c34 <InitLCD+0xb4>)
    1b8a:	6013      	str	r3, [r2, #0]
	REG_PORT_OUTSET1 = PORT_PB16;
    1b8c:	4c2a      	ldr	r4, [pc, #168]	; (1c38 <InitLCD+0xb8>)
    1b8e:	6023      	str	r3, [r4, #0]
	
	REG_PORT_OUTSET1 = LCD_Reset;
    1b90:	2580      	movs	r5, #128	; 0x80
    1b92:	05ed      	lsls	r5, r5, #23
    1b94:	6025      	str	r5, [r4, #0]
	delay_ms(5);
    1b96:	2005      	movs	r0, #5
    1b98:	4f28      	ldr	r7, [pc, #160]	; (1c3c <InitLCD+0xbc>)
    1b9a:	47b8      	blx	r7
	REG_PORT_OUTCLR1 = LCD_Reset;
    1b9c:	4e28      	ldr	r6, [pc, #160]	; (1c40 <InitLCD+0xc0>)
    1b9e:	6035      	str	r5, [r6, #0]
	delay_ms(15);
    1ba0:	200f      	movs	r0, #15
    1ba2:	47b8      	blx	r7
	REG_PORT_OUTSET1 = LCD_Reset;
    1ba4:	6025      	str	r5, [r4, #0]
	REG_PORT_OUTCLR1 = LCD_CS;
    1ba6:	2380      	movs	r3, #128	; 0x80
    1ba8:	03db      	lsls	r3, r3, #15
    1baa:	6033      	str	r3, [r6, #0]

	for(int i = 0; i < 70; i++)
    1bac:	2400      	movs	r4, #0
	{
		LCD_Write_COM16(belial[i],mulciber[i]);
    1bae:	4f25      	ldr	r7, [pc, #148]	; (1c44 <InitLCD+0xc4>)
    1bb0:	4e25      	ldr	r6, [pc, #148]	; (1c48 <InitLCD+0xc8>)
    1bb2:	4d26      	ldr	r5, [pc, #152]	; (1c4c <InitLCD+0xcc>)
    1bb4:	5de1      	ldrb	r1, [r4, r7]
    1bb6:	5da0      	ldrb	r0, [r4, r6]
    1bb8:	47a8      	blx	r5
		LCD_Write_DATA8(lucifer[i]);
    1bba:	4b25      	ldr	r3, [pc, #148]	; (1c50 <InitLCD+0xd0>)
    1bbc:	5ce0      	ldrb	r0, [r4, r3]
    1bbe:	4b25      	ldr	r3, [pc, #148]	; (1c54 <InitLCD+0xd4>)
    1bc0:	4798      	blx	r3
	for(int i = 0; i < 70; i++)
    1bc2:	3401      	adds	r4, #1
    1bc4:	2c46      	cmp	r4, #70	; 0x46
    1bc6:	d1f5      	bne.n	1bb4 <InitLCD+0x34>
    1bc8:	23d1      	movs	r3, #209	; 0xd1
    1bca:	9301      	str	r3, [sp, #4]
	}
	
	for(char k = 0xD1; k < 0xD6; k++)
		for(int l = 0; l < 48; l++)
		{
			LCD_Write_COM16(k,l);
    1bcc:	4d1f      	ldr	r5, [pc, #124]	; (1c4c <InitLCD+0xcc>)
			LCD_Write_DATA8(beelzebub[l]);
    1bce:	4f22      	ldr	r7, [pc, #136]	; (1c58 <InitLCD+0xd8>)
    1bd0:	4e20      	ldr	r6, [pc, #128]	; (1c54 <InitLCD+0xd4>)
	for(int i = 0; i < 70; i++)
    1bd2:	2400      	movs	r4, #0
			LCD_Write_COM16(k,l);
    1bd4:	b2e1      	uxtb	r1, r4
    1bd6:	9801      	ldr	r0, [sp, #4]
    1bd8:	47a8      	blx	r5
			LCD_Write_DATA8(beelzebub[l]);
    1bda:	5de0      	ldrb	r0, [r4, r7]
    1bdc:	47b0      	blx	r6
		for(int l = 0; l < 48; l++)
    1bde:	3401      	adds	r4, #1
    1be0:	2c30      	cmp	r4, #48	; 0x30
    1be2:	d1f7      	bne.n	1bd4 <InitLCD+0x54>
	for(char k = 0xD1; k < 0xD6; k++)
    1be4:	9b01      	ldr	r3, [sp, #4]
    1be6:	3301      	adds	r3, #1
    1be8:	b2db      	uxtb	r3, r3
    1bea:	9301      	str	r3, [sp, #4]
    1bec:	2bd6      	cmp	r3, #214	; 0xd6
    1bee:	d1f0      	bne.n	1bd2 <InitLCD+0x52>
		}
		
  	LCD_Write_COM16(0x11,0x00);   //Start Up  
    1bf0:	2100      	movs	r1, #0
    1bf2:	2011      	movs	r0, #17
    1bf4:	4d15      	ldr	r5, [pc, #84]	; (1c4c <InitLCD+0xcc>)
    1bf6:	47a8      	blx	r5
  	delay_ms(5);
    1bf8:	2005      	movs	r0, #5
    1bfa:	4c10      	ldr	r4, [pc, #64]	; (1c3c <InitLCD+0xbc>)
    1bfc:	47a0      	blx	r4
  	LCD_Write_COM16(0x29,0x00);   //Display On  
    1bfe:	2100      	movs	r1, #0
    1c00:	2029      	movs	r0, #41	; 0x29
    1c02:	47a8      	blx	r5
   	delay_ms(5);
    1c04:	2005      	movs	r0, #5
    1c06:	47a0      	blx	r4
	REG_PORT_OUTSET1 = LCD_CS;
    1c08:	2280      	movs	r2, #128	; 0x80
    1c0a:	03d2      	lsls	r2, r2, #15
    1c0c:	4b0a      	ldr	r3, [pc, #40]	; (1c38 <InitLCD+0xb8>)
    1c0e:	601a      	str	r2, [r3, #0]
	fore_Color_High = ((r&248)|g>>5);
    1c10:	2300      	movs	r3, #0
    1c12:	4a12      	ldr	r2, [pc, #72]	; (1c5c <InitLCD+0xdc>)
    1c14:	8013      	strh	r3, [r2, #0]
	fore_Color_Low = ((g&28)<<3|b>>3);
    1c16:	4a12      	ldr	r2, [pc, #72]	; (1c60 <InitLCD+0xe0>)
    1c18:	8013      	strh	r3, [r2, #0]
	back_Color_High = ((r&248)|g>>5);
    1c1a:	4a12      	ldr	r2, [pc, #72]	; (1c64 <InitLCD+0xe4>)
    1c1c:	8013      	strh	r3, [r2, #0]
	back_Color_Low = ((g&28)<<3|b>>3);
    1c1e:	4a12      	ldr	r2, [pc, #72]	; (1c68 <InitLCD+0xe8>)
    1c20:	8013      	strh	r3, [r2, #0]
	
	setColorRGB(0,0,0);
	setBackColorRGB(0, 0, 0);
	fillRect(0,0,799,489);
    1c22:	23ea      	movs	r3, #234	; 0xea
    1c24:	33ff      	adds	r3, #255	; 0xff
    1c26:	4a11      	ldr	r2, [pc, #68]	; (1c6c <InitLCD+0xec>)
    1c28:	2100      	movs	r1, #0
    1c2a:	2000      	movs	r0, #0
    1c2c:	4c10      	ldr	r4, [pc, #64]	; (1c70 <InitLCD+0xf0>)
    1c2e:	47a0      	blx	r4
}
    1c30:	b003      	add	sp, #12
    1c32:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1c34:	41004488 	.word	0x41004488
    1c38:	41004498 	.word	0x41004498
    1c3c:	00000181 	.word	0x00000181
    1c40:	41004494 	.word	0x41004494
    1c44:	00003384 	.word	0x00003384
    1c48:	000032e4 	.word	0x000032e4
    1c4c:	00001815 	.word	0x00001815
    1c50:	0000332c 	.word	0x0000332c
    1c54:	00001855 	.word	0x00001855
    1c58:	000032b4 	.word	0x000032b4
    1c5c:	2000016a 	.word	0x2000016a
    1c60:	2000016c 	.word	0x2000016c
    1c64:	2000016e 	.word	0x2000016e
    1c68:	20000168 	.word	0x20000168
    1c6c:	0000031f 	.word	0x0000031f
    1c70:	000019d1 	.word	0x000019d1

00001c74 <main>:
{
    1c74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1c76:	46de      	mov	lr, fp
    1c78:	4657      	mov	r7, sl
    1c7a:	464e      	mov	r6, r9
    1c7c:	4645      	mov	r5, r8
    1c7e:	b5e0      	push	{r5, r6, r7, lr}
	REG_PORT_DIRSET1 = 0x0000ffff;		//LCD data bus, PB00 - PB15
    1c80:	4b33      	ldr	r3, [pc, #204]	; (1d50 <main+0xdc>)
    1c82:	4e34      	ldr	r6, [pc, #208]	; (1d54 <main+0xe0>)
    1c84:	601e      	str	r6, [r3, #0]
	REG_PORT_DIRSET1 = LCD_Reset;
    1c86:	2580      	movs	r5, #128	; 0x80
    1c88:	05ed      	lsls	r5, r5, #23
    1c8a:	601d      	str	r5, [r3, #0]
	REG_PORT_DIRSET1 = LCD_CS;
    1c8c:	2480      	movs	r4, #128	; 0x80
    1c8e:	03e4      	lsls	r4, r4, #15
    1c90:	601c      	str	r4, [r3, #0]
	REG_PORT_DIRSET1 = LCD_WR;
    1c92:	2080      	movs	r0, #128	; 0x80
    1c94:	0280      	lsls	r0, r0, #10
    1c96:	6018      	str	r0, [r3, #0]
	REG_PORT_DIRSET1 = LCD_DC;
    1c98:	2180      	movs	r1, #128	; 0x80
    1c9a:	0409      	lsls	r1, r1, #16
    1c9c:	6019      	str	r1, [r3, #0]
	REG_PORT_DIRSET1 = LCD_RD;
    1c9e:	2280      	movs	r2, #128	; 0x80
    1ca0:	0252      	lsls	r2, r2, #9
    1ca2:	601a      	str	r2, [r3, #0]
	REG_PORT_OUTCLR1 = 0x0000ffff;
    1ca4:	4b2c      	ldr	r3, [pc, #176]	; (1d58 <main+0xe4>)
    1ca6:	601e      	str	r6, [r3, #0]
	REG_PORT_OUTCLR1 = LCD_Reset;
    1ca8:	601d      	str	r5, [r3, #0]
	REG_PORT_OUTCLR1 = LCD_CS;
    1caa:	601c      	str	r4, [r3, #0]
	REG_PORT_OUTCLR1 = LCD_WR;
    1cac:	6018      	str	r0, [r3, #0]
	REG_PORT_OUTCLR1 = LCD_DC;
    1cae:	6019      	str	r1, [r3, #0]
	REG_PORT_OUTCLR1 = LCD_RD;
    1cb0:	601a      	str	r2, [r3, #0]
	system_init();
    1cb2:	4b2a      	ldr	r3, [pc, #168]	; (1d5c <main+0xe8>)
    1cb4:	4798      	blx	r3
	delay_init();
    1cb6:	4b2a      	ldr	r3, [pc, #168]	; (1d60 <main+0xec>)
    1cb8:	4798      	blx	r3
	configure_usart_USB();
    1cba:	4b2a      	ldr	r3, [pc, #168]	; (1d64 <main+0xf0>)
    1cbc:	4798      	blx	r3
	configure_console();
    1cbe:	4b2a      	ldr	r3, [pc, #168]	; (1d68 <main+0xf4>)
    1cc0:	4798      	blx	r3
	printf("Hello World\n\r");
    1cc2:	482a      	ldr	r0, [pc, #168]	; (1d6c <main+0xf8>)
    1cc4:	4b2a      	ldr	r3, [pc, #168]	; (1d70 <main+0xfc>)
    1cc6:	4798      	blx	r3
	InitLCD();
    1cc8:	4b2a      	ldr	r3, [pc, #168]	; (1d74 <main+0x100>)
    1cca:	4798      	blx	r3
	clrScr();
    1ccc:	4b2a      	ldr	r3, [pc, #168]	; (1d78 <main+0x104>)
    1cce:	4798      	blx	r3
	fore_Color_High = ((r&248)|g>>5);
    1cd0:	4e2a      	ldr	r6, [pc, #168]	; (1d7c <main+0x108>)
    1cd2:	2400      	movs	r4, #0
    1cd4:	8034      	strh	r4, [r6, #0]
	fore_Color_Low = ((g&28)<<3|b>>3);
    1cd6:	4d2a      	ldr	r5, [pc, #168]	; (1d80 <main+0x10c>)
    1cd8:	802c      	strh	r4, [r5, #0]
	back_Color_High = ((r&248)|g>>5);
    1cda:	4b2a      	ldr	r3, [pc, #168]	; (1d84 <main+0x110>)
    1cdc:	4698      	mov	r8, r3
    1cde:	801c      	strh	r4, [r3, #0]
	back_Color_Low = ((g&28)<<3|b>>3);
    1ce0:	4b29      	ldr	r3, [pc, #164]	; (1d88 <main+0x114>)
    1ce2:	801c      	strh	r4, [r3, #0]
	fillRect(0,0,display_X_size,display_Y_size);
    1ce4:	4b29      	ldr	r3, [pc, #164]	; (1d8c <main+0x118>)
    1ce6:	469a      	mov	sl, r3
    1ce8:	881b      	ldrh	r3, [r3, #0]
    1cea:	4a29      	ldr	r2, [pc, #164]	; (1d90 <main+0x11c>)
    1cec:	4693      	mov	fp, r2
    1cee:	8812      	ldrh	r2, [r2, #0]
    1cf0:	2100      	movs	r1, #0
    1cf2:	2000      	movs	r0, #0
    1cf4:	4f27      	ldr	r7, [pc, #156]	; (1d94 <main+0x120>)
    1cf6:	47b8      	blx	r7
	delay_ms(0);
    1cf8:	2001      	movs	r0, #1
    1cfa:	4b27      	ldr	r3, [pc, #156]	; (1d98 <main+0x124>)
    1cfc:	4798      	blx	r3
	fore_Color_High = ((r&248)|g>>5);
    1cfe:	23ff      	movs	r3, #255	; 0xff
    1d00:	8033      	strh	r3, [r6, #0]
	fore_Color_Low = ((g&28)<<3|b>>3);
    1d02:	802b      	strh	r3, [r5, #0]
	back_Color_High = ((r&248)|g>>5);
    1d04:	4643      	mov	r3, r8
    1d06:	801c      	strh	r4, [r3, #0]
	back_Color_Low = ((g&28)<<3|b>>3);
    1d08:	4b1f      	ldr	r3, [pc, #124]	; (1d88 <main+0x114>)
    1d0a:	801c      	strh	r4, [r3, #0]
	drawKare(0);
    1d0c:	2000      	movs	r0, #0
    1d0e:	4b23      	ldr	r3, [pc, #140]	; (1d9c <main+0x128>)
    1d10:	4798      	blx	r3
	delay_ms(1000);
    1d12:	20fa      	movs	r0, #250	; 0xfa
    1d14:	0080      	lsls	r0, r0, #2
    1d16:	4b22      	ldr	r3, [pc, #136]	; (1da0 <main+0x12c>)
    1d18:	4798      	blx	r3
	fore_Color_High = ((r&248)|g>>5);
    1d1a:	8034      	strh	r4, [r6, #0]
	fore_Color_Low = ((g&28)<<3|b>>3);
    1d1c:	802c      	strh	r4, [r5, #0]
	fillRect(0,0,display_Y_size,display_X_size);
    1d1e:	465b      	mov	r3, fp
    1d20:	881b      	ldrh	r3, [r3, #0]
    1d22:	4652      	mov	r2, sl
    1d24:	8812      	ldrh	r2, [r2, #0]
    1d26:	2100      	movs	r1, #0
    1d28:	2000      	movs	r0, #0
    1d2a:	47b8      	blx	r7
	fore_Color_High = ((r&248)|g>>5);
    1d2c:	2384      	movs	r3, #132	; 0x84
    1d2e:	8033      	strh	r3, [r6, #0]
	fore_Color_Low = ((g&28)<<3|b>>3);
    1d30:	802c      	strh	r4, [r5, #0]
	back_Color_High = ((r&248)|g>>5);
    1d32:	4643      	mov	r3, r8
    1d34:	801c      	strh	r4, [r3, #0]
	back_Color_Low = ((g&28)<<3|b>>3);
    1d36:	4b14      	ldr	r3, [pc, #80]	; (1d88 <main+0x114>)
    1d38:	801c      	strh	r4, [r3, #0]
	drawChar(0x61);
    1d3a:	2061      	movs	r0, #97	; 0x61
    1d3c:	4b19      	ldr	r3, [pc, #100]	; (1da4 <main+0x130>)
    1d3e:	4798      	blx	r3
}
    1d40:	2000      	movs	r0, #0
    1d42:	bc3c      	pop	{r2, r3, r4, r5}
    1d44:	4690      	mov	r8, r2
    1d46:	4699      	mov	r9, r3
    1d48:	46a2      	mov	sl, r4
    1d4a:	46ab      	mov	fp, r5
    1d4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1d4e:	46c0      	nop			; (mov r8, r8)
    1d50:	41004488 	.word	0x41004488
    1d54:	0000ffff 	.word	0x0000ffff
    1d58:	41004494 	.word	0x41004494
    1d5c:	0000138d 	.word	0x0000138d
    1d60:	00000115 	.word	0x00000115
    1d64:	000016bd 	.word	0x000016bd
    1d68:	000015b5 	.word	0x000015b5
    1d6c:	00003374 	.word	0x00003374
    1d70:	00002155 	.word	0x00002155
    1d74:	00001b81 	.word	0x00001b81
    1d78:	00001a81 	.word	0x00001a81
    1d7c:	2000016a 	.word	0x2000016a
    1d80:	2000016c 	.word	0x2000016c
    1d84:	2000016e 	.word	0x2000016e
    1d88:	20000168 	.word	0x20000168
    1d8c:	2000000c 	.word	0x2000000c
    1d90:	2000000a 	.word	0x2000000a
    1d94:	000019d1 	.word	0x000019d1
    1d98:	00000155 	.word	0x00000155
    1d9c:	00001a99 	.word	0x00001a99
    1da0:	00000181 	.word	0x00000181
    1da4:	000018f9 	.word	0x000018f9

00001da8 <__udivsi3>:
    1da8:	2200      	movs	r2, #0
    1daa:	0843      	lsrs	r3, r0, #1
    1dac:	428b      	cmp	r3, r1
    1dae:	d374      	bcc.n	1e9a <__udivsi3+0xf2>
    1db0:	0903      	lsrs	r3, r0, #4
    1db2:	428b      	cmp	r3, r1
    1db4:	d35f      	bcc.n	1e76 <__udivsi3+0xce>
    1db6:	0a03      	lsrs	r3, r0, #8
    1db8:	428b      	cmp	r3, r1
    1dba:	d344      	bcc.n	1e46 <__udivsi3+0x9e>
    1dbc:	0b03      	lsrs	r3, r0, #12
    1dbe:	428b      	cmp	r3, r1
    1dc0:	d328      	bcc.n	1e14 <__udivsi3+0x6c>
    1dc2:	0c03      	lsrs	r3, r0, #16
    1dc4:	428b      	cmp	r3, r1
    1dc6:	d30d      	bcc.n	1de4 <__udivsi3+0x3c>
    1dc8:	22ff      	movs	r2, #255	; 0xff
    1dca:	0209      	lsls	r1, r1, #8
    1dcc:	ba12      	rev	r2, r2
    1dce:	0c03      	lsrs	r3, r0, #16
    1dd0:	428b      	cmp	r3, r1
    1dd2:	d302      	bcc.n	1dda <__udivsi3+0x32>
    1dd4:	1212      	asrs	r2, r2, #8
    1dd6:	0209      	lsls	r1, r1, #8
    1dd8:	d065      	beq.n	1ea6 <__udivsi3+0xfe>
    1dda:	0b03      	lsrs	r3, r0, #12
    1ddc:	428b      	cmp	r3, r1
    1dde:	d319      	bcc.n	1e14 <__udivsi3+0x6c>
    1de0:	e000      	b.n	1de4 <__udivsi3+0x3c>
    1de2:	0a09      	lsrs	r1, r1, #8
    1de4:	0bc3      	lsrs	r3, r0, #15
    1de6:	428b      	cmp	r3, r1
    1de8:	d301      	bcc.n	1dee <__udivsi3+0x46>
    1dea:	03cb      	lsls	r3, r1, #15
    1dec:	1ac0      	subs	r0, r0, r3
    1dee:	4152      	adcs	r2, r2
    1df0:	0b83      	lsrs	r3, r0, #14
    1df2:	428b      	cmp	r3, r1
    1df4:	d301      	bcc.n	1dfa <__udivsi3+0x52>
    1df6:	038b      	lsls	r3, r1, #14
    1df8:	1ac0      	subs	r0, r0, r3
    1dfa:	4152      	adcs	r2, r2
    1dfc:	0b43      	lsrs	r3, r0, #13
    1dfe:	428b      	cmp	r3, r1
    1e00:	d301      	bcc.n	1e06 <__udivsi3+0x5e>
    1e02:	034b      	lsls	r3, r1, #13
    1e04:	1ac0      	subs	r0, r0, r3
    1e06:	4152      	adcs	r2, r2
    1e08:	0b03      	lsrs	r3, r0, #12
    1e0a:	428b      	cmp	r3, r1
    1e0c:	d301      	bcc.n	1e12 <__udivsi3+0x6a>
    1e0e:	030b      	lsls	r3, r1, #12
    1e10:	1ac0      	subs	r0, r0, r3
    1e12:	4152      	adcs	r2, r2
    1e14:	0ac3      	lsrs	r3, r0, #11
    1e16:	428b      	cmp	r3, r1
    1e18:	d301      	bcc.n	1e1e <__udivsi3+0x76>
    1e1a:	02cb      	lsls	r3, r1, #11
    1e1c:	1ac0      	subs	r0, r0, r3
    1e1e:	4152      	adcs	r2, r2
    1e20:	0a83      	lsrs	r3, r0, #10
    1e22:	428b      	cmp	r3, r1
    1e24:	d301      	bcc.n	1e2a <__udivsi3+0x82>
    1e26:	028b      	lsls	r3, r1, #10
    1e28:	1ac0      	subs	r0, r0, r3
    1e2a:	4152      	adcs	r2, r2
    1e2c:	0a43      	lsrs	r3, r0, #9
    1e2e:	428b      	cmp	r3, r1
    1e30:	d301      	bcc.n	1e36 <__udivsi3+0x8e>
    1e32:	024b      	lsls	r3, r1, #9
    1e34:	1ac0      	subs	r0, r0, r3
    1e36:	4152      	adcs	r2, r2
    1e38:	0a03      	lsrs	r3, r0, #8
    1e3a:	428b      	cmp	r3, r1
    1e3c:	d301      	bcc.n	1e42 <__udivsi3+0x9a>
    1e3e:	020b      	lsls	r3, r1, #8
    1e40:	1ac0      	subs	r0, r0, r3
    1e42:	4152      	adcs	r2, r2
    1e44:	d2cd      	bcs.n	1de2 <__udivsi3+0x3a>
    1e46:	09c3      	lsrs	r3, r0, #7
    1e48:	428b      	cmp	r3, r1
    1e4a:	d301      	bcc.n	1e50 <__udivsi3+0xa8>
    1e4c:	01cb      	lsls	r3, r1, #7
    1e4e:	1ac0      	subs	r0, r0, r3
    1e50:	4152      	adcs	r2, r2
    1e52:	0983      	lsrs	r3, r0, #6
    1e54:	428b      	cmp	r3, r1
    1e56:	d301      	bcc.n	1e5c <__udivsi3+0xb4>
    1e58:	018b      	lsls	r3, r1, #6
    1e5a:	1ac0      	subs	r0, r0, r3
    1e5c:	4152      	adcs	r2, r2
    1e5e:	0943      	lsrs	r3, r0, #5
    1e60:	428b      	cmp	r3, r1
    1e62:	d301      	bcc.n	1e68 <__udivsi3+0xc0>
    1e64:	014b      	lsls	r3, r1, #5
    1e66:	1ac0      	subs	r0, r0, r3
    1e68:	4152      	adcs	r2, r2
    1e6a:	0903      	lsrs	r3, r0, #4
    1e6c:	428b      	cmp	r3, r1
    1e6e:	d301      	bcc.n	1e74 <__udivsi3+0xcc>
    1e70:	010b      	lsls	r3, r1, #4
    1e72:	1ac0      	subs	r0, r0, r3
    1e74:	4152      	adcs	r2, r2
    1e76:	08c3      	lsrs	r3, r0, #3
    1e78:	428b      	cmp	r3, r1
    1e7a:	d301      	bcc.n	1e80 <__udivsi3+0xd8>
    1e7c:	00cb      	lsls	r3, r1, #3
    1e7e:	1ac0      	subs	r0, r0, r3
    1e80:	4152      	adcs	r2, r2
    1e82:	0883      	lsrs	r3, r0, #2
    1e84:	428b      	cmp	r3, r1
    1e86:	d301      	bcc.n	1e8c <__udivsi3+0xe4>
    1e88:	008b      	lsls	r3, r1, #2
    1e8a:	1ac0      	subs	r0, r0, r3
    1e8c:	4152      	adcs	r2, r2
    1e8e:	0843      	lsrs	r3, r0, #1
    1e90:	428b      	cmp	r3, r1
    1e92:	d301      	bcc.n	1e98 <__udivsi3+0xf0>
    1e94:	004b      	lsls	r3, r1, #1
    1e96:	1ac0      	subs	r0, r0, r3
    1e98:	4152      	adcs	r2, r2
    1e9a:	1a41      	subs	r1, r0, r1
    1e9c:	d200      	bcs.n	1ea0 <__udivsi3+0xf8>
    1e9e:	4601      	mov	r1, r0
    1ea0:	4152      	adcs	r2, r2
    1ea2:	4610      	mov	r0, r2
    1ea4:	4770      	bx	lr
    1ea6:	e7ff      	b.n	1ea8 <__udivsi3+0x100>
    1ea8:	b501      	push	{r0, lr}
    1eaa:	2000      	movs	r0, #0
    1eac:	f000 f8f0 	bl	2090 <__aeabi_idiv0>
    1eb0:	bd02      	pop	{r1, pc}
    1eb2:	46c0      	nop			; (mov r8, r8)

00001eb4 <__aeabi_uidivmod>:
    1eb4:	2900      	cmp	r1, #0
    1eb6:	d0f7      	beq.n	1ea8 <__udivsi3+0x100>
    1eb8:	e776      	b.n	1da8 <__udivsi3>
    1eba:	4770      	bx	lr

00001ebc <__divsi3>:
    1ebc:	4603      	mov	r3, r0
    1ebe:	430b      	orrs	r3, r1
    1ec0:	d47f      	bmi.n	1fc2 <__divsi3+0x106>
    1ec2:	2200      	movs	r2, #0
    1ec4:	0843      	lsrs	r3, r0, #1
    1ec6:	428b      	cmp	r3, r1
    1ec8:	d374      	bcc.n	1fb4 <__divsi3+0xf8>
    1eca:	0903      	lsrs	r3, r0, #4
    1ecc:	428b      	cmp	r3, r1
    1ece:	d35f      	bcc.n	1f90 <__divsi3+0xd4>
    1ed0:	0a03      	lsrs	r3, r0, #8
    1ed2:	428b      	cmp	r3, r1
    1ed4:	d344      	bcc.n	1f60 <__divsi3+0xa4>
    1ed6:	0b03      	lsrs	r3, r0, #12
    1ed8:	428b      	cmp	r3, r1
    1eda:	d328      	bcc.n	1f2e <__divsi3+0x72>
    1edc:	0c03      	lsrs	r3, r0, #16
    1ede:	428b      	cmp	r3, r1
    1ee0:	d30d      	bcc.n	1efe <__divsi3+0x42>
    1ee2:	22ff      	movs	r2, #255	; 0xff
    1ee4:	0209      	lsls	r1, r1, #8
    1ee6:	ba12      	rev	r2, r2
    1ee8:	0c03      	lsrs	r3, r0, #16
    1eea:	428b      	cmp	r3, r1
    1eec:	d302      	bcc.n	1ef4 <__divsi3+0x38>
    1eee:	1212      	asrs	r2, r2, #8
    1ef0:	0209      	lsls	r1, r1, #8
    1ef2:	d065      	beq.n	1fc0 <__divsi3+0x104>
    1ef4:	0b03      	lsrs	r3, r0, #12
    1ef6:	428b      	cmp	r3, r1
    1ef8:	d319      	bcc.n	1f2e <__divsi3+0x72>
    1efa:	e000      	b.n	1efe <__divsi3+0x42>
    1efc:	0a09      	lsrs	r1, r1, #8
    1efe:	0bc3      	lsrs	r3, r0, #15
    1f00:	428b      	cmp	r3, r1
    1f02:	d301      	bcc.n	1f08 <__divsi3+0x4c>
    1f04:	03cb      	lsls	r3, r1, #15
    1f06:	1ac0      	subs	r0, r0, r3
    1f08:	4152      	adcs	r2, r2
    1f0a:	0b83      	lsrs	r3, r0, #14
    1f0c:	428b      	cmp	r3, r1
    1f0e:	d301      	bcc.n	1f14 <__divsi3+0x58>
    1f10:	038b      	lsls	r3, r1, #14
    1f12:	1ac0      	subs	r0, r0, r3
    1f14:	4152      	adcs	r2, r2
    1f16:	0b43      	lsrs	r3, r0, #13
    1f18:	428b      	cmp	r3, r1
    1f1a:	d301      	bcc.n	1f20 <__divsi3+0x64>
    1f1c:	034b      	lsls	r3, r1, #13
    1f1e:	1ac0      	subs	r0, r0, r3
    1f20:	4152      	adcs	r2, r2
    1f22:	0b03      	lsrs	r3, r0, #12
    1f24:	428b      	cmp	r3, r1
    1f26:	d301      	bcc.n	1f2c <__divsi3+0x70>
    1f28:	030b      	lsls	r3, r1, #12
    1f2a:	1ac0      	subs	r0, r0, r3
    1f2c:	4152      	adcs	r2, r2
    1f2e:	0ac3      	lsrs	r3, r0, #11
    1f30:	428b      	cmp	r3, r1
    1f32:	d301      	bcc.n	1f38 <__divsi3+0x7c>
    1f34:	02cb      	lsls	r3, r1, #11
    1f36:	1ac0      	subs	r0, r0, r3
    1f38:	4152      	adcs	r2, r2
    1f3a:	0a83      	lsrs	r3, r0, #10
    1f3c:	428b      	cmp	r3, r1
    1f3e:	d301      	bcc.n	1f44 <__divsi3+0x88>
    1f40:	028b      	lsls	r3, r1, #10
    1f42:	1ac0      	subs	r0, r0, r3
    1f44:	4152      	adcs	r2, r2
    1f46:	0a43      	lsrs	r3, r0, #9
    1f48:	428b      	cmp	r3, r1
    1f4a:	d301      	bcc.n	1f50 <__divsi3+0x94>
    1f4c:	024b      	lsls	r3, r1, #9
    1f4e:	1ac0      	subs	r0, r0, r3
    1f50:	4152      	adcs	r2, r2
    1f52:	0a03      	lsrs	r3, r0, #8
    1f54:	428b      	cmp	r3, r1
    1f56:	d301      	bcc.n	1f5c <__divsi3+0xa0>
    1f58:	020b      	lsls	r3, r1, #8
    1f5a:	1ac0      	subs	r0, r0, r3
    1f5c:	4152      	adcs	r2, r2
    1f5e:	d2cd      	bcs.n	1efc <__divsi3+0x40>
    1f60:	09c3      	lsrs	r3, r0, #7
    1f62:	428b      	cmp	r3, r1
    1f64:	d301      	bcc.n	1f6a <__divsi3+0xae>
    1f66:	01cb      	lsls	r3, r1, #7
    1f68:	1ac0      	subs	r0, r0, r3
    1f6a:	4152      	adcs	r2, r2
    1f6c:	0983      	lsrs	r3, r0, #6
    1f6e:	428b      	cmp	r3, r1
    1f70:	d301      	bcc.n	1f76 <__divsi3+0xba>
    1f72:	018b      	lsls	r3, r1, #6
    1f74:	1ac0      	subs	r0, r0, r3
    1f76:	4152      	adcs	r2, r2
    1f78:	0943      	lsrs	r3, r0, #5
    1f7a:	428b      	cmp	r3, r1
    1f7c:	d301      	bcc.n	1f82 <__divsi3+0xc6>
    1f7e:	014b      	lsls	r3, r1, #5
    1f80:	1ac0      	subs	r0, r0, r3
    1f82:	4152      	adcs	r2, r2
    1f84:	0903      	lsrs	r3, r0, #4
    1f86:	428b      	cmp	r3, r1
    1f88:	d301      	bcc.n	1f8e <__divsi3+0xd2>
    1f8a:	010b      	lsls	r3, r1, #4
    1f8c:	1ac0      	subs	r0, r0, r3
    1f8e:	4152      	adcs	r2, r2
    1f90:	08c3      	lsrs	r3, r0, #3
    1f92:	428b      	cmp	r3, r1
    1f94:	d301      	bcc.n	1f9a <__divsi3+0xde>
    1f96:	00cb      	lsls	r3, r1, #3
    1f98:	1ac0      	subs	r0, r0, r3
    1f9a:	4152      	adcs	r2, r2
    1f9c:	0883      	lsrs	r3, r0, #2
    1f9e:	428b      	cmp	r3, r1
    1fa0:	d301      	bcc.n	1fa6 <__divsi3+0xea>
    1fa2:	008b      	lsls	r3, r1, #2
    1fa4:	1ac0      	subs	r0, r0, r3
    1fa6:	4152      	adcs	r2, r2
    1fa8:	0843      	lsrs	r3, r0, #1
    1faa:	428b      	cmp	r3, r1
    1fac:	d301      	bcc.n	1fb2 <__divsi3+0xf6>
    1fae:	004b      	lsls	r3, r1, #1
    1fb0:	1ac0      	subs	r0, r0, r3
    1fb2:	4152      	adcs	r2, r2
    1fb4:	1a41      	subs	r1, r0, r1
    1fb6:	d200      	bcs.n	1fba <__divsi3+0xfe>
    1fb8:	4601      	mov	r1, r0
    1fba:	4152      	adcs	r2, r2
    1fbc:	4610      	mov	r0, r2
    1fbe:	4770      	bx	lr
    1fc0:	e05d      	b.n	207e <STACK_SIZE+0x7e>
    1fc2:	0fca      	lsrs	r2, r1, #31
    1fc4:	d000      	beq.n	1fc8 <__divsi3+0x10c>
    1fc6:	4249      	negs	r1, r1
    1fc8:	1003      	asrs	r3, r0, #32
    1fca:	d300      	bcc.n	1fce <__divsi3+0x112>
    1fcc:	4240      	negs	r0, r0
    1fce:	4053      	eors	r3, r2
    1fd0:	2200      	movs	r2, #0
    1fd2:	469c      	mov	ip, r3
    1fd4:	0903      	lsrs	r3, r0, #4
    1fd6:	428b      	cmp	r3, r1
    1fd8:	d32d      	bcc.n	2036 <STACK_SIZE+0x36>
    1fda:	0a03      	lsrs	r3, r0, #8
    1fdc:	428b      	cmp	r3, r1
    1fde:	d312      	bcc.n	2006 <STACK_SIZE+0x6>
    1fe0:	22fc      	movs	r2, #252	; 0xfc
    1fe2:	0189      	lsls	r1, r1, #6
    1fe4:	ba12      	rev	r2, r2
    1fe6:	0a03      	lsrs	r3, r0, #8
    1fe8:	428b      	cmp	r3, r1
    1fea:	d30c      	bcc.n	2006 <STACK_SIZE+0x6>
    1fec:	0189      	lsls	r1, r1, #6
    1fee:	1192      	asrs	r2, r2, #6
    1ff0:	428b      	cmp	r3, r1
    1ff2:	d308      	bcc.n	2006 <STACK_SIZE+0x6>
    1ff4:	0189      	lsls	r1, r1, #6
    1ff6:	1192      	asrs	r2, r2, #6
    1ff8:	428b      	cmp	r3, r1
    1ffa:	d304      	bcc.n	2006 <STACK_SIZE+0x6>
    1ffc:	0189      	lsls	r1, r1, #6
    1ffe:	d03a      	beq.n	2076 <STACK_SIZE+0x76>
    2000:	1192      	asrs	r2, r2, #6
    2002:	e000      	b.n	2006 <STACK_SIZE+0x6>
    2004:	0989      	lsrs	r1, r1, #6
    2006:	09c3      	lsrs	r3, r0, #7
    2008:	428b      	cmp	r3, r1
    200a:	d301      	bcc.n	2010 <STACK_SIZE+0x10>
    200c:	01cb      	lsls	r3, r1, #7
    200e:	1ac0      	subs	r0, r0, r3
    2010:	4152      	adcs	r2, r2
    2012:	0983      	lsrs	r3, r0, #6
    2014:	428b      	cmp	r3, r1
    2016:	d301      	bcc.n	201c <STACK_SIZE+0x1c>
    2018:	018b      	lsls	r3, r1, #6
    201a:	1ac0      	subs	r0, r0, r3
    201c:	4152      	adcs	r2, r2
    201e:	0943      	lsrs	r3, r0, #5
    2020:	428b      	cmp	r3, r1
    2022:	d301      	bcc.n	2028 <STACK_SIZE+0x28>
    2024:	014b      	lsls	r3, r1, #5
    2026:	1ac0      	subs	r0, r0, r3
    2028:	4152      	adcs	r2, r2
    202a:	0903      	lsrs	r3, r0, #4
    202c:	428b      	cmp	r3, r1
    202e:	d301      	bcc.n	2034 <STACK_SIZE+0x34>
    2030:	010b      	lsls	r3, r1, #4
    2032:	1ac0      	subs	r0, r0, r3
    2034:	4152      	adcs	r2, r2
    2036:	08c3      	lsrs	r3, r0, #3
    2038:	428b      	cmp	r3, r1
    203a:	d301      	bcc.n	2040 <STACK_SIZE+0x40>
    203c:	00cb      	lsls	r3, r1, #3
    203e:	1ac0      	subs	r0, r0, r3
    2040:	4152      	adcs	r2, r2
    2042:	0883      	lsrs	r3, r0, #2
    2044:	428b      	cmp	r3, r1
    2046:	d301      	bcc.n	204c <STACK_SIZE+0x4c>
    2048:	008b      	lsls	r3, r1, #2
    204a:	1ac0      	subs	r0, r0, r3
    204c:	4152      	adcs	r2, r2
    204e:	d2d9      	bcs.n	2004 <STACK_SIZE+0x4>
    2050:	0843      	lsrs	r3, r0, #1
    2052:	428b      	cmp	r3, r1
    2054:	d301      	bcc.n	205a <STACK_SIZE+0x5a>
    2056:	004b      	lsls	r3, r1, #1
    2058:	1ac0      	subs	r0, r0, r3
    205a:	4152      	adcs	r2, r2
    205c:	1a41      	subs	r1, r0, r1
    205e:	d200      	bcs.n	2062 <STACK_SIZE+0x62>
    2060:	4601      	mov	r1, r0
    2062:	4663      	mov	r3, ip
    2064:	4152      	adcs	r2, r2
    2066:	105b      	asrs	r3, r3, #1
    2068:	4610      	mov	r0, r2
    206a:	d301      	bcc.n	2070 <STACK_SIZE+0x70>
    206c:	4240      	negs	r0, r0
    206e:	2b00      	cmp	r3, #0
    2070:	d500      	bpl.n	2074 <STACK_SIZE+0x74>
    2072:	4249      	negs	r1, r1
    2074:	4770      	bx	lr
    2076:	4663      	mov	r3, ip
    2078:	105b      	asrs	r3, r3, #1
    207a:	d300      	bcc.n	207e <STACK_SIZE+0x7e>
    207c:	4240      	negs	r0, r0
    207e:	b501      	push	{r0, lr}
    2080:	2000      	movs	r0, #0
    2082:	f000 f805 	bl	2090 <__aeabi_idiv0>
    2086:	bd02      	pop	{r1, pc}

00002088 <__aeabi_idivmod>:
    2088:	2900      	cmp	r1, #0
    208a:	d0f8      	beq.n	207e <STACK_SIZE+0x7e>
    208c:	e716      	b.n	1ebc <__divsi3>
    208e:	4770      	bx	lr

00002090 <__aeabi_idiv0>:
    2090:	4770      	bx	lr
    2092:	46c0      	nop			; (mov r8, r8)

00002094 <__aeabi_lmul>:
    2094:	b5f0      	push	{r4, r5, r6, r7, lr}
    2096:	46ce      	mov	lr, r9
    2098:	4647      	mov	r7, r8
    209a:	0415      	lsls	r5, r2, #16
    209c:	0c2d      	lsrs	r5, r5, #16
    209e:	002e      	movs	r6, r5
    20a0:	b580      	push	{r7, lr}
    20a2:	0407      	lsls	r7, r0, #16
    20a4:	0c14      	lsrs	r4, r2, #16
    20a6:	0c3f      	lsrs	r7, r7, #16
    20a8:	4699      	mov	r9, r3
    20aa:	0c03      	lsrs	r3, r0, #16
    20ac:	437e      	muls	r6, r7
    20ae:	435d      	muls	r5, r3
    20b0:	4367      	muls	r7, r4
    20b2:	4363      	muls	r3, r4
    20b4:	197f      	adds	r7, r7, r5
    20b6:	0c34      	lsrs	r4, r6, #16
    20b8:	19e4      	adds	r4, r4, r7
    20ba:	469c      	mov	ip, r3
    20bc:	42a5      	cmp	r5, r4
    20be:	d903      	bls.n	20c8 <__aeabi_lmul+0x34>
    20c0:	2380      	movs	r3, #128	; 0x80
    20c2:	025b      	lsls	r3, r3, #9
    20c4:	4698      	mov	r8, r3
    20c6:	44c4      	add	ip, r8
    20c8:	464b      	mov	r3, r9
    20ca:	4351      	muls	r1, r2
    20cc:	4343      	muls	r3, r0
    20ce:	0436      	lsls	r6, r6, #16
    20d0:	0c36      	lsrs	r6, r6, #16
    20d2:	0c25      	lsrs	r5, r4, #16
    20d4:	0424      	lsls	r4, r4, #16
    20d6:	4465      	add	r5, ip
    20d8:	19a4      	adds	r4, r4, r6
    20da:	1859      	adds	r1, r3, r1
    20dc:	1949      	adds	r1, r1, r5
    20de:	0020      	movs	r0, r4
    20e0:	bc0c      	pop	{r2, r3}
    20e2:	4690      	mov	r8, r2
    20e4:	4699      	mov	r9, r3
    20e6:	bdf0      	pop	{r4, r5, r6, r7, pc}

000020e8 <__libc_init_array>:
    20e8:	b570      	push	{r4, r5, r6, lr}
    20ea:	2600      	movs	r6, #0
    20ec:	4d0c      	ldr	r5, [pc, #48]	; (2120 <__libc_init_array+0x38>)
    20ee:	4c0d      	ldr	r4, [pc, #52]	; (2124 <__libc_init_array+0x3c>)
    20f0:	1b64      	subs	r4, r4, r5
    20f2:	10a4      	asrs	r4, r4, #2
    20f4:	42a6      	cmp	r6, r4
    20f6:	d109      	bne.n	210c <__libc_init_array+0x24>
    20f8:	2600      	movs	r6, #0
    20fa:	f001 f9b3 	bl	3464 <_init>
    20fe:	4d0a      	ldr	r5, [pc, #40]	; (2128 <__libc_init_array+0x40>)
    2100:	4c0a      	ldr	r4, [pc, #40]	; (212c <__libc_init_array+0x44>)
    2102:	1b64      	subs	r4, r4, r5
    2104:	10a4      	asrs	r4, r4, #2
    2106:	42a6      	cmp	r6, r4
    2108:	d105      	bne.n	2116 <__libc_init_array+0x2e>
    210a:	bd70      	pop	{r4, r5, r6, pc}
    210c:	00b3      	lsls	r3, r6, #2
    210e:	58eb      	ldr	r3, [r5, r3]
    2110:	4798      	blx	r3
    2112:	3601      	adds	r6, #1
    2114:	e7ee      	b.n	20f4 <__libc_init_array+0xc>
    2116:	00b3      	lsls	r3, r6, #2
    2118:	58eb      	ldr	r3, [r5, r3]
    211a:	4798      	blx	r3
    211c:	3601      	adds	r6, #1
    211e:	e7f2      	b.n	2106 <__libc_init_array+0x1e>
    2120:	00003470 	.word	0x00003470
    2124:	00003470 	.word	0x00003470
    2128:	00003470 	.word	0x00003470
    212c:	00003474 	.word	0x00003474

00002130 <memcpy>:
    2130:	2300      	movs	r3, #0
    2132:	b510      	push	{r4, lr}
    2134:	429a      	cmp	r2, r3
    2136:	d100      	bne.n	213a <memcpy+0xa>
    2138:	bd10      	pop	{r4, pc}
    213a:	5ccc      	ldrb	r4, [r1, r3]
    213c:	54c4      	strb	r4, [r0, r3]
    213e:	3301      	adds	r3, #1
    2140:	e7f8      	b.n	2134 <memcpy+0x4>

00002142 <memset>:
    2142:	0003      	movs	r3, r0
    2144:	1882      	adds	r2, r0, r2
    2146:	4293      	cmp	r3, r2
    2148:	d100      	bne.n	214c <memset+0xa>
    214a:	4770      	bx	lr
    214c:	7019      	strb	r1, [r3, #0]
    214e:	3301      	adds	r3, #1
    2150:	e7f9      	b.n	2146 <memset+0x4>
	...

00002154 <iprintf>:
    2154:	b40f      	push	{r0, r1, r2, r3}
    2156:	4b0b      	ldr	r3, [pc, #44]	; (2184 <iprintf+0x30>)
    2158:	b513      	push	{r0, r1, r4, lr}
    215a:	681c      	ldr	r4, [r3, #0]
    215c:	2c00      	cmp	r4, #0
    215e:	d005      	beq.n	216c <iprintf+0x18>
    2160:	69a3      	ldr	r3, [r4, #24]
    2162:	2b00      	cmp	r3, #0
    2164:	d102      	bne.n	216c <iprintf+0x18>
    2166:	0020      	movs	r0, r4
    2168:	f000 f9bc 	bl	24e4 <__sinit>
    216c:	ab05      	add	r3, sp, #20
    216e:	9a04      	ldr	r2, [sp, #16]
    2170:	68a1      	ldr	r1, [r4, #8]
    2172:	0020      	movs	r0, r4
    2174:	9301      	str	r3, [sp, #4]
    2176:	f000 fb91 	bl	289c <_vfiprintf_r>
    217a:	bc16      	pop	{r1, r2, r4}
    217c:	bc08      	pop	{r3}
    217e:	b004      	add	sp, #16
    2180:	4718      	bx	r3
    2182:	46c0      	nop			; (mov r8, r8)
    2184:	20000010 	.word	0x20000010

00002188 <setbuf>:
    2188:	424a      	negs	r2, r1
    218a:	414a      	adcs	r2, r1
    218c:	2380      	movs	r3, #128	; 0x80
    218e:	b510      	push	{r4, lr}
    2190:	0052      	lsls	r2, r2, #1
    2192:	00db      	lsls	r3, r3, #3
    2194:	f000 f802 	bl	219c <setvbuf>
    2198:	bd10      	pop	{r4, pc}
	...

0000219c <setvbuf>:
    219c:	b5f0      	push	{r4, r5, r6, r7, lr}
    219e:	001d      	movs	r5, r3
    21a0:	4b4f      	ldr	r3, [pc, #316]	; (22e0 <setvbuf+0x144>)
    21a2:	b085      	sub	sp, #20
    21a4:	681e      	ldr	r6, [r3, #0]
    21a6:	0004      	movs	r4, r0
    21a8:	000f      	movs	r7, r1
    21aa:	9200      	str	r2, [sp, #0]
    21ac:	2e00      	cmp	r6, #0
    21ae:	d005      	beq.n	21bc <setvbuf+0x20>
    21b0:	69b3      	ldr	r3, [r6, #24]
    21b2:	2b00      	cmp	r3, #0
    21b4:	d102      	bne.n	21bc <setvbuf+0x20>
    21b6:	0030      	movs	r0, r6
    21b8:	f000 f994 	bl	24e4 <__sinit>
    21bc:	4b49      	ldr	r3, [pc, #292]	; (22e4 <setvbuf+0x148>)
    21be:	429c      	cmp	r4, r3
    21c0:	d150      	bne.n	2264 <setvbuf+0xc8>
    21c2:	6874      	ldr	r4, [r6, #4]
    21c4:	9b00      	ldr	r3, [sp, #0]
    21c6:	2b02      	cmp	r3, #2
    21c8:	d005      	beq.n	21d6 <setvbuf+0x3a>
    21ca:	2b01      	cmp	r3, #1
    21cc:	d900      	bls.n	21d0 <setvbuf+0x34>
    21ce:	e084      	b.n	22da <setvbuf+0x13e>
    21d0:	2d00      	cmp	r5, #0
    21d2:	da00      	bge.n	21d6 <setvbuf+0x3a>
    21d4:	e081      	b.n	22da <setvbuf+0x13e>
    21d6:	0021      	movs	r1, r4
    21d8:	0030      	movs	r0, r6
    21da:	f000 f915 	bl	2408 <_fflush_r>
    21de:	6b61      	ldr	r1, [r4, #52]	; 0x34
    21e0:	2900      	cmp	r1, #0
    21e2:	d008      	beq.n	21f6 <setvbuf+0x5a>
    21e4:	0023      	movs	r3, r4
    21e6:	3344      	adds	r3, #68	; 0x44
    21e8:	4299      	cmp	r1, r3
    21ea:	d002      	beq.n	21f2 <setvbuf+0x56>
    21ec:	0030      	movs	r0, r6
    21ee:	f000 fa85 	bl	26fc <_free_r>
    21f2:	2300      	movs	r3, #0
    21f4:	6363      	str	r3, [r4, #52]	; 0x34
    21f6:	2300      	movs	r3, #0
    21f8:	61a3      	str	r3, [r4, #24]
    21fa:	6063      	str	r3, [r4, #4]
    21fc:	89a3      	ldrh	r3, [r4, #12]
    21fe:	061b      	lsls	r3, r3, #24
    2200:	d503      	bpl.n	220a <setvbuf+0x6e>
    2202:	6921      	ldr	r1, [r4, #16]
    2204:	0030      	movs	r0, r6
    2206:	f000 fa79 	bl	26fc <_free_r>
    220a:	89a3      	ldrh	r3, [r4, #12]
    220c:	4a36      	ldr	r2, [pc, #216]	; (22e8 <setvbuf+0x14c>)
    220e:	4013      	ands	r3, r2
    2210:	81a3      	strh	r3, [r4, #12]
    2212:	9b00      	ldr	r3, [sp, #0]
    2214:	2b02      	cmp	r3, #2
    2216:	d05a      	beq.n	22ce <setvbuf+0x132>
    2218:	ab03      	add	r3, sp, #12
    221a:	aa02      	add	r2, sp, #8
    221c:	0021      	movs	r1, r4
    221e:	0030      	movs	r0, r6
    2220:	f000 f9f6 	bl	2610 <__swhatbuf_r>
    2224:	89a3      	ldrh	r3, [r4, #12]
    2226:	4318      	orrs	r0, r3
    2228:	81a0      	strh	r0, [r4, #12]
    222a:	2d00      	cmp	r5, #0
    222c:	d124      	bne.n	2278 <setvbuf+0xdc>
    222e:	9d02      	ldr	r5, [sp, #8]
    2230:	0028      	movs	r0, r5
    2232:	f000 fa59 	bl	26e8 <malloc>
    2236:	9501      	str	r5, [sp, #4]
    2238:	1e07      	subs	r7, r0, #0
    223a:	d142      	bne.n	22c2 <setvbuf+0x126>
    223c:	9b02      	ldr	r3, [sp, #8]
    223e:	9301      	str	r3, [sp, #4]
    2240:	42ab      	cmp	r3, r5
    2242:	d139      	bne.n	22b8 <setvbuf+0x11c>
    2244:	2001      	movs	r0, #1
    2246:	4240      	negs	r0, r0
    2248:	2302      	movs	r3, #2
    224a:	89a2      	ldrh	r2, [r4, #12]
    224c:	4313      	orrs	r3, r2
    224e:	81a3      	strh	r3, [r4, #12]
    2250:	2300      	movs	r3, #0
    2252:	60a3      	str	r3, [r4, #8]
    2254:	0023      	movs	r3, r4
    2256:	3347      	adds	r3, #71	; 0x47
    2258:	6023      	str	r3, [r4, #0]
    225a:	6123      	str	r3, [r4, #16]
    225c:	2301      	movs	r3, #1
    225e:	6163      	str	r3, [r4, #20]
    2260:	b005      	add	sp, #20
    2262:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2264:	4b21      	ldr	r3, [pc, #132]	; (22ec <setvbuf+0x150>)
    2266:	429c      	cmp	r4, r3
    2268:	d101      	bne.n	226e <setvbuf+0xd2>
    226a:	68b4      	ldr	r4, [r6, #8]
    226c:	e7aa      	b.n	21c4 <setvbuf+0x28>
    226e:	4b20      	ldr	r3, [pc, #128]	; (22f0 <setvbuf+0x154>)
    2270:	429c      	cmp	r4, r3
    2272:	d1a7      	bne.n	21c4 <setvbuf+0x28>
    2274:	68f4      	ldr	r4, [r6, #12]
    2276:	e7a5      	b.n	21c4 <setvbuf+0x28>
    2278:	2f00      	cmp	r7, #0
    227a:	d0d9      	beq.n	2230 <setvbuf+0x94>
    227c:	69b3      	ldr	r3, [r6, #24]
    227e:	2b00      	cmp	r3, #0
    2280:	d102      	bne.n	2288 <setvbuf+0xec>
    2282:	0030      	movs	r0, r6
    2284:	f000 f92e 	bl	24e4 <__sinit>
    2288:	9b00      	ldr	r3, [sp, #0]
    228a:	2b01      	cmp	r3, #1
    228c:	d103      	bne.n	2296 <setvbuf+0xfa>
    228e:	89a3      	ldrh	r3, [r4, #12]
    2290:	9a00      	ldr	r2, [sp, #0]
    2292:	431a      	orrs	r2, r3
    2294:	81a2      	strh	r2, [r4, #12]
    2296:	2008      	movs	r0, #8
    2298:	89a3      	ldrh	r3, [r4, #12]
    229a:	6027      	str	r7, [r4, #0]
    229c:	6127      	str	r7, [r4, #16]
    229e:	6165      	str	r5, [r4, #20]
    22a0:	4018      	ands	r0, r3
    22a2:	d018      	beq.n	22d6 <setvbuf+0x13a>
    22a4:	2001      	movs	r0, #1
    22a6:	4018      	ands	r0, r3
    22a8:	2300      	movs	r3, #0
    22aa:	4298      	cmp	r0, r3
    22ac:	d011      	beq.n	22d2 <setvbuf+0x136>
    22ae:	426d      	negs	r5, r5
    22b0:	60a3      	str	r3, [r4, #8]
    22b2:	61a5      	str	r5, [r4, #24]
    22b4:	0018      	movs	r0, r3
    22b6:	e7d3      	b.n	2260 <setvbuf+0xc4>
    22b8:	9801      	ldr	r0, [sp, #4]
    22ba:	f000 fa15 	bl	26e8 <malloc>
    22be:	1e07      	subs	r7, r0, #0
    22c0:	d0c0      	beq.n	2244 <setvbuf+0xa8>
    22c2:	2380      	movs	r3, #128	; 0x80
    22c4:	89a2      	ldrh	r2, [r4, #12]
    22c6:	9d01      	ldr	r5, [sp, #4]
    22c8:	4313      	orrs	r3, r2
    22ca:	81a3      	strh	r3, [r4, #12]
    22cc:	e7d6      	b.n	227c <setvbuf+0xe0>
    22ce:	2000      	movs	r0, #0
    22d0:	e7ba      	b.n	2248 <setvbuf+0xac>
    22d2:	60a5      	str	r5, [r4, #8]
    22d4:	e7c4      	b.n	2260 <setvbuf+0xc4>
    22d6:	60a0      	str	r0, [r4, #8]
    22d8:	e7c2      	b.n	2260 <setvbuf+0xc4>
    22da:	2001      	movs	r0, #1
    22dc:	4240      	negs	r0, r0
    22de:	e7bf      	b.n	2260 <setvbuf+0xc4>
    22e0:	20000010 	.word	0x20000010
    22e4:	000033f0 	.word	0x000033f0
    22e8:	fffff35c 	.word	0xfffff35c
    22ec:	00003410 	.word	0x00003410
    22f0:	000033d0 	.word	0x000033d0

000022f4 <__sflush_r>:
    22f4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    22f6:	898a      	ldrh	r2, [r1, #12]
    22f8:	0005      	movs	r5, r0
    22fa:	000c      	movs	r4, r1
    22fc:	0713      	lsls	r3, r2, #28
    22fe:	d460      	bmi.n	23c2 <__sflush_r+0xce>
    2300:	684b      	ldr	r3, [r1, #4]
    2302:	2b00      	cmp	r3, #0
    2304:	dc04      	bgt.n	2310 <__sflush_r+0x1c>
    2306:	6c0b      	ldr	r3, [r1, #64]	; 0x40
    2308:	2b00      	cmp	r3, #0
    230a:	dc01      	bgt.n	2310 <__sflush_r+0x1c>
    230c:	2000      	movs	r0, #0
    230e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    2310:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    2312:	2f00      	cmp	r7, #0
    2314:	d0fa      	beq.n	230c <__sflush_r+0x18>
    2316:	2300      	movs	r3, #0
    2318:	682e      	ldr	r6, [r5, #0]
    231a:	602b      	str	r3, [r5, #0]
    231c:	2380      	movs	r3, #128	; 0x80
    231e:	015b      	lsls	r3, r3, #5
    2320:	401a      	ands	r2, r3
    2322:	d034      	beq.n	238e <__sflush_r+0x9a>
    2324:	6d60      	ldr	r0, [r4, #84]	; 0x54
    2326:	89a3      	ldrh	r3, [r4, #12]
    2328:	075b      	lsls	r3, r3, #29
    232a:	d506      	bpl.n	233a <__sflush_r+0x46>
    232c:	6863      	ldr	r3, [r4, #4]
    232e:	1ac0      	subs	r0, r0, r3
    2330:	6b63      	ldr	r3, [r4, #52]	; 0x34
    2332:	2b00      	cmp	r3, #0
    2334:	d001      	beq.n	233a <__sflush_r+0x46>
    2336:	6c23      	ldr	r3, [r4, #64]	; 0x40
    2338:	1ac0      	subs	r0, r0, r3
    233a:	0002      	movs	r2, r0
    233c:	6a21      	ldr	r1, [r4, #32]
    233e:	2300      	movs	r3, #0
    2340:	0028      	movs	r0, r5
    2342:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    2344:	47b8      	blx	r7
    2346:	89a1      	ldrh	r1, [r4, #12]
    2348:	1c43      	adds	r3, r0, #1
    234a:	d106      	bne.n	235a <__sflush_r+0x66>
    234c:	682b      	ldr	r3, [r5, #0]
    234e:	2b1d      	cmp	r3, #29
    2350:	d831      	bhi.n	23b6 <__sflush_r+0xc2>
    2352:	4a2c      	ldr	r2, [pc, #176]	; (2404 <__sflush_r+0x110>)
    2354:	40da      	lsrs	r2, r3
    2356:	07d3      	lsls	r3, r2, #31
    2358:	d52d      	bpl.n	23b6 <__sflush_r+0xc2>
    235a:	2300      	movs	r3, #0
    235c:	6063      	str	r3, [r4, #4]
    235e:	6923      	ldr	r3, [r4, #16]
    2360:	6023      	str	r3, [r4, #0]
    2362:	04cb      	lsls	r3, r1, #19
    2364:	d505      	bpl.n	2372 <__sflush_r+0x7e>
    2366:	1c43      	adds	r3, r0, #1
    2368:	d102      	bne.n	2370 <__sflush_r+0x7c>
    236a:	682b      	ldr	r3, [r5, #0]
    236c:	2b00      	cmp	r3, #0
    236e:	d100      	bne.n	2372 <__sflush_r+0x7e>
    2370:	6560      	str	r0, [r4, #84]	; 0x54
    2372:	6b61      	ldr	r1, [r4, #52]	; 0x34
    2374:	602e      	str	r6, [r5, #0]
    2376:	2900      	cmp	r1, #0
    2378:	d0c8      	beq.n	230c <__sflush_r+0x18>
    237a:	0023      	movs	r3, r4
    237c:	3344      	adds	r3, #68	; 0x44
    237e:	4299      	cmp	r1, r3
    2380:	d002      	beq.n	2388 <__sflush_r+0x94>
    2382:	0028      	movs	r0, r5
    2384:	f000 f9ba 	bl	26fc <_free_r>
    2388:	2000      	movs	r0, #0
    238a:	6360      	str	r0, [r4, #52]	; 0x34
    238c:	e7bf      	b.n	230e <__sflush_r+0x1a>
    238e:	2301      	movs	r3, #1
    2390:	6a21      	ldr	r1, [r4, #32]
    2392:	0028      	movs	r0, r5
    2394:	47b8      	blx	r7
    2396:	1c43      	adds	r3, r0, #1
    2398:	d1c5      	bne.n	2326 <__sflush_r+0x32>
    239a:	682b      	ldr	r3, [r5, #0]
    239c:	2b00      	cmp	r3, #0
    239e:	d0c2      	beq.n	2326 <__sflush_r+0x32>
    23a0:	2b1d      	cmp	r3, #29
    23a2:	d001      	beq.n	23a8 <__sflush_r+0xb4>
    23a4:	2b16      	cmp	r3, #22
    23a6:	d101      	bne.n	23ac <__sflush_r+0xb8>
    23a8:	602e      	str	r6, [r5, #0]
    23aa:	e7af      	b.n	230c <__sflush_r+0x18>
    23ac:	2340      	movs	r3, #64	; 0x40
    23ae:	89a2      	ldrh	r2, [r4, #12]
    23b0:	4313      	orrs	r3, r2
    23b2:	81a3      	strh	r3, [r4, #12]
    23b4:	e7ab      	b.n	230e <__sflush_r+0x1a>
    23b6:	2340      	movs	r3, #64	; 0x40
    23b8:	430b      	orrs	r3, r1
    23ba:	2001      	movs	r0, #1
    23bc:	81a3      	strh	r3, [r4, #12]
    23be:	4240      	negs	r0, r0
    23c0:	e7a5      	b.n	230e <__sflush_r+0x1a>
    23c2:	690f      	ldr	r7, [r1, #16]
    23c4:	2f00      	cmp	r7, #0
    23c6:	d0a1      	beq.n	230c <__sflush_r+0x18>
    23c8:	680b      	ldr	r3, [r1, #0]
    23ca:	600f      	str	r7, [r1, #0]
    23cc:	1bdb      	subs	r3, r3, r7
    23ce:	9301      	str	r3, [sp, #4]
    23d0:	2300      	movs	r3, #0
    23d2:	0792      	lsls	r2, r2, #30
    23d4:	d100      	bne.n	23d8 <__sflush_r+0xe4>
    23d6:	694b      	ldr	r3, [r1, #20]
    23d8:	60a3      	str	r3, [r4, #8]
    23da:	9b01      	ldr	r3, [sp, #4]
    23dc:	2b00      	cmp	r3, #0
    23de:	dc00      	bgt.n	23e2 <__sflush_r+0xee>
    23e0:	e794      	b.n	230c <__sflush_r+0x18>
    23e2:	9b01      	ldr	r3, [sp, #4]
    23e4:	003a      	movs	r2, r7
    23e6:	6a21      	ldr	r1, [r4, #32]
    23e8:	0028      	movs	r0, r5
    23ea:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    23ec:	47b0      	blx	r6
    23ee:	2800      	cmp	r0, #0
    23f0:	dc03      	bgt.n	23fa <__sflush_r+0x106>
    23f2:	2340      	movs	r3, #64	; 0x40
    23f4:	89a2      	ldrh	r2, [r4, #12]
    23f6:	4313      	orrs	r3, r2
    23f8:	e7df      	b.n	23ba <__sflush_r+0xc6>
    23fa:	9b01      	ldr	r3, [sp, #4]
    23fc:	183f      	adds	r7, r7, r0
    23fe:	1a1b      	subs	r3, r3, r0
    2400:	9301      	str	r3, [sp, #4]
    2402:	e7ea      	b.n	23da <__sflush_r+0xe6>
    2404:	20400001 	.word	0x20400001

00002408 <_fflush_r>:
    2408:	690b      	ldr	r3, [r1, #16]
    240a:	b570      	push	{r4, r5, r6, lr}
    240c:	0005      	movs	r5, r0
    240e:	000c      	movs	r4, r1
    2410:	2b00      	cmp	r3, #0
    2412:	d101      	bne.n	2418 <_fflush_r+0x10>
    2414:	2000      	movs	r0, #0
    2416:	bd70      	pop	{r4, r5, r6, pc}
    2418:	2800      	cmp	r0, #0
    241a:	d004      	beq.n	2426 <_fflush_r+0x1e>
    241c:	6983      	ldr	r3, [r0, #24]
    241e:	2b00      	cmp	r3, #0
    2420:	d101      	bne.n	2426 <_fflush_r+0x1e>
    2422:	f000 f85f 	bl	24e4 <__sinit>
    2426:	4b0b      	ldr	r3, [pc, #44]	; (2454 <_fflush_r+0x4c>)
    2428:	429c      	cmp	r4, r3
    242a:	d109      	bne.n	2440 <_fflush_r+0x38>
    242c:	686c      	ldr	r4, [r5, #4]
    242e:	220c      	movs	r2, #12
    2430:	5ea3      	ldrsh	r3, [r4, r2]
    2432:	2b00      	cmp	r3, #0
    2434:	d0ee      	beq.n	2414 <_fflush_r+0xc>
    2436:	0021      	movs	r1, r4
    2438:	0028      	movs	r0, r5
    243a:	f7ff ff5b 	bl	22f4 <__sflush_r>
    243e:	e7ea      	b.n	2416 <_fflush_r+0xe>
    2440:	4b05      	ldr	r3, [pc, #20]	; (2458 <_fflush_r+0x50>)
    2442:	429c      	cmp	r4, r3
    2444:	d101      	bne.n	244a <_fflush_r+0x42>
    2446:	68ac      	ldr	r4, [r5, #8]
    2448:	e7f1      	b.n	242e <_fflush_r+0x26>
    244a:	4b04      	ldr	r3, [pc, #16]	; (245c <_fflush_r+0x54>)
    244c:	429c      	cmp	r4, r3
    244e:	d1ee      	bne.n	242e <_fflush_r+0x26>
    2450:	68ec      	ldr	r4, [r5, #12]
    2452:	e7ec      	b.n	242e <_fflush_r+0x26>
    2454:	000033f0 	.word	0x000033f0
    2458:	00003410 	.word	0x00003410
    245c:	000033d0 	.word	0x000033d0

00002460 <_cleanup_r>:
    2460:	b510      	push	{r4, lr}
    2462:	4902      	ldr	r1, [pc, #8]	; (246c <_cleanup_r+0xc>)
    2464:	f000 f8b2 	bl	25cc <_fwalk_reent>
    2468:	bd10      	pop	{r4, pc}
    246a:	46c0      	nop			; (mov r8, r8)
    246c:	00002409 	.word	0x00002409

00002470 <std.isra.0>:
    2470:	2300      	movs	r3, #0
    2472:	b510      	push	{r4, lr}
    2474:	0004      	movs	r4, r0
    2476:	6003      	str	r3, [r0, #0]
    2478:	6043      	str	r3, [r0, #4]
    247a:	6083      	str	r3, [r0, #8]
    247c:	8181      	strh	r1, [r0, #12]
    247e:	6643      	str	r3, [r0, #100]	; 0x64
    2480:	81c2      	strh	r2, [r0, #14]
    2482:	6103      	str	r3, [r0, #16]
    2484:	6143      	str	r3, [r0, #20]
    2486:	6183      	str	r3, [r0, #24]
    2488:	0019      	movs	r1, r3
    248a:	2208      	movs	r2, #8
    248c:	305c      	adds	r0, #92	; 0x5c
    248e:	f7ff fe58 	bl	2142 <memset>
    2492:	4b05      	ldr	r3, [pc, #20]	; (24a8 <std.isra.0+0x38>)
    2494:	6224      	str	r4, [r4, #32]
    2496:	6263      	str	r3, [r4, #36]	; 0x24
    2498:	4b04      	ldr	r3, [pc, #16]	; (24ac <std.isra.0+0x3c>)
    249a:	62a3      	str	r3, [r4, #40]	; 0x28
    249c:	4b04      	ldr	r3, [pc, #16]	; (24b0 <std.isra.0+0x40>)
    249e:	62e3      	str	r3, [r4, #44]	; 0x2c
    24a0:	4b04      	ldr	r3, [pc, #16]	; (24b4 <std.isra.0+0x44>)
    24a2:	6323      	str	r3, [r4, #48]	; 0x30
    24a4:	bd10      	pop	{r4, pc}
    24a6:	46c0      	nop			; (mov r8, r8)
    24a8:	00002e09 	.word	0x00002e09
    24ac:	00002e31 	.word	0x00002e31
    24b0:	00002e69 	.word	0x00002e69
    24b4:	00002e95 	.word	0x00002e95

000024b8 <__sfmoreglue>:
    24b8:	b570      	push	{r4, r5, r6, lr}
    24ba:	2568      	movs	r5, #104	; 0x68
    24bc:	1e4a      	subs	r2, r1, #1
    24be:	4355      	muls	r5, r2
    24c0:	000e      	movs	r6, r1
    24c2:	0029      	movs	r1, r5
    24c4:	3174      	adds	r1, #116	; 0x74
    24c6:	f000 f963 	bl	2790 <_malloc_r>
    24ca:	1e04      	subs	r4, r0, #0
    24cc:	d008      	beq.n	24e0 <__sfmoreglue+0x28>
    24ce:	2100      	movs	r1, #0
    24d0:	002a      	movs	r2, r5
    24d2:	6001      	str	r1, [r0, #0]
    24d4:	6046      	str	r6, [r0, #4]
    24d6:	300c      	adds	r0, #12
    24d8:	60a0      	str	r0, [r4, #8]
    24da:	3268      	adds	r2, #104	; 0x68
    24dc:	f7ff fe31 	bl	2142 <memset>
    24e0:	0020      	movs	r0, r4
    24e2:	bd70      	pop	{r4, r5, r6, pc}

000024e4 <__sinit>:
    24e4:	6983      	ldr	r3, [r0, #24]
    24e6:	b513      	push	{r0, r1, r4, lr}
    24e8:	0004      	movs	r4, r0
    24ea:	2b00      	cmp	r3, #0
    24ec:	d128      	bne.n	2540 <__sinit+0x5c>
    24ee:	6483      	str	r3, [r0, #72]	; 0x48
    24f0:	64c3      	str	r3, [r0, #76]	; 0x4c
    24f2:	6503      	str	r3, [r0, #80]	; 0x50
    24f4:	4b13      	ldr	r3, [pc, #76]	; (2544 <__sinit+0x60>)
    24f6:	4a14      	ldr	r2, [pc, #80]	; (2548 <__sinit+0x64>)
    24f8:	681b      	ldr	r3, [r3, #0]
    24fa:	6282      	str	r2, [r0, #40]	; 0x28
    24fc:	9301      	str	r3, [sp, #4]
    24fe:	4298      	cmp	r0, r3
    2500:	d101      	bne.n	2506 <__sinit+0x22>
    2502:	2301      	movs	r3, #1
    2504:	6183      	str	r3, [r0, #24]
    2506:	0020      	movs	r0, r4
    2508:	f000 f820 	bl	254c <__sfp>
    250c:	6060      	str	r0, [r4, #4]
    250e:	0020      	movs	r0, r4
    2510:	f000 f81c 	bl	254c <__sfp>
    2514:	60a0      	str	r0, [r4, #8]
    2516:	0020      	movs	r0, r4
    2518:	f000 f818 	bl	254c <__sfp>
    251c:	2200      	movs	r2, #0
    251e:	60e0      	str	r0, [r4, #12]
    2520:	2104      	movs	r1, #4
    2522:	6860      	ldr	r0, [r4, #4]
    2524:	f7ff ffa4 	bl	2470 <std.isra.0>
    2528:	2201      	movs	r2, #1
    252a:	2109      	movs	r1, #9
    252c:	68a0      	ldr	r0, [r4, #8]
    252e:	f7ff ff9f 	bl	2470 <std.isra.0>
    2532:	2202      	movs	r2, #2
    2534:	2112      	movs	r1, #18
    2536:	68e0      	ldr	r0, [r4, #12]
    2538:	f7ff ff9a 	bl	2470 <std.isra.0>
    253c:	2301      	movs	r3, #1
    253e:	61a3      	str	r3, [r4, #24]
    2540:	bd13      	pop	{r0, r1, r4, pc}
    2542:	46c0      	nop			; (mov r8, r8)
    2544:	000033cc 	.word	0x000033cc
    2548:	00002461 	.word	0x00002461

0000254c <__sfp>:
    254c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    254e:	4b1e      	ldr	r3, [pc, #120]	; (25c8 <__sfp+0x7c>)
    2550:	0007      	movs	r7, r0
    2552:	681e      	ldr	r6, [r3, #0]
    2554:	69b3      	ldr	r3, [r6, #24]
    2556:	2b00      	cmp	r3, #0
    2558:	d102      	bne.n	2560 <__sfp+0x14>
    255a:	0030      	movs	r0, r6
    255c:	f7ff ffc2 	bl	24e4 <__sinit>
    2560:	3648      	adds	r6, #72	; 0x48
    2562:	68b4      	ldr	r4, [r6, #8]
    2564:	6873      	ldr	r3, [r6, #4]
    2566:	3b01      	subs	r3, #1
    2568:	d504      	bpl.n	2574 <__sfp+0x28>
    256a:	6833      	ldr	r3, [r6, #0]
    256c:	2b00      	cmp	r3, #0
    256e:	d007      	beq.n	2580 <__sfp+0x34>
    2570:	6836      	ldr	r6, [r6, #0]
    2572:	e7f6      	b.n	2562 <__sfp+0x16>
    2574:	220c      	movs	r2, #12
    2576:	5ea5      	ldrsh	r5, [r4, r2]
    2578:	2d00      	cmp	r5, #0
    257a:	d00d      	beq.n	2598 <__sfp+0x4c>
    257c:	3468      	adds	r4, #104	; 0x68
    257e:	e7f2      	b.n	2566 <__sfp+0x1a>
    2580:	2104      	movs	r1, #4
    2582:	0038      	movs	r0, r7
    2584:	f7ff ff98 	bl	24b8 <__sfmoreglue>
    2588:	6030      	str	r0, [r6, #0]
    258a:	2800      	cmp	r0, #0
    258c:	d1f0      	bne.n	2570 <__sfp+0x24>
    258e:	230c      	movs	r3, #12
    2590:	0004      	movs	r4, r0
    2592:	603b      	str	r3, [r7, #0]
    2594:	0020      	movs	r0, r4
    2596:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2598:	2301      	movs	r3, #1
    259a:	0020      	movs	r0, r4
    259c:	425b      	negs	r3, r3
    259e:	81e3      	strh	r3, [r4, #14]
    25a0:	3302      	adds	r3, #2
    25a2:	81a3      	strh	r3, [r4, #12]
    25a4:	6665      	str	r5, [r4, #100]	; 0x64
    25a6:	6025      	str	r5, [r4, #0]
    25a8:	60a5      	str	r5, [r4, #8]
    25aa:	6065      	str	r5, [r4, #4]
    25ac:	6125      	str	r5, [r4, #16]
    25ae:	6165      	str	r5, [r4, #20]
    25b0:	61a5      	str	r5, [r4, #24]
    25b2:	2208      	movs	r2, #8
    25b4:	0029      	movs	r1, r5
    25b6:	305c      	adds	r0, #92	; 0x5c
    25b8:	f7ff fdc3 	bl	2142 <memset>
    25bc:	6365      	str	r5, [r4, #52]	; 0x34
    25be:	63a5      	str	r5, [r4, #56]	; 0x38
    25c0:	64a5      	str	r5, [r4, #72]	; 0x48
    25c2:	64e5      	str	r5, [r4, #76]	; 0x4c
    25c4:	e7e6      	b.n	2594 <__sfp+0x48>
    25c6:	46c0      	nop			; (mov r8, r8)
    25c8:	000033cc 	.word	0x000033cc

000025cc <_fwalk_reent>:
    25cc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    25ce:	0004      	movs	r4, r0
    25d0:	0007      	movs	r7, r0
    25d2:	2600      	movs	r6, #0
    25d4:	9101      	str	r1, [sp, #4]
    25d6:	3448      	adds	r4, #72	; 0x48
    25d8:	2c00      	cmp	r4, #0
    25da:	d101      	bne.n	25e0 <_fwalk_reent+0x14>
    25dc:	0030      	movs	r0, r6
    25de:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    25e0:	6863      	ldr	r3, [r4, #4]
    25e2:	68a5      	ldr	r5, [r4, #8]
    25e4:	9300      	str	r3, [sp, #0]
    25e6:	9b00      	ldr	r3, [sp, #0]
    25e8:	3b01      	subs	r3, #1
    25ea:	9300      	str	r3, [sp, #0]
    25ec:	d501      	bpl.n	25f2 <_fwalk_reent+0x26>
    25ee:	6824      	ldr	r4, [r4, #0]
    25f0:	e7f2      	b.n	25d8 <_fwalk_reent+0xc>
    25f2:	89ab      	ldrh	r3, [r5, #12]
    25f4:	2b01      	cmp	r3, #1
    25f6:	d908      	bls.n	260a <_fwalk_reent+0x3e>
    25f8:	220e      	movs	r2, #14
    25fa:	5eab      	ldrsh	r3, [r5, r2]
    25fc:	3301      	adds	r3, #1
    25fe:	d004      	beq.n	260a <_fwalk_reent+0x3e>
    2600:	0029      	movs	r1, r5
    2602:	0038      	movs	r0, r7
    2604:	9b01      	ldr	r3, [sp, #4]
    2606:	4798      	blx	r3
    2608:	4306      	orrs	r6, r0
    260a:	3568      	adds	r5, #104	; 0x68
    260c:	e7eb      	b.n	25e6 <_fwalk_reent+0x1a>
	...

00002610 <__swhatbuf_r>:
    2610:	b570      	push	{r4, r5, r6, lr}
    2612:	000e      	movs	r6, r1
    2614:	001d      	movs	r5, r3
    2616:	230e      	movs	r3, #14
    2618:	5ec9      	ldrsh	r1, [r1, r3]
    261a:	b090      	sub	sp, #64	; 0x40
    261c:	0014      	movs	r4, r2
    261e:	2900      	cmp	r1, #0
    2620:	da07      	bge.n	2632 <__swhatbuf_r+0x22>
    2622:	2300      	movs	r3, #0
    2624:	602b      	str	r3, [r5, #0]
    2626:	89b3      	ldrh	r3, [r6, #12]
    2628:	061b      	lsls	r3, r3, #24
    262a:	d411      	bmi.n	2650 <__swhatbuf_r+0x40>
    262c:	2380      	movs	r3, #128	; 0x80
    262e:	00db      	lsls	r3, r3, #3
    2630:	e00f      	b.n	2652 <__swhatbuf_r+0x42>
    2632:	aa01      	add	r2, sp, #4
    2634:	f000 fd26 	bl	3084 <_fstat_r>
    2638:	2800      	cmp	r0, #0
    263a:	dbf2      	blt.n	2622 <__swhatbuf_r+0x12>
    263c:	22f0      	movs	r2, #240	; 0xf0
    263e:	9b02      	ldr	r3, [sp, #8]
    2640:	0212      	lsls	r2, r2, #8
    2642:	4013      	ands	r3, r2
    2644:	4a05      	ldr	r2, [pc, #20]	; (265c <__swhatbuf_r+0x4c>)
    2646:	189b      	adds	r3, r3, r2
    2648:	425a      	negs	r2, r3
    264a:	4153      	adcs	r3, r2
    264c:	602b      	str	r3, [r5, #0]
    264e:	e7ed      	b.n	262c <__swhatbuf_r+0x1c>
    2650:	2340      	movs	r3, #64	; 0x40
    2652:	2000      	movs	r0, #0
    2654:	6023      	str	r3, [r4, #0]
    2656:	b010      	add	sp, #64	; 0x40
    2658:	bd70      	pop	{r4, r5, r6, pc}
    265a:	46c0      	nop			; (mov r8, r8)
    265c:	ffffe000 	.word	0xffffe000

00002660 <__smakebuf_r>:
    2660:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    2662:	2602      	movs	r6, #2
    2664:	898b      	ldrh	r3, [r1, #12]
    2666:	0005      	movs	r5, r0
    2668:	000c      	movs	r4, r1
    266a:	4233      	tst	r3, r6
    266c:	d006      	beq.n	267c <__smakebuf_r+0x1c>
    266e:	0023      	movs	r3, r4
    2670:	3347      	adds	r3, #71	; 0x47
    2672:	6023      	str	r3, [r4, #0]
    2674:	6123      	str	r3, [r4, #16]
    2676:	2301      	movs	r3, #1
    2678:	6163      	str	r3, [r4, #20]
    267a:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
    267c:	ab01      	add	r3, sp, #4
    267e:	466a      	mov	r2, sp
    2680:	f7ff ffc6 	bl	2610 <__swhatbuf_r>
    2684:	9900      	ldr	r1, [sp, #0]
    2686:	0007      	movs	r7, r0
    2688:	0028      	movs	r0, r5
    268a:	f000 f881 	bl	2790 <_malloc_r>
    268e:	2800      	cmp	r0, #0
    2690:	d108      	bne.n	26a4 <__smakebuf_r+0x44>
    2692:	220c      	movs	r2, #12
    2694:	5ea3      	ldrsh	r3, [r4, r2]
    2696:	059a      	lsls	r2, r3, #22
    2698:	d4ef      	bmi.n	267a <__smakebuf_r+0x1a>
    269a:	2203      	movs	r2, #3
    269c:	4393      	bics	r3, r2
    269e:	431e      	orrs	r6, r3
    26a0:	81a6      	strh	r6, [r4, #12]
    26a2:	e7e4      	b.n	266e <__smakebuf_r+0xe>
    26a4:	4b0f      	ldr	r3, [pc, #60]	; (26e4 <__smakebuf_r+0x84>)
    26a6:	62ab      	str	r3, [r5, #40]	; 0x28
    26a8:	2380      	movs	r3, #128	; 0x80
    26aa:	89a2      	ldrh	r2, [r4, #12]
    26ac:	6020      	str	r0, [r4, #0]
    26ae:	4313      	orrs	r3, r2
    26b0:	81a3      	strh	r3, [r4, #12]
    26b2:	9b00      	ldr	r3, [sp, #0]
    26b4:	6120      	str	r0, [r4, #16]
    26b6:	6163      	str	r3, [r4, #20]
    26b8:	9b01      	ldr	r3, [sp, #4]
    26ba:	2b00      	cmp	r3, #0
    26bc:	d00d      	beq.n	26da <__smakebuf_r+0x7a>
    26be:	230e      	movs	r3, #14
    26c0:	5ee1      	ldrsh	r1, [r4, r3]
    26c2:	0028      	movs	r0, r5
    26c4:	f000 fcf0 	bl	30a8 <_isatty_r>
    26c8:	2800      	cmp	r0, #0
    26ca:	d006      	beq.n	26da <__smakebuf_r+0x7a>
    26cc:	2203      	movs	r2, #3
    26ce:	89a3      	ldrh	r3, [r4, #12]
    26d0:	4393      	bics	r3, r2
    26d2:	001a      	movs	r2, r3
    26d4:	2301      	movs	r3, #1
    26d6:	4313      	orrs	r3, r2
    26d8:	81a3      	strh	r3, [r4, #12]
    26da:	89a0      	ldrh	r0, [r4, #12]
    26dc:	4338      	orrs	r0, r7
    26de:	81a0      	strh	r0, [r4, #12]
    26e0:	e7cb      	b.n	267a <__smakebuf_r+0x1a>
    26e2:	46c0      	nop			; (mov r8, r8)
    26e4:	00002461 	.word	0x00002461

000026e8 <malloc>:
    26e8:	b510      	push	{r4, lr}
    26ea:	4b03      	ldr	r3, [pc, #12]	; (26f8 <malloc+0x10>)
    26ec:	0001      	movs	r1, r0
    26ee:	6818      	ldr	r0, [r3, #0]
    26f0:	f000 f84e 	bl	2790 <_malloc_r>
    26f4:	bd10      	pop	{r4, pc}
    26f6:	46c0      	nop			; (mov r8, r8)
    26f8:	20000010 	.word	0x20000010

000026fc <_free_r>:
    26fc:	b570      	push	{r4, r5, r6, lr}
    26fe:	0005      	movs	r5, r0
    2700:	2900      	cmp	r1, #0
    2702:	d010      	beq.n	2726 <_free_r+0x2a>
    2704:	1f0c      	subs	r4, r1, #4
    2706:	6823      	ldr	r3, [r4, #0]
    2708:	2b00      	cmp	r3, #0
    270a:	da00      	bge.n	270e <_free_r+0x12>
    270c:	18e4      	adds	r4, r4, r3
    270e:	0028      	movs	r0, r5
    2710:	f000 fcfb 	bl	310a <__malloc_lock>
    2714:	4a1d      	ldr	r2, [pc, #116]	; (278c <_free_r+0x90>)
    2716:	6813      	ldr	r3, [r2, #0]
    2718:	2b00      	cmp	r3, #0
    271a:	d105      	bne.n	2728 <_free_r+0x2c>
    271c:	6063      	str	r3, [r4, #4]
    271e:	6014      	str	r4, [r2, #0]
    2720:	0028      	movs	r0, r5
    2722:	f000 fcf3 	bl	310c <__malloc_unlock>
    2726:	bd70      	pop	{r4, r5, r6, pc}
    2728:	42a3      	cmp	r3, r4
    272a:	d909      	bls.n	2740 <_free_r+0x44>
    272c:	6821      	ldr	r1, [r4, #0]
    272e:	1860      	adds	r0, r4, r1
    2730:	4283      	cmp	r3, r0
    2732:	d1f3      	bne.n	271c <_free_r+0x20>
    2734:	6818      	ldr	r0, [r3, #0]
    2736:	685b      	ldr	r3, [r3, #4]
    2738:	1841      	adds	r1, r0, r1
    273a:	6021      	str	r1, [r4, #0]
    273c:	e7ee      	b.n	271c <_free_r+0x20>
    273e:	0013      	movs	r3, r2
    2740:	685a      	ldr	r2, [r3, #4]
    2742:	2a00      	cmp	r2, #0
    2744:	d001      	beq.n	274a <_free_r+0x4e>
    2746:	42a2      	cmp	r2, r4
    2748:	d9f9      	bls.n	273e <_free_r+0x42>
    274a:	6819      	ldr	r1, [r3, #0]
    274c:	1858      	adds	r0, r3, r1
    274e:	42a0      	cmp	r0, r4
    2750:	d10b      	bne.n	276a <_free_r+0x6e>
    2752:	6820      	ldr	r0, [r4, #0]
    2754:	1809      	adds	r1, r1, r0
    2756:	1858      	adds	r0, r3, r1
    2758:	6019      	str	r1, [r3, #0]
    275a:	4282      	cmp	r2, r0
    275c:	d1e0      	bne.n	2720 <_free_r+0x24>
    275e:	6810      	ldr	r0, [r2, #0]
    2760:	6852      	ldr	r2, [r2, #4]
    2762:	1841      	adds	r1, r0, r1
    2764:	6019      	str	r1, [r3, #0]
    2766:	605a      	str	r2, [r3, #4]
    2768:	e7da      	b.n	2720 <_free_r+0x24>
    276a:	42a0      	cmp	r0, r4
    276c:	d902      	bls.n	2774 <_free_r+0x78>
    276e:	230c      	movs	r3, #12
    2770:	602b      	str	r3, [r5, #0]
    2772:	e7d5      	b.n	2720 <_free_r+0x24>
    2774:	6821      	ldr	r1, [r4, #0]
    2776:	1860      	adds	r0, r4, r1
    2778:	4282      	cmp	r2, r0
    277a:	d103      	bne.n	2784 <_free_r+0x88>
    277c:	6810      	ldr	r0, [r2, #0]
    277e:	6852      	ldr	r2, [r2, #4]
    2780:	1841      	adds	r1, r0, r1
    2782:	6021      	str	r1, [r4, #0]
    2784:	6062      	str	r2, [r4, #4]
    2786:	605c      	str	r4, [r3, #4]
    2788:	e7ca      	b.n	2720 <_free_r+0x24>
    278a:	46c0      	nop			; (mov r8, r8)
    278c:	200000d0 	.word	0x200000d0

00002790 <_malloc_r>:
    2790:	2303      	movs	r3, #3
    2792:	b570      	push	{r4, r5, r6, lr}
    2794:	1ccd      	adds	r5, r1, #3
    2796:	439d      	bics	r5, r3
    2798:	3508      	adds	r5, #8
    279a:	0006      	movs	r6, r0
    279c:	2d0c      	cmp	r5, #12
    279e:	d21e      	bcs.n	27de <_malloc_r+0x4e>
    27a0:	250c      	movs	r5, #12
    27a2:	42a9      	cmp	r1, r5
    27a4:	d81d      	bhi.n	27e2 <_malloc_r+0x52>
    27a6:	0030      	movs	r0, r6
    27a8:	f000 fcaf 	bl	310a <__malloc_lock>
    27ac:	4a25      	ldr	r2, [pc, #148]	; (2844 <_malloc_r+0xb4>)
    27ae:	6814      	ldr	r4, [r2, #0]
    27b0:	0021      	movs	r1, r4
    27b2:	2900      	cmp	r1, #0
    27b4:	d119      	bne.n	27ea <_malloc_r+0x5a>
    27b6:	4c24      	ldr	r4, [pc, #144]	; (2848 <_malloc_r+0xb8>)
    27b8:	6823      	ldr	r3, [r4, #0]
    27ba:	2b00      	cmp	r3, #0
    27bc:	d103      	bne.n	27c6 <_malloc_r+0x36>
    27be:	0030      	movs	r0, r6
    27c0:	f000 fb10 	bl	2de4 <_sbrk_r>
    27c4:	6020      	str	r0, [r4, #0]
    27c6:	0029      	movs	r1, r5
    27c8:	0030      	movs	r0, r6
    27ca:	f000 fb0b 	bl	2de4 <_sbrk_r>
    27ce:	1c43      	adds	r3, r0, #1
    27d0:	d12c      	bne.n	282c <_malloc_r+0x9c>
    27d2:	230c      	movs	r3, #12
    27d4:	0030      	movs	r0, r6
    27d6:	6033      	str	r3, [r6, #0]
    27d8:	f000 fc98 	bl	310c <__malloc_unlock>
    27dc:	e003      	b.n	27e6 <_malloc_r+0x56>
    27de:	2d00      	cmp	r5, #0
    27e0:	dadf      	bge.n	27a2 <_malloc_r+0x12>
    27e2:	230c      	movs	r3, #12
    27e4:	6033      	str	r3, [r6, #0]
    27e6:	2000      	movs	r0, #0
    27e8:	bd70      	pop	{r4, r5, r6, pc}
    27ea:	680b      	ldr	r3, [r1, #0]
    27ec:	1b5b      	subs	r3, r3, r5
    27ee:	d41a      	bmi.n	2826 <_malloc_r+0x96>
    27f0:	2b0b      	cmp	r3, #11
    27f2:	d903      	bls.n	27fc <_malloc_r+0x6c>
    27f4:	600b      	str	r3, [r1, #0]
    27f6:	18cc      	adds	r4, r1, r3
    27f8:	6025      	str	r5, [r4, #0]
    27fa:	e003      	b.n	2804 <_malloc_r+0x74>
    27fc:	428c      	cmp	r4, r1
    27fe:	d10e      	bne.n	281e <_malloc_r+0x8e>
    2800:	6863      	ldr	r3, [r4, #4]
    2802:	6013      	str	r3, [r2, #0]
    2804:	0030      	movs	r0, r6
    2806:	f000 fc81 	bl	310c <__malloc_unlock>
    280a:	0020      	movs	r0, r4
    280c:	2207      	movs	r2, #7
    280e:	300b      	adds	r0, #11
    2810:	1d23      	adds	r3, r4, #4
    2812:	4390      	bics	r0, r2
    2814:	1ac3      	subs	r3, r0, r3
    2816:	d0e7      	beq.n	27e8 <_malloc_r+0x58>
    2818:	425a      	negs	r2, r3
    281a:	50e2      	str	r2, [r4, r3]
    281c:	e7e4      	b.n	27e8 <_malloc_r+0x58>
    281e:	684b      	ldr	r3, [r1, #4]
    2820:	6063      	str	r3, [r4, #4]
    2822:	000c      	movs	r4, r1
    2824:	e7ee      	b.n	2804 <_malloc_r+0x74>
    2826:	000c      	movs	r4, r1
    2828:	6849      	ldr	r1, [r1, #4]
    282a:	e7c2      	b.n	27b2 <_malloc_r+0x22>
    282c:	2303      	movs	r3, #3
    282e:	1cc4      	adds	r4, r0, #3
    2830:	439c      	bics	r4, r3
    2832:	42a0      	cmp	r0, r4
    2834:	d0e0      	beq.n	27f8 <_malloc_r+0x68>
    2836:	1a21      	subs	r1, r4, r0
    2838:	0030      	movs	r0, r6
    283a:	f000 fad3 	bl	2de4 <_sbrk_r>
    283e:	1c43      	adds	r3, r0, #1
    2840:	d1da      	bne.n	27f8 <_malloc_r+0x68>
    2842:	e7c6      	b.n	27d2 <_malloc_r+0x42>
    2844:	200000d0 	.word	0x200000d0
    2848:	200000d4 	.word	0x200000d4

0000284c <__sfputc_r>:
    284c:	6893      	ldr	r3, [r2, #8]
    284e:	b510      	push	{r4, lr}
    2850:	3b01      	subs	r3, #1
    2852:	6093      	str	r3, [r2, #8]
    2854:	2b00      	cmp	r3, #0
    2856:	da05      	bge.n	2864 <__sfputc_r+0x18>
    2858:	6994      	ldr	r4, [r2, #24]
    285a:	42a3      	cmp	r3, r4
    285c:	db08      	blt.n	2870 <__sfputc_r+0x24>
    285e:	b2cb      	uxtb	r3, r1
    2860:	2b0a      	cmp	r3, #10
    2862:	d005      	beq.n	2870 <__sfputc_r+0x24>
    2864:	6813      	ldr	r3, [r2, #0]
    2866:	1c58      	adds	r0, r3, #1
    2868:	6010      	str	r0, [r2, #0]
    286a:	7019      	strb	r1, [r3, #0]
    286c:	b2c8      	uxtb	r0, r1
    286e:	bd10      	pop	{r4, pc}
    2870:	f000 fb16 	bl	2ea0 <__swbuf_r>
    2874:	e7fb      	b.n	286e <__sfputc_r+0x22>

00002876 <__sfputs_r>:
    2876:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2878:	0006      	movs	r6, r0
    287a:	000f      	movs	r7, r1
    287c:	0014      	movs	r4, r2
    287e:	18d5      	adds	r5, r2, r3
    2880:	42ac      	cmp	r4, r5
    2882:	d101      	bne.n	2888 <__sfputs_r+0x12>
    2884:	2000      	movs	r0, #0
    2886:	e007      	b.n	2898 <__sfputs_r+0x22>
    2888:	7821      	ldrb	r1, [r4, #0]
    288a:	003a      	movs	r2, r7
    288c:	0030      	movs	r0, r6
    288e:	f7ff ffdd 	bl	284c <__sfputc_r>
    2892:	3401      	adds	r4, #1
    2894:	1c43      	adds	r3, r0, #1
    2896:	d1f3      	bne.n	2880 <__sfputs_r+0xa>
    2898:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0000289c <_vfiprintf_r>:
    289c:	b5f0      	push	{r4, r5, r6, r7, lr}
    289e:	b09f      	sub	sp, #124	; 0x7c
    28a0:	0006      	movs	r6, r0
    28a2:	000f      	movs	r7, r1
    28a4:	0014      	movs	r4, r2
    28a6:	9305      	str	r3, [sp, #20]
    28a8:	2800      	cmp	r0, #0
    28aa:	d004      	beq.n	28b6 <_vfiprintf_r+0x1a>
    28ac:	6983      	ldr	r3, [r0, #24]
    28ae:	2b00      	cmp	r3, #0
    28b0:	d101      	bne.n	28b6 <_vfiprintf_r+0x1a>
    28b2:	f7ff fe17 	bl	24e4 <__sinit>
    28b6:	4b7f      	ldr	r3, [pc, #508]	; (2ab4 <_vfiprintf_r+0x218>)
    28b8:	429f      	cmp	r7, r3
    28ba:	d15c      	bne.n	2976 <_vfiprintf_r+0xda>
    28bc:	6877      	ldr	r7, [r6, #4]
    28be:	89bb      	ldrh	r3, [r7, #12]
    28c0:	071b      	lsls	r3, r3, #28
    28c2:	d562      	bpl.n	298a <_vfiprintf_r+0xee>
    28c4:	693b      	ldr	r3, [r7, #16]
    28c6:	2b00      	cmp	r3, #0
    28c8:	d05f      	beq.n	298a <_vfiprintf_r+0xee>
    28ca:	2300      	movs	r3, #0
    28cc:	ad06      	add	r5, sp, #24
    28ce:	616b      	str	r3, [r5, #20]
    28d0:	3320      	adds	r3, #32
    28d2:	766b      	strb	r3, [r5, #25]
    28d4:	3310      	adds	r3, #16
    28d6:	76ab      	strb	r3, [r5, #26]
    28d8:	9402      	str	r4, [sp, #8]
    28da:	9c02      	ldr	r4, [sp, #8]
    28dc:	7823      	ldrb	r3, [r4, #0]
    28de:	2b00      	cmp	r3, #0
    28e0:	d15d      	bne.n	299e <_vfiprintf_r+0x102>
    28e2:	9b02      	ldr	r3, [sp, #8]
    28e4:	1ae3      	subs	r3, r4, r3
    28e6:	9304      	str	r3, [sp, #16]
    28e8:	d00d      	beq.n	2906 <_vfiprintf_r+0x6a>
    28ea:	9b04      	ldr	r3, [sp, #16]
    28ec:	9a02      	ldr	r2, [sp, #8]
    28ee:	0039      	movs	r1, r7
    28f0:	0030      	movs	r0, r6
    28f2:	f7ff ffc0 	bl	2876 <__sfputs_r>
    28f6:	1c43      	adds	r3, r0, #1
    28f8:	d100      	bne.n	28fc <_vfiprintf_r+0x60>
    28fa:	e0cc      	b.n	2a96 <_vfiprintf_r+0x1fa>
    28fc:	696a      	ldr	r2, [r5, #20]
    28fe:	9b04      	ldr	r3, [sp, #16]
    2900:	4694      	mov	ip, r2
    2902:	4463      	add	r3, ip
    2904:	616b      	str	r3, [r5, #20]
    2906:	7823      	ldrb	r3, [r4, #0]
    2908:	2b00      	cmp	r3, #0
    290a:	d100      	bne.n	290e <_vfiprintf_r+0x72>
    290c:	e0c3      	b.n	2a96 <_vfiprintf_r+0x1fa>
    290e:	2201      	movs	r2, #1
    2910:	2300      	movs	r3, #0
    2912:	4252      	negs	r2, r2
    2914:	606a      	str	r2, [r5, #4]
    2916:	a902      	add	r1, sp, #8
    2918:	3254      	adds	r2, #84	; 0x54
    291a:	1852      	adds	r2, r2, r1
    291c:	3401      	adds	r4, #1
    291e:	602b      	str	r3, [r5, #0]
    2920:	60eb      	str	r3, [r5, #12]
    2922:	60ab      	str	r3, [r5, #8]
    2924:	7013      	strb	r3, [r2, #0]
    2926:	65ab      	str	r3, [r5, #88]	; 0x58
    2928:	7821      	ldrb	r1, [r4, #0]
    292a:	2205      	movs	r2, #5
    292c:	4862      	ldr	r0, [pc, #392]	; (2ab8 <_vfiprintf_r+0x21c>)
    292e:	f000 fbe1 	bl	30f4 <memchr>
    2932:	1c63      	adds	r3, r4, #1
    2934:	469c      	mov	ip, r3
    2936:	2800      	cmp	r0, #0
    2938:	d135      	bne.n	29a6 <_vfiprintf_r+0x10a>
    293a:	6829      	ldr	r1, [r5, #0]
    293c:	06cb      	lsls	r3, r1, #27
    293e:	d504      	bpl.n	294a <_vfiprintf_r+0xae>
    2940:	2353      	movs	r3, #83	; 0x53
    2942:	aa02      	add	r2, sp, #8
    2944:	3020      	adds	r0, #32
    2946:	189b      	adds	r3, r3, r2
    2948:	7018      	strb	r0, [r3, #0]
    294a:	070b      	lsls	r3, r1, #28
    294c:	d504      	bpl.n	2958 <_vfiprintf_r+0xbc>
    294e:	2353      	movs	r3, #83	; 0x53
    2950:	202b      	movs	r0, #43	; 0x2b
    2952:	aa02      	add	r2, sp, #8
    2954:	189b      	adds	r3, r3, r2
    2956:	7018      	strb	r0, [r3, #0]
    2958:	7823      	ldrb	r3, [r4, #0]
    295a:	2b2a      	cmp	r3, #42	; 0x2a
    295c:	d02c      	beq.n	29b8 <_vfiprintf_r+0x11c>
    295e:	2000      	movs	r0, #0
    2960:	210a      	movs	r1, #10
    2962:	9b09      	ldr	r3, [sp, #36]	; 0x24
    2964:	7822      	ldrb	r2, [r4, #0]
    2966:	3a30      	subs	r2, #48	; 0x30
    2968:	2a09      	cmp	r2, #9
    296a:	d800      	bhi.n	296e <_vfiprintf_r+0xd2>
    296c:	e06b      	b.n	2a46 <_vfiprintf_r+0x1aa>
    296e:	2800      	cmp	r0, #0
    2970:	d02a      	beq.n	29c8 <_vfiprintf_r+0x12c>
    2972:	9309      	str	r3, [sp, #36]	; 0x24
    2974:	e028      	b.n	29c8 <_vfiprintf_r+0x12c>
    2976:	4b51      	ldr	r3, [pc, #324]	; (2abc <_vfiprintf_r+0x220>)
    2978:	429f      	cmp	r7, r3
    297a:	d101      	bne.n	2980 <_vfiprintf_r+0xe4>
    297c:	68b7      	ldr	r7, [r6, #8]
    297e:	e79e      	b.n	28be <_vfiprintf_r+0x22>
    2980:	4b4f      	ldr	r3, [pc, #316]	; (2ac0 <_vfiprintf_r+0x224>)
    2982:	429f      	cmp	r7, r3
    2984:	d19b      	bne.n	28be <_vfiprintf_r+0x22>
    2986:	68f7      	ldr	r7, [r6, #12]
    2988:	e799      	b.n	28be <_vfiprintf_r+0x22>
    298a:	0039      	movs	r1, r7
    298c:	0030      	movs	r0, r6
    298e:	f000 faf1 	bl	2f74 <__swsetup_r>
    2992:	2800      	cmp	r0, #0
    2994:	d099      	beq.n	28ca <_vfiprintf_r+0x2e>
    2996:	2001      	movs	r0, #1
    2998:	4240      	negs	r0, r0
    299a:	b01f      	add	sp, #124	; 0x7c
    299c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    299e:	2b25      	cmp	r3, #37	; 0x25
    29a0:	d09f      	beq.n	28e2 <_vfiprintf_r+0x46>
    29a2:	3401      	adds	r4, #1
    29a4:	e79a      	b.n	28dc <_vfiprintf_r+0x40>
    29a6:	4b44      	ldr	r3, [pc, #272]	; (2ab8 <_vfiprintf_r+0x21c>)
    29a8:	6829      	ldr	r1, [r5, #0]
    29aa:	1ac0      	subs	r0, r0, r3
    29ac:	2301      	movs	r3, #1
    29ae:	4083      	lsls	r3, r0
    29b0:	430b      	orrs	r3, r1
    29b2:	602b      	str	r3, [r5, #0]
    29b4:	4664      	mov	r4, ip
    29b6:	e7b7      	b.n	2928 <_vfiprintf_r+0x8c>
    29b8:	9b05      	ldr	r3, [sp, #20]
    29ba:	1d18      	adds	r0, r3, #4
    29bc:	681b      	ldr	r3, [r3, #0]
    29be:	9005      	str	r0, [sp, #20]
    29c0:	2b00      	cmp	r3, #0
    29c2:	db3a      	blt.n	2a3a <_vfiprintf_r+0x19e>
    29c4:	9309      	str	r3, [sp, #36]	; 0x24
    29c6:	4664      	mov	r4, ip
    29c8:	7823      	ldrb	r3, [r4, #0]
    29ca:	2b2e      	cmp	r3, #46	; 0x2e
    29cc:	d10b      	bne.n	29e6 <_vfiprintf_r+0x14a>
    29ce:	7863      	ldrb	r3, [r4, #1]
    29d0:	1c62      	adds	r2, r4, #1
    29d2:	2b2a      	cmp	r3, #42	; 0x2a
    29d4:	d13f      	bne.n	2a56 <_vfiprintf_r+0x1ba>
    29d6:	9b05      	ldr	r3, [sp, #20]
    29d8:	3402      	adds	r4, #2
    29da:	1d1a      	adds	r2, r3, #4
    29dc:	681b      	ldr	r3, [r3, #0]
    29de:	9205      	str	r2, [sp, #20]
    29e0:	2b00      	cmp	r3, #0
    29e2:	db35      	blt.n	2a50 <_vfiprintf_r+0x1b4>
    29e4:	9307      	str	r3, [sp, #28]
    29e6:	7821      	ldrb	r1, [r4, #0]
    29e8:	2203      	movs	r2, #3
    29ea:	4836      	ldr	r0, [pc, #216]	; (2ac4 <_vfiprintf_r+0x228>)
    29ec:	f000 fb82 	bl	30f4 <memchr>
    29f0:	2800      	cmp	r0, #0
    29f2:	d007      	beq.n	2a04 <_vfiprintf_r+0x168>
    29f4:	4b33      	ldr	r3, [pc, #204]	; (2ac4 <_vfiprintf_r+0x228>)
    29f6:	682a      	ldr	r2, [r5, #0]
    29f8:	1ac0      	subs	r0, r0, r3
    29fa:	2340      	movs	r3, #64	; 0x40
    29fc:	4083      	lsls	r3, r0
    29fe:	4313      	orrs	r3, r2
    2a00:	602b      	str	r3, [r5, #0]
    2a02:	3401      	adds	r4, #1
    2a04:	7821      	ldrb	r1, [r4, #0]
    2a06:	1c63      	adds	r3, r4, #1
    2a08:	2206      	movs	r2, #6
    2a0a:	482f      	ldr	r0, [pc, #188]	; (2ac8 <_vfiprintf_r+0x22c>)
    2a0c:	9302      	str	r3, [sp, #8]
    2a0e:	7629      	strb	r1, [r5, #24]
    2a10:	f000 fb70 	bl	30f4 <memchr>
    2a14:	2800      	cmp	r0, #0
    2a16:	d044      	beq.n	2aa2 <_vfiprintf_r+0x206>
    2a18:	4b2c      	ldr	r3, [pc, #176]	; (2acc <_vfiprintf_r+0x230>)
    2a1a:	2b00      	cmp	r3, #0
    2a1c:	d12f      	bne.n	2a7e <_vfiprintf_r+0x1e2>
    2a1e:	6829      	ldr	r1, [r5, #0]
    2a20:	9b05      	ldr	r3, [sp, #20]
    2a22:	2207      	movs	r2, #7
    2a24:	05c9      	lsls	r1, r1, #23
    2a26:	d528      	bpl.n	2a7a <_vfiprintf_r+0x1de>
    2a28:	189b      	adds	r3, r3, r2
    2a2a:	4393      	bics	r3, r2
    2a2c:	3308      	adds	r3, #8
    2a2e:	9305      	str	r3, [sp, #20]
    2a30:	696b      	ldr	r3, [r5, #20]
    2a32:	9a03      	ldr	r2, [sp, #12]
    2a34:	189b      	adds	r3, r3, r2
    2a36:	616b      	str	r3, [r5, #20]
    2a38:	e74f      	b.n	28da <_vfiprintf_r+0x3e>
    2a3a:	425b      	negs	r3, r3
    2a3c:	60eb      	str	r3, [r5, #12]
    2a3e:	2302      	movs	r3, #2
    2a40:	430b      	orrs	r3, r1
    2a42:	602b      	str	r3, [r5, #0]
    2a44:	e7bf      	b.n	29c6 <_vfiprintf_r+0x12a>
    2a46:	434b      	muls	r3, r1
    2a48:	3401      	adds	r4, #1
    2a4a:	189b      	adds	r3, r3, r2
    2a4c:	2001      	movs	r0, #1
    2a4e:	e789      	b.n	2964 <_vfiprintf_r+0xc8>
    2a50:	2301      	movs	r3, #1
    2a52:	425b      	negs	r3, r3
    2a54:	e7c6      	b.n	29e4 <_vfiprintf_r+0x148>
    2a56:	2300      	movs	r3, #0
    2a58:	0014      	movs	r4, r2
    2a5a:	200a      	movs	r0, #10
    2a5c:	001a      	movs	r2, r3
    2a5e:	606b      	str	r3, [r5, #4]
    2a60:	7821      	ldrb	r1, [r4, #0]
    2a62:	3930      	subs	r1, #48	; 0x30
    2a64:	2909      	cmp	r1, #9
    2a66:	d903      	bls.n	2a70 <_vfiprintf_r+0x1d4>
    2a68:	2b00      	cmp	r3, #0
    2a6a:	d0bc      	beq.n	29e6 <_vfiprintf_r+0x14a>
    2a6c:	9207      	str	r2, [sp, #28]
    2a6e:	e7ba      	b.n	29e6 <_vfiprintf_r+0x14a>
    2a70:	4342      	muls	r2, r0
    2a72:	3401      	adds	r4, #1
    2a74:	1852      	adds	r2, r2, r1
    2a76:	2301      	movs	r3, #1
    2a78:	e7f2      	b.n	2a60 <_vfiprintf_r+0x1c4>
    2a7a:	3307      	adds	r3, #7
    2a7c:	e7d5      	b.n	2a2a <_vfiprintf_r+0x18e>
    2a7e:	ab05      	add	r3, sp, #20
    2a80:	9300      	str	r3, [sp, #0]
    2a82:	003a      	movs	r2, r7
    2a84:	4b12      	ldr	r3, [pc, #72]	; (2ad0 <_vfiprintf_r+0x234>)
    2a86:	0029      	movs	r1, r5
    2a88:	0030      	movs	r0, r6
    2a8a:	e000      	b.n	2a8e <_vfiprintf_r+0x1f2>
    2a8c:	bf00      	nop
    2a8e:	9003      	str	r0, [sp, #12]
    2a90:	9b03      	ldr	r3, [sp, #12]
    2a92:	3301      	adds	r3, #1
    2a94:	d1cc      	bne.n	2a30 <_vfiprintf_r+0x194>
    2a96:	89bb      	ldrh	r3, [r7, #12]
    2a98:	065b      	lsls	r3, r3, #25
    2a9a:	d500      	bpl.n	2a9e <_vfiprintf_r+0x202>
    2a9c:	e77b      	b.n	2996 <_vfiprintf_r+0xfa>
    2a9e:	980b      	ldr	r0, [sp, #44]	; 0x2c
    2aa0:	e77b      	b.n	299a <_vfiprintf_r+0xfe>
    2aa2:	ab05      	add	r3, sp, #20
    2aa4:	9300      	str	r3, [sp, #0]
    2aa6:	003a      	movs	r2, r7
    2aa8:	4b09      	ldr	r3, [pc, #36]	; (2ad0 <_vfiprintf_r+0x234>)
    2aaa:	0029      	movs	r1, r5
    2aac:	0030      	movs	r0, r6
    2aae:	f000 f87f 	bl	2bb0 <_printf_i>
    2ab2:	e7ec      	b.n	2a8e <_vfiprintf_r+0x1f2>
    2ab4:	000033f0 	.word	0x000033f0
    2ab8:	00003430 	.word	0x00003430
    2abc:	00003410 	.word	0x00003410
    2ac0:	000033d0 	.word	0x000033d0
    2ac4:	00003436 	.word	0x00003436
    2ac8:	0000343a 	.word	0x0000343a
    2acc:	00000000 	.word	0x00000000
    2ad0:	00002877 	.word	0x00002877

00002ad4 <_printf_common>:
    2ad4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    2ad6:	0015      	movs	r5, r2
    2ad8:	9301      	str	r3, [sp, #4]
    2ada:	688a      	ldr	r2, [r1, #8]
    2adc:	690b      	ldr	r3, [r1, #16]
    2ade:	9000      	str	r0, [sp, #0]
    2ae0:	000c      	movs	r4, r1
    2ae2:	4293      	cmp	r3, r2
    2ae4:	da00      	bge.n	2ae8 <_printf_common+0x14>
    2ae6:	0013      	movs	r3, r2
    2ae8:	0022      	movs	r2, r4
    2aea:	602b      	str	r3, [r5, #0]
    2aec:	3243      	adds	r2, #67	; 0x43
    2aee:	7812      	ldrb	r2, [r2, #0]
    2af0:	2a00      	cmp	r2, #0
    2af2:	d001      	beq.n	2af8 <_printf_common+0x24>
    2af4:	3301      	adds	r3, #1
    2af6:	602b      	str	r3, [r5, #0]
    2af8:	6823      	ldr	r3, [r4, #0]
    2afa:	069b      	lsls	r3, r3, #26
    2afc:	d502      	bpl.n	2b04 <_printf_common+0x30>
    2afe:	682b      	ldr	r3, [r5, #0]
    2b00:	3302      	adds	r3, #2
    2b02:	602b      	str	r3, [r5, #0]
    2b04:	2706      	movs	r7, #6
    2b06:	6823      	ldr	r3, [r4, #0]
    2b08:	401f      	ands	r7, r3
    2b0a:	d027      	beq.n	2b5c <_printf_common+0x88>
    2b0c:	0023      	movs	r3, r4
    2b0e:	3343      	adds	r3, #67	; 0x43
    2b10:	781b      	ldrb	r3, [r3, #0]
    2b12:	1e5a      	subs	r2, r3, #1
    2b14:	4193      	sbcs	r3, r2
    2b16:	6822      	ldr	r2, [r4, #0]
    2b18:	0692      	lsls	r2, r2, #26
    2b1a:	d430      	bmi.n	2b7e <_printf_common+0xaa>
    2b1c:	0022      	movs	r2, r4
    2b1e:	9901      	ldr	r1, [sp, #4]
    2b20:	3243      	adds	r2, #67	; 0x43
    2b22:	9800      	ldr	r0, [sp, #0]
    2b24:	9e08      	ldr	r6, [sp, #32]
    2b26:	47b0      	blx	r6
    2b28:	1c43      	adds	r3, r0, #1
    2b2a:	d025      	beq.n	2b78 <_printf_common+0xa4>
    2b2c:	2306      	movs	r3, #6
    2b2e:	6820      	ldr	r0, [r4, #0]
    2b30:	682a      	ldr	r2, [r5, #0]
    2b32:	68e1      	ldr	r1, [r4, #12]
    2b34:	4003      	ands	r3, r0
    2b36:	2500      	movs	r5, #0
    2b38:	2b04      	cmp	r3, #4
    2b3a:	d103      	bne.n	2b44 <_printf_common+0x70>
    2b3c:	1a8d      	subs	r5, r1, r2
    2b3e:	43eb      	mvns	r3, r5
    2b40:	17db      	asrs	r3, r3, #31
    2b42:	401d      	ands	r5, r3
    2b44:	68a3      	ldr	r3, [r4, #8]
    2b46:	6922      	ldr	r2, [r4, #16]
    2b48:	4293      	cmp	r3, r2
    2b4a:	dd01      	ble.n	2b50 <_printf_common+0x7c>
    2b4c:	1a9b      	subs	r3, r3, r2
    2b4e:	18ed      	adds	r5, r5, r3
    2b50:	2700      	movs	r7, #0
    2b52:	42bd      	cmp	r5, r7
    2b54:	d120      	bne.n	2b98 <_printf_common+0xc4>
    2b56:	2000      	movs	r0, #0
    2b58:	e010      	b.n	2b7c <_printf_common+0xa8>
    2b5a:	3701      	adds	r7, #1
    2b5c:	68e3      	ldr	r3, [r4, #12]
    2b5e:	682a      	ldr	r2, [r5, #0]
    2b60:	1a9b      	subs	r3, r3, r2
    2b62:	429f      	cmp	r7, r3
    2b64:	dad2      	bge.n	2b0c <_printf_common+0x38>
    2b66:	0022      	movs	r2, r4
    2b68:	2301      	movs	r3, #1
    2b6a:	3219      	adds	r2, #25
    2b6c:	9901      	ldr	r1, [sp, #4]
    2b6e:	9800      	ldr	r0, [sp, #0]
    2b70:	9e08      	ldr	r6, [sp, #32]
    2b72:	47b0      	blx	r6
    2b74:	1c43      	adds	r3, r0, #1
    2b76:	d1f0      	bne.n	2b5a <_printf_common+0x86>
    2b78:	2001      	movs	r0, #1
    2b7a:	4240      	negs	r0, r0
    2b7c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    2b7e:	2030      	movs	r0, #48	; 0x30
    2b80:	18e1      	adds	r1, r4, r3
    2b82:	3143      	adds	r1, #67	; 0x43
    2b84:	7008      	strb	r0, [r1, #0]
    2b86:	0021      	movs	r1, r4
    2b88:	1c5a      	adds	r2, r3, #1
    2b8a:	3145      	adds	r1, #69	; 0x45
    2b8c:	7809      	ldrb	r1, [r1, #0]
    2b8e:	18a2      	adds	r2, r4, r2
    2b90:	3243      	adds	r2, #67	; 0x43
    2b92:	3302      	adds	r3, #2
    2b94:	7011      	strb	r1, [r2, #0]
    2b96:	e7c1      	b.n	2b1c <_printf_common+0x48>
    2b98:	0022      	movs	r2, r4
    2b9a:	2301      	movs	r3, #1
    2b9c:	321a      	adds	r2, #26
    2b9e:	9901      	ldr	r1, [sp, #4]
    2ba0:	9800      	ldr	r0, [sp, #0]
    2ba2:	9e08      	ldr	r6, [sp, #32]
    2ba4:	47b0      	blx	r6
    2ba6:	1c43      	adds	r3, r0, #1
    2ba8:	d0e6      	beq.n	2b78 <_printf_common+0xa4>
    2baa:	3701      	adds	r7, #1
    2bac:	e7d1      	b.n	2b52 <_printf_common+0x7e>
	...

00002bb0 <_printf_i>:
    2bb0:	b5f0      	push	{r4, r5, r6, r7, lr}
    2bb2:	b08b      	sub	sp, #44	; 0x2c
    2bb4:	9206      	str	r2, [sp, #24]
    2bb6:	000a      	movs	r2, r1
    2bb8:	3243      	adds	r2, #67	; 0x43
    2bba:	9307      	str	r3, [sp, #28]
    2bbc:	9005      	str	r0, [sp, #20]
    2bbe:	9204      	str	r2, [sp, #16]
    2bc0:	7e0a      	ldrb	r2, [r1, #24]
    2bc2:	000c      	movs	r4, r1
    2bc4:	9b10      	ldr	r3, [sp, #64]	; 0x40
    2bc6:	2a6e      	cmp	r2, #110	; 0x6e
    2bc8:	d100      	bne.n	2bcc <_printf_i+0x1c>
    2bca:	e08f      	b.n	2cec <_printf_i+0x13c>
    2bcc:	d817      	bhi.n	2bfe <_printf_i+0x4e>
    2bce:	2a63      	cmp	r2, #99	; 0x63
    2bd0:	d02c      	beq.n	2c2c <_printf_i+0x7c>
    2bd2:	d808      	bhi.n	2be6 <_printf_i+0x36>
    2bd4:	2a00      	cmp	r2, #0
    2bd6:	d100      	bne.n	2bda <_printf_i+0x2a>
    2bd8:	e099      	b.n	2d0e <_printf_i+0x15e>
    2bda:	2a58      	cmp	r2, #88	; 0x58
    2bdc:	d054      	beq.n	2c88 <_printf_i+0xd8>
    2bde:	0026      	movs	r6, r4
    2be0:	3642      	adds	r6, #66	; 0x42
    2be2:	7032      	strb	r2, [r6, #0]
    2be4:	e029      	b.n	2c3a <_printf_i+0x8a>
    2be6:	2a64      	cmp	r2, #100	; 0x64
    2be8:	d001      	beq.n	2bee <_printf_i+0x3e>
    2bea:	2a69      	cmp	r2, #105	; 0x69
    2bec:	d1f7      	bne.n	2bde <_printf_i+0x2e>
    2bee:	6821      	ldr	r1, [r4, #0]
    2bf0:	681a      	ldr	r2, [r3, #0]
    2bf2:	0608      	lsls	r0, r1, #24
    2bf4:	d523      	bpl.n	2c3e <_printf_i+0x8e>
    2bf6:	1d11      	adds	r1, r2, #4
    2bf8:	6019      	str	r1, [r3, #0]
    2bfa:	6815      	ldr	r5, [r2, #0]
    2bfc:	e025      	b.n	2c4a <_printf_i+0x9a>
    2bfe:	2a73      	cmp	r2, #115	; 0x73
    2c00:	d100      	bne.n	2c04 <_printf_i+0x54>
    2c02:	e088      	b.n	2d16 <_printf_i+0x166>
    2c04:	d808      	bhi.n	2c18 <_printf_i+0x68>
    2c06:	2a6f      	cmp	r2, #111	; 0x6f
    2c08:	d029      	beq.n	2c5e <_printf_i+0xae>
    2c0a:	2a70      	cmp	r2, #112	; 0x70
    2c0c:	d1e7      	bne.n	2bde <_printf_i+0x2e>
    2c0e:	2220      	movs	r2, #32
    2c10:	6809      	ldr	r1, [r1, #0]
    2c12:	430a      	orrs	r2, r1
    2c14:	6022      	str	r2, [r4, #0]
    2c16:	e003      	b.n	2c20 <_printf_i+0x70>
    2c18:	2a75      	cmp	r2, #117	; 0x75
    2c1a:	d020      	beq.n	2c5e <_printf_i+0xae>
    2c1c:	2a78      	cmp	r2, #120	; 0x78
    2c1e:	d1de      	bne.n	2bde <_printf_i+0x2e>
    2c20:	0022      	movs	r2, r4
    2c22:	2178      	movs	r1, #120	; 0x78
    2c24:	3245      	adds	r2, #69	; 0x45
    2c26:	7011      	strb	r1, [r2, #0]
    2c28:	4a6c      	ldr	r2, [pc, #432]	; (2ddc <_printf_i+0x22c>)
    2c2a:	e030      	b.n	2c8e <_printf_i+0xde>
    2c2c:	000e      	movs	r6, r1
    2c2e:	681a      	ldr	r2, [r3, #0]
    2c30:	3642      	adds	r6, #66	; 0x42
    2c32:	1d11      	adds	r1, r2, #4
    2c34:	6019      	str	r1, [r3, #0]
    2c36:	6813      	ldr	r3, [r2, #0]
    2c38:	7033      	strb	r3, [r6, #0]
    2c3a:	2301      	movs	r3, #1
    2c3c:	e079      	b.n	2d32 <_printf_i+0x182>
    2c3e:	0649      	lsls	r1, r1, #25
    2c40:	d5d9      	bpl.n	2bf6 <_printf_i+0x46>
    2c42:	1d11      	adds	r1, r2, #4
    2c44:	6019      	str	r1, [r3, #0]
    2c46:	2300      	movs	r3, #0
    2c48:	5ed5      	ldrsh	r5, [r2, r3]
    2c4a:	2d00      	cmp	r5, #0
    2c4c:	da03      	bge.n	2c56 <_printf_i+0xa6>
    2c4e:	232d      	movs	r3, #45	; 0x2d
    2c50:	9a04      	ldr	r2, [sp, #16]
    2c52:	426d      	negs	r5, r5
    2c54:	7013      	strb	r3, [r2, #0]
    2c56:	4b62      	ldr	r3, [pc, #392]	; (2de0 <_printf_i+0x230>)
    2c58:	270a      	movs	r7, #10
    2c5a:	9303      	str	r3, [sp, #12]
    2c5c:	e02f      	b.n	2cbe <_printf_i+0x10e>
    2c5e:	6820      	ldr	r0, [r4, #0]
    2c60:	6819      	ldr	r1, [r3, #0]
    2c62:	0605      	lsls	r5, r0, #24
    2c64:	d503      	bpl.n	2c6e <_printf_i+0xbe>
    2c66:	1d08      	adds	r0, r1, #4
    2c68:	6018      	str	r0, [r3, #0]
    2c6a:	680d      	ldr	r5, [r1, #0]
    2c6c:	e005      	b.n	2c7a <_printf_i+0xca>
    2c6e:	0640      	lsls	r0, r0, #25
    2c70:	d5f9      	bpl.n	2c66 <_printf_i+0xb6>
    2c72:	680d      	ldr	r5, [r1, #0]
    2c74:	1d08      	adds	r0, r1, #4
    2c76:	6018      	str	r0, [r3, #0]
    2c78:	b2ad      	uxth	r5, r5
    2c7a:	4b59      	ldr	r3, [pc, #356]	; (2de0 <_printf_i+0x230>)
    2c7c:	2708      	movs	r7, #8
    2c7e:	9303      	str	r3, [sp, #12]
    2c80:	2a6f      	cmp	r2, #111	; 0x6f
    2c82:	d018      	beq.n	2cb6 <_printf_i+0x106>
    2c84:	270a      	movs	r7, #10
    2c86:	e016      	b.n	2cb6 <_printf_i+0x106>
    2c88:	3145      	adds	r1, #69	; 0x45
    2c8a:	700a      	strb	r2, [r1, #0]
    2c8c:	4a54      	ldr	r2, [pc, #336]	; (2de0 <_printf_i+0x230>)
    2c8e:	9203      	str	r2, [sp, #12]
    2c90:	681a      	ldr	r2, [r3, #0]
    2c92:	6821      	ldr	r1, [r4, #0]
    2c94:	1d10      	adds	r0, r2, #4
    2c96:	6018      	str	r0, [r3, #0]
    2c98:	6815      	ldr	r5, [r2, #0]
    2c9a:	0608      	lsls	r0, r1, #24
    2c9c:	d522      	bpl.n	2ce4 <_printf_i+0x134>
    2c9e:	07cb      	lsls	r3, r1, #31
    2ca0:	d502      	bpl.n	2ca8 <_printf_i+0xf8>
    2ca2:	2320      	movs	r3, #32
    2ca4:	4319      	orrs	r1, r3
    2ca6:	6021      	str	r1, [r4, #0]
    2ca8:	2710      	movs	r7, #16
    2caa:	2d00      	cmp	r5, #0
    2cac:	d103      	bne.n	2cb6 <_printf_i+0x106>
    2cae:	2320      	movs	r3, #32
    2cb0:	6822      	ldr	r2, [r4, #0]
    2cb2:	439a      	bics	r2, r3
    2cb4:	6022      	str	r2, [r4, #0]
    2cb6:	0023      	movs	r3, r4
    2cb8:	2200      	movs	r2, #0
    2cba:	3343      	adds	r3, #67	; 0x43
    2cbc:	701a      	strb	r2, [r3, #0]
    2cbe:	6863      	ldr	r3, [r4, #4]
    2cc0:	60a3      	str	r3, [r4, #8]
    2cc2:	2b00      	cmp	r3, #0
    2cc4:	db5c      	blt.n	2d80 <_printf_i+0x1d0>
    2cc6:	2204      	movs	r2, #4
    2cc8:	6821      	ldr	r1, [r4, #0]
    2cca:	4391      	bics	r1, r2
    2ccc:	6021      	str	r1, [r4, #0]
    2cce:	2d00      	cmp	r5, #0
    2cd0:	d158      	bne.n	2d84 <_printf_i+0x1d4>
    2cd2:	9e04      	ldr	r6, [sp, #16]
    2cd4:	2b00      	cmp	r3, #0
    2cd6:	d064      	beq.n	2da2 <_printf_i+0x1f2>
    2cd8:	0026      	movs	r6, r4
    2cda:	9b03      	ldr	r3, [sp, #12]
    2cdc:	3642      	adds	r6, #66	; 0x42
    2cde:	781b      	ldrb	r3, [r3, #0]
    2ce0:	7033      	strb	r3, [r6, #0]
    2ce2:	e05e      	b.n	2da2 <_printf_i+0x1f2>
    2ce4:	0648      	lsls	r0, r1, #25
    2ce6:	d5da      	bpl.n	2c9e <_printf_i+0xee>
    2ce8:	b2ad      	uxth	r5, r5
    2cea:	e7d8      	b.n	2c9e <_printf_i+0xee>
    2cec:	6809      	ldr	r1, [r1, #0]
    2cee:	681a      	ldr	r2, [r3, #0]
    2cf0:	0608      	lsls	r0, r1, #24
    2cf2:	d505      	bpl.n	2d00 <_printf_i+0x150>
    2cf4:	1d11      	adds	r1, r2, #4
    2cf6:	6019      	str	r1, [r3, #0]
    2cf8:	6813      	ldr	r3, [r2, #0]
    2cfa:	6962      	ldr	r2, [r4, #20]
    2cfc:	601a      	str	r2, [r3, #0]
    2cfe:	e006      	b.n	2d0e <_printf_i+0x15e>
    2d00:	0649      	lsls	r1, r1, #25
    2d02:	d5f7      	bpl.n	2cf4 <_printf_i+0x144>
    2d04:	1d11      	adds	r1, r2, #4
    2d06:	6019      	str	r1, [r3, #0]
    2d08:	6813      	ldr	r3, [r2, #0]
    2d0a:	8aa2      	ldrh	r2, [r4, #20]
    2d0c:	801a      	strh	r2, [r3, #0]
    2d0e:	2300      	movs	r3, #0
    2d10:	9e04      	ldr	r6, [sp, #16]
    2d12:	6123      	str	r3, [r4, #16]
    2d14:	e054      	b.n	2dc0 <_printf_i+0x210>
    2d16:	681a      	ldr	r2, [r3, #0]
    2d18:	1d11      	adds	r1, r2, #4
    2d1a:	6019      	str	r1, [r3, #0]
    2d1c:	6816      	ldr	r6, [r2, #0]
    2d1e:	2100      	movs	r1, #0
    2d20:	6862      	ldr	r2, [r4, #4]
    2d22:	0030      	movs	r0, r6
    2d24:	f000 f9e6 	bl	30f4 <memchr>
    2d28:	2800      	cmp	r0, #0
    2d2a:	d001      	beq.n	2d30 <_printf_i+0x180>
    2d2c:	1b80      	subs	r0, r0, r6
    2d2e:	6060      	str	r0, [r4, #4]
    2d30:	6863      	ldr	r3, [r4, #4]
    2d32:	6123      	str	r3, [r4, #16]
    2d34:	2300      	movs	r3, #0
    2d36:	9a04      	ldr	r2, [sp, #16]
    2d38:	7013      	strb	r3, [r2, #0]
    2d3a:	e041      	b.n	2dc0 <_printf_i+0x210>
    2d3c:	6923      	ldr	r3, [r4, #16]
    2d3e:	0032      	movs	r2, r6
    2d40:	9906      	ldr	r1, [sp, #24]
    2d42:	9805      	ldr	r0, [sp, #20]
    2d44:	9d07      	ldr	r5, [sp, #28]
    2d46:	47a8      	blx	r5
    2d48:	1c43      	adds	r3, r0, #1
    2d4a:	d043      	beq.n	2dd4 <_printf_i+0x224>
    2d4c:	6823      	ldr	r3, [r4, #0]
    2d4e:	2500      	movs	r5, #0
    2d50:	079b      	lsls	r3, r3, #30
    2d52:	d40f      	bmi.n	2d74 <_printf_i+0x1c4>
    2d54:	9b09      	ldr	r3, [sp, #36]	; 0x24
    2d56:	68e0      	ldr	r0, [r4, #12]
    2d58:	4298      	cmp	r0, r3
    2d5a:	da3d      	bge.n	2dd8 <_printf_i+0x228>
    2d5c:	0018      	movs	r0, r3
    2d5e:	e03b      	b.n	2dd8 <_printf_i+0x228>
    2d60:	0022      	movs	r2, r4
    2d62:	2301      	movs	r3, #1
    2d64:	3219      	adds	r2, #25
    2d66:	9906      	ldr	r1, [sp, #24]
    2d68:	9805      	ldr	r0, [sp, #20]
    2d6a:	9e07      	ldr	r6, [sp, #28]
    2d6c:	47b0      	blx	r6
    2d6e:	1c43      	adds	r3, r0, #1
    2d70:	d030      	beq.n	2dd4 <_printf_i+0x224>
    2d72:	3501      	adds	r5, #1
    2d74:	68e3      	ldr	r3, [r4, #12]
    2d76:	9a09      	ldr	r2, [sp, #36]	; 0x24
    2d78:	1a9b      	subs	r3, r3, r2
    2d7a:	429d      	cmp	r5, r3
    2d7c:	dbf0      	blt.n	2d60 <_printf_i+0x1b0>
    2d7e:	e7e9      	b.n	2d54 <_printf_i+0x1a4>
    2d80:	2d00      	cmp	r5, #0
    2d82:	d0a9      	beq.n	2cd8 <_printf_i+0x128>
    2d84:	9e04      	ldr	r6, [sp, #16]
    2d86:	0028      	movs	r0, r5
    2d88:	0039      	movs	r1, r7
    2d8a:	f7ff f893 	bl	1eb4 <__aeabi_uidivmod>
    2d8e:	9b03      	ldr	r3, [sp, #12]
    2d90:	3e01      	subs	r6, #1
    2d92:	5c5b      	ldrb	r3, [r3, r1]
    2d94:	0028      	movs	r0, r5
    2d96:	7033      	strb	r3, [r6, #0]
    2d98:	0039      	movs	r1, r7
    2d9a:	f7ff f805 	bl	1da8 <__udivsi3>
    2d9e:	1e05      	subs	r5, r0, #0
    2da0:	d1f1      	bne.n	2d86 <_printf_i+0x1d6>
    2da2:	2f08      	cmp	r7, #8
    2da4:	d109      	bne.n	2dba <_printf_i+0x20a>
    2da6:	6823      	ldr	r3, [r4, #0]
    2da8:	07db      	lsls	r3, r3, #31
    2daa:	d506      	bpl.n	2dba <_printf_i+0x20a>
    2dac:	6863      	ldr	r3, [r4, #4]
    2dae:	6922      	ldr	r2, [r4, #16]
    2db0:	4293      	cmp	r3, r2
    2db2:	dc02      	bgt.n	2dba <_printf_i+0x20a>
    2db4:	2330      	movs	r3, #48	; 0x30
    2db6:	3e01      	subs	r6, #1
    2db8:	7033      	strb	r3, [r6, #0]
    2dba:	9b04      	ldr	r3, [sp, #16]
    2dbc:	1b9b      	subs	r3, r3, r6
    2dbe:	6123      	str	r3, [r4, #16]
    2dc0:	9b07      	ldr	r3, [sp, #28]
    2dc2:	aa09      	add	r2, sp, #36	; 0x24
    2dc4:	9300      	str	r3, [sp, #0]
    2dc6:	0021      	movs	r1, r4
    2dc8:	9b06      	ldr	r3, [sp, #24]
    2dca:	9805      	ldr	r0, [sp, #20]
    2dcc:	f7ff fe82 	bl	2ad4 <_printf_common>
    2dd0:	1c43      	adds	r3, r0, #1
    2dd2:	d1b3      	bne.n	2d3c <_printf_i+0x18c>
    2dd4:	2001      	movs	r0, #1
    2dd6:	4240      	negs	r0, r0
    2dd8:	b00b      	add	sp, #44	; 0x2c
    2dda:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2ddc:	00003452 	.word	0x00003452
    2de0:	00003441 	.word	0x00003441

00002de4 <_sbrk_r>:
    2de4:	2300      	movs	r3, #0
    2de6:	b570      	push	{r4, r5, r6, lr}
    2de8:	4c06      	ldr	r4, [pc, #24]	; (2e04 <_sbrk_r+0x20>)
    2dea:	0005      	movs	r5, r0
    2dec:	0008      	movs	r0, r1
    2dee:	6023      	str	r3, [r4, #0]
    2df0:	f7fe fba0 	bl	1534 <_sbrk>
    2df4:	1c43      	adds	r3, r0, #1
    2df6:	d103      	bne.n	2e00 <_sbrk_r+0x1c>
    2df8:	6823      	ldr	r3, [r4, #0]
    2dfa:	2b00      	cmp	r3, #0
    2dfc:	d000      	beq.n	2e00 <_sbrk_r+0x1c>
    2dfe:	602b      	str	r3, [r5, #0]
    2e00:	bd70      	pop	{r4, r5, r6, pc}
    2e02:	46c0      	nop			; (mov r8, r8)
    2e04:	20000170 	.word	0x20000170

00002e08 <__sread>:
    2e08:	b570      	push	{r4, r5, r6, lr}
    2e0a:	000c      	movs	r4, r1
    2e0c:	250e      	movs	r5, #14
    2e0e:	5f49      	ldrsh	r1, [r1, r5]
    2e10:	f000 f97e 	bl	3110 <_read_r>
    2e14:	2800      	cmp	r0, #0
    2e16:	db03      	blt.n	2e20 <__sread+0x18>
    2e18:	6d63      	ldr	r3, [r4, #84]	; 0x54
    2e1a:	181b      	adds	r3, r3, r0
    2e1c:	6563      	str	r3, [r4, #84]	; 0x54
    2e1e:	bd70      	pop	{r4, r5, r6, pc}
    2e20:	89a3      	ldrh	r3, [r4, #12]
    2e22:	4a02      	ldr	r2, [pc, #8]	; (2e2c <__sread+0x24>)
    2e24:	4013      	ands	r3, r2
    2e26:	81a3      	strh	r3, [r4, #12]
    2e28:	e7f9      	b.n	2e1e <__sread+0x16>
    2e2a:	46c0      	nop			; (mov r8, r8)
    2e2c:	ffffefff 	.word	0xffffefff

00002e30 <__swrite>:
    2e30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2e32:	001f      	movs	r7, r3
    2e34:	898b      	ldrh	r3, [r1, #12]
    2e36:	0005      	movs	r5, r0
    2e38:	000c      	movs	r4, r1
    2e3a:	0016      	movs	r6, r2
    2e3c:	05db      	lsls	r3, r3, #23
    2e3e:	d505      	bpl.n	2e4c <__swrite+0x1c>
    2e40:	230e      	movs	r3, #14
    2e42:	5ec9      	ldrsh	r1, [r1, r3]
    2e44:	2200      	movs	r2, #0
    2e46:	2302      	movs	r3, #2
    2e48:	f000 f940 	bl	30cc <_lseek_r>
    2e4c:	89a3      	ldrh	r3, [r4, #12]
    2e4e:	4a05      	ldr	r2, [pc, #20]	; (2e64 <__swrite+0x34>)
    2e50:	0028      	movs	r0, r5
    2e52:	4013      	ands	r3, r2
    2e54:	81a3      	strh	r3, [r4, #12]
    2e56:	0032      	movs	r2, r6
    2e58:	230e      	movs	r3, #14
    2e5a:	5ee1      	ldrsh	r1, [r4, r3]
    2e5c:	003b      	movs	r3, r7
    2e5e:	f000 f875 	bl	2f4c <_write_r>
    2e62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2e64:	ffffefff 	.word	0xffffefff

00002e68 <__sseek>:
    2e68:	b570      	push	{r4, r5, r6, lr}
    2e6a:	000c      	movs	r4, r1
    2e6c:	250e      	movs	r5, #14
    2e6e:	5f49      	ldrsh	r1, [r1, r5]
    2e70:	f000 f92c 	bl	30cc <_lseek_r>
    2e74:	89a3      	ldrh	r3, [r4, #12]
    2e76:	1c42      	adds	r2, r0, #1
    2e78:	d103      	bne.n	2e82 <__sseek+0x1a>
    2e7a:	4a05      	ldr	r2, [pc, #20]	; (2e90 <__sseek+0x28>)
    2e7c:	4013      	ands	r3, r2
    2e7e:	81a3      	strh	r3, [r4, #12]
    2e80:	bd70      	pop	{r4, r5, r6, pc}
    2e82:	2280      	movs	r2, #128	; 0x80
    2e84:	0152      	lsls	r2, r2, #5
    2e86:	4313      	orrs	r3, r2
    2e88:	81a3      	strh	r3, [r4, #12]
    2e8a:	6560      	str	r0, [r4, #84]	; 0x54
    2e8c:	e7f8      	b.n	2e80 <__sseek+0x18>
    2e8e:	46c0      	nop			; (mov r8, r8)
    2e90:	ffffefff 	.word	0xffffefff

00002e94 <__sclose>:
    2e94:	b510      	push	{r4, lr}
    2e96:	230e      	movs	r3, #14
    2e98:	5ec9      	ldrsh	r1, [r1, r3]
    2e9a:	f000 f8e1 	bl	3060 <_close_r>
    2e9e:	bd10      	pop	{r4, pc}

00002ea0 <__swbuf_r>:
    2ea0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2ea2:	0005      	movs	r5, r0
    2ea4:	000e      	movs	r6, r1
    2ea6:	0014      	movs	r4, r2
    2ea8:	2800      	cmp	r0, #0
    2eaa:	d004      	beq.n	2eb6 <__swbuf_r+0x16>
    2eac:	6983      	ldr	r3, [r0, #24]
    2eae:	2b00      	cmp	r3, #0
    2eb0:	d101      	bne.n	2eb6 <__swbuf_r+0x16>
    2eb2:	f7ff fb17 	bl	24e4 <__sinit>
    2eb6:	4b22      	ldr	r3, [pc, #136]	; (2f40 <__swbuf_r+0xa0>)
    2eb8:	429c      	cmp	r4, r3
    2eba:	d12d      	bne.n	2f18 <__swbuf_r+0x78>
    2ebc:	686c      	ldr	r4, [r5, #4]
    2ebe:	69a3      	ldr	r3, [r4, #24]
    2ec0:	60a3      	str	r3, [r4, #8]
    2ec2:	89a3      	ldrh	r3, [r4, #12]
    2ec4:	071b      	lsls	r3, r3, #28
    2ec6:	d531      	bpl.n	2f2c <__swbuf_r+0x8c>
    2ec8:	6923      	ldr	r3, [r4, #16]
    2eca:	2b00      	cmp	r3, #0
    2ecc:	d02e      	beq.n	2f2c <__swbuf_r+0x8c>
    2ece:	6823      	ldr	r3, [r4, #0]
    2ed0:	6922      	ldr	r2, [r4, #16]
    2ed2:	b2f7      	uxtb	r7, r6
    2ed4:	1a98      	subs	r0, r3, r2
    2ed6:	6963      	ldr	r3, [r4, #20]
    2ed8:	b2f6      	uxtb	r6, r6
    2eda:	4298      	cmp	r0, r3
    2edc:	db05      	blt.n	2eea <__swbuf_r+0x4a>
    2ede:	0021      	movs	r1, r4
    2ee0:	0028      	movs	r0, r5
    2ee2:	f7ff fa91 	bl	2408 <_fflush_r>
    2ee6:	2800      	cmp	r0, #0
    2ee8:	d126      	bne.n	2f38 <__swbuf_r+0x98>
    2eea:	68a3      	ldr	r3, [r4, #8]
    2eec:	3001      	adds	r0, #1
    2eee:	3b01      	subs	r3, #1
    2ef0:	60a3      	str	r3, [r4, #8]
    2ef2:	6823      	ldr	r3, [r4, #0]
    2ef4:	1c5a      	adds	r2, r3, #1
    2ef6:	6022      	str	r2, [r4, #0]
    2ef8:	701f      	strb	r7, [r3, #0]
    2efa:	6963      	ldr	r3, [r4, #20]
    2efc:	4298      	cmp	r0, r3
    2efe:	d004      	beq.n	2f0a <__swbuf_r+0x6a>
    2f00:	89a3      	ldrh	r3, [r4, #12]
    2f02:	07db      	lsls	r3, r3, #31
    2f04:	d51a      	bpl.n	2f3c <__swbuf_r+0x9c>
    2f06:	2e0a      	cmp	r6, #10
    2f08:	d118      	bne.n	2f3c <__swbuf_r+0x9c>
    2f0a:	0021      	movs	r1, r4
    2f0c:	0028      	movs	r0, r5
    2f0e:	f7ff fa7b 	bl	2408 <_fflush_r>
    2f12:	2800      	cmp	r0, #0
    2f14:	d012      	beq.n	2f3c <__swbuf_r+0x9c>
    2f16:	e00f      	b.n	2f38 <__swbuf_r+0x98>
    2f18:	4b0a      	ldr	r3, [pc, #40]	; (2f44 <__swbuf_r+0xa4>)
    2f1a:	429c      	cmp	r4, r3
    2f1c:	d101      	bne.n	2f22 <__swbuf_r+0x82>
    2f1e:	68ac      	ldr	r4, [r5, #8]
    2f20:	e7cd      	b.n	2ebe <__swbuf_r+0x1e>
    2f22:	4b09      	ldr	r3, [pc, #36]	; (2f48 <__swbuf_r+0xa8>)
    2f24:	429c      	cmp	r4, r3
    2f26:	d1ca      	bne.n	2ebe <__swbuf_r+0x1e>
    2f28:	68ec      	ldr	r4, [r5, #12]
    2f2a:	e7c8      	b.n	2ebe <__swbuf_r+0x1e>
    2f2c:	0021      	movs	r1, r4
    2f2e:	0028      	movs	r0, r5
    2f30:	f000 f820 	bl	2f74 <__swsetup_r>
    2f34:	2800      	cmp	r0, #0
    2f36:	d0ca      	beq.n	2ece <__swbuf_r+0x2e>
    2f38:	2601      	movs	r6, #1
    2f3a:	4276      	negs	r6, r6
    2f3c:	0030      	movs	r0, r6
    2f3e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2f40:	000033f0 	.word	0x000033f0
    2f44:	00003410 	.word	0x00003410
    2f48:	000033d0 	.word	0x000033d0

00002f4c <_write_r>:
    2f4c:	b570      	push	{r4, r5, r6, lr}
    2f4e:	0005      	movs	r5, r0
    2f50:	0008      	movs	r0, r1
    2f52:	0011      	movs	r1, r2
    2f54:	2200      	movs	r2, #0
    2f56:	4c06      	ldr	r4, [pc, #24]	; (2f70 <_write_r+0x24>)
    2f58:	6022      	str	r2, [r4, #0]
    2f5a:	001a      	movs	r2, r3
    2f5c:	f7fe fac2 	bl	14e4 <_write>
    2f60:	1c43      	adds	r3, r0, #1
    2f62:	d103      	bne.n	2f6c <_write_r+0x20>
    2f64:	6823      	ldr	r3, [r4, #0]
    2f66:	2b00      	cmp	r3, #0
    2f68:	d000      	beq.n	2f6c <_write_r+0x20>
    2f6a:	602b      	str	r3, [r5, #0]
    2f6c:	bd70      	pop	{r4, r5, r6, pc}
    2f6e:	46c0      	nop			; (mov r8, r8)
    2f70:	20000170 	.word	0x20000170

00002f74 <__swsetup_r>:
    2f74:	4b36      	ldr	r3, [pc, #216]	; (3050 <__swsetup_r+0xdc>)
    2f76:	b570      	push	{r4, r5, r6, lr}
    2f78:	681d      	ldr	r5, [r3, #0]
    2f7a:	0006      	movs	r6, r0
    2f7c:	000c      	movs	r4, r1
    2f7e:	2d00      	cmp	r5, #0
    2f80:	d005      	beq.n	2f8e <__swsetup_r+0x1a>
    2f82:	69ab      	ldr	r3, [r5, #24]
    2f84:	2b00      	cmp	r3, #0
    2f86:	d102      	bne.n	2f8e <__swsetup_r+0x1a>
    2f88:	0028      	movs	r0, r5
    2f8a:	f7ff faab 	bl	24e4 <__sinit>
    2f8e:	4b31      	ldr	r3, [pc, #196]	; (3054 <__swsetup_r+0xe0>)
    2f90:	429c      	cmp	r4, r3
    2f92:	d10f      	bne.n	2fb4 <__swsetup_r+0x40>
    2f94:	686c      	ldr	r4, [r5, #4]
    2f96:	230c      	movs	r3, #12
    2f98:	5ee2      	ldrsh	r2, [r4, r3]
    2f9a:	b293      	uxth	r3, r2
    2f9c:	0719      	lsls	r1, r3, #28
    2f9e:	d42d      	bmi.n	2ffc <__swsetup_r+0x88>
    2fa0:	06d9      	lsls	r1, r3, #27
    2fa2:	d411      	bmi.n	2fc8 <__swsetup_r+0x54>
    2fa4:	2309      	movs	r3, #9
    2fa6:	2001      	movs	r0, #1
    2fa8:	6033      	str	r3, [r6, #0]
    2faa:	3337      	adds	r3, #55	; 0x37
    2fac:	4313      	orrs	r3, r2
    2fae:	81a3      	strh	r3, [r4, #12]
    2fb0:	4240      	negs	r0, r0
    2fb2:	bd70      	pop	{r4, r5, r6, pc}
    2fb4:	4b28      	ldr	r3, [pc, #160]	; (3058 <__swsetup_r+0xe4>)
    2fb6:	429c      	cmp	r4, r3
    2fb8:	d101      	bne.n	2fbe <__swsetup_r+0x4a>
    2fba:	68ac      	ldr	r4, [r5, #8]
    2fbc:	e7eb      	b.n	2f96 <__swsetup_r+0x22>
    2fbe:	4b27      	ldr	r3, [pc, #156]	; (305c <__swsetup_r+0xe8>)
    2fc0:	429c      	cmp	r4, r3
    2fc2:	d1e8      	bne.n	2f96 <__swsetup_r+0x22>
    2fc4:	68ec      	ldr	r4, [r5, #12]
    2fc6:	e7e6      	b.n	2f96 <__swsetup_r+0x22>
    2fc8:	075b      	lsls	r3, r3, #29
    2fca:	d513      	bpl.n	2ff4 <__swsetup_r+0x80>
    2fcc:	6b61      	ldr	r1, [r4, #52]	; 0x34
    2fce:	2900      	cmp	r1, #0
    2fd0:	d008      	beq.n	2fe4 <__swsetup_r+0x70>
    2fd2:	0023      	movs	r3, r4
    2fd4:	3344      	adds	r3, #68	; 0x44
    2fd6:	4299      	cmp	r1, r3
    2fd8:	d002      	beq.n	2fe0 <__swsetup_r+0x6c>
    2fda:	0030      	movs	r0, r6
    2fdc:	f7ff fb8e 	bl	26fc <_free_r>
    2fe0:	2300      	movs	r3, #0
    2fe2:	6363      	str	r3, [r4, #52]	; 0x34
    2fe4:	2224      	movs	r2, #36	; 0x24
    2fe6:	89a3      	ldrh	r3, [r4, #12]
    2fe8:	4393      	bics	r3, r2
    2fea:	81a3      	strh	r3, [r4, #12]
    2fec:	2300      	movs	r3, #0
    2fee:	6063      	str	r3, [r4, #4]
    2ff0:	6923      	ldr	r3, [r4, #16]
    2ff2:	6023      	str	r3, [r4, #0]
    2ff4:	2308      	movs	r3, #8
    2ff6:	89a2      	ldrh	r2, [r4, #12]
    2ff8:	4313      	orrs	r3, r2
    2ffa:	81a3      	strh	r3, [r4, #12]
    2ffc:	6923      	ldr	r3, [r4, #16]
    2ffe:	2b00      	cmp	r3, #0
    3000:	d10b      	bne.n	301a <__swsetup_r+0xa6>
    3002:	21a0      	movs	r1, #160	; 0xa0
    3004:	2280      	movs	r2, #128	; 0x80
    3006:	89a3      	ldrh	r3, [r4, #12]
    3008:	0089      	lsls	r1, r1, #2
    300a:	0092      	lsls	r2, r2, #2
    300c:	400b      	ands	r3, r1
    300e:	4293      	cmp	r3, r2
    3010:	d003      	beq.n	301a <__swsetup_r+0xa6>
    3012:	0021      	movs	r1, r4
    3014:	0030      	movs	r0, r6
    3016:	f7ff fb23 	bl	2660 <__smakebuf_r>
    301a:	2301      	movs	r3, #1
    301c:	89a2      	ldrh	r2, [r4, #12]
    301e:	4013      	ands	r3, r2
    3020:	d011      	beq.n	3046 <__swsetup_r+0xd2>
    3022:	2300      	movs	r3, #0
    3024:	60a3      	str	r3, [r4, #8]
    3026:	6963      	ldr	r3, [r4, #20]
    3028:	425b      	negs	r3, r3
    302a:	61a3      	str	r3, [r4, #24]
    302c:	2000      	movs	r0, #0
    302e:	6923      	ldr	r3, [r4, #16]
    3030:	4283      	cmp	r3, r0
    3032:	d1be      	bne.n	2fb2 <__swsetup_r+0x3e>
    3034:	230c      	movs	r3, #12
    3036:	5ee2      	ldrsh	r2, [r4, r3]
    3038:	0613      	lsls	r3, r2, #24
    303a:	d5ba      	bpl.n	2fb2 <__swsetup_r+0x3e>
    303c:	2340      	movs	r3, #64	; 0x40
    303e:	4313      	orrs	r3, r2
    3040:	81a3      	strh	r3, [r4, #12]
    3042:	3801      	subs	r0, #1
    3044:	e7b5      	b.n	2fb2 <__swsetup_r+0x3e>
    3046:	0792      	lsls	r2, r2, #30
    3048:	d400      	bmi.n	304c <__swsetup_r+0xd8>
    304a:	6963      	ldr	r3, [r4, #20]
    304c:	60a3      	str	r3, [r4, #8]
    304e:	e7ed      	b.n	302c <__swsetup_r+0xb8>
    3050:	20000010 	.word	0x20000010
    3054:	000033f0 	.word	0x000033f0
    3058:	00003410 	.word	0x00003410
    305c:	000033d0 	.word	0x000033d0

00003060 <_close_r>:
    3060:	2300      	movs	r3, #0
    3062:	b570      	push	{r4, r5, r6, lr}
    3064:	4c06      	ldr	r4, [pc, #24]	; (3080 <_close_r+0x20>)
    3066:	0005      	movs	r5, r0
    3068:	0008      	movs	r0, r1
    306a:	6023      	str	r3, [r4, #0]
    306c:	f7fe fa74 	bl	1558 <_close>
    3070:	1c43      	adds	r3, r0, #1
    3072:	d103      	bne.n	307c <_close_r+0x1c>
    3074:	6823      	ldr	r3, [r4, #0]
    3076:	2b00      	cmp	r3, #0
    3078:	d000      	beq.n	307c <_close_r+0x1c>
    307a:	602b      	str	r3, [r5, #0]
    307c:	bd70      	pop	{r4, r5, r6, pc}
    307e:	46c0      	nop			; (mov r8, r8)
    3080:	20000170 	.word	0x20000170

00003084 <_fstat_r>:
    3084:	2300      	movs	r3, #0
    3086:	b570      	push	{r4, r5, r6, lr}
    3088:	4c06      	ldr	r4, [pc, #24]	; (30a4 <_fstat_r+0x20>)
    308a:	0005      	movs	r5, r0
    308c:	0008      	movs	r0, r1
    308e:	0011      	movs	r1, r2
    3090:	6023      	str	r3, [r4, #0]
    3092:	f7fe fa64 	bl	155e <_fstat>
    3096:	1c43      	adds	r3, r0, #1
    3098:	d103      	bne.n	30a2 <_fstat_r+0x1e>
    309a:	6823      	ldr	r3, [r4, #0]
    309c:	2b00      	cmp	r3, #0
    309e:	d000      	beq.n	30a2 <_fstat_r+0x1e>
    30a0:	602b      	str	r3, [r5, #0]
    30a2:	bd70      	pop	{r4, r5, r6, pc}
    30a4:	20000170 	.word	0x20000170

000030a8 <_isatty_r>:
    30a8:	2300      	movs	r3, #0
    30aa:	b570      	push	{r4, r5, r6, lr}
    30ac:	4c06      	ldr	r4, [pc, #24]	; (30c8 <_isatty_r+0x20>)
    30ae:	0005      	movs	r5, r0
    30b0:	0008      	movs	r0, r1
    30b2:	6023      	str	r3, [r4, #0]
    30b4:	f7fe fa58 	bl	1568 <_isatty>
    30b8:	1c43      	adds	r3, r0, #1
    30ba:	d103      	bne.n	30c4 <_isatty_r+0x1c>
    30bc:	6823      	ldr	r3, [r4, #0]
    30be:	2b00      	cmp	r3, #0
    30c0:	d000      	beq.n	30c4 <_isatty_r+0x1c>
    30c2:	602b      	str	r3, [r5, #0]
    30c4:	bd70      	pop	{r4, r5, r6, pc}
    30c6:	46c0      	nop			; (mov r8, r8)
    30c8:	20000170 	.word	0x20000170

000030cc <_lseek_r>:
    30cc:	b570      	push	{r4, r5, r6, lr}
    30ce:	0005      	movs	r5, r0
    30d0:	0008      	movs	r0, r1
    30d2:	0011      	movs	r1, r2
    30d4:	2200      	movs	r2, #0
    30d6:	4c06      	ldr	r4, [pc, #24]	; (30f0 <_lseek_r+0x24>)
    30d8:	6022      	str	r2, [r4, #0]
    30da:	001a      	movs	r2, r3
    30dc:	f7fe fa46 	bl	156c <_lseek>
    30e0:	1c43      	adds	r3, r0, #1
    30e2:	d103      	bne.n	30ec <_lseek_r+0x20>
    30e4:	6823      	ldr	r3, [r4, #0]
    30e6:	2b00      	cmp	r3, #0
    30e8:	d000      	beq.n	30ec <_lseek_r+0x20>
    30ea:	602b      	str	r3, [r5, #0]
    30ec:	bd70      	pop	{r4, r5, r6, pc}
    30ee:	46c0      	nop			; (mov r8, r8)
    30f0:	20000170 	.word	0x20000170

000030f4 <memchr>:
    30f4:	b2c9      	uxtb	r1, r1
    30f6:	1882      	adds	r2, r0, r2
    30f8:	4290      	cmp	r0, r2
    30fa:	d101      	bne.n	3100 <memchr+0xc>
    30fc:	2000      	movs	r0, #0
    30fe:	4770      	bx	lr
    3100:	7803      	ldrb	r3, [r0, #0]
    3102:	428b      	cmp	r3, r1
    3104:	d0fb      	beq.n	30fe <memchr+0xa>
    3106:	3001      	adds	r0, #1
    3108:	e7f6      	b.n	30f8 <memchr+0x4>

0000310a <__malloc_lock>:
    310a:	4770      	bx	lr

0000310c <__malloc_unlock>:
    310c:	4770      	bx	lr
	...

00003110 <_read_r>:
    3110:	b570      	push	{r4, r5, r6, lr}
    3112:	0005      	movs	r5, r0
    3114:	0008      	movs	r0, r1
    3116:	0011      	movs	r1, r2
    3118:	2200      	movs	r2, #0
    311a:	4c06      	ldr	r4, [pc, #24]	; (3134 <_read_r+0x24>)
    311c:	6022      	str	r2, [r4, #0]
    311e:	001a      	movs	r2, r3
    3120:	f7fe f9be 	bl	14a0 <_read>
    3124:	1c43      	adds	r3, r0, #1
    3126:	d103      	bne.n	3130 <_read_r+0x20>
    3128:	6823      	ldr	r3, [r4, #0]
    312a:	2b00      	cmp	r3, #0
    312c:	d000      	beq.n	3130 <_read_r+0x20>
    312e:	602b      	str	r3, [r5, #0]
    3130:	bd70      	pop	{r4, r5, r6, pc}
    3132:	46c0      	nop			; (mov r8, r8)
    3134:	20000170 	.word	0x20000170
    3138:	42000800 	.word	0x42000800
    313c:	42000c00 	.word	0x42000c00
    3140:	42001000 	.word	0x42001000
    3144:	42001400 	.word	0x42001400
    3148:	42001800 	.word	0x42001800
    314c:	42001c00 	.word	0x42001c00
    3150:	00000c2e 	.word	0x00000c2e
    3154:	00000c2a 	.word	0x00000c2a
    3158:	00000c2a 	.word	0x00000c2a
    315c:	00000c90 	.word	0x00000c90
    3160:	00000c90 	.word	0x00000c90
    3164:	00000c42 	.word	0x00000c42
    3168:	00000c34 	.word	0x00000c34
    316c:	00000c48 	.word	0x00000c48
    3170:	00000c7e 	.word	0x00000c7e
    3174:	00000e50 	.word	0x00000e50
    3178:	00000e30 	.word	0x00000e30
    317c:	00000e30 	.word	0x00000e30
    3180:	00000ebc 	.word	0x00000ebc
    3184:	00000e42 	.word	0x00000e42
    3188:	00000e5e 	.word	0x00000e5e
    318c:	00000e34 	.word	0x00000e34
    3190:	00000e6c 	.word	0x00000e6c
    3194:	00000eac 	.word	0x00000eac
	...
    31a0:	871f0000 	.word	0x871f0000
    31a4:	1f030ce0 	.word	0x1f030ce0
    31a8:	8105f6c7 	.word	0x8105f6c7
    31ac:	00f0c70f 	.word	0x00f0c70f
    31b0:	00000000 	.word	0x00000000
    31b4:	000a000a 	.word	0x000a000a
    31b8:	00140014 	.word	0x00140014
    31bc:	00000014 	.word	0x00000014
    31c0:	000a017c 	.word	0x000a017c
    31c4:	000a017c 	.word	0x000a017c
    31c8:	00140186 	.word	0x00140186
    31cc:	00140000 	.word	0x00140000
    31d0:	0122000a 	.word	0x0122000a
    31d4:	00140186 	.word	0x00140186
    31d8:	01220190 	.word	0x01220190
    31dc:	0122000a 	.word	0x0122000a
    31e0:	012c0014 	.word	0x012c0014
    31e4:	0122017c 	.word	0x0122017c
    31e8:	012c0186 	.word	0x012c0186
    31ec:	012c0014 	.word	0x012c0014
    31f0:	0136017c 	.word	0x0136017c
    31f4:	001e0000 	.word	0x001e0000
    31f8:	00280032 	.word	0x00280032
    31fc:	00320000 	.word	0x00320000
    3200:	003c0032 	.word	0x003c0032
    3204:	001e0050 	.word	0x001e0050
    3208:	00280118 	.word	0x00280118
    320c:	00280046 	.word	0x00280046
    3210:	00be0050 	.word	0x00be0050
    3214:	00be0050 	.word	0x00be0050
    3218:	00c80118 	.word	0x00c80118
    321c:	00280118 	.word	0x00280118
    3220:	00be0122 	.word	0x00be0122
    3224:	00460000 	.word	0x00460000
    3228:	00500032 	.word	0x00500032
    322c:	005a0000 	.word	0x005a0000
    3230:	00640032 	.word	0x00640032
    3234:	006e0000 	.word	0x006e0000
    3238:	00780032 	.word	0x00780032
    323c:	00820000 	.word	0x00820000
    3240:	008c0032 	.word	0x008c0032
    3244:	00960000 	.word	0x00960000
    3248:	00a00032 	.word	0x00a00032
    324c:	00aa0000 	.word	0x00aa0000
    3250:	00b40032 	.word	0x00b40032
    3254:	00be0000 	.word	0x00be0000
    3258:	00c80032 	.word	0x00c80032
    325c:	00c8012c 	.word	0x00c8012c
    3260:	00d20172 	.word	0x00d20172
    3264:	00dc001e 	.word	0x00dc001e
    3268:	00e60172 	.word	0x00e60172
    326c:	00f0001e 	.word	0x00f0001e
    3270:	00fa0172 	.word	0x00fa0172
    3274:	0104001e 	.word	0x0104001e
    3278:	010e0172 	.word	0x010e0172
    327c:	0118005a 	.word	0x0118005a
    3280:	0122012c 	.word	0x0122012c
    3284:	82be50b4 	.word	0x82be50b4
    3288:	8cbe82aa 	.word	0x8cbe82aa
    328c:	64963c8c 	.word	0x64963c8c
    3290:	64dc3cd2 	.word	0x64dc3cd2
    3294:	a08c9682 	.word	0xa08c9682
    3298:	aadca08c 	.word	0xaadca08c
    329c:	a0e696dc 	.word	0xa0e696dc
    32a0:	50f03c78 	.word	0x50f03c78
    32a4:	5a78466e 	.word	0x5a78466e
    32a8:	aaaa3c96 	.word	0xaaaa3c96
    32ac:	a0dc3cc8 	.word	0xa0dc3cc8
    32b0:	aae6a0d2 	.word	0xaae6a0d2

000032b4 <beelzebub.12744>:
    32b4:	2e002d00 44003200 88005300 f300b600     .-...2.D.S......
    32c4:	64012201 d4019201 08020702 5f023402     .".d.........4._
    32d4:	94027802 bb02a602 f902db02 7f031f03     .x..............

000032e4 <belial.12741>:
    32e4:	f0f0f0f0 b0b0b0f0 b1b6b6b6 b7b7b1b1     ................
    32f4:	b2b2b2b7 bfb8b8b8 b9b3b3b3 b5b5b9b9     ................
    3304:	babac2b5 bcbcbcba bebdbdbd f0f0f0be     ................
    3314:	b1b1f0f0 b8b7b7b6 bcb8b8b8 c9c9bcbc     ................
    3324:	35c9c9c9 0000363a                       ...5:6..

0000332c <lucifer.12743>:
    332c:	0852aa55 0d0d0d01 0d343434 34340d0d     U.R.....444...44
    333c:	00000034 01242424 340f0f0f 08083434     4...$$$....444..
    334c:	24240308 00780024 00007800 52aa5589     ..$$$.x..x...U.R
    335c:	00cc0008 01707005 02030303 02d00000     .....pp.........
    336c:	00505050 00000055 6c6c6548 6f57206f     PPP.U...Hello Wo
    337c:	0a646c72 0000000d                       rld.....

00003384 <mulciber.12742>:
    3384:	03020100 02010004 00020100 01000201     ................
    3394:	02010002 00020100 01000201 01000002     ................
    33a4:	02010000 00020100 01000201 03020100     ................
    33b4:	00000004 01000100 01000302 02010002     ................
    33c4:	00000403 00000000                       ........

000033cc <_global_impure_ptr>:
    33cc:	20000014                                ... 

000033d0 <__sf_fake_stderr>:
	...

000033f0 <__sf_fake_stdin>:
	...

00003410 <__sf_fake_stdout>:
	...
    3430:	2b302d23 6c680020 6665004c 47464567     #-0+ .hlL.efgEFG
    3440:	32313000 36353433 41393837 45444342     .0123456789ABCDE
    3450:	31300046 35343332 39383736 64636261     F.0123456789abcd
    3460:	00006665                                ef..

00003464 <_init>:
    3464:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3466:	46c0      	nop			; (mov r8, r8)
    3468:	bcf8      	pop	{r3, r4, r5, r6, r7}
    346a:	bc08      	pop	{r3}
    346c:	469e      	mov	lr, r3
    346e:	4770      	bx	lr

00003470 <__init_array_start>:
    3470:	000000dd 	.word	0x000000dd

00003474 <_fini>:
    3474:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3476:	46c0      	nop			; (mov r8, r8)
    3478:	bcf8      	pop	{r3, r4, r5, r6, r7}
    347a:	bc08      	pop	{r3}
    347c:	469e      	mov	lr, r3
    347e:	4770      	bx	lr

00003480 <__fini_array_start>:
    3480:	000000b5 	.word	0x000000b5
