Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Apr 22 15:07:15 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MCU_timing_summary_routed.rpt -pb MCU_timing_summary_routed.pb -rpx MCU_timing_summary_routed.rpx -warn_on_violation
| Design       : MCU
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (17)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.370        0.000                      0                 1665        0.111        0.000                      0                 1665        3.750        0.000                       0                   689  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.370        0.000                      0                 1665        0.111        0.000                      0                 1665        3.750        0.000                       0                   689  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.370ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.370ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.224ns  (logic 1.844ns (19.990%)  route 7.380ns (80.010%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=688, routed)         1.637     5.158    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X64Y8          FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y8          FDCE (Prop_fdce_C_Q)         0.518     5.676 r  U_Core/U_DataPath/U_PC/q_reg[4]/Q
                         net (fo=100, routed)         1.975     7.651    U_Core/U_DataPath/U_PC/q_reg[31]_0[4]
    SLICE_X52Y5          LUT5 (Prop_lut5_I1_O)        0.150     7.801 r  U_Core/U_DataPath/U_PC/q[30]_i_5/O
                         net (fo=1, routed)           0.845     8.647    U_Core/U_DataPath/U_PC/q[30]_i_5_n_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I1_O)        0.328     8.975 r  U_Core/U_DataPath/U_PC/q[30]_i_2/O
                         net (fo=10, routed)          0.668     9.643    U_Core/U_DataPath/U_PC/q_reg[9]_2
    SLICE_X54Y8          LUT6 (Prop_lut6_I4_O)        0.124     9.767 r  U_Core/U_DataPath/U_PC/q[30]_i_12/O
                         net (fo=3, routed)           0.331    10.098    U_Core/U_ControlUnit/q_reg[30]_2
    SLICE_X53Y8          LUT6 (Prop_lut6_I1_O)        0.124    10.222 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_62/O
                         net (fo=40, routed)          0.679    10.900    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X53Y9          LUT2 (Prop_lut2_I0_O)        0.150    11.050 r  U_Core/U_ControlUnit/q[28]_i_4/O
                         net (fo=26, routed)          1.309    12.360    U_Core/U_ControlUnit/q[28]_i_4_n_0
    SLICE_X52Y19         LUT6 (Prop_lut6_I3_O)        0.326    12.686 r  U_Core/U_ControlUnit/q[25]_i_1/O
                         net (fo=2, routed)           0.861    13.547    U_Core/U_ControlUnit/D[23]
    SLICE_X60Y18         LUT6 (Prop_lut6_I4_O)        0.124    13.671 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_1/O
                         net (fo=2, routed)           0.712    14.383    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/DIA1
    SLICE_X56Y17         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=688, routed)         1.445    14.786    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/WCLK
    SLICE_X56Y17         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMA_D1/CLK
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X56Y17         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.753    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.753    
                         arrival time                         -14.383    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.490ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.107ns  (logic 1.846ns (20.270%)  route 7.261ns (79.730%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=688, routed)         1.637     5.158    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X64Y8          FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y8          FDCE (Prop_fdce_C_Q)         0.518     5.676 r  U_Core/U_DataPath/U_PC/q_reg[4]/Q
                         net (fo=100, routed)         1.975     7.651    U_Core/U_DataPath/U_PC/q_reg[31]_0[4]
    SLICE_X52Y5          LUT5 (Prop_lut5_I1_O)        0.150     7.801 r  U_Core/U_DataPath/U_PC/q[30]_i_5/O
                         net (fo=1, routed)           0.845     8.647    U_Core/U_DataPath/U_PC/q[30]_i_5_n_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I1_O)        0.328     8.975 r  U_Core/U_DataPath/U_PC/q[30]_i_2/O
                         net (fo=10, routed)          0.668     9.643    U_Core/U_DataPath/U_PC/q_reg[9]_2
    SLICE_X54Y8          LUT6 (Prop_lut6_I4_O)        0.124     9.767 r  U_Core/U_DataPath/U_PC/q[30]_i_12/O
                         net (fo=3, routed)           0.331    10.098    U_Core/U_ControlUnit/q_reg[30]_2
    SLICE_X53Y8          LUT6 (Prop_lut6_I1_O)        0.124    10.222 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_62/O
                         net (fo=40, routed)          1.282    11.504    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X54Y18         LUT2 (Prop_lut2_I0_O)        0.150    11.654 r  U_Core/U_ControlUnit/q[31]_i_7/O
                         net (fo=1, routed)           0.566    12.220    U_Core/U_ControlUnit/q[31]_i_7_n_0
    SLICE_X56Y18         LUT6 (Prop_lut6_I5_O)        0.328    12.548 r  U_Core/U_ControlUnit/q[31]_i_1/O
                         net (fo=2, routed)           0.670    13.218    U_Core/U_ControlUnit/D[29]
    SLICE_X58Y19         LUT6 (Prop_lut6_I4_O)        0.124    13.342 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_30_31_i_1/O
                         net (fo=2, routed)           0.923    14.265    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/DIA1
    SLICE_X56Y15         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=688, routed)         1.447    14.788    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/WCLK
    SLICE_X56Y15         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/RAMA_D1/CLK
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X56Y15         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.755    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.755    
                         arrival time                         -14.265    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.544ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.124ns  (logic 1.844ns (20.211%)  route 7.280ns (79.789%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=688, routed)         1.637     5.158    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X64Y8          FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y8          FDCE (Prop_fdce_C_Q)         0.518     5.676 r  U_Core/U_DataPath/U_PC/q_reg[4]/Q
                         net (fo=100, routed)         1.975     7.651    U_Core/U_DataPath/U_PC/q_reg[31]_0[4]
    SLICE_X52Y5          LUT5 (Prop_lut5_I1_O)        0.150     7.801 r  U_Core/U_DataPath/U_PC/q[30]_i_5/O
                         net (fo=1, routed)           0.845     8.647    U_Core/U_DataPath/U_PC/q[30]_i_5_n_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I1_O)        0.328     8.975 r  U_Core/U_DataPath/U_PC/q[30]_i_2/O
                         net (fo=10, routed)          0.668     9.643    U_Core/U_DataPath/U_PC/q_reg[9]_2
    SLICE_X54Y8          LUT6 (Prop_lut6_I4_O)        0.124     9.767 r  U_Core/U_DataPath/U_PC/q[30]_i_12/O
                         net (fo=3, routed)           0.331    10.098    U_Core/U_ControlUnit/q_reg[30]_2
    SLICE_X53Y8          LUT6 (Prop_lut6_I1_O)        0.124    10.222 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_62/O
                         net (fo=40, routed)          0.679    10.900    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X53Y9          LUT2 (Prop_lut2_I0_O)        0.150    11.050 r  U_Core/U_ControlUnit/q[28]_i_4/O
                         net (fo=26, routed)          1.426    12.476    U_Core/U_ControlUnit/q[28]_i_4_n_0
    SLICE_X55Y19         LUT6 (Prop_lut6_I2_O)        0.326    12.802 r  U_Core/U_ControlUnit/q[26]_i_1/O
                         net (fo=2, routed)           0.791    13.593    U_Core/U_ControlUnit/D[24]
    SLICE_X59Y17         LUT6 (Prop_lut6_I4_O)        0.124    13.717 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_4/O
                         net (fo=2, routed)           0.565    14.282    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/DIB0
    SLICE_X56Y17         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=688, routed)         1.445    14.786    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/WCLK
    SLICE_X56Y17         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMB/CLK
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X56Y17         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.826    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                         -14.282    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.580ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.015ns  (logic 1.846ns (20.476%)  route 7.169ns (79.524%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=688, routed)         1.637     5.158    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X64Y8          FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y8          FDCE (Prop_fdce_C_Q)         0.518     5.676 r  U_Core/U_DataPath/U_PC/q_reg[4]/Q
                         net (fo=100, routed)         1.975     7.651    U_Core/U_DataPath/U_PC/q_reg[31]_0[4]
    SLICE_X52Y5          LUT5 (Prop_lut5_I1_O)        0.150     7.801 r  U_Core/U_DataPath/U_PC/q[30]_i_5/O
                         net (fo=1, routed)           0.845     8.647    U_Core/U_DataPath/U_PC/q[30]_i_5_n_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I1_O)        0.328     8.975 r  U_Core/U_DataPath/U_PC/q[30]_i_2/O
                         net (fo=10, routed)          0.668     9.643    U_Core/U_DataPath/U_PC/q_reg[9]_2
    SLICE_X54Y8          LUT6 (Prop_lut6_I4_O)        0.124     9.767 r  U_Core/U_DataPath/U_PC/q[30]_i_12/O
                         net (fo=3, routed)           0.331    10.098    U_Core/U_ControlUnit/q_reg[30]_2
    SLICE_X53Y8          LUT6 (Prop_lut6_I1_O)        0.124    10.222 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_62/O
                         net (fo=40, routed)          1.282    11.504    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X54Y18         LUT2 (Prop_lut2_I0_O)        0.150    11.654 r  U_Core/U_ControlUnit/q[31]_i_7/O
                         net (fo=1, routed)           0.566    12.220    U_Core/U_ControlUnit/q[31]_i_7_n_0
    SLICE_X56Y18         LUT6 (Prop_lut6_I5_O)        0.328    12.548 r  U_Core/U_ControlUnit/q[31]_i_1/O
                         net (fo=2, routed)           0.670    13.218    U_Core/U_ControlUnit/D[29]
    SLICE_X58Y19         LUT6 (Prop_lut6_I4_O)        0.124    13.342 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_30_31_i_1/O
                         net (fo=2, routed)           0.831    14.174    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/DIA1
    SLICE_X56Y16         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=688, routed)         1.446    14.787    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/WCLK
    SLICE_X56Y16         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMA_D1/CLK
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X56Y16         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.754    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.754    
                         arrival time                         -14.174    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.595ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.096ns  (logic 1.844ns (20.272%)  route 7.252ns (79.728%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=688, routed)         1.637     5.158    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X64Y8          FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y8          FDCE (Prop_fdce_C_Q)         0.518     5.676 r  U_Core/U_DataPath/U_PC/q_reg[4]/Q
                         net (fo=100, routed)         1.975     7.651    U_Core/U_DataPath/U_PC/q_reg[31]_0[4]
    SLICE_X52Y5          LUT5 (Prop_lut5_I1_O)        0.150     7.801 r  U_Core/U_DataPath/U_PC/q[30]_i_5/O
                         net (fo=1, routed)           0.845     8.647    U_Core/U_DataPath/U_PC/q[30]_i_5_n_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I1_O)        0.328     8.975 r  U_Core/U_DataPath/U_PC/q[30]_i_2/O
                         net (fo=10, routed)          0.668     9.643    U_Core/U_DataPath/U_PC/q_reg[9]_2
    SLICE_X54Y8          LUT6 (Prop_lut6_I4_O)        0.124     9.767 r  U_Core/U_DataPath/U_PC/q[30]_i_12/O
                         net (fo=3, routed)           0.331    10.098    U_Core/U_ControlUnit/q_reg[30]_2
    SLICE_X53Y8          LUT6 (Prop_lut6_I1_O)        0.124    10.222 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_62/O
                         net (fo=40, routed)          0.679    10.900    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X53Y9          LUT2 (Prop_lut2_I0_O)        0.150    11.050 r  U_Core/U_ControlUnit/q[28]_i_4/O
                         net (fo=26, routed)          1.308    12.359    U_Core/U_ControlUnit/q[28]_i_4_n_0
    SLICE_X51Y19         LUT6 (Prop_lut6_I3_O)        0.326    12.685 r  U_Core/U_ControlUnit/q[24]_i_1/O
                         net (fo=2, routed)           0.714    13.399    U_Core/U_ControlUnit/D[22]
    SLICE_X59Y18         LUT6 (Prop_lut6_I4_O)        0.124    13.523 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_2/O
                         net (fo=2, routed)           0.732    14.254    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/DIA0
    SLICE_X56Y17         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=688, routed)         1.445    14.786    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/WCLK
    SLICE_X56Y17         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMA/CLK
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X56Y17         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.850    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         14.850    
                         arrival time                         -14.254    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.635ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.025ns  (logic 1.844ns (20.433%)  route 7.181ns (79.567%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=688, routed)         1.637     5.158    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X64Y8          FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y8          FDCE (Prop_fdce_C_Q)         0.518     5.676 r  U_Core/U_DataPath/U_PC/q_reg[4]/Q
                         net (fo=100, routed)         1.975     7.651    U_Core/U_DataPath/U_PC/q_reg[31]_0[4]
    SLICE_X52Y5          LUT5 (Prop_lut5_I1_O)        0.150     7.801 r  U_Core/U_DataPath/U_PC/q[30]_i_5/O
                         net (fo=1, routed)           0.845     8.647    U_Core/U_DataPath/U_PC/q[30]_i_5_n_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I1_O)        0.328     8.975 r  U_Core/U_DataPath/U_PC/q[30]_i_2/O
                         net (fo=10, routed)          0.668     9.643    U_Core/U_DataPath/U_PC/q_reg[9]_2
    SLICE_X54Y8          LUT6 (Prop_lut6_I4_O)        0.124     9.767 r  U_Core/U_DataPath/U_PC/q[30]_i_12/O
                         net (fo=3, routed)           0.331    10.098    U_Core/U_ControlUnit/q_reg[30]_2
    SLICE_X53Y8          LUT6 (Prop_lut6_I1_O)        0.124    10.222 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_62/O
                         net (fo=40, routed)          0.679    10.900    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X53Y9          LUT2 (Prop_lut2_I0_O)        0.150    11.050 r  U_Core/U_ControlUnit/q[28]_i_4/O
                         net (fo=26, routed)          1.309    12.360    U_Core/U_ControlUnit/q[28]_i_4_n_0
    SLICE_X52Y19         LUT6 (Prop_lut6_I3_O)        0.326    12.686 r  U_Core/U_ControlUnit/q[25]_i_1/O
                         net (fo=2, routed)           0.861    13.547    U_Core/U_ControlUnit/D[23]
    SLICE_X60Y18         LUT6 (Prop_lut6_I4_O)        0.124    13.671 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_1/O
                         net (fo=2, routed)           0.512    14.183    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/DIA1
    SLICE_X60Y17         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=688, routed)         1.510    14.851    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/WCLK
    SLICE_X60Y17         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA_D1/CLK
                         clock pessimism              0.260    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X60Y17         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.818    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.818    
                         arrival time                         -14.183    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.639ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.053ns  (logic 1.844ns (20.369%)  route 7.209ns (79.631%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=688, routed)         1.637     5.158    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X64Y8          FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y8          FDCE (Prop_fdce_C_Q)         0.518     5.676 r  U_Core/U_DataPath/U_PC/q_reg[4]/Q
                         net (fo=100, routed)         1.975     7.651    U_Core/U_DataPath/U_PC/q_reg[31]_0[4]
    SLICE_X52Y5          LUT5 (Prop_lut5_I1_O)        0.150     7.801 r  U_Core/U_DataPath/U_PC/q[30]_i_5/O
                         net (fo=1, routed)           0.845     8.647    U_Core/U_DataPath/U_PC/q[30]_i_5_n_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I1_O)        0.328     8.975 r  U_Core/U_DataPath/U_PC/q[30]_i_2/O
                         net (fo=10, routed)          0.668     9.643    U_Core/U_DataPath/U_PC/q_reg[9]_2
    SLICE_X54Y8          LUT6 (Prop_lut6_I4_O)        0.124     9.767 r  U_Core/U_DataPath/U_PC/q[30]_i_12/O
                         net (fo=3, routed)           0.331    10.098    U_Core/U_ControlUnit/q_reg[30]_2
    SLICE_X53Y8          LUT6 (Prop_lut6_I1_O)        0.124    10.222 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_62/O
                         net (fo=40, routed)          0.679    10.900    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X53Y9          LUT2 (Prop_lut2_I0_O)        0.150    11.050 r  U_Core/U_ControlUnit/q[28]_i_4/O
                         net (fo=26, routed)          1.285    12.335    U_Core/U_ControlUnit/q[28]_i_4_n_0
    SLICE_X51Y17         LUT6 (Prop_lut6_I5_O)        0.326    12.661 r  U_Core/U_ControlUnit/q[21]_i_1/O
                         net (fo=2, routed)           0.887    13.548    U_Core/U_ControlUnit/D[19]
    SLICE_X59Y16         LUT6 (Prop_lut6_I4_O)        0.124    13.672 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_18_23_i_3/O
                         net (fo=2, routed)           0.539    14.211    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/DIB1
    SLICE_X60Y15         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=688, routed)         1.512    14.853    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/WCLK
    SLICE_X60Y15         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMB_D1/CLK
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X60Y15         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.850    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.850    
                         arrival time                         -14.211    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.641ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.036ns  (logic 1.844ns (20.407%)  route 7.192ns (79.593%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=688, routed)         1.637     5.158    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X64Y8          FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y8          FDCE (Prop_fdce_C_Q)         0.518     5.676 r  U_Core/U_DataPath/U_PC/q_reg[4]/Q
                         net (fo=100, routed)         1.975     7.651    U_Core/U_DataPath/U_PC/q_reg[31]_0[4]
    SLICE_X52Y5          LUT5 (Prop_lut5_I1_O)        0.150     7.801 r  U_Core/U_DataPath/U_PC/q[30]_i_5/O
                         net (fo=1, routed)           0.845     8.647    U_Core/U_DataPath/U_PC/q[30]_i_5_n_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I1_O)        0.328     8.975 r  U_Core/U_DataPath/U_PC/q[30]_i_2/O
                         net (fo=10, routed)          0.668     9.643    U_Core/U_DataPath/U_PC/q_reg[9]_2
    SLICE_X54Y8          LUT6 (Prop_lut6_I4_O)        0.124     9.767 r  U_Core/U_DataPath/U_PC/q[30]_i_12/O
                         net (fo=3, routed)           0.331    10.098    U_Core/U_ControlUnit/q_reg[30]_2
    SLICE_X53Y8          LUT6 (Prop_lut6_I1_O)        0.124    10.222 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_62/O
                         net (fo=40, routed)          0.679    10.900    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X53Y9          LUT2 (Prop_lut2_I0_O)        0.150    11.050 r  U_Core/U_ControlUnit/q[28]_i_4/O
                         net (fo=26, routed)          1.417    12.468    U_Core/U_ControlUnit/q[28]_i_4_n_0
    SLICE_X55Y18         LUT6 (Prop_lut6_I3_O)        0.326    12.794 r  U_Core/U_ControlUnit/q[28]_i_1/O
                         net (fo=2, routed)           0.565    13.358    U_Core/U_ControlUnit/D[26]
    SLICE_X61Y19         LUT6 (Prop_lut6_I4_O)        0.124    13.482 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_6/O
                         net (fo=2, routed)           0.712    14.195    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/DIC0
    SLICE_X56Y17         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=688, routed)         1.445    14.786    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/WCLK
    SLICE_X56Y17         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMC/CLK
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X56Y17         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    14.836    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMC
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                         -14.195    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.692ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.980ns  (logic 1.844ns (20.535%)  route 7.136ns (79.465%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=688, routed)         1.637     5.158    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X64Y8          FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y8          FDCE (Prop_fdce_C_Q)         0.518     5.676 r  U_Core/U_DataPath/U_PC/q_reg[4]/Q
                         net (fo=100, routed)         1.975     7.651    U_Core/U_DataPath/U_PC/q_reg[31]_0[4]
    SLICE_X52Y5          LUT5 (Prop_lut5_I1_O)        0.150     7.801 r  U_Core/U_DataPath/U_PC/q[30]_i_5/O
                         net (fo=1, routed)           0.845     8.647    U_Core/U_DataPath/U_PC/q[30]_i_5_n_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I1_O)        0.328     8.975 r  U_Core/U_DataPath/U_PC/q[30]_i_2/O
                         net (fo=10, routed)          0.668     9.643    U_Core/U_DataPath/U_PC/q_reg[9]_2
    SLICE_X54Y8          LUT6 (Prop_lut6_I4_O)        0.124     9.767 r  U_Core/U_DataPath/U_PC/q[30]_i_12/O
                         net (fo=3, routed)           0.331    10.098    U_Core/U_ControlUnit/q_reg[30]_2
    SLICE_X53Y8          LUT6 (Prop_lut6_I1_O)        0.124    10.222 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_62/O
                         net (fo=40, routed)          0.679    10.900    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X53Y9          LUT2 (Prop_lut2_I0_O)        0.150    11.050 r  U_Core/U_ControlUnit/q[28]_i_4/O
                         net (fo=26, routed)          1.248    12.298    U_Core/U_ControlUnit/q[28]_i_4_n_0
    SLICE_X51Y15         LUT6 (Prop_lut6_I5_O)        0.326    12.624 r  U_Core/U_ControlUnit/q[17]_i_1/O
                         net (fo=2, routed)           0.895    13.519    U_Core/U_ControlUnit/D[15]
    SLICE_X64Y14         LUT6 (Prop_lut6_I4_O)        0.124    13.643 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_12_17_i_5/O
                         net (fo=2, routed)           0.495    14.138    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/DIC1
    SLICE_X60Y13         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=688, routed)         1.513    14.854    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/WCLK
    SLICE_X60Y13         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMC_D1/CLK
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X60Y13         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.830    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                         -14.138    
  -------------------------------------------------------------------
                         slack                                  0.692    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.991ns  (logic 1.844ns (20.509%)  route 7.147ns (79.491%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=688, routed)         1.637     5.158    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X64Y8          FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y8          FDCE (Prop_fdce_C_Q)         0.518     5.676 r  U_Core/U_DataPath/U_PC/q_reg[4]/Q
                         net (fo=100, routed)         1.975     7.651    U_Core/U_DataPath/U_PC/q_reg[31]_0[4]
    SLICE_X52Y5          LUT5 (Prop_lut5_I1_O)        0.150     7.801 r  U_Core/U_DataPath/U_PC/q[30]_i_5/O
                         net (fo=1, routed)           0.845     8.647    U_Core/U_DataPath/U_PC/q[30]_i_5_n_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I1_O)        0.328     8.975 r  U_Core/U_DataPath/U_PC/q[30]_i_2/O
                         net (fo=10, routed)          0.668     9.643    U_Core/U_DataPath/U_PC/q_reg[9]_2
    SLICE_X54Y8          LUT6 (Prop_lut6_I4_O)        0.124     9.767 r  U_Core/U_DataPath/U_PC/q[30]_i_12/O
                         net (fo=3, routed)           0.331    10.098    U_Core/U_ControlUnit/q_reg[30]_2
    SLICE_X53Y8          LUT6 (Prop_lut6_I1_O)        0.124    10.222 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_62/O
                         net (fo=40, routed)          0.679    10.900    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X53Y9          LUT2 (Prop_lut2_I0_O)        0.150    11.050 r  U_Core/U_ControlUnit/q[28]_i_4/O
                         net (fo=26, routed)          1.285    12.335    U_Core/U_ControlUnit/q[28]_i_4_n_0
    SLICE_X51Y17         LUT6 (Prop_lut6_I5_O)        0.326    12.661 r  U_Core/U_ControlUnit/q[21]_i_1/O
                         net (fo=2, routed)           0.887    13.548    U_Core/U_ControlUnit/D[19]
    SLICE_X59Y16         LUT6 (Prop_lut6_I4_O)        0.124    13.672 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_18_23_i_3/O
                         net (fo=2, routed)           0.478    14.150    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/DIB1
    SLICE_X60Y16         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=688, routed)         1.511    14.852    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/WCLK
    SLICE_X60Y16         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMB_D1/CLK
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X60Y16         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.849    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.849    
                         arrival time                         -14.150    
  -------------------------------------------------------------------
                         slack                                  0.699    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_addr_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.074%)  route 0.211ns (59.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=688, routed)         0.568     1.451    U_APB_Master/clk_IBUF_BUFG
    SLICE_X57Y5          FDCE                                         r  U_APB_Master/temp_addr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y5          FDCE (Prop_fdce_C_Q)         0.141     1.592 r  U_APB_Master/temp_addr_reg_reg[7]/Q
                         net (fo=1, routed)           0.211     1.803    U_RAM/Q[5]
    RAMB36_X2Y1          RAMB36E1                                     r  U_RAM/mem_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=688, routed)         0.878     2.006    U_RAM/clk_IBUF_BUFG
    RAMB36_X2Y1          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.497     1.509    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.692    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 U_Core/U_DataPath/U_DecReg_RFRD2/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_ExeReg_RFRD2/q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=688, routed)         0.593     1.476    U_Core/U_DataPath/U_DecReg_RFRD2/clk_IBUF_BUFG
    SLICE_X59Y7          FDCE                                         r  U_Core/U_DataPath/U_DecReg_RFRD2/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y7          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  U_Core/U_DataPath/U_DecReg_RFRD2/q_reg[2]/Q
                         net (fo=2, routed)           0.056     1.673    U_Core/U_DataPath/U_ExeReg_RFRD2/D[2]
    SLICE_X59Y7          FDCE                                         r  U_Core/U_DataPath/U_ExeReg_RFRD2/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=688, routed)         0.863     1.990    U_Core/U_DataPath/U_ExeReg_RFRD2/clk_IBUF_BUFG
    SLICE_X59Y7          FDCE                                         r  U_Core/U_DataPath/U_ExeReg_RFRD2/q_reg[2]/C
                         clock pessimism             -0.514     1.476    
    SLICE_X59Y7          FDCE (Hold_fdce_C_D)         0.075     1.551    U_Core/U_DataPath/U_ExeReg_RFRD2/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_wdata_reg_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/DIADI[28]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.141ns (28.862%)  route 0.348ns (71.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=688, routed)         0.561     1.444    U_APB_Master/clk_IBUF_BUFG
    SLICE_X57Y18         FDCE                                         r  U_APB_Master/temp_wdata_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y18         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  U_APB_Master/temp_wdata_reg_reg[28]/Q
                         net (fo=6, routed)           0.348     1.933    U_RAM/mem_reg_0[28]
    RAMB36_X2Y1          RAMB36E1                                     r  U_RAM/mem_reg/DIADI[28]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=688, routed)         0.878     2.006    U_RAM/clk_IBUF_BUFG
    RAMB36_X2Y1          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.497     1.509    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[28])
                                                      0.296     1.805    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 U_GPIB/U_APB_Intf/slv_reg0_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPIB/U_APB_Intf/PRDATA_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=688, routed)         0.582     1.465    U_GPIB/U_APB_Intf/clk_IBUF_BUFG
    SLICE_X61Y23         FDCE                                         r  U_GPIB/U_APB_Intf/slv_reg0_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  U_GPIB/U_APB_Intf/slv_reg0_reg[25]/Q
                         net (fo=1, routed)           0.087     1.693    U_GPIB/U_APB_Intf/slv_reg0[25]
    SLICE_X60Y23         FDRE                                         r  U_GPIB/U_APB_Intf/PRDATA_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=688, routed)         0.849     1.976    U_GPIB/U_APB_Intf/clk_IBUF_BUFG
    SLICE_X60Y23         FDRE                                         r  U_GPIB/U_APB_Intf/PRDATA_reg[25]/C
                         clock pessimism             -0.498     1.478    
    SLICE_X60Y23         FDRE (Hold_fdre_C_D)         0.085     1.563    U_GPIB/U_APB_Intf/PRDATA_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.693    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_addr_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.751%)  route 0.211ns (56.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=688, routed)         0.568     1.451    U_APB_Master/clk_IBUF_BUFG
    SLICE_X56Y6          FDCE                                         r  U_APB_Master/temp_addr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y6          FDCE (Prop_fdce_C_Q)         0.164     1.615 r  U_APB_Master/temp_addr_reg_reg[10]/Q
                         net (fo=1, routed)           0.211     1.826    U_RAM/Q[8]
    RAMB36_X2Y1          RAMB36E1                                     r  U_RAM/mem_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=688, routed)         0.878     2.006    U_RAM/clk_IBUF_BUFG
    RAMB36_X2Y1          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.497     1.509    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.692    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 U_Core/U_DataPath/U_DecReg_RFRD2/q_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_ExeReg_RFRD2/q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.141ns (67.004%)  route 0.069ns (32.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=688, routed)         0.593     1.476    U_Core/U_DataPath/U_DecReg_RFRD2/clk_IBUF_BUFG
    SLICE_X61Y8          FDCE                                         r  U_Core/U_DataPath/U_DecReg_RFRD2/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y8          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  U_Core/U_DataPath/U_DecReg_RFRD2/q_reg[11]/Q
                         net (fo=10, routed)          0.069     1.687    U_Core/U_DataPath/U_ExeReg_RFRD2/D[11]
    SLICE_X61Y8          FDCE                                         r  U_Core/U_DataPath/U_ExeReg_RFRD2/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=688, routed)         0.863     1.990    U_Core/U_DataPath/U_ExeReg_RFRD2/clk_IBUF_BUFG
    SLICE_X61Y8          FDCE                                         r  U_Core/U_DataPath/U_ExeReg_RFRD2/q_reg[11]/C
                         clock pessimism             -0.514     1.476    
    SLICE_X61Y8          FDCE (Hold_fdce_C_D)         0.075     1.551    U_Core/U_DataPath/U_ExeReg_RFRD2/q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 U_GPOA/U_APB_Intf/slv_reg1_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPOA/U_APB_Intf/PRDATA_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=688, routed)         0.585     1.468    U_GPOA/U_APB_Intf/clk_IBUF_BUFG
    SLICE_X61Y20         FDCE                                         r  U_GPOA/U_APB_Intf/slv_reg1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  U_GPOA/U_APB_Intf/slv_reg1_reg[24]/Q
                         net (fo=1, routed)           0.087     1.696    U_GPOA/U_APB_Intf/slv_reg1[24]
    SLICE_X60Y20         LUT3 (Prop_lut3_I0_O)        0.045     1.741 r  U_GPOA/U_APB_Intf/PRDATA[24]_i_1__0/O
                         net (fo=1, routed)           0.000     1.741    U_GPOA/U_APB_Intf/p_0_in[24]
    SLICE_X60Y20         FDRE                                         r  U_GPOA/U_APB_Intf/PRDATA_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=688, routed)         0.853     1.980    U_GPOA/U_APB_Intf/clk_IBUF_BUFG
    SLICE_X60Y20         FDRE                                         r  U_GPOA/U_APB_Intf/PRDATA_reg[24]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X60Y20         FDRE (Hold_fdre_C_D)         0.120     1.601    U_GPOA/U_APB_Intf/PRDATA_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 U_GPIOC/U_APB_Intf_GPIO/slv_reg2_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPIOC/U_APB_Intf_GPIO/PRDATA_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=688, routed)         0.581     1.464    U_GPIOC/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X61Y25         FDCE                                         r  U_GPIOC/U_APB_Intf_GPIO/slv_reg2_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.141     1.605 r  U_GPIOC/U_APB_Intf_GPIO/slv_reg2_reg[25]/Q
                         net (fo=1, routed)           0.087     1.692    U_GPIOC/U_APB_Intf_GPIO/slv_reg2_reg_n_0_[25]
    SLICE_X60Y25         LUT4 (Prop_lut4_I3_O)        0.045     1.737 r  U_GPIOC/U_APB_Intf_GPIO/PRDATA[25]_i_1/O
                         net (fo=1, routed)           0.000     1.737    U_GPIOC/U_APB_Intf_GPIO/p_0_in[25]
    SLICE_X60Y25         FDRE                                         r  U_GPIOC/U_APB_Intf_GPIO/PRDATA_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=688, routed)         0.848     1.975    U_GPIOC/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  U_GPIOC/U_APB_Intf_GPIO/PRDATA_reg[25]/C
                         clock pessimism             -0.498     1.477    
    SLICE_X60Y25         FDRE (Hold_fdre_C_D)         0.120     1.597    U_GPIOC/U_APB_Intf_GPIO/PRDATA_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 U_GPIOC/U_APB_Intf_GPIO/slv_reg2_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPIOC/U_APB_Intf_GPIO/PRDATA_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=688, routed)         0.594     1.477    U_GPIOC/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X59Y3          FDCE                                         r  U_GPIOC/U_APB_Intf_GPIO/slv_reg2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y3          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  U_GPIOC/U_APB_Intf_GPIO/slv_reg2_reg[16]/Q
                         net (fo=1, routed)           0.058     1.677    U_GPIOC/U_APB_Intf_GPIO/slv_reg2_reg_n_0_[16]
    SLICE_X58Y3          LUT4 (Prop_lut4_I3_O)        0.045     1.722 r  U_GPIOC/U_APB_Intf_GPIO/PRDATA[16]_i_1/O
                         net (fo=1, routed)           0.000     1.722    U_GPIOC/U_APB_Intf_GPIO/p_0_in[16]
    SLICE_X58Y3          FDRE                                         r  U_GPIOC/U_APB_Intf_GPIO/PRDATA_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=688, routed)         0.864     1.991    U_GPIOC/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X58Y3          FDRE                                         r  U_GPIOC/U_APB_Intf_GPIO/PRDATA_reg[16]/C
                         clock pessimism             -0.501     1.490    
    SLICE_X58Y3          FDRE (Hold_fdre_C_D)         0.091     1.581    U_GPIOC/U_APB_Intf_GPIO/PRDATA_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_addr_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.949%)  route 0.227ns (58.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=688, routed)         0.567     1.450    U_APB_Master/clk_IBUF_BUFG
    SLICE_X56Y9          FDCE                                         r  U_APB_Master/temp_addr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y9          FDCE (Prop_fdce_C_Q)         0.164     1.614 r  U_APB_Master/temp_addr_reg_reg[2]/Q
                         net (fo=79, routed)          0.227     1.841    U_RAM/Q[0]
    RAMB36_X2Y1          RAMB36E1                                     r  U_RAM/mem_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=688, routed)         0.878     2.006    U_RAM/clk_IBUF_BUFG
    RAMB36_X2Y1          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.497     1.509    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.692    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.149    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y1    U_RAM/mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X62Y21   U_APB_Master/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X60Y8    U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X61Y7    U_Core/U_DataPath/U_DecReg_ImmExtend/q_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X54Y8    U_Core/U_DataPath/U_DecReg_ImmExtend/q_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X56Y8    U_Core/U_DataPath/U_DecReg_ImmExtend/q_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X55Y7    U_Core/U_DataPath/U_DecReg_ImmExtend/q_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X54Y10   U_Core/U_DataPath/U_DecReg_ImmExtend/q_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X57Y9    U_Core/U_DataPath/U_DecReg_ImmExtend/q_reg[14]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y16   U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y16   U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y16   U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y15   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y15   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y16   U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y16   U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y16   U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y16   U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y16   U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y16   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y16   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y16   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y16   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y16   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y16   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y17   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y17   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y17   U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y17   U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMC/CLK



