delayREG1 : REG PORT MAP(clk, vals(0), aad_delay(0), sof_delay(0),  eof_delay(0), dec_delay(0),num_bits_delay(7 downto 0), regs(127 downto 0), vals(1), regs(255 downto 128), num_bits_delay(15 downto 8), aad_delay(1), sof_delay(1), eof_delay(1), dec_delay(1));
delayREG2 : REG PORT MAP(clk, vals(1), aad_delay(1), sof_delay(1),  eof_delay(1), dec_delay(1),num_bits_delay(15 downto 8), regs(255 downto 128), vals(2), regs(383 downto 256), num_bits_delay(23 downto 16), aad_delay(2), sof_delay(2), eof_delay(2), dec_delay(2));
delayREG3 : REG PORT MAP(clk, vals(2), aad_delay(2), sof_delay(2),  eof_delay(2), dec_delay(2),num_bits_delay(23 downto 16), regs(383 downto 256), vals(3), regs(511 downto 384), num_bits_delay(31 downto 24), aad_delay(3), sof_delay(3), eof_delay(3), dec_delay(3));
delayREG4 : REG PORT MAP(clk, vals(3), aad_delay(3), sof_delay(3),  eof_delay(3), dec_delay(3),num_bits_delay(31 downto 24), regs(511 downto 384), vals(4), regs(639 downto 512), num_bits_delay(39 downto 32), aad_delay(4), sof_delay(4), eof_delay(4), dec_delay(4));
delayREG5 : REG PORT MAP(clk, vals(4), aad_delay(4), sof_delay(4),  eof_delay(4), dec_delay(4),num_bits_delay(39 downto 32), regs(639 downto 512), vals(5), regs(767 downto 640), num_bits_delay(47 downto 40), aad_delay(5), sof_delay(5), eof_delay(5), dec_delay(5));
delayREG6 : REG PORT MAP(clk, vals(5), aad_delay(5), sof_delay(5),  eof_delay(5), dec_delay(5),num_bits_delay(47 downto 40), regs(767 downto 640), vals(6), regs(895 downto 768), num_bits_delay(55 downto 48), aad_delay(6), sof_delay(6), eof_delay(6), dec_delay(6));
delayREG7 : REG PORT MAP(clk, vals(6), aad_delay(6), sof_delay(6),  eof_delay(6), dec_delay(6),num_bits_delay(55 downto 48), regs(895 downto 768), vals(7), regs(1023 downto 896), num_bits_delay(63 downto 56), aad_delay(7), sof_delay(7), eof_delay(7), dec_delay(7));
delayREG8 : REG PORT MAP(clk, vals(7), aad_delay(7), sof_delay(7),  eof_delay(7), dec_delay(7),num_bits_delay(63 downto 56), regs(1023 downto 896), vals(8), regs(1151 downto 1024), num_bits_delay(71 downto 64), aad_delay(8), sof_delay(8), eof_delay(8), dec_delay(8));
delayREG9 : REG PORT MAP(clk, vals(8), aad_delay(8), sof_delay(8),  eof_delay(8), dec_delay(8),num_bits_delay(71 downto 64), regs(1151 downto 1024), vals(9), regs(1279 downto 1152), num_bits_delay(79 downto 72), aad_delay(9), sof_delay(9), eof_delay(9), dec_delay(9));
delayREG10 : REG PORT MAP(clk, vals(9), aad_delay(9), sof_delay(9),  eof_delay(9), dec_delay(9),num_bits_delay(79 downto 72), regs(1279 downto 1152), vals(10), regs(1407 downto 1280), num_bits_delay(87 downto 80), aad_delay(10), sof_delay(10), eof_delay(10), dec_delay(10));
delayREG11 : REG PORT MAP(clk, vals(10), aad_delay(10), sof_delay(10),  eof_delay(10), dec_delay(10),num_bits_delay(87 downto 80), regs(1407 downto 1280), vals(11), regs(1535 downto 1408), num_bits_delay(95 downto 88), aad_delay(11), sof_delay(11), eof_delay(11), dec_delay(11));
delayREG12 : REG PORT MAP(clk, vals(11), aad_delay(11), sof_delay(11),  eof_delay(11), dec_delay(11),num_bits_delay(95 downto 88), regs(1535 downto 1408), vals(12), regs(1663 downto 1536), num_bits_delay(103 downto 96), aad_delay(12), sof_delay(12), eof_delay(12), dec_delay(12));
delayREG13 : REG PORT MAP(clk, vals(12), aad_delay(12), sof_delay(12),  eof_delay(12), dec_delay(12),num_bits_delay(103 downto 96), regs(1663 downto 1536), vals(13), regs(1791 downto 1664), num_bits_delay(111 downto 104), aad_delay(13), sof_delay(13), eof_delay(13), dec_delay(13));
delayREG14 : REG PORT MAP(clk, vals(13), aad_delay(13), sof_delay(13),  eof_delay(13), dec_delay(13),num_bits_delay(111 downto 104), regs(1791 downto 1664), vals(14), regs(1919 downto 1792), num_bits_delay(119 downto 112), aad_delay(14), sof_delay(14), eof_delay(14), dec_delay(14));
delayREG15 : REG PORT MAP(clk, vals(14), aad_delay(14), sof_delay(14),  eof_delay(14), dec_delay(14),num_bits_delay(119 downto 112), regs(1919 downto 1792), vals(15), regs(2047 downto 1920), num_bits_delay(127 downto 120), aad_delay(15), sof_delay(15), eof_delay(15), dec_delay(15));
delayREG16 : REG PORT MAP(clk, vals(15), aad_delay(15), sof_delay(15),  eof_delay(15), dec_delay(15),num_bits_delay(127 downto 120), regs(2047 downto 1920), vals(16), regs(2175 downto 2048), num_bits_delay(135 downto 128), aad_delay(16), sof_delay(16), eof_delay(16), dec_delay(16));
delayREG17 : REG PORT MAP(clk, vals(16), aad_delay(16), sof_delay(16),  eof_delay(16), dec_delay(16),num_bits_delay(135 downto 128), regs(2175 downto 2048), vals(17), regs(2303 downto 2176), num_bits_delay(143 downto 136), aad_delay(17), sof_delay(17), eof_delay(17), dec_delay(17));
delayREG18 : REG PORT MAP(clk, vals(17), aad_delay(17), sof_delay(17),  eof_delay(17), dec_delay(17),num_bits_delay(143 downto 136), regs(2303 downto 2176), vals(18), regs(2431 downto 2304), num_bits_delay(151 downto 144), aad_delay(18), sof_delay(18), eof_delay(18), dec_delay(18));
delayREG19 : REG PORT MAP(clk, vals(18), aad_delay(18), sof_delay(18),  eof_delay(18), dec_delay(18),num_bits_delay(151 downto 144), regs(2431 downto 2304), vals(19), regs(2559 downto 2432), num_bits_delay(159 downto 152), aad_delay(19), sof_delay(19), eof_delay(19), dec_delay(19));
delayREG20 : REG PORT MAP(clk, vals(19), aad_delay(19), sof_delay(19),  eof_delay(19), dec_delay(19),num_bits_delay(159 downto 152), regs(2559 downto 2432), vals(20), regs(2687 downto 2560), num_bits_delay(167 downto 160), aad_delay(20), sof_delay(20), eof_delay(20), dec_delay(20));
delayREG21 : REG PORT MAP(clk, vals(20), aad_delay(20), sof_delay(20),  eof_delay(20), dec_delay(20),num_bits_delay(167 downto 160), regs(2687 downto 2560), vals(21), regs(2815 downto 2688), num_bits_delay(175 downto 168), aad_delay(21), sof_delay(21), eof_delay(21), dec_delay(21));
delayREG22 : REG PORT MAP(clk, vals(21), aad_delay(21), sof_delay(21),  eof_delay(21), dec_delay(21),num_bits_delay(175 downto 168), regs(2815 downto 2688), vals(22), regs(2943 downto 2816), num_bits_delay(183 downto 176), aad_delay(22), sof_delay(22), eof_delay(22), dec_delay(22));
delayREG23 : REG PORT MAP(clk, vals(22), aad_delay(22), sof_delay(22),  eof_delay(22), dec_delay(22),num_bits_delay(183 downto 176), regs(2943 downto 2816), vals(23), regs(3071 downto 2944), num_bits_delay(191 downto 184), aad_delay(23), sof_delay(23), eof_delay(23), dec_delay(23));
delayREG24 : REG PORT MAP(clk, vals(23), aad_delay(23), sof_delay(23),  eof_delay(23), dec_delay(23),num_bits_delay(191 downto 184), regs(3071 downto 2944), vals(24), regs(3199 downto 3072), num_bits_delay(199 downto 192), aad_delay(24), sof_delay(24), eof_delay(24), dec_delay(24));
delayREG25 : REG PORT MAP(clk, vals(24), aad_delay(24), sof_delay(24),  eof_delay(24), dec_delay(24),num_bits_delay(199 downto 192), regs(3199 downto 3072), vals(25), regs(3327 downto 3200), num_bits_delay(207 downto 200), aad_delay(25), sof_delay(25), eof_delay(25), dec_delay(25));
delayREG26 : REG PORT MAP(clk, vals(25), aad_delay(25), sof_delay(25),  eof_delay(25), dec_delay(25),num_bits_delay(207 downto 200), regs(3327 downto 3200), vals(26), regs(3455 downto 3328), num_bits_delay(215 downto 208), aad_delay(26), sof_delay(26), eof_delay(26), dec_delay(26));
delayREG27 : REG PORT MAP(clk, vals(26), aad_delay(26), sof_delay(26),  eof_delay(26), dec_delay(26),num_bits_delay(215 downto 208), regs(3455 downto 3328), vals(27), regs(3583 downto 3456), num_bits_delay(223 downto 216), aad_delay(27), sof_delay(27), eof_delay(27), dec_delay(27));
delayREG28 : REG PORT MAP(clk, vals(27), aad_delay(27), sof_delay(27),  eof_delay(27), dec_delay(27),num_bits_delay(223 downto 216), regs(3583 downto 3456), vals(28), regs(3711 downto 3584), num_bits_delay(231 downto 224), aad_delay(28), sof_delay(28), eof_delay(28), dec_delay(28));
delayREG29 : REG PORT MAP(clk, vals(28), aad_delay(28), sof_delay(28),  eof_delay(28), dec_delay(28),num_bits_delay(231 downto 224), regs(3711 downto 3584), vals(29), regs(3839 downto 3712), num_bits_delay(239 downto 232), aad_delay(29), sof_delay(29), eof_delay(29), dec_delay(29));
delayREG30 : REG PORT MAP(clk, vals(29), aad_delay(29), sof_delay(29),  eof_delay(29), dec_delay(29),num_bits_delay(239 downto 232), regs(3839 downto 3712), vals(30), regs(3967 downto 3840), num_bits_delay(247 downto 240), aad_delay(30), sof_delay(30), eof_delay(30), dec_delay(30));
delayREG31 : REG PORT MAP(clk, vals(30), aad_delay(30), sof_delay(30),  eof_delay(30), dec_delay(30),num_bits_delay(247 downto 240), regs(3967 downto 3840), vals(31), regs(4095 downto 3968), num_bits_delay(255 downto 248), aad_delay(31), sof_delay(31), eof_delay(31), dec_delay(31));
delayREG32 : REG PORT MAP(clk, vals(31), aad_delay(31), sof_delay(31),  eof_delay(31), dec_delay(31),num_bits_delay(255 downto 248), regs(4095 downto 3968), vals(32), regs(4223 downto 4096), num_bits_delay(263 downto 256), aad_delay(32), sof_delay(32), eof_delay(32), dec_delay(32));
delayREG33 : REG PORT MAP(clk, vals(32), aad_delay(32), sof_delay(32),  eof_delay(32), dec_delay(32),num_bits_delay(263 downto 256), regs(4223 downto 4096), vals(33), regs(4351 downto 4224), num_bits_delay(271 downto 264), aad_delay(33), sof_delay(33), eof_delay(33), dec_delay(33));
delayREG34 : REG PORT MAP(clk, vals(33), aad_delay(33), sof_delay(33),  eof_delay(33), dec_delay(33),num_bits_delay(271 downto 264), regs(4351 downto 4224), vals(34), regs(4479 downto 4352), num_bits_delay(279 downto 272), aad_delay(34), sof_delay(34), eof_delay(34), dec_delay(34));
delayREG35 : REG PORT MAP(clk, vals(34), aad_delay(34), sof_delay(34),  eof_delay(34), dec_delay(34),num_bits_delay(279 downto 272), regs(4479 downto 4352), vals(35), regs(4607 downto 4480), num_bits_delay(287 downto 280), aad_delay(35), sof_delay(35), eof_delay(35), dec_delay(35));
delayREG36 : REG PORT MAP(clk, vals(35), aad_delay(35), sof_delay(35),  eof_delay(35), dec_delay(35),num_bits_delay(287 downto 280), regs(4607 downto 4480), vals(36), regs(4735 downto 4608), num_bits_delay(295 downto 288), aad_delay(36), sof_delay(36), eof_delay(36), dec_delay(36));
delayREG37 : REG PORT MAP(clk, vals(36), aad_delay(36), sof_delay(36),  eof_delay(36), dec_delay(36),num_bits_delay(295 downto 288), regs(4735 downto 4608), vals(37), regs(4863 downto 4736), num_bits_delay(303 downto 296), aad_delay(37), sof_delay(37), eof_delay(37), dec_delay(37));
delayREG38 : REG PORT MAP(clk, vals(37), aad_delay(37), sof_delay(37),  eof_delay(37), dec_delay(37),num_bits_delay(303 downto 296), regs(4863 downto 4736), vals(38), regs(4991 downto 4864), num_bits_delay(311 downto 304), aad_delay(38), sof_delay(38), eof_delay(38), dec_delay(38));
delayREG39 : REG PORT MAP(clk, vals(38), aad_delay(38), sof_delay(38),  eof_delay(38), dec_delay(38),num_bits_delay(311 downto 304), regs(4991 downto 4864), vals(39), regs(5119 downto 4992), num_bits_delay(319 downto 312), aad_delay(39), sof_delay(39), eof_delay(39), dec_delay(39));
delayREG40 : REG PORT MAP(clk, vals(39), aad_delay(39), sof_delay(39),  eof_delay(39), dec_delay(39),num_bits_delay(319 downto 312), regs(5119 downto 4992), vals(40), regs(5247 downto 5120), num_bits_delay(327 downto 320), aad_delay(40), sof_delay(40), eof_delay(40), dec_delay(40));
delayREG41 : REG PORT MAP(clk, vals(40), aad_delay(40), sof_delay(40),  eof_delay(40), dec_delay(40),num_bits_delay(327 downto 320), regs(5247 downto 5120), vals(41), regs(5375 downto 5248), num_bits_delay(335 downto 328), aad_delay(41), sof_delay(41), eof_delay(41), dec_delay(41));
delayREG42 : REG PORT MAP(clk, vals(41), aad_delay(41), sof_delay(41),  eof_delay(41), dec_delay(41),num_bits_delay(335 downto 328), regs(5375 downto 5248), vals(42), regs(5503 downto 5376), num_bits_delay(343 downto 336), aad_delay(42), sof_delay(42), eof_delay(42), dec_delay(42));
delayREG43 : REG PORT MAP(clk, vals(42), aad_delay(42), sof_delay(42),  eof_delay(42), dec_delay(42),num_bits_delay(343 downto 336), regs(5503 downto 5376), vals(43), regs(5631 downto 5504), num_bits_delay(351 downto 344), aad_delay(43), sof_delay(43), eof_delay(43), dec_delay(43));
delayREG44 : REG PORT MAP(clk, vals(43), aad_delay(43), sof_delay(43),  eof_delay(43), dec_delay(43),num_bits_delay(351 downto 344), regs(5631 downto 5504), vals(44), regs(5759 downto 5632), num_bits_delay(359 downto 352), aad_delay(44), sof_delay(44), eof_delay(44), dec_delay(44));
delayREG45 : REG PORT MAP(clk, vals(44), aad_delay(44), sof_delay(44),  eof_delay(44), dec_delay(44),num_bits_delay(359 downto 352), regs(5759 downto 5632), vals(45), regs(5887 downto 5760), num_bits_delay(367 downto 360), aad_delay(45), sof_delay(45), eof_delay(45), dec_delay(45));
delayREG46 : REG PORT MAP(clk, vals(45), aad_delay(45), sof_delay(45),  eof_delay(45), dec_delay(45),num_bits_delay(367 downto 360), regs(5887 downto 5760), vals(46), regs(6015 downto 5888), num_bits_delay(375 downto 368), aad_delay(46), sof_delay(46), eof_delay(46), dec_delay(46));
delayREG47 : REG PORT MAP(clk, vals(46), aad_delay(46), sof_delay(46),  eof_delay(46), dec_delay(46),num_bits_delay(375 downto 368), regs(6015 downto 5888), vals(47), regs(6143 downto 6016), num_bits_delay(383 downto 376), aad_delay(47), sof_delay(47), eof_delay(47), dec_delay(47));
delayREG48 : REG PORT MAP(clk, vals(47), aad_delay(47), sof_delay(47),  eof_delay(47), dec_delay(47),num_bits_delay(383 downto 376), regs(6143 downto 6016), vals(48), regs(6271 downto 6144), num_bits_delay(391 downto 384), aad_delay(48), sof_delay(48), eof_delay(48), dec_delay(48));
delayREG49 : REG PORT MAP(clk, vals(48), aad_delay(48), sof_delay(48),  eof_delay(48), dec_delay(48),num_bits_delay(391 downto 384), regs(6271 downto 6144), vals(49), regs(6399 downto 6272), num_bits_delay(399 downto 392), aad_delay(49), sof_delay(49), eof_delay(49), dec_delay(49));
delayREG50 : REG PORT MAP(clk, vals(49), aad_delay(49), sof_delay(49),  eof_delay(49), dec_delay(49),num_bits_delay(399 downto 392), regs(6399 downto 6272), vals(50), regs(6527 downto 6400), num_bits_delay(407 downto 400), aad_delay(50), sof_delay(50), eof_delay(50), dec_delay(50));
delayREG51 : REG PORT MAP(clk, vals(50), aad_delay(50), sof_delay(50),  eof_delay(50), dec_delay(50),num_bits_delay(407 downto 400), regs(6527 downto 6400), vals(51), regs(6655 downto 6528), num_bits_delay(415 downto 408), aad_delay(51), sof_delay(51), eof_delay(51), dec_delay(51));
delayREG52 : REG PORT MAP(clk, vals(51), aad_delay(51), sof_delay(51),  eof_delay(51), dec_delay(51),num_bits_delay(415 downto 408), regs(6655 downto 6528), vals(52), regs(6783 downto 6656), num_bits_delay(423 downto 416), aad_delay(52), sof_delay(52), eof_delay(52), dec_delay(52));
delayREG53 : REG PORT MAP(clk, vals(52), aad_delay(52), sof_delay(52),  eof_delay(52), dec_delay(52),num_bits_delay(423 downto 416), regs(6783 downto 6656), vals(53), regs(6911 downto 6784), num_bits_delay(431 downto 424), aad_delay(53), sof_delay(53), eof_delay(53), dec_delay(53));
delayREG54 : REG PORT MAP(clk, vals(53), aad_delay(53), sof_delay(53),  eof_delay(53), dec_delay(53),num_bits_delay(431 downto 424), regs(6911 downto 6784), vals(54), regs(7039 downto 6912), num_bits_delay(439 downto 432), aad_delay(54), sof_delay(54), eof_delay(54), dec_delay(54));
delayREG55 : REG PORT MAP(clk, vals(54), aad_delay(54), sof_delay(54),  eof_delay(54), dec_delay(54),num_bits_delay(439 downto 432), regs(7039 downto 6912), vals(55), regs(7167 downto 7040), num_bits_delay(447 downto 440), aad_delay(55), sof_delay(55), eof_delay(55), dec_delay(55));
delayREG56 : REG PORT MAP(clk, vals(55), aad_delay(55), sof_delay(55),  eof_delay(55), dec_delay(55),num_bits_delay(447 downto 440), regs(7167 downto 7040), vals(56), regs(7295 downto 7168), num_bits_delay(455 downto 448), aad_delay(56), sof_delay(56), eof_delay(56), dec_delay(56));
delayREG57 : REG PORT MAP(clk, vals(56), aad_delay(56), sof_delay(56),  eof_delay(56), dec_delay(56),num_bits_delay(455 downto 448), regs(7295 downto 7168), vals(57), regs(7423 downto 7296), num_bits_delay(463 downto 456), aad_delay(57), sof_delay(57), eof_delay(57), dec_delay(57));
delayREG58 : REG PORT MAP(clk, vals(57), aad_delay(57), sof_delay(57),  eof_delay(57), dec_delay(57),num_bits_delay(463 downto 456), regs(7423 downto 7296), vals(58), regs(7551 downto 7424), num_bits_delay(471 downto 464), aad_delay(58), sof_delay(58), eof_delay(58), dec_delay(58));
delayREG59 : REG PORT MAP(clk, vals(58), aad_delay(58), sof_delay(58),  eof_delay(58), dec_delay(58),num_bits_delay(471 downto 464), regs(7551 downto 7424), vals(59), regs(7679 downto 7552), num_bits_delay(479 downto 472), aad_delay(59), sof_delay(59), eof_delay(59), dec_delay(59));
delayREG60 : REG PORT MAP(clk, vals(59), aad_delay(59), sof_delay(59),  eof_delay(59), dec_delay(59),num_bits_delay(479 downto 472), regs(7679 downto 7552), vals(60), regs(7807 downto 7680), num_bits_delay(487 downto 480), aad_delay(60), sof_delay(60), eof_delay(60), dec_delay(60));
delayREG61 : REG PORT MAP(clk, vals(60), aad_delay(60), sof_delay(60),  eof_delay(60), dec_delay(60),num_bits_delay(487 downto 480), regs(7807 downto 7680), vals(61), regs(7935 downto 7808), num_bits_delay(495 downto 488), aad_delay(61), sof_delay(61), eof_delay(61), dec_delay(61));
delayREG62 : REG PORT MAP(clk, vals(61), aad_delay(61), sof_delay(61),  eof_delay(61), dec_delay(61),num_bits_delay(495 downto 488), regs(7935 downto 7808), vals(62), regs(8063 downto 7936), num_bits_delay(503 downto 496), aad_delay(62), sof_delay(62), eof_delay(62), dec_delay(62));
delayREG63 : REG PORT MAP(clk, vals(62), aad_delay(62), sof_delay(62),  eof_delay(62), dec_delay(62),num_bits_delay(503 downto 496), regs(8063 downto 7936), vals(63), regs(8191 downto 8064), num_bits_delay(511 downto 504), aad_delay(63), sof_delay(63), eof_delay(63), dec_delay(63));
delayREG64 : REG PORT MAP(clk, vals(63), aad_delay(63), sof_delay(63),  eof_delay(63), dec_delay(63),num_bits_delay(511 downto 504), regs(8191 downto 8064), vals(64), regs(8319 downto 8192), num_bits_delay(519 downto 512), aad_delay(64), sof_delay(64), eof_delay(64), dec_delay(64));
delayREG65 : REG PORT MAP(clk, vals(64), aad_delay(64), sof_delay(64),  eof_delay(64), dec_delay(64),num_bits_delay(519 downto 512), regs(8319 downto 8192), vals(65), regs(8447 downto 8320), num_bits_delay(527 downto 520), aad_delay(65), sof_delay(65), eof_delay(65), dec_delay(65));
delayREG66 : REG PORT MAP(clk, vals(65), aad_delay(65), sof_delay(65),  eof_delay(65), dec_delay(65),num_bits_delay(527 downto 520), regs(8447 downto 8320), vals(66), regs(8575 downto 8448), num_bits_delay(535 downto 528), aad_delay(66), sof_delay(66), eof_delay(66), dec_delay(66));
delayREG67 : REG PORT MAP(clk, vals(66), aad_delay(66), sof_delay(66),  eof_delay(66), dec_delay(66),num_bits_delay(535 downto 528), regs(8575 downto 8448), vals(67), regs(8703 downto 8576), num_bits_delay(543 downto 536), aad_delay(67), sof_delay(67), eof_delay(67), dec_delay(67));
delayREG68 : REG PORT MAP(clk, vals(67), aad_delay(67), sof_delay(67),  eof_delay(67), dec_delay(67),num_bits_delay(543 downto 536), regs(8703 downto 8576), vals(68), regs(8831 downto 8704), num_bits_delay(551 downto 544), aad_delay(68), sof_delay(68), eof_delay(68), dec_delay(68));
delayREG69 : REG PORT MAP(clk, vals(68), aad_delay(68), sof_delay(68),  eof_delay(68), dec_delay(68),num_bits_delay(551 downto 544), regs(8831 downto 8704), vals(69), regs(8959 downto 8832), num_bits_delay(559 downto 552), aad_delay(69), sof_delay(69), eof_delay(69), dec_delay(69));
delayREG70 : REG PORT MAP(clk, vals(69), aad_delay(69), sof_delay(69),  eof_delay(69), dec_delay(69),num_bits_delay(559 downto 552), regs(8959 downto 8832), vals(70), regs(9087 downto 8960), num_bits_delay(567 downto 560), aad_delay(70), sof_delay(70), eof_delay(70), dec_delay(70));
