// Seed: 1314908964
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  output id_1;
  assign id_2 = 1;
  always
    if (id_2) begin
      id_2 <= 1'b0;
      if (1) begin
        SystemTFIdentifier(1);
        id_2 <= 1'b0;
      end
      id_1 <= id_2;
      if (id_2) begin
        id_2 <= id_2;
        id_2 <= 1'b0;
        id_1 <= 1 / 1;
        id_2 = 1;
      end
    end else begin
      id_2 <= #1 1'h0;
    end
  reg id_2;
endmodule
