SBT = sbt

# Generate Verilog code
hdl:
	$(SBT) "run-main Hello"
