# ----------------------------------------
# Jasper Version Info
# tool      : Jasper 2024.03
# platform  : Linux 4.18.0-513.24.1.el8_9.x86_64
# version   : 2024.03 FCS 64 bits
# build date: 2024.03.27 15:42:27 UTC
# ----------------------------------------
# started   : 2024-06-04 16:58:31 CDT
# hostname  : pal-achieve-06.(none)
# pid       : 107189
# arguments : '-label' 'session_0' '-console' '//127.0.0.1:33263' '-nowindow' '-style' 'windows' '-data' 'AAABHnicVY67CsJAEEVPFINY+AXWFoIWgl1qKyGKYBuCryjRDbpRsNFP9U/idTHCzjCzcx+7OwEQPauqwkXzoRYSM1X+I3j/hijAjy9u+Mzi5Z3Qqi/XllDVZcgZQ8KekoOYgZiUXGm4iy+lX9ULpeGCZctGfMxS7rbcOyk3zT3tOmclzbJmJncq58ihXHpH3kIvGI5Cfc+VuB9TTqqx0ER/ZtKs2/QDKr4jiA==' '-proj' '/data/vpulav2/Work/Jasper_llama/arithmetic_core_8-bit_piepelined_processor/tcLoad/tcLoad_llama2_5shot/sessionLogs/session_0' '-init' '-hidden' '/data/vpulav2/Work/Jasper_llama/arithmetic_core_8-bit_piepelined_processor/tcLoad/tcLoad_llama2_5shot/.tmp/.initCmds.tcl' 'FPV_tcLoad.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2024 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc.
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

Jasper Apps Analysis Session - /data/vpulav2/Work/Jasper_llama/arithmetic_core_8-bit_piepelined_processor/tcLoad/tcLoad_llama2_5shot/sessionLogs/session_0

INFO: successfully checked out licenses "jasper_interactive" and "jasper_fao".
INFO: reading configuration file "/home/vpulav2/.config/cadence/jasper.conf".
% 
% 
% # Analyze design under verification files
% set ROOT_PATH ./
./
% set RTL_PATH ${ROOT_PATH}
./
% set PROP_PATH ${ROOT_PATH}
./
% 
% analyze -v2k \
  ${RTL_PATH}/tcLoad.v
[-- (VERI-1482)] Analyzing Verilog file './/tcLoad.v'
[INFO (VERI-1328)] .//tcLoad.v(41): analyzing included file './/timescale.v'
[INFO (VERI-1328)] .//tcLoad.v(42): analyzing included file './/defines.v'
% 
% # Analyze property files
% analyze -sva \
  ${RTL_PATH}/bindings.sva \
  ${RTL_PATH}/property_llama2_5shot.sva
[-- (VERI-1482)] Analyzing Verilog file '/tools/Cadence/Jasper/jasper_2024.03/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './/bindings.sva'
[-- (VERI-1482)] Analyzing Verilog file './/property_llama2_5shot.sva'
[INFO (VERI-1328)] .//property_llama2_5shot.sva(1): analyzing included file './/defines.v'
% 
% # Elaborate design and properties
% elaborate -top tcLoad
INFO (ISW003): Top module name is "tcLoad".
[INFO (HIER-8002)] .//tcLoad.v(64): Disabling old hierarchical reference handler
[WARN (VERI-2435)] .//bindings.sva(13): port 'DEFAULT_CLOCK' is not connected on this instance
[INFO (VERI-1018)] .//property_llama2_5shot.sva(2): compiling module 'i_tcLoad'
[INFO (VERI-1018)] .//tcLoad.v(45): compiling module 'tcLoad'
[WARN (VERI-9005)] .//tcLoad.v(56): 4-bit index expression 'tcAddr' is larger than the required 3 bits. This might lead to an out-of-bound access
[WARN (VERI-9005)] .//tcLoad.v(57): 4-bit index expression 'tcAddr' is larger than the required 3 bits. This might lead to an out-of-bound access
[WARN (VERI-9005)] .//tcLoad.v(58): 4-bit index expression 'tcAddr' is larger than the required 3 bits. This might lead to an out-of-bound access
[WARN (VERI-9005)] .//tcLoad.v(59): 4-bit index expression 'tcAddr' is larger than the required 3 bits. This might lead to an out-of-bound access
[WARN (VERI-8028)] .//bindings.sva(2): missing/open ports on instance v_tcLoad of module i_tcLoad
[WARN (VDB-1013)] .//bindings.sva(13): input port 'DEFAULT_CLOCK' is not connected on this instance
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          3 (1 packages)
  Single run mode                         On
  Pipeline                                On (2 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      3 (3 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
tcLoad
[<embedded>] % 
[<embedded>] % # Set up Clocks and Resets
[<embedded>] % clock -infer
INFO (ICK007): The tool has inferred "v_tcLoad.DEFAULT_CLOCK" as a primary clock.
WARNING (WCK024): All inferred clocks were declared with both factor and phase equal to 1.
v_tcLoad.DEFAULT_CLOCK
[<embedded>] % reset -none
INFO (IPM031): Clearing proof results of all properties.
[<embedded>] % 
[<embedded>] % # Get design information to check general complexity
[<embedded>] % get_design_info
Statistics [for instance "tcLoad"]
--------------------------
# Flops:         0 (0) (0 property flop bits)
# Latches:       0 (0)
# Gates:         329 (828)
# Nets:          367
# Ports:         6
# RTL Lines:     62
# RTL Instances: 2
# Embedded Assumptions: 0
# Embedded Assertions:  32
# Embedded Covers:      32
0
[<embedded>] % 
[<embedded>] % # Prove properties
[<embedded>] % prove -all
Ncustom1: Custom engine code is hT3Ng7hPPfiYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSl+CwjiTMAQA
Bcustom2: Custom engine code is hT3Nm7hPr1Vp3Di1Ra2USNIGL4JypRnLKLAdF6JAyuavO2JfGCiY9OZJhcAcOUnLx5xwNdhILGrAWX9s+z2WDkKwNR7tAfClBEjRFVQeq6DU54boFgEA
AMcustom3: Custom engine code is hT3Ng7hP/feYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSmmqwm7g9AQA
Mpcustom4: Custom engine code is hT3NZbhP9fmY2AbBQnsjfOxn6c+6e6yL+/e8fZFmaQrnlgEA
INFO (IPF036): Starting proof on task: "<embedded>", 64 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 0 of 0 design flops, 0 of 0 design latches, 64 of 64 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "tcLoad.v_tcLoad._assert_2" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "tcLoad.v_tcLoad._assert_3" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "tcLoad.v_tcLoad._assert_5" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "tcLoad.v_tcLoad._assert_6" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "tcLoad.v_tcLoad._assert_7" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "tcLoad.v_tcLoad._assert_8" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "tcLoad.v_tcLoad._assert_10" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "tcLoad.v_tcLoad._assert_12" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "tcLoad.v_tcLoad._assert_13" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "tcLoad.v_tcLoad._assert_14" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "tcLoad.v_tcLoad._assert_16" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "tcLoad.v_tcLoad._assert_19" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "tcLoad.v_tcLoad._assert_20" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "tcLoad.v_tcLoad._assert_21" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "tcLoad.v_tcLoad._assert_22" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "tcLoad.v_tcLoad._assert_24" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "tcLoad.v_tcLoad._assert_28" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "tcLoad.v_tcLoad._assert_29" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "tcLoad.v_tcLoad._assert_30" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "tcLoad.v_tcLoad._assert_32" was proven in 0.00 s.
AMcustom5: Custom engine code is hT3N1rhP11/52HrFRS21ROp2LOjVTgPvT8L8BGXHgLhaIuqtT4nARFjUqrBL+7pLmaTOzBepZW/Jm8SSrHDybSQtoNiO3y43wk+dEoWlsZizu97Fih6O6lPVG/LpWP5SsUPwlGagLNa1FKEFvwVXyX7//8prySbvSxIHXr5er+z4RAEA
Ncustom6: Custom engine code is hT3OXrhPByJp3TrFSTLhUmMH4KVtJgmTCnNDF46yMXOKY48m4LS5nE7yBzFjA7kDuwO/GhGUpEPiky3p3wmPn3dJZHxFMsafSoObRzSC+tn7sEY0WbTdZ/FV4hL3MYH/b1CIUvXSWR4wqEoVLsmMOD4xIPT4lI1LO6ZCO7PnnWQuLwetnvKlrXx6wCW/A+x+enqslg1YPobi4wEF/EvbzOvcTYdJvl2s4H2yZg2b2ofAVN5WvhWk1HoBAA
0: Found proofs for 20 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
ADcustom7: Custom engine code is hT3Nv7hPv1752HrFRa2kROx2f/ECJeZB2AZsLdlO8VwmIuqtT4nIDFXclhg+O+o+DMmQCekbheGk0kK28laA9gaOFDXsQp29J3X615HY1IPHJWd6FUFvCHjO+p1k652b5JJvZlShNpGlGSXAiQe/mEAj6tEBAA
Tricustom8: Custom engine code is hT3Nu7hPt1752DvFRa0kNDiyIV97VyejwM9C/jCLJjdPvusZONHY42VYUy0Q1ZotnhcVtNc56tJ5wbxv6V2+XpdsaSlHck5vfnbYjdwj1OECy9U+7oSQ0SZE3g5ayD+Phuh4odCJTjeKa2k4elM9ldQfkAEA
Gcustom9: Custom engine code is hT3NibhPDfeYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInncipMGcUXqAadachREE9F2PwhBUZUNw5kHnd4JdXkamORRgEA
C2custom10: Custom engine code is hT3NirhPjfWYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInncgkrYMMXCYbdK0dUjZIF9d4cJ0rHoBDjwVLBKuG86XYVV00BAA
AGcustom11: Custom engine code is hT3NirhP/fmYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInnckcwYMMXCYbdK0dUjZIF9d4cJ0rHoBDjwVLBKuHEZnZByh0BAA
Bcustom12: Custom engine code is hT3NjrhPDfiYQADBZnYcglOvK9PfWxFtenjIyBqfrgr7if/jL/yPOuK1BAflEcW0DxNH2eDIoezN2gxlQFg81RZtiWXh7aiTAidvAQA
0: Finished reduce in 0s
Ncustom13: Custom engine code is hT3NR7hPByFp3TrFSTLhUmMH4KWtJglTyV/c51BHEeZWamnJv767nE6PCak26bd3gf3XGN3rIRheufhDieCJQVISo+gNYUKhiUedBKGtsP/a18svAnlMJZudHxDFwK5ufsyoxsIyiAeSY2oi3tEuoDHr5gw42DFKAG3PqO3CEsl8Azzdt3pl5nGA1Ifv2H02eYsFzWb/nfp8PMb3F0krE/EgBcm8TD9Div8BAA
0.0.PRE: Performing Proof Simplification...
Tricustom14: Custom engine code is hT3Nu7hP3fiYQADBZnYcglNHp9bfd7EOeniIqP/ji8sGLQu8yhsFO+wxJ+O+R0bU8g/IewXFomyos+viQnWc2xYNYmMqpo3i40O7DaZR7qfp4YqNx26KRvQ/qx0BAA
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "tcLoad.v_tcLoad._assert_1" in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "tcLoad.v_tcLoad._assert_1:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "tcLoad.v_tcLoad._assert_2:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "tcLoad.v_tcLoad._assert_3:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "tcLoad.v_tcLoad._assert_4" in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "tcLoad.v_tcLoad._assert_4:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "tcLoad.v_tcLoad._assert_5:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "tcLoad.v_tcLoad._assert_6:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "tcLoad.v_tcLoad._assert_7:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "tcLoad.v_tcLoad._assert_8:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "tcLoad.v_tcLoad._assert_9" in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "tcLoad.v_tcLoad._assert_9:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "tcLoad.v_tcLoad._assert_10:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "tcLoad.v_tcLoad._assert_11" in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "tcLoad.v_tcLoad._assert_11:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "tcLoad.v_tcLoad._assert_12:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "tcLoad.v_tcLoad._assert_13:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "tcLoad.v_tcLoad._assert_14:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "tcLoad.v_tcLoad._assert_15" in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "tcLoad.v_tcLoad._assert_15:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "tcLoad.v_tcLoad._assert_16:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "tcLoad.v_tcLoad._assert_17" in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "tcLoad.v_tcLoad._assert_17:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "tcLoad.v_tcLoad._assert_18" in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "tcLoad.v_tcLoad._assert_18:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "tcLoad.v_tcLoad._assert_19:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "tcLoad.v_tcLoad._assert_20:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "tcLoad.v_tcLoad._assert_21:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "tcLoad.v_tcLoad._assert_22:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "tcLoad.v_tcLoad._assert_23" in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "tcLoad.v_tcLoad._assert_23:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "tcLoad.v_tcLoad._assert_24:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "tcLoad.v_tcLoad._assert_25" in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "tcLoad.v_tcLoad._assert_25:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "tcLoad.v_tcLoad._assert_26" in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "tcLoad.v_tcLoad._assert_26:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "tcLoad.v_tcLoad._assert_27" in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "tcLoad.v_tcLoad._assert_27:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "tcLoad.v_tcLoad._assert_28:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "tcLoad.v_tcLoad._assert_29:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "tcLoad.v_tcLoad._assert_30:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "tcLoad.v_tcLoad._assert_31" in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "tcLoad.v_tcLoad._assert_31:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "tcLoad.v_tcLoad._assert_32:precondition1" was covered in 1 cycles in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.02 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.02 s
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 64
                 assertions                   : 32
                  - proven                    : 20 (62.5%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 12 (37.5%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 32
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 32 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
determined
[<embedded>] % 
[<embedded>] % # Report proof results
[<embedded>] % report

==============================================================
    Jasper Verification Results
==============================================================
    2024.03 FCS 64 bits for Linux64 3.10.0-1160.21.1.el7.x86_64
    Host Name: pal-achieve-06.uic.edu
    User Name: vpulav2
    Printed on: Tuesday, Jun 4, 2024 04:58:32 PM CDT
    Working Directory: /data/vpulav2/Work/Jasper_llama/arithmetic_core_8-bit_piepelined_processor/tcLoad


==============================================================
RESULTS
==============================================================

-----------------------------------------------------------------------------------------------------
       Name                                         |    Result    |  Engine  |  Bound  |  Time    
-----------------------------------------------------------------------------------------------------

---[ <embedded> ]------------------------------------------------------------------------------------
[1]   tcLoad.v_tcLoad._assert_1                          cex             PRE           1    0.000 s      
[2]   tcLoad.v_tcLoad._assert_1:precondition1            covered         PRE           1    0.000 s      
[3]   tcLoad.v_tcLoad._assert_2                          proven          PRE    Infinite    0.000 s      
[4]   tcLoad.v_tcLoad._assert_2:precondition1            covered         PRE           1    0.000 s      
[5]   tcLoad.v_tcLoad._assert_3                          proven          PRE    Infinite    0.000 s      
[6]   tcLoad.v_tcLoad._assert_3:precondition1            covered         PRE           1    0.000 s      
[7]   tcLoad.v_tcLoad._assert_4                          cex             PRE           1    0.000 s      
[8]   tcLoad.v_tcLoad._assert_4:precondition1            covered         PRE           1    0.000 s      
[9]   tcLoad.v_tcLoad._assert_5                          proven          PRE    Infinite    0.000 s      
[10]  tcLoad.v_tcLoad._assert_5:precondition1            covered         PRE           1    0.000 s      
[11]  tcLoad.v_tcLoad._assert_6                          proven          PRE    Infinite    0.000 s      
[12]  tcLoad.v_tcLoad._assert_6:precondition1            covered         PRE           1    0.000 s      
[13]  tcLoad.v_tcLoad._assert_7                          proven          PRE    Infinite    0.000 s      
[14]  tcLoad.v_tcLoad._assert_7:precondition1            covered         PRE           1    0.000 s      
[15]  tcLoad.v_tcLoad._assert_8                          proven          PRE    Infinite    0.000 s      
[16]  tcLoad.v_tcLoad._assert_8:precondition1            covered         PRE           1    0.000 s      
[17]  tcLoad.v_tcLoad._assert_9                          cex             PRE           1    0.000 s      
[18]  tcLoad.v_tcLoad._assert_9:precondition1            covered         PRE           1    0.000 s      
[19]  tcLoad.v_tcLoad._assert_10                         proven          PRE    Infinite    0.000 s      
[20]  tcLoad.v_tcLoad._assert_10:precondition1           covered         PRE           1    0.000 s      
[21]  tcLoad.v_tcLoad._assert_11                         cex             PRE           1    0.000 s      
[22]  tcLoad.v_tcLoad._assert_11:precondition1           covered         PRE           1    0.000 s      
[23]  tcLoad.v_tcLoad._assert_12                         proven          PRE    Infinite    0.000 s      
[24]  tcLoad.v_tcLoad._assert_12:precondition1           covered         PRE           1    0.000 s      
[25]  tcLoad.v_tcLoad._assert_13                         proven          PRE    Infinite    0.000 s      
[26]  tcLoad.v_tcLoad._assert_13:precondition1           covered         PRE           1    0.000 s      
[27]  tcLoad.v_tcLoad._assert_14                         proven          PRE    Infinite    0.000 s      
[28]  tcLoad.v_tcLoad._assert_14:precondition1           covered         PRE           1    0.000 s      
[29]  tcLoad.v_tcLoad._assert_15                         cex             PRE           1    0.000 s      
[30]  tcLoad.v_tcLoad._assert_15:precondition1           covered         PRE           1    0.000 s      
[31]  tcLoad.v_tcLoad._assert_16                         proven          PRE    Infinite    0.000 s      
[32]  tcLoad.v_tcLoad._assert_16:precondition1           covered         PRE           1    0.000 s      
[33]  tcLoad.v_tcLoad._assert_17                         cex             PRE           1    0.000 s      
[34]  tcLoad.v_tcLoad._assert_17:precondition1           covered         PRE           1    0.000 s      
[35]  tcLoad.v_tcLoad._assert_18                         cex             PRE           1    0.000 s      
[36]  tcLoad.v_tcLoad._assert_18:precondition1           covered         PRE           1    0.000 s      
[37]  tcLoad.v_tcLoad._assert_19                         proven          PRE    Infinite    0.000 s      
[38]  tcLoad.v_tcLoad._assert_19:precondition1           covered         PRE           1    0.000 s      
[39]  tcLoad.v_tcLoad._assert_20                         proven          PRE    Infinite    0.000 s      
[40]  tcLoad.v_tcLoad._assert_20:precondition1           covered         PRE           1    0.000 s      
[41]  tcLoad.v_tcLoad._assert_21                         proven          PRE    Infinite    0.000 s      
[42]  tcLoad.v_tcLoad._assert_21:precondition1           covered         PRE           1    0.000 s      
[43]  tcLoad.v_tcLoad._assert_22                         proven          PRE    Infinite    0.000 s      
[44]  tcLoad.v_tcLoad._assert_22:precondition1           covered         PRE           1    0.000 s      
[45]  tcLoad.v_tcLoad._assert_23                         cex             PRE           1    0.000 s      
[46]  tcLoad.v_tcLoad._assert_23:precondition1           covered         PRE           1    0.000 s      
[47]  tcLoad.v_tcLoad._assert_24                         proven          PRE    Infinite    0.000 s      
[48]  tcLoad.v_tcLoad._assert_24:precondition1           covered         PRE           1    0.000 s      
[49]  tcLoad.v_tcLoad._assert_25                         cex             PRE           1    0.000 s      
[50]  tcLoad.v_tcLoad._assert_25:precondition1           covered         PRE           1    0.000 s      
[51]  tcLoad.v_tcLoad._assert_26                         cex             PRE           1    0.000 s      
[52]  tcLoad.v_tcLoad._assert_26:precondition1           covered         PRE           1    0.000 s      
[53]  tcLoad.v_tcLoad._assert_27                         cex             PRE           1    0.000 s      
[54]  tcLoad.v_tcLoad._assert_27:precondition1           covered         PRE           1    0.000 s      
[55]  tcLoad.v_tcLoad._assert_28                         proven          PRE    Infinite    0.000 s      
[56]  tcLoad.v_tcLoad._assert_28:precondition1           covered         PRE           1    0.000 s      
[57]  tcLoad.v_tcLoad._assert_29                         proven          PRE    Infinite    0.000 s      
[58]  tcLoad.v_tcLoad._assert_29:precondition1           covered         PRE           1    0.000 s      
[59]  tcLoad.v_tcLoad._assert_30                         proven          PRE    Infinite    0.000 s      
[60]  tcLoad.v_tcLoad._assert_30:precondition1           covered         PRE           1    0.000 s      
[61]  tcLoad.v_tcLoad._assert_31                         cex             PRE           1    0.000 s      
[62]  tcLoad.v_tcLoad._assert_31:precondition1           covered         PRE           1    0.000 s      
[63]  tcLoad.v_tcLoad._assert_32                         proven          PRE    Infinite    0.000 s      
[64]  tcLoad.v_tcLoad._assert_32:precondition1           covered         PRE           1    0.000 s      

==============================================================
ASSUMPTIONS
==============================================================

-------------------------------------------------------------------------------
       Name    |  Expression  |  Location     |  Status      |  Dependencies                  
-------------------------------------------------------------------------------
[<embedded>] % 
[<embedded>] % 
[<embedded>] % 
[<embedded>] % exit
INFO (IPL005): Received request to exit from the console.
INFO (IPL014): Waiting for the Tcl-thread to exit.
INFO: Waiting for proof threads to stop...
INFO: Proof threads stopped.
INFO (IPL018): The peak resident set memory use for this session was 0.000 GB.
INFO (IPL015): The Tcl-thread exited with status 0.
INFO (IPL016): Exiting the analysis session with status 0.
