============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Mon Apr 29 10:04:43 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(92)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : undeclared symbol 'out_en', assumed default net type 'wire' in ../../../rtl/AHBISPSYS/demosaic.v(160)
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/fifo.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'sys_rst_n', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(88)
HDL-1007 : undeclared symbol 'clk_200m', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(91)
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(112)
HDL-1007 : undeclared symbol 'isp_out_data', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(465)
HDL-1007 : undeclared symbol 'isp_out_en', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(467)
HDL-1007 : undeclared symbol 'GPIO_PSEL', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(570)
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-5007 WARNING: redeclaration of ANSI port 'done' is not allowed in ../../../rtl/apb_sdcard/sd_reader.v(66)
HDL-5007 WARNING: identifier 'bcnt' is used before its declaration in ../../../rtl/apb_sdcard/sd_reader.v(156)
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
RUN-1001 : Project manager successfully analyzed 35 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.340432s wall, 0.750000s user + 0.062500s system = 0.812500s CPU (60.6%)

RUN-1004 : used memory is 296 MB, reserved memory is 273 MB, peak memory is 301 MB
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 75458280423424"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4217657884672"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4200478015488"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 75458280423424"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "config_chipwatcher ../../ahb.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 8 view nodes, 83 trigger nets, 83 data nets.
KIT-1004 : Chipwatcher code = 1111101001010111
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/eg4s20/TD 5.6.2/cw/ -file m0soc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_det.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\register.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\tap.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\trigger.sv
HDL-1007 : analyze verilog file m0soc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in m0soc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_DIN_NUM=83,BUS_CTRL_NUM=198,BUS_WIDTH='{32'sb01,32'sb0100000,32'sb01,32'sb01110,32'sb01,32'sb01,32'sb01,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0100001,32'sb0100010,32'sb0110000,32'sb0110001,32'sb0110010,32'sb0110011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01001010,32'sb01010000,32'sb01110000,32'sb01110110,32'sb01111100,32'sb010000010}) in D:/eg4s20/TD 5.6.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=220) in D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=220) in D:/eg4s20/TD 5.6.2/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/eg4s20/TD 5.6.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_DIN_NUM=83,BUS_CTRL_NUM=198,BUS_WIDTH='{32'sb01,32'sb0100000,32'sb01,32'sb01110,32'sb01,32'sb01,32'sb01,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0100001,32'sb0100010,32'sb0110000,32'sb0110001,32'sb0110010,32'sb0110011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01001010,32'sb01010000,32'sb01110000,32'sb01110110,32'sb01111100,32'sb010000010}) in D:/eg4s20/TD 5.6.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_DIN_NUM=83,BUS_CTRL_NUM=198,BUS_WIDTH='{32'sb01,32'sb0100000,32'sb01,32'sb01110,32'sb01,32'sb01,32'sb01,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0100001,32'sb0100010,32'sb0110000,32'sb0110001,32'sb0110010,32'sb0110011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01001010,32'sb01010000,32'sb01110000,32'sb01110110,32'sb01111100,32'sb010000010}) in D:/eg4s20/TD 5.6.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100000) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01110) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_DIN_NUM=83,BUS_CTRL_NUM=198,BUS_WIDTH='{32'sb01,32'sb0100000,32'sb01,32'sb01110,32'sb01,32'sb01,32'sb01,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0100001,32'sb0100010,32'sb0110000,32'sb0110001,32'sb0110010,32'sb0110011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01001010,32'sb01010000,32'sb01110000,32'sb01110110,32'sb01111100,32'sb010000010})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=220)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=220)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_DIN_NUM=83,BUS_CTRL_NUM=198,BUS_WIDTH='{32'sb01,32'sb0100000,32'sb01,32'sb01110,32'sb01,32'sb01,32'sb01,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0100001,32'sb0100010,32'sb0110000,32'sb0110001,32'sb0110010,32'sb0110011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01001010,32'sb01010000,32'sb01110000,32'sb01110110,32'sb01111100,32'sb010000010})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_DIN_NUM=83,BUS_CTRL_NUM=198,BUS_WIDTH='{32'sb01,32'sb0100000,32'sb01,32'sb01110,32'sb01,32'sb01,32'sb01,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0100001,32'sb0100010,32'sb0110000,32'sb0110001,32'sb0110010,32'sb0110011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01001010,32'sb01010000,32'sb01110000,32'sb01110110,32'sb01111100,32'sb010000010})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01110)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1032 : 26858/32 useful/useless nets, 15548/21 useful/useless insts
SYN-1016 : Merged 41 instances.
SYN-1032 : 26342/10 useful/useless nets, 16203/10 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 26326/16 useful/useless nets, 16191/12 useful/useless insts
SYN-1021 : Optimized 3 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 3 mux instances.
SYN-1015 : Optimize round 1, 658 better
SYN-1014 : Optimize round 2
SYN-1032 : 25821/45 useful/useless nets, 15686/48 useful/useless insts
SYN-1015 : Optimize round 2, 96 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.562812s wall, 0.843750s user + 0.046875s system = 0.890625s CPU (57.0%)

RUN-1004 : used memory is 312 MB, reserved memory is 288 MB, peak memory is 314 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 46 IOs to PADs
RUN-1002 : start command "update_pll_param -module CortexM0_SoC"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 78 instances.
SYN-2501 : Optimize round 1, 158 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 16 macro adder
SYN-1019 : Optimized 13 mux instances.
SYN-1016 : Merged 11 instances.
SYN-1032 : 26525/2 useful/useless nets, 16399/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 86152, tnet num: 18077, tinst num: 16398, tnode num: 100790, tedge num: 139477.
TMR-2508 : Levelizing timing graph completed, there are 85 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.024485s wall, 0.812500s user + 0.015625s system = 0.828125s CPU (80.8%)

RUN-1004 : used memory is 435 MB, reserved memory is 412 MB, peak memory is 435 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 18077 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 361 (3.22), #lev = 7 (1.56)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 361 (3.22), #lev = 7 (1.56)
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 799 instances into 361 LUTs, name keeping = 71%.
SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 623 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 204 adder to BLE ...
SYN-4008 : Packed 204 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  2.670450s wall, 2.109375s user + 0.046875s system = 2.156250s CPU (80.7%)

RUN-1004 : used memory is 319 MB, reserved memory is 297 MB, peak memory is 449 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  4.405529s wall, 3.062500s user + 0.093750s system = 3.156250s CPU (71.6%)

RUN-1004 : used memory is 319 MB, reserved memory is 298 MB, peak memory is 449 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net Interconncet/HADDR[31] will be merged to another kept net HADDR_P3[31]
SYN-5055 WARNING: The kept net Interconncet/HADDR[30] will be merged to another kept net HADDR_P3[30]
SYN-5055 WARNING: The kept net Interconncet/HADDR[29] will be merged to another kept net HADDR_P3[29]
SYN-5055 WARNING: The kept net Interconncet/HADDR[28] will be merged to another kept net HADDR_P3[28]
SYN-5055 WARNING: The kept net Interconncet/HADDR[27] will be merged to another kept net HADDR_P3[27]
SYN-5055 WARNING: The kept net Interconncet/HADDR[26] will be merged to another kept net HADDR_P3[26]
SYN-5055 WARNING: The kept net Interconncet/HADDR[25] will be merged to another kept net HADDR_P3[25]
SYN-5055 WARNING: The kept net Interconncet/HADDR[24] will be merged to another kept net HADDR_P3[24]
SYN-5055 WARNING: The kept net Interconncet/HADDR[23] will be merged to another kept net HADDR_P3[23]
SYN-5055 WARNING: The kept net Interconncet/HADDR[22] will be merged to another kept net HADDR_P3[22]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-1032 : 25449/10 useful/useless nets, 15275/2 useful/useless insts
SYN-4016 : Net clk_gen_inst/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (456 clock/control pins, 0 other pins).
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc2 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_7 is refclk of pll clk_gen_inst/pll_inst.
SYN-4020 : Net clk_dup_7 is fbclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_7 as clock net
SYN-4025 : Tag rtl::Net clk_gen_inst/clk0_out as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 7 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 15275 instances
RUN-0007 : 9087 luts, 3153 seqs, 1938 mslices, 962 lslices, 101 pads, 25 brams, 3 dsps
RUN-1001 : There are total 25449 nets
RUN-6004 WARNING: There are 27 nets with only 1 pin.
RUN-1001 : 14606 nets have 2 pins
RUN-1001 : 9513 nets have [3 - 5] pins
RUN-1001 : 708 nets have [6 - 10] pins
RUN-1001 : 288 nets have [11 - 20] pins
RUN-1001 : 233 nets have [21 - 99] pins
RUN-1001 : 74 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     217     
RUN-1001 :   No   |  No   |  Yes  |    1311     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     822     
RUN-1001 :   Yes  |  Yes  |  No   |     32      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    6    |  52   |     11     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 67
PHY-3001 : Initial placement ...
PHY-3001 : design contains 15273 instances, 9087 luts, 3153 seqs, 2900 slices, 869 macros(2900 instances: 1938 mslices 962 lslices)
PHY-0007 : Cell area utilization is 75%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 83685, tnet num: 16999, tinst num: 15273, tnode num: 97968, tedge num: 136746.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 16999 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-6524 WARNING: Fails to find any valid -from targets, for constraint(s):  set_max_delay -from [ get_regs {wr_to_rd_cross_inst/primary_addr_gray_reg[*]} ] -to [ get_regs {wr_to_rd_cross_inst/sync_r1[*]} ] -datapath_only  999.70000000000005.
TMR-6524 WARNING: Fails to find any valid -from targets, for constraint(s):  set_false_path -hold -from [ get_regs {wr_to_rd_cross_inst/primary_addr_gray_reg[*]} ] -to [ get_regs {wr_to_rd_cross_inst/sync_r1[*]} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.234385s wall, 0.968750s user + 0.000000s system = 0.968750s CPU (78.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.55373e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 15273.
PHY-3001 : Level 1 #clusters 2156.
PHY-3001 : End clustering;  0.123015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 75%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.27073e+06, overlap = 819.5
PHY-3002 : Step(2): len = 1.1156e+06, overlap = 934.156
PHY-3002 : Step(3): len = 745008, overlap = 1230.97
PHY-3002 : Step(4): len = 635807, overlap = 1356.97
PHY-3002 : Step(5): len = 492892, overlap = 1535.69
PHY-3002 : Step(6): len = 417509, overlap = 1642.62
PHY-3002 : Step(7): len = 328713, overlap = 1789.41
PHY-3002 : Step(8): len = 284273, overlap = 1835.44
PHY-3002 : Step(9): len = 235471, overlap = 1914.06
PHY-3002 : Step(10): len = 206912, overlap = 1937.16
PHY-3002 : Step(11): len = 178694, overlap = 1960.62
PHY-3002 : Step(12): len = 159722, overlap = 1986.34
PHY-3002 : Step(13): len = 145832, overlap = 2019.41
PHY-3002 : Step(14): len = 136418, overlap = 2033.16
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.47506e-07
PHY-3002 : Step(15): len = 147550, overlap = 1985.53
PHY-3002 : Step(16): len = 176676, overlap = 1949.12
PHY-3002 : Step(17): len = 153315, overlap = 1881.28
PHY-3002 : Step(18): len = 151114, overlap = 1855.06
PHY-3002 : Step(19): len = 135517, overlap = 1896.06
PHY-3002 : Step(20): len = 134536, overlap = 1910.75
PHY-3002 : Step(21): len = 126641, overlap = 1882.59
PHY-3002 : Step(22): len = 126763, overlap = 1842.19
PHY-3002 : Step(23): len = 123011, overlap = 1835.41
PHY-3002 : Step(24): len = 124256, overlap = 1833.38
PHY-3002 : Step(25): len = 120220, overlap = 1834.84
PHY-3002 : Step(26): len = 120936, overlap = 1855.06
PHY-3002 : Step(27): len = 119127, overlap = 1865.06
PHY-3002 : Step(28): len = 118829, overlap = 1874.16
PHY-3002 : Step(29): len = 117917, overlap = 1867.84
PHY-3002 : Step(30): len = 115307, overlap = 1871.31
PHY-3002 : Step(31): len = 114756, overlap = 1881.31
PHY-3002 : Step(32): len = 113349, overlap = 1871.81
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.95012e-07
PHY-3002 : Step(33): len = 117550, overlap = 1886.28
PHY-3002 : Step(34): len = 129259, overlap = 1830.66
PHY-3002 : Step(35): len = 133428, overlap = 1743.16
PHY-3002 : Step(36): len = 139666, overlap = 1728.69
PHY-3002 : Step(37): len = 137233, overlap = 1719.91
PHY-3002 : Step(38): len = 140214, overlap = 1704.25
PHY-3002 : Step(39): len = 137573, overlap = 1685.25
PHY-3002 : Step(40): len = 138902, overlap = 1689.34
PHY-3002 : Step(41): len = 136975, overlap = 1695.12
PHY-3002 : Step(42): len = 137908, overlap = 1688.97
PHY-3002 : Step(43): len = 135801, overlap = 1680.12
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.90023e-07
PHY-3002 : Step(44): len = 146929, overlap = 1625.16
PHY-3002 : Step(45): len = 160119, overlap = 1613.62
PHY-3002 : Step(46): len = 159988, overlap = 1564.22
PHY-3002 : Step(47): len = 164366, overlap = 1529.31
PHY-3002 : Step(48): len = 165296, overlap = 1536.09
PHY-3002 : Step(49): len = 167897, overlap = 1550.34
PHY-3002 : Step(50): len = 166183, overlap = 1580.94
PHY-3002 : Step(51): len = 164893, overlap = 1568.06
PHY-3002 : Step(52): len = 162797, overlap = 1553.59
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.98005e-06
PHY-3002 : Step(53): len = 178628, overlap = 1495.81
PHY-3002 : Step(54): len = 188805, overlap = 1447.75
PHY-3002 : Step(55): len = 188764, overlap = 1468.41
PHY-3002 : Step(56): len = 190307, overlap = 1427.75
PHY-3002 : Step(57): len = 190373, overlap = 1391.47
PHY-3002 : Step(58): len = 191535, overlap = 1392.88
PHY-3002 : Step(59): len = 189105, overlap = 1405.5
PHY-3002 : Step(60): len = 189188, overlap = 1422.78
PHY-3002 : Step(61): len = 186659, overlap = 1401.47
PHY-3002 : Step(62): len = 187858, overlap = 1379.66
PHY-3002 : Step(63): len = 186311, overlap = 1375.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.96009e-06
PHY-3002 : Step(64): len = 203595, overlap = 1350.72
PHY-3002 : Step(65): len = 212362, overlap = 1344.03
PHY-3002 : Step(66): len = 214061, overlap = 1296.31
PHY-3002 : Step(67): len = 216022, overlap = 1291.16
PHY-3002 : Step(68): len = 215966, overlap = 1280.69
PHY-3002 : Step(69): len = 216921, overlap = 1293.25
PHY-3002 : Step(70): len = 213451, overlap = 1332.44
PHY-3002 : Step(71): len = 213695, overlap = 1324.81
PHY-3002 : Step(72): len = 212014, overlap = 1332.78
PHY-3002 : Step(73): len = 213074, overlap = 1335.97
PHY-3002 : Step(74): len = 209319, overlap = 1416.56
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 7.92019e-06
PHY-3002 : Step(75): len = 226315, overlap = 1336.41
PHY-3002 : Step(76): len = 238410, overlap = 1304.22
PHY-3002 : Step(77): len = 242669, overlap = 1271.5
PHY-3002 : Step(78): len = 244003, overlap = 1245.66
PHY-3002 : Step(79): len = 243296, overlap = 1235.88
PHY-3002 : Step(80): len = 244568, overlap = 1241.5
PHY-3002 : Step(81): len = 243224, overlap = 1238.62
PHY-3002 : Step(82): len = 245161, overlap = 1213.78
PHY-3002 : Step(83): len = 245742, overlap = 1192.59
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 1.58404e-05
PHY-3002 : Step(84): len = 265089, overlap = 1045.81
PHY-3002 : Step(85): len = 282174, overlap = 939.812
PHY-3002 : Step(86): len = 286372, overlap = 904.469
PHY-3002 : Step(87): len = 290576, overlap = 902.375
PHY-3002 : Step(88): len = 292757, overlap = 885.438
PHY-3002 : Step(89): len = 293931, overlap = 873.344
PHY-3002 : Step(90): len = 291389, overlap = 865.5
PHY-3002 : Step(91): len = 290156, overlap = 865
PHY-3002 : Step(92): len = 288777, overlap = 904
PHY-3002 : Step(93): len = 288533, overlap = 921.875
PHY-3002 : Step(94): len = 286685, overlap = 916.719
PHY-3002 : Step(95): len = 286678, overlap = 904.625
PHY-3002 : Step(96): len = 286097, overlap = 920.719
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 3.16807e-05
PHY-3002 : Step(97): len = 299932, overlap = 865.5
PHY-3002 : Step(98): len = 309358, overlap = 817.031
PHY-3002 : Step(99): len = 310319, overlap = 785.969
PHY-3002 : Step(100): len = 312471, overlap = 790.25
PHY-3002 : Step(101): len = 316944, overlap = 796.094
PHY-3002 : Step(102): len = 318749, overlap = 795.812
PHY-3002 : Step(103): len = 315518, overlap = 797.219
PHY-3002 : Step(104): len = 314649, overlap = 799.469
PHY-3002 : Step(105): len = 316057, overlap = 789.75
PHY-3002 : Step(106): len = 317696, overlap = 782.25
PHY-3002 : Step(107): len = 316228, overlap = 777.5
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 6.27842e-05
PHY-3002 : Step(108): len = 326708, overlap = 752.375
PHY-3002 : Step(109): len = 334729, overlap = 719.375
PHY-3002 : Step(110): len = 336127, overlap = 721.938
PHY-3002 : Step(111): len = 337237, overlap = 723.219
PHY-3002 : Step(112): len = 339115, overlap = 680.938
PHY-3002 : Step(113): len = 340700, overlap = 667.188
PHY-3002 : Step(114): len = 339713, overlap = 687.219
PHY-3002 : Step(115): len = 339766, overlap = 679.031
PHY-3002 : Step(116): len = 340620, overlap = 644.469
PHY-3002 : Step(117): len = 341044, overlap = 628.812
PHY-3002 : Step(118): len = 340142, overlap = 641.344
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000121986
PHY-3002 : Step(119): len = 348057, overlap = 618.812
PHY-3002 : Step(120): len = 353086, overlap = 637.938
PHY-3002 : Step(121): len = 353641, overlap = 623.625
PHY-3002 : Step(122): len = 354241, overlap = 618
PHY-3002 : Step(123): len = 356015, overlap = 603.656
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000230964
PHY-3002 : Step(124): len = 360243, overlap = 601.5
PHY-3002 : Step(125): len = 364652, overlap = 596
PHY-3002 : Step(126): len = 366240, overlap = 576.531
PHY-3002 : Step(127): len = 367595, overlap = 555.5
PHY-3002 : Step(128): len = 369728, overlap = 548.281
PHY-3002 : Step(129): len = 371618, overlap = 543.719
PHY-3002 : Step(130): len = 371890, overlap = 533.594
PHY-3002 : Step(131): len = 373289, overlap = 514.344
PHY-3002 : Step(132): len = 375110, overlap = 508.375
PHY-3002 : Step(133): len = 376022, overlap = 519.312
PHY-3002 : Step(134): len = 374808, overlap = 504.406
PHY-3002 : Step(135): len = 374912, overlap = 522.219
PHY-3002 : Step(136): len = 376563, overlap = 528.5
PHY-3002 : Step(137): len = 377535, overlap = 522.344
PHY-3002 : Step(138): len = 376057, overlap = 514.281
PHY-3002 : Step(139): len = 375715, overlap = 511.812
PHY-3002 : Step(140): len = 376688, overlap = 511.281
PHY-3002 : Step(141): len = 376941, overlap = 521.375
PHY-3002 : Step(142): len = 375901, overlap = 516.781
PHY-3002 : Step(143): len = 375415, overlap = 516.625
PHY-3002 : Step(144): len = 375705, overlap = 525.094
PHY-3002 : Step(145): len = 375698, overlap = 528.344
PHY-3002 : Step(146): len = 374819, overlap = 527.281
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.000412076
PHY-3002 : Step(147): len = 376945, overlap = 521.938
PHY-3002 : Step(148): len = 378504, overlap = 517.844
PHY-3002 : Step(149): len = 378959, overlap = 512.594
PHY-3002 : Step(150): len = 379346, overlap = 508.812
PHY-3002 : Step(151): len = 380279, overlap = 505.281
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017453s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 80%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/25449.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 536520, over cnt = 1687(4%), over = 15235, worst = 199
PHY-1001 : End global iterations;  0.445732s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (17.5%)

PHY-1001 : Congestion index: top1 = 131.85, top5 = 91.09, top10 = 73.69, top15 = 63.69.
PHY-3001 : End congestion estimation;  0.681711s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (43.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 16999 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.384359s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (44.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.51551e-05
PHY-3002 : Step(152): len = 422665, overlap = 459.219
PHY-3002 : Step(153): len = 428104, overlap = 410
PHY-3002 : Step(154): len = 417990, overlap = 376.406
PHY-3002 : Step(155): len = 404017, overlap = 346.031
PHY-3002 : Step(156): len = 400514, overlap = 331.188
PHY-3002 : Step(157): len = 393625, overlap = 329.281
PHY-3002 : Step(158): len = 389053, overlap = 331.312
PHY-3002 : Step(159): len = 389800, overlap = 332.125
PHY-3002 : Step(160): len = 382776, overlap = 331.344
PHY-3002 : Step(161): len = 382975, overlap = 323.688
PHY-3002 : Step(162): len = 378303, overlap = 340.938
PHY-3002 : Step(163): len = 378303, overlap = 340.938
PHY-3002 : Step(164): len = 376366, overlap = 343.031
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.03101e-05
PHY-3002 : Step(165): len = 383907, overlap = 329.312
PHY-3002 : Step(166): len = 386842, overlap = 327.562
PHY-3002 : Step(167): len = 392279, overlap = 323.188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00018062
PHY-3002 : Step(168): len = 395098, overlap = 309.344
PHY-3002 : Step(169): len = 397096, overlap = 303.844
PHY-3002 : Step(170): len = 404334, overlap = 307.094
PHY-3002 : Step(171): len = 410702, overlap = 295.219
PHY-3002 : Step(172): len = 414351, overlap = 293.719
PHY-3002 : Step(173): len = 414941, overlap = 280.812
PHY-3002 : Step(174): len = 414756, overlap = 281.75
PHY-3002 : Step(175): len = 413944, overlap = 270.812
PHY-3002 : Step(176): len = 410542, overlap = 266.906
PHY-3002 : Step(177): len = 408449, overlap = 270.125
PHY-3002 : Step(178): len = 406021, overlap = 258.625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000305558
PHY-3002 : Step(179): len = 405954, overlap = 246.719
PHY-3002 : Step(180): len = 407603, overlap = 247.219
PHY-3002 : Step(181): len = 409496, overlap = 245.625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000525658
PHY-3002 : Step(182): len = 410465, overlap = 246.062
PHY-3002 : Step(183): len = 412629, overlap = 246.781
PHY-3002 : Step(184): len = 415483, overlap = 242.469
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 80%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 191/25449.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 541720, over cnt = 2196(6%), over = 16017, worst = 346
PHY-1001 : End global iterations;  0.532430s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (44.0%)

PHY-1001 : Congestion index: top1 = 128.90, top5 = 85.67, top10 = 69.96, top15 = 61.71.
PHY-3001 : End congestion estimation;  0.784930s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (55.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 16999 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.394159s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (39.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.9368e-05
PHY-3002 : Step(185): len = 424582, overlap = 741.281
PHY-3002 : Step(186): len = 433381, overlap = 657.75
PHY-3002 : Step(187): len = 416306, overlap = 595.281
PHY-3002 : Step(188): len = 415138, overlap = 585.469
PHY-3002 : Step(189): len = 404329, overlap = 557.344
PHY-3002 : Step(190): len = 403105, overlap = 553.969
PHY-3002 : Step(191): len = 394427, overlap = 553.031
PHY-3002 : Step(192): len = 392726, overlap = 537.781
PHY-3002 : Step(193): len = 392804, overlap = 516
PHY-3002 : Step(194): len = 387399, overlap = 518.938
PHY-3002 : Step(195): len = 385881, overlap = 517.594
PHY-3002 : Step(196): len = 381062, overlap = 503.125
PHY-3002 : Step(197): len = 380365, overlap = 490.906
PHY-3002 : Step(198): len = 374635, overlap = 496.125
PHY-3002 : Step(199): len = 374243, overlap = 495.5
PHY-3002 : Step(200): len = 371904, overlap = 505.625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.87361e-05
PHY-3002 : Step(201): len = 374744, overlap = 483.844
PHY-3002 : Step(202): len = 375453, overlap = 481.25
PHY-3002 : Step(203): len = 380264, overlap = 462.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000117472
PHY-3002 : Step(204): len = 384742, overlap = 451.344
PHY-3002 : Step(205): len = 386298, overlap = 444.219
PHY-3002 : Step(206): len = 397837, overlap = 411.75
PHY-3002 : Step(207): len = 403029, overlap = 391.406
PHY-3002 : Step(208): len = 396110, overlap = 399.531
PHY-3002 : Step(209): len = 394306, overlap = 403.344
PHY-3002 : Step(210): len = 392764, overlap = 408.781
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000215406
PHY-3002 : Step(211): len = 398650, overlap = 387.062
PHY-3002 : Step(212): len = 402726, overlap = 376.062
PHY-3002 : Step(213): len = 406360, overlap = 374.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.0003927
PHY-3002 : Step(214): len = 406861, overlap = 361.125
PHY-3002 : Step(215): len = 408727, overlap = 352.375
PHY-3002 : Step(216): len = 417004, overlap = 333.188
PHY-3002 : Step(217): len = 422609, overlap = 326.188
PHY-3002 : Step(218): len = 422798, overlap = 317.625
PHY-3002 : Step(219): len = 422305, overlap = 315.188
PHY-3002 : Step(220): len = 422082, overlap = 314.188
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0007854
PHY-3002 : Step(221): len = 423483, overlap = 308.031
PHY-3002 : Step(222): len = 425312, overlap = 301.469
PHY-3002 : Step(223): len = 427234, overlap = 292.656
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 83685, tnet num: 16999, tinst num: 15273, tnode num: 97968, tedge num: 136746.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.037807s wall, 0.625000s user + 0.031250s system = 0.656250s CPU (63.2%)

RUN-1004 : used memory is 549 MB, reserved memory is 530 MB, peak memory is 587 MB
OPT-1001 : Total overflow 908.09 peak overflow 7.12
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 642/25449.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 599792, over cnt = 2905(8%), over = 15812, worst = 54
PHY-1001 : End global iterations;  0.721563s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (67.1%)

PHY-1001 : Congestion index: top1 = 79.27, top5 = 65.04, top10 = 57.53, top15 = 53.05.
PHY-1001 : End incremental global routing;  0.932935s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (68.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 16999 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-6524 Similar messages will be suppressed.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.441555s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (63.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.673707s wall, 1.109375s user + 0.000000s system = 1.109375s CPU (66.3%)

OPT-1001 : Current memory(MB): used = 567, reserve = 549, peak = 587.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 16844/25449.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 599792, over cnt = 2905(8%), over = 15812, worst = 54
PHY-1002 : len = 714496, over cnt = 2722(7%), over = 9039, worst = 46
PHY-1002 : len = 826424, over cnt = 1488(4%), over = 3277, worst = 42
PHY-1002 : len = 881696, over cnt = 583(1%), over = 920, worst = 40
PHY-1002 : len = 909832, over cnt = 41(0%), over = 44, worst = 2
PHY-1001 : End global iterations;  1.497410s wall, 1.562500s user + 0.000000s system = 1.562500s CPU (104.3%)

PHY-1001 : Congestion index: top1 = 64.29, top5 = 56.81, top10 = 53.41, top15 = 51.04.
OPT-1001 : End congestion update;  1.732094s wall, 1.750000s user + 0.000000s system = 1.750000s CPU (101.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 16999 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.323904s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (62.7%)

OPT-0007 : Start: WNS 999120 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  2.056131s wall, 1.953125s user + 0.000000s system = 1.953125s CPU (95.0%)

OPT-1001 : Current memory(MB): used = 574, reserve = 557, peak = 587.
OPT-1001 : End physical optimization;  4.902294s wall, 3.796875s user + 0.046875s system = 3.843750s CPU (78.4%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 9087 LUT to BLE ...
SYN-4008 : Packed 9087 LUT and 1219 SEQ to BLE.
SYN-4003 : Packing 1934 remaining SEQ's ...
SYN-4005 : Packed 1653 SEQ with LUT/SLICE
SYN-4006 : 6306 single LUT's are left
SYN-4006 : 281 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 9368/12795 primitive instances ...
PHY-3001 : End packing;  0.629118s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (72.0%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 7978 instances
RUN-1001 : 3922 mslices, 3921 lslices, 101 pads, 25 brams, 3 dsps
RUN-1001 : There are total 24436 nets
RUN-6004 WARNING: There are 27 nets with only 1 pin.
RUN-1001 : 13447 nets have 2 pins
RUN-1001 : 9561 nets have [3 - 5] pins
RUN-1001 : 788 nets have [6 - 10] pins
RUN-1001 : 306 nets have [11 - 20] pins
RUN-1001 : 236 nets have [21 - 99] pins
RUN-1001 : 71 nets have 100+ pins
PHY-3001 : design contains 7976 instances, 7843 slices, 869 macros(2900 instances: 1938 mslices 962 lslices)
PHY-3001 : Cell area utilization is 84%
PHY-3001 : After packing: Len = 437910, Over = 454.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 84%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 12456/24436.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 851752, over cnt = 2185(6%), over = 3681, worst = 10
PHY-1002 : len = 854952, over cnt = 1621(4%), over = 2203, worst = 10
PHY-1002 : len = 869216, over cnt = 787(2%), over = 975, worst = 7
PHY-1002 : len = 879104, over cnt = 408(1%), over = 482, worst = 5
PHY-1002 : len = 895480, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.339652s wall, 0.765625s user + 0.046875s system = 0.812500s CPU (60.7%)

PHY-1001 : Congestion index: top1 = 63.12, top5 = 55.93, top10 = 52.36, top15 = 49.99.
PHY-3001 : End congestion estimation;  1.651982s wall, 0.968750s user + 0.046875s system = 1.015625s CPU (61.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 80191, tnet num: 15986, tinst num: 7976, tnode num: 91820, tedge num: 133514.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.268813s wall, 1.031250s user + 0.031250s system = 1.062500s CPU (83.7%)

RUN-1004 : used memory is 607 MB, reserved memory is 592 MB, peak memory is 607 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15986 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.724970s wall, 1.421875s user + 0.046875s system = 1.468750s CPU (85.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.48611e-05
PHY-3002 : Step(224): len = 418917, overlap = 471
PHY-3002 : Step(225): len = 418348, overlap = 480.25
PHY-3002 : Step(226): len = 409842, overlap = 494.25
PHY-3002 : Step(227): len = 406658, overlap = 498.5
PHY-3002 : Step(228): len = 402143, overlap = 517.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.97221e-05
PHY-3002 : Step(229): len = 405551, overlap = 501.75
PHY-3002 : Step(230): len = 409102, overlap = 492.75
PHY-3002 : Step(231): len = 412697, overlap = 491.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.94443e-05
PHY-3002 : Step(232): len = 423265, overlap = 463
PHY-3002 : Step(233): len = 432478, overlap = 451.75
PHY-3002 : Step(234): len = 442523, overlap = 436.75
PHY-3002 : Step(235): len = 437155, overlap = 435.75
PHY-3002 : Step(236): len = 435045, overlap = 437.5
PHY-3002 : Step(237): len = 433775, overlap = 435.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.423276s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (3.7%)

PHY-3001 : Trial Legalized: Len = 743128
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 83%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 636/24436.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 966592, over cnt = 3746(10%), over = 6898, worst = 9
PHY-1002 : len = 994280, over cnt = 2528(7%), over = 3868, worst = 9
PHY-1002 : len = 1.02254e+06, over cnt = 1248(3%), over = 1841, worst = 6
PHY-1002 : len = 1.0444e+06, over cnt = 401(1%), over = 571, worst = 5
PHY-1002 : len = 1.05892e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.644757s wall, 1.890625s user + 0.000000s system = 1.890625s CPU (71.5%)

PHY-1001 : Congestion index: top1 = 62.97, top5 = 57.58, top10 = 54.68, top15 = 52.72.
PHY-3001 : End congestion estimation;  2.989723s wall, 2.140625s user + 0.000000s system = 2.140625s CPU (71.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15986 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.449246s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (59.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.43713e-05
PHY-3002 : Step(238): len = 605144, overlap = 211.25
PHY-3002 : Step(239): len = 579560, overlap = 232.25
PHY-3002 : Step(240): len = 549399, overlap = 233
PHY-3002 : Step(241): len = 535230, overlap = 240.25
PHY-3002 : Step(242): len = 521118, overlap = 238.25
PHY-3002 : Step(243): len = 512707, overlap = 240.75
PHY-3002 : Step(244): len = 506813, overlap = 236.75
PHY-3002 : Step(245): len = 502588, overlap = 240.25
PHY-3002 : Step(246): len = 498186, overlap = 246.25
PHY-3002 : Step(247): len = 495655, overlap = 248.5
PHY-3002 : Step(248): len = 494723, overlap = 246.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000188743
PHY-3002 : Step(249): len = 504773, overlap = 234
PHY-3002 : Step(250): len = 513952, overlap = 232.5
PHY-3002 : Step(251): len = 518574, overlap = 226
PHY-3002 : Step(252): len = 519508, overlap = 224.25
PHY-3002 : Step(253): len = 519320, overlap = 223.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000370733
PHY-3002 : Step(254): len = 529184, overlap = 216.75
PHY-3002 : Step(255): len = 544681, overlap = 205.75
PHY-3002 : Step(256): len = 550241, overlap = 196.75
PHY-3002 : Step(257): len = 553067, overlap = 194
PHY-3002 : Step(258): len = 554487, overlap = 190.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020713s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (75.4%)

PHY-3001 : Legalized: Len = 603401, Over = 0
PHY-3001 : Spreading special nets. 75 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.047680s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (98.3%)

PHY-3001 : 129 instances has been re-located, deltaX = 69, deltaY = 76, maxDist = 3.
PHY-3001 : Final: Len = 606605, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 80191, tnet num: 15986, tinst num: 7976, tnode num: 91820, tedge num: 133514.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.363869s wall, 0.875000s user + 0.015625s system = 0.890625s CPU (65.3%)

RUN-1004 : used memory is 602 MB, reserved memory is 589 MB, peak memory is 637 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2047/24436.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 837496, over cnt = 3554(10%), over = 6319, worst = 8
PHY-1002 : len = 867784, over cnt = 2035(5%), over = 2914, worst = 6
PHY-1002 : len = 892648, over cnt = 843(2%), over = 1189, worst = 6
PHY-1002 : len = 906176, over cnt = 237(0%), over = 340, worst = 6
PHY-1002 : len = 912848, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.486651s wall, 1.468750s user + 0.000000s system = 1.468750s CPU (59.1%)

PHY-1001 : Congestion index: top1 = 56.98, top5 = 52.66, top10 = 50.25, top15 = 48.43.
PHY-1001 : End incremental global routing;  2.796796s wall, 1.671875s user + 0.000000s system = 1.671875s CPU (59.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15986 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.470290s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (66.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  3.624947s wall, 2.218750s user + 0.000000s system = 2.218750s CPU (61.2%)

OPT-1001 : Current memory(MB): used = 617, reserve = 604, peak = 637.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 14911/24436.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 912848, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.139647s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (11.2%)

PHY-1001 : Congestion index: top1 = 56.98, top5 = 52.66, top10 = 50.25, top15 = 48.43.
OPT-1001 : End congestion update;  0.556904s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (25.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15986 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.343453s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (68.2%)

OPT-0007 : Start: WNS 998945 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.900478s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (41.6%)

OPT-1001 : Current memory(MB): used = 623, reserve = 611, peak = 637.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15986 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.348270s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (62.8%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 14911/24436.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 912848, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.141775s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (66.1%)

PHY-1001 : Congestion index: top1 = 56.98, top5 = 52.66, top10 = 50.25, top15 = 48.43.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15986 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.349276s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (62.6%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 998945 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 56.482759
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  7.304082s wall, 4.296875s user + 0.015625s system = 4.312500s CPU (59.0%)

RUN-1003 : finish command "place" in  33.120369s wall, 17.875000s user + 0.500000s system = 18.375000s CPU (55.5%)

RUN-1004 : used memory is 584 MB, reserved memory is 573 MB, peak memory is 637 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_place.db" in  1.372234s wall, 1.234375s user + 0.000000s system = 1.234375s CPU (90.0%)

RUN-1004 : used memory is 584 MB, reserved memory is 574 MB, peak memory is 640 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 7978 instances
RUN-1001 : 3922 mslices, 3921 lslices, 101 pads, 25 brams, 3 dsps
RUN-1001 : There are total 24436 nets
RUN-6004 WARNING: There are 27 nets with only 1 pin.
RUN-1001 : 13447 nets have 2 pins
RUN-1001 : 9561 nets have [3 - 5] pins
RUN-1001 : 788 nets have [6 - 10] pins
RUN-1001 : 306 nets have [11 - 20] pins
RUN-1001 : 236 nets have [21 - 99] pins
RUN-1001 : 71 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 80191, tnet num: 15986, tinst num: 7976, tnode num: 91820, tedge num: 133514.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.228627s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (54.7%)

RUN-1004 : used memory is 582 MB, reserved memory is 571 MB, peak memory is 640 MB
PHY-1001 : 3922 mslices, 3921 lslices, 101 pads, 25 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15986 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 822832, over cnt = 3591(10%), over = 6593, worst = 9
PHY-1002 : len = 850808, over cnt = 2406(6%), over = 3751, worst = 7
PHY-1002 : len = 885232, over cnt = 884(2%), over = 1334, worst = 6
PHY-1002 : len = 908096, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 908536, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.340358s wall, 1.500000s user + 0.000000s system = 1.500000s CPU (64.1%)

PHY-1001 : Congestion index: top1 = 56.70, top5 = 52.76, top10 = 50.17, top15 = 48.33.
PHY-1001 : End global routing;  2.677611s wall, 1.781250s user + 0.000000s system = 1.781250s CPU (66.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 633, reserve = 622, peak = 640.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-5010 WARNING: Net PENABLE is skipped due to 0 input or output
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_7 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net rd_data[15] is skipped due to 0 input or output
PHY-5010 WARNING: Net rd_data[14] is skipped due to 0 input or output
PHY-5010 WARNING: Net rd_data[13] is skipped due to 0 input or output
PHY-5010 WARNING: Net rd_data[12] is skipped due to 0 input or output
PHY-5010 WARNING: Net rd_data[11] is skipped due to 0 input or output
PHY-5010 WARNING: Net rd_data[10] is skipped due to 0 input or output
PHY-5010 WARNING: Net rd_data[9] is skipped due to 0 input or output
PHY-5010 WARNING: Net rd_data[8] is skipped due to 0 input or output
PHY-5010 WARNING: Net rd_data[7] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : clock net clk_gen_inst/clk0_out will be merged with clock clk_gen_inst/clk0_buf
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 907, reserve = 898, peak = 907.
PHY-1001 : End build detailed router design. 3.039214s wall, 1.593750s user + 0.000000s system = 1.593750s CPU (52.4%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 166216, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.547356s wall, 0.718750s user + 0.015625s system = 0.734375s CPU (47.5%)

PHY-1001 : Current memory(MB): used = 941, reserve = 933, peak = 941.
PHY-1001 : End phase 1; 1.552959s wall, 0.718750s user + 0.015625s system = 0.734375s CPU (47.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 63% nets.
PHY-1022 : len = 2.85376e+06, over cnt = 3378(0%), over = 3427, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 953, reserve = 945, peak = 953.
PHY-1001 : End initial routed; 20.662435s wall, 13.328125s user + 0.125000s system = 13.453125s CPU (65.1%)

PHY-1001 : Update timing.....
PHY-1001 : 0/15418(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.666    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 2.075277s wall, 1.703125s user + 0.000000s system = 1.703125s CPU (82.1%)

PHY-1001 : Current memory(MB): used = 970, reserve = 962, peak = 970.
PHY-1001 : End phase 2; 22.737770s wall, 15.031250s user + 0.125000s system = 15.156250s CPU (66.7%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 2.85376e+06, over cnt = 3378(0%), over = 3427, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.084176s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (74.2%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.73112e+06, over cnt = 1673(0%), over = 1682, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 3.367045s wall, 4.234375s user + 0.015625s system = 4.250000s CPU (126.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 2.71803e+06, over cnt = 780(0%), over = 781, worst = 2, crit = 0
PHY-1001 : End DR Iter 2; 1.214263s wall, 1.390625s user + 0.000000s system = 1.390625s CPU (114.5%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 2.7147e+06, over cnt = 183(0%), over = 183, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 1.108689s wall, 0.828125s user + 0.000000s system = 0.828125s CPU (74.7%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 2.7179e+06, over cnt = 60(0%), over = 60, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.493774s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (63.3%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 2.7199e+06, over cnt = 6(0%), over = 6, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.450572s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (69.4%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 2.72016e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 0.274851s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (79.6%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 2.72016e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 0.341368s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (87.0%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 2.72018e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 0.172900s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (63.3%)

PHY-1001 : ==== DR Iter 9 ====
PHY-1022 : len = 2.72018e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 9; 0.162653s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (48.0%)

PHY-1001 : ==== DR Iter 10 ====
PHY-1022 : len = 2.72018e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 10; 0.152760s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (92.1%)

PHY-1001 : ==== DR Iter 11 ====
PHY-1022 : len = 2.72018e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 11; 0.230073s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (74.7%)

PHY-1001 : ==== DR Iter 12 ====
PHY-1022 : len = 2.72018e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 12; 0.257141s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (85.1%)

PHY-1001 : ===== DR Iter 13 =====
PHY-1022 : len = 2.72018e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 13; 0.161454s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (77.4%)

PHY-1001 : ==== DR Iter 14 ====
PHY-1022 : len = 2.72034e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 14; 0.164510s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (66.5%)

PHY-1001 : Update timing.....
PHY-1001 : 0/15418(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.666    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 2.087126s wall, 1.640625s user + 0.000000s system = 1.640625s CPU (78.6%)

PHY-1001 : Commit to database.....
PHY-1001 : 852 feed throughs used by 480 nets
PHY-1001 : End commit to database; 1.790315s wall, 1.500000s user + 0.046875s system = 1.546875s CPU (86.4%)

PHY-1001 : Current memory(MB): used = 1068, reserve = 1064, peak = 1068.
PHY-1001 : End phase 3; 12.747927s wall, 11.875000s user + 0.093750s system = 11.968750s CPU (93.9%)

PHY-1003 : Routed, final wirelength = 2.72034e+06
PHY-1001 : Current memory(MB): used = 1073, reserve = 1069, peak = 1073.
PHY-1001 : End export database. 0.048763s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (96.1%)

PHY-1001 : End detail routing;  40.443311s wall, 29.500000s user + 0.250000s system = 29.750000s CPU (73.6%)

RUN-1003 : finish command "route" in  44.951550s wall, 32.218750s user + 0.250000s system = 32.468750s CPU (72.2%)

RUN-1004 : used memory is 1009 MB, reserved memory is 1003 MB, peak memory is 1073 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        46
  #input                    8
  #output                  36
  #inout                    2

Utilization Statistics
#lut                    15235   out of  19600   77.73%
#reg                     3221   out of  19600   16.43%
#le                     15516
  #lut only             12295   out of  15516   79.24%
  #reg only               281   out of  15516    1.81%
  #lut&reg               2940   out of  15516   18.95%
#dsp                        3   out of     29   10.34%
#bram                      17   out of     64   26.56%
  #bram9k                  17
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       46   out of    188   24.47%
  #ireg                     5
  #oreg                    10
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_7                                GCLK               io                 clk_syn_8.di                   2103
#2        config_inst_syn_9                        GCLK               config             config_inst.jtck               250
#3        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc2    238
#4        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    204
#5        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 73
#6        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    40
#7        clk_gen_inst/clk0_buf                    GCLK               pll                clk_gen_inst/pll_inst.clkc0    0


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT        G11        LVCMOS25          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS25          N/A          PULLUP       NONE     
     sd_en          INPUT         T4        LVCMOS33          N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[7]        OUTPUT         P5        LVCMOS33           8            NONE        OREG     
     LED[6]        OUTPUT         N5        LVCMOS33           8            NONE        OREG     
     LED[5]        OUTPUT         P4        LVCMOS33           8            NONE        OREG     
     LED[4]        OUTPUT         M5        LVCMOS33           8            NONE        OREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS25           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+--------------------------------------------------------------------------------------------------------------------------------------+
|Instance                            |Module                                      |le     |lut     |ripple  |seq     |bram    |dsp     |
+--------------------------------------------------------------------------------------------------------------------------------------+
|top                                 |CortexM0_SoC                                |15516  |14639   |596     |3237    |25      |3       |
|  ISP                               |AHBISP                                      |8234   |7970    |202     |533     |2       |0       |
|    u_5X5Window                     |slidingWindow_5X5                           |7755   |7658    |76      |255     |2       |0       |
|      u_fifo_1                      |fifo_buf                                    |1771   |1765    |6       |24      |0       |0       |
|      u_fifo_2                      |fifo_buf                                    |1788   |1782    |6       |28      |0       |0       |
|      u_fifo_3                      |fifo_buf                                    |1770   |1764    |6       |24      |0       |0       |
|      u_fifo_4                      |fifo_buf                                    |33     |27      |6       |23      |2       |0       |
|    u_demosaic                      |demosaic                                    |376    |221     |114     |210     |0       |0       |
|      u1_conv_mask5                 |conv_mask5                                  |124    |60      |34      |77      |0       |0       |
|      u2_conv_mask5                 |conv_mask5                                  |75     |44      |27      |46      |0       |0       |
|      u_conv_mask6                  |conv_mask6                                  |150    |105     |45      |72      |0       |0       |
|    u_gamma                         |gamma                                       |5      |5       |0       |5       |0       |0       |
|      u_blue_gamma_rom              |gamma_rom                                   |5      |5       |0       |5       |0       |0       |
|  Interconncet                      |AHBlite_Interconnect                        |12     |12      |0       |5       |0       |0       |
|    Decoder                         |AHBlite_Decoder                             |10     |10      |0       |3       |0       |0       |
|    SlaveMUX                        |AHBlite_SlaveMUX                            |2      |2       |0       |2       |0       |0       |
|  RAMCODE_Interface                 |AHBlite_Block_RAM                           |9      |8       |0       |9       |0       |0       |
|  RAMDATA_Interface                 |AHBlite_Block_RAM                           |58     |58      |0       |22      |0       |0       |
|  RAM_CODE                          |Block_RAM                                   |0      |0       |0       |0       |4       |0       |
|  RAM_DATA                          |Block_RAM                                   |8      |8       |0       |0       |4       |0       |
|  U_APB_GPIO                        |APB_GPIO                                    |2      |2       |0       |2       |0       |0       |
|  U_APB_SDCARD_CONTROL              |APB_SDCARD_CONTROL                          |29     |25      |0       |27      |0       |0       |
|  U_APB_VGA_CONTROL                 |APB_VGA_CONTROL                             |3      |3       |0       |3       |0       |0       |
|  U_sdram                           |SDRAM                                       |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                        |cmsdk_ahb_to_apb                            |12     |10      |0       |10      |0       |0       |
|  clk_gen_inst                      |clk_gen                                     |0      |0       |0       |0       |0       |0       |
|  sd_reader                         |sd_reader                                   |664    |563     |99      |313     |0       |0       |
|    u_sdcmd_ctrl                    |sdcmd_ctrl                                  |297    |263     |34      |144     |0       |0       |
|  sdram_top_inst                    |sdram_top                                   |676    |500     |103     |346     |5       |0       |
|    fifo_ctrl_inst                  |fifo_ctrl                                   |333    |203     |57      |216     |5       |0       |
|      rd_fifo_data                  |fifo_data                                   |144    |76      |21      |110     |2       |0       |
|        ram_inst                    |ram_infer_fifo_data                         |12     |12      |0       |11      |2       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data |33     |14      |0       |33      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data |38     |23      |0       |38      |0       |0       |
|      wr_fifo_data                  |fifo_data                                   |94     |56      |12      |81      |3       |0       |
|        ram_inst                    |ram_infer_fifo_data                         |19     |19      |0       |19      |3       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data |20     |11      |0       |20      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data |27     |12      |0       |27      |0       |0       |
|    sdram_ctrl_inst                 |sdram_ctrl                                  |343    |297     |46      |130     |0       |0       |
|      sdram_a_ref_inst              |sdram_a_ref                                 |55     |43      |12      |21      |0       |0       |
|      sdram_arbit_inst              |sdram_arbit                                 |68     |68      |0       |19      |0       |0       |
|      sdram_init_inst               |sdram_init                                  |38     |34      |4       |30      |0       |0       |
|      sdram_read_inst               |sdram_read                                  |111    |93      |18      |34      |0       |0       |
|      sdram_write_inst              |sdram_write                                 |71     |59      |12      |26      |0       |0       |
|  u_logic                           |cortexm0ds_logic                            |4943   |4879    |51      |1356    |0       |3       |
|  cw_top                            |CW_TOP_WRAPPER                              |864    |599     |141     |595     |0       |0       |
|    wrapper_cwc_top                 |cwc_top                                     |864    |599     |141     |595     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int                                 |435    |324     |0       |420     |0       |0       |
|        reg_inst                    |register                                    |435    |324     |0       |420     |0       |0       |
|      trigger_inst                  |trigger                                     |429    |275     |141     |175     |0       |0       |
|        bus_inst                    |bus_top                                     |235    |151     |84      |79      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det                                     |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det                                     |87     |53      |34      |23      |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det                                     |4      |4       |0       |4       |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det                                     |50     |34      |16      |22      |0       |0       |
|          BUS_DETECTOR[6]$bus_nodes |bus_det                                     |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[7]$bus_nodes |bus_det                                     |90     |56      |34      |26      |0       |0       |
|        emb_ctrl_inst               |emb_ctrl                                    |109    |80      |29      |60      |0       |0       |
+--------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets   
    #1          1       13400  
    #2          2       8154   
    #3          3        818   
    #4          4        589   
    #5        5-10       838   
    #6        11-50      455   
    #7       51-100      35    
    #8       101-500     49    
    #9        >500       16    
  Average     3.08             

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.759691s wall, 1.968750s user + 0.015625s system = 1.984375s CPU (112.8%)

RUN-1004 : used memory is 1010 MB, reserved memory is 1005 MB, peak memory is 1073 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 80191, tnet num: 15986, tinst num: 7976, tnode num: 91820, tedge num: 133514.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.211320s wall, 0.828125s user + 0.000000s system = 0.828125s CPU (68.4%)

RUN-1004 : used memory is 1017 MB, reserved memory is 1011 MB, peak memory is 1073 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 15986 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 0. Number of clock nets = 7 (7 unconstrainted).
TMR-5009 WARNING: No clock constraint on 7 clock net(s): 
		SWCLK_dup_1
		clk_148m_vga_dup_1
		clk_dup_7
		clk_gen_inst/clk0_out
		config_inst_syn_10
		sd_reader/clk
		sdram_top_inst/fifo_ctrl_inst/sys_clk
USR-6122 CRITICAL-WARNING: No clock constraint on PLL clk_gen_inst/pll_inst
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: e232bd7dbc5cd8c1d68351a55c8ed0572a7da616cd2a3b0e2072666d18c5b886 -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 7976
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 24436, pip num: 185488
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 852
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3168 valid insts, and 492100 bits set as '1'.
BIT-1004 : the usercode register value: 00000000001001011111101001010111
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  28.191758s wall, 114.125000s user + 1.515625s system = 115.640625s CPU (410.2%)

RUN-1004 : used memory is 1107 MB, reserved memory is 1112 MB, peak memory is 1291 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240429_100443.log"
