<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › net › ethernet › intel › ixgbevf › ixgbevf.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>ixgbevf.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*******************************************************************************</span>

<span class="cm">  Intel 82599 Virtual Function driver</span>
<span class="cm">  Copyright(c) 1999 - 2012 Intel Corporation.</span>

<span class="cm">  This program is free software; you can redistribute it and/or modify it</span>
<span class="cm">  under the terms and conditions of the GNU General Public License,</span>
<span class="cm">  version 2, as published by the Free Software Foundation.</span>

<span class="cm">  This program is distributed in the hope it will be useful, but WITHOUT</span>
<span class="cm">  ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or</span>
<span class="cm">  FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for</span>
<span class="cm">  more details.</span>

<span class="cm">  You should have received a copy of the GNU General Public License along with</span>
<span class="cm">  this program; if not, write to the Free Software Foundation, Inc.,</span>
<span class="cm">  51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.</span>

<span class="cm">  The full GNU General Public License is included in this distribution in</span>
<span class="cm">  the file called &quot;COPYING&quot;.</span>

<span class="cm">  Contact Information:</span>
<span class="cm">  e1000-devel Mailing List &lt;e1000-devel@lists.sourceforge.net&gt;</span>
<span class="cm">  Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497</span>

<span class="cm">*******************************************************************************/</span>

<span class="cp">#ifndef _IXGBEVF_H_</span>
<span class="cp">#define _IXGBEVF_H_</span>

<span class="cp">#include &lt;linux/types.h&gt;</span>
<span class="cp">#include &lt;linux/bitops.h&gt;</span>
<span class="cp">#include &lt;linux/timer.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/netdevice.h&gt;</span>
<span class="cp">#include &lt;linux/if_vlan.h&gt;</span>
<span class="cp">#include &lt;linux/u64_stats_sync.h&gt;</span>

<span class="cp">#include &quot;vf.h&quot;</span>

<span class="cm">/* wrapper around a pointer to a socket buffer,</span>
<span class="cm"> * so a DMA handle can be stored along with the buffer */</span>
<span class="k">struct</span> <span class="n">ixgbevf_tx_buffer</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">sk_buff</span> <span class="o">*</span><span class="n">skb</span><span class="p">;</span>
	<span class="n">dma_addr_t</span> <span class="n">dma</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">time_stamp</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">length</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">next_to_watch</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">mapped_as_page</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">ixgbevf_rx_buffer</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">sk_buff</span> <span class="o">*</span><span class="n">skb</span><span class="p">;</span>
	<span class="n">dma_addr_t</span> <span class="n">dma</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">page</span> <span class="o">*</span><span class="n">page</span><span class="p">;</span>
	<span class="n">dma_addr_t</span> <span class="n">page_dma</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">page_offset</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">ixgbevf_ring</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">ixgbevf_adapter</span> <span class="o">*</span><span class="n">adapter</span><span class="p">;</span>  <span class="cm">/* backlink */</span>
	<span class="kt">void</span> <span class="o">*</span><span class="n">desc</span><span class="p">;</span>			<span class="cm">/* descriptor ring memory */</span>
	<span class="n">dma_addr_t</span> <span class="n">dma</span><span class="p">;</span>			<span class="cm">/* phys. address of descriptor ring */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">size</span><span class="p">;</span>		<span class="cm">/* length in bytes */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">count</span><span class="p">;</span>		<span class="cm">/* amount of descriptors */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">next_to_use</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">next_to_clean</span><span class="p">;</span>

	<span class="kt">int</span> <span class="n">queue_index</span><span class="p">;</span> <span class="cm">/* needed for multiqueue queue management */</span>
	<span class="k">union</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">ixgbevf_tx_buffer</span> <span class="o">*</span><span class="n">tx_buffer_info</span><span class="p">;</span>
		<span class="k">struct</span> <span class="n">ixgbevf_rx_buffer</span> <span class="o">*</span><span class="n">rx_buffer_info</span><span class="p">;</span>
	<span class="p">};</span>

	<span class="n">u64</span>			<span class="n">total_bytes</span><span class="p">;</span>
	<span class="n">u64</span>			<span class="n">total_packets</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">u64_stats_sync</span>	<span class="n">syncp</span><span class="p">;</span>

	<span class="n">u16</span> <span class="n">head</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">tail</span><span class="p">;</span>

	<span class="n">u16</span> <span class="n">reg_idx</span><span class="p">;</span> <span class="cm">/* holds the special value that gets the hardware register</span>
<span class="cm">		      * offset associated with this ring, which is different</span>
<span class="cm">		      * for DCB and RSS modes */</span>

<span class="cp">#if defined(CONFIG_DCA) || defined(CONFIG_DCA_MODULE)</span>
	<span class="cm">/* cpu for tx queue */</span>
	<span class="kt">int</span> <span class="n">cpu</span><span class="p">;</span>
<span class="cp">#endif</span>

	<span class="n">u64</span> <span class="n">v_idx</span><span class="p">;</span> <span class="cm">/* maps directly to the index for this ring in the hardware</span>
<span class="cm">		    * vector array, can also be used for finding the bit in EICR</span>
<span class="cm">		    * and friends that represents the vector for this ring */</span>

	<span class="n">u16</span> <span class="n">work_limit</span><span class="p">;</span>                <span class="cm">/* max work per interrupt */</span>
	<span class="n">u16</span> <span class="n">rx_buf_len</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">ixgbevf_ring_f_enum</span> <span class="p">{</span>
	<span class="n">RING_F_NONE</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">RING_F_ARRAY_SIZE</span>      <span class="cm">/* must be last in enum set */</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">ixgbevf_ring_feature</span> <span class="p">{</span>
	<span class="kt">int</span> <span class="n">indices</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">mask</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* How many Rx Buffers do we bundle into one write to the hardware ? */</span>
<span class="cp">#define IXGBEVF_RX_BUFFER_WRITE	16	</span><span class="cm">/* Must be power of 2 */</span><span class="cp"></span>

<span class="cp">#define MAX_RX_QUEUES 1</span>
<span class="cp">#define MAX_TX_QUEUES 1</span>

<span class="cp">#define IXGBEVF_DEFAULT_TXD   1024</span>
<span class="cp">#define IXGBEVF_DEFAULT_RXD   512</span>
<span class="cp">#define IXGBEVF_MAX_TXD       4096</span>
<span class="cp">#define IXGBEVF_MIN_TXD       64</span>
<span class="cp">#define IXGBEVF_MAX_RXD       4096</span>
<span class="cp">#define IXGBEVF_MIN_RXD       64</span>

<span class="cm">/* Supported Rx Buffer Sizes */</span>
<span class="cp">#define IXGBEVF_RXBUFFER_64    64     </span><span class="cm">/* Used for packet split */</span><span class="cp"></span>
<span class="cp">#define IXGBEVF_RXBUFFER_128   128    </span><span class="cm">/* Used for packet split */</span><span class="cp"></span>
<span class="cp">#define IXGBEVF_RXBUFFER_256   256    </span><span class="cm">/* Used for packet split */</span><span class="cp"></span>
<span class="cp">#define IXGBEVF_RXBUFFER_2048  2048</span>
<span class="cp">#define IXGBEVF_MAX_RXBUFFER   16384  </span><span class="cm">/* largest size for single descriptor */</span><span class="cp"></span>

<span class="cp">#define IXGBEVF_RX_HDR_SIZE IXGBEVF_RXBUFFER_256</span>

<span class="cp">#define MAXIMUM_ETHERNET_VLAN_SIZE (VLAN_ETH_FRAME_LEN + ETH_FCS_LEN)</span>

<span class="cp">#define IXGBE_TX_FLAGS_CSUM		(u32)(1)</span>
<span class="cp">#define IXGBE_TX_FLAGS_VLAN		(u32)(1 &lt;&lt; 1)</span>
<span class="cp">#define IXGBE_TX_FLAGS_TSO		(u32)(1 &lt;&lt; 2)</span>
<span class="cp">#define IXGBE_TX_FLAGS_IPV4		(u32)(1 &lt;&lt; 3)</span>
<span class="cp">#define IXGBE_TX_FLAGS_FCOE		(u32)(1 &lt;&lt; 4)</span>
<span class="cp">#define IXGBE_TX_FLAGS_FSO		(u32)(1 &lt;&lt; 5)</span>
<span class="cp">#define IXGBE_TX_FLAGS_VLAN_MASK	0xffff0000</span>
<span class="cp">#define IXGBE_TX_FLAGS_VLAN_PRIO_MASK	0x0000e000</span>
<span class="cp">#define IXGBE_TX_FLAGS_VLAN_SHIFT	16</span>

<span class="cm">/* MAX_MSIX_Q_VECTORS of these are allocated,</span>
<span class="cm"> * but we only use one per queue-specific vector.</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">ixgbevf_q_vector</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">ixgbevf_adapter</span> <span class="o">*</span><span class="n">adapter</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">napi_struct</span> <span class="n">napi</span><span class="p">;</span>
	<span class="n">DECLARE_BITMAP</span><span class="p">(</span><span class="n">rxr_idx</span><span class="p">,</span> <span class="n">MAX_RX_QUEUES</span><span class="p">);</span> <span class="cm">/* Rx ring indices */</span>
	<span class="n">DECLARE_BITMAP</span><span class="p">(</span><span class="n">txr_idx</span><span class="p">,</span> <span class="n">MAX_TX_QUEUES</span><span class="p">);</span> <span class="cm">/* Tx ring indices */</span>
	<span class="n">u8</span> <span class="n">rxr_count</span><span class="p">;</span>     <span class="cm">/* Rx ring count assigned to this vector */</span>
	<span class="n">u8</span> <span class="n">txr_count</span><span class="p">;</span>     <span class="cm">/* Tx ring count assigned to this vector */</span>
	<span class="n">u8</span> <span class="n">tx_itr</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">rx_itr</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">eitr</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">v_idx</span><span class="p">;</span>	  <span class="cm">/* vector index in list */</span>
<span class="p">};</span>

<span class="cm">/* Helper macros to switch between ints/sec and what the register uses.</span>
<span class="cm"> * And yes, it&#39;s the same math going both ways.  The lowest value</span>
<span class="cm"> * supported by all of the ixgbe hardware is 8.</span>
<span class="cm"> */</span>
<span class="cp">#define EITR_INTS_PER_SEC_TO_REG(_eitr) \</span>
<span class="cp">	((_eitr) ? (1000000000 / ((_eitr) * 256)) : 8)</span>
<span class="cp">#define EITR_REG_TO_INTS_PER_SEC EITR_INTS_PER_SEC_TO_REG</span>

<span class="cp">#define IXGBE_DESC_UNUSED(R) \</span>
<span class="cp">	((((R)-&gt;next_to_clean &gt; (R)-&gt;next_to_use) ? 0 : (R)-&gt;count) + \</span>
<span class="cp">	(R)-&gt;next_to_clean - (R)-&gt;next_to_use - 1)</span>

<span class="cp">#define IXGBE_RX_DESC_ADV(R, i)	    \</span>
<span class="cp">	(&amp;(((union ixgbe_adv_rx_desc *)((R).desc))[i]))</span>
<span class="cp">#define IXGBE_TX_DESC_ADV(R, i)	    \</span>
<span class="cp">	(&amp;(((union ixgbe_adv_tx_desc *)((R).desc))[i]))</span>
<span class="cp">#define IXGBE_TX_CTXTDESC_ADV(R, i)	    \</span>
<span class="cp">	(&amp;(((struct ixgbe_adv_tx_context_desc *)((R).desc))[i]))</span>

<span class="cp">#define IXGBE_MAX_JUMBO_FRAME_SIZE        16128</span>

<span class="cp">#define OTHER_VECTOR 1</span>
<span class="cp">#define NON_Q_VECTORS (OTHER_VECTOR)</span>

<span class="cp">#define MAX_MSIX_Q_VECTORS 2</span>
<span class="cp">#define MAX_MSIX_COUNT 2</span>

<span class="cp">#define MIN_MSIX_Q_VECTORS 2</span>
<span class="cp">#define MIN_MSIX_COUNT (MIN_MSIX_Q_VECTORS + NON_Q_VECTORS)</span>

<span class="cm">/* board specific private data structure */</span>
<span class="k">struct</span> <span class="n">ixgbevf_adapter</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">timer_list</span> <span class="n">watchdog_timer</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">active_vlans</span><span class="p">[</span><span class="n">BITS_TO_LONGS</span><span class="p">(</span><span class="n">VLAN_N_VID</span><span class="p">)];</span>
	<span class="n">u16</span> <span class="n">bd_number</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">work_struct</span> <span class="n">reset_task</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ixgbevf_q_vector</span> <span class="o">*</span><span class="n">q_vector</span><span class="p">[</span><span class="n">MAX_MSIX_Q_VECTORS</span><span class="p">];</span>
	<span class="kt">char</span> <span class="n">name</span><span class="p">[</span><span class="n">MAX_MSIX_COUNT</span><span class="p">][</span><span class="n">IFNAMSIZ</span> <span class="o">+</span> <span class="mi">9</span><span class="p">];</span>

	<span class="cm">/* Interrupt Throttle Rate */</span>
	<span class="n">u32</span> <span class="n">itr_setting</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">eitr_low</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">eitr_high</span><span class="p">;</span>

	<span class="cm">/* TX */</span>
	<span class="k">struct</span> <span class="n">ixgbevf_ring</span> <span class="o">*</span><span class="n">tx_ring</span><span class="p">;</span>	<span class="cm">/* One per active queue */</span>
	<span class="kt">int</span> <span class="n">num_tx_queues</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">restart_queue</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">hw_csum_tx_good</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">lsc_int</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">hw_tso_ctxt</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">hw_tso6_ctxt</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tx_timeout_count</span><span class="p">;</span>

	<span class="cm">/* RX */</span>
	<span class="k">struct</span> <span class="n">ixgbevf_ring</span> <span class="o">*</span><span class="n">rx_ring</span><span class="p">;</span>	<span class="cm">/* One per active queue */</span>
	<span class="kt">int</span> <span class="n">num_rx_queues</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">num_rx_pools</span><span class="p">;</span>               <span class="cm">/* == num_rx_queues in 82598 */</span>
	<span class="kt">int</span> <span class="n">num_rx_queues_per_pool</span><span class="p">;</span>	<span class="cm">/* 1 if 82598, can be many if 82599 */</span>
	<span class="n">u64</span> <span class="n">hw_csum_rx_error</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">hw_rx_no_dma_resources</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">hw_csum_rx_good</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">non_eop_descs</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">num_msix_vectors</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">max_msix_q_vectors</span><span class="p">;</span>         <span class="cm">/* true count of q_vectors for device */</span>
	<span class="k">struct</span> <span class="n">ixgbevf_ring_feature</span> <span class="n">ring_feature</span><span class="p">[</span><span class="n">RING_F_ARRAY_SIZE</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">msix_entry</span> <span class="o">*</span><span class="n">msix_entries</span><span class="p">;</span>

	<span class="n">u64</span> <span class="n">rx_hdr_split</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">alloc_rx_page_failed</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">alloc_rx_buff_failed</span><span class="p">;</span>

	<span class="cm">/* Some features need tri-state capability,</span>
<span class="cm">	 * thus the additional *_CAPABLE flags.</span>
<span class="cm">	 */</span>
	<span class="n">u32</span> <span class="n">flags</span><span class="p">;</span>
<span class="cp">#define IXGBE_FLAG_RX_CSUM_ENABLED              (u32)(1)</span>
<span class="cp">#define IXGBE_FLAG_RX_1BUF_CAPABLE              (u32)(1 &lt;&lt; 1)</span>
<span class="cp">#define IXGBE_FLAG_RX_PS_CAPABLE                (u32)(1 &lt;&lt; 2)</span>
<span class="cp">#define IXGBE_FLAG_RX_PS_ENABLED                (u32)(1 &lt;&lt; 3)</span>
<span class="cp">#define IXGBE_FLAG_IN_NETPOLL                   (u32)(1 &lt;&lt; 4)</span>
<span class="cp">#define IXGBE_FLAG_IMIR_ENABLED                 (u32)(1 &lt;&lt; 5)</span>
<span class="cp">#define IXGBE_FLAG_MQ_CAPABLE                   (u32)(1 &lt;&lt; 6)</span>
<span class="cp">#define IXGBE_FLAG_NEED_LINK_UPDATE             (u32)(1 &lt;&lt; 7)</span>
<span class="cp">#define IXGBE_FLAG_IN_WATCHDOG_TASK             (u32)(1 &lt;&lt; 8)</span>
	<span class="cm">/* OS defined structs */</span>
	<span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">netdev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">;</span>

	<span class="cm">/* structs defined in ixgbe_vf.h */</span>
	<span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="n">hw</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">msg_enable</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ixgbevf_hw_stats</span> <span class="n">stats</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">zero_base</span><span class="p">;</span>
	<span class="cm">/* Interrupt Throttle Rate */</span>
	<span class="n">u32</span> <span class="n">eitr_param</span><span class="p">;</span>

	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">state</span><span class="p">;</span>
	<span class="n">u32</span> <span class="o">*</span><span class="n">config_space</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">tx_busy</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tx_ring_count</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">rx_ring_count</span><span class="p">;</span>

	<span class="n">u32</span> <span class="n">link_speed</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">link_up</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">link_check_timeout</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">work_struct</span> <span class="n">watchdog_task</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">netdev_registered</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">dev_closed</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">ixbgevf_state_t</span> <span class="p">{</span>
	<span class="n">__IXGBEVF_TESTING</span><span class="p">,</span>
	<span class="n">__IXGBEVF_RESETTING</span><span class="p">,</span>
	<span class="n">__IXGBEVF_DOWN</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">ixgbevf_boards</span> <span class="p">{</span>
	<span class="n">board_82599_vf</span><span class="p">,</span>
	<span class="n">board_X540_vf</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">extern</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">ixgbevf_info</span> <span class="n">ixgbevf_82599_vf_info</span><span class="p">;</span>
<span class="k">extern</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">ixgbevf_info</span> <span class="n">ixgbevf_X540_vf_info</span><span class="p">;</span>
<span class="k">extern</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">ixgbe_mbx_operations</span> <span class="n">ixgbevf_mbx_ops</span><span class="p">;</span>

<span class="cm">/* needed by ethtool.c */</span>
<span class="k">extern</span> <span class="k">const</span> <span class="kt">char</span> <span class="n">ixgbevf_driver_name</span><span class="p">[];</span>
<span class="k">extern</span> <span class="k">const</span> <span class="kt">char</span> <span class="n">ixgbevf_driver_version</span><span class="p">[];</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">ixgbevf_up</span><span class="p">(</span><span class="k">struct</span> <span class="n">ixgbevf_adapter</span> <span class="o">*</span><span class="n">adapter</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">ixgbevf_down</span><span class="p">(</span><span class="k">struct</span> <span class="n">ixgbevf_adapter</span> <span class="o">*</span><span class="n">adapter</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">ixgbevf_reinit_locked</span><span class="p">(</span><span class="k">struct</span> <span class="n">ixgbevf_adapter</span> <span class="o">*</span><span class="n">adapter</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">ixgbevf_reset</span><span class="p">(</span><span class="k">struct</span> <span class="n">ixgbevf_adapter</span> <span class="o">*</span><span class="n">adapter</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">ixgbevf_set_ethtool_ops</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">netdev</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">ixgbevf_setup_rx_resources</span><span class="p">(</span><span class="k">struct</span> <span class="n">ixgbevf_adapter</span> <span class="o">*</span><span class="p">,</span>
				      <span class="k">struct</span> <span class="n">ixgbevf_ring</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">ixgbevf_setup_tx_resources</span><span class="p">(</span><span class="k">struct</span> <span class="n">ixgbevf_adapter</span> <span class="o">*</span><span class="p">,</span>
				      <span class="k">struct</span> <span class="n">ixgbevf_ring</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">ixgbevf_free_rx_resources</span><span class="p">(</span><span class="k">struct</span> <span class="n">ixgbevf_adapter</span> <span class="o">*</span><span class="p">,</span>
				      <span class="k">struct</span> <span class="n">ixgbevf_ring</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">ixgbevf_free_tx_resources</span><span class="p">(</span><span class="k">struct</span> <span class="n">ixgbevf_adapter</span> <span class="o">*</span><span class="p">,</span>
				      <span class="k">struct</span> <span class="n">ixgbevf_ring</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">ixgbevf_update_stats</span><span class="p">(</span><span class="k">struct</span> <span class="n">ixgbevf_adapter</span> <span class="o">*</span><span class="n">adapter</span><span class="p">);</span>

<span class="cp">#ifdef ETHTOOL_OPS_COMPAT</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">ethtool_ioctl</span><span class="p">(</span><span class="k">struct</span> <span class="n">ifreq</span> <span class="o">*</span><span class="n">ifr</span><span class="p">);</span>

<span class="cp">#endif</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">ixgbe_napi_add_all</span><span class="p">(</span><span class="k">struct</span> <span class="n">ixgbevf_adapter</span> <span class="o">*</span><span class="n">adapter</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">ixgbe_napi_del_all</span><span class="p">(</span><span class="k">struct</span> <span class="n">ixgbevf_adapter</span> <span class="o">*</span><span class="n">adapter</span><span class="p">);</span>

<span class="cp">#ifdef DEBUG</span>
<span class="k">extern</span> <span class="kt">char</span> <span class="o">*</span><span class="n">ixgbevf_get_hw_dev_name</span><span class="p">(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">);</span>
<span class="cp">#define hw_dbg(hw, format, arg...) \</span>
<span class="cp">	printk(KERN_DEBUG &quot;%s: &quot; format, ixgbevf_get_hw_dev_name(hw), ##arg)</span>
<span class="cp">#else</span>
<span class="cp">#define hw_dbg(hw, format, arg...) do {} while (0)</span>
<span class="cp">#endif</span>

<span class="cp">#endif </span><span class="cm">/* _IXGBEVF_H_ */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
