--- verilog_synth
+++ uhdm_synth
@@ -1,19 +1,20 @@
 /* Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */
-(* top =  1  *)
 (* src = "dut.sv:40.1-49.10" *)
-module pcktest4(clk, ix, in, out);
+(* top =  1  *)
+module pcktest4(clk, in, ix, out);
 (* src = "dut.sv:41.19-41.22" *)
 input clk;
 wire clk;
-(* src = "dut.sv:43.24-43.26" *)
-input [1:0] ix;
-wire [1:0] ix;
+(* packed_elem_width = 32'd8 *)
+(* packed_outer_left = 32'd0 *)
+(* packed_outer_right = 32'd3 *)
 (* src = "dut.sv:42.23-42.25" *)
-(* wiretype = "\\reg2dim1_t" *)
 input [31:0] in;
 wire [31:0] in;
+(* src = "dut.sv:43.24-43.26" *)
+input [1:0] ix;
+wire [1:0] ix;
 (* src = "dut.sv:44.19-44.22" *)
-(* wiretype = "\\reg8_t" *)
 output [7:0] out;
 wire [7:0] out;
 wire _00_;
@@ -33,7 +34,7 @@
 wire _14_;
 wire _15_;
 (* force_downto = 32'd1 *)
-(* src = "dut.sv:47.18-47.22|/home/alain/uhdm2rtlil/out/current/bin/../share/yosys/techmap.v:137.23-137.24" *)
+(* src = "dut.sv:47.19-47.21|/home/alain/uhdm2rtlil/out/current/bin/../share/yosys/techmap.v:137.23-137.24" *)
 wire [7:0] _16_;
 \$_MUX_  _17_ (
 .A(in[30]),
