Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 4c6ae072d3c140209f88bab1dab0c2a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Leadx_behav xil_defaultlib.Leadx xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port I5 [D:/FPGA/LEADx/LEADx.srcs/sources_1/new/AAd2.v:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.LUT6_2(INIT=64'b1001100001100000...
Compiling module xil_defaultlib.AAd2
Compiling module xil_defaultlib.AAd1
Compiling module xil_defaultlib.Addm
Compiling module xil_defaultlib.Add
Compiling module xil_defaultlib.Leadx
Compiling module xil_defaultlib.glbl
Built simulation snapshot Leadx_behav
