INFO: [VRFC 10-163] Analyzing VHDL file "C:/GITs/VHDL_Kurssi-master/LABS_4_5/LABS_4_5.srcs/sources_1/new/tb_Clock_Divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Tb_clock_divider
