Analysis & Synthesis report for top
Wed Mar 16 15:11:16 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Registers Added for RAM Pass-Through Logic
 15. Registers Packed Into Inferred Megafunctions
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for VexRiscv:VexRiscv
 18. Source assignments for altsyncram:mem_1[0][31]__1|altsyncram_mdg1:auto_generated
 19. Source assignments for altsyncram:mem_1[0][23]__2|altsyncram_mdg1:auto_generated
 20. Source assignments for altsyncram:mem_1[0][15]__3|altsyncram_mdg1:auto_generated
 21. Source assignments for altsyncram:mem_1[0][7]__4|altsyncram_mdg1:auto_generated
 22. Source assignments for altsyncram:mem_2[0][31]__5|altsyncram_2eg1:auto_generated
 23. Source assignments for altsyncram:mem_2[0][23]__6|altsyncram_2eg1:auto_generated
 24. Source assignments for altsyncram:mem_2[0][15]__7|altsyncram_2eg1:auto_generated
 25. Source assignments for altsyncram:mem_2[0][7]__8|altsyncram_2eg1:auto_generated
 26. Source assignments for altsyncram:storage_rtl_0|altsyncram_u6g1:auto_generated
 27. Source assignments for VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_67d1:auto_generated
 28. Source assignments for VexRiscv:VexRiscv|DataCache:dataCache_1_|altsyncram:ways_0_tags_rtl_0|altsyncram_67d1:auto_generated
 29. Source assignments for VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_datas_rtl_0|altsyncram_mcd1:auto_generated
 30. Source assignments for VexRiscv:VexRiscv|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_47g1:auto_generated
 31. Source assignments for VexRiscv:VexRiscv|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_47g1:auto_generated
 32. Source assignments for VexRiscv:VexRiscv|DataCache:dataCache_1_|altsyncram:ways_0_data_symbol3_rtl_0|altsyncram_s9d1:auto_generated
 33. Source assignments for VexRiscv:VexRiscv|DataCache:dataCache_1_|altsyncram:ways_0_data_symbol2_rtl_0|altsyncram_s9d1:auto_generated
 34. Source assignments for VexRiscv:VexRiscv|DataCache:dataCache_1_|altsyncram:ways_0_data_symbol1_rtl_0|altsyncram_s9d1:auto_generated
 35. Source assignments for VexRiscv:VexRiscv|DataCache:dataCache_1_|altsyncram:ways_0_data_symbol0_rtl_0|altsyncram_s9d1:auto_generated
 36. Source assignments for altsyncram:storage_1_rtl_0|altsyncram_u6g1:auto_generated
 37. Parameter Settings for User Entity Instance: altsyncram:mem_1[0][31]__1
 38. Parameter Settings for User Entity Instance: altsyncram:mem_1[0][23]__2
 39. Parameter Settings for User Entity Instance: altsyncram:mem_1[0][15]__3
 40. Parameter Settings for User Entity Instance: altsyncram:mem_1[0][7]__4
 41. Parameter Settings for User Entity Instance: altsyncram:mem_2[0][31]__5
 42. Parameter Settings for User Entity Instance: altsyncram:mem_2[0][23]__6
 43. Parameter Settings for User Entity Instance: altsyncram:mem_2[0][15]__7
 44. Parameter Settings for User Entity Instance: altsyncram:mem_2[0][7]__8
 45. Parameter Settings for Inferred Entity Instance: altsyncram:storage_rtl_0
 46. Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0
 47. Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|DataCache:dataCache_1_|altsyncram:ways_0_tags_rtl_0
 48. Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_datas_rtl_0
 49. Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|altsyncram:RegFilePlugin_regFile_rtl_0
 50. Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|altsyncram:RegFilePlugin_regFile_rtl_1
 51. Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|DataCache:dataCache_1_|altsyncram:ways_0_data_symbol3_rtl_0
 52. Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|DataCache:dataCache_1_|altsyncram:ways_0_data_symbol2_rtl_0
 53. Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|DataCache:dataCache_1_|altsyncram:ways_0_data_symbol1_rtl_0
 54. Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|DataCache:dataCache_1_|altsyncram:ways_0_data_symbol0_rtl_0
 55. Parameter Settings for Inferred Entity Instance: altsyncram:storage_1_rtl_0
 56. Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|lpm_mult:Mult0
 57. Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|lpm_mult:Mult2
 58. Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|lpm_mult:Mult3
 59. Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|lpm_mult:Mult1
 60. altsyncram Parameter Settings by Entity Instance
 61. lpm_mult Parameter Settings by Entity Instance
 62. Port Connectivity Checks: "VexRiscv:VexRiscv|DataCache:dataCache_1_"
 63. Port Connectivity Checks: "VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache"
 64. Port Connectivity Checks: "VexRiscv:VexRiscv"
 65. Post-Synthesis Netlist Statistics for Top Partition
 66. Elapsed Time Per Partition
 67. Analysis & Synthesis Messages
 68. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Mar 16 15:11:15 2022       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; top                                         ;
; Top-level Entity Name              ; top                                         ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 17,452                                      ;
;     Total combinational functions  ; 16,643                                      ;
;     Dedicated logic registers      ; 2,056                                       ;
; Total registers                    ; 2056                                        ;
; Total pins                         ; 38                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 269,824                                     ;
; Embedded Multiplier 9-bit elements ; 8                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; top                ; top                ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                                     ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                ; Library ;
+--------------------------------------------------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------+---------+
; ../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v ; yes             ; User SystemVerilog HDL File  ; /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v ; work    ;
; top.v                                                                                ; yes             ; User SystemVerilog HDL File  ; /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.v                                               ; work    ;
; mem_3.init                                                                           ; yes             ; Auto-Found Unspecified File  ; /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/mem_3.init                                          ;         ;
; mem_2.init                                                                           ; yes             ; Auto-Found Unspecified File  ; /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/mem_2.init                                          ;         ;
; mem.init                                                                             ; yes             ; Auto-Found Unspecified File  ; /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/mem.init                                            ;         ;
; mem_1.init                                                                           ; yes             ; Auto-Found Unspecified File  ; /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/mem_1.init                                          ;         ;
; altsyncram.tdf                                                                       ; yes             ; Megafunction                 ; /home/alexandre/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                          ;         ;
; stratix_ram_block.inc                                                                ; yes             ; Megafunction                 ; /home/alexandre/intelFPGA_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                   ;         ;
; lpm_mux.inc                                                                          ; yes             ; Megafunction                 ; /home/alexandre/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                             ;         ;
; lpm_decode.inc                                                                       ; yes             ; Megafunction                 ; /home/alexandre/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                          ;         ;
; aglobal181.inc                                                                       ; yes             ; Megafunction                 ; /home/alexandre/intelFPGA_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                          ;         ;
; a_rdenreg.inc                                                                        ; yes             ; Megafunction                 ; /home/alexandre/intelFPGA_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                           ;         ;
; altrom.inc                                                                           ; yes             ; Megafunction                 ; /home/alexandre/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altrom.inc                              ;         ;
; altram.inc                                                                           ; yes             ; Megafunction                 ; /home/alexandre/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altram.inc                              ;         ;
; altdpram.inc                                                                         ; yes             ; Megafunction                 ; /home/alexandre/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                            ;         ;
; db/altsyncram_mdg1.tdf                                                               ; yes             ; Auto-Generated Megafunction  ; /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/db/altsyncram_mdg1.tdf                              ;         ;
; db/altsyncram_2eg1.tdf                                                               ; yes             ; Auto-Generated Megafunction  ; /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/db/altsyncram_2eg1.tdf                              ;         ;
; db/altsyncram_u6g1.tdf                                                               ; yes             ; Auto-Generated Megafunction  ; /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/db/altsyncram_u6g1.tdf                              ;         ;
; db/altsyncram_67d1.tdf                                                               ; yes             ; Auto-Generated Megafunction  ; /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/db/altsyncram_67d1.tdf                              ;         ;
; db/altsyncram_mcd1.tdf                                                               ; yes             ; Auto-Generated Megafunction  ; /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/db/altsyncram_mcd1.tdf                              ;         ;
; db/altsyncram_47g1.tdf                                                               ; yes             ; Auto-Generated Megafunction  ; /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/db/altsyncram_47g1.tdf                              ;         ;
; db/altsyncram_s9d1.tdf                                                               ; yes             ; Auto-Generated Megafunction  ; /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/db/altsyncram_s9d1.tdf                              ;         ;
; lpm_mult.tdf                                                                         ; yes             ; Megafunction                 ; /home/alexandre/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf                            ;         ;
; lpm_add_sub.inc                                                                      ; yes             ; Megafunction                 ; /home/alexandre/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                         ;         ;
; multcore.inc                                                                         ; yes             ; Megafunction                 ; /home/alexandre/intelFPGA_lite/18.1/quartus/libraries/megafunctions/multcore.inc                            ;         ;
; bypassff.inc                                                                         ; yes             ; Megafunction                 ; /home/alexandre/intelFPGA_lite/18.1/quartus/libraries/megafunctions/bypassff.inc                            ;         ;
; altshift.inc                                                                         ; yes             ; Megafunction                 ; /home/alexandre/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altshift.inc                            ;         ;
; db/mult_tns.tdf                                                                      ; yes             ; Auto-Generated Megafunction  ; /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/db/mult_tns.tdf                                     ;         ;
; db/mult_tgs.tdf                                                                      ; yes             ; Auto-Generated Megafunction  ; /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/db/mult_tgs.tdf                                     ;         ;
+--------------------------------------------------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                    ;
+---------------------------------------------+------------------+
; Resource                                    ; Usage            ;
+---------------------------------------------+------------------+
; Estimated Total logic elements              ; 17,452           ;
;                                             ;                  ;
; Total combinational functions               ; 16643            ;
; Logic element usage by number of LUT inputs ;                  ;
;     -- 4 input functions                    ; 14310            ;
;     -- 3 input functions                    ; 1636             ;
;     -- <=2 input functions                  ; 697              ;
;                                             ;                  ;
; Logic elements by mode                      ;                  ;
;     -- normal mode                          ; 16126            ;
;     -- arithmetic mode                      ; 517              ;
;                                             ;                  ;
; Total registers                             ; 2056             ;
;     -- Dedicated logic registers            ; 2056             ;
;     -- I/O registers                        ; 0                ;
;                                             ;                  ;
; I/O pins                                    ; 38               ;
; Total memory bits                           ; 269824           ;
;                                             ;                  ;
; Embedded Multiplier 9-bit elements          ; 8                ;
;                                             ;                  ;
; Maximum fan-out node                        ; mem.raddr_a[0]~7 ;
; Maximum fan-out                             ; 4876             ;
; Total fan-out                               ; 74246            ;
; Average fan-out                             ; 3.90             ;
+---------------------------------------------+------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------+------------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                         ; Entity Name      ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------+------------------+--------------+
; |top                                            ; 16643 (14152)       ; 2056 (627)                ; 269824      ; 0          ; 8            ; 0       ; 4         ; 38   ; 0            ; 0          ; |top                                                                                                                        ; top              ; work         ;
;    |VexRiscv:VexRiscv|                          ; 2491 (2268)         ; 1429 (1206)               ; 72960       ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |top|VexRiscv:VexRiscv                                                                                                      ; VexRiscv         ; work         ;
;       |DataCache:dataCache_1_|                  ; 174 (174)           ; 148 (148)                 ; 35456       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|VexRiscv:VexRiscv|DataCache:dataCache_1_                                                                               ; DataCache        ; work         ;
;          |altsyncram:ways_0_data_symbol0_rtl_0| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|VexRiscv:VexRiscv|DataCache:dataCache_1_|altsyncram:ways_0_data_symbol0_rtl_0                                          ; altsyncram       ; work         ;
;             |altsyncram_s9d1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|VexRiscv:VexRiscv|DataCache:dataCache_1_|altsyncram:ways_0_data_symbol0_rtl_0|altsyncram_s9d1:auto_generated           ; altsyncram_s9d1  ; work         ;
;          |altsyncram:ways_0_data_symbol1_rtl_0| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|VexRiscv:VexRiscv|DataCache:dataCache_1_|altsyncram:ways_0_data_symbol1_rtl_0                                          ; altsyncram       ; work         ;
;             |altsyncram_s9d1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|VexRiscv:VexRiscv|DataCache:dataCache_1_|altsyncram:ways_0_data_symbol1_rtl_0|altsyncram_s9d1:auto_generated           ; altsyncram_s9d1  ; work         ;
;          |altsyncram:ways_0_data_symbol2_rtl_0| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|VexRiscv:VexRiscv|DataCache:dataCache_1_|altsyncram:ways_0_data_symbol2_rtl_0                                          ; altsyncram       ; work         ;
;             |altsyncram_s9d1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|VexRiscv:VexRiscv|DataCache:dataCache_1_|altsyncram:ways_0_data_symbol2_rtl_0|altsyncram_s9d1:auto_generated           ; altsyncram_s9d1  ; work         ;
;          |altsyncram:ways_0_data_symbol3_rtl_0| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|VexRiscv:VexRiscv|DataCache:dataCache_1_|altsyncram:ways_0_data_symbol3_rtl_0                                          ; altsyncram       ; work         ;
;             |altsyncram_s9d1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|VexRiscv:VexRiscv|DataCache:dataCache_1_|altsyncram:ways_0_data_symbol3_rtl_0|altsyncram_s9d1:auto_generated           ; altsyncram_s9d1  ; work         ;
;          |altsyncram:ways_0_tags_rtl_0|         ; 0 (0)               ; 0 (0)                     ; 2688        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|VexRiscv:VexRiscv|DataCache:dataCache_1_|altsyncram:ways_0_tags_rtl_0                                                  ; altsyncram       ; work         ;
;             |altsyncram_67d1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 2688        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|VexRiscv:VexRiscv|DataCache:dataCache_1_|altsyncram:ways_0_tags_rtl_0|altsyncram_67d1:auto_generated                   ; altsyncram_67d1  ; work         ;
;       |InstructionCache:IBusCachedPlugin_cache| ; 49 (49)             ; 75 (75)                   ; 35456       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache                                                              ; InstructionCache ; work         ;
;          |altsyncram:ways_0_datas_rtl_0|        ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_datas_rtl_0                                ; altsyncram       ; work         ;
;             |altsyncram_mcd1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_datas_rtl_0|altsyncram_mcd1:auto_generated ; altsyncram_mcd1  ; work         ;
;          |altsyncram:ways_0_tags_rtl_0|         ; 0 (0)               ; 0 (0)                     ; 2688        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0                                 ; altsyncram       ; work         ;
;             |altsyncram_67d1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 2688        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_67d1:auto_generated  ; altsyncram_67d1  ; work         ;
;       |altsyncram:RegFilePlugin_regFile_rtl_0|  ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|VexRiscv:VexRiscv|altsyncram:RegFilePlugin_regFile_rtl_0                                                               ; altsyncram       ; work         ;
;          |altsyncram_47g1:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|VexRiscv:VexRiscv|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_47g1:auto_generated                                ; altsyncram_47g1  ; work         ;
;       |altsyncram:RegFilePlugin_regFile_rtl_1|  ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|VexRiscv:VexRiscv|altsyncram:RegFilePlugin_regFile_rtl_1                                                               ; altsyncram       ; work         ;
;          |altsyncram_47g1:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|VexRiscv:VexRiscv|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_47g1:auto_generated                                ; altsyncram_47g1  ; work         ;
;       |lpm_mult:Mult0|                          ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |top|VexRiscv:VexRiscv|lpm_mult:Mult0                                                                                       ; lpm_mult         ; work         ;
;          |mult_tns:auto_generated|              ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |top|VexRiscv:VexRiscv|lpm_mult:Mult0|mult_tns:auto_generated                                                               ; mult_tns         ; work         ;
;       |lpm_mult:Mult1|                          ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |top|VexRiscv:VexRiscv|lpm_mult:Mult1                                                                                       ; lpm_mult         ; work         ;
;          |mult_tgs:auto_generated|              ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |top|VexRiscv:VexRiscv|lpm_mult:Mult1|mult_tgs:auto_generated                                                               ; mult_tgs         ; work         ;
;       |lpm_mult:Mult2|                          ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |top|VexRiscv:VexRiscv|lpm_mult:Mult2                                                                                       ; lpm_mult         ; work         ;
;          |mult_tgs:auto_generated|              ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |top|VexRiscv:VexRiscv|lpm_mult:Mult2|mult_tgs:auto_generated                                                               ; mult_tgs         ; work         ;
;       |lpm_mult:Mult3|                          ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |top|VexRiscv:VexRiscv|lpm_mult:Mult3                                                                                       ; lpm_mult         ; work         ;
;          |mult_tgs:auto_generated|              ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |top|VexRiscv:VexRiscv|lpm_mult:Mult3|mult_tgs:auto_generated                                                               ; mult_tgs         ; work         ;
;    |altsyncram:mem_1[0][15]__3|                 ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|altsyncram:mem_1[0][15]__3                                                                                             ; altsyncram       ; work         ;
;       |altsyncram_mdg1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|altsyncram:mem_1[0][15]__3|altsyncram_mdg1:auto_generated                                                              ; altsyncram_mdg1  ; work         ;
;    |altsyncram:mem_1[0][23]__2|                 ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|altsyncram:mem_1[0][23]__2                                                                                             ; altsyncram       ; work         ;
;       |altsyncram_mdg1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|altsyncram:mem_1[0][23]__2|altsyncram_mdg1:auto_generated                                                              ; altsyncram_mdg1  ; work         ;
;    |altsyncram:mem_1[0][31]__1|                 ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|altsyncram:mem_1[0][31]__1                                                                                             ; altsyncram       ; work         ;
;       |altsyncram_mdg1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|altsyncram:mem_1[0][31]__1|altsyncram_mdg1:auto_generated                                                              ; altsyncram_mdg1  ; work         ;
;    |altsyncram:mem_1[0][7]__4|                  ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|altsyncram:mem_1[0][7]__4                                                                                              ; altsyncram       ; work         ;
;       |altsyncram_mdg1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|altsyncram:mem_1[0][7]__4|altsyncram_mdg1:auto_generated                                                               ; altsyncram_mdg1  ; work         ;
;    |altsyncram:mem_2[0][15]__7|                 ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|altsyncram:mem_2[0][15]__7                                                                                             ; altsyncram       ; work         ;
;       |altsyncram_2eg1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|altsyncram:mem_2[0][15]__7|altsyncram_2eg1:auto_generated                                                              ; altsyncram_2eg1  ; work         ;
;    |altsyncram:mem_2[0][23]__6|                 ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|altsyncram:mem_2[0][23]__6                                                                                             ; altsyncram       ; work         ;
;       |altsyncram_2eg1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|altsyncram:mem_2[0][23]__6|altsyncram_2eg1:auto_generated                                                              ; altsyncram_2eg1  ; work         ;
;    |altsyncram:mem_2[0][31]__5|                 ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|altsyncram:mem_2[0][31]__5                                                                                             ; altsyncram       ; work         ;
;       |altsyncram_2eg1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|altsyncram:mem_2[0][31]__5|altsyncram_2eg1:auto_generated                                                              ; altsyncram_2eg1  ; work         ;
;    |altsyncram:mem_2[0][7]__8|                  ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|altsyncram:mem_2[0][7]__8                                                                                              ; altsyncram       ; work         ;
;       |altsyncram_2eg1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|altsyncram:mem_2[0][7]__8|altsyncram_2eg1:auto_generated                                                               ; altsyncram_2eg1  ; work         ;
;    |altsyncram:storage_1_rtl_0|                 ; 0 (0)               ; 0 (0)                     ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|altsyncram:storage_1_rtl_0                                                                                             ; altsyncram       ; work         ;
;       |altsyncram_u6g1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|altsyncram:storage_1_rtl_0|altsyncram_u6g1:auto_generated                                                              ; altsyncram_u6g1  ; work         ;
;    |altsyncram:storage_rtl_0|                   ; 0 (0)               ; 0 (0)                     ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|altsyncram:storage_rtl_0                                                                                               ; altsyncram       ; work         ;
;       |altsyncram_u6g1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|altsyncram:storage_rtl_0|altsyncram_u6g1:auto_generated                                                                ; altsyncram_u6g1  ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------+------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; VexRiscv:VexRiscv|DataCache:dataCache_1_|altsyncram:ways_0_data_symbol0_rtl_0|altsyncram_s9d1:auto_generated|ALTSYNCRAM           ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192  ; None ;
; VexRiscv:VexRiscv|DataCache:dataCache_1_|altsyncram:ways_0_data_symbol1_rtl_0|altsyncram_s9d1:auto_generated|ALTSYNCRAM           ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192  ; None ;
; VexRiscv:VexRiscv|DataCache:dataCache_1_|altsyncram:ways_0_data_symbol2_rtl_0|altsyncram_s9d1:auto_generated|ALTSYNCRAM           ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192  ; None ;
; VexRiscv:VexRiscv|DataCache:dataCache_1_|altsyncram:ways_0_data_symbol3_rtl_0|altsyncram_s9d1:auto_generated|ALTSYNCRAM           ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192  ; None ;
; VexRiscv:VexRiscv|DataCache:dataCache_1_|altsyncram:ways_0_tags_rtl_0|altsyncram_67d1:auto_generated|ALTSYNCRAM                   ; AUTO ; Simple Dual Port ; 128          ; 21           ; 128          ; 21           ; 2688  ; None ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_datas_rtl_0|altsyncram_mcd1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; None ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_67d1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 128          ; 21           ; 128          ; 21           ; 2688  ; None ;
; VexRiscv:VexRiscv|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_47g1:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None ;
; VexRiscv:VexRiscv|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_47g1:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None ;
; altsyncram:mem_1[0][15]__3|altsyncram_mdg1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; None ;
; altsyncram:mem_1[0][23]__2|altsyncram_mdg1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; None ;
; altsyncram:mem_1[0][31]__1|altsyncram_mdg1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; None ;
; altsyncram:mem_1[0][7]__4|altsyncram_mdg1:auto_generated|ALTSYNCRAM                                                               ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; None ;
; altsyncram:mem_2[0][15]__7|altsyncram_2eg1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; Simple Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768 ; None ;
; altsyncram:mem_2[0][23]__6|altsyncram_2eg1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; Simple Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768 ; None ;
; altsyncram:mem_2[0][31]__5|altsyncram_2eg1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; Simple Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768 ; None ;
; altsyncram:mem_2[0][7]__8|altsyncram_2eg1:auto_generated|ALTSYNCRAM                                                               ; AUTO ; Simple Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768 ; None ;
; altsyncram:storage_1_rtl_0|altsyncram_u6g1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; Simple Dual Port ; 16           ; 10           ; 16           ; 10           ; 160   ; None ;
; altsyncram:storage_rtl_0|altsyncram_u6g1:auto_generated|ALTSYNCRAM                                                                ; AUTO ; Simple Dual Port ; 16           ; 10           ; 16           ; 10           ; 160   ; None ;
+-----------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 4           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 8           ;
; Signed Embedded Multipliers           ; 3           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+
; Register name                                                                                    ; Reason for Removal                                                  ;
+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+
; csr_bankarray_interface8_bank_bus_dat_r[8..31]                                                   ; Stuck at GND due to stuck port data_in                              ;
; csr_bankarray_interface6_bank_bus_dat_r[5..31]                                                   ; Stuck at GND due to stuck port data_in                              ;
; csr_bankarray_interface5_bank_bus_dat_r[5..31]                                                   ; Stuck at GND due to stuck port data_in                              ;
; csr_bankarray_interface4_bank_bus_dat_r[4..31]                                                   ; Stuck at GND due to stuck port data_in                              ;
; csr_bankarray_interface3_bank_bus_dat_r[4..31]                                                   ; Stuck at GND due to stuck port data_in                              ;
; csr_bankarray_interface2_bank_bus_dat_r[4..31]                                                   ; Stuck at GND due to stuck port data_in                              ;
; csr_bankarray_interface0_bank_bus_dat_r[1..31]                                                   ; Stuck at GND due to stuck port data_in                              ;
; VexRiscv:VexRiscv|CsrPlugin_mip_MTIP                                                             ; Stuck at GND due to stuck port data_in                              ;
; VexRiscv:VexRiscv|externalInterruptArray_regNext[2..31]                                          ; Stuck at GND due to stuck port data_in                              ;
; VexRiscv:VexRiscv|execute_to_memory_BRANCH_CALC[0]                                               ; Stuck at GND due to stuck port data_in                              ;
; VexRiscv:VexRiscv|DataCache:dataCache_1_|loader_waysAllocator[0]                                 ; Stuck at VCC due to stuck port data_in                              ;
; VexRiscv:VexRiscv|DataCache:dataCache_1_|stageB_mmuRsp_refilling                                 ; Stuck at GND due to stuck port data_in                              ;
; VexRiscv:VexRiscv|DataCache:dataCache_1_|stageB_mmuRsp_exception                                 ; Stuck at GND due to stuck port data_in                              ;
; VexRiscv:VexRiscv|DataCache:dataCache_1_|stageB_mmuRsp_allowWrite                                ; Stuck at VCC due to stuck port data_in                              ;
; VexRiscv:VexRiscv|DataCache:dataCache_1_|stageB_mmuRsp_allowRead                                 ; Stuck at VCC due to stuck port data_in                              ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_allowExecute        ; Stuck at VCC due to stuck port data_in                              ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_exception           ; Stuck at GND due to stuck port data_in                              ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_refilling           ; Stuck at GND due to stuck port data_in                              ;
; VexRiscv:VexRiscv|IBusCachedPlugin_s1_tightlyCoupledHit                                          ; Stuck at GND due to stuck port data_in                              ;
; VexRiscv:VexRiscv|IBusCachedPlugin_s2_tightlyCoupledHit                                          ; Stuck at GND due to stuck port data_in                              ;
; VexRiscv:VexRiscv|memory_to_writeBack_MUL_HH[33]                                                 ; Lost fanout                                                         ;
; VexRiscv:VexRiscv|execute_to_memory_MUL_HH[33]                                                   ; Lost fanout                                                         ;
; VexRiscv:VexRiscv|memory_to_writeBack_MUL_HH[32]                                                 ; Lost fanout                                                         ;
; VexRiscv:VexRiscv|execute_to_memory_MUL_HH[32]                                                   ; Lost fanout                                                         ;
; mem_2_0__31__bypass[1]                                                                           ; Merged with mem_1_0__31__bypass[1]                                  ;
; mem_2_0__31__bypass[2]                                                                           ; Merged with mem_1_0__31__bypass[2]                                  ;
; mem_2_0__31__bypass[3]                                                                           ; Merged with mem_1_0__31__bypass[3]                                  ;
; mem_2_0__31__bypass[4]                                                                           ; Merged with mem_1_0__31__bypass[4]                                  ;
; mem_2_0__31__bypass[5]                                                                           ; Merged with mem_1_0__31__bypass[5]                                  ;
; mem_2_0__31__bypass[6]                                                                           ; Merged with mem_1_0__31__bypass[6]                                  ;
; mem_2_0__31__bypass[7]                                                                           ; Merged with mem_1_0__31__bypass[7]                                  ;
; mem_2_0__31__bypass[8]                                                                           ; Merged with mem_1_0__31__bypass[8]                                  ;
; mem_2_0__23__bypass[1]                                                                           ; Merged with mem_1_0__23__bypass[1]                                  ;
; mem_2_0__23__bypass[2]                                                                           ; Merged with mem_1_0__23__bypass[2]                                  ;
; mem_2_0__23__bypass[3]                                                                           ; Merged with mem_1_0__23__bypass[3]                                  ;
; mem_2_0__23__bypass[4]                                                                           ; Merged with mem_1_0__23__bypass[4]                                  ;
; mem_2_0__23__bypass[5]                                                                           ; Merged with mem_1_0__23__bypass[5]                                  ;
; mem_2_0__23__bypass[6]                                                                           ; Merged with mem_1_0__23__bypass[6]                                  ;
; mem_2_0__23__bypass[7]                                                                           ; Merged with mem_1_0__23__bypass[7]                                  ;
; mem_2_0__23__bypass[8]                                                                           ; Merged with mem_1_0__23__bypass[8]                                  ;
; mem_2_0__15__bypass[1]                                                                           ; Merged with mem_1_0__15__bypass[1]                                  ;
; mem_2_0__15__bypass[2]                                                                           ; Merged with mem_1_0__15__bypass[2]                                  ;
; mem_2_0__15__bypass[3]                                                                           ; Merged with mem_1_0__15__bypass[3]                                  ;
; mem_2_0__15__bypass[4]                                                                           ; Merged with mem_1_0__15__bypass[4]                                  ;
; mem_2_0__15__bypass[5]                                                                           ; Merged with mem_1_0__15__bypass[5]                                  ;
; mem_2_0__15__bypass[6]                                                                           ; Merged with mem_1_0__15__bypass[6]                                  ;
; mem_2_0__15__bypass[7]                                                                           ; Merged with mem_1_0__15__bypass[7]                                  ;
; mem_2_0__15__bypass[8]                                                                           ; Merged with mem_1_0__15__bypass[8]                                  ;
; mem_2_0__7__bypass[1]                                                                            ; Merged with mem_1_0__7__bypass[1]                                   ;
; mem_2_0__7__bypass[2]                                                                            ; Merged with mem_1_0__7__bypass[2]                                   ;
; mem_2_0__7__bypass[3]                                                                            ; Merged with mem_1_0__7__bypass[3]                                   ;
; mem_2_0__7__bypass[4]                                                                            ; Merged with mem_1_0__7__bypass[4]                                   ;
; mem_2_0__7__bypass[5]                                                                            ; Merged with mem_1_0__7__bypass[5]                                   ;
; mem_2_0__7__bypass[6]                                                                            ; Merged with mem_1_0__7__bypass[6]                                   ;
; mem_2_0__7__bypass[7]                                                                            ; Merged with mem_1_0__7__bypass[7]                                   ;
; mem_2_0__7__bypass[8]                                                                            ; Merged with mem_1_0__7__bypass[8]                                   ;
; VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[0]                                              ; Merged with VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[1]     ;
; VexRiscv:VexRiscv|_zz_160_                                                                       ; Merged with VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_booted       ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[31] ; Merged with VexRiscv:VexRiscv|_zz_115_[31]                          ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[30] ; Merged with VexRiscv:VexRiscv|_zz_115_[30]                          ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[29] ; Merged with VexRiscv:VexRiscv|_zz_115_[29]                          ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[28] ; Merged with VexRiscv:VexRiscv|_zz_115_[28]                          ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[27] ; Merged with VexRiscv:VexRiscv|_zz_115_[27]                          ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[26] ; Merged with VexRiscv:VexRiscv|_zz_115_[26]                          ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[25] ; Merged with VexRiscv:VexRiscv|_zz_115_[25]                          ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[24] ; Merged with VexRiscv:VexRiscv|_zz_115_[24]                          ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[23] ; Merged with VexRiscv:VexRiscv|_zz_115_[23]                          ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[22] ; Merged with VexRiscv:VexRiscv|_zz_115_[22]                          ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[21] ; Merged with VexRiscv:VexRiscv|_zz_115_[21]                          ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[20] ; Merged with VexRiscv:VexRiscv|_zz_115_[20]                          ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[19] ; Merged with VexRiscv:VexRiscv|_zz_115_[19]                          ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[18] ; Merged with VexRiscv:VexRiscv|_zz_115_[18]                          ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[17] ; Merged with VexRiscv:VexRiscv|_zz_115_[17]                          ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[16] ; Merged with VexRiscv:VexRiscv|_zz_115_[16]                          ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[15] ; Merged with VexRiscv:VexRiscv|_zz_115_[15]                          ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[14] ; Merged with VexRiscv:VexRiscv|_zz_115_[14]                          ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[13] ; Merged with VexRiscv:VexRiscv|_zz_115_[13]                          ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[12] ; Merged with VexRiscv:VexRiscv|_zz_115_[12]                          ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[11] ; Merged with VexRiscv:VexRiscv|_zz_115_[11]                          ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[10] ; Merged with VexRiscv:VexRiscv|_zz_115_[10]                          ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[9]  ; Merged with VexRiscv:VexRiscv|_zz_115_[9]                           ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[8]  ; Merged with VexRiscv:VexRiscv|_zz_115_[8]                           ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[7]  ; Merged with VexRiscv:VexRiscv|_zz_115_[7]                           ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[6]  ; Merged with VexRiscv:VexRiscv|_zz_115_[6]                           ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[5]  ; Merged with VexRiscv:VexRiscv|_zz_115_[5]                           ;
; VexRiscv:VexRiscv|_zz_115_[0]                                                                    ; Merged with VexRiscv:VexRiscv|_zz_115_[1]                           ;
; VexRiscv:VexRiscv|CsrPlugin_interrupt_code[0]                                                    ; Merged with VexRiscv:VexRiscv|CsrPlugin_interrupt_code[1]           ;
; VexRiscv:VexRiscv|CsrPlugin_interrupt_targetPrivilege[0,1]                                       ; Merged with VexRiscv:VexRiscv|CsrPlugin_interrupt_code[1]           ;
; VexRiscv:VexRiscv|decode_to_execute_IS_RS2_SIGNED                                                ; Merged with VexRiscv:VexRiscv|decode_to_execute_ALU_BITWISE_CTRL[1] ;
; VexRiscv:VexRiscv|decode_to_execute_IS_RS1_SIGNED                                                ; Merged with VexRiscv:VexRiscv|decode_to_execute_ALU_BITWISE_CTRL[1] ;
; VexRiscv:VexRiscv|decode_to_execute_INSTRUCTION[12]                                              ; Merged with VexRiscv:VexRiscv|decode_to_execute_ALU_BITWISE_CTRL[1] ;
; VexRiscv:VexRiscv|decode_to_execute_PC[0]                                                        ; Merged with VexRiscv:VexRiscv|decode_to_execute_PC[1]               ;
; VexRiscv:VexRiscv|execute_to_memory_PC[0]                                                        ; Merged with VexRiscv:VexRiscv|execute_to_memory_PC[1]               ;
; VexRiscv:VexRiscv|memory_to_writeBack_PC[0]                                                      ; Merged with VexRiscv:VexRiscv|memory_to_writeBack_PC[1]             ;
; VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[17]                                              ; Merged with VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[17]     ;
; VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[16]                                              ; Merged with VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[16]     ;
; VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[15]                                              ; Merged with VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[15]     ;
; VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[14]                                              ; Merged with VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[14]     ;
; VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[13]                                              ; Merged with VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[13]     ;
; VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[12]                                              ; Merged with VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[12]     ;
; VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[11]                                              ; Merged with VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[11]     ;
; VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[10]                                              ; Merged with VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[10]     ;
; VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[9]                                               ; Merged with VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[9]      ;
; VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[8]                                               ; Merged with VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[8]      ;
; VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[7]                                               ; Merged with VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[7]      ;
; VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[6]                                               ; Merged with VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[6]      ;
; VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[5]                                               ; Merged with VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[5]      ;
; VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[4]                                               ; Merged with VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[4]      ;
; VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[3]                                               ; Merged with VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[3]      ;
; VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[2]                                               ; Merged with VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[2]      ;
; VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[1]                                               ; Merged with VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[1]      ;
; VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[0]                                               ; Merged with VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[0]      ;
; VexRiscv:VexRiscv|DataCache:dataCache_1_|stageA_request_size[1]                                  ; Merged with VexRiscv:VexRiscv|execute_to_memory_INSTRUCTION[13]     ;
; VexRiscv:VexRiscv|DataCache:dataCache_1_|stageA_request_size[0]                                  ; Merged with VexRiscv:VexRiscv|execute_to_memory_INSTRUCTION[12]     ;
; VexRiscv:VexRiscv|DataCache:dataCache_1_|stageA_request_wr                                       ; Merged with VexRiscv:VexRiscv|execute_to_memory_MEMORY_WR           ;
; VexRiscv:VexRiscv|DataCache:dataCache_1_|stageB_request_wr                                       ; Merged with VexRiscv:VexRiscv|memory_to_writeBack_MEMORY_WR         ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[31]                                              ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[31]     ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[30]                                              ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[30]     ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[29]                                              ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[29]     ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[28]                                              ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[28]     ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[27]                                              ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[27]     ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[26]                                              ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[26]     ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[25]                                              ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[25]     ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[24]                                              ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[24]     ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[23]                                              ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[23]     ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[22]                                              ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[22]     ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[21]                                              ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[21]     ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[20]                                              ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[20]     ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[19]                                              ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[19]     ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[18]                                              ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[18]     ;
; VexRiscv:VexRiscv|_zz_140_[1,2]                                                                  ; Merged with VexRiscv:VexRiscv|_zz_140_[0]                           ;
; VexRiscv:VexRiscv|_zz_133_[1,2]                                                                  ; Merged with VexRiscv:VexRiscv|_zz_133_[0]                           ;
; VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[1]                                              ; Stuck at GND due to stuck port data_in                              ;
; VexRiscv:VexRiscv|_zz_115_[1]                                                                    ; Stuck at GND due to stuck port data_in                              ;
; VexRiscv:VexRiscv|CsrPlugin_interrupt_code[2]                                                    ; Stuck at GND due to stuck port data_in                              ;
; VexRiscv:VexRiscv|decode_to_execute_PC[1]                                                        ; Stuck at GND due to stuck port data_in                              ;
; VexRiscv:VexRiscv|execute_to_memory_PC[1]                                                        ; Stuck at GND due to stuck port data_in                              ;
; VexRiscv:VexRiscv|memory_to_writeBack_PC[1]                                                      ; Stuck at GND due to stuck port data_in                              ;
; VexRiscv:VexRiscv|DataCache:dataCache_1_|loader_error                                            ; Stuck at GND due to stuck port data_in                              ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_hadError                    ; Stuck at GND due to stuck port data_in                              ;
; VexRiscv:VexRiscv|DataCache:dataCache_1_|_zz_10_[1]                                              ; Stuck at GND due to stuck port data_in                              ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|_zz_10_[1]                             ; Stuck at GND due to stuck port data_in                              ;
; VexRiscv:VexRiscv|DataCache:dataCache_1_|stageB_tagsReadRsp_0_error                              ; Stuck at GND due to stuck port data_in                              ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_hit_error                  ; Stuck at GND due to stuck port data_in                              ;
; VexRiscv:VexRiscv|decode_to_execute_MEMORY_WR                                                    ; Merged with VexRiscv:VexRiscv|decode_to_execute_INSTRUCTION[5]      ;
; storage_rtl_0_bypass[17,18]                                                                      ; Lost fanout                                                         ;
; storage_1_rtl_0_bypass[17,18]                                                                    ; Lost fanout                                                         ;
; VexRiscv:VexRiscv|CsrPlugin_interrupt_code[1]                                                    ; Stuck at VCC due to stuck port data_in                              ;
; Total Number of Removed Registers = 368                                                          ;                                                                     ;
+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                      ;
+-------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------+
; Register name                                                                 ; Reason for Removal        ; Registers Removed due to This Register                               ;
+-------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------+
; VexRiscv:VexRiscv|DataCache:dataCache_1_|stageB_mmuRsp_refilling              ; Stuck at GND              ; VexRiscv:VexRiscv|decode_to_execute_PC[1],                           ;
;                                                                               ; due to stuck port data_in ; VexRiscv:VexRiscv|execute_to_memory_PC[1],                           ;
;                                                                               ;                           ; VexRiscv:VexRiscv|memory_to_writeBack_PC[1]                          ;
; VexRiscv:VexRiscv|CsrPlugin_mip_MTIP                                          ; Stuck at GND              ; VexRiscv:VexRiscv|CsrPlugin_interrupt_code[2],                       ;
;                                                                               ; due to stuck port data_in ; VexRiscv:VexRiscv|CsrPlugin_interrupt_code[1]                        ;
; VexRiscv:VexRiscv|DataCache:dataCache_1_|loader_waysAllocator[0]              ; Stuck at VCC              ; VexRiscv:VexRiscv|DataCache:dataCache_1_|_zz_10_[1],                 ;
;                                                                               ; due to stuck port data_in ; VexRiscv:VexRiscv|DataCache:dataCache_1_|stageB_tagsReadRsp_0_error  ;
; VexRiscv:VexRiscv|memory_to_writeBack_MUL_HH[33]                              ; Lost Fanouts              ; VexRiscv:VexRiscv|execute_to_memory_MUL_HH[33]                       ;
; VexRiscv:VexRiscv|memory_to_writeBack_MUL_HH[32]                              ; Lost Fanouts              ; VexRiscv:VexRiscv|execute_to_memory_MUL_HH[32]                       ;
; VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[1]                           ; Stuck at GND              ; VexRiscv:VexRiscv|_zz_115_[1]                                        ;
;                                                                               ; due to stuck port data_in ;                                                                      ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_hadError ; Stuck at GND              ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|_zz_10_[1] ;
;                                                                               ; due to stuck port data_in ;                                                                      ;
+-------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2056  ;
; Number of registers using Synchronous Clear  ; 220   ;
; Number of registers using Synchronous Load   ; 201   ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1595  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; int_rst                                 ; 230     ;
; count[16]                               ; 2       ;
; count[17]                               ; 2       ;
; count[18]                               ; 2       ;
; count[19]                               ; 2       ;
; count[6]                                ; 2       ;
; count[9]                                ; 2       ;
; count[14]                               ; 2       ;
; scratch_storage[28]                     ; 1       ;
; scratch_storage[12]                     ; 1       ;
; scratch_storage[10]                     ; 1       ;
; scratch_storage[25]                     ; 1       ;
; scratch_storage[9]                      ; 1       ;
; scratch_storage[14]                     ; 1       ;
; scratch_storage[6]                      ; 1       ;
; scratch_storage[5]                      ; 1       ;
; scratch_storage[21]                     ; 1       ;
; scratch_storage[4]                      ; 1       ;
; scratch_storage[20]                     ; 1       ;
; scratch_storage[3]                      ; 1       ;
; scratch_storage[18]                     ; 1       ;
; Total number of inverted registers = 21 ;         ;
+-----------------------------------------+---------+


+---------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic              ;
+----------------------------+----------------------------+
; Register Name              ; RAM Name                   ;
+----------------------------+----------------------------+
; mem_1_0__31__bypass[0]     ; altsyncram:mem_1[0][31]__1 ;
; mem_1_0__31__bypass[1]     ; altsyncram:mem_1[0][31]__1 ;
; mem_1_0__31__bypass[2]     ; altsyncram:mem_1[0][31]__1 ;
; mem_1_0__31__bypass[3]     ; altsyncram:mem_1[0][31]__1 ;
; mem_1_0__31__bypass[4]     ; altsyncram:mem_1[0][31]__1 ;
; mem_1_0__31__bypass[5]     ; altsyncram:mem_1[0][31]__1 ;
; mem_1_0__31__bypass[6]     ; altsyncram:mem_1[0][31]__1 ;
; mem_1_0__31__bypass[7]     ; altsyncram:mem_1[0][31]__1 ;
; mem_1_0__31__bypass[8]     ; altsyncram:mem_1[0][31]__1 ;
; mem_1_0__23__bypass[0]     ; altsyncram:mem_1[0][23]__2 ;
; mem_1_0__23__bypass[1]     ; altsyncram:mem_1[0][23]__2 ;
; mem_1_0__23__bypass[2]     ; altsyncram:mem_1[0][23]__2 ;
; mem_1_0__23__bypass[3]     ; altsyncram:mem_1[0][23]__2 ;
; mem_1_0__23__bypass[4]     ; altsyncram:mem_1[0][23]__2 ;
; mem_1_0__23__bypass[5]     ; altsyncram:mem_1[0][23]__2 ;
; mem_1_0__23__bypass[6]     ; altsyncram:mem_1[0][23]__2 ;
; mem_1_0__23__bypass[7]     ; altsyncram:mem_1[0][23]__2 ;
; mem_1_0__23__bypass[8]     ; altsyncram:mem_1[0][23]__2 ;
; mem_1_0__15__bypass[0]     ; altsyncram:mem_1[0][15]__3 ;
; mem_1_0__15__bypass[1]     ; altsyncram:mem_1[0][15]__3 ;
; mem_1_0__15__bypass[2]     ; altsyncram:mem_1[0][15]__3 ;
; mem_1_0__15__bypass[3]     ; altsyncram:mem_1[0][15]__3 ;
; mem_1_0__15__bypass[4]     ; altsyncram:mem_1[0][15]__3 ;
; mem_1_0__15__bypass[5]     ; altsyncram:mem_1[0][15]__3 ;
; mem_1_0__15__bypass[6]     ; altsyncram:mem_1[0][15]__3 ;
; mem_1_0__15__bypass[7]     ; altsyncram:mem_1[0][15]__3 ;
; mem_1_0__15__bypass[8]     ; altsyncram:mem_1[0][15]__3 ;
; mem_1_0__7__bypass[0]      ; altsyncram:mem_1[0][7]__4  ;
; mem_1_0__7__bypass[1]      ; altsyncram:mem_1[0][7]__4  ;
; mem_1_0__7__bypass[2]      ; altsyncram:mem_1[0][7]__4  ;
; mem_1_0__7__bypass[3]      ; altsyncram:mem_1[0][7]__4  ;
; mem_1_0__7__bypass[4]      ; altsyncram:mem_1[0][7]__4  ;
; mem_1_0__7__bypass[5]      ; altsyncram:mem_1[0][7]__4  ;
; mem_1_0__7__bypass[6]      ; altsyncram:mem_1[0][7]__4  ;
; mem_1_0__7__bypass[7]      ; altsyncram:mem_1[0][7]__4  ;
; mem_1_0__7__bypass[8]      ; altsyncram:mem_1[0][7]__4  ;
; mem_2_0__31__bypass[0]     ; altsyncram:mem_2[0][31]__5 ;
; mem_2_0__31__bypass[1]     ; altsyncram:mem_2[0][31]__5 ;
; mem_2_0__31__bypass[2]     ; altsyncram:mem_2[0][31]__5 ;
; mem_2_0__31__bypass[3]     ; altsyncram:mem_2[0][31]__5 ;
; mem_2_0__31__bypass[4]     ; altsyncram:mem_2[0][31]__5 ;
; mem_2_0__31__bypass[5]     ; altsyncram:mem_2[0][31]__5 ;
; mem_2_0__31__bypass[6]     ; altsyncram:mem_2[0][31]__5 ;
; mem_2_0__31__bypass[7]     ; altsyncram:mem_2[0][31]__5 ;
; mem_2_0__31__bypass[8]     ; altsyncram:mem_2[0][31]__5 ;
; mem_2_0__23__bypass[0]     ; altsyncram:mem_2[0][23]__6 ;
; mem_2_0__23__bypass[1]     ; altsyncram:mem_2[0][23]__6 ;
; mem_2_0__23__bypass[2]     ; altsyncram:mem_2[0][23]__6 ;
; mem_2_0__23__bypass[3]     ; altsyncram:mem_2[0][23]__6 ;
; mem_2_0__23__bypass[4]     ; altsyncram:mem_2[0][23]__6 ;
; mem_2_0__23__bypass[5]     ; altsyncram:mem_2[0][23]__6 ;
; mem_2_0__23__bypass[6]     ; altsyncram:mem_2[0][23]__6 ;
; mem_2_0__23__bypass[7]     ; altsyncram:mem_2[0][23]__6 ;
; mem_2_0__23__bypass[8]     ; altsyncram:mem_2[0][23]__6 ;
; mem_2_0__15__bypass[0]     ; altsyncram:mem_2[0][15]__7 ;
; mem_2_0__15__bypass[1]     ; altsyncram:mem_2[0][15]__7 ;
; mem_2_0__15__bypass[2]     ; altsyncram:mem_2[0][15]__7 ;
; mem_2_0__15__bypass[3]     ; altsyncram:mem_2[0][15]__7 ;
; mem_2_0__15__bypass[4]     ; altsyncram:mem_2[0][15]__7 ;
; mem_2_0__15__bypass[5]     ; altsyncram:mem_2[0][15]__7 ;
; mem_2_0__15__bypass[6]     ; altsyncram:mem_2[0][15]__7 ;
; mem_2_0__15__bypass[7]     ; altsyncram:mem_2[0][15]__7 ;
; mem_2_0__15__bypass[8]     ; altsyncram:mem_2[0][15]__7 ;
; mem_2_0__7__bypass[0]      ; altsyncram:mem_2[0][7]__8  ;
; mem_2_0__7__bypass[1]      ; altsyncram:mem_2[0][7]__8  ;
; mem_2_0__7__bypass[2]      ; altsyncram:mem_2[0][7]__8  ;
; mem_2_0__7__bypass[3]      ; altsyncram:mem_2[0][7]__8  ;
; mem_2_0__7__bypass[4]      ; altsyncram:mem_2[0][7]__8  ;
; mem_2_0__7__bypass[5]      ; altsyncram:mem_2[0][7]__8  ;
; mem_2_0__7__bypass[6]      ; altsyncram:mem_2[0][7]__8  ;
; mem_2_0__7__bypass[7]      ; altsyncram:mem_2[0][7]__8  ;
; mem_2_0__7__bypass[8]      ; altsyncram:mem_2[0][7]__8  ;
; storage_rtl_0_bypass[0]    ; storage_rtl_0              ;
; storage_rtl_0_bypass[1]    ; storage_rtl_0              ;
; storage_rtl_0_bypass[2]    ; storage_rtl_0              ;
; storage_rtl_0_bypass[3]    ; storage_rtl_0              ;
; storage_rtl_0_bypass[4]    ; storage_rtl_0              ;
; storage_rtl_0_bypass[5]    ; storage_rtl_0              ;
; storage_rtl_0_bypass[6]    ; storage_rtl_0              ;
; storage_rtl_0_bypass[7]    ; storage_rtl_0              ;
; storage_rtl_0_bypass[8]    ; storage_rtl_0              ;
; storage_rtl_0_bypass[9]    ; storage_rtl_0              ;
; storage_rtl_0_bypass[10]   ; storage_rtl_0              ;
; storage_rtl_0_bypass[11]   ; storage_rtl_0              ;
; storage_rtl_0_bypass[12]   ; storage_rtl_0              ;
; storage_rtl_0_bypass[13]   ; storage_rtl_0              ;
; storage_rtl_0_bypass[14]   ; storage_rtl_0              ;
; storage_rtl_0_bypass[15]   ; storage_rtl_0              ;
; storage_rtl_0_bypass[16]   ; storage_rtl_0              ;
; storage_rtl_0_bypass[17]   ; storage_rtl_0              ;
; storage_rtl_0_bypass[18]   ; storage_rtl_0              ;
; storage_1_rtl_0_bypass[0]  ; storage_1_rtl_0            ;
; storage_1_rtl_0_bypass[1]  ; storage_1_rtl_0            ;
; storage_1_rtl_0_bypass[2]  ; storage_1_rtl_0            ;
; storage_1_rtl_0_bypass[3]  ; storage_1_rtl_0            ;
; storage_1_rtl_0_bypass[4]  ; storage_1_rtl_0            ;
; storage_1_rtl_0_bypass[5]  ; storage_1_rtl_0            ;
; storage_1_rtl_0_bypass[6]  ; storage_1_rtl_0            ;
; storage_1_rtl_0_bypass[7]  ; storage_1_rtl_0            ;
; storage_1_rtl_0_bypass[8]  ; storage_1_rtl_0            ;
; storage_1_rtl_0_bypass[9]  ; storage_1_rtl_0            ;
; storage_1_rtl_0_bypass[10] ; storage_1_rtl_0            ;
; storage_1_rtl_0_bypass[11] ; storage_1_rtl_0            ;
; storage_1_rtl_0_bypass[12] ; storage_1_rtl_0            ;
; storage_1_rtl_0_bypass[13] ; storage_1_rtl_0            ;
; storage_1_rtl_0_bypass[14] ; storage_1_rtl_0            ;
; storage_1_rtl_0_bypass[15] ; storage_1_rtl_0            ;
; storage_1_rtl_0_bypass[16] ; storage_1_rtl_0            ;
; storage_1_rtl_0_bypass[17] ; storage_1_rtl_0            ;
; storage_1_rtl_0_bypass[18] ; storage_1_rtl_0            ;
+----------------------------+----------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                     ;
+----------------------------------------------------------------------------+------------------------------------------------------------------------------+------+
; Register Name                                                              ; Megafunction                                                                 ; Type ;
+----------------------------------------------------------------------------+------------------------------------------------------------------------------+------+
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|_zz_10_[0,2..21] ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|ways_0_tags_rtl_0  ; RAM  ;
; VexRiscv:VexRiscv|DataCache:dataCache_1_|_zz_10_[0,2..21]                  ; VexRiscv:VexRiscv|DataCache:dataCache_1_|ways_0_tags_rtl_0                   ; RAM  ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|_zz_11_[0..31]   ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|ways_0_datas_rtl_0 ; RAM  ;
; VexRiscv:VexRiscv|_zz_240_[0..31]                                          ; VexRiscv:VexRiscv|RegFilePlugin_regFile_rtl_0                                ; RAM  ;
; VexRiscv:VexRiscv|_zz_241_[0..31]                                          ; VexRiscv:VexRiscv|RegFilePlugin_regFile_rtl_1                                ; RAM  ;
; VexRiscv:VexRiscv|DataCache:dataCache_1_|_zz_27_[0..7]                     ; VexRiscv:VexRiscv|DataCache:dataCache_1_|ways_0_data_symbol3_rtl_0           ; RAM  ;
; VexRiscv:VexRiscv|DataCache:dataCache_1_|_zz_26_[0..7]                     ; VexRiscv:VexRiscv|DataCache:dataCache_1_|ways_0_data_symbol2_rtl_0           ; RAM  ;
; VexRiscv:VexRiscv|DataCache:dataCache_1_|_zz_25_[0..7]                     ; VexRiscv:VexRiscv|DataCache:dataCache_1_|ways_0_data_symbol1_rtl_0           ; RAM  ;
; VexRiscv:VexRiscv|DataCache:dataCache_1_|_zz_24_[0..7]                     ; VexRiscv:VexRiscv|DataCache:dataCache_1_|ways_0_data_symbol0_rtl_0           ; RAM  ;
+----------------------------------------------------------------------------+------------------------------------------------------------------------------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|tx_count[1]                                                                          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|csr_bankarray_interface5_bank_bus_dat_r[4]                                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top|csr_bankarray_interface2_bank_bus_dat_r[3]                                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top|csr_bankarray_interface3_bank_bus_dat_r[2]                                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top|csr_bankarray_interface4_bank_bus_dat_r[2]                                           ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|csr_bankarray_interface8_bank_bus_dat_r[5]                                           ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|csr_bankarray_interface6_bank_bus_dat_r[1]                                           ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|leds_storage[1]                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|display1_value[1]                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|display2_value[0]                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|display3_value[0]                                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top|VexRiscv:VexRiscv|_zz_212_[1]                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|display1_storage[3]                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|display2_storage[1]                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|display3_storage[3]                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|uart_tx_fifo_produce[3]                                                              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|uart_tx_fifo_level0[2]                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|reset_storage[0]                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|VexRiscv:VexRiscv|execute_to_memory_SHIFT_RIGHT[13]                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|VexRiscv:VexRiscv|CsrPlugin_interrupt_code[1]                                        ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |top|VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[4]                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top|VexRiscv:VexRiscv|CsrPlugin_mie_MEIE                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|VexRiscv:VexRiscv|CsrPlugin_mepc[0]                                                  ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |top|VexRiscv:VexRiscv|CsrPlugin_mepc[30]                                                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top|VexRiscv:VexRiscv|_zz_210_[13]                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|uart_enable_storage[1]                                                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top|VexRiscv:VexRiscv|memory_DivPlugin_rs1[31]                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|uart_pending_r[1]                                                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top|timer_load_storage[26]                                                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top|timer_reload_storage[7]                                                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top|timer_value_status[27]                                                               ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |top|scratch_storage[2]                                                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top|bus_errors[31]                                                                       ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |top|rx_data[3]                                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|uart_rx_fifo_produce[3]                                                              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|uart_rx_fifo_level0[0]                                                               ;
; 3:1                ; 42 bits   ; 84 LEs        ; 42 LEs               ; 42 LEs                 ; Yes        ; |top|VexRiscv:VexRiscv|memory_to_writeBack_INSTRUCTION[9]                                 ;
; 3:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; Yes        ; |top|VexRiscv:VexRiscv|DataCache:dataCache_1_|stageB_mmuRsp_physicalAddress[29]           ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |top|VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_flushCounter[6] ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |top|tx_data[5]                                                                           ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top|VexRiscv:VexRiscv|_zz_214_[2]                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top|VexRiscv:VexRiscv|execute_to_memory_SHIFT_RIGHT[6]                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|VexRiscv:VexRiscv|DataCache:dataCache_1_|stageA_request_data[30]                     ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|VexRiscv:VexRiscv|memory_DivPlugin_div_counter_value[4]                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |top|timer_value[19]                                                                      ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |top|count[1]                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|VexRiscv:VexRiscv|IBusCachedPlugin_injector_nextPcCalc_valids_1                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |top|VexRiscv:VexRiscv|memory_DivPlugin_accumulator[23]                                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |top|VexRiscv:VexRiscv|CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |top|VexRiscv:VexRiscv|CsrPlugin_exceptionPortCtrl_exceptionContext_code[0]               ;
; 5:1                ; 31 bits   ; 93 LEs        ; 62 LEs               ; 31 LEs                 ; Yes        ; |top|VexRiscv:VexRiscv|CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[17]           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top|VexRiscv:VexRiscv|execute_to_memory_SHIFT_RIGHT[2]                                   ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |top|VexRiscv:VexRiscv|decode_to_execute_RS2[17]                                          ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |top|VexRiscv:VexRiscv|decode_to_execute_RS1[10]                                          ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |top|VexRiscv:VexRiscv|CsrPlugin_mstatus_MPP[1]                                           ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |top|VexRiscv:VexRiscv|DataCache:dataCache_1_|stageB_mmuRsp_physicalAddress[8]            ;
; 12:1               ; 20 bits   ; 160 LEs       ; 100 LEs              ; 60 LEs                 ; Yes        ; |top|VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[26]                                 ;
; 513:1              ; 30 bits   ; 10260 LEs     ; 60 LEs               ; 10200 LEs              ; Yes        ; |top|csr_bankarray_interface1_bank_bus_dat_r[21]                                          ;
; 513:1              ; 2 bits    ; 684 LEs       ; 6 LEs                ; 678 LEs                ; Yes        ; |top|csr_bankarray_interface1_bank_bus_dat_r[1]                                           ;
; 513:1              ; 31 bits   ; 10602 LEs     ; 62 LEs               ; 10540 LEs              ; Yes        ; |top|csr_bankarray_interface7_bank_bus_dat_r[27]                                          ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |top|scratch_storage[21]                                                                  ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |top|count[19]                                                                            ;
; 1:1                ; 32 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |top|basesoc_wishbone_dat_w[16]                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |top|basesoc_wishbone_sel[1]                                                              ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; No         ; |top|csr_bankarray_sram_bus_adr[2]                                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top|mem.raddr_a[2]                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|uart_tx_fifo_consume                                                                 ;
; 4:1                ; 27 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; No         ; |top|VexRiscv:VexRiscv|Mux95                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|VexRiscv:VexRiscv|Mux126                                                             ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top|VexRiscv:VexRiscv|Mux123                                                             ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |top|VexRiscv:VexRiscv|Mux90                                                              ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |top|VexRiscv:VexRiscv|Mux80                                                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top|VexRiscv:VexRiscv|execute_CsrPlugin_writeData[24]                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|uart_rx_fifo_consume                                                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top|VexRiscv:VexRiscv|_zz_356_                                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|VexRiscv:VexRiscv|execute_BranchPlugin_branch_src2[14]                               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|VexRiscv:VexRiscv|execute_BranchPlugin_branch_src2[4]                                ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |top|rx_source_valid                                                                      ;
; 3:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |top|VexRiscv:VexRiscv|Selector57                                                         ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; No         ; |top|VexRiscv:VexRiscv|_zz_43_[17]                                                        ;
; 10:1               ; 10 bits   ; 60 LEs        ; 40 LEs               ; 20 LEs                 ; No         ; |top|VexRiscv:VexRiscv|IBusCachedPlugin_iBusRsp_stages_0_input_payload[3]                 ;
; 5:1                ; 23 bits   ; 69 LEs        ; 69 LEs               ; 0 LEs                  ; No         ; |top|VexRiscv:VexRiscv|Selector120                                                        ;
; 6:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |top|VexRiscv:VexRiscv|lastStageRegFileWrite_payload_data[12]                             ;
; 8:1                ; 7 bits    ; 35 LEs        ; 35 LEs               ; 0 LEs                  ; No         ; |top|VexRiscv:VexRiscv|lastStageRegFileWrite_payload_data[1]                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |top|VexRiscv:VexRiscv|Selector126                                                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|VexRiscv:VexRiscv|Selector128                                                        ;
; 6:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top|VexRiscv:VexRiscv|lastStageRegFileWrite_payload_data[17]                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for VexRiscv:VexRiscv                                                           ;
+------------------------------+-------+------+------------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                   ;
+------------------------------+-------+------+------------------------------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[31] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[31] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[30] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[30] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[29] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[29] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[28] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[28] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[27] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[27] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[26] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[26] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[25] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[25] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[24] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[24] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[23] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[23] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[22] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[22] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[21] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[21] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[20] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[20] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[19] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[19] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[18] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[18] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[17] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[17] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[16] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[16] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[15] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[15] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[14] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[14] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[13] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[13] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[12] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[12] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[11] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[11] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[10] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[10] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[9]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[9]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[8]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[8]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[7]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[7]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[6]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[6]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[5]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[5]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[4]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[4]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[3]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[3]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[2]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[2]  ;
+------------------------------+-------+------+------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Source assignments for altsyncram:mem_1[0][31]__1|altsyncram_mdg1:auto_generated ;
+---------------------------------+--------------------+------+--------------------+
; Assignment                      ; Value              ; From ; To                 ;
+---------------------------------+--------------------+------+--------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                  ;
+---------------------------------+--------------------+------+--------------------+


+----------------------------------------------------------------------------------+
; Source assignments for altsyncram:mem_1[0][23]__2|altsyncram_mdg1:auto_generated ;
+---------------------------------+--------------------+------+--------------------+
; Assignment                      ; Value              ; From ; To                 ;
+---------------------------------+--------------------+------+--------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                  ;
+---------------------------------+--------------------+------+--------------------+


+----------------------------------------------------------------------------------+
; Source assignments for altsyncram:mem_1[0][15]__3|altsyncram_mdg1:auto_generated ;
+---------------------------------+--------------------+------+--------------------+
; Assignment                      ; Value              ; From ; To                 ;
+---------------------------------+--------------------+------+--------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                  ;
+---------------------------------+--------------------+------+--------------------+


+---------------------------------------------------------------------------------+
; Source assignments for altsyncram:mem_1[0][7]__4|altsyncram_mdg1:auto_generated ;
+---------------------------------+--------------------+------+-------------------+
; Assignment                      ; Value              ; From ; To                ;
+---------------------------------+--------------------+------+-------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                 ;
+---------------------------------+--------------------+------+-------------------+


+----------------------------------------------------------------------------------+
; Source assignments for altsyncram:mem_2[0][31]__5|altsyncram_2eg1:auto_generated ;
+---------------------------------+--------------------+------+--------------------+
; Assignment                      ; Value              ; From ; To                 ;
+---------------------------------+--------------------+------+--------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                  ;
+---------------------------------+--------------------+------+--------------------+


+----------------------------------------------------------------------------------+
; Source assignments for altsyncram:mem_2[0][23]__6|altsyncram_2eg1:auto_generated ;
+---------------------------------+--------------------+------+--------------------+
; Assignment                      ; Value              ; From ; To                 ;
+---------------------------------+--------------------+------+--------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                  ;
+---------------------------------+--------------------+------+--------------------+


+----------------------------------------------------------------------------------+
; Source assignments for altsyncram:mem_2[0][15]__7|altsyncram_2eg1:auto_generated ;
+---------------------------------+--------------------+------+--------------------+
; Assignment                      ; Value              ; From ; To                 ;
+---------------------------------+--------------------+------+--------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                  ;
+---------------------------------+--------------------+------+--------------------+


+---------------------------------------------------------------------------------+
; Source assignments for altsyncram:mem_2[0][7]__8|altsyncram_2eg1:auto_generated ;
+---------------------------------+--------------------+------+-------------------+
; Assignment                      ; Value              ; From ; To                ;
+---------------------------------+--------------------+------+-------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                 ;
+---------------------------------+--------------------+------+-------------------+


+--------------------------------------------------------------------------------+
; Source assignments for altsyncram:storage_rtl_0|altsyncram_u6g1:auto_generated ;
+---------------------------------+--------------------+------+------------------+
; Assignment                      ; Value              ; From ; To               ;
+---------------------------------+--------------------+------+------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                ;
+---------------------------------+--------------------+------+------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_67d1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VexRiscv:VexRiscv|DataCache:dataCache_1_|altsyncram:ways_0_tags_rtl_0|altsyncram_67d1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_datas_rtl_0|altsyncram_mcd1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for VexRiscv:VexRiscv|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_47g1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for VexRiscv:VexRiscv|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_47g1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VexRiscv:VexRiscv|DataCache:dataCache_1_|altsyncram:ways_0_data_symbol3_rtl_0|altsyncram_s9d1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VexRiscv:VexRiscv|DataCache:dataCache_1_|altsyncram:ways_0_data_symbol2_rtl_0|altsyncram_s9d1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VexRiscv:VexRiscv|DataCache:dataCache_1_|altsyncram:ways_0_data_symbol1_rtl_0|altsyncram_s9d1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VexRiscv:VexRiscv|DataCache:dataCache_1_|altsyncram:ways_0_data_symbol0_rtl_0|altsyncram_s9d1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Source assignments for altsyncram:storage_1_rtl_0|altsyncram_u6g1:auto_generated ;
+---------------------------------+--------------------+------+--------------------+
; Assignment                      ; Value              ; From ; To                 ;
+---------------------------------+--------------------+------+--------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                  ;
+---------------------------------+--------------------+------+--------------------+


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altsyncram:mem_1[0][31]__1    ;
+------------------------------------+----------------------+----------------+
; Parameter Name                     ; Value                ; Type           ;
+------------------------------------+----------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped        ;
; WIDTH_A                            ; 8                    ; Untyped        ;
; WIDTHAD_A                          ; 11                   ; Untyped        ;
; NUMWORDS_A                         ; 2048                 ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped        ;
; WIDTH_B                            ; 8                    ; Untyped        ;
; WIDTHAD_B                          ; 11                   ; Untyped        ;
; NUMWORDS_B                         ; 2048                 ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped        ;
; BYTE_SIZE                          ; 8                    ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; INIT_FILE                          ; UNUSED               ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped        ;
; ENABLE_ECC                         ; FALSE                ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped        ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_mdg1      ; Untyped        ;
+------------------------------------+----------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altsyncram:mem_1[0][23]__2    ;
+------------------------------------+----------------------+----------------+
; Parameter Name                     ; Value                ; Type           ;
+------------------------------------+----------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped        ;
; WIDTH_A                            ; 8                    ; Untyped        ;
; WIDTHAD_A                          ; 11                   ; Untyped        ;
; NUMWORDS_A                         ; 2048                 ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped        ;
; WIDTH_B                            ; 8                    ; Untyped        ;
; WIDTHAD_B                          ; 11                   ; Untyped        ;
; NUMWORDS_B                         ; 2048                 ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped        ;
; BYTE_SIZE                          ; 8                    ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; INIT_FILE                          ; UNUSED               ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped        ;
; ENABLE_ECC                         ; FALSE                ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped        ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_mdg1      ; Untyped        ;
+------------------------------------+----------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altsyncram:mem_1[0][15]__3    ;
+------------------------------------+----------------------+----------------+
; Parameter Name                     ; Value                ; Type           ;
+------------------------------------+----------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped        ;
; WIDTH_A                            ; 8                    ; Untyped        ;
; WIDTHAD_A                          ; 11                   ; Untyped        ;
; NUMWORDS_A                         ; 2048                 ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped        ;
; WIDTH_B                            ; 8                    ; Untyped        ;
; WIDTHAD_B                          ; 11                   ; Untyped        ;
; NUMWORDS_B                         ; 2048                 ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped        ;
; BYTE_SIZE                          ; 8                    ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; INIT_FILE                          ; UNUSED               ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped        ;
; ENABLE_ECC                         ; FALSE                ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped        ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_mdg1      ; Untyped        ;
+------------------------------------+----------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altsyncram:mem_1[0][7]__4     ;
+------------------------------------+----------------------+----------------+
; Parameter Name                     ; Value                ; Type           ;
+------------------------------------+----------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped        ;
; WIDTH_A                            ; 8                    ; Untyped        ;
; WIDTHAD_A                          ; 11                   ; Untyped        ;
; NUMWORDS_A                         ; 2048                 ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped        ;
; WIDTH_B                            ; 8                    ; Untyped        ;
; WIDTHAD_B                          ; 11                   ; Untyped        ;
; NUMWORDS_B                         ; 2048                 ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped        ;
; BYTE_SIZE                          ; 8                    ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; INIT_FILE                          ; UNUSED               ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped        ;
; ENABLE_ECC                         ; FALSE                ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped        ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_mdg1      ; Untyped        ;
+------------------------------------+----------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altsyncram:mem_2[0][31]__5    ;
+------------------------------------+----------------------+----------------+
; Parameter Name                     ; Value                ; Type           ;
+------------------------------------+----------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped        ;
; WIDTH_A                            ; 8                    ; Untyped        ;
; WIDTHAD_A                          ; 12                   ; Untyped        ;
; NUMWORDS_A                         ; 4096                 ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped        ;
; WIDTH_B                            ; 8                    ; Untyped        ;
; WIDTHAD_B                          ; 12                   ; Untyped        ;
; NUMWORDS_B                         ; 4096                 ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped        ;
; BYTE_SIZE                          ; 8                    ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; INIT_FILE                          ; UNUSED               ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped        ;
; ENABLE_ECC                         ; FALSE                ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped        ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_2eg1      ; Untyped        ;
+------------------------------------+----------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altsyncram:mem_2[0][23]__6    ;
+------------------------------------+----------------------+----------------+
; Parameter Name                     ; Value                ; Type           ;
+------------------------------------+----------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped        ;
; WIDTH_A                            ; 8                    ; Untyped        ;
; WIDTHAD_A                          ; 12                   ; Untyped        ;
; NUMWORDS_A                         ; 4096                 ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped        ;
; WIDTH_B                            ; 8                    ; Untyped        ;
; WIDTHAD_B                          ; 12                   ; Untyped        ;
; NUMWORDS_B                         ; 4096                 ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped        ;
; BYTE_SIZE                          ; 8                    ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; INIT_FILE                          ; UNUSED               ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped        ;
; ENABLE_ECC                         ; FALSE                ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped        ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_2eg1      ; Untyped        ;
+------------------------------------+----------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altsyncram:mem_2[0][15]__7    ;
+------------------------------------+----------------------+----------------+
; Parameter Name                     ; Value                ; Type           ;
+------------------------------------+----------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped        ;
; WIDTH_A                            ; 8                    ; Untyped        ;
; WIDTHAD_A                          ; 12                   ; Untyped        ;
; NUMWORDS_A                         ; 4096                 ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped        ;
; WIDTH_B                            ; 8                    ; Untyped        ;
; WIDTHAD_B                          ; 12                   ; Untyped        ;
; NUMWORDS_B                         ; 4096                 ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped        ;
; BYTE_SIZE                          ; 8                    ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; INIT_FILE                          ; UNUSED               ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped        ;
; ENABLE_ECC                         ; FALSE                ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped        ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_2eg1      ; Untyped        ;
+------------------------------------+----------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altsyncram:mem_2[0][7]__8     ;
+------------------------------------+----------------------+----------------+
; Parameter Name                     ; Value                ; Type           ;
+------------------------------------+----------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped        ;
; WIDTH_A                            ; 8                    ; Untyped        ;
; WIDTHAD_A                          ; 12                   ; Untyped        ;
; NUMWORDS_A                         ; 4096                 ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped        ;
; WIDTH_B                            ; 8                    ; Untyped        ;
; WIDTHAD_B                          ; 12                   ; Untyped        ;
; NUMWORDS_B                         ; 4096                 ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped        ;
; BYTE_SIZE                          ; 8                    ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; INIT_FILE                          ; UNUSED               ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped        ;
; ENABLE_ECC                         ; FALSE                ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped        ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_2eg1      ; Untyped        ;
+------------------------------------+----------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:storage_rtl_0  ;
+------------------------------------+----------------------+----------------+
; Parameter Name                     ; Value                ; Type           ;
+------------------------------------+----------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped        ;
; WIDTH_A                            ; 10                   ; Untyped        ;
; WIDTHAD_A                          ; 4                    ; Untyped        ;
; NUMWORDS_A                         ; 16                   ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped        ;
; WIDTH_B                            ; 10                   ; Untyped        ;
; WIDTHAD_B                          ; 4                    ; Untyped        ;
; NUMWORDS_B                         ; 16                   ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped        ;
; BYTE_SIZE                          ; 8                    ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; INIT_FILE                          ; UNUSED               ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped        ;
; ENABLE_ECC                         ; FALSE                ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped        ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_u6g1      ; Untyped        ;
+------------------------------------+----------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                        ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                     ;
; WIDTH_A                            ; 21                   ; Untyped                                                                     ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                     ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_B                            ; 21                   ; Untyped                                                                     ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                     ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                     ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_67d1      ; Untyped                                                                     ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|DataCache:dataCache_1_|altsyncram:ways_0_tags_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                    ;
; WIDTH_A                            ; 21                   ; Untyped                                                    ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                    ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WIDTH_B                            ; 21                   ; Untyped                                                    ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                    ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                    ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_67d1      ; Untyped                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_datas_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                         ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                      ;
; WIDTH_A                            ; 32                   ; Untyped                                                                      ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                      ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_B                            ; 32                   ; Untyped                                                                      ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                                      ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                      ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_mcd1      ; Untyped                                                                      ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|altsyncram:RegFilePlugin_regFile_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                       ;
; WIDTH_A                            ; 32                   ; Untyped                                       ;
; WIDTHAD_A                          ; 5                    ; Untyped                                       ;
; NUMWORDS_A                         ; 32                   ; Untyped                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WIDTH_B                            ; 32                   ; Untyped                                       ;
; WIDTHAD_B                          ; 5                    ; Untyped                                       ;
; NUMWORDS_B                         ; 32                   ; Untyped                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                       ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_47g1      ; Untyped                                       ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|altsyncram:RegFilePlugin_regFile_rtl_1 ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                       ;
; WIDTH_A                            ; 32                   ; Untyped                                       ;
; WIDTHAD_A                          ; 5                    ; Untyped                                       ;
; NUMWORDS_A                         ; 32                   ; Untyped                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WIDTH_B                            ; 32                   ; Untyped                                       ;
; WIDTHAD_B                          ; 5                    ; Untyped                                       ;
; NUMWORDS_B                         ; 32                   ; Untyped                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                       ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_47g1      ; Untyped                                       ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|DataCache:dataCache_1_|altsyncram:ways_0_data_symbol3_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                            ;
; WIDTH_A                            ; 8                    ; Untyped                                                            ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                            ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WIDTH_B                            ; 8                    ; Untyped                                                            ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                            ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                            ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                            ;
; CBXI_PARAMETER                     ; altsyncram_s9d1      ; Untyped                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|DataCache:dataCache_1_|altsyncram:ways_0_data_symbol2_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                            ;
; WIDTH_A                            ; 8                    ; Untyped                                                            ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                            ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WIDTH_B                            ; 8                    ; Untyped                                                            ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                            ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                            ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                            ;
; CBXI_PARAMETER                     ; altsyncram_s9d1      ; Untyped                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|DataCache:dataCache_1_|altsyncram:ways_0_data_symbol1_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                            ;
; WIDTH_A                            ; 8                    ; Untyped                                                            ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                            ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WIDTH_B                            ; 8                    ; Untyped                                                            ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                            ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                            ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                            ;
; CBXI_PARAMETER                     ; altsyncram_s9d1      ; Untyped                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|DataCache:dataCache_1_|altsyncram:ways_0_data_symbol0_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                            ;
; WIDTH_A                            ; 8                    ; Untyped                                                            ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                            ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WIDTH_B                            ; 8                    ; Untyped                                                            ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                            ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                            ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                            ;
; CBXI_PARAMETER                     ; altsyncram_s9d1      ; Untyped                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:storage_1_rtl_0 ;
+------------------------------------+----------------------+-----------------+
; Parameter Name                     ; Value                ; Type            ;
+------------------------------------+----------------------+-----------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped         ;
; WIDTH_A                            ; 10                   ; Untyped         ;
; WIDTHAD_A                          ; 4                    ; Untyped         ;
; NUMWORDS_A                         ; 16                   ; Untyped         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped         ;
; WIDTH_B                            ; 10                   ; Untyped         ;
; WIDTHAD_B                          ; 4                    ; Untyped         ;
; NUMWORDS_B                         ; 16                   ; Untyped         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped         ;
; BYTE_SIZE                          ; 8                    ; Untyped         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped         ;
; INIT_FILE                          ; UNUSED               ; Untyped         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped         ;
; ENABLE_ECC                         ; FALSE                ; Untyped         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped         ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped         ;
; CBXI_PARAMETER                     ; altsyncram_u6g1      ; Untyped         ;
+------------------------------------+----------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|lpm_mult:Mult0 ;
+------------------------------------------------+----------+-----------------------+
; Parameter Name                                 ; Value    ; Type                  ;
+------------------------------------------------+----------+-----------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE        ;
; LPM_WIDTHA                                     ; 16       ; Untyped               ;
; LPM_WIDTHB                                     ; 16       ; Untyped               ;
; LPM_WIDTHP                                     ; 32       ; Untyped               ;
; LPM_WIDTHR                                     ; 32       ; Untyped               ;
; LPM_WIDTHS                                     ; 1        ; Untyped               ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped               ;
; LPM_PIPELINE                                   ; 0        ; Untyped               ;
; LATENCY                                        ; 0        ; Untyped               ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped               ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped               ;
; USE_EAB                                        ; OFF      ; Untyped               ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped               ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped               ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped               ;
; CBXI_PARAMETER                                 ; mult_tns ; Untyped               ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped               ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped               ;
+------------------------------------------------+----------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|lpm_mult:Mult2 ;
+------------------------------------------------+----------+-----------------------+
; Parameter Name                                 ; Value    ; Type                  ;
+------------------------------------------------+----------+-----------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE        ;
; LPM_WIDTHA                                     ; 17       ; Untyped               ;
; LPM_WIDTHB                                     ; 17       ; Untyped               ;
; LPM_WIDTHP                                     ; 34       ; Untyped               ;
; LPM_WIDTHR                                     ; 34       ; Untyped               ;
; LPM_WIDTHS                                     ; 1        ; Untyped               ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped               ;
; LPM_PIPELINE                                   ; 0        ; Untyped               ;
; LATENCY                                        ; 0        ; Untyped               ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped               ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped               ;
; USE_EAB                                        ; OFF      ; Untyped               ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped               ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped               ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped               ;
; CBXI_PARAMETER                                 ; mult_tgs ; Untyped               ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped               ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped               ;
+------------------------------------------------+----------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|lpm_mult:Mult3 ;
+------------------------------------------------+----------+-----------------------+
; Parameter Name                                 ; Value    ; Type                  ;
+------------------------------------------------+----------+-----------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE        ;
; LPM_WIDTHA                                     ; 17       ; Untyped               ;
; LPM_WIDTHB                                     ; 17       ; Untyped               ;
; LPM_WIDTHP                                     ; 34       ; Untyped               ;
; LPM_WIDTHR                                     ; 34       ; Untyped               ;
; LPM_WIDTHS                                     ; 1        ; Untyped               ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped               ;
; LPM_PIPELINE                                   ; 0        ; Untyped               ;
; LATENCY                                        ; 0        ; Untyped               ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped               ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped               ;
; USE_EAB                                        ; OFF      ; Untyped               ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped               ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped               ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped               ;
; CBXI_PARAMETER                                 ; mult_tgs ; Untyped               ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped               ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped               ;
+------------------------------------------------+----------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|lpm_mult:Mult1 ;
+------------------------------------------------+----------+-----------------------+
; Parameter Name                                 ; Value    ; Type                  ;
+------------------------------------------------+----------+-----------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE        ;
; LPM_WIDTHA                                     ; 17       ; Untyped               ;
; LPM_WIDTHB                                     ; 17       ; Untyped               ;
; LPM_WIDTHP                                     ; 34       ; Untyped               ;
; LPM_WIDTHR                                     ; 34       ; Untyped               ;
; LPM_WIDTHS                                     ; 1        ; Untyped               ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped               ;
; LPM_PIPELINE                                   ; 0        ; Untyped               ;
; LATENCY                                        ; 0        ; Untyped               ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped               ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped               ;
; USE_EAB                                        ; OFF      ; Untyped               ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped               ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped               ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped               ;
; CBXI_PARAMETER                                 ; mult_tgs ; Untyped               ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped               ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped               ;
+------------------------------------------------+----------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                    ;
+-------------------------------------------+-----------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                   ;
+-------------------------------------------+-----------------------------------------------------------------------------------------+
; Number of entity instances                ; 19                                                                                      ;
; Entity Instance                           ; altsyncram:mem_1[0][31]__1                                                              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 8                                                                                       ;
;     -- NUMWORDS_A                         ; 2048                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 8                                                                                       ;
;     -- NUMWORDS_B                         ; 2048                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                ;
; Entity Instance                           ; altsyncram:mem_1[0][23]__2                                                              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 8                                                                                       ;
;     -- NUMWORDS_A                         ; 2048                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 8                                                                                       ;
;     -- NUMWORDS_B                         ; 2048                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                ;
; Entity Instance                           ; altsyncram:mem_1[0][15]__3                                                              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 8                                                                                       ;
;     -- NUMWORDS_A                         ; 2048                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 8                                                                                       ;
;     -- NUMWORDS_B                         ; 2048                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                ;
; Entity Instance                           ; altsyncram:mem_1[0][7]__4                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 8                                                                                       ;
;     -- NUMWORDS_A                         ; 2048                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 8                                                                                       ;
;     -- NUMWORDS_B                         ; 2048                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                ;
; Entity Instance                           ; altsyncram:mem_2[0][31]__5                                                              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 8                                                                                       ;
;     -- NUMWORDS_A                         ; 4096                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 8                                                                                       ;
;     -- NUMWORDS_B                         ; 4096                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                ;
; Entity Instance                           ; altsyncram:mem_2[0][23]__6                                                              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 8                                                                                       ;
;     -- NUMWORDS_A                         ; 4096                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 8                                                                                       ;
;     -- NUMWORDS_B                         ; 4096                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                ;
; Entity Instance                           ; altsyncram:mem_2[0][15]__7                                                              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 8                                                                                       ;
;     -- NUMWORDS_A                         ; 4096                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 8                                                                                       ;
;     -- NUMWORDS_B                         ; 4096                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                ;
; Entity Instance                           ; altsyncram:mem_2[0][7]__8                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 8                                                                                       ;
;     -- NUMWORDS_A                         ; 4096                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 8                                                                                       ;
;     -- NUMWORDS_B                         ; 4096                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                ;
; Entity Instance                           ; altsyncram:storage_rtl_0                                                                ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 10                                                                                      ;
;     -- NUMWORDS_A                         ; 16                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 10                                                                                      ;
;     -- NUMWORDS_B                         ; 16                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                ;
; Entity Instance                           ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 21                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 21                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; VexRiscv:VexRiscv|DataCache:dataCache_1_|altsyncram:ways_0_tags_rtl_0                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 21                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 21                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_datas_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                      ;
;     -- NUMWORDS_A                         ; 1024                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 32                                                                                      ;
;     -- NUMWORDS_B                         ; 1024                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; VexRiscv:VexRiscv|altsyncram:RegFilePlugin_regFile_rtl_0                                ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                      ;
;     -- NUMWORDS_A                         ; 32                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 32                                                                                      ;
;     -- NUMWORDS_B                         ; 32                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                ;
; Entity Instance                           ; VexRiscv:VexRiscv|altsyncram:RegFilePlugin_regFile_rtl_1                                ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                      ;
;     -- NUMWORDS_A                         ; 32                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 32                                                                                      ;
;     -- NUMWORDS_B                         ; 32                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                ;
; Entity Instance                           ; VexRiscv:VexRiscv|DataCache:dataCache_1_|altsyncram:ways_0_data_symbol3_rtl_0           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 8                                                                                       ;
;     -- NUMWORDS_A                         ; 1024                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 8                                                                                       ;
;     -- NUMWORDS_B                         ; 1024                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; VexRiscv:VexRiscv|DataCache:dataCache_1_|altsyncram:ways_0_data_symbol2_rtl_0           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 8                                                                                       ;
;     -- NUMWORDS_A                         ; 1024                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 8                                                                                       ;
;     -- NUMWORDS_B                         ; 1024                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; VexRiscv:VexRiscv|DataCache:dataCache_1_|altsyncram:ways_0_data_symbol1_rtl_0           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 8                                                                                       ;
;     -- NUMWORDS_A                         ; 1024                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 8                                                                                       ;
;     -- NUMWORDS_B                         ; 1024                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; VexRiscv:VexRiscv|DataCache:dataCache_1_|altsyncram:ways_0_data_symbol0_rtl_0           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 8                                                                                       ;
;     -- NUMWORDS_A                         ; 1024                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 8                                                                                       ;
;     -- NUMWORDS_B                         ; 1024                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; altsyncram:storage_1_rtl_0                                                              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 10                                                                                      ;
;     -- NUMWORDS_A                         ; 16                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 10                                                                                      ;
;     -- NUMWORDS_B                         ; 16                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                ;
+-------------------------------------------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                           ;
+---------------------------------------+----------------------------------+
; Name                                  ; Value                            ;
+---------------------------------------+----------------------------------+
; Number of entity instances            ; 4                                ;
; Entity Instance                       ; VexRiscv:VexRiscv|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                               ;
;     -- LPM_WIDTHB                     ; 16                               ;
;     -- LPM_WIDTHP                     ; 32                               ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                               ;
;     -- USE_EAB                        ; OFF                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                               ;
; Entity Instance                       ; VexRiscv:VexRiscv|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 17                               ;
;     -- LPM_WIDTHB                     ; 17                               ;
;     -- LPM_WIDTHP                     ; 34                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                               ;
;     -- USE_EAB                        ; OFF                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                               ;
; Entity Instance                       ; VexRiscv:VexRiscv|lpm_mult:Mult3 ;
;     -- LPM_WIDTHA                     ; 17                               ;
;     -- LPM_WIDTHB                     ; 17                               ;
;     -- LPM_WIDTHP                     ; 34                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                               ;
;     -- USE_EAB                        ; OFF                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                               ;
; Entity Instance                       ; VexRiscv:VexRiscv|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 17                               ;
;     -- LPM_WIDTHB                     ; 17                               ;
;     -- LPM_WIDTHP                     ; 34                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                               ;
;     -- USE_EAB                        ; OFF                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                               ;
+---------------------------------------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VexRiscv:VexRiscv|DataCache:dataCache_1_"                                                                                 ;
+--------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                       ; Type   ; Severity ; Details                                                                             ;
+--------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; io_cpu_memory_isWrite                      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_cpu_memory_mmuBus_cmd_isValid           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_cpu_memory_mmuBus_cmd_bypassTranslation ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_cpu_memory_mmuBus_rsp_allowRead         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; io_cpu_memory_mmuBus_rsp_allowWrite        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; io_cpu_memory_mmuBus_rsp_allowExecute      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; io_cpu_memory_mmuBus_rsp_exception         ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_cpu_memory_mmuBus_rsp_refilling         ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_cpu_memory_mmuBus_end                   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_cpu_memory_mmuBus_busy                  ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_cpu_writeBack_isUser                    ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_cpu_writeBack_isWrite                   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_mem_cmd_payload_address[1..0]           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_mem_cmd_payload_last                    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_mem_rsp_payload_error                   ; Input  ; Info     ; Stuck at GND                                                                        ;
+--------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache"                                                               ;
+-------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                      ; Type   ; Severity ; Details                                                                             ;
+-------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; io_cpu_prefetch_pc[1..0]                  ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_cpu_fetch_data[31..25]                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_cpu_fetch_data[14..0]                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_cpu_fetch_dataBypass                   ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_cpu_fetch_mmuBus_cmd_isValid           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_cpu_fetch_mmuBus_cmd_bypassTranslation ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_cpu_fetch_mmuBus_rsp_allowRead         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; io_cpu_fetch_mmuBus_rsp_allowWrite        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; io_cpu_fetch_mmuBus_rsp_allowExecute      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; io_cpu_fetch_mmuBus_rsp_exception         ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_cpu_fetch_mmuBus_rsp_refilling         ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_cpu_fetch_mmuBus_end                   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_cpu_fetch_mmuBus_busy                  ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_cpu_fetch_physicalAddress              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_cpu_decode_isUser                      ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_mem_cmd_payload_address[4..0]          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_mem_cmd_payload_size                   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_mem_rsp_payload_error                  ; Input  ; Info     ; Stuck at GND                                                                        ;
+-------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VexRiscv:VexRiscv"                                                                                           ;
+-------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                          ; Type   ; Severity ; Details                                                                             ;
+-------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; dBusWishbone_ERR              ; Input  ; Info     ; Stuck at GND                                                                        ;
; externalInterruptArray[31..2] ; Input  ; Info     ; Stuck at GND                                                                        ;
; externalResetVector           ; Input  ; Info     ; Stuck at GND                                                                        ;
; iBusWishbone_ERR              ; Input  ; Info     ; Stuck at GND                                                                        ;
; softwareInterrupt             ; Input  ; Info     ; Stuck at GND                                                                        ;
; timerInterrupt                ; Input  ; Info     ; Stuck at GND                                                                        ;
; dBusWishbone_BTE              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dBusWishbone_CTI              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; iBusWishbone_BTE              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; iBusWishbone_CTI              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 38                          ;
; cycloneiii_ff         ; 2056                        ;
;     ENA               ; 1362                        ;
;     ENA SCLR          ; 101                         ;
;     ENA SCLR SLD      ; 7                           ;
;     ENA SLD           ; 125                         ;
;     SCLR              ; 46                          ;
;     SCLR SLD          ; 66                          ;
;     SLD               ; 3                           ;
;     plain             ; 346                         ;
; cycloneiii_lcell_comb ; 16647                       ;
;     arith             ; 517                         ;
;         2 data inputs ; 237                         ;
;         3 data inputs ; 280                         ;
;     normal            ; 16130                       ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 47                          ;
;         2 data inputs ; 413                         ;
;         3 data inputs ; 1356                        ;
;         4 data inputs ; 14310                       ;
; cycloneiii_mac_mult   ; 4                           ;
; cycloneiii_mac_out    ; 4                           ;
; cycloneiii_ram_block  ; 250                         ;
;                       ;                             ;
; Max LUT depth         ; 14.00                       ;
; Average LUT depth     ; 8.41                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:07:47     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Wed Mar 16 14:59:58 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(147) File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 147
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(148) File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 148
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(475) File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 475
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(476) File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 476
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(477) File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 477
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(478) File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 478
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(479) File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 479
Warning (10890): Verilog HDL Attribute warning at VexRiscv.v(1697): overriding existing value for attribute "syn_keep" File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1697
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(2214) File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2214
Info (12021): Found 3 design units, including 3 entities, in source file /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v
    Info (12023): Found entity 1: InstructionCache File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 45
    Info (12023): Found entity 2: DataCache File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 334
    Info (12023): Found entity 3: VexRiscv File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1038
Info (12021): Found 1 design units, including 1 entities, in source file top.v
    Info (12023): Found entity 1: top File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.v Line: 20
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at top.v(50): object "scratch_re" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.v Line: 50
Warning (10036): Verilog HDL or VHDL warning at top.v(52): object "bus_errors_we" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.v Line: 52
Warning (10036): Verilog HDL or VHDL warning at top.v(53): object "bus_errors_re" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.v Line: 53
Warning (10036): Verilog HDL or VHDL warning at top.v(82): object "ram_bus_dat_w" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.v Line: 82
Warning (10036): Verilog HDL or VHDL warning at top.v(84): object "ram_bus_sel" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.v Line: 84
Warning (10036): Verilog HDL or VHDL warning at top.v(88): object "ram_bus_we" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.v Line: 88
Warning (10036): Verilog HDL or VHDL warning at top.v(89): object "ram_bus_cti" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.v Line: 89
Warning (10036): Verilog HDL or VHDL warning at top.v(90): object "ram_bus_bte" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.v Line: 90
Warning (10036): Verilog HDL or VHDL warning at top.v(102): object "interface0_ram_bus_cti" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.v Line: 102
Warning (10036): Verilog HDL or VHDL warning at top.v(103): object "interface0_ram_bus_bte" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.v Line: 103
Warning (10036): Verilog HDL or VHDL warning at top.v(117): object "interface1_ram_bus_cti" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.v Line: 117
Warning (10036): Verilog HDL or VHDL warning at top.v(118): object "interface1_ram_bus_bte" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.v Line: 118
Warning (10036): Verilog HDL or VHDL warning at top.v(126): object "tx_sink_first" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.v Line: 126
Warning (10036): Verilog HDL or VHDL warning at top.v(127): object "tx_sink_last" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.v Line: 127
Warning (10036): Verilog HDL or VHDL warning at top.v(135): object "rx_source_ready" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.v Line: 135
Warning (10036): Verilog HDL or VHDL warning at top.v(151): object "uart_txfull_we" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.v Line: 151
Warning (10036): Verilog HDL or VHDL warning at top.v(152): object "uart_txfull_re" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.v Line: 152
Warning (10036): Verilog HDL or VHDL warning at top.v(154): object "uart_rxempty_we" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.v Line: 154
Warning (10036): Verilog HDL or VHDL warning at top.v(155): object "uart_rxempty_re" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.v Line: 155
Warning (10036): Verilog HDL or VHDL warning at top.v(170): object "uart_status_we" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.v Line: 170
Warning (10036): Verilog HDL or VHDL warning at top.v(171): object "uart_status_re" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.v Line: 171
Warning (10036): Verilog HDL or VHDL warning at top.v(175): object "uart_pending_we" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.v Line: 175
Warning (10036): Verilog HDL or VHDL warning at top.v(178): object "uart_tx2" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.v Line: 178
Warning (10036): Verilog HDL or VHDL warning at top.v(179): object "uart_rx2" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.v Line: 179
Warning (10036): Verilog HDL or VHDL warning at top.v(181): object "uart_enable_re" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.v Line: 181
Warning (10036): Verilog HDL or VHDL warning at top.v(183): object "uart_txempty_we" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.v Line: 183
Warning (10036): Verilog HDL or VHDL warning at top.v(184): object "uart_txempty_re" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.v Line: 184
Warning (10036): Verilog HDL or VHDL warning at top.v(186): object "uart_rxfull_we" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.v Line: 186
Warning (10036): Verilog HDL or VHDL warning at top.v(187): object "uart_rxfull_re" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.v Line: 187
Warning (10036): Verilog HDL or VHDL warning at top.v(221): object "uart_tx_fifo_wrport_dat_r" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.v Line: 221
Warning (10036): Verilog HDL or VHDL warning at top.v(228): object "uart_tx_fifo_level1" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.v Line: 228
Warning (10036): Verilog HDL or VHDL warning at top.v(242): object "uart_rx_fifo_source_first" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.v Line: 242
Warning (10036): Verilog HDL or VHDL warning at top.v(243): object "uart_rx_fifo_source_last" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.v Line: 243
Warning (10036): Verilog HDL or VHDL warning at top.v(258): object "uart_rx_fifo_wrport_dat_r" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.v Line: 258
Warning (10036): Verilog HDL or VHDL warning at top.v(265): object "uart_rx_fifo_level1" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.v Line: 265
Warning (10036): Verilog HDL or VHDL warning at top.v(273): object "timer_load_re" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.v Line: 273
Warning (10036): Verilog HDL or VHDL warning at top.v(275): object "timer_reload_re" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.v Line: 275
Warning (10036): Verilog HDL or VHDL warning at top.v(277): object "timer_en_re" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.v Line: 277
Warning (10036): Verilog HDL or VHDL warning at top.v(281): object "timer_value_we" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.v Line: 281
Warning (10036): Verilog HDL or VHDL warning at top.v(282): object "timer_value_re" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.v Line: 282
Warning (10036): Verilog HDL or VHDL warning at top.v(291): object "timer_status_we" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.v Line: 291
Warning (10036): Verilog HDL or VHDL warning at top.v(292): object "timer_status_re" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.v Line: 292
Warning (10036): Verilog HDL or VHDL warning at top.v(295): object "timer_pending_we" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.v Line: 295
Warning (10036): Verilog HDL or VHDL warning at top.v(298): object "timer_zero2" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.v Line: 298
Warning (10036): Verilog HDL or VHDL warning at top.v(300): object "timer_enable_re" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.v Line: 300
Warning (10036): Verilog HDL or VHDL warning at top.v(303): object "leds_re" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.v Line: 303
Warning (10036): Verilog HDL or VHDL warning at top.v(305): object "switches_we" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.v Line: 305
Warning (10036): Verilog HDL or VHDL warning at top.v(306): object "switches_re" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.v Line: 306
Warning (10036): Verilog HDL or VHDL warning at top.v(308): object "buttons_we" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.v Line: 308
Warning (10036): Verilog HDL or VHDL warning at top.v(309): object "buttons_re" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.v Line: 309
Warning (10036): Verilog HDL or VHDL warning at top.v(311): object "display1_re" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.v Line: 311
Warning (10036): Verilog HDL or VHDL warning at top.v(313): object "display1_write_r" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.v Line: 313
Warning (10036): Verilog HDL or VHDL warning at top.v(314): object "display1_write_we" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.v Line: 314
Warning (10036): Verilog HDL or VHDL warning at top.v(320): object "display2_re" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.v Line: 320
Warning (10036): Verilog HDL or VHDL warning at top.v(322): object "display2_write_r" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.v Line: 322
Warning (10036): Verilog HDL or VHDL warning at top.v(323): object "display2_write_we" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.v Line: 323
Warning (10036): Verilog HDL or VHDL warning at top.v(329): object "display3_re" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.v Line: 329
Warning (10036): Verilog HDL or VHDL warning at top.v(331): object "display3_write_r" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.v Line: 331
Warning (10036): Verilog HDL or VHDL warning at top.v(332): object "display3_write_we" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.v Line: 332
Warning (10036): Verilog HDL or VHDL warning at top.v(363): object "basesoc_wishbone_cti" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.v Line: 363
Warning (10036): Verilog HDL or VHDL warning at top.v(364): object "basesoc_wishbone_bte" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.v Line: 364
Warning (10036): Verilog HDL or VHDL warning at top.v(390): object "csr_bankarray_csrbank0_in_r" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.v Line: 390
Warning (10036): Verilog HDL or VHDL warning at top.v(400): object "csr_bankarray_csrbank1_reset0_we" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.v Line: 400
Warning (10036): Verilog HDL or VHDL warning at top.v(404): object "csr_bankarray_csrbank1_scratch0_we" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.v Line: 404
Warning (10036): Verilog HDL or VHDL warning at top.v(407): object "csr_bankarray_csrbank1_bus_errors_r" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.v Line: 407
Warning (10036): Verilog HDL or VHDL warning at top.v(417): object "csr_bankarray_csrbank2_value0_we" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.v Line: 417
Warning (10036): Verilog HDL or VHDL warning at top.v(426): object "csr_bankarray_csrbank3_value0_we" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.v Line: 426
Warning (10036): Verilog HDL or VHDL warning at top.v(435): object "csr_bankarray_csrbank4_value0_we" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.v Line: 435
Warning (10036): Verilog HDL or VHDL warning at top.v(439): object "csr_bankarray_sram_bus_we" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.v Line: 439
Warning (10036): Verilog HDL or VHDL warning at top.v(440): object "csr_bankarray_sram_bus_dat_w" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.v Line: 440
Warning (10036): Verilog HDL or VHDL warning at top.v(452): object "csr_bankarray_csrbank5_out0_we" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.v Line: 452
Warning (10036): Verilog HDL or VHDL warning at top.v(460): object "csr_bankarray_csrbank6_in_r" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.v Line: 460
Warning (10036): Verilog HDL or VHDL warning at top.v(470): object "csr_bankarray_csrbank7_load0_we" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.v Line: 470
Warning (10036): Verilog HDL or VHDL warning at top.v(474): object "csr_bankarray_csrbank7_reload0_we" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.v Line: 474
Warning (10036): Verilog HDL or VHDL warning at top.v(478): object "csr_bankarray_csrbank7_en0_we" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.v Line: 478
Warning (10036): Verilog HDL or VHDL warning at top.v(482): object "csr_bankarray_csrbank7_update_value0_we" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.v Line: 482
Warning (10036): Verilog HDL or VHDL warning at top.v(485): object "csr_bankarray_csrbank7_value_r" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.v Line: 485
Warning (10036): Verilog HDL or VHDL warning at top.v(489): object "csr_bankarray_csrbank7_ev_status_r" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.v Line: 489
Warning (10036): Verilog HDL or VHDL warning at top.v(498): object "csr_bankarray_csrbank7_ev_enable0_we" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.v Line: 498
Warning (10036): Verilog HDL or VHDL warning at top.v(506): object "csr_bankarray_csrbank8_txfull_r" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.v Line: 506
Warning (10036): Verilog HDL or VHDL warning at top.v(510): object "csr_bankarray_csrbank8_rxempty_r" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.v Line: 510
Warning (10036): Verilog HDL or VHDL warning at top.v(514): object "csr_bankarray_csrbank8_ev_status_r" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.v Line: 514
Warning (10036): Verilog HDL or VHDL warning at top.v(523): object "csr_bankarray_csrbank8_ev_enable0_we" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.v Line: 523
Warning (10036): Verilog HDL or VHDL warning at top.v(526): object "csr_bankarray_csrbank8_txempty_r" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.v Line: 526
Warning (10036): Verilog HDL or VHDL warning at top.v(530): object "csr_bankarray_csrbank8_rxfull_r" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.v Line: 530
Warning (10230): Verilog HDL assignment warning at top.v(611): truncated value with size 8 to match size of target (1) File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.v Line: 611
Warning (10230): Verilog HDL assignment warning at top.v(972): truncated value with size 30 to match size of target (14) File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.v Line: 972
Warning (10850): Verilog HDL warning at top.v(1973): number of words (0) in memory file does not match the number of elements in the address range [0:2047] File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.v Line: 1973
Warning (10855): Verilog HDL warning at top.v(1972): initial value for variable mem_1 should be constant File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.v Line: 1972
Warning (10850): Verilog HDL warning at top.v(1996): number of words (0) in memory file does not match the number of elements in the address range [0:4095] File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.v Line: 1996
Warning (10855): Verilog HDL warning at top.v(1995): initial value for variable mem_2 should be constant File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.v Line: 1995
Warning (10030): Net "mem.data_a" at top.v(1956) has no driver or initial value, using a default initial value '0' File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.v Line: 1956
Warning (10030): Net "mem.waddr_a" at top.v(1956) has no driver or initial value, using a default initial value '0' File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.v Line: 1956
Warning (10030): Net "mem_3.data_a" at top.v(2017) has no driver or initial value, using a default initial value '0' File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.v Line: 2017
Warning (10030): Net "mem_3.waddr_a" at top.v(2017) has no driver or initial value, using a default initial value '0' File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.v Line: 2017
Warning (10030): Net "mem.we_a" at top.v(1956) has no driver or initial value, using a default initial value '0' File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.v Line: 1956
Warning (10030): Net "mem_3.we_a" at top.v(2017) has no driver or initial value, using a default initial value '0' File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.v Line: 2017
Warning (276020): Inferred RAM node "|altsyncram:mem_1[0][31]__1" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "|altsyncram:mem_1[0][23]__2" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "|altsyncram:mem_1[0][15]__3" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "|altsyncram:mem_1[0][7]__4" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "|altsyncram:mem_2[0][31]__5" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "|altsyncram:mem_2[0][23]__6" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "|altsyncram:mem_2[0][15]__7" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "|altsyncram:mem_2[0][7]__8" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 8 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "|altsyncram:mem_1[0][31]__1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "|altsyncram:mem_1[0][23]__2" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "|altsyncram:mem_1[0][15]__3" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "|altsyncram:mem_1[0][7]__4" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "|altsyncram:mem_2[0][31]__5" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "|altsyncram:mem_2[0][23]__6" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "|altsyncram:mem_2[0][15]__7" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "|altsyncram:mem_2[0][7]__8" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12128): Elaborating entity "VexRiscv" for hierarchy "VexRiscv:VexRiscv" File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.v Line: 2099
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1446): object "writeBack_FORMAL_PC_NEXT" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1446
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1654): object "decode_arbitration_isMoving" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1654
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1665): object "execute_arbitration_isMoving" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1665
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1666): object "execute_arbitration_isFiring" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1666
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1676): object "memory_arbitration_isMoving" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1676
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1677): object "memory_arbitration_isFiring" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1677
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1687): object "writeBack_arbitration_isMoving" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1687
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1689): object "lastStageInstruction" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1689
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1690): object "lastStagePc" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1690
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1691): object "lastStageIsValid" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1691
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1692): object "lastStageIsFiring" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1692
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1695): object "IBusCachedPlugin_incomingInstruction" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1695
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1699): object "IBusCachedPlugin_decodePrediction_rsp_wasWrong" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1699
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1701): object "IBusCachedPlugin_pcValids_1" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1701
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1702): object "IBusCachedPlugin_pcValids_2" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1702
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1709): object "IBusCachedPlugin_mmuBus_cmd_isValid" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1709
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1711): object "IBusCachedPlugin_mmuBus_cmd_bypassTranslation" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1711
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1719): object "IBusCachedPlugin_mmuBus_end" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1719
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1721): object "DBusCachedPlugin_mmuBus_cmd_isValid" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1721
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1723): object "DBusCachedPlugin_mmuBus_cmd_bypassTranslation" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1723
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1731): object "DBusCachedPlugin_mmuBus_end" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1731
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1748): object "CsrPlugin_exceptionPendings_0" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1748
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1749): object "CsrPlugin_exceptionPendings_1" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1749
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1750): object "CsrPlugin_exceptionPendings_2" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1750
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1751): object "CsrPlugin_exceptionPendings_3" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1751
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1753): object "contextSwitching" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1753
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1783): object "IBusCachedPlugin_iBusRsp_stages_0_output_payload" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1783
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1785): object "IBusCachedPlugin_iBusRsp_stages_0_inputSample" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1785
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1838): object "iBus_cmd_payload_size" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1838
Warning (10858): Verilog HDL warning at VexRiscv.v(1842): object _zz_127_ used but never assigned File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1842
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1856): object "dBus_cmd_payload_last" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1856
Warning (10858): Verilog HDL warning at VexRiscv.v(1890): object _zz_142_ used but never assigned File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1890
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1967): object "CsrPlugin_misa_base" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1967
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1968): object "CsrPlugin_misa_extensions" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1968
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(2007): object "CsrPlugin_lastStageWasWfi" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2007
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(2013): object "CsrPlugin_xtvec_mode" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2013
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(2015): object "execute_CsrPlugin_inWfi" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2015
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(2016): object "execute_CsrPlugin_wfiWake" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2016
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(2018): object "execute_CsrPlugin_illegalAccess" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2018
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(2019): object "execute_CsrPlugin_illegalInstruction" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2019
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(2024): object "execute_CsrPlugin_readEnable" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2024
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(2134): object "_zz_1__string" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2134
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(2135): object "_zz_2__string" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2135
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(2136): object "_zz_3__string" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2136
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(2137): object "_zz_4__string" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2137
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(2138): object "decode_ENV_CTRL_string" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2138
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(2139): object "_zz_5__string" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2139
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(2140): object "_zz_6__string" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2140
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(2141): object "_zz_7__string" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2141
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(2142): object "decode_ALU_CTRL_string" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2142
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(2143): object "_zz_8__string" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2143
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(2144): object "_zz_9__string" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2144
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(2145): object "_zz_10__string" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2145
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(2146): object "_zz_11__string" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2146
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(2147): object "_zz_12__string" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2147
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(2148): object "decode_SRC2_CTRL_string" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2148
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(2149): object "_zz_13__string" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2149
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(2150): object "_zz_14__string" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2150
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(2151): object "_zz_15__string" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2151
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(2152): object "decode_SRC1_CTRL_string" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2152
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(2153): object "_zz_16__string" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2153
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(2154): object "_zz_17__string" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2154
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(2155): object "_zz_18__string" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2155
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(2156): object "_zz_19__string" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2156
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(2157): object "_zz_20__string" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2157
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(2158): object "decode_SHIFT_CTRL_string" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2158
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(2159): object "_zz_21__string" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2159
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(2160): object "_zz_22__string" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2160
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(2161): object "_zz_23__string" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2161
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(2162): object "decode_ALU_BITWISE_CTRL_string" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2162
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(2163): object "_zz_24__string" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2163
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(2164): object "_zz_25__string" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2164
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(2165): object "_zz_26__string" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2165
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(2166): object "memory_ENV_CTRL_string" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2166
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(2167): object "_zz_32__string" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2167
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(2168): object "execute_ENV_CTRL_string" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2168
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(2169): object "_zz_33__string" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2169
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(2170): object "writeBack_ENV_CTRL_string" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2170
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(2171): object "_zz_36__string" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2171
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(2172): object "execute_BRANCH_CTRL_string" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2172
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(2173): object "_zz_39__string" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2173
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(2174): object "memory_SHIFT_CTRL_string" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2174
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(2175): object "_zz_44__string" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2175
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(2176): object "execute_SHIFT_CTRL_string" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2176
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(2177): object "_zz_46__string" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2177
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(2178): object "execute_SRC2_CTRL_string" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2178
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(2179): object "_zz_51__string" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2179
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(2180): object "execute_SRC1_CTRL_string" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2180
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(2181): object "_zz_53__string" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2181
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(2182): object "execute_ALU_CTRL_string" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2182
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(2183): object "_zz_56__string" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2183
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(2184): object "execute_ALU_BITWISE_CTRL_string" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2184
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(2185): object "_zz_58__string" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2185
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(2186): object "_zz_64__string" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2186
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(2187): object "_zz_70__string" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2187
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(2188): object "_zz_74__string" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2188
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(2189): object "_zz_76__string" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2189
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(2190): object "_zz_77__string" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2190
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(2191): object "_zz_84__string" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2191
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(2192): object "_zz_86__string" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2192
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(2193): object "decode_BRANCH_CTRL_string" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2193
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(2194): object "_zz_95__string" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2194
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(2195): object "_zz_153__string" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2195
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(2196): object "_zz_154__string" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2196
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(2197): object "_zz_155__string" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2197
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(2198): object "_zz_156__string" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2198
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(2199): object "_zz_157__string" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2199
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(2200): object "_zz_158__string" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2200
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(2201): object "_zz_159__string" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2201
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(2202): object "decode_to_execute_ALU_BITWISE_CTRL_string" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2202
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(2203): object "decode_to_execute_SHIFT_CTRL_string" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2203
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(2204): object "execute_to_memory_SHIFT_CTRL_string" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2204
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(2205): object "decode_to_execute_SRC1_CTRL_string" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2205
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(2206): object "decode_to_execute_SRC2_CTRL_string" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2206
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(2207): object "decode_to_execute_BRANCH_CTRL_string" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2207
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(2208): object "decode_to_execute_ALU_CTRL_string" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2208
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(2209): object "decode_to_execute_ENV_CTRL_string" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2209
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(2210): object "execute_to_memory_ENV_CTRL_string" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2210
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(2211): object "memory_to_writeBack_ENV_CTRL_string" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2211
Warning (10230): Verilog HDL assignment warning at VexRiscv.v(2341): truncated value with size 32 to match size of target (27) File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2341
Info (10264): Verilog HDL Case Statement information at VexRiscv.v(4361): all case item expressions in this case statement are onehot File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 4361
Info (10264): Verilog HDL Case Statement information at VexRiscv.v(4375): all case item expressions in this case statement are onehot File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 4375
Info (10264): Verilog HDL Case Statement information at VexRiscv.v(5091): all case item expressions in this case statement are onehot File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 5091
Info (10264): Verilog HDL Case Statement information at VexRiscv.v(5105): all case item expressions in this case statement are onehot File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 5105
Warning (10230): Verilog HDL assignment warning at VexRiscv.v(5248): truncated value with size 32 to match size of target (30) File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 5248
Info (12128): Elaborating entity "InstructionCache" for hierarchy "VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache" File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2585
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(110): object "lineLoader_wayToAllocate_willClear" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 110
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(112): object "lineLoader_wayToAllocate_willOverflow" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 112
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(139): object "decodeStage_mmuRsp_isIoAccess" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 139
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(140): object "decodeStage_mmuRsp_allowRead" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 140
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(141): object "decodeStage_mmuRsp_allowWrite" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 141
Info (12128): Elaborating entity "DataCache" for hierarchy "VexRiscv:VexRiscv|DataCache:dataCache_1_" File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2635
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(399): object "haltCpu" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 399
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(408): object "tagsWriteLastCmd_valid" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 408
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(409): object "tagsWriteLastCmd_payload_way" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 409
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(410): object "tagsWriteLastCmd_payload_address" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 410
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(411): object "tagsWriteLastCmd_payload_data_valid" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 411
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(412): object "tagsWriteLastCmd_payload_data_error" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 412
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(413): object "tagsWriteLastCmd_payload_data_address" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 413
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(447): object "stageB_mmuRsp_allowExecute" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 447
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(450): object "stageB_tagsReadRsp_0_valid" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 450
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(452): object "stageB_tagsReadRsp_0_address" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 452
Info (12128): Elaborating entity "altsyncram" for hierarchy "altsyncram:mem_1[0][31]__1"
Info (12130): Elaborated megafunction instantiation "altsyncram:mem_1[0][31]__1"
Info (12133): Instantiated megafunction "altsyncram:mem_1[0][31]__1" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "11"
    Info (12134): Parameter "NUMWORDS_B" = "2048"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mdg1.tdf
    Info (12023): Found entity 1: altsyncram_mdg1 File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/db/altsyncram_mdg1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_mdg1" for hierarchy "altsyncram:mem_1[0][31]__1|altsyncram_mdg1:auto_generated" File: /home/alexandre/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "altsyncram" for hierarchy "altsyncram:mem_2[0][31]__5"
Info (12130): Elaborated megafunction instantiation "altsyncram:mem_2[0][31]__5"
Info (12133): Instantiated megafunction "altsyncram:mem_2[0][31]__5" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2eg1.tdf
    Info (12023): Found entity 1: altsyncram_2eg1 File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/db/altsyncram_2eg1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_2eg1" for hierarchy "altsyncram:mem_2[0][31]__5|altsyncram_2eg1:auto_generated" File: /home/alexandre/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Critical Warning (127005): Memory depth (64) in the design file differs from memory depth (39) in the Memory Initialization File "/home/alexandre/multi-riscv-p2p/twoCores/build/gateware/db/top.ram1_top_1fc36.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (8192) in the design file differs from memory depth (5184) in the Memory Initialization File "/home/alexandre/multi-riscv-p2p/twoCores/build/gateware/db/top.ram0_top_1fc36.hdl.mif" -- setting initial value for remaining addresses to 0
Warning (276020): Inferred RAM node "storage_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|ways_0_tags_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "VexRiscv:VexRiscv|DataCache:dataCache_1_|ways_0_tags_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|ways_0_datas_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "VexRiscv:VexRiscv|DataCache:dataCache_1_|ways_0_data_symbol3_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "VexRiscv:VexRiscv|DataCache:dataCache_1_|ways_0_data_symbol2_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "VexRiscv:VexRiscv|DataCache:dataCache_1_|ways_0_data_symbol1_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "VexRiscv:VexRiscv|DataCache:dataCache_1_|ways_0_data_symbol0_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276020): Inferred RAM node "storage_1_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276013): RAM logic "mem_3" is uninferred because MIF is not supported for the selected family File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.v Line: 2017
    Info (276013): RAM logic "mem" is uninferred because MIF is not supported for the selected family File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.v Line: 1956
Info (19000): Inferred 11 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "storage_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|ways_0_tags_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 21
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 21
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "VexRiscv:VexRiscv|DataCache:dataCache_1_|ways_0_tags_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 21
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 21
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|ways_0_datas_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "VexRiscv:VexRiscv|RegFilePlugin_regFile_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "VexRiscv:VexRiscv|RegFilePlugin_regFile_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "VexRiscv:VexRiscv|DataCache:dataCache_1_|ways_0_data_symbol3_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "VexRiscv:VexRiscv|DataCache:dataCache_1_|ways_0_data_symbol2_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "VexRiscv:VexRiscv|DataCache:dataCache_1_|ways_0_data_symbol1_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "VexRiscv:VexRiscv|DataCache:dataCache_1_|ways_0_data_symbol0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "storage_1_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (278001): Inferred 4 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "VexRiscv:VexRiscv|Mult0" File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 5124
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "VexRiscv:VexRiscv|Mult2" File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 5126
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "VexRiscv:VexRiscv|Mult3" File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 5127
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "VexRiscv:VexRiscv|Mult1" File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 5125
Info (12130): Elaborated megafunction instantiation "altsyncram:storage_rtl_0"
Info (12133): Instantiated megafunction "altsyncram:storage_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "10"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "10"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u6g1.tdf
    Info (12023): Found entity 1: altsyncram_u6g1 File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/db/altsyncram_u6g1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0"
Info (12133): Instantiated megafunction "VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "21"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "128"
    Info (12134): Parameter "WIDTH_B" = "21"
    Info (12134): Parameter "WIDTHAD_B" = "7"
    Info (12134): Parameter "NUMWORDS_B" = "128"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_67d1.tdf
    Info (12023): Found entity 1: altsyncram_67d1 File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/db/altsyncram_67d1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_datas_rtl_0"
Info (12133): Instantiated megafunction "VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_datas_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mcd1.tdf
    Info (12023): Found entity 1: altsyncram_mcd1 File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/db/altsyncram_mcd1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "VexRiscv:VexRiscv|altsyncram:RegFilePlugin_regFile_rtl_0"
Info (12133): Instantiated megafunction "VexRiscv:VexRiscv|altsyncram:RegFilePlugin_regFile_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_47g1.tdf
    Info (12023): Found entity 1: altsyncram_47g1 File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/db/altsyncram_47g1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "VexRiscv:VexRiscv|DataCache:dataCache_1_|altsyncram:ways_0_data_symbol3_rtl_0"
Info (12133): Instantiated megafunction "VexRiscv:VexRiscv|DataCache:dataCache_1_|altsyncram:ways_0_data_symbol3_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s9d1.tdf
    Info (12023): Found entity 1: altsyncram_s9d1 File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/db/altsyncram_s9d1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "VexRiscv:VexRiscv|lpm_mult:Mult0" File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 5124
Info (12133): Instantiated megafunction "VexRiscv:VexRiscv|lpm_mult:Mult0" with the following parameter: File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 5124
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_tns.tdf
    Info (12023): Found entity 1: mult_tns File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/db/mult_tns.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "VexRiscv:VexRiscv|lpm_mult:Mult2" File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 5126
Info (12133): Instantiated megafunction "VexRiscv:VexRiscv|lpm_mult:Mult2" with the following parameter: File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 5126
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHP" = "34"
    Info (12134): Parameter "LPM_WIDTHR" = "34"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_tgs.tdf
    Info (12023): Found entity 1: mult_tgs File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/db/mult_tgs.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "VexRiscv:VexRiscv|lpm_mult:Mult3" File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 5127
Info (12133): Instantiated megafunction "VexRiscv:VexRiscv|lpm_mult:Mult3" with the following parameter: File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 5127
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHP" = "34"
    Info (12134): Parameter "LPM_WIDTHR" = "34"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "VexRiscv:VexRiscv|lpm_mult:Mult1" File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 5125
Info (12133): Instantiated megafunction "VexRiscv:VexRiscv|lpm_mult:Mult1" with the following parameter: File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 5125
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHP" = "34"
    Info (12134): Parameter "LPM_WIDTHR" = "34"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "altsyncram:storage_1_rtl_0|altsyncram_u6g1:auto_generated|ram_block1a8" File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/db/altsyncram_u6g1.tdf Line: 261
        Warning (14320): Synthesized away node "altsyncram:storage_1_rtl_0|altsyncram_u6g1:auto_generated|ram_block1a9" File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/db/altsyncram_u6g1.tdf Line: 289
        Warning (14320): Synthesized away node "altsyncram:storage_rtl_0|altsyncram_u6g1:auto_generated|ram_block1a8" File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/db/altsyncram_u6g1.tdf Line: 261
        Warning (14320): Synthesized away node "altsyncram:storage_rtl_0|altsyncram_u6g1:auto_generated|ram_block1a9" File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/db/altsyncram_u6g1.tdf Line: 289
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "display_1[7]" is stuck at VCC File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.v Line: 34
    Warning (13410): Pin "display_2[7]" is stuck at VCC File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.v Line: 35
    Warning (13410): Pin "display_3[7]" is stuck at VCC File: /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.v Line: 36
Info (286030): Timing-Driven Synthesis is running
Info (17049): 8 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[12]" File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1697
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[13]" File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1697
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[5]" File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1697
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[6]" File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1697
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[7]" File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1697
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[8]" File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1697
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[9]" File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1697
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[10]" File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1697
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[11]" File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1697
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[14]" File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1697
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[15]" File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1697
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[16]" File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1697
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[17]" File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1697
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[18]" File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1697
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[19]" File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1697
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[20]" File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1697
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[21]" File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1697
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[22]" File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1697
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[23]" File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1697
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[24]" File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1697
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[25]" File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1697
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[26]" File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1697
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[27]" File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1697
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[28]" File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1697
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[29]" File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1697
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[31]" File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1697
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[30]" File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1697
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[2]" File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1697
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[3]" File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1697
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[4]" File: /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1697
Info (144001): Generated suppressed messages file /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 17938 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 30 output pins
    Info (21061): Implemented 17642 logic cells
    Info (21064): Implemented 250 RAM segments
    Info (21062): Implemented 8 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 272 warnings
    Info: Peak virtual memory: 1980 megabytes
    Info: Processing ended: Wed Mar 16 15:11:16 2022
    Info: Elapsed time: 00:11:18
    Info: Total CPU time (on all processors): 00:09:42


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/alexandre/multi-riscv-p2p/twoCores/build/gateware/top.map.smsg.


