-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity GenerateProof_ToField is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    a1_strm_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    a1_strm_empty_n : IN STD_LOGIC;
    a1_strm_read : OUT STD_LOGIC;
    a1_strm_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    a1_strm_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    a0_strm_dout : IN STD_LOGIC_VECTOR (255 downto 0);
    a0_strm_empty_n : IN STD_LOGIC;
    a0_strm_read : OUT STD_LOGIC;
    a0_strm_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    a0_strm_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    a_strm_din : OUT STD_LOGIC_VECTOR (255 downto 0);
    a_strm_full_n : IN STD_LOGIC;
    a_strm_write : OUT STD_LOGIC;
    a_strm_num_data_valid : IN STD_LOGIC_VECTOR (31 downto 0);
    a_strm_fifo_cap : IN STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of GenerateProof_ToField is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv16_9600 : STD_LOGIC_VECTOR (15 downto 0) := "1001011000000000";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_const_lv32_FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111111";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_86 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000110";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_grp1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln138_fu_105_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal a0_strm_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_grp1 : BOOLEAN;
    signal a1_strm_blk_n : STD_LOGIC;
    signal a_strm_blk_n : STD_LOGIC;
    signal i_02_fu_74 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal i_17_fu_111_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal ap_sig_allocacmp_i : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_grp1 : BOOLEAN;
    signal ap_block_pp0_stage0_01001_grp1 : BOOLEAN;
    signal high_fu_126_p3 : STD_LOGIC_VECTOR (127 downto 0);
    signal tmp_fu_138_p4 : STD_LOGIC_VECTOR (127 downto 0);
    signal r3_fu_164_p3 : STD_LOGIC_VECTOR (128 downto 0);
    signal zext_ln24_fu_134_p1 : STD_LOGIC_VECTOR (128 downto 0);
    signal xor_ln29_fu_172_p2 : STD_LOGIC_VECTOR (128 downto 0);
    signal r2_fu_156_p3 : STD_LOGIC_VECTOR (129 downto 0);
    signal zext_ln29_fu_178_p1 : STD_LOGIC_VECTOR (129 downto 0);
    signal xor_ln29_3_fu_182_p2 : STD_LOGIC_VECTOR (129 downto 0);
    signal r1_fu_148_p3 : STD_LOGIC_VECTOR (134 downto 0);
    signal zext_ln29_2_fu_188_p1 : STD_LOGIC_VECTOR (134 downto 0);
    signal temp_fu_192_p2 : STD_LOGIC_VECTOR (134 downto 0);
    signal overflow_fu_202_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_176_fu_214_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal o1_fu_224_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal low_fu_122_p1 : STD_LOGIC_VECTOR (127 downto 0);
    signal zext_ln35_1_fu_232_p1 : STD_LOGIC_VECTOR (127 downto 0);
    signal xor_ln40_fu_252_p2 : STD_LOGIC_VECTOR (127 downto 0);
    signal mid_fu_198_p1 : STD_LOGIC_VECTOR (127 downto 0);
    signal o3_fu_244_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln35_fu_210_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal xor_ln40_6_fu_264_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln40_fu_270_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal o2_fu_236_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal xor_ln40_7_fu_274_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln40_2_fu_280_p1 : STD_LOGIC_VECTOR (127 downto 0);
    signal xor_ln40_5_fu_258_p2 : STD_LOGIC_VECTOR (127 downto 0);
    signal xor_ln40_8_fu_284_p2 : STD_LOGIC_VECTOR (127 downto 0);
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_condition_98 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component GenerateProof_flow_control_loop_pipe IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_U : component GenerateProof_flow_control_loop_pipe
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int,
        ap_continue => ap_continue);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    i_02_fu_74_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_98)) then
                if ((icmp_ln138_fu_105_p2 = ap_const_lv1_0)) then 
                    i_02_fu_74 <= i_17_fu_111_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_02_fu_74 <= ap_const_lv16_0;
                end if;
            end if; 
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;

    a0_strm_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, a0_strm_empty_n, ap_block_pp0_stage0_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_grp1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            a0_strm_blk_n <= a0_strm_empty_n;
        else 
            a0_strm_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    a0_strm_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            a0_strm_read <= ap_const_logic_1;
        else 
            a0_strm_read <= ap_const_logic_0;
        end if; 
    end process;


    a1_strm_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, a1_strm_empty_n, ap_block_pp0_stage0_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_grp1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            a1_strm_blk_n <= a1_strm_empty_n;
        else 
            a1_strm_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    a1_strm_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            a1_strm_read <= ap_const_logic_1;
        else 
            a1_strm_read <= ap_const_logic_0;
        end if; 
    end process;


    a_strm_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, a_strm_full_n, ap_block_pp0_stage0_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_grp1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            a_strm_blk_n <= a_strm_full_n;
        else 
            a_strm_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    a_strm_din <= (a1_strm_dout & xor_ln40_8_fu_284_p2);

    a_strm_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            a_strm_write <= ap_const_logic_1;
        else 
            a_strm_write <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_grp1_assign_proc : process(ap_enable_reg_pp0_iter1, ap_done_reg, ap_block_state1_pp0_stage0_iter0, ap_block_state2_pp0_stage0_iter1_grp1, ap_start_int)
    begin
                ap_block_pp0_stage0_01001_grp1 <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1_grp1)) or ((ap_start_int = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_done_reg, ap_block_state1_pp0_stage0_iter0, ap_block_state2_pp0_stage0_iter1_grp1, ap_start_int)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1_grp1)) or ((ap_start_int = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)));
    end process;


    ap_block_pp0_stage0_11001_grp1_assign_proc : process(ap_enable_reg_pp0_iter1, ap_done_reg, ap_block_state1_pp0_stage0_iter0, ap_block_state2_pp0_stage0_iter1_grp1, ap_start_int)
    begin
                ap_block_pp0_stage0_11001_grp1 <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1_grp1)) or ((ap_start_int = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)));
    end process;

        ap_block_pp0_stage0_grp1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_done_reg, ap_block_state1_pp0_stage0_iter0, ap_block_state2_pp0_stage0_iter1_grp1, ap_start_int)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1_grp1)) or ((ap_start_int = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_done_reg = ap_const_logic_1);
    end process;


    ap_block_state2_pp0_stage0_iter1_grp1_assign_proc : process(a1_strm_empty_n, a0_strm_empty_n, a_strm_full_n)
    begin
                ap_block_state2_pp0_stage0_iter1_grp1 <= ((ap_const_logic_0 = a_strm_full_n) or (ap_const_logic_0 = a0_strm_empty_n) or (ap_const_logic_0 = a1_strm_empty_n));
    end process;


    ap_condition_98_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
                ap_condition_98 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, icmp_ln138_fu_105_p2, ap_start_int)
    begin
        if (((icmp_ln138_fu_105_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_done_reg, ap_block_pp0_stage0_subdone, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_assign_proc : process(ap_CS_fsm_pp0_stage0, i_02_fu_74, ap_loop_init, ap_block_pp0_stage0, ap_start_int)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_i <= ap_const_lv16_0;
        else 
            ap_sig_allocacmp_i <= i_02_fu_74;
        end if; 
    end process;

    high_fu_126_p3 <= a0_strm_dout(255 downto 128);
    i_17_fu_111_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i) + unsigned(ap_const_lv16_1));
    icmp_ln138_fu_105_p2 <= "1" when (ap_sig_allocacmp_i = ap_const_lv16_9600) else "0";
    low_fu_122_p1 <= a0_strm_dout(128 - 1 downto 0);
    mid_fu_198_p1 <= temp_fu_192_p2(128 - 1 downto 0);
    o1_fu_224_p3 <= (tmp_176_fu_214_p4 & ap_const_lv7_0);
    o2_fu_236_p3 <= (tmp_176_fu_214_p4 & ap_const_lv2_0);
    o3_fu_244_p3 <= (tmp_176_fu_214_p4 & ap_const_lv1_0);
    overflow_fu_202_p3 <= temp_fu_192_p2(134 downto 128);
    r1_fu_148_p3 <= (tmp_fu_138_p4 & ap_const_lv7_0);
    r2_fu_156_p3 <= (tmp_fu_138_p4 & ap_const_lv2_0);
    r3_fu_164_p3 <= (tmp_fu_138_p4 & ap_const_lv1_0);
    temp_fu_192_p2 <= (zext_ln29_2_fu_188_p1 xor r1_fu_148_p3);
    tmp_176_fu_214_p4 <= temp_fu_192_p2(134 downto 128);
    tmp_fu_138_p4 <= a0_strm_dout(255 downto 128);
    xor_ln29_3_fu_182_p2 <= (zext_ln29_fu_178_p1 xor r2_fu_156_p3);
    xor_ln29_fu_172_p2 <= (zext_ln24_fu_134_p1 xor r3_fu_164_p3);
    xor_ln40_5_fu_258_p2 <= (xor_ln40_fu_252_p2 xor mid_fu_198_p1);
    xor_ln40_6_fu_264_p2 <= (zext_ln35_fu_210_p1 xor o3_fu_244_p3);
    xor_ln40_7_fu_274_p2 <= (zext_ln40_fu_270_p1 xor o2_fu_236_p3);
    xor_ln40_8_fu_284_p2 <= (zext_ln40_2_fu_280_p1 xor xor_ln40_5_fu_258_p2);
    xor_ln40_fu_252_p2 <= (zext_ln35_1_fu_232_p1 xor low_fu_122_p1);
    zext_ln24_fu_134_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(high_fu_126_p3),129));
    zext_ln29_2_fu_188_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln29_3_fu_182_p2),135));
    zext_ln29_fu_178_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln29_fu_172_p2),130));
    zext_ln35_1_fu_232_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(o1_fu_224_p3),128));
    zext_ln35_fu_210_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(overflow_fu_202_p3),8));
    zext_ln40_2_fu_280_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln40_7_fu_274_p2),128));
    zext_ln40_fu_270_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln40_6_fu_264_p2),9));
end behav;
