#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Fri Dec  1 17:16:30 2017
# Process ID: 23602
# Current directory: /home/yamaguchi/CPU-Adelie/loopback_myuart/loopback_myuart.runs/design_1_uart_loopback_0_0_synth_1
# Command line: vivado -log design_1_uart_loopback_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_uart_loopback_0_0.tcl
# Log file: /home/yamaguchi/CPU-Adelie/loopback_myuart/loopback_myuart.runs/design_1_uart_loopback_0_0_synth_1/design_1_uart_loopback_0_0.vds
# Journal file: /home/yamaguchi/CPU-Adelie/loopback_myuart/loopback_myuart.runs/design_1_uart_loopback_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_uart_loopback_0_0.tcl -notrace
Command: synth_design -top design_1_uart_loopback_0_0 -part xcku040-ffva1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Common 17-1223] The version limit for your license is '2017.03' and will expire in -245 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23618 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1175.352 ; gain = 239.977 ; free physical = 7462 ; free virtual = 27353
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_uart_loopback_0_0' [/home/yamaguchi/CPU-Adelie/loopback_myuart/loopback_myuart.srcs/sources_1/bd/design_1/ip/design_1_uart_loopback_0_0/synth/design_1_uart_loopback_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'uart_loopback' [/home/yamaguchi/CPU-Adelie/core/loopback/uart_loopback.v:3]
	Parameter CLK_PER_HALF_BIT bound to: 100 - type: integer 
INFO: [Synth 8-638] synthesizing module 'uart_tx' [/home/yamaguchi/CPU-Adelie/core/loopback/uart_tx.sv:3]
	Parameter CLK_PER_HALF_BIT bound to: 100 - type: integer 
	Parameter e_clk_bit bound to: 199 - type: integer 
	Parameter e_clk_stop_bit bound to: 179 - type: integer 
	Parameter s_idle bound to: 0 - type: integer 
	Parameter s_start_bit bound to: 1 - type: integer 
	Parameter s_bit_0 bound to: 2 - type: integer 
	Parameter s_bit_1 bound to: 3 - type: integer 
	Parameter s_bit_2 bound to: 4 - type: integer 
	Parameter s_bit_3 bound to: 5 - type: integer 
	Parameter s_bit_4 bound to: 6 - type: integer 
	Parameter s_bit_5 bound to: 7 - type: integer 
	Parameter s_bit_6 bound to: 8 - type: integer 
	Parameter s_bit_7 bound to: 9 - type: integer 
	Parameter s_stop_bit bound to: 10 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/yamaguchi/CPU-Adelie/core/loopback/uart_tx.sv:15]
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (1#1) [/home/yamaguchi/CPU-Adelie/core/loopback/uart_tx.sv:3]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [/home/yamaguchi/CPU-Adelie/core/loopback/uart_rx.sv:3]
	Parameter CLK_PER_HALF_BIT bound to: 100 - type: integer 
	Parameter e_clk_bit bound to: 199 - type: integer 
	Parameter s_idle bound to: 0 - type: integer 
	Parameter s_start_bit bound to: 1 - type: integer 
	Parameter s_bit_0 bound to: 2 - type: integer 
	Parameter s_bit_1 bound to: 3 - type: integer 
	Parameter s_bit_2 bound to: 4 - type: integer 
	Parameter s_bit_3 bound to: 5 - type: integer 
	Parameter s_bit_4 bound to: 6 - type: integer 
	Parameter s_bit_5 bound to: 7 - type: integer 
	Parameter s_bit_6 bound to: 8 - type: integer 
	Parameter s_bit_7 bound to: 9 - type: integer 
	Parameter s_stop_bit bound to: 10 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/yamaguchi/CPU-Adelie/core/loopback/uart_rx.sv:14]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/yamaguchi/CPU-Adelie/core/loopback/uart_rx.sv:16]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/yamaguchi/CPU-Adelie/core/loopback/uart_rx.sv:18]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/yamaguchi/CPU-Adelie/core/loopback/uart_rx.sv:19]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/yamaguchi/CPU-Adelie/core/loopback/uart_rx.sv:20]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/yamaguchi/CPU-Adelie/core/loopback/uart_rx.sv:21]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/yamaguchi/CPU-Adelie/core/loopback/uart_rx.sv:22]
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (2#1) [/home/yamaguchi/CPU-Adelie/core/loopback/uart_rx.sv:3]
INFO: [Synth 8-256] done synthesizing module 'uart_loopback' (3#1) [/home/yamaguchi/CPU-Adelie/core/loopback/uart_loopback.v:3]
INFO: [Synth 8-256] done synthesizing module 'design_1_uart_loopback_0_0' (4#1) [/home/yamaguchi/CPU-Adelie/loopback_myuart/loopback_myuart.srcs/sources_1/bd/design_1/ip/design_1_uart_loopback_0_0/synth/design_1_uart_loopback_0_0.v:56]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1215.828 ; gain = 280.453 ; free physical = 7379 ; free virtual = 27271
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1215.828 ; gain = 280.453 ; free physical = 7372 ; free virtual = 27264
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1662.152 ; gain = 0.000 ; free physical = 6671 ; free virtual = 26563
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1662.152 ; gain = 726.777 ; free physical = 6629 ; free virtual = 26521
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku040-ffva1156-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1662.152 ; gain = 726.777 ; free physical = 6629 ; free virtual = 26521
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1662.152 ; gain = 726.777 ; free physical = 6629 ; free virtual = 26521
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "cnt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "status" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1662.152 ; gain = 726.777 ; free physical = 6624 ; free virtual = 26515
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 5     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module uart_loopback 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1920 (col length:120)
BRAMs: 1200 (col length: RAMB18 120 RAMB36 60)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1662.156 ; gain = 726.781 ; free physical = 6622 ; free virtual = 26513
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1851.246 ; gain = 915.871 ; free physical = 6184 ; free virtual = 26075
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1851.246 ; gain = 915.871 ; free physical = 6184 ; free virtual = 26074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1871.273 ; gain = 935.898 ; free physical = 6165 ; free virtual = 26056
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1871.277 ; gain = 935.902 ; free physical = 6163 ; free virtual = 26054
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1871.277 ; gain = 935.902 ; free physical = 6163 ; free virtual = 26054
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1871.277 ; gain = 935.902 ; free physical = 6163 ; free virtual = 26054
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1871.277 ; gain = 935.902 ; free physical = 6163 ; free virtual = 26054
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1871.277 ; gain = 935.902 ; free physical = 6163 ; free virtual = 26054
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1871.277 ; gain = 935.902 ; free physical = 6163 ; free virtual = 26054
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY8 |    12|
|2     |LUT1   |    97|
|3     |LUT2   |     4|
|4     |LUT3   |    11|
|5     |LUT4   |    13|
|6     |LUT5   |    11|
|7     |LUT6   |    41|
|8     |FDRE   |   137|
|9     |FDSE   |     1|
+------+-------+------+

Report Instance Areas: 
+------+---------+--------------+------+
|      |Instance |Module        |Cells |
+------+---------+--------------+------+
|1     |top      |              |   327|
|2     |  inst   |uart_loopback |   327|
|3     |    u2   |uart_rx       |   192|
|4     |    u1   |uart_tx       |   124|
+------+---------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1871.277 ; gain = 935.902 ; free physical = 6163 ; free virtual = 26054
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1871.277 ; gain = 322.598 ; free physical = 6163 ; free virtual = 26054
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1871.281 ; gain = 935.906 ; free physical = 6163 ; free virtual = 26054
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1884.277 ; gain = 833.391 ; free physical = 6113 ; free virtual = 26004
INFO: [Common 17-1381] The checkpoint '/home/yamaguchi/CPU-Adelie/loopback_myuart/loopback_myuart.runs/design_1_uart_loopback_0_0_synth_1/design_1_uart_loopback_0_0.dcp' has been generated.
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/yamaguchi/CPU-Adelie/loopback_myuart/loopback_myuart.runs/design_1_uart_loopback_0_0_synth_1/design_1_uart_loopback_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1908.289 ; gain = 0.000 ; free physical = 6069 ; free virtual = 25960
INFO: [Common 17-206] Exiting Vivado at Fri Dec  1 17:16:59 2017...
