<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Procesador1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALU.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ALU.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ALU_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU_TB_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ALU_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CU.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="CU.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="CU.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="CU_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CU_TB_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="IM.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="IM.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="IM.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="IM_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="IM_TB_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="IM_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PC.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="PC.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="PC.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="PC_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PC_TB_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Procesador.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Procesador.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Procesador.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Procesador.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Procesador.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Procesador.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Procesador.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Procesador.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Procesador_TB_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Procesador_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Procesador_TB_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Procesador_TB_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Procesador_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RF.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="RF.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="RF.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="RF_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RF_TB_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="nPC.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="nPC.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="nPC.xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="suma.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="suma.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="suma.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="suma.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="suma.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="suma.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="suma.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="suma.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="suma_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="suma_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1460672104" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1460672104">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1460673552" xil_pn:in_ck="-1886471055236631281" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1460673552">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="ALU_TB.vhd"/>
      <outfile xil_pn:name="CU.vhd"/>
      <outfile xil_pn:name="CU_TB.vhd"/>
      <outfile xil_pn:name="IM.vhd"/>
      <outfile xil_pn:name="IM_TB.vhd"/>
      <outfile xil_pn:name="PC.vhd"/>
      <outfile xil_pn:name="PC_TB.vhd"/>
      <outfile xil_pn:name="Procesador.vhd"/>
      <outfile xil_pn:name="Procesador_TB.vhd"/>
      <outfile xil_pn:name="RF.vhd"/>
      <outfile xil_pn:name="RF_TB.vhd"/>
      <outfile xil_pn:name="nPC.vhd"/>
      <outfile xil_pn:name="suma.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1460672104" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="3557222488922469245" xil_pn:start_ts="1460672104">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1460672104" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-3373858271908567845" xil_pn:start_ts="1460672104">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1460672104" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-6274941398609042149" xil_pn:start_ts="1460672104">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1460673555" xil_pn:in_ck="-1886471055236631281" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1460673555">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="ALU_TB.vhd"/>
      <outfile xil_pn:name="CU.vhd"/>
      <outfile xil_pn:name="CU_TB.vhd"/>
      <outfile xil_pn:name="IM.vhd"/>
      <outfile xil_pn:name="IM_TB.vhd"/>
      <outfile xil_pn:name="PC.vhd"/>
      <outfile xil_pn:name="PC_TB.vhd"/>
      <outfile xil_pn:name="Procesador.vhd"/>
      <outfile xil_pn:name="Procesador_TB.vhd"/>
      <outfile xil_pn:name="RF.vhd"/>
      <outfile xil_pn:name="RF_TB.vhd"/>
      <outfile xil_pn:name="nPC.vhd"/>
      <outfile xil_pn:name="suma.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1461604800" xil_pn:in_ck="-1886471055236631281" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-1846618992589890422" xil_pn:start_ts="1461604783">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Procesador_TB_beh.prj"/>
      <outfile xil_pn:name="Procesador_TB_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1461604847" xil_pn:in_ck="5718684403153536406" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="6045390377399251735" xil_pn:start_ts="1461604846">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Procesador_TB_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1460227914" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1460227913">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1460229664" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="2872851719890665267" xil_pn:start_ts="1460229664">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1460229664" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-6274941398609042149" xil_pn:start_ts="1460229664">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1460227914" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1460227914">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1460229664" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-385216673926327979" xil_pn:start_ts="1460229664">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1460227914" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1460227914">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1460229664" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="2221691886907624357" xil_pn:start_ts="1460229664">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1460229696" xil_pn:in_ck="-4558481613501550812" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-2737636837321138334" xil_pn:start_ts="1460229664">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Procesador.lso"/>
      <outfile xil_pn:name="Procesador.ngc"/>
      <outfile xil_pn:name="Procesador.ngr"/>
      <outfile xil_pn:name="Procesador.prj"/>
      <outfile xil_pn:name="Procesador.stx"/>
      <outfile xil_pn:name="Procesador.syr"/>
      <outfile xil_pn:name="Procesador.xst"/>
      <outfile xil_pn:name="Procesador_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="suma.ngr"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
