// Seed: 3670888095
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  parameter id_4 = 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd39
) (
    _id_1,
    id_2
);
  inout logic [7:0] id_2;
  buf primCall (id_2, id_3);
  inout wire _id_1;
  assign id_2[id_1] = (id_1) << id_2;
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3
  );
endmodule
module module_2 #(
    parameter id_3 = 32'd69,
    parameter id_4 = 32'd36
) (
    input tri id_0,
    input uwire id_1,
    output tri id_2,
    input tri _id_3,
    output supply0 _id_4,
    output uwire id_5,
    input tri0 id_6,
    input wor id_7,
    input wire id_8
);
  logic [(  id_4  ) : -1] id_10;
  logic [id_4 : id_3] id_11;
  ;
  logic id_12;
  wire  id_13;
  module_0 modCall_1 (
      id_11,
      id_12,
      id_11
  );
endmodule
