// Seed: 1561774033
module module_0 (
    input wire id_0,
    input wand id_1,
    output tri id_2,
    output tri id_3,
    output tri0 id_4,
    output wand id_5,
    output tri id_6,
    input wor id_7,
    input tri1 id_8,
    input uwire id_9,
    output tri id_10,
    input supply1 id_11,
    input uwire id_12,
    output tri1 id_13,
    output wire id_14,
    output uwire id_15,
    input tri id_16,
    input tri1 id_17,
    input uwire id_18,
    input wor id_19,
    input uwire id_20,
    input tri0 id_21,
    output tri id_22
);
  logic id_24;
  ;
  wire id_25 = {~id_9, id_0};
  assign module_1.id_9 = 0;
  assign id_15 = id_19;
  logic id_26;
  ;
endmodule
module module_1 (
    output tri1 id_0,
    input tri id_1,
    output supply0 id_2,
    input wire id_3,
    input uwire id_4,
    input wire id_5,
    output tri1 id_6,
    input uwire id_7,
    input wand id_8,
    input tri0 id_9,
    input uwire id_10,
    input supply1 id_11,
    input tri id_12,
    input tri1 id_13,
    input tri0 id_14,
    input wire id_15,
    input supply1 id_16,
    input tri1 id_17,
    input uwire id_18
    , id_21,
    output wor id_19
    , id_22
);
  logic id_23;
  ;
  module_0 modCall_1 (
      id_18,
      id_11,
      id_19,
      id_6,
      id_2,
      id_0,
      id_0,
      id_17,
      id_10,
      id_9,
      id_6,
      id_8,
      id_7,
      id_2,
      id_6,
      id_0,
      id_10,
      id_18,
      id_4,
      id_1,
      id_7,
      id_17,
      id_6
  );
endmodule
