
Loading design for application trce from file UFO_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3D-4300ZC
Package:     QFN72
Performance: 2
Loading device for application trce from file 'se5c4300.nph' in environment: /usr/local/diamond/3.12/ispfpga.
Package Status:                     Final          Version 9.
Performance Hardware Data Status:   Final          Version 2.2.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.1.454
Thu Sep 15 12:47:22 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 2 -sphld m -o UFO_impl1.twr -gui -msgset /home/tony/home/Neutrino/UFO/HW/Electronics/FW/Lattice/UFO/promote.xml UFO_impl1.ncd UFO_impl1.prf 
Design file:     UFO_impl1.ncd
Preference file: UFO_impl1.prf
Device,speed:    LCMXO3D-4300ZC,2
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

2 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "clk" 26.000000 MHz ;
            673 items scored, 14 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 15.402ns (weighted slack = -61.608ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ufo_module/i226  (from ufo_module/armed_N_71 +)
   Destination:    FF         Data in        ufo_module/timed_out_123  (to clk_c +)

   Delay:               8.561ns  (40.0% logic, 60.0% route), 4 logic levels.

 Constraint Details:

      8.561ns physical path delay ufo_module/SLICE_13 to SLICE_15 exceeds
      (delay constraint based on source clock period of 125.000ns and destination clock period of 38.462ns)
      9.620ns delay constraint less
      0.005ns total jitter less
     15.938ns skew and
      0.518ns CE_SET requirement (totaling -6.841ns) by 15.402ns

 Physical Path Details:

      Data path ufo_module/SLICE_13 to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.878    R12C16D.CLK to     R12C16D.Q0 ufo_module/SLICE_13 (from ufo_module/armed_N_71)
ROUTE        12     1.462     R12C16D.Q0 to     R13C16C.D0 ufo_module/n332
CTOF_DEL    ---     0.849     R13C16C.D0 to     R13C16C.F0 ufo_module/SLICE_29
ROUTE         1     0.916     R13C16C.F0 to     R13C16C.C1 ufo_module/n1389
CTOF_DEL    ---     0.849     R13C16C.C1 to     R13C16C.F1 ufo_module/SLICE_29
ROUTE         1     1.356     R13C16C.F1 to     R13C16B.D0 ufo_module/n1176
CTOF_DEL    ---     0.849     R13C16B.D0 to     R13C16B.F0 ufo_module/SLICE_30
ROUTE         1     1.402     R13C16B.F0 to     R13C16D.CE ufo_module/clk_c_enable_20 (to clk_c)
                  --------
                    8.561   (40.0% logic, 60.0% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to ufo_module/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.257         23.PAD to       23.PADDI clk
ROUTE        14     4.084       23.PADDI to    R12C17C.CLK clk_c
REG_DEL     ---     0.878    R12C17C.CLK to     R12C17C.Q1 ufo_module/SLICE_11
ROUTE         2     2.149     R12C17C.Q1 to     R12C18A.A0 ufo_module/led_arm_5
CTOF_DEL    ---     0.849     R12C18A.A0 to     R12C18A.F0 ufo_module/SLICE_41
ROUTE         1     1.441     R12C18A.F0 to     R12C17D.B0 ufo_module/n1230
CTOF_DEL    ---     0.849     R12C17D.B0 to     R12C17D.F0 ufo_module/SLICE_28
ROUTE         6     2.210     R12C17D.F0 to     R14C16C.D0 ufo_module/fire
CTOF_DEL    ---     0.849     R14C16C.D0 to     R14C16C.F0 ufo_module/SLICE_17
ROUTE         1     1.287     R14C16C.F0 to    R14C16C.CLK ufo_module/toggle_s1_N_67
REG_DEL     ---     0.878    R14C16C.CLK to     R14C16C.Q0 ufo_module/SLICE_17
ROUTE         2     1.413     R14C16C.Q0 to     R13C16A.D1 ufo_module/toggle_s1
CTOF_DEL    ---     0.849     R13C16A.D1 to     R13C16A.F1 ufo_module/SLICE_16
ROUTE         2     2.286     R13C16A.F1 to    R12C16D.CLK ufo_module/armed_N_71
                  --------
                   21.279   (30.1% logic, 69.9% route), 7 logic levels.

      Destination Clock Path clk to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.257         23.PAD to       23.PADDI clk
ROUTE        14     4.084       23.PADDI to    R13C16D.CLK clk_c
                  --------
                    5.341   (23.5% logic, 76.5% route), 1 logic levels.

 Total jitter: 0.005ns
     0.005ns (clock jitter: ufo_module/armed_N_71)


Error: The following path exceeds requirements by 14.746ns (weighted slack = -58.984ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ufo_module/i226  (from ufo_module/armed_N_71 +)
   Destination:    FF         Data in        ufo_module/led_arm__i7  (to clk_c +)
                   FF                        ufo_module/led_arm__i6

   Delay:               7.905ns  (32.6% logic, 67.4% route), 3 logic levels.

 Constraint Details:

      7.905ns physical path delay ufo_module/SLICE_13 to ufo_module/SLICE_12 exceeds
      (delay constraint based on source clock period of 125.000ns and destination clock period of 38.462ns)
      9.620ns delay constraint less
      0.005ns total jitter less
     15.938ns skew and
      0.518ns CE_SET requirement (totaling -6.841ns) by 14.746ns

 Physical Path Details:

      Data path ufo_module/SLICE_13 to ufo_module/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.878    R12C16D.CLK to     R12C16D.Q0 ufo_module/SLICE_13 (from ufo_module/armed_N_71)
ROUTE        12     1.569     R12C16D.Q0 to     R12C18A.D1 ufo_module/n332
CTOF_DEL    ---     0.849     R12C18A.D1 to     R12C18A.F1 ufo_module/SLICE_41
ROUTE         1     1.356     R12C18A.F1 to     R12C18D.D0 n1204
CTOF_DEL    ---     0.849     R12C18D.D0 to     R12C18D.F0 SLICE_25
ROUTE         4     2.404     R12C18D.F0 to     R12C17B.CE clk_c_enable_19 (to clk_c)
                  --------
                    7.905   (32.6% logic, 67.4% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to ufo_module/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.257         23.PAD to       23.PADDI clk
ROUTE        14     4.084       23.PADDI to    R12C17C.CLK clk_c
REG_DEL     ---     0.878    R12C17C.CLK to     R12C17C.Q1 ufo_module/SLICE_11
ROUTE         2     2.149     R12C17C.Q1 to     R12C18A.A0 ufo_module/led_arm_5
CTOF_DEL    ---     0.849     R12C18A.A0 to     R12C18A.F0 ufo_module/SLICE_41
ROUTE         1     1.441     R12C18A.F0 to     R12C17D.B0 ufo_module/n1230
CTOF_DEL    ---     0.849     R12C17D.B0 to     R12C17D.F0 ufo_module/SLICE_28
ROUTE         6     2.210     R12C17D.F0 to     R14C16C.D0 ufo_module/fire
CTOF_DEL    ---     0.849     R14C16C.D0 to     R14C16C.F0 ufo_module/SLICE_17
ROUTE         1     1.287     R14C16C.F0 to    R14C16C.CLK ufo_module/toggle_s1_N_67
REG_DEL     ---     0.878    R14C16C.CLK to     R14C16C.Q0 ufo_module/SLICE_17
ROUTE         2     1.413     R14C16C.Q0 to     R13C16A.D1 ufo_module/toggle_s1
CTOF_DEL    ---     0.849     R13C16A.D1 to     R13C16A.F1 ufo_module/SLICE_16
ROUTE         2     2.286     R13C16A.F1 to    R12C16D.CLK ufo_module/armed_N_71
                  --------
                   21.279   (30.1% logic, 69.9% route), 7 logic levels.

      Destination Clock Path clk to ufo_module/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.257         23.PAD to       23.PADDI clk
ROUTE        14     4.084       23.PADDI to    R12C17B.CLK clk_c
                  --------
                    5.341   (23.5% logic, 76.5% route), 1 logic levels.

 Total jitter: 0.005ns
     0.005ns (clock jitter: ufo_module/armed_N_71)


Error: The following path exceeds requirements by 14.746ns (weighted slack = -58.984ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ufo_module/i226  (from ufo_module/armed_N_71 +)
   Destination:    FF         Data in        ufo_module/led_arm__i5  (to clk_c +)
                   FF                        ufo_module/led_arm__i4

   Delay:               7.905ns  (32.6% logic, 67.4% route), 3 logic levels.

 Constraint Details:

      7.905ns physical path delay ufo_module/SLICE_13 to ufo_module/SLICE_11 exceeds
      (delay constraint based on source clock period of 125.000ns and destination clock period of 38.462ns)
      9.620ns delay constraint less
      0.005ns total jitter less
     15.938ns skew and
      0.518ns CE_SET requirement (totaling -6.841ns) by 14.746ns

 Physical Path Details:

      Data path ufo_module/SLICE_13 to ufo_module/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.878    R12C16D.CLK to     R12C16D.Q0 ufo_module/SLICE_13 (from ufo_module/armed_N_71)
ROUTE        12     1.569     R12C16D.Q0 to     R12C18A.D1 ufo_module/n332
CTOF_DEL    ---     0.849     R12C18A.D1 to     R12C18A.F1 ufo_module/SLICE_41
ROUTE         1     1.356     R12C18A.F1 to     R12C18D.D0 n1204
CTOF_DEL    ---     0.849     R12C18D.D0 to     R12C18D.F0 SLICE_25
ROUTE         4     2.404     R12C18D.F0 to     R12C17C.CE clk_c_enable_19 (to clk_c)
                  --------
                    7.905   (32.6% logic, 67.4% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to ufo_module/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.257         23.PAD to       23.PADDI clk
ROUTE        14     4.084       23.PADDI to    R12C17C.CLK clk_c
REG_DEL     ---     0.878    R12C17C.CLK to     R12C17C.Q1 ufo_module/SLICE_11
ROUTE         2     2.149     R12C17C.Q1 to     R12C18A.A0 ufo_module/led_arm_5
CTOF_DEL    ---     0.849     R12C18A.A0 to     R12C18A.F0 ufo_module/SLICE_41
ROUTE         1     1.441     R12C18A.F0 to     R12C17D.B0 ufo_module/n1230
CTOF_DEL    ---     0.849     R12C17D.B0 to     R12C17D.F0 ufo_module/SLICE_28
ROUTE         6     2.210     R12C17D.F0 to     R14C16C.D0 ufo_module/fire
CTOF_DEL    ---     0.849     R14C16C.D0 to     R14C16C.F0 ufo_module/SLICE_17
ROUTE         1     1.287     R14C16C.F0 to    R14C16C.CLK ufo_module/toggle_s1_N_67
REG_DEL     ---     0.878    R14C16C.CLK to     R14C16C.Q0 ufo_module/SLICE_17
ROUTE         2     1.413     R14C16C.Q0 to     R13C16A.D1 ufo_module/toggle_s1
CTOF_DEL    ---     0.849     R13C16A.D1 to     R13C16A.F1 ufo_module/SLICE_16
ROUTE         2     2.286     R13C16A.F1 to    R12C16D.CLK ufo_module/armed_N_71
                  --------
                   21.279   (30.1% logic, 69.9% route), 7 logic levels.

      Destination Clock Path clk to ufo_module/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.257         23.PAD to       23.PADDI clk
ROUTE        14     4.084       23.PADDI to    R12C17C.CLK clk_c
                  --------
                    5.341   (23.5% logic, 76.5% route), 1 logic levels.

 Total jitter: 0.005ns
     0.005ns (clock jitter: ufo_module/armed_N_71)


Error: The following path exceeds requirements by 13.825ns (weighted slack = -55.300ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ufo_module/i226  (from ufo_module/armed_N_71 +)
   Destination:    FF         Data in        ufo_module/led_arm__i1  (to clk_c +)
                   FF                        ufo_module/led_arm__i0

   Delay:               6.984ns  (36.9% logic, 63.1% route), 3 logic levels.

 Constraint Details:

      6.984ns physical path delay ufo_module/SLICE_13 to ufo_module/SLICE_9 exceeds
      (delay constraint based on source clock period of 125.000ns and destination clock period of 38.462ns)
      9.620ns delay constraint less
      0.005ns total jitter less
     15.938ns skew and
      0.518ns CE_SET requirement (totaling -6.841ns) by 13.825ns

 Physical Path Details:

      Data path ufo_module/SLICE_13 to ufo_module/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.878    R12C16D.CLK to     R12C16D.Q0 ufo_module/SLICE_13 (from ufo_module/armed_N_71)
ROUTE        12     1.569     R12C16D.Q0 to     R12C18A.D1 ufo_module/n332
CTOF_DEL    ---     0.849     R12C18A.D1 to     R12C18A.F1 ufo_module/SLICE_41
ROUTE         1     1.356     R12C18A.F1 to     R12C18D.D0 n1204
CTOF_DEL    ---     0.849     R12C18D.D0 to     R12C18D.F0 SLICE_25
ROUTE         4     1.483     R12C18D.F0 to     R12C18B.CE clk_c_enable_19 (to clk_c)
                  --------
                    6.984   (36.9% logic, 63.1% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to ufo_module/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.257         23.PAD to       23.PADDI clk
ROUTE        14     4.084       23.PADDI to    R12C17C.CLK clk_c
REG_DEL     ---     0.878    R12C17C.CLK to     R12C17C.Q1 ufo_module/SLICE_11
ROUTE         2     2.149     R12C17C.Q1 to     R12C18A.A0 ufo_module/led_arm_5
CTOF_DEL    ---     0.849     R12C18A.A0 to     R12C18A.F0 ufo_module/SLICE_41
ROUTE         1     1.441     R12C18A.F0 to     R12C17D.B0 ufo_module/n1230
CTOF_DEL    ---     0.849     R12C17D.B0 to     R12C17D.F0 ufo_module/SLICE_28
ROUTE         6     2.210     R12C17D.F0 to     R14C16C.D0 ufo_module/fire
CTOF_DEL    ---     0.849     R14C16C.D0 to     R14C16C.F0 ufo_module/SLICE_17
ROUTE         1     1.287     R14C16C.F0 to    R14C16C.CLK ufo_module/toggle_s1_N_67
REG_DEL     ---     0.878    R14C16C.CLK to     R14C16C.Q0 ufo_module/SLICE_17
ROUTE         2     1.413     R14C16C.Q0 to     R13C16A.D1 ufo_module/toggle_s1
CTOF_DEL    ---     0.849     R13C16A.D1 to     R13C16A.F1 ufo_module/SLICE_16
ROUTE         2     2.286     R13C16A.F1 to    R12C16D.CLK ufo_module/armed_N_71
                  --------
                   21.279   (30.1% logic, 69.9% route), 7 logic levels.

      Destination Clock Path clk to ufo_module/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.257         23.PAD to       23.PADDI clk
ROUTE        14     4.084       23.PADDI to    R12C18B.CLK clk_c
                  --------
                    5.341   (23.5% logic, 76.5% route), 1 logic levels.

 Total jitter: 0.005ns
     0.005ns (clock jitter: ufo_module/armed_N_71)


Error: The following path exceeds requirements by 13.825ns (weighted slack = -55.300ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ufo_module/i226  (from ufo_module/armed_N_71 +)
   Destination:    FF         Data in        ufo_module/led_arm__i3  (to clk_c +)
                   FF                        ufo_module/led_arm__i2

   Delay:               6.984ns  (36.9% logic, 63.1% route), 3 logic levels.

 Constraint Details:

      6.984ns physical path delay ufo_module/SLICE_13 to ufo_module/SLICE_10 exceeds
      (delay constraint based on source clock period of 125.000ns and destination clock period of 38.462ns)
      9.620ns delay constraint less
      0.005ns total jitter less
     15.938ns skew and
      0.518ns CE_SET requirement (totaling -6.841ns) by 13.825ns

 Physical Path Details:

      Data path ufo_module/SLICE_13 to ufo_module/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.878    R12C16D.CLK to     R12C16D.Q0 ufo_module/SLICE_13 (from ufo_module/armed_N_71)
ROUTE        12     1.569     R12C16D.Q0 to     R12C18A.D1 ufo_module/n332
CTOF_DEL    ---     0.849     R12C18A.D1 to     R12C18A.F1 ufo_module/SLICE_41
ROUTE         1     1.356     R12C18A.F1 to     R12C18D.D0 n1204
CTOF_DEL    ---     0.849     R12C18D.D0 to     R12C18D.F0 SLICE_25
ROUTE         4     1.483     R12C18D.F0 to     R12C18C.CE clk_c_enable_19 (to clk_c)
                  --------
                    6.984   (36.9% logic, 63.1% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to ufo_module/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.257         23.PAD to       23.PADDI clk
ROUTE        14     4.084       23.PADDI to    R12C17C.CLK clk_c
REG_DEL     ---     0.878    R12C17C.CLK to     R12C17C.Q1 ufo_module/SLICE_11
ROUTE         2     2.149     R12C17C.Q1 to     R12C18A.A0 ufo_module/led_arm_5
CTOF_DEL    ---     0.849     R12C18A.A0 to     R12C18A.F0 ufo_module/SLICE_41
ROUTE         1     1.441     R12C18A.F0 to     R12C17D.B0 ufo_module/n1230
CTOF_DEL    ---     0.849     R12C17D.B0 to     R12C17D.F0 ufo_module/SLICE_28
ROUTE         6     2.210     R12C17D.F0 to     R14C16C.D0 ufo_module/fire
CTOF_DEL    ---     0.849     R14C16C.D0 to     R14C16C.F0 ufo_module/SLICE_17
ROUTE         1     1.287     R14C16C.F0 to    R14C16C.CLK ufo_module/toggle_s1_N_67
REG_DEL     ---     0.878    R14C16C.CLK to     R14C16C.Q0 ufo_module/SLICE_17
ROUTE         2     1.413     R14C16C.Q0 to     R13C16A.D1 ufo_module/toggle_s1
CTOF_DEL    ---     0.849     R13C16A.D1 to     R13C16A.F1 ufo_module/SLICE_16
ROUTE         2     2.286     R13C16A.F1 to    R12C16D.CLK ufo_module/armed_N_71
                  --------
                   21.279   (30.1% logic, 69.9% route), 7 logic levels.

      Destination Clock Path clk to ufo_module/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.257         23.PAD to       23.PADDI clk
ROUTE        14     4.084       23.PADDI to    R12C18C.CLK clk_c
                  --------
                    5.341   (23.5% logic, 76.5% route), 1 logic levels.

 Total jitter: 0.005ns
     0.005ns (clock jitter: ufo_module/armed_N_71)


Error: The following path exceeds requirements by 12.645ns (weighted slack = -50.580ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ufo_module/i226  (from ufo_module/armed_N_71 +)
   Destination:    FF         Data in        ufo_module/pulse_timeout__i12  (to clk_c +)
                   FF                        ufo_module/pulse_timeout__i11

   Delay:               5.804ns  (29.8% logic, 70.2% route), 2 logic levels.

 Constraint Details:

      5.804ns physical path delay ufo_module/SLICE_13 to ufo_module/SLICE_4 exceeds
      (delay constraint based on source clock period of 125.000ns and destination clock period of 38.462ns)
      9.620ns delay constraint less
      0.005ns total jitter less
     15.938ns skew and
      0.518ns CE_SET requirement (totaling -6.841ns) by 12.645ns

 Physical Path Details:

      Data path ufo_module/SLICE_13 to ufo_module/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.878    R12C16D.CLK to     R12C16D.Q0 ufo_module/SLICE_13 (from ufo_module/armed_N_71)
ROUTE        12     1.516     R12C16D.Q0 to     R12C16D.D1 ufo_module/n332
CTOF_DEL    ---     0.849     R12C16D.D1 to     R12C16D.F1 ufo_module/SLICE_13
ROUTE         9     2.561     R12C16D.F1 to     R12C15C.CE ufo_module/clk_c_enable_25 (to clk_c)
                  --------
                    5.804   (29.8% logic, 70.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to ufo_module/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.257         23.PAD to       23.PADDI clk
ROUTE        14     4.084       23.PADDI to    R12C17C.CLK clk_c
REG_DEL     ---     0.878    R12C17C.CLK to     R12C17C.Q1 ufo_module/SLICE_11
ROUTE         2     2.149     R12C17C.Q1 to     R12C18A.A0 ufo_module/led_arm_5
CTOF_DEL    ---     0.849     R12C18A.A0 to     R12C18A.F0 ufo_module/SLICE_41
ROUTE         1     1.441     R12C18A.F0 to     R12C17D.B0 ufo_module/n1230
CTOF_DEL    ---     0.849     R12C17D.B0 to     R12C17D.F0 ufo_module/SLICE_28
ROUTE         6     2.210     R12C17D.F0 to     R14C16C.D0 ufo_module/fire
CTOF_DEL    ---     0.849     R14C16C.D0 to     R14C16C.F0 ufo_module/SLICE_17
ROUTE         1     1.287     R14C16C.F0 to    R14C16C.CLK ufo_module/toggle_s1_N_67
REG_DEL     ---     0.878    R14C16C.CLK to     R14C16C.Q0 ufo_module/SLICE_17
ROUTE         2     1.413     R14C16C.Q0 to     R13C16A.D1 ufo_module/toggle_s1
CTOF_DEL    ---     0.849     R13C16A.D1 to     R13C16A.F1 ufo_module/SLICE_16
ROUTE         2     2.286     R13C16A.F1 to    R12C16D.CLK ufo_module/armed_N_71
                  --------
                   21.279   (30.1% logic, 69.9% route), 7 logic levels.

      Destination Clock Path clk to ufo_module/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.257         23.PAD to       23.PADDI clk
ROUTE        14     4.084       23.PADDI to    R12C15C.CLK clk_c
                  --------
                    5.341   (23.5% logic, 76.5% route), 1 logic levels.

 Total jitter: 0.005ns
     0.005ns (clock jitter: ufo_module/armed_N_71)


Error: The following path exceeds requirements by 12.645ns (weighted slack = -50.580ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ufo_module/i226  (from ufo_module/armed_N_71 +)
   Destination:    FF         Data in        ufo_module/pulse_timeout__i8  (to clk_c +)
                   FF                        ufo_module/pulse_timeout__i7

   Delay:               5.804ns  (29.8% logic, 70.2% route), 2 logic levels.

 Constraint Details:

      5.804ns physical path delay ufo_module/SLICE_13 to ufo_module/SLICE_8 exceeds
      (delay constraint based on source clock period of 125.000ns and destination clock period of 38.462ns)
      9.620ns delay constraint less
      0.005ns total jitter less
     15.938ns skew and
      0.518ns CE_SET requirement (totaling -6.841ns) by 12.645ns

 Physical Path Details:

      Data path ufo_module/SLICE_13 to ufo_module/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.878    R12C16D.CLK to     R12C16D.Q0 ufo_module/SLICE_13 (from ufo_module/armed_N_71)
ROUTE        12     1.516     R12C16D.Q0 to     R12C16D.D1 ufo_module/n332
CTOF_DEL    ---     0.849     R12C16D.D1 to     R12C16D.F1 ufo_module/SLICE_13
ROUTE         9     2.561     R12C16D.F1 to     R12C15A.CE ufo_module/clk_c_enable_25 (to clk_c)
                  --------
                    5.804   (29.8% logic, 70.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to ufo_module/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.257         23.PAD to       23.PADDI clk
ROUTE        14     4.084       23.PADDI to    R12C17C.CLK clk_c
REG_DEL     ---     0.878    R12C17C.CLK to     R12C17C.Q1 ufo_module/SLICE_11
ROUTE         2     2.149     R12C17C.Q1 to     R12C18A.A0 ufo_module/led_arm_5
CTOF_DEL    ---     0.849     R12C18A.A0 to     R12C18A.F0 ufo_module/SLICE_41
ROUTE         1     1.441     R12C18A.F0 to     R12C17D.B0 ufo_module/n1230
CTOF_DEL    ---     0.849     R12C17D.B0 to     R12C17D.F0 ufo_module/SLICE_28
ROUTE         6     2.210     R12C17D.F0 to     R14C16C.D0 ufo_module/fire
CTOF_DEL    ---     0.849     R14C16C.D0 to     R14C16C.F0 ufo_module/SLICE_17
ROUTE         1     1.287     R14C16C.F0 to    R14C16C.CLK ufo_module/toggle_s1_N_67
REG_DEL     ---     0.878    R14C16C.CLK to     R14C16C.Q0 ufo_module/SLICE_17
ROUTE         2     1.413     R14C16C.Q0 to     R13C16A.D1 ufo_module/toggle_s1
CTOF_DEL    ---     0.849     R13C16A.D1 to     R13C16A.F1 ufo_module/SLICE_16
ROUTE         2     2.286     R13C16A.F1 to    R12C16D.CLK ufo_module/armed_N_71
                  --------
                   21.279   (30.1% logic, 69.9% route), 7 logic levels.

      Destination Clock Path clk to ufo_module/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.257         23.PAD to       23.PADDI clk
ROUTE        14     4.084       23.PADDI to    R12C15A.CLK clk_c
                  --------
                    5.341   (23.5% logic, 76.5% route), 1 logic levels.

 Total jitter: 0.005ns
     0.005ns (clock jitter: ufo_module/armed_N_71)


Error: The following path exceeds requirements by 12.645ns (weighted slack = -50.580ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ufo_module/i226  (from ufo_module/armed_N_71 +)
   Destination:    FF         Data in        ufo_module/pulse_timeout__i14  (to clk_c +)
                   FF                        ufo_module/pulse_timeout__i13

   Delay:               5.804ns  (29.8% logic, 70.2% route), 2 logic levels.

 Constraint Details:

      5.804ns physical path delay ufo_module/SLICE_13 to ufo_module/SLICE_3 exceeds
      (delay constraint based on source clock period of 125.000ns and destination clock period of 38.462ns)
      9.620ns delay constraint less
      0.005ns total jitter less
     15.938ns skew and
      0.518ns CE_SET requirement (totaling -6.841ns) by 12.645ns

 Physical Path Details:

      Data path ufo_module/SLICE_13 to ufo_module/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.878    R12C16D.CLK to     R12C16D.Q0 ufo_module/SLICE_13 (from ufo_module/armed_N_71)
ROUTE        12     1.516     R12C16D.Q0 to     R12C16D.D1 ufo_module/n332
CTOF_DEL    ---     0.849     R12C16D.D1 to     R12C16D.F1 ufo_module/SLICE_13
ROUTE         9     2.561     R12C16D.F1 to     R12C15D.CE ufo_module/clk_c_enable_25 (to clk_c)
                  --------
                    5.804   (29.8% logic, 70.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to ufo_module/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.257         23.PAD to       23.PADDI clk
ROUTE        14     4.084       23.PADDI to    R12C17C.CLK clk_c
REG_DEL     ---     0.878    R12C17C.CLK to     R12C17C.Q1 ufo_module/SLICE_11
ROUTE         2     2.149     R12C17C.Q1 to     R12C18A.A0 ufo_module/led_arm_5
CTOF_DEL    ---     0.849     R12C18A.A0 to     R12C18A.F0 ufo_module/SLICE_41
ROUTE         1     1.441     R12C18A.F0 to     R12C17D.B0 ufo_module/n1230
CTOF_DEL    ---     0.849     R12C17D.B0 to     R12C17D.F0 ufo_module/SLICE_28
ROUTE         6     2.210     R12C17D.F0 to     R14C16C.D0 ufo_module/fire
CTOF_DEL    ---     0.849     R14C16C.D0 to     R14C16C.F0 ufo_module/SLICE_17
ROUTE         1     1.287     R14C16C.F0 to    R14C16C.CLK ufo_module/toggle_s1_N_67
REG_DEL     ---     0.878    R14C16C.CLK to     R14C16C.Q0 ufo_module/SLICE_17
ROUTE         2     1.413     R14C16C.Q0 to     R13C16A.D1 ufo_module/toggle_s1
CTOF_DEL    ---     0.849     R13C16A.D1 to     R13C16A.F1 ufo_module/SLICE_16
ROUTE         2     2.286     R13C16A.F1 to    R12C16D.CLK ufo_module/armed_N_71
                  --------
                   21.279   (30.1% logic, 69.9% route), 7 logic levels.

      Destination Clock Path clk to ufo_module/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.257         23.PAD to       23.PADDI clk
ROUTE        14     4.084       23.PADDI to    R12C15D.CLK clk_c
                  --------
                    5.341   (23.5% logic, 76.5% route), 1 logic levels.

 Total jitter: 0.005ns
     0.005ns (clock jitter: ufo_module/armed_N_71)


Error: The following path exceeds requirements by 12.645ns (weighted slack = -50.580ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ufo_module/i226  (from ufo_module/armed_N_71 +)
   Destination:    FF         Data in        ufo_module/pulse_timeout__i10  (to clk_c +)
                   FF                        ufo_module/pulse_timeout__i9

   Delay:               5.804ns  (29.8% logic, 70.2% route), 2 logic levels.

 Constraint Details:

      5.804ns physical path delay ufo_module/SLICE_13 to ufo_module/SLICE_6 exceeds
      (delay constraint based on source clock period of 125.000ns and destination clock period of 38.462ns)
      9.620ns delay constraint less
      0.005ns total jitter less
     15.938ns skew and
      0.518ns CE_SET requirement (totaling -6.841ns) by 12.645ns

 Physical Path Details:

      Data path ufo_module/SLICE_13 to ufo_module/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.878    R12C16D.CLK to     R12C16D.Q0 ufo_module/SLICE_13 (from ufo_module/armed_N_71)
ROUTE        12     1.516     R12C16D.Q0 to     R12C16D.D1 ufo_module/n332
CTOF_DEL    ---     0.849     R12C16D.D1 to     R12C16D.F1 ufo_module/SLICE_13
ROUTE         9     2.561     R12C16D.F1 to     R12C15B.CE ufo_module/clk_c_enable_25 (to clk_c)
                  --------
                    5.804   (29.8% logic, 70.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to ufo_module/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.257         23.PAD to       23.PADDI clk
ROUTE        14     4.084       23.PADDI to    R12C17C.CLK clk_c
REG_DEL     ---     0.878    R12C17C.CLK to     R12C17C.Q1 ufo_module/SLICE_11
ROUTE         2     2.149     R12C17C.Q1 to     R12C18A.A0 ufo_module/led_arm_5
CTOF_DEL    ---     0.849     R12C18A.A0 to     R12C18A.F0 ufo_module/SLICE_41
ROUTE         1     1.441     R12C18A.F0 to     R12C17D.B0 ufo_module/n1230
CTOF_DEL    ---     0.849     R12C17D.B0 to     R12C17D.F0 ufo_module/SLICE_28
ROUTE         6     2.210     R12C17D.F0 to     R14C16C.D0 ufo_module/fire
CTOF_DEL    ---     0.849     R14C16C.D0 to     R14C16C.F0 ufo_module/SLICE_17
ROUTE         1     1.287     R14C16C.F0 to    R14C16C.CLK ufo_module/toggle_s1_N_67
REG_DEL     ---     0.878    R14C16C.CLK to     R14C16C.Q0 ufo_module/SLICE_17
ROUTE         2     1.413     R14C16C.Q0 to     R13C16A.D1 ufo_module/toggle_s1
CTOF_DEL    ---     0.849     R13C16A.D1 to     R13C16A.F1 ufo_module/SLICE_16
ROUTE         2     2.286     R13C16A.F1 to    R12C16D.CLK ufo_module/armed_N_71
                  --------
                   21.279   (30.1% logic, 69.9% route), 7 logic levels.

      Destination Clock Path clk to ufo_module/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.257         23.PAD to       23.PADDI clk
ROUTE        14     4.084       23.PADDI to    R12C15B.CLK clk_c
                  --------
                    5.341   (23.5% logic, 76.5% route), 1 logic levels.

 Total jitter: 0.005ns
     0.005ns (clock jitter: ufo_module/armed_N_71)


Error: The following path exceeds requirements by 12.585ns (weighted slack = -50.340ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ufo_module/i226  (from ufo_module/armed_N_71 +)
   Destination:    FF         Data in        ufo_module/pulse_timeout__i0  (to clk_c +)

   Delay:               5.744ns  (30.1% logic, 69.9% route), 2 logic levels.

 Constraint Details:

      5.744ns physical path delay ufo_module/SLICE_13 to ufo_module/SLICE_7 exceeds
      (delay constraint based on source clock period of 125.000ns and destination clock period of 38.462ns)
      9.620ns delay constraint less
      0.005ns total jitter less
     15.938ns skew and
      0.518ns CE_SET requirement (totaling -6.841ns) by 12.585ns

 Physical Path Details:

      Data path ufo_module/SLICE_13 to ufo_module/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.878    R12C16D.CLK to     R12C16D.Q0 ufo_module/SLICE_13 (from ufo_module/armed_N_71)
ROUTE        12     1.516     R12C16D.Q0 to     R12C16D.D1 ufo_module/n332
CTOF_DEL    ---     0.849     R12C16D.D1 to     R12C16D.F1 ufo_module/SLICE_13
ROUTE         9     2.501     R12C16D.F1 to     R12C14A.CE ufo_module/clk_c_enable_25 (to clk_c)
                  --------
                    5.744   (30.1% logic, 69.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to ufo_module/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.257         23.PAD to       23.PADDI clk
ROUTE        14     4.084       23.PADDI to    R12C17C.CLK clk_c
REG_DEL     ---     0.878    R12C17C.CLK to     R12C17C.Q1 ufo_module/SLICE_11
ROUTE         2     2.149     R12C17C.Q1 to     R12C18A.A0 ufo_module/led_arm_5
CTOF_DEL    ---     0.849     R12C18A.A0 to     R12C18A.F0 ufo_module/SLICE_41
ROUTE         1     1.441     R12C18A.F0 to     R12C17D.B0 ufo_module/n1230
CTOF_DEL    ---     0.849     R12C17D.B0 to     R12C17D.F0 ufo_module/SLICE_28
ROUTE         6     2.210     R12C17D.F0 to     R14C16C.D0 ufo_module/fire
CTOF_DEL    ---     0.849     R14C16C.D0 to     R14C16C.F0 ufo_module/SLICE_17
ROUTE         1     1.287     R14C16C.F0 to    R14C16C.CLK ufo_module/toggle_s1_N_67
REG_DEL     ---     0.878    R14C16C.CLK to     R14C16C.Q0 ufo_module/SLICE_17
ROUTE         2     1.413     R14C16C.Q0 to     R13C16A.D1 ufo_module/toggle_s1
CTOF_DEL    ---     0.849     R13C16A.D1 to     R13C16A.F1 ufo_module/SLICE_16
ROUTE         2     2.286     R13C16A.F1 to    R12C16D.CLK ufo_module/armed_N_71
                  --------
                   21.279   (30.1% logic, 69.9% route), 7 logic levels.

      Destination Clock Path clk to ufo_module/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.257         23.PAD to       23.PADDI clk
ROUTE        14     4.084       23.PADDI to    R12C14A.CLK clk_c
                  --------
                    5.341   (23.5% logic, 76.5% route), 1 logic levels.

 Total jitter: 0.005ns
     0.005ns (clock jitter: ufo_module/armed_N_71)

Warning:   9.996MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY PORT "trigger_p" 8.000000 MHz CLOCK_JITTER 0.010000 ns ;
            2 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 118.340ns
         The internal maximum frequency of the following component is 150.150 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    PIO        PAD            trigger_p

   Delay:               6.660ns -- based on Minimum Pulse Width


Passed: The following path meets requirements by 121.408ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ufo_module/toggle_120  (from trigger_p_c +)
   Destination:    FF         Data in        ufo_module/toggle_120  (to trigger_p_c +)

   Delay:               3.192ns  (54.1% logic, 45.9% route), 2 logic levels.

 Constraint Details:

      3.192ns physical path delay ufo_module/SLICE_16 to ufo_module/SLICE_16 meets
    125.000ns delay constraint less
      0.005ns total jitter less
      0.000ns skew and
      0.395ns DIN_SET requirement (totaling 124.600ns) by 121.408ns

 Physical Path Details:

      Data path ufo_module/SLICE_16 to ufo_module/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.878    R13C16A.CLK to     R13C16A.Q0 ufo_module/SLICE_16 (from trigger_p_c)
ROUTE         4     1.465     R13C16A.Q0 to     R13C16A.A0 ufo_module/toggle
CTOF_DEL    ---     0.849     R13C16A.A0 to     R13C16A.F0 ufo_module/SLICE_16
ROUTE         1     0.000     R13C16A.F0 to    R13C16A.DI0 ufo_module/toggle_N_66 (to trigger_p_c)
                  --------
                    3.192   (54.1% logic, 45.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path trigger_p to ufo_module/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     6.033       43.PADDI to    R13C16A.CLK trigger_p_c
                  --------
                    6.033   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path trigger_p to ufo_module/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     6.033       43.PADDI to    R13C16A.CLK trigger_p_c
                  --------
                    6.033   (0.0% logic, 100.0% route), 0 logic levels.

 Total jitter: 0.005ns
     0.005ns (clock jitter: trigger_p_c)


Passed: The following path meets requirements by 127.271ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ufo_module/toggle_120  (from trigger_p_c +)
   Destination:    FF         Data in        ufo_module/toggle_I_0_132  (to ufo_module/toggle_s1_N_67 +)

   Delay:               3.134ns  (28.0% logic, 72.0% route), 1 logic levels.

 Constraint Details:

      3.134ns physical path delay ufo_module/SLICE_16 to ufo_module/SLICE_17 meets
    125.000ns delay constraint less
      0.005ns total jitter less
     -6.133ns skew and
      0.723ns M_SET requirement (totaling 130.405ns) by 127.271ns

 Physical Path Details:

      Data path ufo_module/SLICE_16 to ufo_module/SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.878    R13C16A.CLK to     R13C16A.Q0 ufo_module/SLICE_16 (from trigger_p_c)
ROUTE         4     2.256     R13C16A.Q0 to     R14C16C.M0 ufo_module/toggle (to ufo_module/toggle_s1_N_67)
                  --------
                    3.134   (28.0% logic, 72.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path trigger_p to ufo_module/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.257         43.PAD to       43.PADDI trigger_p
ROUTE        10     6.033       43.PADDI to    R13C16A.CLK trigger_p_c
                  --------
                    7.290   (17.2% logic, 82.8% route), 1 logic levels.

      Destination Clock Path trigger_p to ufo_module/SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.257         43.PAD to       43.PADDI trigger_p
ROUTE        10     6.033       43.PADDI to    R13C16A.CLK trigger_p_c
REG_DEL     ---     0.878    R13C16A.CLK to     R13C16A.Q0 ufo_module/SLICE_16
ROUTE         4     3.119     R13C16A.Q0 to     R14C16C.B0 ufo_module/toggle
CTOF_DEL    ---     0.849     R14C16C.B0 to     R14C16C.F0 ufo_module/SLICE_17
ROUTE         1     1.287     R14C16C.F0 to    R14C16C.CLK ufo_module/toggle_s1_N_67
                  --------
                   13.423   (22.2% logic, 77.8% route), 3 logic levels.

 Total jitter: 0.005ns
     0.005ns (clock jitter: trigger_p_c)

Report:  150.150MHz is the maximum frequency for this preference.


================================================================================
Preference: MAXSKEW PORT "led0" 0.100000 ns ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: MAXSKEW PORT "led1" 0.100000 ns ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: MAXSKEW PORT "led2" 0.100000 ns ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: MAXSKEW PORT "led3" 0.100000 ns ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: MAXSKEW PORT "led4" 0.100000 ns ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: MAXSKEW PORT "led5" 0.100000 ns ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: MAXSKEW PORT "led6" 0.100000 ns ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: MAXSKEW PORT "led7" 0.100000 ns ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "clk" 26.000000 MHz ;    |   26.000 MHz|    9.996 MHz|   4 *
                                        |             |             |
FREQUENCY PORT "trigger_p" 8.000000 MHz |             |             |
CLOCK_JITTER 0.010000 ns ;              |    8.000 MHz|  150.150 MHz|   0  
                                        |             |             |
MAXSKEW PORT "led0" 0.100000 ns ;       |            -|            -|   0  
                                        |             |             |
MAXSKEW PORT "led1" 0.100000 ns ;       |            -|            -|   0  
                                        |             |             |
MAXSKEW PORT "led2" 0.100000 ns ;       |            -|            -|   0  
                                        |             |             |
MAXSKEW PORT "led3" 0.100000 ns ;       |            -|            -|   0  
                                        |             |             |
MAXSKEW PORT "led4" 0.100000 ns ;       |            -|            -|   0  
                                        |             |             |
MAXSKEW PORT "led5" 0.100000 ns ;       |            -|            -|   0  
                                        |             |             |
MAXSKEW PORT "led6" 0.100000 ns ;       |            -|            -|   0  
                                        |             |             |
MAXSKEW PORT "led7" 0.100000 ns ;       |            -|            -|   0  
                                        |             |             |
----------------------------------------------------------------------------


1 preference(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
ufo_module/n332                         |      12|      14|    100.00%
                                        |        |        |
ufo_module/clk_c_enable_25              |       9|       9|     64.29%
                                        |        |        |
clk_c_enable_19                         |       4|       4|     28.57%
                                        |        |        |
n1204                                   |       1|       4|     28.57%
                                        |        |        |
----------------------------------------------------------------------------


Clock Domains Analysis
------------------------

Found 4 clocks:

Clock Domain: ufo_module/toggle_s1_N_67   Source: ufo_module/SLICE_17.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: trigger_p_c   Source: trigger_p.PAD
      Covered under: FREQUENCY PORT "trigger_p" 8.000000 MHz CLOCK_JITTER 0.010000 ns ;   Transfers: 1

Clock Domain: ufo_module/armed_N_71   Source: ufo_module/SLICE_16.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: trigger_p_c   Source: trigger_p.PAD   Loads: 10
   Covered under: FREQUENCY PORT "trigger_p" 8.000000 MHz CLOCK_JITTER 0.010000 ns ;

Clock Domain: clk_c   Source: clk.PAD   Loads: 14
   Covered under: FREQUENCY PORT "clk" 26.000000 MHz ;

   Data transfers from:
   Clock Domain: ufo_module/armed_N_71   Source: ufo_module/SLICE_16.F1
      Covered under: FREQUENCY PORT "clk" 26.000000 MHz ;   Transfers: 1


Timing summary (Setup):
---------------

Timing errors: 14  Score: 739480
Cumulative negative slack: 739480

Constraints cover 675 paths, 9 nets, and 293 connections (89.06% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.1.454
Thu Sep 15 12:47:22 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 2 -sphld m -o UFO_impl1.twr -gui -msgset /home/tony/home/Neutrino/UFO/HW/Electronics/FW/Lattice/UFO/promote.xml UFO_impl1.ncd UFO_impl1.prf 
Design file:     UFO_impl1.ncd
Preference file: UFO_impl1.prf
Device,speed:    LCMXO3D-4300ZC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

2 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "clk" 26.000000 MHz ;
            673 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ufo_module/pulse_timeout__i11  (from clk_c +)
   Destination:    FF         Data in        ufo_module/pulse_timeout__i11  (to clk_c +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay ufo_module/SLICE_4 to ufo_module/SLICE_4 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path ufo_module/SLICE_4 to ufo_module/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R12C15C.CLK to     R12C15C.Q0 ufo_module/SLICE_4 (from clk_c)
ROUTE         2     0.369     R12C15C.Q0 to     R12C15C.A0 ufo_module/pulse_timeout_11
CTOF_DEL    ---     0.199     R12C15C.A0 to     R12C15C.F0 ufo_module/SLICE_4
ROUTE         1     0.000     R12C15C.F0 to    R12C15C.DI0 ufo_module/n17 (to clk_c)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to ufo_module/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     1.331       23.PADDI to    R12C15C.CLK clk_c
                  --------
                    1.331   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ufo_module/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     1.331       23.PADDI to    R12C15C.CLK clk_c
                  --------
                    1.331   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ufo_module/pulse_timeout__i5  (from clk_c +)
   Destination:    FF         Data in        ufo_module/pulse_timeout__i5  (to clk_c +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay ufo_module/SLICE_2 to ufo_module/SLICE_2 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path ufo_module/SLICE_2 to ufo_module/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R12C14D.CLK to     R12C14D.Q0 ufo_module/SLICE_2 (from clk_c)
ROUTE        10     0.369     R12C14D.Q0 to     R12C14D.A0 ufo_module/pulse_timeout_5
CTOF_DEL    ---     0.199     R12C14D.A0 to     R12C14D.F0 ufo_module/SLICE_2
ROUTE         1     0.000     R12C14D.F0 to    R12C14D.DI0 ufo_module/n23 (to clk_c)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to ufo_module/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     1.331       23.PADDI to    R12C14D.CLK clk_c
                  --------
                    1.331   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ufo_module/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     1.331       23.PADDI to    R12C14D.CLK clk_c
                  --------
                    1.331   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ufo_module/pulse_timeout__i0  (from clk_c +)
   Destination:    FF         Data in        ufo_module/pulse_timeout__i0  (to clk_c +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay ufo_module/SLICE_7 to ufo_module/SLICE_7 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path ufo_module/SLICE_7 to ufo_module/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R12C14A.CLK to     R12C14A.Q1 ufo_module/SLICE_7 (from clk_c)
ROUTE         3     0.369     R12C14A.Q1 to     R12C14A.A1 ufo_module/pulse_timeout_0
CTOF_DEL    ---     0.199     R12C14A.A1 to     R12C14A.F1 ufo_module/SLICE_7
ROUTE         1     0.000     R12C14A.F1 to    R12C14A.DI1 ufo_module/n28 (to clk_c)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to ufo_module/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     1.331       23.PADDI to    R12C14A.CLK clk_c
                  --------
                    1.331   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ufo_module/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     1.331       23.PADDI to    R12C14A.CLK clk_c
                  --------
                    1.331   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ufo_module/pulse_timeout__i10  (from clk_c +)
   Destination:    FF         Data in        ufo_module/pulse_timeout__i10  (to clk_c +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay ufo_module/SLICE_6 to ufo_module/SLICE_6 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path ufo_module/SLICE_6 to ufo_module/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R12C15B.CLK to     R12C15B.Q1 ufo_module/SLICE_6 (from clk_c)
ROUTE         2     0.369     R12C15B.Q1 to     R12C15B.A1 ufo_module/pulse_timeout_10
CTOF_DEL    ---     0.199     R12C15B.A1 to     R12C15B.F1 ufo_module/SLICE_6
ROUTE         1     0.000     R12C15B.F1 to    R12C15B.DI1 ufo_module/n18 (to clk_c)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to ufo_module/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     1.331       23.PADDI to    R12C15B.CLK clk_c
                  --------
                    1.331   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ufo_module/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     1.331       23.PADDI to    R12C15B.CLK clk_c
                  --------
                    1.331   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ufo_module/pulse_timeout__i14  (from clk_c +)
   Destination:    FF         Data in        ufo_module/pulse_timeout__i14  (to clk_c +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay ufo_module/SLICE_3 to ufo_module/SLICE_3 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path ufo_module/SLICE_3 to ufo_module/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R12C15D.CLK to     R12C15D.Q1 ufo_module/SLICE_3 (from clk_c)
ROUTE         2     0.369     R12C15D.Q1 to     R12C15D.A1 ufo_module/pulse_timeout_14
CTOF_DEL    ---     0.199     R12C15D.A1 to     R12C15D.F1 ufo_module/SLICE_3
ROUTE         1     0.000     R12C15D.F1 to    R12C15D.DI1 ufo_module/n14 (to clk_c)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to ufo_module/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     1.331       23.PADDI to    R12C15D.CLK clk_c
                  --------
                    1.331   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ufo_module/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     1.331       23.PADDI to    R12C15D.CLK clk_c
                  --------
                    1.331   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ufo_module/pulse_timeout__i15  (from clk_c +)
   Destination:    FF         Data in        ufo_module/pulse_timeout__i15  (to clk_c +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay ufo_module/SLICE_1 to ufo_module/SLICE_1 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path ufo_module/SLICE_1 to ufo_module/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R12C16A.CLK to     R12C16A.Q0 ufo_module/SLICE_1 (from clk_c)
ROUTE         3     0.369     R12C16A.Q0 to     R12C16A.A0 ufo_module/pulse_timeout_15
CTOF_DEL    ---     0.199     R12C16A.A0 to     R12C16A.F0 ufo_module/SLICE_1
ROUTE         1     0.000     R12C16A.F0 to    R12C16A.DI0 ufo_module/n13 (to clk_c)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to ufo_module/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     1.331       23.PADDI to    R12C16A.CLK clk_c
                  --------
                    1.331   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ufo_module/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     1.331       23.PADDI to    R12C16A.CLK clk_c
                  --------
                    1.331   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ufo_module/pulse_timeout__i9  (from clk_c +)
   Destination:    FF         Data in        ufo_module/pulse_timeout__i9  (to clk_c +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay ufo_module/SLICE_6 to ufo_module/SLICE_6 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path ufo_module/SLICE_6 to ufo_module/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R12C15B.CLK to     R12C15B.Q0 ufo_module/SLICE_6 (from clk_c)
ROUTE         2     0.369     R12C15B.Q0 to     R12C15B.A0 ufo_module/pulse_timeout_9
CTOF_DEL    ---     0.199     R12C15B.A0 to     R12C15B.F0 ufo_module/SLICE_6
ROUTE         1     0.000     R12C15B.F0 to    R12C15B.DI0 ufo_module/n19 (to clk_c)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to ufo_module/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     1.331       23.PADDI to    R12C15B.CLK clk_c
                  --------
                    1.331   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ufo_module/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     1.331       23.PADDI to    R12C15B.CLK clk_c
                  --------
                    1.331   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ufo_module/pulse_timeout__i12  (from clk_c +)
   Destination:    FF         Data in        ufo_module/pulse_timeout__i12  (to clk_c +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay ufo_module/SLICE_4 to ufo_module/SLICE_4 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path ufo_module/SLICE_4 to ufo_module/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R12C15C.CLK to     R12C15C.Q1 ufo_module/SLICE_4 (from clk_c)
ROUTE         2     0.369     R12C15C.Q1 to     R12C15C.A1 ufo_module/pulse_timeout_12
CTOF_DEL    ---     0.199     R12C15C.A1 to     R12C15C.F1 ufo_module/SLICE_4
ROUTE         1     0.000     R12C15C.F1 to    R12C15C.DI1 ufo_module/n16 (to clk_c)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to ufo_module/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     1.331       23.PADDI to    R12C15C.CLK clk_c
                  --------
                    1.331   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ufo_module/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     1.331       23.PADDI to    R12C15C.CLK clk_c
                  --------
                    1.331   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ufo_module/pulse_timeout__i8  (from clk_c +)
   Destination:    FF         Data in        ufo_module/pulse_timeout__i8  (to clk_c +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay ufo_module/SLICE_8 to ufo_module/SLICE_8 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path ufo_module/SLICE_8 to ufo_module/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R12C15A.CLK to     R12C15A.Q1 ufo_module/SLICE_8 (from clk_c)
ROUTE         9     0.369     R12C15A.Q1 to     R12C15A.A1 ufo_module/pulse_timeout_8
CTOF_DEL    ---     0.199     R12C15A.A1 to     R12C15A.F1 ufo_module/SLICE_8
ROUTE         1     0.000     R12C15A.F1 to    R12C15A.DI1 ufo_module/n20 (to clk_c)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to ufo_module/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     1.331       23.PADDI to    R12C15A.CLK clk_c
                  --------
                    1.331   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ufo_module/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     1.331       23.PADDI to    R12C15A.CLK clk_c
                  --------
                    1.331   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ufo_module/pulse_timeout__i13  (from clk_c +)
   Destination:    FF         Data in        ufo_module/pulse_timeout__i13  (to clk_c +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay ufo_module/SLICE_3 to ufo_module/SLICE_3 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path ufo_module/SLICE_3 to ufo_module/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R12C15D.CLK to     R12C15D.Q0 ufo_module/SLICE_3 (from clk_c)
ROUTE         2     0.369     R12C15D.Q0 to     R12C15D.A0 ufo_module/pulse_timeout_13
CTOF_DEL    ---     0.199     R12C15D.A0 to     R12C15D.F0 ufo_module/SLICE_3
ROUTE         1     0.000     R12C15D.F0 to    R12C15D.DI0 ufo_module/n15 (to clk_c)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to ufo_module/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     1.331       23.PADDI to    R12C15D.CLK clk_c
                  --------
                    1.331   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ufo_module/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     1.331       23.PADDI to    R12C15D.CLK clk_c
                  --------
                    1.331   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY PORT "trigger_p" 8.000000 MHz CLOCK_JITTER 0.010000 ns ;
            2 items scored, 1 timing error detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 1.104ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ufo_module/toggle_120  (from trigger_p_c +)
   Destination:    FF         Data in        ufo_module/toggle_I_0_132  (to ufo_module/toggle_s1_N_67 +)

   Delay:               0.911ns  (28.2% logic, 71.8% route), 1 logic levels.

 Constraint Details:

      0.911ns physical path delay ufo_module/SLICE_16 to ufo_module/SLICE_17 exceeds
     -0.067ns M_HLD and
      0.000ns delay constraint less
     -2.082ns skew requirement (totaling 2.015ns) by 1.104ns

 Physical Path Details:

      Data path ufo_module/SLICE_16 to ufo_module/SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R13C16A.CLK to     R13C16A.Q0 ufo_module/SLICE_16 (from trigger_p_c)
ROUTE         4     0.654     R13C16A.Q0 to     R14C16C.M0 ufo_module/toggle (to ufo_module/toggle_s1_N_67)
                  --------
                    0.911   (28.2% logic, 71.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path trigger_p to ufo_module/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.492         43.PAD to       43.PADDI trigger_p
ROUTE        10     2.233       43.PADDI to    R13C16A.CLK trigger_p_c
                  --------
                    2.725   (18.1% logic, 81.9% route), 1 logic levels.

      Destination Clock Path trigger_p to ufo_module/SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.492         43.PAD to       43.PADDI trigger_p
ROUTE        10     2.233       43.PADDI to    R13C16A.CLK trigger_p_c
REG_DEL     ---     0.296    R13C16A.CLK to     R13C16A.Q0 ufo_module/SLICE_16
ROUTE         4     1.056     R13C16A.Q0 to     R14C16C.B0 ufo_module/toggle
CTOF_DEL    ---     0.292     R14C16C.B0 to     R14C16C.F0 ufo_module/SLICE_17
ROUTE         1     0.438     R14C16C.F0 to    R14C16C.CLK ufo_module/toggle_s1_N_67
                  --------
                    4.807   (22.5% logic, 77.5% route), 3 logic levels.


Passed: The following path meets requirements by 0.858ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ufo_module/toggle_120  (from trigger_p_c +)
   Destination:    FF         Data in        ufo_module/toggle_120  (to trigger_p_c +)

   Delay:               0.826ns  (55.2% logic, 44.8% route), 2 logic levels.

 Constraint Details:

      0.826ns physical path delay ufo_module/SLICE_16 to ufo_module/SLICE_16 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.858ns

 Physical Path Details:

      Data path ufo_module/SLICE_16 to ufo_module/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R13C16A.CLK to     R13C16A.Q0 ufo_module/SLICE_16 (from trigger_p_c)
ROUTE         4     0.370     R13C16A.Q0 to     R13C16A.A0 ufo_module/toggle
CTOF_DEL    ---     0.199     R13C16A.A0 to     R13C16A.F0 ufo_module/SLICE_16
ROUTE         1     0.000     R13C16A.F0 to    R13C16A.DI0 ufo_module/toggle_N_66 (to trigger_p_c)
                  --------
                    0.826   (55.2% logic, 44.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path trigger_p to ufo_module/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     2.233       43.PADDI to    R13C16A.CLK trigger_p_c
                  --------
                    2.233   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path trigger_p to ufo_module/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     2.233       43.PADDI to    R13C16A.CLK trigger_p_c
                  --------
                    2.233   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: MAXSKEW PORT "led0" 0.100000 ns ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: MAXSKEW PORT "led1" 0.100000 ns ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: MAXSKEW PORT "led2" 0.100000 ns ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: MAXSKEW PORT "led3" 0.100000 ns ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: MAXSKEW PORT "led4" 0.100000 ns ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: MAXSKEW PORT "led5" 0.100000 ns ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: MAXSKEW PORT "led6" 0.100000 ns ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: MAXSKEW PORT "led7" 0.100000 ns ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "clk" 26.000000 MHz ;    |            -|            -|   2  
                                        |             |             |
FREQUENCY PORT "trigger_p" 8.000000 MHz |             |             |
CLOCK_JITTER 0.010000 ns ;              |            -|            -|   1 *
                                        |             |             |
MAXSKEW PORT "led0" 0.100000 ns ;       |            -|            -|   0  
                                        |             |             |
MAXSKEW PORT "led1" 0.100000 ns ;       |            -|            -|   0  
                                        |             |             |
MAXSKEW PORT "led2" 0.100000 ns ;       |            -|            -|   0  
                                        |             |             |
MAXSKEW PORT "led3" 0.100000 ns ;       |            -|            -|   0  
                                        |             |             |
MAXSKEW PORT "led4" 0.100000 ns ;       |            -|            -|   0  
                                        |             |             |
MAXSKEW PORT "led5" 0.100000 ns ;       |            -|            -|   0  
                                        |             |             |
MAXSKEW PORT "led6" 0.100000 ns ;       |            -|            -|   0  
                                        |             |             |
MAXSKEW PORT "led7" 0.100000 ns ;       |            -|            -|   0  
                                        |             |             |
----------------------------------------------------------------------------


1 preference(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
ufo_module/toggle                       |       4|       1|    100.00%
                                        |        |        |
----------------------------------------------------------------------------


Clock Domains Analysis
------------------------

Found 4 clocks:

Clock Domain: ufo_module/toggle_s1_N_67   Source: ufo_module/SLICE_17.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: trigger_p_c   Source: trigger_p.PAD
      Covered under: FREQUENCY PORT "trigger_p" 8.000000 MHz CLOCK_JITTER 0.010000 ns ;   Transfers: 1

Clock Domain: ufo_module/armed_N_71   Source: ufo_module/SLICE_16.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: trigger_p_c   Source: trigger_p.PAD   Loads: 10
   Covered under: FREQUENCY PORT "trigger_p" 8.000000 MHz CLOCK_JITTER 0.010000 ns ;

Clock Domain: clk_c   Source: clk.PAD   Loads: 14
   Covered under: FREQUENCY PORT "clk" 26.000000 MHz ;

   Data transfers from:
   Clock Domain: ufo_module/armed_N_71   Source: ufo_module/SLICE_16.F1
      Covered under: FREQUENCY PORT "clk" 26.000000 MHz ;   Transfers: 1


Timing summary (Hold):
---------------

Timing errors: 1  Score: 1104
Cumulative negative slack: 1104

Constraints cover 675 paths, 9 nets, and 293 connections (89.06% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 14 (setup), 1 (hold)
Score: 739480 (setup), 1104 (hold)
Cumulative negative slack: 740584 (739480+1104)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

