$date
	Tue Aug 20 20:35:42 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module machine_tb $end
$scope module m_machine $end
$var wire 8 ! bus [7:0] $end
$var wire 1 " reset $end
$var wire 1 # mem_io $end
$var wire 1 $ mem_clk $end
$var wire 1 % clk $end
$var wire 1 & c_ro $end
$var wire 1 ' c_ri $end
$var wire 8 ( addr_bus [7:0] $end
$scope module m_cpu $end
$var wire 8 ) bus [7:0] $end
$var wire 1 * c_ci $end
$var wire 1 + c_co $end
$var wire 1 , c_j $end
$var wire 1 - c_mi $end
$var wire 1 . c_rfi $end
$var wire 1 / c_rfo $end
$var wire 1 ' c_ri $end
$var wire 1 & c_ro $end
$var wire 1 0 c_sd $end
$var wire 1 1 c_si $end
$var wire 8 2 instruction [7:0] $end
$var wire 1 3 jump_allowed $end
$var wire 1 # mem_io $end
$var wire 1 4 mov_memory $end
$var wire 1 5 next_state $end
$var wire 1 " reset $end
$var wire 8 6 state [7:0] $end
$var wire 8 7 sp_out [7:0] $end
$var wire 3 8 sel_out [2:0] $end
$var wire 3 9 sel_in [2:0] $end
$var wire 8 : regi_out [7:0] $end
$var wire 8 ; regb_out [7:0] $end
$var wire 8 < rega_out [7:0] $end
$var wire 8 = pc_out [7:0] $end
$var wire 3 > operand2 [2:0] $end
$var wire 3 ? operand1 [2:0] $end
$var wire 8 @ opcode [7:0] $end
$var wire 1 A flag_zero $end
$var wire 1 B flag_carry $end
$var wire 4 C cycle [3:0] $end
$var wire 1 % clk $end
$var wire 1 D c_so $end
$var wire 1 E c_ii $end
$var wire 1 F c_halt $end
$var wire 1 G c_eo $end
$var wire 1 H c_ee $end
$var wire 8 I alu_out [7:0] $end
$var wire 3 J alu_mode [2:0] $end
$var wire 8 K addr_bus [7:0] $end
$var reg 3 L cnt [2:0] $end
$var reg 1 M cycle_clk $end
$var reg 1 N halted $end
$var reg 1 O internal_clk $end
$var reg 1 $ mem_clk $end
$scope module m_alu $end
$var wire 1 O clk $end
$var wire 1 H enable $end
$var wire 3 P mode [2:0] $end
$var wire 8 Q out [7:0] $end
$var wire 8 R in_b [7:0] $end
$var wire 8 S in_a [7:0] $end
$var parameter 32 T N $end
$var reg 8 U buf_out [7:0] $end
$var reg 1 B flag_carry $end
$var reg 1 A flag_zero $end
$upscope $end
$scope module m_alu_buf $end
$var wire 1 G enable $end
$var wire 8 V in [7:0] $end
$var wire 8 W out [7:0] $end
$var parameter 32 X WIDTH $end
$upscope $end
$scope module m_ctrl $end
$var wire 1 M clk $end
$var wire 8 Y instruction [7:0] $end
$var wire 1 5 reset_cycle $end
$var reg 4 Z cycle [3:0] $end
$var reg 8 [ opcode [7:0] $end
$var reg 8 \ state [7:0] $end
$upscope $end
$scope module m_mar $end
$var wire 1 O clk $end
$var wire 1 - enable $end
$var wire 8 ] in [7:0] $end
$var wire 1 " reset $end
$var parameter 32 ^ WIDTH $end
$var reg 8 _ out [7:0] $end
$upscope $end
$scope module m_pc $end
$var wire 1 ` clk $end
$var wire 1 a down $end
$var wire 8 b in [7:0] $end
$var wire 1 " reset $end
$var wire 1 , sel_in $end
$var parameter 32 c WIDTH $end
$var reg 8 d out [7:0] $end
$upscope $end
$scope module m_pc_buf $end
$var wire 1 + enable $end
$var wire 8 e in [7:0] $end
$var wire 8 f out [7:0] $end
$var parameter 32 g WIDTH $end
$upscope $end
$scope module m_regi $end
$var wire 1 O clk $end
$var wire 1 E enable $end
$var wire 8 h in [7:0] $end
$var wire 1 " reset $end
$var parameter 32 i WIDTH $end
$var reg 8 j out [7:0] $end
$upscope $end
$scope module m_registers $end
$var wire 1 O clk $end
$var wire 8 k data_in [7:0] $end
$var wire 8 l data_out [7:0] $end
$var wire 1 . enable_write $end
$var wire 1 / output_enable $end
$var wire 8 m rega [7:0] $end
$var wire 8 n regb [7:0] $end
$var wire 8 o regc [7:0] $end
$var wire 8 p regd [7:0] $end
$var wire 8 q rege [7:0] $end
$var wire 8 r regf [7:0] $end
$var wire 8 s regg [7:0] $end
$var wire 8 t regt [7:0] $end
$var wire 3 u sel_in [2:0] $end
$var wire 3 v sel_out [2:0] $end
$upscope $end
$scope module m_sp $end
$var wire 1 w clk $end
$var wire 1 0 down $end
$var wire 8 x in [7:0] $end
$var wire 1 y reset $end
$var wire 1 " sel_in $end
$var parameter 32 z WIDTH $end
$var reg 8 { out [7:0] $end
$upscope $end
$scope module m_sp_buf $end
$var wire 1 D enable $end
$var wire 8 | in [7:0] $end
$var wire 8 } out [7:0] $end
$var parameter 32 ~ WIDTH $end
$upscope $end
$upscope $end
$scope module m_ram $end
$var wire 8 !" addr [7:0] $end
$var wire 1 $ clk $end
$var wire 8 "" data [7:0] $end
$var wire 1 & oe $end
$var wire 1 ' we $end
$var reg 8 #" buffer [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000 ~
b1000 z
b1000 i
b1000 g
b1000 c
b1000 ^
b1000 X
b1000 T
$end
#0
$dumpvars
bx #"
bx ""
bx !"
bx }
b0 |
b0 {
0y
b11111111 x
0w
bx v
bx u
bx t
bx s
bx r
bx q
bx p
bx o
bx n
bx m
bx l
bx k
bx j
bx h
bx f
b0 e
b0 d
bx b
0a
0`
bx _
bx ]
bx \
bx [
b0 Z
bx Y
bx W
bx V
bx U
bx S
bx R
bx Q
bx P
0O
0N
0M
b100 L
bx K
bx J
bx I
xH
xG
xF
xE
xD
b0 C
0B
0A
bx @
bx ?
bx >
b0 =
bx <
bx ;
bx :
bx 9
bx 8
b0 7
bx 6
x5
x4
x3
bx 2
x1
x0
x/
x.
x-
x,
x+
x*
bx )
bx (
x'
x&
0%
x$
x#
0"
bx !
$end
#10
b11111111 7
b11111111 {
b11111111 |
1w
15
1"
#20
0w
x5
0"
#30
b0 !
b0 )
b0 W
b0 ]
b0 b
b0 f
b0 h
b0 k
b0 l
b0 }
b0 ""
0&
1*
1-
1+
0/
0.
01
00
0'
0,
0#
05
b1 C
b1 Z
0H
0D
0E
0F
0G
b1 6
b1 \
1M
0$
b10 L
1%
#35
0%
#40
0M
1$
b1 L
1%
#45
0%
#50
b1 !
b1 )
b1 W
b1 ]
b1 b
b1 f
b1 h
b1 k
b1 l
b1 }
b1 ""
b1 =
b1 d
b1 e
b0 (
b0 K
b0 _
b0 !"
1`
0$
1O
b100 L
1%
#55
0%
#60
1&
0*
0-
bx !
bx )
bx W
bx ]
bx b
bx f
bx h
bx k
bx l
bx }
bx ""
0+
b10 C
b10 Z
1E
b10 6
b10 \
0`
1M
0O
b10 L
1%
#65
0%
#70
b10000 !
b10000 )
b10000 W
b10000 ]
b10000 b
b10000 f
b10000 h
b10000 k
b10000 l
b10000 }
b10000 ""
b10000 #"
0M
1$
b1 L
1%
#75
0%
#80
13
04
b10 ?
b0 >
b10000 2
b10000 Y
b10000 :
b10000 j
0$
1O
b100 L
1%
#85
0%
#90
0&
1*
b0 9
b0 u
1-
b1 !
b1 )
b1 W
b1 ]
b1 b
b1 f
b1 h
b1 k
b1 l
b1 }
b1 ""
1+
b11 C
b11 Z
0E
b1 6
b1 \
b10000 @
b10000 [
1M
0O
b10 L
1%
#95
0%
#100
0M
1$
b1 L
1%
#105
0%
#110
b10 !
b10 )
b10 W
b10 ]
b10 b
b10 f
b10 h
b10 k
b10 l
b10 }
b10 ""
b10 =
b10 d
b10 e
b1 (
b1 K
b1 _
b1 !"
1`
0$
1O
b100 L
1%
#115
0%
#120
0*
1&
0-
b10000 !
b10000 )
b10000 W
b10000 ]
b10000 b
b10000 f
b10000 h
b10000 k
b10000 l
b10000 }
b10000 ""
0+
1.
b100 C
b100 Z
b10100 6
b10100 \
0`
1M
0O
b10 L
1%
#125
0%
#130
b1010 !
b1010 )
b1010 W
b1010 ]
b1010 b
b1010 f
b1010 h
b1010 k
b1010 l
b1010 }
b1010 ""
b1010 #"
0M
1$
b1 L
1%
#135
0%
#140
b1010 <
b1010 S
b1010 m
0$
1O
b100 L
1%
#145
0%
#150
bz !
bz )
bz W
bz ]
bz b
bz f
bz h
bz k
bz l
bz }
bz ""
0&
0.
15
b0 C
b0 Z
b0 6
b0 \
1M
0O
b10 L
1%
#155
0%
#160
0M
1$
b1 L
1%
#165
0%
#170
0$
1O
b100 L
1%
#175
0%
#180
1*
1-
b10 !
b10 )
b10 W
b10 ]
b10 b
b10 f
b10 h
b10 k
b10 l
b10 }
b10 ""
1+
05
b1 C
b1 Z
b1 6
b1 \
1M
0O
b10 L
1%
#185
0%
#190
0M
1$
b1 L
1%
#195
0%
#200
b11 !
b11 )
b11 W
b11 ]
b11 b
b11 f
b11 h
b11 k
b11 l
b11 }
b11 ""
b11 =
b11 d
b11 e
b10 (
b10 K
b10 _
b10 !"
1`
0$
1O
b100 L
1%
#205
0%
#210
1&
0*
0-
b1010 !
b1010 )
b1010 W
b1010 ]
b1010 b
b1010 f
b1010 h
b1010 k
b1010 l
b1010 }
b1010 ""
0+
b10 C
b10 Z
1E
b10 6
b10 \
0`
1M
0O
b10 L
1%
#215
0%
#220
b10111000 !
b10111000 )
b10111000 W
b10111000 ]
b10111000 b
b10111000 f
b10111000 h
b10111000 k
b10111000 l
b10111000 }
b10111000 ""
b10111000 #"
0M
1$
b1 L
1%
#225
0%
#230
14
b111 ?
b10111000 2
b10111000 Y
b10111000 :
b10111000 j
0$
1O
b100 L
1%
#235
0%
#240
0&
1-
b11 !
b11 )
b11 W
b11 ]
b11 b
b11 f
b11 h
b11 k
b11 l
b11 }
b11 ""
b0 8
b0 v
1+
1*
b111 9
b111 u
b11 C
b11 Z
0E
b1001 6
b1001 \
b10000000 @
b10000000 [
1M
0O
b10 L
1%
#245
0%
#250
0M
1$
b1 L
1%
#255
0%
#260
b100 !
b100 )
b100 W
b100 ]
b100 b
b100 f
b100 h
b100 k
b100 l
b100 }
b100 ""
b100 =
b100 d
b100 e
b11 (
b11 K
b11 _
b11 !"
1`
0$
1O
b100 L
1%
#265
0%
#270
1&
b10111000 !
b10111000 )
b10111000 W
b10111000 ]
b10111000 b
b10111000 f
b10111000 h
b10111000 k
b10111000 l
b10111000 }
b10111000 ""
0+
0*
b100 C
b100 Z
b1010 6
b1010 \
0`
1M
0O
b10 L
1%
#275
0%
#280
b1001 !
b1001 )
b1001 W
b1001 ]
b1001 b
b1001 f
b1001 h
b1001 k
b1001 l
b1001 }
b1001 ""
b1001 #"
0M
1$
b1 L
1%
#285
0%
#290
b1001 (
b1001 K
b1001 _
b1001 !"
0$
1O
b100 L
1%
#295
0%
#300
1'
0&
0-
b1010 !
b1010 )
b1010 W
b1010 ]
b1010 b
b1010 f
b1010 h
b1010 k
b1010 l
b1010 }
b1010 ""
1/
b101 C
b101 Z
b1000 6
b1000 \
1M
0O
b10 L
1%
#305
0%
#310
0M
1$
b1 L
1%
#315
0%
#320
0$
1O
b100 L
1%
#325
0%
#330
0'
bz !
bz )
bz W
bz ]
bz b
bz f
bz h
bz k
bz l
bz }
bz ""
0/
15
b0 C
b0 Z
b0 6
b0 \
1M
0O
b10 L
1%
#335
0%
#340
b1010 #"
0M
1$
b1 L
1%
#345
0%
#350
0$
1O
b100 L
1%
#355
0%
#360
1*
1-
b100 !
b100 )
b100 W
b100 ]
b100 b
b100 f
b100 h
b100 k
b100 l
b100 }
b100 ""
1+
05
b1 C
b1 Z
b1 6
b1 \
1M
0O
b10 L
1%
#365
0%
#370
0M
1$
b1 L
1%
#375
0%
#380
b101 !
b101 )
b101 W
b101 ]
b101 b
b101 f
b101 h
b101 k
b101 l
b101 }
b101 ""
b101 =
b101 d
b101 e
b100 (
b100 K
b100 _
b100 !"
1`
0$
1O
b100 L
1%
#385
0%
#390
1&
0*
0-
b1010 !
b1010 )
b1010 W
b1010 ]
b1010 b
b1010 f
b1010 h
b1010 k
b1010 l
b1010 }
b1010 ""
0+
b10 C
b10 Z
1E
b10 6
b10 \
0`
1M
0O
b10 L
1%
#395
0%
#400
b10000 !
b10000 )
b10000 W
b10000 ]
b10000 b
b10000 f
b10000 h
b10000 k
b10000 l
b10000 }
b10000 ""
b10000 #"
0M
1$
b1 L
1%
#405
0%
#410
b10 9
b10 u
04
b10 ?
b10000 2
b10000 Y
b10000 :
b10000 j
0$
1O
b100 L
1%
#415
0%
#420
0&
1*
1-
b101 !
b101 )
b101 W
b101 ]
b101 b
b101 f
b101 h
b101 k
b101 l
b101 }
b101 ""
bx 8
bx v
1+
b0 9
b0 u
b11 C
b11 Z
0E
b1 6
b1 \
b10000 @
b10000 [
1M
0O
b10 L
1%
#425
0%
#430
0M
1$
b1 L
1%
#435
0%
#440
b110 !
b110 )
b110 W
b110 ]
b110 b
b110 f
b110 h
b110 k
b110 l
b110 }
b110 ""
b110 =
b110 d
b110 e
b101 (
b101 K
b101 _
b101 !"
1`
0$
1O
b100 L
1%
#445
0%
#450
0*
1&
0-
b10000 !
b10000 )
b10000 W
b10000 ]
b10000 b
b10000 f
b10000 h
b10000 k
b10000 l
b10000 }
b10000 ""
0+
1.
b100 C
b100 Z
b10100 6
b10100 \
0`
1M
0O
b10 L
1%
#455
0%
#460
b100 !
b100 )
b100 W
b100 ]
b100 b
b100 f
b100 h
b100 k
b100 l
b100 }
b100 ""
b100 #"
0M
1$
b1 L
1%
#465
0%
#470
b100 <
b100 S
b100 m
0$
1O
b100 L
1%
#475
0%
#480
bz !
bz )
bz W
bz ]
bz b
bz f
bz h
bz k
bz l
bz }
bz ""
0&
0.
15
b0 C
b0 Z
b0 6
b0 \
1M
0O
b10 L
1%
#485
0%
#490
0M
1$
b1 L
1%
#495
0%
#500
0$
1O
b100 L
1%
#505
0%
#510
1*
1-
b110 !
b110 )
b110 W
b110 ]
b110 b
b110 f
b110 h
b110 k
b110 l
b110 }
b110 ""
1+
05
b1 C
b1 Z
b1 6
b1 \
1M
0O
b10 L
1%
#515
0%
#520
0M
1$
b1 L
1%
#525
0%
#530
b111 !
b111 )
b111 W
b111 ]
b111 b
b111 f
b111 h
b111 k
b111 l
b111 }
b111 ""
b111 =
b111 d
b111 e
b110 (
b110 K
b110 _
b110 !"
1`
0$
1O
b100 L
1%
#535
0%
#540
1&
0*
0-
b100 !
b100 )
b100 W
b100 ]
b100 b
b100 f
b100 h
b100 k
b100 l
b100 }
b100 ""
0+
b10 C
b10 Z
1E
b10 6
b10 \
0`
1M
0O
b10 L
1%
#545
0%
#550
b10111000 !
b10111000 )
b10111000 W
b10111000 ]
b10111000 b
b10111000 f
b10111000 h
b10111000 k
b10111000 l
b10111000 }
b10111000 ""
b10111000 #"
0M
1$
b1 L
1%
#555
0%
#560
14
b111 ?
b10111000 2
b10111000 Y
b10111000 :
b10111000 j
0$
1O
b100 L
1%
#565
0%
#570
0&
1-
b111 !
b111 )
b111 W
b111 ]
b111 b
b111 f
b111 h
b111 k
b111 l
b111 }
b111 ""
b0 8
b0 v
1+
1*
b111 9
b111 u
b11 C
b11 Z
0E
b1001 6
b1001 \
b10000000 @
b10000000 [
1M
0O
b10 L
1%
#575
0%
#580
0M
1$
b1 L
1%
#585
0%
#590
b1000 !
b1000 )
b1000 W
b1000 ]
b1000 b
b1000 f
b1000 h
b1000 k
b1000 l
b1000 }
b1000 ""
b1000 =
b1000 d
b1000 e
b111 (
b111 K
b111 _
b111 !"
1`
0$
1O
b100 L
1%
#595
0%
#600
1&
b10111000 !
b10111000 )
b10111000 W
b10111000 ]
b10111000 b
b10111000 f
b10111000 h
b10111000 k
b10111000 l
b10111000 }
b10111000 ""
0+
0*
b100 C
b100 Z
b1010 6
b1010 \
0`
1M
0O
b10 L
1%
#605
0%
#610
b1010 !
b1010 )
b1010 W
b1010 ]
b1010 b
b1010 f
b1010 h
b1010 k
b1010 l
b1010 }
b1010 ""
b1010 #"
0M
1$
b1 L
1%
#615
0%
#620
b1010 (
b1010 K
b1010 _
b1010 !"
0$
1O
b100 L
1%
#625
0%
#630
1'
0&
0-
b100 !
b100 )
b100 W
b100 ]
b100 b
b100 f
b100 h
b100 k
b100 l
b100 }
b100 ""
1/
b101 C
b101 Z
b1000 6
b1000 \
1M
0O
b10 L
1%
#635
0%
#640
0M
1$
b1 L
1%
#645
0%
#650
0$
1O
b100 L
1%
#655
0%
#660
0'
bz !
bz )
bz W
bz ]
bz b
bz f
bz h
bz k
bz l
bz }
bz ""
0/
15
b0 C
b0 Z
b0 6
b0 \
1M
0O
b10 L
1%
#665
0%
#670
b100 #"
0M
1$
b1 L
1%
#675
0%
#680
0$
1O
b100 L
1%
#685
0%
#690
1*
1-
b1000 !
b1000 )
b1000 W
b1000 ]
b1000 b
b1000 f
b1000 h
b1000 k
b1000 l
b1000 }
b1000 ""
1+
05
b1 C
b1 Z
b1 6
b1 \
1M
0O
b10 L
1%
#695
0%
#700
0M
1$
b1 L
1%
#705
0%
#710
b1001 !
b1001 )
b1001 W
b1001 ]
b1001 b
b1001 f
b1001 h
b1001 k
b1001 l
b1001 }
b1001 ""
b1001 =
b1001 d
b1001 e
b1000 (
b1000 K
b1000 _
b1000 !"
1`
0$
1O
b100 L
1%
#715
0%
#720
1&
0*
0-
b100 !
b100 )
b100 W
b100 ]
b100 b
b100 f
b100 h
b100 k
b100 l
b100 }
b100 ""
0+
b10 C
b10 Z
1E
b10 6
b10 \
0`
1M
0O
b10 L
1%
#725
0%
#730
b101 !
b101 )
b101 W
b101 ]
b101 b
b101 f
b101 h
b101 k
b101 l
b101 }
b101 ""
b101 #"
0M
1$
b1 L
1%
#735
0%
#740
03
b0 9
b0 u
b101 8
b101 v
04
b0 ?
b101 >
b101 2
b101 Y
b101 :
b101 j
0$
1O
b100 L
1%
#745
0%
#750
