0.7
2020.2
Oct 13 2023
20:47:58
E:/DigitalCircuit-Verilog-Base-Learning/lab3/lab3.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
E:/DigitalCircuit-Verilog-Base-Learning/lab3/lab3.srcs/sim_1/new/test_binary_encoder.v,1702020202,verilog,,,,test_binary_encoder,,,,,,,,
E:/DigitalCircuit-Verilog-Base-Learning/lab3/lab3.srcs/sources_1/new/binary_encoder.v,1702601899,verilog,,E:/DigitalCircuit-Verilog-Base-Learning/lab3/lab3.srcs/sim_1/new/test_binary_encoder.v,,LS_74_138,,,,,,,,
