<?xml version="1.0" encoding="utf-8"?>
<xd:acceleratorMap xmlns:xd="http://www.xilinx.com/xidane" xd:functionName="lzw_fpga" xd:componentRef="lzw_fpga" xd:initiationInterval="x" xd:clockPeriod="6.667" xd:sequential="true" xd:hostMachine="64" xd:reset="control">
  <xd:controlReg xd:name="control" xd:interfaceRef="s_axi_control" xd:busTypeRef="axilite" xd:type="generic_axi_lite" xd:offset="0x0"/>
  <xd:arg xd:name="*(input)" xd:originalName="input" xd:direction="inout" xd:interfaceRef="m_axi_gmem0" xd:busTypeRef="aximm" xd:dataWidth="1" xd:bufferDirection="in"/>
  <xd:arg xd:name="*(output_code)" xd:originalName="output_code" xd:direction="inout" xd:interfaceRef="m_axi_gmem1" xd:busTypeRef="aximm" xd:dataWidth="1" xd:bufferDirection="out"/>
  <xd:arg xd:name="*(output_size)" xd:originalName="output_size" xd:direction="inout" xd:interfaceRef="m_axi_gmem" xd:busTypeRef="aximm" xd:dataPack="true" xd:bitMapping="0:0" xd:dataWidth="1" xd:bufferDirection="out"/>
  <xd:arg xd:name="*(output_length)" xd:originalName="output_length" xd:direction="inout" xd:interfaceRef="m_axi_gmem" xd:busTypeRef="aximm" xd:dataPack="true" xd:bitMapping="0:0" xd:dataWidth="1" xd:bufferDirection="out"/>
  <xd:arg xd:name="*(output)" xd:originalName="output" xd:direction="inout" xd:interfaceRef="m_axi_gmem2" xd:busTypeRef="aximm" xd:dataWidth="1" xd:bufferDirection="out"/>
  <xd:arg xd:name="input_r" xd:originalName="input_r" xd:direction="in" xd:interfaceRef="s_axi_control" xd:busTypeRef="axilite" xd:aximmInterfaceRef="m_axi_gmem0" xd:dataWidth="64" xd:offset="0x10" xd:handshakeRef="ap_none"/>
  <xd:arg xd:name="input_size" xd:originalName="input_size" xd:direction="in" xd:interfaceRef="s_axi_control" xd:busTypeRef="axilite" xd:dataWidth="1" xd:offset="0x1C" xd:handshakeRef="ap_none"/>
  <xd:arg xd:name="output_code" xd:originalName="output_code" xd:direction="in" xd:interfaceRef="s_axi_control" xd:busTypeRef="axilite" xd:aximmInterfaceRef="m_axi_gmem1" xd:dataWidth="64" xd:offset="0x24" xd:handshakeRef="ap_none"/>
  <xd:arg xd:name="output_size" xd:originalName="output_size" xd:direction="in" xd:interfaceRef="s_axi_control" xd:busTypeRef="axilite" xd:aximmInterfaceRef="m_axi_gmem" xd:dataWidth="64" xd:offset="0x30" xd:handshakeRef="ap_none"/>
  <xd:arg xd:name="output_r" xd:originalName="output_r" xd:direction="in" xd:interfaceRef="s_axi_control" xd:busTypeRef="axilite" xd:aximmInterfaceRef="m_axi_gmem2" xd:dataWidth="64" xd:offset="0x3C" xd:handshakeRef="ap_none"/>
  <xd:arg xd:name="output_length" xd:originalName="output_length" xd:direction="in" xd:interfaceRef="s_axi_control" xd:busTypeRef="axilite" xd:aximmInterfaceRef="m_axi_gmem" xd:dataWidth="64" xd:offset="0x48" xd:handshakeRef="ap_none"/>
  <xd:latencyEstimates xd:best-case="undef" xd:worst-case="undef" xd:average-case="undef"/>
  <xd:resourceEstimates xd:LUT="10776" xd:FF="6405" xd:BRAM="26" xd:DSP="0"/>
</xd:acceleratorMap>
