-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.3 (lin64) Build 2576071 Mon Jun 24 23:19:52 MDT 2019
-- Date        : Wed Jun 26 22:05:40 2019
-- Host        : xsjlc200239 running 64-bit CentOS Linux release 7.4.1708 (Core)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ pfm_top_Monitor_AXI_Master_p2p_0_sim_netlist.vhdl
-- Design      : pfm_top_Monitor_AXI_Master_p2p_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xcu250-figd2104-2L-e
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AXI_LITE_IF is
  port (
    axi_arready_reg_0 : out STD_LOGIC;
    axi_wready_reg_0 : out STD_LOGIC;
    axi_awready_reg_0 : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \s_axi_araddr[6]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_1_in : out STD_LOGIC;
    \register_select_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    slv_reg_addr_vld : out STD_LOGIC;
    s_axi_araddr_5_sp_1 : out STD_LOGIC;
    s_axi_araddr_3_sp_1 : out STD_LOGIC;
    s_axi_araddr_2_sp_1 : out STD_LOGIC;
    control_wr_en : out STD_LOGIC;
    s_axi_wvalid_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    slv_reg_out_vld : out STD_LOGIC;
    sample_reg_rd_first_reg : out STD_LOGIC;
    s_axi_arvalid_0 : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[23]\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[22]\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[21]\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[20]\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[19]\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[18]\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[17]\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[16]\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[5]\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[4]\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[3]\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[2]\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[1]\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]\ : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    mon_clk : in STD_LOGIC;
    axi_rvalid_reg_0 : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    mon_resetn : in STD_LOGIC;
    register_select : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    sample_reg_rd_first : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \axi_rdata_reg[31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_rdata_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AXI_LITE_IF;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AXI_LITE_IF is
  signal \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt[63]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt[63]_i_6_n_0\ : STD_LOGIC;
  signal axi_arready0 : STD_LOGIC;
  signal \^axi_arready_reg_0\ : STD_LOGIC;
  signal axi_awready0 : STD_LOGIC;
  signal \^axi_awready_reg_0\ : STD_LOGIC;
  signal axi_bvalid_i_1_n_0 : STD_LOGIC;
  signal axi_wready0 : STD_LOGIC;
  signal \^axi_wready_reg_0\ : STD_LOGIC;
  signal metrics_cnt_en_i_3_n_0 : STD_LOGIC;
  signal \^p_1_in\ : STD_LOGIC;
  signal \register_select[0]_i_5_n_0\ : STD_LOGIC;
  signal \register_select[1]_i_3_n_0\ : STD_LOGIC;
  signal \register_select[1]_i_4_n_0\ : STD_LOGIC;
  signal \register_select[5]_i_2_n_0\ : STD_LOGIC;
  signal \registers_i/addr_7downto0_is_0x08__2\ : STD_LOGIC;
  signal \registers_i/addr_7downto0_is_0x10__4\ : STD_LOGIC;
  signal \registers_i/addr_7downto0_is_0x18__5\ : STD_LOGIC;
  signal \^s_axi_araddr[6]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s_axi_araddr_2_sn_1 : STD_LOGIC;
  signal s_axi_araddr_3_sn_1 : STD_LOGIC;
  signal s_axi_araddr_5_sn_1 : STD_LOGIC;
  signal \^s_axi_bvalid\ : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal slv_reg_addr : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \^slv_reg_addr_vld\ : STD_LOGIC;
  signal \trace_control[5]_i_3_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt[63]_i_6\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \Sample_Metric_Ram_Data[0]_i_3\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \Sample_Metric_Ram_Data[1]_i_3\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \Sample_Metric_Ram_Data[23]_i_5\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \Sample_Metric_Ram_Data[2]_i_3\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \Sample_Metric_Ram_Data[31]_i_7\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \Sample_Metric_Ram_Data[31]_i_8\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of axi_arready_i_1 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of axi_wready_i_1 : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of metrics_cnt_en_i_1 : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \read_stop_select[1]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \register_select[0]_i_4\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \register_select[2]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \register_select[4]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \register_select[5]_i_2\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of sample_reg_rd_first_i_1 : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \sample_time_diff_reg[31]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of slv_reg_out_vld_reg_i_1 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \trace_control[5]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \trace_control[5]_i_3\ : label is "soft_lutpair2";
begin
  axi_arready_reg_0 <= \^axi_arready_reg_0\;
  axi_awready_reg_0 <= \^axi_awready_reg_0\;
  axi_wready_reg_0 <= \^axi_wready_reg_0\;
  p_1_in <= \^p_1_in\;
  \s_axi_araddr[6]\(3 downto 0) <= \^s_axi_araddr[6]\(3 downto 0);
  s_axi_araddr_2_sp_1 <= s_axi_araddr_2_sn_1;
  s_axi_araddr_3_sp_1 <= s_axi_araddr_3_sn_1;
  s_axi_araddr_5_sp_1 <= s_axi_araddr_5_sn_1;
  s_axi_bvalid <= \^s_axi_bvalid\;
  slv_reg_addr_vld <= \^slv_reg_addr_vld\;
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt[63]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => sel0(0),
      I1 => \^s_axi_araddr[6]\(2),
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt[63]_i_5_n_0\,
      I3 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt[63]_i_6_n_0\,
      I4 => \^slv_reg_addr_vld\,
      I5 => register_select(0),
      O => \register_select_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt[63]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FACFCFCF"
    )
        port map (
      I0 => s_axi_araddr(0),
      I1 => s_axi_awaddr(0),
      I2 => \register_select[5]_i_2_n_0\,
      I3 => \^axi_arready_reg_0\,
      I4 => s_axi_arvalid,
      O => sel0(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt[63]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3F800080"
    )
        port map (
      I0 => s_axi_araddr(4),
      I1 => \^axi_arready_reg_0\,
      I2 => s_axi_arvalid,
      I3 => \register_select[5]_i_2_n_0\,
      I4 => s_axi_awaddr(4),
      O => \^s_axi_araddr[6]\(2)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt[63]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAFFFFBFEABF"
    )
        port map (
      I0 => \^s_axi_araddr[6]\(3),
      I1 => s_axi_arvalid,
      I2 => \^axi_arready_reg_0\,
      I3 => \register_select[5]_i_2_n_0\,
      I4 => s_axi_awaddr(7),
      I5 => s_axi_araddr(7),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt[63]_i_5_n_0\
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt[63]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \^s_axi_araddr[6]\(0),
      I1 => \^s_axi_araddr[6]\(1),
      I2 => slv_reg_addr(5),
      I3 => sel0(1),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt[63]_i_6_n_0\
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt[63]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3F800080"
    )
        port map (
      I0 => s_axi_araddr(6),
      I1 => \^axi_arready_reg_0\,
      I2 => s_axi_arvalid,
      I3 => \register_select[5]_i_2_n_0\,
      I4 => s_axi_awaddr(6),
      O => \^s_axi_araddr[6]\(3)
    );
\Sample_Metric_Ram_Data[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => Q(0),
      I1 => \^s_axi_araddr[6]\(3),
      I2 => Q(16),
      I3 => \^s_axi_araddr[6]\(1),
      I4 => \^s_axi_araddr[6]\(0),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]\
    );
\Sample_Metric_Ram_Data[16]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => Q(8),
      I1 => \^s_axi_araddr[6]\(3),
      I2 => Q(24),
      I3 => \^s_axi_araddr[6]\(1),
      I4 => \^s_axi_araddr[6]\(0),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[16]\
    );
\Sample_Metric_Ram_Data[17]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => Q(9),
      I1 => \^s_axi_araddr[6]\(3),
      I2 => Q(25),
      I3 => \^s_axi_araddr[6]\(1),
      I4 => \^s_axi_araddr[6]\(0),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[17]\
    );
\Sample_Metric_Ram_Data[18]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => Q(10),
      I1 => \^s_axi_araddr[6]\(3),
      I2 => Q(26),
      I3 => \^s_axi_araddr[6]\(1),
      I4 => \^s_axi_araddr[6]\(0),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[18]\
    );
\Sample_Metric_Ram_Data[19]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => Q(11),
      I1 => \^s_axi_araddr[6]\(3),
      I2 => Q(27),
      I3 => \^s_axi_araddr[6]\(1),
      I4 => \^s_axi_araddr[6]\(0),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[19]\
    );
\Sample_Metric_Ram_Data[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => Q(1),
      I1 => \^s_axi_araddr[6]\(3),
      I2 => Q(17),
      I3 => \^s_axi_araddr[6]\(1),
      I4 => \^s_axi_araddr[6]\(0),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[1]\
    );
\Sample_Metric_Ram_Data[20]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => Q(12),
      I1 => \^s_axi_araddr[6]\(3),
      I2 => Q(28),
      I3 => \^s_axi_araddr[6]\(1),
      I4 => \^s_axi_araddr[6]\(0),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[20]\
    );
\Sample_Metric_Ram_Data[21]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => Q(13),
      I1 => \^s_axi_araddr[6]\(3),
      I2 => Q(29),
      I3 => \^s_axi_araddr[6]\(1),
      I4 => \^s_axi_araddr[6]\(0),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[21]\
    );
\Sample_Metric_Ram_Data[22]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => Q(14),
      I1 => \^s_axi_araddr[6]\(3),
      I2 => Q(30),
      I3 => \^s_axi_araddr[6]\(1),
      I4 => \^s_axi_araddr[6]\(0),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[22]\
    );
\Sample_Metric_Ram_Data[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => Q(15),
      I1 => \^s_axi_araddr[6]\(3),
      I2 => Q(31),
      I3 => \^s_axi_araddr[6]\(1),
      I4 => \^s_axi_araddr[6]\(0),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[23]\
    );
\Sample_Metric_Ram_Data[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5D"
    )
        port map (
      I0 => slv_reg_addr(5),
      I1 => \^s_axi_araddr[6]\(1),
      I2 => \^s_axi_araddr[6]\(2),
      O => s_axi_araddr_5_sn_1
    );
\Sample_Metric_Ram_Data[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => Q(2),
      I1 => \^s_axi_araddr[6]\(3),
      I2 => Q(18),
      I3 => \^s_axi_araddr[6]\(1),
      I4 => \^s_axi_araddr[6]\(0),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[2]\
    );
\Sample_Metric_Ram_Data[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABFAAAAEABFEA"
    )
        port map (
      I0 => \^s_axi_araddr[6]\(2),
      I1 => s_axi_arvalid,
      I2 => \^axi_arready_reg_0\,
      I3 => \register_select[5]_i_2_n_0\,
      I4 => s_axi_awaddr(5),
      I5 => s_axi_araddr(5),
      O => s_axi_arvalid_0
    );
\Sample_Metric_Ram_Data[31]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^s_axi_araddr[6]\(1),
      I1 => \^s_axi_araddr[6]\(0),
      I2 => \^s_axi_araddr[6]\(3),
      O => s_axi_araddr_3_sn_1
    );
\Sample_Metric_Ram_Data[31]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^s_axi_araddr[6]\(0),
      I1 => \^s_axi_araddr[6]\(1),
      O => s_axi_araddr_2_sn_1
    );
\Sample_Metric_Ram_Data[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => Q(3),
      I1 => \^s_axi_araddr[6]\(3),
      I2 => Q(19),
      I3 => \^s_axi_araddr[6]\(1),
      I4 => \^s_axi_araddr[6]\(0),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[3]\
    );
\Sample_Metric_Ram_Data[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => Q(4),
      I1 => \^s_axi_araddr[6]\(3),
      I2 => Q(20),
      I3 => \^s_axi_araddr[6]\(1),
      I4 => \^s_axi_araddr[6]\(0),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[4]\
    );
\Sample_Metric_Ram_Data[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => Q(5),
      I1 => \^s_axi_araddr[6]\(3),
      I2 => Q(21),
      I3 => \^s_axi_araddr[6]\(1),
      I4 => \^s_axi_araddr[6]\(0),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[5]\
    );
\Sample_Metric_Ram_Data[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => Q(6),
      I1 => \^s_axi_araddr[6]\(3),
      I2 => Q(22),
      I3 => \^s_axi_araddr[6]\(1),
      I4 => \^s_axi_araddr[6]\(0),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]\
    );
\Sample_Metric_Ram_Data[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => Q(7),
      I1 => \^s_axi_araddr[6]\(3),
      I2 => Q(23),
      I3 => \^s_axi_araddr[6]\(1),
      I4 => \^s_axi_araddr[6]\(0),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]\
    );
axi_arready_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => \^axi_arready_reg_0\,
      O => axi_arready0
    );
axi_arready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => axi_arready0,
      Q => \^axi_arready_reg_0\,
      R => SR(0)
    );
axi_awready_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => s_axi_wvalid,
      I1 => s_axi_awvalid,
      I2 => \^axi_awready_reg_0\,
      O => axi_awready0
    );
axi_awready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => axi_awready0,
      Q => \^axi_awready_reg_0\,
      R => SR(0)
    );
axi_bvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF80008000"
    )
        port map (
      I0 => s_axi_wvalid,
      I1 => s_axi_awvalid,
      I2 => \^axi_wready_reg_0\,
      I3 => \^axi_awready_reg_0\,
      I4 => s_axi_bready,
      I5 => \^s_axi_bvalid\,
      O => axi_bvalid_i_1_n_0
    );
axi_bvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => axi_bvalid_i_1_n_0,
      Q => \^s_axi_bvalid\,
      R => SR(0)
    );
\axi_rdata_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \axi_rdata_reg[31]_0\(0),
      D => \axi_rdata_reg[31]_1\(0),
      Q => s_axi_rdata(0),
      R => SR(0)
    );
\axi_rdata_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \axi_rdata_reg[31]_0\(0),
      D => \axi_rdata_reg[31]_1\(10),
      Q => s_axi_rdata(10),
      R => SR(0)
    );
\axi_rdata_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \axi_rdata_reg[31]_0\(0),
      D => \axi_rdata_reg[31]_1\(11),
      Q => s_axi_rdata(11),
      R => SR(0)
    );
\axi_rdata_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \axi_rdata_reg[31]_0\(0),
      D => \axi_rdata_reg[31]_1\(12),
      Q => s_axi_rdata(12),
      R => SR(0)
    );
\axi_rdata_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \axi_rdata_reg[31]_0\(0),
      D => \axi_rdata_reg[31]_1\(13),
      Q => s_axi_rdata(13),
      R => SR(0)
    );
\axi_rdata_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \axi_rdata_reg[31]_0\(0),
      D => \axi_rdata_reg[31]_1\(14),
      Q => s_axi_rdata(14),
      R => SR(0)
    );
\axi_rdata_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \axi_rdata_reg[31]_0\(0),
      D => \axi_rdata_reg[31]_1\(15),
      Q => s_axi_rdata(15),
      R => SR(0)
    );
\axi_rdata_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \axi_rdata_reg[31]_0\(0),
      D => \axi_rdata_reg[31]_1\(16),
      Q => s_axi_rdata(16),
      R => SR(0)
    );
\axi_rdata_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \axi_rdata_reg[31]_0\(0),
      D => \axi_rdata_reg[31]_1\(17),
      Q => s_axi_rdata(17),
      R => SR(0)
    );
\axi_rdata_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \axi_rdata_reg[31]_0\(0),
      D => \axi_rdata_reg[31]_1\(18),
      Q => s_axi_rdata(18),
      R => SR(0)
    );
\axi_rdata_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \axi_rdata_reg[31]_0\(0),
      D => \axi_rdata_reg[31]_1\(19),
      Q => s_axi_rdata(19),
      R => SR(0)
    );
\axi_rdata_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \axi_rdata_reg[31]_0\(0),
      D => \axi_rdata_reg[31]_1\(1),
      Q => s_axi_rdata(1),
      R => SR(0)
    );
\axi_rdata_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \axi_rdata_reg[31]_0\(0),
      D => \axi_rdata_reg[31]_1\(20),
      Q => s_axi_rdata(20),
      R => SR(0)
    );
\axi_rdata_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \axi_rdata_reg[31]_0\(0),
      D => \axi_rdata_reg[31]_1\(21),
      Q => s_axi_rdata(21),
      R => SR(0)
    );
\axi_rdata_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \axi_rdata_reg[31]_0\(0),
      D => \axi_rdata_reg[31]_1\(22),
      Q => s_axi_rdata(22),
      R => SR(0)
    );
\axi_rdata_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \axi_rdata_reg[31]_0\(0),
      D => \axi_rdata_reg[31]_1\(23),
      Q => s_axi_rdata(23),
      R => SR(0)
    );
\axi_rdata_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \axi_rdata_reg[31]_0\(0),
      D => \axi_rdata_reg[31]_1\(24),
      Q => s_axi_rdata(24),
      R => SR(0)
    );
\axi_rdata_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \axi_rdata_reg[31]_0\(0),
      D => \axi_rdata_reg[31]_1\(25),
      Q => s_axi_rdata(25),
      R => SR(0)
    );
\axi_rdata_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \axi_rdata_reg[31]_0\(0),
      D => \axi_rdata_reg[31]_1\(26),
      Q => s_axi_rdata(26),
      R => SR(0)
    );
\axi_rdata_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \axi_rdata_reg[31]_0\(0),
      D => \axi_rdata_reg[31]_1\(27),
      Q => s_axi_rdata(27),
      R => SR(0)
    );
\axi_rdata_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \axi_rdata_reg[31]_0\(0),
      D => \axi_rdata_reg[31]_1\(28),
      Q => s_axi_rdata(28),
      R => SR(0)
    );
\axi_rdata_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \axi_rdata_reg[31]_0\(0),
      D => \axi_rdata_reg[31]_1\(29),
      Q => s_axi_rdata(29),
      R => SR(0)
    );
\axi_rdata_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \axi_rdata_reg[31]_0\(0),
      D => \axi_rdata_reg[31]_1\(2),
      Q => s_axi_rdata(2),
      R => SR(0)
    );
\axi_rdata_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \axi_rdata_reg[31]_0\(0),
      D => \axi_rdata_reg[31]_1\(30),
      Q => s_axi_rdata(30),
      R => SR(0)
    );
\axi_rdata_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \axi_rdata_reg[31]_0\(0),
      D => \axi_rdata_reg[31]_1\(31),
      Q => s_axi_rdata(31),
      R => SR(0)
    );
\axi_rdata_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \axi_rdata_reg[31]_0\(0),
      D => \axi_rdata_reg[31]_1\(3),
      Q => s_axi_rdata(3),
      R => SR(0)
    );
\axi_rdata_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \axi_rdata_reg[31]_0\(0),
      D => \axi_rdata_reg[31]_1\(4),
      Q => s_axi_rdata(4),
      R => SR(0)
    );
\axi_rdata_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \axi_rdata_reg[31]_0\(0),
      D => \axi_rdata_reg[31]_1\(5),
      Q => s_axi_rdata(5),
      R => SR(0)
    );
\axi_rdata_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \axi_rdata_reg[31]_0\(0),
      D => \axi_rdata_reg[31]_1\(6),
      Q => s_axi_rdata(6),
      R => SR(0)
    );
\axi_rdata_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \axi_rdata_reg[31]_0\(0),
      D => \axi_rdata_reg[31]_1\(7),
      Q => s_axi_rdata(7),
      R => SR(0)
    );
\axi_rdata_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \axi_rdata_reg[31]_0\(0),
      D => \axi_rdata_reg[31]_1\(8),
      Q => s_axi_rdata(8),
      R => SR(0)
    );
\axi_rdata_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \axi_rdata_reg[31]_0\(0),
      D => \axi_rdata_reg[31]_1\(9),
      Q => s_axi_rdata(9),
      R => SR(0)
    );
axi_rvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => axi_rvalid_reg_0,
      Q => s_axi_rvalid,
      R => SR(0)
    );
axi_wready_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => s_axi_wvalid,
      I1 => s_axi_awvalid,
      I2 => \^axi_wready_reg_0\,
      O => axi_wready0
    );
axi_wready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => axi_wready0,
      Q => \^axi_wready_reg_0\,
      R => SR(0)
    );
metrics_cnt_en_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => s_axi_wvalid,
      I1 => s_axi_awvalid,
      I2 => \^axi_wready_reg_0\,
      I3 => \^axi_awready_reg_0\,
      I4 => \registers_i/addr_7downto0_is_0x08__2\,
      O => control_wr_en
    );
metrics_cnt_en_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => slv_reg_addr(5),
      I1 => \^s_axi_araddr[6]\(2),
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt[63]_i_5_n_0\,
      I3 => sel0(1),
      I4 => \^s_axi_araddr[6]\(1),
      I5 => metrics_cnt_en_i_3_n_0,
      O => \registers_i/addr_7downto0_is_0x08__2\
    );
metrics_cnt_en_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF8FF787"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => \^axi_arready_reg_0\,
      I2 => \register_select[5]_i_2_n_0\,
      I3 => s_axi_awaddr(0),
      I4 => s_axi_araddr(0),
      I5 => \^s_axi_araddr[6]\(0),
      O => metrics_cnt_en_i_3_n_0
    );
\read_stop_select[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => s_axi_wvalid,
      I1 => s_axi_awvalid,
      I2 => \^axi_wready_reg_0\,
      I3 => \^axi_awready_reg_0\,
      I4 => \registers_i/addr_7downto0_is_0x18__5\,
      O => s_axi_wvalid_1(0)
    );
\read_stop_select[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => slv_reg_addr(5),
      I1 => sel0(1),
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt[63]_i_5_n_0\,
      I3 => \^s_axi_araddr[6]\(2),
      I4 => \^s_axi_araddr[6]\(1),
      I5 => metrics_cnt_en_i_3_n_0,
      O => \registers_i/addr_7downto0_is_0x18__5\
    );
\register_select[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \^slv_reg_addr_vld\,
      I1 => \^s_axi_araddr[6]\(0),
      I2 => \^s_axi_araddr[6]\(1),
      I3 => sel0(0),
      I4 => sel0(1),
      I5 => \register_select[0]_i_5_n_0\,
      O => D(0)
    );
\register_select[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FACFCFCF"
    )
        port map (
      I0 => s_axi_araddr(2),
      I1 => s_axi_awaddr(2),
      I2 => \register_select[5]_i_2_n_0\,
      I3 => \^axi_arready_reg_0\,
      I4 => s_axi_arvalid,
      O => \^s_axi_araddr[6]\(0)
    );
\register_select[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FACFCFCF"
    )
        port map (
      I0 => s_axi_araddr(3),
      I1 => s_axi_awaddr(3),
      I2 => \register_select[5]_i_2_n_0\,
      I3 => \^axi_arready_reg_0\,
      I4 => s_axi_arvalid,
      O => \^s_axi_araddr[6]\(1)
    );
\register_select[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3F800080"
    )
        port map (
      I0 => s_axi_araddr(1),
      I1 => \^axi_arready_reg_0\,
      I2 => s_axi_arvalid,
      I3 => \register_select[5]_i_2_n_0\,
      I4 => s_axi_awaddr(1),
      O => sel0(1)
    );
\register_select[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt[63]_i_5_n_0\,
      I1 => \^s_axi_araddr[6]\(2),
      I2 => slv_reg_addr(5),
      O => \register_select[0]_i_5_n_0\
    );
\register_select[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => \^slv_reg_addr_vld\,
      I1 => \^s_axi_araddr[6]\(0),
      I2 => \^s_axi_araddr[6]\(1),
      I3 => slv_reg_addr(5),
      I4 => sel0(1),
      I5 => \register_select[1]_i_3_n_0\,
      O => \^p_1_in\
    );
\register_select[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FACFCFCF"
    )
        port map (
      I0 => s_axi_araddr(5),
      I1 => s_axi_awaddr(5),
      I2 => \register_select[5]_i_2_n_0\,
      I3 => \^axi_arready_reg_0\,
      I4 => s_axi_arvalid,
      O => slv_reg_addr(5)
    );
\register_select[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEEEFEFFFFFFFF"
    )
        port map (
      I0 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt[63]_i_5_n_0\,
      I1 => \^s_axi_araddr[6]\(2),
      I2 => s_axi_araddr(0),
      I3 => \register_select[5]_i_2_n_0\,
      I4 => s_axi_awaddr(0),
      I5 => \register_select[1]_i_4_n_0\,
      O => \register_select[1]_i_3_n_0\
    );
\register_select[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888888888888888"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => \^axi_arready_reg_0\,
      I2 => \^axi_awready_reg_0\,
      I3 => \^axi_wready_reg_0\,
      I4 => s_axi_awvalid,
      I5 => s_axi_wvalid,
      O => \register_select[1]_i_4_n_0\
    );
\register_select[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F800"
    )
        port map (
      I0 => \^axi_arready_reg_0\,
      I1 => s_axi_arvalid,
      I2 => \register_select[5]_i_2_n_0\,
      I3 => \registers_i/addr_7downto0_is_0x18__5\,
      O => D(1)
    );
\register_select[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F800"
    )
        port map (
      I0 => \^axi_arready_reg_0\,
      I1 => s_axi_arvalid,
      I2 => \register_select[5]_i_2_n_0\,
      I3 => \registers_i/addr_7downto0_is_0x10__4\,
      O => D(2)
    );
\register_select[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F800"
    )
        port map (
      I0 => \^axi_arready_reg_0\,
      I1 => s_axi_arvalid,
      I2 => \register_select[5]_i_2_n_0\,
      I3 => \registers_i/addr_7downto0_is_0x08__2\,
      O => D(3)
    );
\register_select[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F888F080"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => \^axi_arready_reg_0\,
      I2 => \register_select[5]_i_2_n_0\,
      I3 => s_axi_awaddr(7),
      I4 => s_axi_araddr(7),
      O => D(4)
    );
\register_select[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => s_axi_wvalid,
      I1 => s_axi_awvalid,
      I2 => \^axi_wready_reg_0\,
      I3 => \^axi_awready_reg_0\,
      O => \register_select[5]_i_2_n_0\
    );
sample_reg_rd_first_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => sample_reg_rd_first,
      O => sample_reg_rd_first_reg
    );
\sample_time_diff_reg[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mon_resetn,
      I1 => \^p_1_in\,
      O => E(0)
    );
slv_reg_addr_vld_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800080008000"
    )
        port map (
      I0 => \^axi_awready_reg_0\,
      I1 => \^axi_wready_reg_0\,
      I2 => s_axi_awvalid,
      I3 => s_axi_wvalid,
      I4 => s_axi_arvalid,
      I5 => \^axi_arready_reg_0\,
      O => \^slv_reg_addr_vld\
    );
slv_reg_out_vld_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^axi_awready_reg_0\,
      I1 => \^axi_wready_reg_0\,
      I2 => s_axi_awvalid,
      I3 => s_axi_wvalid,
      O => slv_reg_out_vld
    );
\trace_control[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => s_axi_wvalid,
      I1 => s_axi_awvalid,
      I2 => \^axi_wready_reg_0\,
      I3 => \^axi_awready_reg_0\,
      I4 => \registers_i/addr_7downto0_is_0x10__4\,
      O => s_axi_wvalid_0(0)
    );
\trace_control[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => slv_reg_addr(5),
      I1 => sel0(0),
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt[63]_i_5_n_0\,
      I3 => sel0(1),
      I4 => \^s_axi_araddr[6]\(2),
      I5 => \trace_control[5]_i_3_n_0\,
      O => \registers_i/addr_7downto0_is_0x10__4\
    );
\trace_control[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^s_axi_araddr[6]\(1),
      I1 => \^s_axi_araddr[6]\(0),
      O => \trace_control[5]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample is
  port (
    \Accum_i_reg[63]_0\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 63 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 63 downto 0 );
    mon_clk : in STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample is
  signal \^accum_i_reg[63]_0\ : STD_LOGIC_VECTOR ( 63 downto 0 );
begin
  \Accum_i_reg[63]_0\(63 downto 0) <= \^accum_i_reg[63]_0\(63 downto 0);
\Accum_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => D(0),
      Q => \^accum_i_reg[63]_0\(0),
      R => SR(0)
    );
\Accum_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => D(10),
      Q => \^accum_i_reg[63]_0\(10),
      R => SR(0)
    );
\Accum_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => D(11),
      Q => \^accum_i_reg[63]_0\(11),
      R => SR(0)
    );
\Accum_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => D(12),
      Q => \^accum_i_reg[63]_0\(12),
      R => SR(0)
    );
\Accum_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => D(13),
      Q => \^accum_i_reg[63]_0\(13),
      R => SR(0)
    );
\Accum_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => D(14),
      Q => \^accum_i_reg[63]_0\(14),
      R => SR(0)
    );
\Accum_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => D(15),
      Q => \^accum_i_reg[63]_0\(15),
      R => SR(0)
    );
\Accum_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => D(16),
      Q => \^accum_i_reg[63]_0\(16),
      R => SR(0)
    );
\Accum_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => D(17),
      Q => \^accum_i_reg[63]_0\(17),
      R => SR(0)
    );
\Accum_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => D(18),
      Q => \^accum_i_reg[63]_0\(18),
      R => SR(0)
    );
\Accum_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => D(19),
      Q => \^accum_i_reg[63]_0\(19),
      R => SR(0)
    );
\Accum_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => D(1),
      Q => \^accum_i_reg[63]_0\(1),
      R => SR(0)
    );
\Accum_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => D(20),
      Q => \^accum_i_reg[63]_0\(20),
      R => SR(0)
    );
\Accum_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => D(21),
      Q => \^accum_i_reg[63]_0\(21),
      R => SR(0)
    );
\Accum_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => D(22),
      Q => \^accum_i_reg[63]_0\(22),
      R => SR(0)
    );
\Accum_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => D(23),
      Q => \^accum_i_reg[63]_0\(23),
      R => SR(0)
    );
\Accum_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => D(24),
      Q => \^accum_i_reg[63]_0\(24),
      R => SR(0)
    );
\Accum_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => D(25),
      Q => \^accum_i_reg[63]_0\(25),
      R => SR(0)
    );
\Accum_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => D(26),
      Q => \^accum_i_reg[63]_0\(26),
      R => SR(0)
    );
\Accum_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => D(27),
      Q => \^accum_i_reg[63]_0\(27),
      R => SR(0)
    );
\Accum_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => D(28),
      Q => \^accum_i_reg[63]_0\(28),
      R => SR(0)
    );
\Accum_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => D(29),
      Q => \^accum_i_reg[63]_0\(29),
      R => SR(0)
    );
\Accum_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => D(2),
      Q => \^accum_i_reg[63]_0\(2),
      R => SR(0)
    );
\Accum_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => D(30),
      Q => \^accum_i_reg[63]_0\(30),
      R => SR(0)
    );
\Accum_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => D(31),
      Q => \^accum_i_reg[63]_0\(31),
      R => SR(0)
    );
\Accum_i_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => D(32),
      Q => \^accum_i_reg[63]_0\(32),
      R => SR(0)
    );
\Accum_i_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => D(33),
      Q => \^accum_i_reg[63]_0\(33),
      R => SR(0)
    );
\Accum_i_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => D(34),
      Q => \^accum_i_reg[63]_0\(34),
      R => SR(0)
    );
\Accum_i_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => D(35),
      Q => \^accum_i_reg[63]_0\(35),
      R => SR(0)
    );
\Accum_i_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => D(36),
      Q => \^accum_i_reg[63]_0\(36),
      R => SR(0)
    );
\Accum_i_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => D(37),
      Q => \^accum_i_reg[63]_0\(37),
      R => SR(0)
    );
\Accum_i_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => D(38),
      Q => \^accum_i_reg[63]_0\(38),
      R => SR(0)
    );
\Accum_i_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => D(39),
      Q => \^accum_i_reg[63]_0\(39),
      R => SR(0)
    );
\Accum_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => D(3),
      Q => \^accum_i_reg[63]_0\(3),
      R => SR(0)
    );
\Accum_i_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => D(40),
      Q => \^accum_i_reg[63]_0\(40),
      R => SR(0)
    );
\Accum_i_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => D(41),
      Q => \^accum_i_reg[63]_0\(41),
      R => SR(0)
    );
\Accum_i_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => D(42),
      Q => \^accum_i_reg[63]_0\(42),
      R => SR(0)
    );
\Accum_i_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => D(43),
      Q => \^accum_i_reg[63]_0\(43),
      R => SR(0)
    );
\Accum_i_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => D(44),
      Q => \^accum_i_reg[63]_0\(44),
      R => SR(0)
    );
\Accum_i_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => D(45),
      Q => \^accum_i_reg[63]_0\(45),
      R => SR(0)
    );
\Accum_i_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => D(46),
      Q => \^accum_i_reg[63]_0\(46),
      R => SR(0)
    );
\Accum_i_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => D(47),
      Q => \^accum_i_reg[63]_0\(47),
      R => SR(0)
    );
\Accum_i_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => D(48),
      Q => \^accum_i_reg[63]_0\(48),
      R => SR(0)
    );
\Accum_i_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => D(49),
      Q => \^accum_i_reg[63]_0\(49),
      R => SR(0)
    );
\Accum_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => D(4),
      Q => \^accum_i_reg[63]_0\(4),
      R => SR(0)
    );
\Accum_i_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => D(50),
      Q => \^accum_i_reg[63]_0\(50),
      R => SR(0)
    );
\Accum_i_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => D(51),
      Q => \^accum_i_reg[63]_0\(51),
      R => SR(0)
    );
\Accum_i_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => D(52),
      Q => \^accum_i_reg[63]_0\(52),
      R => SR(0)
    );
\Accum_i_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => D(53),
      Q => \^accum_i_reg[63]_0\(53),
      R => SR(0)
    );
\Accum_i_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => D(54),
      Q => \^accum_i_reg[63]_0\(54),
      R => SR(0)
    );
\Accum_i_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => D(55),
      Q => \^accum_i_reg[63]_0\(55),
      R => SR(0)
    );
\Accum_i_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => D(56),
      Q => \^accum_i_reg[63]_0\(56),
      R => SR(0)
    );
\Accum_i_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => D(57),
      Q => \^accum_i_reg[63]_0\(57),
      R => SR(0)
    );
\Accum_i_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => D(58),
      Q => \^accum_i_reg[63]_0\(58),
      R => SR(0)
    );
\Accum_i_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => D(59),
      Q => \^accum_i_reg[63]_0\(59),
      R => SR(0)
    );
\Accum_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => D(5),
      Q => \^accum_i_reg[63]_0\(5),
      R => SR(0)
    );
\Accum_i_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => D(60),
      Q => \^accum_i_reg[63]_0\(60),
      R => SR(0)
    );
\Accum_i_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => D(61),
      Q => \^accum_i_reg[63]_0\(61),
      R => SR(0)
    );
\Accum_i_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => D(62),
      Q => \^accum_i_reg[63]_0\(62),
      R => SR(0)
    );
\Accum_i_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => D(63),
      Q => \^accum_i_reg[63]_0\(63),
      R => SR(0)
    );
\Accum_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => D(6),
      Q => \^accum_i_reg[63]_0\(6),
      R => SR(0)
    );
\Accum_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => D(7),
      Q => \^accum_i_reg[63]_0\(7),
      R => SR(0)
    );
\Accum_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => D(8),
      Q => \^accum_i_reg[63]_0\(8),
      R => SR(0)
    );
\Accum_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => D(9),
      Q => \^accum_i_reg[63]_0\(9),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(0),
      Q => Q(0),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(10),
      Q => Q(10),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(11),
      Q => Q(11),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(12),
      Q => Q(12),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(13),
      Q => Q(13),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(14),
      Q => Q(14),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(15),
      Q => Q(15),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(16),
      Q => Q(16),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(17),
      Q => Q(17),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(18),
      Q => Q(18),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(19),
      Q => Q(19),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(1),
      Q => Q(1),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(20),
      Q => Q(20),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(21),
      Q => Q(21),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(22),
      Q => Q(22),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(23),
      Q => Q(23),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(24),
      Q => Q(24),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(25),
      Q => Q(25),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(26),
      Q => Q(26),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(27),
      Q => Q(27),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(28),
      Q => Q(28),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(29),
      Q => Q(29),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(2),
      Q => Q(2),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(30),
      Q => Q(30),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(31),
      Q => Q(31),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(32),
      Q => Q(32),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(33),
      Q => Q(33),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(34),
      Q => Q(34),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(35),
      Q => Q(35),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(36),
      Q => Q(36),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(37),
      Q => Q(37),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(38),
      Q => Q(38),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(39),
      Q => Q(39),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(3),
      Q => Q(3),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(40),
      Q => Q(40),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(41),
      Q => Q(41),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(42),
      Q => Q(42),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(43),
      Q => Q(43),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(44),
      Q => Q(44),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(45),
      Q => Q(45),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(46),
      Q => Q(46),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(47),
      Q => Q(47),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(48),
      Q => Q(48),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(49),
      Q => Q(49),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(4),
      Q => Q(4),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(50),
      Q => Q(50),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(51),
      Q => Q(51),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(52),
      Q => Q(52),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(53),
      Q => Q(53),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(54),
      Q => Q(54),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(55),
      Q => Q(55),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(56),
      Q => Q(56),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(57),
      Q => Q(57),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(58),
      Q => Q(58),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(59),
      Q => Q(59),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(5),
      Q => Q(5),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(60),
      Q => Q(60),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(61),
      Q => Q(61),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(62),
      Q => Q(62),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(63),
      Q => Q(63),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(6),
      Q => Q(6),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(7),
      Q => Q(7),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(8),
      Q => Q(8),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(9),
      Q => Q(9),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_0 is
  port (
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[32]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[33]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[34]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[35]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[36]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[37]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[38]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[39]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[40]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[41]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[42]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[43]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[44]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[45]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[46]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[47]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[48]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[49]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[50]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[51]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[52]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[53]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[54]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[55]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[56]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[57]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[58]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[59]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[60]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[61]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[62]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\ : out STD_LOGIC;
    \Accum_i_reg[63]_0\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \Accum_i_reg[8]_0\ : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Accum_i_reg[16]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Accum_i_reg[16]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Accum_i_reg[24]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Accum_i_reg[24]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Accum_i_reg[32]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Accum_i_reg[32]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Accum_i_reg[40]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Accum_i_reg[40]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Accum_i_reg[48]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Accum_i_reg[48]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Accum_i_reg[56]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Accum_i_reg[56]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Accum_i_reg[63]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \Accum_i_reg[63]_2\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \Sample_Metric_Ram_Data[0]_i_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 63 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Accum_i_reg[63]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    mon_clk : in STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_0 : entity is "acc_sample";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_0 is
  signal \Accum_i0_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__0_n_4\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__0_n_5\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__0_n_6\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__0_n_7\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__1_n_0\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__1_n_4\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__1_n_5\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__1_n_6\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__1_n_7\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__2_n_0\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__2_n_1\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__2_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__2_n_3\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__2_n_4\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__2_n_5\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__2_n_6\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__2_n_7\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__3_n_0\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__3_n_1\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__3_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__3_n_3\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__3_n_4\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__3_n_5\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__3_n_6\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__3_n_7\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__4_n_0\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__4_n_1\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__4_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__4_n_3\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__4_n_4\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__4_n_5\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__4_n_6\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__4_n_7\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__5_n_0\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__5_n_1\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__5_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__5_n_3\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__5_n_4\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__5_n_5\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__5_n_6\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__5_n_7\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__6_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__6_n_3\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__6_n_4\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__6_n_5\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__6_n_6\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__6_n_7\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal Accum_i1_in : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \^accum_i_reg[63]_0\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \Sample_Metric_Cnt[1]_1\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \NLW_Accum_i0_inferred__0/i__carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_Accum_i0_inferred__0/i__carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
begin
  \Accum_i_reg[63]_0\(63 downto 0) <= \^accum_i_reg[63]_0\(63 downto 0);
\Accum_i0_inferred__0/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => \Accum_i_reg[8]_0\,
      CI_TOP => '0',
      CO(7) => \Accum_i0_inferred__0/i__carry_n_0\,
      CO(6) => \Accum_i0_inferred__0/i__carry_n_1\,
      CO(5) => \Accum_i0_inferred__0/i__carry_n_2\,
      CO(4) => \Accum_i0_inferred__0/i__carry_n_3\,
      CO(3) => \Accum_i0_inferred__0/i__carry_n_4\,
      CO(2) => \Accum_i0_inferred__0/i__carry_n_5\,
      CO(1) => \Accum_i0_inferred__0/i__carry_n_6\,
      CO(0) => \Accum_i0_inferred__0/i__carry_n_7\,
      DI(7 downto 0) => DI(7 downto 0),
      O(7 downto 0) => Accum_i1_in(8 downto 1),
      S(7 downto 0) => S(7 downto 0)
    );
\Accum_i0_inferred__0/i__carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \Accum_i0_inferred__0/i__carry_n_0\,
      CI_TOP => '0',
      CO(7) => \Accum_i0_inferred__0/i__carry__0_n_0\,
      CO(6) => \Accum_i0_inferred__0/i__carry__0_n_1\,
      CO(5) => \Accum_i0_inferred__0/i__carry__0_n_2\,
      CO(4) => \Accum_i0_inferred__0/i__carry__0_n_3\,
      CO(3) => \Accum_i0_inferred__0/i__carry__0_n_4\,
      CO(2) => \Accum_i0_inferred__0/i__carry__0_n_5\,
      CO(1) => \Accum_i0_inferred__0/i__carry__0_n_6\,
      CO(0) => \Accum_i0_inferred__0/i__carry__0_n_7\,
      DI(7 downto 0) => \Accum_i_reg[16]_0\(7 downto 0),
      O(7 downto 0) => Accum_i1_in(16 downto 9),
      S(7 downto 0) => \Accum_i_reg[16]_1\(7 downto 0)
    );
\Accum_i0_inferred__0/i__carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \Accum_i0_inferred__0/i__carry__0_n_0\,
      CI_TOP => '0',
      CO(7) => \Accum_i0_inferred__0/i__carry__1_n_0\,
      CO(6) => \Accum_i0_inferred__0/i__carry__1_n_1\,
      CO(5) => \Accum_i0_inferred__0/i__carry__1_n_2\,
      CO(4) => \Accum_i0_inferred__0/i__carry__1_n_3\,
      CO(3) => \Accum_i0_inferred__0/i__carry__1_n_4\,
      CO(2) => \Accum_i0_inferred__0/i__carry__1_n_5\,
      CO(1) => \Accum_i0_inferred__0/i__carry__1_n_6\,
      CO(0) => \Accum_i0_inferred__0/i__carry__1_n_7\,
      DI(7 downto 0) => \Accum_i_reg[24]_0\(7 downto 0),
      O(7 downto 0) => Accum_i1_in(24 downto 17),
      S(7 downto 0) => \Accum_i_reg[24]_1\(7 downto 0)
    );
\Accum_i0_inferred__0/i__carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \Accum_i0_inferred__0/i__carry__1_n_0\,
      CI_TOP => '0',
      CO(7) => \Accum_i0_inferred__0/i__carry__2_n_0\,
      CO(6) => \Accum_i0_inferred__0/i__carry__2_n_1\,
      CO(5) => \Accum_i0_inferred__0/i__carry__2_n_2\,
      CO(4) => \Accum_i0_inferred__0/i__carry__2_n_3\,
      CO(3) => \Accum_i0_inferred__0/i__carry__2_n_4\,
      CO(2) => \Accum_i0_inferred__0/i__carry__2_n_5\,
      CO(1) => \Accum_i0_inferred__0/i__carry__2_n_6\,
      CO(0) => \Accum_i0_inferred__0/i__carry__2_n_7\,
      DI(7 downto 0) => \Accum_i_reg[32]_0\(7 downto 0),
      O(7 downto 0) => Accum_i1_in(32 downto 25),
      S(7 downto 0) => \Accum_i_reg[32]_1\(7 downto 0)
    );
\Accum_i0_inferred__0/i__carry__3\: unisim.vcomponents.CARRY8
     port map (
      CI => \Accum_i0_inferred__0/i__carry__2_n_0\,
      CI_TOP => '0',
      CO(7) => \Accum_i0_inferred__0/i__carry__3_n_0\,
      CO(6) => \Accum_i0_inferred__0/i__carry__3_n_1\,
      CO(5) => \Accum_i0_inferred__0/i__carry__3_n_2\,
      CO(4) => \Accum_i0_inferred__0/i__carry__3_n_3\,
      CO(3) => \Accum_i0_inferred__0/i__carry__3_n_4\,
      CO(2) => \Accum_i0_inferred__0/i__carry__3_n_5\,
      CO(1) => \Accum_i0_inferred__0/i__carry__3_n_6\,
      CO(0) => \Accum_i0_inferred__0/i__carry__3_n_7\,
      DI(7 downto 0) => \Accum_i_reg[40]_0\(7 downto 0),
      O(7 downto 0) => Accum_i1_in(40 downto 33),
      S(7 downto 0) => \Accum_i_reg[40]_1\(7 downto 0)
    );
\Accum_i0_inferred__0/i__carry__4\: unisim.vcomponents.CARRY8
     port map (
      CI => \Accum_i0_inferred__0/i__carry__3_n_0\,
      CI_TOP => '0',
      CO(7) => \Accum_i0_inferred__0/i__carry__4_n_0\,
      CO(6) => \Accum_i0_inferred__0/i__carry__4_n_1\,
      CO(5) => \Accum_i0_inferred__0/i__carry__4_n_2\,
      CO(4) => \Accum_i0_inferred__0/i__carry__4_n_3\,
      CO(3) => \Accum_i0_inferred__0/i__carry__4_n_4\,
      CO(2) => \Accum_i0_inferred__0/i__carry__4_n_5\,
      CO(1) => \Accum_i0_inferred__0/i__carry__4_n_6\,
      CO(0) => \Accum_i0_inferred__0/i__carry__4_n_7\,
      DI(7 downto 0) => \Accum_i_reg[48]_0\(7 downto 0),
      O(7 downto 0) => Accum_i1_in(48 downto 41),
      S(7 downto 0) => \Accum_i_reg[48]_1\(7 downto 0)
    );
\Accum_i0_inferred__0/i__carry__5\: unisim.vcomponents.CARRY8
     port map (
      CI => \Accum_i0_inferred__0/i__carry__4_n_0\,
      CI_TOP => '0',
      CO(7) => \Accum_i0_inferred__0/i__carry__5_n_0\,
      CO(6) => \Accum_i0_inferred__0/i__carry__5_n_1\,
      CO(5) => \Accum_i0_inferred__0/i__carry__5_n_2\,
      CO(4) => \Accum_i0_inferred__0/i__carry__5_n_3\,
      CO(3) => \Accum_i0_inferred__0/i__carry__5_n_4\,
      CO(2) => \Accum_i0_inferred__0/i__carry__5_n_5\,
      CO(1) => \Accum_i0_inferred__0/i__carry__5_n_6\,
      CO(0) => \Accum_i0_inferred__0/i__carry__5_n_7\,
      DI(7 downto 0) => \Accum_i_reg[56]_0\(7 downto 0),
      O(7 downto 0) => Accum_i1_in(56 downto 49),
      S(7 downto 0) => \Accum_i_reg[56]_1\(7 downto 0)
    );
\Accum_i0_inferred__0/i__carry__6\: unisim.vcomponents.CARRY8
     port map (
      CI => \Accum_i0_inferred__0/i__carry__5_n_0\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_Accum_i0_inferred__0/i__carry__6_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \Accum_i0_inferred__0/i__carry__6_n_2\,
      CO(4) => \Accum_i0_inferred__0/i__carry__6_n_3\,
      CO(3) => \Accum_i0_inferred__0/i__carry__6_n_4\,
      CO(2) => \Accum_i0_inferred__0/i__carry__6_n_5\,
      CO(1) => \Accum_i0_inferred__0/i__carry__6_n_6\,
      CO(0) => \Accum_i0_inferred__0/i__carry__6_n_7\,
      DI(7 downto 6) => B"00",
      DI(5 downto 0) => \Accum_i_reg[63]_1\(5 downto 0),
      O(7) => \NLW_Accum_i0_inferred__0/i__carry__6_O_UNCONNECTED\(7),
      O(6 downto 0) => Accum_i1_in(63 downto 57),
      S(7) => '0',
      S(6 downto 0) => \Accum_i_reg[63]_2\(6 downto 0)
    );
\Accum_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^accum_i_reg[63]_0\(0),
      O => Accum_i1_in(0)
    );
\Accum_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(0),
      Q => \^accum_i_reg[63]_0\(0),
      R => SR(0)
    );
\Accum_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(10),
      Q => \^accum_i_reg[63]_0\(10),
      R => SR(0)
    );
\Accum_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(11),
      Q => \^accum_i_reg[63]_0\(11),
      R => SR(0)
    );
\Accum_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(12),
      Q => \^accum_i_reg[63]_0\(12),
      R => SR(0)
    );
\Accum_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(13),
      Q => \^accum_i_reg[63]_0\(13),
      R => SR(0)
    );
\Accum_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(14),
      Q => \^accum_i_reg[63]_0\(14),
      R => SR(0)
    );
\Accum_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(15),
      Q => \^accum_i_reg[63]_0\(15),
      R => SR(0)
    );
\Accum_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(16),
      Q => \^accum_i_reg[63]_0\(16),
      R => SR(0)
    );
\Accum_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(17),
      Q => \^accum_i_reg[63]_0\(17),
      R => SR(0)
    );
\Accum_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(18),
      Q => \^accum_i_reg[63]_0\(18),
      R => SR(0)
    );
\Accum_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(19),
      Q => \^accum_i_reg[63]_0\(19),
      R => SR(0)
    );
\Accum_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(1),
      Q => \^accum_i_reg[63]_0\(1),
      R => SR(0)
    );
\Accum_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(20),
      Q => \^accum_i_reg[63]_0\(20),
      R => SR(0)
    );
\Accum_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(21),
      Q => \^accum_i_reg[63]_0\(21),
      R => SR(0)
    );
\Accum_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(22),
      Q => \^accum_i_reg[63]_0\(22),
      R => SR(0)
    );
\Accum_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(23),
      Q => \^accum_i_reg[63]_0\(23),
      R => SR(0)
    );
\Accum_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(24),
      Q => \^accum_i_reg[63]_0\(24),
      R => SR(0)
    );
\Accum_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(25),
      Q => \^accum_i_reg[63]_0\(25),
      R => SR(0)
    );
\Accum_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(26),
      Q => \^accum_i_reg[63]_0\(26),
      R => SR(0)
    );
\Accum_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(27),
      Q => \^accum_i_reg[63]_0\(27),
      R => SR(0)
    );
\Accum_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(28),
      Q => \^accum_i_reg[63]_0\(28),
      R => SR(0)
    );
\Accum_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(29),
      Q => \^accum_i_reg[63]_0\(29),
      R => SR(0)
    );
\Accum_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(2),
      Q => \^accum_i_reg[63]_0\(2),
      R => SR(0)
    );
\Accum_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(30),
      Q => \^accum_i_reg[63]_0\(30),
      R => SR(0)
    );
\Accum_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(31),
      Q => \^accum_i_reg[63]_0\(31),
      R => SR(0)
    );
\Accum_i_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(32),
      Q => \^accum_i_reg[63]_0\(32),
      R => SR(0)
    );
\Accum_i_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(33),
      Q => \^accum_i_reg[63]_0\(33),
      R => SR(0)
    );
\Accum_i_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(34),
      Q => \^accum_i_reg[63]_0\(34),
      R => SR(0)
    );
\Accum_i_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(35),
      Q => \^accum_i_reg[63]_0\(35),
      R => SR(0)
    );
\Accum_i_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(36),
      Q => \^accum_i_reg[63]_0\(36),
      R => SR(0)
    );
\Accum_i_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(37),
      Q => \^accum_i_reg[63]_0\(37),
      R => SR(0)
    );
\Accum_i_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(38),
      Q => \^accum_i_reg[63]_0\(38),
      R => SR(0)
    );
\Accum_i_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(39),
      Q => \^accum_i_reg[63]_0\(39),
      R => SR(0)
    );
\Accum_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(3),
      Q => \^accum_i_reg[63]_0\(3),
      R => SR(0)
    );
\Accum_i_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(40),
      Q => \^accum_i_reg[63]_0\(40),
      R => SR(0)
    );
\Accum_i_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(41),
      Q => \^accum_i_reg[63]_0\(41),
      R => SR(0)
    );
\Accum_i_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(42),
      Q => \^accum_i_reg[63]_0\(42),
      R => SR(0)
    );
\Accum_i_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(43),
      Q => \^accum_i_reg[63]_0\(43),
      R => SR(0)
    );
\Accum_i_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(44),
      Q => \^accum_i_reg[63]_0\(44),
      R => SR(0)
    );
\Accum_i_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(45),
      Q => \^accum_i_reg[63]_0\(45),
      R => SR(0)
    );
\Accum_i_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(46),
      Q => \^accum_i_reg[63]_0\(46),
      R => SR(0)
    );
\Accum_i_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(47),
      Q => \^accum_i_reg[63]_0\(47),
      R => SR(0)
    );
\Accum_i_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(48),
      Q => \^accum_i_reg[63]_0\(48),
      R => SR(0)
    );
\Accum_i_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(49),
      Q => \^accum_i_reg[63]_0\(49),
      R => SR(0)
    );
\Accum_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(4),
      Q => \^accum_i_reg[63]_0\(4),
      R => SR(0)
    );
\Accum_i_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(50),
      Q => \^accum_i_reg[63]_0\(50),
      R => SR(0)
    );
\Accum_i_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(51),
      Q => \^accum_i_reg[63]_0\(51),
      R => SR(0)
    );
\Accum_i_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(52),
      Q => \^accum_i_reg[63]_0\(52),
      R => SR(0)
    );
\Accum_i_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(53),
      Q => \^accum_i_reg[63]_0\(53),
      R => SR(0)
    );
\Accum_i_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(54),
      Q => \^accum_i_reg[63]_0\(54),
      R => SR(0)
    );
\Accum_i_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(55),
      Q => \^accum_i_reg[63]_0\(55),
      R => SR(0)
    );
\Accum_i_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(56),
      Q => \^accum_i_reg[63]_0\(56),
      R => SR(0)
    );
\Accum_i_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(57),
      Q => \^accum_i_reg[63]_0\(57),
      R => SR(0)
    );
\Accum_i_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(58),
      Q => \^accum_i_reg[63]_0\(58),
      R => SR(0)
    );
\Accum_i_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(59),
      Q => \^accum_i_reg[63]_0\(59),
      R => SR(0)
    );
\Accum_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(5),
      Q => \^accum_i_reg[63]_0\(5),
      R => SR(0)
    );
\Accum_i_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(60),
      Q => \^accum_i_reg[63]_0\(60),
      R => SR(0)
    );
\Accum_i_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(61),
      Q => \^accum_i_reg[63]_0\(61),
      R => SR(0)
    );
\Accum_i_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(62),
      Q => \^accum_i_reg[63]_0\(62),
      R => SR(0)
    );
\Accum_i_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(63),
      Q => \^accum_i_reg[63]_0\(63),
      R => SR(0)
    );
\Accum_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(6),
      Q => \^accum_i_reg[63]_0\(6),
      R => SR(0)
    );
\Accum_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(7),
      Q => \^accum_i_reg[63]_0\(7),
      R => SR(0)
    );
\Accum_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(8),
      Q => \^accum_i_reg[63]_0\(8),
      R => SR(0)
    );
\Accum_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(9),
      Q => \^accum_i_reg[63]_0\(9),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(0),
      Q => \Sample_Metric_Cnt[1]_1\(0),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(10),
      Q => \Sample_Metric_Cnt[1]_1\(10),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(11),
      Q => \Sample_Metric_Cnt[1]_1\(11),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(12),
      Q => \Sample_Metric_Cnt[1]_1\(12),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(13),
      Q => \Sample_Metric_Cnt[1]_1\(13),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(14),
      Q => \Sample_Metric_Cnt[1]_1\(14),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(15),
      Q => \Sample_Metric_Cnt[1]_1\(15),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(16),
      Q => \Sample_Metric_Cnt[1]_1\(16),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(17),
      Q => \Sample_Metric_Cnt[1]_1\(17),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(18),
      Q => \Sample_Metric_Cnt[1]_1\(18),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(19),
      Q => \Sample_Metric_Cnt[1]_1\(19),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(1),
      Q => \Sample_Metric_Cnt[1]_1\(1),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(20),
      Q => \Sample_Metric_Cnt[1]_1\(20),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(21),
      Q => \Sample_Metric_Cnt[1]_1\(21),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(22),
      Q => \Sample_Metric_Cnt[1]_1\(22),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(23),
      Q => \Sample_Metric_Cnt[1]_1\(23),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(24),
      Q => \Sample_Metric_Cnt[1]_1\(24),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(25),
      Q => \Sample_Metric_Cnt[1]_1\(25),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(26),
      Q => \Sample_Metric_Cnt[1]_1\(26),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(27),
      Q => \Sample_Metric_Cnt[1]_1\(27),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(28),
      Q => \Sample_Metric_Cnt[1]_1\(28),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(29),
      Q => \Sample_Metric_Cnt[1]_1\(29),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(2),
      Q => \Sample_Metric_Cnt[1]_1\(2),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(30),
      Q => \Sample_Metric_Cnt[1]_1\(30),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(31),
      Q => \Sample_Metric_Cnt[1]_1\(31),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(32),
      Q => \Sample_Metric_Cnt[1]_1\(32),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(33),
      Q => \Sample_Metric_Cnt[1]_1\(33),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(34),
      Q => \Sample_Metric_Cnt[1]_1\(34),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(35),
      Q => \Sample_Metric_Cnt[1]_1\(35),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(36),
      Q => \Sample_Metric_Cnt[1]_1\(36),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(37),
      Q => \Sample_Metric_Cnt[1]_1\(37),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(38),
      Q => \Sample_Metric_Cnt[1]_1\(38),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(39),
      Q => \Sample_Metric_Cnt[1]_1\(39),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(3),
      Q => \Sample_Metric_Cnt[1]_1\(3),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(40),
      Q => \Sample_Metric_Cnt[1]_1\(40),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(41),
      Q => \Sample_Metric_Cnt[1]_1\(41),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(42),
      Q => \Sample_Metric_Cnt[1]_1\(42),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(43),
      Q => \Sample_Metric_Cnt[1]_1\(43),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(44),
      Q => \Sample_Metric_Cnt[1]_1\(44),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(45),
      Q => \Sample_Metric_Cnt[1]_1\(45),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(46),
      Q => \Sample_Metric_Cnt[1]_1\(46),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(47),
      Q => \Sample_Metric_Cnt[1]_1\(47),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(48),
      Q => \Sample_Metric_Cnt[1]_1\(48),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(49),
      Q => \Sample_Metric_Cnt[1]_1\(49),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(4),
      Q => \Sample_Metric_Cnt[1]_1\(4),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(50),
      Q => \Sample_Metric_Cnt[1]_1\(50),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(51),
      Q => \Sample_Metric_Cnt[1]_1\(51),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(52),
      Q => \Sample_Metric_Cnt[1]_1\(52),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(53),
      Q => \Sample_Metric_Cnt[1]_1\(53),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(54),
      Q => \Sample_Metric_Cnt[1]_1\(54),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(55),
      Q => \Sample_Metric_Cnt[1]_1\(55),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(56),
      Q => \Sample_Metric_Cnt[1]_1\(56),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(57),
      Q => \Sample_Metric_Cnt[1]_1\(57),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(58),
      Q => \Sample_Metric_Cnt[1]_1\(58),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(59),
      Q => \Sample_Metric_Cnt[1]_1\(59),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(5),
      Q => \Sample_Metric_Cnt[1]_1\(5),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(60),
      Q => \Sample_Metric_Cnt[1]_1\(60),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(61),
      Q => \Sample_Metric_Cnt[1]_1\(61),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(62),
      Q => \Sample_Metric_Cnt[1]_1\(62),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(63),
      Q => \Sample_Metric_Cnt[1]_1\(63),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(6),
      Q => \Sample_Metric_Cnt[1]_1\(6),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(7),
      Q => \Sample_Metric_Cnt[1]_1\(7),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(8),
      Q => \Sample_Metric_Cnt[1]_1\(8),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(9),
      Q => \Sample_Metric_Cnt[1]_1\(9),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\Sample_Metric_Ram_Data[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[1]_1\(32),
      I1 => \Sample_Metric_Cnt[1]_1\(0),
      I2 => \Sample_Metric_Ram_Data[0]_i_2\(0),
      I3 => Q(32),
      I4 => \Sample_Metric_Ram_Data[0]_i_2\(1),
      I5 => Q(0),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[32]_0\
    );
\Sample_Metric_Ram_Data[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[1]_1\(42),
      I1 => \Sample_Metric_Cnt[1]_1\(10),
      I2 => \Sample_Metric_Ram_Data[0]_i_2\(0),
      I3 => Q(42),
      I4 => \Sample_Metric_Ram_Data[0]_i_2\(1),
      I5 => Q(10),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[42]_0\
    );
\Sample_Metric_Ram_Data[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[1]_1\(43),
      I1 => \Sample_Metric_Cnt[1]_1\(11),
      I2 => \Sample_Metric_Ram_Data[0]_i_2\(0),
      I3 => Q(43),
      I4 => \Sample_Metric_Ram_Data[0]_i_2\(1),
      I5 => Q(11),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[43]_0\
    );
\Sample_Metric_Ram_Data[12]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[1]_1\(44),
      I1 => \Sample_Metric_Cnt[1]_1\(12),
      I2 => \Sample_Metric_Ram_Data[0]_i_2\(0),
      I3 => Q(44),
      I4 => \Sample_Metric_Ram_Data[0]_i_2\(1),
      I5 => Q(12),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[44]_0\
    );
\Sample_Metric_Ram_Data[13]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[1]_1\(45),
      I1 => \Sample_Metric_Cnt[1]_1\(13),
      I2 => \Sample_Metric_Ram_Data[0]_i_2\(0),
      I3 => Q(45),
      I4 => \Sample_Metric_Ram_Data[0]_i_2\(1),
      I5 => Q(13),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[45]_0\
    );
\Sample_Metric_Ram_Data[14]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[1]_1\(46),
      I1 => \Sample_Metric_Cnt[1]_1\(14),
      I2 => \Sample_Metric_Ram_Data[0]_i_2\(0),
      I3 => Q(46),
      I4 => \Sample_Metric_Ram_Data[0]_i_2\(1),
      I5 => Q(14),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[46]_0\
    );
\Sample_Metric_Ram_Data[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[1]_1\(47),
      I1 => \Sample_Metric_Cnt[1]_1\(15),
      I2 => \Sample_Metric_Ram_Data[0]_i_2\(0),
      I3 => Q(47),
      I4 => \Sample_Metric_Ram_Data[0]_i_2\(1),
      I5 => Q(15),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[47]_0\
    );
\Sample_Metric_Ram_Data[16]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[1]_1\(48),
      I1 => \Sample_Metric_Cnt[1]_1\(16),
      I2 => \Sample_Metric_Ram_Data[0]_i_2\(0),
      I3 => Q(48),
      I4 => \Sample_Metric_Ram_Data[0]_i_2\(1),
      I5 => Q(16),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[48]_0\
    );
\Sample_Metric_Ram_Data[17]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[1]_1\(49),
      I1 => \Sample_Metric_Cnt[1]_1\(17),
      I2 => \Sample_Metric_Ram_Data[0]_i_2\(0),
      I3 => Q(49),
      I4 => \Sample_Metric_Ram_Data[0]_i_2\(1),
      I5 => Q(17),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[49]_0\
    );
\Sample_Metric_Ram_Data[18]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[1]_1\(50),
      I1 => \Sample_Metric_Cnt[1]_1\(18),
      I2 => \Sample_Metric_Ram_Data[0]_i_2\(0),
      I3 => Q(50),
      I4 => \Sample_Metric_Ram_Data[0]_i_2\(1),
      I5 => Q(18),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[50]_0\
    );
\Sample_Metric_Ram_Data[19]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[1]_1\(51),
      I1 => \Sample_Metric_Cnt[1]_1\(19),
      I2 => \Sample_Metric_Ram_Data[0]_i_2\(0),
      I3 => Q(51),
      I4 => \Sample_Metric_Ram_Data[0]_i_2\(1),
      I5 => Q(19),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[51]_0\
    );
\Sample_Metric_Ram_Data[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[1]_1\(33),
      I1 => \Sample_Metric_Cnt[1]_1\(1),
      I2 => \Sample_Metric_Ram_Data[0]_i_2\(0),
      I3 => Q(33),
      I4 => \Sample_Metric_Ram_Data[0]_i_2\(1),
      I5 => Q(1),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[33]_0\
    );
\Sample_Metric_Ram_Data[20]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[1]_1\(52),
      I1 => \Sample_Metric_Cnt[1]_1\(20),
      I2 => \Sample_Metric_Ram_Data[0]_i_2\(0),
      I3 => Q(52),
      I4 => \Sample_Metric_Ram_Data[0]_i_2\(1),
      I5 => Q(20),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[52]_0\
    );
\Sample_Metric_Ram_Data[21]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[1]_1\(53),
      I1 => \Sample_Metric_Cnt[1]_1\(21),
      I2 => \Sample_Metric_Ram_Data[0]_i_2\(0),
      I3 => Q(53),
      I4 => \Sample_Metric_Ram_Data[0]_i_2\(1),
      I5 => Q(21),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[53]_0\
    );
\Sample_Metric_Ram_Data[22]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[1]_1\(54),
      I1 => \Sample_Metric_Cnt[1]_1\(22),
      I2 => \Sample_Metric_Ram_Data[0]_i_2\(0),
      I3 => Q(54),
      I4 => \Sample_Metric_Ram_Data[0]_i_2\(1),
      I5 => Q(22),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[54]_0\
    );
\Sample_Metric_Ram_Data[23]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[1]_1\(55),
      I1 => \Sample_Metric_Cnt[1]_1\(23),
      I2 => \Sample_Metric_Ram_Data[0]_i_2\(0),
      I3 => Q(55),
      I4 => \Sample_Metric_Ram_Data[0]_i_2\(1),
      I5 => Q(23),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[55]_0\
    );
\Sample_Metric_Ram_Data[24]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[1]_1\(56),
      I1 => \Sample_Metric_Cnt[1]_1\(24),
      I2 => \Sample_Metric_Ram_Data[0]_i_2\(0),
      I3 => Q(56),
      I4 => \Sample_Metric_Ram_Data[0]_i_2\(1),
      I5 => Q(24),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[56]_0\
    );
\Sample_Metric_Ram_Data[25]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[1]_1\(57),
      I1 => \Sample_Metric_Cnt[1]_1\(25),
      I2 => \Sample_Metric_Ram_Data[0]_i_2\(0),
      I3 => Q(57),
      I4 => \Sample_Metric_Ram_Data[0]_i_2\(1),
      I5 => Q(25),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[57]_0\
    );
\Sample_Metric_Ram_Data[26]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[1]_1\(58),
      I1 => \Sample_Metric_Cnt[1]_1\(26),
      I2 => \Sample_Metric_Ram_Data[0]_i_2\(0),
      I3 => Q(58),
      I4 => \Sample_Metric_Ram_Data[0]_i_2\(1),
      I5 => Q(26),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[58]_0\
    );
\Sample_Metric_Ram_Data[27]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[1]_1\(59),
      I1 => \Sample_Metric_Cnt[1]_1\(27),
      I2 => \Sample_Metric_Ram_Data[0]_i_2\(0),
      I3 => Q(59),
      I4 => \Sample_Metric_Ram_Data[0]_i_2\(1),
      I5 => Q(27),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[59]_0\
    );
\Sample_Metric_Ram_Data[28]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[1]_1\(60),
      I1 => \Sample_Metric_Cnt[1]_1\(28),
      I2 => \Sample_Metric_Ram_Data[0]_i_2\(0),
      I3 => Q(60),
      I4 => \Sample_Metric_Ram_Data[0]_i_2\(1),
      I5 => Q(28),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[60]_0\
    );
\Sample_Metric_Ram_Data[29]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[1]_1\(61),
      I1 => \Sample_Metric_Cnt[1]_1\(29),
      I2 => \Sample_Metric_Ram_Data[0]_i_2\(0),
      I3 => Q(61),
      I4 => \Sample_Metric_Ram_Data[0]_i_2\(1),
      I5 => Q(29),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[61]_0\
    );
\Sample_Metric_Ram_Data[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[1]_1\(34),
      I1 => \Sample_Metric_Cnt[1]_1\(2),
      I2 => \Sample_Metric_Ram_Data[0]_i_2\(0),
      I3 => Q(34),
      I4 => \Sample_Metric_Ram_Data[0]_i_2\(1),
      I5 => Q(2),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[34]_0\
    );
\Sample_Metric_Ram_Data[30]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[1]_1\(62),
      I1 => \Sample_Metric_Cnt[1]_1\(30),
      I2 => \Sample_Metric_Ram_Data[0]_i_2\(0),
      I3 => Q(62),
      I4 => \Sample_Metric_Ram_Data[0]_i_2\(1),
      I5 => Q(30),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[62]_0\
    );
\Sample_Metric_Ram_Data[31]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[1]_1\(63),
      I1 => \Sample_Metric_Cnt[1]_1\(31),
      I2 => \Sample_Metric_Ram_Data[0]_i_2\(0),
      I3 => Q(63),
      I4 => \Sample_Metric_Ram_Data[0]_i_2\(1),
      I5 => Q(31),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\
    );
\Sample_Metric_Ram_Data[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[1]_1\(35),
      I1 => \Sample_Metric_Cnt[1]_1\(3),
      I2 => \Sample_Metric_Ram_Data[0]_i_2\(0),
      I3 => Q(35),
      I4 => \Sample_Metric_Ram_Data[0]_i_2\(1),
      I5 => Q(3),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[35]_0\
    );
\Sample_Metric_Ram_Data[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[1]_1\(36),
      I1 => \Sample_Metric_Cnt[1]_1\(4),
      I2 => \Sample_Metric_Ram_Data[0]_i_2\(0),
      I3 => Q(36),
      I4 => \Sample_Metric_Ram_Data[0]_i_2\(1),
      I5 => Q(4),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[36]_0\
    );
\Sample_Metric_Ram_Data[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[1]_1\(37),
      I1 => \Sample_Metric_Cnt[1]_1\(5),
      I2 => \Sample_Metric_Ram_Data[0]_i_2\(0),
      I3 => Q(37),
      I4 => \Sample_Metric_Ram_Data[0]_i_2\(1),
      I5 => Q(5),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[37]_0\
    );
\Sample_Metric_Ram_Data[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[1]_1\(38),
      I1 => \Sample_Metric_Cnt[1]_1\(6),
      I2 => \Sample_Metric_Ram_Data[0]_i_2\(0),
      I3 => Q(38),
      I4 => \Sample_Metric_Ram_Data[0]_i_2\(1),
      I5 => Q(6),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[38]_0\
    );
\Sample_Metric_Ram_Data[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[1]_1\(39),
      I1 => \Sample_Metric_Cnt[1]_1\(7),
      I2 => \Sample_Metric_Ram_Data[0]_i_2\(0),
      I3 => Q(39),
      I4 => \Sample_Metric_Ram_Data[0]_i_2\(1),
      I5 => Q(7),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[39]_0\
    );
\Sample_Metric_Ram_Data[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[1]_1\(40),
      I1 => \Sample_Metric_Cnt[1]_1\(8),
      I2 => \Sample_Metric_Ram_Data[0]_i_2\(0),
      I3 => Q(40),
      I4 => \Sample_Metric_Ram_Data[0]_i_2\(1),
      I5 => Q(8),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[40]_0\
    );
\Sample_Metric_Ram_Data[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[1]_1\(41),
      I1 => \Sample_Metric_Cnt[1]_1\(9),
      I2 => \Sample_Metric_Ram_Data[0]_i_2\(0),
      I3 => Q(41),
      I4 => \Sample_Metric_Ram_Data[0]_i_2\(1),
      I5 => Q(9),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[41]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_1 is
  port (
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[32]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\ : out STD_LOGIC_VECTOR ( 51 downto 0 );
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[33]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[34]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[35]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[36]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[37]_0\ : out STD_LOGIC;
    \Accum_i_reg[63]_0\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \Sample_Metric_Ram_Data[0]_i_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Accum_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Accum_i_reg[63]_1\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    mon_clk : in STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_1 : entity is "acc_sample";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_1 is
  signal \^accum_i_reg[63]_0\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \Sample_Metric_Cnt[2]_2\ : STD_LOGIC_VECTOR ( 37 downto 0 );
begin
  \Accum_i_reg[63]_0\(63 downto 0) <= \^accum_i_reg[63]_0\(63 downto 0);
\Accum_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(0),
      Q => \^accum_i_reg[63]_0\(0),
      R => SR(0)
    );
\Accum_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(10),
      Q => \^accum_i_reg[63]_0\(10),
      R => SR(0)
    );
\Accum_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(11),
      Q => \^accum_i_reg[63]_0\(11),
      R => SR(0)
    );
\Accum_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(12),
      Q => \^accum_i_reg[63]_0\(12),
      R => SR(0)
    );
\Accum_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(13),
      Q => \^accum_i_reg[63]_0\(13),
      R => SR(0)
    );
\Accum_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(14),
      Q => \^accum_i_reg[63]_0\(14),
      R => SR(0)
    );
\Accum_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(15),
      Q => \^accum_i_reg[63]_0\(15),
      R => SR(0)
    );
\Accum_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(16),
      Q => \^accum_i_reg[63]_0\(16),
      R => SR(0)
    );
\Accum_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(17),
      Q => \^accum_i_reg[63]_0\(17),
      R => SR(0)
    );
\Accum_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(18),
      Q => \^accum_i_reg[63]_0\(18),
      R => SR(0)
    );
\Accum_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(19),
      Q => \^accum_i_reg[63]_0\(19),
      R => SR(0)
    );
\Accum_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(1),
      Q => \^accum_i_reg[63]_0\(1),
      R => SR(0)
    );
\Accum_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(20),
      Q => \^accum_i_reg[63]_0\(20),
      R => SR(0)
    );
\Accum_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(21),
      Q => \^accum_i_reg[63]_0\(21),
      R => SR(0)
    );
\Accum_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(22),
      Q => \^accum_i_reg[63]_0\(22),
      R => SR(0)
    );
\Accum_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(23),
      Q => \^accum_i_reg[63]_0\(23),
      R => SR(0)
    );
\Accum_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(24),
      Q => \^accum_i_reg[63]_0\(24),
      R => SR(0)
    );
\Accum_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(25),
      Q => \^accum_i_reg[63]_0\(25),
      R => SR(0)
    );
\Accum_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(26),
      Q => \^accum_i_reg[63]_0\(26),
      R => SR(0)
    );
\Accum_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(27),
      Q => \^accum_i_reg[63]_0\(27),
      R => SR(0)
    );
\Accum_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(28),
      Q => \^accum_i_reg[63]_0\(28),
      R => SR(0)
    );
\Accum_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(29),
      Q => \^accum_i_reg[63]_0\(29),
      R => SR(0)
    );
\Accum_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(2),
      Q => \^accum_i_reg[63]_0\(2),
      R => SR(0)
    );
\Accum_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(30),
      Q => \^accum_i_reg[63]_0\(30),
      R => SR(0)
    );
\Accum_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(31),
      Q => \^accum_i_reg[63]_0\(31),
      R => SR(0)
    );
\Accum_i_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(32),
      Q => \^accum_i_reg[63]_0\(32),
      R => SR(0)
    );
\Accum_i_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(33),
      Q => \^accum_i_reg[63]_0\(33),
      R => SR(0)
    );
\Accum_i_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(34),
      Q => \^accum_i_reg[63]_0\(34),
      R => SR(0)
    );
\Accum_i_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(35),
      Q => \^accum_i_reg[63]_0\(35),
      R => SR(0)
    );
\Accum_i_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(36),
      Q => \^accum_i_reg[63]_0\(36),
      R => SR(0)
    );
\Accum_i_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(37),
      Q => \^accum_i_reg[63]_0\(37),
      R => SR(0)
    );
\Accum_i_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(38),
      Q => \^accum_i_reg[63]_0\(38),
      R => SR(0)
    );
\Accum_i_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(39),
      Q => \^accum_i_reg[63]_0\(39),
      R => SR(0)
    );
\Accum_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(3),
      Q => \^accum_i_reg[63]_0\(3),
      R => SR(0)
    );
\Accum_i_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(40),
      Q => \^accum_i_reg[63]_0\(40),
      R => SR(0)
    );
\Accum_i_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(41),
      Q => \^accum_i_reg[63]_0\(41),
      R => SR(0)
    );
\Accum_i_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(42),
      Q => \^accum_i_reg[63]_0\(42),
      R => SR(0)
    );
\Accum_i_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(43),
      Q => \^accum_i_reg[63]_0\(43),
      R => SR(0)
    );
\Accum_i_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(44),
      Q => \^accum_i_reg[63]_0\(44),
      R => SR(0)
    );
\Accum_i_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(45),
      Q => \^accum_i_reg[63]_0\(45),
      R => SR(0)
    );
\Accum_i_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(46),
      Q => \^accum_i_reg[63]_0\(46),
      R => SR(0)
    );
\Accum_i_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(47),
      Q => \^accum_i_reg[63]_0\(47),
      R => SR(0)
    );
\Accum_i_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(48),
      Q => \^accum_i_reg[63]_0\(48),
      R => SR(0)
    );
\Accum_i_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(49),
      Q => \^accum_i_reg[63]_0\(49),
      R => SR(0)
    );
\Accum_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(4),
      Q => \^accum_i_reg[63]_0\(4),
      R => SR(0)
    );
\Accum_i_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(50),
      Q => \^accum_i_reg[63]_0\(50),
      R => SR(0)
    );
\Accum_i_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(51),
      Q => \^accum_i_reg[63]_0\(51),
      R => SR(0)
    );
\Accum_i_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(52),
      Q => \^accum_i_reg[63]_0\(52),
      R => SR(0)
    );
\Accum_i_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(53),
      Q => \^accum_i_reg[63]_0\(53),
      R => SR(0)
    );
\Accum_i_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(54),
      Q => \^accum_i_reg[63]_0\(54),
      R => SR(0)
    );
\Accum_i_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(55),
      Q => \^accum_i_reg[63]_0\(55),
      R => SR(0)
    );
\Accum_i_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(56),
      Q => \^accum_i_reg[63]_0\(56),
      R => SR(0)
    );
\Accum_i_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(57),
      Q => \^accum_i_reg[63]_0\(57),
      R => SR(0)
    );
\Accum_i_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(58),
      Q => \^accum_i_reg[63]_0\(58),
      R => SR(0)
    );
\Accum_i_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(59),
      Q => \^accum_i_reg[63]_0\(59),
      R => SR(0)
    );
\Accum_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(5),
      Q => \^accum_i_reg[63]_0\(5),
      R => SR(0)
    );
\Accum_i_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(60),
      Q => \^accum_i_reg[63]_0\(60),
      R => SR(0)
    );
\Accum_i_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(61),
      Q => \^accum_i_reg[63]_0\(61),
      R => SR(0)
    );
\Accum_i_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(62),
      Q => \^accum_i_reg[63]_0\(62),
      R => SR(0)
    );
\Accum_i_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(63),
      Q => \^accum_i_reg[63]_0\(63),
      R => SR(0)
    );
\Accum_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(6),
      Q => \^accum_i_reg[63]_0\(6),
      R => SR(0)
    );
\Accum_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(7),
      Q => \^accum_i_reg[63]_0\(7),
      R => SR(0)
    );
\Accum_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(8),
      Q => \^accum_i_reg[63]_0\(8),
      R => SR(0)
    );
\Accum_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(9),
      Q => \^accum_i_reg[63]_0\(9),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(0),
      Q => \Sample_Metric_Cnt[2]_2\(0),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(10),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(4),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(11),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(5),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(12),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(6),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(13),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(7),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(14),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(8),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(15),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(9),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(16),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(10),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(17),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(11),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(18),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(12),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(19),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(13),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(1),
      Q => \Sample_Metric_Cnt[2]_2\(1),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(20),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(14),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(21),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(15),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(22),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(16),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(23),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(17),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(24),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(18),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(25),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(19),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(26),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(20),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(27),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(21),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(28),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(22),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(29),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(23),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(2),
      Q => \Sample_Metric_Cnt[2]_2\(2),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(30),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(24),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(31),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(25),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(32),
      Q => \Sample_Metric_Cnt[2]_2\(32),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(33),
      Q => \Sample_Metric_Cnt[2]_2\(33),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(34),
      Q => \Sample_Metric_Cnt[2]_2\(34),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(35),
      Q => \Sample_Metric_Cnt[2]_2\(35),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(36),
      Q => \Sample_Metric_Cnt[2]_2\(36),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(37),
      Q => \Sample_Metric_Cnt[2]_2\(37),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(38),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(26),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(39),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(27),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(3),
      Q => \Sample_Metric_Cnt[2]_2\(3),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(40),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(28),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(41),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(29),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(42),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(30),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(43),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(31),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(44),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(32),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(45),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(33),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(46),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(34),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(47),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(35),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(48),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(36),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(49),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(37),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(4),
      Q => \Sample_Metric_Cnt[2]_2\(4),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(50),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(38),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(51),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(39),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(52),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(40),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(53),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(41),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(54),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(42),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(55),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(43),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(56),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(44),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(57),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(45),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(58),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(46),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(59),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(47),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(5),
      Q => \Sample_Metric_Cnt[2]_2\(5),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(60),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(48),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(61),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(49),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(62),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(50),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(63),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(51),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(6),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(7),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(1),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(8),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(2),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(9),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(3),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\Sample_Metric_Ram_Data[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => Q(0),
      I1 => \Sample_Metric_Ram_Data[0]_i_2\(0),
      I2 => \Sample_Metric_Cnt[2]_2\(32),
      I3 => \Sample_Metric_Ram_Data[0]_i_2\(1),
      I4 => \Sample_Metric_Cnt[2]_2\(0),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[32]_0\
    );
\Sample_Metric_Ram_Data[1]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => Q(1),
      I1 => \Sample_Metric_Ram_Data[0]_i_2\(0),
      I2 => \Sample_Metric_Cnt[2]_2\(33),
      I3 => \Sample_Metric_Ram_Data[0]_i_2\(1),
      I4 => \Sample_Metric_Cnt[2]_2\(1),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[33]_0\
    );
\Sample_Metric_Ram_Data[2]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => Q(2),
      I1 => \Sample_Metric_Ram_Data[0]_i_2\(0),
      I2 => \Sample_Metric_Cnt[2]_2\(34),
      I3 => \Sample_Metric_Ram_Data[0]_i_2\(1),
      I4 => \Sample_Metric_Cnt[2]_2\(2),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[34]_0\
    );
\Sample_Metric_Ram_Data[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => Q(3),
      I1 => \Sample_Metric_Ram_Data[0]_i_2\(0),
      I2 => \Sample_Metric_Cnt[2]_2\(35),
      I3 => \Sample_Metric_Ram_Data[0]_i_2\(1),
      I4 => \Sample_Metric_Cnt[2]_2\(3),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[35]_0\
    );
\Sample_Metric_Ram_Data[4]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => Q(4),
      I1 => \Sample_Metric_Ram_Data[0]_i_2\(0),
      I2 => \Sample_Metric_Cnt[2]_2\(36),
      I3 => \Sample_Metric_Ram_Data[0]_i_2\(1),
      I4 => \Sample_Metric_Cnt[2]_2\(4),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[36]_0\
    );
\Sample_Metric_Ram_Data[5]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => Q(5),
      I1 => \Sample_Metric_Ram_Data[0]_i_2\(0),
      I2 => \Sample_Metric_Cnt[2]_2\(37),
      I3 => \Sample_Metric_Ram_Data[0]_i_2\(1),
      I4 => \Sample_Metric_Cnt[2]_2\(5),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[37]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_2 is
  port (
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[38]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[39]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[40]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[41]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[42]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[43]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[44]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[45]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[46]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[47]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[48]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[49]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[50]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[51]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[52]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[53]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[54]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[55]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[56]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[57]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[58]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[59]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[60]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[61]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[62]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\ : out STD_LOGIC;
    \Accum_i_reg[63]_0\ : out STD_LOGIC_VECTOR ( 57 downto 0 );
    \Sample_Metric_Ram_Data[6]_i_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Sample_Metric_Ram_Data[31]_i_6\ : in STD_LOGIC_VECTOR ( 51 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Accum_i_reg[63]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Accum_i_reg[63]_2\ : in STD_LOGIC_VECTOR ( 57 downto 0 );
    mon_clk : in STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_2 : entity is "acc_sample";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_2 is
  signal \^accum_i_reg[63]_0\ : STD_LOGIC_VECTOR ( 57 downto 0 );
  signal \Sample_Metric_Cnt[3]_3\ : STD_LOGIC_VECTOR ( 63 downto 6 );
begin
  \Accum_i_reg[63]_0\(57 downto 0) <= \^accum_i_reg[63]_0\(57 downto 0);
\Accum_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(4),
      Q => \^accum_i_reg[63]_0\(4),
      R => SR(0)
    );
\Accum_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(5),
      Q => \^accum_i_reg[63]_0\(5),
      R => SR(0)
    );
\Accum_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(6),
      Q => \^accum_i_reg[63]_0\(6),
      R => SR(0)
    );
\Accum_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(7),
      Q => \^accum_i_reg[63]_0\(7),
      R => SR(0)
    );
\Accum_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(8),
      Q => \^accum_i_reg[63]_0\(8),
      R => SR(0)
    );
\Accum_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(9),
      Q => \^accum_i_reg[63]_0\(9),
      R => SR(0)
    );
\Accum_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(10),
      Q => \^accum_i_reg[63]_0\(10),
      R => SR(0)
    );
\Accum_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(11),
      Q => \^accum_i_reg[63]_0\(11),
      R => SR(0)
    );
\Accum_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(12),
      Q => \^accum_i_reg[63]_0\(12),
      R => SR(0)
    );
\Accum_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(13),
      Q => \^accum_i_reg[63]_0\(13),
      R => SR(0)
    );
\Accum_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(14),
      Q => \^accum_i_reg[63]_0\(14),
      R => SR(0)
    );
\Accum_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(15),
      Q => \^accum_i_reg[63]_0\(15),
      R => SR(0)
    );
\Accum_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(16),
      Q => \^accum_i_reg[63]_0\(16),
      R => SR(0)
    );
\Accum_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(17),
      Q => \^accum_i_reg[63]_0\(17),
      R => SR(0)
    );
\Accum_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(18),
      Q => \^accum_i_reg[63]_0\(18),
      R => SR(0)
    );
\Accum_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(19),
      Q => \^accum_i_reg[63]_0\(19),
      R => SR(0)
    );
\Accum_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(20),
      Q => \^accum_i_reg[63]_0\(20),
      R => SR(0)
    );
\Accum_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(21),
      Q => \^accum_i_reg[63]_0\(21),
      R => SR(0)
    );
\Accum_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(22),
      Q => \^accum_i_reg[63]_0\(22),
      R => SR(0)
    );
\Accum_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(23),
      Q => \^accum_i_reg[63]_0\(23),
      R => SR(0)
    );
\Accum_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(24),
      Q => \^accum_i_reg[63]_0\(24),
      R => SR(0)
    );
\Accum_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(25),
      Q => \^accum_i_reg[63]_0\(25),
      R => SR(0)
    );
\Accum_i_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(26),
      Q => \^accum_i_reg[63]_0\(26),
      R => SR(0)
    );
\Accum_i_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(27),
      Q => \^accum_i_reg[63]_0\(27),
      R => SR(0)
    );
\Accum_i_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(28),
      Q => \^accum_i_reg[63]_0\(28),
      R => SR(0)
    );
\Accum_i_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(29),
      Q => \^accum_i_reg[63]_0\(29),
      R => SR(0)
    );
\Accum_i_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(30),
      Q => \^accum_i_reg[63]_0\(30),
      R => SR(0)
    );
\Accum_i_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(31),
      Q => \^accum_i_reg[63]_0\(31),
      R => SR(0)
    );
\Accum_i_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(32),
      Q => \^accum_i_reg[63]_0\(32),
      R => SR(0)
    );
\Accum_i_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(33),
      Q => \^accum_i_reg[63]_0\(33),
      R => SR(0)
    );
\Accum_i_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(34),
      Q => \^accum_i_reg[63]_0\(34),
      R => SR(0)
    );
\Accum_i_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(35),
      Q => \^accum_i_reg[63]_0\(35),
      R => SR(0)
    );
\Accum_i_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(36),
      Q => \^accum_i_reg[63]_0\(36),
      R => SR(0)
    );
\Accum_i_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(37),
      Q => \^accum_i_reg[63]_0\(37),
      R => SR(0)
    );
\Accum_i_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(38),
      Q => \^accum_i_reg[63]_0\(38),
      R => SR(0)
    );
\Accum_i_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(39),
      Q => \^accum_i_reg[63]_0\(39),
      R => SR(0)
    );
\Accum_i_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(40),
      Q => \^accum_i_reg[63]_0\(40),
      R => SR(0)
    );
\Accum_i_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(41),
      Q => \^accum_i_reg[63]_0\(41),
      R => SR(0)
    );
\Accum_i_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(42),
      Q => \^accum_i_reg[63]_0\(42),
      R => SR(0)
    );
\Accum_i_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(43),
      Q => \^accum_i_reg[63]_0\(43),
      R => SR(0)
    );
\Accum_i_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(44),
      Q => \^accum_i_reg[63]_0\(44),
      R => SR(0)
    );
\Accum_i_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(45),
      Q => \^accum_i_reg[63]_0\(45),
      R => SR(0)
    );
\Accum_i_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(46),
      Q => \^accum_i_reg[63]_0\(46),
      R => SR(0)
    );
\Accum_i_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(47),
      Q => \^accum_i_reg[63]_0\(47),
      R => SR(0)
    );
\Accum_i_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(48),
      Q => \^accum_i_reg[63]_0\(48),
      R => SR(0)
    );
\Accum_i_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(49),
      Q => \^accum_i_reg[63]_0\(49),
      R => SR(0)
    );
\Accum_i_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(50),
      Q => \^accum_i_reg[63]_0\(50),
      R => SR(0)
    );
\Accum_i_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(51),
      Q => \^accum_i_reg[63]_0\(51),
      R => SR(0)
    );
\Accum_i_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(52),
      Q => \^accum_i_reg[63]_0\(52),
      R => SR(0)
    );
\Accum_i_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(53),
      Q => \^accum_i_reg[63]_0\(53),
      R => SR(0)
    );
\Accum_i_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(54),
      Q => \^accum_i_reg[63]_0\(54),
      R => SR(0)
    );
\Accum_i_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(55),
      Q => \^accum_i_reg[63]_0\(55),
      R => SR(0)
    );
\Accum_i_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(56),
      Q => \^accum_i_reg[63]_0\(56),
      R => SR(0)
    );
\Accum_i_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(57),
      Q => \^accum_i_reg[63]_0\(57),
      R => SR(0)
    );
\Accum_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(0),
      Q => \^accum_i_reg[63]_0\(0),
      R => SR(0)
    );
\Accum_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(1),
      Q => \^accum_i_reg[63]_0\(1),
      R => SR(0)
    );
\Accum_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(2),
      Q => \^accum_i_reg[63]_0\(2),
      R => SR(0)
    );
\Accum_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(3),
      Q => \^accum_i_reg[63]_0\(3),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_1\(0),
      D => \^accum_i_reg[63]_0\(4),
      Q => \Sample_Metric_Cnt[3]_3\(10),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_1\(0),
      D => \^accum_i_reg[63]_0\(5),
      Q => \Sample_Metric_Cnt[3]_3\(11),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_1\(0),
      D => \^accum_i_reg[63]_0\(6),
      Q => \Sample_Metric_Cnt[3]_3\(12),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_1\(0),
      D => \^accum_i_reg[63]_0\(7),
      Q => \Sample_Metric_Cnt[3]_3\(13),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_1\(0),
      D => \^accum_i_reg[63]_0\(8),
      Q => \Sample_Metric_Cnt[3]_3\(14),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_1\(0),
      D => \^accum_i_reg[63]_0\(9),
      Q => \Sample_Metric_Cnt[3]_3\(15),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_1\(0),
      D => \^accum_i_reg[63]_0\(10),
      Q => \Sample_Metric_Cnt[3]_3\(16),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_1\(0),
      D => \^accum_i_reg[63]_0\(11),
      Q => \Sample_Metric_Cnt[3]_3\(17),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_1\(0),
      D => \^accum_i_reg[63]_0\(12),
      Q => \Sample_Metric_Cnt[3]_3\(18),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_1\(0),
      D => \^accum_i_reg[63]_0\(13),
      Q => \Sample_Metric_Cnt[3]_3\(19),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_1\(0),
      D => \^accum_i_reg[63]_0\(14),
      Q => \Sample_Metric_Cnt[3]_3\(20),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_1\(0),
      D => \^accum_i_reg[63]_0\(15),
      Q => \Sample_Metric_Cnt[3]_3\(21),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_1\(0),
      D => \^accum_i_reg[63]_0\(16),
      Q => \Sample_Metric_Cnt[3]_3\(22),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_1\(0),
      D => \^accum_i_reg[63]_0\(17),
      Q => \Sample_Metric_Cnt[3]_3\(23),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_1\(0),
      D => \^accum_i_reg[63]_0\(18),
      Q => \Sample_Metric_Cnt[3]_3\(24),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_1\(0),
      D => \^accum_i_reg[63]_0\(19),
      Q => \Sample_Metric_Cnt[3]_3\(25),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_1\(0),
      D => \^accum_i_reg[63]_0\(20),
      Q => \Sample_Metric_Cnt[3]_3\(26),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_1\(0),
      D => \^accum_i_reg[63]_0\(21),
      Q => \Sample_Metric_Cnt[3]_3\(27),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_1\(0),
      D => \^accum_i_reg[63]_0\(22),
      Q => \Sample_Metric_Cnt[3]_3\(28),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_1\(0),
      D => \^accum_i_reg[63]_0\(23),
      Q => \Sample_Metric_Cnt[3]_3\(29),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_1\(0),
      D => \^accum_i_reg[63]_0\(24),
      Q => \Sample_Metric_Cnt[3]_3\(30),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_1\(0),
      D => \^accum_i_reg[63]_0\(25),
      Q => \Sample_Metric_Cnt[3]_3\(31),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_1\(0),
      D => \^accum_i_reg[63]_0\(26),
      Q => Q(0),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_1\(0),
      D => \^accum_i_reg[63]_0\(27),
      Q => Q(1),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_1\(0),
      D => \^accum_i_reg[63]_0\(28),
      Q => Q(2),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_1\(0),
      D => \^accum_i_reg[63]_0\(29),
      Q => Q(3),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_1\(0),
      D => \^accum_i_reg[63]_0\(30),
      Q => Q(4),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_1\(0),
      D => \^accum_i_reg[63]_0\(31),
      Q => Q(5),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_1\(0),
      D => \^accum_i_reg[63]_0\(32),
      Q => \Sample_Metric_Cnt[3]_3\(38),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_1\(0),
      D => \^accum_i_reg[63]_0\(33),
      Q => \Sample_Metric_Cnt[3]_3\(39),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_1\(0),
      D => \^accum_i_reg[63]_0\(34),
      Q => \Sample_Metric_Cnt[3]_3\(40),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_1\(0),
      D => \^accum_i_reg[63]_0\(35),
      Q => \Sample_Metric_Cnt[3]_3\(41),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_1\(0),
      D => \^accum_i_reg[63]_0\(36),
      Q => \Sample_Metric_Cnt[3]_3\(42),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_1\(0),
      D => \^accum_i_reg[63]_0\(37),
      Q => \Sample_Metric_Cnt[3]_3\(43),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_1\(0),
      D => \^accum_i_reg[63]_0\(38),
      Q => \Sample_Metric_Cnt[3]_3\(44),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_1\(0),
      D => \^accum_i_reg[63]_0\(39),
      Q => \Sample_Metric_Cnt[3]_3\(45),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_1\(0),
      D => \^accum_i_reg[63]_0\(40),
      Q => \Sample_Metric_Cnt[3]_3\(46),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_1\(0),
      D => \^accum_i_reg[63]_0\(41),
      Q => \Sample_Metric_Cnt[3]_3\(47),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_1\(0),
      D => \^accum_i_reg[63]_0\(42),
      Q => \Sample_Metric_Cnt[3]_3\(48),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_1\(0),
      D => \^accum_i_reg[63]_0\(43),
      Q => \Sample_Metric_Cnt[3]_3\(49),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_1\(0),
      D => \^accum_i_reg[63]_0\(44),
      Q => \Sample_Metric_Cnt[3]_3\(50),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_1\(0),
      D => \^accum_i_reg[63]_0\(45),
      Q => \Sample_Metric_Cnt[3]_3\(51),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_1\(0),
      D => \^accum_i_reg[63]_0\(46),
      Q => \Sample_Metric_Cnt[3]_3\(52),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_1\(0),
      D => \^accum_i_reg[63]_0\(47),
      Q => \Sample_Metric_Cnt[3]_3\(53),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_1\(0),
      D => \^accum_i_reg[63]_0\(48),
      Q => \Sample_Metric_Cnt[3]_3\(54),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_1\(0),
      D => \^accum_i_reg[63]_0\(49),
      Q => \Sample_Metric_Cnt[3]_3\(55),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_1\(0),
      D => \^accum_i_reg[63]_0\(50),
      Q => \Sample_Metric_Cnt[3]_3\(56),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_1\(0),
      D => \^accum_i_reg[63]_0\(51),
      Q => \Sample_Metric_Cnt[3]_3\(57),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_1\(0),
      D => \^accum_i_reg[63]_0\(52),
      Q => \Sample_Metric_Cnt[3]_3\(58),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_1\(0),
      D => \^accum_i_reg[63]_0\(53),
      Q => \Sample_Metric_Cnt[3]_3\(59),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_1\(0),
      D => \^accum_i_reg[63]_0\(54),
      Q => \Sample_Metric_Cnt[3]_3\(60),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_1\(0),
      D => \^accum_i_reg[63]_0\(55),
      Q => \Sample_Metric_Cnt[3]_3\(61),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_1\(0),
      D => \^accum_i_reg[63]_0\(56),
      Q => \Sample_Metric_Cnt[3]_3\(62),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_1\(0),
      D => \^accum_i_reg[63]_0\(57),
      Q => \Sample_Metric_Cnt[3]_3\(63),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_1\(0),
      D => \^accum_i_reg[63]_0\(0),
      Q => \Sample_Metric_Cnt[3]_3\(6),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_1\(0),
      D => \^accum_i_reg[63]_0\(1),
      Q => \Sample_Metric_Cnt[3]_3\(7),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_1\(0),
      D => \^accum_i_reg[63]_0\(2),
      Q => \Sample_Metric_Cnt[3]_3\(8),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_1\(0),
      D => \^accum_i_reg[63]_0\(3),
      Q => \Sample_Metric_Cnt[3]_3\(9),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_0\(0)
    );
\Sample_Metric_Ram_Data[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[3]_3\(42),
      I1 => \Sample_Metric_Cnt[3]_3\(10),
      I2 => \Sample_Metric_Ram_Data[6]_i_2\(0),
      I3 => \Sample_Metric_Ram_Data[31]_i_6\(30),
      I4 => \Sample_Metric_Ram_Data[6]_i_2\(1),
      I5 => \Sample_Metric_Ram_Data[31]_i_6\(4),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[42]_0\
    );
\Sample_Metric_Ram_Data[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[3]_3\(43),
      I1 => \Sample_Metric_Cnt[3]_3\(11),
      I2 => \Sample_Metric_Ram_Data[6]_i_2\(0),
      I3 => \Sample_Metric_Ram_Data[31]_i_6\(31),
      I4 => \Sample_Metric_Ram_Data[6]_i_2\(1),
      I5 => \Sample_Metric_Ram_Data[31]_i_6\(5),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[43]_0\
    );
\Sample_Metric_Ram_Data[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[3]_3\(44),
      I1 => \Sample_Metric_Cnt[3]_3\(12),
      I2 => \Sample_Metric_Ram_Data[6]_i_2\(0),
      I3 => \Sample_Metric_Ram_Data[31]_i_6\(32),
      I4 => \Sample_Metric_Ram_Data[6]_i_2\(1),
      I5 => \Sample_Metric_Ram_Data[31]_i_6\(6),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[44]_0\
    );
\Sample_Metric_Ram_Data[13]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[3]_3\(45),
      I1 => \Sample_Metric_Cnt[3]_3\(13),
      I2 => \Sample_Metric_Ram_Data[6]_i_2\(0),
      I3 => \Sample_Metric_Ram_Data[31]_i_6\(33),
      I4 => \Sample_Metric_Ram_Data[6]_i_2\(1),
      I5 => \Sample_Metric_Ram_Data[31]_i_6\(7),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[45]_0\
    );
\Sample_Metric_Ram_Data[14]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[3]_3\(46),
      I1 => \Sample_Metric_Cnt[3]_3\(14),
      I2 => \Sample_Metric_Ram_Data[6]_i_2\(0),
      I3 => \Sample_Metric_Ram_Data[31]_i_6\(34),
      I4 => \Sample_Metric_Ram_Data[6]_i_2\(1),
      I5 => \Sample_Metric_Ram_Data[31]_i_6\(8),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[46]_0\
    );
\Sample_Metric_Ram_Data[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[3]_3\(47),
      I1 => \Sample_Metric_Cnt[3]_3\(15),
      I2 => \Sample_Metric_Ram_Data[6]_i_2\(0),
      I3 => \Sample_Metric_Ram_Data[31]_i_6\(35),
      I4 => \Sample_Metric_Ram_Data[6]_i_2\(1),
      I5 => \Sample_Metric_Ram_Data[31]_i_6\(9),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[47]_0\
    );
\Sample_Metric_Ram_Data[16]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[3]_3\(48),
      I1 => \Sample_Metric_Cnt[3]_3\(16),
      I2 => \Sample_Metric_Ram_Data[6]_i_2\(0),
      I3 => \Sample_Metric_Ram_Data[31]_i_6\(36),
      I4 => \Sample_Metric_Ram_Data[6]_i_2\(1),
      I5 => \Sample_Metric_Ram_Data[31]_i_6\(10),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[48]_0\
    );
\Sample_Metric_Ram_Data[17]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[3]_3\(49),
      I1 => \Sample_Metric_Cnt[3]_3\(17),
      I2 => \Sample_Metric_Ram_Data[6]_i_2\(0),
      I3 => \Sample_Metric_Ram_Data[31]_i_6\(37),
      I4 => \Sample_Metric_Ram_Data[6]_i_2\(1),
      I5 => \Sample_Metric_Ram_Data[31]_i_6\(11),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[49]_0\
    );
\Sample_Metric_Ram_Data[18]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[3]_3\(50),
      I1 => \Sample_Metric_Cnt[3]_3\(18),
      I2 => \Sample_Metric_Ram_Data[6]_i_2\(0),
      I3 => \Sample_Metric_Ram_Data[31]_i_6\(38),
      I4 => \Sample_Metric_Ram_Data[6]_i_2\(1),
      I5 => \Sample_Metric_Ram_Data[31]_i_6\(12),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[50]_0\
    );
\Sample_Metric_Ram_Data[19]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[3]_3\(51),
      I1 => \Sample_Metric_Cnt[3]_3\(19),
      I2 => \Sample_Metric_Ram_Data[6]_i_2\(0),
      I3 => \Sample_Metric_Ram_Data[31]_i_6\(39),
      I4 => \Sample_Metric_Ram_Data[6]_i_2\(1),
      I5 => \Sample_Metric_Ram_Data[31]_i_6\(13),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[51]_0\
    );
\Sample_Metric_Ram_Data[20]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[3]_3\(52),
      I1 => \Sample_Metric_Cnt[3]_3\(20),
      I2 => \Sample_Metric_Ram_Data[6]_i_2\(0),
      I3 => \Sample_Metric_Ram_Data[31]_i_6\(40),
      I4 => \Sample_Metric_Ram_Data[6]_i_2\(1),
      I5 => \Sample_Metric_Ram_Data[31]_i_6\(14),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[52]_0\
    );
\Sample_Metric_Ram_Data[21]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[3]_3\(53),
      I1 => \Sample_Metric_Cnt[3]_3\(21),
      I2 => \Sample_Metric_Ram_Data[6]_i_2\(0),
      I3 => \Sample_Metric_Ram_Data[31]_i_6\(41),
      I4 => \Sample_Metric_Ram_Data[6]_i_2\(1),
      I5 => \Sample_Metric_Ram_Data[31]_i_6\(15),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[53]_0\
    );
\Sample_Metric_Ram_Data[22]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[3]_3\(54),
      I1 => \Sample_Metric_Cnt[3]_3\(22),
      I2 => \Sample_Metric_Ram_Data[6]_i_2\(0),
      I3 => \Sample_Metric_Ram_Data[31]_i_6\(42),
      I4 => \Sample_Metric_Ram_Data[6]_i_2\(1),
      I5 => \Sample_Metric_Ram_Data[31]_i_6\(16),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[54]_0\
    );
\Sample_Metric_Ram_Data[23]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[3]_3\(55),
      I1 => \Sample_Metric_Cnt[3]_3\(23),
      I2 => \Sample_Metric_Ram_Data[6]_i_2\(0),
      I3 => \Sample_Metric_Ram_Data[31]_i_6\(43),
      I4 => \Sample_Metric_Ram_Data[6]_i_2\(1),
      I5 => \Sample_Metric_Ram_Data[31]_i_6\(17),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[55]_0\
    );
\Sample_Metric_Ram_Data[24]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[3]_3\(56),
      I1 => \Sample_Metric_Cnt[3]_3\(24),
      I2 => \Sample_Metric_Ram_Data[6]_i_2\(0),
      I3 => \Sample_Metric_Ram_Data[31]_i_6\(44),
      I4 => \Sample_Metric_Ram_Data[6]_i_2\(1),
      I5 => \Sample_Metric_Ram_Data[31]_i_6\(18),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[56]_0\
    );
\Sample_Metric_Ram_Data[25]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[3]_3\(57),
      I1 => \Sample_Metric_Cnt[3]_3\(25),
      I2 => \Sample_Metric_Ram_Data[6]_i_2\(0),
      I3 => \Sample_Metric_Ram_Data[31]_i_6\(45),
      I4 => \Sample_Metric_Ram_Data[6]_i_2\(1),
      I5 => \Sample_Metric_Ram_Data[31]_i_6\(19),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[57]_0\
    );
\Sample_Metric_Ram_Data[26]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[3]_3\(58),
      I1 => \Sample_Metric_Cnt[3]_3\(26),
      I2 => \Sample_Metric_Ram_Data[6]_i_2\(0),
      I3 => \Sample_Metric_Ram_Data[31]_i_6\(46),
      I4 => \Sample_Metric_Ram_Data[6]_i_2\(1),
      I5 => \Sample_Metric_Ram_Data[31]_i_6\(20),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[58]_0\
    );
\Sample_Metric_Ram_Data[27]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[3]_3\(59),
      I1 => \Sample_Metric_Cnt[3]_3\(27),
      I2 => \Sample_Metric_Ram_Data[6]_i_2\(0),
      I3 => \Sample_Metric_Ram_Data[31]_i_6\(47),
      I4 => \Sample_Metric_Ram_Data[6]_i_2\(1),
      I5 => \Sample_Metric_Ram_Data[31]_i_6\(21),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[59]_0\
    );
\Sample_Metric_Ram_Data[28]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[3]_3\(60),
      I1 => \Sample_Metric_Cnt[3]_3\(28),
      I2 => \Sample_Metric_Ram_Data[6]_i_2\(0),
      I3 => \Sample_Metric_Ram_Data[31]_i_6\(48),
      I4 => \Sample_Metric_Ram_Data[6]_i_2\(1),
      I5 => \Sample_Metric_Ram_Data[31]_i_6\(22),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[60]_0\
    );
\Sample_Metric_Ram_Data[29]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[3]_3\(61),
      I1 => \Sample_Metric_Cnt[3]_3\(29),
      I2 => \Sample_Metric_Ram_Data[6]_i_2\(0),
      I3 => \Sample_Metric_Ram_Data[31]_i_6\(49),
      I4 => \Sample_Metric_Ram_Data[6]_i_2\(1),
      I5 => \Sample_Metric_Ram_Data[31]_i_6\(23),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[61]_0\
    );
\Sample_Metric_Ram_Data[30]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[3]_3\(62),
      I1 => \Sample_Metric_Cnt[3]_3\(30),
      I2 => \Sample_Metric_Ram_Data[6]_i_2\(0),
      I3 => \Sample_Metric_Ram_Data[31]_i_6\(50),
      I4 => \Sample_Metric_Ram_Data[6]_i_2\(1),
      I5 => \Sample_Metric_Ram_Data[31]_i_6\(24),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[62]_0\
    );
\Sample_Metric_Ram_Data[31]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[3]_3\(63),
      I1 => \Sample_Metric_Cnt[3]_3\(31),
      I2 => \Sample_Metric_Ram_Data[6]_i_2\(0),
      I3 => \Sample_Metric_Ram_Data[31]_i_6\(51),
      I4 => \Sample_Metric_Ram_Data[6]_i_2\(1),
      I5 => \Sample_Metric_Ram_Data[31]_i_6\(25),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\
    );
\Sample_Metric_Ram_Data[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[3]_3\(38),
      I1 => \Sample_Metric_Cnt[3]_3\(6),
      I2 => \Sample_Metric_Ram_Data[6]_i_2\(0),
      I3 => \Sample_Metric_Ram_Data[31]_i_6\(26),
      I4 => \Sample_Metric_Ram_Data[6]_i_2\(1),
      I5 => \Sample_Metric_Ram_Data[31]_i_6\(0),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[38]_0\
    );
\Sample_Metric_Ram_Data[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[3]_3\(39),
      I1 => \Sample_Metric_Cnt[3]_3\(7),
      I2 => \Sample_Metric_Ram_Data[6]_i_2\(0),
      I3 => \Sample_Metric_Ram_Data[31]_i_6\(27),
      I4 => \Sample_Metric_Ram_Data[6]_i_2\(1),
      I5 => \Sample_Metric_Ram_Data[31]_i_6\(1),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[39]_0\
    );
\Sample_Metric_Ram_Data[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[3]_3\(40),
      I1 => \Sample_Metric_Cnt[3]_3\(8),
      I2 => \Sample_Metric_Ram_Data[6]_i_2\(0),
      I3 => \Sample_Metric_Ram_Data[31]_i_6\(28),
      I4 => \Sample_Metric_Ram_Data[6]_i_2\(1),
      I5 => \Sample_Metric_Ram_Data[31]_i_6\(2),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[40]_0\
    );
\Sample_Metric_Ram_Data[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[3]_3\(41),
      I1 => \Sample_Metric_Cnt[3]_3\(9),
      I2 => \Sample_Metric_Ram_Data[6]_i_2\(0),
      I3 => \Sample_Metric_Ram_Data[31]_i_6\(29),
      I4 => \Sample_Metric_Ram_Data[6]_i_2\(1),
      I5 => \Sample_Metric_Ram_Data[31]_i_6\(3),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[41]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_3 is
  port (
    \Accum_i_reg[63]_0\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \Accum_i_reg[8]_0\ : in STD_LOGIC;
    \Accum_i_reg[8]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Accum_i_reg[8]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Accum_i_reg[16]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Accum_i_reg[16]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Accum_i_reg[24]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Accum_i_reg[24]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Accum_i_reg[32]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Accum_i_reg[32]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Accum_i_reg[40]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Accum_i_reg[40]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Accum_i_reg[48]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Accum_i_reg[48]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Accum_i_reg[56]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Accum_i_reg[56]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Accum_i_reg[63]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \Accum_i_reg[63]_2\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Accum_i_reg[63]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    mon_clk : in STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_3 : entity is "acc_sample";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_3 is
  signal \Accum_i0_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__0_n_4\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__0_n_5\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__0_n_6\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__0_n_7\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__1_n_0\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__1_n_4\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__1_n_5\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__1_n_6\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__1_n_7\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__2_n_0\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__2_n_1\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__2_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__2_n_3\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__2_n_4\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__2_n_5\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__2_n_6\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__2_n_7\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__3_n_0\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__3_n_1\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__3_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__3_n_3\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__3_n_4\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__3_n_5\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__3_n_6\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__3_n_7\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__4_n_0\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__4_n_1\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__4_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__4_n_3\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__4_n_4\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__4_n_5\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__4_n_6\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__4_n_7\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__5_n_0\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__5_n_1\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__5_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__5_n_3\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__5_n_4\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__5_n_5\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__5_n_6\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__5_n_7\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__6_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__6_n_3\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__6_n_4\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__6_n_5\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__6_n_6\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__6_n_7\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal Accum_i1_in : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \^accum_i_reg[63]_0\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \NLW_Accum_i0_inferred__0/i__carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_Accum_i0_inferred__0/i__carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
begin
  \Accum_i_reg[63]_0\(63 downto 0) <= \^accum_i_reg[63]_0\(63 downto 0);
\Accum_i0_inferred__0/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => \Accum_i_reg[8]_0\,
      CI_TOP => '0',
      CO(7) => \Accum_i0_inferred__0/i__carry_n_0\,
      CO(6) => \Accum_i0_inferred__0/i__carry_n_1\,
      CO(5) => \Accum_i0_inferred__0/i__carry_n_2\,
      CO(4) => \Accum_i0_inferred__0/i__carry_n_3\,
      CO(3) => \Accum_i0_inferred__0/i__carry_n_4\,
      CO(2) => \Accum_i0_inferred__0/i__carry_n_5\,
      CO(1) => \Accum_i0_inferred__0/i__carry_n_6\,
      CO(0) => \Accum_i0_inferred__0/i__carry_n_7\,
      DI(7 downto 0) => \Accum_i_reg[8]_1\(7 downto 0),
      O(7 downto 0) => Accum_i1_in(8 downto 1),
      S(7 downto 0) => \Accum_i_reg[8]_2\(7 downto 0)
    );
\Accum_i0_inferred__0/i__carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \Accum_i0_inferred__0/i__carry_n_0\,
      CI_TOP => '0',
      CO(7) => \Accum_i0_inferred__0/i__carry__0_n_0\,
      CO(6) => \Accum_i0_inferred__0/i__carry__0_n_1\,
      CO(5) => \Accum_i0_inferred__0/i__carry__0_n_2\,
      CO(4) => \Accum_i0_inferred__0/i__carry__0_n_3\,
      CO(3) => \Accum_i0_inferred__0/i__carry__0_n_4\,
      CO(2) => \Accum_i0_inferred__0/i__carry__0_n_5\,
      CO(1) => \Accum_i0_inferred__0/i__carry__0_n_6\,
      CO(0) => \Accum_i0_inferred__0/i__carry__0_n_7\,
      DI(7 downto 0) => \Accum_i_reg[16]_0\(7 downto 0),
      O(7 downto 0) => Accum_i1_in(16 downto 9),
      S(7 downto 0) => \Accum_i_reg[16]_1\(7 downto 0)
    );
\Accum_i0_inferred__0/i__carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \Accum_i0_inferred__0/i__carry__0_n_0\,
      CI_TOP => '0',
      CO(7) => \Accum_i0_inferred__0/i__carry__1_n_0\,
      CO(6) => \Accum_i0_inferred__0/i__carry__1_n_1\,
      CO(5) => \Accum_i0_inferred__0/i__carry__1_n_2\,
      CO(4) => \Accum_i0_inferred__0/i__carry__1_n_3\,
      CO(3) => \Accum_i0_inferred__0/i__carry__1_n_4\,
      CO(2) => \Accum_i0_inferred__0/i__carry__1_n_5\,
      CO(1) => \Accum_i0_inferred__0/i__carry__1_n_6\,
      CO(0) => \Accum_i0_inferred__0/i__carry__1_n_7\,
      DI(7 downto 0) => \Accum_i_reg[24]_0\(7 downto 0),
      O(7 downto 0) => Accum_i1_in(24 downto 17),
      S(7 downto 0) => \Accum_i_reg[24]_1\(7 downto 0)
    );
\Accum_i0_inferred__0/i__carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \Accum_i0_inferred__0/i__carry__1_n_0\,
      CI_TOP => '0',
      CO(7) => \Accum_i0_inferred__0/i__carry__2_n_0\,
      CO(6) => \Accum_i0_inferred__0/i__carry__2_n_1\,
      CO(5) => \Accum_i0_inferred__0/i__carry__2_n_2\,
      CO(4) => \Accum_i0_inferred__0/i__carry__2_n_3\,
      CO(3) => \Accum_i0_inferred__0/i__carry__2_n_4\,
      CO(2) => \Accum_i0_inferred__0/i__carry__2_n_5\,
      CO(1) => \Accum_i0_inferred__0/i__carry__2_n_6\,
      CO(0) => \Accum_i0_inferred__0/i__carry__2_n_7\,
      DI(7 downto 0) => \Accum_i_reg[32]_0\(7 downto 0),
      O(7 downto 0) => Accum_i1_in(32 downto 25),
      S(7 downto 0) => \Accum_i_reg[32]_1\(7 downto 0)
    );
\Accum_i0_inferred__0/i__carry__3\: unisim.vcomponents.CARRY8
     port map (
      CI => \Accum_i0_inferred__0/i__carry__2_n_0\,
      CI_TOP => '0',
      CO(7) => \Accum_i0_inferred__0/i__carry__3_n_0\,
      CO(6) => \Accum_i0_inferred__0/i__carry__3_n_1\,
      CO(5) => \Accum_i0_inferred__0/i__carry__3_n_2\,
      CO(4) => \Accum_i0_inferred__0/i__carry__3_n_3\,
      CO(3) => \Accum_i0_inferred__0/i__carry__3_n_4\,
      CO(2) => \Accum_i0_inferred__0/i__carry__3_n_5\,
      CO(1) => \Accum_i0_inferred__0/i__carry__3_n_6\,
      CO(0) => \Accum_i0_inferred__0/i__carry__3_n_7\,
      DI(7 downto 0) => \Accum_i_reg[40]_0\(7 downto 0),
      O(7 downto 0) => Accum_i1_in(40 downto 33),
      S(7 downto 0) => \Accum_i_reg[40]_1\(7 downto 0)
    );
\Accum_i0_inferred__0/i__carry__4\: unisim.vcomponents.CARRY8
     port map (
      CI => \Accum_i0_inferred__0/i__carry__3_n_0\,
      CI_TOP => '0',
      CO(7) => \Accum_i0_inferred__0/i__carry__4_n_0\,
      CO(6) => \Accum_i0_inferred__0/i__carry__4_n_1\,
      CO(5) => \Accum_i0_inferred__0/i__carry__4_n_2\,
      CO(4) => \Accum_i0_inferred__0/i__carry__4_n_3\,
      CO(3) => \Accum_i0_inferred__0/i__carry__4_n_4\,
      CO(2) => \Accum_i0_inferred__0/i__carry__4_n_5\,
      CO(1) => \Accum_i0_inferred__0/i__carry__4_n_6\,
      CO(0) => \Accum_i0_inferred__0/i__carry__4_n_7\,
      DI(7 downto 0) => \Accum_i_reg[48]_0\(7 downto 0),
      O(7 downto 0) => Accum_i1_in(48 downto 41),
      S(7 downto 0) => \Accum_i_reg[48]_1\(7 downto 0)
    );
\Accum_i0_inferred__0/i__carry__5\: unisim.vcomponents.CARRY8
     port map (
      CI => \Accum_i0_inferred__0/i__carry__4_n_0\,
      CI_TOP => '0',
      CO(7) => \Accum_i0_inferred__0/i__carry__5_n_0\,
      CO(6) => \Accum_i0_inferred__0/i__carry__5_n_1\,
      CO(5) => \Accum_i0_inferred__0/i__carry__5_n_2\,
      CO(4) => \Accum_i0_inferred__0/i__carry__5_n_3\,
      CO(3) => \Accum_i0_inferred__0/i__carry__5_n_4\,
      CO(2) => \Accum_i0_inferred__0/i__carry__5_n_5\,
      CO(1) => \Accum_i0_inferred__0/i__carry__5_n_6\,
      CO(0) => \Accum_i0_inferred__0/i__carry__5_n_7\,
      DI(7 downto 0) => \Accum_i_reg[56]_0\(7 downto 0),
      O(7 downto 0) => Accum_i1_in(56 downto 49),
      S(7 downto 0) => \Accum_i_reg[56]_1\(7 downto 0)
    );
\Accum_i0_inferred__0/i__carry__6\: unisim.vcomponents.CARRY8
     port map (
      CI => \Accum_i0_inferred__0/i__carry__5_n_0\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_Accum_i0_inferred__0/i__carry__6_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \Accum_i0_inferred__0/i__carry__6_n_2\,
      CO(4) => \Accum_i0_inferred__0/i__carry__6_n_3\,
      CO(3) => \Accum_i0_inferred__0/i__carry__6_n_4\,
      CO(2) => \Accum_i0_inferred__0/i__carry__6_n_5\,
      CO(1) => \Accum_i0_inferred__0/i__carry__6_n_6\,
      CO(0) => \Accum_i0_inferred__0/i__carry__6_n_7\,
      DI(7 downto 6) => B"00",
      DI(5 downto 0) => \Accum_i_reg[63]_1\(5 downto 0),
      O(7) => \NLW_Accum_i0_inferred__0/i__carry__6_O_UNCONNECTED\(7),
      O(6 downto 0) => Accum_i1_in(63 downto 57),
      S(7) => '0',
      S(6 downto 0) => \Accum_i_reg[63]_2\(6 downto 0)
    );
\Accum_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^accum_i_reg[63]_0\(0),
      O => Accum_i1_in(0)
    );
\Accum_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(0),
      Q => \^accum_i_reg[63]_0\(0),
      R => SR(0)
    );
\Accum_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(10),
      Q => \^accum_i_reg[63]_0\(10),
      R => SR(0)
    );
\Accum_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(11),
      Q => \^accum_i_reg[63]_0\(11),
      R => SR(0)
    );
\Accum_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(12),
      Q => \^accum_i_reg[63]_0\(12),
      R => SR(0)
    );
\Accum_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(13),
      Q => \^accum_i_reg[63]_0\(13),
      R => SR(0)
    );
\Accum_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(14),
      Q => \^accum_i_reg[63]_0\(14),
      R => SR(0)
    );
\Accum_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(15),
      Q => \^accum_i_reg[63]_0\(15),
      R => SR(0)
    );
\Accum_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(16),
      Q => \^accum_i_reg[63]_0\(16),
      R => SR(0)
    );
\Accum_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(17),
      Q => \^accum_i_reg[63]_0\(17),
      R => SR(0)
    );
\Accum_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(18),
      Q => \^accum_i_reg[63]_0\(18),
      R => SR(0)
    );
\Accum_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(19),
      Q => \^accum_i_reg[63]_0\(19),
      R => SR(0)
    );
\Accum_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(1),
      Q => \^accum_i_reg[63]_0\(1),
      R => SR(0)
    );
\Accum_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(20),
      Q => \^accum_i_reg[63]_0\(20),
      R => SR(0)
    );
\Accum_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(21),
      Q => \^accum_i_reg[63]_0\(21),
      R => SR(0)
    );
\Accum_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(22),
      Q => \^accum_i_reg[63]_0\(22),
      R => SR(0)
    );
\Accum_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(23),
      Q => \^accum_i_reg[63]_0\(23),
      R => SR(0)
    );
\Accum_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(24),
      Q => \^accum_i_reg[63]_0\(24),
      R => SR(0)
    );
\Accum_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(25),
      Q => \^accum_i_reg[63]_0\(25),
      R => SR(0)
    );
\Accum_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(26),
      Q => \^accum_i_reg[63]_0\(26),
      R => SR(0)
    );
\Accum_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(27),
      Q => \^accum_i_reg[63]_0\(27),
      R => SR(0)
    );
\Accum_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(28),
      Q => \^accum_i_reg[63]_0\(28),
      R => SR(0)
    );
\Accum_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(29),
      Q => \^accum_i_reg[63]_0\(29),
      R => SR(0)
    );
\Accum_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(2),
      Q => \^accum_i_reg[63]_0\(2),
      R => SR(0)
    );
\Accum_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(30),
      Q => \^accum_i_reg[63]_0\(30),
      R => SR(0)
    );
\Accum_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(31),
      Q => \^accum_i_reg[63]_0\(31),
      R => SR(0)
    );
\Accum_i_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(32),
      Q => \^accum_i_reg[63]_0\(32),
      R => SR(0)
    );
\Accum_i_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(33),
      Q => \^accum_i_reg[63]_0\(33),
      R => SR(0)
    );
\Accum_i_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(34),
      Q => \^accum_i_reg[63]_0\(34),
      R => SR(0)
    );
\Accum_i_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(35),
      Q => \^accum_i_reg[63]_0\(35),
      R => SR(0)
    );
\Accum_i_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(36),
      Q => \^accum_i_reg[63]_0\(36),
      R => SR(0)
    );
\Accum_i_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(37),
      Q => \^accum_i_reg[63]_0\(37),
      R => SR(0)
    );
\Accum_i_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(38),
      Q => \^accum_i_reg[63]_0\(38),
      R => SR(0)
    );
\Accum_i_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(39),
      Q => \^accum_i_reg[63]_0\(39),
      R => SR(0)
    );
\Accum_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(3),
      Q => \^accum_i_reg[63]_0\(3),
      R => SR(0)
    );
\Accum_i_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(40),
      Q => \^accum_i_reg[63]_0\(40),
      R => SR(0)
    );
\Accum_i_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(41),
      Q => \^accum_i_reg[63]_0\(41),
      R => SR(0)
    );
\Accum_i_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(42),
      Q => \^accum_i_reg[63]_0\(42),
      R => SR(0)
    );
\Accum_i_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(43),
      Q => \^accum_i_reg[63]_0\(43),
      R => SR(0)
    );
\Accum_i_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(44),
      Q => \^accum_i_reg[63]_0\(44),
      R => SR(0)
    );
\Accum_i_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(45),
      Q => \^accum_i_reg[63]_0\(45),
      R => SR(0)
    );
\Accum_i_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(46),
      Q => \^accum_i_reg[63]_0\(46),
      R => SR(0)
    );
\Accum_i_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(47),
      Q => \^accum_i_reg[63]_0\(47),
      R => SR(0)
    );
\Accum_i_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(48),
      Q => \^accum_i_reg[63]_0\(48),
      R => SR(0)
    );
\Accum_i_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(49),
      Q => \^accum_i_reg[63]_0\(49),
      R => SR(0)
    );
\Accum_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(4),
      Q => \^accum_i_reg[63]_0\(4),
      R => SR(0)
    );
\Accum_i_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(50),
      Q => \^accum_i_reg[63]_0\(50),
      R => SR(0)
    );
\Accum_i_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(51),
      Q => \^accum_i_reg[63]_0\(51),
      R => SR(0)
    );
\Accum_i_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(52),
      Q => \^accum_i_reg[63]_0\(52),
      R => SR(0)
    );
\Accum_i_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(53),
      Q => \^accum_i_reg[63]_0\(53),
      R => SR(0)
    );
\Accum_i_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(54),
      Q => \^accum_i_reg[63]_0\(54),
      R => SR(0)
    );
\Accum_i_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(55),
      Q => \^accum_i_reg[63]_0\(55),
      R => SR(0)
    );
\Accum_i_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(56),
      Q => \^accum_i_reg[63]_0\(56),
      R => SR(0)
    );
\Accum_i_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(57),
      Q => \^accum_i_reg[63]_0\(57),
      R => SR(0)
    );
\Accum_i_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(58),
      Q => \^accum_i_reg[63]_0\(58),
      R => SR(0)
    );
\Accum_i_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(59),
      Q => \^accum_i_reg[63]_0\(59),
      R => SR(0)
    );
\Accum_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(5),
      Q => \^accum_i_reg[63]_0\(5),
      R => SR(0)
    );
\Accum_i_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(60),
      Q => \^accum_i_reg[63]_0\(60),
      R => SR(0)
    );
\Accum_i_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(61),
      Q => \^accum_i_reg[63]_0\(61),
      R => SR(0)
    );
\Accum_i_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(62),
      Q => \^accum_i_reg[63]_0\(62),
      R => SR(0)
    );
\Accum_i_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(63),
      Q => \^accum_i_reg[63]_0\(63),
      R => SR(0)
    );
\Accum_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(6),
      Q => \^accum_i_reg[63]_0\(6),
      R => SR(0)
    );
\Accum_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(7),
      Q => \^accum_i_reg[63]_0\(7),
      R => SR(0)
    );
\Accum_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(8),
      Q => \^accum_i_reg[63]_0\(8),
      R => SR(0)
    );
\Accum_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_3\(0),
      D => Accum_i1_in(9),
      Q => \^accum_i_reg[63]_0\(9),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(0),
      Q => Q(0),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(10),
      Q => Q(10),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(11),
      Q => Q(11),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(12),
      Q => Q(12),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(13),
      Q => Q(13),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(14),
      Q => Q(14),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(15),
      Q => Q(15),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(16),
      Q => Q(16),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(17),
      Q => Q(17),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(18),
      Q => Q(18),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(19),
      Q => Q(19),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(1),
      Q => Q(1),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(20),
      Q => Q(20),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(21),
      Q => Q(21),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(22),
      Q => Q(22),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(23),
      Q => Q(23),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(24),
      Q => Q(24),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(25),
      Q => Q(25),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(26),
      Q => Q(26),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(27),
      Q => Q(27),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(28),
      Q => Q(28),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(29),
      Q => Q(29),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(2),
      Q => Q(2),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(30),
      Q => Q(30),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(31),
      Q => Q(31),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(32),
      Q => Q(32),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(33),
      Q => Q(33),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(34),
      Q => Q(34),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(35),
      Q => Q(35),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(36),
      Q => Q(36),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(37),
      Q => Q(37),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(38),
      Q => Q(38),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(39),
      Q => Q(39),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(3),
      Q => Q(3),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(40),
      Q => Q(40),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(41),
      Q => Q(41),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(42),
      Q => Q(42),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(43),
      Q => Q(43),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(44),
      Q => Q(44),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(45),
      Q => Q(45),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(46),
      Q => Q(46),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(47),
      Q => Q(47),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(48),
      Q => Q(48),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(49),
      Q => Q(49),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(4),
      Q => Q(4),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(50),
      Q => Q(50),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(51),
      Q => Q(51),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(52),
      Q => Q(52),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(53),
      Q => Q(53),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(54),
      Q => Q(54),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(55),
      Q => Q(55),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(56),
      Q => Q(56),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(57),
      Q => Q(57),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(58),
      Q => Q(58),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(59),
      Q => Q(59),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(5),
      Q => Q(5),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(60),
      Q => Q(60),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(61),
      Q => Q(61),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(62),
      Q => Q(62),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(63),
      Q => Q(63),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(6),
      Q => Q(6),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(7),
      Q => Q(7),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(8),
      Q => Q(8),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(9),
      Q => Q(9),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_4 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[40]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[41]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[42]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[43]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[44]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[45]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[46]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[47]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[56]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[57]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[58]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[59]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[60]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[61]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[62]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\ : out STD_LOGIC;
    \Accum_i_reg[63]_0\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \Sample_Metric_Ram_Data_reg[23]\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[0]\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[23]_0\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[0]_0\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[23]_1\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[22]\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[22]_0\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[22]_1\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[21]\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[21]_0\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[21]_1\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[20]\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[20]_0\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[20]_1\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[19]\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[19]_0\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[19]_1\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[18]\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[18]_0\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[18]_1\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[17]\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[17]_0\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[17]_1\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[16]\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[16]_0\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[16]_1\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[7]\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[7]_0\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[7]_1\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[6]\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[6]_0\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[6]_1\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[5]\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[5]_0\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[5]_1\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[4]\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[4]_0\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[4]_1\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[3]\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[3]_0\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[3]_1\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[2]\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[2]_0\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[2]_1\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[1]\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[1]_0\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[1]_1\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[0]_1\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[0]_2\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[0]_3\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data[0]_i_2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Sample_Metric_Ram_Data_reg[0]_4\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[0]_5\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[1]_2\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[1]_3\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[2]_2\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[2]_3\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[3]_2\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[3]_3\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[4]_2\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[4]_3\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[5]_2\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[5]_3\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[6]_2\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[6]_3\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[7]_2\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[7]_3\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data[8]_i_3\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data[8]_i_3_0\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data[9]_i_3\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data[9]_i_3_0\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data[10]_i_3\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data[10]_i_3_0\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data[11]_i_3\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data[11]_i_3_0\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data[12]_i_3\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data[12]_i_3_0\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data[13]_i_3\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data[13]_i_3_0\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data[14]_i_3\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data[14]_i_3_0\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data[15]_i_3\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data[15]_i_3_0\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[16]_2\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[16]_3\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[17]_2\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[17]_3\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[18]_2\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[18]_3\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[19]_2\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[19]_3\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[20]_2\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[20]_3\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[21]_2\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[21]_3\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[22]_2\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[22]_3\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[23]_2\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[23]_3\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data[24]_i_3\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data[24]_i_3_0\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data[25]_i_3\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data[25]_i_3_0\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data[26]_i_3\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data[26]_i_3_0\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data[27]_i_3\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data[27]_i_3_0\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data[28]_i_3\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data[28]_i_3_0\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data[29]_i_3\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data[29]_i_3_0\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data[30]_i_3\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data[30]_i_3_0\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data[31]_i_4\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data[31]_i_4_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 63 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Accum_i_reg[63]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Accum_i_reg[63]_2\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    mon_clk : in STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_4 : entity is "acc_sample";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_4 is
  signal \^accum_i_reg[63]_0\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \Sample_Metric_Cnt[5]_5\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \Sample_Metric_Ram_Data[0]_i_2_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[0]_i_6_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[10]_i_6_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[11]_i_6_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[12]_i_6_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[13]_i_6_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[14]_i_6_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[15]_i_6_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[16]_i_2_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[16]_i_6_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[17]_i_2_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[17]_i_6_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[18]_i_2_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[18]_i_6_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[19]_i_2_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[19]_i_6_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[1]_i_2_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[1]_i_6_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[20]_i_2_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[20]_i_6_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[21]_i_2_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[21]_i_6_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[22]_i_2_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[22]_i_6_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[23]_i_2_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[23]_i_7_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[24]_i_6_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[25]_i_6_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[26]_i_6_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[27]_i_6_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[28]_i_6_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[29]_i_6_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[2]_i_2_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[2]_i_6_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[30]_i_6_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[31]_i_9_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[3]_i_2_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[3]_i_6_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[4]_i_2_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[4]_i_6_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[5]_i_2_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[5]_i_6_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[6]_i_2_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[6]_i_6_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[7]_i_2_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[7]_i_6_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[8]_i_6_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[9]_i_6_n_0\ : STD_LOGIC;
begin
  \Accum_i_reg[63]_0\(63 downto 0) <= \^accum_i_reg[63]_0\(63 downto 0);
\Accum_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(0),
      Q => \^accum_i_reg[63]_0\(0),
      R => SR(0)
    );
\Accum_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(10),
      Q => \^accum_i_reg[63]_0\(10),
      R => SR(0)
    );
\Accum_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(11),
      Q => \^accum_i_reg[63]_0\(11),
      R => SR(0)
    );
\Accum_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(12),
      Q => \^accum_i_reg[63]_0\(12),
      R => SR(0)
    );
\Accum_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(13),
      Q => \^accum_i_reg[63]_0\(13),
      R => SR(0)
    );
\Accum_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(14),
      Q => \^accum_i_reg[63]_0\(14),
      R => SR(0)
    );
\Accum_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(15),
      Q => \^accum_i_reg[63]_0\(15),
      R => SR(0)
    );
\Accum_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(16),
      Q => \^accum_i_reg[63]_0\(16),
      R => SR(0)
    );
\Accum_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(17),
      Q => \^accum_i_reg[63]_0\(17),
      R => SR(0)
    );
\Accum_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(18),
      Q => \^accum_i_reg[63]_0\(18),
      R => SR(0)
    );
\Accum_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(19),
      Q => \^accum_i_reg[63]_0\(19),
      R => SR(0)
    );
\Accum_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(1),
      Q => \^accum_i_reg[63]_0\(1),
      R => SR(0)
    );
\Accum_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(20),
      Q => \^accum_i_reg[63]_0\(20),
      R => SR(0)
    );
\Accum_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(21),
      Q => \^accum_i_reg[63]_0\(21),
      R => SR(0)
    );
\Accum_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(22),
      Q => \^accum_i_reg[63]_0\(22),
      R => SR(0)
    );
\Accum_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(23),
      Q => \^accum_i_reg[63]_0\(23),
      R => SR(0)
    );
\Accum_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(24),
      Q => \^accum_i_reg[63]_0\(24),
      R => SR(0)
    );
\Accum_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(25),
      Q => \^accum_i_reg[63]_0\(25),
      R => SR(0)
    );
\Accum_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(26),
      Q => \^accum_i_reg[63]_0\(26),
      R => SR(0)
    );
\Accum_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(27),
      Q => \^accum_i_reg[63]_0\(27),
      R => SR(0)
    );
\Accum_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(28),
      Q => \^accum_i_reg[63]_0\(28),
      R => SR(0)
    );
\Accum_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(29),
      Q => \^accum_i_reg[63]_0\(29),
      R => SR(0)
    );
\Accum_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(2),
      Q => \^accum_i_reg[63]_0\(2),
      R => SR(0)
    );
\Accum_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(30),
      Q => \^accum_i_reg[63]_0\(30),
      R => SR(0)
    );
\Accum_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(31),
      Q => \^accum_i_reg[63]_0\(31),
      R => SR(0)
    );
\Accum_i_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(32),
      Q => \^accum_i_reg[63]_0\(32),
      R => SR(0)
    );
\Accum_i_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(33),
      Q => \^accum_i_reg[63]_0\(33),
      R => SR(0)
    );
\Accum_i_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(34),
      Q => \^accum_i_reg[63]_0\(34),
      R => SR(0)
    );
\Accum_i_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(35),
      Q => \^accum_i_reg[63]_0\(35),
      R => SR(0)
    );
\Accum_i_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(36),
      Q => \^accum_i_reg[63]_0\(36),
      R => SR(0)
    );
\Accum_i_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(37),
      Q => \^accum_i_reg[63]_0\(37),
      R => SR(0)
    );
\Accum_i_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(38),
      Q => \^accum_i_reg[63]_0\(38),
      R => SR(0)
    );
\Accum_i_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(39),
      Q => \^accum_i_reg[63]_0\(39),
      R => SR(0)
    );
\Accum_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(3),
      Q => \^accum_i_reg[63]_0\(3),
      R => SR(0)
    );
\Accum_i_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(40),
      Q => \^accum_i_reg[63]_0\(40),
      R => SR(0)
    );
\Accum_i_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(41),
      Q => \^accum_i_reg[63]_0\(41),
      R => SR(0)
    );
\Accum_i_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(42),
      Q => \^accum_i_reg[63]_0\(42),
      R => SR(0)
    );
\Accum_i_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(43),
      Q => \^accum_i_reg[63]_0\(43),
      R => SR(0)
    );
\Accum_i_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(44),
      Q => \^accum_i_reg[63]_0\(44),
      R => SR(0)
    );
\Accum_i_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(45),
      Q => \^accum_i_reg[63]_0\(45),
      R => SR(0)
    );
\Accum_i_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(46),
      Q => \^accum_i_reg[63]_0\(46),
      R => SR(0)
    );
\Accum_i_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(47),
      Q => \^accum_i_reg[63]_0\(47),
      R => SR(0)
    );
\Accum_i_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(48),
      Q => \^accum_i_reg[63]_0\(48),
      R => SR(0)
    );
\Accum_i_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(49),
      Q => \^accum_i_reg[63]_0\(49),
      R => SR(0)
    );
\Accum_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(4),
      Q => \^accum_i_reg[63]_0\(4),
      R => SR(0)
    );
\Accum_i_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(50),
      Q => \^accum_i_reg[63]_0\(50),
      R => SR(0)
    );
\Accum_i_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(51),
      Q => \^accum_i_reg[63]_0\(51),
      R => SR(0)
    );
\Accum_i_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(52),
      Q => \^accum_i_reg[63]_0\(52),
      R => SR(0)
    );
\Accum_i_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(53),
      Q => \^accum_i_reg[63]_0\(53),
      R => SR(0)
    );
\Accum_i_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(54),
      Q => \^accum_i_reg[63]_0\(54),
      R => SR(0)
    );
\Accum_i_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(55),
      Q => \^accum_i_reg[63]_0\(55),
      R => SR(0)
    );
\Accum_i_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(56),
      Q => \^accum_i_reg[63]_0\(56),
      R => SR(0)
    );
\Accum_i_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(57),
      Q => \^accum_i_reg[63]_0\(57),
      R => SR(0)
    );
\Accum_i_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(58),
      Q => \^accum_i_reg[63]_0\(58),
      R => SR(0)
    );
\Accum_i_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(59),
      Q => \^accum_i_reg[63]_0\(59),
      R => SR(0)
    );
\Accum_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(5),
      Q => \^accum_i_reg[63]_0\(5),
      R => SR(0)
    );
\Accum_i_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(60),
      Q => \^accum_i_reg[63]_0\(60),
      R => SR(0)
    );
\Accum_i_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(61),
      Q => \^accum_i_reg[63]_0\(61),
      R => SR(0)
    );
\Accum_i_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(62),
      Q => \^accum_i_reg[63]_0\(62),
      R => SR(0)
    );
\Accum_i_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(63),
      Q => \^accum_i_reg[63]_0\(63),
      R => SR(0)
    );
\Accum_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(6),
      Q => \^accum_i_reg[63]_0\(6),
      R => SR(0)
    );
\Accum_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(7),
      Q => \^accum_i_reg[63]_0\(7),
      R => SR(0)
    );
\Accum_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(8),
      Q => \^accum_i_reg[63]_0\(8),
      R => SR(0)
    );
\Accum_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[63]_1\(0),
      D => \Accum_i_reg[63]_2\(9),
      Q => \^accum_i_reg[63]_0\(9),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(0),
      Q => \Sample_Metric_Cnt[5]_5\(0),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(10),
      Q => \Sample_Metric_Cnt[5]_5\(10),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(11),
      Q => \Sample_Metric_Cnt[5]_5\(11),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(12),
      Q => \Sample_Metric_Cnt[5]_5\(12),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(13),
      Q => \Sample_Metric_Cnt[5]_5\(13),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(14),
      Q => \Sample_Metric_Cnt[5]_5\(14),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(15),
      Q => \Sample_Metric_Cnt[5]_5\(15),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(16),
      Q => \Sample_Metric_Cnt[5]_5\(16),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(17),
      Q => \Sample_Metric_Cnt[5]_5\(17),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(18),
      Q => \Sample_Metric_Cnt[5]_5\(18),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(19),
      Q => \Sample_Metric_Cnt[5]_5\(19),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(1),
      Q => \Sample_Metric_Cnt[5]_5\(1),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(20),
      Q => \Sample_Metric_Cnt[5]_5\(20),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(21),
      Q => \Sample_Metric_Cnt[5]_5\(21),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(22),
      Q => \Sample_Metric_Cnt[5]_5\(22),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(23),
      Q => \Sample_Metric_Cnt[5]_5\(23),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(24),
      Q => \Sample_Metric_Cnt[5]_5\(24),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(25),
      Q => \Sample_Metric_Cnt[5]_5\(25),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(26),
      Q => \Sample_Metric_Cnt[5]_5\(26),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(27),
      Q => \Sample_Metric_Cnt[5]_5\(27),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(28),
      Q => \Sample_Metric_Cnt[5]_5\(28),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(29),
      Q => \Sample_Metric_Cnt[5]_5\(29),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(2),
      Q => \Sample_Metric_Cnt[5]_5\(2),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(30),
      Q => \Sample_Metric_Cnt[5]_5\(30),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(31),
      Q => \Sample_Metric_Cnt[5]_5\(31),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(32),
      Q => \Sample_Metric_Cnt[5]_5\(32),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(33),
      Q => \Sample_Metric_Cnt[5]_5\(33),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(34),
      Q => \Sample_Metric_Cnt[5]_5\(34),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(35),
      Q => \Sample_Metric_Cnt[5]_5\(35),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(36),
      Q => \Sample_Metric_Cnt[5]_5\(36),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(37),
      Q => \Sample_Metric_Cnt[5]_5\(37),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(38),
      Q => \Sample_Metric_Cnt[5]_5\(38),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(39),
      Q => \Sample_Metric_Cnt[5]_5\(39),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(3),
      Q => \Sample_Metric_Cnt[5]_5\(3),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(40),
      Q => \Sample_Metric_Cnt[5]_5\(40),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(41),
      Q => \Sample_Metric_Cnt[5]_5\(41),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(42),
      Q => \Sample_Metric_Cnt[5]_5\(42),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(43),
      Q => \Sample_Metric_Cnt[5]_5\(43),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(44),
      Q => \Sample_Metric_Cnt[5]_5\(44),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(45),
      Q => \Sample_Metric_Cnt[5]_5\(45),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(46),
      Q => \Sample_Metric_Cnt[5]_5\(46),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(47),
      Q => \Sample_Metric_Cnt[5]_5\(47),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(48),
      Q => \Sample_Metric_Cnt[5]_5\(48),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(49),
      Q => \Sample_Metric_Cnt[5]_5\(49),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(4),
      Q => \Sample_Metric_Cnt[5]_5\(4),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(50),
      Q => \Sample_Metric_Cnt[5]_5\(50),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(51),
      Q => \Sample_Metric_Cnt[5]_5\(51),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(52),
      Q => \Sample_Metric_Cnt[5]_5\(52),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(53),
      Q => \Sample_Metric_Cnt[5]_5\(53),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(54),
      Q => \Sample_Metric_Cnt[5]_5\(54),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(55),
      Q => \Sample_Metric_Cnt[5]_5\(55),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(56),
      Q => \Sample_Metric_Cnt[5]_5\(56),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(57),
      Q => \Sample_Metric_Cnt[5]_5\(57),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(58),
      Q => \Sample_Metric_Cnt[5]_5\(58),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(59),
      Q => \Sample_Metric_Cnt[5]_5\(59),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(5),
      Q => \Sample_Metric_Cnt[5]_5\(5),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(60),
      Q => \Sample_Metric_Cnt[5]_5\(60),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(61),
      Q => \Sample_Metric_Cnt[5]_5\(61),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(62),
      Q => \Sample_Metric_Cnt[5]_5\(62),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(63),
      Q => \Sample_Metric_Cnt[5]_5\(63),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(6),
      Q => \Sample_Metric_Cnt[5]_5\(6),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(7),
      Q => \Sample_Metric_Cnt[5]_5\(7),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(8),
      Q => \Sample_Metric_Cnt[5]_5\(8),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \^accum_i_reg[63]_0\(9),
      Q => \Sample_Metric_Cnt[5]_5\(9),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\Sample_Metric_Ram_Data[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[0]_i_2_n_0\,
      I1 => \Sample_Metric_Ram_Data_reg[0]_1\,
      I2 => \Sample_Metric_Ram_Data_reg[0]\,
      I3 => \Sample_Metric_Ram_Data_reg[0]_2\,
      I4 => \Sample_Metric_Ram_Data_reg[0]_0\,
      I5 => \Sample_Metric_Ram_Data_reg[0]_3\,
      O => D(0)
    );
\Sample_Metric_Ram_Data[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[0]_i_6_n_0\,
      I1 => \Sample_Metric_Ram_Data[0]_i_2_0\(2),
      I2 => \Sample_Metric_Ram_Data_reg[0]_4\,
      I3 => \Sample_Metric_Ram_Data[0]_i_2_0\(1),
      I4 => \Sample_Metric_Ram_Data_reg[0]_5\,
      O => \Sample_Metric_Ram_Data[0]_i_2_n_0\
    );
\Sample_Metric_Ram_Data[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[5]_5\(32),
      I1 => \Sample_Metric_Cnt[5]_5\(0),
      I2 => \Sample_Metric_Ram_Data[0]_i_2_0\(0),
      I3 => Q(32),
      I4 => \Sample_Metric_Ram_Data[0]_i_2_0\(3),
      I5 => Q(0),
      O => \Sample_Metric_Ram_Data[0]_i_6_n_0\
    );
\Sample_Metric_Ram_Data[10]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[10]_i_6_n_0\,
      I1 => \Sample_Metric_Ram_Data[0]_i_2_0\(2),
      I2 => \Sample_Metric_Ram_Data[10]_i_3\,
      I3 => \Sample_Metric_Ram_Data[0]_i_2_0\(1),
      I4 => \Sample_Metric_Ram_Data[10]_i_3_0\,
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[42]_0\
    );
\Sample_Metric_Ram_Data[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[5]_5\(42),
      I1 => \Sample_Metric_Cnt[5]_5\(10),
      I2 => \Sample_Metric_Ram_Data[0]_i_2_0\(0),
      I3 => Q(42),
      I4 => \Sample_Metric_Ram_Data[0]_i_2_0\(3),
      I5 => Q(10),
      O => \Sample_Metric_Ram_Data[10]_i_6_n_0\
    );
\Sample_Metric_Ram_Data[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[11]_i_6_n_0\,
      I1 => \Sample_Metric_Ram_Data[0]_i_2_0\(2),
      I2 => \Sample_Metric_Ram_Data[11]_i_3\,
      I3 => \Sample_Metric_Ram_Data[0]_i_2_0\(1),
      I4 => \Sample_Metric_Ram_Data[11]_i_3_0\,
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[43]_0\
    );
\Sample_Metric_Ram_Data[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[5]_5\(43),
      I1 => \Sample_Metric_Cnt[5]_5\(11),
      I2 => \Sample_Metric_Ram_Data[0]_i_2_0\(0),
      I3 => Q(43),
      I4 => \Sample_Metric_Ram_Data[0]_i_2_0\(3),
      I5 => Q(11),
      O => \Sample_Metric_Ram_Data[11]_i_6_n_0\
    );
\Sample_Metric_Ram_Data[12]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[12]_i_6_n_0\,
      I1 => \Sample_Metric_Ram_Data[0]_i_2_0\(2),
      I2 => \Sample_Metric_Ram_Data[12]_i_3\,
      I3 => \Sample_Metric_Ram_Data[0]_i_2_0\(1),
      I4 => \Sample_Metric_Ram_Data[12]_i_3_0\,
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[44]_0\
    );
\Sample_Metric_Ram_Data[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[5]_5\(44),
      I1 => \Sample_Metric_Cnt[5]_5\(12),
      I2 => \Sample_Metric_Ram_Data[0]_i_2_0\(0),
      I3 => Q(44),
      I4 => \Sample_Metric_Ram_Data[0]_i_2_0\(3),
      I5 => Q(12),
      O => \Sample_Metric_Ram_Data[12]_i_6_n_0\
    );
\Sample_Metric_Ram_Data[13]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[13]_i_6_n_0\,
      I1 => \Sample_Metric_Ram_Data[0]_i_2_0\(2),
      I2 => \Sample_Metric_Ram_Data[13]_i_3\,
      I3 => \Sample_Metric_Ram_Data[0]_i_2_0\(1),
      I4 => \Sample_Metric_Ram_Data[13]_i_3_0\,
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[45]_0\
    );
\Sample_Metric_Ram_Data[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[5]_5\(45),
      I1 => \Sample_Metric_Cnt[5]_5\(13),
      I2 => \Sample_Metric_Ram_Data[0]_i_2_0\(0),
      I3 => Q(45),
      I4 => \Sample_Metric_Ram_Data[0]_i_2_0\(3),
      I5 => Q(13),
      O => \Sample_Metric_Ram_Data[13]_i_6_n_0\
    );
\Sample_Metric_Ram_Data[14]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[14]_i_6_n_0\,
      I1 => \Sample_Metric_Ram_Data[0]_i_2_0\(2),
      I2 => \Sample_Metric_Ram_Data[14]_i_3\,
      I3 => \Sample_Metric_Ram_Data[0]_i_2_0\(1),
      I4 => \Sample_Metric_Ram_Data[14]_i_3_0\,
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[46]_0\
    );
\Sample_Metric_Ram_Data[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[5]_5\(46),
      I1 => \Sample_Metric_Cnt[5]_5\(14),
      I2 => \Sample_Metric_Ram_Data[0]_i_2_0\(0),
      I3 => Q(46),
      I4 => \Sample_Metric_Ram_Data[0]_i_2_0\(3),
      I5 => Q(14),
      O => \Sample_Metric_Ram_Data[14]_i_6_n_0\
    );
\Sample_Metric_Ram_Data[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[15]_i_6_n_0\,
      I1 => \Sample_Metric_Ram_Data[0]_i_2_0\(2),
      I2 => \Sample_Metric_Ram_Data[15]_i_3\,
      I3 => \Sample_Metric_Ram_Data[0]_i_2_0\(1),
      I4 => \Sample_Metric_Ram_Data[15]_i_3_0\,
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[47]_0\
    );
\Sample_Metric_Ram_Data[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[5]_5\(47),
      I1 => \Sample_Metric_Cnt[5]_5\(15),
      I2 => \Sample_Metric_Ram_Data[0]_i_2_0\(0),
      I3 => Q(47),
      I4 => \Sample_Metric_Ram_Data[0]_i_2_0\(3),
      I5 => Q(15),
      O => \Sample_Metric_Ram_Data[15]_i_6_n_0\
    );
\Sample_Metric_Ram_Data[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[16]_i_2_n_0\,
      I1 => \Sample_Metric_Ram_Data_reg[16]\,
      I2 => \Sample_Metric_Ram_Data_reg[0]\,
      I3 => \Sample_Metric_Ram_Data_reg[16]_0\,
      I4 => \Sample_Metric_Ram_Data_reg[0]_0\,
      I5 => \Sample_Metric_Ram_Data_reg[16]_1\,
      O => D(8)
    );
\Sample_Metric_Ram_Data[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[16]_i_6_n_0\,
      I1 => \Sample_Metric_Ram_Data[0]_i_2_0\(2),
      I2 => \Sample_Metric_Ram_Data_reg[16]_2\,
      I3 => \Sample_Metric_Ram_Data[0]_i_2_0\(1),
      I4 => \Sample_Metric_Ram_Data_reg[16]_3\,
      O => \Sample_Metric_Ram_Data[16]_i_2_n_0\
    );
\Sample_Metric_Ram_Data[16]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[5]_5\(48),
      I1 => \Sample_Metric_Cnt[5]_5\(16),
      I2 => \Sample_Metric_Ram_Data[0]_i_2_0\(0),
      I3 => Q(48),
      I4 => \Sample_Metric_Ram_Data[0]_i_2_0\(3),
      I5 => Q(16),
      O => \Sample_Metric_Ram_Data[16]_i_6_n_0\
    );
\Sample_Metric_Ram_Data[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[17]_i_2_n_0\,
      I1 => \Sample_Metric_Ram_Data_reg[17]\,
      I2 => \Sample_Metric_Ram_Data_reg[0]\,
      I3 => \Sample_Metric_Ram_Data_reg[17]_0\,
      I4 => \Sample_Metric_Ram_Data_reg[0]_0\,
      I5 => \Sample_Metric_Ram_Data_reg[17]_1\,
      O => D(9)
    );
\Sample_Metric_Ram_Data[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[17]_i_6_n_0\,
      I1 => \Sample_Metric_Ram_Data[0]_i_2_0\(2),
      I2 => \Sample_Metric_Ram_Data_reg[17]_2\,
      I3 => \Sample_Metric_Ram_Data[0]_i_2_0\(1),
      I4 => \Sample_Metric_Ram_Data_reg[17]_3\,
      O => \Sample_Metric_Ram_Data[17]_i_2_n_0\
    );
\Sample_Metric_Ram_Data[17]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[5]_5\(49),
      I1 => \Sample_Metric_Cnt[5]_5\(17),
      I2 => \Sample_Metric_Ram_Data[0]_i_2_0\(0),
      I3 => Q(49),
      I4 => \Sample_Metric_Ram_Data[0]_i_2_0\(3),
      I5 => Q(17),
      O => \Sample_Metric_Ram_Data[17]_i_6_n_0\
    );
\Sample_Metric_Ram_Data[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[18]_i_2_n_0\,
      I1 => \Sample_Metric_Ram_Data_reg[18]\,
      I2 => \Sample_Metric_Ram_Data_reg[0]\,
      I3 => \Sample_Metric_Ram_Data_reg[18]_0\,
      I4 => \Sample_Metric_Ram_Data_reg[0]_0\,
      I5 => \Sample_Metric_Ram_Data_reg[18]_1\,
      O => D(10)
    );
\Sample_Metric_Ram_Data[18]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[18]_i_6_n_0\,
      I1 => \Sample_Metric_Ram_Data[0]_i_2_0\(2),
      I2 => \Sample_Metric_Ram_Data_reg[18]_2\,
      I3 => \Sample_Metric_Ram_Data[0]_i_2_0\(1),
      I4 => \Sample_Metric_Ram_Data_reg[18]_3\,
      O => \Sample_Metric_Ram_Data[18]_i_2_n_0\
    );
\Sample_Metric_Ram_Data[18]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[5]_5\(50),
      I1 => \Sample_Metric_Cnt[5]_5\(18),
      I2 => \Sample_Metric_Ram_Data[0]_i_2_0\(0),
      I3 => Q(50),
      I4 => \Sample_Metric_Ram_Data[0]_i_2_0\(3),
      I5 => Q(18),
      O => \Sample_Metric_Ram_Data[18]_i_6_n_0\
    );
\Sample_Metric_Ram_Data[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[19]_i_2_n_0\,
      I1 => \Sample_Metric_Ram_Data_reg[19]\,
      I2 => \Sample_Metric_Ram_Data_reg[0]\,
      I3 => \Sample_Metric_Ram_Data_reg[19]_0\,
      I4 => \Sample_Metric_Ram_Data_reg[0]_0\,
      I5 => \Sample_Metric_Ram_Data_reg[19]_1\,
      O => D(11)
    );
\Sample_Metric_Ram_Data[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[19]_i_6_n_0\,
      I1 => \Sample_Metric_Ram_Data[0]_i_2_0\(2),
      I2 => \Sample_Metric_Ram_Data_reg[19]_2\,
      I3 => \Sample_Metric_Ram_Data[0]_i_2_0\(1),
      I4 => \Sample_Metric_Ram_Data_reg[19]_3\,
      O => \Sample_Metric_Ram_Data[19]_i_2_n_0\
    );
\Sample_Metric_Ram_Data[19]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[5]_5\(51),
      I1 => \Sample_Metric_Cnt[5]_5\(19),
      I2 => \Sample_Metric_Ram_Data[0]_i_2_0\(0),
      I3 => Q(51),
      I4 => \Sample_Metric_Ram_Data[0]_i_2_0\(3),
      I5 => Q(19),
      O => \Sample_Metric_Ram_Data[19]_i_6_n_0\
    );
\Sample_Metric_Ram_Data[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[1]_i_2_n_0\,
      I1 => \Sample_Metric_Ram_Data_reg[1]\,
      I2 => \Sample_Metric_Ram_Data_reg[0]\,
      I3 => \Sample_Metric_Ram_Data_reg[1]_0\,
      I4 => \Sample_Metric_Ram_Data_reg[0]_0\,
      I5 => \Sample_Metric_Ram_Data_reg[1]_1\,
      O => D(1)
    );
\Sample_Metric_Ram_Data[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[1]_i_6_n_0\,
      I1 => \Sample_Metric_Ram_Data[0]_i_2_0\(2),
      I2 => \Sample_Metric_Ram_Data_reg[1]_2\,
      I3 => \Sample_Metric_Ram_Data[0]_i_2_0\(1),
      I4 => \Sample_Metric_Ram_Data_reg[1]_3\,
      O => \Sample_Metric_Ram_Data[1]_i_2_n_0\
    );
\Sample_Metric_Ram_Data[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[5]_5\(33),
      I1 => \Sample_Metric_Cnt[5]_5\(1),
      I2 => \Sample_Metric_Ram_Data[0]_i_2_0\(0),
      I3 => Q(33),
      I4 => \Sample_Metric_Ram_Data[0]_i_2_0\(3),
      I5 => Q(1),
      O => \Sample_Metric_Ram_Data[1]_i_6_n_0\
    );
\Sample_Metric_Ram_Data[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[20]_i_2_n_0\,
      I1 => \Sample_Metric_Ram_Data_reg[20]\,
      I2 => \Sample_Metric_Ram_Data_reg[0]\,
      I3 => \Sample_Metric_Ram_Data_reg[20]_0\,
      I4 => \Sample_Metric_Ram_Data_reg[0]_0\,
      I5 => \Sample_Metric_Ram_Data_reg[20]_1\,
      O => D(12)
    );
\Sample_Metric_Ram_Data[20]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[20]_i_6_n_0\,
      I1 => \Sample_Metric_Ram_Data[0]_i_2_0\(2),
      I2 => \Sample_Metric_Ram_Data_reg[20]_2\,
      I3 => \Sample_Metric_Ram_Data[0]_i_2_0\(1),
      I4 => \Sample_Metric_Ram_Data_reg[20]_3\,
      O => \Sample_Metric_Ram_Data[20]_i_2_n_0\
    );
\Sample_Metric_Ram_Data[20]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[5]_5\(52),
      I1 => \Sample_Metric_Cnt[5]_5\(20),
      I2 => \Sample_Metric_Ram_Data[0]_i_2_0\(0),
      I3 => Q(52),
      I4 => \Sample_Metric_Ram_Data[0]_i_2_0\(3),
      I5 => Q(20),
      O => \Sample_Metric_Ram_Data[20]_i_6_n_0\
    );
\Sample_Metric_Ram_Data[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[21]_i_2_n_0\,
      I1 => \Sample_Metric_Ram_Data_reg[21]\,
      I2 => \Sample_Metric_Ram_Data_reg[0]\,
      I3 => \Sample_Metric_Ram_Data_reg[21]_0\,
      I4 => \Sample_Metric_Ram_Data_reg[0]_0\,
      I5 => \Sample_Metric_Ram_Data_reg[21]_1\,
      O => D(13)
    );
\Sample_Metric_Ram_Data[21]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[21]_i_6_n_0\,
      I1 => \Sample_Metric_Ram_Data[0]_i_2_0\(2),
      I2 => \Sample_Metric_Ram_Data_reg[21]_2\,
      I3 => \Sample_Metric_Ram_Data[0]_i_2_0\(1),
      I4 => \Sample_Metric_Ram_Data_reg[21]_3\,
      O => \Sample_Metric_Ram_Data[21]_i_2_n_0\
    );
\Sample_Metric_Ram_Data[21]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[5]_5\(53),
      I1 => \Sample_Metric_Cnt[5]_5\(21),
      I2 => \Sample_Metric_Ram_Data[0]_i_2_0\(0),
      I3 => Q(53),
      I4 => \Sample_Metric_Ram_Data[0]_i_2_0\(3),
      I5 => Q(21),
      O => \Sample_Metric_Ram_Data[21]_i_6_n_0\
    );
\Sample_Metric_Ram_Data[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[22]_i_2_n_0\,
      I1 => \Sample_Metric_Ram_Data_reg[22]\,
      I2 => \Sample_Metric_Ram_Data_reg[0]\,
      I3 => \Sample_Metric_Ram_Data_reg[22]_0\,
      I4 => \Sample_Metric_Ram_Data_reg[0]_0\,
      I5 => \Sample_Metric_Ram_Data_reg[22]_1\,
      O => D(14)
    );
\Sample_Metric_Ram_Data[22]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[22]_i_6_n_0\,
      I1 => \Sample_Metric_Ram_Data[0]_i_2_0\(2),
      I2 => \Sample_Metric_Ram_Data_reg[22]_2\,
      I3 => \Sample_Metric_Ram_Data[0]_i_2_0\(1),
      I4 => \Sample_Metric_Ram_Data_reg[22]_3\,
      O => \Sample_Metric_Ram_Data[22]_i_2_n_0\
    );
\Sample_Metric_Ram_Data[22]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[5]_5\(54),
      I1 => \Sample_Metric_Cnt[5]_5\(22),
      I2 => \Sample_Metric_Ram_Data[0]_i_2_0\(0),
      I3 => Q(54),
      I4 => \Sample_Metric_Ram_Data[0]_i_2_0\(3),
      I5 => Q(22),
      O => \Sample_Metric_Ram_Data[22]_i_6_n_0\
    );
\Sample_Metric_Ram_Data[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[23]_i_2_n_0\,
      I1 => \Sample_Metric_Ram_Data_reg[23]\,
      I2 => \Sample_Metric_Ram_Data_reg[0]\,
      I3 => \Sample_Metric_Ram_Data_reg[23]_0\,
      I4 => \Sample_Metric_Ram_Data_reg[0]_0\,
      I5 => \Sample_Metric_Ram_Data_reg[23]_1\,
      O => D(15)
    );
\Sample_Metric_Ram_Data[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[23]_i_7_n_0\,
      I1 => \Sample_Metric_Ram_Data[0]_i_2_0\(2),
      I2 => \Sample_Metric_Ram_Data_reg[23]_2\,
      I3 => \Sample_Metric_Ram_Data[0]_i_2_0\(1),
      I4 => \Sample_Metric_Ram_Data_reg[23]_3\,
      O => \Sample_Metric_Ram_Data[23]_i_2_n_0\
    );
\Sample_Metric_Ram_Data[23]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[5]_5\(55),
      I1 => \Sample_Metric_Cnt[5]_5\(23),
      I2 => \Sample_Metric_Ram_Data[0]_i_2_0\(0),
      I3 => Q(55),
      I4 => \Sample_Metric_Ram_Data[0]_i_2_0\(3),
      I5 => Q(23),
      O => \Sample_Metric_Ram_Data[23]_i_7_n_0\
    );
\Sample_Metric_Ram_Data[24]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[24]_i_6_n_0\,
      I1 => \Sample_Metric_Ram_Data[0]_i_2_0\(2),
      I2 => \Sample_Metric_Ram_Data[24]_i_3\,
      I3 => \Sample_Metric_Ram_Data[0]_i_2_0\(1),
      I4 => \Sample_Metric_Ram_Data[24]_i_3_0\,
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[56]_0\
    );
\Sample_Metric_Ram_Data[24]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[5]_5\(56),
      I1 => \Sample_Metric_Cnt[5]_5\(24),
      I2 => \Sample_Metric_Ram_Data[0]_i_2_0\(0),
      I3 => Q(56),
      I4 => \Sample_Metric_Ram_Data[0]_i_2_0\(3),
      I5 => Q(24),
      O => \Sample_Metric_Ram_Data[24]_i_6_n_0\
    );
\Sample_Metric_Ram_Data[25]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[25]_i_6_n_0\,
      I1 => \Sample_Metric_Ram_Data[0]_i_2_0\(2),
      I2 => \Sample_Metric_Ram_Data[25]_i_3\,
      I3 => \Sample_Metric_Ram_Data[0]_i_2_0\(1),
      I4 => \Sample_Metric_Ram_Data[25]_i_3_0\,
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[57]_0\
    );
\Sample_Metric_Ram_Data[25]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[5]_5\(57),
      I1 => \Sample_Metric_Cnt[5]_5\(25),
      I2 => \Sample_Metric_Ram_Data[0]_i_2_0\(0),
      I3 => Q(57),
      I4 => \Sample_Metric_Ram_Data[0]_i_2_0\(3),
      I5 => Q(25),
      O => \Sample_Metric_Ram_Data[25]_i_6_n_0\
    );
\Sample_Metric_Ram_Data[26]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[26]_i_6_n_0\,
      I1 => \Sample_Metric_Ram_Data[0]_i_2_0\(2),
      I2 => \Sample_Metric_Ram_Data[26]_i_3\,
      I3 => \Sample_Metric_Ram_Data[0]_i_2_0\(1),
      I4 => \Sample_Metric_Ram_Data[26]_i_3_0\,
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[58]_0\
    );
\Sample_Metric_Ram_Data[26]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[5]_5\(58),
      I1 => \Sample_Metric_Cnt[5]_5\(26),
      I2 => \Sample_Metric_Ram_Data[0]_i_2_0\(0),
      I3 => Q(58),
      I4 => \Sample_Metric_Ram_Data[0]_i_2_0\(3),
      I5 => Q(26),
      O => \Sample_Metric_Ram_Data[26]_i_6_n_0\
    );
\Sample_Metric_Ram_Data[27]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[27]_i_6_n_0\,
      I1 => \Sample_Metric_Ram_Data[0]_i_2_0\(2),
      I2 => \Sample_Metric_Ram_Data[27]_i_3\,
      I3 => \Sample_Metric_Ram_Data[0]_i_2_0\(1),
      I4 => \Sample_Metric_Ram_Data[27]_i_3_0\,
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[59]_0\
    );
\Sample_Metric_Ram_Data[27]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[5]_5\(59),
      I1 => \Sample_Metric_Cnt[5]_5\(27),
      I2 => \Sample_Metric_Ram_Data[0]_i_2_0\(0),
      I3 => Q(59),
      I4 => \Sample_Metric_Ram_Data[0]_i_2_0\(3),
      I5 => Q(27),
      O => \Sample_Metric_Ram_Data[27]_i_6_n_0\
    );
\Sample_Metric_Ram_Data[28]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[28]_i_6_n_0\,
      I1 => \Sample_Metric_Ram_Data[0]_i_2_0\(2),
      I2 => \Sample_Metric_Ram_Data[28]_i_3\,
      I3 => \Sample_Metric_Ram_Data[0]_i_2_0\(1),
      I4 => \Sample_Metric_Ram_Data[28]_i_3_0\,
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[60]_0\
    );
\Sample_Metric_Ram_Data[28]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[5]_5\(60),
      I1 => \Sample_Metric_Cnt[5]_5\(28),
      I2 => \Sample_Metric_Ram_Data[0]_i_2_0\(0),
      I3 => Q(60),
      I4 => \Sample_Metric_Ram_Data[0]_i_2_0\(3),
      I5 => Q(28),
      O => \Sample_Metric_Ram_Data[28]_i_6_n_0\
    );
\Sample_Metric_Ram_Data[29]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[29]_i_6_n_0\,
      I1 => \Sample_Metric_Ram_Data[0]_i_2_0\(2),
      I2 => \Sample_Metric_Ram_Data[29]_i_3\,
      I3 => \Sample_Metric_Ram_Data[0]_i_2_0\(1),
      I4 => \Sample_Metric_Ram_Data[29]_i_3_0\,
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[61]_0\
    );
\Sample_Metric_Ram_Data[29]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[5]_5\(61),
      I1 => \Sample_Metric_Cnt[5]_5\(29),
      I2 => \Sample_Metric_Ram_Data[0]_i_2_0\(0),
      I3 => Q(61),
      I4 => \Sample_Metric_Ram_Data[0]_i_2_0\(3),
      I5 => Q(29),
      O => \Sample_Metric_Ram_Data[29]_i_6_n_0\
    );
\Sample_Metric_Ram_Data[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[2]_i_2_n_0\,
      I1 => \Sample_Metric_Ram_Data_reg[2]\,
      I2 => \Sample_Metric_Ram_Data_reg[0]\,
      I3 => \Sample_Metric_Ram_Data_reg[2]_0\,
      I4 => \Sample_Metric_Ram_Data_reg[0]_0\,
      I5 => \Sample_Metric_Ram_Data_reg[2]_1\,
      O => D(2)
    );
\Sample_Metric_Ram_Data[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[2]_i_6_n_0\,
      I1 => \Sample_Metric_Ram_Data[0]_i_2_0\(2),
      I2 => \Sample_Metric_Ram_Data_reg[2]_2\,
      I3 => \Sample_Metric_Ram_Data[0]_i_2_0\(1),
      I4 => \Sample_Metric_Ram_Data_reg[2]_3\,
      O => \Sample_Metric_Ram_Data[2]_i_2_n_0\
    );
\Sample_Metric_Ram_Data[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[5]_5\(34),
      I1 => \Sample_Metric_Cnt[5]_5\(2),
      I2 => \Sample_Metric_Ram_Data[0]_i_2_0\(0),
      I3 => Q(34),
      I4 => \Sample_Metric_Ram_Data[0]_i_2_0\(3),
      I5 => Q(2),
      O => \Sample_Metric_Ram_Data[2]_i_6_n_0\
    );
\Sample_Metric_Ram_Data[30]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[30]_i_6_n_0\,
      I1 => \Sample_Metric_Ram_Data[0]_i_2_0\(2),
      I2 => \Sample_Metric_Ram_Data[30]_i_3\,
      I3 => \Sample_Metric_Ram_Data[0]_i_2_0\(1),
      I4 => \Sample_Metric_Ram_Data[30]_i_3_0\,
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[62]_0\
    );
\Sample_Metric_Ram_Data[30]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[5]_5\(62),
      I1 => \Sample_Metric_Cnt[5]_5\(30),
      I2 => \Sample_Metric_Ram_Data[0]_i_2_0\(0),
      I3 => Q(62),
      I4 => \Sample_Metric_Ram_Data[0]_i_2_0\(3),
      I5 => Q(30),
      O => \Sample_Metric_Ram_Data[30]_i_6_n_0\
    );
\Sample_Metric_Ram_Data[31]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[31]_i_9_n_0\,
      I1 => \Sample_Metric_Ram_Data[0]_i_2_0\(2),
      I2 => \Sample_Metric_Ram_Data[31]_i_4\,
      I3 => \Sample_Metric_Ram_Data[0]_i_2_0\(1),
      I4 => \Sample_Metric_Ram_Data[31]_i_4_0\,
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\
    );
\Sample_Metric_Ram_Data[31]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[5]_5\(63),
      I1 => \Sample_Metric_Cnt[5]_5\(31),
      I2 => \Sample_Metric_Ram_Data[0]_i_2_0\(0),
      I3 => Q(63),
      I4 => \Sample_Metric_Ram_Data[0]_i_2_0\(3),
      I5 => Q(31),
      O => \Sample_Metric_Ram_Data[31]_i_9_n_0\
    );
\Sample_Metric_Ram_Data[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[3]_i_2_n_0\,
      I1 => \Sample_Metric_Ram_Data_reg[3]\,
      I2 => \Sample_Metric_Ram_Data_reg[0]\,
      I3 => \Sample_Metric_Ram_Data_reg[3]_0\,
      I4 => \Sample_Metric_Ram_Data_reg[0]_0\,
      I5 => \Sample_Metric_Ram_Data_reg[3]_1\,
      O => D(3)
    );
\Sample_Metric_Ram_Data[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[3]_i_6_n_0\,
      I1 => \Sample_Metric_Ram_Data[0]_i_2_0\(2),
      I2 => \Sample_Metric_Ram_Data_reg[3]_2\,
      I3 => \Sample_Metric_Ram_Data[0]_i_2_0\(1),
      I4 => \Sample_Metric_Ram_Data_reg[3]_3\,
      O => \Sample_Metric_Ram_Data[3]_i_2_n_0\
    );
\Sample_Metric_Ram_Data[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[5]_5\(35),
      I1 => \Sample_Metric_Cnt[5]_5\(3),
      I2 => \Sample_Metric_Ram_Data[0]_i_2_0\(0),
      I3 => Q(35),
      I4 => \Sample_Metric_Ram_Data[0]_i_2_0\(3),
      I5 => Q(3),
      O => \Sample_Metric_Ram_Data[3]_i_6_n_0\
    );
\Sample_Metric_Ram_Data[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[4]_i_2_n_0\,
      I1 => \Sample_Metric_Ram_Data_reg[4]\,
      I2 => \Sample_Metric_Ram_Data_reg[0]\,
      I3 => \Sample_Metric_Ram_Data_reg[4]_0\,
      I4 => \Sample_Metric_Ram_Data_reg[0]_0\,
      I5 => \Sample_Metric_Ram_Data_reg[4]_1\,
      O => D(4)
    );
\Sample_Metric_Ram_Data[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[4]_i_6_n_0\,
      I1 => \Sample_Metric_Ram_Data[0]_i_2_0\(2),
      I2 => \Sample_Metric_Ram_Data_reg[4]_2\,
      I3 => \Sample_Metric_Ram_Data[0]_i_2_0\(1),
      I4 => \Sample_Metric_Ram_Data_reg[4]_3\,
      O => \Sample_Metric_Ram_Data[4]_i_2_n_0\
    );
\Sample_Metric_Ram_Data[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[5]_5\(36),
      I1 => \Sample_Metric_Cnt[5]_5\(4),
      I2 => \Sample_Metric_Ram_Data[0]_i_2_0\(0),
      I3 => Q(36),
      I4 => \Sample_Metric_Ram_Data[0]_i_2_0\(3),
      I5 => Q(4),
      O => \Sample_Metric_Ram_Data[4]_i_6_n_0\
    );
\Sample_Metric_Ram_Data[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[5]_i_2_n_0\,
      I1 => \Sample_Metric_Ram_Data_reg[5]\,
      I2 => \Sample_Metric_Ram_Data_reg[0]\,
      I3 => \Sample_Metric_Ram_Data_reg[5]_0\,
      I4 => \Sample_Metric_Ram_Data_reg[0]_0\,
      I5 => \Sample_Metric_Ram_Data_reg[5]_1\,
      O => D(5)
    );
\Sample_Metric_Ram_Data[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[5]_i_6_n_0\,
      I1 => \Sample_Metric_Ram_Data[0]_i_2_0\(2),
      I2 => \Sample_Metric_Ram_Data_reg[5]_2\,
      I3 => \Sample_Metric_Ram_Data[0]_i_2_0\(1),
      I4 => \Sample_Metric_Ram_Data_reg[5]_3\,
      O => \Sample_Metric_Ram_Data[5]_i_2_n_0\
    );
\Sample_Metric_Ram_Data[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[5]_5\(37),
      I1 => \Sample_Metric_Cnt[5]_5\(5),
      I2 => \Sample_Metric_Ram_Data[0]_i_2_0\(0),
      I3 => Q(37),
      I4 => \Sample_Metric_Ram_Data[0]_i_2_0\(3),
      I5 => Q(5),
      O => \Sample_Metric_Ram_Data[5]_i_6_n_0\
    );
\Sample_Metric_Ram_Data[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[6]_i_2_n_0\,
      I1 => \Sample_Metric_Ram_Data_reg[6]\,
      I2 => \Sample_Metric_Ram_Data_reg[0]\,
      I3 => \Sample_Metric_Ram_Data_reg[6]_0\,
      I4 => \Sample_Metric_Ram_Data_reg[0]_0\,
      I5 => \Sample_Metric_Ram_Data_reg[6]_1\,
      O => D(6)
    );
\Sample_Metric_Ram_Data[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[6]_i_6_n_0\,
      I1 => \Sample_Metric_Ram_Data[0]_i_2_0\(2),
      I2 => \Sample_Metric_Ram_Data_reg[6]_2\,
      I3 => \Sample_Metric_Ram_Data[0]_i_2_0\(1),
      I4 => \Sample_Metric_Ram_Data_reg[6]_3\,
      O => \Sample_Metric_Ram_Data[6]_i_2_n_0\
    );
\Sample_Metric_Ram_Data[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[5]_5\(38),
      I1 => \Sample_Metric_Cnt[5]_5\(6),
      I2 => \Sample_Metric_Ram_Data[0]_i_2_0\(0),
      I3 => Q(38),
      I4 => \Sample_Metric_Ram_Data[0]_i_2_0\(3),
      I5 => Q(6),
      O => \Sample_Metric_Ram_Data[6]_i_6_n_0\
    );
\Sample_Metric_Ram_Data[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[7]_i_2_n_0\,
      I1 => \Sample_Metric_Ram_Data_reg[7]\,
      I2 => \Sample_Metric_Ram_Data_reg[0]\,
      I3 => \Sample_Metric_Ram_Data_reg[7]_0\,
      I4 => \Sample_Metric_Ram_Data_reg[0]_0\,
      I5 => \Sample_Metric_Ram_Data_reg[7]_1\,
      O => D(7)
    );
\Sample_Metric_Ram_Data[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[7]_i_6_n_0\,
      I1 => \Sample_Metric_Ram_Data[0]_i_2_0\(2),
      I2 => \Sample_Metric_Ram_Data_reg[7]_2\,
      I3 => \Sample_Metric_Ram_Data[0]_i_2_0\(1),
      I4 => \Sample_Metric_Ram_Data_reg[7]_3\,
      O => \Sample_Metric_Ram_Data[7]_i_2_n_0\
    );
\Sample_Metric_Ram_Data[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[5]_5\(39),
      I1 => \Sample_Metric_Cnt[5]_5\(7),
      I2 => \Sample_Metric_Ram_Data[0]_i_2_0\(0),
      I3 => Q(39),
      I4 => \Sample_Metric_Ram_Data[0]_i_2_0\(3),
      I5 => Q(7),
      O => \Sample_Metric_Ram_Data[7]_i_6_n_0\
    );
\Sample_Metric_Ram_Data[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[8]_i_6_n_0\,
      I1 => \Sample_Metric_Ram_Data[0]_i_2_0\(2),
      I2 => \Sample_Metric_Ram_Data[8]_i_3\,
      I3 => \Sample_Metric_Ram_Data[0]_i_2_0\(1),
      I4 => \Sample_Metric_Ram_Data[8]_i_3_0\,
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[40]_0\
    );
\Sample_Metric_Ram_Data[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[5]_5\(40),
      I1 => \Sample_Metric_Cnt[5]_5\(8),
      I2 => \Sample_Metric_Ram_Data[0]_i_2_0\(0),
      I3 => Q(40),
      I4 => \Sample_Metric_Ram_Data[0]_i_2_0\(3),
      I5 => Q(8),
      O => \Sample_Metric_Ram_Data[8]_i_6_n_0\
    );
\Sample_Metric_Ram_Data[9]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[9]_i_6_n_0\,
      I1 => \Sample_Metric_Ram_Data[0]_i_2_0\(2),
      I2 => \Sample_Metric_Ram_Data[9]_i_3\,
      I3 => \Sample_Metric_Ram_Data[0]_i_2_0\(1),
      I4 => \Sample_Metric_Ram_Data[9]_i_3_0\,
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[41]_0\
    );
\Sample_Metric_Ram_Data[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[5]_5\(41),
      I1 => \Sample_Metric_Cnt[5]_5\(9),
      I2 => \Sample_Metric_Ram_Data[0]_i_2_0\(0),
      I3 => Q(41),
      I4 => \Sample_Metric_Ram_Data[0]_i_2_0\(3),
      I5 => Q(9),
      O => \Sample_Metric_Ram_Data[9]_i_6_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_5 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    Metrics_Cnt_En : in STD_LOGIC;
    \Accum_i_reg[23]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    mon_clk : in STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_5 : entity is "acc_sample";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_5 is
  signal \Accum_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[16]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[17]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[18]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[19]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[1]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[20]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[21]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[22]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[23]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[5]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[6]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[7]\ : STD_LOGIC;
begin
\Accum_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => Metrics_Cnt_En,
      D => \Accum_i_reg[23]_0\(0),
      Q => \Accum_i_reg_n_0_[0]\,
      R => SR(0)
    );
\Accum_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => Metrics_Cnt_En,
      D => \Accum_i_reg[23]_0\(8),
      Q => \Accum_i_reg_n_0_[16]\,
      R => SR(0)
    );
\Accum_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => Metrics_Cnt_En,
      D => \Accum_i_reg[23]_0\(9),
      Q => \Accum_i_reg_n_0_[17]\,
      R => SR(0)
    );
\Accum_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => Metrics_Cnt_En,
      D => \Accum_i_reg[23]_0\(10),
      Q => \Accum_i_reg_n_0_[18]\,
      R => SR(0)
    );
\Accum_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => Metrics_Cnt_En,
      D => \Accum_i_reg[23]_0\(11),
      Q => \Accum_i_reg_n_0_[19]\,
      R => SR(0)
    );
\Accum_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => Metrics_Cnt_En,
      D => \Accum_i_reg[23]_0\(1),
      Q => \Accum_i_reg_n_0_[1]\,
      R => SR(0)
    );
\Accum_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => Metrics_Cnt_En,
      D => \Accum_i_reg[23]_0\(12),
      Q => \Accum_i_reg_n_0_[20]\,
      R => SR(0)
    );
\Accum_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => Metrics_Cnt_En,
      D => \Accum_i_reg[23]_0\(13),
      Q => \Accum_i_reg_n_0_[21]\,
      R => SR(0)
    );
\Accum_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => Metrics_Cnt_En,
      D => \Accum_i_reg[23]_0\(14),
      Q => \Accum_i_reg_n_0_[22]\,
      R => SR(0)
    );
\Accum_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => Metrics_Cnt_En,
      D => \Accum_i_reg[23]_0\(15),
      Q => \Accum_i_reg_n_0_[23]\,
      R => SR(0)
    );
\Accum_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => Metrics_Cnt_En,
      D => \Accum_i_reg[23]_0\(2),
      Q => \Accum_i_reg_n_0_[2]\,
      R => SR(0)
    );
\Accum_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => Metrics_Cnt_En,
      D => \Accum_i_reg[23]_0\(3),
      Q => \Accum_i_reg_n_0_[3]\,
      R => SR(0)
    );
\Accum_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => Metrics_Cnt_En,
      D => \Accum_i_reg[23]_0\(4),
      Q => \Accum_i_reg_n_0_[4]\,
      R => SR(0)
    );
\Accum_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => Metrics_Cnt_En,
      D => \Accum_i_reg[23]_0\(5),
      Q => \Accum_i_reg_n_0_[5]\,
      R => SR(0)
    );
\Accum_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => Metrics_Cnt_En,
      D => \Accum_i_reg[23]_0\(6),
      Q => \Accum_i_reg_n_0_[6]\,
      R => SR(0)
    );
\Accum_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => Metrics_Cnt_En,
      D => \Accum_i_reg[23]_0\(7),
      Q => \Accum_i_reg_n_0_[7]\,
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[0]\,
      Q => Q(0),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[16]\,
      Q => Q(8),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[17]\,
      Q => Q(9),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[18]\,
      Q => Q(10),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[19]\,
      Q => Q(11),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[1]\,
      Q => Q(1),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[20]\,
      Q => Q(12),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[21]\,
      Q => Q(13),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[22]\,
      Q => Q(14),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[23]\,
      Q => Q(15),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[2]\,
      Q => Q(2),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[3]\,
      Q => Q(3),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[4]\,
      Q => Q(4),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[5]\,
      Q => Q(5),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[6]\,
      Q => Q(6),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[7]\,
      Q => Q(7),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_6 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[32]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[33]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[34]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[35]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[36]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[37]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[38]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[39]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[48]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[49]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[50]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[51]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[52]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[53]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[54]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[55]_0\ : out STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[8]\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[31]\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[31]_0\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[8]_0\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[23]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Sample_Metric_Ram_Data_reg[30]\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[30]_0\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[29]\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[29]_0\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[28]\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[28]_0\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[27]\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[27]_0\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[26]\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[26]_0\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[25]\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[25]_0\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[24]\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[24]_0\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[15]\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[15]_0\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[14]\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[14]_0\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[13]\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[13]_0\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[12]\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[12]_0\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[11]\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[11]_0\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[10]\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[10]_0\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[9]\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[9]_0\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[8]_1\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[8]_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Accum_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Accum_i_reg[63]_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    mon_clk : in STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_6 : entity is "acc_sample";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_6 is
  signal \Accum_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[10]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[11]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[12]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[13]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[14]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[15]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[16]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[17]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[18]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[19]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[1]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[20]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[21]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[22]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[23]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[24]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[25]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[26]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[27]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[28]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[29]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[30]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[31]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[32]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[33]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[34]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[35]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[36]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[37]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[38]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[39]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[40]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[41]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[42]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[43]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[44]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[45]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[46]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[47]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[48]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[49]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[50]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[51]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[52]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[53]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[54]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[55]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[56]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[57]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[58]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[59]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[5]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[60]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[61]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[62]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[63]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[6]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[7]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[8]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[9]\ : STD_LOGIC;
  signal \Sample_Metric_Cnt_extnd[3]_7\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \Sample_Metric_Ram_Data[10]_i_2_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[11]_i_2_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[12]_i_2_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[13]_i_2_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[14]_i_2_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[15]_i_2_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[24]_i_2_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[25]_i_2_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[26]_i_2_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[27]_i_2_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[28]_i_2_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[29]_i_2_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[30]_i_2_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[31]_i_3_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[8]_i_2_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[9]_i_2_n_0\ : STD_LOGIC;
begin
\Accum_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(0),
      Q => \Accum_i_reg_n_0_[0]\,
      R => SR(0)
    );
\Accum_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(10),
      Q => \Accum_i_reg_n_0_[10]\,
      R => SR(0)
    );
\Accum_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(11),
      Q => \Accum_i_reg_n_0_[11]\,
      R => SR(0)
    );
\Accum_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(12),
      Q => \Accum_i_reg_n_0_[12]\,
      R => SR(0)
    );
\Accum_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(13),
      Q => \Accum_i_reg_n_0_[13]\,
      R => SR(0)
    );
\Accum_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(14),
      Q => \Accum_i_reg_n_0_[14]\,
      R => SR(0)
    );
\Accum_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(15),
      Q => \Accum_i_reg_n_0_[15]\,
      R => SR(0)
    );
\Accum_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(16),
      Q => \Accum_i_reg_n_0_[16]\,
      R => SR(0)
    );
\Accum_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(17),
      Q => \Accum_i_reg_n_0_[17]\,
      R => SR(0)
    );
\Accum_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(18),
      Q => \Accum_i_reg_n_0_[18]\,
      R => SR(0)
    );
\Accum_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(19),
      Q => \Accum_i_reg_n_0_[19]\,
      R => SR(0)
    );
\Accum_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(1),
      Q => \Accum_i_reg_n_0_[1]\,
      R => SR(0)
    );
\Accum_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(20),
      Q => \Accum_i_reg_n_0_[20]\,
      R => SR(0)
    );
\Accum_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(21),
      Q => \Accum_i_reg_n_0_[21]\,
      R => SR(0)
    );
\Accum_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(22),
      Q => \Accum_i_reg_n_0_[22]\,
      R => SR(0)
    );
\Accum_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(23),
      Q => \Accum_i_reg_n_0_[23]\,
      R => SR(0)
    );
\Accum_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(24),
      Q => \Accum_i_reg_n_0_[24]\,
      R => SR(0)
    );
\Accum_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(25),
      Q => \Accum_i_reg_n_0_[25]\,
      R => SR(0)
    );
\Accum_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(26),
      Q => \Accum_i_reg_n_0_[26]\,
      R => SR(0)
    );
\Accum_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(27),
      Q => \Accum_i_reg_n_0_[27]\,
      R => SR(0)
    );
\Accum_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(28),
      Q => \Accum_i_reg_n_0_[28]\,
      R => SR(0)
    );
\Accum_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(29),
      Q => \Accum_i_reg_n_0_[29]\,
      R => SR(0)
    );
\Accum_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(2),
      Q => \Accum_i_reg_n_0_[2]\,
      R => SR(0)
    );
\Accum_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(30),
      Q => \Accum_i_reg_n_0_[30]\,
      R => SR(0)
    );
\Accum_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(31),
      Q => \Accum_i_reg_n_0_[31]\,
      R => SR(0)
    );
\Accum_i_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(32),
      Q => \Accum_i_reg_n_0_[32]\,
      R => SR(0)
    );
\Accum_i_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(33),
      Q => \Accum_i_reg_n_0_[33]\,
      R => SR(0)
    );
\Accum_i_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(34),
      Q => \Accum_i_reg_n_0_[34]\,
      R => SR(0)
    );
\Accum_i_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(35),
      Q => \Accum_i_reg_n_0_[35]\,
      R => SR(0)
    );
\Accum_i_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(36),
      Q => \Accum_i_reg_n_0_[36]\,
      R => SR(0)
    );
\Accum_i_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(37),
      Q => \Accum_i_reg_n_0_[37]\,
      R => SR(0)
    );
\Accum_i_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(38),
      Q => \Accum_i_reg_n_0_[38]\,
      R => SR(0)
    );
\Accum_i_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(39),
      Q => \Accum_i_reg_n_0_[39]\,
      R => SR(0)
    );
\Accum_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(3),
      Q => \Accum_i_reg_n_0_[3]\,
      R => SR(0)
    );
\Accum_i_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(40),
      Q => \Accum_i_reg_n_0_[40]\,
      R => SR(0)
    );
\Accum_i_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(41),
      Q => \Accum_i_reg_n_0_[41]\,
      R => SR(0)
    );
\Accum_i_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(42),
      Q => \Accum_i_reg_n_0_[42]\,
      R => SR(0)
    );
\Accum_i_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(43),
      Q => \Accum_i_reg_n_0_[43]\,
      R => SR(0)
    );
\Accum_i_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(44),
      Q => \Accum_i_reg_n_0_[44]\,
      R => SR(0)
    );
\Accum_i_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(45),
      Q => \Accum_i_reg_n_0_[45]\,
      R => SR(0)
    );
\Accum_i_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(46),
      Q => \Accum_i_reg_n_0_[46]\,
      R => SR(0)
    );
\Accum_i_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(47),
      Q => \Accum_i_reg_n_0_[47]\,
      R => SR(0)
    );
\Accum_i_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(48),
      Q => \Accum_i_reg_n_0_[48]\,
      R => SR(0)
    );
\Accum_i_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(49),
      Q => \Accum_i_reg_n_0_[49]\,
      R => SR(0)
    );
\Accum_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(4),
      Q => \Accum_i_reg_n_0_[4]\,
      R => SR(0)
    );
\Accum_i_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(50),
      Q => \Accum_i_reg_n_0_[50]\,
      R => SR(0)
    );
\Accum_i_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(51),
      Q => \Accum_i_reg_n_0_[51]\,
      R => SR(0)
    );
\Accum_i_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(52),
      Q => \Accum_i_reg_n_0_[52]\,
      R => SR(0)
    );
\Accum_i_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(53),
      Q => \Accum_i_reg_n_0_[53]\,
      R => SR(0)
    );
\Accum_i_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(54),
      Q => \Accum_i_reg_n_0_[54]\,
      R => SR(0)
    );
\Accum_i_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(55),
      Q => \Accum_i_reg_n_0_[55]\,
      R => SR(0)
    );
\Accum_i_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(56),
      Q => \Accum_i_reg_n_0_[56]\,
      R => SR(0)
    );
\Accum_i_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(57),
      Q => \Accum_i_reg_n_0_[57]\,
      R => SR(0)
    );
\Accum_i_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(58),
      Q => \Accum_i_reg_n_0_[58]\,
      R => SR(0)
    );
\Accum_i_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(59),
      Q => \Accum_i_reg_n_0_[59]\,
      R => SR(0)
    );
\Accum_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(5),
      Q => \Accum_i_reg_n_0_[5]\,
      R => SR(0)
    );
\Accum_i_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(60),
      Q => \Accum_i_reg_n_0_[60]\,
      R => SR(0)
    );
\Accum_i_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(61),
      Q => \Accum_i_reg_n_0_[61]\,
      R => SR(0)
    );
\Accum_i_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(62),
      Q => \Accum_i_reg_n_0_[62]\,
      R => SR(0)
    );
\Accum_i_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(63),
      Q => \Accum_i_reg_n_0_[63]\,
      R => SR(0)
    );
\Accum_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(6),
      Q => \Accum_i_reg_n_0_[6]\,
      R => SR(0)
    );
\Accum_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(7),
      Q => \Accum_i_reg_n_0_[7]\,
      R => SR(0)
    );
\Accum_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(8),
      Q => \Accum_i_reg_n_0_[8]\,
      R => SR(0)
    );
\Accum_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(9),
      Q => \Accum_i_reg_n_0_[9]\,
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0),
      D => \Accum_i_reg_n_0_[0]\,
      Q => \Sample_Metric_Cnt_extnd[3]_7\(0),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0),
      D => \Accum_i_reg_n_0_[10]\,
      Q => \Sample_Metric_Cnt_extnd[3]_7\(10),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0),
      D => \Accum_i_reg_n_0_[11]\,
      Q => \Sample_Metric_Cnt_extnd[3]_7\(11),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0),
      D => \Accum_i_reg_n_0_[12]\,
      Q => \Sample_Metric_Cnt_extnd[3]_7\(12),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0),
      D => \Accum_i_reg_n_0_[13]\,
      Q => \Sample_Metric_Cnt_extnd[3]_7\(13),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0),
      D => \Accum_i_reg_n_0_[14]\,
      Q => \Sample_Metric_Cnt_extnd[3]_7\(14),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0),
      D => \Accum_i_reg_n_0_[15]\,
      Q => \Sample_Metric_Cnt_extnd[3]_7\(15),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0),
      D => \Accum_i_reg_n_0_[16]\,
      Q => \Sample_Metric_Cnt_extnd[3]_7\(16),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0),
      D => \Accum_i_reg_n_0_[17]\,
      Q => \Sample_Metric_Cnt_extnd[3]_7\(17),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0),
      D => \Accum_i_reg_n_0_[18]\,
      Q => \Sample_Metric_Cnt_extnd[3]_7\(18),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0),
      D => \Accum_i_reg_n_0_[19]\,
      Q => \Sample_Metric_Cnt_extnd[3]_7\(19),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0),
      D => \Accum_i_reg_n_0_[1]\,
      Q => \Sample_Metric_Cnt_extnd[3]_7\(1),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0),
      D => \Accum_i_reg_n_0_[20]\,
      Q => \Sample_Metric_Cnt_extnd[3]_7\(20),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0),
      D => \Accum_i_reg_n_0_[21]\,
      Q => \Sample_Metric_Cnt_extnd[3]_7\(21),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0),
      D => \Accum_i_reg_n_0_[22]\,
      Q => \Sample_Metric_Cnt_extnd[3]_7\(22),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0),
      D => \Accum_i_reg_n_0_[23]\,
      Q => \Sample_Metric_Cnt_extnd[3]_7\(23),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0),
      D => \Accum_i_reg_n_0_[24]\,
      Q => \Sample_Metric_Cnt_extnd[3]_7\(24),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0),
      D => \Accum_i_reg_n_0_[25]\,
      Q => \Sample_Metric_Cnt_extnd[3]_7\(25),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0),
      D => \Accum_i_reg_n_0_[26]\,
      Q => \Sample_Metric_Cnt_extnd[3]_7\(26),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0),
      D => \Accum_i_reg_n_0_[27]\,
      Q => \Sample_Metric_Cnt_extnd[3]_7\(27),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0),
      D => \Accum_i_reg_n_0_[28]\,
      Q => \Sample_Metric_Cnt_extnd[3]_7\(28),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0),
      D => \Accum_i_reg_n_0_[29]\,
      Q => \Sample_Metric_Cnt_extnd[3]_7\(29),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0),
      D => \Accum_i_reg_n_0_[2]\,
      Q => \Sample_Metric_Cnt_extnd[3]_7\(2),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0),
      D => \Accum_i_reg_n_0_[30]\,
      Q => \Sample_Metric_Cnt_extnd[3]_7\(30),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0),
      D => \Accum_i_reg_n_0_[31]\,
      Q => \Sample_Metric_Cnt_extnd[3]_7\(31),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0),
      D => \Accum_i_reg_n_0_[32]\,
      Q => \Sample_Metric_Cnt_extnd[3]_7\(32),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0),
      D => \Accum_i_reg_n_0_[33]\,
      Q => \Sample_Metric_Cnt_extnd[3]_7\(33),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0),
      D => \Accum_i_reg_n_0_[34]\,
      Q => \Sample_Metric_Cnt_extnd[3]_7\(34),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0),
      D => \Accum_i_reg_n_0_[35]\,
      Q => \Sample_Metric_Cnt_extnd[3]_7\(35),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0),
      D => \Accum_i_reg_n_0_[36]\,
      Q => \Sample_Metric_Cnt_extnd[3]_7\(36),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0),
      D => \Accum_i_reg_n_0_[37]\,
      Q => \Sample_Metric_Cnt_extnd[3]_7\(37),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0),
      D => \Accum_i_reg_n_0_[38]\,
      Q => \Sample_Metric_Cnt_extnd[3]_7\(38),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0),
      D => \Accum_i_reg_n_0_[39]\,
      Q => \Sample_Metric_Cnt_extnd[3]_7\(39),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0),
      D => \Accum_i_reg_n_0_[3]\,
      Q => \Sample_Metric_Cnt_extnd[3]_7\(3),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0),
      D => \Accum_i_reg_n_0_[40]\,
      Q => \Sample_Metric_Cnt_extnd[3]_7\(40),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0),
      D => \Accum_i_reg_n_0_[41]\,
      Q => \Sample_Metric_Cnt_extnd[3]_7\(41),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0),
      D => \Accum_i_reg_n_0_[42]\,
      Q => \Sample_Metric_Cnt_extnd[3]_7\(42),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0),
      D => \Accum_i_reg_n_0_[43]\,
      Q => \Sample_Metric_Cnt_extnd[3]_7\(43),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0),
      D => \Accum_i_reg_n_0_[44]\,
      Q => \Sample_Metric_Cnt_extnd[3]_7\(44),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0),
      D => \Accum_i_reg_n_0_[45]\,
      Q => \Sample_Metric_Cnt_extnd[3]_7\(45),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0),
      D => \Accum_i_reg_n_0_[46]\,
      Q => \Sample_Metric_Cnt_extnd[3]_7\(46),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0),
      D => \Accum_i_reg_n_0_[47]\,
      Q => \Sample_Metric_Cnt_extnd[3]_7\(47),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0),
      D => \Accum_i_reg_n_0_[48]\,
      Q => \Sample_Metric_Cnt_extnd[3]_7\(48),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0),
      D => \Accum_i_reg_n_0_[49]\,
      Q => \Sample_Metric_Cnt_extnd[3]_7\(49),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0),
      D => \Accum_i_reg_n_0_[4]\,
      Q => \Sample_Metric_Cnt_extnd[3]_7\(4),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0),
      D => \Accum_i_reg_n_0_[50]\,
      Q => \Sample_Metric_Cnt_extnd[3]_7\(50),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0),
      D => \Accum_i_reg_n_0_[51]\,
      Q => \Sample_Metric_Cnt_extnd[3]_7\(51),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0),
      D => \Accum_i_reg_n_0_[52]\,
      Q => \Sample_Metric_Cnt_extnd[3]_7\(52),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0),
      D => \Accum_i_reg_n_0_[53]\,
      Q => \Sample_Metric_Cnt_extnd[3]_7\(53),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0),
      D => \Accum_i_reg_n_0_[54]\,
      Q => \Sample_Metric_Cnt_extnd[3]_7\(54),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0),
      D => \Accum_i_reg_n_0_[55]\,
      Q => \Sample_Metric_Cnt_extnd[3]_7\(55),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0),
      D => \Accum_i_reg_n_0_[56]\,
      Q => \Sample_Metric_Cnt_extnd[3]_7\(56),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0),
      D => \Accum_i_reg_n_0_[57]\,
      Q => \Sample_Metric_Cnt_extnd[3]_7\(57),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0),
      D => \Accum_i_reg_n_0_[58]\,
      Q => \Sample_Metric_Cnt_extnd[3]_7\(58),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0),
      D => \Accum_i_reg_n_0_[59]\,
      Q => \Sample_Metric_Cnt_extnd[3]_7\(59),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0),
      D => \Accum_i_reg_n_0_[5]\,
      Q => \Sample_Metric_Cnt_extnd[3]_7\(5),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0),
      D => \Accum_i_reg_n_0_[60]\,
      Q => \Sample_Metric_Cnt_extnd[3]_7\(60),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0),
      D => \Accum_i_reg_n_0_[61]\,
      Q => \Sample_Metric_Cnt_extnd[3]_7\(61),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0),
      D => \Accum_i_reg_n_0_[62]\,
      Q => \Sample_Metric_Cnt_extnd[3]_7\(62),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0),
      D => \Accum_i_reg_n_0_[63]\,
      Q => \Sample_Metric_Cnt_extnd[3]_7\(63),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0),
      D => \Accum_i_reg_n_0_[6]\,
      Q => \Sample_Metric_Cnt_extnd[3]_7\(6),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0),
      D => \Accum_i_reg_n_0_[7]\,
      Q => \Sample_Metric_Cnt_extnd[3]_7\(7),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0),
      D => \Accum_i_reg_n_0_[8]\,
      Q => \Sample_Metric_Cnt_extnd[3]_7\(8),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0),
      D => \Accum_i_reg_n_0_[9]\,
      Q => \Sample_Metric_Cnt_extnd[3]_7\(9),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\Sample_Metric_Ram_Data[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \Sample_Metric_Cnt_extnd[3]_7\(32),
      I1 => \Sample_Metric_Cnt_extnd[3]_7\(0),
      I2 => \Sample_Metric_Ram_Data_reg[23]\(0),
      I3 => Q(0),
      I4 => \Sample_Metric_Ram_Data_reg[23]\(1),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[32]_0\
    );
\Sample_Metric_Ram_Data[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data_reg[10]_0\,
      I1 => \Sample_Metric_Ram_Data_reg[8]_0\,
      I2 => \Sample_Metric_Ram_Data_reg[23]\(0),
      I3 => \Sample_Metric_Cnt_extnd[3]_7\(10),
      I4 => \Sample_Metric_Ram_Data_reg[23]\(1),
      I5 => \Sample_Metric_Cnt_extnd[3]_7\(42),
      O => \Sample_Metric_Ram_Data[10]_i_2_n_0\
    );
\Sample_Metric_Ram_Data[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data_reg[11]_0\,
      I1 => \Sample_Metric_Ram_Data_reg[8]_0\,
      I2 => \Sample_Metric_Ram_Data_reg[23]\(0),
      I3 => \Sample_Metric_Cnt_extnd[3]_7\(11),
      I4 => \Sample_Metric_Ram_Data_reg[23]\(1),
      I5 => \Sample_Metric_Cnt_extnd[3]_7\(43),
      O => \Sample_Metric_Ram_Data[11]_i_2_n_0\
    );
\Sample_Metric_Ram_Data[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data_reg[12]_0\,
      I1 => \Sample_Metric_Ram_Data_reg[8]_0\,
      I2 => \Sample_Metric_Ram_Data_reg[23]\(0),
      I3 => \Sample_Metric_Cnt_extnd[3]_7\(12),
      I4 => \Sample_Metric_Ram_Data_reg[23]\(1),
      I5 => \Sample_Metric_Cnt_extnd[3]_7\(44),
      O => \Sample_Metric_Ram_Data[12]_i_2_n_0\
    );
\Sample_Metric_Ram_Data[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data_reg[13]_0\,
      I1 => \Sample_Metric_Ram_Data_reg[8]_0\,
      I2 => \Sample_Metric_Ram_Data_reg[23]\(0),
      I3 => \Sample_Metric_Cnt_extnd[3]_7\(13),
      I4 => \Sample_Metric_Ram_Data_reg[23]\(1),
      I5 => \Sample_Metric_Cnt_extnd[3]_7\(45),
      O => \Sample_Metric_Ram_Data[13]_i_2_n_0\
    );
\Sample_Metric_Ram_Data[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data_reg[14]_0\,
      I1 => \Sample_Metric_Ram_Data_reg[8]_0\,
      I2 => \Sample_Metric_Ram_Data_reg[23]\(0),
      I3 => \Sample_Metric_Cnt_extnd[3]_7\(14),
      I4 => \Sample_Metric_Ram_Data_reg[23]\(1),
      I5 => \Sample_Metric_Cnt_extnd[3]_7\(46),
      O => \Sample_Metric_Ram_Data[14]_i_2_n_0\
    );
\Sample_Metric_Ram_Data[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data_reg[15]_0\,
      I1 => \Sample_Metric_Ram_Data_reg[8]_0\,
      I2 => \Sample_Metric_Ram_Data_reg[23]\(0),
      I3 => \Sample_Metric_Cnt_extnd[3]_7\(15),
      I4 => \Sample_Metric_Ram_Data_reg[23]\(1),
      I5 => \Sample_Metric_Cnt_extnd[3]_7\(47),
      O => \Sample_Metric_Ram_Data[15]_i_2_n_0\
    );
\Sample_Metric_Ram_Data[16]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \Sample_Metric_Cnt_extnd[3]_7\(48),
      I1 => \Sample_Metric_Cnt_extnd[3]_7\(16),
      I2 => \Sample_Metric_Ram_Data_reg[23]\(0),
      I3 => Q(8),
      I4 => \Sample_Metric_Ram_Data_reg[23]\(1),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[48]_0\
    );
\Sample_Metric_Ram_Data[17]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \Sample_Metric_Cnt_extnd[3]_7\(49),
      I1 => \Sample_Metric_Cnt_extnd[3]_7\(17),
      I2 => \Sample_Metric_Ram_Data_reg[23]\(0),
      I3 => Q(9),
      I4 => \Sample_Metric_Ram_Data_reg[23]\(1),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[49]_0\
    );
\Sample_Metric_Ram_Data[18]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \Sample_Metric_Cnt_extnd[3]_7\(50),
      I1 => \Sample_Metric_Cnt_extnd[3]_7\(18),
      I2 => \Sample_Metric_Ram_Data_reg[23]\(0),
      I3 => Q(10),
      I4 => \Sample_Metric_Ram_Data_reg[23]\(1),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[50]_0\
    );
\Sample_Metric_Ram_Data[19]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \Sample_Metric_Cnt_extnd[3]_7\(51),
      I1 => \Sample_Metric_Cnt_extnd[3]_7\(19),
      I2 => \Sample_Metric_Ram_Data_reg[23]\(0),
      I3 => Q(11),
      I4 => \Sample_Metric_Ram_Data_reg[23]\(1),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[51]_0\
    );
\Sample_Metric_Ram_Data[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \Sample_Metric_Cnt_extnd[3]_7\(33),
      I1 => \Sample_Metric_Cnt_extnd[3]_7\(1),
      I2 => \Sample_Metric_Ram_Data_reg[23]\(0),
      I3 => Q(1),
      I4 => \Sample_Metric_Ram_Data_reg[23]\(1),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[33]_0\
    );
\Sample_Metric_Ram_Data[20]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \Sample_Metric_Cnt_extnd[3]_7\(52),
      I1 => \Sample_Metric_Cnt_extnd[3]_7\(20),
      I2 => \Sample_Metric_Ram_Data_reg[23]\(0),
      I3 => Q(12),
      I4 => \Sample_Metric_Ram_Data_reg[23]\(1),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[52]_0\
    );
\Sample_Metric_Ram_Data[21]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \Sample_Metric_Cnt_extnd[3]_7\(53),
      I1 => \Sample_Metric_Cnt_extnd[3]_7\(21),
      I2 => \Sample_Metric_Ram_Data_reg[23]\(0),
      I3 => Q(13),
      I4 => \Sample_Metric_Ram_Data_reg[23]\(1),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[53]_0\
    );
\Sample_Metric_Ram_Data[22]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \Sample_Metric_Cnt_extnd[3]_7\(54),
      I1 => \Sample_Metric_Cnt_extnd[3]_7\(22),
      I2 => \Sample_Metric_Ram_Data_reg[23]\(0),
      I3 => Q(14),
      I4 => \Sample_Metric_Ram_Data_reg[23]\(1),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[54]_0\
    );
\Sample_Metric_Ram_Data[23]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \Sample_Metric_Cnt_extnd[3]_7\(55),
      I1 => \Sample_Metric_Cnt_extnd[3]_7\(23),
      I2 => \Sample_Metric_Ram_Data_reg[23]\(0),
      I3 => Q(15),
      I4 => \Sample_Metric_Ram_Data_reg[23]\(1),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[55]_0\
    );
\Sample_Metric_Ram_Data[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data_reg[24]_0\,
      I1 => \Sample_Metric_Ram_Data_reg[8]_0\,
      I2 => \Sample_Metric_Ram_Data_reg[23]\(0),
      I3 => \Sample_Metric_Cnt_extnd[3]_7\(24),
      I4 => \Sample_Metric_Ram_Data_reg[23]\(1),
      I5 => \Sample_Metric_Cnt_extnd[3]_7\(56),
      O => \Sample_Metric_Ram_Data[24]_i_2_n_0\
    );
\Sample_Metric_Ram_Data[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data_reg[25]_0\,
      I1 => \Sample_Metric_Ram_Data_reg[8]_0\,
      I2 => \Sample_Metric_Ram_Data_reg[23]\(0),
      I3 => \Sample_Metric_Cnt_extnd[3]_7\(25),
      I4 => \Sample_Metric_Ram_Data_reg[23]\(1),
      I5 => \Sample_Metric_Cnt_extnd[3]_7\(57),
      O => \Sample_Metric_Ram_Data[25]_i_2_n_0\
    );
\Sample_Metric_Ram_Data[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data_reg[26]_0\,
      I1 => \Sample_Metric_Ram_Data_reg[8]_0\,
      I2 => \Sample_Metric_Ram_Data_reg[23]\(0),
      I3 => \Sample_Metric_Cnt_extnd[3]_7\(26),
      I4 => \Sample_Metric_Ram_Data_reg[23]\(1),
      I5 => \Sample_Metric_Cnt_extnd[3]_7\(58),
      O => \Sample_Metric_Ram_Data[26]_i_2_n_0\
    );
\Sample_Metric_Ram_Data[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data_reg[27]_0\,
      I1 => \Sample_Metric_Ram_Data_reg[8]_0\,
      I2 => \Sample_Metric_Ram_Data_reg[23]\(0),
      I3 => \Sample_Metric_Cnt_extnd[3]_7\(27),
      I4 => \Sample_Metric_Ram_Data_reg[23]\(1),
      I5 => \Sample_Metric_Cnt_extnd[3]_7\(59),
      O => \Sample_Metric_Ram_Data[27]_i_2_n_0\
    );
\Sample_Metric_Ram_Data[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data_reg[28]_0\,
      I1 => \Sample_Metric_Ram_Data_reg[8]_0\,
      I2 => \Sample_Metric_Ram_Data_reg[23]\(0),
      I3 => \Sample_Metric_Cnt_extnd[3]_7\(28),
      I4 => \Sample_Metric_Ram_Data_reg[23]\(1),
      I5 => \Sample_Metric_Cnt_extnd[3]_7\(60),
      O => \Sample_Metric_Ram_Data[28]_i_2_n_0\
    );
\Sample_Metric_Ram_Data[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data_reg[29]_0\,
      I1 => \Sample_Metric_Ram_Data_reg[8]_0\,
      I2 => \Sample_Metric_Ram_Data_reg[23]\(0),
      I3 => \Sample_Metric_Cnt_extnd[3]_7\(29),
      I4 => \Sample_Metric_Ram_Data_reg[23]\(1),
      I5 => \Sample_Metric_Cnt_extnd[3]_7\(61),
      O => \Sample_Metric_Ram_Data[29]_i_2_n_0\
    );
\Sample_Metric_Ram_Data[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \Sample_Metric_Cnt_extnd[3]_7\(34),
      I1 => \Sample_Metric_Cnt_extnd[3]_7\(2),
      I2 => \Sample_Metric_Ram_Data_reg[23]\(0),
      I3 => Q(2),
      I4 => \Sample_Metric_Ram_Data_reg[23]\(1),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[34]_0\
    );
\Sample_Metric_Ram_Data[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data_reg[30]_0\,
      I1 => \Sample_Metric_Ram_Data_reg[8]_0\,
      I2 => \Sample_Metric_Ram_Data_reg[23]\(0),
      I3 => \Sample_Metric_Cnt_extnd[3]_7\(30),
      I4 => \Sample_Metric_Ram_Data_reg[23]\(1),
      I5 => \Sample_Metric_Cnt_extnd[3]_7\(62),
      O => \Sample_Metric_Ram_Data[30]_i_2_n_0\
    );
\Sample_Metric_Ram_Data[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data_reg[31]_0\,
      I1 => \Sample_Metric_Ram_Data_reg[8]_0\,
      I2 => \Sample_Metric_Ram_Data_reg[23]\(0),
      I3 => \Sample_Metric_Cnt_extnd[3]_7\(31),
      I4 => \Sample_Metric_Ram_Data_reg[23]\(1),
      I5 => \Sample_Metric_Cnt_extnd[3]_7\(63),
      O => \Sample_Metric_Ram_Data[31]_i_3_n_0\
    );
\Sample_Metric_Ram_Data[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \Sample_Metric_Cnt_extnd[3]_7\(35),
      I1 => \Sample_Metric_Cnt_extnd[3]_7\(3),
      I2 => \Sample_Metric_Ram_Data_reg[23]\(0),
      I3 => Q(3),
      I4 => \Sample_Metric_Ram_Data_reg[23]\(1),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[35]_0\
    );
\Sample_Metric_Ram_Data[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \Sample_Metric_Cnt_extnd[3]_7\(36),
      I1 => \Sample_Metric_Cnt_extnd[3]_7\(4),
      I2 => \Sample_Metric_Ram_Data_reg[23]\(0),
      I3 => Q(4),
      I4 => \Sample_Metric_Ram_Data_reg[23]\(1),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[36]_0\
    );
\Sample_Metric_Ram_Data[5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \Sample_Metric_Cnt_extnd[3]_7\(37),
      I1 => \Sample_Metric_Cnt_extnd[3]_7\(5),
      I2 => \Sample_Metric_Ram_Data_reg[23]\(0),
      I3 => Q(5),
      I4 => \Sample_Metric_Ram_Data_reg[23]\(1),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[37]_0\
    );
\Sample_Metric_Ram_Data[6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \Sample_Metric_Cnt_extnd[3]_7\(38),
      I1 => \Sample_Metric_Cnt_extnd[3]_7\(6),
      I2 => \Sample_Metric_Ram_Data_reg[23]\(0),
      I3 => Q(6),
      I4 => \Sample_Metric_Ram_Data_reg[23]\(1),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[38]_0\
    );
\Sample_Metric_Ram_Data[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \Sample_Metric_Cnt_extnd[3]_7\(39),
      I1 => \Sample_Metric_Cnt_extnd[3]_7\(7),
      I2 => \Sample_Metric_Ram_Data_reg[23]\(0),
      I3 => Q(7),
      I4 => \Sample_Metric_Ram_Data_reg[23]\(1),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[39]_0\
    );
\Sample_Metric_Ram_Data[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data_reg[8]_2\,
      I1 => \Sample_Metric_Ram_Data_reg[8]_0\,
      I2 => \Sample_Metric_Ram_Data_reg[23]\(0),
      I3 => \Sample_Metric_Cnt_extnd[3]_7\(8),
      I4 => \Sample_Metric_Ram_Data_reg[23]\(1),
      I5 => \Sample_Metric_Cnt_extnd[3]_7\(40),
      O => \Sample_Metric_Ram_Data[8]_i_2_n_0\
    );
\Sample_Metric_Ram_Data[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data_reg[9]_0\,
      I1 => \Sample_Metric_Ram_Data_reg[8]_0\,
      I2 => \Sample_Metric_Ram_Data_reg[23]\(0),
      I3 => \Sample_Metric_Cnt_extnd[3]_7\(9),
      I4 => \Sample_Metric_Ram_Data_reg[23]\(1),
      I5 => \Sample_Metric_Cnt_extnd[3]_7\(41),
      O => \Sample_Metric_Ram_Data[9]_i_2_n_0\
    );
\Sample_Metric_Ram_Data_reg[10]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Sample_Metric_Ram_Data[10]_i_2_n_0\,
      I1 => \Sample_Metric_Ram_Data_reg[10]\,
      O => D(2),
      S => \Sample_Metric_Ram_Data_reg[8]\
    );
\Sample_Metric_Ram_Data_reg[11]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Sample_Metric_Ram_Data[11]_i_2_n_0\,
      I1 => \Sample_Metric_Ram_Data_reg[11]\,
      O => D(3),
      S => \Sample_Metric_Ram_Data_reg[8]\
    );
\Sample_Metric_Ram_Data_reg[12]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Sample_Metric_Ram_Data[12]_i_2_n_0\,
      I1 => \Sample_Metric_Ram_Data_reg[12]\,
      O => D(4),
      S => \Sample_Metric_Ram_Data_reg[8]\
    );
\Sample_Metric_Ram_Data_reg[13]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Sample_Metric_Ram_Data[13]_i_2_n_0\,
      I1 => \Sample_Metric_Ram_Data_reg[13]\,
      O => D(5),
      S => \Sample_Metric_Ram_Data_reg[8]\
    );
\Sample_Metric_Ram_Data_reg[14]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Sample_Metric_Ram_Data[14]_i_2_n_0\,
      I1 => \Sample_Metric_Ram_Data_reg[14]\,
      O => D(6),
      S => \Sample_Metric_Ram_Data_reg[8]\
    );
\Sample_Metric_Ram_Data_reg[15]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Sample_Metric_Ram_Data[15]_i_2_n_0\,
      I1 => \Sample_Metric_Ram_Data_reg[15]\,
      O => D(7),
      S => \Sample_Metric_Ram_Data_reg[8]\
    );
\Sample_Metric_Ram_Data_reg[24]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Sample_Metric_Ram_Data[24]_i_2_n_0\,
      I1 => \Sample_Metric_Ram_Data_reg[24]\,
      O => D(8),
      S => \Sample_Metric_Ram_Data_reg[8]\
    );
\Sample_Metric_Ram_Data_reg[25]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Sample_Metric_Ram_Data[25]_i_2_n_0\,
      I1 => \Sample_Metric_Ram_Data_reg[25]\,
      O => D(9),
      S => \Sample_Metric_Ram_Data_reg[8]\
    );
\Sample_Metric_Ram_Data_reg[26]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Sample_Metric_Ram_Data[26]_i_2_n_0\,
      I1 => \Sample_Metric_Ram_Data_reg[26]\,
      O => D(10),
      S => \Sample_Metric_Ram_Data_reg[8]\
    );
\Sample_Metric_Ram_Data_reg[27]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Sample_Metric_Ram_Data[27]_i_2_n_0\,
      I1 => \Sample_Metric_Ram_Data_reg[27]\,
      O => D(11),
      S => \Sample_Metric_Ram_Data_reg[8]\
    );
\Sample_Metric_Ram_Data_reg[28]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Sample_Metric_Ram_Data[28]_i_2_n_0\,
      I1 => \Sample_Metric_Ram_Data_reg[28]\,
      O => D(12),
      S => \Sample_Metric_Ram_Data_reg[8]\
    );
\Sample_Metric_Ram_Data_reg[29]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Sample_Metric_Ram_Data[29]_i_2_n_0\,
      I1 => \Sample_Metric_Ram_Data_reg[29]\,
      O => D(13),
      S => \Sample_Metric_Ram_Data_reg[8]\
    );
\Sample_Metric_Ram_Data_reg[30]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Sample_Metric_Ram_Data[30]_i_2_n_0\,
      I1 => \Sample_Metric_Ram_Data_reg[30]\,
      O => D(14),
      S => \Sample_Metric_Ram_Data_reg[8]\
    );
\Sample_Metric_Ram_Data_reg[31]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Sample_Metric_Ram_Data[31]_i_3_n_0\,
      I1 => \Sample_Metric_Ram_Data_reg[31]\,
      O => D(15),
      S => \Sample_Metric_Ram_Data_reg[8]\
    );
\Sample_Metric_Ram_Data_reg[8]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Sample_Metric_Ram_Data[8]_i_2_n_0\,
      I1 => \Sample_Metric_Ram_Data_reg[8]_1\,
      O => D(0),
      S => \Sample_Metric_Ram_Data_reg[8]\
    );
\Sample_Metric_Ram_Data_reg[9]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Sample_Metric_Ram_Data[9]_i_2_n_0\,
      I1 => \Sample_Metric_Ram_Data_reg[9]\,
      O => D(1),
      S => \Sample_Metric_Ram_Data_reg[8]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_7 is
  port (
    Q : out STD_LOGIC_VECTOR ( 63 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Accum_i_reg[63]_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    mon_clk : in STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_7 : entity is "acc_sample";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_7 is
  signal \Accum_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[10]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[11]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[12]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[13]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[14]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[15]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[16]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[17]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[18]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[19]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[1]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[20]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[21]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[22]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[23]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[24]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[25]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[26]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[27]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[28]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[29]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[30]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[31]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[32]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[33]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[34]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[35]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[36]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[37]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[38]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[39]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[40]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[41]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[42]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[43]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[44]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[45]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[46]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[47]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[48]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[49]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[50]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[51]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[52]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[53]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[54]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[55]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[56]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[57]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[58]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[59]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[5]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[60]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[61]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[62]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[63]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[6]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[7]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[8]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[9]\ : STD_LOGIC;
begin
\Accum_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg[63]_0\(0),
      Q => \Accum_i_reg_n_0_[0]\,
      R => SR(0)
    );
\Accum_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg[63]_0\(10),
      Q => \Accum_i_reg_n_0_[10]\,
      R => SR(0)
    );
\Accum_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg[63]_0\(11),
      Q => \Accum_i_reg_n_0_[11]\,
      R => SR(0)
    );
\Accum_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg[63]_0\(12),
      Q => \Accum_i_reg_n_0_[12]\,
      R => SR(0)
    );
\Accum_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg[63]_0\(13),
      Q => \Accum_i_reg_n_0_[13]\,
      R => SR(0)
    );
\Accum_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg[63]_0\(14),
      Q => \Accum_i_reg_n_0_[14]\,
      R => SR(0)
    );
\Accum_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg[63]_0\(15),
      Q => \Accum_i_reg_n_0_[15]\,
      R => SR(0)
    );
\Accum_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg[63]_0\(16),
      Q => \Accum_i_reg_n_0_[16]\,
      R => SR(0)
    );
\Accum_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg[63]_0\(17),
      Q => \Accum_i_reg_n_0_[17]\,
      R => SR(0)
    );
\Accum_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg[63]_0\(18),
      Q => \Accum_i_reg_n_0_[18]\,
      R => SR(0)
    );
\Accum_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg[63]_0\(19),
      Q => \Accum_i_reg_n_0_[19]\,
      R => SR(0)
    );
\Accum_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg[63]_0\(1),
      Q => \Accum_i_reg_n_0_[1]\,
      R => SR(0)
    );
\Accum_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg[63]_0\(20),
      Q => \Accum_i_reg_n_0_[20]\,
      R => SR(0)
    );
\Accum_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg[63]_0\(21),
      Q => \Accum_i_reg_n_0_[21]\,
      R => SR(0)
    );
\Accum_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg[63]_0\(22),
      Q => \Accum_i_reg_n_0_[22]\,
      R => SR(0)
    );
\Accum_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg[63]_0\(23),
      Q => \Accum_i_reg_n_0_[23]\,
      R => SR(0)
    );
\Accum_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg[63]_0\(24),
      Q => \Accum_i_reg_n_0_[24]\,
      R => SR(0)
    );
\Accum_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg[63]_0\(25),
      Q => \Accum_i_reg_n_0_[25]\,
      R => SR(0)
    );
\Accum_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg[63]_0\(26),
      Q => \Accum_i_reg_n_0_[26]\,
      R => SR(0)
    );
\Accum_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg[63]_0\(27),
      Q => \Accum_i_reg_n_0_[27]\,
      R => SR(0)
    );
\Accum_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg[63]_0\(28),
      Q => \Accum_i_reg_n_0_[28]\,
      R => SR(0)
    );
\Accum_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg[63]_0\(29),
      Q => \Accum_i_reg_n_0_[29]\,
      R => SR(0)
    );
\Accum_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg[63]_0\(2),
      Q => \Accum_i_reg_n_0_[2]\,
      R => SR(0)
    );
\Accum_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg[63]_0\(30),
      Q => \Accum_i_reg_n_0_[30]\,
      R => SR(0)
    );
\Accum_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg[63]_0\(31),
      Q => \Accum_i_reg_n_0_[31]\,
      R => SR(0)
    );
\Accum_i_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg[63]_0\(32),
      Q => \Accum_i_reg_n_0_[32]\,
      R => SR(0)
    );
\Accum_i_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg[63]_0\(33),
      Q => \Accum_i_reg_n_0_[33]\,
      R => SR(0)
    );
\Accum_i_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg[63]_0\(34),
      Q => \Accum_i_reg_n_0_[34]\,
      R => SR(0)
    );
\Accum_i_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg[63]_0\(35),
      Q => \Accum_i_reg_n_0_[35]\,
      R => SR(0)
    );
\Accum_i_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg[63]_0\(36),
      Q => \Accum_i_reg_n_0_[36]\,
      R => SR(0)
    );
\Accum_i_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg[63]_0\(37),
      Q => \Accum_i_reg_n_0_[37]\,
      R => SR(0)
    );
\Accum_i_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg[63]_0\(38),
      Q => \Accum_i_reg_n_0_[38]\,
      R => SR(0)
    );
\Accum_i_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg[63]_0\(39),
      Q => \Accum_i_reg_n_0_[39]\,
      R => SR(0)
    );
\Accum_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg[63]_0\(3),
      Q => \Accum_i_reg_n_0_[3]\,
      R => SR(0)
    );
\Accum_i_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg[63]_0\(40),
      Q => \Accum_i_reg_n_0_[40]\,
      R => SR(0)
    );
\Accum_i_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg[63]_0\(41),
      Q => \Accum_i_reg_n_0_[41]\,
      R => SR(0)
    );
\Accum_i_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg[63]_0\(42),
      Q => \Accum_i_reg_n_0_[42]\,
      R => SR(0)
    );
\Accum_i_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg[63]_0\(43),
      Q => \Accum_i_reg_n_0_[43]\,
      R => SR(0)
    );
\Accum_i_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg[63]_0\(44),
      Q => \Accum_i_reg_n_0_[44]\,
      R => SR(0)
    );
\Accum_i_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg[63]_0\(45),
      Q => \Accum_i_reg_n_0_[45]\,
      R => SR(0)
    );
\Accum_i_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg[63]_0\(46),
      Q => \Accum_i_reg_n_0_[46]\,
      R => SR(0)
    );
\Accum_i_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg[63]_0\(47),
      Q => \Accum_i_reg_n_0_[47]\,
      R => SR(0)
    );
\Accum_i_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg[63]_0\(48),
      Q => \Accum_i_reg_n_0_[48]\,
      R => SR(0)
    );
\Accum_i_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg[63]_0\(49),
      Q => \Accum_i_reg_n_0_[49]\,
      R => SR(0)
    );
\Accum_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg[63]_0\(4),
      Q => \Accum_i_reg_n_0_[4]\,
      R => SR(0)
    );
\Accum_i_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg[63]_0\(50),
      Q => \Accum_i_reg_n_0_[50]\,
      R => SR(0)
    );
\Accum_i_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg[63]_0\(51),
      Q => \Accum_i_reg_n_0_[51]\,
      R => SR(0)
    );
\Accum_i_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg[63]_0\(52),
      Q => \Accum_i_reg_n_0_[52]\,
      R => SR(0)
    );
\Accum_i_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg[63]_0\(53),
      Q => \Accum_i_reg_n_0_[53]\,
      R => SR(0)
    );
\Accum_i_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg[63]_0\(54),
      Q => \Accum_i_reg_n_0_[54]\,
      R => SR(0)
    );
\Accum_i_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg[63]_0\(55),
      Q => \Accum_i_reg_n_0_[55]\,
      R => SR(0)
    );
\Accum_i_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg[63]_0\(56),
      Q => \Accum_i_reg_n_0_[56]\,
      R => SR(0)
    );
\Accum_i_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg[63]_0\(57),
      Q => \Accum_i_reg_n_0_[57]\,
      R => SR(0)
    );
\Accum_i_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg[63]_0\(58),
      Q => \Accum_i_reg_n_0_[58]\,
      R => SR(0)
    );
\Accum_i_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg[63]_0\(59),
      Q => \Accum_i_reg_n_0_[59]\,
      R => SR(0)
    );
\Accum_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg[63]_0\(5),
      Q => \Accum_i_reg_n_0_[5]\,
      R => SR(0)
    );
\Accum_i_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg[63]_0\(60),
      Q => \Accum_i_reg_n_0_[60]\,
      R => SR(0)
    );
\Accum_i_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg[63]_0\(61),
      Q => \Accum_i_reg_n_0_[61]\,
      R => SR(0)
    );
\Accum_i_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg[63]_0\(62),
      Q => \Accum_i_reg_n_0_[62]\,
      R => SR(0)
    );
\Accum_i_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg[63]_0\(63),
      Q => \Accum_i_reg_n_0_[63]\,
      R => SR(0)
    );
\Accum_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg[63]_0\(6),
      Q => \Accum_i_reg_n_0_[6]\,
      R => SR(0)
    );
\Accum_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg[63]_0\(7),
      Q => \Accum_i_reg_n_0_[7]\,
      R => SR(0)
    );
\Accum_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg[63]_0\(8),
      Q => \Accum_i_reg_n_0_[8]\,
      R => SR(0)
    );
\Accum_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg[63]_0\(9),
      Q => \Accum_i_reg_n_0_[9]\,
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[0]\,
      Q => Q(0),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[10]\,
      Q => Q(10),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[11]\,
      Q => Q(11),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[12]\,
      Q => Q(12),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[13]\,
      Q => Q(13),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[14]\,
      Q => Q(14),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[15]\,
      Q => Q(15),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[16]\,
      Q => Q(16),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[17]\,
      Q => Q(17),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[18]\,
      Q => Q(18),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[19]\,
      Q => Q(19),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[1]\,
      Q => Q(1),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[20]\,
      Q => Q(20),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[21]\,
      Q => Q(21),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[22]\,
      Q => Q(22),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[23]\,
      Q => Q(23),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[24]\,
      Q => Q(24),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[25]\,
      Q => Q(25),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[26]\,
      Q => Q(26),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[27]\,
      Q => Q(27),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[28]\,
      Q => Q(28),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[29]\,
      Q => Q(29),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[2]\,
      Q => Q(2),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[30]\,
      Q => Q(30),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[31]\,
      Q => Q(31),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[32]\,
      Q => Q(32),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[33]\,
      Q => Q(33),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[34]\,
      Q => Q(34),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[35]\,
      Q => Q(35),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[36]\,
      Q => Q(36),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[37]\,
      Q => Q(37),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[38]\,
      Q => Q(38),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[39]\,
      Q => Q(39),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[3]\,
      Q => Q(3),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[40]\,
      Q => Q(40),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[41]\,
      Q => Q(41),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[42]\,
      Q => Q(42),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[43]\,
      Q => Q(43),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[44]\,
      Q => Q(44),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[45]\,
      Q => Q(45),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[46]\,
      Q => Q(46),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[47]\,
      Q => Q(47),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[48]\,
      Q => Q(48),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[49]\,
      Q => Q(49),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[4]\,
      Q => Q(4),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[50]\,
      Q => Q(50),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[51]\,
      Q => Q(51),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[52]\,
      Q => Q(52),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[53]\,
      Q => Q(53),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[54]\,
      Q => Q(54),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[55]\,
      Q => Q(55),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[56]\,
      Q => Q(56),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[57]\,
      Q => Q(57),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[58]\,
      Q => Q(58),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[59]\,
      Q => Q(59),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[5]\,
      Q => Q(5),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[60]\,
      Q => Q(60),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[61]\,
      Q => Q(61),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[62]\,
      Q => Q(62),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[63]\,
      Q => Q(63),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[6]\,
      Q => Q(6),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[7]\,
      Q => Q(7),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[8]\,
      Q => Q(8),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[9]\,
      Q => Q(9),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_8 is
  port (
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[32]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[33]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[34]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[35]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[36]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[37]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[38]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[39]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[40]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[41]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[42]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[43]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[44]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[45]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[46]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[47]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[48]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[49]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[50]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[51]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[52]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[53]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[54]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[55]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[56]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[57]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[58]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[59]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[60]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[61]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[62]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\ : out STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[23]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 63 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Accum_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Accum_i_reg[63]_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    mon_clk : in STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_8 : entity is "acc_sample";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_8 is
  signal \Accum_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[10]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[11]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[12]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[13]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[14]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[15]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[16]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[17]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[18]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[19]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[1]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[20]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[21]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[22]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[23]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[24]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[25]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[26]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[27]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[28]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[29]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[30]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[31]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[32]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[33]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[34]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[35]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[36]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[37]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[38]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[39]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[40]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[41]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[42]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[43]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[44]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[45]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[46]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[47]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[48]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[49]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[50]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[51]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[52]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[53]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[54]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[55]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[56]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[57]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[58]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[59]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[5]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[60]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[61]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[62]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[63]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[6]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[7]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[8]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[9]\ : STD_LOGIC;
  signal \Sample_Metric_Cnt_extnd[5]_9\ : STD_LOGIC_VECTOR ( 63 downto 0 );
begin
\Accum_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(0),
      Q => \Accum_i_reg_n_0_[0]\,
      R => SR(0)
    );
\Accum_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(10),
      Q => \Accum_i_reg_n_0_[10]\,
      R => SR(0)
    );
\Accum_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(11),
      Q => \Accum_i_reg_n_0_[11]\,
      R => SR(0)
    );
\Accum_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(12),
      Q => \Accum_i_reg_n_0_[12]\,
      R => SR(0)
    );
\Accum_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(13),
      Q => \Accum_i_reg_n_0_[13]\,
      R => SR(0)
    );
\Accum_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(14),
      Q => \Accum_i_reg_n_0_[14]\,
      R => SR(0)
    );
\Accum_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(15),
      Q => \Accum_i_reg_n_0_[15]\,
      R => SR(0)
    );
\Accum_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(16),
      Q => \Accum_i_reg_n_0_[16]\,
      R => SR(0)
    );
\Accum_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(17),
      Q => \Accum_i_reg_n_0_[17]\,
      R => SR(0)
    );
\Accum_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(18),
      Q => \Accum_i_reg_n_0_[18]\,
      R => SR(0)
    );
\Accum_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(19),
      Q => \Accum_i_reg_n_0_[19]\,
      R => SR(0)
    );
\Accum_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(1),
      Q => \Accum_i_reg_n_0_[1]\,
      R => SR(0)
    );
\Accum_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(20),
      Q => \Accum_i_reg_n_0_[20]\,
      R => SR(0)
    );
\Accum_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(21),
      Q => \Accum_i_reg_n_0_[21]\,
      R => SR(0)
    );
\Accum_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(22),
      Q => \Accum_i_reg_n_0_[22]\,
      R => SR(0)
    );
\Accum_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(23),
      Q => \Accum_i_reg_n_0_[23]\,
      R => SR(0)
    );
\Accum_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(24),
      Q => \Accum_i_reg_n_0_[24]\,
      R => SR(0)
    );
\Accum_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(25),
      Q => \Accum_i_reg_n_0_[25]\,
      R => SR(0)
    );
\Accum_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(26),
      Q => \Accum_i_reg_n_0_[26]\,
      R => SR(0)
    );
\Accum_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(27),
      Q => \Accum_i_reg_n_0_[27]\,
      R => SR(0)
    );
\Accum_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(28),
      Q => \Accum_i_reg_n_0_[28]\,
      R => SR(0)
    );
\Accum_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(29),
      Q => \Accum_i_reg_n_0_[29]\,
      R => SR(0)
    );
\Accum_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(2),
      Q => \Accum_i_reg_n_0_[2]\,
      R => SR(0)
    );
\Accum_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(30),
      Q => \Accum_i_reg_n_0_[30]\,
      R => SR(0)
    );
\Accum_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(31),
      Q => \Accum_i_reg_n_0_[31]\,
      R => SR(0)
    );
\Accum_i_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(32),
      Q => \Accum_i_reg_n_0_[32]\,
      R => SR(0)
    );
\Accum_i_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(33),
      Q => \Accum_i_reg_n_0_[33]\,
      R => SR(0)
    );
\Accum_i_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(34),
      Q => \Accum_i_reg_n_0_[34]\,
      R => SR(0)
    );
\Accum_i_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(35),
      Q => \Accum_i_reg_n_0_[35]\,
      R => SR(0)
    );
\Accum_i_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(36),
      Q => \Accum_i_reg_n_0_[36]\,
      R => SR(0)
    );
\Accum_i_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(37),
      Q => \Accum_i_reg_n_0_[37]\,
      R => SR(0)
    );
\Accum_i_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(38),
      Q => \Accum_i_reg_n_0_[38]\,
      R => SR(0)
    );
\Accum_i_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(39),
      Q => \Accum_i_reg_n_0_[39]\,
      R => SR(0)
    );
\Accum_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(3),
      Q => \Accum_i_reg_n_0_[3]\,
      R => SR(0)
    );
\Accum_i_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(40),
      Q => \Accum_i_reg_n_0_[40]\,
      R => SR(0)
    );
\Accum_i_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(41),
      Q => \Accum_i_reg_n_0_[41]\,
      R => SR(0)
    );
\Accum_i_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(42),
      Q => \Accum_i_reg_n_0_[42]\,
      R => SR(0)
    );
\Accum_i_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(43),
      Q => \Accum_i_reg_n_0_[43]\,
      R => SR(0)
    );
\Accum_i_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(44),
      Q => \Accum_i_reg_n_0_[44]\,
      R => SR(0)
    );
\Accum_i_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(45),
      Q => \Accum_i_reg_n_0_[45]\,
      R => SR(0)
    );
\Accum_i_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(46),
      Q => \Accum_i_reg_n_0_[46]\,
      R => SR(0)
    );
\Accum_i_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(47),
      Q => \Accum_i_reg_n_0_[47]\,
      R => SR(0)
    );
\Accum_i_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(48),
      Q => \Accum_i_reg_n_0_[48]\,
      R => SR(0)
    );
\Accum_i_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(49),
      Q => \Accum_i_reg_n_0_[49]\,
      R => SR(0)
    );
\Accum_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(4),
      Q => \Accum_i_reg_n_0_[4]\,
      R => SR(0)
    );
\Accum_i_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(50),
      Q => \Accum_i_reg_n_0_[50]\,
      R => SR(0)
    );
\Accum_i_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(51),
      Q => \Accum_i_reg_n_0_[51]\,
      R => SR(0)
    );
\Accum_i_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(52),
      Q => \Accum_i_reg_n_0_[52]\,
      R => SR(0)
    );
\Accum_i_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(53),
      Q => \Accum_i_reg_n_0_[53]\,
      R => SR(0)
    );
\Accum_i_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(54),
      Q => \Accum_i_reg_n_0_[54]\,
      R => SR(0)
    );
\Accum_i_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(55),
      Q => \Accum_i_reg_n_0_[55]\,
      R => SR(0)
    );
\Accum_i_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(56),
      Q => \Accum_i_reg_n_0_[56]\,
      R => SR(0)
    );
\Accum_i_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(57),
      Q => \Accum_i_reg_n_0_[57]\,
      R => SR(0)
    );
\Accum_i_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(58),
      Q => \Accum_i_reg_n_0_[58]\,
      R => SR(0)
    );
\Accum_i_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(59),
      Q => \Accum_i_reg_n_0_[59]\,
      R => SR(0)
    );
\Accum_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(5),
      Q => \Accum_i_reg_n_0_[5]\,
      R => SR(0)
    );
\Accum_i_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(60),
      Q => \Accum_i_reg_n_0_[60]\,
      R => SR(0)
    );
\Accum_i_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(61),
      Q => \Accum_i_reg_n_0_[61]\,
      R => SR(0)
    );
\Accum_i_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(62),
      Q => \Accum_i_reg_n_0_[62]\,
      R => SR(0)
    );
\Accum_i_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(63),
      Q => \Accum_i_reg_n_0_[63]\,
      R => SR(0)
    );
\Accum_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(6),
      Q => \Accum_i_reg_n_0_[6]\,
      R => SR(0)
    );
\Accum_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(7),
      Q => \Accum_i_reg_n_0_[7]\,
      R => SR(0)
    );
\Accum_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(8),
      Q => \Accum_i_reg_n_0_[8]\,
      R => SR(0)
    );
\Accum_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(9),
      Q => \Accum_i_reg_n_0_[9]\,
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[0]\,
      Q => \Sample_Metric_Cnt_extnd[5]_9\(0),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[10]\,
      Q => \Sample_Metric_Cnt_extnd[5]_9\(10),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[11]\,
      Q => \Sample_Metric_Cnt_extnd[5]_9\(11),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[12]\,
      Q => \Sample_Metric_Cnt_extnd[5]_9\(12),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[13]\,
      Q => \Sample_Metric_Cnt_extnd[5]_9\(13),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[14]\,
      Q => \Sample_Metric_Cnt_extnd[5]_9\(14),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[15]\,
      Q => \Sample_Metric_Cnt_extnd[5]_9\(15),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[16]\,
      Q => \Sample_Metric_Cnt_extnd[5]_9\(16),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[17]\,
      Q => \Sample_Metric_Cnt_extnd[5]_9\(17),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[18]\,
      Q => \Sample_Metric_Cnt_extnd[5]_9\(18),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[19]\,
      Q => \Sample_Metric_Cnt_extnd[5]_9\(19),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[1]\,
      Q => \Sample_Metric_Cnt_extnd[5]_9\(1),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[20]\,
      Q => \Sample_Metric_Cnt_extnd[5]_9\(20),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[21]\,
      Q => \Sample_Metric_Cnt_extnd[5]_9\(21),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[22]\,
      Q => \Sample_Metric_Cnt_extnd[5]_9\(22),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[23]\,
      Q => \Sample_Metric_Cnt_extnd[5]_9\(23),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[24]\,
      Q => \Sample_Metric_Cnt_extnd[5]_9\(24),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[25]\,
      Q => \Sample_Metric_Cnt_extnd[5]_9\(25),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[26]\,
      Q => \Sample_Metric_Cnt_extnd[5]_9\(26),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[27]\,
      Q => \Sample_Metric_Cnt_extnd[5]_9\(27),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[28]\,
      Q => \Sample_Metric_Cnt_extnd[5]_9\(28),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[29]\,
      Q => \Sample_Metric_Cnt_extnd[5]_9\(29),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[2]\,
      Q => \Sample_Metric_Cnt_extnd[5]_9\(2),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[30]\,
      Q => \Sample_Metric_Cnt_extnd[5]_9\(30),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[31]\,
      Q => \Sample_Metric_Cnt_extnd[5]_9\(31),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[32]\,
      Q => \Sample_Metric_Cnt_extnd[5]_9\(32),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[33]\,
      Q => \Sample_Metric_Cnt_extnd[5]_9\(33),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[34]\,
      Q => \Sample_Metric_Cnt_extnd[5]_9\(34),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[35]\,
      Q => \Sample_Metric_Cnt_extnd[5]_9\(35),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[36]\,
      Q => \Sample_Metric_Cnt_extnd[5]_9\(36),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[37]\,
      Q => \Sample_Metric_Cnt_extnd[5]_9\(37),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[38]\,
      Q => \Sample_Metric_Cnt_extnd[5]_9\(38),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[39]\,
      Q => \Sample_Metric_Cnt_extnd[5]_9\(39),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[3]\,
      Q => \Sample_Metric_Cnt_extnd[5]_9\(3),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[40]\,
      Q => \Sample_Metric_Cnt_extnd[5]_9\(40),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[41]\,
      Q => \Sample_Metric_Cnt_extnd[5]_9\(41),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[42]\,
      Q => \Sample_Metric_Cnt_extnd[5]_9\(42),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[43]\,
      Q => \Sample_Metric_Cnt_extnd[5]_9\(43),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[44]\,
      Q => \Sample_Metric_Cnt_extnd[5]_9\(44),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[45]\,
      Q => \Sample_Metric_Cnt_extnd[5]_9\(45),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[46]\,
      Q => \Sample_Metric_Cnt_extnd[5]_9\(46),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[47]\,
      Q => \Sample_Metric_Cnt_extnd[5]_9\(47),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[48]\,
      Q => \Sample_Metric_Cnt_extnd[5]_9\(48),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[49]\,
      Q => \Sample_Metric_Cnt_extnd[5]_9\(49),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[4]\,
      Q => \Sample_Metric_Cnt_extnd[5]_9\(4),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[50]\,
      Q => \Sample_Metric_Cnt_extnd[5]_9\(50),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[51]\,
      Q => \Sample_Metric_Cnt_extnd[5]_9\(51),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[52]\,
      Q => \Sample_Metric_Cnt_extnd[5]_9\(52),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[53]\,
      Q => \Sample_Metric_Cnt_extnd[5]_9\(53),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[54]\,
      Q => \Sample_Metric_Cnt_extnd[5]_9\(54),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[55]\,
      Q => \Sample_Metric_Cnt_extnd[5]_9\(55),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[56]\,
      Q => \Sample_Metric_Cnt_extnd[5]_9\(56),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[57]\,
      Q => \Sample_Metric_Cnt_extnd[5]_9\(57),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[58]\,
      Q => \Sample_Metric_Cnt_extnd[5]_9\(58),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[59]\,
      Q => \Sample_Metric_Cnt_extnd[5]_9\(59),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[5]\,
      Q => \Sample_Metric_Cnt_extnd[5]_9\(5),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[60]\,
      Q => \Sample_Metric_Cnt_extnd[5]_9\(60),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[61]\,
      Q => \Sample_Metric_Cnt_extnd[5]_9\(61),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[62]\,
      Q => \Sample_Metric_Cnt_extnd[5]_9\(62),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[63]\,
      Q => \Sample_Metric_Cnt_extnd[5]_9\(63),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[6]\,
      Q => \Sample_Metric_Cnt_extnd[5]_9\(6),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[7]\,
      Q => \Sample_Metric_Cnt_extnd[5]_9\(7),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[8]\,
      Q => \Sample_Metric_Cnt_extnd[5]_9\(8),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[9]\,
      Q => \Sample_Metric_Cnt_extnd[5]_9\(9),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\Sample_Metric_Ram_Data[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt_extnd[5]_9\(32),
      I1 => \Sample_Metric_Cnt_extnd[5]_9\(0),
      I2 => \Sample_Metric_Ram_Data_reg[23]\(0),
      I3 => Q(32),
      I4 => \Sample_Metric_Ram_Data_reg[23]\(1),
      I5 => Q(0),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[32]_0\
    );
\Sample_Metric_Ram_Data[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt_extnd[5]_9\(42),
      I1 => \Sample_Metric_Cnt_extnd[5]_9\(10),
      I2 => \Sample_Metric_Ram_Data_reg[23]\(0),
      I3 => Q(42),
      I4 => \Sample_Metric_Ram_Data_reg[23]\(1),
      I5 => Q(10),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[42]_0\
    );
\Sample_Metric_Ram_Data[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt_extnd[5]_9\(43),
      I1 => \Sample_Metric_Cnt_extnd[5]_9\(11),
      I2 => \Sample_Metric_Ram_Data_reg[23]\(0),
      I3 => Q(43),
      I4 => \Sample_Metric_Ram_Data_reg[23]\(1),
      I5 => Q(11),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[43]_0\
    );
\Sample_Metric_Ram_Data[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt_extnd[5]_9\(44),
      I1 => \Sample_Metric_Cnt_extnd[5]_9\(12),
      I2 => \Sample_Metric_Ram_Data_reg[23]\(0),
      I3 => Q(44),
      I4 => \Sample_Metric_Ram_Data_reg[23]\(1),
      I5 => Q(12),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[44]_0\
    );
\Sample_Metric_Ram_Data[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt_extnd[5]_9\(45),
      I1 => \Sample_Metric_Cnt_extnd[5]_9\(13),
      I2 => \Sample_Metric_Ram_Data_reg[23]\(0),
      I3 => Q(45),
      I4 => \Sample_Metric_Ram_Data_reg[23]\(1),
      I5 => Q(13),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[45]_0\
    );
\Sample_Metric_Ram_Data[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt_extnd[5]_9\(46),
      I1 => \Sample_Metric_Cnt_extnd[5]_9\(14),
      I2 => \Sample_Metric_Ram_Data_reg[23]\(0),
      I3 => Q(46),
      I4 => \Sample_Metric_Ram_Data_reg[23]\(1),
      I5 => Q(14),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[46]_0\
    );
\Sample_Metric_Ram_Data[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt_extnd[5]_9\(47),
      I1 => \Sample_Metric_Cnt_extnd[5]_9\(15),
      I2 => \Sample_Metric_Ram_Data_reg[23]\(0),
      I3 => Q(47),
      I4 => \Sample_Metric_Ram_Data_reg[23]\(1),
      I5 => Q(15),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[47]_0\
    );
\Sample_Metric_Ram_Data[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt_extnd[5]_9\(48),
      I1 => \Sample_Metric_Cnt_extnd[5]_9\(16),
      I2 => \Sample_Metric_Ram_Data_reg[23]\(0),
      I3 => Q(48),
      I4 => \Sample_Metric_Ram_Data_reg[23]\(1),
      I5 => Q(16),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[48]_0\
    );
\Sample_Metric_Ram_Data[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt_extnd[5]_9\(49),
      I1 => \Sample_Metric_Cnt_extnd[5]_9\(17),
      I2 => \Sample_Metric_Ram_Data_reg[23]\(0),
      I3 => Q(49),
      I4 => \Sample_Metric_Ram_Data_reg[23]\(1),
      I5 => Q(17),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[49]_0\
    );
\Sample_Metric_Ram_Data[18]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt_extnd[5]_9\(50),
      I1 => \Sample_Metric_Cnt_extnd[5]_9\(18),
      I2 => \Sample_Metric_Ram_Data_reg[23]\(0),
      I3 => Q(50),
      I4 => \Sample_Metric_Ram_Data_reg[23]\(1),
      I5 => Q(18),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[50]_0\
    );
\Sample_Metric_Ram_Data[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt_extnd[5]_9\(51),
      I1 => \Sample_Metric_Cnt_extnd[5]_9\(19),
      I2 => \Sample_Metric_Ram_Data_reg[23]\(0),
      I3 => Q(51),
      I4 => \Sample_Metric_Ram_Data_reg[23]\(1),
      I5 => Q(19),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[51]_0\
    );
\Sample_Metric_Ram_Data[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt_extnd[5]_9\(33),
      I1 => \Sample_Metric_Cnt_extnd[5]_9\(1),
      I2 => \Sample_Metric_Ram_Data_reg[23]\(0),
      I3 => Q(33),
      I4 => \Sample_Metric_Ram_Data_reg[23]\(1),
      I5 => Q(1),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[33]_0\
    );
\Sample_Metric_Ram_Data[20]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt_extnd[5]_9\(52),
      I1 => \Sample_Metric_Cnt_extnd[5]_9\(20),
      I2 => \Sample_Metric_Ram_Data_reg[23]\(0),
      I3 => Q(52),
      I4 => \Sample_Metric_Ram_Data_reg[23]\(1),
      I5 => Q(20),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[52]_0\
    );
\Sample_Metric_Ram_Data[21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt_extnd[5]_9\(53),
      I1 => \Sample_Metric_Cnt_extnd[5]_9\(21),
      I2 => \Sample_Metric_Ram_Data_reg[23]\(0),
      I3 => Q(53),
      I4 => \Sample_Metric_Ram_Data_reg[23]\(1),
      I5 => Q(21),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[53]_0\
    );
\Sample_Metric_Ram_Data[22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt_extnd[5]_9\(54),
      I1 => \Sample_Metric_Cnt_extnd[5]_9\(22),
      I2 => \Sample_Metric_Ram_Data_reg[23]\(0),
      I3 => Q(54),
      I4 => \Sample_Metric_Ram_Data_reg[23]\(1),
      I5 => Q(22),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[54]_0\
    );
\Sample_Metric_Ram_Data[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt_extnd[5]_9\(55),
      I1 => \Sample_Metric_Cnt_extnd[5]_9\(23),
      I2 => \Sample_Metric_Ram_Data_reg[23]\(0),
      I3 => Q(55),
      I4 => \Sample_Metric_Ram_Data_reg[23]\(1),
      I5 => Q(23),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[55]_0\
    );
\Sample_Metric_Ram_Data[24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt_extnd[5]_9\(56),
      I1 => \Sample_Metric_Cnt_extnd[5]_9\(24),
      I2 => \Sample_Metric_Ram_Data_reg[23]\(0),
      I3 => Q(56),
      I4 => \Sample_Metric_Ram_Data_reg[23]\(1),
      I5 => Q(24),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[56]_0\
    );
\Sample_Metric_Ram_Data[25]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt_extnd[5]_9\(57),
      I1 => \Sample_Metric_Cnt_extnd[5]_9\(25),
      I2 => \Sample_Metric_Ram_Data_reg[23]\(0),
      I3 => Q(57),
      I4 => \Sample_Metric_Ram_Data_reg[23]\(1),
      I5 => Q(25),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[57]_0\
    );
\Sample_Metric_Ram_Data[26]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt_extnd[5]_9\(58),
      I1 => \Sample_Metric_Cnt_extnd[5]_9\(26),
      I2 => \Sample_Metric_Ram_Data_reg[23]\(0),
      I3 => Q(58),
      I4 => \Sample_Metric_Ram_Data_reg[23]\(1),
      I5 => Q(26),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[58]_0\
    );
\Sample_Metric_Ram_Data[27]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt_extnd[5]_9\(59),
      I1 => \Sample_Metric_Cnt_extnd[5]_9\(27),
      I2 => \Sample_Metric_Ram_Data_reg[23]\(0),
      I3 => Q(59),
      I4 => \Sample_Metric_Ram_Data_reg[23]\(1),
      I5 => Q(27),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[59]_0\
    );
\Sample_Metric_Ram_Data[28]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt_extnd[5]_9\(60),
      I1 => \Sample_Metric_Cnt_extnd[5]_9\(28),
      I2 => \Sample_Metric_Ram_Data_reg[23]\(0),
      I3 => Q(60),
      I4 => \Sample_Metric_Ram_Data_reg[23]\(1),
      I5 => Q(28),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[60]_0\
    );
\Sample_Metric_Ram_Data[29]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt_extnd[5]_9\(61),
      I1 => \Sample_Metric_Cnt_extnd[5]_9\(29),
      I2 => \Sample_Metric_Ram_Data_reg[23]\(0),
      I3 => Q(61),
      I4 => \Sample_Metric_Ram_Data_reg[23]\(1),
      I5 => Q(29),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[61]_0\
    );
\Sample_Metric_Ram_Data[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt_extnd[5]_9\(34),
      I1 => \Sample_Metric_Cnt_extnd[5]_9\(2),
      I2 => \Sample_Metric_Ram_Data_reg[23]\(0),
      I3 => Q(34),
      I4 => \Sample_Metric_Ram_Data_reg[23]\(1),
      I5 => Q(2),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[34]_0\
    );
\Sample_Metric_Ram_Data[30]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt_extnd[5]_9\(62),
      I1 => \Sample_Metric_Cnt_extnd[5]_9\(30),
      I2 => \Sample_Metric_Ram_Data_reg[23]\(0),
      I3 => Q(62),
      I4 => \Sample_Metric_Ram_Data_reg[23]\(1),
      I5 => Q(30),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[62]_0\
    );
\Sample_Metric_Ram_Data[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt_extnd[5]_9\(63),
      I1 => \Sample_Metric_Cnt_extnd[5]_9\(31),
      I2 => \Sample_Metric_Ram_Data_reg[23]\(0),
      I3 => Q(63),
      I4 => \Sample_Metric_Ram_Data_reg[23]\(1),
      I5 => Q(31),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\
    );
\Sample_Metric_Ram_Data[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt_extnd[5]_9\(35),
      I1 => \Sample_Metric_Cnt_extnd[5]_9\(3),
      I2 => \Sample_Metric_Ram_Data_reg[23]\(0),
      I3 => Q(35),
      I4 => \Sample_Metric_Ram_Data_reg[23]\(1),
      I5 => Q(3),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[35]_0\
    );
\Sample_Metric_Ram_Data[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt_extnd[5]_9\(36),
      I1 => \Sample_Metric_Cnt_extnd[5]_9\(4),
      I2 => \Sample_Metric_Ram_Data_reg[23]\(0),
      I3 => Q(36),
      I4 => \Sample_Metric_Ram_Data_reg[23]\(1),
      I5 => Q(4),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[36]_0\
    );
\Sample_Metric_Ram_Data[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt_extnd[5]_9\(37),
      I1 => \Sample_Metric_Cnt_extnd[5]_9\(5),
      I2 => \Sample_Metric_Ram_Data_reg[23]\(0),
      I3 => Q(37),
      I4 => \Sample_Metric_Ram_Data_reg[23]\(1),
      I5 => Q(5),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[37]_0\
    );
\Sample_Metric_Ram_Data[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt_extnd[5]_9\(38),
      I1 => \Sample_Metric_Cnt_extnd[5]_9\(6),
      I2 => \Sample_Metric_Ram_Data_reg[23]\(0),
      I3 => Q(38),
      I4 => \Sample_Metric_Ram_Data_reg[23]\(1),
      I5 => Q(6),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[38]_0\
    );
\Sample_Metric_Ram_Data[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt_extnd[5]_9\(39),
      I1 => \Sample_Metric_Cnt_extnd[5]_9\(7),
      I2 => \Sample_Metric_Ram_Data_reg[23]\(0),
      I3 => Q(39),
      I4 => \Sample_Metric_Ram_Data_reg[23]\(1),
      I5 => Q(7),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[39]_0\
    );
\Sample_Metric_Ram_Data[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt_extnd[5]_9\(40),
      I1 => \Sample_Metric_Cnt_extnd[5]_9\(8),
      I2 => \Sample_Metric_Ram_Data_reg[23]\(0),
      I3 => Q(40),
      I4 => \Sample_Metric_Ram_Data_reg[23]\(1),
      I5 => Q(8),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[40]_0\
    );
\Sample_Metric_Ram_Data[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt_extnd[5]_9\(41),
      I1 => \Sample_Metric_Cnt_extnd[5]_9\(9),
      I2 => \Sample_Metric_Ram_Data_reg[23]\(0),
      I3 => Q(41),
      I4 => \Sample_Metric_Ram_Data_reg[23]\(1),
      I5 => Q(9),
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[41]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_9 is
  port (
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[30]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[29]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[28]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[27]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[26]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[25]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[24]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[15]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[14]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[13]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[12]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[11]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[10]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[9]_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[8]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \Sample_Metric_Ram_Data_reg[31]\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[8]\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[8]_0\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[8]_1\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[30]\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[29]\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[28]\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[27]\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[26]\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[25]\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[24]\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[15]\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[14]\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[13]\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[12]\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[11]\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[10]\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[9]\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[8]_2\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Accum_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Accum_i_reg[63]_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    mon_clk : in STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_9 : entity is "acc_sample";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_9;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_9 is
  signal \Accum_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[10]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[11]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[12]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[13]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[14]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[15]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[16]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[17]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[18]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[19]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[1]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[20]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[21]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[22]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[23]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[24]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[25]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[26]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[27]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[28]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[29]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[30]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[31]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[32]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[33]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[34]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[35]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[36]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[37]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[38]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[39]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[40]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[41]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[42]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[43]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[44]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[45]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[46]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[47]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[48]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[49]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[50]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[51]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[52]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[53]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[54]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[55]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[56]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[57]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[58]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[59]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[5]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[60]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[61]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[62]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[63]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[6]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[7]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[8]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[9]\ : STD_LOGIC;
  signal \Sample_Metric_Cnt_extnd[6]_10\ : STD_LOGIC_VECTOR ( 63 downto 8 );
begin
\Accum_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(0),
      Q => \Accum_i_reg_n_0_[0]\,
      R => SR(0)
    );
\Accum_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(10),
      Q => \Accum_i_reg_n_0_[10]\,
      R => SR(0)
    );
\Accum_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(11),
      Q => \Accum_i_reg_n_0_[11]\,
      R => SR(0)
    );
\Accum_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(12),
      Q => \Accum_i_reg_n_0_[12]\,
      R => SR(0)
    );
\Accum_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(13),
      Q => \Accum_i_reg_n_0_[13]\,
      R => SR(0)
    );
\Accum_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(14),
      Q => \Accum_i_reg_n_0_[14]\,
      R => SR(0)
    );
\Accum_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(15),
      Q => \Accum_i_reg_n_0_[15]\,
      R => SR(0)
    );
\Accum_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(16),
      Q => \Accum_i_reg_n_0_[16]\,
      R => SR(0)
    );
\Accum_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(17),
      Q => \Accum_i_reg_n_0_[17]\,
      R => SR(0)
    );
\Accum_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(18),
      Q => \Accum_i_reg_n_0_[18]\,
      R => SR(0)
    );
\Accum_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(19),
      Q => \Accum_i_reg_n_0_[19]\,
      R => SR(0)
    );
\Accum_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(1),
      Q => \Accum_i_reg_n_0_[1]\,
      R => SR(0)
    );
\Accum_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(20),
      Q => \Accum_i_reg_n_0_[20]\,
      R => SR(0)
    );
\Accum_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(21),
      Q => \Accum_i_reg_n_0_[21]\,
      R => SR(0)
    );
\Accum_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(22),
      Q => \Accum_i_reg_n_0_[22]\,
      R => SR(0)
    );
\Accum_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(23),
      Q => \Accum_i_reg_n_0_[23]\,
      R => SR(0)
    );
\Accum_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(24),
      Q => \Accum_i_reg_n_0_[24]\,
      R => SR(0)
    );
\Accum_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(25),
      Q => \Accum_i_reg_n_0_[25]\,
      R => SR(0)
    );
\Accum_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(26),
      Q => \Accum_i_reg_n_0_[26]\,
      R => SR(0)
    );
\Accum_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(27),
      Q => \Accum_i_reg_n_0_[27]\,
      R => SR(0)
    );
\Accum_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(28),
      Q => \Accum_i_reg_n_0_[28]\,
      R => SR(0)
    );
\Accum_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(29),
      Q => \Accum_i_reg_n_0_[29]\,
      R => SR(0)
    );
\Accum_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(2),
      Q => \Accum_i_reg_n_0_[2]\,
      R => SR(0)
    );
\Accum_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(30),
      Q => \Accum_i_reg_n_0_[30]\,
      R => SR(0)
    );
\Accum_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(31),
      Q => \Accum_i_reg_n_0_[31]\,
      R => SR(0)
    );
\Accum_i_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(32),
      Q => \Accum_i_reg_n_0_[32]\,
      R => SR(0)
    );
\Accum_i_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(33),
      Q => \Accum_i_reg_n_0_[33]\,
      R => SR(0)
    );
\Accum_i_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(34),
      Q => \Accum_i_reg_n_0_[34]\,
      R => SR(0)
    );
\Accum_i_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(35),
      Q => \Accum_i_reg_n_0_[35]\,
      R => SR(0)
    );
\Accum_i_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(36),
      Q => \Accum_i_reg_n_0_[36]\,
      R => SR(0)
    );
\Accum_i_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(37),
      Q => \Accum_i_reg_n_0_[37]\,
      R => SR(0)
    );
\Accum_i_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(38),
      Q => \Accum_i_reg_n_0_[38]\,
      R => SR(0)
    );
\Accum_i_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(39),
      Q => \Accum_i_reg_n_0_[39]\,
      R => SR(0)
    );
\Accum_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(3),
      Q => \Accum_i_reg_n_0_[3]\,
      R => SR(0)
    );
\Accum_i_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(40),
      Q => \Accum_i_reg_n_0_[40]\,
      R => SR(0)
    );
\Accum_i_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(41),
      Q => \Accum_i_reg_n_0_[41]\,
      R => SR(0)
    );
\Accum_i_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(42),
      Q => \Accum_i_reg_n_0_[42]\,
      R => SR(0)
    );
\Accum_i_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(43),
      Q => \Accum_i_reg_n_0_[43]\,
      R => SR(0)
    );
\Accum_i_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(44),
      Q => \Accum_i_reg_n_0_[44]\,
      R => SR(0)
    );
\Accum_i_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(45),
      Q => \Accum_i_reg_n_0_[45]\,
      R => SR(0)
    );
\Accum_i_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(46),
      Q => \Accum_i_reg_n_0_[46]\,
      R => SR(0)
    );
\Accum_i_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(47),
      Q => \Accum_i_reg_n_0_[47]\,
      R => SR(0)
    );
\Accum_i_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(48),
      Q => \Accum_i_reg_n_0_[48]\,
      R => SR(0)
    );
\Accum_i_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(49),
      Q => \Accum_i_reg_n_0_[49]\,
      R => SR(0)
    );
\Accum_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(4),
      Q => \Accum_i_reg_n_0_[4]\,
      R => SR(0)
    );
\Accum_i_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(50),
      Q => \Accum_i_reg_n_0_[50]\,
      R => SR(0)
    );
\Accum_i_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(51),
      Q => \Accum_i_reg_n_0_[51]\,
      R => SR(0)
    );
\Accum_i_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(52),
      Q => \Accum_i_reg_n_0_[52]\,
      R => SR(0)
    );
\Accum_i_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(53),
      Q => \Accum_i_reg_n_0_[53]\,
      R => SR(0)
    );
\Accum_i_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(54),
      Q => \Accum_i_reg_n_0_[54]\,
      R => SR(0)
    );
\Accum_i_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(55),
      Q => \Accum_i_reg_n_0_[55]\,
      R => SR(0)
    );
\Accum_i_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(56),
      Q => \Accum_i_reg_n_0_[56]\,
      R => SR(0)
    );
\Accum_i_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(57),
      Q => \Accum_i_reg_n_0_[57]\,
      R => SR(0)
    );
\Accum_i_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(58),
      Q => \Accum_i_reg_n_0_[58]\,
      R => SR(0)
    );
\Accum_i_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(59),
      Q => \Accum_i_reg_n_0_[59]\,
      R => SR(0)
    );
\Accum_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(5),
      Q => \Accum_i_reg_n_0_[5]\,
      R => SR(0)
    );
\Accum_i_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(60),
      Q => \Accum_i_reg_n_0_[60]\,
      R => SR(0)
    );
\Accum_i_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(61),
      Q => \Accum_i_reg_n_0_[61]\,
      R => SR(0)
    );
\Accum_i_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(62),
      Q => \Accum_i_reg_n_0_[62]\,
      R => SR(0)
    );
\Accum_i_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(63),
      Q => \Accum_i_reg_n_0_[63]\,
      R => SR(0)
    );
\Accum_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(6),
      Q => \Accum_i_reg_n_0_[6]\,
      R => SR(0)
    );
\Accum_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(7),
      Q => \Accum_i_reg_n_0_[7]\,
      R => SR(0)
    );
\Accum_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(8),
      Q => \Accum_i_reg_n_0_[8]\,
      R => SR(0)
    );
\Accum_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_0\(9),
      Q => \Accum_i_reg_n_0_[9]\,
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[0]\,
      Q => Q(0),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[10]\,
      Q => \Sample_Metric_Cnt_extnd[6]_10\(10),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[11]\,
      Q => \Sample_Metric_Cnt_extnd[6]_10\(11),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[12]\,
      Q => \Sample_Metric_Cnt_extnd[6]_10\(12),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[13]\,
      Q => \Sample_Metric_Cnt_extnd[6]_10\(13),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[14]\,
      Q => \Sample_Metric_Cnt_extnd[6]_10\(14),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[15]\,
      Q => \Sample_Metric_Cnt_extnd[6]_10\(15),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[16]\,
      Q => Q(8),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[17]\,
      Q => Q(9),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[18]\,
      Q => Q(10),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[19]\,
      Q => Q(11),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[1]\,
      Q => Q(1),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[20]\,
      Q => Q(12),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[21]\,
      Q => Q(13),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[22]\,
      Q => Q(14),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[23]\,
      Q => Q(15),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[24]\,
      Q => \Sample_Metric_Cnt_extnd[6]_10\(24),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[25]\,
      Q => \Sample_Metric_Cnt_extnd[6]_10\(25),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[26]\,
      Q => \Sample_Metric_Cnt_extnd[6]_10\(26),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[27]\,
      Q => \Sample_Metric_Cnt_extnd[6]_10\(27),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[28]\,
      Q => \Sample_Metric_Cnt_extnd[6]_10\(28),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[29]\,
      Q => \Sample_Metric_Cnt_extnd[6]_10\(29),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[2]\,
      Q => Q(2),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[30]\,
      Q => \Sample_Metric_Cnt_extnd[6]_10\(30),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[31]\,
      Q => \Sample_Metric_Cnt_extnd[6]_10\(31),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[32]\,
      Q => Q(16),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[33]\,
      Q => Q(17),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[34]\,
      Q => Q(18),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[35]\,
      Q => Q(19),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[36]\,
      Q => Q(20),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[37]\,
      Q => Q(21),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[38]\,
      Q => Q(22),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[39]\,
      Q => Q(23),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[3]\,
      Q => Q(3),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[40]\,
      Q => \Sample_Metric_Cnt_extnd[6]_10\(40),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[41]\,
      Q => \Sample_Metric_Cnt_extnd[6]_10\(41),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[42]\,
      Q => \Sample_Metric_Cnt_extnd[6]_10\(42),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[43]\,
      Q => \Sample_Metric_Cnt_extnd[6]_10\(43),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[44]\,
      Q => \Sample_Metric_Cnt_extnd[6]_10\(44),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[45]\,
      Q => \Sample_Metric_Cnt_extnd[6]_10\(45),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[46]\,
      Q => \Sample_Metric_Cnt_extnd[6]_10\(46),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[47]\,
      Q => \Sample_Metric_Cnt_extnd[6]_10\(47),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[48]\,
      Q => Q(24),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[49]\,
      Q => Q(25),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[4]\,
      Q => Q(4),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[50]\,
      Q => Q(26),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[51]\,
      Q => Q(27),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[52]\,
      Q => Q(28),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[53]\,
      Q => Q(29),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[54]\,
      Q => Q(30),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[55]\,
      Q => Q(31),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[56]\,
      Q => \Sample_Metric_Cnt_extnd[6]_10\(56),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[57]\,
      Q => \Sample_Metric_Cnt_extnd[6]_10\(57),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[58]\,
      Q => \Sample_Metric_Cnt_extnd[6]_10\(58),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[59]\,
      Q => \Sample_Metric_Cnt_extnd[6]_10\(59),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[5]\,
      Q => Q(5),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[60]\,
      Q => \Sample_Metric_Cnt_extnd[6]_10\(60),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[61]\,
      Q => \Sample_Metric_Cnt_extnd[6]_10\(61),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[62]\,
      Q => \Sample_Metric_Cnt_extnd[6]_10\(62),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[63]\,
      Q => \Sample_Metric_Cnt_extnd[6]_10\(63),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[6]\,
      Q => Q(6),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[7]\,
      Q => Q(7),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[8]\,
      Q => \Sample_Metric_Cnt_extnd[6]_10\(8),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0),
      D => \Accum_i_reg_n_0_[9]\,
      Q => \Sample_Metric_Cnt_extnd[6]_10\(9),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\Sample_Metric_Ram_Data[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data_reg[10]\,
      I1 => \Sample_Metric_Ram_Data_reg[8]\,
      I2 => \Sample_Metric_Cnt_extnd[6]_10\(10),
      I3 => \Sample_Metric_Ram_Data_reg[8]_0\,
      I4 => \Sample_Metric_Cnt_extnd[6]_10\(42),
      I5 => \Sample_Metric_Ram_Data_reg[8]_1\,
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[10]_0\
    );
\Sample_Metric_Ram_Data[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data_reg[11]\,
      I1 => \Sample_Metric_Ram_Data_reg[8]\,
      I2 => \Sample_Metric_Cnt_extnd[6]_10\(11),
      I3 => \Sample_Metric_Ram_Data_reg[8]_0\,
      I4 => \Sample_Metric_Cnt_extnd[6]_10\(43),
      I5 => \Sample_Metric_Ram_Data_reg[8]_1\,
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[11]_0\
    );
\Sample_Metric_Ram_Data[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data_reg[12]\,
      I1 => \Sample_Metric_Ram_Data_reg[8]\,
      I2 => \Sample_Metric_Cnt_extnd[6]_10\(12),
      I3 => \Sample_Metric_Ram_Data_reg[8]_0\,
      I4 => \Sample_Metric_Cnt_extnd[6]_10\(44),
      I5 => \Sample_Metric_Ram_Data_reg[8]_1\,
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[12]_0\
    );
\Sample_Metric_Ram_Data[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data_reg[13]\,
      I1 => \Sample_Metric_Ram_Data_reg[8]\,
      I2 => \Sample_Metric_Cnt_extnd[6]_10\(13),
      I3 => \Sample_Metric_Ram_Data_reg[8]_0\,
      I4 => \Sample_Metric_Cnt_extnd[6]_10\(45),
      I5 => \Sample_Metric_Ram_Data_reg[8]_1\,
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[13]_0\
    );
\Sample_Metric_Ram_Data[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data_reg[14]\,
      I1 => \Sample_Metric_Ram_Data_reg[8]\,
      I2 => \Sample_Metric_Cnt_extnd[6]_10\(14),
      I3 => \Sample_Metric_Ram_Data_reg[8]_0\,
      I4 => \Sample_Metric_Cnt_extnd[6]_10\(46),
      I5 => \Sample_Metric_Ram_Data_reg[8]_1\,
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[14]_0\
    );
\Sample_Metric_Ram_Data[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data_reg[15]\,
      I1 => \Sample_Metric_Ram_Data_reg[8]\,
      I2 => \Sample_Metric_Cnt_extnd[6]_10\(15),
      I3 => \Sample_Metric_Ram_Data_reg[8]_0\,
      I4 => \Sample_Metric_Cnt_extnd[6]_10\(47),
      I5 => \Sample_Metric_Ram_Data_reg[8]_1\,
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[15]_0\
    );
\Sample_Metric_Ram_Data[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data_reg[24]\,
      I1 => \Sample_Metric_Ram_Data_reg[8]\,
      I2 => \Sample_Metric_Cnt_extnd[6]_10\(24),
      I3 => \Sample_Metric_Ram_Data_reg[8]_0\,
      I4 => \Sample_Metric_Cnt_extnd[6]_10\(56),
      I5 => \Sample_Metric_Ram_Data_reg[8]_1\,
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[24]_0\
    );
\Sample_Metric_Ram_Data[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data_reg[25]\,
      I1 => \Sample_Metric_Ram_Data_reg[8]\,
      I2 => \Sample_Metric_Cnt_extnd[6]_10\(25),
      I3 => \Sample_Metric_Ram_Data_reg[8]_0\,
      I4 => \Sample_Metric_Cnt_extnd[6]_10\(57),
      I5 => \Sample_Metric_Ram_Data_reg[8]_1\,
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[25]_0\
    );
\Sample_Metric_Ram_Data[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data_reg[26]\,
      I1 => \Sample_Metric_Ram_Data_reg[8]\,
      I2 => \Sample_Metric_Cnt_extnd[6]_10\(26),
      I3 => \Sample_Metric_Ram_Data_reg[8]_0\,
      I4 => \Sample_Metric_Cnt_extnd[6]_10\(58),
      I5 => \Sample_Metric_Ram_Data_reg[8]_1\,
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[26]_0\
    );
\Sample_Metric_Ram_Data[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data_reg[27]\,
      I1 => \Sample_Metric_Ram_Data_reg[8]\,
      I2 => \Sample_Metric_Cnt_extnd[6]_10\(27),
      I3 => \Sample_Metric_Ram_Data_reg[8]_0\,
      I4 => \Sample_Metric_Cnt_extnd[6]_10\(59),
      I5 => \Sample_Metric_Ram_Data_reg[8]_1\,
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[27]_0\
    );
\Sample_Metric_Ram_Data[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data_reg[28]\,
      I1 => \Sample_Metric_Ram_Data_reg[8]\,
      I2 => \Sample_Metric_Cnt_extnd[6]_10\(28),
      I3 => \Sample_Metric_Ram_Data_reg[8]_0\,
      I4 => \Sample_Metric_Cnt_extnd[6]_10\(60),
      I5 => \Sample_Metric_Ram_Data_reg[8]_1\,
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[28]_0\
    );
\Sample_Metric_Ram_Data[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data_reg[29]\,
      I1 => \Sample_Metric_Ram_Data_reg[8]\,
      I2 => \Sample_Metric_Cnt_extnd[6]_10\(29),
      I3 => \Sample_Metric_Ram_Data_reg[8]_0\,
      I4 => \Sample_Metric_Cnt_extnd[6]_10\(61),
      I5 => \Sample_Metric_Ram_Data_reg[8]_1\,
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[29]_0\
    );
\Sample_Metric_Ram_Data[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data_reg[30]\,
      I1 => \Sample_Metric_Ram_Data_reg[8]\,
      I2 => \Sample_Metric_Cnt_extnd[6]_10\(30),
      I3 => \Sample_Metric_Ram_Data_reg[8]_0\,
      I4 => \Sample_Metric_Cnt_extnd[6]_10\(62),
      I5 => \Sample_Metric_Ram_Data_reg[8]_1\,
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[30]_0\
    );
\Sample_Metric_Ram_Data[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data_reg[31]\,
      I1 => \Sample_Metric_Ram_Data_reg[8]\,
      I2 => \Sample_Metric_Cnt_extnd[6]_10\(31),
      I3 => \Sample_Metric_Ram_Data_reg[8]_0\,
      I4 => \Sample_Metric_Cnt_extnd[6]_10\(63),
      I5 => \Sample_Metric_Ram_Data_reg[8]_1\,
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0\
    );
\Sample_Metric_Ram_Data[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data_reg[8]_2\,
      I1 => \Sample_Metric_Ram_Data_reg[8]\,
      I2 => \Sample_Metric_Cnt_extnd[6]_10\(8),
      I3 => \Sample_Metric_Ram_Data_reg[8]_0\,
      I4 => \Sample_Metric_Cnt_extnd[6]_10\(40),
      I5 => \Sample_Metric_Ram_Data_reg[8]_1\,
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[8]_0\
    );
\Sample_Metric_Ram_Data[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data_reg[9]\,
      I1 => \Sample_Metric_Ram_Data_reg[8]\,
      I2 => \Sample_Metric_Cnt_extnd[6]_10\(9),
      I3 => \Sample_Metric_Ram_Data_reg[8]_0\,
      I4 => \Sample_Metric_Cnt_extnd[6]_10\(41),
      I5 => \Sample_Metric_Ram_Data_reg[8]_1\,
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[9]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_counter is
  port (
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reset_On_Sample_Read : in STD_LOGIC;
    p_1_in : in STD_LOGIC;
    sample_reg_rd_first : in STD_LOGIC;
    mon_resetn : in STD_LOGIC;
    mon_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_counter;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_counter is
  signal Count_Out_i : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \Count_Out_i0_carry__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_n_1\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_n_2\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_n_3\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_n_4\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_n_5\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_n_6\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_n_7\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_n_1\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_n_2\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_n_3\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_n_4\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_n_5\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_n_6\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_n_7\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_n_2\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_n_3\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_n_4\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_n_5\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_n_6\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_n_7\ : STD_LOGIC;
  signal Count_Out_i0_carry_n_0 : STD_LOGIC;
  signal Count_Out_i0_carry_n_1 : STD_LOGIC;
  signal Count_Out_i0_carry_n_2 : STD_LOGIC;
  signal Count_Out_i0_carry_n_3 : STD_LOGIC;
  signal Count_Out_i0_carry_n_4 : STD_LOGIC;
  signal Count_Out_i0_carry_n_5 : STD_LOGIC;
  signal Count_Out_i0_carry_n_6 : STD_LOGIC;
  signal Count_Out_i0_carry_n_7 : STD_LOGIC;
  signal \Count_Out_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[31]_i_1_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_1_in__0\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_Count_Out_i0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_Count_Out_i0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of Count_Out_i0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i0_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i0_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Count_Out_i[0]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \Count_Out_i[10]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \Count_Out_i[11]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \Count_Out_i[12]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \Count_Out_i[13]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \Count_Out_i[14]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \Count_Out_i[15]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \Count_Out_i[16]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \Count_Out_i[17]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \Count_Out_i[18]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \Count_Out_i[19]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \Count_Out_i[1]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \Count_Out_i[20]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \Count_Out_i[21]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \Count_Out_i[22]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \Count_Out_i[23]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \Count_Out_i[24]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \Count_Out_i[25]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \Count_Out_i[26]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \Count_Out_i[27]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \Count_Out_i[28]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \Count_Out_i[29]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \Count_Out_i[2]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \Count_Out_i[30]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \Count_Out_i[31]_i_2\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \Count_Out_i[3]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \Count_Out_i[4]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \Count_Out_i[5]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \Count_Out_i[6]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \Count_Out_i[7]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \Count_Out_i[8]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \Count_Out_i[9]_i_1\ : label is "soft_lutpair36";
begin
  Q(31 downto 0) <= \^q\(31 downto 0);
  SR(0) <= \^sr\(0);
Count_Out_i0_carry: unisim.vcomponents.CARRY8
     port map (
      CI => \^q\(0),
      CI_TOP => '0',
      CO(7) => Count_Out_i0_carry_n_0,
      CO(6) => Count_Out_i0_carry_n_1,
      CO(5) => Count_Out_i0_carry_n_2,
      CO(4) => Count_Out_i0_carry_n_3,
      CO(3) => Count_Out_i0_carry_n_4,
      CO(2) => Count_Out_i0_carry_n_5,
      CO(1) => Count_Out_i0_carry_n_6,
      CO(0) => Count_Out_i0_carry_n_7,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => Count_Out_i(8 downto 1),
      S(7 downto 0) => \^q\(8 downto 1)
    );
\Count_Out_i0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => Count_Out_i0_carry_n_0,
      CI_TOP => '0',
      CO(7) => \Count_Out_i0_carry__0_n_0\,
      CO(6) => \Count_Out_i0_carry__0_n_1\,
      CO(5) => \Count_Out_i0_carry__0_n_2\,
      CO(4) => \Count_Out_i0_carry__0_n_3\,
      CO(3) => \Count_Out_i0_carry__0_n_4\,
      CO(2) => \Count_Out_i0_carry__0_n_5\,
      CO(1) => \Count_Out_i0_carry__0_n_6\,
      CO(0) => \Count_Out_i0_carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => Count_Out_i(16 downto 9),
      S(7 downto 0) => \^q\(16 downto 9)
    );
\Count_Out_i0_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \Count_Out_i0_carry__0_n_0\,
      CI_TOP => '0',
      CO(7) => \Count_Out_i0_carry__1_n_0\,
      CO(6) => \Count_Out_i0_carry__1_n_1\,
      CO(5) => \Count_Out_i0_carry__1_n_2\,
      CO(4) => \Count_Out_i0_carry__1_n_3\,
      CO(3) => \Count_Out_i0_carry__1_n_4\,
      CO(2) => \Count_Out_i0_carry__1_n_5\,
      CO(1) => \Count_Out_i0_carry__1_n_6\,
      CO(0) => \Count_Out_i0_carry__1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => Count_Out_i(24 downto 17),
      S(7 downto 0) => \^q\(24 downto 17)
    );
\Count_Out_i0_carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \Count_Out_i0_carry__1_n_0\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_Count_Out_i0_carry__2_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \Count_Out_i0_carry__2_n_2\,
      CO(4) => \Count_Out_i0_carry__2_n_3\,
      CO(3) => \Count_Out_i0_carry__2_n_4\,
      CO(2) => \Count_Out_i0_carry__2_n_5\,
      CO(1) => \Count_Out_i0_carry__2_n_6\,
      CO(0) => \Count_Out_i0_carry__2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \NLW_Count_Out_i0_carry__2_O_UNCONNECTED\(7),
      O(6 downto 0) => Count_Out_i(31 downto 25),
      S(7) => '0',
      S(6 downto 0) => \^q\(31 downto 25)
    );
\Count_Out_i[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => Reset_On_Sample_Read,
      I1 => p_1_in,
      I2 => \^q\(0),
      O => \Count_Out_i[0]_i_1_n_0\
    );
\Count_Out_i[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Count_Out_i(10),
      I1 => Reset_On_Sample_Read,
      I2 => p_1_in,
      O => \p_1_in__0\(10)
    );
\Count_Out_i[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Count_Out_i(11),
      I1 => Reset_On_Sample_Read,
      I2 => p_1_in,
      O => \p_1_in__0\(11)
    );
\Count_Out_i[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Count_Out_i(12),
      I1 => Reset_On_Sample_Read,
      I2 => p_1_in,
      O => \p_1_in__0\(12)
    );
\Count_Out_i[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Count_Out_i(13),
      I1 => Reset_On_Sample_Read,
      I2 => p_1_in,
      O => \p_1_in__0\(13)
    );
\Count_Out_i[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Count_Out_i(14),
      I1 => Reset_On_Sample_Read,
      I2 => p_1_in,
      O => \p_1_in__0\(14)
    );
\Count_Out_i[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Count_Out_i(15),
      I1 => Reset_On_Sample_Read,
      I2 => p_1_in,
      O => \p_1_in__0\(15)
    );
\Count_Out_i[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Count_Out_i(16),
      I1 => Reset_On_Sample_Read,
      I2 => p_1_in,
      O => \p_1_in__0\(16)
    );
\Count_Out_i[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Count_Out_i(17),
      I1 => Reset_On_Sample_Read,
      I2 => p_1_in,
      O => \p_1_in__0\(17)
    );
\Count_Out_i[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Count_Out_i(18),
      I1 => Reset_On_Sample_Read,
      I2 => p_1_in,
      O => \p_1_in__0\(18)
    );
\Count_Out_i[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Count_Out_i(19),
      I1 => Reset_On_Sample_Read,
      I2 => p_1_in,
      O => \p_1_in__0\(19)
    );
\Count_Out_i[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Count_Out_i(1),
      I1 => Reset_On_Sample_Read,
      I2 => p_1_in,
      O => \p_1_in__0\(1)
    );
\Count_Out_i[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Count_Out_i(20),
      I1 => Reset_On_Sample_Read,
      I2 => p_1_in,
      O => \p_1_in__0\(20)
    );
\Count_Out_i[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Count_Out_i(21),
      I1 => Reset_On_Sample_Read,
      I2 => p_1_in,
      O => \p_1_in__0\(21)
    );
\Count_Out_i[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Count_Out_i(22),
      I1 => Reset_On_Sample_Read,
      I2 => p_1_in,
      O => \p_1_in__0\(22)
    );
\Count_Out_i[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Count_Out_i(23),
      I1 => Reset_On_Sample_Read,
      I2 => p_1_in,
      O => \p_1_in__0\(23)
    );
\Count_Out_i[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Count_Out_i(24),
      I1 => Reset_On_Sample_Read,
      I2 => p_1_in,
      O => \p_1_in__0\(24)
    );
\Count_Out_i[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Count_Out_i(25),
      I1 => Reset_On_Sample_Read,
      I2 => p_1_in,
      O => \p_1_in__0\(25)
    );
\Count_Out_i[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Count_Out_i(26),
      I1 => Reset_On_Sample_Read,
      I2 => p_1_in,
      O => \p_1_in__0\(26)
    );
\Count_Out_i[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Count_Out_i(27),
      I1 => Reset_On_Sample_Read,
      I2 => p_1_in,
      O => \p_1_in__0\(27)
    );
\Count_Out_i[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Count_Out_i(28),
      I1 => Reset_On_Sample_Read,
      I2 => p_1_in,
      O => \p_1_in__0\(28)
    );
\Count_Out_i[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Count_Out_i(29),
      I1 => Reset_On_Sample_Read,
      I2 => p_1_in,
      O => \p_1_in__0\(29)
    );
\Count_Out_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Count_Out_i(2),
      I1 => Reset_On_Sample_Read,
      I2 => p_1_in,
      O => \p_1_in__0\(2)
    );
\Count_Out_i[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Count_Out_i(30),
      I1 => Reset_On_Sample_Read,
      I2 => p_1_in,
      O => \p_1_in__0\(30)
    );
\Count_Out_i[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => Reset_On_Sample_Read,
      I1 => p_1_in,
      I2 => sample_reg_rd_first,
      O => \Count_Out_i[31]_i_1_n_0\
    );
\Count_Out_i[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Count_Out_i(31),
      I1 => Reset_On_Sample_Read,
      I2 => p_1_in,
      O => \p_1_in__0\(31)
    );
\Count_Out_i[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Count_Out_i(3),
      I1 => Reset_On_Sample_Read,
      I2 => p_1_in,
      O => \p_1_in__0\(3)
    );
\Count_Out_i[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Count_Out_i(4),
      I1 => Reset_On_Sample_Read,
      I2 => p_1_in,
      O => \p_1_in__0\(4)
    );
\Count_Out_i[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Count_Out_i(5),
      I1 => Reset_On_Sample_Read,
      I2 => p_1_in,
      O => \p_1_in__0\(5)
    );
\Count_Out_i[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Count_Out_i(6),
      I1 => Reset_On_Sample_Read,
      I2 => p_1_in,
      O => \p_1_in__0\(6)
    );
\Count_Out_i[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Count_Out_i(7),
      I1 => Reset_On_Sample_Read,
      I2 => p_1_in,
      O => \p_1_in__0\(7)
    );
\Count_Out_i[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Count_Out_i(8),
      I1 => Reset_On_Sample_Read,
      I2 => p_1_in,
      O => \p_1_in__0\(8)
    );
\Count_Out_i[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Count_Out_i(9),
      I1 => Reset_On_Sample_Read,
      I2 => p_1_in,
      O => \p_1_in__0\(9)
    );
\Count_Out_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Count_Out_i[31]_i_1_n_0\,
      D => \Count_Out_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \^sr\(0)
    );
\Count_Out_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Count_Out_i[31]_i_1_n_0\,
      D => \p_1_in__0\(10),
      Q => \^q\(10),
      R => \^sr\(0)
    );
\Count_Out_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Count_Out_i[31]_i_1_n_0\,
      D => \p_1_in__0\(11),
      Q => \^q\(11),
      R => \^sr\(0)
    );
\Count_Out_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Count_Out_i[31]_i_1_n_0\,
      D => \p_1_in__0\(12),
      Q => \^q\(12),
      R => \^sr\(0)
    );
\Count_Out_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Count_Out_i[31]_i_1_n_0\,
      D => \p_1_in__0\(13),
      Q => \^q\(13),
      R => \^sr\(0)
    );
\Count_Out_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Count_Out_i[31]_i_1_n_0\,
      D => \p_1_in__0\(14),
      Q => \^q\(14),
      R => \^sr\(0)
    );
\Count_Out_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Count_Out_i[31]_i_1_n_0\,
      D => \p_1_in__0\(15),
      Q => \^q\(15),
      R => \^sr\(0)
    );
\Count_Out_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Count_Out_i[31]_i_1_n_0\,
      D => \p_1_in__0\(16),
      Q => \^q\(16),
      R => \^sr\(0)
    );
\Count_Out_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Count_Out_i[31]_i_1_n_0\,
      D => \p_1_in__0\(17),
      Q => \^q\(17),
      R => \^sr\(0)
    );
\Count_Out_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Count_Out_i[31]_i_1_n_0\,
      D => \p_1_in__0\(18),
      Q => \^q\(18),
      R => \^sr\(0)
    );
\Count_Out_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Count_Out_i[31]_i_1_n_0\,
      D => \p_1_in__0\(19),
      Q => \^q\(19),
      R => \^sr\(0)
    );
\Count_Out_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Count_Out_i[31]_i_1_n_0\,
      D => \p_1_in__0\(1),
      Q => \^q\(1),
      R => \^sr\(0)
    );
\Count_Out_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Count_Out_i[31]_i_1_n_0\,
      D => \p_1_in__0\(20),
      Q => \^q\(20),
      R => \^sr\(0)
    );
\Count_Out_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Count_Out_i[31]_i_1_n_0\,
      D => \p_1_in__0\(21),
      Q => \^q\(21),
      R => \^sr\(0)
    );
\Count_Out_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Count_Out_i[31]_i_1_n_0\,
      D => \p_1_in__0\(22),
      Q => \^q\(22),
      R => \^sr\(0)
    );
\Count_Out_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Count_Out_i[31]_i_1_n_0\,
      D => \p_1_in__0\(23),
      Q => \^q\(23),
      R => \^sr\(0)
    );
\Count_Out_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Count_Out_i[31]_i_1_n_0\,
      D => \p_1_in__0\(24),
      Q => \^q\(24),
      R => \^sr\(0)
    );
\Count_Out_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Count_Out_i[31]_i_1_n_0\,
      D => \p_1_in__0\(25),
      Q => \^q\(25),
      R => \^sr\(0)
    );
\Count_Out_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Count_Out_i[31]_i_1_n_0\,
      D => \p_1_in__0\(26),
      Q => \^q\(26),
      R => \^sr\(0)
    );
\Count_Out_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Count_Out_i[31]_i_1_n_0\,
      D => \p_1_in__0\(27),
      Q => \^q\(27),
      R => \^sr\(0)
    );
\Count_Out_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Count_Out_i[31]_i_1_n_0\,
      D => \p_1_in__0\(28),
      Q => \^q\(28),
      R => \^sr\(0)
    );
\Count_Out_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Count_Out_i[31]_i_1_n_0\,
      D => \p_1_in__0\(29),
      Q => \^q\(29),
      R => \^sr\(0)
    );
\Count_Out_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Count_Out_i[31]_i_1_n_0\,
      D => \p_1_in__0\(2),
      Q => \^q\(2),
      R => \^sr\(0)
    );
\Count_Out_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Count_Out_i[31]_i_1_n_0\,
      D => \p_1_in__0\(30),
      Q => \^q\(30),
      R => \^sr\(0)
    );
\Count_Out_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Count_Out_i[31]_i_1_n_0\,
      D => \p_1_in__0\(31),
      Q => \^q\(31),
      R => \^sr\(0)
    );
\Count_Out_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Count_Out_i[31]_i_1_n_0\,
      D => \p_1_in__0\(3),
      Q => \^q\(3),
      R => \^sr\(0)
    );
\Count_Out_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Count_Out_i[31]_i_1_n_0\,
      D => \p_1_in__0\(4),
      Q => \^q\(4),
      R => \^sr\(0)
    );
\Count_Out_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Count_Out_i[31]_i_1_n_0\,
      D => \p_1_in__0\(5),
      Q => \^q\(5),
      R => \^sr\(0)
    );
\Count_Out_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Count_Out_i[31]_i_1_n_0\,
      D => \p_1_in__0\(6),
      Q => \^q\(6),
      R => \^sr\(0)
    );
\Count_Out_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Count_Out_i[31]_i_1_n_0\,
      D => \p_1_in__0\(7),
      Q => \^q\(7),
      R => \^sr\(0)
    );
\Count_Out_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Count_Out_i[31]_i_1_n_0\,
      D => \p_1_in__0\(8),
      Q => \^q\(8),
      R => \^sr\(0)
    );
\Count_Out_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Count_Out_i[31]_i_1_n_0\,
      D => \p_1_in__0\(9),
      Q => \^q\(9),
      R => \^sr\(0)
    );
axi_awready_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mon_resetn,
      O => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_metric_calc is
  port (
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    Wtrans_Cnt_En : out STD_LOGIC;
    Rtrans_Cnt_En : out STD_LOGIC;
    Write_Beat_Cnt_En : out STD_LOGIC;
    Read_Beat_Cnt_En : out STD_LOGIC;
    Read_Latency_En : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_2\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    metrics_cnt_en_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    metrics_cnt_en_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    mon_clk : in STD_LOGIC;
    Wtrans_Cnt_En0 : in STD_LOGIC;
    Rtrans_Cnt_En0 : in STD_LOGIC;
    Write_Beat_Cnt_En0 : in STD_LOGIC;
    Read_Beat_Cnt_En0 : in STD_LOGIC;
    Metrics_Cnt_En : in STD_LOGIC;
    \Write_Byte_Cnt_reg[6]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    S : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \Accum_i_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Accum_i_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Accum_i_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Accum_i_reg[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Accum_i_reg[7]_3\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \Accum_i_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\ : in STD_LOGIC_VECTOR ( 255 downto 0 );
    \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_metric_calc;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_metric_calc is
  signal \Accum_i[7]_i_10_n_0\ : STD_LOGIC;
  signal \Accum_i[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \Accum_i[7]_i_2_n_0\ : STD_LOGIC;
  signal \Accum_i[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \Accum_i[7]_i_3_n_0\ : STD_LOGIC;
  signal \Accum_i[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \Accum_i[7]_i_4__1_n_0\ : STD_LOGIC;
  signal \Accum_i[7]_i_4_n_0\ : STD_LOGIC;
  signal \Accum_i[7]_i_5__0_n_0\ : STD_LOGIC;
  signal \Accum_i[7]_i_5__1_n_0\ : STD_LOGIC;
  signal \Accum_i[7]_i_5_n_0\ : STD_LOGIC;
  signal \Accum_i[7]_i_6__0_n_0\ : STD_LOGIC;
  signal \Accum_i[7]_i_6__1_n_0\ : STD_LOGIC;
  signal \Accum_i[7]_i_6_n_0\ : STD_LOGIC;
  signal \Accum_i[7]_i_7__0_n_0\ : STD_LOGIC;
  signal \Accum_i[7]_i_7__1_n_0\ : STD_LOGIC;
  signal \Accum_i[7]_i_7_n_0\ : STD_LOGIC;
  signal \Accum_i[7]_i_8__0_n_0\ : STD_LOGIC;
  signal \Accum_i[7]_i_8__1_n_0\ : STD_LOGIC;
  signal \Accum_i[7]_i_8_n_0\ : STD_LOGIC;
  signal \Accum_i[7]_i_9__0_n_0\ : STD_LOGIC;
  signal \Accum_i[7]_i_9__1_n_0\ : STD_LOGIC;
  signal \Accum_i[7]_i_9_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[7]_i_1__0_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[7]_i_1__0_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[7]_i_1__0_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[7]_i_1__0_n_4\ : STD_LOGIC;
  signal \Accum_i_reg[7]_i_1__0_n_5\ : STD_LOGIC;
  signal \Accum_i_reg[7]_i_1__0_n_6\ : STD_LOGIC;
  signal \Accum_i_reg[7]_i_1__0_n_7\ : STD_LOGIC;
  signal \Accum_i_reg[7]_i_1__1_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[7]_i_1__1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[7]_i_1__1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[7]_i_1__1_n_4\ : STD_LOGIC;
  signal \Accum_i_reg[7]_i_1__1_n_5\ : STD_LOGIC;
  signal \Accum_i_reg[7]_i_1__1_n_6\ : STD_LOGIC;
  signal \Accum_i_reg[7]_i_1__1_n_7\ : STD_LOGIC;
  signal \Accum_i_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \Accum_i_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \Accum_i_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \Accum_i_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \^di\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \GEN_NO_MIN_MAX.Read_Outstanding_Int[0]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_NO_MIN_MAX.Read_Outstanding_Int[7]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_NO_MIN_MAX.Read_Outstanding_Int[7]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_NO_MIN_MAX.Read_Outstanding_Int[7]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_NO_MIN_MAX.Read_Outstanding_Int[7]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_NO_MIN_MAX.Read_Outstanding_Int[7]_i_7_n_0\ : STD_LOGIC;
  signal \GEN_NO_MIN_MAX.Read_Outstanding_Int[7]_i_8_n_0\ : STD_LOGIC;
  signal \GEN_NO_MIN_MAX.Read_Outstanding_Int[7]_i_9_n_0\ : STD_LOGIC;
  signal \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_i_2_n_10\ : STD_LOGIC;
  signal \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_i_2_n_11\ : STD_LOGIC;
  signal \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_i_2_n_12\ : STD_LOGIC;
  signal \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_i_2_n_13\ : STD_LOGIC;
  signal \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_i_2_n_14\ : STD_LOGIC;
  signal \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_i_2_n_15\ : STD_LOGIC;
  signal \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_i_2_n_9\ : STD_LOGIC;
  signal \GEN_NO_MIN_MAX.Write_Outstanding_Int[0]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_NO_MIN_MAX.Write_Outstanding_Int[7]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_NO_MIN_MAX.Write_Outstanding_Int[7]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_NO_MIN_MAX.Write_Outstanding_Int[7]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_NO_MIN_MAX.Write_Outstanding_Int[7]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_NO_MIN_MAX.Write_Outstanding_Int[7]_i_7_n_0\ : STD_LOGIC;
  signal \GEN_NO_MIN_MAX.Write_Outstanding_Int[7]_i_8_n_0\ : STD_LOGIC;
  signal \GEN_NO_MIN_MAX.Write_Outstanding_Int[7]_i_9_n_0\ : STD_LOGIC;
  signal \^gen_no_min_max.write_outstanding_int_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_i_2_n_10\ : STD_LOGIC;
  signal \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_i_2_n_11\ : STD_LOGIC;
  signal \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_i_2_n_12\ : STD_LOGIC;
  signal \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_i_2_n_13\ : STD_LOGIC;
  signal \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_i_2_n_14\ : STD_LOGIC;
  signal \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_i_2_n_15\ : STD_LOGIC;
  signal \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_i_2_n_9\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^read_beat_cnt_en\ : STD_LOGIC;
  signal \^read_latency_en\ : STD_LOGIC;
  signal \^write_beat_cnt_en\ : STD_LOGIC;
  signal Write_Byte_Cnt : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal Write_Bytes : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \count_64_return__3_carry_n_3\ : STD_LOGIC;
  signal \count_64_return__3_carry_n_4\ : STD_LOGIC;
  signal \count_64_return__3_carry_n_5\ : STD_LOGIC;
  signal \count_64_return__3_carry_n_6\ : STD_LOGIC;
  signal \count_64_return__3_carry_n_7\ : STD_LOGIC;
  signal \NLW_GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_count_64_return__3_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_count_64_return__3_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  DI(0) <= \^di\(0);
  \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_0\(7 downto 0) <= \^gen_no_min_max.write_outstanding_int_reg[7]_0\(7 downto 0);
  Q(7 downto 0) <= \^q\(7 downto 0);
  Read_Beat_Cnt_En <= \^read_beat_cnt_en\;
  Read_Latency_En <= \^read_latency_en\;
  Write_Beat_Cnt_En <= \^write_beat_cnt_en\;
\Accum_i[13]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => Metrics_Cnt_En,
      I1 => \^read_beat_cnt_en\,
      I2 => \Accum_i_reg[6]\(0),
      I3 => \^di\(0),
      O => metrics_cnt_en_reg(0)
    );
\Accum_i[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => Metrics_Cnt_En,
      I1 => \^read_beat_cnt_en\,
      I2 => \Accum_i_reg[6]\(0),
      I3 => \^di\(0),
      O => metrics_cnt_en_reg_0(0)
    );
\Accum_i[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => Metrics_Cnt_En,
      I1 => \^write_beat_cnt_en\,
      I2 => \Accum_i_reg[7]_3\(0),
      I3 => Write_Byte_Cnt(0),
      O => \Accum_i[7]_i_10_n_0\
    );
\Accum_i[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => Metrics_Cnt_En,
      I1 => \^read_latency_en\,
      I2 => \Accum_i_reg[7]_1\(7),
      I3 => \^q\(7),
      O => \Accum_i[7]_i_2_n_0\
    );
\Accum_i[7]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => Metrics_Cnt_En,
      I1 => \^read_latency_en\,
      I2 => \Accum_i_reg[7]_2\(7),
      I3 => \^gen_no_min_max.write_outstanding_int_reg[7]_0\(7),
      O => \Accum_i[7]_i_2__0_n_0\
    );
\Accum_i[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => Metrics_Cnt_En,
      I1 => \^read_latency_en\,
      I2 => \Accum_i_reg[7]_1\(6),
      I3 => \^q\(6),
      O => \Accum_i[7]_i_3_n_0\
    );
\Accum_i[7]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => Metrics_Cnt_En,
      I1 => \^read_latency_en\,
      I2 => \Accum_i_reg[7]_2\(6),
      I3 => \^gen_no_min_max.write_outstanding_int_reg[7]_0\(6),
      O => \Accum_i[7]_i_3__0_n_0\
    );
\Accum_i[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => Metrics_Cnt_En,
      I1 => \^read_latency_en\,
      I2 => \Accum_i_reg[7]_1\(5),
      I3 => \^q\(5),
      O => \Accum_i[7]_i_4_n_0\
    );
\Accum_i[7]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => Metrics_Cnt_En,
      I1 => \^read_latency_en\,
      I2 => \Accum_i_reg[7]_2\(5),
      I3 => \^gen_no_min_max.write_outstanding_int_reg[7]_0\(5),
      O => \Accum_i[7]_i_4__0_n_0\
    );
\Accum_i[7]_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => Metrics_Cnt_En,
      I1 => \^write_beat_cnt_en\,
      I2 => \Accum_i_reg[7]_3\(6),
      I3 => Write_Byte_Cnt(6),
      O => \Accum_i[7]_i_4__1_n_0\
    );
\Accum_i[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => Metrics_Cnt_En,
      I1 => \^read_latency_en\,
      I2 => \Accum_i_reg[7]_1\(4),
      I3 => \^q\(4),
      O => \Accum_i[7]_i_5_n_0\
    );
\Accum_i[7]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => Metrics_Cnt_En,
      I1 => \^read_latency_en\,
      I2 => \Accum_i_reg[7]_2\(4),
      I3 => \^gen_no_min_max.write_outstanding_int_reg[7]_0\(4),
      O => \Accum_i[7]_i_5__0_n_0\
    );
\Accum_i[7]_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => Metrics_Cnt_En,
      I1 => \^write_beat_cnt_en\,
      I2 => \Accum_i_reg[7]_3\(5),
      I3 => Write_Byte_Cnt(5),
      O => \Accum_i[7]_i_5__1_n_0\
    );
\Accum_i[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => Metrics_Cnt_En,
      I1 => \^read_latency_en\,
      I2 => \Accum_i_reg[7]_1\(3),
      I3 => \^q\(3),
      O => \Accum_i[7]_i_6_n_0\
    );
\Accum_i[7]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => Metrics_Cnt_En,
      I1 => \^read_latency_en\,
      I2 => \Accum_i_reg[7]_2\(3),
      I3 => \^gen_no_min_max.write_outstanding_int_reg[7]_0\(3),
      O => \Accum_i[7]_i_6__0_n_0\
    );
\Accum_i[7]_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => Metrics_Cnt_En,
      I1 => \^write_beat_cnt_en\,
      I2 => \Accum_i_reg[7]_3\(4),
      I3 => Write_Byte_Cnt(4),
      O => \Accum_i[7]_i_6__1_n_0\
    );
\Accum_i[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => Metrics_Cnt_En,
      I1 => \^read_latency_en\,
      I2 => \Accum_i_reg[7]_1\(2),
      I3 => \^q\(2),
      O => \Accum_i[7]_i_7_n_0\
    );
\Accum_i[7]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => Metrics_Cnt_En,
      I1 => \^read_latency_en\,
      I2 => \Accum_i_reg[7]_2\(2),
      I3 => \^gen_no_min_max.write_outstanding_int_reg[7]_0\(2),
      O => \Accum_i[7]_i_7__0_n_0\
    );
\Accum_i[7]_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => Metrics_Cnt_En,
      I1 => \^write_beat_cnt_en\,
      I2 => \Accum_i_reg[7]_3\(3),
      I3 => Write_Byte_Cnt(3),
      O => \Accum_i[7]_i_7__1_n_0\
    );
\Accum_i[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => Metrics_Cnt_En,
      I1 => \^read_latency_en\,
      I2 => \Accum_i_reg[7]_1\(1),
      I3 => \^q\(1),
      O => \Accum_i[7]_i_8_n_0\
    );
\Accum_i[7]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => Metrics_Cnt_En,
      I1 => \^read_latency_en\,
      I2 => \Accum_i_reg[7]_2\(1),
      I3 => \^gen_no_min_max.write_outstanding_int_reg[7]_0\(1),
      O => \Accum_i[7]_i_8__0_n_0\
    );
\Accum_i[7]_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => Metrics_Cnt_En,
      I1 => \^write_beat_cnt_en\,
      I2 => \Accum_i_reg[7]_3\(2),
      I3 => Write_Byte_Cnt(2),
      O => \Accum_i[7]_i_8__1_n_0\
    );
\Accum_i[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => Metrics_Cnt_En,
      I1 => \^read_latency_en\,
      I2 => \Accum_i_reg[7]_1\(0),
      I3 => \^q\(0),
      O => \Accum_i[7]_i_9_n_0\
    );
\Accum_i[7]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => Metrics_Cnt_En,
      I1 => \^read_latency_en\,
      I2 => \Accum_i_reg[7]_2\(0),
      I3 => \^gen_no_min_max.write_outstanding_int_reg[7]_0\(0),
      O => \Accum_i[7]_i_9__0_n_0\
    );
\Accum_i[7]_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => Metrics_Cnt_En,
      I1 => \^write_beat_cnt_en\,
      I2 => \Accum_i_reg[7]_3\(1),
      I3 => Write_Byte_Cnt(1),
      O => \Accum_i[7]_i_9__1_n_0\
    );
\Accum_i_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => CO(0),
      CO(6) => \Accum_i_reg[7]_i_1_n_1\,
      CO(5) => \Accum_i_reg[7]_i_1_n_2\,
      CO(4) => \Accum_i_reg[7]_i_1_n_3\,
      CO(3) => \Accum_i_reg[7]_i_1_n_4\,
      CO(2) => \Accum_i_reg[7]_i_1_n_5\,
      CO(1) => \Accum_i_reg[7]_i_1_n_6\,
      CO(0) => \Accum_i_reg[7]_i_1_n_7\,
      DI(7) => \Accum_i_reg[7]\(0),
      DI(6 downto 0) => Write_Byte_Cnt(6 downto 0),
      O(7 downto 0) => D(7 downto 0),
      S(7) => \Accum_i_reg[7]_0\(0),
      S(6) => \Accum_i[7]_i_4__1_n_0\,
      S(5) => \Accum_i[7]_i_5__1_n_0\,
      S(4) => \Accum_i[7]_i_6__1_n_0\,
      S(3) => \Accum_i[7]_i_7__1_n_0\,
      S(2) => \Accum_i[7]_i_8__1_n_0\,
      S(1) => \Accum_i[7]_i_9__1_n_0\,
      S(0) => \Accum_i[7]_i_10_n_0\
    );
\Accum_i_reg[7]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_1\(0),
      CO(6) => \Accum_i_reg[7]_i_1__0_n_1\,
      CO(5) => \Accum_i_reg[7]_i_1__0_n_2\,
      CO(4) => \Accum_i_reg[7]_i_1__0_n_3\,
      CO(3) => \Accum_i_reg[7]_i_1__0_n_4\,
      CO(2) => \Accum_i_reg[7]_i_1__0_n_5\,
      CO(1) => \Accum_i_reg[7]_i_1__0_n_6\,
      CO(0) => \Accum_i_reg[7]_i_1__0_n_7\,
      DI(7 downto 0) => \^gen_no_min_max.write_outstanding_int_reg[7]_0\(7 downto 0),
      O(7 downto 0) => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_2\(7 downto 0),
      S(7) => \Accum_i[7]_i_2__0_n_0\,
      S(6) => \Accum_i[7]_i_3__0_n_0\,
      S(5) => \Accum_i[7]_i_4__0_n_0\,
      S(4) => \Accum_i[7]_i_5__0_n_0\,
      S(3) => \Accum_i[7]_i_6__0_n_0\,
      S(2) => \Accum_i[7]_i_7__0_n_0\,
      S(1) => \Accum_i[7]_i_8__0_n_0\,
      S(0) => \Accum_i[7]_i_9__0_n_0\
    );
\Accum_i_reg[7]_i_1__1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_0\(0),
      CO(6) => \Accum_i_reg[7]_i_1__1_n_1\,
      CO(5) => \Accum_i_reg[7]_i_1__1_n_2\,
      CO(4) => \Accum_i_reg[7]_i_1__1_n_3\,
      CO(3) => \Accum_i_reg[7]_i_1__1_n_4\,
      CO(2) => \Accum_i_reg[7]_i_1__1_n_5\,
      CO(1) => \Accum_i_reg[7]_i_1__1_n_6\,
      CO(0) => \Accum_i_reg[7]_i_1__1_n_7\,
      DI(7 downto 0) => \^q\(7 downto 0),
      O(7 downto 0) => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_1\(7 downto 0),
      S(7) => \Accum_i[7]_i_2_n_0\,
      S(6) => \Accum_i[7]_i_3_n_0\,
      S(5) => \Accum_i[7]_i_4_n_0\,
      S(4) => \Accum_i[7]_i_5_n_0\,
      S(3) => \Accum_i[7]_i_6_n_0\,
      S(2) => \Accum_i[7]_i_7_n_0\,
      S(1) => \Accum_i[7]_i_8_n_0\,
      S(0) => \Accum_i[7]_i_9_n_0\
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(64),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(0),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(74),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(10),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(75),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(11),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(76),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(12),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(77),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(13),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(78),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(14),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(79),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(15),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(80),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(16),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(81),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(17),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(82),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(18),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(83),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(19),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(65),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(1),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(84),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(20),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(85),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(21),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(86),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(22),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(87),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(23),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(88),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(24),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(89),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(25),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(90),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(26),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(91),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(27),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(92),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(28),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(93),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(29),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(66),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(2),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(94),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(30),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(95),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(31),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(96),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(32),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(97),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(33),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(98),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(34),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(99),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(35),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(100),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(36),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(101),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(37),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(102),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(38),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(103),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(39),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(67),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(3),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(104),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(40),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(105),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(41),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(106),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(42),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(107),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(43),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(108),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(44),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(109),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(45),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(110),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(46),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(111),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(47),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(112),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(48),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(113),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(49),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(68),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(4),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(114),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(50),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(115),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(51),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(116),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(52),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(117),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(53),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(118),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(54),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(119),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(55),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(120),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(56),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(121),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(57),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(122),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(58),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(123),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(59),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(69),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(5),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(124),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(60),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(125),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(61),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(126),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(62),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(127),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(63),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(70),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(6),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(71),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(7),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(72),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(8),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(73),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(9),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(0),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(0),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(10),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(10),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(11),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(11),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(12),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(12),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(13),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(13),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(14),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(14),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(15),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(15),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(16),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(16),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(17),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(17),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(18),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(18),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(19),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(19),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(1),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(1),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(20),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(20),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(21),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(21),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(22),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(22),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(23),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(23),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(24),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(24),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(25),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(25),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(26),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(26),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(27),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(27),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(28),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(28),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(29),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(29),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(2),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(2),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(30),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(30),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(31),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(31),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(32),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(32),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(33),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(33),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(34),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(34),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(35),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(35),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(36),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(36),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(37),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(37),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(38),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(38),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(39),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(39),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(3),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(3),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(40),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(40),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(41),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(41),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(42),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(42),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(43),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(43),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(44),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(44),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(45),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(45),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(46),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(46),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(47),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(47),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(48),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(48),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(49),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(49),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(4),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(4),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(50),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(50),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(51),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(51),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(52),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(52),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(53),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(53),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(54),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(54),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(55),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(55),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(56),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(56),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(57),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(57),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(58),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(58),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(59),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(59),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(5),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(5),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(60),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(60),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(61),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(61),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(62),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(62),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(63),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(63),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(6),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(6),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(7),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(7),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(8),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(8),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(9),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(9),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(192),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(0),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(202),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(10),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(203),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(11),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(204),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(12),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(205),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(13),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(206),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(14),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(207),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(15),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(208),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(16),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(209),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(17),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(210),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(18),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(211),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(19),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(193),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(1),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(212),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(20),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(213),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(21),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(214),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(22),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(215),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(23),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(216),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(24),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(217),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(25),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(218),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(26),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(219),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(27),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(220),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(28),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(221),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(29),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(194),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(2),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(222),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(30),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(223),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(31),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(224),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(32),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(225),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(33),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(226),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(34),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(227),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(35),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(228),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(36),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(229),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(37),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(230),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(38),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(231),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(39),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(195),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(3),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(232),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(40),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(233),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(41),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(234),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(42),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(235),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(43),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(236),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(44),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(237),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(45),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(238),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(46),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(239),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(47),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(240),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(48),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(241),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(49),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(196),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(4),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(242),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(50),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(243),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(51),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(244),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(52),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(245),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(53),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(246),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(54),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(247),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(55),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(248),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(56),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(249),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(57),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(250),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(58),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(251),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(59),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(197),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(5),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(252),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(60),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(253),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(61),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(254),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(62),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(255),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(63),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(198),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(6),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(199),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(7),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(200),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(8),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(201),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(9),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(128),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(0),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(138),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(10),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(139),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(11),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(140),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(12),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(141),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(13),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(142),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(14),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(143),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(15),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(144),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(16),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(145),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(17),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(146),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(18),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(147),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(19),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(129),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(1),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(148),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(20),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(149),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(21),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(150),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(22),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(151),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(23),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(152),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(24),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(153),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(25),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(154),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(26),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(155),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(27),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(156),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(28),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(157),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(29),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(130),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(2),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(158),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(30),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(159),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(31),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(160),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(32),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(161),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(33),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(162),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(34),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(163),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(35),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(164),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(36),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(165),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(37),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(166),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(38),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(167),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(39),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(131),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(3),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(168),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(40),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(169),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(41),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(170),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(42),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(171),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(43),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(172),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(44),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(173),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(45),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(174),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(46),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(175),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(47),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(176),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(48),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(177),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(49),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(132),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(4),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(178),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(50),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(179),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(51),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(180),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(52),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(181),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(53),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(182),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(54),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(183),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(55),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(184),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(56),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(185),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(57),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(186),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(58),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(187),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(59),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(133),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(5),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(188),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(60),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(189),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(61),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(190),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(62),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(191),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(63),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(134),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(6),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(135),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(7),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(136),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(8),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(137),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(9),
      R => SR(0)
    );
\GEN_NO_MIN_MAX.Read_Outstanding_Int[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \GEN_NO_MIN_MAX.Read_Outstanding_Int[0]_i_1_n_0\
    );
\GEN_NO_MIN_MAX.Read_Outstanding_Int[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => \GEN_NO_MIN_MAX.Read_Outstanding_Int[7]_i_3_n_0\
    );
\GEN_NO_MIN_MAX.Read_Outstanding_Int[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      O => \GEN_NO_MIN_MAX.Read_Outstanding_Int[7]_i_4_n_0\
    );
\GEN_NO_MIN_MAX.Read_Outstanding_Int[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(6),
      O => \GEN_NO_MIN_MAX.Read_Outstanding_Int[7]_i_5_n_0\
    );
\GEN_NO_MIN_MAX.Read_Outstanding_Int[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \GEN_NO_MIN_MAX.Read_Outstanding_Int[7]_i_6_n_0\
    );
\GEN_NO_MIN_MAX.Read_Outstanding_Int[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      O => \GEN_NO_MIN_MAX.Read_Outstanding_Int[7]_i_7_n_0\
    );
\GEN_NO_MIN_MAX.Read_Outstanding_Int[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \GEN_NO_MIN_MAX.Read_Outstanding_Int[7]_i_8_n_0\
    );
\GEN_NO_MIN_MAX.Read_Outstanding_Int[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => \GEN_NO_MIN_MAX.Read_Outstanding_Int[7]_i_9_n_0\
    );
\GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_3\(0),
      D => \GEN_NO_MIN_MAX.Read_Outstanding_Int[0]_i_1_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_3\(0),
      D => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_i_2_n_15\,
      Q => \^q\(1),
      R => SR(0)
    );
\GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_3\(0),
      D => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_i_2_n_14\,
      Q => \^q\(2),
      R => SR(0)
    );
\GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_3\(0),
      D => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_i_2_n_13\,
      Q => \^q\(3),
      R => SR(0)
    );
\GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_3\(0),
      D => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_i_2_n_12\,
      Q => \^q\(4),
      R => SR(0)
    );
\GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_3\(0),
      D => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_i_2_n_11\,
      Q => \^q\(5),
      R => SR(0)
    );
\GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_3\(0),
      D => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_i_2_n_10\,
      Q => \^q\(6),
      R => SR(0)
    );
\GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_3\(0),
      D => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_i_2_n_9\,
      Q => \^q\(7),
      R => SR(0)
    );
\GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \^q\(0),
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_i_2_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_i_2_n_2\,
      CO(4) => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_i_2_n_3\,
      CO(3) => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_i_2_n_4\,
      CO(2) => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_i_2_n_5\,
      CO(1) => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_i_2_n_6\,
      CO(0) => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_i_2_n_7\,
      DI(7 downto 6) => B"00",
      DI(5 downto 1) => \^q\(5 downto 1),
      DI(0) => \GEN_NO_MIN_MAX.Read_Outstanding_Int[7]_i_3_n_0\,
      O(7) => \NLW_GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_i_2_O_UNCONNECTED\(7),
      O(6) => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_i_2_n_9\,
      O(5) => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_i_2_n_10\,
      O(4) => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_i_2_n_11\,
      O(3) => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_i_2_n_12\,
      O(2) => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_i_2_n_13\,
      O(1) => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_i_2_n_14\,
      O(0) => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_i_2_n_15\,
      S(7) => '0',
      S(6) => \GEN_NO_MIN_MAX.Read_Outstanding_Int[7]_i_4_n_0\,
      S(5) => \GEN_NO_MIN_MAX.Read_Outstanding_Int[7]_i_5_n_0\,
      S(4) => \GEN_NO_MIN_MAX.Read_Outstanding_Int[7]_i_6_n_0\,
      S(3) => \GEN_NO_MIN_MAX.Read_Outstanding_Int[7]_i_7_n_0\,
      S(2) => \GEN_NO_MIN_MAX.Read_Outstanding_Int[7]_i_8_n_0\,
      S(1) => \GEN_NO_MIN_MAX.Read_Outstanding_Int[7]_i_9_n_0\,
      S(0) => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_2\(0)
    );
\GEN_NO_MIN_MAX.Write_Latency_En_Int_reg\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => Metrics_Cnt_En,
      Q => \^read_latency_en\,
      R => SR(0)
    );
\GEN_NO_MIN_MAX.Write_Outstanding_Int[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gen_no_min_max.write_outstanding_int_reg[7]_0\(0),
      O => \GEN_NO_MIN_MAX.Write_Outstanding_Int[0]_i_1_n_0\
    );
\GEN_NO_MIN_MAX.Write_Outstanding_Int[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gen_no_min_max.write_outstanding_int_reg[7]_0\(1),
      O => \GEN_NO_MIN_MAX.Write_Outstanding_Int[7]_i_3_n_0\
    );
\GEN_NO_MIN_MAX.Write_Outstanding_Int[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^gen_no_min_max.write_outstanding_int_reg[7]_0\(6),
      I1 => \^gen_no_min_max.write_outstanding_int_reg[7]_0\(7),
      O => \GEN_NO_MIN_MAX.Write_Outstanding_Int[7]_i_4_n_0\
    );
\GEN_NO_MIN_MAX.Write_Outstanding_Int[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^gen_no_min_max.write_outstanding_int_reg[7]_0\(5),
      I1 => \^gen_no_min_max.write_outstanding_int_reg[7]_0\(6),
      O => \GEN_NO_MIN_MAX.Write_Outstanding_Int[7]_i_5_n_0\
    );
\GEN_NO_MIN_MAX.Write_Outstanding_Int[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^gen_no_min_max.write_outstanding_int_reg[7]_0\(4),
      I1 => \^gen_no_min_max.write_outstanding_int_reg[7]_0\(5),
      O => \GEN_NO_MIN_MAX.Write_Outstanding_Int[7]_i_6_n_0\
    );
\GEN_NO_MIN_MAX.Write_Outstanding_Int[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^gen_no_min_max.write_outstanding_int_reg[7]_0\(3),
      I1 => \^gen_no_min_max.write_outstanding_int_reg[7]_0\(4),
      O => \GEN_NO_MIN_MAX.Write_Outstanding_Int[7]_i_7_n_0\
    );
\GEN_NO_MIN_MAX.Write_Outstanding_Int[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^gen_no_min_max.write_outstanding_int_reg[7]_0\(2),
      I1 => \^gen_no_min_max.write_outstanding_int_reg[7]_0\(3),
      O => \GEN_NO_MIN_MAX.Write_Outstanding_Int[7]_i_8_n_0\
    );
\GEN_NO_MIN_MAX.Write_Outstanding_Int[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^gen_no_min_max.write_outstanding_int_reg[7]_0\(1),
      I1 => \^gen_no_min_max.write_outstanding_int_reg[7]_0\(2),
      O => \GEN_NO_MIN_MAX.Write_Outstanding_Int[7]_i_9_n_0\
    );
\GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_4\(0),
      D => \GEN_NO_MIN_MAX.Write_Outstanding_Int[0]_i_1_n_0\,
      Q => \^gen_no_min_max.write_outstanding_int_reg[7]_0\(0),
      R => SR(0)
    );
\GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_4\(0),
      D => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_i_2_n_15\,
      Q => \^gen_no_min_max.write_outstanding_int_reg[7]_0\(1),
      R => SR(0)
    );
\GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_4\(0),
      D => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_i_2_n_14\,
      Q => \^gen_no_min_max.write_outstanding_int_reg[7]_0\(2),
      R => SR(0)
    );
\GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_4\(0),
      D => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_i_2_n_13\,
      Q => \^gen_no_min_max.write_outstanding_int_reg[7]_0\(3),
      R => SR(0)
    );
\GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_4\(0),
      D => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_i_2_n_12\,
      Q => \^gen_no_min_max.write_outstanding_int_reg[7]_0\(4),
      R => SR(0)
    );
\GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_4\(0),
      D => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_i_2_n_11\,
      Q => \^gen_no_min_max.write_outstanding_int_reg[7]_0\(5),
      R => SR(0)
    );
\GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_4\(0),
      D => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_i_2_n_10\,
      Q => \^gen_no_min_max.write_outstanding_int_reg[7]_0\(6),
      R => SR(0)
    );
\GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_4\(0),
      D => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_i_2_n_9\,
      Q => \^gen_no_min_max.write_outstanding_int_reg[7]_0\(7),
      R => SR(0)
    );
\GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \^gen_no_min_max.write_outstanding_int_reg[7]_0\(0),
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_i_2_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_i_2_n_2\,
      CO(4) => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_i_2_n_3\,
      CO(3) => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_i_2_n_4\,
      CO(2) => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_i_2_n_5\,
      CO(1) => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_i_2_n_6\,
      CO(0) => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_i_2_n_7\,
      DI(7 downto 6) => B"00",
      DI(5 downto 1) => \^gen_no_min_max.write_outstanding_int_reg[7]_0\(5 downto 1),
      DI(0) => \GEN_NO_MIN_MAX.Write_Outstanding_Int[7]_i_3_n_0\,
      O(7) => \NLW_GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_i_2_O_UNCONNECTED\(7),
      O(6) => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_i_2_n_9\,
      O(5) => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_i_2_n_10\,
      O(4) => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_i_2_n_11\,
      O(3) => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_i_2_n_12\,
      O(2) => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_i_2_n_13\,
      O(1) => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_i_2_n_14\,
      O(0) => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_i_2_n_15\,
      S(7) => '0',
      S(6) => \GEN_NO_MIN_MAX.Write_Outstanding_Int[7]_i_4_n_0\,
      S(5) => \GEN_NO_MIN_MAX.Write_Outstanding_Int[7]_i_5_n_0\,
      S(4) => \GEN_NO_MIN_MAX.Write_Outstanding_Int[7]_i_6_n_0\,
      S(3) => \GEN_NO_MIN_MAX.Write_Outstanding_Int[7]_i_7_n_0\,
      S(2) => \GEN_NO_MIN_MAX.Write_Outstanding_Int[7]_i_8_n_0\,
      S(1) => \GEN_NO_MIN_MAX.Write_Outstanding_Int[7]_i_9_n_0\,
      S(0) => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_3\(0)
    );
Read_Beat_Cnt_En_reg: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => Read_Beat_Cnt_En0,
      Q => \^read_beat_cnt_en\,
      R => SR(0)
    );
\Read_Byte_Cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => '1',
      Q => \^di\(0),
      R => SR(0)
    );
Rtrans_Cnt_En_reg: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => Rtrans_Cnt_En0,
      Q => Rtrans_Cnt_En,
      R => SR(0)
    );
Write_Beat_Cnt_En_reg: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => Write_Beat_Cnt_En0,
      Q => \^write_beat_cnt_en\,
      R => SR(0)
    );
\Write_Byte_Cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => Write_Bytes(0),
      Q => Write_Byte_Cnt(0),
      R => SR(0)
    );
\Write_Byte_Cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => Write_Bytes(1),
      Q => Write_Byte_Cnt(1),
      R => SR(0)
    );
\Write_Byte_Cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => Write_Bytes(2),
      Q => Write_Byte_Cnt(2),
      R => SR(0)
    );
\Write_Byte_Cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => Write_Bytes(3),
      Q => Write_Byte_Cnt(3),
      R => SR(0)
    );
\Write_Byte_Cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => Write_Bytes(4),
      Q => Write_Byte_Cnt(4),
      R => SR(0)
    );
\Write_Byte_Cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => Write_Bytes(5),
      Q => Write_Byte_Cnt(5),
      R => SR(0)
    );
\Write_Byte_Cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => Write_Bytes(6),
      Q => Write_Byte_Cnt(6),
      R => SR(0)
    );
Wtrans_Cnt_En_reg: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => Wtrans_Cnt_En0,
      Q => Wtrans_Cnt_En,
      R => SR(0)
    );
\count_64_return__3_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \NLW_count_64_return__3_carry_CO_UNCONNECTED\(7),
      CO(6) => Write_Bytes(6),
      CO(5) => \NLW_count_64_return__3_carry_CO_UNCONNECTED\(5),
      CO(4) => \count_64_return__3_carry_n_3\,
      CO(3) => \count_64_return__3_carry_n_4\,
      CO(2) => \count_64_return__3_carry_n_5\,
      CO(1) => \count_64_return__3_carry_n_6\,
      CO(0) => \count_64_return__3_carry_n_7\,
      DI(7 downto 6) => B"00",
      DI(5 downto 0) => \Write_Byte_Cnt_reg[6]_0\(5 downto 0),
      O(7 downto 6) => \NLW_count_64_return__3_carry_O_UNCONNECTED\(7 downto 6),
      O(5 downto 0) => Write_Bytes(5 downto 0),
      S(7 downto 6) => B"01",
      S(5 downto 0) => S(5 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mon_register is
  port (
    \data_out_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_reg[11]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Wtrans_Cnt_En0 : out STD_LOGIC;
    Rtrans_Cnt_En0 : out STD_LOGIC;
    Write_Beat_Cnt_En0 : out STD_LOGIC;
    Read_Beat_Cnt_En0 : out STD_LOGIC;
    Read_Valid_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_reg[4]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \count_64_return__3_carry_i_17_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 255 downto 0 );
    mon_resetn : in STD_LOGIC;
    mon_clk : in STD_LOGIC;
    Metrics_Cnt_En : in STD_LOGIC;
    \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 330 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mon_register;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mon_register is
  signal Mon_Data_Out : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal Mon_Write_Valid : STD_LOGIC;
  signal count_40_return : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal count_410_return : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal count_411_return : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal count_412_return : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal count_413_return : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal count_414_return : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal count_41_return : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal count_44_return : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal count_45_return : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal count_47_return : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal count_48_return : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal count_49_return : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \count_64_return__3_carry_i_102_n_0\ : STD_LOGIC;
  signal \count_64_return__3_carry_i_103_n_0\ : STD_LOGIC;
  signal \count_64_return__3_carry_i_13_n_0\ : STD_LOGIC;
  signal \count_64_return__3_carry_i_14_n_0\ : STD_LOGIC;
  signal \count_64_return__3_carry_i_15_n_0\ : STD_LOGIC;
  signal \count_64_return__3_carry_i_16_n_0\ : STD_LOGIC;
  signal \^count_64_return__3_carry_i_17_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \count_64_return__3_carry_i_17_n_0\ : STD_LOGIC;
  signal \count_64_return__3_carry_i_18_n_0\ : STD_LOGIC;
  signal \count_64_return__3_carry_i_19_n_0\ : STD_LOGIC;
  signal \count_64_return__3_carry_i_20_n_0\ : STD_LOGIC;
  signal \count_64_return__3_carry_i_21_n_0\ : STD_LOGIC;
  signal \count_64_return__3_carry_i_22_n_0\ : STD_LOGIC;
  signal \count_64_return__3_carry_i_23_n_0\ : STD_LOGIC;
  signal \count_64_return__3_carry_i_24_n_0\ : STD_LOGIC;
  signal \count_64_return__3_carry_i_25_n_0\ : STD_LOGIC;
  signal \count_64_return__3_carry_i_26_n_0\ : STD_LOGIC;
  signal \count_64_return__3_carry_i_27_n_0\ : STD_LOGIC;
  signal \count_64_return__3_carry_i_28_n_0\ : STD_LOGIC;
  signal \count_64_return__3_carry_i_29_n_0\ : STD_LOGIC;
  signal \count_64_return__3_carry_i_30_n_0\ : STD_LOGIC;
  signal \count_64_return__3_carry_i_31_n_0\ : STD_LOGIC;
  signal \count_64_return__3_carry_i_32_n_0\ : STD_LOGIC;
  signal \count_64_return__3_carry_i_33_n_0\ : STD_LOGIC;
  signal \count_64_return__3_carry_i_34_n_0\ : STD_LOGIC;
  signal \count_64_return__3_carry_i_35_n_0\ : STD_LOGIC;
  signal \count_64_return__3_carry_i_36_n_0\ : STD_LOGIC;
  signal \count_64_return__3_carry_i_37_n_0\ : STD_LOGIC;
  signal \count_64_return__3_carry_i_38_n_0\ : STD_LOGIC;
  signal \count_64_return__3_carry_i_39_n_0\ : STD_LOGIC;
  signal \count_64_return__3_carry_i_40_n_0\ : STD_LOGIC;
  signal \count_64_return__3_carry_i_41_n_0\ : STD_LOGIC;
  signal \count_64_return__3_carry_i_42_n_0\ : STD_LOGIC;
  signal \count_64_return__3_carry_i_43_n_0\ : STD_LOGIC;
  signal \count_64_return__3_carry_i_44_n_0\ : STD_LOGIC;
  signal \count_64_return__3_carry_i_45_n_0\ : STD_LOGIC;
  signal \count_64_return__3_carry_i_46_n_0\ : STD_LOGIC;
  signal \count_64_return__3_carry_i_47_n_0\ : STD_LOGIC;
  signal \count_64_return__3_carry_i_54_n_0\ : STD_LOGIC;
  signal \count_64_return__3_carry_i_55_n_0\ : STD_LOGIC;
  signal \count_64_return__3_carry_i_56_n_0\ : STD_LOGIC;
  signal \count_64_return__3_carry_i_57_n_0\ : STD_LOGIC;
  signal \count_64_return__3_carry_i_58_n_0\ : STD_LOGIC;
  signal \count_64_return__3_carry_i_59_n_0\ : STD_LOGIC;
  signal \count_64_return__3_carry_i_60_n_0\ : STD_LOGIC;
  signal \count_64_return__3_carry_i_61_n_0\ : STD_LOGIC;
  signal \count_64_return__3_carry_i_62_n_0\ : STD_LOGIC;
  signal \count_64_return__3_carry_i_63_n_0\ : STD_LOGIC;
  signal \count_64_return__3_carry_i_64_n_0\ : STD_LOGIC;
  signal \count_64_return__3_carry_i_65_n_0\ : STD_LOGIC;
  signal \count_64_return__3_carry_i_66_n_0\ : STD_LOGIC;
  signal \count_64_return__3_carry_i_67_n_0\ : STD_LOGIC;
  signal \count_64_return__3_carry_i_68_n_0\ : STD_LOGIC;
  signal \count_64_return__3_carry_i_69_n_0\ : STD_LOGIC;
  signal \count_64_return__3_carry_i_70_n_0\ : STD_LOGIC;
  signal \count_64_return__3_carry_i_71_n_0\ : STD_LOGIC;
  signal \count_64_return__3_carry_i_73_n_0\ : STD_LOGIC;
  signal \count_64_return__3_carry_i_75_n_0\ : STD_LOGIC;
  signal \data_out_reg_n_0_[28]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[29]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[30]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[31]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[32]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[33]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[34]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[35]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[36]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[37]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[38]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[39]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[40]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[41]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[42]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[43]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[44]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[45]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[46]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[47]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[48]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[49]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[50]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[51]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[52]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[53]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[54]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[55]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[56]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[57]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[58]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[59]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[60]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[61]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[62]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[63]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[64]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[65]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[66]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[67]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[68]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[69]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[70]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[71]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[72]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[73]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[74]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[75]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[76]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[77]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[78]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[79]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[80]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[81]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[82]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[83]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[84]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[85]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[86]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[87]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[88]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[89]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[90]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[91]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_DEBUG.Last_Read_Address_Int[63]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \GEN_DEBUG.Last_Read_Data_Int[63]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \GEN_DEBUG.Last_Write_Address_Int[63]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \GEN_DEBUG.Last_Write_Data_Int[63]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \GEN_NO_MIN_MAX.Write_Outstanding_Int[7]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of Read_Beat_Cnt_En_i_1 : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of Rtrans_Cnt_En_i_1 : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of Write_Beat_Cnt_En_i_1 : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \count_64_return__3_carry_i_100\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \count_64_return__3_carry_i_101\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \count_64_return__3_carry_i_13\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \count_64_return__3_carry_i_14\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \count_64_return__3_carry_i_17\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \count_64_return__3_carry_i_18\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \count_64_return__3_carry_i_19\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \count_64_return__3_carry_i_20\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \count_64_return__3_carry_i_23\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \count_64_return__3_carry_i_27\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \count_64_return__3_carry_i_28\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \count_64_return__3_carry_i_43\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \count_64_return__3_carry_i_49\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \count_64_return__3_carry_i_52\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \count_64_return__3_carry_i_58\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \count_64_return__3_carry_i_62\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \count_64_return__3_carry_i_72\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \count_64_return__3_carry_i_74\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \count_64_return__3_carry_i_76\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \count_64_return__3_carry_i_77\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \count_64_return__3_carry_i_78\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \count_64_return__3_carry_i_79\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \count_64_return__3_carry_i_80\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \count_64_return__3_carry_i_81\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \count_64_return__3_carry_i_82\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \count_64_return__3_carry_i_83\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \count_64_return__3_carry_i_84\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \count_64_return__3_carry_i_85\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \count_64_return__3_carry_i_86\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \count_64_return__3_carry_i_87\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \count_64_return__3_carry_i_88\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \count_64_return__3_carry_i_89\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \count_64_return__3_carry_i_96\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \count_64_return__3_carry_i_97\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \count_64_return__3_carry_i_98\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \count_64_return__3_carry_i_99\ : label is "soft_lutpair28";
begin
  \count_64_return__3_carry_i_17_0\(5 downto 0) <= \^count_64_return__3_carry_i_17_0\(5 downto 0);
\GEN_DEBUG.Last_Read_Address_Int[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Mon_Data_Out(4),
      I1 => Mon_Write_Valid,
      I2 => Mon_Data_Out(3),
      O => \data_out_reg[4]_1\(0)
    );
\GEN_DEBUG.Last_Read_Data_Int[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Mon_Write_Valid,
      I1 => Mon_Data_Out(0),
      I2 => Mon_Data_Out(1),
      O => Read_Valid_reg_0(0)
    );
\GEN_DEBUG.Last_Write_Address_Int[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Mon_Data_Out(11),
      I1 => Mon_Write_Valid,
      I2 => Mon_Data_Out(10),
      O => E(0)
    );
\GEN_DEBUG.Last_Write_Data_Int[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Mon_Data_Out(7),
      I1 => Mon_Data_Out(8),
      I2 => Mon_Write_Valid,
      O => \data_out_reg[7]_0\(0)
    );
\GEN_NO_MIN_MAX.Read_Outstanding_Int[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4C80808080808080"
    )
        port map (
      I0 => Mon_Data_Out(4),
      I1 => Mon_Write_Valid,
      I2 => Mon_Data_Out(3),
      I3 => Mon_Data_Out(1),
      I4 => Mon_Data_Out(0),
      I5 => Mon_Data_Out(2),
      O => \data_out_reg[4]_0\(0)
    );
\GEN_NO_MIN_MAX.Read_Outstanding_Int[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9555"
    )
        port map (
      I0 => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]\(0),
      I1 => Mon_Data_Out(3),
      I2 => Mon_Write_Valid,
      I3 => Mon_Data_Out(4),
      O => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[1]\(0)
    );
\GEN_NO_MIN_MAX.Write_Outstanding_Int[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4C808080"
    )
        port map (
      I0 => Mon_Data_Out(11),
      I1 => Mon_Write_Valid,
      I2 => Mon_Data_Out(10),
      I3 => Mon_Data_Out(6),
      I4 => Mon_Data_Out(5),
      O => \data_out_reg[11]_0\(0)
    );
\GEN_NO_MIN_MAX.Write_Outstanding_Int[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9555"
    )
        port map (
      I0 => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]\(1),
      I1 => Mon_Data_Out(10),
      I2 => Mon_Write_Valid,
      I3 => Mon_Data_Out(11),
      O => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[1]\(0)
    );
Read_Beat_Cnt_En_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => Metrics_Cnt_En,
      I1 => Mon_Data_Out(1),
      I2 => Mon_Data_Out(0),
      I3 => Mon_Write_Valid,
      O => Read_Beat_Cnt_En0
    );
Read_Valid_reg: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => mon_resetn,
      Q => Mon_Write_Valid,
      R => '0'
    );
Rtrans_Cnt_En_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => Metrics_Cnt_En,
      I1 => Mon_Data_Out(3),
      I2 => Mon_Write_Valid,
      I3 => Mon_Data_Out(4),
      O => Rtrans_Cnt_En0
    );
Write_Beat_Cnt_En_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => Metrics_Cnt_En,
      I1 => Mon_Write_Valid,
      I2 => Mon_Data_Out(8),
      I3 => Mon_Data_Out(7),
      O => Write_Beat_Cnt_En0
    );
Wtrans_Cnt_En_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => Mon_Data_Out(10),
      I1 => Mon_Write_Valid,
      I2 => Mon_Data_Out(11),
      I3 => Metrics_Cnt_En,
      O => Wtrans_Cnt_En0
    );
\count_64_return__3_carry_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF696900"
    )
        port map (
      I0 => \count_64_return__3_carry_i_13_n_0\,
      I1 => \count_64_return__3_carry_i_14_n_0\,
      I2 => \count_64_return__3_carry_i_15_n_0\,
      I3 => \count_64_return__3_carry_i_16_n_0\,
      I4 => \count_64_return__3_carry_i_17_n_0\,
      O => \^count_64_return__3_carry_i_17_0\(5)
    );
\count_64_return__3_carry_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \count_64_return__3_carry_i_33_n_0\,
      I1 => \count_64_return__3_carry_i_34_n_0\,
      I2 => \count_64_return__3_carry_i_35_n_0\,
      I3 => \^count_64_return__3_carry_i_17_0\(2),
      I4 => \count_64_return__3_carry_i_36_n_0\,
      O => S(2)
    );
\count_64_return__3_carry_i_100\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
        port map (
      I0 => \data_out_reg_n_0_[86]\,
      I1 => \data_out_reg_n_0_[85]\,
      I2 => \data_out_reg_n_0_[87]\,
      I3 => \data_out_reg_n_0_[84]\,
      O => count_413_return(1)
    );
\count_64_return__3_carry_i_101\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
        port map (
      I0 => \data_out_reg_n_0_[90]\,
      I1 => \data_out_reg_n_0_[89]\,
      I2 => \data_out_reg_n_0_[91]\,
      I3 => \data_out_reg_n_0_[88]\,
      O => count_414_return(1)
    );
\count_64_return__3_carry_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9666666666666666"
    )
        port map (
      I0 => count_40_return(2),
      I1 => count_45_return(2),
      I2 => \data_out_reg_n_0_[41]\,
      I3 => \data_out_reg_n_0_[40]\,
      I4 => \data_out_reg_n_0_[43]\,
      I5 => \data_out_reg_n_0_[42]\,
      O => \count_64_return__3_carry_i_102_n_0\
    );
\count_64_return__3_carry_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9666666666666666"
    )
        port map (
      I0 => count_47_return(2),
      I1 => count_41_return(2),
      I2 => \data_out_reg_n_0_[45]\,
      I3 => \data_out_reg_n_0_[44]\,
      I4 => \data_out_reg_n_0_[47]\,
      I5 => \data_out_reg_n_0_[46]\,
      O => \count_64_return__3_carry_i_103_n_0\
    );
\count_64_return__3_carry_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \count_64_return__3_carry_i_28_n_0\,
      I1 => \count_64_return__3_carry_i_29_n_0\,
      I2 => \count_64_return__3_carry_i_30_n_0\,
      I3 => \count_64_return__3_carry_i_34_n_0\,
      I4 => \count_64_return__3_carry_i_35_n_0\,
      I5 => \count_64_return__3_carry_i_33_n_0\,
      O => S(1)
    );
\count_64_return__3_carry_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^count_64_return__3_carry_i_17_0\(0),
      I1 => \count_64_return__3_carry_i_37_n_0\,
      I2 => \count_64_return__3_carry_i_38_n_0\,
      I3 => \count_64_return__3_carry_i_39_n_0\,
      O => S(0)
    );
\count_64_return__3_carry_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \count_64_return__3_carry_i_40_n_0\,
      I1 => \count_64_return__3_carry_i_41_n_0\,
      I2 => \count_64_return__3_carry_i_42_n_0\,
      I3 => \count_64_return__3_carry_i_43_n_0\,
      I4 => \count_64_return__3_carry_i_44_n_0\,
      O => \count_64_return__3_carry_i_13_n_0\
    );
\count_64_return__3_carry_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \count_64_return__3_carry_i_45_n_0\,
      I1 => \count_64_return__3_carry_i_46_n_0\,
      I2 => \count_64_return__3_carry_i_47_n_0\,
      O => \count_64_return__3_carry_i_14_n_0\
    );
\count_64_return__3_carry_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"171717FF17FFFFFF"
    )
        port map (
      I0 => count_414_return(2),
      I1 => count_412_return(2),
      I2 => count_413_return(2),
      I3 => count_410_return(2),
      I4 => count_48_return(2),
      I5 => count_49_return(2),
      O => \count_64_return__3_carry_i_15_n_0\
    );
\count_64_return__3_carry_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \count_64_return__3_carry_i_20_n_0\,
      I1 => \count_64_return__3_carry_i_18_n_0\,
      I2 => \count_64_return__3_carry_i_19_n_0\,
      O => \count_64_return__3_carry_i_16_n_0\
    );
\count_64_return__3_carry_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB2B200"
    )
        port map (
      I0 => \count_64_return__3_carry_i_54_n_0\,
      I1 => \count_64_return__3_carry_i_55_n_0\,
      I2 => \count_64_return__3_carry_i_56_n_0\,
      I3 => \count_64_return__3_carry_i_57_n_0\,
      I4 => \count_64_return__3_carry_i_58_n_0\,
      O => \count_64_return__3_carry_i_17_n_0\
    );
\count_64_return__3_carry_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \count_64_return__3_carry_i_40_n_0\,
      I1 => \count_64_return__3_carry_i_41_n_0\,
      I2 => \count_64_return__3_carry_i_42_n_0\,
      I3 => \count_64_return__3_carry_i_44_n_0\,
      I4 => \count_64_return__3_carry_i_43_n_0\,
      O => \count_64_return__3_carry_i_18_n_0\
    );
\count_64_return__3_carry_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B24D4DB2"
    )
        port map (
      I0 => \count_64_return__3_carry_i_54_n_0\,
      I1 => \count_64_return__3_carry_i_55_n_0\,
      I2 => \count_64_return__3_carry_i_56_n_0\,
      I3 => \count_64_return__3_carry_i_58_n_0\,
      I4 => \count_64_return__3_carry_i_57_n_0\,
      O => \count_64_return__3_carry_i_19_n_0\
    );
\count_64_return__3_carry_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96FF0096"
    )
        port map (
      I0 => \count_64_return__3_carry_i_18_n_0\,
      I1 => \count_64_return__3_carry_i_19_n_0\,
      I2 => \count_64_return__3_carry_i_20_n_0\,
      I3 => \count_64_return__3_carry_i_21_n_0\,
      I4 => \count_64_return__3_carry_i_22_n_0\,
      O => \^count_64_return__3_carry_i_17_0\(4)
    );
\count_64_return__3_carry_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \count_64_return__3_carry_i_59_n_0\,
      I1 => \count_64_return__3_carry_i_60_n_0\,
      I2 => \count_64_return__3_carry_i_61_n_0\,
      I3 => \count_64_return__3_carry_i_62_n_0\,
      I4 => \count_64_return__3_carry_i_63_n_0\,
      O => \count_64_return__3_carry_i_20_n_0\
    );
\count_64_return__3_carry_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"171717FF17FFFFFF"
    )
        port map (
      I0 => \count_64_return__3_carry_i_30_n_0\,
      I1 => \count_64_return__3_carry_i_29_n_0\,
      I2 => \count_64_return__3_carry_i_28_n_0\,
      I3 => \count_64_return__3_carry_i_35_n_0\,
      I4 => \count_64_return__3_carry_i_34_n_0\,
      I5 => \count_64_return__3_carry_i_33_n_0\,
      O => \count_64_return__3_carry_i_21_n_0\
    );
\count_64_return__3_carry_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \count_64_return__3_carry_i_23_n_0\,
      I1 => \count_64_return__3_carry_i_25_n_0\,
      I2 => \count_64_return__3_carry_i_24_n_0\,
      O => \count_64_return__3_carry_i_22_n_0\
    );
\count_64_return__3_carry_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \count_64_return__3_carry_i_64_n_0\,
      I1 => \count_64_return__3_carry_i_65_n_0\,
      I2 => \count_64_return__3_carry_i_66_n_0\,
      O => \count_64_return__3_carry_i_23_n_0\
    );
\count_64_return__3_carry_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \count_64_return__3_carry_i_55_n_0\,
      I1 => \count_64_return__3_carry_i_54_n_0\,
      I2 => \count_64_return__3_carry_i_56_n_0\,
      O => \count_64_return__3_carry_i_24_n_0\
    );
\count_64_return__3_carry_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \count_64_return__3_carry_i_40_n_0\,
      I1 => \count_64_return__3_carry_i_42_n_0\,
      I2 => \count_64_return__3_carry_i_41_n_0\,
      O => \count_64_return__3_carry_i_25_n_0\
    );
\count_64_return__3_carry_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8EEEEEE8EEE8E888"
    )
        port map (
      I0 => \count_64_return__3_carry_i_67_n_0\,
      I1 => \count_64_return__3_carry_i_68_n_0\,
      I2 => \data_out_reg_n_0_[28]\,
      I3 => \data_out_reg_n_0_[31]\,
      I4 => \data_out_reg_n_0_[29]\,
      I5 => \data_out_reg_n_0_[30]\,
      O => \count_64_return__3_carry_i_26_n_0\
    );
\count_64_return__3_carry_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \count_64_return__3_carry_i_59_n_0\,
      I1 => \count_64_return__3_carry_i_60_n_0\,
      I2 => \count_64_return__3_carry_i_61_n_0\,
      I3 => \count_64_return__3_carry_i_62_n_0\,
      I4 => \count_64_return__3_carry_i_63_n_0\,
      O => \count_64_return__3_carry_i_27_n_0\
    );
\count_64_return__3_carry_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \count_64_return__3_carry_i_69_n_0\,
      I1 => \count_64_return__3_carry_i_70_n_0\,
      I2 => \count_64_return__3_carry_i_71_n_0\,
      O => \count_64_return__3_carry_i_28_n_0\
    );
\count_64_return__3_carry_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"14417DD7EBBE8228"
    )
        port map (
      I0 => count_414_return(0),
      I1 => \data_out_reg_n_0_[81]\,
      I2 => \data_out_reg_n_0_[80]\,
      I3 => \count_64_return__3_carry_i_73_n_0\,
      I4 => count_413_return(0),
      I5 => \count_64_return__3_carry_i_75_n_0\,
      O => \count_64_return__3_carry_i_29_n_0\
    );
\count_64_return__3_carry_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => \count_64_return__3_carry_i_18_n_0\,
      I1 => \count_64_return__3_carry_i_19_n_0\,
      I2 => \count_64_return__3_carry_i_20_n_0\,
      I3 => \count_64_return__3_carry_i_22_n_0\,
      I4 => \count_64_return__3_carry_i_21_n_0\,
      O => \^count_64_return__3_carry_i_17_0\(3)
    );
\count_64_return__3_carry_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \count_64_return__3_carry_i_59_n_0\,
      I1 => \count_64_return__3_carry_i_61_n_0\,
      I2 => \count_64_return__3_carry_i_60_n_0\,
      O => \count_64_return__3_carry_i_30_n_0\
    );
\count_64_return__3_carry_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => count_40_return(0),
      I1 => count_45_return(0),
      I2 => \data_out_reg_n_0_[41]\,
      I3 => \data_out_reg_n_0_[40]\,
      I4 => \data_out_reg_n_0_[43]\,
      I5 => \data_out_reg_n_0_[42]\,
      O => \count_64_return__3_carry_i_31_n_0\
    );
\count_64_return__3_carry_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => count_47_return(0),
      I1 => count_41_return(0),
      I2 => \data_out_reg_n_0_[45]\,
      I3 => \data_out_reg_n_0_[44]\,
      I4 => \data_out_reg_n_0_[47]\,
      I5 => \data_out_reg_n_0_[46]\,
      O => \count_64_return__3_carry_i_32_n_0\
    );
\count_64_return__3_carry_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEEBEBBE28828228"
    )
        port map (
      I0 => \count_64_return__3_carry_i_31_n_0\,
      I1 => \data_out_reg_n_0_[29]\,
      I2 => \data_out_reg_n_0_[28]\,
      I3 => \data_out_reg_n_0_[31]\,
      I4 => \data_out_reg_n_0_[30]\,
      I5 => \count_64_return__3_carry_i_32_n_0\,
      O => \count_64_return__3_carry_i_33_n_0\
    );
\count_64_return__3_carry_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \count_64_return__3_carry_i_39_n_0\,
      I1 => \count_64_return__3_carry_i_37_n_0\,
      I2 => \count_64_return__3_carry_i_38_n_0\,
      O => \count_64_return__3_carry_i_34_n_0\
    );
\count_64_return__3_carry_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AA9A9959556566A"
    )
        port map (
      I0 => \count_64_return__3_carry_i_67_n_0\,
      I1 => \data_out_reg_n_0_[30]\,
      I2 => \data_out_reg_n_0_[29]\,
      I3 => \data_out_reg_n_0_[31]\,
      I4 => \data_out_reg_n_0_[28]\,
      I5 => \count_64_return__3_carry_i_68_n_0\,
      O => \count_64_return__3_carry_i_35_n_0\
    );
\count_64_return__3_carry_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \count_64_return__3_carry_i_28_n_0\,
      I1 => \count_64_return__3_carry_i_29_n_0\,
      I2 => \count_64_return__3_carry_i_30_n_0\,
      O => \count_64_return__3_carry_i_36_n_0\
    );
\count_64_return__3_carry_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => count_49_return(0),
      I1 => count_410_return(0),
      I2 => \data_out_reg_n_0_[65]\,
      I3 => \data_out_reg_n_0_[64]\,
      I4 => \data_out_reg_n_0_[67]\,
      I5 => \data_out_reg_n_0_[66]\,
      O => \count_64_return__3_carry_i_37_n_0\
    );
\count_64_return__3_carry_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => count_44_return(0),
      I1 => count_411_return(0),
      I2 => \data_out_reg_n_0_[57]\,
      I3 => \data_out_reg_n_0_[56]\,
      I4 => \data_out_reg_n_0_[59]\,
      I5 => \data_out_reg_n_0_[58]\,
      O => \count_64_return__3_carry_i_38_n_0\
    );
\count_64_return__3_carry_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => count_413_return(0),
      I1 => count_414_return(0),
      I2 => \data_out_reg_n_0_[81]\,
      I3 => \data_out_reg_n_0_[80]\,
      I4 => \data_out_reg_n_0_[83]\,
      I5 => \data_out_reg_n_0_[82]\,
      O => \count_64_return__3_carry_i_39_n_0\
    );
\count_64_return__3_carry_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \count_64_return__3_carry_i_23_n_0\,
      I1 => \count_64_return__3_carry_i_24_n_0\,
      I2 => \count_64_return__3_carry_i_25_n_0\,
      I3 => \count_64_return__3_carry_i_26_n_0\,
      I4 => \count_64_return__3_carry_i_27_n_0\,
      O => \^count_64_return__3_carry_i_17_0\(2)
    );
\count_64_return__3_carry_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFEFEEA2AA8A880"
    )
        port map (
      I0 => count_44_return(1),
      I1 => \data_out_reg_n_0_[56]\,
      I2 => \data_out_reg_n_0_[59]\,
      I3 => \data_out_reg_n_0_[57]\,
      I4 => \data_out_reg_n_0_[58]\,
      I5 => count_411_return(1),
      O => \count_64_return__3_carry_i_40_n_0\
    );
\count_64_return__3_carry_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFEFEEA2AA8A880"
    )
        port map (
      I0 => count_40_return(1),
      I1 => \data_out_reg_n_0_[40]\,
      I2 => \data_out_reg_n_0_[43]\,
      I3 => \data_out_reg_n_0_[41]\,
      I4 => \data_out_reg_n_0_[42]\,
      I5 => count_45_return(1),
      O => \count_64_return__3_carry_i_41_n_0\
    );
\count_64_return__3_carry_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFEFEEA2AA8A880"
    )
        port map (
      I0 => count_47_return(1),
      I1 => \data_out_reg_n_0_[44]\,
      I2 => \data_out_reg_n_0_[47]\,
      I3 => \data_out_reg_n_0_[45]\,
      I4 => \data_out_reg_n_0_[46]\,
      I5 => count_41_return(1),
      O => \count_64_return__3_carry_i_42_n_0\
    );
\count_64_return__3_carry_i_43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \count_64_return__3_carry_i_45_n_0\,
      I1 => \count_64_return__3_carry_i_47_n_0\,
      I2 => \count_64_return__3_carry_i_46_n_0\,
      O => \count_64_return__3_carry_i_43_n_0\
    );
\count_64_return__3_carry_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"171717E817E8E8E8"
    )
        port map (
      I0 => count_414_return(2),
      I1 => count_412_return(2),
      I2 => count_413_return(2),
      I3 => count_410_return(2),
      I4 => count_48_return(2),
      I5 => count_49_return(2),
      O => \count_64_return__3_carry_i_44_n_0\
    );
\count_64_return__3_carry_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA80000000"
    )
        port map (
      I0 => count_44_return(2),
      I1 => \data_out_reg_n_0_[58]\,
      I2 => \data_out_reg_n_0_[59]\,
      I3 => \data_out_reg_n_0_[56]\,
      I4 => \data_out_reg_n_0_[57]\,
      I5 => count_411_return(2),
      O => \count_64_return__3_carry_i_45_n_0\
    );
\count_64_return__3_carry_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA80000000"
    )
        port map (
      I0 => count_40_return(2),
      I1 => \data_out_reg_n_0_[42]\,
      I2 => \data_out_reg_n_0_[43]\,
      I3 => \data_out_reg_n_0_[40]\,
      I4 => \data_out_reg_n_0_[41]\,
      I5 => count_45_return(2),
      O => \count_64_return__3_carry_i_46_n_0\
    );
\count_64_return__3_carry_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA80000000"
    )
        port map (
      I0 => count_47_return(2),
      I1 => \data_out_reg_n_0_[46]\,
      I2 => \data_out_reg_n_0_[47]\,
      I3 => \data_out_reg_n_0_[44]\,
      I4 => \data_out_reg_n_0_[45]\,
      I5 => count_41_return(2),
      O => \count_64_return__3_carry_i_47_n_0\
    );
\count_64_return__3_carry_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \data_out_reg_n_0_[89]\,
      I1 => \data_out_reg_n_0_[88]\,
      I2 => \data_out_reg_n_0_[91]\,
      I3 => \data_out_reg_n_0_[90]\,
      O => count_414_return(2)
    );
\count_64_return__3_carry_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \data_out_reg_n_0_[81]\,
      I1 => \data_out_reg_n_0_[80]\,
      I2 => \data_out_reg_n_0_[83]\,
      I3 => \data_out_reg_n_0_[82]\,
      O => count_412_return(2)
    );
\count_64_return__3_carry_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \count_64_return__3_carry_i_28_n_0\,
      I1 => \count_64_return__3_carry_i_29_n_0\,
      I2 => \count_64_return__3_carry_i_30_n_0\,
      O => \^count_64_return__3_carry_i_17_0\(1)
    );
\count_64_return__3_carry_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \data_out_reg_n_0_[85]\,
      I1 => \data_out_reg_n_0_[84]\,
      I2 => \data_out_reg_n_0_[87]\,
      I3 => \data_out_reg_n_0_[86]\,
      O => count_413_return(2)
    );
\count_64_return__3_carry_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \data_out_reg_n_0_[73]\,
      I1 => \data_out_reg_n_0_[72]\,
      I2 => \data_out_reg_n_0_[75]\,
      I3 => \data_out_reg_n_0_[74]\,
      O => count_410_return(2)
    );
\count_64_return__3_carry_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \data_out_reg_n_0_[65]\,
      I1 => \data_out_reg_n_0_[64]\,
      I2 => \data_out_reg_n_0_[67]\,
      I3 => \data_out_reg_n_0_[66]\,
      O => count_48_return(2)
    );
\count_64_return__3_carry_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \data_out_reg_n_0_[69]\,
      I1 => \data_out_reg_n_0_[68]\,
      I2 => \data_out_reg_n_0_[71]\,
      I3 => \data_out_reg_n_0_[70]\,
      O => count_49_return(2)
    );
\count_64_return__3_carry_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFEFEEA2AA8A880"
    )
        port map (
      I0 => count_49_return(1),
      I1 => \data_out_reg_n_0_[64]\,
      I2 => \data_out_reg_n_0_[67]\,
      I3 => \data_out_reg_n_0_[65]\,
      I4 => \data_out_reg_n_0_[66]\,
      I5 => count_410_return(1),
      O => \count_64_return__3_carry_i_54_n_0\
    );
\count_64_return__3_carry_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"171717FF17FFFFFF"
    )
        port map (
      I0 => count_414_return(0),
      I1 => count_412_return(0),
      I2 => count_413_return(0),
      I3 => count_410_return(0),
      I4 => count_48_return(0),
      I5 => count_49_return(0),
      O => \count_64_return__3_carry_i_55_n_0\
    );
\count_64_return__3_carry_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFEFEEA2AA8A880"
    )
        port map (
      I0 => count_413_return(1),
      I1 => \data_out_reg_n_0_[80]\,
      I2 => \data_out_reg_n_0_[83]\,
      I3 => \data_out_reg_n_0_[81]\,
      I4 => \data_out_reg_n_0_[82]\,
      I5 => count_414_return(1),
      O => \count_64_return__3_carry_i_56_n_0\
    );
\count_64_return__3_carry_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E888888888888888"
    )
        port map (
      I0 => \count_64_return__3_carry_i_102_n_0\,
      I1 => \count_64_return__3_carry_i_103_n_0\,
      I2 => \data_out_reg_n_0_[30]\,
      I3 => \data_out_reg_n_0_[31]\,
      I4 => \data_out_reg_n_0_[28]\,
      I5 => \data_out_reg_n_0_[29]\,
      O => \count_64_return__3_carry_i_57_n_0\
    );
\count_64_return__3_carry_i_58\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \count_64_return__3_carry_i_64_n_0\,
      I1 => \count_64_return__3_carry_i_66_n_0\,
      I2 => \count_64_return__3_carry_i_65_n_0\,
      O => \count_64_return__3_carry_i_58_n_0\
    );
\count_64_return__3_carry_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEEBEBBE28828228"
    )
        port map (
      I0 => count_44_return(0),
      I1 => \data_out_reg_n_0_[58]\,
      I2 => \data_out_reg_n_0_[59]\,
      I3 => \data_out_reg_n_0_[56]\,
      I4 => \data_out_reg_n_0_[57]\,
      I5 => count_411_return(0),
      O => \count_64_return__3_carry_i_59_n_0\
    );
\count_64_return__3_carry_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \count_64_return__3_carry_i_31_n_0\,
      I1 => \data_out_reg_n_0_[29]\,
      I2 => \data_out_reg_n_0_[28]\,
      I3 => \data_out_reg_n_0_[31]\,
      I4 => \data_out_reg_n_0_[30]\,
      I5 => \count_64_return__3_carry_i_32_n_0\,
      O => \^count_64_return__3_carry_i_17_0\(0)
    );
\count_64_return__3_carry_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEEBEBBE28828228"
    )
        port map (
      I0 => count_40_return(0),
      I1 => \data_out_reg_n_0_[42]\,
      I2 => \data_out_reg_n_0_[43]\,
      I3 => \data_out_reg_n_0_[40]\,
      I4 => \data_out_reg_n_0_[41]\,
      I5 => count_45_return(0),
      O => \count_64_return__3_carry_i_60_n_0\
    );
\count_64_return__3_carry_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEEBEBBE28828228"
    )
        port map (
      I0 => count_47_return(0),
      I1 => \data_out_reg_n_0_[46]\,
      I2 => \data_out_reg_n_0_[47]\,
      I3 => \data_out_reg_n_0_[44]\,
      I4 => \data_out_reg_n_0_[45]\,
      I5 => count_41_return(0),
      O => \count_64_return__3_carry_i_61_n_0\
    );
\count_64_return__3_carry_i_62\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \count_64_return__3_carry_i_69_n_0\,
      I1 => \count_64_return__3_carry_i_71_n_0\,
      I2 => \count_64_return__3_carry_i_70_n_0\,
      O => \count_64_return__3_carry_i_62_n_0\
    );
\count_64_return__3_carry_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"955555556AAAAAAA"
    )
        port map (
      I0 => \count_64_return__3_carry_i_102_n_0\,
      I1 => \data_out_reg_n_0_[29]\,
      I2 => \data_out_reg_n_0_[28]\,
      I3 => \data_out_reg_n_0_[31]\,
      I4 => \data_out_reg_n_0_[30]\,
      I5 => \count_64_return__3_carry_i_103_n_0\,
      O => \count_64_return__3_carry_i_63_n_0\
    );
\count_64_return__3_carry_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9666666666666666"
    )
        port map (
      I0 => count_413_return(2),
      I1 => count_414_return(2),
      I2 => \data_out_reg_n_0_[81]\,
      I3 => \data_out_reg_n_0_[80]\,
      I4 => \data_out_reg_n_0_[83]\,
      I5 => \data_out_reg_n_0_[82]\,
      O => \count_64_return__3_carry_i_64_n_0\
    );
\count_64_return__3_carry_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9666666666666666"
    )
        port map (
      I0 => count_44_return(2),
      I1 => count_411_return(2),
      I2 => \data_out_reg_n_0_[57]\,
      I3 => \data_out_reg_n_0_[56]\,
      I4 => \data_out_reg_n_0_[59]\,
      I5 => \data_out_reg_n_0_[58]\,
      O => \count_64_return__3_carry_i_65_n_0\
    );
\count_64_return__3_carry_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9666666666666666"
    )
        port map (
      I0 => count_49_return(2),
      I1 => count_410_return(2),
      I2 => \data_out_reg_n_0_[65]\,
      I3 => \data_out_reg_n_0_[64]\,
      I4 => \data_out_reg_n_0_[67]\,
      I5 => \data_out_reg_n_0_[66]\,
      O => \count_64_return__3_carry_i_66_n_0\
    );
\count_64_return__3_carry_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999699969666"
    )
        port map (
      I0 => count_40_return(1),
      I1 => count_45_return(1),
      I2 => \data_out_reg_n_0_[42]\,
      I3 => \data_out_reg_n_0_[41]\,
      I4 => \data_out_reg_n_0_[43]\,
      I5 => \data_out_reg_n_0_[40]\,
      O => \count_64_return__3_carry_i_67_n_0\
    );
\count_64_return__3_carry_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999699969666"
    )
        port map (
      I0 => count_47_return(1),
      I1 => count_41_return(1),
      I2 => \data_out_reg_n_0_[46]\,
      I3 => \data_out_reg_n_0_[45]\,
      I4 => \data_out_reg_n_0_[47]\,
      I5 => \data_out_reg_n_0_[44]\,
      O => \count_64_return__3_carry_i_68_n_0\
    );
\count_64_return__3_carry_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999699969666"
    )
        port map (
      I0 => count_413_return(1),
      I1 => count_414_return(1),
      I2 => \data_out_reg_n_0_[82]\,
      I3 => \data_out_reg_n_0_[81]\,
      I4 => \data_out_reg_n_0_[83]\,
      I5 => \data_out_reg_n_0_[80]\,
      O => \count_64_return__3_carry_i_69_n_0\
    );
\count_64_return__3_carry_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7E17E87E"
    )
        port map (
      I0 => \count_64_return__3_carry_i_17_n_0\,
      I1 => \count_64_return__3_carry_i_16_n_0\,
      I2 => \count_64_return__3_carry_i_14_n_0\,
      I3 => \count_64_return__3_carry_i_15_n_0\,
      I4 => \count_64_return__3_carry_i_13_n_0\,
      O => S(5)
    );
\count_64_return__3_carry_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999699969666"
    )
        port map (
      I0 => count_44_return(1),
      I1 => count_411_return(1),
      I2 => \data_out_reg_n_0_[58]\,
      I3 => \data_out_reg_n_0_[57]\,
      I4 => \data_out_reg_n_0_[59]\,
      I5 => \data_out_reg_n_0_[56]\,
      O => \count_64_return__3_carry_i_70_n_0\
    );
\count_64_return__3_carry_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999699969666"
    )
        port map (
      I0 => count_49_return(1),
      I1 => count_410_return(1),
      I2 => \data_out_reg_n_0_[66]\,
      I3 => \data_out_reg_n_0_[65]\,
      I4 => \data_out_reg_n_0_[67]\,
      I5 => \data_out_reg_n_0_[64]\,
      O => \count_64_return__3_carry_i_71_n_0\
    );
\count_64_return__3_carry_i_72\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \data_out_reg_n_0_[89]\,
      I1 => \data_out_reg_n_0_[88]\,
      I2 => \data_out_reg_n_0_[91]\,
      I3 => \data_out_reg_n_0_[90]\,
      O => count_414_return(0)
    );
\count_64_return__3_carry_i_73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \data_out_reg_n_0_[82]\,
      I1 => \data_out_reg_n_0_[83]\,
      O => \count_64_return__3_carry_i_73_n_0\
    );
\count_64_return__3_carry_i_74\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \data_out_reg_n_0_[85]\,
      I1 => \data_out_reg_n_0_[84]\,
      I2 => \data_out_reg_n_0_[87]\,
      I3 => \data_out_reg_n_0_[86]\,
      O => count_413_return(0)
    );
\count_64_return__3_carry_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEEBEBBE28828228"
    )
        port map (
      I0 => count_49_return(0),
      I1 => \data_out_reg_n_0_[66]\,
      I2 => \data_out_reg_n_0_[67]\,
      I3 => \data_out_reg_n_0_[64]\,
      I4 => \data_out_reg_n_0_[65]\,
      I5 => count_410_return(0),
      O => \count_64_return__3_carry_i_75_n_0\
    );
\count_64_return__3_carry_i_76\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \data_out_reg_n_0_[33]\,
      I1 => \data_out_reg_n_0_[32]\,
      I2 => \data_out_reg_n_0_[35]\,
      I3 => \data_out_reg_n_0_[34]\,
      O => count_40_return(0)
    );
\count_64_return__3_carry_i_77\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \data_out_reg_n_0_[53]\,
      I1 => \data_out_reg_n_0_[52]\,
      I2 => \data_out_reg_n_0_[55]\,
      I3 => \data_out_reg_n_0_[54]\,
      O => count_45_return(0)
    );
\count_64_return__3_carry_i_78\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \data_out_reg_n_0_[61]\,
      I1 => \data_out_reg_n_0_[60]\,
      I2 => \data_out_reg_n_0_[63]\,
      I3 => \data_out_reg_n_0_[62]\,
      O => count_47_return(0)
    );
\count_64_return__3_carry_i_79\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \data_out_reg_n_0_[37]\,
      I1 => \data_out_reg_n_0_[36]\,
      I2 => \data_out_reg_n_0_[39]\,
      I3 => \data_out_reg_n_0_[38]\,
      O => count_41_return(0)
    );
\count_64_return__3_carry_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \count_64_return__3_carry_i_13_n_0\,
      I1 => \count_64_return__3_carry_i_14_n_0\,
      I2 => \count_64_return__3_carry_i_15_n_0\,
      I3 => \^count_64_return__3_carry_i_17_0\(4),
      I4 => \count_64_return__3_carry_i_17_n_0\,
      I5 => \count_64_return__3_carry_i_16_n_0\,
      O => S(4)
    );
\count_64_return__3_carry_i_80\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \data_out_reg_n_0_[69]\,
      I1 => \data_out_reg_n_0_[68]\,
      I2 => \data_out_reg_n_0_[71]\,
      I3 => \data_out_reg_n_0_[70]\,
      O => count_49_return(0)
    );
\count_64_return__3_carry_i_81\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \data_out_reg_n_0_[73]\,
      I1 => \data_out_reg_n_0_[72]\,
      I2 => \data_out_reg_n_0_[75]\,
      I3 => \data_out_reg_n_0_[74]\,
      O => count_410_return(0)
    );
\count_64_return__3_carry_i_82\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \data_out_reg_n_0_[49]\,
      I1 => \data_out_reg_n_0_[48]\,
      I2 => \data_out_reg_n_0_[51]\,
      I3 => \data_out_reg_n_0_[50]\,
      O => count_44_return(0)
    );
\count_64_return__3_carry_i_83\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \data_out_reg_n_0_[77]\,
      I1 => \data_out_reg_n_0_[76]\,
      I2 => \data_out_reg_n_0_[79]\,
      I3 => \data_out_reg_n_0_[78]\,
      O => count_411_return(0)
    );
\count_64_return__3_carry_i_84\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
        port map (
      I0 => \data_out_reg_n_0_[50]\,
      I1 => \data_out_reg_n_0_[49]\,
      I2 => \data_out_reg_n_0_[51]\,
      I3 => \data_out_reg_n_0_[48]\,
      O => count_44_return(1)
    );
\count_64_return__3_carry_i_85\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
        port map (
      I0 => \data_out_reg_n_0_[78]\,
      I1 => \data_out_reg_n_0_[77]\,
      I2 => \data_out_reg_n_0_[79]\,
      I3 => \data_out_reg_n_0_[76]\,
      O => count_411_return(1)
    );
\count_64_return__3_carry_i_86\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
        port map (
      I0 => \data_out_reg_n_0_[34]\,
      I1 => \data_out_reg_n_0_[33]\,
      I2 => \data_out_reg_n_0_[35]\,
      I3 => \data_out_reg_n_0_[32]\,
      O => count_40_return(1)
    );
\count_64_return__3_carry_i_87\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
        port map (
      I0 => \data_out_reg_n_0_[54]\,
      I1 => \data_out_reg_n_0_[53]\,
      I2 => \data_out_reg_n_0_[55]\,
      I3 => \data_out_reg_n_0_[52]\,
      O => count_45_return(1)
    );
\count_64_return__3_carry_i_88\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
        port map (
      I0 => \data_out_reg_n_0_[62]\,
      I1 => \data_out_reg_n_0_[61]\,
      I2 => \data_out_reg_n_0_[63]\,
      I3 => \data_out_reg_n_0_[60]\,
      O => count_47_return(1)
    );
\count_64_return__3_carry_i_89\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
        port map (
      I0 => \data_out_reg_n_0_[38]\,
      I1 => \data_out_reg_n_0_[37]\,
      I2 => \data_out_reg_n_0_[39]\,
      I3 => \data_out_reg_n_0_[36]\,
      O => count_41_return(1)
    );
\count_64_return__3_carry_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF69966996FF00"
    )
        port map (
      I0 => \count_64_return__3_carry_i_23_n_0\,
      I1 => \count_64_return__3_carry_i_24_n_0\,
      I2 => \count_64_return__3_carry_i_25_n_0\,
      I3 => \^count_64_return__3_carry_i_17_0\(3),
      I4 => \count_64_return__3_carry_i_27_n_0\,
      I5 => \count_64_return__3_carry_i_26_n_0\,
      O => S(3)
    );
\count_64_return__3_carry_i_90\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \data_out_reg_n_0_[49]\,
      I1 => \data_out_reg_n_0_[48]\,
      I2 => \data_out_reg_n_0_[51]\,
      I3 => \data_out_reg_n_0_[50]\,
      O => count_44_return(2)
    );
\count_64_return__3_carry_i_91\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \data_out_reg_n_0_[77]\,
      I1 => \data_out_reg_n_0_[76]\,
      I2 => \data_out_reg_n_0_[79]\,
      I3 => \data_out_reg_n_0_[78]\,
      O => count_411_return(2)
    );
\count_64_return__3_carry_i_92\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \data_out_reg_n_0_[33]\,
      I1 => \data_out_reg_n_0_[32]\,
      I2 => \data_out_reg_n_0_[35]\,
      I3 => \data_out_reg_n_0_[34]\,
      O => count_40_return(2)
    );
\count_64_return__3_carry_i_93\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \data_out_reg_n_0_[53]\,
      I1 => \data_out_reg_n_0_[52]\,
      I2 => \data_out_reg_n_0_[55]\,
      I3 => \data_out_reg_n_0_[54]\,
      O => count_45_return(2)
    );
\count_64_return__3_carry_i_94\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \data_out_reg_n_0_[61]\,
      I1 => \data_out_reg_n_0_[60]\,
      I2 => \data_out_reg_n_0_[63]\,
      I3 => \data_out_reg_n_0_[62]\,
      O => count_47_return(2)
    );
\count_64_return__3_carry_i_95\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \data_out_reg_n_0_[37]\,
      I1 => \data_out_reg_n_0_[36]\,
      I2 => \data_out_reg_n_0_[39]\,
      I3 => \data_out_reg_n_0_[38]\,
      O => count_41_return(2)
    );
\count_64_return__3_carry_i_96\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
        port map (
      I0 => \data_out_reg_n_0_[70]\,
      I1 => \data_out_reg_n_0_[69]\,
      I2 => \data_out_reg_n_0_[71]\,
      I3 => \data_out_reg_n_0_[68]\,
      O => count_49_return(1)
    );
\count_64_return__3_carry_i_97\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
        port map (
      I0 => \data_out_reg_n_0_[74]\,
      I1 => \data_out_reg_n_0_[73]\,
      I2 => \data_out_reg_n_0_[75]\,
      I3 => \data_out_reg_n_0_[72]\,
      O => count_410_return(1)
    );
\count_64_return__3_carry_i_98\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \data_out_reg_n_0_[81]\,
      I1 => \data_out_reg_n_0_[80]\,
      I2 => \data_out_reg_n_0_[83]\,
      I3 => \data_out_reg_n_0_[82]\,
      O => count_412_return(0)
    );
\count_64_return__3_carry_i_99\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \data_out_reg_n_0_[65]\,
      I1 => \data_out_reg_n_0_[64]\,
      I2 => \data_out_reg_n_0_[67]\,
      I3 => \data_out_reg_n_0_[66]\,
      O => count_48_return(0)
    );
\data_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(0),
      Q => Mon_Data_Out(0),
      R => '0'
    );
\data_out_reg[100]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(83),
      Q => Q(8),
      R => '0'
    );
\data_out_reg[101]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(84),
      Q => Q(9),
      R => '0'
    );
\data_out_reg[102]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(85),
      Q => Q(10),
      R => '0'
    );
\data_out_reg[103]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(86),
      Q => Q(11),
      R => '0'
    );
\data_out_reg[104]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(87),
      Q => Q(12),
      R => '0'
    );
\data_out_reg[105]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(88),
      Q => Q(13),
      R => '0'
    );
\data_out_reg[106]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(89),
      Q => Q(14),
      R => '0'
    );
\data_out_reg[107]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(90),
      Q => Q(15),
      R => '0'
    );
\data_out_reg[108]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(91),
      Q => Q(16),
      R => '0'
    );
\data_out_reg[109]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(92),
      Q => Q(17),
      R => '0'
    );
\data_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(9),
      Q => Mon_Data_Out(10),
      R => '0'
    );
\data_out_reg[110]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(93),
      Q => Q(18),
      R => '0'
    );
\data_out_reg[111]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(94),
      Q => Q(19),
      R => '0'
    );
\data_out_reg[112]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(95),
      Q => Q(20),
      R => '0'
    );
\data_out_reg[113]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(96),
      Q => Q(21),
      R => '0'
    );
\data_out_reg[114]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(97),
      Q => Q(22),
      R => '0'
    );
\data_out_reg[115]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(98),
      Q => Q(23),
      R => '0'
    );
\data_out_reg[116]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(99),
      Q => Q(24),
      R => '0'
    );
\data_out_reg[117]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(100),
      Q => Q(25),
      R => '0'
    );
\data_out_reg[1180]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(267),
      Q => Q(192),
      R => '0'
    );
\data_out_reg[1181]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(268),
      Q => Q(193),
      R => '0'
    );
\data_out_reg[1182]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(269),
      Q => Q(194),
      R => '0'
    );
\data_out_reg[1183]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(270),
      Q => Q(195),
      R => '0'
    );
\data_out_reg[1184]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(271),
      Q => Q(196),
      R => '0'
    );
\data_out_reg[1185]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(272),
      Q => Q(197),
      R => '0'
    );
\data_out_reg[1186]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(273),
      Q => Q(198),
      R => '0'
    );
\data_out_reg[1187]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(274),
      Q => Q(199),
      R => '0'
    );
\data_out_reg[1188]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(275),
      Q => Q(200),
      R => '0'
    );
\data_out_reg[1189]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(276),
      Q => Q(201),
      R => '0'
    );
\data_out_reg[118]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(101),
      Q => Q(26),
      R => '0'
    );
\data_out_reg[1190]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(277),
      Q => Q(202),
      R => '0'
    );
\data_out_reg[1191]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(278),
      Q => Q(203),
      R => '0'
    );
\data_out_reg[1192]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(279),
      Q => Q(204),
      R => '0'
    );
\data_out_reg[1193]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(280),
      Q => Q(205),
      R => '0'
    );
\data_out_reg[1194]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(281),
      Q => Q(206),
      R => '0'
    );
\data_out_reg[1195]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(282),
      Q => Q(207),
      R => '0'
    );
\data_out_reg[1196]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(283),
      Q => Q(208),
      R => '0'
    );
\data_out_reg[1197]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(284),
      Q => Q(209),
      R => '0'
    );
\data_out_reg[1198]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(285),
      Q => Q(210),
      R => '0'
    );
\data_out_reg[1199]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(286),
      Q => Q(211),
      R => '0'
    );
\data_out_reg[119]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(102),
      Q => Q(27),
      R => '0'
    );
\data_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(10),
      Q => Mon_Data_Out(11),
      R => '0'
    );
\data_out_reg[1200]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(287),
      Q => Q(212),
      R => '0'
    );
\data_out_reg[1201]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(288),
      Q => Q(213),
      R => '0'
    );
\data_out_reg[1202]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(289),
      Q => Q(214),
      R => '0'
    );
\data_out_reg[1203]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(290),
      Q => Q(215),
      R => '0'
    );
\data_out_reg[1204]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(291),
      Q => Q(216),
      R => '0'
    );
\data_out_reg[1205]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(292),
      Q => Q(217),
      R => '0'
    );
\data_out_reg[1206]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(293),
      Q => Q(218),
      R => '0'
    );
\data_out_reg[1207]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(294),
      Q => Q(219),
      R => '0'
    );
\data_out_reg[1208]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(295),
      Q => Q(220),
      R => '0'
    );
\data_out_reg[1209]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(296),
      Q => Q(221),
      R => '0'
    );
\data_out_reg[120]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(103),
      Q => Q(28),
      R => '0'
    );
\data_out_reg[1210]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(297),
      Q => Q(222),
      R => '0'
    );
\data_out_reg[1211]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(298),
      Q => Q(223),
      R => '0'
    );
\data_out_reg[1212]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(299),
      Q => Q(224),
      R => '0'
    );
\data_out_reg[1213]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(300),
      Q => Q(225),
      R => '0'
    );
\data_out_reg[1214]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(301),
      Q => Q(226),
      R => '0'
    );
\data_out_reg[1215]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(302),
      Q => Q(227),
      R => '0'
    );
\data_out_reg[1216]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(303),
      Q => Q(228),
      R => '0'
    );
\data_out_reg[1217]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(304),
      Q => Q(229),
      R => '0'
    );
\data_out_reg[1218]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(305),
      Q => Q(230),
      R => '0'
    );
\data_out_reg[1219]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(306),
      Q => Q(231),
      R => '0'
    );
\data_out_reg[121]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(104),
      Q => Q(29),
      R => '0'
    );
\data_out_reg[1220]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(307),
      Q => Q(232),
      R => '0'
    );
\data_out_reg[1221]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(308),
      Q => Q(233),
      R => '0'
    );
\data_out_reg[1222]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(309),
      Q => Q(234),
      R => '0'
    );
\data_out_reg[1223]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(310),
      Q => Q(235),
      R => '0'
    );
\data_out_reg[1224]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(311),
      Q => Q(236),
      R => '0'
    );
\data_out_reg[1225]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(312),
      Q => Q(237),
      R => '0'
    );
\data_out_reg[1226]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(313),
      Q => Q(238),
      R => '0'
    );
\data_out_reg[1227]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(314),
      Q => Q(239),
      R => '0'
    );
\data_out_reg[1228]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(315),
      Q => Q(240),
      R => '0'
    );
\data_out_reg[1229]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(316),
      Q => Q(241),
      R => '0'
    );
\data_out_reg[122]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(105),
      Q => Q(30),
      R => '0'
    );
\data_out_reg[1230]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(317),
      Q => Q(242),
      R => '0'
    );
\data_out_reg[1231]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(318),
      Q => Q(243),
      R => '0'
    );
\data_out_reg[1232]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(319),
      Q => Q(244),
      R => '0'
    );
\data_out_reg[1233]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(320),
      Q => Q(245),
      R => '0'
    );
\data_out_reg[1234]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(321),
      Q => Q(246),
      R => '0'
    );
\data_out_reg[1235]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(322),
      Q => Q(247),
      R => '0'
    );
\data_out_reg[1236]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(323),
      Q => Q(248),
      R => '0'
    );
\data_out_reg[1237]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(324),
      Q => Q(249),
      R => '0'
    );
\data_out_reg[1238]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(325),
      Q => Q(250),
      R => '0'
    );
\data_out_reg[1239]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(326),
      Q => Q(251),
      R => '0'
    );
\data_out_reg[123]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(106),
      Q => Q(31),
      R => '0'
    );
\data_out_reg[1240]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(327),
      Q => Q(252),
      R => '0'
    );
\data_out_reg[1241]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(328),
      Q => Q(253),
      R => '0'
    );
\data_out_reg[1242]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(329),
      Q => Q(254),
      R => '0'
    );
\data_out_reg[1243]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(330),
      Q => Q(255),
      R => '0'
    );
\data_out_reg[124]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(107),
      Q => Q(32),
      R => '0'
    );
\data_out_reg[125]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(108),
      Q => Q(33),
      R => '0'
    );
\data_out_reg[126]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(109),
      Q => Q(34),
      R => '0'
    );
\data_out_reg[127]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(110),
      Q => Q(35),
      R => '0'
    );
\data_out_reg[128]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(111),
      Q => Q(36),
      R => '0'
    );
\data_out_reg[129]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(112),
      Q => Q(37),
      R => '0'
    );
\data_out_reg[130]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(113),
      Q => Q(38),
      R => '0'
    );
\data_out_reg[131]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(114),
      Q => Q(39),
      R => '0'
    );
\data_out_reg[132]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(115),
      Q => Q(40),
      R => '0'
    );
\data_out_reg[133]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(116),
      Q => Q(41),
      R => '0'
    );
\data_out_reg[134]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(117),
      Q => Q(42),
      R => '0'
    );
\data_out_reg[135]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(118),
      Q => Q(43),
      R => '0'
    );
\data_out_reg[136]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(119),
      Q => Q(44),
      R => '0'
    );
\data_out_reg[137]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(120),
      Q => Q(45),
      R => '0'
    );
\data_out_reg[138]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(121),
      Q => Q(46),
      R => '0'
    );
\data_out_reg[139]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(122),
      Q => Q(47),
      R => '0'
    );
\data_out_reg[140]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(123),
      Q => Q(48),
      R => '0'
    );
\data_out_reg[141]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(124),
      Q => Q(49),
      R => '0'
    );
\data_out_reg[142]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(125),
      Q => Q(50),
      R => '0'
    );
\data_out_reg[143]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(126),
      Q => Q(51),
      R => '0'
    );
\data_out_reg[144]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(127),
      Q => Q(52),
      R => '0'
    );
\data_out_reg[145]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(128),
      Q => Q(53),
      R => '0'
    );
\data_out_reg[146]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(129),
      Q => Q(54),
      R => '0'
    );
\data_out_reg[147]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(130),
      Q => Q(55),
      R => '0'
    );
\data_out_reg[148]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(131),
      Q => Q(56),
      R => '0'
    );
\data_out_reg[149]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(132),
      Q => Q(57),
      R => '0'
    );
\data_out_reg[150]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(133),
      Q => Q(58),
      R => '0'
    );
\data_out_reg[151]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(134),
      Q => Q(59),
      R => '0'
    );
\data_out_reg[152]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(135),
      Q => Q(60),
      R => '0'
    );
\data_out_reg[153]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(136),
      Q => Q(61),
      R => '0'
    );
\data_out_reg[154]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(137),
      Q => Q(62),
      R => '0'
    );
\data_out_reg[155]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(138),
      Q => Q(63),
      R => '0'
    );
\data_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(1),
      Q => Mon_Data_Out(1),
      R => '0'
    );
\data_out_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(11),
      Q => \data_out_reg_n_0_[28]\,
      R => '0'
    );
\data_out_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(12),
      Q => \data_out_reg_n_0_[29]\,
      R => '0'
    );
\data_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(2),
      Q => Mon_Data_Out(2),
      R => '0'
    );
\data_out_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(13),
      Q => \data_out_reg_n_0_[30]\,
      R => '0'
    );
\data_out_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(14),
      Q => \data_out_reg_n_0_[31]\,
      R => '0'
    );
\data_out_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(15),
      Q => \data_out_reg_n_0_[32]\,
      R => '0'
    );
\data_out_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(16),
      Q => \data_out_reg_n_0_[33]\,
      R => '0'
    );
\data_out_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(17),
      Q => \data_out_reg_n_0_[34]\,
      R => '0'
    );
\data_out_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(18),
      Q => \data_out_reg_n_0_[35]\,
      R => '0'
    );
\data_out_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(19),
      Q => \data_out_reg_n_0_[36]\,
      R => '0'
    );
\data_out_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(20),
      Q => \data_out_reg_n_0_[37]\,
      R => '0'
    );
\data_out_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(21),
      Q => \data_out_reg_n_0_[38]\,
      R => '0'
    );
\data_out_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(22),
      Q => \data_out_reg_n_0_[39]\,
      R => '0'
    );
\data_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(3),
      Q => Mon_Data_Out(3),
      R => '0'
    );
\data_out_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(23),
      Q => \data_out_reg_n_0_[40]\,
      R => '0'
    );
\data_out_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(24),
      Q => \data_out_reg_n_0_[41]\,
      R => '0'
    );
\data_out_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(25),
      Q => \data_out_reg_n_0_[42]\,
      R => '0'
    );
\data_out_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(26),
      Q => \data_out_reg_n_0_[43]\,
      R => '0'
    );
\data_out_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(27),
      Q => \data_out_reg_n_0_[44]\,
      R => '0'
    );
\data_out_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(28),
      Q => \data_out_reg_n_0_[45]\,
      R => '0'
    );
\data_out_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(29),
      Q => \data_out_reg_n_0_[46]\,
      R => '0'
    );
\data_out_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(30),
      Q => \data_out_reg_n_0_[47]\,
      R => '0'
    );
\data_out_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(31),
      Q => \data_out_reg_n_0_[48]\,
      R => '0'
    );
\data_out_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(32),
      Q => \data_out_reg_n_0_[49]\,
      R => '0'
    );
\data_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(4),
      Q => Mon_Data_Out(4),
      R => '0'
    );
\data_out_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(33),
      Q => \data_out_reg_n_0_[50]\,
      R => '0'
    );
\data_out_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(34),
      Q => \data_out_reg_n_0_[51]\,
      R => '0'
    );
\data_out_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(35),
      Q => \data_out_reg_n_0_[52]\,
      R => '0'
    );
\data_out_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(36),
      Q => \data_out_reg_n_0_[53]\,
      R => '0'
    );
\data_out_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(37),
      Q => \data_out_reg_n_0_[54]\,
      R => '0'
    );
\data_out_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(38),
      Q => \data_out_reg_n_0_[55]\,
      R => '0'
    );
\data_out_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(39),
      Q => \data_out_reg_n_0_[56]\,
      R => '0'
    );
\data_out_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(40),
      Q => \data_out_reg_n_0_[57]\,
      R => '0'
    );
\data_out_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(41),
      Q => \data_out_reg_n_0_[58]\,
      R => '0'
    );
\data_out_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(42),
      Q => \data_out_reg_n_0_[59]\,
      R => '0'
    );
\data_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(5),
      Q => Mon_Data_Out(5),
      R => '0'
    );
\data_out_reg[604]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(139),
      Q => Q(64),
      R => '0'
    );
\data_out_reg[605]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(140),
      Q => Q(65),
      R => '0'
    );
\data_out_reg[606]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(141),
      Q => Q(66),
      R => '0'
    );
\data_out_reg[607]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(142),
      Q => Q(67),
      R => '0'
    );
\data_out_reg[608]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(143),
      Q => Q(68),
      R => '0'
    );
\data_out_reg[609]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(144),
      Q => Q(69),
      R => '0'
    );
\data_out_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(43),
      Q => \data_out_reg_n_0_[60]\,
      R => '0'
    );
\data_out_reg[610]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(145),
      Q => Q(70),
      R => '0'
    );
\data_out_reg[611]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(146),
      Q => Q(71),
      R => '0'
    );
\data_out_reg[612]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(147),
      Q => Q(72),
      R => '0'
    );
\data_out_reg[613]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(148),
      Q => Q(73),
      R => '0'
    );
\data_out_reg[614]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(149),
      Q => Q(74),
      R => '0'
    );
\data_out_reg[615]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(150),
      Q => Q(75),
      R => '0'
    );
\data_out_reg[616]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(151),
      Q => Q(76),
      R => '0'
    );
\data_out_reg[617]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(152),
      Q => Q(77),
      R => '0'
    );
\data_out_reg[618]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(153),
      Q => Q(78),
      R => '0'
    );
\data_out_reg[619]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(154),
      Q => Q(79),
      R => '0'
    );
\data_out_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(44),
      Q => \data_out_reg_n_0_[61]\,
      R => '0'
    );
\data_out_reg[620]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(155),
      Q => Q(80),
      R => '0'
    );
\data_out_reg[621]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(156),
      Q => Q(81),
      R => '0'
    );
\data_out_reg[622]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(157),
      Q => Q(82),
      R => '0'
    );
\data_out_reg[623]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(158),
      Q => Q(83),
      R => '0'
    );
\data_out_reg[624]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(159),
      Q => Q(84),
      R => '0'
    );
\data_out_reg[625]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(160),
      Q => Q(85),
      R => '0'
    );
\data_out_reg[626]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(161),
      Q => Q(86),
      R => '0'
    );
\data_out_reg[627]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(162),
      Q => Q(87),
      R => '0'
    );
\data_out_reg[628]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(163),
      Q => Q(88),
      R => '0'
    );
\data_out_reg[629]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(164),
      Q => Q(89),
      R => '0'
    );
\data_out_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(45),
      Q => \data_out_reg_n_0_[62]\,
      R => '0'
    );
\data_out_reg[630]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(165),
      Q => Q(90),
      R => '0'
    );
\data_out_reg[631]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(166),
      Q => Q(91),
      R => '0'
    );
\data_out_reg[632]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(167),
      Q => Q(92),
      R => '0'
    );
\data_out_reg[633]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(168),
      Q => Q(93),
      R => '0'
    );
\data_out_reg[634]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(169),
      Q => Q(94),
      R => '0'
    );
\data_out_reg[635]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(170),
      Q => Q(95),
      R => '0'
    );
\data_out_reg[636]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(171),
      Q => Q(96),
      R => '0'
    );
\data_out_reg[637]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(172),
      Q => Q(97),
      R => '0'
    );
\data_out_reg[638]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(173),
      Q => Q(98),
      R => '0'
    );
\data_out_reg[639]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(174),
      Q => Q(99),
      R => '0'
    );
\data_out_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(46),
      Q => \data_out_reg_n_0_[63]\,
      R => '0'
    );
\data_out_reg[640]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(175),
      Q => Q(100),
      R => '0'
    );
\data_out_reg[641]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(176),
      Q => Q(101),
      R => '0'
    );
\data_out_reg[642]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(177),
      Q => Q(102),
      R => '0'
    );
\data_out_reg[643]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(178),
      Q => Q(103),
      R => '0'
    );
\data_out_reg[644]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(179),
      Q => Q(104),
      R => '0'
    );
\data_out_reg[645]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(180),
      Q => Q(105),
      R => '0'
    );
\data_out_reg[646]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(181),
      Q => Q(106),
      R => '0'
    );
\data_out_reg[647]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(182),
      Q => Q(107),
      R => '0'
    );
\data_out_reg[648]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(183),
      Q => Q(108),
      R => '0'
    );
\data_out_reg[649]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(184),
      Q => Q(109),
      R => '0'
    );
\data_out_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(47),
      Q => \data_out_reg_n_0_[64]\,
      R => '0'
    );
\data_out_reg[650]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(185),
      Q => Q(110),
      R => '0'
    );
\data_out_reg[651]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(186),
      Q => Q(111),
      R => '0'
    );
\data_out_reg[652]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(187),
      Q => Q(112),
      R => '0'
    );
\data_out_reg[653]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(188),
      Q => Q(113),
      R => '0'
    );
\data_out_reg[654]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(189),
      Q => Q(114),
      R => '0'
    );
\data_out_reg[655]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(190),
      Q => Q(115),
      R => '0'
    );
\data_out_reg[656]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(191),
      Q => Q(116),
      R => '0'
    );
\data_out_reg[657]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(192),
      Q => Q(117),
      R => '0'
    );
\data_out_reg[658]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(193),
      Q => Q(118),
      R => '0'
    );
\data_out_reg[659]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(194),
      Q => Q(119),
      R => '0'
    );
\data_out_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(48),
      Q => \data_out_reg_n_0_[65]\,
      R => '0'
    );
\data_out_reg[660]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(195),
      Q => Q(120),
      R => '0'
    );
\data_out_reg[661]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(196),
      Q => Q(121),
      R => '0'
    );
\data_out_reg[662]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(197),
      Q => Q(122),
      R => '0'
    );
\data_out_reg[663]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(198),
      Q => Q(123),
      R => '0'
    );
\data_out_reg[664]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(199),
      Q => Q(124),
      R => '0'
    );
\data_out_reg[665]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(200),
      Q => Q(125),
      R => '0'
    );
\data_out_reg[666]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(201),
      Q => Q(126),
      R => '0'
    );
\data_out_reg[667]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(202),
      Q => Q(127),
      R => '0'
    );
\data_out_reg[668]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(203),
      Q => Q(128),
      R => '0'
    );
\data_out_reg[669]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(204),
      Q => Q(129),
      R => '0'
    );
\data_out_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(49),
      Q => \data_out_reg_n_0_[66]\,
      R => '0'
    );
\data_out_reg[670]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(205),
      Q => Q(130),
      R => '0'
    );
\data_out_reg[671]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(206),
      Q => Q(131),
      R => '0'
    );
\data_out_reg[672]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(207),
      Q => Q(132),
      R => '0'
    );
\data_out_reg[673]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(208),
      Q => Q(133),
      R => '0'
    );
\data_out_reg[674]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(209),
      Q => Q(134),
      R => '0'
    );
\data_out_reg[675]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(210),
      Q => Q(135),
      R => '0'
    );
\data_out_reg[676]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(211),
      Q => Q(136),
      R => '0'
    );
\data_out_reg[677]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(212),
      Q => Q(137),
      R => '0'
    );
\data_out_reg[678]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(213),
      Q => Q(138),
      R => '0'
    );
\data_out_reg[679]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(214),
      Q => Q(139),
      R => '0'
    );
\data_out_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(50),
      Q => \data_out_reg_n_0_[67]\,
      R => '0'
    );
\data_out_reg[680]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(215),
      Q => Q(140),
      R => '0'
    );
\data_out_reg[681]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(216),
      Q => Q(141),
      R => '0'
    );
\data_out_reg[682]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(217),
      Q => Q(142),
      R => '0'
    );
\data_out_reg[683]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(218),
      Q => Q(143),
      R => '0'
    );
\data_out_reg[684]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(219),
      Q => Q(144),
      R => '0'
    );
\data_out_reg[685]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(220),
      Q => Q(145),
      R => '0'
    );
\data_out_reg[686]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(221),
      Q => Q(146),
      R => '0'
    );
\data_out_reg[687]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(222),
      Q => Q(147),
      R => '0'
    );
\data_out_reg[688]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(223),
      Q => Q(148),
      R => '0'
    );
\data_out_reg[689]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(224),
      Q => Q(149),
      R => '0'
    );
\data_out_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(51),
      Q => \data_out_reg_n_0_[68]\,
      R => '0'
    );
\data_out_reg[690]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(225),
      Q => Q(150),
      R => '0'
    );
\data_out_reg[691]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(226),
      Q => Q(151),
      R => '0'
    );
\data_out_reg[692]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(227),
      Q => Q(152),
      R => '0'
    );
\data_out_reg[693]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(228),
      Q => Q(153),
      R => '0'
    );
\data_out_reg[694]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(229),
      Q => Q(154),
      R => '0'
    );
\data_out_reg[695]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(230),
      Q => Q(155),
      R => '0'
    );
\data_out_reg[696]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(231),
      Q => Q(156),
      R => '0'
    );
\data_out_reg[697]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(232),
      Q => Q(157),
      R => '0'
    );
\data_out_reg[698]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(233),
      Q => Q(158),
      R => '0'
    );
\data_out_reg[699]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(234),
      Q => Q(159),
      R => '0'
    );
\data_out_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(52),
      Q => \data_out_reg_n_0_[69]\,
      R => '0'
    );
\data_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(6),
      Q => Mon_Data_Out(6),
      R => '0'
    );
\data_out_reg[700]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(235),
      Q => Q(160),
      R => '0'
    );
\data_out_reg[701]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(236),
      Q => Q(161),
      R => '0'
    );
\data_out_reg[702]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(237),
      Q => Q(162),
      R => '0'
    );
\data_out_reg[703]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(238),
      Q => Q(163),
      R => '0'
    );
\data_out_reg[704]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(239),
      Q => Q(164),
      R => '0'
    );
\data_out_reg[705]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(240),
      Q => Q(165),
      R => '0'
    );
\data_out_reg[706]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(241),
      Q => Q(166),
      R => '0'
    );
\data_out_reg[707]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(242),
      Q => Q(167),
      R => '0'
    );
\data_out_reg[708]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(243),
      Q => Q(168),
      R => '0'
    );
\data_out_reg[709]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(244),
      Q => Q(169),
      R => '0'
    );
\data_out_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(53),
      Q => \data_out_reg_n_0_[70]\,
      R => '0'
    );
\data_out_reg[710]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(245),
      Q => Q(170),
      R => '0'
    );
\data_out_reg[711]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(246),
      Q => Q(171),
      R => '0'
    );
\data_out_reg[712]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(247),
      Q => Q(172),
      R => '0'
    );
\data_out_reg[713]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(248),
      Q => Q(173),
      R => '0'
    );
\data_out_reg[714]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(249),
      Q => Q(174),
      R => '0'
    );
\data_out_reg[715]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(250),
      Q => Q(175),
      R => '0'
    );
\data_out_reg[716]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(251),
      Q => Q(176),
      R => '0'
    );
\data_out_reg[717]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(252),
      Q => Q(177),
      R => '0'
    );
\data_out_reg[718]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(253),
      Q => Q(178),
      R => '0'
    );
\data_out_reg[719]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(254),
      Q => Q(179),
      R => '0'
    );
\data_out_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(54),
      Q => \data_out_reg_n_0_[71]\,
      R => '0'
    );
\data_out_reg[720]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(255),
      Q => Q(180),
      R => '0'
    );
\data_out_reg[721]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(256),
      Q => Q(181),
      R => '0'
    );
\data_out_reg[722]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(257),
      Q => Q(182),
      R => '0'
    );
\data_out_reg[723]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(258),
      Q => Q(183),
      R => '0'
    );
\data_out_reg[724]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(259),
      Q => Q(184),
      R => '0'
    );
\data_out_reg[725]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(260),
      Q => Q(185),
      R => '0'
    );
\data_out_reg[726]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(261),
      Q => Q(186),
      R => '0'
    );
\data_out_reg[727]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(262),
      Q => Q(187),
      R => '0'
    );
\data_out_reg[728]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(263),
      Q => Q(188),
      R => '0'
    );
\data_out_reg[729]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(264),
      Q => Q(189),
      R => '0'
    );
\data_out_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(55),
      Q => \data_out_reg_n_0_[72]\,
      R => '0'
    );
\data_out_reg[730]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(265),
      Q => Q(190),
      R => '0'
    );
\data_out_reg[731]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(266),
      Q => Q(191),
      R => '0'
    );
\data_out_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(56),
      Q => \data_out_reg_n_0_[73]\,
      R => '0'
    );
\data_out_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(57),
      Q => \data_out_reg_n_0_[74]\,
      R => '0'
    );
\data_out_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(58),
      Q => \data_out_reg_n_0_[75]\,
      R => '0'
    );
\data_out_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(59),
      Q => \data_out_reg_n_0_[76]\,
      R => '0'
    );
\data_out_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(60),
      Q => \data_out_reg_n_0_[77]\,
      R => '0'
    );
\data_out_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(61),
      Q => \data_out_reg_n_0_[78]\,
      R => '0'
    );
\data_out_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(62),
      Q => \data_out_reg_n_0_[79]\,
      R => '0'
    );
\data_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(7),
      Q => Mon_Data_Out(7),
      R => '0'
    );
\data_out_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(63),
      Q => \data_out_reg_n_0_[80]\,
      R => '0'
    );
\data_out_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(64),
      Q => \data_out_reg_n_0_[81]\,
      R => '0'
    );
\data_out_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(65),
      Q => \data_out_reg_n_0_[82]\,
      R => '0'
    );
\data_out_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(66),
      Q => \data_out_reg_n_0_[83]\,
      R => '0'
    );
\data_out_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(67),
      Q => \data_out_reg_n_0_[84]\,
      R => '0'
    );
\data_out_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(68),
      Q => \data_out_reg_n_0_[85]\,
      R => '0'
    );
\data_out_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(69),
      Q => \data_out_reg_n_0_[86]\,
      R => '0'
    );
\data_out_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(70),
      Q => \data_out_reg_n_0_[87]\,
      R => '0'
    );
\data_out_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(71),
      Q => \data_out_reg_n_0_[88]\,
      R => '0'
    );
\data_out_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(72),
      Q => \data_out_reg_n_0_[89]\,
      R => '0'
    );
\data_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(8),
      Q => Mon_Data_Out(8),
      R => '0'
    );
\data_out_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(73),
      Q => \data_out_reg_n_0_[90]\,
      R => '0'
    );
\data_out_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(74),
      Q => \data_out_reg_n_0_[91]\,
      R => '0'
    );
\data_out_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(75),
      Q => Q(0),
      R => '0'
    );
\data_out_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(76),
      Q => Q(1),
      R => '0'
    );
\data_out_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(77),
      Q => Q(2),
      R => '0'
    );
\data_out_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(78),
      Q => Q(3),
      R => '0'
    );
\data_out_reg[96]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(79),
      Q => Q(4),
      R => '0'
    );
\data_out_reg[97]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(80),
      Q => Q(5),
      R => '0'
    );
\data_out_reg[98]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(81),
      Q => Q(6),
      R => '0'
    );
\data_out_reg[99]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(82),
      Q => Q(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_metric_counters is
  port (
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \Accum_i_reg[63]\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \Accum_i_reg[63]_0\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \Accum_i_reg[63]_1\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \Accum_i_reg[63]_2\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \Accum_i_reg[63]_3\ : out STD_LOGIC_VECTOR ( 57 downto 0 );
    \Accum_i_reg[63]_4\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \Sample_Metric_Ram_Data_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \Accum_i_reg[8]\ : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Accum_i_reg[16]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Accum_i_reg[16]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Accum_i_reg[24]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Accum_i_reg[24]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Accum_i_reg[32]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Accum_i_reg[32]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Accum_i_reg[40]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Accum_i_reg[40]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Accum_i_reg[48]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Accum_i_reg[48]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Accum_i_reg[56]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Accum_i_reg[56]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Accum_i_reg[63]_5\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \Accum_i_reg[63]_6\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \Accum_i_reg[8]_0\ : in STD_LOGIC;
    \Accum_i_reg[8]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Accum_i_reg[8]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Accum_i_reg[16]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Accum_i_reg[16]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Accum_i_reg[24]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Accum_i_reg[24]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Accum_i_reg[32]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Accum_i_reg[32]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Accum_i_reg[40]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Accum_i_reg[40]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Accum_i_reg[48]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Accum_i_reg[48]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Accum_i_reg[56]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Accum_i_reg[56]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Accum_i_reg[63]_7\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \Accum_i_reg[63]_8\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \Sample_Metric_Ram_Data_reg[8]_0\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[0]_0\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[8]_1\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[8]_2\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[23]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Sample_Metric_Ram_Data_reg[23]_1\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[22]_0\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[21]_0\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[20]_0\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[19]_0\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[18]_0\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[17]_0\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[16]_0\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[7]_0\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[6]_0\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[5]_0\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[4]_0\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[3]_0\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[2]_0\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[1]_0\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[0]_1\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 63 downto 0 );
    mon_clk : in STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Accum_i_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Accum_i_reg[63]_9\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Accum_i_reg[63]_10\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \Accum_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Accum_i_reg[63]_11\ : in STD_LOGIC_VECTOR ( 57 downto 0 );
    \Accum_i_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Accum_i_reg[63]_12\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    Metrics_Cnt_En : in STD_LOGIC;
    \Accum_i_reg[23]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \Accum_i_reg[63]_13\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \Accum_i_reg[63]_14\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \Accum_i_reg[63]_15\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \Accum_i_reg[63]_16\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \Sample_Metric_Ram_Data_reg[31]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_metric_counters;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_metric_counters is
  signal \GEN_COUNTERS[1].acc_inst_0_n_0\ : STD_LOGIC;
  signal \GEN_COUNTERS[1].acc_inst_0_n_1\ : STD_LOGIC;
  signal \GEN_COUNTERS[1].acc_inst_0_n_10\ : STD_LOGIC;
  signal \GEN_COUNTERS[1].acc_inst_0_n_11\ : STD_LOGIC;
  signal \GEN_COUNTERS[1].acc_inst_0_n_12\ : STD_LOGIC;
  signal \GEN_COUNTERS[1].acc_inst_0_n_13\ : STD_LOGIC;
  signal \GEN_COUNTERS[1].acc_inst_0_n_14\ : STD_LOGIC;
  signal \GEN_COUNTERS[1].acc_inst_0_n_15\ : STD_LOGIC;
  signal \GEN_COUNTERS[1].acc_inst_0_n_16\ : STD_LOGIC;
  signal \GEN_COUNTERS[1].acc_inst_0_n_17\ : STD_LOGIC;
  signal \GEN_COUNTERS[1].acc_inst_0_n_18\ : STD_LOGIC;
  signal \GEN_COUNTERS[1].acc_inst_0_n_19\ : STD_LOGIC;
  signal \GEN_COUNTERS[1].acc_inst_0_n_2\ : STD_LOGIC;
  signal \GEN_COUNTERS[1].acc_inst_0_n_20\ : STD_LOGIC;
  signal \GEN_COUNTERS[1].acc_inst_0_n_21\ : STD_LOGIC;
  signal \GEN_COUNTERS[1].acc_inst_0_n_22\ : STD_LOGIC;
  signal \GEN_COUNTERS[1].acc_inst_0_n_23\ : STD_LOGIC;
  signal \GEN_COUNTERS[1].acc_inst_0_n_24\ : STD_LOGIC;
  signal \GEN_COUNTERS[1].acc_inst_0_n_25\ : STD_LOGIC;
  signal \GEN_COUNTERS[1].acc_inst_0_n_26\ : STD_LOGIC;
  signal \GEN_COUNTERS[1].acc_inst_0_n_27\ : STD_LOGIC;
  signal \GEN_COUNTERS[1].acc_inst_0_n_28\ : STD_LOGIC;
  signal \GEN_COUNTERS[1].acc_inst_0_n_29\ : STD_LOGIC;
  signal \GEN_COUNTERS[1].acc_inst_0_n_3\ : STD_LOGIC;
  signal \GEN_COUNTERS[1].acc_inst_0_n_30\ : STD_LOGIC;
  signal \GEN_COUNTERS[1].acc_inst_0_n_31\ : STD_LOGIC;
  signal \GEN_COUNTERS[1].acc_inst_0_n_4\ : STD_LOGIC;
  signal \GEN_COUNTERS[1].acc_inst_0_n_5\ : STD_LOGIC;
  signal \GEN_COUNTERS[1].acc_inst_0_n_6\ : STD_LOGIC;
  signal \GEN_COUNTERS[1].acc_inst_0_n_7\ : STD_LOGIC;
  signal \GEN_COUNTERS[1].acc_inst_0_n_8\ : STD_LOGIC;
  signal \GEN_COUNTERS[1].acc_inst_0_n_9\ : STD_LOGIC;
  signal \GEN_COUNTERS[2].acc_inst_0_n_0\ : STD_LOGIC;
  signal \GEN_COUNTERS[2].acc_inst_0_n_53\ : STD_LOGIC;
  signal \GEN_COUNTERS[2].acc_inst_0_n_54\ : STD_LOGIC;
  signal \GEN_COUNTERS[2].acc_inst_0_n_55\ : STD_LOGIC;
  signal \GEN_COUNTERS[2].acc_inst_0_n_56\ : STD_LOGIC;
  signal \GEN_COUNTERS[2].acc_inst_0_n_57\ : STD_LOGIC;
  signal \GEN_COUNTERS[3].acc_inst_0_n_0\ : STD_LOGIC;
  signal \GEN_COUNTERS[3].acc_inst_0_n_10\ : STD_LOGIC;
  signal \GEN_COUNTERS[3].acc_inst_0_n_11\ : STD_LOGIC;
  signal \GEN_COUNTERS[3].acc_inst_0_n_12\ : STD_LOGIC;
  signal \GEN_COUNTERS[3].acc_inst_0_n_13\ : STD_LOGIC;
  signal \GEN_COUNTERS[3].acc_inst_0_n_14\ : STD_LOGIC;
  signal \GEN_COUNTERS[3].acc_inst_0_n_15\ : STD_LOGIC;
  signal \GEN_COUNTERS[3].acc_inst_0_n_16\ : STD_LOGIC;
  signal \GEN_COUNTERS[3].acc_inst_0_n_17\ : STD_LOGIC;
  signal \GEN_COUNTERS[3].acc_inst_0_n_18\ : STD_LOGIC;
  signal \GEN_COUNTERS[3].acc_inst_0_n_19\ : STD_LOGIC;
  signal \GEN_COUNTERS[3].acc_inst_0_n_20\ : STD_LOGIC;
  signal \GEN_COUNTERS[3].acc_inst_0_n_21\ : STD_LOGIC;
  signal \GEN_COUNTERS[3].acc_inst_0_n_22\ : STD_LOGIC;
  signal \GEN_COUNTERS[3].acc_inst_0_n_23\ : STD_LOGIC;
  signal \GEN_COUNTERS[3].acc_inst_0_n_24\ : STD_LOGIC;
  signal \GEN_COUNTERS[3].acc_inst_0_n_25\ : STD_LOGIC;
  signal \GEN_COUNTERS[3].acc_inst_0_n_26\ : STD_LOGIC;
  signal \GEN_COUNTERS[3].acc_inst_0_n_27\ : STD_LOGIC;
  signal \GEN_COUNTERS[3].acc_inst_0_n_28\ : STD_LOGIC;
  signal \GEN_COUNTERS[3].acc_inst_0_n_29\ : STD_LOGIC;
  signal \GEN_COUNTERS[3].acc_inst_0_n_30\ : STD_LOGIC;
  signal \GEN_COUNTERS[3].acc_inst_0_n_31\ : STD_LOGIC;
  signal \GEN_COUNTERS[3].acc_inst_0_n_7\ : STD_LOGIC;
  signal \GEN_COUNTERS[3].acc_inst_0_n_8\ : STD_LOGIC;
  signal \GEN_COUNTERS[3].acc_inst_0_n_9\ : STD_LOGIC;
  signal \GEN_COUNTERS[5].acc_inst_0_n_0\ : STD_LOGIC;
  signal \GEN_COUNTERS[5].acc_inst_0_n_1\ : STD_LOGIC;
  signal \GEN_COUNTERS[5].acc_inst_0_n_10\ : STD_LOGIC;
  signal \GEN_COUNTERS[5].acc_inst_0_n_11\ : STD_LOGIC;
  signal \GEN_COUNTERS[5].acc_inst_0_n_12\ : STD_LOGIC;
  signal \GEN_COUNTERS[5].acc_inst_0_n_13\ : STD_LOGIC;
  signal \GEN_COUNTERS[5].acc_inst_0_n_14\ : STD_LOGIC;
  signal \GEN_COUNTERS[5].acc_inst_0_n_15\ : STD_LOGIC;
  signal \GEN_COUNTERS[5].acc_inst_0_n_16\ : STD_LOGIC;
  signal \GEN_COUNTERS[5].acc_inst_0_n_17\ : STD_LOGIC;
  signal \GEN_COUNTERS[5].acc_inst_0_n_18\ : STD_LOGIC;
  signal \GEN_COUNTERS[5].acc_inst_0_n_19\ : STD_LOGIC;
  signal \GEN_COUNTERS[5].acc_inst_0_n_2\ : STD_LOGIC;
  signal \GEN_COUNTERS[5].acc_inst_0_n_20\ : STD_LOGIC;
  signal \GEN_COUNTERS[5].acc_inst_0_n_21\ : STD_LOGIC;
  signal \GEN_COUNTERS[5].acc_inst_0_n_22\ : STD_LOGIC;
  signal \GEN_COUNTERS[5].acc_inst_0_n_23\ : STD_LOGIC;
  signal \GEN_COUNTERS[5].acc_inst_0_n_24\ : STD_LOGIC;
  signal \GEN_COUNTERS[5].acc_inst_0_n_25\ : STD_LOGIC;
  signal \GEN_COUNTERS[5].acc_inst_0_n_26\ : STD_LOGIC;
  signal \GEN_COUNTERS[5].acc_inst_0_n_27\ : STD_LOGIC;
  signal \GEN_COUNTERS[5].acc_inst_0_n_28\ : STD_LOGIC;
  signal \GEN_COUNTERS[5].acc_inst_0_n_29\ : STD_LOGIC;
  signal \GEN_COUNTERS[5].acc_inst_0_n_3\ : STD_LOGIC;
  signal \GEN_COUNTERS[5].acc_inst_0_n_30\ : STD_LOGIC;
  signal \GEN_COUNTERS[5].acc_inst_0_n_31\ : STD_LOGIC;
  signal \GEN_COUNTERS[5].acc_inst_0_n_4\ : STD_LOGIC;
  signal \GEN_COUNTERS[5].acc_inst_0_n_5\ : STD_LOGIC;
  signal \GEN_COUNTERS[5].acc_inst_0_n_6\ : STD_LOGIC;
  signal \GEN_COUNTERS[5].acc_inst_0_n_7\ : STD_LOGIC;
  signal \GEN_COUNTERS[5].acc_inst_0_n_8\ : STD_LOGIC;
  signal \GEN_COUNTERS[5].acc_inst_0_n_9\ : STD_LOGIC;
  signal \GEN_COUNTERS_EXT[3].acc_extnd_inst_0_n_0\ : STD_LOGIC;
  signal \GEN_COUNTERS_EXT[3].acc_extnd_inst_0_n_1\ : STD_LOGIC;
  signal \GEN_COUNTERS_EXT[3].acc_extnd_inst_0_n_10\ : STD_LOGIC;
  signal \GEN_COUNTERS_EXT[3].acc_extnd_inst_0_n_11\ : STD_LOGIC;
  signal \GEN_COUNTERS_EXT[3].acc_extnd_inst_0_n_12\ : STD_LOGIC;
  signal \GEN_COUNTERS_EXT[3].acc_extnd_inst_0_n_13\ : STD_LOGIC;
  signal \GEN_COUNTERS_EXT[3].acc_extnd_inst_0_n_14\ : STD_LOGIC;
  signal \GEN_COUNTERS_EXT[3].acc_extnd_inst_0_n_15\ : STD_LOGIC;
  signal \GEN_COUNTERS_EXT[3].acc_extnd_inst_0_n_16\ : STD_LOGIC;
  signal \GEN_COUNTERS_EXT[3].acc_extnd_inst_0_n_17\ : STD_LOGIC;
  signal \GEN_COUNTERS_EXT[3].acc_extnd_inst_0_n_18\ : STD_LOGIC;
  signal \GEN_COUNTERS_EXT[3].acc_extnd_inst_0_n_19\ : STD_LOGIC;
  signal \GEN_COUNTERS_EXT[3].acc_extnd_inst_0_n_2\ : STD_LOGIC;
  signal \GEN_COUNTERS_EXT[3].acc_extnd_inst_0_n_20\ : STD_LOGIC;
  signal \GEN_COUNTERS_EXT[3].acc_extnd_inst_0_n_21\ : STD_LOGIC;
  signal \GEN_COUNTERS_EXT[3].acc_extnd_inst_0_n_22\ : STD_LOGIC;
  signal \GEN_COUNTERS_EXT[3].acc_extnd_inst_0_n_23\ : STD_LOGIC;
  signal \GEN_COUNTERS_EXT[3].acc_extnd_inst_0_n_24\ : STD_LOGIC;
  signal \GEN_COUNTERS_EXT[3].acc_extnd_inst_0_n_25\ : STD_LOGIC;
  signal \GEN_COUNTERS_EXT[3].acc_extnd_inst_0_n_26\ : STD_LOGIC;
  signal \GEN_COUNTERS_EXT[3].acc_extnd_inst_0_n_27\ : STD_LOGIC;
  signal \GEN_COUNTERS_EXT[3].acc_extnd_inst_0_n_28\ : STD_LOGIC;
  signal \GEN_COUNTERS_EXT[3].acc_extnd_inst_0_n_29\ : STD_LOGIC;
  signal \GEN_COUNTERS_EXT[3].acc_extnd_inst_0_n_3\ : STD_LOGIC;
  signal \GEN_COUNTERS_EXT[3].acc_extnd_inst_0_n_30\ : STD_LOGIC;
  signal \GEN_COUNTERS_EXT[3].acc_extnd_inst_0_n_31\ : STD_LOGIC;
  signal \GEN_COUNTERS_EXT[3].acc_extnd_inst_0_n_4\ : STD_LOGIC;
  signal \GEN_COUNTERS_EXT[3].acc_extnd_inst_0_n_5\ : STD_LOGIC;
  signal \GEN_COUNTERS_EXT[3].acc_extnd_inst_0_n_6\ : STD_LOGIC;
  signal \GEN_COUNTERS_EXT[3].acc_extnd_inst_0_n_7\ : STD_LOGIC;
  signal \GEN_COUNTERS_EXT[3].acc_extnd_inst_0_n_8\ : STD_LOGIC;
  signal \GEN_COUNTERS_EXT[3].acc_extnd_inst_0_n_9\ : STD_LOGIC;
  signal \GEN_COUNTERS_EXT[5].acc_extnd_inst_0_n_0\ : STD_LOGIC;
  signal \GEN_COUNTERS_EXT[5].acc_extnd_inst_0_n_1\ : STD_LOGIC;
  signal \GEN_COUNTERS_EXT[5].acc_extnd_inst_0_n_10\ : STD_LOGIC;
  signal \GEN_COUNTERS_EXT[5].acc_extnd_inst_0_n_11\ : STD_LOGIC;
  signal \GEN_COUNTERS_EXT[5].acc_extnd_inst_0_n_12\ : STD_LOGIC;
  signal \GEN_COUNTERS_EXT[5].acc_extnd_inst_0_n_13\ : STD_LOGIC;
  signal \GEN_COUNTERS_EXT[5].acc_extnd_inst_0_n_14\ : STD_LOGIC;
  signal \GEN_COUNTERS_EXT[5].acc_extnd_inst_0_n_15\ : STD_LOGIC;
  signal \GEN_COUNTERS_EXT[5].acc_extnd_inst_0_n_16\ : STD_LOGIC;
  signal \GEN_COUNTERS_EXT[5].acc_extnd_inst_0_n_17\ : STD_LOGIC;
  signal \GEN_COUNTERS_EXT[5].acc_extnd_inst_0_n_18\ : STD_LOGIC;
  signal \GEN_COUNTERS_EXT[5].acc_extnd_inst_0_n_19\ : STD_LOGIC;
  signal \GEN_COUNTERS_EXT[5].acc_extnd_inst_0_n_2\ : STD_LOGIC;
  signal \GEN_COUNTERS_EXT[5].acc_extnd_inst_0_n_20\ : STD_LOGIC;
  signal \GEN_COUNTERS_EXT[5].acc_extnd_inst_0_n_21\ : STD_LOGIC;
  signal \GEN_COUNTERS_EXT[5].acc_extnd_inst_0_n_22\ : STD_LOGIC;
  signal \GEN_COUNTERS_EXT[5].acc_extnd_inst_0_n_23\ : STD_LOGIC;
  signal \GEN_COUNTERS_EXT[5].acc_extnd_inst_0_n_24\ : STD_LOGIC;
  signal \GEN_COUNTERS_EXT[5].acc_extnd_inst_0_n_25\ : STD_LOGIC;
  signal \GEN_COUNTERS_EXT[5].acc_extnd_inst_0_n_26\ : STD_LOGIC;
  signal \GEN_COUNTERS_EXT[5].acc_extnd_inst_0_n_27\ : STD_LOGIC;
  signal \GEN_COUNTERS_EXT[5].acc_extnd_inst_0_n_28\ : STD_LOGIC;
  signal \GEN_COUNTERS_EXT[5].acc_extnd_inst_0_n_29\ : STD_LOGIC;
  signal \GEN_COUNTERS_EXT[5].acc_extnd_inst_0_n_3\ : STD_LOGIC;
  signal \GEN_COUNTERS_EXT[5].acc_extnd_inst_0_n_30\ : STD_LOGIC;
  signal \GEN_COUNTERS_EXT[5].acc_extnd_inst_0_n_31\ : STD_LOGIC;
  signal \GEN_COUNTERS_EXT[5].acc_extnd_inst_0_n_4\ : STD_LOGIC;
  signal \GEN_COUNTERS_EXT[5].acc_extnd_inst_0_n_5\ : STD_LOGIC;
  signal \GEN_COUNTERS_EXT[5].acc_extnd_inst_0_n_6\ : STD_LOGIC;
  signal \GEN_COUNTERS_EXT[5].acc_extnd_inst_0_n_7\ : STD_LOGIC;
  signal \GEN_COUNTERS_EXT[5].acc_extnd_inst_0_n_8\ : STD_LOGIC;
  signal \GEN_COUNTERS_EXT[5].acc_extnd_inst_0_n_9\ : STD_LOGIC;
  signal \GEN_COUNTERS_EXT[6].acc_extnd_inst_0_n_0\ : STD_LOGIC;
  signal \GEN_COUNTERS_EXT[6].acc_extnd_inst_0_n_1\ : STD_LOGIC;
  signal \GEN_COUNTERS_EXT[6].acc_extnd_inst_0_n_10\ : STD_LOGIC;
  signal \GEN_COUNTERS_EXT[6].acc_extnd_inst_0_n_11\ : STD_LOGIC;
  signal \GEN_COUNTERS_EXT[6].acc_extnd_inst_0_n_12\ : STD_LOGIC;
  signal \GEN_COUNTERS_EXT[6].acc_extnd_inst_0_n_13\ : STD_LOGIC;
  signal \GEN_COUNTERS_EXT[6].acc_extnd_inst_0_n_14\ : STD_LOGIC;
  signal \GEN_COUNTERS_EXT[6].acc_extnd_inst_0_n_15\ : STD_LOGIC;
  signal \GEN_COUNTERS_EXT[6].acc_extnd_inst_0_n_2\ : STD_LOGIC;
  signal \GEN_COUNTERS_EXT[6].acc_extnd_inst_0_n_3\ : STD_LOGIC;
  signal \GEN_COUNTERS_EXT[6].acc_extnd_inst_0_n_4\ : STD_LOGIC;
  signal \GEN_COUNTERS_EXT[6].acc_extnd_inst_0_n_5\ : STD_LOGIC;
  signal \GEN_COUNTERS_EXT[6].acc_extnd_inst_0_n_6\ : STD_LOGIC;
  signal \GEN_COUNTERS_EXT[6].acc_extnd_inst_0_n_7\ : STD_LOGIC;
  signal \GEN_COUNTERS_EXT[6].acc_extnd_inst_0_n_8\ : STD_LOGIC;
  signal \GEN_COUNTERS_EXT[6].acc_extnd_inst_0_n_9\ : STD_LOGIC;
  signal \Sample_Metric_Cnt[0]_0\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \Sample_Metric_Cnt[2]_2\ : STD_LOGIC_VECTOR ( 63 downto 6 );
  signal \Sample_Metric_Cnt[3]_3\ : STD_LOGIC_VECTOR ( 37 downto 32 );
  signal \Sample_Metric_Cnt[4]_4\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \Sample_Metric_Cnt_extnd[2]_6\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \Sample_Metric_Cnt_extnd[4]_8\ : STD_LOGIC_VECTOR ( 63 downto 0 );
begin
\GEN_COUNTERS[0].acc_inst_0\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample
     port map (
      \Accum_i_reg[63]_0\(63 downto 0) => \Accum_i_reg[63]_1\(63 downto 0),
      D(63 downto 0) => D(63 downto 0),
      E(0) => E(0),
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0) => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]\(0),
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0) => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0),
      Q(63 downto 0) => \Sample_Metric_Cnt[0]_0\(63 downto 0),
      SR(0) => SR(0),
      mon_clk => mon_clk
    );
\GEN_COUNTERS[1].acc_inst_0\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_0
     port map (
      \Accum_i_reg[16]_0\(7 downto 0) => \Accum_i_reg[16]\(7 downto 0),
      \Accum_i_reg[16]_1\(7 downto 0) => \Accum_i_reg[16]_0\(7 downto 0),
      \Accum_i_reg[24]_0\(7 downto 0) => \Accum_i_reg[24]\(7 downto 0),
      \Accum_i_reg[24]_1\(7 downto 0) => \Accum_i_reg[24]_0\(7 downto 0),
      \Accum_i_reg[32]_0\(7 downto 0) => \Accum_i_reg[32]\(7 downto 0),
      \Accum_i_reg[32]_1\(7 downto 0) => \Accum_i_reg[32]_0\(7 downto 0),
      \Accum_i_reg[40]_0\(7 downto 0) => \Accum_i_reg[40]\(7 downto 0),
      \Accum_i_reg[40]_1\(7 downto 0) => \Accum_i_reg[40]_0\(7 downto 0),
      \Accum_i_reg[48]_0\(7 downto 0) => \Accum_i_reg[48]\(7 downto 0),
      \Accum_i_reg[48]_1\(7 downto 0) => \Accum_i_reg[48]_0\(7 downto 0),
      \Accum_i_reg[56]_0\(7 downto 0) => \Accum_i_reg[56]\(7 downto 0),
      \Accum_i_reg[56]_1\(7 downto 0) => \Accum_i_reg[56]_0\(7 downto 0),
      \Accum_i_reg[63]_0\(63 downto 0) => \Accum_i_reg[63]\(63 downto 0),
      \Accum_i_reg[63]_1\(5 downto 0) => \Accum_i_reg[63]_5\(5 downto 0),
      \Accum_i_reg[63]_2\(6 downto 0) => \Accum_i_reg[63]_6\(6 downto 0),
      \Accum_i_reg[63]_3\(0) => \Accum_i_reg[0]\(0),
      \Accum_i_reg[8]_0\ => \Accum_i_reg[8]\,
      DI(7 downto 0) => DI(7 downto 0),
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0) => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]\(0),
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0) => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0),
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[32]_0\ => \GEN_COUNTERS[1].acc_inst_0_n_0\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[33]_0\ => \GEN_COUNTERS[1].acc_inst_0_n_1\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[34]_0\ => \GEN_COUNTERS[1].acc_inst_0_n_2\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[35]_0\ => \GEN_COUNTERS[1].acc_inst_0_n_3\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[36]_0\ => \GEN_COUNTERS[1].acc_inst_0_n_4\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[37]_0\ => \GEN_COUNTERS[1].acc_inst_0_n_5\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[38]_0\ => \GEN_COUNTERS[1].acc_inst_0_n_6\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[39]_0\ => \GEN_COUNTERS[1].acc_inst_0_n_7\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[40]_0\ => \GEN_COUNTERS[1].acc_inst_0_n_8\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[41]_0\ => \GEN_COUNTERS[1].acc_inst_0_n_9\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[42]_0\ => \GEN_COUNTERS[1].acc_inst_0_n_10\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[43]_0\ => \GEN_COUNTERS[1].acc_inst_0_n_11\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[44]_0\ => \GEN_COUNTERS[1].acc_inst_0_n_12\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[45]_0\ => \GEN_COUNTERS[1].acc_inst_0_n_13\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[46]_0\ => \GEN_COUNTERS[1].acc_inst_0_n_14\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[47]_0\ => \GEN_COUNTERS[1].acc_inst_0_n_15\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[48]_0\ => \GEN_COUNTERS[1].acc_inst_0_n_16\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[49]_0\ => \GEN_COUNTERS[1].acc_inst_0_n_17\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[50]_0\ => \GEN_COUNTERS[1].acc_inst_0_n_18\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[51]_0\ => \GEN_COUNTERS[1].acc_inst_0_n_19\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[52]_0\ => \GEN_COUNTERS[1].acc_inst_0_n_20\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[53]_0\ => \GEN_COUNTERS[1].acc_inst_0_n_21\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[54]_0\ => \GEN_COUNTERS[1].acc_inst_0_n_22\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[55]_0\ => \GEN_COUNTERS[1].acc_inst_0_n_23\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[56]_0\ => \GEN_COUNTERS[1].acc_inst_0_n_24\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[57]_0\ => \GEN_COUNTERS[1].acc_inst_0_n_25\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[58]_0\ => \GEN_COUNTERS[1].acc_inst_0_n_26\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[59]_0\ => \GEN_COUNTERS[1].acc_inst_0_n_27\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[60]_0\ => \GEN_COUNTERS[1].acc_inst_0_n_28\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[61]_0\ => \GEN_COUNTERS[1].acc_inst_0_n_29\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[62]_0\ => \GEN_COUNTERS[1].acc_inst_0_n_30\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\ => \GEN_COUNTERS[1].acc_inst_0_n_31\,
      Q(63 downto 0) => \Sample_Metric_Cnt[0]_0\(63 downto 0),
      S(7 downto 0) => S(7 downto 0),
      SR(0) => SR(0),
      \Sample_Metric_Ram_Data[0]_i_2\(1) => \Sample_Metric_Ram_Data_reg[23]_0\(3),
      \Sample_Metric_Ram_Data[0]_i_2\(0) => \Sample_Metric_Ram_Data_reg[23]_0\(0),
      mon_clk => mon_clk
    );
\GEN_COUNTERS[2].acc_inst_0\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_1
     port map (
      \Accum_i_reg[0]_0\(0) => \Accum_i_reg[63]_9\(0),
      \Accum_i_reg[63]_0\(63 downto 0) => \Accum_i_reg[63]_2\(63 downto 0),
      \Accum_i_reg[63]_1\(63 downto 0) => \Accum_i_reg[63]_10\(63 downto 0),
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0) => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]\(0),
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0) => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0),
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[32]_0\ => \GEN_COUNTERS[2].acc_inst_0_n_0\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[33]_0\ => \GEN_COUNTERS[2].acc_inst_0_n_53\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[34]_0\ => \GEN_COUNTERS[2].acc_inst_0_n_54\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[35]_0\ => \GEN_COUNTERS[2].acc_inst_0_n_55\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[36]_0\ => \GEN_COUNTERS[2].acc_inst_0_n_56\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[37]_0\ => \GEN_COUNTERS[2].acc_inst_0_n_57\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(51 downto 26) => \Sample_Metric_Cnt[2]_2\(63 downto 38),
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(25 downto 0) => \Sample_Metric_Cnt[2]_2\(31 downto 6),
      Q(5 downto 0) => \Sample_Metric_Cnt[3]_3\(37 downto 32),
      SR(0) => SR(0),
      \Sample_Metric_Ram_Data[0]_i_2\(1) => \Sample_Metric_Ram_Data_reg[23]_0\(3),
      \Sample_Metric_Ram_Data[0]_i_2\(0) => \Sample_Metric_Ram_Data_reg[23]_0\(0),
      mon_clk => mon_clk
    );
\GEN_COUNTERS[3].acc_inst_0\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_2
     port map (
      \Accum_i_reg[63]_0\(57 downto 0) => \Accum_i_reg[63]_3\(57 downto 0),
      \Accum_i_reg[63]_1\(0) => \Accum_i_reg[0]_0\(0),
      \Accum_i_reg[63]_2\(57 downto 0) => \Accum_i_reg[63]_11\(57 downto 0),
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[38]_0\ => \GEN_COUNTERS[3].acc_inst_0_n_0\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[39]_0\ => \GEN_COUNTERS[3].acc_inst_0_n_7\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[40]_0\ => \GEN_COUNTERS[3].acc_inst_0_n_8\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[41]_0\ => \GEN_COUNTERS[3].acc_inst_0_n_9\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[42]_0\ => \GEN_COUNTERS[3].acc_inst_0_n_10\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[43]_0\ => \GEN_COUNTERS[3].acc_inst_0_n_11\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[44]_0\ => \GEN_COUNTERS[3].acc_inst_0_n_12\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[45]_0\ => \GEN_COUNTERS[3].acc_inst_0_n_13\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[46]_0\ => \GEN_COUNTERS[3].acc_inst_0_n_14\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[47]_0\ => \GEN_COUNTERS[3].acc_inst_0_n_15\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[48]_0\ => \GEN_COUNTERS[3].acc_inst_0_n_16\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[49]_0\ => \GEN_COUNTERS[3].acc_inst_0_n_17\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[50]_0\ => \GEN_COUNTERS[3].acc_inst_0_n_18\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[51]_0\ => \GEN_COUNTERS[3].acc_inst_0_n_19\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[52]_0\ => \GEN_COUNTERS[3].acc_inst_0_n_20\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[53]_0\ => \GEN_COUNTERS[3].acc_inst_0_n_21\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[54]_0\ => \GEN_COUNTERS[3].acc_inst_0_n_22\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[55]_0\ => \GEN_COUNTERS[3].acc_inst_0_n_23\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[56]_0\ => \GEN_COUNTERS[3].acc_inst_0_n_24\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[57]_0\ => \GEN_COUNTERS[3].acc_inst_0_n_25\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[58]_0\ => \GEN_COUNTERS[3].acc_inst_0_n_26\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[59]_0\ => \GEN_COUNTERS[3].acc_inst_0_n_27\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[60]_0\ => \GEN_COUNTERS[3].acc_inst_0_n_28\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[61]_0\ => \GEN_COUNTERS[3].acc_inst_0_n_29\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[62]_0\ => \GEN_COUNTERS[3].acc_inst_0_n_30\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\ => \GEN_COUNTERS[3].acc_inst_0_n_31\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_0\(0) => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]\(0),
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_1\(0) => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0),
      Q(5 downto 0) => \Sample_Metric_Cnt[3]_3\(37 downto 32),
      SR(0) => SR(0),
      \Sample_Metric_Ram_Data[31]_i_6\(51 downto 26) => \Sample_Metric_Cnt[2]_2\(63 downto 38),
      \Sample_Metric_Ram_Data[31]_i_6\(25 downto 0) => \Sample_Metric_Cnt[2]_2\(31 downto 6),
      \Sample_Metric_Ram_Data[6]_i_2\(1) => \Sample_Metric_Ram_Data_reg[23]_0\(3),
      \Sample_Metric_Ram_Data[6]_i_2\(0) => \Sample_Metric_Ram_Data_reg[23]_0\(0),
      mon_clk => mon_clk
    );
\GEN_COUNTERS[4].acc_inst_0\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_3
     port map (
      \Accum_i_reg[16]_0\(7 downto 0) => \Accum_i_reg[16]_1\(7 downto 0),
      \Accum_i_reg[16]_1\(7 downto 0) => \Accum_i_reg[16]_2\(7 downto 0),
      \Accum_i_reg[24]_0\(7 downto 0) => \Accum_i_reg[24]_1\(7 downto 0),
      \Accum_i_reg[24]_1\(7 downto 0) => \Accum_i_reg[24]_2\(7 downto 0),
      \Accum_i_reg[32]_0\(7 downto 0) => \Accum_i_reg[32]_1\(7 downto 0),
      \Accum_i_reg[32]_1\(7 downto 0) => \Accum_i_reg[32]_2\(7 downto 0),
      \Accum_i_reg[40]_0\(7 downto 0) => \Accum_i_reg[40]_1\(7 downto 0),
      \Accum_i_reg[40]_1\(7 downto 0) => \Accum_i_reg[40]_2\(7 downto 0),
      \Accum_i_reg[48]_0\(7 downto 0) => \Accum_i_reg[48]_1\(7 downto 0),
      \Accum_i_reg[48]_1\(7 downto 0) => \Accum_i_reg[48]_2\(7 downto 0),
      \Accum_i_reg[56]_0\(7 downto 0) => \Accum_i_reg[56]_1\(7 downto 0),
      \Accum_i_reg[56]_1\(7 downto 0) => \Accum_i_reg[56]_2\(7 downto 0),
      \Accum_i_reg[63]_0\(63 downto 0) => \Accum_i_reg[63]_0\(63 downto 0),
      \Accum_i_reg[63]_1\(5 downto 0) => \Accum_i_reg[63]_7\(5 downto 0),
      \Accum_i_reg[63]_2\(6 downto 0) => \Accum_i_reg[63]_8\(6 downto 0),
      \Accum_i_reg[63]_3\(0) => \Accum_i_reg[0]_1\(0),
      \Accum_i_reg[8]_0\ => \Accum_i_reg[8]_0\,
      \Accum_i_reg[8]_1\(7 downto 0) => \Accum_i_reg[8]_1\(7 downto 0),
      \Accum_i_reg[8]_2\(7 downto 0) => \Accum_i_reg[8]_2\(7 downto 0),
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0) => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]\(0),
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0) => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0),
      Q(63 downto 0) => \Sample_Metric_Cnt[4]_4\(63 downto 0),
      SR(0) => SR(0),
      mon_clk => mon_clk
    );
\GEN_COUNTERS[5].acc_inst_0\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_4
     port map (
      \Accum_i_reg[63]_0\(63 downto 0) => \Accum_i_reg[63]_4\(63 downto 0),
      \Accum_i_reg[63]_1\(0) => \Accum_i_reg[63]_9\(0),
      \Accum_i_reg[63]_2\(63 downto 0) => \Accum_i_reg[63]_12\(63 downto 0),
      D(15) => \GEN_COUNTERS[5].acc_inst_0_n_0\,
      D(14) => \GEN_COUNTERS[5].acc_inst_0_n_1\,
      D(13) => \GEN_COUNTERS[5].acc_inst_0_n_2\,
      D(12) => \GEN_COUNTERS[5].acc_inst_0_n_3\,
      D(11) => \GEN_COUNTERS[5].acc_inst_0_n_4\,
      D(10) => \GEN_COUNTERS[5].acc_inst_0_n_5\,
      D(9) => \GEN_COUNTERS[5].acc_inst_0_n_6\,
      D(8) => \GEN_COUNTERS[5].acc_inst_0_n_7\,
      D(7) => \GEN_COUNTERS[5].acc_inst_0_n_8\,
      D(6) => \GEN_COUNTERS[5].acc_inst_0_n_9\,
      D(5) => \GEN_COUNTERS[5].acc_inst_0_n_10\,
      D(4) => \GEN_COUNTERS[5].acc_inst_0_n_11\,
      D(3) => \GEN_COUNTERS[5].acc_inst_0_n_12\,
      D(2) => \GEN_COUNTERS[5].acc_inst_0_n_13\,
      D(1) => \GEN_COUNTERS[5].acc_inst_0_n_14\,
      D(0) => \GEN_COUNTERS[5].acc_inst_0_n_15\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0) => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]\(0),
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0) => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0),
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[40]_0\ => \GEN_COUNTERS[5].acc_inst_0_n_16\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[41]_0\ => \GEN_COUNTERS[5].acc_inst_0_n_17\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[42]_0\ => \GEN_COUNTERS[5].acc_inst_0_n_18\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[43]_0\ => \GEN_COUNTERS[5].acc_inst_0_n_19\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[44]_0\ => \GEN_COUNTERS[5].acc_inst_0_n_20\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[45]_0\ => \GEN_COUNTERS[5].acc_inst_0_n_21\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[46]_0\ => \GEN_COUNTERS[5].acc_inst_0_n_22\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[47]_0\ => \GEN_COUNTERS[5].acc_inst_0_n_23\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[56]_0\ => \GEN_COUNTERS[5].acc_inst_0_n_24\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[57]_0\ => \GEN_COUNTERS[5].acc_inst_0_n_25\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[58]_0\ => \GEN_COUNTERS[5].acc_inst_0_n_26\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[59]_0\ => \GEN_COUNTERS[5].acc_inst_0_n_27\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[60]_0\ => \GEN_COUNTERS[5].acc_inst_0_n_28\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[61]_0\ => \GEN_COUNTERS[5].acc_inst_0_n_29\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[62]_0\ => \GEN_COUNTERS[5].acc_inst_0_n_30\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\ => \GEN_COUNTERS[5].acc_inst_0_n_31\,
      Q(63 downto 0) => \Sample_Metric_Cnt[4]_4\(63 downto 0),
      SR(0) => SR(0),
      \Sample_Metric_Ram_Data[0]_i_2_0\(3 downto 0) => \Sample_Metric_Ram_Data_reg[23]_0\(3 downto 0),
      \Sample_Metric_Ram_Data[10]_i_3\ => \GEN_COUNTERS[3].acc_inst_0_n_10\,
      \Sample_Metric_Ram_Data[10]_i_3_0\ => \GEN_COUNTERS[1].acc_inst_0_n_10\,
      \Sample_Metric_Ram_Data[11]_i_3\ => \GEN_COUNTERS[3].acc_inst_0_n_11\,
      \Sample_Metric_Ram_Data[11]_i_3_0\ => \GEN_COUNTERS[1].acc_inst_0_n_11\,
      \Sample_Metric_Ram_Data[12]_i_3\ => \GEN_COUNTERS[3].acc_inst_0_n_12\,
      \Sample_Metric_Ram_Data[12]_i_3_0\ => \GEN_COUNTERS[1].acc_inst_0_n_12\,
      \Sample_Metric_Ram_Data[13]_i_3\ => \GEN_COUNTERS[3].acc_inst_0_n_13\,
      \Sample_Metric_Ram_Data[13]_i_3_0\ => \GEN_COUNTERS[1].acc_inst_0_n_13\,
      \Sample_Metric_Ram_Data[14]_i_3\ => \GEN_COUNTERS[3].acc_inst_0_n_14\,
      \Sample_Metric_Ram_Data[14]_i_3_0\ => \GEN_COUNTERS[1].acc_inst_0_n_14\,
      \Sample_Metric_Ram_Data[15]_i_3\ => \GEN_COUNTERS[3].acc_inst_0_n_15\,
      \Sample_Metric_Ram_Data[15]_i_3_0\ => \GEN_COUNTERS[1].acc_inst_0_n_15\,
      \Sample_Metric_Ram_Data[24]_i_3\ => \GEN_COUNTERS[3].acc_inst_0_n_24\,
      \Sample_Metric_Ram_Data[24]_i_3_0\ => \GEN_COUNTERS[1].acc_inst_0_n_24\,
      \Sample_Metric_Ram_Data[25]_i_3\ => \GEN_COUNTERS[3].acc_inst_0_n_25\,
      \Sample_Metric_Ram_Data[25]_i_3_0\ => \GEN_COUNTERS[1].acc_inst_0_n_25\,
      \Sample_Metric_Ram_Data[26]_i_3\ => \GEN_COUNTERS[3].acc_inst_0_n_26\,
      \Sample_Metric_Ram_Data[26]_i_3_0\ => \GEN_COUNTERS[1].acc_inst_0_n_26\,
      \Sample_Metric_Ram_Data[27]_i_3\ => \GEN_COUNTERS[3].acc_inst_0_n_27\,
      \Sample_Metric_Ram_Data[27]_i_3_0\ => \GEN_COUNTERS[1].acc_inst_0_n_27\,
      \Sample_Metric_Ram_Data[28]_i_3\ => \GEN_COUNTERS[3].acc_inst_0_n_28\,
      \Sample_Metric_Ram_Data[28]_i_3_0\ => \GEN_COUNTERS[1].acc_inst_0_n_28\,
      \Sample_Metric_Ram_Data[29]_i_3\ => \GEN_COUNTERS[3].acc_inst_0_n_29\,
      \Sample_Metric_Ram_Data[29]_i_3_0\ => \GEN_COUNTERS[1].acc_inst_0_n_29\,
      \Sample_Metric_Ram_Data[30]_i_3\ => \GEN_COUNTERS[3].acc_inst_0_n_30\,
      \Sample_Metric_Ram_Data[30]_i_3_0\ => \GEN_COUNTERS[1].acc_inst_0_n_30\,
      \Sample_Metric_Ram_Data[31]_i_4\ => \GEN_COUNTERS[3].acc_inst_0_n_31\,
      \Sample_Metric_Ram_Data[31]_i_4_0\ => \GEN_COUNTERS[1].acc_inst_0_n_31\,
      \Sample_Metric_Ram_Data[8]_i_3\ => \GEN_COUNTERS[3].acc_inst_0_n_8\,
      \Sample_Metric_Ram_Data[8]_i_3_0\ => \GEN_COUNTERS[1].acc_inst_0_n_8\,
      \Sample_Metric_Ram_Data[9]_i_3\ => \GEN_COUNTERS[3].acc_inst_0_n_9\,
      \Sample_Metric_Ram_Data[9]_i_3_0\ => \GEN_COUNTERS[1].acc_inst_0_n_9\,
      \Sample_Metric_Ram_Data_reg[0]\ => \Sample_Metric_Ram_Data_reg[8]_0\,
      \Sample_Metric_Ram_Data_reg[0]_0\ => \Sample_Metric_Ram_Data_reg[0]_0\,
      \Sample_Metric_Ram_Data_reg[0]_1\ => \Sample_Metric_Ram_Data_reg[0]_1\,
      \Sample_Metric_Ram_Data_reg[0]_2\ => \GEN_COUNTERS_EXT[5].acc_extnd_inst_0_n_0\,
      \Sample_Metric_Ram_Data_reg[0]_3\ => \GEN_COUNTERS_EXT[3].acc_extnd_inst_0_n_16\,
      \Sample_Metric_Ram_Data_reg[0]_4\ => \GEN_COUNTERS[2].acc_inst_0_n_0\,
      \Sample_Metric_Ram_Data_reg[0]_5\ => \GEN_COUNTERS[1].acc_inst_0_n_0\,
      \Sample_Metric_Ram_Data_reg[16]\ => \Sample_Metric_Ram_Data_reg[16]_0\,
      \Sample_Metric_Ram_Data_reg[16]_0\ => \GEN_COUNTERS_EXT[5].acc_extnd_inst_0_n_16\,
      \Sample_Metric_Ram_Data_reg[16]_1\ => \GEN_COUNTERS_EXT[3].acc_extnd_inst_0_n_24\,
      \Sample_Metric_Ram_Data_reg[16]_2\ => \GEN_COUNTERS[3].acc_inst_0_n_16\,
      \Sample_Metric_Ram_Data_reg[16]_3\ => \GEN_COUNTERS[1].acc_inst_0_n_16\,
      \Sample_Metric_Ram_Data_reg[17]\ => \Sample_Metric_Ram_Data_reg[17]_0\,
      \Sample_Metric_Ram_Data_reg[17]_0\ => \GEN_COUNTERS_EXT[5].acc_extnd_inst_0_n_17\,
      \Sample_Metric_Ram_Data_reg[17]_1\ => \GEN_COUNTERS_EXT[3].acc_extnd_inst_0_n_25\,
      \Sample_Metric_Ram_Data_reg[17]_2\ => \GEN_COUNTERS[3].acc_inst_0_n_17\,
      \Sample_Metric_Ram_Data_reg[17]_3\ => \GEN_COUNTERS[1].acc_inst_0_n_17\,
      \Sample_Metric_Ram_Data_reg[18]\ => \Sample_Metric_Ram_Data_reg[18]_0\,
      \Sample_Metric_Ram_Data_reg[18]_0\ => \GEN_COUNTERS_EXT[5].acc_extnd_inst_0_n_18\,
      \Sample_Metric_Ram_Data_reg[18]_1\ => \GEN_COUNTERS_EXT[3].acc_extnd_inst_0_n_26\,
      \Sample_Metric_Ram_Data_reg[18]_2\ => \GEN_COUNTERS[3].acc_inst_0_n_18\,
      \Sample_Metric_Ram_Data_reg[18]_3\ => \GEN_COUNTERS[1].acc_inst_0_n_18\,
      \Sample_Metric_Ram_Data_reg[19]\ => \Sample_Metric_Ram_Data_reg[19]_0\,
      \Sample_Metric_Ram_Data_reg[19]_0\ => \GEN_COUNTERS_EXT[5].acc_extnd_inst_0_n_19\,
      \Sample_Metric_Ram_Data_reg[19]_1\ => \GEN_COUNTERS_EXT[3].acc_extnd_inst_0_n_27\,
      \Sample_Metric_Ram_Data_reg[19]_2\ => \GEN_COUNTERS[3].acc_inst_0_n_19\,
      \Sample_Metric_Ram_Data_reg[19]_3\ => \GEN_COUNTERS[1].acc_inst_0_n_19\,
      \Sample_Metric_Ram_Data_reg[1]\ => \Sample_Metric_Ram_Data_reg[1]_0\,
      \Sample_Metric_Ram_Data_reg[1]_0\ => \GEN_COUNTERS_EXT[5].acc_extnd_inst_0_n_1\,
      \Sample_Metric_Ram_Data_reg[1]_1\ => \GEN_COUNTERS_EXT[3].acc_extnd_inst_0_n_17\,
      \Sample_Metric_Ram_Data_reg[1]_2\ => \GEN_COUNTERS[2].acc_inst_0_n_53\,
      \Sample_Metric_Ram_Data_reg[1]_3\ => \GEN_COUNTERS[1].acc_inst_0_n_1\,
      \Sample_Metric_Ram_Data_reg[20]\ => \Sample_Metric_Ram_Data_reg[20]_0\,
      \Sample_Metric_Ram_Data_reg[20]_0\ => \GEN_COUNTERS_EXT[5].acc_extnd_inst_0_n_20\,
      \Sample_Metric_Ram_Data_reg[20]_1\ => \GEN_COUNTERS_EXT[3].acc_extnd_inst_0_n_28\,
      \Sample_Metric_Ram_Data_reg[20]_2\ => \GEN_COUNTERS[3].acc_inst_0_n_20\,
      \Sample_Metric_Ram_Data_reg[20]_3\ => \GEN_COUNTERS[1].acc_inst_0_n_20\,
      \Sample_Metric_Ram_Data_reg[21]\ => \Sample_Metric_Ram_Data_reg[21]_0\,
      \Sample_Metric_Ram_Data_reg[21]_0\ => \GEN_COUNTERS_EXT[5].acc_extnd_inst_0_n_21\,
      \Sample_Metric_Ram_Data_reg[21]_1\ => \GEN_COUNTERS_EXT[3].acc_extnd_inst_0_n_29\,
      \Sample_Metric_Ram_Data_reg[21]_2\ => \GEN_COUNTERS[3].acc_inst_0_n_21\,
      \Sample_Metric_Ram_Data_reg[21]_3\ => \GEN_COUNTERS[1].acc_inst_0_n_21\,
      \Sample_Metric_Ram_Data_reg[22]\ => \Sample_Metric_Ram_Data_reg[22]_0\,
      \Sample_Metric_Ram_Data_reg[22]_0\ => \GEN_COUNTERS_EXT[5].acc_extnd_inst_0_n_22\,
      \Sample_Metric_Ram_Data_reg[22]_1\ => \GEN_COUNTERS_EXT[3].acc_extnd_inst_0_n_30\,
      \Sample_Metric_Ram_Data_reg[22]_2\ => \GEN_COUNTERS[3].acc_inst_0_n_22\,
      \Sample_Metric_Ram_Data_reg[22]_3\ => \GEN_COUNTERS[1].acc_inst_0_n_22\,
      \Sample_Metric_Ram_Data_reg[23]\ => \Sample_Metric_Ram_Data_reg[23]_1\,
      \Sample_Metric_Ram_Data_reg[23]_0\ => \GEN_COUNTERS_EXT[5].acc_extnd_inst_0_n_23\,
      \Sample_Metric_Ram_Data_reg[23]_1\ => \GEN_COUNTERS_EXT[3].acc_extnd_inst_0_n_31\,
      \Sample_Metric_Ram_Data_reg[23]_2\ => \GEN_COUNTERS[3].acc_inst_0_n_23\,
      \Sample_Metric_Ram_Data_reg[23]_3\ => \GEN_COUNTERS[1].acc_inst_0_n_23\,
      \Sample_Metric_Ram_Data_reg[2]\ => \Sample_Metric_Ram_Data_reg[2]_0\,
      \Sample_Metric_Ram_Data_reg[2]_0\ => \GEN_COUNTERS_EXT[5].acc_extnd_inst_0_n_2\,
      \Sample_Metric_Ram_Data_reg[2]_1\ => \GEN_COUNTERS_EXT[3].acc_extnd_inst_0_n_18\,
      \Sample_Metric_Ram_Data_reg[2]_2\ => \GEN_COUNTERS[2].acc_inst_0_n_54\,
      \Sample_Metric_Ram_Data_reg[2]_3\ => \GEN_COUNTERS[1].acc_inst_0_n_2\,
      \Sample_Metric_Ram_Data_reg[3]\ => \Sample_Metric_Ram_Data_reg[3]_0\,
      \Sample_Metric_Ram_Data_reg[3]_0\ => \GEN_COUNTERS_EXT[5].acc_extnd_inst_0_n_3\,
      \Sample_Metric_Ram_Data_reg[3]_1\ => \GEN_COUNTERS_EXT[3].acc_extnd_inst_0_n_19\,
      \Sample_Metric_Ram_Data_reg[3]_2\ => \GEN_COUNTERS[2].acc_inst_0_n_55\,
      \Sample_Metric_Ram_Data_reg[3]_3\ => \GEN_COUNTERS[1].acc_inst_0_n_3\,
      \Sample_Metric_Ram_Data_reg[4]\ => \Sample_Metric_Ram_Data_reg[4]_0\,
      \Sample_Metric_Ram_Data_reg[4]_0\ => \GEN_COUNTERS_EXT[5].acc_extnd_inst_0_n_4\,
      \Sample_Metric_Ram_Data_reg[4]_1\ => \GEN_COUNTERS_EXT[3].acc_extnd_inst_0_n_20\,
      \Sample_Metric_Ram_Data_reg[4]_2\ => \GEN_COUNTERS[2].acc_inst_0_n_56\,
      \Sample_Metric_Ram_Data_reg[4]_3\ => \GEN_COUNTERS[1].acc_inst_0_n_4\,
      \Sample_Metric_Ram_Data_reg[5]\ => \Sample_Metric_Ram_Data_reg[5]_0\,
      \Sample_Metric_Ram_Data_reg[5]_0\ => \GEN_COUNTERS_EXT[5].acc_extnd_inst_0_n_5\,
      \Sample_Metric_Ram_Data_reg[5]_1\ => \GEN_COUNTERS_EXT[3].acc_extnd_inst_0_n_21\,
      \Sample_Metric_Ram_Data_reg[5]_2\ => \GEN_COUNTERS[2].acc_inst_0_n_57\,
      \Sample_Metric_Ram_Data_reg[5]_3\ => \GEN_COUNTERS[1].acc_inst_0_n_5\,
      \Sample_Metric_Ram_Data_reg[6]\ => \Sample_Metric_Ram_Data_reg[6]_0\,
      \Sample_Metric_Ram_Data_reg[6]_0\ => \GEN_COUNTERS_EXT[5].acc_extnd_inst_0_n_6\,
      \Sample_Metric_Ram_Data_reg[6]_1\ => \GEN_COUNTERS_EXT[3].acc_extnd_inst_0_n_22\,
      \Sample_Metric_Ram_Data_reg[6]_2\ => \GEN_COUNTERS[3].acc_inst_0_n_0\,
      \Sample_Metric_Ram_Data_reg[6]_3\ => \GEN_COUNTERS[1].acc_inst_0_n_6\,
      \Sample_Metric_Ram_Data_reg[7]\ => \Sample_Metric_Ram_Data_reg[7]_0\,
      \Sample_Metric_Ram_Data_reg[7]_0\ => \GEN_COUNTERS_EXT[5].acc_extnd_inst_0_n_7\,
      \Sample_Metric_Ram_Data_reg[7]_1\ => \GEN_COUNTERS_EXT[3].acc_extnd_inst_0_n_23\,
      \Sample_Metric_Ram_Data_reg[7]_2\ => \GEN_COUNTERS[3].acc_inst_0_n_7\,
      \Sample_Metric_Ram_Data_reg[7]_3\ => \GEN_COUNTERS[1].acc_inst_0_n_7\,
      mon_clk => mon_clk
    );
\GEN_COUNTERS_EXT[2].acc_extnd_inst_0\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_5
     port map (
      \Accum_i_reg[23]_0\(15 downto 0) => \Accum_i_reg[23]\(15 downto 0),
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0) => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]\(0),
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0) => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0),
      Metrics_Cnt_En => Metrics_Cnt_En,
      Q(15 downto 8) => \Sample_Metric_Cnt_extnd[2]_6\(23 downto 16),
      Q(7 downto 0) => \Sample_Metric_Cnt_extnd[2]_6\(7 downto 0),
      SR(0) => SR(0),
      mon_clk => mon_clk
    );
\GEN_COUNTERS_EXT[3].acc_extnd_inst_0\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_6
     port map (
      \Accum_i_reg[0]_0\(0) => \Accum_i_reg[0]\(0),
      \Accum_i_reg[63]_0\(63 downto 0) => \Accum_i_reg[63]_13\(63 downto 0),
      D(15) => \GEN_COUNTERS_EXT[3].acc_extnd_inst_0_n_0\,
      D(14) => \GEN_COUNTERS_EXT[3].acc_extnd_inst_0_n_1\,
      D(13) => \GEN_COUNTERS_EXT[3].acc_extnd_inst_0_n_2\,
      D(12) => \GEN_COUNTERS_EXT[3].acc_extnd_inst_0_n_3\,
      D(11) => \GEN_COUNTERS_EXT[3].acc_extnd_inst_0_n_4\,
      D(10) => \GEN_COUNTERS_EXT[3].acc_extnd_inst_0_n_5\,
      D(9) => \GEN_COUNTERS_EXT[3].acc_extnd_inst_0_n_6\,
      D(8) => \GEN_COUNTERS_EXT[3].acc_extnd_inst_0_n_7\,
      D(7) => \GEN_COUNTERS_EXT[3].acc_extnd_inst_0_n_8\,
      D(6) => \GEN_COUNTERS_EXT[3].acc_extnd_inst_0_n_9\,
      D(5) => \GEN_COUNTERS_EXT[3].acc_extnd_inst_0_n_10\,
      D(4) => \GEN_COUNTERS_EXT[3].acc_extnd_inst_0_n_11\,
      D(3) => \GEN_COUNTERS_EXT[3].acc_extnd_inst_0_n_12\,
      D(2) => \GEN_COUNTERS_EXT[3].acc_extnd_inst_0_n_13\,
      D(1) => \GEN_COUNTERS_EXT[3].acc_extnd_inst_0_n_14\,
      D(0) => \GEN_COUNTERS_EXT[3].acc_extnd_inst_0_n_15\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0) => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0),
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[32]_0\ => \GEN_COUNTERS_EXT[3].acc_extnd_inst_0_n_16\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[33]_0\ => \GEN_COUNTERS_EXT[3].acc_extnd_inst_0_n_17\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[34]_0\ => \GEN_COUNTERS_EXT[3].acc_extnd_inst_0_n_18\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[35]_0\ => \GEN_COUNTERS_EXT[3].acc_extnd_inst_0_n_19\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[36]_0\ => \GEN_COUNTERS_EXT[3].acc_extnd_inst_0_n_20\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[37]_0\ => \GEN_COUNTERS_EXT[3].acc_extnd_inst_0_n_21\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[38]_0\ => \GEN_COUNTERS_EXT[3].acc_extnd_inst_0_n_22\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[39]_0\ => \GEN_COUNTERS_EXT[3].acc_extnd_inst_0_n_23\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[48]_0\ => \GEN_COUNTERS_EXT[3].acc_extnd_inst_0_n_24\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[49]_0\ => \GEN_COUNTERS_EXT[3].acc_extnd_inst_0_n_25\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[50]_0\ => \GEN_COUNTERS_EXT[3].acc_extnd_inst_0_n_26\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[51]_0\ => \GEN_COUNTERS_EXT[3].acc_extnd_inst_0_n_27\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[52]_0\ => \GEN_COUNTERS_EXT[3].acc_extnd_inst_0_n_28\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[53]_0\ => \GEN_COUNTERS_EXT[3].acc_extnd_inst_0_n_29\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[54]_0\ => \GEN_COUNTERS_EXT[3].acc_extnd_inst_0_n_30\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[55]_0\ => \GEN_COUNTERS_EXT[3].acc_extnd_inst_0_n_31\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0) => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]\(0),
      Q(15 downto 8) => \Sample_Metric_Cnt_extnd[2]_6\(23 downto 16),
      Q(7 downto 0) => \Sample_Metric_Cnt_extnd[2]_6\(7 downto 0),
      SR(0) => SR(0),
      \Sample_Metric_Ram_Data_reg[10]\ => \GEN_COUNTERS_EXT[6].acc_extnd_inst_0_n_13\,
      \Sample_Metric_Ram_Data_reg[10]_0\ => \GEN_COUNTERS_EXT[5].acc_extnd_inst_0_n_10\,
      \Sample_Metric_Ram_Data_reg[11]\ => \GEN_COUNTERS_EXT[6].acc_extnd_inst_0_n_12\,
      \Sample_Metric_Ram_Data_reg[11]_0\ => \GEN_COUNTERS_EXT[5].acc_extnd_inst_0_n_11\,
      \Sample_Metric_Ram_Data_reg[12]\ => \GEN_COUNTERS_EXT[6].acc_extnd_inst_0_n_11\,
      \Sample_Metric_Ram_Data_reg[12]_0\ => \GEN_COUNTERS_EXT[5].acc_extnd_inst_0_n_12\,
      \Sample_Metric_Ram_Data_reg[13]\ => \GEN_COUNTERS_EXT[6].acc_extnd_inst_0_n_10\,
      \Sample_Metric_Ram_Data_reg[13]_0\ => \GEN_COUNTERS_EXT[5].acc_extnd_inst_0_n_13\,
      \Sample_Metric_Ram_Data_reg[14]\ => \GEN_COUNTERS_EXT[6].acc_extnd_inst_0_n_9\,
      \Sample_Metric_Ram_Data_reg[14]_0\ => \GEN_COUNTERS_EXT[5].acc_extnd_inst_0_n_14\,
      \Sample_Metric_Ram_Data_reg[15]\ => \GEN_COUNTERS_EXT[6].acc_extnd_inst_0_n_8\,
      \Sample_Metric_Ram_Data_reg[15]_0\ => \GEN_COUNTERS_EXT[5].acc_extnd_inst_0_n_15\,
      \Sample_Metric_Ram_Data_reg[23]\(1) => \Sample_Metric_Ram_Data_reg[23]_0\(3),
      \Sample_Metric_Ram_Data_reg[23]\(0) => \Sample_Metric_Ram_Data_reg[23]_0\(0),
      \Sample_Metric_Ram_Data_reg[24]\ => \GEN_COUNTERS_EXT[6].acc_extnd_inst_0_n_7\,
      \Sample_Metric_Ram_Data_reg[24]_0\ => \GEN_COUNTERS_EXT[5].acc_extnd_inst_0_n_24\,
      \Sample_Metric_Ram_Data_reg[25]\ => \GEN_COUNTERS_EXT[6].acc_extnd_inst_0_n_6\,
      \Sample_Metric_Ram_Data_reg[25]_0\ => \GEN_COUNTERS_EXT[5].acc_extnd_inst_0_n_25\,
      \Sample_Metric_Ram_Data_reg[26]\ => \GEN_COUNTERS_EXT[6].acc_extnd_inst_0_n_5\,
      \Sample_Metric_Ram_Data_reg[26]_0\ => \GEN_COUNTERS_EXT[5].acc_extnd_inst_0_n_26\,
      \Sample_Metric_Ram_Data_reg[27]\ => \GEN_COUNTERS_EXT[6].acc_extnd_inst_0_n_4\,
      \Sample_Metric_Ram_Data_reg[27]_0\ => \GEN_COUNTERS_EXT[5].acc_extnd_inst_0_n_27\,
      \Sample_Metric_Ram_Data_reg[28]\ => \GEN_COUNTERS_EXT[6].acc_extnd_inst_0_n_3\,
      \Sample_Metric_Ram_Data_reg[28]_0\ => \GEN_COUNTERS_EXT[5].acc_extnd_inst_0_n_28\,
      \Sample_Metric_Ram_Data_reg[29]\ => \GEN_COUNTERS_EXT[6].acc_extnd_inst_0_n_2\,
      \Sample_Metric_Ram_Data_reg[29]_0\ => \GEN_COUNTERS_EXT[5].acc_extnd_inst_0_n_29\,
      \Sample_Metric_Ram_Data_reg[30]\ => \GEN_COUNTERS_EXT[6].acc_extnd_inst_0_n_1\,
      \Sample_Metric_Ram_Data_reg[30]_0\ => \GEN_COUNTERS_EXT[5].acc_extnd_inst_0_n_30\,
      \Sample_Metric_Ram_Data_reg[31]\ => \GEN_COUNTERS_EXT[6].acc_extnd_inst_0_n_0\,
      \Sample_Metric_Ram_Data_reg[31]_0\ => \GEN_COUNTERS_EXT[5].acc_extnd_inst_0_n_31\,
      \Sample_Metric_Ram_Data_reg[8]\ => \Sample_Metric_Ram_Data_reg[8]_0\,
      \Sample_Metric_Ram_Data_reg[8]_0\ => \Sample_Metric_Ram_Data_reg[0]_0\,
      \Sample_Metric_Ram_Data_reg[8]_1\ => \GEN_COUNTERS_EXT[6].acc_extnd_inst_0_n_15\,
      \Sample_Metric_Ram_Data_reg[8]_2\ => \GEN_COUNTERS_EXT[5].acc_extnd_inst_0_n_8\,
      \Sample_Metric_Ram_Data_reg[9]\ => \GEN_COUNTERS_EXT[6].acc_extnd_inst_0_n_14\,
      \Sample_Metric_Ram_Data_reg[9]_0\ => \GEN_COUNTERS_EXT[5].acc_extnd_inst_0_n_9\,
      mon_clk => mon_clk
    );
\GEN_COUNTERS_EXT[4].acc_extnd_inst_0\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_7
     port map (
      \Accum_i_reg[63]_0\(63 downto 0) => \Accum_i_reg[63]_14\(63 downto 0),
      E(0) => E(0),
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0) => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]\(0),
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0) => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0),
      Q(63 downto 0) => \Sample_Metric_Cnt_extnd[4]_8\(63 downto 0),
      SR(0) => SR(0),
      mon_clk => mon_clk
    );
\GEN_COUNTERS_EXT[5].acc_extnd_inst_0\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_8
     port map (
      \Accum_i_reg[0]_0\(0) => \Accum_i_reg[0]_1\(0),
      \Accum_i_reg[63]_0\(63 downto 0) => \Accum_i_reg[63]_15\(63 downto 0),
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0) => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]\(0),
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0) => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0),
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[32]_0\ => \GEN_COUNTERS_EXT[5].acc_extnd_inst_0_n_0\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[33]_0\ => \GEN_COUNTERS_EXT[5].acc_extnd_inst_0_n_1\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[34]_0\ => \GEN_COUNTERS_EXT[5].acc_extnd_inst_0_n_2\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[35]_0\ => \GEN_COUNTERS_EXT[5].acc_extnd_inst_0_n_3\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[36]_0\ => \GEN_COUNTERS_EXT[5].acc_extnd_inst_0_n_4\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[37]_0\ => \GEN_COUNTERS_EXT[5].acc_extnd_inst_0_n_5\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[38]_0\ => \GEN_COUNTERS_EXT[5].acc_extnd_inst_0_n_6\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[39]_0\ => \GEN_COUNTERS_EXT[5].acc_extnd_inst_0_n_7\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[40]_0\ => \GEN_COUNTERS_EXT[5].acc_extnd_inst_0_n_8\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[41]_0\ => \GEN_COUNTERS_EXT[5].acc_extnd_inst_0_n_9\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[42]_0\ => \GEN_COUNTERS_EXT[5].acc_extnd_inst_0_n_10\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[43]_0\ => \GEN_COUNTERS_EXT[5].acc_extnd_inst_0_n_11\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[44]_0\ => \GEN_COUNTERS_EXT[5].acc_extnd_inst_0_n_12\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[45]_0\ => \GEN_COUNTERS_EXT[5].acc_extnd_inst_0_n_13\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[46]_0\ => \GEN_COUNTERS_EXT[5].acc_extnd_inst_0_n_14\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[47]_0\ => \GEN_COUNTERS_EXT[5].acc_extnd_inst_0_n_15\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[48]_0\ => \GEN_COUNTERS_EXT[5].acc_extnd_inst_0_n_16\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[49]_0\ => \GEN_COUNTERS_EXT[5].acc_extnd_inst_0_n_17\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[50]_0\ => \GEN_COUNTERS_EXT[5].acc_extnd_inst_0_n_18\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[51]_0\ => \GEN_COUNTERS_EXT[5].acc_extnd_inst_0_n_19\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[52]_0\ => \GEN_COUNTERS_EXT[5].acc_extnd_inst_0_n_20\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[53]_0\ => \GEN_COUNTERS_EXT[5].acc_extnd_inst_0_n_21\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[54]_0\ => \GEN_COUNTERS_EXT[5].acc_extnd_inst_0_n_22\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[55]_0\ => \GEN_COUNTERS_EXT[5].acc_extnd_inst_0_n_23\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[56]_0\ => \GEN_COUNTERS_EXT[5].acc_extnd_inst_0_n_24\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[57]_0\ => \GEN_COUNTERS_EXT[5].acc_extnd_inst_0_n_25\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[58]_0\ => \GEN_COUNTERS_EXT[5].acc_extnd_inst_0_n_26\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[59]_0\ => \GEN_COUNTERS_EXT[5].acc_extnd_inst_0_n_27\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[60]_0\ => \GEN_COUNTERS_EXT[5].acc_extnd_inst_0_n_28\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[61]_0\ => \GEN_COUNTERS_EXT[5].acc_extnd_inst_0_n_29\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[62]_0\ => \GEN_COUNTERS_EXT[5].acc_extnd_inst_0_n_30\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\ => \GEN_COUNTERS_EXT[5].acc_extnd_inst_0_n_31\,
      Q(63 downto 0) => \Sample_Metric_Cnt_extnd[4]_8\(63 downto 0),
      SR(0) => SR(0),
      \Sample_Metric_Ram_Data_reg[23]\(1) => \Sample_Metric_Ram_Data_reg[23]_0\(3),
      \Sample_Metric_Ram_Data_reg[23]\(0) => \Sample_Metric_Ram_Data_reg[23]_0\(0),
      mon_clk => mon_clk
    );
\GEN_COUNTERS_EXT[6].acc_extnd_inst_0\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_9
     port map (
      \Accum_i_reg[0]_0\(0) => \Accum_i_reg[0]_0\(0),
      \Accum_i_reg[63]_0\(63 downto 0) => \Accum_i_reg[63]_16\(63 downto 0),
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0) => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]\(0),
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\(0) => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0),
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[10]_0\ => \GEN_COUNTERS_EXT[6].acc_extnd_inst_0_n_13\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[11]_0\ => \GEN_COUNTERS_EXT[6].acc_extnd_inst_0_n_12\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[12]_0\ => \GEN_COUNTERS_EXT[6].acc_extnd_inst_0_n_11\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[13]_0\ => \GEN_COUNTERS_EXT[6].acc_extnd_inst_0_n_10\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[14]_0\ => \GEN_COUNTERS_EXT[6].acc_extnd_inst_0_n_9\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[15]_0\ => \GEN_COUNTERS_EXT[6].acc_extnd_inst_0_n_8\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[24]_0\ => \GEN_COUNTERS_EXT[6].acc_extnd_inst_0_n_7\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[25]_0\ => \GEN_COUNTERS_EXT[6].acc_extnd_inst_0_n_6\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[26]_0\ => \GEN_COUNTERS_EXT[6].acc_extnd_inst_0_n_5\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[27]_0\ => \GEN_COUNTERS_EXT[6].acc_extnd_inst_0_n_4\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[28]_0\ => \GEN_COUNTERS_EXT[6].acc_extnd_inst_0_n_3\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[29]_0\ => \GEN_COUNTERS_EXT[6].acc_extnd_inst_0_n_2\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[30]_0\ => \GEN_COUNTERS_EXT[6].acc_extnd_inst_0_n_1\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0\ => \GEN_COUNTERS_EXT[6].acc_extnd_inst_0_n_0\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[8]_0\ => \GEN_COUNTERS_EXT[6].acc_extnd_inst_0_n_15\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[9]_0\ => \GEN_COUNTERS_EXT[6].acc_extnd_inst_0_n_14\,
      Q(31 downto 0) => Q(31 downto 0),
      SR(0) => SR(0),
      \Sample_Metric_Ram_Data_reg[10]\ => \GEN_COUNTERS[5].acc_inst_0_n_18\,
      \Sample_Metric_Ram_Data_reg[11]\ => \GEN_COUNTERS[5].acc_inst_0_n_19\,
      \Sample_Metric_Ram_Data_reg[12]\ => \GEN_COUNTERS[5].acc_inst_0_n_20\,
      \Sample_Metric_Ram_Data_reg[13]\ => \GEN_COUNTERS[5].acc_inst_0_n_21\,
      \Sample_Metric_Ram_Data_reg[14]\ => \GEN_COUNTERS[5].acc_inst_0_n_22\,
      \Sample_Metric_Ram_Data_reg[15]\ => \GEN_COUNTERS[5].acc_inst_0_n_23\,
      \Sample_Metric_Ram_Data_reg[24]\ => \GEN_COUNTERS[5].acc_inst_0_n_24\,
      \Sample_Metric_Ram_Data_reg[25]\ => \GEN_COUNTERS[5].acc_inst_0_n_25\,
      \Sample_Metric_Ram_Data_reg[26]\ => \GEN_COUNTERS[5].acc_inst_0_n_26\,
      \Sample_Metric_Ram_Data_reg[27]\ => \GEN_COUNTERS[5].acc_inst_0_n_27\,
      \Sample_Metric_Ram_Data_reg[28]\ => \GEN_COUNTERS[5].acc_inst_0_n_28\,
      \Sample_Metric_Ram_Data_reg[29]\ => \GEN_COUNTERS[5].acc_inst_0_n_29\,
      \Sample_Metric_Ram_Data_reg[30]\ => \GEN_COUNTERS[5].acc_inst_0_n_30\,
      \Sample_Metric_Ram_Data_reg[31]\ => \GEN_COUNTERS[5].acc_inst_0_n_31\,
      \Sample_Metric_Ram_Data_reg[8]\ => \Sample_Metric_Ram_Data_reg[0]_0\,
      \Sample_Metric_Ram_Data_reg[8]_0\ => \Sample_Metric_Ram_Data_reg[8]_1\,
      \Sample_Metric_Ram_Data_reg[8]_1\ => \Sample_Metric_Ram_Data_reg[8]_2\,
      \Sample_Metric_Ram_Data_reg[8]_2\ => \GEN_COUNTERS[5].acc_inst_0_n_16\,
      \Sample_Metric_Ram_Data_reg[9]\ => \GEN_COUNTERS[5].acc_inst_0_n_17\,
      mon_clk => mon_clk
    );
\Sample_Metric_Ram_Data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_COUNTERS[5].acc_inst_0_n_15\,
      Q => \Sample_Metric_Ram_Data_reg[31]_0\(0),
      R => \Sample_Metric_Ram_Data_reg[31]_1\(0)
    );
\Sample_Metric_Ram_Data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_COUNTERS_EXT[3].acc_extnd_inst_0_n_13\,
      Q => \Sample_Metric_Ram_Data_reg[31]_0\(10),
      R => \Sample_Metric_Ram_Data_reg[31]_1\(0)
    );
\Sample_Metric_Ram_Data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_COUNTERS_EXT[3].acc_extnd_inst_0_n_12\,
      Q => \Sample_Metric_Ram_Data_reg[31]_0\(11),
      R => \Sample_Metric_Ram_Data_reg[31]_1\(0)
    );
\Sample_Metric_Ram_Data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_COUNTERS_EXT[3].acc_extnd_inst_0_n_11\,
      Q => \Sample_Metric_Ram_Data_reg[31]_0\(12),
      R => \Sample_Metric_Ram_Data_reg[31]_1\(0)
    );
\Sample_Metric_Ram_Data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_COUNTERS_EXT[3].acc_extnd_inst_0_n_10\,
      Q => \Sample_Metric_Ram_Data_reg[31]_0\(13),
      R => \Sample_Metric_Ram_Data_reg[31]_1\(0)
    );
\Sample_Metric_Ram_Data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_COUNTERS_EXT[3].acc_extnd_inst_0_n_9\,
      Q => \Sample_Metric_Ram_Data_reg[31]_0\(14),
      R => \Sample_Metric_Ram_Data_reg[31]_1\(0)
    );
\Sample_Metric_Ram_Data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_COUNTERS_EXT[3].acc_extnd_inst_0_n_8\,
      Q => \Sample_Metric_Ram_Data_reg[31]_0\(15),
      R => \Sample_Metric_Ram_Data_reg[31]_1\(0)
    );
\Sample_Metric_Ram_Data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_COUNTERS[5].acc_inst_0_n_7\,
      Q => \Sample_Metric_Ram_Data_reg[31]_0\(16),
      R => \Sample_Metric_Ram_Data_reg[31]_1\(0)
    );
\Sample_Metric_Ram_Data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_COUNTERS[5].acc_inst_0_n_6\,
      Q => \Sample_Metric_Ram_Data_reg[31]_0\(17),
      R => \Sample_Metric_Ram_Data_reg[31]_1\(0)
    );
\Sample_Metric_Ram_Data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_COUNTERS[5].acc_inst_0_n_5\,
      Q => \Sample_Metric_Ram_Data_reg[31]_0\(18),
      R => \Sample_Metric_Ram_Data_reg[31]_1\(0)
    );
\Sample_Metric_Ram_Data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_COUNTERS[5].acc_inst_0_n_4\,
      Q => \Sample_Metric_Ram_Data_reg[31]_0\(19),
      R => \Sample_Metric_Ram_Data_reg[31]_1\(0)
    );
\Sample_Metric_Ram_Data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_COUNTERS[5].acc_inst_0_n_14\,
      Q => \Sample_Metric_Ram_Data_reg[31]_0\(1),
      R => \Sample_Metric_Ram_Data_reg[31]_1\(0)
    );
\Sample_Metric_Ram_Data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_COUNTERS[5].acc_inst_0_n_3\,
      Q => \Sample_Metric_Ram_Data_reg[31]_0\(20),
      R => \Sample_Metric_Ram_Data_reg[31]_1\(0)
    );
\Sample_Metric_Ram_Data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_COUNTERS[5].acc_inst_0_n_2\,
      Q => \Sample_Metric_Ram_Data_reg[31]_0\(21),
      R => \Sample_Metric_Ram_Data_reg[31]_1\(0)
    );
\Sample_Metric_Ram_Data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_COUNTERS[5].acc_inst_0_n_1\,
      Q => \Sample_Metric_Ram_Data_reg[31]_0\(22),
      R => \Sample_Metric_Ram_Data_reg[31]_1\(0)
    );
\Sample_Metric_Ram_Data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_COUNTERS[5].acc_inst_0_n_0\,
      Q => \Sample_Metric_Ram_Data_reg[31]_0\(23),
      R => \Sample_Metric_Ram_Data_reg[31]_1\(0)
    );
\Sample_Metric_Ram_Data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_COUNTERS_EXT[3].acc_extnd_inst_0_n_7\,
      Q => \Sample_Metric_Ram_Data_reg[31]_0\(24),
      R => \Sample_Metric_Ram_Data_reg[31]_1\(0)
    );
\Sample_Metric_Ram_Data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_COUNTERS_EXT[3].acc_extnd_inst_0_n_6\,
      Q => \Sample_Metric_Ram_Data_reg[31]_0\(25),
      R => \Sample_Metric_Ram_Data_reg[31]_1\(0)
    );
\Sample_Metric_Ram_Data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_COUNTERS_EXT[3].acc_extnd_inst_0_n_5\,
      Q => \Sample_Metric_Ram_Data_reg[31]_0\(26),
      R => \Sample_Metric_Ram_Data_reg[31]_1\(0)
    );
\Sample_Metric_Ram_Data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_COUNTERS_EXT[3].acc_extnd_inst_0_n_4\,
      Q => \Sample_Metric_Ram_Data_reg[31]_0\(27),
      R => \Sample_Metric_Ram_Data_reg[31]_1\(0)
    );
\Sample_Metric_Ram_Data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_COUNTERS_EXT[3].acc_extnd_inst_0_n_3\,
      Q => \Sample_Metric_Ram_Data_reg[31]_0\(28),
      R => \Sample_Metric_Ram_Data_reg[31]_1\(0)
    );
\Sample_Metric_Ram_Data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_COUNTERS_EXT[3].acc_extnd_inst_0_n_2\,
      Q => \Sample_Metric_Ram_Data_reg[31]_0\(29),
      R => \Sample_Metric_Ram_Data_reg[31]_1\(0)
    );
\Sample_Metric_Ram_Data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_COUNTERS[5].acc_inst_0_n_13\,
      Q => \Sample_Metric_Ram_Data_reg[31]_0\(2),
      R => \Sample_Metric_Ram_Data_reg[31]_1\(0)
    );
\Sample_Metric_Ram_Data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_COUNTERS_EXT[3].acc_extnd_inst_0_n_1\,
      Q => \Sample_Metric_Ram_Data_reg[31]_0\(30),
      R => \Sample_Metric_Ram_Data_reg[31]_1\(0)
    );
\Sample_Metric_Ram_Data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_COUNTERS_EXT[3].acc_extnd_inst_0_n_0\,
      Q => \Sample_Metric_Ram_Data_reg[31]_0\(31),
      R => \Sample_Metric_Ram_Data_reg[31]_1\(0)
    );
\Sample_Metric_Ram_Data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_COUNTERS[5].acc_inst_0_n_12\,
      Q => \Sample_Metric_Ram_Data_reg[31]_0\(3),
      R => \Sample_Metric_Ram_Data_reg[31]_1\(0)
    );
\Sample_Metric_Ram_Data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_COUNTERS[5].acc_inst_0_n_11\,
      Q => \Sample_Metric_Ram_Data_reg[31]_0\(4),
      R => \Sample_Metric_Ram_Data_reg[31]_1\(0)
    );
\Sample_Metric_Ram_Data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_COUNTERS[5].acc_inst_0_n_10\,
      Q => \Sample_Metric_Ram_Data_reg[31]_0\(5),
      R => \Sample_Metric_Ram_Data_reg[31]_1\(0)
    );
\Sample_Metric_Ram_Data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_COUNTERS[5].acc_inst_0_n_9\,
      Q => \Sample_Metric_Ram_Data_reg[31]_0\(6),
      R => \Sample_Metric_Ram_Data_reg[31]_1\(0)
    );
\Sample_Metric_Ram_Data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_COUNTERS[5].acc_inst_0_n_8\,
      Q => \Sample_Metric_Ram_Data_reg[31]_0\(7),
      R => \Sample_Metric_Ram_Data_reg[31]_1\(0)
    );
\Sample_Metric_Ram_Data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_COUNTERS_EXT[3].acc_extnd_inst_0_n_15\,
      Q => \Sample_Metric_Ram_Data_reg[31]_0\(8),
      R => \Sample_Metric_Ram_Data_reg[31]_1\(0)
    );
\Sample_Metric_Ram_Data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_COUNTERS_EXT[3].acc_extnd_inst_0_n_14\,
      Q => \Sample_Metric_Ram_Data_reg[31]_0\(9),
      R => \Sample_Metric_Ram_Data_reg[31]_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_register_module is
  port (
    Metrics_Cnt_En : out STD_LOGIC;
    mon_resetn_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    slv_reg_in_vld_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \register_select_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sample_reg_rd_first : out STD_LOGIC;
    metrics_cnt_en_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    metrics_cnt_en_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    metrics_cnt_en_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    metrics_cnt_en_reg_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 55 downto 0 );
    metrics_cnt_en_reg_4 : out STD_LOGIC_VECTOR ( 55 downto 0 );
    metrics_cnt_en_reg_5 : out STD_LOGIC_VECTOR ( 56 downto 0 );
    metrics_cnt_en_reg_6 : out STD_LOGIC_VECTOR ( 55 downto 0 );
    slv_reg_in_vld_reg_1 : out STD_LOGIC;
    metrics_cnt_reset_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    metrics_cnt_en_reg_7 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    metrics_cnt_en_reg_8 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    metrics_cnt_en_reg_9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    metrics_cnt_en_reg_10 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    metrics_cnt_en_reg_11 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    metrics_cnt_en_reg_12 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    metrics_cnt_en_reg_13 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    metrics_cnt_en_reg_14 : out STD_LOGIC;
    metrics_cnt_en_reg_15 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    metrics_cnt_en_reg_16 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    metrics_cnt_en_reg_17 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    metrics_cnt_en_reg_18 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    metrics_cnt_en_reg_19 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    metrics_cnt_en_reg_20 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    metrics_cnt_en_reg_21 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    metrics_cnt_en_reg_22 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    metrics_cnt_en_reg_23 : out STD_LOGIC_VECTOR ( 0 to 0 );
    metrics_cnt_en_reg_24 : out STD_LOGIC_VECTOR ( 0 to 0 );
    metrics_cnt_en_reg_25 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    metrics_cnt_en_reg_26 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    metrics_cnt_en_reg_27 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    metrics_cnt_en_reg_28 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    metrics_cnt_en_reg_29 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    metrics_cnt_en_reg_30 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    metrics_cnt_en_reg_31 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    metrics_cnt_en_reg_32 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    metrics_cnt_en_reg_33 : out STD_LOGIC;
    metrics_cnt_en_reg_34 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    metrics_cnt_en_reg_35 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    metrics_cnt_en_reg_36 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    metrics_cnt_en_reg_37 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    metrics_cnt_en_reg_38 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    metrics_cnt_en_reg_39 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    metrics_cnt_en_reg_40 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    metrics_cnt_en_reg_41 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    control_wr_en : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mon_clk : in STD_LOGIC;
    slv_reg_out_vld : in STD_LOGIC;
    slv_reg_addr_vld : in STD_LOGIC;
    p_1_in : in STD_LOGIC;
    sample_reg_rd_first_reg_0 : in STD_LOGIC;
    Read_Latency_En : in STD_LOGIC;
    Wtrans_Cnt_En : in STD_LOGIC;
    \Accum_i_reg[31]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    mon_resetn : in STD_LOGIC;
    Write_Beat_Cnt_En : in STD_LOGIC;
    Rtrans_Cnt_En : in STD_LOGIC;
    Read_Beat_Cnt_En : in STD_LOGIC;
    \slv_reg_in_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Accum_i_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Accum_i_reg[13]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Accum_i_reg[15]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    \Accum_i_reg[63]\ : in STD_LOGIC_VECTOR ( 55 downto 0 );
    \Accum_i_reg[63]_0\ : in STD_LOGIC_VECTOR ( 55 downto 0 );
    \Accum_i_reg[63]_1\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \Accum_i_reg[63]_2\ : in STD_LOGIC_VECTOR ( 56 downto 0 );
    \Accum_i_reg[63]_3\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \Accum_i_reg[63]_4\ : in STD_LOGIC_VECTOR ( 56 downto 0 );
    \trace_control_reg[5]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \read_stop_select_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sample_time_diff_reg_reg[31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \register_select_reg[5]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_register_module;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_register_module is
  signal \Accum_i[13]_i_10_n_0\ : STD_LOGIC;
  signal \Accum_i[13]_i_11_n_0\ : STD_LOGIC;
  signal \Accum_i[13]_i_12_n_0\ : STD_LOGIC;
  signal \Accum_i[13]_i_13_n_0\ : STD_LOGIC;
  signal \Accum_i[13]_i_14_n_0\ : STD_LOGIC;
  signal \Accum_i[13]_i_15_n_0\ : STD_LOGIC;
  signal \Accum_i[13]_i_2_n_0\ : STD_LOGIC;
  signal \Accum_i[13]_i_3_n_0\ : STD_LOGIC;
  signal \Accum_i[13]_i_4_n_0\ : STD_LOGIC;
  signal \Accum_i[13]_i_5_n_0\ : STD_LOGIC;
  signal \Accum_i[13]_i_6_n_0\ : STD_LOGIC;
  signal \Accum_i[13]_i_7_n_0\ : STD_LOGIC;
  signal \Accum_i[13]_i_8_n_0\ : STD_LOGIC;
  signal \Accum_i[13]_i_9_n_0\ : STD_LOGIC;
  signal \Accum_i[15]_i_10__0_n_0\ : STD_LOGIC;
  signal \Accum_i[15]_i_10__1_n_0\ : STD_LOGIC;
  signal \Accum_i[15]_i_10_n_0\ : STD_LOGIC;
  signal \Accum_i[15]_i_11__0_n_0\ : STD_LOGIC;
  signal \Accum_i[15]_i_11__1_n_0\ : STD_LOGIC;
  signal \Accum_i[15]_i_11_n_0\ : STD_LOGIC;
  signal \Accum_i[15]_i_12__0_n_0\ : STD_LOGIC;
  signal \Accum_i[15]_i_12__1_n_0\ : STD_LOGIC;
  signal \Accum_i[15]_i_12_n_0\ : STD_LOGIC;
  signal \Accum_i[15]_i_13__0_n_0\ : STD_LOGIC;
  signal \Accum_i[15]_i_13__1_n_0\ : STD_LOGIC;
  signal \Accum_i[15]_i_13_n_0\ : STD_LOGIC;
  signal \Accum_i[15]_i_14__0_n_0\ : STD_LOGIC;
  signal \Accum_i[15]_i_14__1_n_0\ : STD_LOGIC;
  signal \Accum_i[15]_i_14_n_0\ : STD_LOGIC;
  signal \Accum_i[15]_i_15__0_n_0\ : STD_LOGIC;
  signal \Accum_i[15]_i_15__1_n_0\ : STD_LOGIC;
  signal \Accum_i[15]_i_15_n_0\ : STD_LOGIC;
  signal \Accum_i[15]_i_16__0_n_0\ : STD_LOGIC;
  signal \Accum_i[15]_i_16__1_n_0\ : STD_LOGIC;
  signal \Accum_i[15]_i_16_n_0\ : STD_LOGIC;
  signal \Accum_i[15]_i_17__0_n_0\ : STD_LOGIC;
  signal \Accum_i[15]_i_17__1_n_0\ : STD_LOGIC;
  signal \Accum_i[15]_i_17_n_0\ : STD_LOGIC;
  signal \Accum_i[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \Accum_i[15]_i_2__1_n_0\ : STD_LOGIC;
  signal \Accum_i[15]_i_2_n_0\ : STD_LOGIC;
  signal \Accum_i[15]_i_3__0_n_0\ : STD_LOGIC;
  signal \Accum_i[15]_i_3__1_n_0\ : STD_LOGIC;
  signal \Accum_i[15]_i_3_n_0\ : STD_LOGIC;
  signal \Accum_i[15]_i_4__0_n_0\ : STD_LOGIC;
  signal \Accum_i[15]_i_4__1_n_0\ : STD_LOGIC;
  signal \Accum_i[15]_i_4_n_0\ : STD_LOGIC;
  signal \Accum_i[15]_i_5__0_n_0\ : STD_LOGIC;
  signal \Accum_i[15]_i_5__1_n_0\ : STD_LOGIC;
  signal \Accum_i[15]_i_5_n_0\ : STD_LOGIC;
  signal \Accum_i[15]_i_6__0_n_0\ : STD_LOGIC;
  signal \Accum_i[15]_i_6__1_n_0\ : STD_LOGIC;
  signal \Accum_i[15]_i_6_n_0\ : STD_LOGIC;
  signal \Accum_i[15]_i_7__0_n_0\ : STD_LOGIC;
  signal \Accum_i[15]_i_7__1_n_0\ : STD_LOGIC;
  signal \Accum_i[15]_i_7_n_0\ : STD_LOGIC;
  signal \Accum_i[15]_i_8__0_n_0\ : STD_LOGIC;
  signal \Accum_i[15]_i_8__1_n_0\ : STD_LOGIC;
  signal \Accum_i[15]_i_8_n_0\ : STD_LOGIC;
  signal \Accum_i[15]_i_9__0_n_0\ : STD_LOGIC;
  signal \Accum_i[15]_i_9__1_n_0\ : STD_LOGIC;
  signal \Accum_i[15]_i_9_n_0\ : STD_LOGIC;
  signal \Accum_i[21]_i_10_n_0\ : STD_LOGIC;
  signal \Accum_i[21]_i_11_n_0\ : STD_LOGIC;
  signal \Accum_i[21]_i_12_n_0\ : STD_LOGIC;
  signal \Accum_i[21]_i_13_n_0\ : STD_LOGIC;
  signal \Accum_i[21]_i_14_n_0\ : STD_LOGIC;
  signal \Accum_i[21]_i_15_n_0\ : STD_LOGIC;
  signal \Accum_i[21]_i_16_n_0\ : STD_LOGIC;
  signal \Accum_i[21]_i_17_n_0\ : STD_LOGIC;
  signal \Accum_i[21]_i_2_n_0\ : STD_LOGIC;
  signal \Accum_i[21]_i_3_n_0\ : STD_LOGIC;
  signal \Accum_i[21]_i_4_n_0\ : STD_LOGIC;
  signal \Accum_i[21]_i_5_n_0\ : STD_LOGIC;
  signal \Accum_i[21]_i_6_n_0\ : STD_LOGIC;
  signal \Accum_i[21]_i_7_n_0\ : STD_LOGIC;
  signal \Accum_i[21]_i_8_n_0\ : STD_LOGIC;
  signal \Accum_i[21]_i_9_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_10__0_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_10__1_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_10_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_11__0_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_11__1_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_11_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_12__0_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_12__1_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_12_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_13__0_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_13__1_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_13_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_14__0_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_14__1_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_14_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_15__0_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_15__1_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_15_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_16__0_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_16__1_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_16_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_17__0_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_17__1_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_17_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_2__0_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_2__1_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_2_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_3__0_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_3__1_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_3_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_4__0_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_4__1_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_4_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_5__0_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_5__1_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_5_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_6__0_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_6__1_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_6_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_7__0_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_7__1_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_7_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_8__0_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_8__1_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_8_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_9__0_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_9__1_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_9_n_0\ : STD_LOGIC;
  signal \Accum_i[29]_i_10_n_0\ : STD_LOGIC;
  signal \Accum_i[29]_i_11_n_0\ : STD_LOGIC;
  signal \Accum_i[29]_i_12_n_0\ : STD_LOGIC;
  signal \Accum_i[29]_i_13_n_0\ : STD_LOGIC;
  signal \Accum_i[29]_i_14_n_0\ : STD_LOGIC;
  signal \Accum_i[29]_i_15_n_0\ : STD_LOGIC;
  signal \Accum_i[29]_i_16_n_0\ : STD_LOGIC;
  signal \Accum_i[29]_i_17_n_0\ : STD_LOGIC;
  signal \Accum_i[29]_i_2_n_0\ : STD_LOGIC;
  signal \Accum_i[29]_i_3_n_0\ : STD_LOGIC;
  signal \Accum_i[29]_i_4_n_0\ : STD_LOGIC;
  signal \Accum_i[29]_i_5_n_0\ : STD_LOGIC;
  signal \Accum_i[29]_i_6_n_0\ : STD_LOGIC;
  signal \Accum_i[29]_i_7_n_0\ : STD_LOGIC;
  signal \Accum_i[29]_i_8_n_0\ : STD_LOGIC;
  signal \Accum_i[29]_i_9_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_10__0_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_10__1_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_10_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_11__0_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_11__1_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_11_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_12__0_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_12__1_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_12_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_13__0_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_13__1_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_13_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_14__0_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_14__1_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_14_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_15__0_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_15__1_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_15_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_16__0_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_16__1_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_16_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_17__0_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_17__1_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_17_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_2__0_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_2__1_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_2_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_3__0_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_3__1_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_3_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_4__0_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_4__1_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_4_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_5__0_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_5__1_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_5_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_6__0_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_6__1_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_6_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_7__0_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_7__1_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_7_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_8__0_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_8__1_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_8_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_9__0_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_9__1_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_9_n_0\ : STD_LOGIC;
  signal \Accum_i[37]_i_10_n_0\ : STD_LOGIC;
  signal \Accum_i[37]_i_11_n_0\ : STD_LOGIC;
  signal \Accum_i[37]_i_12_n_0\ : STD_LOGIC;
  signal \Accum_i[37]_i_13_n_0\ : STD_LOGIC;
  signal \Accum_i[37]_i_14_n_0\ : STD_LOGIC;
  signal \Accum_i[37]_i_15_n_0\ : STD_LOGIC;
  signal \Accum_i[37]_i_16_n_0\ : STD_LOGIC;
  signal \Accum_i[37]_i_17_n_0\ : STD_LOGIC;
  signal \Accum_i[37]_i_2_n_0\ : STD_LOGIC;
  signal \Accum_i[37]_i_3_n_0\ : STD_LOGIC;
  signal \Accum_i[37]_i_4_n_0\ : STD_LOGIC;
  signal \Accum_i[37]_i_5_n_0\ : STD_LOGIC;
  signal \Accum_i[37]_i_6_n_0\ : STD_LOGIC;
  signal \Accum_i[37]_i_7_n_0\ : STD_LOGIC;
  signal \Accum_i[37]_i_8_n_0\ : STD_LOGIC;
  signal \Accum_i[37]_i_9_n_0\ : STD_LOGIC;
  signal \Accum_i[39]_i_10__0_n_0\ : STD_LOGIC;
  signal \Accum_i[39]_i_10__1_n_0\ : STD_LOGIC;
  signal \Accum_i[39]_i_10_n_0\ : STD_LOGIC;
  signal \Accum_i[39]_i_11__0_n_0\ : STD_LOGIC;
  signal \Accum_i[39]_i_11__1_n_0\ : STD_LOGIC;
  signal \Accum_i[39]_i_11_n_0\ : STD_LOGIC;
  signal \Accum_i[39]_i_12__0_n_0\ : STD_LOGIC;
  signal \Accum_i[39]_i_12__1_n_0\ : STD_LOGIC;
  signal \Accum_i[39]_i_12_n_0\ : STD_LOGIC;
  signal \Accum_i[39]_i_13__0_n_0\ : STD_LOGIC;
  signal \Accum_i[39]_i_13__1_n_0\ : STD_LOGIC;
  signal \Accum_i[39]_i_13_n_0\ : STD_LOGIC;
  signal \Accum_i[39]_i_14__0_n_0\ : STD_LOGIC;
  signal \Accum_i[39]_i_14__1_n_0\ : STD_LOGIC;
  signal \Accum_i[39]_i_14_n_0\ : STD_LOGIC;
  signal \Accum_i[39]_i_15__0_n_0\ : STD_LOGIC;
  signal \Accum_i[39]_i_15__1_n_0\ : STD_LOGIC;
  signal \Accum_i[39]_i_15_n_0\ : STD_LOGIC;
  signal \Accum_i[39]_i_16__0_n_0\ : STD_LOGIC;
  signal \Accum_i[39]_i_16__1_n_0\ : STD_LOGIC;
  signal \Accum_i[39]_i_16_n_0\ : STD_LOGIC;
  signal \Accum_i[39]_i_17__0_n_0\ : STD_LOGIC;
  signal \Accum_i[39]_i_17__1_n_0\ : STD_LOGIC;
  signal \Accum_i[39]_i_17_n_0\ : STD_LOGIC;
  signal \Accum_i[39]_i_2__0_n_0\ : STD_LOGIC;
  signal \Accum_i[39]_i_2__1_n_0\ : STD_LOGIC;
  signal \Accum_i[39]_i_2_n_0\ : STD_LOGIC;
  signal \Accum_i[39]_i_3__0_n_0\ : STD_LOGIC;
  signal \Accum_i[39]_i_3__1_n_0\ : STD_LOGIC;
  signal \Accum_i[39]_i_3_n_0\ : STD_LOGIC;
  signal \Accum_i[39]_i_4__0_n_0\ : STD_LOGIC;
  signal \Accum_i[39]_i_4__1_n_0\ : STD_LOGIC;
  signal \Accum_i[39]_i_4_n_0\ : STD_LOGIC;
  signal \Accum_i[39]_i_5__0_n_0\ : STD_LOGIC;
  signal \Accum_i[39]_i_5__1_n_0\ : STD_LOGIC;
  signal \Accum_i[39]_i_5_n_0\ : STD_LOGIC;
  signal \Accum_i[39]_i_6__0_n_0\ : STD_LOGIC;
  signal \Accum_i[39]_i_6__1_n_0\ : STD_LOGIC;
  signal \Accum_i[39]_i_6_n_0\ : STD_LOGIC;
  signal \Accum_i[39]_i_7__0_n_0\ : STD_LOGIC;
  signal \Accum_i[39]_i_7__1_n_0\ : STD_LOGIC;
  signal \Accum_i[39]_i_7_n_0\ : STD_LOGIC;
  signal \Accum_i[39]_i_8__0_n_0\ : STD_LOGIC;
  signal \Accum_i[39]_i_8__1_n_0\ : STD_LOGIC;
  signal \Accum_i[39]_i_8_n_0\ : STD_LOGIC;
  signal \Accum_i[39]_i_9__0_n_0\ : STD_LOGIC;
  signal \Accum_i[39]_i_9__1_n_0\ : STD_LOGIC;
  signal \Accum_i[39]_i_9_n_0\ : STD_LOGIC;
  signal \Accum_i[45]_i_10_n_0\ : STD_LOGIC;
  signal \Accum_i[45]_i_11_n_0\ : STD_LOGIC;
  signal \Accum_i[45]_i_12_n_0\ : STD_LOGIC;
  signal \Accum_i[45]_i_13_n_0\ : STD_LOGIC;
  signal \Accum_i[45]_i_14_n_0\ : STD_LOGIC;
  signal \Accum_i[45]_i_15_n_0\ : STD_LOGIC;
  signal \Accum_i[45]_i_16_n_0\ : STD_LOGIC;
  signal \Accum_i[45]_i_17_n_0\ : STD_LOGIC;
  signal \Accum_i[45]_i_2_n_0\ : STD_LOGIC;
  signal \Accum_i[45]_i_3_n_0\ : STD_LOGIC;
  signal \Accum_i[45]_i_4_n_0\ : STD_LOGIC;
  signal \Accum_i[45]_i_5_n_0\ : STD_LOGIC;
  signal \Accum_i[45]_i_6_n_0\ : STD_LOGIC;
  signal \Accum_i[45]_i_7_n_0\ : STD_LOGIC;
  signal \Accum_i[45]_i_8_n_0\ : STD_LOGIC;
  signal \Accum_i[45]_i_9_n_0\ : STD_LOGIC;
  signal \Accum_i[47]_i_10__0_n_0\ : STD_LOGIC;
  signal \Accum_i[47]_i_10__1_n_0\ : STD_LOGIC;
  signal \Accum_i[47]_i_10_n_0\ : STD_LOGIC;
  signal \Accum_i[47]_i_11__0_n_0\ : STD_LOGIC;
  signal \Accum_i[47]_i_11__1_n_0\ : STD_LOGIC;
  signal \Accum_i[47]_i_11_n_0\ : STD_LOGIC;
  signal \Accum_i[47]_i_12__0_n_0\ : STD_LOGIC;
  signal \Accum_i[47]_i_12__1_n_0\ : STD_LOGIC;
  signal \Accum_i[47]_i_12_n_0\ : STD_LOGIC;
  signal \Accum_i[47]_i_13__0_n_0\ : STD_LOGIC;
  signal \Accum_i[47]_i_13__1_n_0\ : STD_LOGIC;
  signal \Accum_i[47]_i_13_n_0\ : STD_LOGIC;
  signal \Accum_i[47]_i_14__0_n_0\ : STD_LOGIC;
  signal \Accum_i[47]_i_14__1_n_0\ : STD_LOGIC;
  signal \Accum_i[47]_i_14_n_0\ : STD_LOGIC;
  signal \Accum_i[47]_i_15__0_n_0\ : STD_LOGIC;
  signal \Accum_i[47]_i_15__1_n_0\ : STD_LOGIC;
  signal \Accum_i[47]_i_15_n_0\ : STD_LOGIC;
  signal \Accum_i[47]_i_16__0_n_0\ : STD_LOGIC;
  signal \Accum_i[47]_i_16__1_n_0\ : STD_LOGIC;
  signal \Accum_i[47]_i_16_n_0\ : STD_LOGIC;
  signal \Accum_i[47]_i_17__0_n_0\ : STD_LOGIC;
  signal \Accum_i[47]_i_17__1_n_0\ : STD_LOGIC;
  signal \Accum_i[47]_i_17_n_0\ : STD_LOGIC;
  signal \Accum_i[47]_i_2__0_n_0\ : STD_LOGIC;
  signal \Accum_i[47]_i_2__1_n_0\ : STD_LOGIC;
  signal \Accum_i[47]_i_2_n_0\ : STD_LOGIC;
  signal \Accum_i[47]_i_3__0_n_0\ : STD_LOGIC;
  signal \Accum_i[47]_i_3__1_n_0\ : STD_LOGIC;
  signal \Accum_i[47]_i_3_n_0\ : STD_LOGIC;
  signal \Accum_i[47]_i_4__0_n_0\ : STD_LOGIC;
  signal \Accum_i[47]_i_4__1_n_0\ : STD_LOGIC;
  signal \Accum_i[47]_i_4_n_0\ : STD_LOGIC;
  signal \Accum_i[47]_i_5__0_n_0\ : STD_LOGIC;
  signal \Accum_i[47]_i_5__1_n_0\ : STD_LOGIC;
  signal \Accum_i[47]_i_5_n_0\ : STD_LOGIC;
  signal \Accum_i[47]_i_6__0_n_0\ : STD_LOGIC;
  signal \Accum_i[47]_i_6__1_n_0\ : STD_LOGIC;
  signal \Accum_i[47]_i_6_n_0\ : STD_LOGIC;
  signal \Accum_i[47]_i_7__0_n_0\ : STD_LOGIC;
  signal \Accum_i[47]_i_7__1_n_0\ : STD_LOGIC;
  signal \Accum_i[47]_i_7_n_0\ : STD_LOGIC;
  signal \Accum_i[47]_i_8__0_n_0\ : STD_LOGIC;
  signal \Accum_i[47]_i_8__1_n_0\ : STD_LOGIC;
  signal \Accum_i[47]_i_8_n_0\ : STD_LOGIC;
  signal \Accum_i[47]_i_9__0_n_0\ : STD_LOGIC;
  signal \Accum_i[47]_i_9__1_n_0\ : STD_LOGIC;
  signal \Accum_i[47]_i_9_n_0\ : STD_LOGIC;
  signal \Accum_i[53]_i_10_n_0\ : STD_LOGIC;
  signal \Accum_i[53]_i_11_n_0\ : STD_LOGIC;
  signal \Accum_i[53]_i_12_n_0\ : STD_LOGIC;
  signal \Accum_i[53]_i_13_n_0\ : STD_LOGIC;
  signal \Accum_i[53]_i_14_n_0\ : STD_LOGIC;
  signal \Accum_i[53]_i_15_n_0\ : STD_LOGIC;
  signal \Accum_i[53]_i_16_n_0\ : STD_LOGIC;
  signal \Accum_i[53]_i_17_n_0\ : STD_LOGIC;
  signal \Accum_i[53]_i_2_n_0\ : STD_LOGIC;
  signal \Accum_i[53]_i_3_n_0\ : STD_LOGIC;
  signal \Accum_i[53]_i_4_n_0\ : STD_LOGIC;
  signal \Accum_i[53]_i_5_n_0\ : STD_LOGIC;
  signal \Accum_i[53]_i_6_n_0\ : STD_LOGIC;
  signal \Accum_i[53]_i_7_n_0\ : STD_LOGIC;
  signal \Accum_i[53]_i_8_n_0\ : STD_LOGIC;
  signal \Accum_i[53]_i_9_n_0\ : STD_LOGIC;
  signal \Accum_i[55]_i_10__0_n_0\ : STD_LOGIC;
  signal \Accum_i[55]_i_10__1_n_0\ : STD_LOGIC;
  signal \Accum_i[55]_i_10_n_0\ : STD_LOGIC;
  signal \Accum_i[55]_i_11__0_n_0\ : STD_LOGIC;
  signal \Accum_i[55]_i_11__1_n_0\ : STD_LOGIC;
  signal \Accum_i[55]_i_11_n_0\ : STD_LOGIC;
  signal \Accum_i[55]_i_12__0_n_0\ : STD_LOGIC;
  signal \Accum_i[55]_i_12__1_n_0\ : STD_LOGIC;
  signal \Accum_i[55]_i_12_n_0\ : STD_LOGIC;
  signal \Accum_i[55]_i_13__0_n_0\ : STD_LOGIC;
  signal \Accum_i[55]_i_13__1_n_0\ : STD_LOGIC;
  signal \Accum_i[55]_i_13_n_0\ : STD_LOGIC;
  signal \Accum_i[55]_i_14__0_n_0\ : STD_LOGIC;
  signal \Accum_i[55]_i_14__1_n_0\ : STD_LOGIC;
  signal \Accum_i[55]_i_14_n_0\ : STD_LOGIC;
  signal \Accum_i[55]_i_15__0_n_0\ : STD_LOGIC;
  signal \Accum_i[55]_i_15__1_n_0\ : STD_LOGIC;
  signal \Accum_i[55]_i_15_n_0\ : STD_LOGIC;
  signal \Accum_i[55]_i_16__0_n_0\ : STD_LOGIC;
  signal \Accum_i[55]_i_16__1_n_0\ : STD_LOGIC;
  signal \Accum_i[55]_i_16_n_0\ : STD_LOGIC;
  signal \Accum_i[55]_i_17__0_n_0\ : STD_LOGIC;
  signal \Accum_i[55]_i_17__1_n_0\ : STD_LOGIC;
  signal \Accum_i[55]_i_17_n_0\ : STD_LOGIC;
  signal \Accum_i[55]_i_2__0_n_0\ : STD_LOGIC;
  signal \Accum_i[55]_i_2__1_n_0\ : STD_LOGIC;
  signal \Accum_i[55]_i_2_n_0\ : STD_LOGIC;
  signal \Accum_i[55]_i_3__0_n_0\ : STD_LOGIC;
  signal \Accum_i[55]_i_3__1_n_0\ : STD_LOGIC;
  signal \Accum_i[55]_i_3_n_0\ : STD_LOGIC;
  signal \Accum_i[55]_i_4__0_n_0\ : STD_LOGIC;
  signal \Accum_i[55]_i_4__1_n_0\ : STD_LOGIC;
  signal \Accum_i[55]_i_4_n_0\ : STD_LOGIC;
  signal \Accum_i[55]_i_5__0_n_0\ : STD_LOGIC;
  signal \Accum_i[55]_i_5__1_n_0\ : STD_LOGIC;
  signal \Accum_i[55]_i_5_n_0\ : STD_LOGIC;
  signal \Accum_i[55]_i_6__0_n_0\ : STD_LOGIC;
  signal \Accum_i[55]_i_6__1_n_0\ : STD_LOGIC;
  signal \Accum_i[55]_i_6_n_0\ : STD_LOGIC;
  signal \Accum_i[55]_i_7__0_n_0\ : STD_LOGIC;
  signal \Accum_i[55]_i_7__1_n_0\ : STD_LOGIC;
  signal \Accum_i[55]_i_7_n_0\ : STD_LOGIC;
  signal \Accum_i[55]_i_8__0_n_0\ : STD_LOGIC;
  signal \Accum_i[55]_i_8__1_n_0\ : STD_LOGIC;
  signal \Accum_i[55]_i_8_n_0\ : STD_LOGIC;
  signal \Accum_i[55]_i_9__0_n_0\ : STD_LOGIC;
  signal \Accum_i[55]_i_9__1_n_0\ : STD_LOGIC;
  signal \Accum_i[55]_i_9_n_0\ : STD_LOGIC;
  signal \Accum_i[61]_i_10_n_0\ : STD_LOGIC;
  signal \Accum_i[61]_i_11_n_0\ : STD_LOGIC;
  signal \Accum_i[61]_i_12_n_0\ : STD_LOGIC;
  signal \Accum_i[61]_i_13_n_0\ : STD_LOGIC;
  signal \Accum_i[61]_i_14_n_0\ : STD_LOGIC;
  signal \Accum_i[61]_i_15_n_0\ : STD_LOGIC;
  signal \Accum_i[61]_i_16_n_0\ : STD_LOGIC;
  signal \Accum_i[61]_i_17_n_0\ : STD_LOGIC;
  signal \Accum_i[61]_i_2_n_0\ : STD_LOGIC;
  signal \Accum_i[61]_i_3_n_0\ : STD_LOGIC;
  signal \Accum_i[61]_i_4_n_0\ : STD_LOGIC;
  signal \Accum_i[61]_i_5_n_0\ : STD_LOGIC;
  signal \Accum_i[61]_i_6_n_0\ : STD_LOGIC;
  signal \Accum_i[61]_i_7_n_0\ : STD_LOGIC;
  signal \Accum_i[61]_i_8_n_0\ : STD_LOGIC;
  signal \Accum_i[61]_i_9_n_0\ : STD_LOGIC;
  signal \Accum_i[63]_i_10__0_n_0\ : STD_LOGIC;
  signal \Accum_i[63]_i_10__1_n_0\ : STD_LOGIC;
  signal \Accum_i[63]_i_10_n_0\ : STD_LOGIC;
  signal \Accum_i[63]_i_11__0_n_0\ : STD_LOGIC;
  signal \Accum_i[63]_i_11__1_n_0\ : STD_LOGIC;
  signal \Accum_i[63]_i_11_n_0\ : STD_LOGIC;
  signal \Accum_i[63]_i_12__0_n_0\ : STD_LOGIC;
  signal \Accum_i[63]_i_12__1_n_0\ : STD_LOGIC;
  signal \Accum_i[63]_i_12_n_0\ : STD_LOGIC;
  signal \Accum_i[63]_i_13__0_n_0\ : STD_LOGIC;
  signal \Accum_i[63]_i_13__1_n_0\ : STD_LOGIC;
  signal \Accum_i[63]_i_13_n_0\ : STD_LOGIC;
  signal \Accum_i[63]_i_14__0_n_0\ : STD_LOGIC;
  signal \Accum_i[63]_i_14__1_n_0\ : STD_LOGIC;
  signal \Accum_i[63]_i_14_n_0\ : STD_LOGIC;
  signal \Accum_i[63]_i_15__0_n_0\ : STD_LOGIC;
  signal \Accum_i[63]_i_15__1_n_0\ : STD_LOGIC;
  signal \Accum_i[63]_i_15_n_0\ : STD_LOGIC;
  signal \Accum_i[63]_i_16__0_n_0\ : STD_LOGIC;
  signal \Accum_i[63]_i_16__1_n_0\ : STD_LOGIC;
  signal \Accum_i[63]_i_16_n_0\ : STD_LOGIC;
  signal \Accum_i[63]_i_17__0_n_0\ : STD_LOGIC;
  signal \Accum_i[63]_i_17_n_0\ : STD_LOGIC;
  signal \Accum_i[63]_i_18_n_0\ : STD_LOGIC;
  signal \Accum_i[63]_i_2__0_n_0\ : STD_LOGIC;
  signal \Accum_i[63]_i_3__0_n_0\ : STD_LOGIC;
  signal \Accum_i[63]_i_3__1_n_0\ : STD_LOGIC;
  signal \Accum_i[63]_i_3_n_0\ : STD_LOGIC;
  signal \Accum_i[63]_i_4__0_n_0\ : STD_LOGIC;
  signal \Accum_i[63]_i_4__1_n_0\ : STD_LOGIC;
  signal \Accum_i[63]_i_4__2_n_0\ : STD_LOGIC;
  signal \Accum_i[63]_i_4_n_0\ : STD_LOGIC;
  signal \Accum_i[63]_i_5__0_n_0\ : STD_LOGIC;
  signal \Accum_i[63]_i_5__1_n_0\ : STD_LOGIC;
  signal \Accum_i[63]_i_5__2_n_0\ : STD_LOGIC;
  signal \Accum_i[63]_i_5_n_0\ : STD_LOGIC;
  signal \Accum_i[63]_i_6__0_n_0\ : STD_LOGIC;
  signal \Accum_i[63]_i_6__1_n_0\ : STD_LOGIC;
  signal \Accum_i[63]_i_6_n_0\ : STD_LOGIC;
  signal \Accum_i[63]_i_7__0_n_0\ : STD_LOGIC;
  signal \Accum_i[63]_i_7__1_n_0\ : STD_LOGIC;
  signal \Accum_i[63]_i_7_n_0\ : STD_LOGIC;
  signal \Accum_i[63]_i_8__0_n_0\ : STD_LOGIC;
  signal \Accum_i[63]_i_8__1_n_0\ : STD_LOGIC;
  signal \Accum_i[63]_i_8_n_0\ : STD_LOGIC;
  signal \Accum_i[63]_i_9__0_n_0\ : STD_LOGIC;
  signal \Accum_i[63]_i_9__1_n_0\ : STD_LOGIC;
  signal \Accum_i[63]_i_9_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[13]_i_1_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[13]_i_1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[13]_i_1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[13]_i_1_n_4\ : STD_LOGIC;
  signal \Accum_i_reg[13]_i_1_n_5\ : STD_LOGIC;
  signal \Accum_i_reg[13]_i_1_n_6\ : STD_LOGIC;
  signal \Accum_i_reg[13]_i_1_n_7\ : STD_LOGIC;
  signal \Accum_i_reg[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[15]_i_1__0_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[15]_i_1__0_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[15]_i_1__0_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[15]_i_1__0_n_4\ : STD_LOGIC;
  signal \Accum_i_reg[15]_i_1__0_n_5\ : STD_LOGIC;
  signal \Accum_i_reg[15]_i_1__0_n_6\ : STD_LOGIC;
  signal \Accum_i_reg[15]_i_1__0_n_7\ : STD_LOGIC;
  signal \Accum_i_reg[15]_i_1__1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[15]_i_1__1_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[15]_i_1__1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[15]_i_1__1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[15]_i_1__1_n_4\ : STD_LOGIC;
  signal \Accum_i_reg[15]_i_1__1_n_5\ : STD_LOGIC;
  signal \Accum_i_reg[15]_i_1__1_n_6\ : STD_LOGIC;
  signal \Accum_i_reg[15]_i_1__1_n_7\ : STD_LOGIC;
  signal \Accum_i_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \Accum_i_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \Accum_i_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \Accum_i_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \Accum_i_reg[21]_i_1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[21]_i_1_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[21]_i_1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[21]_i_1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[21]_i_1_n_4\ : STD_LOGIC;
  signal \Accum_i_reg[21]_i_1_n_5\ : STD_LOGIC;
  signal \Accum_i_reg[21]_i_1_n_6\ : STD_LOGIC;
  signal \Accum_i_reg[21]_i_1_n_7\ : STD_LOGIC;
  signal \Accum_i_reg[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[23]_i_1__0_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[23]_i_1__0_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[23]_i_1__0_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[23]_i_1__0_n_4\ : STD_LOGIC;
  signal \Accum_i_reg[23]_i_1__0_n_5\ : STD_LOGIC;
  signal \Accum_i_reg[23]_i_1__0_n_6\ : STD_LOGIC;
  signal \Accum_i_reg[23]_i_1__0_n_7\ : STD_LOGIC;
  signal \Accum_i_reg[23]_i_1__1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[23]_i_1__1_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[23]_i_1__1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[23]_i_1__1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[23]_i_1__1_n_4\ : STD_LOGIC;
  signal \Accum_i_reg[23]_i_1__1_n_5\ : STD_LOGIC;
  signal \Accum_i_reg[23]_i_1__1_n_6\ : STD_LOGIC;
  signal \Accum_i_reg[23]_i_1__1_n_7\ : STD_LOGIC;
  signal \Accum_i_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \Accum_i_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \Accum_i_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \Accum_i_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \Accum_i_reg[29]_i_1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[29]_i_1_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[29]_i_1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[29]_i_1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[29]_i_1_n_4\ : STD_LOGIC;
  signal \Accum_i_reg[29]_i_1_n_5\ : STD_LOGIC;
  signal \Accum_i_reg[29]_i_1_n_6\ : STD_LOGIC;
  signal \Accum_i_reg[29]_i_1_n_7\ : STD_LOGIC;
  signal \Accum_i_reg[31]_i_1__0_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[31]_i_1__0_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[31]_i_1__0_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[31]_i_1__0_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[31]_i_1__0_n_4\ : STD_LOGIC;
  signal \Accum_i_reg[31]_i_1__0_n_5\ : STD_LOGIC;
  signal \Accum_i_reg[31]_i_1__0_n_6\ : STD_LOGIC;
  signal \Accum_i_reg[31]_i_1__0_n_7\ : STD_LOGIC;
  signal \Accum_i_reg[31]_i_1__1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[31]_i_1__1_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[31]_i_1__1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[31]_i_1__1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[31]_i_1__1_n_4\ : STD_LOGIC;
  signal \Accum_i_reg[31]_i_1__1_n_5\ : STD_LOGIC;
  signal \Accum_i_reg[31]_i_1__1_n_6\ : STD_LOGIC;
  signal \Accum_i_reg[31]_i_1__1_n_7\ : STD_LOGIC;
  signal \Accum_i_reg[31]_i_1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \Accum_i_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \Accum_i_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \Accum_i_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal \Accum_i_reg[37]_i_1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[37]_i_1_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[37]_i_1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[37]_i_1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[37]_i_1_n_4\ : STD_LOGIC;
  signal \Accum_i_reg[37]_i_1_n_5\ : STD_LOGIC;
  signal \Accum_i_reg[37]_i_1_n_6\ : STD_LOGIC;
  signal \Accum_i_reg[37]_i_1_n_7\ : STD_LOGIC;
  signal \Accum_i_reg[39]_i_1__0_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[39]_i_1__0_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[39]_i_1__0_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[39]_i_1__0_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[39]_i_1__0_n_4\ : STD_LOGIC;
  signal \Accum_i_reg[39]_i_1__0_n_5\ : STD_LOGIC;
  signal \Accum_i_reg[39]_i_1__0_n_6\ : STD_LOGIC;
  signal \Accum_i_reg[39]_i_1__0_n_7\ : STD_LOGIC;
  signal \Accum_i_reg[39]_i_1__1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[39]_i_1__1_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[39]_i_1__1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[39]_i_1__1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[39]_i_1__1_n_4\ : STD_LOGIC;
  signal \Accum_i_reg[39]_i_1__1_n_5\ : STD_LOGIC;
  signal \Accum_i_reg[39]_i_1__1_n_6\ : STD_LOGIC;
  signal \Accum_i_reg[39]_i_1__1_n_7\ : STD_LOGIC;
  signal \Accum_i_reg[39]_i_1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[39]_i_1_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[39]_i_1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[39]_i_1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[39]_i_1_n_4\ : STD_LOGIC;
  signal \Accum_i_reg[39]_i_1_n_5\ : STD_LOGIC;
  signal \Accum_i_reg[39]_i_1_n_6\ : STD_LOGIC;
  signal \Accum_i_reg[39]_i_1_n_7\ : STD_LOGIC;
  signal \Accum_i_reg[45]_i_1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[45]_i_1_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[45]_i_1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[45]_i_1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[45]_i_1_n_4\ : STD_LOGIC;
  signal \Accum_i_reg[45]_i_1_n_5\ : STD_LOGIC;
  signal \Accum_i_reg[45]_i_1_n_6\ : STD_LOGIC;
  signal \Accum_i_reg[45]_i_1_n_7\ : STD_LOGIC;
  signal \Accum_i_reg[47]_i_1__0_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[47]_i_1__0_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[47]_i_1__0_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[47]_i_1__0_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[47]_i_1__0_n_4\ : STD_LOGIC;
  signal \Accum_i_reg[47]_i_1__0_n_5\ : STD_LOGIC;
  signal \Accum_i_reg[47]_i_1__0_n_6\ : STD_LOGIC;
  signal \Accum_i_reg[47]_i_1__0_n_7\ : STD_LOGIC;
  signal \Accum_i_reg[47]_i_1__1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[47]_i_1__1_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[47]_i_1__1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[47]_i_1__1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[47]_i_1__1_n_4\ : STD_LOGIC;
  signal \Accum_i_reg[47]_i_1__1_n_5\ : STD_LOGIC;
  signal \Accum_i_reg[47]_i_1__1_n_6\ : STD_LOGIC;
  signal \Accum_i_reg[47]_i_1__1_n_7\ : STD_LOGIC;
  signal \Accum_i_reg[47]_i_1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[47]_i_1_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[47]_i_1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[47]_i_1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[47]_i_1_n_4\ : STD_LOGIC;
  signal \Accum_i_reg[47]_i_1_n_5\ : STD_LOGIC;
  signal \Accum_i_reg[47]_i_1_n_6\ : STD_LOGIC;
  signal \Accum_i_reg[47]_i_1_n_7\ : STD_LOGIC;
  signal \Accum_i_reg[53]_i_1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[53]_i_1_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[53]_i_1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[53]_i_1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[53]_i_1_n_4\ : STD_LOGIC;
  signal \Accum_i_reg[53]_i_1_n_5\ : STD_LOGIC;
  signal \Accum_i_reg[53]_i_1_n_6\ : STD_LOGIC;
  signal \Accum_i_reg[53]_i_1_n_7\ : STD_LOGIC;
  signal \Accum_i_reg[55]_i_1__0_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[55]_i_1__0_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[55]_i_1__0_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[55]_i_1__0_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[55]_i_1__0_n_4\ : STD_LOGIC;
  signal \Accum_i_reg[55]_i_1__0_n_5\ : STD_LOGIC;
  signal \Accum_i_reg[55]_i_1__0_n_6\ : STD_LOGIC;
  signal \Accum_i_reg[55]_i_1__0_n_7\ : STD_LOGIC;
  signal \Accum_i_reg[55]_i_1__1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[55]_i_1__1_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[55]_i_1__1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[55]_i_1__1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[55]_i_1__1_n_4\ : STD_LOGIC;
  signal \Accum_i_reg[55]_i_1__1_n_5\ : STD_LOGIC;
  signal \Accum_i_reg[55]_i_1__1_n_6\ : STD_LOGIC;
  signal \Accum_i_reg[55]_i_1__1_n_7\ : STD_LOGIC;
  signal \Accum_i_reg[55]_i_1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[55]_i_1_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[55]_i_1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[55]_i_1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[55]_i_1_n_4\ : STD_LOGIC;
  signal \Accum_i_reg[55]_i_1_n_5\ : STD_LOGIC;
  signal \Accum_i_reg[55]_i_1_n_6\ : STD_LOGIC;
  signal \Accum_i_reg[55]_i_1_n_7\ : STD_LOGIC;
  signal \Accum_i_reg[61]_i_1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[61]_i_1_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[61]_i_1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[61]_i_1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[61]_i_1_n_4\ : STD_LOGIC;
  signal \Accum_i_reg[61]_i_1_n_5\ : STD_LOGIC;
  signal \Accum_i_reg[61]_i_1_n_6\ : STD_LOGIC;
  signal \Accum_i_reg[61]_i_1_n_7\ : STD_LOGIC;
  signal \Accum_i_reg[63]_i_1_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[63]_i_1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[63]_i_1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[63]_i_1_n_4\ : STD_LOGIC;
  signal \Accum_i_reg[63]_i_1_n_5\ : STD_LOGIC;
  signal \Accum_i_reg[63]_i_1_n_6\ : STD_LOGIC;
  signal \Accum_i_reg[63]_i_1_n_7\ : STD_LOGIC;
  signal \Accum_i_reg[63]_i_2__0_n_7\ : STD_LOGIC;
  signal \Accum_i_reg[63]_i_2_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[63]_i_2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[63]_i_2_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[63]_i_2_n_4\ : STD_LOGIC;
  signal \Accum_i_reg[63]_i_2_n_5\ : STD_LOGIC;
  signal \Accum_i_reg[63]_i_2_n_6\ : STD_LOGIC;
  signal \Accum_i_reg[63]_i_2_n_7\ : STD_LOGIC;
  signal \Accum_i_reg[63]_i_3_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[63]_i_3_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[63]_i_3_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[63]_i_3_n_4\ : STD_LOGIC;
  signal \Accum_i_reg[63]_i_3_n_5\ : STD_LOGIC;
  signal \Accum_i_reg[63]_i_3_n_6\ : STD_LOGIC;
  signal \Accum_i_reg[63]_i_3_n_7\ : STD_LOGIC;
  signal \^metrics_cnt_en\ : STD_LOGIC;
  signal Metrics_Cnt_Reset : STD_LOGIC;
  signal Reset_On_Sample_Read : STD_LOGIC;
  signal data3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal event_log_en : STD_LOGIC;
  signal \^mon_resetn_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal register_select : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^register_select_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sample_reg_counter_inst_n_0 : STD_LOGIC;
  signal sample_reg_counter_inst_n_1 : STD_LOGIC;
  signal sample_reg_counter_inst_n_10 : STD_LOGIC;
  signal sample_reg_counter_inst_n_11 : STD_LOGIC;
  signal sample_reg_counter_inst_n_12 : STD_LOGIC;
  signal sample_reg_counter_inst_n_13 : STD_LOGIC;
  signal sample_reg_counter_inst_n_14 : STD_LOGIC;
  signal sample_reg_counter_inst_n_15 : STD_LOGIC;
  signal sample_reg_counter_inst_n_16 : STD_LOGIC;
  signal sample_reg_counter_inst_n_17 : STD_LOGIC;
  signal sample_reg_counter_inst_n_18 : STD_LOGIC;
  signal sample_reg_counter_inst_n_19 : STD_LOGIC;
  signal sample_reg_counter_inst_n_2 : STD_LOGIC;
  signal sample_reg_counter_inst_n_20 : STD_LOGIC;
  signal sample_reg_counter_inst_n_21 : STD_LOGIC;
  signal sample_reg_counter_inst_n_22 : STD_LOGIC;
  signal sample_reg_counter_inst_n_23 : STD_LOGIC;
  signal sample_reg_counter_inst_n_24 : STD_LOGIC;
  signal sample_reg_counter_inst_n_25 : STD_LOGIC;
  signal sample_reg_counter_inst_n_26 : STD_LOGIC;
  signal sample_reg_counter_inst_n_27 : STD_LOGIC;
  signal sample_reg_counter_inst_n_28 : STD_LOGIC;
  signal sample_reg_counter_inst_n_29 : STD_LOGIC;
  signal sample_reg_counter_inst_n_3 : STD_LOGIC;
  signal sample_reg_counter_inst_n_30 : STD_LOGIC;
  signal sample_reg_counter_inst_n_31 : STD_LOGIC;
  signal sample_reg_counter_inst_n_4 : STD_LOGIC;
  signal sample_reg_counter_inst_n_5 : STD_LOGIC;
  signal sample_reg_counter_inst_n_6 : STD_LOGIC;
  signal sample_reg_counter_inst_n_7 : STD_LOGIC;
  signal sample_reg_counter_inst_n_8 : STD_LOGIC;
  signal sample_reg_counter_inst_n_9 : STD_LOGIC;
  signal \^sample_reg_rd_first\ : STD_LOGIC;
  signal sample_time_diff_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal slv_reg_addr_vld_reg : STD_LOGIC;
  signal slv_reg_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal slv_reg_in1 : STD_LOGIC;
  signal \slv_reg_in[0]_i_2_n_0\ : STD_LOGIC;
  signal \slv_reg_in[1]_i_2_n_0\ : STD_LOGIC;
  signal \slv_reg_in[2]_i_2_n_0\ : STD_LOGIC;
  signal \slv_reg_in[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_in[3]_i_2_n_0\ : STD_LOGIC;
  signal \slv_reg_in[4]_i_2_n_0\ : STD_LOGIC;
  signal \slv_reg_in[5]_i_2_n_0\ : STD_LOGIC;
  signal \slv_reg_in[6]_i_2_n_0\ : STD_LOGIC;
  signal \slv_reg_in[7]_i_2_n_0\ : STD_LOGIC;
  signal \slv_reg_in_inferred__0/i__n_0\ : STD_LOGIC;
  signal \^slv_reg_in_vld_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal slv_reg_out_vld_reg : STD_LOGIC;
  signal streaming_fifo_reset : STD_LOGIC;
  signal trace_control : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_Accum_i_reg[13]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_Accum_i_reg[63]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_Accum_i_reg[63]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_Accum_i_reg[63]_i_2__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_Accum_i_reg[63]_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_Accum_i_reg[63]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Accum_i[63]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \Accum_i[63]_i_1__0\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \Accum_i[63]_i_1__1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \Accum_i[63]_i_1__2\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \Accum_i[63]_i_1__3\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt[63]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \slv_reg_in[6]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \slv_reg_in[7]_i_1\ : label is "soft_lutpair49";
begin
  Metrics_Cnt_En <= \^metrics_cnt_en\;
  mon_resetn_0(0) <= \^mon_resetn_0\(0);
  \register_select_reg[1]_0\(0) <= \^register_select_reg[1]_0\(0);
  sample_reg_rd_first <= \^sample_reg_rd_first\;
  slv_reg_in_vld_reg_0(0) <= \^slv_reg_in_vld_reg_0\(0);
\Accum_i[13]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(5),
      O => \Accum_i[13]_i_10_n_0\
    );
\Accum_i[13]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(4),
      O => \Accum_i[13]_i_11_n_0\
    );
\Accum_i[13]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(3),
      O => \Accum_i[13]_i_12_n_0\
    );
\Accum_i[13]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(2),
      O => \Accum_i[13]_i_13_n_0\
    );
\Accum_i[13]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(1),
      O => \Accum_i[13]_i_14_n_0\
    );
\Accum_i[13]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(0),
      O => \Accum_i[13]_i_15_n_0\
    );
\Accum_i[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(6),
      O => \Accum_i[13]_i_2_n_0\
    );
\Accum_i[13]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(5),
      O => \Accum_i[13]_i_3_n_0\
    );
\Accum_i[13]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(4),
      O => \Accum_i[13]_i_4_n_0\
    );
\Accum_i[13]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(3),
      O => \Accum_i[13]_i_5_n_0\
    );
\Accum_i[13]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(2),
      O => \Accum_i[13]_i_6_n_0\
    );
\Accum_i[13]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(1),
      O => \Accum_i[13]_i_7_n_0\
    );
\Accum_i[13]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(0),
      O => \Accum_i[13]_i_8_n_0\
    );
\Accum_i[13]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(6),
      O => \Accum_i[13]_i_9_n_0\
    );
\Accum_i[15]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(7),
      O => \Accum_i[15]_i_10_n_0\
    );
\Accum_i[15]_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(7),
      O => \Accum_i[15]_i_10__0_n_0\
    );
\Accum_i[15]_i_10__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(8),
      O => \Accum_i[15]_i_10__1_n_0\
    );
\Accum_i[15]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(6),
      O => \Accum_i[15]_i_11_n_0\
    );
\Accum_i[15]_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(6),
      O => \Accum_i[15]_i_11__0_n_0\
    );
\Accum_i[15]_i_11__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(7),
      O => \Accum_i[15]_i_11__1_n_0\
    );
\Accum_i[15]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(5),
      O => \Accum_i[15]_i_12_n_0\
    );
\Accum_i[15]_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(5),
      O => \Accum_i[15]_i_12__0_n_0\
    );
\Accum_i[15]_i_12__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(6),
      O => \Accum_i[15]_i_12__1_n_0\
    );
\Accum_i[15]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(4),
      O => \Accum_i[15]_i_13_n_0\
    );
\Accum_i[15]_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(4),
      O => \Accum_i[15]_i_13__0_n_0\
    );
\Accum_i[15]_i_13__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(5),
      O => \Accum_i[15]_i_13__1_n_0\
    );
\Accum_i[15]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(3),
      O => \Accum_i[15]_i_14_n_0\
    );
\Accum_i[15]_i_14__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(3),
      O => \Accum_i[15]_i_14__0_n_0\
    );
\Accum_i[15]_i_14__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(4),
      O => \Accum_i[15]_i_14__1_n_0\
    );
\Accum_i[15]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(2),
      O => \Accum_i[15]_i_15_n_0\
    );
\Accum_i[15]_i_15__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(2),
      O => \Accum_i[15]_i_15__0_n_0\
    );
\Accum_i[15]_i_15__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(3),
      O => \Accum_i[15]_i_15__1_n_0\
    );
\Accum_i[15]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(1),
      O => \Accum_i[15]_i_16_n_0\
    );
\Accum_i[15]_i_16__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(1),
      O => \Accum_i[15]_i_16__0_n_0\
    );
\Accum_i[15]_i_16__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(2),
      O => \Accum_i[15]_i_16__1_n_0\
    );
\Accum_i[15]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(0),
      O => \Accum_i[15]_i_17_n_0\
    );
\Accum_i[15]_i_17__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(0),
      O => \Accum_i[15]_i_17__0_n_0\
    );
\Accum_i[15]_i_17__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(1),
      O => \Accum_i[15]_i_17__1_n_0\
    );
\Accum_i[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(7),
      O => \Accum_i[15]_i_2_n_0\
    );
\Accum_i[15]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(7),
      O => \Accum_i[15]_i_2__0_n_0\
    );
\Accum_i[15]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(8),
      O => \Accum_i[15]_i_2__1_n_0\
    );
\Accum_i[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(6),
      O => \Accum_i[15]_i_3_n_0\
    );
\Accum_i[15]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(6),
      O => \Accum_i[15]_i_3__0_n_0\
    );
\Accum_i[15]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(7),
      O => \Accum_i[15]_i_3__1_n_0\
    );
\Accum_i[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(5),
      O => \Accum_i[15]_i_4_n_0\
    );
\Accum_i[15]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(5),
      O => \Accum_i[15]_i_4__0_n_0\
    );
\Accum_i[15]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(6),
      O => \Accum_i[15]_i_4__1_n_0\
    );
\Accum_i[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(4),
      O => \Accum_i[15]_i_5_n_0\
    );
\Accum_i[15]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(4),
      O => \Accum_i[15]_i_5__0_n_0\
    );
\Accum_i[15]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(5),
      O => \Accum_i[15]_i_5__1_n_0\
    );
\Accum_i[15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(3),
      O => \Accum_i[15]_i_6_n_0\
    );
\Accum_i[15]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(3),
      O => \Accum_i[15]_i_6__0_n_0\
    );
\Accum_i[15]_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(4),
      O => \Accum_i[15]_i_6__1_n_0\
    );
\Accum_i[15]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(2),
      O => \Accum_i[15]_i_7_n_0\
    );
\Accum_i[15]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(2),
      O => \Accum_i[15]_i_7__0_n_0\
    );
\Accum_i[15]_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(3),
      O => \Accum_i[15]_i_7__1_n_0\
    );
\Accum_i[15]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(1),
      O => \Accum_i[15]_i_8_n_0\
    );
\Accum_i[15]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(1),
      O => \Accum_i[15]_i_8__0_n_0\
    );
\Accum_i[15]_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(2),
      O => \Accum_i[15]_i_8__1_n_0\
    );
\Accum_i[15]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(0),
      O => \Accum_i[15]_i_9_n_0\
    );
\Accum_i[15]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(0),
      O => \Accum_i[15]_i_9__0_n_0\
    );
\Accum_i[15]_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(1),
      O => \Accum_i[15]_i_9__1_n_0\
    );
\Accum_i[21]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(14),
      O => \Accum_i[21]_i_10_n_0\
    );
\Accum_i[21]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(13),
      O => \Accum_i[21]_i_11_n_0\
    );
\Accum_i[21]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(12),
      O => \Accum_i[21]_i_12_n_0\
    );
\Accum_i[21]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(11),
      O => \Accum_i[21]_i_13_n_0\
    );
\Accum_i[21]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(10),
      O => \Accum_i[21]_i_14_n_0\
    );
\Accum_i[21]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(9),
      O => \Accum_i[21]_i_15_n_0\
    );
\Accum_i[21]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(8),
      O => \Accum_i[21]_i_16_n_0\
    );
\Accum_i[21]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(7),
      O => \Accum_i[21]_i_17_n_0\
    );
\Accum_i[21]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(14),
      O => \Accum_i[21]_i_2_n_0\
    );
\Accum_i[21]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(13),
      O => \Accum_i[21]_i_3_n_0\
    );
\Accum_i[21]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(12),
      O => \Accum_i[21]_i_4_n_0\
    );
\Accum_i[21]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(11),
      O => \Accum_i[21]_i_5_n_0\
    );
\Accum_i[21]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(10),
      O => \Accum_i[21]_i_6_n_0\
    );
\Accum_i[21]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(9),
      O => \Accum_i[21]_i_7_n_0\
    );
\Accum_i[21]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(8),
      O => \Accum_i[21]_i_8_n_0\
    );
\Accum_i[21]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(7),
      O => \Accum_i[21]_i_9_n_0\
    );
\Accum_i[23]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(15),
      O => \Accum_i[23]_i_10_n_0\
    );
\Accum_i[23]_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(15),
      O => \Accum_i[23]_i_10__0_n_0\
    );
\Accum_i[23]_i_10__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(16),
      O => \Accum_i[23]_i_10__1_n_0\
    );
\Accum_i[23]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(14),
      O => \Accum_i[23]_i_11_n_0\
    );
\Accum_i[23]_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(14),
      O => \Accum_i[23]_i_11__0_n_0\
    );
\Accum_i[23]_i_11__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(15),
      O => \Accum_i[23]_i_11__1_n_0\
    );
\Accum_i[23]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(13),
      O => \Accum_i[23]_i_12_n_0\
    );
\Accum_i[23]_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(13),
      O => \Accum_i[23]_i_12__0_n_0\
    );
\Accum_i[23]_i_12__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(14),
      O => \Accum_i[23]_i_12__1_n_0\
    );
\Accum_i[23]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(12),
      O => \Accum_i[23]_i_13_n_0\
    );
\Accum_i[23]_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(12),
      O => \Accum_i[23]_i_13__0_n_0\
    );
\Accum_i[23]_i_13__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(13),
      O => \Accum_i[23]_i_13__1_n_0\
    );
\Accum_i[23]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(11),
      O => \Accum_i[23]_i_14_n_0\
    );
\Accum_i[23]_i_14__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(11),
      O => \Accum_i[23]_i_14__0_n_0\
    );
\Accum_i[23]_i_14__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(12),
      O => \Accum_i[23]_i_14__1_n_0\
    );
\Accum_i[23]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(10),
      O => \Accum_i[23]_i_15_n_0\
    );
\Accum_i[23]_i_15__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(10),
      O => \Accum_i[23]_i_15__0_n_0\
    );
\Accum_i[23]_i_15__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(11),
      O => \Accum_i[23]_i_15__1_n_0\
    );
\Accum_i[23]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(9),
      O => \Accum_i[23]_i_16_n_0\
    );
\Accum_i[23]_i_16__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(9),
      O => \Accum_i[23]_i_16__0_n_0\
    );
\Accum_i[23]_i_16__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(10),
      O => \Accum_i[23]_i_16__1_n_0\
    );
\Accum_i[23]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(8),
      O => \Accum_i[23]_i_17_n_0\
    );
\Accum_i[23]_i_17__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(8),
      O => \Accum_i[23]_i_17__0_n_0\
    );
\Accum_i[23]_i_17__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(9),
      O => \Accum_i[23]_i_17__1_n_0\
    );
\Accum_i[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(15),
      O => \Accum_i[23]_i_2_n_0\
    );
\Accum_i[23]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(15),
      O => \Accum_i[23]_i_2__0_n_0\
    );
\Accum_i[23]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(16),
      O => \Accum_i[23]_i_2__1_n_0\
    );
\Accum_i[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(14),
      O => \Accum_i[23]_i_3_n_0\
    );
\Accum_i[23]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(14),
      O => \Accum_i[23]_i_3__0_n_0\
    );
\Accum_i[23]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(15),
      O => \Accum_i[23]_i_3__1_n_0\
    );
\Accum_i[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(13),
      O => \Accum_i[23]_i_4_n_0\
    );
\Accum_i[23]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(13),
      O => \Accum_i[23]_i_4__0_n_0\
    );
\Accum_i[23]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(14),
      O => \Accum_i[23]_i_4__1_n_0\
    );
\Accum_i[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(12),
      O => \Accum_i[23]_i_5_n_0\
    );
\Accum_i[23]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(12),
      O => \Accum_i[23]_i_5__0_n_0\
    );
\Accum_i[23]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(13),
      O => \Accum_i[23]_i_5__1_n_0\
    );
\Accum_i[23]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(11),
      O => \Accum_i[23]_i_6_n_0\
    );
\Accum_i[23]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(11),
      O => \Accum_i[23]_i_6__0_n_0\
    );
\Accum_i[23]_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(12),
      O => \Accum_i[23]_i_6__1_n_0\
    );
\Accum_i[23]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(10),
      O => \Accum_i[23]_i_7_n_0\
    );
\Accum_i[23]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(10),
      O => \Accum_i[23]_i_7__0_n_0\
    );
\Accum_i[23]_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(11),
      O => \Accum_i[23]_i_7__1_n_0\
    );
\Accum_i[23]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(9),
      O => \Accum_i[23]_i_8_n_0\
    );
\Accum_i[23]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(9),
      O => \Accum_i[23]_i_8__0_n_0\
    );
\Accum_i[23]_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(10),
      O => \Accum_i[23]_i_8__1_n_0\
    );
\Accum_i[23]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(8),
      O => \Accum_i[23]_i_9_n_0\
    );
\Accum_i[23]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(8),
      O => \Accum_i[23]_i_9__0_n_0\
    );
\Accum_i[23]_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(9),
      O => \Accum_i[23]_i_9__1_n_0\
    );
\Accum_i[29]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(22),
      O => \Accum_i[29]_i_10_n_0\
    );
\Accum_i[29]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(21),
      O => \Accum_i[29]_i_11_n_0\
    );
\Accum_i[29]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(20),
      O => \Accum_i[29]_i_12_n_0\
    );
\Accum_i[29]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(19),
      O => \Accum_i[29]_i_13_n_0\
    );
\Accum_i[29]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(18),
      O => \Accum_i[29]_i_14_n_0\
    );
\Accum_i[29]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(17),
      O => \Accum_i[29]_i_15_n_0\
    );
\Accum_i[29]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(16),
      O => \Accum_i[29]_i_16_n_0\
    );
\Accum_i[29]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(15),
      O => \Accum_i[29]_i_17_n_0\
    );
\Accum_i[29]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(22),
      O => \Accum_i[29]_i_2_n_0\
    );
\Accum_i[29]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(21),
      O => \Accum_i[29]_i_3_n_0\
    );
\Accum_i[29]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(20),
      O => \Accum_i[29]_i_4_n_0\
    );
\Accum_i[29]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(19),
      O => \Accum_i[29]_i_5_n_0\
    );
\Accum_i[29]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(18),
      O => \Accum_i[29]_i_6_n_0\
    );
\Accum_i[29]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(17),
      O => \Accum_i[29]_i_7_n_0\
    );
\Accum_i[29]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(16),
      O => \Accum_i[29]_i_8_n_0\
    );
\Accum_i[29]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(15),
      O => \Accum_i[29]_i_9_n_0\
    );
\Accum_i[31]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(23),
      O => \Accum_i[31]_i_10_n_0\
    );
\Accum_i[31]_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(23),
      O => \Accum_i[31]_i_10__0_n_0\
    );
\Accum_i[31]_i_10__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(24),
      O => \Accum_i[31]_i_10__1_n_0\
    );
\Accum_i[31]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(22),
      O => \Accum_i[31]_i_11_n_0\
    );
\Accum_i[31]_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(22),
      O => \Accum_i[31]_i_11__0_n_0\
    );
\Accum_i[31]_i_11__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(23),
      O => \Accum_i[31]_i_11__1_n_0\
    );
\Accum_i[31]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(21),
      O => \Accum_i[31]_i_12_n_0\
    );
\Accum_i[31]_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(21),
      O => \Accum_i[31]_i_12__0_n_0\
    );
\Accum_i[31]_i_12__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(22),
      O => \Accum_i[31]_i_12__1_n_0\
    );
\Accum_i[31]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(20),
      O => \Accum_i[31]_i_13_n_0\
    );
\Accum_i[31]_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(20),
      O => \Accum_i[31]_i_13__0_n_0\
    );
\Accum_i[31]_i_13__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(21),
      O => \Accum_i[31]_i_13__1_n_0\
    );
\Accum_i[31]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(19),
      O => \Accum_i[31]_i_14_n_0\
    );
\Accum_i[31]_i_14__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(19),
      O => \Accum_i[31]_i_14__0_n_0\
    );
\Accum_i[31]_i_14__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(20),
      O => \Accum_i[31]_i_14__1_n_0\
    );
\Accum_i[31]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(18),
      O => \Accum_i[31]_i_15_n_0\
    );
\Accum_i[31]_i_15__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(18),
      O => \Accum_i[31]_i_15__0_n_0\
    );
\Accum_i[31]_i_15__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(19),
      O => \Accum_i[31]_i_15__1_n_0\
    );
\Accum_i[31]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(17),
      O => \Accum_i[31]_i_16_n_0\
    );
\Accum_i[31]_i_16__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(17),
      O => \Accum_i[31]_i_16__0_n_0\
    );
\Accum_i[31]_i_16__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(18),
      O => \Accum_i[31]_i_16__1_n_0\
    );
\Accum_i[31]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(16),
      O => \Accum_i[31]_i_17_n_0\
    );
\Accum_i[31]_i_17__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(16),
      O => \Accum_i[31]_i_17__0_n_0\
    );
\Accum_i[31]_i_17__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(17),
      O => \Accum_i[31]_i_17__1_n_0\
    );
\Accum_i[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(23),
      O => \Accum_i[31]_i_2_n_0\
    );
\Accum_i[31]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(23),
      O => \Accum_i[31]_i_2__0_n_0\
    );
\Accum_i[31]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(24),
      O => \Accum_i[31]_i_2__1_n_0\
    );
\Accum_i[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(22),
      O => \Accum_i[31]_i_3_n_0\
    );
\Accum_i[31]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(22),
      O => \Accum_i[31]_i_3__0_n_0\
    );
\Accum_i[31]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(23),
      O => \Accum_i[31]_i_3__1_n_0\
    );
\Accum_i[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(21),
      O => \Accum_i[31]_i_4_n_0\
    );
\Accum_i[31]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(21),
      O => \Accum_i[31]_i_4__0_n_0\
    );
\Accum_i[31]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(22),
      O => \Accum_i[31]_i_4__1_n_0\
    );
\Accum_i[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(20),
      O => \Accum_i[31]_i_5_n_0\
    );
\Accum_i[31]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(20),
      O => \Accum_i[31]_i_5__0_n_0\
    );
\Accum_i[31]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(21),
      O => \Accum_i[31]_i_5__1_n_0\
    );
\Accum_i[31]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(19),
      O => \Accum_i[31]_i_6_n_0\
    );
\Accum_i[31]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(19),
      O => \Accum_i[31]_i_6__0_n_0\
    );
\Accum_i[31]_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(20),
      O => \Accum_i[31]_i_6__1_n_0\
    );
\Accum_i[31]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(18),
      O => \Accum_i[31]_i_7_n_0\
    );
\Accum_i[31]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(18),
      O => \Accum_i[31]_i_7__0_n_0\
    );
\Accum_i[31]_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(19),
      O => \Accum_i[31]_i_7__1_n_0\
    );
\Accum_i[31]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(17),
      O => \Accum_i[31]_i_8_n_0\
    );
\Accum_i[31]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(17),
      O => \Accum_i[31]_i_8__0_n_0\
    );
\Accum_i[31]_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(18),
      O => \Accum_i[31]_i_8__1_n_0\
    );
\Accum_i[31]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(16),
      O => \Accum_i[31]_i_9_n_0\
    );
\Accum_i[31]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(16),
      O => \Accum_i[31]_i_9__0_n_0\
    );
\Accum_i[31]_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(17),
      O => \Accum_i[31]_i_9__1_n_0\
    );
\Accum_i[37]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(30),
      O => \Accum_i[37]_i_10_n_0\
    );
\Accum_i[37]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(29),
      O => \Accum_i[37]_i_11_n_0\
    );
\Accum_i[37]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(28),
      O => \Accum_i[37]_i_12_n_0\
    );
\Accum_i[37]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(27),
      O => \Accum_i[37]_i_13_n_0\
    );
\Accum_i[37]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(26),
      O => \Accum_i[37]_i_14_n_0\
    );
\Accum_i[37]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(25),
      O => \Accum_i[37]_i_15_n_0\
    );
\Accum_i[37]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(24),
      O => \Accum_i[37]_i_16_n_0\
    );
\Accum_i[37]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(23),
      O => \Accum_i[37]_i_17_n_0\
    );
\Accum_i[37]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(30),
      O => \Accum_i[37]_i_2_n_0\
    );
\Accum_i[37]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(29),
      O => \Accum_i[37]_i_3_n_0\
    );
\Accum_i[37]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(28),
      O => \Accum_i[37]_i_4_n_0\
    );
\Accum_i[37]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(27),
      O => \Accum_i[37]_i_5_n_0\
    );
\Accum_i[37]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(26),
      O => \Accum_i[37]_i_6_n_0\
    );
\Accum_i[37]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(25),
      O => \Accum_i[37]_i_7_n_0\
    );
\Accum_i[37]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(24),
      O => \Accum_i[37]_i_8_n_0\
    );
\Accum_i[37]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(23),
      O => \Accum_i[37]_i_9_n_0\
    );
\Accum_i[39]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(31),
      O => \Accum_i[39]_i_10_n_0\
    );
\Accum_i[39]_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(31),
      O => \Accum_i[39]_i_10__0_n_0\
    );
\Accum_i[39]_i_10__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(32),
      O => \Accum_i[39]_i_10__1_n_0\
    );
\Accum_i[39]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(30),
      O => \Accum_i[39]_i_11_n_0\
    );
\Accum_i[39]_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(30),
      O => \Accum_i[39]_i_11__0_n_0\
    );
\Accum_i[39]_i_11__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(31),
      O => \Accum_i[39]_i_11__1_n_0\
    );
\Accum_i[39]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(29),
      O => \Accum_i[39]_i_12_n_0\
    );
\Accum_i[39]_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(29),
      O => \Accum_i[39]_i_12__0_n_0\
    );
\Accum_i[39]_i_12__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(30),
      O => \Accum_i[39]_i_12__1_n_0\
    );
\Accum_i[39]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(28),
      O => \Accum_i[39]_i_13_n_0\
    );
\Accum_i[39]_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(28),
      O => \Accum_i[39]_i_13__0_n_0\
    );
\Accum_i[39]_i_13__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(29),
      O => \Accum_i[39]_i_13__1_n_0\
    );
\Accum_i[39]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(27),
      O => \Accum_i[39]_i_14_n_0\
    );
\Accum_i[39]_i_14__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(27),
      O => \Accum_i[39]_i_14__0_n_0\
    );
\Accum_i[39]_i_14__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(28),
      O => \Accum_i[39]_i_14__1_n_0\
    );
\Accum_i[39]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(26),
      O => \Accum_i[39]_i_15_n_0\
    );
\Accum_i[39]_i_15__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(26),
      O => \Accum_i[39]_i_15__0_n_0\
    );
\Accum_i[39]_i_15__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(27),
      O => \Accum_i[39]_i_15__1_n_0\
    );
\Accum_i[39]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(25),
      O => \Accum_i[39]_i_16_n_0\
    );
\Accum_i[39]_i_16__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(25),
      O => \Accum_i[39]_i_16__0_n_0\
    );
\Accum_i[39]_i_16__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(26),
      O => \Accum_i[39]_i_16__1_n_0\
    );
\Accum_i[39]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(24),
      O => \Accum_i[39]_i_17_n_0\
    );
\Accum_i[39]_i_17__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(24),
      O => \Accum_i[39]_i_17__0_n_0\
    );
\Accum_i[39]_i_17__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(25),
      O => \Accum_i[39]_i_17__1_n_0\
    );
\Accum_i[39]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(31),
      O => \Accum_i[39]_i_2_n_0\
    );
\Accum_i[39]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(31),
      O => \Accum_i[39]_i_2__0_n_0\
    );
\Accum_i[39]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(32),
      O => \Accum_i[39]_i_2__1_n_0\
    );
\Accum_i[39]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(30),
      O => \Accum_i[39]_i_3_n_0\
    );
\Accum_i[39]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(30),
      O => \Accum_i[39]_i_3__0_n_0\
    );
\Accum_i[39]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(31),
      O => \Accum_i[39]_i_3__1_n_0\
    );
\Accum_i[39]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(29),
      O => \Accum_i[39]_i_4_n_0\
    );
\Accum_i[39]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(29),
      O => \Accum_i[39]_i_4__0_n_0\
    );
\Accum_i[39]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(30),
      O => \Accum_i[39]_i_4__1_n_0\
    );
\Accum_i[39]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(28),
      O => \Accum_i[39]_i_5_n_0\
    );
\Accum_i[39]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(28),
      O => \Accum_i[39]_i_5__0_n_0\
    );
\Accum_i[39]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(29),
      O => \Accum_i[39]_i_5__1_n_0\
    );
\Accum_i[39]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(27),
      O => \Accum_i[39]_i_6_n_0\
    );
\Accum_i[39]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(27),
      O => \Accum_i[39]_i_6__0_n_0\
    );
\Accum_i[39]_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(28),
      O => \Accum_i[39]_i_6__1_n_0\
    );
\Accum_i[39]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(26),
      O => \Accum_i[39]_i_7_n_0\
    );
\Accum_i[39]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(26),
      O => \Accum_i[39]_i_7__0_n_0\
    );
\Accum_i[39]_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(27),
      O => \Accum_i[39]_i_7__1_n_0\
    );
\Accum_i[39]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(25),
      O => \Accum_i[39]_i_8_n_0\
    );
\Accum_i[39]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(25),
      O => \Accum_i[39]_i_8__0_n_0\
    );
\Accum_i[39]_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(26),
      O => \Accum_i[39]_i_8__1_n_0\
    );
\Accum_i[39]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(24),
      O => \Accum_i[39]_i_9_n_0\
    );
\Accum_i[39]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(24),
      O => \Accum_i[39]_i_9__0_n_0\
    );
\Accum_i[39]_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(25),
      O => \Accum_i[39]_i_9__1_n_0\
    );
\Accum_i[45]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(38),
      O => \Accum_i[45]_i_10_n_0\
    );
\Accum_i[45]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(37),
      O => \Accum_i[45]_i_11_n_0\
    );
\Accum_i[45]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(36),
      O => \Accum_i[45]_i_12_n_0\
    );
\Accum_i[45]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(35),
      O => \Accum_i[45]_i_13_n_0\
    );
\Accum_i[45]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(34),
      O => \Accum_i[45]_i_14_n_0\
    );
\Accum_i[45]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(33),
      O => \Accum_i[45]_i_15_n_0\
    );
\Accum_i[45]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(32),
      O => \Accum_i[45]_i_16_n_0\
    );
\Accum_i[45]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(31),
      O => \Accum_i[45]_i_17_n_0\
    );
\Accum_i[45]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(38),
      O => \Accum_i[45]_i_2_n_0\
    );
\Accum_i[45]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(37),
      O => \Accum_i[45]_i_3_n_0\
    );
\Accum_i[45]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(36),
      O => \Accum_i[45]_i_4_n_0\
    );
\Accum_i[45]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(35),
      O => \Accum_i[45]_i_5_n_0\
    );
\Accum_i[45]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(34),
      O => \Accum_i[45]_i_6_n_0\
    );
\Accum_i[45]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(33),
      O => \Accum_i[45]_i_7_n_0\
    );
\Accum_i[45]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(32),
      O => \Accum_i[45]_i_8_n_0\
    );
\Accum_i[45]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(31),
      O => \Accum_i[45]_i_9_n_0\
    );
\Accum_i[47]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(39),
      O => \Accum_i[47]_i_10_n_0\
    );
\Accum_i[47]_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(39),
      O => \Accum_i[47]_i_10__0_n_0\
    );
\Accum_i[47]_i_10__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(40),
      O => \Accum_i[47]_i_10__1_n_0\
    );
\Accum_i[47]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(38),
      O => \Accum_i[47]_i_11_n_0\
    );
\Accum_i[47]_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(38),
      O => \Accum_i[47]_i_11__0_n_0\
    );
\Accum_i[47]_i_11__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(39),
      O => \Accum_i[47]_i_11__1_n_0\
    );
\Accum_i[47]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(37),
      O => \Accum_i[47]_i_12_n_0\
    );
\Accum_i[47]_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(37),
      O => \Accum_i[47]_i_12__0_n_0\
    );
\Accum_i[47]_i_12__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(38),
      O => \Accum_i[47]_i_12__1_n_0\
    );
\Accum_i[47]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(36),
      O => \Accum_i[47]_i_13_n_0\
    );
\Accum_i[47]_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(36),
      O => \Accum_i[47]_i_13__0_n_0\
    );
\Accum_i[47]_i_13__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(37),
      O => \Accum_i[47]_i_13__1_n_0\
    );
\Accum_i[47]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(35),
      O => \Accum_i[47]_i_14_n_0\
    );
\Accum_i[47]_i_14__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(35),
      O => \Accum_i[47]_i_14__0_n_0\
    );
\Accum_i[47]_i_14__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(36),
      O => \Accum_i[47]_i_14__1_n_0\
    );
\Accum_i[47]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(34),
      O => \Accum_i[47]_i_15_n_0\
    );
\Accum_i[47]_i_15__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(34),
      O => \Accum_i[47]_i_15__0_n_0\
    );
\Accum_i[47]_i_15__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(35),
      O => \Accum_i[47]_i_15__1_n_0\
    );
\Accum_i[47]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(33),
      O => \Accum_i[47]_i_16_n_0\
    );
\Accum_i[47]_i_16__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(33),
      O => \Accum_i[47]_i_16__0_n_0\
    );
\Accum_i[47]_i_16__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(34),
      O => \Accum_i[47]_i_16__1_n_0\
    );
\Accum_i[47]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(32),
      O => \Accum_i[47]_i_17_n_0\
    );
\Accum_i[47]_i_17__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(32),
      O => \Accum_i[47]_i_17__0_n_0\
    );
\Accum_i[47]_i_17__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(33),
      O => \Accum_i[47]_i_17__1_n_0\
    );
\Accum_i[47]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(39),
      O => \Accum_i[47]_i_2_n_0\
    );
\Accum_i[47]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(39),
      O => \Accum_i[47]_i_2__0_n_0\
    );
\Accum_i[47]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(40),
      O => \Accum_i[47]_i_2__1_n_0\
    );
\Accum_i[47]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(38),
      O => \Accum_i[47]_i_3_n_0\
    );
\Accum_i[47]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(38),
      O => \Accum_i[47]_i_3__0_n_0\
    );
\Accum_i[47]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(39),
      O => \Accum_i[47]_i_3__1_n_0\
    );
\Accum_i[47]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(37),
      O => \Accum_i[47]_i_4_n_0\
    );
\Accum_i[47]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(37),
      O => \Accum_i[47]_i_4__0_n_0\
    );
\Accum_i[47]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(38),
      O => \Accum_i[47]_i_4__1_n_0\
    );
\Accum_i[47]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(36),
      O => \Accum_i[47]_i_5_n_0\
    );
\Accum_i[47]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(36),
      O => \Accum_i[47]_i_5__0_n_0\
    );
\Accum_i[47]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(37),
      O => \Accum_i[47]_i_5__1_n_0\
    );
\Accum_i[47]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(35),
      O => \Accum_i[47]_i_6_n_0\
    );
\Accum_i[47]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(35),
      O => \Accum_i[47]_i_6__0_n_0\
    );
\Accum_i[47]_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(36),
      O => \Accum_i[47]_i_6__1_n_0\
    );
\Accum_i[47]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(34),
      O => \Accum_i[47]_i_7_n_0\
    );
\Accum_i[47]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(34),
      O => \Accum_i[47]_i_7__0_n_0\
    );
\Accum_i[47]_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(35),
      O => \Accum_i[47]_i_7__1_n_0\
    );
\Accum_i[47]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(33),
      O => \Accum_i[47]_i_8_n_0\
    );
\Accum_i[47]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(33),
      O => \Accum_i[47]_i_8__0_n_0\
    );
\Accum_i[47]_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(34),
      O => \Accum_i[47]_i_8__1_n_0\
    );
\Accum_i[47]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(32),
      O => \Accum_i[47]_i_9_n_0\
    );
\Accum_i[47]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(32),
      O => \Accum_i[47]_i_9__0_n_0\
    );
\Accum_i[47]_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(33),
      O => \Accum_i[47]_i_9__1_n_0\
    );
\Accum_i[53]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(46),
      O => \Accum_i[53]_i_10_n_0\
    );
\Accum_i[53]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(45),
      O => \Accum_i[53]_i_11_n_0\
    );
\Accum_i[53]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(44),
      O => \Accum_i[53]_i_12_n_0\
    );
\Accum_i[53]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(43),
      O => \Accum_i[53]_i_13_n_0\
    );
\Accum_i[53]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(42),
      O => \Accum_i[53]_i_14_n_0\
    );
\Accum_i[53]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(41),
      O => \Accum_i[53]_i_15_n_0\
    );
\Accum_i[53]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(40),
      O => \Accum_i[53]_i_16_n_0\
    );
\Accum_i[53]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(39),
      O => \Accum_i[53]_i_17_n_0\
    );
\Accum_i[53]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(46),
      O => \Accum_i[53]_i_2_n_0\
    );
\Accum_i[53]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(45),
      O => \Accum_i[53]_i_3_n_0\
    );
\Accum_i[53]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(44),
      O => \Accum_i[53]_i_4_n_0\
    );
\Accum_i[53]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(43),
      O => \Accum_i[53]_i_5_n_0\
    );
\Accum_i[53]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(42),
      O => \Accum_i[53]_i_6_n_0\
    );
\Accum_i[53]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(41),
      O => \Accum_i[53]_i_7_n_0\
    );
\Accum_i[53]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(40),
      O => \Accum_i[53]_i_8_n_0\
    );
\Accum_i[53]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(39),
      O => \Accum_i[53]_i_9_n_0\
    );
\Accum_i[55]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(47),
      O => \Accum_i[55]_i_10_n_0\
    );
\Accum_i[55]_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(47),
      O => \Accum_i[55]_i_10__0_n_0\
    );
\Accum_i[55]_i_10__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(48),
      O => \Accum_i[55]_i_10__1_n_0\
    );
\Accum_i[55]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(46),
      O => \Accum_i[55]_i_11_n_0\
    );
\Accum_i[55]_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(46),
      O => \Accum_i[55]_i_11__0_n_0\
    );
\Accum_i[55]_i_11__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(47),
      O => \Accum_i[55]_i_11__1_n_0\
    );
\Accum_i[55]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(45),
      O => \Accum_i[55]_i_12_n_0\
    );
\Accum_i[55]_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(45),
      O => \Accum_i[55]_i_12__0_n_0\
    );
\Accum_i[55]_i_12__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(46),
      O => \Accum_i[55]_i_12__1_n_0\
    );
\Accum_i[55]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(44),
      O => \Accum_i[55]_i_13_n_0\
    );
\Accum_i[55]_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(44),
      O => \Accum_i[55]_i_13__0_n_0\
    );
\Accum_i[55]_i_13__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(45),
      O => \Accum_i[55]_i_13__1_n_0\
    );
\Accum_i[55]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(43),
      O => \Accum_i[55]_i_14_n_0\
    );
\Accum_i[55]_i_14__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(43),
      O => \Accum_i[55]_i_14__0_n_0\
    );
\Accum_i[55]_i_14__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(44),
      O => \Accum_i[55]_i_14__1_n_0\
    );
\Accum_i[55]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(42),
      O => \Accum_i[55]_i_15_n_0\
    );
\Accum_i[55]_i_15__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(42),
      O => \Accum_i[55]_i_15__0_n_0\
    );
\Accum_i[55]_i_15__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(43),
      O => \Accum_i[55]_i_15__1_n_0\
    );
\Accum_i[55]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(41),
      O => \Accum_i[55]_i_16_n_0\
    );
\Accum_i[55]_i_16__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(41),
      O => \Accum_i[55]_i_16__0_n_0\
    );
\Accum_i[55]_i_16__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(42),
      O => \Accum_i[55]_i_16__1_n_0\
    );
\Accum_i[55]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(40),
      O => \Accum_i[55]_i_17_n_0\
    );
\Accum_i[55]_i_17__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(40),
      O => \Accum_i[55]_i_17__0_n_0\
    );
\Accum_i[55]_i_17__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(41),
      O => \Accum_i[55]_i_17__1_n_0\
    );
\Accum_i[55]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(47),
      O => \Accum_i[55]_i_2_n_0\
    );
\Accum_i[55]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(47),
      O => \Accum_i[55]_i_2__0_n_0\
    );
\Accum_i[55]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(48),
      O => \Accum_i[55]_i_2__1_n_0\
    );
\Accum_i[55]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(46),
      O => \Accum_i[55]_i_3_n_0\
    );
\Accum_i[55]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(46),
      O => \Accum_i[55]_i_3__0_n_0\
    );
\Accum_i[55]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(47),
      O => \Accum_i[55]_i_3__1_n_0\
    );
\Accum_i[55]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(45),
      O => \Accum_i[55]_i_4_n_0\
    );
\Accum_i[55]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(45),
      O => \Accum_i[55]_i_4__0_n_0\
    );
\Accum_i[55]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(46),
      O => \Accum_i[55]_i_4__1_n_0\
    );
\Accum_i[55]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(44),
      O => \Accum_i[55]_i_5_n_0\
    );
\Accum_i[55]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(44),
      O => \Accum_i[55]_i_5__0_n_0\
    );
\Accum_i[55]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(45),
      O => \Accum_i[55]_i_5__1_n_0\
    );
\Accum_i[55]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(43),
      O => \Accum_i[55]_i_6_n_0\
    );
\Accum_i[55]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(43),
      O => \Accum_i[55]_i_6__0_n_0\
    );
\Accum_i[55]_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(44),
      O => \Accum_i[55]_i_6__1_n_0\
    );
\Accum_i[55]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(42),
      O => \Accum_i[55]_i_7_n_0\
    );
\Accum_i[55]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(42),
      O => \Accum_i[55]_i_7__0_n_0\
    );
\Accum_i[55]_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(43),
      O => \Accum_i[55]_i_7__1_n_0\
    );
\Accum_i[55]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(41),
      O => \Accum_i[55]_i_8_n_0\
    );
\Accum_i[55]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(41),
      O => \Accum_i[55]_i_8__0_n_0\
    );
\Accum_i[55]_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(42),
      O => \Accum_i[55]_i_8__1_n_0\
    );
\Accum_i[55]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(40),
      O => \Accum_i[55]_i_9_n_0\
    );
\Accum_i[55]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(40),
      O => \Accum_i[55]_i_9__0_n_0\
    );
\Accum_i[55]_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(41),
      O => \Accum_i[55]_i_9__1_n_0\
    );
\Accum_i[61]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(54),
      O => \Accum_i[61]_i_10_n_0\
    );
\Accum_i[61]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(53),
      O => \Accum_i[61]_i_11_n_0\
    );
\Accum_i[61]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(52),
      O => \Accum_i[61]_i_12_n_0\
    );
\Accum_i[61]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(51),
      O => \Accum_i[61]_i_13_n_0\
    );
\Accum_i[61]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(50),
      O => \Accum_i[61]_i_14_n_0\
    );
\Accum_i[61]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(49),
      O => \Accum_i[61]_i_15_n_0\
    );
\Accum_i[61]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(48),
      O => \Accum_i[61]_i_16_n_0\
    );
\Accum_i[61]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(47),
      O => \Accum_i[61]_i_17_n_0\
    );
\Accum_i[61]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(54),
      O => \Accum_i[61]_i_2_n_0\
    );
\Accum_i[61]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(53),
      O => \Accum_i[61]_i_3_n_0\
    );
\Accum_i[61]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(52),
      O => \Accum_i[61]_i_4_n_0\
    );
\Accum_i[61]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(51),
      O => \Accum_i[61]_i_5_n_0\
    );
\Accum_i[61]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(50),
      O => \Accum_i[61]_i_6_n_0\
    );
\Accum_i[61]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(49),
      O => \Accum_i[61]_i_7_n_0\
    );
\Accum_i[61]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(48),
      O => \Accum_i[61]_i_8_n_0\
    );
\Accum_i[61]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(47),
      O => \Accum_i[61]_i_9_n_0\
    );
\Accum_i[63]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      O => metrics_cnt_en_reg_0(0)
    );
\Accum_i[63]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(54),
      O => \Accum_i[63]_i_10_n_0\
    );
\Accum_i[63]_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(55),
      O => \Accum_i[63]_i_10__0_n_0\
    );
\Accum_i[63]_i_10__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(49),
      O => \Accum_i[63]_i_10__1_n_0\
    );
\Accum_i[63]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(53),
      O => \Accum_i[63]_i_11_n_0\
    );
\Accum_i[63]_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(54),
      O => \Accum_i[63]_i_11__0_n_0\
    );
\Accum_i[63]_i_11__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(56),
      O => \Accum_i[63]_i_11__1_n_0\
    );
\Accum_i[63]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(52),
      O => \Accum_i[63]_i_12_n_0\
    );
\Accum_i[63]_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(53),
      O => \Accum_i[63]_i_12__0_n_0\
    );
\Accum_i[63]_i_12__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(55),
      O => \Accum_i[63]_i_12__1_n_0\
    );
\Accum_i[63]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(51),
      O => \Accum_i[63]_i_13_n_0\
    );
\Accum_i[63]_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(52),
      O => \Accum_i[63]_i_13__0_n_0\
    );
\Accum_i[63]_i_13__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(54),
      O => \Accum_i[63]_i_13__1_n_0\
    );
\Accum_i[63]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(50),
      O => \Accum_i[63]_i_14_n_0\
    );
\Accum_i[63]_i_14__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(51),
      O => \Accum_i[63]_i_14__0_n_0\
    );
\Accum_i[63]_i_14__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(53),
      O => \Accum_i[63]_i_14__1_n_0\
    );
\Accum_i[63]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(49),
      O => \Accum_i[63]_i_15_n_0\
    );
\Accum_i[63]_i_15__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(50),
      O => \Accum_i[63]_i_15__0_n_0\
    );
\Accum_i[63]_i_15__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(52),
      O => \Accum_i[63]_i_15__1_n_0\
    );
\Accum_i[63]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(48),
      O => \Accum_i[63]_i_16_n_0\
    );
\Accum_i[63]_i_16__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(49),
      O => \Accum_i[63]_i_16__0_n_0\
    );
\Accum_i[63]_i_16__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(51),
      O => \Accum_i[63]_i_16__1_n_0\
    );
\Accum_i[63]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(48),
      O => \Accum_i[63]_i_17_n_0\
    );
\Accum_i[63]_i_17__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(50),
      O => \Accum_i[63]_i_17__0_n_0\
    );
\Accum_i[63]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(49),
      O => \Accum_i[63]_i_18_n_0\
    );
\Accum_i[63]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      O => metrics_cnt_en_reg_1(0)
    );
\Accum_i[63]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F8FF"
    )
        port map (
      I0 => \Accum_i_reg[31]\(0),
      I1 => Reset_On_Sample_Read,
      I2 => Metrics_Cnt_Reset,
      I3 => mon_resetn,
      O => SR(0)
    );
\Accum_i[63]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      O => metrics_cnt_en_reg_2(0)
    );
\Accum_i[63]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      O => metrics_cnt_en_reg_3(0)
    );
\Accum_i[63]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      O => E(0)
    );
\Accum_i[63]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(54),
      O => \Accum_i[63]_i_2__0_n_0\
    );
\Accum_i[63]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(53),
      O => \Accum_i[63]_i_3_n_0\
    );
\Accum_i[63]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(54),
      O => \Accum_i[63]_i_3__0_n_0\
    );
\Accum_i[63]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(55),
      O => \Accum_i[63]_i_3__1_n_0\
    );
\Accum_i[63]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(52),
      O => \Accum_i[63]_i_4_n_0\
    );
\Accum_i[63]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(53),
      O => \Accum_i[63]_i_4__0_n_0\
    );
\Accum_i[63]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(55),
      O => \Accum_i[63]_i_4__1_n_0\
    );
\Accum_i[63]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(56),
      O => \Accum_i[63]_i_4__2_n_0\
    );
\Accum_i[63]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(51),
      O => \Accum_i[63]_i_5_n_0\
    );
\Accum_i[63]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(52),
      O => \Accum_i[63]_i_5__0_n_0\
    );
\Accum_i[63]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(54),
      O => \Accum_i[63]_i_5__1_n_0\
    );
\Accum_i[63]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_4\(55),
      O => \Accum_i[63]_i_5__2_n_0\
    );
\Accum_i[63]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(50),
      O => \Accum_i[63]_i_6_n_0\
    );
\Accum_i[63]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(51),
      O => \Accum_i[63]_i_6__0_n_0\
    );
\Accum_i[63]_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(53),
      O => \Accum_i[63]_i_6__1_n_0\
    );
\Accum_i[63]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(49),
      O => \Accum_i[63]_i_7_n_0\
    );
\Accum_i[63]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(50),
      O => \Accum_i[63]_i_7__0_n_0\
    );
\Accum_i[63]_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(52),
      O => \Accum_i[63]_i_7__1_n_0\
    );
\Accum_i[63]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(48),
      O => \Accum_i[63]_i_8_n_0\
    );
\Accum_i[63]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(49),
      O => \Accum_i[63]_i_8__0_n_0\
    );
\Accum_i[63]_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(51),
      O => \Accum_i[63]_i_8__1_n_0\
    );
\Accum_i[63]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]\(55),
      O => \Accum_i[63]_i_9_n_0\
    );
\Accum_i[63]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      I2 => \Accum_i_reg[63]_0\(48),
      O => \Accum_i[63]_i_9__0_n_0\
    );
\Accum_i[63]_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(50),
      O => \Accum_i[63]_i_9__1_n_0\
    );
\Accum_i[7]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(0),
      O => metrics_cnt_en_reg_24(0)
    );
\Accum_i[7]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      I2 => \Accum_i_reg[63]_2\(0),
      O => metrics_cnt_en_reg_23(0)
    );
\Accum_i_reg[13]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \Accum_i_reg[13]_i_1_n_0\,
      CO(6) => \Accum_i_reg[13]_i_1_n_1\,
      CO(5) => \Accum_i_reg[13]_i_1_n_2\,
      CO(4) => \Accum_i_reg[13]_i_1_n_3\,
      CO(3) => \Accum_i_reg[13]_i_1_n_4\,
      CO(2) => \Accum_i_reg[13]_i_1_n_5\,
      CO(1) => \Accum_i_reg[13]_i_1_n_6\,
      CO(0) => \Accum_i_reg[13]_i_1_n_7\,
      DI(7) => \Accum_i[13]_i_2_n_0\,
      DI(6) => \Accum_i[13]_i_3_n_0\,
      DI(5) => \Accum_i[13]_i_4_n_0\,
      DI(4) => \Accum_i[13]_i_5_n_0\,
      DI(3) => \Accum_i[13]_i_6_n_0\,
      DI(2) => \Accum_i[13]_i_7_n_0\,
      DI(1) => \Accum_i[13]_i_8_n_0\,
      DI(0) => DI(0),
      O(7 downto 1) => metrics_cnt_en_reg_5(6 downto 0),
      O(0) => \NLW_Accum_i_reg[13]_i_1_O_UNCONNECTED\(0),
      S(7) => \Accum_i[13]_i_9_n_0\,
      S(6) => \Accum_i[13]_i_10_n_0\,
      S(5) => \Accum_i[13]_i_11_n_0\,
      S(4) => \Accum_i[13]_i_12_n_0\,
      S(3) => \Accum_i[13]_i_13_n_0\,
      S(2) => \Accum_i[13]_i_14_n_0\,
      S(1) => \Accum_i[13]_i_15_n_0\,
      S(0) => \Accum_i_reg[13]\(0)
    );
\Accum_i_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => CO(0),
      CI_TOP => '0',
      CO(7) => \Accum_i_reg[15]_i_1_n_0\,
      CO(6) => \Accum_i_reg[15]_i_1_n_1\,
      CO(5) => \Accum_i_reg[15]_i_1_n_2\,
      CO(4) => \Accum_i_reg[15]_i_1_n_3\,
      CO(3) => \Accum_i_reg[15]_i_1_n_4\,
      CO(2) => \Accum_i_reg[15]_i_1_n_5\,
      CO(1) => \Accum_i_reg[15]_i_1_n_6\,
      CO(0) => \Accum_i_reg[15]_i_1_n_7\,
      DI(7) => \Accum_i[15]_i_2__1_n_0\,
      DI(6) => \Accum_i[15]_i_3__1_n_0\,
      DI(5) => \Accum_i[15]_i_4__1_n_0\,
      DI(4) => \Accum_i[15]_i_5__1_n_0\,
      DI(3) => \Accum_i[15]_i_6__1_n_0\,
      DI(2) => \Accum_i[15]_i_7__1_n_0\,
      DI(1) => \Accum_i[15]_i_8__1_n_0\,
      DI(0) => \Accum_i[15]_i_9__1_n_0\,
      O(7 downto 0) => D(7 downto 0),
      S(7) => \Accum_i[15]_i_10__1_n_0\,
      S(6) => \Accum_i[15]_i_11__1_n_0\,
      S(5) => \Accum_i[15]_i_12__1_n_0\,
      S(4) => \Accum_i[15]_i_13__1_n_0\,
      S(3) => \Accum_i[15]_i_14__1_n_0\,
      S(2) => \Accum_i[15]_i_15__1_n_0\,
      S(1) => \Accum_i[15]_i_16__1_n_0\,
      S(0) => \Accum_i[15]_i_17__1_n_0\
    );
\Accum_i_reg[15]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \Accum_i_reg[15]\(0),
      CI_TOP => '0',
      CO(7) => \Accum_i_reg[15]_i_1__0_n_0\,
      CO(6) => \Accum_i_reg[15]_i_1__0_n_1\,
      CO(5) => \Accum_i_reg[15]_i_1__0_n_2\,
      CO(4) => \Accum_i_reg[15]_i_1__0_n_3\,
      CO(3) => \Accum_i_reg[15]_i_1__0_n_4\,
      CO(2) => \Accum_i_reg[15]_i_1__0_n_5\,
      CO(1) => \Accum_i_reg[15]_i_1__0_n_6\,
      CO(0) => \Accum_i_reg[15]_i_1__0_n_7\,
      DI(7) => \Accum_i[15]_i_2__0_n_0\,
      DI(6) => \Accum_i[15]_i_3__0_n_0\,
      DI(5) => \Accum_i[15]_i_4__0_n_0\,
      DI(4) => \Accum_i[15]_i_5__0_n_0\,
      DI(3) => \Accum_i[15]_i_6__0_n_0\,
      DI(2) => \Accum_i[15]_i_7__0_n_0\,
      DI(1) => \Accum_i[15]_i_8__0_n_0\,
      DI(0) => \Accum_i[15]_i_9__0_n_0\,
      O(7 downto 0) => metrics_cnt_en_reg_4(7 downto 0),
      S(7) => \Accum_i[15]_i_10__0_n_0\,
      S(6) => \Accum_i[15]_i_11__0_n_0\,
      S(5) => \Accum_i[15]_i_12__0_n_0\,
      S(4) => \Accum_i[15]_i_13__0_n_0\,
      S(3) => \Accum_i[15]_i_14__0_n_0\,
      S(2) => \Accum_i[15]_i_15__0_n_0\,
      S(1) => \Accum_i[15]_i_16__0_n_0\,
      S(0) => \Accum_i[15]_i_17__0_n_0\
    );
\Accum_i_reg[15]_i_1__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \Accum_i_reg[15]_0\(0),
      CI_TOP => '0',
      CO(7) => \Accum_i_reg[15]_i_1__1_n_0\,
      CO(6) => \Accum_i_reg[15]_i_1__1_n_1\,
      CO(5) => \Accum_i_reg[15]_i_1__1_n_2\,
      CO(4) => \Accum_i_reg[15]_i_1__1_n_3\,
      CO(3) => \Accum_i_reg[15]_i_1__1_n_4\,
      CO(2) => \Accum_i_reg[15]_i_1__1_n_5\,
      CO(1) => \Accum_i_reg[15]_i_1__1_n_6\,
      CO(0) => \Accum_i_reg[15]_i_1__1_n_7\,
      DI(7) => \Accum_i[15]_i_2_n_0\,
      DI(6) => \Accum_i[15]_i_3_n_0\,
      DI(5) => \Accum_i[15]_i_4_n_0\,
      DI(4) => \Accum_i[15]_i_5_n_0\,
      DI(3) => \Accum_i[15]_i_6_n_0\,
      DI(2) => \Accum_i[15]_i_7_n_0\,
      DI(1) => \Accum_i[15]_i_8_n_0\,
      DI(0) => \Accum_i[15]_i_9_n_0\,
      O(7 downto 0) => metrics_cnt_en_reg_6(7 downto 0),
      S(7) => \Accum_i[15]_i_10_n_0\,
      S(6) => \Accum_i[15]_i_11_n_0\,
      S(5) => \Accum_i[15]_i_12_n_0\,
      S(4) => \Accum_i[15]_i_13_n_0\,
      S(3) => \Accum_i[15]_i_14_n_0\,
      S(2) => \Accum_i[15]_i_15_n_0\,
      S(1) => \Accum_i[15]_i_16_n_0\,
      S(0) => \Accum_i[15]_i_17_n_0\
    );
\Accum_i_reg[21]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \Accum_i_reg[13]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \Accum_i_reg[21]_i_1_n_0\,
      CO(6) => \Accum_i_reg[21]_i_1_n_1\,
      CO(5) => \Accum_i_reg[21]_i_1_n_2\,
      CO(4) => \Accum_i_reg[21]_i_1_n_3\,
      CO(3) => \Accum_i_reg[21]_i_1_n_4\,
      CO(2) => \Accum_i_reg[21]_i_1_n_5\,
      CO(1) => \Accum_i_reg[21]_i_1_n_6\,
      CO(0) => \Accum_i_reg[21]_i_1_n_7\,
      DI(7) => \Accum_i[21]_i_2_n_0\,
      DI(6) => \Accum_i[21]_i_3_n_0\,
      DI(5) => \Accum_i[21]_i_4_n_0\,
      DI(4) => \Accum_i[21]_i_5_n_0\,
      DI(3) => \Accum_i[21]_i_6_n_0\,
      DI(2) => \Accum_i[21]_i_7_n_0\,
      DI(1) => \Accum_i[21]_i_8_n_0\,
      DI(0) => \Accum_i[21]_i_9_n_0\,
      O(7 downto 0) => metrics_cnt_en_reg_5(14 downto 7),
      S(7) => \Accum_i[21]_i_10_n_0\,
      S(6) => \Accum_i[21]_i_11_n_0\,
      S(5) => \Accum_i[21]_i_12_n_0\,
      S(4) => \Accum_i[21]_i_13_n_0\,
      S(3) => \Accum_i[21]_i_14_n_0\,
      S(2) => \Accum_i[21]_i_15_n_0\,
      S(1) => \Accum_i[21]_i_16_n_0\,
      S(0) => \Accum_i[21]_i_17_n_0\
    );
\Accum_i_reg[23]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \Accum_i_reg[15]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \Accum_i_reg[23]_i_1_n_0\,
      CO(6) => \Accum_i_reg[23]_i_1_n_1\,
      CO(5) => \Accum_i_reg[23]_i_1_n_2\,
      CO(4) => \Accum_i_reg[23]_i_1_n_3\,
      CO(3) => \Accum_i_reg[23]_i_1_n_4\,
      CO(2) => \Accum_i_reg[23]_i_1_n_5\,
      CO(1) => \Accum_i_reg[23]_i_1_n_6\,
      CO(0) => \Accum_i_reg[23]_i_1_n_7\,
      DI(7) => \Accum_i[23]_i_2__1_n_0\,
      DI(6) => \Accum_i[23]_i_3__1_n_0\,
      DI(5) => \Accum_i[23]_i_4__1_n_0\,
      DI(4) => \Accum_i[23]_i_5__1_n_0\,
      DI(3) => \Accum_i[23]_i_6__1_n_0\,
      DI(2) => \Accum_i[23]_i_7__1_n_0\,
      DI(1) => \Accum_i[23]_i_8__1_n_0\,
      DI(0) => \Accum_i[23]_i_9__1_n_0\,
      O(7 downto 0) => D(15 downto 8),
      S(7) => \Accum_i[23]_i_10__1_n_0\,
      S(6) => \Accum_i[23]_i_11__1_n_0\,
      S(5) => \Accum_i[23]_i_12__1_n_0\,
      S(4) => \Accum_i[23]_i_13__1_n_0\,
      S(3) => \Accum_i[23]_i_14__1_n_0\,
      S(2) => \Accum_i[23]_i_15__1_n_0\,
      S(1) => \Accum_i[23]_i_16__1_n_0\,
      S(0) => \Accum_i[23]_i_17__1_n_0\
    );
\Accum_i_reg[23]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \Accum_i_reg[15]_i_1__0_n_0\,
      CI_TOP => '0',
      CO(7) => \Accum_i_reg[23]_i_1__0_n_0\,
      CO(6) => \Accum_i_reg[23]_i_1__0_n_1\,
      CO(5) => \Accum_i_reg[23]_i_1__0_n_2\,
      CO(4) => \Accum_i_reg[23]_i_1__0_n_3\,
      CO(3) => \Accum_i_reg[23]_i_1__0_n_4\,
      CO(2) => \Accum_i_reg[23]_i_1__0_n_5\,
      CO(1) => \Accum_i_reg[23]_i_1__0_n_6\,
      CO(0) => \Accum_i_reg[23]_i_1__0_n_7\,
      DI(7) => \Accum_i[23]_i_2__0_n_0\,
      DI(6) => \Accum_i[23]_i_3__0_n_0\,
      DI(5) => \Accum_i[23]_i_4__0_n_0\,
      DI(4) => \Accum_i[23]_i_5__0_n_0\,
      DI(3) => \Accum_i[23]_i_6__0_n_0\,
      DI(2) => \Accum_i[23]_i_7__0_n_0\,
      DI(1) => \Accum_i[23]_i_8__0_n_0\,
      DI(0) => \Accum_i[23]_i_9__0_n_0\,
      O(7 downto 0) => metrics_cnt_en_reg_4(15 downto 8),
      S(7) => \Accum_i[23]_i_10__0_n_0\,
      S(6) => \Accum_i[23]_i_11__0_n_0\,
      S(5) => \Accum_i[23]_i_12__0_n_0\,
      S(4) => \Accum_i[23]_i_13__0_n_0\,
      S(3) => \Accum_i[23]_i_14__0_n_0\,
      S(2) => \Accum_i[23]_i_15__0_n_0\,
      S(1) => \Accum_i[23]_i_16__0_n_0\,
      S(0) => \Accum_i[23]_i_17__0_n_0\
    );
\Accum_i_reg[23]_i_1__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \Accum_i_reg[15]_i_1__1_n_0\,
      CI_TOP => '0',
      CO(7) => \Accum_i_reg[23]_i_1__1_n_0\,
      CO(6) => \Accum_i_reg[23]_i_1__1_n_1\,
      CO(5) => \Accum_i_reg[23]_i_1__1_n_2\,
      CO(4) => \Accum_i_reg[23]_i_1__1_n_3\,
      CO(3) => \Accum_i_reg[23]_i_1__1_n_4\,
      CO(2) => \Accum_i_reg[23]_i_1__1_n_5\,
      CO(1) => \Accum_i_reg[23]_i_1__1_n_6\,
      CO(0) => \Accum_i_reg[23]_i_1__1_n_7\,
      DI(7) => \Accum_i[23]_i_2_n_0\,
      DI(6) => \Accum_i[23]_i_3_n_0\,
      DI(5) => \Accum_i[23]_i_4_n_0\,
      DI(4) => \Accum_i[23]_i_5_n_0\,
      DI(3) => \Accum_i[23]_i_6_n_0\,
      DI(2) => \Accum_i[23]_i_7_n_0\,
      DI(1) => \Accum_i[23]_i_8_n_0\,
      DI(0) => \Accum_i[23]_i_9_n_0\,
      O(7 downto 0) => metrics_cnt_en_reg_6(15 downto 8),
      S(7) => \Accum_i[23]_i_10_n_0\,
      S(6) => \Accum_i[23]_i_11_n_0\,
      S(5) => \Accum_i[23]_i_12_n_0\,
      S(4) => \Accum_i[23]_i_13_n_0\,
      S(3) => \Accum_i[23]_i_14_n_0\,
      S(2) => \Accum_i[23]_i_15_n_0\,
      S(1) => \Accum_i[23]_i_16_n_0\,
      S(0) => \Accum_i[23]_i_17_n_0\
    );
\Accum_i_reg[29]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \Accum_i_reg[21]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \Accum_i_reg[29]_i_1_n_0\,
      CO(6) => \Accum_i_reg[29]_i_1_n_1\,
      CO(5) => \Accum_i_reg[29]_i_1_n_2\,
      CO(4) => \Accum_i_reg[29]_i_1_n_3\,
      CO(3) => \Accum_i_reg[29]_i_1_n_4\,
      CO(2) => \Accum_i_reg[29]_i_1_n_5\,
      CO(1) => \Accum_i_reg[29]_i_1_n_6\,
      CO(0) => \Accum_i_reg[29]_i_1_n_7\,
      DI(7) => \Accum_i[29]_i_2_n_0\,
      DI(6) => \Accum_i[29]_i_3_n_0\,
      DI(5) => \Accum_i[29]_i_4_n_0\,
      DI(4) => \Accum_i[29]_i_5_n_0\,
      DI(3) => \Accum_i[29]_i_6_n_0\,
      DI(2) => \Accum_i[29]_i_7_n_0\,
      DI(1) => \Accum_i[29]_i_8_n_0\,
      DI(0) => \Accum_i[29]_i_9_n_0\,
      O(7 downto 0) => metrics_cnt_en_reg_5(22 downto 15),
      S(7) => \Accum_i[29]_i_10_n_0\,
      S(6) => \Accum_i[29]_i_11_n_0\,
      S(5) => \Accum_i[29]_i_12_n_0\,
      S(4) => \Accum_i[29]_i_13_n_0\,
      S(3) => \Accum_i[29]_i_14_n_0\,
      S(2) => \Accum_i[29]_i_15_n_0\,
      S(1) => \Accum_i[29]_i_16_n_0\,
      S(0) => \Accum_i[29]_i_17_n_0\
    );
\Accum_i_reg[31]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \Accum_i_reg[23]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \Accum_i_reg[31]_i_1_n_0\,
      CO(6) => \Accum_i_reg[31]_i_1_n_1\,
      CO(5) => \Accum_i_reg[31]_i_1_n_2\,
      CO(4) => \Accum_i_reg[31]_i_1_n_3\,
      CO(3) => \Accum_i_reg[31]_i_1_n_4\,
      CO(2) => \Accum_i_reg[31]_i_1_n_5\,
      CO(1) => \Accum_i_reg[31]_i_1_n_6\,
      CO(0) => \Accum_i_reg[31]_i_1_n_7\,
      DI(7) => \Accum_i[31]_i_2__1_n_0\,
      DI(6) => \Accum_i[31]_i_3__1_n_0\,
      DI(5) => \Accum_i[31]_i_4__1_n_0\,
      DI(4) => \Accum_i[31]_i_5__1_n_0\,
      DI(3) => \Accum_i[31]_i_6__1_n_0\,
      DI(2) => \Accum_i[31]_i_7__1_n_0\,
      DI(1) => \Accum_i[31]_i_8__1_n_0\,
      DI(0) => \Accum_i[31]_i_9__1_n_0\,
      O(7 downto 0) => D(23 downto 16),
      S(7) => \Accum_i[31]_i_10__1_n_0\,
      S(6) => \Accum_i[31]_i_11__1_n_0\,
      S(5) => \Accum_i[31]_i_12__1_n_0\,
      S(4) => \Accum_i[31]_i_13__1_n_0\,
      S(3) => \Accum_i[31]_i_14__1_n_0\,
      S(2) => \Accum_i[31]_i_15__1_n_0\,
      S(1) => \Accum_i[31]_i_16__1_n_0\,
      S(0) => \Accum_i[31]_i_17__1_n_0\
    );
\Accum_i_reg[31]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \Accum_i_reg[23]_i_1__0_n_0\,
      CI_TOP => '0',
      CO(7) => \Accum_i_reg[31]_i_1__0_n_0\,
      CO(6) => \Accum_i_reg[31]_i_1__0_n_1\,
      CO(5) => \Accum_i_reg[31]_i_1__0_n_2\,
      CO(4) => \Accum_i_reg[31]_i_1__0_n_3\,
      CO(3) => \Accum_i_reg[31]_i_1__0_n_4\,
      CO(2) => \Accum_i_reg[31]_i_1__0_n_5\,
      CO(1) => \Accum_i_reg[31]_i_1__0_n_6\,
      CO(0) => \Accum_i_reg[31]_i_1__0_n_7\,
      DI(7) => \Accum_i[31]_i_2__0_n_0\,
      DI(6) => \Accum_i[31]_i_3__0_n_0\,
      DI(5) => \Accum_i[31]_i_4__0_n_0\,
      DI(4) => \Accum_i[31]_i_5__0_n_0\,
      DI(3) => \Accum_i[31]_i_6__0_n_0\,
      DI(2) => \Accum_i[31]_i_7__0_n_0\,
      DI(1) => \Accum_i[31]_i_8__0_n_0\,
      DI(0) => \Accum_i[31]_i_9__0_n_0\,
      O(7 downto 0) => metrics_cnt_en_reg_4(23 downto 16),
      S(7) => \Accum_i[31]_i_10__0_n_0\,
      S(6) => \Accum_i[31]_i_11__0_n_0\,
      S(5) => \Accum_i[31]_i_12__0_n_0\,
      S(4) => \Accum_i[31]_i_13__0_n_0\,
      S(3) => \Accum_i[31]_i_14__0_n_0\,
      S(2) => \Accum_i[31]_i_15__0_n_0\,
      S(1) => \Accum_i[31]_i_16__0_n_0\,
      S(0) => \Accum_i[31]_i_17__0_n_0\
    );
\Accum_i_reg[31]_i_1__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \Accum_i_reg[23]_i_1__1_n_0\,
      CI_TOP => '0',
      CO(7) => \Accum_i_reg[31]_i_1__1_n_0\,
      CO(6) => \Accum_i_reg[31]_i_1__1_n_1\,
      CO(5) => \Accum_i_reg[31]_i_1__1_n_2\,
      CO(4) => \Accum_i_reg[31]_i_1__1_n_3\,
      CO(3) => \Accum_i_reg[31]_i_1__1_n_4\,
      CO(2) => \Accum_i_reg[31]_i_1__1_n_5\,
      CO(1) => \Accum_i_reg[31]_i_1__1_n_6\,
      CO(0) => \Accum_i_reg[31]_i_1__1_n_7\,
      DI(7) => \Accum_i[31]_i_2_n_0\,
      DI(6) => \Accum_i[31]_i_3_n_0\,
      DI(5) => \Accum_i[31]_i_4_n_0\,
      DI(4) => \Accum_i[31]_i_5_n_0\,
      DI(3) => \Accum_i[31]_i_6_n_0\,
      DI(2) => \Accum_i[31]_i_7_n_0\,
      DI(1) => \Accum_i[31]_i_8_n_0\,
      DI(0) => \Accum_i[31]_i_9_n_0\,
      O(7 downto 0) => metrics_cnt_en_reg_6(23 downto 16),
      S(7) => \Accum_i[31]_i_10_n_0\,
      S(6) => \Accum_i[31]_i_11_n_0\,
      S(5) => \Accum_i[31]_i_12_n_0\,
      S(4) => \Accum_i[31]_i_13_n_0\,
      S(3) => \Accum_i[31]_i_14_n_0\,
      S(2) => \Accum_i[31]_i_15_n_0\,
      S(1) => \Accum_i[31]_i_16_n_0\,
      S(0) => \Accum_i[31]_i_17_n_0\
    );
\Accum_i_reg[37]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \Accum_i_reg[29]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \Accum_i_reg[37]_i_1_n_0\,
      CO(6) => \Accum_i_reg[37]_i_1_n_1\,
      CO(5) => \Accum_i_reg[37]_i_1_n_2\,
      CO(4) => \Accum_i_reg[37]_i_1_n_3\,
      CO(3) => \Accum_i_reg[37]_i_1_n_4\,
      CO(2) => \Accum_i_reg[37]_i_1_n_5\,
      CO(1) => \Accum_i_reg[37]_i_1_n_6\,
      CO(0) => \Accum_i_reg[37]_i_1_n_7\,
      DI(7) => \Accum_i[37]_i_2_n_0\,
      DI(6) => \Accum_i[37]_i_3_n_0\,
      DI(5) => \Accum_i[37]_i_4_n_0\,
      DI(4) => \Accum_i[37]_i_5_n_0\,
      DI(3) => \Accum_i[37]_i_6_n_0\,
      DI(2) => \Accum_i[37]_i_7_n_0\,
      DI(1) => \Accum_i[37]_i_8_n_0\,
      DI(0) => \Accum_i[37]_i_9_n_0\,
      O(7 downto 0) => metrics_cnt_en_reg_5(30 downto 23),
      S(7) => \Accum_i[37]_i_10_n_0\,
      S(6) => \Accum_i[37]_i_11_n_0\,
      S(5) => \Accum_i[37]_i_12_n_0\,
      S(4) => \Accum_i[37]_i_13_n_0\,
      S(3) => \Accum_i[37]_i_14_n_0\,
      S(2) => \Accum_i[37]_i_15_n_0\,
      S(1) => \Accum_i[37]_i_16_n_0\,
      S(0) => \Accum_i[37]_i_17_n_0\
    );
\Accum_i_reg[39]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \Accum_i_reg[31]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \Accum_i_reg[39]_i_1_n_0\,
      CO(6) => \Accum_i_reg[39]_i_1_n_1\,
      CO(5) => \Accum_i_reg[39]_i_1_n_2\,
      CO(4) => \Accum_i_reg[39]_i_1_n_3\,
      CO(3) => \Accum_i_reg[39]_i_1_n_4\,
      CO(2) => \Accum_i_reg[39]_i_1_n_5\,
      CO(1) => \Accum_i_reg[39]_i_1_n_6\,
      CO(0) => \Accum_i_reg[39]_i_1_n_7\,
      DI(7) => \Accum_i[39]_i_2__1_n_0\,
      DI(6) => \Accum_i[39]_i_3__1_n_0\,
      DI(5) => \Accum_i[39]_i_4__1_n_0\,
      DI(4) => \Accum_i[39]_i_5__1_n_0\,
      DI(3) => \Accum_i[39]_i_6__1_n_0\,
      DI(2) => \Accum_i[39]_i_7__1_n_0\,
      DI(1) => \Accum_i[39]_i_8__1_n_0\,
      DI(0) => \Accum_i[39]_i_9__1_n_0\,
      O(7 downto 0) => D(31 downto 24),
      S(7) => \Accum_i[39]_i_10__1_n_0\,
      S(6) => \Accum_i[39]_i_11__1_n_0\,
      S(5) => \Accum_i[39]_i_12__1_n_0\,
      S(4) => \Accum_i[39]_i_13__1_n_0\,
      S(3) => \Accum_i[39]_i_14__1_n_0\,
      S(2) => \Accum_i[39]_i_15__1_n_0\,
      S(1) => \Accum_i[39]_i_16__1_n_0\,
      S(0) => \Accum_i[39]_i_17__1_n_0\
    );
\Accum_i_reg[39]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \Accum_i_reg[31]_i_1__0_n_0\,
      CI_TOP => '0',
      CO(7) => \Accum_i_reg[39]_i_1__0_n_0\,
      CO(6) => \Accum_i_reg[39]_i_1__0_n_1\,
      CO(5) => \Accum_i_reg[39]_i_1__0_n_2\,
      CO(4) => \Accum_i_reg[39]_i_1__0_n_3\,
      CO(3) => \Accum_i_reg[39]_i_1__0_n_4\,
      CO(2) => \Accum_i_reg[39]_i_1__0_n_5\,
      CO(1) => \Accum_i_reg[39]_i_1__0_n_6\,
      CO(0) => \Accum_i_reg[39]_i_1__0_n_7\,
      DI(7) => \Accum_i[39]_i_2__0_n_0\,
      DI(6) => \Accum_i[39]_i_3__0_n_0\,
      DI(5) => \Accum_i[39]_i_4__0_n_0\,
      DI(4) => \Accum_i[39]_i_5__0_n_0\,
      DI(3) => \Accum_i[39]_i_6__0_n_0\,
      DI(2) => \Accum_i[39]_i_7__0_n_0\,
      DI(1) => \Accum_i[39]_i_8__0_n_0\,
      DI(0) => \Accum_i[39]_i_9__0_n_0\,
      O(7 downto 0) => metrics_cnt_en_reg_4(31 downto 24),
      S(7) => \Accum_i[39]_i_10__0_n_0\,
      S(6) => \Accum_i[39]_i_11__0_n_0\,
      S(5) => \Accum_i[39]_i_12__0_n_0\,
      S(4) => \Accum_i[39]_i_13__0_n_0\,
      S(3) => \Accum_i[39]_i_14__0_n_0\,
      S(2) => \Accum_i[39]_i_15__0_n_0\,
      S(1) => \Accum_i[39]_i_16__0_n_0\,
      S(0) => \Accum_i[39]_i_17__0_n_0\
    );
\Accum_i_reg[39]_i_1__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \Accum_i_reg[31]_i_1__1_n_0\,
      CI_TOP => '0',
      CO(7) => \Accum_i_reg[39]_i_1__1_n_0\,
      CO(6) => \Accum_i_reg[39]_i_1__1_n_1\,
      CO(5) => \Accum_i_reg[39]_i_1__1_n_2\,
      CO(4) => \Accum_i_reg[39]_i_1__1_n_3\,
      CO(3) => \Accum_i_reg[39]_i_1__1_n_4\,
      CO(2) => \Accum_i_reg[39]_i_1__1_n_5\,
      CO(1) => \Accum_i_reg[39]_i_1__1_n_6\,
      CO(0) => \Accum_i_reg[39]_i_1__1_n_7\,
      DI(7) => \Accum_i[39]_i_2_n_0\,
      DI(6) => \Accum_i[39]_i_3_n_0\,
      DI(5) => \Accum_i[39]_i_4_n_0\,
      DI(4) => \Accum_i[39]_i_5_n_0\,
      DI(3) => \Accum_i[39]_i_6_n_0\,
      DI(2) => \Accum_i[39]_i_7_n_0\,
      DI(1) => \Accum_i[39]_i_8_n_0\,
      DI(0) => \Accum_i[39]_i_9_n_0\,
      O(7 downto 0) => metrics_cnt_en_reg_6(31 downto 24),
      S(7) => \Accum_i[39]_i_10_n_0\,
      S(6) => \Accum_i[39]_i_11_n_0\,
      S(5) => \Accum_i[39]_i_12_n_0\,
      S(4) => \Accum_i[39]_i_13_n_0\,
      S(3) => \Accum_i[39]_i_14_n_0\,
      S(2) => \Accum_i[39]_i_15_n_0\,
      S(1) => \Accum_i[39]_i_16_n_0\,
      S(0) => \Accum_i[39]_i_17_n_0\
    );
\Accum_i_reg[45]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \Accum_i_reg[37]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \Accum_i_reg[45]_i_1_n_0\,
      CO(6) => \Accum_i_reg[45]_i_1_n_1\,
      CO(5) => \Accum_i_reg[45]_i_1_n_2\,
      CO(4) => \Accum_i_reg[45]_i_1_n_3\,
      CO(3) => \Accum_i_reg[45]_i_1_n_4\,
      CO(2) => \Accum_i_reg[45]_i_1_n_5\,
      CO(1) => \Accum_i_reg[45]_i_1_n_6\,
      CO(0) => \Accum_i_reg[45]_i_1_n_7\,
      DI(7) => \Accum_i[45]_i_2_n_0\,
      DI(6) => \Accum_i[45]_i_3_n_0\,
      DI(5) => \Accum_i[45]_i_4_n_0\,
      DI(4) => \Accum_i[45]_i_5_n_0\,
      DI(3) => \Accum_i[45]_i_6_n_0\,
      DI(2) => \Accum_i[45]_i_7_n_0\,
      DI(1) => \Accum_i[45]_i_8_n_0\,
      DI(0) => \Accum_i[45]_i_9_n_0\,
      O(7 downto 0) => metrics_cnt_en_reg_5(38 downto 31),
      S(7) => \Accum_i[45]_i_10_n_0\,
      S(6) => \Accum_i[45]_i_11_n_0\,
      S(5) => \Accum_i[45]_i_12_n_0\,
      S(4) => \Accum_i[45]_i_13_n_0\,
      S(3) => \Accum_i[45]_i_14_n_0\,
      S(2) => \Accum_i[45]_i_15_n_0\,
      S(1) => \Accum_i[45]_i_16_n_0\,
      S(0) => \Accum_i[45]_i_17_n_0\
    );
\Accum_i_reg[47]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \Accum_i_reg[39]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \Accum_i_reg[47]_i_1_n_0\,
      CO(6) => \Accum_i_reg[47]_i_1_n_1\,
      CO(5) => \Accum_i_reg[47]_i_1_n_2\,
      CO(4) => \Accum_i_reg[47]_i_1_n_3\,
      CO(3) => \Accum_i_reg[47]_i_1_n_4\,
      CO(2) => \Accum_i_reg[47]_i_1_n_5\,
      CO(1) => \Accum_i_reg[47]_i_1_n_6\,
      CO(0) => \Accum_i_reg[47]_i_1_n_7\,
      DI(7) => \Accum_i[47]_i_2__1_n_0\,
      DI(6) => \Accum_i[47]_i_3__1_n_0\,
      DI(5) => \Accum_i[47]_i_4__1_n_0\,
      DI(4) => \Accum_i[47]_i_5__1_n_0\,
      DI(3) => \Accum_i[47]_i_6__1_n_0\,
      DI(2) => \Accum_i[47]_i_7__1_n_0\,
      DI(1) => \Accum_i[47]_i_8__1_n_0\,
      DI(0) => \Accum_i[47]_i_9__1_n_0\,
      O(7 downto 0) => D(39 downto 32),
      S(7) => \Accum_i[47]_i_10__1_n_0\,
      S(6) => \Accum_i[47]_i_11__1_n_0\,
      S(5) => \Accum_i[47]_i_12__1_n_0\,
      S(4) => \Accum_i[47]_i_13__1_n_0\,
      S(3) => \Accum_i[47]_i_14__1_n_0\,
      S(2) => \Accum_i[47]_i_15__1_n_0\,
      S(1) => \Accum_i[47]_i_16__1_n_0\,
      S(0) => \Accum_i[47]_i_17__1_n_0\
    );
\Accum_i_reg[47]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \Accum_i_reg[39]_i_1__0_n_0\,
      CI_TOP => '0',
      CO(7) => \Accum_i_reg[47]_i_1__0_n_0\,
      CO(6) => \Accum_i_reg[47]_i_1__0_n_1\,
      CO(5) => \Accum_i_reg[47]_i_1__0_n_2\,
      CO(4) => \Accum_i_reg[47]_i_1__0_n_3\,
      CO(3) => \Accum_i_reg[47]_i_1__0_n_4\,
      CO(2) => \Accum_i_reg[47]_i_1__0_n_5\,
      CO(1) => \Accum_i_reg[47]_i_1__0_n_6\,
      CO(0) => \Accum_i_reg[47]_i_1__0_n_7\,
      DI(7) => \Accum_i[47]_i_2__0_n_0\,
      DI(6) => \Accum_i[47]_i_3__0_n_0\,
      DI(5) => \Accum_i[47]_i_4__0_n_0\,
      DI(4) => \Accum_i[47]_i_5__0_n_0\,
      DI(3) => \Accum_i[47]_i_6__0_n_0\,
      DI(2) => \Accum_i[47]_i_7__0_n_0\,
      DI(1) => \Accum_i[47]_i_8__0_n_0\,
      DI(0) => \Accum_i[47]_i_9__0_n_0\,
      O(7 downto 0) => metrics_cnt_en_reg_4(39 downto 32),
      S(7) => \Accum_i[47]_i_10__0_n_0\,
      S(6) => \Accum_i[47]_i_11__0_n_0\,
      S(5) => \Accum_i[47]_i_12__0_n_0\,
      S(4) => \Accum_i[47]_i_13__0_n_0\,
      S(3) => \Accum_i[47]_i_14__0_n_0\,
      S(2) => \Accum_i[47]_i_15__0_n_0\,
      S(1) => \Accum_i[47]_i_16__0_n_0\,
      S(0) => \Accum_i[47]_i_17__0_n_0\
    );
\Accum_i_reg[47]_i_1__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \Accum_i_reg[39]_i_1__1_n_0\,
      CI_TOP => '0',
      CO(7) => \Accum_i_reg[47]_i_1__1_n_0\,
      CO(6) => \Accum_i_reg[47]_i_1__1_n_1\,
      CO(5) => \Accum_i_reg[47]_i_1__1_n_2\,
      CO(4) => \Accum_i_reg[47]_i_1__1_n_3\,
      CO(3) => \Accum_i_reg[47]_i_1__1_n_4\,
      CO(2) => \Accum_i_reg[47]_i_1__1_n_5\,
      CO(1) => \Accum_i_reg[47]_i_1__1_n_6\,
      CO(0) => \Accum_i_reg[47]_i_1__1_n_7\,
      DI(7) => \Accum_i[47]_i_2_n_0\,
      DI(6) => \Accum_i[47]_i_3_n_0\,
      DI(5) => \Accum_i[47]_i_4_n_0\,
      DI(4) => \Accum_i[47]_i_5_n_0\,
      DI(3) => \Accum_i[47]_i_6_n_0\,
      DI(2) => \Accum_i[47]_i_7_n_0\,
      DI(1) => \Accum_i[47]_i_8_n_0\,
      DI(0) => \Accum_i[47]_i_9_n_0\,
      O(7 downto 0) => metrics_cnt_en_reg_6(39 downto 32),
      S(7) => \Accum_i[47]_i_10_n_0\,
      S(6) => \Accum_i[47]_i_11_n_0\,
      S(5) => \Accum_i[47]_i_12_n_0\,
      S(4) => \Accum_i[47]_i_13_n_0\,
      S(3) => \Accum_i[47]_i_14_n_0\,
      S(2) => \Accum_i[47]_i_15_n_0\,
      S(1) => \Accum_i[47]_i_16_n_0\,
      S(0) => \Accum_i[47]_i_17_n_0\
    );
\Accum_i_reg[53]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \Accum_i_reg[45]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \Accum_i_reg[53]_i_1_n_0\,
      CO(6) => \Accum_i_reg[53]_i_1_n_1\,
      CO(5) => \Accum_i_reg[53]_i_1_n_2\,
      CO(4) => \Accum_i_reg[53]_i_1_n_3\,
      CO(3) => \Accum_i_reg[53]_i_1_n_4\,
      CO(2) => \Accum_i_reg[53]_i_1_n_5\,
      CO(1) => \Accum_i_reg[53]_i_1_n_6\,
      CO(0) => \Accum_i_reg[53]_i_1_n_7\,
      DI(7) => \Accum_i[53]_i_2_n_0\,
      DI(6) => \Accum_i[53]_i_3_n_0\,
      DI(5) => \Accum_i[53]_i_4_n_0\,
      DI(4) => \Accum_i[53]_i_5_n_0\,
      DI(3) => \Accum_i[53]_i_6_n_0\,
      DI(2) => \Accum_i[53]_i_7_n_0\,
      DI(1) => \Accum_i[53]_i_8_n_0\,
      DI(0) => \Accum_i[53]_i_9_n_0\,
      O(7 downto 0) => metrics_cnt_en_reg_5(46 downto 39),
      S(7) => \Accum_i[53]_i_10_n_0\,
      S(6) => \Accum_i[53]_i_11_n_0\,
      S(5) => \Accum_i[53]_i_12_n_0\,
      S(4) => \Accum_i[53]_i_13_n_0\,
      S(3) => \Accum_i[53]_i_14_n_0\,
      S(2) => \Accum_i[53]_i_15_n_0\,
      S(1) => \Accum_i[53]_i_16_n_0\,
      S(0) => \Accum_i[53]_i_17_n_0\
    );
\Accum_i_reg[55]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \Accum_i_reg[47]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \Accum_i_reg[55]_i_1_n_0\,
      CO(6) => \Accum_i_reg[55]_i_1_n_1\,
      CO(5) => \Accum_i_reg[55]_i_1_n_2\,
      CO(4) => \Accum_i_reg[55]_i_1_n_3\,
      CO(3) => \Accum_i_reg[55]_i_1_n_4\,
      CO(2) => \Accum_i_reg[55]_i_1_n_5\,
      CO(1) => \Accum_i_reg[55]_i_1_n_6\,
      CO(0) => \Accum_i_reg[55]_i_1_n_7\,
      DI(7) => \Accum_i[55]_i_2__1_n_0\,
      DI(6) => \Accum_i[55]_i_3__1_n_0\,
      DI(5) => \Accum_i[55]_i_4__1_n_0\,
      DI(4) => \Accum_i[55]_i_5__1_n_0\,
      DI(3) => \Accum_i[55]_i_6__1_n_0\,
      DI(2) => \Accum_i[55]_i_7__1_n_0\,
      DI(1) => \Accum_i[55]_i_8__1_n_0\,
      DI(0) => \Accum_i[55]_i_9__1_n_0\,
      O(7 downto 0) => D(47 downto 40),
      S(7) => \Accum_i[55]_i_10__1_n_0\,
      S(6) => \Accum_i[55]_i_11__1_n_0\,
      S(5) => \Accum_i[55]_i_12__1_n_0\,
      S(4) => \Accum_i[55]_i_13__1_n_0\,
      S(3) => \Accum_i[55]_i_14__1_n_0\,
      S(2) => \Accum_i[55]_i_15__1_n_0\,
      S(1) => \Accum_i[55]_i_16__1_n_0\,
      S(0) => \Accum_i[55]_i_17__1_n_0\
    );
\Accum_i_reg[55]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \Accum_i_reg[47]_i_1__0_n_0\,
      CI_TOP => '0',
      CO(7) => \Accum_i_reg[55]_i_1__0_n_0\,
      CO(6) => \Accum_i_reg[55]_i_1__0_n_1\,
      CO(5) => \Accum_i_reg[55]_i_1__0_n_2\,
      CO(4) => \Accum_i_reg[55]_i_1__0_n_3\,
      CO(3) => \Accum_i_reg[55]_i_1__0_n_4\,
      CO(2) => \Accum_i_reg[55]_i_1__0_n_5\,
      CO(1) => \Accum_i_reg[55]_i_1__0_n_6\,
      CO(0) => \Accum_i_reg[55]_i_1__0_n_7\,
      DI(7) => \Accum_i[55]_i_2__0_n_0\,
      DI(6) => \Accum_i[55]_i_3__0_n_0\,
      DI(5) => \Accum_i[55]_i_4__0_n_0\,
      DI(4) => \Accum_i[55]_i_5__0_n_0\,
      DI(3) => \Accum_i[55]_i_6__0_n_0\,
      DI(2) => \Accum_i[55]_i_7__0_n_0\,
      DI(1) => \Accum_i[55]_i_8__0_n_0\,
      DI(0) => \Accum_i[55]_i_9__0_n_0\,
      O(7 downto 0) => metrics_cnt_en_reg_4(47 downto 40),
      S(7) => \Accum_i[55]_i_10__0_n_0\,
      S(6) => \Accum_i[55]_i_11__0_n_0\,
      S(5) => \Accum_i[55]_i_12__0_n_0\,
      S(4) => \Accum_i[55]_i_13__0_n_0\,
      S(3) => \Accum_i[55]_i_14__0_n_0\,
      S(2) => \Accum_i[55]_i_15__0_n_0\,
      S(1) => \Accum_i[55]_i_16__0_n_0\,
      S(0) => \Accum_i[55]_i_17__0_n_0\
    );
\Accum_i_reg[55]_i_1__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \Accum_i_reg[47]_i_1__1_n_0\,
      CI_TOP => '0',
      CO(7) => \Accum_i_reg[55]_i_1__1_n_0\,
      CO(6) => \Accum_i_reg[55]_i_1__1_n_1\,
      CO(5) => \Accum_i_reg[55]_i_1__1_n_2\,
      CO(4) => \Accum_i_reg[55]_i_1__1_n_3\,
      CO(3) => \Accum_i_reg[55]_i_1__1_n_4\,
      CO(2) => \Accum_i_reg[55]_i_1__1_n_5\,
      CO(1) => \Accum_i_reg[55]_i_1__1_n_6\,
      CO(0) => \Accum_i_reg[55]_i_1__1_n_7\,
      DI(7) => \Accum_i[55]_i_2_n_0\,
      DI(6) => \Accum_i[55]_i_3_n_0\,
      DI(5) => \Accum_i[55]_i_4_n_0\,
      DI(4) => \Accum_i[55]_i_5_n_0\,
      DI(3) => \Accum_i[55]_i_6_n_0\,
      DI(2) => \Accum_i[55]_i_7_n_0\,
      DI(1) => \Accum_i[55]_i_8_n_0\,
      DI(0) => \Accum_i[55]_i_9_n_0\,
      O(7 downto 0) => metrics_cnt_en_reg_6(47 downto 40),
      S(7) => \Accum_i[55]_i_10_n_0\,
      S(6) => \Accum_i[55]_i_11_n_0\,
      S(5) => \Accum_i[55]_i_12_n_0\,
      S(4) => \Accum_i[55]_i_13_n_0\,
      S(3) => \Accum_i[55]_i_14_n_0\,
      S(2) => \Accum_i[55]_i_15_n_0\,
      S(1) => \Accum_i[55]_i_16_n_0\,
      S(0) => \Accum_i[55]_i_17_n_0\
    );
\Accum_i_reg[61]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \Accum_i_reg[53]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \Accum_i_reg[61]_i_1_n_0\,
      CO(6) => \Accum_i_reg[61]_i_1_n_1\,
      CO(5) => \Accum_i_reg[61]_i_1_n_2\,
      CO(4) => \Accum_i_reg[61]_i_1_n_3\,
      CO(3) => \Accum_i_reg[61]_i_1_n_4\,
      CO(2) => \Accum_i_reg[61]_i_1_n_5\,
      CO(1) => \Accum_i_reg[61]_i_1_n_6\,
      CO(0) => \Accum_i_reg[61]_i_1_n_7\,
      DI(7) => \Accum_i[61]_i_2_n_0\,
      DI(6) => \Accum_i[61]_i_3_n_0\,
      DI(5) => \Accum_i[61]_i_4_n_0\,
      DI(4) => \Accum_i[61]_i_5_n_0\,
      DI(3) => \Accum_i[61]_i_6_n_0\,
      DI(2) => \Accum_i[61]_i_7_n_0\,
      DI(1) => \Accum_i[61]_i_8_n_0\,
      DI(0) => \Accum_i[61]_i_9_n_0\,
      O(7 downto 0) => metrics_cnt_en_reg_5(54 downto 47),
      S(7) => \Accum_i[61]_i_10_n_0\,
      S(6) => \Accum_i[61]_i_11_n_0\,
      S(5) => \Accum_i[61]_i_12_n_0\,
      S(4) => \Accum_i[61]_i_13_n_0\,
      S(3) => \Accum_i[61]_i_14_n_0\,
      S(2) => \Accum_i[61]_i_15_n_0\,
      S(1) => \Accum_i[61]_i_16_n_0\,
      S(0) => \Accum_i[61]_i_17_n_0\
    );
\Accum_i_reg[63]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \Accum_i_reg[55]_i_1__1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_Accum_i_reg[63]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \Accum_i_reg[63]_i_1_n_1\,
      CO(5) => \Accum_i_reg[63]_i_1_n_2\,
      CO(4) => \Accum_i_reg[63]_i_1_n_3\,
      CO(3) => \Accum_i_reg[63]_i_1_n_4\,
      CO(2) => \Accum_i_reg[63]_i_1_n_5\,
      CO(1) => \Accum_i_reg[63]_i_1_n_6\,
      CO(0) => \Accum_i_reg[63]_i_1_n_7\,
      DI(7) => '0',
      DI(6) => \Accum_i[63]_i_2__0_n_0\,
      DI(5) => \Accum_i[63]_i_3_n_0\,
      DI(4) => \Accum_i[63]_i_4_n_0\,
      DI(3) => \Accum_i[63]_i_5_n_0\,
      DI(2) => \Accum_i[63]_i_6_n_0\,
      DI(1) => \Accum_i[63]_i_7_n_0\,
      DI(0) => \Accum_i[63]_i_8_n_0\,
      O(7 downto 0) => metrics_cnt_en_reg_6(55 downto 48),
      S(7) => \Accum_i[63]_i_9_n_0\,
      S(6) => \Accum_i[63]_i_10_n_0\,
      S(5) => \Accum_i[63]_i_11_n_0\,
      S(4) => \Accum_i[63]_i_12_n_0\,
      S(3) => \Accum_i[63]_i_13_n_0\,
      S(2) => \Accum_i[63]_i_14_n_0\,
      S(1) => \Accum_i[63]_i_15_n_0\,
      S(0) => \Accum_i[63]_i_16_n_0\
    );
\Accum_i_reg[63]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \Accum_i_reg[55]_i_1__0_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_Accum_i_reg[63]_i_2_CO_UNCONNECTED\(7),
      CO(6) => \Accum_i_reg[63]_i_2_n_1\,
      CO(5) => \Accum_i_reg[63]_i_2_n_2\,
      CO(4) => \Accum_i_reg[63]_i_2_n_3\,
      CO(3) => \Accum_i_reg[63]_i_2_n_4\,
      CO(2) => \Accum_i_reg[63]_i_2_n_5\,
      CO(1) => \Accum_i_reg[63]_i_2_n_6\,
      CO(0) => \Accum_i_reg[63]_i_2_n_7\,
      DI(7) => '0',
      DI(6) => \Accum_i[63]_i_3__0_n_0\,
      DI(5) => \Accum_i[63]_i_4__0_n_0\,
      DI(4) => \Accum_i[63]_i_5__0_n_0\,
      DI(3) => \Accum_i[63]_i_6__0_n_0\,
      DI(2) => \Accum_i[63]_i_7__0_n_0\,
      DI(1) => \Accum_i[63]_i_8__0_n_0\,
      DI(0) => \Accum_i[63]_i_9__0_n_0\,
      O(7 downto 0) => metrics_cnt_en_reg_4(55 downto 48),
      S(7) => \Accum_i[63]_i_10__0_n_0\,
      S(6) => \Accum_i[63]_i_11__0_n_0\,
      S(5) => \Accum_i[63]_i_12__0_n_0\,
      S(4) => \Accum_i[63]_i_13__0_n_0\,
      S(3) => \Accum_i[63]_i_14__0_n_0\,
      S(2) => \Accum_i[63]_i_15__0_n_0\,
      S(1) => \Accum_i[63]_i_16__0_n_0\,
      S(0) => \Accum_i[63]_i_17_n_0\
    );
\Accum_i_reg[63]_i_2__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \Accum_i_reg[61]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_Accum_i_reg[63]_i_2__0_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \Accum_i_reg[63]_i_2__0_n_7\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \Accum_i[63]_i_3__1_n_0\,
      O(7 downto 2) => \NLW_Accum_i_reg[63]_i_2__0_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => metrics_cnt_en_reg_5(56 downto 55),
      S(7 downto 2) => B"000000",
      S(1) => \Accum_i[63]_i_4__2_n_0\,
      S(0) => \Accum_i[63]_i_5__2_n_0\
    );
\Accum_i_reg[63]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => \Accum_i_reg[55]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_Accum_i_reg[63]_i_3_CO_UNCONNECTED\(7),
      CO(6) => \Accum_i_reg[63]_i_3_n_1\,
      CO(5) => \Accum_i_reg[63]_i_3_n_2\,
      CO(4) => \Accum_i_reg[63]_i_3_n_3\,
      CO(3) => \Accum_i_reg[63]_i_3_n_4\,
      CO(2) => \Accum_i_reg[63]_i_3_n_5\,
      CO(1) => \Accum_i_reg[63]_i_3_n_6\,
      CO(0) => \Accum_i_reg[63]_i_3_n_7\,
      DI(7) => '0',
      DI(6) => \Accum_i[63]_i_4__1_n_0\,
      DI(5) => \Accum_i[63]_i_5__1_n_0\,
      DI(4) => \Accum_i[63]_i_6__1_n_0\,
      DI(3) => \Accum_i[63]_i_7__1_n_0\,
      DI(2) => \Accum_i[63]_i_8__1_n_0\,
      DI(1) => \Accum_i[63]_i_9__1_n_0\,
      DI(0) => \Accum_i[63]_i_10__1_n_0\,
      O(7 downto 0) => D(55 downto 48),
      S(7) => \Accum_i[63]_i_11__1_n_0\,
      S(6) => \Accum_i[63]_i_12__1_n_0\,
      S(5) => \Accum_i[63]_i_13__1_n_0\,
      S(4) => \Accum_i[63]_i_14__1_n_0\,
      S(3) => \Accum_i[63]_i_15__1_n_0\,
      S(2) => \Accum_i[63]_i_16__1_n_0\,
      S(1) => \Accum_i[63]_i_17__0_n_0\,
      S(0) => \Accum_i[63]_i_18_n_0\
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt[63]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Metrics_Cnt_Reset,
      I1 => mon_resetn,
      O => metrics_cnt_reset_reg_0(0)
    );
axi_rvalid_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => \^slv_reg_in_vld_reg_0\(0),
      I1 => s_axi_rvalid,
      I2 => s_axi_rready,
      O => slv_reg_in_vld_reg_1
    );
event_log_en_reg: unisim.vcomponents.FDSE
     port map (
      C => mon_clk,
      CE => control_wr_en,
      D => s_axi_wdata(2),
      Q => event_log_en,
      S => \^mon_resetn_0\(0)
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(16),
      O => metrics_cnt_en_reg_16(7)
    );
\i__carry__0_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(15),
      O => metrics_cnt_en_reg_13(6)
    );
\i__carry__0_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(15),
      O => metrics_cnt_en_reg_31(6)
    );
\i__carry__0_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(14),
      O => metrics_cnt_en_reg_13(5)
    );
\i__carry__0_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(14),
      O => metrics_cnt_en_reg_31(5)
    );
\i__carry__0_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(13),
      O => metrics_cnt_en_reg_13(4)
    );
\i__carry__0_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(13),
      O => metrics_cnt_en_reg_31(4)
    );
\i__carry__0_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(12),
      O => metrics_cnt_en_reg_13(3)
    );
\i__carry__0_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(12),
      O => metrics_cnt_en_reg_31(3)
    );
\i__carry__0_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(11),
      O => metrics_cnt_en_reg_13(2)
    );
\i__carry__0_i_14__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(11),
      O => metrics_cnt_en_reg_31(2)
    );
\i__carry__0_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(10),
      O => metrics_cnt_en_reg_13(1)
    );
\i__carry__0_i_15__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(10),
      O => metrics_cnt_en_reg_31(1)
    );
\i__carry__0_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(9),
      O => metrics_cnt_en_reg_13(0)
    );
\i__carry__0_i_16__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(9),
      O => metrics_cnt_en_reg_31(0)
    );
\i__carry__0_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(16),
      O => metrics_cnt_en_reg_35(7)
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(15),
      O => metrics_cnt_en_reg_16(6)
    );
\i__carry__0_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(15),
      O => metrics_cnt_en_reg_35(6)
    );
\i__carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(14),
      O => metrics_cnt_en_reg_16(5)
    );
\i__carry__0_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(14),
      O => metrics_cnt_en_reg_35(5)
    );
\i__carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(13),
      O => metrics_cnt_en_reg_16(4)
    );
\i__carry__0_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(13),
      O => metrics_cnt_en_reg_35(4)
    );
\i__carry__0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(12),
      O => metrics_cnt_en_reg_16(3)
    );
\i__carry__0_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(12),
      O => metrics_cnt_en_reg_35(3)
    );
\i__carry__0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(11),
      O => metrics_cnt_en_reg_16(2)
    );
\i__carry__0_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(11),
      O => metrics_cnt_en_reg_35(2)
    );
\i__carry__0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(10),
      O => metrics_cnt_en_reg_16(1)
    );
\i__carry__0_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(10),
      O => metrics_cnt_en_reg_35(1)
    );
\i__carry__0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(9),
      O => metrics_cnt_en_reg_16(0)
    );
\i__carry__0_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(9),
      O => metrics_cnt_en_reg_35(0)
    );
\i__carry__0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(16),
      O => metrics_cnt_en_reg_13(7)
    );
\i__carry__0_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(16),
      O => metrics_cnt_en_reg_31(7)
    );
\i__carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(24),
      O => metrics_cnt_en_reg_17(7)
    );
\i__carry__1_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(23),
      O => metrics_cnt_en_reg_12(6)
    );
\i__carry__1_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(23),
      O => metrics_cnt_en_reg_30(6)
    );
\i__carry__1_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(22),
      O => metrics_cnt_en_reg_12(5)
    );
\i__carry__1_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(22),
      O => metrics_cnt_en_reg_30(5)
    );
\i__carry__1_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(21),
      O => metrics_cnt_en_reg_12(4)
    );
\i__carry__1_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(21),
      O => metrics_cnt_en_reg_30(4)
    );
\i__carry__1_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(20),
      O => metrics_cnt_en_reg_12(3)
    );
\i__carry__1_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(20),
      O => metrics_cnt_en_reg_30(3)
    );
\i__carry__1_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(19),
      O => metrics_cnt_en_reg_12(2)
    );
\i__carry__1_i_14__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(19),
      O => metrics_cnt_en_reg_30(2)
    );
\i__carry__1_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(18),
      O => metrics_cnt_en_reg_12(1)
    );
\i__carry__1_i_15__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(18),
      O => metrics_cnt_en_reg_30(1)
    );
\i__carry__1_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(17),
      O => metrics_cnt_en_reg_12(0)
    );
\i__carry__1_i_16__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(17),
      O => metrics_cnt_en_reg_30(0)
    );
\i__carry__1_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(24),
      O => metrics_cnt_en_reg_36(7)
    );
\i__carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(23),
      O => metrics_cnt_en_reg_17(6)
    );
\i__carry__1_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(23),
      O => metrics_cnt_en_reg_36(6)
    );
\i__carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(22),
      O => metrics_cnt_en_reg_17(5)
    );
\i__carry__1_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(22),
      O => metrics_cnt_en_reg_36(5)
    );
\i__carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(21),
      O => metrics_cnt_en_reg_17(4)
    );
\i__carry__1_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(21),
      O => metrics_cnt_en_reg_36(4)
    );
\i__carry__1_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(20),
      O => metrics_cnt_en_reg_17(3)
    );
\i__carry__1_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(20),
      O => metrics_cnt_en_reg_36(3)
    );
\i__carry__1_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(19),
      O => metrics_cnt_en_reg_17(2)
    );
\i__carry__1_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(19),
      O => metrics_cnt_en_reg_36(2)
    );
\i__carry__1_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(18),
      O => metrics_cnt_en_reg_17(1)
    );
\i__carry__1_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(18),
      O => metrics_cnt_en_reg_36(1)
    );
\i__carry__1_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(17),
      O => metrics_cnt_en_reg_17(0)
    );
\i__carry__1_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(17),
      O => metrics_cnt_en_reg_36(0)
    );
\i__carry__1_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(24),
      O => metrics_cnt_en_reg_12(7)
    );
\i__carry__1_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(24),
      O => metrics_cnt_en_reg_30(7)
    );
\i__carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(32),
      O => metrics_cnt_en_reg_18(7)
    );
\i__carry__2_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(31),
      O => metrics_cnt_en_reg_11(6)
    );
\i__carry__2_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(31),
      O => metrics_cnt_en_reg_29(6)
    );
\i__carry__2_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(30),
      O => metrics_cnt_en_reg_11(5)
    );
\i__carry__2_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(30),
      O => metrics_cnt_en_reg_29(5)
    );
\i__carry__2_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(29),
      O => metrics_cnt_en_reg_11(4)
    );
\i__carry__2_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(29),
      O => metrics_cnt_en_reg_29(4)
    );
\i__carry__2_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(28),
      O => metrics_cnt_en_reg_11(3)
    );
\i__carry__2_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(28),
      O => metrics_cnt_en_reg_29(3)
    );
\i__carry__2_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(27),
      O => metrics_cnt_en_reg_11(2)
    );
\i__carry__2_i_14__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(27),
      O => metrics_cnt_en_reg_29(2)
    );
\i__carry__2_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(26),
      O => metrics_cnt_en_reg_11(1)
    );
\i__carry__2_i_15__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(26),
      O => metrics_cnt_en_reg_29(1)
    );
\i__carry__2_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(25),
      O => metrics_cnt_en_reg_11(0)
    );
\i__carry__2_i_16__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(25),
      O => metrics_cnt_en_reg_29(0)
    );
\i__carry__2_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(32),
      O => metrics_cnt_en_reg_37(7)
    );
\i__carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(31),
      O => metrics_cnt_en_reg_18(6)
    );
\i__carry__2_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(31),
      O => metrics_cnt_en_reg_37(6)
    );
\i__carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(30),
      O => metrics_cnt_en_reg_18(5)
    );
\i__carry__2_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(30),
      O => metrics_cnt_en_reg_37(5)
    );
\i__carry__2_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(29),
      O => metrics_cnt_en_reg_18(4)
    );
\i__carry__2_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(29),
      O => metrics_cnt_en_reg_37(4)
    );
\i__carry__2_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(28),
      O => metrics_cnt_en_reg_18(3)
    );
\i__carry__2_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(28),
      O => metrics_cnt_en_reg_37(3)
    );
\i__carry__2_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(27),
      O => metrics_cnt_en_reg_18(2)
    );
\i__carry__2_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(27),
      O => metrics_cnt_en_reg_37(2)
    );
\i__carry__2_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(26),
      O => metrics_cnt_en_reg_18(1)
    );
\i__carry__2_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(26),
      O => metrics_cnt_en_reg_37(1)
    );
\i__carry__2_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(25),
      O => metrics_cnt_en_reg_18(0)
    );
\i__carry__2_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(25),
      O => metrics_cnt_en_reg_37(0)
    );
\i__carry__2_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(32),
      O => metrics_cnt_en_reg_11(7)
    );
\i__carry__2_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(32),
      O => metrics_cnt_en_reg_29(7)
    );
\i__carry__3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(40),
      O => metrics_cnt_en_reg_19(7)
    );
\i__carry__3_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(39),
      O => metrics_cnt_en_reg_10(6)
    );
\i__carry__3_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(39),
      O => metrics_cnt_en_reg_28(6)
    );
\i__carry__3_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(38),
      O => metrics_cnt_en_reg_10(5)
    );
\i__carry__3_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(38),
      O => metrics_cnt_en_reg_28(5)
    );
\i__carry__3_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(37),
      O => metrics_cnt_en_reg_10(4)
    );
\i__carry__3_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(37),
      O => metrics_cnt_en_reg_28(4)
    );
\i__carry__3_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(36),
      O => metrics_cnt_en_reg_10(3)
    );
\i__carry__3_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(36),
      O => metrics_cnt_en_reg_28(3)
    );
\i__carry__3_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(35),
      O => metrics_cnt_en_reg_10(2)
    );
\i__carry__3_i_14__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(35),
      O => metrics_cnt_en_reg_28(2)
    );
\i__carry__3_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(34),
      O => metrics_cnt_en_reg_10(1)
    );
\i__carry__3_i_15__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(34),
      O => metrics_cnt_en_reg_28(1)
    );
\i__carry__3_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(33),
      O => metrics_cnt_en_reg_10(0)
    );
\i__carry__3_i_16__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(33),
      O => metrics_cnt_en_reg_28(0)
    );
\i__carry__3_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(40),
      O => metrics_cnt_en_reg_38(7)
    );
\i__carry__3_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(39),
      O => metrics_cnt_en_reg_19(6)
    );
\i__carry__3_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(39),
      O => metrics_cnt_en_reg_38(6)
    );
\i__carry__3_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(38),
      O => metrics_cnt_en_reg_19(5)
    );
\i__carry__3_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(38),
      O => metrics_cnt_en_reg_38(5)
    );
\i__carry__3_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(37),
      O => metrics_cnt_en_reg_19(4)
    );
\i__carry__3_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(37),
      O => metrics_cnt_en_reg_38(4)
    );
\i__carry__3_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(36),
      O => metrics_cnt_en_reg_19(3)
    );
\i__carry__3_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(36),
      O => metrics_cnt_en_reg_38(3)
    );
\i__carry__3_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(35),
      O => metrics_cnt_en_reg_19(2)
    );
\i__carry__3_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(35),
      O => metrics_cnt_en_reg_38(2)
    );
\i__carry__3_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(34),
      O => metrics_cnt_en_reg_19(1)
    );
\i__carry__3_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(34),
      O => metrics_cnt_en_reg_38(1)
    );
\i__carry__3_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(33),
      O => metrics_cnt_en_reg_19(0)
    );
\i__carry__3_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(33),
      O => metrics_cnt_en_reg_38(0)
    );
\i__carry__3_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(40),
      O => metrics_cnt_en_reg_10(7)
    );
\i__carry__3_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(40),
      O => metrics_cnt_en_reg_28(7)
    );
\i__carry__4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(48),
      O => metrics_cnt_en_reg_20(7)
    );
\i__carry__4_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(47),
      O => metrics_cnt_en_reg_9(6)
    );
\i__carry__4_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(47),
      O => metrics_cnt_en_reg_27(6)
    );
\i__carry__4_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(46),
      O => metrics_cnt_en_reg_9(5)
    );
\i__carry__4_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(46),
      O => metrics_cnt_en_reg_27(5)
    );
\i__carry__4_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(45),
      O => metrics_cnt_en_reg_9(4)
    );
\i__carry__4_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(45),
      O => metrics_cnt_en_reg_27(4)
    );
\i__carry__4_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(44),
      O => metrics_cnt_en_reg_9(3)
    );
\i__carry__4_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(44),
      O => metrics_cnt_en_reg_27(3)
    );
\i__carry__4_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(43),
      O => metrics_cnt_en_reg_9(2)
    );
\i__carry__4_i_14__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(43),
      O => metrics_cnt_en_reg_27(2)
    );
\i__carry__4_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(42),
      O => metrics_cnt_en_reg_9(1)
    );
\i__carry__4_i_15__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(42),
      O => metrics_cnt_en_reg_27(1)
    );
\i__carry__4_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(41),
      O => metrics_cnt_en_reg_9(0)
    );
\i__carry__4_i_16__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(41),
      O => metrics_cnt_en_reg_27(0)
    );
\i__carry__4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(48),
      O => metrics_cnt_en_reg_39(7)
    );
\i__carry__4_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(47),
      O => metrics_cnt_en_reg_20(6)
    );
\i__carry__4_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(47),
      O => metrics_cnt_en_reg_39(6)
    );
\i__carry__4_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(46),
      O => metrics_cnt_en_reg_20(5)
    );
\i__carry__4_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(46),
      O => metrics_cnt_en_reg_39(5)
    );
\i__carry__4_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(45),
      O => metrics_cnt_en_reg_20(4)
    );
\i__carry__4_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(45),
      O => metrics_cnt_en_reg_39(4)
    );
\i__carry__4_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(44),
      O => metrics_cnt_en_reg_20(3)
    );
\i__carry__4_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(44),
      O => metrics_cnt_en_reg_39(3)
    );
\i__carry__4_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(43),
      O => metrics_cnt_en_reg_20(2)
    );
\i__carry__4_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(43),
      O => metrics_cnt_en_reg_39(2)
    );
\i__carry__4_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(42),
      O => metrics_cnt_en_reg_20(1)
    );
\i__carry__4_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(42),
      O => metrics_cnt_en_reg_39(1)
    );
\i__carry__4_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(41),
      O => metrics_cnt_en_reg_20(0)
    );
\i__carry__4_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(41),
      O => metrics_cnt_en_reg_39(0)
    );
\i__carry__4_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(48),
      O => metrics_cnt_en_reg_9(7)
    );
\i__carry__4_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(48),
      O => metrics_cnt_en_reg_27(7)
    );
\i__carry__5_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(56),
      O => metrics_cnt_en_reg_21(7)
    );
\i__carry__5_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(55),
      O => metrics_cnt_en_reg_8(6)
    );
\i__carry__5_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(55),
      O => metrics_cnt_en_reg_26(6)
    );
\i__carry__5_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(54),
      O => metrics_cnt_en_reg_8(5)
    );
\i__carry__5_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(54),
      O => metrics_cnt_en_reg_26(5)
    );
\i__carry__5_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(53),
      O => metrics_cnt_en_reg_8(4)
    );
\i__carry__5_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(53),
      O => metrics_cnt_en_reg_26(4)
    );
\i__carry__5_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(52),
      O => metrics_cnt_en_reg_8(3)
    );
\i__carry__5_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(52),
      O => metrics_cnt_en_reg_26(3)
    );
\i__carry__5_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(51),
      O => metrics_cnt_en_reg_8(2)
    );
\i__carry__5_i_14__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(51),
      O => metrics_cnt_en_reg_26(2)
    );
\i__carry__5_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(50),
      O => metrics_cnt_en_reg_8(1)
    );
\i__carry__5_i_15__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(50),
      O => metrics_cnt_en_reg_26(1)
    );
\i__carry__5_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(49),
      O => metrics_cnt_en_reg_8(0)
    );
\i__carry__5_i_16__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(49),
      O => metrics_cnt_en_reg_26(0)
    );
\i__carry__5_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(56),
      O => metrics_cnt_en_reg_40(7)
    );
\i__carry__5_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(55),
      O => metrics_cnt_en_reg_21(6)
    );
\i__carry__5_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(55),
      O => metrics_cnt_en_reg_40(6)
    );
\i__carry__5_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(54),
      O => metrics_cnt_en_reg_21(5)
    );
\i__carry__5_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(54),
      O => metrics_cnt_en_reg_40(5)
    );
\i__carry__5_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(53),
      O => metrics_cnt_en_reg_21(4)
    );
\i__carry__5_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(53),
      O => metrics_cnt_en_reg_40(4)
    );
\i__carry__5_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(52),
      O => metrics_cnt_en_reg_21(3)
    );
\i__carry__5_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(52),
      O => metrics_cnt_en_reg_40(3)
    );
\i__carry__5_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(51),
      O => metrics_cnt_en_reg_21(2)
    );
\i__carry__5_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(51),
      O => metrics_cnt_en_reg_40(2)
    );
\i__carry__5_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(50),
      O => metrics_cnt_en_reg_21(1)
    );
\i__carry__5_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(50),
      O => metrics_cnt_en_reg_40(1)
    );
\i__carry__5_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(49),
      O => metrics_cnt_en_reg_21(0)
    );
\i__carry__5_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(49),
      O => metrics_cnt_en_reg_40(0)
    );
\i__carry__5_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(56),
      O => metrics_cnt_en_reg_8(7)
    );
\i__carry__5_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(56),
      O => metrics_cnt_en_reg_26(7)
    );
\i__carry__6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(62),
      O => metrics_cnt_en_reg_22(5)
    );
\i__carry__6_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(60),
      O => metrics_cnt_en_reg_7(3)
    );
\i__carry__6_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(60),
      O => metrics_cnt_en_reg_25(3)
    );
\i__carry__6_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(59),
      O => metrics_cnt_en_reg_7(2)
    );
\i__carry__6_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(59),
      O => metrics_cnt_en_reg_25(2)
    );
\i__carry__6_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(58),
      O => metrics_cnt_en_reg_7(1)
    );
\i__carry__6_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(58),
      O => metrics_cnt_en_reg_25(1)
    );
\i__carry__6_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(57),
      O => metrics_cnt_en_reg_7(0)
    );
\i__carry__6_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(57),
      O => metrics_cnt_en_reg_25(0)
    );
\i__carry__6_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(62),
      O => metrics_cnt_en_reg_41(5)
    );
\i__carry__6_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(61),
      O => metrics_cnt_en_reg_22(4)
    );
\i__carry__6_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(61),
      O => metrics_cnt_en_reg_41(4)
    );
\i__carry__6_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(60),
      O => metrics_cnt_en_reg_22(3)
    );
\i__carry__6_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(60),
      O => metrics_cnt_en_reg_41(3)
    );
\i__carry__6_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(59),
      O => metrics_cnt_en_reg_22(2)
    );
\i__carry__6_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(59),
      O => metrics_cnt_en_reg_41(2)
    );
\i__carry__6_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(58),
      O => metrics_cnt_en_reg_22(1)
    );
\i__carry__6_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(58),
      O => metrics_cnt_en_reg_41(1)
    );
\i__carry__6_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(57),
      O => metrics_cnt_en_reg_22(0)
    );
\i__carry__6_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(57),
      O => metrics_cnt_en_reg_41(0)
    );
\i__carry__6_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(63),
      O => metrics_cnt_en_reg_7(6)
    );
\i__carry__6_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(63),
      O => metrics_cnt_en_reg_25(6)
    );
\i__carry__6_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(62),
      O => metrics_cnt_en_reg_7(5)
    );
\i__carry__6_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(62),
      O => metrics_cnt_en_reg_25(5)
    );
\i__carry__6_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(61),
      O => metrics_cnt_en_reg_7(4)
    );
\i__carry__6_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(61),
      O => metrics_cnt_en_reg_25(4)
    );
\i__carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(0),
      O => metrics_cnt_en_reg_14
    );
\i__carry_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(8),
      O => S(7)
    );
\i__carry_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(8),
      O => metrics_cnt_en_reg_32(7)
    );
\i__carry_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(7),
      O => S(6)
    );
\i__carry_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(7),
      O => metrics_cnt_en_reg_32(6)
    );
\i__carry_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(6),
      O => S(5)
    );
\i__carry_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(6),
      O => metrics_cnt_en_reg_32(5)
    );
\i__carry_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(5),
      O => S(4)
    );
\i__carry_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(5),
      O => metrics_cnt_en_reg_32(4)
    );
\i__carry_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(4),
      O => S(3)
    );
\i__carry_i_14__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(4),
      O => metrics_cnt_en_reg_32(3)
    );
\i__carry_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(3),
      O => S(2)
    );
\i__carry_i_15__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(3),
      O => metrics_cnt_en_reg_32(2)
    );
\i__carry_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(2),
      O => S(1)
    );
\i__carry_i_16__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(2),
      O => metrics_cnt_en_reg_32(1)
    );
\i__carry_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(1),
      O => S(0)
    );
\i__carry_i_17__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(1),
      O => metrics_cnt_en_reg_32(0)
    );
\i__carry_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(0),
      O => metrics_cnt_en_reg_33
    );
\i__carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(8),
      O => metrics_cnt_en_reg_15(7)
    );
\i__carry_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(8),
      O => metrics_cnt_en_reg_34(7)
    );
\i__carry_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(7),
      O => metrics_cnt_en_reg_15(6)
    );
\i__carry_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(7),
      O => metrics_cnt_en_reg_34(6)
    );
\i__carry_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(6),
      O => metrics_cnt_en_reg_15(5)
    );
\i__carry_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(6),
      O => metrics_cnt_en_reg_34(5)
    );
\i__carry_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(5),
      O => metrics_cnt_en_reg_15(4)
    );
\i__carry_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(5),
      O => metrics_cnt_en_reg_34(4)
    );
\i__carry_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(4),
      O => metrics_cnt_en_reg_15(3)
    );
\i__carry_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(4),
      O => metrics_cnt_en_reg_34(3)
    );
\i__carry_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(3),
      O => metrics_cnt_en_reg_15(2)
    );
\i__carry_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(3),
      O => metrics_cnt_en_reg_34(2)
    );
\i__carry_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(2),
      O => metrics_cnt_en_reg_15(1)
    );
\i__carry_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(2),
      O => metrics_cnt_en_reg_34(1)
    );
\i__carry_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_1\(1),
      O => metrics_cnt_en_reg_15(0)
    );
\i__carry_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_3\(1),
      O => metrics_cnt_en_reg_34(0)
    );
metrics_cnt_en_reg: unisim.vcomponents.FDSE
     port map (
      C => mon_clk,
      CE => control_wr_en,
      D => s_axi_wdata(0),
      Q => \^metrics_cnt_en\,
      S => \^mon_resetn_0\(0)
    );
metrics_cnt_reset_reg: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => control_wr_en,
      D => s_axi_wdata(1),
      Q => Metrics_Cnt_Reset,
      R => \^mon_resetn_0\(0)
    );
\read_start_select_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \read_stop_select_reg[1]_0\(0),
      D => s_axi_wdata(2),
      Q => data3(2),
      R => \^mon_resetn_0\(0)
    );
\read_start_select_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \read_stop_select_reg[1]_0\(0),
      D => s_axi_wdata(3),
      Q => data3(3),
      R => \^mon_resetn_0\(0)
    );
\read_stop_select_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \read_stop_select_reg[1]_0\(0),
      D => s_axi_wdata(0),
      Q => data3(0),
      R => \^mon_resetn_0\(0)
    );
\read_stop_select_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \read_stop_select_reg[1]_0\(0),
      D => s_axi_wdata(1),
      Q => data3(1),
      R => \^mon_resetn_0\(0)
    );
\register_select_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \register_select_reg[5]_0\(0),
      Q => register_select(0),
      R => \^mon_resetn_0\(0)
    );
\register_select_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => p_1_in,
      Q => \^register_select_reg[1]_0\(0),
      R => \^mon_resetn_0\(0)
    );
\register_select_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \register_select_reg[5]_0\(1),
      Q => register_select(2),
      R => \^mon_resetn_0\(0)
    );
\register_select_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \register_select_reg[5]_0\(2),
      Q => register_select(3),
      R => \^mon_resetn_0\(0)
    );
\register_select_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \register_select_reg[5]_0\(3),
      Q => register_select(4),
      R => \^mon_resetn_0\(0)
    );
\register_select_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \register_select_reg[5]_0\(4),
      Q => register_select(5),
      R => \^mon_resetn_0\(0)
    );
reset_on_sample_read_reg: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => control_wr_en,
      D => s_axi_wdata(4),
      Q => Reset_On_Sample_Read,
      R => \^mon_resetn_0\(0)
    );
sample_reg_counter_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_counter
     port map (
      Q(31) => sample_reg_counter_inst_n_0,
      Q(30) => sample_reg_counter_inst_n_1,
      Q(29) => sample_reg_counter_inst_n_2,
      Q(28) => sample_reg_counter_inst_n_3,
      Q(27) => sample_reg_counter_inst_n_4,
      Q(26) => sample_reg_counter_inst_n_5,
      Q(25) => sample_reg_counter_inst_n_6,
      Q(24) => sample_reg_counter_inst_n_7,
      Q(23) => sample_reg_counter_inst_n_8,
      Q(22) => sample_reg_counter_inst_n_9,
      Q(21) => sample_reg_counter_inst_n_10,
      Q(20) => sample_reg_counter_inst_n_11,
      Q(19) => sample_reg_counter_inst_n_12,
      Q(18) => sample_reg_counter_inst_n_13,
      Q(17) => sample_reg_counter_inst_n_14,
      Q(16) => sample_reg_counter_inst_n_15,
      Q(15) => sample_reg_counter_inst_n_16,
      Q(14) => sample_reg_counter_inst_n_17,
      Q(13) => sample_reg_counter_inst_n_18,
      Q(12) => sample_reg_counter_inst_n_19,
      Q(11) => sample_reg_counter_inst_n_20,
      Q(10) => sample_reg_counter_inst_n_21,
      Q(9) => sample_reg_counter_inst_n_22,
      Q(8) => sample_reg_counter_inst_n_23,
      Q(7) => sample_reg_counter_inst_n_24,
      Q(6) => sample_reg_counter_inst_n_25,
      Q(5) => sample_reg_counter_inst_n_26,
      Q(4) => sample_reg_counter_inst_n_27,
      Q(3) => sample_reg_counter_inst_n_28,
      Q(2) => sample_reg_counter_inst_n_29,
      Q(1) => sample_reg_counter_inst_n_30,
      Q(0) => sample_reg_counter_inst_n_31,
      Reset_On_Sample_Read => Reset_On_Sample_Read,
      SR(0) => \^mon_resetn_0\(0),
      mon_clk => mon_clk,
      mon_resetn => mon_resetn,
      p_1_in => p_1_in,
      sample_reg_rd_first => \^sample_reg_rd_first\
    );
sample_reg_rd_first_reg: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => sample_reg_rd_first_reg_0,
      Q => \^sample_reg_rd_first\,
      R => \^mon_resetn_0\(0)
    );
\sample_time_diff_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \sample_time_diff_reg_reg[31]_0\(0),
      D => sample_reg_counter_inst_n_31,
      Q => sample_time_diff_reg(0),
      R => '0'
    );
\sample_time_diff_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \sample_time_diff_reg_reg[31]_0\(0),
      D => sample_reg_counter_inst_n_21,
      Q => sample_time_diff_reg(10),
      R => '0'
    );
\sample_time_diff_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \sample_time_diff_reg_reg[31]_0\(0),
      D => sample_reg_counter_inst_n_20,
      Q => sample_time_diff_reg(11),
      R => '0'
    );
\sample_time_diff_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \sample_time_diff_reg_reg[31]_0\(0),
      D => sample_reg_counter_inst_n_19,
      Q => sample_time_diff_reg(12),
      R => '0'
    );
\sample_time_diff_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \sample_time_diff_reg_reg[31]_0\(0),
      D => sample_reg_counter_inst_n_18,
      Q => sample_time_diff_reg(13),
      R => '0'
    );
\sample_time_diff_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \sample_time_diff_reg_reg[31]_0\(0),
      D => sample_reg_counter_inst_n_17,
      Q => sample_time_diff_reg(14),
      R => '0'
    );
\sample_time_diff_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \sample_time_diff_reg_reg[31]_0\(0),
      D => sample_reg_counter_inst_n_16,
      Q => sample_time_diff_reg(15),
      R => '0'
    );
\sample_time_diff_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \sample_time_diff_reg_reg[31]_0\(0),
      D => sample_reg_counter_inst_n_15,
      Q => sample_time_diff_reg(16),
      R => '0'
    );
\sample_time_diff_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \sample_time_diff_reg_reg[31]_0\(0),
      D => sample_reg_counter_inst_n_14,
      Q => sample_time_diff_reg(17),
      R => '0'
    );
\sample_time_diff_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \sample_time_diff_reg_reg[31]_0\(0),
      D => sample_reg_counter_inst_n_13,
      Q => sample_time_diff_reg(18),
      R => '0'
    );
\sample_time_diff_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \sample_time_diff_reg_reg[31]_0\(0),
      D => sample_reg_counter_inst_n_12,
      Q => sample_time_diff_reg(19),
      R => '0'
    );
\sample_time_diff_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \sample_time_diff_reg_reg[31]_0\(0),
      D => sample_reg_counter_inst_n_30,
      Q => sample_time_diff_reg(1),
      R => '0'
    );
\sample_time_diff_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \sample_time_diff_reg_reg[31]_0\(0),
      D => sample_reg_counter_inst_n_11,
      Q => sample_time_diff_reg(20),
      R => '0'
    );
\sample_time_diff_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \sample_time_diff_reg_reg[31]_0\(0),
      D => sample_reg_counter_inst_n_10,
      Q => sample_time_diff_reg(21),
      R => '0'
    );
\sample_time_diff_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \sample_time_diff_reg_reg[31]_0\(0),
      D => sample_reg_counter_inst_n_9,
      Q => sample_time_diff_reg(22),
      R => '0'
    );
\sample_time_diff_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \sample_time_diff_reg_reg[31]_0\(0),
      D => sample_reg_counter_inst_n_8,
      Q => sample_time_diff_reg(23),
      R => '0'
    );
\sample_time_diff_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \sample_time_diff_reg_reg[31]_0\(0),
      D => sample_reg_counter_inst_n_7,
      Q => sample_time_diff_reg(24),
      R => '0'
    );
\sample_time_diff_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \sample_time_diff_reg_reg[31]_0\(0),
      D => sample_reg_counter_inst_n_6,
      Q => sample_time_diff_reg(25),
      R => '0'
    );
\sample_time_diff_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \sample_time_diff_reg_reg[31]_0\(0),
      D => sample_reg_counter_inst_n_5,
      Q => sample_time_diff_reg(26),
      R => '0'
    );
\sample_time_diff_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \sample_time_diff_reg_reg[31]_0\(0),
      D => sample_reg_counter_inst_n_4,
      Q => sample_time_diff_reg(27),
      R => '0'
    );
\sample_time_diff_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \sample_time_diff_reg_reg[31]_0\(0),
      D => sample_reg_counter_inst_n_3,
      Q => sample_time_diff_reg(28),
      R => '0'
    );
\sample_time_diff_reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \sample_time_diff_reg_reg[31]_0\(0),
      D => sample_reg_counter_inst_n_2,
      Q => sample_time_diff_reg(29),
      R => '0'
    );
\sample_time_diff_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \sample_time_diff_reg_reg[31]_0\(0),
      D => sample_reg_counter_inst_n_29,
      Q => sample_time_diff_reg(2),
      R => '0'
    );
\sample_time_diff_reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \sample_time_diff_reg_reg[31]_0\(0),
      D => sample_reg_counter_inst_n_1,
      Q => sample_time_diff_reg(30),
      R => '0'
    );
\sample_time_diff_reg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \sample_time_diff_reg_reg[31]_0\(0),
      D => sample_reg_counter_inst_n_0,
      Q => sample_time_diff_reg(31),
      R => '0'
    );
\sample_time_diff_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \sample_time_diff_reg_reg[31]_0\(0),
      D => sample_reg_counter_inst_n_28,
      Q => sample_time_diff_reg(3),
      R => '0'
    );
\sample_time_diff_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \sample_time_diff_reg_reg[31]_0\(0),
      D => sample_reg_counter_inst_n_27,
      Q => sample_time_diff_reg(4),
      R => '0'
    );
\sample_time_diff_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \sample_time_diff_reg_reg[31]_0\(0),
      D => sample_reg_counter_inst_n_26,
      Q => sample_time_diff_reg(5),
      R => '0'
    );
\sample_time_diff_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \sample_time_diff_reg_reg[31]_0\(0),
      D => sample_reg_counter_inst_n_25,
      Q => sample_time_diff_reg(6),
      R => '0'
    );
\sample_time_diff_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \sample_time_diff_reg_reg[31]_0\(0),
      D => sample_reg_counter_inst_n_24,
      Q => sample_time_diff_reg(7),
      R => '0'
    );
\sample_time_diff_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \sample_time_diff_reg_reg[31]_0\(0),
      D => sample_reg_counter_inst_n_23,
      Q => sample_time_diff_reg(8),
      R => '0'
    );
\sample_time_diff_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \sample_time_diff_reg_reg[31]_0\(0),
      D => sample_reg_counter_inst_n_22,
      Q => sample_time_diff_reg(9),
      R => '0'
    );
slv_reg_addr_vld_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => slv_reg_addr_vld,
      Q => slv_reg_addr_vld_reg,
      R => \^mon_resetn_0\(0)
    );
\slv_reg_in[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \slv_reg_in_inferred__0/i__n_0\,
      I1 => \slv_reg_in[0]_i_2_n_0\,
      I2 => sample_time_diff_reg(0),
      I3 => \^register_select_reg[1]_0\(0),
      I4 => data3(0),
      I5 => register_select(2),
      O => slv_reg_in(0)
    );
\slv_reg_in[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => trace_control(0),
      I1 => register_select(3),
      I2 => register_select(5),
      I3 => \slv_reg_in_reg[31]_0\(0),
      I4 => register_select(4),
      I5 => \^metrics_cnt_en\,
      O => \slv_reg_in[0]_i_2_n_0\
    );
\slv_reg_in[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA808080"
    )
        port map (
      I0 => \slv_reg_in_inferred__0/i__n_0\,
      I1 => register_select(5),
      I2 => \slv_reg_in_reg[31]_0\(10),
      I3 => \^register_select_reg[1]_0\(0),
      I4 => sample_time_diff_reg(10),
      O => slv_reg_in(10)
    );
\slv_reg_in[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA808080"
    )
        port map (
      I0 => \slv_reg_in_inferred__0/i__n_0\,
      I1 => register_select(5),
      I2 => \slv_reg_in_reg[31]_0\(11),
      I3 => \^register_select_reg[1]_0\(0),
      I4 => sample_time_diff_reg(11),
      O => slv_reg_in(11)
    );
\slv_reg_in[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA808080"
    )
        port map (
      I0 => \slv_reg_in_inferred__0/i__n_0\,
      I1 => register_select(5),
      I2 => \slv_reg_in_reg[31]_0\(12),
      I3 => \^register_select_reg[1]_0\(0),
      I4 => sample_time_diff_reg(12),
      O => slv_reg_in(12)
    );
\slv_reg_in[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA808080"
    )
        port map (
      I0 => \slv_reg_in_inferred__0/i__n_0\,
      I1 => register_select(5),
      I2 => \slv_reg_in_reg[31]_0\(13),
      I3 => \^register_select_reg[1]_0\(0),
      I4 => sample_time_diff_reg(13),
      O => slv_reg_in(13)
    );
\slv_reg_in[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA808080"
    )
        port map (
      I0 => \slv_reg_in_inferred__0/i__n_0\,
      I1 => register_select(5),
      I2 => \slv_reg_in_reg[31]_0\(14),
      I3 => \^register_select_reg[1]_0\(0),
      I4 => sample_time_diff_reg(14),
      O => slv_reg_in(14)
    );
\slv_reg_in[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA808080"
    )
        port map (
      I0 => \slv_reg_in_inferred__0/i__n_0\,
      I1 => register_select(5),
      I2 => \slv_reg_in_reg[31]_0\(15),
      I3 => \^register_select_reg[1]_0\(0),
      I4 => sample_time_diff_reg(15),
      O => slv_reg_in(15)
    );
\slv_reg_in[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA80AA80AA80"
    )
        port map (
      I0 => \slv_reg_in_inferred__0/i__n_0\,
      I1 => register_select(5),
      I2 => \slv_reg_in_reg[31]_0\(16),
      I3 => register_select(0),
      I4 => sample_time_diff_reg(16),
      I5 => \^register_select_reg[1]_0\(0),
      O => slv_reg_in(16)
    );
\slv_reg_in[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA80AA80AA80"
    )
        port map (
      I0 => \slv_reg_in_inferred__0/i__n_0\,
      I1 => register_select(5),
      I2 => \slv_reg_in_reg[31]_0\(17),
      I3 => register_select(0),
      I4 => sample_time_diff_reg(17),
      I5 => \^register_select_reg[1]_0\(0),
      O => slv_reg_in(17)
    );
\slv_reg_in[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA80AA80AA80"
    )
        port map (
      I0 => \slv_reg_in_inferred__0/i__n_0\,
      I1 => register_select(5),
      I2 => \slv_reg_in_reg[31]_0\(18),
      I3 => register_select(0),
      I4 => sample_time_diff_reg(18),
      I5 => \^register_select_reg[1]_0\(0),
      O => slv_reg_in(18)
    );
\slv_reg_in[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA80AA80AA80"
    )
        port map (
      I0 => \slv_reg_in_inferred__0/i__n_0\,
      I1 => register_select(5),
      I2 => \slv_reg_in_reg[31]_0\(19),
      I3 => register_select(0),
      I4 => sample_time_diff_reg(19),
      I5 => \^register_select_reg[1]_0\(0),
      O => slv_reg_in(19)
    );
\slv_reg_in[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \slv_reg_in_inferred__0/i__n_0\,
      I1 => \slv_reg_in[1]_i_2_n_0\,
      I2 => sample_time_diff_reg(1),
      I3 => \^register_select_reg[1]_0\(0),
      I4 => data3(1),
      I5 => register_select(2),
      O => slv_reg_in(1)
    );
\slv_reg_in[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => trace_control(1),
      I1 => register_select(3),
      I2 => register_select(5),
      I3 => \slv_reg_in_reg[31]_0\(1),
      I4 => register_select(4),
      I5 => Metrics_Cnt_Reset,
      O => \slv_reg_in[1]_i_2_n_0\
    );
\slv_reg_in[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA808080"
    )
        port map (
      I0 => \slv_reg_in_inferred__0/i__n_0\,
      I1 => register_select(5),
      I2 => \slv_reg_in_reg[31]_0\(20),
      I3 => \^register_select_reg[1]_0\(0),
      I4 => sample_time_diff_reg(20),
      O => slv_reg_in(20)
    );
\slv_reg_in[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA80AA80AA80"
    )
        port map (
      I0 => \slv_reg_in_inferred__0/i__n_0\,
      I1 => register_select(5),
      I2 => \slv_reg_in_reg[31]_0\(21),
      I3 => register_select(0),
      I4 => sample_time_diff_reg(21),
      I5 => \^register_select_reg[1]_0\(0),
      O => slv_reg_in(21)
    );
\slv_reg_in[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA808080"
    )
        port map (
      I0 => \slv_reg_in_inferred__0/i__n_0\,
      I1 => register_select(5),
      I2 => \slv_reg_in_reg[31]_0\(22),
      I3 => \^register_select_reg[1]_0\(0),
      I4 => sample_time_diff_reg(22),
      O => slv_reg_in(22)
    );
\slv_reg_in[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA80AA80AA80"
    )
        port map (
      I0 => \slv_reg_in_inferred__0/i__n_0\,
      I1 => register_select(5),
      I2 => \slv_reg_in_reg[31]_0\(23),
      I3 => register_select(0),
      I4 => sample_time_diff_reg(23),
      I5 => \^register_select_reg[1]_0\(0),
      O => slv_reg_in(23)
    );
\slv_reg_in[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA808080"
    )
        port map (
      I0 => \slv_reg_in_inferred__0/i__n_0\,
      I1 => register_select(5),
      I2 => \slv_reg_in_reg[31]_0\(24),
      I3 => \^register_select_reg[1]_0\(0),
      I4 => sample_time_diff_reg(24),
      O => slv_reg_in(24)
    );
\slv_reg_in[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA80AA80AA80"
    )
        port map (
      I0 => \slv_reg_in_inferred__0/i__n_0\,
      I1 => register_select(5),
      I2 => \slv_reg_in_reg[31]_0\(25),
      I3 => register_select(0),
      I4 => sample_time_diff_reg(25),
      I5 => \^register_select_reg[1]_0\(0),
      O => slv_reg_in(25)
    );
\slv_reg_in[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA80AA80AA80"
    )
        port map (
      I0 => \slv_reg_in_inferred__0/i__n_0\,
      I1 => register_select(5),
      I2 => \slv_reg_in_reg[31]_0\(26),
      I3 => register_select(0),
      I4 => sample_time_diff_reg(26),
      I5 => \^register_select_reg[1]_0\(0),
      O => slv_reg_in(26)
    );
\slv_reg_in[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA80AA80AA80"
    )
        port map (
      I0 => \slv_reg_in_inferred__0/i__n_0\,
      I1 => register_select(5),
      I2 => \slv_reg_in_reg[31]_0\(27),
      I3 => register_select(0),
      I4 => sample_time_diff_reg(27),
      I5 => \^register_select_reg[1]_0\(0),
      O => slv_reg_in(27)
    );
\slv_reg_in[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA80AA80AA80"
    )
        port map (
      I0 => \slv_reg_in_inferred__0/i__n_0\,
      I1 => register_select(5),
      I2 => \slv_reg_in_reg[31]_0\(28),
      I3 => register_select(0),
      I4 => sample_time_diff_reg(28),
      I5 => \^register_select_reg[1]_0\(0),
      O => slv_reg_in(28)
    );
\slv_reg_in[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA808080"
    )
        port map (
      I0 => \slv_reg_in_inferred__0/i__n_0\,
      I1 => register_select(5),
      I2 => \slv_reg_in_reg[31]_0\(29),
      I3 => \^register_select_reg[1]_0\(0),
      I4 => sample_time_diff_reg(29),
      O => slv_reg_in(29)
    );
\slv_reg_in[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \slv_reg_in_inferred__0/i__n_0\,
      I1 => \slv_reg_in[2]_i_2_n_0\,
      I2 => sample_time_diff_reg(2),
      I3 => \^register_select_reg[1]_0\(0),
      I4 => data3(2),
      I5 => register_select(2),
      O => slv_reg_in(2)
    );
\slv_reg_in[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => trace_control(2),
      I1 => register_select(3),
      I2 => register_select(5),
      I3 => \slv_reg_in_reg[31]_0\(2),
      I4 => register_select(4),
      I5 => event_log_en,
      O => \slv_reg_in[2]_i_2_n_0\
    );
\slv_reg_in[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA80AA80AA80"
    )
        port map (
      I0 => \slv_reg_in_inferred__0/i__n_0\,
      I1 => register_select(5),
      I2 => \slv_reg_in_reg[31]_0\(30),
      I3 => register_select(0),
      I4 => sample_time_diff_reg(30),
      I5 => \^register_select_reg[1]_0\(0),
      O => slv_reg_in(30)
    );
\slv_reg_in[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => mon_resetn,
      I1 => slv_reg_out_vld_reg,
      I2 => slv_reg_addr_vld_reg,
      O => \slv_reg_in[31]_i_1_n_0\
    );
\slv_reg_in[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA80AA80AA80"
    )
        port map (
      I0 => \slv_reg_in_inferred__0/i__n_0\,
      I1 => register_select(5),
      I2 => \slv_reg_in_reg[31]_0\(31),
      I3 => register_select(0),
      I4 => sample_time_diff_reg(31),
      I5 => \^register_select_reg[1]_0\(0),
      O => slv_reg_in(31)
    );
\slv_reg_in[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \slv_reg_in_inferred__0/i__n_0\,
      I1 => \slv_reg_in[3]_i_2_n_0\,
      I2 => sample_time_diff_reg(3),
      I3 => \^register_select_reg[1]_0\(0),
      I4 => data3(3),
      I5 => register_select(2),
      O => slv_reg_in(3)
    );
\slv_reg_in[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => trace_control(3),
      I1 => register_select(3),
      I2 => register_select(5),
      I3 => \slv_reg_in_reg[31]_0\(3),
      I4 => register_select(4),
      I5 => streaming_fifo_reset,
      O => \slv_reg_in[3]_i_2_n_0\
    );
\slv_reg_in[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \slv_reg_in_inferred__0/i__n_0\,
      I1 => \slv_reg_in[4]_i_2_n_0\,
      I2 => sample_time_diff_reg(4),
      I3 => \^register_select_reg[1]_0\(0),
      I4 => data3(4),
      I5 => register_select(2),
      O => slv_reg_in(4)
    );
\slv_reg_in[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => trace_control(4),
      I1 => register_select(3),
      I2 => register_select(5),
      I3 => \slv_reg_in_reg[31]_0\(4),
      I4 => register_select(4),
      I5 => Reset_On_Sample_Read,
      O => \slv_reg_in[4]_i_2_n_0\
    );
\slv_reg_in[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \slv_reg_in_inferred__0/i__n_0\,
      I1 => \slv_reg_in[5]_i_2_n_0\,
      I2 => sample_time_diff_reg(5),
      I3 => \^register_select_reg[1]_0\(0),
      I4 => data3(5),
      I5 => register_select(2),
      O => slv_reg_in(5)
    );
\slv_reg_in[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => trace_control(5),
      I1 => register_select(3),
      I2 => \slv_reg_in_reg[31]_0\(5),
      I3 => register_select(5),
      O => \slv_reg_in[5]_i_2_n_0\
    );
\slv_reg_in[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \slv_reg_in_inferred__0/i__n_0\,
      I1 => \slv_reg_in[6]_i_2_n_0\,
      O => slv_reg_in(6)
    );
\slv_reg_in[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => register_select(2),
      I1 => data3(6),
      I2 => \^register_select_reg[1]_0\(0),
      I3 => sample_time_diff_reg(6),
      I4 => \slv_reg_in_reg[31]_0\(6),
      I5 => register_select(5),
      O => \slv_reg_in[6]_i_2_n_0\
    );
\slv_reg_in[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \slv_reg_in_inferred__0/i__n_0\,
      I1 => \slv_reg_in[7]_i_2_n_0\,
      O => slv_reg_in(7)
    );
\slv_reg_in[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => register_select(2),
      I1 => data3(7),
      I2 => \^register_select_reg[1]_0\(0),
      I3 => sample_time_diff_reg(7),
      I4 => \slv_reg_in_reg[31]_0\(7),
      I5 => register_select(5),
      O => \slv_reg_in[7]_i_2_n_0\
    );
\slv_reg_in[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA80AA80AA80"
    )
        port map (
      I0 => \slv_reg_in_inferred__0/i__n_0\,
      I1 => register_select(5),
      I2 => \slv_reg_in_reg[31]_0\(8),
      I3 => register_select(0),
      I4 => sample_time_diff_reg(8),
      I5 => \^register_select_reg[1]_0\(0),
      O => slv_reg_in(8)
    );
\slv_reg_in[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA808080"
    )
        port map (
      I0 => \slv_reg_in_inferred__0/i__n_0\,
      I1 => register_select(5),
      I2 => \slv_reg_in_reg[31]_0\(9),
      I3 => \^register_select_reg[1]_0\(0),
      I4 => sample_time_diff_reg(9),
      O => slv_reg_in(9)
    );
\slv_reg_in_inferred__0/i_\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010116"
    )
        port map (
      I0 => register_select(0),
      I1 => \^register_select_reg[1]_0\(0),
      I2 => register_select(2),
      I3 => register_select(3),
      I4 => register_select(4),
      I5 => register_select(5),
      O => \slv_reg_in_inferred__0/i__n_0\
    );
\slv_reg_in_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => slv_reg_in(0),
      Q => Q(0),
      R => \slv_reg_in[31]_i_1_n_0\
    );
\slv_reg_in_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => slv_reg_in(10),
      Q => Q(10),
      R => \slv_reg_in[31]_i_1_n_0\
    );
\slv_reg_in_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => slv_reg_in(11),
      Q => Q(11),
      R => \slv_reg_in[31]_i_1_n_0\
    );
\slv_reg_in_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => slv_reg_in(12),
      Q => Q(12),
      R => \slv_reg_in[31]_i_1_n_0\
    );
\slv_reg_in_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => slv_reg_in(13),
      Q => Q(13),
      R => \slv_reg_in[31]_i_1_n_0\
    );
\slv_reg_in_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => slv_reg_in(14),
      Q => Q(14),
      R => \slv_reg_in[31]_i_1_n_0\
    );
\slv_reg_in_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => slv_reg_in(15),
      Q => Q(15),
      R => \slv_reg_in[31]_i_1_n_0\
    );
\slv_reg_in_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => slv_reg_in(16),
      Q => Q(16),
      R => \slv_reg_in[31]_i_1_n_0\
    );
\slv_reg_in_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => slv_reg_in(17),
      Q => Q(17),
      R => \slv_reg_in[31]_i_1_n_0\
    );
\slv_reg_in_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => slv_reg_in(18),
      Q => Q(18),
      R => \slv_reg_in[31]_i_1_n_0\
    );
\slv_reg_in_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => slv_reg_in(19),
      Q => Q(19),
      R => \slv_reg_in[31]_i_1_n_0\
    );
\slv_reg_in_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => slv_reg_in(1),
      Q => Q(1),
      R => \slv_reg_in[31]_i_1_n_0\
    );
\slv_reg_in_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => slv_reg_in(20),
      Q => Q(20),
      R => \slv_reg_in[31]_i_1_n_0\
    );
\slv_reg_in_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => slv_reg_in(21),
      Q => Q(21),
      R => \slv_reg_in[31]_i_1_n_0\
    );
\slv_reg_in_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => slv_reg_in(22),
      Q => Q(22),
      R => \slv_reg_in[31]_i_1_n_0\
    );
\slv_reg_in_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => slv_reg_in(23),
      Q => Q(23),
      R => \slv_reg_in[31]_i_1_n_0\
    );
\slv_reg_in_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => slv_reg_in(24),
      Q => Q(24),
      R => \slv_reg_in[31]_i_1_n_0\
    );
\slv_reg_in_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => slv_reg_in(25),
      Q => Q(25),
      R => \slv_reg_in[31]_i_1_n_0\
    );
\slv_reg_in_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => slv_reg_in(26),
      Q => Q(26),
      R => \slv_reg_in[31]_i_1_n_0\
    );
\slv_reg_in_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => slv_reg_in(27),
      Q => Q(27),
      R => \slv_reg_in[31]_i_1_n_0\
    );
\slv_reg_in_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => slv_reg_in(28),
      Q => Q(28),
      R => \slv_reg_in[31]_i_1_n_0\
    );
\slv_reg_in_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => slv_reg_in(29),
      Q => Q(29),
      R => \slv_reg_in[31]_i_1_n_0\
    );
\slv_reg_in_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => slv_reg_in(2),
      Q => Q(2),
      R => \slv_reg_in[31]_i_1_n_0\
    );
\slv_reg_in_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => slv_reg_in(30),
      Q => Q(30),
      R => \slv_reg_in[31]_i_1_n_0\
    );
\slv_reg_in_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => slv_reg_in(31),
      Q => Q(31),
      R => \slv_reg_in[31]_i_1_n_0\
    );
\slv_reg_in_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => slv_reg_in(3),
      Q => Q(3),
      R => \slv_reg_in[31]_i_1_n_0\
    );
\slv_reg_in_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => slv_reg_in(4),
      Q => Q(4),
      R => \slv_reg_in[31]_i_1_n_0\
    );
\slv_reg_in_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => slv_reg_in(5),
      Q => Q(5),
      R => \slv_reg_in[31]_i_1_n_0\
    );
\slv_reg_in_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => slv_reg_in(6),
      Q => Q(6),
      R => \slv_reg_in[31]_i_1_n_0\
    );
\slv_reg_in_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => slv_reg_in(7),
      Q => Q(7),
      R => \slv_reg_in[31]_i_1_n_0\
    );
\slv_reg_in_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => slv_reg_in(8),
      Q => Q(8),
      R => \slv_reg_in[31]_i_1_n_0\
    );
\slv_reg_in_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => slv_reg_in(9),
      Q => Q(9),
      R => \slv_reg_in[31]_i_1_n_0\
    );
slv_reg_in_vld_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => slv_reg_addr_vld_reg,
      I1 => slv_reg_out_vld_reg,
      O => slv_reg_in1
    );
slv_reg_in_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => slv_reg_in1,
      Q => \^slv_reg_in_vld_reg_0\(0),
      R => \^mon_resetn_0\(0)
    );
slv_reg_out_vld_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => slv_reg_out_vld,
      Q => slv_reg_out_vld_reg,
      R => \^mon_resetn_0\(0)
    );
streaming_fifo_reset_reg: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => control_wr_en,
      D => s_axi_wdata(3),
      Q => streaming_fifo_reset,
      R => \^mon_resetn_0\(0)
    );
\trace_control_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => mon_clk,
      CE => \trace_control_reg[5]_0\(0),
      D => s_axi_wdata(0),
      Q => trace_control(0),
      S => \^mon_resetn_0\(0)
    );
\trace_control_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => mon_clk,
      CE => \trace_control_reg[5]_0\(0),
      D => s_axi_wdata(1),
      Q => trace_control(1),
      S => \^mon_resetn_0\(0)
    );
\trace_control_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => mon_clk,
      CE => \trace_control_reg[5]_0\(0),
      D => s_axi_wdata(2),
      Q => trace_control(2),
      S => \^mon_resetn_0\(0)
    );
\trace_control_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => mon_clk,
      CE => \trace_control_reg[5]_0\(0),
      D => s_axi_wdata(3),
      Q => trace_control(3),
      S => \^mon_resetn_0\(0)
    );
\trace_control_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => mon_clk,
      CE => \trace_control_reg[5]_0\(0),
      D => s_axi_wdata(4),
      Q => trace_control(4),
      S => \^mon_resetn_0\(0)
    );
\trace_control_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => mon_clk,
      CE => \trace_control_reg[5]_0\(0),
      D => s_axi_wdata(5),
      Q => trace_control(5),
      S => \^mon_resetn_0\(0)
    );
\write_start_select_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \read_stop_select_reg[1]_0\(0),
      D => s_axi_wdata(6),
      Q => data3(6),
      R => \^mon_resetn_0\(0)
    );
\write_start_select_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \read_stop_select_reg[1]_0\(0),
      D => s_axi_wdata(7),
      Q => data3(7),
      R => \^mon_resetn_0\(0)
    );
\write_stop_select_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \read_stop_select_reg[1]_0\(0),
      D => s_axi_wdata(4),
      Q => data3(4),
      R => \^mon_resetn_0\(0)
    );
\write_stop_select_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \read_stop_select_reg[1]_0\(0),
      D => s_axi_wdata(5),
      Q => data3(5),
      R => \^mon_resetn_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Monitor_AXI_Master is
  port (
    mon_clk : in STD_LOGIC;
    mon_resetn : in STD_LOGIC;
    m_axi_AWVALID : in STD_LOGIC;
    m_axi_AWREADY : in STD_LOGIC;
    m_axi_AWADDR : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_AWID : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_AWLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_AWLOCK : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_AWREGION : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_AWUSER : in STD_LOGIC_VECTOR ( 0 to 1 );
    m_axi_WVALID : in STD_LOGIC;
    m_axi_WREADY : in STD_LOGIC;
    m_axi_WDATA : in STD_LOGIC_VECTOR ( 511 downto 0 );
    m_axi_WSTRB : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_WLAST : in STD_LOGIC;
    m_axi_WID : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_WUSER : in STD_LOGIC_VECTOR ( 0 to 1 );
    m_axi_ARVALID : in STD_LOGIC;
    m_axi_ARREADY : in STD_LOGIC;
    m_axi_ARADDR : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_ARID : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_ARLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_ARLOCK : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_ARREGION : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_ARUSER : in STD_LOGIC_VECTOR ( 0 to 1 );
    m_axi_RVALID : in STD_LOGIC;
    m_axi_RREADY : in STD_LOGIC;
    m_axi_RDATA : in STD_LOGIC_VECTOR ( 511 downto 0 );
    m_axi_RLAST : in STD_LOGIC;
    m_axi_RID : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_RUSER : in STD_LOGIC_VECTOR ( 0 to 1 );
    m_axi_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_BVALID : in STD_LOGIC;
    m_axi_BREADY : in STD_LOGIC;
    m_axi_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_BID : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_BUSER : in STD_LOGIC_VECTOR ( 0 to 1 );
    ap_continue : in STD_LOGIC;
    ap_ready : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_idle : in STD_LOGIC;
    ap_done : in STD_LOGIC;
    trace_clk : in STD_LOGIC;
    trace_rst : in STD_LOGIC;
    rtrace_counter_overflow : in STD_LOGIC;
    rtrace_counter : in STD_LOGIC_VECTOR ( 44 downto 0 );
    rtrace_event : out STD_LOGIC;
    rtrace_data : out STD_LOGIC_VECTOR ( 63 downto 0 );
    rtrace_valid : out STD_LOGIC;
    rtrace_read : in STD_LOGIC;
    wtrace_counter_overflow : in STD_LOGIC;
    wtrace_counter : in STD_LOGIC_VECTOR ( 44 downto 0 );
    wtrace_event : out STD_LOGIC;
    wtrace_data : out STD_LOGIC_VECTOR ( 63 downto 0 );
    wtrace_valid : out STD_LOGIC;
    wtrace_read : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_awaddr_mon : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awprot_mon : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid_mon : in STD_LOGIC;
    s_axi_awready_mon : in STD_LOGIC;
    s_axi_wdata_mon : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb_mon : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid_mon : in STD_LOGIC;
    s_axi_wready_mon : in STD_LOGIC;
    s_axi_bresp_mon : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid_mon : in STD_LOGIC;
    s_axi_bready_mon : in STD_LOGIC;
    s_axi_araddr_mon : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arprot_mon : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid_mon : in STD_LOGIC;
    s_axi_arready_mon : in STD_LOGIC;
    s_axi_rdata_mon : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp_mon : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid_mon : in STD_LOGIC;
    s_axi_rready_mon : in STD_LOGIC
  );
  attribute ADDR_MAX : integer;
  attribute ADDR_MAX of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Monitor_AXI_Master : entity is 0;
  attribute ADDR_MIN : integer;
  attribute ADDR_MIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Monitor_AXI_Master : entity is 0;
  attribute ADDR_WIDTH : integer;
  attribute ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Monitor_AXI_Master : entity is 64;
  attribute CAPTURE_BURSTS : integer;
  attribute CAPTURE_BURSTS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Monitor_AXI_Master : entity is 0;
  attribute COUNT_WIDTH : integer;
  attribute COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Monitor_AXI_Master : entity is 64;
  attribute DATA_WIDTH : integer;
  attribute DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Monitor_AXI_Master : entity is 512;
  attribute ENABLE_ADDR_FILTER : integer;
  attribute ENABLE_ADDR_FILTER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Monitor_AXI_Master : entity is 0;
  attribute ENABLE_COUNTERS : integer;
  attribute ENABLE_COUNTERS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Monitor_AXI_Master : entity is 1;
  attribute ENABLE_DEBUG : integer;
  attribute ENABLE_DEBUG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Monitor_AXI_Master : entity is 1;
  attribute ENABLE_TRACE : integer;
  attribute ENABLE_TRACE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Monitor_AXI_Master : entity is 0;
  attribute ID_WIDTH : integer;
  attribute ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Monitor_AXI_Master : entity is 2;
  attribute MODE_SDACCEL : integer;
  attribute MODE_SDACCEL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Monitor_AXI_Master : entity is 0;
  attribute MON_DATA_WIDTH : integer;
  attribute MON_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Monitor_AXI_Master : entity is 1244;
  attribute NUM_REG_STAGES : integer;
  attribute NUM_REG_STAGES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Monitor_AXI_Master : entity is 0;
  attribute READ_START_SELECT : string;
  attribute READ_START_SELECT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Monitor_AXI_Master : entity is "Address";
  attribute READ_STOP_SELECT : string;
  attribute READ_STOP_SELECT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Monitor_AXI_Master : entity is "Last Data";
  attribute TRACE_READ_ID : integer;
  attribute TRACE_READ_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Monitor_AXI_Master : entity is 0;
  attribute TRACE_WRITE_ID : integer;
  attribute TRACE_WRITE_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Monitor_AXI_Master : entity is 1;
  attribute USER_WIDTH : integer;
  attribute USER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Monitor_AXI_Master : entity is 0;
  attribute WRITE_START_SELECT : string;
  attribute WRITE_START_SELECT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Monitor_AXI_Master : entity is "Address";
  attribute WRITE_STOP_SELECT : string;
  attribute WRITE_STOP_SELECT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Monitor_AXI_Master : entity is "Last Data";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Monitor_AXI_Master;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Monitor_AXI_Master is
  signal \<const0>\ : STD_LOGIC;
  signal ARADDR : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal AWADDR : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \GEN_COUNTERS[0].acc_inst_0/Accum_i1_in\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \GEN_COUNTERS[2].acc_inst_0/Accum_i1_in\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \GEN_COUNTERS[2].acc_inst_0/p_0_in\ : STD_LOGIC;
  signal \GEN_COUNTERS[3].acc_inst_0/Accum_i1_in\ : STD_LOGIC_VECTOR ( 63 downto 6 );
  signal \GEN_COUNTERS[5].acc_inst_0/Accum_i1_in\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \GEN_COUNTERS_EXT[2].acc_extnd_inst_0/Accum_i1_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \GEN_COUNTERS_EXT[3].acc_extnd_inst_0/Accum_i\ : STD_LOGIC_VECTOR ( 31 to 31 );
  signal \GEN_COUNTERS_EXT[3].acc_extnd_inst_0/p_0_in\ : STD_LOGIC;
  signal \GEN_COUNTERS_EXT[4].acc_extnd_inst_0/p_0_in\ : STD_LOGIC;
  signal \GEN_COUNTERS_EXT[5].acc_extnd_inst_0/p_0_in\ : STD_LOGIC;
  signal \GEN_COUNTERS_EXT[6].acc_extnd_inst_0/p_0_in\ : STD_LOGIC;
  signal Last_Read_Address : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal Last_Read_Data : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal Last_Write_Address : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal Last_Write_Data : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal Lat_Sample_Reg : STD_LOGIC;
  signal Metrics_Cnt_En : STD_LOGIC;
  signal RDATA : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal Read_Beat : STD_LOGIC;
  signal Read_Beat_Cnt_En : STD_LOGIC;
  signal Read_Beat_Cnt_En0 : STD_LOGIC;
  signal Read_Byte_Cnt : STD_LOGIC_VECTOR ( 6 to 6 );
  signal Read_Latency_En : STD_LOGIC;
  signal Read_Outstanding : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal Read_Outstanding_Int : STD_LOGIC;
  signal Read_Start : STD_LOGIC;
  signal Rtrans_Cnt_En : STD_LOGIC;
  signal Rtrans_Cnt_En0 : STD_LOGIC;
  signal \Sample_Metric_Cnt_extnd[6]_0\ : STD_LOGIC_VECTOR ( 55 downto 0 );
  signal Sample_Metric_Ram_Data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal WDATA : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal Write_Beat : STD_LOGIC;
  signal Write_Beat_Cnt_En : STD_LOGIC;
  signal Write_Beat_Cnt_En0 : STD_LOGIC;
  signal Write_Outstanding : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Write_Outstanding_Int : STD_LOGIC;
  signal Write_Start : STD_LOGIC;
  signal Wtrans_Cnt_En : STD_LOGIC;
  signal Wtrans_Cnt_En0 : STD_LOGIC;
  signal axi_lite_if_i_n_18 : STD_LOGIC;
  signal axi_lite_if_i_n_19 : STD_LOGIC;
  signal axi_lite_if_i_n_20 : STD_LOGIC;
  signal axi_lite_if_i_n_25 : STD_LOGIC;
  signal axi_lite_if_i_n_26 : STD_LOGIC;
  signal axi_lite_if_i_n_27 : STD_LOGIC;
  signal axi_lite_if_i_n_28 : STD_LOGIC;
  signal axi_lite_if_i_n_29 : STD_LOGIC;
  signal axi_lite_if_i_n_30 : STD_LOGIC;
  signal axi_lite_if_i_n_31 : STD_LOGIC;
  signal axi_lite_if_i_n_32 : STD_LOGIC;
  signal axi_lite_if_i_n_33 : STD_LOGIC;
  signal axi_lite_if_i_n_34 : STD_LOGIC;
  signal axi_lite_if_i_n_35 : STD_LOGIC;
  signal axi_lite_if_i_n_36 : STD_LOGIC;
  signal axi_lite_if_i_n_37 : STD_LOGIC;
  signal axi_lite_if_i_n_38 : STD_LOGIC;
  signal axi_lite_if_i_n_39 : STD_LOGIC;
  signal axi_lite_if_i_n_40 : STD_LOGIC;
  signal axi_lite_if_i_n_41 : STD_LOGIC;
  signal axi_lite_if_i_n_42 : STD_LOGIC;
  signal control_wr_en : STD_LOGIC;
  signal event_select_wr_en : STD_LOGIC;
  signal metric_calc_i_n_22 : STD_LOGIC;
  signal metric_calc_i_n_31 : STD_LOGIC;
  signal metric_calc_i_n_40 : STD_LOGIC;
  signal metric_calc_i_n_49 : STD_LOGIC;
  signal metric_counters_i_n_100 : STD_LOGIC;
  signal metric_counters_i_n_101 : STD_LOGIC;
  signal metric_counters_i_n_102 : STD_LOGIC;
  signal metric_counters_i_n_103 : STD_LOGIC;
  signal metric_counters_i_n_104 : STD_LOGIC;
  signal metric_counters_i_n_105 : STD_LOGIC;
  signal metric_counters_i_n_106 : STD_LOGIC;
  signal metric_counters_i_n_107 : STD_LOGIC;
  signal metric_counters_i_n_108 : STD_LOGIC;
  signal metric_counters_i_n_109 : STD_LOGIC;
  signal metric_counters_i_n_110 : STD_LOGIC;
  signal metric_counters_i_n_111 : STD_LOGIC;
  signal metric_counters_i_n_112 : STD_LOGIC;
  signal metric_counters_i_n_113 : STD_LOGIC;
  signal metric_counters_i_n_114 : STD_LOGIC;
  signal metric_counters_i_n_115 : STD_LOGIC;
  signal metric_counters_i_n_116 : STD_LOGIC;
  signal metric_counters_i_n_117 : STD_LOGIC;
  signal metric_counters_i_n_118 : STD_LOGIC;
  signal metric_counters_i_n_119 : STD_LOGIC;
  signal metric_counters_i_n_120 : STD_LOGIC;
  signal metric_counters_i_n_121 : STD_LOGIC;
  signal metric_counters_i_n_122 : STD_LOGIC;
  signal metric_counters_i_n_123 : STD_LOGIC;
  signal metric_counters_i_n_124 : STD_LOGIC;
  signal metric_counters_i_n_125 : STD_LOGIC;
  signal metric_counters_i_n_126 : STD_LOGIC;
  signal metric_counters_i_n_127 : STD_LOGIC;
  signal metric_counters_i_n_128 : STD_LOGIC;
  signal metric_counters_i_n_129 : STD_LOGIC;
  signal metric_counters_i_n_130 : STD_LOGIC;
  signal metric_counters_i_n_131 : STD_LOGIC;
  signal metric_counters_i_n_132 : STD_LOGIC;
  signal metric_counters_i_n_133 : STD_LOGIC;
  signal metric_counters_i_n_134 : STD_LOGIC;
  signal metric_counters_i_n_135 : STD_LOGIC;
  signal metric_counters_i_n_136 : STD_LOGIC;
  signal metric_counters_i_n_137 : STD_LOGIC;
  signal metric_counters_i_n_138 : STD_LOGIC;
  signal metric_counters_i_n_139 : STD_LOGIC;
  signal metric_counters_i_n_140 : STD_LOGIC;
  signal metric_counters_i_n_141 : STD_LOGIC;
  signal metric_counters_i_n_142 : STD_LOGIC;
  signal metric_counters_i_n_143 : STD_LOGIC;
  signal metric_counters_i_n_144 : STD_LOGIC;
  signal metric_counters_i_n_145 : STD_LOGIC;
  signal metric_counters_i_n_146 : STD_LOGIC;
  signal metric_counters_i_n_147 : STD_LOGIC;
  signal metric_counters_i_n_148 : STD_LOGIC;
  signal metric_counters_i_n_149 : STD_LOGIC;
  signal metric_counters_i_n_150 : STD_LOGIC;
  signal metric_counters_i_n_151 : STD_LOGIC;
  signal metric_counters_i_n_152 : STD_LOGIC;
  signal metric_counters_i_n_153 : STD_LOGIC;
  signal metric_counters_i_n_154 : STD_LOGIC;
  signal metric_counters_i_n_155 : STD_LOGIC;
  signal metric_counters_i_n_156 : STD_LOGIC;
  signal metric_counters_i_n_157 : STD_LOGIC;
  signal metric_counters_i_n_158 : STD_LOGIC;
  signal metric_counters_i_n_159 : STD_LOGIC;
  signal metric_counters_i_n_160 : STD_LOGIC;
  signal metric_counters_i_n_161 : STD_LOGIC;
  signal metric_counters_i_n_162 : STD_LOGIC;
  signal metric_counters_i_n_163 : STD_LOGIC;
  signal metric_counters_i_n_164 : STD_LOGIC;
  signal metric_counters_i_n_165 : STD_LOGIC;
  signal metric_counters_i_n_166 : STD_LOGIC;
  signal metric_counters_i_n_167 : STD_LOGIC;
  signal metric_counters_i_n_168 : STD_LOGIC;
  signal metric_counters_i_n_169 : STD_LOGIC;
  signal metric_counters_i_n_170 : STD_LOGIC;
  signal metric_counters_i_n_171 : STD_LOGIC;
  signal metric_counters_i_n_172 : STD_LOGIC;
  signal metric_counters_i_n_173 : STD_LOGIC;
  signal metric_counters_i_n_174 : STD_LOGIC;
  signal metric_counters_i_n_175 : STD_LOGIC;
  signal metric_counters_i_n_176 : STD_LOGIC;
  signal metric_counters_i_n_177 : STD_LOGIC;
  signal metric_counters_i_n_178 : STD_LOGIC;
  signal metric_counters_i_n_179 : STD_LOGIC;
  signal metric_counters_i_n_180 : STD_LOGIC;
  signal metric_counters_i_n_181 : STD_LOGIC;
  signal metric_counters_i_n_182 : STD_LOGIC;
  signal metric_counters_i_n_183 : STD_LOGIC;
  signal metric_counters_i_n_184 : STD_LOGIC;
  signal metric_counters_i_n_185 : STD_LOGIC;
  signal metric_counters_i_n_186 : STD_LOGIC;
  signal metric_counters_i_n_187 : STD_LOGIC;
  signal metric_counters_i_n_188 : STD_LOGIC;
  signal metric_counters_i_n_189 : STD_LOGIC;
  signal metric_counters_i_n_190 : STD_LOGIC;
  signal metric_counters_i_n_191 : STD_LOGIC;
  signal metric_counters_i_n_192 : STD_LOGIC;
  signal metric_counters_i_n_193 : STD_LOGIC;
  signal metric_counters_i_n_194 : STD_LOGIC;
  signal metric_counters_i_n_195 : STD_LOGIC;
  signal metric_counters_i_n_196 : STD_LOGIC;
  signal metric_counters_i_n_197 : STD_LOGIC;
  signal metric_counters_i_n_198 : STD_LOGIC;
  signal metric_counters_i_n_199 : STD_LOGIC;
  signal metric_counters_i_n_200 : STD_LOGIC;
  signal metric_counters_i_n_201 : STD_LOGIC;
  signal metric_counters_i_n_202 : STD_LOGIC;
  signal metric_counters_i_n_203 : STD_LOGIC;
  signal metric_counters_i_n_204 : STD_LOGIC;
  signal metric_counters_i_n_205 : STD_LOGIC;
  signal metric_counters_i_n_206 : STD_LOGIC;
  signal metric_counters_i_n_207 : STD_LOGIC;
  signal metric_counters_i_n_208 : STD_LOGIC;
  signal metric_counters_i_n_209 : STD_LOGIC;
  signal metric_counters_i_n_210 : STD_LOGIC;
  signal metric_counters_i_n_211 : STD_LOGIC;
  signal metric_counters_i_n_212 : STD_LOGIC;
  signal metric_counters_i_n_213 : STD_LOGIC;
  signal metric_counters_i_n_214 : STD_LOGIC;
  signal metric_counters_i_n_215 : STD_LOGIC;
  signal metric_counters_i_n_216 : STD_LOGIC;
  signal metric_counters_i_n_217 : STD_LOGIC;
  signal metric_counters_i_n_218 : STD_LOGIC;
  signal metric_counters_i_n_219 : STD_LOGIC;
  signal metric_counters_i_n_220 : STD_LOGIC;
  signal metric_counters_i_n_221 : STD_LOGIC;
  signal metric_counters_i_n_222 : STD_LOGIC;
  signal metric_counters_i_n_223 : STD_LOGIC;
  signal metric_counters_i_n_224 : STD_LOGIC;
  signal metric_counters_i_n_225 : STD_LOGIC;
  signal metric_counters_i_n_226 : STD_LOGIC;
  signal metric_counters_i_n_227 : STD_LOGIC;
  signal metric_counters_i_n_228 : STD_LOGIC;
  signal metric_counters_i_n_229 : STD_LOGIC;
  signal metric_counters_i_n_230 : STD_LOGIC;
  signal metric_counters_i_n_231 : STD_LOGIC;
  signal metric_counters_i_n_232 : STD_LOGIC;
  signal metric_counters_i_n_233 : STD_LOGIC;
  signal metric_counters_i_n_234 : STD_LOGIC;
  signal metric_counters_i_n_235 : STD_LOGIC;
  signal metric_counters_i_n_236 : STD_LOGIC;
  signal metric_counters_i_n_237 : STD_LOGIC;
  signal metric_counters_i_n_238 : STD_LOGIC;
  signal metric_counters_i_n_239 : STD_LOGIC;
  signal metric_counters_i_n_240 : STD_LOGIC;
  signal metric_counters_i_n_241 : STD_LOGIC;
  signal metric_counters_i_n_242 : STD_LOGIC;
  signal metric_counters_i_n_243 : STD_LOGIC;
  signal metric_counters_i_n_244 : STD_LOGIC;
  signal metric_counters_i_n_245 : STD_LOGIC;
  signal metric_counters_i_n_246 : STD_LOGIC;
  signal metric_counters_i_n_247 : STD_LOGIC;
  signal metric_counters_i_n_248 : STD_LOGIC;
  signal metric_counters_i_n_249 : STD_LOGIC;
  signal metric_counters_i_n_250 : STD_LOGIC;
  signal metric_counters_i_n_251 : STD_LOGIC;
  signal metric_counters_i_n_252 : STD_LOGIC;
  signal metric_counters_i_n_253 : STD_LOGIC;
  signal metric_counters_i_n_254 : STD_LOGIC;
  signal metric_counters_i_n_255 : STD_LOGIC;
  signal metric_counters_i_n_256 : STD_LOGIC;
  signal metric_counters_i_n_257 : STD_LOGIC;
  signal metric_counters_i_n_258 : STD_LOGIC;
  signal metric_counters_i_n_259 : STD_LOGIC;
  signal metric_counters_i_n_260 : STD_LOGIC;
  signal metric_counters_i_n_261 : STD_LOGIC;
  signal metric_counters_i_n_262 : STD_LOGIC;
  signal metric_counters_i_n_263 : STD_LOGIC;
  signal metric_counters_i_n_264 : STD_LOGIC;
  signal metric_counters_i_n_265 : STD_LOGIC;
  signal metric_counters_i_n_266 : STD_LOGIC;
  signal metric_counters_i_n_267 : STD_LOGIC;
  signal metric_counters_i_n_268 : STD_LOGIC;
  signal metric_counters_i_n_269 : STD_LOGIC;
  signal metric_counters_i_n_270 : STD_LOGIC;
  signal metric_counters_i_n_271 : STD_LOGIC;
  signal metric_counters_i_n_272 : STD_LOGIC;
  signal metric_counters_i_n_273 : STD_LOGIC;
  signal metric_counters_i_n_274 : STD_LOGIC;
  signal metric_counters_i_n_275 : STD_LOGIC;
  signal metric_counters_i_n_276 : STD_LOGIC;
  signal metric_counters_i_n_277 : STD_LOGIC;
  signal metric_counters_i_n_278 : STD_LOGIC;
  signal metric_counters_i_n_279 : STD_LOGIC;
  signal metric_counters_i_n_280 : STD_LOGIC;
  signal metric_counters_i_n_281 : STD_LOGIC;
  signal metric_counters_i_n_282 : STD_LOGIC;
  signal metric_counters_i_n_283 : STD_LOGIC;
  signal metric_counters_i_n_284 : STD_LOGIC;
  signal metric_counters_i_n_285 : STD_LOGIC;
  signal metric_counters_i_n_286 : STD_LOGIC;
  signal metric_counters_i_n_287 : STD_LOGIC;
  signal metric_counters_i_n_288 : STD_LOGIC;
  signal metric_counters_i_n_289 : STD_LOGIC;
  signal metric_counters_i_n_290 : STD_LOGIC;
  signal metric_counters_i_n_291 : STD_LOGIC;
  signal metric_counters_i_n_292 : STD_LOGIC;
  signal metric_counters_i_n_293 : STD_LOGIC;
  signal metric_counters_i_n_294 : STD_LOGIC;
  signal metric_counters_i_n_295 : STD_LOGIC;
  signal metric_counters_i_n_296 : STD_LOGIC;
  signal metric_counters_i_n_297 : STD_LOGIC;
  signal metric_counters_i_n_298 : STD_LOGIC;
  signal metric_counters_i_n_299 : STD_LOGIC;
  signal metric_counters_i_n_300 : STD_LOGIC;
  signal metric_counters_i_n_301 : STD_LOGIC;
  signal metric_counters_i_n_302 : STD_LOGIC;
  signal metric_counters_i_n_303 : STD_LOGIC;
  signal metric_counters_i_n_304 : STD_LOGIC;
  signal metric_counters_i_n_305 : STD_LOGIC;
  signal metric_counters_i_n_306 : STD_LOGIC;
  signal metric_counters_i_n_307 : STD_LOGIC;
  signal metric_counters_i_n_308 : STD_LOGIC;
  signal metric_counters_i_n_309 : STD_LOGIC;
  signal metric_counters_i_n_310 : STD_LOGIC;
  signal metric_counters_i_n_311 : STD_LOGIC;
  signal metric_counters_i_n_312 : STD_LOGIC;
  signal metric_counters_i_n_313 : STD_LOGIC;
  signal metric_counters_i_n_314 : STD_LOGIC;
  signal metric_counters_i_n_315 : STD_LOGIC;
  signal metric_counters_i_n_316 : STD_LOGIC;
  signal metric_counters_i_n_317 : STD_LOGIC;
  signal metric_counters_i_n_318 : STD_LOGIC;
  signal metric_counters_i_n_319 : STD_LOGIC;
  signal metric_counters_i_n_32 : STD_LOGIC;
  signal metric_counters_i_n_320 : STD_LOGIC;
  signal metric_counters_i_n_321 : STD_LOGIC;
  signal metric_counters_i_n_322 : STD_LOGIC;
  signal metric_counters_i_n_323 : STD_LOGIC;
  signal metric_counters_i_n_324 : STD_LOGIC;
  signal metric_counters_i_n_325 : STD_LOGIC;
  signal metric_counters_i_n_326 : STD_LOGIC;
  signal metric_counters_i_n_327 : STD_LOGIC;
  signal metric_counters_i_n_328 : STD_LOGIC;
  signal metric_counters_i_n_329 : STD_LOGIC;
  signal metric_counters_i_n_33 : STD_LOGIC;
  signal metric_counters_i_n_330 : STD_LOGIC;
  signal metric_counters_i_n_331 : STD_LOGIC;
  signal metric_counters_i_n_332 : STD_LOGIC;
  signal metric_counters_i_n_333 : STD_LOGIC;
  signal metric_counters_i_n_334 : STD_LOGIC;
  signal metric_counters_i_n_335 : STD_LOGIC;
  signal metric_counters_i_n_336 : STD_LOGIC;
  signal metric_counters_i_n_337 : STD_LOGIC;
  signal metric_counters_i_n_338 : STD_LOGIC;
  signal metric_counters_i_n_339 : STD_LOGIC;
  signal metric_counters_i_n_34 : STD_LOGIC;
  signal metric_counters_i_n_340 : STD_LOGIC;
  signal metric_counters_i_n_341 : STD_LOGIC;
  signal metric_counters_i_n_342 : STD_LOGIC;
  signal metric_counters_i_n_343 : STD_LOGIC;
  signal metric_counters_i_n_344 : STD_LOGIC;
  signal metric_counters_i_n_345 : STD_LOGIC;
  signal metric_counters_i_n_346 : STD_LOGIC;
  signal metric_counters_i_n_347 : STD_LOGIC;
  signal metric_counters_i_n_348 : STD_LOGIC;
  signal metric_counters_i_n_349 : STD_LOGIC;
  signal metric_counters_i_n_35 : STD_LOGIC;
  signal metric_counters_i_n_350 : STD_LOGIC;
  signal metric_counters_i_n_351 : STD_LOGIC;
  signal metric_counters_i_n_352 : STD_LOGIC;
  signal metric_counters_i_n_353 : STD_LOGIC;
  signal metric_counters_i_n_354 : STD_LOGIC;
  signal metric_counters_i_n_355 : STD_LOGIC;
  signal metric_counters_i_n_356 : STD_LOGIC;
  signal metric_counters_i_n_357 : STD_LOGIC;
  signal metric_counters_i_n_358 : STD_LOGIC;
  signal metric_counters_i_n_359 : STD_LOGIC;
  signal metric_counters_i_n_36 : STD_LOGIC;
  signal metric_counters_i_n_360 : STD_LOGIC;
  signal metric_counters_i_n_361 : STD_LOGIC;
  signal metric_counters_i_n_362 : STD_LOGIC;
  signal metric_counters_i_n_363 : STD_LOGIC;
  signal metric_counters_i_n_364 : STD_LOGIC;
  signal metric_counters_i_n_365 : STD_LOGIC;
  signal metric_counters_i_n_366 : STD_LOGIC;
  signal metric_counters_i_n_367 : STD_LOGIC;
  signal metric_counters_i_n_368 : STD_LOGIC;
  signal metric_counters_i_n_369 : STD_LOGIC;
  signal metric_counters_i_n_37 : STD_LOGIC;
  signal metric_counters_i_n_370 : STD_LOGIC;
  signal metric_counters_i_n_371 : STD_LOGIC;
  signal metric_counters_i_n_372 : STD_LOGIC;
  signal metric_counters_i_n_373 : STD_LOGIC;
  signal metric_counters_i_n_374 : STD_LOGIC;
  signal metric_counters_i_n_375 : STD_LOGIC;
  signal metric_counters_i_n_376 : STD_LOGIC;
  signal metric_counters_i_n_377 : STD_LOGIC;
  signal metric_counters_i_n_378 : STD_LOGIC;
  signal metric_counters_i_n_379 : STD_LOGIC;
  signal metric_counters_i_n_38 : STD_LOGIC;
  signal metric_counters_i_n_380 : STD_LOGIC;
  signal metric_counters_i_n_381 : STD_LOGIC;
  signal metric_counters_i_n_382 : STD_LOGIC;
  signal metric_counters_i_n_383 : STD_LOGIC;
  signal metric_counters_i_n_384 : STD_LOGIC;
  signal metric_counters_i_n_385 : STD_LOGIC;
  signal metric_counters_i_n_386 : STD_LOGIC;
  signal metric_counters_i_n_387 : STD_LOGIC;
  signal metric_counters_i_n_388 : STD_LOGIC;
  signal metric_counters_i_n_389 : STD_LOGIC;
  signal metric_counters_i_n_39 : STD_LOGIC;
  signal metric_counters_i_n_390 : STD_LOGIC;
  signal metric_counters_i_n_391 : STD_LOGIC;
  signal metric_counters_i_n_392 : STD_LOGIC;
  signal metric_counters_i_n_393 : STD_LOGIC;
  signal metric_counters_i_n_394 : STD_LOGIC;
  signal metric_counters_i_n_395 : STD_LOGIC;
  signal metric_counters_i_n_396 : STD_LOGIC;
  signal metric_counters_i_n_397 : STD_LOGIC;
  signal metric_counters_i_n_398 : STD_LOGIC;
  signal metric_counters_i_n_399 : STD_LOGIC;
  signal metric_counters_i_n_40 : STD_LOGIC;
  signal metric_counters_i_n_400 : STD_LOGIC;
  signal metric_counters_i_n_401 : STD_LOGIC;
  signal metric_counters_i_n_402 : STD_LOGIC;
  signal metric_counters_i_n_403 : STD_LOGIC;
  signal metric_counters_i_n_404 : STD_LOGIC;
  signal metric_counters_i_n_405 : STD_LOGIC;
  signal metric_counters_i_n_406 : STD_LOGIC;
  signal metric_counters_i_n_407 : STD_LOGIC;
  signal metric_counters_i_n_408 : STD_LOGIC;
  signal metric_counters_i_n_409 : STD_LOGIC;
  signal metric_counters_i_n_41 : STD_LOGIC;
  signal metric_counters_i_n_42 : STD_LOGIC;
  signal metric_counters_i_n_43 : STD_LOGIC;
  signal metric_counters_i_n_44 : STD_LOGIC;
  signal metric_counters_i_n_45 : STD_LOGIC;
  signal metric_counters_i_n_46 : STD_LOGIC;
  signal metric_counters_i_n_47 : STD_LOGIC;
  signal metric_counters_i_n_48 : STD_LOGIC;
  signal metric_counters_i_n_49 : STD_LOGIC;
  signal metric_counters_i_n_50 : STD_LOGIC;
  signal metric_counters_i_n_51 : STD_LOGIC;
  signal metric_counters_i_n_52 : STD_LOGIC;
  signal metric_counters_i_n_53 : STD_LOGIC;
  signal metric_counters_i_n_54 : STD_LOGIC;
  signal metric_counters_i_n_55 : STD_LOGIC;
  signal metric_counters_i_n_56 : STD_LOGIC;
  signal metric_counters_i_n_57 : STD_LOGIC;
  signal metric_counters_i_n_58 : STD_LOGIC;
  signal metric_counters_i_n_59 : STD_LOGIC;
  signal metric_counters_i_n_60 : STD_LOGIC;
  signal metric_counters_i_n_61 : STD_LOGIC;
  signal metric_counters_i_n_62 : STD_LOGIC;
  signal metric_counters_i_n_63 : STD_LOGIC;
  signal metric_counters_i_n_64 : STD_LOGIC;
  signal metric_counters_i_n_65 : STD_LOGIC;
  signal metric_counters_i_n_66 : STD_LOGIC;
  signal metric_counters_i_n_67 : STD_LOGIC;
  signal metric_counters_i_n_68 : STD_LOGIC;
  signal metric_counters_i_n_69 : STD_LOGIC;
  signal metric_counters_i_n_70 : STD_LOGIC;
  signal metric_counters_i_n_71 : STD_LOGIC;
  signal metric_counters_i_n_72 : STD_LOGIC;
  signal metric_counters_i_n_73 : STD_LOGIC;
  signal metric_counters_i_n_74 : STD_LOGIC;
  signal metric_counters_i_n_75 : STD_LOGIC;
  signal metric_counters_i_n_76 : STD_LOGIC;
  signal metric_counters_i_n_77 : STD_LOGIC;
  signal metric_counters_i_n_78 : STD_LOGIC;
  signal metric_counters_i_n_79 : STD_LOGIC;
  signal metric_counters_i_n_80 : STD_LOGIC;
  signal metric_counters_i_n_81 : STD_LOGIC;
  signal metric_counters_i_n_82 : STD_LOGIC;
  signal metric_counters_i_n_83 : STD_LOGIC;
  signal metric_counters_i_n_84 : STD_LOGIC;
  signal metric_counters_i_n_85 : STD_LOGIC;
  signal metric_counters_i_n_86 : STD_LOGIC;
  signal metric_counters_i_n_87 : STD_LOGIC;
  signal metric_counters_i_n_88 : STD_LOGIC;
  signal metric_counters_i_n_89 : STD_LOGIC;
  signal metric_counters_i_n_90 : STD_LOGIC;
  signal metric_counters_i_n_91 : STD_LOGIC;
  signal metric_counters_i_n_92 : STD_LOGIC;
  signal metric_counters_i_n_93 : STD_LOGIC;
  signal metric_counters_i_n_94 : STD_LOGIC;
  signal metric_counters_i_n_95 : STD_LOGIC;
  signal metric_counters_i_n_96 : STD_LOGIC;
  signal metric_counters_i_n_97 : STD_LOGIC;
  signal metric_counters_i_n_98 : STD_LOGIC;
  signal metric_counters_i_n_99 : STD_LOGIC;
  signal mon_register_i_n_10 : STD_LOGIC;
  signal mon_register_i_n_11 : STD_LOGIC;
  signal mon_register_i_n_12 : STD_LOGIC;
  signal mon_register_i_n_13 : STD_LOGIC;
  signal mon_register_i_n_14 : STD_LOGIC;
  signal mon_register_i_n_15 : STD_LOGIC;
  signal mon_register_i_n_16 : STD_LOGIC;
  signal mon_register_i_n_17 : STD_LOGIC;
  signal mon_register_i_n_18 : STD_LOGIC;
  signal mon_register_i_n_19 : STD_LOGIC;
  signal mon_register_i_n_20 : STD_LOGIC;
  signal mon_register_i_n_21 : STD_LOGIC;
  signal mon_register_i_n_22 : STD_LOGIC;
  signal mon_register_i_n_23 : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_1_in : STD_LOGIC;
  signal register_select : STD_LOGIC_VECTOR ( 1 to 1 );
  signal registers_i_n_1 : STD_LOGIC;
  signal registers_i_n_236 : STD_LOGIC;
  signal registers_i_n_237 : STD_LOGIC;
  signal registers_i_n_238 : STD_LOGIC;
  signal registers_i_n_239 : STD_LOGIC;
  signal registers_i_n_240 : STD_LOGIC;
  signal registers_i_n_241 : STD_LOGIC;
  signal registers_i_n_242 : STD_LOGIC;
  signal registers_i_n_243 : STD_LOGIC;
  signal registers_i_n_244 : STD_LOGIC;
  signal registers_i_n_245 : STD_LOGIC;
  signal registers_i_n_246 : STD_LOGIC;
  signal registers_i_n_247 : STD_LOGIC;
  signal registers_i_n_248 : STD_LOGIC;
  signal registers_i_n_249 : STD_LOGIC;
  signal registers_i_n_250 : STD_LOGIC;
  signal registers_i_n_251 : STD_LOGIC;
  signal registers_i_n_252 : STD_LOGIC;
  signal registers_i_n_253 : STD_LOGIC;
  signal registers_i_n_254 : STD_LOGIC;
  signal registers_i_n_255 : STD_LOGIC;
  signal registers_i_n_256 : STD_LOGIC;
  signal registers_i_n_257 : STD_LOGIC;
  signal registers_i_n_258 : STD_LOGIC;
  signal registers_i_n_259 : STD_LOGIC;
  signal registers_i_n_260 : STD_LOGIC;
  signal registers_i_n_261 : STD_LOGIC;
  signal registers_i_n_262 : STD_LOGIC;
  signal registers_i_n_263 : STD_LOGIC;
  signal registers_i_n_264 : STD_LOGIC;
  signal registers_i_n_265 : STD_LOGIC;
  signal registers_i_n_266 : STD_LOGIC;
  signal registers_i_n_267 : STD_LOGIC;
  signal registers_i_n_268 : STD_LOGIC;
  signal registers_i_n_269 : STD_LOGIC;
  signal registers_i_n_270 : STD_LOGIC;
  signal registers_i_n_271 : STD_LOGIC;
  signal registers_i_n_272 : STD_LOGIC;
  signal registers_i_n_273 : STD_LOGIC;
  signal registers_i_n_274 : STD_LOGIC;
  signal registers_i_n_275 : STD_LOGIC;
  signal registers_i_n_276 : STD_LOGIC;
  signal registers_i_n_277 : STD_LOGIC;
  signal registers_i_n_278 : STD_LOGIC;
  signal registers_i_n_279 : STD_LOGIC;
  signal registers_i_n_280 : STD_LOGIC;
  signal registers_i_n_281 : STD_LOGIC;
  signal registers_i_n_282 : STD_LOGIC;
  signal registers_i_n_283 : STD_LOGIC;
  signal registers_i_n_284 : STD_LOGIC;
  signal registers_i_n_285 : STD_LOGIC;
  signal registers_i_n_286 : STD_LOGIC;
  signal registers_i_n_287 : STD_LOGIC;
  signal registers_i_n_288 : STD_LOGIC;
  signal registers_i_n_289 : STD_LOGIC;
  signal registers_i_n_290 : STD_LOGIC;
  signal registers_i_n_291 : STD_LOGIC;
  signal registers_i_n_292 : STD_LOGIC;
  signal registers_i_n_293 : STD_LOGIC;
  signal registers_i_n_294 : STD_LOGIC;
  signal registers_i_n_295 : STD_LOGIC;
  signal registers_i_n_296 : STD_LOGIC;
  signal registers_i_n_297 : STD_LOGIC;
  signal registers_i_n_298 : STD_LOGIC;
  signal registers_i_n_299 : STD_LOGIC;
  signal registers_i_n_300 : STD_LOGIC;
  signal registers_i_n_301 : STD_LOGIC;
  signal registers_i_n_302 : STD_LOGIC;
  signal registers_i_n_303 : STD_LOGIC;
  signal registers_i_n_304 : STD_LOGIC;
  signal registers_i_n_305 : STD_LOGIC;
  signal registers_i_n_306 : STD_LOGIC;
  signal registers_i_n_307 : STD_LOGIC;
  signal registers_i_n_308 : STD_LOGIC;
  signal registers_i_n_309 : STD_LOGIC;
  signal registers_i_n_310 : STD_LOGIC;
  signal registers_i_n_311 : STD_LOGIC;
  signal registers_i_n_312 : STD_LOGIC;
  signal registers_i_n_313 : STD_LOGIC;
  signal registers_i_n_314 : STD_LOGIC;
  signal registers_i_n_315 : STD_LOGIC;
  signal registers_i_n_316 : STD_LOGIC;
  signal registers_i_n_317 : STD_LOGIC;
  signal registers_i_n_318 : STD_LOGIC;
  signal registers_i_n_319 : STD_LOGIC;
  signal registers_i_n_320 : STD_LOGIC;
  signal registers_i_n_321 : STD_LOGIC;
  signal registers_i_n_322 : STD_LOGIC;
  signal registers_i_n_323 : STD_LOGIC;
  signal registers_i_n_324 : STD_LOGIC;
  signal registers_i_n_325 : STD_LOGIC;
  signal registers_i_n_326 : STD_LOGIC;
  signal registers_i_n_327 : STD_LOGIC;
  signal registers_i_n_328 : STD_LOGIC;
  signal registers_i_n_329 : STD_LOGIC;
  signal registers_i_n_330 : STD_LOGIC;
  signal registers_i_n_331 : STD_LOGIC;
  signal registers_i_n_332 : STD_LOGIC;
  signal registers_i_n_333 : STD_LOGIC;
  signal registers_i_n_334 : STD_LOGIC;
  signal registers_i_n_335 : STD_LOGIC;
  signal registers_i_n_336 : STD_LOGIC;
  signal registers_i_n_337 : STD_LOGIC;
  signal registers_i_n_338 : STD_LOGIC;
  signal registers_i_n_339 : STD_LOGIC;
  signal registers_i_n_340 : STD_LOGIC;
  signal registers_i_n_341 : STD_LOGIC;
  signal registers_i_n_342 : STD_LOGIC;
  signal registers_i_n_343 : STD_LOGIC;
  signal registers_i_n_344 : STD_LOGIC;
  signal registers_i_n_345 : STD_LOGIC;
  signal registers_i_n_346 : STD_LOGIC;
  signal registers_i_n_347 : STD_LOGIC;
  signal registers_i_n_348 : STD_LOGIC;
  signal registers_i_n_349 : STD_LOGIC;
  signal registers_i_n_350 : STD_LOGIC;
  signal registers_i_n_351 : STD_LOGIC;
  signal registers_i_n_352 : STD_LOGIC;
  signal registers_i_n_353 : STD_LOGIC;
  signal registers_i_n_354 : STD_LOGIC;
  signal registers_i_n_355 : STD_LOGIC;
  signal registers_i_n_356 : STD_LOGIC;
  signal registers_i_n_357 : STD_LOGIC;
  signal registers_i_n_358 : STD_LOGIC;
  signal registers_i_n_359 : STD_LOGIC;
  signal registers_i_n_360 : STD_LOGIC;
  signal registers_i_n_361 : STD_LOGIC;
  signal registers_i_n_362 : STD_LOGIC;
  signal registers_i_n_363 : STD_LOGIC;
  signal registers_i_n_364 : STD_LOGIC;
  signal registers_i_n_365 : STD_LOGIC;
  signal registers_i_n_366 : STD_LOGIC;
  signal registers_i_n_367 : STD_LOGIC;
  signal registers_i_n_368 : STD_LOGIC;
  signal registers_i_n_369 : STD_LOGIC;
  signal registers_i_n_370 : STD_LOGIC;
  signal registers_i_n_371 : STD_LOGIC;
  signal registers_i_n_372 : STD_LOGIC;
  signal registers_i_n_373 : STD_LOGIC;
  signal registers_i_n_374 : STD_LOGIC;
  signal registers_i_n_375 : STD_LOGIC;
  signal registers_i_n_376 : STD_LOGIC;
  signal registers_i_n_377 : STD_LOGIC;
  signal registers_i_n_378 : STD_LOGIC;
  signal registers_i_n_379 : STD_LOGIC;
  signal registers_i_n_380 : STD_LOGIC;
  signal registers_i_n_381 : STD_LOGIC;
  signal registers_i_n_382 : STD_LOGIC;
  signal registers_i_n_383 : STD_LOGIC;
  signal registers_i_n_384 : STD_LOGIC;
  signal registers_i_n_385 : STD_LOGIC;
  signal registers_i_n_386 : STD_LOGIC;
  signal registers_i_n_387 : STD_LOGIC;
  signal registers_i_n_388 : STD_LOGIC;
  signal registers_i_n_389 : STD_LOGIC;
  signal registers_i_n_390 : STD_LOGIC;
  signal registers_i_n_391 : STD_LOGIC;
  signal registers_i_n_392 : STD_LOGIC;
  signal registers_i_n_393 : STD_LOGIC;
  signal registers_i_n_394 : STD_LOGIC;
  signal registers_i_n_395 : STD_LOGIC;
  signal registers_i_n_396 : STD_LOGIC;
  signal registers_i_n_397 : STD_LOGIC;
  signal registers_i_n_398 : STD_LOGIC;
  signal registers_i_n_399 : STD_LOGIC;
  signal registers_i_n_400 : STD_LOGIC;
  signal registers_i_n_401 : STD_LOGIC;
  signal registers_i_n_402 : STD_LOGIC;
  signal registers_i_n_403 : STD_LOGIC;
  signal registers_i_n_404 : STD_LOGIC;
  signal registers_i_n_405 : STD_LOGIC;
  signal registers_i_n_406 : STD_LOGIC;
  signal registers_i_n_407 : STD_LOGIC;
  signal registers_i_n_408 : STD_LOGIC;
  signal registers_i_n_409 : STD_LOGIC;
  signal registers_i_n_410 : STD_LOGIC;
  signal registers_i_n_411 : STD_LOGIC;
  signal registers_i_n_412 : STD_LOGIC;
  signal registers_i_n_413 : STD_LOGIC;
  signal registers_i_n_414 : STD_LOGIC;
  signal registers_i_n_415 : STD_LOGIC;
  signal registers_i_n_416 : STD_LOGIC;
  signal registers_i_n_417 : STD_LOGIC;
  signal registers_i_n_418 : STD_LOGIC;
  signal registers_i_n_419 : STD_LOGIC;
  signal registers_i_n_420 : STD_LOGIC;
  signal registers_i_n_421 : STD_LOGIC;
  signal registers_i_n_422 : STD_LOGIC;
  signal registers_i_n_423 : STD_LOGIC;
  signal registers_i_n_424 : STD_LOGIC;
  signal registers_i_n_425 : STD_LOGIC;
  signal registers_i_n_426 : STD_LOGIC;
  signal registers_i_n_427 : STD_LOGIC;
  signal registers_i_n_428 : STD_LOGIC;
  signal registers_i_n_429 : STD_LOGIC;
  signal registers_i_n_430 : STD_LOGIC;
  signal registers_i_n_431 : STD_LOGIC;
  signal registers_i_n_432 : STD_LOGIC;
  signal registers_i_n_433 : STD_LOGIC;
  signal registers_i_n_434 : STD_LOGIC;
  signal registers_i_n_435 : STD_LOGIC;
  signal registers_i_n_436 : STD_LOGIC;
  signal registers_i_n_437 : STD_LOGIC;
  signal registers_i_n_438 : STD_LOGIC;
  signal registers_i_n_439 : STD_LOGIC;
  signal registers_i_n_440 : STD_LOGIC;
  signal registers_i_n_441 : STD_LOGIC;
  signal registers_i_n_442 : STD_LOGIC;
  signal registers_i_n_443 : STD_LOGIC;
  signal registers_i_n_444 : STD_LOGIC;
  signal registers_i_n_445 : STD_LOGIC;
  signal registers_i_n_446 : STD_LOGIC;
  signal registers_i_n_447 : STD_LOGIC;
  signal registers_i_n_448 : STD_LOGIC;
  signal registers_i_n_449 : STD_LOGIC;
  signal registers_i_n_450 : STD_LOGIC;
  signal registers_i_n_451 : STD_LOGIC;
  signal registers_i_n_452 : STD_LOGIC;
  signal registers_i_n_453 : STD_LOGIC;
  signal registers_i_n_454 : STD_LOGIC;
  signal registers_i_n_455 : STD_LOGIC;
  signal registers_i_n_456 : STD_LOGIC;
  signal registers_i_n_457 : STD_LOGIC;
  signal registers_i_n_458 : STD_LOGIC;
  signal registers_i_n_459 : STD_LOGIC;
  signal registers_i_n_460 : STD_LOGIC;
  signal registers_i_n_461 : STD_LOGIC;
  signal registers_i_n_462 : STD_LOGIC;
  signal registers_i_n_463 : STD_LOGIC;
  signal registers_i_n_464 : STD_LOGIC;
  signal registers_i_n_465 : STD_LOGIC;
  signal registers_i_n_466 : STD_LOGIC;
  signal registers_i_n_467 : STD_LOGIC;
  signal registers_i_n_468 : STD_LOGIC;
  signal registers_i_n_469 : STD_LOGIC;
  signal registers_i_n_470 : STD_LOGIC;
  signal registers_i_n_471 : STD_LOGIC;
  signal registers_i_n_472 : STD_LOGIC;
  signal registers_i_n_473 : STD_LOGIC;
  signal registers_i_n_474 : STD_LOGIC;
  signal registers_i_n_475 : STD_LOGIC;
  signal registers_i_n_476 : STD_LOGIC;
  signal registers_i_n_477 : STD_LOGIC;
  signal registers_i_n_478 : STD_LOGIC;
  signal registers_i_n_479 : STD_LOGIC;
  signal registers_i_n_480 : STD_LOGIC;
  signal registers_i_n_481 : STD_LOGIC;
  signal registers_i_n_482 : STD_LOGIC;
  signal registers_i_n_483 : STD_LOGIC;
  signal registers_i_n_484 : STD_LOGIC;
  signal registers_i_n_485 : STD_LOGIC;
  signal registers_i_n_486 : STD_LOGIC;
  signal registers_i_n_487 : STD_LOGIC;
  signal registers_i_n_488 : STD_LOGIC;
  signal registers_i_n_489 : STD_LOGIC;
  signal registers_i_n_490 : STD_LOGIC;
  signal registers_i_n_491 : STD_LOGIC;
  signal \^s_axi_rvalid\ : STD_LOGIC;
  signal sample_reg_rd_first : STD_LOGIC;
  signal sample_time_diff_reg : STD_LOGIC;
  signal slv_reg_addr : STD_LOGIC_VECTOR ( 6 downto 2 );
  signal slv_reg_addr_vld : STD_LOGIC;
  signal slv_reg_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal slv_reg_in_vld : STD_LOGIC;
  signal slv_reg_out_vld : STD_LOGIC;
  signal trace_control_wr_en : STD_LOGIC;
begin
  rtrace_data(63) <= \<const0>\;
  rtrace_data(62) <= \<const0>\;
  rtrace_data(61) <= \<const0>\;
  rtrace_data(60) <= \<const0>\;
  rtrace_data(59) <= \<const0>\;
  rtrace_data(58) <= \<const0>\;
  rtrace_data(57) <= \<const0>\;
  rtrace_data(56) <= \<const0>\;
  rtrace_data(55) <= \<const0>\;
  rtrace_data(54) <= \<const0>\;
  rtrace_data(53) <= \<const0>\;
  rtrace_data(52) <= \<const0>\;
  rtrace_data(51) <= \<const0>\;
  rtrace_data(50) <= \<const0>\;
  rtrace_data(49) <= \<const0>\;
  rtrace_data(48) <= \<const0>\;
  rtrace_data(47) <= \<const0>\;
  rtrace_data(46) <= \<const0>\;
  rtrace_data(45) <= \<const0>\;
  rtrace_data(44) <= \<const0>\;
  rtrace_data(43) <= \<const0>\;
  rtrace_data(42) <= \<const0>\;
  rtrace_data(41) <= \<const0>\;
  rtrace_data(40) <= \<const0>\;
  rtrace_data(39) <= \<const0>\;
  rtrace_data(38) <= \<const0>\;
  rtrace_data(37) <= \<const0>\;
  rtrace_data(36) <= \<const0>\;
  rtrace_data(35) <= \<const0>\;
  rtrace_data(34) <= \<const0>\;
  rtrace_data(33) <= \<const0>\;
  rtrace_data(32) <= \<const0>\;
  rtrace_data(31) <= \<const0>\;
  rtrace_data(30) <= \<const0>\;
  rtrace_data(29) <= \<const0>\;
  rtrace_data(28) <= \<const0>\;
  rtrace_data(27) <= \<const0>\;
  rtrace_data(26) <= \<const0>\;
  rtrace_data(25) <= \<const0>\;
  rtrace_data(24) <= \<const0>\;
  rtrace_data(23) <= \<const0>\;
  rtrace_data(22) <= \<const0>\;
  rtrace_data(21) <= \<const0>\;
  rtrace_data(20) <= \<const0>\;
  rtrace_data(19) <= \<const0>\;
  rtrace_data(18) <= \<const0>\;
  rtrace_data(17) <= \<const0>\;
  rtrace_data(16) <= \<const0>\;
  rtrace_data(15) <= \<const0>\;
  rtrace_data(14) <= \<const0>\;
  rtrace_data(13) <= \<const0>\;
  rtrace_data(12) <= \<const0>\;
  rtrace_data(11) <= \<const0>\;
  rtrace_data(10) <= \<const0>\;
  rtrace_data(9) <= \<const0>\;
  rtrace_data(8) <= \<const0>\;
  rtrace_data(7) <= \<const0>\;
  rtrace_data(6) <= \<const0>\;
  rtrace_data(5) <= \<const0>\;
  rtrace_data(4) <= \<const0>\;
  rtrace_data(3) <= \<const0>\;
  rtrace_data(2) <= \<const0>\;
  rtrace_data(1) <= \<const0>\;
  rtrace_data(0) <= \<const0>\;
  rtrace_event <= \<const0>\;
  rtrace_valid <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \^s_axi_rvalid\;
  wtrace_data(63) <= \<const0>\;
  wtrace_data(62) <= \<const0>\;
  wtrace_data(61) <= \<const0>\;
  wtrace_data(60) <= \<const0>\;
  wtrace_data(59) <= \<const0>\;
  wtrace_data(58) <= \<const0>\;
  wtrace_data(57) <= \<const0>\;
  wtrace_data(56) <= \<const0>\;
  wtrace_data(55) <= \<const0>\;
  wtrace_data(54) <= \<const0>\;
  wtrace_data(53) <= \<const0>\;
  wtrace_data(52) <= \<const0>\;
  wtrace_data(51) <= \<const0>\;
  wtrace_data(50) <= \<const0>\;
  wtrace_data(49) <= \<const0>\;
  wtrace_data(48) <= \<const0>\;
  wtrace_data(47) <= \<const0>\;
  wtrace_data(46) <= \<const0>\;
  wtrace_data(45) <= \<const0>\;
  wtrace_data(44) <= \<const0>\;
  wtrace_data(43) <= \<const0>\;
  wtrace_data(42) <= \<const0>\;
  wtrace_data(41) <= \<const0>\;
  wtrace_data(40) <= \<const0>\;
  wtrace_data(39) <= \<const0>\;
  wtrace_data(38) <= \<const0>\;
  wtrace_data(37) <= \<const0>\;
  wtrace_data(36) <= \<const0>\;
  wtrace_data(35) <= \<const0>\;
  wtrace_data(34) <= \<const0>\;
  wtrace_data(33) <= \<const0>\;
  wtrace_data(32) <= \<const0>\;
  wtrace_data(31) <= \<const0>\;
  wtrace_data(30) <= \<const0>\;
  wtrace_data(29) <= \<const0>\;
  wtrace_data(28) <= \<const0>\;
  wtrace_data(27) <= \<const0>\;
  wtrace_data(26) <= \<const0>\;
  wtrace_data(25) <= \<const0>\;
  wtrace_data(24) <= \<const0>\;
  wtrace_data(23) <= \<const0>\;
  wtrace_data(22) <= \<const0>\;
  wtrace_data(21) <= \<const0>\;
  wtrace_data(20) <= \<const0>\;
  wtrace_data(19) <= \<const0>\;
  wtrace_data(18) <= \<const0>\;
  wtrace_data(17) <= \<const0>\;
  wtrace_data(16) <= \<const0>\;
  wtrace_data(15) <= \<const0>\;
  wtrace_data(14) <= \<const0>\;
  wtrace_data(13) <= \<const0>\;
  wtrace_data(12) <= \<const0>\;
  wtrace_data(11) <= \<const0>\;
  wtrace_data(10) <= \<const0>\;
  wtrace_data(9) <= \<const0>\;
  wtrace_data(8) <= \<const0>\;
  wtrace_data(7) <= \<const0>\;
  wtrace_data(6) <= \<const0>\;
  wtrace_data(5) <= \<const0>\;
  wtrace_data(4) <= \<const0>\;
  wtrace_data(3) <= \<const0>\;
  wtrace_data(2) <= \<const0>\;
  wtrace_data(1) <= \<const0>\;
  wtrace_data(0) <= \<const0>\;
  wtrace_event <= \<const0>\;
  wtrace_valid <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
axi_lite_if_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AXI_LITE_IF
     port map (
      D(4 downto 1) => p_0_out(5 downto 2),
      D(0) => p_0_out(0),
      E(0) => sample_time_diff_reg,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]\ => axi_lite_if_i_n_42,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[16]\ => axi_lite_if_i_n_34,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[17]\ => axi_lite_if_i_n_33,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[18]\ => axi_lite_if_i_n_32,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[19]\ => axi_lite_if_i_n_31,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[1]\ => axi_lite_if_i_n_41,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[20]\ => axi_lite_if_i_n_30,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[21]\ => axi_lite_if_i_n_29,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[22]\ => axi_lite_if_i_n_28,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[23]\ => axi_lite_if_i_n_27,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[2]\ => axi_lite_if_i_n_40,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[3]\ => axi_lite_if_i_n_39,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[4]\ => axi_lite_if_i_n_38,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[5]\ => axi_lite_if_i_n_37,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]\ => axi_lite_if_i_n_36,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]\ => axi_lite_if_i_n_35,
      Q(31 downto 24) => \Sample_Metric_Cnt_extnd[6]_0\(55 downto 48),
      Q(23 downto 16) => \Sample_Metric_Cnt_extnd[6]_0\(39 downto 32),
      Q(15 downto 8) => \Sample_Metric_Cnt_extnd[6]_0\(23 downto 16),
      Q(7 downto 0) => \Sample_Metric_Cnt_extnd[6]_0\(7 downto 0),
      SR(0) => registers_i_n_1,
      axi_arready_reg_0 => s_axi_arready,
      axi_awready_reg_0 => s_axi_awready,
      \axi_rdata_reg[31]_0\(0) => slv_reg_in_vld,
      \axi_rdata_reg[31]_1\(31 downto 0) => slv_reg_in(31 downto 0),
      axi_rvalid_reg_0 => registers_i_n_236,
      axi_wready_reg_0 => s_axi_wready,
      control_wr_en => control_wr_en,
      mon_clk => mon_clk,
      mon_resetn => mon_resetn,
      p_1_in => p_1_in,
      register_select(0) => register_select(1),
      \register_select_reg[1]\(0) => Lat_Sample_Reg,
      s_axi_araddr(7 downto 0) => s_axi_araddr(7 downto 0),
      \s_axi_araddr[6]\(3) => slv_reg_addr(6),
      \s_axi_araddr[6]\(2 downto 0) => slv_reg_addr(4 downto 2),
      s_axi_araddr_2_sp_1 => axi_lite_if_i_n_20,
      s_axi_araddr_3_sp_1 => axi_lite_if_i_n_19,
      s_axi_araddr_5_sp_1 => axi_lite_if_i_n_18,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_arvalid_0 => axi_lite_if_i_n_26,
      s_axi_awaddr(7 downto 0) => s_axi_awaddr(7 downto 0),
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rvalid => \^s_axi_rvalid\,
      s_axi_wvalid => s_axi_wvalid,
      s_axi_wvalid_0(0) => trace_control_wr_en,
      s_axi_wvalid_1(0) => event_select_wr_en,
      sample_reg_rd_first => sample_reg_rd_first,
      sample_reg_rd_first_reg => axi_lite_if_i_n_25,
      slv_reg_addr_vld => slv_reg_addr_vld,
      slv_reg_out_vld => slv_reg_out_vld
    );
metric_calc_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_metric_calc
     port map (
      \Accum_i_reg[6]\(0) => metric_counters_i_n_345,
      \Accum_i_reg[7]\(0) => registers_i_n_365,
      \Accum_i_reg[7]_0\(0) => registers_i_n_364,
      \Accum_i_reg[7]_1\(7) => metric_counters_i_n_402,
      \Accum_i_reg[7]_1\(6) => metric_counters_i_n_403,
      \Accum_i_reg[7]_1\(5) => metric_counters_i_n_404,
      \Accum_i_reg[7]_1\(4) => metric_counters_i_n_405,
      \Accum_i_reg[7]_1\(3) => metric_counters_i_n_406,
      \Accum_i_reg[7]_1\(2) => metric_counters_i_n_407,
      \Accum_i_reg[7]_1\(1) => metric_counters_i_n_408,
      \Accum_i_reg[7]_1\(0) => metric_counters_i_n_409,
      \Accum_i_reg[7]_2\(7) => metric_counters_i_n_280,
      \Accum_i_reg[7]_2\(6) => metric_counters_i_n_281,
      \Accum_i_reg[7]_2\(5) => metric_counters_i_n_282,
      \Accum_i_reg[7]_2\(4) => metric_counters_i_n_283,
      \Accum_i_reg[7]_2\(3) => metric_counters_i_n_284,
      \Accum_i_reg[7]_2\(2) => metric_counters_i_n_285,
      \Accum_i_reg[7]_2\(1) => metric_counters_i_n_286,
      \Accum_i_reg[7]_2\(0) => metric_counters_i_n_287,
      \Accum_i_reg[7]_3\(6) => metric_counters_i_n_217,
      \Accum_i_reg[7]_3\(5) => metric_counters_i_n_218,
      \Accum_i_reg[7]_3\(4) => metric_counters_i_n_219,
      \Accum_i_reg[7]_3\(3) => metric_counters_i_n_220,
      \Accum_i_reg[7]_3\(2) => metric_counters_i_n_221,
      \Accum_i_reg[7]_3\(1) => metric_counters_i_n_222,
      \Accum_i_reg[7]_3\(0) => metric_counters_i_n_223,
      CO(0) => metric_calc_i_n_22,
      D(7 downto 0) => \GEN_COUNTERS[0].acc_inst_0/Accum_i1_in\(7 downto 0),
      DI(0) => Read_Byte_Cnt(6),
      E(0) => Write_Start,
      \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(63 downto 0) => Last_Read_Address(63 downto 0),
      \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0) => Read_Start,
      \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(63 downto 0) => Last_Read_Data(63 downto 0),
      \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0) => Read_Beat,
      \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(63 downto 0) => Last_Write_Address(63 downto 0),
      \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(255 downto 192) => AWADDR(63 downto 0),
      \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(191 downto 128) => WDATA(63 downto 0),
      \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(127 downto 64) => ARADDR(63 downto 0),
      \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(63 downto 0) => RDATA(63 downto 0),
      \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(63 downto 0) => Last_Write_Data(63 downto 0),
      \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0) => Write_Beat,
      \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_0\(0) => metric_calc_i_n_40,
      \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_1\(7 downto 0) => \GEN_COUNTERS[5].acc_inst_0/Accum_i1_in\(7 downto 0),
      \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_2\(0) => mon_register_i_n_22,
      \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_3\(0) => Read_Outstanding_Int,
      \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_0\(7 downto 0) => Write_Outstanding(7 downto 0),
      \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_1\(0) => metric_calc_i_n_31,
      \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_2\(7 downto 0) => \GEN_COUNTERS[2].acc_inst_0/Accum_i1_in\(7 downto 0),
      \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_3\(0) => mon_register_i_n_23,
      \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_4\(0) => Write_Outstanding_Int,
      Metrics_Cnt_En => Metrics_Cnt_En,
      Q(7 downto 1) => Read_Outstanding(7 downto 1),
      Q(0) => \GEN_COUNTERS_EXT[2].acc_extnd_inst_0/Accum_i1_in\(0),
      Read_Beat_Cnt_En => Read_Beat_Cnt_En,
      Read_Beat_Cnt_En0 => Read_Beat_Cnt_En0,
      Read_Latency_En => Read_Latency_En,
      Rtrans_Cnt_En => Rtrans_Cnt_En,
      Rtrans_Cnt_En0 => Rtrans_Cnt_En0,
      S(5) => mon_register_i_n_10,
      S(4) => mon_register_i_n_11,
      S(3) => mon_register_i_n_12,
      S(2) => mon_register_i_n_13,
      S(1) => mon_register_i_n_14,
      S(0) => mon_register_i_n_15,
      SR(0) => registers_i_n_237,
      Write_Beat_Cnt_En => Write_Beat_Cnt_En,
      Write_Beat_Cnt_En0 => Write_Beat_Cnt_En0,
      \Write_Byte_Cnt_reg[6]_0\(5) => mon_register_i_n_16,
      \Write_Byte_Cnt_reg[6]_0\(4) => mon_register_i_n_17,
      \Write_Byte_Cnt_reg[6]_0\(3) => mon_register_i_n_18,
      \Write_Byte_Cnt_reg[6]_0\(2) => mon_register_i_n_19,
      \Write_Byte_Cnt_reg[6]_0\(1) => mon_register_i_n_20,
      \Write_Byte_Cnt_reg[6]_0\(0) => mon_register_i_n_21,
      Wtrans_Cnt_En => Wtrans_Cnt_En,
      Wtrans_Cnt_En0 => Wtrans_Cnt_En0,
      metrics_cnt_en_reg(0) => metric_calc_i_n_49,
      metrics_cnt_en_reg_0(0) => \GEN_COUNTERS[3].acc_inst_0/Accum_i1_in\(6),
      mon_clk => mon_clk
    );
metric_counters_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_metric_counters
     port map (
      \Accum_i_reg[0]\(0) => \GEN_COUNTERS_EXT[3].acc_extnd_inst_0/p_0_in\,
      \Accum_i_reg[0]_0\(0) => \GEN_COUNTERS_EXT[6].acc_extnd_inst_0/p_0_in\,
      \Accum_i_reg[0]_1\(0) => \GEN_COUNTERS_EXT[5].acc_extnd_inst_0/p_0_in\,
      \Accum_i_reg[16]\(7) => registers_i_n_310,
      \Accum_i_reg[16]\(6) => registers_i_n_311,
      \Accum_i_reg[16]\(5) => registers_i_n_312,
      \Accum_i_reg[16]\(4) => registers_i_n_313,
      \Accum_i_reg[16]\(3) => registers_i_n_314,
      \Accum_i_reg[16]\(2) => registers_i_n_315,
      \Accum_i_reg[16]\(1) => registers_i_n_316,
      \Accum_i_reg[16]\(0) => registers_i_n_317,
      \Accum_i_reg[16]_0\(7) => registers_i_n_285,
      \Accum_i_reg[16]_0\(6) => registers_i_n_286,
      \Accum_i_reg[16]_0\(5) => registers_i_n_287,
      \Accum_i_reg[16]_0\(4) => registers_i_n_288,
      \Accum_i_reg[16]_0\(3) => registers_i_n_289,
      \Accum_i_reg[16]_0\(2) => registers_i_n_290,
      \Accum_i_reg[16]_0\(1) => registers_i_n_291,
      \Accum_i_reg[16]_0\(0) => registers_i_n_292,
      \Accum_i_reg[16]_1\(7) => registers_i_n_438,
      \Accum_i_reg[16]_1\(6) => registers_i_n_439,
      \Accum_i_reg[16]_1\(5) => registers_i_n_440,
      \Accum_i_reg[16]_1\(4) => registers_i_n_441,
      \Accum_i_reg[16]_1\(3) => registers_i_n_442,
      \Accum_i_reg[16]_1\(2) => registers_i_n_443,
      \Accum_i_reg[16]_1\(1) => registers_i_n_444,
      \Accum_i_reg[16]_1\(0) => registers_i_n_445,
      \Accum_i_reg[16]_2\(7) => registers_i_n_413,
      \Accum_i_reg[16]_2\(6) => registers_i_n_414,
      \Accum_i_reg[16]_2\(5) => registers_i_n_415,
      \Accum_i_reg[16]_2\(4) => registers_i_n_416,
      \Accum_i_reg[16]_2\(3) => registers_i_n_417,
      \Accum_i_reg[16]_2\(2) => registers_i_n_418,
      \Accum_i_reg[16]_2\(1) => registers_i_n_419,
      \Accum_i_reg[16]_2\(0) => registers_i_n_420,
      \Accum_i_reg[23]\(15 downto 8) => Write_Outstanding(7 downto 0),
      \Accum_i_reg[23]\(7 downto 1) => Read_Outstanding(7 downto 1),
      \Accum_i_reg[23]\(0) => \GEN_COUNTERS_EXT[2].acc_extnd_inst_0/Accum_i1_in\(0),
      \Accum_i_reg[24]\(7) => registers_i_n_318,
      \Accum_i_reg[24]\(6) => registers_i_n_319,
      \Accum_i_reg[24]\(5) => registers_i_n_320,
      \Accum_i_reg[24]\(4) => registers_i_n_321,
      \Accum_i_reg[24]\(3) => registers_i_n_322,
      \Accum_i_reg[24]\(2) => registers_i_n_323,
      \Accum_i_reg[24]\(1) => registers_i_n_324,
      \Accum_i_reg[24]\(0) => registers_i_n_325,
      \Accum_i_reg[24]_0\(7) => registers_i_n_277,
      \Accum_i_reg[24]_0\(6) => registers_i_n_278,
      \Accum_i_reg[24]_0\(5) => registers_i_n_279,
      \Accum_i_reg[24]_0\(4) => registers_i_n_280,
      \Accum_i_reg[24]_0\(3) => registers_i_n_281,
      \Accum_i_reg[24]_0\(2) => registers_i_n_282,
      \Accum_i_reg[24]_0\(1) => registers_i_n_283,
      \Accum_i_reg[24]_0\(0) => registers_i_n_284,
      \Accum_i_reg[24]_1\(7) => registers_i_n_446,
      \Accum_i_reg[24]_1\(6) => registers_i_n_447,
      \Accum_i_reg[24]_1\(5) => registers_i_n_448,
      \Accum_i_reg[24]_1\(4) => registers_i_n_449,
      \Accum_i_reg[24]_1\(3) => registers_i_n_450,
      \Accum_i_reg[24]_1\(2) => registers_i_n_451,
      \Accum_i_reg[24]_1\(1) => registers_i_n_452,
      \Accum_i_reg[24]_1\(0) => registers_i_n_453,
      \Accum_i_reg[24]_2\(7) => registers_i_n_405,
      \Accum_i_reg[24]_2\(6) => registers_i_n_406,
      \Accum_i_reg[24]_2\(5) => registers_i_n_407,
      \Accum_i_reg[24]_2\(4) => registers_i_n_408,
      \Accum_i_reg[24]_2\(3) => registers_i_n_409,
      \Accum_i_reg[24]_2\(2) => registers_i_n_410,
      \Accum_i_reg[24]_2\(1) => registers_i_n_411,
      \Accum_i_reg[24]_2\(0) => registers_i_n_412,
      \Accum_i_reg[32]\(7) => registers_i_n_326,
      \Accum_i_reg[32]\(6) => registers_i_n_327,
      \Accum_i_reg[32]\(5) => registers_i_n_328,
      \Accum_i_reg[32]\(4) => registers_i_n_329,
      \Accum_i_reg[32]\(3) => registers_i_n_330,
      \Accum_i_reg[32]\(2) => registers_i_n_331,
      \Accum_i_reg[32]\(1) => registers_i_n_332,
      \Accum_i_reg[32]\(0) => registers_i_n_333,
      \Accum_i_reg[32]_0\(7) => registers_i_n_269,
      \Accum_i_reg[32]_0\(6) => registers_i_n_270,
      \Accum_i_reg[32]_0\(5) => registers_i_n_271,
      \Accum_i_reg[32]_0\(4) => registers_i_n_272,
      \Accum_i_reg[32]_0\(3) => registers_i_n_273,
      \Accum_i_reg[32]_0\(2) => registers_i_n_274,
      \Accum_i_reg[32]_0\(1) => registers_i_n_275,
      \Accum_i_reg[32]_0\(0) => registers_i_n_276,
      \Accum_i_reg[32]_1\(7) => registers_i_n_454,
      \Accum_i_reg[32]_1\(6) => registers_i_n_455,
      \Accum_i_reg[32]_1\(5) => registers_i_n_456,
      \Accum_i_reg[32]_1\(4) => registers_i_n_457,
      \Accum_i_reg[32]_1\(3) => registers_i_n_458,
      \Accum_i_reg[32]_1\(2) => registers_i_n_459,
      \Accum_i_reg[32]_1\(1) => registers_i_n_460,
      \Accum_i_reg[32]_1\(0) => registers_i_n_461,
      \Accum_i_reg[32]_2\(7) => registers_i_n_397,
      \Accum_i_reg[32]_2\(6) => registers_i_n_398,
      \Accum_i_reg[32]_2\(5) => registers_i_n_399,
      \Accum_i_reg[32]_2\(4) => registers_i_n_400,
      \Accum_i_reg[32]_2\(3) => registers_i_n_401,
      \Accum_i_reg[32]_2\(2) => registers_i_n_402,
      \Accum_i_reg[32]_2\(1) => registers_i_n_403,
      \Accum_i_reg[32]_2\(0) => registers_i_n_404,
      \Accum_i_reg[40]\(7) => registers_i_n_334,
      \Accum_i_reg[40]\(6) => registers_i_n_335,
      \Accum_i_reg[40]\(5) => registers_i_n_336,
      \Accum_i_reg[40]\(4) => registers_i_n_337,
      \Accum_i_reg[40]\(3) => registers_i_n_338,
      \Accum_i_reg[40]\(2) => registers_i_n_339,
      \Accum_i_reg[40]\(1) => registers_i_n_340,
      \Accum_i_reg[40]\(0) => registers_i_n_341,
      \Accum_i_reg[40]_0\(7) => registers_i_n_261,
      \Accum_i_reg[40]_0\(6) => registers_i_n_262,
      \Accum_i_reg[40]_0\(5) => registers_i_n_263,
      \Accum_i_reg[40]_0\(4) => registers_i_n_264,
      \Accum_i_reg[40]_0\(3) => registers_i_n_265,
      \Accum_i_reg[40]_0\(2) => registers_i_n_266,
      \Accum_i_reg[40]_0\(1) => registers_i_n_267,
      \Accum_i_reg[40]_0\(0) => registers_i_n_268,
      \Accum_i_reg[40]_1\(7) => registers_i_n_462,
      \Accum_i_reg[40]_1\(6) => registers_i_n_463,
      \Accum_i_reg[40]_1\(5) => registers_i_n_464,
      \Accum_i_reg[40]_1\(4) => registers_i_n_465,
      \Accum_i_reg[40]_1\(3) => registers_i_n_466,
      \Accum_i_reg[40]_1\(2) => registers_i_n_467,
      \Accum_i_reg[40]_1\(1) => registers_i_n_468,
      \Accum_i_reg[40]_1\(0) => registers_i_n_469,
      \Accum_i_reg[40]_2\(7) => registers_i_n_389,
      \Accum_i_reg[40]_2\(6) => registers_i_n_390,
      \Accum_i_reg[40]_2\(5) => registers_i_n_391,
      \Accum_i_reg[40]_2\(4) => registers_i_n_392,
      \Accum_i_reg[40]_2\(3) => registers_i_n_393,
      \Accum_i_reg[40]_2\(2) => registers_i_n_394,
      \Accum_i_reg[40]_2\(1) => registers_i_n_395,
      \Accum_i_reg[40]_2\(0) => registers_i_n_396,
      \Accum_i_reg[48]\(7) => registers_i_n_342,
      \Accum_i_reg[48]\(6) => registers_i_n_343,
      \Accum_i_reg[48]\(5) => registers_i_n_344,
      \Accum_i_reg[48]\(4) => registers_i_n_345,
      \Accum_i_reg[48]\(3) => registers_i_n_346,
      \Accum_i_reg[48]\(2) => registers_i_n_347,
      \Accum_i_reg[48]\(1) => registers_i_n_348,
      \Accum_i_reg[48]\(0) => registers_i_n_349,
      \Accum_i_reg[48]_0\(7) => registers_i_n_253,
      \Accum_i_reg[48]_0\(6) => registers_i_n_254,
      \Accum_i_reg[48]_0\(5) => registers_i_n_255,
      \Accum_i_reg[48]_0\(4) => registers_i_n_256,
      \Accum_i_reg[48]_0\(3) => registers_i_n_257,
      \Accum_i_reg[48]_0\(2) => registers_i_n_258,
      \Accum_i_reg[48]_0\(1) => registers_i_n_259,
      \Accum_i_reg[48]_0\(0) => registers_i_n_260,
      \Accum_i_reg[48]_1\(7) => registers_i_n_470,
      \Accum_i_reg[48]_1\(6) => registers_i_n_471,
      \Accum_i_reg[48]_1\(5) => registers_i_n_472,
      \Accum_i_reg[48]_1\(4) => registers_i_n_473,
      \Accum_i_reg[48]_1\(3) => registers_i_n_474,
      \Accum_i_reg[48]_1\(2) => registers_i_n_475,
      \Accum_i_reg[48]_1\(1) => registers_i_n_476,
      \Accum_i_reg[48]_1\(0) => registers_i_n_477,
      \Accum_i_reg[48]_2\(7) => registers_i_n_381,
      \Accum_i_reg[48]_2\(6) => registers_i_n_382,
      \Accum_i_reg[48]_2\(5) => registers_i_n_383,
      \Accum_i_reg[48]_2\(4) => registers_i_n_384,
      \Accum_i_reg[48]_2\(3) => registers_i_n_385,
      \Accum_i_reg[48]_2\(2) => registers_i_n_386,
      \Accum_i_reg[48]_2\(1) => registers_i_n_387,
      \Accum_i_reg[48]_2\(0) => registers_i_n_388,
      \Accum_i_reg[56]\(7) => registers_i_n_350,
      \Accum_i_reg[56]\(6) => registers_i_n_351,
      \Accum_i_reg[56]\(5) => registers_i_n_352,
      \Accum_i_reg[56]\(4) => registers_i_n_353,
      \Accum_i_reg[56]\(3) => registers_i_n_354,
      \Accum_i_reg[56]\(2) => registers_i_n_355,
      \Accum_i_reg[56]\(1) => registers_i_n_356,
      \Accum_i_reg[56]\(0) => registers_i_n_357,
      \Accum_i_reg[56]_0\(7) => registers_i_n_245,
      \Accum_i_reg[56]_0\(6) => registers_i_n_246,
      \Accum_i_reg[56]_0\(5) => registers_i_n_247,
      \Accum_i_reg[56]_0\(4) => registers_i_n_248,
      \Accum_i_reg[56]_0\(3) => registers_i_n_249,
      \Accum_i_reg[56]_0\(2) => registers_i_n_250,
      \Accum_i_reg[56]_0\(1) => registers_i_n_251,
      \Accum_i_reg[56]_0\(0) => registers_i_n_252,
      \Accum_i_reg[56]_1\(7) => registers_i_n_478,
      \Accum_i_reg[56]_1\(6) => registers_i_n_479,
      \Accum_i_reg[56]_1\(5) => registers_i_n_480,
      \Accum_i_reg[56]_1\(4) => registers_i_n_481,
      \Accum_i_reg[56]_1\(3) => registers_i_n_482,
      \Accum_i_reg[56]_1\(2) => registers_i_n_483,
      \Accum_i_reg[56]_1\(1) => registers_i_n_484,
      \Accum_i_reg[56]_1\(0) => registers_i_n_485,
      \Accum_i_reg[56]_2\(7) => registers_i_n_373,
      \Accum_i_reg[56]_2\(6) => registers_i_n_374,
      \Accum_i_reg[56]_2\(5) => registers_i_n_375,
      \Accum_i_reg[56]_2\(4) => registers_i_n_376,
      \Accum_i_reg[56]_2\(3) => registers_i_n_377,
      \Accum_i_reg[56]_2\(2) => registers_i_n_378,
      \Accum_i_reg[56]_2\(1) => registers_i_n_379,
      \Accum_i_reg[56]_2\(0) => registers_i_n_380,
      \Accum_i_reg[63]\(63) => metric_counters_i_n_32,
      \Accum_i_reg[63]\(62) => metric_counters_i_n_33,
      \Accum_i_reg[63]\(61) => metric_counters_i_n_34,
      \Accum_i_reg[63]\(60) => metric_counters_i_n_35,
      \Accum_i_reg[63]\(59) => metric_counters_i_n_36,
      \Accum_i_reg[63]\(58) => metric_counters_i_n_37,
      \Accum_i_reg[63]\(57) => metric_counters_i_n_38,
      \Accum_i_reg[63]\(56) => metric_counters_i_n_39,
      \Accum_i_reg[63]\(55) => metric_counters_i_n_40,
      \Accum_i_reg[63]\(54) => metric_counters_i_n_41,
      \Accum_i_reg[63]\(53) => metric_counters_i_n_42,
      \Accum_i_reg[63]\(52) => metric_counters_i_n_43,
      \Accum_i_reg[63]\(51) => metric_counters_i_n_44,
      \Accum_i_reg[63]\(50) => metric_counters_i_n_45,
      \Accum_i_reg[63]\(49) => metric_counters_i_n_46,
      \Accum_i_reg[63]\(48) => metric_counters_i_n_47,
      \Accum_i_reg[63]\(47) => metric_counters_i_n_48,
      \Accum_i_reg[63]\(46) => metric_counters_i_n_49,
      \Accum_i_reg[63]\(45) => metric_counters_i_n_50,
      \Accum_i_reg[63]\(44) => metric_counters_i_n_51,
      \Accum_i_reg[63]\(43) => metric_counters_i_n_52,
      \Accum_i_reg[63]\(42) => metric_counters_i_n_53,
      \Accum_i_reg[63]\(41) => metric_counters_i_n_54,
      \Accum_i_reg[63]\(40) => metric_counters_i_n_55,
      \Accum_i_reg[63]\(39) => metric_counters_i_n_56,
      \Accum_i_reg[63]\(38) => metric_counters_i_n_57,
      \Accum_i_reg[63]\(37) => metric_counters_i_n_58,
      \Accum_i_reg[63]\(36) => metric_counters_i_n_59,
      \Accum_i_reg[63]\(35) => metric_counters_i_n_60,
      \Accum_i_reg[63]\(34) => metric_counters_i_n_61,
      \Accum_i_reg[63]\(33) => metric_counters_i_n_62,
      \Accum_i_reg[63]\(32) => metric_counters_i_n_63,
      \Accum_i_reg[63]\(31) => metric_counters_i_n_64,
      \Accum_i_reg[63]\(30) => metric_counters_i_n_65,
      \Accum_i_reg[63]\(29) => metric_counters_i_n_66,
      \Accum_i_reg[63]\(28) => metric_counters_i_n_67,
      \Accum_i_reg[63]\(27) => metric_counters_i_n_68,
      \Accum_i_reg[63]\(26) => metric_counters_i_n_69,
      \Accum_i_reg[63]\(25) => metric_counters_i_n_70,
      \Accum_i_reg[63]\(24) => metric_counters_i_n_71,
      \Accum_i_reg[63]\(23) => metric_counters_i_n_72,
      \Accum_i_reg[63]\(22) => metric_counters_i_n_73,
      \Accum_i_reg[63]\(21) => metric_counters_i_n_74,
      \Accum_i_reg[63]\(20) => metric_counters_i_n_75,
      \Accum_i_reg[63]\(19) => metric_counters_i_n_76,
      \Accum_i_reg[63]\(18) => metric_counters_i_n_77,
      \Accum_i_reg[63]\(17) => metric_counters_i_n_78,
      \Accum_i_reg[63]\(16) => metric_counters_i_n_79,
      \Accum_i_reg[63]\(15) => metric_counters_i_n_80,
      \Accum_i_reg[63]\(14) => metric_counters_i_n_81,
      \Accum_i_reg[63]\(13) => metric_counters_i_n_82,
      \Accum_i_reg[63]\(12) => metric_counters_i_n_83,
      \Accum_i_reg[63]\(11) => metric_counters_i_n_84,
      \Accum_i_reg[63]\(10) => metric_counters_i_n_85,
      \Accum_i_reg[63]\(9) => metric_counters_i_n_86,
      \Accum_i_reg[63]\(8) => metric_counters_i_n_87,
      \Accum_i_reg[63]\(7) => metric_counters_i_n_88,
      \Accum_i_reg[63]\(6) => metric_counters_i_n_89,
      \Accum_i_reg[63]\(5) => metric_counters_i_n_90,
      \Accum_i_reg[63]\(4) => metric_counters_i_n_91,
      \Accum_i_reg[63]\(3) => metric_counters_i_n_92,
      \Accum_i_reg[63]\(2) => metric_counters_i_n_93,
      \Accum_i_reg[63]\(1) => metric_counters_i_n_94,
      \Accum_i_reg[63]\(0) => metric_counters_i_n_95,
      \Accum_i_reg[63]_0\(63) => metric_counters_i_n_96,
      \Accum_i_reg[63]_0\(62) => metric_counters_i_n_97,
      \Accum_i_reg[63]_0\(61) => metric_counters_i_n_98,
      \Accum_i_reg[63]_0\(60) => metric_counters_i_n_99,
      \Accum_i_reg[63]_0\(59) => metric_counters_i_n_100,
      \Accum_i_reg[63]_0\(58) => metric_counters_i_n_101,
      \Accum_i_reg[63]_0\(57) => metric_counters_i_n_102,
      \Accum_i_reg[63]_0\(56) => metric_counters_i_n_103,
      \Accum_i_reg[63]_0\(55) => metric_counters_i_n_104,
      \Accum_i_reg[63]_0\(54) => metric_counters_i_n_105,
      \Accum_i_reg[63]_0\(53) => metric_counters_i_n_106,
      \Accum_i_reg[63]_0\(52) => metric_counters_i_n_107,
      \Accum_i_reg[63]_0\(51) => metric_counters_i_n_108,
      \Accum_i_reg[63]_0\(50) => metric_counters_i_n_109,
      \Accum_i_reg[63]_0\(49) => metric_counters_i_n_110,
      \Accum_i_reg[63]_0\(48) => metric_counters_i_n_111,
      \Accum_i_reg[63]_0\(47) => metric_counters_i_n_112,
      \Accum_i_reg[63]_0\(46) => metric_counters_i_n_113,
      \Accum_i_reg[63]_0\(45) => metric_counters_i_n_114,
      \Accum_i_reg[63]_0\(44) => metric_counters_i_n_115,
      \Accum_i_reg[63]_0\(43) => metric_counters_i_n_116,
      \Accum_i_reg[63]_0\(42) => metric_counters_i_n_117,
      \Accum_i_reg[63]_0\(41) => metric_counters_i_n_118,
      \Accum_i_reg[63]_0\(40) => metric_counters_i_n_119,
      \Accum_i_reg[63]_0\(39) => metric_counters_i_n_120,
      \Accum_i_reg[63]_0\(38) => metric_counters_i_n_121,
      \Accum_i_reg[63]_0\(37) => metric_counters_i_n_122,
      \Accum_i_reg[63]_0\(36) => metric_counters_i_n_123,
      \Accum_i_reg[63]_0\(35) => metric_counters_i_n_124,
      \Accum_i_reg[63]_0\(34) => metric_counters_i_n_125,
      \Accum_i_reg[63]_0\(33) => metric_counters_i_n_126,
      \Accum_i_reg[63]_0\(32) => metric_counters_i_n_127,
      \Accum_i_reg[63]_0\(31) => metric_counters_i_n_128,
      \Accum_i_reg[63]_0\(30) => metric_counters_i_n_129,
      \Accum_i_reg[63]_0\(29) => metric_counters_i_n_130,
      \Accum_i_reg[63]_0\(28) => metric_counters_i_n_131,
      \Accum_i_reg[63]_0\(27) => metric_counters_i_n_132,
      \Accum_i_reg[63]_0\(26) => metric_counters_i_n_133,
      \Accum_i_reg[63]_0\(25) => metric_counters_i_n_134,
      \Accum_i_reg[63]_0\(24) => metric_counters_i_n_135,
      \Accum_i_reg[63]_0\(23) => metric_counters_i_n_136,
      \Accum_i_reg[63]_0\(22) => metric_counters_i_n_137,
      \Accum_i_reg[63]_0\(21) => metric_counters_i_n_138,
      \Accum_i_reg[63]_0\(20) => metric_counters_i_n_139,
      \Accum_i_reg[63]_0\(19) => metric_counters_i_n_140,
      \Accum_i_reg[63]_0\(18) => metric_counters_i_n_141,
      \Accum_i_reg[63]_0\(17) => metric_counters_i_n_142,
      \Accum_i_reg[63]_0\(16) => metric_counters_i_n_143,
      \Accum_i_reg[63]_0\(15) => metric_counters_i_n_144,
      \Accum_i_reg[63]_0\(14) => metric_counters_i_n_145,
      \Accum_i_reg[63]_0\(13) => metric_counters_i_n_146,
      \Accum_i_reg[63]_0\(12) => metric_counters_i_n_147,
      \Accum_i_reg[63]_0\(11) => metric_counters_i_n_148,
      \Accum_i_reg[63]_0\(10) => metric_counters_i_n_149,
      \Accum_i_reg[63]_0\(9) => metric_counters_i_n_150,
      \Accum_i_reg[63]_0\(8) => metric_counters_i_n_151,
      \Accum_i_reg[63]_0\(7) => metric_counters_i_n_152,
      \Accum_i_reg[63]_0\(6) => metric_counters_i_n_153,
      \Accum_i_reg[63]_0\(5) => metric_counters_i_n_154,
      \Accum_i_reg[63]_0\(4) => metric_counters_i_n_155,
      \Accum_i_reg[63]_0\(3) => metric_counters_i_n_156,
      \Accum_i_reg[63]_0\(2) => metric_counters_i_n_157,
      \Accum_i_reg[63]_0\(1) => metric_counters_i_n_158,
      \Accum_i_reg[63]_0\(0) => metric_counters_i_n_159,
      \Accum_i_reg[63]_1\(63) => metric_counters_i_n_160,
      \Accum_i_reg[63]_1\(62) => metric_counters_i_n_161,
      \Accum_i_reg[63]_1\(61) => metric_counters_i_n_162,
      \Accum_i_reg[63]_1\(60) => metric_counters_i_n_163,
      \Accum_i_reg[63]_1\(59) => metric_counters_i_n_164,
      \Accum_i_reg[63]_1\(58) => metric_counters_i_n_165,
      \Accum_i_reg[63]_1\(57) => metric_counters_i_n_166,
      \Accum_i_reg[63]_1\(56) => metric_counters_i_n_167,
      \Accum_i_reg[63]_1\(55) => metric_counters_i_n_168,
      \Accum_i_reg[63]_1\(54) => metric_counters_i_n_169,
      \Accum_i_reg[63]_1\(53) => metric_counters_i_n_170,
      \Accum_i_reg[63]_1\(52) => metric_counters_i_n_171,
      \Accum_i_reg[63]_1\(51) => metric_counters_i_n_172,
      \Accum_i_reg[63]_1\(50) => metric_counters_i_n_173,
      \Accum_i_reg[63]_1\(49) => metric_counters_i_n_174,
      \Accum_i_reg[63]_1\(48) => metric_counters_i_n_175,
      \Accum_i_reg[63]_1\(47) => metric_counters_i_n_176,
      \Accum_i_reg[63]_1\(46) => metric_counters_i_n_177,
      \Accum_i_reg[63]_1\(45) => metric_counters_i_n_178,
      \Accum_i_reg[63]_1\(44) => metric_counters_i_n_179,
      \Accum_i_reg[63]_1\(43) => metric_counters_i_n_180,
      \Accum_i_reg[63]_1\(42) => metric_counters_i_n_181,
      \Accum_i_reg[63]_1\(41) => metric_counters_i_n_182,
      \Accum_i_reg[63]_1\(40) => metric_counters_i_n_183,
      \Accum_i_reg[63]_1\(39) => metric_counters_i_n_184,
      \Accum_i_reg[63]_1\(38) => metric_counters_i_n_185,
      \Accum_i_reg[63]_1\(37) => metric_counters_i_n_186,
      \Accum_i_reg[63]_1\(36) => metric_counters_i_n_187,
      \Accum_i_reg[63]_1\(35) => metric_counters_i_n_188,
      \Accum_i_reg[63]_1\(34) => metric_counters_i_n_189,
      \Accum_i_reg[63]_1\(33) => metric_counters_i_n_190,
      \Accum_i_reg[63]_1\(32) => metric_counters_i_n_191,
      \Accum_i_reg[63]_1\(31) => metric_counters_i_n_192,
      \Accum_i_reg[63]_1\(30) => metric_counters_i_n_193,
      \Accum_i_reg[63]_1\(29) => metric_counters_i_n_194,
      \Accum_i_reg[63]_1\(28) => metric_counters_i_n_195,
      \Accum_i_reg[63]_1\(27) => metric_counters_i_n_196,
      \Accum_i_reg[63]_1\(26) => metric_counters_i_n_197,
      \Accum_i_reg[63]_1\(25) => metric_counters_i_n_198,
      \Accum_i_reg[63]_1\(24) => metric_counters_i_n_199,
      \Accum_i_reg[63]_1\(23) => metric_counters_i_n_200,
      \Accum_i_reg[63]_1\(22) => metric_counters_i_n_201,
      \Accum_i_reg[63]_1\(21) => metric_counters_i_n_202,
      \Accum_i_reg[63]_1\(20) => metric_counters_i_n_203,
      \Accum_i_reg[63]_1\(19) => metric_counters_i_n_204,
      \Accum_i_reg[63]_1\(18) => metric_counters_i_n_205,
      \Accum_i_reg[63]_1\(17) => metric_counters_i_n_206,
      \Accum_i_reg[63]_1\(16) => metric_counters_i_n_207,
      \Accum_i_reg[63]_1\(15) => metric_counters_i_n_208,
      \Accum_i_reg[63]_1\(14) => metric_counters_i_n_209,
      \Accum_i_reg[63]_1\(13) => metric_counters_i_n_210,
      \Accum_i_reg[63]_1\(12) => metric_counters_i_n_211,
      \Accum_i_reg[63]_1\(11) => metric_counters_i_n_212,
      \Accum_i_reg[63]_1\(10) => metric_counters_i_n_213,
      \Accum_i_reg[63]_1\(9) => metric_counters_i_n_214,
      \Accum_i_reg[63]_1\(8) => metric_counters_i_n_215,
      \Accum_i_reg[63]_1\(7) => metric_counters_i_n_216,
      \Accum_i_reg[63]_1\(6) => metric_counters_i_n_217,
      \Accum_i_reg[63]_1\(5) => metric_counters_i_n_218,
      \Accum_i_reg[63]_1\(4) => metric_counters_i_n_219,
      \Accum_i_reg[63]_1\(3) => metric_counters_i_n_220,
      \Accum_i_reg[63]_1\(2) => metric_counters_i_n_221,
      \Accum_i_reg[63]_1\(1) => metric_counters_i_n_222,
      \Accum_i_reg[63]_1\(0) => metric_counters_i_n_223,
      \Accum_i_reg[63]_10\(63 downto 0) => \GEN_COUNTERS[2].acc_inst_0/Accum_i1_in\(63 downto 0),
      \Accum_i_reg[63]_11\(57 downto 0) => \GEN_COUNTERS[3].acc_inst_0/Accum_i1_in\(63 downto 6),
      \Accum_i_reg[63]_12\(63 downto 0) => \GEN_COUNTERS[5].acc_inst_0/Accum_i1_in\(63 downto 0),
      \Accum_i_reg[63]_13\(63 downto 0) => Last_Write_Address(63 downto 0),
      \Accum_i_reg[63]_14\(63 downto 0) => Last_Write_Data(63 downto 0),
      \Accum_i_reg[63]_15\(63 downto 0) => Last_Read_Address(63 downto 0),
      \Accum_i_reg[63]_16\(63 downto 0) => Last_Read_Data(63 downto 0),
      \Accum_i_reg[63]_2\(63) => metric_counters_i_n_224,
      \Accum_i_reg[63]_2\(62) => metric_counters_i_n_225,
      \Accum_i_reg[63]_2\(61) => metric_counters_i_n_226,
      \Accum_i_reg[63]_2\(60) => metric_counters_i_n_227,
      \Accum_i_reg[63]_2\(59) => metric_counters_i_n_228,
      \Accum_i_reg[63]_2\(58) => metric_counters_i_n_229,
      \Accum_i_reg[63]_2\(57) => metric_counters_i_n_230,
      \Accum_i_reg[63]_2\(56) => metric_counters_i_n_231,
      \Accum_i_reg[63]_2\(55) => metric_counters_i_n_232,
      \Accum_i_reg[63]_2\(54) => metric_counters_i_n_233,
      \Accum_i_reg[63]_2\(53) => metric_counters_i_n_234,
      \Accum_i_reg[63]_2\(52) => metric_counters_i_n_235,
      \Accum_i_reg[63]_2\(51) => metric_counters_i_n_236,
      \Accum_i_reg[63]_2\(50) => metric_counters_i_n_237,
      \Accum_i_reg[63]_2\(49) => metric_counters_i_n_238,
      \Accum_i_reg[63]_2\(48) => metric_counters_i_n_239,
      \Accum_i_reg[63]_2\(47) => metric_counters_i_n_240,
      \Accum_i_reg[63]_2\(46) => metric_counters_i_n_241,
      \Accum_i_reg[63]_2\(45) => metric_counters_i_n_242,
      \Accum_i_reg[63]_2\(44) => metric_counters_i_n_243,
      \Accum_i_reg[63]_2\(43) => metric_counters_i_n_244,
      \Accum_i_reg[63]_2\(42) => metric_counters_i_n_245,
      \Accum_i_reg[63]_2\(41) => metric_counters_i_n_246,
      \Accum_i_reg[63]_2\(40) => metric_counters_i_n_247,
      \Accum_i_reg[63]_2\(39) => metric_counters_i_n_248,
      \Accum_i_reg[63]_2\(38) => metric_counters_i_n_249,
      \Accum_i_reg[63]_2\(37) => metric_counters_i_n_250,
      \Accum_i_reg[63]_2\(36) => metric_counters_i_n_251,
      \Accum_i_reg[63]_2\(35) => metric_counters_i_n_252,
      \Accum_i_reg[63]_2\(34) => metric_counters_i_n_253,
      \Accum_i_reg[63]_2\(33) => metric_counters_i_n_254,
      \Accum_i_reg[63]_2\(32) => metric_counters_i_n_255,
      \Accum_i_reg[63]_2\(31) => metric_counters_i_n_256,
      \Accum_i_reg[63]_2\(30) => metric_counters_i_n_257,
      \Accum_i_reg[63]_2\(29) => metric_counters_i_n_258,
      \Accum_i_reg[63]_2\(28) => metric_counters_i_n_259,
      \Accum_i_reg[63]_2\(27) => metric_counters_i_n_260,
      \Accum_i_reg[63]_2\(26) => metric_counters_i_n_261,
      \Accum_i_reg[63]_2\(25) => metric_counters_i_n_262,
      \Accum_i_reg[63]_2\(24) => metric_counters_i_n_263,
      \Accum_i_reg[63]_2\(23) => metric_counters_i_n_264,
      \Accum_i_reg[63]_2\(22) => metric_counters_i_n_265,
      \Accum_i_reg[63]_2\(21) => metric_counters_i_n_266,
      \Accum_i_reg[63]_2\(20) => metric_counters_i_n_267,
      \Accum_i_reg[63]_2\(19) => metric_counters_i_n_268,
      \Accum_i_reg[63]_2\(18) => metric_counters_i_n_269,
      \Accum_i_reg[63]_2\(17) => metric_counters_i_n_270,
      \Accum_i_reg[63]_2\(16) => metric_counters_i_n_271,
      \Accum_i_reg[63]_2\(15) => metric_counters_i_n_272,
      \Accum_i_reg[63]_2\(14) => metric_counters_i_n_273,
      \Accum_i_reg[63]_2\(13) => metric_counters_i_n_274,
      \Accum_i_reg[63]_2\(12) => metric_counters_i_n_275,
      \Accum_i_reg[63]_2\(11) => metric_counters_i_n_276,
      \Accum_i_reg[63]_2\(10) => metric_counters_i_n_277,
      \Accum_i_reg[63]_2\(9) => metric_counters_i_n_278,
      \Accum_i_reg[63]_2\(8) => metric_counters_i_n_279,
      \Accum_i_reg[63]_2\(7) => metric_counters_i_n_280,
      \Accum_i_reg[63]_2\(6) => metric_counters_i_n_281,
      \Accum_i_reg[63]_2\(5) => metric_counters_i_n_282,
      \Accum_i_reg[63]_2\(4) => metric_counters_i_n_283,
      \Accum_i_reg[63]_2\(3) => metric_counters_i_n_284,
      \Accum_i_reg[63]_2\(2) => metric_counters_i_n_285,
      \Accum_i_reg[63]_2\(1) => metric_counters_i_n_286,
      \Accum_i_reg[63]_2\(0) => metric_counters_i_n_287,
      \Accum_i_reg[63]_3\(57) => metric_counters_i_n_288,
      \Accum_i_reg[63]_3\(56) => metric_counters_i_n_289,
      \Accum_i_reg[63]_3\(55) => metric_counters_i_n_290,
      \Accum_i_reg[63]_3\(54) => metric_counters_i_n_291,
      \Accum_i_reg[63]_3\(53) => metric_counters_i_n_292,
      \Accum_i_reg[63]_3\(52) => metric_counters_i_n_293,
      \Accum_i_reg[63]_3\(51) => metric_counters_i_n_294,
      \Accum_i_reg[63]_3\(50) => metric_counters_i_n_295,
      \Accum_i_reg[63]_3\(49) => metric_counters_i_n_296,
      \Accum_i_reg[63]_3\(48) => metric_counters_i_n_297,
      \Accum_i_reg[63]_3\(47) => metric_counters_i_n_298,
      \Accum_i_reg[63]_3\(46) => metric_counters_i_n_299,
      \Accum_i_reg[63]_3\(45) => metric_counters_i_n_300,
      \Accum_i_reg[63]_3\(44) => metric_counters_i_n_301,
      \Accum_i_reg[63]_3\(43) => metric_counters_i_n_302,
      \Accum_i_reg[63]_3\(42) => metric_counters_i_n_303,
      \Accum_i_reg[63]_3\(41) => metric_counters_i_n_304,
      \Accum_i_reg[63]_3\(40) => metric_counters_i_n_305,
      \Accum_i_reg[63]_3\(39) => metric_counters_i_n_306,
      \Accum_i_reg[63]_3\(38) => metric_counters_i_n_307,
      \Accum_i_reg[63]_3\(37) => metric_counters_i_n_308,
      \Accum_i_reg[63]_3\(36) => metric_counters_i_n_309,
      \Accum_i_reg[63]_3\(35) => metric_counters_i_n_310,
      \Accum_i_reg[63]_3\(34) => metric_counters_i_n_311,
      \Accum_i_reg[63]_3\(33) => metric_counters_i_n_312,
      \Accum_i_reg[63]_3\(32) => metric_counters_i_n_313,
      \Accum_i_reg[63]_3\(31) => metric_counters_i_n_314,
      \Accum_i_reg[63]_3\(30) => metric_counters_i_n_315,
      \Accum_i_reg[63]_3\(29) => metric_counters_i_n_316,
      \Accum_i_reg[63]_3\(28) => metric_counters_i_n_317,
      \Accum_i_reg[63]_3\(27) => metric_counters_i_n_318,
      \Accum_i_reg[63]_3\(26) => metric_counters_i_n_319,
      \Accum_i_reg[63]_3\(25) => metric_counters_i_n_320,
      \Accum_i_reg[63]_3\(24) => metric_counters_i_n_321,
      \Accum_i_reg[63]_3\(23) => metric_counters_i_n_322,
      \Accum_i_reg[63]_3\(22) => metric_counters_i_n_323,
      \Accum_i_reg[63]_3\(21) => metric_counters_i_n_324,
      \Accum_i_reg[63]_3\(20) => metric_counters_i_n_325,
      \Accum_i_reg[63]_3\(19) => metric_counters_i_n_326,
      \Accum_i_reg[63]_3\(18) => metric_counters_i_n_327,
      \Accum_i_reg[63]_3\(17) => metric_counters_i_n_328,
      \Accum_i_reg[63]_3\(16) => metric_counters_i_n_329,
      \Accum_i_reg[63]_3\(15) => metric_counters_i_n_330,
      \Accum_i_reg[63]_3\(14) => metric_counters_i_n_331,
      \Accum_i_reg[63]_3\(13) => metric_counters_i_n_332,
      \Accum_i_reg[63]_3\(12) => metric_counters_i_n_333,
      \Accum_i_reg[63]_3\(11) => metric_counters_i_n_334,
      \Accum_i_reg[63]_3\(10) => metric_counters_i_n_335,
      \Accum_i_reg[63]_3\(9) => metric_counters_i_n_336,
      \Accum_i_reg[63]_3\(8) => metric_counters_i_n_337,
      \Accum_i_reg[63]_3\(7) => metric_counters_i_n_338,
      \Accum_i_reg[63]_3\(6) => metric_counters_i_n_339,
      \Accum_i_reg[63]_3\(5) => metric_counters_i_n_340,
      \Accum_i_reg[63]_3\(4) => metric_counters_i_n_341,
      \Accum_i_reg[63]_3\(3) => metric_counters_i_n_342,
      \Accum_i_reg[63]_3\(2) => metric_counters_i_n_343,
      \Accum_i_reg[63]_3\(1) => metric_counters_i_n_344,
      \Accum_i_reg[63]_3\(0) => metric_counters_i_n_345,
      \Accum_i_reg[63]_4\(63) => metric_counters_i_n_346,
      \Accum_i_reg[63]_4\(62) => metric_counters_i_n_347,
      \Accum_i_reg[63]_4\(61) => metric_counters_i_n_348,
      \Accum_i_reg[63]_4\(60) => metric_counters_i_n_349,
      \Accum_i_reg[63]_4\(59) => metric_counters_i_n_350,
      \Accum_i_reg[63]_4\(58) => metric_counters_i_n_351,
      \Accum_i_reg[63]_4\(57) => metric_counters_i_n_352,
      \Accum_i_reg[63]_4\(56) => metric_counters_i_n_353,
      \Accum_i_reg[63]_4\(55) => metric_counters_i_n_354,
      \Accum_i_reg[63]_4\(54) => metric_counters_i_n_355,
      \Accum_i_reg[63]_4\(53) => metric_counters_i_n_356,
      \Accum_i_reg[63]_4\(52) => metric_counters_i_n_357,
      \Accum_i_reg[63]_4\(51) => metric_counters_i_n_358,
      \Accum_i_reg[63]_4\(50) => metric_counters_i_n_359,
      \Accum_i_reg[63]_4\(49) => metric_counters_i_n_360,
      \Accum_i_reg[63]_4\(48) => metric_counters_i_n_361,
      \Accum_i_reg[63]_4\(47) => metric_counters_i_n_362,
      \Accum_i_reg[63]_4\(46) => metric_counters_i_n_363,
      \Accum_i_reg[63]_4\(45) => metric_counters_i_n_364,
      \Accum_i_reg[63]_4\(44) => metric_counters_i_n_365,
      \Accum_i_reg[63]_4\(43) => metric_counters_i_n_366,
      \Accum_i_reg[63]_4\(42) => metric_counters_i_n_367,
      \Accum_i_reg[63]_4\(41) => metric_counters_i_n_368,
      \Accum_i_reg[63]_4\(40) => metric_counters_i_n_369,
      \Accum_i_reg[63]_4\(39) => metric_counters_i_n_370,
      \Accum_i_reg[63]_4\(38) => metric_counters_i_n_371,
      \Accum_i_reg[63]_4\(37) => metric_counters_i_n_372,
      \Accum_i_reg[63]_4\(36) => metric_counters_i_n_373,
      \Accum_i_reg[63]_4\(35) => metric_counters_i_n_374,
      \Accum_i_reg[63]_4\(34) => metric_counters_i_n_375,
      \Accum_i_reg[63]_4\(33) => metric_counters_i_n_376,
      \Accum_i_reg[63]_4\(32) => metric_counters_i_n_377,
      \Accum_i_reg[63]_4\(31) => metric_counters_i_n_378,
      \Accum_i_reg[63]_4\(30) => metric_counters_i_n_379,
      \Accum_i_reg[63]_4\(29) => metric_counters_i_n_380,
      \Accum_i_reg[63]_4\(28) => metric_counters_i_n_381,
      \Accum_i_reg[63]_4\(27) => metric_counters_i_n_382,
      \Accum_i_reg[63]_4\(26) => metric_counters_i_n_383,
      \Accum_i_reg[63]_4\(25) => metric_counters_i_n_384,
      \Accum_i_reg[63]_4\(24) => metric_counters_i_n_385,
      \Accum_i_reg[63]_4\(23) => metric_counters_i_n_386,
      \Accum_i_reg[63]_4\(22) => metric_counters_i_n_387,
      \Accum_i_reg[63]_4\(21) => metric_counters_i_n_388,
      \Accum_i_reg[63]_4\(20) => metric_counters_i_n_389,
      \Accum_i_reg[63]_4\(19) => metric_counters_i_n_390,
      \Accum_i_reg[63]_4\(18) => metric_counters_i_n_391,
      \Accum_i_reg[63]_4\(17) => metric_counters_i_n_392,
      \Accum_i_reg[63]_4\(16) => metric_counters_i_n_393,
      \Accum_i_reg[63]_4\(15) => metric_counters_i_n_394,
      \Accum_i_reg[63]_4\(14) => metric_counters_i_n_395,
      \Accum_i_reg[63]_4\(13) => metric_counters_i_n_396,
      \Accum_i_reg[63]_4\(12) => metric_counters_i_n_397,
      \Accum_i_reg[63]_4\(11) => metric_counters_i_n_398,
      \Accum_i_reg[63]_4\(10) => metric_counters_i_n_399,
      \Accum_i_reg[63]_4\(9) => metric_counters_i_n_400,
      \Accum_i_reg[63]_4\(8) => metric_counters_i_n_401,
      \Accum_i_reg[63]_4\(7) => metric_counters_i_n_402,
      \Accum_i_reg[63]_4\(6) => metric_counters_i_n_403,
      \Accum_i_reg[63]_4\(5) => metric_counters_i_n_404,
      \Accum_i_reg[63]_4\(4) => metric_counters_i_n_405,
      \Accum_i_reg[63]_4\(3) => metric_counters_i_n_406,
      \Accum_i_reg[63]_4\(2) => metric_counters_i_n_407,
      \Accum_i_reg[63]_4\(1) => metric_counters_i_n_408,
      \Accum_i_reg[63]_4\(0) => metric_counters_i_n_409,
      \Accum_i_reg[63]_5\(5) => registers_i_n_358,
      \Accum_i_reg[63]_5\(4) => registers_i_n_359,
      \Accum_i_reg[63]_5\(3) => registers_i_n_360,
      \Accum_i_reg[63]_5\(2) => registers_i_n_361,
      \Accum_i_reg[63]_5\(1) => registers_i_n_362,
      \Accum_i_reg[63]_5\(0) => registers_i_n_363,
      \Accum_i_reg[63]_6\(6) => registers_i_n_238,
      \Accum_i_reg[63]_6\(5) => registers_i_n_239,
      \Accum_i_reg[63]_6\(4) => registers_i_n_240,
      \Accum_i_reg[63]_6\(3) => registers_i_n_241,
      \Accum_i_reg[63]_6\(2) => registers_i_n_242,
      \Accum_i_reg[63]_6\(1) => registers_i_n_243,
      \Accum_i_reg[63]_6\(0) => registers_i_n_244,
      \Accum_i_reg[63]_7\(5) => registers_i_n_486,
      \Accum_i_reg[63]_7\(4) => registers_i_n_487,
      \Accum_i_reg[63]_7\(3) => registers_i_n_488,
      \Accum_i_reg[63]_7\(2) => registers_i_n_489,
      \Accum_i_reg[63]_7\(1) => registers_i_n_490,
      \Accum_i_reg[63]_7\(0) => registers_i_n_491,
      \Accum_i_reg[63]_8\(6) => registers_i_n_366,
      \Accum_i_reg[63]_8\(5) => registers_i_n_367,
      \Accum_i_reg[63]_8\(4) => registers_i_n_368,
      \Accum_i_reg[63]_8\(3) => registers_i_n_369,
      \Accum_i_reg[63]_8\(2) => registers_i_n_370,
      \Accum_i_reg[63]_8\(1) => registers_i_n_371,
      \Accum_i_reg[63]_8\(0) => registers_i_n_372,
      \Accum_i_reg[63]_9\(0) => \GEN_COUNTERS[2].acc_inst_0/p_0_in\,
      \Accum_i_reg[8]\ => registers_i_n_301,
      \Accum_i_reg[8]_0\ => registers_i_n_429,
      \Accum_i_reg[8]_1\(7) => registers_i_n_430,
      \Accum_i_reg[8]_1\(6) => registers_i_n_431,
      \Accum_i_reg[8]_1\(5) => registers_i_n_432,
      \Accum_i_reg[8]_1\(4) => registers_i_n_433,
      \Accum_i_reg[8]_1\(3) => registers_i_n_434,
      \Accum_i_reg[8]_1\(2) => registers_i_n_435,
      \Accum_i_reg[8]_1\(1) => registers_i_n_436,
      \Accum_i_reg[8]_1\(0) => registers_i_n_437,
      \Accum_i_reg[8]_2\(7) => registers_i_n_421,
      \Accum_i_reg[8]_2\(6) => registers_i_n_422,
      \Accum_i_reg[8]_2\(5) => registers_i_n_423,
      \Accum_i_reg[8]_2\(4) => registers_i_n_424,
      \Accum_i_reg[8]_2\(3) => registers_i_n_425,
      \Accum_i_reg[8]_2\(2) => registers_i_n_426,
      \Accum_i_reg[8]_2\(1) => registers_i_n_427,
      \Accum_i_reg[8]_2\(0) => registers_i_n_428,
      D(63 downto 0) => \GEN_COUNTERS[0].acc_inst_0/Accum_i1_in\(63 downto 0),
      DI(7) => registers_i_n_302,
      DI(6) => registers_i_n_303,
      DI(5) => registers_i_n_304,
      DI(4) => registers_i_n_305,
      DI(3) => registers_i_n_306,
      DI(2) => registers_i_n_307,
      DI(1) => registers_i_n_308,
      DI(0) => registers_i_n_309,
      E(0) => \GEN_COUNTERS_EXT[4].acc_extnd_inst_0/p_0_in\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]\(0) => registers_i_n_237,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0) => Lat_Sample_Reg,
      Metrics_Cnt_En => Metrics_Cnt_En,
      Q(31 downto 24) => \Sample_Metric_Cnt_extnd[6]_0\(55 downto 48),
      Q(23 downto 16) => \Sample_Metric_Cnt_extnd[6]_0\(39 downto 32),
      Q(15 downto 8) => \Sample_Metric_Cnt_extnd[6]_0\(23 downto 16),
      Q(7 downto 0) => \Sample_Metric_Cnt_extnd[6]_0\(7 downto 0),
      S(7) => registers_i_n_293,
      S(6) => registers_i_n_294,
      S(5) => registers_i_n_295,
      S(4) => registers_i_n_296,
      S(3) => registers_i_n_297,
      S(2) => registers_i_n_298,
      S(1) => registers_i_n_299,
      S(0) => registers_i_n_300,
      SR(0) => \GEN_COUNTERS_EXT[3].acc_extnd_inst_0/Accum_i\(31),
      \Sample_Metric_Ram_Data_reg[0]_0\ => axi_lite_if_i_n_18,
      \Sample_Metric_Ram_Data_reg[0]_1\ => axi_lite_if_i_n_42,
      \Sample_Metric_Ram_Data_reg[16]_0\ => axi_lite_if_i_n_34,
      \Sample_Metric_Ram_Data_reg[17]_0\ => axi_lite_if_i_n_33,
      \Sample_Metric_Ram_Data_reg[18]_0\ => axi_lite_if_i_n_32,
      \Sample_Metric_Ram_Data_reg[19]_0\ => axi_lite_if_i_n_31,
      \Sample_Metric_Ram_Data_reg[1]_0\ => axi_lite_if_i_n_41,
      \Sample_Metric_Ram_Data_reg[20]_0\ => axi_lite_if_i_n_30,
      \Sample_Metric_Ram_Data_reg[21]_0\ => axi_lite_if_i_n_29,
      \Sample_Metric_Ram_Data_reg[22]_0\ => axi_lite_if_i_n_28,
      \Sample_Metric_Ram_Data_reg[23]_0\(3) => slv_reg_addr(6),
      \Sample_Metric_Ram_Data_reg[23]_0\(2 downto 0) => slv_reg_addr(4 downto 2),
      \Sample_Metric_Ram_Data_reg[23]_1\ => axi_lite_if_i_n_27,
      \Sample_Metric_Ram_Data_reg[2]_0\ => axi_lite_if_i_n_40,
      \Sample_Metric_Ram_Data_reg[31]_0\(31 downto 0) => Sample_Metric_Ram_Data(31 downto 0),
      \Sample_Metric_Ram_Data_reg[31]_1\(0) => registers_i_n_1,
      \Sample_Metric_Ram_Data_reg[3]_0\ => axi_lite_if_i_n_39,
      \Sample_Metric_Ram_Data_reg[4]_0\ => axi_lite_if_i_n_38,
      \Sample_Metric_Ram_Data_reg[5]_0\ => axi_lite_if_i_n_37,
      \Sample_Metric_Ram_Data_reg[6]_0\ => axi_lite_if_i_n_36,
      \Sample_Metric_Ram_Data_reg[7]_0\ => axi_lite_if_i_n_35,
      \Sample_Metric_Ram_Data_reg[8]_0\ => axi_lite_if_i_n_26,
      \Sample_Metric_Ram_Data_reg[8]_1\ => axi_lite_if_i_n_19,
      \Sample_Metric_Ram_Data_reg[8]_2\ => axi_lite_if_i_n_20,
      mon_clk => mon_clk
    );
mon_register_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mon_register
     port map (
      D(330 downto 267) => m_axi_AWADDR(63 downto 0),
      D(266 downto 203) => m_axi_WDATA(63 downto 0),
      D(202 downto 139) => m_axi_ARADDR(63 downto 0),
      D(138 downto 75) => m_axi_RDATA(63 downto 0),
      D(74 downto 11) => m_axi_WSTRB(63 downto 0),
      D(10) => m_axi_AWVALID,
      D(9) => m_axi_AWREADY,
      D(8) => m_axi_WVALID,
      D(7) => m_axi_WREADY,
      D(6) => m_axi_BVALID,
      D(5) => m_axi_BREADY,
      D(4) => m_axi_ARVALID,
      D(3) => m_axi_ARREADY,
      D(2) => m_axi_RLAST,
      D(1) => m_axi_RVALID,
      D(0) => m_axi_RREADY,
      E(0) => Write_Start,
      \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[1]\(0) => mon_register_i_n_22,
      \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[1]\(0) => mon_register_i_n_23,
      \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]\(1) => Write_Outstanding(1),
      \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]\(0) => Read_Outstanding(1),
      Metrics_Cnt_En => Metrics_Cnt_En,
      Q(255 downto 192) => AWADDR(63 downto 0),
      Q(191 downto 128) => WDATA(63 downto 0),
      Q(127 downto 64) => ARADDR(63 downto 0),
      Q(63 downto 0) => RDATA(63 downto 0),
      Read_Beat_Cnt_En0 => Read_Beat_Cnt_En0,
      Read_Valid_reg_0(0) => Read_Beat,
      Rtrans_Cnt_En0 => Rtrans_Cnt_En0,
      S(5) => mon_register_i_n_10,
      S(4) => mon_register_i_n_11,
      S(3) => mon_register_i_n_12,
      S(2) => mon_register_i_n_13,
      S(1) => mon_register_i_n_14,
      S(0) => mon_register_i_n_15,
      Write_Beat_Cnt_En0 => Write_Beat_Cnt_En0,
      Wtrans_Cnt_En0 => Wtrans_Cnt_En0,
      \count_64_return__3_carry_i_17_0\(5) => mon_register_i_n_16,
      \count_64_return__3_carry_i_17_0\(4) => mon_register_i_n_17,
      \count_64_return__3_carry_i_17_0\(3) => mon_register_i_n_18,
      \count_64_return__3_carry_i_17_0\(2) => mon_register_i_n_19,
      \count_64_return__3_carry_i_17_0\(1) => mon_register_i_n_20,
      \count_64_return__3_carry_i_17_0\(0) => mon_register_i_n_21,
      \data_out_reg[11]_0\(0) => Write_Outstanding_Int,
      \data_out_reg[4]_0\(0) => Read_Outstanding_Int,
      \data_out_reg[4]_1\(0) => Read_Start,
      \data_out_reg[7]_0\(0) => Write_Beat,
      mon_clk => mon_clk,
      mon_resetn => mon_resetn
    );
registers_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_register_module
     port map (
      \Accum_i_reg[13]\(0) => metric_calc_i_n_49,
      \Accum_i_reg[15]\(0) => metric_calc_i_n_31,
      \Accum_i_reg[15]_0\(0) => metric_calc_i_n_40,
      \Accum_i_reg[31]\(0) => Lat_Sample_Reg,
      \Accum_i_reg[63]\(55) => metric_counters_i_n_346,
      \Accum_i_reg[63]\(54) => metric_counters_i_n_347,
      \Accum_i_reg[63]\(53) => metric_counters_i_n_348,
      \Accum_i_reg[63]\(52) => metric_counters_i_n_349,
      \Accum_i_reg[63]\(51) => metric_counters_i_n_350,
      \Accum_i_reg[63]\(50) => metric_counters_i_n_351,
      \Accum_i_reg[63]\(49) => metric_counters_i_n_352,
      \Accum_i_reg[63]\(48) => metric_counters_i_n_353,
      \Accum_i_reg[63]\(47) => metric_counters_i_n_354,
      \Accum_i_reg[63]\(46) => metric_counters_i_n_355,
      \Accum_i_reg[63]\(45) => metric_counters_i_n_356,
      \Accum_i_reg[63]\(44) => metric_counters_i_n_357,
      \Accum_i_reg[63]\(43) => metric_counters_i_n_358,
      \Accum_i_reg[63]\(42) => metric_counters_i_n_359,
      \Accum_i_reg[63]\(41) => metric_counters_i_n_360,
      \Accum_i_reg[63]\(40) => metric_counters_i_n_361,
      \Accum_i_reg[63]\(39) => metric_counters_i_n_362,
      \Accum_i_reg[63]\(38) => metric_counters_i_n_363,
      \Accum_i_reg[63]\(37) => metric_counters_i_n_364,
      \Accum_i_reg[63]\(36) => metric_counters_i_n_365,
      \Accum_i_reg[63]\(35) => metric_counters_i_n_366,
      \Accum_i_reg[63]\(34) => metric_counters_i_n_367,
      \Accum_i_reg[63]\(33) => metric_counters_i_n_368,
      \Accum_i_reg[63]\(32) => metric_counters_i_n_369,
      \Accum_i_reg[63]\(31) => metric_counters_i_n_370,
      \Accum_i_reg[63]\(30) => metric_counters_i_n_371,
      \Accum_i_reg[63]\(29) => metric_counters_i_n_372,
      \Accum_i_reg[63]\(28) => metric_counters_i_n_373,
      \Accum_i_reg[63]\(27) => metric_counters_i_n_374,
      \Accum_i_reg[63]\(26) => metric_counters_i_n_375,
      \Accum_i_reg[63]\(25) => metric_counters_i_n_376,
      \Accum_i_reg[63]\(24) => metric_counters_i_n_377,
      \Accum_i_reg[63]\(23) => metric_counters_i_n_378,
      \Accum_i_reg[63]\(22) => metric_counters_i_n_379,
      \Accum_i_reg[63]\(21) => metric_counters_i_n_380,
      \Accum_i_reg[63]\(20) => metric_counters_i_n_381,
      \Accum_i_reg[63]\(19) => metric_counters_i_n_382,
      \Accum_i_reg[63]\(18) => metric_counters_i_n_383,
      \Accum_i_reg[63]\(17) => metric_counters_i_n_384,
      \Accum_i_reg[63]\(16) => metric_counters_i_n_385,
      \Accum_i_reg[63]\(15) => metric_counters_i_n_386,
      \Accum_i_reg[63]\(14) => metric_counters_i_n_387,
      \Accum_i_reg[63]\(13) => metric_counters_i_n_388,
      \Accum_i_reg[63]\(12) => metric_counters_i_n_389,
      \Accum_i_reg[63]\(11) => metric_counters_i_n_390,
      \Accum_i_reg[63]\(10) => metric_counters_i_n_391,
      \Accum_i_reg[63]\(9) => metric_counters_i_n_392,
      \Accum_i_reg[63]\(8) => metric_counters_i_n_393,
      \Accum_i_reg[63]\(7) => metric_counters_i_n_394,
      \Accum_i_reg[63]\(6) => metric_counters_i_n_395,
      \Accum_i_reg[63]\(5) => metric_counters_i_n_396,
      \Accum_i_reg[63]\(4) => metric_counters_i_n_397,
      \Accum_i_reg[63]\(3) => metric_counters_i_n_398,
      \Accum_i_reg[63]\(2) => metric_counters_i_n_399,
      \Accum_i_reg[63]\(1) => metric_counters_i_n_400,
      \Accum_i_reg[63]\(0) => metric_counters_i_n_401,
      \Accum_i_reg[63]_0\(55) => metric_counters_i_n_224,
      \Accum_i_reg[63]_0\(54) => metric_counters_i_n_225,
      \Accum_i_reg[63]_0\(53) => metric_counters_i_n_226,
      \Accum_i_reg[63]_0\(52) => metric_counters_i_n_227,
      \Accum_i_reg[63]_0\(51) => metric_counters_i_n_228,
      \Accum_i_reg[63]_0\(50) => metric_counters_i_n_229,
      \Accum_i_reg[63]_0\(49) => metric_counters_i_n_230,
      \Accum_i_reg[63]_0\(48) => metric_counters_i_n_231,
      \Accum_i_reg[63]_0\(47) => metric_counters_i_n_232,
      \Accum_i_reg[63]_0\(46) => metric_counters_i_n_233,
      \Accum_i_reg[63]_0\(45) => metric_counters_i_n_234,
      \Accum_i_reg[63]_0\(44) => metric_counters_i_n_235,
      \Accum_i_reg[63]_0\(43) => metric_counters_i_n_236,
      \Accum_i_reg[63]_0\(42) => metric_counters_i_n_237,
      \Accum_i_reg[63]_0\(41) => metric_counters_i_n_238,
      \Accum_i_reg[63]_0\(40) => metric_counters_i_n_239,
      \Accum_i_reg[63]_0\(39) => metric_counters_i_n_240,
      \Accum_i_reg[63]_0\(38) => metric_counters_i_n_241,
      \Accum_i_reg[63]_0\(37) => metric_counters_i_n_242,
      \Accum_i_reg[63]_0\(36) => metric_counters_i_n_243,
      \Accum_i_reg[63]_0\(35) => metric_counters_i_n_244,
      \Accum_i_reg[63]_0\(34) => metric_counters_i_n_245,
      \Accum_i_reg[63]_0\(33) => metric_counters_i_n_246,
      \Accum_i_reg[63]_0\(32) => metric_counters_i_n_247,
      \Accum_i_reg[63]_0\(31) => metric_counters_i_n_248,
      \Accum_i_reg[63]_0\(30) => metric_counters_i_n_249,
      \Accum_i_reg[63]_0\(29) => metric_counters_i_n_250,
      \Accum_i_reg[63]_0\(28) => metric_counters_i_n_251,
      \Accum_i_reg[63]_0\(27) => metric_counters_i_n_252,
      \Accum_i_reg[63]_0\(26) => metric_counters_i_n_253,
      \Accum_i_reg[63]_0\(25) => metric_counters_i_n_254,
      \Accum_i_reg[63]_0\(24) => metric_counters_i_n_255,
      \Accum_i_reg[63]_0\(23) => metric_counters_i_n_256,
      \Accum_i_reg[63]_0\(22) => metric_counters_i_n_257,
      \Accum_i_reg[63]_0\(21) => metric_counters_i_n_258,
      \Accum_i_reg[63]_0\(20) => metric_counters_i_n_259,
      \Accum_i_reg[63]_0\(19) => metric_counters_i_n_260,
      \Accum_i_reg[63]_0\(18) => metric_counters_i_n_261,
      \Accum_i_reg[63]_0\(17) => metric_counters_i_n_262,
      \Accum_i_reg[63]_0\(16) => metric_counters_i_n_263,
      \Accum_i_reg[63]_0\(15) => metric_counters_i_n_264,
      \Accum_i_reg[63]_0\(14) => metric_counters_i_n_265,
      \Accum_i_reg[63]_0\(13) => metric_counters_i_n_266,
      \Accum_i_reg[63]_0\(12) => metric_counters_i_n_267,
      \Accum_i_reg[63]_0\(11) => metric_counters_i_n_268,
      \Accum_i_reg[63]_0\(10) => metric_counters_i_n_269,
      \Accum_i_reg[63]_0\(9) => metric_counters_i_n_270,
      \Accum_i_reg[63]_0\(8) => metric_counters_i_n_271,
      \Accum_i_reg[63]_0\(7) => metric_counters_i_n_272,
      \Accum_i_reg[63]_0\(6) => metric_counters_i_n_273,
      \Accum_i_reg[63]_0\(5) => metric_counters_i_n_274,
      \Accum_i_reg[63]_0\(4) => metric_counters_i_n_275,
      \Accum_i_reg[63]_0\(3) => metric_counters_i_n_276,
      \Accum_i_reg[63]_0\(2) => metric_counters_i_n_277,
      \Accum_i_reg[63]_0\(1) => metric_counters_i_n_278,
      \Accum_i_reg[63]_0\(0) => metric_counters_i_n_279,
      \Accum_i_reg[63]_1\(63) => metric_counters_i_n_32,
      \Accum_i_reg[63]_1\(62) => metric_counters_i_n_33,
      \Accum_i_reg[63]_1\(61) => metric_counters_i_n_34,
      \Accum_i_reg[63]_1\(60) => metric_counters_i_n_35,
      \Accum_i_reg[63]_1\(59) => metric_counters_i_n_36,
      \Accum_i_reg[63]_1\(58) => metric_counters_i_n_37,
      \Accum_i_reg[63]_1\(57) => metric_counters_i_n_38,
      \Accum_i_reg[63]_1\(56) => metric_counters_i_n_39,
      \Accum_i_reg[63]_1\(55) => metric_counters_i_n_40,
      \Accum_i_reg[63]_1\(54) => metric_counters_i_n_41,
      \Accum_i_reg[63]_1\(53) => metric_counters_i_n_42,
      \Accum_i_reg[63]_1\(52) => metric_counters_i_n_43,
      \Accum_i_reg[63]_1\(51) => metric_counters_i_n_44,
      \Accum_i_reg[63]_1\(50) => metric_counters_i_n_45,
      \Accum_i_reg[63]_1\(49) => metric_counters_i_n_46,
      \Accum_i_reg[63]_1\(48) => metric_counters_i_n_47,
      \Accum_i_reg[63]_1\(47) => metric_counters_i_n_48,
      \Accum_i_reg[63]_1\(46) => metric_counters_i_n_49,
      \Accum_i_reg[63]_1\(45) => metric_counters_i_n_50,
      \Accum_i_reg[63]_1\(44) => metric_counters_i_n_51,
      \Accum_i_reg[63]_1\(43) => metric_counters_i_n_52,
      \Accum_i_reg[63]_1\(42) => metric_counters_i_n_53,
      \Accum_i_reg[63]_1\(41) => metric_counters_i_n_54,
      \Accum_i_reg[63]_1\(40) => metric_counters_i_n_55,
      \Accum_i_reg[63]_1\(39) => metric_counters_i_n_56,
      \Accum_i_reg[63]_1\(38) => metric_counters_i_n_57,
      \Accum_i_reg[63]_1\(37) => metric_counters_i_n_58,
      \Accum_i_reg[63]_1\(36) => metric_counters_i_n_59,
      \Accum_i_reg[63]_1\(35) => metric_counters_i_n_60,
      \Accum_i_reg[63]_1\(34) => metric_counters_i_n_61,
      \Accum_i_reg[63]_1\(33) => metric_counters_i_n_62,
      \Accum_i_reg[63]_1\(32) => metric_counters_i_n_63,
      \Accum_i_reg[63]_1\(31) => metric_counters_i_n_64,
      \Accum_i_reg[63]_1\(30) => metric_counters_i_n_65,
      \Accum_i_reg[63]_1\(29) => metric_counters_i_n_66,
      \Accum_i_reg[63]_1\(28) => metric_counters_i_n_67,
      \Accum_i_reg[63]_1\(27) => metric_counters_i_n_68,
      \Accum_i_reg[63]_1\(26) => metric_counters_i_n_69,
      \Accum_i_reg[63]_1\(25) => metric_counters_i_n_70,
      \Accum_i_reg[63]_1\(24) => metric_counters_i_n_71,
      \Accum_i_reg[63]_1\(23) => metric_counters_i_n_72,
      \Accum_i_reg[63]_1\(22) => metric_counters_i_n_73,
      \Accum_i_reg[63]_1\(21) => metric_counters_i_n_74,
      \Accum_i_reg[63]_1\(20) => metric_counters_i_n_75,
      \Accum_i_reg[63]_1\(19) => metric_counters_i_n_76,
      \Accum_i_reg[63]_1\(18) => metric_counters_i_n_77,
      \Accum_i_reg[63]_1\(17) => metric_counters_i_n_78,
      \Accum_i_reg[63]_1\(16) => metric_counters_i_n_79,
      \Accum_i_reg[63]_1\(15) => metric_counters_i_n_80,
      \Accum_i_reg[63]_1\(14) => metric_counters_i_n_81,
      \Accum_i_reg[63]_1\(13) => metric_counters_i_n_82,
      \Accum_i_reg[63]_1\(12) => metric_counters_i_n_83,
      \Accum_i_reg[63]_1\(11) => metric_counters_i_n_84,
      \Accum_i_reg[63]_1\(10) => metric_counters_i_n_85,
      \Accum_i_reg[63]_1\(9) => metric_counters_i_n_86,
      \Accum_i_reg[63]_1\(8) => metric_counters_i_n_87,
      \Accum_i_reg[63]_1\(7) => metric_counters_i_n_88,
      \Accum_i_reg[63]_1\(6) => metric_counters_i_n_89,
      \Accum_i_reg[63]_1\(5) => metric_counters_i_n_90,
      \Accum_i_reg[63]_1\(4) => metric_counters_i_n_91,
      \Accum_i_reg[63]_1\(3) => metric_counters_i_n_92,
      \Accum_i_reg[63]_1\(2) => metric_counters_i_n_93,
      \Accum_i_reg[63]_1\(1) => metric_counters_i_n_94,
      \Accum_i_reg[63]_1\(0) => metric_counters_i_n_95,
      \Accum_i_reg[63]_2\(56) => metric_counters_i_n_160,
      \Accum_i_reg[63]_2\(55) => metric_counters_i_n_161,
      \Accum_i_reg[63]_2\(54) => metric_counters_i_n_162,
      \Accum_i_reg[63]_2\(53) => metric_counters_i_n_163,
      \Accum_i_reg[63]_2\(52) => metric_counters_i_n_164,
      \Accum_i_reg[63]_2\(51) => metric_counters_i_n_165,
      \Accum_i_reg[63]_2\(50) => metric_counters_i_n_166,
      \Accum_i_reg[63]_2\(49) => metric_counters_i_n_167,
      \Accum_i_reg[63]_2\(48) => metric_counters_i_n_168,
      \Accum_i_reg[63]_2\(47) => metric_counters_i_n_169,
      \Accum_i_reg[63]_2\(46) => metric_counters_i_n_170,
      \Accum_i_reg[63]_2\(45) => metric_counters_i_n_171,
      \Accum_i_reg[63]_2\(44) => metric_counters_i_n_172,
      \Accum_i_reg[63]_2\(43) => metric_counters_i_n_173,
      \Accum_i_reg[63]_2\(42) => metric_counters_i_n_174,
      \Accum_i_reg[63]_2\(41) => metric_counters_i_n_175,
      \Accum_i_reg[63]_2\(40) => metric_counters_i_n_176,
      \Accum_i_reg[63]_2\(39) => metric_counters_i_n_177,
      \Accum_i_reg[63]_2\(38) => metric_counters_i_n_178,
      \Accum_i_reg[63]_2\(37) => metric_counters_i_n_179,
      \Accum_i_reg[63]_2\(36) => metric_counters_i_n_180,
      \Accum_i_reg[63]_2\(35) => metric_counters_i_n_181,
      \Accum_i_reg[63]_2\(34) => metric_counters_i_n_182,
      \Accum_i_reg[63]_2\(33) => metric_counters_i_n_183,
      \Accum_i_reg[63]_2\(32) => metric_counters_i_n_184,
      \Accum_i_reg[63]_2\(31) => metric_counters_i_n_185,
      \Accum_i_reg[63]_2\(30) => metric_counters_i_n_186,
      \Accum_i_reg[63]_2\(29) => metric_counters_i_n_187,
      \Accum_i_reg[63]_2\(28) => metric_counters_i_n_188,
      \Accum_i_reg[63]_2\(27) => metric_counters_i_n_189,
      \Accum_i_reg[63]_2\(26) => metric_counters_i_n_190,
      \Accum_i_reg[63]_2\(25) => metric_counters_i_n_191,
      \Accum_i_reg[63]_2\(24) => metric_counters_i_n_192,
      \Accum_i_reg[63]_2\(23) => metric_counters_i_n_193,
      \Accum_i_reg[63]_2\(22) => metric_counters_i_n_194,
      \Accum_i_reg[63]_2\(21) => metric_counters_i_n_195,
      \Accum_i_reg[63]_2\(20) => metric_counters_i_n_196,
      \Accum_i_reg[63]_2\(19) => metric_counters_i_n_197,
      \Accum_i_reg[63]_2\(18) => metric_counters_i_n_198,
      \Accum_i_reg[63]_2\(17) => metric_counters_i_n_199,
      \Accum_i_reg[63]_2\(16) => metric_counters_i_n_200,
      \Accum_i_reg[63]_2\(15) => metric_counters_i_n_201,
      \Accum_i_reg[63]_2\(14) => metric_counters_i_n_202,
      \Accum_i_reg[63]_2\(13) => metric_counters_i_n_203,
      \Accum_i_reg[63]_2\(12) => metric_counters_i_n_204,
      \Accum_i_reg[63]_2\(11) => metric_counters_i_n_205,
      \Accum_i_reg[63]_2\(10) => metric_counters_i_n_206,
      \Accum_i_reg[63]_2\(9) => metric_counters_i_n_207,
      \Accum_i_reg[63]_2\(8) => metric_counters_i_n_208,
      \Accum_i_reg[63]_2\(7) => metric_counters_i_n_209,
      \Accum_i_reg[63]_2\(6) => metric_counters_i_n_210,
      \Accum_i_reg[63]_2\(5) => metric_counters_i_n_211,
      \Accum_i_reg[63]_2\(4) => metric_counters_i_n_212,
      \Accum_i_reg[63]_2\(3) => metric_counters_i_n_213,
      \Accum_i_reg[63]_2\(2) => metric_counters_i_n_214,
      \Accum_i_reg[63]_2\(1) => metric_counters_i_n_215,
      \Accum_i_reg[63]_2\(0) => metric_counters_i_n_216,
      \Accum_i_reg[63]_3\(63) => metric_counters_i_n_96,
      \Accum_i_reg[63]_3\(62) => metric_counters_i_n_97,
      \Accum_i_reg[63]_3\(61) => metric_counters_i_n_98,
      \Accum_i_reg[63]_3\(60) => metric_counters_i_n_99,
      \Accum_i_reg[63]_3\(59) => metric_counters_i_n_100,
      \Accum_i_reg[63]_3\(58) => metric_counters_i_n_101,
      \Accum_i_reg[63]_3\(57) => metric_counters_i_n_102,
      \Accum_i_reg[63]_3\(56) => metric_counters_i_n_103,
      \Accum_i_reg[63]_3\(55) => metric_counters_i_n_104,
      \Accum_i_reg[63]_3\(54) => metric_counters_i_n_105,
      \Accum_i_reg[63]_3\(53) => metric_counters_i_n_106,
      \Accum_i_reg[63]_3\(52) => metric_counters_i_n_107,
      \Accum_i_reg[63]_3\(51) => metric_counters_i_n_108,
      \Accum_i_reg[63]_3\(50) => metric_counters_i_n_109,
      \Accum_i_reg[63]_3\(49) => metric_counters_i_n_110,
      \Accum_i_reg[63]_3\(48) => metric_counters_i_n_111,
      \Accum_i_reg[63]_3\(47) => metric_counters_i_n_112,
      \Accum_i_reg[63]_3\(46) => metric_counters_i_n_113,
      \Accum_i_reg[63]_3\(45) => metric_counters_i_n_114,
      \Accum_i_reg[63]_3\(44) => metric_counters_i_n_115,
      \Accum_i_reg[63]_3\(43) => metric_counters_i_n_116,
      \Accum_i_reg[63]_3\(42) => metric_counters_i_n_117,
      \Accum_i_reg[63]_3\(41) => metric_counters_i_n_118,
      \Accum_i_reg[63]_3\(40) => metric_counters_i_n_119,
      \Accum_i_reg[63]_3\(39) => metric_counters_i_n_120,
      \Accum_i_reg[63]_3\(38) => metric_counters_i_n_121,
      \Accum_i_reg[63]_3\(37) => metric_counters_i_n_122,
      \Accum_i_reg[63]_3\(36) => metric_counters_i_n_123,
      \Accum_i_reg[63]_3\(35) => metric_counters_i_n_124,
      \Accum_i_reg[63]_3\(34) => metric_counters_i_n_125,
      \Accum_i_reg[63]_3\(33) => metric_counters_i_n_126,
      \Accum_i_reg[63]_3\(32) => metric_counters_i_n_127,
      \Accum_i_reg[63]_3\(31) => metric_counters_i_n_128,
      \Accum_i_reg[63]_3\(30) => metric_counters_i_n_129,
      \Accum_i_reg[63]_3\(29) => metric_counters_i_n_130,
      \Accum_i_reg[63]_3\(28) => metric_counters_i_n_131,
      \Accum_i_reg[63]_3\(27) => metric_counters_i_n_132,
      \Accum_i_reg[63]_3\(26) => metric_counters_i_n_133,
      \Accum_i_reg[63]_3\(25) => metric_counters_i_n_134,
      \Accum_i_reg[63]_3\(24) => metric_counters_i_n_135,
      \Accum_i_reg[63]_3\(23) => metric_counters_i_n_136,
      \Accum_i_reg[63]_3\(22) => metric_counters_i_n_137,
      \Accum_i_reg[63]_3\(21) => metric_counters_i_n_138,
      \Accum_i_reg[63]_3\(20) => metric_counters_i_n_139,
      \Accum_i_reg[63]_3\(19) => metric_counters_i_n_140,
      \Accum_i_reg[63]_3\(18) => metric_counters_i_n_141,
      \Accum_i_reg[63]_3\(17) => metric_counters_i_n_142,
      \Accum_i_reg[63]_3\(16) => metric_counters_i_n_143,
      \Accum_i_reg[63]_3\(15) => metric_counters_i_n_144,
      \Accum_i_reg[63]_3\(14) => metric_counters_i_n_145,
      \Accum_i_reg[63]_3\(13) => metric_counters_i_n_146,
      \Accum_i_reg[63]_3\(12) => metric_counters_i_n_147,
      \Accum_i_reg[63]_3\(11) => metric_counters_i_n_148,
      \Accum_i_reg[63]_3\(10) => metric_counters_i_n_149,
      \Accum_i_reg[63]_3\(9) => metric_counters_i_n_150,
      \Accum_i_reg[63]_3\(8) => metric_counters_i_n_151,
      \Accum_i_reg[63]_3\(7) => metric_counters_i_n_152,
      \Accum_i_reg[63]_3\(6) => metric_counters_i_n_153,
      \Accum_i_reg[63]_3\(5) => metric_counters_i_n_154,
      \Accum_i_reg[63]_3\(4) => metric_counters_i_n_155,
      \Accum_i_reg[63]_3\(3) => metric_counters_i_n_156,
      \Accum_i_reg[63]_3\(2) => metric_counters_i_n_157,
      \Accum_i_reg[63]_3\(1) => metric_counters_i_n_158,
      \Accum_i_reg[63]_3\(0) => metric_counters_i_n_159,
      \Accum_i_reg[63]_4\(56) => metric_counters_i_n_288,
      \Accum_i_reg[63]_4\(55) => metric_counters_i_n_289,
      \Accum_i_reg[63]_4\(54) => metric_counters_i_n_290,
      \Accum_i_reg[63]_4\(53) => metric_counters_i_n_291,
      \Accum_i_reg[63]_4\(52) => metric_counters_i_n_292,
      \Accum_i_reg[63]_4\(51) => metric_counters_i_n_293,
      \Accum_i_reg[63]_4\(50) => metric_counters_i_n_294,
      \Accum_i_reg[63]_4\(49) => metric_counters_i_n_295,
      \Accum_i_reg[63]_4\(48) => metric_counters_i_n_296,
      \Accum_i_reg[63]_4\(47) => metric_counters_i_n_297,
      \Accum_i_reg[63]_4\(46) => metric_counters_i_n_298,
      \Accum_i_reg[63]_4\(45) => metric_counters_i_n_299,
      \Accum_i_reg[63]_4\(44) => metric_counters_i_n_300,
      \Accum_i_reg[63]_4\(43) => metric_counters_i_n_301,
      \Accum_i_reg[63]_4\(42) => metric_counters_i_n_302,
      \Accum_i_reg[63]_4\(41) => metric_counters_i_n_303,
      \Accum_i_reg[63]_4\(40) => metric_counters_i_n_304,
      \Accum_i_reg[63]_4\(39) => metric_counters_i_n_305,
      \Accum_i_reg[63]_4\(38) => metric_counters_i_n_306,
      \Accum_i_reg[63]_4\(37) => metric_counters_i_n_307,
      \Accum_i_reg[63]_4\(36) => metric_counters_i_n_308,
      \Accum_i_reg[63]_4\(35) => metric_counters_i_n_309,
      \Accum_i_reg[63]_4\(34) => metric_counters_i_n_310,
      \Accum_i_reg[63]_4\(33) => metric_counters_i_n_311,
      \Accum_i_reg[63]_4\(32) => metric_counters_i_n_312,
      \Accum_i_reg[63]_4\(31) => metric_counters_i_n_313,
      \Accum_i_reg[63]_4\(30) => metric_counters_i_n_314,
      \Accum_i_reg[63]_4\(29) => metric_counters_i_n_315,
      \Accum_i_reg[63]_4\(28) => metric_counters_i_n_316,
      \Accum_i_reg[63]_4\(27) => metric_counters_i_n_317,
      \Accum_i_reg[63]_4\(26) => metric_counters_i_n_318,
      \Accum_i_reg[63]_4\(25) => metric_counters_i_n_319,
      \Accum_i_reg[63]_4\(24) => metric_counters_i_n_320,
      \Accum_i_reg[63]_4\(23) => metric_counters_i_n_321,
      \Accum_i_reg[63]_4\(22) => metric_counters_i_n_322,
      \Accum_i_reg[63]_4\(21) => metric_counters_i_n_323,
      \Accum_i_reg[63]_4\(20) => metric_counters_i_n_324,
      \Accum_i_reg[63]_4\(19) => metric_counters_i_n_325,
      \Accum_i_reg[63]_4\(18) => metric_counters_i_n_326,
      \Accum_i_reg[63]_4\(17) => metric_counters_i_n_327,
      \Accum_i_reg[63]_4\(16) => metric_counters_i_n_328,
      \Accum_i_reg[63]_4\(15) => metric_counters_i_n_329,
      \Accum_i_reg[63]_4\(14) => metric_counters_i_n_330,
      \Accum_i_reg[63]_4\(13) => metric_counters_i_n_331,
      \Accum_i_reg[63]_4\(12) => metric_counters_i_n_332,
      \Accum_i_reg[63]_4\(11) => metric_counters_i_n_333,
      \Accum_i_reg[63]_4\(10) => metric_counters_i_n_334,
      \Accum_i_reg[63]_4\(9) => metric_counters_i_n_335,
      \Accum_i_reg[63]_4\(8) => metric_counters_i_n_336,
      \Accum_i_reg[63]_4\(7) => metric_counters_i_n_337,
      \Accum_i_reg[63]_4\(6) => metric_counters_i_n_338,
      \Accum_i_reg[63]_4\(5) => metric_counters_i_n_339,
      \Accum_i_reg[63]_4\(4) => metric_counters_i_n_340,
      \Accum_i_reg[63]_4\(3) => metric_counters_i_n_341,
      \Accum_i_reg[63]_4\(2) => metric_counters_i_n_342,
      \Accum_i_reg[63]_4\(1) => metric_counters_i_n_343,
      \Accum_i_reg[63]_4\(0) => metric_counters_i_n_344,
      CO(0) => metric_calc_i_n_22,
      D(55 downto 0) => \GEN_COUNTERS[0].acc_inst_0/Accum_i1_in\(63 downto 8),
      DI(0) => Read_Byte_Cnt(6),
      E(0) => \GEN_COUNTERS_EXT[4].acc_extnd_inst_0/p_0_in\,
      Metrics_Cnt_En => Metrics_Cnt_En,
      Q(31 downto 0) => slv_reg_in(31 downto 0),
      Read_Beat_Cnt_En => Read_Beat_Cnt_En,
      Read_Latency_En => Read_Latency_En,
      Rtrans_Cnt_En => Rtrans_Cnt_En,
      S(7) => registers_i_n_293,
      S(6) => registers_i_n_294,
      S(5) => registers_i_n_295,
      S(4) => registers_i_n_296,
      S(3) => registers_i_n_297,
      S(2) => registers_i_n_298,
      S(1) => registers_i_n_299,
      S(0) => registers_i_n_300,
      SR(0) => \GEN_COUNTERS_EXT[3].acc_extnd_inst_0/Accum_i\(31),
      Write_Beat_Cnt_En => Write_Beat_Cnt_En,
      Wtrans_Cnt_En => Wtrans_Cnt_En,
      control_wr_en => control_wr_en,
      metrics_cnt_en_reg_0(0) => \GEN_COUNTERS[2].acc_inst_0/p_0_in\,
      metrics_cnt_en_reg_1(0) => \GEN_COUNTERS_EXT[3].acc_extnd_inst_0/p_0_in\,
      metrics_cnt_en_reg_10(7) => registers_i_n_261,
      metrics_cnt_en_reg_10(6) => registers_i_n_262,
      metrics_cnt_en_reg_10(5) => registers_i_n_263,
      metrics_cnt_en_reg_10(4) => registers_i_n_264,
      metrics_cnt_en_reg_10(3) => registers_i_n_265,
      metrics_cnt_en_reg_10(2) => registers_i_n_266,
      metrics_cnt_en_reg_10(1) => registers_i_n_267,
      metrics_cnt_en_reg_10(0) => registers_i_n_268,
      metrics_cnt_en_reg_11(7) => registers_i_n_269,
      metrics_cnt_en_reg_11(6) => registers_i_n_270,
      metrics_cnt_en_reg_11(5) => registers_i_n_271,
      metrics_cnt_en_reg_11(4) => registers_i_n_272,
      metrics_cnt_en_reg_11(3) => registers_i_n_273,
      metrics_cnt_en_reg_11(2) => registers_i_n_274,
      metrics_cnt_en_reg_11(1) => registers_i_n_275,
      metrics_cnt_en_reg_11(0) => registers_i_n_276,
      metrics_cnt_en_reg_12(7) => registers_i_n_277,
      metrics_cnt_en_reg_12(6) => registers_i_n_278,
      metrics_cnt_en_reg_12(5) => registers_i_n_279,
      metrics_cnt_en_reg_12(4) => registers_i_n_280,
      metrics_cnt_en_reg_12(3) => registers_i_n_281,
      metrics_cnt_en_reg_12(2) => registers_i_n_282,
      metrics_cnt_en_reg_12(1) => registers_i_n_283,
      metrics_cnt_en_reg_12(0) => registers_i_n_284,
      metrics_cnt_en_reg_13(7) => registers_i_n_285,
      metrics_cnt_en_reg_13(6) => registers_i_n_286,
      metrics_cnt_en_reg_13(5) => registers_i_n_287,
      metrics_cnt_en_reg_13(4) => registers_i_n_288,
      metrics_cnt_en_reg_13(3) => registers_i_n_289,
      metrics_cnt_en_reg_13(2) => registers_i_n_290,
      metrics_cnt_en_reg_13(1) => registers_i_n_291,
      metrics_cnt_en_reg_13(0) => registers_i_n_292,
      metrics_cnt_en_reg_14 => registers_i_n_301,
      metrics_cnt_en_reg_15(7) => registers_i_n_302,
      metrics_cnt_en_reg_15(6) => registers_i_n_303,
      metrics_cnt_en_reg_15(5) => registers_i_n_304,
      metrics_cnt_en_reg_15(4) => registers_i_n_305,
      metrics_cnt_en_reg_15(3) => registers_i_n_306,
      metrics_cnt_en_reg_15(2) => registers_i_n_307,
      metrics_cnt_en_reg_15(1) => registers_i_n_308,
      metrics_cnt_en_reg_15(0) => registers_i_n_309,
      metrics_cnt_en_reg_16(7) => registers_i_n_310,
      metrics_cnt_en_reg_16(6) => registers_i_n_311,
      metrics_cnt_en_reg_16(5) => registers_i_n_312,
      metrics_cnt_en_reg_16(4) => registers_i_n_313,
      metrics_cnt_en_reg_16(3) => registers_i_n_314,
      metrics_cnt_en_reg_16(2) => registers_i_n_315,
      metrics_cnt_en_reg_16(1) => registers_i_n_316,
      metrics_cnt_en_reg_16(0) => registers_i_n_317,
      metrics_cnt_en_reg_17(7) => registers_i_n_318,
      metrics_cnt_en_reg_17(6) => registers_i_n_319,
      metrics_cnt_en_reg_17(5) => registers_i_n_320,
      metrics_cnt_en_reg_17(4) => registers_i_n_321,
      metrics_cnt_en_reg_17(3) => registers_i_n_322,
      metrics_cnt_en_reg_17(2) => registers_i_n_323,
      metrics_cnt_en_reg_17(1) => registers_i_n_324,
      metrics_cnt_en_reg_17(0) => registers_i_n_325,
      metrics_cnt_en_reg_18(7) => registers_i_n_326,
      metrics_cnt_en_reg_18(6) => registers_i_n_327,
      metrics_cnt_en_reg_18(5) => registers_i_n_328,
      metrics_cnt_en_reg_18(4) => registers_i_n_329,
      metrics_cnt_en_reg_18(3) => registers_i_n_330,
      metrics_cnt_en_reg_18(2) => registers_i_n_331,
      metrics_cnt_en_reg_18(1) => registers_i_n_332,
      metrics_cnt_en_reg_18(0) => registers_i_n_333,
      metrics_cnt_en_reg_19(7) => registers_i_n_334,
      metrics_cnt_en_reg_19(6) => registers_i_n_335,
      metrics_cnt_en_reg_19(5) => registers_i_n_336,
      metrics_cnt_en_reg_19(4) => registers_i_n_337,
      metrics_cnt_en_reg_19(3) => registers_i_n_338,
      metrics_cnt_en_reg_19(2) => registers_i_n_339,
      metrics_cnt_en_reg_19(1) => registers_i_n_340,
      metrics_cnt_en_reg_19(0) => registers_i_n_341,
      metrics_cnt_en_reg_2(0) => \GEN_COUNTERS_EXT[5].acc_extnd_inst_0/p_0_in\,
      metrics_cnt_en_reg_20(7) => registers_i_n_342,
      metrics_cnt_en_reg_20(6) => registers_i_n_343,
      metrics_cnt_en_reg_20(5) => registers_i_n_344,
      metrics_cnt_en_reg_20(4) => registers_i_n_345,
      metrics_cnt_en_reg_20(3) => registers_i_n_346,
      metrics_cnt_en_reg_20(2) => registers_i_n_347,
      metrics_cnt_en_reg_20(1) => registers_i_n_348,
      metrics_cnt_en_reg_20(0) => registers_i_n_349,
      metrics_cnt_en_reg_21(7) => registers_i_n_350,
      metrics_cnt_en_reg_21(6) => registers_i_n_351,
      metrics_cnt_en_reg_21(5) => registers_i_n_352,
      metrics_cnt_en_reg_21(4) => registers_i_n_353,
      metrics_cnt_en_reg_21(3) => registers_i_n_354,
      metrics_cnt_en_reg_21(2) => registers_i_n_355,
      metrics_cnt_en_reg_21(1) => registers_i_n_356,
      metrics_cnt_en_reg_21(0) => registers_i_n_357,
      metrics_cnt_en_reg_22(5) => registers_i_n_358,
      metrics_cnt_en_reg_22(4) => registers_i_n_359,
      metrics_cnt_en_reg_22(3) => registers_i_n_360,
      metrics_cnt_en_reg_22(2) => registers_i_n_361,
      metrics_cnt_en_reg_22(1) => registers_i_n_362,
      metrics_cnt_en_reg_22(0) => registers_i_n_363,
      metrics_cnt_en_reg_23(0) => registers_i_n_364,
      metrics_cnt_en_reg_24(0) => registers_i_n_365,
      metrics_cnt_en_reg_25(6) => registers_i_n_366,
      metrics_cnt_en_reg_25(5) => registers_i_n_367,
      metrics_cnt_en_reg_25(4) => registers_i_n_368,
      metrics_cnt_en_reg_25(3) => registers_i_n_369,
      metrics_cnt_en_reg_25(2) => registers_i_n_370,
      metrics_cnt_en_reg_25(1) => registers_i_n_371,
      metrics_cnt_en_reg_25(0) => registers_i_n_372,
      metrics_cnt_en_reg_26(7) => registers_i_n_373,
      metrics_cnt_en_reg_26(6) => registers_i_n_374,
      metrics_cnt_en_reg_26(5) => registers_i_n_375,
      metrics_cnt_en_reg_26(4) => registers_i_n_376,
      metrics_cnt_en_reg_26(3) => registers_i_n_377,
      metrics_cnt_en_reg_26(2) => registers_i_n_378,
      metrics_cnt_en_reg_26(1) => registers_i_n_379,
      metrics_cnt_en_reg_26(0) => registers_i_n_380,
      metrics_cnt_en_reg_27(7) => registers_i_n_381,
      metrics_cnt_en_reg_27(6) => registers_i_n_382,
      metrics_cnt_en_reg_27(5) => registers_i_n_383,
      metrics_cnt_en_reg_27(4) => registers_i_n_384,
      metrics_cnt_en_reg_27(3) => registers_i_n_385,
      metrics_cnt_en_reg_27(2) => registers_i_n_386,
      metrics_cnt_en_reg_27(1) => registers_i_n_387,
      metrics_cnt_en_reg_27(0) => registers_i_n_388,
      metrics_cnt_en_reg_28(7) => registers_i_n_389,
      metrics_cnt_en_reg_28(6) => registers_i_n_390,
      metrics_cnt_en_reg_28(5) => registers_i_n_391,
      metrics_cnt_en_reg_28(4) => registers_i_n_392,
      metrics_cnt_en_reg_28(3) => registers_i_n_393,
      metrics_cnt_en_reg_28(2) => registers_i_n_394,
      metrics_cnt_en_reg_28(1) => registers_i_n_395,
      metrics_cnt_en_reg_28(0) => registers_i_n_396,
      metrics_cnt_en_reg_29(7) => registers_i_n_397,
      metrics_cnt_en_reg_29(6) => registers_i_n_398,
      metrics_cnt_en_reg_29(5) => registers_i_n_399,
      metrics_cnt_en_reg_29(4) => registers_i_n_400,
      metrics_cnt_en_reg_29(3) => registers_i_n_401,
      metrics_cnt_en_reg_29(2) => registers_i_n_402,
      metrics_cnt_en_reg_29(1) => registers_i_n_403,
      metrics_cnt_en_reg_29(0) => registers_i_n_404,
      metrics_cnt_en_reg_3(0) => \GEN_COUNTERS_EXT[6].acc_extnd_inst_0/p_0_in\,
      metrics_cnt_en_reg_30(7) => registers_i_n_405,
      metrics_cnt_en_reg_30(6) => registers_i_n_406,
      metrics_cnt_en_reg_30(5) => registers_i_n_407,
      metrics_cnt_en_reg_30(4) => registers_i_n_408,
      metrics_cnt_en_reg_30(3) => registers_i_n_409,
      metrics_cnt_en_reg_30(2) => registers_i_n_410,
      metrics_cnt_en_reg_30(1) => registers_i_n_411,
      metrics_cnt_en_reg_30(0) => registers_i_n_412,
      metrics_cnt_en_reg_31(7) => registers_i_n_413,
      metrics_cnt_en_reg_31(6) => registers_i_n_414,
      metrics_cnt_en_reg_31(5) => registers_i_n_415,
      metrics_cnt_en_reg_31(4) => registers_i_n_416,
      metrics_cnt_en_reg_31(3) => registers_i_n_417,
      metrics_cnt_en_reg_31(2) => registers_i_n_418,
      metrics_cnt_en_reg_31(1) => registers_i_n_419,
      metrics_cnt_en_reg_31(0) => registers_i_n_420,
      metrics_cnt_en_reg_32(7) => registers_i_n_421,
      metrics_cnt_en_reg_32(6) => registers_i_n_422,
      metrics_cnt_en_reg_32(5) => registers_i_n_423,
      metrics_cnt_en_reg_32(4) => registers_i_n_424,
      metrics_cnt_en_reg_32(3) => registers_i_n_425,
      metrics_cnt_en_reg_32(2) => registers_i_n_426,
      metrics_cnt_en_reg_32(1) => registers_i_n_427,
      metrics_cnt_en_reg_32(0) => registers_i_n_428,
      metrics_cnt_en_reg_33 => registers_i_n_429,
      metrics_cnt_en_reg_34(7) => registers_i_n_430,
      metrics_cnt_en_reg_34(6) => registers_i_n_431,
      metrics_cnt_en_reg_34(5) => registers_i_n_432,
      metrics_cnt_en_reg_34(4) => registers_i_n_433,
      metrics_cnt_en_reg_34(3) => registers_i_n_434,
      metrics_cnt_en_reg_34(2) => registers_i_n_435,
      metrics_cnt_en_reg_34(1) => registers_i_n_436,
      metrics_cnt_en_reg_34(0) => registers_i_n_437,
      metrics_cnt_en_reg_35(7) => registers_i_n_438,
      metrics_cnt_en_reg_35(6) => registers_i_n_439,
      metrics_cnt_en_reg_35(5) => registers_i_n_440,
      metrics_cnt_en_reg_35(4) => registers_i_n_441,
      metrics_cnt_en_reg_35(3) => registers_i_n_442,
      metrics_cnt_en_reg_35(2) => registers_i_n_443,
      metrics_cnt_en_reg_35(1) => registers_i_n_444,
      metrics_cnt_en_reg_35(0) => registers_i_n_445,
      metrics_cnt_en_reg_36(7) => registers_i_n_446,
      metrics_cnt_en_reg_36(6) => registers_i_n_447,
      metrics_cnt_en_reg_36(5) => registers_i_n_448,
      metrics_cnt_en_reg_36(4) => registers_i_n_449,
      metrics_cnt_en_reg_36(3) => registers_i_n_450,
      metrics_cnt_en_reg_36(2) => registers_i_n_451,
      metrics_cnt_en_reg_36(1) => registers_i_n_452,
      metrics_cnt_en_reg_36(0) => registers_i_n_453,
      metrics_cnt_en_reg_37(7) => registers_i_n_454,
      metrics_cnt_en_reg_37(6) => registers_i_n_455,
      metrics_cnt_en_reg_37(5) => registers_i_n_456,
      metrics_cnt_en_reg_37(4) => registers_i_n_457,
      metrics_cnt_en_reg_37(3) => registers_i_n_458,
      metrics_cnt_en_reg_37(2) => registers_i_n_459,
      metrics_cnt_en_reg_37(1) => registers_i_n_460,
      metrics_cnt_en_reg_37(0) => registers_i_n_461,
      metrics_cnt_en_reg_38(7) => registers_i_n_462,
      metrics_cnt_en_reg_38(6) => registers_i_n_463,
      metrics_cnt_en_reg_38(5) => registers_i_n_464,
      metrics_cnt_en_reg_38(4) => registers_i_n_465,
      metrics_cnt_en_reg_38(3) => registers_i_n_466,
      metrics_cnt_en_reg_38(2) => registers_i_n_467,
      metrics_cnt_en_reg_38(1) => registers_i_n_468,
      metrics_cnt_en_reg_38(0) => registers_i_n_469,
      metrics_cnt_en_reg_39(7) => registers_i_n_470,
      metrics_cnt_en_reg_39(6) => registers_i_n_471,
      metrics_cnt_en_reg_39(5) => registers_i_n_472,
      metrics_cnt_en_reg_39(4) => registers_i_n_473,
      metrics_cnt_en_reg_39(3) => registers_i_n_474,
      metrics_cnt_en_reg_39(2) => registers_i_n_475,
      metrics_cnt_en_reg_39(1) => registers_i_n_476,
      metrics_cnt_en_reg_39(0) => registers_i_n_477,
      metrics_cnt_en_reg_4(55 downto 0) => \GEN_COUNTERS[2].acc_inst_0/Accum_i1_in\(63 downto 8),
      metrics_cnt_en_reg_40(7) => registers_i_n_478,
      metrics_cnt_en_reg_40(6) => registers_i_n_479,
      metrics_cnt_en_reg_40(5) => registers_i_n_480,
      metrics_cnt_en_reg_40(4) => registers_i_n_481,
      metrics_cnt_en_reg_40(3) => registers_i_n_482,
      metrics_cnt_en_reg_40(2) => registers_i_n_483,
      metrics_cnt_en_reg_40(1) => registers_i_n_484,
      metrics_cnt_en_reg_40(0) => registers_i_n_485,
      metrics_cnt_en_reg_41(5) => registers_i_n_486,
      metrics_cnt_en_reg_41(4) => registers_i_n_487,
      metrics_cnt_en_reg_41(3) => registers_i_n_488,
      metrics_cnt_en_reg_41(2) => registers_i_n_489,
      metrics_cnt_en_reg_41(1) => registers_i_n_490,
      metrics_cnt_en_reg_41(0) => registers_i_n_491,
      metrics_cnt_en_reg_5(56 downto 0) => \GEN_COUNTERS[3].acc_inst_0/Accum_i1_in\(63 downto 7),
      metrics_cnt_en_reg_6(55 downto 0) => \GEN_COUNTERS[5].acc_inst_0/Accum_i1_in\(63 downto 8),
      metrics_cnt_en_reg_7(6) => registers_i_n_238,
      metrics_cnt_en_reg_7(5) => registers_i_n_239,
      metrics_cnt_en_reg_7(4) => registers_i_n_240,
      metrics_cnt_en_reg_7(3) => registers_i_n_241,
      metrics_cnt_en_reg_7(2) => registers_i_n_242,
      metrics_cnt_en_reg_7(1) => registers_i_n_243,
      metrics_cnt_en_reg_7(0) => registers_i_n_244,
      metrics_cnt_en_reg_8(7) => registers_i_n_245,
      metrics_cnt_en_reg_8(6) => registers_i_n_246,
      metrics_cnt_en_reg_8(5) => registers_i_n_247,
      metrics_cnt_en_reg_8(4) => registers_i_n_248,
      metrics_cnt_en_reg_8(3) => registers_i_n_249,
      metrics_cnt_en_reg_8(2) => registers_i_n_250,
      metrics_cnt_en_reg_8(1) => registers_i_n_251,
      metrics_cnt_en_reg_8(0) => registers_i_n_252,
      metrics_cnt_en_reg_9(7) => registers_i_n_253,
      metrics_cnt_en_reg_9(6) => registers_i_n_254,
      metrics_cnt_en_reg_9(5) => registers_i_n_255,
      metrics_cnt_en_reg_9(4) => registers_i_n_256,
      metrics_cnt_en_reg_9(3) => registers_i_n_257,
      metrics_cnt_en_reg_9(2) => registers_i_n_258,
      metrics_cnt_en_reg_9(1) => registers_i_n_259,
      metrics_cnt_en_reg_9(0) => registers_i_n_260,
      metrics_cnt_reset_reg_0(0) => registers_i_n_237,
      mon_clk => mon_clk,
      mon_resetn => mon_resetn,
      mon_resetn_0(0) => registers_i_n_1,
      p_1_in => p_1_in,
      \read_stop_select_reg[1]_0\(0) => event_select_wr_en,
      \register_select_reg[1]_0\(0) => register_select(1),
      \register_select_reg[5]_0\(4 downto 1) => p_0_out(5 downto 2),
      \register_select_reg[5]_0\(0) => p_0_out(0),
      s_axi_rready => s_axi_rready,
      s_axi_rvalid => \^s_axi_rvalid\,
      s_axi_wdata(7 downto 0) => s_axi_wdata(7 downto 0),
      sample_reg_rd_first => sample_reg_rd_first,
      sample_reg_rd_first_reg_0 => axi_lite_if_i_n_25,
      \sample_time_diff_reg_reg[31]_0\(0) => sample_time_diff_reg,
      slv_reg_addr_vld => slv_reg_addr_vld,
      \slv_reg_in_reg[31]_0\(31 downto 0) => Sample_Metric_Ram_Data(31 downto 0),
      slv_reg_in_vld_reg_0(0) => slv_reg_in_vld,
      slv_reg_in_vld_reg_1 => registers_i_n_236,
      slv_reg_out_vld => slv_reg_out_vld,
      \trace_control_reg[5]_0\(0) => trace_control_wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    mon_clk : in STD_LOGIC;
    mon_resetn : in STD_LOGIC;
    m_axi_AWVALID : in STD_LOGIC;
    m_axi_AWREADY : in STD_LOGIC;
    m_axi_AWADDR : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_AWID : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_AWLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_AWLOCK : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_AWREGION : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_AWUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_WVALID : in STD_LOGIC;
    m_axi_WREADY : in STD_LOGIC;
    m_axi_WDATA : in STD_LOGIC_VECTOR ( 511 downto 0 );
    m_axi_WSTRB : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_WLAST : in STD_LOGIC;
    m_axi_WID : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_WUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_ARVALID : in STD_LOGIC;
    m_axi_ARREADY : in STD_LOGIC;
    m_axi_ARADDR : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_ARID : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_ARLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_ARLOCK : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_ARREGION : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_ARUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_RVALID : in STD_LOGIC;
    m_axi_RREADY : in STD_LOGIC;
    m_axi_RDATA : in STD_LOGIC_VECTOR ( 511 downto 0 );
    m_axi_RLAST : in STD_LOGIC;
    m_axi_RID : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_RUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_BVALID : in STD_LOGIC;
    m_axi_BREADY : in STD_LOGIC;
    m_axi_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_BID : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_BUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "pfm_top_Monitor_AXI_Master_p2p_0,Monitor_AXI_Master,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "package_project";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "Monitor_AXI_Master,Vivado 2018.3";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal NLW_inst_rtrace_event_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_rtrace_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_wtrace_event_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_wtrace_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_rtrace_data_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_inst_wtrace_data_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  attribute ADDR_MAX : integer;
  attribute ADDR_MAX of inst : label is 0;
  attribute ADDR_MIN : integer;
  attribute ADDR_MIN of inst : label is 0;
  attribute ADDR_WIDTH : integer;
  attribute ADDR_WIDTH of inst : label is 64;
  attribute CAPTURE_BURSTS : integer;
  attribute CAPTURE_BURSTS of inst : label is 0;
  attribute COUNT_WIDTH : integer;
  attribute COUNT_WIDTH of inst : label is 64;
  attribute DATA_WIDTH : integer;
  attribute DATA_WIDTH of inst : label is 512;
  attribute ENABLE_ADDR_FILTER : integer;
  attribute ENABLE_ADDR_FILTER of inst : label is 0;
  attribute ENABLE_COUNTERS : integer;
  attribute ENABLE_COUNTERS of inst : label is 1;
  attribute ENABLE_DEBUG : integer;
  attribute ENABLE_DEBUG of inst : label is 1;
  attribute ENABLE_TRACE : integer;
  attribute ENABLE_TRACE of inst : label is 0;
  attribute ID_WIDTH : integer;
  attribute ID_WIDTH of inst : label is 2;
  attribute MODE_SDACCEL : integer;
  attribute MODE_SDACCEL of inst : label is 0;
  attribute MON_DATA_WIDTH : integer;
  attribute MON_DATA_WIDTH of inst : label is 1244;
  attribute NUM_REG_STAGES : integer;
  attribute NUM_REG_STAGES of inst : label is 0;
  attribute READ_START_SELECT : string;
  attribute READ_START_SELECT of inst : label is "Address";
  attribute READ_STOP_SELECT : string;
  attribute READ_STOP_SELECT of inst : label is "Last Data";
  attribute TRACE_READ_ID : integer;
  attribute TRACE_READ_ID of inst : label is 0;
  attribute TRACE_WRITE_ID : integer;
  attribute TRACE_WRITE_ID of inst : label is 1;
  attribute USER_WIDTH : integer;
  attribute USER_WIDTH of inst : label is 0;
  attribute WRITE_START_SELECT : string;
  attribute WRITE_START_SELECT of inst : label is "Address";
  attribute WRITE_STOP_SELECT : string;
  attribute WRITE_STOP_SELECT of inst : label is "Last Data";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of m_axi_ARREADY : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI ARREADY";
  attribute X_INTERFACE_INFO of m_axi_ARVALID : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI ARVALID";
  attribute X_INTERFACE_INFO of m_axi_AWREADY : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI AWREADY";
  attribute X_INTERFACE_INFO of m_axi_AWVALID : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI AWVALID";
  attribute X_INTERFACE_INFO of m_axi_BREADY : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI BREADY";
  attribute X_INTERFACE_INFO of m_axi_BVALID : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI BVALID";
  attribute X_INTERFACE_INFO of m_axi_RLAST : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI RLAST";
  attribute X_INTERFACE_INFO of m_axi_RREADY : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI RREADY";
  attribute X_INTERFACE_INFO of m_axi_RVALID : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI RVALID";
  attribute X_INTERFACE_INFO of m_axi_WLAST : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI WLAST";
  attribute X_INTERFACE_INFO of m_axi_WREADY : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI WREADY";
  attribute X_INTERFACE_INFO of m_axi_WVALID : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI WVALID";
  attribute X_INTERFACE_INFO of mon_clk : signal is "xilinx.com:signal:clock:1.0 mon_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of mon_clk : signal is "XIL_INTERFACENAME mon_clk, ASSOCIATED_RESET mon_resetn, ASSOCIATED_BUSIF MON_AP:MON_S_AXI:MON_M_AXI:S_AXI, FREQ_HZ 250000000, PHASE 0.000, CLK_DOMAIN pfm_top_dma_pcie_0_axi_aclk, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of mon_resetn : signal is "xilinx.com:signal:reset:1.0 mon_resetn RST";
  attribute X_INTERFACE_PARAMETER of mon_resetn : signal is "XIL_INTERFACENAME mon_resetn, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_arready : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARREADY";
  attribute X_INTERFACE_INFO of s_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARVALID";
  attribute X_INTERFACE_INFO of s_axi_awready : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWREADY";
  attribute X_INTERFACE_INFO of s_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWVALID";
  attribute X_INTERFACE_INFO of s_axi_bready : signal is "xilinx.com:interface:aximm:1.0 S_AXI BREADY";
  attribute X_INTERFACE_INFO of s_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI BVALID";
  attribute X_INTERFACE_INFO of s_axi_rready : signal is "xilinx.com:interface:aximm:1.0 S_AXI RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_rready : signal is "XIL_INTERFACENAME S_AXI, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 250000000, ID_WIDTH 0, ADDR_WIDTH 8, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN pfm_top_dma_pcie_0_axi_aclk, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI RVALID";
  attribute X_INTERFACE_INFO of s_axi_wready : signal is "xilinx.com:interface:aximm:1.0 S_AXI WREADY";
  attribute X_INTERFACE_INFO of s_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI WVALID";
  attribute X_INTERFACE_INFO of m_axi_ARADDR : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI ARADDR";
  attribute X_INTERFACE_INFO of m_axi_ARBURST : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI ARBURST";
  attribute X_INTERFACE_INFO of m_axi_ARCACHE : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI ARCACHE";
  attribute X_INTERFACE_INFO of m_axi_ARID : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI ARID";
  attribute X_INTERFACE_INFO of m_axi_ARLEN : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI ARLEN";
  attribute X_INTERFACE_INFO of m_axi_ARLOCK : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI ARLOCK";
  attribute X_INTERFACE_INFO of m_axi_ARPROT : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI ARPROT";
  attribute X_INTERFACE_INFO of m_axi_ARQOS : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI ARQOS";
  attribute X_INTERFACE_INFO of m_axi_ARREGION : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI ARREGION";
  attribute X_INTERFACE_INFO of m_axi_ARSIZE : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI ARSIZE";
  attribute X_INTERFACE_INFO of m_axi_ARUSER : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI ARUSER";
  attribute X_INTERFACE_INFO of m_axi_AWADDR : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI AWADDR";
  attribute X_INTERFACE_INFO of m_axi_AWBURST : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI AWBURST";
  attribute X_INTERFACE_INFO of m_axi_AWCACHE : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI AWCACHE";
  attribute X_INTERFACE_INFO of m_axi_AWID : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI AWID";
  attribute X_INTERFACE_INFO of m_axi_AWLEN : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI AWLEN";
  attribute X_INTERFACE_INFO of m_axi_AWLOCK : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI AWLOCK";
  attribute X_INTERFACE_INFO of m_axi_AWPROT : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI AWPROT";
  attribute X_INTERFACE_INFO of m_axi_AWQOS : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI AWQOS";
  attribute X_INTERFACE_INFO of m_axi_AWREGION : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI AWREGION";
  attribute X_INTERFACE_INFO of m_axi_AWSIZE : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI AWSIZE";
  attribute X_INTERFACE_INFO of m_axi_AWUSER : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI AWUSER";
  attribute X_INTERFACE_INFO of m_axi_BID : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI BID";
  attribute X_INTERFACE_INFO of m_axi_BRESP : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI BRESP";
  attribute X_INTERFACE_INFO of m_axi_BUSER : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI BUSER";
  attribute X_INTERFACE_PARAMETER of m_axi_BUSER : signal is "XIL_INTERFACENAME MON_M_AXI, DATA_WIDTH 512, PROTOCOL AXI4, FREQ_HZ 250000000, ID_WIDTH 2, ADDR_WIDTH 64, AWUSER_WIDTH 1, ARUSER_WIDTH 1, WUSER_WIDTH 1, RUSER_WIDTH 1, BUSER_WIDTH 1, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_BURST_LENGTH 256, PHASE 0.000, CLK_DOMAIN pfm_top_dma_pcie_0_axi_aclk, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axi_RDATA : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI RDATA";
  attribute X_INTERFACE_INFO of m_axi_RID : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI RID";
  attribute X_INTERFACE_INFO of m_axi_RRESP : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI RRESP";
  attribute X_INTERFACE_INFO of m_axi_RUSER : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI RUSER";
  attribute X_INTERFACE_INFO of m_axi_WDATA : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI WDATA";
  attribute X_INTERFACE_INFO of m_axi_WID : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI WID";
  attribute X_INTERFACE_INFO of m_axi_WSTRB : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI WSTRB";
  attribute X_INTERFACE_INFO of m_axi_WUSER : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI WUSER";
  attribute X_INTERFACE_INFO of s_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARADDR";
  attribute X_INTERFACE_INFO of s_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARPROT";
  attribute X_INTERFACE_INFO of s_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWADDR";
  attribute X_INTERFACE_INFO of s_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWPROT";
  attribute X_INTERFACE_INFO of s_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI BRESP";
  attribute X_INTERFACE_INFO of s_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI RDATA";
  attribute X_INTERFACE_INFO of s_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI RRESP";
  attribute X_INTERFACE_INFO of s_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI WDATA";
  attribute X_INTERFACE_INFO of s_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 S_AXI WSTRB";
begin
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Monitor_AXI_Master
     port map (
      ap_continue => '0',
      ap_done => '0',
      ap_idle => '0',
      ap_ready => '0',
      ap_start => '0',
      m_axi_ARADDR(63 downto 0) => m_axi_ARADDR(63 downto 0),
      m_axi_ARBURST(1 downto 0) => m_axi_ARBURST(1 downto 0),
      m_axi_ARCACHE(3 downto 0) => m_axi_ARCACHE(3 downto 0),
      m_axi_ARID(1 downto 0) => m_axi_ARID(1 downto 0),
      m_axi_ARLEN(7 downto 0) => m_axi_ARLEN(7 downto 0),
      m_axi_ARLOCK(1 downto 0) => m_axi_ARLOCK(1 downto 0),
      m_axi_ARPROT(2 downto 0) => m_axi_ARPROT(2 downto 0),
      m_axi_ARQOS(3 downto 0) => m_axi_ARQOS(3 downto 0),
      m_axi_ARREADY => m_axi_ARREADY,
      m_axi_ARREGION(3 downto 0) => m_axi_ARREGION(3 downto 0),
      m_axi_ARSIZE(2 downto 0) => m_axi_ARSIZE(2 downto 0),
      m_axi_ARUSER(0) => '0',
      m_axi_ARUSER(1) => m_axi_ARUSER(0),
      m_axi_ARVALID => m_axi_ARVALID,
      m_axi_AWADDR(63 downto 0) => m_axi_AWADDR(63 downto 0),
      m_axi_AWBURST(1 downto 0) => m_axi_AWBURST(1 downto 0),
      m_axi_AWCACHE(3 downto 0) => m_axi_AWCACHE(3 downto 0),
      m_axi_AWID(1 downto 0) => m_axi_AWID(1 downto 0),
      m_axi_AWLEN(7 downto 0) => m_axi_AWLEN(7 downto 0),
      m_axi_AWLOCK(1 downto 0) => m_axi_AWLOCK(1 downto 0),
      m_axi_AWPROT(2 downto 0) => m_axi_AWPROT(2 downto 0),
      m_axi_AWQOS(3 downto 0) => m_axi_AWQOS(3 downto 0),
      m_axi_AWREADY => m_axi_AWREADY,
      m_axi_AWREGION(3 downto 0) => m_axi_AWREGION(3 downto 0),
      m_axi_AWSIZE(2 downto 0) => m_axi_AWSIZE(2 downto 0),
      m_axi_AWUSER(0) => '0',
      m_axi_AWUSER(1) => m_axi_AWUSER(0),
      m_axi_AWVALID => m_axi_AWVALID,
      m_axi_BID(1 downto 0) => m_axi_BID(1 downto 0),
      m_axi_BREADY => m_axi_BREADY,
      m_axi_BRESP(1 downto 0) => m_axi_BRESP(1 downto 0),
      m_axi_BUSER(0) => '0',
      m_axi_BUSER(1) => m_axi_BUSER(0),
      m_axi_BVALID => m_axi_BVALID,
      m_axi_RDATA(511 downto 0) => m_axi_RDATA(511 downto 0),
      m_axi_RID(1 downto 0) => m_axi_RID(1 downto 0),
      m_axi_RLAST => m_axi_RLAST,
      m_axi_RREADY => m_axi_RREADY,
      m_axi_RRESP(1 downto 0) => m_axi_RRESP(1 downto 0),
      m_axi_RUSER(0) => '0',
      m_axi_RUSER(1) => m_axi_RUSER(0),
      m_axi_RVALID => m_axi_RVALID,
      m_axi_WDATA(511 downto 0) => m_axi_WDATA(511 downto 0),
      m_axi_WID(1 downto 0) => m_axi_WID(1 downto 0),
      m_axi_WLAST => m_axi_WLAST,
      m_axi_WREADY => m_axi_WREADY,
      m_axi_WSTRB(63 downto 0) => m_axi_WSTRB(63 downto 0),
      m_axi_WUSER(0) => '0',
      m_axi_WUSER(1) => m_axi_WUSER(0),
      m_axi_WVALID => m_axi_WVALID,
      mon_clk => mon_clk,
      mon_resetn => mon_resetn,
      rtrace_counter(44 downto 0) => B"000000000000000000000000000000000000000000000",
      rtrace_counter_overflow => '0',
      rtrace_data(63 downto 0) => NLW_inst_rtrace_data_UNCONNECTED(63 downto 0),
      rtrace_event => NLW_inst_rtrace_event_UNCONNECTED,
      rtrace_read => '0',
      rtrace_valid => NLW_inst_rtrace_valid_UNCONNECTED,
      s_axi_araddr(7 downto 0) => s_axi_araddr(7 downto 0),
      s_axi_araddr_mon(7 downto 0) => B"00000000",
      s_axi_arprot(2 downto 0) => s_axi_arprot(2 downto 0),
      s_axi_arprot_mon(2 downto 0) => B"000",
      s_axi_arready => s_axi_arready,
      s_axi_arready_mon => '0',
      s_axi_arvalid => s_axi_arvalid,
      s_axi_arvalid_mon => '0',
      s_axi_awaddr(7 downto 0) => s_axi_awaddr(7 downto 0),
      s_axi_awaddr_mon(7 downto 0) => B"00000000",
      s_axi_awprot(2 downto 0) => s_axi_awprot(2 downto 0),
      s_axi_awprot_mon(2 downto 0) => B"000",
      s_axi_awready => s_axi_awready,
      s_axi_awready_mon => '0',
      s_axi_awvalid => s_axi_awvalid,
      s_axi_awvalid_mon => '0',
      s_axi_bready => s_axi_bready,
      s_axi_bready_mon => '0',
      s_axi_bresp(1 downto 0) => s_axi_bresp(1 downto 0),
      s_axi_bresp_mon(1 downto 0) => B"00",
      s_axi_bvalid => s_axi_bvalid,
      s_axi_bvalid_mon => '0',
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rdata_mon(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_rready => s_axi_rready,
      s_axi_rready_mon => '0',
      s_axi_rresp(1 downto 0) => s_axi_rresp(1 downto 0),
      s_axi_rresp_mon(1 downto 0) => B"00",
      s_axi_rvalid => s_axi_rvalid,
      s_axi_rvalid_mon => '0',
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wdata_mon(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_wready => s_axi_wready,
      s_axi_wready_mon => '0',
      s_axi_wstrb(3 downto 0) => s_axi_wstrb(3 downto 0),
      s_axi_wstrb_mon(3 downto 0) => B"0001",
      s_axi_wvalid => s_axi_wvalid,
      s_axi_wvalid_mon => '0',
      trace_clk => '0',
      trace_rst => '1',
      wtrace_counter(44 downto 0) => B"000000000000000000000000000000000000000000000",
      wtrace_counter_overflow => '0',
      wtrace_data(63 downto 0) => NLW_inst_wtrace_data_UNCONNECTED(63 downto 0),
      wtrace_event => NLW_inst_wtrace_event_UNCONNECTED,
      wtrace_read => '0',
      wtrace_valid => NLW_inst_wtrace_valid_UNCONNECTED
    );
end STRUCTURE;
