
---------- Begin Simulation Statistics ----------
final_tick                                18558884000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   1415                       # Simulator instruction rate (inst/s)
host_mem_usage                                7536460                       # Number of bytes of host memory used
host_op_rate                                     1455                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 17200.19                       # Real time elapsed on the host
host_tick_rate                                 209386                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    24331691                       # Number of instructions simulated
sim_ops                                      25021256                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003601                       # Number of seconds simulated
sim_ticks                                  3601474000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.810158                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  261886                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               270515                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                110                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4827                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            272155                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2433                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3316                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              883                       # Number of indirect misses.
system.cpu.branchPred.lookups                  301384                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   10293                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          946                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1768212                       # Number of instructions committed
system.cpu.committedOps                       1794569                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.237419                       # CPI: cycles per instruction
system.cpu.discardedOps                         14043                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             973962                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             79574                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           497797                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1835526                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.308888                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        5                       # number of quiesce instructions executed
system.cpu.numCycles                          5724443                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         5                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1213394     67.61%     67.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1627      0.09%     67.71% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.71% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.71% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.71% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.71% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.71% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.71% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.71% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.71% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.71% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     67.71% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.71% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     67.71% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     67.71% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.71% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     67.71% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.71% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.71% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.71% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.71% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.71% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.71% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.71% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.71% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.71% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.71% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.71% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     67.71% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.71% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.71% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.71% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.71% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.71% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.71% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.71% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.71% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.71% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.71% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.71% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.71% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.71% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.71% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.71% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.71% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.71% # Class of committed instruction
system.cpu.op_class_0::MemRead                  72783      4.06%     71.76% # Class of committed instruction
system.cpu.op_class_0::MemWrite                506765     28.24%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1794569                       # Class of committed instruction
system.cpu.quiesceCycles                        37915                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3888917                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          161                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1586                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        460482                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  18558884000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  18558884000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  18558884000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  18558884000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              147369                       # Transaction distribution
system.membus.trans_dist::ReadResp             148890                       # Transaction distribution
system.membus.trans_dist::WriteReq              84450                       # Transaction distribution
system.membus.trans_dist::WriteResp             84450                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          360                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1213                       # Transaction distribution
system.membus.trans_dist::ReadExReq               229                       # Transaction distribution
system.membus.trans_dist::ReadExResp              229                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1063                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           458                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       228578                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        228577                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         3012                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         3012                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           51                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1378                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       459165                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5396                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       465990                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       456864                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       456864                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 925866                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        68032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        68032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2756                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        65600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7570                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        77334                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     14619056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     14619056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                14764422                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            690963                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000252                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.015867                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  690789     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                     174      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              690963                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1163066190                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              32.3                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             6857250                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             2871531                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1385875                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  18558884000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            7507012                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy          901132016                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             25.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy            5435750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  18558884000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  18558884000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2.system.acctest.elem_matrix2      2686976                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2_dma       983040                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::total      3670016                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2.system.acctest.elem_matrix2      1507328                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2_dma      2228224                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::total      3735552                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2.system.acctest.elem_matrix2       671744                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2_dma        30720                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::total       702464                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2.system.acctest.elem_matrix2       376832                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2_dma        69632                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::total       446464                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2.system.acctest.elem_matrix2    746076745                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2_dma    272954907                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::total   1019031652                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2.system.acctest.elem_matrix2    418530857                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2_dma    618697789                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::total   1037228646                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2.system.acctest.elem_matrix2   1164607602                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2_dma    891652696                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::total   2056260298                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  18558884000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix3.system.acctest.elem_matrix3      2533100                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix3_dma      1048576                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::total      3581676                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3.system.acctest.elem_matrix3      1397580                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3_dma      2228224                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::total      3625804                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix3.system.acctest.elem_matrix3       633275                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix3_dma        32768                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::total       666043                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3.system.acctest.elem_matrix3       349395                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3_dma        69632                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::total       419027                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix3.system.acctest.elem_matrix3    703350906                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix3_dma    291151901                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::total    994502806                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3.system.acctest.elem_matrix3    388057779                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3_dma    618697789                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::total   1006755567                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3.system.acctest.elem_matrix3   1091408684                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3_dma    909849689                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::total   2001258374                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  18558884000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       169984                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       169984                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       303906                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       303906                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio           70                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution1.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution1_dma.pio           70                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          460                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio          698                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio          436                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio          714                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio          458                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio          686                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio          436                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio          700                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           80                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          224                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           96                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          196                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         5396                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        12304                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        16400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution1_dma.dma::system.acctest.convolution1_spm.port        12304                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution1_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution1_dma.dma::total        16400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       204800                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       204800                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port       208896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::total       208896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port       200704                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::total       200704                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port       204800                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::total       204800                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        57344                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        63488                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        26896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total        26896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       947780                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio           54                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          110                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution1.pio           54                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution1_dma.pio          110                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          506                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         1099                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio          482                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio         1122                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio          505                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio         1078                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio          482                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio         1100                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          352                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio          120                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         7570                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       196808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       262344                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution1_dma.dma::system.acctest.convolution1_spm.port       196808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution1_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution1_dma.dma::total       262344                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      3276800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total      3276800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port      3342336                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::total      3342336                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port      3211264                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::total      3211264                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port      3276800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::total      3276800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       917504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total      1015808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       430112                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       430112                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     15085378                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1603430750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             44.5                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1284038905                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         35.7                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    820002000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         22.8                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  18558884000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  18558884000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  18558884000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution1_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       393216                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       524288                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1048576                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       524288                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       393216                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       917504                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution1_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       393216                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       413696                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma        12288                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total       143360                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     18196994                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.convolution1_dma     18196994                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0    109181963                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma    145575950                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total    291151901                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0    145575950                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma    109181963                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total    254757913                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     18196994                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution1_dma     18196994                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0    254757913                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma    254757913                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total    545909814                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  18558884000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  18558884000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  18558884000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  18558884000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  18558884000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  18558884000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  18558884000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        98304                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       917504                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma       294912                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total      1310720                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       393216                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma       135200                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       528416                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         3072                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       917504                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         9216                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       929792                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       393216                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         4232                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       397448                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma     27295491                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0    254757913                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma     81886472                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total      363939876                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0    109181963                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma     37540185                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total     146722148                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma     27295491                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0    363939876                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma    119426657                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total     510662023                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  18558884000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       147024                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       147024                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        81408                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        81408                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         4104                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.convolution1_dma.dma::system.membus.slave[7]         4104                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       102400                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]       104448                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]       100352                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]       102400                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        25600                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]        13456                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       456864                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       131272                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution1_dma.dma::system.membus.slave[7]       131272                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      3276800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]      3342336                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]      3211264                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]      3276800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       819200                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       430112                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     14619056                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       338938                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       338938    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       338938                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    714530845                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         19.8                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    816500000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         22.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  18558884000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0      6253384                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total      6318920                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       127168                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       131272                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       258440                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      1563346                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      1565394                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        31792                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma         4104                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        35896                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1736340176                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     18196994                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1754537170                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     35309987                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     36449520                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     71759507                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1771650163                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     54646514                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1826296677                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  18558884000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  18558884000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  18558884000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  18558884000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0      2686976                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      1114112                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total      3801088                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      1507328                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      2162688                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total      3670016                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0       671744                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        34816                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total       706560                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0       376832                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma        67584                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total       444416                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    746076745                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    309348894                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1055425640                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    418530857                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    600500795                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1019031652                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1164607602                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    909849689                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2074457292                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  18558884000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  18558884000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.bytes_read::.acctest.convolution1.system.acctest.convolution1      5831808                       # Number of bytes read from this memory
system.acctest.convolution1_spm.bytes_read::.acctest.convolution1_dma        65536                       # Number of bytes read from this memory
system.acctest.convolution1_spm.bytes_read::total      5897344                       # Number of bytes read from this memory
system.acctest.convolution1_spm.bytes_written::.acctest.convolution1.system.acctest.convolution1       118656                       # Number of bytes written to this memory
system.acctest.convolution1_spm.bytes_written::.acctest.convolution1_dma       131272                       # Number of bytes written to this memory
system.acctest.convolution1_spm.bytes_written::total       249928                       # Number of bytes written to this memory
system.acctest.convolution1_spm.num_reads::.acctest.convolution1.system.acctest.convolution1      1457952                       # Number of read requests responded to by this memory
system.acctest.convolution1_spm.num_reads::.acctest.convolution1_dma         2048                       # Number of read requests responded to by this memory
system.acctest.convolution1_spm.num_reads::total      1460000                       # Number of read requests responded to by this memory
system.acctest.convolution1_spm.num_writes::.acctest.convolution1.system.acctest.convolution1        29664                       # Number of write requests responded to by this memory
system.acctest.convolution1_spm.num_writes::.acctest.convolution1_dma         4104                       # Number of write requests responded to by this memory
system.acctest.convolution1_spm.num_writes::total        33768                       # Number of write requests responded to by this memory
system.acctest.convolution1_spm.bw_read::.acctest.convolution1.system.acctest.convolution1   1619283660                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_read::.acctest.convolution1_dma     18196994                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_read::total   1637480654                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_write::.acctest.convolution1.system.acctest.convolution1     32946510                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_write::.acctest.convolution1_dma     36449520                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_write::total     69396031                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_total::.acctest.convolution1.system.acctest.convolution1   1652230170                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution1_spm.bw_total::.acctest.convolution1_dma     54646514                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution1_spm.bw_total::total   1706876684                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  18558884000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  18558884000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  18558884000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  18558884000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  18558884000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  18558884000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1.system.acctest.elem_matrix1      2426760                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1_dma      1114112                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::total      3540872                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1.system.acctest.elem_matrix1      1409944                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1_dma      2228224                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::total      3638168                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1.system.acctest.elem_matrix1       606690                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1_dma        34816                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::total       641506                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1.system.acctest.elem_matrix1       352486                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1_dma        69632                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::total       422118                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1.system.acctest.elem_matrix1    673824106                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1_dma    309348894                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::total    983173001                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1.system.acctest.elem_matrix1    391490817                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1_dma    618697789                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::total   1010188606                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1.system.acctest.elem_matrix1   1065314924                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1_dma    928046683                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::total   1993361607                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  18558884000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  18558884000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  18558884000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  18558884000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  18558884000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  18558884000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  18558884000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  18558884000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  18558884000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  18558884000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  18558884000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        68032                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1408                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        69440                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        68032                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        68032                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         1063                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           22                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         1085                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     18890043                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       390951                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       19280994                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     18890043                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     18890043                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     18890043                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       390951                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      19280994                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  18558884000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  18558884000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  18558884000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  18558884000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  18558884000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  18558884000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  18558884000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  18558884000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  18558884000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  18558884000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  18558884000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  18558884000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  18558884000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  18558884000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma        65736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.convolution1_dma        65736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      2162688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix1_dma      2228224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix2_dma      2228224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix3_dma      2228224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.grayscale0_dma       294912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma       135200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          42560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9451504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        23040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution1_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      1114112                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix1_dma      1114112                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix2_dma       983040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix3_dma      1048576                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       524288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma       294912                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5233152                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         1028                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.convolution1_dma         1028                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma        33792                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix1_dma        34816                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix2_dma        34816                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix3_dma        34816                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         2120                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             665                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              147689                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          360                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution1_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        17408                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix1_dma        17408                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix2_dma        15360                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix3_dma        16384                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         8192                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma         4608                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              81768                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     18252527                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.convolution1_dma     18252527                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    600500795                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix1_dma    618697789                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix2_dma    618697789                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix3_dma    618697789                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.grayscale0_dma     81886472                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma     37540185                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          11817384                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2624343255                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        6397381                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     18196994                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution1_dma     18196994                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    309348894                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix1_dma    309348894                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix2_dma    272954907                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix3_dma    291151901                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma    145575950                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma     81886472                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1453058387                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        6397381                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     36449520                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution1_dma     36449520                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    909849689                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix1_dma    928046683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix2_dma    891652696                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix3_dma    909849689                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma    227462422                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma    119426657                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         11817384                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4077401642                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       360.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      2052.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution1_dma::samples      2052.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples     51200.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix1_dma::samples     52209.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix2_dma::samples     50161.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix3_dma::samples     51169.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples     12712.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      6728.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       663.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000318772500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          689                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          689                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              270791                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              85793                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      147689                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      81768                       # Number of write requests accepted
system.mem_ctrls.readBursts                    147689                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    81768                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    151                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9203                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5122                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5093                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5105                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.32                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.53                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4859194060                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  737690000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              8732066560                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32935.20                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59185.20                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       235                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   137398                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   75895                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.13                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.82                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     8                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                147681                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                81768                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     414                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     216                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     381                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     658                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  127561                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    6900                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    5407                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    5205                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     171                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     193                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    106                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    108                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    122                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     50                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    652                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        16009                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    916.612406                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   809.426554                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   268.503934                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          745      4.65%      4.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          390      2.44%      7.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          252      1.57%      8.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          278      1.74%     10.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          338      2.11%     12.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          208      1.30%     13.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          215      1.34%     15.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          315      1.97%     17.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        13268     82.88%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        16009                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          689                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     214.136430                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    865.545346                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           633     91.87%     91.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            2      0.29%     92.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            2      0.29%     92.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            4      0.58%     93.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            9      1.31%     94.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.15%     94.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            2      0.29%     94.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.15%     94.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           10      1.45%     96.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.15%     96.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.15%     96.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.15%     96.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            5      0.73%     97.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            2      0.29%     97.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3455            1      0.15%     97.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3712-3839            1      0.15%     98.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.15%     98.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            5      0.73%     98.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            1      0.15%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5248-5375            1      0.15%     99.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6016-6143            1      0.15%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            2      0.29%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6400-6527            1      0.15%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7040-7167            1      0.15%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           689                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          689                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     118.679245                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     66.689014                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    158.390800                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            235     34.11%     34.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            56      8.13%     42.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95           164     23.80%     66.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           87     12.63%     78.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159           11      1.60%     80.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191           11      1.60%     81.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            7      1.02%     82.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255           19      2.76%     85.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287           24      3.48%     89.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319           24      3.48%     92.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351           15      2.18%     94.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            3      0.44%     95.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            2      0.29%     95.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            3      0.44%     95.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            4      0.58%     96.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            1      0.15%     96.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            1      0.15%     96.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            3      0.44%     97.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            1      0.15%     97.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            1      0.15%     97.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            1      0.15%     97.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            1      0.15%     97.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            2      0.29%     98.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            3      0.44%     98.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            2      0.29%     98.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            1      0.15%     98.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            1      0.15%     99.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            1      0.15%     99.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.15%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055            4      0.58%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           689                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9442432                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9664                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5233280                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 9451504                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5233152                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2621.82                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1453.09                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2624.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1453.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        31.84                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    20.48                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   11.35                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    3600174000                       # Total gap between requests
system.mem_ctrls.avgGap                      15689.97                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma        65736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.convolution1_dma        65736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      2162688                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix1_dma      2227264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix2_dma      2227264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix3_dma      2226240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.grayscale0_dma       289280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma       135200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        42432                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        24128                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution1_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      1113152                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix1_dma      1114112                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix2_dma       983040                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix3_dma      1048576                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       524288                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma       294912                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 18252526.604384761304                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.convolution1_dma 18252526.604384761304                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 600500794.952288985252                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix1_dma 618431231.212553501129                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix2_dma 618431231.212553501129                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix3_dma 618146903.184640526772                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.grayscale0_dma 80322667.885426908731                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 37540184.935390345752                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 11781842.656645584852                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 6699479.157700430602                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 18196993.786433000118                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution1_dma 18196993.786433000118                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 309082336.843192517757                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix1_dma 309348894.369360983372                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix2_dma 272954906.796495020390                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix3_dma 291151900.582928001881                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 145575950.291464000940                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 81886472.038948506117                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         1028                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.convolution1_dma         1028                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma        33792                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix1_dma        34816                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix2_dma        34816                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix3_dma        34816                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.grayscale0_dma         4608                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         2120                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          665                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          360                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution1_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        17408                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix1_dma        17408                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix2_dma        15360                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix3_dma        16384                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         8192                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma         4608                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma     60631700                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.convolution1_dma     60007200                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   1980220110                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix1_dma   2036500375                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix2_dma   2061213710                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix3_dma   2048389950                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.grayscale0_dma    267146815                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    161884585                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     56072115                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   8474027035                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   1318283875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution1_dma   1728689000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma   9105825725                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix1_dma  12391782100                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix2_dma  16178778165                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix3_dma  19758323965                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   5087704825                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma   5408509685                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     58980.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution1_dma     58372.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58600.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix1_dma     58493.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix2_dma     59203.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix3_dma     58834.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.grayscale0_dma     57974.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     76360.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     84318.97                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  23538963.99                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1287386.60                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution1_dma   1688172.85                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    523082.82                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix1_dma    711844.10                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix2_dma   1053305.87                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix3_dma   1205952.39                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    621057.72                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma   1173721.72                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.02                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    850217175                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    194880000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2556393825                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  18558884000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  10                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             5                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean          4739900                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    716117.671022                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            5    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      4030625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      5562375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               5                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     18535184500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     23699500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  18558884000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       897762                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           897762                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       897762                       # number of overall hits
system.cpu.icache.overall_hits::total          897762                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1063                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1063                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1063                       # number of overall misses
system.cpu.icache.overall_misses::total          1063                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     46284375                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     46284375                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     46284375                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     46284375                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       898825                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       898825                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       898825                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       898825                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001183                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001183                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001183                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001183                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43541.274694                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43541.274694                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43541.274694                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43541.274694                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         1063                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1063                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1063                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1063                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     44642250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     44642250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     44642250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     44642250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001183                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001183                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001183                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001183                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41996.472248                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41996.472248                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41996.472248                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41996.472248                       # average overall mshr miss latency
system.cpu.icache.replacements                    886                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       897762                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          897762                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1063                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1063                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     46284375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     46284375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       898825                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       898825                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001183                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001183                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43541.274694                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43541.274694                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1063                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1063                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     44642250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     44642250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001183                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001183                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41996.472248                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41996.472248                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  18558884000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           433.932948                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7351752                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1328                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           5535.957831                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   433.932948                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.847525                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.847525                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          442                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          325                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          109                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.863281                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1798713                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1798713                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  18558884000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  18558884000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  18558884000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       119165                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           119165                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       119165                       # number of overall hits
system.cpu.dcache.overall_hits::total          119165                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          886                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            886                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          886                       # number of overall misses
system.cpu.dcache.overall_misses::total           886                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    102366000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    102366000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    102366000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    102366000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       120051                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       120051                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       120051                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       120051                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.007380                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007380                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.007380                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007380                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 115537.246050                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 115537.246050                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 115537.246050                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 115537.246050                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          360                       # number of writebacks
system.cpu.dcache.writebacks::total               360                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          199                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          199                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          199                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          199                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          687                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          687                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          687                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          687                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3387                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3387                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     79356750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     79356750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     79356750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     79356750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      7530750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      7530750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005723                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005723                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005723                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005723                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 115512.008734                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 115512.008734                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 115512.008734                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 115512.008734                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2223.427812                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2223.427812                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    687                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        73726                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           73726                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          474                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           474                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     54087125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     54087125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        74200                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        74200                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006388                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006388                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 114107.858650                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 114107.858650                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           16                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          458                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          458                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          345                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          345                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     51899125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     51899125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      7530750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      7530750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006173                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006173                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 113316.866812                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 113316.866812                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21828.260870                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21828.260870                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        45439                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          45439                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          412                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          412                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     48278875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     48278875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        45851                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        45851                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.008986                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008986                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 117181.735437                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 117181.735437                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          183                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          183                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          229                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          229                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3042                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3042                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     27457625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     27457625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004994                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004994                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 119902.292576                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 119902.292576                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       228578                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       228578                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   2407130625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   2407130625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10530.893721                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10530.893721                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        65387                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        65387                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       163190                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       163190                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   2346178095                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   2346178095                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 14376.972210                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 14376.972210                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  18558884000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              121494                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1199                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            101.329441                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          145                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          355                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2309511                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2309511                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  18558884000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  18558884000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
