{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 02 12:10:58 2013 " "Info: Processing started: Fri Aug 02 12:10:58 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off LCD1 -c LCD1 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off LCD1 -c LCD1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "LCD1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/LCD12864/LCD1.v" 2 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "div:DIV\|CP " "Info: Detected ripple clock \"div:DIV\|CP\" as buffer" {  } { { "LCD1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/LCD12864/LCD1.v" 73 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:DIV\|CP" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register state\[1\] register SID~reg0 93.69 MHz 10.673 ns Internal " "Info: Clock \"clk\" has Internal fmax of 93.69 MHz between source register \"state\[1\]\" and destination register \"SID~reg0\" (period= 10.673 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.397 ns + Longest register register " "Info: + Longest register to register delay is 4.397 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns state\[1\] 1 REG LC_X12_Y6_N9 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y6_N9; Fanout = 6; REG Node = 'state\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { state[1] } "NODE_NAME" } } { "LCD1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/LCD12864/LCD1.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.923 ns) + CELL(0.914 ns) 2.837 ns WideOr0~1 2 COMB LC_X12_Y6_N0 1 " "Info: 2: + IC(1.923 ns) + CELL(0.914 ns) = 2.837 ns; Loc. = LC_X12_Y6_N0; Fanout = 1; COMB Node = 'WideOr0~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.837 ns" { state[1] WideOr0~1 } "NODE_NAME" } } { "LCD1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/LCD12864/LCD1.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.756 ns) + CELL(0.804 ns) 4.397 ns SID~reg0 3 REG LC_X12_Y6_N1 1 " "Info: 3: + IC(0.756 ns) + CELL(0.804 ns) = 4.397 ns; Loc. = LC_X12_Y6_N1; Fanout = 1; REG Node = 'SID~reg0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { WideOr0~1 SID~reg0 } "NODE_NAME" } } { "LCD1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/LCD12864/LCD1.v" 38 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.718 ns ( 39.07 % ) " "Info: Total cell delay = 1.718 ns ( 39.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.679 ns ( 60.93 % ) " "Info: Total interconnect delay = 2.679 ns ( 60.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.397 ns" { state[1] WideOr0~1 SID~reg0 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.397 ns" { state[1] {} WideOr0~1 {} SID~reg0 {} } { 0.000ns 1.923ns 0.756ns } { 0.000ns 0.914ns 0.804ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.567 ns - Smallest " "Info: - Smallest clock skew is -5.567 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.982 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 5.982 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_80 9 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_80; Fanout = 9; CLK Node = 'clk'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LCD1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/LCD12864/LCD1.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.932 ns) + CELL(0.918 ns) 5.982 ns SID~reg0 2 REG LC_X12_Y6_N1 1 " "Info: 2: + IC(3.932 ns) + CELL(0.918 ns) = 5.982 ns; Loc. = LC_X12_Y6_N1; Fanout = 1; REG Node = 'SID~reg0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.850 ns" { clk SID~reg0 } "NODE_NAME" } } { "LCD1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/LCD12864/LCD1.v" 38 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 34.27 % ) " "Info: Total cell delay = 2.050 ns ( 34.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.932 ns ( 65.73 % ) " "Info: Total interconnect delay = 3.932 ns ( 65.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.982 ns" { clk SID~reg0 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.982 ns" { clk {} clk~combout {} SID~reg0 {} } { 0.000ns 0.000ns 3.932ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 11.549 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 11.549 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_80 9 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_80; Fanout = 9; CLK Node = 'clk'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LCD1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/LCD12864/LCD1.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.932 ns) + CELL(1.294 ns) 6.358 ns div:DIV\|CP 2 REG LC_X7_Y7_N4 8 " "Info: 2: + IC(3.932 ns) + CELL(1.294 ns) = 6.358 ns; Loc. = LC_X7_Y7_N4; Fanout = 8; REG Node = 'div:DIV\|CP'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.226 ns" { clk div:DIV|CP } "NODE_NAME" } } { "LCD1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/LCD12864/LCD1.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.273 ns) + CELL(0.918 ns) 11.549 ns state\[1\] 3 REG LC_X12_Y6_N9 6 " "Info: 3: + IC(4.273 ns) + CELL(0.918 ns) = 11.549 ns; Loc. = LC_X12_Y6_N9; Fanout = 6; REG Node = 'state\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.191 ns" { div:DIV|CP state[1] } "NODE_NAME" } } { "LCD1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/LCD12864/LCD1.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.344 ns ( 28.95 % ) " "Info: Total cell delay = 3.344 ns ( 28.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.205 ns ( 71.05 % ) " "Info: Total interconnect delay = 8.205 ns ( 71.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.549 ns" { clk div:DIV|CP state[1] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.549 ns" { clk {} clk~combout {} div:DIV|CP {} state[1] {} } { 0.000ns 0.000ns 3.932ns 4.273ns } { 0.000ns 1.132ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.982 ns" { clk SID~reg0 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.982 ns" { clk {} clk~combout {} SID~reg0 {} } { 0.000ns 0.000ns 3.932ns } { 0.000ns 1.132ns 0.918ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.549 ns" { clk div:DIV|CP state[1] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.549 ns" { clk {} clk~combout {} div:DIV|CP {} state[1] {} } { 0.000ns 0.000ns 3.932ns 4.273ns } { 0.000ns 1.132ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "LCD1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/LCD12864/LCD1.v" 29 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "LCD1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/LCD12864/LCD1.v" 38 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.397 ns" { state[1] WideOr0~1 SID~reg0 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.397 ns" { state[1] {} WideOr0~1 {} SID~reg0 {} } { 0.000ns 1.923ns 0.756ns } { 0.000ns 0.914ns 0.804ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.982 ns" { clk SID~reg0 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.982 ns" { clk {} clk~combout {} SID~reg0 {} } { 0.000ns 0.000ns 3.932ns } { 0.000ns 1.132ns 0.918ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.549 ns" { clk div:DIV|CP state[1] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.549 ns" { clk {} clk~combout {} div:DIV|CP {} state[1] {} } { 0.000ns 0.000ns 3.932ns 4.273ns } { 0.000ns 1.132ns 1.294ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk SCLK div:DIV\|CP 11.108 ns register " "Info: tco from clock \"clk\" to destination pin \"SCLK\" through register \"div:DIV\|CP\" is 11.108 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.982 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 5.982 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_80 9 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_80; Fanout = 9; CLK Node = 'clk'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LCD1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/LCD12864/LCD1.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.932 ns) + CELL(0.918 ns) 5.982 ns div:DIV\|CP 2 REG LC_X7_Y7_N4 8 " "Info: 2: + IC(3.932 ns) + CELL(0.918 ns) = 5.982 ns; Loc. = LC_X7_Y7_N4; Fanout = 8; REG Node = 'div:DIV\|CP'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.850 ns" { clk div:DIV|CP } "NODE_NAME" } } { "LCD1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/LCD12864/LCD1.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 34.27 % ) " "Info: Total cell delay = 2.050 ns ( 34.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.932 ns ( 65.73 % ) " "Info: Total interconnect delay = 3.932 ns ( 65.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.982 ns" { clk div:DIV|CP } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.982 ns" { clk {} clk~combout {} div:DIV|CP {} } { 0.000ns 0.000ns 3.932ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "LCD1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/LCD12864/LCD1.v" 73 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.750 ns + Longest register pin " "Info: + Longest register to pin delay is 4.750 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns div:DIV\|CP 1 REG LC_X7_Y7_N4 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X7_Y7_N4; Fanout = 8; REG Node = 'div:DIV\|CP'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { div:DIV|CP } "NODE_NAME" } } { "LCD1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/LCD12864/LCD1.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.428 ns) + CELL(2.322 ns) 4.750 ns SCLK 2 PIN PIN_108 0 " "Info: 2: + IC(2.428 ns) + CELL(2.322 ns) = 4.750 ns; Loc. = PIN_108; Fanout = 0; PIN Node = 'SCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.750 ns" { div:DIV|CP SCLK } "NODE_NAME" } } { "LCD1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/LCD12864/LCD1.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 48.88 % ) " "Info: Total cell delay = 2.322 ns ( 48.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.428 ns ( 51.12 % ) " "Info: Total interconnect delay = 2.428 ns ( 51.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.750 ns" { div:DIV|CP SCLK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.750 ns" { div:DIV|CP {} SCLK {} } { 0.000ns 2.428ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.982 ns" { clk div:DIV|CP } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.982 ns" { clk {} clk~combout {} div:DIV|CP {} } { 0.000ns 0.000ns 3.932ns } { 0.000ns 1.132ns 0.918ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.750 ns" { div:DIV|CP SCLK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.750 ns" { div:DIV|CP {} SCLK {} } { 0.000ns 2.428ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "163 " "Info: Peak virtual memory: 163 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 02 12:10:59 2013 " "Info: Processing ended: Fri Aug 02 12:10:59 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
