Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Tue May  3 17:31:57 2016
| Host         : haifeng-pc running 64-bit Ubuntu 14.04.4 LTS
| Command      : report_control_sets -verbose -file zynq_design_1_wrapper_control_sets_placed.rpt
| Design       : zynq_design_1_wrapper
| Device       : xc7z100
--------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   168 |
| Minimum Number of register sites lost to control set restrictions |   330 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             425 |          133 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             549 |          194 |
| Yes          | No                    | No                     |            1533 |          420 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             699 |          213 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                     Clock Signal                     |                                                                                                Enable Signal                                                                                               |                                                                              Set/Reset Signal                                                                              | Slice Load Count | Bel Load Count |
+------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                        |                                                                                                                                                                            |                1 |              2 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                                                            | zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/readreq_th_reset                                                                 |                1 |              2 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                        |                                                                                                                                                                            |                1 |              2 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/axi_emc_1/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/CE_2                                                                                                                                           | zynq_design_1_i/axi_emc_1/U0/bus2ip_reset                                                                                                                                  |                1 |              2 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                        |                                                                                                                                                                            |                1 |              2 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/push                        |                                                                                                                                                                            |                1 |              3 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state[3]_i_1_n_0                                | zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                      |                1 |              3 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0]_1[0]                                          |                                                                                                                                                                            |                1 |              4 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[0]_0[0]                                          |                                                                                                                                                                            |                1 |              4 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/derived_size_reg[1]_i_1_n_0                                                                                                                        |                                                                                                                                                                            |                1 |              4 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/enable_cs_cmb                                                                                                          |                                                                                                                                                                            |                3 |              4 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0]_1[0]                                          |                                                                                                                                                                            |                1 |              4 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/E[0]                                                                                                             | zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/SR[0]                                                                                  |                2 |              4 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[0][0] | zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[0]_0[0]                                          |                                                                                                                                                                            |                2 |              4 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0]_1[0]                                          |                                                                                                                                                                            |                2 |              4 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                                                            | zynq_design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                  |                1 |              4 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                   | zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                                                            | zynq_design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                  |                1 |              4 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                                                            | zynq_design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                     |                1 |              4 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[0]_0[0]                                          |                                                                                                                                                                            |                2 |              4 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                                                            | zynq_design_1_i/axi_emc_1/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/SR[0]                                                                                                          |                1 |              4 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/axi_emc_1/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/CE_5                                                                                                                                           | zynq_design_1_i/axi_emc_1/U0/bus2ip_reset                                                                                                                                  |                2 |              5 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/axi_emc_1/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/CE_4                                                                                                                                           | zynq_design_1_i/axi_emc_1/U0/bus2ip_reset                                                                                                                                  |                2 |              5 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/axi_emc_1/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/CE_3                                                                                                                                           | zynq_design_1_i/axi_emc_1/U0/bus2ip_reset                                                                                                                                  |                2 |              5 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[4]_i_1_n_0                                                                                                                  | zynq_design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                        |                2 |              5 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/axi_emc_1/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/CE_0                                                                                                                                           | zynq_design_1_i/axi_emc_1/U0/bus2ip_reset                                                                                                                                  |                2 |              5 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/axi_emc_1/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/CE_1                                                                                                                                           | zynq_design_1_i/axi_emc_1/U0/bus2ip_reset                                                                                                                                  |                2 |              5 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                      | zynq_design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                        |                1 |              5 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                            | zynq_design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                        |                1 |              5 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot[4]_i_1_n_0                | zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              5 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/E[0]                                  |                                                                                                                                                                            |                2 |              5 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot[4]_i_1__0_n_0              | zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              5 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.m_target_hot_i_reg[0][0]                                   |                                                                                                                                                                            |                4 |              5 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/need_arbitration                       | zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              5 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                                                            | zynq_design_1_i/proc_sys_reset/U0/EXT_LPF/lpf_int                                                                                                                          |                2 |              5 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                                                            | zynq_design_1_i/axi_gpio_3/U0/gpio_core_1/Read_Reg_Rst                                                                                                                     |                2 |              5 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/axi_emc_1/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/CE_6                                                                                                                                           | zynq_design_1_i/axi_emc_1/U0/bus2ip_reset                                                                                                                                  |                2 |              5 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b_pipe/E[0]                                                                              | zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              5 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/proc_sys_reset/U0/SEQ/seq_cnt_en                                                                                                                                                           | zynq_design_1_i/proc_sys_reset/U0/SEQ/SEQ_COUNTER/clear                                                                                                                    |                2 |              6 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                          | zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/SR[0]                                                                                  |                3 |              8 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                                                            | zynq_design_1_i/processing_system7_1_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/SR[0]                                        |                4 |              8 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                                                            | zynq_design_1_i/processing_system7_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/SR[0]                                        |                3 |              8 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                 | zynq_design_1_i/processing_system7_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                             |                2 |              8 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[0]_1[0]                                          |                                                                                                                                                                            |                3 |              8 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0]_0[0]                                          |                                                                                                                                                                            |                2 |              8 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                                                            | zynq_design_1_i/processing_system7_1_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/SR[0]                                        |                4 |              8 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                 | zynq_design_1_i/processing_system7_1_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                             |                2 |              8 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                 | zynq_design_1_i/processing_system7_1_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                             |                3 |              8 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0]_0[0]                                          |                                                                                                                                                                            |                3 |              8 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0]_0[0]                                          |                                                                                                                                                                            |                4 |              8 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/axi_emc_1/U0/EMC_CTRL_I/MEM_STEER_I/RDDATA_GEN[3].RDDATA_BYTE_GEN[0].RDDATA_REG_i_1_n_0                                                                                                    | zynq_design_1_i/axi_emc_1/U0/bus2ip_reset                                                                                                                                  |                4 |              8 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                            | zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |              8 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/CE                                                                                                               | zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/reset_fifo                                                                       |                2 |              8 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/burst_addr_cnt_reg[0][0]                                                                                         |                                                                                                                                                                            |                5 |              8 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[0]_1[0]                                          |                                                                                                                                                                            |                4 |              8 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/burst_data_cnt[7]_i_1_n_0                                                                                                                          | zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/SR[0]                                                                                  |                5 |              8 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[0]_1[0]                                          |                                                                                                                                                                            |                4 |              8 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                                                            | zynq_design_1_i/axi_gpio_2/U0/gpio_core_1/Read_Reg_Rst                                                                                                                     |                4 |              8 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/axi_emc_1/U0/EMC_CTRL_I/MEM_STEER_I/RDDATA_GEN[2].RDDATA_BYTE_GEN[0].RDDATA_REG_i_1_n_0                                                                                                    | zynq_design_1_i/axi_emc_1/U0/bus2ip_reset                                                                                                                                  |                6 |              8 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/axi_emc_1/U0/EMC_CTRL_I/MEM_STEER_I/RDDATA_GEN[1].RDDATA_BYTE_GEN[0].RDDATA_REG_i_1_n_0                                                                                                    | zynq_design_1_i/axi_emc_1/U0/bus2ip_reset                                                                                                                                  |                6 |              8 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/axi_emc_1/U0/EMC_CTRL_I/MEM_STEER_I/RDDATA_GEN[0].RDDATA_BYTE_GEN[0].RDDATA_REG_i_1_n_0                                                                                                    | zynq_design_1_i/axi_emc_1/U0/bus2ip_reset                                                                                                                                  |                4 |              8 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                      | zynq_design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                        |                4 |              8 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[7]_i_1_n_0                                                                                                                  | zynq_design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                        |                4 |              8 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0]                                             |                                                                                                                                                                            |                3 |             12 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0]                                             |                                                                                                                                                                            |                3 |             12 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                           |                                                                                                                                                                            |                5 |             12 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                           |                                                                                                                                                                            |                6 |             12 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[0][0]                                          |                                                                                                                                                                            |                5 |             12 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[0][0]                                          |                                                                                                                                                                            |                4 |             12 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[11]_i_1_n_0                                                        | zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             12 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                           |                                                                                                                                                                            |                6 |             12 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0]                                             |                                                                                                                                                                            |                3 |             12 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                           |                                                                                                                                                                            |                6 |             12 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                          |                                                                                                                                                                            |                3 |             12 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                           |                                                                                                                                                                            |                6 |             12 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0]                                             |                                                                                                                                                                            |                3 |             12 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/E[0]                                                                                                                                               | zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/SR[0]                                                                                  |                3 |             12 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/s_axi_mem_bid_reg_reg[0]_0[0]                                                                                                                      | zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/SR[0]                                                                                  |                3 |             12 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0]                                             |                                                                                                                                                                            |                3 |             12 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[0][0]                                          |                                                                                                                                                                            |                5 |             12 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                           |                                                                                                                                                                            |                5 |             12 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0]                                             |                                                                                                                                                                            |                3 |             12 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                          |                                                                                                                                                                            |                5 |             12 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b_pipe/m_payload_i[13]_i_1__3_n_0                                                        |                                                                                                                                                                            |                4 |             12 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_axi.s_axi_rid_i_reg[11][0]                                                                            | zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             12 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                          |                                                                                                                                                                            |                4 |             12 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                     |                                                                                                                                                                            |                4 |             13 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b_pipe/m_payload_i[13]_i_1__2_n_0                                                        |                                                                                                                                                                            |                3 |             13 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                     |                                                                                                                                                                            |                4 |             13 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r_pipe/skid_buffer_reg[34]_0                                                             |                                                                                                                                                                            |                3 |             13 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                     |                                                                                                                                                                            |                4 |             13 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/m_payload_i[13]_i_1_n_0                                                           |                                                                                                                                                                            |                3 |             14 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                                          |                                                                                                                                                                            |                3 |             14 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                        |                                                                                                                                                                            |                3 |             14 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b_pipe/m_payload_i[13]_i_1__0_n_0                                                        |                                                                                                                                                                            |                3 |             14 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b_pipe/m_payload_i[13]_i_1__1_n_0                                                        |                                                                                                                                                                            |                3 |             14 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                        |                                                                                                                                                                            |                4 |             14 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                        |                                                                                                                                                                            |                3 |             14 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                                          |                                                                                                                                                                            |                4 |             14 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                                          |                                                                                                                                                                            |                3 |             14 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/p_17_out                                                                  | zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             15 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/gen_multi_thread.gen_thread_loop[7].active_id_reg[84][0]                   | zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             15 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[3].active_target[26]_i_1__0_n_0         | zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             15 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/gen_multi_thread.gen_thread_loop[6].active_id_reg[72]                      | zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             15 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[4].active_target[34]_i_1__0_n_0         | zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             15 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[5].active_target[42]_i_1__0_n_0         | zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             15 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[2].active_target[18]_i_1__0_n_0         | zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             15 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[1].active_target[10]_i_1__0_n_0         | zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             15 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_target[2]_i_1__0_n_0          | zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             15 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/p_26_out                                                                  | zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             15 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                      | zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |             15 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/p_35_out                                                                  | zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             15 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[32]_0[0]               |                                                                                                                                                                            |                4 |             15 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/p_44_out                                                                  | zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             15 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/p_53_out                                                                  | zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             15 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/p_62_out                                                                  | zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             15 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/p_70_out                                                                  | zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             15 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/axi_emc_1/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/CE                                                                                                                                             | zynq_design_1_i/axi_emc_1/U0/bus2ip_reset                                                                                                                                  |                4 |             16 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                                                            | zynq_design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                        |                5 |             17 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                                                            | zynq_design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                        |                7 |             20 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                                                            | zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/SR[0]                                                                                  |               12 |             20 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]                                             |                                                                                                                                                                            |                4 |             20 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                                                            | zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_master_slots[3].reg_slice_mi/reset                                                                           |                8 |             20 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]                                             |                                                                                                                                                                            |                4 |             20 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/enable_cs_cmb                                                                                                          | zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/SR[0]                                                                                  |               11 |             20 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]                                             |                                                                                                                                                                            |                4 |             20 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                                                            | zynq_design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                     |                7 |             21 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                                                         |                                                                                                                                                                            |                9 |             32 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                                                         |                                                                                                                                                                            |                8 |             32 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                                                         |                                                                                                                                                                            |                8 |             32 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                        |                                                                                                                                                                            |                6 |             32 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0][0]                                          |                                                                                                                                                                            |                8 |             32 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                        |                                                                                                                                                                            |               11 |             32 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0][0]                                          |                                                                                                                                                                            |                9 |             32 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                                                         |                                                                                                                                                                            |               10 |             32 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                                                         |                                                                                                                                                                            |               10 |             32 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                                                         |                                                                                                                                                                            |                6 |             32 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                        |                                                                                                                                                                            |                9 |             32 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0][0]                                          |                                                                                                                                                                            |                6 |             32 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_data_reg0                                                                                                                                   | zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/SR[0]                                                                                  |                8 |             32 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                        |                                                                                                                                                                            |                9 |             34 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                        |                                                                                                                                                                            |               10 |             34 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                        |                                                                                                                                                                            |                9 |             34 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/skid_buffer_reg[0]_0                                                              |                                                                                                                                                                            |               12 |             46 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[0]_0[0]                |                                                                                                                                                                            |               13 |             46 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                          |                                                                                                                                                                            |               12 |             47 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/skid_buffer_reg[0]_0                                                              |                                                                                                                                                                            |               12 |             47 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                        |                                                                                                                                                                            |               12 |             47 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                          |                                                                                                                                                                            |                9 |             47 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/s_ready_i2                                                                                                | zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |               14 |             47 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/s_ready_i2                                                                                                | zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |               13 |             47 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/skid_buffer_reg[0]_0                                                              |                                                                                                                                                                            |                9 |             47 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r_pipe/skid_buffer_reg[0]_0                                                              |                                                                                                                                                                            |               11 |             47 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                        |                                                                                                                                                                            |                9 |             47 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                          |                                                                                                                                                                            |                9 |             47 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[0]_2[0]                |                                                                                                                                                                            |               13 |             47 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[0]_1[0]                |                                                                                                                                                                            |               11 |             47 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[0][0]                  |                                                                                                                                                                            |               12 |             47 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_1_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                        |                                                                                                                                                                            |               11 |             47 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/axi_emc_1/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/data_strobe_c                                                                                                                                  | zynq_design_1_i/axi_emc_1/U0/bus2ip_reset                                                                                                                                  |               22 |             57 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                                                            | zynq_design_1_i/processing_system7_1_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                   |               20 |             70 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                                                            | zynq_design_1_i/processing_system7_1_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                   |               17 |             70 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                                                            | zynq_design_1_i/processing_system7_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                   |               19 |             70 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                                                            | zynq_design_1_i/axi_emc_1/U0/bus2ip_reset                                                                                                                                  |               37 |             72 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                                                            | zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |               38 |            109 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 | zynq_design_1_i/axi_emc_1/U0/EMC_CTRL_I/IPIC_IF_I/rd_fifo_wr_en                                                                                                                                            |                                                                                                                                                                            |               66 |            264 |
|  zynq_design_1_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                                                            |                                                                                                                                                                            |              134 |            426 |
+------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


