<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="lab1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="debouncer_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="debouncer_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="debouncer_test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="lab1.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="lab1.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="lab1.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="lab1.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="lab1.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="lab1.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="lab1.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="lab1.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="lab1.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="lab1.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="lab1.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="lab1.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="lab1.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="lab1.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="lab1.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="lab1.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="lab1.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="lab1.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="lab1.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="lab1.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="lab1.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="lab1.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="lab1.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="lab1_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="lab1_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="lab1_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="lab1_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="lab1_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="lab1_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="lab1_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab1_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab1_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="lab1_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="lab1_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab1_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="lab1_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="lab1_summary.xml"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="lab1_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="lab1_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="lab1_test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="lab1_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab1_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="memory_interface_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostMapSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/map/lab1_map.nlf"/>
    <file xil_pn:branch="PostMapSimulation" xil_pn:fileType="FILE_SDF" xil_pn:name="netgen/map/lab1_map.sdf"/>
    <file xil_pn:branch="PostMapSimulation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/map/lab1_map.v"/>
    <file xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/lab1_synthesis.nlf"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/synthesis/lab1_synthesis.v"/>
    <file xil_pn:branch="PostTranslateSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/translate/lab1_translate.nlf"/>
    <file xil_pn:branch="PostTranslateSimulation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/translate/lab1_translate.v"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="regfile_test_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="seg_display_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1520887117" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1520887117">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1520909634" xil_pn:in_ck="-106106526710628230" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1520909634">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="alu.v"/>
      <outfile xil_pn:name="debouncer.v"/>
      <outfile xil_pn:name="debouncer_test.v"/>
      <outfile xil_pn:name="definitions.vh"/>
      <outfile xil_pn:name="lab1.v"/>
      <outfile xil_pn:name="lab1_test.v"/>
      <outfile xil_pn:name="memfile.v"/>
      <outfile xil_pn:name="memfile_test.v"/>
      <outfile xil_pn:name="memory_interface.v"/>
      <outfile xil_pn:name="memory_interface_test.v"/>
      <outfile xil_pn:name="regfile.v"/>
      <outfile xil_pn:name="regfile_test.v"/>
      <outfile xil_pn:name="seg_display.v"/>
      <outfile xil_pn:name="seg_display_test.v"/>
    </transform>
    <transform xil_pn:end_ts="1520909634" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-3404068628075993802" xil_pn:start_ts="1520909634">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1520909634" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="6260356835041372404" xil_pn:start_ts="1520909634">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1520887117" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="1334250354091091332" xil_pn:start_ts="1520887117">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1520909634" xil_pn:in_ck="-106106526710628230" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1520909634">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="alu.v"/>
      <outfile xil_pn:name="debouncer.v"/>
      <outfile xil_pn:name="debouncer_test.v"/>
      <outfile xil_pn:name="definitions.vh"/>
      <outfile xil_pn:name="lab1.v"/>
      <outfile xil_pn:name="lab1_test.v"/>
      <outfile xil_pn:name="memfile.v"/>
      <outfile xil_pn:name="memfile_test.v"/>
      <outfile xil_pn:name="memory_interface.v"/>
      <outfile xil_pn:name="memory_interface_test.v"/>
      <outfile xil_pn:name="regfile.v"/>
      <outfile xil_pn:name="regfile_test.v"/>
      <outfile xil_pn:name="seg_display.v"/>
      <outfile xil_pn:name="seg_display_test.v"/>
    </transform>
    <transform xil_pn:end_ts="1520909638" xil_pn:in_ck="-106106526710628230" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="5168550471157389227" xil_pn:start_ts="1520909634">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="lab1_test_beh.prj"/>
      <outfile xil_pn:name="lab1_test_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1520909638" xil_pn:in_ck="-1508999973321511283" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="3416319647813170160" xil_pn:start_ts="1520909638">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="lab1_test_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1520891739" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1520891739">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1520891739" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-8922689089009036875" xil_pn:start_ts="1520891739">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1520891739" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="1334250354091091332" xil_pn:start_ts="1520891739">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1520891739" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1520891739">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1520891739" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="6331926267846263479" xil_pn:start_ts="1520891739">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1520891739" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1520891739">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1520891739" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-8959887989035299442" xil_pn:start_ts="1520891739">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1520891763" xil_pn:in_ck="-4491286732961049257" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-676040868087352365" xil_pn:start_ts="1520891739">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="lab1.lso"/>
      <outfile xil_pn:name="lab1.ngc"/>
      <outfile xil_pn:name="lab1.ngr"/>
      <outfile xil_pn:name="lab1.prj"/>
      <outfile xil_pn:name="lab1.stx"/>
      <outfile xil_pn:name="lab1.syr"/>
      <outfile xil_pn:name="lab1.xst"/>
      <outfile xil_pn:name="lab1_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1520891763" xil_pn:in_ck="5252585598274710" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="123229027435891426" xil_pn:start_ts="1520891763">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1520891767" xil_pn:in_ck="1773406916879020412" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-4662613724013013595" xil_pn:start_ts="1520891763">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="lab1.bld"/>
      <outfile xil_pn:name="lab1.ngd"/>
      <outfile xil_pn:name="lab1_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1520891775" xil_pn:in_ck="1774938495864284861" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1463976855095865663" xil_pn:start_ts="1520891767">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="lab1.pcf"/>
      <outfile xil_pn:name="lab1_map.map"/>
      <outfile xil_pn:name="lab1_map.mrp"/>
      <outfile xil_pn:name="lab1_map.ncd"/>
      <outfile xil_pn:name="lab1_map.ngm"/>
      <outfile xil_pn:name="lab1_map.xrpt"/>
      <outfile xil_pn:name="lab1_summary.xml"/>
      <outfile xil_pn:name="lab1_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1520891787" xil_pn:in_ck="5884810062756062358" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1178055513630676559" xil_pn:start_ts="1520891775">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="lab1.ncd"/>
      <outfile xil_pn:name="lab1.pad"/>
      <outfile xil_pn:name="lab1.par"/>
      <outfile xil_pn:name="lab1.ptwx"/>
      <outfile xil_pn:name="lab1.unroutes"/>
      <outfile xil_pn:name="lab1.xpi"/>
      <outfile xil_pn:name="lab1_pad.csv"/>
      <outfile xil_pn:name="lab1_pad.txt"/>
      <outfile xil_pn:name="lab1_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1520891795" xil_pn:in_ck="4731959389411" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1520891787">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="lab1.bgn"/>
      <outfile xil_pn:name="lab1.bit"/>
      <outfile xil_pn:name="lab1.drc"/>
      <outfile xil_pn:name="lab1.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1519594305" xil_pn:in_ck="4731959376557" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="8482462020707587906" xil_pn:start_ts="1519594303">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1520891787" xil_pn:in_ck="1572770069809377593" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1520891783">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="lab1.twr"/>
      <outfile xil_pn:name="lab1.twx"/>
    </transform>
    <transform xil_pn:end_ts="1520692517" xil_pn:in_ck="5611732097999656960" xil_pn:name="TRAN_postMapSimModel" xil_pn:prop_ck="4030273826927230499" xil_pn:start_ts="1520692510">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1520891479" xil_pn:in_ck="4731959389543" xil_pn:name="TRAN_postXlateSimModel" xil_pn:prop_ck="-3275951640880145778" xil_pn:start_ts="1520891476">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/translate/lab1_translate.nlf"/>
      <outfile xil_pn:name="netgen/translate/lab1_translate.v"/>
    </transform>
    <transform xil_pn:end_ts="1520881808" xil_pn:in_ck="4731959389542" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="-5535247964862801004" xil_pn:start_ts="1520881804">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/synthesis/lab1_synthesis.nlf"/>
      <outfile xil_pn:name="netgen/synthesis/lab1_synthesis.v"/>
    </transform>
  </transforms>

</generated_project>
