# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../univ_bin_counter.sv" \
"../../../../Lab 5.srcs/sim_1/new/testBench.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
