var struct_u_c_c5870___c_o_n_t_r_o_l1___r_e_g___b_i_t_s =
[
    [ "CFG_CRC_CHK_PRI", "struct_u_c_c5870___c_o_n_t_r_o_l1___r_e_g___b_i_t_s.html#abc574831b282b65205a472c60fda23df", null ],
    [ "CLK_MON_CHK_PRI", "struct_u_c_c5870___c_o_n_t_r_o_l1___r_e_g___b_i_t_s.html#a9899a753e6a4fcecdb546ef8cfff71fa", null ],
    [ "CLR_SPI_CRC", "struct_u_c_c5870___c_o_n_t_r_o_l1___r_e_g___b_i_t_s.html#a59a5471864e7d428b682a81df5b7d673", null ],
    [ "PWM_COMP_CHK", "struct_u_c_c5870___c_o_n_t_r_o_l1___r_e_g___b_i_t_s.html#ae7395b6ae125f1aa79d92856a1cb4475", null ],
    [ "rsvd14", "struct_u_c_c5870___c_o_n_t_r_o_l1___r_e_g___b_i_t_s.html#a774e2c135131ce94c6297dfee2cbfbd4", null ],
    [ "rsvd4", "struct_u_c_c5870___c_o_n_t_r_o_l1___r_e_g___b_i_t_s.html#aa56e6106c7a008800f3d422b1b43f634", null ],
    [ "rsvd6", "struct_u_c_c5870___c_o_n_t_r_o_l1___r_e_g___b_i_t_s.html#ab0c7d080f005659db454458b092273d5", null ],
    [ "STP_CHK", "struct_u_c_c5870___c_o_n_t_r_o_l1___r_e_g___b_i_t_s.html#a8a3edb0bdb87e32ad78e3a4fc511d42b", null ]
];