{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1654694882054 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654694882054 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun  8 08:28:01 2022 " "Processing started: Wed Jun  8 08:28:01 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654694882054 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654694882054 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rzfpga_pc -c rzfpga_pc " "Command: quartus_map --read_settings_files=on --write_settings_files=off rzfpga_pc -c rzfpga_pc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654694882054 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1654694882337 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1654694882337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "01/n2tmux.v 1 1 " "Found 1 design units, including 1 entities, in source file 01/n2tmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 n2tmux " "Found entity 1: n2tmux" {  } { { "01/n2tmux.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/01/n2tmux.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654694888040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654694888040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "01/n2tmux16.v 1 1 " "Found 1 design units, including 1 entities, in source file 01/n2tmux16.v" { { "Info" "ISGN_ENTITY_NAME" "1 n2tmux16 " "Found entity 1: n2tmux16" {  } { { "01/n2tmux16.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/01/n2tmux16.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654694888041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654694888041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/hvsync_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/hvsync_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hvsync_generator " "Found entity 1: hvsync_generator" {  } { { "VGA/hvsync_generator.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/VGA/hvsync_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654694888042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654694888042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "02/halfadder.v 1 1 " "Found 1 design units, including 1 entities, in source file 02/halfadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 HalfAdder " "Found entity 1: HalfAdder" {  } { { "02/HalfAdder.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/02/HalfAdder.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654694888043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654694888043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "02/fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file 02/fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "02/FullAdder.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/02/FullAdder.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654694888044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654694888044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "02/add16.v 1 1 " "Found 1 design units, including 1 entities, in source file 02/add16.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add16 " "Found entity 1: Add16" {  } { { "02/Add16.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/02/Add16.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654694888045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654694888045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "02/alun2t.v 1 1 " "Found 1 design units, including 1 entities, in source file 02/alun2t.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUn2t " "Found entity 1: ALUn2t" {  } { { "02/ALUn2t.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/02/ALUn2t.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654694888046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654694888046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rzfpga_pc.v 1 1 " "Found 1 design units, including 1 entities, in source file rzfpga_pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 rzfpga_pc " "Found entity 1: rzfpga_pc" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654694888047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654694888047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "01/n8waymux16.v 1 1 " "Found 1 design units, including 1 entities, in source file 01/n8waymux16.v" { { "Info" "ISGN_ENTITY_NAME" "1 n8WayMux16 " "Found entity 1: n8WayMux16" {  } { { "01/n8WayMux16.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/01/n8WayMux16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654694888048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654694888048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "01/dmux_8_way.v 1 1 " "Found 1 design units, including 1 entities, in source file 01/dmux_8_way.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmux_8_way " "Found entity 1: dmux_8_way" {  } { { "01/dmux_8_way.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/01/dmux_8_way.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654694888049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654694888049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "01/dmux_4_way.v 1 1 " "Found 1 design units, including 1 entities, in source file 01/dmux_4_way.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmux_4_way " "Found entity 1: dmux_4_way" {  } { { "01/dmux_4_way.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/01/dmux_4_way.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654694888050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654694888050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "01/dmux.v 1 1 " "Found 1 design units, including 1 entities, in source file 01/dmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmux " "Found entity 1: dmux" {  } { { "01/dmux.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/01/dmux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654694888051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654694888051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "03/bram/register.v 1 1 " "Found 1 design units, including 1 entities, in source file 03/bram/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "03/BRAM/register.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/03/BRAM/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654694888051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654694888051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "03/bram/bram_ram_8.v 1 1 " "Found 1 design units, including 1 entities, in source file 03/bram/bram_ram_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 bram_ram_8 " "Found entity 1: bram_ram_8" {  } { { "03/BRAM/bram_ram_8.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/03/BRAM/bram_ram_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654694888052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654694888052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "03/bram/bram_ram_64.v 1 1 " "Found 1 design units, including 1 entities, in source file 03/bram/bram_ram_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 bram_ram_64 " "Found entity 1: bram_ram_64" {  } { { "03/BRAM/bram_ram_64.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/03/BRAM/bram_ram_64.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654694888053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654694888053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "03/bram/bram_ram_512.v 1 1 " "Found 1 design units, including 1 entities, in source file 03/bram/bram_ram_512.v" { { "Info" "ISGN_ENTITY_NAME" "1 bram_ram_512 " "Found entity 1: bram_ram_512" {  } { { "03/BRAM/bram_ram_512.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/03/BRAM/bram_ram_512.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654694888054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654694888054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file program_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/program_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654694888055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654694888055 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "hack_cpu.v(65) " "Verilog HDL Module Instantiation warning at hack_cpu.v(65): ignored dangling comma in List of Port Connections" {  } { { "05/hack_cpu.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/05/hack_cpu.v" 65 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1654694888056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "05/hack_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file 05/hack_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 hack_cpu " "Found entity 1: hack_cpu" {  } { { "05/hack_cpu.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/05/hack_cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654694888056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654694888056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "04/rom_simulator.v 1 1 " "Found 1 design units, including 1 entities, in source file 04/rom_simulator.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_simulator " "Found entity 1: rom_simulator" {  } { { "04/rom_simulator.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/04/rom_simulator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654694888057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654694888057 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk rzfpga_pc.v(88) " "Verilog HDL Implicit Net warning at rzfpga_pc.v(88): created implicit net for \"clk\"" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 88 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654694888057 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "rzfpga_pc " "Elaborating entity \"rzfpga_pc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1654694888118 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SDA0 rzfpga_pc.v(28) " "Output port \"SDA0\" at rzfpga_pc.v(28) has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1654694888120 "|rzfpga_pc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SDA1 rzfpga_pc.v(29) " "Output port \"SDA1\" at rzfpga_pc.v(29) has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1654694888120 "|rzfpga_pc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SDA2 rzfpga_pc.v(30) " "Output port \"SDA2\" at rzfpga_pc.v(30) has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1654694888120 "|rzfpga_pc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SDA3 rzfpga_pc.v(31) " "Output port \"SDA3\" at rzfpga_pc.v(31) has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1654694888120 "|rzfpga_pc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SDA4 rzfpga_pc.v(32) " "Output port \"SDA4\" at rzfpga_pc.v(32) has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1654694888120 "|rzfpga_pc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SDA5 rzfpga_pc.v(33) " "Output port \"SDA5\" at rzfpga_pc.v(33) has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1654694888120 "|rzfpga_pc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SDA6 rzfpga_pc.v(34) " "Output port \"SDA6\" at rzfpga_pc.v(34) has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1654694888120 "|rzfpga_pc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SDA7 rzfpga_pc.v(35) " "Output port \"SDA7\" at rzfpga_pc.v(35) has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1654694888120 "|rzfpga_pc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SDA8 rzfpga_pc.v(36) " "Output port \"SDA8\" at rzfpga_pc.v(36) has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1654694888120 "|rzfpga_pc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SDA9 rzfpga_pc.v(37) " "Output port \"SDA9\" at rzfpga_pc.v(37) has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1654694888120 "|rzfpga_pc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SDA10 rzfpga_pc.v(38) " "Output port \"SDA10\" at rzfpga_pc.v(38) has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1654694888120 "|rzfpga_pc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SDA11 rzfpga_pc.v(39) " "Output port \"SDA11\" at rzfpga_pc.v(39) has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1654694888120 "|rzfpga_pc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SDBS0 rzfpga_pc.v(40) " "Output port \"SDBS0\" at rzfpga_pc.v(40) has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1654694888120 "|rzfpga_pc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SDBS1 rzfpga_pc.v(41) " "Output port \"SDBS1\" at rzfpga_pc.v(41) has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1654694888120 "|rzfpga_pc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SDLDQM rzfpga_pc.v(42) " "Output port \"SDLDQM\" at rzfpga_pc.v(42) has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1654694888120 "|rzfpga_pc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SDUDQM rzfpga_pc.v(43) " "Output port \"SDUDQM\" at rzfpga_pc.v(43) has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1654694888120 "|rzfpga_pc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SDCKE rzfpga_pc.v(44) " "Output port \"SDCKE\" at rzfpga_pc.v(44) has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1654694888120 "|rzfpga_pc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SDCLK rzfpga_pc.v(45) " "Output port \"SDCLK\" at rzfpga_pc.v(45) has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1654694888120 "|rzfpga_pc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SDCS rzfpga_pc.v(46) " "Output port \"SDCS\" at rzfpga_pc.v(46) has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1654694888120 "|rzfpga_pc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SDRAS rzfpga_pc.v(47) " "Output port \"SDRAS\" at rzfpga_pc.v(47) has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1654694888120 "|rzfpga_pc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SDCAS rzfpga_pc.v(48) " "Output port \"SDCAS\" at rzfpga_pc.v(48) has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1654694888120 "|rzfpga_pc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SDWE rzfpga_pc.v(49) " "Output port \"SDWE\" at rzfpga_pc.v(49) has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1654694888120 "|rzfpga_pc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pix0 rzfpga_pc.v(56) " "Output port \"pix0\" at rzfpga_pc.v(56) has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 56 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1654694888120 "|rzfpga_pc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pix1 rzfpga_pc.v(57) " "Output port \"pix1\" at rzfpga_pc.v(57) has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 57 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1654694888120 "|rzfpga_pc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pix2 rzfpga_pc.v(58) " "Output port \"pix2\" at rzfpga_pc.v(58) has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 58 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1654694888120 "|rzfpga_pc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hsyncout rzfpga_pc.v(59) " "Output port \"hsyncout\" at rzfpga_pc.v(59) has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 59 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1654694888120 "|rzfpga_pc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "vsyncout rzfpga_pc.v(61) " "Output port \"vsyncout\" at rzfpga_pc.v(61) has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 61 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1654694888120 "|rzfpga_pc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hack_cpu hack_cpu:cpu " "Elaborating entity \"hack_cpu\" for hierarchy \"hack_cpu:cpu\"" {  } { { "rzfpga_pc.v" "cpu" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654694888165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n2tmux16 hack_cpu:cpu\|n2tmux16:mux16_areg_in " "Elaborating entity \"n2tmux16\" for hierarchy \"hack_cpu:cpu\|n2tmux16:mux16_areg_in\"" {  } { { "05/hack_cpu.v" "mux16_areg_in" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/05/hack_cpu.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654694888167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n2tmux hack_cpu:cpu\|n2tmux16:mux16_areg_in\|n2tmux:mux16_a " "Elaborating entity \"n2tmux\" for hierarchy \"hack_cpu:cpu\|n2tmux16:mux16_areg_in\|n2tmux:mux16_a\"" {  } { { "01/n2tmux16.v" "mux16_a" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/01/n2tmux16.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654694888168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register hack_cpu:cpu\|register:a_register " "Elaborating entity \"register\" for hierarchy \"hack_cpu:cpu\|register:a_register\"" {  } { { "05/hack_cpu.v" "a_register" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/05/hack_cpu.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654694888170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUn2t hack_cpu:cpu\|ALUn2t:alu_inst_a " "Elaborating entity \"ALUn2t\" for hierarchy \"hack_cpu:cpu\|ALUn2t:alu_inst_a\"" {  } { { "05/hack_cpu.v" "alu_inst_a" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/05/hack_cpu.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654694888177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add16 hack_cpu:cpu\|ALUn2t:alu_inst_a\|Add16:add16_alu_a " "Elaborating entity \"Add16\" for hierarchy \"hack_cpu:cpu\|ALUn2t:alu_inst_a\|Add16:add16_alu_a\"" {  } { { "02/ALUn2t.v" "add16_alu_a" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/02/ALUn2t.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654694888178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder hack_cpu:cpu\|ALUn2t:alu_inst_a\|Add16:add16_alu_a\|FullAdder:full_adder_inst_a " "Elaborating entity \"FullAdder\" for hierarchy \"hack_cpu:cpu\|ALUn2t:alu_inst_a\|Add16:add16_alu_a\|FullAdder:full_adder_inst_a\"" {  } { { "02/Add16.v" "full_adder_inst_a" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/02/Add16.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654694888179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HalfAdder hack_cpu:cpu\|ALUn2t:alu_inst_a\|Add16:add16_alu_a\|FullAdder:full_adder_inst_a\|HalfAdder:half_adder_inst_a " "Elaborating entity \"HalfAdder\" for hierarchy \"hack_cpu:cpu\|ALUn2t:alu_inst_a\|Add16:add16_alu_a\|FullAdder:full_adder_inst_a\|HalfAdder:half_adder_inst_a\"" {  } { { "02/FullAdder.v" "half_adder_inst_a" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/02/FullAdder.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654694888179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter hack_cpu:cpu\|program_counter:pc_inst " "Elaborating entity \"program_counter\" for hierarchy \"hack_cpu:cpu\|program_counter:pc_inst\"" {  } { { "05/hack_cpu.v" "pc_inst" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/05/hack_cpu.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654694888191 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 program_counter.v(12) " "Verilog HDL assignment warning at program_counter.v(12): truncated value with size 32 to match size of target (16)" {  } { { "program_counter.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/program_counter.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654694888191 "|rzfpga_pc|hack_cpu:cpu|program_counter:pc_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bram_ram_512 bram_ram_512:main_ram " "Elaborating entity \"bram_ram_512\" for hierarchy \"bram_ram_512:main_ram\"" {  } { { "rzfpga_pc.v" "main_ram" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654694888192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmux_8_way bram_ram_512:main_ram\|dmux_8_way:dmux_8_way_a " "Elaborating entity \"dmux_8_way\" for hierarchy \"bram_ram_512:main_ram\|dmux_8_way:dmux_8_way_a\"" {  } { { "03/BRAM/bram_ram_512.v" "dmux_8_way_a" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/03/BRAM/bram_ram_512.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654694888193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmux bram_ram_512:main_ram\|dmux_8_way:dmux_8_way_a\|dmux:split " "Elaborating entity \"dmux\" for hierarchy \"bram_ram_512:main_ram\|dmux_8_way:dmux_8_way_a\|dmux:split\"" {  } { { "01/dmux_8_way.v" "split" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/01/dmux_8_way.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654694888193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmux_4_way bram_ram_512:main_ram\|dmux_8_way:dmux_8_way_a\|dmux_4_way:dmux_low_nibble " "Elaborating entity \"dmux_4_way\" for hierarchy \"bram_ram_512:main_ram\|dmux_8_way:dmux_8_way_a\|dmux_4_way:dmux_low_nibble\"" {  } { { "01/dmux_8_way.v" "dmux_low_nibble" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/01/dmux_8_way.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654694888194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bram_ram_64 bram_ram_512:main_ram\|bram_ram_64:bram_ram_64_a " "Elaborating entity \"bram_ram_64\" for hierarchy \"bram_ram_512:main_ram\|bram_ram_64:bram_ram_64_a\"" {  } { { "03/BRAM/bram_ram_512.v" "bram_ram_64_a" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/03/BRAM/bram_ram_512.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654694888195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bram_ram_8 bram_ram_512:main_ram\|bram_ram_64:bram_ram_64_a\|bram_ram_8:bram_ram_8_a " "Elaborating entity \"bram_ram_8\" for hierarchy \"bram_ram_512:main_ram\|bram_ram_64:bram_ram_64_a\|bram_ram_8:bram_ram_8_a\"" {  } { { "03/BRAM/bram_ram_64.v" "bram_ram_8_a" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/03/BRAM/bram_ram_64.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654694888198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n8WayMux16 bram_ram_512:main_ram\|bram_ram_64:bram_ram_64_a\|bram_ram_8:bram_ram_8_a\|n8WayMux16:n8WayMux16_a " "Elaborating entity \"n8WayMux16\" for hierarchy \"bram_ram_512:main_ram\|bram_ram_64:bram_ram_64_a\|bram_ram_8:bram_ram_8_a\|n8WayMux16:n8WayMux16_a\"" {  } { { "03/BRAM/bram_ram_8.v" "n8WayMux16_a" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/03/BRAM/bram_ram_8.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654694888230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_simulator rom_simulator:rom " "Elaborating entity \"rom_simulator\" for hierarchy \"rom_simulator:rom\"" {  } { { "rzfpga_pc.v" "rom" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654694892249 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1654694897784 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DQ0 " "bidirectional pin \"DQ0\" has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1654694897826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DQ1 " "bidirectional pin \"DQ1\" has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1654694897826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DQ2 " "bidirectional pin \"DQ2\" has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1654694897826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DQ3 " "bidirectional pin \"DQ3\" has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1654694897826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DQ4 " "bidirectional pin \"DQ4\" has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1654694897826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DQ5 " "bidirectional pin \"DQ5\" has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 17 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1654694897826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DQ6 " "bidirectional pin \"DQ6\" has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1654694897826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DQ7 " "bidirectional pin \"DQ7\" has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1654694897826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DQ8 " "bidirectional pin \"DQ8\" has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1654694897826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DQ9 " "bidirectional pin \"DQ9\" has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1654694897826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DQ10 " "bidirectional pin \"DQ10\" has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1654694897826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DQ11 " "bidirectional pin \"DQ11\" has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1654694897826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DQ12 " "bidirectional pin \"DQ12\" has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 24 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1654694897826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DQ13 " "bidirectional pin \"DQ13\" has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1654694897826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DQ14 " "bidirectional pin \"DQ14\" has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1654694897826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DQ15 " "bidirectional pin \"DQ15\" has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1654694897826 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1654694897826 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SDA0 GND " "Pin \"SDA0\" is stuck at GND" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654694897837 "|rzfpga_pc|SDA0"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDA1 GND " "Pin \"SDA1\" is stuck at GND" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654694897837 "|rzfpga_pc|SDA1"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDA2 GND " "Pin \"SDA2\" is stuck at GND" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654694897837 "|rzfpga_pc|SDA2"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDA3 GND " "Pin \"SDA3\" is stuck at GND" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654694897837 "|rzfpga_pc|SDA3"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDA4 GND " "Pin \"SDA4\" is stuck at GND" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654694897837 "|rzfpga_pc|SDA4"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDA5 GND " "Pin \"SDA5\" is stuck at GND" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654694897837 "|rzfpga_pc|SDA5"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDA6 GND " "Pin \"SDA6\" is stuck at GND" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654694897837 "|rzfpga_pc|SDA6"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDA7 GND " "Pin \"SDA7\" is stuck at GND" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654694897837 "|rzfpga_pc|SDA7"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDA8 GND " "Pin \"SDA8\" is stuck at GND" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654694897837 "|rzfpga_pc|SDA8"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDA9 GND " "Pin \"SDA9\" is stuck at GND" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654694897837 "|rzfpga_pc|SDA9"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDA10 GND " "Pin \"SDA10\" is stuck at GND" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654694897837 "|rzfpga_pc|SDA10"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDA11 GND " "Pin \"SDA11\" is stuck at GND" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654694897837 "|rzfpga_pc|SDA11"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDBS0 GND " "Pin \"SDBS0\" is stuck at GND" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654694897837 "|rzfpga_pc|SDBS0"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDBS1 GND " "Pin \"SDBS1\" is stuck at GND" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654694897837 "|rzfpga_pc|SDBS1"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDLDQM GND " "Pin \"SDLDQM\" is stuck at GND" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654694897837 "|rzfpga_pc|SDLDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDUDQM GND " "Pin \"SDUDQM\" is stuck at GND" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654694897837 "|rzfpga_pc|SDUDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDCKE GND " "Pin \"SDCKE\" is stuck at GND" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654694897837 "|rzfpga_pc|SDCKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDCLK GND " "Pin \"SDCLK\" is stuck at GND" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654694897837 "|rzfpga_pc|SDCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDCS GND " "Pin \"SDCS\" is stuck at GND" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654694897837 "|rzfpga_pc|SDCS"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAS GND " "Pin \"SDRAS\" is stuck at GND" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654694897837 "|rzfpga_pc|SDRAS"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDCAS GND " "Pin \"SDCAS\" is stuck at GND" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654694897837 "|rzfpga_pc|SDCAS"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDWE GND " "Pin \"SDWE\" is stuck at GND" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654694897837 "|rzfpga_pc|SDWE"} { "Warning" "WMLS_MLS_STUCK_PIN" "led1 VCC " "Pin \"led1\" is stuck at VCC" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654694897837 "|rzfpga_pc|led1"} { "Warning" "WMLS_MLS_STUCK_PIN" "pix0 GND " "Pin \"pix0\" is stuck at GND" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654694897837 "|rzfpga_pc|pix0"} { "Warning" "WMLS_MLS_STUCK_PIN" "pix1 GND " "Pin \"pix1\" is stuck at GND" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654694897837 "|rzfpga_pc|pix1"} { "Warning" "WMLS_MLS_STUCK_PIN" "pix2 GND " "Pin \"pix2\" is stuck at GND" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654694897837 "|rzfpga_pc|pix2"} { "Warning" "WMLS_MLS_STUCK_PIN" "hsyncout GND " "Pin \"hsyncout\" is stuck at GND" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654694897837 "|rzfpga_pc|hsyncout"} { "Warning" "WMLS_MLS_STUCK_PIN" "vsyncout GND " "Pin \"vsyncout\" is stuck at GND" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654694897837 "|rzfpga_pc|vsyncout"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1654694897837 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1654694897879 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1654694898116 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1654694901302 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654694901302 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key1 " "No output dependent on input pin \"key1\"" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654694901480 "|rzfpga_pc|key1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key2 " "No output dependent on input pin \"key2\"" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654694901480 "|rzfpga_pc|key2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key3 " "No output dependent on input pin \"key3\"" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654694901480 "|rzfpga_pc|key3"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1654694901480 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "95 " "Implemented 95 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1654694901480 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1654694901480 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1654694901480 ""} { "Info" "ICUT_CUT_TM_LCELLS" "43 " "Implemented 43 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1654694901480 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1654694901480 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 82 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 82 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5019 " "Peak virtual memory: 5019 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654694901504 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun  8 08:28:21 2022 " "Processing ended: Wed Jun  8 08:28:21 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654694901504 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654694901504 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654694901504 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1654694901504 ""}
