multiline_comment|/*&n; * arch/ppc/platforms/ebony.c&n; *&n; * Ebony board specific routines&n; *&n; * Matt Porter &lt;mporter@mvista.com&gt;&n; *&n; * Copyright 2002 MontaVista Software Inc.&n; *&n; * This program is free software; you can redistribute  it and/or modify it&n; * under  the terms of  the GNU General  Public License as published by the&n; * Free Software Foundation;  either version 2 of the  License, or (at your&n; * option) any later version.&n; */
macro_line|#include &lt;linux/config.h&gt;
macro_line|#include &lt;linux/stddef.h&gt;
macro_line|#include &lt;linux/kernel.h&gt;
macro_line|#include &lt;linux/init.h&gt;
macro_line|#include &lt;linux/errno.h&gt;
macro_line|#include &lt;linux/reboot.h&gt;
macro_line|#include &lt;linux/pci.h&gt;
macro_line|#include &lt;linux/kdev_t.h&gt;
macro_line|#include &lt;linux/types.h&gt;
macro_line|#include &lt;linux/major.h&gt;
macro_line|#include &lt;linux/blkdev.h&gt;
macro_line|#include &lt;linux/console.h&gt;
macro_line|#include &lt;linux/delay.h&gt;
macro_line|#include &lt;linux/ide.h&gt;
macro_line|#include &lt;linux/initrd.h&gt;
macro_line|#include &lt;linux/irq.h&gt;
macro_line|#include &lt;linux/seq_file.h&gt;
macro_line|#include &lt;linux/root_dev.h&gt;
macro_line|#include &lt;linux/tty.h&gt;
macro_line|#include &lt;linux/serial.h&gt;
macro_line|#include &lt;linux/serial_core.h&gt;
macro_line|#include &lt;asm/system.h&gt;
macro_line|#include &lt;asm/pgtable.h&gt;
macro_line|#include &lt;asm/page.h&gt;
macro_line|#include &lt;asm/dma.h&gt;
macro_line|#include &lt;asm/io.h&gt;
macro_line|#include &lt;asm/machdep.h&gt;
macro_line|#include &lt;asm/pci-bridge.h&gt;
macro_line|#include &lt;asm/time.h&gt;
macro_line|#include &lt;asm/todc.h&gt;
macro_line|#include &lt;asm/bootinfo.h&gt;
macro_line|#include &lt;asm/ppc4xx_pic.h&gt;
multiline_comment|/*&n; * Ebony IRQ triggering/polarity settings&n; */
DECL|variable|__initdata
r_static
id|u_char
id|ebony_IRQ_initsenses
(braket
)braket
id|__initdata
op_assign
(brace
(paren
id|IRQ_SENSE_LEVEL
op_or
id|IRQ_POLARITY_POSITIVE
)paren
comma
multiline_comment|/* 0: UART 0 */
(paren
id|IRQ_SENSE_LEVEL
op_or
id|IRQ_POLARITY_POSITIVE
)paren
comma
multiline_comment|/* 1: UART 1 */
(paren
id|IRQ_SENSE_LEVEL
op_or
id|IRQ_POLARITY_POSITIVE
)paren
comma
multiline_comment|/* 2: IIC 0 */
(paren
id|IRQ_SENSE_LEVEL
op_or
id|IRQ_POLARITY_POSITIVE
)paren
comma
multiline_comment|/* 3: IIC 1 */
(paren
id|IRQ_SENSE_LEVEL
op_or
id|IRQ_POLARITY_POSITIVE
)paren
comma
multiline_comment|/* 4: PCI Inb Mess */
(paren
id|IRQ_SENSE_LEVEL
op_or
id|IRQ_POLARITY_POSITIVE
)paren
comma
multiline_comment|/* 5: PCI Cmd Wrt */
(paren
id|IRQ_SENSE_LEVEL
op_or
id|IRQ_POLARITY_POSITIVE
)paren
comma
multiline_comment|/* 6: PCI PM */
(paren
id|IRQ_SENSE_EDGE
op_or
id|IRQ_POLARITY_POSITIVE
)paren
comma
multiline_comment|/* 7: PCI MSI 0 */
(paren
id|IRQ_SENSE_EDGE
op_or
id|IRQ_POLARITY_POSITIVE
)paren
comma
multiline_comment|/* 8: PCI MSI 1 */
(paren
id|IRQ_SENSE_EDGE
op_or
id|IRQ_POLARITY_POSITIVE
)paren
comma
multiline_comment|/* 9: PCI MSI 2 */
(paren
id|IRQ_SENSE_LEVEL
op_or
id|IRQ_POLARITY_POSITIVE
)paren
comma
multiline_comment|/* 10: MAL TX EOB */
(paren
id|IRQ_SENSE_LEVEL
op_or
id|IRQ_POLARITY_POSITIVE
)paren
comma
multiline_comment|/* 11: MAL RX EOB */
(paren
id|IRQ_SENSE_LEVEL
op_or
id|IRQ_POLARITY_POSITIVE
)paren
comma
multiline_comment|/* 12: DMA Chan 0 */
(paren
id|IRQ_SENSE_LEVEL
op_or
id|IRQ_POLARITY_POSITIVE
)paren
comma
multiline_comment|/* 13: DMA Chan 1 */
(paren
id|IRQ_SENSE_LEVEL
op_or
id|IRQ_POLARITY_POSITIVE
)paren
comma
multiline_comment|/* 14: DMA Chan 2 */
(paren
id|IRQ_SENSE_LEVEL
op_or
id|IRQ_POLARITY_POSITIVE
)paren
comma
multiline_comment|/* 15: DMA Chan 3 */
(paren
id|IRQ_SENSE_LEVEL
op_or
id|IRQ_POLARITY_POSITIVE
)paren
comma
multiline_comment|/* 16: Reserved */
(paren
id|IRQ_SENSE_LEVEL
op_or
id|IRQ_POLARITY_POSITIVE
)paren
comma
multiline_comment|/* 17: Reserved */
(paren
id|IRQ_SENSE_LEVEL
op_or
id|IRQ_POLARITY_POSITIVE
)paren
comma
multiline_comment|/* 18: GPT Timer 0 */
(paren
id|IRQ_SENSE_LEVEL
op_or
id|IRQ_POLARITY_POSITIVE
)paren
comma
multiline_comment|/* 19: GPT Timer 1 */
(paren
id|IRQ_SENSE_LEVEL
op_or
id|IRQ_POLARITY_POSITIVE
)paren
comma
multiline_comment|/* 20: GPT Timer 2 */
(paren
id|IRQ_SENSE_LEVEL
op_or
id|IRQ_POLARITY_POSITIVE
)paren
comma
multiline_comment|/* 21: GPT Timer 3 */
(paren
id|IRQ_SENSE_LEVEL
op_or
id|IRQ_POLARITY_POSITIVE
)paren
comma
multiline_comment|/* 22: GPT Timer 4 */
(paren
id|IRQ_SENSE_LEVEL
op_or
id|IRQ_POLARITY_NEGATIVE
)paren
comma
multiline_comment|/* 23: Ext Int 0 */
(paren
id|IRQ_SENSE_LEVEL
op_or
id|IRQ_POLARITY_NEGATIVE
)paren
comma
multiline_comment|/* 24: Ext Int 1 */
(paren
id|IRQ_SENSE_LEVEL
op_or
id|IRQ_POLARITY_NEGATIVE
)paren
comma
multiline_comment|/* 25: Ext Int 2 */
(paren
id|IRQ_SENSE_LEVEL
op_or
id|IRQ_POLARITY_NEGATIVE
)paren
comma
multiline_comment|/* 26: Ext Int 3 */
(paren
id|IRQ_SENSE_LEVEL
op_or
id|IRQ_POLARITY_POSITIVE
)paren
comma
multiline_comment|/* 27: Ext Int 4 */
(paren
id|IRQ_SENSE_EDGE
op_or
id|IRQ_POLARITY_NEGATIVE
)paren
comma
multiline_comment|/* 28: Ext Int 5 */
(paren
id|IRQ_SENSE_LEVEL
op_or
id|IRQ_POLARITY_NEGATIVE
)paren
comma
multiline_comment|/* 29: Ext Int 6 */
(paren
id|IRQ_SENSE_LEVEL
op_or
id|IRQ_POLARITY_POSITIVE
)paren
comma
multiline_comment|/* 30: UIC1 NC Int */
(paren
id|IRQ_SENSE_LEVEL
op_or
id|IRQ_POLARITY_POSITIVE
)paren
comma
multiline_comment|/* 31: UIC1 Crit Int */
(paren
id|IRQ_SENSE_LEVEL
op_or
id|IRQ_POLARITY_POSITIVE
)paren
comma
multiline_comment|/* 32: MAL SERR */
(paren
id|IRQ_SENSE_LEVEL
op_or
id|IRQ_POLARITY_POSITIVE
)paren
comma
multiline_comment|/* 33: MAL TXDE */
(paren
id|IRQ_SENSE_LEVEL
op_or
id|IRQ_POLARITY_POSITIVE
)paren
comma
multiline_comment|/* 34: MAL RXDE */
(paren
id|IRQ_SENSE_LEVEL
op_or
id|IRQ_POLARITY_POSITIVE
)paren
comma
multiline_comment|/* 35: ECC Unc Err */
(paren
id|IRQ_SENSE_LEVEL
op_or
id|IRQ_POLARITY_POSITIVE
)paren
comma
multiline_comment|/* 36: ECC Corr Err */
(paren
id|IRQ_SENSE_LEVEL
op_or
id|IRQ_POLARITY_POSITIVE
)paren
comma
multiline_comment|/* 37: Ext Bus Ctrl */
(paren
id|IRQ_SENSE_LEVEL
op_or
id|IRQ_POLARITY_POSITIVE
)paren
comma
multiline_comment|/* 38: Ext Bus Mstr */
(paren
id|IRQ_SENSE_LEVEL
op_or
id|IRQ_POLARITY_POSITIVE
)paren
comma
multiline_comment|/* 39: OPB-&gt;PLB */
(paren
id|IRQ_SENSE_EDGE
op_or
id|IRQ_POLARITY_POSITIVE
)paren
comma
multiline_comment|/* 40: PCI MSI 3 */
(paren
id|IRQ_SENSE_EDGE
op_or
id|IRQ_POLARITY_POSITIVE
)paren
comma
multiline_comment|/* 41: PCI MSI 4 */
(paren
id|IRQ_SENSE_EDGE
op_or
id|IRQ_POLARITY_POSITIVE
)paren
comma
multiline_comment|/* 42: PCI MSI 5 */
(paren
id|IRQ_SENSE_EDGE
op_or
id|IRQ_POLARITY_POSITIVE
)paren
comma
multiline_comment|/* 43: PCI MSI 6 */
(paren
id|IRQ_SENSE_EDGE
op_or
id|IRQ_POLARITY_POSITIVE
)paren
comma
multiline_comment|/* 44: PCI MSI 7 */
(paren
id|IRQ_SENSE_EDGE
op_or
id|IRQ_POLARITY_POSITIVE
)paren
comma
multiline_comment|/* 45: PCI MSI 8 */
(paren
id|IRQ_SENSE_EDGE
op_or
id|IRQ_POLARITY_POSITIVE
)paren
comma
multiline_comment|/* 46: PCI MSI 9 */
(paren
id|IRQ_SENSE_EDGE
op_or
id|IRQ_POLARITY_POSITIVE
)paren
comma
multiline_comment|/* 47: PCI MSI 10 */
(paren
id|IRQ_SENSE_EDGE
op_or
id|IRQ_POLARITY_POSITIVE
)paren
comma
multiline_comment|/* 48: PCI MSI 11 */
(paren
id|IRQ_SENSE_LEVEL
op_or
id|IRQ_POLARITY_POSITIVE
)paren
comma
multiline_comment|/* 49: PLB Perf Mon */
(paren
id|IRQ_SENSE_LEVEL
op_or
id|IRQ_POLARITY_POSITIVE
)paren
comma
multiline_comment|/* 50: Ext Int 7 */
(paren
id|IRQ_SENSE_LEVEL
op_or
id|IRQ_POLARITY_NEGATIVE
)paren
comma
multiline_comment|/* 51: Ext Int 8 */
(paren
id|IRQ_SENSE_LEVEL
op_or
id|IRQ_POLARITY_NEGATIVE
)paren
comma
multiline_comment|/* 52: Ext Int 9 */
(paren
id|IRQ_SENSE_LEVEL
op_or
id|IRQ_POLARITY_NEGATIVE
)paren
comma
multiline_comment|/* 53: Ext Int 10 */
(paren
id|IRQ_SENSE_LEVEL
op_or
id|IRQ_POLARITY_NEGATIVE
)paren
comma
multiline_comment|/* 54: Ext Int 11 */
(paren
id|IRQ_SENSE_LEVEL
op_or
id|IRQ_POLARITY_NEGATIVE
)paren
comma
multiline_comment|/* 55: Ext Int 12 */
(paren
id|IRQ_SENSE_LEVEL
op_or
id|IRQ_POLARITY_POSITIVE
)paren
comma
multiline_comment|/* 56: Ser ROM Err */
(paren
id|IRQ_SENSE_LEVEL
op_or
id|IRQ_POLARITY_POSITIVE
)paren
comma
multiline_comment|/* 57: Reserved */
(paren
id|IRQ_SENSE_LEVEL
op_or
id|IRQ_POLARITY_POSITIVE
)paren
comma
multiline_comment|/* 58: Reserved */
(paren
id|IRQ_SENSE_LEVEL
op_or
id|IRQ_POLARITY_POSITIVE
)paren
comma
multiline_comment|/* 59: PCI Async Err */
(paren
id|IRQ_SENSE_LEVEL
op_or
id|IRQ_POLARITY_POSITIVE
)paren
comma
multiline_comment|/* 60: EMAC 0 */
(paren
id|IRQ_SENSE_LEVEL
op_or
id|IRQ_POLARITY_POSITIVE
)paren
comma
multiline_comment|/* 61: EMAC 0 WOL */
(paren
id|IRQ_SENSE_LEVEL
op_or
id|IRQ_POLARITY_POSITIVE
)paren
comma
multiline_comment|/* 62: EMAC 1 */
(paren
id|IRQ_SENSE_LEVEL
op_or
id|IRQ_POLARITY_POSITIVE
)paren
comma
multiline_comment|/* 63: EMAC 1 WOL */
)brace
suffix:semicolon
r_extern
r_void
m_abort
(paren
r_void
)paren
suffix:semicolon
multiline_comment|/* Global Variables */
DECL|variable|__res
id|bd_t
id|__res
suffix:semicolon
r_static
r_void
id|__init
DECL|function|ebony_calibrate_decr
id|ebony_calibrate_decr
c_func
(paren
r_void
)paren
(brace
r_int
r_int
id|freq
suffix:semicolon
multiline_comment|/*&n;&t; * Determine system clock speed&n;&t; *&n;&t; * If we are on Rev. B silicon, then use&n;&t; * default external system clock.  If we are&n;&t; * on Rev. C silicon then errata forces us to&n;&t; * use the internal clock.&n;&t; */
r_switch
c_cond
(paren
id|PVR_REV
c_func
(paren
id|mfspr
c_func
(paren
id|PVR
)paren
)paren
)paren
(brace
r_case
id|PVR_REV
c_func
(paren
id|PVR_440GP_RB
)paren
suffix:colon
id|freq
op_assign
id|EBONY_440GP_RB_SYSCLK
suffix:semicolon
r_break
suffix:semicolon
r_case
id|PVR_REV
c_func
(paren
id|PVR_440GP_RC1
)paren
suffix:colon
r_default
suffix:colon
id|freq
op_assign
id|EBONY_440GP_RC_SYSCLK
suffix:semicolon
r_break
suffix:semicolon
)brace
id|tb_ticks_per_jiffy
op_assign
id|freq
op_div
id|HZ
suffix:semicolon
id|tb_to_us
op_assign
id|mulhwu_scale_factor
c_func
(paren
id|freq
comma
l_int|1000000
)paren
suffix:semicolon
multiline_comment|/* Set the time base to zero */
id|mtspr
c_func
(paren
id|SPRN_TBWL
comma
l_int|0
)paren
suffix:semicolon
id|mtspr
c_func
(paren
id|SPRN_TBWU
comma
l_int|0
)paren
suffix:semicolon
multiline_comment|/* Clear any pending timer interrupts */
id|mtspr
c_func
(paren
id|SPRN_TSR
comma
id|TSR_ENW
op_or
id|TSR_WIS
op_or
id|TSR_DIS
op_or
id|TSR_FIS
)paren
suffix:semicolon
multiline_comment|/* Enable decrementer interrupt */
id|mtspr
c_func
(paren
id|SPRN_TCR
comma
id|TCR_DIE
)paren
suffix:semicolon
)brace
r_static
r_int
DECL|function|ebony_show_cpuinfo
id|ebony_show_cpuinfo
c_func
(paren
r_struct
id|seq_file
op_star
id|m
)paren
(brace
id|seq_printf
c_func
(paren
id|m
comma
l_string|&quot;vendor&bslash;t&bslash;t: IBM&bslash;n&quot;
)paren
suffix:semicolon
id|seq_printf
c_func
(paren
id|m
comma
l_string|&quot;machine&bslash;t&bslash;t: Ebony&bslash;n&quot;
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
r_static
r_inline
r_int
DECL|function|ebony_map_irq
id|ebony_map_irq
c_func
(paren
r_struct
id|pci_dev
op_star
id|dev
comma
r_int
r_char
id|idsel
comma
r_int
r_char
id|pin
)paren
(brace
r_static
r_char
id|pci_irq_table
(braket
)braket
(braket
l_int|4
)braket
op_assign
multiline_comment|/*&n;&t; *&t;PCI IDSEL/INTPIN-&gt;INTLINE &n;&t; * &t;   A   B   C   D&n;&t; */
(brace
(brace
l_int|23
comma
l_int|23
comma
l_int|23
comma
l_int|23
)brace
comma
multiline_comment|/* IDSEL 1 - PCI Slot 0 */
(brace
l_int|24
comma
l_int|24
comma
l_int|24
comma
l_int|24
)brace
comma
multiline_comment|/* IDSEL 2 - PCI Slot 1 */
(brace
l_int|25
comma
l_int|25
comma
l_int|25
comma
l_int|25
)brace
comma
multiline_comment|/* IDSEL 3 - PCI Slot 2 */
(brace
l_int|26
comma
l_int|26
comma
l_int|26
comma
l_int|26
)brace
comma
multiline_comment|/* IDSEL 4 - PCI Slot 3 */
)brace
suffix:semicolon
r_const
r_int
id|min_idsel
op_assign
l_int|1
comma
id|max_idsel
op_assign
l_int|4
comma
id|irqs_per_slot
op_assign
l_int|4
suffix:semicolon
r_return
id|PCI_IRQ_TABLE_LOOKUP
suffix:semicolon
)brace
DECL|macro|PCIX_WRITEL
mdefine_line|#define PCIX_WRITEL(value, offset) &bslash;&n;&t;(writel(value, (u32)pcix_reg_base+offset))
multiline_comment|/*&n; * FIXME: This is only here to &quot;make it work&quot;.  This will move&n; * to a ibm_pcix.c which will contain a generic IBM PCIX bridge&n; * configuration library. -Matt&n; */
r_static
r_void
id|__init
DECL|function|ebony_setup_pcix
id|ebony_setup_pcix
c_func
(paren
r_void
)paren
(brace
r_void
op_star
id|pcix_reg_base
suffix:semicolon
id|pcix_reg_base
op_assign
id|ioremap64
c_func
(paren
id|PCIX0_REG_BASE
comma
id|PCIX0_REG_SIZE
)paren
suffix:semicolon
multiline_comment|/* Disable all windows */
id|PCIX_WRITEL
c_func
(paren
l_int|0
comma
id|PCIX0_POM0SA
)paren
suffix:semicolon
id|PCIX_WRITEL
c_func
(paren
l_int|0
comma
id|PCIX0_POM1SA
)paren
suffix:semicolon
id|PCIX_WRITEL
c_func
(paren
l_int|0
comma
id|PCIX0_POM2SA
)paren
suffix:semicolon
id|PCIX_WRITEL
c_func
(paren
l_int|0
comma
id|PCIX0_PIM0SA
)paren
suffix:semicolon
id|PCIX_WRITEL
c_func
(paren
l_int|0
comma
id|PCIX0_PIM1SA
)paren
suffix:semicolon
id|PCIX_WRITEL
c_func
(paren
l_int|0
comma
id|PCIX0_PIM2SA
)paren
suffix:semicolon
multiline_comment|/* Setup 2GB PLB-&gt;PCI outbound mem window (3_8000_0000-&gt;0_8000_0000) */
id|PCIX_WRITEL
c_func
(paren
l_int|0x00000003
comma
id|PCIX0_POM0LAH
)paren
suffix:semicolon
id|PCIX_WRITEL
c_func
(paren
l_int|0x80000000
comma
id|PCIX0_POM0LAL
)paren
suffix:semicolon
id|PCIX_WRITEL
c_func
(paren
l_int|0x00000000
comma
id|PCIX0_POM0PCIAH
)paren
suffix:semicolon
id|PCIX_WRITEL
c_func
(paren
l_int|0x80000000
comma
id|PCIX0_POM0PCIAL
)paren
suffix:semicolon
id|PCIX_WRITEL
c_func
(paren
l_int|0x80000001
comma
id|PCIX0_POM0SA
)paren
suffix:semicolon
multiline_comment|/* Setup 2GB PCI-&gt;PLB inbound memory window at 0, enable MSIs */
id|PCIX_WRITEL
c_func
(paren
l_int|0x00000000
comma
id|PCIX0_PIM0LAH
)paren
suffix:semicolon
id|PCIX_WRITEL
c_func
(paren
l_int|0x00000000
comma
id|PCIX0_PIM0LAL
)paren
suffix:semicolon
id|PCIX_WRITEL
c_func
(paren
l_int|0x80000007
comma
id|PCIX0_PIM0SA
)paren
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
)brace
r_static
r_void
id|__init
DECL|function|ebony_setup_hose
id|ebony_setup_hose
c_func
(paren
r_void
)paren
(brace
r_struct
id|pci_controller
op_star
id|hose
suffix:semicolon
multiline_comment|/* Configure windows on the PCI-X host bridge */
id|ebony_setup_pcix
c_func
(paren
)paren
suffix:semicolon
id|hose
op_assign
id|pcibios_alloc_controller
c_func
(paren
)paren
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|hose
)paren
r_return
suffix:semicolon
id|hose-&gt;first_busno
op_assign
l_int|0
suffix:semicolon
id|hose-&gt;last_busno
op_assign
l_int|0xff
suffix:semicolon
id|hose-&gt;pci_mem_offset
op_assign
id|EBONY_PCI_MEM_OFFSET
suffix:semicolon
id|pci_init_resource
c_func
(paren
op_amp
id|hose-&gt;io_resource
comma
id|EBONY_PCI_LOWER_IO
comma
id|EBONY_PCI_UPPER_IO
comma
id|IORESOURCE_IO
comma
l_string|&quot;PCI host bridge&quot;
)paren
suffix:semicolon
id|pci_init_resource
c_func
(paren
op_amp
id|hose-&gt;mem_resources
(braket
l_int|0
)braket
comma
id|EBONY_PCI_LOWER_MEM
comma
id|EBONY_PCI_UPPER_MEM
comma
id|IORESOURCE_MEM
comma
l_string|&quot;PCI host bridge&quot;
)paren
suffix:semicolon
id|hose-&gt;io_space.start
op_assign
id|EBONY_PCI_LOWER_IO
suffix:semicolon
id|hose-&gt;io_space.end
op_assign
id|EBONY_PCI_UPPER_IO
suffix:semicolon
id|hose-&gt;mem_space.start
op_assign
id|EBONY_PCI_LOWER_MEM
suffix:semicolon
id|hose-&gt;mem_space.end
op_assign
id|EBONY_PCI_UPPER_MEM
suffix:semicolon
id|isa_io_base
op_assign
(paren
r_int
r_int
)paren
id|ioremap64
c_func
(paren
id|EBONY_PCI_IO_BASE
comma
id|EBONY_PCI_IO_SIZE
)paren
suffix:semicolon
id|hose-&gt;io_base_virt
op_assign
(paren
r_void
op_star
)paren
id|isa_io_base
suffix:semicolon
id|setup_indirect_pci
c_func
(paren
id|hose
comma
id|EBONY_PCI_CFGA_PLB32
comma
id|EBONY_PCI_CFGD_PLB32
)paren
suffix:semicolon
id|hose-&gt;set_cfg_type
op_assign
l_int|1
suffix:semicolon
id|hose-&gt;last_busno
op_assign
id|pciauto_bus_scan
c_func
(paren
id|hose
comma
id|hose-&gt;first_busno
)paren
suffix:semicolon
id|ppc_md.pci_swizzle
op_assign
id|common_swizzle
suffix:semicolon
id|ppc_md.pci_map_irq
op_assign
id|ebony_map_irq
suffix:semicolon
)brace
id|TODC_ALLOC
c_func
(paren
)paren
suffix:semicolon
r_static
r_void
id|__init
DECL|function|ebony_early_serial_map
id|ebony_early_serial_map
c_func
(paren
r_void
)paren
(brace
r_struct
id|uart_port
id|port
suffix:semicolon
multiline_comment|/* Setup ioremapped serial port access */
id|memset
c_func
(paren
op_amp
id|port
comma
l_int|0
comma
r_sizeof
(paren
id|port
)paren
)paren
suffix:semicolon
id|port.membase
op_assign
id|ioremap64
c_func
(paren
id|PPC440GP_UART0_ADDR
comma
l_int|8
)paren
suffix:semicolon
id|port.irq
op_assign
l_int|0
suffix:semicolon
id|port.uartclk
op_assign
id|BASE_BAUD
op_star
l_int|16
suffix:semicolon
id|port.regshift
op_assign
l_int|0
suffix:semicolon
id|port.iotype
op_assign
id|SERIAL_IO_MEM
suffix:semicolon
id|port.flags
op_assign
id|ASYNC_BOOT_AUTOCONF
op_or
id|ASYNC_SKIP_TEST
suffix:semicolon
id|port.line
op_assign
l_int|0
suffix:semicolon
r_if
c_cond
(paren
id|early_serial_setup
c_func
(paren
op_amp
id|port
)paren
op_ne
l_int|0
)paren
(brace
id|printk
c_func
(paren
l_string|&quot;Early serial init of port 0 failed&bslash;n&quot;
)paren
suffix:semicolon
)brace
id|port.membase
op_assign
id|ioremap64
c_func
(paren
id|PPC440GP_UART1_ADDR
comma
l_int|8
)paren
suffix:semicolon
id|port.irq
op_assign
l_int|1
suffix:semicolon
id|port.line
op_assign
l_int|1
suffix:semicolon
r_if
c_cond
(paren
id|early_serial_setup
c_func
(paren
op_amp
id|port
)paren
op_ne
l_int|0
)paren
(brace
id|printk
c_func
(paren
l_string|&quot;Early serial init of port 1 failed&bslash;n&quot;
)paren
suffix:semicolon
)brace
)brace
r_static
r_void
id|__init
DECL|function|ebony_setup_arch
id|ebony_setup_arch
c_func
(paren
r_void
)paren
(brace
r_int
r_char
op_star
id|vpd_base
suffix:semicolon
r_struct
id|ibm440gp_clocks
id|clocks
suffix:semicolon
macro_line|#if !defined(CONFIG_BDI_SWITCH)
multiline_comment|/*&n;&t; * The Abatron BDI JTAG debugger does not tolerate others&n;&t; * mucking with the debug registers.&n;&t; */
id|mtspr
c_func
(paren
id|SPRN_DBCR0
comma
(paren
id|DBCR0_TDE
op_or
id|DBCR0_IDM
)paren
)paren
suffix:semicolon
macro_line|#endif
multiline_comment|/* Retrieve MAC addresses */
id|vpd_base
op_assign
id|ioremap64
c_func
(paren
id|EBONY_VPD_BASE
comma
id|EBONY_VPD_SIZE
)paren
suffix:semicolon
id|memcpy
c_func
(paren
id|__res.bi_enetaddr
(braket
l_int|0
)braket
comma
id|EBONY_NA0_ADDR
c_func
(paren
id|vpd_base
)paren
comma
l_int|6
)paren
suffix:semicolon
id|memcpy
c_func
(paren
id|__res.bi_enetaddr
(braket
l_int|1
)braket
comma
id|EBONY_NA1_ADDR
c_func
(paren
id|vpd_base
)paren
comma
l_int|6
)paren
suffix:semicolon
multiline_comment|/*&n;&t; * Determine various clocks.&n;&t; * To be completely correct we should get SysClk&n;&t; * from FPGA, because it can be changed by on-board switches&n;&t; * --ebs&n;&t; */
id|ibm440gp_get_clocks
c_func
(paren
op_amp
id|clocks
comma
l_int|33333333
comma
l_int|6
op_star
l_int|1843200
)paren
suffix:semicolon
id|__res.bi_opb_busfreq
op_assign
id|clocks.opb
suffix:semicolon
multiline_comment|/* Use IIC in standard (100 kHz) mode */
id|__res.bi_iic_fast
(braket
l_int|0
)braket
op_assign
id|__res.bi_iic_fast
(braket
l_int|1
)braket
op_assign
l_int|0
suffix:semicolon
multiline_comment|/* Setup TODC access */
id|TODC_INIT
c_func
(paren
id|TODC_TYPE_DS1743
comma
l_int|0
comma
l_int|0
comma
id|ioremap64
c_func
(paren
id|EBONY_RTC_ADDR
comma
id|EBONY_RTC_SIZE
)paren
comma
l_int|8
)paren
suffix:semicolon
multiline_comment|/* init to some ~sane value until calibrate_delay() runs */
id|loops_per_jiffy
op_assign
l_int|50000000
op_div
id|HZ
suffix:semicolon
multiline_comment|/* Setup PCI host bridge */
id|ebony_setup_hose
c_func
(paren
)paren
suffix:semicolon
macro_line|#ifdef CONFIG_BLK_DEV_INITRD
r_if
c_cond
(paren
id|initrd_start
)paren
id|ROOT_DEV
op_assign
id|Root_RAM0
suffix:semicolon
r_else
macro_line|#endif
macro_line|#ifdef CONFIG_ROOT_NFS
id|ROOT_DEV
op_assign
id|Root_NFS
suffix:semicolon
macro_line|#else
id|ROOT_DEV
op_assign
id|Root_HDA1
suffix:semicolon
macro_line|#endif
macro_line|#ifdef CONFIG_VT
id|conswitchp
op_assign
op_amp
id|dummy_con
suffix:semicolon
macro_line|#endif
id|ebony_early_serial_map
c_func
(paren
)paren
suffix:semicolon
id|ibm4xxPIC_InitSenses
op_assign
id|ebony_IRQ_initsenses
suffix:semicolon
id|ibm4xxPIC_NumInitSenses
op_assign
r_sizeof
(paren
id|ebony_IRQ_initsenses
)paren
suffix:semicolon
multiline_comment|/* Identify the system */
id|printk
c_func
(paren
l_string|&quot;IBM Ebony port (MontaVista Software, Inc. (source@mvista.com))&bslash;n&quot;
)paren
suffix:semicolon
)brace
r_static
r_void
DECL|function|ebony_restart
id|ebony_restart
c_func
(paren
r_char
op_star
id|cmd
)paren
(brace
id|local_irq_disable
c_func
(paren
)paren
suffix:semicolon
m_abort
(paren
)paren
suffix:semicolon
)brace
r_static
r_void
DECL|function|ebony_power_off
id|ebony_power_off
c_func
(paren
r_void
)paren
(brace
id|local_irq_disable
c_func
(paren
)paren
suffix:semicolon
r_for
c_loop
(paren
suffix:semicolon
suffix:semicolon
)paren
(brace
suffix:semicolon
)brace
)brace
r_static
r_void
DECL|function|ebony_halt
id|ebony_halt
c_func
(paren
r_void
)paren
(brace
id|local_irq_disable
c_func
(paren
)paren
suffix:semicolon
r_for
c_loop
(paren
suffix:semicolon
suffix:semicolon
)paren
(brace
suffix:semicolon
)brace
)brace
multiline_comment|/*&n; * Read the 440GP memory controller to get size of system memory.&n; */
r_static
r_int
r_int
id|__init
DECL|function|ebony_find_end_of_memory
id|ebony_find_end_of_memory
c_func
(paren
r_void
)paren
(brace
id|u32
id|i
comma
id|bank_config
suffix:semicolon
id|u32
id|mem_size
op_assign
l_int|0
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
l_int|4
suffix:semicolon
id|i
op_increment
)paren
(brace
r_switch
c_cond
(paren
id|i
)paren
(brace
r_case
l_int|0
suffix:colon
id|mtdcr
c_func
(paren
id|DCRN_SDRAM0_CFGADDR
comma
id|SDRAM0_B0CR
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|1
suffix:colon
id|mtdcr
c_func
(paren
id|DCRN_SDRAM0_CFGADDR
comma
id|SDRAM0_B1CR
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|2
suffix:colon
id|mtdcr
c_func
(paren
id|DCRN_SDRAM0_CFGADDR
comma
id|SDRAM0_B2CR
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|3
suffix:colon
id|mtdcr
c_func
(paren
id|DCRN_SDRAM0_CFGADDR
comma
id|SDRAM0_B3CR
)paren
suffix:semicolon
r_break
suffix:semicolon
)brace
id|bank_config
op_assign
id|mfdcr
c_func
(paren
id|DCRN_SDRAM0_CFGDATA
)paren
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
(paren
id|bank_config
op_amp
id|SDRAM_CONFIG_BANK_ENABLE
)paren
)paren
r_continue
suffix:semicolon
r_switch
c_cond
(paren
id|SDRAM_CONFIG_BANK_SIZE
c_func
(paren
id|bank_config
)paren
)paren
(brace
r_case
id|SDRAM_CONFIG_SIZE_8M
suffix:colon
id|mem_size
op_add_assign
id|PPC44x_MEM_SIZE_8M
suffix:semicolon
r_break
suffix:semicolon
r_case
id|SDRAM_CONFIG_SIZE_16M
suffix:colon
id|mem_size
op_add_assign
id|PPC44x_MEM_SIZE_16M
suffix:semicolon
r_break
suffix:semicolon
r_case
id|SDRAM_CONFIG_SIZE_32M
suffix:colon
id|mem_size
op_add_assign
id|PPC44x_MEM_SIZE_32M
suffix:semicolon
r_break
suffix:semicolon
r_case
id|SDRAM_CONFIG_SIZE_64M
suffix:colon
id|mem_size
op_add_assign
id|PPC44x_MEM_SIZE_64M
suffix:semicolon
r_break
suffix:semicolon
r_case
id|SDRAM_CONFIG_SIZE_128M
suffix:colon
id|mem_size
op_add_assign
id|PPC44x_MEM_SIZE_128M
suffix:semicolon
r_break
suffix:semicolon
r_case
id|SDRAM_CONFIG_SIZE_256M
suffix:colon
id|mem_size
op_add_assign
id|PPC44x_MEM_SIZE_256M
suffix:semicolon
r_break
suffix:semicolon
r_case
id|SDRAM_CONFIG_SIZE_512M
suffix:colon
id|mem_size
op_add_assign
id|PPC44x_MEM_SIZE_512M
suffix:semicolon
r_break
suffix:semicolon
)brace
)brace
r_return
id|mem_size
suffix:semicolon
)brace
r_static
r_void
id|__init
DECL|function|ebony_init_irq
id|ebony_init_irq
c_func
(paren
r_void
)paren
(brace
r_int
id|i
suffix:semicolon
id|ppc4xx_pic_init
c_func
(paren
)paren
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|NR_IRQS
suffix:semicolon
id|i
op_increment
)paren
id|irq_desc
(braket
id|i
)braket
dot
id|handler
op_assign
id|ppc4xx_pic
suffix:semicolon
)brace
macro_line|#ifdef CONFIG_SERIAL_TEXT_DEBUG
macro_line|#include &lt;linux/serialP.h&gt;
macro_line|#include &lt;linux/serial_reg.h&gt;
macro_line|#include &lt;asm/serial.h&gt;
DECL|variable|rs_table
r_static
r_struct
id|serial_state
id|rs_table
(braket
id|RS_TABLE_SIZE
)braket
op_assign
(brace
id|SERIAL_PORT_DFNS
multiline_comment|/* Defined in &lt;asm/serial.h&gt; */
)brace
suffix:semicolon
r_static
r_void
DECL|function|ebony_progress
id|ebony_progress
c_func
(paren
r_char
op_star
id|s
comma
r_int
r_int
id|hex
)paren
(brace
r_volatile
r_char
id|c
suffix:semicolon
r_volatile
r_int
r_int
id|com_port
suffix:semicolon
id|u16
id|shift
suffix:semicolon
id|com_port
op_assign
(paren
r_int
r_int
)paren
id|rs_table
(braket
l_int|0
)braket
dot
id|iomem_base
suffix:semicolon
id|shift
op_assign
id|rs_table
(braket
l_int|0
)braket
dot
id|iomem_reg_shift
suffix:semicolon
r_while
c_loop
(paren
(paren
id|c
op_assign
op_star
id|s
op_increment
)paren
op_ne
l_int|0
)paren
(brace
r_while
c_loop
(paren
(paren
op_star
(paren
(paren
r_volatile
r_int
r_char
op_star
)paren
id|com_port
op_plus
(paren
id|UART_LSR
op_lshift
id|shift
)paren
)paren
op_amp
id|UART_LSR_THRE
)paren
op_eq
l_int|0
)paren
suffix:semicolon
op_star
(paren
r_volatile
r_int
r_char
op_star
)paren
id|com_port
op_assign
id|c
suffix:semicolon
)brace
multiline_comment|/* Send LF/CR to pretty up output */
r_while
c_loop
(paren
(paren
op_star
(paren
(paren
r_volatile
r_int
r_char
op_star
)paren
id|com_port
op_plus
(paren
id|UART_LSR
op_lshift
id|shift
)paren
)paren
op_amp
id|UART_LSR_THRE
)paren
op_eq
l_int|0
)paren
suffix:semicolon
op_star
(paren
r_volatile
r_int
r_char
op_star
)paren
id|com_port
op_assign
l_char|&squot;&bslash;r&squot;
suffix:semicolon
r_while
c_loop
(paren
(paren
op_star
(paren
(paren
r_volatile
r_int
r_char
op_star
)paren
id|com_port
op_plus
(paren
id|UART_LSR
op_lshift
id|shift
)paren
)paren
op_amp
id|UART_LSR_THRE
)paren
op_eq
l_int|0
)paren
suffix:semicolon
op_star
(paren
r_volatile
r_int
r_char
op_star
)paren
id|com_port
op_assign
l_char|&squot;&bslash;n&squot;
suffix:semicolon
)brace
macro_line|#endif /* CONFIG_SERIAL_TEXT_DEBUG */
DECL|function|platform_init
r_void
id|__init
id|platform_init
c_func
(paren
r_int
r_int
id|r3
comma
r_int
r_int
id|r4
comma
r_int
r_int
id|r5
comma
r_int
r_int
id|r6
comma
r_int
r_int
id|r7
)paren
(brace
id|parse_bootinfo
c_func
(paren
(paren
r_struct
id|bi_record
op_star
)paren
(paren
id|r3
op_plus
id|KERNELBASE
)paren
)paren
suffix:semicolon
id|ppc_md.setup_arch
op_assign
id|ebony_setup_arch
suffix:semicolon
id|ppc_md.show_cpuinfo
op_assign
id|ebony_show_cpuinfo
suffix:semicolon
id|ppc_md.init_IRQ
op_assign
id|ebony_init_irq
suffix:semicolon
id|ppc_md.get_irq
op_assign
l_int|NULL
suffix:semicolon
multiline_comment|/* Set in ppc4xx_pic_init() */
id|ppc_md.find_end_of_memory
op_assign
id|ebony_find_end_of_memory
suffix:semicolon
id|ppc_md.restart
op_assign
id|ebony_restart
suffix:semicolon
id|ppc_md.power_off
op_assign
id|ebony_power_off
suffix:semicolon
id|ppc_md.halt
op_assign
id|ebony_halt
suffix:semicolon
id|ppc_md.calibrate_decr
op_assign
id|ebony_calibrate_decr
suffix:semicolon
id|ppc_md.time_init
op_assign
id|todc_time_init
suffix:semicolon
id|ppc_md.set_rtc_time
op_assign
id|todc_set_rtc_time
suffix:semicolon
id|ppc_md.get_rtc_time
op_assign
id|todc_get_rtc_time
suffix:semicolon
id|ppc_md.nvram_read_val
op_assign
id|todc_direct_read_val
suffix:semicolon
id|ppc_md.nvram_write_val
op_assign
id|todc_direct_write_val
suffix:semicolon
macro_line|#ifdef CONFIG_SERIAL_TEXT_DEBUG
id|ppc_md.progress
op_assign
id|ebony_progress
suffix:semicolon
macro_line|#endif /* CONFIG_SERIAL_TEXT_DEBUG */
macro_line|#ifdef CONFIG_KGDB
id|ppc_md.early_serial_map
op_assign
id|ebony_early_serial_map
suffix:semicolon
macro_line|#endif
)brace
eof
