"/home/rohit/Downloads/frame-codebase/application_core/fpga_rtl/radiant/source/impl_1/color_table.sv=verilog,work"
"/home/rohit/Downloads/frame-codebase/application_core/fpga_rtl/radiant/source/impl_1/curve_cubic.sv=verilog,work"
"/home/rohit/Downloads/frame-codebase/application_core/fpga_rtl/radiant/source/impl_1/display.sv=verilog,work"
"/home/rohit/Downloads/frame-codebase/application_core/fpga_rtl/radiant/source/impl_1/fp_mult.sv=verilog,work"
"/home/rohit/Downloads/frame-codebase/application_core/fpga_rtl/radiant/source/impl_1/frame_buffer.sv=verilog,work"
"/home/rohit/Downloads/frame-codebase/application_core/fpga_rtl/radiant/source/impl_1/line.sv=verilog,work"
"/home/rohit/Downloads/frame-codebase/application_core/fpga_rtl/radiant/source/impl_1/lram_fb.sv=verilog,work"
"/home/rohit/Downloads/frame-codebase/application_core/fpga_rtl/radiant/source/impl_1/ram_inferred.sv=verilog,work"
"/home/rohit/Downloads/frame-codebase/application_core/fpga_rtl/radiant/source/impl_1/reset_sync.sv=verilog,work"
"/home/rohit/Downloads/frame-codebase/application_core/fpga_rtl/radiant/source/impl_1/simple_bayer.sv=verilog,work"
"/home/rohit/Downloads/frame-codebase/application_core/fpga_rtl/radiant/source/impl_1/spi.sv=verilog,work"
"/home/rohit/Downloads/frame-codebase/application_core/fpga_rtl/radiant/source/impl_1/vector_engine.sv=verilog,work"
"/home/rohit/Downloads/frame-codebase/application_core/fpga_rtl/radiant/source/impl_1/xy_to_addr.sv=verilog,work"
"/home/rohit/Downloads/frame-codebase/application_core/fpga_rtl/radiant/sim/top_sim/tb_top.sv=verilog,work"
"/home/rohit/Downloads/frame-codebase/application_core/fpga_rtl/radiant/stack_fifo/rtl/stack_fifo.v=verilog,work"
"/home/rohit/Downloads/frame-codebase/application_core/fpga_rtl/radiant/frame_buffer/rtl/frame_buffer.v=verilog,work"
"/home/rohit/Downloads/frame-codebase/application_core/fpga_rtl/radiant/dphy_rx_ip/rtl/dphy_rx_ip.v=verilog,work"
"/home/rohit/Downloads/frame-codebase/application_core/fpga_rtl/radiant/frame_buffer_ram/rtl/frame_buffer_ram.v=verilog,work"
"/home/rohit/Downloads/frame-codebase/application_core/fpga_rtl/radiant/osc_ip/rtl/osc_ip.v=verilog,work"
"/home/rohit/Downloads/frame-codebase/application_core/fpga_rtl/radiant/pll_ip/rtl/pll_ip.v=verilog,work"
"/home/rohit/Downloads/frame-codebase/application_core/fpga_rtl/radiant/ram_ip/rtl/ram_ip.v=verilog,work"
"/home/rohit/Downloads/frame-codebase/application_core/fpga_rtl/radiant/byte2pixel_ip/rtl/byte2pixel_ip.v=verilog,work"
