{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 06 11:38:41 2018 " "Info: Processing started: Thu Dec 06 11:38:41 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TEST_LIGHT -c TEST_LIGHT " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off TEST_LIGHT -c TEST_LIGHT" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../MY_LED7/MY_LED7.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../MY_LED7/MY_LED7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MY_LED7-behave " "Info: Found design unit 1: MY_LED7-behave" {  } { { "../MY_LED7/MY_LED7.vhd" "" { Text "D:/LKW_108/MY_LED7/MY_LED7.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 MY_LED7 " "Info: Found entity 1: MY_LED7" {  } { { "../MY_LED7/MY_LED7.vhd" "" { Text "D:/LKW_108/MY_LED7/MY_LED7.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../MY_DIVIDER/MY_DIVIDER.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../MY_DIVIDER/MY_DIVIDER.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MY_DIVIDER-behave " "Info: Found design unit 1: MY_DIVIDER-behave" {  } { { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 MY_DIVIDER " "Info: Found entity 1: MY_DIVIDER" {  } { { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../MY_LIGHT/MY_LIGHT.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../MY_LIGHT/MY_LIGHT.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MY_LIGHT-behave " "Info: Found design unit 1: MY_LIGHT-behave" {  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 MY_LIGHT " "Info: Found entity 1: MY_LIGHT" {  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TEST_LIGHT.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file TEST_LIGHT.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TEST_LIGHT " "Info: Found entity 1: TEST_LIGHT" {  } { { "TEST_LIGHT.bdf" "" { Schematic "D:/LKW_108/TEST_LIGHT/TEST_LIGHT.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "TEST_LIGHT " "Info: Elaborating entity \"TEST_LIGHT\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MY_LIGHT MY_LIGHT:inst " "Info: Elaborating entity \"MY_LIGHT\" for hierarchy \"MY_LIGHT:inst\"" {  } { { "TEST_LIGHT.bdf" "inst" { Schematic "D:/LKW_108/TEST_LIGHT/TEST_LIGHT.bdf" { { 160 456 608 320 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "A_LIGHT MY_LIGHT.vhd(37) " "Warning (10631): VHDL Process Statement warning at MY_LIGHT.vhd(37): inferring latch(es) for signal or variable \"A_LIGHT\", which holds its previous value in one or more paths through the process" {  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "A_NUM MY_LIGHT.vhd(37) " "Warning (10631): VHDL Process Statement warning at MY_LIGHT.vhd(37): inferring latch(es) for signal or variable \"A_NUM\", which holds its previous value in one or more paths through the process" {  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "B_LIGHT MY_LIGHT.vhd(37) " "Warning (10631): VHDL Process Statement warning at MY_LIGHT.vhd(37): inferring latch(es) for signal or variable \"B_LIGHT\", which holds its previous value in one or more paths through the process" {  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "B_NUM MY_LIGHT.vhd(37) " "Warning (10631): VHDL Process Statement warning at MY_LIGHT.vhd(37): inferring latch(es) for signal or variable \"B_NUM\", which holds its previous value in one or more paths through the process" {  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_NUM\[0\] MY_LIGHT.vhd(37) " "Info (10041): Inferred latch for \"B_NUM\[0\]\" at MY_LIGHT.vhd(37)" {  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_NUM\[1\] MY_LIGHT.vhd(37) " "Info (10041): Inferred latch for \"B_NUM\[1\]\" at MY_LIGHT.vhd(37)" {  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_NUM\[2\] MY_LIGHT.vhd(37) " "Info (10041): Inferred latch for \"B_NUM\[2\]\" at MY_LIGHT.vhd(37)" {  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_NUM\[3\] MY_LIGHT.vhd(37) " "Info (10041): Inferred latch for \"B_NUM\[3\]\" at MY_LIGHT.vhd(37)" {  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_NUM\[4\] MY_LIGHT.vhd(37) " "Info (10041): Inferred latch for \"B_NUM\[4\]\" at MY_LIGHT.vhd(37)" {  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_LIGHT\[0\] MY_LIGHT.vhd(37) " "Info (10041): Inferred latch for \"B_LIGHT\[0\]\" at MY_LIGHT.vhd(37)" {  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_LIGHT\[1\] MY_LIGHT.vhd(37) " "Info (10041): Inferred latch for \"B_LIGHT\[1\]\" at MY_LIGHT.vhd(37)" {  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_LIGHT\[2\] MY_LIGHT.vhd(37) " "Info (10041): Inferred latch for \"B_LIGHT\[2\]\" at MY_LIGHT.vhd(37)" {  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_NUM\[0\] MY_LIGHT.vhd(37) " "Info (10041): Inferred latch for \"A_NUM\[0\]\" at MY_LIGHT.vhd(37)" {  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_NUM\[1\] MY_LIGHT.vhd(37) " "Info (10041): Inferred latch for \"A_NUM\[1\]\" at MY_LIGHT.vhd(37)" {  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_NUM\[2\] MY_LIGHT.vhd(37) " "Info (10041): Inferred latch for \"A_NUM\[2\]\" at MY_LIGHT.vhd(37)" {  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_NUM\[3\] MY_LIGHT.vhd(37) " "Info (10041): Inferred latch for \"A_NUM\[3\]\" at MY_LIGHT.vhd(37)" {  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_NUM\[4\] MY_LIGHT.vhd(37) " "Info (10041): Inferred latch for \"A_NUM\[4\]\" at MY_LIGHT.vhd(37)" {  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_LIGHT\[0\] MY_LIGHT.vhd(37) " "Info (10041): Inferred latch for \"A_LIGHT\[0\]\" at MY_LIGHT.vhd(37)" {  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_LIGHT\[1\] MY_LIGHT.vhd(37) " "Info (10041): Inferred latch for \"A_LIGHT\[1\]\" at MY_LIGHT.vhd(37)" {  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_LIGHT\[2\] MY_LIGHT.vhd(37) " "Info (10041): Inferred latch for \"A_LIGHT\[2\]\" at MY_LIGHT.vhd(37)" {  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MY_DIVIDER MY_DIVIDER:inst1 " "Info: Elaborating entity \"MY_DIVIDER\" for hierarchy \"MY_DIVIDER:inst1\"" {  } { { "TEST_LIGHT.bdf" "inst1" { Schematic "D:/LKW_108/TEST_LIGHT/TEST_LIGHT.bdf" { { 192 288 384 288 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MY_LED7 MY_LED7:inst3 " "Info: Elaborating entity \"MY_LED7\" for hierarchy \"MY_LED7:inst3\"" {  } { { "TEST_LIGHT.bdf" "inst3" { Schematic "D:/LKW_108/TEST_LIGHT/TEST_LIGHT.bdf" { { 184 856 952 312 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MY_LIGHT:inst\|A_NUM\[0\] " "Warning: Latch MY_LIGHT:inst\|A_NUM\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA MY_LIGHT:inst\|COUNT\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal MY_LIGHT:inst\|COUNT\[5\]" {  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MY_LIGHT:inst\|A_NUM\[1\] " "Warning: Latch MY_LIGHT:inst\|A_NUM\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA MY_LIGHT:inst\|COUNT\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal MY_LIGHT:inst\|COUNT\[1\]" {  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MY_LIGHT:inst\|A_NUM\[4\] " "Warning: Latch MY_LIGHT:inst\|A_NUM\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA MY_LIGHT:inst\|COUNT\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal MY_LIGHT:inst\|COUNT\[4\]" {  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MY_LIGHT:inst\|A_NUM\[3\] " "Warning: Latch MY_LIGHT:inst\|A_NUM\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA MY_LIGHT:inst\|COUNT\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal MY_LIGHT:inst\|COUNT\[3\]" {  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MY_LIGHT:inst\|A_NUM\[2\] " "Warning: Latch MY_LIGHT:inst\|A_NUM\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA MY_LIGHT:inst\|COUNT\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal MY_LIGHT:inst\|COUNT\[2\]" {  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MY_LIGHT:inst\|B_NUM\[0\] " "Warning: Latch MY_LIGHT:inst\|B_NUM\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA MY_LIGHT:inst\|COUNT\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal MY_LIGHT:inst\|COUNT\[5\]" {  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MY_LIGHT:inst\|B_NUM\[1\] " "Warning: Latch MY_LIGHT:inst\|B_NUM\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA MY_LIGHT:inst\|COUNT\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal MY_LIGHT:inst\|COUNT\[1\]" {  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MY_LIGHT:inst\|B_NUM\[4\] " "Warning: Latch MY_LIGHT:inst\|B_NUM\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA MY_LIGHT:inst\|COUNT\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal MY_LIGHT:inst\|COUNT\[4\]" {  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MY_LIGHT:inst\|B_NUM\[3\] " "Warning: Latch MY_LIGHT:inst\|B_NUM\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA MY_LIGHT:inst\|COUNT\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal MY_LIGHT:inst\|COUNT\[3\]" {  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MY_LIGHT:inst\|B_NUM\[2\] " "Warning: Latch MY_LIGHT:inst\|B_NUM\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA MY_LIGHT:inst\|COUNT\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal MY_LIGHT:inst\|COUNT\[2\]" {  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "A_NUM10\[1\] GND " "Warning (13410): Pin \"A_NUM10\[1\]\" is stuck at GND" {  } { { "TEST_LIGHT.bdf" "" { Schematic "D:/LKW_108/TEST_LIGHT/TEST_LIGHT.bdf" { { 80 976 1152 96 "A_NUM10\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "B_NUM10\[1\] GND " "Warning (13410): Pin \"B_NUM10\[1\]\" is stuck at GND" {  } { { "TEST_LIGHT.bdf" "" { Schematic "D:/LKW_108/TEST_LIGHT/TEST_LIGHT.bdf" { { 336 976 1152 352 "B_NUM10\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "166 " "Info: Implemented 166 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Info: Implemented 1 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Info: Implemented 34 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "131 " "Info: Implemented 131 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "210 " "Info: Peak virtual memory: 210 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 06 11:38:45 2018 " "Info: Processing ended: Thu Dec 06 11:38:45 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 06 11:38:46 2018 " "Info: Processing started: Thu Dec 06 11:38:46 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off TEST_LIGHT -c TEST_LIGHT " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off TEST_LIGHT -c TEST_LIGHT" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "TEST_LIGHT EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"TEST_LIGHT\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node CLK (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MY_DIVIDER:inst1\|Q " "Info: Destination node MY_DIVIDER:inst1\|Q" {  } { { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 19 -1 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { MY_DIVIDER:inst1|Q } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { CLK } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } } { "TEST_LIGHT.bdf" "" { Schematic "D:/LKW_108/TEST_LIGHT/TEST_LIGHT.bdf" { { 216 56 224 232 "CLK" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MY_LIGHT:inst\|A_NUM\[0\]~843  " "Info: Automatically promoted node MY_LIGHT:inst\|A_NUM\[0\]~843 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MY_LIGHT:inst\|COUNT\[5\] " "Info: Destination node MY_LIGHT:inst\|COUNT\[5\]" {  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 24 -1 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { MY_LIGHT:inst|COUNT[5] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MY_LIGHT:inst\|COUNT\[4\] " "Info: Destination node MY_LIGHT:inst\|COUNT\[4\]" {  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 24 -1 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { MY_LIGHT:inst|COUNT[4] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MY_LIGHT:inst\|COUNT\[3\] " "Info: Destination node MY_LIGHT:inst\|COUNT\[3\]" {  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 24 -1 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { MY_LIGHT:inst|COUNT[3] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MY_LIGHT:inst\|COUNT\[1\] " "Info: Destination node MY_LIGHT:inst\|COUNT\[1\]" {  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 24 -1 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { MY_LIGHT:inst|COUNT[1] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MY_LIGHT:inst\|COUNT\[2\] " "Info: Destination node MY_LIGHT:inst\|COUNT\[2\]" {  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 24 -1 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { MY_LIGHT:inst|COUNT[2] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MY_LIGHT:inst\|COUNT\[0\] " "Info: Destination node MY_LIGHT:inst\|COUNT\[0\]" {  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 24 -1 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { MY_LIGHT:inst|COUNT[0] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MY_LIGHT:inst\|comb~6 " "Info: Destination node MY_LIGHT:inst\|comb~6" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { MY_LIGHT:inst|comb~6 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MY_LIGHT:inst\|comb~5 " "Info: Destination node MY_LIGHT:inst\|comb~5" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { MY_LIGHT:inst|comb~5 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MY_LIGHT:inst\|comb~7 " "Info: Destination node MY_LIGHT:inst\|comb~7" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { MY_LIGHT:inst|comb~7 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MY_LIGHT:inst\|comb~8 " "Info: Destination node MY_LIGHT:inst\|comb~8" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { MY_LIGHT:inst|comb~8 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 -1 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { MY_LIGHT:inst|A_NUM[0]~843 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "3.580 ns register register " "Info: Estimated most critical path is register to register delay of 3.580 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MY_DIVIDER:inst1\|DATA\[0\] 1 REG LAB_X34_Y12 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X34_Y12; Fanout = 3; REG Node = 'MY_DIVIDER:inst1\|DATA\[0\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { MY_DIVIDER:inst1|DATA[0] } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.455 ns) + CELL(0.414 ns) 0.869 ns MY_DIVIDER:inst1\|Add0~289 2 COMB LAB_X34_Y12 2 " "Info: 2: + IC(0.455 ns) + CELL(0.414 ns) = 0.869 ns; Loc. = LAB_X34_Y12; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~289'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.869 ns" { MY_DIVIDER:inst1|DATA[0] MY_DIVIDER:inst1|Add0~289 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.940 ns MY_DIVIDER:inst1\|Add0~291 3 COMB LAB_X34_Y12 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.940 ns; Loc. = LAB_X34_Y12; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~291'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~289 MY_DIVIDER:inst1|Add0~291 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.011 ns MY_DIVIDER:inst1\|Add0~293 4 COMB LAB_X34_Y12 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.011 ns; Loc. = LAB_X34_Y12; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~293'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~291 MY_DIVIDER:inst1|Add0~293 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.082 ns MY_DIVIDER:inst1\|Add0~295 5 COMB LAB_X34_Y12 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.082 ns; Loc. = LAB_X34_Y12; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~295'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~293 MY_DIVIDER:inst1|Add0~295 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.153 ns MY_DIVIDER:inst1\|Add0~297 6 COMB LAB_X34_Y12 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.153 ns; Loc. = LAB_X34_Y12; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~297'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~295 MY_DIVIDER:inst1|Add0~297 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.224 ns MY_DIVIDER:inst1\|Add0~299 7 COMB LAB_X34_Y12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.224 ns; Loc. = LAB_X34_Y12; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~299'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~297 MY_DIVIDER:inst1|Add0~299 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.295 ns MY_DIVIDER:inst1\|Add0~301 8 COMB LAB_X34_Y12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.295 ns; Loc. = LAB_X34_Y12; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~301'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~299 MY_DIVIDER:inst1|Add0~301 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.366 ns MY_DIVIDER:inst1\|Add0~303 9 COMB LAB_X34_Y12 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.366 ns; Loc. = LAB_X34_Y12; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~303'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~301 MY_DIVIDER:inst1|Add0~303 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.437 ns MY_DIVIDER:inst1\|Add0~305 10 COMB LAB_X34_Y12 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.437 ns; Loc. = LAB_X34_Y12; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~305'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~303 MY_DIVIDER:inst1|Add0~305 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.508 ns MY_DIVIDER:inst1\|Add0~307 11 COMB LAB_X34_Y12 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.508 ns; Loc. = LAB_X34_Y12; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~307'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~305 MY_DIVIDER:inst1|Add0~307 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.579 ns MY_DIVIDER:inst1\|Add0~309 12 COMB LAB_X34_Y12 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.579 ns; Loc. = LAB_X34_Y12; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~309'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~307 MY_DIVIDER:inst1|Add0~309 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.650 ns MY_DIVIDER:inst1\|Add0~311 13 COMB LAB_X34_Y12 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.650 ns; Loc. = LAB_X34_Y12; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~311'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~309 MY_DIVIDER:inst1|Add0~311 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 1.811 ns MY_DIVIDER:inst1\|Add0~313 14 COMB LAB_X34_Y11 2 " "Info: 14: + IC(0.090 ns) + CELL(0.071 ns) = 1.811 ns; Loc. = LAB_X34_Y11; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~313'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { MY_DIVIDER:inst1|Add0~311 MY_DIVIDER:inst1|Add0~313 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.882 ns MY_DIVIDER:inst1\|Add0~315 15 COMB LAB_X34_Y11 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.882 ns; Loc. = LAB_X34_Y11; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~315'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~313 MY_DIVIDER:inst1|Add0~315 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.953 ns MY_DIVIDER:inst1\|Add0~317 16 COMB LAB_X34_Y11 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.953 ns; Loc. = LAB_X34_Y11; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~317'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~315 MY_DIVIDER:inst1|Add0~317 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.024 ns MY_DIVIDER:inst1\|Add0~319 17 COMB LAB_X34_Y11 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 2.024 ns; Loc. = LAB_X34_Y11; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~319'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~317 MY_DIVIDER:inst1|Add0~319 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.095 ns MY_DIVIDER:inst1\|Add0~321 18 COMB LAB_X34_Y11 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.095 ns; Loc. = LAB_X34_Y11; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~321'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~319 MY_DIVIDER:inst1|Add0~321 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.166 ns MY_DIVIDER:inst1\|Add0~323 19 COMB LAB_X34_Y11 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.166 ns; Loc. = LAB_X34_Y11; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~323'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~321 MY_DIVIDER:inst1|Add0~323 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.237 ns MY_DIVIDER:inst1\|Add0~325 20 COMB LAB_X34_Y11 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.237 ns; Loc. = LAB_X34_Y11; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~325'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~323 MY_DIVIDER:inst1|Add0~325 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.308 ns MY_DIVIDER:inst1\|Add0~327 21 COMB LAB_X34_Y11 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.308 ns; Loc. = LAB_X34_Y11; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~327'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~325 MY_DIVIDER:inst1|Add0~327 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.379 ns MY_DIVIDER:inst1\|Add0~329 22 COMB LAB_X34_Y11 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.379 ns; Loc. = LAB_X34_Y11; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~329'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~327 MY_DIVIDER:inst1|Add0~329 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.450 ns MY_DIVIDER:inst1\|Add0~331 23 COMB LAB_X34_Y11 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.450 ns; Loc. = LAB_X34_Y11; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~331'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~329 MY_DIVIDER:inst1|Add0~331 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.521 ns MY_DIVIDER:inst1\|Add0~333 24 COMB LAB_X34_Y11 1 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.521 ns; Loc. = LAB_X34_Y11; Fanout = 1; COMB Node = 'MY_DIVIDER:inst1\|Add0~333'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~331 MY_DIVIDER:inst1|Add0~333 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.931 ns MY_DIVIDER:inst1\|Add0~334 25 COMB LAB_X34_Y11 1 " "Info: 25: + IC(0.000 ns) + CELL(0.410 ns) = 2.931 ns; Loc. = LAB_X34_Y11; Fanout = 1; COMB Node = 'MY_DIVIDER:inst1\|Add0~334'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { MY_DIVIDER:inst1|Add0~333 MY_DIVIDER:inst1|Add0~334 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 3.496 ns MY_DIVIDER:inst1\|DATA~202 26 COMB LAB_X34_Y11 1 " "Info: 26: + IC(0.127 ns) + CELL(0.438 ns) = 3.496 ns; Loc. = LAB_X34_Y11; Fanout = 1; COMB Node = 'MY_DIVIDER:inst1\|DATA~202'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { MY_DIVIDER:inst1|Add0~334 MY_DIVIDER:inst1|DATA~202 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.580 ns MY_DIVIDER:inst1\|DATA\[23\] 27 REG LAB_X34_Y11 2 " "Info: 27: + IC(0.000 ns) + CELL(0.084 ns) = 3.580 ns; Loc. = LAB_X34_Y11; Fanout = 2; REG Node = 'MY_DIVIDER:inst1\|DATA\[23\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { MY_DIVIDER:inst1|DATA~202 MY_DIVIDER:inst1|DATA[23] } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.908 ns ( 81.23 % ) " "Info: Total cell delay = 2.908 ns ( 81.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.672 ns ( 18.77 % ) " "Info: Total interconnect delay = 0.672 ns ( 18.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.580 ns" { MY_DIVIDER:inst1|DATA[0] MY_DIVIDER:inst1|Add0~289 MY_DIVIDER:inst1|Add0~291 MY_DIVIDER:inst1|Add0~293 MY_DIVIDER:inst1|Add0~295 MY_DIVIDER:inst1|Add0~297 MY_DIVIDER:inst1|Add0~299 MY_DIVIDER:inst1|Add0~301 MY_DIVIDER:inst1|Add0~303 MY_DIVIDER:inst1|Add0~305 MY_DIVIDER:inst1|Add0~307 MY_DIVIDER:inst1|Add0~309 MY_DIVIDER:inst1|Add0~311 MY_DIVIDER:inst1|Add0~313 MY_DIVIDER:inst1|Add0~315 MY_DIVIDER:inst1|Add0~317 MY_DIVIDER:inst1|Add0~319 MY_DIVIDER:inst1|Add0~321 MY_DIVIDER:inst1|Add0~323 MY_DIVIDER:inst1|Add0~325 MY_DIVIDER:inst1|Add0~327 MY_DIVIDER:inst1|Add0~329 MY_DIVIDER:inst1|Add0~331 MY_DIVIDER:inst1|Add0~333 MY_DIVIDER:inst1|Add0~334 MY_DIVIDER:inst1|DATA~202 MY_DIVIDER:inst1|DATA[23] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y12 X10_Y23 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y12 to location X10_Y23" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "34 " "Warning: Found 34 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_LIGHT\[0\] 0 " "Info: Pin \"A_LIGHT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_LIGHT\[1\] 0 " "Info: Pin \"A_LIGHT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_LIGHT\[2\] 0 " "Info: Pin \"A_LIGHT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_NUM1\[0\] 0 " "Info: Pin \"A_NUM1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_NUM1\[1\] 0 " "Info: Pin \"A_NUM1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_NUM1\[2\] 0 " "Info: Pin \"A_NUM1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_NUM1\[3\] 0 " "Info: Pin \"A_NUM1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_NUM1\[4\] 0 " "Info: Pin \"A_NUM1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_NUM1\[5\] 0 " "Info: Pin \"A_NUM1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_NUM1\[6\] 0 " "Info: Pin \"A_NUM1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_NUM10\[0\] 0 " "Info: Pin \"A_NUM10\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_NUM10\[1\] 0 " "Info: Pin \"A_NUM10\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_NUM10\[2\] 0 " "Info: Pin \"A_NUM10\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_NUM10\[3\] 0 " "Info: Pin \"A_NUM10\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_NUM10\[4\] 0 " "Info: Pin \"A_NUM10\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_NUM10\[5\] 0 " "Info: Pin \"A_NUM10\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_NUM10\[6\] 0 " "Info: Pin \"A_NUM10\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_LIGHT\[0\] 0 " "Info: Pin \"B_LIGHT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_LIGHT\[1\] 0 " "Info: Pin \"B_LIGHT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_LIGHT\[2\] 0 " "Info: Pin \"B_LIGHT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_NUM1\[0\] 0 " "Info: Pin \"B_NUM1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_NUM1\[1\] 0 " "Info: Pin \"B_NUM1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_NUM1\[2\] 0 " "Info: Pin \"B_NUM1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_NUM1\[3\] 0 " "Info: Pin \"B_NUM1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_NUM1\[4\] 0 " "Info: Pin \"B_NUM1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_NUM1\[5\] 0 " "Info: Pin \"B_NUM1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_NUM1\[6\] 0 " "Info: Pin \"B_NUM1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_NUM10\[0\] 0 " "Info: Pin \"B_NUM10\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_NUM10\[1\] 0 " "Info: Pin \"B_NUM10\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_NUM10\[2\] 0 " "Info: Pin \"B_NUM10\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_NUM10\[3\] 0 " "Info: Pin \"B_NUM10\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_NUM10\[4\] 0 " "Info: Pin \"B_NUM10\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_NUM10\[5\] 0 " "Info: Pin \"B_NUM10\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_NUM10\[6\] 0 " "Info: Pin \"B_NUM10\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "2 " "Warning: Following 2 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "A_NUM10\[1\] GND " "Info: Pin A_NUM10\[1\] has GND driving its datain port" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { A_NUM10[1] } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "A_NUM10\[1\]" } } } } { "TEST_LIGHT.bdf" "" { Schematic "D:/LKW_108/TEST_LIGHT/TEST_LIGHT.bdf" { { 80 976 1152 96 "A_NUM10\[0..6\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { A_NUM10[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "B_NUM10\[1\] GND " "Info: Pin B_NUM10\[1\] has GND driving its datain port" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { B_NUM10[1] } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "B_NUM10\[1\]" } } } } { "TEST_LIGHT.bdf" "" { Schematic "D:/LKW_108/TEST_LIGHT/TEST_LIGHT.bdf" { { 336 976 1152 352 "B_NUM10\[0..6\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { B_NUM10[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/LKW_108/TEST_LIGHT/TEST_LIGHT.fit.smsg " "Info: Generated suppressed messages file D:/LKW_108/TEST_LIGHT/TEST_LIGHT.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "245 " "Info: Peak virtual memory: 245 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 06 11:38:53 2018 " "Info: Processing ended: Thu Dec 06 11:38:53 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 06 11:38:54 2018 " "Info: Processing started: Thu Dec 06 11:38:54 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off TEST_LIGHT -c TEST_LIGHT " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off TEST_LIGHT -c TEST_LIGHT" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "235 " "Info: Peak virtual memory: 235 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 06 11:38:57 2018 " "Info: Processing ended: Thu Dec 06 11:38:57 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 06 11:38:58 2018 " "Info: Processing started: Thu Dec 06 11:38:58 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off TEST_LIGHT -c TEST_LIGHT --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off TEST_LIGHT -c TEST_LIGHT --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "MY_LIGHT:inst\|A_NUM\[2\] " "Warning: Node \"MY_LIGHT:inst\|A_NUM\[2\]\" is a latch" {  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "MY_LIGHT:inst\|A_NUM\[4\] " "Warning: Node \"MY_LIGHT:inst\|A_NUM\[4\]\" is a latch" {  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "MY_LIGHT:inst\|A_NUM\[3\] " "Warning: Node \"MY_LIGHT:inst\|A_NUM\[3\]\" is a latch" {  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "MY_LIGHT:inst\|A_NUM\[1\] " "Warning: Node \"MY_LIGHT:inst\|A_NUM\[1\]\" is a latch" {  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "MY_LIGHT:inst\|A_NUM\[0\] " "Warning: Node \"MY_LIGHT:inst\|A_NUM\[0\]\" is a latch" {  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "MY_LIGHT:inst\|B_NUM\[2\] " "Warning: Node \"MY_LIGHT:inst\|B_NUM\[2\]\" is a latch" {  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "MY_LIGHT:inst\|B_NUM\[1\] " "Warning: Node \"MY_LIGHT:inst\|B_NUM\[1\]\" is a latch" {  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "MY_LIGHT:inst\|B_NUM\[3\] " "Warning: Node \"MY_LIGHT:inst\|B_NUM\[3\]\" is a latch" {  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "MY_LIGHT:inst\|B_NUM\[4\] " "Warning: Node \"MY_LIGHT:inst\|B_NUM\[4\]\" is a latch" {  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "MY_LIGHT:inst\|B_NUM\[0\] " "Warning: Node \"MY_LIGHT:inst\|B_NUM\[0\]\" is a latch" {  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "MY_LIGHT:inst\|A_LIGHT\[2\] " "Warning: Node \"MY_LIGHT:inst\|A_LIGHT\[2\]\" is a latch" {  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "MY_LIGHT:inst\|A_LIGHT\[1\] " "Warning: Node \"MY_LIGHT:inst\|A_LIGHT\[1\]\" is a latch" {  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "MY_LIGHT:inst\|A_LIGHT\[0\] " "Warning: Node \"MY_LIGHT:inst\|A_LIGHT\[0\]\" is a latch" {  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "MY_LIGHT:inst\|B_LIGHT\[2\] " "Warning: Node \"MY_LIGHT:inst\|B_LIGHT\[2\]\" is a latch" {  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "MY_LIGHT:inst\|B_LIGHT\[1\] " "Warning: Node \"MY_LIGHT:inst\|B_LIGHT\[1\]\" is a latch" {  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "MY_LIGHT:inst\|B_LIGHT\[0\] " "Warning: Node \"MY_LIGHT:inst\|B_LIGHT\[0\]\" is a latch" {  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "TEST_LIGHT.bdf" "" { Schematic "D:/LKW_108/TEST_LIGHT/TEST_LIGHT.bdf" { { 216 56 224 232 "CLK" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "8 " "Warning: Found 8 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "MY_LIGHT:inst\|COUNT\[2\] " "Info: Detected ripple clock \"MY_LIGHT:inst\|COUNT\[2\]\" as buffer" {  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 24 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "MY_LIGHT:inst\|COUNT\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "MY_LIGHT:inst\|B_NUM\[3\]~1629 " "Info: Detected gated clock \"MY_LIGHT:inst\|B_NUM\[3\]~1629\" as buffer" {  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "MY_LIGHT:inst\|B_NUM\[3\]~1629" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "MY_LIGHT:inst\|COUNT\[5\] " "Info: Detected ripple clock \"MY_LIGHT:inst\|COUNT\[5\]\" as buffer" {  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 24 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "MY_LIGHT:inst\|COUNT\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "MY_LIGHT:inst\|COUNT\[3\] " "Info: Detected ripple clock \"MY_LIGHT:inst\|COUNT\[3\]\" as buffer" {  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 24 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "MY_LIGHT:inst\|COUNT\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "MY_LIGHT:inst\|COUNT\[4\] " "Info: Detected ripple clock \"MY_LIGHT:inst\|COUNT\[4\]\" as buffer" {  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 24 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "MY_LIGHT:inst\|COUNT\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "MY_LIGHT:inst\|A_NUM\[0\]~843 " "Info: Detected gated clock \"MY_LIGHT:inst\|A_NUM\[0\]~843\" as buffer" {  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "MY_LIGHT:inst\|A_NUM\[0\]~843" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "MY_DIVIDER:inst1\|Q " "Info: Detected ripple clock \"MY_DIVIDER:inst1\|Q\" as buffer" {  } { { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 19 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "MY_DIVIDER:inst1\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "MY_LIGHT:inst\|COUNT\[1\] " "Info: Detected ripple clock \"MY_LIGHT:inst\|COUNT\[1\]\" as buffer" {  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 24 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "MY_LIGHT:inst\|COUNT\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register MY_DIVIDER:inst1\|DATA\[0\] register MY_DIVIDER:inst1\|DATA\[23\] 275.1 MHz 3.635 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 275.1 MHz between source register \"MY_DIVIDER:inst1\|DATA\[0\]\" and destination register \"MY_DIVIDER:inst1\|DATA\[23\]\" (period= 3.635 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.413 ns + Longest register register " "Info: + Longest register to register delay is 3.413 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MY_DIVIDER:inst1\|DATA\[0\] 1 REG LCFF_X34_Y12_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y12_N1; Fanout = 3; REG Node = 'MY_DIVIDER:inst1\|DATA\[0\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { MY_DIVIDER:inst1|DATA[0] } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.393 ns) 0.708 ns MY_DIVIDER:inst1\|Add0~289 2 COMB LCCOMB_X34_Y12_N8 2 " "Info: 2: + IC(0.315 ns) + CELL(0.393 ns) = 0.708 ns; Loc. = LCCOMB_X34_Y12_N8; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~289'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.708 ns" { MY_DIVIDER:inst1|DATA[0] MY_DIVIDER:inst1|Add0~289 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.779 ns MY_DIVIDER:inst1\|Add0~291 3 COMB LCCOMB_X34_Y12_N10 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.779 ns; Loc. = LCCOMB_X34_Y12_N10; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~291'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~289 MY_DIVIDER:inst1|Add0~291 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.850 ns MY_DIVIDER:inst1\|Add0~293 4 COMB LCCOMB_X34_Y12_N12 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.850 ns; Loc. = LCCOMB_X34_Y12_N12; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~293'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~291 MY_DIVIDER:inst1|Add0~293 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.009 ns MY_DIVIDER:inst1\|Add0~295 5 COMB LCCOMB_X34_Y12_N14 2 " "Info: 5: + IC(0.000 ns) + CELL(0.159 ns) = 1.009 ns; Loc. = LCCOMB_X34_Y12_N14; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~295'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { MY_DIVIDER:inst1|Add0~293 MY_DIVIDER:inst1|Add0~295 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.080 ns MY_DIVIDER:inst1\|Add0~297 6 COMB LCCOMB_X34_Y12_N16 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.080 ns; Loc. = LCCOMB_X34_Y12_N16; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~297'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~295 MY_DIVIDER:inst1|Add0~297 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.151 ns MY_DIVIDER:inst1\|Add0~299 7 COMB LCCOMB_X34_Y12_N18 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.151 ns; Loc. = LCCOMB_X34_Y12_N18; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~299'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~297 MY_DIVIDER:inst1|Add0~299 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.222 ns MY_DIVIDER:inst1\|Add0~301 8 COMB LCCOMB_X34_Y12_N20 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.222 ns; Loc. = LCCOMB_X34_Y12_N20; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~301'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~299 MY_DIVIDER:inst1|Add0~301 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.293 ns MY_DIVIDER:inst1\|Add0~303 9 COMB LCCOMB_X34_Y12_N22 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.293 ns; Loc. = LCCOMB_X34_Y12_N22; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~303'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~301 MY_DIVIDER:inst1|Add0~303 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.364 ns MY_DIVIDER:inst1\|Add0~305 10 COMB LCCOMB_X34_Y12_N24 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.364 ns; Loc. = LCCOMB_X34_Y12_N24; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~305'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~303 MY_DIVIDER:inst1|Add0~305 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.435 ns MY_DIVIDER:inst1\|Add0~307 11 COMB LCCOMB_X34_Y12_N26 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.435 ns; Loc. = LCCOMB_X34_Y12_N26; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~307'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~305 MY_DIVIDER:inst1|Add0~307 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.506 ns MY_DIVIDER:inst1\|Add0~309 12 COMB LCCOMB_X34_Y12_N28 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.506 ns; Loc. = LCCOMB_X34_Y12_N28; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~309'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~307 MY_DIVIDER:inst1|Add0~309 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 1.652 ns MY_DIVIDER:inst1\|Add0~311 13 COMB LCCOMB_X34_Y12_N30 2 " "Info: 13: + IC(0.000 ns) + CELL(0.146 ns) = 1.652 ns; Loc. = LCCOMB_X34_Y12_N30; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~311'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { MY_DIVIDER:inst1|Add0~309 MY_DIVIDER:inst1|Add0~311 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.723 ns MY_DIVIDER:inst1\|Add0~313 14 COMB LCCOMB_X34_Y11_N0 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.723 ns; Loc. = LCCOMB_X34_Y11_N0; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~313'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~311 MY_DIVIDER:inst1|Add0~313 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.794 ns MY_DIVIDER:inst1\|Add0~315 15 COMB LCCOMB_X34_Y11_N2 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.794 ns; Loc. = LCCOMB_X34_Y11_N2; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~315'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~313 MY_DIVIDER:inst1|Add0~315 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.865 ns MY_DIVIDER:inst1\|Add0~317 16 COMB LCCOMB_X34_Y11_N4 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.865 ns; Loc. = LCCOMB_X34_Y11_N4; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~317'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~315 MY_DIVIDER:inst1|Add0~317 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.936 ns MY_DIVIDER:inst1\|Add0~319 17 COMB LCCOMB_X34_Y11_N6 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 1.936 ns; Loc. = LCCOMB_X34_Y11_N6; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~319'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~317 MY_DIVIDER:inst1|Add0~319 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.007 ns MY_DIVIDER:inst1\|Add0~321 18 COMB LCCOMB_X34_Y11_N8 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.007 ns; Loc. = LCCOMB_X34_Y11_N8; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~321'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~319 MY_DIVIDER:inst1|Add0~321 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.078 ns MY_DIVIDER:inst1\|Add0~323 19 COMB LCCOMB_X34_Y11_N10 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.078 ns; Loc. = LCCOMB_X34_Y11_N10; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~323'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~321 MY_DIVIDER:inst1|Add0~323 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.149 ns MY_DIVIDER:inst1\|Add0~325 20 COMB LCCOMB_X34_Y11_N12 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.149 ns; Loc. = LCCOMB_X34_Y11_N12; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~325'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~323 MY_DIVIDER:inst1|Add0~325 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.308 ns MY_DIVIDER:inst1\|Add0~327 21 COMB LCCOMB_X34_Y11_N14 2 " "Info: 21: + IC(0.000 ns) + CELL(0.159 ns) = 2.308 ns; Loc. = LCCOMB_X34_Y11_N14; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~327'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { MY_DIVIDER:inst1|Add0~325 MY_DIVIDER:inst1|Add0~327 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.379 ns MY_DIVIDER:inst1\|Add0~329 22 COMB LCCOMB_X34_Y11_N16 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.379 ns; Loc. = LCCOMB_X34_Y11_N16; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~329'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~327 MY_DIVIDER:inst1|Add0~329 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.450 ns MY_DIVIDER:inst1\|Add0~331 23 COMB LCCOMB_X34_Y11_N18 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.450 ns; Loc. = LCCOMB_X34_Y11_N18; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~331'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~329 MY_DIVIDER:inst1|Add0~331 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.521 ns MY_DIVIDER:inst1\|Add0~333 24 COMB LCCOMB_X34_Y11_N20 1 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.521 ns; Loc. = LCCOMB_X34_Y11_N20; Fanout = 1; COMB Node = 'MY_DIVIDER:inst1\|Add0~333'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~331 MY_DIVIDER:inst1|Add0~333 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.931 ns MY_DIVIDER:inst1\|Add0~334 25 COMB LCCOMB_X34_Y11_N22 1 " "Info: 25: + IC(0.000 ns) + CELL(0.410 ns) = 2.931 ns; Loc. = LCCOMB_X34_Y11_N22; Fanout = 1; COMB Node = 'MY_DIVIDER:inst1\|Add0~334'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { MY_DIVIDER:inst1|Add0~333 MY_DIVIDER:inst1|Add0~334 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 3.329 ns MY_DIVIDER:inst1\|DATA~202 26 COMB LCCOMB_X34_Y11_N30 1 " "Info: 26: + IC(0.248 ns) + CELL(0.150 ns) = 3.329 ns; Loc. = LCCOMB_X34_Y11_N30; Fanout = 1; COMB Node = 'MY_DIVIDER:inst1\|DATA~202'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { MY_DIVIDER:inst1|Add0~334 MY_DIVIDER:inst1|DATA~202 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.413 ns MY_DIVIDER:inst1\|DATA\[23\] 27 REG LCFF_X34_Y11_N31 2 " "Info: 27: + IC(0.000 ns) + CELL(0.084 ns) = 3.413 ns; Loc. = LCFF_X34_Y11_N31; Fanout = 2; REG Node = 'MY_DIVIDER:inst1\|DATA\[23\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { MY_DIVIDER:inst1|DATA~202 MY_DIVIDER:inst1|DATA[23] } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.850 ns ( 83.50 % ) " "Info: Total cell delay = 2.850 ns ( 83.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.563 ns ( 16.50 % ) " "Info: Total interconnect delay = 0.563 ns ( 16.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.413 ns" { MY_DIVIDER:inst1|DATA[0] MY_DIVIDER:inst1|Add0~289 MY_DIVIDER:inst1|Add0~291 MY_DIVIDER:inst1|Add0~293 MY_DIVIDER:inst1|Add0~295 MY_DIVIDER:inst1|Add0~297 MY_DIVIDER:inst1|Add0~299 MY_DIVIDER:inst1|Add0~301 MY_DIVIDER:inst1|Add0~303 MY_DIVIDER:inst1|Add0~305 MY_DIVIDER:inst1|Add0~307 MY_DIVIDER:inst1|Add0~309 MY_DIVIDER:inst1|Add0~311 MY_DIVIDER:inst1|Add0~313 MY_DIVIDER:inst1|Add0~315 MY_DIVIDER:inst1|Add0~317 MY_DIVIDER:inst1|Add0~319 MY_DIVIDER:inst1|Add0~321 MY_DIVIDER:inst1|Add0~323 MY_DIVIDER:inst1|Add0~325 MY_DIVIDER:inst1|Add0~327 MY_DIVIDER:inst1|Add0~329 MY_DIVIDER:inst1|Add0~331 MY_DIVIDER:inst1|Add0~333 MY_DIVIDER:inst1|Add0~334 MY_DIVIDER:inst1|DATA~202 MY_DIVIDER:inst1|DATA[23] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.413 ns" { MY_DIVIDER:inst1|DATA[0] {} MY_DIVIDER:inst1|Add0~289 {} MY_DIVIDER:inst1|Add0~291 {} MY_DIVIDER:inst1|Add0~293 {} MY_DIVIDER:inst1|Add0~295 {} MY_DIVIDER:inst1|Add0~297 {} MY_DIVIDER:inst1|Add0~299 {} MY_DIVIDER:inst1|Add0~301 {} MY_DIVIDER:inst1|Add0~303 {} MY_DIVIDER:inst1|Add0~305 {} MY_DIVIDER:inst1|Add0~307 {} MY_DIVIDER:inst1|Add0~309 {} MY_DIVIDER:inst1|Add0~311 {} MY_DIVIDER:inst1|Add0~313 {} MY_DIVIDER:inst1|Add0~315 {} MY_DIVIDER:inst1|Add0~317 {} MY_DIVIDER:inst1|Add0~319 {} MY_DIVIDER:inst1|Add0~321 {} MY_DIVIDER:inst1|Add0~323 {} MY_DIVIDER:inst1|Add0~325 {} MY_DIVIDER:inst1|Add0~327 {} MY_DIVIDER:inst1|Add0~329 {} MY_DIVIDER:inst1|Add0~331 {} MY_DIVIDER:inst1|Add0~333 {} MY_DIVIDER:inst1|Add0~334 {} MY_DIVIDER:inst1|DATA~202 {} MY_DIVIDER:inst1|DATA[23] {} } { 0.000ns 0.315ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.248ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.008 ns - Smallest " "Info: - Smallest clock skew is -0.008 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.639 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.639 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "TEST_LIGHT.bdf" "" { Schematic "D:/LKW_108/TEST_LIGHT/TEST_LIGHT.bdf" { { 216 56 224 232 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G2 24 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 24; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "TEST_LIGHT.bdf" "" { Schematic "D:/LKW_108/TEST_LIGHT/TEST_LIGHT.bdf" { { 216 56 224 232 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.537 ns) 2.639 ns MY_DIVIDER:inst1\|DATA\[23\] 3 REG LCFF_X34_Y11_N31 2 " "Info: 3: + IC(0.985 ns) + CELL(0.537 ns) = 2.639 ns; Loc. = LCFF_X34_Y11_N31; Fanout = 2; REG Node = 'MY_DIVIDER:inst1\|DATA\[23\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.522 ns" { CLK~clkctrl MY_DIVIDER:inst1|DATA[23] } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 58.20 % ) " "Info: Total cell delay = 1.536 ns ( 58.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.103 ns ( 41.80 % ) " "Info: Total interconnect delay = 1.103 ns ( 41.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.639 ns" { CLK CLK~clkctrl MY_DIVIDER:inst1|DATA[23] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.639 ns" { CLK {} CLK~combout {} CLK~clkctrl {} MY_DIVIDER:inst1|DATA[23] {} } { 0.000ns 0.000ns 0.118ns 0.985ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.647 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.647 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "TEST_LIGHT.bdf" "" { Schematic "D:/LKW_108/TEST_LIGHT/TEST_LIGHT.bdf" { { 216 56 224 232 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G2 24 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 24; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "TEST_LIGHT.bdf" "" { Schematic "D:/LKW_108/TEST_LIGHT/TEST_LIGHT.bdf" { { 216 56 224 232 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.993 ns) + CELL(0.537 ns) 2.647 ns MY_DIVIDER:inst1\|DATA\[0\] 3 REG LCFF_X34_Y12_N1 3 " "Info: 3: + IC(0.993 ns) + CELL(0.537 ns) = 2.647 ns; Loc. = LCFF_X34_Y12_N1; Fanout = 3; REG Node = 'MY_DIVIDER:inst1\|DATA\[0\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.530 ns" { CLK~clkctrl MY_DIVIDER:inst1|DATA[0] } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 58.03 % ) " "Info: Total cell delay = 1.536 ns ( 58.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.111 ns ( 41.97 % ) " "Info: Total interconnect delay = 1.111 ns ( 41.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.647 ns" { CLK CLK~clkctrl MY_DIVIDER:inst1|DATA[0] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.647 ns" { CLK {} CLK~combout {} CLK~clkctrl {} MY_DIVIDER:inst1|DATA[0] {} } { 0.000ns 0.000ns 0.118ns 0.993ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.639 ns" { CLK CLK~clkctrl MY_DIVIDER:inst1|DATA[23] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.639 ns" { CLK {} CLK~combout {} CLK~clkctrl {} MY_DIVIDER:inst1|DATA[23] {} } { 0.000ns 0.000ns 0.118ns 0.985ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.647 ns" { CLK CLK~clkctrl MY_DIVIDER:inst1|DATA[0] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.647 ns" { CLK {} CLK~combout {} CLK~clkctrl {} MY_DIVIDER:inst1|DATA[0] {} } { 0.000ns 0.000ns 0.118ns 0.993ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.413 ns" { MY_DIVIDER:inst1|DATA[0] MY_DIVIDER:inst1|Add0~289 MY_DIVIDER:inst1|Add0~291 MY_DIVIDER:inst1|Add0~293 MY_DIVIDER:inst1|Add0~295 MY_DIVIDER:inst1|Add0~297 MY_DIVIDER:inst1|Add0~299 MY_DIVIDER:inst1|Add0~301 MY_DIVIDER:inst1|Add0~303 MY_DIVIDER:inst1|Add0~305 MY_DIVIDER:inst1|Add0~307 MY_DIVIDER:inst1|Add0~309 MY_DIVIDER:inst1|Add0~311 MY_DIVIDER:inst1|Add0~313 MY_DIVIDER:inst1|Add0~315 MY_DIVIDER:inst1|Add0~317 MY_DIVIDER:inst1|Add0~319 MY_DIVIDER:inst1|Add0~321 MY_DIVIDER:inst1|Add0~323 MY_DIVIDER:inst1|Add0~325 MY_DIVIDER:inst1|Add0~327 MY_DIVIDER:inst1|Add0~329 MY_DIVIDER:inst1|Add0~331 MY_DIVIDER:inst1|Add0~333 MY_DIVIDER:inst1|Add0~334 MY_DIVIDER:inst1|DATA~202 MY_DIVIDER:inst1|DATA[23] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.413 ns" { MY_DIVIDER:inst1|DATA[0] {} MY_DIVIDER:inst1|Add0~289 {} MY_DIVIDER:inst1|Add0~291 {} MY_DIVIDER:inst1|Add0~293 {} MY_DIVIDER:inst1|Add0~295 {} MY_DIVIDER:inst1|Add0~297 {} MY_DIVIDER:inst1|Add0~299 {} MY_DIVIDER:inst1|Add0~301 {} MY_DIVIDER:inst1|Add0~303 {} MY_DIVIDER:inst1|Add0~305 {} MY_DIVIDER:inst1|Add0~307 {} MY_DIVIDER:inst1|Add0~309 {} MY_DIVIDER:inst1|Add0~311 {} MY_DIVIDER:inst1|Add0~313 {} MY_DIVIDER:inst1|Add0~315 {} MY_DIVIDER:inst1|Add0~317 {} MY_DIVIDER:inst1|Add0~319 {} MY_DIVIDER:inst1|Add0~321 {} MY_DIVIDER:inst1|Add0~323 {} MY_DIVIDER:inst1|Add0~325 {} MY_DIVIDER:inst1|Add0~327 {} MY_DIVIDER:inst1|Add0~329 {} MY_DIVIDER:inst1|Add0~331 {} MY_DIVIDER:inst1|Add0~333 {} MY_DIVIDER:inst1|Add0~334 {} MY_DIVIDER:inst1|DATA~202 {} MY_DIVIDER:inst1|DATA[23] {} } { 0.000ns 0.315ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.248ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.084ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.639 ns" { CLK CLK~clkctrl MY_DIVIDER:inst1|DATA[23] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.639 ns" { CLK {} CLK~combout {} CLK~clkctrl {} MY_DIVIDER:inst1|DATA[23] {} } { 0.000ns 0.000ns 0.118ns 0.985ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.647 ns" { CLK CLK~clkctrl MY_DIVIDER:inst1|DATA[0] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.647 ns" { CLK {} CLK~combout {} CLK~clkctrl {} MY_DIVIDER:inst1|DATA[0] {} } { 0.000ns 0.000ns 0.118ns 0.993ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK 60 " "Warning: Circuit may not operate. Detected 60 non-operational path(s) clocked by clock \"CLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "MY_LIGHT:inst\|COUNT\[4\] MY_LIGHT:inst\|B_NUM\[4\] CLK 2.588 ns " "Info: Found hold time violation between source  pin or register \"MY_LIGHT:inst\|COUNT\[4\]\" and destination pin or register \"MY_LIGHT:inst\|B_NUM\[4\]\" for clock \"CLK\" (Hold time is 2.588 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.994 ns + Largest " "Info: + Largest clock skew is 3.994 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 9.854 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 9.854 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "TEST_LIGHT.bdf" "" { Schematic "D:/LKW_108/TEST_LIGHT/TEST_LIGHT.bdf" { { 216 56 224 232 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.763 ns) + CELL(0.787 ns) 3.549 ns MY_DIVIDER:inst1\|Q 2 REG LCFF_X33_Y12_N25 7 " "Info: 2: + IC(1.763 ns) + CELL(0.787 ns) = 3.549 ns; Loc. = LCFF_X33_Y12_N25; Fanout = 7; REG Node = 'MY_DIVIDER:inst1\|Q'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.550 ns" { CLK MY_DIVIDER:inst1|Q } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.774 ns) + CELL(0.787 ns) 6.110 ns MY_LIGHT:inst\|COUNT\[1\] 3 REG LCFF_X4_Y16_N11 16 " "Info: 3: + IC(1.774 ns) + CELL(0.787 ns) = 6.110 ns; Loc. = LCFF_X4_Y16_N11; Fanout = 16; REG Node = 'MY_LIGHT:inst\|COUNT\[1\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.561 ns" { MY_DIVIDER:inst1|Q MY_LIGHT:inst|COUNT[1] } "NODE_NAME" } } { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.398 ns) 6.868 ns MY_LIGHT:inst\|B_NUM\[3\]~1629 4 COMB LCCOMB_X4_Y16_N0 3 " "Info: 4: + IC(0.360 ns) + CELL(0.398 ns) = 6.868 ns; Loc. = LCCOMB_X4_Y16_N0; Fanout = 3; COMB Node = 'MY_LIGHT:inst\|B_NUM\[3\]~1629'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.758 ns" { MY_LIGHT:inst|COUNT[1] MY_LIGHT:inst|B_NUM[3]~1629 } "NODE_NAME" } } { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 7.266 ns MY_LIGHT:inst\|A_NUM\[0\]~843 5 COMB LCCOMB_X4_Y16_N26 14 " "Info: 5: + IC(0.248 ns) + CELL(0.150 ns) = 7.266 ns; Loc. = LCCOMB_X4_Y16_N26; Fanout = 14; COMB Node = 'MY_LIGHT:inst\|A_NUM\[0\]~843'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { MY_LIGHT:inst|B_NUM[3]~1629 MY_LIGHT:inst|A_NUM[0]~843 } "NODE_NAME" } } { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.085 ns) + CELL(0.000 ns) 8.351 ns MY_LIGHT:inst\|A_NUM\[0\]~843clkctrl 6 COMB CLKCTRL_G0 10 " "Info: 6: + IC(1.085 ns) + CELL(0.000 ns) = 8.351 ns; Loc. = CLKCTRL_G0; Fanout = 10; COMB Node = 'MY_LIGHT:inst\|A_NUM\[0\]~843clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.085 ns" { MY_LIGHT:inst|A_NUM[0]~843 MY_LIGHT:inst|A_NUM[0]~843clkctrl } "NODE_NAME" } } { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.353 ns) + CELL(0.150 ns) 9.854 ns MY_LIGHT:inst\|B_NUM\[4\] 7 REG LCCOMB_X4_Y16_N30 7 " "Info: 7: + IC(1.353 ns) + CELL(0.150 ns) = 9.854 ns; Loc. = LCCOMB_X4_Y16_N30; Fanout = 7; REG Node = 'MY_LIGHT:inst\|B_NUM\[4\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.503 ns" { MY_LIGHT:inst|A_NUM[0]~843clkctrl MY_LIGHT:inst|B_NUM[4] } "NODE_NAME" } } { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.271 ns ( 33.19 % ) " "Info: Total cell delay = 3.271 ns ( 33.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.583 ns ( 66.81 % ) " "Info: Total interconnect delay = 6.583 ns ( 66.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "9.854 ns" { CLK MY_DIVIDER:inst1|Q MY_LIGHT:inst|COUNT[1] MY_LIGHT:inst|B_NUM[3]~1629 MY_LIGHT:inst|A_NUM[0]~843 MY_LIGHT:inst|A_NUM[0]~843clkctrl MY_LIGHT:inst|B_NUM[4] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "9.854 ns" { CLK {} CLK~combout {} MY_DIVIDER:inst1|Q {} MY_LIGHT:inst|COUNT[1] {} MY_LIGHT:inst|B_NUM[3]~1629 {} MY_LIGHT:inst|A_NUM[0]~843 {} MY_LIGHT:inst|A_NUM[0]~843clkctrl {} MY_LIGHT:inst|B_NUM[4] {} } { 0.000ns 0.000ns 1.763ns 1.774ns 0.360ns 0.248ns 1.085ns 1.353ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.398ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 5.860 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to source register is 5.860 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "TEST_LIGHT.bdf" "" { Schematic "D:/LKW_108/TEST_LIGHT/TEST_LIGHT.bdf" { { 216 56 224 232 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.763 ns) + CELL(0.787 ns) 3.549 ns MY_DIVIDER:inst1\|Q 2 REG LCFF_X33_Y12_N25 7 " "Info: 2: + IC(1.763 ns) + CELL(0.787 ns) = 3.549 ns; Loc. = LCFF_X33_Y12_N25; Fanout = 7; REG Node = 'MY_DIVIDER:inst1\|Q'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.550 ns" { CLK MY_DIVIDER:inst1|Q } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.774 ns) + CELL(0.537 ns) 5.860 ns MY_LIGHT:inst\|COUNT\[4\] 3 REG LCFF_X4_Y16_N17 11 " "Info: 3: + IC(1.774 ns) + CELL(0.537 ns) = 5.860 ns; Loc. = LCFF_X4_Y16_N17; Fanout = 11; REG Node = 'MY_LIGHT:inst\|COUNT\[4\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.311 ns" { MY_DIVIDER:inst1|Q MY_LIGHT:inst|COUNT[4] } "NODE_NAME" } } { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 39.64 % ) " "Info: Total cell delay = 2.323 ns ( 39.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.537 ns ( 60.36 % ) " "Info: Total interconnect delay = 3.537 ns ( 60.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.860 ns" { CLK MY_DIVIDER:inst1|Q MY_LIGHT:inst|COUNT[4] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.860 ns" { CLK {} CLK~combout {} MY_DIVIDER:inst1|Q {} MY_LIGHT:inst|COUNT[4] {} } { 0.000ns 0.000ns 1.763ns 1.774ns } { 0.000ns 0.999ns 0.787ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "9.854 ns" { CLK MY_DIVIDER:inst1|Q MY_LIGHT:inst|COUNT[1] MY_LIGHT:inst|B_NUM[3]~1629 MY_LIGHT:inst|A_NUM[0]~843 MY_LIGHT:inst|A_NUM[0]~843clkctrl MY_LIGHT:inst|B_NUM[4] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "9.854 ns" { CLK {} CLK~combout {} MY_DIVIDER:inst1|Q {} MY_LIGHT:inst|COUNT[1] {} MY_LIGHT:inst|B_NUM[3]~1629 {} MY_LIGHT:inst|A_NUM[0]~843 {} MY_LIGHT:inst|A_NUM[0]~843clkctrl {} MY_LIGHT:inst|B_NUM[4] {} } { 0.000ns 0.000ns 1.763ns 1.774ns 0.360ns 0.248ns 1.085ns 1.353ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.398ns 0.150ns 0.000ns 0.150ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.860 ns" { CLK MY_DIVIDER:inst1|Q MY_LIGHT:inst|COUNT[4] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.860 ns" { CLK {} CLK~combout {} MY_DIVIDER:inst1|Q {} MY_LIGHT:inst|COUNT[4] {} } { 0.000ns 0.000ns 1.763ns 1.774ns } { 0.000ns 0.999ns 0.787ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.156 ns - Shortest register register " "Info: - Shortest register to register delay is 1.156 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MY_LIGHT:inst\|COUNT\[4\] 1 REG LCFF_X4_Y16_N17 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X4_Y16_N17; Fanout = 11; REG Node = 'MY_LIGHT:inst\|COUNT\[4\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { MY_LIGHT:inst|COUNT[4] } "NODE_NAME" } } { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.342 ns) + CELL(0.275 ns) 0.617 ns MY_LIGHT:inst\|B_NUM\[4\]~1635 2 COMB LCCOMB_X4_Y16_N20 1 " "Info: 2: + IC(0.342 ns) + CELL(0.275 ns) = 0.617 ns; Loc. = LCCOMB_X4_Y16_N20; Fanout = 1; COMB Node = 'MY_LIGHT:inst\|B_NUM\[4\]~1635'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.617 ns" { MY_LIGHT:inst|COUNT[4] MY_LIGHT:inst|B_NUM[4]~1635 } "NODE_NAME" } } { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.275 ns) 1.156 ns MY_LIGHT:inst\|B_NUM\[4\] 3 REG LCCOMB_X4_Y16_N30 7 " "Info: 3: + IC(0.264 ns) + CELL(0.275 ns) = 1.156 ns; Loc. = LCCOMB_X4_Y16_N30; Fanout = 7; REG Node = 'MY_LIGHT:inst\|B_NUM\[4\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.539 ns" { MY_LIGHT:inst|B_NUM[4]~1635 MY_LIGHT:inst|B_NUM[4] } "NODE_NAME" } } { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.550 ns ( 47.58 % ) " "Info: Total cell delay = 0.550 ns ( 47.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.606 ns ( 52.42 % ) " "Info: Total interconnect delay = 0.606 ns ( 52.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.156 ns" { MY_LIGHT:inst|COUNT[4] MY_LIGHT:inst|B_NUM[4]~1635 MY_LIGHT:inst|B_NUM[4] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "1.156 ns" { MY_LIGHT:inst|COUNT[4] {} MY_LIGHT:inst|B_NUM[4]~1635 {} MY_LIGHT:inst|B_NUM[4] {} } { 0.000ns 0.342ns 0.264ns } { 0.000ns 0.275ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "9.854 ns" { CLK MY_DIVIDER:inst1|Q MY_LIGHT:inst|COUNT[1] MY_LIGHT:inst|B_NUM[3]~1629 MY_LIGHT:inst|A_NUM[0]~843 MY_LIGHT:inst|A_NUM[0]~843clkctrl MY_LIGHT:inst|B_NUM[4] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "9.854 ns" { CLK {} CLK~combout {} MY_DIVIDER:inst1|Q {} MY_LIGHT:inst|COUNT[1] {} MY_LIGHT:inst|B_NUM[3]~1629 {} MY_LIGHT:inst|A_NUM[0]~843 {} MY_LIGHT:inst|A_NUM[0]~843clkctrl {} MY_LIGHT:inst|B_NUM[4] {} } { 0.000ns 0.000ns 1.763ns 1.774ns 0.360ns 0.248ns 1.085ns 1.353ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.398ns 0.150ns 0.000ns 0.150ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.860 ns" { CLK MY_DIVIDER:inst1|Q MY_LIGHT:inst|COUNT[4] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.860 ns" { CLK {} CLK~combout {} MY_DIVIDER:inst1|Q {} MY_LIGHT:inst|COUNT[4] {} } { 0.000ns 0.000ns 1.763ns 1.774ns } { 0.000ns 0.999ns 0.787ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.156 ns" { MY_LIGHT:inst|COUNT[4] MY_LIGHT:inst|B_NUM[4]~1635 MY_LIGHT:inst|B_NUM[4] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "1.156 ns" { MY_LIGHT:inst|COUNT[4] {} MY_LIGHT:inst|B_NUM[4]~1635 {} MY_LIGHT:inst|B_NUM[4] {} } { 0.000ns 0.342ns 0.264ns } { 0.000ns 0.275ns 0.275ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK A_NUM1\[3\] MY_LIGHT:inst\|A_NUM\[4\] 15.631 ns register " "Info: tco from clock \"CLK\" to destination pin \"A_NUM1\[3\]\" through register \"MY_LIGHT:inst\|A_NUM\[4\]\" is 15.631 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 9.868 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 9.868 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "TEST_LIGHT.bdf" "" { Schematic "D:/LKW_108/TEST_LIGHT/TEST_LIGHT.bdf" { { 216 56 224 232 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.763 ns) + CELL(0.787 ns) 3.549 ns MY_DIVIDER:inst1\|Q 2 REG LCFF_X33_Y12_N25 7 " "Info: 2: + IC(1.763 ns) + CELL(0.787 ns) = 3.549 ns; Loc. = LCFF_X33_Y12_N25; Fanout = 7; REG Node = 'MY_DIVIDER:inst1\|Q'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.550 ns" { CLK MY_DIVIDER:inst1|Q } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.774 ns) + CELL(0.787 ns) 6.110 ns MY_LIGHT:inst\|COUNT\[1\] 3 REG LCFF_X4_Y16_N11 16 " "Info: 3: + IC(1.774 ns) + CELL(0.787 ns) = 6.110 ns; Loc. = LCFF_X4_Y16_N11; Fanout = 16; REG Node = 'MY_LIGHT:inst\|COUNT\[1\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.561 ns" { MY_DIVIDER:inst1|Q MY_LIGHT:inst|COUNT[1] } "NODE_NAME" } } { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.398 ns) 6.868 ns MY_LIGHT:inst\|B_NUM\[3\]~1629 4 COMB LCCOMB_X4_Y16_N0 3 " "Info: 4: + IC(0.360 ns) + CELL(0.398 ns) = 6.868 ns; Loc. = LCCOMB_X4_Y16_N0; Fanout = 3; COMB Node = 'MY_LIGHT:inst\|B_NUM\[3\]~1629'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.758 ns" { MY_LIGHT:inst|COUNT[1] MY_LIGHT:inst|B_NUM[3]~1629 } "NODE_NAME" } } { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 7.266 ns MY_LIGHT:inst\|A_NUM\[0\]~843 5 COMB LCCOMB_X4_Y16_N26 14 " "Info: 5: + IC(0.248 ns) + CELL(0.150 ns) = 7.266 ns; Loc. = LCCOMB_X4_Y16_N26; Fanout = 14; COMB Node = 'MY_LIGHT:inst\|A_NUM\[0\]~843'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { MY_LIGHT:inst|B_NUM[3]~1629 MY_LIGHT:inst|A_NUM[0]~843 } "NODE_NAME" } } { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.085 ns) + CELL(0.000 ns) 8.351 ns MY_LIGHT:inst\|A_NUM\[0\]~843clkctrl 6 COMB CLKCTRL_G0 10 " "Info: 6: + IC(1.085 ns) + CELL(0.000 ns) = 8.351 ns; Loc. = CLKCTRL_G0; Fanout = 10; COMB Node = 'MY_LIGHT:inst\|A_NUM\[0\]~843clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.085 ns" { MY_LIGHT:inst|A_NUM[0]~843 MY_LIGHT:inst|A_NUM[0]~843clkctrl } "NODE_NAME" } } { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.367 ns) + CELL(0.150 ns) 9.868 ns MY_LIGHT:inst\|A_NUM\[4\] 7 REG LCCOMB_X2_Y16_N20 7 " "Info: 7: + IC(1.367 ns) + CELL(0.150 ns) = 9.868 ns; Loc. = LCCOMB_X2_Y16_N20; Fanout = 7; REG Node = 'MY_LIGHT:inst\|A_NUM\[4\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.517 ns" { MY_LIGHT:inst|A_NUM[0]~843clkctrl MY_LIGHT:inst|A_NUM[4] } "NODE_NAME" } } { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.271 ns ( 33.15 % ) " "Info: Total cell delay = 3.271 ns ( 33.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.597 ns ( 66.85 % ) " "Info: Total interconnect delay = 6.597 ns ( 66.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "9.868 ns" { CLK MY_DIVIDER:inst1|Q MY_LIGHT:inst|COUNT[1] MY_LIGHT:inst|B_NUM[3]~1629 MY_LIGHT:inst|A_NUM[0]~843 MY_LIGHT:inst|A_NUM[0]~843clkctrl MY_LIGHT:inst|A_NUM[4] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "9.868 ns" { CLK {} CLK~combout {} MY_DIVIDER:inst1|Q {} MY_LIGHT:inst|COUNT[1] {} MY_LIGHT:inst|B_NUM[3]~1629 {} MY_LIGHT:inst|A_NUM[0]~843 {} MY_LIGHT:inst|A_NUM[0]~843clkctrl {} MY_LIGHT:inst|A_NUM[4] {} } { 0.000ns 0.000ns 1.763ns 1.774ns 0.360ns 0.248ns 1.085ns 1.367ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.398ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.763 ns + Longest register pin " "Info: + Longest register to pin delay is 5.763 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MY_LIGHT:inst\|A_NUM\[4\] 1 REG LCCOMB_X2_Y16_N20 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X2_Y16_N20; Fanout = 7; REG Node = 'MY_LIGHT:inst\|A_NUM\[4\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { MY_LIGHT:inst|A_NUM[4] } "NODE_NAME" } } { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.965 ns) + CELL(0.416 ns) 1.381 ns MY_LIGHT:inst\|A_NUM1\[1\]~512 2 COMB LCCOMB_X1_Y17_N16 6 " "Info: 2: + IC(0.965 ns) + CELL(0.416 ns) = 1.381 ns; Loc. = LCCOMB_X1_Y17_N16; Fanout = 6; COMB Node = 'MY_LIGHT:inst\|A_NUM1\[1\]~512'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.381 ns" { MY_LIGHT:inst|A_NUM[4] MY_LIGHT:inst|A_NUM1[1]~512 } "NODE_NAME" } } { "../MY_LIGHT/MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.437 ns) 2.113 ns MY_LED7:inst3\|Mux3~23 3 COMB LCCOMB_X1_Y17_N20 1 " "Info: 3: + IC(0.295 ns) + CELL(0.437 ns) = 2.113 ns; Loc. = LCCOMB_X1_Y17_N20; Fanout = 1; COMB Node = 'MY_LED7:inst3\|Mux3~23'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.732 ns" { MY_LIGHT:inst|A_NUM1[1]~512 MY_LED7:inst3|Mux3~23 } "NODE_NAME" } } { "../MY_LED7/MY_LED7.vhd" "" { Text "D:/LKW_108/MY_LED7/MY_LED7.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.008 ns) + CELL(2.642 ns) 5.763 ns A_NUM1\[3\] 4 PIN PIN_M2 0 " "Info: 4: + IC(1.008 ns) + CELL(2.642 ns) = 5.763 ns; Loc. = PIN_M2; Fanout = 0; PIN Node = 'A_NUM1\[3\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.650 ns" { MY_LED7:inst3|Mux3~23 A_NUM1[3] } "NODE_NAME" } } { "TEST_LIGHT.bdf" "" { Schematic "D:/LKW_108/TEST_LIGHT/TEST_LIGHT.bdf" { { 208 976 1152 224 "A_NUM1\[0..6\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.495 ns ( 60.65 % ) " "Info: Total cell delay = 3.495 ns ( 60.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.268 ns ( 39.35 % ) " "Info: Total interconnect delay = 2.268 ns ( 39.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.763 ns" { MY_LIGHT:inst|A_NUM[4] MY_LIGHT:inst|A_NUM1[1]~512 MY_LED7:inst3|Mux3~23 A_NUM1[3] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.763 ns" { MY_LIGHT:inst|A_NUM[4] {} MY_LIGHT:inst|A_NUM1[1]~512 {} MY_LED7:inst3|Mux3~23 {} A_NUM1[3] {} } { 0.000ns 0.965ns 0.295ns 1.008ns } { 0.000ns 0.416ns 0.437ns 2.642ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "9.868 ns" { CLK MY_DIVIDER:inst1|Q MY_LIGHT:inst|COUNT[1] MY_LIGHT:inst|B_NUM[3]~1629 MY_LIGHT:inst|A_NUM[0]~843 MY_LIGHT:inst|A_NUM[0]~843clkctrl MY_LIGHT:inst|A_NUM[4] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "9.868 ns" { CLK {} CLK~combout {} MY_DIVIDER:inst1|Q {} MY_LIGHT:inst|COUNT[1] {} MY_LIGHT:inst|B_NUM[3]~1629 {} MY_LIGHT:inst|A_NUM[0]~843 {} MY_LIGHT:inst|A_NUM[0]~843clkctrl {} MY_LIGHT:inst|A_NUM[4] {} } { 0.000ns 0.000ns 1.763ns 1.774ns 0.360ns 0.248ns 1.085ns 1.367ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.398ns 0.150ns 0.000ns 0.150ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.763 ns" { MY_LIGHT:inst|A_NUM[4] MY_LIGHT:inst|A_NUM1[1]~512 MY_LED7:inst3|Mux3~23 A_NUM1[3] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.763 ns" { MY_LIGHT:inst|A_NUM[4] {} MY_LIGHT:inst|A_NUM1[1]~512 {} MY_LED7:inst3|Mux3~23 {} A_NUM1[3] {} } { 0.000ns 0.965ns 0.295ns 1.008ns } { 0.000ns 0.416ns 0.437ns 2.642ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 20 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "155 " "Info: Peak virtual memory: 155 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 06 11:39:01 2018 " "Info: Processing ended: Thu Dec 06 11:39:01 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 49 s " "Info: Quartus II Full Compilation was successful. 0 errors, 49 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
