{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1607528296659 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1607528296659 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 09 21:08:16 2020 " "Processing started: Wed Dec 09 21:08:16 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1607528296659 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1607528296659 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off electronic_enigma_pro -c electronic_enigma_pro " "Command: quartus_map --read_settings_files=on --write_settings_files=off electronic_enigma_pro -c electronic_enigma_pro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1607528296659 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1607528297224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AND_2-FUNC " "Found design unit 1: AND_2-FUNC" {  } { { "AND_2.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/AND_2.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607528298156 ""} { "Info" "ISGN_ENTITY_NAME" "1 AND_2 " "Found entity 1: AND_2" {  } { { "AND_2.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/AND_2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607528298156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607528298156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file or_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OR_2-FUNC " "Found design unit 1: OR_2-FUNC" {  } { { "OR_2.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/OR_2.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607528298172 ""} { "Info" "ISGN_ENTITY_NAME" "1 OR_2 " "Found entity 1: OR_2" {  } { { "OR_2.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/OR_2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607528298172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607528298172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mathcer_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mathcer_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MATCHER_1-STRUCTURE " "Found design unit 1: MATCHER_1-STRUCTURE" {  } { { "MATHCER_1.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/MATHCER_1.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607528298172 ""} { "Info" "ISGN_ENTITY_NAME" "1 MATCHER_1 " "Found entity 1: MATCHER_1" {  } { { "MATHCER_1.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/MATHCER_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607528298172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607528298172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matcher_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file matcher_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MATCHER_2-STRUCTURE " "Found design unit 1: MATCHER_2-STRUCTURE" {  } { { "MATCHER_2.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/MATCHER_2.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607528298172 ""} { "Info" "ISGN_ENTITY_NAME" "1 MATCHER_2 " "Found entity 1: MATCHER_2" {  } { { "MATCHER_2.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/MATCHER_2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607528298172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607528298172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matcher_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file matcher_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MATCHER_3-STRUCTURE " "Found design unit 1: MATCHER_3-STRUCTURE" {  } { { "MATCHER_3.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/MATCHER_3.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607528298172 ""} { "Info" "ISGN_ENTITY_NAME" "1 MATCHER_3 " "Found entity 1: MATCHER_3" {  } { { "MATCHER_3.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/MATCHER_3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607528298172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607528298172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signed_unsigned.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signed_unsigned.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signed_unsigned-behave " "Found design unit 1: signed_unsigned-behave" {  } { { "signed_unsigned.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/signed_unsigned.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607528298187 ""} { "Info" "ISGN_ENTITY_NAME" "1 signed_unsigned " "Found entity 1: signed_unsigned" {  } { { "signed_unsigned.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/signed_unsigned.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607528298187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607528298187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signed_unsigned_add.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signed_unsigned_add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signed_unsigned_ADD-behave " "Found design unit 1: signed_unsigned_ADD-behave" {  } { { "signed_unsigned_ADD.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/signed_unsigned_ADD.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607528298187 ""} { "Info" "ISGN_ENTITY_NAME" "1 signed_unsigned_ADD " "Found entity 1: signed_unsigned_ADD" {  } { { "signed_unsigned_ADD.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/signed_unsigned_ADD.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607528298187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607528298187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ar_conv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ar_conv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AR_CONV-FUNCTIONALITY " "Found design unit 1: AR_CONV-FUNCTIONALITY" {  } { { "AR_CONV.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/AR_CONV.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607528298187 ""} { "Info" "ISGN_ENTITY_NAME" "1 AR_CONV " "Found entity 1: AR_CONV" {  } { { "AR_CONV.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/AR_CONV.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607528298187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607528298187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_FF-FUNC " "Found design unit 1: D_FF-FUNC" {  } { { "D_FF.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/D_FF.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607528298187 ""} { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Found entity 1: D_FF" {  } { { "D_FF.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/D_FF.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607528298187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607528298187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2_1-func " "Found design unit 1: mux_2_1-func" {  } { { "MUX_2_1.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/MUX_2_1.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607528298203 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2_1 " "Found entity 1: mux_2_1" {  } { { "MUX_2_1.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/MUX_2_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607528298203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607528298203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ee_232.vhd 1 0 " "Found 1 design units, including 0 entities, in source file ee_232.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EE_232 " "Found design unit 1: EE_232" {  } { { "EE_232.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/EE_232.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607528298203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607528298203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xor_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XOR_2-FUNC " "Found design unit 1: XOR_2-FUNC" {  } { { "XOR_2.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/XOR_2.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607528298203 ""} { "Info" "ISGN_ENTITY_NAME" "1 XOR_2 " "Found entity 1: XOR_2" {  } { { "XOR_2.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/XOR_2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607528298203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607528298203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COUNTER-FUNC " "Found design unit 1: COUNTER-FUNC" {  } { { "COUNTER.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/COUNTER.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607528298203 ""} { "Info" "ISGN_ENTITY_NAME" "1 COUNTER " "Found entity 1: COUNTER" {  } { { "COUNTER.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/COUNTER.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607528298203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607528298203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file not_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NOT_2-FUNC " "Found design unit 1: NOT_2-FUNC" {  } { { "NOT_2.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/NOT_2.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607528298219 ""} { "Info" "ISGN_ENTITY_NAME" "1 NOT_2 " "Found entity 1: NOT_2" {  } { { "NOT_2.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/NOT_2.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607528298219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607528298219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "electronic_enigma_pro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file electronic_enigma_pro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ELECTRONIC_ENIGMA_PRO-FUNCTIONALITY " "Found design unit 1: ELECTRONIC_ENIGMA_PRO-FUNCTIONALITY" {  } { { "ELECTRONIC_ENIGMA_PRO.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/ELECTRONIC_ENIGMA_PRO.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607528298219 ""} { "Info" "ISGN_ENTITY_NAME" "1 ELECTRONIC_ENIGMA_PRO " "Found entity 1: ELECTRONIC_ENIGMA_PRO" {  } { { "ELECTRONIC_ENIGMA_PRO.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/ELECTRONIC_ENIGMA_PRO.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607528298219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607528298219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTER-FUNC " "Found design unit 1: CONTER-FUNC" {  } { { "CONTER.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/CONTER.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607528298219 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTER " "Found entity 1: CONTER" {  } { { "CONTER.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/CONTER.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607528298219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607528298219 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ELECTRONIC_ENIGMA_PRO " "Elaborating entity \"ELECTRONIC_ENIGMA_PRO\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1607528298297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNTER COUNTER:C0 " "Elaborating entity \"COUNTER\" for hierarchy \"COUNTER:C0\"" {  } { { "ELECTRONIC_ENIGMA_PRO.vhd" "C0" { Text "C:/Users/pnb/Desktop/EE_Project/ELECTRONIC_ENIGMA_PRO.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607528298328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTER COUNTER:C0\|CONTER:C0 " "Elaborating entity \"CONTER\" for hierarchy \"COUNTER:C0\|CONTER:C0\"" {  } { { "COUNTER.vhd" "C0" { Text "C:/Users/pnb/Desktop/EE_Project/COUNTER.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607528298375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_2 COUNTER:C0\|CONTER:C0\|XOR_2:U0 " "Elaborating entity \"XOR_2\" for hierarchy \"COUNTER:C0\|CONTER:C0\|XOR_2:U0\"" {  } { { "CONTER.vhd" "U0" { Text "C:/Users/pnb/Desktop/EE_Project/CONTER.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607528298375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_1 COUNTER:C0\|CONTER:C0\|mux_2_1:M0 " "Elaborating entity \"mux_2_1\" for hierarchy \"COUNTER:C0\|CONTER:C0\|mux_2_1:M0\"" {  } { { "CONTER.vhd" "M0" { Text "C:/Users/pnb/Desktop/EE_Project/CONTER.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607528298375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOT_2 COUNTER:C0\|CONTER:C0\|mux_2_1:M0\|NOT_2:UO " "Elaborating entity \"NOT_2\" for hierarchy \"COUNTER:C0\|CONTER:C0\|mux_2_1:M0\|NOT_2:UO\"" {  } { { "MUX_2_1.vhd" "UO" { Text "C:/Users/pnb/Desktop/EE_Project/MUX_2_1.vhd" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607528298375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_2 COUNTER:C0\|CONTER:C0\|mux_2_1:M0\|AND_2:U1 " "Elaborating entity \"AND_2\" for hierarchy \"COUNTER:C0\|CONTER:C0\|mux_2_1:M0\|AND_2:U1\"" {  } { { "MUX_2_1.vhd" "U1" { Text "C:/Users/pnb/Desktop/EE_Project/MUX_2_1.vhd" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607528298390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_2 COUNTER:C0\|CONTER:C0\|mux_2_1:M0\|OR_2:U3 " "Elaborating entity \"OR_2\" for hierarchy \"COUNTER:C0\|CONTER:C0\|mux_2_1:M0\|OR_2:U3\"" {  } { { "MUX_2_1.vhd" "U3" { Text "C:/Users/pnb/Desktop/EE_Project/MUX_2_1.vhd" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607528298390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF COUNTER:C0\|CONTER:C0\|D_FF:F0 " "Elaborating entity \"D_FF\" for hierarchy \"COUNTER:C0\|CONTER:C0\|D_FF:F0\"" {  } { { "CONTER.vhd" "F0" { Text "C:/Users/pnb/Desktop/EE_Project/CONTER.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607528298453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MATCHER_1 MATCHER_1:M0 " "Elaborating entity \"MATCHER_1\" for hierarchy \"MATCHER_1:M0\"" {  } { { "ELECTRONIC_ENIGMA_PRO.vhd" "M0" { Text "C:/Users/pnb/Desktop/EE_Project/ELECTRONIC_ENIGMA_PRO.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607528299070 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Y MATHCER_1.vhd(12) " "VHDL Process Statement warning at MATHCER_1.vhd(12): inferring latch(es) for signal or variable \"Y\", which holds its previous value in one or more paths through the process" {  } { { "MATHCER_1.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/MATHCER_1.vhd" 12 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1607528299071 "|ELECTRONIC_ENIGMA_PRO|MATCHER_1:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[0\] MATHCER_1.vhd(12) " "Inferred latch for \"Y\[0\]\" at MATHCER_1.vhd(12)" {  } { { "MATHCER_1.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/MATHCER_1.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607528299071 "|ELECTRONIC_ENIGMA_PRO|MATCHER_1:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[1\] MATHCER_1.vhd(12) " "Inferred latch for \"Y\[1\]\" at MATHCER_1.vhd(12)" {  } { { "MATHCER_1.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/MATHCER_1.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607528299071 "|ELECTRONIC_ENIGMA_PRO|MATCHER_1:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[2\] MATHCER_1.vhd(12) " "Inferred latch for \"Y\[2\]\" at MATHCER_1.vhd(12)" {  } { { "MATHCER_1.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/MATHCER_1.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607528299071 "|ELECTRONIC_ENIGMA_PRO|MATCHER_1:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[3\] MATHCER_1.vhd(12) " "Inferred latch for \"Y\[3\]\" at MATHCER_1.vhd(12)" {  } { { "MATHCER_1.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/MATHCER_1.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607528299071 "|ELECTRONIC_ENIGMA_PRO|MATCHER_1:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[4\] MATHCER_1.vhd(12) " "Inferred latch for \"Y\[4\]\" at MATHCER_1.vhd(12)" {  } { { "MATHCER_1.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/MATHCER_1.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607528299071 "|ELECTRONIC_ENIGMA_PRO|MATCHER_1:M0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AR_CONV AR_CONV:AR0 " "Elaborating entity \"AR_CONV\" for hierarchy \"AR_CONV:AR0\"" {  } { { "ELECTRONIC_ENIGMA_PRO.vhd" "AR0" { Text "C:/Users/pnb/Desktop/EE_Project/ELECTRONIC_ENIGMA_PRO.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607528299074 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out2 AR_CONV.vhd(68) " "VHDL Process Statement warning at AR_CONV.vhd(68): signal \"out2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AR_CONV.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/AR_CONV.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1607528299076 "|AR_CONV"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out1 AR_CONV.vhd(70) " "VHDL Process Statement warning at AR_CONV.vhd(70): signal \"out1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AR_CONV.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/AR_CONV.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1607528299076 "|AR_CONV"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signed_unsigned AR_CONV:AR0\|signed_unsigned:M0 " "Elaborating entity \"signed_unsigned\" for hierarchy \"AR_CONV:AR0\|signed_unsigned:M0\"" {  } { { "AR_CONV.vhd" "M0" { Text "C:/Users/pnb/Desktop/EE_Project/AR_CONV.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607528299078 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ru_SUB_RESULT signed_unsigned.vhd(18) " "Verilog HDL or VHDL warning at signed_unsigned.vhd(18): object \"ru_SUB_RESULT\" assigned a value but never read" {  } { { "signed_unsigned.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/signed_unsigned.vhd" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1607528299079 "|ELECTRONIC_ENIGMA_PRO|AR_CONV:AR0|signed_unsigned:M0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signed_unsigned_ADD AR_CONV:AR0\|signed_unsigned_ADD:N0 " "Elaborating entity \"signed_unsigned_ADD\" for hierarchy \"AR_CONV:AR0\|signed_unsigned_ADD:N0\"" {  } { { "AR_CONV.vhd" "N0" { Text "C:/Users/pnb/Desktop/EE_Project/AR_CONV.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607528299082 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ru_SUM_RESULT signed_unsigned_ADD.vhd(18) " "Verilog HDL or VHDL warning at signed_unsigned_ADD.vhd(18): object \"ru_SUM_RESULT\" assigned a value but never read" {  } { { "signed_unsigned_ADD.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/signed_unsigned_ADD.vhd" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1607528299083 "|ELECTRONIC_ENIGMA_PRO|AR_CONV:AR0|signed_unsigned_ADD:N0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MATCHER_2 MATCHER_2:M1 " "Elaborating entity \"MATCHER_2\" for hierarchy \"MATCHER_2:M1\"" {  } { { "ELECTRONIC_ENIGMA_PRO.vhd" "M1" { Text "C:/Users/pnb/Desktop/EE_Project/ELECTRONIC_ENIGMA_PRO.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607528299090 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Y MATCHER_2.vhd(12) " "VHDL Process Statement warning at MATCHER_2.vhd(12): inferring latch(es) for signal or variable \"Y\", which holds its previous value in one or more paths through the process" {  } { { "MATCHER_2.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/MATCHER_2.vhd" 12 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1607528299092 "|ELECTRONIC_ENIGMA_PRO|MATCHER_2:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[0\] MATCHER_2.vhd(12) " "Inferred latch for \"Y\[0\]\" at MATCHER_2.vhd(12)" {  } { { "MATCHER_2.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/MATCHER_2.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607528299092 "|ELECTRONIC_ENIGMA_PRO|MATCHER_2:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[1\] MATCHER_2.vhd(12) " "Inferred latch for \"Y\[1\]\" at MATCHER_2.vhd(12)" {  } { { "MATCHER_2.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/MATCHER_2.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607528299092 "|ELECTRONIC_ENIGMA_PRO|MATCHER_2:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[2\] MATCHER_2.vhd(12) " "Inferred latch for \"Y\[2\]\" at MATCHER_2.vhd(12)" {  } { { "MATCHER_2.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/MATCHER_2.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607528299092 "|ELECTRONIC_ENIGMA_PRO|MATCHER_2:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[3\] MATCHER_2.vhd(12) " "Inferred latch for \"Y\[3\]\" at MATCHER_2.vhd(12)" {  } { { "MATCHER_2.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/MATCHER_2.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607528299093 "|ELECTRONIC_ENIGMA_PRO|MATCHER_2:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[4\] MATCHER_2.vhd(12) " "Inferred latch for \"Y\[4\]\" at MATCHER_2.vhd(12)" {  } { { "MATCHER_2.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/MATCHER_2.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607528299093 "|ELECTRONIC_ENIGMA_PRO|MATCHER_2:M1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MATCHER_3 MATCHER_3:M2 " "Elaborating entity \"MATCHER_3\" for hierarchy \"MATCHER_3:M2\"" {  } { { "ELECTRONIC_ENIGMA_PRO.vhd" "M2" { Text "C:/Users/pnb/Desktop/EE_Project/ELECTRONIC_ENIGMA_PRO.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607528299109 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Y MATCHER_3.vhd(12) " "VHDL Process Statement warning at MATCHER_3.vhd(12): inferring latch(es) for signal or variable \"Y\", which holds its previous value in one or more paths through the process" {  } { { "MATCHER_3.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/MATCHER_3.vhd" 12 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1607528299111 "|ELECTRONIC_ENIGMA_PRO|MATCHER_3:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[0\] MATCHER_3.vhd(12) " "Inferred latch for \"Y\[0\]\" at MATCHER_3.vhd(12)" {  } { { "MATCHER_3.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/MATCHER_3.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607528299111 "|ELECTRONIC_ENIGMA_PRO|MATCHER_3:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[1\] MATCHER_3.vhd(12) " "Inferred latch for \"Y\[1\]\" at MATCHER_3.vhd(12)" {  } { { "MATCHER_3.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/MATCHER_3.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607528299111 "|ELECTRONIC_ENIGMA_PRO|MATCHER_3:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[2\] MATCHER_3.vhd(12) " "Inferred latch for \"Y\[2\]\" at MATCHER_3.vhd(12)" {  } { { "MATCHER_3.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/MATCHER_3.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607528299111 "|ELECTRONIC_ENIGMA_PRO|MATCHER_3:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[3\] MATCHER_3.vhd(12) " "Inferred latch for \"Y\[3\]\" at MATCHER_3.vhd(12)" {  } { { "MATCHER_3.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/MATCHER_3.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607528299111 "|ELECTRONIC_ENIGMA_PRO|MATCHER_3:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[4\] MATCHER_3.vhd(12) " "Inferred latch for \"Y\[4\]\" at MATCHER_3.vhd(12)" {  } { { "MATCHER_3.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/MATCHER_3.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607528299111 "|ELECTRONIC_ENIGMA_PRO|MATCHER_3:M2"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "O\[0\] " "Inserted always-enabled tri-state buffer between \"O\[0\]\" and its non-tri-state driver." {  } { { "ELECTRONIC_ENIGMA_PRO.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/ELECTRONIC_ENIGMA_PRO.vhd" 12 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1607528300314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "O\[1\] " "Inserted always-enabled tri-state buffer between \"O\[1\]\" and its non-tri-state driver." {  } { { "ELECTRONIC_ENIGMA_PRO.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/ELECTRONIC_ENIGMA_PRO.vhd" 12 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1607528300314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "O\[2\] " "Inserted always-enabled tri-state buffer between \"O\[2\]\" and its non-tri-state driver." {  } { { "ELECTRONIC_ENIGMA_PRO.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/ELECTRONIC_ENIGMA_PRO.vhd" 12 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1607528300314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "O\[3\] " "Inserted always-enabled tri-state buffer between \"O\[3\]\" and its non-tri-state driver." {  } { { "ELECTRONIC_ENIGMA_PRO.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/ELECTRONIC_ENIGMA_PRO.vhd" 12 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1607528300314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "O\[4\] " "Inserted always-enabled tri-state buffer between \"O\[4\]\" and its non-tri-state driver." {  } { { "ELECTRONIC_ENIGMA_PRO.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/ELECTRONIC_ENIGMA_PRO.vhd" 12 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1607528300314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Q0\[0\] " "Inserted always-enabled tri-state buffer between \"Q0\[0\]\" and its non-tri-state driver." {  } { { "ELECTRONIC_ENIGMA_PRO.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/ELECTRONIC_ENIGMA_PRO.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1607528300314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Q0\[1\] " "Inserted always-enabled tri-state buffer between \"Q0\[1\]\" and its non-tri-state driver." {  } { { "ELECTRONIC_ENIGMA_PRO.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/ELECTRONIC_ENIGMA_PRO.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1607528300314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Q0\[2\] " "Inserted always-enabled tri-state buffer between \"Q0\[2\]\" and its non-tri-state driver." {  } { { "ELECTRONIC_ENIGMA_PRO.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/ELECTRONIC_ENIGMA_PRO.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1607528300314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Q0\[3\] " "Inserted always-enabled tri-state buffer between \"Q0\[3\]\" and its non-tri-state driver." {  } { { "ELECTRONIC_ENIGMA_PRO.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/ELECTRONIC_ENIGMA_PRO.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1607528300314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Q0\[4\] " "Inserted always-enabled tri-state buffer between \"Q0\[4\]\" and its non-tri-state driver." {  } { { "ELECTRONIC_ENIGMA_PRO.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/ELECTRONIC_ENIGMA_PRO.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1607528300314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Q1\[0\] " "Inserted always-enabled tri-state buffer between \"Q1\[0\]\" and its non-tri-state driver." {  } { { "ELECTRONIC_ENIGMA_PRO.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/ELECTRONIC_ENIGMA_PRO.vhd" 14 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1607528300314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Q1\[1\] " "Inserted always-enabled tri-state buffer between \"Q1\[1\]\" and its non-tri-state driver." {  } { { "ELECTRONIC_ENIGMA_PRO.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/ELECTRONIC_ENIGMA_PRO.vhd" 14 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1607528300314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Q1\[2\] " "Inserted always-enabled tri-state buffer between \"Q1\[2\]\" and its non-tri-state driver." {  } { { "ELECTRONIC_ENIGMA_PRO.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/ELECTRONIC_ENIGMA_PRO.vhd" 14 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1607528300314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Q1\[3\] " "Inserted always-enabled tri-state buffer between \"Q1\[3\]\" and its non-tri-state driver." {  } { { "ELECTRONIC_ENIGMA_PRO.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/ELECTRONIC_ENIGMA_PRO.vhd" 14 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1607528300314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Q1\[4\] " "Inserted always-enabled tri-state buffer between \"Q1\[4\]\" and its non-tri-state driver." {  } { { "ELECTRONIC_ENIGMA_PRO.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/ELECTRONIC_ENIGMA_PRO.vhd" 14 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1607528300314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Q2\[0\] " "Inserted always-enabled tri-state buffer between \"Q2\[0\]\" and its non-tri-state driver." {  } { { "ELECTRONIC_ENIGMA_PRO.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/ELECTRONIC_ENIGMA_PRO.vhd" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1607528300314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Q2\[1\] " "Inserted always-enabled tri-state buffer between \"Q2\[1\]\" and its non-tri-state driver." {  } { { "ELECTRONIC_ENIGMA_PRO.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/ELECTRONIC_ENIGMA_PRO.vhd" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1607528300314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Q2\[2\] " "Inserted always-enabled tri-state buffer between \"Q2\[2\]\" and its non-tri-state driver." {  } { { "ELECTRONIC_ENIGMA_PRO.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/ELECTRONIC_ENIGMA_PRO.vhd" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1607528300314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Q2\[3\] " "Inserted always-enabled tri-state buffer between \"Q2\[3\]\" and its non-tri-state driver." {  } { { "ELECTRONIC_ENIGMA_PRO.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/ELECTRONIC_ENIGMA_PRO.vhd" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1607528300314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Q2\[4\] " "Inserted always-enabled tri-state buffer between \"Q2\[4\]\" and its non-tri-state driver." {  } { { "ELECTRONIC_ENIGMA_PRO.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/ELECTRONIC_ENIGMA_PRO.vhd" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1607528300314 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1607528300314 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Q0\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Q0\[0\]\" is moved to its source" {  } { { "ELECTRONIC_ENIGMA_PRO.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/ELECTRONIC_ENIGMA_PRO.vhd" 13 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1607528300320 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Q0\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Q0\[1\]\" is moved to its source" {  } { { "ELECTRONIC_ENIGMA_PRO.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/ELECTRONIC_ENIGMA_PRO.vhd" 13 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1607528300320 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Q0\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Q0\[2\]\" is moved to its source" {  } { { "ELECTRONIC_ENIGMA_PRO.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/ELECTRONIC_ENIGMA_PRO.vhd" 13 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1607528300320 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Q0\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Q0\[3\]\" is moved to its source" {  } { { "ELECTRONIC_ENIGMA_PRO.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/ELECTRONIC_ENIGMA_PRO.vhd" 13 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1607528300321 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Q0\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Q0\[4\]\" is moved to its source" {  } { { "ELECTRONIC_ENIGMA_PRO.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/ELECTRONIC_ENIGMA_PRO.vhd" 13 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1607528300321 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Q1\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Q1\[0\]\" is moved to its source" {  } { { "ELECTRONIC_ENIGMA_PRO.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/ELECTRONIC_ENIGMA_PRO.vhd" 14 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1607528300321 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Q1\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Q1\[1\]\" is moved to its source" {  } { { "ELECTRONIC_ENIGMA_PRO.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/ELECTRONIC_ENIGMA_PRO.vhd" 14 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1607528300321 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Q1\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Q1\[2\]\" is moved to its source" {  } { { "ELECTRONIC_ENIGMA_PRO.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/ELECTRONIC_ENIGMA_PRO.vhd" 14 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1607528300321 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Q1\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Q1\[3\]\" is moved to its source" {  } { { "ELECTRONIC_ENIGMA_PRO.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/ELECTRONIC_ENIGMA_PRO.vhd" 14 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1607528300321 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Q1\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Q1\[4\]\" is moved to its source" {  } { { "ELECTRONIC_ENIGMA_PRO.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/ELECTRONIC_ENIGMA_PRO.vhd" 14 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1607528300321 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Q2\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Q2\[0\]\" is moved to its source" {  } { { "ELECTRONIC_ENIGMA_PRO.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/ELECTRONIC_ENIGMA_PRO.vhd" 15 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1607528300321 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Q2\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Q2\[1\]\" is moved to its source" {  } { { "ELECTRONIC_ENIGMA_PRO.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/ELECTRONIC_ENIGMA_PRO.vhd" 15 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1607528300321 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Q2\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Q2\[2\]\" is moved to its source" {  } { { "ELECTRONIC_ENIGMA_PRO.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/ELECTRONIC_ENIGMA_PRO.vhd" 15 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1607528300321 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Q2\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Q2\[3\]\" is moved to its source" {  } { { "ELECTRONIC_ENIGMA_PRO.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/ELECTRONIC_ENIGMA_PRO.vhd" 15 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1607528300321 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Q2\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Q2\[4\]\" is moved to its source" {  } { { "ELECTRONIC_ENIGMA_PRO.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/ELECTRONIC_ENIGMA_PRO.vhd" 15 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1607528300321 ""}  } {  } 0 13060 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "Quartus II" 0 -1 1607528300320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MATCHER_3:M2\|Y\[0\] " "Latch MATCHER_3:M2\|Y\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AR_CONV:AR1\|signed_unsigned_ADD:N1\|rs_SUM_RESULT\[3\] " "Ports D and ENA on the latch are fed by the same signal AR_CONV:AR1\|signed_unsigned_ADD:N1\|rs_SUM_RESULT\[3\]" {  } { { "signed_unsigned_ADD.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/signed_unsigned_ADD.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607528300324 ""}  } { { "MATCHER_3.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/MATCHER_3.vhd" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607528300324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MATCHER_3:M2\|Y\[1\] " "Latch MATCHER_3:M2\|Y\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AR_CONV:AR1\|signed_unsigned_ADD:N1\|rs_SUM_RESULT\[3\] " "Ports D and ENA on the latch are fed by the same signal AR_CONV:AR1\|signed_unsigned_ADD:N1\|rs_SUM_RESULT\[3\]" {  } { { "signed_unsigned_ADD.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/signed_unsigned_ADD.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607528300325 ""}  } { { "MATCHER_3.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/MATCHER_3.vhd" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607528300325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MATCHER_3:M2\|Y\[2\] " "Latch MATCHER_3:M2\|Y\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AR_CONV:AR1\|signed_unsigned_ADD:N1\|rs_SUM_RESULT\[4\] " "Ports D and ENA on the latch are fed by the same signal AR_CONV:AR1\|signed_unsigned_ADD:N1\|rs_SUM_RESULT\[4\]" {  } { { "signed_unsigned_ADD.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/signed_unsigned_ADD.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607528300325 ""}  } { { "MATCHER_3.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/MATCHER_3.vhd" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607528300325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MATCHER_3:M2\|Y\[3\] " "Latch MATCHER_3:M2\|Y\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AR_CONV:AR1\|signed_unsigned_ADD:N1\|rs_SUM_RESULT\[4\] " "Ports D and ENA on the latch are fed by the same signal AR_CONV:AR1\|signed_unsigned_ADD:N1\|rs_SUM_RESULT\[4\]" {  } { { "signed_unsigned_ADD.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/signed_unsigned_ADD.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607528300325 ""}  } { { "MATCHER_3.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/MATCHER_3.vhd" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607528300325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MATCHER_3:M2\|Y\[4\] " "Latch MATCHER_3:M2\|Y\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AR_CONV:AR1\|signed_unsigned_ADD:N1\|rs_SUM_RESULT\[3\] " "Ports D and ENA on the latch are fed by the same signal AR_CONV:AR1\|signed_unsigned_ADD:N1\|rs_SUM_RESULT\[3\]" {  } { { "signed_unsigned_ADD.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/signed_unsigned_ADD.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607528300325 ""}  } { { "MATCHER_3.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/MATCHER_3.vhd" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607528300325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MATCHER_2:M1\|Y\[0\] " "Latch MATCHER_2:M1\|Y\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AR_CONV:AR0\|signed_unsigned_ADD:N1\|rs_SUM_RESULT\[3\] " "Ports D and ENA on the latch are fed by the same signal AR_CONV:AR0\|signed_unsigned_ADD:N1\|rs_SUM_RESULT\[3\]" {  } { { "signed_unsigned_ADD.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/signed_unsigned_ADD.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607528300325 ""}  } { { "MATCHER_2.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/MATCHER_2.vhd" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607528300325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MATCHER_2:M1\|Y\[1\] " "Latch MATCHER_2:M1\|Y\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AR_CONV:AR0\|signed_unsigned_ADD:N0\|rs_SUM_RESULT\[1\] " "Ports D and ENA on the latch are fed by the same signal AR_CONV:AR0\|signed_unsigned_ADD:N0\|rs_SUM_RESULT\[1\]" {  } { { "signed_unsigned_ADD.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/signed_unsigned_ADD.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607528300326 ""}  } { { "MATCHER_2.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/MATCHER_2.vhd" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607528300326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MATCHER_2:M1\|Y\[2\] " "Latch MATCHER_2:M1\|Y\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AR_CONV:AR0\|signed_unsigned_ADD:N1\|rs_SUM_RESULT\[2\] " "Ports D and ENA on the latch are fed by the same signal AR_CONV:AR0\|signed_unsigned_ADD:N1\|rs_SUM_RESULT\[2\]" {  } { { "signed_unsigned_ADD.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/signed_unsigned_ADD.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607528300326 ""}  } { { "MATCHER_2.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/MATCHER_2.vhd" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607528300326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MATCHER_2:M1\|Y\[3\] " "Latch MATCHER_2:M1\|Y\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AR_CONV:AR0\|signed_unsigned_ADD:N1\|rs_SUM_RESULT\[4\] " "Ports D and ENA on the latch are fed by the same signal AR_CONV:AR0\|signed_unsigned_ADD:N1\|rs_SUM_RESULT\[4\]" {  } { { "signed_unsigned_ADD.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/signed_unsigned_ADD.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607528300326 ""}  } { { "MATCHER_2.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/MATCHER_2.vhd" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607528300326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MATCHER_2:M1\|Y\[4\] " "Latch MATCHER_2:M1\|Y\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AR_CONV:AR0\|signed_unsigned_ADD:N1\|rs_SUM_RESULT\[4\] " "Ports D and ENA on the latch are fed by the same signal AR_CONV:AR0\|signed_unsigned_ADD:N1\|rs_SUM_RESULT\[4\]" {  } { { "signed_unsigned_ADD.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/signed_unsigned_ADD.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607528300326 ""}  } { { "MATCHER_2.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/MATCHER_2.vhd" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607528300326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MATCHER_1:M0\|Y\[0\] " "Latch MATCHER_1:M0\|Y\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I\[3\] " "Ports D and ENA on the latch are fed by the same signal I\[3\]" {  } { { "ELECTRONIC_ENIGMA_PRO.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/ELECTRONIC_ENIGMA_PRO.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607528300327 ""}  } { { "MATHCER_1.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/MATHCER_1.vhd" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607528300327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MATCHER_1:M0\|Y\[1\] " "Latch MATCHER_1:M0\|Y\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I\[1\] " "Ports D and ENA on the latch are fed by the same signal I\[1\]" {  } { { "ELECTRONIC_ENIGMA_PRO.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/ELECTRONIC_ENIGMA_PRO.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607528300327 ""}  } { { "MATHCER_1.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/MATHCER_1.vhd" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607528300327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MATCHER_1:M0\|Y\[2\] " "Latch MATCHER_1:M0\|Y\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I\[4\] " "Ports D and ENA on the latch are fed by the same signal I\[4\]" {  } { { "ELECTRONIC_ENIGMA_PRO.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/ELECTRONIC_ENIGMA_PRO.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607528300327 ""}  } { { "MATHCER_1.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/MATHCER_1.vhd" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607528300327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MATCHER_1:M0\|Y\[3\] " "Latch MATCHER_1:M0\|Y\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I\[3\] " "Ports D and ENA on the latch are fed by the same signal I\[3\]" {  } { { "ELECTRONIC_ENIGMA_PRO.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/ELECTRONIC_ENIGMA_PRO.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607528300327 ""}  } { { "MATHCER_1.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/MATHCER_1.vhd" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607528300327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MATCHER_1:M0\|Y\[4\] " "Latch MATCHER_1:M0\|Y\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I\[0\] " "Ports D and ENA on the latch are fed by the same signal I\[0\]" {  } { { "ELECTRONIC_ENIGMA_PRO.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/ELECTRONIC_ENIGMA_PRO.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607528300327 ""}  } { { "MATHCER_1.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/MATHCER_1.vhd" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607528300327 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "O\[0\]~synth " "Node \"O\[0\]~synth\"" {  } { { "ELECTRONIC_ENIGMA_PRO.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/ELECTRONIC_ENIGMA_PRO.vhd" 12 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607528300529 ""} { "Warning" "WMLS_MLS_NODE_NAME" "O\[1\]~synth " "Node \"O\[1\]~synth\"" {  } { { "ELECTRONIC_ENIGMA_PRO.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/ELECTRONIC_ENIGMA_PRO.vhd" 12 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607528300529 ""} { "Warning" "WMLS_MLS_NODE_NAME" "O\[2\]~synth " "Node \"O\[2\]~synth\"" {  } { { "ELECTRONIC_ENIGMA_PRO.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/ELECTRONIC_ENIGMA_PRO.vhd" 12 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607528300529 ""} { "Warning" "WMLS_MLS_NODE_NAME" "O\[3\]~synth " "Node \"O\[3\]~synth\"" {  } { { "ELECTRONIC_ENIGMA_PRO.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/ELECTRONIC_ENIGMA_PRO.vhd" 12 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607528300529 ""} { "Warning" "WMLS_MLS_NODE_NAME" "O\[4\]~synth " "Node \"O\[4\]~synth\"" {  } { { "ELECTRONIC_ENIGMA_PRO.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/ELECTRONIC_ENIGMA_PRO.vhd" 12 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607528300529 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Q0\[0\]~synth " "Node \"Q0\[0\]~synth\"" {  } { { "ELECTRONIC_ENIGMA_PRO.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/ELECTRONIC_ENIGMA_PRO.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607528300529 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Q0\[1\]~synth " "Node \"Q0\[1\]~synth\"" {  } { { "ELECTRONIC_ENIGMA_PRO.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/ELECTRONIC_ENIGMA_PRO.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607528300529 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Q0\[2\]~synth " "Node \"Q0\[2\]~synth\"" {  } { { "ELECTRONIC_ENIGMA_PRO.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/ELECTRONIC_ENIGMA_PRO.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607528300529 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Q0\[3\]~synth " "Node \"Q0\[3\]~synth\"" {  } { { "ELECTRONIC_ENIGMA_PRO.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/ELECTRONIC_ENIGMA_PRO.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607528300529 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Q0\[4\]~synth " "Node \"Q0\[4\]~synth\"" {  } { { "ELECTRONIC_ENIGMA_PRO.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/ELECTRONIC_ENIGMA_PRO.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607528300529 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Q1\[0\]~synth " "Node \"Q1\[0\]~synth\"" {  } { { "ELECTRONIC_ENIGMA_PRO.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/ELECTRONIC_ENIGMA_PRO.vhd" 14 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607528300529 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Q1\[1\]~synth " "Node \"Q1\[1\]~synth\"" {  } { { "ELECTRONIC_ENIGMA_PRO.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/ELECTRONIC_ENIGMA_PRO.vhd" 14 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607528300529 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Q1\[2\]~synth " "Node \"Q1\[2\]~synth\"" {  } { { "ELECTRONIC_ENIGMA_PRO.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/ELECTRONIC_ENIGMA_PRO.vhd" 14 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607528300529 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Q1\[3\]~synth " "Node \"Q1\[3\]~synth\"" {  } { { "ELECTRONIC_ENIGMA_PRO.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/ELECTRONIC_ENIGMA_PRO.vhd" 14 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607528300529 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Q1\[4\]~synth " "Node \"Q1\[4\]~synth\"" {  } { { "ELECTRONIC_ENIGMA_PRO.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/ELECTRONIC_ENIGMA_PRO.vhd" 14 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607528300529 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Q2\[0\]~synth " "Node \"Q2\[0\]~synth\"" {  } { { "ELECTRONIC_ENIGMA_PRO.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/ELECTRONIC_ENIGMA_PRO.vhd" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607528300529 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Q2\[1\]~synth " "Node \"Q2\[1\]~synth\"" {  } { { "ELECTRONIC_ENIGMA_PRO.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/ELECTRONIC_ENIGMA_PRO.vhd" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607528300529 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Q2\[2\]~synth " "Node \"Q2\[2\]~synth\"" {  } { { "ELECTRONIC_ENIGMA_PRO.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/ELECTRONIC_ENIGMA_PRO.vhd" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607528300529 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Q2\[3\]~synth " "Node \"Q2\[3\]~synth\"" {  } { { "ELECTRONIC_ENIGMA_PRO.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/ELECTRONIC_ENIGMA_PRO.vhd" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607528300529 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Q2\[4\]~synth " "Node \"Q2\[4\]~synth\"" {  } { { "ELECTRONIC_ENIGMA_PRO.vhd" "" { Text "C:/Users/pnb/Desktop/EE_Project/ELECTRONIC_ENIGMA_PRO.vhd" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607528300529 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1607528300529 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1607528302424 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607528302424 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "203 " "Implemented 203 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1607528302522 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1607528302522 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "20 " "Implemented 20 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1607528302522 ""} { "Info" "ICUT_CUT_TM_LCELLS" "160 " "Implemented 160 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1607528302522 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1607528302522 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 80 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 80 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4640 " "Peak virtual memory: 4640 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1607528302580 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 09 21:08:22 2020 " "Processing ended: Wed Dec 09 21:08:22 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1607528302580 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1607528302580 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1607528302580 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1607528302580 ""}
