Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Tue Jan 20 09:48:55 2026
| Host         : gondor running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_design_analysis -file ./report/cpu_design_analysis_synth.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+---------------------------------------------------------+
|      Characteristics      |                         Path #1                         |
+---------------------------+---------------------------------------------------------+
| Requirement               | 10.000                                                  |
| Path Delay                | 5.090                                                   |
| Logic Delay               | 1.185(24%)                                              |
| Net Delay                 | 3.905(76%)                                              |
| Clock Skew                | -0.049                                                  |
| Slack                     | 4.302                                                   |
| Clock Uncertainty         | 0.035                                                   |
| Clock Pair Classification | Timed                                                   |
| Clock Delay Group         | Same Clock                                              |
| Logic Levels              | 4                                                       |
| Routes                    | NA                                                      |
| Logical Path              | FDRE/C-(72)-LUT2-(1)-LUT6-(7)-LUT4-(1)-LUT6-(32)-FDRE/R |
| Start Point Clock         | ap_clk                                                  |
| End Point Clock           | ap_clk                                                  |
| DSP Block                 | None                                                    |
| RAM Registers             | None-None                                               |
| IO Crossings              | 0                                                       |
| Config Crossings          | 0                                                       |
| SLR Crossings             | 0                                                       |
| PBlocks                   | 0                                                       |
| High Fanout               | 72                                                      |
| ASYNC REG                 | 0                                                       |
| Dont Touch                | 0                                                       |
| Mark Debug                | 0                                                       |
| Start Point Pin Primitive | FDRE/C                                                  |
| End Point Pin Primitive   | FDRE/R                                                  |
| Start Point Pin           | ap_CS_fsm_reg[5]_rep/C                                  |
| End Point Pin             | res_j_1_reg_348_reg[0]/R                                |
+---------------------------+---------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (308, 299)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+-----+----+-----+-----+----+---+----+----+---+----+----+----+
| End Point Clock | Requirement |  0  |  1  |  2 |  3  |  4  |  5 | 6 |  7 |  8 | 9 | 10 | 11 | 12 |
+-----------------+-------------+-----+-----+----+-----+-----+----+---+----+----+---+----+----+----+
| ap_clk          | 10.000ns    | 300 | 161 | 50 | 154 | 213 | 52 | 8 | 29 | 21 | 4 |  2 |  2 |  4 |
+-----------------+-------------+-----+-----+----+-----+-----+----+---+----+----+---+----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+----------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Inputs | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+----------------+-----+--------+------+------+------+-----+-------+-----+------------+
* The design has not been placed, hence congestion data is not available. The command report_design_analysis -congestion should be run only after place_design has completed.


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


