{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 03 17:00:09 2022 " "Info: Processing started: Mon Jan 03 17:00:09 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off guess_number -c guess_number " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off guess_number -c guess_number" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "a\[3\]\[1\] " "Warning: Node \"a\[3\]\[1\]\" is a latch" {  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "a\[2\]\[1\] " "Warning: Node \"a\[2\]\[1\]\" is a latch" {  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "a\[1\]\[1\] " "Warning: Node \"a\[1\]\[1\]\" is a latch" {  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "a\[0\]\[1\] " "Warning: Node \"a\[0\]\[1\]\" is a latch" {  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "a\[0\]\[2\] " "Warning: Node \"a\[0\]\[2\]\" is a latch" {  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "a\[0\]\[0\] " "Warning: Node \"a\[0\]\[0\]\" is a latch" {  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "a\[0\]\[3\] " "Warning: Node \"a\[0\]\[3\]\" is a latch" {  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "a\[1\]\[0\] " "Warning: Node \"a\[1\]\[0\]\" is a latch" {  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "a\[1\]\[2\] " "Warning: Node \"a\[1\]\[2\]\" is a latch" {  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "a\[1\]\[3\] " "Warning: Node \"a\[1\]\[3\]\" is a latch" {  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "a\[3\]\[2\] " "Warning: Node \"a\[3\]\[2\]\" is a latch" {  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "a\[3\]\[0\] " "Warning: Node \"a\[3\]\[0\]\" is a latch" {  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "a\[3\]\[3\] " "Warning: Node \"a\[3\]\[3\]\" is a latch" {  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "a\[2\]\[2\] " "Warning: Node \"a\[2\]\[2\]\" is a latch" {  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "a\[2\]\[0\] " "Warning: Node \"a\[2\]\[0\]\" is a latch" {  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "a\[2\]\[3\] " "Warning: Node \"a\[2\]\[3\]\" is a latch" {  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "lista\[5\]\[0\] " "Warning: Node \"lista\[5\]\[0\]\" is a latch" {  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "lista\[4\]\[0\] " "Warning: Node \"lista\[4\]\[0\]\" is a latch" {  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "lista\[7\]\[0\] " "Warning: Node \"lista\[7\]\[0\]\" is a latch" {  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "lista\[6\]\[0\] " "Warning: Node \"lista\[6\]\[0\]\" is a latch" {  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "lista\[1\]\[0\] " "Warning: Node \"lista\[1\]\[0\]\" is a latch" {  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "lista\[0\]\[0\] " "Warning: Node \"lista\[0\]\[0\]\" is a latch" {  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "lista\[2\]\[0\] " "Warning: Node \"lista\[2\]\[0\]\" is a latch" {  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "lista\[3\]\[0\] " "Warning: Node \"lista\[3\]\[0\]\" is a latch" {  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "lista\[8\]\[0\] " "Warning: Node \"lista\[8\]\[0\]\" is a latch" {  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "lista\[9\]\[0\] " "Warning: Node \"lista\[9\]\[0\]\" is a latch" {  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 3 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "clk20 " "Info: Assuming node \"clk20\" is an undefined clock" {  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 3 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk20" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "reset " "Info: Assuming node \"reset\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 3 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk1 " "Info: Detected ripple clock \"clk1\" as buffer" {  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 9 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "cnt_scan\[15\] " "Info: Detected ripple clock \"cnt_scan\[15\]\" as buffer" {  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 35 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt_scan\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register q\[1\]\[1\] register q1\[1\] 81.21 MHz 12.314 ns Internal " "Info: Clock \"clk\" has Internal fmax of 81.21 MHz between source register \"q\[1\]\[1\]\" and destination register \"q1\[1\]\" (period= 12.314 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.605 ns + Longest register register " "Info: + Longest register to register delay is 11.605 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns q\[1\]\[1\] 1 REG LC_X10_Y5_N1 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y5_N1; Fanout = 7; REG Node = 'q\[1\]\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[1][1] } "NODE_NAME" } } { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.713 ns) + CELL(0.200 ns) 2.913 ns Mux13~293 2 COMB LC_X9_Y7_N5 1 " "Info: 2: + IC(2.713 ns) + CELL(0.200 ns) = 2.913 ns; Loc. = LC_X9_Y7_N5; Fanout = 1; COMB Node = 'Mux13~293'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.913 ns" { q[1][1] Mux13~293 } "NODE_NAME" } } { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.913 ns) + CELL(0.200 ns) 5.026 ns Mux13~294 3 COMB LC_X8_Y7_N6 1 " "Info: 3: + IC(1.913 ns) + CELL(0.200 ns) = 5.026 ns; Loc. = LC_X8_Y7_N6; Fanout = 1; COMB Node = 'Mux13~294'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.113 ns" { Mux13~293 Mux13~294 } "NODE_NAME" } } { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 5.531 ns Mux13~295 4 COMB LC_X8_Y7_N7 1 " "Info: 4: + IC(0.305 ns) + CELL(0.200 ns) = 5.531 ns; Loc. = LC_X8_Y7_N7; Fanout = 1; COMB Node = 'Mux13~295'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { Mux13~294 Mux13~295 } "NODE_NAME" } } { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.511 ns) 6.824 ns Mux13~298 5 COMB LC_X8_Y7_N0 2 " "Info: 5: + IC(0.782 ns) + CELL(0.511 ns) = 6.824 ns; Loc. = LC_X8_Y7_N0; Fanout = 2; COMB Node = 'Mux13~298'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.293 ns" { Mux13~295 Mux13~298 } "NODE_NAME" } } { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.683 ns) + CELL(0.511 ns) 10.018 ns q1~469 6 COMB LC_X8_Y6_N5 2 " "Info: 6: + IC(2.683 ns) + CELL(0.511 ns) = 10.018 ns; Loc. = LC_X8_Y6_N5; Fanout = 2; COMB Node = 'q1~469'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.194 ns" { Mux13~298 q1~469 } "NODE_NAME" } } { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.783 ns) + CELL(0.804 ns) 11.605 ns q1\[1\] 7 REG LC_X8_Y6_N2 1 " "Info: 7: + IC(0.783 ns) + CELL(0.804 ns) = 11.605 ns; Loc. = LC_X8_Y6_N2; Fanout = 1; REG Node = 'q1\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { q1~469 q1[1] } "NODE_NAME" } } { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.426 ns ( 20.90 % ) " "Info: Total cell delay = 2.426 ns ( 20.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.179 ns ( 79.10 % ) " "Info: Total interconnect delay = 9.179 ns ( 79.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.605 ns" { q[1][1] Mux13~293 Mux13~294 Mux13~295 Mux13~298 q1~469 q1[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.605 ns" { q[1][1] {} Mux13~293 {} Mux13~294 {} Mux13~295 {} Mux13~298 {} q1~469 {} q1[1] {} } { 0.000ns 2.713ns 1.913ns 0.305ns 0.782ns 2.683ns 0.783ns } { 0.000ns 0.200ns 0.200ns 0.200ns 0.511ns 0.511ns 0.804ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.765 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 8.765 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 27 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 27; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns clk1 2 REG LC_X9_Y4_N1 26 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X9_Y4_N1; Fanout = 26; REG Node = 'clk1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { clk clk1 } "NODE_NAME" } } { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.790 ns) + CELL(0.918 ns) 8.765 ns q1\[1\] 3 REG LC_X8_Y6_N2 1 " "Info: 3: + IC(3.790 ns) + CELL(0.918 ns) = 8.765 ns; Loc. = LC_X8_Y6_N2; Fanout = 1; REG Node = 'q1\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.708 ns" { clk1 q1[1] } "NODE_NAME" } } { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 38.51 % ) " "Info: Total cell delay = 3.375 ns ( 38.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.390 ns ( 61.49 % ) " "Info: Total interconnect delay = 5.390 ns ( 61.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.765 ns" { clk clk1 q1[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.765 ns" { clk {} clk~combout {} clk1 {} q1[1] {} } { 0.000ns 0.000ns 1.600ns 3.790ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.765 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 8.765 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 27 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 27; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns clk1 2 REG LC_X9_Y4_N1 26 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X9_Y4_N1; Fanout = 26; REG Node = 'clk1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { clk clk1 } "NODE_NAME" } } { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.790 ns) + CELL(0.918 ns) 8.765 ns q\[1\]\[1\] 3 REG LC_X10_Y5_N1 7 " "Info: 3: + IC(3.790 ns) + CELL(0.918 ns) = 8.765 ns; Loc. = LC_X10_Y5_N1; Fanout = 7; REG Node = 'q\[1\]\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.708 ns" { clk1 q[1][1] } "NODE_NAME" } } { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 38.51 % ) " "Info: Total cell delay = 3.375 ns ( 38.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.390 ns ( 61.49 % ) " "Info: Total interconnect delay = 5.390 ns ( 61.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.765 ns" { clk clk1 q[1][1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.765 ns" { clk {} clk~combout {} clk1 {} q[1][1] {} } { 0.000ns 0.000ns 1.600ns 3.790ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.765 ns" { clk clk1 q1[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.765 ns" { clk {} clk~combout {} clk1 {} q1[1] {} } { 0.000ns 0.000ns 1.600ns 3.790ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.765 ns" { clk clk1 q[1][1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.765 ns" { clk {} clk~combout {} clk1 {} q[1][1] {} } { 0.000ns 0.000ns 1.600ns 3.790ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 138 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 138 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.605 ns" { q[1][1] Mux13~293 Mux13~294 Mux13~295 Mux13~298 q1~469 q1[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.605 ns" { q[1][1] {} Mux13~293 {} Mux13~294 {} Mux13~295 {} Mux13~298 {} q1~469 {} q1[1] {} } { 0.000ns 2.713ns 1.913ns 0.305ns 0.782ns 2.683ns 0.783ns } { 0.000ns 0.200ns 0.200ns 0.200ns 0.511ns 0.511ns 0.804ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.765 ns" { clk clk1 q1[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.765 ns" { clk {} clk~combout {} clk1 {} q1[1] {} } { 0.000ns 0.000ns 1.600ns 3.790ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.765 ns" { clk clk1 q[1][1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.765 ns" { clk {} clk~combout {} clk1 {} q[1][1] {} } { 0.000ns 0.000ns 1.600ns 3.790ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk20 register cnt_clk2\[3\] register cnt_clk2\[12\] 201.09 MHz 4.973 ns Internal " "Info: Clock \"clk20\" has Internal fmax of 201.09 MHz between source register \"cnt_clk2\[3\]\" and destination register \"cnt_clk2\[12\]\" (period= 4.973 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.264 ns + Longest register register " "Info: + Longest register to register delay is 4.264 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cnt_clk2\[3\] 1 REG LC_X3_Y4_N5 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y4_N5; Fanout = 8; REG Node = 'cnt_clk2\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt_clk2[3] } "NODE_NAME" } } { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.892 ns) + CELL(0.978 ns) 1.870 ns cnt_clk2\[3\]~98 2 COMB LC_X3_Y4_N5 2 " "Info: 2: + IC(0.892 ns) + CELL(0.978 ns) = 1.870 ns; Loc. = LC_X3_Y4_N5; Fanout = 2; COMB Node = 'cnt_clk2\[3\]~98'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.870 ns" { cnt_clk2[3] cnt_clk2[3]~98 } "NODE_NAME" } } { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 1.993 ns cnt_clk2\[4\]~94 3 COMB LC_X3_Y4_N6 2 " "Info: 3: + IC(0.000 ns) + CELL(0.123 ns) = 1.993 ns; Loc. = LC_X3_Y4_N6; Fanout = 2; COMB Node = 'cnt_clk2\[4\]~94'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { cnt_clk2[3]~98 cnt_clk2[4]~94 } "NODE_NAME" } } { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 2.116 ns cnt_clk2\[5\]~106 4 COMB LC_X3_Y4_N7 2 " "Info: 4: + IC(0.000 ns) + CELL(0.123 ns) = 2.116 ns; Loc. = LC_X3_Y4_N7; Fanout = 2; COMB Node = 'cnt_clk2\[5\]~106'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { cnt_clk2[4]~94 cnt_clk2[5]~106 } "NODE_NAME" } } { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 2.239 ns cnt_clk2\[6\]~104 5 COMB LC_X3_Y4_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.123 ns) = 2.239 ns; Loc. = LC_X3_Y4_N8; Fanout = 2; COMB Node = 'cnt_clk2\[6\]~104'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { cnt_clk2[5]~106 cnt_clk2[6]~104 } "NODE_NAME" } } { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.399 ns) 2.638 ns cnt_clk2\[7\]~96 6 COMB LC_X3_Y4_N9 6 " "Info: 6: + IC(0.000 ns) + CELL(0.399 ns) = 2.638 ns; Loc. = LC_X3_Y4_N9; Fanout = 6; COMB Node = 'cnt_clk2\[7\]~96'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { cnt_clk2[6]~104 cnt_clk2[7]~96 } "NODE_NAME" } } { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.626 ns) 4.264 ns cnt_clk2\[12\] 7 REG LC_X4_Y4_N4 13 " "Info: 7: + IC(0.000 ns) + CELL(1.626 ns) = 4.264 ns; Loc. = LC_X4_Y4_N4; Fanout = 13; REG Node = 'cnt_clk2\[12\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.626 ns" { cnt_clk2[7]~96 cnt_clk2[12] } "NODE_NAME" } } { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.372 ns ( 79.08 % ) " "Info: Total cell delay = 3.372 ns ( 79.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.892 ns ( 20.92 % ) " "Info: Total interconnect delay = 0.892 ns ( 20.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.264 ns" { cnt_clk2[3] cnt_clk2[3]~98 cnt_clk2[4]~94 cnt_clk2[5]~106 cnt_clk2[6]~104 cnt_clk2[7]~96 cnt_clk2[12] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.264 ns" { cnt_clk2[3] {} cnt_clk2[3]~98 {} cnt_clk2[4]~94 {} cnt_clk2[5]~106 {} cnt_clk2[6]~104 {} cnt_clk2[7]~96 {} cnt_clk2[12] {} } { 0.000ns 0.892ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.978ns 0.123ns 0.123ns 0.123ns 0.399ns 1.626ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk20 destination 3.547 ns + Shortest register " "Info: + Shortest clock path from clock \"clk20\" to destination register is 3.547 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk20 1 CLK PIN_91 16 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_91; Fanout = 16; CLK Node = 'clk20'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk20 } "NODE_NAME" } } { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.466 ns) + CELL(0.918 ns) 3.547 ns cnt_clk2\[12\] 2 REG LC_X4_Y4_N4 13 " "Info: 2: + IC(1.466 ns) + CELL(0.918 ns) = 3.547 ns; Loc. = LC_X4_Y4_N4; Fanout = 13; REG Node = 'cnt_clk2\[12\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.384 ns" { clk20 cnt_clk2[12] } "NODE_NAME" } } { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 58.67 % ) " "Info: Total cell delay = 2.081 ns ( 58.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.466 ns ( 41.33 % ) " "Info: Total interconnect delay = 1.466 ns ( 41.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.547 ns" { clk20 cnt_clk2[12] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.547 ns" { clk20 {} clk20~combout {} cnt_clk2[12] {} } { 0.000ns 0.000ns 1.466ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk20 source 3.547 ns - Longest register " "Info: - Longest clock path from clock \"clk20\" to source register is 3.547 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk20 1 CLK PIN_91 16 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_91; Fanout = 16; CLK Node = 'clk20'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk20 } "NODE_NAME" } } { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.466 ns) + CELL(0.918 ns) 3.547 ns cnt_clk2\[3\] 2 REG LC_X3_Y4_N5 8 " "Info: 2: + IC(1.466 ns) + CELL(0.918 ns) = 3.547 ns; Loc. = LC_X3_Y4_N5; Fanout = 8; REG Node = 'cnt_clk2\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.384 ns" { clk20 cnt_clk2[3] } "NODE_NAME" } } { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 58.67 % ) " "Info: Total cell delay = 2.081 ns ( 58.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.466 ns ( 41.33 % ) " "Info: Total interconnect delay = 1.466 ns ( 41.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.547 ns" { clk20 cnt_clk2[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.547 ns" { clk20 {} clk20~combout {} cnt_clk2[3] {} } { 0.000ns 0.000ns 1.466ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.547 ns" { clk20 cnt_clk2[12] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.547 ns" { clk20 {} clk20~combout {} cnt_clk2[12] {} } { 0.000ns 0.000ns 1.466ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.547 ns" { clk20 cnt_clk2[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.547 ns" { clk20 {} clk20~combout {} cnt_clk2[3] {} } { 0.000ns 0.000ns 1.466ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 44 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 44 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.264 ns" { cnt_clk2[3] cnt_clk2[3]~98 cnt_clk2[4]~94 cnt_clk2[5]~106 cnt_clk2[6]~104 cnt_clk2[7]~96 cnt_clk2[12] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.264 ns" { cnt_clk2[3] {} cnt_clk2[3]~98 {} cnt_clk2[4]~94 {} cnt_clk2[5]~106 {} cnt_clk2[6]~104 {} cnt_clk2[7]~96 {} cnt_clk2[12] {} } { 0.000ns 0.892ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.978ns 0.123ns 0.123ns 0.123ns 0.399ns 1.626ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.547 ns" { clk20 cnt_clk2[12] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.547 ns" { clk20 {} clk20~combout {} cnt_clk2[12] {} } { 0.000ns 0.000ns 1.466ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.547 ns" { clk20 cnt_clk2[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.547 ns" { clk20 {} clk20~combout {} cnt_clk2[3] {} } { 0.000ns 0.000ns 1.466ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "q\[0\]\[1\] subtract clk 0.744 ns register " "Info: tsu for register \"q\[0\]\[1\]\" (data pin = \"subtract\", clock pin = \"clk\") is 0.744 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.176 ns + Longest pin register " "Info: + Longest pin to register delay is 9.176 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns subtract 1 PIN PIN_62 16 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_62; Fanout = 16; PIN Node = 'subtract'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { subtract } "NODE_NAME" } } { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.726 ns) + CELL(0.200 ns) 6.058 ns q~3282 2 COMB LC_X10_Y6_N7 4 " "Info: 2: + IC(4.726 ns) + CELL(0.200 ns) = 6.058 ns; Loc. = LC_X10_Y6_N7; Fanout = 4; COMB Node = 'q~3282'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.926 ns" { subtract q~3282 } "NODE_NAME" } } { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.875 ns) + CELL(1.243 ns) 9.176 ns q\[0\]\[1\] 3 REG LC_X7_Y6_N5 8 " "Info: 3: + IC(1.875 ns) + CELL(1.243 ns) = 9.176 ns; Loc. = LC_X7_Y6_N5; Fanout = 8; REG Node = 'q\[0\]\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.118 ns" { q~3282 q[0][1] } "NODE_NAME" } } { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.575 ns ( 28.06 % ) " "Info: Total cell delay = 2.575 ns ( 28.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.601 ns ( 71.94 % ) " "Info: Total interconnect delay = 6.601 ns ( 71.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.176 ns" { subtract q~3282 q[0][1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.176 ns" { subtract {} subtract~combout {} q~3282 {} q[0][1] {} } { 0.000ns 0.000ns 4.726ns 1.875ns } { 0.000ns 1.132ns 0.200ns 1.243ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 138 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.765 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 8.765 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 27 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 27; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns clk1 2 REG LC_X9_Y4_N1 26 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X9_Y4_N1; Fanout = 26; REG Node = 'clk1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { clk clk1 } "NODE_NAME" } } { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.790 ns) + CELL(0.918 ns) 8.765 ns q\[0\]\[1\] 3 REG LC_X7_Y6_N5 8 " "Info: 3: + IC(3.790 ns) + CELL(0.918 ns) = 8.765 ns; Loc. = LC_X7_Y6_N5; Fanout = 8; REG Node = 'q\[0\]\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.708 ns" { clk1 q[0][1] } "NODE_NAME" } } { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 38.51 % ) " "Info: Total cell delay = 3.375 ns ( 38.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.390 ns ( 61.49 % ) " "Info: Total interconnect delay = 5.390 ns ( 61.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.765 ns" { clk clk1 q[0][1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.765 ns" { clk {} clk~combout {} clk1 {} q[0][1] {} } { 0.000ns 0.000ns 1.600ns 3.790ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.176 ns" { subtract q~3282 q[0][1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.176 ns" { subtract {} subtract~combout {} q~3282 {} q[0][1] {} } { 0.000ns 0.000ns 4.726ns 1.875ns } { 0.000ns 1.132ns 0.200ns 1.243ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.765 ns" { clk clk1 q[0][1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.765 ns" { clk {} clk~combout {} clk1 {} q[0][1] {} } { 0.000ns 0.000ns 1.600ns 3.790ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk segout\[1\] q\[1\]\[0\] 20.049 ns register " "Info: tco from clock \"clk\" to destination pin \"segout\[1\]\" through register \"q\[1\]\[0\]\" is 20.049 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.765 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 8.765 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 27 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 27; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns clk1 2 REG LC_X9_Y4_N1 26 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X9_Y4_N1; Fanout = 26; REG Node = 'clk1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { clk clk1 } "NODE_NAME" } } { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.790 ns) + CELL(0.918 ns) 8.765 ns q\[1\]\[0\] 3 REG LC_X9_Y7_N5 8 " "Info: 3: + IC(3.790 ns) + CELL(0.918 ns) = 8.765 ns; Loc. = LC_X9_Y7_N5; Fanout = 8; REG Node = 'q\[1\]\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.708 ns" { clk1 q[1][0] } "NODE_NAME" } } { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 38.51 % ) " "Info: Total cell delay = 3.375 ns ( 38.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.390 ns ( 61.49 % ) " "Info: Total interconnect delay = 5.390 ns ( 61.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.765 ns" { clk clk1 q[1][0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.765 ns" { clk {} clk~combout {} clk1 {} q[1][0] {} } { 0.000ns 0.000ns 1.600ns 3.790ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 138 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.908 ns + Longest register pin " "Info: + Longest register to pin delay is 10.908 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns q\[1\]\[0\] 1 REG LC_X9_Y7_N5 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y7_N5; Fanout = 8; REG Node = 'q\[1\]\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[1][0] } "NODE_NAME" } } { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.134 ns) + CELL(0.740 ns) 2.874 ns Selector3~256 2 COMB LC_X9_Y6_N7 1 " "Info: 2: + IC(2.134 ns) + CELL(0.740 ns) = 2.874 ns; Loc. = LC_X9_Y6_N7; Fanout = 1; COMB Node = 'Selector3~256'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { q[1][0] Selector3~256 } "NODE_NAME" } } { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 196 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.770 ns) + CELL(0.511 ns) 4.155 ns Selector3~258 3 COMB LC_X9_Y6_N3 7 " "Info: 3: + IC(0.770 ns) + CELL(0.511 ns) = 4.155 ns; Loc. = LC_X9_Y6_N3; Fanout = 7; COMB Node = 'Selector3~258'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.281 ns" { Selector3~256 Selector3~258 } "NODE_NAME" } } { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 196 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.019 ns) + CELL(0.511 ns) 6.685 ns WideOr5~21 4 COMB LC_X11_Y6_N0 1 " "Info: 4: + IC(2.019 ns) + CELL(0.511 ns) = 6.685 ns; Loc. = LC_X11_Y6_N0; Fanout = 1; COMB Node = 'WideOr5~21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.530 ns" { Selector3~258 WideOr5~21 } "NODE_NAME" } } { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 222 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.901 ns) + CELL(2.322 ns) 10.908 ns segout\[1\] 5 PIN PIN_108 0 " "Info: 5: + IC(1.901 ns) + CELL(2.322 ns) = 10.908 ns; Loc. = PIN_108; Fanout = 0; PIN Node = 'segout\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.223 ns" { WideOr5~21 segout[1] } "NODE_NAME" } } { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.084 ns ( 37.44 % ) " "Info: Total cell delay = 4.084 ns ( 37.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.824 ns ( 62.56 % ) " "Info: Total interconnect delay = 6.824 ns ( 62.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.908 ns" { q[1][0] Selector3~256 Selector3~258 WideOr5~21 segout[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.908 ns" { q[1][0] {} Selector3~256 {} Selector3~258 {} WideOr5~21 {} segout[1] {} } { 0.000ns 2.134ns 0.770ns 2.019ns 1.901ns } { 0.000ns 0.740ns 0.511ns 0.511ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.765 ns" { clk clk1 q[1][0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.765 ns" { clk {} clk~combout {} clk1 {} q[1][0] {} } { 0.000ns 0.000ns 1.600ns 3.790ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.908 ns" { q[1][0] Selector3~256 Selector3~258 WideOr5~21 segout[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.908 ns" { q[1][0] {} Selector3~256 {} Selector3~258 {} WideOr5~21 {} segout[1] {} } { 0.000ns 2.134ns 0.770ns 2.019ns 1.901ns } { 0.000ns 0.740ns 0.511ns 0.511ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "sel\[2\] sure clk 2.802 ns register " "Info: th for register \"sel\[2\]\" (data pin = \"sure\", clock pin = \"clk\") is 2.802 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.765 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 8.765 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 27 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 27; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns clk1 2 REG LC_X9_Y4_N1 26 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X9_Y4_N1; Fanout = 26; REG Node = 'clk1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { clk clk1 } "NODE_NAME" } } { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.790 ns) + CELL(0.918 ns) 8.765 ns sel\[2\] 3 REG LC_X9_Y7_N0 18 " "Info: 3: + IC(3.790 ns) + CELL(0.918 ns) = 8.765 ns; Loc. = LC_X9_Y7_N0; Fanout = 18; REG Node = 'sel\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.708 ns" { clk1 sel[2] } "NODE_NAME" } } { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 38.51 % ) " "Info: Total cell delay = 3.375 ns ( 38.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.390 ns ( 61.49 % ) " "Info: Total interconnect delay = 5.390 ns ( 61.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.765 ns" { clk clk1 sel[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.765 ns" { clk {} clk~combout {} clk1 {} sel[2] {} } { 0.000ns 0.000ns 1.600ns 3.790ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 138 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.184 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.184 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns sure 1 PIN PIN_63 4 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_63; Fanout = 4; PIN Node = 'sure'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { sure } "NODE_NAME" } } { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.461 ns) + CELL(0.591 ns) 6.184 ns sel\[2\] 2 REG LC_X9_Y7_N0 18 " "Info: 2: + IC(4.461 ns) + CELL(0.591 ns) = 6.184 ns; Loc. = LC_X9_Y7_N0; Fanout = 18; REG Node = 'sel\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.052 ns" { sure sel[2] } "NODE_NAME" } } { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.723 ns ( 27.86 % ) " "Info: Total cell delay = 1.723 ns ( 27.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.461 ns ( 72.14 % ) " "Info: Total interconnect delay = 4.461 ns ( 72.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.184 ns" { sure sel[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.184 ns" { sure {} sure~combout {} sel[2] {} } { 0.000ns 0.000ns 4.461ns } { 0.000ns 1.132ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.765 ns" { clk clk1 sel[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.765 ns" { clk {} clk~combout {} clk1 {} sel[2] {} } { 0.000ns 0.000ns 1.600ns 3.790ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.184 ns" { sure sel[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.184 ns" { sure {} sure~combout {} sel[2] {} } { 0.000ns 0.000ns 4.461ns } { 0.000ns 1.132ns 0.591ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 29 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "193 " "Info: Peak virtual memory: 193 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 03 17:00:10 2022 " "Info: Processing ended: Mon Jan 03 17:00:10 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
