{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1645116512503 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1645116512503 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 17 11:48:31 2022 " "Processing started: Thu Feb 17 11:48:31 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1645116512503 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1645116512503 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPUProject -c CPUProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPUProject -c CPUProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1645116512504 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1645116513555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_32.v 1 1 " "Found 1 design units, including 1 entities, in source file register_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_32 " "Found entity 1: register_32" {  } { { "register_32.v" "" { Text "C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/register_32.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645116513703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645116513703 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "encoder.v(39) " "Verilog HDL warning at encoder.v(39): extended using \"x\" or \"z\"" {  } { { "encoder.v" "" { Text "C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/encoder.v" 39 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1645116513707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_32_5 " "Found entity 1: encoder_32_5" {  } { { "encoder.v" "" { Text "C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/encoder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645116513709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645116513709 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit div.v(15) " "Verilog HDL Declaration warning at div.v(15): \"bit\" is SystemVerilog-2005 keyword" {  } { { "div.v" "" { Text "C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/div.v" 15 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1645116513716 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_BINARY" "div.v(26) " "Verilog HDL syntax error at div.v(26): illegal character in binary number" {  } { { "div.v" "" { Text "C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/div.v" 26 0 0 } }  } 0 10079 "Verilog HDL syntax error at %1!s!: illegal character in binary number" 0 0 "Quartus II" 0 -1 1645116513717 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "div div.v(1) " "Ignored design unit \"div\" at div.v(1) due to previous errors" {  } { { "div.v" "" { Text "C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/div.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1645116513717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div.v 0 0 " "Found 0 design units, including 0 entities, in source file div.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645116513718 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "' datapath_tb.v(2) " "Verilog HDL syntax error at datapath_tb.v(2) near text '" {  } { { "datapath_tb.v" "" { Text "C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/datapath_tb.v" 2 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1645116513723 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"'\";  expecting a description datapath_tb.v(2) " "Verilog HDL syntax error at datapath_tb.v(2) near text \"'\";  expecting a description" {  } { { "datapath_tb.v" "" { Text "C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/datapath_tb.v" 2 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1645116513724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb.v 0 0 " "Found 0 design units, including 0 entities, in source file datapath_tb.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645116513724 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"if\";  expecting \"endmodule\" datapath.v(45) " "Verilog HDL syntax error at datapath.v(45) near text \"if\";  expecting \"endmodule\"" {  } { { "datapath.v" "" { Text "C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/datapath.v" 45 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1645116513732 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "datapath datapath.v(2) " "Ignored design unit \"datapath\" at datapath.v(2) due to previous errors" {  } { { "datapath.v" "" { Text "C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/datapath.v" 2 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1645116513733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 0 0 " "Found 0 design units, including 0 entities, in source file datapath.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645116513734 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "busmux.v(45) " "Verilog HDL warning at busmux.v(45): extended using \"x\" or \"z\"" {  } { { "busmux.v" "" { Text "C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/busmux.v" 45 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1645116513740 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "BusMux busmux.v " "Entity \"BusMux\" obtained from \"busmux.v\" instead of from Quartus II megafunction library" {  } { { "busmux.v" "" { Text "C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/busmux.v" 3 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1645116513741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busmux.v 1 1 " "Found 1 design units, including 1 entities, in source file busmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 BusMux " "Found entity 1: BusMux" {  } { { "busmux.v" "" { Text "C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/busmux.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645116513741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645116513741 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"endmodule\";  expecting \"end\" boothmul.v(28) " "Verilog HDL syntax error at boothmul.v(28) near text \"endmodule\";  expecting \"end\"" {  } { { "boothmul.v" "" { Text "C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/boothmul.v" 28 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1645116513746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "boothmul.v 0 0 " "Found 0 design units, including 0 entities, in source file boothmul.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645116513747 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "' alu_tb.v(2) " "Verilog HDL syntax error at alu_tb.v(2) near text '" {  } { { "alu_tb.v" "" { Text "C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/alu_tb.v" 2 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1645116513752 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"'\";  expecting a description alu_tb.v(2) " "Verilog HDL syntax error at alu_tb.v(2) near text \"'\";  expecting a description" {  } { { "alu_tb.v" "" { Text "C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/alu_tb.v" 2 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1645116513752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.v 0 0 " "Found 0 design units, including 0 entities, in source file alu_tb.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645116513752 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting a direction alu.v(5) " "Verilog HDL syntax error at alu.v(5) near text \")\";  expecting a direction" {  } { { "alu.v" "" { Text "C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/alu.v" 5 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1645116513757 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(47) " "Verilog HDL warning at alu.v(47): extended using \"x\" or \"z\"" {  } { { "alu.v" "" { Text "C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/alu.v" 47 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1645116513757 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alu.v(17) " "Verilog HDL information at alu.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "alu.v" "" { Text "C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/alu.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1645116513757 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "alu alu.v(1) " "Ignored design unit \"alu\" at alu.v(1) due to previous errors" {  } { { "alu.v" "" { Text "C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/alu.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1645116513757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 0 0 " "Found 0 design units, including 0 entities, in source file alu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645116513757 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/output_files/CPUProject.map.smsg " "Generated suppressed messages file C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/output_files/CPUProject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1645116513817 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 11 s 2 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 11 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "349 " "Peak virtual memory: 349 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1645116513872 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Feb 17 11:48:33 2022 " "Processing ended: Thu Feb 17 11:48:33 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1645116513872 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1645116513872 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1645116513872 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1645116513872 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 13 s 2 s " "Quartus II Full Compilation was unsuccessful. 13 errors, 2 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1645116514477 ""}
