# USB 1.0
A full-speed USB 1.0 receiver + transmitter implemented in SystemVerilog and integrated with a 100â€¯MHz AMBA AHB-Lite SoC via a custom subordinate interface. Designed for real-time bulk data transfers with robust CDC and error handling.
