#include "_tempdir.bash"

cat > "${TOP}".v <<"EOF"
module CSRFile(
  input   clk,
  input   reset,
  input   io_prci_reset,
  input   io_prci_id,
  input   io_prci_interrupts_meip,
  input   io_prci_interrupts_seip,
  input   io_prci_interrupts_debug,
  input   io_prci_interrupts_mtip,
  input   io_prci_interrupts_msip,
  input  [11:0] io_rw_addr,
  input  [2:0] io_rw_cmd,
  output [63:0] io_rw_rdata,
  input  [63:0] io_rw_wdata,
  output  io_csr_stall,
  output  io_csr_xcpt,
  output  io_eret,
  output  io_singleStep,
  output  io_status_debug,
  output [1:0] io_status_prv,
  output  io_status_sd,
  output [30:0] io_status_zero3,
  output  io_status_sd_rv32,
  output [1:0] io_status_zero2,
  output [4:0] io_status_vm,
  output [3:0] io_status_zero1,
  output  io_status_mxr,
  output  io_status_pum,
  output  io_status_mprv,
  output [1:0] io_status_xs,
  output [1:0] io_status_fs,
  output [1:0] io_status_mpp,
  output [1:0] io_status_hpp,
  output  io_status_spp,
  output  io_status_mpie,
  output  io_status_hpie,
  output  io_status_spie,
  output  io_status_upie,
  output  io_status_mie,
  output  io_status_hie,
  output  io_status_sie,
  output  io_status_uie,
  output [6:0] io_ptbr_asid,
  output [37:0] io_ptbr_ppn,
  output [39:0] io_evec,
  input   io_exception,
  input   io_retire,
  input  [63:0] io_cause,
  input  [39:0] io_pc,
  input  [39:0] io_badaddr,
  output  io_fatc,
  output [63:0] io_time,
  output [2:0] io_fcsr_rm,
  input   io_fcsr_flags_valid,
  input  [4:0] io_fcsr_flags_bits,
  input   io_rocc_cmd_ready,
  output  io_rocc_cmd_valid,
  output [6:0] io_rocc_cmd_bits_inst_funct,
  output [4:0] io_rocc_cmd_bits_inst_rs2,
  output [4:0] io_rocc_cmd_bits_inst_rs1,
  output  io_rocc_cmd_bits_inst_xd,
  output  io_rocc_cmd_bits_inst_xs1,
  output  io_rocc_cmd_bits_inst_xs2,
  output [4:0] io_rocc_cmd_bits_inst_rd,
  output [6:0] io_rocc_cmd_bits_inst_opcode,
  output [63:0] io_rocc_cmd_bits_rs1,
  output [63:0] io_rocc_cmd_bits_rs2,
  output  io_rocc_resp_ready,
  input   io_rocc_resp_valid,
  input  [4:0] io_rocc_resp_bits_rd,
  input  [63:0] io_rocc_resp_bits_data,
  output  io_rocc_mem_req_ready,
  input   io_rocc_mem_req_valid,
  input  [39:0] io_rocc_mem_req_bits_addr,
  input  [8:0] io_rocc_mem_req_bits_tag,
  input  [4:0] io_rocc_mem_req_bits_cmd,
  input  [2:0] io_rocc_mem_req_bits_typ,
  input   io_rocc_mem_req_bits_phys,
  input  [63:0] io_rocc_mem_req_bits_data,
  input   io_rocc_mem_s1_kill,
  input  [63:0] io_rocc_mem_s1_data,
  output  io_rocc_mem_s2_nack,
  output  io_rocc_mem_resp_valid,
  output [39:0] io_rocc_mem_resp_bits_addr,
  output [8:0] io_rocc_mem_resp_bits_tag,
  output [4:0] io_rocc_mem_resp_bits_cmd,
  output [2:0] io_rocc_mem_resp_bits_typ,
  output [63:0] io_rocc_mem_resp_bits_data,
  output  io_rocc_mem_resp_bits_replay,
  output  io_rocc_mem_resp_bits_has_data,
  output [63:0] io_rocc_mem_resp_bits_data_word_bypass,
  output [63:0] io_rocc_mem_resp_bits_store_data,
  output  io_rocc_mem_replay_next,
  output  io_rocc_mem_xcpt_ma_ld,
  output  io_rocc_mem_xcpt_ma_st,
  output  io_rocc_mem_xcpt_pf_ld,
  output  io_rocc_mem_xcpt_pf_st,
  input   io_rocc_mem_invalidate_lr,
  output  io_rocc_mem_ordered,
  input   io_rocc_busy,
  output  io_rocc_status_debug,
  output [1:0] io_rocc_status_prv,
  output  io_rocc_status_sd,
  output [30:0] io_rocc_status_zero3,
  output  io_rocc_status_sd_rv32,
  output [1:0] io_rocc_status_zero2,
  output [4:0] io_rocc_status_vm,
  output [3:0] io_rocc_status_zero1,
  output  io_rocc_status_mxr,
  output  io_rocc_status_pum,
  output  io_rocc_status_mprv,
  output [1:0] io_rocc_status_xs,
  output [1:0] io_rocc_status_fs,
  output [1:0] io_rocc_status_mpp,
  output [1:0] io_rocc_status_hpp,
  output  io_rocc_status_spp,
  output  io_rocc_status_mpie,
  output  io_rocc_status_hpie,
  output  io_rocc_status_spie,
  output  io_rocc_status_upie,
  output  io_rocc_status_mie,
  output  io_rocc_status_hie,
  output  io_rocc_status_sie,
  output  io_rocc_status_uie,
  input   io_rocc_interrupt,
  output  io_rocc_autl_acquire_ready,
  input   io_rocc_autl_acquire_valid,
  input  [25:0] io_rocc_autl_acquire_bits_addr_block,
  input   io_rocc_autl_acquire_bits_client_xact_id,
  input  [2:0] io_rocc_autl_acquire_bits_addr_beat,
  input   io_rocc_autl_acquire_bits_is_builtin_type,
  input  [2:0] io_rocc_autl_acquire_bits_a_type,
  input  [11:0] io_rocc_autl_acquire_bits_union,
  input  [63:0] io_rocc_autl_acquire_bits_data,
  input   io_rocc_autl_grant_ready,
  output  io_rocc_autl_grant_valid,
  output [2:0] io_rocc_autl_grant_bits_addr_beat,
  output  io_rocc_autl_grant_bits_client_xact_id,
  output [3:0] io_rocc_autl_grant_bits_manager_xact_id,
  output  io_rocc_autl_grant_bits_is_builtin_type,
  output [3:0] io_rocc_autl_grant_bits_g_type,
  output [63:0] io_rocc_autl_grant_bits_data,
  output  io_rocc_fpu_req_ready,
  input   io_rocc_fpu_req_valid,
  input  [4:0] io_rocc_fpu_req_bits_cmd,
  input   io_rocc_fpu_req_bits_ldst,
  input   io_rocc_fpu_req_bits_wen,
  input   io_rocc_fpu_req_bits_ren1,
  input   io_rocc_fpu_req_bits_ren2,
  input   io_rocc_fpu_req_bits_ren3,
  input   io_rocc_fpu_req_bits_swap12,
  input   io_rocc_fpu_req_bits_swap23,
  input   io_rocc_fpu_req_bits_single,
  input   io_rocc_fpu_req_bits_fromint,
  input   io_rocc_fpu_req_bits_toint,
  input   io_rocc_fpu_req_bits_fastpipe,
  input   io_rocc_fpu_req_bits_fma,
  input   io_rocc_fpu_req_bits_div,
  input   io_rocc_fpu_req_bits_sqrt,
  input   io_rocc_fpu_req_bits_round,
  input   io_rocc_fpu_req_bits_wflags,
  input  [2:0] io_rocc_fpu_req_bits_rm,
  input  [1:0] io_rocc_fpu_req_bits_typ,
  input  [64:0] io_rocc_fpu_req_bits_in1,
  input  [64:0] io_rocc_fpu_req_bits_in2,
  input  [64:0] io_rocc_fpu_req_bits_in3,
  input   io_rocc_fpu_resp_ready,
  output  io_rocc_fpu_resp_valid,
  output [64:0] io_rocc_fpu_resp_bits_data,
  output [4:0] io_rocc_fpu_resp_bits_exc,
  output  io_rocc_exception,
  output [11:0] io_rocc_csr_waddr,
  output [63:0] io_rocc_csr_wdata,
  output  io_rocc_csr_wen,
  output  io_rocc_host_id,
  output  io_interrupt,
  output [63:0] io_interrupt_cause,
  output [3:0] io_bp_0_control_tdrtype,
  output [4:0] io_bp_0_control_bpamaskmax,
  output [35:0] io_bp_0_control_reserved,
  output [7:0] io_bp_0_control_bpaction,
  output [3:0] io_bp_0_control_bpmatch,
  output  io_bp_0_control_m,
  output  io_bp_0_control_h,
  output  io_bp_0_control_s,
  output  io_bp_0_control_u,
  output  io_bp_0_control_r,
  output  io_bp_0_control_w,
  output  io_bp_0_control_x,
  output [38:0] io_bp_0_address
);
  wire  T_5194_debug;
  wire [1:0] T_5194_prv;
  wire  T_5194_sd;
  wire [30:0] T_5194_zero3;
  wire  T_5194_sd_rv32;
  wire [1:0] T_5194_zero2;
  wire [4:0] T_5194_vm;
  wire [3:0] T_5194_zero1;
  wire  T_5194_mxr;
  wire  T_5194_pum;
  wire  T_5194_mprv;
  wire [1:0] T_5194_xs;
  wire [1:0] T_5194_fs;
  wire [1:0] T_5194_mpp;
  wire [1:0] T_5194_hpp;
  wire  T_5194_spp;
  wire  T_5194_mpie;
  wire  T_5194_hpie;
  wire  T_5194_spie;
  wire  T_5194_upie;
  wire  T_5194_mie;
  wire  T_5194_hie;
  wire  T_5194_sie;
  wire  T_5194_uie;
  wire [66:0] T_5220;
  wire  T_5221;
  wire  T_5222;
  wire  T_5223;
  wire  T_5224;
  wire  T_5225;
  wire  T_5226;
  wire  T_5227;
  wire  T_5228;
  wire  T_5229;
  wire [1:0] T_5230;
  wire [1:0] T_5231;
  wire [1:0] T_5232;
  wire [1:0] T_5233;
  wire  T_5234;
  wire  T_5235;
  wire  T_5236;
  wire [3:0] T_5237;
  wire [4:0] T_5238;
  wire [1:0] T_5239;
  wire  T_5240;
  wire [30:0] T_5241;
  wire  T_5242;
  wire [1:0] T_5243;
  wire  T_5244;
  wire  reset_mstatus_debug;
  wire [1:0] reset_mstatus_prv;
  wire  reset_mstatus_sd;
  wire [30:0] reset_mstatus_zero3;
  wire  reset_mstatus_sd_rv32;
  wire [1:0] reset_mstatus_zero2;
  wire [4:0] reset_mstatus_vm;
  wire [3:0] reset_mstatus_zero1;
  wire  reset_mstatus_mxr;
  wire  reset_mstatus_pum;
  wire  reset_mstatus_mprv;
  wire [1:0] reset_mstatus_xs;
  wire [1:0] reset_mstatus_fs;
  wire [1:0] reset_mstatus_mpp;
  wire [1:0] reset_mstatus_hpp;
  wire  reset_mstatus_spp;
  wire  reset_mstatus_mpie;
  wire  reset_mstatus_hpie;
  wire  reset_mstatus_spie;
  wire  reset_mstatus_upie;
  wire  reset_mstatus_mie;
  wire  reset_mstatus_hie;
  wire  reset_mstatus_sie;
  wire  reset_mstatus_uie;
  reg  reg_mstatus_debug;
  reg [31:0] GEN_209;
  reg [1:0] reg_mstatus_prv;
  reg [31:0] GEN_210;
  reg  reg_mstatus_sd;
  reg [31:0] GEN_211;
  reg [30:0] reg_mstatus_zero3;
  reg [31:0] GEN_212;
  reg  reg_mstatus_sd_rv32;
  reg [31:0] GEN_213;
  reg [1:0] reg_mstatus_zero2;
  reg [31:0] GEN_214;
  reg [4:0] reg_mstatus_vm;
  reg [31:0] GEN_215;
  reg [3:0] reg_mstatus_zero1;
  reg [31:0] GEN_216;
  reg  reg_mstatus_mxr;
  reg [31:0] GEN_217;
  reg  reg_mstatus_pum;
  reg [31:0] GEN_218;
  reg  reg_mstatus_mprv;
  reg [31:0] GEN_219;
  reg [1:0] reg_mstatus_xs;
  reg [31:0] GEN_220;
  reg [1:0] reg_mstatus_fs;
  reg [31:0] GEN_221;
  reg [1:0] reg_mstatus_mpp;
  reg [31:0] GEN_227;
  reg [1:0] reg_mstatus_hpp;
  reg [31:0] GEN_228;
  reg  reg_mstatus_spp;
  reg [31:0] GEN_229;
  reg  reg_mstatus_mpie;
  reg [31:0] GEN_230;
  reg  reg_mstatus_hpie;
  reg [31:0] GEN_231;
  reg  reg_mstatus_spie;
  reg [31:0] GEN_232;
  reg  reg_mstatus_upie;
  reg [31:0] GEN_233;
  reg  reg_mstatus_mie;
  reg [31:0] GEN_234;
  reg  reg_mstatus_hie;
  reg [31:0] GEN_235;
  reg  reg_mstatus_sie;
  reg [31:0] GEN_236;
  reg  reg_mstatus_uie;
  reg [31:0] GEN_237;
  wire [1:0] T_5332_xdebugver;
  wire  T_5332_ndreset;
  wire  T_5332_fullreset;
  wire [11:0] T_5332_hwbpcount;
  wire  T_5332_ebreakm;
  wire  T_5332_ebreakh;
  wire  T_5332_ebreaks;
  wire  T_5332_ebreaku;
  wire  T_5332_zero2;
  wire  T_5332_stopcycle;
  wire  T_5332_stoptime;
  wire [2:0] T_5332_cause;
  wire  T_5332_debugint;
  wire  T_5332_zero1;
  wire  T_5332_halt;
  wire  T_5332_step;
  wire [1:0] T_5332_prv;
  wire [31:0] T_5351;
  wire [1:0] T_5352;
  wire  T_5353;
  wire  T_5354;
  wire  T_5355;
  wire  T_5356;
  wire [2:0] T_5357;
  wire  T_5358;
  wire  T_5359;
  wire  T_5360;
  wire  T_5361;
  wire  T_5362;
  wire  T_5363;
  wire  T_5364;
  wire [11:0] T_5365;
  wire  T_5366;
  wire  T_5367;
  wire [1:0] T_5368;
  wire [1:0] reset_dcsr_xdebugver;
  wire  reset_dcsr_ndreset;
  wire  reset_dcsr_fullreset;
  wire [11:0] reset_dcsr_hwbpcount;
  wire  reset_dcsr_ebreakm;
  wire  reset_dcsr_ebreakh;
  wire  reset_dcsr_ebreaks;
  wire  reset_dcsr_ebreaku;
  wire  reset_dcsr_zero2;
  wire  reset_dcsr_stopcycle;
  wire  reset_dcsr_stoptime;
  wire [2:0] reset_dcsr_cause;
  wire  reset_dcsr_debugint;
  wire  reset_dcsr_zero1;
  wire  reset_dcsr_halt;
  wire  reset_dcsr_step;
  wire [1:0] reset_dcsr_prv;
  reg [1:0] reg_dcsr_xdebugver;
  reg [31:0] GEN_238;
  reg  reg_dcsr_ndreset;
  reg [31:0] GEN_239;
  reg  reg_dcsr_fullreset;
  reg [31:0] GEN_251;
  reg [11:0] reg_dcsr_hwbpcount;
  reg [31:0] GEN_252;
  reg  reg_dcsr_ebreakm;
  reg [31:0] GEN_253;
  reg  reg_dcsr_ebreakh;
  reg [31:0] GEN_254;
  reg  reg_dcsr_ebreaks;
  reg [31:0] GEN_255;
  reg  reg_dcsr_ebreaku;
  reg [31:0] GEN_256;
  reg  reg_dcsr_zero2;
  reg [31:0] GEN_257;
  reg  reg_dcsr_stopcycle;
  reg [31:0] GEN_258;
  reg  reg_dcsr_stoptime;
  reg [31:0] GEN_260;
  reg [2:0] reg_dcsr_cause;
  reg [31:0] GEN_262;
  reg  reg_dcsr_debugint;
  reg [31:0] GEN_263;
  reg  reg_dcsr_zero1;
  reg [31:0] GEN_264;
  reg  reg_dcsr_halt;
  reg [31:0] GEN_266;
  reg  reg_dcsr_step;
  reg [31:0] GEN_268;
  reg [1:0] reg_dcsr_prv;
  reg [31:0] GEN_270;
  wire  T_5434_rocc;
  wire  T_5434_meip;
  wire  T_5434_heip;
  wire  T_5434_seip;
  wire  T_5434_ueip;
  wire  T_5434_mtip;
  wire  T_5434_htip;
  wire  T_5434_stip;
  wire  T_5434_utip;
  wire  T_5434_msip;
  wire  T_5434_hsip;
  wire  T_5434_ssip;
  wire  T_5434_usip;
  wire [12:0] T_5449;
  wire  T_5450;
  wire  T_5451;
  wire  T_5452;
  wire  T_5453;
  wire  T_5454;
  wire  T_5455;
  wire  T_5456;
  wire  T_5457;
  wire  T_5458;
  wire  T_5459;
  wire  T_5460;
  wire  T_5461;
  wire  T_5462;
  wire  T_5463_rocc;
  wire  T_5463_meip;
  wire  T_5463_heip;
  wire  T_5463_seip;
  wire  T_5463_ueip;
  wire  T_5463_mtip;
  wire  T_5463_htip;
  wire  T_5463_stip;
  wire  T_5463_utip;
  wire  T_5463_msip;
  wire  T_5463_hsip;
  wire  T_5463_ssip;
  wire  T_5463_usip;
  wire  T_5484_rocc;
  wire  T_5484_meip;
  wire  T_5484_heip;
  wire  T_5484_seip;
  wire  T_5484_ueip;
  wire  T_5484_mtip;
  wire  T_5484_htip;
  wire  T_5484_stip;
  wire  T_5484_utip;
  wire  T_5484_msip;
  wire  T_5484_hsip;
  wire  T_5484_ssip;
  wire  T_5484_usip;
  wire [1:0] T_5501;
  wire [2:0] T_5502;
  wire [1:0] T_5503;
  wire [2:0] T_5504;
  wire [5:0] T_5505;
  wire [1:0] T_5506;
  wire [2:0] T_5507;
  wire [1:0] T_5508;
  wire [1:0] T_5509;
  wire [3:0] T_5510;
  wire [6:0] T_5511;
  wire [12:0] supported_interrupts;
  wire [1:0] T_5512;
  wire [2:0] T_5513;
  wire [1:0] T_5514;
  wire [2:0] T_5515;
  wire [5:0] T_5516;
  wire [1:0] T_5517;
  wire [2:0] T_5518;
  wire [1:0] T_5519;
  wire [1:0] T_5520;
  wire [3:0] T_5521;
  wire [6:0] T_5522;
  wire [12:0] delegable_interrupts;
  wire  exception;
  reg  reg_debug;
  reg [31:0] GEN_272;
  reg [39:0] reg_dpc;
  reg [63:0] GEN_274;
  reg [63:0] reg_dscratch;
  reg [63:0] GEN_276;
  reg  reg_singleStepped;
  reg [31:0] GEN_277;
  wire  T_5528;
  wire  GEN_27;
  wire  T_5531;
  wire  GEN_28;
  wire  T_5542;
  wire  T_5544;
  wire  T_5545;
  wire  T_5546;
  wire  T_5548;
  reg  reg_tdrselect_tdrmode;
  reg [31:0] GEN_278;
  reg [61:0] reg_tdrselect_reserved;
  reg [63:0] GEN_279;
  reg  reg_tdrselect_tdrindex;
  reg [31:0] GEN_280;
  reg [3:0] reg_bp_0_control_tdrtype;
  reg [31:0] GEN_281;
  reg [4:0] reg_bp_0_control_bpamaskmax;
  reg [31:0] GEN_282;
  reg [35:0] reg_bp_0_control_reserved;
  reg [63:0] GEN_283;
  reg [7:0] reg_bp_0_control_bpaction;
  reg [31:0] GEN_284;
  reg [3:0] reg_bp_0_control_bpmatch;
  reg [31:0] GEN_285;
  reg  reg_bp_0_control_m;
  reg [31:0] GEN_286;
  reg  reg_bp_0_control_h;
  reg [31:0] GEN_287;
  reg  reg_bp_0_control_s;
  reg [31:0] GEN_288;
  reg  reg_bp_0_control_u;
  reg [31:0] GEN_289;
  reg  reg_bp_0_control_r;
  reg [31:0] GEN_290;
  reg  reg_bp_0_control_w;
  reg [31:0] GEN_291;
  reg  reg_bp_0_control_x;
  reg [31:0] GEN_292;
  reg [38:0] reg_bp_0_address;
  reg [63:0] GEN_293;
  reg [3:0] reg_bp_1_control_tdrtype;
  reg [31:0] GEN_294;
  reg [4:0] reg_bp_1_control_bpamaskmax;
  reg [31:0] GEN_295;
  reg [35:0] reg_bp_1_control_reserved;
  reg [63:0] GEN_296;
  reg [7:0] reg_bp_1_control_bpaction;
  reg [31:0] GEN_297;
  reg [3:0] reg_bp_1_control_bpmatch;
  reg [31:0] GEN_298;
  reg  reg_bp_1_control_m;
  reg [31:0] GEN_299;
  reg  reg_bp_1_control_h;
  reg [31:0] GEN_300;
  reg  reg_bp_1_control_s;
  reg [31:0] GEN_301;
  reg  reg_bp_1_control_u;
  reg [31:0] GEN_303;
  reg  reg_bp_1_control_r;
  reg [31:0] GEN_304;
  reg  reg_bp_1_control_w;
  reg [31:0] GEN_306;
  reg  reg_bp_1_control_x;
  reg [31:0] GEN_307;
  reg [38:0] reg_bp_1_address;
  reg [63:0] GEN_308;
  reg [63:0] reg_mie;
  reg [63:0] GEN_309;
  reg [63:0] reg_mideleg;
  reg [63:0] GEN_310;
  reg [63:0] reg_medeleg;
  reg [63:0] GEN_312;
  reg  reg_mip_rocc;
  reg [31:0] GEN_313;
  reg  reg_mip_meip;
  reg [31:0] GEN_315;
  reg  reg_mip_heip;
  reg [31:0] GEN_316;
  reg  reg_mip_seip;
  reg [31:0] GEN_318;
  reg  reg_mip_ueip;
  reg [31:0] GEN_319;
  reg  reg_mip_mtip;
  reg [31:0] GEN_321;
  reg  reg_mip_htip;
  reg [31:0] GEN_322;
  reg  reg_mip_stip;
  reg [31:0] GEN_324;
  reg  reg_mip_utip;
  reg [31:0] GEN_325;
  reg  reg_mip_msip;
  reg [31:0] GEN_327;
  reg  reg_mip_hsip;
  reg [31:0] GEN_328;
  reg  reg_mip_ssip;
  reg [31:0] GEN_330;
  reg  reg_mip_usip;
  reg [31:0] GEN_331;
  reg [39:0] reg_mepc;
  reg [63:0] GEN_332;
  reg [63:0] reg_mcause;
  reg [63:0] GEN_333;
  reg [39:0] reg_mbadaddr;
  reg [63:0] GEN_334;
  reg [63:0] reg_mscratch;
  reg [63:0] GEN_335;
  reg [31:0] reg_mtvec;
  reg [31:0] GEN_336;
  reg [39:0] reg_sepc;
  reg [63:0] GEN_337;
  reg [63:0] reg_scause;
  reg [63:0] GEN_338;
  reg [39:0] reg_sbadaddr;
  reg [63:0] GEN_339;
  reg [63:0] reg_sscratch;
  reg [63:0] GEN_340;
  reg [38:0] reg_stvec;
  reg [63:0] GEN_341;
  reg [6:0] reg_sptbr_asid;
  reg [31:0] GEN_342;
  reg [37:0] reg_sptbr_ppn;
  reg [63:0] GEN_343;
  reg  reg_wfi;
  reg [31:0] GEN_344;
  reg [4:0] reg_fflags;
  reg [31:0] GEN_345;
  reg [2:0] reg_frm;
  reg [31:0] GEN_346;
  reg [5:0] T_5752;
  reg [31:0] GEN_347;
  wire [6:0] GEN_575;
  wire [7:0] T_5756;
  wire [6:0] T_5757;
  wire [5:0] T_5758;
  wire [5:0] GEN_29;
  reg [57:0] T_5760;
  reg [63:0] GEN_348;
  wire  T_5761;
  wire  T_5762;
  wire [58:0] T_5764;
  wire [57:0] T_5765;
  wire [57:0] GEN_30;
  wire [63:0] T_5766;
  reg [5:0] T_5769;
  reg [31:0] GEN_349;
  wire [6:0] GEN_576;
  wire [7:0] T_5773;
  wire [6:0] T_5774;
  wire [5:0] T_5775;
  reg [57:0] T_5777;
  reg [63:0] GEN_350;
  wire  T_5778;
  wire [58:0] T_5781;
  wire [57:0] T_5782;
  wire [57:0] GEN_32;
  wire [63:0] reg_cycle;
  wire  mip_rocc;
  wire  mip_meip;
  wire  mip_heip;
  wire  mip_seip;
  wire  mip_ueip;
  wire  mip_mtip;
  wire  mip_htip;
  wire  mip_stip;
  wire  mip_utip;
  wire  mip_msip;
  wire  mip_hsip;
  wire  mip_ssip;
  wire  mip_usip;
  wire [1:0] T_5796;
  wire [2:0] T_5797;
  wire [1:0] T_5798;
  wire [2:0] T_5799;
  wire [5:0] T_5800;
  wire [1:0] T_5801;
  wire [2:0] T_5802;
  wire [1:0] T_5803;
  wire [1:0] T_5804;
  wire [3:0] T_5805;
  wire [6:0] T_5806;
  wire [12:0] T_5807;
  wire [12:0] read_mip;
  wire [63:0] GEN_577;
  wire [63:0] pending_interrupts;
  wire  T_5809;
  wire  T_5811;
  wire  T_5813;
  wire  T_5814;
  wire  T_5815;
  wire  T_5816;
  wire [63:0] T_5817;
  wire [63:0] T_5818;
  wire [63:0] m_interrupts;
  wire  T_5823;
  wire  T_5825;
  wire  T_5826;
  wire  T_5827;
  wire  T_5828;
  wire [63:0] T_5829;
  wire [63:0] s_interrupts;
  wire [63:0] all_interrupts;
  wire  T_5832;
  wire  T_5833;
  wire  T_5834;
  wire  T_5835;
  wire  T_5836;
  wire  T_5837;
  wire  T_5838;
  wire  T_5839;
  wire  T_5840;
  wire  T_5841;
  wire  T_5842;
  wire  T_5843;
  wire  T_5844;
  wire  T_5845;
  wire  T_5846;
  wire  T_5847;
  wire  T_5848;
  wire  T_5849;
  wire  T_5850;
  wire  T_5851;
  wire  T_5852;
  wire  T_5853;
  wire  T_5854;
  wire  T_5855;
  wire  T_5856;
  wire  T_5857;
  wire  T_5858;
  wire  T_5859;
  wire  T_5860;
  wire  T_5861;
  wire  T_5862;
  wire  T_5863;
  wire  T_5864;
  wire  T_5865;
  wire  T_5866;
  wire  T_5867;
  wire  T_5868;
  wire  T_5869;
  wire  T_5870;
  wire  T_5871;
  wire  T_5872;
  wire  T_5873;
  wire  T_5874;
  wire  T_5875;
  wire  T_5876;
  wire  T_5877;
  wire  T_5878;
  wire  T_5879;
  wire  T_5880;
  wire  T_5881;
  wire  T_5882;
  wire  T_5883;
  wire  T_5884;
  wire  T_5885;
  wire  T_5886;
  wire  T_5887;
  wire  T_5888;
  wire  T_5889;
  wire  T_5890;
  wire  T_5891;
  wire  T_5892;
  wire  T_5893;
  wire  T_5894;
  wire [5:0] T_5960;
  wire [5:0] T_5961;
  wire [5:0] T_5962;
  wire [5:0] T_5963;
  wire [5:0] T_5964;
  wire [5:0] T_5965;
  wire [5:0] T_5966;
  wire [5:0] T_5967;
  wire [5:0] T_5968;
  wire [5:0] T_5969;
  wire [5:0] T_5970;
  wire [5:0] T_5971;
  wire [5:0] T_5972;
  wire [5:0] T_5973;
  wire [5:0] T_5974;
  wire [5:0] T_5975;
  wire [5:0] T_5976;
  wire [5:0] T_5977;
  wire [5:0] T_5978;
  wire [5:0] T_5979;
  wire [5:0] T_5980;
  wire [5:0] T_5981;
  wire [5:0] T_5982;
  wire [5:0] T_5983;
  wire [5:0] T_5984;
  wire [5:0] T_5985;
  wire [5:0] T_5986;
  wire [5:0] T_5987;
  wire [5:0] T_5988;
  wire [5:0] T_5989;
  wire [5:0] T_5990;
  wire [5:0] T_5991;
  wire [5:0] T_5992;
  wire [5:0] T_5993;
  wire [5:0] T_5994;
  wire [5:0] T_5995;
  wire [5:0] T_5996;
  wire [5:0] T_5997;
  wire [5:0] T_5998;
  wire [5:0] T_5999;
  wire [5:0] T_6000;
  wire [5:0] T_6001;
  wire [5:0] T_6002;
  wire [5:0] T_6003;
  wire [5:0] T_6004;
  wire [5:0] T_6005;
  wire [5:0] T_6006;
  wire [5:0] T_6007;
  wire [5:0] T_6008;
  wire [5:0] T_6009;
  wire [5:0] T_6010;
  wire [5:0] T_6011;
  wire [5:0] T_6012;
  wire [5:0] T_6013;
  wire [5:0] T_6014;
  wire [5:0] T_6015;
  wire [5:0] T_6016;
  wire [5:0] T_6017;
  wire [5:0] T_6018;
  wire [5:0] T_6019;
  wire [5:0] T_6020;
  wire [5:0] T_6021;
  wire [5:0] T_6022;
  wire [63:0] GEN_578;
  wire [64:0] T_6023;
  wire [63:0] interruptCause;
  wire  T_6025;
  wire  T_6028;
  wire  T_6029;
  wire  T_6034;
  wire  GEN_33;
  wire [63:0] GEN_34;
  wire  system_insn;
  wire  T_6037;
  wire  T_6039;
  wire  cpu_ren;
  wire [1:0] T_6040;
  wire [2:0] T_6041;
  wire [1:0] T_6042;
  wire [2:0] T_6043;
  wire [5:0] T_6044;
  wire [1:0] T_6045;
  wire [2:0] T_6046;
  wire [3:0] T_6047;
  wire [5:0] T_6048;
  wire [8:0] T_6049;
  wire [14:0] T_6050;
  wire [1:0] T_6051;
  wire [3:0] T_6052;
  wire [8:0] T_6053;
  wire [9:0] T_6054;
  wire [13:0] T_6055;
  wire [31:0] T_6056;
  wire [33:0] T_6057;
  wire [2:0] T_6058;
  wire [3:0] T_6059;
  wire [37:0] T_6060;
  wire [51:0] T_6061;
  wire [66:0] T_6062;
  wire [63:0] read_mstatus;
  wire [62:0] T_6063;
  wire [63:0] T_6064;
  wire  GEN_0;
  wire  GEN_35;
  wire  GEN_1;
  wire  GEN_36;
  wire [1:0] T_6079;
  wire  GEN_2;
  wire  GEN_37;
  wire [2:0] T_6080;
  wire  GEN_3;
  wire  GEN_38;
  wire  GEN_4;
  wire  GEN_39;
  wire [1:0] T_6081;
  wire  GEN_5;
  wire  GEN_40;
  wire [2:0] T_6082;
  wire [5:0] T_6083;
  wire [7:0] GEN_6;
  wire [7:0] GEN_41;
  wire [3:0] GEN_7;
  wire [3:0] GEN_42;
  wire [11:0] T_6084;
  wire  GEN_8;
  wire  GEN_43;
  wire [12:0] T_6085;
  wire [3:0] GEN_9;
  wire [3:0] GEN_44;
  wire [4:0] GEN_10;
  wire [4:0] GEN_45;
  wire [8:0] T_6086;
  wire [35:0] GEN_11;
  wire [35:0] GEN_46;
  wire [44:0] T_6087;
  wire [57:0] T_6088;
  wire [63:0] T_6089;
  wire  T_6112;
  wire [23:0] T_6116;
  wire [63:0] T_6117;
  wire  T_6118;
  wire [23:0] T_6122;
  wire [63:0] T_6123;
  wire [2:0] T_6124;
  wire [1:0] T_6125;
  wire [4:0] T_6126;
  wire [3:0] T_6127;
  wire [1:0] T_6128;
  wire [5:0] T_6129;
  wire [10:0] T_6130;
  wire [1:0] T_6131;
  wire [1:0] T_6132;
  wire [3:0] T_6133;
  wire [12:0] T_6134;
  wire [2:0] T_6135;
  wire [3:0] T_6136;
  wire [16:0] T_6137;
  wire [20:0] T_6138;
  wire [31:0] T_6139;
  wire [7:0] T_6140;
  wire [63:0] T_6141;
  wire [63:0] T_6142;
  wire  T_6143_debug;
  wire [1:0] T_6143_prv;
  wire  T_6143_sd;
  wire [30:0] T_6143_zero3;
  wire  T_6143_sd_rv32;
  wire [1:0] T_6143_zero2;
  wire [4:0] T_6143_vm;
  wire [3:0] T_6143_zero1;
  wire  T_6143_mxr;
  wire  T_6143_pum;
  wire  T_6143_mprv;
  wire [1:0] T_6143_xs;
  wire [1:0] T_6143_fs;
  wire [1:0] T_6143_mpp;
  wire [1:0] T_6143_hpp;
  wire  T_6143_spp;
  wire  T_6143_mpie;
  wire  T_6143_hpie;
  wire  T_6143_spie;
  wire  T_6143_upie;
  wire  T_6143_mie;
  wire  T_6143_hie;
  wire  T_6143_sie;
  wire  T_6143_uie;
  wire [1:0] T_6176;
  wire [2:0] T_6177;
  wire [1:0] T_6178;
  wire [2:0] T_6179;
  wire [5:0] T_6180;
  wire [1:0] T_6181;
  wire [2:0] T_6182;
  wire [3:0] T_6183;
  wire [5:0] T_6184;
  wire [8:0] T_6185;
  wire [14:0] T_6186;
  wire [1:0] T_6187;
  wire [3:0] T_6188;
  wire [8:0] T_6189;
  wire [9:0] T_6190;
  wire [13:0] T_6191;
  wire [31:0] T_6192;
  wire [33:0] T_6193;
  wire [2:0] T_6194;
  wire [3:0] T_6195;
  wire [37:0] T_6196;
  wire [51:0] T_6197;
  wire [66:0] T_6198;
  wire [63:0] T_6199;
  wire  T_6200;
  wire [23:0] T_6204;
  wire [63:0] T_6205;
  wire [44:0] T_6206;
  wire  T_6207;
  wire [23:0] T_6211;
  wire [63:0] T_6212;
  wire  T_6213;
  wire [24:0] T_6217;
  wire [63:0] T_6218;
  wire  T_6224;
  wire  T_6226;
  wire  T_6228;
  wire  T_6230;
  wire  T_6232;
  wire  T_6234;
  wire  T_6236;
  wire  T_6238;
  wire  T_6240;
  wire  T_6242;
  wire  T_6244;
  wire  T_6246;
  wire  T_6248;
  wire  T_6250;
  wire  T_6252;
  wire  T_6254;
  wire  T_6256;
  wire  T_6258;
  wire  T_6260;
  wire  T_6262;
  wire  T_6264;
  wire  T_6266;
  wire  T_6268;
  wire  T_6270;
  wire  T_6272;
  wire  T_6274;
  wire  T_6276;
  wire  T_6278;
  wire  T_6280;
  wire  T_6282;
  wire  T_6284;
  wire  T_6286;
  wire  T_6288;
  wire  T_6290;
  wire  T_6292;
  wire  T_6294;
  wire  T_6296;
  wire  T_6298;
  wire  T_6300;
  wire  T_6302;
  wire  T_6304;
  wire  T_6306;
  wire  T_6308;
  wire  T_6309;
  wire  T_6310;
  wire  T_6311;
  wire  T_6312;
  wire  T_6313;
  wire  T_6314;
  wire  T_6315;
  wire  T_6316;
  wire  T_6317;
  wire  T_6318;
  wire  T_6319;
  wire  T_6320;
  wire  T_6321;
  wire  T_6322;
  wire  T_6323;
  wire  T_6324;
  wire  T_6325;
  wire  T_6326;
  wire  T_6327;
  wire  T_6328;
  wire  T_6329;
  wire  T_6330;
  wire  T_6331;
  wire  T_6332;
  wire  T_6333;
  wire  T_6334;
  wire  T_6335;
  wire  T_6336;
  wire  T_6337;
  wire  T_6338;
  wire  T_6339;
  wire  T_6340;
  wire  T_6341;
  wire  T_6342;
  wire  T_6343;
  wire  T_6344;
  wire  T_6345;
  wire  T_6346;
  wire  T_6347;
  wire  T_6348;
  wire  T_6349;
  wire  addr_valid;
  wire  T_6350;
  wire  fp_csr;
  wire  T_6352;
  wire [1:0] T_6353;
  wire [1:0] T_6354;
  wire  T_6356;
  wire [1:0] T_6357;
  wire [2:0] csr_addr_priv;
  wire [2:0] T_6358;
  wire  priv_sufficient;
  wire [1:0] T_6359;
  wire [1:0] T_6360;
  wire  read_only;
  wire  T_6362;
  wire  T_6363;
  wire  cpu_wen;
  wire  T_6365;
  wire  wen;
  wire  T_6366;
  wire  T_6367;
  wire  T_6368;
  wire [63:0] T_6370;
  wire  T_6371;
  wire [63:0] T_6373;
  wire [63:0] T_6374;
  wire [63:0] T_6377;
  wire [63:0] T_6378;
  wire [63:0] wdata;
  wire  do_system_insn;
  wire [2:0] T_6380;
  wire [7:0] opcode;
  wire  T_6381;
  wire  insn_call;
  wire  T_6382;
  wire  insn_break;
  wire  T_6383;
  wire  insn_ret;
  wire  T_6384;
  wire  insn_sfence_vm;
  wire  T_6385;
  wire  insn_wfi;
  wire  T_6386;
  wire  T_6388;
  wire  T_6390;
  wire  T_6391;
  wire  T_6393;
  wire  T_6395;
  wire  T_6396;
  wire  T_6397;
  wire  T_6398;
  wire  T_6399;
  wire  T_6402;
  wire  T_6403;
  wire  T_6404;
  wire  T_6405;
  wire  GEN_47;
  wire  T_6408;
  wire  GEN_48;
  wire  T_6411;
  wire [3:0] GEN_580;
  wire [4:0] T_6413;
  wire [3:0] T_6414;
  wire [1:0] T_6417;
  wire [3:0] T_6418;
  wire [63:0] cause;
  wire [5:0] cause_lsbs;
  wire  T_6419;
  wire  T_6421;
  wire  causeIsDebugInt;
  wire  T_6423;
  wire [1:0] T_6424;
  wire [1:0] T_6425;
  wire [3:0] T_6426;
  wire [3:0] T_6427;
  wire  T_6428;
  wire  causeIsDebugBreak;
  wire  T_6430;
  wire  T_6431;
  wire  T_6432;
  wire [63:0] T_6438;
  wire  T_6439;
  wire [63:0] T_6440;
  wire  T_6441;
  wire  T_6442;
  wire  delegate;
  wire [11:0] debugTVec;
  wire [39:0] T_6446;
  wire [39:0] T_6447;
  wire [39:0] tvec;
  wire  T_6449;
  wire  T_6451;
  wire [39:0] T_6453;
  wire [39:0] epc;
  wire [39:0] T_6454;
  wire  T_6457;
  wire [1:0] T_6458;
  wire  T_6460;
  wire [1:0] T_6461;
  wire  T_6463;
  wire  T_6464;
  wire [39:0] T_6465;
  wire [39:0] T_6467;
  wire [39:0] T_6468;
  wire [63:0] T_6469;
  wire  T_6470;
  wire [1:0] T_6475;
  wire [2:0] T_6476;
  wire  GEN_49;
  wire [39:0] GEN_50;
  wire [2:0] GEN_51;
  wire [1:0] GEN_52;
  wire  T_6478;
  wire  T_6479;
  wire [39:0] GEN_53;
  wire [63:0] GEN_54;
  wire [39:0] GEN_55;
  wire  GEN_56;
  wire [1:0] GEN_57;
  wire  GEN_58;
  wire [1:0] GEN_59;
  wire  T_6485;
  wire  T_6486;
  wire [39:0] GEN_60;
  wire [63:0] GEN_61;
  wire [39:0] GEN_62;
  wire  GEN_63;
  wire [1:0] GEN_64;
  wire  GEN_65;
  wire [1:0] GEN_66;
  wire  GEN_67;
  wire [39:0] GEN_68;
  wire [2:0] GEN_69;
  wire [1:0] GEN_70;
  wire [39:0] GEN_71;
  wire [63:0] GEN_72;
  wire [39:0] GEN_73;
  wire  GEN_74;
  wire [1:0] GEN_75;
  wire  GEN_76;
  wire [1:0] GEN_77;
  wire [39:0] GEN_78;
  wire [63:0] GEN_79;
  wire [39:0] GEN_80;
  wire  GEN_81;
  wire [1:0] GEN_82;
  wire  GEN_83;
  wire  GEN_84;
  wire  GEN_85;
  wire  GEN_86;
  wire [1:0] GEN_87;
  wire [1:0] GEN_88;
  wire  T_6498;
  wire  T_6499;
  wire [1:0] GEN_89;
  wire  GEN_90;
  wire  T_6504;
  wire  T_6505;
  wire  T_6506;
  wire  GEN_91;
  wire  T_6508;
  wire  T_6511;
  wire  T_6512;
  wire  GEN_92;
  wire  GEN_93;
  wire  GEN_94;
  wire  GEN_95;
  wire [1:0] GEN_96;
  wire [1:0] GEN_97;
  wire  GEN_98;
  wire  GEN_99;
  wire [1:0] GEN_100;
  wire [1:0] GEN_101;
  wire  GEN_102;
  wire  GEN_103;
  wire  GEN_104;
  wire [1:0] GEN_105;
  wire [1:0] T_6517;
  wire [1:0] GEN_581;
  wire [2:0] T_6518;
  wire [1:0] T_6519;
  wire [2:0] T_6520;
  wire [2:0] GEN_582;
  wire [3:0] T_6521;
  wire [2:0] T_6522;
  wire  T_6524;
  wire  T_6525;
  wire  T_6527;
  wire [63:0] T_6529;
  wire [63:0] T_6531;
  wire [38:0] GEN_12;
  wire [38:0] GEN_106;
  wire [38:0] T_6533;
  wire [63:0] T_6541;
  wire [63:0] T_6543;
  wire [63:0] T_6553;
  wire [63:0] T_6555;
  wire [31:0] T_6557;
  wire [12:0] T_6559;
  wire [63:0] T_6561;
  wire [63:0] T_6563;
  wire [63:0] T_6565;
  wire [63:0] T_6567;
  wire [63:0] T_6569;
  wire [63:0] T_6571;
  wire [63:0] T_6573;
  wire  T_6575;
  wire [31:0] T_6577;
  wire [39:0] T_6579;
  wire [63:0] T_6581;
  wire [4:0] T_6583;
  wire [2:0] T_6585;
  wire [7:0] T_6587;
  wire [63:0] T_6589;
  wire [63:0] T_6591;
  wire [63:0] T_6593;
  wire [63:0] T_6595;
  wire [63:0] T_6597;
  wire [63:0] T_6599;
  wire [44:0] T_6601;
  wire [63:0] T_6603;
  wire [63:0] T_6605;
  wire [63:0] T_6615;
  wire [63:0] GEN_583;
  wire [63:0] T_6616;
  wire [63:0] T_6620;
  wire [63:0] T_6621;
  wire [63:0] T_6626;
  wire [63:0] T_6627;
  wire [63:0] GEN_584;
  wire [63:0] T_6628;
  wire [63:0] GEN_585;
  wire [63:0] T_6629;
  wire [63:0] T_6630;
  wire [63:0] T_6631;
  wire [63:0] T_6632;
  wire [63:0] T_6633;
  wire [63:0] T_6634;
  wire [63:0] T_6635;
  wire [63:0] T_6636;
  wire [63:0] GEN_586;
  wire [63:0] T_6637;
  wire [63:0] GEN_587;
  wire [63:0] T_6638;
  wire [63:0] GEN_588;
  wire [63:0] T_6639;
  wire [63:0] T_6640;
  wire [63:0] GEN_589;
  wire [63:0] T_6641;
  wire [63:0] GEN_590;
  wire [63:0] T_6642;
  wire [63:0] GEN_591;
  wire [63:0] T_6643;
  wire [63:0] T_6644;
  wire [63:0] T_6645;
  wire [63:0] T_6646;
  wire [63:0] T_6647;
  wire [63:0] T_6648;
  wire [63:0] T_6649;
  wire [63:0] GEN_592;
  wire [63:0] T_6650;
  wire [63:0] T_6651;
  wire [63:0] T_6652;
  wire [63:0] T_6657;
  wire [4:0] T_6658;
  wire [4:0] GEN_107;
  wire [1:0] supportedModes_0;
  wire [1:0] supportedModes_1;
  wire [1:0] supportedModes_2;
  wire  T_6718_debug;
  wire [1:0] T_6718_prv;
  wire  T_6718_sd;
  wire [30:0] T_6718_zero3;
  wire  T_6718_sd_rv32;
  wire [1:0] T_6718_zero2;
  wire [4:0] T_6718_vm;
  wire [3:0] T_6718_zero1;
  wire  T_6718_mxr;
  wire  T_6718_pum;
  wire  T_6718_mprv;
  wire [1:0] T_6718_xs;
  wire [1:0] T_6718_fs;
  wire [1:0] T_6718_mpp;
  wire [1:0] T_6718_hpp;
  wire  T_6718_spp;
  wire  T_6718_mpie;
  wire  T_6718_hpie;
  wire  T_6718_spie;
  wire  T_6718_upie;
  wire  T_6718_mie;
  wire  T_6718_hie;
  wire  T_6718_sie;
  wire  T_6718_uie;
  wire [66:0] T_6744;
  wire  T_6745;
  wire  T_6746;
  wire  T_6747;
  wire  T_6748;
  wire  T_6749;
  wire  T_6750;
  wire  T_6751;
  wire  T_6752;
  wire  T_6753;
  wire [1:0] T_6754;
  wire [1:0] T_6755;
  wire [1:0] T_6756;
  wire [1:0] T_6757;
  wire  T_6758;
  wire  T_6759;
  wire  T_6760;
  wire [3:0] T_6761;
  wire [4:0] T_6762;
  wire [1:0] T_6763;
  wire  T_6764;
  wire [30:0] T_6765;
  wire  T_6766;
  wire [1:0] T_6767;
  wire  T_6768;
  wire  T_6769;
  wire  T_6770;
  wire  T_6771;
  wire  T_6774;
  wire  T_6775;
  wire [1:0] GEN_108;
  wire  T_6777;
  wire [4:0] GEN_109;
  wire  T_6780;
  wire [4:0] GEN_110;
  wire  T_6783;
  wire [1:0] T_6787;
  wire  GEN_136;
  wire  GEN_137;
  wire  GEN_138;
  wire [1:0] GEN_139;
  wire  GEN_140;
  wire  GEN_141;
  wire [1:0] GEN_142;
  wire  GEN_143;
  wire  GEN_144;
  wire [4:0] GEN_145;
  wire [1:0] GEN_146;
  wire  T_6816_rocc;
  wire  T_6816_meip;
  wire  T_6816_heip;
  wire  T_6816_seip;
  wire  T_6816_ueip;
  wire  T_6816_mtip;
  wire  T_6816_htip;
  wire  T_6816_stip;
  wire  T_6816_utip;
  wire  T_6816_msip;
  wire  T_6816_hsip;
  wire  T_6816_ssip;
  wire  T_6816_usip;
  wire  T_6830;
  wire  T_6831;
  wire  T_6832;
  wire  T_6833;
  wire  T_6834;
  wire  T_6835;
  wire  T_6836;
  wire  T_6837;
  wire  T_6838;
  wire  T_6839;
  wire  T_6840;
  wire  T_6841;
  wire  T_6842;
  wire  GEN_160;
  wire  GEN_161;
  wire [63:0] GEN_593;
  wire [63:0] T_6843;
  wire [63:0] GEN_162;
  wire [63:0] T_6844;
  wire [63:0] T_6846;
  wire [63:0] T_6847;
  wire [63:0] GEN_163;
  wire [63:0] GEN_164;
  wire [61:0] T_6848;
  wire [63:0] GEN_594;
  wire [63:0] T_6849;
  wire [63:0] GEN_165;
  wire [63:0] T_6851;
  wire [63:0] GEN_166;
  wire [39:0] T_6852;
  wire [39:0] GEN_167;
  wire [63:0] GEN_168;
  wire [63:0] GEN_169;
  wire [58:0] T_6853;
  wire [63:0] GEN_170;
  wire [63:0] GEN_171;
  wire [1:0] T_6890_xdebugver;
  wire  T_6890_ndreset;
  wire  T_6890_fullreset;
  wire [11:0] T_6890_hwbpcount;
  wire  T_6890_ebreakm;
  wire  T_6890_ebreakh;
  wire  T_6890_ebreaks;
  wire  T_6890_ebreaku;
  wire  T_6890_zero2;
  wire  T_6890_stopcycle;
  wire  T_6890_stoptime;
  wire [2:0] T_6890_cause;
  wire  T_6890_debugint;
  wire  T_6890_zero1;
  wire  T_6890_halt;
  wire  T_6890_step;
  wire [1:0] T_6890_prv;
  wire [1:0] T_6908;
  wire [2:0] T_6913;
  wire  T_6918;
  wire  T_6919;
  wire  T_6920;
  wire [11:0] T_6921;
  wire  T_6922;
  wire  T_6923;
  wire [1:0] T_6924;
  wire  GEN_189;
  wire  GEN_190;
  wire  GEN_191;
  wire  GEN_192;
  wire  GEN_193;
  wire [1:0] GEN_194;
  wire [63:0] GEN_195;
  wire [63:0] GEN_196;
  wire  T_6979_debug;
  wire [1:0] T_6979_prv;
  wire  T_6979_sd;
  wire [30:0] T_6979_zero3;
  wire  T_6979_sd_rv32;
  wire [1:0] T_6979_zero2;
  wire [4:0] T_6979_vm;
  wire [3:0] T_6979_zero1;
  wire  T_6979_mxr;
  wire  T_6979_pum;
  wire  T_6979_mprv;
  wire [1:0] T_6979_xs;
  wire [1:0] T_6979_fs;
  wire [1:0] T_6979_mpp;
  wire [1:0] T_6979_hpp;
  wire  T_6979_spp;
  wire  T_6979_mpie;
  wire  T_6979_hpie;
  wire  T_6979_spie;
  wire  T_6979_upie;
  wire  T_6979_mie;
  wire  T_6979_hie;
  wire  T_6979_sie;
  wire  T_6979_uie;
  wire [66:0] T_7005;
  wire  T_7006;
  wire  T_7007;
  wire  T_7008;
  wire  T_7009;
  wire  T_7010;
  wire  T_7011;
  wire  T_7012;
  wire  T_7013;
  wire  T_7014;
  wire [1:0] T_7015;
  wire [1:0] T_7016;
  wire [1:0] T_7017;
  wire [1:0] T_7018;
  wire  T_7019;
  wire  T_7020;
  wire  T_7021;
  wire [3:0] T_7022;
  wire [4:0] T_7023;
  wire [1:0] T_7024;
  wire  T_7025;
  wire [30:0] T_7026;
  wire  T_7027;
  wire [1:0] T_7028;
  wire  T_7029;
  wire  T_7031;
  wire [1:0] T_7035;
  wire  GEN_222;
  wire  GEN_223;
  wire [1:0] GEN_224;
  wire  GEN_225;
  wire [1:0] GEN_226;
  wire  T_7064_rocc;
  wire  T_7064_meip;
  wire  T_7064_heip;
  wire  T_7064_seip;
  wire  T_7064_ueip;
  wire  T_7064_mtip;
  wire  T_7064_htip;
  wire  T_7064_stip;
  wire  T_7064_utip;
  wire  T_7064_msip;
  wire  T_7064_hsip;
  wire  T_7064_ssip;
  wire  T_7064_usip;
  wire  GEN_240;
  wire [63:0] T_7092;
  wire [63:0] T_7093;
  wire [63:0] T_7094;
  wire [63:0] GEN_241;
  wire [63:0] GEN_242;
  wire [19:0] T_7095;
  wire [37:0] GEN_243;
  wire [63:0] GEN_244;
  wire [63:0] GEN_245;
  wire [63:0] GEN_246;
  wire [39:0] GEN_247;
  wire [63:0] GEN_597;
  wire [63:0] T_7103;
  wire [63:0] GEN_248;
  wire [63:0] T_7104;
  wire [63:0] GEN_249;
  wire  T_7113_tdrmode;
  wire [61:0] T_7113_reserved;
  wire  T_7113_tdrindex;
  wire [61:0] T_7118;
  wire  T_7119;
  wire  GEN_250;
  wire  T_7120;
  wire [3:0] T_7147_tdrtype;
  wire [4:0] T_7147_bpamaskmax;
  wire [35:0] T_7147_reserved;
  wire [7:0] T_7147_bpaction;
  wire [3:0] T_7147_bpmatch;
  wire  T_7147_m;
  wire  T_7147_h;
  wire  T_7147_s;
  wire  T_7147_u;
  wire  T_7147_r;
  wire  T_7147_w;
  wire  T_7147_x;
  wire [3:0] T_7167;
  wire [7:0] T_7168;
  wire [35:0] T_7169;
  wire [4:0] T_7170;
  wire [3:0] T_7171;
  wire [3:0] GEN_13;
  wire [4:0] GEN_14;
  wire [35:0] GEN_15;
  wire [7:0] GEN_16;
  wire [3:0] GEN_17;
  wire [3:0] GEN_259;
  wire  GEN_18;
  wire  GEN_261;
  wire  GEN_19;
  wire  GEN_20;
  wire  GEN_265;
  wire  GEN_21;
  wire  GEN_267;
  wire  GEN_22;
  wire  GEN_269;
  wire  GEN_23;
  wire  GEN_271;
  wire  GEN_24;
  wire  GEN_273;
  wire [3:0] T_7201;
  wire [3:0] GEN_25;
  wire [3:0] GEN_275;
  wire [3:0] GEN_302;
  wire  GEN_305;
  wire  GEN_311;
  wire  GEN_314;
  wire  GEN_317;
  wire  GEN_320;
  wire  GEN_323;
  wire [38:0] GEN_26;
  wire [38:0] GEN_326;
  wire [38:0] GEN_329;
  wire [3:0] GEN_356;
  wire  GEN_359;
  wire  GEN_365;
  wire  GEN_368;
  wire  GEN_371;
  wire  GEN_374;
  wire  GEN_377;
  wire [38:0] GEN_381;
  wire  GEN_408;
  wire  GEN_409;
  wire  GEN_410;
  wire [1:0] GEN_411;
  wire  GEN_412;
  wire  GEN_413;
  wire [1:0] GEN_414;
  wire  GEN_415;
  wire  GEN_416;
  wire [4:0] GEN_417;
  wire [1:0] GEN_418;
  wire  GEN_432;
  wire  GEN_433;
  wire [63:0] GEN_434;
  wire [63:0] GEN_435;
  wire [63:0] GEN_436;
  wire [63:0] GEN_437;
  wire [63:0] GEN_438;
  wire [39:0] GEN_439;
  wire [63:0] GEN_440;
  wire [63:0] GEN_441;
  wire  GEN_459;
  wire  GEN_460;
  wire  GEN_461;
  wire  GEN_462;
  wire  GEN_463;
  wire [1:0] GEN_464;
  wire [63:0] GEN_465;
  wire [63:0] GEN_466;
  wire [63:0] GEN_505;
  wire [37:0] GEN_506;
  wire [63:0] GEN_507;
  wire [63:0] GEN_508;
  wire [63:0] GEN_509;
  wire [39:0] GEN_510;
  wire [63:0] GEN_511;
  wire [63:0] GEN_512;
  wire  GEN_516;
  wire [3:0] GEN_542;
  wire  GEN_545;
  wire  GEN_551;
  wire  GEN_554;
  wire  GEN_557;
  wire  GEN_560;
  wire  GEN_563;
  wire [38:0] GEN_567;
  wire  GEN_569;
  wire  GEN_570;
  wire  GEN_571;
  wire [3:0] T_7267_control_tdrtype;
  wire [4:0] T_7267_control_bpamaskmax;
  wire [35:0] T_7267_control_reserved;
  wire [7:0] T_7267_control_bpaction;
  wire [3:0] T_7267_control_bpmatch;
  wire  T_7267_control_m;
  wire  T_7267_control_h;
  wire  T_7267_control_s;
  wire  T_7267_control_u;
  wire  T_7267_control_r;
  wire  T_7267_control_w;
  wire  T_7267_control_x;
  wire [38:0] T_7267_address;
  wire [102:0] T_7283;
  wire [38:0] T_7284;
  wire  T_7285;
  wire  T_7286;
  wire  T_7287;
  wire  T_7288;
  wire  T_7289;
  wire  T_7290;
  wire  T_7291;
  wire [3:0] T_7292;
  wire [7:0] T_7293;
  wire [35:0] T_7294;
  wire [4:0] T_7295;
  wire [3:0] T_7296;
  reg  GEN_31;
  reg [31:0] GEN_351;
  reg [6:0] GEN_111;
  reg [31:0] GEN_352;
  reg [4:0] GEN_112;
  reg [31:0] GEN_353;
  reg [4:0] GEN_113;
  reg [31:0] GEN_354;
  reg  GEN_114;
  reg [31:0] GEN_355;
  reg  GEN_115;
  reg [31:0] GEN_357;
  reg  GEN_116;
  reg [31:0] GEN_358;
  reg [4:0] GEN_117;
  reg [31:0] GEN_360;
  reg [6:0] GEN_118;
  reg [31:0] GEN_361;
  reg [63:0] GEN_119;
  reg [63:0] GEN_362;
  reg [63:0] GEN_120;
  reg [63:0] GEN_363;
  reg  GEN_121;
  reg [31:0] GEN_364;
  reg  GEN_122;
  reg [31:0] GEN_366;
  reg  GEN_123;
  reg [31:0] GEN_367;
  reg  GEN_124;
  reg [31:0] GEN_369;
  reg [39:0] GEN_125;
  reg [63:0] GEN_370;
  reg [8:0] GEN_126;
  reg [31:0] GEN_372;
  reg [4:0] GEN_127;
  reg [31:0] GEN_373;
  reg [2:0] GEN_128;
  reg [31:0] GEN_375;
  reg [63:0] GEN_129;
  reg [63:0] GEN_376;
  reg  GEN_130;
  reg [31:0] GEN_378;
  reg  GEN_131;
  reg [31:0] GEN_379;
  reg [63:0] GEN_132;
  reg [63:0] GEN_380;
  reg [63:0] GEN_133;
  reg [63:0] GEN_382;
  reg  GEN_134;
  reg [31:0] GEN_383;
  reg  GEN_135;
  reg [31:0] GEN_384;
  reg  GEN_147;
  reg [31:0] GEN_385;
  reg  GEN_148;
  reg [31:0] GEN_386;
  reg  GEN_149;
  reg [31:0] GEN_387;
  reg  GEN_150;
  reg [31:0] GEN_388;
  reg  GEN_151;
  reg [31:0] GEN_389;
  reg [1:0] GEN_152;
  reg [31:0] GEN_390;
  reg  GEN_153;
  reg [31:0] GEN_391;
  reg [30:0] GEN_154;
  reg [31:0] GEN_392;
  reg  GEN_155;
  reg [31:0] GEN_393;
  reg [1:0] GEN_156;
  reg [31:0] GEN_394;
  reg [4:0] GEN_157;
  reg [31:0] GEN_395;
  reg [3:0] GEN_158;
  reg [31:0] GEN_396;
  reg  GEN_159;
  reg [31:0] GEN_397;
  reg  GEN_172;
  reg [31:0] GEN_398;
  reg  GEN_173;
  reg [31:0] GEN_399;
  reg [1:0] GEN_174;
  reg [31:0] GEN_400;
  reg [1:0] GEN_175;
  reg [31:0] GEN_401;
  reg [1:0] GEN_176;
  reg [31:0] GEN_402;
  reg [1:0] GEN_177;
  reg [31:0] GEN_403;
  reg  GEN_178;
  reg [31:0] GEN_404;
  reg  GEN_179;
  reg [31:0] GEN_405;
  reg  GEN_180;
  reg [31:0] GEN_406;
  reg  GEN_181;
  reg [31:0] GEN_407;
  reg  GEN_182;
  reg [31:0] GEN_419;
  reg  GEN_183;
  reg [31:0] GEN_420;
  reg  GEN_184;
  reg [31:0] GEN_421;
  reg  GEN_185;
  reg [31:0] GEN_422;
  reg  GEN_186;
  reg [31:0] GEN_423;
  reg  GEN_187;
  reg [31:0] GEN_424;
  reg  GEN_188;
  reg [31:0] GEN_425;
  reg [2:0] GEN_197;
  reg [31:0] GEN_426;
  reg  GEN_198;
  reg [31:0] GEN_427;
  reg [3:0] GEN_199;
  reg [31:0] GEN_428;
  reg  GEN_200;
  reg [31:0] GEN_429;
  reg [3:0] GEN_201;
  reg [31:0] GEN_430;
  reg [63:0] GEN_202;
  reg [63:0] GEN_431;
  reg  GEN_203;
  reg [31:0] GEN_442;
  reg  GEN_204;
  reg [31:0] GEN_443;
  reg [64:0] GEN_205;
  reg [95:0] GEN_444;
  reg [4:0] GEN_206;
  reg [31:0] GEN_445;
  reg  GEN_207;
  reg [31:0] GEN_446;
  reg  GEN_208;
  reg [31:0] GEN_447;
  assign io_rw_rdata = T_6657;
  assign io_csr_stall = reg_wfi;
  assign io_csr_xcpt = T_6405;
  assign io_eret = insn_ret;
  assign io_singleStep = T_6457;
  assign io_status_debug = reg_debug;
  assign io_status_prv = reg_mstatus_prv;
  assign io_status_sd = T_6464;
  assign io_status_zero3 = reg_mstatus_zero3;
  assign io_status_sd_rv32 = reg_mstatus_sd_rv32;
  assign io_status_zero2 = reg_mstatus_zero2;
  assign io_status_vm = reg_mstatus_vm;
  assign io_status_zero1 = reg_mstatus_zero1;
  assign io_status_mxr = reg_mstatus_mxr;
  assign io_status_pum = reg_mstatus_pum;
  assign io_status_mprv = reg_mstatus_mprv;
  assign io_status_xs = reg_mstatus_xs;
  assign io_status_fs = reg_mstatus_fs;
  assign io_status_mpp = reg_mstatus_mpp;
  assign io_status_hpp = reg_mstatus_hpp;
  assign io_status_spp = reg_mstatus_spp;
  assign io_status_mpie = reg_mstatus_mpie;
  assign io_status_hpie = reg_mstatus_hpie;
  assign io_status_spie = reg_mstatus_spie;
  assign io_status_upie = reg_mstatus_upie;
  assign io_status_mie = reg_mstatus_mie;
  assign io_status_hie = reg_mstatus_hie;
  assign io_status_sie = reg_mstatus_sie;
  assign io_status_uie = reg_mstatus_uie;
  assign io_ptbr_asid = reg_sptbr_asid;
  assign io_ptbr_ppn = reg_sptbr_ppn;
  assign io_evec = T_6454;
  assign io_fatc = insn_sfence_vm;
  assign io_time = reg_cycle;
  assign io_fcsr_rm = reg_frm;
  assign io_rocc_cmd_valid = GEN_31;
  assign io_rocc_cmd_bits_inst_funct = GEN_111;
  assign io_rocc_cmd_bits_inst_rs2 = GEN_112;
  assign io_rocc_cmd_bits_inst_rs1 = GEN_113;
  assign io_rocc_cmd_bits_inst_xd = GEN_114;
  assign io_rocc_cmd_bits_inst_xs1 = GEN_115;
  assign io_rocc_cmd_bits_inst_xs2 = GEN_116;
  assign io_rocc_cmd_bits_inst_rd = GEN_117;
  assign io_rocc_cmd_bits_inst_opcode = GEN_118;
  assign io_rocc_cmd_bits_rs1 = GEN_119;
  assign io_rocc_cmd_bits_rs2 = GEN_120;
  assign io_rocc_resp_ready = GEN_121;
  assign io_rocc_mem_req_ready = GEN_122;
  assign io_rocc_mem_s2_nack = GEN_123;
  assign io_rocc_mem_resp_valid = GEN_124;
  assign io_rocc_mem_resp_bits_addr = GEN_125;
  assign io_rocc_mem_resp_bits_tag = GEN_126;
  assign io_rocc_mem_resp_bits_cmd = GEN_127;
  assign io_rocc_mem_resp_bits_typ = GEN_128;
  assign io_rocc_mem_resp_bits_data = GEN_129;
  assign io_rocc_mem_resp_bits_replay = GEN_130;
  assign io_rocc_mem_resp_bits_has_data = GEN_131;
  assign io_rocc_mem_resp_bits_data_word_bypass = GEN_132;
  assign io_rocc_mem_resp_bits_store_data = GEN_133;
  assign io_rocc_mem_replay_next = GEN_134;
  assign io_rocc_mem_xcpt_ma_ld = GEN_135;
  assign io_rocc_mem_xcpt_ma_st = GEN_147;
  assign io_rocc_mem_xcpt_pf_ld = GEN_148;
  assign io_rocc_mem_xcpt_pf_st = GEN_149;
  assign io_rocc_mem_ordered = GEN_150;
  assign io_rocc_status_debug = GEN_151;
  assign io_rocc_status_prv = GEN_152;
  assign io_rocc_status_sd = GEN_153;
  assign io_rocc_status_zero3 = GEN_154;
  assign io_rocc_status_sd_rv32 = GEN_155;
  assign io_rocc_status_zero2 = GEN_156;
  assign io_rocc_status_vm = GEN_157;
  assign io_rocc_status_zero1 = GEN_158;
  assign io_rocc_status_mxr = GEN_159;
  assign io_rocc_status_pum = GEN_172;
  assign io_rocc_status_mprv = GEN_173;
  assign io_rocc_status_xs = GEN_174;
  assign io_rocc_status_fs = GEN_175;
  assign io_rocc_status_mpp = GEN_176;
  assign io_rocc_status_hpp = GEN_177;
  assign io_rocc_status_spp = GEN_178;
  assign io_rocc_status_mpie = GEN_179;
  assign io_rocc_status_hpie = GEN_180;
  assign io_rocc_status_spie = GEN_181;
  assign io_rocc_status_upie = GEN_182;
  assign io_rocc_status_mie = GEN_183;
  assign io_rocc_status_hie = GEN_184;
  assign io_rocc_status_sie = GEN_185;
  assign io_rocc_status_uie = GEN_186;
  assign io_rocc_autl_acquire_ready = GEN_187;
  assign io_rocc_autl_grant_valid = GEN_188;
  assign io_rocc_autl_grant_bits_addr_beat = GEN_197;
  assign io_rocc_autl_grant_bits_client_xact_id = GEN_198;
  assign io_rocc_autl_grant_bits_manager_xact_id = GEN_199;
  assign io_rocc_autl_grant_bits_is_builtin_type = GEN_200;
  assign io_rocc_autl_grant_bits_g_type = GEN_201;
  assign io_rocc_autl_grant_bits_data = GEN_202;
  assign io_rocc_fpu_req_ready = GEN_203;
  assign io_rocc_fpu_resp_valid = GEN_204;
  assign io_rocc_fpu_resp_bits_data = GEN_205;
  assign io_rocc_fpu_resp_bits_exc = GEN_206;
  assign io_rocc_exception = GEN_207;
  assign io_rocc_csr_waddr = io_rw_addr;
  assign io_rocc_csr_wdata = wdata;
  assign io_rocc_csr_wen = wen;
  assign io_rocc_host_id = GEN_208;
  assign io_interrupt = GEN_33;
  assign io_interrupt_cause = GEN_34;
  assign io_bp_0_control_tdrtype = reg_bp_0_control_tdrtype;
  assign io_bp_0_control_bpamaskmax = reg_bp_0_control_bpamaskmax;
  assign io_bp_0_control_reserved = reg_bp_0_control_reserved;
  assign io_bp_0_control_bpaction = reg_bp_0_control_bpaction;
  assign io_bp_0_control_bpmatch = reg_bp_0_control_bpmatch;
  assign io_bp_0_control_m = reg_bp_0_control_m;
  assign io_bp_0_control_h = reg_bp_0_control_h;
  assign io_bp_0_control_s = reg_bp_0_control_s;
  assign io_bp_0_control_u = reg_bp_0_control_u;
  assign io_bp_0_control_r = reg_bp_0_control_r;
  assign io_bp_0_control_w = reg_bp_0_control_w;
  assign io_bp_0_control_x = reg_bp_0_control_x;
  assign io_bp_0_address = reg_bp_0_address;
  assign T_5194_debug = T_5244;
  assign T_5194_prv = T_5243;
  assign T_5194_sd = T_5242;
  assign T_5194_zero3 = T_5241;
  assign T_5194_sd_rv32 = T_5240;
  assign T_5194_zero2 = T_5239;
  assign T_5194_vm = T_5238;
  assign T_5194_zero1 = T_5237;
  assign T_5194_mxr = T_5236;
  assign T_5194_pum = T_5235;
  assign T_5194_mprv = T_5234;
  assign T_5194_xs = T_5233;
  assign T_5194_fs = T_5232;
  assign T_5194_mpp = T_5231;
  assign T_5194_hpp = T_5230;
  assign T_5194_spp = T_5229;
  assign T_5194_mpie = T_5228;
  assign T_5194_hpie = T_5227;
  assign T_5194_spie = T_5226;
  assign T_5194_upie = T_5225;
  assign T_5194_mie = T_5224;
  assign T_5194_hie = T_5223;
  assign T_5194_sie = T_5222;
  assign T_5194_uie = T_5221;
  assign T_5220 = 67'h0;
  assign T_5221 = T_5220[0];
  assign T_5222 = T_5220[1];
  assign T_5223 = T_5220[2];
  assign T_5224 = T_5220[3];
  assign T_5225 = T_5220[4];
  assign T_5226 = T_5220[5];
  assign T_5227 = T_5220[6];
  assign T_5228 = T_5220[7];
  assign T_5229 = T_5220[8];
  assign T_5230 = T_5220[10:9];
  assign T_5231 = T_5220[12:11];
  assign T_5232 = T_5220[14:13];
  assign T_5233 = T_5220[16:15];
  assign T_5234 = T_5220[17];
  assign T_5235 = T_5220[18];
  assign T_5236 = T_5220[19];
  assign T_5237 = T_5220[23:20];
  assign T_5238 = T_5220[28:24];
  assign T_5239 = T_5220[30:29];
  assign T_5240 = T_5220[31];
  assign T_5241 = T_5220[62:32];
  assign T_5242 = T_5220[63];
  assign T_5243 = T_5220[65:64];
  assign T_5244 = T_5220[66];
  assign reset_mstatus_debug = T_5194_debug;
  assign reset_mstatus_prv = 2'h3;
  assign reset_mstatus_sd = T_5194_sd;
  assign reset_mstatus_zero3 = T_5194_zero3;
  assign reset_mstatus_sd_rv32 = T_5194_sd_rv32;
  assign reset_mstatus_zero2 = T_5194_zero2;
  assign reset_mstatus_vm = T_5194_vm;
  assign reset_mstatus_zero1 = T_5194_zero1;
  assign reset_mstatus_mxr = T_5194_mxr;
  assign reset_mstatus_pum = T_5194_pum;
  assign reset_mstatus_mprv = T_5194_mprv;
  assign reset_mstatus_xs = T_5194_xs;
  assign reset_mstatus_fs = T_5194_fs;
  assign reset_mstatus_mpp = 2'h3;
  assign reset_mstatus_hpp = T_5194_hpp;
  assign reset_mstatus_spp = T_5194_spp;
  assign reset_mstatus_mpie = T_5194_mpie;
  assign reset_mstatus_hpie = T_5194_hpie;
  assign reset_mstatus_spie = T_5194_spie;
  assign reset_mstatus_upie = T_5194_upie;
  assign reset_mstatus_mie = T_5194_mie;
  assign reset_mstatus_hie = T_5194_hie;
  assign reset_mstatus_sie = T_5194_sie;
  assign reset_mstatus_uie = T_5194_uie;
  assign T_5332_xdebugver = T_5368;
  assign T_5332_ndreset = T_5367;
  assign T_5332_fullreset = T_5366;
  assign T_5332_hwbpcount = T_5365;
  assign T_5332_ebreakm = T_5364;
  assign T_5332_ebreakh = T_5363;
  assign T_5332_ebreaks = T_5362;
  assign T_5332_ebreaku = T_5361;
  assign T_5332_zero2 = T_5360;
  assign T_5332_stopcycle = T_5359;
  assign T_5332_stoptime = T_5358;
  assign T_5332_cause = T_5357;
  assign T_5332_debugint = T_5356;
  assign T_5332_zero1 = T_5355;
  assign T_5332_halt = T_5354;
  assign T_5332_step = T_5353;
  assign T_5332_prv = T_5352;
  assign T_5351 = 32'h0;
  assign T_5352 = T_5351[1:0];
  assign T_5353 = T_5351[2];
  assign T_5354 = T_5351[3];
  assign T_5355 = T_5351[4];
  assign T_5356 = T_5351[5];
  assign T_5357 = T_5351[8:6];
  assign T_5358 = T_5351[9];
  assign T_5359 = T_5351[10];
  assign T_5360 = T_5351[11];
  assign T_5361 = T_5351[12];
  assign T_5362 = T_5351[13];
  assign T_5363 = T_5351[14];
  assign T_5364 = T_5351[15];
  assign T_5365 = T_5351[27:16];
  assign T_5366 = T_5351[28];
  assign T_5367 = T_5351[29];
  assign T_5368 = T_5351[31:30];
  assign reset_dcsr_xdebugver = 2'h1;
  assign reset_dcsr_ndreset = T_5332_ndreset;
  assign reset_dcsr_fullreset = T_5332_fullreset;
  assign reset_dcsr_hwbpcount = T_5332_hwbpcount;
  assign reset_dcsr_ebreakm = T_5332_ebreakm;
  assign reset_dcsr_ebreakh = T_5332_ebreakh;
  assign reset_dcsr_ebreaks = T_5332_ebreaks;
  assign reset_dcsr_ebreaku = T_5332_ebreaku;
  assign reset_dcsr_zero2 = T_5332_zero2;
  assign reset_dcsr_stopcycle = T_5332_stopcycle;
  assign reset_dcsr_stoptime = T_5332_stoptime;
  assign reset_dcsr_cause = T_5332_cause;
  assign reset_dcsr_debugint = T_5332_debugint;
  assign reset_dcsr_zero1 = T_5332_zero1;
  assign reset_dcsr_halt = T_5332_halt;
  assign reset_dcsr_step = T_5332_step;
  assign reset_dcsr_prv = 2'h3;
  assign T_5434_rocc = T_5462;
  assign T_5434_meip = T_5461;
  assign T_5434_heip = T_5460;
  assign T_5434_seip = T_5459;
  assign T_5434_ueip = T_5458;
  assign T_5434_mtip = T_5457;
  assign T_5434_htip = T_5456;
  assign T_5434_stip = T_5455;
  assign T_5434_utip = T_5454;
  assign T_5434_msip = T_5453;
  assign T_5434_hsip = T_5452;
  assign T_5434_ssip = T_5451;
  assign T_5434_usip = T_5450;
  assign T_5449 = 13'h0;
  assign T_5450 = T_5449[0];
  assign T_5451 = T_5449[1];
  assign T_5452 = T_5449[2];
  assign T_5453 = T_5449[3];
  assign T_5454 = T_5449[4];
  assign T_5455 = T_5449[5];
  assign T_5456 = T_5449[6];
  assign T_5457 = T_5449[7];
  assign T_5458 = T_5449[8];
  assign T_5459 = T_5449[9];
  assign T_5460 = T_5449[10];
  assign T_5461 = T_5449[11];
  assign T_5462 = T_5449[12];
  assign T_5463_rocc = 1'h0;
  assign T_5463_meip = 1'h1;
  assign T_5463_heip = T_5434_heip;
  assign T_5463_seip = 1'h1;
  assign T_5463_ueip = T_5434_ueip;
  assign T_5463_mtip = 1'h1;
  assign T_5463_htip = T_5434_htip;
  assign T_5463_stip = 1'h1;
  assign T_5463_utip = T_5434_utip;
  assign T_5463_msip = 1'h1;
  assign T_5463_hsip = T_5434_hsip;
  assign T_5463_ssip = 1'h1;
  assign T_5463_usip = T_5434_usip;
  assign T_5484_rocc = T_5463_rocc;
  assign T_5484_meip = 1'h0;
  assign T_5484_heip = T_5463_heip;
  assign T_5484_seip = T_5463_seip;
  assign T_5484_ueip = T_5463_ueip;
  assign T_5484_mtip = 1'h0;
  assign T_5484_htip = T_5463_htip;
  assign T_5484_stip = T_5463_stip;
  assign T_5484_utip = T_5463_utip;
  assign T_5484_msip = 1'h0;
  assign T_5484_hsip = T_5463_hsip;
  assign T_5484_ssip = T_5463_ssip;
  assign T_5484_usip = T_5463_usip;
  assign T_5501 = {T_5463_hsip,T_5463_ssip};
  assign T_5502 = {T_5501,T_5463_usip};
  assign T_5503 = {T_5463_stip,T_5463_utip};
  assign T_5504 = {T_5503,T_5463_msip};
  assign T_5505 = {T_5504,T_5502};
  assign T_5506 = {T_5463_ueip,T_5463_mtip};
  assign T_5507 = {T_5506,T_5463_htip};
  assign T_5508 = {T_5463_heip,T_5463_seip};
  assign T_5509 = {T_5463_rocc,T_5463_meip};
  assign T_5510 = {T_5509,T_5508};
  assign T_5511 = {T_5510,T_5507};
  assign supported_interrupts = {T_5511,T_5505};
  assign T_5512 = {T_5484_hsip,T_5484_ssip};
  assign T_5513 = {T_5512,T_5484_usip};
  assign T_5514 = {T_5484_stip,T_5484_utip};
  assign T_5515 = {T_5514,T_5484_msip};
  assign T_5516 = {T_5515,T_5513};
  assign T_5517 = {T_5484_ueip,T_5484_mtip};
  assign T_5518 = {T_5517,T_5484_htip};
  assign T_5519 = {T_5484_heip,T_5484_seip};
  assign T_5520 = {T_5484_rocc,T_5484_meip};
  assign T_5521 = {T_5520,T_5519};
  assign T_5522 = {T_5521,T_5518};
  assign delegable_interrupts = {T_5522,T_5516};
  assign exception = io_exception | io_csr_xcpt;
  assign T_5528 = io_retire | exception;
  assign GEN_27 = T_5528 ? 1'h1 : reg_singleStepped;
  assign T_5531 = io_singleStep == 1'h0;
  assign GEN_28 = T_5531 ? 1'h0 : GEN_27;
  assign T_5542 = reg_singleStepped == 1'h0;
  assign T_5544 = io_retire == 1'h0;
  assign T_5545 = T_5542 | T_5544;
  assign T_5546 = T_5545 | reset;
  assign T_5548 = T_5546 == 1'h0;
  assign GEN_575 = {{1'd0}, T_5752};
  assign T_5756 = GEN_575 + 7'h1;
  assign T_5757 = T_5756[6:0];
  assign T_5758 = T_5757[5:0];
  assign GEN_29 = io_retire ? T_5758 : T_5752;
  assign T_5761 = T_5757[6];
  assign T_5762 = io_retire & T_5761;
  assign T_5764 = T_5760 + 58'h1;
  assign T_5765 = T_5764[57:0];
  assign GEN_30 = T_5762 ? T_5765 : T_5760;
  assign T_5766 = {T_5760,T_5752};
  assign GEN_576 = {{1'd0}, T_5769};
  assign T_5773 = GEN_576 + 7'h1;
  assign T_5774 = T_5773[6:0];
  assign T_5775 = T_5774[5:0];
  assign T_5778 = T_5774[6];
  assign T_5781 = T_5777 + 58'h1;
  assign T_5782 = T_5781[57:0];
  assign GEN_32 = T_5778 ? T_5782 : T_5777;
  assign reg_cycle = {T_5777,T_5769};
  assign mip_rocc = io_rocc_interrupt;
  assign mip_meip = reg_mip_meip;
  assign mip_heip = reg_mip_heip;
  assign mip_seip = reg_mip_seip;
  assign mip_ueip = reg_mip_ueip;
  assign mip_mtip = reg_mip_mtip;
  assign mip_htip = reg_mip_htip;
  assign mip_stip = reg_mip_stip;
  assign mip_utip = reg_mip_utip;
  assign mip_msip = reg_mip_msip;
  assign mip_hsip = reg_mip_hsip;
  assign mip_ssip = reg_mip_ssip;
  assign mip_usip = reg_mip_usip;
  assign T_5796 = {mip_hsip,mip_ssip};
  assign T_5797 = {T_5796,mip_usip};
  assign T_5798 = {mip_stip,mip_utip};
  assign T_5799 = {T_5798,mip_msip};
  assign T_5800 = {T_5799,T_5797};
  assign T_5801 = {mip_ueip,mip_mtip};
  assign T_5802 = {T_5801,mip_htip};
  assign T_5803 = {mip_heip,mip_seip};
  assign T_5804 = {mip_rocc,mip_meip};
  assign T_5805 = {T_5804,T_5803};
  assign T_5806 = {T_5805,T_5802};
  assign T_5807 = {T_5806,T_5800};
  assign read_mip = T_5807 & supported_interrupts;
  assign GEN_577 = {{51'd0}, read_mip};
  assign pending_interrupts = GEN_577 & reg_mie;
  assign T_5809 = reg_debug == 1'h0;
  assign T_5811 = reg_mstatus_prv < 2'h3;
  assign T_5813 = reg_mstatus_prv == 2'h3;
  assign T_5814 = T_5813 & reg_mstatus_mie;
  assign T_5815 = T_5811 | T_5814;
  assign T_5816 = T_5809 & T_5815;
  assign T_5817 = ~ reg_mideleg;
  assign T_5818 = pending_interrupts & T_5817;
  assign m_interrupts = T_5816 ? T_5818 : 64'h0;
  assign T_5823 = reg_mstatus_prv < 2'h1;
  assign T_5825 = reg_mstatus_prv == 2'h1;
  assign T_5826 = T_5825 & reg_mstatus_sie;
  assign T_5827 = T_5823 | T_5826;
  assign T_5828 = T_5809 & T_5827;
  assign T_5829 = pending_interrupts & reg_mideleg;
  assign s_interrupts = T_5828 ? T_5829 : 64'h0;
  assign all_interrupts = m_interrupts | s_interrupts;
  assign T_5832 = all_interrupts[0];
  assign T_5833 = all_interrupts[1];
  assign T_5834 = all_interrupts[2];
  assign T_5835 = all_interrupts[3];
  assign T_5836 = all_interrupts[4];
  assign T_5837 = all_interrupts[5];
  assign T_5838 = all_interrupts[6];
  assign T_5839 = all_interrupts[7];
  assign T_5840 = all_interrupts[8];
  assign T_5841 = all_interrupts[9];
  assign T_5842 = all_interrupts[10];
  assign T_5843 = all_interrupts[11];
  assign T_5844 = all_interrupts[12];
  assign T_5845 = all_interrupts[13];
  assign T_5846 = all_interrupts[14];
  assign T_5847 = all_interrupts[15];
  assign T_5848 = all_interrupts[16];
  assign T_5849 = all_interrupts[17];
  assign T_5850 = all_interrupts[18];
  assign T_5851 = all_interrupts[19];
  assign T_5852 = all_interrupts[20];
  assign T_5853 = all_interrupts[21];
  assign T_5854 = all_interrupts[22];
  assign T_5855 = all_interrupts[23];
  assign T_5856 = all_interrupts[24];
  assign T_5857 = all_interrupts[25];
  assign T_5858 = all_interrupts[26];
  assign T_5859 = all_interrupts[27];
  assign T_5860 = all_interrupts[28];
  assign T_5861 = all_interrupts[29];
  assign T_5862 = all_interrupts[30];
  assign T_5863 = all_interrupts[31];
  assign T_5864 = all_interrupts[32];
  assign T_5865 = all_interrupts[33];
  assign T_5866 = all_interrupts[34];
  assign T_5867 = all_interrupts[35];
  assign T_5868 = all_interrupts[36];
  assign T_5869 = all_interrupts[37];
  assign T_5870 = all_interrupts[38];
  assign T_5871 = all_interrupts[39];
  assign T_5872 = all_interrupts[40];
  assign T_5873 = all_interrupts[41];
  assign T_5874 = all_interrupts[42];
  assign T_5875 = all_interrupts[43];
  assign T_5876 = all_interrupts[44];
  assign T_5877 = all_interrupts[45];
  assign T_5878 = all_interrupts[46];
  assign T_5879 = all_interrupts[47];
  assign T_5880 = all_interrupts[48];
  assign T_5881 = all_interrupts[49];
  assign T_5882 = all_interrupts[50];
  assign T_5883 = all_interrupts[51];
  assign T_5884 = all_interrupts[52];
  assign T_5885 = all_interrupts[53];
  assign T_5886 = all_interrupts[54];
  assign T_5887 = all_interrupts[55];
  assign T_5888 = all_interrupts[56];
  assign T_5889 = all_interrupts[57];
  assign T_5890 = all_interrupts[58];
  assign T_5891 = all_interrupts[59];
  assign T_5892 = all_interrupts[60];
  assign T_5893 = all_interrupts[61];
  assign T_5894 = all_interrupts[62];
  assign T_5960 = T_5894 ? 6'h3e : 6'h3f;
  assign T_5961 = T_5893 ? 6'h3d : T_5960;
  assign T_5962 = T_5892 ? 6'h3c : T_5961;
  assign T_5963 = T_5891 ? 6'h3b : T_5962;
  assign T_5964 = T_5890 ? 6'h3a : T_5963;
  assign T_5965 = T_5889 ? 6'h39 : T_5964;
  assign T_5966 = T_5888 ? 6'h38 : T_5965;
  assign T_5967 = T_5887 ? 6'h37 : T_5966;
  assign T_5968 = T_5886 ? 6'h36 : T_5967;
  assign T_5969 = T_5885 ? 6'h35 : T_5968;
  assign T_5970 = T_5884 ? 6'h34 : T_5969;
  assign T_5971 = T_5883 ? 6'h33 : T_5970;
  assign T_5972 = T_5882 ? 6'h32 : T_5971;
  assign T_5973 = T_5881 ? 6'h31 : T_5972;
  assign T_5974 = T_5880 ? 6'h30 : T_5973;
  assign T_5975 = T_5879 ? 6'h2f : T_5974;
  assign T_5976 = T_5878 ? 6'h2e : T_5975;
  assign T_5977 = T_5877 ? 6'h2d : T_5976;
  assign T_5978 = T_5876 ? 6'h2c : T_5977;
  assign T_5979 = T_5875 ? 6'h2b : T_5978;
  assign T_5980 = T_5874 ? 6'h2a : T_5979;
  assign T_5981 = T_5873 ? 6'h29 : T_5980;
  assign T_5982 = T_5872 ? 6'h28 : T_5981;
  assign T_5983 = T_5871 ? 6'h27 : T_5982;
  assign T_5984 = T_5870 ? 6'h26 : T_5983;
  assign T_5985 = T_5869 ? 6'h25 : T_5984;
  assign T_5986 = T_5868 ? 6'h24 : T_5985;
  assign T_5987 = T_5867 ? 6'h23 : T_5986;
  assign T_5988 = T_5866 ? 6'h22 : T_5987;
  assign T_5989 = T_5865 ? 6'h21 : T_5988;
  assign T_5990 = T_5864 ? 6'h20 : T_5989;
  assign T_5991 = T_5863 ? 6'h1f : T_5990;
  assign T_5992 = T_5862 ? 6'h1e : T_5991;
  assign T_5993 = T_5861 ? 6'h1d : T_5992;
  assign T_5994 = T_5860 ? 6'h1c : T_5993;
  assign T_5995 = T_5859 ? 6'h1b : T_5994;
  assign T_5996 = T_5858 ? 6'h1a : T_5995;
  assign T_5997 = T_5857 ? 6'h19 : T_5996;
  assign T_5998 = T_5856 ? 6'h18 : T_5997;
  assign T_5999 = T_5855 ? 6'h17 : T_5998;
  assign T_6000 = T_5854 ? 6'h16 : T_5999;
  assign T_6001 = T_5853 ? 6'h15 : T_6000;
  assign T_6002 = T_5852 ? 6'h14 : T_6001;
  assign T_6003 = T_5851 ? 6'h13 : T_6002;
  assign T_6004 = T_5850 ? 6'h12 : T_6003;
  assign T_6005 = T_5849 ? 6'h11 : T_6004;
  assign T_6006 = T_5848 ? 6'h10 : T_6005;
  assign T_6007 = T_5847 ? 6'hf : T_6006;
  assign T_6008 = T_5846 ? 6'he : T_6007;
  assign T_6009 = T_5845 ? 6'hd : T_6008;
  assign T_6010 = T_5844 ? 6'hc : T_6009;
  assign T_6011 = T_5843 ? 6'hb : T_6010;
  assign T_6012 = T_5842 ? 6'ha : T_6011;
  assign T_6013 = T_5841 ? 6'h9 : T_6012;
  assign T_6014 = T_5840 ? 6'h8 : T_6013;
  assign T_6015 = T_5839 ? 6'h7 : T_6014;
  assign T_6016 = T_5838 ? 6'h6 : T_6015;
  assign T_6017 = T_5837 ? 6'h5 : T_6016;
  assign T_6018 = T_5836 ? 6'h4 : T_6017;
  assign T_6019 = T_5835 ? 6'h3 : T_6018;
  assign T_6020 = T_5834 ? 6'h2 : T_6019;
  assign T_6021 = T_5833 ? 6'h1 : T_6020;
  assign T_6022 = T_5832 ? 6'h0 : T_6021;
  assign GEN_578 = {{58'd0}, T_6022};
  assign T_6023 = 64'h8000000000000000 + GEN_578;
  assign interruptCause = T_6023[63:0];
  assign T_6025 = all_interrupts != 64'h0;
  assign T_6028 = T_6025 & T_5531;
  assign T_6029 = T_6028 | reg_singleStepped;
  assign T_6034 = reg_dcsr_debugint & T_5809;
  assign GEN_33 = T_6034 ? 1'h1 : T_6029;
  assign GEN_34 = T_6034 ? 64'h800000000000000d : interruptCause;
  assign system_insn = io_rw_cmd == 3'h4;
  assign T_6037 = io_rw_cmd != 3'h0;
  assign T_6039 = system_insn == 1'h0;
  assign cpu_ren = T_6037 & T_6039;
  assign T_6040 = {io_status_hie,io_status_sie};
  assign T_6041 = {T_6040,io_status_uie};
  assign T_6042 = {io_status_spie,io_status_upie};
  assign T_6043 = {T_6042,io_status_mie};
  assign T_6044 = {T_6043,T_6041};
  assign T_6045 = {io_status_spp,io_status_mpie};
  assign T_6046 = {T_6045,io_status_hpie};
  assign T_6047 = {io_status_fs,io_status_mpp};
  assign T_6048 = {T_6047,io_status_hpp};
  assign T_6049 = {T_6048,T_6046};
  assign T_6050 = {T_6049,T_6044};
  assign T_6051 = {io_status_pum,io_status_mprv};
  assign T_6052 = {T_6051,io_status_xs};
  assign T_6053 = {io_status_vm,io_status_zero1};
  assign T_6054 = {T_6053,io_status_mxr};
  assign T_6055 = {T_6054,T_6052};
  assign T_6056 = {io_status_zero3,io_status_sd_rv32};
  assign T_6057 = {T_6056,io_status_zero2};
  assign T_6058 = {io_status_debug,io_status_prv};
  assign T_6059 = {T_6058,io_status_sd};
  assign T_6060 = {T_6059,T_6057};
  assign T_6061 = {T_6060,T_6055};
  assign T_6062 = {T_6061,T_6050};
  assign read_mstatus = T_6062[63:0];
  assign T_6063 = {reg_tdrselect_tdrmode,reg_tdrselect_reserved};
  assign T_6064 = {T_6063,reg_tdrselect_tdrindex};
  assign GEN_0 = GEN_35;
  assign GEN_35 = reg_tdrselect_tdrindex ? reg_bp_1_control_r : reg_bp_0_control_r;
  assign GEN_1 = GEN_36;
  assign GEN_36 = reg_tdrselect_tdrindex ? reg_bp_1_control_w : reg_bp_0_control_w;
  assign T_6079 = {GEN_0,GEN_1};
  assign GEN_2 = GEN_37;
  assign GEN_37 = reg_tdrselect_tdrindex ? reg_bp_1_control_x : reg_bp_0_control_x;
  assign T_6080 = {T_6079,GEN_2};
  assign GEN_3 = GEN_38;
  assign GEN_38 = reg_tdrselect_tdrindex ? reg_bp_1_control_h : reg_bp_0_control_h;
  assign GEN_4 = GEN_39;
  assign GEN_39 = reg_tdrselect_tdrindex ? reg_bp_1_control_s : reg_bp_0_control_s;
  assign T_6081 = {GEN_3,GEN_4};
  assign GEN_5 = GEN_40;
  assign GEN_40 = reg_tdrselect_tdrindex ? reg_bp_1_control_u : reg_bp_0_control_u;
  assign T_6082 = {T_6081,GEN_5};
  assign T_6083 = {T_6082,T_6080};
  assign GEN_6 = GEN_41;
  assign GEN_41 = reg_tdrselect_tdrindex ? reg_bp_1_control_bpaction : reg_bp_0_control_bpaction;
  assign GEN_7 = GEN_42;
  assign GEN_42 = reg_tdrselect_tdrindex ? reg_bp_1_control_bpmatch : reg_bp_0_control_bpmatch;
  assign T_6084 = {GEN_6,GEN_7};
  assign GEN_8 = GEN_43;
  assign GEN_43 = reg_tdrselect_tdrindex ? reg_bp_1_control_m : reg_bp_0_control_m;
  assign T_6085 = {T_6084,GEN_8};
  assign GEN_9 = GEN_44;
  assign GEN_44 = reg_tdrselect_tdrindex ? reg_bp_1_control_tdrtype : reg_bp_0_control_tdrtype;
  assign GEN_10 = GEN_45;
  assign GEN_45 = reg_tdrselect_tdrindex ? reg_bp_1_control_bpamaskmax : reg_bp_0_control_bpamaskmax;
  assign T_6086 = {GEN_9,GEN_10};
  assign GEN_11 = GEN_46;
  assign GEN_46 = reg_tdrselect_tdrindex ? reg_bp_1_control_reserved : reg_bp_0_control_reserved;
  assign T_6087 = {T_6086,GEN_11};
  assign T_6088 = {T_6087,T_6085};
  assign T_6089 = {T_6088,T_6083};
  assign T_6112 = reg_mepc[39];
  assign T_6116 = T_6112 ? 24'hffffff : 24'h0;
  assign T_6117 = {T_6116,reg_mepc};
  assign T_6118 = reg_mbadaddr[39];
  assign T_6122 = T_6118 ? 24'hffffff : 24'h0;
  assign T_6123 = {T_6122,reg_mbadaddr};
  assign T_6124 = {reg_dcsr_step,reg_dcsr_prv};
  assign T_6125 = {reg_dcsr_zero1,reg_dcsr_halt};
  assign T_6126 = {T_6125,T_6124};
  assign T_6127 = {reg_dcsr_cause,reg_dcsr_debugint};
  assign T_6128 = {reg_dcsr_stopcycle,reg_dcsr_stoptime};
  assign T_6129 = {T_6128,T_6127};
  assign T_6130 = {T_6129,T_6126};
  assign T_6131 = {reg_dcsr_ebreaku,reg_dcsr_zero2};
  assign T_6132 = {reg_dcsr_ebreakh,reg_dcsr_ebreaks};
  assign T_6133 = {T_6132,T_6131};
  assign T_6134 = {reg_dcsr_hwbpcount,reg_dcsr_ebreakm};
  assign T_6135 = {reg_dcsr_xdebugver,reg_dcsr_ndreset};
  assign T_6136 = {T_6135,reg_dcsr_fullreset};
  assign T_6137 = {T_6136,T_6134};
  assign T_6138 = {T_6137,T_6133};
  assign T_6139 = {T_6138,T_6130};
  assign T_6140 = {reg_frm,reg_fflags};
  assign T_6141 = reg_mie & reg_mideleg;
  assign T_6142 = GEN_577 & reg_mideleg;
  assign T_6143_debug = io_status_debug;
  assign T_6143_prv = io_status_prv;
  assign T_6143_sd = io_status_sd;
  assign T_6143_zero3 = io_status_zero3;
  assign T_6143_sd_rv32 = io_status_sd_rv32;
  assign T_6143_zero2 = io_status_zero2;
  assign T_6143_vm = 5'h0;
  assign T_6143_zero1 = io_status_zero1;
  assign T_6143_mxr = io_status_mxr;
  assign T_6143_pum = io_status_pum;
  assign T_6143_mprv = 1'h0;
  assign T_6143_xs = io_status_xs;
  assign T_6143_fs = io_status_fs;
  assign T_6143_mpp = 2'h0;
  assign T_6143_hpp = 2'h0;
  assign T_6143_spp = io_status_spp;
  assign T_6143_mpie = 1'h0;
  assign T_6143_hpie = 1'h0;
  assign T_6143_spie = io_status_spie;
  assign T_6143_upie = io_status_upie;
  assign T_6143_mie = 1'h0;
  assign T_6143_hie = 1'h0;
  assign T_6143_sie = io_status_sie;
  assign T_6143_uie = io_status_uie;
  assign T_6176 = {T_6143_hie,T_6143_sie};
  assign T_6177 = {T_6176,T_6143_uie};
  assign T_6178 = {T_6143_spie,T_6143_upie};
  assign T_6179 = {T_6178,T_6143_mie};
  assign T_6180 = {T_6179,T_6177};
  assign T_6181 = {T_6143_spp,T_6143_mpie};
  assign T_6182 = {T_6181,T_6143_hpie};
  assign T_6183 = {T_6143_fs,T_6143_mpp};
  assign T_6184 = {T_6183,T_6143_hpp};
  assign T_6185 = {T_6184,T_6182};
  assign T_6186 = {T_6185,T_6180};
  assign T_6187 = {T_6143_pum,T_6143_mprv};
  assign T_6188 = {T_6187,T_6143_xs};
  assign T_6189 = {T_6143_vm,T_6143_zero1};
  assign T_6190 = {T_6189,T_6143_mxr};
  assign T_6191 = {T_6190,T_6188};
  assign T_6192 = {T_6143_zero3,T_6143_sd_rv32};
  assign T_6193 = {T_6192,T_6143_zero2};
  assign T_6194 = {T_6143_debug,T_6143_prv};
  assign T_6195 = {T_6194,T_6143_sd};
  assign T_6196 = {T_6195,T_6193};
  assign T_6197 = {T_6196,T_6191};
  assign T_6198 = {T_6197,T_6186};
  assign T_6199 = T_6198[63:0];
  assign T_6200 = reg_sbadaddr[39];
  assign T_6204 = T_6200 ? 24'hffffff : 24'h0;
  assign T_6205 = {T_6204,reg_sbadaddr};
  assign T_6206 = {reg_sptbr_asid,reg_sptbr_ppn};
  assign T_6207 = reg_sepc[39];
  assign T_6211 = T_6207 ? 24'hffffff : 24'h0;
  assign T_6212 = {T_6211,reg_sepc};
  assign T_6213 = reg_stvec[38];
  assign T_6217 = T_6213 ? 25'h1ffffff : 25'h0;
  assign T_6218 = {T_6217,reg_stvec};
  assign T_6224 = io_rw_addr == 12'h7a0;
  assign T_6226 = io_rw_addr == 12'h7a1;
  assign T_6228 = io_rw_addr == 12'h7a2;
  assign T_6230 = io_rw_addr == 12'hf13;
  assign T_6232 = io_rw_addr == 12'hf12;
  assign T_6234 = io_rw_addr == 12'hf11;
  assign T_6236 = io_rw_addr == 12'hf00;
  assign T_6238 = io_rw_addr == 12'hf02;
  assign T_6240 = io_rw_addr == 12'h310;
  assign T_6242 = io_rw_addr == 12'h701;
  assign T_6244 = io_rw_addr == 12'h700;
  assign T_6246 = io_rw_addr == 12'h702;
  assign T_6248 = io_rw_addr == 12'hf10;
  assign T_6250 = io_rw_addr == 12'h300;
  assign T_6252 = io_rw_addr == 12'h305;
  assign T_6254 = io_rw_addr == 12'h344;
  assign T_6256 = io_rw_addr == 12'h304;
  assign T_6258 = io_rw_addr == 12'h303;
  assign T_6260 = io_rw_addr == 12'h302;
  assign T_6262 = io_rw_addr == 12'h340;
  assign T_6264 = io_rw_addr == 12'h341;
  assign T_6266 = io_rw_addr == 12'h343;
  assign T_6268 = io_rw_addr == 12'h342;
  assign T_6270 = io_rw_addr == 12'hf14;
  assign T_6272 = io_rw_addr == 12'h7b0;
  assign T_6274 = io_rw_addr == 12'h7b1;
  assign T_6276 = io_rw_addr == 12'h7b2;
  assign T_6278 = io_rw_addr == 12'h1;
  assign T_6280 = io_rw_addr == 12'h2;
  assign T_6282 = io_rw_addr == 12'h3;
  assign T_6284 = io_rw_addr == 12'h100;
  assign T_6286 = io_rw_addr == 12'h144;
  assign T_6288 = io_rw_addr == 12'h104;
  assign T_6290 = io_rw_addr == 12'h140;
  assign T_6292 = io_rw_addr == 12'h142;
  assign T_6294 = io_rw_addr == 12'h143;
  assign T_6296 = io_rw_addr == 12'h180;
  assign T_6298 = io_rw_addr == 12'h141;
  assign T_6300 = io_rw_addr == 12'h105;
  assign T_6302 = io_rw_addr == 12'h311;
  assign T_6304 = io_rw_addr == 12'h705;
  assign T_6306 = io_rw_addr == 12'h704;
  assign T_6308 = io_rw_addr == 12'h706;
  assign T_6309 = T_6224 | T_6226;
  assign T_6310 = T_6309 | T_6228;
  assign T_6311 = T_6310 | T_6230;
  assign T_6312 = T_6311 | T_6232;
  assign T_6313 = T_6312 | T_6234;
  assign T_6314 = T_6313 | T_6236;
  assign T_6315 = T_6314 | T_6238;
  assign T_6316 = T_6315 | T_6240;
  assign T_6317 = T_6316 | T_6242;
  assign T_6318 = T_6317 | T_6244;
  assign T_6319 = T_6318 | T_6246;
  assign T_6320 = T_6319 | T_6248;
  assign T_6321 = T_6320 | T_6250;
  assign T_6322 = T_6321 | T_6252;
  assign T_6323 = T_6322 | T_6254;
  assign T_6324 = T_6323 | T_6256;
  assign T_6325 = T_6324 | T_6258;
  assign T_6326 = T_6325 | T_6260;
  assign T_6327 = T_6326 | T_6262;
  assign T_6328 = T_6327 | T_6264;
  assign T_6329 = T_6328 | T_6266;
  assign T_6330 = T_6329 | T_6268;
  assign T_6331 = T_6330 | T_6270;
  assign T_6332 = T_6331 | T_6272;
  assign T_6333 = T_6332 | T_6274;
  assign T_6334 = T_6333 | T_6276;
  assign T_6335 = T_6334 | T_6278;
  assign T_6336 = T_6335 | T_6280;
  assign T_6337 = T_6336 | T_6282;
  assign T_6338 = T_6337 | T_6284;
  assign T_6339 = T_6338 | T_6286;
  assign T_6340 = T_6339 | T_6288;
  assign T_6341 = T_6340 | T_6290;
  assign T_6342 = T_6341 | T_6292;
  assign T_6343 = T_6342 | T_6294;
  assign T_6344 = T_6343 | T_6296;
  assign T_6345 = T_6344 | T_6298;
  assign T_6346 = T_6345 | T_6300;
  assign T_6347 = T_6346 | T_6302;
  assign T_6348 = T_6347 | T_6304;
  assign T_6349 = T_6348 | T_6306;
  assign addr_valid = T_6349 | T_6308;
  assign T_6350 = T_6278 | T_6280;
  assign fp_csr = T_6350 | T_6282;
  assign T_6352 = io_rw_addr[5];
  assign T_6353 = io_rw_addr[6:5];
  assign T_6354 = ~ T_6353;
  assign T_6356 = T_6354 == 2'h0;
  assign T_6357 = io_rw_addr[9:8];
  assign csr_addr_priv = {T_6356,T_6357};
  assign T_6358 = {reg_debug,reg_mstatus_prv};
  assign priv_sufficient = T_6358 >= csr_addr_priv;
  assign T_6359 = io_rw_addr[11:10];
  assign T_6360 = ~ T_6359;
  assign read_only = T_6360 == 2'h0;
  assign T_6362 = io_rw_cmd != 3'h5;
  assign T_6363 = cpu_ren & T_6362;
  assign cpu_wen = T_6363 & priv_sufficient;
  assign T_6365 = read_only == 1'h0;
  assign wen = cpu_wen & T_6365;
  assign T_6366 = io_rw_cmd == 3'h2;
  assign T_6367 = io_rw_cmd == 3'h3;
  assign T_6368 = T_6366 | T_6367;
  assign T_6370 = T_6368 ? io_rw_rdata : 64'h0;
  assign T_6371 = io_rw_cmd != 3'h3;
  assign T_6373 = T_6371 ? io_rw_wdata : 64'h0;
  assign T_6374 = T_6370 | T_6373;
  assign T_6377 = T_6367 ? io_rw_wdata : 64'h0;
  assign T_6378 = ~ T_6377;
  assign wdata = T_6374 & T_6378;
  assign do_system_insn = priv_sufficient & system_insn;
  assign T_6380 = io_rw_addr[2:0];
  assign opcode = 8'h1 << T_6380;
  assign T_6381 = opcode[0];
  assign insn_call = do_system_insn & T_6381;
  assign T_6382 = opcode[1];
  assign insn_break = do_system_insn & T_6382;
  assign T_6383 = opcode[2];
  assign insn_ret = do_system_insn & T_6383;
  assign T_6384 = opcode[4];
  assign insn_sfence_vm = do_system_insn & T_6384;
  assign T_6385 = opcode[5];
  assign insn_wfi = do_system_insn & T_6385;
  assign T_6386 = cpu_wen & read_only;
  assign T_6388 = priv_sufficient == 1'h0;
  assign T_6390 = addr_valid == 1'h0;
  assign T_6391 = T_6388 | T_6390;
  assign T_6393 = io_status_fs != 2'h0;
  assign T_6395 = T_6393 == 1'h0;
  assign T_6396 = fp_csr & T_6395;
  assign T_6397 = T_6391 | T_6396;
  assign T_6398 = cpu_ren & T_6397;
  assign T_6399 = T_6386 | T_6398;
  assign T_6402 = system_insn & T_6388;
  assign T_6403 = T_6399 | T_6402;
  assign T_6404 = T_6403 | insn_call;
  assign T_6405 = T_6404 | insn_break;
  assign GEN_47 = insn_wfi ? 1'h1 : reg_wfi;
  assign T_6408 = pending_interrupts != 64'h0;
  assign GEN_48 = T_6408 ? 1'h0 : GEN_47;
  assign T_6411 = io_csr_xcpt == 1'h0;
  assign GEN_580 = {{2'd0}, reg_mstatus_prv};
  assign T_6413 = GEN_580 + 4'h8;
  assign T_6414 = T_6413[3:0];
  assign T_6417 = insn_break ? 2'h3 : 2'h2;
  assign T_6418 = insn_call ? T_6414 : {{2'd0}, T_6417};
  assign cause = T_6411 ? io_cause : {{60'd0}, T_6418};
  assign cause_lsbs = cause[5:0];
  assign T_6419 = cause[63];
  assign T_6421 = cause_lsbs == 6'hd;
  assign causeIsDebugInt = T_6419 & T_6421;
  assign T_6423 = cause == 64'h3;
  assign T_6424 = {reg_dcsr_ebreaks,reg_dcsr_ebreaku};
  assign T_6425 = {reg_dcsr_ebreakm,reg_dcsr_ebreakh};
  assign T_6426 = {T_6425,T_6424};
  assign T_6427 = T_6426 >> reg_mstatus_prv;
  assign T_6428 = T_6427[0];
  assign causeIsDebugBreak = T_6423 & T_6428;
  assign T_6430 = reg_singleStepped | causeIsDebugInt;
  assign T_6431 = T_6430 | causeIsDebugBreak;
  assign T_6432 = T_6431 | reg_debug;
  assign T_6438 = reg_mideleg >> cause_lsbs;
  assign T_6439 = T_6438[0];
  assign T_6440 = reg_medeleg >> cause_lsbs;
  assign T_6441 = T_6440[0];
  assign T_6442 = T_6419 ? T_6439 : T_6441;
  assign delegate = T_5811 & T_6442;
  assign debugTVec = reg_debug ? 12'h808 : 12'h800;
  assign T_6446 = {T_6213,reg_stvec};
  assign T_6447 = delegate ? T_6446 : {{8'd0}, reg_mtvec};
  assign tvec = T_6432 ? {{28'd0}, debugTVec} : T_6447;
  assign T_6449 = csr_addr_priv[1];
  assign T_6451 = T_6449 == 1'h0;
  assign T_6453 = T_6451 ? reg_sepc : reg_mepc;
  assign epc = T_6352 ? reg_dpc : T_6453;
  assign T_6454 = exception ? tvec : epc;
  assign T_6457 = reg_dcsr_step & T_5809;
  assign T_6458 = ~ io_status_fs;
  assign T_6460 = T_6458 == 2'h0;
  assign T_6461 = ~ io_status_xs;
  assign T_6463 = T_6461 == 2'h0;
  assign T_6464 = T_6460 | T_6463;
  assign T_6465 = ~ io_pc;
  assign T_6467 = T_6465 | 40'h3;
  assign T_6468 = ~ T_6467;
  assign T_6469 = read_mstatus >> reg_mstatus_prv;
  assign T_6470 = T_6469[0];
  assign T_6475 = causeIsDebugInt ? 2'h3 : 2'h1;
  assign T_6476 = reg_singleStepped ? 3'h4 : {{1'd0}, T_6475};
  assign GEN_49 = T_6432 ? 1'h1 : reg_debug;
  assign GEN_50 = T_6432 ? T_6468 : reg_dpc;
  assign GEN_51 = T_6432 ? T_6476 : reg_dcsr_cause;
  assign GEN_52 = T_6432 ? reg_mstatus_prv : reg_dcsr_prv;
  assign T_6478 = T_6432 == 1'h0;
  assign T_6479 = T_6478 & delegate;
  assign GEN_53 = T_6479 ? T_6468 : reg_sepc;
  assign GEN_54 = T_6479 ? cause : reg_scause;
  assign GEN_55 = T_6479 ? io_badaddr : reg_sbadaddr;
  assign GEN_56 = T_6479 ? T_6470 : reg_mstatus_spie;
  assign GEN_57 = T_6479 ? reg_mstatus_prv : {{1'd0}, reg_mstatus_spp};
  assign GEN_58 = T_6479 ? 1'h0 : reg_mstatus_sie;
  assign GEN_59 = T_6479 ? 2'h1 : reg_mstatus_prv;
  assign T_6485 = delegate == 1'h0;
  assign T_6486 = T_6478 & T_6485;
  assign GEN_60 = T_6486 ? T_6468 : reg_mepc;
  assign GEN_61 = T_6486 ? cause : reg_mcause;
  assign GEN_62 = T_6486 ? io_badaddr : reg_mbadaddr;
  assign GEN_63 = T_6486 ? T_6470 : reg_mstatus_mpie;
  assign GEN_64 = T_6486 ? reg_mstatus_prv : reg_mstatus_mpp;
  assign GEN_65 = T_6486 ? 1'h0 : reg_mstatus_mie;
  assign GEN_66 = T_6486 ? 2'h3 : GEN_59;
  assign GEN_67 = exception ? GEN_49 : reg_debug;
  assign GEN_68 = exception ? GEN_50 : reg_dpc;
  assign GEN_69 = exception ? GEN_51 : reg_dcsr_cause;
  assign GEN_70 = exception ? GEN_52 : reg_dcsr_prv;
  assign GEN_71 = exception ? GEN_53 : reg_sepc;
  assign GEN_72 = exception ? GEN_54 : reg_scause;
  assign GEN_73 = exception ? GEN_55 : reg_sbadaddr;
  assign GEN_74 = exception ? GEN_56 : reg_mstatus_spie;
  assign GEN_75 = exception ? GEN_57 : {{1'd0}, reg_mstatus_spp};
  assign GEN_76 = exception ? GEN_58 : reg_mstatus_sie;
  assign GEN_77 = exception ? GEN_66 : reg_mstatus_prv;
  assign GEN_78 = exception ? GEN_60 : reg_mepc;
  assign GEN_79 = exception ? GEN_61 : reg_mcause;
  assign GEN_80 = exception ? GEN_62 : reg_mbadaddr;
  assign GEN_81 = exception ? GEN_63 : reg_mstatus_mpie;
  assign GEN_82 = exception ? GEN_64 : reg_mstatus_mpp;
  assign GEN_83 = exception ? GEN_65 : reg_mstatus_mie;
  assign GEN_84 = reg_mstatus_spp ? reg_mstatus_spie : GEN_76;
  assign GEN_85 = T_6451 ? GEN_84 : GEN_76;
  assign GEN_86 = T_6451 ? 1'h0 : GEN_74;
  assign GEN_87 = T_6451 ? 2'h0 : GEN_75;
  assign GEN_88 = T_6451 ? {{1'd0}, reg_mstatus_spp} : GEN_77;
  assign T_6498 = T_6451 == 1'h0;
  assign T_6499 = T_6498 & T_6352;
  assign GEN_89 = T_6499 ? reg_dcsr_prv : GEN_88;
  assign GEN_90 = T_6499 ? 1'h0 : GEN_67;
  assign T_6504 = T_6352 == 1'h0;
  assign T_6505 = T_6498 & T_6504;
  assign T_6506 = reg_mstatus_mpp[1];
  assign GEN_91 = T_6506 ? reg_mstatus_mpie : GEN_83;
  assign T_6508 = reg_mstatus_mpp[0];
  assign T_6511 = T_6506 == 1'h0;
  assign T_6512 = T_6511 & T_6508;
  assign GEN_92 = T_6512 ? reg_mstatus_mpie : GEN_85;
  assign GEN_93 = T_6505 ? GEN_91 : GEN_83;
  assign GEN_94 = T_6505 ? GEN_92 : GEN_85;
  assign GEN_95 = T_6505 ? 1'h0 : GEN_81;
  assign GEN_96 = T_6505 ? 2'h0 : GEN_82;
  assign GEN_97 = T_6505 ? reg_mstatus_mpp : GEN_89;
  assign GEN_98 = insn_ret ? GEN_94 : GEN_76;
  assign GEN_99 = insn_ret ? GEN_86 : GEN_74;
  assign GEN_100 = insn_ret ? GEN_87 : GEN_75;
  assign GEN_101 = insn_ret ? GEN_97 : GEN_77;
  assign GEN_102 = insn_ret ? GEN_90 : GEN_67;
  assign GEN_103 = insn_ret ? GEN_93 : GEN_83;
  assign GEN_104 = insn_ret ? GEN_95 : GEN_81;
  assign GEN_105 = insn_ret ? GEN_96 : GEN_82;
  assign T_6517 = {1'h0,io_csr_xcpt};
  assign GEN_581 = {{1'd0}, io_exception};
  assign T_6518 = GEN_581 + T_6517;
  assign T_6519 = T_6518[1:0];
  assign T_6520 = {1'h0,T_6519};
  assign GEN_582 = {{2'd0}, insn_ret};
  assign T_6521 = GEN_582 + T_6520;
  assign T_6522 = T_6521[2:0];
  assign T_6524 = T_6522 <= 3'h1;
  assign T_6525 = T_6524 | reset;
  assign T_6527 = T_6525 == 1'h0;
  assign T_6529 = T_6224 ? T_6064 : 64'h0;
  assign T_6531 = T_6226 ? T_6089 : 64'h0;
  assign GEN_12 = GEN_106;
  assign GEN_106 = reg_tdrselect_tdrindex ? reg_bp_1_address : reg_bp_0_address;
  assign T_6533 = T_6228 ? GEN_12 : 39'h0;
  assign T_6541 = T_6236 ? reg_cycle : 64'h0;
  assign T_6543 = T_6238 ? T_5766 : 64'h0;
  assign T_6553 = T_6248 ? 64'h8000000000041129 : 64'h0;
  assign T_6555 = T_6250 ? read_mstatus : 64'h0;
  assign T_6557 = T_6252 ? reg_mtvec : 32'h0;
  assign T_6559 = T_6254 ? read_mip : 13'h0;
  assign T_6561 = T_6256 ? reg_mie : 64'h0;
  assign T_6563 = T_6258 ? reg_mideleg : 64'h0;
  assign T_6565 = T_6260 ? reg_medeleg : 64'h0;
  assign T_6567 = T_6262 ? reg_mscratch : 64'h0;
  assign T_6569 = T_6264 ? T_6117 : 64'h0;
  assign T_6571 = T_6266 ? T_6123 : 64'h0;
  assign T_6573 = T_6268 ? reg_mcause : 64'h0;
  assign T_6575 = T_6270 ? io_prci_id : 1'h0;
  assign T_6577 = T_6272 ? T_6139 : 32'h0;
  assign T_6579 = T_6274 ? reg_dpc : 40'h0;
  assign T_6581 = T_6276 ? reg_dscratch : 64'h0;
  assign T_6583 = T_6278 ? reg_fflags : 5'h0;
  assign T_6585 = T_6280 ? reg_frm : 3'h0;
  assign T_6587 = T_6282 ? T_6140 : 8'h0;
  assign T_6589 = T_6284 ? T_6199 : 64'h0;
  assign T_6591 = T_6286 ? T_6142 : 64'h0;
  assign T_6593 = T_6288 ? T_6141 : 64'h0;
  assign T_6595 = T_6290 ? reg_sscratch : 64'h0;
  assign T_6597 = T_6292 ? reg_scause : 64'h0;
  assign T_6599 = T_6294 ? T_6205 : 64'h0;
  assign T_6601 = T_6296 ? T_6206 : 45'h0;
  assign T_6603 = T_6298 ? T_6212 : 64'h0;
  assign T_6605 = T_6300 ? T_6218 : 64'h0;
  assign T_6615 = T_6529 | T_6531;
  assign GEN_583 = {{25'd0}, T_6533};
  assign T_6616 = T_6615 | GEN_583;
  assign T_6620 = T_6616 | T_6541;
  assign T_6621 = T_6620 | T_6543;
  assign T_6626 = T_6621 | T_6553;
  assign T_6627 = T_6626 | T_6555;
  assign GEN_584 = {{32'd0}, T_6557};
  assign T_6628 = T_6627 | GEN_584;
  assign GEN_585 = {{51'd0}, T_6559};
  assign T_6629 = T_6628 | GEN_585;
  assign T_6630 = T_6629 | T_6561;
  assign T_6631 = T_6630 | T_6563;
  assign T_6632 = T_6631 | T_6565;
  assign T_6633 = T_6632 | T_6567;
  assign T_6634 = T_6633 | T_6569;
  assign T_6635 = T_6634 | T_6571;
  assign T_6636 = T_6635 | T_6573;
  assign GEN_586 = {{63'd0}, T_6575};
  assign T_6637 = T_6636 | GEN_586;
  assign GEN_587 = {{32'd0}, T_6577};
  assign T_6638 = T_6637 | GEN_587;
  assign GEN_588 = {{24'd0}, T_6579};
  assign T_6639 = T_6638 | GEN_588;
  assign T_6640 = T_6639 | T_6581;
  assign GEN_589 = {{59'd0}, T_6583};
  assign T_6641 = T_6640 | GEN_589;
  assign GEN_590 = {{61'd0}, T_6585};
  assign T_6642 = T_6641 | GEN_590;
  assign GEN_591 = {{56'd0}, T_6587};
  assign T_6643 = T_6642 | GEN_591;
  assign T_6644 = T_6643 | T_6589;
  assign T_6645 = T_6644 | T_6591;
  assign T_6646 = T_6645 | T_6593;
  assign T_6647 = T_6646 | T_6595;
  assign T_6648 = T_6647 | T_6597;
  assign T_6649 = T_6648 | T_6599;
  assign GEN_592 = {{19'd0}, T_6601};
  assign T_6650 = T_6649 | GEN_592;
  assign T_6651 = T_6650 | T_6603;
  assign T_6652 = T_6651 | T_6605;
  assign T_6657 = T_6652;
  assign T_6658 = reg_fflags | io_fcsr_flags_bits;
  assign GEN_107 = io_fcsr_flags_valid ? T_6658 : reg_fflags;
  assign supportedModes_0 = 2'h3;
  assign supportedModes_1 = 2'h0;
  assign supportedModes_2 = 2'h1;
  assign T_6718_debug = T_6768;
  assign T_6718_prv = T_6767;
  assign T_6718_sd = T_6766;
  assign T_6718_zero3 = T_6765;
  assign T_6718_sd_rv32 = T_6764;
  assign T_6718_zero2 = T_6763;
  assign T_6718_vm = T_6762;
  assign T_6718_zero1 = T_6761;
  assign T_6718_mxr = T_6760;
  assign T_6718_pum = T_6759;
  assign T_6718_mprv = T_6758;
  assign T_6718_xs = T_6757;
  assign T_6718_fs = T_6756;
  assign T_6718_mpp = T_6755;
  assign T_6718_hpp = T_6754;
  assign T_6718_spp = T_6753;
  assign T_6718_mpie = T_6752;
  assign T_6718_hpie = T_6751;
  assign T_6718_spie = T_6750;
  assign T_6718_upie = T_6749;
  assign T_6718_mie = T_6748;
  assign T_6718_hie = T_6747;
  assign T_6718_sie = T_6746;
  assign T_6718_uie = T_6745;
  assign T_6744 = {{3'd0}, wdata};
  assign T_6745 = T_6744[0];
  assign T_6746 = T_6744[1];
  assign T_6747 = T_6744[2];
  assign T_6748 = T_6744[3];
  assign T_6749 = T_6744[4];
  assign T_6750 = T_6744[5];
  assign T_6751 = T_6744[6];
  assign T_6752 = T_6744[7];
  assign T_6753 = T_6744[8];
  assign T_6754 = T_6744[10:9];
  assign T_6755 = T_6744[12:11];
  assign T_6756 = T_6744[14:13];
  assign T_6757 = T_6744[16:15];
  assign T_6758 = T_6744[17];
  assign T_6759 = T_6744[18];
  assign T_6760 = T_6744[19];
  assign T_6761 = T_6744[23:20];
  assign T_6762 = T_6744[28:24];
  assign T_6763 = T_6744[30:29];
  assign T_6764 = T_6744[31];
  assign T_6765 = T_6744[62:32];
  assign T_6766 = T_6744[63];
  assign T_6767 = T_6744[65:64];
  assign T_6768 = T_6744[66];
  assign T_6769 = supportedModes_0 == T_6718_mpp;
  assign T_6770 = supportedModes_1 == T_6718_mpp;
  assign T_6771 = supportedModes_2 == T_6718_mpp;
  assign T_6774 = T_6769 | T_6770;
  assign T_6775 = T_6774 | T_6771;
  assign GEN_108 = T_6775 ? T_6718_mpp : GEN_105;
  assign T_6777 = T_6718_vm == 5'h0;
  assign GEN_109 = T_6777 ? 5'h0 : reg_mstatus_vm;
  assign T_6780 = T_6718_vm == 5'h9;
  assign GEN_110 = T_6780 ? 5'h9 : GEN_109;
  assign T_6783 = T_6718_fs != 2'h0;
  assign T_6787 = T_6783 ? 2'h3 : 2'h0;
  assign GEN_136 = T_6250 ? T_6718_mie : GEN_103;
  assign GEN_137 = T_6250 ? T_6718_mpie : GEN_104;
  assign GEN_138 = T_6250 ? T_6718_mprv : reg_mstatus_mprv;
  assign GEN_139 = T_6250 ? GEN_108 : GEN_105;
  assign GEN_140 = T_6250 ? T_6718_mxr : reg_mstatus_mxr;
  assign GEN_141 = T_6250 ? T_6718_pum : reg_mstatus_pum;
  assign GEN_142 = T_6250 ? {{1'd0}, T_6718_spp} : GEN_100;
  assign GEN_143 = T_6250 ? T_6718_spie : GEN_99;
  assign GEN_144 = T_6250 ? T_6718_sie : GEN_98;
  assign GEN_145 = T_6250 ? GEN_110 : reg_mstatus_vm;
  assign GEN_146 = T_6250 ? T_6787 : reg_mstatus_fs;
  assign T_6816_rocc = T_6842;
  assign T_6816_meip = T_6841;
  assign T_6816_heip = T_6840;
  assign T_6816_seip = T_6839;
  assign T_6816_ueip = T_6838;
  assign T_6816_mtip = T_6837;
  assign T_6816_htip = T_6836;
  assign T_6816_stip = T_6835;
  assign T_6816_utip = T_6834;
  assign T_6816_msip = T_6833;
  assign T_6816_hsip = T_6832;
  assign T_6816_ssip = T_6831;
  assign T_6816_usip = T_6830;
  assign T_6830 = wdata[0];
  assign T_6831 = wdata[1];
  assign T_6832 = wdata[2];
  assign T_6833 = wdata[3];
  assign T_6834 = wdata[4];
  assign T_6835 = wdata[5];
  assign T_6836 = wdata[6];
  assign T_6837 = wdata[7];
  assign T_6838 = wdata[8];
  assign T_6839 = wdata[9];
  assign T_6840 = wdata[10];
  assign T_6841 = wdata[11];
  assign T_6842 = wdata[12];
  assign GEN_160 = T_6254 ? T_6816_ssip : reg_mip_ssip;
  assign GEN_161 = T_6254 ? T_6816_stip : reg_mip_stip;
  assign GEN_593 = {{51'd0}, supported_interrupts};
  assign T_6843 = wdata & GEN_593;
  assign GEN_162 = T_6256 ? T_6843 : reg_mie;
  assign T_6844 = ~ wdata;
  assign T_6846 = T_6844 | 64'h3;
  assign T_6847 = ~ T_6846;
  assign GEN_163 = T_6264 ? T_6847 : {{24'd0}, GEN_78};
  assign GEN_164 = T_6262 ? wdata : reg_mscratch;
  assign T_6848 = wdata[63:2];
  assign GEN_594 = {{2'd0}, T_6848};
  assign T_6849 = GEN_594 << 2;
  assign GEN_165 = T_6252 ? T_6849 : {{32'd0}, reg_mtvec};
  assign T_6851 = wdata & 64'h800000000000001f;
  assign GEN_166 = T_6268 ? T_6851 : GEN_79;
  assign T_6852 = wdata[39:0];
  assign GEN_167 = T_6266 ? T_6852 : GEN_80;
  assign GEN_168 = T_6278 ? wdata : {{59'd0}, GEN_107};
  assign GEN_169 = T_6280 ? wdata : {{61'd0}, reg_frm};
  assign T_6853 = wdata[63:5];
  assign GEN_170 = T_6282 ? wdata : GEN_168;
  assign GEN_171 = T_6282 ? {{5'd0}, T_6853} : GEN_169;
  assign T_6890_xdebugver = T_6924;
  assign T_6890_ndreset = T_6923;
  assign T_6890_fullreset = T_6922;
  assign T_6890_hwbpcount = T_6921;
  assign T_6890_ebreakm = T_6920;
  assign T_6890_ebreakh = T_6919;
  assign T_6890_ebreaks = T_6918;
  assign T_6890_ebreaku = T_6842;
  assign T_6890_zero2 = T_6841;
  assign T_6890_stopcycle = T_6840;
  assign T_6890_stoptime = T_6839;
  assign T_6890_cause = T_6913;
  assign T_6890_debugint = T_6835;
  assign T_6890_zero1 = T_6834;
  assign T_6890_halt = T_6833;
  assign T_6890_step = T_6832;
  assign T_6890_prv = T_6908;
  assign T_6908 = wdata[1:0];
  assign T_6913 = wdata[8:6];
  assign T_6918 = wdata[13];
  assign T_6919 = wdata[14];
  assign T_6920 = wdata[15];
  assign T_6921 = wdata[27:16];
  assign T_6922 = wdata[28];
  assign T_6923 = wdata[29];
  assign T_6924 = wdata[31:30];
  assign GEN_189 = T_6272 ? T_6890_halt : reg_dcsr_halt;
  assign GEN_190 = T_6272 ? T_6890_step : reg_dcsr_step;
  assign GEN_191 = T_6272 ? T_6890_ebreakm : reg_dcsr_ebreakm;
  assign GEN_192 = T_6272 ? T_6890_ebreaks : reg_dcsr_ebreaks;
  assign GEN_193 = T_6272 ? T_6890_ebreaku : reg_dcsr_ebreaku;
  assign GEN_194 = T_6272 ? T_6890_prv : GEN_70;
  assign GEN_195 = T_6274 ? T_6847 : {{24'd0}, GEN_68};
  assign GEN_196 = T_6276 ? wdata : reg_dscratch;
  assign T_6979_debug = T_7029;
  assign T_6979_prv = T_7028;
  assign T_6979_sd = T_7027;
  assign T_6979_zero3 = T_7026;
  assign T_6979_sd_rv32 = T_7025;
  assign T_6979_zero2 = T_7024;
  assign T_6979_vm = T_7023;
  assign T_6979_zero1 = T_7022;
  assign T_6979_mxr = T_7021;
  assign T_6979_pum = T_7020;
  assign T_6979_mprv = T_7019;
  assign T_6979_xs = T_7018;
  assign T_6979_fs = T_7017;
  assign T_6979_mpp = T_7016;
  assign T_6979_hpp = T_7015;
  assign T_6979_spp = T_7014;
  assign T_6979_mpie = T_7013;
  assign T_6979_hpie = T_7012;
  assign T_6979_spie = T_7011;
  assign T_6979_upie = T_7010;
  assign T_6979_mie = T_7009;
  assign T_6979_hie = T_7008;
  assign T_6979_sie = T_7007;
  assign T_6979_uie = T_7006;
  assign T_7005 = {{3'd0}, wdata};
  assign T_7006 = T_7005[0];
  assign T_7007 = T_7005[1];
  assign T_7008 = T_7005[2];
  assign T_7009 = T_7005[3];
  assign T_7010 = T_7005[4];
  assign T_7011 = T_7005[5];
  assign T_7012 = T_7005[6];
  assign T_7013 = T_7005[7];
  assign T_7014 = T_7005[8];
  assign T_7015 = T_7005[10:9];
  assign T_7016 = T_7005[12:11];
  assign T_7017 = T_7005[14:13];
  assign T_7018 = T_7005[16:15];
  assign T_7019 = T_7005[17];
  assign T_7020 = T_7005[18];
  assign T_7021 = T_7005[19];
  assign T_7022 = T_7005[23:20];
  assign T_7023 = T_7005[28:24];
  assign T_7024 = T_7005[30:29];
  assign T_7025 = T_7005[31];
  assign T_7026 = T_7005[62:32];
  assign T_7027 = T_7005[63];
  assign T_7028 = T_7005[65:64];
  assign T_7029 = T_7005[66];
  assign T_7031 = T_6979_fs != 2'h0;
  assign T_7035 = T_7031 ? 2'h3 : 2'h0;
  assign GEN_222 = T_6284 ? T_6979_sie : GEN_144;
  assign GEN_223 = T_6284 ? T_6979_spie : GEN_143;
  assign GEN_224 = T_6284 ? {{1'd0}, T_6979_spp} : GEN_142;
  assign GEN_225 = T_6284 ? T_6979_pum : GEN_141;
  assign GEN_226 = T_6284 ? T_7035 : GEN_146;
  assign T_7064_rocc = T_6842;
  assign T_7064_meip = T_6841;
  assign T_7064_heip = T_6840;
  assign T_7064_seip = T_6839;
  assign T_7064_ueip = T_6838;
  assign T_7064_mtip = T_6837;
  assign T_7064_htip = T_6836;
  assign T_7064_stip = T_6835;
  assign T_7064_utip = T_6834;
  assign T_7064_msip = T_6833;
  assign T_7064_hsip = T_6832;
  assign T_7064_ssip = T_6831;
  assign T_7064_usip = T_6830;
  assign GEN_240 = T_6286 ? T_7064_ssip : GEN_160;
  assign T_7092 = reg_mie & T_5817;
  assign T_7093 = wdata & reg_mideleg;
  assign T_7094 = T_7092 | T_7093;
  assign GEN_241 = T_6288 ? T_7094 : GEN_162;
  assign GEN_242 = T_6290 ? wdata : reg_sscratch;
  assign T_7095 = wdata[19:0];
  assign GEN_243 = T_6296 ? {{18'd0}, T_7095} : reg_sptbr_ppn;
  assign GEN_244 = T_6298 ? T_6849 : {{24'd0}, GEN_71};
  assign GEN_245 = T_6300 ? T_6849 : {{25'd0}, reg_stvec};
  assign GEN_246 = T_6292 ? T_6851 : GEN_72;
  assign GEN_247 = T_6294 ? T_6852 : GEN_73;
  assign GEN_597 = {{51'd0}, delegable_interrupts};
  assign T_7103 = wdata & GEN_597;
  assign GEN_248 = T_6258 ? T_7103 : reg_mideleg;
  assign T_7104 = wdata & 64'h1ab;
  assign GEN_249 = T_6260 ? T_7104 : reg_medeleg;
  assign T_7113_tdrmode = T_7119;
  assign T_7113_reserved = T_7118;
  assign T_7113_tdrindex = T_6830;
  assign T_7118 = wdata[62:1];
  assign T_7119 = wdata[63];
  assign GEN_250 = T_6224 ? T_7113_tdrindex : reg_tdrselect_tdrindex;
  assign T_7120 = reg_tdrselect_tdrmode | reg_debug;
  assign T_7147_tdrtype = T_7171;
  assign T_7147_bpamaskmax = T_7170;
  assign T_7147_reserved = T_7169;
  assign T_7147_bpaction = T_7168;
  assign T_7147_bpmatch = T_7167;
  assign T_7147_m = T_6836;
  assign T_7147_h = T_6835;
  assign T_7147_s = T_6834;
  assign T_7147_u = T_6833;
  assign T_7147_r = T_6832;
  assign T_7147_w = T_6831;
  assign T_7147_x = T_6830;
  assign T_7167 = wdata[10:7];
  assign T_7168 = wdata[18:11];
  assign T_7169 = wdata[54:19];
  assign T_7170 = wdata[59:55];
  assign T_7171 = wdata[63:60];
  assign GEN_13 = T_7147_tdrtype;
  assign GEN_14 = T_7147_bpamaskmax;
  assign GEN_15 = T_7147_reserved;
  assign GEN_16 = T_7147_bpaction;
  assign GEN_17 = T_7147_bpmatch;
  assign GEN_259 = 1'h0 == reg_tdrselect_tdrindex ? GEN_17 : reg_bp_0_control_bpmatch;
  assign GEN_18 = T_7147_m;
  assign GEN_261 = 1'h0 == reg_tdrselect_tdrindex ? GEN_18 : reg_bp_0_control_m;
  assign GEN_19 = T_7147_h;
  assign GEN_20 = T_7147_s;
  assign GEN_265 = 1'h0 == reg_tdrselect_tdrindex ? GEN_20 : reg_bp_0_control_s;
  assign GEN_21 = T_7147_u;
  assign GEN_267 = 1'h0 == reg_tdrselect_tdrindex ? GEN_21 : reg_bp_0_control_u;
  assign GEN_22 = T_7147_r;
  assign GEN_269 = 1'h0 == reg_tdrselect_tdrindex ? GEN_22 : reg_bp_0_control_r;
  assign GEN_23 = T_7147_w;
  assign GEN_271 = 1'h0 == reg_tdrselect_tdrindex ? GEN_23 : reg_bp_0_control_w;
  assign GEN_24 = T_7147_x;
  assign GEN_273 = 1'h0 == reg_tdrselect_tdrindex ? GEN_24 : reg_bp_0_control_x;
  assign T_7201 = T_7147_bpmatch & 4'h2;
  assign GEN_25 = T_7201;
  assign GEN_275 = 1'h0 == reg_tdrselect_tdrindex ? GEN_25 : GEN_259;
  assign GEN_302 = T_6226 ? GEN_275 : reg_bp_0_control_bpmatch;
  assign GEN_305 = T_6226 ? GEN_261 : reg_bp_0_control_m;
  assign GEN_311 = T_6226 ? GEN_265 : reg_bp_0_control_s;
  assign GEN_314 = T_6226 ? GEN_267 : reg_bp_0_control_u;
  assign GEN_317 = T_6226 ? GEN_269 : reg_bp_0_control_r;
  assign GEN_320 = T_6226 ? GEN_271 : reg_bp_0_control_w;
  assign GEN_323 = T_6226 ? GEN_273 : reg_bp_0_control_x;
  assign GEN_26 = wdata[38:0];
  assign GEN_326 = 1'h0 == reg_tdrselect_tdrindex ? GEN_26 : reg_bp_0_address;
  assign GEN_329 = T_6228 ? GEN_326 : reg_bp_0_address;
  assign GEN_356 = T_7120 ? GEN_302 : reg_bp_0_control_bpmatch;
  assign GEN_359 = T_7120 ? GEN_305 : reg_bp_0_control_m;
  assign GEN_365 = T_7120 ? GEN_311 : reg_bp_0_control_s;
  assign GEN_368 = T_7120 ? GEN_314 : reg_bp_0_control_u;
  assign GEN_371 = T_7120 ? GEN_317 : reg_bp_0_control_r;
  assign GEN_374 = T_7120 ? GEN_320 : reg_bp_0_control_w;
  assign GEN_377 = T_7120 ? GEN_323 : reg_bp_0_control_x;
  assign GEN_381 = T_7120 ? GEN_329 : reg_bp_0_address;
  assign GEN_408 = wen ? GEN_136 : GEN_103;
  assign GEN_409 = wen ? GEN_137 : GEN_104;
  assign GEN_410 = wen ? GEN_138 : reg_mstatus_mprv;
  assign GEN_411 = wen ? GEN_139 : GEN_105;
  assign GEN_412 = wen ? GEN_140 : reg_mstatus_mxr;
  assign GEN_413 = wen ? GEN_225 : reg_mstatus_pum;
  assign GEN_414 = wen ? GEN_224 : GEN_100;
  assign GEN_415 = wen ? GEN_223 : GEN_99;
  assign GEN_416 = wen ? GEN_222 : GEN_98;
  assign GEN_417 = wen ? GEN_145 : reg_mstatus_vm;
  assign GEN_418 = wen ? GEN_226 : reg_mstatus_fs;
  assign GEN_432 = wen ? GEN_240 : reg_mip_ssip;
  assign GEN_433 = wen ? GEN_161 : reg_mip_stip;
  assign GEN_434 = wen ? GEN_241 : reg_mie;
  assign GEN_435 = wen ? GEN_163 : {{24'd0}, GEN_78};
  assign GEN_436 = wen ? GEN_164 : reg_mscratch;
  assign GEN_437 = wen ? GEN_165 : {{32'd0}, reg_mtvec};
  assign GEN_438 = wen ? GEN_166 : GEN_79;
  assign GEN_439 = wen ? GEN_167 : GEN_80;
  assign GEN_440 = wen ? GEN_170 : {{59'd0}, GEN_107};
  assign GEN_441 = wen ? GEN_171 : {{61'd0}, reg_frm};
  assign GEN_459 = wen ? GEN_189 : reg_dcsr_halt;
  assign GEN_460 = wen ? GEN_190 : reg_dcsr_step;
  assign GEN_461 = wen ? GEN_191 : reg_dcsr_ebreakm;
  assign GEN_462 = wen ? GEN_192 : reg_dcsr_ebreaks;
  assign GEN_463 = wen ? GEN_193 : reg_dcsr_ebreaku;
  assign GEN_464 = wen ? GEN_194 : GEN_70;
  assign GEN_465 = wen ? GEN_195 : {{24'd0}, GEN_68};
  assign GEN_466 = wen ? GEN_196 : reg_dscratch;
  assign GEN_505 = wen ? GEN_242 : reg_sscratch;
  assign GEN_506 = wen ? GEN_243 : reg_sptbr_ppn;
  assign GEN_507 = wen ? GEN_244 : {{24'd0}, GEN_71};
  assign GEN_508 = wen ? GEN_245 : {{25'd0}, reg_stvec};
  assign GEN_509 = wen ? GEN_246 : GEN_72;
  assign GEN_510 = wen ? GEN_247 : GEN_73;
  assign GEN_511 = wen ? GEN_248 : reg_mideleg;
  assign GEN_512 = wen ? GEN_249 : reg_medeleg;
  assign GEN_516 = wen ? GEN_250 : reg_tdrselect_tdrindex;
  assign GEN_542 = wen ? GEN_356 : reg_bp_0_control_bpmatch;
  assign GEN_545 = wen ? GEN_359 : reg_bp_0_control_m;
  assign GEN_551 = wen ? GEN_365 : reg_bp_0_control_s;
  assign GEN_554 = wen ? GEN_368 : reg_bp_0_control_u;
  assign GEN_557 = wen ? GEN_371 : reg_bp_0_control_r;
  assign GEN_560 = wen ? GEN_374 : reg_bp_0_control_w;
  assign GEN_563 = wen ? GEN_377 : reg_bp_0_control_x;
  assign GEN_567 = wen ? GEN_381 : reg_bp_0_address;
  assign GEN_569 = reset ? 1'h0 : GEN_557;
  assign GEN_570 = reset ? 1'h0 : GEN_560;
  assign GEN_571 = reset ? 1'h0 : GEN_563;
  assign T_7267_control_tdrtype = T_7296;
  assign T_7267_control_bpamaskmax = T_7295;
  assign T_7267_control_reserved = T_7294;
  assign T_7267_control_bpaction = T_7293;
  assign T_7267_control_bpmatch = T_7292;
  assign T_7267_control_m = T_7291;
  assign T_7267_control_h = T_7290;
  assign T_7267_control_s = T_7289;
  assign T_7267_control_u = T_7288;
  assign T_7267_control_r = T_7287;
  assign T_7267_control_w = T_7286;
  assign T_7267_control_x = T_7285;
  assign T_7267_address = T_7284;
  assign T_7283 = 103'h0;
  assign T_7284 = T_7283[38:0];
  assign T_7285 = T_7283[39];
  assign T_7286 = T_7283[40];
  assign T_7287 = T_7283[41];
  assign T_7288 = T_7283[42];
  assign T_7289 = T_7283[43];
  assign T_7290 = T_7283[44];
  assign T_7291 = T_7283[45];
  assign T_7292 = T_7283[49:46];
  assign T_7293 = T_7283[57:50];
  assign T_7294 = T_7283[93:58];
  assign T_7295 = T_7283[98:94];
  assign T_7296 = T_7283[102:99];
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifndef verilator
      #0.002;
    `endif
  `ifdef RANDOMIZE
  GEN_209 = {1{$random}};
  reg_mstatus_debug = GEN_209[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_210 = {1{$random}};
  reg_mstatus_prv = GEN_210[1:0];
  `endif
  `ifdef RANDOMIZE
  GEN_211 = {1{$random}};
  reg_mstatus_sd = GEN_211[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_212 = {1{$random}};
  reg_mstatus_zero3 = GEN_212[30:0];
  `endif
  `ifdef RANDOMIZE
  GEN_213 = {1{$random}};
  reg_mstatus_sd_rv32 = GEN_213[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_214 = {1{$random}};
  reg_mstatus_zero2 = GEN_214[1:0];
  `endif
  `ifdef RANDOMIZE
  GEN_215 = {1{$random}};
  reg_mstatus_vm = GEN_215[4:0];
  `endif
  `ifdef RANDOMIZE
  GEN_216 = {1{$random}};
  reg_mstatus_zero1 = GEN_216[3:0];
  `endif
  `ifdef RANDOMIZE
  GEN_217 = {1{$random}};
  reg_mstatus_mxr = GEN_217[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_218 = {1{$random}};
  reg_mstatus_pum = GEN_218[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_219 = {1{$random}};
  reg_mstatus_mprv = GEN_219[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_220 = {1{$random}};
  reg_mstatus_xs = GEN_220[1:0];
  `endif
  `ifdef RANDOMIZE
  GEN_221 = {1{$random}};
  reg_mstatus_fs = GEN_221[1:0];
  `endif
  `ifdef RANDOMIZE
  GEN_227 = {1{$random}};
  reg_mstatus_mpp = GEN_227[1:0];
  `endif
  `ifdef RANDOMIZE
  GEN_228 = {1{$random}};
  reg_mstatus_hpp = GEN_228[1:0];
  `endif
  `ifdef RANDOMIZE
  GEN_229 = {1{$random}};
  reg_mstatus_spp = GEN_229[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_230 = {1{$random}};
  reg_mstatus_mpie = GEN_230[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_231 = {1{$random}};
  reg_mstatus_hpie = GEN_231[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_232 = {1{$random}};
  reg_mstatus_spie = GEN_232[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_233 = {1{$random}};
  reg_mstatus_upie = GEN_233[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_234 = {1{$random}};
  reg_mstatus_mie = GEN_234[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_235 = {1{$random}};
  reg_mstatus_hie = GEN_235[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_236 = {1{$random}};
  reg_mstatus_sie = GEN_236[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_237 = {1{$random}};
  reg_mstatus_uie = GEN_237[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_238 = {1{$random}};
  reg_dcsr_xdebugver = GEN_238[1:0];
  `endif
  `ifdef RANDOMIZE
  GEN_239 = {1{$random}};
  reg_dcsr_ndreset = GEN_239[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_251 = {1{$random}};
  reg_dcsr_fullreset = GEN_251[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_252 = {1{$random}};
  reg_dcsr_hwbpcount = GEN_252[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_253 = {1{$random}};
  reg_dcsr_ebreakm = GEN_253[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_254 = {1{$random}};
  reg_dcsr_ebreakh = GEN_254[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_255 = {1{$random}};
  reg_dcsr_ebreaks = GEN_255[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_256 = {1{$random}};
  reg_dcsr_ebreaku = GEN_256[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_257 = {1{$random}};
  reg_dcsr_zero2 = GEN_257[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_258 = {1{$random}};
  reg_dcsr_stopcycle = GEN_258[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_260 = {1{$random}};
  reg_dcsr_stoptime = GEN_260[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_262 = {1{$random}};
  reg_dcsr_cause = GEN_262[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_263 = {1{$random}};
  reg_dcsr_debugint = GEN_263[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_264 = {1{$random}};
  reg_dcsr_zero1 = GEN_264[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_266 = {1{$random}};
  reg_dcsr_halt = GEN_266[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_268 = {1{$random}};
  reg_dcsr_step = GEN_268[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_270 = {1{$random}};
  reg_dcsr_prv = GEN_270[1:0];
  `endif
  `ifdef RANDOMIZE
  GEN_272 = {1{$random}};
  reg_debug = GEN_272[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_274 = {2{$random}};
  reg_dpc = GEN_274[39:0];
  `endif
  `ifdef RANDOMIZE
  GEN_276 = {2{$random}};
  reg_dscratch = GEN_276[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_277 = {1{$random}};
  reg_singleStepped = GEN_277[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_278 = {1{$random}};
  reg_tdrselect_tdrmode = GEN_278[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_279 = {2{$random}};
  reg_tdrselect_reserved = GEN_279[61:0];
  `endif
  `ifdef RANDOMIZE
  GEN_280 = {1{$random}};
  reg_tdrselect_tdrindex = GEN_280[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_281 = {1{$random}};
  reg_bp_0_control_tdrtype = GEN_281[3:0];
  `endif
  `ifdef RANDOMIZE
  GEN_282 = {1{$random}};
  reg_bp_0_control_bpamaskmax = GEN_282[4:0];
  `endif
  `ifdef RANDOMIZE
  GEN_283 = {2{$random}};
  reg_bp_0_control_reserved = GEN_283[35:0];
  `endif
  `ifdef RANDOMIZE
  GEN_284 = {1{$random}};
  reg_bp_0_control_bpaction = GEN_284[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_285 = {1{$random}};
  reg_bp_0_control_bpmatch = GEN_285[3:0];
  `endif
  `ifdef RANDOMIZE
  GEN_286 = {1{$random}};
  reg_bp_0_control_m = GEN_286[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_287 = {1{$random}};
  reg_bp_0_control_h = GEN_287[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_288 = {1{$random}};
  reg_bp_0_control_s = GEN_288[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_289 = {1{$random}};
  reg_bp_0_control_u = GEN_289[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_290 = {1{$random}};
  reg_bp_0_control_r = GEN_290[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_291 = {1{$random}};
  reg_bp_0_control_w = GEN_291[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_292 = {1{$random}};
  reg_bp_0_control_x = GEN_292[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_293 = {2{$random}};
  reg_bp_0_address = GEN_293[38:0];
  `endif
  `ifdef RANDOMIZE
  GEN_294 = {1{$random}};
  reg_bp_1_control_tdrtype = GEN_294[3:0];
  `endif
  `ifdef RANDOMIZE
  GEN_295 = {1{$random}};
  reg_bp_1_control_bpamaskmax = GEN_295[4:0];
  `endif
  `ifdef RANDOMIZE
  GEN_296 = {2{$random}};
  reg_bp_1_control_reserved = GEN_296[35:0];
  `endif
  `ifdef RANDOMIZE
  GEN_297 = {1{$random}};
  reg_bp_1_control_bpaction = GEN_297[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_298 = {1{$random}};
  reg_bp_1_control_bpmatch = GEN_298[3:0];
  `endif
  `ifdef RANDOMIZE
  GEN_299 = {1{$random}};
  reg_bp_1_control_m = GEN_299[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_300 = {1{$random}};
  reg_bp_1_control_h = GEN_300[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_301 = {1{$random}};
  reg_bp_1_control_s = GEN_301[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_303 = {1{$random}};
  reg_bp_1_control_u = GEN_303[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_304 = {1{$random}};
  reg_bp_1_control_r = GEN_304[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_306 = {1{$random}};
  reg_bp_1_control_w = GEN_306[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_307 = {1{$random}};
  reg_bp_1_control_x = GEN_307[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_308 = {2{$random}};
  reg_bp_1_address = GEN_308[38:0];
  `endif
  `ifdef RANDOMIZE
  GEN_309 = {2{$random}};
  reg_mie = GEN_309[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_310 = {2{$random}};
  reg_mideleg = GEN_310[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_312 = {2{$random}};
  reg_medeleg = GEN_312[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_313 = {1{$random}};
  reg_mip_rocc = GEN_313[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_315 = {1{$random}};
  reg_mip_meip = GEN_315[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_316 = {1{$random}};
  reg_mip_heip = GEN_316[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_318 = {1{$random}};
  reg_mip_seip = GEN_318[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_319 = {1{$random}};
  reg_mip_ueip = GEN_319[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_321 = {1{$random}};
  reg_mip_mtip = GEN_321[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_322 = {1{$random}};
  reg_mip_htip = GEN_322[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_324 = {1{$random}};
  reg_mip_stip = GEN_324[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_325 = {1{$random}};
  reg_mip_utip = GEN_325[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_327 = {1{$random}};
  reg_mip_msip = GEN_327[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_328 = {1{$random}};
  reg_mip_hsip = GEN_328[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_330 = {1{$random}};
  reg_mip_ssip = GEN_330[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_331 = {1{$random}};
  reg_mip_usip = GEN_331[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_332 = {2{$random}};
  reg_mepc = GEN_332[39:0];
  `endif
  `ifdef RANDOMIZE
  GEN_333 = {2{$random}};
  reg_mcause = GEN_333[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_334 = {2{$random}};
  reg_mbadaddr = GEN_334[39:0];
  `endif
  `ifdef RANDOMIZE
  GEN_335 = {2{$random}};
  reg_mscratch = GEN_335[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_336 = {1{$random}};
  reg_mtvec = GEN_336[31:0];
  `endif
  `ifdef RANDOMIZE
  GEN_337 = {2{$random}};
  reg_sepc = GEN_337[39:0];
  `endif
  `ifdef RANDOMIZE
  GEN_338 = {2{$random}};
  reg_scause = GEN_338[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_339 = {2{$random}};
  reg_sbadaddr = GEN_339[39:0];
  `endif
  `ifdef RANDOMIZE
  GEN_340 = {2{$random}};
  reg_sscratch = GEN_340[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_341 = {2{$random}};
  reg_stvec = GEN_341[38:0];
  `endif
  `ifdef RANDOMIZE
  GEN_342 = {1{$random}};
  reg_sptbr_asid = GEN_342[6:0];
  `endif
  `ifdef RANDOMIZE
  GEN_343 = {2{$random}};
  reg_sptbr_ppn = GEN_343[37:0];
  `endif
  `ifdef RANDOMIZE
  GEN_344 = {1{$random}};
  reg_wfi = GEN_344[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_345 = {1{$random}};
  reg_fflags = GEN_345[4:0];
  `endif
  `ifdef RANDOMIZE
  GEN_346 = {1{$random}};
  reg_frm = GEN_346[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_347 = {1{$random}};
  T_5752 = GEN_347[5:0];
  `endif
  `ifdef RANDOMIZE
  GEN_348 = {2{$random}};
  T_5760 = GEN_348[57:0];
  `endif
  `ifdef RANDOMIZE
  GEN_349 = {1{$random}};
  T_5769 = GEN_349[5:0];
  `endif
  `ifdef RANDOMIZE
  GEN_350 = {2{$random}};
  T_5777 = GEN_350[57:0];
  `endif
  `ifdef RANDOMIZE
  GEN_351 = {1{$random}};
  GEN_31 = GEN_351[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_352 = {1{$random}};
  GEN_111 = GEN_352[6:0];
  `endif
  `ifdef RANDOMIZE
  GEN_353 = {1{$random}};
  GEN_112 = GEN_353[4:0];
  `endif
  `ifdef RANDOMIZE
  GEN_354 = {1{$random}};
  GEN_113 = GEN_354[4:0];
  `endif
  `ifdef RANDOMIZE
  GEN_355 = {1{$random}};
  GEN_114 = GEN_355[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_357 = {1{$random}};
  GEN_115 = GEN_357[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_358 = {1{$random}};
  GEN_116 = GEN_358[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_360 = {1{$random}};
  GEN_117 = GEN_360[4:0];
  `endif
  `ifdef RANDOMIZE
  GEN_361 = {1{$random}};
  GEN_118 = GEN_361[6:0];
  `endif
  `ifdef RANDOMIZE
  GEN_362 = {2{$random}};
  GEN_119 = GEN_362[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_363 = {2{$random}};
  GEN_120 = GEN_363[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_364 = {1{$random}};
  GEN_121 = GEN_364[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_366 = {1{$random}};
  GEN_122 = GEN_366[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_367 = {1{$random}};
  GEN_123 = GEN_367[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_369 = {1{$random}};
  GEN_124 = GEN_369[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_370 = {2{$random}};
  GEN_125 = GEN_370[39:0];
  `endif
  `ifdef RANDOMIZE
  GEN_372 = {1{$random}};
  GEN_126 = GEN_372[8:0];
  `endif
  `ifdef RANDOMIZE
  GEN_373 = {1{$random}};
  GEN_127 = GEN_373[4:0];
  `endif
  `ifdef RANDOMIZE
  GEN_375 = {1{$random}};
  GEN_128 = GEN_375[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_376 = {2{$random}};
  GEN_129 = GEN_376[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_378 = {1{$random}};
  GEN_130 = GEN_378[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_379 = {1{$random}};
  GEN_131 = GEN_379[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_380 = {2{$random}};
  GEN_132 = GEN_380[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_382 = {2{$random}};
  GEN_133 = GEN_382[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_383 = {1{$random}};
  GEN_134 = GEN_383[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_384 = {1{$random}};
  GEN_135 = GEN_384[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_385 = {1{$random}};
  GEN_147 = GEN_385[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_386 = {1{$random}};
  GEN_148 = GEN_386[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_387 = {1{$random}};
  GEN_149 = GEN_387[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_388 = {1{$random}};
  GEN_150 = GEN_388[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_389 = {1{$random}};
  GEN_151 = GEN_389[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_390 = {1{$random}};
  GEN_152 = GEN_390[1:0];
  `endif
  `ifdef RANDOMIZE
  GEN_391 = {1{$random}};
  GEN_153 = GEN_391[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_392 = {1{$random}};
  GEN_154 = GEN_392[30:0];
  `endif
  `ifdef RANDOMIZE
  GEN_393 = {1{$random}};
  GEN_155 = GEN_393[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_394 = {1{$random}};
  GEN_156 = GEN_394[1:0];
  `endif
  `ifdef RANDOMIZE
  GEN_395 = {1{$random}};
  GEN_157 = GEN_395[4:0];
  `endif
  `ifdef RANDOMIZE
  GEN_396 = {1{$random}};
  GEN_158 = GEN_396[3:0];
  `endif
  `ifdef RANDOMIZE
  GEN_397 = {1{$random}};
  GEN_159 = GEN_397[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_398 = {1{$random}};
  GEN_172 = GEN_398[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_399 = {1{$random}};
  GEN_173 = GEN_399[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_400 = {1{$random}};
  GEN_174 = GEN_400[1:0];
  `endif
  `ifdef RANDOMIZE
  GEN_401 = {1{$random}};
  GEN_175 = GEN_401[1:0];
  `endif
  `ifdef RANDOMIZE
  GEN_402 = {1{$random}};
  GEN_176 = GEN_402[1:0];
  `endif
  `ifdef RANDOMIZE
  GEN_403 = {1{$random}};
  GEN_177 = GEN_403[1:0];
  `endif
  `ifdef RANDOMIZE
  GEN_404 = {1{$random}};
  GEN_178 = GEN_404[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_405 = {1{$random}};
  GEN_179 = GEN_405[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_406 = {1{$random}};
  GEN_180 = GEN_406[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_407 = {1{$random}};
  GEN_181 = GEN_407[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_419 = {1{$random}};
  GEN_182 = GEN_419[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_420 = {1{$random}};
  GEN_183 = GEN_420[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_421 = {1{$random}};
  GEN_184 = GEN_421[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_422 = {1{$random}};
  GEN_185 = GEN_422[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_423 = {1{$random}};
  GEN_186 = GEN_423[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_424 = {1{$random}};
  GEN_187 = GEN_424[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_425 = {1{$random}};
  GEN_188 = GEN_425[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_426 = {1{$random}};
  GEN_197 = GEN_426[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_427 = {1{$random}};
  GEN_198 = GEN_427[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_428 = {1{$random}};
  GEN_199 = GEN_428[3:0];
  `endif
  `ifdef RANDOMIZE
  GEN_429 = {1{$random}};
  GEN_200 = GEN_429[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_430 = {1{$random}};
  GEN_201 = GEN_430[3:0];
  `endif
  `ifdef RANDOMIZE
  GEN_431 = {2{$random}};
  GEN_202 = GEN_431[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_442 = {1{$random}};
  GEN_203 = GEN_442[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_443 = {1{$random}};
  GEN_204 = GEN_443[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_444 = {3{$random}};
  GEN_205 = GEN_444[64:0];
  `endif
  `ifdef RANDOMIZE
  GEN_445 = {1{$random}};
  GEN_206 = GEN_445[4:0];
  `endif
  `ifdef RANDOMIZE
  GEN_446 = {1{$random}};
  GEN_207 = GEN_446[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_447 = {1{$random}};
  GEN_208 = GEN_447[0:0];
  `endif
  end
`endif
  always @(posedge clk) begin
    if(reset) begin
      reg_mstatus_debug <= reset_mstatus_debug;
    end
    if(reset) begin
      reg_mstatus_prv <= reset_mstatus_prv;
    end else begin
      if(insn_ret) begin
        if(T_6505) begin
          reg_mstatus_prv <= reg_mstatus_mpp;
        end else begin
          if(T_6499) begin
            reg_mstatus_prv <= reg_dcsr_prv;
          end else begin
            if(T_6451) begin
              reg_mstatus_prv <= {{1'd0}, reg_mstatus_spp};
            end else begin
              if(exception) begin
                if(T_6486) begin
                  reg_mstatus_prv <= 2'h3;
                end else begin
                  if(T_6479) begin
                    reg_mstatus_prv <= 2'h1;
                  end
                end
              end
            end
          end
        end
      end else begin
        if(exception) begin
          if(T_6486) begin
            reg_mstatus_prv <= 2'h3;
          end else begin
            if(T_6479) begin
              reg_mstatus_prv <= 2'h1;
            end
          end
        end
      end
    end
    if(reset) begin
      reg_mstatus_sd <= reset_mstatus_sd;
    end
    if(reset) begin
      reg_mstatus_zero3 <= reset_mstatus_zero3;
    end
    if(reset) begin
      reg_mstatus_sd_rv32 <= reset_mstatus_sd_rv32;
    end
    if(reset) begin
      reg_mstatus_zero2 <= reset_mstatus_zero2;
    end
    if(reset) begin
      reg_mstatus_vm <= reset_mstatus_vm;
    end else begin
      if(wen) begin
        if(T_6250) begin
          if(T_6780) begin
            reg_mstatus_vm <= 5'h9;
          end else begin
            if(T_6777) begin
              reg_mstatus_vm <= 5'h0;
            end
          end
        end
      end
    end
    if(reset) begin
      reg_mstatus_zero1 <= reset_mstatus_zero1;
    end
    if(reset) begin
      reg_mstatus_mxr <= reset_mstatus_mxr;
    end else begin
      if(wen) begin
        if(T_6250) begin
          reg_mstatus_mxr <= T_6718_mxr;
        end
      end
    end
    if(reset) begin
      reg_mstatus_pum <= reset_mstatus_pum;
    end else begin
      if(wen) begin
        if(T_6284) begin
          reg_mstatus_pum <= T_6979_pum;
        end else begin
          if(T_6250) begin
            reg_mstatus_pum <= T_6718_pum;
          end
        end
      end
    end
    if(reset) begin
      reg_mstatus_mprv <= reset_mstatus_mprv;
    end else begin
      if(wen) begin
        if(T_6250) begin
          reg_mstatus_mprv <= T_6718_mprv;
        end
      end
    end
    if(reset) begin
      reg_mstatus_xs <= reset_mstatus_xs;
    end
    if(reset) begin
      reg_mstatus_fs <= reset_mstatus_fs;
    end else begin
      if(wen) begin
        if(T_6284) begin
          if(T_7031) begin
            reg_mstatus_fs <= 2'h3;
          end else begin
            reg_mstatus_fs <= 2'h0;
          end
        end else begin
          if(T_6250) begin
            if(T_6783) begin
              reg_mstatus_fs <= 2'h3;
            end else begin
              reg_mstatus_fs <= 2'h0;
            end
          end
        end
      end
    end
    if(reset) begin
      reg_mstatus_mpp <= reset_mstatus_mpp;
    end else begin
      if(wen) begin
        if(T_6250) begin
          if(T_6775) begin
            reg_mstatus_mpp <= T_6718_mpp;
          end else begin
            if(insn_ret) begin
              if(T_6505) begin
                reg_mstatus_mpp <= 2'h0;
              end else begin
                if(exception) begin
                  if(T_6486) begin
                    reg_mstatus_mpp <= reg_mstatus_prv;
                  end
                end
              end
            end else begin
              if(exception) begin
                if(T_6486) begin
                  reg_mstatus_mpp <= reg_mstatus_prv;
                end
              end
            end
          end
        end else begin
          if(insn_ret) begin
            if(T_6505) begin
              reg_mstatus_mpp <= 2'h0;
            end else begin
              if(exception) begin
                if(T_6486) begin
                  reg_mstatus_mpp <= reg_mstatus_prv;
                end
              end
            end
          end else begin
            if(exception) begin
              if(T_6486) begin
                reg_mstatus_mpp <= reg_mstatus_prv;
              end
            end
          end
        end
      end else begin
        if(insn_ret) begin
          if(T_6505) begin
            reg_mstatus_mpp <= 2'h0;
          end else begin
            reg_mstatus_mpp <= GEN_82;
          end
        end else begin
          reg_mstatus_mpp <= GEN_82;
        end
      end
    end
    if(reset) begin
      reg_mstatus_hpp <= reset_mstatus_hpp;
    end
    if(reset) begin
      reg_mstatus_spp <= reset_mstatus_spp;
    end else begin
      reg_mstatus_spp <= GEN_414[0];
    end
    if(reset) begin
      reg_mstatus_mpie <= reset_mstatus_mpie;
    end else begin
      if(wen) begin
        if(T_6250) begin
          reg_mstatus_mpie <= T_6718_mpie;
        end else begin
          if(insn_ret) begin
            if(T_6505) begin
              reg_mstatus_mpie <= 1'h0;
            end else begin
              if(exception) begin
                if(T_6486) begin
                  reg_mstatus_mpie <= T_6470;
                end
              end
            end
          end else begin
            if(exception) begin
              if(T_6486) begin
                reg_mstatus_mpie <= T_6470;
              end
            end
          end
        end
      end else begin
        if(insn_ret) begin
          if(T_6505) begin
            reg_mstatus_mpie <= 1'h0;
          end else begin
            if(exception) begin
              if(T_6486) begin
                reg_mstatus_mpie <= T_6470;
              end
            end
          end
        end else begin
          if(exception) begin
            if(T_6486) begin
              reg_mstatus_mpie <= T_6470;
            end
          end
        end
      end
    end
    if(reset) begin
      reg_mstatus_hpie <= reset_mstatus_hpie;
    end
    if(reset) begin
      reg_mstatus_spie <= reset_mstatus_spie;
    end else begin
      if(wen) begin
        if(T_6284) begin
          reg_mstatus_spie <= T_6979_spie;
        end else begin
          if(T_6250) begin
            reg_mstatus_spie <= T_6718_spie;
          end else begin
            if(insn_ret) begin
              if(T_6451) begin
                reg_mstatus_spie <= 1'h0;
              end else begin
                if(exception) begin
                  if(T_6479) begin
                    reg_mstatus_spie <= T_6470;
                  end
                end
              end
            end else begin
              if(exception) begin
                if(T_6479) begin
                  reg_mstatus_spie <= T_6470;
                end
              end
            end
          end
        end
      end else begin
        if(insn_ret) begin
          if(T_6451) begin
            reg_mstatus_spie <= 1'h0;
          end else begin
            if(exception) begin
              if(T_6479) begin
                reg_mstatus_spie <= T_6470;
              end
            end
          end
        end else begin
          if(exception) begin
            if(T_6479) begin
              reg_mstatus_spie <= T_6470;
            end
          end
        end
      end
    end
    if(reset) begin
      reg_mstatus_upie <= reset_mstatus_upie;
    end
    if(reset) begin
      reg_mstatus_mie <= reset_mstatus_mie;
    end else begin
      if(wen) begin
        if(T_6250) begin
          reg_mstatus_mie <= T_6718_mie;
        end else begin
          if(insn_ret) begin
            if(T_6505) begin
              if(T_6506) begin
                reg_mstatus_mie <= reg_mstatus_mpie;
              end else begin
                if(exception) begin
                  if(T_6486) begin
                    reg_mstatus_mie <= 1'h0;
                  end
                end
              end
            end else begin
              if(exception) begin
                if(T_6486) begin
                  reg_mstatus_mie <= 1'h0;
                end
              end
            end
          end else begin
            if(exception) begin
              if(T_6486) begin
                reg_mstatus_mie <= 1'h0;
              end
            end
          end
        end
      end else begin
        if(insn_ret) begin
          if(T_6505) begin
            if(T_6506) begin
              reg_mstatus_mie <= reg_mstatus_mpie;
            end else begin
              if(exception) begin
                if(T_6486) begin
                  reg_mstatus_mie <= 1'h0;
                end
              end
            end
          end else begin
            reg_mstatus_mie <= GEN_83;
          end
        end else begin
          reg_mstatus_mie <= GEN_83;
        end
      end
    end
    if(reset) begin
      reg_mstatus_hie <= reset_mstatus_hie;
    end
    if(reset) begin
      reg_mstatus_sie <= reset_mstatus_sie;
    end else begin
      if(wen) begin
        if(T_6284) begin
          reg_mstatus_sie <= T_6979_sie;
        end else begin
          if(T_6250) begin
            reg_mstatus_sie <= T_6718_sie;
          end else begin
            if(insn_ret) begin
              if(T_6505) begin
                if(T_6512) begin
                  reg_mstatus_sie <= reg_mstatus_mpie;
                end else begin
                  if(T_6451) begin
                    if(reg_mstatus_spp) begin
                      reg_mstatus_sie <= reg_mstatus_spie;
                    end else begin
                      if(exception) begin
                        if(T_6479) begin
                          reg_mstatus_sie <= 1'h0;
                        end
                      end
                    end
                  end else begin
                    if(exception) begin
                      if(T_6479) begin
                        reg_mstatus_sie <= 1'h0;
                      end
                    end
                  end
                end
              end else begin
                if(T_6451) begin
                  if(reg_mstatus_spp) begin
                    reg_mstatus_sie <= reg_mstatus_spie;
                  end else begin
                    if(exception) begin
                      if(T_6479) begin
                        reg_mstatus_sie <= 1'h0;
                      end
                    end
                  end
                end else begin
                  if(exception) begin
                    if(T_6479) begin
                      reg_mstatus_sie <= 1'h0;
                    end
                  end
                end
              end
            end else begin
              reg_mstatus_sie <= GEN_76;
            end
          end
        end
      end else begin
        if(insn_ret) begin
          if(T_6505) begin
            if(T_6512) begin
              reg_mstatus_sie <= reg_mstatus_mpie;
            end else begin
              if(T_6451) begin
                if(reg_mstatus_spp) begin
                  reg_mstatus_sie <= reg_mstatus_spie;
                end else begin
                  reg_mstatus_sie <= GEN_76;
                end
              end else begin
                reg_mstatus_sie <= GEN_76;
              end
            end
          end else begin
            if(T_6451) begin
              if(reg_mstatus_spp) begin
                reg_mstatus_sie <= reg_mstatus_spie;
              end else begin
                reg_mstatus_sie <= GEN_76;
              end
            end else begin
              reg_mstatus_sie <= GEN_76;
            end
          end
        end else begin
          reg_mstatus_sie <= GEN_76;
        end
      end
    end
    if(reset) begin
      reg_mstatus_uie <= reset_mstatus_uie;
    end
    if(reset) begin
      reg_dcsr_xdebugver <= reset_dcsr_xdebugver;
    end
    if(reset) begin
      reg_dcsr_ndreset <= reset_dcsr_ndreset;
    end
    if(reset) begin
      reg_dcsr_fullreset <= reset_dcsr_fullreset;
    end
    if(reset) begin
      reg_dcsr_hwbpcount <= reset_dcsr_hwbpcount;
    end else begin
      reg_dcsr_hwbpcount <= 12'h1;
    end
    if(reset) begin
      reg_dcsr_ebreakm <= reset_dcsr_ebreakm;
    end else begin
      if(wen) begin
        if(T_6272) begin
          reg_dcsr_ebreakm <= T_6890_ebreakm;
        end
      end
    end
    if(reset) begin
      reg_dcsr_ebreakh <= reset_dcsr_ebreakh;
    end
    if(reset) begin
      reg_dcsr_ebreaks <= reset_dcsr_ebreaks;
    end else begin
      if(wen) begin
        if(T_6272) begin
          reg_dcsr_ebreaks <= T_6890_ebreaks;
        end
      end
    end
    if(reset) begin
      reg_dcsr_ebreaku <= reset_dcsr_ebreaku;
    end else begin
      if(wen) begin
        if(T_6272) begin
          reg_dcsr_ebreaku <= T_6890_ebreaku;
        end
      end
    end
    if(reset) begin
      reg_dcsr_zero2 <= reset_dcsr_zero2;
    end
    if(reset) begin
      reg_dcsr_stopcycle <= reset_dcsr_stopcycle;
    end
    if(reset) begin
      reg_dcsr_stoptime <= reset_dcsr_stoptime;
    end
    if(reset) begin
      reg_dcsr_cause <= reset_dcsr_cause;
    end else begin
      if(exception) begin
        if(T_6432) begin
          if(reg_singleStepped) begin
            reg_dcsr_cause <= 3'h4;
          end else begin
            reg_dcsr_cause <= {{1'd0}, T_6475};
          end
        end
      end
    end
    if(reset) begin
      reg_dcsr_debugint <= reset_dcsr_debugint;
    end else begin
      reg_dcsr_debugint <= io_prci_interrupts_debug;
    end
    if(reset) begin
      reg_dcsr_zero1 <= reset_dcsr_zero1;
    end
    if(reset) begin
      reg_dcsr_halt <= reset_dcsr_halt;
    end else begin
      if(wen) begin
        if(T_6272) begin
          reg_dcsr_halt <= T_6890_halt;
        end
      end
    end
    if(reset) begin
      reg_dcsr_step <= reset_dcsr_step;
    end else begin
      if(wen) begin
        if(T_6272) begin
          reg_dcsr_step <= T_6890_step;
        end
      end
    end
    if(reset) begin
      reg_dcsr_prv <= reset_dcsr_prv;
    end else begin
      if(wen) begin
        if(T_6272) begin
          reg_dcsr_prv <= T_6890_prv;
        end else begin
          if(exception) begin
            if(T_6432) begin
              reg_dcsr_prv <= reg_mstatus_prv;
            end
          end
        end
      end else begin
        if(exception) begin
          if(T_6432) begin
            reg_dcsr_prv <= reg_mstatus_prv;
          end
        end
      end
    end
    if(reset) begin
      reg_debug <= 1'h0;
    end else begin
      if(insn_ret) begin
        if(T_6499) begin
          reg_debug <= 1'h0;
        end else begin
          if(exception) begin
            if(T_6432) begin
              reg_debug <= 1'h1;
            end
          end
        end
      end else begin
        if(exception) begin
          if(T_6432) begin
            reg_debug <= 1'h1;
          end
        end
      end
    end
    if(1'h0) begin
    end else begin
      reg_dpc <= GEN_465[39:0];
    end
    if(1'h0) begin
    end else begin
      if(wen) begin
        if(T_6276) begin
          reg_dscratch <= wdata;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_5531) begin
        reg_singleStepped <= 1'h0;
      end else begin
        if(T_5528) begin
          reg_singleStepped <= 1'h1;
        end
      end
    end
    if(1'h0) begin
    end else begin
      reg_tdrselect_tdrmode <= 1'h1;
    end
    if(1'h0) begin
    end else begin
      reg_tdrselect_reserved <= 62'h0;
    end
    if(1'h0) begin
    end else begin
      if(wen) begin
        if(T_6224) begin
          reg_tdrselect_tdrindex <= T_7113_tdrindex;
        end
      end
    end
    if(1'h0) begin
    end else begin
      reg_bp_0_control_tdrtype <= 4'h1;
    end
    if(1'h0) begin
    end else begin
      reg_bp_0_control_bpamaskmax <= 5'h4;
    end
    if(1'h0) begin
    end else begin
      reg_bp_0_control_reserved <= 36'h0;
    end
    if(1'h0) begin
    end else begin
      reg_bp_0_control_bpaction <= 8'h0;
    end
    if(1'h0) begin
    end else begin
      if(wen) begin
        if(T_7120) begin
          if(T_6226) begin
            if(1'h0 == reg_tdrselect_tdrindex) begin
              reg_bp_0_control_bpmatch <= GEN_25;
            end else begin
              if(1'h0 == reg_tdrselect_tdrindex) begin
                reg_bp_0_control_bpmatch <= GEN_17;
              end
            end
          end
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(wen) begin
        if(T_7120) begin
          if(T_6226) begin
            if(1'h0 == reg_tdrselect_tdrindex) begin
              reg_bp_0_control_m <= GEN_18;
            end
          end
        end
      end
    end
    if(1'h0) begin
    end else begin
      reg_bp_0_control_h <= 1'h0;
    end
    if(1'h0) begin
    end else begin
      if(wen) begin
        if(T_7120) begin
          if(T_6226) begin
            if(1'h0 == reg_tdrselect_tdrindex) begin
              reg_bp_0_control_s <= GEN_20;
            end
          end
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(wen) begin
        if(T_7120) begin
          if(T_6226) begin
            if(1'h0 == reg_tdrselect_tdrindex) begin
              reg_bp_0_control_u <= GEN_21;
            end
          end
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(reset) begin
        reg_bp_0_control_r <= 1'h0;
      end else begin
        if(wen) begin
          if(T_7120) begin
            if(T_6226) begin
              if(1'h0 == reg_tdrselect_tdrindex) begin
                reg_bp_0_control_r <= GEN_22;
              end
            end
          end
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(reset) begin
        reg_bp_0_control_w <= 1'h0;
      end else begin
        if(wen) begin
          if(T_7120) begin
            if(T_6226) begin
              if(1'h0 == reg_tdrselect_tdrindex) begin
                reg_bp_0_control_w <= GEN_23;
              end
            end
          end
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(reset) begin
        reg_bp_0_control_x <= 1'h0;
      end else begin
        if(wen) begin
          if(T_7120) begin
            if(T_6226) begin
              if(1'h0 == reg_tdrselect_tdrindex) begin
                reg_bp_0_control_x <= GEN_24;
              end
            end
          end
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(wen) begin
        if(T_7120) begin
          if(T_6228) begin
            if(1'h0 == reg_tdrselect_tdrindex) begin
              reg_bp_0_address <= GEN_26;
            end
          end
        end
      end
    end
    if(1'h0) begin
    end else begin
      reg_bp_1_control_tdrtype <= T_7267_control_tdrtype;
    end
    if(1'h0) begin
    end else begin
      reg_bp_1_control_bpamaskmax <= T_7267_control_bpamaskmax;
    end
    if(1'h0) begin
    end else begin
      reg_bp_1_control_reserved <= T_7267_control_reserved;
    end
    if(1'h0) begin
    end else begin
      reg_bp_1_control_bpaction <= T_7267_control_bpaction;
    end
    if(1'h0) begin
    end else begin
      reg_bp_1_control_bpmatch <= T_7267_control_bpmatch;
    end
    if(1'h0) begin
    end else begin
      reg_bp_1_control_m <= T_7267_control_m;
    end
    if(1'h0) begin
    end else begin
      reg_bp_1_control_h <= T_7267_control_h;
    end
    if(1'h0) begin
    end else begin
      reg_bp_1_control_s <= T_7267_control_s;
    end
    if(1'h0) begin
    end else begin
      reg_bp_1_control_u <= T_7267_control_u;
    end
    if(1'h0) begin
    end else begin
      reg_bp_1_control_r <= T_7267_control_r;
    end
    if(1'h0) begin
    end else begin
      reg_bp_1_control_w <= T_7267_control_w;
    end
    if(1'h0) begin
    end else begin
      reg_bp_1_control_x <= T_7267_control_x;
    end
    if(1'h0) begin
    end else begin
      reg_bp_1_address <= T_7267_address;
    end
    if(reset) begin
      reg_mie <= 64'h0;
    end else begin
      if(wen) begin
        if(T_6288) begin
          reg_mie <= T_7094;
        end else begin
          if(T_6256) begin
            reg_mie <= T_6843;
          end
        end
      end
    end
    if(reset) begin
      reg_mideleg <= 64'h0;
    end else begin
      if(wen) begin
        if(T_6258) begin
          reg_mideleg <= T_7103;
        end
      end
    end
    if(reset) begin
      reg_medeleg <= 64'h0;
    end else begin
      if(wen) begin
        if(T_6260) begin
          reg_medeleg <= T_7104;
        end
      end
    end
    if(1'h0) begin
    end
    if(1'h0) begin
    end else begin
      reg_mip_meip <= io_prci_interrupts_meip;
    end
    if(1'h0) begin
    end
    if(1'h0) begin
    end else begin
      reg_mip_seip <= io_prci_interrupts_seip;
    end
    if(1'h0) begin
    end
    if(1'h0) begin
    end else begin
      reg_mip_mtip <= io_prci_interrupts_mtip;
    end
    if(1'h0) begin
    end
    if(1'h0) begin
    end else begin
      if(wen) begin
        if(T_6254) begin
          reg_mip_stip <= T_6816_stip;
        end
      end
    end
    if(1'h0) begin
    end
    if(1'h0) begin
    end else begin
      reg_mip_msip <= io_prci_interrupts_msip;
    end
    if(1'h0) begin
    end
    if(1'h0) begin
    end else begin
      if(wen) begin
        if(T_6286) begin
          reg_mip_ssip <= T_7064_ssip;
        end else begin
          if(T_6254) begin
            reg_mip_ssip <= T_6816_ssip;
          end
        end
      end
    end
    if(1'h0) begin
    end
    if(1'h0) begin
    end else begin
      reg_mepc <= GEN_435[39:0];
    end
    if(1'h0) begin
    end else begin
      if(wen) begin
        if(T_6268) begin
          reg_mcause <= T_6851;
        end else begin
          if(exception) begin
            if(T_6486) begin
              if(T_6411) begin
                reg_mcause <= io_cause;
              end else begin
                reg_mcause <= {{60'd0}, T_6418};
              end
            end
          end
        end
      end else begin
        if(exception) begin
          if(T_6486) begin
            if(T_6411) begin
              reg_mcause <= io_cause;
            end else begin
              reg_mcause <= {{60'd0}, T_6418};
            end
          end
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(wen) begin
        if(T_6266) begin
          reg_mbadaddr <= T_6852;
        end else begin
          if(exception) begin
            if(T_6486) begin
              reg_mbadaddr <= io_badaddr;
            end
          end
        end
      end else begin
        if(exception) begin
          if(T_6486) begin
            reg_mbadaddr <= io_badaddr;
          end
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(wen) begin
        if(T_6262) begin
          reg_mscratch <= wdata;
        end
      end
    end
    if(reset) begin
      reg_mtvec <= 32'h1010;
    end else begin
      reg_mtvec <= GEN_437[31:0];
    end
    if(1'h0) begin
    end else begin
      reg_sepc <= GEN_507[39:0];
    end
    if(1'h0) begin
    end else begin
      if(wen) begin
        if(T_6292) begin
          reg_scause <= T_6851;
        end else begin
          if(exception) begin
            if(T_6479) begin
              if(T_6411) begin
                reg_scause <= io_cause;
              end else begin
                reg_scause <= {{60'd0}, T_6418};
              end
            end
          end
        end
      end else begin
        if(exception) begin
          if(T_6479) begin
            if(T_6411) begin
              reg_scause <= io_cause;
            end else begin
              reg_scause <= {{60'd0}, T_6418};
            end
          end
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(wen) begin
        if(T_6294) begin
          reg_sbadaddr <= T_6852;
        end else begin
          if(exception) begin
            if(T_6479) begin
              reg_sbadaddr <= io_badaddr;
            end
          end
        end
      end else begin
        if(exception) begin
          if(T_6479) begin
            reg_sbadaddr <= io_badaddr;
          end
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(wen) begin
        if(T_6290) begin
          reg_sscratch <= wdata;
        end
      end
    end
    if(1'h0) begin
    end else begin
      reg_stvec <= GEN_508[38:0];
    end
    if(1'h0) begin
    end else begin
      reg_sptbr_asid <= 7'h0;
    end
    if(1'h0) begin
    end else begin
      if(wen) begin
        if(T_6296) begin
          reg_sptbr_ppn <= {{18'd0}, T_7095};
        end
      end
    end
    if(reset) begin
      reg_wfi <= 1'h0;
    end else begin
      if(T_6408) begin
        reg_wfi <= 1'h0;
      end else begin
        if(insn_wfi) begin
          reg_wfi <= 1'h1;
        end
      end
    end
    if(1'h0) begin
    end else begin
      reg_fflags <= GEN_440[4:0];
    end
    if(1'h0) begin
    end else begin
      reg_frm <= GEN_441[2:0];
    end
    if(reset) begin
      T_5752 <= 6'h0;
    end else begin
      if(io_retire) begin
        T_5752 <= T_5758;
      end
    end
    if(reset) begin
      T_5760 <= 58'h0;
    end else begin
      if(T_5762) begin
        T_5760 <= T_5765;
      end
    end
    if(reset) begin
      T_5769 <= 6'h0;
    end else begin
      T_5769 <= T_5775;
    end
    if(reset) begin
      T_5777 <= 58'h0;
    end else begin
      if(T_5778) begin
        T_5777 <= T_5782;
      end
    end
    `ifndef SYNTHESIS
    `ifdef PRINTF_COND
      if (`PRINTF_COND) begin
    `endif
        if (1'h0) begin
          $fwrite(32'h80000002,"Assertion failed\n    at csr.scala:185 assert(!io.singleStep || io.retire <= UInt(1))\n");
        end
    `ifdef PRINTF_COND
      end
    `endif
    `endif
    `ifndef SYNTHESIS
    `ifdef STOP_COND
      if (`STOP_COND) begin
    `endif
        if (1'h0) begin
          $fatal;
        end
    `ifdef STOP_COND
      end
    `endif
    `endif
    `ifndef SYNTHESIS
    `ifdef PRINTF_COND
      if (`PRINTF_COND) begin
    `endif
        if (T_5548) begin
          $fwrite(32'h80000002,"Assertion failed\n    at csr.scala:186 assert(!reg_singleStepped || io.retire === UInt(0))\n");
        end
    `ifdef PRINTF_COND
      end
    `endif
    `endif
    `ifndef SYNTHESIS
    `ifdef STOP_COND
      if (`STOP_COND) begin
    `endif
        if (T_5548) begin
          $fatal;
        end
    `ifdef STOP_COND
      end
    `endif
    `endif
    `ifndef SYNTHESIS
    `ifdef PRINTF_COND
      if (`PRINTF_COND) begin
    `endif
        if (T_6527) begin
          $fwrite(32'h80000002,"Assertion failed: these conditions must be mutually exclusive\n    at csr.scala:441 assert(PopCount(insn_ret :: io.exception :: io.csr_xcpt :: Nil) <= 1, \"these conditions must be mutually exclusive\")\n");
        end
    `ifdef PRINTF_COND
      end
    `endif
    `endif
    `ifndef SYNTHESIS
    `ifdef STOP_COND
      if (`STOP_COND) begin
    `endif
        if (T_6527) begin
          $fatal;
        end
    `ifdef STOP_COND
      end
    `endif
    `endif
  end
endmodule
module BreakpointUnit(
  input   clk,
  input   reset,
  input   io_status_debug,
  input  [1:0] io_status_prv,
  input   io_status_sd,
  input  [30:0] io_status_zero3,
  input   io_status_sd_rv32,
  input  [1:0] io_status_zero2,
  input  [4:0] io_status_vm,
  input  [3:0] io_status_zero1,
  input   io_status_mxr,
  input   io_status_pum,
  input   io_status_mprv,
  input  [1:0] io_status_xs,
  input  [1:0] io_status_fs,
  input  [1:0] io_status_mpp,
  input  [1:0] io_status_hpp,
  input   io_status_spp,
  input   io_status_mpie,
  input   io_status_hpie,
  input   io_status_spie,
  input   io_status_upie,
  input   io_status_mie,
  input   io_status_hie,
  input   io_status_sie,
  input   io_status_uie,
  input  [3:0] io_bp_0_control_tdrtype,
  input  [4:0] io_bp_0_control_bpamaskmax,
  input  [35:0] io_bp_0_control_reserved,
  input  [7:0] io_bp_0_control_bpaction,
  input  [3:0] io_bp_0_control_bpmatch,
  input   io_bp_0_control_m,
  input   io_bp_0_control_h,
  input   io_bp_0_control_s,
  input   io_bp_0_control_u,
  input   io_bp_0_control_r,
  input   io_bp_0_control_w,
  input   io_bp_0_control_x,
  input  [38:0] io_bp_0_address,
  input  [38:0] io_pc,
  input  [38:0] io_ea,
  output  io_xcpt_if,
  output  io_xcpt_ld,
  output  io_xcpt_st
);
  wire [1:0] T_178;
  wire [1:0] T_179;
  wire [3:0] T_180;
  wire [3:0] T_181;
  wire  T_182;
  wire [38:0] T_183;
  wire  T_184;
  wire  T_186;
  wire  T_187;
  wire [1:0] T_188;
  wire  T_189;
  wire  T_190;
  wire  T_191;
  wire [2:0] T_192;
  wire  T_193;
  wire  T_194;
  wire  T_195;
  wire [3:0] T_196;
  wire [38:0] GEN_6;
  wire [38:0] T_197;
  wire [38:0] T_198;
  wire [38:0] T_212;
  wire  T_213;
  wire  T_214;
  wire [38:0] T_216;
  wire [38:0] T_230;
  wire  T_246;
  wire  T_247;
  wire  T_280;
  wire  GEN_3;
  wire  GEN_4;
  wire  GEN_5;
  assign io_xcpt_if = GEN_3;
  assign io_xcpt_ld = GEN_4;
  assign io_xcpt_st = GEN_5;
  assign T_178 = {io_bp_0_control_s,io_bp_0_control_u};
  assign T_179 = {io_bp_0_control_m,io_bp_0_control_h};
  assign T_180 = {T_179,T_178};
  assign T_181 = T_180 >> io_status_prv;
  assign T_182 = T_181[0];
  assign T_183 = ~ io_pc;
  assign T_184 = io_bp_0_control_bpmatch[1];
  assign T_186 = io_bp_0_address[0];
  assign T_187 = T_184 & T_186;
  assign T_188 = {T_187,T_184};
  assign T_189 = T_188[1];
  assign T_190 = io_bp_0_address[1];
  assign T_191 = T_189 & T_190;
  assign T_192 = {T_191,T_188};
  assign T_193 = T_192[2];
  assign T_194 = io_bp_0_address[2];
  assign T_195 = T_193 & T_194;
  assign T_196 = {T_195,T_192};
  assign GEN_6 = {{35'd0}, T_196};
  assign T_197 = T_183 | GEN_6;
  assign T_198 = ~ io_bp_0_address;
  assign T_212 = T_198 | GEN_6;
  assign T_213 = T_197 == T_212;
  assign T_214 = T_213 & io_bp_0_control_x;
  assign T_216 = ~ io_ea;
  assign T_230 = T_216 | GEN_6;
  assign T_246 = T_230 == T_212;
  assign T_247 = T_246 & io_bp_0_control_r;
  assign T_280 = T_246 & io_bp_0_control_w;
  assign GEN_3 = T_182 ? T_214 : 1'h0;
  assign GEN_4 = T_182 ? T_247 : 1'h0;
  assign GEN_5 = T_182 ? T_280 : 1'h0;
endmodule
module ALU(
  input   clk,
  input   reset,
  input   io_dw,
  input  [3:0] io_fn,
  input  [63:0] io_in2,
  input  [63:0] io_in1,
  output [63:0] io_out,
  output [63:0] io_adder_out,
  output  io_cmp_out
);
  wire  T_7;
  wire [63:0] T_8;
  wire [63:0] in2_inv;
  wire [63:0] in1_xor_in2;
  wire [64:0] T_9;
  wire [63:0] T_10;
  wire [63:0] GEN_1;
  wire [64:0] T_12;
  wire [63:0] T_13;
  wire  T_14;
  wire  T_17;
  wire  T_19;
  wire  T_20;
  wire  T_21;
  wire  T_22;
  wire  T_23;
  wire  T_24;
  wire  T_27;
  wire  T_28;
  wire  T_29;
  wire  T_30;
  wire  T_32;
  wire  T_33;
  wire [31:0] T_37;
  wire [31:0] T_42;
  wire [31:0] T_43;
  wire  T_44;
  wire  T_49;
  wire [4:0] T_50;
  wire [5:0] shamt;
  wire [31:0] T_51;
  wire [63:0] shin_r;
  wire  T_52;
  wire  T_53;
  wire  T_54;
  wire [31:0] T_59;
  wire [63:0] T_60;
  wire [31:0] T_61;
  wire [63:0] GEN_2;
  wire [63:0] T_62;
  wire [63:0] T_64;
  wire [63:0] T_65;
  wire [47:0] T_69;
  wire [63:0] GEN_3;
  wire [63:0] T_70;
  wire [47:0] T_71;
  wire [63:0] GEN_4;
  wire [63:0] T_72;
  wire [63:0] T_74;
  wire [63:0] T_75;
  wire [55:0] T_79;
  wire [63:0] GEN_5;
  wire [63:0] T_80;
  wire [55:0] T_81;
  wire [63:0] GEN_6;
  wire [63:0] T_82;
  wire [63:0] T_84;
  wire [63:0] T_85;
  wire [59:0] T_89;
  wire [63:0] GEN_7;
  wire [63:0] T_90;
  wire [59:0] T_91;
  wire [63:0] GEN_8;
  wire [63:0] T_92;
  wire [63:0] T_94;
  wire [63:0] T_95;
  wire [61:0] T_99;
  wire [63:0] GEN_9;
  wire [63:0] T_100;
  wire [61:0] T_101;
  wire [63:0] GEN_10;
  wire [63:0] T_102;
  wire [63:0] T_104;
  wire [63:0] T_105;
  wire [62:0] T_109;
  wire [63:0] GEN_11;
  wire [63:0] T_110;
  wire [62:0] T_111;
  wire [63:0] GEN_12;
  wire [63:0] T_112;
  wire [63:0] T_114;
  wire [63:0] T_115;
  wire [63:0] shin;
  wire  T_117;
  wire  T_118;
  wire [64:0] T_119;
  wire [64:0] T_120;
  wire [64:0] T_121;
  wire [63:0] shout_r;
  wire [31:0] T_126;
  wire [63:0] T_127;
  wire [31:0] T_128;
  wire [63:0] GEN_13;
  wire [63:0] T_129;
  wire [63:0] T_131;
  wire [63:0] T_132;
  wire [47:0] T_136;
  wire [63:0] GEN_14;
  wire [63:0] T_137;
  wire [47:0] T_138;
  wire [63:0] GEN_15;
  wire [63:0] T_139;
  wire [63:0] T_141;
  wire [63:0] T_142;
  wire [55:0] T_146;
  wire [63:0] GEN_16;
  wire [63:0] T_147;
  wire [55:0] T_148;
  wire [63:0] GEN_17;
  wire [63:0] T_149;
  wire [63:0] T_151;
  wire [63:0] T_152;
  wire [59:0] T_156;
  wire [63:0] GEN_18;
  wire [63:0] T_157;
  wire [59:0] T_158;
  wire [63:0] GEN_19;
  wire [63:0] T_159;
  wire [63:0] T_161;
  wire [63:0] T_162;
  wire [61:0] T_166;
  wire [63:0] GEN_20;
  wire [63:0] T_167;
  wire [61:0] T_168;
  wire [63:0] GEN_21;
  wire [63:0] T_169;
  wire [63:0] T_171;
  wire [63:0] T_172;
  wire [62:0] T_176;
  wire [63:0] GEN_22;
  wire [63:0] T_177;
  wire [62:0] T_178;
  wire [63:0] GEN_23;
  wire [63:0] T_179;
  wire [63:0] T_181;
  wire [63:0] shout_l;
  wire [63:0] T_186;
  wire  T_187;
  wire [63:0] T_189;
  wire [63:0] shout;
  wire  T_190;
  wire  T_191;
  wire  T_192;
  wire [63:0] T_194;
  wire  T_196;
  wire  T_197;
  wire [63:0] T_198;
  wire [63:0] T_200;
  wire [63:0] logic$;
  wire  T_201;
  wire  T_202;
  wire  T_203;
  wire  T_204;
  wire  T_205;
  wire  T_206;
  wire [63:0] GEN_24;
  wire [63:0] T_207;
  wire [63:0] shift_logic;
  wire  T_208;
  wire  T_209;
  wire  T_210;
  wire [63:0] out;
  wire  T_214;
  wire  T_215;
  wire [31:0] T_219;
  wire [31:0] T_220;
  wire [63:0] T_221;
  wire [63:0] GEN_0;
  assign io_out = GEN_0;
  assign io_adder_out = T_13;
  assign io_cmp_out = T_30;
  assign T_7 = io_fn[3];
  assign T_8 = ~ io_in2;
  assign in2_inv = T_7 ? T_8 : io_in2;
  assign in1_xor_in2 = io_in1 ^ in2_inv;
  assign T_9 = io_in1 + in2_inv;
  assign T_10 = T_9[63:0];
  assign GEN_1 = {{63'd0}, T_7};
  assign T_12 = T_10 + GEN_1;
  assign T_13 = T_12[63:0];
  assign T_14 = io_fn[0];
  assign T_17 = T_7 == 1'h0;
  assign T_19 = in1_xor_in2 == 64'h0;
  assign T_20 = io_in1[63];
  assign T_21 = io_in2[63];
  assign T_22 = T_20 == T_21;
  assign T_23 = io_adder_out[63];
  assign T_24 = io_fn[1];
  assign T_27 = T_24 ? T_21 : T_20;
  assign T_28 = T_22 ? T_23 : T_27;
  assign T_29 = T_17 ? T_19 : T_28;
  assign T_30 = T_14 ^ T_29;
  assign T_32 = io_in1[31];
  assign T_33 = T_7 & T_32;
  assign T_37 = T_33 ? 32'hffffffff : 32'h0;
  assign T_42 = io_in1[63:32];
  assign T_43 = io_dw ? T_42 : T_37;
  assign T_44 = io_in2[5];
  assign T_49 = T_44 & io_dw;
  assign T_50 = io_in2[4:0];
  assign shamt = {T_49,T_50};
  assign T_51 = io_in1[31:0];
  assign shin_r = {T_43,T_51};
  assign T_52 = io_fn == 4'h5;
  assign T_53 = io_fn == 4'hb;
  assign T_54 = T_52 | T_53;
  assign T_59 = shin_r[63:32];
  assign T_60 = {{32'd0}, T_59};
  assign T_61 = shin_r[31:0];
  assign GEN_2 = {{32'd0}, T_61};
  assign T_62 = GEN_2 << 32;
  assign T_64 = T_62 & 64'hffffffff00000000;
  assign T_65 = T_60 | T_64;
  assign T_69 = T_65[63:16];
  assign GEN_3 = {{16'd0}, T_69};
  assign T_70 = GEN_3 & 64'hffff0000ffff;
  assign T_71 = T_65[47:0];
  assign GEN_4 = {{16'd0}, T_71};
  assign T_72 = GEN_4 << 16;
  assign T_74 = T_72 & 64'hffff0000ffff0000;
  assign T_75 = T_70 | T_74;
  assign T_79 = T_75[63:8];
  assign GEN_5 = {{8'd0}, T_79};
  assign T_80 = GEN_5 & 64'hff00ff00ff00ff;
  assign T_81 = T_75[55:0];
  assign GEN_6 = {{8'd0}, T_81};
  assign T_82 = GEN_6 << 8;
  assign T_84 = T_82 & 64'hff00ff00ff00ff00;
  assign T_85 = T_80 | T_84;
  assign T_89 = T_85[63:4];
  assign GEN_7 = {{4'd0}, T_89};
  assign T_90 = GEN_7 & 64'hf0f0f0f0f0f0f0f;
  assign T_91 = T_85[59:0];
  assign GEN_8 = {{4'd0}, T_91};
  assign T_92 = GEN_8 << 4;
  assign T_94 = T_92 & 64'hf0f0f0f0f0f0f0f0;
  assign T_95 = T_90 | T_94;
  assign T_99 = T_95[63:2];
  assign GEN_9 = {{2'd0}, T_99};
  assign T_100 = GEN_9 & 64'h3333333333333333;
  assign T_101 = T_95[61:0];
  assign GEN_10 = {{2'd0}, T_101};
  assign T_102 = GEN_10 << 2;
  assign T_104 = T_102 & 64'hcccccccccccccccc;
  assign T_105 = T_100 | T_104;
  assign T_109 = T_105[63:1];
  assign GEN_11 = {{1'd0}, T_109};
  assign T_110 = GEN_11 & 64'h5555555555555555;
  assign T_111 = T_105[62:0];
  assign GEN_12 = {{1'd0}, T_111};
  assign T_112 = GEN_12 << 1;
  assign T_114 = T_112 & 64'haaaaaaaaaaaaaaaa;
  assign T_115 = T_110 | T_114;
  assign shin = T_54 ? shin_r : T_115;
  assign T_117 = shin[63];
  assign T_118 = T_7 & T_117;
  assign T_119 = {T_118,shin};
  assign T_120 = $signed(T_119);
  assign T_121 = $signed(T_120) >>> shamt;
  assign shout_r = T_121[63:0];
  assign T_126 = shout_r[63:32];
  assign T_127 = {{32'd0}, T_126};
  assign T_128 = shout_r[31:0];
  assign GEN_13 = {{32'd0}, T_128};
  assign T_129 = GEN_13 << 32;
  assign T_131 = T_129 & 64'hffffffff00000000;
  assign T_132 = T_127 | T_131;
  assign T_136 = T_132[63:16];
  assign GEN_14 = {{16'd0}, T_136};
  assign T_137 = GEN_14 & 64'hffff0000ffff;
  assign T_138 = T_132[47:0];
  assign GEN_15 = {{16'd0}, T_138};
  assign T_139 = GEN_15 << 16;
  assign T_141 = T_139 & 64'hffff0000ffff0000;
  assign T_142 = T_137 | T_141;
  assign T_146 = T_142[63:8];
  assign GEN_16 = {{8'd0}, T_146};
  assign T_147 = GEN_16 & 64'hff00ff00ff00ff;
  assign T_148 = T_142[55:0];
  assign GEN_17 = {{8'd0}, T_148};
  assign T_149 = GEN_17 << 8;
  assign T_151 = T_149 & 64'hff00ff00ff00ff00;
  assign T_152 = T_147 | T_151;
  assign T_156 = T_152[63:4];
  assign GEN_18 = {{4'd0}, T_156};
  assign T_157 = GEN_18 & 64'hf0f0f0f0f0f0f0f;
  assign T_158 = T_152[59:0];
  assign GEN_19 = {{4'd0}, T_158};
  assign T_159 = GEN_19 << 4;
  assign T_161 = T_159 & 64'hf0f0f0f0f0f0f0f0;
  assign T_162 = T_157 | T_161;
  assign T_166 = T_162[63:2];
  assign GEN_20 = {{2'd0}, T_166};
  assign T_167 = GEN_20 & 64'h3333333333333333;
  assign T_168 = T_162[61:0];
  assign GEN_21 = {{2'd0}, T_168};
  assign T_169 = GEN_21 << 2;
  assign T_171 = T_169 & 64'hcccccccccccccccc;
  assign T_172 = T_167 | T_171;
  assign T_176 = T_172[63:1];
  assign GEN_22 = {{1'd0}, T_176};
  assign T_177 = GEN_22 & 64'h5555555555555555;
  assign T_178 = T_172[62:0];
  assign GEN_23 = {{1'd0}, T_178};
  assign T_179 = GEN_23 << 1;
  assign T_181 = T_179 & 64'haaaaaaaaaaaaaaaa;
  assign shout_l = T_177 | T_181;
  assign T_186 = T_54 ? shout_r : 64'h0;
  assign T_187 = io_fn == 4'h1;
  assign T_189 = T_187 ? shout_l : 64'h0;
  assign shout = T_186 | T_189;
  assign T_190 = io_fn == 4'h4;
  assign T_191 = io_fn == 4'h6;
  assign T_192 = T_190 | T_191;
  assign T_194 = T_192 ? in1_xor_in2 : 64'h0;
  assign T_196 = io_fn == 4'h7;
  assign T_197 = T_191 | T_196;
  assign T_198 = io_in1 & io_in2;
  assign T_200 = T_197 ? T_198 : 64'h0;
  assign logic$ = T_194 | T_200;
  assign T_201 = io_fn == 4'h2;
  assign T_202 = io_fn == 4'h3;
  assign T_203 = T_201 | T_202;
  assign T_204 = io_fn >= 4'hc;
  assign T_205 = T_203 | T_204;
  assign T_206 = T_205 & io_cmp_out;
  assign GEN_24 = {{63'd0}, T_206};
  assign T_207 = GEN_24 | logic$;
  assign shift_logic = T_207 | shout;
  assign T_208 = io_fn == 4'h0;
  assign T_209 = io_fn == 4'ha;
  assign T_210 = T_208 | T_209;
  assign out = T_210 ? io_adder_out : shift_logic;
  assign T_214 = 1'h0 == io_dw;
  assign T_215 = out[31];
  assign T_219 = T_215 ? 32'hffffffff : 32'h0;
  assign T_220 = out[31:0];
  assign T_221 = {T_219,T_220};
  assign GEN_0 = T_214 ? T_221 : out;
endmodule
module MulDiv(
  input   clk,
  input   reset,
  output  io_req_ready,
  input   io_req_valid,
  input  [3:0] io_req_bits_fn,
  input   io_req_bits_dw,
  input  [63:0] io_req_bits_in1,
  input  [63:0] io_req_bits_in2,
  input  [4:0] io_req_bits_tag,
  input   io_kill,
  input   io_resp_ready,
  output  io_resp_valid,
  output [63:0] io_resp_bits_data,
  output [4:0] io_resp_bits_tag
);
  reg [2:0] state;
  reg [31:0] GEN_37;
  reg [3:0] req_fn;
  reg [31:0] GEN_38;
  reg  req_dw;
  reg [31:0] GEN_39;
  reg [63:0] req_in1;
  reg [63:0] GEN_40;
  reg [63:0] req_in2;
  reg [63:0] GEN_41;
  reg [4:0] req_tag;
  reg [31:0] GEN_42;
  reg [6:0] count;
  reg [31:0] GEN_43;
  reg  neg_out;
  reg [31:0] GEN_44;
  reg  isMul;
  reg [31:0] GEN_45;
  reg  isHi;
  reg [31:0] GEN_46;
  reg [64:0] divisor;
  reg [95:0] GEN_47;
  reg [129:0] remainder;
  reg [159:0] GEN_48;
  wire [3:0] T_62;
  wire  T_64;
  wire [3:0] T_66;
  wire  T_68;
  wire  T_71;
  wire [3:0] T_73;
  wire  T_75;
  wire [3:0] T_77;
  wire  T_79;
  wire  T_82;
  wire  T_83;
  wire [3:0] T_85;
  wire  T_87;
  wire [3:0] T_89;
  wire  T_91;
  wire  T_94;
  wire  T_95;
  wire  T_103;
  wire  T_105;
  wire  T_106;
  wire  T_107;
  wire  lhs_sign;
  wire [31:0] T_111;
  wire [31:0] T_112;
  wire [31:0] T_113;
  wire [31:0] T_114;
  wire [63:0] lhs_in;
  wire  T_121;
  wire  T_122;
  wire  T_123;
  wire  rhs_sign;
  wire [31:0] T_127;
  wire [31:0] T_128;
  wire [31:0] T_129;
  wire [31:0] T_130;
  wire [63:0] rhs_in;
  wire [64:0] T_131;
  wire [65:0] T_133;
  wire [64:0] subtractor;
  wire  less;
  wire [63:0] T_134;
  wire [64:0] T_136;
  wire [63:0] negated_remainder;
  wire  T_137;
  wire  T_138;
  wire  T_139;
  wire [129:0] GEN_0;
  wire  T_140;
  wire  T_141;
  wire [64:0] GEN_1;
  wire [129:0] GEN_2;
  wire [64:0] GEN_3;
  wire [2:0] GEN_4;
  wire  T_142;
  wire [129:0] GEN_5;
  wire [2:0] GEN_6;
  wire  T_143;
  wire [63:0] T_144;
  wire [2:0] T_145;
  wire [129:0] GEN_7;
  wire [2:0] GEN_8;
  wire  T_146;
  wire  T_147;
  wire [64:0] T_148;
  wire [128:0] T_150;
  wire [63:0] T_151;
  wire [64:0] T_152;
  wire [64:0] T_153;
  wire [64:0] T_154;
  wire [7:0] T_155;
  wire [64:0] GEN_34;
  wire [72:0] T_156;
  wire [72:0] GEN_35;
  wire [73:0] T_157;
  wire [72:0] T_158;
  wire [72:0] T_159;
  wire [55:0] T_160;
  wire [72:0] T_161;
  wire [128:0] T_162;
  wire [10:0] T_165;
  wire [5:0] T_166;
  wire [64:0] T_167;
  wire [63:0] T_168;
  wire  T_171;
  wire  T_174;
  wire  T_175;
  wire  T_177;
  wire  T_178;
  wire [63:0] T_179;
  wire [63:0] T_180;
  wire  T_182;
  wire  T_183;
  wire [11:0] T_187;
  wire [10:0] T_188;
  wire [5:0] T_189;
  wire [128:0] T_190;
  wire [64:0] T_191;
  wire [128:0] T_192;
  wire [63:0] T_193;
  wire [128:0] T_194;
  wire [64:0] T_195;
  wire [63:0] T_197;
  wire [65:0] T_198;
  wire [129:0] T_199;
  wire [7:0] T_201;
  wire [6:0] T_202;
  wire  T_204;
  wire  T_205;
  wire [2:0] T_206;
  wire [2:0] GEN_9;
  wire [129:0] GEN_10;
  wire [6:0] GEN_11;
  wire [2:0] GEN_12;
  wire  T_209;
  wire  T_210;
  wire  T_212;
  wire [2:0] T_214;
  wire [2:0] GEN_13;
  wire [63:0] T_218;
  wire [63:0] T_219;
  wire [63:0] T_220;
  wire  T_223;
  wire [127:0] T_224;
  wire [128:0] T_225;
  wire [63:0] T_226;
  wire [31:0] T_227;
  wire [31:0] T_228;
  wire  T_230;
  wire [15:0] T_231;
  wire [15:0] T_232;
  wire  T_234;
  wire [7:0] T_235;
  wire [7:0] T_236;
  wire  T_238;
  wire [3:0] T_239;
  wire [3:0] T_240;
  wire  T_242;
  wire  T_243;
  wire  T_245;
  wire  T_247;
  wire [1:0] T_249;
  wire [1:0] T_250;
  wire  T_251;
  wire  T_253;
  wire  T_255;
  wire [1:0] T_257;
  wire [1:0] T_258;
  wire [1:0] T_259;
  wire [2:0] T_260;
  wire [3:0] T_261;
  wire [3:0] T_262;
  wire  T_264;
  wire  T_265;
  wire  T_267;
  wire  T_269;
  wire [1:0] T_271;
  wire [1:0] T_272;
  wire  T_273;
  wire  T_275;
  wire  T_277;
  wire [1:0] T_279;
  wire [1:0] T_280;
  wire [1:0] T_281;
  wire [2:0] T_282;
  wire [2:0] T_283;
  wire [3:0] T_284;
  wire [7:0] T_285;
  wire [7:0] T_286;
  wire  T_288;
  wire [3:0] T_289;
  wire [3:0] T_290;
  wire  T_292;
  wire  T_293;
  wire  T_295;
  wire  T_297;
  wire [1:0] T_299;
  wire [1:0] T_300;
  wire  T_301;
  wire  T_303;
  wire  T_305;
  wire [1:0] T_307;
  wire [1:0] T_308;
  wire [1:0] T_309;
  wire [2:0] T_310;
  wire [3:0] T_311;
  wire [3:0] T_312;
  wire  T_314;
  wire  T_315;
  wire  T_317;
  wire  T_319;
  wire [1:0] T_321;
  wire [1:0] T_322;
  wire  T_323;
  wire  T_325;
  wire  T_327;
  wire [1:0] T_329;
  wire [1:0] T_330;
  wire [1:0] T_331;
  wire [2:0] T_332;
  wire [2:0] T_333;
  wire [3:0] T_334;
  wire [3:0] T_335;
  wire [4:0] T_336;
  wire [15:0] T_337;
  wire [15:0] T_338;
  wire  T_340;
  wire [7:0] T_341;
  wire [7:0] T_342;
  wire  T_344;
  wire [3:0] T_345;
  wire [3:0] T_346;
  wire  T_348;
  wire  T_349;
  wire  T_351;
  wire  T_353;
  wire [1:0] T_355;
  wire [1:0] T_356;
  wire  T_357;
  wire  T_359;
  wire  T_361;
  wire [1:0] T_363;
  wire [1:0] T_364;
  wire [1:0] T_365;
  wire [2:0] T_366;
  wire [3:0] T_367;
  wire [3:0] T_368;
  wire  T_370;
  wire  T_371;
  wire  T_373;
  wire  T_375;
  wire [1:0] T_377;
  wire [1:0] T_378;
  wire  T_379;
  wire  T_381;
  wire  T_383;
  wire [1:0] T_385;
  wire [1:0] T_386;
  wire [1:0] T_387;
  wire [2:0] T_388;
  wire [2:0] T_389;
  wire [3:0] T_390;
  wire [7:0] T_391;
  wire [7:0] T_392;
  wire  T_394;
  wire [3:0] T_395;
  wire [3:0] T_396;
  wire  T_398;
  wire  T_399;
  wire  T_401;
  wire  T_403;
  wire [1:0] T_405;
  wire [1:0] T_406;
  wire  T_407;
  wire  T_409;
  wire  T_411;
  wire [1:0] T_413;
  wire [1:0] T_414;
  wire [1:0] T_415;
  wire [2:0] T_416;
  wire [3:0] T_417;
  wire [3:0] T_418;
  wire  T_420;
  wire  T_421;
  wire  T_423;
  wire  T_425;
  wire [1:0] T_427;
  wire [1:0] T_428;
  wire  T_429;
  wire  T_431;
  wire  T_433;
  wire [1:0] T_435;
  wire [1:0] T_436;
  wire [1:0] T_437;
  wire [2:0] T_438;
  wire [2:0] T_439;
  wire [3:0] T_440;
  wire [3:0] T_441;
  wire [4:0] T_442;
  wire [4:0] T_443;
  wire [5:0] T_444;
  wire [31:0] T_446;
  wire [31:0] T_447;
  wire  T_449;
  wire [15:0] T_450;
  wire [15:0] T_451;
  wire  T_453;
  wire [7:0] T_454;
  wire [7:0] T_455;
  wire  T_457;
  wire [3:0] T_458;
  wire [3:0] T_459;
  wire  T_461;
  wire  T_462;
  wire  T_464;
  wire  T_466;
  wire [1:0] T_468;
  wire [1:0] T_469;
  wire  T_470;
  wire  T_472;
  wire  T_474;
  wire [1:0] T_476;
  wire [1:0] T_477;
  wire [1:0] T_478;
  wire [2:0] T_479;
  wire [3:0] T_480;
  wire [3:0] T_481;
  wire  T_483;
  wire  T_484;
  wire  T_486;
  wire  T_488;
  wire [1:0] T_490;
  wire [1:0] T_491;
  wire  T_492;
  wire  T_494;
  wire  T_496;
  wire [1:0] T_498;
  wire [1:0] T_499;
  wire [1:0] T_500;
  wire [2:0] T_501;
  wire [2:0] T_502;
  wire [3:0] T_503;
  wire [7:0] T_504;
  wire [7:0] T_505;
  wire  T_507;
  wire [3:0] T_508;
  wire [3:0] T_509;
  wire  T_511;
  wire  T_512;
  wire  T_514;
  wire  T_516;
  wire [1:0] T_518;
  wire [1:0] T_519;
  wire  T_520;
  wire  T_522;
  wire  T_524;
  wire [1:0] T_526;
  wire [1:0] T_527;
  wire [1:0] T_528;
  wire [2:0] T_529;
  wire [3:0] T_530;
  wire [3:0] T_531;
  wire  T_533;
  wire  T_534;
  wire  T_536;
  wire  T_538;
  wire [1:0] T_540;
  wire [1:0] T_541;
  wire  T_542;
  wire  T_544;
  wire  T_546;
  wire [1:0] T_548;
  wire [1:0] T_549;
  wire [1:0] T_550;
  wire [2:0] T_551;
  wire [2:0] T_552;
  wire [3:0] T_553;
  wire [3:0] T_554;
  wire [4:0] T_555;
  wire [15:0] T_556;
  wire [15:0] T_557;
  wire  T_559;
  wire [7:0] T_560;
  wire [7:0] T_561;
  wire  T_563;
  wire [3:0] T_564;
  wire [3:0] T_565;
  wire  T_567;
  wire  T_568;
  wire  T_570;
  wire  T_572;
  wire [1:0] T_574;
  wire [1:0] T_575;
  wire  T_576;
  wire  T_578;
  wire  T_580;
  wire [1:0] T_582;
  wire [1:0] T_583;
  wire [1:0] T_584;
  wire [2:0] T_585;
  wire [3:0] T_586;
  wire [3:0] T_587;
  wire  T_589;
  wire  T_590;
  wire  T_592;
  wire  T_594;
  wire [1:0] T_596;
  wire [1:0] T_597;
  wire  T_598;
  wire  T_600;
  wire  T_602;
  wire [1:0] T_604;
  wire [1:0] T_605;
  wire [1:0] T_606;
  wire [2:0] T_607;
  wire [2:0] T_608;
  wire [3:0] T_609;
  wire [7:0] T_610;
  wire [7:0] T_611;
  wire  T_613;
  wire [3:0] T_614;
  wire [3:0] T_615;
  wire  T_617;
  wire  T_618;
  wire  T_620;
  wire  T_622;
  wire [1:0] T_624;
  wire [1:0] T_625;
  wire  T_626;
  wire  T_628;
  wire  T_630;
  wire [1:0] T_632;
  wire [1:0] T_633;
  wire [1:0] T_634;
  wire [2:0] T_635;
  wire [3:0] T_636;
  wire [3:0] T_637;
  wire  T_639;
  wire  T_640;
  wire  T_642;
  wire  T_644;
  wire [1:0] T_646;
  wire [1:0] T_647;
  wire  T_648;
  wire  T_650;
  wire  T_652;
  wire [1:0] T_654;
  wire [1:0] T_655;
  wire [1:0] T_656;
  wire [2:0] T_657;
  wire [2:0] T_658;
  wire [3:0] T_659;
  wire [3:0] T_660;
  wire [4:0] T_661;
  wire [4:0] T_662;
  wire [5:0] T_663;
  wire [6:0] T_665;
  wire [5:0] T_666;
  wire [6:0] T_667;
  wire [5:0] T_668;
  wire  T_669;
  wire  T_671;
  wire  T_672;
  wire  T_674;
  wire  T_675;
  wire  T_676;
  wire [5:0] T_681;
  wire [126:0] GEN_36;
  wire [126:0] T_683;
  wire [128:0] GEN_14;
  wire [6:0] GEN_15;
  wire  T_688;
  wire  T_691;
  wire  GEN_16;
  wire [2:0] GEN_17;
  wire [6:0] GEN_18;
  wire [129:0] GEN_19;
  wire  GEN_20;
  wire  T_693;
  wire  T_694;
  wire [2:0] GEN_21;
  wire  T_695;
  wire  T_697;
  wire  T_698;
  wire  T_699;
  wire [2:0] T_700;
  wire  T_704;
  wire  T_705;
  wire  T_706;
  wire [64:0] T_707;
  wire [2:0] GEN_22;
  wire  GEN_23;
  wire  GEN_24;
  wire [6:0] GEN_25;
  wire  GEN_26;
  wire [64:0] GEN_27;
  wire [129:0] GEN_28;
  wire [3:0] GEN_29;
  wire  GEN_30;
  wire [63:0] GEN_31;
  wire [63:0] GEN_32;
  wire [4:0] GEN_33;
  wire  T_712;
  wire  T_714;
  wire [31:0] T_718;
  wire [31:0] T_719;
  wire [63:0] T_720;
  wire [63:0] T_722;
  wire  T_723;
  wire  T_724;
  assign io_req_ready = T_724;
  assign io_resp_valid = T_723;
  assign io_resp_bits_data = T_722;
  assign io_resp_bits_tag = req_tag;
  assign T_62 = io_req_bits_fn & 4'h4;
  assign T_64 = T_62 == 4'h0;
  assign T_66 = io_req_bits_fn & 4'h8;
  assign T_68 = T_66 == 4'h8;
  assign T_71 = T_64 | T_68;
  assign T_73 = io_req_bits_fn & 4'h5;
  assign T_75 = T_73 == 4'h1;
  assign T_77 = io_req_bits_fn & 4'h2;
  assign T_79 = T_77 == 4'h2;
  assign T_82 = T_75 | T_79;
  assign T_83 = T_82 | T_68;
  assign T_85 = io_req_bits_fn & 4'h9;
  assign T_87 = T_85 == 4'h0;
  assign T_89 = io_req_bits_fn & 4'h3;
  assign T_91 = T_89 == 4'h0;
  assign T_94 = T_87 | T_64;
  assign T_95 = T_94 | T_91;
  assign T_103 = 1'h0 == io_req_bits_dw;
  assign T_105 = io_req_bits_in1[31];
  assign T_106 = io_req_bits_in1[63];
  assign T_107 = T_103 ? T_105 : T_106;
  assign lhs_sign = T_95 & T_107;
  assign T_111 = lhs_sign ? 32'hffffffff : 32'h0;
  assign T_112 = io_req_bits_in1[63:32];
  assign T_113 = T_103 ? T_111 : T_112;
  assign T_114 = io_req_bits_in1[31:0];
  assign lhs_in = {T_113,T_114};
  assign T_121 = io_req_bits_in2[31];
  assign T_122 = io_req_bits_in2[63];
  assign T_123 = T_103 ? T_121 : T_122;
  assign rhs_sign = T_94 & T_123;
  assign T_127 = rhs_sign ? 32'hffffffff : 32'h0;
  assign T_128 = io_req_bits_in2[63:32];
  assign T_129 = T_103 ? T_127 : T_128;
  assign T_130 = io_req_bits_in2[31:0];
  assign rhs_in = {T_129,T_130};
  assign T_131 = remainder[128:64];
  assign T_133 = T_131 - divisor;
  assign subtractor = T_133[64:0];
  assign less = subtractor[64];
  assign T_134 = remainder[63:0];
  assign T_136 = 64'h0 - T_134;
  assign negated_remainder = T_136[63:0];
  assign T_137 = state == 3'h1;
  assign T_138 = remainder[63];
  assign T_139 = T_138 | isMul;
  assign GEN_0 = T_139 ? {{66'd0}, negated_remainder} : remainder;
  assign T_140 = divisor[63];
  assign T_141 = T_140 | isMul;
  assign GEN_1 = T_141 ? subtractor : divisor;
  assign GEN_2 = T_137 ? GEN_0 : remainder;
  assign GEN_3 = T_137 ? GEN_1 : divisor;
  assign GEN_4 = T_137 ? 3'h2 : state;
  assign T_142 = state == 3'h4;
  assign GEN_5 = T_142 ? {{66'd0}, negated_remainder} : GEN_2;
  assign GEN_6 = T_142 ? 3'h5 : GEN_4;
  assign T_143 = state == 3'h3;
  assign T_144 = remainder[128:65];
  assign T_145 = neg_out ? 3'h4 : 3'h5;
  assign GEN_7 = T_143 ? {{66'd0}, T_144} : GEN_5;
  assign GEN_8 = T_143 ? T_145 : GEN_6;
  assign T_146 = state == 3'h2;
  assign T_147 = T_146 & isMul;
  assign T_148 = remainder[129:65];
  assign T_150 = {T_148,T_134};
  assign T_151 = T_150[63:0];
  assign T_152 = T_150[128:64];
  assign T_153 = $signed(T_152);
  assign T_154 = $signed(divisor);
  assign T_155 = T_151[7:0];
  assign GEN_34 = {{57'd0}, T_155};
  assign T_156 = $signed(T_154) * $signed({1'b0,GEN_34});
  assign GEN_35 = {{8{T_153[64]}},T_153};
  assign T_157 = $signed(T_156) + $signed(GEN_35);
  assign T_158 = T_157[72:0];
  assign T_159 = $signed(T_158);
  assign T_160 = T_151[63:8];
  assign T_161 = $unsigned(T_159);
  assign T_162 = {T_161,T_160};
  assign T_165 = count * 7'h8;
  assign T_166 = T_165[5:0];
  assign T_167 = $signed(65'sh10000000000000000) >>> T_166;
  assign T_168 = T_167[63:0];
  assign T_171 = count != 7'h7;
  assign T_174 = count != 7'h0;
  assign T_175 = T_171 & T_174;
  assign T_177 = isHi == 1'h0;
  assign T_178 = T_175 & T_177;
  assign T_179 = ~ T_168;
  assign T_180 = T_151 & T_179;
  assign T_182 = T_180 == 64'h0;
  assign T_183 = T_178 & T_182;
  assign T_187 = 11'h40 - T_165;
  assign T_188 = T_187[10:0];
  assign T_189 = T_188[5:0];
  assign T_190 = T_150 >> T_189;
  assign T_191 = T_162[128:64];
  assign T_192 = T_183 ? T_190 : T_162;
  assign T_193 = T_192[63:0];
  assign T_194 = {T_191,T_193};
  assign T_195 = T_194[128:64];
  assign T_197 = T_194[63:0];
  assign T_198 = {T_195,1'h0};
  assign T_199 = {T_198,T_197};
  assign T_201 = count + 7'h1;
  assign T_202 = T_201[6:0];
  assign T_204 = count == 7'h7;
  assign T_205 = T_183 | T_204;
  assign T_206 = isHi ? 3'h3 : 3'h5;
  assign GEN_9 = T_205 ? T_206 : GEN_8;
  assign GEN_10 = T_147 ? T_199 : GEN_7;
  assign GEN_11 = T_147 ? T_202 : count;
  assign GEN_12 = T_147 ? GEN_9 : GEN_8;
  assign T_209 = isMul == 1'h0;
  assign T_210 = T_146 & T_209;
  assign T_212 = count == 7'h40;
  assign T_214 = isHi ? 3'h3 : T_145;
  assign GEN_13 = T_212 ? T_214 : GEN_12;
  assign T_218 = remainder[127:64];
  assign T_219 = subtractor[63:0];
  assign T_220 = less ? T_218 : T_219;
  assign T_223 = less == 1'h0;
  assign T_224 = {T_220,T_134};
  assign T_225 = {T_224,T_223};
  assign T_226 = divisor[63:0];
  assign T_227 = T_226[63:32];
  assign T_228 = T_226[31:0];
  assign T_230 = T_227 != 32'h0;
  assign T_231 = T_227[31:16];
  assign T_232 = T_227[15:0];
  assign T_234 = T_231 != 16'h0;
  assign T_235 = T_231[15:8];
  assign T_236 = T_231[7:0];
  assign T_238 = T_235 != 8'h0;
  assign T_239 = T_235[7:4];
  assign T_240 = T_235[3:0];
  assign T_242 = T_239 != 4'h0;
  assign T_243 = T_239[3];
  assign T_245 = T_239[2];
  assign T_247 = T_239[1];
  assign T_249 = T_245 ? 2'h2 : {{1'd0}, T_247};
  assign T_250 = T_243 ? 2'h3 : T_249;
  assign T_251 = T_240[3];
  assign T_253 = T_240[2];
  assign T_255 = T_240[1];
  assign T_257 = T_253 ? 2'h2 : {{1'd0}, T_255};
  assign T_258 = T_251 ? 2'h3 : T_257;
  assign T_259 = T_242 ? T_250 : T_258;
  assign T_260 = {T_242,T_259};
  assign T_261 = T_236[7:4];
  assign T_262 = T_236[3:0];
  assign T_264 = T_261 != 4'h0;
  assign T_265 = T_261[3];
  assign T_267 = T_261[2];
  assign T_269 = T_261[1];
  assign T_271 = T_267 ? 2'h2 : {{1'd0}, T_269};
  assign T_272 = T_265 ? 2'h3 : T_271;
  assign T_273 = T_262[3];
  assign T_275 = T_262[2];
  assign T_277 = T_262[1];
  assign T_279 = T_275 ? 2'h2 : {{1'd0}, T_277};
  assign T_280 = T_273 ? 2'h3 : T_279;
  assign T_281 = T_264 ? T_272 : T_280;
  assign T_282 = {T_264,T_281};
  assign T_283 = T_238 ? T_260 : T_282;
  assign T_284 = {T_238,T_283};
  assign T_285 = T_232[15:8];
  assign T_286 = T_232[7:0];
  assign T_288 = T_285 != 8'h0;
  assign T_289 = T_285[7:4];
  assign T_290 = T_285[3:0];
  assign T_292 = T_289 != 4'h0;
  assign T_293 = T_289[3];
  assign T_295 = T_289[2];
  assign T_297 = T_289[1];
  assign T_299 = T_295 ? 2'h2 : {{1'd0}, T_297};
  assign T_300 = T_293 ? 2'h3 : T_299;
  assign T_301 = T_290[3];
  assign T_303 = T_290[2];
  assign T_305 = T_290[1];
  assign T_307 = T_303 ? 2'h2 : {{1'd0}, T_305};
  assign T_308 = T_301 ? 2'h3 : T_307;
  assign T_309 = T_292 ? T_300 : T_308;
  assign T_310 = {T_292,T_309};
  assign T_311 = T_286[7:4];
  assign T_312 = T_286[3:0];
  assign T_314 = T_311 != 4'h0;
  assign T_315 = T_311[3];
  assign T_317 = T_311[2];
  assign T_319 = T_311[1];
  assign T_321 = T_317 ? 2'h2 : {{1'd0}, T_319};
  assign T_322 = T_315 ? 2'h3 : T_321;
  assign T_323 = T_312[3];
  assign T_325 = T_312[2];
  assign T_327 = T_312[1];
  assign T_329 = T_325 ? 2'h2 : {{1'd0}, T_327};
  assign T_330 = T_323 ? 2'h3 : T_329;
  assign T_331 = T_314 ? T_322 : T_330;
  assign T_332 = {T_314,T_331};
  assign T_333 = T_288 ? T_310 : T_332;
  assign T_334 = {T_288,T_333};
  assign T_335 = T_234 ? T_284 : T_334;
  assign T_336 = {T_234,T_335};
  assign T_337 = T_228[31:16];
  assign T_338 = T_228[15:0];
  assign T_340 = T_337 != 16'h0;
  assign T_341 = T_337[15:8];
  assign T_342 = T_337[7:0];
  assign T_344 = T_341 != 8'h0;
  assign T_345 = T_341[7:4];
  assign T_346 = T_341[3:0];
  assign T_348 = T_345 != 4'h0;
  assign T_349 = T_345[3];
  assign T_351 = T_345[2];
  assign T_353 = T_345[1];
  assign T_355 = T_351 ? 2'h2 : {{1'd0}, T_353};
  assign T_356 = T_349 ? 2'h3 : T_355;
  assign T_357 = T_346[3];
  assign T_359 = T_346[2];
  assign T_361 = T_346[1];
  assign T_363 = T_359 ? 2'h2 : {{1'd0}, T_361};
  assign T_364 = T_357 ? 2'h3 : T_363;
  assign T_365 = T_348 ? T_356 : T_364;
  assign T_366 = {T_348,T_365};
  assign T_367 = T_342[7:4];
  assign T_368 = T_342[3:0];
  assign T_370 = T_367 != 4'h0;
  assign T_371 = T_367[3];
  assign T_373 = T_367[2];
  assign T_375 = T_367[1];
  assign T_377 = T_373 ? 2'h2 : {{1'd0}, T_375};
  assign T_378 = T_371 ? 2'h3 : T_377;
  assign T_379 = T_368[3];
  assign T_381 = T_368[2];
  assign T_383 = T_368[1];
  assign T_385 = T_381 ? 2'h2 : {{1'd0}, T_383};
  assign T_386 = T_379 ? 2'h3 : T_385;
  assign T_387 = T_370 ? T_378 : T_386;
  assign T_388 = {T_370,T_387};
  assign T_389 = T_344 ? T_366 : T_388;
  assign T_390 = {T_344,T_389};
  assign T_391 = T_338[15:8];
  assign T_392 = T_338[7:0];
  assign T_394 = T_391 != 8'h0;
  assign T_395 = T_391[7:4];
  assign T_396 = T_391[3:0];
  assign T_398 = T_395 != 4'h0;
  assign T_399 = T_395[3];
  assign T_401 = T_395[2];
  assign T_403 = T_395[1];
  assign T_405 = T_401 ? 2'h2 : {{1'd0}, T_403};
  assign T_406 = T_399 ? 2'h3 : T_405;
  assign T_407 = T_396[3];
  assign T_409 = T_396[2];
  assign T_411 = T_396[1];
  assign T_413 = T_409 ? 2'h2 : {{1'd0}, T_411};
  assign T_414 = T_407 ? 2'h3 : T_413;
  assign T_415 = T_398 ? T_406 : T_414;
  assign T_416 = {T_398,T_415};
  assign T_417 = T_392[7:4];
  assign T_418 = T_392[3:0];
  assign T_420 = T_417 != 4'h0;
  assign T_421 = T_417[3];
  assign T_423 = T_417[2];
  assign T_425 = T_417[1];
  assign T_427 = T_423 ? 2'h2 : {{1'd0}, T_425};
  assign T_428 = T_421 ? 2'h3 : T_427;
  assign T_429 = T_418[3];
  assign T_431 = T_418[2];
  assign T_433 = T_418[1];
  assign T_435 = T_431 ? 2'h2 : {{1'd0}, T_433};
  assign T_436 = T_429 ? 2'h3 : T_435;
  assign T_437 = T_420 ? T_428 : T_436;
  assign T_438 = {T_420,T_437};
  assign T_439 = T_394 ? T_416 : T_438;
  assign T_440 = {T_394,T_439};
  assign T_441 = T_340 ? T_390 : T_440;
  assign T_442 = {T_340,T_441};
  assign T_443 = T_230 ? T_336 : T_442;
  assign T_444 = {T_230,T_443};
  assign T_446 = T_134[63:32];
  assign T_447 = T_134[31:0];
  assign T_449 = T_446 != 32'h0;
  assign T_450 = T_446[31:16];
  assign T_451 = T_446[15:0];
  assign T_453 = T_450 != 16'h0;
  assign T_454 = T_450[15:8];
  assign T_455 = T_450[7:0];
  assign T_457 = T_454 != 8'h0;
  assign T_458 = T_454[7:4];
  assign T_459 = T_454[3:0];
  assign T_461 = T_458 != 4'h0;
  assign T_462 = T_458[3];
  assign T_464 = T_458[2];
  assign T_466 = T_458[1];
  assign T_468 = T_464 ? 2'h2 : {{1'd0}, T_466};
  assign T_469 = T_462 ? 2'h3 : T_468;
  assign T_470 = T_459[3];
  assign T_472 = T_459[2];
  assign T_474 = T_459[1];
  assign T_476 = T_472 ? 2'h2 : {{1'd0}, T_474};
  assign T_477 = T_470 ? 2'h3 : T_476;
  assign T_478 = T_461 ? T_469 : T_477;
  assign T_479 = {T_461,T_478};
  assign T_480 = T_455[7:4];
  assign T_481 = T_455[3:0];
  assign T_483 = T_480 != 4'h0;
  assign T_484 = T_480[3];
  assign T_486 = T_480[2];
  assign T_488 = T_480[1];
  assign T_490 = T_486 ? 2'h2 : {{1'd0}, T_488};
  assign T_491 = T_484 ? 2'h3 : T_490;
  assign T_492 = T_481[3];
  assign T_494 = T_481[2];
  assign T_496 = T_481[1];
  assign T_498 = T_494 ? 2'h2 : {{1'd0}, T_496};
  assign T_499 = T_492 ? 2'h3 : T_498;
  assign T_500 = T_483 ? T_491 : T_499;
  assign T_501 = {T_483,T_500};
  assign T_502 = T_457 ? T_479 : T_501;
  assign T_503 = {T_457,T_502};
  assign T_504 = T_451[15:8];
  assign T_505 = T_451[7:0];
  assign T_507 = T_504 != 8'h0;
  assign T_508 = T_504[7:4];
  assign T_509 = T_504[3:0];
  assign T_511 = T_508 != 4'h0;
  assign T_512 = T_508[3];
  assign T_514 = T_508[2];
  assign T_516 = T_508[1];
  assign T_518 = T_514 ? 2'h2 : {{1'd0}, T_516};
  assign T_519 = T_512 ? 2'h3 : T_518;
  assign T_520 = T_509[3];
  assign T_522 = T_509[2];
  assign T_524 = T_509[1];
  assign T_526 = T_522 ? 2'h2 : {{1'd0}, T_524};
  assign T_527 = T_520 ? 2'h3 : T_526;
  assign T_528 = T_511 ? T_519 : T_527;
  assign T_529 = {T_511,T_528};
  assign T_530 = T_505[7:4];
  assign T_531 = T_505[3:0];
  assign T_533 = T_530 != 4'h0;
  assign T_534 = T_530[3];
  assign T_536 = T_530[2];
  assign T_538 = T_530[1];
  assign T_540 = T_536 ? 2'h2 : {{1'd0}, T_538};
  assign T_541 = T_534 ? 2'h3 : T_540;
  assign T_542 = T_531[3];
  assign T_544 = T_531[2];
  assign T_546 = T_531[1];
  assign T_548 = T_544 ? 2'h2 : {{1'd0}, T_546};
  assign T_549 = T_542 ? 2'h3 : T_548;
  assign T_550 = T_533 ? T_541 : T_549;
  assign T_551 = {T_533,T_550};
  assign T_552 = T_507 ? T_529 : T_551;
  assign T_553 = {T_507,T_552};
  assign T_554 = T_453 ? T_503 : T_553;
  assign T_555 = {T_453,T_554};
  assign T_556 = T_447[31:16];
  assign T_557 = T_447[15:0];
  assign T_559 = T_556 != 16'h0;
  assign T_560 = T_556[15:8];
  assign T_561 = T_556[7:0];
  assign T_563 = T_560 != 8'h0;
  assign T_564 = T_560[7:4];
  assign T_565 = T_560[3:0];
  assign T_567 = T_564 != 4'h0;
  assign T_568 = T_564[3];
  assign T_570 = T_564[2];
  assign T_572 = T_564[1];
  assign T_574 = T_570 ? 2'h2 : {{1'd0}, T_572};
  assign T_575 = T_568 ? 2'h3 : T_574;
  assign T_576 = T_565[3];
  assign T_578 = T_565[2];
  assign T_580 = T_565[1];
  assign T_582 = T_578 ? 2'h2 : {{1'd0}, T_580};
  assign T_583 = T_576 ? 2'h3 : T_582;
  assign T_584 = T_567 ? T_575 : T_583;
  assign T_585 = {T_567,T_584};
  assign T_586 = T_561[7:4];
  assign T_587 = T_561[3:0];
  assign T_589 = T_586 != 4'h0;
  assign T_590 = T_586[3];
  assign T_592 = T_586[2];
  assign T_594 = T_586[1];
  assign T_596 = T_592 ? 2'h2 : {{1'd0}, T_594};
  assign T_597 = T_590 ? 2'h3 : T_596;
  assign T_598 = T_587[3];
  assign T_600 = T_587[2];
  assign T_602 = T_587[1];
  assign T_604 = T_600 ? 2'h2 : {{1'd0}, T_602};
  assign T_605 = T_598 ? 2'h3 : T_604;
  assign T_606 = T_589 ? T_597 : T_605;
  assign T_607 = {T_589,T_606};
  assign T_608 = T_563 ? T_585 : T_607;
  assign T_609 = {T_563,T_608};
  assign T_610 = T_557[15:8];
  assign T_611 = T_557[7:0];
  assign T_613 = T_610 != 8'h0;
  assign T_614 = T_610[7:4];
  assign T_615 = T_610[3:0];
  assign T_617 = T_614 != 4'h0;
  assign T_618 = T_614[3];
  assign T_620 = T_614[2];
  assign T_622 = T_614[1];
  assign T_624 = T_620 ? 2'h2 : {{1'd0}, T_622};
  assign T_625 = T_618 ? 2'h3 : T_624;
  assign T_626 = T_615[3];
  assign T_628 = T_615[2];
  assign T_630 = T_615[1];
  assign T_632 = T_628 ? 2'h2 : {{1'd0}, T_630};
  assign T_633 = T_626 ? 2'h3 : T_632;
  assign T_634 = T_617 ? T_625 : T_633;
  assign T_635 = {T_617,T_634};
  assign T_636 = T_611[7:4];
  assign T_637 = T_611[3:0];
  assign T_639 = T_636 != 4'h0;
  assign T_640 = T_636[3];
  assign T_642 = T_636[2];
  assign T_644 = T_636[1];
  assign T_646 = T_642 ? 2'h2 : {{1'd0}, T_644};
  assign T_647 = T_640 ? 2'h3 : T_646;
  assign T_648 = T_637[3];
  assign T_650 = T_637[2];
  assign T_652 = T_637[1];
  assign T_654 = T_650 ? 2'h2 : {{1'd0}, T_652};
  assign T_655 = T_648 ? 2'h3 : T_654;
  assign T_656 = T_639 ? T_647 : T_655;
  assign T_657 = {T_639,T_656};
  assign T_658 = T_613 ? T_635 : T_657;
  assign T_659 = {T_613,T_658};
  assign T_660 = T_559 ? T_609 : T_659;
  assign T_661 = {T_559,T_660};
  assign T_662 = T_449 ? T_555 : T_661;
  assign T_663 = {T_449,T_662};
  assign T_665 = 6'h3f + T_444;
  assign T_666 = T_665[5:0];
  assign T_667 = T_666 - T_663;
  assign T_668 = T_667[5:0];
  assign T_669 = T_444 > T_663;
  assign T_671 = count == 7'h0;
  assign T_672 = T_671 & less;
  assign T_674 = T_668 > 6'h0;
  assign T_675 = T_674 | T_669;
  assign T_676 = T_672 & T_675;
  assign T_681 = T_669 ? 6'h3f : T_668;
  assign GEN_36 = {{63'd0}, T_134};
  assign T_683 = GEN_36 << T_681;
  assign GEN_14 = T_676 ? {{2'd0}, T_683} : T_225;
  assign GEN_15 = T_676 ? {{1'd0}, T_681} : T_202;
  assign T_688 = T_671 & T_223;
  assign T_691 = T_688 & T_177;
  assign GEN_16 = T_691 ? 1'h0 : neg_out;
  assign GEN_17 = T_210 ? GEN_13 : GEN_12;
  assign GEN_18 = T_210 ? GEN_15 : GEN_11;
  assign GEN_19 = T_210 ? {{1'd0}, GEN_14} : GEN_10;
  assign GEN_20 = T_210 ? GEN_16 : neg_out;
  assign T_693 = io_resp_ready & io_resp_valid;
  assign T_694 = T_693 | io_kill;
  assign GEN_21 = T_694 ? 3'h0 : GEN_17;
  assign T_695 = io_req_ready & io_req_valid;
  assign T_697 = T_71 == 1'h0;
  assign T_698 = rhs_sign & T_697;
  assign T_699 = lhs_sign | T_698;
  assign T_700 = T_699 ? 3'h1 : 3'h2;
  assign T_704 = lhs_sign != rhs_sign;
  assign T_705 = T_83 ? lhs_sign : T_704;
  assign T_706 = T_697 & T_705;
  assign T_707 = {rhs_sign,rhs_in};
  assign GEN_22 = T_695 ? T_700 : GEN_21;
  assign GEN_23 = T_695 ? T_71 : isMul;
  assign GEN_24 = T_695 ? T_83 : isHi;
  assign GEN_25 = T_695 ? 7'h0 : GEN_18;
  assign GEN_26 = T_695 ? T_706 : GEN_20;
  assign GEN_27 = T_695 ? T_707 : GEN_3;
  assign GEN_28 = T_695 ? {{66'd0}, lhs_in} : GEN_19;
  assign GEN_29 = T_695 ? io_req_bits_fn : req_fn;
  assign GEN_30 = T_695 ? io_req_bits_dw : req_dw;
  assign GEN_31 = T_695 ? io_req_bits_in1 : req_in1;
  assign GEN_32 = T_695 ? io_req_bits_in2 : req_in2;
  assign GEN_33 = T_695 ? io_req_bits_tag : req_tag;
  assign T_712 = 1'h0 == req_dw;
  assign T_714 = remainder[31];
  assign T_718 = T_714 ? 32'hffffffff : 32'h0;
  assign T_719 = remainder[31:0];
  assign T_720 = {T_718,T_719};
  assign T_722 = T_712 ? T_720 : T_134;
  assign T_723 = state == 3'h5;
  assign T_724 = state == 3'h0;
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifndef verilator
      #0.002;
    `endif
  `ifdef RANDOMIZE
  GEN_37 = {1{$random}};
  state = GEN_37[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_38 = {1{$random}};
  req_fn = GEN_38[3:0];
  `endif
  `ifdef RANDOMIZE
  GEN_39 = {1{$random}};
  req_dw = GEN_39[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_40 = {2{$random}};
  req_in1 = GEN_40[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_41 = {2{$random}};
  req_in2 = GEN_41[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_42 = {1{$random}};
  req_tag = GEN_42[4:0];
  `endif
  `ifdef RANDOMIZE
  GEN_43 = {1{$random}};
  count = GEN_43[6:0];
  `endif
  `ifdef RANDOMIZE
  GEN_44 = {1{$random}};
  neg_out = GEN_44[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_45 = {1{$random}};
  isMul = GEN_45[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_46 = {1{$random}};
  isHi = GEN_46[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_47 = {3{$random}};
  divisor = GEN_47[64:0];
  `endif
  `ifdef RANDOMIZE
  GEN_48 = {5{$random}};
  remainder = GEN_48[129:0];
  `endif
  end
`endif
  always @(posedge clk) begin
    if(reset) begin
      state <= 3'h0;
    end else begin
      if(T_695) begin
        if(T_699) begin
          state <= 3'h1;
        end else begin
          state <= 3'h2;
        end
      end else begin
        if(T_694) begin
          state <= 3'h0;
        end else begin
          if(T_210) begin
            if(T_212) begin
              if(isHi) begin
                state <= 3'h3;
              end else begin
                if(neg_out) begin
                  state <= 3'h4;
                end else begin
                  state <= 3'h5;
                end
              end
            end else begin
              if(T_147) begin
                if(T_205) begin
                  if(isHi) begin
                    state <= 3'h3;
                  end else begin
                    state <= 3'h5;
                  end
                end else begin
                  if(T_143) begin
                    if(neg_out) begin
                      state <= 3'h4;
                    end else begin
                      state <= 3'h5;
                    end
                  end else begin
                    if(T_142) begin
                      state <= 3'h5;
                    end else begin
                      if(T_137) begin
                        state <= 3'h2;
                      end
                    end
                  end
                end
              end else begin
                if(T_143) begin
                  if(neg_out) begin
                    state <= 3'h4;
                  end else begin
                    state <= 3'h5;
                  end
                end else begin
                  if(T_142) begin
                    state <= 3'h5;
                  end else begin
                    if(T_137) begin
                      state <= 3'h2;
                    end
                  end
                end
              end
            end
          end else begin
            if(T_147) begin
              if(T_205) begin
                if(isHi) begin
                  state <= 3'h3;
                end else begin
                  state <= 3'h5;
                end
              end else begin
                if(T_143) begin
                  if(neg_out) begin
                    state <= 3'h4;
                  end else begin
                    state <= 3'h5;
                  end
                end else begin
                  if(T_142) begin
                    state <= 3'h5;
                  end else begin
                    if(T_137) begin
                      state <= 3'h2;
                    end
                  end
                end
              end
            end else begin
              if(T_143) begin
                state <= T_145;
              end else begin
                if(T_142) begin
                  state <= 3'h5;
                end else begin
                  if(T_137) begin
                    state <= 3'h2;
                  end
                end
              end
            end
          end
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_695) begin
        req_fn <= io_req_bits_fn;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_695) begin
        req_dw <= io_req_bits_dw;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_695) begin
        req_in1 <= io_req_bits_in1;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_695) begin
        req_in2 <= io_req_bits_in2;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_695) begin
        req_tag <= io_req_bits_tag;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_695) begin
        count <= 7'h0;
      end else begin
        if(T_210) begin
          if(T_676) begin
            count <= {{1'd0}, T_681};
          end else begin
            count <= T_202;
          end
        end else begin
          if(T_147) begin
            count <= T_202;
          end
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_695) begin
        neg_out <= T_706;
      end else begin
        if(T_210) begin
          if(T_691) begin
            neg_out <= 1'h0;
          end
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_695) begin
        isMul <= T_71;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_695) begin
        isHi <= T_83;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_695) begin
        divisor <= T_707;
      end else begin
        if(T_137) begin
          if(T_141) begin
            divisor <= subtractor;
          end
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_695) begin
        remainder <= {{66'd0}, lhs_in};
      end else begin
        if(T_210) begin
          remainder <= {{1'd0}, GEN_14};
        end else begin
          if(T_147) begin
            remainder <= T_199;
          end else begin
            if(T_143) begin
              remainder <= {{66'd0}, T_144};
            end else begin
              if(T_142) begin
                remainder <= {{66'd0}, negated_remainder};
              end else begin
                if(T_137) begin
                  if(T_139) begin
                    remainder <= {{66'd0}, negated_remainder};
                  end
                end
              end
            end
          end
        end
      end
    end
  end
endmodule
module Rocket(
  input   clk,
  input   reset,
  input   io_prci_reset,
  input   io_prci_id,
  input   io_prci_interrupts_meip,
  input   io_prci_interrupts_seip,
  input   io_prci_interrupts_debug,
  input   io_prci_interrupts_mtip,
  input   io_prci_interrupts_msip,
  output  io_imem_req_valid,
  output [39:0] io_imem_req_bits_pc,
  output  io_imem_req_bits_speculative,
  output  io_imem_resp_ready,
  input   io_imem_resp_valid,
  input  [39:0] io_imem_resp_bits_pc,
  input  [31:0] io_imem_resp_bits_data_0,
  input   io_imem_resp_bits_mask,
  input   io_imem_resp_bits_xcpt_if,
  input   io_imem_resp_bits_replay,
  input   io_imem_btb_resp_valid,
  input   io_imem_btb_resp_bits_taken,
  input   io_imem_btb_resp_bits_mask,
  input   io_imem_btb_resp_bits_bridx,
  input  [38:0] io_imem_btb_resp_bits_target,
  input  [5:0] io_imem_btb_resp_bits_entry,
  input  [6:0] io_imem_btb_resp_bits_bht_history,
  input  [1:0] io_imem_btb_resp_bits_bht_value,
  output  io_imem_btb_update_valid,
  output  io_imem_btb_update_bits_prediction_valid,
  output  io_imem_btb_update_bits_prediction_bits_taken,
  output  io_imem_btb_update_bits_prediction_bits_mask,
  output  io_imem_btb_update_bits_prediction_bits_bridx,
  output [38:0] io_imem_btb_update_bits_prediction_bits_target,
  output [5:0] io_imem_btb_update_bits_prediction_bits_entry,
  output [6:0] io_imem_btb_update_bits_prediction_bits_bht_history,
  output [1:0] io_imem_btb_update_bits_prediction_bits_bht_value,
  output [38:0] io_imem_btb_update_bits_pc,
  output [38:0] io_imem_btb_update_bits_target,
  output  io_imem_btb_update_bits_taken,
  output  io_imem_btb_update_bits_isJump,
  output  io_imem_btb_update_bits_isReturn,
  output [38:0] io_imem_btb_update_bits_br_pc,
  output  io_imem_bht_update_valid,
  output  io_imem_bht_update_bits_prediction_valid,
  output  io_imem_bht_update_bits_prediction_bits_taken,
  output  io_imem_bht_update_bits_prediction_bits_mask,
  output  io_imem_bht_update_bits_prediction_bits_bridx,
  output [38:0] io_imem_bht_update_bits_prediction_bits_target,
  output [5:0] io_imem_bht_update_bits_prediction_bits_entry,
  output [6:0] io_imem_bht_update_bits_prediction_bits_bht_history,
  output [1:0] io_imem_bht_update_bits_prediction_bits_bht_value,
  output [38:0] io_imem_bht_update_bits_pc,
  output  io_imem_bht_update_bits_taken,
  output  io_imem_bht_update_bits_mispredict,
  output  io_imem_ras_update_valid,
  output  io_imem_ras_update_bits_isCall,
  output  io_imem_ras_update_bits_isReturn,
  output [38:0] io_imem_ras_update_bits_returnAddr,
  output  io_imem_ras_update_bits_prediction_valid,
  output  io_imem_ras_update_bits_prediction_bits_taken,
  output  io_imem_ras_update_bits_prediction_bits_mask,
  output  io_imem_ras_update_bits_prediction_bits_bridx,
  output [38:0] io_imem_ras_update_bits_prediction_bits_target,
  output [5:0] io_imem_ras_update_bits_prediction_bits_entry,
  output [6:0] io_imem_ras_update_bits_prediction_bits_bht_history,
  output [1:0] io_imem_ras_update_bits_prediction_bits_bht_value,
  output  io_imem_flush_icache,
  output  io_imem_flush_tlb,
  input  [39:0] io_imem_npc,
  input   io_dmem_req_ready,
  output  io_dmem_req_valid,
  output [39:0] io_dmem_req_bits_addr,
  output [8:0] io_dmem_req_bits_tag,
  output [4:0] io_dmem_req_bits_cmd,
  output [2:0] io_dmem_req_bits_typ,
  output  io_dmem_req_bits_phys,
  output [63:0] io_dmem_req_bits_data,
  output  io_dmem_s1_kill,
  output [63:0] io_dmem_s1_data,
  input   io_dmem_s2_nack,
  input   io_dmem_resp_valid,
  input  [39:0] io_dmem_resp_bits_addr,
  input  [8:0] io_dmem_resp_bits_tag,
  input  [4:0] io_dmem_resp_bits_cmd,
  input  [2:0] io_dmem_resp_bits_typ,
  input  [63:0] io_dmem_resp_bits_data,
  input   io_dmem_resp_bits_replay,
  input   io_dmem_resp_bits_has_data,
  input  [63:0] io_dmem_resp_bits_data_word_bypass,
  input  [63:0] io_dmem_resp_bits_store_data,
  input   io_dmem_replay_next,
  input   io_dmem_xcpt_ma_ld,
  input   io_dmem_xcpt_ma_st,
  input   io_dmem_xcpt_pf_ld,
  input   io_dmem_xcpt_pf_st,
  output  io_dmem_invalidate_lr,
  input   io_dmem_ordered,
  output [6:0] io_ptw_ptbr_asid,
  output [37:0] io_ptw_ptbr_ppn,
  output  io_ptw_invalidate,
  output  io_ptw_status_debug,
  output [1:0] io_ptw_status_prv,
  output  io_ptw_status_sd,
  output [30:0] io_ptw_status_zero3,
  output  io_ptw_status_sd_rv32,
  output [1:0] io_ptw_status_zero2,
  output [4:0] io_ptw_status_vm,
  output [3:0] io_ptw_status_zero1,
  output  io_ptw_status_mxr,
  output  io_ptw_status_pum,
  output  io_ptw_status_mprv,
  output [1:0] io_ptw_status_xs,
  output [1:0] io_ptw_status_fs,
  output [1:0] io_ptw_status_mpp,
  output [1:0] io_ptw_status_hpp,
  output  io_ptw_status_spp,
  output  io_ptw_status_mpie,
  output  io_ptw_status_hpie,
  output  io_ptw_status_spie,
  output  io_ptw_status_upie,
  output  io_ptw_status_mie,
  output  io_ptw_status_hie,
  output  io_ptw_status_sie,
  output  io_ptw_status_uie,
  output [31:0] io_fpu_inst,
  output [63:0] io_fpu_fromint_data,
  output [2:0] io_fpu_fcsr_rm,
  input   io_fpu_fcsr_flags_valid,
  input  [4:0] io_fpu_fcsr_flags_bits,
  input  [63:0] io_fpu_store_data,
  input  [63:0] io_fpu_toint_data,
  output  io_fpu_dmem_resp_val,
  output [2:0] io_fpu_dmem_resp_type,
  output [4:0] io_fpu_dmem_resp_tag,
  output [63:0] io_fpu_dmem_resp_data,
  output  io_fpu_valid,
  input   io_fpu_fcsr_rdy,
  input   io_fpu_nack_mem,
  input   io_fpu_illegal_rm,
  output  io_fpu_killx,
  output  io_fpu_killm,
  input  [4:0] io_fpu_dec_cmd,
  input   io_fpu_dec_ldst,
  input   io_fpu_dec_wen,
  input   io_fpu_dec_ren1,
  input   io_fpu_dec_ren2,
  input   io_fpu_dec_ren3,
  input   io_fpu_dec_swap12,
  input   io_fpu_dec_swap23,
  input   io_fpu_dec_single,
  input   io_fpu_dec_fromint,
  input   io_fpu_dec_toint,
  input   io_fpu_dec_fastpipe,
  input   io_fpu_dec_fma,
  input   io_fpu_dec_div,
  input   io_fpu_dec_sqrt,
  input   io_fpu_dec_round,
  input   io_fpu_dec_wflags,
  input   io_fpu_sboard_set,
  input   io_fpu_sboard_clr,
  input  [4:0] io_fpu_sboard_clra,
  input   io_fpu_cp_req_ready,
  output  io_fpu_cp_req_valid,
  output [4:0] io_fpu_cp_req_bits_cmd,
  output  io_fpu_cp_req_bits_ldst,
  output  io_fpu_cp_req_bits_wen,
  output  io_fpu_cp_req_bits_ren1,
  output  io_fpu_cp_req_bits_ren2,
  output  io_fpu_cp_req_bits_ren3,
  output  io_fpu_cp_req_bits_swap12,
  output  io_fpu_cp_req_bits_swap23,
  output  io_fpu_cp_req_bits_single,
  output  io_fpu_cp_req_bits_fromint,
  output  io_fpu_cp_req_bits_toint,
  output  io_fpu_cp_req_bits_fastpipe,
  output  io_fpu_cp_req_bits_fma,
  output  io_fpu_cp_req_bits_div,
  output  io_fpu_cp_req_bits_sqrt,
  output  io_fpu_cp_req_bits_round,
  output  io_fpu_cp_req_bits_wflags,
  output [2:0] io_fpu_cp_req_bits_rm,
  output [1:0] io_fpu_cp_req_bits_typ,
  output [64:0] io_fpu_cp_req_bits_in1,
  output [64:0] io_fpu_cp_req_bits_in2,
  output [64:0] io_fpu_cp_req_bits_in3,
  output  io_fpu_cp_resp_ready,
  input   io_fpu_cp_resp_valid,
  input  [64:0] io_fpu_cp_resp_bits_data,
  input  [4:0] io_fpu_cp_resp_bits_exc,
  input   io_rocc_cmd_ready,
  output  io_rocc_cmd_valid,
  output [6:0] io_rocc_cmd_bits_inst_funct,
  output [4:0] io_rocc_cmd_bits_inst_rs2,
  output [4:0] io_rocc_cmd_bits_inst_rs1,
  output  io_rocc_cmd_bits_inst_xd,
  output  io_rocc_cmd_bits_inst_xs1,
  output  io_rocc_cmd_bits_inst_xs2,
  output [4:0] io_rocc_cmd_bits_inst_rd,
  output [6:0] io_rocc_cmd_bits_inst_opcode,
  output [63:0] io_rocc_cmd_bits_rs1,
  output [63:0] io_rocc_cmd_bits_rs2,
  output  io_rocc_resp_ready,
  input   io_rocc_resp_valid,
  input  [4:0] io_rocc_resp_bits_rd,
  input  [63:0] io_rocc_resp_bits_data,
  output  io_rocc_mem_req_ready,
  input   io_rocc_mem_req_valid,
  input  [39:0] io_rocc_mem_req_bits_addr,
  input  [8:0] io_rocc_mem_req_bits_tag,
  input  [4:0] io_rocc_mem_req_bits_cmd,
  input  [2:0] io_rocc_mem_req_bits_typ,
  input   io_rocc_mem_req_bits_phys,
  input  [63:0] io_rocc_mem_req_bits_data,
  input   io_rocc_mem_s1_kill,
  input  [63:0] io_rocc_mem_s1_data,
  output  io_rocc_mem_s2_nack,
  output  io_rocc_mem_resp_valid,
  output [39:0] io_rocc_mem_resp_bits_addr,
  output [8:0] io_rocc_mem_resp_bits_tag,
  output [4:0] io_rocc_mem_resp_bits_cmd,
  output [2:0] io_rocc_mem_resp_bits_typ,
  output [63:0] io_rocc_mem_resp_bits_data,
  output  io_rocc_mem_resp_bits_replay,
  output  io_rocc_mem_resp_bits_has_data,
  output [63:0] io_rocc_mem_resp_bits_data_word_bypass,
  output [63:0] io_rocc_mem_resp_bits_store_data,
  output  io_rocc_mem_replay_next,
  output  io_rocc_mem_xcpt_ma_ld,
  output  io_rocc_mem_xcpt_ma_st,
  output  io_rocc_mem_xcpt_pf_ld,
  output  io_rocc_mem_xcpt_pf_st,
  input   io_rocc_mem_invalidate_lr,
  output  io_rocc_mem_ordered,
  input   io_rocc_busy,
  output  io_rocc_status_debug,
  output [1:0] io_rocc_status_prv,
  output  io_rocc_status_sd,
  output [30:0] io_rocc_status_zero3,
  output  io_rocc_status_sd_rv32,
  output [1:0] io_rocc_status_zero2,
  output [4:0] io_rocc_status_vm,
  output [3:0] io_rocc_status_zero1,
  output  io_rocc_status_mxr,
  output  io_rocc_status_pum,
  output  io_rocc_status_mprv,
  output [1:0] io_rocc_status_xs,
  output [1:0] io_rocc_status_fs,
  output [1:0] io_rocc_status_mpp,
  output [1:0] io_rocc_status_hpp,
  output  io_rocc_status_spp,
  output  io_rocc_status_mpie,
  output  io_rocc_status_hpie,
  output  io_rocc_status_spie,
  output  io_rocc_status_upie,
  output  io_rocc_status_mie,
  output  io_rocc_status_hie,
  output  io_rocc_status_sie,
  output  io_rocc_status_uie,
  input   io_rocc_interrupt,
  output  io_rocc_autl_acquire_ready,
  input   io_rocc_autl_acquire_valid,
  input  [25:0] io_rocc_autl_acquire_bits_addr_block,
  input   io_rocc_autl_acquire_bits_client_xact_id,
  input  [2:0] io_rocc_autl_acquire_bits_addr_beat,
  input   io_rocc_autl_acquire_bits_is_builtin_type,
  input  [2:0] io_rocc_autl_acquire_bits_a_type,
  input  [11:0] io_rocc_autl_acquire_bits_union,
  input  [63:0] io_rocc_autl_acquire_bits_data,
  input   io_rocc_autl_grant_ready,
  output  io_rocc_autl_grant_valid,
  output [2:0] io_rocc_autl_grant_bits_addr_beat,
  output  io_rocc_autl_grant_bits_client_xact_id,
  output [3:0] io_rocc_autl_grant_bits_manager_xact_id,
  output  io_rocc_autl_grant_bits_is_builtin_type,
  output [3:0] io_rocc_autl_grant_bits_g_type,
  output [63:0] io_rocc_autl_grant_bits_data,
  output  io_rocc_fpu_req_ready,
  input   io_rocc_fpu_req_valid,
  input  [4:0] io_rocc_fpu_req_bits_cmd,
  input   io_rocc_fpu_req_bits_ldst,
  input   io_rocc_fpu_req_bits_wen,
  input   io_rocc_fpu_req_bits_ren1,
  input   io_rocc_fpu_req_bits_ren2,
  input   io_rocc_fpu_req_bits_ren3,
  input   io_rocc_fpu_req_bits_swap12,
  input   io_rocc_fpu_req_bits_swap23,
  input   io_rocc_fpu_req_bits_single,
  input   io_rocc_fpu_req_bits_fromint,
  input   io_rocc_fpu_req_bits_toint,
  input   io_rocc_fpu_req_bits_fastpipe,
  input   io_rocc_fpu_req_bits_fma,
  input   io_rocc_fpu_req_bits_div,
  input   io_rocc_fpu_req_bits_sqrt,
  input   io_rocc_fpu_req_bits_round,
  input   io_rocc_fpu_req_bits_wflags,
  input  [2:0] io_rocc_fpu_req_bits_rm,
  input  [1:0] io_rocc_fpu_req_bits_typ,
  input  [64:0] io_rocc_fpu_req_bits_in1,
  input  [64:0] io_rocc_fpu_req_bits_in2,
  input  [64:0] io_rocc_fpu_req_bits_in3,
  input   io_rocc_fpu_resp_ready,
  output  io_rocc_fpu_resp_valid,
  output [64:0] io_rocc_fpu_resp_bits_data,
  output [4:0] io_rocc_fpu_resp_bits_exc,
  output  io_rocc_exception,
  output [11:0] io_rocc_csr_waddr,
  output [63:0] io_rocc_csr_wdata,
  output  io_rocc_csr_wen,
  output  io_rocc_host_id
);
  reg  ex_ctrl_legal;
  reg [31:0] GEN_277;
  reg  ex_ctrl_fp;
  reg [31:0] GEN_278;
  reg  ex_ctrl_rocc;
  reg [31:0] GEN_279;
  reg  ex_ctrl_branch;
  reg [31:0] GEN_280;
  reg  ex_ctrl_jal;
  reg [31:0] GEN_281;
  reg  ex_ctrl_jalr;
  reg [31:0] GEN_282;
  reg  ex_ctrl_rxs2;
  reg [31:0] GEN_283;
  reg  ex_ctrl_rxs1;
  reg [31:0] GEN_284;
  reg [1:0] ex_ctrl_sel_alu2;
  reg [31:0] GEN_285;
  reg [1:0] ex_ctrl_sel_alu1;
  reg [31:0] GEN_286;
  reg [2:0] ex_ctrl_sel_imm;
  reg [31:0] GEN_287;
  reg  ex_ctrl_alu_dw;
  reg [31:0] GEN_288;
  reg [3:0] ex_ctrl_alu_fn;
  reg [31:0] GEN_289;
  reg  ex_ctrl_mem;
  reg [31:0] GEN_290;
  reg [4:0] ex_ctrl_mem_cmd;
  reg [31:0] GEN_291;
  reg [2:0] ex_ctrl_mem_type;
  reg [31:0] GEN_292;
  reg  ex_ctrl_rfs1;
  reg [31:0] GEN_293;
  reg  ex_ctrl_rfs2;
  reg [31:0] GEN_294;
  reg  ex_ctrl_rfs3;
  reg [31:0] GEN_295;
  reg  ex_ctrl_wfd;
  reg [31:0] GEN_296;
  reg  ex_ctrl_div;
  reg [31:0] GEN_297;
  reg  ex_ctrl_wxd;
  reg [31:0] GEN_298;
  reg [2:0] ex_ctrl_csr;
  reg [31:0] GEN_299;
  reg  ex_ctrl_fence_i;
  reg [31:0] GEN_300;
  reg  ex_ctrl_fence;
  reg [31:0] GEN_301;
  reg  ex_ctrl_amo;
  reg [31:0] GEN_302;
  reg  mem_ctrl_legal;
  reg [31:0] GEN_303;
  reg  mem_ctrl_fp;
  reg [31:0] GEN_304;
  reg  mem_ctrl_rocc;
  reg [31:0] GEN_305;
  reg  mem_ctrl_branch;
  reg [31:0] GEN_306;
  reg  mem_ctrl_jal;
  reg [31:0] GEN_307;
  reg  mem_ctrl_jalr;
  reg [31:0] GEN_308;
  reg  mem_ctrl_rxs2;
  reg [31:0] GEN_309;
  reg  mem_ctrl_rxs1;
  reg [31:0] GEN_310;
  reg [1:0] mem_ctrl_sel_alu2;
  reg [31:0] GEN_311;
  reg [1:0] mem_ctrl_sel_alu1;
  reg [31:0] GEN_312;
  reg [2:0] mem_ctrl_sel_imm;
  reg [31:0] GEN_313;
  reg  mem_ctrl_alu_dw;
  reg [31:0] GEN_314;
  reg [3:0] mem_ctrl_alu_fn;
  reg [31:0] GEN_315;
  reg  mem_ctrl_mem;
  reg [31:0] GEN_316;
  reg [4:0] mem_ctrl_mem_cmd;
  reg [31:0] GEN_317;
  reg [2:0] mem_ctrl_mem_type;
  reg [31:0] GEN_318;
  reg  mem_ctrl_rfs1;
  reg [31:0] GEN_319;
  reg  mem_ctrl_rfs2;
  reg [31:0] GEN_320;
  reg  mem_ctrl_rfs3;
  reg [31:0] GEN_321;
  reg  mem_ctrl_wfd;
  reg [31:0] GEN_322;
  reg  mem_ctrl_div;
  reg [31:0] GEN_323;
  reg  mem_ctrl_wxd;
  reg [31:0] GEN_324;
  reg [2:0] mem_ctrl_csr;
  reg [31:0] GEN_325;
  reg  mem_ctrl_fence_i;
  reg [31:0] GEN_326;
  reg  mem_ctrl_fence;
  reg [31:0] GEN_327;
  reg  mem_ctrl_amo;
  reg [31:0] GEN_328;
  reg  wb_ctrl_legal;
  reg [31:0] GEN_329;
  reg  wb_ctrl_fp;
  reg [31:0] GEN_330;
  reg  wb_ctrl_rocc;
  reg [31:0] GEN_331;
  reg  wb_ctrl_branch;
  reg [31:0] GEN_332;
  reg  wb_ctrl_jal;
  reg [31:0] GEN_333;
  reg  wb_ctrl_jalr;
  reg [31:0] GEN_334;
  reg  wb_ctrl_rxs2;
  reg [31:0] GEN_335;
  reg  wb_ctrl_rxs1;
  reg [31:0] GEN_336;
  reg [1:0] wb_ctrl_sel_alu2;
  reg [31:0] GEN_337;
  reg [1:0] wb_ctrl_sel_alu1;
  reg [31:0] GEN_338;
  reg [2:0] wb_ctrl_sel_imm;
  reg [31:0] GEN_339;
  reg  wb_ctrl_alu_dw;
  reg [31:0] GEN_340;
  reg [3:0] wb_ctrl_alu_fn;
  reg [31:0] GEN_341;
  reg  wb_ctrl_mem;
  reg [31:0] GEN_342;
  reg [4:0] wb_ctrl_mem_cmd;
  reg [31:0] GEN_343;
  reg [2:0] wb_ctrl_mem_type;
  reg [31:0] GEN_344;
  reg  wb_ctrl_rfs1;
  reg [31:0] GEN_345;
  reg  wb_ctrl_rfs2;
  reg [31:0] GEN_346;
  reg  wb_ctrl_rfs3;
  reg [31:0] GEN_347;
  reg  wb_ctrl_wfd;
  reg [31:0] GEN_348;
  reg  wb_ctrl_div;
  reg [31:0] GEN_349;
  reg  wb_ctrl_wxd;
  reg [31:0] GEN_350;
  reg [2:0] wb_ctrl_csr;
  reg [31:0] GEN_351;
  reg  wb_ctrl_fence_i;
  reg [31:0] GEN_352;
  reg  wb_ctrl_fence;
  reg [31:0] GEN_353;
  reg  wb_ctrl_amo;
  reg [31:0] GEN_354;
  reg  ex_reg_xcpt_interrupt;
  reg [31:0] GEN_355;
  reg  ex_reg_valid;
  reg [31:0] GEN_356;
  reg  ex_reg_btb_hit;
  reg [31:0] GEN_357;
  reg  ex_reg_btb_resp_taken;
  reg [31:0] GEN_358;
  reg  ex_reg_btb_resp_mask;
  reg [31:0] GEN_359;
  reg  ex_reg_btb_resp_bridx;
  reg [31:0] GEN_360;
  reg [38:0] ex_reg_btb_resp_target;
  reg [63:0] GEN_361;
  reg [5:0] ex_reg_btb_resp_entry;
  reg [31:0] GEN_362;
  reg [6:0] ex_reg_btb_resp_bht_history;
  reg [31:0] GEN_363;
  reg [1:0] ex_reg_btb_resp_bht_value;
  reg [31:0] GEN_364;
  reg  ex_reg_xcpt;
  reg [31:0] GEN_365;
  reg  ex_reg_flush_pipe;
  reg [31:0] GEN_366;
  reg  ex_reg_load_use;
  reg [31:0] GEN_367;
  reg [63:0] ex_reg_cause;
  reg [63:0] GEN_368;
  reg  ex_reg_replay;
  reg [31:0] GEN_369;
  reg [39:0] ex_reg_pc;
  reg [63:0] GEN_370;
  reg [31:0] ex_reg_inst;
  reg [31:0] GEN_371;
  reg  mem_reg_xcpt_interrupt;
  reg [31:0] GEN_372;
  reg  mem_reg_valid;
  reg [31:0] GEN_373;
  reg  mem_reg_btb_hit;
  reg [31:0] GEN_374;
  reg  mem_reg_btb_resp_taken;
  reg [31:0] GEN_375;
  reg  mem_reg_btb_resp_mask;
  reg [31:0] GEN_376;
  reg  mem_reg_btb_resp_bridx;
  reg [31:0] GEN_377;
  reg [38:0] mem_reg_btb_resp_target;
  reg [63:0] GEN_378;
  reg [5:0] mem_reg_btb_resp_entry;
  reg [31:0] GEN_379;
  reg [6:0] mem_reg_btb_resp_bht_history;
  reg [31:0] GEN_380;
  reg [1:0] mem_reg_btb_resp_bht_value;
  reg [31:0] GEN_381;
  reg  mem_reg_xcpt;
  reg [31:0] GEN_382;
  reg  mem_reg_replay;
  reg [31:0] GEN_383;
  reg  mem_reg_flush_pipe;
  reg [31:0] GEN_384;
  reg [63:0] mem_reg_cause;
  reg [63:0] GEN_385;
  reg  mem_reg_slow_bypass;
  reg [31:0] GEN_386;
  reg  mem_reg_load;
  reg [31:0] GEN_387;
  reg  mem_reg_store;
  reg [31:0] GEN_388;
  reg [39:0] mem_reg_pc;
  reg [63:0] GEN_389;
  reg [31:0] mem_reg_inst;
  reg [31:0] GEN_390;
  reg [63:0] mem_reg_wdata;
  reg [63:0] GEN_391;
  reg [63:0] mem_reg_rs2;
  reg [63:0] GEN_392;
  wire  take_pc_mem;
  reg  wb_reg_valid;
  reg [31:0] GEN_393;
  reg  wb_reg_xcpt;
  reg [31:0] GEN_394;
  reg  wb_reg_mem_xcpt;
  reg [31:0] GEN_395;
  reg  wb_reg_replay;
  reg [31:0] GEN_396;
  reg [63:0] wb_reg_cause;
  reg [63:0] GEN_397;
  reg [39:0] wb_reg_pc;
  reg [63:0] GEN_398;
  reg [31:0] wb_reg_inst;
  reg [31:0] GEN_399;
  reg [63:0] wb_reg_wdata;
  reg [63:0] GEN_400;
  reg [63:0] wb_reg_rs2;
  reg [63:0] GEN_401;
  wire  take_pc_wb;
  wire  take_pc_mem_wb;
  wire  id_ctrl_legal;
  wire  id_ctrl_fp;
  wire  id_ctrl_rocc;
  wire  id_ctrl_branch;
  wire  id_ctrl_jal;
  wire  id_ctrl_jalr;
  wire  id_ctrl_rxs2;
  wire  id_ctrl_rxs1;
  wire [1:0] id_ctrl_sel_alu2;
  wire [1:0] id_ctrl_sel_alu1;
  wire [2:0] id_ctrl_sel_imm;
  wire  id_ctrl_alu_dw;
  wire [3:0] id_ctrl_alu_fn;
  wire  id_ctrl_mem;
  wire [4:0] id_ctrl_mem_cmd;
  wire [2:0] id_ctrl_mem_type;
  wire  id_ctrl_rfs1;
  wire  id_ctrl_rfs2;
  wire  id_ctrl_rfs3;
  wire  id_ctrl_wfd;
  wire  id_ctrl_div;
  wire  id_ctrl_wxd;
  wire [2:0] id_ctrl_csr;
  wire  id_ctrl_fence_i;
  wire  id_ctrl_fence;
  wire  id_ctrl_amo;
  wire [31:0] T_6844;
  wire  T_6846;
  wire [31:0] T_6848;
  wire  T_6850;
  wire [31:0] T_6852;
  wire  T_6854;
  wire [31:0] T_6856;
  wire  T_6858;
  wire [31:0] T_6860;
  wire  T_6862;
  wire [31:0] T_6864;
  wire  T_6866;
  wire [31:0] T_6868;
  wire  T_6870;
  wire [31:0] T_6872;
  wire  T_6874;
  wire [31:0] T_6876;
  wire  T_6878;
  wire [31:0] T_6880;
  wire  T_6882;
  wire [31:0] T_6884;
  wire  T_6886;
  wire [31:0] T_6888;
  wire  T_6890;
  wire [31:0] T_6892;
  wire  T_6894;
  wire [31:0] T_6896;
  wire  T_6898;
  wire [31:0] T_6900;
  wire  T_6902;
  wire  T_6906;
  wire [31:0] T_6908;
  wire  T_6910;
  wire  T_6914;
  wire [31:0] T_6916;
  wire  T_6918;
  wire [31:0] T_6920;
  wire  T_6922;
  wire  T_6926;
  wire [31:0] T_6928;
  wire  T_6930;
  wire [31:0] T_6932;
  wire  T_6934;
  wire [31:0] T_6936;
  wire  T_6938;
  wire [31:0] T_6940;
  wire  T_6942;
  wire [31:0] T_6944;
  wire  T_6946;
  wire  T_6948;
  wire [31:0] T_6950;
  wire  T_6952;
  wire [31:0] T_6954;
  wire  T_6956;
  wire [31:0] T_6958;
  wire  T_6960;
  wire [31:0] T_6962;
  wire  T_6964;
  wire  T_6968;
  wire [31:0] T_6970;
  wire  T_6972;
  wire  T_6974;
  wire [31:0] T_6976;
  wire  T_6978;
  wire [31:0] T_6980;
  wire  T_6982;
  wire [31:0] T_6984;
  wire  T_6986;
  wire [31:0] T_6988;
  wire  T_6990;
  wire [31:0] T_6992;
  wire  T_6994;
  wire [31:0] T_6996;
  wire  T_6998;
  wire [31:0] T_7000;
  wire  T_7002;
  wire  T_7005;
  wire  T_7006;
  wire  T_7007;
  wire  T_7008;
  wire  T_7009;
  wire  T_7010;
  wire  T_7011;
  wire  T_7012;
  wire  T_7013;
  wire  T_7014;
  wire  T_7015;
  wire  T_7016;
  wire  T_7017;
  wire  T_7018;
  wire  T_7019;
  wire  T_7020;
  wire  T_7021;
  wire  T_7022;
  wire  T_7023;
  wire  T_7024;
  wire  T_7025;
  wire  T_7026;
  wire  T_7027;
  wire  T_7028;
  wire  T_7029;
  wire  T_7030;
  wire  T_7031;
  wire  T_7032;
  wire  T_7033;
  wire  T_7034;
  wire  T_7035;
  wire  T_7036;
  wire  T_7037;
  wire  T_7038;
  wire  T_7039;
  wire  T_7040;
  wire  T_7041;
  wire  T_7042;
  wire  T_7043;
  wire  T_7044;
  wire [31:0] T_7046;
  wire  T_7048;
  wire [31:0] T_7050;
  wire  T_7052;
  wire  T_7055;
  wire [31:0] T_7058;
  wire  T_7060;
  wire [31:0] T_7064;
  wire  T_7066;
  wire [31:0] T_7070;
  wire  T_7072;
  wire [31:0] T_7076;
  wire  T_7078;
  wire [31:0] T_7080;
  wire  T_7082;
  wire [31:0] T_7084;
  wire  T_7086;
  wire  T_7089;
  wire  T_7090;
  wire [31:0] T_7092;
  wire  T_7094;
  wire [31:0] T_7096;
  wire  T_7098;
  wire [31:0] T_7100;
  wire  T_7102;
  wire [31:0] T_7104;
  wire  T_7106;
  wire [31:0] T_7108;
  wire  T_7110;
  wire  T_7113;
  wire  T_7114;
  wire  T_7115;
  wire  T_7116;
  wire [31:0] T_7118;
  wire  T_7120;
  wire [31:0] T_7122;
  wire  T_7124;
  wire [31:0] T_7126;
  wire  T_7128;
  wire [31:0] T_7130;
  wire  T_7132;
  wire [31:0] T_7134;
  wire  T_7136;
  wire  T_7139;
  wire  T_7140;
  wire  T_7141;
  wire  T_7142;
  wire  T_7146;
  wire [31:0] T_7148;
  wire  T_7150;
  wire [31:0] T_7152;
  wire  T_7154;
  wire  T_7157;
  wire  T_7158;
  wire  T_7159;
  wire [1:0] T_7160;
  wire [31:0] T_7162;
  wire  T_7164;
  wire [31:0] T_7166;
  wire  T_7168;
  wire [31:0] T_7170;
  wire  T_7172;
  wire  T_7175;
  wire  T_7176;
  wire  T_7177;
  wire  T_7178;
  wire  T_7182;
  wire  T_7185;
  wire [1:0] T_7186;
  wire  T_7190;
  wire  T_7194;
  wire  T_7197;
  wire [31:0] T_7199;
  wire  T_7201;
  wire  T_7204;
  wire [31:0] T_7206;
  wire  T_7208;
  wire [31:0] T_7210;
  wire  T_7212;
  wire  T_7216;
  wire  T_7219;
  wire  T_7220;
  wire [1:0] T_7221;
  wire [2:0] T_7222;
  wire [31:0] T_7224;
  wire  T_7226;
  wire [31:0] T_7228;
  wire  T_7230;
  wire  T_7233;
  wire [31:0] T_7235;
  wire  T_7237;
  wire [31:0] T_7239;
  wire  T_7241;
  wire [31:0] T_7243;
  wire  T_7245;
  wire  T_7248;
  wire  T_7249;
  wire [31:0] T_7251;
  wire  T_7253;
  wire [31:0] T_7255;
  wire  T_7257;
  wire  T_7261;
  wire [31:0] T_7263;
  wire  T_7265;
  wire [31:0] T_7267;
  wire  T_7269;
  wire [31:0] T_7271;
  wire  T_7273;
  wire  T_7276;
  wire  T_7277;
  wire  T_7278;
  wire  T_7279;
  wire  T_7280;
  wire [31:0] T_7282;
  wire  T_7284;
  wire [31:0] T_7286;
  wire  T_7288;
  wire [31:0] T_7290;
  wire  T_7292;
  wire [31:0] T_7294;
  wire  T_7296;
  wire  T_7299;
  wire  T_7300;
  wire  T_7301;
  wire  T_7305;
  wire [31:0] T_7307;
  wire  T_7309;
  wire  T_7312;
  wire  T_7313;
  wire  T_7314;
  wire [1:0] T_7315;
  wire [2:0] T_7316;
  wire [3:0] T_7317;
  wire [31:0] T_7319;
  wire  T_7321;
  wire [31:0] T_7323;
  wire  T_7325;
  wire [31:0] T_7327;
  wire  T_7329;
  wire  T_7332;
  wire  T_7333;
  wire  T_7334;
  wire  T_7335;
  wire  T_7336;
  wire  T_7337;
  wire  T_7338;
  wire [31:0] T_7340;
  wire  T_7342;
  wire [31:0] T_7344;
  wire  T_7346;
  wire [31:0] T_7348;
  wire  T_7350;
  wire [31:0] T_7352;
  wire  T_7354;
  wire  T_7357;
  wire  T_7358;
  wire  T_7359;
  wire [31:0] T_7361;
  wire  T_7363;
  wire [31:0] T_7365;
  wire  T_7367;
  wire  T_7370;
  wire [31:0] T_7372;
  wire  T_7374;
  wire [31:0] T_7376;
  wire  T_7378;
  wire [31:0] T_7380;
  wire  T_7382;
  wire  T_7385;
  wire  T_7386;
  wire  T_7387;
  wire [31:0] T_7389;
  wire  T_7391;
  wire [1:0] T_7395;
  wire [2:0] T_7396;
  wire [3:0] T_7397;
  wire [4:0] T_7398;
  wire [31:0] T_7400;
  wire  T_7402;
  wire [31:0] T_7406;
  wire  T_7408;
  wire [31:0] T_7412;
  wire  T_7414;
  wire [1:0] T_7417;
  wire [2:0] T_7418;
  wire [31:0] T_7420;
  wire  T_7422;
  wire [31:0] T_7424;
  wire  T_7426;
  wire [31:0] T_7428;
  wire  T_7430;
  wire  T_7433;
  wire  T_7434;
  wire [31:0] T_7436;
  wire  T_7438;
  wire [31:0] T_7440;
  wire  T_7442;
  wire [31:0] T_7444;
  wire  T_7446;
  wire  T_7449;
  wire  T_7450;
  wire  T_7451;
  wire [31:0] T_7455;
  wire  T_7457;
  wire  T_7461;
  wire  T_7464;
  wire  T_7465;
  wire  T_7466;
  wire [31:0] T_7468;
  wire  T_7470;
  wire  T_7476;
  wire  T_7480;
  wire [31:0] T_7482;
  wire  T_7484;
  wire  T_7488;
  wire [31:0] T_7490;
  wire  T_7492;
  wire [31:0] T_7494;
  wire  T_7496;
  wire [31:0] T_7498;
  wire  T_7500;
  wire  T_7503;
  wire  T_7504;
  wire  T_7505;
  wire  T_7506;
  wire  T_7507;
  wire  T_7508;
  wire [31:0] T_7510;
  wire  T_7512;
  wire [31:0] T_7516;
  wire  T_7518;
  wire [31:0] T_7522;
  wire  T_7524;
  wire [1:0] T_7527;
  wire [2:0] T_7528;
  wire [31:0] T_7530;
  wire  T_7532;
  wire  T_7538;
  wire [31:0] T_7542;
  wire  T_7544;
  wire [4:0] id_raddr3;
  wire [4:0] id_raddr2;
  wire [4:0] id_raddr1;
  wire [4:0] id_waddr;
  wire  id_load_use;
  reg  id_reg_fence;
  reg [31:0] GEN_402;
  reg [63:0] T_7551 [0:30];
  reg [63:0] GEN_403;
  wire [63:0] T_7551_T_7561_data;
  wire [4:0] T_7551_T_7561_addr;
  wire  T_7551_T_7561_en;
  reg [63:0] GEN_404;
  wire [63:0] T_7551_T_7572_data;
  wire [4:0] T_7551_T_7572_addr;
  wire  T_7551_T_7572_en;
  reg [63:0] GEN_405;
  wire [63:0] T_7551_T_8225_data;
  wire [4:0] T_7551_T_8225_addr;
  wire  T_7551_T_8225_mask;
  wire  T_7551_T_8225_en;
  wire [63:0] T_7553;
  wire  T_7556;
  wire [4:0] T_7560;
  wire [63:0] T_7562;
  wire [63:0] T_7564;
  wire [4:0] T_7571;
  wire [63:0] T_7573;
  wire  ctrl_killd;
  wire  csr_clk;
  wire  csr_reset;
  wire  csr_io_prci_reset;
  wire  csr_io_prci_id;
  wire  csr_io_prci_interrupts_meip;
  wire  csr_io_prci_interrupts_seip;
  wire  csr_io_prci_interrupts_debug;
  wire  csr_io_prci_interrupts_mtip;
  wire  csr_io_prci_interrupts_msip;
  wire [11:0] csr_io_rw_addr;
  wire [2:0] csr_io_rw_cmd;
  wire [63:0] csr_io_rw_rdata;
  wire [63:0] csr_io_rw_wdata;
  wire  csr_io_csr_stall;
  wire  csr_io_csr_xcpt;
  wire  csr_io_eret;
  wire  csr_io_singleStep;
  wire  csr_io_status_debug;
  wire [1:0] csr_io_status_prv;
  wire  csr_io_status_sd;
  wire [30:0] csr_io_status_zero3;
  wire  csr_io_status_sd_rv32;
  wire [1:0] csr_io_status_zero2;
  wire [4:0] csr_io_status_vm;
  wire [3:0] csr_io_status_zero1;
  wire  csr_io_status_mxr;
  wire  csr_io_status_pum;
  wire  csr_io_status_mprv;
  wire [1:0] csr_io_status_xs;
  wire [1:0] csr_io_status_fs;
  wire [1:0] csr_io_status_mpp;
  wire [1:0] csr_io_status_hpp;
  wire  csr_io_status_spp;
  wire  csr_io_status_mpie;
  wire  csr_io_status_hpie;
  wire  csr_io_status_spie;
  wire  csr_io_status_upie;
  wire  csr_io_status_mie;
  wire  csr_io_status_hie;
  wire  csr_io_status_sie;
  wire  csr_io_status_uie;
  wire [6:0] csr_io_ptbr_asid;
  wire [37:0] csr_io_ptbr_ppn;
  wire [39:0] csr_io_evec;
  wire  csr_io_exception;
  wire  csr_io_retire;
  wire [63:0] csr_io_cause;
  wire [39:0] csr_io_pc;
  wire [39:0] csr_io_badaddr;
  wire  csr_io_fatc;
  wire [63:0] csr_io_time;
  wire [2:0] csr_io_fcsr_rm;
  wire  csr_io_fcsr_flags_valid;
  wire [4:0] csr_io_fcsr_flags_bits;
  wire  csr_io_rocc_cmd_ready;
  wire  csr_io_rocc_cmd_valid;
  wire [6:0] csr_io_rocc_cmd_bits_inst_funct;
  wire [4:0] csr_io_rocc_cmd_bits_inst_rs2;
  wire [4:0] csr_io_rocc_cmd_bits_inst_rs1;
  wire  csr_io_rocc_cmd_bits_inst_xd;
  wire  csr_io_rocc_cmd_bits_inst_xs1;
  wire  csr_io_rocc_cmd_bits_inst_xs2;
  wire [4:0] csr_io_rocc_cmd_bits_inst_rd;
  wire [6:0] csr_io_rocc_cmd_bits_inst_opcode;
  wire [63:0] csr_io_rocc_cmd_bits_rs1;
  wire [63:0] csr_io_rocc_cmd_bits_rs2;
  wire  csr_io_rocc_resp_ready;
  wire  csr_io_rocc_resp_valid;
  wire [4:0] csr_io_rocc_resp_bits_rd;
  wire [63:0] csr_io_rocc_resp_bits_data;
  wire  csr_io_rocc_mem_req_ready;
  wire  csr_io_rocc_mem_req_valid;
  wire [39:0] csr_io_rocc_mem_req_bits_addr;
  wire [8:0] csr_io_rocc_mem_req_bits_tag;
  wire [4:0] csr_io_rocc_mem_req_bits_cmd;
  wire [2:0] csr_io_rocc_mem_req_bits_typ;
  wire  csr_io_rocc_mem_req_bits_phys;
  wire [63:0] csr_io_rocc_mem_req_bits_data;
  wire  csr_io_rocc_mem_s1_kill;
  wire [63:0] csr_io_rocc_mem_s1_data;
  wire  csr_io_rocc_mem_s2_nack;
  wire  csr_io_rocc_mem_resp_valid;
  wire [39:0] csr_io_rocc_mem_resp_bits_addr;
  wire [8:0] csr_io_rocc_mem_resp_bits_tag;
  wire [4:0] csr_io_rocc_mem_resp_bits_cmd;
  wire [2:0] csr_io_rocc_mem_resp_bits_typ;
  wire [63:0] csr_io_rocc_mem_resp_bits_data;
  wire  csr_io_rocc_mem_resp_bits_replay;
  wire  csr_io_rocc_mem_resp_bits_has_data;
  wire [63:0] csr_io_rocc_mem_resp_bits_data_word_bypass;
  wire [63:0] csr_io_rocc_mem_resp_bits_store_data;
  wire  csr_io_rocc_mem_replay_next;
  wire  csr_io_rocc_mem_xcpt_ma_ld;
  wire  csr_io_rocc_mem_xcpt_ma_st;
  wire  csr_io_rocc_mem_xcpt_pf_ld;
  wire  csr_io_rocc_mem_xcpt_pf_st;
  wire  csr_io_rocc_mem_invalidate_lr;
  wire  csr_io_rocc_mem_ordered;
  wire  csr_io_rocc_busy;
  wire  csr_io_rocc_status_debug;
  wire [1:0] csr_io_rocc_status_prv;
  wire  csr_io_rocc_status_sd;
  wire [30:0] csr_io_rocc_status_zero3;
  wire  csr_io_rocc_status_sd_rv32;
  wire [1:0] csr_io_rocc_status_zero2;
  wire [4:0] csr_io_rocc_status_vm;
  wire [3:0] csr_io_rocc_status_zero1;
  wire  csr_io_rocc_status_mxr;
  wire  csr_io_rocc_status_pum;
  wire  csr_io_rocc_status_mprv;
  wire [1:0] csr_io_rocc_status_xs;
  wire [1:0] csr_io_rocc_status_fs;
  wire [1:0] csr_io_rocc_status_mpp;
  wire [1:0] csr_io_rocc_status_hpp;
  wire  csr_io_rocc_status_spp;
  wire  csr_io_rocc_status_mpie;
  wire  csr_io_rocc_status_hpie;
  wire  csr_io_rocc_status_spie;
  wire  csr_io_rocc_status_upie;
  wire  csr_io_rocc_status_mie;
  wire  csr_io_rocc_status_hie;
  wire  csr_io_rocc_status_sie;
  wire  csr_io_rocc_status_uie;
  wire  csr_io_rocc_interrupt;
  wire  csr_io_rocc_autl_acquire_ready;
  wire  csr_io_rocc_autl_acquire_valid;
  wire [25:0] csr_io_rocc_autl_acquire_bits_addr_block;
  wire  csr_io_rocc_autl_acquire_bits_client_xact_id;
  wire [2:0] csr_io_rocc_autl_acquire_bits_addr_beat;
  wire  csr_io_rocc_autl_acquire_bits_is_builtin_type;
  wire [2:0] csr_io_rocc_autl_acquire_bits_a_type;
  wire [11:0] csr_io_rocc_autl_acquire_bits_union;
  wire [63:0] csr_io_rocc_autl_acquire_bits_data;
  wire  csr_io_rocc_autl_grant_ready;
  wire  csr_io_rocc_autl_grant_valid;
  wire [2:0] csr_io_rocc_autl_grant_bits_addr_beat;
  wire  csr_io_rocc_autl_grant_bits_client_xact_id;
  wire [3:0] csr_io_rocc_autl_grant_bits_manager_xact_id;
  wire  csr_io_rocc_autl_grant_bits_is_builtin_type;
  wire [3:0] csr_io_rocc_autl_grant_bits_g_type;
  wire [63:0] csr_io_rocc_autl_grant_bits_data;
  wire  csr_io_rocc_fpu_req_ready;
  wire  csr_io_rocc_fpu_req_valid;
  wire [4:0] csr_io_rocc_fpu_req_bits_cmd;
  wire  csr_io_rocc_fpu_req_bits_ldst;
  wire  csr_io_rocc_fpu_req_bits_wen;
  wire  csr_io_rocc_fpu_req_bits_ren1;
  wire  csr_io_rocc_fpu_req_bits_ren2;
  wire  csr_io_rocc_fpu_req_bits_ren3;
  wire  csr_io_rocc_fpu_req_bits_swap12;
  wire  csr_io_rocc_fpu_req_bits_swap23;
  wire  csr_io_rocc_fpu_req_bits_single;
  wire  csr_io_rocc_fpu_req_bits_fromint;
  wire  csr_io_rocc_fpu_req_bits_toint;
  wire  csr_io_rocc_fpu_req_bits_fastpipe;
  wire  csr_io_rocc_fpu_req_bits_fma;
  wire  csr_io_rocc_fpu_req_bits_div;
  wire  csr_io_rocc_fpu_req_bits_sqrt;
  wire  csr_io_rocc_fpu_req_bits_round;
  wire  csr_io_rocc_fpu_req_bits_wflags;
  wire [2:0] csr_io_rocc_fpu_req_bits_rm;
  wire [1:0] csr_io_rocc_fpu_req_bits_typ;
  wire [64:0] csr_io_rocc_fpu_req_bits_in1;
  wire [64:0] csr_io_rocc_fpu_req_bits_in2;
  wire [64:0] csr_io_rocc_fpu_req_bits_in3;
  wire  csr_io_rocc_fpu_resp_ready;
  wire  csr_io_rocc_fpu_resp_valid;
  wire [64:0] csr_io_rocc_fpu_resp_bits_data;
  wire [4:0] csr_io_rocc_fpu_resp_bits_exc;
  wire  csr_io_rocc_exception;
  wire [11:0] csr_io_rocc_csr_waddr;
  wire [63:0] csr_io_rocc_csr_wdata;
  wire  csr_io_rocc_csr_wen;
  wire  csr_io_rocc_host_id;
  wire  csr_io_interrupt;
  wire [63:0] csr_io_interrupt_cause;
  wire [3:0] csr_io_bp_0_control_tdrtype;
  wire [4:0] csr_io_bp_0_control_bpamaskmax;
  wire [35:0] csr_io_bp_0_control_reserved;
  wire [7:0] csr_io_bp_0_control_bpaction;
  wire [3:0] csr_io_bp_0_control_bpmatch;
  wire  csr_io_bp_0_control_m;
  wire  csr_io_bp_0_control_h;
  wire  csr_io_bp_0_control_s;
  wire  csr_io_bp_0_control_u;
  wire  csr_io_bp_0_control_r;
  wire  csr_io_bp_0_control_w;
  wire  csr_io_bp_0_control_x;
  wire [38:0] csr_io_bp_0_address;
  wire  id_csr_en;
  wire  id_system_insn;
  wire  T_7575;
  wire  T_7576;
  wire  T_7577;
  wire  id_csr_ren;
  wire [2:0] id_csr;
  wire [11:0] id_csr_addr;
  wire  T_7581;
  wire  T_7582;
  wire [11:0] T_7636;
  wire  T_7638;
  wire [11:0] T_7640;
  wire  T_7642;
  wire  T_7645;
  wire  T_7648;
  wire  T_7649;
  wire  id_csr_flush;
  wire  T_7651;
  wire  T_7653;
  wire  T_7655;
  wire  T_7656;
  wire  T_7657;
  wire  T_7659;
  wire  T_7661;
  wire  T_7662;
  wire  id_illegal_insn;
  wire  id_amo_aq;
  wire  id_amo_rl;
  wire  T_7663;
  wire  id_fence_next;
  wire  T_7665;
  wire  id_mem_busy;
  wire  T_7671;
  wire  T_7673;
  wire  T_7674;
  wire  T_7676;
  wire  T_7677;
  wire  T_7678;
  wire  T_7679;
  wire  T_7680;
  wire  T_7681;
  wire  T_7682;
  wire  bpu_clk;
  wire  bpu_reset;
  wire  bpu_io_status_debug;
  wire [1:0] bpu_io_status_prv;
  wire  bpu_io_status_sd;
  wire [30:0] bpu_io_status_zero3;
  wire  bpu_io_status_sd_rv32;
  wire [1:0] bpu_io_status_zero2;
  wire [4:0] bpu_io_status_vm;
  wire [3:0] bpu_io_status_zero1;
  wire  bpu_io_status_mxr;
  wire  bpu_io_status_pum;
  wire  bpu_io_status_mprv;
  wire [1:0] bpu_io_status_xs;
  wire [1:0] bpu_io_status_fs;
  wire [1:0] bpu_io_status_mpp;
  wire [1:0] bpu_io_status_hpp;
  wire  bpu_io_status_spp;
  wire  bpu_io_status_mpie;
  wire  bpu_io_status_hpie;
  wire  bpu_io_status_spie;
  wire  bpu_io_status_upie;
  wire  bpu_io_status_mie;
  wire  bpu_io_status_hie;
  wire  bpu_io_status_sie;
  wire  bpu_io_status_uie;
  wire [3:0] bpu_io_bp_0_control_tdrtype;
  wire [4:0] bpu_io_bp_0_control_bpamaskmax;
  wire [35:0] bpu_io_bp_0_control_reserved;
  wire [7:0] bpu_io_bp_0_control_bpaction;
  wire [3:0] bpu_io_bp_0_control_bpmatch;
  wire  bpu_io_bp_0_control_m;
  wire  bpu_io_bp_0_control_h;
  wire  bpu_io_bp_0_control_s;
  wire  bpu_io_bp_0_control_u;
  wire  bpu_io_bp_0_control_r;
  wire  bpu_io_bp_0_control_w;
  wire  bpu_io_bp_0_control_x;
  wire [38:0] bpu_io_bp_0_address;
  wire [38:0] bpu_io_pc;
  wire [38:0] bpu_io_ea;
  wire  bpu_io_xcpt_if;
  wire  bpu_io_xcpt_ld;
  wire  bpu_io_xcpt_st;
  wire  T_7686;
  wire  T_7687;
  wire  id_xcpt;
  wire [1:0] T_7688;
  wire [1:0] T_7689;
  wire [63:0] id_cause;
  wire [4:0] ex_waddr;
  wire [4:0] mem_waddr;
  wire [4:0] wb_waddr;
  wire  T_7693;
  wire  T_7694;
  wire  T_7696;
  wire  T_7697;
  wire  T_7699;
  wire  T_7701;
  wire  T_7702;
  wire  T_7703;
  wire  T_7704;
  wire  T_7706;
  wire  T_7707;
  wire  T_7709;
  wire  T_7710;
  wire  T_7711;
  wire  T_7712;
  wire  T_7714;
  wire [63:0] bypass_mux_0;
  wire [63:0] bypass_mux_1;
  wire [63:0] bypass_mux_2;
  wire [63:0] bypass_mux_3;
  reg  ex_reg_rs_bypass_0;
  reg [31:0] GEN_406;
  reg  ex_reg_rs_bypass_1;
  reg [31:0] GEN_407;
  reg [1:0] ex_reg_rs_lsb_0;
  reg [31:0] GEN_408;
  reg [1:0] ex_reg_rs_lsb_1;
  reg [31:0] GEN_409;
  reg [61:0] ex_reg_rs_msb_0;
  reg [63:0] GEN_410;
  reg [61:0] ex_reg_rs_msb_1;
  reg [63:0] GEN_411;
  wire [63:0] T_7742;
  wire [63:0] GEN_0;
  wire [63:0] GEN_2;
  wire [63:0] GEN_3;
  wire [63:0] GEN_4;
  wire [63:0] T_7743;
  wire [63:0] T_7744;
  wire [63:0] GEN_1;
  wire [63:0] GEN_5;
  wire [63:0] GEN_6;
  wire [63:0] GEN_7;
  wire [63:0] T_7745;
  wire  T_7746;
  wire  T_7748;
  wire  T_7749;
  wire  T_7750;
  wire  T_7751;
  wire [10:0] T_7752;
  wire [10:0] T_7753;
  wire [10:0] T_7754;
  wire  T_7755;
  wire  T_7756;
  wire  T_7757;
  wire [7:0] T_7758;
  wire [7:0] T_7759;
  wire [7:0] T_7760;
  wire  T_7763;
  wire  T_7765;
  wire  T_7766;
  wire  T_7767;
  wire  T_7768;
  wire  T_7769;
  wire  T_7770;
  wire  T_7771;
  wire  T_7772;
  wire  T_7773;
  wire [5:0] T_7778;
  wire [5:0] T_7779;
  wire  T_7782;
  wire  T_7784;
  wire [3:0] T_7785;
  wire [3:0] T_7787;
  wire [3:0] T_7788;
  wire [3:0] T_7789;
  wire [3:0] T_7790;
  wire [3:0] T_7791;
  wire  T_7794;
  wire  T_7797;
  wire  T_7800;
  wire  T_7802;
  wire  T_7804;
  wire [9:0] T_7805;
  wire [10:0] T_7806;
  wire  T_7807;
  wire [7:0] T_7808;
  wire [8:0] T_7809;
  wire [10:0] T_7810;
  wire  T_7811;
  wire [11:0] T_7812;
  wire [20:0] T_7813;
  wire [31:0] T_7814;
  wire [31:0] ex_imm;
  wire [63:0] T_7816;
  wire [39:0] T_7817;
  wire  T_7818;
  wire [39:0] T_7819;
  wire  T_7820;
  wire [63:0] ex_op1;
  wire [63:0] T_7822;
  wire  T_7824;
  wire [3:0] T_7825;
  wire  T_7826;
  wire [31:0] T_7827;
  wire  T_7828;
  wire [63:0] ex_op2;
  wire  alu_clk;
  wire  alu_reset;
  wire  alu_io_dw;
  wire [3:0] alu_io_fn;
  wire [63:0] alu_io_in2;
  wire [63:0] alu_io_in1;
  wire [63:0] alu_io_out;
  wire [63:0] alu_io_adder_out;
  wire  alu_io_cmp_out;
  wire [63:0] T_7829;
  wire [63:0] T_7830;
  wire  div_clk;
  wire  div_reset;
  wire  div_io_req_ready;
  wire  div_io_req_valid;
  wire [3:0] div_io_req_bits_fn;
  wire  div_io_req_bits_dw;
  wire [63:0] div_io_req_bits_in1;
  wire [63:0] div_io_req_bits_in2;
  wire [4:0] div_io_req_bits_tag;
  wire  div_io_kill;
  wire  div_io_resp_ready;
  wire  div_io_resp_valid;
  wire [63:0] div_io_resp_bits_data;
  wire [4:0] div_io_resp_bits_tag;
  wire  T_7831;
  wire  T_7833;
  wire  T_7835;
  wire  T_7836;
  wire  T_7837;
  wire  T_7840;
  wire  T_7844;
  wire [63:0] GEN_8;
  wire  GEN_9;
  wire  GEN_10;
  wire  GEN_11;
  wire [38:0] GEN_12;
  wire [5:0] GEN_13;
  wire [6:0] GEN_14;
  wire [1:0] GEN_15;
  wire  T_7847;
  wire  T_7848;
  wire  T_7849;
  wire  GEN_16;
  wire  GEN_17;
  wire  T_7852;
  wire  T_7853;
  wire  T_7854;
  wire [1:0] T_7859;
  wire [1:0] T_7860;
  wire [1:0] T_7861;
  wire  T_7863;
  wire  T_7864;
  wire [1:0] T_7865;
  wire [61:0] T_7866;
  wire [1:0] GEN_18;
  wire [61:0] GEN_19;
  wire  T_7867;
  wire  T_7868;
  wire  T_7869;
  wire [1:0] T_7874;
  wire [1:0] T_7875;
  wire [1:0] T_7876;
  wire  T_7878;
  wire  T_7879;
  wire [1:0] T_7880;
  wire [61:0] T_7881;
  wire [1:0] GEN_20;
  wire [61:0] GEN_21;
  wire  GEN_22;
  wire  GEN_23;
  wire  GEN_24;
  wire  GEN_25;
  wire  GEN_26;
  wire  GEN_27;
  wire  GEN_28;
  wire  GEN_29;
  wire [1:0] GEN_30;
  wire [1:0] GEN_31;
  wire [2:0] GEN_32;
  wire  GEN_33;
  wire [3:0] GEN_34;
  wire  GEN_35;
  wire [4:0] GEN_36;
  wire [2:0] GEN_37;
  wire  GEN_38;
  wire  GEN_39;
  wire  GEN_40;
  wire  GEN_41;
  wire  GEN_42;
  wire  GEN_43;
  wire [2:0] GEN_44;
  wire  GEN_45;
  wire  GEN_46;
  wire  GEN_47;
  wire  GEN_48;
  wire  GEN_49;
  wire  GEN_50;
  wire  GEN_51;
  wire [38:0] GEN_52;
  wire [5:0] GEN_53;
  wire [6:0] GEN_54;
  wire [1:0] GEN_55;
  wire  GEN_56;
  wire  GEN_57;
  wire  GEN_58;
  wire [1:0] GEN_59;
  wire [61:0] GEN_60;
  wire  GEN_61;
  wire [1:0] GEN_62;
  wire [61:0] GEN_63;
  wire  T_7884;
  wire  T_7885;
  wire [31:0] GEN_64;
  wire [39:0] GEN_65;
  wire  T_7886;
  wire  ex_pc_valid;
  wire  T_7888;
  wire  wb_dcache_miss;
  wire  T_7890;
  wire  T_7891;
  wire  T_7893;
  wire  T_7894;
  wire  replay_ex_structural;
  wire  replay_ex_load_use;
  wire  T_7895;
  wire  T_7896;
  wire  replay_ex;
  wire  T_7897;
  wire  T_7899;
  wire  ctrl_killx;
  wire  T_7900;
  wire [2:0] T_7906_0;
  wire [2:0] T_7906_1;
  wire [2:0] T_7906_2;
  wire [2:0] T_7906_3;
  wire  T_7908;
  wire  T_7909;
  wire  T_7910;
  wire  T_7911;
  wire  T_7914;
  wire  T_7915;
  wire  T_7916;
  wire  ex_slow_bypass;
  wire  T_7917;
  wire  T_7918;
  wire  ex_xcpt;
  wire [63:0] ex_cause;
  wire  mem_br_taken;
  wire [39:0] T_7920;
  wire  T_7921;
  wire  T_7924;
  wire  T_7925;
  wire [10:0] T_7930;
  wire [7:0] T_7934;
  wire [7:0] T_7935;
  wire [7:0] T_7936;
  wire  T_7942;
  wire  T_7943;
  wire  T_7945;
  wire  T_7946;
  wire [5:0] T_7954;
  wire [3:0] T_7961;
  wire [3:0] T_7964;
  wire [9:0] T_7981;
  wire [10:0] T_7982;
  wire  T_7983;
  wire [7:0] T_7984;
  wire [8:0] T_7985;
  wire [10:0] T_7986;
  wire  T_7987;
  wire [11:0] T_7988;
  wire [20:0] T_7989;
  wire [31:0] T_7990;
  wire [31:0] T_7991;
  wire [9:0] T_8051;
  wire [10:0] T_8052;
  wire  T_8053;
  wire [7:0] T_8054;
  wire [8:0] T_8055;
  wire [20:0] T_8059;
  wire [31:0] T_8060;
  wire [31:0] T_8061;
  wire [31:0] T_8063;
  wire [31:0] T_8064;
  wire [39:0] GEN_173;
  wire [40:0] T_8065;
  wire [39:0] T_8066;
  wire [39:0] mem_br_target;
  wire [63:0] T_8067;
  wire [63:0] T_8068;
  wire [63:0] mem_int_wdata;
  wire [25:0] T_8069;
  wire [1:0] T_8070;
  wire [1:0] T_8071;
  wire  T_8073;
  wire  T_8075;
  wire  T_8076;
  wire  T_8078;
  wire [25:0] T_8079;
  wire  T_8081;
  wire  T_8084;
  wire  T_8085;
  wire  T_8087;
  wire  T_8088;
  wire  T_8089;
  wire  T_8090;
  wire [38:0] T_8091;
  wire [39:0] T_8092;
  wire [39:0] T_8093;
  wire [39:0] T_8094;
  wire [39:0] T_8096;
  wire [39:0] T_8097;
  wire [39:0] mem_npc;
  wire  T_8098;
  wire  T_8099;
  wire  T_8101;
  wire  mem_wrong_npc;
  wire  mem_npc_misaligned;
  wire  T_8104;
  wire  mem_cfi_taken;
  wire  T_8105;
  wire  want_take_pc_mem;
  wire  T_8107;
  wire  T_8108;
  wire  T_8110;
  wire  T_8113;
  wire  T_8116;
  wire  T_8119;
  wire [63:0] GEN_66;
  wire  T_8120;
  wire  T_8121;
  wire  T_8122;
  wire  T_8124;
  wire  T_8125;
  wire  T_8126;
  wire  T_8127;
  wire  T_8128;
  wire  T_8129;
  wire  T_8130;
  wire  T_8132;
  wire  T_8136;
  wire  T_8137;
  wire  GEN_67;
  wire  GEN_68;
  wire  GEN_69;
  wire [38:0] GEN_70;
  wire [5:0] GEN_71;
  wire [6:0] GEN_72;
  wire [1:0] GEN_73;
  wire  T_8138;
  wire  T_8139;
  wire [63:0] GEN_74;
  wire  GEN_75;
  wire  GEN_76;
  wire  GEN_77;
  wire  GEN_78;
  wire  GEN_79;
  wire  GEN_80;
  wire  GEN_81;
  wire  GEN_82;
  wire [1:0] GEN_83;
  wire [1:0] GEN_84;
  wire [2:0] GEN_85;
  wire  GEN_86;
  wire [3:0] GEN_87;
  wire  GEN_88;
  wire [4:0] GEN_89;
  wire [2:0] GEN_90;
  wire  GEN_91;
  wire  GEN_92;
  wire  GEN_93;
  wire  GEN_94;
  wire  GEN_95;
  wire  GEN_96;
  wire [2:0] GEN_97;
  wire  GEN_98;
  wire  GEN_99;
  wire  GEN_100;
  wire  GEN_101;
  wire  GEN_102;
  wire  GEN_103;
  wire  GEN_104;
  wire  GEN_105;
  wire  GEN_106;
  wire [38:0] GEN_107;
  wire [5:0] GEN_108;
  wire [6:0] GEN_109;
  wire [1:0] GEN_110;
  wire  GEN_111;
  wire  GEN_112;
  wire [31:0] GEN_113;
  wire [39:0] GEN_114;
  wire [63:0] GEN_115;
  wire [63:0] GEN_116;
  wire  T_8140;
  wire  T_8142;
  wire  T_8144;
  wire  T_8146;
  wire  T_8148;
  wire  T_8150;
  wire  T_8152;
  wire  T_8154;
  wire  T_8155;
  wire  T_8156;
  wire  T_8157;
  wire  T_8158;
  wire  mem_new_xcpt;
  wire [2:0] T_8159;
  wire [2:0] T_8160;
  wire [2:0] T_8161;
  wire [2:0] T_8162;
  wire [2:0] T_8163;
  wire [2:0] mem_new_cause;
  wire  T_8164;
  wire  T_8165;
  wire  mem_xcpt;
  wire [63:0] mem_cause;
  wire  dcache_kill_mem;
  wire  T_8167;
  wire  fpu_kill_mem;
  wire  T_8168;
  wire  replay_mem;
  wire  T_8169;
  wire  T_8170;
  wire  T_8172;
  wire  killm_common;
  wire  T_8173;
  reg  T_8174;
  reg [31:0] GEN_412;
  wire  T_8175;
  wire  T_8176;
  wire  ctrl_killm;
  wire  T_8178;
  wire  T_8180;
  wire  T_8181;
  wire  T_8184;
  wire  T_8188;
  wire  T_8189;
  wire [63:0] GEN_117;
  wire  T_8190;
  wire  T_8191;
  wire  T_8192;
  wire [63:0] T_8193;
  wire [63:0] GEN_118;
  wire  GEN_119;
  wire  GEN_120;
  wire  GEN_121;
  wire  GEN_122;
  wire  GEN_123;
  wire  GEN_124;
  wire  GEN_125;
  wire  GEN_126;
  wire [1:0] GEN_127;
  wire [1:0] GEN_128;
  wire [2:0] GEN_129;
  wire  GEN_130;
  wire [3:0] GEN_131;
  wire  GEN_132;
  wire [4:0] GEN_133;
  wire [2:0] GEN_134;
  wire  GEN_135;
  wire  GEN_136;
  wire  GEN_137;
  wire  GEN_138;
  wire  GEN_139;
  wire  GEN_140;
  wire [2:0] GEN_141;
  wire  GEN_142;
  wire  GEN_143;
  wire  GEN_144;
  wire [63:0] GEN_145;
  wire [63:0] GEN_146;
  wire [31:0] GEN_147;
  wire [39:0] GEN_148;
  wire  T_8194;
  wire  wb_set_sboard;
  wire  replay_wb_common;
  wire  T_8197;
  wire  T_8198;
  wire  replay_wb;
  wire  wb_xcpt;
  wire  T_8199;
  wire  T_8200;
  wire  T_8201;
  wire  dmem_resp_xpu;
  wire [7:0] dmem_resp_waddr;
  wire  dmem_resp_valid;
  wire  dmem_resp_replay;
  wire  T_8205;
  wire  T_8207;
  wire [63:0] ll_wdata;
  wire [7:0] ll_waddr;
  wire  T_8208;
  wire  ll_wen;
  wire  T_8209;
  wire  GEN_149;
  wire [7:0] GEN_150;
  wire  GEN_151;
  wire  T_8213;
  wire  T_8214;
  wire  T_8216;
  wire  wb_valid;
  wire  wb_wen;
  wire  rf_wen;
  wire [7:0] rf_waddr;
  wire  T_8217;
  wire  T_8218;
  wire [63:0] T_8219;
  wire [63:0] T_8220;
  wire [63:0] rf_wdata;
  wire  T_8222;
  wire [4:0] T_8223;
  wire [4:0] T_8224;
  wire [7:0] GEN_174;
  wire  T_8226;
  wire [63:0] GEN_152;
  wire [7:0] GEN_175;
  wire  T_8227;
  wire [63:0] GEN_153;
  wire [63:0] GEN_159;
  wire [63:0] GEN_160;
  wire  GEN_163;
  wire [63:0] GEN_166;
  wire [63:0] GEN_167;
  wire [25:0] T_8228;
  wire [1:0] T_8229;
  wire [1:0] T_8230;
  wire  T_8232;
  wire  T_8234;
  wire  T_8235;
  wire  T_8237;
  wire [25:0] T_8238;
  wire  T_8240;
  wire  T_8243;
  wire  T_8244;
  wire  T_8246;
  wire  T_8247;
  wire  T_8248;
  wire  T_8249;
  wire [38:0] T_8250;
  wire [39:0] T_8251;
  wire [39:0] T_8252;
  wire [11:0] T_8253;
  wire [2:0] T_8254;
  wire  T_8256;
  wire  T_8257;
  wire  T_8259;
  wire  T_8260;
  wire  T_8262;
  wire  T_8263;
  reg [31:0] T_8265;
  reg [31:0] GEN_413;
  wire [255:0] T_8268;
  wire [255:0] T_8270;
  wire [255:0] T_8271;
  wire [255:0] GEN_176;
  wire [255:0] T_8272;
  wire [255:0] GEN_168;
  wire [31:0] T_8274;
  wire  T_8275;
  wire  T_8276;
  wire [31:0] T_8277;
  wire  T_8278;
  wire  T_8279;
  wire [31:0] T_8280;
  wire  T_8281;
  wire  T_8282;
  wire  T_8283;
  wire  id_sboard_hazard;
  wire  T_8284;
  wire [31:0] T_8286;
  wire [31:0] T_8288;
  wire [255:0] GEN_177;
  wire [255:0] T_8289;
  wire  T_8290;
  wire [255:0] GEN_169;
  wire  T_8291;
  wire  T_8292;
  wire  T_8293;
  wire  T_8294;
  wire  T_8295;
  wire  ex_cannot_bypass;
  wire  T_8296;
  wire  T_8297;
  wire  T_8298;
  wire  T_8299;
  wire  T_8300;
  wire  T_8301;
  wire  T_8302;
  wire  T_8303;
  wire  data_hazard_ex;
  wire  T_8305;
  wire  T_8307;
  wire  T_8308;
  wire  T_8309;
  wire  T_8311;
  wire  T_8312;
  wire  T_8313;
  wire  T_8314;
  wire  fp_data_hazard_ex;
  wire  T_8315;
  wire  T_8316;
  wire  id_ex_hazard;
  wire  T_8318;
  wire  T_8319;
  wire  T_8320;
  wire  T_8321;
  wire  T_8322;
  wire  mem_cannot_bypass;
  wire  T_8323;
  wire  T_8324;
  wire  T_8325;
  wire  T_8326;
  wire  T_8327;
  wire  T_8328;
  wire  T_8329;
  wire  T_8330;
  wire  data_hazard_mem;
  wire  T_8332;
  wire  T_8334;
  wire  T_8335;
  wire  T_8336;
  wire  T_8338;
  wire  T_8339;
  wire  T_8340;
  wire  T_8341;
  wire  fp_data_hazard_mem;
  wire  T_8342;
  wire  T_8343;
  wire  id_mem_hazard;
  wire  T_8344;
  wire  T_8345;
  wire  T_8346;
  wire  T_8347;
  wire  T_8348;
  wire  T_8349;
  wire  T_8350;
  wire  T_8351;
  wire  T_8352;
  wire  T_8353;
  wire  data_hazard_wb;
  wire  T_8355;
  wire  T_8357;
  wire  T_8358;
  wire  T_8359;
  wire  T_8361;
  wire  T_8362;
  wire  T_8363;
  wire  T_8364;
  wire  fp_data_hazard_wb;
  wire  T_8365;
  wire  T_8366;
  wire  id_wb_hazard;
  reg [31:0] T_8368;
  reg [31:0] GEN_414;
  wire  T_8370;
  wire  T_8371;
  wire  T_8372;
  wire [31:0] T_8376;
  wire [31:0] T_8377;
  wire [31:0] GEN_170;
  wire  T_8379;
  wire [255:0] T_8381;
  wire [255:0] T_8383;
  wire [255:0] T_8384;
  wire [255:0] GEN_178;
  wire [255:0] T_8385;
  wire  T_8386;
  wire [255:0] GEN_171;
  wire [31:0] T_8388;
  wire [31:0] T_8390;
  wire [31:0] T_8391;
  wire [255:0] GEN_179;
  wire [255:0] T_8392;
  wire  T_8393;
  wire [255:0] GEN_172;
  wire  T_8395;
  wire  T_8396;
  wire [31:0] T_8397;
  wire  T_8398;
  wire  T_8399;
  wire [31:0] T_8400;
  wire  T_8401;
  wire  T_8402;
  wire [31:0] T_8403;
  wire  T_8404;
  wire  T_8405;
  wire [31:0] T_8406;
  wire  T_8407;
  wire  T_8408;
  wire  T_8409;
  wire  T_8410;
  wire  T_8411;
  wire  id_stall_fpu;
  reg  dcache_blocked;
  reg [31:0] GEN_415;
  wire  T_8415;
  wire  T_8416;
  reg  rocc_blocked;
  reg [31:0] GEN_416;
  wire  T_8419;
  wire  T_8422;
  wire  T_8423;
  wire  T_8424;
  wire  T_8425;
  wire  T_8426;
  wire  T_8427;
  wire  T_8428;
  wire  T_8429;
  wire  T_8430;
  wire  T_8431;
  wire  T_8432;
  wire  T_8433;
  wire  T_8434;
  wire  ctrl_stalld;
  wire  T_8436;
  wire  T_8437;
  wire  T_8438;
  wire  T_8439;
  wire  T_8440;
  wire  T_8443;
  wire [39:0] T_8444;
  wire [39:0] T_8445;
  wire  T_8446;
  wire  T_8448;
  wire  T_8449;
  wire  T_8451;
  wire  T_8452;
  wire  T_8453;
  wire  T_8456;
  wire  T_8457;
  wire  T_8458;
  wire  T_8461;
  wire  T_8462;
  wire [4:0] T_8463;
  wire [4:0] T_8466;
  wire  T_8467;
  wire  T_8468;
  wire  T_8469;
  wire  T_8472;
  wire  T_8473;
  wire  T_8476;
  wire  T_8479;
  wire  T_8480;
  wire  T_8481;
  wire  T_8484;
  wire  T_8485;
  wire  T_8486;
  wire [5:0] ex_dcache_tag;
  wire [25:0] T_8488;
  wire [1:0] T_8489;
  wire [1:0] T_8490;
  wire  T_8492;
  wire  T_8494;
  wire  T_8495;
  wire  T_8497;
  wire [25:0] T_8498;
  wire  T_8500;
  wire  T_8503;
  wire  T_8504;
  wire  T_8506;
  wire  T_8507;
  wire  T_8508;
  wire  T_8509;
  wire [38:0] T_8510;
  wire [39:0] T_8511;
  wire [63:0] T_8513;
  wire  T_8516;
  wire  T_8517;
  wire  T_8520;
  wire [6:0] T_8539_funct;
  wire [4:0] T_8539_rs2;
  wire [4:0] T_8539_rs1;
  wire  T_8539_xd;
  wire  T_8539_xs1;
  wire  T_8539_xs2;
  wire [4:0] T_8539_rd;
  wire [6:0] T_8539_opcode;
  wire [31:0] T_8549;
  wire [6:0] T_8550;
  wire [4:0] T_8551;
  wire  T_8552;
  wire  T_8553;
  wire  T_8554;
  wire [4:0] T_8555;
  wire [4:0] T_8556;
  wire [6:0] T_8557;
  wire [31:0] T_8558;
  wire [7:0] T_8560;
  wire [4:0] T_8561;
  reg [63:0] T_8562;
  reg [63:0] GEN_417;
  reg [63:0] T_8563;
  reg [63:0] GEN_418;
  wire [4:0] T_8564;
  reg [63:0] T_8565;
  reg [63:0] GEN_419;
  reg [63:0] T_8566;
  reg [63:0] GEN_420;
  wire  T_8568;
  reg  GEN_154;
  reg [31:0] GEN_421;
  reg [63:0] GEN_155;
  reg [63:0] GEN_422;
  reg  GEN_156;
  reg [31:0] GEN_423;
  reg [4:0] GEN_157;
  reg [31:0] GEN_424;
  reg  GEN_158;
  reg [31:0] GEN_425;
  reg  GEN_161;
  reg [31:0] GEN_426;
  reg  GEN_162;
  reg [31:0] GEN_427;
  reg  GEN_164;
  reg [31:0] GEN_428;
  reg  GEN_165;
  reg [31:0] GEN_429;
  reg  GEN_180;
  reg [31:0] GEN_430;
  reg  GEN_181;
  reg [31:0] GEN_431;
  reg  GEN_182;
  reg [31:0] GEN_432;
  reg  GEN_183;
  reg [31:0] GEN_433;
  reg  GEN_184;
  reg [31:0] GEN_434;
  reg  GEN_185;
  reg [31:0] GEN_435;
  reg  GEN_186;
  reg [31:0] GEN_436;
  reg  GEN_187;
  reg [31:0] GEN_437;
  reg  GEN_188;
  reg [31:0] GEN_438;
  reg  GEN_189;
  reg [31:0] GEN_439;
  reg  GEN_190;
  reg [31:0] GEN_440;
  reg [2:0] GEN_191;
  reg [31:0] GEN_441;
  reg [1:0] GEN_192;
  reg [31:0] GEN_442;
  reg [64:0] GEN_193;
  reg [95:0] GEN_443;
  reg [64:0] GEN_194;
  reg [95:0] GEN_444;
  reg [64:0] GEN_195;
  reg [95:0] GEN_445;
  reg  GEN_196;
  reg [31:0] GEN_446;
  reg  GEN_197;
  reg [31:0] GEN_447;
  reg  GEN_198;
  reg [31:0] GEN_448;
  reg  GEN_199;
  reg [31:0] GEN_449;
  reg  GEN_200;
  reg [31:0] GEN_450;
  reg [39:0] GEN_201;
  reg [63:0] GEN_451;
  reg [8:0] GEN_202;
  reg [31:0] GEN_452;
  reg [4:0] GEN_203;
  reg [31:0] GEN_453;
  reg [2:0] GEN_204;
  reg [31:0] GEN_454;
  reg [63:0] GEN_205;
  reg [63:0] GEN_455;
  reg  GEN_206;
  reg [31:0] GEN_456;
  reg  GEN_207;
  reg [31:0] GEN_457;
  reg [63:0] GEN_208;
  reg [63:0] GEN_458;
  reg [63:0] GEN_209;
  reg [63:0] GEN_459;
  reg  GEN_210;
  reg [31:0] GEN_460;
  reg  GEN_211;
  reg [31:0] GEN_461;
  reg  GEN_212;
  reg [31:0] GEN_462;
  reg  GEN_213;
  reg [31:0] GEN_463;
  reg  GEN_214;
  reg [31:0] GEN_464;
  reg  GEN_215;
  reg [31:0] GEN_465;
  reg  GEN_216;
  reg [31:0] GEN_466;
  reg  GEN_217;
  reg [31:0] GEN_467;
  reg [2:0] GEN_218;
  reg [31:0] GEN_468;
  reg  GEN_219;
  reg [31:0] GEN_469;
  reg [3:0] GEN_220;
  reg [31:0] GEN_470;
  reg  GEN_221;
  reg [31:0] GEN_471;
  reg [3:0] GEN_222;
  reg [31:0] GEN_472;
  reg [63:0] GEN_223;
  reg [63:0] GEN_473;
  reg  GEN_224;
  reg [31:0] GEN_474;
  reg  GEN_225;
  reg [31:0] GEN_475;
  reg [64:0] GEN_226;
  reg [95:0] GEN_476;
  reg [4:0] GEN_227;
  reg [31:0] GEN_477;
  reg  GEN_228;
  reg [31:0] GEN_478;
  reg  GEN_229;
  reg [31:0] GEN_479;
  reg  GEN_230;
  reg [31:0] GEN_480;
  reg [4:0] GEN_231;
  reg [31:0] GEN_481;
  reg [63:0] GEN_232;
  reg [63:0] GEN_482;
  reg  GEN_233;
  reg [31:0] GEN_483;
  reg [39:0] GEN_234;
  reg [63:0] GEN_484;
  reg [8:0] GEN_235;
  reg [31:0] GEN_485;
  reg [4:0] GEN_236;
  reg [31:0] GEN_486;
  reg [2:0] GEN_237;
  reg [31:0] GEN_487;
  reg  GEN_238;
  reg [31:0] GEN_488;
  reg [63:0] GEN_239;
  reg [63:0] GEN_489;
  reg  GEN_240;
  reg [31:0] GEN_490;
  reg [63:0] GEN_241;
  reg [63:0] GEN_491;
  reg  GEN_242;
  reg [31:0] GEN_492;
  reg  GEN_243;
  reg [31:0] GEN_493;
  reg  GEN_244;
  reg [31:0] GEN_494;
  reg [25:0] GEN_245;
  reg [31:0] GEN_495;
  reg  GEN_246;
  reg [31:0] GEN_496;
  reg [2:0] GEN_247;
  reg [31:0] GEN_497;
  reg  GEN_248;
  reg [31:0] GEN_498;
  reg [2:0] GEN_249;
  reg [31:0] GEN_499;
  reg [11:0] GEN_250;
  reg [31:0] GEN_500;
  reg [63:0] GEN_251;
  reg [63:0] GEN_501;
  reg  GEN_252;
  reg [31:0] GEN_502;
  reg  GEN_253;
  reg [31:0] GEN_503;
  reg [4:0] GEN_254;
  reg [31:0] GEN_504;
  reg  GEN_255;
  reg [31:0] GEN_505;
  reg  GEN_256;
  reg [31:0] GEN_506;
  reg  GEN_257;
  reg [31:0] GEN_507;
  reg  GEN_258;
  reg [31:0] GEN_508;
  reg  GEN_259;
  reg [31:0] GEN_509;
  reg  GEN_260;
  reg [31:0] GEN_510;
  reg  GEN_261;
  reg [31:0] GEN_511;
  reg  GEN_262;
  reg [31:0] GEN_512;
  reg  GEN_263;
  reg [31:0] GEN_513;
  reg  GEN_264;
  reg [31:0] GEN_514;
  reg  GEN_265;
  reg [31:0] GEN_515;
  reg  GEN_266;
  reg [31:0] GEN_516;
  reg  GEN_267;
  reg [31:0] GEN_517;
  reg  GEN_268;
  reg [31:0] GEN_518;
  reg  GEN_269;
  reg [31:0] GEN_519;
  reg  GEN_270;
  reg [31:0] GEN_520;
  reg [2:0] GEN_271;
  reg [31:0] GEN_521;
  reg [1:0] GEN_272;
  reg [31:0] GEN_522;
  reg [64:0] GEN_273;
  reg [95:0] GEN_523;
  reg [64:0] GEN_274;
  reg [95:0] GEN_524;
  reg [64:0] GEN_275;
  reg [95:0] GEN_525;
  reg  GEN_276;
  reg [31:0] GEN_526;
  CSRFile csr (
    .clk(csr_clk),
    .reset(csr_reset),
    .io_prci_reset(csr_io_prci_reset),
    .io_prci_id(csr_io_prci_id),
    .io_prci_interrupts_meip(csr_io_prci_interrupts_meip),
    .io_prci_interrupts_seip(csr_io_prci_interrupts_seip),
    .io_prci_interrupts_debug(csr_io_prci_interrupts_debug),
    .io_prci_interrupts_mtip(csr_io_prci_interrupts_mtip),
    .io_prci_interrupts_msip(csr_io_prci_interrupts_msip),
    .io_rw_addr(csr_io_rw_addr),
    .io_rw_cmd(csr_io_rw_cmd),
    .io_rw_rdata(csr_io_rw_rdata),
    .io_rw_wdata(csr_io_rw_wdata),
    .io_csr_stall(csr_io_csr_stall),
    .io_csr_xcpt(csr_io_csr_xcpt),
    .io_eret(csr_io_eret),
    .io_singleStep(csr_io_singleStep),
    .io_status_debug(csr_io_status_debug),
    .io_status_prv(csr_io_status_prv),
    .io_status_sd(csr_io_status_sd),
    .io_status_zero3(csr_io_status_zero3),
    .io_status_sd_rv32(csr_io_status_sd_rv32),
    .io_status_zero2(csr_io_status_zero2),
    .io_status_vm(csr_io_status_vm),
    .io_status_zero1(csr_io_status_zero1),
    .io_status_mxr(csr_io_status_mxr),
    .io_status_pum(csr_io_status_pum),
    .io_status_mprv(csr_io_status_mprv),
    .io_status_xs(csr_io_status_xs),
    .io_status_fs(csr_io_status_fs),
    .io_status_mpp(csr_io_status_mpp),
    .io_status_hpp(csr_io_status_hpp),
    .io_status_spp(csr_io_status_spp),
    .io_status_mpie(csr_io_status_mpie),
    .io_status_hpie(csr_io_status_hpie),
    .io_status_spie(csr_io_status_spie),
    .io_status_upie(csr_io_status_upie),
    .io_status_mie(csr_io_status_mie),
    .io_status_hie(csr_io_status_hie),
    .io_status_sie(csr_io_status_sie),
    .io_status_uie(csr_io_status_uie),
    .io_ptbr_asid(csr_io_ptbr_asid),
    .io_ptbr_ppn(csr_io_ptbr_ppn),
    .io_evec(csr_io_evec),
    .io_exception(csr_io_exception),
    .io_retire(csr_io_retire),
    .io_cause(csr_io_cause),
    .io_pc(csr_io_pc),
    .io_badaddr(csr_io_badaddr),
    .io_fatc(csr_io_fatc),
    .io_time(csr_io_time),
    .io_fcsr_rm(csr_io_fcsr_rm),
    .io_fcsr_flags_valid(csr_io_fcsr_flags_valid),
    .io_fcsr_flags_bits(csr_io_fcsr_flags_bits),
    .io_rocc_cmd_ready(csr_io_rocc_cmd_ready),
    .io_rocc_cmd_valid(csr_io_rocc_cmd_valid),
    .io_rocc_cmd_bits_inst_funct(csr_io_rocc_cmd_bits_inst_funct),
    .io_rocc_cmd_bits_inst_rs2(csr_io_rocc_cmd_bits_inst_rs2),
    .io_rocc_cmd_bits_inst_rs1(csr_io_rocc_cmd_bits_inst_rs1),
    .io_rocc_cmd_bits_inst_xd(csr_io_rocc_cmd_bits_inst_xd),
    .io_rocc_cmd_bits_inst_xs1(csr_io_rocc_cmd_bits_inst_xs1),
    .io_rocc_cmd_bits_inst_xs2(csr_io_rocc_cmd_bits_inst_xs2),
    .io_rocc_cmd_bits_inst_rd(csr_io_rocc_cmd_bits_inst_rd),
    .io_rocc_cmd_bits_inst_opcode(csr_io_rocc_cmd_bits_inst_opcode),
    .io_rocc_cmd_bits_rs1(csr_io_rocc_cmd_bits_rs1),
    .io_rocc_cmd_bits_rs2(csr_io_rocc_cmd_bits_rs2),
    .io_rocc_resp_ready(csr_io_rocc_resp_ready),
    .io_rocc_resp_valid(csr_io_rocc_resp_valid),
    .io_rocc_resp_bits_rd(csr_io_rocc_resp_bits_rd),
    .io_rocc_resp_bits_data(csr_io_rocc_resp_bits_data),
    .io_rocc_mem_req_ready(csr_io_rocc_mem_req_ready),
    .io_rocc_mem_req_valid(csr_io_rocc_mem_req_valid),
    .io_rocc_mem_req_bits_addr(csr_io_rocc_mem_req_bits_addr),
    .io_rocc_mem_req_bits_tag(csr_io_rocc_mem_req_bits_tag),
    .io_rocc_mem_req_bits_cmd(csr_io_rocc_mem_req_bits_cmd),
    .io_rocc_mem_req_bits_typ(csr_io_rocc_mem_req_bits_typ),
    .io_rocc_mem_req_bits_phys(csr_io_rocc_mem_req_bits_phys),
    .io_rocc_mem_req_bits_data(csr_io_rocc_mem_req_bits_data),
    .io_rocc_mem_s1_kill(csr_io_rocc_mem_s1_kill),
    .io_rocc_mem_s1_data(csr_io_rocc_mem_s1_data),
    .io_rocc_mem_s2_nack(csr_io_rocc_mem_s2_nack),
    .io_rocc_mem_resp_valid(csr_io_rocc_mem_resp_valid),
    .io_rocc_mem_resp_bits_addr(csr_io_rocc_mem_resp_bits_addr),
    .io_rocc_mem_resp_bits_tag(csr_io_rocc_mem_resp_bits_tag),
    .io_rocc_mem_resp_bits_cmd(csr_io_rocc_mem_resp_bits_cmd),
    .io_rocc_mem_resp_bits_typ(csr_io_rocc_mem_resp_bits_typ),
    .io_rocc_mem_resp_bits_data(csr_io_rocc_mem_resp_bits_data),
    .io_rocc_mem_resp_bits_replay(csr_io_rocc_mem_resp_bits_replay),
    .io_rocc_mem_resp_bits_has_data(csr_io_rocc_mem_resp_bits_has_data),
    .io_rocc_mem_resp_bits_data_word_bypass(csr_io_rocc_mem_resp_bits_data_word_bypass),
    .io_rocc_mem_resp_bits_store_data(csr_io_rocc_mem_resp_bits_store_data),
    .io_rocc_mem_replay_next(csr_io_rocc_mem_replay_next),
    .io_rocc_mem_xcpt_ma_ld(csr_io_rocc_mem_xcpt_ma_ld),
    .io_rocc_mem_xcpt_ma_st(csr_io_rocc_mem_xcpt_ma_st),
    .io_rocc_mem_xcpt_pf_ld(csr_io_rocc_mem_xcpt_pf_ld),
    .io_rocc_mem_xcpt_pf_st(csr_io_rocc_mem_xcpt_pf_st),
    .io_rocc_mem_invalidate_lr(csr_io_rocc_mem_invalidate_lr),
    .io_rocc_mem_ordered(csr_io_rocc_mem_ordered),
    .io_rocc_busy(csr_io_rocc_busy),
    .io_rocc_status_debug(csr_io_rocc_status_debug),
    .io_rocc_status_prv(csr_io_rocc_status_prv),
    .io_rocc_status_sd(csr_io_rocc_status_sd),
    .io_rocc_status_zero3(csr_io_rocc_status_zero3),
    .io_rocc_status_sd_rv32(csr_io_rocc_status_sd_rv32),
    .io_rocc_status_zero2(csr_io_rocc_status_zero2),
    .io_rocc_status_vm(csr_io_rocc_status_vm),
    .io_rocc_status_zero1(csr_io_rocc_status_zero1),
    .io_rocc_status_mxr(csr_io_rocc_status_mxr),
    .io_rocc_status_pum(csr_io_rocc_status_pum),
    .io_rocc_status_mprv(csr_io_rocc_status_mprv),
    .io_rocc_status_xs(csr_io_rocc_status_xs),
    .io_rocc_status_fs(csr_io_rocc_status_fs),
    .io_rocc_status_mpp(csr_io_rocc_status_mpp),
    .io_rocc_status_hpp(csr_io_rocc_status_hpp),
    .io_rocc_status_spp(csr_io_rocc_status_spp),
    .io_rocc_status_mpie(csr_io_rocc_status_mpie),
    .io_rocc_status_hpie(csr_io_rocc_status_hpie),
    .io_rocc_status_spie(csr_io_rocc_status_spie),
    .io_rocc_status_upie(csr_io_rocc_status_upie),
    .io_rocc_status_mie(csr_io_rocc_status_mie),
    .io_rocc_status_hie(csr_io_rocc_status_hie),
    .io_rocc_status_sie(csr_io_rocc_status_sie),
    .io_rocc_status_uie(csr_io_rocc_status_uie),
    .io_rocc_interrupt(csr_io_rocc_interrupt),
    .io_rocc_autl_acquire_ready(csr_io_rocc_autl_acquire_ready),
    .io_rocc_autl_acquire_valid(csr_io_rocc_autl_acquire_valid),
    .io_rocc_autl_acquire_bits_addr_block(csr_io_rocc_autl_acquire_bits_addr_block),
    .io_rocc_autl_acquire_bits_client_xact_id(csr_io_rocc_autl_acquire_bits_client_xact_id),
    .io_rocc_autl_acquire_bits_addr_beat(csr_io_rocc_autl_acquire_bits_addr_beat),
    .io_rocc_autl_acquire_bits_is_builtin_type(csr_io_rocc_autl_acquire_bits_is_builtin_type),
    .io_rocc_autl_acquire_bits_a_type(csr_io_rocc_autl_acquire_bits_a_type),
    .io_rocc_autl_acquire_bits_union(csr_io_rocc_autl_acquire_bits_union),
    .io_rocc_autl_acquire_bits_data(csr_io_rocc_autl_acquire_bits_data),
    .io_rocc_autl_grant_ready(csr_io_rocc_autl_grant_ready),
    .io_rocc_autl_grant_valid(csr_io_rocc_autl_grant_valid),
    .io_rocc_autl_grant_bits_addr_beat(csr_io_rocc_autl_grant_bits_addr_beat),
    .io_rocc_autl_grant_bits_client_xact_id(csr_io_rocc_autl_grant_bits_client_xact_id),
    .io_rocc_autl_grant_bits_manager_xact_id(csr_io_rocc_autl_grant_bits_manager_xact_id),
    .io_rocc_autl_grant_bits_is_builtin_type(csr_io_rocc_autl_grant_bits_is_builtin_type),
    .io_rocc_autl_grant_bits_g_type(csr_io_rocc_autl_grant_bits_g_type),
    .io_rocc_autl_grant_bits_data(csr_io_rocc_autl_grant_bits_data),
    .io_rocc_fpu_req_ready(csr_io_rocc_fpu_req_ready),
    .io_rocc_fpu_req_valid(csr_io_rocc_fpu_req_valid),
    .io_rocc_fpu_req_bits_cmd(csr_io_rocc_fpu_req_bits_cmd),
    .io_rocc_fpu_req_bits_ldst(csr_io_rocc_fpu_req_bits_ldst),
    .io_rocc_fpu_req_bits_wen(csr_io_rocc_fpu_req_bits_wen),
    .io_rocc_fpu_req_bits_ren1(csr_io_rocc_fpu_req_bits_ren1),
    .io_rocc_fpu_req_bits_ren2(csr_io_rocc_fpu_req_bits_ren2),
    .io_rocc_fpu_req_bits_ren3(csr_io_rocc_fpu_req_bits_ren3),
    .io_rocc_fpu_req_bits_swap12(csr_io_rocc_fpu_req_bits_swap12),
    .io_rocc_fpu_req_bits_swap23(csr_io_rocc_fpu_req_bits_swap23),
    .io_rocc_fpu_req_bits_single(csr_io_rocc_fpu_req_bits_single),
    .io_rocc_fpu_req_bits_fromint(csr_io_rocc_fpu_req_bits_fromint),
    .io_rocc_fpu_req_bits_toint(csr_io_rocc_fpu_req_bits_toint),
    .io_rocc_fpu_req_bits_fastpipe(csr_io_rocc_fpu_req_bits_fastpipe),
    .io_rocc_fpu_req_bits_fma(csr_io_rocc_fpu_req_bits_fma),
    .io_rocc_fpu_req_bits_div(csr_io_rocc_fpu_req_bits_div),
    .io_rocc_fpu_req_bits_sqrt(csr_io_rocc_fpu_req_bits_sqrt),
    .io_rocc_fpu_req_bits_round(csr_io_rocc_fpu_req_bits_round),
    .io_rocc_fpu_req_bits_wflags(csr_io_rocc_fpu_req_bits_wflags),
    .io_rocc_fpu_req_bits_rm(csr_io_rocc_fpu_req_bits_rm),
    .io_rocc_fpu_req_bits_typ(csr_io_rocc_fpu_req_bits_typ),
    .io_rocc_fpu_req_bits_in1(csr_io_rocc_fpu_req_bits_in1),
    .io_rocc_fpu_req_bits_in2(csr_io_rocc_fpu_req_bits_in2),
    .io_rocc_fpu_req_bits_in3(csr_io_rocc_fpu_req_bits_in3),
    .io_rocc_fpu_resp_ready(csr_io_rocc_fpu_resp_ready),
    .io_rocc_fpu_resp_valid(csr_io_rocc_fpu_resp_valid),
    .io_rocc_fpu_resp_bits_data(csr_io_rocc_fpu_resp_bits_data),
    .io_rocc_fpu_resp_bits_exc(csr_io_rocc_fpu_resp_bits_exc),
    .io_rocc_exception(csr_io_rocc_exception),
    .io_rocc_csr_waddr(csr_io_rocc_csr_waddr),
    .io_rocc_csr_wdata(csr_io_rocc_csr_wdata),
    .io_rocc_csr_wen(csr_io_rocc_csr_wen),
    .io_rocc_host_id(csr_io_rocc_host_id),
    .io_interrupt(csr_io_interrupt),
    .io_interrupt_cause(csr_io_interrupt_cause),
    .io_bp_0_control_tdrtype(csr_io_bp_0_control_tdrtype),
    .io_bp_0_control_bpamaskmax(csr_io_bp_0_control_bpamaskmax),
    .io_bp_0_control_reserved(csr_io_bp_0_control_reserved),
    .io_bp_0_control_bpaction(csr_io_bp_0_control_bpaction),
    .io_bp_0_control_bpmatch(csr_io_bp_0_control_bpmatch),
    .io_bp_0_control_m(csr_io_bp_0_control_m),
    .io_bp_0_control_h(csr_io_bp_0_control_h),
    .io_bp_0_control_s(csr_io_bp_0_control_s),
    .io_bp_0_control_u(csr_io_bp_0_control_u),
    .io_bp_0_control_r(csr_io_bp_0_control_r),
    .io_bp_0_control_w(csr_io_bp_0_control_w),
    .io_bp_0_control_x(csr_io_bp_0_control_x),
    .io_bp_0_address(csr_io_bp_0_address)
  );
  BreakpointUnit bpu (
    .clk(bpu_clk),
    .reset(bpu_reset),
    .io_status_debug(bpu_io_status_debug),
    .io_status_prv(bpu_io_status_prv),
    .io_status_sd(bpu_io_status_sd),
    .io_status_zero3(bpu_io_status_zero3),
    .io_status_sd_rv32(bpu_io_status_sd_rv32),
    .io_status_zero2(bpu_io_status_zero2),
    .io_status_vm(bpu_io_status_vm),
    .io_status_zero1(bpu_io_status_zero1),
    .io_status_mxr(bpu_io_status_mxr),
    .io_status_pum(bpu_io_status_pum),
    .io_status_mprv(bpu_io_status_mprv),
    .io_status_xs(bpu_io_status_xs),
    .io_status_fs(bpu_io_status_fs),
    .io_status_mpp(bpu_io_status_mpp),
    .io_status_hpp(bpu_io_status_hpp),
    .io_status_spp(bpu_io_status_spp),
    .io_status_mpie(bpu_io_status_mpie),
    .io_status_hpie(bpu_io_status_hpie),
    .io_status_spie(bpu_io_status_spie),
    .io_status_upie(bpu_io_status_upie),
    .io_status_mie(bpu_io_status_mie),
    .io_status_hie(bpu_io_status_hie),
    .io_status_sie(bpu_io_status_sie),
    .io_status_uie(bpu_io_status_uie),
    .io_bp_0_control_tdrtype(bpu_io_bp_0_control_tdrtype),
    .io_bp_0_control_bpamaskmax(bpu_io_bp_0_control_bpamaskmax),
    .io_bp_0_control_reserved(bpu_io_bp_0_control_reserved),
    .io_bp_0_control_bpaction(bpu_io_bp_0_control_bpaction),
    .io_bp_0_control_bpmatch(bpu_io_bp_0_control_bpmatch),
    .io_bp_0_control_m(bpu_io_bp_0_control_m),
    .io_bp_0_control_h(bpu_io_bp_0_control_h),
    .io_bp_0_control_s(bpu_io_bp_0_control_s),
    .io_bp_0_control_u(bpu_io_bp_0_control_u),
    .io_bp_0_control_r(bpu_io_bp_0_control_r),
    .io_bp_0_control_w(bpu_io_bp_0_control_w),
    .io_bp_0_control_x(bpu_io_bp_0_control_x),
    .io_bp_0_address(bpu_io_bp_0_address),
    .io_pc(bpu_io_pc),
    .io_ea(bpu_io_ea),
    .io_xcpt_if(bpu_io_xcpt_if),
    .io_xcpt_ld(bpu_io_xcpt_ld),
    .io_xcpt_st(bpu_io_xcpt_st)
  );
  ALU alu (
    .clk(alu_clk),
    .reset(alu_reset),
    .io_dw(alu_io_dw),
    .io_fn(alu_io_fn),
    .io_in2(alu_io_in2),
    .io_in1(alu_io_in1),
    .io_out(alu_io_out),
    .io_adder_out(alu_io_adder_out),
    .io_cmp_out(alu_io_cmp_out)
  );
  MulDiv div (
    .clk(div_clk),
    .reset(div_reset),
    .io_req_ready(div_io_req_ready),
    .io_req_valid(div_io_req_valid),
    .io_req_bits_fn(div_io_req_bits_fn),
    .io_req_bits_dw(div_io_req_bits_dw),
    .io_req_bits_in1(div_io_req_bits_in1),
    .io_req_bits_in2(div_io_req_bits_in2),
    .io_req_bits_tag(div_io_req_bits_tag),
    .io_kill(div_io_kill),
    .io_resp_ready(div_io_resp_ready),
    .io_resp_valid(div_io_resp_valid),
    .io_resp_bits_data(div_io_resp_bits_data),
    .io_resp_bits_tag(div_io_resp_bits_tag)
  );
  assign io_imem_req_valid = take_pc_mem_wb;
  assign io_imem_req_bits_pc = T_8445;
  assign io_imem_req_bits_speculative = T_8180;
  assign io_imem_resp_ready = T_8453;
  assign io_imem_btb_update_valid = T_8461;
  assign io_imem_btb_update_bits_prediction_valid = mem_reg_btb_hit;
  assign io_imem_btb_update_bits_prediction_bits_taken = mem_reg_btb_resp_taken;
  assign io_imem_btb_update_bits_prediction_bits_mask = mem_reg_btb_resp_mask;
  assign io_imem_btb_update_bits_prediction_bits_bridx = mem_reg_btb_resp_bridx;
  assign io_imem_btb_update_bits_prediction_bits_target = mem_reg_btb_resp_target;
  assign io_imem_btb_update_bits_prediction_bits_entry = mem_reg_btb_resp_entry;
  assign io_imem_btb_update_bits_prediction_bits_bht_history = mem_reg_btb_resp_bht_history;
  assign io_imem_btb_update_bits_prediction_bits_bht_value = mem_reg_btb_resp_bht_value;
  assign io_imem_btb_update_bits_pc = mem_reg_pc[38:0];
  assign io_imem_btb_update_bits_target = io_imem_req_bits_pc[38:0];
  assign io_imem_btb_update_bits_taken = GEN_154;
  assign io_imem_btb_update_bits_isJump = T_8462;
  assign io_imem_btb_update_bits_isReturn = T_8468;
  assign io_imem_btb_update_bits_br_pc = mem_reg_pc[38:0];
  assign io_imem_bht_update_valid = T_8472;
  assign io_imem_bht_update_bits_prediction_valid = io_imem_btb_update_bits_prediction_valid;
  assign io_imem_bht_update_bits_prediction_bits_taken = io_imem_btb_update_bits_prediction_bits_taken;
  assign io_imem_bht_update_bits_prediction_bits_mask = io_imem_btb_update_bits_prediction_bits_mask;
  assign io_imem_bht_update_bits_prediction_bits_bridx = io_imem_btb_update_bits_prediction_bits_bridx;
  assign io_imem_bht_update_bits_prediction_bits_target = io_imem_btb_update_bits_prediction_bits_target;
  assign io_imem_bht_update_bits_prediction_bits_entry = io_imem_btb_update_bits_prediction_bits_entry;
  assign io_imem_bht_update_bits_prediction_bits_bht_history = io_imem_btb_update_bits_prediction_bits_bht_history;
  assign io_imem_bht_update_bits_prediction_bits_bht_value = io_imem_btb_update_bits_prediction_bits_bht_value;
  assign io_imem_bht_update_bits_pc = mem_reg_pc[38:0];
  assign io_imem_bht_update_bits_taken = mem_br_taken;
  assign io_imem_bht_update_bits_mispredict = mem_wrong_npc;
  assign io_imem_ras_update_valid = T_8479;
  assign io_imem_ras_update_bits_isCall = T_8481;
  assign io_imem_ras_update_bits_isReturn = io_imem_btb_update_bits_isReturn;
  assign io_imem_ras_update_bits_returnAddr = mem_int_wdata[38:0];
  assign io_imem_ras_update_bits_prediction_valid = io_imem_btb_update_bits_prediction_valid;
  assign io_imem_ras_update_bits_prediction_bits_taken = io_imem_btb_update_bits_prediction_bits_taken;
  assign io_imem_ras_update_bits_prediction_bits_mask = io_imem_btb_update_bits_prediction_bits_mask;
  assign io_imem_ras_update_bits_prediction_bits_bridx = io_imem_btb_update_bits_prediction_bits_bridx;
  assign io_imem_ras_update_bits_prediction_bits_target = io_imem_btb_update_bits_prediction_bits_target;
  assign io_imem_ras_update_bits_prediction_bits_entry = io_imem_btb_update_bits_prediction_bits_entry;
  assign io_imem_ras_update_bits_prediction_bits_bht_history = io_imem_btb_update_bits_prediction_bits_bht_history;
  assign io_imem_ras_update_bits_prediction_bits_bht_value = io_imem_btb_update_bits_prediction_bits_bht_value;
  assign io_imem_flush_icache = T_8449;
  assign io_imem_flush_tlb = csr_io_fatc;
  assign io_dmem_req_valid = T_8486;
  assign io_dmem_req_bits_addr = T_8511;
  assign io_dmem_req_bits_tag = {{3'd0}, ex_dcache_tag};
  assign io_dmem_req_bits_cmd = ex_ctrl_mem_cmd;
  assign io_dmem_req_bits_typ = ex_ctrl_mem_type;
  assign io_dmem_req_bits_phys = 1'h0;
  assign io_dmem_req_bits_data = GEN_155;
  assign io_dmem_s1_kill = T_8176;
  assign io_dmem_s1_data = T_8513;
  assign io_dmem_invalidate_lr = wb_xcpt;
  assign io_ptw_ptbr_asid = csr_io_ptbr_asid;
  assign io_ptw_ptbr_ppn = csr_io_ptbr_ppn;
  assign io_ptw_invalidate = csr_io_fatc;
  assign io_ptw_status_debug = csr_io_status_debug;
  assign io_ptw_status_prv = csr_io_status_prv;
  assign io_ptw_status_sd = csr_io_status_sd;
  assign io_ptw_status_zero3 = csr_io_status_zero3;
  assign io_ptw_status_sd_rv32 = csr_io_status_sd_rv32;
  assign io_ptw_status_zero2 = csr_io_status_zero2;
  assign io_ptw_status_vm = csr_io_status_vm;
  assign io_ptw_status_zero1 = csr_io_status_zero1;
  assign io_ptw_status_mxr = csr_io_status_mxr;
  assign io_ptw_status_pum = csr_io_status_pum;
  assign io_ptw_status_mprv = csr_io_status_mprv;
  assign io_ptw_status_xs = csr_io_status_xs;
  assign io_ptw_status_fs = csr_io_status_fs;
  assign io_ptw_status_mpp = csr_io_status_mpp;
  assign io_ptw_status_hpp = csr_io_status_hpp;
  assign io_ptw_status_spp = csr_io_status_spp;
  assign io_ptw_status_mpie = csr_io_status_mpie;
  assign io_ptw_status_hpie = csr_io_status_hpie;
  assign io_ptw_status_spie = csr_io_status_spie;
  assign io_ptw_status_upie = csr_io_status_upie;
  assign io_ptw_status_mie = csr_io_status_mie;
  assign io_ptw_status_hie = csr_io_status_hie;
  assign io_ptw_status_sie = csr_io_status_sie;
  assign io_ptw_status_uie = csr_io_status_uie;
  assign io_fpu_inst = io_imem_resp_bits_data_0;
  assign io_fpu_fromint_data = T_7743;
  assign io_fpu_fcsr_rm = csr_io_fcsr_rm;
  assign io_fpu_dmem_resp_val = T_8485;
  assign io_fpu_dmem_resp_type = io_dmem_resp_bits_typ;
  assign io_fpu_dmem_resp_tag = dmem_resp_waddr[4:0];
  assign io_fpu_dmem_resp_data = io_dmem_resp_bits_data_word_bypass;
  assign io_fpu_valid = T_8484;
  assign io_fpu_killx = ctrl_killx;
  assign io_fpu_killm = killm_common;
  assign io_fpu_cp_req_valid = GEN_156;
  assign io_fpu_cp_req_bits_cmd = GEN_157;
  assign io_fpu_cp_req_bits_ldst = GEN_158;
  assign io_fpu_cp_req_bits_wen = GEN_161;
  assign io_fpu_cp_req_bits_ren1 = GEN_162;
  assign io_fpu_cp_req_bits_ren2 = GEN_164;
  assign io_fpu_cp_req_bits_ren3 = GEN_165;
  assign io_fpu_cp_req_bits_swap12 = GEN_180;
  assign io_fpu_cp_req_bits_swap23 = GEN_181;
  assign io_fpu_cp_req_bits_single = GEN_182;
  assign io_fpu_cp_req_bits_fromint = GEN_183;
  assign io_fpu_cp_req_bits_toint = GEN_184;
  assign io_fpu_cp_req_bits_fastpipe = GEN_185;
  assign io_fpu_cp_req_bits_fma = GEN_186;
  assign io_fpu_cp_req_bits_div = GEN_187;
  assign io_fpu_cp_req_bits_sqrt = GEN_188;
  assign io_fpu_cp_req_bits_round = GEN_189;
  assign io_fpu_cp_req_bits_wflags = GEN_190;
  assign io_fpu_cp_req_bits_rm = GEN_191;
  assign io_fpu_cp_req_bits_typ = GEN_192;
  assign io_fpu_cp_req_bits_in1 = GEN_193;
  assign io_fpu_cp_req_bits_in2 = GEN_194;
  assign io_fpu_cp_req_bits_in3 = GEN_195;
  assign io_fpu_cp_resp_ready = GEN_196;
  assign io_rocc_cmd_valid = T_8517;
  assign io_rocc_cmd_bits_inst_funct = T_8539_funct;
  assign io_rocc_cmd_bits_inst_rs2 = T_8539_rs2;
  assign io_rocc_cmd_bits_inst_rs1 = T_8539_rs1;
  assign io_rocc_cmd_bits_inst_xd = T_8539_xd;
  assign io_rocc_cmd_bits_inst_xs1 = T_8539_xs1;
  assign io_rocc_cmd_bits_inst_xs2 = T_8539_xs2;
  assign io_rocc_cmd_bits_inst_rd = T_8539_rd;
  assign io_rocc_cmd_bits_inst_opcode = T_8539_opcode;
  assign io_rocc_cmd_bits_rs1 = wb_reg_wdata;
  assign io_rocc_cmd_bits_rs2 = wb_reg_rs2;
  assign io_rocc_resp_ready = GEN_197;
  assign io_rocc_mem_req_ready = GEN_198;
  assign io_rocc_mem_s2_nack = GEN_199;
  assign io_rocc_mem_resp_valid = GEN_200;
  assign io_rocc_mem_resp_bits_addr = GEN_201;
  assign io_rocc_mem_resp_bits_tag = GEN_202;
  assign io_rocc_mem_resp_bits_cmd = GEN_203;
  assign io_rocc_mem_resp_bits_typ = GEN_204;
  assign io_rocc_mem_resp_bits_data = GEN_205;
  assign io_rocc_mem_resp_bits_replay = GEN_206;
  assign io_rocc_mem_resp_bits_has_data = GEN_207;
  assign io_rocc_mem_resp_bits_data_word_bypass = GEN_208;
  assign io_rocc_mem_resp_bits_store_data = GEN_209;
  assign io_rocc_mem_replay_next = GEN_210;
  assign io_rocc_mem_xcpt_ma_ld = GEN_211;
  assign io_rocc_mem_xcpt_ma_st = GEN_212;
  assign io_rocc_mem_xcpt_pf_ld = GEN_213;
  assign io_rocc_mem_xcpt_pf_st = GEN_214;
  assign io_rocc_mem_ordered = GEN_215;
  assign io_rocc_status_debug = csr_io_status_debug;
  assign io_rocc_status_prv = csr_io_status_prv;
  assign io_rocc_status_sd = csr_io_status_sd;
  assign io_rocc_status_zero3 = csr_io_status_zero3;
  assign io_rocc_status_sd_rv32 = csr_io_status_sd_rv32;
  assign io_rocc_status_zero2 = csr_io_status_zero2;
  assign io_rocc_status_vm = csr_io_status_vm;
  assign io_rocc_status_zero1 = csr_io_status_zero1;
  assign io_rocc_status_mxr = csr_io_status_mxr;
  assign io_rocc_status_pum = csr_io_status_pum;
  assign io_rocc_status_mprv = csr_io_status_mprv;
  assign io_rocc_status_xs = csr_io_status_xs;
  assign io_rocc_status_fs = csr_io_status_fs;
  assign io_rocc_status_mpp = csr_io_status_mpp;
  assign io_rocc_status_hpp = csr_io_status_hpp;
  assign io_rocc_status_spp = csr_io_status_spp;
  assign io_rocc_status_mpie = csr_io_status_mpie;
  assign io_rocc_status_hpie = csr_io_status_hpie;
  assign io_rocc_status_spie = csr_io_status_spie;
  assign io_rocc_status_upie = csr_io_status_upie;
  assign io_rocc_status_mie = csr_io_status_mie;
  assign io_rocc_status_hie = csr_io_status_hie;
  assign io_rocc_status_sie = csr_io_status_sie;
  assign io_rocc_status_uie = csr_io_status_uie;
  assign io_rocc_autl_acquire_ready = GEN_216;
  assign io_rocc_autl_grant_valid = GEN_217;
  assign io_rocc_autl_grant_bits_addr_beat = GEN_218;
  assign io_rocc_autl_grant_bits_client_xact_id = GEN_219;
  assign io_rocc_autl_grant_bits_manager_xact_id = GEN_220;
  assign io_rocc_autl_grant_bits_is_builtin_type = GEN_221;
  assign io_rocc_autl_grant_bits_g_type = GEN_222;
  assign io_rocc_autl_grant_bits_data = GEN_223;
  assign io_rocc_fpu_req_ready = GEN_224;
  assign io_rocc_fpu_resp_valid = GEN_225;
  assign io_rocc_fpu_resp_bits_data = GEN_226;
  assign io_rocc_fpu_resp_bits_exc = GEN_227;
  assign io_rocc_exception = T_8520;
  assign io_rocc_csr_waddr = csr_io_rocc_csr_waddr;
  assign io_rocc_csr_wdata = csr_io_rocc_csr_wdata;
  assign io_rocc_csr_wen = csr_io_rocc_csr_wen;
  assign io_rocc_host_id = GEN_228;
  assign take_pc_mem = T_8108;
  assign take_pc_wb = T_8200;
  assign take_pc_mem_wb = take_pc_wb | take_pc_mem;
  assign id_ctrl_legal = T_7044;
  assign id_ctrl_fp = T_7055;
  assign id_ctrl_rocc = 1'h0;
  assign id_ctrl_branch = T_7060;
  assign id_ctrl_jal = T_7066;
  assign id_ctrl_jalr = T_7072;
  assign id_ctrl_rxs2 = T_7090;
  assign id_ctrl_rxs1 = T_7116;
  assign id_ctrl_sel_alu2 = T_7160;
  assign id_ctrl_sel_alu1 = T_7186;
  assign id_ctrl_sel_imm = T_7222;
  assign id_ctrl_alu_dw = T_7233;
  assign id_ctrl_alu_fn = T_7317;
  assign id_ctrl_mem = T_7338;
  assign id_ctrl_mem_cmd = T_7398;
  assign id_ctrl_mem_type = T_7418;
  assign id_ctrl_rfs1 = T_7434;
  assign id_ctrl_rfs2 = T_7451;
  assign id_ctrl_rfs3 = T_7430;
  assign id_ctrl_wfd = T_7466;
  assign id_ctrl_div = T_7470;
  assign id_ctrl_wxd = T_7508;
  assign id_ctrl_csr = T_7528;
  assign id_ctrl_fence_i = T_7532;
  assign id_ctrl_fence = T_7538;
  assign id_ctrl_amo = T_7544;
  assign T_6844 = io_imem_resp_bits_data_0 & 32'h207f;
  assign T_6846 = T_6844 == 32'h3;
  assign T_6848 = io_imem_resp_bits_data_0 & 32'h106f;
  assign T_6850 = T_6848 == 32'h3;
  assign T_6852 = io_imem_resp_bits_data_0 & 32'h607f;
  assign T_6854 = T_6852 == 32'hf;
  assign T_6856 = io_imem_resp_bits_data_0 & 32'h7077;
  assign T_6858 = T_6856 == 32'h13;
  assign T_6860 = io_imem_resp_bits_data_0 & 32'h5f;
  assign T_6862 = T_6860 == 32'h17;
  assign T_6864 = io_imem_resp_bits_data_0 & 32'hfc00007f;
  assign T_6866 = T_6864 == 32'h33;
  assign T_6868 = io_imem_resp_bits_data_0 & 32'hbe007077;
  assign T_6870 = T_6868 == 32'h33;
  assign T_6872 = io_imem_resp_bits_data_0 & 32'h4000073;
  assign T_6874 = T_6872 == 32'h43;
  assign T_6876 = io_imem_resp_bits_data_0 & 32'he400007f;
  assign T_6878 = T_6876 == 32'h53;
  assign T_6880 = io_imem_resp_bits_data_0 & 32'h707b;
  assign T_6882 = T_6880 == 32'h63;
  assign T_6884 = io_imem_resp_bits_data_0 & 32'h7f;
  assign T_6886 = T_6884 == 32'h6f;
  assign T_6888 = io_imem_resp_bits_data_0 & 32'hffefffff;
  assign T_6890 = T_6888 == 32'h73;
  assign T_6892 = io_imem_resp_bits_data_0 & 32'hfc00305f;
  assign T_6894 = T_6892 == 32'h1013;
  assign T_6896 = io_imem_resp_bits_data_0 & 32'hfe00305f;
  assign T_6898 = T_6896 == 32'h101b;
  assign T_6900 = io_imem_resp_bits_data_0 & 32'h605b;
  assign T_6902 = T_6900 == 32'h2003;
  assign T_6906 = T_6844 == 32'h2013;
  assign T_6908 = io_imem_resp_bits_data_0 & 32'h1800607f;
  assign T_6910 = T_6908 == 32'h202f;
  assign T_6914 = T_6844 == 32'h2073;
  assign T_6916 = io_imem_resp_bits_data_0 & 32'hbc00707f;
  assign T_6918 = T_6916 == 32'h5013;
  assign T_6920 = io_imem_resp_bits_data_0 & 32'hbe00705f;
  assign T_6922 = T_6920 == 32'h501b;
  assign T_6926 = T_6868 == 32'h5033;
  assign T_6928 = io_imem_resp_bits_data_0 & 32'hfe004077;
  assign T_6930 = T_6928 == 32'h2004033;
  assign T_6932 = io_imem_resp_bits_data_0 & 32'he800607f;
  assign T_6934 = T_6932 == 32'h800202f;
  assign T_6936 = io_imem_resp_bits_data_0 & 32'hf9f0607f;
  assign T_6938 = T_6936 == 32'h1000202f;
  assign T_6940 = io_imem_resp_bits_data_0 & 32'hdfffffff;
  assign T_6942 = T_6940 == 32'h10200073;
  assign T_6944 = io_imem_resp_bits_data_0 & 32'hfff07fff;
  assign T_6946 = T_6944 == 32'h10400073;
  assign T_6948 = io_imem_resp_bits_data_0 == 32'h10500073;
  assign T_6950 = io_imem_resp_bits_data_0 & 32'hf400607f;
  assign T_6952 = T_6950 == 32'h20000053;
  assign T_6954 = io_imem_resp_bits_data_0 & 32'h7c00607f;
  assign T_6956 = T_6954 == 32'h20000053;
  assign T_6958 = io_imem_resp_bits_data_0 & 32'h7c00507f;
  assign T_6960 = T_6958 == 32'h20000053;
  assign T_6962 = io_imem_resp_bits_data_0 & 32'h7ff0007f;
  assign T_6964 = T_6962 == 32'h40100053;
  assign T_6968 = T_6962 == 32'h42000053;
  assign T_6970 = io_imem_resp_bits_data_0 & 32'hfdf0007f;
  assign T_6972 = T_6970 == 32'h58000053;
  assign T_6974 = io_imem_resp_bits_data_0 == 32'h7b200073;
  assign T_6976 = io_imem_resp_bits_data_0 & 32'hedc0007f;
  assign T_6978 = T_6976 == 32'hc0000053;
  assign T_6980 = io_imem_resp_bits_data_0 & 32'hfdf0607f;
  assign T_6982 = T_6980 == 32'he0000053;
  assign T_6984 = io_imem_resp_bits_data_0 & 32'hedf0707f;
  assign T_6986 = T_6984 == 32'he0000053;
  assign T_6988 = io_imem_resp_bits_data_0 & 32'h603f;
  assign T_6990 = T_6988 == 32'h23;
  assign T_6992 = io_imem_resp_bits_data_0 & 32'h306f;
  assign T_6994 = T_6992 == 32'h1063;
  assign T_6996 = io_imem_resp_bits_data_0 & 32'h407f;
  assign T_6998 = T_6996 == 32'h4063;
  assign T_7000 = io_imem_resp_bits_data_0 & 32'hfc007077;
  assign T_7002 = T_7000 == 32'h33;
  assign T_7005 = T_6846 | T_6850;
  assign T_7006 = T_7005 | T_6854;
  assign T_7007 = T_7006 | T_6858;
  assign T_7008 = T_7007 | T_6862;
  assign T_7009 = T_7008 | T_6866;
  assign T_7010 = T_7009 | T_6870;
  assign T_7011 = T_7010 | T_6874;
  assign T_7012 = T_7011 | T_6878;
  assign T_7013 = T_7012 | T_6882;
  assign T_7014 = T_7013 | T_6886;
  assign T_7015 = T_7014 | T_6890;
  assign T_7016 = T_7015 | T_6894;
  assign T_7017 = T_7016 | T_6898;
  assign T_7018 = T_7017 | T_6902;
  assign T_7019 = T_7018 | T_6906;
  assign T_7020 = T_7019 | T_6910;
  assign T_7021 = T_7020 | T_6914;
  assign T_7022 = T_7021 | T_6918;
  assign T_7023 = T_7022 | T_6922;
  assign T_7024 = T_7023 | T_6926;
  assign T_7025 = T_7024 | T_6930;
  assign T_7026 = T_7025 | T_6934;
  assign T_7027 = T_7026 | T_6938;
  assign T_7028 = T_7027 | T_6942;
  assign T_7029 = T_7028 | T_6946;
  assign T_7030 = T_7029 | T_6948;
  assign T_7031 = T_7030 | T_6952;
  assign T_7032 = T_7031 | T_6956;
  assign T_7033 = T_7032 | T_6960;
  assign T_7034 = T_7033 | T_6964;
  assign T_7035 = T_7034 | T_6968;
  assign T_7036 = T_7035 | T_6972;
  assign T_7037 = T_7036 | T_6974;
  assign T_7038 = T_7037 | T_6978;
  assign T_7039 = T_7038 | T_6982;
  assign T_7040 = T_7039 | T_6986;
  assign T_7041 = T_7040 | T_6990;
  assign T_7042 = T_7041 | T_6994;
  assign T_7043 = T_7042 | T_6998;
  assign T_7044 = T_7043 | T_7002;
  assign T_7046 = io_imem_resp_bits_data_0 & 32'h5c;
  assign T_7048 = T_7046 == 32'h4;
  assign T_7050 = io_imem_resp_bits_data_0 & 32'h60;
  assign T_7052 = T_7050 == 32'h40;
  assign T_7055 = T_7048 | T_7052;
  assign T_7058 = io_imem_resp_bits_data_0 & 32'h74;
  assign T_7060 = T_7058 == 32'h60;
  assign T_7064 = io_imem_resp_bits_data_0 & 32'h68;
  assign T_7066 = T_7064 == 32'h68;
  assign T_7070 = io_imem_resp_bits_data_0 & 32'h203c;
  assign T_7072 = T_7070 == 32'h24;
  assign T_7076 = io_imem_resp_bits_data_0 & 32'h64;
  assign T_7078 = T_7076 == 32'h20;
  assign T_7080 = io_imem_resp_bits_data_0 & 32'h34;
  assign T_7082 = T_7080 == 32'h20;
  assign T_7084 = io_imem_resp_bits_data_0 & 32'h2048;
  assign T_7086 = T_7084 == 32'h2008;
  assign T_7089 = T_7078 | T_7082;
  assign T_7090 = T_7089 | T_7086;
  assign T_7092 = io_imem_resp_bits_data_0 & 32'h44;
  assign T_7094 = T_7092 == 32'h0;
  assign T_7096 = io_imem_resp_bits_data_0 & 32'h4024;
  assign T_7098 = T_7096 == 32'h20;
  assign T_7100 = io_imem_resp_bits_data_0 & 32'h38;
  assign T_7102 = T_7100 == 32'h20;
  assign T_7104 = io_imem_resp_bits_data_0 & 32'h2050;
  assign T_7106 = T_7104 == 32'h2000;
  assign T_7108 = io_imem_resp_bits_data_0 & 32'h90000034;
  assign T_7110 = T_7108 == 32'h90000010;
  assign T_7113 = T_7094 | T_7098;
  assign T_7114 = T_7113 | T_7102;
  assign T_7115 = T_7114 | T_7106;
  assign T_7116 = T_7115 | T_7110;
  assign T_7118 = io_imem_resp_bits_data_0 & 32'h58;
  assign T_7120 = T_7118 == 32'h0;
  assign T_7122 = io_imem_resp_bits_data_0 & 32'h20;
  assign T_7124 = T_7122 == 32'h0;
  assign T_7126 = io_imem_resp_bits_data_0 & 32'hc;
  assign T_7128 = T_7126 == 32'h4;
  assign T_7130 = io_imem_resp_bits_data_0 & 32'h48;
  assign T_7132 = T_7130 == 32'h48;
  assign T_7134 = io_imem_resp_bits_data_0 & 32'h4050;
  assign T_7136 = T_7134 == 32'h4050;
  assign T_7139 = T_7120 | T_7124;
  assign T_7140 = T_7139 | T_7128;
  assign T_7141 = T_7140 | T_7132;
  assign T_7142 = T_7141 | T_7136;
  assign T_7146 = T_7130 == 32'h0;
  assign T_7148 = io_imem_resp_bits_data_0 & 32'h18;
  assign T_7150 = T_7148 == 32'h0;
  assign T_7152 = io_imem_resp_bits_data_0 & 32'h4008;
  assign T_7154 = T_7152 == 32'h4000;
  assign T_7157 = T_7146 | T_7094;
  assign T_7158 = T_7157 | T_7150;
  assign T_7159 = T_7158 | T_7154;
  assign T_7160 = {T_7159,T_7142};
  assign T_7162 = io_imem_resp_bits_data_0 & 32'h4004;
  assign T_7164 = T_7162 == 32'h0;
  assign T_7166 = io_imem_resp_bits_data_0 & 32'h50;
  assign T_7168 = T_7166 == 32'h0;
  assign T_7170 = io_imem_resp_bits_data_0 & 32'h24;
  assign T_7172 = T_7170 == 32'h0;
  assign T_7175 = T_7164 | T_7168;
  assign T_7176 = T_7175 | T_7094;
  assign T_7177 = T_7176 | T_7172;
  assign T_7178 = T_7177 | T_7150;
  assign T_7182 = T_7080 == 32'h14;
  assign T_7185 = T_7182 | T_7132;
  assign T_7186 = {T_7185,T_7178};
  assign T_7190 = T_7148 == 32'h8;
  assign T_7194 = T_7092 == 32'h40;
  assign T_7197 = T_7190 | T_7194;
  assign T_7199 = io_imem_resp_bits_data_0 & 32'h14;
  assign T_7201 = T_7199 == 32'h14;
  assign T_7204 = T_7190 | T_7201;
  assign T_7206 = io_imem_resp_bits_data_0 & 32'h30;
  assign T_7208 = T_7206 == 32'h0;
  assign T_7210 = io_imem_resp_bits_data_0 & 32'h201c;
  assign T_7212 = T_7210 == 32'h4;
  assign T_7216 = T_7199 == 32'h10;
  assign T_7219 = T_7208 | T_7212;
  assign T_7220 = T_7219 | T_7216;
  assign T_7221 = {T_7204,T_7197};
  assign T_7222 = {T_7220,T_7221};
  assign T_7224 = io_imem_resp_bits_data_0 & 32'h10;
  assign T_7226 = T_7224 == 32'h0;
  assign T_7228 = io_imem_resp_bits_data_0 & 32'h8;
  assign T_7230 = T_7228 == 32'h0;
  assign T_7233 = T_7226 | T_7230;
  assign T_7235 = io_imem_resp_bits_data_0 & 32'h3054;
  assign T_7237 = T_7235 == 32'h1010;
  assign T_7239 = io_imem_resp_bits_data_0 & 32'h1058;
  assign T_7241 = T_7239 == 32'h1040;
  assign T_7243 = io_imem_resp_bits_data_0 & 32'h7044;
  assign T_7245 = T_7243 == 32'h7000;
  assign T_7248 = T_7237 | T_7241;
  assign T_7249 = T_7248 | T_7245;
  assign T_7251 = io_imem_resp_bits_data_0 & 32'h4054;
  assign T_7253 = T_7251 == 32'h40;
  assign T_7255 = io_imem_resp_bits_data_0 & 32'h2058;
  assign T_7257 = T_7255 == 32'h2040;
  assign T_7261 = T_7235 == 32'h3010;
  assign T_7263 = io_imem_resp_bits_data_0 & 32'h6054;
  assign T_7265 = T_7263 == 32'h6010;
  assign T_7267 = io_imem_resp_bits_data_0 & 32'h40003034;
  assign T_7269 = T_7267 == 32'h40000030;
  assign T_7271 = io_imem_resp_bits_data_0 & 32'h40001054;
  assign T_7273 = T_7271 == 32'h40001010;
  assign T_7276 = T_7253 | T_7257;
  assign T_7277 = T_7276 | T_7261;
  assign T_7278 = T_7277 | T_7265;
  assign T_7279 = T_7278 | T_7269;
  assign T_7280 = T_7279 | T_7273;
  assign T_7282 = io_imem_resp_bits_data_0 & 32'h2054;
  assign T_7284 = T_7282 == 32'h2010;
  assign T_7286 = io_imem_resp_bits_data_0 & 32'h40004054;
  assign T_7288 = T_7286 == 32'h4010;
  assign T_7290 = io_imem_resp_bits_data_0 & 32'h5054;
  assign T_7292 = T_7290 == 32'h4010;
  assign T_7294 = io_imem_resp_bits_data_0 & 32'h4058;
  assign T_7296 = T_7294 == 32'h4040;
  assign T_7299 = T_7284 | T_7288;
  assign T_7300 = T_7299 | T_7292;
  assign T_7301 = T_7300 | T_7296;
  assign T_7305 = T_7263 == 32'h2010;
  assign T_7307 = io_imem_resp_bits_data_0 & 32'h40003054;
  assign T_7309 = T_7307 == 32'h40001010;
  assign T_7312 = T_7305 | T_7296;
  assign T_7313 = T_7312 | T_7269;
  assign T_7314 = T_7313 | T_7309;
  assign T_7315 = {T_7280,T_7249};
  assign T_7316 = {T_7301,T_7315};
  assign T_7317 = {T_7314,T_7316};
  assign T_7319 = io_imem_resp_bits_data_0 & 32'h405f;
  assign T_7321 = T_7319 == 32'h3;
  assign T_7323 = io_imem_resp_bits_data_0 & 32'h107f;
  assign T_7325 = T_7323 == 32'h3;
  assign T_7327 = io_imem_resp_bits_data_0 & 32'h707f;
  assign T_7329 = T_7327 == 32'h100f;
  assign T_7332 = T_7321 | T_6846;
  assign T_7333 = T_7332 | T_7325;
  assign T_7334 = T_7333 | T_7329;
  assign T_7335 = T_7334 | T_6902;
  assign T_7336 = T_7335 | T_6910;
  assign T_7337 = T_7336 | T_6934;
  assign T_7338 = T_7337 | T_6938;
  assign T_7340 = io_imem_resp_bits_data_0 & 32'h2008;
  assign T_7342 = T_7340 == 32'h8;
  assign T_7344 = io_imem_resp_bits_data_0 & 32'h28;
  assign T_7346 = T_7344 == 32'h20;
  assign T_7348 = io_imem_resp_bits_data_0 & 32'h18000020;
  assign T_7350 = T_7348 == 32'h18000020;
  assign T_7352 = io_imem_resp_bits_data_0 & 32'h20000020;
  assign T_7354 = T_7352 == 32'h20000020;
  assign T_7357 = T_7342 | T_7346;
  assign T_7358 = T_7357 | T_7350;
  assign T_7359 = T_7358 | T_7354;
  assign T_7361 = io_imem_resp_bits_data_0 & 32'h10002008;
  assign T_7363 = T_7361 == 32'h10002008;
  assign T_7365 = io_imem_resp_bits_data_0 & 32'h40002008;
  assign T_7367 = T_7365 == 32'h40002008;
  assign T_7370 = T_7363 | T_7367;
  assign T_7372 = io_imem_resp_bits_data_0 & 32'h8000008;
  assign T_7374 = T_7372 == 32'h8000008;
  assign T_7376 = io_imem_resp_bits_data_0 & 32'h10000008;
  assign T_7378 = T_7376 == 32'h10000008;
  assign T_7380 = io_imem_resp_bits_data_0 & 32'h80000008;
  assign T_7382 = T_7380 == 32'h80000008;
  assign T_7385 = T_7342 | T_7374;
  assign T_7386 = T_7385 | T_7378;
  assign T_7387 = T_7386 | T_7382;
  assign T_7389 = io_imem_resp_bits_data_0 & 32'h18002008;
  assign T_7391 = T_7389 == 32'h2008;
  assign T_7395 = {T_7370,T_7359};
  assign T_7396 = {T_7387,T_7395};
  assign T_7397 = {T_7391,T_7396};
  assign T_7398 = {1'h0,T_7397};
  assign T_7400 = io_imem_resp_bits_data_0 & 32'h1000;
  assign T_7402 = T_7400 == 32'h1000;
  assign T_7406 = io_imem_resp_bits_data_0 & 32'h2000;
  assign T_7408 = T_7406 == 32'h2000;
  assign T_7412 = io_imem_resp_bits_data_0 & 32'h4000;
  assign T_7414 = T_7412 == 32'h4000;
  assign T_7417 = {T_7408,T_7402};
  assign T_7418 = {T_7414,T_7417};
  assign T_7420 = io_imem_resp_bits_data_0 & 32'h80000060;
  assign T_7422 = T_7420 == 32'h40;
  assign T_7424 = io_imem_resp_bits_data_0 & 32'h10000060;
  assign T_7426 = T_7424 == 32'h40;
  assign T_7428 = io_imem_resp_bits_data_0 & 32'h70;
  assign T_7430 = T_7428 == 32'h40;
  assign T_7433 = T_7422 | T_7426;
  assign T_7434 = T_7433 | T_7430;
  assign T_7436 = io_imem_resp_bits_data_0 & 32'h7c;
  assign T_7438 = T_7436 == 32'h24;
  assign T_7440 = io_imem_resp_bits_data_0 & 32'h40000060;
  assign T_7442 = T_7440 == 32'h40;
  assign T_7444 = io_imem_resp_bits_data_0 & 32'h90000060;
  assign T_7446 = T_7444 == 32'h10000040;
  assign T_7449 = T_7438 | T_7442;
  assign T_7450 = T_7449 | T_7430;
  assign T_7451 = T_7450 | T_7446;
  assign T_7455 = io_imem_resp_bits_data_0 & 32'h3c;
  assign T_7457 = T_7455 == 32'h4;
  assign T_7461 = T_7424 == 32'h10000040;
  assign T_7464 = T_7457 | T_7422;
  assign T_7465 = T_7464 | T_7430;
  assign T_7466 = T_7465 | T_7461;
  assign T_7468 = io_imem_resp_bits_data_0 & 32'h2000074;
  assign T_7470 = T_7468 == 32'h2000030;
  assign T_7476 = T_7076 == 32'h0;
  assign T_7480 = T_7166 == 32'h10;
  assign T_7482 = io_imem_resp_bits_data_0 & 32'h2024;
  assign T_7484 = T_7482 == 32'h24;
  assign T_7488 = T_7344 == 32'h28;
  assign T_7490 = io_imem_resp_bits_data_0 & 32'h1030;
  assign T_7492 = T_7490 == 32'h1030;
  assign T_7494 = io_imem_resp_bits_data_0 & 32'h2030;
  assign T_7496 = T_7494 == 32'h2030;
  assign T_7498 = io_imem_resp_bits_data_0 & 32'h90000010;
  assign T_7500 = T_7498 == 32'h80000010;
  assign T_7503 = T_7476 | T_7480;
  assign T_7504 = T_7503 | T_7484;
  assign T_7505 = T_7504 | T_7488;
  assign T_7506 = T_7505 | T_7492;
  assign T_7507 = T_7506 | T_7496;
  assign T_7508 = T_7507 | T_7500;
  assign T_7510 = io_imem_resp_bits_data_0 & 32'h1070;
  assign T_7512 = T_7510 == 32'h1070;
  assign T_7516 = io_imem_resp_bits_data_0 & 32'h2070;
  assign T_7518 = T_7516 == 32'h2070;
  assign T_7522 = io_imem_resp_bits_data_0 & 32'h3070;
  assign T_7524 = T_7522 == 32'h70;
  assign T_7527 = {T_7518,T_7512};
  assign T_7528 = {T_7524,T_7527};
  assign T_7530 = io_imem_resp_bits_data_0 & 32'h3058;
  assign T_7532 = T_7530 == 32'h1008;
  assign T_7538 = T_7530 == 32'h8;
  assign T_7542 = io_imem_resp_bits_data_0 & 32'h6048;
  assign T_7544 = T_7542 == 32'h2008;
  assign id_raddr3 = io_imem_resp_bits_data_0[31:27];
  assign id_raddr2 = io_imem_resp_bits_data_0[24:20];
  assign id_raddr1 = io_imem_resp_bits_data_0[19:15];
  assign id_waddr = io_imem_resp_bits_data_0[11:7];
  assign id_load_use = T_8345;
  assign T_7551_T_7561_addr = T_7560;
  assign T_7551_T_7561_en = 1'h1;
  `ifndef RANDOMIZE
  assign T_7551_T_7561_data = T_7551[T_7551_T_7561_addr];
  `else
  assign T_7551_T_7561_data = T_7551_T_7561_addr >= 5'h1f ? GEN_404[63:0] : T_7551[T_7551_T_7561_addr];
  `endif
  assign T_7551_T_7572_addr = T_7571;
  assign T_7551_T_7572_en = 1'h1;
  `ifndef RANDOMIZE
  assign T_7551_T_7572_data = T_7551[T_7551_T_7572_addr];
  `else
  assign T_7551_T_7572_data = T_7551_T_7572_addr >= 5'h1f ? GEN_405[63:0] : T_7551[T_7551_T_7572_addr];
  `endif
  assign T_7551_T_8225_data = rf_wdata;
  assign T_7551_T_8225_addr = T_8224;
  assign T_7551_T_8225_mask = GEN_163;
  assign T_7551_T_8225_en = GEN_163;
  assign T_7553 = GEN_166;
  assign T_7556 = id_raddr1 == 5'h0;
  assign T_7560 = ~ id_raddr1;
  assign T_7562 = T_7551_T_7561_data;
  assign T_7564 = GEN_167;
  assign T_7571 = ~ id_raddr2;
  assign T_7573 = T_7551_T_7572_data;
  assign ctrl_killd = T_8440;
  assign csr_clk = clk;
  assign csr_reset = reset;
  assign csr_io_prci_reset = io_prci_reset;
  assign csr_io_prci_id = io_prci_id;
  assign csr_io_prci_interrupts_meip = io_prci_interrupts_meip;
  assign csr_io_prci_interrupts_seip = io_prci_interrupts_seip;
  assign csr_io_prci_interrupts_debug = io_prci_interrupts_debug;
  assign csr_io_prci_interrupts_mtip = io_prci_interrupts_mtip;
  assign csr_io_prci_interrupts_msip = io_prci_interrupts_msip;
  assign csr_io_rw_addr = T_8253;
  assign csr_io_rw_cmd = T_8254;
  assign csr_io_rw_wdata = wb_reg_wdata;
  assign csr_io_exception = wb_reg_xcpt;
  assign csr_io_retire = wb_valid;
  assign csr_io_cause = wb_reg_cause;
  assign csr_io_pc = wb_reg_pc;
  assign csr_io_badaddr = T_8252;
  assign csr_io_fcsr_flags_valid = io_fpu_fcsr_flags_valid;
  assign csr_io_fcsr_flags_bits = io_fpu_fcsr_flags_bits;
  assign csr_io_rocc_cmd_ready = GEN_229;
  assign csr_io_rocc_resp_valid = GEN_230;
  assign csr_io_rocc_resp_bits_rd = GEN_231;
  assign csr_io_rocc_resp_bits_data = GEN_232;
  assign csr_io_rocc_mem_req_valid = GEN_233;
  assign csr_io_rocc_mem_req_bits_addr = GEN_234;
  assign csr_io_rocc_mem_req_bits_tag = GEN_235;
  assign csr_io_rocc_mem_req_bits_cmd = GEN_236;
  assign csr_io_rocc_mem_req_bits_typ = GEN_237;
  assign csr_io_rocc_mem_req_bits_phys = GEN_238;
  assign csr_io_rocc_mem_req_bits_data = GEN_239;
  assign csr_io_rocc_mem_s1_kill = GEN_240;
  assign csr_io_rocc_mem_s1_data = GEN_241;
  assign csr_io_rocc_mem_invalidate_lr = GEN_242;
  assign csr_io_rocc_busy = GEN_243;
  assign csr_io_rocc_interrupt = io_rocc_interrupt;
  assign csr_io_rocc_autl_acquire_valid = GEN_244;
  assign csr_io_rocc_autl_acquire_bits_addr_block = GEN_245;
  assign csr_io_rocc_autl_acquire_bits_client_xact_id = GEN_246;
  assign csr_io_rocc_autl_acquire_bits_addr_beat = GEN_247;
  assign csr_io_rocc_autl_acquire_bits_is_builtin_type = GEN_248;
  assign csr_io_rocc_autl_acquire_bits_a_type = GEN_249;
  assign csr_io_rocc_autl_acquire_bits_union = GEN_250;
  assign csr_io_rocc_autl_acquire_bits_data = GEN_251;
  assign csr_io_rocc_autl_grant_ready = GEN_252;
  assign csr_io_rocc_fpu_req_valid = GEN_253;
  assign csr_io_rocc_fpu_req_bits_cmd = GEN_254;
  assign csr_io_rocc_fpu_req_bits_ldst = GEN_255;
  assign csr_io_rocc_fpu_req_bits_wen = GEN_256;
  assign csr_io_rocc_fpu_req_bits_ren1 = GEN_257;
  assign csr_io_rocc_fpu_req_bits_ren2 = GEN_258;
  assign csr_io_rocc_fpu_req_bits_ren3 = GEN_259;
  assign csr_io_rocc_fpu_req_bits_swap12 = GEN_260;
  assign csr_io_rocc_fpu_req_bits_swap23 = GEN_261;
  assign csr_io_rocc_fpu_req_bits_single = GEN_262;
  assign csr_io_rocc_fpu_req_bits_fromint = GEN_263;
  assign csr_io_rocc_fpu_req_bits_toint = GEN_264;
  assign csr_io_rocc_fpu_req_bits_fastpipe = GEN_265;
  assign csr_io_rocc_fpu_req_bits_fma = GEN_266;
  assign csr_io_rocc_fpu_req_bits_div = GEN_267;
  assign csr_io_rocc_fpu_req_bits_sqrt = GEN_268;
  assign csr_io_rocc_fpu_req_bits_round = GEN_269;
  assign csr_io_rocc_fpu_req_bits_wflags = GEN_270;
  assign csr_io_rocc_fpu_req_bits_rm = GEN_271;
  assign csr_io_rocc_fpu_req_bits_typ = GEN_272;
  assign csr_io_rocc_fpu_req_bits_in1 = GEN_273;
  assign csr_io_rocc_fpu_req_bits_in2 = GEN_274;
  assign csr_io_rocc_fpu_req_bits_in3 = GEN_275;
  assign csr_io_rocc_fpu_resp_ready = GEN_276;
  assign id_csr_en = id_ctrl_csr != 3'h0;
  assign id_system_insn = id_ctrl_csr == 3'h4;
  assign T_7575 = id_ctrl_csr == 3'h2;
  assign T_7576 = id_ctrl_csr == 3'h3;
  assign T_7577 = T_7575 | T_7576;
  assign id_csr_ren = T_7577 & T_7556;
  assign id_csr = id_csr_ren ? 3'h5 : id_ctrl_csr;
  assign id_csr_addr = io_imem_resp_bits_data_0[31:20];
  assign T_7581 = id_csr_ren == 1'h0;
  assign T_7582 = id_csr_en & T_7581;
  assign T_7636 = id_csr_addr & 12'h46;
  assign T_7638 = T_7636 == 12'h40;
  assign T_7640 = id_csr_addr & 12'h644;
  assign T_7642 = T_7640 == 12'h240;
  assign T_7645 = T_7638 | T_7642;
  assign T_7648 = T_7645 == 1'h0;
  assign T_7649 = T_7582 & T_7648;
  assign id_csr_flush = id_system_insn | T_7649;
  assign T_7651 = id_ctrl_legal == 1'h0;
  assign T_7653 = csr_io_status_fs != 2'h0;
  assign T_7655 = T_7653 == 1'h0;
  assign T_7656 = id_ctrl_fp & T_7655;
  assign T_7657 = T_7651 | T_7656;
  assign T_7659 = csr_io_status_xs != 2'h0;
  assign T_7661 = T_7659 == 1'h0;
  assign T_7662 = id_ctrl_rocc & T_7661;
  assign id_illegal_insn = T_7657 | T_7662;
  assign id_amo_aq = io_imem_resp_bits_data_0[26];
  assign id_amo_rl = io_imem_resp_bits_data_0[25];
  assign T_7663 = id_ctrl_amo & id_amo_rl;
  assign id_fence_next = id_ctrl_fence | T_7663;
  assign T_7665 = io_dmem_ordered == 1'h0;
  assign id_mem_busy = T_7665 | io_dmem_req_valid;
  assign T_7671 = wb_reg_valid & wb_ctrl_rocc;
  assign T_7673 = id_reg_fence & id_mem_busy;
  assign T_7674 = id_fence_next | T_7673;
  assign T_7676 = id_ctrl_amo & id_amo_aq;
  assign T_7677 = T_7676 | id_ctrl_fence_i;
  assign T_7678 = id_ctrl_mem | id_ctrl_rocc;
  assign T_7679 = id_reg_fence & T_7678;
  assign T_7680 = T_7677 | T_7679;
  assign T_7681 = T_7680 | id_csr_en;
  assign T_7682 = id_mem_busy & T_7681;
  assign bpu_clk = clk;
  assign bpu_reset = reset;
  assign bpu_io_status_debug = csr_io_status_debug;
  assign bpu_io_status_prv = csr_io_status_prv;
  assign bpu_io_status_sd = csr_io_status_sd;
  assign bpu_io_status_zero3 = csr_io_status_zero3;
  assign bpu_io_status_sd_rv32 = csr_io_status_sd_rv32;
  assign bpu_io_status_zero2 = csr_io_status_zero2;
  assign bpu_io_status_vm = csr_io_status_vm;
  assign bpu_io_status_zero1 = csr_io_status_zero1;
  assign bpu_io_status_mxr = csr_io_status_mxr;
  assign bpu_io_status_pum = csr_io_status_pum;
  assign bpu_io_status_mprv = csr_io_status_mprv;
  assign bpu_io_status_xs = csr_io_status_xs;
  assign bpu_io_status_fs = csr_io_status_fs;
  assign bpu_io_status_mpp = csr_io_status_mpp;
  assign bpu_io_status_hpp = csr_io_status_hpp;
  assign bpu_io_status_spp = csr_io_status_spp;
  assign bpu_io_status_mpie = csr_io_status_mpie;
  assign bpu_io_status_hpie = csr_io_status_hpie;
  assign bpu_io_status_spie = csr_io_status_spie;
  assign bpu_io_status_upie = csr_io_status_upie;
  assign bpu_io_status_mie = csr_io_status_mie;
  assign bpu_io_status_hie = csr_io_status_hie;
  assign bpu_io_status_sie = csr_io_status_sie;
  assign bpu_io_status_uie = csr_io_status_uie;
  assign bpu_io_bp_0_control_tdrtype = csr_io_bp_0_control_tdrtype;
  assign bpu_io_bp_0_control_bpamaskmax = csr_io_bp_0_control_bpamaskmax;
  assign bpu_io_bp_0_control_reserved = csr_io_bp_0_control_reserved;
  assign bpu_io_bp_0_control_bpaction = csr_io_bp_0_control_bpaction;
  assign bpu_io_bp_0_control_bpmatch = csr_io_bp_0_control_bpmatch;
  assign bpu_io_bp_0_control_m = csr_io_bp_0_control_m;
  assign bpu_io_bp_0_control_h = csr_io_bp_0_control_h;
  assign bpu_io_bp_0_control_s = csr_io_bp_0_control_s;
  assign bpu_io_bp_0_control_u = csr_io_bp_0_control_u;
  assign bpu_io_bp_0_control_r = csr_io_bp_0_control_r;
  assign bpu_io_bp_0_control_w = csr_io_bp_0_control_w;
  assign bpu_io_bp_0_control_x = csr_io_bp_0_control_x;
  assign bpu_io_bp_0_address = csr_io_bp_0_address;
  assign bpu_io_pc = io_imem_resp_bits_pc[38:0];
  assign bpu_io_ea = mem_reg_wdata[38:0];
  assign T_7686 = csr_io_interrupt | bpu_io_xcpt_if;
  assign T_7687 = T_7686 | io_imem_resp_bits_xcpt_if;
  assign id_xcpt = T_7687 | id_illegal_insn;
  assign T_7688 = io_imem_resp_bits_xcpt_if ? 2'h1 : 2'h2;
  assign T_7689 = bpu_io_xcpt_if ? 2'h3 : T_7688;
  assign id_cause = csr_io_interrupt ? csr_io_interrupt_cause : {{62'd0}, T_7689};
  assign ex_waddr = ex_reg_inst[11:7];
  assign mem_waddr = mem_reg_inst[11:7];
  assign wb_waddr = wb_reg_inst[11:7];
  assign T_7693 = ex_reg_valid & ex_ctrl_wxd;
  assign T_7694 = mem_reg_valid & mem_ctrl_wxd;
  assign T_7696 = mem_ctrl_mem == 1'h0;
  assign T_7697 = T_7694 & T_7696;
  assign T_7699 = 5'h0 == id_raddr1;
  assign T_7701 = ex_waddr == id_raddr1;
  assign T_7702 = T_7693 & T_7701;
  assign T_7703 = mem_waddr == id_raddr1;
  assign T_7704 = T_7697 & T_7703;
  assign T_7706 = T_7694 & T_7703;
  assign T_7707 = 5'h0 == id_raddr2;
  assign T_7709 = ex_waddr == id_raddr2;
  assign T_7710 = T_7693 & T_7709;
  assign T_7711 = mem_waddr == id_raddr2;
  assign T_7712 = T_7697 & T_7711;
  assign T_7714 = T_7694 & T_7711;
  assign bypass_mux_0 = 64'h0;
  assign bypass_mux_1 = mem_reg_wdata;
  assign bypass_mux_2 = wb_reg_wdata;
  assign bypass_mux_3 = io_dmem_resp_bits_data_word_bypass;
  assign T_7742 = {ex_reg_rs_msb_0,ex_reg_rs_lsb_0};
  assign GEN_0 = GEN_4;
  assign GEN_2 = 2'h1 == ex_reg_rs_lsb_0 ? bypass_mux_1 : bypass_mux_0;
  assign GEN_3 = 2'h2 == ex_reg_rs_lsb_0 ? bypass_mux_2 : GEN_2;
  assign GEN_4 = 2'h3 == ex_reg_rs_lsb_0 ? bypass_mux_3 : GEN_3;
  assign T_7743 = ex_reg_rs_bypass_0 ? GEN_0 : T_7742;
  assign T_7744 = {ex_reg_rs_msb_1,ex_reg_rs_lsb_1};
  assign GEN_1 = GEN_7;
  assign GEN_5 = 2'h1 == ex_reg_rs_lsb_1 ? bypass_mux_1 : bypass_mux_0;
  assign GEN_6 = 2'h2 == ex_reg_rs_lsb_1 ? bypass_mux_2 : GEN_5;
  assign GEN_7 = 2'h3 == ex_reg_rs_lsb_1 ? bypass_mux_3 : GEN_6;
  assign T_7745 = ex_reg_rs_bypass_1 ? GEN_1 : T_7744;
  assign T_7746 = ex_ctrl_sel_imm == 3'h5;
  assign T_7748 = ex_reg_inst[31];
  assign T_7749 = $signed(T_7748);
  assign T_7750 = T_7746 ? $signed(1'sh0) : $signed(T_7749);
  assign T_7751 = ex_ctrl_sel_imm == 3'h2;
  assign T_7752 = ex_reg_inst[30:20];
  assign T_7753 = $signed(T_7752);
  assign T_7754 = T_7751 ? $signed(T_7753) : $signed({11{T_7750}});
  assign T_7755 = ex_ctrl_sel_imm != 3'h2;
  assign T_7756 = ex_ctrl_sel_imm != 3'h3;
  assign T_7757 = T_7755 & T_7756;
  assign T_7758 = ex_reg_inst[19:12];
  assign T_7759 = $signed(T_7758);
  assign T_7760 = T_7757 ? $signed({8{T_7750}}) : $signed(T_7759);
  assign T_7763 = T_7751 | T_7746;
  assign T_7765 = ex_ctrl_sel_imm == 3'h3;
  assign T_7766 = ex_reg_inst[20];
  assign T_7767 = $signed(T_7766);
  assign T_7768 = ex_ctrl_sel_imm == 3'h1;
  assign T_7769 = ex_reg_inst[7];
  assign T_7770 = $signed(T_7769);
  assign T_7771 = T_7768 ? $signed(T_7770) : $signed(T_7750);
  assign T_7772 = T_7765 ? $signed(T_7767) : $signed(T_7771);
  assign T_7773 = T_7763 ? $signed(1'sh0) : $signed(T_7772);
  assign T_7778 = ex_reg_inst[30:25];
  assign T_7779 = T_7763 ? 6'h0 : T_7778;
  assign T_7782 = ex_ctrl_sel_imm == 3'h0;
  assign T_7784 = T_7782 | T_7768;
  assign T_7785 = ex_reg_inst[11:8];
  assign T_7787 = ex_reg_inst[19:16];
  assign T_7788 = ex_reg_inst[24:21];
  assign T_7789 = T_7746 ? T_7787 : T_7788;
  assign T_7790 = T_7784 ? T_7785 : T_7789;
  assign T_7791 = T_7751 ? 4'h0 : T_7790;
  assign T_7794 = ex_ctrl_sel_imm == 3'h4;
  assign T_7797 = ex_reg_inst[15];
  assign T_7800 = T_7746 ? T_7797 : 1'h0;
  assign T_7802 = T_7794 ? T_7766 : T_7800;
  assign T_7804 = T_7782 ? T_7769 : T_7802;
  assign T_7805 = {T_7779,T_7791};
  assign T_7806 = {T_7805,T_7804};
  assign T_7807 = $unsigned(T_7773);
  assign T_7808 = $unsigned(T_7760);
  assign T_7809 = {T_7808,T_7807};
  assign T_7810 = $unsigned(T_7754);
  assign T_7811 = $unsigned(T_7750);
  assign T_7812 = {T_7811,T_7810};
  assign T_7813 = {T_7812,T_7809};
  assign T_7814 = {T_7813,T_7806};
  assign ex_imm = $signed(T_7814);
  assign T_7816 = $signed(T_7743);
  assign T_7817 = $signed(ex_reg_pc);
  assign T_7818 = 2'h2 == ex_ctrl_sel_alu1;
  assign T_7819 = T_7818 ? $signed(T_7817) : $signed(40'sh0);
  assign T_7820 = 2'h1 == ex_ctrl_sel_alu1;
  assign ex_op1 = T_7820 ? $signed(T_7816) : $signed({{24{T_7819[39]}},T_7819});
  assign T_7822 = $signed(T_7745);
  assign T_7824 = 2'h1 == ex_ctrl_sel_alu2;
  assign T_7825 = T_7824 ? $signed(4'sh4) : $signed(4'sh0);
  assign T_7826 = 2'h3 == ex_ctrl_sel_alu2;
  assign T_7827 = T_7826 ? $signed(ex_imm) : $signed({{28{T_7825[3]}},T_7825});
  assign T_7828 = 2'h2 == ex_ctrl_sel_alu2;
  assign ex_op2 = T_7828 ? $signed(T_7822) : $signed({{32{T_7827[31]}},T_7827});
  assign alu_clk = clk;
  assign alu_reset = reset;
  assign alu_io_dw = ex_ctrl_alu_dw;
  assign alu_io_fn = ex_ctrl_alu_fn;
  assign alu_io_in2 = T_7829;
  assign alu_io_in1 = T_7830;
  assign T_7829 = $unsigned(ex_op2);
  assign T_7830 = $unsigned(ex_op1);
  assign div_clk = clk;
  assign div_reset = reset;
  assign div_io_req_valid = T_7831;
  assign div_io_req_bits_fn = ex_ctrl_alu_fn;
  assign div_io_req_bits_dw = ex_ctrl_alu_dw;
  assign div_io_req_bits_in1 = T_7743;
  assign div_io_req_bits_in2 = T_7745;
  assign div_io_req_bits_tag = ex_waddr;
  assign div_io_kill = T_8175;
  assign div_io_resp_ready = GEN_149;
  assign T_7831 = ex_reg_valid & ex_ctrl_div;
  assign T_7833 = ctrl_killd == 1'h0;
  assign T_7835 = take_pc_mem_wb == 1'h0;
  assign T_7836 = T_7835 & io_imem_resp_valid;
  assign T_7837 = T_7836 & io_imem_resp_bits_replay;
  assign T_7840 = T_7833 & id_xcpt;
  assign T_7844 = T_7836 & csr_io_interrupt;
  assign GEN_8 = id_xcpt ? id_cause : ex_reg_cause;
  assign GEN_9 = io_imem_btb_resp_valid ? io_imem_btb_resp_bits_taken : ex_reg_btb_resp_taken;
  assign GEN_10 = io_imem_btb_resp_valid ? io_imem_btb_resp_bits_mask : ex_reg_btb_resp_mask;
  assign GEN_11 = io_imem_btb_resp_valid ? io_imem_btb_resp_bits_bridx : ex_reg_btb_resp_bridx;
  assign GEN_12 = io_imem_btb_resp_valid ? io_imem_btb_resp_bits_target : ex_reg_btb_resp_target;
  assign GEN_13 = io_imem_btb_resp_valid ? io_imem_btb_resp_bits_entry : ex_reg_btb_resp_entry;
  assign GEN_14 = io_imem_btb_resp_valid ? io_imem_btb_resp_bits_bht_history : ex_reg_btb_resp_bht_history;
  assign GEN_15 = io_imem_btb_resp_valid ? io_imem_btb_resp_bits_bht_value : ex_reg_btb_resp_bht_value;
  assign T_7847 = id_ctrl_fence_i | id_csr_flush;
  assign T_7848 = T_7847 | csr_io_singleStep;
  assign T_7849 = id_ctrl_jalr & csr_io_status_debug;
  assign GEN_16 = T_7849 ? 1'h1 : T_7848;
  assign GEN_17 = T_7849 ? 1'h1 : id_ctrl_fence_i;
  assign T_7852 = T_7699 | T_7702;
  assign T_7853 = T_7852 | T_7704;
  assign T_7854 = T_7853 | T_7706;
  assign T_7859 = T_7704 ? 2'h2 : 2'h3;
  assign T_7860 = T_7702 ? 2'h1 : T_7859;
  assign T_7861 = T_7699 ? 2'h0 : T_7860;
  assign T_7863 = T_7854 == 1'h0;
  assign T_7864 = id_ctrl_rxs1 & T_7863;
  assign T_7865 = T_7553[1:0];
  assign T_7866 = T_7553[63:2];
  assign GEN_18 = T_7864 ? T_7865 : T_7861;
  assign GEN_19 = T_7864 ? T_7866 : ex_reg_rs_msb_0;
  assign T_7867 = T_7707 | T_7710;
  assign T_7868 = T_7867 | T_7712;
  assign T_7869 = T_7868 | T_7714;
  assign T_7874 = T_7712 ? 2'h2 : 2'h3;
  assign T_7875 = T_7710 ? 2'h1 : T_7874;
  assign T_7876 = T_7707 ? 2'h0 : T_7875;
  assign T_7878 = T_7869 == 1'h0;
  assign T_7879 = id_ctrl_rxs2 & T_7878;
  assign T_7880 = T_7564[1:0];
  assign T_7881 = T_7564[63:2];
  assign GEN_20 = T_7879 ? T_7880 : T_7876;
  assign GEN_21 = T_7879 ? T_7881 : ex_reg_rs_msb_1;
  assign GEN_22 = T_7833 ? id_ctrl_legal : ex_ctrl_legal;
  assign GEN_23 = T_7833 ? id_ctrl_fp : ex_ctrl_fp;
  assign GEN_24 = T_7833 ? id_ctrl_rocc : ex_ctrl_rocc;
  assign GEN_25 = T_7833 ? id_ctrl_branch : ex_ctrl_branch;
  assign GEN_26 = T_7833 ? id_ctrl_jal : ex_ctrl_jal;
  assign GEN_27 = T_7833 ? id_ctrl_jalr : ex_ctrl_jalr;
  assign GEN_28 = T_7833 ? id_ctrl_rxs2 : ex_ctrl_rxs2;
  assign GEN_29 = T_7833 ? id_ctrl_rxs1 : ex_ctrl_rxs1;
  assign GEN_30 = T_7833 ? id_ctrl_sel_alu2 : ex_ctrl_sel_alu2;
  assign GEN_31 = T_7833 ? id_ctrl_sel_alu1 : ex_ctrl_sel_alu1;
  assign GEN_32 = T_7833 ? id_ctrl_sel_imm : ex_ctrl_sel_imm;
  assign GEN_33 = T_7833 ? id_ctrl_alu_dw : ex_ctrl_alu_dw;
  assign GEN_34 = T_7833 ? id_ctrl_alu_fn : ex_ctrl_alu_fn;
  assign GEN_35 = T_7833 ? id_ctrl_mem : ex_ctrl_mem;
  assign GEN_36 = T_7833 ? id_ctrl_mem_cmd : ex_ctrl_mem_cmd;
  assign GEN_37 = T_7833 ? id_ctrl_mem_type : ex_ctrl_mem_type;
  assign GEN_38 = T_7833 ? id_ctrl_rfs1 : ex_ctrl_rfs1;
  assign GEN_39 = T_7833 ? id_ctrl_rfs2 : ex_ctrl_rfs2;
  assign GEN_40 = T_7833 ? id_ctrl_rfs3 : ex_ctrl_rfs3;
  assign GEN_41 = T_7833 ? id_ctrl_wfd : ex_ctrl_wfd;
  assign GEN_42 = T_7833 ? id_ctrl_div : ex_ctrl_div;
  assign GEN_43 = T_7833 ? id_ctrl_wxd : ex_ctrl_wxd;
  assign GEN_44 = T_7833 ? id_csr : ex_ctrl_csr;
  assign GEN_45 = T_7833 ? GEN_17 : ex_ctrl_fence_i;
  assign GEN_46 = T_7833 ? id_ctrl_fence : ex_ctrl_fence;
  assign GEN_47 = T_7833 ? id_ctrl_amo : ex_ctrl_amo;
  assign GEN_48 = T_7833 ? io_imem_btb_resp_valid : ex_reg_btb_hit;
  assign GEN_49 = T_7833 ? GEN_9 : ex_reg_btb_resp_taken;
  assign GEN_50 = T_7833 ? GEN_10 : ex_reg_btb_resp_mask;
  assign GEN_51 = T_7833 ? GEN_11 : ex_reg_btb_resp_bridx;
  assign GEN_52 = T_7833 ? GEN_12 : ex_reg_btb_resp_target;
  assign GEN_53 = T_7833 ? GEN_13 : ex_reg_btb_resp_entry;
  assign GEN_54 = T_7833 ? GEN_14 : ex_reg_btb_resp_bht_history;
  assign GEN_55 = T_7833 ? GEN_15 : ex_reg_btb_resp_bht_value;
  assign GEN_56 = T_7833 ? GEN_16 : ex_reg_flush_pipe;
  assign GEN_57 = T_7833 ? id_load_use : ex_reg_load_use;
  assign GEN_58 = T_7833 ? T_7854 : ex_reg_rs_bypass_0;
  assign GEN_59 = T_7833 ? GEN_18 : ex_reg_rs_lsb_0;
  assign GEN_60 = T_7833 ? GEN_19 : ex_reg_rs_msb_0;
  assign GEN_61 = T_7833 ? T_7869 : ex_reg_rs_bypass_1;
  assign GEN_62 = T_7833 ? GEN_20 : ex_reg_rs_lsb_1;
  assign GEN_63 = T_7833 ? GEN_21 : ex_reg_rs_msb_1;
  assign T_7884 = T_7833 | csr_io_interrupt;
  assign T_7885 = T_7884 | io_imem_resp_bits_replay;
  assign GEN_64 = T_7885 ? io_imem_resp_bits_data_0 : ex_reg_inst;
  assign GEN_65 = T_7885 ? io_imem_resp_bits_pc : ex_reg_pc;
  assign T_7886 = ex_reg_valid | ex_reg_replay;
  assign ex_pc_valid = T_7886 | ex_reg_xcpt_interrupt;
  assign T_7888 = io_dmem_resp_valid == 1'h0;
  assign wb_dcache_miss = wb_ctrl_mem & T_7888;
  assign T_7890 = io_dmem_req_ready == 1'h0;
  assign T_7891 = ex_ctrl_mem & T_7890;
  assign T_7893 = div_io_req_ready == 1'h0;
  assign T_7894 = ex_ctrl_div & T_7893;
  assign replay_ex_structural = T_7891 | T_7894;
  assign replay_ex_load_use = wb_dcache_miss & ex_reg_load_use;
  assign T_7895 = replay_ex_structural | replay_ex_load_use;
  assign T_7896 = ex_reg_valid & T_7895;
  assign replay_ex = ex_reg_replay | T_7896;
  assign T_7897 = take_pc_mem_wb | replay_ex;
  assign T_7899 = ex_reg_valid == 1'h0;
  assign ctrl_killx = T_7897 | T_7899;
  assign T_7900 = ex_ctrl_mem_cmd == 5'h7;
  assign T_7906_0 = 3'h0;
  assign T_7906_1 = 3'h4;
  assign T_7906_2 = 3'h1;
  assign T_7906_3 = 3'h5;
  assign T_7908 = T_7906_0 == ex_ctrl_mem_type;
  assign T_7909 = T_7906_1 == ex_ctrl_mem_type;
  assign T_7910 = T_7906_2 == ex_ctrl_mem_type;
  assign T_7911 = T_7906_3 == ex_ctrl_mem_type;
  assign T_7914 = T_7908 | T_7909;
  assign T_7915 = T_7914 | T_7910;
  assign T_7916 = T_7915 | T_7911;
  assign ex_slow_bypass = T_7900 | T_7916;
  assign T_7917 = ex_reg_xcpt_interrupt | ex_reg_xcpt;
  assign T_7918 = ex_ctrl_fp & io_fpu_illegal_rm;
  assign ex_xcpt = T_7917 | T_7918;
  assign ex_cause = T_7917 ? ex_reg_cause : 64'h2;
  assign mem_br_taken = mem_reg_wdata[0];
  assign T_7920 = $signed(mem_reg_pc);
  assign T_7921 = mem_ctrl_branch & mem_br_taken;
  assign T_7924 = mem_reg_inst[31];
  assign T_7925 = $signed(T_7924);
  assign T_7930 = {11{T_7925}};
  assign T_7934 = mem_reg_inst[19:12];
  assign T_7935 = $signed(T_7934);
  assign T_7936 = {8{T_7925}};
  assign T_7942 = mem_reg_inst[20];
  assign T_7943 = $signed(T_7942);
  assign T_7945 = mem_reg_inst[7];
  assign T_7946 = $signed(T_7945);
  assign T_7954 = mem_reg_inst[30:25];
  assign T_7961 = mem_reg_inst[11:8];
  assign T_7964 = mem_reg_inst[24:21];
  assign T_7981 = {T_7954,T_7961};
  assign T_7982 = {T_7981,1'h0};
  assign T_7983 = $unsigned(T_7946);
  assign T_7984 = $unsigned(T_7936);
  assign T_7985 = {T_7984,T_7983};
  assign T_7986 = $unsigned(T_7930);
  assign T_7987 = $unsigned(T_7925);
  assign T_7988 = {T_7987,T_7986};
  assign T_7989 = {T_7988,T_7985};
  assign T_7990 = {T_7989,T_7982};
  assign T_7991 = $signed(T_7990);
  assign T_8051 = {T_7954,T_7964};
  assign T_8052 = {T_8051,1'h0};
  assign T_8053 = $unsigned(T_7943);
  assign T_8054 = $unsigned(T_7935);
  assign T_8055 = {T_8054,T_8053};
  assign T_8059 = {T_7988,T_8055};
  assign T_8060 = {T_8059,T_8052};
  assign T_8061 = $signed(T_8060);
  assign T_8063 = mem_ctrl_jal ? $signed(T_8061) : $signed(32'sh4);
  assign T_8064 = T_7921 ? $signed(T_7991) : $signed(T_8063);
  assign GEN_173 = {{8{T_8064[31]}},T_8064};
  assign T_8065 = $signed(T_7920) + $signed(GEN_173);
  assign T_8066 = T_8065[39:0];
  assign mem_br_target = $signed(T_8066);
  assign T_8067 = $signed(mem_reg_wdata);
  assign T_8068 = mem_ctrl_jalr ? $signed({{24{mem_br_target[39]}},mem_br_target}) : $signed(T_8067);
  assign mem_int_wdata = $unsigned(T_8068);
  assign T_8069 = mem_reg_wdata[63:38];
  assign T_8070 = mem_reg_wdata[39:38];
  assign T_8071 = $signed(T_8070);
  assign T_8073 = T_8069 == 26'h0;
  assign T_8075 = T_8069 == 26'h1;
  assign T_8076 = T_8073 | T_8075;
  assign T_8078 = $signed(T_8071) != $signed(2'sh0);
  assign T_8079 = $signed(T_8069);
  assign T_8081 = $signed(T_8079) == $signed(26'sh3ffffff);
  assign T_8084 = $signed(T_8079) == $signed(26'sh3fffffe);
  assign T_8085 = T_8081 | T_8084;
  assign T_8087 = $signed(T_8071) == $signed(2'sh3);
  assign T_8088 = T_8071[0];
  assign T_8089 = T_8085 ? T_8087 : T_8088;
  assign T_8090 = T_8076 ? T_8078 : T_8089;
  assign T_8091 = mem_reg_wdata[38:0];
  assign T_8092 = {T_8090,T_8091};
  assign T_8093 = $signed(T_8092);
  assign T_8094 = mem_ctrl_jalr ? $signed(T_8093) : $signed(mem_br_target);
  assign T_8096 = $signed(T_8094) & $signed(40'shfffffffffe);
  assign T_8097 = $signed(T_8096);
  assign mem_npc = $unsigned(T_8097);
  assign T_8098 = mem_npc != ex_reg_pc;
  assign T_8099 = mem_npc != io_imem_resp_bits_pc;
  assign T_8101 = io_imem_resp_valid ? T_8099 : 1'h1;
  assign mem_wrong_npc = ex_pc_valid ? T_8098 : T_8101;
  assign mem_npc_misaligned = mem_npc[1];
  assign T_8104 = T_7921 | mem_ctrl_jalr;
  assign mem_cfi_taken = T_8104 | mem_ctrl_jal;
  assign T_8105 = mem_wrong_npc | mem_reg_flush_pipe;
  assign want_take_pc_mem = mem_reg_valid & T_8105;
  assign T_8107 = mem_npc_misaligned == 1'h0;
  assign T_8108 = want_take_pc_mem & T_8107;
  assign T_8110 = ctrl_killx == 1'h0;
  assign T_8113 = T_7835 & replay_ex;
  assign T_8116 = T_8110 & ex_xcpt;
  assign T_8119 = T_7835 & ex_reg_xcpt_interrupt;
  assign GEN_66 = ex_xcpt ? ex_cause : mem_reg_cause;
  assign T_8120 = ex_ctrl_mem_cmd == 5'h0;
  assign T_8121 = ex_ctrl_mem_cmd == 5'h6;
  assign T_8122 = T_8120 | T_8121;
  assign T_8124 = T_8122 | T_7900;
  assign T_8125 = ex_ctrl_mem_cmd[3];
  assign T_8126 = ex_ctrl_mem_cmd == 5'h4;
  assign T_8127 = T_8125 | T_8126;
  assign T_8128 = T_8124 | T_8127;
  assign T_8129 = ex_ctrl_mem & T_8128;
  assign T_8130 = ex_ctrl_mem_cmd == 5'h1;
  assign T_8132 = T_8130 | T_7900;
  assign T_8136 = T_8132 | T_8127;
  assign T_8137 = ex_ctrl_mem & T_8136;
  assign GEN_67 = ex_reg_btb_hit ? ex_reg_btb_resp_taken : mem_reg_btb_resp_taken;
  assign GEN_68 = ex_reg_btb_hit ? ex_reg_btb_resp_mask : mem_reg_btb_resp_mask;
  assign GEN_69 = ex_reg_btb_hit ? ex_reg_btb_resp_bridx : mem_reg_btb_resp_bridx;
  assign GEN_70 = ex_reg_btb_hit ? ex_reg_btb_resp_target : mem_reg_btb_resp_target;
  assign GEN_71 = ex_reg_btb_hit ? ex_reg_btb_resp_entry : mem_reg_btb_resp_entry;
  assign GEN_72 = ex_reg_btb_hit ? ex_reg_btb_resp_bht_history : mem_reg_btb_resp_bht_history;
  assign GEN_73 = ex_reg_btb_hit ? ex_reg_btb_resp_bht_value : mem_reg_btb_resp_bht_value;
  assign T_8138 = ex_ctrl_mem | ex_ctrl_rocc;
  assign T_8139 = ex_ctrl_rxs2 & T_8138;
  assign GEN_74 = T_8139 ? T_7745 : mem_reg_rs2;
  assign GEN_75 = ex_pc_valid ? ex_ctrl_legal : mem_ctrl_legal;
  assign GEN_76 = ex_pc_valid ? ex_ctrl_fp : mem_ctrl_fp;
  assign GEN_77 = ex_pc_valid ? ex_ctrl_rocc : mem_ctrl_rocc;
  assign GEN_78 = ex_pc_valid ? ex_ctrl_branch : mem_ctrl_branch;
  assign GEN_79 = ex_pc_valid ? ex_ctrl_jal : mem_ctrl_jal;
  assign GEN_80 = ex_pc_valid ? ex_ctrl_jalr : mem_ctrl_jalr;
  assign GEN_81 = ex_pc_valid ? ex_ctrl_rxs2 : mem_ctrl_rxs2;
  assign GEN_82 = ex_pc_valid ? ex_ctrl_rxs1 : mem_ctrl_rxs1;
  assign GEN_83 = ex_pc_valid ? ex_ctrl_sel_alu2 : mem_ctrl_sel_alu2;
  assign GEN_84 = ex_pc_valid ? ex_ctrl_sel_alu1 : mem_ctrl_sel_alu1;
  assign GEN_85 = ex_pc_valid ? ex_ctrl_sel_imm : mem_ctrl_sel_imm;
  assign GEN_86 = ex_pc_valid ? ex_ctrl_alu_dw : mem_ctrl_alu_dw;
  assign GEN_87 = ex_pc_valid ? ex_ctrl_alu_fn : mem_ctrl_alu_fn;
  assign GEN_88 = ex_pc_valid ? ex_ctrl_mem : mem_ctrl_mem;
  assign GEN_89 = ex_pc_valid ? ex_ctrl_mem_cmd : mem_ctrl_mem_cmd;
  assign GEN_90 = ex_pc_valid ? ex_ctrl_mem_type : mem_ctrl_mem_type;
  assign GEN_91 = ex_pc_valid ? ex_ctrl_rfs1 : mem_ctrl_rfs1;
  assign GEN_92 = ex_pc_valid ? ex_ctrl_rfs2 : mem_ctrl_rfs2;
  assign GEN_93 = ex_pc_valid ? ex_ctrl_rfs3 : mem_ctrl_rfs3;
  assign GEN_94 = ex_pc_valid ? ex_ctrl_wfd : mem_ctrl_wfd;
  assign GEN_95 = ex_pc_valid ? ex_ctrl_div : mem_ctrl_div;
  assign GEN_96 = ex_pc_valid ? ex_ctrl_wxd : mem_ctrl_wxd;
  assign GEN_97 = ex_pc_valid ? ex_ctrl_csr : mem_ctrl_csr;
  assign GEN_98 = ex_pc_valid ? ex_ctrl_fence_i : mem_ctrl_fence_i;
  assign GEN_99 = ex_pc_valid ? ex_ctrl_fence : mem_ctrl_fence;
  assign GEN_100 = ex_pc_valid ? ex_ctrl_amo : mem_ctrl_amo;
  assign GEN_101 = ex_pc_valid ? T_8129 : mem_reg_load;
  assign GEN_102 = ex_pc_valid ? T_8137 : mem_reg_store;
  assign GEN_103 = ex_pc_valid ? ex_reg_btb_hit : mem_reg_btb_hit;
  assign GEN_104 = ex_pc_valid ? GEN_67 : mem_reg_btb_resp_taken;
  assign GEN_105 = ex_pc_valid ? GEN_68 : mem_reg_btb_resp_mask;
  assign GEN_106 = ex_pc_valid ? GEN_69 : mem_reg_btb_resp_bridx;
  assign GEN_107 = ex_pc_valid ? GEN_70 : mem_reg_btb_resp_target;
  assign GEN_108 = ex_pc_valid ? GEN_71 : mem_reg_btb_resp_entry;
  assign GEN_109 = ex_pc_valid ? GEN_72 : mem_reg_btb_resp_bht_history;
  assign GEN_110 = ex_pc_valid ? GEN_73 : mem_reg_btb_resp_bht_value;
  assign GEN_111 = ex_pc_valid ? ex_reg_flush_pipe : mem_reg_flush_pipe;
  assign GEN_112 = ex_pc_valid ? ex_slow_bypass : mem_reg_slow_bypass;
  assign GEN_113 = ex_pc_valid ? ex_reg_inst : mem_reg_inst;
  assign GEN_114 = ex_pc_valid ? ex_reg_pc : mem_reg_pc;
  assign GEN_115 = ex_pc_valid ? alu_io_out : mem_reg_wdata;
  assign GEN_116 = ex_pc_valid ? GEN_74 : mem_reg_rs2;
  assign T_8140 = mem_reg_load & bpu_io_xcpt_ld;
  assign T_8142 = mem_reg_store & bpu_io_xcpt_st;
  assign T_8144 = want_take_pc_mem & mem_npc_misaligned;
  assign T_8146 = mem_ctrl_mem & io_dmem_xcpt_ma_st;
  assign T_8148 = mem_ctrl_mem & io_dmem_xcpt_ma_ld;
  assign T_8150 = mem_ctrl_mem & io_dmem_xcpt_pf_st;
  assign T_8152 = mem_ctrl_mem & io_dmem_xcpt_pf_ld;
  assign T_8154 = T_8140 | T_8142;
  assign T_8155 = T_8154 | T_8144;
  assign T_8156 = T_8155 | T_8146;
  assign T_8157 = T_8156 | T_8148;
  assign T_8158 = T_8157 | T_8150;
  assign mem_new_xcpt = T_8158 | T_8152;
  assign T_8159 = T_8150 ? 3'h7 : 3'h5;
  assign T_8160 = T_8148 ? 3'h4 : T_8159;
  assign T_8161 = T_8146 ? 3'h6 : T_8160;
  assign T_8162 = T_8144 ? 3'h0 : T_8161;
  assign T_8163 = T_8142 ? 3'h3 : T_8162;
  assign mem_new_cause = T_8140 ? 3'h3 : T_8163;
  assign T_8164 = mem_reg_xcpt_interrupt | mem_reg_xcpt;
  assign T_8165 = mem_reg_valid & mem_new_xcpt;
  assign mem_xcpt = T_8164 | T_8165;
  assign mem_cause = T_8164 ? mem_reg_cause : {{61'd0}, mem_new_cause};
  assign dcache_kill_mem = T_7694 & io_dmem_replay_next;
  assign T_8167 = mem_reg_valid & mem_ctrl_fp;
  assign fpu_kill_mem = T_8167 & io_fpu_nack_mem;
  assign T_8168 = dcache_kill_mem | mem_reg_replay;
  assign replay_mem = T_8168 | fpu_kill_mem;
  assign T_8169 = dcache_kill_mem | take_pc_wb;
  assign T_8170 = T_8169 | mem_reg_xcpt;
  assign T_8172 = mem_reg_valid == 1'h0;
  assign killm_common = T_8170 | T_8172;
  assign T_8173 = div_io_req_ready & div_io_req_valid;
  assign T_8175 = killm_common & T_8174;
  assign T_8176 = killm_common | mem_xcpt;
  assign ctrl_killm = T_8176 | fpu_kill_mem;
  assign T_8178 = ctrl_killm == 1'h0;
  assign T_8180 = take_pc_wb == 1'h0;
  assign T_8181 = replay_mem & T_8180;
  assign T_8184 = mem_xcpt & T_8180;
  assign T_8188 = T_8164 == 1'h0;
  assign T_8189 = T_8165 & T_8188;
  assign GEN_117 = mem_xcpt ? mem_cause : wb_reg_cause;
  assign T_8190 = mem_reg_valid | mem_reg_replay;
  assign T_8191 = T_8190 | mem_reg_xcpt_interrupt;
  assign T_8192 = mem_ctrl_fp & mem_ctrl_wxd;
  assign T_8193 = T_8192 ? io_fpu_toint_data : mem_int_wdata;
  assign GEN_118 = mem_ctrl_rocc ? mem_reg_rs2 : wb_reg_rs2;
  assign GEN_119 = T_8191 ? mem_ctrl_legal : wb_ctrl_legal;
  assign GEN_120 = T_8191 ? mem_ctrl_fp : wb_ctrl_fp;
  assign GEN_121 = T_8191 ? mem_ctrl_rocc : wb_ctrl_rocc;
  assign GEN_122 = T_8191 ? mem_ctrl_branch : wb_ctrl_branch;
  assign GEN_123 = T_8191 ? mem_ctrl_jal : wb_ctrl_jal;
  assign GEN_124 = T_8191 ? mem_ctrl_jalr : wb_ctrl_jalr;
  assign GEN_125 = T_8191 ? mem_ctrl_rxs2 : wb_ctrl_rxs2;
  assign GEN_126 = T_8191 ? mem_ctrl_rxs1 : wb_ctrl_rxs1;
  assign GEN_127 = T_8191 ? mem_ctrl_sel_alu2 : wb_ctrl_sel_alu2;
  assign GEN_128 = T_8191 ? mem_ctrl_sel_alu1 : wb_ctrl_sel_alu1;
  assign GEN_129 = T_8191 ? mem_ctrl_sel_imm : wb_ctrl_sel_imm;
  assign GEN_130 = T_8191 ? mem_ctrl_alu_dw : wb_ctrl_alu_dw;
  assign GEN_131 = T_8191 ? mem_ctrl_alu_fn : wb_ctrl_alu_fn;
  assign GEN_132 = T_8191 ? mem_ctrl_mem : wb_ctrl_mem;
  assign GEN_133 = T_8191 ? mem_ctrl_mem_cmd : wb_ctrl_mem_cmd;
  assign GEN_134 = T_8191 ? mem_ctrl_mem_type : wb_ctrl_mem_type;
  assign GEN_135 = T_8191 ? mem_ctrl_rfs1 : wb_ctrl_rfs1;
  assign GEN_136 = T_8191 ? mem_ctrl_rfs2 : wb_ctrl_rfs2;
  assign GEN_137 = T_8191 ? mem_ctrl_rfs3 : wb_ctrl_rfs3;
  assign GEN_138 = T_8191 ? mem_ctrl_wfd : wb_ctrl_wfd;
  assign GEN_139 = T_8191 ? mem_ctrl_div : wb_ctrl_div;
  assign GEN_140 = T_8191 ? mem_ctrl_wxd : wb_ctrl_wxd;
  assign GEN_141 = T_8191 ? mem_ctrl_csr : wb_ctrl_csr;
  assign GEN_142 = T_8191 ? mem_ctrl_fence_i : wb_ctrl_fence_i;
  assign GEN_143 = T_8191 ? mem_ctrl_fence : wb_ctrl_fence;
  assign GEN_144 = T_8191 ? mem_ctrl_amo : wb_ctrl_amo;
  assign GEN_145 = T_8191 ? T_8193 : wb_reg_wdata;
  assign GEN_146 = T_8191 ? GEN_118 : wb_reg_rs2;
  assign GEN_147 = T_8191 ? mem_reg_inst : wb_reg_inst;
  assign GEN_148 = T_8191 ? mem_reg_pc : wb_reg_pc;
  assign T_8194 = wb_ctrl_div | wb_dcache_miss;
  assign wb_set_sboard = T_8194 | wb_ctrl_rocc;
  assign replay_wb_common = io_dmem_s2_nack | wb_reg_replay;
  assign T_8197 = io_rocc_cmd_ready == 1'h0;
  assign T_8198 = T_7671 & T_8197;
  assign replay_wb = replay_wb_common | T_8198;
  assign wb_xcpt = wb_reg_xcpt | csr_io_csr_xcpt;
  assign T_8199 = replay_wb | wb_xcpt;
  assign T_8200 = T_8199 | csr_io_eret;
  assign T_8201 = io_dmem_resp_bits_tag[0];
  assign dmem_resp_xpu = T_8201 == 1'h0;
  assign dmem_resp_waddr = io_dmem_resp_bits_tag[8:1];
  assign dmem_resp_valid = io_dmem_resp_valid & io_dmem_resp_bits_has_data;
  assign dmem_resp_replay = dmem_resp_valid & io_dmem_resp_bits_replay;
  assign T_8205 = wb_reg_valid & wb_ctrl_wxd;
  assign T_8207 = T_8205 == 1'h0;
  assign ll_wdata = div_io_resp_bits_data;
  assign ll_waddr = GEN_150;
  assign T_8208 = div_io_resp_ready & div_io_resp_valid;
  assign ll_wen = GEN_151;
  assign T_8209 = dmem_resp_replay & dmem_resp_xpu;
  assign GEN_149 = T_8209 ? 1'h0 : T_8207;
  assign GEN_150 = T_8209 ? dmem_resp_waddr : {{3'd0}, div_io_resp_bits_tag};
  assign GEN_151 = T_8209 ? 1'h1 : T_8208;
  assign T_8213 = replay_wb == 1'h0;
  assign T_8214 = wb_reg_valid & T_8213;
  assign T_8216 = csr_io_csr_xcpt == 1'h0;
  assign wb_valid = T_8214 & T_8216;
  assign wb_wen = wb_valid & wb_ctrl_wxd;
  assign rf_wen = wb_wen | ll_wen;
  assign rf_waddr = ll_wen ? ll_waddr : {{3'd0}, wb_waddr};
  assign T_8217 = dmem_resp_valid & dmem_resp_xpu;
  assign T_8218 = wb_ctrl_csr != 3'h0;
  assign T_8219 = T_8218 ? csr_io_rw_rdata : wb_reg_wdata;
  assign T_8220 = ll_wen ? ll_wdata : T_8219;
  assign rf_wdata = T_8217 ? io_dmem_resp_bits_data : T_8220;
  assign T_8222 = rf_waddr != 8'h0;
  assign T_8223 = rf_waddr[4:0];
  assign T_8224 = ~ T_8223;
  assign GEN_174 = {{3'd0}, id_raddr1};
  assign T_8226 = rf_waddr == GEN_174;
  assign GEN_152 = T_8226 ? rf_wdata : T_7562;
  assign GEN_175 = {{3'd0}, id_raddr2};
  assign T_8227 = rf_waddr == GEN_175;
  assign GEN_153 = T_8227 ? rf_wdata : T_7573;
  assign GEN_159 = T_8222 ? GEN_152 : T_7562;
  assign GEN_160 = T_8222 ? GEN_153 : T_7573;
  assign GEN_163 = rf_wen ? T_8222 : 1'h0;
  assign GEN_166 = rf_wen ? GEN_159 : T_7562;
  assign GEN_167 = rf_wen ? GEN_160 : T_7573;
  assign T_8228 = wb_reg_wdata[63:38];
  assign T_8229 = wb_reg_wdata[39:38];
  assign T_8230 = $signed(T_8229);
  assign T_8232 = T_8228 == 26'h0;
  assign T_8234 = T_8228 == 26'h1;
  assign T_8235 = T_8232 | T_8234;
  assign T_8237 = $signed(T_8230) != $signed(2'sh0);
  assign T_8238 = $signed(T_8228);
  assign T_8240 = $signed(T_8238) == $signed(26'sh3ffffff);
  assign T_8243 = $signed(T_8238) == $signed(26'sh3fffffe);
  assign T_8244 = T_8240 | T_8243;
  assign T_8246 = $signed(T_8230) == $signed(2'sh3);
  assign T_8247 = T_8230[0];
  assign T_8248 = T_8244 ? T_8246 : T_8247;
  assign T_8249 = T_8235 ? T_8237 : T_8248;
  assign T_8250 = wb_reg_wdata[38:0];
  assign T_8251 = {T_8249,T_8250};
  assign T_8252 = wb_reg_mem_xcpt ? T_8251 : wb_reg_pc;
  assign T_8253 = wb_reg_inst[31:20];
  assign T_8254 = wb_reg_valid ? wb_ctrl_csr : 3'h0;
  assign T_8256 = id_raddr1 != 5'h0;
  assign T_8257 = id_ctrl_rxs1 & T_8256;
  assign T_8259 = id_raddr2 != 5'h0;
  assign T_8260 = id_ctrl_rxs2 & T_8259;
  assign T_8262 = id_waddr != 5'h0;
  assign T_8263 = id_ctrl_wxd & T_8262;
  assign T_8268 = 256'h1 << ll_waddr;
  assign T_8270 = ll_wen ? T_8268 : 256'h0;
  assign T_8271 = ~ T_8270;
  assign GEN_176 = {{224'd0}, T_8265};
  assign T_8272 = GEN_176 & T_8271;
  assign GEN_168 = ll_wen ? T_8272 : {{224'd0}, T_8265};
  assign T_8274 = T_8265 >> id_raddr1;
  assign T_8275 = T_8274[0];
  assign T_8276 = T_8257 & T_8275;
  assign T_8277 = T_8265 >> id_raddr2;
  assign T_8278 = T_8277[0];
  assign T_8279 = T_8260 & T_8278;
  assign T_8280 = T_8265 >> id_waddr;
  assign T_8281 = T_8280[0];
  assign T_8282 = T_8263 & T_8281;
  assign T_8283 = T_8276 | T_8279;
  assign id_sboard_hazard = T_8283 | T_8282;
  assign T_8284 = wb_set_sboard & wb_wen;
  assign T_8286 = 32'h1 << wb_waddr;
  assign T_8288 = T_8284 ? T_8286 : 32'h0;
  assign GEN_177 = {{224'd0}, T_8288};
  assign T_8289 = T_8272 | GEN_177;
  assign T_8290 = ll_wen | T_8284;
  assign GEN_169 = T_8290 ? T_8289 : GEN_168;
  assign T_8291 = ex_ctrl_csr != 3'h0;
  assign T_8292 = T_8291 | ex_ctrl_jalr;
  assign T_8293 = T_8292 | ex_ctrl_mem;
  assign T_8294 = T_8293 | ex_ctrl_div;
  assign T_8295 = T_8294 | ex_ctrl_fp;
  assign ex_cannot_bypass = T_8295 | ex_ctrl_rocc;
  assign T_8296 = id_raddr1 == ex_waddr;
  assign T_8297 = T_8257 & T_8296;
  assign T_8298 = id_raddr2 == ex_waddr;
  assign T_8299 = T_8260 & T_8298;
  assign T_8300 = id_waddr == ex_waddr;
  assign T_8301 = T_8263 & T_8300;
  assign T_8302 = T_8297 | T_8299;
  assign T_8303 = T_8302 | T_8301;
  assign data_hazard_ex = ex_ctrl_wxd & T_8303;
  assign T_8305 = io_fpu_dec_ren1 & T_8296;
  assign T_8307 = io_fpu_dec_ren2 & T_8298;
  assign T_8308 = id_raddr3 == ex_waddr;
  assign T_8309 = io_fpu_dec_ren3 & T_8308;
  assign T_8311 = io_fpu_dec_wen & T_8300;
  assign T_8312 = T_8305 | T_8307;
  assign T_8313 = T_8312 | T_8309;
  assign T_8314 = T_8313 | T_8311;
  assign fp_data_hazard_ex = ex_ctrl_wfd & T_8314;
  assign T_8315 = data_hazard_ex & ex_cannot_bypass;
  assign T_8316 = T_8315 | fp_data_hazard_ex;
  assign id_ex_hazard = ex_reg_valid & T_8316;
  assign T_8318 = mem_ctrl_csr != 3'h0;
  assign T_8319 = mem_ctrl_mem & mem_reg_slow_bypass;
  assign T_8320 = T_8318 | T_8319;
  assign T_8321 = T_8320 | mem_ctrl_div;
  assign T_8322 = T_8321 | mem_ctrl_fp;
  assign mem_cannot_bypass = T_8322 | mem_ctrl_rocc;
  assign T_8323 = id_raddr1 == mem_waddr;
  assign T_8324 = T_8257 & T_8323;
  assign T_8325 = id_raddr2 == mem_waddr;
  assign T_8326 = T_8260 & T_8325;
  assign T_8327 = id_waddr == mem_waddr;
  assign T_8328 = T_8263 & T_8327;
  assign T_8329 = T_8324 | T_8326;
  assign T_8330 = T_8329 | T_8328;
  assign data_hazard_mem = mem_ctrl_wxd & T_8330;
  assign T_8332 = io_fpu_dec_ren1 & T_8323;
  assign T_8334 = io_fpu_dec_ren2 & T_8325;
  assign T_8335 = id_raddr3 == mem_waddr;
  assign T_8336 = io_fpu_dec_ren3 & T_8335;
  assign T_8338 = io_fpu_dec_wen & T_8327;
  assign T_8339 = T_8332 | T_8334;
  assign T_8340 = T_8339 | T_8336;
  assign T_8341 = T_8340 | T_8338;
  assign fp_data_hazard_mem = mem_ctrl_wfd & T_8341;
  assign T_8342 = data_hazard_mem & mem_cannot_bypass;
  assign T_8343 = T_8342 | fp_data_hazard_mem;
  assign id_mem_hazard = mem_reg_valid & T_8343;
  assign T_8344 = mem_reg_valid & data_hazard_mem;
  assign T_8345 = T_8344 & mem_ctrl_mem;
  assign T_8346 = id_raddr1 == wb_waddr;
  assign T_8347 = T_8257 & T_8346;
  assign T_8348 = id_raddr2 == wb_waddr;
  assign T_8349 = T_8260 & T_8348;
  assign T_8350 = id_waddr == wb_waddr;
  assign T_8351 = T_8263 & T_8350;
  assign T_8352 = T_8347 | T_8349;
  assign T_8353 = T_8352 | T_8351;
  assign data_hazard_wb = wb_ctrl_wxd & T_8353;
  assign T_8355 = io_fpu_dec_ren1 & T_8346;
  assign T_8357 = io_fpu_dec_ren2 & T_8348;
  assign T_8358 = id_raddr3 == wb_waddr;
  assign T_8359 = io_fpu_dec_ren3 & T_8358;
  assign T_8361 = io_fpu_dec_wen & T_8350;
  assign T_8362 = T_8355 | T_8357;
  assign T_8363 = T_8362 | T_8359;
  assign T_8364 = T_8363 | T_8361;
  assign fp_data_hazard_wb = wb_ctrl_wfd & T_8364;
  assign T_8365 = data_hazard_wb & wb_set_sboard;
  assign T_8366 = T_8365 | fp_data_hazard_wb;
  assign id_wb_hazard = wb_reg_valid & T_8366;
  assign T_8370 = wb_dcache_miss & wb_ctrl_wfd;
  assign T_8371 = T_8370 | io_fpu_sboard_set;
  assign T_8372 = T_8371 & wb_valid;
  assign T_8376 = T_8372 ? T_8286 : 32'h0;
  assign T_8377 = T_8368 | T_8376;
  assign GEN_170 = T_8372 ? T_8377 : T_8368;
  assign T_8379 = dmem_resp_replay & T_8201;
  assign T_8381 = 256'h1 << dmem_resp_waddr;
  assign T_8383 = T_8379 ? T_8381 : 256'h0;
  assign T_8384 = ~ T_8383;
  assign GEN_178 = {{224'd0}, T_8377};
  assign T_8385 = GEN_178 & T_8384;
  assign T_8386 = T_8372 | T_8379;
  assign GEN_171 = T_8386 ? T_8385 : {{224'd0}, GEN_170};
  assign T_8388 = 32'h1 << io_fpu_sboard_clra;
  assign T_8390 = io_fpu_sboard_clr ? T_8388 : 32'h0;
  assign T_8391 = ~ T_8390;
  assign GEN_179 = {{224'd0}, T_8391};
  assign T_8392 = T_8385 & GEN_179;
  assign T_8393 = T_8386 | io_fpu_sboard_clr;
  assign GEN_172 = T_8393 ? T_8392 : GEN_171;
  assign T_8395 = io_fpu_fcsr_rdy == 1'h0;
  assign T_8396 = id_csr_en & T_8395;
  assign T_8397 = T_8368 >> id_raddr1;
  assign T_8398 = T_8397[0];
  assign T_8399 = io_fpu_dec_ren1 & T_8398;
  assign T_8400 = T_8368 >> id_raddr2;
  assign T_8401 = T_8400[0];
  assign T_8402 = io_fpu_dec_ren2 & T_8401;
  assign T_8403 = T_8368 >> id_raddr3;
  assign T_8404 = T_8403[0];
  assign T_8405 = io_fpu_dec_ren3 & T_8404;
  assign T_8406 = T_8368 >> id_waddr;
  assign T_8407 = T_8406[0];
  assign T_8408 = io_fpu_dec_wen & T_8407;
  assign T_8409 = T_8399 | T_8402;
  assign T_8410 = T_8409 | T_8405;
  assign T_8411 = T_8410 | T_8408;
  assign id_stall_fpu = T_8396 | T_8411;
  assign T_8415 = io_dmem_req_valid | dcache_blocked;
  assign T_8416 = T_7890 & T_8415;
  assign T_8419 = wb_reg_xcpt == 1'h0;
  assign T_8422 = T_8419 & T_8197;
  assign T_8423 = io_rocc_cmd_valid | rocc_blocked;
  assign T_8424 = T_8422 & T_8423;
  assign T_8425 = id_ex_hazard | id_mem_hazard;
  assign T_8426 = T_8425 | id_wb_hazard;
  assign T_8427 = T_8426 | id_sboard_hazard;
  assign T_8428 = id_ctrl_fp & id_stall_fpu;
  assign T_8429 = T_8427 | T_8428;
  assign T_8430 = id_ctrl_mem & dcache_blocked;
  assign T_8431 = T_8429 | T_8430;
  assign T_8432 = id_ctrl_rocc & rocc_blocked;
  assign T_8433 = T_8431 | T_8432;
  assign T_8434 = T_8433 | T_7682;
  assign ctrl_stalld = T_8434 | csr_io_csr_stall;
  assign T_8436 = io_imem_resp_valid == 1'h0;
  assign T_8437 = T_8436 | io_imem_resp_bits_replay;
  assign T_8438 = T_8437 | take_pc_mem_wb;
  assign T_8439 = T_8438 | ctrl_stalld;
  assign T_8440 = T_8439 | csr_io_interrupt;
  assign T_8443 = wb_xcpt | csr_io_eret;
  assign T_8444 = replay_wb ? wb_reg_pc : mem_npc;
  assign T_8445 = T_8443 ? csr_io_evec : T_8444;
  assign T_8446 = wb_reg_valid & wb_ctrl_fence_i;
  assign T_8448 = io_dmem_s2_nack == 1'h0;
  assign T_8449 = T_8446 & T_8448;
  assign T_8451 = ctrl_stalld == 1'h0;
  assign T_8452 = T_8451 | csr_io_interrupt;
  assign T_8453 = T_8452 | take_pc_mem;
  assign T_8456 = mem_reg_valid & T_8107;
  assign T_8457 = T_8456 & mem_wrong_npc;
  assign T_8458 = T_8457 & mem_cfi_taken;
  assign T_8461 = T_8458 & T_8180;
  assign T_8462 = mem_ctrl_jal | mem_ctrl_jalr;
  assign T_8463 = mem_reg_inst[19:15];
  assign T_8466 = T_8463 & 5'h19;
  assign T_8467 = 5'h1 == T_8466;
  assign T_8468 = mem_ctrl_jalr & T_8467;
  assign T_8469 = mem_reg_valid & mem_ctrl_branch;
  assign T_8472 = T_8469 & T_8180;
  assign T_8473 = mem_reg_valid & io_imem_btb_update_bits_isJump;
  assign T_8476 = T_8473 & T_8107;
  assign T_8479 = T_8476 & T_8180;
  assign T_8480 = mem_waddr[0];
  assign T_8481 = mem_ctrl_wxd & T_8480;
  assign T_8484 = T_7833 & id_ctrl_fp;
  assign T_8485 = dmem_resp_valid & T_8201;
  assign T_8486 = ex_reg_valid & ex_ctrl_mem;
  assign ex_dcache_tag = {ex_waddr,ex_ctrl_fp};
  assign T_8488 = T_7743[63:38];
  assign T_8489 = alu_io_adder_out[39:38];
  assign T_8490 = $signed(T_8489);
  assign T_8492 = T_8488 == 26'h0;
  assign T_8494 = T_8488 == 26'h1;
  assign T_8495 = T_8492 | T_8494;
  assign T_8497 = $signed(T_8490) != $signed(2'sh0);
  assign T_8498 = $signed(T_8488);
  assign T_8500 = $signed(T_8498) == $signed(26'sh3ffffff);
  assign T_8503 = $signed(T_8498) == $signed(26'sh3fffffe);
  assign T_8504 = T_8500 | T_8503;
  assign T_8506 = $signed(T_8490) == $signed(2'sh3);
  assign T_8507 = T_8490[0];
  assign T_8508 = T_8504 ? T_8506 : T_8507;
  assign T_8509 = T_8495 ? T_8497 : T_8508;
  assign T_8510 = alu_io_adder_out[38:0];
  assign T_8511 = {T_8509,T_8510};
  assign T_8513 = mem_ctrl_fp ? io_fpu_store_data : mem_reg_rs2;
  assign T_8516 = replay_wb_common == 1'h0;
  assign T_8517 = T_7671 & T_8516;
  assign T_8520 = wb_xcpt & T_7659;
  assign T_8539_funct = T_8557;
  assign T_8539_rs2 = T_8556;
  assign T_8539_rs1 = T_8555;
  assign T_8539_xd = T_8554;
  assign T_8539_xs1 = T_8553;
  assign T_8539_xs2 = T_8552;
  assign T_8539_rd = T_8551;
  assign T_8539_opcode = T_8550;
  assign T_8549 = wb_reg_inst;
  assign T_8550 = T_8549[6:0];
  assign T_8551 = T_8549[11:7];
  assign T_8552 = T_8549[12];
  assign T_8553 = T_8549[13];
  assign T_8554 = T_8549[14];
  assign T_8555 = T_8549[19:15];
  assign T_8556 = T_8549[24:20];
  assign T_8557 = T_8549[31:25];
  assign T_8558 = csr_io_time[31:0];
  assign T_8560 = rf_wen ? rf_waddr : 8'h0;
  assign T_8561 = wb_reg_inst[19:15];
  assign T_8564 = wb_reg_inst[24:20];
  assign T_8568 = reset == 1'h0;
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifndef verilator
      #0.002;
    `endif
  `ifdef RANDOMIZE
  GEN_277 = {1{$random}};
  ex_ctrl_legal = GEN_277[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_278 = {1{$random}};
  ex_ctrl_fp = GEN_278[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_279 = {1{$random}};
  ex_ctrl_rocc = GEN_279[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_280 = {1{$random}};
  ex_ctrl_branch = GEN_280[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_281 = {1{$random}};
  ex_ctrl_jal = GEN_281[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_282 = {1{$random}};
  ex_ctrl_jalr = GEN_282[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_283 = {1{$random}};
  ex_ctrl_rxs2 = GEN_283[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_284 = {1{$random}};
  ex_ctrl_rxs1 = GEN_284[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_285 = {1{$random}};
  ex_ctrl_sel_alu2 = GEN_285[1:0];
  `endif
  `ifdef RANDOMIZE
  GEN_286 = {1{$random}};
  ex_ctrl_sel_alu1 = GEN_286[1:0];
  `endif
  `ifdef RANDOMIZE
  GEN_287 = {1{$random}};
  ex_ctrl_sel_imm = GEN_287[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_288 = {1{$random}};
  ex_ctrl_alu_dw = GEN_288[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_289 = {1{$random}};
  ex_ctrl_alu_fn = GEN_289[3:0];
  `endif
  `ifdef RANDOMIZE
  GEN_290 = {1{$random}};
  ex_ctrl_mem = GEN_290[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_291 = {1{$random}};
  ex_ctrl_mem_cmd = GEN_291[4:0];
  `endif
  `ifdef RANDOMIZE
  GEN_292 = {1{$random}};
  ex_ctrl_mem_type = GEN_292[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_293 = {1{$random}};
  ex_ctrl_rfs1 = GEN_293[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_294 = {1{$random}};
  ex_ctrl_rfs2 = GEN_294[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_295 = {1{$random}};
  ex_ctrl_rfs3 = GEN_295[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_296 = {1{$random}};
  ex_ctrl_wfd = GEN_296[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_297 = {1{$random}};
  ex_ctrl_div = GEN_297[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_298 = {1{$random}};
  ex_ctrl_wxd = GEN_298[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_299 = {1{$random}};
  ex_ctrl_csr = GEN_299[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_300 = {1{$random}};
  ex_ctrl_fence_i = GEN_300[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_301 = {1{$random}};
  ex_ctrl_fence = GEN_301[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_302 = {1{$random}};
  ex_ctrl_amo = GEN_302[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_303 = {1{$random}};
  mem_ctrl_legal = GEN_303[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_304 = {1{$random}};
  mem_ctrl_fp = GEN_304[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_305 = {1{$random}};
  mem_ctrl_rocc = GEN_305[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_306 = {1{$random}};
  mem_ctrl_branch = GEN_306[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_307 = {1{$random}};
  mem_ctrl_jal = GEN_307[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_308 = {1{$random}};
  mem_ctrl_jalr = GEN_308[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_309 = {1{$random}};
  mem_ctrl_rxs2 = GEN_309[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_310 = {1{$random}};
  mem_ctrl_rxs1 = GEN_310[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_311 = {1{$random}};
  mem_ctrl_sel_alu2 = GEN_311[1:0];
  `endif
  `ifdef RANDOMIZE
  GEN_312 = {1{$random}};
  mem_ctrl_sel_alu1 = GEN_312[1:0];
  `endif
  `ifdef RANDOMIZE
  GEN_313 = {1{$random}};
  mem_ctrl_sel_imm = GEN_313[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_314 = {1{$random}};
  mem_ctrl_alu_dw = GEN_314[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_315 = {1{$random}};
  mem_ctrl_alu_fn = GEN_315[3:0];
  `endif
  `ifdef RANDOMIZE
  GEN_316 = {1{$random}};
  mem_ctrl_mem = GEN_316[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_317 = {1{$random}};
  mem_ctrl_mem_cmd = GEN_317[4:0];
  `endif
  `ifdef RANDOMIZE
  GEN_318 = {1{$random}};
  mem_ctrl_mem_type = GEN_318[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_319 = {1{$random}};
  mem_ctrl_rfs1 = GEN_319[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_320 = {1{$random}};
  mem_ctrl_rfs2 = GEN_320[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_321 = {1{$random}};
  mem_ctrl_rfs3 = GEN_321[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_322 = {1{$random}};
  mem_ctrl_wfd = GEN_322[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_323 = {1{$random}};
  mem_ctrl_div = GEN_323[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_324 = {1{$random}};
  mem_ctrl_wxd = GEN_324[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_325 = {1{$random}};
  mem_ctrl_csr = GEN_325[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_326 = {1{$random}};
  mem_ctrl_fence_i = GEN_326[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_327 = {1{$random}};
  mem_ctrl_fence = GEN_327[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_328 = {1{$random}};
  mem_ctrl_amo = GEN_328[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_329 = {1{$random}};
  wb_ctrl_legal = GEN_329[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_330 = {1{$random}};
  wb_ctrl_fp = GEN_330[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_331 = {1{$random}};
  wb_ctrl_rocc = GEN_331[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_332 = {1{$random}};
  wb_ctrl_branch = GEN_332[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_333 = {1{$random}};
  wb_ctrl_jal = GEN_333[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_334 = {1{$random}};
  wb_ctrl_jalr = GEN_334[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_335 = {1{$random}};
  wb_ctrl_rxs2 = GEN_335[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_336 = {1{$random}};
  wb_ctrl_rxs1 = GEN_336[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_337 = {1{$random}};
  wb_ctrl_sel_alu2 = GEN_337[1:0];
  `endif
  `ifdef RANDOMIZE
  GEN_338 = {1{$random}};
  wb_ctrl_sel_alu1 = GEN_338[1:0];
  `endif
  `ifdef RANDOMIZE
  GEN_339 = {1{$random}};
  wb_ctrl_sel_imm = GEN_339[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_340 = {1{$random}};
  wb_ctrl_alu_dw = GEN_340[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_341 = {1{$random}};
  wb_ctrl_alu_fn = GEN_341[3:0];
  `endif
  `ifdef RANDOMIZE
  GEN_342 = {1{$random}};
  wb_ctrl_mem = GEN_342[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_343 = {1{$random}};
  wb_ctrl_mem_cmd = GEN_343[4:0];
  `endif
  `ifdef RANDOMIZE
  GEN_344 = {1{$random}};
  wb_ctrl_mem_type = GEN_344[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_345 = {1{$random}};
  wb_ctrl_rfs1 = GEN_345[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_346 = {1{$random}};
  wb_ctrl_rfs2 = GEN_346[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_347 = {1{$random}};
  wb_ctrl_rfs3 = GEN_347[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_348 = {1{$random}};
  wb_ctrl_wfd = GEN_348[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_349 = {1{$random}};
  wb_ctrl_div = GEN_349[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_350 = {1{$random}};
  wb_ctrl_wxd = GEN_350[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_351 = {1{$random}};
  wb_ctrl_csr = GEN_351[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_352 = {1{$random}};
  wb_ctrl_fence_i = GEN_352[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_353 = {1{$random}};
  wb_ctrl_fence = GEN_353[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_354 = {1{$random}};
  wb_ctrl_amo = GEN_354[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_355 = {1{$random}};
  ex_reg_xcpt_interrupt = GEN_355[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_356 = {1{$random}};
  ex_reg_valid = GEN_356[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_357 = {1{$random}};
  ex_reg_btb_hit = GEN_357[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_358 = {1{$random}};
  ex_reg_btb_resp_taken = GEN_358[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_359 = {1{$random}};
  ex_reg_btb_resp_mask = GEN_359[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_360 = {1{$random}};
  ex_reg_btb_resp_bridx = GEN_360[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_361 = {2{$random}};
  ex_reg_btb_resp_target = GEN_361[38:0];
  `endif
  `ifdef RANDOMIZE
  GEN_362 = {1{$random}};
  ex_reg_btb_resp_entry = GEN_362[5:0];
  `endif
  `ifdef RANDOMIZE
  GEN_363 = {1{$random}};
  ex_reg_btb_resp_bht_history = GEN_363[6:0];
  `endif
  `ifdef RANDOMIZE
  GEN_364 = {1{$random}};
  ex_reg_btb_resp_bht_value = GEN_364[1:0];
  `endif
  `ifdef RANDOMIZE
  GEN_365 = {1{$random}};
  ex_reg_xcpt = GEN_365[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_366 = {1{$random}};
  ex_reg_flush_pipe = GEN_366[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_367 = {1{$random}};
  ex_reg_load_use = GEN_367[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_368 = {2{$random}};
  ex_reg_cause = GEN_368[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_369 = {1{$random}};
  ex_reg_replay = GEN_369[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_370 = {2{$random}};
  ex_reg_pc = GEN_370[39:0];
  `endif
  `ifdef RANDOMIZE
  GEN_371 = {1{$random}};
  ex_reg_inst = GEN_371[31:0];
  `endif
  `ifdef RANDOMIZE
  GEN_372 = {1{$random}};
  mem_reg_xcpt_interrupt = GEN_372[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_373 = {1{$random}};
  mem_reg_valid = GEN_373[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_374 = {1{$random}};
  mem_reg_btb_hit = GEN_374[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_375 = {1{$random}};
  mem_reg_btb_resp_taken = GEN_375[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_376 = {1{$random}};
  mem_reg_btb_resp_mask = GEN_376[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_377 = {1{$random}};
  mem_reg_btb_resp_bridx = GEN_377[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_378 = {2{$random}};
  mem_reg_btb_resp_target = GEN_378[38:0];
  `endif
  `ifdef RANDOMIZE
  GEN_379 = {1{$random}};
  mem_reg_btb_resp_entry = GEN_379[5:0];
  `endif
  `ifdef RANDOMIZE
  GEN_380 = {1{$random}};
  mem_reg_btb_resp_bht_history = GEN_380[6:0];
  `endif
  `ifdef RANDOMIZE
  GEN_381 = {1{$random}};
  mem_reg_btb_resp_bht_value = GEN_381[1:0];
  `endif
  `ifdef RANDOMIZE
  GEN_382 = {1{$random}};
  mem_reg_xcpt = GEN_382[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_383 = {1{$random}};
  mem_reg_replay = GEN_383[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_384 = {1{$random}};
  mem_reg_flush_pipe = GEN_384[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_385 = {2{$random}};
  mem_reg_cause = GEN_385[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_386 = {1{$random}};
  mem_reg_slow_bypass = GEN_386[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_387 = {1{$random}};
  mem_reg_load = GEN_387[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_388 = {1{$random}};
  mem_reg_store = GEN_388[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_389 = {2{$random}};
  mem_reg_pc = GEN_389[39:0];
  `endif
  `ifdef RANDOMIZE
  GEN_390 = {1{$random}};
  mem_reg_inst = GEN_390[31:0];
  `endif
  `ifdef RANDOMIZE
  GEN_391 = {2{$random}};
  mem_reg_wdata = GEN_391[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_392 = {2{$random}};
  mem_reg_rs2 = GEN_392[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_393 = {1{$random}};
  wb_reg_valid = GEN_393[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_394 = {1{$random}};
  wb_reg_xcpt = GEN_394[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_395 = {1{$random}};
  wb_reg_mem_xcpt = GEN_395[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_396 = {1{$random}};
  wb_reg_replay = GEN_396[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_397 = {2{$random}};
  wb_reg_cause = GEN_397[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_398 = {2{$random}};
  wb_reg_pc = GEN_398[39:0];
  `endif
  `ifdef RANDOMIZE
  GEN_399 = {1{$random}};
  wb_reg_inst = GEN_399[31:0];
  `endif
  `ifdef RANDOMIZE
  GEN_400 = {2{$random}};
  wb_reg_wdata = GEN_400[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_401 = {2{$random}};
  wb_reg_rs2 = GEN_401[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_402 = {1{$random}};
  id_reg_fence = GEN_402[0:0];
  `endif
  GEN_403 = {2{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 31; initvar = initvar+1)
    T_7551[initvar] = GEN_403[63:0];
  `endif
  GEN_404 = {2{$random}};
  GEN_405 = {2{$random}};
  `ifdef RANDOMIZE
  GEN_406 = {1{$random}};
  ex_reg_rs_bypass_0 = GEN_406[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_407 = {1{$random}};
  ex_reg_rs_bypass_1 = GEN_407[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_408 = {1{$random}};
  ex_reg_rs_lsb_0 = GEN_408[1:0];
  `endif
  `ifdef RANDOMIZE
  GEN_409 = {1{$random}};
  ex_reg_rs_lsb_1 = GEN_409[1:0];
  `endif
  `ifdef RANDOMIZE
  GEN_410 = {2{$random}};
  ex_reg_rs_msb_0 = GEN_410[61:0];
  `endif
  `ifdef RANDOMIZE
  GEN_411 = {2{$random}};
  ex_reg_rs_msb_1 = GEN_411[61:0];
  `endif
  `ifdef RANDOMIZE
  GEN_412 = {1{$random}};
  T_8174 = GEN_412[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_413 = {1{$random}};
  T_8265 = GEN_413[31:0];
  `endif
  `ifdef RANDOMIZE
  GEN_414 = {1{$random}};
  T_8368 = GEN_414[31:0];
  `endif
  `ifdef RANDOMIZE
  GEN_415 = {1{$random}};
  dcache_blocked = GEN_415[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_416 = {1{$random}};
  rocc_blocked = GEN_416[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_417 = {2{$random}};
  T_8562 = GEN_417[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_418 = {2{$random}};
  T_8563 = GEN_418[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_419 = {2{$random}};
  T_8565 = GEN_419[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_420 = {2{$random}};
  T_8566 = GEN_420[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_421 = {1{$random}};
  GEN_154 = GEN_421[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_422 = {2{$random}};
  GEN_155 = GEN_422[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_423 = {1{$random}};
  GEN_156 = GEN_423[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_424 = {1{$random}};
  GEN_157 = GEN_424[4:0];
  `endif
  `ifdef RANDOMIZE
  GEN_425 = {1{$random}};
  GEN_158 = GEN_425[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_426 = {1{$random}};
  GEN_161 = GEN_426[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_427 = {1{$random}};
  GEN_162 = GEN_427[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_428 = {1{$random}};
  GEN_164 = GEN_428[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_429 = {1{$random}};
  GEN_165 = GEN_429[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_430 = {1{$random}};
  GEN_180 = GEN_430[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_431 = {1{$random}};
  GEN_181 = GEN_431[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_432 = {1{$random}};
  GEN_182 = GEN_432[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_433 = {1{$random}};
  GEN_183 = GEN_433[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_434 = {1{$random}};
  GEN_184 = GEN_434[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_435 = {1{$random}};
  GEN_185 = GEN_435[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_436 = {1{$random}};
  GEN_186 = GEN_436[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_437 = {1{$random}};
  GEN_187 = GEN_437[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_438 = {1{$random}};
  GEN_188 = GEN_438[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_439 = {1{$random}};
  GEN_189 = GEN_439[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_440 = {1{$random}};
  GEN_190 = GEN_440[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_441 = {1{$random}};
  GEN_191 = GEN_441[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_442 = {1{$random}};
  GEN_192 = GEN_442[1:0];
  `endif
  `ifdef RANDOMIZE
  GEN_443 = {3{$random}};
  GEN_193 = GEN_443[64:0];
  `endif
  `ifdef RANDOMIZE
  GEN_444 = {3{$random}};
  GEN_194 = GEN_444[64:0];
  `endif
  `ifdef RANDOMIZE
  GEN_445 = {3{$random}};
  GEN_195 = GEN_445[64:0];
  `endif
  `ifdef RANDOMIZE
  GEN_446 = {1{$random}};
  GEN_196 = GEN_446[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_447 = {1{$random}};
  GEN_197 = GEN_447[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_448 = {1{$random}};
  GEN_198 = GEN_448[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_449 = {1{$random}};
  GEN_199 = GEN_449[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_450 = {1{$random}};
  GEN_200 = GEN_450[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_451 = {2{$random}};
  GEN_201 = GEN_451[39:0];
  `endif
  `ifdef RANDOMIZE
  GEN_452 = {1{$random}};
  GEN_202 = GEN_452[8:0];
  `endif
  `ifdef RANDOMIZE
  GEN_453 = {1{$random}};
  GEN_203 = GEN_453[4:0];
  `endif
  `ifdef RANDOMIZE
  GEN_454 = {1{$random}};
  GEN_204 = GEN_454[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_455 = {2{$random}};
  GEN_205 = GEN_455[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_456 = {1{$random}};
  GEN_206 = GEN_456[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_457 = {1{$random}};
  GEN_207 = GEN_457[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_458 = {2{$random}};
  GEN_208 = GEN_458[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_459 = {2{$random}};
  GEN_209 = GEN_459[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_460 = {1{$random}};
  GEN_210 = GEN_460[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_461 = {1{$random}};
  GEN_211 = GEN_461[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_462 = {1{$random}};
  GEN_212 = GEN_462[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_463 = {1{$random}};
  GEN_213 = GEN_463[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_464 = {1{$random}};
  GEN_214 = GEN_464[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_465 = {1{$random}};
  GEN_215 = GEN_465[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_466 = {1{$random}};
  GEN_216 = GEN_466[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_467 = {1{$random}};
  GEN_217 = GEN_467[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_468 = {1{$random}};
  GEN_218 = GEN_468[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_469 = {1{$random}};
  GEN_219 = GEN_469[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_470 = {1{$random}};
  GEN_220 = GEN_470[3:0];
  `endif
  `ifdef RANDOMIZE
  GEN_471 = {1{$random}};
  GEN_221 = GEN_471[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_472 = {1{$random}};
  GEN_222 = GEN_472[3:0];
  `endif
  `ifdef RANDOMIZE
  GEN_473 = {2{$random}};
  GEN_223 = GEN_473[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_474 = {1{$random}};
  GEN_224 = GEN_474[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_475 = {1{$random}};
  GEN_225 = GEN_475[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_476 = {3{$random}};
  GEN_226 = GEN_476[64:0];
  `endif
  `ifdef RANDOMIZE
  GEN_477 = {1{$random}};
  GEN_227 = GEN_477[4:0];
  `endif
  `ifdef RANDOMIZE
  GEN_478 = {1{$random}};
  GEN_228 = GEN_478[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_479 = {1{$random}};
  GEN_229 = GEN_479[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_480 = {1{$random}};
  GEN_230 = GEN_480[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_481 = {1{$random}};
  GEN_231 = GEN_481[4:0];
  `endif
  `ifdef RANDOMIZE
  GEN_482 = {2{$random}};
  GEN_232 = GEN_482[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_483 = {1{$random}};
  GEN_233 = GEN_483[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_484 = {2{$random}};
  GEN_234 = GEN_484[39:0];
  `endif
  `ifdef RANDOMIZE
  GEN_485 = {1{$random}};
  GEN_235 = GEN_485[8:0];
  `endif
  `ifdef RANDOMIZE
  GEN_486 = {1{$random}};
  GEN_236 = GEN_486[4:0];
  `endif
  `ifdef RANDOMIZE
  GEN_487 = {1{$random}};
  GEN_237 = GEN_487[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_488 = {1{$random}};
  GEN_238 = GEN_488[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_489 = {2{$random}};
  GEN_239 = GEN_489[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_490 = {1{$random}};
  GEN_240 = GEN_490[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_491 = {2{$random}};
  GEN_241 = GEN_491[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_492 = {1{$random}};
  GEN_242 = GEN_492[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_493 = {1{$random}};
  GEN_243 = GEN_493[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_494 = {1{$random}};
  GEN_244 = GEN_494[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_495 = {1{$random}};
  GEN_245 = GEN_495[25:0];
  `endif
  `ifdef RANDOMIZE
  GEN_496 = {1{$random}};
  GEN_246 = GEN_496[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_497 = {1{$random}};
  GEN_247 = GEN_497[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_498 = {1{$random}};
  GEN_248 = GEN_498[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_499 = {1{$random}};
  GEN_249 = GEN_499[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_500 = {1{$random}};
  GEN_250 = GEN_500[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_501 = {2{$random}};
  GEN_251 = GEN_501[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_502 = {1{$random}};
  GEN_252 = GEN_502[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_503 = {1{$random}};
  GEN_253 = GEN_503[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_504 = {1{$random}};
  GEN_254 = GEN_504[4:0];
  `endif
  `ifdef RANDOMIZE
  GEN_505 = {1{$random}};
  GEN_255 = GEN_505[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_506 = {1{$random}};
  GEN_256 = GEN_506[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_507 = {1{$random}};
  GEN_257 = GEN_507[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_508 = {1{$random}};
  GEN_258 = GEN_508[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_509 = {1{$random}};
  GEN_259 = GEN_509[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_510 = {1{$random}};
  GEN_260 = GEN_510[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_511 = {1{$random}};
  GEN_261 = GEN_511[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_512 = {1{$random}};
  GEN_262 = GEN_512[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_513 = {1{$random}};
  GEN_263 = GEN_513[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_514 = {1{$random}};
  GEN_264 = GEN_514[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_515 = {1{$random}};
  GEN_265 = GEN_515[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_516 = {1{$random}};
  GEN_266 = GEN_516[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_517 = {1{$random}};
  GEN_267 = GEN_517[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_518 = {1{$random}};
  GEN_268 = GEN_518[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_519 = {1{$random}};
  GEN_269 = GEN_519[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_520 = {1{$random}};
  GEN_270 = GEN_520[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_521 = {1{$random}};
  GEN_271 = GEN_521[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_522 = {1{$random}};
  GEN_272 = GEN_522[1:0];
  `endif
  `ifdef RANDOMIZE
  GEN_523 = {3{$random}};
  GEN_273 = GEN_523[64:0];
  `endif
  `ifdef RANDOMIZE
  GEN_524 = {3{$random}};
  GEN_274 = GEN_524[64:0];
  `endif
  `ifdef RANDOMIZE
  GEN_525 = {3{$random}};
  GEN_275 = GEN_525[64:0];
  `endif
  `ifdef RANDOMIZE
  GEN_526 = {1{$random}};
  GEN_276 = GEN_526[0:0];
  `endif
  end
`endif
  always @(posedge clk) begin
    if(1'h0) begin
    end else begin
      if(T_7833) begin
        ex_ctrl_legal <= id_ctrl_legal;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_7833) begin
        ex_ctrl_fp <= id_ctrl_fp;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_7833) begin
        ex_ctrl_rocc <= id_ctrl_rocc;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_7833) begin
        ex_ctrl_branch <= id_ctrl_branch;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_7833) begin
        ex_ctrl_jal <= id_ctrl_jal;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_7833) begin
        ex_ctrl_jalr <= id_ctrl_jalr;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_7833) begin
        ex_ctrl_rxs2 <= id_ctrl_rxs2;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_7833) begin
        ex_ctrl_rxs1 <= id_ctrl_rxs1;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_7833) begin
        ex_ctrl_sel_alu2 <= id_ctrl_sel_alu2;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_7833) begin
        ex_ctrl_sel_alu1 <= id_ctrl_sel_alu1;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_7833) begin
        ex_ctrl_sel_imm <= id_ctrl_sel_imm;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_7833) begin
        ex_ctrl_alu_dw <= id_ctrl_alu_dw;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_7833) begin
        ex_ctrl_alu_fn <= id_ctrl_alu_fn;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_7833) begin
        ex_ctrl_mem <= id_ctrl_mem;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_7833) begin
        ex_ctrl_mem_cmd <= id_ctrl_mem_cmd;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_7833) begin
        ex_ctrl_mem_type <= id_ctrl_mem_type;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_7833) begin
        ex_ctrl_rfs1 <= id_ctrl_rfs1;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_7833) begin
        ex_ctrl_rfs2 <= id_ctrl_rfs2;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_7833) begin
        ex_ctrl_rfs3 <= id_ctrl_rfs3;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_7833) begin
        ex_ctrl_wfd <= id_ctrl_wfd;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_7833) begin
        ex_ctrl_div <= id_ctrl_div;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_7833) begin
        ex_ctrl_wxd <= id_ctrl_wxd;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_7833) begin
        if(id_csr_ren) begin
          ex_ctrl_csr <= 3'h5;
        end else begin
          ex_ctrl_csr <= id_ctrl_csr;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_7833) begin
        if(T_7849) begin
          ex_ctrl_fence_i <= 1'h1;
        end else begin
          ex_ctrl_fence_i <= id_ctrl_fence_i;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_7833) begin
        ex_ctrl_fence <= id_ctrl_fence;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_7833) begin
        ex_ctrl_amo <= id_ctrl_amo;
      end
    end
    if(1'h0) begin
    end else begin
      if(ex_pc_valid) begin
        mem_ctrl_legal <= ex_ctrl_legal;
      end
    end
    if(1'h0) begin
    end else begin
      if(ex_pc_valid) begin
        mem_ctrl_fp <= ex_ctrl_fp;
      end
    end
    if(1'h0) begin
    end else begin
      if(ex_pc_valid) begin
        mem_ctrl_rocc <= ex_ctrl_rocc;
      end
    end
    if(1'h0) begin
    end else begin
      if(ex_pc_valid) begin
        mem_ctrl_branch <= ex_ctrl_branch;
      end
    end
    if(1'h0) begin
    end else begin
      if(ex_pc_valid) begin
        mem_ctrl_jal <= ex_ctrl_jal;
      end
    end
    if(1'h0) begin
    end else begin
      if(ex_pc_valid) begin
        mem_ctrl_jalr <= ex_ctrl_jalr;
      end
    end
    if(1'h0) begin
    end else begin
      if(ex_pc_valid) begin
        mem_ctrl_rxs2 <= ex_ctrl_rxs2;
      end
    end
    if(1'h0) begin
    end else begin
      if(ex_pc_valid) begin
        mem_ctrl_rxs1 <= ex_ctrl_rxs1;
      end
    end
    if(1'h0) begin
    end else begin
      if(ex_pc_valid) begin
        mem_ctrl_sel_alu2 <= ex_ctrl_sel_alu2;
      end
    end
    if(1'h0) begin
    end else begin
      if(ex_pc_valid) begin
        mem_ctrl_sel_alu1 <= ex_ctrl_sel_alu1;
      end
    end
    if(1'h0) begin
    end else begin
      if(ex_pc_valid) begin
        mem_ctrl_sel_imm <= ex_ctrl_sel_imm;
      end
    end
    if(1'h0) begin
    end else begin
      if(ex_pc_valid) begin
        mem_ctrl_alu_dw <= ex_ctrl_alu_dw;
      end
    end
    if(1'h0) begin
    end else begin
      if(ex_pc_valid) begin
        mem_ctrl_alu_fn <= ex_ctrl_alu_fn;
      end
    end
    if(1'h0) begin
    end else begin
      if(ex_pc_valid) begin
        mem_ctrl_mem <= ex_ctrl_mem;
      end
    end
    if(1'h0) begin
    end else begin
      if(ex_pc_valid) begin
        mem_ctrl_mem_cmd <= ex_ctrl_mem_cmd;
      end
    end
    if(1'h0) begin
    end else begin
      if(ex_pc_valid) begin
        mem_ctrl_mem_type <= ex_ctrl_mem_type;
      end
    end
    if(1'h0) begin
    end else begin
      if(ex_pc_valid) begin
        mem_ctrl_rfs1 <= ex_ctrl_rfs1;
      end
    end
    if(1'h0) begin
    end else begin
      if(ex_pc_valid) begin
        mem_ctrl_rfs2 <= ex_ctrl_rfs2;
      end
    end
    if(1'h0) begin
    end else begin
      if(ex_pc_valid) begin
        mem_ctrl_rfs3 <= ex_ctrl_rfs3;
      end
    end
    if(1'h0) begin
    end else begin
      if(ex_pc_valid) begin
        mem_ctrl_wfd <= ex_ctrl_wfd;
      end
    end
    if(1'h0) begin
    end else begin
      if(ex_pc_valid) begin
        mem_ctrl_div <= ex_ctrl_div;
      end
    end
    if(1'h0) begin
    end else begin
      if(ex_pc_valid) begin
        mem_ctrl_wxd <= ex_ctrl_wxd;
      end
    end
    if(1'h0) begin
    end else begin
      if(ex_pc_valid) begin
        mem_ctrl_csr <= ex_ctrl_csr;
      end
    end
    if(1'h0) begin
    end else begin
      if(ex_pc_valid) begin
        mem_ctrl_fence_i <= ex_ctrl_fence_i;
      end
    end
    if(1'h0) begin
    end else begin
      if(ex_pc_valid) begin
        mem_ctrl_fence <= ex_ctrl_fence;
      end
    end
    if(1'h0) begin
    end else begin
      if(ex_pc_valid) begin
        mem_ctrl_amo <= ex_ctrl_amo;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_8191) begin
        wb_ctrl_legal <= mem_ctrl_legal;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_8191) begin
        wb_ctrl_fp <= mem_ctrl_fp;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_8191) begin
        wb_ctrl_rocc <= mem_ctrl_rocc;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_8191) begin
        wb_ctrl_branch <= mem_ctrl_branch;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_8191) begin
        wb_ctrl_jal <= mem_ctrl_jal;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_8191) begin
        wb_ctrl_jalr <= mem_ctrl_jalr;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_8191) begin
        wb_ctrl_rxs2 <= mem_ctrl_rxs2;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_8191) begin
        wb_ctrl_rxs1 <= mem_ctrl_rxs1;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_8191) begin
        wb_ctrl_sel_alu2 <= mem_ctrl_sel_alu2;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_8191) begin
        wb_ctrl_sel_alu1 <= mem_ctrl_sel_alu1;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_8191) begin
        wb_ctrl_sel_imm <= mem_ctrl_sel_imm;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_8191) begin
        wb_ctrl_alu_dw <= mem_ctrl_alu_dw;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_8191) begin
        wb_ctrl_alu_fn <= mem_ctrl_alu_fn;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_8191) begin
        wb_ctrl_mem <= mem_ctrl_mem;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_8191) begin
        wb_ctrl_mem_cmd <= mem_ctrl_mem_cmd;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_8191) begin
        wb_ctrl_mem_type <= mem_ctrl_mem_type;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_8191) begin
        wb_ctrl_rfs1 <= mem_ctrl_rfs1;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_8191) begin
        wb_ctrl_rfs2 <= mem_ctrl_rfs2;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_8191) begin
        wb_ctrl_rfs3 <= mem_ctrl_rfs3;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_8191) begin
        wb_ctrl_wfd <= mem_ctrl_wfd;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_8191) begin
        wb_ctrl_div <= mem_ctrl_div;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_8191) begin
        wb_ctrl_wxd <= mem_ctrl_wxd;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_8191) begin
        wb_ctrl_csr <= mem_ctrl_csr;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_8191) begin
        wb_ctrl_fence_i <= mem_ctrl_fence_i;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_8191) begin
        wb_ctrl_fence <= mem_ctrl_fence;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_8191) begin
        wb_ctrl_amo <= mem_ctrl_amo;
      end
    end
    if(1'h0) begin
    end else begin
      ex_reg_xcpt_interrupt <= T_7844;
    end
    if(1'h0) begin
    end else begin
      ex_reg_valid <= T_7833;
    end
    if(1'h0) begin
    end else begin
      if(T_7833) begin
        ex_reg_btb_hit <= io_imem_btb_resp_valid;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_7833) begin
        if(io_imem_btb_resp_valid) begin
          ex_reg_btb_resp_taken <= io_imem_btb_resp_bits_taken;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_7833) begin
        if(io_imem_btb_resp_valid) begin
          ex_reg_btb_resp_mask <= io_imem_btb_resp_bits_mask;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_7833) begin
        if(io_imem_btb_resp_valid) begin
          ex_reg_btb_resp_bridx <= io_imem_btb_resp_bits_bridx;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_7833) begin
        if(io_imem_btb_resp_valid) begin
          ex_reg_btb_resp_target <= io_imem_btb_resp_bits_target;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_7833) begin
        if(io_imem_btb_resp_valid) begin
          ex_reg_btb_resp_entry <= io_imem_btb_resp_bits_entry;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_7833) begin
        if(io_imem_btb_resp_valid) begin
          ex_reg_btb_resp_bht_history <= io_imem_btb_resp_bits_bht_history;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_7833) begin
        if(io_imem_btb_resp_valid) begin
          ex_reg_btb_resp_bht_value <= io_imem_btb_resp_bits_bht_value;
        end
      end
    end
    if(1'h0) begin
    end else begin
      ex_reg_xcpt <= T_7840;
    end
    if(1'h0) begin
    end else begin
      if(T_7833) begin
        if(T_7849) begin
          ex_reg_flush_pipe <= 1'h1;
        end else begin
          ex_reg_flush_pipe <= T_7848;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_7833) begin
        ex_reg_load_use <= id_load_use;
      end
    end
    if(1'h0) begin
    end else begin
      if(id_xcpt) begin
        if(csr_io_interrupt) begin
          ex_reg_cause <= csr_io_interrupt_cause;
        end else begin
          ex_reg_cause <= {{62'd0}, T_7689};
        end
      end
    end
    if(1'h0) begin
    end else begin
      ex_reg_replay <= T_7837;
    end
    if(1'h0) begin
    end else begin
      if(T_7885) begin
        ex_reg_pc <= io_imem_resp_bits_pc;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_7885) begin
        ex_reg_inst <= io_imem_resp_bits_data_0;
      end
    end
    if(1'h0) begin
    end else begin
      mem_reg_xcpt_interrupt <= T_8119;
    end
    if(1'h0) begin
    end else begin
      mem_reg_valid <= T_8110;
    end
    if(1'h0) begin
    end else begin
      if(ex_pc_valid) begin
        mem_reg_btb_hit <= ex_reg_btb_hit;
      end
    end
    if(1'h0) begin
    end else begin
      if(ex_pc_valid) begin
        if(ex_reg_btb_hit) begin
          mem_reg_btb_resp_taken <= ex_reg_btb_resp_taken;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(ex_pc_valid) begin
        if(ex_reg_btb_hit) begin
          mem_reg_btb_resp_mask <= ex_reg_btb_resp_mask;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(ex_pc_valid) begin
        if(ex_reg_btb_hit) begin
          mem_reg_btb_resp_bridx <= ex_reg_btb_resp_bridx;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(ex_pc_valid) begin
        if(ex_reg_btb_hit) begin
          mem_reg_btb_resp_target <= ex_reg_btb_resp_target;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(ex_pc_valid) begin
        if(ex_reg_btb_hit) begin
          mem_reg_btb_resp_entry <= ex_reg_btb_resp_entry;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(ex_pc_valid) begin
        if(ex_reg_btb_hit) begin
          mem_reg_btb_resp_bht_history <= ex_reg_btb_resp_bht_history;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(ex_pc_valid) begin
        if(ex_reg_btb_hit) begin
          mem_reg_btb_resp_bht_value <= ex_reg_btb_resp_bht_value;
        end
      end
    end
    if(1'h0) begin
    end else begin
      mem_reg_xcpt <= T_8116;
    end
    if(1'h0) begin
    end else begin
      mem_reg_replay <= T_8113;
    end
    if(1'h0) begin
    end else begin
      if(ex_pc_valid) begin
        mem_reg_flush_pipe <= ex_reg_flush_pipe;
      end
    end
    if(1'h0) begin
    end else begin
      if(ex_xcpt) begin
        if(T_7917) begin
          mem_reg_cause <= ex_reg_cause;
        end else begin
          mem_reg_cause <= 64'h2;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(ex_pc_valid) begin
        mem_reg_slow_bypass <= ex_slow_bypass;
      end
    end
    if(1'h0) begin
    end else begin
      if(ex_pc_valid) begin
        mem_reg_load <= T_8129;
      end
    end
    if(1'h0) begin
    end else begin
      if(ex_pc_valid) begin
        mem_reg_store <= T_8137;
      end
    end
    if(1'h0) begin
    end else begin
      if(ex_pc_valid) begin
        mem_reg_pc <= ex_reg_pc;
      end
    end
    if(1'h0) begin
    end else begin
      if(ex_pc_valid) begin
        mem_reg_inst <= ex_reg_inst;
      end
    end
    if(1'h0) begin
    end else begin
      if(ex_pc_valid) begin
        mem_reg_wdata <= alu_io_out;
      end
    end
    if(1'h0) begin
    end else begin
      if(ex_pc_valid) begin
        if(T_8139) begin
          if(ex_reg_rs_bypass_1) begin
            mem_reg_rs2 <= GEN_1;
          end else begin
            mem_reg_rs2 <= T_7744;
          end
        end
      end
    end
    if(1'h0) begin
    end else begin
      wb_reg_valid <= T_8178;
    end
    if(1'h0) begin
    end else begin
      wb_reg_xcpt <= T_8184;
    end
    if(1'h0) begin
    end else begin
      wb_reg_mem_xcpt <= T_8189;
    end
    if(1'h0) begin
    end else begin
      wb_reg_replay <= T_8181;
    end
    if(1'h0) begin
    end else begin
      if(mem_xcpt) begin
        if(T_8164) begin
          wb_reg_cause <= mem_reg_cause;
        end else begin
          wb_reg_cause <= {{61'd0}, mem_new_cause};
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_8191) begin
        wb_reg_pc <= mem_reg_pc;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_8191) begin
        wb_reg_inst <= mem_reg_inst;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_8191) begin
        if(T_8192) begin
          wb_reg_wdata <= io_fpu_toint_data;
        end else begin
          wb_reg_wdata <= mem_int_wdata;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_8191) begin
        if(mem_ctrl_rocc) begin
          wb_reg_rs2 <= mem_reg_rs2;
        end
      end
    end
    if(reset) begin
      id_reg_fence <= 1'h0;
    end else begin
      id_reg_fence <= T_7674;
    end
    if(T_7551_T_8225_en & T_7551_T_8225_mask) begin
      T_7551[T_7551_T_8225_addr] <= T_7551_T_8225_data;
    end
    if(1'h0) begin
    end else begin
      if(T_7833) begin
        ex_reg_rs_bypass_0 <= T_7854;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_7833) begin
        ex_reg_rs_bypass_1 <= T_7869;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_7833) begin
        if(T_7864) begin
          ex_reg_rs_lsb_0 <= T_7865;
        end else begin
          if(T_7699) begin
            ex_reg_rs_lsb_0 <= 2'h0;
          end else begin
            if(T_7702) begin
              ex_reg_rs_lsb_0 <= 2'h1;
            end else begin
              if(T_7704) begin
                ex_reg_rs_lsb_0 <= 2'h2;
              end else begin
                ex_reg_rs_lsb_0 <= 2'h3;
              end
            end
          end
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_7833) begin
        if(T_7879) begin
          ex_reg_rs_lsb_1 <= T_7880;
        end else begin
          if(T_7707) begin
            ex_reg_rs_lsb_1 <= 2'h0;
          end else begin
            if(T_7710) begin
              ex_reg_rs_lsb_1 <= 2'h1;
            end else begin
              if(T_7712) begin
                ex_reg_rs_lsb_1 <= 2'h2;
              end else begin
                ex_reg_rs_lsb_1 <= 2'h3;
              end
            end
          end
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_7833) begin
        if(T_7864) begin
          ex_reg_rs_msb_0 <= T_7866;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_7833) begin
        if(T_7879) begin
          ex_reg_rs_msb_1 <= T_7881;
        end
      end
    end
    if(1'h0) begin
    end else begin
      T_8174 <= T_8173;
    end
    if(reset) begin
      T_8265 <= 32'h0;
    end else begin
      T_8265 <= GEN_169[31:0];
    end
    if(reset) begin
      T_8368 <= 32'h0;
    end else begin
      T_8368 <= GEN_172[31:0];
    end
    if(1'h0) begin
    end else begin
      dcache_blocked <= T_8416;
    end
    if(1'h0) begin
    end else begin
      rocc_blocked <= T_8424;
    end
    if(1'h0) begin
    end else begin
      if(ex_reg_rs_bypass_0) begin
        T_8562 <= GEN_0;
      end else begin
        T_8562 <= T_7742;
      end
    end
    if(1'h0) begin
    end else begin
      T_8563 <= T_8562;
    end
    if(1'h0) begin
    end else begin
      if(ex_reg_rs_bypass_1) begin
        T_8565 <= GEN_1;
      end else begin
        T_8565 <= T_7744;
      end
    end
    if(1'h0) begin
    end else begin
      T_8566 <= T_8565;
    end
    `ifndef SYNTHESIS
    `ifdef PRINTF_COND
      if (`PRINTF_COND) begin
    `endif
        if (T_8568) begin
          $fwrite(32'h80000002,"C%d: %d [%d] pc=[%h] W[r%d=%h][%d] R[r%d=%h] R[r%d=%h] inst=[%h] DASM(%h)\n",io_prci_id,T_8558,wb_valid,wb_reg_pc,T_8560,rf_wdata,rf_wen,T_8561,T_8563,T_8564,T_8566,wb_reg_inst,wb_reg_inst);
        end
    `ifdef PRINTF_COND
      end
    `endif
    `endif
  end
endmodule
module FlowThroughSerializer(
  input   clk,
  input   reset,
  output  io_in_ready,
  input   io_in_valid,
  input  [2:0] io_in_bits_addr_beat,
  input   io_in_bits_client_xact_id,
  input  [3:0] io_in_bits_manager_xact_id,
  input   io_in_bits_is_builtin_type,
  input  [3:0] io_in_bits_g_type,
  input  [63:0] io_in_bits_data,
  input   io_out_ready,
  output  io_out_valid,
  output [2:0] io_out_bits_addr_beat,
  output  io_out_bits_client_xact_id,
  output [3:0] io_out_bits_manager_xact_id,
  output  io_out_bits_is_builtin_type,
  output [3:0] io_out_bits_g_type,
  output [63:0] io_out_bits_data,
  output  io_cnt,
  output  io_done
);
  assign io_in_ready = io_out_ready;
  assign io_out_valid = io_in_valid;
  assign io_out_bits_addr_beat = io_in_bits_addr_beat;
  assign io_out_bits_client_xact_id = io_in_bits_client_xact_id;
  assign io_out_bits_manager_xact_id = io_in_bits_manager_xact_id;
  assign io_out_bits_is_builtin_type = io_in_bits_is_builtin_type;
  assign io_out_bits_g_type = io_in_bits_g_type;
  assign io_out_bits_data = io_in_bits_data;
  assign io_cnt = 1'h0;
  assign io_done = 1'h1;
endmodule
module ICache(
  input   clk,
  input   reset,
  input   io_req_valid,
  input  [38:0] io_req_bits_addr,
  input  [19:0] io_s1_ppn,
  input   io_s1_kill,
  input   io_s2_kill,
  input   io_resp_ready,
  output  io_resp_valid,
  output [31:0] io_resp_bits_data,
  output [63:0] io_resp_bits_datablock,
  input   io_invalidate,
  input   io_mem_acquire_ready,
  output  io_mem_acquire_valid,
  output [25:0] io_mem_acquire_bits_addr_block,
  output  io_mem_acquire_bits_client_xact_id,
  output [2:0] io_mem_acquire_bits_addr_beat,
  output  io_mem_acquire_bits_is_builtin_type,
  output [2:0] io_mem_acquire_bits_a_type,
  output [11:0] io_mem_acquire_bits_union,
  output [63:0] io_mem_acquire_bits_data,
  output  io_mem_grant_ready,
  input   io_mem_grant_valid,
  input  [2:0] io_mem_grant_bits_addr_beat,
  input   io_mem_grant_bits_client_xact_id,
  input  [3:0] io_mem_grant_bits_manager_xact_id,
  input   io_mem_grant_bits_is_builtin_type,
  input  [3:0] io_mem_grant_bits_g_type,
  input  [63:0] io_mem_grant_bits_data
);
  reg [1:0] state;
  reg [31:0] GEN_5;
  reg  invalidated;
  reg [31:0] GEN_6;
  wire  stall;
  wire  rdy;
  reg [31:0] refill_addr;
  reg [31:0] GEN_7;
  wire  s1_any_tag_hit;
  reg  s1_valid;
  reg [31:0] GEN_8;
  reg [38:0] s1_vaddr;
  reg [63:0] GEN_9;
  wire [11:0] T_935;
  wire [31:0] s1_paddr;
  wire [19:0] s1_tag;
  wire  T_936;
  wire [38:0] s0_vaddr;
  wire  T_938;
  wire  T_941;
  wire  T_942;
  wire  T_943;
  wire [38:0] GEN_0;
  wire  T_947;
  wire  T_948;
  wire  out_valid;
  wire [5:0] s1_idx;
  wire  s1_hit;
  wire  T_950;
  wire  s1_miss;
  wire  T_953;
  wire  T_954;
  wire  T_956;
  wire [31:0] GEN_1;
  wire [19:0] refill_tag;
  wire  FlowThroughSerializer_1_clk;
  wire  FlowThroughSerializer_1_reset;
  wire  FlowThroughSerializer_1_io_in_ready;
  wire  FlowThroughSerializer_1_io_in_valid;
  wire [2:0] FlowThroughSerializer_1_io_in_bits_addr_beat;
  wire  FlowThroughSerializer_1_io_in_bits_client_xact_id;
  wire [3:0] FlowThroughSerializer_1_io_in_bits_manager_xact_id;
  wire  FlowThroughSerializer_1_io_in_bits_is_builtin_type;
  wire [3:0] FlowThroughSerializer_1_io_in_bits_g_type;
  wire [63:0] FlowThroughSerializer_1_io_in_bits_data;
  wire  FlowThroughSerializer_1_io_out_ready;
  wire  FlowThroughSerializer_1_io_out_valid;
  wire [2:0] FlowThroughSerializer_1_io_out_bits_addr_beat;
  wire  FlowThroughSerializer_1_io_out_bits_client_xact_id;
  wire [3:0] FlowThroughSerializer_1_io_out_bits_manager_xact_id;
  wire  FlowThroughSerializer_1_io_out_bits_is_builtin_type;
  wire [3:0] FlowThroughSerializer_1_io_out_bits_g_type;
  wire [63:0] FlowThroughSerializer_1_io_out_bits_data;
  wire  FlowThroughSerializer_1_io_cnt;
  wire  FlowThroughSerializer_1_io_done;
  wire  T_957;
  reg [2:0] refill_cnt;
  reg [31:0] GEN_10;
  wire  T_960;
  wire [3:0] T_962;
  wire [2:0] T_963;
  wire [2:0] GEN_2;
  wire  refill_wrap;
  wire  T_964;
  wire  refill_done;
  reg [15:0] T_967;
  reg [31:0] GEN_11;
  wire  T_968;
  wire  T_969;
  wire  T_970;
  wire  T_971;
  wire  T_972;
  wire  T_973;
  wire  T_974;
  wire [14:0] T_975;
  wire [15:0] T_976;
  wire [15:0] GEN_3;
  wire [1:0] repl_way;
  reg [19:0] tag_array_0 [0:63];
  reg [31:0] GEN_12;
  wire [19:0] tag_array_0_tag_rdata_data;
  wire [5:0] tag_array_0_tag_rdata_addr;
  wire  tag_array_0_tag_rdata_en;
  reg [5:0] GEN_13;
  reg [31:0] GEN_14;
  reg  GEN_15;
  reg [31:0] GEN_16;
  wire [19:0] tag_array_0_T_1018_data;
  wire [5:0] tag_array_0_T_1018_addr;
  wire  tag_array_0_T_1018_mask;
  wire  tag_array_0_T_1018_en;
  reg [19:0] tag_array_1 [0:63];
  reg [31:0] GEN_17;
  wire [19:0] tag_array_1_tag_rdata_data;
  wire [5:0] tag_array_1_tag_rdata_addr;
  wire  tag_array_1_tag_rdata_en;
  reg [5:0] GEN_18;
  reg [31:0] GEN_19;
  reg  GEN_20;
  reg [31:0] GEN_21;
  wire [19:0] tag_array_1_T_1018_data;
  wire [5:0] tag_array_1_T_1018_addr;
  wire  tag_array_1_T_1018_mask;
  wire  tag_array_1_T_1018_en;
  reg [19:0] tag_array_2 [0:63];
  reg [31:0] GEN_22;
  wire [19:0] tag_array_2_tag_rdata_data;
  wire [5:0] tag_array_2_tag_rdata_addr;
  wire  tag_array_2_tag_rdata_en;
  reg [5:0] GEN_23;
  reg [31:0] GEN_24;
  reg  GEN_26;
  reg [31:0] GEN_28;
  wire [19:0] tag_array_2_T_1018_data;
  wire [5:0] tag_array_2_T_1018_addr;
  wire  tag_array_2_T_1018_mask;
  wire  tag_array_2_T_1018_en;
  reg [19:0] tag_array_3 [0:63];
  reg [31:0] GEN_30;
  wire [19:0] tag_array_3_tag_rdata_data;
  wire [5:0] tag_array_3_tag_rdata_addr;
  wire  tag_array_3_tag_rdata_en;
  reg [5:0] GEN_39;
  reg [31:0] GEN_40;
  reg  GEN_41;
  reg [31:0] GEN_43;
  wire [19:0] tag_array_3_T_1018_data;
  wire [5:0] tag_array_3_T_1018_addr;
  wire  tag_array_3_T_1018_mask;
  wire  tag_array_3_T_1018_en;
  wire [5:0] T_985;
  wire [5:0] T_990;
  wire [19:0] T_999_0;
  wire [19:0] T_999_1;
  wire [19:0] T_999_2;
  wire [19:0] T_999_3;
  wire  T_1002;
  wire  T_1004;
  wire  T_1006;
  wire  T_1008;
  wire  T_1014_0;
  wire  T_1014_1;
  wire  T_1014_2;
  wire  T_1014_3;
  wire  GEN_25;
  wire  GEN_27;
  wire  GEN_29;
  wire  GEN_31;
  reg [255:0] vb_array;
  reg [255:0] GEN_44;
  wire  T_1022;
  wire  T_1023;
  wire [7:0] T_1024;
  wire [255:0] T_1027;
  wire [255:0] T_1028;
  wire [255:0] T_1029;
  wire [255:0] GEN_32;
  wire [255:0] GEN_33;
  wire  GEN_34;
  wire  s1_disparity_0;
  wire  s1_disparity_1;
  wire  s1_disparity_2;
  wire  s1_disparity_3;
  wire  T_1042;
  wire [6:0] T_1044;
  wire [127:0] T_1047;
  wire [255:0] GEN_73;
  wire [255:0] T_1050;
  wire [255:0] T_1051;
  wire [255:0] GEN_35;
  wire  T_1053;
  wire [6:0] T_1055;
  wire [127:0] T_1058;
  wire [255:0] GEN_75;
  wire [255:0] T_1061;
  wire [255:0] T_1062;
  wire [255:0] GEN_36;
  wire  T_1064;
  wire [7:0] T_1066;
  wire [255:0] T_1069;
  wire [255:0] T_1072;
  wire [255:0] T_1073;
  wire [255:0] GEN_37;
  wire  T_1075;
  wire [7:0] T_1077;
  wire [255:0] T_1080;
  wire [255:0] T_1083;
  wire [255:0] T_1084;
  wire [255:0] GEN_38;
  wire  s1_tag_match_0;
  wire  s1_tag_match_1;
  wire  s1_tag_match_2;
  wire  s1_tag_match_3;
  wire  s1_tag_hit_0;
  wire  s1_tag_hit_1;
  wire  s1_tag_hit_2;
  wire  s1_tag_hit_3;
  wire [63:0] s1_dout_0;
  wire [63:0] s1_dout_1;
  wire [63:0] s1_dout_2;
  wire [63:0] s1_dout_3;
  wire  T_1108;
  wire [255:0] T_1112;
  wire  T_1113;
  wire  T_1115;
  wire [19:0] T_1119;
  wire  T_1120;
  wire  T_1121;
  wire [255:0] T_1132;
  wire  T_1133;
  wire  T_1135;
  wire [19:0] T_1139;
  wire  T_1140;
  wire  T_1141;
  wire [255:0] T_1152;
  wire  T_1153;
  wire  T_1155;
  wire [19:0] T_1159;
  wire  T_1160;
  wire  T_1161;
  wire [255:0] T_1172;
  wire  T_1173;
  wire  T_1175;
  wire [19:0] T_1179;
  wire  T_1180;
  wire  T_1181;
  wire  T_1187;
  wire  T_1188;
  wire  T_1189;
  wire  T_1190;
  wire  T_1191;
  wire  T_1192;
  wire  T_1194;
  wire  T_1195;
  reg [63:0] T_1198 [0:511];
  reg [63:0] GEN_45;
  wire [63:0] T_1198_T_1210_data;
  wire [8:0] T_1198_T_1210_addr;
  wire  T_1198_T_1210_en;
  reg [8:0] GEN_46;
  reg [31:0] GEN_47;
  reg  GEN_48;
  reg [31:0] GEN_49;
  wire [63:0] T_1198_T_1203_data;
  wire [8:0] T_1198_T_1203_addr;
  wire  T_1198_T_1203_mask;
  wire  T_1198_T_1203_en;
  wire  T_1201;
  wire [8:0] T_1202;
  wire [63:0] GEN_42;
  wire [8:0] T_1204;
  wire [8:0] T_1209;
  reg [63:0] T_1213 [0:511];
  reg [63:0] GEN_50;
  wire [63:0] T_1213_T_1225_data;
  wire [8:0] T_1213_T_1225_addr;
  wire  T_1213_T_1225_en;
  reg [8:0] GEN_51;
  reg [31:0] GEN_52;
  reg  GEN_53;
  reg [31:0] GEN_54;
  wire [63:0] T_1213_T_1218_data;
  wire [8:0] T_1213_T_1218_addr;
  wire  T_1213_T_1218_mask;
  wire  T_1213_T_1218_en;
  wire  T_1216;
  wire [8:0] T_1224;
  reg [63:0] T_1228 [0:511];
  reg [63:0] GEN_55;
  wire [63:0] T_1228_T_1240_data;
  wire [8:0] T_1228_T_1240_addr;
  wire  T_1228_T_1240_en;
  reg [8:0] GEN_56;
  reg [31:0] GEN_57;
  reg  GEN_58;
  reg [31:0] GEN_59;
  wire [63:0] T_1228_T_1233_data;
  wire [8:0] T_1228_T_1233_addr;
  wire  T_1228_T_1233_mask;
  wire  T_1228_T_1233_en;
  wire  T_1231;
  wire [8:0] T_1239;
  reg [63:0] T_1243 [0:511];
  reg [63:0] GEN_60;
  wire [63:0] T_1243_T_1255_data;
  wire [8:0] T_1243_T_1255_addr;
  wire  T_1243_T_1255_en;
  reg [8:0] GEN_61;
  reg [31:0] GEN_62;
  reg  GEN_74;
  reg [31:0] GEN_76;
  wire [63:0] T_1243_T_1248_data;
  wire [8:0] T_1243_T_1248_addr;
  wire  T_1243_T_1248_mask;
  wire  T_1243_T_1248_en;
  wire  T_1246;
  wire [8:0] T_1254;
  wire [63:0] T_1257;
  wire [63:0] T_1259;
  wire [63:0] T_1261;
  wire [63:0] T_1263;
  wire [63:0] T_1265;
  wire [63:0] T_1266;
  wire [63:0] T_1267;
  wire [63:0] T_1268;
  wire  T_1269;
  wire  T_1271;
  wire  T_1272;
  wire [25:0] T_1273;
  wire [25:0] T_1382_addr_block;
  wire  T_1382_client_xact_id;
  wire [2:0] T_1382_addr_beat;
  wire  T_1382_is_builtin_type;
  wire [2:0] T_1382_a_type;
  wire [11:0] T_1382_union;
  wire [63:0] T_1382_data;
  wire  T_1413;
  wire [1:0] GEN_63;
  wire [1:0] GEN_64;
  wire  GEN_65;
  wire  T_1415;
  wire [1:0] GEN_66;
  wire [1:0] GEN_67;
  wire [1:0] GEN_68;
  wire  T_1416;
  wire [1:0] GEN_69;
  wire [1:0] GEN_70;
  wire  T_1417;
  wire [1:0] GEN_71;
  wire [1:0] GEN_72;
  reg [31:0] GEN_4;
  reg [31:0] GEN_77;
  FlowThroughSerializer FlowThroughSerializer_1 (
    .clk(FlowThroughSerializer_1_clk),
    .reset(FlowThroughSerializer_1_reset),
    .io_in_ready(FlowThroughSerializer_1_io_in_ready),
    .io_in_valid(FlowThroughSerializer_1_io_in_valid),
    .io_in_bits_addr_beat(FlowThroughSerializer_1_io_in_bits_addr_beat),
    .io_in_bits_client_xact_id(FlowThroughSerializer_1_io_in_bits_client_xact_id),
    .io_in_bits_manager_xact_id(FlowThroughSerializer_1_io_in_bits_manager_xact_id),
    .io_in_bits_is_builtin_type(FlowThroughSerializer_1_io_in_bits_is_builtin_type),
    .io_in_bits_g_type(FlowThroughSerializer_1_io_in_bits_g_type),
    .io_in_bits_data(FlowThroughSerializer_1_io_in_bits_data),
    .io_out_ready(FlowThroughSerializer_1_io_out_ready),
    .io_out_valid(FlowThroughSerializer_1_io_out_valid),
    .io_out_bits_addr_beat(FlowThroughSerializer_1_io_out_bits_addr_beat),
    .io_out_bits_client_xact_id(FlowThroughSerializer_1_io_out_bits_client_xact_id),
    .io_out_bits_manager_xact_id(FlowThroughSerializer_1_io_out_bits_manager_xact_id),
    .io_out_bits_is_builtin_type(FlowThroughSerializer_1_io_out_bits_is_builtin_type),
    .io_out_bits_g_type(FlowThroughSerializer_1_io_out_bits_g_type),
    .io_out_bits_data(FlowThroughSerializer_1_io_out_bits_data),
    .io_cnt(FlowThroughSerializer_1_io_cnt),
    .io_done(FlowThroughSerializer_1_io_done)
  );
  assign io_resp_valid = s1_hit;
  assign io_resp_bits_data = GEN_4;
  assign io_resp_bits_datablock = T_1268;
  assign io_mem_acquire_valid = T_1272;
  assign io_mem_acquire_bits_addr_block = T_1382_addr_block;
  assign io_mem_acquire_bits_client_xact_id = T_1382_client_xact_id;
  assign io_mem_acquire_bits_addr_beat = T_1382_addr_beat;
  assign io_mem_acquire_bits_is_builtin_type = T_1382_is_builtin_type;
  assign io_mem_acquire_bits_a_type = T_1382_a_type;
  assign io_mem_acquire_bits_union = T_1382_union;
  assign io_mem_acquire_bits_data = T_1382_data;
  assign io_mem_grant_ready = FlowThroughSerializer_1_io_in_ready;
  assign stall = io_resp_ready == 1'h0;
  assign rdy = T_954;
  assign s1_any_tag_hit = T_1195;
  assign T_935 = s1_vaddr[11:0];
  assign s1_paddr = {io_s1_ppn,T_935};
  assign s1_tag = s1_paddr[31:12];
  assign T_936 = s1_valid & stall;
  assign s0_vaddr = T_936 ? s1_vaddr : io_req_bits_addr;
  assign T_938 = io_req_valid & rdy;
  assign T_941 = io_s1_kill == 1'h0;
  assign T_942 = T_936 & T_941;
  assign T_943 = T_938 | T_942;
  assign GEN_0 = T_938 ? io_req_bits_addr : s1_vaddr;
  assign T_947 = s1_valid & T_941;
  assign T_948 = state == 2'h0;
  assign out_valid = T_947 & T_948;
  assign s1_idx = s1_vaddr[11:6];
  assign s1_hit = out_valid & s1_any_tag_hit;
  assign T_950 = s1_any_tag_hit == 1'h0;
  assign s1_miss = out_valid & T_950;
  assign T_953 = s1_miss == 1'h0;
  assign T_954 = T_948 & T_953;
  assign T_956 = s1_miss & T_948;
  assign GEN_1 = T_956 ? s1_paddr : refill_addr;
  assign refill_tag = refill_addr[31:12];
  assign FlowThroughSerializer_1_clk = clk;
  assign FlowThroughSerializer_1_reset = reset;
  assign FlowThroughSerializer_1_io_in_valid = io_mem_grant_valid;
  assign FlowThroughSerializer_1_io_in_bits_addr_beat = io_mem_grant_bits_addr_beat;
  assign FlowThroughSerializer_1_io_in_bits_client_xact_id = io_mem_grant_bits_client_xact_id;
  assign FlowThroughSerializer_1_io_in_bits_manager_xact_id = io_mem_grant_bits_manager_xact_id;
  assign FlowThroughSerializer_1_io_in_bits_is_builtin_type = io_mem_grant_bits_is_builtin_type;
  assign FlowThroughSerializer_1_io_in_bits_g_type = io_mem_grant_bits_g_type;
  assign FlowThroughSerializer_1_io_in_bits_data = io_mem_grant_bits_data;
  assign FlowThroughSerializer_1_io_out_ready = 1'h1;
  assign T_957 = FlowThroughSerializer_1_io_out_ready & FlowThroughSerializer_1_io_out_valid;
  assign T_960 = refill_cnt == 3'h7;
  assign T_962 = refill_cnt + 3'h1;
  assign T_963 = T_962[2:0];
  assign GEN_2 = T_957 ? T_963 : refill_cnt;
  assign refill_wrap = T_957 & T_960;
  assign T_964 = state == 2'h3;
  assign refill_done = T_964 & refill_wrap;
  assign T_968 = T_967[0];
  assign T_969 = T_967[2];
  assign T_970 = T_968 ^ T_969;
  assign T_971 = T_967[3];
  assign T_972 = T_970 ^ T_971;
  assign T_973 = T_967[5];
  assign T_974 = T_972 ^ T_973;
  assign T_975 = T_967[15:1];
  assign T_976 = {T_974,T_975};
  assign GEN_3 = s1_miss ? T_976 : T_967;
  assign repl_way = T_967[1:0];
  assign tag_array_0_tag_rdata_addr = T_990;
  assign tag_array_0_tag_rdata_en = 1'h1;
  assign tag_array_0_tag_rdata_data = tag_array_0[GEN_13];
  assign tag_array_0_T_1018_data = T_999_0;
  assign tag_array_0_T_1018_addr = s1_idx;
  assign tag_array_0_T_1018_mask = GEN_25;
  assign tag_array_0_T_1018_en = refill_done;
  assign tag_array_1_tag_rdata_addr = T_990;
  assign tag_array_1_tag_rdata_en = 1'h1;
  assign tag_array_1_tag_rdata_data = tag_array_1[GEN_18];
  assign tag_array_1_T_1018_data = T_999_1;
  assign tag_array_1_T_1018_addr = s1_idx;
  assign tag_array_1_T_1018_mask = GEN_27;
  assign tag_array_1_T_1018_en = refill_done;
  assign tag_array_2_tag_rdata_addr = T_990;
  assign tag_array_2_tag_rdata_en = 1'h1;
  assign tag_array_2_tag_rdata_data = tag_array_2[GEN_23];
  assign tag_array_2_T_1018_data = T_999_2;
  assign tag_array_2_T_1018_addr = s1_idx;
  assign tag_array_2_T_1018_mask = GEN_29;
  assign tag_array_2_T_1018_en = refill_done;
  assign tag_array_3_tag_rdata_addr = T_990;
  assign tag_array_3_tag_rdata_en = 1'h1;
  assign tag_array_3_tag_rdata_data = tag_array_3[GEN_39];
  assign tag_array_3_T_1018_data = T_999_3;
  assign tag_array_3_T_1018_addr = s1_idx;
  assign tag_array_3_T_1018_mask = GEN_31;
  assign tag_array_3_T_1018_en = refill_done;
  assign T_985 = s0_vaddr[11:6];
  assign T_990 = T_985;
  assign T_999_0 = refill_tag;
  assign T_999_1 = refill_tag;
  assign T_999_2 = refill_tag;
  assign T_999_3 = refill_tag;
  assign T_1002 = repl_way == 2'h0;
  assign T_1004 = repl_way == 2'h1;
  assign T_1006 = repl_way == 2'h2;
  assign T_1008 = repl_way == 2'h3;
  assign T_1014_0 = T_1002;
  assign T_1014_1 = T_1004;
  assign T_1014_2 = T_1006;
  assign T_1014_3 = T_1008;
  assign GEN_25 = refill_done ? T_1014_0 : 1'h0;
  assign GEN_27 = refill_done ? T_1014_1 : 1'h0;
  assign GEN_29 = refill_done ? T_1014_2 : 1'h0;
  assign GEN_31 = refill_done ? T_1014_3 : 1'h0;
  assign T_1022 = invalidated == 1'h0;
  assign T_1023 = refill_done & T_1022;
  assign T_1024 = {repl_way,s1_idx};
  assign T_1027 = 256'h1 << T_1024;
  assign T_1028 = vb_array | T_1027;
  assign T_1029 = ~ vb_array;
  assign GEN_32 = T_1023 ? T_1028 : vb_array;
  assign GEN_33 = io_invalidate ? 256'h0 : GEN_32;
  assign GEN_34 = io_invalidate ? 1'h1 : invalidated;
  assign s1_disparity_0 = 1'h0;
  assign s1_disparity_1 = 1'h0;
  assign s1_disparity_2 = 1'h0;
  assign s1_disparity_3 = 1'h0;
  assign T_1042 = s1_valid & s1_disparity_0;
  assign T_1044 = {1'h0,s1_idx};
  assign T_1047 = 128'h1 << T_1044;
  assign GEN_73 = {{128'd0}, T_1047};
  assign T_1050 = T_1029 | GEN_73;
  assign T_1051 = ~ T_1050;
  assign GEN_35 = T_1042 ? T_1051 : GEN_33;
  assign T_1053 = s1_valid & s1_disparity_1;
  assign T_1055 = {1'h1,s1_idx};
  assign T_1058 = 128'h1 << T_1055;
  assign GEN_75 = {{128'd0}, T_1058};
  assign T_1061 = T_1029 | GEN_75;
  assign T_1062 = ~ T_1061;
  assign GEN_36 = T_1053 ? T_1062 : GEN_35;
  assign T_1064 = s1_valid & s1_disparity_2;
  assign T_1066 = {2'h2,s1_idx};
  assign T_1069 = 256'h1 << T_1066;
  assign T_1072 = T_1029 | T_1069;
  assign T_1073 = ~ T_1072;
  assign GEN_37 = T_1064 ? T_1073 : GEN_36;
  assign T_1075 = s1_valid & s1_disparity_3;
  assign T_1077 = {2'h3,s1_idx};
  assign T_1080 = 256'h1 << T_1077;
  assign T_1083 = T_1029 | T_1080;
  assign T_1084 = ~ T_1083;
  assign GEN_38 = T_1075 ? T_1084 : GEN_37;
  assign s1_tag_match_0 = T_1120;
  assign s1_tag_match_1 = T_1140;
  assign s1_tag_match_2 = T_1160;
  assign s1_tag_match_3 = T_1180;
  assign s1_tag_hit_0 = T_1121;
  assign s1_tag_hit_1 = T_1141;
  assign s1_tag_hit_2 = T_1161;
  assign s1_tag_hit_3 = T_1181;
  assign s1_dout_0 = T_1198_T_1210_data;
  assign s1_dout_1 = T_1213_T_1225_data;
  assign s1_dout_2 = T_1228_T_1240_data;
  assign s1_dout_3 = T_1243_T_1255_data;
  assign T_1108 = io_invalidate == 1'h0;
  assign T_1112 = vb_array >> T_1044;
  assign T_1113 = T_1112[0];
  assign T_1115 = T_1108 & T_1113;
  assign T_1119 = tag_array_0_tag_rdata_data;
  assign T_1120 = T_1119 == s1_tag;
  assign T_1121 = T_1115 & s1_tag_match_0;
  assign T_1132 = vb_array >> T_1055;
  assign T_1133 = T_1132[0];
  assign T_1135 = T_1108 & T_1133;
  assign T_1139 = tag_array_1_tag_rdata_data;
  assign T_1140 = T_1139 == s1_tag;
  assign T_1141 = T_1135 & s1_tag_match_1;
  assign T_1152 = vb_array >> T_1066;
  assign T_1153 = T_1152[0];
  assign T_1155 = T_1108 & T_1153;
  assign T_1159 = tag_array_2_tag_rdata_data;
  assign T_1160 = T_1159 == s1_tag;
  assign T_1161 = T_1155 & s1_tag_match_2;
  assign T_1172 = vb_array >> T_1077;
  assign T_1173 = T_1172[0];
  assign T_1175 = T_1108 & T_1173;
  assign T_1179 = tag_array_3_tag_rdata_data;
  assign T_1180 = T_1179 == s1_tag;
  assign T_1181 = T_1175 & s1_tag_match_3;
  assign T_1187 = s1_tag_hit_0 | s1_tag_hit_1;
  assign T_1188 = T_1187 | s1_tag_hit_2;
  assign T_1189 = T_1188 | s1_tag_hit_3;
  assign T_1190 = s1_disparity_0 | s1_disparity_1;
  assign T_1191 = T_1190 | s1_disparity_2;
  assign T_1192 = T_1191 | s1_disparity_3;
  assign T_1194 = T_1192 == 1'h0;
  assign T_1195 = T_1189 & T_1194;
  assign T_1198_T_1210_addr = T_1209;
  assign T_1198_T_1210_en = 1'h1;
  assign T_1198_T_1210_data = T_1198[GEN_46];
  assign T_1198_T_1203_data = GEN_42;
  assign T_1198_T_1203_addr = T_1202;
  assign T_1198_T_1203_mask = T_1201;
  assign T_1198_T_1203_en = T_1201;
  assign T_1201 = FlowThroughSerializer_1_io_out_valid & T_1002;
  assign T_1202 = {s1_idx,refill_cnt};
  assign GEN_42 = FlowThroughSerializer_1_io_out_bits_data;
  assign T_1204 = s0_vaddr[11:3];
  assign T_1209 = T_1204;
  assign T_1213_T_1225_addr = T_1224;
  assign T_1213_T_1225_en = 1'h1;
  assign T_1213_T_1225_data = T_1213[GEN_51];
  assign T_1213_T_1218_data = GEN_42;
  assign T_1213_T_1218_addr = T_1202;
  assign T_1213_T_1218_mask = T_1216;
  assign T_1213_T_1218_en = T_1216;
  assign T_1216 = FlowThroughSerializer_1_io_out_valid & T_1004;
  assign T_1224 = T_1204;
  assign T_1228_T_1240_addr = T_1239;
  assign T_1228_T_1240_en = 1'h1;
  assign T_1228_T_1240_data = T_1228[GEN_56];
  assign T_1228_T_1233_data = GEN_42;
  assign T_1228_T_1233_addr = T_1202;
  assign T_1228_T_1233_mask = T_1231;
  assign T_1228_T_1233_en = T_1231;
  assign T_1231 = FlowThroughSerializer_1_io_out_valid & T_1006;
  assign T_1239 = T_1204;
  assign T_1243_T_1255_addr = T_1254;
  assign T_1243_T_1255_en = 1'h1;
  assign T_1243_T_1255_data = T_1243[GEN_61];
  assign T_1243_T_1248_data = GEN_42;
  assign T_1243_T_1248_addr = T_1202;
  assign T_1243_T_1248_mask = T_1246;
  assign T_1243_T_1248_en = T_1246;
  assign T_1246 = FlowThroughSerializer_1_io_out_valid & T_1008;
  assign T_1254 = T_1204;
  assign T_1257 = s1_tag_hit_0 ? s1_dout_0 : 64'h0;
  assign T_1259 = s1_tag_hit_1 ? s1_dout_1 : 64'h0;
  assign T_1261 = s1_tag_hit_2 ? s1_dout_2 : 64'h0;
  assign T_1263 = s1_tag_hit_3 ? s1_dout_3 : 64'h0;
  assign T_1265 = T_1257 | T_1259;
  assign T_1266 = T_1265 | T_1261;
  assign T_1267 = T_1266 | T_1263;
  assign T_1268 = T_1267;
  assign T_1269 = state == 2'h1;
  assign T_1271 = io_s2_kill == 1'h0;
  assign T_1272 = T_1269 & T_1271;
  assign T_1273 = refill_addr[31:6];
  assign T_1382_addr_block = T_1273;
  assign T_1382_client_xact_id = 1'h0;
  assign T_1382_addr_beat = 3'h0;
  assign T_1382_is_builtin_type = 1'h1;
  assign T_1382_a_type = 3'h1;
  assign T_1382_union = 12'h1c1;
  assign T_1382_data = 64'h0;
  assign T_1413 = 2'h0 == state;
  assign GEN_63 = s1_miss ? 2'h1 : state;
  assign GEN_64 = T_1413 ? GEN_63 : state;
  assign GEN_65 = T_1413 ? 1'h0 : GEN_34;
  assign T_1415 = 2'h1 == state;
  assign GEN_66 = io_mem_acquire_ready ? 2'h2 : GEN_64;
  assign GEN_67 = io_s2_kill ? 2'h0 : GEN_66;
  assign GEN_68 = T_1415 ? GEN_67 : GEN_64;
  assign T_1416 = 2'h2 == state;
  assign GEN_69 = io_mem_grant_valid ? 2'h3 : GEN_68;
  assign GEN_70 = T_1416 ? GEN_69 : GEN_68;
  assign T_1417 = 2'h3 == state;
  assign GEN_71 = refill_done ? 2'h0 : GEN_70;
  assign GEN_72 = T_1417 ? GEN_71 : GEN_70;
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifndef verilator
      #0.002;
    `endif
  `ifdef RANDOMIZE
  GEN_5 = {1{$random}};
  state = GEN_5[1:0];
  `endif
  `ifdef RANDOMIZE
  GEN_6 = {1{$random}};
  invalidated = GEN_6[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_7 = {1{$random}};
  refill_addr = GEN_7[31:0];
  `endif
  `ifdef RANDOMIZE
  GEN_8 = {1{$random}};
  s1_valid = GEN_8[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_9 = {2{$random}};
  s1_vaddr = GEN_9[38:0];
  `endif
  `ifdef RANDOMIZE
  GEN_10 = {1{$random}};
  refill_cnt = GEN_10[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_11 = {1{$random}};
  T_967 = GEN_11[15:0];
  `endif
  GEN_12 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 64; initvar = initvar+1)
    tag_array_0[initvar] = GEN_12[19:0];
  `endif
  `ifdef RANDOMIZE
  GEN_14 = {1{$random}};
  GEN_13 = GEN_14[5:0];
  `endif
  `ifdef RANDOMIZE
  GEN_16 = {1{$random}};
  GEN_15 = GEN_16[0:0];
  `endif
  GEN_17 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 64; initvar = initvar+1)
    tag_array_1[initvar] = GEN_17[19:0];
  `endif
  `ifdef RANDOMIZE
  GEN_19 = {1{$random}};
  GEN_18 = GEN_19[5:0];
  `endif
  `ifdef RANDOMIZE
  GEN_21 = {1{$random}};
  GEN_20 = GEN_21[0:0];
  `endif
  GEN_22 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 64; initvar = initvar+1)
    tag_array_2[initvar] = GEN_22[19:0];
  `endif
  `ifdef RANDOMIZE
  GEN_24 = {1{$random}};
  GEN_23 = GEN_24[5:0];
  `endif
  `ifdef RANDOMIZE
  GEN_28 = {1{$random}};
  GEN_26 = GEN_28[0:0];
  `endif
  GEN_30 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 64; initvar = initvar+1)
    tag_array_3[initvar] = GEN_30[19:0];
  `endif
  `ifdef RANDOMIZE
  GEN_40 = {1{$random}};
  GEN_39 = GEN_40[5:0];
  `endif
  `ifdef RANDOMIZE
  GEN_43 = {1{$random}};
  GEN_41 = GEN_43[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_44 = {8{$random}};
  vb_array = GEN_44[255:0];
  `endif
  GEN_45 = {2{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 512; initvar = initvar+1)
    T_1198[initvar] = GEN_45[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_47 = {1{$random}};
  GEN_46 = GEN_47[8:0];
  `endif
  `ifdef RANDOMIZE
  GEN_49 = {1{$random}};
  GEN_48 = GEN_49[0:0];
  `endif
  GEN_50 = {2{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 512; initvar = initvar+1)
    T_1213[initvar] = GEN_50[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_52 = {1{$random}};
  GEN_51 = GEN_52[8:0];
  `endif
  `ifdef RANDOMIZE
  GEN_54 = {1{$random}};
  GEN_53 = GEN_54[0:0];
  `endif
  GEN_55 = {2{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 512; initvar = initvar+1)
    T_1228[initvar] = GEN_55[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_57 = {1{$random}};
  GEN_56 = GEN_57[8:0];
  `endif
  `ifdef RANDOMIZE
  GEN_59 = {1{$random}};
  GEN_58 = GEN_59[0:0];
  `endif
  GEN_60 = {2{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 512; initvar = initvar+1)
    T_1243[initvar] = GEN_60[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_62 = {1{$random}};
  GEN_61 = GEN_62[8:0];
  `endif
  `ifdef RANDOMIZE
  GEN_76 = {1{$random}};
  GEN_74 = GEN_76[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_77 = {1{$random}};
  GEN_4 = GEN_77[31:0];
  `endif
  end
`endif
  always @(posedge clk) begin
    if(reset) begin
      state <= 2'h0;
    end else begin
      if(T_1417) begin
        if(refill_done) begin
          state <= 2'h0;
        end else begin
          if(T_1416) begin
            if(io_mem_grant_valid) begin
              state <= 2'h3;
            end else begin
              if(T_1415) begin
                if(io_s2_kill) begin
                  state <= 2'h0;
                end else begin
                  if(io_mem_acquire_ready) begin
                    state <= 2'h2;
                  end else begin
                    if(T_1413) begin
                      if(s1_miss) begin
                        state <= 2'h1;
                      end
                    end
                  end
                end
              end else begin
                if(T_1413) begin
                  if(s1_miss) begin
                    state <= 2'h1;
                  end
                end
              end
            end
          end else begin
            if(T_1415) begin
              if(io_s2_kill) begin
                state <= 2'h0;
              end else begin
                if(io_mem_acquire_ready) begin
                  state <= 2'h2;
                end else begin
                  if(T_1413) begin
                    if(s1_miss) begin
                      state <= 2'h1;
                    end
                  end
                end
              end
            end else begin
              if(T_1413) begin
                if(s1_miss) begin
                  state <= 2'h1;
                end
              end
            end
          end
        end
      end else begin
        if(T_1416) begin
          if(io_mem_grant_valid) begin
            state <= 2'h3;
          end else begin
            if(T_1415) begin
              if(io_s2_kill) begin
                state <= 2'h0;
              end else begin
                if(io_mem_acquire_ready) begin
                  state <= 2'h2;
                end else begin
                  state <= GEN_64;
                end
              end
            end else begin
              state <= GEN_64;
            end
          end
        end else begin
          if(T_1415) begin
            if(io_s2_kill) begin
              state <= 2'h0;
            end else begin
              if(io_mem_acquire_ready) begin
                state <= 2'h2;
              end else begin
                state <= GEN_64;
              end
            end
          end else begin
            state <= GEN_64;
          end
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_1413) begin
        invalidated <= 1'h0;
      end else begin
        if(io_invalidate) begin
          invalidated <= 1'h1;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_956) begin
        refill_addr <= s1_paddr;
      end
    end
    if(reset) begin
      s1_valid <= 1'h0;
    end else begin
      s1_valid <= T_943;
    end
    if(1'h0) begin
    end else begin
      if(T_938) begin
        s1_vaddr <= io_req_bits_addr;
      end
    end
    if(reset) begin
      refill_cnt <= 3'h0;
    end else begin
      if(T_957) begin
        refill_cnt <= T_963;
      end
    end
    if(reset) begin
      T_967 <= 16'h1;
    end else begin
      if(s1_miss) begin
        T_967 <= T_976;
      end
    end
    GEN_13 <= tag_array_0_tag_rdata_addr;
    GEN_15 <= tag_array_0_tag_rdata_en;
    if(tag_array_0_T_1018_en & tag_array_0_T_1018_mask) begin
      tag_array_0[tag_array_0_T_1018_addr] <= tag_array_0_T_1018_data;
    end
    GEN_18 <= tag_array_1_tag_rdata_addr;
    GEN_20 <= tag_array_1_tag_rdata_en;
    if(tag_array_1_T_1018_en & tag_array_1_T_1018_mask) begin
      tag_array_1[tag_array_1_T_1018_addr] <= tag_array_1_T_1018_data;
    end
    GEN_23 <= tag_array_2_tag_rdata_addr;
    GEN_26 <= tag_array_2_tag_rdata_en;
    if(tag_array_2_T_1018_en & tag_array_2_T_1018_mask) begin
      tag_array_2[tag_array_2_T_1018_addr] <= tag_array_2_T_1018_data;
    end
    GEN_39 <= tag_array_3_tag_rdata_addr;
    GEN_41 <= tag_array_3_tag_rdata_en;
    if(tag_array_3_T_1018_en & tag_array_3_T_1018_mask) begin
      tag_array_3[tag_array_3_T_1018_addr] <= tag_array_3_T_1018_data;
    end
    if(reset) begin
      vb_array <= 256'h0;
    end else begin
      if(T_1075) begin
        vb_array <= T_1084;
      end else begin
        if(T_1064) begin
          vb_array <= T_1073;
        end else begin
          if(T_1053) begin
            vb_array <= T_1062;
          end else begin
            if(T_1042) begin
              vb_array <= T_1051;
            end else begin
              if(io_invalidate) begin
                vb_array <= 256'h0;
              end else begin
                if(T_1023) begin
                  vb_array <= T_1028;
                end
              end
            end
          end
        end
      end
    end
    GEN_46 <= T_1198_T_1210_addr;
    GEN_48 <= T_1198_T_1210_en;
    if(T_1198_T_1203_en & T_1198_T_1203_mask) begin
      T_1198[T_1198_T_1203_addr] <= T_1198_T_1203_data;
    end
    GEN_51 <= T_1213_T_1225_addr;
    GEN_53 <= T_1213_T_1225_en;
    if(T_1213_T_1218_en & T_1213_T_1218_mask) begin
      T_1213[T_1213_T_1218_addr] <= T_1213_T_1218_data;
    end
    GEN_56 <= T_1228_T_1240_addr;
    GEN_58 <= T_1228_T_1240_en;
    if(T_1228_T_1233_en & T_1228_T_1233_mask) begin
      T_1228[T_1228_T_1233_addr] <= T_1228_T_1233_data;
    end
    GEN_61 <= T_1243_T_1255_addr;
    GEN_74 <= T_1243_T_1255_en;
    if(T_1243_T_1248_en & T_1243_T_1248_mask) begin
      T_1243[T_1243_T_1248_addr] <= T_1243_T_1248_data;
    end
  end
endmodule
module TLB(
  input   clk,
  input   reset,
  output  io_req_ready,
  input   io_req_valid,
  input  [27:0] io_req_bits_vpn,
  input   io_req_bits_passthrough,
  input   io_req_bits_instruction,
  input   io_req_bits_store,
  output  io_resp_miss,
  output [19:0] io_resp_ppn,
  output  io_resp_xcpt_ld,
  output  io_resp_xcpt_st,
  output  io_resp_xcpt_if,
  output  io_resp_cacheable,
  input   io_ptw_req_ready,
  output  io_ptw_req_valid,
  output [1:0] io_ptw_req_bits_prv,
  output  io_ptw_req_bits_pum,
  output  io_ptw_req_bits_mxr,
  output [26:0] io_ptw_req_bits_addr,
  output  io_ptw_req_bits_store,
  output  io_ptw_req_bits_fetch,
  input   io_ptw_resp_valid,
  input  [15:0] io_ptw_resp_bits_pte_reserved_for_hardware,
  input  [37:0] io_ptw_resp_bits_pte_ppn,
  input  [1:0] io_ptw_resp_bits_pte_reserved_for_software,
  input   io_ptw_resp_bits_pte_d,
  input   io_ptw_resp_bits_pte_a,
  input   io_ptw_resp_bits_pte_g,
  input   io_ptw_resp_bits_pte_u,
  input   io_ptw_resp_bits_pte_x,
  input   io_ptw_resp_bits_pte_w,
  input   io_ptw_resp_bits_pte_r,
  input   io_ptw_resp_bits_pte_v,
  input  [6:0] io_ptw_ptbr_asid,
  input  [37:0] io_ptw_ptbr_ppn,
  input   io_ptw_invalidate,
  input   io_ptw_status_debug,
  input  [1:0] io_ptw_status_prv,
  input   io_ptw_status_sd,
  input  [30:0] io_ptw_status_zero3,
  input   io_ptw_status_sd_rv32,
  input  [1:0] io_ptw_status_zero2,
  input  [4:0] io_ptw_status_vm,
  input  [3:0] io_ptw_status_zero1,
  input   io_ptw_status_mxr,
  input   io_ptw_status_pum,
  input   io_ptw_status_mprv,
  input  [1:0] io_ptw_status_xs,
  input  [1:0] io_ptw_status_fs,
  input  [1:0] io_ptw_status_mpp,
  input  [1:0] io_ptw_status_hpp,
  input   io_ptw_status_spp,
  input   io_ptw_status_mpie,
  input   io_ptw_status_hpie,
  input   io_ptw_status_spie,
  input   io_ptw_status_upie,
  input   io_ptw_status_mie,
  input   io_ptw_status_hie,
  input   io_ptw_status_sie,
  input   io_ptw_status_uie
);
  reg [7:0] valid;
  reg [31:0] GEN_18;
  reg [37:0] ppns_0;
  reg [63:0] GEN_27;
  reg [37:0] ppns_1;
  reg [63:0] GEN_58;
  reg [37:0] ppns_2;
  reg [63:0] GEN_60;
  reg [37:0] ppns_3;
  reg [63:0] GEN_61;
  reg [37:0] ppns_4;
  reg [63:0] GEN_62;
  reg [37:0] ppns_5;
  reg [63:0] GEN_63;
  reg [37:0] ppns_6;
  reg [63:0] GEN_64;
  reg [37:0] ppns_7;
  reg [63:0] GEN_65;
  reg [33:0] tags_0;
  reg [63:0] GEN_66;
  reg [33:0] tags_1;
  reg [63:0] GEN_67;
  reg [33:0] tags_2;
  reg [63:0] GEN_68;
  reg [33:0] tags_3;
  reg [63:0] GEN_69;
  reg [33:0] tags_4;
  reg [63:0] GEN_70;
  reg [33:0] tags_5;
  reg [63:0] GEN_71;
  reg [33:0] tags_6;
  reg [63:0] GEN_72;
  reg [33:0] tags_7;
  reg [63:0] GEN_73;
  reg [1:0] state;
  reg [31:0] GEN_74;
  reg [33:0] r_refill_tag;
  reg [63:0] GEN_75;
  reg [2:0] r_refill_waddr;
  reg [31:0] GEN_76;
  reg [27:0] r_req_vpn;
  reg [31:0] GEN_77;
  reg  r_req_passthrough;
  reg [31:0] GEN_78;
  reg  r_req_instruction;
  reg [31:0] GEN_79;
  reg  r_req_store;
  reg [31:0] GEN_80;
  wire [26:0] T_215;
  wire [33:0] lookup_tag;
  wire  T_216;
  wire  T_217;
  wire  T_218;
  wire  T_219;
  wire  T_220;
  wire  T_221;
  wire  T_222;
  wire  T_223;
  wire  T_224;
  wire  T_225;
  wire  T_226;
  wire  T_227;
  wire  T_228;
  wire  T_229;
  wire  T_230;
  wire  T_231;
  wire  T_232;
  wire  T_233;
  wire  T_234;
  wire  T_235;
  wire  T_236;
  wire  T_237;
  wire  T_238;
  wire  T_239;
  wire [1:0] T_240;
  wire [1:0] T_241;
  wire [3:0] T_242;
  wire [1:0] T_243;
  wire [1:0] T_244;
  wire [3:0] T_245;
  wire [7:0] hits;
  reg [15:0] pte_array_reserved_for_hardware;
  reg [31:0] GEN_81;
  reg [37:0] pte_array_ppn;
  reg [63:0] GEN_82;
  reg [1:0] pte_array_reserved_for_software;
  reg [31:0] GEN_83;
  reg  pte_array_d;
  reg [31:0] GEN_84;
  reg  pte_array_a;
  reg [31:0] GEN_85;
  reg  pte_array_g;
  reg [31:0] GEN_86;
  reg  pte_array_u;
  reg [31:0] GEN_87;
  reg  pte_array_x;
  reg [31:0] GEN_88;
  reg  pte_array_w;
  reg [31:0] GEN_89;
  reg  pte_array_r;
  reg [31:0] GEN_90;
  reg  pte_array_v;
  reg [31:0] GEN_91;
  reg [7:0] u_array;
  reg [31:0] GEN_92;
  reg [7:0] sw_array;
  reg [31:0] GEN_93;
  reg [7:0] sx_array;
  reg [31:0] GEN_94;
  reg [7:0] sr_array;
  reg [31:0] GEN_95;
  reg [7:0] dirty_array;
  reg [31:0] GEN_96;
  wire [37:0] GEN_0;
  wire [37:0] GEN_2;
  wire [37:0] GEN_3;
  wire [37:0] GEN_4;
  wire [37:0] GEN_5;
  wire [37:0] GEN_6;
  wire [37:0] GEN_7;
  wire [37:0] GEN_8;
  wire [37:0] GEN_9;
  wire [33:0] GEN_1;
  wire [33:0] GEN_10;
  wire [33:0] GEN_11;
  wire [33:0] GEN_12;
  wire [33:0] GEN_13;
  wire [33:0] GEN_14;
  wire [33:0] GEN_15;
  wire [33:0] GEN_16;
  wire [33:0] GEN_17;
  wire [7:0] T_275;
  wire [7:0] T_276;
  wire [7:0] T_277;
  wire [7:0] T_278;
  wire [7:0] T_279;
  wire [7:0] T_280;
  wire  T_282;
  wire  T_283;
  wire  T_284;
  wire  T_285;
  wire  T_286;
  wire [7:0] T_287;
  wire [7:0] T_289;
  wire [7:0] T_290;
  wire  T_296;
  wire [7:0] T_297;
  wire [7:0] T_299;
  wire [7:0] T_300;
  wire  T_306;
  wire [7:0] T_307;
  wire [7:0] T_309;
  wire [7:0] T_310;
  wire [7:0] T_311;
  wire [7:0] T_313;
  wire [7:0] T_314;
  wire [37:0] GEN_19;
  wire [37:0] GEN_20;
  wire [37:0] GEN_21;
  wire [37:0] GEN_22;
  wire [37:0] GEN_23;
  wire [37:0] GEN_24;
  wire [37:0] GEN_25;
  wire [37:0] GEN_26;
  wire [33:0] GEN_28;
  wire [33:0] GEN_29;
  wire [33:0] GEN_30;
  wire [33:0] GEN_31;
  wire [33:0] GEN_32;
  wire [33:0] GEN_33;
  wire [33:0] GEN_34;
  wire [33:0] GEN_35;
  wire [7:0] GEN_36;
  wire [7:0] GEN_37;
  wire [7:0] GEN_38;
  wire [7:0] GEN_39;
  wire [7:0] GEN_40;
  wire [7:0] GEN_41;
  reg [7:0] T_316;
  reg [31:0] GEN_97;
  wire [7:0] T_317;
  wire  T_319;
  wire  T_321;
  wire  T_323;
  wire  T_324;
  wire  T_325;
  wire  T_326;
  wire  T_327;
  wire  T_328;
  wire  T_329;
  wire [2:0] T_339;
  wire [2:0] T_340;
  wire [2:0] T_341;
  wire [2:0] T_342;
  wire [2:0] T_343;
  wire [2:0] T_344;
  wire [2:0] T_345;
  wire [7:0] T_347;
  wire  T_348;
  wire [1:0] T_349;
  wire [7:0] T_350;
  wire  T_351;
  wire [2:0] T_352;
  wire [7:0] T_353;
  wire  T_354;
  wire [3:0] T_355;
  wire [2:0] T_356;
  wire [2:0] repl_waddr;
  wire  T_358;
  wire  do_mprv;
  wire [1:0] priv;
  wire  priv_s;
  wire  T_361;
  wire  T_363;
  wire  priv_uses_vm;
  wire [7:0] T_365;
  wire [7:0] T_366;
  wire [7:0] priv_ok;
  wire [7:0] w_array;
  wire [7:0] x_array;
  wire [7:0] T_368;
  wire [7:0] T_369;
  wire [7:0] r_array;
  wire  T_371;
  wire  T_373;
  wire  T_375;
  wire  vm_enabled;
  wire  T_376;
  wire  T_377;
  wire  bad_va;
  wire [7:0] T_379;
  wire [7:0] T_380;
  wire [7:0] T_381;
  wire [7:0] tag_hits;
  wire  tag_hit;
  wire  tlb_hit;
  wire  T_384;
  wire  T_385;
  wire  T_387;
  wire  tlb_miss;
  wire  T_388;
  wire [3:0] T_389;
  wire [3:0] T_390;
  wire  T_392;
  wire [3:0] T_393;
  wire [1:0] T_394;
  wire [1:0] T_395;
  wire  T_397;
  wire [1:0] T_398;
  wire  T_399;
  wire [1:0] T_400;
  wire [2:0] T_401;
  wire  T_403;
  wire  T_405;
  wire [1:0] T_407;
  wire [7:0] GEN_57;
  wire [7:0] T_408;
  wire [7:0] T_409;
  wire [7:0] T_410;
  wire [7:0] T_411;
  wire [7:0] T_412;
  wire [1:0] T_413;
  wire  T_414;
  wire  T_416;
  wire [3:0] T_418;
  wire [7:0] GEN_59;
  wire [7:0] T_419;
  wire [7:0] T_420;
  wire [7:0] T_421;
  wire [7:0] T_422;
  wire [7:0] T_423;
  wire [2:0] T_424;
  wire  T_425;
  wire  T_427;
  wire [7:0] T_429;
  wire [7:0] T_430;
  wire [7:0] T_431;
  wire [7:0] T_432;
  wire [7:0] T_433;
  wire [7:0] T_434;
  wire [7:0] GEN_42;
  wire [31:0] paddr;
  wire  T_440;
  wire [2:0] T_444;
  wire  T_446;
  wire  T_448;
  wire  T_449;
  wire [2:0] T_452;
  wire  T_454;
  wire  T_456;
  wire  T_457;
  wire [2:0] T_460;
  wire  T_462;
  wire  T_464;
  wire  T_465;
  wire [2:0] T_468;
  wire  T_470;
  wire  T_472;
  wire  T_473;
  wire [2:0] T_476;
  wire [2:0] T_481;
  wire [2:0] T_482;
  wire [2:0] T_483;
  wire [2:0] T_484;
  wire  addr_prot_x;
  wire  addr_prot_w;
  wire  addr_prot_r;
  wire  T_492;
  wire  T_493;
  wire  T_494;
  wire  T_495;
  wire  T_497;
  wire  T_499;
  wire  T_500;
  wire  T_501;
  wire [7:0] T_502;
  wire  T_504;
  wire  T_506;
  wire  T_507;
  wire  T_508;
  wire  T_512;
  wire  T_513;
  wire  T_514;
  wire [7:0] T_515;
  wire  T_517;
  wire  T_519;
  wire  T_520;
  wire  T_521;
  wire  T_525;
  wire  T_526;
  wire  T_527;
  wire [7:0] T_528;
  wire  T_530;
  wire  T_532;
  wire  T_533;
  wire  T_534;
  wire [37:0] T_543;
  wire [37:0] T_545;
  wire [37:0] T_547;
  wire [37:0] T_549;
  wire [37:0] T_551;
  wire [37:0] T_553;
  wire [37:0] T_555;
  wire [37:0] T_557;
  wire [37:0] T_559;
  wire [37:0] T_560;
  wire [37:0] T_561;
  wire [37:0] T_562;
  wire [37:0] T_563;
  wire [37:0] T_564;
  wire [37:0] T_565;
  wire [37:0] T_566;
  wire [19:0] T_567;
  wire [37:0] T_568;
  wire  T_569;
  wire  T_570;
  wire  T_571;
  wire [1:0] GEN_43;
  wire [33:0] GEN_44;
  wire [2:0] GEN_45;
  wire [27:0] GEN_46;
  wire  GEN_47;
  wire  GEN_48;
  wire  GEN_49;
  wire [1:0] GEN_50;
  wire [1:0] GEN_51;
  wire [1:0] GEN_52;
  wire [1:0] GEN_53;
  wire  T_573;
  wire  T_574;
  wire [1:0] GEN_54;
  wire [1:0] GEN_55;
  wire [7:0] GEN_56;
  assign io_req_ready = T_495;
  assign io_resp_miss = tlb_miss;
  assign io_resp_ppn = T_568[19:0];
  assign io_resp_xcpt_ld = T_508;
  assign io_resp_xcpt_st = T_521;
  assign io_resp_xcpt_if = T_534;
  assign io_resp_cacheable = T_473;
  assign io_ptw_req_valid = T_569;
  assign io_ptw_req_bits_prv = io_ptw_status_prv;
  assign io_ptw_req_bits_pum = io_ptw_status_pum;
  assign io_ptw_req_bits_mxr = io_ptw_status_mxr;
  assign io_ptw_req_bits_addr = r_refill_tag[26:0];
  assign io_ptw_req_bits_store = r_req_store;
  assign io_ptw_req_bits_fetch = r_req_instruction;
  assign T_215 = io_req_bits_vpn[26:0];
  assign lookup_tag = {io_ptw_ptbr_asid,T_215};
  assign T_216 = valid[0];
  assign T_217 = tags_0 == lookup_tag;
  assign T_218 = T_216 & T_217;
  assign T_219 = valid[1];
  assign T_220 = tags_1 == lookup_tag;
  assign T_221 = T_219 & T_220;
  assign T_222 = valid[2];
  assign T_223 = tags_2 == lookup_tag;
  assign T_224 = T_222 & T_223;
  assign T_225 = valid[3];
  assign T_226 = tags_3 == lookup_tag;
  assign T_227 = T_225 & T_226;
  assign T_228 = valid[4];
  assign T_229 = tags_4 == lookup_tag;
  assign T_230 = T_228 & T_229;
  assign T_231 = valid[5];
  assign T_232 = tags_5 == lookup_tag;
  assign T_233 = T_231 & T_232;
  assign T_234 = valid[6];
  assign T_235 = tags_6 == lookup_tag;
  assign T_236 = T_234 & T_235;
  assign T_237 = valid[7];
  assign T_238 = tags_7 == lookup_tag;
  assign T_239 = T_237 & T_238;
  assign T_240 = {T_221,T_218};
  assign T_241 = {T_227,T_224};
  assign T_242 = {T_241,T_240};
  assign T_243 = {T_233,T_230};
  assign T_244 = {T_239,T_236};
  assign T_245 = {T_244,T_243};
  assign hits = {T_245,T_242};
  assign GEN_0 = io_ptw_resp_bits_pte_ppn;
  assign GEN_2 = 3'h0 == r_refill_waddr ? GEN_0 : ppns_0;
  assign GEN_3 = 3'h1 == r_refill_waddr ? GEN_0 : ppns_1;
  assign GEN_4 = 3'h2 == r_refill_waddr ? GEN_0 : ppns_2;
  assign GEN_5 = 3'h3 == r_refill_waddr ? GEN_0 : ppns_3;
  assign GEN_6 = 3'h4 == r_refill_waddr ? GEN_0 : ppns_4;
  assign GEN_7 = 3'h5 == r_refill_waddr ? GEN_0 : ppns_5;
  assign GEN_8 = 3'h6 == r_refill_waddr ? GEN_0 : ppns_6;
  assign GEN_9 = 3'h7 == r_refill_waddr ? GEN_0 : ppns_7;
  assign GEN_1 = r_refill_tag;
  assign GEN_10 = 3'h0 == r_refill_waddr ? GEN_1 : tags_0;
  assign GEN_11 = 3'h1 == r_refill_waddr ? GEN_1 : tags_1;
  assign GEN_12 = 3'h2 == r_refill_waddr ? GEN_1 : tags_2;
  assign GEN_13 = 3'h3 == r_refill_waddr ? GEN_1 : tags_3;
  assign GEN_14 = 3'h4 == r_refill_waddr ? GEN_1 : tags_4;
  assign GEN_15 = 3'h5 == r_refill_waddr ? GEN_1 : tags_5;
  assign GEN_16 = 3'h6 == r_refill_waddr ? GEN_1 : tags_6;
  assign GEN_17 = 3'h7 == r_refill_waddr ? GEN_1 : tags_7;
  assign T_275 = 8'h1 << r_refill_waddr;
  assign T_276 = valid | T_275;
  assign T_277 = u_array | T_275;
  assign T_278 = ~ T_275;
  assign T_279 = u_array & T_278;
  assign T_280 = io_ptw_resp_bits_pte_u ? T_277 : T_279;
  assign T_282 = io_ptw_resp_bits_pte_w == 1'h0;
  assign T_283 = io_ptw_resp_bits_pte_x & T_282;
  assign T_284 = io_ptw_resp_bits_pte_r | T_283;
  assign T_285 = io_ptw_resp_bits_pte_v & T_284;
  assign T_286 = T_285 & io_ptw_resp_bits_pte_r;
  assign T_287 = sr_array | T_275;
  assign T_289 = sr_array & T_278;
  assign T_290 = T_286 ? T_287 : T_289;
  assign T_296 = T_285 & io_ptw_resp_bits_pte_w;
  assign T_297 = sw_array | T_275;
  assign T_299 = sw_array & T_278;
  assign T_300 = T_296 ? T_297 : T_299;
  assign T_306 = T_285 & io_ptw_resp_bits_pte_x;
  assign T_307 = sx_array | T_275;
  assign T_309 = sx_array & T_278;
  assign T_310 = T_306 ? T_307 : T_309;
  assign T_311 = dirty_array | T_275;
  assign T_313 = dirty_array & T_278;
  assign T_314 = io_ptw_resp_bits_pte_d ? T_311 : T_313;
  assign GEN_19 = io_ptw_resp_valid ? GEN_2 : ppns_0;
  assign GEN_20 = io_ptw_resp_valid ? GEN_3 : ppns_1;
  assign GEN_21 = io_ptw_resp_valid ? GEN_4 : ppns_2;
  assign GEN_22 = io_ptw_resp_valid ? GEN_5 : ppns_3;
  assign GEN_23 = io_ptw_resp_valid ? GEN_6 : ppns_4;
  assign GEN_24 = io_ptw_resp_valid ? GEN_7 : ppns_5;
  assign GEN_25 = io_ptw_resp_valid ? GEN_8 : ppns_6;
  assign GEN_26 = io_ptw_resp_valid ? GEN_9 : ppns_7;
  assign GEN_28 = io_ptw_resp_valid ? GEN_10 : tags_0;
  assign GEN_29 = io_ptw_resp_valid ? GEN_11 : tags_1;
  assign GEN_30 = io_ptw_resp_valid ? GEN_12 : tags_2;
  assign GEN_31 = io_ptw_resp_valid ? GEN_13 : tags_3;
  assign GEN_32 = io_ptw_resp_valid ? GEN_14 : tags_4;
  assign GEN_33 = io_ptw_resp_valid ? GEN_15 : tags_5;
  assign GEN_34 = io_ptw_resp_valid ? GEN_16 : tags_6;
  assign GEN_35 = io_ptw_resp_valid ? GEN_17 : tags_7;
  assign GEN_36 = io_ptw_resp_valid ? T_276 : valid;
  assign GEN_37 = io_ptw_resp_valid ? T_280 : u_array;
  assign GEN_38 = io_ptw_resp_valid ? T_290 : sr_array;
  assign GEN_39 = io_ptw_resp_valid ? T_300 : sw_array;
  assign GEN_40 = io_ptw_resp_valid ? T_310 : sx_array;
  assign GEN_41 = io_ptw_resp_valid ? T_314 : dirty_array;
  assign T_317 = ~ valid;
  assign T_319 = T_317 == 8'h0;
  assign T_321 = T_319 == 1'h0;
  assign T_323 = T_317[0];
  assign T_324 = T_317[1];
  assign T_325 = T_317[2];
  assign T_326 = T_317[3];
  assign T_327 = T_317[4];
  assign T_328 = T_317[5];
  assign T_329 = T_317[6];
  assign T_339 = T_329 ? 3'h6 : 3'h7;
  assign T_340 = T_328 ? 3'h5 : T_339;
  assign T_341 = T_327 ? 3'h4 : T_340;
  assign T_342 = T_326 ? 3'h3 : T_341;
  assign T_343 = T_325 ? 3'h2 : T_342;
  assign T_344 = T_324 ? 3'h1 : T_343;
  assign T_345 = T_323 ? 3'h0 : T_344;
  assign T_347 = T_316 >> 1'h1;
  assign T_348 = T_347[0];
  assign T_349 = {1'h1,T_348};
  assign T_350 = T_316 >> T_349;
  assign T_351 = T_350[0];
  assign T_352 = {T_349,T_351};
  assign T_353 = T_316 >> T_352;
  assign T_354 = T_353[0];
  assign T_355 = {T_352,T_354};
  assign T_356 = T_355[2:0];
  assign repl_waddr = T_321 ? T_345 : T_356;
  assign T_358 = io_req_bits_instruction == 1'h0;
  assign do_mprv = io_ptw_status_mprv & T_358;
  assign priv = do_mprv ? io_ptw_status_mpp : io_ptw_status_prv;
  assign priv_s = priv == 2'h1;
  assign T_361 = priv <= 2'h1;
  assign T_363 = io_ptw_status_debug == 1'h0;
  assign priv_uses_vm = T_361 & T_363;
  assign T_365 = io_ptw_status_pum ? u_array : 8'h0;
  assign T_366 = ~ T_365;
  assign priv_ok = priv_s ? T_366 : u_array;
  assign w_array = priv_ok & sw_array;
  assign x_array = priv_ok & sx_array;
  assign T_368 = io_ptw_status_mxr ? x_array : 8'h0;
  assign T_369 = sr_array | T_368;
  assign r_array = priv_ok & T_369;
  assign T_371 = io_ptw_status_vm[3];
  assign T_373 = T_371 & priv_uses_vm;
  assign T_375 = io_req_bits_passthrough == 1'h0;
  assign vm_enabled = T_373 & T_375;
  assign T_376 = io_req_bits_vpn[27];
  assign T_377 = io_req_bits_vpn[26];
  assign bad_va = T_376 != T_377;
  assign T_379 = io_req_bits_store ? w_array : 8'h0;
  assign T_380 = ~ T_379;
  assign T_381 = dirty_array | T_380;
  assign tag_hits = hits & T_381;
  assign tag_hit = tag_hits != 8'h0;
  assign tlb_hit = vm_enabled & tag_hit;
  assign T_384 = tag_hit == 1'h0;
  assign T_385 = vm_enabled & T_384;
  assign T_387 = bad_va == 1'h0;
  assign tlb_miss = T_385 & T_387;
  assign T_388 = io_req_valid & tlb_hit;
  assign T_389 = hits[7:4];
  assign T_390 = hits[3:0];
  assign T_392 = T_389 != 4'h0;
  assign T_393 = T_389 | T_390;
  assign T_394 = T_393[3:2];
  assign T_395 = T_393[1:0];
  assign T_397 = T_394 != 2'h0;
  assign T_398 = T_394 | T_395;
  assign T_399 = T_398[1];
  assign T_400 = {T_397,T_399};
  assign T_401 = {T_392,T_400};
  assign T_403 = T_401[2];
  assign T_405 = T_403 == 1'h0;
  assign T_407 = 2'h1 << 1'h1;
  assign GEN_57 = {{6'd0}, T_407};
  assign T_408 = T_316 | GEN_57;
  assign T_409 = ~ T_316;
  assign T_410 = T_409 | GEN_57;
  assign T_411 = ~ T_410;
  assign T_412 = T_405 ? T_408 : T_411;
  assign T_413 = {1'h1,T_403};
  assign T_414 = T_401[1];
  assign T_416 = T_414 == 1'h0;
  assign T_418 = 4'h1 << T_413;
  assign GEN_59 = {{4'd0}, T_418};
  assign T_419 = T_412 | GEN_59;
  assign T_420 = ~ T_412;
  assign T_421 = T_420 | GEN_59;
  assign T_422 = ~ T_421;
  assign T_423 = T_416 ? T_419 : T_422;
  assign T_424 = {T_413,T_414};
  assign T_425 = T_401[0];
  assign T_427 = T_425 == 1'h0;
  assign T_429 = 8'h1 << T_424;
  assign T_430 = T_423 | T_429;
  assign T_431 = ~ T_423;
  assign T_432 = T_431 | T_429;
  assign T_433 = ~ T_432;
  assign T_434 = T_427 ? T_430 : T_433;
  assign GEN_42 = T_388 ? T_434 : T_316;
  assign paddr = {io_resp_ppn,12'h0};
  assign T_440 = paddr < 32'h1000;
  assign T_444 = T_440 ? 3'h7 : 3'h0;
  assign T_446 = 32'h1000 <= paddr;
  assign T_448 = paddr < 32'h2000;
  assign T_449 = T_446 & T_448;
  assign T_452 = T_449 ? 3'h5 : 3'h0;
  assign T_454 = 32'h40000000 <= paddr;
  assign T_456 = paddr < 32'h44000000;
  assign T_457 = T_454 & T_456;
  assign T_460 = T_457 ? 3'h3 : 3'h0;
  assign T_462 = 32'h44000000 <= paddr;
  assign T_464 = paddr < 32'h48000000;
  assign T_465 = T_462 & T_464;
  assign T_468 = T_465 ? 3'h3 : 3'h0;
  assign T_470 = 32'h80000000 <= paddr;
  assign T_472 = paddr < 32'h90000000;
  assign T_473 = T_470 & T_472;
  assign T_476 = T_473 ? 3'h7 : 3'h0;
  assign T_481 = T_444 | T_452;
  assign T_482 = T_481 | T_460;
  assign T_483 = T_482 | T_468;
  assign T_484 = T_483 | T_476;
  assign addr_prot_x = T_494;
  assign addr_prot_w = T_493;
  assign addr_prot_r = T_492;
  assign T_492 = T_484[0];
  assign T_493 = T_484[1];
  assign T_494 = T_484[2];
  assign T_495 = state == 2'h0;
  assign T_497 = tlb_miss == 1'h0;
  assign T_499 = addr_prot_r == 1'h0;
  assign T_500 = T_497 & T_499;
  assign T_501 = bad_va | T_500;
  assign T_502 = r_array & hits;
  assign T_504 = T_502 != 8'h0;
  assign T_506 = T_504 == 1'h0;
  assign T_507 = tlb_hit & T_506;
  assign T_508 = T_501 | T_507;
  assign T_512 = addr_prot_w == 1'h0;
  assign T_513 = T_497 & T_512;
  assign T_514 = bad_va | T_513;
  assign T_515 = w_array & hits;
  assign T_517 = T_515 != 8'h0;
  assign T_519 = T_517 == 1'h0;
  assign T_520 = tlb_hit & T_519;
  assign T_521 = T_514 | T_520;
  assign T_525 = addr_prot_x == 1'h0;
  assign T_526 = T_497 & T_525;
  assign T_527 = bad_va | T_526;
  assign T_528 = x_array & hits;
  assign T_530 = T_528 != 8'h0;
  assign T_532 = T_530 == 1'h0;
  assign T_533 = tlb_hit & T_532;
  assign T_534 = T_527 | T_533;
  assign T_543 = T_218 ? ppns_0 : 38'h0;
  assign T_545 = T_221 ? ppns_1 : 38'h0;
  assign T_547 = T_224 ? ppns_2 : 38'h0;
  assign T_549 = T_227 ? ppns_3 : 38'h0;
  assign T_551 = T_230 ? ppns_4 : 38'h0;
  assign T_553 = T_233 ? ppns_5 : 38'h0;
  assign T_555 = T_236 ? ppns_6 : 38'h0;
  assign T_557 = T_239 ? ppns_7 : 38'h0;
  assign T_559 = T_543 | T_545;
  assign T_560 = T_559 | T_547;
  assign T_561 = T_560 | T_549;
  assign T_562 = T_561 | T_551;
  assign T_563 = T_562 | T_553;
  assign T_564 = T_563 | T_555;
  assign T_565 = T_564 | T_557;
  assign T_566 = T_565;
  assign T_567 = io_req_bits_vpn[19:0];
  assign T_568 = vm_enabled ? T_566 : {{18'd0}, T_567};
  assign T_569 = state == 2'h1;
  assign T_570 = io_req_ready & io_req_valid;
  assign T_571 = T_570 & tlb_miss;
  assign GEN_43 = T_571 ? 2'h1 : state;
  assign GEN_44 = T_571 ? lookup_tag : r_refill_tag;
  assign GEN_45 = T_571 ? repl_waddr : r_refill_waddr;
  assign GEN_46 = T_571 ? io_req_bits_vpn : r_req_vpn;
  assign GEN_47 = T_571 ? io_req_bits_passthrough : r_req_passthrough;
  assign GEN_48 = T_571 ? io_req_bits_instruction : r_req_instruction;
  assign GEN_49 = T_571 ? io_req_bits_store : r_req_store;
  assign GEN_50 = io_ptw_invalidate ? 2'h0 : GEN_43;
  assign GEN_51 = io_ptw_invalidate ? 2'h3 : 2'h2;
  assign GEN_52 = io_ptw_req_ready ? GEN_51 : GEN_50;
  assign GEN_53 = T_569 ? GEN_52 : GEN_43;
  assign T_573 = state == 2'h2;
  assign T_574 = T_573 & io_ptw_invalidate;
  assign GEN_54 = T_574 ? 2'h3 : GEN_53;
  assign GEN_55 = io_ptw_resp_valid ? 2'h0 : GEN_54;
  assign GEN_56 = io_ptw_invalidate ? 8'h0 : GEN_36;
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifndef verilator
      #0.002;
    `endif
  `ifdef RANDOMIZE
  GEN_18 = {1{$random}};
  valid = GEN_18[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_27 = {2{$random}};
  ppns_0 = GEN_27[37:0];
  `endif
  `ifdef RANDOMIZE
  GEN_58 = {2{$random}};
  ppns_1 = GEN_58[37:0];
  `endif
  `ifdef RANDOMIZE
  GEN_60 = {2{$random}};
  ppns_2 = GEN_60[37:0];
  `endif
  `ifdef RANDOMIZE
  GEN_61 = {2{$random}};
  ppns_3 = GEN_61[37:0];
  `endif
  `ifdef RANDOMIZE
  GEN_62 = {2{$random}};
  ppns_4 = GEN_62[37:0];
  `endif
  `ifdef RANDOMIZE
  GEN_63 = {2{$random}};
  ppns_5 = GEN_63[37:0];
  `endif
  `ifdef RANDOMIZE
  GEN_64 = {2{$random}};
  ppns_6 = GEN_64[37:0];
  `endif
  `ifdef RANDOMIZE
  GEN_65 = {2{$random}};
  ppns_7 = GEN_65[37:0];
  `endif
  `ifdef RANDOMIZE
  GEN_66 = {2{$random}};
  tags_0 = GEN_66[33:0];
  `endif
  `ifdef RANDOMIZE
  GEN_67 = {2{$random}};
  tags_1 = GEN_67[33:0];
  `endif
  `ifdef RANDOMIZE
  GEN_68 = {2{$random}};
  tags_2 = GEN_68[33:0];
  `endif
  `ifdef RANDOMIZE
  GEN_69 = {2{$random}};
  tags_3 = GEN_69[33:0];
  `endif
  `ifdef RANDOMIZE
  GEN_70 = {2{$random}};
  tags_4 = GEN_70[33:0];
  `endif
  `ifdef RANDOMIZE
  GEN_71 = {2{$random}};
  tags_5 = GEN_71[33:0];
  `endif
  `ifdef RANDOMIZE
  GEN_72 = {2{$random}};
  tags_6 = GEN_72[33:0];
  `endif
  `ifdef RANDOMIZE
  GEN_73 = {2{$random}};
  tags_7 = GEN_73[33:0];
  `endif
  `ifdef RANDOMIZE
  GEN_74 = {1{$random}};
  state = GEN_74[1:0];
  `endif
  `ifdef RANDOMIZE
  GEN_75 = {2{$random}};
  r_refill_tag = GEN_75[33:0];
  `endif
  `ifdef RANDOMIZE
  GEN_76 = {1{$random}};
  r_refill_waddr = GEN_76[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_77 = {1{$random}};
  r_req_vpn = GEN_77[27:0];
  `endif
  `ifdef RANDOMIZE
  GEN_78 = {1{$random}};
  r_req_passthrough = GEN_78[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_79 = {1{$random}};
  r_req_instruction = GEN_79[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_80 = {1{$random}};
  r_req_store = GEN_80[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_81 = {1{$random}};
  pte_array_reserved_for_hardware = GEN_81[15:0];
  `endif
  `ifdef RANDOMIZE
  GEN_82 = {2{$random}};
  pte_array_ppn = GEN_82[37:0];
  `endif
  `ifdef RANDOMIZE
  GEN_83 = {1{$random}};
  pte_array_reserved_for_software = GEN_83[1:0];
  `endif
  `ifdef RANDOMIZE
  GEN_84 = {1{$random}};
  pte_array_d = GEN_84[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_85 = {1{$random}};
  pte_array_a = GEN_85[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_86 = {1{$random}};
  pte_array_g = GEN_86[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_87 = {1{$random}};
  pte_array_u = GEN_87[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_88 = {1{$random}};
  pte_array_x = GEN_88[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_89 = {1{$random}};
  pte_array_w = GEN_89[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_90 = {1{$random}};
  pte_array_r = GEN_90[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_91 = {1{$random}};
  pte_array_v = GEN_91[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_92 = {1{$random}};
  u_array = GEN_92[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_93 = {1{$random}};
  sw_array = GEN_93[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_94 = {1{$random}};
  sx_array = GEN_94[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_95 = {1{$random}};
  sr_array = GEN_95[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_96 = {1{$random}};
  dirty_array = GEN_96[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_97 = {1{$random}};
  T_316 = GEN_97[7:0];
  `endif
  end
`endif
  always @(posedge clk) begin
    if(reset) begin
      valid <= 8'h0;
    end else begin
      if(io_ptw_invalidate) begin
        valid <= 8'h0;
      end else begin
        if(io_ptw_resp_valid) begin
          valid <= T_276;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(io_ptw_resp_valid) begin
        if(3'h0 == r_refill_waddr) begin
          ppns_0 <= GEN_0;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(io_ptw_resp_valid) begin
        if(3'h1 == r_refill_waddr) begin
          ppns_1 <= GEN_0;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(io_ptw_resp_valid) begin
        if(3'h2 == r_refill_waddr) begin
          ppns_2 <= GEN_0;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(io_ptw_resp_valid) begin
        if(3'h3 == r_refill_waddr) begin
          ppns_3 <= GEN_0;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(io_ptw_resp_valid) begin
        if(3'h4 == r_refill_waddr) begin
          ppns_4 <= GEN_0;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(io_ptw_resp_valid) begin
        if(3'h5 == r_refill_waddr) begin
          ppns_5 <= GEN_0;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(io_ptw_resp_valid) begin
        if(3'h6 == r_refill_waddr) begin
          ppns_6 <= GEN_0;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(io_ptw_resp_valid) begin
        if(3'h7 == r_refill_waddr) begin
          ppns_7 <= GEN_0;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(io_ptw_resp_valid) begin
        if(3'h0 == r_refill_waddr) begin
          tags_0 <= GEN_1;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(io_ptw_resp_valid) begin
        if(3'h1 == r_refill_waddr) begin
          tags_1 <= GEN_1;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(io_ptw_resp_valid) begin
        if(3'h2 == r_refill_waddr) begin
          tags_2 <= GEN_1;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(io_ptw_resp_valid) begin
        if(3'h3 == r_refill_waddr) begin
          tags_3 <= GEN_1;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(io_ptw_resp_valid) begin
        if(3'h4 == r_refill_waddr) begin
          tags_4 <= GEN_1;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(io_ptw_resp_valid) begin
        if(3'h5 == r_refill_waddr) begin
          tags_5 <= GEN_1;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(io_ptw_resp_valid) begin
        if(3'h6 == r_refill_waddr) begin
          tags_6 <= GEN_1;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(io_ptw_resp_valid) begin
        if(3'h7 == r_refill_waddr) begin
          tags_7 <= GEN_1;
        end
      end
    end
    if(reset) begin
      state <= 2'h0;
    end else begin
      if(io_ptw_resp_valid) begin
        state <= 2'h0;
      end else begin
        if(T_574) begin
          state <= 2'h3;
        end else begin
          if(T_569) begin
            if(io_ptw_req_ready) begin
              if(io_ptw_invalidate) begin
                state <= 2'h3;
              end else begin
                state <= 2'h2;
              end
            end else begin
              if(io_ptw_invalidate) begin
                state <= 2'h0;
              end else begin
                if(T_571) begin
                  state <= 2'h1;
                end
              end
            end
          end else begin
            if(T_571) begin
              state <= 2'h1;
            end
          end
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_571) begin
        r_refill_tag <= lookup_tag;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_571) begin
        if(T_321) begin
          if(T_323) begin
            r_refill_waddr <= 3'h0;
          end else begin
            if(T_324) begin
              r_refill_waddr <= 3'h1;
            end else begin
              if(T_325) begin
                r_refill_waddr <= 3'h2;
              end else begin
                if(T_326) begin
                  r_refill_waddr <= 3'h3;
                end else begin
                  if(T_327) begin
                    r_refill_waddr <= 3'h4;
                  end else begin
                    if(T_328) begin
                      r_refill_waddr <= 3'h5;
                    end else begin
                      if(T_329) begin
                        r_refill_waddr <= 3'h6;
                      end else begin
                        r_refill_waddr <= 3'h7;
                      end
                    end
                  end
                end
              end
            end
          end
        end else begin
          r_refill_waddr <= T_356;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_571) begin
        r_req_vpn <= io_req_bits_vpn;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_571) begin
        r_req_passthrough <= io_req_bits_passthrough;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_571) begin
        r_req_instruction <= io_req_bits_instruction;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_571) begin
        r_req_store <= io_req_bits_store;
      end
    end
    if(1'h0) begin
    end
    if(1'h0) begin
    end
    if(1'h0) begin
    end
    if(1'h0) begin
    end
    if(1'h0) begin
    end
    if(1'h0) begin
    end
    if(1'h0) begin
    end
    if(1'h0) begin
    end
    if(1'h0) begin
    end
    if(1'h0) begin
    end
    if(1'h0) begin
    end
    if(1'h0) begin
    end else begin
      if(io_ptw_resp_valid) begin
        if(io_ptw_resp_bits_pte_u) begin
          u_array <= T_277;
        end else begin
          u_array <= T_279;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(io_ptw_resp_valid) begin
        if(T_296) begin
          sw_array <= T_297;
        end else begin
          sw_array <= T_299;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(io_ptw_resp_valid) begin
        if(T_306) begin
          sx_array <= T_307;
        end else begin
          sx_array <= T_309;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(io_ptw_resp_valid) begin
        if(T_286) begin
          sr_array <= T_287;
        end else begin
          sr_array <= T_289;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(io_ptw_resp_valid) begin
        if(io_ptw_resp_bits_pte_d) begin
          dirty_array <= T_311;
        end else begin
          dirty_array <= T_313;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_388) begin
        if(T_427) begin
          T_316 <= T_430;
        end else begin
          T_316 <= T_433;
        end
      end
    end
  end
endmodule
module BTB(
  input   clk,
  input   reset,
  input   io_req_valid,
  input  [38:0] io_req_bits_addr,
  output  io_resp_valid,
  output  io_resp_bits_taken,
  output  io_resp_bits_mask,
  output  io_resp_bits_bridx,
  output [38:0] io_resp_bits_target,
  output [5:0] io_resp_bits_entry,
  output [6:0] io_resp_bits_bht_history,
  output [1:0] io_resp_bits_bht_value,
  input   io_btb_update_valid,
  input   io_btb_update_bits_prediction_valid,
  input   io_btb_update_bits_prediction_bits_taken,
  input   io_btb_update_bits_prediction_bits_mask,
  input   io_btb_update_bits_prediction_bits_bridx,
  input  [38:0] io_btb_update_bits_prediction_bits_target,
  input  [5:0] io_btb_update_bits_prediction_bits_entry,
  input  [6:0] io_btb_update_bits_prediction_bits_bht_history,
  input  [1:0] io_btb_update_bits_prediction_bits_bht_value,
  input  [38:0] io_btb_update_bits_pc,
  input  [38:0] io_btb_update_bits_target,
  input   io_btb_update_bits_taken,
  input   io_btb_update_bits_isJump,
  input   io_btb_update_bits_isReturn,
  input  [38:0] io_btb_update_bits_br_pc,
  input   io_bht_update_valid,
  input   io_bht_update_bits_prediction_valid,
  input   io_bht_update_bits_prediction_bits_taken,
  input   io_bht_update_bits_prediction_bits_mask,
  input   io_bht_update_bits_prediction_bits_bridx,
  input  [38:0] io_bht_update_bits_prediction_bits_target,
  input  [5:0] io_bht_update_bits_prediction_bits_entry,
  input  [6:0] io_bht_update_bits_prediction_bits_bht_history,
  input  [1:0] io_bht_update_bits_prediction_bits_bht_value,
  input  [38:0] io_bht_update_bits_pc,
  input   io_bht_update_bits_taken,
  input   io_bht_update_bits_mispredict,
  input   io_ras_update_valid,
  input   io_ras_update_bits_isCall,
  input   io_ras_update_bits_isReturn,
  input  [38:0] io_ras_update_bits_returnAddr,
  input   io_ras_update_bits_prediction_valid,
  input   io_ras_update_bits_prediction_bits_taken,
  input   io_ras_update_bits_prediction_bits_mask,
  input   io_ras_update_bits_prediction_bits_bridx,
  input  [38:0] io_ras_update_bits_prediction_bits_target,
  input  [5:0] io_ras_update_bits_prediction_bits_entry,
  input  [6:0] io_ras_update_bits_prediction_bits_bht_history,
  input  [1:0] io_ras_update_bits_prediction_bits_bht_value
);
  reg [11:0] idxs_0;
  reg [31:0] GEN_278;
  reg [11:0] idxs_1;
  reg [31:0] GEN_341;
  reg [11:0] idxs_2;
  reg [31:0] GEN_404;
  reg [11:0] idxs_3;
  reg [31:0] GEN_467;
  reg [11:0] idxs_4;
  reg [31:0] GEN_541;
  reg [11:0] idxs_5;
  reg [31:0] GEN_542;
  reg [11:0] idxs_6;
  reg [31:0] GEN_543;
  reg [11:0] idxs_7;
  reg [31:0] GEN_544;
  reg [11:0] idxs_8;
  reg [31:0] GEN_545;
  reg [11:0] idxs_9;
  reg [31:0] GEN_549;
  reg [11:0] idxs_10;
  reg [31:0] GEN_556;
  reg [11:0] idxs_11;
  reg [31:0] GEN_566;
  reg [11:0] idxs_12;
  reg [31:0] GEN_573;
  reg [11:0] idxs_13;
  reg [31:0] GEN_575;
  reg [11:0] idxs_14;
  reg [31:0] GEN_578;
  reg [11:0] idxs_15;
  reg [31:0] GEN_579;
  reg [11:0] idxs_16;
  reg [31:0] GEN_580;
  reg [11:0] idxs_17;
  reg [31:0] GEN_581;
  reg [11:0] idxs_18;
  reg [31:0] GEN_582;
  reg [11:0] idxs_19;
  reg [31:0] GEN_583;
  reg [11:0] idxs_20;
  reg [31:0] GEN_584;
  reg [11:0] idxs_21;
  reg [31:0] GEN_585;
  reg [11:0] idxs_22;
  reg [31:0] GEN_586;
  reg [11:0] idxs_23;
  reg [31:0] GEN_587;
  reg [11:0] idxs_24;
  reg [31:0] GEN_588;
  reg [11:0] idxs_25;
  reg [31:0] GEN_589;
  reg [11:0] idxs_26;
  reg [31:0] GEN_590;
  reg [11:0] idxs_27;
  reg [31:0] GEN_591;
  reg [11:0] idxs_28;
  reg [31:0] GEN_592;
  reg [11:0] idxs_29;
  reg [31:0] GEN_593;
  reg [11:0] idxs_30;
  reg [31:0] GEN_594;
  reg [11:0] idxs_31;
  reg [31:0] GEN_595;
  reg [11:0] idxs_32;
  reg [31:0] GEN_596;
  reg [11:0] idxs_33;
  reg [31:0] GEN_597;
  reg [11:0] idxs_34;
  reg [31:0] GEN_598;
  reg [11:0] idxs_35;
  reg [31:0] GEN_599;
  reg [11:0] idxs_36;
  reg [31:0] GEN_600;
  reg [11:0] idxs_37;
  reg [31:0] GEN_601;
  reg [11:0] idxs_38;
  reg [31:0] GEN_602;
  reg [11:0] idxs_39;
  reg [31:0] GEN_603;
  reg [11:0] idxs_40;
  reg [31:0] GEN_604;
  reg [11:0] idxs_41;
  reg [31:0] GEN_605;
  reg [11:0] idxs_42;
  reg [31:0] GEN_606;
  reg [11:0] idxs_43;
  reg [31:0] GEN_607;
  reg [11:0] idxs_44;
  reg [31:0] GEN_608;
  reg [11:0] idxs_45;
  reg [31:0] GEN_609;
  reg [11:0] idxs_46;
  reg [31:0] GEN_610;
  reg [11:0] idxs_47;
  reg [31:0] GEN_611;
  reg [11:0] idxs_48;
  reg [31:0] GEN_612;
  reg [11:0] idxs_49;
  reg [31:0] GEN_613;
  reg [11:0] idxs_50;
  reg [31:0] GEN_614;
  reg [11:0] idxs_51;
  reg [31:0] GEN_615;
  reg [11:0] idxs_52;
  reg [31:0] GEN_616;
  reg [11:0] idxs_53;
  reg [31:0] GEN_617;
  reg [11:0] idxs_54;
  reg [31:0] GEN_618;
  reg [11:0] idxs_55;
  reg [31:0] GEN_619;
  reg [11:0] idxs_56;
  reg [31:0] GEN_620;
  reg [11:0] idxs_57;
  reg [31:0] GEN_621;
  reg [11:0] idxs_58;
  reg [31:0] GEN_622;
  reg [11:0] idxs_59;
  reg [31:0] GEN_623;
  reg [11:0] idxs_60;
  reg [31:0] GEN_624;
  reg [11:0] idxs_61;
  reg [31:0] GEN_625;
  reg [2:0] idxPages_0;
  reg [31:0] GEN_626;
  reg [2:0] idxPages_1;
  reg [31:0] GEN_627;
  reg [2:0] idxPages_2;
  reg [31:0] GEN_628;
  reg [2:0] idxPages_3;
  reg [31:0] GEN_629;
  reg [2:0] idxPages_4;
  reg [31:0] GEN_630;
  reg [2:0] idxPages_5;
  reg [31:0] GEN_631;
  reg [2:0] idxPages_6;
  reg [31:0] GEN_632;
  reg [2:0] idxPages_7;
  reg [31:0] GEN_633;
  reg [2:0] idxPages_8;
  reg [31:0] GEN_634;
  reg [2:0] idxPages_9;
  reg [31:0] GEN_635;
  reg [2:0] idxPages_10;
  reg [31:0] GEN_636;
  reg [2:0] idxPages_11;
  reg [31:0] GEN_637;
  reg [2:0] idxPages_12;
  reg [31:0] GEN_638;
  reg [2:0] idxPages_13;
  reg [31:0] GEN_639;
  reg [2:0] idxPages_14;
  reg [31:0] GEN_640;
  reg [2:0] idxPages_15;
  reg [31:0] GEN_641;
  reg [2:0] idxPages_16;
  reg [31:0] GEN_642;
  reg [2:0] idxPages_17;
  reg [31:0] GEN_643;
  reg [2:0] idxPages_18;
  reg [31:0] GEN_644;
  reg [2:0] idxPages_19;
  reg [31:0] GEN_645;
  reg [2:0] idxPages_20;
  reg [31:0] GEN_646;
  reg [2:0] idxPages_21;
  reg [31:0] GEN_647;
  reg [2:0] idxPages_22;
  reg [31:0] GEN_648;
  reg [2:0] idxPages_23;
  reg [31:0] GEN_649;
  reg [2:0] idxPages_24;
  reg [31:0] GEN_650;
  reg [2:0] idxPages_25;
  reg [31:0] GEN_651;
  reg [2:0] idxPages_26;
  reg [31:0] GEN_652;
  reg [2:0] idxPages_27;
  reg [31:0] GEN_653;
  reg [2:0] idxPages_28;
  reg [31:0] GEN_654;
  reg [2:0] idxPages_29;
  reg [31:0] GEN_655;
  reg [2:0] idxPages_30;
  reg [31:0] GEN_656;
  reg [2:0] idxPages_31;
  reg [31:0] GEN_657;
  reg [2:0] idxPages_32;
  reg [31:0] GEN_658;
  reg [2:0] idxPages_33;
  reg [31:0] GEN_659;
  reg [2:0] idxPages_34;
  reg [31:0] GEN_660;
  reg [2:0] idxPages_35;
  reg [31:0] GEN_661;
  reg [2:0] idxPages_36;
  reg [31:0] GEN_662;
  reg [2:0] idxPages_37;
  reg [31:0] GEN_663;
  reg [2:0] idxPages_38;
  reg [31:0] GEN_664;
  reg [2:0] idxPages_39;
  reg [31:0] GEN_665;
  reg [2:0] idxPages_40;
  reg [31:0] GEN_666;
  reg [2:0] idxPages_41;
  reg [31:0] GEN_667;
  reg [2:0] idxPages_42;
  reg [31:0] GEN_668;
  reg [2:0] idxPages_43;
  reg [31:0] GEN_669;
  reg [2:0] idxPages_44;
  reg [31:0] GEN_670;
  reg [2:0] idxPages_45;
  reg [31:0] GEN_671;
  reg [2:0] idxPages_46;
  reg [31:0] GEN_672;
  reg [2:0] idxPages_47;
  reg [31:0] GEN_673;
  reg [2:0] idxPages_48;
  reg [31:0] GEN_674;
  reg [2:0] idxPages_49;
  reg [31:0] GEN_675;
  reg [2:0] idxPages_50;
  reg [31:0] GEN_676;
  reg [2:0] idxPages_51;
  reg [31:0] GEN_677;
  reg [2:0] idxPages_52;
  reg [31:0] GEN_678;
  reg [2:0] idxPages_53;
  reg [31:0] GEN_679;
  reg [2:0] idxPages_54;
  reg [31:0] GEN_680;
  reg [2:0] idxPages_55;
  reg [31:0] GEN_681;
  reg [2:0] idxPages_56;
  reg [31:0] GEN_682;
  reg [2:0] idxPages_57;
  reg [31:0] GEN_683;
  reg [2:0] idxPages_58;
  reg [31:0] GEN_684;
  reg [2:0] idxPages_59;
  reg [31:0] GEN_685;
  reg [2:0] idxPages_60;
  reg [31:0] GEN_686;
  reg [2:0] idxPages_61;
  reg [31:0] GEN_687;
  reg [11:0] tgts_0;
  reg [31:0] GEN_688;
  reg [11:0] tgts_1;
  reg [31:0] GEN_689;
  reg [11:0] tgts_2;
  reg [31:0] GEN_690;
  reg [11:0] tgts_3;
  reg [31:0] GEN_691;
  reg [11:0] tgts_4;
  reg [31:0] GEN_692;
  reg [11:0] tgts_5;
  reg [31:0] GEN_693;
  reg [11:0] tgts_6;
  reg [31:0] GEN_694;
  reg [11:0] tgts_7;
  reg [31:0] GEN_695;
  reg [11:0] tgts_8;
  reg [31:0] GEN_696;
  reg [11:0] tgts_9;
  reg [31:0] GEN_697;
  reg [11:0] tgts_10;
  reg [31:0] GEN_698;
  reg [11:0] tgts_11;
  reg [31:0] GEN_699;
  reg [11:0] tgts_12;
  reg [31:0] GEN_700;
  reg [11:0] tgts_13;
  reg [31:0] GEN_701;
  reg [11:0] tgts_14;
  reg [31:0] GEN_702;
  reg [11:0] tgts_15;
  reg [31:0] GEN_703;
  reg [11:0] tgts_16;
  reg [31:0] GEN_704;
  reg [11:0] tgts_17;
  reg [31:0] GEN_705;
  reg [11:0] tgts_18;
  reg [31:0] GEN_706;
  reg [11:0] tgts_19;
  reg [31:0] GEN_707;
  reg [11:0] tgts_20;
  reg [31:0] GEN_708;
  reg [11:0] tgts_21;
  reg [31:0] GEN_709;
  reg [11:0] tgts_22;
  reg [31:0] GEN_710;
  reg [11:0] tgts_23;
  reg [31:0] GEN_711;
  reg [11:0] tgts_24;
  reg [31:0] GEN_712;
  reg [11:0] tgts_25;
  reg [31:0] GEN_713;
  reg [11:0] tgts_26;
  reg [31:0] GEN_714;
  reg [11:0] tgts_27;
  reg [31:0] GEN_715;
  reg [11:0] tgts_28;
  reg [31:0] GEN_716;
  reg [11:0] tgts_29;
  reg [31:0] GEN_717;
  reg [11:0] tgts_30;
  reg [31:0] GEN_718;
  reg [11:0] tgts_31;
  reg [31:0] GEN_719;
  reg [11:0] tgts_32;
  reg [31:0] GEN_720;
  reg [11:0] tgts_33;
  reg [31:0] GEN_721;
  reg [11:0] tgts_34;
  reg [31:0] GEN_722;
  reg [11:0] tgts_35;
  reg [31:0] GEN_723;
  reg [11:0] tgts_36;
  reg [31:0] GEN_724;
  reg [11:0] tgts_37;
  reg [31:0] GEN_725;
  reg [11:0] tgts_38;
  reg [31:0] GEN_726;
  reg [11:0] tgts_39;
  reg [31:0] GEN_727;
  reg [11:0] tgts_40;
  reg [31:0] GEN_728;
  reg [11:0] tgts_41;
  reg [31:0] GEN_729;
  reg [11:0] tgts_42;
  reg [31:0] GEN_730;
  reg [11:0] tgts_43;
  reg [31:0] GEN_731;
  reg [11:0] tgts_44;
  reg [31:0] GEN_732;
  reg [11:0] tgts_45;
  reg [31:0] GEN_733;
  reg [11:0] tgts_46;
  reg [31:0] GEN_734;
  reg [11:0] tgts_47;
  reg [31:0] GEN_735;
  reg [11:0] tgts_48;
  reg [31:0] GEN_736;
  reg [11:0] tgts_49;
  reg [31:0] GEN_737;
  reg [11:0] tgts_50;
  reg [31:0] GEN_738;
  reg [11:0] tgts_51;
  reg [31:0] GEN_739;
  reg [11:0] tgts_52;
  reg [31:0] GEN_740;
  reg [11:0] tgts_53;
  reg [31:0] GEN_741;
  reg [11:0] tgts_54;
  reg [31:0] GEN_742;
  reg [11:0] tgts_55;
  reg [31:0] GEN_743;
  reg [11:0] tgts_56;
  reg [31:0] GEN_744;
  reg [11:0] tgts_57;
  reg [31:0] GEN_745;
  reg [11:0] tgts_58;
  reg [31:0] GEN_746;
  reg [11:0] tgts_59;
  reg [31:0] GEN_747;
  reg [11:0] tgts_60;
  reg [31:0] GEN_748;
  reg [11:0] tgts_61;
  reg [31:0] GEN_749;
  reg [2:0] tgtPages_0;
  reg [31:0] GEN_750;
  reg [2:0] tgtPages_1;
  reg [31:0] GEN_751;
  reg [2:0] tgtPages_2;
  reg [31:0] GEN_752;
  reg [2:0] tgtPages_3;
  reg [31:0] GEN_753;
  reg [2:0] tgtPages_4;
  reg [31:0] GEN_754;
  reg [2:0] tgtPages_5;
  reg [31:0] GEN_755;
  reg [2:0] tgtPages_6;
  reg [31:0] GEN_756;
  reg [2:0] tgtPages_7;
  reg [31:0] GEN_757;
  reg [2:0] tgtPages_8;
  reg [31:0] GEN_758;
  reg [2:0] tgtPages_9;
  reg [31:0] GEN_759;
  reg [2:0] tgtPages_10;
  reg [31:0] GEN_760;
  reg [2:0] tgtPages_11;
  reg [31:0] GEN_761;
  reg [2:0] tgtPages_12;
  reg [31:0] GEN_762;
  reg [2:0] tgtPages_13;
  reg [31:0] GEN_763;
  reg [2:0] tgtPages_14;
  reg [31:0] GEN_764;
  reg [2:0] tgtPages_15;
  reg [31:0] GEN_765;
  reg [2:0] tgtPages_16;
  reg [31:0] GEN_766;
  reg [2:0] tgtPages_17;
  reg [31:0] GEN_767;
  reg [2:0] tgtPages_18;
  reg [31:0] GEN_768;
  reg [2:0] tgtPages_19;
  reg [31:0] GEN_769;
  reg [2:0] tgtPages_20;
  reg [31:0] GEN_770;
  reg [2:0] tgtPages_21;
  reg [31:0] GEN_771;
  reg [2:0] tgtPages_22;
  reg [31:0] GEN_772;
  reg [2:0] tgtPages_23;
  reg [31:0] GEN_773;
  reg [2:0] tgtPages_24;
  reg [31:0] GEN_774;
  reg [2:0] tgtPages_25;
  reg [31:0] GEN_775;
  reg [2:0] tgtPages_26;
  reg [31:0] GEN_776;
  reg [2:0] tgtPages_27;
  reg [31:0] GEN_777;
  reg [2:0] tgtPages_28;
  reg [31:0] GEN_778;
  reg [2:0] tgtPages_29;
  reg [31:0] GEN_779;
  reg [2:0] tgtPages_30;
  reg [31:0] GEN_780;
  reg [2:0] tgtPages_31;
  reg [31:0] GEN_781;
  reg [2:0] tgtPages_32;
  reg [31:0] GEN_782;
  reg [2:0] tgtPages_33;
  reg [31:0] GEN_783;
  reg [2:0] tgtPages_34;
  reg [31:0] GEN_784;
  reg [2:0] tgtPages_35;
  reg [31:0] GEN_785;
  reg [2:0] tgtPages_36;
  reg [31:0] GEN_786;
  reg [2:0] tgtPages_37;
  reg [31:0] GEN_787;
  reg [2:0] tgtPages_38;
  reg [31:0] GEN_788;
  reg [2:0] tgtPages_39;
  reg [31:0] GEN_789;
  reg [2:0] tgtPages_40;
  reg [31:0] GEN_790;
  reg [2:0] tgtPages_41;
  reg [31:0] GEN_791;
  reg [2:0] tgtPages_42;
  reg [31:0] GEN_792;
  reg [2:0] tgtPages_43;
  reg [31:0] GEN_793;
  reg [2:0] tgtPages_44;
  reg [31:0] GEN_794;
  reg [2:0] tgtPages_45;
  reg [31:0] GEN_795;
  reg [2:0] tgtPages_46;
  reg [31:0] GEN_796;
  reg [2:0] tgtPages_47;
  reg [31:0] GEN_797;
  reg [2:0] tgtPages_48;
  reg [31:0] GEN_798;
  reg [2:0] tgtPages_49;
  reg [31:0] GEN_799;
  reg [2:0] tgtPages_50;
  reg [31:0] GEN_800;
  reg [2:0] tgtPages_51;
  reg [31:0] GEN_801;
  reg [2:0] tgtPages_52;
  reg [31:0] GEN_802;
  reg [2:0] tgtPages_53;
  reg [31:0] GEN_803;
  reg [2:0] tgtPages_54;
  reg [31:0] GEN_804;
  reg [2:0] tgtPages_55;
  reg [31:0] GEN_805;
  reg [2:0] tgtPages_56;
  reg [31:0] GEN_806;
  reg [2:0] tgtPages_57;
  reg [31:0] GEN_807;
  reg [2:0] tgtPages_58;
  reg [31:0] GEN_808;
  reg [2:0] tgtPages_59;
  reg [31:0] GEN_809;
  reg [2:0] tgtPages_60;
  reg [31:0] GEN_810;
  reg [2:0] tgtPages_61;
  reg [31:0] GEN_811;
  reg [26:0] pages_0;
  reg [31:0] GEN_812;
  reg [26:0] pages_1;
  reg [31:0] GEN_813;
  reg [26:0] pages_2;
  reg [31:0] GEN_814;
  reg [26:0] pages_3;
  reg [31:0] GEN_815;
  reg [26:0] pages_4;
  reg [31:0] GEN_816;
  reg [26:0] pages_5;
  reg [31:0] GEN_817;
  reg [5:0] pageValid;
  reg [31:0] GEN_818;
  wire [7:0] T_601;
  wire [5:0] T_602;
  wire [7:0] T_604;
  wire [5:0] T_605;
  wire [7:0] T_607;
  wire [5:0] T_608;
  wire [7:0] T_610;
  wire [5:0] T_611;
  wire [7:0] T_613;
  wire [5:0] T_614;
  wire [7:0] T_616;
  wire [5:0] T_617;
  wire [7:0] T_619;
  wire [5:0] T_620;
  wire [7:0] T_622;
  wire [5:0] T_623;
  wire [7:0] T_625;
  wire [5:0] T_626;
  wire [7:0] T_628;
  wire [5:0] T_629;
  wire [7:0] T_631;
  wire [5:0] T_632;
  wire [7:0] T_634;
  wire [5:0] T_635;
  wire [7:0] T_637;
  wire [5:0] T_638;
  wire [7:0] T_640;
  wire [5:0] T_641;
  wire [7:0] T_643;
  wire [5:0] T_644;
  wire [7:0] T_646;
  wire [5:0] T_647;
  wire [7:0] T_649;
  wire [5:0] T_650;
  wire [7:0] T_652;
  wire [5:0] T_653;
  wire [7:0] T_655;
  wire [5:0] T_656;
  wire [7:0] T_658;
  wire [5:0] T_659;
  wire [7:0] T_661;
  wire [5:0] T_662;
  wire [7:0] T_664;
  wire [5:0] T_665;
  wire [7:0] T_667;
  wire [5:0] T_668;
  wire [7:0] T_670;
  wire [5:0] T_671;
  wire [7:0] T_673;
  wire [5:0] T_674;
  wire [7:0] T_676;
  wire [5:0] T_677;
  wire [7:0] T_679;
  wire [5:0] T_680;
  wire [7:0] T_682;
  wire [5:0] T_683;
  wire [7:0] T_685;
  wire [5:0] T_686;
  wire [7:0] T_688;
  wire [5:0] T_689;
  wire [7:0] T_691;
  wire [5:0] T_692;
  wire [7:0] T_694;
  wire [5:0] T_695;
  wire [7:0] T_697;
  wire [5:0] T_698;
  wire [7:0] T_700;
  wire [5:0] T_701;
  wire [7:0] T_703;
  wire [5:0] T_704;
  wire [7:0] T_706;
  wire [5:0] T_707;
  wire [7:0] T_709;
  wire [5:0] T_710;
  wire [7:0] T_712;
  wire [5:0] T_713;
  wire [7:0] T_715;
  wire [5:0] T_716;
  wire [7:0] T_718;
  wire [5:0] T_719;
  wire [7:0] T_721;
  wire [5:0] T_722;
  wire [7:0] T_724;
  wire [5:0] T_725;
  wire [7:0] T_727;
  wire [5:0] T_728;
  wire [7:0] T_730;
  wire [5:0] T_731;
  wire [7:0] T_733;
  wire [5:0] T_734;
  wire [7:0] T_736;
  wire [5:0] T_737;
  wire [7:0] T_739;
  wire [5:0] T_740;
  wire [7:0] T_742;
  wire [5:0] T_743;
  wire [7:0] T_745;
  wire [5:0] T_746;
  wire [7:0] T_748;
  wire [5:0] T_749;
  wire [7:0] T_751;
  wire [5:0] T_752;
  wire [7:0] T_754;
  wire [5:0] T_755;
  wire [7:0] T_757;
  wire [5:0] T_758;
  wire [7:0] T_760;
  wire [5:0] T_761;
  wire [7:0] T_763;
  wire [5:0] T_764;
  wire [7:0] T_766;
  wire [5:0] T_767;
  wire [7:0] T_769;
  wire [5:0] T_770;
  wire [7:0] T_772;
  wire [5:0] T_773;
  wire [7:0] T_775;
  wire [5:0] T_776;
  wire [7:0] T_778;
  wire [5:0] T_779;
  wire [7:0] T_781;
  wire [5:0] T_782;
  wire [7:0] T_784;
  wire [5:0] T_785;
  wire [7:0] T_787;
  wire [5:0] T_788;
  wire [7:0] T_790;
  wire [5:0] T_791;
  wire [7:0] T_793;
  wire [5:0] T_794;
  wire [7:0] T_796;
  wire [5:0] T_797;
  wire [7:0] T_799;
  wire [5:0] T_800;
  wire [7:0] T_802;
  wire [5:0] T_803;
  wire [7:0] T_805;
  wire [5:0] T_806;
  wire [7:0] T_808;
  wire [5:0] T_809;
  wire [7:0] T_811;
  wire [5:0] T_812;
  wire [7:0] T_814;
  wire [5:0] T_815;
  wire [7:0] T_817;
  wire [5:0] T_818;
  wire [7:0] T_820;
  wire [5:0] T_821;
  wire [7:0] T_823;
  wire [5:0] T_824;
  wire [7:0] T_826;
  wire [5:0] T_827;
  wire [7:0] T_829;
  wire [5:0] T_830;
  wire [7:0] T_832;
  wire [5:0] T_833;
  wire [7:0] T_835;
  wire [5:0] T_836;
  wire [7:0] T_838;
  wire [5:0] T_839;
  wire [7:0] T_841;
  wire [5:0] T_842;
  wire [7:0] T_844;
  wire [5:0] T_845;
  wire [7:0] T_847;
  wire [5:0] T_848;
  wire [7:0] T_850;
  wire [5:0] T_851;
  wire [7:0] T_853;
  wire [5:0] T_854;
  wire [7:0] T_856;
  wire [5:0] T_857;
  wire [7:0] T_859;
  wire [5:0] T_860;
  wire [7:0] T_862;
  wire [5:0] T_863;
  wire [7:0] T_865;
  wire [5:0] T_866;
  wire [7:0] T_868;
  wire [5:0] T_869;
  wire [7:0] T_871;
  wire [5:0] T_872;
  wire [7:0] T_874;
  wire [5:0] T_875;
  wire [7:0] T_877;
  wire [5:0] T_878;
  wire [7:0] T_880;
  wire [5:0] T_881;
  wire [7:0] T_883;
  wire [5:0] T_884;
  wire [7:0] T_886;
  wire [5:0] T_887;
  wire [7:0] T_889;
  wire [5:0] T_890;
  wire [7:0] T_892;
  wire [5:0] T_893;
  wire [7:0] T_895;
  wire [5:0] T_896;
  wire [7:0] T_898;
  wire [5:0] T_899;
  wire [7:0] T_901;
  wire [5:0] T_902;
  wire [7:0] T_904;
  wire [5:0] T_905;
  wire [7:0] T_907;
  wire [5:0] T_908;
  wire [7:0] T_910;
  wire [5:0] T_911;
  wire [7:0] T_913;
  wire [5:0] T_914;
  wire [7:0] T_916;
  wire [5:0] T_917;
  wire [7:0] T_919;
  wire [5:0] T_920;
  wire [7:0] T_922;
  wire [5:0] T_923;
  wire [7:0] T_925;
  wire [5:0] T_926;
  wire [7:0] T_928;
  wire [5:0] T_929;
  wire [7:0] T_931;
  wire [5:0] T_932;
  wire [7:0] T_934;
  wire [5:0] T_935;
  wire [7:0] T_937;
  wire [5:0] T_938;
  wire [7:0] T_940;
  wire [5:0] T_941;
  wire [7:0] T_943;
  wire [5:0] T_944;
  wire [7:0] T_946;
  wire [5:0] T_947;
  wire [7:0] T_949;
  wire [5:0] T_950;
  wire [7:0] T_952;
  wire [5:0] T_953;
  wire [7:0] T_955;
  wire [5:0] T_956;
  wire [7:0] T_958;
  wire [5:0] T_959;
  wire [7:0] T_961;
  wire [5:0] T_962;
  wire [7:0] T_964;
  wire [5:0] T_965;
  wire [7:0] T_967;
  wire [5:0] T_968;
  wire [7:0] T_970;
  wire [5:0] T_971;
  reg [61:0] useRAS;
  reg [63:0] GEN_819;
  reg [61:0] isJump;
  reg [63:0] GEN_820;
  reg  T_977;
  reg [31:0] GEN_821;
  reg  T_978_prediction_valid;
  reg [31:0] GEN_822;
  reg  T_978_prediction_bits_taken;
  reg [31:0] GEN_823;
  reg  T_978_prediction_bits_mask;
  reg [31:0] GEN_824;
  reg  T_978_prediction_bits_bridx;
  reg [31:0] GEN_825;
  reg [38:0] T_978_prediction_bits_target;
  reg [63:0] GEN_826;
  reg [5:0] T_978_prediction_bits_entry;
  reg [31:0] GEN_827;
  reg [6:0] T_978_prediction_bits_bht_history;
  reg [31:0] GEN_828;
  reg [1:0] T_978_prediction_bits_bht_value;
  reg [31:0] GEN_829;
  reg [38:0] T_978_pc;
  reg [63:0] GEN_830;
  reg [38:0] T_978_target;
  reg [63:0] GEN_831;
  reg  T_978_taken;
  reg [31:0] GEN_832;
  reg  T_978_isJump;
  reg [31:0] GEN_833;
  reg  T_978_isReturn;
  reg [31:0] GEN_834;
  reg [38:0] T_978_br_pc;
  reg [63:0] GEN_835;
  wire  GEN_6;
  wire  GEN_7;
  wire  GEN_8;
  wire  GEN_9;
  wire [38:0] GEN_10;
  wire [5:0] GEN_11;
  wire [6:0] GEN_12;
  wire [1:0] GEN_13;
  wire [38:0] GEN_14;
  wire [38:0] GEN_15;
  wire  GEN_16;
  wire  GEN_17;
  wire  GEN_18;
  wire [38:0] GEN_19;
  wire  r_btb_update_valid;
  wire  r_btb_update_bits_prediction_valid;
  wire  r_btb_update_bits_prediction_bits_taken;
  wire  r_btb_update_bits_prediction_bits_mask;
  wire  r_btb_update_bits_prediction_bits_bridx;
  wire [38:0] r_btb_update_bits_prediction_bits_target;
  wire [5:0] r_btb_update_bits_prediction_bits_entry;
  wire [6:0] r_btb_update_bits_prediction_bits_bht_history;
  wire [1:0] r_btb_update_bits_prediction_bits_bht_value;
  wire [38:0] r_btb_update_bits_pc;
  wire [38:0] r_btb_update_bits_target;
  wire  r_btb_update_bits_taken;
  wire  r_btb_update_bits_isJump;
  wire  r_btb_update_bits_isReturn;
  wire [38:0] r_btb_update_bits_br_pc;
  wire [26:0] T_1159;
  wire  T_1160;
  wire  T_1161;
  wire  T_1162;
  wire  T_1163;
  wire  T_1164;
  wire  T_1165;
  wire [1:0] T_1166;
  wire [2:0] T_1167;
  wire [1:0] T_1168;
  wire [2:0] T_1169;
  wire [5:0] T_1170;
  wire [5:0] pageHit;
  wire [11:0] T_1171;
  wire  T_1172;
  wire  T_1174;
  wire  T_1176;
  wire  T_1178;
  wire  T_1180;
  wire  T_1182;
  wire  T_1184;
  wire  T_1186;
  wire  T_1188;
  wire  T_1190;
  wire  T_1192;
  wire  T_1194;
  wire  T_1196;
  wire  T_1198;
  wire  T_1200;
  wire  T_1202;
  wire  T_1204;
  wire  T_1206;
  wire  T_1208;
  wire  T_1210;
  wire  T_1212;
  wire  T_1214;
  wire  T_1216;
  wire  T_1218;
  wire  T_1220;
  wire  T_1222;
  wire  T_1224;
  wire  T_1226;
  wire  T_1228;
  wire  T_1230;
  wire  T_1232;
  wire  T_1234;
  wire  T_1236;
  wire  T_1238;
  wire  T_1240;
  wire  T_1242;
  wire  T_1244;
  wire  T_1246;
  wire  T_1248;
  wire  T_1250;
  wire  T_1252;
  wire  T_1254;
  wire  T_1256;
  wire  T_1258;
  wire  T_1260;
  wire  T_1262;
  wire  T_1264;
  wire  T_1266;
  wire  T_1268;
  wire  T_1270;
  wire  T_1272;
  wire  T_1274;
  wire  T_1276;
  wire  T_1278;
  wire  T_1280;
  wire  T_1282;
  wire  T_1284;
  wire  T_1286;
  wire  T_1288;
  wire  T_1290;
  wire  T_1292;
  wire  T_1294;
  wire [1:0] T_1295;
  wire [2:0] T_1296;
  wire [1:0] T_1297;
  wire [1:0] T_1298;
  wire [3:0] T_1299;
  wire [6:0] T_1300;
  wire [1:0] T_1301;
  wire [1:0] T_1302;
  wire [3:0] T_1303;
  wire [1:0] T_1304;
  wire [1:0] T_1305;
  wire [3:0] T_1306;
  wire [7:0] T_1307;
  wire [14:0] T_1308;
  wire [1:0] T_1309;
  wire [1:0] T_1310;
  wire [3:0] T_1311;
  wire [1:0] T_1312;
  wire [1:0] T_1313;
  wire [3:0] T_1314;
  wire [7:0] T_1315;
  wire [1:0] T_1316;
  wire [1:0] T_1317;
  wire [3:0] T_1318;
  wire [1:0] T_1319;
  wire [1:0] T_1320;
  wire [3:0] T_1321;
  wire [7:0] T_1322;
  wire [15:0] T_1323;
  wire [30:0] T_1324;
  wire [1:0] T_1325;
  wire [2:0] T_1326;
  wire [1:0] T_1327;
  wire [1:0] T_1328;
  wire [3:0] T_1329;
  wire [6:0] T_1330;
  wire [1:0] T_1331;
  wire [1:0] T_1332;
  wire [3:0] T_1333;
  wire [1:0] T_1334;
  wire [1:0] T_1335;
  wire [3:0] T_1336;
  wire [7:0] T_1337;
  wire [14:0] T_1338;
  wire [1:0] T_1339;
  wire [1:0] T_1340;
  wire [3:0] T_1341;
  wire [1:0] T_1342;
  wire [1:0] T_1343;
  wire [3:0] T_1344;
  wire [7:0] T_1345;
  wire [1:0] T_1346;
  wire [1:0] T_1347;
  wire [3:0] T_1348;
  wire [1:0] T_1349;
  wire [1:0] T_1350;
  wire [3:0] T_1351;
  wire [7:0] T_1352;
  wire [15:0] T_1353;
  wire [30:0] T_1354;
  wire [61:0] T_1355;
  wire [5:0] T_1356;
  wire [5:0] T_1357;
  wire [5:0] T_1358;
  wire [5:0] T_1359;
  wire [5:0] T_1360;
  wire [5:0] T_1361;
  wire [5:0] T_1362;
  wire [5:0] T_1363;
  wire [5:0] T_1364;
  wire [5:0] T_1365;
  wire [5:0] T_1366;
  wire [5:0] T_1367;
  wire [5:0] T_1368;
  wire [5:0] T_1369;
  wire [5:0] T_1370;
  wire [5:0] T_1371;
  wire [5:0] T_1372;
  wire [5:0] T_1373;
  wire [5:0] T_1374;
  wire [5:0] T_1375;
  wire [5:0] T_1376;
  wire [5:0] T_1377;
  wire [5:0] T_1378;
  wire [5:0] T_1379;
  wire [5:0] T_1380;
  wire [5:0] T_1381;
  wire [5:0] T_1382;
  wire [5:0] T_1383;
  wire [5:0] T_1384;
  wire [5:0] T_1385;
  wire [5:0] T_1386;
  wire [5:0] T_1387;
  wire [5:0] T_1388;
  wire [5:0] T_1389;
  wire [5:0] T_1390;
  wire [5:0] T_1391;
  wire [5:0] T_1392;
  wire [5:0] T_1393;
  wire [5:0] T_1394;
  wire [5:0] T_1395;
  wire [5:0] T_1396;
  wire [5:0] T_1397;
  wire [5:0] T_1398;
  wire [5:0] T_1399;
  wire [5:0] T_1400;
  wire [5:0] T_1401;
  wire [5:0] T_1402;
  wire [5:0] T_1403;
  wire [5:0] T_1404;
  wire [5:0] T_1405;
  wire [5:0] T_1406;
  wire [5:0] T_1407;
  wire [5:0] T_1408;
  wire [5:0] T_1409;
  wire [5:0] T_1410;
  wire [5:0] T_1411;
  wire [5:0] T_1412;
  wire [5:0] T_1413;
  wire [5:0] T_1414;
  wire [5:0] T_1415;
  wire [5:0] T_1416;
  wire [5:0] T_1417;
  wire  T_1419;
  wire  T_1421;
  wire  T_1423;
  wire  T_1425;
  wire  T_1427;
  wire  T_1429;
  wire  T_1431;
  wire  T_1433;
  wire  T_1435;
  wire  T_1437;
  wire  T_1439;
  wire  T_1441;
  wire  T_1443;
  wire  T_1445;
  wire  T_1447;
  wire  T_1449;
  wire  T_1451;
  wire  T_1453;
  wire  T_1455;
  wire  T_1457;
  wire  T_1459;
  wire  T_1461;
  wire  T_1463;
  wire  T_1465;
  wire  T_1467;
  wire  T_1469;
  wire  T_1471;
  wire  T_1473;
  wire  T_1475;
  wire  T_1477;
  wire  T_1479;
  wire  T_1481;
  wire  T_1483;
  wire  T_1485;
  wire  T_1487;
  wire  T_1489;
  wire  T_1491;
  wire  T_1493;
  wire  T_1495;
  wire  T_1497;
  wire  T_1499;
  wire  T_1501;
  wire  T_1503;
  wire  T_1505;
  wire  T_1507;
  wire  T_1509;
  wire  T_1511;
  wire  T_1513;
  wire  T_1515;
  wire  T_1517;
  wire  T_1519;
  wire  T_1521;
  wire  T_1523;
  wire  T_1525;
  wire  T_1527;
  wire  T_1529;
  wire  T_1531;
  wire  T_1533;
  wire  T_1535;
  wire  T_1537;
  wire  T_1539;
  wire  T_1541;
  wire [1:0] T_1542;
  wire [2:0] T_1543;
  wire [1:0] T_1544;
  wire [1:0] T_1545;
  wire [3:0] T_1546;
  wire [6:0] T_1547;
  wire [1:0] T_1548;
  wire [1:0] T_1549;
  wire [3:0] T_1550;
  wire [1:0] T_1551;
  wire [1:0] T_1552;
  wire [3:0] T_1553;
  wire [7:0] T_1554;
  wire [14:0] T_1555;
  wire [1:0] T_1556;
  wire [1:0] T_1557;
  wire [3:0] T_1558;
  wire [1:0] T_1559;
  wire [1:0] T_1560;
  wire [3:0] T_1561;
  wire [7:0] T_1562;
  wire [1:0] T_1563;
  wire [1:0] T_1564;
  wire [3:0] T_1565;
  wire [1:0] T_1566;
  wire [1:0] T_1567;
  wire [3:0] T_1568;
  wire [7:0] T_1569;
  wire [15:0] T_1570;
  wire [30:0] T_1571;
  wire [1:0] T_1572;
  wire [2:0] T_1573;
  wire [1:0] T_1574;
  wire [1:0] T_1575;
  wire [3:0] T_1576;
  wire [6:0] T_1577;
  wire [1:0] T_1578;
  wire [1:0] T_1579;
  wire [3:0] T_1580;
  wire [1:0] T_1581;
  wire [1:0] T_1582;
  wire [3:0] T_1583;
  wire [7:0] T_1584;
  wire [14:0] T_1585;
  wire [1:0] T_1586;
  wire [1:0] T_1587;
  wire [3:0] T_1588;
  wire [1:0] T_1589;
  wire [1:0] T_1590;
  wire [3:0] T_1591;
  wire [7:0] T_1592;
  wire [1:0] T_1593;
  wire [1:0] T_1594;
  wire [3:0] T_1595;
  wire [1:0] T_1596;
  wire [1:0] T_1597;
  wire [3:0] T_1598;
  wire [7:0] T_1599;
  wire [15:0] T_1600;
  wire [30:0] T_1601;
  wire [61:0] T_1602;
  wire [61:0] hitsVec;
  wire [26:0] T_1603;
  wire  T_1604;
  wire  T_1605;
  wire  T_1606;
  wire  T_1607;
  wire  T_1608;
  wire  T_1609;
  wire [1:0] T_1610;
  wire [2:0] T_1611;
  wire [1:0] T_1612;
  wire [2:0] T_1613;
  wire [5:0] T_1614;
  wire [5:0] updatePageHit;
  reg  resetting;
  reg [31:0] GEN_836;
  wire  T_2049;
  wire  T_2050;
  wire  T_2051;
  reg [5:0] nextRepl;
  reg [31:0] GEN_837;
  wire  T_2054;
  wire [6:0] T_2056;
  wire [5:0] T_2057;
  wire [5:0] GEN_20;
  wire [5:0] GEN_21;
  wire  wrap;
  wire  GEN_22;
  wire  useUpdatePageHit;
  wire  usePageHit;
  wire  doIdxPageRepl;
  reg [2:0] nextPageRepl;
  reg [31:0] GEN_838;
  wire [4:0] T_2064;
  wire  T_2065;
  wire [5:0] T_2066;
  wire [7:0] T_2068;
  wire [7:0] idxPageRepl;
  wire [7:0] idxPageUpdateOH;
  wire [3:0] T_2069;
  wire [3:0] T_2070;
  wire  T_2072;
  wire [3:0] T_2073;
  wire [1:0] T_2074;
  wire [1:0] T_2075;
  wire  T_2077;
  wire [1:0] T_2078;
  wire  T_2079;
  wire [1:0] T_2080;
  wire [2:0] idxPageUpdate;
  wire [7:0] idxPageReplEn;
  wire  samePage;
  wire  T_2085;
  wire  T_2087;
  wire  doTgtPageRepl;
  wire [4:0] T_2088;
  wire  T_2089;
  wire [5:0] T_2090;
  wire [7:0] tgtPageRepl;
  wire [7:0] T_2091;
  wire [3:0] T_2092;
  wire [3:0] T_2093;
  wire  T_2095;
  wire [3:0] T_2096;
  wire [1:0] T_2097;
  wire [1:0] T_2098;
  wire  T_2100;
  wire [1:0] T_2101;
  wire  T_2102;
  wire [1:0] T_2103;
  wire [2:0] tgtPageUpdate;
  wire [7:0] tgtPageReplEn;
  wire  T_2105;
  wire  T_2106;
  wire  T_2107;
  wire [1:0] T_2110;
  wire [2:0] GEN_571;
  wire [3:0] T_2111;
  wire [2:0] T_2112;
  wire  T_2114;
  wire  T_2115;
  wire [2:0] T_2117;
  wire [2:0] GEN_23;
  wire  T_2118;
  wire  T_2119;
  wire  T_2120;
  wire  T_2121;
  wire  T_2123;
  wire  T_2125;
  wire  T_2126;
  wire [5:0] T_2127;
  wire [63:0] T_2129;
  wire [32:0] T_2130;
  wire [38:0] T_2131;
  wire [38:0] T_2132;
  wire [11:0] GEN_0;
  wire [11:0] GEN_24;
  wire [11:0] GEN_25;
  wire [11:0] GEN_26;
  wire [11:0] GEN_27;
  wire [11:0] GEN_28;
  wire [11:0] GEN_29;
  wire [11:0] GEN_30;
  wire [11:0] GEN_31;
  wire [11:0] GEN_32;
  wire [11:0] GEN_33;
  wire [11:0] GEN_34;
  wire [11:0] GEN_35;
  wire [11:0] GEN_36;
  wire [11:0] GEN_37;
  wire [11:0] GEN_38;
  wire [11:0] GEN_39;
  wire [11:0] GEN_40;
  wire [11:0] GEN_41;
  wire [11:0] GEN_42;
  wire [11:0] GEN_43;
  wire [11:0] GEN_44;
  wire [11:0] GEN_45;
  wire [11:0] GEN_46;
  wire [11:0] GEN_47;
  wire [11:0] GEN_48;
  wire [11:0] GEN_49;
  wire [11:0] GEN_50;
  wire [11:0] GEN_51;
  wire [11:0] GEN_52;
  wire [11:0] GEN_53;
  wire [11:0] GEN_54;
  wire [11:0] GEN_55;
  wire [11:0] GEN_56;
  wire [11:0] GEN_57;
  wire [11:0] GEN_58;
  wire [11:0] GEN_59;
  wire [11:0] GEN_60;
  wire [11:0] GEN_61;
  wire [11:0] GEN_62;
  wire [11:0] GEN_63;
  wire [11:0] GEN_64;
  wire [11:0] GEN_65;
  wire [11:0] GEN_66;
  wire [11:0] GEN_67;
  wire [11:0] GEN_68;
  wire [11:0] GEN_69;
  wire [11:0] GEN_70;
  wire [11:0] GEN_71;
  wire [11:0] GEN_72;
  wire [11:0] GEN_73;
  wire [11:0] GEN_74;
  wire [11:0] GEN_75;
  wire [11:0] GEN_76;
  wire [11:0] GEN_77;
  wire [11:0] GEN_78;
  wire [11:0] GEN_79;
  wire [11:0] GEN_80;
  wire [11:0] GEN_81;
  wire [11:0] GEN_82;
  wire [11:0] GEN_83;
  wire [11:0] GEN_84;
  wire [11:0] GEN_85;
  wire [11:0] GEN_1;
  wire [11:0] GEN_86;
  wire [11:0] GEN_87;
  wire [11:0] GEN_88;
  wire [11:0] GEN_89;
  wire [11:0] GEN_90;
  wire [11:0] GEN_91;
  wire [11:0] GEN_92;
  wire [11:0] GEN_93;
  wire [11:0] GEN_94;
  wire [11:0] GEN_95;
  wire [11:0] GEN_96;
  wire [11:0] GEN_97;
  wire [11:0] GEN_98;
  wire [11:0] GEN_99;
  wire [11:0] GEN_100;
  wire [11:0] GEN_101;
  wire [11:0] GEN_102;
  wire [11:0] GEN_103;
  wire [11:0] GEN_104;
  wire [11:0] GEN_105;
  wire [11:0] GEN_106;
  wire [11:0] GEN_107;
  wire [11:0] GEN_108;
  wire [11:0] GEN_109;
  wire [11:0] GEN_110;
  wire [11:0] GEN_111;
  wire [11:0] GEN_112;
  wire [11:0] GEN_113;
  wire [11:0] GEN_114;
  wire [11:0] GEN_115;
  wire [11:0] GEN_116;
  wire [11:0] GEN_117;
  wire [11:0] GEN_118;
  wire [11:0] GEN_119;
  wire [11:0] GEN_120;
  wire [11:0] GEN_121;
  wire [11:0] GEN_122;
  wire [11:0] GEN_123;
  wire [11:0] GEN_124;
  wire [11:0] GEN_125;
  wire [11:0] GEN_126;
  wire [11:0] GEN_127;
  wire [11:0] GEN_128;
  wire [11:0] GEN_129;
  wire [11:0] GEN_130;
  wire [11:0] GEN_131;
  wire [11:0] GEN_132;
  wire [11:0] GEN_133;
  wire [11:0] GEN_134;
  wire [11:0] GEN_135;
  wire [11:0] GEN_136;
  wire [11:0] GEN_137;
  wire [11:0] GEN_138;
  wire [11:0] GEN_139;
  wire [11:0] GEN_140;
  wire [11:0] GEN_141;
  wire [11:0] GEN_142;
  wire [11:0] GEN_143;
  wire [11:0] GEN_144;
  wire [11:0] GEN_145;
  wire [11:0] GEN_146;
  wire [11:0] GEN_147;
  wire [2:0] GEN_2;
  wire [2:0] GEN_148;
  wire [2:0] GEN_149;
  wire [2:0] GEN_150;
  wire [2:0] GEN_151;
  wire [2:0] GEN_152;
  wire [2:0] GEN_153;
  wire [2:0] GEN_154;
  wire [2:0] GEN_155;
  wire [2:0] GEN_156;
  wire [2:0] GEN_157;
  wire [2:0] GEN_158;
  wire [2:0] GEN_159;
  wire [2:0] GEN_160;
  wire [2:0] GEN_161;
  wire [2:0] GEN_162;
  wire [2:0] GEN_163;
  wire [2:0] GEN_164;
  wire [2:0] GEN_165;
  wire [2:0] GEN_166;
  wire [2:0] GEN_167;
  wire [2:0] GEN_168;
  wire [2:0] GEN_169;
  wire [2:0] GEN_170;
  wire [2:0] GEN_171;
  wire [2:0] GEN_172;
  wire [2:0] GEN_173;
  wire [2:0] GEN_174;
  wire [2:0] GEN_175;
  wire [2:0] GEN_176;
  wire [2:0] GEN_177;
  wire [2:0] GEN_178;
  wire [2:0] GEN_179;
  wire [2:0] GEN_180;
  wire [2:0] GEN_181;
  wire [2:0] GEN_182;
  wire [2:0] GEN_183;
  wire [2:0] GEN_184;
  wire [2:0] GEN_185;
  wire [2:0] GEN_186;
  wire [2:0] GEN_187;
  wire [2:0] GEN_188;
  wire [2:0] GEN_189;
  wire [2:0] GEN_190;
  wire [2:0] GEN_191;
  wire [2:0] GEN_192;
  wire [2:0] GEN_193;
  wire [2:0] GEN_194;
  wire [2:0] GEN_195;
  wire [2:0] GEN_196;
  wire [2:0] GEN_197;
  wire [2:0] GEN_198;
  wire [2:0] GEN_199;
  wire [2:0] GEN_200;
  wire [2:0] GEN_201;
  wire [2:0] GEN_202;
  wire [2:0] GEN_203;
  wire [2:0] GEN_204;
  wire [2:0] GEN_205;
  wire [2:0] GEN_206;
  wire [2:0] GEN_207;
  wire [2:0] GEN_208;
  wire [2:0] GEN_209;
  wire [2:0] GEN_3;
  wire [2:0] GEN_210;
  wire [2:0] GEN_211;
  wire [2:0] GEN_212;
  wire [2:0] GEN_213;
  wire [2:0] GEN_214;
  wire [2:0] GEN_215;
  wire [2:0] GEN_216;
  wire [2:0] GEN_217;
  wire [2:0] GEN_218;
  wire [2:0] GEN_219;
  wire [2:0] GEN_220;
  wire [2:0] GEN_221;
  wire [2:0] GEN_222;
  wire [2:0] GEN_223;
  wire [2:0] GEN_224;
  wire [2:0] GEN_225;
  wire [2:0] GEN_226;
  wire [2:0] GEN_227;
  wire [2:0] GEN_228;
  wire [2:0] GEN_229;
  wire [2:0] GEN_230;
  wire [2:0] GEN_231;
  wire [2:0] GEN_232;
  wire [2:0] GEN_233;
  wire [2:0] GEN_234;
  wire [2:0] GEN_235;
  wire [2:0] GEN_236;
  wire [2:0] GEN_237;
  wire [2:0] GEN_238;
  wire [2:0] GEN_239;
  wire [2:0] GEN_240;
  wire [2:0] GEN_241;
  wire [2:0] GEN_242;
  wire [2:0] GEN_243;
  wire [2:0] GEN_244;
  wire [2:0] GEN_245;
  wire [2:0] GEN_246;
  wire [2:0] GEN_247;
  wire [2:0] GEN_248;
  wire [2:0] GEN_249;
  wire [2:0] GEN_250;
  wire [2:0] GEN_251;
  wire [2:0] GEN_252;
  wire [2:0] GEN_253;
  wire [2:0] GEN_254;
  wire [2:0] GEN_255;
  wire [2:0] GEN_256;
  wire [2:0] GEN_257;
  wire [2:0] GEN_258;
  wire [2:0] GEN_259;
  wire [2:0] GEN_260;
  wire [2:0] GEN_261;
  wire [2:0] GEN_262;
  wire [2:0] GEN_263;
  wire [2:0] GEN_264;
  wire [2:0] GEN_265;
  wire [2:0] GEN_266;
  wire [2:0] GEN_267;
  wire [2:0] GEN_268;
  wire [2:0] GEN_269;
  wire [2:0] GEN_270;
  wire [2:0] GEN_271;
  wire [63:0] GEN_572;
  wire [63:0] T_2133;
  wire [63:0] T_2134;
  wire [63:0] T_2135;
  wire [63:0] T_2136;
  wire [63:0] GEN_574;
  wire [63:0] T_2137;
  wire [63:0] T_2139;
  wire [63:0] T_2140;
  wire  T_2141;
  wire  T_2143;
  wire [7:0] T_2144;
  wire [26:0] T_2147;
  wire  T_2148;
  wire [26:0] GEN_272;
  wire  T_2149;
  wire [26:0] GEN_273;
  wire  T_2150;
  wire [26:0] GEN_274;
  wire [7:0] T_2151;
  wire [26:0] T_2154;
  wire  T_2155;
  wire [26:0] GEN_275;
  wire  T_2156;
  wire [26:0] GEN_276;
  wire  T_2157;
  wire [26:0] GEN_277;
  wire [7:0] GEN_576;
  wire [7:0] T_2158;
  wire [7:0] T_2159;
  wire [11:0] GEN_279;
  wire [11:0] GEN_280;
  wire [11:0] GEN_281;
  wire [11:0] GEN_282;
  wire [11:0] GEN_283;
  wire [11:0] GEN_284;
  wire [11:0] GEN_285;
  wire [11:0] GEN_286;
  wire [11:0] GEN_287;
  wire [11:0] GEN_288;
  wire [11:0] GEN_289;
  wire [11:0] GEN_290;
  wire [11:0] GEN_291;
  wire [11:0] GEN_292;
  wire [11:0] GEN_293;
  wire [11:0] GEN_294;
  wire [11:0] GEN_295;
  wire [11:0] GEN_296;
  wire [11:0] GEN_297;
  wire [11:0] GEN_298;
  wire [11:0] GEN_299;
  wire [11:0] GEN_300;
  wire [11:0] GEN_301;
  wire [11:0] GEN_302;
  wire [11:0] GEN_303;
  wire [11:0] GEN_304;
  wire [11:0] GEN_305;
  wire [11:0] GEN_306;
  wire [11:0] GEN_307;
  wire [11:0] GEN_308;
  wire [11:0] GEN_309;
  wire [11:0] GEN_310;
  wire [11:0] GEN_311;
  wire [11:0] GEN_312;
  wire [11:0] GEN_313;
  wire [11:0] GEN_314;
  wire [11:0] GEN_315;
  wire [11:0] GEN_316;
  wire [11:0] GEN_317;
  wire [11:0] GEN_318;
  wire [11:0] GEN_319;
  wire [11:0] GEN_320;
  wire [11:0] GEN_321;
  wire [11:0] GEN_322;
  wire [11:0] GEN_323;
  wire [11:0] GEN_324;
  wire [11:0] GEN_325;
  wire [11:0] GEN_326;
  wire [11:0] GEN_327;
  wire [11:0] GEN_328;
  wire [11:0] GEN_329;
  wire [11:0] GEN_330;
  wire [11:0] GEN_331;
  wire [11:0] GEN_332;
  wire [11:0] GEN_333;
  wire [11:0] GEN_334;
  wire [11:0] GEN_335;
  wire [11:0] GEN_336;
  wire [11:0] GEN_337;
  wire [11:0] GEN_338;
  wire [11:0] GEN_339;
  wire [11:0] GEN_340;
  wire [11:0] GEN_342;
  wire [11:0] GEN_343;
  wire [11:0] GEN_344;
  wire [11:0] GEN_345;
  wire [11:0] GEN_346;
  wire [11:0] GEN_347;
  wire [11:0] GEN_348;
  wire [11:0] GEN_349;
  wire [11:0] GEN_350;
  wire [11:0] GEN_351;
  wire [11:0] GEN_352;
  wire [11:0] GEN_353;
  wire [11:0] GEN_354;
  wire [11:0] GEN_355;
  wire [11:0] GEN_356;
  wire [11:0] GEN_357;
  wire [11:0] GEN_358;
  wire [11:0] GEN_359;
  wire [11:0] GEN_360;
  wire [11:0] GEN_361;
  wire [11:0] GEN_362;
  wire [11:0] GEN_363;
  wire [11:0] GEN_364;
  wire [11:0] GEN_365;
  wire [11:0] GEN_366;
  wire [11:0] GEN_367;
  wire [11:0] GEN_368;
  wire [11:0] GEN_369;
  wire [11:0] GEN_370;
  wire [11:0] GEN_371;
  wire [11:0] GEN_372;
  wire [11:0] GEN_373;
  wire [11:0] GEN_374;
  wire [11:0] GEN_375;
  wire [11:0] GEN_376;
  wire [11:0] GEN_377;
  wire [11:0] GEN_378;
  wire [11:0] GEN_379;
  wire [11:0] GEN_380;
  wire [11:0] GEN_381;
  wire [11:0] GEN_382;
  wire [11:0] GEN_383;
  wire [11:0] GEN_384;
  wire [11:0] GEN_385;
  wire [11:0] GEN_386;
  wire [11:0] GEN_387;
  wire [11:0] GEN_388;
  wire [11:0] GEN_389;
  wire [11:0] GEN_390;
  wire [11:0] GEN_391;
  wire [11:0] GEN_392;
  wire [11:0] GEN_393;
  wire [11:0] GEN_394;
  wire [11:0] GEN_395;
  wire [11:0] GEN_396;
  wire [11:0] GEN_397;
  wire [11:0] GEN_398;
  wire [11:0] GEN_399;
  wire [11:0] GEN_400;
  wire [11:0] GEN_401;
  wire [11:0] GEN_402;
  wire [11:0] GEN_403;
  wire [2:0] GEN_405;
  wire [2:0] GEN_406;
  wire [2:0] GEN_407;
  wire [2:0] GEN_408;
  wire [2:0] GEN_409;
  wire [2:0] GEN_410;
  wire [2:0] GEN_411;
  wire [2:0] GEN_412;
  wire [2:0] GEN_413;
  wire [2:0] GEN_414;
  wire [2:0] GEN_415;
  wire [2:0] GEN_416;
  wire [2:0] GEN_417;
  wire [2:0] GEN_418;
  wire [2:0] GEN_419;
  wire [2:0] GEN_420;
  wire [2:0] GEN_421;
  wire [2:0] GEN_422;
  wire [2:0] GEN_423;
  wire [2:0] GEN_424;
  wire [2:0] GEN_425;
  wire [2:0] GEN_426;
  wire [2:0] GEN_427;
  wire [2:0] GEN_428;
  wire [2:0] GEN_429;
  wire [2:0] GEN_430;
  wire [2:0] GEN_431;
  wire [2:0] GEN_432;
  wire [2:0] GEN_433;
  wire [2:0] GEN_434;
  wire [2:0] GEN_435;
  wire [2:0] GEN_436;
  wire [2:0] GEN_437;
  wire [2:0] GEN_438;
  wire [2:0] GEN_439;
  wire [2:0] GEN_440;
  wire [2:0] GEN_441;
  wire [2:0] GEN_442;
  wire [2:0] GEN_443;
  wire [2:0] GEN_444;
  wire [2:0] GEN_445;
  wire [2:0] GEN_446;
  wire [2:0] GEN_447;
  wire [2:0] GEN_448;
  wire [2:0] GEN_449;
  wire [2:0] GEN_450;
  wire [2:0] GEN_451;
  wire [2:0] GEN_452;
  wire [2:0] GEN_453;
  wire [2:0] GEN_454;
  wire [2:0] GEN_455;
  wire [2:0] GEN_456;
  wire [2:0] GEN_457;
  wire [2:0] GEN_458;
  wire [2:0] GEN_459;
  wire [2:0] GEN_460;
  wire [2:0] GEN_461;
  wire [2:0] GEN_462;
  wire [2:0] GEN_463;
  wire [2:0] GEN_464;
  wire [2:0] GEN_465;
  wire [2:0] GEN_466;
  wire [2:0] GEN_468;
  wire [2:0] GEN_469;
  wire [2:0] GEN_470;
  wire [2:0] GEN_471;
  wire [2:0] GEN_472;
  wire [2:0] GEN_473;
  wire [2:0] GEN_474;
  wire [2:0] GEN_475;
  wire [2:0] GEN_476;
  wire [2:0] GEN_477;
  wire [2:0] GEN_478;
  wire [2:0] GEN_479;
  wire [2:0] GEN_480;
  wire [2:0] GEN_481;
  wire [2:0] GEN_482;
  wire [2:0] GEN_483;
  wire [2:0] GEN_484;
  wire [2:0] GEN_485;
  wire [2:0] GEN_486;
  wire [2:0] GEN_487;
  wire [2:0] GEN_488;
  wire [2:0] GEN_489;
  wire [2:0] GEN_490;
  wire [2:0] GEN_491;
  wire [2:0] GEN_492;
  wire [2:0] GEN_493;
  wire [2:0] GEN_494;
  wire [2:0] GEN_495;
  wire [2:0] GEN_496;
  wire [2:0] GEN_497;
  wire [2:0] GEN_498;
  wire [2:0] GEN_499;
  wire [2:0] GEN_500;
  wire [2:0] GEN_501;
  wire [2:0] GEN_502;
  wire [2:0] GEN_503;
  wire [2:0] GEN_504;
  wire [2:0] GEN_505;
  wire [2:0] GEN_506;
  wire [2:0] GEN_507;
  wire [2:0] GEN_508;
  wire [2:0] GEN_509;
  wire [2:0] GEN_510;
  wire [2:0] GEN_511;
  wire [2:0] GEN_512;
  wire [2:0] GEN_513;
  wire [2:0] GEN_514;
  wire [2:0] GEN_515;
  wire [2:0] GEN_516;
  wire [2:0] GEN_517;
  wire [2:0] GEN_518;
  wire [2:0] GEN_519;
  wire [2:0] GEN_520;
  wire [2:0] GEN_521;
  wire [2:0] GEN_522;
  wire [2:0] GEN_523;
  wire [2:0] GEN_524;
  wire [2:0] GEN_525;
  wire [2:0] GEN_526;
  wire [2:0] GEN_527;
  wire [2:0] GEN_528;
  wire [2:0] GEN_529;
  wire [63:0] GEN_530;
  wire [63:0] GEN_531;
  wire [26:0] GEN_532;
  wire [26:0] GEN_533;
  wire [26:0] GEN_534;
  wire [26:0] GEN_535;
  wire [26:0] GEN_536;
  wire [26:0] GEN_537;
  wire [7:0] GEN_538;
  wire  T_2161;
  wire  T_2162;
  wire  T_2163;
  wire  T_2164;
  wire  T_2165;
  wire  T_2166;
  wire  T_2167;
  wire  T_2168;
  wire  T_2169;
  wire  T_2170;
  wire  T_2171;
  wire  T_2172;
  wire  T_2173;
  wire  T_2174;
  wire  T_2175;
  wire  T_2176;
  wire  T_2177;
  wire  T_2178;
  wire  T_2179;
  wire  T_2180;
  wire  T_2181;
  wire  T_2182;
  wire  T_2183;
  wire  T_2184;
  wire  T_2185;
  wire  T_2186;
  wire  T_2187;
  wire  T_2188;
  wire  T_2189;
  wire  T_2190;
  wire  T_2191;
  wire  T_2192;
  wire  T_2193;
  wire  T_2194;
  wire  T_2195;
  wire  T_2196;
  wire  T_2197;
  wire  T_2198;
  wire  T_2199;
  wire  T_2200;
  wire  T_2201;
  wire  T_2202;
  wire  T_2203;
  wire  T_2204;
  wire  T_2205;
  wire  T_2206;
  wire  T_2207;
  wire  T_2208;
  wire  T_2209;
  wire  T_2210;
  wire  T_2211;
  wire  T_2212;
  wire  T_2213;
  wire  T_2214;
  wire  T_2215;
  wire  T_2216;
  wire  T_2217;
  wire  T_2218;
  wire  T_2219;
  wire  T_2220;
  wire  T_2221;
  wire  T_2222;
  wire  T_2223;
  wire [5:0] T_2225;
  wire [5:0] T_2227;
  wire [5:0] T_2229;
  wire [5:0] T_2231;
  wire [5:0] T_2233;
  wire [5:0] T_2235;
  wire [5:0] T_2237;
  wire [5:0] T_2239;
  wire [5:0] T_2241;
  wire [5:0] T_2243;
  wire [5:0] T_2245;
  wire [5:0] T_2247;
  wire [5:0] T_2249;
  wire [5:0] T_2251;
  wire [5:0] T_2253;
  wire [5:0] T_2255;
  wire [5:0] T_2257;
  wire [5:0] T_2259;
  wire [5:0] T_2261;
  wire [5:0] T_2263;
  wire [5:0] T_2265;
  wire [5:0] T_2267;
  wire [5:0] T_2269;
  wire [5:0] T_2271;
  wire [5:0] T_2273;
  wire [5:0] T_2275;
  wire [5:0] T_2277;
  wire [5:0] T_2279;
  wire [5:0] T_2281;
  wire [5:0] T_2283;
  wire [5:0] T_2285;
  wire [5:0] T_2287;
  wire [5:0] T_2289;
  wire [5:0] T_2291;
  wire [5:0] T_2293;
  wire [5:0] T_2295;
  wire [5:0] T_2297;
  wire [5:0] T_2299;
  wire [5:0] T_2301;
  wire [5:0] T_2303;
  wire [5:0] T_2305;
  wire [5:0] T_2307;
  wire [5:0] T_2309;
  wire [5:0] T_2311;
  wire [5:0] T_2313;
  wire [5:0] T_2315;
  wire [5:0] T_2317;
  wire [5:0] T_2319;
  wire [5:0] T_2321;
  wire [5:0] T_2323;
  wire [5:0] T_2325;
  wire [5:0] T_2327;
  wire [5:0] T_2329;
  wire [5:0] T_2331;
  wire [5:0] T_2333;
  wire [5:0] T_2335;
  wire [5:0] T_2337;
  wire [5:0] T_2339;
  wire [5:0] T_2341;
  wire [5:0] T_2343;
  wire [5:0] T_2345;
  wire [5:0] T_2347;
  wire [5:0] T_2349;
  wire [5:0] T_2350;
  wire [5:0] T_2351;
  wire [5:0] T_2352;
  wire [5:0] T_2353;
  wire [5:0] T_2354;
  wire [5:0] T_2355;
  wire [5:0] T_2356;
  wire [5:0] T_2357;
  wire [5:0] T_2358;
  wire [5:0] T_2359;
  wire [5:0] T_2360;
  wire [5:0] T_2361;
  wire [5:0] T_2362;
  wire [5:0] T_2363;
  wire [5:0] T_2364;
  wire [5:0] T_2365;
  wire [5:0] T_2366;
  wire [5:0] T_2367;
  wire [5:0] T_2368;
  wire [5:0] T_2369;
  wire [5:0] T_2370;
  wire [5:0] T_2371;
  wire [5:0] T_2372;
  wire [5:0] T_2373;
  wire [5:0] T_2374;
  wire [5:0] T_2375;
  wire [5:0] T_2376;
  wire [5:0] T_2377;
  wire [5:0] T_2378;
  wire [5:0] T_2379;
  wire [5:0] T_2380;
  wire [5:0] T_2381;
  wire [5:0] T_2382;
  wire [5:0] T_2383;
  wire [5:0] T_2384;
  wire [5:0] T_2385;
  wire [5:0] T_2386;
  wire [5:0] T_2387;
  wire [5:0] T_2388;
  wire [5:0] T_2389;
  wire [5:0] T_2390;
  wire [5:0] T_2391;
  wire [5:0] T_2392;
  wire [5:0] T_2393;
  wire [5:0] T_2394;
  wire [5:0] T_2395;
  wire [5:0] T_2396;
  wire [5:0] T_2397;
  wire [5:0] T_2398;
  wire [5:0] T_2399;
  wire [5:0] T_2400;
  wire [5:0] T_2401;
  wire [5:0] T_2402;
  wire [5:0] T_2403;
  wire [5:0] T_2404;
  wire [5:0] T_2405;
  wire [5:0] T_2406;
  wire [5:0] T_2407;
  wire [5:0] T_2408;
  wire [5:0] T_2409;
  wire [5:0] T_2410;
  wire  T_2411;
  wire  T_2412;
  wire  T_2413;
  wire  T_2414;
  wire  T_2415;
  wire  T_2416;
  wire [26:0] T_2418;
  wire [26:0] T_2420;
  wire [26:0] T_2422;
  wire [26:0] T_2424;
  wire [26:0] T_2426;
  wire [26:0] T_2428;
  wire [26:0] T_2430;
  wire [26:0] T_2431;
  wire [26:0] T_2432;
  wire [26:0] T_2433;
  wire [26:0] T_2434;
  wire [26:0] T_2435;
  wire [11:0] T_2499;
  wire [11:0] T_2501;
  wire [11:0] T_2503;
  wire [11:0] T_2505;
  wire [11:0] T_2507;
  wire [11:0] T_2509;
  wire [11:0] T_2511;
  wire [11:0] T_2513;
  wire [11:0] T_2515;
  wire [11:0] T_2517;
  wire [11:0] T_2519;
  wire [11:0] T_2521;
  wire [11:0] T_2523;
  wire [11:0] T_2525;
  wire [11:0] T_2527;
  wire [11:0] T_2529;
  wire [11:0] T_2531;
  wire [11:0] T_2533;
  wire [11:0] T_2535;
  wire [11:0] T_2537;
  wire [11:0] T_2539;
  wire [11:0] T_2541;
  wire [11:0] T_2543;
  wire [11:0] T_2545;
  wire [11:0] T_2547;
  wire [11:0] T_2549;
  wire [11:0] T_2551;
  wire [11:0] T_2553;
  wire [11:0] T_2555;
  wire [11:0] T_2557;
  wire [11:0] T_2559;
  wire [11:0] T_2561;
  wire [11:0] T_2563;
  wire [11:0] T_2565;
  wire [11:0] T_2567;
  wire [11:0] T_2569;
  wire [11:0] T_2571;
  wire [11:0] T_2573;
  wire [11:0] T_2575;
  wire [11:0] T_2577;
  wire [11:0] T_2579;
  wire [11:0] T_2581;
  wire [11:0] T_2583;
  wire [11:0] T_2585;
  wire [11:0] T_2587;
  wire [11:0] T_2589;
  wire [11:0] T_2591;
  wire [11:0] T_2593;
  wire [11:0] T_2595;
  wire [11:0] T_2597;
  wire [11:0] T_2599;
  wire [11:0] T_2601;
  wire [11:0] T_2603;
  wire [11:0] T_2605;
  wire [11:0] T_2607;
  wire [11:0] T_2609;
  wire [11:0] T_2611;
  wire [11:0] T_2613;
  wire [11:0] T_2615;
  wire [11:0] T_2617;
  wire [11:0] T_2619;
  wire [11:0] T_2621;
  wire [11:0] T_2623;
  wire [11:0] T_2624;
  wire [11:0] T_2625;
  wire [11:0] T_2626;
  wire [11:0] T_2627;
  wire [11:0] T_2628;
  wire [11:0] T_2629;
  wire [11:0] T_2630;
  wire [11:0] T_2631;
  wire [11:0] T_2632;
  wire [11:0] T_2633;
  wire [11:0] T_2634;
  wire [11:0] T_2635;
  wire [11:0] T_2636;
  wire [11:0] T_2637;
  wire [11:0] T_2638;
  wire [11:0] T_2639;
  wire [11:0] T_2640;
  wire [11:0] T_2641;
  wire [11:0] T_2642;
  wire [11:0] T_2643;
  wire [11:0] T_2644;
  wire [11:0] T_2645;
  wire [11:0] T_2646;
  wire [11:0] T_2647;
  wire [11:0] T_2648;
  wire [11:0] T_2649;
  wire [11:0] T_2650;
  wire [11:0] T_2651;
  wire [11:0] T_2652;
  wire [11:0] T_2653;
  wire [11:0] T_2654;
  wire [11:0] T_2655;
  wire [11:0] T_2656;
  wire [11:0] T_2657;
  wire [11:0] T_2658;
  wire [11:0] T_2659;
  wire [11:0] T_2660;
  wire [11:0] T_2661;
  wire [11:0] T_2662;
  wire [11:0] T_2663;
  wire [11:0] T_2664;
  wire [11:0] T_2665;
  wire [11:0] T_2666;
  wire [11:0] T_2667;
  wire [11:0] T_2668;
  wire [11:0] T_2669;
  wire [11:0] T_2670;
  wire [11:0] T_2671;
  wire [11:0] T_2672;
  wire [11:0] T_2673;
  wire [11:0] T_2674;
  wire [11:0] T_2675;
  wire [11:0] T_2676;
  wire [11:0] T_2677;
  wire [11:0] T_2678;
  wire [11:0] T_2679;
  wire [11:0] T_2680;
  wire [11:0] T_2681;
  wire [11:0] T_2682;
  wire [11:0] T_2683;
  wire [11:0] T_2684;
  wire [38:0] T_2685;
  wire [29:0] T_2686;
  wire [31:0] T_2687;
  wire  T_2689;
  wire [31:0] GEN_577;
  wire [31:0] T_2690;
  wire [15:0] T_2691;
  wire [15:0] T_2692;
  wire  T_2694;
  wire [15:0] T_2695;
  wire [7:0] T_2696;
  wire [7:0] T_2697;
  wire  T_2699;
  wire [7:0] T_2700;
  wire [3:0] T_2701;
  wire [3:0] T_2702;
  wire  T_2704;
  wire [3:0] T_2705;
  wire [1:0] T_2706;
  wire [1:0] T_2707;
  wire  T_2709;
  wire [1:0] T_2710;
  wire  T_2711;
  wire [1:0] T_2712;
  wire [2:0] T_2713;
  wire [3:0] T_2714;
  wire [4:0] T_2715;
  wire [5:0] T_2716;
  wire  T_2719;
  wire  T_2721;
  wire  T_2722;
  wire [1:0] T_2723;
  wire [2:0] T_2725;
  wire [1:0] T_2726;
  wire [2:0] T_2728;
  reg [1:0] T_2731 [0:127];
  reg [31:0] GEN_839;
  wire [1:0] T_2731_T_2749_data;
  wire [6:0] T_2731_T_2749_addr;
  wire  T_2731_T_2749_en;
  wire [1:0] T_2731_T_2756_data;
  wire [6:0] T_2731_T_2756_addr;
  wire  T_2731_T_2756_mask;
  wire  T_2731_T_2756_en;
  reg [6:0] T_2733;
  reg [31:0] GEN_840;
  wire [61:0] T_2734;
  wire  T_2736;
  wire  T_2738;
  wire  T_2739;
  wire  T_2740;
  wire [6:0] T_2744_history;
  wire [1:0] T_2744_value;
  wire [6:0] T_2747;
  wire [6:0] T_2748;
  wire  T_2750;
  wire [5:0] T_2751;
  wire [6:0] T_2752;
  wire [6:0] GEN_539;
  wire  T_2753;
  wire [6:0] T_2754;
  wire [6:0] T_2755;
  wire  T_2757;
  wire  T_2758;
  wire  T_2759;
  wire  T_2762;
  wire  T_2763;
  wire  T_2764;
  wire [1:0] T_2765;
  wire [5:0] T_2766;
  wire [6:0] T_2767;
  wire [6:0] GEN_540;
  wire [6:0] GEN_546;
  wire  T_2770;
  wire  T_2771;
  wire  GEN_547;
  reg [1:0] T_2774;
  reg [31:0] GEN_841;
  reg  T_2776;
  reg [31:0] GEN_842;
  reg [38:0] T_2783_0;
  reg [63:0] GEN_843;
  reg [38:0] T_2783_1;
  reg [63:0] GEN_844;
  wire [61:0] T_2785;
  wire  T_2787;
  wire  T_2789;
  wire  T_2791;
  wire  T_2792;
  wire [38:0] GEN_4;
  wire [38:0] GEN_548;
  wire [38:0] GEN_550;
  wire  T_2794;
  wire [2:0] T_2796;
  wire [1:0] T_2797;
  wire [1:0] GEN_551;
  wire [1:0] T_2803;
  wire  T_2804;
  wire [38:0] GEN_5;
  wire [38:0] GEN_552;
  wire [38:0] GEN_553;
  wire [38:0] GEN_554;
  wire [1:0] GEN_555;
  wire [38:0] GEN_557;
  wire [38:0] GEN_558;
  wire  GEN_559;
  wire [38:0] GEN_560;
  wire  T_2807;
  wire  T_2809;
  wire  T_2810;
  wire [2:0] T_2816;
  wire [1:0] T_2817;
  wire [1:0] T_2823;
  wire  T_2824;
  wire [1:0] GEN_561;
  wire  GEN_562;
  wire [1:0] GEN_563;
  wire  GEN_564;
  wire [1:0] GEN_565;
  wire [38:0] GEN_567;
  wire [38:0] GEN_568;
  wire  GEN_569;
  wire [38:0] GEN_570;
  assign io_resp_valid = T_2161;
  assign io_resp_bits_taken = GEN_547;
  assign io_resp_bits_mask = T_2728[0];
  assign io_resp_bits_bridx = 1'h0;
  assign io_resp_bits_target = GEN_570;
  assign io_resp_bits_entry = T_2716;
  assign io_resp_bits_bht_history = T_2744_history;
  assign io_resp_bits_bht_value = T_2744_value;
  assign T_601 = 8'h1 << idxPages_0;
  assign T_602 = T_601[5:0];
  assign T_604 = 8'h1 << idxPages_1;
  assign T_605 = T_604[5:0];
  assign T_607 = 8'h1 << idxPages_2;
  assign T_608 = T_607[5:0];
  assign T_610 = 8'h1 << idxPages_3;
  assign T_611 = T_610[5:0];
  assign T_613 = 8'h1 << idxPages_4;
  assign T_614 = T_613[5:0];
  assign T_616 = 8'h1 << idxPages_5;
  assign T_617 = T_616[5:0];
  assign T_619 = 8'h1 << idxPages_6;
  assign T_620 = T_619[5:0];
  assign T_622 = 8'h1 << idxPages_7;
  assign T_623 = T_622[5:0];
  assign T_625 = 8'h1 << idxPages_8;
  assign T_626 = T_625[5:0];
  assign T_628 = 8'h1 << idxPages_9;
  assign T_629 = T_628[5:0];
  assign T_631 = 8'h1 << idxPages_10;
  assign T_632 = T_631[5:0];
  assign T_634 = 8'h1 << idxPages_11;
  assign T_635 = T_634[5:0];
  assign T_637 = 8'h1 << idxPages_12;
  assign T_638 = T_637[5:0];
  assign T_640 = 8'h1 << idxPages_13;
  assign T_641 = T_640[5:0];
  assign T_643 = 8'h1 << idxPages_14;
  assign T_644 = T_643[5:0];
  assign T_646 = 8'h1 << idxPages_15;
  assign T_647 = T_646[5:0];
  assign T_649 = 8'h1 << idxPages_16;
  assign T_650 = T_649[5:0];
  assign T_652 = 8'h1 << idxPages_17;
  assign T_653 = T_652[5:0];
  assign T_655 = 8'h1 << idxPages_18;
  assign T_656 = T_655[5:0];
  assign T_658 = 8'h1 << idxPages_19;
  assign T_659 = T_658[5:0];
  assign T_661 = 8'h1 << idxPages_20;
  assign T_662 = T_661[5:0];
  assign T_664 = 8'h1 << idxPages_21;
  assign T_665 = T_664[5:0];
  assign T_667 = 8'h1 << idxPages_22;
  assign T_668 = T_667[5:0];
  assign T_670 = 8'h1 << idxPages_23;
  assign T_671 = T_670[5:0];
  assign T_673 = 8'h1 << idxPages_24;
  assign T_674 = T_673[5:0];
  assign T_676 = 8'h1 << idxPages_25;
  assign T_677 = T_676[5:0];
  assign T_679 = 8'h1 << idxPages_26;
  assign T_680 = T_679[5:0];
  assign T_682 = 8'h1 << idxPages_27;
  assign T_683 = T_682[5:0];
  assign T_685 = 8'h1 << idxPages_28;
  assign T_686 = T_685[5:0];
  assign T_688 = 8'h1 << idxPages_29;
  assign T_689 = T_688[5:0];
  assign T_691 = 8'h1 << idxPages_30;
  assign T_692 = T_691[5:0];
  assign T_694 = 8'h1 << idxPages_31;
  assign T_695 = T_694[5:0];
  assign T_697 = 8'h1 << idxPages_32;
  assign T_698 = T_697[5:0];
  assign T_700 = 8'h1 << idxPages_33;
  assign T_701 = T_700[5:0];
  assign T_703 = 8'h1 << idxPages_34;
  assign T_704 = T_703[5:0];
  assign T_706 = 8'h1 << idxPages_35;
  assign T_707 = T_706[5:0];
  assign T_709 = 8'h1 << idxPages_36;
  assign T_710 = T_709[5:0];
  assign T_712 = 8'h1 << idxPages_37;
  assign T_713 = T_712[5:0];
  assign T_715 = 8'h1 << idxPages_38;
  assign T_716 = T_715[5:0];
  assign T_718 = 8'h1 << idxPages_39;
  assign T_719 = T_718[5:0];
  assign T_721 = 8'h1 << idxPages_40;
  assign T_722 = T_721[5:0];
  assign T_724 = 8'h1 << idxPages_41;
  assign T_725 = T_724[5:0];
  assign T_727 = 8'h1 << idxPages_42;
  assign T_728 = T_727[5:0];
  assign T_730 = 8'h1 << idxPages_43;
  assign T_731 = T_730[5:0];
  assign T_733 = 8'h1 << idxPages_44;
  assign T_734 = T_733[5:0];
  assign T_736 = 8'h1 << idxPages_45;
  assign T_737 = T_736[5:0];
  assign T_739 = 8'h1 << idxPages_46;
  assign T_740 = T_739[5:0];
  assign T_742 = 8'h1 << idxPages_47;
  assign T_743 = T_742[5:0];
  assign T_745 = 8'h1 << idxPages_48;
  assign T_746 = T_745[5:0];
  assign T_748 = 8'h1 << idxPages_49;
  assign T_749 = T_748[5:0];
  assign T_751 = 8'h1 << idxPages_50;
  assign T_752 = T_751[5:0];
  assign T_754 = 8'h1 << idxPages_51;
  assign T_755 = T_754[5:0];
  assign T_757 = 8'h1 << idxPages_52;
  assign T_758 = T_757[5:0];
  assign T_760 = 8'h1 << idxPages_53;
  assign T_761 = T_760[5:0];
  assign T_763 = 8'h1 << idxPages_54;
  assign T_764 = T_763[5:0];
  assign T_766 = 8'h1 << idxPages_55;
  assign T_767 = T_766[5:0];
  assign T_769 = 8'h1 << idxPages_56;
  assign T_770 = T_769[5:0];
  assign T_772 = 8'h1 << idxPages_57;
  assign T_773 = T_772[5:0];
  assign T_775 = 8'h1 << idxPages_58;
  assign T_776 = T_775[5:0];
  assign T_778 = 8'h1 << idxPages_59;
  assign T_779 = T_778[5:0];
  assign T_781 = 8'h1 << idxPages_60;
  assign T_782 = T_781[5:0];
  assign T_784 = 8'h1 << idxPages_61;
  assign T_785 = T_784[5:0];
  assign T_787 = 8'h1 << tgtPages_0;
  assign T_788 = T_787[5:0];
  assign T_790 = 8'h1 << tgtPages_1;
  assign T_791 = T_790[5:0];
  assign T_793 = 8'h1 << tgtPages_2;
  assign T_794 = T_793[5:0];
  assign T_796 = 8'h1 << tgtPages_3;
  assign T_797 = T_796[5:0];
  assign T_799 = 8'h1 << tgtPages_4;
  assign T_800 = T_799[5:0];
  assign T_802 = 8'h1 << tgtPages_5;
  assign T_803 = T_802[5:0];
  assign T_805 = 8'h1 << tgtPages_6;
  assign T_806 = T_805[5:0];
  assign T_808 = 8'h1 << tgtPages_7;
  assign T_809 = T_808[5:0];
  assign T_811 = 8'h1 << tgtPages_8;
  assign T_812 = T_811[5:0];
  assign T_814 = 8'h1 << tgtPages_9;
  assign T_815 = T_814[5:0];
  assign T_817 = 8'h1 << tgtPages_10;
  assign T_818 = T_817[5:0];
  assign T_820 = 8'h1 << tgtPages_11;
  assign T_821 = T_820[5:0];
  assign T_823 = 8'h1 << tgtPages_12;
  assign T_824 = T_823[5:0];
  assign T_826 = 8'h1 << tgtPages_13;
  assign T_827 = T_826[5:0];
  assign T_829 = 8'h1 << tgtPages_14;
  assign T_830 = T_829[5:0];
  assign T_832 = 8'h1 << tgtPages_15;
  assign T_833 = T_832[5:0];
  assign T_835 = 8'h1 << tgtPages_16;
  assign T_836 = T_835[5:0];
  assign T_838 = 8'h1 << tgtPages_17;
  assign T_839 = T_838[5:0];
  assign T_841 = 8'h1 << tgtPages_18;
  assign T_842 = T_841[5:0];
  assign T_844 = 8'h1 << tgtPages_19;
  assign T_845 = T_844[5:0];
  assign T_847 = 8'h1 << tgtPages_20;
  assign T_848 = T_847[5:0];
  assign T_850 = 8'h1 << tgtPages_21;
  assign T_851 = T_850[5:0];
  assign T_853 = 8'h1 << tgtPages_22;
  assign T_854 = T_853[5:0];
  assign T_856 = 8'h1 << tgtPages_23;
  assign T_857 = T_856[5:0];
  assign T_859 = 8'h1 << tgtPages_24;
  assign T_860 = T_859[5:0];
  assign T_862 = 8'h1 << tgtPages_25;
  assign T_863 = T_862[5:0];
  assign T_865 = 8'h1 << tgtPages_26;
  assign T_866 = T_865[5:0];
  assign T_868 = 8'h1 << tgtPages_27;
  assign T_869 = T_868[5:0];
  assign T_871 = 8'h1 << tgtPages_28;
  assign T_872 = T_871[5:0];
  assign T_874 = 8'h1 << tgtPages_29;
  assign T_875 = T_874[5:0];
  assign T_877 = 8'h1 << tgtPages_30;
  assign T_878 = T_877[5:0];
  assign T_880 = 8'h1 << tgtPages_31;
  assign T_881 = T_880[5:0];
  assign T_883 = 8'h1 << tgtPages_32;
  assign T_884 = T_883[5:0];
  assign T_886 = 8'h1 << tgtPages_33;
  assign T_887 = T_886[5:0];
  assign T_889 = 8'h1 << tgtPages_34;
  assign T_890 = T_889[5:0];
  assign T_892 = 8'h1 << tgtPages_35;
  assign T_893 = T_892[5:0];
  assign T_895 = 8'h1 << tgtPages_36;
  assign T_896 = T_895[5:0];
  assign T_898 = 8'h1 << tgtPages_37;
  assign T_899 = T_898[5:0];
  assign T_901 = 8'h1 << tgtPages_38;
  assign T_902 = T_901[5:0];
  assign T_904 = 8'h1 << tgtPages_39;
  assign T_905 = T_904[5:0];
  assign T_907 = 8'h1 << tgtPages_40;
  assign T_908 = T_907[5:0];
  assign T_910 = 8'h1 << tgtPages_41;
  assign T_911 = T_910[5:0];
  assign T_913 = 8'h1 << tgtPages_42;
  assign T_914 = T_913[5:0];
  assign T_916 = 8'h1 << tgtPages_43;
  assign T_917 = T_916[5:0];
  assign T_919 = 8'h1 << tgtPages_44;
  assign T_920 = T_919[5:0];
  assign T_922 = 8'h1 << tgtPages_45;
  assign T_923 = T_922[5:0];
  assign T_925 = 8'h1 << tgtPages_46;
  assign T_926 = T_925[5:0];
  assign T_928 = 8'h1 << tgtPages_47;
  assign T_929 = T_928[5:0];
  assign T_931 = 8'h1 << tgtPages_48;
  assign T_932 = T_931[5:0];
  assign T_934 = 8'h1 << tgtPages_49;
  assign T_935 = T_934[5:0];
  assign T_937 = 8'h1 << tgtPages_50;
  assign T_938 = T_937[5:0];
  assign T_940 = 8'h1 << tgtPages_51;
  assign T_941 = T_940[5:0];
  assign T_943 = 8'h1 << tgtPages_52;
  assign T_944 = T_943[5:0];
  assign T_946 = 8'h1 << tgtPages_53;
  assign T_947 = T_946[5:0];
  assign T_949 = 8'h1 << tgtPages_54;
  assign T_950 = T_949[5:0];
  assign T_952 = 8'h1 << tgtPages_55;
  assign T_953 = T_952[5:0];
  assign T_955 = 8'h1 << tgtPages_56;
  assign T_956 = T_955[5:0];
  assign T_958 = 8'h1 << tgtPages_57;
  assign T_959 = T_958[5:0];
  assign T_961 = 8'h1 << tgtPages_58;
  assign T_962 = T_961[5:0];
  assign T_964 = 8'h1 << tgtPages_59;
  assign T_965 = T_964[5:0];
  assign T_967 = 8'h1 << tgtPages_60;
  assign T_968 = T_967[5:0];
  assign T_970 = 8'h1 << tgtPages_61;
  assign T_971 = T_970[5:0];
  assign GEN_6 = io_btb_update_valid ? io_btb_update_bits_prediction_valid : T_978_prediction_valid;
  assign GEN_7 = io_btb_update_valid ? io_btb_update_bits_prediction_bits_taken : T_978_prediction_bits_taken;
  assign GEN_8 = io_btb_update_valid ? io_btb_update_bits_prediction_bits_mask : T_978_prediction_bits_mask;
  assign GEN_9 = io_btb_update_valid ? io_btb_update_bits_prediction_bits_bridx : T_978_prediction_bits_bridx;
  assign GEN_10 = io_btb_update_valid ? io_btb_update_bits_prediction_bits_target : T_978_prediction_bits_target;
  assign GEN_11 = io_btb_update_valid ? io_btb_update_bits_prediction_bits_entry : T_978_prediction_bits_entry;
  assign GEN_12 = io_btb_update_valid ? io_btb_update_bits_prediction_bits_bht_history : T_978_prediction_bits_bht_history;
  assign GEN_13 = io_btb_update_valid ? io_btb_update_bits_prediction_bits_bht_value : T_978_prediction_bits_bht_value;
  assign GEN_14 = io_btb_update_valid ? io_btb_update_bits_pc : T_978_pc;
  assign GEN_15 = io_btb_update_valid ? io_btb_update_bits_target : T_978_target;
  assign GEN_16 = io_btb_update_valid ? io_btb_update_bits_taken : T_978_taken;
  assign GEN_17 = io_btb_update_valid ? io_btb_update_bits_isJump : T_978_isJump;
  assign GEN_18 = io_btb_update_valid ? io_btb_update_bits_isReturn : T_978_isReturn;
  assign GEN_19 = io_btb_update_valid ? io_btb_update_bits_br_pc : T_978_br_pc;
  assign r_btb_update_valid = T_977;
  assign r_btb_update_bits_prediction_valid = T_978_prediction_valid;
  assign r_btb_update_bits_prediction_bits_taken = T_978_prediction_bits_taken;
  assign r_btb_update_bits_prediction_bits_mask = T_978_prediction_bits_mask;
  assign r_btb_update_bits_prediction_bits_bridx = T_978_prediction_bits_bridx;
  assign r_btb_update_bits_prediction_bits_target = T_978_prediction_bits_target;
  assign r_btb_update_bits_prediction_bits_entry = T_978_prediction_bits_entry;
  assign r_btb_update_bits_prediction_bits_bht_history = T_978_prediction_bits_bht_history;
  assign r_btb_update_bits_prediction_bits_bht_value = T_978_prediction_bits_bht_value;
  assign r_btb_update_bits_pc = T_978_pc;
  assign r_btb_update_bits_target = T_978_target;
  assign r_btb_update_bits_taken = T_978_taken;
  assign r_btb_update_bits_isJump = T_978_isJump;
  assign r_btb_update_bits_isReturn = T_978_isReturn;
  assign r_btb_update_bits_br_pc = T_978_br_pc;
  assign T_1159 = io_req_bits_addr[38:12];
  assign T_1160 = pages_0 == T_1159;
  assign T_1161 = pages_1 == T_1159;
  assign T_1162 = pages_2 == T_1159;
  assign T_1163 = pages_3 == T_1159;
  assign T_1164 = pages_4 == T_1159;
  assign T_1165 = pages_5 == T_1159;
  assign T_1166 = {T_1162,T_1161};
  assign T_1167 = {T_1166,T_1160};
  assign T_1168 = {T_1165,T_1164};
  assign T_1169 = {T_1168,T_1163};
  assign T_1170 = {T_1169,T_1167};
  assign pageHit = pageValid & T_1170;
  assign T_1171 = io_req_bits_addr[11:0];
  assign T_1172 = idxs_0 == T_1171;
  assign T_1174 = idxs_1 == T_1171;
  assign T_1176 = idxs_2 == T_1171;
  assign T_1178 = idxs_3 == T_1171;
  assign T_1180 = idxs_4 == T_1171;
  assign T_1182 = idxs_5 == T_1171;
  assign T_1184 = idxs_6 == T_1171;
  assign T_1186 = idxs_7 == T_1171;
  assign T_1188 = idxs_8 == T_1171;
  assign T_1190 = idxs_9 == T_1171;
  assign T_1192 = idxs_10 == T_1171;
  assign T_1194 = idxs_11 == T_1171;
  assign T_1196 = idxs_12 == T_1171;
  assign T_1198 = idxs_13 == T_1171;
  assign T_1200 = idxs_14 == T_1171;
  assign T_1202 = idxs_15 == T_1171;
  assign T_1204 = idxs_16 == T_1171;
  assign T_1206 = idxs_17 == T_1171;
  assign T_1208 = idxs_18 == T_1171;
  assign T_1210 = idxs_19 == T_1171;
  assign T_1212 = idxs_20 == T_1171;
  assign T_1214 = idxs_21 == T_1171;
  assign T_1216 = idxs_22 == T_1171;
  assign T_1218 = idxs_23 == T_1171;
  assign T_1220 = idxs_24 == T_1171;
  assign T_1222 = idxs_25 == T_1171;
  assign T_1224 = idxs_26 == T_1171;
  assign T_1226 = idxs_27 == T_1171;
  assign T_1228 = idxs_28 == T_1171;
  assign T_1230 = idxs_29 == T_1171;
  assign T_1232 = idxs_30 == T_1171;
  assign T_1234 = idxs_31 == T_1171;
  assign T_1236 = idxs_32 == T_1171;
  assign T_1238 = idxs_33 == T_1171;
  assign T_1240 = idxs_34 == T_1171;
  assign T_1242 = idxs_35 == T_1171;
  assign T_1244 = idxs_36 == T_1171;
  assign T_1246 = idxs_37 == T_1171;
  assign T_1248 = idxs_38 == T_1171;
  assign T_1250 = idxs_39 == T_1171;
  assign T_1252 = idxs_40 == T_1171;
  assign T_1254 = idxs_41 == T_1171;
  assign T_1256 = idxs_42 == T_1171;
  assign T_1258 = idxs_43 == T_1171;
  assign T_1260 = idxs_44 == T_1171;
  assign T_1262 = idxs_45 == T_1171;
  assign T_1264 = idxs_46 == T_1171;
  assign T_1266 = idxs_47 == T_1171;
  assign T_1268 = idxs_48 == T_1171;
  assign T_1270 = idxs_49 == T_1171;
  assign T_1272 = idxs_50 == T_1171;
  assign T_1274 = idxs_51 == T_1171;
  assign T_1276 = idxs_52 == T_1171;
  assign T_1278 = idxs_53 == T_1171;
  assign T_1280 = idxs_54 == T_1171;
  assign T_1282 = idxs_55 == T_1171;
  assign T_1284 = idxs_56 == T_1171;
  assign T_1286 = idxs_57 == T_1171;
  assign T_1288 = idxs_58 == T_1171;
  assign T_1290 = idxs_59 == T_1171;
  assign T_1292 = idxs_60 == T_1171;
  assign T_1294 = idxs_61 == T_1171;
  assign T_1295 = {T_1176,T_1174};
  assign T_1296 = {T_1295,T_1172};
  assign T_1297 = {T_1180,T_1178};
  assign T_1298 = {T_1184,T_1182};
  assign T_1299 = {T_1298,T_1297};
  assign T_1300 = {T_1299,T_1296};
  assign T_1301 = {T_1188,T_1186};
  assign T_1302 = {T_1192,T_1190};
  assign T_1303 = {T_1302,T_1301};
  assign T_1304 = {T_1196,T_1194};
  assign T_1305 = {T_1200,T_1198};
  assign T_1306 = {T_1305,T_1304};
  assign T_1307 = {T_1306,T_1303};
  assign T_1308 = {T_1307,T_1300};
  assign T_1309 = {T_1204,T_1202};
  assign T_1310 = {T_1208,T_1206};
  assign T_1311 = {T_1310,T_1309};
  assign T_1312 = {T_1212,T_1210};
  assign T_1313 = {T_1216,T_1214};
  assign T_1314 = {T_1313,T_1312};
  assign T_1315 = {T_1314,T_1311};
  assign T_1316 = {T_1220,T_1218};
  assign T_1317 = {T_1224,T_1222};
  assign T_1318 = {T_1317,T_1316};
  assign T_1319 = {T_1228,T_1226};
  assign T_1320 = {T_1232,T_1230};
  assign T_1321 = {T_1320,T_1319};
  assign T_1322 = {T_1321,T_1318};
  assign T_1323 = {T_1322,T_1315};
  assign T_1324 = {T_1323,T_1308};
  assign T_1325 = {T_1238,T_1236};
  assign T_1326 = {T_1325,T_1234};
  assign T_1327 = {T_1242,T_1240};
  assign T_1328 = {T_1246,T_1244};
  assign T_1329 = {T_1328,T_1327};
  assign T_1330 = {T_1329,T_1326};
  assign T_1331 = {T_1250,T_1248};
  assign T_1332 = {T_1254,T_1252};
  assign T_1333 = {T_1332,T_1331};
  assign T_1334 = {T_1258,T_1256};
  assign T_1335 = {T_1262,T_1260};
  assign T_1336 = {T_1335,T_1334};
  assign T_1337 = {T_1336,T_1333};
  assign T_1338 = {T_1337,T_1330};
  assign T_1339 = {T_1266,T_1264};
  assign T_1340 = {T_1270,T_1268};
  assign T_1341 = {T_1340,T_1339};
  assign T_1342 = {T_1274,T_1272};
  assign T_1343 = {T_1278,T_1276};
  assign T_1344 = {T_1343,T_1342};
  assign T_1345 = {T_1344,T_1341};
  assign T_1346 = {T_1282,T_1280};
  assign T_1347 = {T_1286,T_1284};
  assign T_1348 = {T_1347,T_1346};
  assign T_1349 = {T_1290,T_1288};
  assign T_1350 = {T_1294,T_1292};
  assign T_1351 = {T_1350,T_1349};
  assign T_1352 = {T_1351,T_1348};
  assign T_1353 = {T_1352,T_1345};
  assign T_1354 = {T_1353,T_1338};
  assign T_1355 = {T_1354,T_1324};
  assign T_1356 = T_602 & pageHit;
  assign T_1357 = T_605 & pageHit;
  assign T_1358 = T_608 & pageHit;
  assign T_1359 = T_611 & pageHit;
  assign T_1360 = T_614 & pageHit;
  assign T_1361 = T_617 & pageHit;
  assign T_1362 = T_620 & pageHit;
  assign T_1363 = T_623 & pageHit;
  assign T_1364 = T_626 & pageHit;
  assign T_1365 = T_629 & pageHit;
  assign T_1366 = T_632 & pageHit;
  assign T_1367 = T_635 & pageHit;
  assign T_1368 = T_638 & pageHit;
  assign T_1369 = T_641 & pageHit;
  assign T_1370 = T_644 & pageHit;
  assign T_1371 = T_647 & pageHit;
  assign T_1372 = T_650 & pageHit;
  assign T_1373 = T_653 & pageHit;
  assign T_1374 = T_656 & pageHit;
  assign T_1375 = T_659 & pageHit;
  assign T_1376 = T_662 & pageHit;
  assign T_1377 = T_665 & pageHit;
  assign T_1378 = T_668 & pageHit;
  assign T_1379 = T_671 & pageHit;
  assign T_1380 = T_674 & pageHit;
  assign T_1381 = T_677 & pageHit;
  assign T_1382 = T_680 & pageHit;
  assign T_1383 = T_683 & pageHit;
  assign T_1384 = T_686 & pageHit;
  assign T_1385 = T_689 & pageHit;
  assign T_1386 = T_692 & pageHit;
  assign T_1387 = T_695 & pageHit;
  assign T_1388 = T_698 & pageHit;
  assign T_1389 = T_701 & pageHit;
  assign T_1390 = T_704 & pageHit;
  assign T_1391 = T_707 & pageHit;
  assign T_1392 = T_710 & pageHit;
  assign T_1393 = T_713 & pageHit;
  assign T_1394 = T_716 & pageHit;
  assign T_1395 = T_719 & pageHit;
  assign T_1396 = T_722 & pageHit;
  assign T_1397 = T_725 & pageHit;
  assign T_1398 = T_728 & pageHit;
  assign T_1399 = T_731 & pageHit;
  assign T_1400 = T_734 & pageHit;
  assign T_1401 = T_737 & pageHit;
  assign T_1402 = T_740 & pageHit;
  assign T_1403 = T_743 & pageHit;
  assign T_1404 = T_746 & pageHit;
  assign T_1405 = T_749 & pageHit;
  assign T_1406 = T_752 & pageHit;
  assign T_1407 = T_755 & pageHit;
  assign T_1408 = T_758 & pageHit;
  assign T_1409 = T_761 & pageHit;
  assign T_1410 = T_764 & pageHit;
  assign T_1411 = T_767 & pageHit;
  assign T_1412 = T_770 & pageHit;
  assign T_1413 = T_773 & pageHit;
  assign T_1414 = T_776 & pageHit;
  assign T_1415 = T_779 & pageHit;
  assign T_1416 = T_782 & pageHit;
  assign T_1417 = T_785 & pageHit;
  assign T_1419 = T_1356 != 6'h0;
  assign T_1421 = T_1357 != 6'h0;
  assign T_1423 = T_1358 != 6'h0;
  assign T_1425 = T_1359 != 6'h0;
  assign T_1427 = T_1360 != 6'h0;
  assign T_1429 = T_1361 != 6'h0;
  assign T_1431 = T_1362 != 6'h0;
  assign T_1433 = T_1363 != 6'h0;
  assign T_1435 = T_1364 != 6'h0;
  assign T_1437 = T_1365 != 6'h0;
  assign T_1439 = T_1366 != 6'h0;
  assign T_1441 = T_1367 != 6'h0;
  assign T_1443 = T_1368 != 6'h0;
  assign T_1445 = T_1369 != 6'h0;
  assign T_1447 = T_1370 != 6'h0;
  assign T_1449 = T_1371 != 6'h0;
  assign T_1451 = T_1372 != 6'h0;
  assign T_1453 = T_1373 != 6'h0;
  assign T_1455 = T_1374 != 6'h0;
  assign T_1457 = T_1375 != 6'h0;
  assign T_1459 = T_1376 != 6'h0;
  assign T_1461 = T_1377 != 6'h0;
  assign T_1463 = T_1378 != 6'h0;
  assign T_1465 = T_1379 != 6'h0;
  assign T_1467 = T_1380 != 6'h0;
  assign T_1469 = T_1381 != 6'h0;
  assign T_1471 = T_1382 != 6'h0;
  assign T_1473 = T_1383 != 6'h0;
  assign T_1475 = T_1384 != 6'h0;
  assign T_1477 = T_1385 != 6'h0;
  assign T_1479 = T_1386 != 6'h0;
  assign T_1481 = T_1387 != 6'h0;
  assign T_1483 = T_1388 != 6'h0;
  assign T_1485 = T_1389 != 6'h0;
  assign T_1487 = T_1390 != 6'h0;
  assign T_1489 = T_1391 != 6'h0;
  assign T_1491 = T_1392 != 6'h0;
  assign T_1493 = T_1393 != 6'h0;
  assign T_1495 = T_1394 != 6'h0;
  assign T_1497 = T_1395 != 6'h0;
  assign T_1499 = T_1396 != 6'h0;
  assign T_1501 = T_1397 != 6'h0;
  assign T_1503 = T_1398 != 6'h0;
  assign T_1505 = T_1399 != 6'h0;
  assign T_1507 = T_1400 != 6'h0;
  assign T_1509 = T_1401 != 6'h0;
  assign T_1511 = T_1402 != 6'h0;
  assign T_1513 = T_1403 != 6'h0;
  assign T_1515 = T_1404 != 6'h0;
  assign T_1517 = T_1405 != 6'h0;
  assign T_1519 = T_1406 != 6'h0;
  assign T_1521 = T_1407 != 6'h0;
  assign T_1523 = T_1408 != 6'h0;
  assign T_1525 = T_1409 != 6'h0;
  assign T_1527 = T_1410 != 6'h0;
  assign T_1529 = T_1411 != 6'h0;
  assign T_1531 = T_1412 != 6'h0;
  assign T_1533 = T_1413 != 6'h0;
  assign T_1535 = T_1414 != 6'h0;
  assign T_1537 = T_1415 != 6'h0;
  assign T_1539 = T_1416 != 6'h0;
  assign T_1541 = T_1417 != 6'h0;
  assign T_1542 = {T_1423,T_1421};
  assign T_1543 = {T_1542,T_1419};
  assign T_1544 = {T_1427,T_1425};
  assign T_1545 = {T_1431,T_1429};
  assign T_1546 = {T_1545,T_1544};
  assign T_1547 = {T_1546,T_1543};
  assign T_1548 = {T_1435,T_1433};
  assign T_1549 = {T_1439,T_1437};
  assign T_1550 = {T_1549,T_1548};
  assign T_1551 = {T_1443,T_1441};
  assign T_1552 = {T_1447,T_1445};
  assign T_1553 = {T_1552,T_1551};
  assign T_1554 = {T_1553,T_1550};
  assign T_1555 = {T_1554,T_1547};
  assign T_1556 = {T_1451,T_1449};
  assign T_1557 = {T_1455,T_1453};
  assign T_1558 = {T_1557,T_1556};
  assign T_1559 = {T_1459,T_1457};
  assign T_1560 = {T_1463,T_1461};
  assign T_1561 = {T_1560,T_1559};
  assign T_1562 = {T_1561,T_1558};
  assign T_1563 = {T_1467,T_1465};
  assign T_1564 = {T_1471,T_1469};
  assign T_1565 = {T_1564,T_1563};
  assign T_1566 = {T_1475,T_1473};
  assign T_1567 = {T_1479,T_1477};
  assign T_1568 = {T_1567,T_1566};
  assign T_1569 = {T_1568,T_1565};
  assign T_1570 = {T_1569,T_1562};
  assign T_1571 = {T_1570,T_1555};
  assign T_1572 = {T_1485,T_1483};
  assign T_1573 = {T_1572,T_1481};
  assign T_1574 = {T_1489,T_1487};
  assign T_1575 = {T_1493,T_1491};
  assign T_1576 = {T_1575,T_1574};
  assign T_1577 = {T_1576,T_1573};
  assign T_1578 = {T_1497,T_1495};
  assign T_1579 = {T_1501,T_1499};
  assign T_1580 = {T_1579,T_1578};
  assign T_1581 = {T_1505,T_1503};
  assign T_1582 = {T_1509,T_1507};
  assign T_1583 = {T_1582,T_1581};
  assign T_1584 = {T_1583,T_1580};
  assign T_1585 = {T_1584,T_1577};
  assign T_1586 = {T_1513,T_1511};
  assign T_1587 = {T_1517,T_1515};
  assign T_1588 = {T_1587,T_1586};
  assign T_1589 = {T_1521,T_1519};
  assign T_1590 = {T_1525,T_1523};
  assign T_1591 = {T_1590,T_1589};
  assign T_1592 = {T_1591,T_1588};
  assign T_1593 = {T_1529,T_1527};
  assign T_1594 = {T_1533,T_1531};
  assign T_1595 = {T_1594,T_1593};
  assign T_1596 = {T_1537,T_1535};
  assign T_1597 = {T_1541,T_1539};
  assign T_1598 = {T_1597,T_1596};
  assign T_1599 = {T_1598,T_1595};
  assign T_1600 = {T_1599,T_1592};
  assign T_1601 = {T_1600,T_1585};
  assign T_1602 = {T_1601,T_1571};
  assign hitsVec = T_1355 & T_1602;
  assign T_1603 = r_btb_update_bits_pc[38:12];
  assign T_1604 = pages_0 == T_1603;
  assign T_1605 = pages_1 == T_1603;
  assign T_1606 = pages_2 == T_1603;
  assign T_1607 = pages_3 == T_1603;
  assign T_1608 = pages_4 == T_1603;
  assign T_1609 = pages_5 == T_1603;
  assign T_1610 = {T_1606,T_1605};
  assign T_1611 = {T_1610,T_1604};
  assign T_1612 = {T_1609,T_1608};
  assign T_1613 = {T_1612,T_1607};
  assign T_1614 = {T_1613,T_1611};
  assign updatePageHit = pageValid & T_1614;
  assign T_2049 = r_btb_update_bits_prediction_valid == 1'h0;
  assign T_2050 = r_btb_update_valid & T_2049;
  assign T_2051 = resetting | T_2050;
  assign T_2054 = nextRepl == 6'h3d;
  assign T_2056 = nextRepl + 6'h1;
  assign T_2057 = T_2056[5:0];
  assign GEN_20 = T_2054 ? 6'h0 : T_2057;
  assign GEN_21 = T_2051 ? GEN_20 : nextRepl;
  assign wrap = T_2051 & T_2054;
  assign GEN_22 = wrap ? 1'h0 : resetting;
  assign useUpdatePageHit = updatePageHit != 6'h0;
  assign usePageHit = pageHit != 6'h0;
  assign doIdxPageRepl = useUpdatePageHit == 1'h0;
  assign T_2064 = pageHit[4:0];
  assign T_2065 = pageHit[5];
  assign T_2066 = {T_2064,T_2065};
  assign T_2068 = 8'h1 << nextPageRepl;
  assign idxPageRepl = usePageHit ? {{2'd0}, T_2066} : T_2068;
  assign idxPageUpdateOH = useUpdatePageHit ? {{2'd0}, updatePageHit} : idxPageRepl;
  assign T_2069 = idxPageUpdateOH[7:4];
  assign T_2070 = idxPageUpdateOH[3:0];
  assign T_2072 = T_2069 != 4'h0;
  assign T_2073 = T_2069 | T_2070;
  assign T_2074 = T_2073[3:2];
  assign T_2075 = T_2073[1:0];
  assign T_2077 = T_2074 != 2'h0;
  assign T_2078 = T_2074 | T_2075;
  assign T_2079 = T_2078[1];
  assign T_2080 = {T_2077,T_2079};
  assign idxPageUpdate = {T_2072,T_2080};
  assign idxPageReplEn = doIdxPageRepl ? idxPageRepl : 8'h0;
  assign samePage = T_1603 == T_1159;
  assign T_2085 = samePage == 1'h0;
  assign T_2087 = usePageHit == 1'h0;
  assign doTgtPageRepl = T_2085 & T_2087;
  assign T_2088 = idxPageUpdateOH[4:0];
  assign T_2089 = idxPageUpdateOH[5];
  assign T_2090 = {T_2088,T_2089};
  assign tgtPageRepl = samePage ? idxPageUpdateOH : {{2'd0}, T_2090};
  assign T_2091 = usePageHit ? {{2'd0}, pageHit} : tgtPageRepl;
  assign T_2092 = T_2091[7:4];
  assign T_2093 = T_2091[3:0];
  assign T_2095 = T_2092 != 4'h0;
  assign T_2096 = T_2092 | T_2093;
  assign T_2097 = T_2096[3:2];
  assign T_2098 = T_2096[1:0];
  assign T_2100 = T_2097 != 2'h0;
  assign T_2101 = T_2097 | T_2098;
  assign T_2102 = T_2101[1];
  assign T_2103 = {T_2100,T_2102};
  assign tgtPageUpdate = {T_2095,T_2103};
  assign tgtPageReplEn = doTgtPageRepl ? tgtPageRepl : 8'h0;
  assign T_2105 = doIdxPageRepl | doTgtPageRepl;
  assign T_2106 = r_btb_update_valid & T_2105;
  assign T_2107 = doIdxPageRepl & doTgtPageRepl;
  assign T_2110 = T_2107 ? 2'h2 : 2'h1;
  assign GEN_571 = {{1'd0}, T_2110};
  assign T_2111 = nextPageRepl + GEN_571;
  assign T_2112 = T_2111[2:0];
  assign T_2114 = T_2112 >= 3'h6;
  assign T_2115 = T_2112[0];
  assign T_2117 = T_2114 ? {{2'd0}, T_2115} : T_2112;
  assign GEN_23 = T_2106 ? T_2117 : nextPageRepl;
  assign T_2118 = r_btb_update_valid | resetting;
  assign T_2119 = io_req_bits_addr == r_btb_update_bits_target;
  assign T_2120 = resetting | T_2119;
  assign T_2121 = T_2120 | reset;
  assign T_2123 = T_2121 == 1'h0;
  assign T_2125 = resetting == 1'h0;
  assign T_2126 = r_btb_update_bits_prediction_valid & T_2125;
  assign T_2127 = T_2126 ? r_btb_update_bits_prediction_bits_entry : nextRepl;
  assign T_2129 = 64'h1 << T_2127;
  assign T_2130 = r_btb_update_bits_pc[38:6];
  assign T_2131 = {T_2130,nextRepl};
  assign T_2132 = resetting ? T_2131 : r_btb_update_bits_pc;
  assign GEN_0 = T_2132[11:0];
  assign GEN_24 = 6'h0 == T_2127 ? GEN_0 : idxs_0;
  assign GEN_25 = 6'h1 == T_2127 ? GEN_0 : idxs_1;
  assign GEN_26 = 6'h2 == T_2127 ? GEN_0 : idxs_2;
  assign GEN_27 = 6'h3 == T_2127 ? GEN_0 : idxs_3;
  assign GEN_28 = 6'h4 == T_2127 ? GEN_0 : idxs_4;
  assign GEN_29 = 6'h5 == T_2127 ? GEN_0 : idxs_5;
  assign GEN_30 = 6'h6 == T_2127 ? GEN_0 : idxs_6;
  assign GEN_31 = 6'h7 == T_2127 ? GEN_0 : idxs_7;
  assign GEN_32 = 6'h8 == T_2127 ? GEN_0 : idxs_8;
  assign GEN_33 = 6'h9 == T_2127 ? GEN_0 : idxs_9;
  assign GEN_34 = 6'ha == T_2127 ? GEN_0 : idxs_10;
  assign GEN_35 = 6'hb == T_2127 ? GEN_0 : idxs_11;
  assign GEN_36 = 6'hc == T_2127 ? GEN_0 : idxs_12;
  assign GEN_37 = 6'hd == T_2127 ? GEN_0 : idxs_13;
  assign GEN_38 = 6'he == T_2127 ? GEN_0 : idxs_14;
  assign GEN_39 = 6'hf == T_2127 ? GEN_0 : idxs_15;
  assign GEN_40 = 6'h10 == T_2127 ? GEN_0 : idxs_16;
  assign GEN_41 = 6'h11 == T_2127 ? GEN_0 : idxs_17;
  assign GEN_42 = 6'h12 == T_2127 ? GEN_0 : idxs_18;
  assign GEN_43 = 6'h13 == T_2127 ? GEN_0 : idxs_19;
  assign GEN_44 = 6'h14 == T_2127 ? GEN_0 : idxs_20;
  assign GEN_45 = 6'h15 == T_2127 ? GEN_0 : idxs_21;
  assign GEN_46 = 6'h16 == T_2127 ? GEN_0 : idxs_22;
  assign GEN_47 = 6'h17 == T_2127 ? GEN_0 : idxs_23;
  assign GEN_48 = 6'h18 == T_2127 ? GEN_0 : idxs_24;
  assign GEN_49 = 6'h19 == T_2127 ? GEN_0 : idxs_25;
  assign GEN_50 = 6'h1a == T_2127 ? GEN_0 : idxs_26;
  assign GEN_51 = 6'h1b == T_2127 ? GEN_0 : idxs_27;
  assign GEN_52 = 6'h1c == T_2127 ? GEN_0 : idxs_28;
  assign GEN_53 = 6'h1d == T_2127 ? GEN_0 : idxs_29;
  assign GEN_54 = 6'h1e == T_2127 ? GEN_0 : idxs_30;
  assign GEN_55 = 6'h1f == T_2127 ? GEN_0 : idxs_31;
  assign GEN_56 = 6'h20 == T_2127 ? GEN_0 : idxs_32;
  assign GEN_57 = 6'h21 == T_2127 ? GEN_0 : idxs_33;
  assign GEN_58 = 6'h22 == T_2127 ? GEN_0 : idxs_34;
  assign GEN_59 = 6'h23 == T_2127 ? GEN_0 : idxs_35;
  assign GEN_60 = 6'h24 == T_2127 ? GEN_0 : idxs_36;
  assign GEN_61 = 6'h25 == T_2127 ? GEN_0 : idxs_37;
  assign GEN_62 = 6'h26 == T_2127 ? GEN_0 : idxs_38;
  assign GEN_63 = 6'h27 == T_2127 ? GEN_0 : idxs_39;
  assign GEN_64 = 6'h28 == T_2127 ? GEN_0 : idxs_40;
  assign GEN_65 = 6'h29 == T_2127 ? GEN_0 : idxs_41;
  assign GEN_66 = 6'h2a == T_2127 ? GEN_0 : idxs_42;
  assign GEN_67 = 6'h2b == T_2127 ? GEN_0 : idxs_43;
  assign GEN_68 = 6'h2c == T_2127 ? GEN_0 : idxs_44;
  assign GEN_69 = 6'h2d == T_2127 ? GEN_0 : idxs_45;
  assign GEN_70 = 6'h2e == T_2127 ? GEN_0 : idxs_46;
  assign GEN_71 = 6'h2f == T_2127 ? GEN_0 : idxs_47;
  assign GEN_72 = 6'h30 == T_2127 ? GEN_0 : idxs_48;
  assign GEN_73 = 6'h31 == T_2127 ? GEN_0 : idxs_49;
  assign GEN_74 = 6'h32 == T_2127 ? GEN_0 : idxs_50;
  assign GEN_75 = 6'h33 == T_2127 ? GEN_0 : idxs_51;
  assign GEN_76 = 6'h34 == T_2127 ? GEN_0 : idxs_52;
  assign GEN_77 = 6'h35 == T_2127 ? GEN_0 : idxs_53;
  assign GEN_78 = 6'h36 == T_2127 ? GEN_0 : idxs_54;
  assign GEN_79 = 6'h37 == T_2127 ? GEN_0 : idxs_55;
  assign GEN_80 = 6'h38 == T_2127 ? GEN_0 : idxs_56;
  assign GEN_81 = 6'h39 == T_2127 ? GEN_0 : idxs_57;
  assign GEN_82 = 6'h3a == T_2127 ? GEN_0 : idxs_58;
  assign GEN_83 = 6'h3b == T_2127 ? GEN_0 : idxs_59;
  assign GEN_84 = 6'h3c == T_2127 ? GEN_0 : idxs_60;
  assign GEN_85 = 6'h3d == T_2127 ? GEN_0 : idxs_61;
  assign GEN_1 = io_req_bits_addr[11:0];
  assign GEN_86 = 6'h0 == T_2127 ? GEN_1 : tgts_0;
  assign GEN_87 = 6'h1 == T_2127 ? GEN_1 : tgts_1;
  assign GEN_88 = 6'h2 == T_2127 ? GEN_1 : tgts_2;
  assign GEN_89 = 6'h3 == T_2127 ? GEN_1 : tgts_3;
  assign GEN_90 = 6'h4 == T_2127 ? GEN_1 : tgts_4;
  assign GEN_91 = 6'h5 == T_2127 ? GEN_1 : tgts_5;
  assign GEN_92 = 6'h6 == T_2127 ? GEN_1 : tgts_6;
  assign GEN_93 = 6'h7 == T_2127 ? GEN_1 : tgts_7;
  assign GEN_94 = 6'h8 == T_2127 ? GEN_1 : tgts_8;
  assign GEN_95 = 6'h9 == T_2127 ? GEN_1 : tgts_9;
  assign GEN_96 = 6'ha == T_2127 ? GEN_1 : tgts_10;
  assign GEN_97 = 6'hb == T_2127 ? GEN_1 : tgts_11;
  assign GEN_98 = 6'hc == T_2127 ? GEN_1 : tgts_12;
  assign GEN_99 = 6'hd == T_2127 ? GEN_1 : tgts_13;
  assign GEN_100 = 6'he == T_2127 ? GEN_1 : tgts_14;
  assign GEN_101 = 6'hf == T_2127 ? GEN_1 : tgts_15;
  assign GEN_102 = 6'h10 == T_2127 ? GEN_1 : tgts_16;
  assign GEN_103 = 6'h11 == T_2127 ? GEN_1 : tgts_17;
  assign GEN_104 = 6'h12 == T_2127 ? GEN_1 : tgts_18;
  assign GEN_105 = 6'h13 == T_2127 ? GEN_1 : tgts_19;
  assign GEN_106 = 6'h14 == T_2127 ? GEN_1 : tgts_20;
  assign GEN_107 = 6'h15 == T_2127 ? GEN_1 : tgts_21;
  assign GEN_108 = 6'h16 == T_2127 ? GEN_1 : tgts_22;
  assign GEN_109 = 6'h17 == T_2127 ? GEN_1 : tgts_23;
  assign GEN_110 = 6'h18 == T_2127 ? GEN_1 : tgts_24;
  assign GEN_111 = 6'h19 == T_2127 ? GEN_1 : tgts_25;
  assign GEN_112 = 6'h1a == T_2127 ? GEN_1 : tgts_26;
  assign GEN_113 = 6'h1b == T_2127 ? GEN_1 : tgts_27;
  assign GEN_114 = 6'h1c == T_2127 ? GEN_1 : tgts_28;
  assign GEN_115 = 6'h1d == T_2127 ? GEN_1 : tgts_29;
  assign GEN_116 = 6'h1e == T_2127 ? GEN_1 : tgts_30;
  assign GEN_117 = 6'h1f == T_2127 ? GEN_1 : tgts_31;
  assign GEN_118 = 6'h20 == T_2127 ? GEN_1 : tgts_32;
  assign GEN_119 = 6'h21 == T_2127 ? GEN_1 : tgts_33;
  assign GEN_120 = 6'h22 == T_2127 ? GEN_1 : tgts_34;
  assign GEN_121 = 6'h23 == T_2127 ? GEN_1 : tgts_35;
  assign GEN_122 = 6'h24 == T_2127 ? GEN_1 : tgts_36;
  assign GEN_123 = 6'h25 == T_2127 ? GEN_1 : tgts_37;
  assign GEN_124 = 6'h26 == T_2127 ? GEN_1 : tgts_38;
  assign GEN_125 = 6'h27 == T_2127 ? GEN_1 : tgts_39;
  assign GEN_126 = 6'h28 == T_2127 ? GEN_1 : tgts_40;
  assign GEN_127 = 6'h29 == T_2127 ? GEN_1 : tgts_41;
  assign GEN_128 = 6'h2a == T_2127 ? GEN_1 : tgts_42;
  assign GEN_129 = 6'h2b == T_2127 ? GEN_1 : tgts_43;
  assign GEN_130 = 6'h2c == T_2127 ? GEN_1 : tgts_44;
  assign GEN_131 = 6'h2d == T_2127 ? GEN_1 : tgts_45;
  assign GEN_132 = 6'h2e == T_2127 ? GEN_1 : tgts_46;
  assign GEN_133 = 6'h2f == T_2127 ? GEN_1 : tgts_47;
  assign GEN_134 = 6'h30 == T_2127 ? GEN_1 : tgts_48;
  assign GEN_135 = 6'h31 == T_2127 ? GEN_1 : tgts_49;
  assign GEN_136 = 6'h32 == T_2127 ? GEN_1 : tgts_50;
  assign GEN_137 = 6'h33 == T_2127 ? GEN_1 : tgts_51;
  assign GEN_138 = 6'h34 == T_2127 ? GEN_1 : tgts_52;
  assign GEN_139 = 6'h35 == T_2127 ? GEN_1 : tgts_53;
  assign GEN_140 = 6'h36 == T_2127 ? GEN_1 : tgts_54;
  assign GEN_141 = 6'h37 == T_2127 ? GEN_1 : tgts_55;
  assign GEN_142 = 6'h38 == T_2127 ? GEN_1 : tgts_56;
  assign GEN_143 = 6'h39 == T_2127 ? GEN_1 : tgts_57;
  assign GEN_144 = 6'h3a == T_2127 ? GEN_1 : tgts_58;
  assign GEN_145 = 6'h3b == T_2127 ? GEN_1 : tgts_59;
  assign GEN_146 = 6'h3c == T_2127 ? GEN_1 : tgts_60;
  assign GEN_147 = 6'h3d == T_2127 ? GEN_1 : tgts_61;
  assign GEN_2 = idxPageUpdate;
  assign GEN_148 = 6'h0 == T_2127 ? GEN_2 : idxPages_0;
  assign GEN_149 = 6'h1 == T_2127 ? GEN_2 : idxPages_1;
  assign GEN_150 = 6'h2 == T_2127 ? GEN_2 : idxPages_2;
  assign GEN_151 = 6'h3 == T_2127 ? GEN_2 : idxPages_3;
  assign GEN_152 = 6'h4 == T_2127 ? GEN_2 : idxPages_4;
  assign GEN_153 = 6'h5 == T_2127 ? GEN_2 : idxPages_5;
  assign GEN_154 = 6'h6 == T_2127 ? GEN_2 : idxPages_6;
  assign GEN_155 = 6'h7 == T_2127 ? GEN_2 : idxPages_7;
  assign GEN_156 = 6'h8 == T_2127 ? GEN_2 : idxPages_8;
  assign GEN_157 = 6'h9 == T_2127 ? GEN_2 : idxPages_9;
  assign GEN_158 = 6'ha == T_2127 ? GEN_2 : idxPages_10;
  assign GEN_159 = 6'hb == T_2127 ? GEN_2 : idxPages_11;
  assign GEN_160 = 6'hc == T_2127 ? GEN_2 : idxPages_12;
  assign GEN_161 = 6'hd == T_2127 ? GEN_2 : idxPages_13;
  assign GEN_162 = 6'he == T_2127 ? GEN_2 : idxPages_14;
  assign GEN_163 = 6'hf == T_2127 ? GEN_2 : idxPages_15;
  assign GEN_164 = 6'h10 == T_2127 ? GEN_2 : idxPages_16;
  assign GEN_165 = 6'h11 == T_2127 ? GEN_2 : idxPages_17;
  assign GEN_166 = 6'h12 == T_2127 ? GEN_2 : idxPages_18;
  assign GEN_167 = 6'h13 == T_2127 ? GEN_2 : idxPages_19;
  assign GEN_168 = 6'h14 == T_2127 ? GEN_2 : idxPages_20;
  assign GEN_169 = 6'h15 == T_2127 ? GEN_2 : idxPages_21;
  assign GEN_170 = 6'h16 == T_2127 ? GEN_2 : idxPages_22;
  assign GEN_171 = 6'h17 == T_2127 ? GEN_2 : idxPages_23;
  assign GEN_172 = 6'h18 == T_2127 ? GEN_2 : idxPages_24;
  assign GEN_173 = 6'h19 == T_2127 ? GEN_2 : idxPages_25;
  assign GEN_174 = 6'h1a == T_2127 ? GEN_2 : idxPages_26;
  assign GEN_175 = 6'h1b == T_2127 ? GEN_2 : idxPages_27;
  assign GEN_176 = 6'h1c == T_2127 ? GEN_2 : idxPages_28;
  assign GEN_177 = 6'h1d == T_2127 ? GEN_2 : idxPages_29;
  assign GEN_178 = 6'h1e == T_2127 ? GEN_2 : idxPages_30;
  assign GEN_179 = 6'h1f == T_2127 ? GEN_2 : idxPages_31;
  assign GEN_180 = 6'h20 == T_2127 ? GEN_2 : idxPages_32;
  assign GEN_181 = 6'h21 == T_2127 ? GEN_2 : idxPages_33;
  assign GEN_182 = 6'h22 == T_2127 ? GEN_2 : idxPages_34;
  assign GEN_183 = 6'h23 == T_2127 ? GEN_2 : idxPages_35;
  assign GEN_184 = 6'h24 == T_2127 ? GEN_2 : idxPages_36;
  assign GEN_185 = 6'h25 == T_2127 ? GEN_2 : idxPages_37;
  assign GEN_186 = 6'h26 == T_2127 ? GEN_2 : idxPages_38;
  assign GEN_187 = 6'h27 == T_2127 ? GEN_2 : idxPages_39;
  assign GEN_188 = 6'h28 == T_2127 ? GEN_2 : idxPages_40;
  assign GEN_189 = 6'h29 == T_2127 ? GEN_2 : idxPages_41;
  assign GEN_190 = 6'h2a == T_2127 ? GEN_2 : idxPages_42;
  assign GEN_191 = 6'h2b == T_2127 ? GEN_2 : idxPages_43;
  assign GEN_192 = 6'h2c == T_2127 ? GEN_2 : idxPages_44;
  assign GEN_193 = 6'h2d == T_2127 ? GEN_2 : idxPages_45;
  assign GEN_194 = 6'h2e == T_2127 ? GEN_2 : idxPages_46;
  assign GEN_195 = 6'h2f == T_2127 ? GEN_2 : idxPages_47;
  assign GEN_196 = 6'h30 == T_2127 ? GEN_2 : idxPages_48;
  assign GEN_197 = 6'h31 == T_2127 ? GEN_2 : idxPages_49;
  assign GEN_198 = 6'h32 == T_2127 ? GEN_2 : idxPages_50;
  assign GEN_199 = 6'h33 == T_2127 ? GEN_2 : idxPages_51;
  assign GEN_200 = 6'h34 == T_2127 ? GEN_2 : idxPages_52;
  assign GEN_201 = 6'h35 == T_2127 ? GEN_2 : idxPages_53;
  assign GEN_202 = 6'h36 == T_2127 ? GEN_2 : idxPages_54;
  assign GEN_203 = 6'h37 == T_2127 ? GEN_2 : idxPages_55;
  assign GEN_204 = 6'h38 == T_2127 ? GEN_2 : idxPages_56;
  assign GEN_205 = 6'h39 == T_2127 ? GEN_2 : idxPages_57;
  assign GEN_206 = 6'h3a == T_2127 ? GEN_2 : idxPages_58;
  assign GEN_207 = 6'h3b == T_2127 ? GEN_2 : idxPages_59;
  assign GEN_208 = 6'h3c == T_2127 ? GEN_2 : idxPages_60;
  assign GEN_209 = 6'h3d == T_2127 ? GEN_2 : idxPages_61;
  assign GEN_3 = tgtPageUpdate;
  assign GEN_210 = 6'h0 == T_2127 ? GEN_3 : tgtPages_0;
  assign GEN_211 = 6'h1 == T_2127 ? GEN_3 : tgtPages_1;
  assign GEN_212 = 6'h2 == T_2127 ? GEN_3 : tgtPages_2;
  assign GEN_213 = 6'h3 == T_2127 ? GEN_3 : tgtPages_3;
  assign GEN_214 = 6'h4 == T_2127 ? GEN_3 : tgtPages_4;
  assign GEN_215 = 6'h5 == T_2127 ? GEN_3 : tgtPages_5;
  assign GEN_216 = 6'h6 == T_2127 ? GEN_3 : tgtPages_6;
  assign GEN_217 = 6'h7 == T_2127 ? GEN_3 : tgtPages_7;
  assign GEN_218 = 6'h8 == T_2127 ? GEN_3 : tgtPages_8;
  assign GEN_219 = 6'h9 == T_2127 ? GEN_3 : tgtPages_9;
  assign GEN_220 = 6'ha == T_2127 ? GEN_3 : tgtPages_10;
  assign GEN_221 = 6'hb == T_2127 ? GEN_3 : tgtPages_11;
  assign GEN_222 = 6'hc == T_2127 ? GEN_3 : tgtPages_12;
  assign GEN_223 = 6'hd == T_2127 ? GEN_3 : tgtPages_13;
  assign GEN_224 = 6'he == T_2127 ? GEN_3 : tgtPages_14;
  assign GEN_225 = 6'hf == T_2127 ? GEN_3 : tgtPages_15;
  assign GEN_226 = 6'h10 == T_2127 ? GEN_3 : tgtPages_16;
  assign GEN_227 = 6'h11 == T_2127 ? GEN_3 : tgtPages_17;
  assign GEN_228 = 6'h12 == T_2127 ? GEN_3 : tgtPages_18;
  assign GEN_229 = 6'h13 == T_2127 ? GEN_3 : tgtPages_19;
  assign GEN_230 = 6'h14 == T_2127 ? GEN_3 : tgtPages_20;
  assign GEN_231 = 6'h15 == T_2127 ? GEN_3 : tgtPages_21;
  assign GEN_232 = 6'h16 == T_2127 ? GEN_3 : tgtPages_22;
  assign GEN_233 = 6'h17 == T_2127 ? GEN_3 : tgtPages_23;
  assign GEN_234 = 6'h18 == T_2127 ? GEN_3 : tgtPages_24;
  assign GEN_235 = 6'h19 == T_2127 ? GEN_3 : tgtPages_25;
  assign GEN_236 = 6'h1a == T_2127 ? GEN_3 : tgtPages_26;
  assign GEN_237 = 6'h1b == T_2127 ? GEN_3 : tgtPages_27;
  assign GEN_238 = 6'h1c == T_2127 ? GEN_3 : tgtPages_28;
  assign GEN_239 = 6'h1d == T_2127 ? GEN_3 : tgtPages_29;
  assign GEN_240 = 6'h1e == T_2127 ? GEN_3 : tgtPages_30;
  assign GEN_241 = 6'h1f == T_2127 ? GEN_3 : tgtPages_31;
  assign GEN_242 = 6'h20 == T_2127 ? GEN_3 : tgtPages_32;
  assign GEN_243 = 6'h21 == T_2127 ? GEN_3 : tgtPages_33;
  assign GEN_244 = 6'h22 == T_2127 ? GEN_3 : tgtPages_34;
  assign GEN_245 = 6'h23 == T_2127 ? GEN_3 : tgtPages_35;
  assign GEN_246 = 6'h24 == T_2127 ? GEN_3 : tgtPages_36;
  assign GEN_247 = 6'h25 == T_2127 ? GEN_3 : tgtPages_37;
  assign GEN_248 = 6'h26 == T_2127 ? GEN_3 : tgtPages_38;
  assign GEN_249 = 6'h27 == T_2127 ? GEN_3 : tgtPages_39;
  assign GEN_250 = 6'h28 == T_2127 ? GEN_3 : tgtPages_40;
  assign GEN_251 = 6'h29 == T_2127 ? GEN_3 : tgtPages_41;
  assign GEN_252 = 6'h2a == T_2127 ? GEN_3 : tgtPages_42;
  assign GEN_253 = 6'h2b == T_2127 ? GEN_3 : tgtPages_43;
  assign GEN_254 = 6'h2c == T_2127 ? GEN_3 : tgtPages_44;
  assign GEN_255 = 6'h2d == T_2127 ? GEN_3 : tgtPages_45;
  assign GEN_256 = 6'h2e == T_2127 ? GEN_3 : tgtPages_46;
  assign GEN_257 = 6'h2f == T_2127 ? GEN_3 : tgtPages_47;
  assign GEN_258 = 6'h30 == T_2127 ? GEN_3 : tgtPages_48;
  assign GEN_259 = 6'h31 == T_2127 ? GEN_3 : tgtPages_49;
  assign GEN_260 = 6'h32 == T_2127 ? GEN_3 : tgtPages_50;
  assign GEN_261 = 6'h33 == T_2127 ? GEN_3 : tgtPages_51;
  assign GEN_262 = 6'h34 == T_2127 ? GEN_3 : tgtPages_52;
  assign GEN_263 = 6'h35 == T_2127 ? GEN_3 : tgtPages_53;
  assign GEN_264 = 6'h36 == T_2127 ? GEN_3 : tgtPages_54;
  assign GEN_265 = 6'h37 == T_2127 ? GEN_3 : tgtPages_55;
  assign GEN_266 = 6'h38 == T_2127 ? GEN_3 : tgtPages_56;
  assign GEN_267 = 6'h39 == T_2127 ? GEN_3 : tgtPages_57;
  assign GEN_268 = 6'h3a == T_2127 ? GEN_3 : tgtPages_58;
  assign GEN_269 = 6'h3b == T_2127 ? GEN_3 : tgtPages_59;
  assign GEN_270 = 6'h3c == T_2127 ? GEN_3 : tgtPages_60;
  assign GEN_271 = 6'h3d == T_2127 ? GEN_3 : tgtPages_61;
  assign GEN_572 = {{2'd0}, useRAS};
  assign T_2133 = GEN_572 | T_2129;
  assign T_2134 = ~ T_2129;
  assign T_2135 = GEN_572 & T_2134;
  assign T_2136 = r_btb_update_bits_isReturn ? T_2133 : T_2135;
  assign GEN_574 = {{2'd0}, isJump};
  assign T_2137 = GEN_574 | T_2129;
  assign T_2139 = GEN_574 & T_2134;
  assign T_2140 = r_btb_update_bits_isJump ? T_2137 : T_2139;
  assign T_2141 = idxPageUpdate[0];
  assign T_2143 = T_2141 == 1'h0;
  assign T_2144 = T_2143 ? idxPageReplEn : tgtPageReplEn;
  assign T_2147 = T_2143 ? T_1603 : T_1159;
  assign T_2148 = T_2144[0];
  assign GEN_272 = T_2148 ? T_2147 : pages_0;
  assign T_2149 = T_2144[2];
  assign GEN_273 = T_2149 ? T_2147 : pages_2;
  assign T_2150 = T_2144[4];
  assign GEN_274 = T_2150 ? T_2147 : pages_4;
  assign T_2151 = T_2143 ? tgtPageReplEn : idxPageReplEn;
  assign T_2154 = T_2143 ? T_1159 : T_1603;
  assign T_2155 = T_2151[1];
  assign GEN_275 = T_2155 ? T_2154 : pages_1;
  assign T_2156 = T_2151[3];
  assign GEN_276 = T_2156 ? T_2154 : pages_3;
  assign T_2157 = T_2151[5];
  assign GEN_277 = T_2157 ? T_2154 : pages_5;
  assign GEN_576 = {{2'd0}, pageValid};
  assign T_2158 = GEN_576 | tgtPageReplEn;
  assign T_2159 = T_2158 | idxPageReplEn;
  assign GEN_279 = T_2118 ? GEN_24 : idxs_0;
  assign GEN_280 = T_2118 ? GEN_25 : idxs_1;
  assign GEN_281 = T_2118 ? GEN_26 : idxs_2;
  assign GEN_282 = T_2118 ? GEN_27 : idxs_3;
  assign GEN_283 = T_2118 ? GEN_28 : idxs_4;
  assign GEN_284 = T_2118 ? GEN_29 : idxs_5;
  assign GEN_285 = T_2118 ? GEN_30 : idxs_6;
  assign GEN_286 = T_2118 ? GEN_31 : idxs_7;
  assign GEN_287 = T_2118 ? GEN_32 : idxs_8;
  assign GEN_288 = T_2118 ? GEN_33 : idxs_9;
  assign GEN_289 = T_2118 ? GEN_34 : idxs_10;
  assign GEN_290 = T_2118 ? GEN_35 : idxs_11;
  assign GEN_291 = T_2118 ? GEN_36 : idxs_12;
  assign GEN_292 = T_2118 ? GEN_37 : idxs_13;
  assign GEN_293 = T_2118 ? GEN_38 : idxs_14;
  assign GEN_294 = T_2118 ? GEN_39 : idxs_15;
  assign GEN_295 = T_2118 ? GEN_40 : idxs_16;
  assign GEN_296 = T_2118 ? GEN_41 : idxs_17;
  assign GEN_297 = T_2118 ? GEN_42 : idxs_18;
  assign GEN_298 = T_2118 ? GEN_43 : idxs_19;
  assign GEN_299 = T_2118 ? GEN_44 : idxs_20;
  assign GEN_300 = T_2118 ? GEN_45 : idxs_21;
  assign GEN_301 = T_2118 ? GEN_46 : idxs_22;
  assign GEN_302 = T_2118 ? GEN_47 : idxs_23;
  assign GEN_303 = T_2118 ? GEN_48 : idxs_24;
  assign GEN_304 = T_2118 ? GEN_49 : idxs_25;
  assign GEN_305 = T_2118 ? GEN_50 : idxs_26;
  assign GEN_306 = T_2118 ? GEN_51 : idxs_27;
  assign GEN_307 = T_2118 ? GEN_52 : idxs_28;
  assign GEN_308 = T_2118 ? GEN_53 : idxs_29;
  assign GEN_309 = T_2118 ? GEN_54 : idxs_30;
  assign GEN_310 = T_2118 ? GEN_55 : idxs_31;
  assign GEN_311 = T_2118 ? GEN_56 : idxs_32;
  assign GEN_312 = T_2118 ? GEN_57 : idxs_33;
  assign GEN_313 = T_2118 ? GEN_58 : idxs_34;
  assign GEN_314 = T_2118 ? GEN_59 : idxs_35;
  assign GEN_315 = T_2118 ? GEN_60 : idxs_36;
  assign GEN_316 = T_2118 ? GEN_61 : idxs_37;
  assign GEN_317 = T_2118 ? GEN_62 : idxs_38;
  assign GEN_318 = T_2118 ? GEN_63 : idxs_39;
  assign GEN_319 = T_2118 ? GEN_64 : idxs_40;
  assign GEN_320 = T_2118 ? GEN_65 : idxs_41;
  assign GEN_321 = T_2118 ? GEN_66 : idxs_42;
  assign GEN_322 = T_2118 ? GEN_67 : idxs_43;
  assign GEN_323 = T_2118 ? GEN_68 : idxs_44;
  assign GEN_324 = T_2118 ? GEN_69 : idxs_45;
  assign GEN_325 = T_2118 ? GEN_70 : idxs_46;
  assign GEN_326 = T_2118 ? GEN_71 : idxs_47;
  assign GEN_327 = T_2118 ? GEN_72 : idxs_48;
  assign GEN_328 = T_2118 ? GEN_73 : idxs_49;
  assign GEN_329 = T_2118 ? GEN_74 : idxs_50;
  assign GEN_330 = T_2118 ? GEN_75 : idxs_51;
  assign GEN_331 = T_2118 ? GEN_76 : idxs_52;
  assign GEN_332 = T_2118 ? GEN_77 : idxs_53;
  assign GEN_333 = T_2118 ? GEN_78 : idxs_54;
  assign GEN_334 = T_2118 ? GEN_79 : idxs_55;
  assign GEN_335 = T_2118 ? GEN_80 : idxs_56;
  assign GEN_336 = T_2118 ? GEN_81 : idxs_57;
  assign GEN_337 = T_2118 ? GEN_82 : idxs_58;
  assign GEN_338 = T_2118 ? GEN_83 : idxs_59;
  assign GEN_339 = T_2118 ? GEN_84 : idxs_60;
  assign GEN_340 = T_2118 ? GEN_85 : idxs_61;
  assign GEN_342 = T_2118 ? GEN_86 : tgts_0;
  assign GEN_343 = T_2118 ? GEN_87 : tgts_1;
  assign GEN_344 = T_2118 ? GEN_88 : tgts_2;
  assign GEN_345 = T_2118 ? GEN_89 : tgts_3;
  assign GEN_346 = T_2118 ? GEN_90 : tgts_4;
  assign GEN_347 = T_2118 ? GEN_91 : tgts_5;
  assign GEN_348 = T_2118 ? GEN_92 : tgts_6;
  assign GEN_349 = T_2118 ? GEN_93 : tgts_7;
  assign GEN_350 = T_2118 ? GEN_94 : tgts_8;
  assign GEN_351 = T_2118 ? GEN_95 : tgts_9;
  assign GEN_352 = T_2118 ? GEN_96 : tgts_10;
  assign GEN_353 = T_2118 ? GEN_97 : tgts_11;
  assign GEN_354 = T_2118 ? GEN_98 : tgts_12;
  assign GEN_355 = T_2118 ? GEN_99 : tgts_13;
  assign GEN_356 = T_2118 ? GEN_100 : tgts_14;
  assign GEN_357 = T_2118 ? GEN_101 : tgts_15;
  assign GEN_358 = T_2118 ? GEN_102 : tgts_16;
  assign GEN_359 = T_2118 ? GEN_103 : tgts_17;
  assign GEN_360 = T_2118 ? GEN_104 : tgts_18;
  assign GEN_361 = T_2118 ? GEN_105 : tgts_19;
  assign GEN_362 = T_2118 ? GEN_106 : tgts_20;
  assign GEN_363 = T_2118 ? GEN_107 : tgts_21;
  assign GEN_364 = T_2118 ? GEN_108 : tgts_22;
  assign GEN_365 = T_2118 ? GEN_109 : tgts_23;
  assign GEN_366 = T_2118 ? GEN_110 : tgts_24;
  assign GEN_367 = T_2118 ? GEN_111 : tgts_25;
  assign GEN_368 = T_2118 ? GEN_112 : tgts_26;
  assign GEN_369 = T_2118 ? GEN_113 : tgts_27;
  assign GEN_370 = T_2118 ? GEN_114 : tgts_28;
  assign GEN_371 = T_2118 ? GEN_115 : tgts_29;
  assign GEN_372 = T_2118 ? GEN_116 : tgts_30;
  assign GEN_373 = T_2118 ? GEN_117 : tgts_31;
  assign GEN_374 = T_2118 ? GEN_118 : tgts_32;
  assign GEN_375 = T_2118 ? GEN_119 : tgts_33;
  assign GEN_376 = T_2118 ? GEN_120 : tgts_34;
  assign GEN_377 = T_2118 ? GEN_121 : tgts_35;
  assign GEN_378 = T_2118 ? GEN_122 : tgts_36;
  assign GEN_379 = T_2118 ? GEN_123 : tgts_37;
  assign GEN_380 = T_2118 ? GEN_124 : tgts_38;
  assign GEN_381 = T_2118 ? GEN_125 : tgts_39;
  assign GEN_382 = T_2118 ? GEN_126 : tgts_40;
  assign GEN_383 = T_2118 ? GEN_127 : tgts_41;
  assign GEN_384 = T_2118 ? GEN_128 : tgts_42;
  assign GEN_385 = T_2118 ? GEN_129 : tgts_43;
  assign GEN_386 = T_2118 ? GEN_130 : tgts_44;
  assign GEN_387 = T_2118 ? GEN_131 : tgts_45;
  assign GEN_388 = T_2118 ? GEN_132 : tgts_46;
  assign GEN_389 = T_2118 ? GEN_133 : tgts_47;
  assign GEN_390 = T_2118 ? GEN_134 : tgts_48;
  assign GEN_391 = T_2118 ? GEN_135 : tgts_49;
  assign GEN_392 = T_2118 ? GEN_136 : tgts_50;
  assign GEN_393 = T_2118 ? GEN_137 : tgts_51;
  assign GEN_394 = T_2118 ? GEN_138 : tgts_52;
  assign GEN_395 = T_2118 ? GEN_139 : tgts_53;
  assign GEN_396 = T_2118 ? GEN_140 : tgts_54;
  assign GEN_397 = T_2118 ? GEN_141 : tgts_55;
  assign GEN_398 = T_2118 ? GEN_142 : tgts_56;
  assign GEN_399 = T_2118 ? GEN_143 : tgts_57;
  assign GEN_400 = T_2118 ? GEN_144 : tgts_58;
  assign GEN_401 = T_2118 ? GEN_145 : tgts_59;
  assign GEN_402 = T_2118 ? GEN_146 : tgts_60;
  assign GEN_403 = T_2118 ? GEN_147 : tgts_61;
  assign GEN_405 = T_2118 ? GEN_148 : idxPages_0;
  assign GEN_406 = T_2118 ? GEN_149 : idxPages_1;
  assign GEN_407 = T_2118 ? GEN_150 : idxPages_2;
  assign GEN_408 = T_2118 ? GEN_151 : idxPages_3;
  assign GEN_409 = T_2118 ? GEN_152 : idxPages_4;
  assign GEN_410 = T_2118 ? GEN_153 : idxPages_5;
  assign GEN_411 = T_2118 ? GEN_154 : idxPages_6;
  assign GEN_412 = T_2118 ? GEN_155 : idxPages_7;
  assign GEN_413 = T_2118 ? GEN_156 : idxPages_8;
  assign GEN_414 = T_2118 ? GEN_157 : idxPages_9;
  assign GEN_415 = T_2118 ? GEN_158 : idxPages_10;
  assign GEN_416 = T_2118 ? GEN_159 : idxPages_11;
  assign GEN_417 = T_2118 ? GEN_160 : idxPages_12;
  assign GEN_418 = T_2118 ? GEN_161 : idxPages_13;
  assign GEN_419 = T_2118 ? GEN_162 : idxPages_14;
  assign GEN_420 = T_2118 ? GEN_163 : idxPages_15;
  assign GEN_421 = T_2118 ? GEN_164 : idxPages_16;
  assign GEN_422 = T_2118 ? GEN_165 : idxPages_17;
  assign GEN_423 = T_2118 ? GEN_166 : idxPages_18;
  assign GEN_424 = T_2118 ? GEN_167 : idxPages_19;
  assign GEN_425 = T_2118 ? GEN_168 : idxPages_20;
  assign GEN_426 = T_2118 ? GEN_169 : idxPages_21;
  assign GEN_427 = T_2118 ? GEN_170 : idxPages_22;
  assign GEN_428 = T_2118 ? GEN_171 : idxPages_23;
  assign GEN_429 = T_2118 ? GEN_172 : idxPages_24;
  assign GEN_430 = T_2118 ? GEN_173 : idxPages_25;
  assign GEN_431 = T_2118 ? GEN_174 : idxPages_26;
  assign GEN_432 = T_2118 ? GEN_175 : idxPages_27;
  assign GEN_433 = T_2118 ? GEN_176 : idxPages_28;
  assign GEN_434 = T_2118 ? GEN_177 : idxPages_29;
  assign GEN_435 = T_2118 ? GEN_178 : idxPages_30;
  assign GEN_436 = T_2118 ? GEN_179 : idxPages_31;
  assign GEN_437 = T_2118 ? GEN_180 : idxPages_32;
  assign GEN_438 = T_2118 ? GEN_181 : idxPages_33;
  assign GEN_439 = T_2118 ? GEN_182 : idxPages_34;
  assign GEN_440 = T_2118 ? GEN_183 : idxPages_35;
  assign GEN_441 = T_2118 ? GEN_184 : idxPages_36;
  assign GEN_442 = T_2118 ? GEN_185 : idxPages_37;
  assign GEN_443 = T_2118 ? GEN_186 : idxPages_38;
  assign GEN_444 = T_2118 ? GEN_187 : idxPages_39;
  assign GEN_445 = T_2118 ? GEN_188 : idxPages_40;
  assign GEN_446 = T_2118 ? GEN_189 : idxPages_41;
  assign GEN_447 = T_2118 ? GEN_190 : idxPages_42;
  assign GEN_448 = T_2118 ? GEN_191 : idxPages_43;
  assign GEN_449 = T_2118 ? GEN_192 : idxPages_44;
  assign GEN_450 = T_2118 ? GEN_193 : idxPages_45;
  assign GEN_451 = T_2118 ? GEN_194 : idxPages_46;
  assign GEN_452 = T_2118 ? GEN_195 : idxPages_47;
  assign GEN_453 = T_2118 ? GEN_196 : idxPages_48;
  assign GEN_454 = T_2118 ? GEN_197 : idxPages_49;
  assign GEN_455 = T_2118 ? GEN_198 : idxPages_50;
  assign GEN_456 = T_2118 ? GEN_199 : idxPages_51;
  assign GEN_457 = T_2118 ? GEN_200 : idxPages_52;
  assign GEN_458 = T_2118 ? GEN_201 : idxPages_53;
  assign GEN_459 = T_2118 ? GEN_202 : idxPages_54;
  assign GEN_460 = T_2118 ? GEN_203 : idxPages_55;
  assign GEN_461 = T_2118 ? GEN_204 : idxPages_56;
  assign GEN_462 = T_2118 ? GEN_205 : idxPages_57;
  assign GEN_463 = T_2118 ? GEN_206 : idxPages_58;
  assign GEN_464 = T_2118 ? GEN_207 : idxPages_59;
  assign GEN_465 = T_2118 ? GEN_208 : idxPages_60;
  assign GEN_466 = T_2118 ? GEN_209 : idxPages_61;
  assign GEN_468 = T_2118 ? GEN_210 : tgtPages_0;
  assign GEN_469 = T_2118 ? GEN_211 : tgtPages_1;
  assign GEN_470 = T_2118 ? GEN_212 : tgtPages_2;
  assign GEN_471 = T_2118 ? GEN_213 : tgtPages_3;
  assign GEN_472 = T_2118 ? GEN_214 : tgtPages_4;
  assign GEN_473 = T_2118 ? GEN_215 : tgtPages_5;
  assign GEN_474 = T_2118 ? GEN_216 : tgtPages_6;
  assign GEN_475 = T_2118 ? GEN_217 : tgtPages_7;
  assign GEN_476 = T_2118 ? GEN_218 : tgtPages_8;
  assign GEN_477 = T_2118 ? GEN_219 : tgtPages_9;
  assign GEN_478 = T_2118 ? GEN_220 : tgtPages_10;
  assign GEN_479 = T_2118 ? GEN_221 : tgtPages_11;
  assign GEN_480 = T_2118 ? GEN_222 : tgtPages_12;
  assign GEN_481 = T_2118 ? GEN_223 : tgtPages_13;
  assign GEN_482 = T_2118 ? GEN_224 : tgtPages_14;
  assign GEN_483 = T_2118 ? GEN_225 : tgtPages_15;
  assign GEN_484 = T_2118 ? GEN_226 : tgtPages_16;
  assign GEN_485 = T_2118 ? GEN_227 : tgtPages_17;
  assign GEN_486 = T_2118 ? GEN_228 : tgtPages_18;
  assign GEN_487 = T_2118 ? GEN_229 : tgtPages_19;
  assign GEN_488 = T_2118 ? GEN_230 : tgtPages_20;
  assign GEN_489 = T_2118 ? GEN_231 : tgtPages_21;
  assign GEN_490 = T_2118 ? GEN_232 : tgtPages_22;
  assign GEN_491 = T_2118 ? GEN_233 : tgtPages_23;
  assign GEN_492 = T_2118 ? GEN_234 : tgtPages_24;
  assign GEN_493 = T_2118 ? GEN_235 : tgtPages_25;
  assign GEN_494 = T_2118 ? GEN_236 : tgtPages_26;
  assign GEN_495 = T_2118 ? GEN_237 : tgtPages_27;
  assign GEN_496 = T_2118 ? GEN_238 : tgtPages_28;
  assign GEN_497 = T_2118 ? GEN_239 : tgtPages_29;
  assign GEN_498 = T_2118 ? GEN_240 : tgtPages_30;
  assign GEN_499 = T_2118 ? GEN_241 : tgtPages_31;
  assign GEN_500 = T_2118 ? GEN_242 : tgtPages_32;
  assign GEN_501 = T_2118 ? GEN_243 : tgtPages_33;
  assign GEN_502 = T_2118 ? GEN_244 : tgtPages_34;
  assign GEN_503 = T_2118 ? GEN_245 : tgtPages_35;
  assign GEN_504 = T_2118 ? GEN_246 : tgtPages_36;
  assign GEN_505 = T_2118 ? GEN_247 : tgtPages_37;
  assign GEN_506 = T_2118 ? GEN_248 : tgtPages_38;
  assign GEN_507 = T_2118 ? GEN_249 : tgtPages_39;
  assign GEN_508 = T_2118 ? GEN_250 : tgtPages_40;
  assign GEN_509 = T_2118 ? GEN_251 : tgtPages_41;
  assign GEN_510 = T_2118 ? GEN_252 : tgtPages_42;
  assign GEN_511 = T_2118 ? GEN_253 : tgtPages_43;
  assign GEN_512 = T_2118 ? GEN_254 : tgtPages_44;
  assign GEN_513 = T_2118 ? GEN_255 : tgtPages_45;
  assign GEN_514 = T_2118 ? GEN_256 : tgtPages_46;
  assign GEN_515 = T_2118 ? GEN_257 : tgtPages_47;
  assign GEN_516 = T_2118 ? GEN_258 : tgtPages_48;
  assign GEN_517 = T_2118 ? GEN_259 : tgtPages_49;
  assign GEN_518 = T_2118 ? GEN_260 : tgtPages_50;
  assign GEN_519 = T_2118 ? GEN_261 : tgtPages_51;
  assign GEN_520 = T_2118 ? GEN_262 : tgtPages_52;
  assign GEN_521 = T_2118 ? GEN_263 : tgtPages_53;
  assign GEN_522 = T_2118 ? GEN_264 : tgtPages_54;
  assign GEN_523 = T_2118 ? GEN_265 : tgtPages_55;
  assign GEN_524 = T_2118 ? GEN_266 : tgtPages_56;
  assign GEN_525 = T_2118 ? GEN_267 : tgtPages_57;
  assign GEN_526 = T_2118 ? GEN_268 : tgtPages_58;
  assign GEN_527 = T_2118 ? GEN_269 : tgtPages_59;
  assign GEN_528 = T_2118 ? GEN_270 : tgtPages_60;
  assign GEN_529 = T_2118 ? GEN_271 : tgtPages_61;
  assign GEN_530 = T_2118 ? T_2136 : {{2'd0}, useRAS};
  assign GEN_531 = T_2118 ? T_2140 : {{2'd0}, isJump};
  assign GEN_532 = T_2118 ? GEN_272 : pages_0;
  assign GEN_533 = T_2118 ? GEN_273 : pages_2;
  assign GEN_534 = T_2118 ? GEN_274 : pages_4;
  assign GEN_535 = T_2118 ? GEN_275 : pages_1;
  assign GEN_536 = T_2118 ? GEN_276 : pages_3;
  assign GEN_537 = T_2118 ? GEN_277 : pages_5;
  assign GEN_538 = T_2118 ? T_2159 : {{2'd0}, pageValid};
  assign T_2161 = hitsVec != 62'h0;
  assign T_2162 = hitsVec[0];
  assign T_2163 = hitsVec[1];
  assign T_2164 = hitsVec[2];
  assign T_2165 = hitsVec[3];
  assign T_2166 = hitsVec[4];
  assign T_2167 = hitsVec[5];
  assign T_2168 = hitsVec[6];
  assign T_2169 = hitsVec[7];
  assign T_2170 = hitsVec[8];
  assign T_2171 = hitsVec[9];
  assign T_2172 = hitsVec[10];
  assign T_2173 = hitsVec[11];
  assign T_2174 = hitsVec[12];
  assign T_2175 = hitsVec[13];
  assign T_2176 = hitsVec[14];
  assign T_2177 = hitsVec[15];
  assign T_2178 = hitsVec[16];
  assign T_2179 = hitsVec[17];
  assign T_2180 = hitsVec[18];
  assign T_2181 = hitsVec[19];
  assign T_2182 = hitsVec[20];
  assign T_2183 = hitsVec[21];
  assign T_2184 = hitsVec[22];
  assign T_2185 = hitsVec[23];
  assign T_2186 = hitsVec[24];
  assign T_2187 = hitsVec[25];
  assign T_2188 = hitsVec[26];
  assign T_2189 = hitsVec[27];
  assign T_2190 = hitsVec[28];
  assign T_2191 = hitsVec[29];
  assign T_2192 = hitsVec[30];
  assign T_2193 = hitsVec[31];
  assign T_2194 = hitsVec[32];
  assign T_2195 = hitsVec[33];
  assign T_2196 = hitsVec[34];
  assign T_2197 = hitsVec[35];
  assign T_2198 = hitsVec[36];
  assign T_2199 = hitsVec[37];
  assign T_2200 = hitsVec[38];
  assign T_2201 = hitsVec[39];
  assign T_2202 = hitsVec[40];
  assign T_2203 = hitsVec[41];
  assign T_2204 = hitsVec[42];
  assign T_2205 = hitsVec[43];
  assign T_2206 = hitsVec[44];
  assign T_2207 = hitsVec[45];
  assign T_2208 = hitsVec[46];
  assign T_2209 = hitsVec[47];
  assign T_2210 = hitsVec[48];
  assign T_2211 = hitsVec[49];
  assign T_2212 = hitsVec[50];
  assign T_2213 = hitsVec[51];
  assign T_2214 = hitsVec[52];
  assign T_2215 = hitsVec[53];
  assign T_2216 = hitsVec[54];
  assign T_2217 = hitsVec[55];
  assign T_2218 = hitsVec[56];
  assign T_2219 = hitsVec[57];
  assign T_2220 = hitsVec[58];
  assign T_2221 = hitsVec[59];
  assign T_2222 = hitsVec[60];
  assign T_2223 = hitsVec[61];
  assign T_2225 = T_2162 ? T_788 : 6'h0;
  assign T_2227 = T_2163 ? T_791 : 6'h0;
  assign T_2229 = T_2164 ? T_794 : 6'h0;
  assign T_2231 = T_2165 ? T_797 : 6'h0;
  assign T_2233 = T_2166 ? T_800 : 6'h0;
  assign T_2235 = T_2167 ? T_803 : 6'h0;
  assign T_2237 = T_2168 ? T_806 : 6'h0;
  assign T_2239 = T_2169 ? T_809 : 6'h0;
  assign T_2241 = T_2170 ? T_812 : 6'h0;
  assign T_2243 = T_2171 ? T_815 : 6'h0;
  assign T_2245 = T_2172 ? T_818 : 6'h0;
  assign T_2247 = T_2173 ? T_821 : 6'h0;
  assign T_2249 = T_2174 ? T_824 : 6'h0;
  assign T_2251 = T_2175 ? T_827 : 6'h0;
  assign T_2253 = T_2176 ? T_830 : 6'h0;
  assign T_2255 = T_2177 ? T_833 : 6'h0;
  assign T_2257 = T_2178 ? T_836 : 6'h0;
  assign T_2259 = T_2179 ? T_839 : 6'h0;
  assign T_2261 = T_2180 ? T_842 : 6'h0;
  assign T_2263 = T_2181 ? T_845 : 6'h0;
  assign T_2265 = T_2182 ? T_848 : 6'h0;
  assign T_2267 = T_2183 ? T_851 : 6'h0;
  assign T_2269 = T_2184 ? T_854 : 6'h0;
  assign T_2271 = T_2185 ? T_857 : 6'h0;
  assign T_2273 = T_2186 ? T_860 : 6'h0;
  assign T_2275 = T_2187 ? T_863 : 6'h0;
  assign T_2277 = T_2188 ? T_866 : 6'h0;
  assign T_2279 = T_2189 ? T_869 : 6'h0;
  assign T_2281 = T_2190 ? T_872 : 6'h0;
  assign T_2283 = T_2191 ? T_875 : 6'h0;
  assign T_2285 = T_2192 ? T_878 : 6'h0;
  assign T_2287 = T_2193 ? T_881 : 6'h0;
  assign T_2289 = T_2194 ? T_884 : 6'h0;
  assign T_2291 = T_2195 ? T_887 : 6'h0;
  assign T_2293 = T_2196 ? T_890 : 6'h0;
  assign T_2295 = T_2197 ? T_893 : 6'h0;
  assign T_2297 = T_2198 ? T_896 : 6'h0;
  assign T_2299 = T_2199 ? T_899 : 6'h0;
  assign T_2301 = T_2200 ? T_902 : 6'h0;
  assign T_2303 = T_2201 ? T_905 : 6'h0;
  assign T_2305 = T_2202 ? T_908 : 6'h0;
  assign T_2307 = T_2203 ? T_911 : 6'h0;
  assign T_2309 = T_2204 ? T_914 : 6'h0;
  assign T_2311 = T_2205 ? T_917 : 6'h0;
  assign T_2313 = T_2206 ? T_920 : 6'h0;
  assign T_2315 = T_2207 ? T_923 : 6'h0;
  assign T_2317 = T_2208 ? T_926 : 6'h0;
  assign T_2319 = T_2209 ? T_929 : 6'h0;
  assign T_2321 = T_2210 ? T_932 : 6'h0;
  assign T_2323 = T_2211 ? T_935 : 6'h0;
  assign T_2325 = T_2212 ? T_938 : 6'h0;
  assign T_2327 = T_2213 ? T_941 : 6'h0;
  assign T_2329 = T_2214 ? T_944 : 6'h0;
  assign T_2331 = T_2215 ? T_947 : 6'h0;
  assign T_2333 = T_2216 ? T_950 : 6'h0;
  assign T_2335 = T_2217 ? T_953 : 6'h0;
  assign T_2337 = T_2218 ? T_956 : 6'h0;
  assign T_2339 = T_2219 ? T_959 : 6'h0;
  assign T_2341 = T_2220 ? T_962 : 6'h0;
  assign T_2343 = T_2221 ? T_965 : 6'h0;
  assign T_2345 = T_2222 ? T_968 : 6'h0;
  assign T_2347 = T_2223 ? T_971 : 6'h0;
  assign T_2349 = T_2225 | T_2227;
  assign T_2350 = T_2349 | T_2229;
  assign T_2351 = T_2350 | T_2231;
  assign T_2352 = T_2351 | T_2233;
  assign T_2353 = T_2352 | T_2235;
  assign T_2354 = T_2353 | T_2237;
  assign T_2355 = T_2354 | T_2239;
  assign T_2356 = T_2355 | T_2241;
  assign T_2357 = T_2356 | T_2243;
  assign T_2358 = T_2357 | T_2245;
  assign T_2359 = T_2358 | T_2247;
  assign T_2360 = T_2359 | T_2249;
  assign T_2361 = T_2360 | T_2251;
  assign T_2362 = T_2361 | T_2253;
  assign T_2363 = T_2362 | T_2255;
  assign T_2364 = T_2363 | T_2257;
  assign T_2365 = T_2364 | T_2259;
  assign T_2366 = T_2365 | T_2261;
  assign T_2367 = T_2366 | T_2263;
  assign T_2368 = T_2367 | T_2265;
  assign T_2369 = T_2368 | T_2267;
  assign T_2370 = T_2369 | T_2269;
  assign T_2371 = T_2370 | T_2271;
  assign T_2372 = T_2371 | T_2273;
  assign T_2373 = T_2372 | T_2275;
  assign T_2374 = T_2373 | T_2277;
  assign T_2375 = T_2374 | T_2279;
  assign T_2376 = T_2375 | T_2281;
  assign T_2377 = T_2376 | T_2283;
  assign T_2378 = T_2377 | T_2285;
  assign T_2379 = T_2378 | T_2287;
  assign T_2380 = T_2379 | T_2289;
  assign T_2381 = T_2380 | T_2291;
  assign T_2382 = T_2381 | T_2293;
  assign T_2383 = T_2382 | T_2295;
  assign T_2384 = T_2383 | T_2297;
  assign T_2385 = T_2384 | T_2299;
  assign T_2386 = T_2385 | T_2301;
  assign T_2387 = T_2386 | T_2303;
  assign T_2388 = T_2387 | T_2305;
  assign T_2389 = T_2388 | T_2307;
  assign T_2390 = T_2389 | T_2309;
  assign T_2391 = T_2390 | T_2311;
  assign T_2392 = T_2391 | T_2313;
  assign T_2393 = T_2392 | T_2315;
  assign T_2394 = T_2393 | T_2317;
  assign T_2395 = T_2394 | T_2319;
  assign T_2396 = T_2395 | T_2321;
  assign T_2397 = T_2396 | T_2323;
  assign T_2398 = T_2397 | T_2325;
  assign T_2399 = T_2398 | T_2327;
  assign T_2400 = T_2399 | T_2329;
  assign T_2401 = T_2400 | T_2331;
  assign T_2402 = T_2401 | T_2333;
  assign T_2403 = T_2402 | T_2335;
  assign T_2404 = T_2403 | T_2337;
  assign T_2405 = T_2404 | T_2339;
  assign T_2406 = T_2405 | T_2341;
  assign T_2407 = T_2406 | T_2343;
  assign T_2408 = T_2407 | T_2345;
  assign T_2409 = T_2408 | T_2347;
  assign T_2410 = T_2409;
  assign T_2411 = T_2410[0];
  assign T_2412 = T_2410[1];
  assign T_2413 = T_2410[2];
  assign T_2414 = T_2410[3];
  assign T_2415 = T_2410[4];
  assign T_2416 = T_2410[5];
  assign T_2418 = T_2411 ? pages_0 : 27'h0;
  assign T_2420 = T_2412 ? pages_1 : 27'h0;
  assign T_2422 = T_2413 ? pages_2 : 27'h0;
  assign T_2424 = T_2414 ? pages_3 : 27'h0;
  assign T_2426 = T_2415 ? pages_4 : 27'h0;
  assign T_2428 = T_2416 ? pages_5 : 27'h0;
  assign T_2430 = T_2418 | T_2420;
  assign T_2431 = T_2430 | T_2422;
  assign T_2432 = T_2431 | T_2424;
  assign T_2433 = T_2432 | T_2426;
  assign T_2434 = T_2433 | T_2428;
  assign T_2435 = T_2434;
  assign T_2499 = T_2162 ? tgts_0 : 12'h0;
  assign T_2501 = T_2163 ? tgts_1 : 12'h0;
  assign T_2503 = T_2164 ? tgts_2 : 12'h0;
  assign T_2505 = T_2165 ? tgts_3 : 12'h0;
  assign T_2507 = T_2166 ? tgts_4 : 12'h0;
  assign T_2509 = T_2167 ? tgts_5 : 12'h0;
  assign T_2511 = T_2168 ? tgts_6 : 12'h0;
  assign T_2513 = T_2169 ? tgts_7 : 12'h0;
  assign T_2515 = T_2170 ? tgts_8 : 12'h0;
  assign T_2517 = T_2171 ? tgts_9 : 12'h0;
  assign T_2519 = T_2172 ? tgts_10 : 12'h0;
  assign T_2521 = T_2173 ? tgts_11 : 12'h0;
  assign T_2523 = T_2174 ? tgts_12 : 12'h0;
  assign T_2525 = T_2175 ? tgts_13 : 12'h0;
  assign T_2527 = T_2176 ? tgts_14 : 12'h0;
  assign T_2529 = T_2177 ? tgts_15 : 12'h0;
  assign T_2531 = T_2178 ? tgts_16 : 12'h0;
  assign T_2533 = T_2179 ? tgts_17 : 12'h0;
  assign T_2535 = T_2180 ? tgts_18 : 12'h0;
  assign T_2537 = T_2181 ? tgts_19 : 12'h0;
  assign T_2539 = T_2182 ? tgts_20 : 12'h0;
  assign T_2541 = T_2183 ? tgts_21 : 12'h0;
  assign T_2543 = T_2184 ? tgts_22 : 12'h0;
  assign T_2545 = T_2185 ? tgts_23 : 12'h0;
  assign T_2547 = T_2186 ? tgts_24 : 12'h0;
  assign T_2549 = T_2187 ? tgts_25 : 12'h0;
  assign T_2551 = T_2188 ? tgts_26 : 12'h0;
  assign T_2553 = T_2189 ? tgts_27 : 12'h0;
  assign T_2555 = T_2190 ? tgts_28 : 12'h0;
  assign T_2557 = T_2191 ? tgts_29 : 12'h0;
  assign T_2559 = T_2192 ? tgts_30 : 12'h0;
  assign T_2561 = T_2193 ? tgts_31 : 12'h0;
  assign T_2563 = T_2194 ? tgts_32 : 12'h0;
  assign T_2565 = T_2195 ? tgts_33 : 12'h0;
  assign T_2567 = T_2196 ? tgts_34 : 12'h0;
  assign T_2569 = T_2197 ? tgts_35 : 12'h0;
  assign T_2571 = T_2198 ? tgts_36 : 12'h0;
  assign T_2573 = T_2199 ? tgts_37 : 12'h0;
  assign T_2575 = T_2200 ? tgts_38 : 12'h0;
  assign T_2577 = T_2201 ? tgts_39 : 12'h0;
  assign T_2579 = T_2202 ? tgts_40 : 12'h0;
  assign T_2581 = T_2203 ? tgts_41 : 12'h0;
  assign T_2583 = T_2204 ? tgts_42 : 12'h0;
  assign T_2585 = T_2205 ? tgts_43 : 12'h0;
  assign T_2587 = T_2206 ? tgts_44 : 12'h0;
  assign T_2589 = T_2207 ? tgts_45 : 12'h0;
  assign T_2591 = T_2208 ? tgts_46 : 12'h0;
  assign T_2593 = T_2209 ? tgts_47 : 12'h0;
  assign T_2595 = T_2210 ? tgts_48 : 12'h0;
  assign T_2597 = T_2211 ? tgts_49 : 12'h0;
  assign T_2599 = T_2212 ? tgts_50 : 12'h0;
  assign T_2601 = T_2213 ? tgts_51 : 12'h0;
  assign T_2603 = T_2214 ? tgts_52 : 12'h0;
  assign T_2605 = T_2215 ? tgts_53 : 12'h0;
  assign T_2607 = T_2216 ? tgts_54 : 12'h0;
  assign T_2609 = T_2217 ? tgts_55 : 12'h0;
  assign T_2611 = T_2218 ? tgts_56 : 12'h0;
  assign T_2613 = T_2219 ? tgts_57 : 12'h0;
  assign T_2615 = T_2220 ? tgts_58 : 12'h0;
  assign T_2617 = T_2221 ? tgts_59 : 12'h0;
  assign T_2619 = T_2222 ? tgts_60 : 12'h0;
  assign T_2621 = T_2223 ? tgts_61 : 12'h0;
  assign T_2623 = T_2499 | T_2501;
  assign T_2624 = T_2623 | T_2503;
  assign T_2625 = T_2624 | T_2505;
  assign T_2626 = T_2625 | T_2507;
  assign T_2627 = T_2626 | T_2509;
  assign T_2628 = T_2627 | T_2511;
  assign T_2629 = T_2628 | T_2513;
  assign T_2630 = T_2629 | T_2515;
  assign T_2631 = T_2630 | T_2517;
  assign T_2632 = T_2631 | T_2519;
  assign T_2633 = T_2632 | T_2521;
  assign T_2634 = T_2633 | T_2523;
  assign T_2635 = T_2634 | T_2525;
  assign T_2636 = T_2635 | T_2527;
  assign T_2637 = T_2636 | T_2529;
  assign T_2638 = T_2637 | T_2531;
  assign T_2639 = T_2638 | T_2533;
  assign T_2640 = T_2639 | T_2535;
  assign T_2641 = T_2640 | T_2537;
  assign T_2642 = T_2641 | T_2539;
  assign T_2643 = T_2642 | T_2541;
  assign T_2644 = T_2643 | T_2543;
  assign T_2645 = T_2644 | T_2545;
  assign T_2646 = T_2645 | T_2547;
  assign T_2647 = T_2646 | T_2549;
  assign T_2648 = T_2647 | T_2551;
  assign T_2649 = T_2648 | T_2553;
  assign T_2650 = T_2649 | T_2555;
  assign T_2651 = T_2650 | T_2557;
  assign T_2652 = T_2651 | T_2559;
  assign T_2653 = T_2652 | T_2561;
  assign T_2654 = T_2653 | T_2563;
  assign T_2655 = T_2654 | T_2565;
  assign T_2656 = T_2655 | T_2567;
  assign T_2657 = T_2656 | T_2569;
  assign T_2658 = T_2657 | T_2571;
  assign T_2659 = T_2658 | T_2573;
  assign T_2660 = T_2659 | T_2575;
  assign T_2661 = T_2660 | T_2577;
  assign T_2662 = T_2661 | T_2579;
  assign T_2663 = T_2662 | T_2581;
  assign T_2664 = T_2663 | T_2583;
  assign T_2665 = T_2664 | T_2585;
  assign T_2666 = T_2665 | T_2587;
  assign T_2667 = T_2666 | T_2589;
  assign T_2668 = T_2667 | T_2591;
  assign T_2669 = T_2668 | T_2593;
  assign T_2670 = T_2669 | T_2595;
  assign T_2671 = T_2670 | T_2597;
  assign T_2672 = T_2671 | T_2599;
  assign T_2673 = T_2672 | T_2601;
  assign T_2674 = T_2673 | T_2603;
  assign T_2675 = T_2674 | T_2605;
  assign T_2676 = T_2675 | T_2607;
  assign T_2677 = T_2676 | T_2609;
  assign T_2678 = T_2677 | T_2611;
  assign T_2679 = T_2678 | T_2613;
  assign T_2680 = T_2679 | T_2615;
  assign T_2681 = T_2680 | T_2617;
  assign T_2682 = T_2681 | T_2619;
  assign T_2683 = T_2682 | T_2621;
  assign T_2684 = T_2683;
  assign T_2685 = {T_2435,T_2684};
  assign T_2686 = hitsVec[61:32];
  assign T_2687 = hitsVec[31:0];
  assign T_2689 = T_2686 != 30'h0;
  assign GEN_577 = {{2'd0}, T_2686};
  assign T_2690 = GEN_577 | T_2687;
  assign T_2691 = T_2690[31:16];
  assign T_2692 = T_2690[15:0];
  assign T_2694 = T_2691 != 16'h0;
  assign T_2695 = T_2691 | T_2692;
  assign T_2696 = T_2695[15:8];
  assign T_2697 = T_2695[7:0];
  assign T_2699 = T_2696 != 8'h0;
  assign T_2700 = T_2696 | T_2697;
  assign T_2701 = T_2700[7:4];
  assign T_2702 = T_2700[3:0];
  assign T_2704 = T_2701 != 4'h0;
  assign T_2705 = T_2701 | T_2702;
  assign T_2706 = T_2705[3:2];
  assign T_2707 = T_2705[1:0];
  assign T_2709 = T_2706 != 2'h0;
  assign T_2710 = T_2706 | T_2707;
  assign T_2711 = T_2710[1];
  assign T_2712 = {T_2709,T_2711};
  assign T_2713 = {T_2704,T_2712};
  assign T_2714 = {T_2699,T_2713};
  assign T_2715 = {T_2694,T_2714};
  assign T_2716 = {T_2689,T_2715};
  assign T_2719 = ~ io_resp_bits_bridx;
  assign T_2721 = io_resp_bits_taken ? T_2719 : 1'h0;
  assign T_2722 = ~ T_2721;
  assign T_2723 = 2'h1 << T_2722;
  assign T_2725 = T_2723 - 2'h1;
  assign T_2726 = T_2725[1:0];
  assign T_2728 = {T_2726,1'h1};
  assign T_2731_T_2749_addr = T_2748;
  assign T_2731_T_2749_en = 1'h1;
  assign T_2731_T_2749_data = T_2731[T_2731_T_2749_addr];
  assign T_2731_T_2756_data = T_2765;
  assign T_2731_T_2756_addr = T_2755;
  assign T_2731_T_2756_mask = T_2753;
  assign T_2731_T_2756_en = T_2753;
  assign T_2734 = hitsVec & isJump;
  assign T_2736 = T_2734 != 62'h0;
  assign T_2738 = T_2736 == 1'h0;
  assign T_2739 = io_req_valid & io_resp_valid;
  assign T_2740 = T_2739 & T_2738;
  assign T_2744_history = T_2733;
  assign T_2744_value = T_2731_T_2749_data;
  assign T_2747 = io_req_bits_addr[8:2];
  assign T_2748 = T_2747 ^ T_2733;
  assign T_2750 = T_2744_value[0];
  assign T_2751 = T_2733[6:1];
  assign T_2752 = {T_2750,T_2751};
  assign GEN_539 = T_2740 ? T_2752 : T_2733;
  assign T_2753 = io_bht_update_valid & io_bht_update_bits_prediction_valid;
  assign T_2754 = io_bht_update_bits_pc[8:2];
  assign T_2755 = T_2754 ^ io_bht_update_bits_prediction_bits_bht_history;
  assign T_2757 = io_bht_update_bits_prediction_bits_bht_value[1];
  assign T_2758 = io_bht_update_bits_prediction_bits_bht_value[0];
  assign T_2759 = T_2757 & T_2758;
  assign T_2762 = T_2757 | T_2758;
  assign T_2763 = T_2762 & io_bht_update_bits_taken;
  assign T_2764 = T_2759 | T_2763;
  assign T_2765 = {io_bht_update_bits_taken,T_2764};
  assign T_2766 = io_bht_update_bits_prediction_bits_bht_history[6:1];
  assign T_2767 = {io_bht_update_bits_taken,T_2766};
  assign GEN_540 = io_bht_update_bits_mispredict ? T_2767 : GEN_539;
  assign GEN_546 = T_2753 ? GEN_540 : GEN_539;
  assign T_2770 = T_2750 == 1'h0;
  assign T_2771 = T_2770 & T_2738;
  assign GEN_547 = T_2771 ? 1'h0 : io_resp_valid;
  assign T_2785 = hitsVec & useRAS;
  assign T_2787 = T_2785 != 62'h0;
  assign T_2789 = T_2774 == 2'h0;
  assign T_2791 = T_2789 == 1'h0;
  assign T_2792 = T_2791 & T_2787;
  assign GEN_4 = GEN_548;
  assign GEN_548 = T_2776 ? T_2783_1 : T_2783_0;
  assign GEN_550 = T_2792 ? GEN_4 : T_2685;
  assign T_2794 = T_2774 < 2'h2;
  assign T_2796 = T_2774 + 2'h1;
  assign T_2797 = T_2796[1:0];
  assign GEN_551 = T_2794 ? T_2797 : T_2774;
  assign T_2803 = T_2776 + 1'h1;
  assign T_2804 = T_2803[0:0];
  assign GEN_5 = io_ras_update_bits_returnAddr;
  assign GEN_552 = 1'h0 == T_2804 ? GEN_5 : T_2783_0;
  assign GEN_553 = T_2804 ? GEN_5 : T_2783_1;
  assign GEN_554 = T_2787 ? io_ras_update_bits_returnAddr : GEN_550;
  assign GEN_555 = io_ras_update_bits_isCall ? GEN_551 : T_2774;
  assign GEN_557 = io_ras_update_bits_isCall ? GEN_552 : T_2783_0;
  assign GEN_558 = io_ras_update_bits_isCall ? GEN_553 : T_2783_1;
  assign GEN_559 = io_ras_update_bits_isCall ? T_2804 : T_2776;
  assign GEN_560 = io_ras_update_bits_isCall ? GEN_554 : GEN_550;
  assign T_2807 = io_ras_update_bits_isReturn & io_ras_update_bits_prediction_valid;
  assign T_2809 = io_ras_update_bits_isCall == 1'h0;
  assign T_2810 = T_2809 & T_2807;
  assign T_2816 = T_2774 - 2'h1;
  assign T_2817 = T_2816[1:0];
  assign T_2823 = T_2776 - 1'h1;
  assign T_2824 = T_2823[0:0];
  assign GEN_561 = T_2791 ? T_2817 : GEN_555;
  assign GEN_562 = T_2791 ? T_2824 : GEN_559;
  assign GEN_563 = T_2810 ? GEN_561 : GEN_555;
  assign GEN_564 = T_2810 ? GEN_562 : GEN_559;
  assign GEN_565 = io_ras_update_valid ? GEN_563 : T_2774;
  assign GEN_567 = io_ras_update_valid ? GEN_557 : T_2783_0;
  assign GEN_568 = io_ras_update_valid ? GEN_558 : T_2783_1;
  assign GEN_569 = io_ras_update_valid ? GEN_564 : T_2776;
  assign GEN_570 = io_ras_update_valid ? GEN_560 : GEN_550;
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifndef verilator
      #0.002;
    `endif
  `ifdef RANDOMIZE
  GEN_278 = {1{$random}};
  idxs_0 = GEN_278[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_341 = {1{$random}};
  idxs_1 = GEN_341[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_404 = {1{$random}};
  idxs_2 = GEN_404[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_467 = {1{$random}};
  idxs_3 = GEN_467[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_541 = {1{$random}};
  idxs_4 = GEN_541[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_542 = {1{$random}};
  idxs_5 = GEN_542[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_543 = {1{$random}};
  idxs_6 = GEN_543[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_544 = {1{$random}};
  idxs_7 = GEN_544[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_545 = {1{$random}};
  idxs_8 = GEN_545[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_549 = {1{$random}};
  idxs_9 = GEN_549[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_556 = {1{$random}};
  idxs_10 = GEN_556[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_566 = {1{$random}};
  idxs_11 = GEN_566[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_573 = {1{$random}};
  idxs_12 = GEN_573[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_575 = {1{$random}};
  idxs_13 = GEN_575[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_578 = {1{$random}};
  idxs_14 = GEN_578[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_579 = {1{$random}};
  idxs_15 = GEN_579[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_580 = {1{$random}};
  idxs_16 = GEN_580[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_581 = {1{$random}};
  idxs_17 = GEN_581[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_582 = {1{$random}};
  idxs_18 = GEN_582[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_583 = {1{$random}};
  idxs_19 = GEN_583[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_584 = {1{$random}};
  idxs_20 = GEN_584[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_585 = {1{$random}};
  idxs_21 = GEN_585[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_586 = {1{$random}};
  idxs_22 = GEN_586[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_587 = {1{$random}};
  idxs_23 = GEN_587[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_588 = {1{$random}};
  idxs_24 = GEN_588[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_589 = {1{$random}};
  idxs_25 = GEN_589[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_590 = {1{$random}};
  idxs_26 = GEN_590[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_591 = {1{$random}};
  idxs_27 = GEN_591[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_592 = {1{$random}};
  idxs_28 = GEN_592[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_593 = {1{$random}};
  idxs_29 = GEN_593[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_594 = {1{$random}};
  idxs_30 = GEN_594[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_595 = {1{$random}};
  idxs_31 = GEN_595[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_596 = {1{$random}};
  idxs_32 = GEN_596[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_597 = {1{$random}};
  idxs_33 = GEN_597[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_598 = {1{$random}};
  idxs_34 = GEN_598[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_599 = {1{$random}};
  idxs_35 = GEN_599[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_600 = {1{$random}};
  idxs_36 = GEN_600[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_601 = {1{$random}};
  idxs_37 = GEN_601[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_602 = {1{$random}};
  idxs_38 = GEN_602[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_603 = {1{$random}};
  idxs_39 = GEN_603[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_604 = {1{$random}};
  idxs_40 = GEN_604[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_605 = {1{$random}};
  idxs_41 = GEN_605[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_606 = {1{$random}};
  idxs_42 = GEN_606[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_607 = {1{$random}};
  idxs_43 = GEN_607[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_608 = {1{$random}};
  idxs_44 = GEN_608[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_609 = {1{$random}};
  idxs_45 = GEN_609[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_610 = {1{$random}};
  idxs_46 = GEN_610[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_611 = {1{$random}};
  idxs_47 = GEN_611[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_612 = {1{$random}};
  idxs_48 = GEN_612[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_613 = {1{$random}};
  idxs_49 = GEN_613[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_614 = {1{$random}};
  idxs_50 = GEN_614[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_615 = {1{$random}};
  idxs_51 = GEN_615[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_616 = {1{$random}};
  idxs_52 = GEN_616[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_617 = {1{$random}};
  idxs_53 = GEN_617[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_618 = {1{$random}};
  idxs_54 = GEN_618[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_619 = {1{$random}};
  idxs_55 = GEN_619[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_620 = {1{$random}};
  idxs_56 = GEN_620[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_621 = {1{$random}};
  idxs_57 = GEN_621[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_622 = {1{$random}};
  idxs_58 = GEN_622[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_623 = {1{$random}};
  idxs_59 = GEN_623[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_624 = {1{$random}};
  idxs_60 = GEN_624[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_625 = {1{$random}};
  idxs_61 = GEN_625[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_626 = {1{$random}};
  idxPages_0 = GEN_626[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_627 = {1{$random}};
  idxPages_1 = GEN_627[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_628 = {1{$random}};
  idxPages_2 = GEN_628[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_629 = {1{$random}};
  idxPages_3 = GEN_629[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_630 = {1{$random}};
  idxPages_4 = GEN_630[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_631 = {1{$random}};
  idxPages_5 = GEN_631[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_632 = {1{$random}};
  idxPages_6 = GEN_632[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_633 = {1{$random}};
  idxPages_7 = GEN_633[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_634 = {1{$random}};
  idxPages_8 = GEN_634[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_635 = {1{$random}};
  idxPages_9 = GEN_635[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_636 = {1{$random}};
  idxPages_10 = GEN_636[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_637 = {1{$random}};
  idxPages_11 = GEN_637[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_638 = {1{$random}};
  idxPages_12 = GEN_638[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_639 = {1{$random}};
  idxPages_13 = GEN_639[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_640 = {1{$random}};
  idxPages_14 = GEN_640[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_641 = {1{$random}};
  idxPages_15 = GEN_641[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_642 = {1{$random}};
  idxPages_16 = GEN_642[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_643 = {1{$random}};
  idxPages_17 = GEN_643[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_644 = {1{$random}};
  idxPages_18 = GEN_644[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_645 = {1{$random}};
  idxPages_19 = GEN_645[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_646 = {1{$random}};
  idxPages_20 = GEN_646[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_647 = {1{$random}};
  idxPages_21 = GEN_647[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_648 = {1{$random}};
  idxPages_22 = GEN_648[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_649 = {1{$random}};
  idxPages_23 = GEN_649[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_650 = {1{$random}};
  idxPages_24 = GEN_650[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_651 = {1{$random}};
  idxPages_25 = GEN_651[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_652 = {1{$random}};
  idxPages_26 = GEN_652[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_653 = {1{$random}};
  idxPages_27 = GEN_653[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_654 = {1{$random}};
  idxPages_28 = GEN_654[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_655 = {1{$random}};
  idxPages_29 = GEN_655[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_656 = {1{$random}};
  idxPages_30 = GEN_656[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_657 = {1{$random}};
  idxPages_31 = GEN_657[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_658 = {1{$random}};
  idxPages_32 = GEN_658[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_659 = {1{$random}};
  idxPages_33 = GEN_659[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_660 = {1{$random}};
  idxPages_34 = GEN_660[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_661 = {1{$random}};
  idxPages_35 = GEN_661[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_662 = {1{$random}};
  idxPages_36 = GEN_662[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_663 = {1{$random}};
  idxPages_37 = GEN_663[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_664 = {1{$random}};
  idxPages_38 = GEN_664[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_665 = {1{$random}};
  idxPages_39 = GEN_665[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_666 = {1{$random}};
  idxPages_40 = GEN_666[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_667 = {1{$random}};
  idxPages_41 = GEN_667[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_668 = {1{$random}};
  idxPages_42 = GEN_668[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_669 = {1{$random}};
  idxPages_43 = GEN_669[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_670 = {1{$random}};
  idxPages_44 = GEN_670[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_671 = {1{$random}};
  idxPages_45 = GEN_671[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_672 = {1{$random}};
  idxPages_46 = GEN_672[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_673 = {1{$random}};
  idxPages_47 = GEN_673[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_674 = {1{$random}};
  idxPages_48 = GEN_674[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_675 = {1{$random}};
  idxPages_49 = GEN_675[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_676 = {1{$random}};
  idxPages_50 = GEN_676[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_677 = {1{$random}};
  idxPages_51 = GEN_677[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_678 = {1{$random}};
  idxPages_52 = GEN_678[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_679 = {1{$random}};
  idxPages_53 = GEN_679[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_680 = {1{$random}};
  idxPages_54 = GEN_680[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_681 = {1{$random}};
  idxPages_55 = GEN_681[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_682 = {1{$random}};
  idxPages_56 = GEN_682[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_683 = {1{$random}};
  idxPages_57 = GEN_683[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_684 = {1{$random}};
  idxPages_58 = GEN_684[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_685 = {1{$random}};
  idxPages_59 = GEN_685[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_686 = {1{$random}};
  idxPages_60 = GEN_686[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_687 = {1{$random}};
  idxPages_61 = GEN_687[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_688 = {1{$random}};
  tgts_0 = GEN_688[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_689 = {1{$random}};
  tgts_1 = GEN_689[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_690 = {1{$random}};
  tgts_2 = GEN_690[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_691 = {1{$random}};
  tgts_3 = GEN_691[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_692 = {1{$random}};
  tgts_4 = GEN_692[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_693 = {1{$random}};
  tgts_5 = GEN_693[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_694 = {1{$random}};
  tgts_6 = GEN_694[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_695 = {1{$random}};
  tgts_7 = GEN_695[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_696 = {1{$random}};
  tgts_8 = GEN_696[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_697 = {1{$random}};
  tgts_9 = GEN_697[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_698 = {1{$random}};
  tgts_10 = GEN_698[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_699 = {1{$random}};
  tgts_11 = GEN_699[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_700 = {1{$random}};
  tgts_12 = GEN_700[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_701 = {1{$random}};
  tgts_13 = GEN_701[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_702 = {1{$random}};
  tgts_14 = GEN_702[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_703 = {1{$random}};
  tgts_15 = GEN_703[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_704 = {1{$random}};
  tgts_16 = GEN_704[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_705 = {1{$random}};
  tgts_17 = GEN_705[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_706 = {1{$random}};
  tgts_18 = GEN_706[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_707 = {1{$random}};
  tgts_19 = GEN_707[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_708 = {1{$random}};
  tgts_20 = GEN_708[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_709 = {1{$random}};
  tgts_21 = GEN_709[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_710 = {1{$random}};
  tgts_22 = GEN_710[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_711 = {1{$random}};
  tgts_23 = GEN_711[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_712 = {1{$random}};
  tgts_24 = GEN_712[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_713 = {1{$random}};
  tgts_25 = GEN_713[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_714 = {1{$random}};
  tgts_26 = GEN_714[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_715 = {1{$random}};
  tgts_27 = GEN_715[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_716 = {1{$random}};
  tgts_28 = GEN_716[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_717 = {1{$random}};
  tgts_29 = GEN_717[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_718 = {1{$random}};
  tgts_30 = GEN_718[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_719 = {1{$random}};
  tgts_31 = GEN_719[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_720 = {1{$random}};
  tgts_32 = GEN_720[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_721 = {1{$random}};
  tgts_33 = GEN_721[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_722 = {1{$random}};
  tgts_34 = GEN_722[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_723 = {1{$random}};
  tgts_35 = GEN_723[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_724 = {1{$random}};
  tgts_36 = GEN_724[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_725 = {1{$random}};
  tgts_37 = GEN_725[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_726 = {1{$random}};
  tgts_38 = GEN_726[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_727 = {1{$random}};
  tgts_39 = GEN_727[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_728 = {1{$random}};
  tgts_40 = GEN_728[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_729 = {1{$random}};
  tgts_41 = GEN_729[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_730 = {1{$random}};
  tgts_42 = GEN_730[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_731 = {1{$random}};
  tgts_43 = GEN_731[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_732 = {1{$random}};
  tgts_44 = GEN_732[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_733 = {1{$random}};
  tgts_45 = GEN_733[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_734 = {1{$random}};
  tgts_46 = GEN_734[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_735 = {1{$random}};
  tgts_47 = GEN_735[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_736 = {1{$random}};
  tgts_48 = GEN_736[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_737 = {1{$random}};
  tgts_49 = GEN_737[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_738 = {1{$random}};
  tgts_50 = GEN_738[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_739 = {1{$random}};
  tgts_51 = GEN_739[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_740 = {1{$random}};
  tgts_52 = GEN_740[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_741 = {1{$random}};
  tgts_53 = GEN_741[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_742 = {1{$random}};
  tgts_54 = GEN_742[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_743 = {1{$random}};
  tgts_55 = GEN_743[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_744 = {1{$random}};
  tgts_56 = GEN_744[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_745 = {1{$random}};
  tgts_57 = GEN_745[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_746 = {1{$random}};
  tgts_58 = GEN_746[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_747 = {1{$random}};
  tgts_59 = GEN_747[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_748 = {1{$random}};
  tgts_60 = GEN_748[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_749 = {1{$random}};
  tgts_61 = GEN_749[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_750 = {1{$random}};
  tgtPages_0 = GEN_750[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_751 = {1{$random}};
  tgtPages_1 = GEN_751[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_752 = {1{$random}};
  tgtPages_2 = GEN_752[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_753 = {1{$random}};
  tgtPages_3 = GEN_753[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_754 = {1{$random}};
  tgtPages_4 = GEN_754[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_755 = {1{$random}};
  tgtPages_5 = GEN_755[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_756 = {1{$random}};
  tgtPages_6 = GEN_756[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_757 = {1{$random}};
  tgtPages_7 = GEN_757[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_758 = {1{$random}};
  tgtPages_8 = GEN_758[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_759 = {1{$random}};
  tgtPages_9 = GEN_759[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_760 = {1{$random}};
  tgtPages_10 = GEN_760[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_761 = {1{$random}};
  tgtPages_11 = GEN_761[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_762 = {1{$random}};
  tgtPages_12 = GEN_762[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_763 = {1{$random}};
  tgtPages_13 = GEN_763[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_764 = {1{$random}};
  tgtPages_14 = GEN_764[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_765 = {1{$random}};
  tgtPages_15 = GEN_765[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_766 = {1{$random}};
  tgtPages_16 = GEN_766[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_767 = {1{$random}};
  tgtPages_17 = GEN_767[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_768 = {1{$random}};
  tgtPages_18 = GEN_768[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_769 = {1{$random}};
  tgtPages_19 = GEN_769[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_770 = {1{$random}};
  tgtPages_20 = GEN_770[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_771 = {1{$random}};
  tgtPages_21 = GEN_771[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_772 = {1{$random}};
  tgtPages_22 = GEN_772[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_773 = {1{$random}};
  tgtPages_23 = GEN_773[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_774 = {1{$random}};
  tgtPages_24 = GEN_774[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_775 = {1{$random}};
  tgtPages_25 = GEN_775[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_776 = {1{$random}};
  tgtPages_26 = GEN_776[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_777 = {1{$random}};
  tgtPages_27 = GEN_777[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_778 = {1{$random}};
  tgtPages_28 = GEN_778[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_779 = {1{$random}};
  tgtPages_29 = GEN_779[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_780 = {1{$random}};
  tgtPages_30 = GEN_780[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_781 = {1{$random}};
  tgtPages_31 = GEN_781[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_782 = {1{$random}};
  tgtPages_32 = GEN_782[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_783 = {1{$random}};
  tgtPages_33 = GEN_783[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_784 = {1{$random}};
  tgtPages_34 = GEN_784[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_785 = {1{$random}};
  tgtPages_35 = GEN_785[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_786 = {1{$random}};
  tgtPages_36 = GEN_786[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_787 = {1{$random}};
  tgtPages_37 = GEN_787[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_788 = {1{$random}};
  tgtPages_38 = GEN_788[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_789 = {1{$random}};
  tgtPages_39 = GEN_789[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_790 = {1{$random}};
  tgtPages_40 = GEN_790[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_791 = {1{$random}};
  tgtPages_41 = GEN_791[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_792 = {1{$random}};
  tgtPages_42 = GEN_792[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_793 = {1{$random}};
  tgtPages_43 = GEN_793[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_794 = {1{$random}};
  tgtPages_44 = GEN_794[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_795 = {1{$random}};
  tgtPages_45 = GEN_795[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_796 = {1{$random}};
  tgtPages_46 = GEN_796[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_797 = {1{$random}};
  tgtPages_47 = GEN_797[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_798 = {1{$random}};
  tgtPages_48 = GEN_798[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_799 = {1{$random}};
  tgtPages_49 = GEN_799[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_800 = {1{$random}};
  tgtPages_50 = GEN_800[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_801 = {1{$random}};
  tgtPages_51 = GEN_801[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_802 = {1{$random}};
  tgtPages_52 = GEN_802[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_803 = {1{$random}};
  tgtPages_53 = GEN_803[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_804 = {1{$random}};
  tgtPages_54 = GEN_804[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_805 = {1{$random}};
  tgtPages_55 = GEN_805[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_806 = {1{$random}};
  tgtPages_56 = GEN_806[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_807 = {1{$random}};
  tgtPages_57 = GEN_807[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_808 = {1{$random}};
  tgtPages_58 = GEN_808[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_809 = {1{$random}};
  tgtPages_59 = GEN_809[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_810 = {1{$random}};
  tgtPages_60 = GEN_810[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_811 = {1{$random}};
  tgtPages_61 = GEN_811[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_812 = {1{$random}};
  pages_0 = GEN_812[26:0];
  `endif
  `ifdef RANDOMIZE
  GEN_813 = {1{$random}};
  pages_1 = GEN_813[26:0];
  `endif
  `ifdef RANDOMIZE
  GEN_814 = {1{$random}};
  pages_2 = GEN_814[26:0];
  `endif
  `ifdef RANDOMIZE
  GEN_815 = {1{$random}};
  pages_3 = GEN_815[26:0];
  `endif
  `ifdef RANDOMIZE
  GEN_816 = {1{$random}};
  pages_4 = GEN_816[26:0];
  `endif
  `ifdef RANDOMIZE
  GEN_817 = {1{$random}};
  pages_5 = GEN_817[26:0];
  `endif
  `ifdef RANDOMIZE
  GEN_818 = {1{$random}};
  pageValid = GEN_818[5:0];
  `endif
  `ifdef RANDOMIZE
  GEN_819 = {2{$random}};
  useRAS = GEN_819[61:0];
  `endif
  `ifdef RANDOMIZE
  GEN_820 = {2{$random}};
  isJump = GEN_820[61:0];
  `endif
  `ifdef RANDOMIZE
  GEN_821 = {1{$random}};
  T_977 = GEN_821[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_822 = {1{$random}};
  T_978_prediction_valid = GEN_822[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_823 = {1{$random}};
  T_978_prediction_bits_taken = GEN_823[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_824 = {1{$random}};
  T_978_prediction_bits_mask = GEN_824[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_825 = {1{$random}};
  T_978_prediction_bits_bridx = GEN_825[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_826 = {2{$random}};
  T_978_prediction_bits_target = GEN_826[38:0];
  `endif
  `ifdef RANDOMIZE
  GEN_827 = {1{$random}};
  T_978_prediction_bits_entry = GEN_827[5:0];
  `endif
  `ifdef RANDOMIZE
  GEN_828 = {1{$random}};
  T_978_prediction_bits_bht_history = GEN_828[6:0];
  `endif
  `ifdef RANDOMIZE
  GEN_829 = {1{$random}};
  T_978_prediction_bits_bht_value = GEN_829[1:0];
  `endif
  `ifdef RANDOMIZE
  GEN_830 = {2{$random}};
  T_978_pc = GEN_830[38:0];
  `endif
  `ifdef RANDOMIZE
  GEN_831 = {2{$random}};
  T_978_target = GEN_831[38:0];
  `endif
  `ifdef RANDOMIZE
  GEN_832 = {1{$random}};
  T_978_taken = GEN_832[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_833 = {1{$random}};
  T_978_isJump = GEN_833[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_834 = {1{$random}};
  T_978_isReturn = GEN_834[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_835 = {2{$random}};
  T_978_br_pc = GEN_835[38:0];
  `endif
  `ifdef RANDOMIZE
  GEN_836 = {1{$random}};
  resetting = GEN_836[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_837 = {1{$random}};
  nextRepl = GEN_837[5:0];
  `endif
  `ifdef RANDOMIZE
  GEN_838 = {1{$random}};
  nextPageRepl = GEN_838[2:0];
  `endif
  GEN_839 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 128; initvar = initvar+1)
    T_2731[initvar] = GEN_839[1:0];
  `endif
  `ifdef RANDOMIZE
  GEN_840 = {1{$random}};
  T_2733 = GEN_840[6:0];
  `endif
  `ifdef RANDOMIZE
  GEN_841 = {1{$random}};
  T_2774 = GEN_841[1:0];
  `endif
  `ifdef RANDOMIZE
  GEN_842 = {1{$random}};
  T_2776 = GEN_842[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_843 = {2{$random}};
  T_2783_0 = GEN_843[38:0];
  `endif
  `ifdef RANDOMIZE
  GEN_844 = {2{$random}};
  T_2783_1 = GEN_844[38:0];
  `endif
  end
`endif
  always @(posedge clk) begin
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h0 == T_2127) begin
          idxs_0 <= GEN_0;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h1 == T_2127) begin
          idxs_1 <= GEN_0;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h2 == T_2127) begin
          idxs_2 <= GEN_0;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h3 == T_2127) begin
          idxs_3 <= GEN_0;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h4 == T_2127) begin
          idxs_4 <= GEN_0;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h5 == T_2127) begin
          idxs_5 <= GEN_0;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h6 == T_2127) begin
          idxs_6 <= GEN_0;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h7 == T_2127) begin
          idxs_7 <= GEN_0;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h8 == T_2127) begin
          idxs_8 <= GEN_0;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h9 == T_2127) begin
          idxs_9 <= GEN_0;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'ha == T_2127) begin
          idxs_10 <= GEN_0;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'hb == T_2127) begin
          idxs_11 <= GEN_0;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'hc == T_2127) begin
          idxs_12 <= GEN_0;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'hd == T_2127) begin
          idxs_13 <= GEN_0;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'he == T_2127) begin
          idxs_14 <= GEN_0;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'hf == T_2127) begin
          idxs_15 <= GEN_0;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h10 == T_2127) begin
          idxs_16 <= GEN_0;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h11 == T_2127) begin
          idxs_17 <= GEN_0;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h12 == T_2127) begin
          idxs_18 <= GEN_0;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h13 == T_2127) begin
          idxs_19 <= GEN_0;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h14 == T_2127) begin
          idxs_20 <= GEN_0;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h15 == T_2127) begin
          idxs_21 <= GEN_0;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h16 == T_2127) begin
          idxs_22 <= GEN_0;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h17 == T_2127) begin
          idxs_23 <= GEN_0;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h18 == T_2127) begin
          idxs_24 <= GEN_0;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h19 == T_2127) begin
          idxs_25 <= GEN_0;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h1a == T_2127) begin
          idxs_26 <= GEN_0;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h1b == T_2127) begin
          idxs_27 <= GEN_0;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h1c == T_2127) begin
          idxs_28 <= GEN_0;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h1d == T_2127) begin
          idxs_29 <= GEN_0;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h1e == T_2127) begin
          idxs_30 <= GEN_0;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h1f == T_2127) begin
          idxs_31 <= GEN_0;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h20 == T_2127) begin
          idxs_32 <= GEN_0;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h21 == T_2127) begin
          idxs_33 <= GEN_0;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h22 == T_2127) begin
          idxs_34 <= GEN_0;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h23 == T_2127) begin
          idxs_35 <= GEN_0;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h24 == T_2127) begin
          idxs_36 <= GEN_0;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h25 == T_2127) begin
          idxs_37 <= GEN_0;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h26 == T_2127) begin
          idxs_38 <= GEN_0;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h27 == T_2127) begin
          idxs_39 <= GEN_0;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h28 == T_2127) begin
          idxs_40 <= GEN_0;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h29 == T_2127) begin
          idxs_41 <= GEN_0;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h2a == T_2127) begin
          idxs_42 <= GEN_0;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h2b == T_2127) begin
          idxs_43 <= GEN_0;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h2c == T_2127) begin
          idxs_44 <= GEN_0;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h2d == T_2127) begin
          idxs_45 <= GEN_0;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h2e == T_2127) begin
          idxs_46 <= GEN_0;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h2f == T_2127) begin
          idxs_47 <= GEN_0;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h30 == T_2127) begin
          idxs_48 <= GEN_0;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h31 == T_2127) begin
          idxs_49 <= GEN_0;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h32 == T_2127) begin
          idxs_50 <= GEN_0;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h33 == T_2127) begin
          idxs_51 <= GEN_0;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h34 == T_2127) begin
          idxs_52 <= GEN_0;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h35 == T_2127) begin
          idxs_53 <= GEN_0;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h36 == T_2127) begin
          idxs_54 <= GEN_0;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h37 == T_2127) begin
          idxs_55 <= GEN_0;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h38 == T_2127) begin
          idxs_56 <= GEN_0;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h39 == T_2127) begin
          idxs_57 <= GEN_0;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h3a == T_2127) begin
          idxs_58 <= GEN_0;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h3b == T_2127) begin
          idxs_59 <= GEN_0;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h3c == T_2127) begin
          idxs_60 <= GEN_0;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h3d == T_2127) begin
          idxs_61 <= GEN_0;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h0 == T_2127) begin
          idxPages_0 <= GEN_2;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h1 == T_2127) begin
          idxPages_1 <= GEN_2;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h2 == T_2127) begin
          idxPages_2 <= GEN_2;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h3 == T_2127) begin
          idxPages_3 <= GEN_2;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h4 == T_2127) begin
          idxPages_4 <= GEN_2;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h5 == T_2127) begin
          idxPages_5 <= GEN_2;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h6 == T_2127) begin
          idxPages_6 <= GEN_2;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h7 == T_2127) begin
          idxPages_7 <= GEN_2;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h8 == T_2127) begin
          idxPages_8 <= GEN_2;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h9 == T_2127) begin
          idxPages_9 <= GEN_2;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'ha == T_2127) begin
          idxPages_10 <= GEN_2;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'hb == T_2127) begin
          idxPages_11 <= GEN_2;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'hc == T_2127) begin
          idxPages_12 <= GEN_2;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'hd == T_2127) begin
          idxPages_13 <= GEN_2;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'he == T_2127) begin
          idxPages_14 <= GEN_2;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'hf == T_2127) begin
          idxPages_15 <= GEN_2;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h10 == T_2127) begin
          idxPages_16 <= GEN_2;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h11 == T_2127) begin
          idxPages_17 <= GEN_2;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h12 == T_2127) begin
          idxPages_18 <= GEN_2;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h13 == T_2127) begin
          idxPages_19 <= GEN_2;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h14 == T_2127) begin
          idxPages_20 <= GEN_2;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h15 == T_2127) begin
          idxPages_21 <= GEN_2;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h16 == T_2127) begin
          idxPages_22 <= GEN_2;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h17 == T_2127) begin
          idxPages_23 <= GEN_2;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h18 == T_2127) begin
          idxPages_24 <= GEN_2;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h19 == T_2127) begin
          idxPages_25 <= GEN_2;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h1a == T_2127) begin
          idxPages_26 <= GEN_2;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h1b == T_2127) begin
          idxPages_27 <= GEN_2;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h1c == T_2127) begin
          idxPages_28 <= GEN_2;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h1d == T_2127) begin
          idxPages_29 <= GEN_2;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h1e == T_2127) begin
          idxPages_30 <= GEN_2;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h1f == T_2127) begin
          idxPages_31 <= GEN_2;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h20 == T_2127) begin
          idxPages_32 <= GEN_2;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h21 == T_2127) begin
          idxPages_33 <= GEN_2;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h22 == T_2127) begin
          idxPages_34 <= GEN_2;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h23 == T_2127) begin
          idxPages_35 <= GEN_2;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h24 == T_2127) begin
          idxPages_36 <= GEN_2;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h25 == T_2127) begin
          idxPages_37 <= GEN_2;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h26 == T_2127) begin
          idxPages_38 <= GEN_2;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h27 == T_2127) begin
          idxPages_39 <= GEN_2;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h28 == T_2127) begin
          idxPages_40 <= GEN_2;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h29 == T_2127) begin
          idxPages_41 <= GEN_2;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h2a == T_2127) begin
          idxPages_42 <= GEN_2;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h2b == T_2127) begin
          idxPages_43 <= GEN_2;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h2c == T_2127) begin
          idxPages_44 <= GEN_2;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h2d == T_2127) begin
          idxPages_45 <= GEN_2;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h2e == T_2127) begin
          idxPages_46 <= GEN_2;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h2f == T_2127) begin
          idxPages_47 <= GEN_2;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h30 == T_2127) begin
          idxPages_48 <= GEN_2;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h31 == T_2127) begin
          idxPages_49 <= GEN_2;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h32 == T_2127) begin
          idxPages_50 <= GEN_2;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h33 == T_2127) begin
          idxPages_51 <= GEN_2;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h34 == T_2127) begin
          idxPages_52 <= GEN_2;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h35 == T_2127) begin
          idxPages_53 <= GEN_2;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h36 == T_2127) begin
          idxPages_54 <= GEN_2;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h37 == T_2127) begin
          idxPages_55 <= GEN_2;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h38 == T_2127) begin
          idxPages_56 <= GEN_2;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h39 == T_2127) begin
          idxPages_57 <= GEN_2;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h3a == T_2127) begin
          idxPages_58 <= GEN_2;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h3b == T_2127) begin
          idxPages_59 <= GEN_2;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h3c == T_2127) begin
          idxPages_60 <= GEN_2;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h3d == T_2127) begin
          idxPages_61 <= GEN_2;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h0 == T_2127) begin
          tgts_0 <= GEN_1;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h1 == T_2127) begin
          tgts_1 <= GEN_1;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h2 == T_2127) begin
          tgts_2 <= GEN_1;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h3 == T_2127) begin
          tgts_3 <= GEN_1;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h4 == T_2127) begin
          tgts_4 <= GEN_1;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h5 == T_2127) begin
          tgts_5 <= GEN_1;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h6 == T_2127) begin
          tgts_6 <= GEN_1;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h7 == T_2127) begin
          tgts_7 <= GEN_1;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h8 == T_2127) begin
          tgts_8 <= GEN_1;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h9 == T_2127) begin
          tgts_9 <= GEN_1;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'ha == T_2127) begin
          tgts_10 <= GEN_1;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'hb == T_2127) begin
          tgts_11 <= GEN_1;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'hc == T_2127) begin
          tgts_12 <= GEN_1;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'hd == T_2127) begin
          tgts_13 <= GEN_1;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'he == T_2127) begin
          tgts_14 <= GEN_1;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'hf == T_2127) begin
          tgts_15 <= GEN_1;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h10 == T_2127) begin
          tgts_16 <= GEN_1;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h11 == T_2127) begin
          tgts_17 <= GEN_1;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h12 == T_2127) begin
          tgts_18 <= GEN_1;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h13 == T_2127) begin
          tgts_19 <= GEN_1;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h14 == T_2127) begin
          tgts_20 <= GEN_1;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h15 == T_2127) begin
          tgts_21 <= GEN_1;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h16 == T_2127) begin
          tgts_22 <= GEN_1;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h17 == T_2127) begin
          tgts_23 <= GEN_1;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h18 == T_2127) begin
          tgts_24 <= GEN_1;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h19 == T_2127) begin
          tgts_25 <= GEN_1;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h1a == T_2127) begin
          tgts_26 <= GEN_1;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h1b == T_2127) begin
          tgts_27 <= GEN_1;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h1c == T_2127) begin
          tgts_28 <= GEN_1;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h1d == T_2127) begin
          tgts_29 <= GEN_1;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h1e == T_2127) begin
          tgts_30 <= GEN_1;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h1f == T_2127) begin
          tgts_31 <= GEN_1;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h20 == T_2127) begin
          tgts_32 <= GEN_1;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h21 == T_2127) begin
          tgts_33 <= GEN_1;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h22 == T_2127) begin
          tgts_34 <= GEN_1;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h23 == T_2127) begin
          tgts_35 <= GEN_1;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h24 == T_2127) begin
          tgts_36 <= GEN_1;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h25 == T_2127) begin
          tgts_37 <= GEN_1;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h26 == T_2127) begin
          tgts_38 <= GEN_1;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h27 == T_2127) begin
          tgts_39 <= GEN_1;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h28 == T_2127) begin
          tgts_40 <= GEN_1;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h29 == T_2127) begin
          tgts_41 <= GEN_1;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h2a == T_2127) begin
          tgts_42 <= GEN_1;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h2b == T_2127) begin
          tgts_43 <= GEN_1;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h2c == T_2127) begin
          tgts_44 <= GEN_1;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h2d == T_2127) begin
          tgts_45 <= GEN_1;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h2e == T_2127) begin
          tgts_46 <= GEN_1;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h2f == T_2127) begin
          tgts_47 <= GEN_1;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h30 == T_2127) begin
          tgts_48 <= GEN_1;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h31 == T_2127) begin
          tgts_49 <= GEN_1;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h32 == T_2127) begin
          tgts_50 <= GEN_1;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h33 == T_2127) begin
          tgts_51 <= GEN_1;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h34 == T_2127) begin
          tgts_52 <= GEN_1;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h35 == T_2127) begin
          tgts_53 <= GEN_1;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h36 == T_2127) begin
          tgts_54 <= GEN_1;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h37 == T_2127) begin
          tgts_55 <= GEN_1;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h38 == T_2127) begin
          tgts_56 <= GEN_1;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h39 == T_2127) begin
          tgts_57 <= GEN_1;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h3a == T_2127) begin
          tgts_58 <= GEN_1;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h3b == T_2127) begin
          tgts_59 <= GEN_1;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h3c == T_2127) begin
          tgts_60 <= GEN_1;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h3d == T_2127) begin
          tgts_61 <= GEN_1;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h0 == T_2127) begin
          tgtPages_0 <= GEN_3;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h1 == T_2127) begin
          tgtPages_1 <= GEN_3;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h2 == T_2127) begin
          tgtPages_2 <= GEN_3;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h3 == T_2127) begin
          tgtPages_3 <= GEN_3;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h4 == T_2127) begin
          tgtPages_4 <= GEN_3;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h5 == T_2127) begin
          tgtPages_5 <= GEN_3;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h6 == T_2127) begin
          tgtPages_6 <= GEN_3;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h7 == T_2127) begin
          tgtPages_7 <= GEN_3;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h8 == T_2127) begin
          tgtPages_8 <= GEN_3;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h9 == T_2127) begin
          tgtPages_9 <= GEN_3;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'ha == T_2127) begin
          tgtPages_10 <= GEN_3;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'hb == T_2127) begin
          tgtPages_11 <= GEN_3;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'hc == T_2127) begin
          tgtPages_12 <= GEN_3;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'hd == T_2127) begin
          tgtPages_13 <= GEN_3;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'he == T_2127) begin
          tgtPages_14 <= GEN_3;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'hf == T_2127) begin
          tgtPages_15 <= GEN_3;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h10 == T_2127) begin
          tgtPages_16 <= GEN_3;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h11 == T_2127) begin
          tgtPages_17 <= GEN_3;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h12 == T_2127) begin
          tgtPages_18 <= GEN_3;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h13 == T_2127) begin
          tgtPages_19 <= GEN_3;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h14 == T_2127) begin
          tgtPages_20 <= GEN_3;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h15 == T_2127) begin
          tgtPages_21 <= GEN_3;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h16 == T_2127) begin
          tgtPages_22 <= GEN_3;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h17 == T_2127) begin
          tgtPages_23 <= GEN_3;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h18 == T_2127) begin
          tgtPages_24 <= GEN_3;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h19 == T_2127) begin
          tgtPages_25 <= GEN_3;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h1a == T_2127) begin
          tgtPages_26 <= GEN_3;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h1b == T_2127) begin
          tgtPages_27 <= GEN_3;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h1c == T_2127) begin
          tgtPages_28 <= GEN_3;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h1d == T_2127) begin
          tgtPages_29 <= GEN_3;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h1e == T_2127) begin
          tgtPages_30 <= GEN_3;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h1f == T_2127) begin
          tgtPages_31 <= GEN_3;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h20 == T_2127) begin
          tgtPages_32 <= GEN_3;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h21 == T_2127) begin
          tgtPages_33 <= GEN_3;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h22 == T_2127) begin
          tgtPages_34 <= GEN_3;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h23 == T_2127) begin
          tgtPages_35 <= GEN_3;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h24 == T_2127) begin
          tgtPages_36 <= GEN_3;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h25 == T_2127) begin
          tgtPages_37 <= GEN_3;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h26 == T_2127) begin
          tgtPages_38 <= GEN_3;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h27 == T_2127) begin
          tgtPages_39 <= GEN_3;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h28 == T_2127) begin
          tgtPages_40 <= GEN_3;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h29 == T_2127) begin
          tgtPages_41 <= GEN_3;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h2a == T_2127) begin
          tgtPages_42 <= GEN_3;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h2b == T_2127) begin
          tgtPages_43 <= GEN_3;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h2c == T_2127) begin
          tgtPages_44 <= GEN_3;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h2d == T_2127) begin
          tgtPages_45 <= GEN_3;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h2e == T_2127) begin
          tgtPages_46 <= GEN_3;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h2f == T_2127) begin
          tgtPages_47 <= GEN_3;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h30 == T_2127) begin
          tgtPages_48 <= GEN_3;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h31 == T_2127) begin
          tgtPages_49 <= GEN_3;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h32 == T_2127) begin
          tgtPages_50 <= GEN_3;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h33 == T_2127) begin
          tgtPages_51 <= GEN_3;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h34 == T_2127) begin
          tgtPages_52 <= GEN_3;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h35 == T_2127) begin
          tgtPages_53 <= GEN_3;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h36 == T_2127) begin
          tgtPages_54 <= GEN_3;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h37 == T_2127) begin
          tgtPages_55 <= GEN_3;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h38 == T_2127) begin
          tgtPages_56 <= GEN_3;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h39 == T_2127) begin
          tgtPages_57 <= GEN_3;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h3a == T_2127) begin
          tgtPages_58 <= GEN_3;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h3b == T_2127) begin
          tgtPages_59 <= GEN_3;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h3c == T_2127) begin
          tgtPages_60 <= GEN_3;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(6'h3d == T_2127) begin
          tgtPages_61 <= GEN_3;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(T_2148) begin
          if(T_2143) begin
            pages_0 <= T_1603;
          end else begin
            pages_0 <= T_1159;
          end
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(T_2155) begin
          if(T_2143) begin
            pages_1 <= T_1159;
          end else begin
            pages_1 <= T_1603;
          end
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(T_2149) begin
          if(T_2143) begin
            pages_2 <= T_1603;
          end else begin
            pages_2 <= T_1159;
          end
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(T_2156) begin
          if(T_2143) begin
            pages_3 <= T_1159;
          end else begin
            pages_3 <= T_1603;
          end
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(T_2150) begin
          if(T_2143) begin
            pages_4 <= T_1603;
          end else begin
            pages_4 <= T_1159;
          end
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2118) begin
        if(T_2157) begin
          if(T_2143) begin
            pages_5 <= T_1159;
          end else begin
            pages_5 <= T_1603;
          end
        end
      end
    end
    if(reset) begin
      pageValid <= 6'h0;
    end else begin
      pageValid <= GEN_538[5:0];
    end
    if(1'h0) begin
    end else begin
      useRAS <= GEN_530[61:0];
    end
    if(1'h0) begin
    end else begin
      isJump <= GEN_531[61:0];
    end
    if(reset) begin
      T_977 <= 1'h0;
    end else begin
      T_977 <= io_btb_update_valid;
    end
    if(1'h0) begin
    end else begin
      if(io_btb_update_valid) begin
        T_978_prediction_valid <= io_btb_update_bits_prediction_valid;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_btb_update_valid) begin
        T_978_prediction_bits_taken <= io_btb_update_bits_prediction_bits_taken;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_btb_update_valid) begin
        T_978_prediction_bits_mask <= io_btb_update_bits_prediction_bits_mask;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_btb_update_valid) begin
        T_978_prediction_bits_bridx <= io_btb_update_bits_prediction_bits_bridx;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_btb_update_valid) begin
        T_978_prediction_bits_target <= io_btb_update_bits_prediction_bits_target;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_btb_update_valid) begin
        T_978_prediction_bits_entry <= io_btb_update_bits_prediction_bits_entry;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_btb_update_valid) begin
        T_978_prediction_bits_bht_history <= io_btb_update_bits_prediction_bits_bht_history;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_btb_update_valid) begin
        T_978_prediction_bits_bht_value <= io_btb_update_bits_prediction_bits_bht_value;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_btb_update_valid) begin
        T_978_pc <= io_btb_update_bits_pc;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_btb_update_valid) begin
        T_978_target <= io_btb_update_bits_target;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_btb_update_valid) begin
        T_978_taken <= io_btb_update_bits_taken;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_btb_update_valid) begin
        T_978_isJump <= io_btb_update_bits_isJump;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_btb_update_valid) begin
        T_978_isReturn <= io_btb_update_bits_isReturn;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_btb_update_valid) begin
        T_978_br_pc <= io_btb_update_bits_br_pc;
      end
    end
    if(reset) begin
      resetting <= 1'h1;
    end else begin
      if(wrap) begin
        resetting <= 1'h0;
      end
    end
    if(reset) begin
      nextRepl <= 6'h0;
    end else begin
      if(T_2051) begin
        if(T_2054) begin
          nextRepl <= 6'h0;
        end else begin
          nextRepl <= T_2057;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2106) begin
        if(T_2114) begin
          nextPageRepl <= {{2'd0}, T_2115};
        end else begin
          nextPageRepl <= T_2112;
        end
      end
    end
    if(T_2731_T_2756_en & T_2731_T_2756_mask) begin
      T_2731[T_2731_T_2756_addr] <= T_2731_T_2756_data;
    end
    if(1'h0) begin
    end else begin
      if(T_2753) begin
        if(io_bht_update_bits_mispredict) begin
          T_2733 <= T_2767;
        end else begin
          if(T_2740) begin
            T_2733 <= T_2752;
          end
        end
      end else begin
        if(T_2740) begin
          T_2733 <= T_2752;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(io_ras_update_valid) begin
        if(T_2810) begin
          if(T_2791) begin
            T_2774 <= T_2817;
          end else begin
            if(io_ras_update_bits_isCall) begin
              if(T_2794) begin
                T_2774 <= T_2797;
              end
            end
          end
        end else begin
          if(io_ras_update_bits_isCall) begin
            if(T_2794) begin
              T_2774 <= T_2797;
            end
          end
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(io_ras_update_valid) begin
        if(T_2810) begin
          if(T_2791) begin
            T_2776 <= T_2824;
          end else begin
            if(io_ras_update_bits_isCall) begin
              T_2776 <= T_2804;
            end
          end
        end else begin
          if(io_ras_update_bits_isCall) begin
            T_2776 <= T_2804;
          end
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(io_ras_update_valid) begin
        if(io_ras_update_bits_isCall) begin
          if(1'h0 == T_2804) begin
            T_2783_0 <= GEN_5;
          end
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(io_ras_update_valid) begin
        if(io_ras_update_bits_isCall) begin
          if(T_2804) begin
            T_2783_1 <= GEN_5;
          end
        end
      end
    end
    `ifndef SYNTHESIS
    `ifdef PRINTF_COND
      if (`PRINTF_COND) begin
    `endif
        if (T_2118 & T_2123) begin
          $fwrite(32'h80000002,"Assertion failed: BTB request != I$ target\n    at btb.scala:208 assert(resetting || io.req.bits.addr === r_btb_update.bits.target, \"BTB request != I$ target\")\n");
        end
    `ifdef PRINTF_COND
      end
    `endif
    `endif
    `ifndef SYNTHESIS
    `ifdef STOP_COND
      if (`STOP_COND) begin
    `endif
        if (T_2118 & T_2123) begin
          $fatal;
        end
    `ifdef STOP_COND
      end
    `endif
    `endif
  end
endmodule
module Queue(
  input   clk,
  input   reset,
  output  io_enq_ready,
  input   io_enq_valid,
  input  [31:0] io_enq_bits_data,
  input  [63:0] io_enq_bits_datablock,
  input   io_deq_ready,
  output  io_deq_valid,
  output [31:0] io_deq_bits_data,
  output [63:0] io_deq_bits_datablock,
  output  io_count
);
  reg [31:0] ram_data [0:0];
  reg [31:0] GEN_0;
  wire [31:0] ram_data_T_744_data;
  wire  ram_data_T_744_addr;
  wire  ram_data_T_744_en;
  wire [31:0] ram_data_T_665_data;
  wire  ram_data_T_665_addr;
  wire  ram_data_T_665_mask;
  wire  ram_data_T_665_en;
  reg [63:0] ram_datablock [0:0];
  reg [63:0] GEN_1;
  wire [63:0] ram_datablock_T_744_data;
  wire  ram_datablock_T_744_addr;
  wire  ram_datablock_T_744_en;
  wire [63:0] ram_datablock_T_665_data;
  wire  ram_datablock_T_665_addr;
  wire  ram_datablock_T_665_mask;
  wire  ram_datablock_T_665_en;
  reg  maybe_full;
  reg [31:0] GEN_2;
  wire  T_662;
  wire  T_663;
  wire  do_enq;
  wire  T_664;
  wire  do_deq;
  wire  T_739;
  wire  GEN_7;
  wire  T_741;
  wire  GEN_8;
  wire [1:0] T_817;
  wire  ptr_diff;
  wire [1:0] T_819;
  assign io_enq_ready = GEN_8;
  assign io_deq_valid = T_741;
  assign io_deq_bits_data = ram_data_T_744_data;
  assign io_deq_bits_datablock = ram_datablock_T_744_data;
  assign io_count = T_819[0];
  assign ram_data_T_744_addr = 1'h0;
  assign ram_data_T_744_en = 1'h1;
  assign ram_data_T_744_data = ram_data[ram_data_T_744_addr];
  assign ram_data_T_665_data = io_enq_bits_data;
  assign ram_data_T_665_addr = 1'h0;
  assign ram_data_T_665_mask = do_enq;
  assign ram_data_T_665_en = do_enq;
  assign ram_datablock_T_744_addr = 1'h0;
  assign ram_datablock_T_744_en = 1'h1;
  assign ram_datablock_T_744_data = ram_datablock[ram_datablock_T_744_addr];
  assign ram_datablock_T_665_data = io_enq_bits_datablock;
  assign ram_datablock_T_665_addr = 1'h0;
  assign ram_datablock_T_665_mask = do_enq;
  assign ram_datablock_T_665_en = do_enq;
  assign T_662 = maybe_full == 1'h0;
  assign T_663 = io_enq_ready & io_enq_valid;
  assign do_enq = T_663;
  assign T_664 = io_deq_ready & io_deq_valid;
  assign do_deq = T_664;
  assign T_739 = do_enq != do_deq;
  assign GEN_7 = T_739 ? do_enq : maybe_full;
  assign T_741 = T_662 == 1'h0;
  assign GEN_8 = io_deq_ready ? 1'h1 : T_662;
  assign T_817 = 1'h0 - 1'h0;
  assign ptr_diff = T_817[0:0];
  assign T_819 = {maybe_full,ptr_diff};
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifndef verilator
      #0.002;
    `endif
  GEN_0 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 1; initvar = initvar+1)
    ram_data[initvar] = GEN_0[31:0];
  `endif
  GEN_1 = {2{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 1; initvar = initvar+1)
    ram_datablock[initvar] = GEN_1[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_2 = {1{$random}};
  maybe_full = GEN_2[0:0];
  `endif
  end
`endif
  always @(posedge clk) begin
    if(ram_data_T_665_en & ram_data_T_665_mask) begin
      ram_data[ram_data_T_665_addr] <= ram_data_T_665_data;
    end
    if(ram_datablock_T_665_en & ram_datablock_T_665_mask) begin
      ram_datablock[ram_datablock_T_665_addr] <= ram_datablock_T_665_data;
    end
    if(reset) begin
      maybe_full <= 1'h0;
    end else begin
      if(T_739) begin
        maybe_full <= do_enq;
      end
    end
  end
endmodule
module Frontend(
  input   clk,
  input   reset,
  input   io_cpu_req_valid,
  input  [39:0] io_cpu_req_bits_pc,
  input   io_cpu_req_bits_speculative,
  input   io_cpu_resp_ready,
  output  io_cpu_resp_valid,
  output [39:0] io_cpu_resp_bits_pc,
  output [31:0] io_cpu_resp_bits_data_0,
  output  io_cpu_resp_bits_mask,
  output  io_cpu_resp_bits_xcpt_if,
  output  io_cpu_resp_bits_replay,
  output  io_cpu_btb_resp_valid,
  output  io_cpu_btb_resp_bits_taken,
  output  io_cpu_btb_resp_bits_mask,
  output  io_cpu_btb_resp_bits_bridx,
  output [38:0] io_cpu_btb_resp_bits_target,
  output [5:0] io_cpu_btb_resp_bits_entry,
  output [6:0] io_cpu_btb_resp_bits_bht_history,
  output [1:0] io_cpu_btb_resp_bits_bht_value,
  input   io_cpu_btb_update_valid,
  input   io_cpu_btb_update_bits_prediction_valid,
  input   io_cpu_btb_update_bits_prediction_bits_taken,
  input   io_cpu_btb_update_bits_prediction_bits_mask,
  input   io_cpu_btb_update_bits_prediction_bits_bridx,
  input  [38:0] io_cpu_btb_update_bits_prediction_bits_target,
  input  [5:0] io_cpu_btb_update_bits_prediction_bits_entry,
  input  [6:0] io_cpu_btb_update_bits_prediction_bits_bht_history,
  input  [1:0] io_cpu_btb_update_bits_prediction_bits_bht_value,
  input  [38:0] io_cpu_btb_update_bits_pc,
  input  [38:0] io_cpu_btb_update_bits_target,
  input   io_cpu_btb_update_bits_taken,
  input   io_cpu_btb_update_bits_isJump,
  input   io_cpu_btb_update_bits_isReturn,
  input  [38:0] io_cpu_btb_update_bits_br_pc,
  input   io_cpu_bht_update_valid,
  input   io_cpu_bht_update_bits_prediction_valid,
  input   io_cpu_bht_update_bits_prediction_bits_taken,
  input   io_cpu_bht_update_bits_prediction_bits_mask,
  input   io_cpu_bht_update_bits_prediction_bits_bridx,
  input  [38:0] io_cpu_bht_update_bits_prediction_bits_target,
  input  [5:0] io_cpu_bht_update_bits_prediction_bits_entry,
  input  [6:0] io_cpu_bht_update_bits_prediction_bits_bht_history,
  input  [1:0] io_cpu_bht_update_bits_prediction_bits_bht_value,
  input  [38:0] io_cpu_bht_update_bits_pc,
  input   io_cpu_bht_update_bits_taken,
  input   io_cpu_bht_update_bits_mispredict,
  input   io_cpu_ras_update_valid,
  input   io_cpu_ras_update_bits_isCall,
  input   io_cpu_ras_update_bits_isReturn,
  input  [38:0] io_cpu_ras_update_bits_returnAddr,
  input   io_cpu_ras_update_bits_prediction_valid,
  input   io_cpu_ras_update_bits_prediction_bits_taken,
  input   io_cpu_ras_update_bits_prediction_bits_mask,
  input   io_cpu_ras_update_bits_prediction_bits_bridx,
  input  [38:0] io_cpu_ras_update_bits_prediction_bits_target,
  input  [5:0] io_cpu_ras_update_bits_prediction_bits_entry,
  input  [6:0] io_cpu_ras_update_bits_prediction_bits_bht_history,
  input  [1:0] io_cpu_ras_update_bits_prediction_bits_bht_value,
  input   io_cpu_flush_icache,
  input   io_cpu_flush_tlb,
  output [39:0] io_cpu_npc,
  input   io_ptw_req_ready,
  output  io_ptw_req_valid,
  output [1:0] io_ptw_req_bits_prv,
  output  io_ptw_req_bits_pum,
  output  io_ptw_req_bits_mxr,
  output [26:0] io_ptw_req_bits_addr,
  output  io_ptw_req_bits_store,
  output  io_ptw_req_bits_fetch,
  input   io_ptw_resp_valid,
  input  [15:0] io_ptw_resp_bits_pte_reserved_for_hardware,
  input  [37:0] io_ptw_resp_bits_pte_ppn,
  input  [1:0] io_ptw_resp_bits_pte_reserved_for_software,
  input   io_ptw_resp_bits_pte_d,
  input   io_ptw_resp_bits_pte_a,
  input   io_ptw_resp_bits_pte_g,
  input   io_ptw_resp_bits_pte_u,
  input   io_ptw_resp_bits_pte_x,
  input   io_ptw_resp_bits_pte_w,
  input   io_ptw_resp_bits_pte_r,
  input   io_ptw_resp_bits_pte_v,
  input  [6:0] io_ptw_ptbr_asid,
  input  [37:0] io_ptw_ptbr_ppn,
  input   io_ptw_invalidate,
  input   io_ptw_status_debug,
  input  [1:0] io_ptw_status_prv,
  input   io_ptw_status_sd,
  input  [30:0] io_ptw_status_zero3,
  input   io_ptw_status_sd_rv32,
  input  [1:0] io_ptw_status_zero2,
  input  [4:0] io_ptw_status_vm,
  input  [3:0] io_ptw_status_zero1,
  input   io_ptw_status_mxr,
  input   io_ptw_status_pum,
  input   io_ptw_status_mprv,
  input  [1:0] io_ptw_status_xs,
  input  [1:0] io_ptw_status_fs,
  input  [1:0] io_ptw_status_mpp,
  input  [1:0] io_ptw_status_hpp,
  input   io_ptw_status_spp,
  input   io_ptw_status_mpie,
  input   io_ptw_status_hpie,
  input   io_ptw_status_spie,
  input   io_ptw_status_upie,
  input   io_ptw_status_mie,
  input   io_ptw_status_hie,
  input   io_ptw_status_sie,
  input   io_ptw_status_uie,
  input   io_mem_acquire_ready,
  output  io_mem_acquire_valid,
  output [25:0] io_mem_acquire_bits_addr_block,
  output  io_mem_acquire_bits_client_xact_id,
  output [2:0] io_mem_acquire_bits_addr_beat,
  output  io_mem_acquire_bits_is_builtin_type,
  output [2:0] io_mem_acquire_bits_a_type,
  output [11:0] io_mem_acquire_bits_union,
  output [63:0] io_mem_acquire_bits_data,
  output  io_mem_grant_ready,
  input   io_mem_grant_valid,
  input  [2:0] io_mem_grant_bits_addr_beat,
  input   io_mem_grant_bits_client_xact_id,
  input  [3:0] io_mem_grant_bits_manager_xact_id,
  input   io_mem_grant_bits_is_builtin_type,
  input  [3:0] io_mem_grant_bits_g_type,
  input  [63:0] io_mem_grant_bits_data
);
  wire  icache_clk;
  wire  icache_reset;
  wire  icache_io_req_valid;
  wire [38:0] icache_io_req_bits_addr;
  wire [19:0] icache_io_s1_ppn;
  wire  icache_io_s1_kill;
  wire  icache_io_s2_kill;
  wire  icache_io_resp_ready;
  wire  icache_io_resp_valid;
  wire [31:0] icache_io_resp_bits_data;
  wire [63:0] icache_io_resp_bits_datablock;
  wire  icache_io_invalidate;
  wire  icache_io_mem_acquire_ready;
  wire  icache_io_mem_acquire_valid;
  wire [25:0] icache_io_mem_acquire_bits_addr_block;
  wire  icache_io_mem_acquire_bits_client_xact_id;
  wire [2:0] icache_io_mem_acquire_bits_addr_beat;
  wire  icache_io_mem_acquire_bits_is_builtin_type;
  wire [2:0] icache_io_mem_acquire_bits_a_type;
  wire [11:0] icache_io_mem_acquire_bits_union;
  wire [63:0] icache_io_mem_acquire_bits_data;
  wire  icache_io_mem_grant_ready;
  wire  icache_io_mem_grant_valid;
  wire [2:0] icache_io_mem_grant_bits_addr_beat;
  wire  icache_io_mem_grant_bits_client_xact_id;
  wire [3:0] icache_io_mem_grant_bits_manager_xact_id;
  wire  icache_io_mem_grant_bits_is_builtin_type;
  wire [3:0] icache_io_mem_grant_bits_g_type;
  wire [63:0] icache_io_mem_grant_bits_data;
  wire  tlb_clk;
  wire  tlb_reset;
  wire  tlb_io_req_ready;
  wire  tlb_io_req_valid;
  wire [27:0] tlb_io_req_bits_vpn;
  wire  tlb_io_req_bits_passthrough;
  wire  tlb_io_req_bits_instruction;
  wire  tlb_io_req_bits_store;
  wire  tlb_io_resp_miss;
  wire [19:0] tlb_io_resp_ppn;
  wire  tlb_io_resp_xcpt_ld;
  wire  tlb_io_resp_xcpt_st;
  wire  tlb_io_resp_xcpt_if;
  wire  tlb_io_resp_cacheable;
  wire  tlb_io_ptw_req_ready;
  wire  tlb_io_ptw_req_valid;
  wire [1:0] tlb_io_ptw_req_bits_prv;
  wire  tlb_io_ptw_req_bits_pum;
  wire  tlb_io_ptw_req_bits_mxr;
  wire [26:0] tlb_io_ptw_req_bits_addr;
  wire  tlb_io_ptw_req_bits_store;
  wire  tlb_io_ptw_req_bits_fetch;
  wire  tlb_io_ptw_resp_valid;
  wire [15:0] tlb_io_ptw_resp_bits_pte_reserved_for_hardware;
  wire [37:0] tlb_io_ptw_resp_bits_pte_ppn;
  wire [1:0] tlb_io_ptw_resp_bits_pte_reserved_for_software;
  wire  tlb_io_ptw_resp_bits_pte_d;
  wire  tlb_io_ptw_resp_bits_pte_a;
  wire  tlb_io_ptw_resp_bits_pte_g;
  wire  tlb_io_ptw_resp_bits_pte_u;
  wire  tlb_io_ptw_resp_bits_pte_x;
  wire  tlb_io_ptw_resp_bits_pte_w;
  wire  tlb_io_ptw_resp_bits_pte_r;
  wire  tlb_io_ptw_resp_bits_pte_v;
  wire [6:0] tlb_io_ptw_ptbr_asid;
  wire [37:0] tlb_io_ptw_ptbr_ppn;
  wire  tlb_io_ptw_invalidate;
  wire  tlb_io_ptw_status_debug;
  wire [1:0] tlb_io_ptw_status_prv;
  wire  tlb_io_ptw_status_sd;
  wire [30:0] tlb_io_ptw_status_zero3;
  wire  tlb_io_ptw_status_sd_rv32;
  wire [1:0] tlb_io_ptw_status_zero2;
  wire [4:0] tlb_io_ptw_status_vm;
  wire [3:0] tlb_io_ptw_status_zero1;
  wire  tlb_io_ptw_status_mxr;
  wire  tlb_io_ptw_status_pum;
  wire  tlb_io_ptw_status_mprv;
  wire [1:0] tlb_io_ptw_status_xs;
  wire [1:0] tlb_io_ptw_status_fs;
  wire [1:0] tlb_io_ptw_status_mpp;
  wire [1:0] tlb_io_ptw_status_hpp;
  wire  tlb_io_ptw_status_spp;
  wire  tlb_io_ptw_status_mpie;
  wire  tlb_io_ptw_status_hpie;
  wire  tlb_io_ptw_status_spie;
  wire  tlb_io_ptw_status_upie;
  wire  tlb_io_ptw_status_mie;
  wire  tlb_io_ptw_status_hie;
  wire  tlb_io_ptw_status_sie;
  wire  tlb_io_ptw_status_uie;
  reg [39:0] s1_pc_;
  reg [63:0] GEN_14;
  wire [39:0] T_1351;
  wire [39:0] T_1353;
  wire [39:0] s1_pc;
  reg  s1_speculative;
  reg [31:0] GEN_27;
  reg  s1_same_block;
  reg [31:0] GEN_28;
  reg  s2_valid;
  reg [31:0] GEN_29;
  reg [39:0] s2_pc;
  reg [63:0] GEN_30;
  reg  s2_btb_resp_valid;
  reg [31:0] GEN_31;
  reg  s2_btb_resp_bits_taken;
  reg [31:0] GEN_32;
  reg  s2_btb_resp_bits_mask;
  reg [31:0] GEN_33;
  reg  s2_btb_resp_bits_bridx;
  reg [31:0] GEN_34;
  reg [38:0] s2_btb_resp_bits_target;
  reg [63:0] GEN_35;
  reg [5:0] s2_btb_resp_bits_entry;
  reg [31:0] GEN_36;
  reg [6:0] s2_btb_resp_bits_bht_history;
  reg [31:0] GEN_37;
  reg [1:0] s2_btb_resp_bits_bht_value;
  reg [31:0] GEN_38;
  reg  s2_xcpt_if;
  reg [31:0] GEN_39;
  reg  s2_speculative;
  reg [31:0] GEN_40;
  wire  s2_resp_valid;
  wire [63:0] s2_resp_data;
  wire [39:0] T_1380;
  wire [39:0] T_1382;
  wire [39:0] T_1383;
  wire [40:0] T_1385;
  wire [39:0] ntpc_0;
  wire  T_1386;
  wire  T_1387;
  wire  T_1388;
  wire [40:0] ntpc;
  wire [40:0] predicted_npc;
  wire  T_1390;
  wire  icmiss;
  wire [40:0] npc;
  wire  T_1392;
  wire  T_1394;
  wire  T_1395;
  wire [40:0] T_1397;
  wire [39:0] T_1399;
  wire [40:0] GEN_25;
  wire  T_1400;
  wire  T_1401;
  wire  s0_same_block;
  wire  T_1403;
  wire  stall;
  wire  T_1405;
  wire  T_1407;
  wire  T_1408;
  wire  T_1410;
  wire  T_1416;
  wire  T_1417;
  wire [39:0] GEN_0;
  wire  GEN_1;
  wire  GEN_2;
  wire  GEN_3;
  wire [40:0] GEN_4;
  wire  GEN_5;
  wire  GEN_6;
  wire [39:0] GEN_7;
  wire  GEN_8;
  wire  GEN_9;
  wire  GEN_10;
  wire [40:0] GEN_11;
  wire  GEN_12;
  wire  GEN_13;
  wire  BTB_1_clk;
  wire  BTB_1_reset;
  wire  BTB_1_io_req_valid;
  wire [38:0] BTB_1_io_req_bits_addr;
  wire  BTB_1_io_resp_valid;
  wire  BTB_1_io_resp_bits_taken;
  wire  BTB_1_io_resp_bits_mask;
  wire  BTB_1_io_resp_bits_bridx;
  wire [38:0] BTB_1_io_resp_bits_target;
  wire [5:0] BTB_1_io_resp_bits_entry;
  wire [6:0] BTB_1_io_resp_bits_bht_history;
  wire [1:0] BTB_1_io_resp_bits_bht_value;
  wire  BTB_1_io_btb_update_valid;
  wire  BTB_1_io_btb_update_bits_prediction_valid;
  wire  BTB_1_io_btb_update_bits_prediction_bits_taken;
  wire  BTB_1_io_btb_update_bits_prediction_bits_mask;
  wire  BTB_1_io_btb_update_bits_prediction_bits_bridx;
  wire [38:0] BTB_1_io_btb_update_bits_prediction_bits_target;
  wire [5:0] BTB_1_io_btb_update_bits_prediction_bits_entry;
  wire [6:0] BTB_1_io_btb_update_bits_prediction_bits_bht_history;
  wire [1:0] BTB_1_io_btb_update_bits_prediction_bits_bht_value;
  wire [38:0] BTB_1_io_btb_update_bits_pc;
  wire [38:0] BTB_1_io_btb_update_bits_target;
  wire  BTB_1_io_btb_update_bits_taken;
  wire  BTB_1_io_btb_update_bits_isJump;
  wire  BTB_1_io_btb_update_bits_isReturn;
  wire [38:0] BTB_1_io_btb_update_bits_br_pc;
  wire  BTB_1_io_bht_update_valid;
  wire  BTB_1_io_bht_update_bits_prediction_valid;
  wire  BTB_1_io_bht_update_bits_prediction_bits_taken;
  wire  BTB_1_io_bht_update_bits_prediction_bits_mask;
  wire  BTB_1_io_bht_update_bits_prediction_bits_bridx;
  wire [38:0] BTB_1_io_bht_update_bits_prediction_bits_target;
  wire [5:0] BTB_1_io_bht_update_bits_prediction_bits_entry;
  wire [6:0] BTB_1_io_bht_update_bits_prediction_bits_bht_history;
  wire [1:0] BTB_1_io_bht_update_bits_prediction_bits_bht_value;
  wire [38:0] BTB_1_io_bht_update_bits_pc;
  wire  BTB_1_io_bht_update_bits_taken;
  wire  BTB_1_io_bht_update_bits_mispredict;
  wire  BTB_1_io_ras_update_valid;
  wire  BTB_1_io_ras_update_bits_isCall;
  wire  BTB_1_io_ras_update_bits_isReturn;
  wire [38:0] BTB_1_io_ras_update_bits_returnAddr;
  wire  BTB_1_io_ras_update_bits_prediction_valid;
  wire  BTB_1_io_ras_update_bits_prediction_bits_taken;
  wire  BTB_1_io_ras_update_bits_prediction_bits_mask;
  wire  BTB_1_io_ras_update_bits_prediction_bits_bridx;
  wire [38:0] BTB_1_io_ras_update_bits_prediction_bits_target;
  wire [5:0] BTB_1_io_ras_update_bits_prediction_bits_entry;
  wire [6:0] BTB_1_io_ras_update_bits_prediction_bits_bht_history;
  wire [1:0] BTB_1_io_ras_update_bits_prediction_bits_bht_value;
  wire  T_1425;
  wire  GEN_15;
  wire  GEN_16;
  wire  GEN_17;
  wire  GEN_18;
  wire [38:0] GEN_19;
  wire [5:0] GEN_20;
  wire [6:0] GEN_21;
  wire [1:0] GEN_22;
  wire  T_1427;
  wire [39:0] T_1428;
  wire [40:0] GEN_23;
  wire  GEN_24;
  wire [27:0] T_1435;
  wire  T_1442;
  wire  T_1443;
  wire  T_1444;
  wire  T_1445;
  wire  T_1446;
  wire  T_1447;
  wire  T_1448;
  wire  T_1449;
  wire  T_1450;
  wire [40:0] T_1451;
  wire  Queue_1_clk;
  wire  Queue_1_reset;
  wire  Queue_1_io_enq_ready;
  wire  Queue_1_io_enq_valid;
  wire [31:0] Queue_1_io_enq_bits_data;
  wire [63:0] Queue_1_io_enq_bits_datablock;
  wire  Queue_1_io_deq_ready;
  wire  Queue_1_io_deq_valid;
  wire [31:0] Queue_1_io_deq_bits_data;
  wire [63:0] Queue_1_io_deq_bits_datablock;
  wire  Queue_1_io_count;
  wire  T_1527;
  wire  T_1528;
  wire  T_1529;
  wire [5:0] GEN_26;
  wire [5:0] T_1530;
  wire [63:0] fetch_data;
  wire [31:0] T_1531;
  wire  T_1534;
  wire  T_1536;
  wire  T_1537;
  ICache icache (
    .clk(icache_clk),
    .reset(icache_reset),
    .io_req_valid(icache_io_req_valid),
    .io_req_bits_addr(icache_io_req_bits_addr),
    .io_s1_ppn(icache_io_s1_ppn),
    .io_s1_kill(icache_io_s1_kill),
    .io_s2_kill(icache_io_s2_kill),
    .io_resp_ready(icache_io_resp_ready),
    .io_resp_valid(icache_io_resp_valid),
    .io_resp_bits_data(icache_io_resp_bits_data),
    .io_resp_bits_datablock(icache_io_resp_bits_datablock),
    .io_invalidate(icache_io_invalidate),
    .io_mem_acquire_ready(icache_io_mem_acquire_ready),
    .io_mem_acquire_valid(icache_io_mem_acquire_valid),
    .io_mem_acquire_bits_addr_block(icache_io_mem_acquire_bits_addr_block),
    .io_mem_acquire_bits_client_xact_id(icache_io_mem_acquire_bits_client_xact_id),
    .io_mem_acquire_bits_addr_beat(icache_io_mem_acquire_bits_addr_beat),
    .io_mem_acquire_bits_is_builtin_type(icache_io_mem_acquire_bits_is_builtin_type),
    .io_mem_acquire_bits_a_type(icache_io_mem_acquire_bits_a_type),
    .io_mem_acquire_bits_union(icache_io_mem_acquire_bits_union),
    .io_mem_acquire_bits_data(icache_io_mem_acquire_bits_data),
    .io_mem_grant_ready(icache_io_mem_grant_ready),
    .io_mem_grant_valid(icache_io_mem_grant_valid),
    .io_mem_grant_bits_addr_beat(icache_io_mem_grant_bits_addr_beat),
    .io_mem_grant_bits_client_xact_id(icache_io_mem_grant_bits_client_xact_id),
    .io_mem_grant_bits_manager_xact_id(icache_io_mem_grant_bits_manager_xact_id),
    .io_mem_grant_bits_is_builtin_type(icache_io_mem_grant_bits_is_builtin_type),
    .io_mem_grant_bits_g_type(icache_io_mem_grant_bits_g_type),
    .io_mem_grant_bits_data(icache_io_mem_grant_bits_data)
  );
  TLB tlb (
    .clk(tlb_clk),
    .reset(tlb_reset),
    .io_req_ready(tlb_io_req_ready),
    .io_req_valid(tlb_io_req_valid),
    .io_req_bits_vpn(tlb_io_req_bits_vpn),
    .io_req_bits_passthrough(tlb_io_req_bits_passthrough),
    .io_req_bits_instruction(tlb_io_req_bits_instruction),
    .io_req_bits_store(tlb_io_req_bits_store),
    .io_resp_miss(tlb_io_resp_miss),
    .io_resp_ppn(tlb_io_resp_ppn),
    .io_resp_xcpt_ld(tlb_io_resp_xcpt_ld),
    .io_resp_xcpt_st(tlb_io_resp_xcpt_st),
    .io_resp_xcpt_if(tlb_io_resp_xcpt_if),
    .io_resp_cacheable(tlb_io_resp_cacheable),
    .io_ptw_req_ready(tlb_io_ptw_req_ready),
    .io_ptw_req_valid(tlb_io_ptw_req_valid),
    .io_ptw_req_bits_prv(tlb_io_ptw_req_bits_prv),
    .io_ptw_req_bits_pum(tlb_io_ptw_req_bits_pum),
    .io_ptw_req_bits_mxr(tlb_io_ptw_req_bits_mxr),
    .io_ptw_req_bits_addr(tlb_io_ptw_req_bits_addr),
    .io_ptw_req_bits_store(tlb_io_ptw_req_bits_store),
    .io_ptw_req_bits_fetch(tlb_io_ptw_req_bits_fetch),
    .io_ptw_resp_valid(tlb_io_ptw_resp_valid),
    .io_ptw_resp_bits_pte_reserved_for_hardware(tlb_io_ptw_resp_bits_pte_reserved_for_hardware),
    .io_ptw_resp_bits_pte_ppn(tlb_io_ptw_resp_bits_pte_ppn),
    .io_ptw_resp_bits_pte_reserved_for_software(tlb_io_ptw_resp_bits_pte_reserved_for_software),
    .io_ptw_resp_bits_pte_d(tlb_io_ptw_resp_bits_pte_d),
    .io_ptw_resp_bits_pte_a(tlb_io_ptw_resp_bits_pte_a),
    .io_ptw_resp_bits_pte_g(tlb_io_ptw_resp_bits_pte_g),
    .io_ptw_resp_bits_pte_u(tlb_io_ptw_resp_bits_pte_u),
    .io_ptw_resp_bits_pte_x(tlb_io_ptw_resp_bits_pte_x),
    .io_ptw_resp_bits_pte_w(tlb_io_ptw_resp_bits_pte_w),
    .io_ptw_resp_bits_pte_r(tlb_io_ptw_resp_bits_pte_r),
    .io_ptw_resp_bits_pte_v(tlb_io_ptw_resp_bits_pte_v),
    .io_ptw_ptbr_asid(tlb_io_ptw_ptbr_asid),
    .io_ptw_ptbr_ppn(tlb_io_ptw_ptbr_ppn),
    .io_ptw_invalidate(tlb_io_ptw_invalidate),
    .io_ptw_status_debug(tlb_io_ptw_status_debug),
    .io_ptw_status_prv(tlb_io_ptw_status_prv),
    .io_ptw_status_sd(tlb_io_ptw_status_sd),
    .io_ptw_status_zero3(tlb_io_ptw_status_zero3),
    .io_ptw_status_sd_rv32(tlb_io_ptw_status_sd_rv32),
    .io_ptw_status_zero2(tlb_io_ptw_status_zero2),
    .io_ptw_status_vm(tlb_io_ptw_status_vm),
    .io_ptw_status_zero1(tlb_io_ptw_status_zero1),
    .io_ptw_status_mxr(tlb_io_ptw_status_mxr),
    .io_ptw_status_pum(tlb_io_ptw_status_pum),
    .io_ptw_status_mprv(tlb_io_ptw_status_mprv),
    .io_ptw_status_xs(tlb_io_ptw_status_xs),
    .io_ptw_status_fs(tlb_io_ptw_status_fs),
    .io_ptw_status_mpp(tlb_io_ptw_status_mpp),
    .io_ptw_status_hpp(tlb_io_ptw_status_hpp),
    .io_ptw_status_spp(tlb_io_ptw_status_spp),
    .io_ptw_status_mpie(tlb_io_ptw_status_mpie),
    .io_ptw_status_hpie(tlb_io_ptw_status_hpie),
    .io_ptw_status_spie(tlb_io_ptw_status_spie),
    .io_ptw_status_upie(tlb_io_ptw_status_upie),
    .io_ptw_status_mie(tlb_io_ptw_status_mie),
    .io_ptw_status_hie(tlb_io_ptw_status_hie),
    .io_ptw_status_sie(tlb_io_ptw_status_sie),
    .io_ptw_status_uie(tlb_io_ptw_status_uie)
  );
  BTB BTB_1 (
    .clk(BTB_1_clk),
    .reset(BTB_1_reset),
    .io_req_valid(BTB_1_io_req_valid),
    .io_req_bits_addr(BTB_1_io_req_bits_addr),
    .io_resp_valid(BTB_1_io_resp_valid),
    .io_resp_bits_taken(BTB_1_io_resp_bits_taken),
    .io_resp_bits_mask(BTB_1_io_resp_bits_mask),
    .io_resp_bits_bridx(BTB_1_io_resp_bits_bridx),
    .io_resp_bits_target(BTB_1_io_resp_bits_target),
    .io_resp_bits_entry(BTB_1_io_resp_bits_entry),
    .io_resp_bits_bht_history(BTB_1_io_resp_bits_bht_history),
    .io_resp_bits_bht_value(BTB_1_io_resp_bits_bht_value),
    .io_btb_update_valid(BTB_1_io_btb_update_valid),
    .io_btb_update_bits_prediction_valid(BTB_1_io_btb_update_bits_prediction_valid),
    .io_btb_update_bits_prediction_bits_taken(BTB_1_io_btb_update_bits_prediction_bits_taken),
    .io_btb_update_bits_prediction_bits_mask(BTB_1_io_btb_update_bits_prediction_bits_mask),
    .io_btb_update_bits_prediction_bits_bridx(BTB_1_io_btb_update_bits_prediction_bits_bridx),
    .io_btb_update_bits_prediction_bits_target(BTB_1_io_btb_update_bits_prediction_bits_target),
    .io_btb_update_bits_prediction_bits_entry(BTB_1_io_btb_update_bits_prediction_bits_entry),
    .io_btb_update_bits_prediction_bits_bht_history(BTB_1_io_btb_update_bits_prediction_bits_bht_history),
    .io_btb_update_bits_prediction_bits_bht_value(BTB_1_io_btb_update_bits_prediction_bits_bht_value),
    .io_btb_update_bits_pc(BTB_1_io_btb_update_bits_pc),
    .io_btb_update_bits_target(BTB_1_io_btb_update_bits_target),
    .io_btb_update_bits_taken(BTB_1_io_btb_update_bits_taken),
    .io_btb_update_bits_isJump(BTB_1_io_btb_update_bits_isJump),
    .io_btb_update_bits_isReturn(BTB_1_io_btb_update_bits_isReturn),
    .io_btb_update_bits_br_pc(BTB_1_io_btb_update_bits_br_pc),
    .io_bht_update_valid(BTB_1_io_bht_update_valid),
    .io_bht_update_bits_prediction_valid(BTB_1_io_bht_update_bits_prediction_valid),
    .io_bht_update_bits_prediction_bits_taken(BTB_1_io_bht_update_bits_prediction_bits_taken),
    .io_bht_update_bits_prediction_bits_mask(BTB_1_io_bht_update_bits_prediction_bits_mask),
    .io_bht_update_bits_prediction_bits_bridx(BTB_1_io_bht_update_bits_prediction_bits_bridx),
    .io_bht_update_bits_prediction_bits_target(BTB_1_io_bht_update_bits_prediction_bits_target),
    .io_bht_update_bits_prediction_bits_entry(BTB_1_io_bht_update_bits_prediction_bits_entry),
    .io_bht_update_bits_prediction_bits_bht_history(BTB_1_io_bht_update_bits_prediction_bits_bht_history),
    .io_bht_update_bits_prediction_bits_bht_value(BTB_1_io_bht_update_bits_prediction_bits_bht_value),
    .io_bht_update_bits_pc(BTB_1_io_bht_update_bits_pc),
    .io_bht_update_bits_taken(BTB_1_io_bht_update_bits_taken),
    .io_bht_update_bits_mispredict(BTB_1_io_bht_update_bits_mispredict),
    .io_ras_update_valid(BTB_1_io_ras_update_valid),
    .io_ras_update_bits_isCall(BTB_1_io_ras_update_bits_isCall),
    .io_ras_update_bits_isReturn(BTB_1_io_ras_update_bits_isReturn),
    .io_ras_update_bits_returnAddr(BTB_1_io_ras_update_bits_returnAddr),
    .io_ras_update_bits_prediction_valid(BTB_1_io_ras_update_bits_prediction_valid),
    .io_ras_update_bits_prediction_bits_taken(BTB_1_io_ras_update_bits_prediction_bits_taken),
    .io_ras_update_bits_prediction_bits_mask(BTB_1_io_ras_update_bits_prediction_bits_mask),
    .io_ras_update_bits_prediction_bits_bridx(BTB_1_io_ras_update_bits_prediction_bits_bridx),
    .io_ras_update_bits_prediction_bits_target(BTB_1_io_ras_update_bits_prediction_bits_target),
    .io_ras_update_bits_prediction_bits_entry(BTB_1_io_ras_update_bits_prediction_bits_entry),
    .io_ras_update_bits_prediction_bits_bht_history(BTB_1_io_ras_update_bits_prediction_bits_bht_history),
    .io_ras_update_bits_prediction_bits_bht_value(BTB_1_io_ras_update_bits_prediction_bits_bht_value)
  );
  Queue Queue_1 (
    .clk(Queue_1_clk),
    .reset(Queue_1_reset),
    .io_enq_ready(Queue_1_io_enq_ready),
    .io_enq_valid(Queue_1_io_enq_valid),
    .io_enq_bits_data(Queue_1_io_enq_bits_data),
    .io_enq_bits_datablock(Queue_1_io_enq_bits_datablock),
    .io_deq_ready(Queue_1_io_deq_ready),
    .io_deq_valid(Queue_1_io_deq_valid),
    .io_deq_bits_data(Queue_1_io_deq_bits_data),
    .io_deq_bits_datablock(Queue_1_io_deq_bits_datablock),
    .io_count(Queue_1_io_count)
  );
  assign io_cpu_resp_valid = T_1450;
  assign io_cpu_resp_bits_pc = s2_pc;
  assign io_cpu_resp_bits_data_0 = T_1531;
  assign io_cpu_resp_bits_mask = 1'h1;
  assign io_cpu_resp_bits_xcpt_if = s2_xcpt_if;
  assign io_cpu_resp_bits_replay = T_1537;
  assign io_cpu_btb_resp_valid = s2_btb_resp_valid;
  assign io_cpu_btb_resp_bits_taken = s2_btb_resp_bits_taken;
  assign io_cpu_btb_resp_bits_mask = s2_btb_resp_bits_mask;
  assign io_cpu_btb_resp_bits_bridx = s2_btb_resp_bits_bridx;
  assign io_cpu_btb_resp_bits_target = s2_btb_resp_bits_target;
  assign io_cpu_btb_resp_bits_entry = s2_btb_resp_bits_entry;
  assign io_cpu_btb_resp_bits_bht_history = s2_btb_resp_bits_bht_history;
  assign io_cpu_btb_resp_bits_bht_value = s2_btb_resp_bits_bht_value;
  assign io_cpu_npc = T_1451[39:0];
  assign io_ptw_req_valid = tlb_io_ptw_req_valid;
  assign io_ptw_req_bits_prv = tlb_io_ptw_req_bits_prv;
  assign io_ptw_req_bits_pum = tlb_io_ptw_req_bits_pum;
  assign io_ptw_req_bits_mxr = tlb_io_ptw_req_bits_mxr;
  assign io_ptw_req_bits_addr = tlb_io_ptw_req_bits_addr;
  assign io_ptw_req_bits_store = tlb_io_ptw_req_bits_store;
  assign io_ptw_req_bits_fetch = tlb_io_ptw_req_bits_fetch;
  assign io_mem_acquire_valid = icache_io_mem_acquire_valid;
  assign io_mem_acquire_bits_addr_block = icache_io_mem_acquire_bits_addr_block;
  assign io_mem_acquire_bits_client_xact_id = icache_io_mem_acquire_bits_client_xact_id;
  assign io_mem_acquire_bits_addr_beat = icache_io_mem_acquire_bits_addr_beat;
  assign io_mem_acquire_bits_is_builtin_type = icache_io_mem_acquire_bits_is_builtin_type;
  assign io_mem_acquire_bits_a_type = icache_io_mem_acquire_bits_a_type;
  assign io_mem_acquire_bits_union = icache_io_mem_acquire_bits_union;
  assign io_mem_acquire_bits_data = icache_io_mem_acquire_bits_data;
  assign io_mem_grant_ready = icache_io_mem_grant_ready;
  assign icache_clk = clk;
  assign icache_reset = reset;
  assign icache_io_req_valid = T_1443;
  assign icache_io_req_bits_addr = io_cpu_npc[38:0];
  assign icache_io_s1_ppn = tlb_io_resp_ppn;
  assign icache_io_s1_kill = T_1447;
  assign icache_io_s2_kill = s2_speculative;
  assign icache_io_resp_ready = Queue_1_io_enq_ready;
  assign icache_io_invalidate = io_cpu_flush_icache;
  assign icache_io_mem_acquire_ready = io_mem_acquire_ready;
  assign icache_io_mem_grant_valid = io_mem_grant_valid;
  assign icache_io_mem_grant_bits_addr_beat = io_mem_grant_bits_addr_beat;
  assign icache_io_mem_grant_bits_client_xact_id = io_mem_grant_bits_client_xact_id;
  assign icache_io_mem_grant_bits_manager_xact_id = io_mem_grant_bits_manager_xact_id;
  assign icache_io_mem_grant_bits_is_builtin_type = io_mem_grant_bits_is_builtin_type;
  assign icache_io_mem_grant_bits_g_type = io_mem_grant_bits_g_type;
  assign icache_io_mem_grant_bits_data = io_mem_grant_bits_data;
  assign tlb_clk = clk;
  assign tlb_reset = reset;
  assign tlb_io_req_valid = T_1425;
  assign tlb_io_req_bits_vpn = T_1435;
  assign tlb_io_req_bits_passthrough = 1'h0;
  assign tlb_io_req_bits_instruction = 1'h1;
  assign tlb_io_req_bits_store = 1'h0;
  assign tlb_io_ptw_req_ready = io_ptw_req_ready;
  assign tlb_io_ptw_resp_valid = io_ptw_resp_valid;
  assign tlb_io_ptw_resp_bits_pte_reserved_for_hardware = io_ptw_resp_bits_pte_reserved_for_hardware;
  assign tlb_io_ptw_resp_bits_pte_ppn = io_ptw_resp_bits_pte_ppn;
  assign tlb_io_ptw_resp_bits_pte_reserved_for_software = io_ptw_resp_bits_pte_reserved_for_software;
  assign tlb_io_ptw_resp_bits_pte_d = io_ptw_resp_bits_pte_d;
  assign tlb_io_ptw_resp_bits_pte_a = io_ptw_resp_bits_pte_a;
  assign tlb_io_ptw_resp_bits_pte_g = io_ptw_resp_bits_pte_g;
  assign tlb_io_ptw_resp_bits_pte_u = io_ptw_resp_bits_pte_u;
  assign tlb_io_ptw_resp_bits_pte_x = io_ptw_resp_bits_pte_x;
  assign tlb_io_ptw_resp_bits_pte_w = io_ptw_resp_bits_pte_w;
  assign tlb_io_ptw_resp_bits_pte_r = io_ptw_resp_bits_pte_r;
  assign tlb_io_ptw_resp_bits_pte_v = io_ptw_resp_bits_pte_v;
  assign tlb_io_ptw_ptbr_asid = io_ptw_ptbr_asid;
  assign tlb_io_ptw_ptbr_ppn = io_ptw_ptbr_ppn;
  assign tlb_io_ptw_invalidate = io_ptw_invalidate;
  assign tlb_io_ptw_status_debug = io_ptw_status_debug;
  assign tlb_io_ptw_status_prv = io_ptw_status_prv;
  assign tlb_io_ptw_status_sd = io_ptw_status_sd;
  assign tlb_io_ptw_status_zero3 = io_ptw_status_zero3;
  assign tlb_io_ptw_status_sd_rv32 = io_ptw_status_sd_rv32;
  assign tlb_io_ptw_status_zero2 = io_ptw_status_zero2;
  assign tlb_io_ptw_status_vm = io_ptw_status_vm;
  assign tlb_io_ptw_status_zero1 = io_ptw_status_zero1;
  assign tlb_io_ptw_status_mxr = io_ptw_status_mxr;
  assign tlb_io_ptw_status_pum = io_ptw_status_pum;
  assign tlb_io_ptw_status_mprv = io_ptw_status_mprv;
  assign tlb_io_ptw_status_xs = io_ptw_status_xs;
  assign tlb_io_ptw_status_fs = io_ptw_status_fs;
  assign tlb_io_ptw_status_mpp = io_ptw_status_mpp;
  assign tlb_io_ptw_status_hpp = io_ptw_status_hpp;
  assign tlb_io_ptw_status_spp = io_ptw_status_spp;
  assign tlb_io_ptw_status_mpie = io_ptw_status_mpie;
  assign tlb_io_ptw_status_hpie = io_ptw_status_hpie;
  assign tlb_io_ptw_status_spie = io_ptw_status_spie;
  assign tlb_io_ptw_status_upie = io_ptw_status_upie;
  assign tlb_io_ptw_status_mie = io_ptw_status_mie;
  assign tlb_io_ptw_status_hie = io_ptw_status_hie;
  assign tlb_io_ptw_status_sie = io_ptw_status_sie;
  assign tlb_io_ptw_status_uie = io_ptw_status_uie;
  assign T_1351 = ~ s1_pc_;
  assign T_1353 = T_1351 | 40'h3;
  assign s1_pc = ~ T_1353;
  assign s2_resp_valid = Queue_1_io_deq_valid;
  assign s2_resp_data = Queue_1_io_deq_bits_datablock;
  assign T_1380 = ~ s1_pc;
  assign T_1382 = T_1380 | 40'h3;
  assign T_1383 = ~ T_1382;
  assign T_1385 = T_1383 + 40'h4;
  assign ntpc_0 = T_1385[39:0];
  assign T_1386 = s1_pc[38];
  assign T_1387 = ntpc_0[38];
  assign T_1388 = T_1386 & T_1387;
  assign ntpc = {T_1388,ntpc_0};
  assign predicted_npc = GEN_23;
  assign T_1390 = s2_resp_valid == 1'h0;
  assign icmiss = s2_valid & T_1390;
  assign npc = icmiss ? {{1'd0}, s2_pc} : predicted_npc;
  assign T_1392 = icmiss == 1'h0;
  assign T_1394 = io_cpu_req_valid == 1'h0;
  assign T_1395 = T_1392 & T_1394;
  assign T_1397 = ntpc & 41'h8;
  assign T_1399 = s1_pc & 40'h8;
  assign GEN_25 = {{1'd0}, T_1399};
  assign T_1400 = T_1397 == GEN_25;
  assign T_1401 = T_1395 & T_1400;
  assign s0_same_block = GEN_24;
  assign T_1403 = io_cpu_resp_ready == 1'h0;
  assign stall = io_cpu_resp_valid & T_1403;
  assign T_1405 = stall == 1'h0;
  assign T_1407 = tlb_io_resp_miss == 1'h0;
  assign T_1408 = s0_same_block & T_1407;
  assign T_1410 = icmiss ? s2_speculative : 1'h1;
  assign T_1416 = tlb_io_resp_cacheable == 1'h0;
  assign T_1417 = s1_speculative & T_1416;
  assign GEN_0 = T_1392 ? s1_pc : s2_pc;
  assign GEN_1 = T_1392 ? T_1417 : s2_speculative;
  assign GEN_2 = T_1392 ? tlb_io_resp_xcpt_if : s2_xcpt_if;
  assign GEN_3 = T_1405 ? T_1408 : s1_same_block;
  assign GEN_4 = T_1405 ? npc : {{1'd0}, s1_pc_};
  assign GEN_5 = T_1405 ? T_1410 : s1_speculative;
  assign GEN_6 = T_1405 ? T_1392 : s2_valid;
  assign GEN_7 = T_1405 ? GEN_0 : s2_pc;
  assign GEN_8 = T_1405 ? GEN_1 : s2_speculative;
  assign GEN_9 = T_1405 ? GEN_2 : s2_xcpt_if;
  assign GEN_10 = io_cpu_req_valid ? 1'h0 : GEN_3;
  assign GEN_11 = io_cpu_req_valid ? {{1'd0}, io_cpu_req_bits_pc} : GEN_4;
  assign GEN_12 = io_cpu_req_valid ? io_cpu_req_bits_speculative : GEN_5;
  assign GEN_13 = io_cpu_req_valid ? 1'h0 : GEN_6;
  assign BTB_1_clk = clk;
  assign BTB_1_reset = reset;
  assign BTB_1_io_req_valid = T_1425;
  assign BTB_1_io_req_bits_addr = s1_pc[38:0];
  assign BTB_1_io_btb_update_valid = io_cpu_btb_update_valid;
  assign BTB_1_io_btb_update_bits_prediction_valid = io_cpu_btb_update_bits_prediction_valid;
  assign BTB_1_io_btb_update_bits_prediction_bits_taken = io_cpu_btb_update_bits_prediction_bits_taken;
  assign BTB_1_io_btb_update_bits_prediction_bits_mask = io_cpu_btb_update_bits_prediction_bits_mask;
  assign BTB_1_io_btb_update_bits_prediction_bits_bridx = io_cpu_btb_update_bits_prediction_bits_bridx;
  assign BTB_1_io_btb_update_bits_prediction_bits_target = io_cpu_btb_update_bits_prediction_bits_target;
  assign BTB_1_io_btb_update_bits_prediction_bits_entry = io_cpu_btb_update_bits_prediction_bits_entry;
  assign BTB_1_io_btb_update_bits_prediction_bits_bht_history = io_cpu_btb_update_bits_prediction_bits_bht_history;
  assign BTB_1_io_btb_update_bits_prediction_bits_bht_value = io_cpu_btb_update_bits_prediction_bits_bht_value;
  assign BTB_1_io_btb_update_bits_pc = io_cpu_btb_update_bits_pc;
  assign BTB_1_io_btb_update_bits_target = io_cpu_btb_update_bits_target;
  assign BTB_1_io_btb_update_bits_taken = io_cpu_btb_update_bits_taken;
  assign BTB_1_io_btb_update_bits_isJump = io_cpu_btb_update_bits_isJump;
  assign BTB_1_io_btb_update_bits_isReturn = io_cpu_btb_update_bits_isReturn;
  assign BTB_1_io_btb_update_bits_br_pc = io_cpu_btb_update_bits_br_pc;
  assign BTB_1_io_bht_update_valid = io_cpu_bht_update_valid;
  assign BTB_1_io_bht_update_bits_prediction_valid = io_cpu_bht_update_bits_prediction_valid;
  assign BTB_1_io_bht_update_bits_prediction_bits_taken = io_cpu_bht_update_bits_prediction_bits_taken;
  assign BTB_1_io_bht_update_bits_prediction_bits_mask = io_cpu_bht_update_bits_prediction_bits_mask;
  assign BTB_1_io_bht_update_bits_prediction_bits_bridx = io_cpu_bht_update_bits_prediction_bits_bridx;
  assign BTB_1_io_bht_update_bits_prediction_bits_target = io_cpu_bht_update_bits_prediction_bits_target;
  assign BTB_1_io_bht_update_bits_prediction_bits_entry = io_cpu_bht_update_bits_prediction_bits_entry;
  assign BTB_1_io_bht_update_bits_prediction_bits_bht_history = io_cpu_bht_update_bits_prediction_bits_bht_history;
  assign BTB_1_io_bht_update_bits_prediction_bits_bht_value = io_cpu_bht_update_bits_prediction_bits_bht_value;
  assign BTB_1_io_bht_update_bits_pc = io_cpu_bht_update_bits_pc;
  assign BTB_1_io_bht_update_bits_taken = io_cpu_bht_update_bits_taken;
  assign BTB_1_io_bht_update_bits_mispredict = io_cpu_bht_update_bits_mispredict;
  assign BTB_1_io_ras_update_valid = io_cpu_ras_update_valid;
  assign BTB_1_io_ras_update_bits_isCall = io_cpu_ras_update_bits_isCall;
  assign BTB_1_io_ras_update_bits_isReturn = io_cpu_ras_update_bits_isReturn;
  assign BTB_1_io_ras_update_bits_returnAddr = io_cpu_ras_update_bits_returnAddr;
  assign BTB_1_io_ras_update_bits_prediction_valid = io_cpu_ras_update_bits_prediction_valid;
  assign BTB_1_io_ras_update_bits_prediction_bits_taken = io_cpu_ras_update_bits_prediction_bits_taken;
  assign BTB_1_io_ras_update_bits_prediction_bits_mask = io_cpu_ras_update_bits_prediction_bits_mask;
  assign BTB_1_io_ras_update_bits_prediction_bits_bridx = io_cpu_ras_update_bits_prediction_bits_bridx;
  assign BTB_1_io_ras_update_bits_prediction_bits_target = io_cpu_ras_update_bits_prediction_bits_target;
  assign BTB_1_io_ras_update_bits_prediction_bits_entry = io_cpu_ras_update_bits_prediction_bits_entry;
  assign BTB_1_io_ras_update_bits_prediction_bits_bht_history = io_cpu_ras_update_bits_prediction_bits_bht_history;
  assign BTB_1_io_ras_update_bits_prediction_bits_bht_value = io_cpu_ras_update_bits_prediction_bits_bht_value;
  assign T_1425 = T_1405 & T_1392;
  assign GEN_15 = T_1425 ? BTB_1_io_resp_valid : s2_btb_resp_valid;
  assign GEN_16 = T_1425 ? BTB_1_io_resp_bits_taken : s2_btb_resp_bits_taken;
  assign GEN_17 = T_1425 ? BTB_1_io_resp_bits_mask : s2_btb_resp_bits_mask;
  assign GEN_18 = T_1425 ? BTB_1_io_resp_bits_bridx : s2_btb_resp_bits_bridx;
  assign GEN_19 = T_1425 ? BTB_1_io_resp_bits_target : s2_btb_resp_bits_target;
  assign GEN_20 = T_1425 ? BTB_1_io_resp_bits_entry : s2_btb_resp_bits_entry;
  assign GEN_21 = T_1425 ? BTB_1_io_resp_bits_bht_history : s2_btb_resp_bits_bht_history;
  assign GEN_22 = T_1425 ? BTB_1_io_resp_bits_bht_value : s2_btb_resp_bits_bht_value;
  assign T_1427 = BTB_1_io_resp_bits_target[38];
  assign T_1428 = {T_1427,BTB_1_io_resp_bits_target};
  assign GEN_23 = BTB_1_io_resp_bits_taken ? {{1'd0}, T_1428} : ntpc;
  assign GEN_24 = BTB_1_io_resp_bits_taken ? 1'h0 : T_1401;
  assign T_1435 = s1_pc[39:12];
  assign T_1442 = s0_same_block == 1'h0;
  assign T_1443 = T_1405 & T_1442;
  assign T_1444 = io_cpu_req_valid | tlb_io_resp_miss;
  assign T_1445 = T_1444 | tlb_io_resp_xcpt_if;
  assign T_1446 = T_1445 | icmiss;
  assign T_1447 = T_1446 | io_cpu_flush_tlb;
  assign T_1448 = s2_resp_valid | s2_speculative;
  assign T_1449 = T_1448 | s2_xcpt_if;
  assign T_1450 = s2_valid & T_1449;
  assign T_1451 = io_cpu_req_valid ? {{1'd0}, io_cpu_req_bits_pc} : npc;
  assign Queue_1_clk = clk;
  assign Queue_1_reset = reset;
  assign Queue_1_io_enq_valid = icache_io_resp_valid;
  assign Queue_1_io_enq_bits_data = icache_io_resp_bits_data;
  assign Queue_1_io_enq_bits_datablock = icache_io_resp_bits_datablock;
  assign Queue_1_io_deq_ready = T_1528;
  assign T_1527 = s1_same_block == 1'h0;
  assign T_1528 = T_1405 & T_1527;
  assign T_1529 = s2_pc[2];
  assign GEN_26 = {{5'd0}, T_1529};
  assign T_1530 = GEN_26 << 5;
  assign fetch_data = s2_resp_data >> T_1530;
  assign T_1531 = fetch_data[31:0];
  assign T_1534 = s2_speculative & T_1390;
  assign T_1536 = s2_xcpt_if == 1'h0;
  assign T_1537 = T_1534 & T_1536;
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifndef verilator
      #0.002;
    `endif
  `ifdef RANDOMIZE
  GEN_14 = {2{$random}};
  s1_pc_ = GEN_14[39:0];
  `endif
  `ifdef RANDOMIZE
  GEN_27 = {1{$random}};
  s1_speculative = GEN_27[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_28 = {1{$random}};
  s1_same_block = GEN_28[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_29 = {1{$random}};
  s2_valid = GEN_29[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_30 = {2{$random}};
  s2_pc = GEN_30[39:0];
  `endif
  `ifdef RANDOMIZE
  GEN_31 = {1{$random}};
  s2_btb_resp_valid = GEN_31[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_32 = {1{$random}};
  s2_btb_resp_bits_taken = GEN_32[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_33 = {1{$random}};
  s2_btb_resp_bits_mask = GEN_33[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_34 = {1{$random}};
  s2_btb_resp_bits_bridx = GEN_34[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_35 = {2{$random}};
  s2_btb_resp_bits_target = GEN_35[38:0];
  `endif
  `ifdef RANDOMIZE
  GEN_36 = {1{$random}};
  s2_btb_resp_bits_entry = GEN_36[5:0];
  `endif
  `ifdef RANDOMIZE
  GEN_37 = {1{$random}};
  s2_btb_resp_bits_bht_history = GEN_37[6:0];
  `endif
  `ifdef RANDOMIZE
  GEN_38 = {1{$random}};
  s2_btb_resp_bits_bht_value = GEN_38[1:0];
  `endif
  `ifdef RANDOMIZE
  GEN_39 = {1{$random}};
  s2_xcpt_if = GEN_39[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_40 = {1{$random}};
  s2_speculative = GEN_40[0:0];
  `endif
  end
`endif
  always @(posedge clk) begin
    if(1'h0) begin
    end else begin
      s1_pc_ <= GEN_11[39:0];
    end
    if(1'h0) begin
    end else begin
      if(io_cpu_req_valid) begin
        s1_speculative <= io_cpu_req_bits_speculative;
      end else begin
        if(T_1405) begin
          if(icmiss) begin
            s1_speculative <= s2_speculative;
          end else begin
            s1_speculative <= 1'h1;
          end
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(io_cpu_req_valid) begin
        s1_same_block <= 1'h0;
      end else begin
        if(T_1405) begin
          s1_same_block <= T_1408;
        end
      end
    end
    if(reset) begin
      s2_valid <= 1'h1;
    end else begin
      if(io_cpu_req_valid) begin
        s2_valid <= 1'h0;
      end else begin
        if(T_1405) begin
          s2_valid <= T_1392;
        end
      end
    end
    if(reset) begin
      s2_pc <= 40'h1000;
    end else begin
      if(T_1405) begin
        if(T_1392) begin
          s2_pc <= s1_pc;
        end
      end
    end
    if(reset) begin
      s2_btb_resp_valid <= 1'h0;
    end else begin
      if(T_1425) begin
        s2_btb_resp_valid <= BTB_1_io_resp_valid;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_1425) begin
        s2_btb_resp_bits_taken <= BTB_1_io_resp_bits_taken;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_1425) begin
        s2_btb_resp_bits_mask <= BTB_1_io_resp_bits_mask;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_1425) begin
        s2_btb_resp_bits_bridx <= BTB_1_io_resp_bits_bridx;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_1425) begin
        s2_btb_resp_bits_target <= BTB_1_io_resp_bits_target;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_1425) begin
        s2_btb_resp_bits_entry <= BTB_1_io_resp_bits_entry;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_1425) begin
        s2_btb_resp_bits_bht_history <= BTB_1_io_resp_bits_bht_history;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_1425) begin
        s2_btb_resp_bits_bht_value <= BTB_1_io_resp_bits_bht_value;
      end
    end
    if(reset) begin
      s2_xcpt_if <= 1'h0;
    end else begin
      if(T_1405) begin
        if(T_1392) begin
          s2_xcpt_if <= tlb_io_resp_xcpt_if;
        end
      end
    end
    if(reset) begin
      s2_speculative <= 1'h0;
    end else begin
      if(T_1405) begin
        if(T_1392) begin
          s2_speculative <= T_1417;
        end
      end
    end
  end
endmodule
module FinishQueue(
  input   clk,
  input   reset,
  output  io_enq_ready,
  input   io_enq_valid,
  input  [3:0] io_enq_bits_manager_xact_id,
  input   io_enq_bits_manager_id,
  input   io_deq_ready,
  output  io_deq_valid,
  output [3:0] io_deq_bits_manager_xact_id,
  output  io_deq_bits_manager_id,
  output  io_count
);
  reg [3:0] ram_manager_xact_id [0:0];
  reg [31:0] GEN_0;
  wire [3:0] ram_manager_xact_id_T_284_data;
  wire  ram_manager_xact_id_T_284_addr;
  wire  ram_manager_xact_id_T_284_en;
  wire [3:0] ram_manager_xact_id_T_251_data;
  wire  ram_manager_xact_id_T_251_addr;
  wire  ram_manager_xact_id_T_251_mask;
  wire  ram_manager_xact_id_T_251_en;
  reg  ram_manager_id [0:0];
  reg [31:0] GEN_1;
  wire  ram_manager_id_T_284_data;
  wire  ram_manager_id_T_284_addr;
  wire  ram_manager_id_T_284_en;
  wire  ram_manager_id_T_251_data;
  wire  ram_manager_id_T_251_addr;
  wire  ram_manager_id_T_251_mask;
  wire  ram_manager_id_T_251_en;
  reg  maybe_full;
  reg [31:0] GEN_2;
  wire  T_248;
  wire  T_249;
  wire  do_enq;
  wire  T_250;
  wire  do_deq;
  wire  T_279;
  wire  GEN_7;
  wire  T_281;
  wire [1:0] T_310;
  wire  ptr_diff;
  wire [1:0] T_312;
  assign io_enq_ready = T_248;
  assign io_deq_valid = T_281;
  assign io_deq_bits_manager_xact_id = ram_manager_xact_id_T_284_data;
  assign io_deq_bits_manager_id = ram_manager_id_T_284_data;
  assign io_count = T_312[0];
  assign ram_manager_xact_id_T_284_addr = 1'h0;
  assign ram_manager_xact_id_T_284_en = 1'h1;
  assign ram_manager_xact_id_T_284_data = ram_manager_xact_id[ram_manager_xact_id_T_284_addr];
  assign ram_manager_xact_id_T_251_data = io_enq_bits_manager_xact_id;
  assign ram_manager_xact_id_T_251_addr = 1'h0;
  assign ram_manager_xact_id_T_251_mask = do_enq;
  assign ram_manager_xact_id_T_251_en = do_enq;
  assign ram_manager_id_T_284_addr = 1'h0;
  assign ram_manager_id_T_284_en = 1'h1;
  assign ram_manager_id_T_284_data = ram_manager_id[ram_manager_id_T_284_addr];
  assign ram_manager_id_T_251_data = io_enq_bits_manager_id;
  assign ram_manager_id_T_251_addr = 1'h0;
  assign ram_manager_id_T_251_mask = do_enq;
  assign ram_manager_id_T_251_en = do_enq;
  assign T_248 = maybe_full == 1'h0;
  assign T_249 = io_enq_ready & io_enq_valid;
  assign do_enq = T_249;
  assign T_250 = io_deq_ready & io_deq_valid;
  assign do_deq = T_250;
  assign T_279 = do_enq != do_deq;
  assign GEN_7 = T_279 ? do_enq : maybe_full;
  assign T_281 = T_248 == 1'h0;
  assign T_310 = 1'h0 - 1'h0;
  assign ptr_diff = T_310[0:0];
  assign T_312 = {maybe_full,ptr_diff};
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifndef verilator
      #0.002;
    `endif
  GEN_0 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 1; initvar = initvar+1)
    ram_manager_xact_id[initvar] = GEN_0[3:0];
  `endif
  GEN_1 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 1; initvar = initvar+1)
    ram_manager_id[initvar] = GEN_1[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_2 = {1{$random}};
  maybe_full = GEN_2[0:0];
  `endif
  end
`endif
  always @(posedge clk) begin
    if(ram_manager_xact_id_T_251_en & ram_manager_xact_id_T_251_mask) begin
      ram_manager_xact_id[ram_manager_xact_id_T_251_addr] <= ram_manager_xact_id_T_251_data;
    end
    if(ram_manager_id_T_251_en & ram_manager_id_T_251_mask) begin
      ram_manager_id[ram_manager_id_T_251_addr] <= ram_manager_id_T_251_data;
    end
    if(reset) begin
      maybe_full <= 1'h0;
    end else begin
      if(T_279) begin
        maybe_full <= do_enq;
      end
    end
  end
endmodule
module MetadataArray(
  input   clk,
  input   reset,
  output  io_read_ready,
  input   io_read_valid,
  input  [5:0] io_read_bits_idx,
  input  [3:0] io_read_bits_way_en,
  output  io_write_ready,
  input   io_write_valid,
  input  [5:0] io_write_bits_idx,
  input  [3:0] io_write_bits_way_en,
  input  [19:0] io_write_bits_data_tag,
  input  [1:0] io_write_bits_data_coh_state,
  output [19:0] io_resp_0_tag,
  output [1:0] io_resp_0_coh_state,
  output [19:0] io_resp_1_tag,
  output [1:0] io_resp_1_coh_state,
  output [19:0] io_resp_2_tag,
  output [1:0] io_resp_2_coh_state,
  output [19:0] io_resp_3_tag,
  output [1:0] io_resp_3_coh_state
);
  wire [1:0] T_50_state;
  wire [19:0] rstVal_tag;
  wire [1:0] rstVal_coh_state;
  reg [6:0] rst_cnt;
  reg [31:0] GEN_1;
  wire  rst;
  wire [6:0] waddr;
  wire [19:0] T_2358_tag;
  wire [1:0] T_2358_coh_state;
  wire [21:0] wdata;
  wire [3:0] T_2457;
  wire [3:0] T_2458;
  wire  T_2459;
  wire  T_2460;
  wire  T_2461;
  wire  T_2462;
  wire [7:0] T_2473;
  wire [6:0] T_2474;
  wire [6:0] GEN_0;
  reg [21:0] T_2483_0 [0:63];
  reg [31:0] GEN_2;
  wire [21:0] T_2483_0_T_2500_data;
  wire [5:0] T_2483_0_T_2500_addr;
  wire  T_2483_0_T_2500_en;
  reg [5:0] GEN_3;
  reg [31:0] GEN_4;
  reg  GEN_5;
  reg [31:0] GEN_6;
  wire [21:0] T_2483_0_T_2494_data;
  wire [5:0] T_2483_0_T_2494_addr;
  wire  T_2483_0_T_2494_mask;
  wire  T_2483_0_T_2494_en;
  reg [21:0] T_2483_1 [0:63];
  reg [31:0] GEN_7;
  wire [21:0] T_2483_1_T_2500_data;
  wire [5:0] T_2483_1_T_2500_addr;
  wire  T_2483_1_T_2500_en;
  reg [5:0] GEN_8;
  reg [31:0] GEN_9;
  reg  GEN_10;
  reg [31:0] GEN_11;
  wire [21:0] T_2483_1_T_2494_data;
  wire [5:0] T_2483_1_T_2494_addr;
  wire  T_2483_1_T_2494_mask;
  wire  T_2483_1_T_2494_en;
  reg [21:0] T_2483_2 [0:63];
  reg [31:0] GEN_12;
  wire [21:0] T_2483_2_T_2500_data;
  wire [5:0] T_2483_2_T_2500_addr;
  wire  T_2483_2_T_2500_en;
  reg [5:0] GEN_13;
  reg [31:0] GEN_14;
  reg  GEN_15;
  reg [31:0] GEN_16;
  wire [21:0] T_2483_2_T_2494_data;
  wire [5:0] T_2483_2_T_2494_addr;
  wire  T_2483_2_T_2494_mask;
  wire  T_2483_2_T_2494_en;
  reg [21:0] T_2483_3 [0:63];
  reg [31:0] GEN_18;
  wire [21:0] T_2483_3_T_2500_data;
  wire [5:0] T_2483_3_T_2500_addr;
  wire  T_2483_3_T_2500_en;
  reg [5:0] GEN_20;
  reg [31:0] GEN_22;
  reg  GEN_24;
  reg [31:0] GEN_25;
  wire [21:0] T_2483_3_T_2494_data;
  wire [5:0] T_2483_3_T_2494_addr;
  wire  T_2483_3_T_2494_mask;
  wire  T_2483_3_T_2494_en;
  wire  T_2484;
  wire [21:0] T_2490_0;
  wire [21:0] T_2490_1;
  wire [21:0] T_2490_2;
  wire [21:0] T_2490_3;
  wire  GEN_17;
  wire  GEN_19;
  wire  GEN_21;
  wire  GEN_23;
  wire [5:0] T_2497;
  wire [43:0] T_2502;
  wire [43:0] T_2503;
  wire [87:0] T_2504;
  wire [19:0] T_3366_0_tag;
  wire [1:0] T_3366_0_coh_state;
  wire [19:0] T_3366_1_tag;
  wire [1:0] T_3366_1_coh_state;
  wire [19:0] T_3366_2_tag;
  wire [1:0] T_3366_2_coh_state;
  wire [19:0] T_3366_3_tag;
  wire [1:0] T_3366_3_coh_state;
  wire [1:0] T_3843;
  wire [19:0] T_3844;
  wire [1:0] T_3845;
  wire [19:0] T_3846;
  wire [1:0] T_3847;
  wire [19:0] T_3848;
  wire [1:0] T_3849;
  wire [19:0] T_3850;
  wire  T_3852;
  wire  T_3854;
  wire  T_3855;
  assign io_read_ready = T_3855;
  assign io_write_ready = T_3852;
  assign io_resp_0_tag = T_3366_0_tag;
  assign io_resp_0_coh_state = T_3366_0_coh_state;
  assign io_resp_1_tag = T_3366_1_tag;
  assign io_resp_1_coh_state = T_3366_1_coh_state;
  assign io_resp_2_tag = T_3366_2_tag;
  assign io_resp_2_coh_state = T_3366_2_coh_state;
  assign io_resp_3_tag = T_3366_3_tag;
  assign io_resp_3_coh_state = T_3366_3_coh_state;
  assign T_50_state = 2'h0;
  assign rstVal_tag = 20'h0;
  assign rstVal_coh_state = T_50_state;
  assign rst = rst_cnt < 7'h40;
  assign waddr = rst ? rst_cnt : {{1'd0}, io_write_bits_idx};
  assign T_2358_tag = rst ? rstVal_tag : io_write_bits_data_tag;
  assign T_2358_coh_state = rst ? rstVal_coh_state : io_write_bits_data_coh_state;
  assign wdata = {T_2358_tag,T_2358_coh_state};
  assign T_2457 = $signed(io_write_bits_way_en);
  assign T_2458 = rst ? $signed(4'shf) : $signed(T_2457);
  assign T_2459 = T_2458[0];
  assign T_2460 = T_2458[1];
  assign T_2461 = T_2458[2];
  assign T_2462 = T_2458[3];
  assign T_2473 = rst_cnt + 7'h1;
  assign T_2474 = T_2473[6:0];
  assign GEN_0 = rst ? T_2474 : rst_cnt;
  assign T_2483_0_T_2500_addr = T_2497;
  assign T_2483_0_T_2500_en = 1'h1;
  assign T_2483_0_T_2500_data = T_2483_0[GEN_3];
  assign T_2483_0_T_2494_data = T_2490_0;
  assign T_2483_0_T_2494_addr = waddr[5:0];
  assign T_2483_0_T_2494_mask = GEN_17;
  assign T_2483_0_T_2494_en = T_2484;
  assign T_2483_1_T_2500_addr = T_2497;
  assign T_2483_1_T_2500_en = 1'h1;
  assign T_2483_1_T_2500_data = T_2483_1[GEN_8];
  assign T_2483_1_T_2494_data = T_2490_1;
  assign T_2483_1_T_2494_addr = waddr[5:0];
  assign T_2483_1_T_2494_mask = GEN_19;
  assign T_2483_1_T_2494_en = T_2484;
  assign T_2483_2_T_2500_addr = T_2497;
  assign T_2483_2_T_2500_en = 1'h1;
  assign T_2483_2_T_2500_data = T_2483_2[GEN_13];
  assign T_2483_2_T_2494_data = T_2490_2;
  assign T_2483_2_T_2494_addr = waddr[5:0];
  assign T_2483_2_T_2494_mask = GEN_21;
  assign T_2483_2_T_2494_en = T_2484;
  assign T_2483_3_T_2500_addr = T_2497;
  assign T_2483_3_T_2500_en = 1'h1;
  assign T_2483_3_T_2500_data = T_2483_3[GEN_20];
  assign T_2483_3_T_2494_data = T_2490_3;
  assign T_2483_3_T_2494_addr = waddr[5:0];
  assign T_2483_3_T_2494_mask = GEN_23;
  assign T_2483_3_T_2494_en = T_2484;
  assign T_2484 = rst | io_write_valid;
  assign T_2490_0 = wdata;
  assign T_2490_1 = wdata;
  assign T_2490_2 = wdata;
  assign T_2490_3 = wdata;
  assign GEN_17 = T_2484 ? T_2459 : 1'h0;
  assign GEN_19 = T_2484 ? T_2460 : 1'h0;
  assign GEN_21 = T_2484 ? T_2461 : 1'h0;
  assign GEN_23 = T_2484 ? T_2462 : 1'h0;
  assign T_2497 = io_read_bits_idx;
  assign T_2502 = {T_2483_1_T_2500_data,T_2483_0_T_2500_data};
  assign T_2503 = {T_2483_3_T_2500_data,T_2483_2_T_2500_data};
  assign T_2504 = {T_2503,T_2502};
  assign T_3366_0_tag = T_3844;
  assign T_3366_0_coh_state = T_3843;
  assign T_3366_1_tag = T_3846;
  assign T_3366_1_coh_state = T_3845;
  assign T_3366_2_tag = T_3848;
  assign T_3366_2_coh_state = T_3847;
  assign T_3366_3_tag = T_3850;
  assign T_3366_3_coh_state = T_3849;
  assign T_3843 = T_2504[1:0];
  assign T_3844 = T_2504[21:2];
  assign T_3845 = T_2504[23:22];
  assign T_3846 = T_2504[43:24];
  assign T_3847 = T_2504[45:44];
  assign T_3848 = T_2504[65:46];
  assign T_3849 = T_2504[67:66];
  assign T_3850 = T_2504[87:68];
  assign T_3852 = rst == 1'h0;
  assign T_3854 = io_write_valid == 1'h0;
  assign T_3855 = T_3852 & T_3854;
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifndef verilator
      #0.002;
    `endif
  `ifdef RANDOMIZE
  GEN_1 = {1{$random}};
  rst_cnt = GEN_1[6:0];
  `endif
  GEN_2 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 64; initvar = initvar+1)
    T_2483_0[initvar] = GEN_2[21:0];
  `endif
  `ifdef RANDOMIZE
  GEN_4 = {1{$random}};
  GEN_3 = GEN_4[5:0];
  `endif
  `ifdef RANDOMIZE
  GEN_6 = {1{$random}};
  GEN_5 = GEN_6[0:0];
  `endif
  GEN_7 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 64; initvar = initvar+1)
    T_2483_1[initvar] = GEN_7[21:0];
  `endif
  `ifdef RANDOMIZE
  GEN_9 = {1{$random}};
  GEN_8 = GEN_9[5:0];
  `endif
  `ifdef RANDOMIZE
  GEN_11 = {1{$random}};
  GEN_10 = GEN_11[0:0];
  `endif
  GEN_12 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 64; initvar = initvar+1)
    T_2483_2[initvar] = GEN_12[21:0];
  `endif
  `ifdef RANDOMIZE
  GEN_14 = {1{$random}};
  GEN_13 = GEN_14[5:0];
  `endif
  `ifdef RANDOMIZE
  GEN_16 = {1{$random}};
  GEN_15 = GEN_16[0:0];
  `endif
  GEN_18 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 64; initvar = initvar+1)
    T_2483_3[initvar] = GEN_18[21:0];
  `endif
  `ifdef RANDOMIZE
  GEN_22 = {1{$random}};
  GEN_20 = GEN_22[5:0];
  `endif
  `ifdef RANDOMIZE
  GEN_25 = {1{$random}};
  GEN_24 = GEN_25[0:0];
  `endif
  end
`endif
  always @(posedge clk) begin
    if(reset) begin
      rst_cnt <= 7'h0;
    end else begin
      if(rst) begin
        rst_cnt <= T_2474;
      end
    end
    GEN_3 <= T_2483_0_T_2500_addr;
    GEN_5 <= T_2483_0_T_2500_en;
    if(T_2483_0_T_2494_en & T_2483_0_T_2494_mask) begin
      T_2483_0[T_2483_0_T_2494_addr] <= T_2483_0_T_2494_data;
    end
    GEN_8 <= T_2483_1_T_2500_addr;
    GEN_10 <= T_2483_1_T_2500_en;
    if(T_2483_1_T_2494_en & T_2483_1_T_2494_mask) begin
      T_2483_1[T_2483_1_T_2494_addr] <= T_2483_1_T_2494_data;
    end
    GEN_13 <= T_2483_2_T_2500_addr;
    GEN_15 <= T_2483_2_T_2500_en;
    if(T_2483_2_T_2494_en & T_2483_2_T_2494_mask) begin
      T_2483_2[T_2483_2_T_2494_addr] <= T_2483_2_T_2494_data;
    end
    GEN_20 <= T_2483_3_T_2500_addr;
    GEN_24 <= T_2483_3_T_2500_en;
    if(T_2483_3_T_2494_en & T_2483_3_T_2494_mask) begin
      T_2483_3[T_2483_3_T_2494_addr] <= T_2483_3_T_2494_data;
    end
  end
endmodule
module Arbiter(
  input   clk,
  input   reset,
  output  io_in_0_ready,
  input   io_in_0_valid,
  input  [5:0] io_in_0_bits_idx,
  input  [3:0] io_in_0_bits_way_en,
  output  io_in_1_ready,
  input   io_in_1_valid,
  input  [5:0] io_in_1_bits_idx,
  input  [3:0] io_in_1_bits_way_en,
  output  io_in_2_ready,
  input   io_in_2_valid,
  input  [5:0] io_in_2_bits_idx,
  input  [3:0] io_in_2_bits_way_en,
  input   io_out_ready,
  output  io_out_valid,
  output [5:0] io_out_bits_idx,
  output [3:0] io_out_bits_way_en,
  output [1:0] io_chosen
);
  wire [1:0] GEN_0;
  wire [5:0] GEN_1;
  wire [3:0] GEN_2;
  wire [1:0] GEN_3;
  wire [5:0] GEN_4;
  wire [3:0] GEN_5;
  wire  T_716;
  wire  T_718;
  wire  T_720;
  wire  T_722;
  wire  T_723;
  wire  T_725;
  wire  T_726;
  assign io_in_0_ready = io_out_ready;
  assign io_in_1_ready = T_722;
  assign io_in_2_ready = T_723;
  assign io_out_valid = T_726;
  assign io_out_bits_idx = GEN_4;
  assign io_out_bits_way_en = GEN_5;
  assign io_chosen = GEN_3;
  assign GEN_0 = io_in_1_valid ? 2'h1 : 2'h2;
  assign GEN_1 = io_in_1_valid ? io_in_1_bits_idx : io_in_2_bits_idx;
  assign GEN_2 = io_in_1_valid ? io_in_1_bits_way_en : io_in_2_bits_way_en;
  assign GEN_3 = io_in_0_valid ? 2'h0 : GEN_0;
  assign GEN_4 = io_in_0_valid ? io_in_0_bits_idx : GEN_1;
  assign GEN_5 = io_in_0_valid ? io_in_0_bits_way_en : GEN_2;
  assign T_716 = io_in_0_valid | io_in_1_valid;
  assign T_718 = io_in_0_valid == 1'h0;
  assign T_720 = T_716 == 1'h0;
  assign T_722 = T_718 & io_out_ready;
  assign T_723 = T_720 & io_out_ready;
  assign T_725 = T_720 == 1'h0;
  assign T_726 = T_725 | io_in_2_valid;
endmodule
module Arbiter_1(
  input   clk,
  input   reset,
  output  io_in_0_ready,
  input   io_in_0_valid,
  input  [5:0] io_in_0_bits_idx,
  input  [3:0] io_in_0_bits_way_en,
  input  [19:0] io_in_0_bits_data_tag,
  input  [1:0] io_in_0_bits_data_coh_state,
  output  io_in_1_ready,
  input   io_in_1_valid,
  input  [5:0] io_in_1_bits_idx,
  input  [3:0] io_in_1_bits_way_en,
  input  [19:0] io_in_1_bits_data_tag,
  input  [1:0] io_in_1_bits_data_coh_state,
  output  io_in_2_ready,
  input   io_in_2_valid,
  input  [5:0] io_in_2_bits_idx,
  input  [3:0] io_in_2_bits_way_en,
  input  [19:0] io_in_2_bits_data_tag,
  input  [1:0] io_in_2_bits_data_coh_state,
  input   io_out_ready,
  output  io_out_valid,
  output [5:0] io_out_bits_idx,
  output [3:0] io_out_bits_way_en,
  output [19:0] io_out_bits_data_tag,
  output [1:0] io_out_bits_data_coh_state,
  output [1:0] io_chosen
);
  wire [1:0] GEN_0;
  wire [5:0] GEN_1;
  wire [3:0] GEN_2;
  wire [19:0] GEN_3;
  wire [1:0] GEN_4;
  wire [1:0] GEN_5;
  wire [5:0] GEN_6;
  wire [3:0] GEN_7;
  wire [19:0] GEN_8;
  wire [1:0] GEN_9;
  wire  T_3212;
  wire  T_3214;
  wire  T_3216;
  wire  T_3218;
  wire  T_3219;
  wire  T_3221;
  wire  T_3222;
  assign io_in_0_ready = io_out_ready;
  assign io_in_1_ready = T_3218;
  assign io_in_2_ready = T_3219;
  assign io_out_valid = T_3222;
  assign io_out_bits_idx = GEN_6;
  assign io_out_bits_way_en = GEN_7;
  assign io_out_bits_data_tag = GEN_8;
  assign io_out_bits_data_coh_state = GEN_9;
  assign io_chosen = GEN_5;
  assign GEN_0 = io_in_1_valid ? 2'h1 : 2'h2;
  assign GEN_1 = io_in_1_valid ? io_in_1_bits_idx : io_in_2_bits_idx;
  assign GEN_2 = io_in_1_valid ? io_in_1_bits_way_en : io_in_2_bits_way_en;
  assign GEN_3 = io_in_1_valid ? io_in_1_bits_data_tag : io_in_2_bits_data_tag;
  assign GEN_4 = io_in_1_valid ? io_in_1_bits_data_coh_state : io_in_2_bits_data_coh_state;
  assign GEN_5 = io_in_0_valid ? 2'h0 : GEN_0;
  assign GEN_6 = io_in_0_valid ? io_in_0_bits_idx : GEN_1;
  assign GEN_7 = io_in_0_valid ? io_in_0_bits_way_en : GEN_2;
  assign GEN_8 = io_in_0_valid ? io_in_0_bits_data_tag : GEN_3;
  assign GEN_9 = io_in_0_valid ? io_in_0_bits_data_coh_state : GEN_4;
  assign T_3212 = io_in_0_valid | io_in_1_valid;
  assign T_3214 = io_in_0_valid == 1'h0;
  assign T_3216 = T_3212 == 1'h0;
  assign T_3218 = T_3214 & io_out_ready;
  assign T_3219 = T_3216 & io_out_ready;
  assign T_3221 = T_3216 == 1'h0;
  assign T_3222 = T_3221 | io_in_2_valid;
endmodule
module DCacheDataArray(
  input   clk,
  input   reset,
  input   io_req_valid,
  input  [11:0] io_req_bits_addr,
  input   io_req_bits_write,
  input  [63:0] io_req_bits_wdata,
  input  [7:0] io_req_bits_wmask,
  input  [3:0] io_req_bits_way_en,
  output [63:0] io_resp_0,
  output [63:0] io_resp_1,
  output [63:0] io_resp_2,
  output [63:0] io_resp_3
);
  wire [8:0] addr;
  reg [7:0] T_460_0 [0:511];
  reg [31:0] GEN_0;
  wire [7:0] T_460_0_T_500_data;
  wire [8:0] T_460_0_T_500_addr;
  wire  T_460_0_T_500_en;
  reg [8:0] GEN_1;
  reg [31:0] GEN_2;
  reg  GEN_3;
  reg [31:0] GEN_4;
  wire [7:0] T_460_0_T_491_data;
  wire [8:0] T_460_0_T_491_addr;
  wire  T_460_0_T_491_mask;
  wire  T_460_0_T_491_en;
  reg [7:0] T_460_1 [0:511];
  reg [31:0] GEN_5;
  wire [7:0] T_460_1_T_500_data;
  wire [8:0] T_460_1_T_500_addr;
  wire  T_460_1_T_500_en;
  reg [8:0] GEN_6;
  reg [31:0] GEN_7;
  reg  GEN_8;
  reg [31:0] GEN_9;
  wire [7:0] T_460_1_T_491_data;
  wire [8:0] T_460_1_T_491_addr;
  wire  T_460_1_T_491_mask;
  wire  T_460_1_T_491_en;
  reg [7:0] T_460_2 [0:511];
  reg [31:0] GEN_10;
  wire [7:0] T_460_2_T_500_data;
  wire [8:0] T_460_2_T_500_addr;
  wire  T_460_2_T_500_en;
  reg [8:0] GEN_11;
  reg [31:0] GEN_12;
  reg  GEN_13;
  reg [31:0] GEN_14;
  wire [7:0] T_460_2_T_491_data;
  wire [8:0] T_460_2_T_491_addr;
  wire  T_460_2_T_491_mask;
  wire  T_460_2_T_491_en;
  reg [7:0] T_460_3 [0:511];
  reg [31:0] GEN_15;
  wire [7:0] T_460_3_T_500_data;
  wire [8:0] T_460_3_T_500_addr;
  wire  T_460_3_T_500_en;
  reg [8:0] GEN_16;
  reg [31:0] GEN_17;
  reg  GEN_18;
  reg [31:0] GEN_19;
  wire [7:0] T_460_3_T_491_data;
  wire [8:0] T_460_3_T_491_addr;
  wire  T_460_3_T_491_mask;
  wire  T_460_3_T_491_en;
  reg [7:0] T_460_4 [0:511];
  reg [31:0] GEN_20;
  wire [7:0] T_460_4_T_500_data;
  wire [8:0] T_460_4_T_500_addr;
  wire  T_460_4_T_500_en;
  reg [8:0] GEN_21;
  reg [31:0] GEN_22;
  reg  GEN_23;
  reg [31:0] GEN_24;
  wire [7:0] T_460_4_T_491_data;
  wire [8:0] T_460_4_T_491_addr;
  wire  T_460_4_T_491_mask;
  wire  T_460_4_T_491_en;
  reg [7:0] T_460_5 [0:511];
  reg [31:0] GEN_25;
  wire [7:0] T_460_5_T_500_data;
  wire [8:0] T_460_5_T_500_addr;
  wire  T_460_5_T_500_en;
  reg [8:0] GEN_26;
  reg [31:0] GEN_27;
  reg  GEN_29;
  reg [31:0] GEN_31;
  wire [7:0] T_460_5_T_491_data;
  wire [8:0] T_460_5_T_491_addr;
  wire  T_460_5_T_491_mask;
  wire  T_460_5_T_491_en;
  reg [7:0] T_460_6 [0:511];
  reg [31:0] GEN_33;
  wire [7:0] T_460_6_T_500_data;
  wire [8:0] T_460_6_T_500_addr;
  wire  T_460_6_T_500_en;
  reg [8:0] GEN_35;
  reg [31:0] GEN_37;
  reg  GEN_39;
  reg [31:0] GEN_41;
  wire [7:0] T_460_6_T_491_data;
  wire [8:0] T_460_6_T_491_addr;
  wire  T_460_6_T_491_mask;
  wire  T_460_6_T_491_en;
  reg [7:0] T_460_7 [0:511];
  reg [31:0] GEN_43;
  wire [7:0] T_460_7_T_500_data;
  wire [8:0] T_460_7_T_500_addr;
  wire  T_460_7_T_500_en;
  reg [8:0] GEN_44;
  reg [31:0] GEN_45;
  reg  GEN_46;
  reg [31:0] GEN_47;
  wire [7:0] T_460_7_T_491_data;
  wire [8:0] T_460_7_T_491_addr;
  wire  T_460_7_T_491_mask;
  wire  T_460_7_T_491_en;
  wire  T_462;
  wire  T_464;
  wire  T_465;
  wire [7:0] T_466;
  wire [7:0] T_467;
  wire [7:0] T_468;
  wire [7:0] T_469;
  wire [7:0] T_470;
  wire [7:0] T_471;
  wire [7:0] T_472;
  wire [7:0] T_473;
  wire [7:0] T_479_0;
  wire [7:0] T_479_1;
  wire [7:0] T_479_2;
  wire [7:0] T_479_3;
  wire [7:0] T_479_4;
  wire [7:0] T_479_5;
  wire [7:0] T_479_6;
  wire [7:0] T_479_7;
  wire  T_481;
  wire  T_482;
  wire  T_483;
  wire  T_484;
  wire  T_485;
  wire  T_486;
  wire  T_487;
  wire  T_488;
  wire  GEN_28;
  wire  GEN_30;
  wire  GEN_32;
  wire  GEN_34;
  wire  GEN_36;
  wire  GEN_38;
  wire  GEN_40;
  wire  GEN_42;
  wire [8:0] T_497;
  wire [15:0] T_502;
  wire [15:0] T_503;
  wire [31:0] T_504;
  wire [15:0] T_505;
  wire [15:0] T_506;
  wire [31:0] T_507;
  wire [63:0] T_508;
  reg [7:0] T_517_0 [0:511];
  reg [31:0] GEN_48;
  wire [7:0] T_517_0_T_557_data;
  wire [8:0] T_517_0_T_557_addr;
  wire  T_517_0_T_557_en;
  reg [8:0] GEN_49;
  reg [31:0] GEN_50;
  reg  GEN_51;
  reg [31:0] GEN_52;
  wire [7:0] T_517_0_T_548_data;
  wire [8:0] T_517_0_T_548_addr;
  wire  T_517_0_T_548_mask;
  wire  T_517_0_T_548_en;
  reg [7:0] T_517_1 [0:511];
  reg [31:0] GEN_53;
  wire [7:0] T_517_1_T_557_data;
  wire [8:0] T_517_1_T_557_addr;
  wire  T_517_1_T_557_en;
  reg [8:0] GEN_54;
  reg [31:0] GEN_55;
  reg  GEN_56;
  reg [31:0] GEN_57;
  wire [7:0] T_517_1_T_548_data;
  wire [8:0] T_517_1_T_548_addr;
  wire  T_517_1_T_548_mask;
  wire  T_517_1_T_548_en;
  reg [7:0] T_517_2 [0:511];
  reg [31:0] GEN_58;
  wire [7:0] T_517_2_T_557_data;
  wire [8:0] T_517_2_T_557_addr;
  wire  T_517_2_T_557_en;
  reg [8:0] GEN_59;
  reg [31:0] GEN_60;
  reg  GEN_61;
  reg [31:0] GEN_62;
  wire [7:0] T_517_2_T_548_data;
  wire [8:0] T_517_2_T_548_addr;
  wire  T_517_2_T_548_mask;
  wire  T_517_2_T_548_en;
  reg [7:0] T_517_3 [0:511];
  reg [31:0] GEN_63;
  wire [7:0] T_517_3_T_557_data;
  wire [8:0] T_517_3_T_557_addr;
  wire  T_517_3_T_557_en;
  reg [8:0] GEN_64;
  reg [31:0] GEN_65;
  reg  GEN_66;
  reg [31:0] GEN_67;
  wire [7:0] T_517_3_T_548_data;
  wire [8:0] T_517_3_T_548_addr;
  wire  T_517_3_T_548_mask;
  wire  T_517_3_T_548_en;
  reg [7:0] T_517_4 [0:511];
  reg [31:0] GEN_68;
  wire [7:0] T_517_4_T_557_data;
  wire [8:0] T_517_4_T_557_addr;
  wire  T_517_4_T_557_en;
  reg [8:0] GEN_69;
  reg [31:0] GEN_70;
  reg  GEN_71;
  reg [31:0] GEN_73;
  wire [7:0] T_517_4_T_548_data;
  wire [8:0] T_517_4_T_548_addr;
  wire  T_517_4_T_548_mask;
  wire  T_517_4_T_548_en;
  reg [7:0] T_517_5 [0:511];
  reg [31:0] GEN_75;
  wire [7:0] T_517_5_T_557_data;
  wire [8:0] T_517_5_T_557_addr;
  wire  T_517_5_T_557_en;
  reg [8:0] GEN_77;
  reg [31:0] GEN_79;
  reg  GEN_81;
  reg [31:0] GEN_83;
  wire [7:0] T_517_5_T_548_data;
  wire [8:0] T_517_5_T_548_addr;
  wire  T_517_5_T_548_mask;
  wire  T_517_5_T_548_en;
  reg [7:0] T_517_6 [0:511];
  reg [31:0] GEN_85;
  wire [7:0] T_517_6_T_557_data;
  wire [8:0] T_517_6_T_557_addr;
  wire  T_517_6_T_557_en;
  reg [8:0] GEN_87;
  reg [31:0] GEN_88;
  reg  GEN_89;
  reg [31:0] GEN_90;
  wire [7:0] T_517_6_T_548_data;
  wire [8:0] T_517_6_T_548_addr;
  wire  T_517_6_T_548_mask;
  wire  T_517_6_T_548_en;
  reg [7:0] T_517_7 [0:511];
  reg [31:0] GEN_91;
  wire [7:0] T_517_7_T_557_data;
  wire [8:0] T_517_7_T_557_addr;
  wire  T_517_7_T_557_en;
  reg [8:0] GEN_92;
  reg [31:0] GEN_93;
  reg  GEN_94;
  reg [31:0] GEN_95;
  wire [7:0] T_517_7_T_548_data;
  wire [8:0] T_517_7_T_548_addr;
  wire  T_517_7_T_548_mask;
  wire  T_517_7_T_548_en;
  wire  T_519;
  wire  T_521;
  wire  T_522;
  wire [7:0] T_536_0;
  wire [7:0] T_536_1;
  wire [7:0] T_536_2;
  wire [7:0] T_536_3;
  wire [7:0] T_536_4;
  wire [7:0] T_536_5;
  wire [7:0] T_536_6;
  wire [7:0] T_536_7;
  wire  GEN_72;
  wire  GEN_74;
  wire  GEN_76;
  wire  GEN_78;
  wire  GEN_80;
  wire  GEN_82;
  wire  GEN_84;
  wire  GEN_86;
  wire [8:0] T_554;
  wire [15:0] T_559;
  wire [15:0] T_560;
  wire [31:0] T_561;
  wire [15:0] T_562;
  wire [15:0] T_563;
  wire [31:0] T_564;
  wire [63:0] T_565;
  reg [7:0] T_574_0 [0:511];
  reg [31:0] GEN_96;
  wire [7:0] T_574_0_T_614_data;
  wire [8:0] T_574_0_T_614_addr;
  wire  T_574_0_T_614_en;
  reg [8:0] GEN_97;
  reg [31:0] GEN_98;
  reg  GEN_99;
  reg [31:0] GEN_100;
  wire [7:0] T_574_0_T_605_data;
  wire [8:0] T_574_0_T_605_addr;
  wire  T_574_0_T_605_mask;
  wire  T_574_0_T_605_en;
  reg [7:0] T_574_1 [0:511];
  reg [31:0] GEN_101;
  wire [7:0] T_574_1_T_614_data;
  wire [8:0] T_574_1_T_614_addr;
  wire  T_574_1_T_614_en;
  reg [8:0] GEN_102;
  reg [31:0] GEN_103;
  reg  GEN_104;
  reg [31:0] GEN_105;
  wire [7:0] T_574_1_T_605_data;
  wire [8:0] T_574_1_T_605_addr;
  wire  T_574_1_T_605_mask;
  wire  T_574_1_T_605_en;
  reg [7:0] T_574_2 [0:511];
  reg [31:0] GEN_106;
  wire [7:0] T_574_2_T_614_data;
  wire [8:0] T_574_2_T_614_addr;
  wire  T_574_2_T_614_en;
  reg [8:0] GEN_107;
  reg [31:0] GEN_108;
  reg  GEN_109;
  reg [31:0] GEN_110;
  wire [7:0] T_574_2_T_605_data;
  wire [8:0] T_574_2_T_605_addr;
  wire  T_574_2_T_605_mask;
  wire  T_574_2_T_605_en;
  reg [7:0] T_574_3 [0:511];
  reg [31:0] GEN_111;
  wire [7:0] T_574_3_T_614_data;
  wire [8:0] T_574_3_T_614_addr;
  wire  T_574_3_T_614_en;
  reg [8:0] GEN_112;
  reg [31:0] GEN_113;
  reg  GEN_114;
  reg [31:0] GEN_115;
  wire [7:0] T_574_3_T_605_data;
  wire [8:0] T_574_3_T_605_addr;
  wire  T_574_3_T_605_mask;
  wire  T_574_3_T_605_en;
  reg [7:0] T_574_4 [0:511];
  reg [31:0] GEN_117;
  wire [7:0] T_574_4_T_614_data;
  wire [8:0] T_574_4_T_614_addr;
  wire  T_574_4_T_614_en;
  reg [8:0] GEN_119;
  reg [31:0] GEN_121;
  reg  GEN_123;
  reg [31:0] GEN_125;
  wire [7:0] T_574_4_T_605_data;
  wire [8:0] T_574_4_T_605_addr;
  wire  T_574_4_T_605_mask;
  wire  T_574_4_T_605_en;
  reg [7:0] T_574_5 [0:511];
  reg [31:0] GEN_127;
  wire [7:0] T_574_5_T_614_data;
  wire [8:0] T_574_5_T_614_addr;
  wire  T_574_5_T_614_en;
  reg [8:0] GEN_129;
  reg [31:0] GEN_131;
  reg  GEN_132;
  reg [31:0] GEN_133;
  wire [7:0] T_574_5_T_605_data;
  wire [8:0] T_574_5_T_605_addr;
  wire  T_574_5_T_605_mask;
  wire  T_574_5_T_605_en;
  reg [7:0] T_574_6 [0:511];
  reg [31:0] GEN_134;
  wire [7:0] T_574_6_T_614_data;
  wire [8:0] T_574_6_T_614_addr;
  wire  T_574_6_T_614_en;
  reg [8:0] GEN_135;
  reg [31:0] GEN_136;
  reg  GEN_137;
  reg [31:0] GEN_138;
  wire [7:0] T_574_6_T_605_data;
  wire [8:0] T_574_6_T_605_addr;
  wire  T_574_6_T_605_mask;
  wire  T_574_6_T_605_en;
  reg [7:0] T_574_7 [0:511];
  reg [31:0] GEN_139;
  wire [7:0] T_574_7_T_614_data;
  wire [8:0] T_574_7_T_614_addr;
  wire  T_574_7_T_614_en;
  reg [8:0] GEN_140;
  reg [31:0] GEN_141;
  reg  GEN_142;
  reg [31:0] GEN_143;
  wire [7:0] T_574_7_T_605_data;
  wire [8:0] T_574_7_T_605_addr;
  wire  T_574_7_T_605_mask;
  wire  T_574_7_T_605_en;
  wire  T_576;
  wire  T_578;
  wire  T_579;
  wire [7:0] T_593_0;
  wire [7:0] T_593_1;
  wire [7:0] T_593_2;
  wire [7:0] T_593_3;
  wire [7:0] T_593_4;
  wire [7:0] T_593_5;
  wire [7:0] T_593_6;
  wire [7:0] T_593_7;
  wire  GEN_116;
  wire  GEN_118;
  wire  GEN_120;
  wire  GEN_122;
  wire  GEN_124;
  wire  GEN_126;
  wire  GEN_128;
  wire  GEN_130;
  wire [8:0] T_611;
  wire [15:0] T_616;
  wire [15:0] T_617;
  wire [31:0] T_618;
  wire [15:0] T_619;
  wire [15:0] T_620;
  wire [31:0] T_621;
  wire [63:0] T_622;
  reg [7:0] T_631_0 [0:511];
  reg [31:0] GEN_144;
  wire [7:0] T_631_0_T_671_data;
  wire [8:0] T_631_0_T_671_addr;
  wire  T_631_0_T_671_en;
  reg [8:0] GEN_145;
  reg [31:0] GEN_146;
  reg  GEN_147;
  reg [31:0] GEN_148;
  wire [7:0] T_631_0_T_662_data;
  wire [8:0] T_631_0_T_662_addr;
  wire  T_631_0_T_662_mask;
  wire  T_631_0_T_662_en;
  reg [7:0] T_631_1 [0:511];
  reg [31:0] GEN_149;
  wire [7:0] T_631_1_T_671_data;
  wire [8:0] T_631_1_T_671_addr;
  wire  T_631_1_T_671_en;
  reg [8:0] GEN_150;
  reg [31:0] GEN_151;
  reg  GEN_152;
  reg [31:0] GEN_153;
  wire [7:0] T_631_1_T_662_data;
  wire [8:0] T_631_1_T_662_addr;
  wire  T_631_1_T_662_mask;
  wire  T_631_1_T_662_en;
  reg [7:0] T_631_2 [0:511];
  reg [31:0] GEN_154;
  wire [7:0] T_631_2_T_671_data;
  wire [8:0] T_631_2_T_671_addr;
  wire  T_631_2_T_671_en;
  reg [8:0] GEN_155;
  reg [31:0] GEN_156;
  reg  GEN_157;
  reg [31:0] GEN_158;
  wire [7:0] T_631_2_T_662_data;
  wire [8:0] T_631_2_T_662_addr;
  wire  T_631_2_T_662_mask;
  wire  T_631_2_T_662_en;
  reg [7:0] T_631_3 [0:511];
  reg [31:0] GEN_159;
  wire [7:0] T_631_3_T_671_data;
  wire [8:0] T_631_3_T_671_addr;
  wire  T_631_3_T_671_en;
  reg [8:0] GEN_161;
  reg [31:0] GEN_163;
  reg  GEN_165;
  reg [31:0] GEN_167;
  wire [7:0] T_631_3_T_662_data;
  wire [8:0] T_631_3_T_662_addr;
  wire  T_631_3_T_662_mask;
  wire  T_631_3_T_662_en;
  reg [7:0] T_631_4 [0:511];
  reg [31:0] GEN_169;
  wire [7:0] T_631_4_T_671_data;
  wire [8:0] T_631_4_T_671_addr;
  wire  T_631_4_T_671_en;
  reg [8:0] GEN_171;
  reg [31:0] GEN_173;
  reg  GEN_175;
  reg [31:0] GEN_176;
  wire [7:0] T_631_4_T_662_data;
  wire [8:0] T_631_4_T_662_addr;
  wire  T_631_4_T_662_mask;
  wire  T_631_4_T_662_en;
  reg [7:0] T_631_5 [0:511];
  reg [31:0] GEN_177;
  wire [7:0] T_631_5_T_671_data;
  wire [8:0] T_631_5_T_671_addr;
  wire  T_631_5_T_671_en;
  reg [8:0] GEN_178;
  reg [31:0] GEN_179;
  reg  GEN_180;
  reg [31:0] GEN_181;
  wire [7:0] T_631_5_T_662_data;
  wire [8:0] T_631_5_T_662_addr;
  wire  T_631_5_T_662_mask;
  wire  T_631_5_T_662_en;
  reg [7:0] T_631_6 [0:511];
  reg [31:0] GEN_182;
  wire [7:0] T_631_6_T_671_data;
  wire [8:0] T_631_6_T_671_addr;
  wire  T_631_6_T_671_en;
  reg [8:0] GEN_183;
  reg [31:0] GEN_184;
  reg  GEN_185;
  reg [31:0] GEN_186;
  wire [7:0] T_631_6_T_662_data;
  wire [8:0] T_631_6_T_662_addr;
  wire  T_631_6_T_662_mask;
  wire  T_631_6_T_662_en;
  reg [7:0] T_631_7 [0:511];
  reg [31:0] GEN_187;
  wire [7:0] T_631_7_T_671_data;
  wire [8:0] T_631_7_T_671_addr;
  wire  T_631_7_T_671_en;
  reg [8:0] GEN_188;
  reg [31:0] GEN_189;
  reg  GEN_190;
  reg [31:0] GEN_191;
  wire [7:0] T_631_7_T_662_data;
  wire [8:0] T_631_7_T_662_addr;
  wire  T_631_7_T_662_mask;
  wire  T_631_7_T_662_en;
  wire  T_633;
  wire  T_635;
  wire  T_636;
  wire [7:0] T_650_0;
  wire [7:0] T_650_1;
  wire [7:0] T_650_2;
  wire [7:0] T_650_3;
  wire [7:0] T_650_4;
  wire [7:0] T_650_5;
  wire [7:0] T_650_6;
  wire [7:0] T_650_7;
  wire  GEN_160;
  wire  GEN_162;
  wire  GEN_164;
  wire  GEN_166;
  wire  GEN_168;
  wire  GEN_170;
  wire  GEN_172;
  wire  GEN_174;
  wire [8:0] T_668;
  wire [15:0] T_673;
  wire [15:0] T_674;
  wire [31:0] T_675;
  wire [15:0] T_676;
  wire [15:0] T_677;
  wire [31:0] T_678;
  wire [63:0] T_679;
  assign io_resp_0 = T_508;
  assign io_resp_1 = T_565;
  assign io_resp_2 = T_622;
  assign io_resp_3 = T_679;
  assign addr = io_req_bits_addr[11:3];
  assign T_460_0_T_500_addr = T_497;
  assign T_460_0_T_500_en = 1'h1;
  assign T_460_0_T_500_data = T_460_0[GEN_1];
  assign T_460_0_T_491_data = T_479_0;
  assign T_460_0_T_491_addr = addr;
  assign T_460_0_T_491_mask = GEN_28;
  assign T_460_0_T_491_en = T_465;
  assign T_460_1_T_500_addr = T_497;
  assign T_460_1_T_500_en = 1'h1;
  assign T_460_1_T_500_data = T_460_1[GEN_6];
  assign T_460_1_T_491_data = T_479_1;
  assign T_460_1_T_491_addr = addr;
  assign T_460_1_T_491_mask = GEN_30;
  assign T_460_1_T_491_en = T_465;
  assign T_460_2_T_500_addr = T_497;
  assign T_460_2_T_500_en = 1'h1;
  assign T_460_2_T_500_data = T_460_2[GEN_11];
  assign T_460_2_T_491_data = T_479_2;
  assign T_460_2_T_491_addr = addr;
  assign T_460_2_T_491_mask = GEN_32;
  assign T_460_2_T_491_en = T_465;
  assign T_460_3_T_500_addr = T_497;
  assign T_460_3_T_500_en = 1'h1;
  assign T_460_3_T_500_data = T_460_3[GEN_16];
  assign T_460_3_T_491_data = T_479_3;
  assign T_460_3_T_491_addr = addr;
  assign T_460_3_T_491_mask = GEN_34;
  assign T_460_3_T_491_en = T_465;
  assign T_460_4_T_500_addr = T_497;
  assign T_460_4_T_500_en = 1'h1;
  assign T_460_4_T_500_data = T_460_4[GEN_21];
  assign T_460_4_T_491_data = T_479_4;
  assign T_460_4_T_491_addr = addr;
  assign T_460_4_T_491_mask = GEN_36;
  assign T_460_4_T_491_en = T_465;
  assign T_460_5_T_500_addr = T_497;
  assign T_460_5_T_500_en = 1'h1;
  assign T_460_5_T_500_data = T_460_5[GEN_26];
  assign T_460_5_T_491_data = T_479_5;
  assign T_460_5_T_491_addr = addr;
  assign T_460_5_T_491_mask = GEN_38;
  assign T_460_5_T_491_en = T_465;
  assign T_460_6_T_500_addr = T_497;
  assign T_460_6_T_500_en = 1'h1;
  assign T_460_6_T_500_data = T_460_6[GEN_35];
  assign T_460_6_T_491_data = T_479_6;
  assign T_460_6_T_491_addr = addr;
  assign T_460_6_T_491_mask = GEN_40;
  assign T_460_6_T_491_en = T_465;
  assign T_460_7_T_500_addr = T_497;
  assign T_460_7_T_500_en = 1'h1;
  assign T_460_7_T_500_data = T_460_7[GEN_44];
  assign T_460_7_T_491_data = T_479_7;
  assign T_460_7_T_491_addr = addr;
  assign T_460_7_T_491_mask = GEN_42;
  assign T_460_7_T_491_en = T_465;
  assign T_462 = io_req_bits_way_en[0];
  assign T_464 = io_req_valid & T_462;
  assign T_465 = T_464 & io_req_bits_write;
  assign T_466 = io_req_bits_wdata[7:0];
  assign T_467 = io_req_bits_wdata[15:8];
  assign T_468 = io_req_bits_wdata[23:16];
  assign T_469 = io_req_bits_wdata[31:24];
  assign T_470 = io_req_bits_wdata[39:32];
  assign T_471 = io_req_bits_wdata[47:40];
  assign T_472 = io_req_bits_wdata[55:48];
  assign T_473 = io_req_bits_wdata[63:56];
  assign T_479_0 = T_466;
  assign T_479_1 = T_467;
  assign T_479_2 = T_468;
  assign T_479_3 = T_469;
  assign T_479_4 = T_470;
  assign T_479_5 = T_471;
  assign T_479_6 = T_472;
  assign T_479_7 = T_473;
  assign T_481 = io_req_bits_wmask[0];
  assign T_482 = io_req_bits_wmask[1];
  assign T_483 = io_req_bits_wmask[2];
  assign T_484 = io_req_bits_wmask[3];
  assign T_485 = io_req_bits_wmask[4];
  assign T_486 = io_req_bits_wmask[5];
  assign T_487 = io_req_bits_wmask[6];
  assign T_488 = io_req_bits_wmask[7];
  assign GEN_28 = T_465 ? T_481 : 1'h0;
  assign GEN_30 = T_465 ? T_482 : 1'h0;
  assign GEN_32 = T_465 ? T_483 : 1'h0;
  assign GEN_34 = T_465 ? T_484 : 1'h0;
  assign GEN_36 = T_465 ? T_485 : 1'h0;
  assign GEN_38 = T_465 ? T_486 : 1'h0;
  assign GEN_40 = T_465 ? T_487 : 1'h0;
  assign GEN_42 = T_465 ? T_488 : 1'h0;
  assign T_497 = addr;
  assign T_502 = {T_460_1_T_500_data,T_460_0_T_500_data};
  assign T_503 = {T_460_3_T_500_data,T_460_2_T_500_data};
  assign T_504 = {T_503,T_502};
  assign T_505 = {T_460_5_T_500_data,T_460_4_T_500_data};
  assign T_506 = {T_460_7_T_500_data,T_460_6_T_500_data};
  assign T_507 = {T_506,T_505};
  assign T_508 = {T_507,T_504};
  assign T_517_0_T_557_addr = T_554;
  assign T_517_0_T_557_en = 1'h1;
  assign T_517_0_T_557_data = T_517_0[GEN_49];
  assign T_517_0_T_548_data = T_536_0;
  assign T_517_0_T_548_addr = addr;
  assign T_517_0_T_548_mask = GEN_72;
  assign T_517_0_T_548_en = T_522;
  assign T_517_1_T_557_addr = T_554;
  assign T_517_1_T_557_en = 1'h1;
  assign T_517_1_T_557_data = T_517_1[GEN_54];
  assign T_517_1_T_548_data = T_536_1;
  assign T_517_1_T_548_addr = addr;
  assign T_517_1_T_548_mask = GEN_74;
  assign T_517_1_T_548_en = T_522;
  assign T_517_2_T_557_addr = T_554;
  assign T_517_2_T_557_en = 1'h1;
  assign T_517_2_T_557_data = T_517_2[GEN_59];
  assign T_517_2_T_548_data = T_536_2;
  assign T_517_2_T_548_addr = addr;
  assign T_517_2_T_548_mask = GEN_76;
  assign T_517_2_T_548_en = T_522;
  assign T_517_3_T_557_addr = T_554;
  assign T_517_3_T_557_en = 1'h1;
  assign T_517_3_T_557_data = T_517_3[GEN_64];
  assign T_517_3_T_548_data = T_536_3;
  assign T_517_3_T_548_addr = addr;
  assign T_517_3_T_548_mask = GEN_78;
  assign T_517_3_T_548_en = T_522;
  assign T_517_4_T_557_addr = T_554;
  assign T_517_4_T_557_en = 1'h1;
  assign T_517_4_T_557_data = T_517_4[GEN_69];
  assign T_517_4_T_548_data = T_536_4;
  assign T_517_4_T_548_addr = addr;
  assign T_517_4_T_548_mask = GEN_80;
  assign T_517_4_T_548_en = T_522;
  assign T_517_5_T_557_addr = T_554;
  assign T_517_5_T_557_en = 1'h1;
  assign T_517_5_T_557_data = T_517_5[GEN_77];
  assign T_517_5_T_548_data = T_536_5;
  assign T_517_5_T_548_addr = addr;
  assign T_517_5_T_548_mask = GEN_82;
  assign T_517_5_T_548_en = T_522;
  assign T_517_6_T_557_addr = T_554;
  assign T_517_6_T_557_en = 1'h1;
  assign T_517_6_T_557_data = T_517_6[GEN_87];
  assign T_517_6_T_548_data = T_536_6;
  assign T_517_6_T_548_addr = addr;
  assign T_517_6_T_548_mask = GEN_84;
  assign T_517_6_T_548_en = T_522;
  assign T_517_7_T_557_addr = T_554;
  assign T_517_7_T_557_en = 1'h1;
  assign T_517_7_T_557_data = T_517_7[GEN_92];
  assign T_517_7_T_548_data = T_536_7;
  assign T_517_7_T_548_addr = addr;
  assign T_517_7_T_548_mask = GEN_86;
  assign T_517_7_T_548_en = T_522;
  assign T_519 = io_req_bits_way_en[1];
  assign T_521 = io_req_valid & T_519;
  assign T_522 = T_521 & io_req_bits_write;
  assign T_536_0 = T_466;
  assign T_536_1 = T_467;
  assign T_536_2 = T_468;
  assign T_536_3 = T_469;
  assign T_536_4 = T_470;
  assign T_536_5 = T_471;
  assign T_536_6 = T_472;
  assign T_536_7 = T_473;
  assign GEN_72 = T_522 ? T_481 : 1'h0;
  assign GEN_74 = T_522 ? T_482 : 1'h0;
  assign GEN_76 = T_522 ? T_483 : 1'h0;
  assign GEN_78 = T_522 ? T_484 : 1'h0;
  assign GEN_80 = T_522 ? T_485 : 1'h0;
  assign GEN_82 = T_522 ? T_486 : 1'h0;
  assign GEN_84 = T_522 ? T_487 : 1'h0;
  assign GEN_86 = T_522 ? T_488 : 1'h0;
  assign T_554 = addr;
  assign T_559 = {T_517_1_T_557_data,T_517_0_T_557_data};
  assign T_560 = {T_517_3_T_557_data,T_517_2_T_557_data};
  assign T_561 = {T_560,T_559};
  assign T_562 = {T_517_5_T_557_data,T_517_4_T_557_data};
  assign T_563 = {T_517_7_T_557_data,T_517_6_T_557_data};
  assign T_564 = {T_563,T_562};
  assign T_565 = {T_564,T_561};
  assign T_574_0_T_614_addr = T_611;
  assign T_574_0_T_614_en = 1'h1;
  assign T_574_0_T_614_data = T_574_0[GEN_97];
  assign T_574_0_T_605_data = T_593_0;
  assign T_574_0_T_605_addr = addr;
  assign T_574_0_T_605_mask = GEN_116;
  assign T_574_0_T_605_en = T_579;
  assign T_574_1_T_614_addr = T_611;
  assign T_574_1_T_614_en = 1'h1;
  assign T_574_1_T_614_data = T_574_1[GEN_102];
  assign T_574_1_T_605_data = T_593_1;
  assign T_574_1_T_605_addr = addr;
  assign T_574_1_T_605_mask = GEN_118;
  assign T_574_1_T_605_en = T_579;
  assign T_574_2_T_614_addr = T_611;
  assign T_574_2_T_614_en = 1'h1;
  assign T_574_2_T_614_data = T_574_2[GEN_107];
  assign T_574_2_T_605_data = T_593_2;
  assign T_574_2_T_605_addr = addr;
  assign T_574_2_T_605_mask = GEN_120;
  assign T_574_2_T_605_en = T_579;
  assign T_574_3_T_614_addr = T_611;
  assign T_574_3_T_614_en = 1'h1;
  assign T_574_3_T_614_data = T_574_3[GEN_112];
  assign T_574_3_T_605_data = T_593_3;
  assign T_574_3_T_605_addr = addr;
  assign T_574_3_T_605_mask = GEN_122;
  assign T_574_3_T_605_en = T_579;
  assign T_574_4_T_614_addr = T_611;
  assign T_574_4_T_614_en = 1'h1;
  assign T_574_4_T_614_data = T_574_4[GEN_119];
  assign T_574_4_T_605_data = T_593_4;
  assign T_574_4_T_605_addr = addr;
  assign T_574_4_T_605_mask = GEN_124;
  assign T_574_4_T_605_en = T_579;
  assign T_574_5_T_614_addr = T_611;
  assign T_574_5_T_614_en = 1'h1;
  assign T_574_5_T_614_data = T_574_5[GEN_129];
  assign T_574_5_T_605_data = T_593_5;
  assign T_574_5_T_605_addr = addr;
  assign T_574_5_T_605_mask = GEN_126;
  assign T_574_5_T_605_en = T_579;
  assign T_574_6_T_614_addr = T_611;
  assign T_574_6_T_614_en = 1'h1;
  assign T_574_6_T_614_data = T_574_6[GEN_135];
  assign T_574_6_T_605_data = T_593_6;
  assign T_574_6_T_605_addr = addr;
  assign T_574_6_T_605_mask = GEN_128;
  assign T_574_6_T_605_en = T_579;
  assign T_574_7_T_614_addr = T_611;
  assign T_574_7_T_614_en = 1'h1;
  assign T_574_7_T_614_data = T_574_7[GEN_140];
  assign T_574_7_T_605_data = T_593_7;
  assign T_574_7_T_605_addr = addr;
  assign T_574_7_T_605_mask = GEN_130;
  assign T_574_7_T_605_en = T_579;
  assign T_576 = io_req_bits_way_en[2];
  assign T_578 = io_req_valid & T_576;
  assign T_579 = T_578 & io_req_bits_write;
  assign T_593_0 = T_466;
  assign T_593_1 = T_467;
  assign T_593_2 = T_468;
  assign T_593_3 = T_469;
  assign T_593_4 = T_470;
  assign T_593_5 = T_471;
  assign T_593_6 = T_472;
  assign T_593_7 = T_473;
  assign GEN_116 = T_579 ? T_481 : 1'h0;
  assign GEN_118 = T_579 ? T_482 : 1'h0;
  assign GEN_120 = T_579 ? T_483 : 1'h0;
  assign GEN_122 = T_579 ? T_484 : 1'h0;
  assign GEN_124 = T_579 ? T_485 : 1'h0;
  assign GEN_126 = T_579 ? T_486 : 1'h0;
  assign GEN_128 = T_579 ? T_487 : 1'h0;
  assign GEN_130 = T_579 ? T_488 : 1'h0;
  assign T_611 = addr;
  assign T_616 = {T_574_1_T_614_data,T_574_0_T_614_data};
  assign T_617 = {T_574_3_T_614_data,T_574_2_T_614_data};
  assign T_618 = {T_617,T_616};
  assign T_619 = {T_574_5_T_614_data,T_574_4_T_614_data};
  assign T_620 = {T_574_7_T_614_data,T_574_6_T_614_data};
  assign T_621 = {T_620,T_619};
  assign T_622 = {T_621,T_618};
  assign T_631_0_T_671_addr = T_668;
  assign T_631_0_T_671_en = 1'h1;
  assign T_631_0_T_671_data = T_631_0[GEN_145];
  assign T_631_0_T_662_data = T_650_0;
  assign T_631_0_T_662_addr = addr;
  assign T_631_0_T_662_mask = GEN_160;
  assign T_631_0_T_662_en = T_636;
  assign T_631_1_T_671_addr = T_668;
  assign T_631_1_T_671_en = 1'h1;
  assign T_631_1_T_671_data = T_631_1[GEN_150];
  assign T_631_1_T_662_data = T_650_1;
  assign T_631_1_T_662_addr = addr;
  assign T_631_1_T_662_mask = GEN_162;
  assign T_631_1_T_662_en = T_636;
  assign T_631_2_T_671_addr = T_668;
  assign T_631_2_T_671_en = 1'h1;
  assign T_631_2_T_671_data = T_631_2[GEN_155];
  assign T_631_2_T_662_data = T_650_2;
  assign T_631_2_T_662_addr = addr;
  assign T_631_2_T_662_mask = GEN_164;
  assign T_631_2_T_662_en = T_636;
  assign T_631_3_T_671_addr = T_668;
  assign T_631_3_T_671_en = 1'h1;
  assign T_631_3_T_671_data = T_631_3[GEN_161];
  assign T_631_3_T_662_data = T_650_3;
  assign T_631_3_T_662_addr = addr;
  assign T_631_3_T_662_mask = GEN_166;
  assign T_631_3_T_662_en = T_636;
  assign T_631_4_T_671_addr = T_668;
  assign T_631_4_T_671_en = 1'h1;
  assign T_631_4_T_671_data = T_631_4[GEN_171];
  assign T_631_4_T_662_data = T_650_4;
  assign T_631_4_T_662_addr = addr;
  assign T_631_4_T_662_mask = GEN_168;
  assign T_631_4_T_662_en = T_636;
  assign T_631_5_T_671_addr = T_668;
  assign T_631_5_T_671_en = 1'h1;
  assign T_631_5_T_671_data = T_631_5[GEN_178];
  assign T_631_5_T_662_data = T_650_5;
  assign T_631_5_T_662_addr = addr;
  assign T_631_5_T_662_mask = GEN_170;
  assign T_631_5_T_662_en = T_636;
  assign T_631_6_T_671_addr = T_668;
  assign T_631_6_T_671_en = 1'h1;
  assign T_631_6_T_671_data = T_631_6[GEN_183];
  assign T_631_6_T_662_data = T_650_6;
  assign T_631_6_T_662_addr = addr;
  assign T_631_6_T_662_mask = GEN_172;
  assign T_631_6_T_662_en = T_636;
  assign T_631_7_T_671_addr = T_668;
  assign T_631_7_T_671_en = 1'h1;
  assign T_631_7_T_671_data = T_631_7[GEN_188];
  assign T_631_7_T_662_data = T_650_7;
  assign T_631_7_T_662_addr = addr;
  assign T_631_7_T_662_mask = GEN_174;
  assign T_631_7_T_662_en = T_636;
  assign T_633 = io_req_bits_way_en[3];
  assign T_635 = io_req_valid & T_633;
  assign T_636 = T_635 & io_req_bits_write;
  assign T_650_0 = T_466;
  assign T_650_1 = T_467;
  assign T_650_2 = T_468;
  assign T_650_3 = T_469;
  assign T_650_4 = T_470;
  assign T_650_5 = T_471;
  assign T_650_6 = T_472;
  assign T_650_7 = T_473;
  assign GEN_160 = T_636 ? T_481 : 1'h0;
  assign GEN_162 = T_636 ? T_482 : 1'h0;
  assign GEN_164 = T_636 ? T_483 : 1'h0;
  assign GEN_166 = T_636 ? T_484 : 1'h0;
  assign GEN_168 = T_636 ? T_485 : 1'h0;
  assign GEN_170 = T_636 ? T_486 : 1'h0;
  assign GEN_172 = T_636 ? T_487 : 1'h0;
  assign GEN_174 = T_636 ? T_488 : 1'h0;
  assign T_668 = addr;
  assign T_673 = {T_631_1_T_671_data,T_631_0_T_671_data};
  assign T_674 = {T_631_3_T_671_data,T_631_2_T_671_data};
  assign T_675 = {T_674,T_673};
  assign T_676 = {T_631_5_T_671_data,T_631_4_T_671_data};
  assign T_677 = {T_631_7_T_671_data,T_631_6_T_671_data};
  assign T_678 = {T_677,T_676};
  assign T_679 = {T_678,T_675};
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifndef verilator
      #0.002;
    `endif
  GEN_0 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 512; initvar = initvar+1)
    T_460_0[initvar] = GEN_0[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_2 = {1{$random}};
  GEN_1 = GEN_2[8:0];
  `endif
  `ifdef RANDOMIZE
  GEN_4 = {1{$random}};
  GEN_3 = GEN_4[0:0];
  `endif
  GEN_5 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 512; initvar = initvar+1)
    T_460_1[initvar] = GEN_5[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_7 = {1{$random}};
  GEN_6 = GEN_7[8:0];
  `endif
  `ifdef RANDOMIZE
  GEN_9 = {1{$random}};
  GEN_8 = GEN_9[0:0];
  `endif
  GEN_10 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 512; initvar = initvar+1)
    T_460_2[initvar] = GEN_10[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_12 = {1{$random}};
  GEN_11 = GEN_12[8:0];
  `endif
  `ifdef RANDOMIZE
  GEN_14 = {1{$random}};
  GEN_13 = GEN_14[0:0];
  `endif
  GEN_15 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 512; initvar = initvar+1)
    T_460_3[initvar] = GEN_15[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_17 = {1{$random}};
  GEN_16 = GEN_17[8:0];
  `endif
  `ifdef RANDOMIZE
  GEN_19 = {1{$random}};
  GEN_18 = GEN_19[0:0];
  `endif
  GEN_20 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 512; initvar = initvar+1)
    T_460_4[initvar] = GEN_20[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_22 = {1{$random}};
  GEN_21 = GEN_22[8:0];
  `endif
  `ifdef RANDOMIZE
  GEN_24 = {1{$random}};
  GEN_23 = GEN_24[0:0];
  `endif
  GEN_25 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 512; initvar = initvar+1)
    T_460_5[initvar] = GEN_25[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_27 = {1{$random}};
  GEN_26 = GEN_27[8:0];
  `endif
  `ifdef RANDOMIZE
  GEN_31 = {1{$random}};
  GEN_29 = GEN_31[0:0];
  `endif
  GEN_33 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 512; initvar = initvar+1)
    T_460_6[initvar] = GEN_33[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_37 = {1{$random}};
  GEN_35 = GEN_37[8:0];
  `endif
  `ifdef RANDOMIZE
  GEN_41 = {1{$random}};
  GEN_39 = GEN_41[0:0];
  `endif
  GEN_43 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 512; initvar = initvar+1)
    T_460_7[initvar] = GEN_43[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_45 = {1{$random}};
  GEN_44 = GEN_45[8:0];
  `endif
  `ifdef RANDOMIZE
  GEN_47 = {1{$random}};
  GEN_46 = GEN_47[0:0];
  `endif
  GEN_48 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 512; initvar = initvar+1)
    T_517_0[initvar] = GEN_48[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_50 = {1{$random}};
  GEN_49 = GEN_50[8:0];
  `endif
  `ifdef RANDOMIZE
  GEN_52 = {1{$random}};
  GEN_51 = GEN_52[0:0];
  `endif
  GEN_53 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 512; initvar = initvar+1)
    T_517_1[initvar] = GEN_53[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_55 = {1{$random}};
  GEN_54 = GEN_55[8:0];
  `endif
  `ifdef RANDOMIZE
  GEN_57 = {1{$random}};
  GEN_56 = GEN_57[0:0];
  `endif
  GEN_58 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 512; initvar = initvar+1)
    T_517_2[initvar] = GEN_58[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_60 = {1{$random}};
  GEN_59 = GEN_60[8:0];
  `endif
  `ifdef RANDOMIZE
  GEN_62 = {1{$random}};
  GEN_61 = GEN_62[0:0];
  `endif
  GEN_63 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 512; initvar = initvar+1)
    T_517_3[initvar] = GEN_63[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_65 = {1{$random}};
  GEN_64 = GEN_65[8:0];
  `endif
  `ifdef RANDOMIZE
  GEN_67 = {1{$random}};
  GEN_66 = GEN_67[0:0];
  `endif
  GEN_68 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 512; initvar = initvar+1)
    T_517_4[initvar] = GEN_68[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_70 = {1{$random}};
  GEN_69 = GEN_70[8:0];
  `endif
  `ifdef RANDOMIZE
  GEN_73 = {1{$random}};
  GEN_71 = GEN_73[0:0];
  `endif
  GEN_75 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 512; initvar = initvar+1)
    T_517_5[initvar] = GEN_75[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_79 = {1{$random}};
  GEN_77 = GEN_79[8:0];
  `endif
  `ifdef RANDOMIZE
  GEN_83 = {1{$random}};
  GEN_81 = GEN_83[0:0];
  `endif
  GEN_85 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 512; initvar = initvar+1)
    T_517_6[initvar] = GEN_85[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_88 = {1{$random}};
  GEN_87 = GEN_88[8:0];
  `endif
  `ifdef RANDOMIZE
  GEN_90 = {1{$random}};
  GEN_89 = GEN_90[0:0];
  `endif
  GEN_91 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 512; initvar = initvar+1)
    T_517_7[initvar] = GEN_91[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_93 = {1{$random}};
  GEN_92 = GEN_93[8:0];
  `endif
  `ifdef RANDOMIZE
  GEN_95 = {1{$random}};
  GEN_94 = GEN_95[0:0];
  `endif
  GEN_96 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 512; initvar = initvar+1)
    T_574_0[initvar] = GEN_96[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_98 = {1{$random}};
  GEN_97 = GEN_98[8:0];
  `endif
  `ifdef RANDOMIZE
  GEN_100 = {1{$random}};
  GEN_99 = GEN_100[0:0];
  `endif
  GEN_101 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 512; initvar = initvar+1)
    T_574_1[initvar] = GEN_101[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_103 = {1{$random}};
  GEN_102 = GEN_103[8:0];
  `endif
  `ifdef RANDOMIZE
  GEN_105 = {1{$random}};
  GEN_104 = GEN_105[0:0];
  `endif
  GEN_106 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 512; initvar = initvar+1)
    T_574_2[initvar] = GEN_106[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_108 = {1{$random}};
  GEN_107 = GEN_108[8:0];
  `endif
  `ifdef RANDOMIZE
  GEN_110 = {1{$random}};
  GEN_109 = GEN_110[0:0];
  `endif
  GEN_111 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 512; initvar = initvar+1)
    T_574_3[initvar] = GEN_111[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_113 = {1{$random}};
  GEN_112 = GEN_113[8:0];
  `endif
  `ifdef RANDOMIZE
  GEN_115 = {1{$random}};
  GEN_114 = GEN_115[0:0];
  `endif
  GEN_117 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 512; initvar = initvar+1)
    T_574_4[initvar] = GEN_117[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_121 = {1{$random}};
  GEN_119 = GEN_121[8:0];
  `endif
  `ifdef RANDOMIZE
  GEN_125 = {1{$random}};
  GEN_123 = GEN_125[0:0];
  `endif
  GEN_127 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 512; initvar = initvar+1)
    T_574_5[initvar] = GEN_127[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_131 = {1{$random}};
  GEN_129 = GEN_131[8:0];
  `endif
  `ifdef RANDOMIZE
  GEN_133 = {1{$random}};
  GEN_132 = GEN_133[0:0];
  `endif
  GEN_134 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 512; initvar = initvar+1)
    T_574_6[initvar] = GEN_134[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_136 = {1{$random}};
  GEN_135 = GEN_136[8:0];
  `endif
  `ifdef RANDOMIZE
  GEN_138 = {1{$random}};
  GEN_137 = GEN_138[0:0];
  `endif
  GEN_139 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 512; initvar = initvar+1)
    T_574_7[initvar] = GEN_139[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_141 = {1{$random}};
  GEN_140 = GEN_141[8:0];
  `endif
  `ifdef RANDOMIZE
  GEN_143 = {1{$random}};
  GEN_142 = GEN_143[0:0];
  `endif
  GEN_144 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 512; initvar = initvar+1)
    T_631_0[initvar] = GEN_144[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_146 = {1{$random}};
  GEN_145 = GEN_146[8:0];
  `endif
  `ifdef RANDOMIZE
  GEN_148 = {1{$random}};
  GEN_147 = GEN_148[0:0];
  `endif
  GEN_149 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 512; initvar = initvar+1)
    T_631_1[initvar] = GEN_149[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_151 = {1{$random}};
  GEN_150 = GEN_151[8:0];
  `endif
  `ifdef RANDOMIZE
  GEN_153 = {1{$random}};
  GEN_152 = GEN_153[0:0];
  `endif
  GEN_154 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 512; initvar = initvar+1)
    T_631_2[initvar] = GEN_154[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_156 = {1{$random}};
  GEN_155 = GEN_156[8:0];
  `endif
  `ifdef RANDOMIZE
  GEN_158 = {1{$random}};
  GEN_157 = GEN_158[0:0];
  `endif
  GEN_159 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 512; initvar = initvar+1)
    T_631_3[initvar] = GEN_159[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_163 = {1{$random}};
  GEN_161 = GEN_163[8:0];
  `endif
  `ifdef RANDOMIZE
  GEN_167 = {1{$random}};
  GEN_165 = GEN_167[0:0];
  `endif
  GEN_169 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 512; initvar = initvar+1)
    T_631_4[initvar] = GEN_169[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_173 = {1{$random}};
  GEN_171 = GEN_173[8:0];
  `endif
  `ifdef RANDOMIZE
  GEN_176 = {1{$random}};
  GEN_175 = GEN_176[0:0];
  `endif
  GEN_177 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 512; initvar = initvar+1)
    T_631_5[initvar] = GEN_177[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_179 = {1{$random}};
  GEN_178 = GEN_179[8:0];
  `endif
  `ifdef RANDOMIZE
  GEN_181 = {1{$random}};
  GEN_180 = GEN_181[0:0];
  `endif
  GEN_182 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 512; initvar = initvar+1)
    T_631_6[initvar] = GEN_182[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_184 = {1{$random}};
  GEN_183 = GEN_184[8:0];
  `endif
  `ifdef RANDOMIZE
  GEN_186 = {1{$random}};
  GEN_185 = GEN_186[0:0];
  `endif
  GEN_187 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 512; initvar = initvar+1)
    T_631_7[initvar] = GEN_187[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_189 = {1{$random}};
  GEN_188 = GEN_189[8:0];
  `endif
  `ifdef RANDOMIZE
  GEN_191 = {1{$random}};
  GEN_190 = GEN_191[0:0];
  `endif
  end
`endif
  always @(posedge clk) begin
    GEN_1 <= T_460_0_T_500_addr;
    GEN_3 <= T_460_0_T_500_en;
    if(T_460_0_T_491_en & T_460_0_T_491_mask) begin
      T_460_0[T_460_0_T_491_addr] <= T_460_0_T_491_data;
    end
    GEN_6 <= T_460_1_T_500_addr;
    GEN_8 <= T_460_1_T_500_en;
    if(T_460_1_T_491_en & T_460_1_T_491_mask) begin
      T_460_1[T_460_1_T_491_addr] <= T_460_1_T_491_data;
    end
    GEN_11 <= T_460_2_T_500_addr;
    GEN_13 <= T_460_2_T_500_en;
    if(T_460_2_T_491_en & T_460_2_T_491_mask) begin
      T_460_2[T_460_2_T_491_addr] <= T_460_2_T_491_data;
    end
    GEN_16 <= T_460_3_T_500_addr;
    GEN_18 <= T_460_3_T_500_en;
    if(T_460_3_T_491_en & T_460_3_T_491_mask) begin
      T_460_3[T_460_3_T_491_addr] <= T_460_3_T_491_data;
    end
    GEN_21 <= T_460_4_T_500_addr;
    GEN_23 <= T_460_4_T_500_en;
    if(T_460_4_T_491_en & T_460_4_T_491_mask) begin
      T_460_4[T_460_4_T_491_addr] <= T_460_4_T_491_data;
    end
    GEN_26 <= T_460_5_T_500_addr;
    GEN_29 <= T_460_5_T_500_en;
    if(T_460_5_T_491_en & T_460_5_T_491_mask) begin
      T_460_5[T_460_5_T_491_addr] <= T_460_5_T_491_data;
    end
    GEN_35 <= T_460_6_T_500_addr;
    GEN_39 <= T_460_6_T_500_en;
    if(T_460_6_T_491_en & T_460_6_T_491_mask) begin
      T_460_6[T_460_6_T_491_addr] <= T_460_6_T_491_data;
    end
    GEN_44 <= T_460_7_T_500_addr;
    GEN_46 <= T_460_7_T_500_en;
    if(T_460_7_T_491_en & T_460_7_T_491_mask) begin
      T_460_7[T_460_7_T_491_addr] <= T_460_7_T_491_data;
    end
    GEN_49 <= T_517_0_T_557_addr;
    GEN_51 <= T_517_0_T_557_en;
    if(T_517_0_T_548_en & T_517_0_T_548_mask) begin
      T_517_0[T_517_0_T_548_addr] <= T_517_0_T_548_data;
    end
    GEN_54 <= T_517_1_T_557_addr;
    GEN_56 <= T_517_1_T_557_en;
    if(T_517_1_T_548_en & T_517_1_T_548_mask) begin
      T_517_1[T_517_1_T_548_addr] <= T_517_1_T_548_data;
    end
    GEN_59 <= T_517_2_T_557_addr;
    GEN_61 <= T_517_2_T_557_en;
    if(T_517_2_T_548_en & T_517_2_T_548_mask) begin
      T_517_2[T_517_2_T_548_addr] <= T_517_2_T_548_data;
    end
    GEN_64 <= T_517_3_T_557_addr;
    GEN_66 <= T_517_3_T_557_en;
    if(T_517_3_T_548_en & T_517_3_T_548_mask) begin
      T_517_3[T_517_3_T_548_addr] <= T_517_3_T_548_data;
    end
    GEN_69 <= T_517_4_T_557_addr;
    GEN_71 <= T_517_4_T_557_en;
    if(T_517_4_T_548_en & T_517_4_T_548_mask) begin
      T_517_4[T_517_4_T_548_addr] <= T_517_4_T_548_data;
    end
    GEN_77 <= T_517_5_T_557_addr;
    GEN_81 <= T_517_5_T_557_en;
    if(T_517_5_T_548_en & T_517_5_T_548_mask) begin
      T_517_5[T_517_5_T_548_addr] <= T_517_5_T_548_data;
    end
    GEN_87 <= T_517_6_T_557_addr;
    GEN_89 <= T_517_6_T_557_en;
    if(T_517_6_T_548_en & T_517_6_T_548_mask) begin
      T_517_6[T_517_6_T_548_addr] <= T_517_6_T_548_data;
    end
    GEN_92 <= T_517_7_T_557_addr;
    GEN_94 <= T_517_7_T_557_en;
    if(T_517_7_T_548_en & T_517_7_T_548_mask) begin
      T_517_7[T_517_7_T_548_addr] <= T_517_7_T_548_data;
    end
    GEN_97 <= T_574_0_T_614_addr;
    GEN_99 <= T_574_0_T_614_en;
    if(T_574_0_T_605_en & T_574_0_T_605_mask) begin
      T_574_0[T_574_0_T_605_addr] <= T_574_0_T_605_data;
    end
    GEN_102 <= T_574_1_T_614_addr;
    GEN_104 <= T_574_1_T_614_en;
    if(T_574_1_T_605_en & T_574_1_T_605_mask) begin
      T_574_1[T_574_1_T_605_addr] <= T_574_1_T_605_data;
    end
    GEN_107 <= T_574_2_T_614_addr;
    GEN_109 <= T_574_2_T_614_en;
    if(T_574_2_T_605_en & T_574_2_T_605_mask) begin
      T_574_2[T_574_2_T_605_addr] <= T_574_2_T_605_data;
    end
    GEN_112 <= T_574_3_T_614_addr;
    GEN_114 <= T_574_3_T_614_en;
    if(T_574_3_T_605_en & T_574_3_T_605_mask) begin
      T_574_3[T_574_3_T_605_addr] <= T_574_3_T_605_data;
    end
    GEN_119 <= T_574_4_T_614_addr;
    GEN_123 <= T_574_4_T_614_en;
    if(T_574_4_T_605_en & T_574_4_T_605_mask) begin
      T_574_4[T_574_4_T_605_addr] <= T_574_4_T_605_data;
    end
    GEN_129 <= T_574_5_T_614_addr;
    GEN_132 <= T_574_5_T_614_en;
    if(T_574_5_T_605_en & T_574_5_T_605_mask) begin
      T_574_5[T_574_5_T_605_addr] <= T_574_5_T_605_data;
    end
    GEN_135 <= T_574_6_T_614_addr;
    GEN_137 <= T_574_6_T_614_en;
    if(T_574_6_T_605_en & T_574_6_T_605_mask) begin
      T_574_6[T_574_6_T_605_addr] <= T_574_6_T_605_data;
    end
    GEN_140 <= T_574_7_T_614_addr;
    GEN_142 <= T_574_7_T_614_en;
    if(T_574_7_T_605_en & T_574_7_T_605_mask) begin
      T_574_7[T_574_7_T_605_addr] <= T_574_7_T_605_data;
    end
    GEN_145 <= T_631_0_T_671_addr;
    GEN_147 <= T_631_0_T_671_en;
    if(T_631_0_T_662_en & T_631_0_T_662_mask) begin
      T_631_0[T_631_0_T_662_addr] <= T_631_0_T_662_data;
    end
    GEN_150 <= T_631_1_T_671_addr;
    GEN_152 <= T_631_1_T_671_en;
    if(T_631_1_T_662_en & T_631_1_T_662_mask) begin
      T_631_1[T_631_1_T_662_addr] <= T_631_1_T_662_data;
    end
    GEN_155 <= T_631_2_T_671_addr;
    GEN_157 <= T_631_2_T_671_en;
    if(T_631_2_T_662_en & T_631_2_T_662_mask) begin
      T_631_2[T_631_2_T_662_addr] <= T_631_2_T_662_data;
    end
    GEN_161 <= T_631_3_T_671_addr;
    GEN_165 <= T_631_3_T_671_en;
    if(T_631_3_T_662_en & T_631_3_T_662_mask) begin
      T_631_3[T_631_3_T_662_addr] <= T_631_3_T_662_data;
    end
    GEN_171 <= T_631_4_T_671_addr;
    GEN_175 <= T_631_4_T_671_en;
    if(T_631_4_T_662_en & T_631_4_T_662_mask) begin
      T_631_4[T_631_4_T_662_addr] <= T_631_4_T_662_data;
    end
    GEN_178 <= T_631_5_T_671_addr;
    GEN_180 <= T_631_5_T_671_en;
    if(T_631_5_T_662_en & T_631_5_T_662_mask) begin
      T_631_5[T_631_5_T_662_addr] <= T_631_5_T_662_data;
    end
    GEN_183 <= T_631_6_T_671_addr;
    GEN_185 <= T_631_6_T_671_en;
    if(T_631_6_T_662_en & T_631_6_T_662_mask) begin
      T_631_6[T_631_6_T_662_addr] <= T_631_6_T_662_data;
    end
    GEN_188 <= T_631_7_T_671_addr;
    GEN_190 <= T_631_7_T_671_en;
    if(T_631_7_T_662_en & T_631_7_T_662_mask) begin
      T_631_7[T_631_7_T_662_addr] <= T_631_7_T_662_data;
    end
  end
endmodule
module Arbiter_2(
  input   clk,
  input   reset,
  output  io_in_0_ready,
  input   io_in_0_valid,
  input  [11:0] io_in_0_bits_addr,
  input   io_in_0_bits_write,
  input  [63:0] io_in_0_bits_wdata,
  input  [7:0] io_in_0_bits_wmask,
  input  [3:0] io_in_0_bits_way_en,
  output  io_in_1_ready,
  input   io_in_1_valid,
  input  [11:0] io_in_1_bits_addr,
  input   io_in_1_bits_write,
  input  [63:0] io_in_1_bits_wdata,
  input  [7:0] io_in_1_bits_wmask,
  input  [3:0] io_in_1_bits_way_en,
  output  io_in_2_ready,
  input   io_in_2_valid,
  input  [11:0] io_in_2_bits_addr,
  input   io_in_2_bits_write,
  input  [63:0] io_in_2_bits_wdata,
  input  [7:0] io_in_2_bits_wmask,
  input  [3:0] io_in_2_bits_way_en,
  output  io_in_3_ready,
  input   io_in_3_valid,
  input  [11:0] io_in_3_bits_addr,
  input   io_in_3_bits_write,
  input  [63:0] io_in_3_bits_wdata,
  input  [7:0] io_in_3_bits_wmask,
  input  [3:0] io_in_3_bits_way_en,
  input   io_out_ready,
  output  io_out_valid,
  output [11:0] io_out_bits_addr,
  output  io_out_bits_write,
  output [63:0] io_out_bits_wdata,
  output [7:0] io_out_bits_wmask,
  output [3:0] io_out_bits_way_en,
  output [1:0] io_chosen
);
  wire [1:0] GEN_0;
  wire [11:0] GEN_1;
  wire  GEN_2;
  wire [63:0] GEN_3;
  wire [7:0] GEN_4;
  wire [3:0] GEN_5;
  wire [1:0] GEN_6;
  wire [11:0] GEN_7;
  wire  GEN_8;
  wire [63:0] GEN_9;
  wire [7:0] GEN_10;
  wire [3:0] GEN_11;
  wire [1:0] GEN_12;
  wire [11:0] GEN_13;
  wire  GEN_14;
  wire [63:0] GEN_15;
  wire [7:0] GEN_16;
  wire [3:0] GEN_17;
  wire  T_2295;
  wire  T_2296;
  wire  T_2298;
  wire  T_2300;
  wire  T_2302;
  wire  T_2304;
  wire  T_2305;
  wire  T_2306;
  wire  T_2308;
  wire  T_2309;
  assign io_in_0_ready = io_out_ready;
  assign io_in_1_ready = T_2304;
  assign io_in_2_ready = T_2305;
  assign io_in_3_ready = T_2306;
  assign io_out_valid = T_2309;
  assign io_out_bits_addr = GEN_13;
  assign io_out_bits_write = GEN_14;
  assign io_out_bits_wdata = GEN_15;
  assign io_out_bits_wmask = GEN_16;
  assign io_out_bits_way_en = GEN_17;
  assign io_chosen = GEN_12;
  assign GEN_0 = io_in_2_valid ? 2'h2 : 2'h3;
  assign GEN_1 = io_in_2_valid ? io_in_2_bits_addr : io_in_3_bits_addr;
  assign GEN_2 = io_in_2_valid ? io_in_2_bits_write : io_in_3_bits_write;
  assign GEN_3 = io_in_2_valid ? io_in_2_bits_wdata : io_in_3_bits_wdata;
  assign GEN_4 = io_in_2_valid ? io_in_2_bits_wmask : io_in_3_bits_wmask;
  assign GEN_5 = io_in_2_valid ? io_in_2_bits_way_en : io_in_3_bits_way_en;
  assign GEN_6 = io_in_1_valid ? 2'h1 : GEN_0;
  assign GEN_7 = io_in_1_valid ? io_in_1_bits_addr : GEN_1;
  assign GEN_8 = io_in_1_valid ? io_in_1_bits_write : GEN_2;
  assign GEN_9 = io_in_1_valid ? io_in_1_bits_wdata : GEN_3;
  assign GEN_10 = io_in_1_valid ? io_in_1_bits_wmask : GEN_4;
  assign GEN_11 = io_in_1_valid ? io_in_1_bits_way_en : GEN_5;
  assign GEN_12 = io_in_0_valid ? 2'h0 : GEN_6;
  assign GEN_13 = io_in_0_valid ? io_in_0_bits_addr : GEN_7;
  assign GEN_14 = io_in_0_valid ? io_in_0_bits_write : GEN_8;
  assign GEN_15 = io_in_0_valid ? io_in_0_bits_wdata : GEN_9;
  assign GEN_16 = io_in_0_valid ? io_in_0_bits_wmask : GEN_10;
  assign GEN_17 = io_in_0_valid ? io_in_0_bits_way_en : GEN_11;
  assign T_2295 = io_in_0_valid | io_in_1_valid;
  assign T_2296 = T_2295 | io_in_2_valid;
  assign T_2298 = io_in_0_valid == 1'h0;
  assign T_2300 = T_2295 == 1'h0;
  assign T_2302 = T_2296 == 1'h0;
  assign T_2304 = T_2298 & io_out_ready;
  assign T_2305 = T_2300 & io_out_ready;
  assign T_2306 = T_2302 & io_out_ready;
  assign T_2308 = T_2302 == 1'h0;
  assign T_2309 = T_2308 | io_in_3_valid;
endmodule
module AMOALU(
  input   clk,
  input   reset,
  input  [5:0] io_addr,
  input  [4:0] io_cmd,
  input  [2:0] io_typ,
  input  [63:0] io_lhs,
  input  [63:0] io_rhs,
  output [63:0] io_out
);
  wire [1:0] T_6;
  wire  T_8;
  wire [31:0] T_9;
  wire [63:0] T_10;
  wire [63:0] rhs;
  wire  T_11;
  wire  T_12;
  wire  sgned;
  wire  T_14;
  wire  max;
  wire  T_16;
  wire  min;
  wire  T_17;
  wire  T_18;
  wire  T_19;
  wire  T_20;
  wire  T_21;
  wire  T_22;
  wire  word;
  wire  T_25;
  wire [31:0] GEN_0;
  wire [31:0] T_26;
  wire [63:0] GEN_1;
  wire [63:0] T_27;
  wire [63:0] T_28;
  wire [63:0] T_29;
  wire [64:0] T_30;
  wire [63:0] adder_out;
  wire  T_33;
  wire  T_34;
  wire  T_35;
  wire  T_36;
  wire  T_37;
  wire  T_42;
  wire  T_43;
  wire  T_44;
  wire [31:0] T_45;
  wire [31:0] T_46;
  wire  T_47;
  wire [31:0] T_48;
  wire [31:0] T_49;
  wire  T_50;
  wire  T_53;
  wire  T_55;
  wire  T_56;
  wire  T_57;
  wire  T_58;
  wire  T_59;
  wire  T_60;
  wire  less;
  wire  T_61;
  wire  T_62;
  wire [63:0] T_63;
  wire  T_64;
  wire [63:0] T_65;
  wire  T_66;
  wire [63:0] T_67;
  wire  T_68;
  wire  T_70;
  wire [7:0] T_71;
  wire [15:0] T_72;
  wire [31:0] T_73;
  wire [63:0] T_74;
  wire  T_76;
  wire [15:0] T_77;
  wire [31:0] T_78;
  wire [63:0] T_79;
  wire [63:0] T_85;
  wire [63:0] T_86;
  wire [63:0] T_87;
  wire [63:0] T_88;
  wire [63:0] T_89;
  wire [63:0] T_90;
  wire [63:0] out;
  wire  T_92;
  wire  T_96;
  wire  T_100;
  wire  T_103;
  wire [1:0] T_104;
  wire  T_105;
  wire [1:0] T_107;
  wire  T_109;
  wire [1:0] T_112;
  wire [1:0] T_113;
  wire [1:0] T_116;
  wire [3:0] T_117;
  wire [3:0] T_120;
  wire  T_122;
  wire [3:0] T_125;
  wire [3:0] T_126;
  wire [3:0] T_129;
  wire [7:0] T_130;
  wire  T_131;
  wire  T_132;
  wire  T_133;
  wire  T_134;
  wire  T_135;
  wire  T_136;
  wire  T_137;
  wire  T_138;
  wire [7:0] T_142;
  wire [7:0] T_146;
  wire [7:0] T_150;
  wire [7:0] T_154;
  wire [7:0] T_158;
  wire [7:0] T_162;
  wire [7:0] T_166;
  wire [7:0] T_170;
  wire [15:0] T_171;
  wire [15:0] T_172;
  wire [31:0] T_173;
  wire [15:0] T_174;
  wire [15:0] T_175;
  wire [31:0] T_176;
  wire [63:0] wmask;
  wire [63:0] T_177;
  wire [63:0] T_178;
  wire [63:0] T_179;
  wire [63:0] T_180;
  assign io_out = T_180;
  assign T_6 = io_typ[1:0];
  assign T_8 = T_6 == 2'h2;
  assign T_9 = io_rhs[31:0];
  assign T_10 = {T_9,T_9};
  assign rhs = T_8 ? T_10 : io_rhs;
  assign T_11 = io_cmd == 5'hc;
  assign T_12 = io_cmd == 5'hd;
  assign sgned = T_11 | T_12;
  assign T_14 = io_cmd == 5'hf;
  assign max = T_12 | T_14;
  assign T_16 = io_cmd == 5'he;
  assign min = T_11 | T_16;
  assign T_17 = io_typ == 3'h2;
  assign T_18 = io_typ == 3'h6;
  assign T_19 = T_17 | T_18;
  assign T_20 = io_typ == 3'h0;
  assign T_21 = T_19 | T_20;
  assign T_22 = io_typ == 3'h4;
  assign word = T_21 | T_22;
  assign T_25 = io_addr[2];
  assign GEN_0 = {{31'd0}, T_25};
  assign T_26 = GEN_0 << 31;
  assign GEN_1 = {{32'd0}, T_26};
  assign T_27 = 64'hffffffffffffffff ^ GEN_1;
  assign T_28 = io_lhs & T_27;
  assign T_29 = rhs & T_27;
  assign T_30 = T_28 + T_29;
  assign adder_out = T_30[63:0];
  assign T_33 = T_25 == 1'h0;
  assign T_34 = word & T_33;
  assign T_35 = io_lhs[31];
  assign T_36 = io_lhs[63];
  assign T_37 = T_34 ? T_35 : T_36;
  assign T_42 = rhs[31];
  assign T_43 = rhs[63];
  assign T_44 = T_34 ? T_42 : T_43;
  assign T_45 = io_lhs[31:0];
  assign T_46 = rhs[31:0];
  assign T_47 = T_45 < T_46;
  assign T_48 = io_lhs[63:32];
  assign T_49 = rhs[63:32];
  assign T_50 = T_48 < T_49;
  assign T_53 = T_48 == T_49;
  assign T_55 = T_25 ? T_50 : T_47;
  assign T_56 = T_53 & T_47;
  assign T_57 = T_50 | T_56;
  assign T_58 = word ? T_55 : T_57;
  assign T_59 = T_37 == T_44;
  assign T_60 = sgned ? T_37 : T_44;
  assign less = T_59 ? T_58 : T_60;
  assign T_61 = io_cmd == 5'h8;
  assign T_62 = io_cmd == 5'hb;
  assign T_63 = io_lhs & rhs;
  assign T_64 = io_cmd == 5'ha;
  assign T_65 = io_lhs | rhs;
  assign T_66 = io_cmd == 5'h9;
  assign T_67 = io_lhs ^ rhs;
  assign T_68 = less ? min : max;
  assign T_70 = T_6 == 2'h0;
  assign T_71 = io_rhs[7:0];
  assign T_72 = {T_71,T_71};
  assign T_73 = {T_72,T_72};
  assign T_74 = {T_73,T_73};
  assign T_76 = T_6 == 2'h1;
  assign T_77 = io_rhs[15:0];
  assign T_78 = {T_77,T_77};
  assign T_79 = {T_78,T_78};
  assign T_85 = T_76 ? T_79 : rhs;
  assign T_86 = T_70 ? T_74 : T_85;
  assign T_87 = T_68 ? io_lhs : T_86;
  assign T_88 = T_66 ? T_67 : T_87;
  assign T_89 = T_64 ? T_65 : T_88;
  assign T_90 = T_62 ? T_63 : T_89;
  assign out = T_61 ? adder_out : T_90;
  assign T_92 = io_addr[0];
  assign T_96 = T_6 >= 2'h1;
  assign T_100 = T_92 | T_96;
  assign T_103 = T_92 ? 1'h0 : 1'h1;
  assign T_104 = {T_100,T_103};
  assign T_105 = io_addr[1];
  assign T_107 = T_105 ? T_104 : 2'h0;
  assign T_109 = T_6 >= 2'h2;
  assign T_112 = T_109 ? 2'h3 : 2'h0;
  assign T_113 = T_107 | T_112;
  assign T_116 = T_105 ? 2'h0 : T_104;
  assign T_117 = {T_113,T_116};
  assign T_120 = T_25 ? T_117 : 4'h0;
  assign T_122 = T_6 >= 2'h3;
  assign T_125 = T_122 ? 4'hf : 4'h0;
  assign T_126 = T_120 | T_125;
  assign T_129 = T_25 ? 4'h0 : T_117;
  assign T_130 = {T_126,T_129};
  assign T_131 = T_130[0];
  assign T_132 = T_130[1];
  assign T_133 = T_130[2];
  assign T_134 = T_130[3];
  assign T_135 = T_130[4];
  assign T_136 = T_130[5];
  assign T_137 = T_130[6];
  assign T_138 = T_130[7];
  assign T_142 = T_131 ? 8'hff : 8'h0;
  assign T_146 = T_132 ? 8'hff : 8'h0;
  assign T_150 = T_133 ? 8'hff : 8'h0;
  assign T_154 = T_134 ? 8'hff : 8'h0;
  assign T_158 = T_135 ? 8'hff : 8'h0;
  assign T_162 = T_136 ? 8'hff : 8'h0;
  assign T_166 = T_137 ? 8'hff : 8'h0;
  assign T_170 = T_138 ? 8'hff : 8'h0;
  assign T_171 = {T_146,T_142};
  assign T_172 = {T_154,T_150};
  assign T_173 = {T_172,T_171};
  assign T_174 = {T_162,T_158};
  assign T_175 = {T_170,T_166};
  assign T_176 = {T_175,T_174};
  assign wmask = {T_176,T_173};
  assign T_177 = wmask & out;
  assign T_178 = ~ wmask;
  assign T_179 = T_178 & io_lhs;
  assign T_180 = T_177 | T_179;
endmodule
module DCache(
  input   clk,
  input   reset,
  output  io_cpu_req_ready,
  input   io_cpu_req_valid,
  input  [39:0] io_cpu_req_bits_addr,
  input  [8:0] io_cpu_req_bits_tag,
  input  [4:0] io_cpu_req_bits_cmd,
  input  [2:0] io_cpu_req_bits_typ,
  input   io_cpu_req_bits_phys,
  input  [63:0] io_cpu_req_bits_data,
  input   io_cpu_s1_kill,
  input  [63:0] io_cpu_s1_data,
  output  io_cpu_s2_nack,
  output  io_cpu_resp_valid,
  output [39:0] io_cpu_resp_bits_addr,
  output [8:0] io_cpu_resp_bits_tag,
  output [4:0] io_cpu_resp_bits_cmd,
  output [2:0] io_cpu_resp_bits_typ,
  output [63:0] io_cpu_resp_bits_data,
  output  io_cpu_resp_bits_replay,
  output  io_cpu_resp_bits_has_data,
  output [63:0] io_cpu_resp_bits_data_word_bypass,
  output [63:0] io_cpu_resp_bits_store_data,
  output  io_cpu_replay_next,
  output  io_cpu_xcpt_ma_ld,
  output  io_cpu_xcpt_ma_st,
  output  io_cpu_xcpt_pf_ld,
  output  io_cpu_xcpt_pf_st,
  input   io_cpu_invalidate_lr,
  output  io_cpu_ordered,
  input   io_ptw_req_ready,
  output  io_ptw_req_valid,
  output [1:0] io_ptw_req_bits_prv,
  output  io_ptw_req_bits_pum,
  output  io_ptw_req_bits_mxr,
  output [26:0] io_ptw_req_bits_addr,
  output  io_ptw_req_bits_store,
  output  io_ptw_req_bits_fetch,
  input   io_ptw_resp_valid,
  input  [15:0] io_ptw_resp_bits_pte_reserved_for_hardware,
  input  [37:0] io_ptw_resp_bits_pte_ppn,
  input  [1:0] io_ptw_resp_bits_pte_reserved_for_software,
  input   io_ptw_resp_bits_pte_d,
  input   io_ptw_resp_bits_pte_a,
  input   io_ptw_resp_bits_pte_g,
  input   io_ptw_resp_bits_pte_u,
  input   io_ptw_resp_bits_pte_x,
  input   io_ptw_resp_bits_pte_w,
  input   io_ptw_resp_bits_pte_r,
  input   io_ptw_resp_bits_pte_v,
  input  [6:0] io_ptw_ptbr_asid,
  input  [37:0] io_ptw_ptbr_ppn,
  input   io_ptw_invalidate,
  input   io_ptw_status_debug,
  input  [1:0] io_ptw_status_prv,
  input   io_ptw_status_sd,
  input  [30:0] io_ptw_status_zero3,
  input   io_ptw_status_sd_rv32,
  input  [1:0] io_ptw_status_zero2,
  input  [4:0] io_ptw_status_vm,
  input  [3:0] io_ptw_status_zero1,
  input   io_ptw_status_mxr,
  input   io_ptw_status_pum,
  input   io_ptw_status_mprv,
  input  [1:0] io_ptw_status_xs,
  input  [1:0] io_ptw_status_fs,
  input  [1:0] io_ptw_status_mpp,
  input  [1:0] io_ptw_status_hpp,
  input   io_ptw_status_spp,
  input   io_ptw_status_mpie,
  input   io_ptw_status_hpie,
  input   io_ptw_status_spie,
  input   io_ptw_status_upie,
  input   io_ptw_status_mie,
  input   io_ptw_status_hie,
  input   io_ptw_status_sie,
  input   io_ptw_status_uie,
  input   io_mem_acquire_ready,
  output  io_mem_acquire_valid,
  output [25:0] io_mem_acquire_bits_addr_block,
  output  io_mem_acquire_bits_client_xact_id,
  output [2:0] io_mem_acquire_bits_addr_beat,
  output  io_mem_acquire_bits_is_builtin_type,
  output [2:0] io_mem_acquire_bits_a_type,
  output [11:0] io_mem_acquire_bits_union,
  output [63:0] io_mem_acquire_bits_data,
  output  io_mem_probe_ready,
  input   io_mem_probe_valid,
  input  [25:0] io_mem_probe_bits_addr_block,
  input  [1:0] io_mem_probe_bits_p_type,
  input   io_mem_release_ready,
  output  io_mem_release_valid,
  output [2:0] io_mem_release_bits_addr_beat,
  output [25:0] io_mem_release_bits_addr_block,
  output  io_mem_release_bits_client_xact_id,
  output  io_mem_release_bits_voluntary,
  output [2:0] io_mem_release_bits_r_type,
  output [63:0] io_mem_release_bits_data,
  output  io_mem_grant_ready,
  input   io_mem_grant_valid,
  input  [2:0] io_mem_grant_bits_addr_beat,
  input   io_mem_grant_bits_client_xact_id,
  input  [3:0] io_mem_grant_bits_manager_xact_id,
  input   io_mem_grant_bits_is_builtin_type,
  input  [3:0] io_mem_grant_bits_g_type,
  input  [63:0] io_mem_grant_bits_data,
  input   io_mem_grant_bits_manager_id,
  input   io_mem_finish_ready,
  output  io_mem_finish_valid,
  output [3:0] io_mem_finish_bits_manager_xact_id,
  output  io_mem_finish_bits_manager_id
);
  wire  fq_clk;
  wire  fq_reset;
  wire  fq_io_enq_ready;
  wire  fq_io_enq_valid;
  wire [3:0] fq_io_enq_bits_manager_xact_id;
  wire  fq_io_enq_bits_manager_id;
  wire  fq_io_deq_ready;
  wire  fq_io_deq_valid;
  wire [3:0] fq_io_deq_bits_manager_xact_id;
  wire  fq_io_deq_bits_manager_id;
  wire  fq_io_count;
  wire  T_2140;
  reg [15:0] T_2143;
  reg [31:0] GEN_94;
  wire  T_2144;
  wire  T_2145;
  wire  T_2146;
  wire  T_2147;
  wire  T_2148;
  wire  T_2149;
  wire  T_2150;
  wire [14:0] T_2151;
  wire [15:0] T_2152;
  wire [15:0] GEN_2;
  wire  meta_clk;
  wire  meta_reset;
  wire  meta_io_read_ready;
  wire  meta_io_read_valid;
  wire [5:0] meta_io_read_bits_idx;
  wire [3:0] meta_io_read_bits_way_en;
  wire  meta_io_write_ready;
  wire  meta_io_write_valid;
  wire [5:0] meta_io_write_bits_idx;
  wire [3:0] meta_io_write_bits_way_en;
  wire [19:0] meta_io_write_bits_data_tag;
  wire [1:0] meta_io_write_bits_data_coh_state;
  wire [19:0] meta_io_resp_0_tag;
  wire [1:0] meta_io_resp_0_coh_state;
  wire [19:0] meta_io_resp_1_tag;
  wire [1:0] meta_io_resp_1_coh_state;
  wire [19:0] meta_io_resp_2_tag;
  wire [1:0] meta_io_resp_2_coh_state;
  wire [19:0] meta_io_resp_3_tag;
  wire [1:0] meta_io_resp_3_coh_state;
  wire  metaReadArb_clk;
  wire  metaReadArb_reset;
  wire  metaReadArb_io_in_0_ready;
  wire  metaReadArb_io_in_0_valid;
  wire [5:0] metaReadArb_io_in_0_bits_idx;
  wire [3:0] metaReadArb_io_in_0_bits_way_en;
  wire  metaReadArb_io_in_1_ready;
  wire  metaReadArb_io_in_1_valid;
  wire [5:0] metaReadArb_io_in_1_bits_idx;
  wire [3:0] metaReadArb_io_in_1_bits_way_en;
  wire  metaReadArb_io_in_2_ready;
  wire  metaReadArb_io_in_2_valid;
  wire [5:0] metaReadArb_io_in_2_bits_idx;
  wire [3:0] metaReadArb_io_in_2_bits_way_en;
  wire  metaReadArb_io_out_ready;
  wire  metaReadArb_io_out_valid;
  wire [5:0] metaReadArb_io_out_bits_idx;
  wire [3:0] metaReadArb_io_out_bits_way_en;
  wire [1:0] metaReadArb_io_chosen;
  wire  metaWriteArb_clk;
  wire  metaWriteArb_reset;
  wire  metaWriteArb_io_in_0_ready;
  wire  metaWriteArb_io_in_0_valid;
  wire [5:0] metaWriteArb_io_in_0_bits_idx;
  wire [3:0] metaWriteArb_io_in_0_bits_way_en;
  wire [19:0] metaWriteArb_io_in_0_bits_data_tag;
  wire [1:0] metaWriteArb_io_in_0_bits_data_coh_state;
  wire  metaWriteArb_io_in_1_ready;
  wire  metaWriteArb_io_in_1_valid;
  wire [5:0] metaWriteArb_io_in_1_bits_idx;
  wire [3:0] metaWriteArb_io_in_1_bits_way_en;
  wire [19:0] metaWriteArb_io_in_1_bits_data_tag;
  wire [1:0] metaWriteArb_io_in_1_bits_data_coh_state;
  wire  metaWriteArb_io_in_2_ready;
  wire  metaWriteArb_io_in_2_valid;
  wire [5:0] metaWriteArb_io_in_2_bits_idx;
  wire [3:0] metaWriteArb_io_in_2_bits_way_en;
  wire [19:0] metaWriteArb_io_in_2_bits_data_tag;
  wire [1:0] metaWriteArb_io_in_2_bits_data_coh_state;
  wire  metaWriteArb_io_out_ready;
  wire  metaWriteArb_io_out_valid;
  wire [5:0] metaWriteArb_io_out_bits_idx;
  wire [3:0] metaWriteArb_io_out_bits_way_en;
  wire [19:0] metaWriteArb_io_out_bits_data_tag;
  wire [1:0] metaWriteArb_io_out_bits_data_coh_state;
  wire [1:0] metaWriteArb_io_chosen;
  wire  data_clk;
  wire  data_reset;
  wire  data_io_req_valid;
  wire [11:0] data_io_req_bits_addr;
  wire  data_io_req_bits_write;
  wire [63:0] data_io_req_bits_wdata;
  wire [7:0] data_io_req_bits_wmask;
  wire [3:0] data_io_req_bits_way_en;
  wire [63:0] data_io_resp_0;
  wire [63:0] data_io_resp_1;
  wire [63:0] data_io_resp_2;
  wire [63:0] data_io_resp_3;
  wire  dataArb_clk;
  wire  dataArb_reset;
  wire  dataArb_io_in_0_ready;
  wire  dataArb_io_in_0_valid;
  wire [11:0] dataArb_io_in_0_bits_addr;
  wire  dataArb_io_in_0_bits_write;
  wire [63:0] dataArb_io_in_0_bits_wdata;
  wire [7:0] dataArb_io_in_0_bits_wmask;
  wire [3:0] dataArb_io_in_0_bits_way_en;
  wire  dataArb_io_in_1_ready;
  wire  dataArb_io_in_1_valid;
  wire [11:0] dataArb_io_in_1_bits_addr;
  wire  dataArb_io_in_1_bits_write;
  wire [63:0] dataArb_io_in_1_bits_wdata;
  wire [7:0] dataArb_io_in_1_bits_wmask;
  wire [3:0] dataArb_io_in_1_bits_way_en;
  wire  dataArb_io_in_2_ready;
  wire  dataArb_io_in_2_valid;
  wire [11:0] dataArb_io_in_2_bits_addr;
  wire  dataArb_io_in_2_bits_write;
  wire [63:0] dataArb_io_in_2_bits_wdata;
  wire [7:0] dataArb_io_in_2_bits_wmask;
  wire [3:0] dataArb_io_in_2_bits_way_en;
  wire  dataArb_io_in_3_ready;
  wire  dataArb_io_in_3_valid;
  wire [11:0] dataArb_io_in_3_bits_addr;
  wire  dataArb_io_in_3_bits_write;
  wire [63:0] dataArb_io_in_3_bits_wdata;
  wire [7:0] dataArb_io_in_3_bits_wmask;
  wire [3:0] dataArb_io_in_3_bits_way_en;
  wire  dataArb_io_out_ready;
  wire  dataArb_io_out_valid;
  wire [11:0] dataArb_io_out_bits_addr;
  wire  dataArb_io_out_bits_write;
  wire [63:0] dataArb_io_out_bits_wdata;
  wire [7:0] dataArb_io_out_bits_wmask;
  wire [3:0] dataArb_io_out_bits_way_en;
  wire [1:0] dataArb_io_chosen;
  wire  T_2473;
  reg  s1_valid;
  reg [31:0] GEN_95;
  wire  T_2475;
  reg  s1_probe;
  reg [31:0] GEN_99;
  reg [25:0] probe_bits_addr_block;
  reg [31:0] GEN_103;
  reg [1:0] probe_bits_p_type;
  reg [31:0] GEN_104;
  wire [25:0] GEN_3;
  wire [1:0] GEN_4;
  wire  s1_nack;
  wire  T_2505;
  wire  s1_valid_masked;
  wire  T_2507;
  wire  s1_valid_not_nacked;
  reg [39:0] s1_req_addr;
  reg [63:0] GEN_108;
  reg [8:0] s1_req_tag;
  reg [31:0] GEN_116;
  reg [4:0] s1_req_cmd;
  reg [31:0] GEN_138;
  reg [2:0] s1_req_typ;
  reg [31:0] GEN_139;
  reg  s1_req_phys;
  reg [31:0] GEN_140;
  reg [63:0] s1_req_data;
  reg [63:0] GEN_141;
  wire [27:0] T_2583;
  wire [5:0] T_2584;
  wire [33:0] T_2585;
  wire [39:0] T_2586;
  wire [39:0] GEN_5;
  wire [8:0] GEN_6;
  wire [4:0] GEN_7;
  wire [2:0] GEN_8;
  wire  GEN_9;
  wire [63:0] GEN_10;
  wire  T_2587;
  wire  T_2588;
  wire  T_2589;
  wire  T_2590;
  wire  T_2591;
  wire  T_2592;
  wire  T_2593;
  wire  T_2594;
  wire  s1_read;
  wire  T_2595;
  wire  T_2597;
  wire  s1_write;
  wire  s1_readwrite;
  reg  s1_flush_valid;
  reg [31:0] GEN_142;
  reg  grant_wait;
  reg [31:0] GEN_143;
  reg  release_ack_wait;
  reg [31:0] GEN_144;
  reg [2:0] release_state;
  reg [31:0] GEN_145;
  wire  pstore1_valid;
  reg  pstore2_valid;
  reg [31:0] GEN_146;
  wire  T_2607;
  wire  T_2608;
  wire  inWriteback;
  wire [3:0] releaseWay;
  wire  T_2610;
  wire  T_2612;
  wire  T_2613;
  wire  T_2616;
  wire  T_2617;
  wire  T_2618;
  wire  T_2619;
  wire  T_2620;
  wire  T_2621;
  wire  T_2622;
  wire  T_2623;
  wire  T_2624;
  wire  T_2625;
  wire  T_2626;
  wire  T_2631;
  wire  T_2641;
  wire  GEN_11;
  wire [5:0] T_2643;
  wire  T_2647;
  wire  GEN_12;
  wire  tlb_clk;
  wire  tlb_reset;
  wire  tlb_io_req_ready;
  wire  tlb_io_req_valid;
  wire [27:0] tlb_io_req_bits_vpn;
  wire  tlb_io_req_bits_passthrough;
  wire  tlb_io_req_bits_instruction;
  wire  tlb_io_req_bits_store;
  wire  tlb_io_resp_miss;
  wire [19:0] tlb_io_resp_ppn;
  wire  tlb_io_resp_xcpt_ld;
  wire  tlb_io_resp_xcpt_st;
  wire  tlb_io_resp_xcpt_if;
  wire  tlb_io_resp_cacheable;
  wire  tlb_io_ptw_req_ready;
  wire  tlb_io_ptw_req_valid;
  wire [1:0] tlb_io_ptw_req_bits_prv;
  wire  tlb_io_ptw_req_bits_pum;
  wire  tlb_io_ptw_req_bits_mxr;
  wire [26:0] tlb_io_ptw_req_bits_addr;
  wire  tlb_io_ptw_req_bits_store;
  wire  tlb_io_ptw_req_bits_fetch;
  wire  tlb_io_ptw_resp_valid;
  wire [15:0] tlb_io_ptw_resp_bits_pte_reserved_for_hardware;
  wire [37:0] tlb_io_ptw_resp_bits_pte_ppn;
  wire [1:0] tlb_io_ptw_resp_bits_pte_reserved_for_software;
  wire  tlb_io_ptw_resp_bits_pte_d;
  wire  tlb_io_ptw_resp_bits_pte_a;
  wire  tlb_io_ptw_resp_bits_pte_g;
  wire  tlb_io_ptw_resp_bits_pte_u;
  wire  tlb_io_ptw_resp_bits_pte_x;
  wire  tlb_io_ptw_resp_bits_pte_w;
  wire  tlb_io_ptw_resp_bits_pte_r;
  wire  tlb_io_ptw_resp_bits_pte_v;
  wire [6:0] tlb_io_ptw_ptbr_asid;
  wire [37:0] tlb_io_ptw_ptbr_ppn;
  wire  tlb_io_ptw_invalidate;
  wire  tlb_io_ptw_status_debug;
  wire [1:0] tlb_io_ptw_status_prv;
  wire  tlb_io_ptw_status_sd;
  wire [30:0] tlb_io_ptw_status_zero3;
  wire  tlb_io_ptw_status_sd_rv32;
  wire [1:0] tlb_io_ptw_status_zero2;
  wire [4:0] tlb_io_ptw_status_vm;
  wire [3:0] tlb_io_ptw_status_zero1;
  wire  tlb_io_ptw_status_mxr;
  wire  tlb_io_ptw_status_pum;
  wire  tlb_io_ptw_status_mprv;
  wire [1:0] tlb_io_ptw_status_xs;
  wire [1:0] tlb_io_ptw_status_fs;
  wire [1:0] tlb_io_ptw_status_mpp;
  wire [1:0] tlb_io_ptw_status_hpp;
  wire  tlb_io_ptw_status_spp;
  wire  tlb_io_ptw_status_mpie;
  wire  tlb_io_ptw_status_hpie;
  wire  tlb_io_ptw_status_spie;
  wire  tlb_io_ptw_status_upie;
  wire  tlb_io_ptw_status_mie;
  wire  tlb_io_ptw_status_hie;
  wire  tlb_io_ptw_status_sie;
  wire  tlb_io_ptw_status_uie;
  wire  T_2649;
  wire [27:0] T_2650;
  wire  T_2653;
  wire  T_2655;
  wire  T_2656;
  wire  GEN_13;
  wire  T_2658;
  wire  T_2659;
  wire [11:0] T_2661;
  wire [31:0] s1_paddr;
  wire [19:0] T_2662;
  wire [19:0] T_2663;
  wire [19:0] s1_tag;
  wire  T_2664;
  wire  T_2665;
  wire  T_2666;
  wire  T_2667;
  wire  T_2668;
  wire  T_2669;
  wire  T_2670;
  wire  T_2671;
  wire  T_2672;
  wire  T_2673;
  wire  T_2674;
  wire  T_2675;
  wire [1:0] T_2676;
  wire [1:0] T_2677;
  wire [3:0] s1_hit_way;
  wire [1:0] T_2704_state;
  wire [1:0] T_2731;
  wire [1:0] T_2734;
  wire [1:0] T_2737;
  wire [1:0] T_2740;
  wire [1:0] T_2741;
  wire [1:0] T_2742;
  wire [1:0] T_2743;
  wire [1:0] s1_hit_state_state;
  wire [3:0] s1_data_way;
  wire  T_2794;
  wire  T_2795;
  wire  T_2796;
  wire  T_2797;
  wire [63:0] T_2799;
  wire [63:0] T_2801;
  wire [63:0] T_2803;
  wire [63:0] T_2805;
  wire [63:0] T_2807;
  wire [63:0] T_2808;
  wire [63:0] T_2809;
  wire [63:0] s1_data;
  wire [1:0] T_2810;
  wire [1:0] s1_victim_way;
  reg  s2_valid;
  reg [31:0] GEN_147;
  reg  s2_probe;
  reg [31:0] GEN_148;
  wire  T_2813;
  wire  T_2814;
  wire  releaseInFlight;
  reg  T_2817;
  reg [31:0] GEN_149;
  wire  s2_valid_masked;
  reg [39:0] s2_req_addr;
  reg [63:0] GEN_150;
  reg [8:0] s2_req_tag;
  reg [31:0] GEN_151;
  reg [4:0] s2_req_cmd;
  reg [31:0] GEN_152;
  reg [2:0] s2_req_typ;
  reg [31:0] GEN_153;
  reg  s2_req_phys;
  reg [31:0] GEN_154;
  reg [63:0] s2_req_data;
  reg [63:0] GEN_155;
  reg  s2_uncached;
  reg [31:0] GEN_156;
  wire  T_2894;
  wire  T_2896;
  wire [39:0] GEN_15;
  wire [8:0] GEN_16;
  wire [4:0] GEN_17;
  wire [2:0] GEN_18;
  wire  GEN_19;
  wire [63:0] GEN_20;
  wire  GEN_21;
  wire  T_2897;
  wire  T_2898;
  wire  T_2899;
  wire  T_2900;
  wire  T_2901;
  wire  T_2902;
  wire  T_2903;
  wire  T_2904;
  wire  s2_read;
  wire  T_2905;
  wire  T_2907;
  wire  s2_write;
  wire  s2_readwrite;
  reg  s2_flush_valid;
  reg [31:0] GEN_157;
  wire  T_2911;
  reg [63:0] s2_data;
  reg [63:0] GEN_158;
  wire [63:0] GEN_22;
  reg [3:0] s2_probe_way;
  reg [31:0] GEN_159;
  wire [3:0] GEN_23;
  reg [1:0] s2_probe_state_state;
  reg [31:0] GEN_160;
  wire [1:0] GEN_24;
  reg [3:0] s2_hit_way;
  reg [31:0] GEN_161;
  wire [3:0] GEN_25;
  reg [1:0] s2_hit_state_state;
  reg [31:0] GEN_162;
  wire [1:0] GEN_26;
  wire  T_2967;
  wire  T_2968;
  wire  T_2970;
  wire  T_2971;
  wire  T_2972;
  wire  T_2973;
  wire  T_2974;
  wire  T_2977;
  wire  T_2978;
  wire  s2_hit;
  wire  T_2979;
  wire  s2_valid_hit;
  wire  T_2982;
  wire  T_2983;
  wire  T_2984;
  wire  T_2986;
  wire  T_2987;
  wire  T_2989;
  wire  s2_valid_miss;
  wire  T_2991;
  wire  s2_valid_cached_miss;
  wire  s2_victimize;
  wire  s2_valid_uncached;
  wire  T_2992;
  wire  T_2994;
  wire  T_2995;
  reg [1:0] T_2997;
  reg [31:0] GEN_163;
  wire [1:0] GEN_27;
  wire [3:0] T_2999;
  wire [3:0] s2_victim_way;
  reg [19:0] s2_victim_tag;
  reg [31:0] GEN_164;
  wire [19:0] GEN_0;
  wire [19:0] GEN_28;
  wire [19:0] GEN_29;
  wire [19:0] GEN_30;
  wire [19:0] GEN_32;
  reg [1:0] T_3196_state;
  reg [31:0] GEN_165;
  wire [1:0] GEN_1;
  wire [1:0] GEN_33;
  wire [1:0] GEN_34;
  wire [1:0] GEN_35;
  wire [1:0] GEN_37;
  wire [1:0] s2_victim_state_state;
  wire  s2_victim_dirty;
  wire  T_3246;
  wire  T_3247;
  wire  T_3248;
  wire  T_3250;
  wire  T_3251;
  wire  GEN_38;
  wire [1:0] T_3257;
  wire [3:0] T_3259;
  wire [4:0] T_3261;
  wire [3:0] T_3262;
  wire [2:0] T_3263;
  wire [39:0] GEN_129;
  wire [39:0] T_3264;
  wire  misaligned;
  wire  T_3266;
  wire  T_3267;
  wire  T_3268;
  wire  T_3269;
  wire  T_3270;
  wire  T_3271;
  wire  T_3272;
  reg  T_3273;
  reg [31:0] GEN_166;
  wire  T_3274;
  wire  T_3276;
  wire  T_3277;
  wire  T_3279;
  reg [4:0] lrscCount;
  reg [31:0] GEN_167;
  wire  lrscValid;
  reg [33:0] lrscAddr;
  reg [63:0] GEN_168;
  wire [33:0] T_3287;
  wire  T_3288;
  wire  T_3289;
  wire  T_3291;
  wire  s2_sc_fail;
  wire  T_3292;
  wire [4:0] GEN_39;
  wire [33:0] GEN_40;
  wire [5:0] T_3296;
  wire [4:0] T_3297;
  wire [4:0] GEN_41;
  wire  T_3298;
  wire  T_3299;
  wire [4:0] GEN_42;
  wire  T_3301;
  reg [4:0] pstore1_cmd;
  reg [31:0] GEN_169;
  wire [4:0] GEN_43;
  reg [2:0] pstore1_typ;
  reg [31:0] GEN_170;
  wire [2:0] GEN_44;
  reg [31:0] pstore1_addr;
  reg [31:0] GEN_171;
  wire [31:0] GEN_45;
  reg [63:0] pstore1_data;
  reg [63:0] GEN_172;
  wire [63:0] GEN_46;
  reg [3:0] pstore1_way;
  reg [31:0] GEN_173;
  wire [3:0] GEN_47;
  wire [1:0] T_3306;
  wire  T_3308;
  wire [7:0] T_3309;
  wire [15:0] T_3310;
  wire [31:0] T_3311;
  wire [63:0] T_3312;
  wire  T_3314;
  wire [15:0] T_3315;
  wire [31:0] T_3316;
  wire [63:0] T_3317;
  wire  T_3319;
  wire [31:0] T_3320;
  wire [63:0] T_3321;
  wire [63:0] T_3322;
  wire [63:0] T_3323;
  wire [63:0] T_3324;
  wire [63:0] pstore1_storegen_data;
  wire  T_3326;
  wire  T_3327;
  wire  T_3328;
  wire  T_3329;
  wire  T_3330;
  wire  T_3331;
  wire  T_3332;
  wire  T_3333;
  wire  T_3334;
  wire  T_3335;
  wire  T_3336;
  wire  T_3337;
  wire  pstore_drain_structural;
  wire  pstore_drain_opportunistic;
  wire  pstore_drain_on_miss;
  wire  T_3352;
  wire  T_3353;
  wire  T_3354;
  wire  T_3355;
  wire  T_3356;
  wire  pstore_drain;
  wire  T_3357;
  wire  T_3359;
  wire  T_3360;
  reg  T_3362;
  reg [31:0] GEN_174;
  wire  T_3364;
  wire  T_3366;
  wire  T_3367;
  wire  T_3368;
  wire  T_3370;
  wire  T_3371;
  wire  T_3372;
  wire  T_3374;
  wire  T_3375;
  wire  T_3377;
  wire  advance_pstore1;
  wire  T_3380;
  wire  T_3381;
  reg [31:0] pstore2_addr;
  reg [31:0] GEN_175;
  wire [31:0] GEN_48;
  reg [3:0] pstore2_way;
  reg [31:0] GEN_176;
  wire [3:0] GEN_49;
  reg [63:0] pstore2_storegen_data;
  reg [63:0] GEN_177;
  wire [63:0] GEN_50;
  wire  T_3383;
  wire  T_3387;
  wire  T_3391;
  wire  T_3394;
  wire [1:0] T_3395;
  wire  T_3396;
  wire [1:0] T_3398;
  wire  T_3400;
  wire [1:0] T_3403;
  wire [1:0] T_3404;
  wire [1:0] T_3407;
  wire [3:0] T_3408;
  wire  T_3409;
  wire [3:0] T_3411;
  wire  T_3413;
  wire [3:0] T_3416;
  wire [3:0] T_3417;
  wire [3:0] T_3420;
  wire [7:0] T_3421;
  reg [7:0] pstore2_storegen_mask;
  reg [31:0] GEN_178;
  wire [7:0] GEN_51;
  wire [31:0] T_3423;
  wire [3:0] T_3424;
  wire [63:0] T_3425;
  wire [7:0] T_3466;
  wire [8:0] GEN_130;
  wire [8:0] T_3467;
  wire [8:0] s1_idx;
  wire [8:0] T_3468;
  wire  T_3469;
  wire  T_3470;
  wire [8:0] T_3471;
  wire  T_3472;
  wire  T_3473;
  wire  T_3474;
  wire  s1_raw_hazard;
  wire  T_3475;
  wire  GEN_52;
  wire [1:0] T_3484;
  wire [1:0] s2_new_hit_state_state;
  wire  T_3534;
  wire  T_3536;
  wire  T_3537;
  wire  T_3539;
  wire  T_3540;
  wire  T_3541;
  wire [5:0] T_3542;
  wire [1:0] T_3569_state;
  wire [1:0] T_3594_state;
  wire [19:0] T_3619;
  wire [25:0] T_3621;
  wire [5:0] T_3636;
  wire [25:0] cachedGetMessage_addr_block;
  wire  cachedGetMessage_client_xact_id;
  wire [2:0] cachedGetMessage_addr_beat;
  wire  cachedGetMessage_is_builtin_type;
  wire [2:0] cachedGetMessage_a_type;
  wire [11:0] cachedGetMessage_union;
  wire [63:0] cachedGetMessage_data;
  wire [2:0] T_3702;
  wire [2:0] T_3703;
  wire [5:0] T_3747;
  wire [11:0] T_3748;
  wire [25:0] uncachedGetMessage_addr_block;
  wire  uncachedGetMessage_client_xact_id;
  wire [2:0] uncachedGetMessage_addr_beat;
  wire  uncachedGetMessage_is_builtin_type;
  wire [2:0] uncachedGetMessage_a_type;
  wire [11:0] uncachedGetMessage_union;
  wire [63:0] uncachedGetMessage_data;
  wire [22:0] GEN_131;
  wire [22:0] T_3901;
  wire [7:0] T_3941;
  wire [8:0] T_3951;
  wire [11:0] T_3971;
  wire [25:0] uncachedPutMessage_addr_block;
  wire  uncachedPutMessage_client_xact_id;
  wire [2:0] uncachedPutMessage_addr_beat;
  wire  uncachedPutMessage_is_builtin_type;
  wire [2:0] uncachedPutMessage_a_type;
  wire [11:0] uncachedPutMessage_union;
  wire [63:0] uncachedPutMessage_data;
  wire [11:0] T_4102;
  wire [25:0] uncachedPutAtomicMessage_addr_block;
  wire  uncachedPutAtomicMessage_client_xact_id;
  wire [2:0] uncachedPutAtomicMessage_addr_beat;
  wire  uncachedPutAtomicMessage_is_builtin_type;
  wire [2:0] uncachedPutAtomicMessage_a_type;
  wire [11:0] uncachedPutAtomicMessage_union;
  wire [63:0] uncachedPutAtomicMessage_data;
  wire  T_4195;
  wire  T_4196;
  wire  T_4197;
  wire  T_4199;
  wire  T_4202;
  wire  T_4203;
  wire  T_4204;
  wire  T_4206;
  wire [25:0] GEN_53;
  wire  GEN_54;
  wire [2:0] GEN_55;
  wire  GEN_56;
  wire [2:0] GEN_57;
  wire [11:0] GEN_58;
  wire [63:0] GEN_59;
  wire [25:0] GEN_60;
  wire  GEN_61;
  wire [2:0] GEN_62;
  wire  GEN_63;
  wire [2:0] GEN_64;
  wire [11:0] GEN_65;
  wire [63:0] GEN_66;
  wire [25:0] GEN_67;
  wire  GEN_68;
  wire [2:0] GEN_69;
  wire  GEN_70;
  wire [2:0] GEN_71;
  wire [11:0] GEN_72;
  wire [63:0] GEN_73;
  wire  T_4207;
  wire  GEN_74;
  wire [2:0] T_4216_0;
  wire [3:0] GEN_132;
  wire  T_4218;
  wire  T_4219;
  wire  T_4220;
  wire  T_4221;
  wire  T_4222;
  wire  grantIsVoluntary;
  wire  T_4226;
  wire  T_4228;
  wire  grantIsUncached;
  wire  T_4229;
  wire  T_4230;
  wire  T_4231;
  wire  T_4233;
  wire [63:0] GEN_75;
  wire  GEN_76;
  wire [63:0] GEN_77;
  wire  GEN_78;
  wire  T_4235;
  wire  T_4236;
  reg [2:0] refillCount;
  reg [31:0] GEN_179;
  wire  T_4239;
  wire [3:0] T_4241;
  wire [2:0] T_4242;
  wire [2:0] GEN_79;
  wire  refillDone;
  wire  grantDone;
  wire  T_4244;
  wire  GEN_80;
  wire  T_4246;
  wire  T_4249;
  wire  T_4250;
  wire  T_4251;
  wire  T_4253;
  wire [28:0] T_4256;
  wire [31:0] GEN_133;
  wire [31:0] T_4257;
  wire  T_4261;
  wire  T_4262;
  wire  T_4263;
  wire  T_4265;
  wire [1:0] T_4274;
  wire  T_4275;
  wire [1:0] T_4276;
  wire  T_4277;
  wire [1:0] T_4278;
  wire  T_4279;
  wire [1:0] T_4280;
  wire [1:0] T_4281;
  wire [1:0] T_4307_state;
  wire  T_4343;
  wire  T_4346;
  wire  T_4347;
  wire [3:0] T_4374_manager_xact_id;
  wire  T_4374_manager_id;
  wire  T_4400;
  wire  T_4402;
  wire  T_4404;
  wire  block_probe;
  wire  T_4407;
  wire  T_4408;
  wire  T_4411;
  wire  T_4413;
  wire  T_4414;
  wire  T_4416;
  wire  T_4417;
  wire  T_4418;
  wire  T_4421;
  wire  T_4422;
  reg [2:0] writebackCount;
  reg [31:0] GEN_180;
  wire  T_4425;
  wire [3:0] T_4427;
  wire [2:0] T_4428;
  wire [2:0] GEN_82;
  wire  writebackDone;
  wire  T_4431;
  wire  T_4432;
  wire  releaseDone;
  wire  T_4434;
  wire  releaseRejected;
  wire  T_4435;
  reg  s1_release_data_valid;
  reg [31:0] GEN_181;
  wire  T_4437;
  wire  T_4438;
  reg  s2_release_data_valid;
  reg [31:0] GEN_182;
  wire [3:0] T_4440;
  wire [1:0] T_4443;
  wire [1:0] GEN_134;
  wire [2:0] T_4444;
  wire [1:0] T_4445;
  wire [1:0] T_4446;
  wire [3:0] GEN_135;
  wire [4:0] T_4447;
  wire [3:0] releaseDataBeat;
  wire [1:0] T_4474_state;
  wire  T_4502;
  wire [2:0] T_4503;
  wire [2:0] T_4504;
  wire [2:0] T_4505;
  wire  T_4532;
  wire [2:0] T_4533;
  wire  T_4534;
  wire [2:0] T_4535;
  wire  T_4536;
  wire [2:0] T_4537;
  wire [2:0] T_4569_addr_beat;
  wire [25:0] T_4569_addr_block;
  wire  T_4569_client_xact_id;
  wire  T_4569_voluntary;
  wire [2:0] T_4569_r_type;
  wire [63:0] T_4569_data;
  wire [2:0] T_4605;
  wire [2:0] voluntaryReleaseMessage_addr_beat;
  wire [25:0] voluntaryReleaseMessage_addr_block;
  wire  voluntaryReleaseMessage_client_xact_id;
  wire  voluntaryReleaseMessage_voluntary;
  wire [2:0] voluntaryReleaseMessage_r_type;
  wire [63:0] voluntaryReleaseMessage_data;
  wire [1:0] voluntaryNewCoh_state;
  wire  T_4737;
  wire [2:0] T_4738;
  wire [2:0] T_4739;
  wire [2:0] T_4740;
  wire [2:0] T_4768;
  wire [2:0] T_4770;
  wire [2:0] T_4772;
  wire [2:0] probeResponseMessage_addr_beat;
  wire [25:0] probeResponseMessage_addr_block;
  wire  probeResponseMessage_client_xact_id;
  wire  probeResponseMessage_voluntary;
  wire [2:0] probeResponseMessage_r_type;
  wire [63:0] probeResponseMessage_data;
  wire [1:0] T_4836;
  wire [1:0] T_4838;
  wire [1:0] probeNewCoh_state;
  wire [1:0] newCoh_state;
  wire  T_4912;
  wire  T_4916;
  wire  T_4918;
  wire [25:0] T_4920;
  wire [2:0] GEN_83;
  wire [25:0] GEN_84;
  wire [2:0] GEN_85;
  wire  T_4922;
  wire  T_4924;
  wire  T_4925;
  wire [2:0] GEN_86;
  wire  T_4929;
  wire  T_4930;
  wire  GEN_87;
  wire [2:0] GEN_88;
  wire [2:0] GEN_89;
  wire  GEN_90;
  wire [2:0] GEN_91;
  wire  T_4932;
  wire  T_4933;
  wire  T_4934;
  wire  GEN_92;
  wire  T_4938;
  wire [2:0] GEN_93;
  wire  GEN_96;
  wire  GEN_97;
  wire [2:0] GEN_98;
  wire [2:0] GEN_100;
  wire  T_4940;
  wire  T_4941;
  wire [2:0] GEN_101;
  wire  GEN_102;
  wire  GEN_105;
  wire  GEN_106;
  wire [2:0] GEN_107;
  wire [1:0] GEN_109;
  wire [3:0] GEN_110;
  wire [2:0] GEN_111;
  wire  GEN_112;
  wire  T_4945;
  wire  T_4946;
  wire  GEN_113;
  wire  T_4949;
  wire  T_4950;
  wire [2:0] T_4952;
  wire [28:0] T_4953;
  wire [31:0] GEN_136;
  wire [31:0] T_4954;
  wire  T_4958;
  wire  T_4959;
  wire [28:0] T_4961;
  wire [31:0] T_4962;
  wire [5:0] T_4963;
  wire [19:0] T_4967;
  wire  T_4968;
  wire [2:0] GEN_114;
  wire  T_4970;
  wire  T_4971;
  wire  T_4973;
  wire  T_4974;
  reg  doUncachedResp;
  reg [31:0] GEN_183;
  wire  T_4977;
  wire  T_4979;
  wire  GEN_115;
  wire [63:0] s2_data_word;
  wire [1:0] T_4984;
  wire [2:0] T_4985;
  wire  T_4987;
  wire  T_4988;
  wire [31:0] T_4989;
  wire [31:0] T_4990;
  wire [31:0] T_4991;
  wire  T_4997;
  wire  T_4999;
  wire  T_5000;
  wire [31:0] T_5004;
  wire [31:0] T_5006;
  wire [63:0] T_5007;
  wire  T_5008;
  wire [15:0] T_5009;
  wire [15:0] T_5010;
  wire [15:0] T_5011;
  wire  T_5017;
  wire  T_5019;
  wire  T_5020;
  wire [47:0] T_5024;
  wire [47:0] T_5025;
  wire [47:0] T_5026;
  wire [63:0] T_5027;
  wire  T_5028;
  wire [7:0] T_5029;
  wire [7:0] T_5030;
  wire [7:0] T_5031;
  wire [7:0] T_5035;
  wire  T_5037;
  wire  T_5038;
  wire  T_5039;
  wire  T_5040;
  wire [55:0] T_5044;
  wire [55:0] T_5045;
  wire [55:0] T_5046;
  wire [63:0] T_5047;
  wire [63:0] GEN_137;
  wire [63:0] T_5048;
  wire  AMOALU_1_clk;
  wire  AMOALU_1_reset;
  wire [5:0] AMOALU_1_io_addr;
  wire [4:0] AMOALU_1_io_cmd;
  wire [2:0] AMOALU_1_io_typ;
  wire [63:0] AMOALU_1_io_lhs;
  wire [63:0] AMOALU_1_io_rhs;
  wire [63:0] AMOALU_1_io_out;
  reg  flushed;
  reg [31:0] GEN_184;
  reg  flushing;
  reg [31:0] GEN_185;
  reg [7:0] T_5072;
  reg [31:0] GEN_186;
  wire  GEN_117;
  wire  T_5075;
  wire  T_5076;
  wire  T_5078;
  wire  GEN_118;
  wire  GEN_119;
  wire  GEN_120;
  wire  T_5083;
  wire  T_5085;
  wire  T_5086;
  wire  T_5089;
  wire  T_5091;
  wire  T_5094;
  wire [1:0] T_5097;
  wire  T_5099;
  wire [8:0] T_5101;
  wire [7:0] T_5102;
  wire  GEN_121;
  wire [7:0] GEN_122;
  wire  GEN_123;
  wire  T_5105;
  wire  T_5108;
  wire  GEN_124;
  wire [1:0] GEN_125;
  wire [7:0] GEN_126;
  wire  GEN_127;
  wire  GEN_128;
  reg [63:0] GEN_14;
  reg [63:0] GEN_187;
  reg [7:0] GEN_31;
  reg [31:0] GEN_188;
  reg [63:0] GEN_36;
  reg [63:0] GEN_189;
  reg [7:0] GEN_81;
  reg [31:0] GEN_190;
  FinishQueue fq (
    .clk(fq_clk),
    .reset(fq_reset),
    .io_enq_ready(fq_io_enq_ready),
    .io_enq_valid(fq_io_enq_valid),
    .io_enq_bits_manager_xact_id(fq_io_enq_bits_manager_xact_id),
    .io_enq_bits_manager_id(fq_io_enq_bits_manager_id),
    .io_deq_ready(fq_io_deq_ready),
    .io_deq_valid(fq_io_deq_valid),
    .io_deq_bits_manager_xact_id(fq_io_deq_bits_manager_xact_id),
    .io_deq_bits_manager_id(fq_io_deq_bits_manager_id),
    .io_count(fq_io_count)
  );
  MetadataArray meta (
    .clk(meta_clk),
    .reset(meta_reset),
    .io_read_ready(meta_io_read_ready),
    .io_read_valid(meta_io_read_valid),
    .io_read_bits_idx(meta_io_read_bits_idx),
    .io_read_bits_way_en(meta_io_read_bits_way_en),
    .io_write_ready(meta_io_write_ready),
    .io_write_valid(meta_io_write_valid),
    .io_write_bits_idx(meta_io_write_bits_idx),
    .io_write_bits_way_en(meta_io_write_bits_way_en),
    .io_write_bits_data_tag(meta_io_write_bits_data_tag),
    .io_write_bits_data_coh_state(meta_io_write_bits_data_coh_state),
    .io_resp_0_tag(meta_io_resp_0_tag),
    .io_resp_0_coh_state(meta_io_resp_0_coh_state),
    .io_resp_1_tag(meta_io_resp_1_tag),
    .io_resp_1_coh_state(meta_io_resp_1_coh_state),
    .io_resp_2_tag(meta_io_resp_2_tag),
    .io_resp_2_coh_state(meta_io_resp_2_coh_state),
    .io_resp_3_tag(meta_io_resp_3_tag),
    .io_resp_3_coh_state(meta_io_resp_3_coh_state)
  );
  Arbiter metaReadArb (
    .clk(metaReadArb_clk),
    .reset(metaReadArb_reset),
    .io_in_0_ready(metaReadArb_io_in_0_ready),
    .io_in_0_valid(metaReadArb_io_in_0_valid),
    .io_in_0_bits_idx(metaReadArb_io_in_0_bits_idx),
    .io_in_0_bits_way_en(metaReadArb_io_in_0_bits_way_en),
    .io_in_1_ready(metaReadArb_io_in_1_ready),
    .io_in_1_valid(metaReadArb_io_in_1_valid),
    .io_in_1_bits_idx(metaReadArb_io_in_1_bits_idx),
    .io_in_1_bits_way_en(metaReadArb_io_in_1_bits_way_en),
    .io_in_2_ready(metaReadArb_io_in_2_ready),
    .io_in_2_valid(metaReadArb_io_in_2_valid),
    .io_in_2_bits_idx(metaReadArb_io_in_2_bits_idx),
    .io_in_2_bits_way_en(metaReadArb_io_in_2_bits_way_en),
    .io_out_ready(metaReadArb_io_out_ready),
    .io_out_valid(metaReadArb_io_out_valid),
    .io_out_bits_idx(metaReadArb_io_out_bits_idx),
    .io_out_bits_way_en(metaReadArb_io_out_bits_way_en),
    .io_chosen(metaReadArb_io_chosen)
  );
  Arbiter_1 metaWriteArb (
    .clk(metaWriteArb_clk),
    .reset(metaWriteArb_reset),
    .io_in_0_ready(metaWriteArb_io_in_0_ready),
    .io_in_0_valid(metaWriteArb_io_in_0_valid),
    .io_in_0_bits_idx(metaWriteArb_io_in_0_bits_idx),
    .io_in_0_bits_way_en(metaWriteArb_io_in_0_bits_way_en),
    .io_in_0_bits_data_tag(metaWriteArb_io_in_0_bits_data_tag),
    .io_in_0_bits_data_coh_state(metaWriteArb_io_in_0_bits_data_coh_state),
    .io_in_1_ready(metaWriteArb_io_in_1_ready),
    .io_in_1_valid(metaWriteArb_io_in_1_valid),
    .io_in_1_bits_idx(metaWriteArb_io_in_1_bits_idx),
    .io_in_1_bits_way_en(metaWriteArb_io_in_1_bits_way_en),
    .io_in_1_bits_data_tag(metaWriteArb_io_in_1_bits_data_tag),
    .io_in_1_bits_data_coh_state(metaWriteArb_io_in_1_bits_data_coh_state),
    .io_in_2_ready(metaWriteArb_io_in_2_ready),
    .io_in_2_valid(metaWriteArb_io_in_2_valid),
    .io_in_2_bits_idx(metaWriteArb_io_in_2_bits_idx),
    .io_in_2_bits_way_en(metaWriteArb_io_in_2_bits_way_en),
    .io_in_2_bits_data_tag(metaWriteArb_io_in_2_bits_data_tag),
    .io_in_2_bits_data_coh_state(metaWriteArb_io_in_2_bits_data_coh_state),
    .io_out_ready(metaWriteArb_io_out_ready),
    .io_out_valid(metaWriteArb_io_out_valid),
    .io_out_bits_idx(metaWriteArb_io_out_bits_idx),
    .io_out_bits_way_en(metaWriteArb_io_out_bits_way_en),
    .io_out_bits_data_tag(metaWriteArb_io_out_bits_data_tag),
    .io_out_bits_data_coh_state(metaWriteArb_io_out_bits_data_coh_state),
    .io_chosen(metaWriteArb_io_chosen)
  );
  DCacheDataArray data (
    .clk(data_clk),
    .reset(data_reset),
    .io_req_valid(data_io_req_valid),
    .io_req_bits_addr(data_io_req_bits_addr),
    .io_req_bits_write(data_io_req_bits_write),
    .io_req_bits_wdata(data_io_req_bits_wdata),
    .io_req_bits_wmask(data_io_req_bits_wmask),
    .io_req_bits_way_en(data_io_req_bits_way_en),
    .io_resp_0(data_io_resp_0),
    .io_resp_1(data_io_resp_1),
    .io_resp_2(data_io_resp_2),
    .io_resp_3(data_io_resp_3)
  );
  Arbiter_2 dataArb (
    .clk(dataArb_clk),
    .reset(dataArb_reset),
    .io_in_0_ready(dataArb_io_in_0_ready),
    .io_in_0_valid(dataArb_io_in_0_valid),
    .io_in_0_bits_addr(dataArb_io_in_0_bits_addr),
    .io_in_0_bits_write(dataArb_io_in_0_bits_write),
    .io_in_0_bits_wdata(dataArb_io_in_0_bits_wdata),
    .io_in_0_bits_wmask(dataArb_io_in_0_bits_wmask),
    .io_in_0_bits_way_en(dataArb_io_in_0_bits_way_en),
    .io_in_1_ready(dataArb_io_in_1_ready),
    .io_in_1_valid(dataArb_io_in_1_valid),
    .io_in_1_bits_addr(dataArb_io_in_1_bits_addr),
    .io_in_1_bits_write(dataArb_io_in_1_bits_write),
    .io_in_1_bits_wdata(dataArb_io_in_1_bits_wdata),
    .io_in_1_bits_wmask(dataArb_io_in_1_bits_wmask),
    .io_in_1_bits_way_en(dataArb_io_in_1_bits_way_en),
    .io_in_2_ready(dataArb_io_in_2_ready),
    .io_in_2_valid(dataArb_io_in_2_valid),
    .io_in_2_bits_addr(dataArb_io_in_2_bits_addr),
    .io_in_2_bits_write(dataArb_io_in_2_bits_write),
    .io_in_2_bits_wdata(dataArb_io_in_2_bits_wdata),
    .io_in_2_bits_wmask(dataArb_io_in_2_bits_wmask),
    .io_in_2_bits_way_en(dataArb_io_in_2_bits_way_en),
    .io_in_3_ready(dataArb_io_in_3_ready),
    .io_in_3_valid(dataArb_io_in_3_valid),
    .io_in_3_bits_addr(dataArb_io_in_3_bits_addr),
    .io_in_3_bits_write(dataArb_io_in_3_bits_write),
    .io_in_3_bits_wdata(dataArb_io_in_3_bits_wdata),
    .io_in_3_bits_wmask(dataArb_io_in_3_bits_wmask),
    .io_in_3_bits_way_en(dataArb_io_in_3_bits_way_en),
    .io_out_ready(dataArb_io_out_ready),
    .io_out_valid(dataArb_io_out_valid),
    .io_out_bits_addr(dataArb_io_out_bits_addr),
    .io_out_bits_write(dataArb_io_out_bits_write),
    .io_out_bits_wdata(dataArb_io_out_bits_wdata),
    .io_out_bits_wmask(dataArb_io_out_bits_wmask),
    .io_out_bits_way_en(dataArb_io_out_bits_way_en),
    .io_chosen(dataArb_io_chosen)
  );
  TLB tlb (
    .clk(tlb_clk),
    .reset(tlb_reset),
    .io_req_ready(tlb_io_req_ready),
    .io_req_valid(tlb_io_req_valid),
    .io_req_bits_vpn(tlb_io_req_bits_vpn),
    .io_req_bits_passthrough(tlb_io_req_bits_passthrough),
    .io_req_bits_instruction(tlb_io_req_bits_instruction),
    .io_req_bits_store(tlb_io_req_bits_store),
    .io_resp_miss(tlb_io_resp_miss),
    .io_resp_ppn(tlb_io_resp_ppn),
    .io_resp_xcpt_ld(tlb_io_resp_xcpt_ld),
    .io_resp_xcpt_st(tlb_io_resp_xcpt_st),
    .io_resp_xcpt_if(tlb_io_resp_xcpt_if),
    .io_resp_cacheable(tlb_io_resp_cacheable),
    .io_ptw_req_ready(tlb_io_ptw_req_ready),
    .io_ptw_req_valid(tlb_io_ptw_req_valid),
    .io_ptw_req_bits_prv(tlb_io_ptw_req_bits_prv),
    .io_ptw_req_bits_pum(tlb_io_ptw_req_bits_pum),
    .io_ptw_req_bits_mxr(tlb_io_ptw_req_bits_mxr),
    .io_ptw_req_bits_addr(tlb_io_ptw_req_bits_addr),
    .io_ptw_req_bits_store(tlb_io_ptw_req_bits_store),
    .io_ptw_req_bits_fetch(tlb_io_ptw_req_bits_fetch),
    .io_ptw_resp_valid(tlb_io_ptw_resp_valid),
    .io_ptw_resp_bits_pte_reserved_for_hardware(tlb_io_ptw_resp_bits_pte_reserved_for_hardware),
    .io_ptw_resp_bits_pte_ppn(tlb_io_ptw_resp_bits_pte_ppn),
    .io_ptw_resp_bits_pte_reserved_for_software(tlb_io_ptw_resp_bits_pte_reserved_for_software),
    .io_ptw_resp_bits_pte_d(tlb_io_ptw_resp_bits_pte_d),
    .io_ptw_resp_bits_pte_a(tlb_io_ptw_resp_bits_pte_a),
    .io_ptw_resp_bits_pte_g(tlb_io_ptw_resp_bits_pte_g),
    .io_ptw_resp_bits_pte_u(tlb_io_ptw_resp_bits_pte_u),
    .io_ptw_resp_bits_pte_x(tlb_io_ptw_resp_bits_pte_x),
    .io_ptw_resp_bits_pte_w(tlb_io_ptw_resp_bits_pte_w),
    .io_ptw_resp_bits_pte_r(tlb_io_ptw_resp_bits_pte_r),
    .io_ptw_resp_bits_pte_v(tlb_io_ptw_resp_bits_pte_v),
    .io_ptw_ptbr_asid(tlb_io_ptw_ptbr_asid),
    .io_ptw_ptbr_ppn(tlb_io_ptw_ptbr_ppn),
    .io_ptw_invalidate(tlb_io_ptw_invalidate),
    .io_ptw_status_debug(tlb_io_ptw_status_debug),
    .io_ptw_status_prv(tlb_io_ptw_status_prv),
    .io_ptw_status_sd(tlb_io_ptw_status_sd),
    .io_ptw_status_zero3(tlb_io_ptw_status_zero3),
    .io_ptw_status_sd_rv32(tlb_io_ptw_status_sd_rv32),
    .io_ptw_status_zero2(tlb_io_ptw_status_zero2),
    .io_ptw_status_vm(tlb_io_ptw_status_vm),
    .io_ptw_status_zero1(tlb_io_ptw_status_zero1),
    .io_ptw_status_mxr(tlb_io_ptw_status_mxr),
    .io_ptw_status_pum(tlb_io_ptw_status_pum),
    .io_ptw_status_mprv(tlb_io_ptw_status_mprv),
    .io_ptw_status_xs(tlb_io_ptw_status_xs),
    .io_ptw_status_fs(tlb_io_ptw_status_fs),
    .io_ptw_status_mpp(tlb_io_ptw_status_mpp),
    .io_ptw_status_hpp(tlb_io_ptw_status_hpp),
    .io_ptw_status_spp(tlb_io_ptw_status_spp),
    .io_ptw_status_mpie(tlb_io_ptw_status_mpie),
    .io_ptw_status_hpie(tlb_io_ptw_status_hpie),
    .io_ptw_status_spie(tlb_io_ptw_status_spie),
    .io_ptw_status_upie(tlb_io_ptw_status_upie),
    .io_ptw_status_mie(tlb_io_ptw_status_mie),
    .io_ptw_status_hie(tlb_io_ptw_status_hie),
    .io_ptw_status_sie(tlb_io_ptw_status_sie),
    .io_ptw_status_uie(tlb_io_ptw_status_uie)
  );
  AMOALU AMOALU_1 (
    .clk(AMOALU_1_clk),
    .reset(AMOALU_1_reset),
    .io_addr(AMOALU_1_io_addr),
    .io_cmd(AMOALU_1_io_cmd),
    .io_typ(AMOALU_1_io_typ),
    .io_lhs(AMOALU_1_io_lhs),
    .io_rhs(AMOALU_1_io_rhs),
    .io_out(AMOALU_1_io_out)
  );
  assign io_cpu_req_ready = GEN_13;
  assign io_cpu_s2_nack = GEN_119;
  assign io_cpu_resp_valid = GEN_115;
  assign io_cpu_resp_bits_addr = s2_req_addr;
  assign io_cpu_resp_bits_tag = s2_req_tag;
  assign io_cpu_resp_bits_cmd = s2_req_cmd;
  assign io_cpu_resp_bits_typ = s2_req_typ;
  assign io_cpu_resp_bits_data = T_5048;
  assign io_cpu_resp_bits_replay = doUncachedResp;
  assign io_cpu_resp_bits_has_data = s2_read;
  assign io_cpu_resp_bits_data_word_bypass = T_5007;
  assign io_cpu_resp_bits_store_data = pstore1_data;
  assign io_cpu_replay_next = T_4974;
  assign io_cpu_xcpt_ma_ld = T_3266;
  assign io_cpu_xcpt_ma_st = T_3267;
  assign io_cpu_xcpt_pf_ld = T_3268;
  assign io_cpu_xcpt_pf_st = T_3269;
  assign io_cpu_ordered = T_4973;
  assign io_ptw_req_valid = tlb_io_ptw_req_valid;
  assign io_ptw_req_bits_prv = tlb_io_ptw_req_bits_prv;
  assign io_ptw_req_bits_pum = tlb_io_ptw_req_bits_pum;
  assign io_ptw_req_bits_mxr = tlb_io_ptw_req_bits_mxr;
  assign io_ptw_req_bits_addr = tlb_io_ptw_req_bits_addr;
  assign io_ptw_req_bits_store = tlb_io_ptw_req_bits_store;
  assign io_ptw_req_bits_fetch = tlb_io_ptw_req_bits_fetch;
  assign io_mem_acquire_valid = T_4197;
  assign io_mem_acquire_bits_addr_block = GEN_67;
  assign io_mem_acquire_bits_client_xact_id = GEN_68;
  assign io_mem_acquire_bits_addr_beat = GEN_69;
  assign io_mem_acquire_bits_is_builtin_type = GEN_70;
  assign io_mem_acquire_bits_a_type = GEN_71;
  assign io_mem_acquire_bits_union = GEN_72;
  assign io_mem_acquire_bits_data = GEN_73;
  assign io_mem_probe_ready = T_4418;
  assign io_mem_release_valid = GEN_92;
  assign io_mem_release_bits_addr_beat = writebackCount;
  assign io_mem_release_bits_addr_block = probe_bits_addr_block;
  assign io_mem_release_bits_client_xact_id = GEN_105;
  assign io_mem_release_bits_voluntary = GEN_106;
  assign io_mem_release_bits_r_type = GEN_107;
  assign io_mem_release_bits_data = s2_data;
  assign io_mem_grant_ready = 1'h1;
  assign io_mem_finish_valid = fq_io_deq_valid;
  assign io_mem_finish_bits_manager_xact_id = fq_io_deq_bits_manager_xact_id;
  assign io_mem_finish_bits_manager_id = fq_io_deq_bits_manager_id;
  assign fq_clk = clk;
  assign fq_reset = reset;
  assign fq_io_enq_valid = T_4347;
  assign fq_io_enq_bits_manager_xact_id = T_4374_manager_xact_id;
  assign fq_io_enq_bits_manager_id = T_4374_manager_id;
  assign fq_io_deq_ready = io_mem_finish_ready;
  assign T_2140 = refillDone;
  assign T_2144 = T_2143[0];
  assign T_2145 = T_2143[2];
  assign T_2146 = T_2144 ^ T_2145;
  assign T_2147 = T_2143[3];
  assign T_2148 = T_2146 ^ T_2147;
  assign T_2149 = T_2143[5];
  assign T_2150 = T_2148 ^ T_2149;
  assign T_2151 = T_2143[15:1];
  assign T_2152 = {T_2150,T_2151};
  assign GEN_2 = T_2140 ? T_2152 : T_2143;
  assign meta_clk = clk;
  assign meta_reset = reset;
  assign meta_io_read_valid = metaReadArb_io_out_valid;
  assign meta_io_read_bits_idx = metaReadArb_io_out_bits_idx;
  assign meta_io_read_bits_way_en = metaReadArb_io_out_bits_way_en;
  assign meta_io_write_valid = metaWriteArb_io_out_valid;
  assign meta_io_write_bits_idx = metaWriteArb_io_out_bits_idx;
  assign meta_io_write_bits_way_en = metaWriteArb_io_out_bits_way_en;
  assign meta_io_write_bits_data_tag = metaWriteArb_io_out_bits_data_tag;
  assign meta_io_write_bits_data_coh_state = metaWriteArb_io_out_bits_data_coh_state;
  assign metaReadArb_clk = clk;
  assign metaReadArb_reset = reset;
  assign metaReadArb_io_in_0_valid = flushing;
  assign metaReadArb_io_in_0_bits_idx = T_5072[5:0];
  assign metaReadArb_io_in_0_bits_way_en = 4'hf;
  assign metaReadArb_io_in_1_valid = T_4408;
  assign metaReadArb_io_in_1_bits_idx = io_mem_probe_bits_addr_block[5:0];
  assign metaReadArb_io_in_1_bits_way_en = 4'hf;
  assign metaReadArb_io_in_2_valid = io_cpu_req_valid;
  assign metaReadArb_io_in_2_bits_idx = T_2643;
  assign metaReadArb_io_in_2_bits_way_en = 4'hf;
  assign metaReadArb_io_out_ready = meta_io_read_ready;
  assign metaWriteArb_clk = clk;
  assign metaWriteArb_reset = reset;
  assign metaWriteArb_io_in_0_valid = T_3541;
  assign metaWriteArb_io_in_0_bits_idx = T_3542;
  assign metaWriteArb_io_in_0_bits_way_en = s2_victim_way;
  assign metaWriteArb_io_in_0_bits_data_tag = T_3619;
  assign metaWriteArb_io_in_0_bits_data_coh_state = T_3594_state;
  assign metaWriteArb_io_in_1_valid = refillDone;
  assign metaWriteArb_io_in_1_bits_idx = T_3542;
  assign metaWriteArb_io_in_1_bits_way_en = s2_victim_way;
  assign metaWriteArb_io_in_1_bits_data_tag = T_3619;
  assign metaWriteArb_io_in_1_bits_data_coh_state = T_4307_state;
  assign metaWriteArb_io_in_2_valid = T_4959;
  assign metaWriteArb_io_in_2_bits_idx = T_4963;
  assign metaWriteArb_io_in_2_bits_way_en = releaseWay;
  assign metaWriteArb_io_in_2_bits_data_tag = T_4967;
  assign metaWriteArb_io_in_2_bits_data_coh_state = newCoh_state;
  assign metaWriteArb_io_out_ready = meta_io_write_ready;
  assign data_clk = clk;
  assign data_reset = reset;
  assign data_io_req_valid = dataArb_io_out_valid;
  assign data_io_req_bits_addr = dataArb_io_out_bits_addr;
  assign data_io_req_bits_write = dataArb_io_out_bits_write;
  assign data_io_req_bits_wdata = dataArb_io_out_bits_wdata;
  assign data_io_req_bits_wmask = dataArb_io_out_bits_wmask;
  assign data_io_req_bits_way_en = dataArb_io_out_bits_way_en;
  assign dataArb_clk = clk;
  assign dataArb_reset = reset;
  assign dataArb_io_in_0_valid = pstore_drain;
  assign dataArb_io_in_0_bits_addr = T_3423[11:0];
  assign dataArb_io_in_0_bits_write = 1'h1;
  assign dataArb_io_in_0_bits_wdata = T_3425;
  assign dataArb_io_in_0_bits_wmask = T_3467[7:0];
  assign dataArb_io_in_0_bits_way_en = T_3424;
  assign dataArb_io_in_1_valid = T_4246;
  assign dataArb_io_in_1_bits_addr = T_4257[11:0];
  assign dataArb_io_in_1_bits_write = 1'h1;
  assign dataArb_io_in_1_bits_wdata = io_mem_grant_bits_data;
  assign dataArb_io_in_1_bits_wmask = 8'hff;
  assign dataArb_io_in_1_bits_way_en = s2_victim_way;
  assign dataArb_io_in_2_valid = T_4950;
  assign dataArb_io_in_2_bits_addr = T_4954[11:0];
  assign dataArb_io_in_2_bits_write = 1'h0;
  assign dataArb_io_in_2_bits_wdata = GEN_14;
  assign dataArb_io_in_2_bits_wmask = GEN_31;
  assign dataArb_io_in_2_bits_way_en = 4'hf;
  assign dataArb_io_in_3_valid = T_2626;
  assign dataArb_io_in_3_bits_addr = io_cpu_req_bits_addr[11:0];
  assign dataArb_io_in_3_bits_write = 1'h0;
  assign dataArb_io_in_3_bits_wdata = GEN_36;
  assign dataArb_io_in_3_bits_wmask = GEN_81;
  assign dataArb_io_in_3_bits_way_en = 4'hf;
  assign dataArb_io_out_ready = 1'h1;
  assign T_2473 = io_cpu_req_ready & io_cpu_req_valid;
  assign T_2475 = io_mem_probe_ready & io_mem_probe_valid;
  assign GEN_3 = T_2475 ? io_mem_probe_bits_addr_block : probe_bits_addr_block;
  assign GEN_4 = T_2475 ? io_mem_probe_bits_p_type : probe_bits_p_type;
  assign s1_nack = GEN_113;
  assign T_2505 = io_cpu_s1_kill == 1'h0;
  assign s1_valid_masked = s1_valid & T_2505;
  assign T_2507 = s1_nack == 1'h0;
  assign s1_valid_not_nacked = s1_valid_masked & T_2507;
  assign T_2583 = io_cpu_req_bits_addr[39:12];
  assign T_2584 = io_cpu_req_bits_addr[5:0];
  assign T_2585 = {T_2583,metaReadArb_io_out_bits_idx};
  assign T_2586 = {T_2585,T_2584};
  assign GEN_5 = metaReadArb_io_out_valid ? T_2586 : s1_req_addr;
  assign GEN_6 = metaReadArb_io_out_valid ? io_cpu_req_bits_tag : s1_req_tag;
  assign GEN_7 = metaReadArb_io_out_valid ? io_cpu_req_bits_cmd : s1_req_cmd;
  assign GEN_8 = metaReadArb_io_out_valid ? io_cpu_req_bits_typ : s1_req_typ;
  assign GEN_9 = metaReadArb_io_out_valid ? io_cpu_req_bits_phys : s1_req_phys;
  assign GEN_10 = metaReadArb_io_out_valid ? io_cpu_req_bits_data : s1_req_data;
  assign T_2587 = s1_req_cmd == 5'h0;
  assign T_2588 = s1_req_cmd == 5'h6;
  assign T_2589 = T_2587 | T_2588;
  assign T_2590 = s1_req_cmd == 5'h7;
  assign T_2591 = T_2589 | T_2590;
  assign T_2592 = s1_req_cmd[3];
  assign T_2593 = s1_req_cmd == 5'h4;
  assign T_2594 = T_2592 | T_2593;
  assign s1_read = T_2591 | T_2594;
  assign T_2595 = s1_req_cmd == 5'h1;
  assign T_2597 = T_2595 | T_2590;
  assign s1_write = T_2597 | T_2594;
  assign s1_readwrite = s1_read | s1_write;
  assign pstore1_valid = T_3371;
  assign T_2607 = release_state == 3'h2;
  assign T_2608 = release_state == 3'h3;
  assign inWriteback = T_2607 | T_2608;
  assign releaseWay = GEN_110;
  assign T_2610 = release_state == 3'h0;
  assign T_2612 = grant_wait == 1'h0;
  assign T_2613 = T_2610 & T_2612;
  assign T_2616 = T_2613 & T_2507;
  assign T_2617 = io_cpu_req_bits_cmd == 5'h0;
  assign T_2618 = io_cpu_req_bits_cmd == 5'h6;
  assign T_2619 = T_2617 | T_2618;
  assign T_2620 = io_cpu_req_bits_cmd == 5'h7;
  assign T_2621 = T_2619 | T_2620;
  assign T_2622 = io_cpu_req_bits_cmd[3];
  assign T_2623 = io_cpu_req_bits_cmd == 5'h4;
  assign T_2624 = T_2622 | T_2623;
  assign T_2625 = T_2621 | T_2624;
  assign T_2626 = io_cpu_req_valid & T_2625;
  assign T_2631 = dataArb_io_in_3_ready == 1'h0;
  assign T_2641 = T_2631 & T_2625;
  assign GEN_11 = T_2641 ? 1'h0 : T_2616;
  assign T_2643 = io_cpu_req_bits_addr[11:6];
  assign T_2647 = metaReadArb_io_in_2_ready == 1'h0;
  assign GEN_12 = T_2647 ? 1'h0 : GEN_11;
  assign tlb_clk = clk;
  assign tlb_reset = reset;
  assign tlb_io_req_valid = T_2649;
  assign tlb_io_req_bits_vpn = T_2650;
  assign tlb_io_req_bits_passthrough = s1_req_phys;
  assign tlb_io_req_bits_instruction = 1'h0;
  assign tlb_io_req_bits_store = s1_write;
  assign tlb_io_ptw_req_ready = io_ptw_req_ready;
  assign tlb_io_ptw_resp_valid = io_ptw_resp_valid;
  assign tlb_io_ptw_resp_bits_pte_reserved_for_hardware = io_ptw_resp_bits_pte_reserved_for_hardware;
  assign tlb_io_ptw_resp_bits_pte_ppn = io_ptw_resp_bits_pte_ppn;
  assign tlb_io_ptw_resp_bits_pte_reserved_for_software = io_ptw_resp_bits_pte_reserved_for_software;
  assign tlb_io_ptw_resp_bits_pte_d = io_ptw_resp_bits_pte_d;
  assign tlb_io_ptw_resp_bits_pte_a = io_ptw_resp_bits_pte_a;
  assign tlb_io_ptw_resp_bits_pte_g = io_ptw_resp_bits_pte_g;
  assign tlb_io_ptw_resp_bits_pte_u = io_ptw_resp_bits_pte_u;
  assign tlb_io_ptw_resp_bits_pte_x = io_ptw_resp_bits_pte_x;
  assign tlb_io_ptw_resp_bits_pte_w = io_ptw_resp_bits_pte_w;
  assign tlb_io_ptw_resp_bits_pte_r = io_ptw_resp_bits_pte_r;
  assign tlb_io_ptw_resp_bits_pte_v = io_ptw_resp_bits_pte_v;
  assign tlb_io_ptw_ptbr_asid = io_ptw_ptbr_asid;
  assign tlb_io_ptw_ptbr_ppn = io_ptw_ptbr_ppn;
  assign tlb_io_ptw_invalidate = io_ptw_invalidate;
  assign tlb_io_ptw_status_debug = io_ptw_status_debug;
  assign tlb_io_ptw_status_prv = io_ptw_status_prv;
  assign tlb_io_ptw_status_sd = io_ptw_status_sd;
  assign tlb_io_ptw_status_zero3 = io_ptw_status_zero3;
  assign tlb_io_ptw_status_sd_rv32 = io_ptw_status_sd_rv32;
  assign tlb_io_ptw_status_zero2 = io_ptw_status_zero2;
  assign tlb_io_ptw_status_vm = io_ptw_status_vm;
  assign tlb_io_ptw_status_zero1 = io_ptw_status_zero1;
  assign tlb_io_ptw_status_mxr = io_ptw_status_mxr;
  assign tlb_io_ptw_status_pum = io_ptw_status_pum;
  assign tlb_io_ptw_status_mprv = io_ptw_status_mprv;
  assign tlb_io_ptw_status_xs = io_ptw_status_xs;
  assign tlb_io_ptw_status_fs = io_ptw_status_fs;
  assign tlb_io_ptw_status_mpp = io_ptw_status_mpp;
  assign tlb_io_ptw_status_hpp = io_ptw_status_hpp;
  assign tlb_io_ptw_status_spp = io_ptw_status_spp;
  assign tlb_io_ptw_status_mpie = io_ptw_status_mpie;
  assign tlb_io_ptw_status_hpie = io_ptw_status_hpie;
  assign tlb_io_ptw_status_spie = io_ptw_status_spie;
  assign tlb_io_ptw_status_upie = io_ptw_status_upie;
  assign tlb_io_ptw_status_mie = io_ptw_status_mie;
  assign tlb_io_ptw_status_hie = io_ptw_status_hie;
  assign tlb_io_ptw_status_sie = io_ptw_status_sie;
  assign tlb_io_ptw_status_uie = io_ptw_status_uie;
  assign T_2649 = s1_valid_masked & s1_readwrite;
  assign T_2650 = s1_req_addr[39:12];
  assign T_2653 = tlb_io_req_ready == 1'h0;
  assign T_2655 = io_cpu_req_bits_phys == 1'h0;
  assign T_2656 = T_2653 & T_2655;
  assign GEN_13 = T_2656 ? 1'h0 : GEN_12;
  assign T_2658 = s1_valid & s1_readwrite;
  assign T_2659 = T_2658 & tlb_io_resp_miss;
  assign T_2661 = s1_req_addr[11:0];
  assign s1_paddr = {tlb_io_resp_ppn,T_2661};
  assign T_2662 = probe_bits_addr_block[25:6];
  assign T_2663 = s1_paddr[31:12];
  assign s1_tag = s1_probe ? T_2662 : T_2663;
  assign T_2664 = meta_io_resp_0_coh_state != 2'h0;
  assign T_2665 = meta_io_resp_0_tag == s1_tag;
  assign T_2666 = T_2664 & T_2665;
  assign T_2667 = meta_io_resp_1_coh_state != 2'h0;
  assign T_2668 = meta_io_resp_1_tag == s1_tag;
  assign T_2669 = T_2667 & T_2668;
  assign T_2670 = meta_io_resp_2_coh_state != 2'h0;
  assign T_2671 = meta_io_resp_2_tag == s1_tag;
  assign T_2672 = T_2670 & T_2671;
  assign T_2673 = meta_io_resp_3_coh_state != 2'h0;
  assign T_2674 = meta_io_resp_3_tag == s1_tag;
  assign T_2675 = T_2673 & T_2674;
  assign T_2676 = {T_2669,T_2666};
  assign T_2677 = {T_2675,T_2672};
  assign s1_hit_way = {T_2677,T_2676};
  assign T_2704_state = 2'h0;
  assign T_2731 = T_2665 ? meta_io_resp_0_coh_state : 2'h0;
  assign T_2734 = T_2668 ? meta_io_resp_1_coh_state : 2'h0;
  assign T_2737 = T_2671 ? meta_io_resp_2_coh_state : 2'h0;
  assign T_2740 = T_2674 ? meta_io_resp_3_coh_state : 2'h0;
  assign T_2741 = T_2731 | T_2734;
  assign T_2742 = T_2741 | T_2737;
  assign T_2743 = T_2742 | T_2740;
  assign s1_hit_state_state = T_2743;
  assign s1_data_way = inWriteback ? releaseWay : s1_hit_way;
  assign T_2794 = s1_data_way[0];
  assign T_2795 = s1_data_way[1];
  assign T_2796 = s1_data_way[2];
  assign T_2797 = s1_data_way[3];
  assign T_2799 = T_2794 ? data_io_resp_0 : 64'h0;
  assign T_2801 = T_2795 ? data_io_resp_1 : 64'h0;
  assign T_2803 = T_2796 ? data_io_resp_2 : 64'h0;
  assign T_2805 = T_2797 ? data_io_resp_3 : 64'h0;
  assign T_2807 = T_2799 | T_2801;
  assign T_2808 = T_2807 | T_2803;
  assign T_2809 = T_2808 | T_2805;
  assign s1_data = T_2809;
  assign T_2810 = T_2143[1:0];
  assign s1_victim_way = GEN_125;
  assign T_2813 = s1_probe | s2_probe;
  assign T_2814 = release_state != 3'h0;
  assign releaseInFlight = T_2813 | T_2814;
  assign s2_valid_masked = s2_valid & T_2817;
  assign T_2894 = s1_valid_not_nacked | s1_flush_valid;
  assign T_2896 = tlb_io_resp_cacheable == 1'h0;
  assign GEN_15 = T_2894 ? {{8'd0}, s1_paddr} : s2_req_addr;
  assign GEN_16 = T_2894 ? s1_req_tag : s2_req_tag;
  assign GEN_17 = T_2894 ? s1_req_cmd : s2_req_cmd;
  assign GEN_18 = T_2894 ? s1_req_typ : s2_req_typ;
  assign GEN_19 = T_2894 ? s1_req_phys : s2_req_phys;
  assign GEN_20 = T_2894 ? s1_req_data : s2_req_data;
  assign GEN_21 = T_2894 ? T_2896 : s2_uncached;
  assign T_2897 = s2_req_cmd == 5'h0;
  assign T_2898 = s2_req_cmd == 5'h6;
  assign T_2899 = T_2897 | T_2898;
  assign T_2900 = s2_req_cmd == 5'h7;
  assign T_2901 = T_2899 | T_2900;
  assign T_2902 = s2_req_cmd[3];
  assign T_2903 = s2_req_cmd == 5'h4;
  assign T_2904 = T_2902 | T_2903;
  assign s2_read = T_2901 | T_2904;
  assign T_2905 = s2_req_cmd == 5'h1;
  assign T_2907 = T_2905 | T_2900;
  assign s2_write = T_2907 | T_2904;
  assign s2_readwrite = s2_read | s2_write;
  assign T_2911 = s1_valid | inWriteback;
  assign GEN_22 = T_2911 ? s1_data : s2_data;
  assign GEN_23 = s1_probe ? s1_hit_way : s2_probe_way;
  assign GEN_24 = s1_probe ? s1_hit_state_state : s2_probe_state_state;
  assign GEN_25 = s1_valid_not_nacked ? s1_hit_way : s2_hit_way;
  assign GEN_26 = s1_valid_not_nacked ? s1_hit_state_state : s2_hit_state_state;
  assign T_2967 = s2_req_cmd == 5'h3;
  assign T_2968 = s2_write | T_2967;
  assign T_2970 = T_2968 | T_2898;
  assign T_2971 = s2_hit_state_state == 2'h2;
  assign T_2972 = s2_hit_state_state == 2'h3;
  assign T_2973 = T_2971 | T_2972;
  assign T_2974 = s2_hit_state_state == 2'h1;
  assign T_2977 = T_2974 | T_2971;
  assign T_2978 = T_2977 | T_2972;
  assign s2_hit = T_2970 ? T_2973 : T_2978;
  assign T_2979 = s2_valid_masked & s2_readwrite;
  assign s2_valid_hit = T_2979 & s2_hit;
  assign T_2982 = s2_hit == 1'h0;
  assign T_2983 = T_2979 & T_2982;
  assign T_2984 = pstore1_valid | pstore2_valid;
  assign T_2986 = T_2984 == 1'h0;
  assign T_2987 = T_2983 & T_2986;
  assign T_2989 = release_ack_wait == 1'h0;
  assign s2_valid_miss = T_2987 & T_2989;
  assign T_2991 = s2_uncached == 1'h0;
  assign s2_valid_cached_miss = s2_valid_miss & T_2991;
  assign s2_victimize = s2_valid_cached_miss | s2_flush_valid;
  assign s2_valid_uncached = s2_valid_miss & s2_uncached;
  assign T_2992 = s2_hit_state_state != 2'h0;
  assign T_2994 = s2_flush_valid == 1'h0;
  assign T_2995 = T_2992 & T_2994;
  assign GEN_27 = T_2894 ? s1_victim_way : T_2997;
  assign T_2999 = 4'h1 << T_2997;
  assign s2_victim_way = T_2995 ? s2_hit_way : T_2999;
  assign GEN_0 = GEN_30;
  assign GEN_28 = 2'h1 == s1_victim_way ? meta_io_resp_1_tag : meta_io_resp_0_tag;
  assign GEN_29 = 2'h2 == s1_victim_way ? meta_io_resp_2_tag : GEN_28;
  assign GEN_30 = 2'h3 == s1_victim_way ? meta_io_resp_3_tag : GEN_29;
  assign GEN_32 = T_2894 ? GEN_0 : s2_victim_tag;
  assign GEN_1 = GEN_35;
  assign GEN_33 = 2'h1 == s1_victim_way ? meta_io_resp_1_coh_state : meta_io_resp_0_coh_state;
  assign GEN_34 = 2'h2 == s1_victim_way ? meta_io_resp_2_coh_state : GEN_33;
  assign GEN_35 = 2'h3 == s1_victim_way ? meta_io_resp_3_coh_state : GEN_34;
  assign GEN_37 = T_2894 ? GEN_1 : T_3196_state;
  assign s2_victim_state_state = T_2995 ? s2_hit_state_state : T_3196_state;
  assign s2_victim_dirty = s2_victim_state_state == 2'h3;
  assign T_3246 = s2_valid_hit == 1'h0;
  assign T_3247 = s2_valid & T_3246;
  assign T_3248 = s2_valid_uncached & io_mem_acquire_ready;
  assign T_3250 = T_3248 == 1'h0;
  assign T_3251 = T_3247 & T_3250;
  assign GEN_38 = T_3247 ? 1'h1 : T_2659;
  assign T_3257 = s1_req_typ[1:0];
  assign T_3259 = 4'h1 << T_3257;
  assign T_3261 = T_3259 - 4'h1;
  assign T_3262 = T_3261[3:0];
  assign T_3263 = T_3262[2:0];
  assign GEN_129 = {{37'd0}, T_3263};
  assign T_3264 = s1_req_addr & GEN_129;
  assign misaligned = T_3264 != 40'h0;
  assign T_3266 = s1_read & misaligned;
  assign T_3267 = s1_write & misaligned;
  assign T_3268 = s1_read & tlb_io_resp_xcpt_ld;
  assign T_3269 = s1_write & tlb_io_resp_xcpt_st;
  assign T_3270 = io_cpu_xcpt_ma_ld | io_cpu_xcpt_ma_st;
  assign T_3271 = T_3270 | io_cpu_xcpt_pf_ld;
  assign T_3272 = T_3271 | io_cpu_xcpt_pf_st;
  assign T_3274 = T_3273 & s2_valid_masked;
  assign T_3276 = T_3274 == 1'h0;
  assign T_3277 = T_3276 | reset;
  assign T_3279 = T_3277 == 1'h0;
  assign lrscValid = lrscCount > 5'h0;
  assign T_3287 = s2_req_addr[39:6];
  assign T_3288 = lrscAddr == T_3287;
  assign T_3289 = lrscValid & T_3288;
  assign T_3291 = T_3289 == 1'h0;
  assign s2_sc_fail = T_2900 & T_3291;
  assign T_3292 = s2_valid_hit & T_2898;
  assign GEN_39 = T_3292 ? 5'h1f : lrscCount;
  assign GEN_40 = T_3292 ? T_3287 : lrscAddr;
  assign T_3296 = lrscCount - 5'h1;
  assign T_3297 = T_3296[4:0];
  assign GEN_41 = lrscValid ? T_3297 : GEN_39;
  assign T_3298 = s2_valid_hit & T_2900;
  assign T_3299 = T_3298 | io_cpu_invalidate_lr;
  assign GEN_42 = T_3299 ? 5'h0 : GEN_41;
  assign T_3301 = s1_valid_not_nacked & s1_write;
  assign GEN_43 = T_3301 ? s1_req_cmd : pstore1_cmd;
  assign GEN_44 = T_3301 ? s1_req_typ : pstore1_typ;
  assign GEN_45 = T_3301 ? s1_paddr : pstore1_addr;
  assign GEN_46 = T_3301 ? io_cpu_s1_data : pstore1_data;
  assign GEN_47 = T_3301 ? s1_hit_way : pstore1_way;
  assign T_3306 = pstore1_typ[1:0];
  assign T_3308 = T_3306 == 2'h0;
  assign T_3309 = pstore1_data[7:0];
  assign T_3310 = {T_3309,T_3309};
  assign T_3311 = {T_3310,T_3310};
  assign T_3312 = {T_3311,T_3311};
  assign T_3314 = T_3306 == 2'h1;
  assign T_3315 = pstore1_data[15:0];
  assign T_3316 = {T_3315,T_3315};
  assign T_3317 = {T_3316,T_3316};
  assign T_3319 = T_3306 == 2'h2;
  assign T_3320 = pstore1_data[31:0];
  assign T_3321 = {T_3320,T_3320};
  assign T_3322 = T_3319 ? T_3321 : pstore1_data;
  assign T_3323 = T_3314 ? T_3317 : T_3322;
  assign T_3324 = T_3308 ? T_3312 : T_3323;
  assign pstore1_storegen_data = AMOALU_1_io_out;
  assign T_3326 = pstore1_cmd == 5'h0;
  assign T_3327 = pstore1_cmd == 5'h6;
  assign T_3328 = T_3326 | T_3327;
  assign T_3329 = pstore1_cmd == 5'h7;
  assign T_3330 = T_3328 | T_3329;
  assign T_3331 = pstore1_cmd[3];
  assign T_3332 = pstore1_cmd == 5'h4;
  assign T_3333 = T_3331 | T_3332;
  assign T_3334 = T_3330 | T_3333;
  assign T_3335 = pstore1_valid & pstore2_valid;
  assign T_3336 = s1_valid & s1_write;
  assign T_3337 = T_3336 | T_3334;
  assign pstore_drain_structural = T_3335 & T_3337;
  assign pstore_drain_opportunistic = T_2626 == 1'h0;
  assign pstore_drain_on_miss = releaseInFlight | io_cpu_s2_nack;
  assign T_3352 = T_3334 == 1'h0;
  assign T_3353 = pstore1_valid & T_3352;
  assign T_3354 = T_3353 | pstore2_valid;
  assign T_3355 = pstore_drain_opportunistic | pstore_drain_on_miss;
  assign T_3356 = T_3354 & T_3355;
  assign pstore_drain = pstore_drain_structural | T_3356;
  assign T_3357 = s2_valid_hit & s2_write;
  assign T_3359 = s2_sc_fail == 1'h0;
  assign T_3360 = T_3357 & T_3359;
  assign T_3364 = T_3360 == 1'h0;
  assign T_3366 = T_3362 == 1'h0;
  assign T_3367 = T_3364 | T_3366;
  assign T_3368 = T_3367 | reset;
  assign T_3370 = T_3368 == 1'h0;
  assign T_3371 = T_3360 | T_3362;
  assign T_3372 = T_3371 & pstore2_valid;
  assign T_3374 = pstore_drain == 1'h0;
  assign T_3375 = T_3372 & T_3374;
  assign T_3377 = pstore2_valid == pstore_drain;
  assign advance_pstore1 = pstore1_valid & T_3377;
  assign T_3380 = pstore2_valid & T_3374;
  assign T_3381 = T_3380 | advance_pstore1;
  assign GEN_48 = advance_pstore1 ? pstore1_addr : pstore2_addr;
  assign GEN_49 = advance_pstore1 ? pstore1_way : pstore2_way;
  assign GEN_50 = advance_pstore1 ? pstore1_storegen_data : pstore2_storegen_data;
  assign T_3383 = pstore1_addr[0];
  assign T_3387 = T_3306 >= 2'h1;
  assign T_3391 = T_3383 | T_3387;
  assign T_3394 = T_3383 ? 1'h0 : 1'h1;
  assign T_3395 = {T_3391,T_3394};
  assign T_3396 = pstore1_addr[1];
  assign T_3398 = T_3396 ? T_3395 : 2'h0;
  assign T_3400 = T_3306 >= 2'h2;
  assign T_3403 = T_3400 ? 2'h3 : 2'h0;
  assign T_3404 = T_3398 | T_3403;
  assign T_3407 = T_3396 ? 2'h0 : T_3395;
  assign T_3408 = {T_3404,T_3407};
  assign T_3409 = pstore1_addr[2];
  assign T_3411 = T_3409 ? T_3408 : 4'h0;
  assign T_3413 = T_3306 >= 2'h3;
  assign T_3416 = T_3413 ? 4'hf : 4'h0;
  assign T_3417 = T_3411 | T_3416;
  assign T_3420 = T_3409 ? 4'h0 : T_3408;
  assign T_3421 = {T_3417,T_3420};
  assign GEN_51 = advance_pstore1 ? T_3421 : pstore2_storegen_mask;
  assign T_3423 = pstore2_valid ? pstore2_addr : pstore1_addr;
  assign T_3424 = pstore2_valid ? pstore2_way : pstore1_way;
  assign T_3425 = pstore2_valid ? pstore2_storegen_data : pstore1_storegen_data;
  assign T_3466 = pstore2_valid ? pstore2_storegen_mask : T_3421;
  assign GEN_130 = {{1'd0}, T_3466};
  assign T_3467 = GEN_130 << 1'h0;
  assign s1_idx = s1_req_addr[11:3];
  assign T_3468 = pstore1_addr[11:3];
  assign T_3469 = T_3468 == s1_idx;
  assign T_3470 = pstore1_valid & T_3469;
  assign T_3471 = pstore2_addr[11:3];
  assign T_3472 = T_3471 == s1_idx;
  assign T_3473 = pstore2_valid & T_3472;
  assign T_3474 = T_3470 | T_3473;
  assign s1_raw_hazard = s1_read & T_3474;
  assign T_3475 = s1_valid & s1_raw_hazard;
  assign GEN_52 = T_3475 ? 1'h1 : GEN_38;
  assign T_3484 = s2_write ? 2'h3 : s2_hit_state_state;
  assign s2_new_hit_state_state = T_3484;
  assign T_3534 = s2_hit_state_state == s2_new_hit_state_state;
  assign T_3536 = T_3534 == 1'h0;
  assign T_3537 = s2_valid_hit & T_3536;
  assign T_3539 = s2_victim_dirty == 1'h0;
  assign T_3540 = s2_victimize & T_3539;
  assign T_3541 = T_3537 | T_3540;
  assign T_3542 = s2_req_addr[11:6];
  assign T_3569_state = 2'h0;
  assign T_3594_state = s2_hit ? s2_new_hit_state_state : T_3569_state;
  assign T_3619 = s2_req_addr[31:12];
  assign T_3621 = s2_req_addr[31:6];
  assign T_3636 = {s2_req_cmd,1'h1};
  assign cachedGetMessage_addr_block = T_3621;
  assign cachedGetMessage_client_xact_id = 1'h0;
  assign cachedGetMessage_addr_beat = 3'h0;
  assign cachedGetMessage_is_builtin_type = 1'h0;
  assign cachedGetMessage_a_type = {{2'd0}, T_2970};
  assign cachedGetMessage_union = {{6'd0}, T_3636};
  assign cachedGetMessage_data = 64'h0;
  assign T_3702 = s2_req_addr[5:3];
  assign T_3703 = s2_req_addr[2:0];
  assign T_3747 = {T_3703,s2_req_typ};
  assign T_3748 = {T_3747,6'h0};
  assign uncachedGetMessage_addr_block = T_3621;
  assign uncachedGetMessage_client_xact_id = 1'h0;
  assign uncachedGetMessage_addr_beat = T_3702;
  assign uncachedGetMessage_is_builtin_type = 1'h1;
  assign uncachedGetMessage_a_type = 3'h0;
  assign uncachedGetMessage_union = T_3748;
  assign uncachedGetMessage_data = 64'h0;
  assign GEN_131 = {{15'd0}, T_3421};
  assign T_3901 = GEN_131 << 4'h0;
  assign T_3941 = T_3901[7:0];
  assign T_3951 = {T_3941,1'h0};
  assign T_3971 = {{3'd0}, T_3951};
  assign uncachedPutMessage_addr_block = T_3621;
  assign uncachedPutMessage_client_xact_id = 1'h0;
  assign uncachedPutMessage_addr_beat = T_3702;
  assign uncachedPutMessage_is_builtin_type = 1'h1;
  assign uncachedPutMessage_a_type = 3'h2;
  assign uncachedPutMessage_union = T_3971;
  assign uncachedPutMessage_data = T_3324;
  assign T_4102 = {T_3747,T_3636};
  assign uncachedPutAtomicMessage_addr_block = T_3621;
  assign uncachedPutAtomicMessage_client_xact_id = 1'h0;
  assign uncachedPutAtomicMessage_addr_beat = T_3702;
  assign uncachedPutAtomicMessage_is_builtin_type = 1'h1;
  assign uncachedPutAtomicMessage_a_type = 3'h4;
  assign uncachedPutAtomicMessage_union = T_4102;
  assign uncachedPutAtomicMessage_data = T_3324;
  assign T_4195 = s2_valid_cached_miss & T_3539;
  assign T_4196 = T_4195 | s2_valid_uncached;
  assign T_4197 = T_4196 & fq_io_enq_ready;
  assign T_4199 = s2_valid_masked == 1'h0;
  assign T_4202 = T_2992 == 1'h0;
  assign T_4203 = T_4199 | T_4202;
  assign T_4204 = T_4203 | reset;
  assign T_4206 = T_4204 == 1'h0;
  assign GEN_53 = T_3334 ? uncachedPutAtomicMessage_addr_block : uncachedPutMessage_addr_block;
  assign GEN_54 = T_3334 ? uncachedPutAtomicMessage_client_xact_id : uncachedPutMessage_client_xact_id;
  assign GEN_55 = T_3334 ? uncachedPutAtomicMessage_addr_beat : uncachedPutMessage_addr_beat;
  assign GEN_56 = T_3334 ? uncachedPutAtomicMessage_is_builtin_type : uncachedPutMessage_is_builtin_type;
  assign GEN_57 = T_3334 ? uncachedPutAtomicMessage_a_type : uncachedPutMessage_a_type;
  assign GEN_58 = T_3334 ? uncachedPutAtomicMessage_union : uncachedPutMessage_union;
  assign GEN_59 = T_3334 ? uncachedPutAtomicMessage_data : uncachedPutMessage_data;
  assign GEN_60 = s2_write ? GEN_53 : uncachedGetMessage_addr_block;
  assign GEN_61 = s2_write ? GEN_54 : uncachedGetMessage_client_xact_id;
  assign GEN_62 = s2_write ? GEN_55 : uncachedGetMessage_addr_beat;
  assign GEN_63 = s2_write ? GEN_56 : uncachedGetMessage_is_builtin_type;
  assign GEN_64 = s2_write ? GEN_57 : uncachedGetMessage_a_type;
  assign GEN_65 = s2_write ? GEN_58 : uncachedGetMessage_union;
  assign GEN_66 = s2_write ? GEN_59 : uncachedGetMessage_data;
  assign GEN_67 = s2_uncached ? GEN_60 : cachedGetMessage_addr_block;
  assign GEN_68 = s2_uncached ? GEN_61 : cachedGetMessage_client_xact_id;
  assign GEN_69 = s2_uncached ? GEN_62 : cachedGetMessage_addr_beat;
  assign GEN_70 = s2_uncached ? GEN_63 : cachedGetMessage_is_builtin_type;
  assign GEN_71 = s2_uncached ? GEN_64 : cachedGetMessage_a_type;
  assign GEN_72 = s2_uncached ? GEN_65 : cachedGetMessage_union;
  assign GEN_73 = s2_uncached ? GEN_66 : cachedGetMessage_data;
  assign T_4207 = io_mem_acquire_ready & io_mem_acquire_valid;
  assign GEN_74 = T_4207 ? 1'h1 : grant_wait;
  assign T_4216_0 = 3'h5;
  assign GEN_132 = {{1'd0}, T_4216_0};
  assign T_4218 = io_mem_grant_bits_g_type == GEN_132;
  assign T_4219 = io_mem_grant_bits_g_type == 4'h0;
  assign T_4220 = io_mem_grant_bits_g_type == 4'h1;
  assign T_4221 = T_4219 | T_4220;
  assign T_4222 = io_mem_grant_bits_is_builtin_type ? T_4218 : T_4221;
  assign grantIsVoluntary = io_mem_grant_bits_is_builtin_type & T_4219;
  assign T_4226 = T_4222 == 1'h0;
  assign T_4228 = grantIsVoluntary == 1'h0;
  assign grantIsUncached = T_4226 & T_4228;
  assign T_4229 = grantIsVoluntary & release_ack_wait;
  assign T_4230 = grant_wait | T_4229;
  assign T_4231 = T_4230 | reset;
  assign T_4233 = T_4231 == 1'h0;
  assign GEN_75 = grantIsUncached ? io_mem_grant_bits_data : GEN_22;
  assign GEN_76 = grantIsVoluntary ? 1'h0 : release_ack_wait;
  assign GEN_77 = io_mem_grant_valid ? GEN_75 : GEN_22;
  assign GEN_78 = io_mem_grant_valid ? GEN_76 : release_ack_wait;
  assign T_4235 = io_mem_grant_ready & io_mem_grant_valid;
  assign T_4236 = T_4235 & T_4222;
  assign T_4239 = refillCount == 3'h7;
  assign T_4241 = refillCount + 3'h1;
  assign T_4242 = T_4241[2:0];
  assign GEN_79 = T_4236 ? T_4242 : refillCount;
  assign refillDone = T_4236 & T_4239;
  assign grantDone = refillDone | grantIsUncached;
  assign T_4244 = T_4235 & grantDone;
  assign GEN_80 = T_4244 ? 1'h0 : GEN_74;
  assign T_4246 = T_4222 & io_mem_grant_valid;
  assign T_4249 = dataArb_io_in_1_valid == 1'h0;
  assign T_4250 = dataArb_io_in_1_ready | T_4249;
  assign T_4251 = T_4250 | reset;
  assign T_4253 = T_4251 == 1'h0;
  assign T_4256 = {T_3621,io_mem_grant_bits_addr_beat};
  assign GEN_133 = {{3'd0}, T_4256};
  assign T_4257 = GEN_133 << 3;
  assign T_4261 = metaWriteArb_io_in_1_valid == 1'h0;
  assign T_4262 = T_4261 | metaWriteArb_io_in_1_ready;
  assign T_4263 = T_4262 | reset;
  assign T_4265 = T_4263 == 1'h0;
  assign T_4274 = s2_write ? 2'h3 : 2'h2;
  assign T_4275 = 4'h2 == io_mem_grant_bits_g_type;
  assign T_4276 = T_4275 ? 2'h3 : 2'h0;
  assign T_4277 = 4'h1 == io_mem_grant_bits_g_type;
  assign T_4278 = T_4277 ? T_4274 : T_4276;
  assign T_4279 = 4'h0 == io_mem_grant_bits_g_type;
  assign T_4280 = T_4279 ? 2'h1 : T_4278;
  assign T_4281 = io_mem_grant_bits_is_builtin_type ? 2'h0 : T_4280;
  assign T_4307_state = T_4281;
  assign T_4343 = T_4235 & T_4228;
  assign T_4346 = T_4226 | refillDone;
  assign T_4347 = T_4343 & T_4346;
  assign T_4374_manager_xact_id = io_mem_grant_bits_manager_xact_id;
  assign T_4374_manager_id = io_mem_grant_bits_manager_id;
  assign T_4400 = fq_io_enq_ready | reset;
  assign T_4402 = T_4400 == 1'h0;
  assign T_4404 = releaseInFlight | lrscValid;
  assign block_probe = T_4404 | T_3292;
  assign T_4407 = block_probe == 1'h0;
  assign T_4408 = io_mem_probe_valid & T_4407;
  assign T_4411 = metaReadArb_io_in_1_ready & T_4407;
  assign T_4413 = s1_valid == 1'h0;
  assign T_4414 = T_4411 & T_4413;
  assign T_4416 = s2_valid == 1'h0;
  assign T_4417 = T_4416 | s2_valid_hit;
  assign T_4418 = T_4414 & T_4417;
  assign T_4421 = io_mem_release_ready & io_mem_release_valid;
  assign T_4422 = T_4421 & inWriteback;
  assign T_4425 = writebackCount == 3'h7;
  assign T_4427 = writebackCount + 3'h1;
  assign T_4428 = T_4427[2:0];
  assign GEN_82 = T_4422 ? T_4428 : writebackCount;
  assign writebackDone = T_4422 & T_4425;
  assign T_4431 = inWriteback == 1'h0;
  assign T_4432 = T_4421 & T_4431;
  assign releaseDone = writebackDone | T_4432;
  assign T_4434 = io_mem_release_ready == 1'h0;
  assign releaseRejected = io_mem_release_valid & T_4434;
  assign T_4435 = dataArb_io_in_2_ready & dataArb_io_in_2_valid;
  assign T_4437 = releaseRejected == 1'h0;
  assign T_4438 = s1_release_data_valid & T_4437;
  assign T_4440 = {1'h0,writebackCount};
  assign T_4443 = {1'h0,s2_release_data_valid};
  assign GEN_134 = {{1'd0}, s1_release_data_valid};
  assign T_4444 = GEN_134 + T_4443;
  assign T_4445 = T_4444[1:0];
  assign T_4446 = releaseRejected ? 2'h0 : T_4445;
  assign GEN_135 = {{2'd0}, T_4446};
  assign T_4447 = T_4440 + GEN_135;
  assign releaseDataBeat = T_4447[3:0];
  assign T_4474_state = 2'h0;
  assign T_4502 = T_4474_state == 2'h3;
  assign T_4503 = T_4502 ? 3'h0 : 3'h3;
  assign T_4504 = T_4502 ? 3'h1 : 3'h4;
  assign T_4505 = T_4502 ? 3'h2 : 3'h5;
  assign T_4532 = 2'h2 == probe_bits_p_type;
  assign T_4533 = T_4532 ? T_4505 : 3'h3;
  assign T_4534 = 2'h1 == probe_bits_p_type;
  assign T_4535 = T_4534 ? T_4504 : T_4533;
  assign T_4536 = 2'h0 == probe_bits_p_type;
  assign T_4537 = T_4536 ? T_4503 : T_4535;
  assign T_4569_addr_beat = 3'h0;
  assign T_4569_addr_block = probe_bits_addr_block;
  assign T_4569_client_xact_id = 1'h0;
  assign T_4569_voluntary = 1'h0;
  assign T_4569_r_type = T_4537;
  assign T_4569_data = 64'h0;
  assign T_4605 = s2_victim_dirty ? 3'h0 : 3'h3;
  assign voluntaryReleaseMessage_addr_beat = 3'h0;
  assign voluntaryReleaseMessage_addr_block = 26'h0;
  assign voluntaryReleaseMessage_client_xact_id = 1'h0;
  assign voluntaryReleaseMessage_voluntary = 1'h1;
  assign voluntaryReleaseMessage_r_type = T_4605;
  assign voluntaryReleaseMessage_data = 64'h0;
  assign voluntaryNewCoh_state = 2'h0;
  assign T_4737 = s2_probe_state_state == 2'h3;
  assign T_4738 = T_4737 ? 3'h0 : 3'h3;
  assign T_4739 = T_4737 ? 3'h1 : 3'h4;
  assign T_4740 = T_4737 ? 3'h2 : 3'h5;
  assign T_4768 = T_4532 ? T_4740 : 3'h3;
  assign T_4770 = T_4534 ? T_4739 : T_4768;
  assign T_4772 = T_4536 ? T_4738 : T_4770;
  assign probeResponseMessage_addr_beat = 3'h0;
  assign probeResponseMessage_addr_block = probe_bits_addr_block;
  assign probeResponseMessage_client_xact_id = 1'h0;
  assign probeResponseMessage_voluntary = 1'h0;
  assign probeResponseMessage_r_type = T_4772;
  assign probeResponseMessage_data = 64'h0;
  assign T_4836 = T_4534 ? 2'h1 : s2_probe_state_state;
  assign T_4838 = T_4536 ? 2'h0 : T_4836;
  assign probeNewCoh_state = T_4838;
  assign newCoh_state = GEN_109;
  assign T_4912 = s2_victimize & s2_victim_dirty;
  assign T_4916 = T_4202 | reset;
  assign T_4918 = T_4916 == 1'h0;
  assign T_4920 = {s2_victim_tag,T_3542};
  assign GEN_83 = T_4912 ? 3'h2 : release_state;
  assign GEN_84 = T_4912 ? T_4920 : GEN_3;
  assign GEN_85 = T_4737 ? 3'h3 : GEN_83;
  assign T_4922 = s2_probe_state_state != 2'h0;
  assign T_4924 = T_4737 == 1'h0;
  assign T_4925 = T_4924 & T_4922;
  assign GEN_86 = T_4925 ? 3'h4 : GEN_85;
  assign T_4929 = T_4922 == 1'h0;
  assign T_4930 = T_4924 & T_4929;
  assign GEN_87 = T_4930 ? 1'h1 : s2_release_data_valid;
  assign GEN_88 = T_4930 ? 3'h5 : GEN_86;
  assign GEN_89 = s2_probe ? GEN_88 : GEN_83;
  assign GEN_90 = s2_probe ? GEN_87 : s2_release_data_valid;
  assign GEN_91 = releaseDone ? 3'h0 : GEN_89;
  assign T_4932 = release_state == 3'h5;
  assign T_4933 = release_state == 3'h4;
  assign T_4934 = T_4932 | T_4933;
  assign GEN_92 = T_4934 ? 1'h1 : GEN_90;
  assign T_4938 = T_4933 | T_2608;
  assign GEN_93 = releaseDone ? 3'h7 : GEN_91;
  assign GEN_96 = T_4938 ? probeResponseMessage_client_xact_id : T_4569_client_xact_id;
  assign GEN_97 = T_4938 ? probeResponseMessage_voluntary : T_4569_voluntary;
  assign GEN_98 = T_4938 ? probeResponseMessage_r_type : T_4569_r_type;
  assign GEN_100 = T_4938 ? GEN_93 : GEN_91;
  assign T_4940 = release_state == 3'h6;
  assign T_4941 = T_2607 | T_4940;
  assign GEN_101 = releaseDone ? 3'h6 : GEN_100;
  assign GEN_102 = releaseDone ? 1'h1 : GEN_78;
  assign GEN_105 = T_4941 ? voluntaryReleaseMessage_client_xact_id : GEN_96;
  assign GEN_106 = T_4941 ? voluntaryReleaseMessage_voluntary : GEN_97;
  assign GEN_107 = T_4941 ? voluntaryReleaseMessage_r_type : GEN_98;
  assign GEN_109 = T_4941 ? voluntaryNewCoh_state : probeNewCoh_state;
  assign GEN_110 = T_4941 ? s2_victim_way : s2_probe_way;
  assign GEN_111 = T_4941 ? GEN_101 : GEN_100;
  assign GEN_112 = T_4941 ? GEN_102 : GEN_78;
  assign T_4945 = T_4421 == 1'h0;
  assign T_4946 = s2_probe & T_4945;
  assign GEN_113 = T_4946 ? 1'h1 : GEN_52;
  assign T_4949 = releaseDataBeat < 4'h8;
  assign T_4950 = inWriteback & T_4949;
  assign T_4952 = releaseDataBeat[2:0];
  assign T_4953 = {io_mem_release_bits_addr_block,T_4952};
  assign GEN_136 = {{3'd0}, T_4953};
  assign T_4954 = GEN_136 << 3;
  assign T_4958 = release_state == 3'h7;
  assign T_4959 = T_4940 | T_4958;
  assign T_4961 = {io_mem_release_bits_addr_block,io_mem_release_bits_addr_beat};
  assign T_4962 = {T_4961,3'h0};
  assign T_4963 = T_4962[11:6];
  assign T_4967 = T_4962[31:12];
  assign T_4968 = metaWriteArb_io_in_2_ready & metaWriteArb_io_in_2_valid;
  assign GEN_114 = T_4968 ? 3'h0 : GEN_111;
  assign T_4970 = s1_valid | s2_valid;
  assign T_4971 = T_4970 | grant_wait;
  assign T_4973 = T_4971 == 1'h0;
  assign T_4974 = io_mem_grant_valid & grantIsUncached;
  assign T_4977 = T_3246 | reset;
  assign T_4979 = T_4977 == 1'h0;
  assign GEN_115 = doUncachedResp ? 1'h1 : s2_valid_hit;
  assign s2_data_word = s2_data >> 7'h0;
  assign T_4984 = s2_req_typ[1:0];
  assign T_4985 = $signed(s2_req_typ);
  assign T_4987 = $signed(T_4985) >= $signed(3'sh0);
  assign T_4988 = s2_req_addr[2];
  assign T_4989 = s2_data_word[63:32];
  assign T_4990 = s2_data_word[31:0];
  assign T_4991 = T_4988 ? T_4989 : T_4990;
  assign T_4997 = T_4984 == 2'h2;
  assign T_4999 = T_4991[31];
  assign T_5000 = T_4987 & T_4999;
  assign T_5004 = T_5000 ? 32'hffffffff : 32'h0;
  assign T_5006 = T_4997 ? T_5004 : T_4989;
  assign T_5007 = {T_5006,T_4991};
  assign T_5008 = s2_req_addr[1];
  assign T_5009 = T_5007[31:16];
  assign T_5010 = T_5007[15:0];
  assign T_5011 = T_5008 ? T_5009 : T_5010;
  assign T_5017 = T_4984 == 2'h1;
  assign T_5019 = T_5011[15];
  assign T_5020 = T_4987 & T_5019;
  assign T_5024 = T_5020 ? 48'hffffffffffff : 48'h0;
  assign T_5025 = T_5007[63:16];
  assign T_5026 = T_5017 ? T_5024 : T_5025;
  assign T_5027 = {T_5026,T_5011};
  assign T_5028 = s2_req_addr[0];
  assign T_5029 = T_5027[15:8];
  assign T_5030 = T_5027[7:0];
  assign T_5031 = T_5028 ? T_5029 : T_5030;
  assign T_5035 = T_2900 ? 8'h0 : T_5031;
  assign T_5037 = T_4984 == 2'h0;
  assign T_5038 = T_5037 | T_2900;
  assign T_5039 = T_5035[7];
  assign T_5040 = T_4987 & T_5039;
  assign T_5044 = T_5040 ? 56'hffffffffffffff : 56'h0;
  assign T_5045 = T_5027[63:8];
  assign T_5046 = T_5038 ? T_5044 : T_5045;
  assign T_5047 = {T_5046,T_5035};
  assign GEN_137 = {{63'd0}, s2_sc_fail};
  assign T_5048 = T_5047 | GEN_137;
  assign AMOALU_1_clk = clk;
  assign AMOALU_1_reset = reset;
  assign AMOALU_1_io_addr = pstore1_addr[5:0];
  assign AMOALU_1_io_cmd = pstore1_cmd;
  assign AMOALU_1_io_typ = pstore1_typ;
  assign AMOALU_1_io_lhs = s2_data_word;
  assign AMOALU_1_io_rhs = pstore1_data;
  assign GEN_117 = T_4207 ? 1'h0 : flushed;
  assign T_5075 = s2_req_cmd == 5'h5;
  assign T_5076 = s2_valid_masked & T_5075;
  assign T_5078 = flushed == 1'h0;
  assign GEN_118 = T_5078 ? T_2989 : flushing;
  assign GEN_119 = T_5076 ? T_5078 : T_3251;
  assign GEN_120 = T_5076 ? GEN_118 : flushing;
  assign T_5083 = metaReadArb_io_in_0_ready & metaReadArb_io_in_0_valid;
  assign T_5085 = s1_flush_valid == 1'h0;
  assign T_5086 = T_5083 & T_5085;
  assign T_5089 = T_5086 & T_2994;
  assign T_5091 = T_5089 & T_2610;
  assign T_5094 = T_5091 & T_2989;
  assign T_5097 = T_5072[7:6];
  assign T_5099 = T_5072 == 8'hff;
  assign T_5101 = T_5072 + 8'h1;
  assign T_5102 = T_5101[7:0];
  assign GEN_121 = T_5099 ? 1'h1 : GEN_117;
  assign GEN_122 = s2_flush_valid ? T_5102 : T_5072;
  assign GEN_123 = s2_flush_valid ? GEN_121 : GEN_117;
  assign T_5105 = flushed & T_2610;
  assign T_5108 = T_5105 & T_2989;
  assign GEN_124 = T_5108 ? 1'h0 : GEN_120;
  assign GEN_125 = flushing ? T_5097 : T_2810;
  assign GEN_126 = flushing ? GEN_122 : T_5072;
  assign GEN_127 = flushing ? GEN_123 : GEN_117;
  assign GEN_128 = flushing ? GEN_124 : GEN_120;
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifndef verilator
      #0.002;
    `endif
  `ifdef RANDOMIZE
  GEN_94 = {1{$random}};
  T_2143 = GEN_94[15:0];
  `endif
  `ifdef RANDOMIZE
  GEN_95 = {1{$random}};
  s1_valid = GEN_95[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_99 = {1{$random}};
  s1_probe = GEN_99[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_103 = {1{$random}};
  probe_bits_addr_block = GEN_103[25:0];
  `endif
  `ifdef RANDOMIZE
  GEN_104 = {1{$random}};
  probe_bits_p_type = GEN_104[1:0];
  `endif
  `ifdef RANDOMIZE
  GEN_108 = {2{$random}};
  s1_req_addr = GEN_108[39:0];
  `endif
  `ifdef RANDOMIZE
  GEN_116 = {1{$random}};
  s1_req_tag = GEN_116[8:0];
  `endif
  `ifdef RANDOMIZE
  GEN_138 = {1{$random}};
  s1_req_cmd = GEN_138[4:0];
  `endif
  `ifdef RANDOMIZE
  GEN_139 = {1{$random}};
  s1_req_typ = GEN_139[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_140 = {1{$random}};
  s1_req_phys = GEN_140[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_141 = {2{$random}};
  s1_req_data = GEN_141[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_142 = {1{$random}};
  s1_flush_valid = GEN_142[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_143 = {1{$random}};
  grant_wait = GEN_143[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_144 = {1{$random}};
  release_ack_wait = GEN_144[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_145 = {1{$random}};
  release_state = GEN_145[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_146 = {1{$random}};
  pstore2_valid = GEN_146[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_147 = {1{$random}};
  s2_valid = GEN_147[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_148 = {1{$random}};
  s2_probe = GEN_148[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_149 = {1{$random}};
  T_2817 = GEN_149[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_150 = {2{$random}};
  s2_req_addr = GEN_150[39:0];
  `endif
  `ifdef RANDOMIZE
  GEN_151 = {1{$random}};
  s2_req_tag = GEN_151[8:0];
  `endif
  `ifdef RANDOMIZE
  GEN_152 = {1{$random}};
  s2_req_cmd = GEN_152[4:0];
  `endif
  `ifdef RANDOMIZE
  GEN_153 = {1{$random}};
  s2_req_typ = GEN_153[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_154 = {1{$random}};
  s2_req_phys = GEN_154[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_155 = {2{$random}};
  s2_req_data = GEN_155[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_156 = {1{$random}};
  s2_uncached = GEN_156[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_157 = {1{$random}};
  s2_flush_valid = GEN_157[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_158 = {2{$random}};
  s2_data = GEN_158[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_159 = {1{$random}};
  s2_probe_way = GEN_159[3:0];
  `endif
  `ifdef RANDOMIZE
  GEN_160 = {1{$random}};
  s2_probe_state_state = GEN_160[1:0];
  `endif
  `ifdef RANDOMIZE
  GEN_161 = {1{$random}};
  s2_hit_way = GEN_161[3:0];
  `endif
  `ifdef RANDOMIZE
  GEN_162 = {1{$random}};
  s2_hit_state_state = GEN_162[1:0];
  `endif
  `ifdef RANDOMIZE
  GEN_163 = {1{$random}};
  T_2997 = GEN_163[1:0];
  `endif
  `ifdef RANDOMIZE
  GEN_164 = {1{$random}};
  s2_victim_tag = GEN_164[19:0];
  `endif
  `ifdef RANDOMIZE
  GEN_165 = {1{$random}};
  T_3196_state = GEN_165[1:0];
  `endif
  `ifdef RANDOMIZE
  GEN_166 = {1{$random}};
  T_3273 = GEN_166[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_167 = {1{$random}};
  lrscCount = GEN_167[4:0];
  `endif
  `ifdef RANDOMIZE
  GEN_168 = {2{$random}};
  lrscAddr = GEN_168[33:0];
  `endif
  `ifdef RANDOMIZE
  GEN_169 = {1{$random}};
  pstore1_cmd = GEN_169[4:0];
  `endif
  `ifdef RANDOMIZE
  GEN_170 = {1{$random}};
  pstore1_typ = GEN_170[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_171 = {1{$random}};
  pstore1_addr = GEN_171[31:0];
  `endif
  `ifdef RANDOMIZE
  GEN_172 = {2{$random}};
  pstore1_data = GEN_172[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_173 = {1{$random}};
  pstore1_way = GEN_173[3:0];
  `endif
  `ifdef RANDOMIZE
  GEN_174 = {1{$random}};
  T_3362 = GEN_174[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_175 = {1{$random}};
  pstore2_addr = GEN_175[31:0];
  `endif
  `ifdef RANDOMIZE
  GEN_176 = {1{$random}};
  pstore2_way = GEN_176[3:0];
  `endif
  `ifdef RANDOMIZE
  GEN_177 = {2{$random}};
  pstore2_storegen_data = GEN_177[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_178 = {1{$random}};
  pstore2_storegen_mask = GEN_178[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_179 = {1{$random}};
  refillCount = GEN_179[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_180 = {1{$random}};
  writebackCount = GEN_180[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_181 = {1{$random}};
  s1_release_data_valid = GEN_181[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_182 = {1{$random}};
  s2_release_data_valid = GEN_182[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_183 = {1{$random}};
  doUncachedResp = GEN_183[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_184 = {1{$random}};
  flushed = GEN_184[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_185 = {1{$random}};
  flushing = GEN_185[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_186 = {1{$random}};
  T_5072 = GEN_186[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_187 = {2{$random}};
  GEN_14 = GEN_187[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_188 = {1{$random}};
  GEN_31 = GEN_188[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_189 = {2{$random}};
  GEN_36 = GEN_189[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_190 = {1{$random}};
  GEN_81 = GEN_190[7:0];
  `endif
  end
`endif
  always @(posedge clk) begin
    if(reset) begin
      T_2143 <= 16'h1;
    end else begin
      if(T_2140) begin
        T_2143 <= T_2152;
      end
    end
    if(reset) begin
      s1_valid <= 1'h0;
    end else begin
      s1_valid <= T_2473;
    end
    if(reset) begin
      s1_probe <= 1'h0;
    end else begin
      s1_probe <= T_2475;
    end
    if(1'h0) begin
    end else begin
      if(T_4912) begin
        probe_bits_addr_block <= T_4920;
      end else begin
        if(T_2475) begin
          probe_bits_addr_block <= io_mem_probe_bits_addr_block;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2475) begin
        probe_bits_p_type <= io_mem_probe_bits_p_type;
      end
    end
    if(1'h0) begin
    end else begin
      if(metaReadArb_io_out_valid) begin
        s1_req_addr <= T_2586;
      end
    end
    if(1'h0) begin
    end else begin
      if(metaReadArb_io_out_valid) begin
        s1_req_tag <= io_cpu_req_bits_tag;
      end
    end
    if(1'h0) begin
    end else begin
      if(metaReadArb_io_out_valid) begin
        s1_req_cmd <= io_cpu_req_bits_cmd;
      end
    end
    if(1'h0) begin
    end else begin
      if(metaReadArb_io_out_valid) begin
        s1_req_typ <= io_cpu_req_bits_typ;
      end
    end
    if(1'h0) begin
    end else begin
      if(metaReadArb_io_out_valid) begin
        s1_req_phys <= io_cpu_req_bits_phys;
      end
    end
    if(1'h0) begin
    end else begin
      if(metaReadArb_io_out_valid) begin
        s1_req_data <= io_cpu_req_bits_data;
      end
    end
    if(1'h0) begin
    end else begin
      s1_flush_valid <= T_5094;
    end
    if(reset) begin
      grant_wait <= 1'h0;
    end else begin
      if(T_4244) begin
        grant_wait <= 1'h0;
      end else begin
        if(T_4207) begin
          grant_wait <= 1'h1;
        end
      end
    end
    if(reset) begin
      release_ack_wait <= 1'h0;
    end else begin
      if(T_4941) begin
        if(releaseDone) begin
          release_ack_wait <= 1'h1;
        end else begin
          if(io_mem_grant_valid) begin
            if(grantIsVoluntary) begin
              release_ack_wait <= 1'h0;
            end
          end
        end
      end else begin
        if(io_mem_grant_valid) begin
          if(grantIsVoluntary) begin
            release_ack_wait <= 1'h0;
          end
        end
      end
    end
    if(reset) begin
      release_state <= 3'h0;
    end else begin
      if(T_4968) begin
        release_state <= 3'h0;
      end else begin
        if(T_4941) begin
          if(releaseDone) begin
            release_state <= 3'h6;
          end else begin
            if(T_4938) begin
              if(releaseDone) begin
                release_state <= 3'h7;
              end else begin
                if(releaseDone) begin
                  release_state <= 3'h0;
                end else begin
                  if(s2_probe) begin
                    if(T_4930) begin
                      release_state <= 3'h5;
                    end else begin
                      if(T_4925) begin
                        release_state <= 3'h4;
                      end else begin
                        if(T_4737) begin
                          release_state <= 3'h3;
                        end else begin
                          if(T_4912) begin
                            release_state <= 3'h2;
                          end
                        end
                      end
                    end
                  end else begin
                    if(T_4912) begin
                      release_state <= 3'h2;
                    end
                  end
                end
              end
            end else begin
              if(releaseDone) begin
                release_state <= 3'h0;
              end else begin
                if(s2_probe) begin
                  if(T_4930) begin
                    release_state <= 3'h5;
                  end else begin
                    if(T_4925) begin
                      release_state <= 3'h4;
                    end else begin
                      if(T_4737) begin
                        release_state <= 3'h3;
                      end else begin
                        if(T_4912) begin
                          release_state <= 3'h2;
                        end
                      end
                    end
                  end
                end else begin
                  if(T_4912) begin
                    release_state <= 3'h2;
                  end
                end
              end
            end
          end
        end else begin
          if(T_4938) begin
            if(releaseDone) begin
              release_state <= 3'h7;
            end else begin
              if(releaseDone) begin
                release_state <= 3'h0;
              end else begin
                if(s2_probe) begin
                  if(T_4930) begin
                    release_state <= 3'h5;
                  end else begin
                    if(T_4925) begin
                      release_state <= 3'h4;
                    end else begin
                      if(T_4737) begin
                        release_state <= 3'h3;
                      end else begin
                        release_state <= GEN_83;
                      end
                    end
                  end
                end else begin
                  release_state <= GEN_83;
                end
              end
            end
          end else begin
            if(releaseDone) begin
              release_state <= 3'h0;
            end else begin
              if(s2_probe) begin
                if(T_4930) begin
                  release_state <= 3'h5;
                end else begin
                  if(T_4925) begin
                    release_state <= 3'h4;
                  end else begin
                    if(T_4737) begin
                      release_state <= 3'h3;
                    end else begin
                      release_state <= GEN_83;
                    end
                  end
                end
              end else begin
                release_state <= GEN_83;
              end
            end
          end
        end
      end
    end
    if(1'h0) begin
    end else begin
      pstore2_valid <= T_3381;
    end
    if(reset) begin
      s2_valid <= 1'h0;
    end else begin
      s2_valid <= s1_valid_masked;
    end
    if(reset) begin
      s2_probe <= 1'h0;
    end else begin
      s2_probe <= s1_probe;
    end
    if(1'h0) begin
    end else begin
      T_2817 <= T_2507;
    end
    if(1'h0) begin
    end else begin
      if(T_2894) begin
        s2_req_addr <= {{8'd0}, s1_paddr};
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2894) begin
        s2_req_tag <= s1_req_tag;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2894) begin
        s2_req_cmd <= s1_req_cmd;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2894) begin
        s2_req_typ <= s1_req_typ;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2894) begin
        s2_req_phys <= s1_req_phys;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2894) begin
        s2_req_data <= s1_req_data;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2894) begin
        s2_uncached <= T_2896;
      end
    end
    if(1'h0) begin
    end else begin
      s2_flush_valid <= s1_flush_valid;
    end
    if(1'h0) begin
    end else begin
      if(io_mem_grant_valid) begin
        if(grantIsUncached) begin
          s2_data <= io_mem_grant_bits_data;
        end else begin
          if(T_2911) begin
            s2_data <= s1_data;
          end
        end
      end else begin
        if(T_2911) begin
          s2_data <= s1_data;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(s1_probe) begin
        s2_probe_way <= s1_hit_way;
      end
    end
    if(1'h0) begin
    end else begin
      if(s1_probe) begin
        s2_probe_state_state <= s1_hit_state_state;
      end
    end
    if(1'h0) begin
    end else begin
      if(s1_valid_not_nacked) begin
        s2_hit_way <= s1_hit_way;
      end
    end
    if(1'h0) begin
    end else begin
      if(s1_valid_not_nacked) begin
        s2_hit_state_state <= s1_hit_state_state;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2894) begin
        T_2997 <= s1_victim_way;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2894) begin
        s2_victim_tag <= GEN_0;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2894) begin
        T_3196_state <= GEN_1;
      end
    end
    if(1'h0) begin
    end else begin
      T_3273 <= T_3272;
    end
    if(reset) begin
      lrscCount <= 5'h0;
    end else begin
      if(T_3299) begin
        lrscCount <= 5'h0;
      end else begin
        if(lrscValid) begin
          lrscCount <= T_3297;
        end else begin
          if(T_3292) begin
            lrscCount <= 5'h1f;
          end
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_3292) begin
        lrscAddr <= T_3287;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_3301) begin
        pstore1_cmd <= s1_req_cmd;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_3301) begin
        pstore1_typ <= s1_req_typ;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_3301) begin
        pstore1_addr <= s1_paddr;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_3301) begin
        pstore1_data <= io_cpu_s1_data;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_3301) begin
        pstore1_way <= s1_hit_way;
      end
    end
    if(1'h0) begin
    end else begin
      T_3362 <= T_3375;
    end
    if(1'h0) begin
    end else begin
      if(advance_pstore1) begin
        pstore2_addr <= pstore1_addr;
      end
    end
    if(1'h0) begin
    end else begin
      if(advance_pstore1) begin
        pstore2_way <= pstore1_way;
      end
    end
    if(1'h0) begin
    end else begin
      if(advance_pstore1) begin
        pstore2_storegen_data <= pstore1_storegen_data;
      end
    end
    if(1'h0) begin
    end else begin
      if(advance_pstore1) begin
        pstore2_storegen_mask <= T_3421;
      end
    end
    if(reset) begin
      refillCount <= 3'h0;
    end else begin
      if(T_4236) begin
        refillCount <= T_4242;
      end
    end
    if(reset) begin
      writebackCount <= 3'h0;
    end else begin
      if(T_4422) begin
        writebackCount <= T_4428;
      end
    end
    if(1'h0) begin
    end else begin
      s1_release_data_valid <= T_4435;
    end
    if(1'h0) begin
    end else begin
      s2_release_data_valid <= T_4438;
    end
    if(1'h0) begin
    end else begin
      doUncachedResp <= io_cpu_replay_next;
    end
    if(reset) begin
      flushed <= 1'h1;
    end else begin
      if(flushing) begin
        if(s2_flush_valid) begin
          if(T_5099) begin
            flushed <= 1'h1;
          end else begin
            if(T_4207) begin
              flushed <= 1'h0;
            end
          end
        end else begin
          if(T_4207) begin
            flushed <= 1'h0;
          end
        end
      end else begin
        if(T_4207) begin
          flushed <= 1'h0;
        end
      end
    end
    if(reset) begin
      flushing <= 1'h0;
    end else begin
      if(flushing) begin
        if(T_5108) begin
          flushing <= 1'h0;
        end else begin
          if(T_5076) begin
            if(T_5078) begin
              flushing <= T_2989;
            end
          end
        end
      end else begin
        if(T_5076) begin
          if(T_5078) begin
            flushing <= T_2989;
          end
        end
      end
    end
    if(reset) begin
      T_5072 <= 8'h0;
    end else begin
      if(flushing) begin
        if(s2_flush_valid) begin
          T_5072 <= T_5102;
        end
      end
    end
    `ifndef SYNTHESIS
    `ifdef PRINTF_COND
      if (`PRINTF_COND) begin
    `endif
        if (T_3279) begin
          $fwrite(32'h80000002,"Assertion failed: DCache exception occurred - cache response not killed.\n    at dcache.scala:167 assert(!(Reg(next=\n");
        end
    `ifdef PRINTF_COND
      end
    `endif
    `endif
    `ifndef SYNTHESIS
    `ifdef STOP_COND
      if (`STOP_COND) begin
    `endif
        if (T_3279) begin
          $fatal;
        end
    `ifdef STOP_COND
      end
    `endif
    `endif
    `ifndef SYNTHESIS
    `ifdef PRINTF_COND
      if (`PRINTF_COND) begin
    `endif
        if (T_3370) begin
          $fwrite(32'h80000002,"Assertion failed\n    at dcache.scala:204 assert(!s2_store_valid || !pstore1_held)\n");
        end
    `ifdef PRINTF_COND
      end
    `endif
    `endif
    `ifndef SYNTHESIS
    `ifdef STOP_COND
      if (`STOP_COND) begin
    `endif
        if (T_3370) begin
          $fatal;
        end
    `ifdef STOP_COND
      end
    `endif
    `endif
    `ifndef SYNTHESIS
    `ifdef PRINTF_COND
      if (`PRINTF_COND) begin
    `endif
        if (s2_uncached & T_4206) begin
          $fwrite(32'h80000002,"Assertion failed: cache hit on uncached access\n    at dcache.scala:271 assert(!s2_valid_masked || !s2_hit_state.isValid(), \"cache hit on uncached access\")\n");
        end
    `ifdef PRINTF_COND
      end
    `endif
    `endif
    `ifndef SYNTHESIS
    `ifdef STOP_COND
      if (`STOP_COND) begin
    `endif
        if (s2_uncached & T_4206) begin
          $fatal;
        end
    `ifdef STOP_COND
      end
    `endif
    `endif
    `ifndef SYNTHESIS
    `ifdef PRINTF_COND
      if (`PRINTF_COND) begin
    `endif
        if (io_mem_grant_valid & T_4233) begin
          $fwrite(32'h80000002,"Assertion failed: unexpected grant\n    at dcache.scala:287 assert(grant_wait || grantIsVoluntary && release_ack_wait, \"unexpected grant\")\n");
        end
    `ifdef PRINTF_COND
      end
    `endif
    `endif
    `ifndef SYNTHESIS
    `ifdef STOP_COND
      if (`STOP_COND) begin
    `endif
        if (io_mem_grant_valid & T_4233) begin
          $fatal;
        end
    `ifdef STOP_COND
      end
    `endif
    `endif
    `ifndef SYNTHESIS
    `ifdef PRINTF_COND
      if (`PRINTF_COND) begin
    `endif
        if (T_4253) begin
          $fwrite(32'h80000002,"Assertion failed\n    at dcache.scala:298 assert(dataArb.io.in(1).ready || !dataArb.io.in(1).valid)\n");
        end
    `ifdef PRINTF_COND
      end
    `endif
    `endif
    `ifndef SYNTHESIS
    `ifdef STOP_COND
      if (`STOP_COND) begin
    `endif
        if (T_4253) begin
          $fatal;
        end
    `ifdef STOP_COND
      end
    `endif
    `endif
    `ifndef SYNTHESIS
    `ifdef PRINTF_COND
      if (`PRINTF_COND) begin
    `endif
        if (T_4265) begin
          $fwrite(32'h80000002,"Assertion failed\n    at dcache.scala:306 assert(!metaWriteArb.io.in(1).valid || metaWriteArb.io.in(1).ready)\n");
        end
    `ifdef PRINTF_COND
      end
    `endif
    `endif
    `ifndef SYNTHESIS
    `ifdef STOP_COND
      if (`STOP_COND) begin
    `endif
        if (T_4265) begin
          $fatal;
        end
    `ifdef STOP_COND
      end
    `endif
    `endif
    `ifndef SYNTHESIS
    `ifdef PRINTF_COND
      if (`PRINTF_COND) begin
    `endif
        if (fq_io_enq_valid & T_4402) begin
          $fwrite(32'h80000002,"Assertion failed\n    at dcache.scala:316 when (fq.io.enq.valid) { assert(fq.io.enq.ready) }\n");
        end
    `ifdef PRINTF_COND
      end
    `endif
    `endif
    `ifndef SYNTHESIS
    `ifdef STOP_COND
      if (`STOP_COND) begin
    `endif
        if (fq_io_enq_valid & T_4402) begin
          $fatal;
        end
    `ifdef STOP_COND
      end
    `endif
    `endif
    `ifndef SYNTHESIS
    `ifdef PRINTF_COND
      if (`PRINTF_COND) begin
    `endif
        if (T_4912 & T_4918) begin
          $fwrite(32'h80000002,"Assertion failed\n    at dcache.scala:342 assert(!s2_hit_state.isValid())\n");
        end
    `ifdef PRINTF_COND
      end
    `endif
    `endif
    `ifndef SYNTHESIS
    `ifdef STOP_COND
      if (`STOP_COND) begin
    `endif
        if (T_4912 & T_4918) begin
          $fatal;
        end
    `ifdef STOP_COND
      end
    `endif
    `endif
    `ifndef SYNTHESIS
    `ifdef PRINTF_COND
      if (`PRINTF_COND) begin
    `endif
        if (doUncachedResp & T_4979) begin
          $fwrite(32'h80000002,"Assertion failed\n    at dcache.scala:399 assert(!s2_valid_hit)\n");
        end
    `ifdef PRINTF_COND
      end
    `endif
    `endif
    `ifndef SYNTHESIS
    `ifdef STOP_COND
      if (`STOP_COND) begin
    `endif
        if (doUncachedResp & T_4979) begin
          $fatal;
        end
    `ifdef STOP_COND
      end
    `endif
    `endif
  end
endmodule
module FPUDecoder(
  input   clk,
  input   reset,
  input  [31:0] io_inst,
  output [4:0] io_sigs_cmd,
  output  io_sigs_ldst,
  output  io_sigs_wen,
  output  io_sigs_ren1,
  output  io_sigs_ren2,
  output  io_sigs_ren3,
  output  io_sigs_swap12,
  output  io_sigs_swap23,
  output  io_sigs_single,
  output  io_sigs_fromint,
  output  io_sigs_toint,
  output  io_sigs_fastpipe,
  output  io_sigs_fma,
  output  io_sigs_div,
  output  io_sigs_sqrt,
  output  io_sigs_round,
  output  io_sigs_wflags
);
  wire [31:0] T_37;
  wire  T_39;
  wire [31:0] T_41;
  wire  T_43;
  wire  T_46;
  wire [31:0] T_48;
  wire  T_50;
  wire [31:0] T_52;
  wire  T_54;
  wire  T_57;
  wire [31:0] T_59;
  wire  T_61;
  wire [31:0] T_63;
  wire  T_65;
  wire  T_68;
  wire [31:0] T_70;
  wire  T_72;
  wire  T_75;
  wire [31:0] T_77;
  wire  T_79;
  wire [1:0] T_82;
  wire [2:0] T_83;
  wire [3:0] T_84;
  wire [4:0] T_85;
  wire [31:0] T_89;
  wire  T_91;
  wire [31:0] T_93;
  wire  T_95;
  wire [31:0] T_97;
  wire  T_99;
  wire  T_102;
  wire  T_103;
  wire [31:0] T_105;
  wire  T_107;
  wire [31:0] T_109;
  wire  T_111;
  wire [31:0] T_113;
  wire  T_115;
  wire  T_118;
  wire  T_119;
  wire [31:0] T_121;
  wire  T_123;
  wire [31:0] T_125;
  wire  T_127;
  wire  T_130;
  wire  T_131;
  wire [31:0] T_135;
  wire  T_137;
  wire  T_140;
  wire [31:0] T_142;
  wire  T_144;
  wire [31:0] T_148;
  wire  T_150;
  wire [31:0] T_152;
  wire  T_154;
  wire  T_157;
  wire [31:0] T_159;
  wire  T_161;
  wire  T_167;
  wire  T_170;
  wire [31:0] T_172;
  wire  T_174;
  wire [31:0] T_176;
  wire  T_178;
  wire  T_181;
  wire [31:0] T_183;
  wire  T_185;
  wire [31:0] T_187;
  wire  T_189;
  wire  T_192;
  wire  T_193;
  wire [31:0] T_195;
  wire  T_197;
  wire  T_203;
  wire [31:0] T_207;
  wire  T_209;
  wire [31:0] T_211;
  wire  T_213;
  wire  T_216;
  wire  T_217;
  wire [31:0] T_219;
  wire  T_221;
  wire [31:0] T_223;
  wire  T_225;
  wire  T_229;
  wire  T_230;
  assign io_sigs_cmd = T_85;
  assign io_sigs_ldst = T_61;
  assign io_sigs_wen = T_103;
  assign io_sigs_ren1 = T_119;
  assign io_sigs_ren2 = T_131;
  assign io_sigs_ren3 = T_115;
  assign io_sigs_swap12 = T_140;
  assign io_sigs_swap23 = T_144;
  assign io_sigs_single = T_157;
  assign io_sigs_fromint = T_161;
  assign io_sigs_toint = T_170;
  assign io_sigs_fastpipe = T_181;
  assign io_sigs_fma = T_193;
  assign io_sigs_div = T_197;
  assign io_sigs_sqrt = T_203;
  assign io_sigs_round = T_217;
  assign io_sigs_wflags = T_230;
  assign T_37 = io_inst & 32'h4;
  assign T_39 = T_37 == 32'h4;
  assign T_41 = io_inst & 32'h8000010;
  assign T_43 = T_41 == 32'h8000010;
  assign T_46 = T_39 | T_43;
  assign T_48 = io_inst & 32'h8;
  assign T_50 = T_48 == 32'h8;
  assign T_52 = io_inst & 32'h10000010;
  assign T_54 = T_52 == 32'h10000010;
  assign T_57 = T_50 | T_54;
  assign T_59 = io_inst & 32'h40;
  assign T_61 = T_59 == 32'h0;
  assign T_63 = io_inst & 32'h20000000;
  assign T_65 = T_63 == 32'h20000000;
  assign T_68 = T_61 | T_65;
  assign T_70 = io_inst & 32'h40000000;
  assign T_72 = T_70 == 32'h40000000;
  assign T_75 = T_61 | T_72;
  assign T_77 = io_inst & 32'h10;
  assign T_79 = T_77 == 32'h0;
  assign T_82 = {T_57,T_46};
  assign T_83 = {T_68,T_82};
  assign T_84 = {T_75,T_83};
  assign T_85 = {T_79,T_84};
  assign T_89 = io_inst & 32'h80000020;
  assign T_91 = T_89 == 32'h0;
  assign T_93 = io_inst & 32'h30;
  assign T_95 = T_93 == 32'h0;
  assign T_97 = io_inst & 32'h10000020;
  assign T_99 = T_97 == 32'h10000000;
  assign T_102 = T_91 | T_95;
  assign T_103 = T_102 | T_99;
  assign T_105 = io_inst & 32'h80000004;
  assign T_107 = T_105 == 32'h0;
  assign T_109 = io_inst & 32'h10000004;
  assign T_111 = T_109 == 32'h0;
  assign T_113 = io_inst & 32'h50;
  assign T_115 = T_113 == 32'h40;
  assign T_118 = T_107 | T_111;
  assign T_119 = T_118 | T_115;
  assign T_121 = io_inst & 32'h40000004;
  assign T_123 = T_121 == 32'h0;
  assign T_125 = io_inst & 32'h20;
  assign T_127 = T_125 == 32'h20;
  assign T_130 = T_123 | T_127;
  assign T_131 = T_130 | T_115;
  assign T_135 = io_inst & 32'h50000010;
  assign T_137 = T_135 == 32'h50000010;
  assign T_140 = T_61 | T_137;
  assign T_142 = io_inst & 32'h30000010;
  assign T_144 = T_142 == 32'h10;
  assign T_148 = io_inst & 32'h1040;
  assign T_150 = T_148 == 32'h0;
  assign T_152 = io_inst & 32'h2000040;
  assign T_154 = T_152 == 32'h40;
  assign T_157 = T_150 | T_154;
  assign T_159 = io_inst & 32'h90000010;
  assign T_161 = T_159 == 32'h90000010;
  assign T_167 = T_159 == 32'h80000010;
  assign T_170 = T_127 | T_167;
  assign T_172 = io_inst & 32'ha0000010;
  assign T_174 = T_172 == 32'h20000010;
  assign T_176 = io_inst & 32'hd0000010;
  assign T_178 = T_176 == 32'h40000010;
  assign T_181 = T_174 | T_178;
  assign T_183 = io_inst & 32'h70000004;
  assign T_185 = T_183 == 32'h0;
  assign T_187 = io_inst & 32'h68000004;
  assign T_189 = T_187 == 32'h0;
  assign T_192 = T_185 | T_189;
  assign T_193 = T_192 | T_115;
  assign T_195 = io_inst & 32'h58000010;
  assign T_197 = T_195 == 32'h18000010;
  assign T_203 = T_176 == 32'h50000010;
  assign T_207 = io_inst & 32'h20000004;
  assign T_209 = T_207 == 32'h0;
  assign T_211 = io_inst & 32'h40002000;
  assign T_213 = T_211 == 32'h40000000;
  assign T_216 = T_209 | T_115;
  assign T_217 = T_216 | T_213;
  assign T_219 = io_inst & 32'h8002000;
  assign T_221 = T_219 == 32'h8000000;
  assign T_223 = io_inst & 32'hc0000004;
  assign T_225 = T_223 == 32'h80000000;
  assign T_229 = T_216 | T_221;
  assign T_230 = T_229 | T_225;
endmodule
module MulAddRecFN_preMul(
  input   clk,
  input   reset,
  input  [1:0] io_op,
  input  [32:0] io_a,
  input  [32:0] io_b,
  input  [32:0] io_c,
  input  [1:0] io_roundingMode,
  output [23:0] io_mulAddA,
  output [23:0] io_mulAddB,
  output [47:0] io_mulAddC,
  output [2:0] io_toPostMul_highExpA,
  output  io_toPostMul_isNaN_isQuietNaNA,
  output [2:0] io_toPostMul_highExpB,
  output  io_toPostMul_isNaN_isQuietNaNB,
  output  io_toPostMul_signProd,
  output  io_toPostMul_isZeroProd,
  output  io_toPostMul_opSignC,
  output [2:0] io_toPostMul_highExpC,
  output  io_toPostMul_isNaN_isQuietNaNC,
  output  io_toPostMul_isCDominant,
  output  io_toPostMul_CAlignDist_0,
  output [6:0] io_toPostMul_CAlignDist,
  output  io_toPostMul_bit0AlignedNegSigC,
  output [25:0] io_toPostMul_highAlignedNegSigC,
  output [10:0] io_toPostMul_sExpSum,
  output [1:0] io_toPostMul_roundingMode
);
  wire  signA;
  wire [8:0] expA;
  wire [22:0] fractA;
  wire [2:0] T_42;
  wire  isZeroA;
  wire  T_45;
  wire [23:0] sigA;
  wire  signB;
  wire [8:0] expB;
  wire [22:0] fractB;
  wire [2:0] T_46;
  wire  isZeroB;
  wire  T_49;
  wire [23:0] sigB;
  wire  T_50;
  wire  T_51;
  wire  opSignC;
  wire [8:0] expC;
  wire [22:0] fractC;
  wire [2:0] T_52;
  wire  isZeroC;
  wire  T_55;
  wire [23:0] sigC;
  wire  T_56;
  wire  T_57;
  wire  signProd;
  wire  isZeroProd;
  wire  T_58;
  wire  T_60;
  wire [2:0] T_64;
  wire [7:0] T_65;
  wire [10:0] T_66;
  wire [10:0] GEN_0;
  wire [11:0] T_67;
  wire [10:0] T_68;
  wire [11:0] T_70;
  wire [10:0] sExpAlignedProd;
  wire  doSubMags;
  wire [10:0] GEN_1;
  wire [11:0] T_71;
  wire [10:0] sNatCAlignDist;
  wire  T_72;
  wire  CAlignDist_floor;
  wire [9:0] T_73;
  wire  T_75;
  wire  CAlignDist_0;
  wire  T_80;
  wire  T_81;
  wire  isCDominant;
  wire  T_85;
  wire [6:0] T_86;
  wire [6:0] T_88;
  wire [6:0] CAlignDist;
  wire [10:0] sExpSum;
  wire  T_89;
  wire [5:0] T_90;
  wire [64:0] T_92;
  wire [9:0] T_93;
  wire [7:0] T_94;
  wire [3:0] T_99;
  wire [7:0] T_100;
  wire [3:0] T_101;
  wire [7:0] GEN_2;
  wire [7:0] T_102;
  wire [7:0] T_104;
  wire [7:0] T_105;
  wire [5:0] T_109;
  wire [7:0] GEN_3;
  wire [7:0] T_110;
  wire [5:0] T_111;
  wire [7:0] GEN_4;
  wire [7:0] T_112;
  wire [7:0] T_114;
  wire [7:0] T_115;
  wire [6:0] T_119;
  wire [7:0] GEN_5;
  wire [7:0] T_120;
  wire [6:0] T_121;
  wire [7:0] GEN_6;
  wire [7:0] T_122;
  wire [7:0] T_124;
  wire [7:0] T_125;
  wire [1:0] T_126;
  wire  T_127;
  wire  T_128;
  wire [1:0] T_129;
  wire [9:0] T_130;
  wire [23:0] T_132;
  wire [13:0] T_135;
  wire [7:0] T_136;
  wire [3:0] T_141;
  wire [7:0] T_142;
  wire [3:0] T_143;
  wire [7:0] GEN_7;
  wire [7:0] T_144;
  wire [7:0] T_146;
  wire [7:0] T_147;
  wire [5:0] T_151;
  wire [7:0] GEN_8;
  wire [7:0] T_152;
  wire [5:0] T_153;
  wire [7:0] GEN_9;
  wire [7:0] T_154;
  wire [7:0] T_156;
  wire [7:0] T_157;
  wire [6:0] T_161;
  wire [7:0] GEN_10;
  wire [7:0] T_162;
  wire [6:0] T_163;
  wire [7:0] GEN_11;
  wire [7:0] T_164;
  wire [7:0] T_166;
  wire [7:0] T_167;
  wire [5:0] T_168;
  wire [3:0] T_169;
  wire [1:0] T_170;
  wire  T_171;
  wire  T_172;
  wire [1:0] T_173;
  wire [1:0] T_174;
  wire  T_175;
  wire  T_176;
  wire [1:0] T_177;
  wire [3:0] T_178;
  wire [1:0] T_179;
  wire  T_180;
  wire  T_181;
  wire [1:0] T_182;
  wire [5:0] T_183;
  wire [13:0] T_184;
  wire [23:0] CExtraMask;
  wire [23:0] T_185;
  wire [23:0] negSigC;
  wire [49:0] T_189;
  wire [24:0] T_190;
  wire [74:0] T_191;
  wire [74:0] T_192;
  wire [74:0] T_193;
  wire [23:0] T_194;
  wire  T_196;
  wire  T_197;
  wire [74:0] T_198;
  wire [75:0] T_199;
  wire [74:0] alignedNegSigC;
  wire [47:0] T_200;
  wire  T_202;
  wire  T_204;
  wire  T_206;
  wire  T_207;
  wire [25:0] T_208;
  assign io_mulAddA = sigA;
  assign io_mulAddB = sigB;
  assign io_mulAddC = T_200;
  assign io_toPostMul_highExpA = T_42;
  assign io_toPostMul_isNaN_isQuietNaNA = T_202;
  assign io_toPostMul_highExpB = T_46;
  assign io_toPostMul_isNaN_isQuietNaNB = T_204;
  assign io_toPostMul_signProd = signProd;
  assign io_toPostMul_isZeroProd = isZeroProd;
  assign io_toPostMul_opSignC = opSignC;
  assign io_toPostMul_highExpC = T_52;
  assign io_toPostMul_isNaN_isQuietNaNC = T_206;
  assign io_toPostMul_isCDominant = isCDominant;
  assign io_toPostMul_CAlignDist_0 = CAlignDist_0;
  assign io_toPostMul_CAlignDist = CAlignDist;
  assign io_toPostMul_bit0AlignedNegSigC = T_207;
  assign io_toPostMul_highAlignedNegSigC = T_208;
  assign io_toPostMul_sExpSum = sExpSum;
  assign io_toPostMul_roundingMode = io_roundingMode;
  assign signA = io_a[32];
  assign expA = io_a[31:23];
  assign fractA = io_a[22:0];
  assign T_42 = expA[8:6];
  assign isZeroA = T_42 == 3'h0;
  assign T_45 = isZeroA == 1'h0;
  assign sigA = {T_45,fractA};
  assign signB = io_b[32];
  assign expB = io_b[31:23];
  assign fractB = io_b[22:0];
  assign T_46 = expB[8:6];
  assign isZeroB = T_46 == 3'h0;
  assign T_49 = isZeroB == 1'h0;
  assign sigB = {T_49,fractB};
  assign T_50 = io_c[32];
  assign T_51 = io_op[0];
  assign opSignC = T_50 ^ T_51;
  assign expC = io_c[31:23];
  assign fractC = io_c[22:0];
  assign T_52 = expC[8:6];
  assign isZeroC = T_52 == 3'h0;
  assign T_55 = isZeroC == 1'h0;
  assign sigC = {T_55,fractC};
  assign T_56 = signA ^ signB;
  assign T_57 = io_op[1];
  assign signProd = T_56 ^ T_57;
  assign isZeroProd = isZeroA | isZeroB;
  assign T_58 = expB[8];
  assign T_60 = T_58 == 1'h0;
  assign T_64 = T_60 ? 3'h7 : 3'h0;
  assign T_65 = expB[7:0];
  assign T_66 = {T_64,T_65};
  assign GEN_0 = {{2'd0}, expA};
  assign T_67 = GEN_0 + T_66;
  assign T_68 = T_67[10:0];
  assign T_70 = T_68 + 11'h1b;
  assign sExpAlignedProd = T_70[10:0];
  assign doSubMags = signProd ^ opSignC;
  assign GEN_1 = {{2'd0}, expC};
  assign T_71 = sExpAlignedProd - GEN_1;
  assign sNatCAlignDist = T_71[10:0];
  assign T_72 = sNatCAlignDist[10];
  assign CAlignDist_floor = isZeroProd | T_72;
  assign T_73 = sNatCAlignDist[9:0];
  assign T_75 = T_73 == 10'h0;
  assign CAlignDist_0 = CAlignDist_floor | T_75;
  assign T_80 = T_73 < 10'h19;
  assign T_81 = CAlignDist_floor | T_80;
  assign isCDominant = T_55 & T_81;
  assign T_85 = T_73 < 10'h4a;
  assign T_86 = sNatCAlignDist[6:0];
  assign T_88 = T_85 ? T_86 : 7'h4a;
  assign CAlignDist = CAlignDist_floor ? 7'h0 : T_88;
  assign sExpSum = CAlignDist_floor ? {{2'd0}, expC} : sExpAlignedProd;
  assign T_89 = CAlignDist[6];
  assign T_90 = CAlignDist[5:0];
  assign T_92 = $signed(65'sh10000000000000000) >>> T_90;
  assign T_93 = T_92[63:54];
  assign T_94 = T_93[7:0];
  assign T_99 = T_94[7:4];
  assign T_100 = {{4'd0}, T_99};
  assign T_101 = T_94[3:0];
  assign GEN_2 = {{4'd0}, T_101};
  assign T_102 = GEN_2 << 4;
  assign T_104 = T_102 & 8'hf0;
  assign T_105 = T_100 | T_104;
  assign T_109 = T_105[7:2];
  assign GEN_3 = {{2'd0}, T_109};
  assign T_110 = GEN_3 & 8'h33;
  assign T_111 = T_105[5:0];
  assign GEN_4 = {{2'd0}, T_111};
  assign T_112 = GEN_4 << 2;
  assign T_114 = T_112 & 8'hcc;
  assign T_115 = T_110 | T_114;
  assign T_119 = T_115[7:1];
  assign GEN_5 = {{1'd0}, T_119};
  assign T_120 = GEN_5 & 8'h55;
  assign T_121 = T_115[6:0];
  assign GEN_6 = {{1'd0}, T_121};
  assign T_122 = GEN_6 << 1;
  assign T_124 = T_122 & 8'haa;
  assign T_125 = T_120 | T_124;
  assign T_126 = T_93[9:8];
  assign T_127 = T_126[0];
  assign T_128 = T_126[1];
  assign T_129 = {T_127,T_128};
  assign T_130 = {T_125,T_129};
  assign T_132 = {T_130,14'h3fff};
  assign T_135 = T_92[13:0];
  assign T_136 = T_135[7:0];
  assign T_141 = T_136[7:4];
  assign T_142 = {{4'd0}, T_141};
  assign T_143 = T_136[3:0];
  assign GEN_7 = {{4'd0}, T_143};
  assign T_144 = GEN_7 << 4;
  assign T_146 = T_144 & 8'hf0;
  assign T_147 = T_142 | T_146;
  assign T_151 = T_147[7:2];
  assign GEN_8 = {{2'd0}, T_151};
  assign T_152 = GEN_8 & 8'h33;
  assign T_153 = T_147[5:0];
  assign GEN_9 = {{2'd0}, T_153};
  assign T_154 = GEN_9 << 2;
  assign T_156 = T_154 & 8'hcc;
  assign T_157 = T_152 | T_156;
  assign T_161 = T_157[7:1];
  assign GEN_10 = {{1'd0}, T_161};
  assign T_162 = GEN_10 & 8'h55;
  assign T_163 = T_157[6:0];
  assign GEN_11 = {{1'd0}, T_163};
  assign T_164 = GEN_11 << 1;
  assign T_166 = T_164 & 8'haa;
  assign T_167 = T_162 | T_166;
  assign T_168 = T_135[13:8];
  assign T_169 = T_168[3:0];
  assign T_170 = T_169[1:0];
  assign T_171 = T_170[0];
  assign T_172 = T_170[1];
  assign T_173 = {T_171,T_172};
  assign T_174 = T_169[3:2];
  assign T_175 = T_174[0];
  assign T_176 = T_174[1];
  assign T_177 = {T_175,T_176};
  assign T_178 = {T_173,T_177};
  assign T_179 = T_168[5:4];
  assign T_180 = T_179[0];
  assign T_181 = T_179[1];
  assign T_182 = {T_180,T_181};
  assign T_183 = {T_178,T_182};
  assign T_184 = {T_167,T_183};
  assign CExtraMask = T_89 ? T_132 : {{10'd0}, T_184};
  assign T_185 = ~ sigC;
  assign negSigC = doSubMags ? T_185 : sigC;
  assign T_189 = doSubMags ? 50'h3ffffffffffff : 50'h0;
  assign T_190 = {doSubMags,negSigC};
  assign T_191 = {T_190,T_189};
  assign T_192 = $signed(T_191);
  assign T_193 = $signed(T_192) >>> CAlignDist;
  assign T_194 = sigC & CExtraMask;
  assign T_196 = T_194 != 24'h0;
  assign T_197 = T_196 ^ doSubMags;
  assign T_198 = $unsigned(T_193);
  assign T_199 = {T_198,T_197};
  assign alignedNegSigC = T_199[74:0];
  assign T_200 = alignedNegSigC[48:1];
  assign T_202 = fractA[22];
  assign T_204 = fractB[22];
  assign T_206 = fractC[22];
  assign T_207 = alignedNegSigC[0];
  assign T_208 = alignedNegSigC[74:49];
endmodule
module MulAddRecFN_postMul(
  input   clk,
  input   reset,
  input  [2:0] io_fromPreMul_highExpA,
  input   io_fromPreMul_isNaN_isQuietNaNA,
  input  [2:0] io_fromPreMul_highExpB,
  input   io_fromPreMul_isNaN_isQuietNaNB,
  input   io_fromPreMul_signProd,
  input   io_fromPreMul_isZeroProd,
  input   io_fromPreMul_opSignC,
  input  [2:0] io_fromPreMul_highExpC,
  input   io_fromPreMul_isNaN_isQuietNaNC,
  input   io_fromPreMul_isCDominant,
  input   io_fromPreMul_CAlignDist_0,
  input  [6:0] io_fromPreMul_CAlignDist,
  input   io_fromPreMul_bit0AlignedNegSigC,
  input  [25:0] io_fromPreMul_highAlignedNegSigC,
  input  [10:0] io_fromPreMul_sExpSum,
  input  [1:0] io_fromPreMul_roundingMode,
  input  [48:0] io_mulAddResult,
  output [32:0] io_out,
  output [4:0] io_exceptionFlags
);
  wire  isZeroA;
  wire [1:0] T_38;
  wire  isSpecialA;
  wire  T_40;
  wire  T_42;
  wire  isInfA;
  wire  isNaNA;
  wire  T_45;
  wire  isSigNaNA;
  wire  isZeroB;
  wire [1:0] T_47;
  wire  isSpecialB;
  wire  T_49;
  wire  T_51;
  wire  isInfB;
  wire  isNaNB;
  wire  T_54;
  wire  isSigNaNB;
  wire  isZeroC;
  wire [1:0] T_56;
  wire  isSpecialC;
  wire  T_58;
  wire  T_60;
  wire  isInfC;
  wire  isNaNC;
  wire  T_63;
  wire  isSigNaNC;
  wire  roundingMode_nearest_even;
  wire  roundingMode_min;
  wire  roundingMode_max;
  wire  doSubMags;
  wire  T_70;
  wire [26:0] T_72;
  wire [25:0] T_73;
  wire [25:0] T_74;
  wire [47:0] T_75;
  wire [73:0] T_76;
  wire [74:0] sigSum;
  wire [49:0] T_78;
  wire [50:0] GEN_0;
  wire [50:0] T_81;
  wire [50:0] T_82;
  wire [49:0] T_84;
  wire [17:0] T_85;
  wire [31:0] T_86;
  wire  T_88;
  wire [1:0] T_89;
  wire [15:0] T_90;
  wire  T_92;
  wire  T_93;
  wire [7:0] T_94;
  wire [7:0] T_95;
  wire  T_97;
  wire [3:0] T_98;
  wire [3:0] T_99;
  wire  T_101;
  wire  T_102;
  wire  T_104;
  wire  T_106;
  wire [1:0] T_108;
  wire [1:0] T_109;
  wire  T_110;
  wire  T_112;
  wire  T_114;
  wire [1:0] T_116;
  wire [1:0] T_117;
  wire [1:0] T_118;
  wire [2:0] T_119;
  wire [3:0] T_120;
  wire [3:0] T_121;
  wire  T_123;
  wire  T_124;
  wire  T_126;
  wire  T_128;
  wire [1:0] T_130;
  wire [1:0] T_131;
  wire  T_132;
  wire  T_134;
  wire  T_136;
  wire [1:0] T_138;
  wire [1:0] T_139;
  wire [1:0] T_140;
  wire [2:0] T_141;
  wire [2:0] T_142;
  wire [3:0] T_143;
  wire [3:0] T_145;
  wire [4:0] T_146;
  wire [15:0] T_147;
  wire [15:0] T_148;
  wire  T_150;
  wire [7:0] T_151;
  wire [7:0] T_152;
  wire  T_154;
  wire [3:0] T_155;
  wire [3:0] T_156;
  wire  T_158;
  wire  T_159;
  wire  T_161;
  wire  T_163;
  wire [1:0] T_165;
  wire [1:0] T_166;
  wire  T_167;
  wire  T_169;
  wire  T_171;
  wire [1:0] T_173;
  wire [1:0] T_174;
  wire [1:0] T_175;
  wire [2:0] T_176;
  wire [3:0] T_177;
  wire [3:0] T_178;
  wire  T_180;
  wire  T_181;
  wire  T_183;
  wire  T_185;
  wire [1:0] T_187;
  wire [1:0] T_188;
  wire  T_189;
  wire  T_191;
  wire  T_193;
  wire [1:0] T_195;
  wire [1:0] T_196;
  wire [1:0] T_197;
  wire [2:0] T_198;
  wire [2:0] T_199;
  wire [3:0] T_200;
  wire [7:0] T_201;
  wire [7:0] T_202;
  wire  T_204;
  wire [3:0] T_205;
  wire [3:0] T_206;
  wire  T_208;
  wire  T_209;
  wire  T_211;
  wire  T_213;
  wire [1:0] T_215;
  wire [1:0] T_216;
  wire  T_217;
  wire  T_219;
  wire  T_221;
  wire [1:0] T_223;
  wire [1:0] T_224;
  wire [1:0] T_225;
  wire [2:0] T_226;
  wire [3:0] T_227;
  wire [3:0] T_228;
  wire  T_230;
  wire  T_231;
  wire  T_233;
  wire  T_235;
  wire [1:0] T_237;
  wire [1:0] T_238;
  wire  T_239;
  wire  T_241;
  wire  T_243;
  wire [1:0] T_245;
  wire [1:0] T_246;
  wire [1:0] T_247;
  wire [2:0] T_248;
  wire [2:0] T_249;
  wire [3:0] T_250;
  wire [3:0] T_251;
  wire [4:0] T_252;
  wire [4:0] T_253;
  wire [5:0] T_254;
  wire [6:0] GEN_2;
  wire [7:0] T_255;
  wire [6:0] estNormPos_dist;
  wire [15:0] T_256;
  wire  T_258;
  wire [17:0] T_259;
  wire  T_261;
  wire [1:0] firstReduceSigSum;
  wire [74:0] complSigSum;
  wire [15:0] T_262;
  wire  T_264;
  wire [17:0] T_265;
  wire  T_267;
  wire [1:0] firstReduceComplSigSum;
  wire  T_268;
  wire [7:0] T_270;
  wire [6:0] T_271;
  wire [4:0] T_272;
  wire [6:0] CDom_estNormDist;
  wire  T_274;
  wire  T_275;
  wire  T_277;
  wire  T_278;
  wire [40:0] T_279;
  wire  T_281;
  wire [41:0] T_282;
  wire [41:0] T_284;
  wire  T_288;
  wire [40:0] T_289;
  wire  T_290;
  wire [41:0] T_291;
  wire [41:0] T_293;
  wire [41:0] T_294;
  wire  T_298;
  wire [40:0] T_299;
  wire  T_301;
  wire [41:0] T_302;
  wire [41:0] T_304;
  wire [41:0] T_305;
  wire  T_307;
  wire [40:0] T_308;
  wire  T_309;
  wire [41:0] T_310;
  wire [41:0] T_312;
  wire [41:0] CDom_firstNormAbsSigSum;
  wire [32:0] T_313;
  wire  T_316;
  wire  T_318;
  wire [33:0] T_319;
  wire [41:0] T_320;
  wire  T_321;
  wire  T_322;
  wire [25:0] T_323;
  wire [15:0] T_327;
  wire [41:0] T_328;
  wire [41:0] T_329;
  wire [9:0] T_331;
  wire [31:0] T_335;
  wire [41:0] T_336;
  wire [41:0] T_337;
  wire [41:0] notCDom_pos_firstNormAbsSigSum;
  wire [31:0] T_338;
  wire [32:0] T_340;
  wire [41:0] T_341;
  wire [26:0] T_344;
  wire [42:0] GEN_3;
  wire [42:0] T_345;
  wire [42:0] T_346;
  wire [10:0] T_348;
  wire [42:0] GEN_4;
  wire [42:0] T_349;
  wire [42:0] T_350;
  wire [42:0] notCDom_neg_cFirstNormAbsSigSum;
  wire  notCDom_signSigSum;
  wire  T_352;
  wire  T_353;
  wire  doNegSignSum;
  wire [6:0] estNormDist;
  wire [42:0] T_355;
  wire [41:0] T_356;
  wire [42:0] cFirstNormAbsSigSum;
  wire  T_358;
  wire  T_360;
  wire  T_361;
  wire  doIncrSig;
  wire [3:0] estNormDist_5;
  wire [3:0] normTo2ShiftDist;
  wire [16:0] T_363;
  wire [14:0] T_364;
  wire [7:0] T_365;
  wire [3:0] T_370;
  wire [7:0] T_371;
  wire [3:0] T_372;
  wire [7:0] GEN_5;
  wire [7:0] T_373;
  wire [7:0] T_375;
  wire [7:0] T_376;
  wire [5:0] T_380;
  wire [7:0] GEN_6;
  wire [7:0] T_381;
  wire [5:0] T_382;
  wire [7:0] GEN_7;
  wire [7:0] T_383;
  wire [7:0] T_385;
  wire [7:0] T_386;
  wire [6:0] T_390;
  wire [7:0] GEN_8;
  wire [7:0] T_391;
  wire [6:0] T_392;
  wire [7:0] GEN_9;
  wire [7:0] T_393;
  wire [7:0] T_395;
  wire [7:0] T_396;
  wire [6:0] T_397;
  wire [3:0] T_398;
  wire [1:0] T_399;
  wire  T_400;
  wire  T_401;
  wire [1:0] T_402;
  wire [1:0] T_403;
  wire  T_404;
  wire  T_405;
  wire [1:0] T_406;
  wire [3:0] T_407;
  wire [2:0] T_408;
  wire [1:0] T_409;
  wire  T_410;
  wire  T_411;
  wire [1:0] T_412;
  wire  T_413;
  wire [2:0] T_414;
  wire [6:0] T_415;
  wire [14:0] T_416;
  wire [15:0] absSigSumExtraMask;
  wire [41:0] T_418;
  wire [41:0] T_419;
  wire [15:0] T_420;
  wire [15:0] T_421;
  wire [15:0] T_422;
  wire  T_424;
  wire [15:0] T_426;
  wire  T_428;
  wire  T_429;
  wire [42:0] T_430;
  wire [27:0] sigX3;
  wire [1:0] T_431;
  wire  sigX3Shift1;
  wire [10:0] GEN_10;
  wire [11:0] T_433;
  wire [10:0] sExpX3;
  wire [2:0] T_434;
  wire  isZeroY;
  wire  T_436;
  wire  signY;
  wire [9:0] sExpX3_13;
  wire  T_437;
  wire [26:0] T_441;
  wire [9:0] T_442;
  wire  T_443;
  wire [8:0] T_444;
  wire  T_445;
  wire [7:0] T_446;
  wire  T_447;
  wire [6:0] T_448;
  wire  T_449;
  wire [5:0] T_450;
  wire [64:0] T_453;
  wire [20:0] T_454;
  wire [15:0] T_455;
  wire [7:0] T_460;
  wire [15:0] T_461;
  wire [7:0] T_462;
  wire [15:0] GEN_11;
  wire [15:0] T_463;
  wire [15:0] T_465;
  wire [15:0] T_466;
  wire [11:0] T_470;
  wire [15:0] GEN_12;
  wire [15:0] T_471;
  wire [11:0] T_472;
  wire [15:0] GEN_13;
  wire [15:0] T_473;
  wire [15:0] T_475;
  wire [15:0] T_476;
  wire [13:0] T_480;
  wire [15:0] GEN_14;
  wire [15:0] T_481;
  wire [13:0] T_482;
  wire [15:0] GEN_15;
  wire [15:0] T_483;
  wire [15:0] T_485;
  wire [15:0] T_486;
  wire [14:0] T_490;
  wire [15:0] GEN_16;
  wire [15:0] T_491;
  wire [14:0] T_492;
  wire [15:0] GEN_17;
  wire [15:0] T_493;
  wire [15:0] T_495;
  wire [15:0] T_496;
  wire [4:0] T_497;
  wire [3:0] T_498;
  wire [1:0] T_499;
  wire  T_500;
  wire  T_501;
  wire [1:0] T_502;
  wire [1:0] T_503;
  wire  T_504;
  wire  T_505;
  wire [1:0] T_506;
  wire [3:0] T_507;
  wire  T_508;
  wire [4:0] T_509;
  wire [20:0] T_510;
  wire [20:0] T_511;
  wire [20:0] T_512;
  wire [20:0] T_513;
  wire [24:0] T_515;
  wire [3:0] T_520;
  wire [1:0] T_521;
  wire  T_522;
  wire  T_523;
  wire [1:0] T_524;
  wire [1:0] T_525;
  wire  T_526;
  wire  T_527;
  wire [1:0] T_528;
  wire [3:0] T_529;
  wire [3:0] T_531;
  wire [24:0] T_532;
  wire [24:0] T_534;
  wire [24:0] T_536;
  wire  T_537;
  wire [24:0] GEN_18;
  wire [24:0] T_538;
  wire [26:0] T_540;
  wire [26:0] roundMask;
  wire [25:0] T_541;
  wire [25:0] T_542;
  wire [26:0] GEN_19;
  wire [26:0] roundPosMask;
  wire [27:0] GEN_20;
  wire [27:0] T_543;
  wire  roundPosBit;
  wire [27:0] GEN_21;
  wire [27:0] T_546;
  wire  anyRoundExtra;
  wire [27:0] T_548;
  wire [27:0] T_550;
  wire  allRoundExtra;
  wire  anyRound;
  wire  allRound;
  wire  roundDirectUp;
  wire  T_553;
  wire  T_554;
  wire  T_555;
  wire  T_556;
  wire  T_559;
  wire  T_560;
  wire  T_561;
  wire  T_562;
  wire  T_563;
  wire  T_564;
  wire  T_565;
  wire  T_566;
  wire  T_567;
  wire  roundUp;
  wire  T_571;
  wire  T_572;
  wire  T_573;
  wire  T_574;
  wire  T_576;
  wire  T_577;
  wire  roundEven;
  wire  T_579;
  wire  roundInexact;
  wire [27:0] GEN_23;
  wire [27:0] T_580;
  wire [25:0] T_581;
  wire [26:0] T_583;
  wire [25:0] T_584;
  wire  T_586;
  wire  T_588;
  wire  T_589;
  wire [26:0] T_590;
  wire [27:0] GEN_24;
  wire [27:0] T_591;
  wire [25:0] T_592;
  wire [25:0] T_594;
  wire [25:0] T_596;
  wire [25:0] T_597;
  wire [25:0] T_600;
  wire [25:0] T_602;
  wire [25:0] sigY3;
  wire  T_603;
  wire [11:0] T_605;
  wire [10:0] T_606;
  wire [10:0] T_608;
  wire  T_609;
  wire [10:0] T_611;
  wire [10:0] T_612;
  wire [1:0] T_613;
  wire  T_615;
  wire [11:0] T_617;
  wire [10:0] T_618;
  wire [10:0] T_620;
  wire [10:0] sExpY;
  wire [8:0] expY;
  wire [22:0] T_621;
  wire [22:0] T_622;
  wire [22:0] fractY;
  wire [2:0] T_623;
  wire  overflowY;
  wire  T_626;
  wire  T_627;
  wire  T_630;
  wire  T_631;
  wire  totalUnderflowY;
  wire [7:0] T_635;
  wire [9:0] GEN_25;
  wire  T_636;
  wire  T_637;
  wire  underflowY;
  wire  T_638;
  wire  T_640;
  wire  T_641;
  wire  roundMagUp;
  wire  overflowY_roundMagUp;
  wire  mulSpecial;
  wire  addSpecial;
  wire  notSpecial_addZeros;
  wire  T_643;
  wire  T_645;
  wire  commonCase;
  wire  T_646;
  wire  T_647;
  wire  T_648;
  wire  T_650;
  wire  T_652;
  wire  T_653;
  wire  T_654;
  wire  T_655;
  wire  T_656;
  wire  T_657;
  wire  notSigNaN_invalid;
  wire  T_658;
  wire  T_659;
  wire  invalid;
  wire  overflow;
  wire  underflow;
  wire  T_660;
  wire  inexact;
  wire  T_661;
  wire  notSpecial_isZeroOut;
  wire  T_662;
  wire  pegMinFiniteMagOut;
  wire  T_664;
  wire  pegMaxFiniteMagOut;
  wire  T_666;
  wire  T_667;
  wire  notNaN_isInfOut;
  wire  T_668;
  wire  T_669;
  wire  isNaNOut;
  wire  T_672;
  wire  T_674;
  wire  T_675;
  wire  T_676;
  wire  T_677;
  wire  T_679;
  wire  T_680;
  wire  T_681;
  wire  T_682;
  wire  T_685;
  wire  T_686;
  wire  T_687;
  wire  uncommonCaseSignOut;
  wire  T_689;
  wire  T_690;
  wire  T_691;
  wire  signOut;
  wire [8:0] T_694;
  wire [8:0] T_695;
  wire [8:0] T_696;
  wire [8:0] T_700;
  wire [8:0] T_701;
  wire [8:0] T_702;
  wire [8:0] T_705;
  wire [8:0] T_706;
  wire [8:0] T_707;
  wire [8:0] T_710;
  wire [8:0] T_711;
  wire [8:0] T_712;
  wire [8:0] T_715;
  wire [8:0] T_716;
  wire [8:0] T_719;
  wire [8:0] T_720;
  wire [8:0] T_723;
  wire [8:0] T_724;
  wire [8:0] T_727;
  wire [8:0] expOut;
  wire  T_728;
  wire  T_729;
  wire [22:0] T_733;
  wire [22:0] T_734;
  wire [22:0] T_738;
  wire [22:0] fractOut;
  wire [9:0] T_739;
  wire [32:0] T_740;
  wire [1:0] T_742;
  wire [1:0] T_743;
  wire [2:0] T_744;
  wire [4:0] T_745;
  assign io_out = T_740;
  assign io_exceptionFlags = T_745;
  assign isZeroA = io_fromPreMul_highExpA == 3'h0;
  assign T_38 = io_fromPreMul_highExpA[2:1];
  assign isSpecialA = T_38 == 2'h3;
  assign T_40 = io_fromPreMul_highExpA[0];
  assign T_42 = T_40 == 1'h0;
  assign isInfA = isSpecialA & T_42;
  assign isNaNA = isSpecialA & T_40;
  assign T_45 = io_fromPreMul_isNaN_isQuietNaNA == 1'h0;
  assign isSigNaNA = isNaNA & T_45;
  assign isZeroB = io_fromPreMul_highExpB == 3'h0;
  assign T_47 = io_fromPreMul_highExpB[2:1];
  assign isSpecialB = T_47 == 2'h3;
  assign T_49 = io_fromPreMul_highExpB[0];
  assign T_51 = T_49 == 1'h0;
  assign isInfB = isSpecialB & T_51;
  assign isNaNB = isSpecialB & T_49;
  assign T_54 = io_fromPreMul_isNaN_isQuietNaNB == 1'h0;
  assign isSigNaNB = isNaNB & T_54;
  assign isZeroC = io_fromPreMul_highExpC == 3'h0;
  assign T_56 = io_fromPreMul_highExpC[2:1];
  assign isSpecialC = T_56 == 2'h3;
  assign T_58 = io_fromPreMul_highExpC[0];
  assign T_60 = T_58 == 1'h0;
  assign isInfC = isSpecialC & T_60;
  assign isNaNC = isSpecialC & T_58;
  assign T_63 = io_fromPreMul_isNaN_isQuietNaNC == 1'h0;
  assign isSigNaNC = isNaNC & T_63;
  assign roundingMode_nearest_even = io_fromPreMul_roundingMode == 2'h0;
  assign roundingMode_min = io_fromPreMul_roundingMode == 2'h2;
  assign roundingMode_max = io_fromPreMul_roundingMode == 2'h3;
  assign doSubMags = io_fromPreMul_signProd ^ io_fromPreMul_opSignC;
  assign T_70 = io_mulAddResult[48];
  assign T_72 = io_fromPreMul_highAlignedNegSigC + 26'h1;
  assign T_73 = T_72[25:0];
  assign T_74 = T_70 ? T_73 : io_fromPreMul_highAlignedNegSigC;
  assign T_75 = io_mulAddResult[47:0];
  assign T_76 = {T_74,T_75};
  assign sigSum = {T_76,io_fromPreMul_bit0AlignedNegSigC};
  assign T_78 = sigSum[50:1];
  assign GEN_0 = {{1'd0}, T_78};
  assign T_81 = GEN_0 << 1;
  assign T_82 = GEN_0 ^ T_81;
  assign T_84 = T_82[49:0];
  assign T_85 = T_84[49:32];
  assign T_86 = T_84[31:0];
  assign T_88 = T_85 != 18'h0;
  assign T_89 = T_85[17:16];
  assign T_90 = T_85[15:0];
  assign T_92 = T_89 != 2'h0;
  assign T_93 = T_89[1];
  assign T_94 = T_90[15:8];
  assign T_95 = T_90[7:0];
  assign T_97 = T_94 != 8'h0;
  assign T_98 = T_94[7:4];
  assign T_99 = T_94[3:0];
  assign T_101 = T_98 != 4'h0;
  assign T_102 = T_98[3];
  assign T_104 = T_98[2];
  assign T_106 = T_98[1];
  assign T_108 = T_104 ? 2'h2 : {{1'd0}, T_106};
  assign T_109 = T_102 ? 2'h3 : T_108;
  assign T_110 = T_99[3];
  assign T_112 = T_99[2];
  assign T_114 = T_99[1];
  assign T_116 = T_112 ? 2'h2 : {{1'd0}, T_114};
  assign T_117 = T_110 ? 2'h3 : T_116;
  assign T_118 = T_101 ? T_109 : T_117;
  assign T_119 = {T_101,T_118};
  assign T_120 = T_95[7:4];
  assign T_121 = T_95[3:0];
  assign T_123 = T_120 != 4'h0;
  assign T_124 = T_120[3];
  assign T_126 = T_120[2];
  assign T_128 = T_120[1];
  assign T_130 = T_126 ? 2'h2 : {{1'd0}, T_128};
  assign T_131 = T_124 ? 2'h3 : T_130;
  assign T_132 = T_121[3];
  assign T_134 = T_121[2];
  assign T_136 = T_121[1];
  assign T_138 = T_134 ? 2'h2 : {{1'd0}, T_136};
  assign T_139 = T_132 ? 2'h3 : T_138;
  assign T_140 = T_123 ? T_131 : T_139;
  assign T_141 = {T_123,T_140};
  assign T_142 = T_97 ? T_119 : T_141;
  assign T_143 = {T_97,T_142};
  assign T_145 = T_92 ? {{3'd0}, T_93} : T_143;
  assign T_146 = {T_92,T_145};
  assign T_147 = T_86[31:16];
  assign T_148 = T_86[15:0];
  assign T_150 = T_147 != 16'h0;
  assign T_151 = T_147[15:8];
  assign T_152 = T_147[7:0];
  assign T_154 = T_151 != 8'h0;
  assign T_155 = T_151[7:4];
  assign T_156 = T_151[3:0];
  assign T_158 = T_155 != 4'h0;
  assign T_159 = T_155[3];
  assign T_161 = T_155[2];
  assign T_163 = T_155[1];
  assign T_165 = T_161 ? 2'h2 : {{1'd0}, T_163};
  assign T_166 = T_159 ? 2'h3 : T_165;
  assign T_167 = T_156[3];
  assign T_169 = T_156[2];
  assign T_171 = T_156[1];
  assign T_173 = T_169 ? 2'h2 : {{1'd0}, T_171};
  assign T_174 = T_167 ? 2'h3 : T_173;
  assign T_175 = T_158 ? T_166 : T_174;
  assign T_176 = {T_158,T_175};
  assign T_177 = T_152[7:4];
  assign T_178 = T_152[3:0];
  assign T_180 = T_177 != 4'h0;
  assign T_181 = T_177[3];
  assign T_183 = T_177[2];
  assign T_185 = T_177[1];
  assign T_187 = T_183 ? 2'h2 : {{1'd0}, T_185};
  assign T_188 = T_181 ? 2'h3 : T_187;
  assign T_189 = T_178[3];
  assign T_191 = T_178[2];
  assign T_193 = T_178[1];
  assign T_195 = T_191 ? 2'h2 : {{1'd0}, T_193};
  assign T_196 = T_189 ? 2'h3 : T_195;
  assign T_197 = T_180 ? T_188 : T_196;
  assign T_198 = {T_180,T_197};
  assign T_199 = T_154 ? T_176 : T_198;
  assign T_200 = {T_154,T_199};
  assign T_201 = T_148[15:8];
  assign T_202 = T_148[7:0];
  assign T_204 = T_201 != 8'h0;
  assign T_205 = T_201[7:4];
  assign T_206 = T_201[3:0];
  assign T_208 = T_205 != 4'h0;
  assign T_209 = T_205[3];
  assign T_211 = T_205[2];
  assign T_213 = T_205[1];
  assign T_215 = T_211 ? 2'h2 : {{1'd0}, T_213};
  assign T_216 = T_209 ? 2'h3 : T_215;
  assign T_217 = T_206[3];
  assign T_219 = T_206[2];
  assign T_221 = T_206[1];
  assign T_223 = T_219 ? 2'h2 : {{1'd0}, T_221};
  assign T_224 = T_217 ? 2'h3 : T_223;
  assign T_225 = T_208 ? T_216 : T_224;
  assign T_226 = {T_208,T_225};
  assign T_227 = T_202[7:4];
  assign T_228 = T_202[3:0];
  assign T_230 = T_227 != 4'h0;
  assign T_231 = T_227[3];
  assign T_233 = T_227[2];
  assign T_235 = T_227[1];
  assign T_237 = T_233 ? 2'h2 : {{1'd0}, T_235};
  assign T_238 = T_231 ? 2'h3 : T_237;
  assign T_239 = T_228[3];
  assign T_241 = T_228[2];
  assign T_243 = T_228[1];
  assign T_245 = T_241 ? 2'h2 : {{1'd0}, T_243};
  assign T_246 = T_239 ? 2'h3 : T_245;
  assign T_247 = T_230 ? T_238 : T_246;
  assign T_248 = {T_230,T_247};
  assign T_249 = T_204 ? T_226 : T_248;
  assign T_250 = {T_204,T_249};
  assign T_251 = T_150 ? T_200 : T_250;
  assign T_252 = {T_150,T_251};
  assign T_253 = T_88 ? T_146 : T_252;
  assign T_254 = {T_88,T_253};
  assign GEN_2 = {{1'd0}, T_254};
  assign T_255 = 7'h49 - GEN_2;
  assign estNormPos_dist = T_255[6:0];
  assign T_256 = sigSum[33:18];
  assign T_258 = T_256 != 16'h0;
  assign T_259 = sigSum[17:0];
  assign T_261 = T_259 != 18'h0;
  assign firstReduceSigSum = {T_258,T_261};
  assign complSigSum = ~ sigSum;
  assign T_262 = complSigSum[33:18];
  assign T_264 = T_262 != 16'h0;
  assign T_265 = complSigSum[17:0];
  assign T_267 = T_265 != 18'h0;
  assign firstReduceComplSigSum = {T_264,T_267};
  assign T_268 = io_fromPreMul_CAlignDist_0 | doSubMags;
  assign T_270 = io_fromPreMul_CAlignDist - 7'h1;
  assign T_271 = T_270[6:0];
  assign T_272 = T_271[4:0];
  assign CDom_estNormDist = T_268 ? io_fromPreMul_CAlignDist : {{2'd0}, T_272};
  assign T_274 = doSubMags == 1'h0;
  assign T_275 = CDom_estNormDist[4];
  assign T_277 = T_275 == 1'h0;
  assign T_278 = T_274 & T_277;
  assign T_279 = sigSum[74:34];
  assign T_281 = firstReduceSigSum != 2'h0;
  assign T_282 = {T_279,T_281};
  assign T_284 = T_278 ? T_282 : 42'h0;
  assign T_288 = T_274 & T_275;
  assign T_289 = sigSum[58:18];
  assign T_290 = firstReduceSigSum[0];
  assign T_291 = {T_289,T_290};
  assign T_293 = T_288 ? T_291 : 42'h0;
  assign T_294 = T_284 | T_293;
  assign T_298 = doSubMags & T_277;
  assign T_299 = complSigSum[74:34];
  assign T_301 = firstReduceComplSigSum != 2'h0;
  assign T_302 = {T_299,T_301};
  assign T_304 = T_298 ? T_302 : 42'h0;
  assign T_305 = T_294 | T_304;
  assign T_307 = doSubMags & T_275;
  assign T_308 = complSigSum[58:18];
  assign T_309 = firstReduceComplSigSum[0];
  assign T_310 = {T_308,T_309};
  assign T_312 = T_307 ? T_310 : 42'h0;
  assign CDom_firstNormAbsSigSum = T_305 | T_312;
  assign T_313 = sigSum[50:18];
  assign T_316 = T_309 == 1'h0;
  assign T_318 = doSubMags ? T_316 : T_290;
  assign T_319 = {T_313,T_318};
  assign T_320 = sigSum[42:1];
  assign T_321 = estNormPos_dist[5];
  assign T_322 = estNormPos_dist[4];
  assign T_323 = sigSum[26:1];
  assign T_327 = doSubMags ? 16'hffff : 16'h0;
  assign T_328 = {T_323,T_327};
  assign T_329 = T_322 ? T_328 : T_320;
  assign T_331 = sigSum[10:1];
  assign T_335 = doSubMags ? 32'hffffffff : 32'h0;
  assign T_336 = {T_331,T_335};
  assign T_337 = T_322 ? {{8'd0}, T_319} : T_336;
  assign notCDom_pos_firstNormAbsSigSum = T_321 ? T_329 : T_337;
  assign T_338 = complSigSum[49:18];
  assign T_340 = {T_338,T_309};
  assign T_341 = complSigSum[42:1];
  assign T_344 = complSigSum[27:1];
  assign GEN_3 = {{16'd0}, T_344};
  assign T_345 = GEN_3 << 16;
  assign T_346 = T_322 ? T_345 : {{1'd0}, T_341};
  assign T_348 = complSigSum[11:1];
  assign GEN_4 = {{32'd0}, T_348};
  assign T_349 = GEN_4 << 32;
  assign T_350 = T_322 ? {{10'd0}, T_340} : T_349;
  assign notCDom_neg_cFirstNormAbsSigSum = T_321 ? T_346 : T_350;
  assign notCDom_signSigSum = sigSum[51];
  assign T_352 = isZeroC == 1'h0;
  assign T_353 = doSubMags & T_352;
  assign doNegSignSum = io_fromPreMul_isCDominant ? T_353 : notCDom_signSigSum;
  assign estNormDist = io_fromPreMul_isCDominant ? CDom_estNormDist : estNormPos_dist;
  assign T_355 = io_fromPreMul_isCDominant ? {{1'd0}, CDom_firstNormAbsSigSum} : notCDom_neg_cFirstNormAbsSigSum;
  assign T_356 = io_fromPreMul_isCDominant ? CDom_firstNormAbsSigSum : notCDom_pos_firstNormAbsSigSum;
  assign cFirstNormAbsSigSum = notCDom_signSigSum ? T_355 : {{1'd0}, T_356};
  assign T_358 = io_fromPreMul_isCDominant == 1'h0;
  assign T_360 = notCDom_signSigSum == 1'h0;
  assign T_361 = T_358 & T_360;
  assign doIncrSig = T_361 & doSubMags;
  assign estNormDist_5 = estNormDist[3:0];
  assign normTo2ShiftDist = ~ estNormDist_5;
  assign T_363 = $signed(17'sh10000) >>> normTo2ShiftDist;
  assign T_364 = T_363[15:1];
  assign T_365 = T_364[7:0];
  assign T_370 = T_365[7:4];
  assign T_371 = {{4'd0}, T_370};
  assign T_372 = T_365[3:0];
  assign GEN_5 = {{4'd0}, T_372};
  assign T_373 = GEN_5 << 4;
  assign T_375 = T_373 & 8'hf0;
  assign T_376 = T_371 | T_375;
  assign T_380 = T_376[7:2];
  assign GEN_6 = {{2'd0}, T_380};
  assign T_381 = GEN_6 & 8'h33;
  assign T_382 = T_376[5:0];
  assign GEN_7 = {{2'd0}, T_382};
  assign T_383 = GEN_7 << 2;
  assign T_385 = T_383 & 8'hcc;
  assign T_386 = T_381 | T_385;
  assign T_390 = T_386[7:1];
  assign GEN_8 = {{1'd0}, T_390};
  assign T_391 = GEN_8 & 8'h55;
  assign T_392 = T_386[6:0];
  assign GEN_9 = {{1'd0}, T_392};
  assign T_393 = GEN_9 << 1;
  assign T_395 = T_393 & 8'haa;
  assign T_396 = T_391 | T_395;
  assign T_397 = T_364[14:8];
  assign T_398 = T_397[3:0];
  assign T_399 = T_398[1:0];
  assign T_400 = T_399[0];
  assign T_401 = T_399[1];
  assign T_402 = {T_400,T_401};
  assign T_403 = T_398[3:2];
  assign T_404 = T_403[0];
  assign T_405 = T_403[1];
  assign T_406 = {T_404,T_405};
  assign T_407 = {T_402,T_406};
  assign T_408 = T_397[6:4];
  assign T_409 = T_408[1:0];
  assign T_410 = T_409[0];
  assign T_411 = T_409[1];
  assign T_412 = {T_410,T_411};
  assign T_413 = T_408[2];
  assign T_414 = {T_412,T_413};
  assign T_415 = {T_407,T_414};
  assign T_416 = {T_396,T_415};
  assign absSigSumExtraMask = {T_416,1'h1};
  assign T_418 = cFirstNormAbsSigSum[42:1];
  assign T_419 = T_418 >> normTo2ShiftDist;
  assign T_420 = cFirstNormAbsSigSum[15:0];
  assign T_421 = ~ T_420;
  assign T_422 = T_421 & absSigSumExtraMask;
  assign T_424 = T_422 == 16'h0;
  assign T_426 = T_420 & absSigSumExtraMask;
  assign T_428 = T_426 != 16'h0;
  assign T_429 = doIncrSig ? T_424 : T_428;
  assign T_430 = {T_419,T_429};
  assign sigX3 = T_430[27:0];
  assign T_431 = sigX3[27:26];
  assign sigX3Shift1 = T_431 == 2'h0;
  assign GEN_10 = {{4'd0}, estNormDist};
  assign T_433 = io_fromPreMul_sExpSum - GEN_10;
  assign sExpX3 = T_433[10:0];
  assign T_434 = sigX3[27:25];
  assign isZeroY = T_434 == 3'h0;
  assign T_436 = io_fromPreMul_signProd ^ doNegSignSum;
  assign signY = isZeroY ? roundingMode_min : T_436;
  assign sExpX3_13 = sExpX3[9:0];
  assign T_437 = sExpX3[10];
  assign T_441 = T_437 ? 27'h7ffffff : 27'h0;
  assign T_442 = ~ sExpX3_13;
  assign T_443 = T_442[9];
  assign T_444 = T_442[8:0];
  assign T_445 = T_444[8];
  assign T_446 = T_444[7:0];
  assign T_447 = T_446[7];
  assign T_448 = T_446[6:0];
  assign T_449 = T_448[6];
  assign T_450 = T_448[5:0];
  assign T_453 = $signed(65'sh10000000000000000) >>> T_450;
  assign T_454 = T_453[63:43];
  assign T_455 = T_454[15:0];
  assign T_460 = T_455[15:8];
  assign T_461 = {{8'd0}, T_460};
  assign T_462 = T_455[7:0];
  assign GEN_11 = {{8'd0}, T_462};
  assign T_463 = GEN_11 << 8;
  assign T_465 = T_463 & 16'hff00;
  assign T_466 = T_461 | T_465;
  assign T_470 = T_466[15:4];
  assign GEN_12 = {{4'd0}, T_470};
  assign T_471 = GEN_12 & 16'hf0f;
  assign T_472 = T_466[11:0];
  assign GEN_13 = {{4'd0}, T_472};
  assign T_473 = GEN_13 << 4;
  assign T_475 = T_473 & 16'hf0f0;
  assign T_476 = T_471 | T_475;
  assign T_480 = T_476[15:2];
  assign GEN_14 = {{2'd0}, T_480};
  assign T_481 = GEN_14 & 16'h3333;
  assign T_482 = T_476[13:0];
  assign GEN_15 = {{2'd0}, T_482};
  assign T_483 = GEN_15 << 2;
  assign T_485 = T_483 & 16'hcccc;
  assign T_486 = T_481 | T_485;
  assign T_490 = T_486[15:1];
  assign GEN_16 = {{1'd0}, T_490};
  assign T_491 = GEN_16 & 16'h5555;
  assign T_492 = T_486[14:0];
  assign GEN_17 = {{1'd0}, T_492};
  assign T_493 = GEN_17 << 1;
  assign T_495 = T_493 & 16'haaaa;
  assign T_496 = T_491 | T_495;
  assign T_497 = T_454[20:16];
  assign T_498 = T_497[3:0];
  assign T_499 = T_498[1:0];
  assign T_500 = T_499[0];
  assign T_501 = T_499[1];
  assign T_502 = {T_500,T_501};
  assign T_503 = T_498[3:2];
  assign T_504 = T_503[0];
  assign T_505 = T_503[1];
  assign T_506 = {T_504,T_505};
  assign T_507 = {T_502,T_506};
  assign T_508 = T_497[4];
  assign T_509 = {T_507,T_508};
  assign T_510 = {T_496,T_509};
  assign T_511 = ~ T_510;
  assign T_512 = T_449 ? 21'h0 : T_511;
  assign T_513 = ~ T_512;
  assign T_515 = {T_513,4'hf};
  assign T_520 = T_453[3:0];
  assign T_521 = T_520[1:0];
  assign T_522 = T_521[0];
  assign T_523 = T_521[1];
  assign T_524 = {T_522,T_523};
  assign T_525 = T_520[3:2];
  assign T_526 = T_525[0];
  assign T_527 = T_525[1];
  assign T_528 = {T_526,T_527};
  assign T_529 = {T_524,T_528};
  assign T_531 = T_449 ? T_529 : 4'h0;
  assign T_532 = T_447 ? T_515 : {{21'd0}, T_531};
  assign T_534 = T_445 ? T_532 : 25'h0;
  assign T_536 = T_443 ? T_534 : 25'h0;
  assign T_537 = sigX3[26];
  assign GEN_18 = {{24'd0}, T_537};
  assign T_538 = T_536 | GEN_18;
  assign T_540 = {T_538,2'h3};
  assign roundMask = T_441 | T_540;
  assign T_541 = roundMask[26:1];
  assign T_542 = ~ T_541;
  assign GEN_19 = {{1'd0}, T_542};
  assign roundPosMask = GEN_19 & roundMask;
  assign GEN_20 = {{1'd0}, roundPosMask};
  assign T_543 = sigX3 & GEN_20;
  assign roundPosBit = T_543 != 28'h0;
  assign GEN_21 = {{2'd0}, T_541};
  assign T_546 = sigX3 & GEN_21;
  assign anyRoundExtra = T_546 != 28'h0;
  assign T_548 = ~ sigX3;
  assign T_550 = T_548 & GEN_21;
  assign allRoundExtra = T_550 == 28'h0;
  assign anyRound = roundPosBit | anyRoundExtra;
  assign allRound = roundPosBit & allRoundExtra;
  assign roundDirectUp = signY ? roundingMode_min : roundingMode_max;
  assign T_553 = doIncrSig == 1'h0;
  assign T_554 = T_553 & roundingMode_nearest_even;
  assign T_555 = T_554 & roundPosBit;
  assign T_556 = T_555 & anyRoundExtra;
  assign T_559 = T_553 & roundDirectUp;
  assign T_560 = T_559 & anyRound;
  assign T_561 = T_556 | T_560;
  assign T_562 = doIncrSig & allRound;
  assign T_563 = T_561 | T_562;
  assign T_564 = doIncrSig & roundingMode_nearest_even;
  assign T_565 = T_564 & roundPosBit;
  assign T_566 = T_563 | T_565;
  assign T_567 = doIncrSig & roundDirectUp;
  assign roundUp = T_566 | T_567;
  assign T_571 = roundPosBit == 1'h0;
  assign T_572 = roundingMode_nearest_even & T_571;
  assign T_573 = T_572 & allRoundExtra;
  assign T_574 = roundingMode_nearest_even & roundPosBit;
  assign T_576 = anyRoundExtra == 1'h0;
  assign T_577 = T_574 & T_576;
  assign roundEven = doIncrSig ? T_573 : T_577;
  assign T_579 = allRound == 1'h0;
  assign roundInexact = doIncrSig ? T_579 : anyRound;
  assign GEN_23 = {{1'd0}, roundMask};
  assign T_580 = sigX3 | GEN_23;
  assign T_581 = T_580[27:2];
  assign T_583 = T_581 + 26'h1;
  assign T_584 = T_583[25:0];
  assign T_586 = roundUp == 1'h0;
  assign T_588 = roundEven == 1'h0;
  assign T_589 = T_586 & T_588;
  assign T_590 = ~ roundMask;
  assign GEN_24 = {{1'd0}, T_590};
  assign T_591 = sigX3 & GEN_24;
  assign T_592 = T_591[27:2];
  assign T_594 = T_589 ? T_592 : 26'h0;
  assign T_596 = roundUp ? T_584 : 26'h0;
  assign T_597 = T_594 | T_596;
  assign T_600 = T_584 & T_542;
  assign T_602 = roundEven ? T_600 : 26'h0;
  assign sigY3 = T_597 | T_602;
  assign T_603 = sigY3[25];
  assign T_605 = sExpX3 + 11'h1;
  assign T_606 = T_605[10:0];
  assign T_608 = T_603 ? T_606 : 11'h0;
  assign T_609 = sigY3[24];
  assign T_611 = T_609 ? sExpX3 : 11'h0;
  assign T_612 = T_608 | T_611;
  assign T_613 = sigY3[25:24];
  assign T_615 = T_613 == 2'h0;
  assign T_617 = sExpX3 - 11'h1;
  assign T_618 = T_617[10:0];
  assign T_620 = T_615 ? T_618 : 11'h0;
  assign sExpY = T_612 | T_620;
  assign expY = sExpY[8:0];
  assign T_621 = sigY3[22:0];
  assign T_622 = sigY3[23:1];
  assign fractY = sigX3Shift1 ? T_621 : T_622;
  assign T_623 = sExpY[9:7];
  assign overflowY = T_623 == 3'h3;
  assign T_626 = isZeroY == 1'h0;
  assign T_627 = sExpY[9];
  assign T_630 = expY < 9'h6b;
  assign T_631 = T_627 | T_630;
  assign totalUnderflowY = T_626 & T_631;
  assign T_635 = sigX3Shift1 ? 8'h82 : 8'h81;
  assign GEN_25 = {{2'd0}, T_635};
  assign T_636 = sExpX3_13 <= GEN_25;
  assign T_637 = T_437 | T_636;
  assign underflowY = roundInexact & T_637;
  assign T_638 = roundingMode_min & signY;
  assign T_640 = signY == 1'h0;
  assign T_641 = roundingMode_max & T_640;
  assign roundMagUp = T_638 | T_641;
  assign overflowY_roundMagUp = roundingMode_nearest_even | roundMagUp;
  assign mulSpecial = isSpecialA | isSpecialB;
  assign addSpecial = mulSpecial | isSpecialC;
  assign notSpecial_addZeros = io_fromPreMul_isZeroProd & isZeroC;
  assign T_643 = addSpecial == 1'h0;
  assign T_645 = notSpecial_addZeros == 1'h0;
  assign commonCase = T_643 & T_645;
  assign T_646 = isInfA & isZeroB;
  assign T_647 = isZeroA & isInfB;
  assign T_648 = T_646 | T_647;
  assign T_650 = isNaNA == 1'h0;
  assign T_652 = isNaNB == 1'h0;
  assign T_653 = T_650 & T_652;
  assign T_654 = isInfA | isInfB;
  assign T_655 = T_653 & T_654;
  assign T_656 = T_655 & isInfC;
  assign T_657 = T_656 & doSubMags;
  assign notSigNaN_invalid = T_648 | T_657;
  assign T_658 = isSigNaNA | isSigNaNB;
  assign T_659 = T_658 | isSigNaNC;
  assign invalid = T_659 | notSigNaN_invalid;
  assign overflow = commonCase & overflowY;
  assign underflow = commonCase & underflowY;
  assign T_660 = commonCase & roundInexact;
  assign inexact = overflow | T_660;
  assign T_661 = notSpecial_addZeros | isZeroY;
  assign notSpecial_isZeroOut = T_661 | totalUnderflowY;
  assign T_662 = commonCase & totalUnderflowY;
  assign pegMinFiniteMagOut = T_662 & roundMagUp;
  assign T_664 = overflowY_roundMagUp == 1'h0;
  assign pegMaxFiniteMagOut = overflow & T_664;
  assign T_666 = T_654 | isInfC;
  assign T_667 = overflow & overflowY_roundMagUp;
  assign notNaN_isInfOut = T_666 | T_667;
  assign T_668 = isNaNA | isNaNB;
  assign T_669 = T_668 | isNaNC;
  assign isNaNOut = T_669 | notSigNaN_invalid;
  assign T_672 = T_274 & io_fromPreMul_opSignC;
  assign T_674 = isSpecialC == 1'h0;
  assign T_675 = mulSpecial & T_674;
  assign T_676 = T_675 & io_fromPreMul_signProd;
  assign T_677 = T_672 | T_676;
  assign T_679 = mulSpecial == 1'h0;
  assign T_680 = T_679 & isSpecialC;
  assign T_681 = T_680 & io_fromPreMul_opSignC;
  assign T_682 = T_677 | T_681;
  assign T_685 = T_679 & notSpecial_addZeros;
  assign T_686 = T_685 & doSubMags;
  assign T_687 = T_686 & roundingMode_min;
  assign uncommonCaseSignOut = T_682 | T_687;
  assign T_689 = isNaNOut == 1'h0;
  assign T_690 = T_689 & uncommonCaseSignOut;
  assign T_691 = commonCase & signY;
  assign signOut = T_690 | T_691;
  assign T_694 = notSpecial_isZeroOut ? 9'h1c0 : 9'h0;
  assign T_695 = ~ T_694;
  assign T_696 = expY & T_695;
  assign T_700 = pegMinFiniteMagOut ? 9'h194 : 9'h0;
  assign T_701 = ~ T_700;
  assign T_702 = T_696 & T_701;
  assign T_705 = pegMaxFiniteMagOut ? 9'h80 : 9'h0;
  assign T_706 = ~ T_705;
  assign T_707 = T_702 & T_706;
  assign T_710 = notNaN_isInfOut ? 9'h40 : 9'h0;
  assign T_711 = ~ T_710;
  assign T_712 = T_707 & T_711;
  assign T_715 = pegMinFiniteMagOut ? 9'h6b : 9'h0;
  assign T_716 = T_712 | T_715;
  assign T_719 = pegMaxFiniteMagOut ? 9'h17f : 9'h0;
  assign T_720 = T_716 | T_719;
  assign T_723 = notNaN_isInfOut ? 9'h180 : 9'h0;
  assign T_724 = T_720 | T_723;
  assign T_727 = isNaNOut ? 9'h1c0 : 9'h0;
  assign expOut = T_724 | T_727;
  assign T_728 = totalUnderflowY & roundMagUp;
  assign T_729 = T_728 | isNaNOut;
  assign T_733 = isNaNOut ? 23'h400000 : 23'h0;
  assign T_734 = T_729 ? T_733 : fractY;
  assign T_738 = pegMaxFiniteMagOut ? 23'h7fffff : 23'h0;
  assign fractOut = T_734 | T_738;
  assign T_739 = {signOut,expOut};
  assign T_740 = {T_739,fractOut};
  assign T_742 = {underflow,inexact};
  assign T_743 = {invalid,1'h0};
  assign T_744 = {T_743,overflow};
  assign T_745 = {T_744,T_742};
endmodule
module MulAddRecFN(
  input   clk,
  input   reset,
  input  [1:0] io_op,
  input  [32:0] io_a,
  input  [32:0] io_b,
  input  [32:0] io_c,
  input  [1:0] io_roundingMode,
  output [32:0] io_out,
  output [4:0] io_exceptionFlags
);
  wire  mulAddRecFN_preMul_clk;
  wire  mulAddRecFN_preMul_reset;
  wire [1:0] mulAddRecFN_preMul_io_op;
  wire [32:0] mulAddRecFN_preMul_io_a;
  wire [32:0] mulAddRecFN_preMul_io_b;
  wire [32:0] mulAddRecFN_preMul_io_c;
  wire [1:0] mulAddRecFN_preMul_io_roundingMode;
  wire [23:0] mulAddRecFN_preMul_io_mulAddA;
  wire [23:0] mulAddRecFN_preMul_io_mulAddB;
  wire [47:0] mulAddRecFN_preMul_io_mulAddC;
  wire [2:0] mulAddRecFN_preMul_io_toPostMul_highExpA;
  wire  mulAddRecFN_preMul_io_toPostMul_isNaN_isQuietNaNA;
  wire [2:0] mulAddRecFN_preMul_io_toPostMul_highExpB;
  wire  mulAddRecFN_preMul_io_toPostMul_isNaN_isQuietNaNB;
  wire  mulAddRecFN_preMul_io_toPostMul_signProd;
  wire  mulAddRecFN_preMul_io_toPostMul_isZeroProd;
  wire  mulAddRecFN_preMul_io_toPostMul_opSignC;
  wire [2:0] mulAddRecFN_preMul_io_toPostMul_highExpC;
  wire  mulAddRecFN_preMul_io_toPostMul_isNaN_isQuietNaNC;
  wire  mulAddRecFN_preMul_io_toPostMul_isCDominant;
  wire  mulAddRecFN_preMul_io_toPostMul_CAlignDist_0;
  wire [6:0] mulAddRecFN_preMul_io_toPostMul_CAlignDist;
  wire  mulAddRecFN_preMul_io_toPostMul_bit0AlignedNegSigC;
  wire [25:0] mulAddRecFN_preMul_io_toPostMul_highAlignedNegSigC;
  wire [10:0] mulAddRecFN_preMul_io_toPostMul_sExpSum;
  wire [1:0] mulAddRecFN_preMul_io_toPostMul_roundingMode;
  wire  mulAddRecFN_postMul_clk;
  wire  mulAddRecFN_postMul_reset;
  wire [2:0] mulAddRecFN_postMul_io_fromPreMul_highExpA;
  wire  mulAddRecFN_postMul_io_fromPreMul_isNaN_isQuietNaNA;
  wire [2:0] mulAddRecFN_postMul_io_fromPreMul_highExpB;
  wire  mulAddRecFN_postMul_io_fromPreMul_isNaN_isQuietNaNB;
  wire  mulAddRecFN_postMul_io_fromPreMul_signProd;
  wire  mulAddRecFN_postMul_io_fromPreMul_isZeroProd;
  wire  mulAddRecFN_postMul_io_fromPreMul_opSignC;
  wire [2:0] mulAddRecFN_postMul_io_fromPreMul_highExpC;
  wire  mulAddRecFN_postMul_io_fromPreMul_isNaN_isQuietNaNC;
  wire  mulAddRecFN_postMul_io_fromPreMul_isCDominant;
  wire  mulAddRecFN_postMul_io_fromPreMul_CAlignDist_0;
  wire [6:0] mulAddRecFN_postMul_io_fromPreMul_CAlignDist;
  wire  mulAddRecFN_postMul_io_fromPreMul_bit0AlignedNegSigC;
  wire [25:0] mulAddRecFN_postMul_io_fromPreMul_highAlignedNegSigC;
  wire [10:0] mulAddRecFN_postMul_io_fromPreMul_sExpSum;
  wire [1:0] mulAddRecFN_postMul_io_fromPreMul_roundingMode;
  wire [48:0] mulAddRecFN_postMul_io_mulAddResult;
  wire [32:0] mulAddRecFN_postMul_io_out;
  wire [4:0] mulAddRecFN_postMul_io_exceptionFlags;
  wire [47:0] T_7;
  wire [48:0] T_9;
  wire [48:0] GEN_0;
  wire [49:0] T_10;
  wire [48:0] T_11;
  MulAddRecFN_preMul mulAddRecFN_preMul (
    .clk(mulAddRecFN_preMul_clk),
    .reset(mulAddRecFN_preMul_reset),
    .io_op(mulAddRecFN_preMul_io_op),
    .io_a(mulAddRecFN_preMul_io_a),
    .io_b(mulAddRecFN_preMul_io_b),
    .io_c(mulAddRecFN_preMul_io_c),
    .io_roundingMode(mulAddRecFN_preMul_io_roundingMode),
    .io_mulAddA(mulAddRecFN_preMul_io_mulAddA),
    .io_mulAddB(mulAddRecFN_preMul_io_mulAddB),
    .io_mulAddC(mulAddRecFN_preMul_io_mulAddC),
    .io_toPostMul_highExpA(mulAddRecFN_preMul_io_toPostMul_highExpA),
    .io_toPostMul_isNaN_isQuietNaNA(mulAddRecFN_preMul_io_toPostMul_isNaN_isQuietNaNA),
    .io_toPostMul_highExpB(mulAddRecFN_preMul_io_toPostMul_highExpB),
    .io_toPostMul_isNaN_isQuietNaNB(mulAddRecFN_preMul_io_toPostMul_isNaN_isQuietNaNB),
    .io_toPostMul_signProd(mulAddRecFN_preMul_io_toPostMul_signProd),
    .io_toPostMul_isZeroProd(mulAddRecFN_preMul_io_toPostMul_isZeroProd),
    .io_toPostMul_opSignC(mulAddRecFN_preMul_io_toPostMul_opSignC),
    .io_toPostMul_highExpC(mulAddRecFN_preMul_io_toPostMul_highExpC),
    .io_toPostMul_isNaN_isQuietNaNC(mulAddRecFN_preMul_io_toPostMul_isNaN_isQuietNaNC),
    .io_toPostMul_isCDominant(mulAddRecFN_preMul_io_toPostMul_isCDominant),
    .io_toPostMul_CAlignDist_0(mulAddRecFN_preMul_io_toPostMul_CAlignDist_0),
    .io_toPostMul_CAlignDist(mulAddRecFN_preMul_io_toPostMul_CAlignDist),
    .io_toPostMul_bit0AlignedNegSigC(mulAddRecFN_preMul_io_toPostMul_bit0AlignedNegSigC),
    .io_toPostMul_highAlignedNegSigC(mulAddRecFN_preMul_io_toPostMul_highAlignedNegSigC),
    .io_toPostMul_sExpSum(mulAddRecFN_preMul_io_toPostMul_sExpSum),
    .io_toPostMul_roundingMode(mulAddRecFN_preMul_io_toPostMul_roundingMode)
  );
  MulAddRecFN_postMul mulAddRecFN_postMul (
    .clk(mulAddRecFN_postMul_clk),
    .reset(mulAddRecFN_postMul_reset),
    .io_fromPreMul_highExpA(mulAddRecFN_postMul_io_fromPreMul_highExpA),
    .io_fromPreMul_isNaN_isQuietNaNA(mulAddRecFN_postMul_io_fromPreMul_isNaN_isQuietNaNA),
    .io_fromPreMul_highExpB(mulAddRecFN_postMul_io_fromPreMul_highExpB),
    .io_fromPreMul_isNaN_isQuietNaNB(mulAddRecFN_postMul_io_fromPreMul_isNaN_isQuietNaNB),
    .io_fromPreMul_signProd(mulAddRecFN_postMul_io_fromPreMul_signProd),
    .io_fromPreMul_isZeroProd(mulAddRecFN_postMul_io_fromPreMul_isZeroProd),
    .io_fromPreMul_opSignC(mulAddRecFN_postMul_io_fromPreMul_opSignC),
    .io_fromPreMul_highExpC(mulAddRecFN_postMul_io_fromPreMul_highExpC),
    .io_fromPreMul_isNaN_isQuietNaNC(mulAddRecFN_postMul_io_fromPreMul_isNaN_isQuietNaNC),
    .io_fromPreMul_isCDominant(mulAddRecFN_postMul_io_fromPreMul_isCDominant),
    .io_fromPreMul_CAlignDist_0(mulAddRecFN_postMul_io_fromPreMul_CAlignDist_0),
    .io_fromPreMul_CAlignDist(mulAddRecFN_postMul_io_fromPreMul_CAlignDist),
    .io_fromPreMul_bit0AlignedNegSigC(mulAddRecFN_postMul_io_fromPreMul_bit0AlignedNegSigC),
    .io_fromPreMul_highAlignedNegSigC(mulAddRecFN_postMul_io_fromPreMul_highAlignedNegSigC),
    .io_fromPreMul_sExpSum(mulAddRecFN_postMul_io_fromPreMul_sExpSum),
    .io_fromPreMul_roundingMode(mulAddRecFN_postMul_io_fromPreMul_roundingMode),
    .io_mulAddResult(mulAddRecFN_postMul_io_mulAddResult),
    .io_out(mulAddRecFN_postMul_io_out),
    .io_exceptionFlags(mulAddRecFN_postMul_io_exceptionFlags)
  );
  assign io_out = mulAddRecFN_postMul_io_out;
  assign io_exceptionFlags = mulAddRecFN_postMul_io_exceptionFlags;
  assign mulAddRecFN_preMul_clk = clk;
  assign mulAddRecFN_preMul_reset = reset;
  assign mulAddRecFN_preMul_io_op = io_op;
  assign mulAddRecFN_preMul_io_a = io_a;
  assign mulAddRecFN_preMul_io_b = io_b;
  assign mulAddRecFN_preMul_io_c = io_c;
  assign mulAddRecFN_preMul_io_roundingMode = io_roundingMode;
  assign mulAddRecFN_postMul_clk = clk;
  assign mulAddRecFN_postMul_reset = reset;
  assign mulAddRecFN_postMul_io_fromPreMul_highExpA = mulAddRecFN_preMul_io_toPostMul_highExpA;
  assign mulAddRecFN_postMul_io_fromPreMul_isNaN_isQuietNaNA = mulAddRecFN_preMul_io_toPostMul_isNaN_isQuietNaNA;
  assign mulAddRecFN_postMul_io_fromPreMul_highExpB = mulAddRecFN_preMul_io_toPostMul_highExpB;
  assign mulAddRecFN_postMul_io_fromPreMul_isNaN_isQuietNaNB = mulAddRecFN_preMul_io_toPostMul_isNaN_isQuietNaNB;
  assign mulAddRecFN_postMul_io_fromPreMul_signProd = mulAddRecFN_preMul_io_toPostMul_signProd;
  assign mulAddRecFN_postMul_io_fromPreMul_isZeroProd = mulAddRecFN_preMul_io_toPostMul_isZeroProd;
  assign mulAddRecFN_postMul_io_fromPreMul_opSignC = mulAddRecFN_preMul_io_toPostMul_opSignC;
  assign mulAddRecFN_postMul_io_fromPreMul_highExpC = mulAddRecFN_preMul_io_toPostMul_highExpC;
  assign mulAddRecFN_postMul_io_fromPreMul_isNaN_isQuietNaNC = mulAddRecFN_preMul_io_toPostMul_isNaN_isQuietNaNC;
  assign mulAddRecFN_postMul_io_fromPreMul_isCDominant = mulAddRecFN_preMul_io_toPostMul_isCDominant;
  assign mulAddRecFN_postMul_io_fromPreMul_CAlignDist_0 = mulAddRecFN_preMul_io_toPostMul_CAlignDist_0;
  assign mulAddRecFN_postMul_io_fromPreMul_CAlignDist = mulAddRecFN_preMul_io_toPostMul_CAlignDist;
  assign mulAddRecFN_postMul_io_fromPreMul_bit0AlignedNegSigC = mulAddRecFN_preMul_io_toPostMul_bit0AlignedNegSigC;
  assign mulAddRecFN_postMul_io_fromPreMul_highAlignedNegSigC = mulAddRecFN_preMul_io_toPostMul_highAlignedNegSigC;
  assign mulAddRecFN_postMul_io_fromPreMul_sExpSum = mulAddRecFN_preMul_io_toPostMul_sExpSum;
  assign mulAddRecFN_postMul_io_fromPreMul_roundingMode = mulAddRecFN_preMul_io_toPostMul_roundingMode;
  assign mulAddRecFN_postMul_io_mulAddResult = T_11;
  assign T_7 = mulAddRecFN_preMul_io_mulAddA * mulAddRecFN_preMul_io_mulAddB;
  assign T_9 = {1'h0,mulAddRecFN_preMul_io_mulAddC};
  assign GEN_0 = {{1'd0}, T_7};
  assign T_10 = GEN_0 + T_9;
  assign T_11 = T_10[48:0];
endmodule
module FPUFMAPipe(
  input   clk,
  input   reset,
  input   io_in_valid,
  input  [4:0] io_in_bits_cmd,
  input   io_in_bits_ldst,
  input   io_in_bits_wen,
  input   io_in_bits_ren1,
  input   io_in_bits_ren2,
  input   io_in_bits_ren3,
  input   io_in_bits_swap12,
  input   io_in_bits_swap23,
  input   io_in_bits_single,
  input   io_in_bits_fromint,
  input   io_in_bits_toint,
  input   io_in_bits_fastpipe,
  input   io_in_bits_fma,
  input   io_in_bits_div,
  input   io_in_bits_sqrt,
  input   io_in_bits_round,
  input   io_in_bits_wflags,
  input  [2:0] io_in_bits_rm,
  input  [1:0] io_in_bits_typ,
  input  [64:0] io_in_bits_in1,
  input  [64:0] io_in_bits_in2,
  input  [64:0] io_in_bits_in3,
  output  io_out_valid,
  output [64:0] io_out_bits_data,
  output [4:0] io_out_bits_exc
);
  wire  T_131;
  wire  T_132;
  wire  T_133;
  wire [32:0] GEN_26;
  wire [32:0] zero;
  reg  valid;
  reg [31:0] GEN_27;
  reg [4:0] in_cmd;
  reg [31:0] GEN_28;
  reg  in_ldst;
  reg [31:0] GEN_29;
  reg  in_wen;
  reg [31:0] GEN_30;
  reg  in_ren1;
  reg [31:0] GEN_31;
  reg  in_ren2;
  reg [31:0] GEN_32;
  reg  in_ren3;
  reg [31:0] GEN_33;
  reg  in_swap12;
  reg [31:0] GEN_34;
  reg  in_swap23;
  reg [31:0] GEN_35;
  reg  in_single;
  reg [31:0] GEN_36;
  reg  in_fromint;
  reg [31:0] GEN_37;
  reg  in_toint;
  reg [31:0] GEN_38;
  reg  in_fastpipe;
  reg [31:0] GEN_39;
  reg  in_fma;
  reg [31:0] GEN_40;
  reg  in_div;
  reg [31:0] GEN_41;
  reg  in_sqrt;
  reg [31:0] GEN_42;
  reg  in_round;
  reg [31:0] GEN_43;
  reg  in_wflags;
  reg [31:0] GEN_44;
  reg [2:0] in_rm;
  reg [31:0] GEN_45;
  reg [1:0] in_typ;
  reg [31:0] GEN_46;
  reg [64:0] in_in1;
  reg [95:0] GEN_47;
  reg [64:0] in_in2;
  reg [95:0] GEN_48;
  reg [64:0] in_in3;
  reg [95:0] GEN_49;
  wire  T_179;
  wire  T_180;
  wire  T_181;
  wire  T_182;
  wire [1:0] T_183;
  wire [64:0] GEN_0;
  wire  T_186;
  wire [64:0] GEN_1;
  wire [4:0] GEN_2;
  wire  GEN_3;
  wire  GEN_4;
  wire  GEN_5;
  wire  GEN_6;
  wire  GEN_7;
  wire  GEN_8;
  wire  GEN_9;
  wire  GEN_10;
  wire  GEN_11;
  wire  GEN_12;
  wire  GEN_13;
  wire  GEN_14;
  wire  GEN_15;
  wire  GEN_16;
  wire  GEN_17;
  wire  GEN_18;
  wire [2:0] GEN_19;
  wire [1:0] GEN_20;
  wire [64:0] GEN_21;
  wire [64:0] GEN_22;
  wire [64:0] GEN_23;
  wire  fma_clk;
  wire  fma_reset;
  wire [1:0] fma_io_op;
  wire [32:0] fma_io_a;
  wire [32:0] fma_io_b;
  wire [32:0] fma_io_c;
  wire [1:0] fma_io_roundingMode;
  wire [32:0] fma_io_out;
  wire [4:0] fma_io_exceptionFlags;
  wire [64:0] res_data;
  wire [4:0] res_exc;
  wire [64:0] T_194;
  reg  T_197;
  reg [31:0] GEN_50;
  reg [64:0] T_198_data;
  reg [95:0] GEN_51;
  reg [4:0] T_198_exc;
  reg [31:0] GEN_52;
  wire [64:0] GEN_24;
  wire [4:0] GEN_25;
  wire  T_209_valid;
  wire [64:0] T_209_bits_data;
  wire [4:0] T_209_bits_exc;
  MulAddRecFN fma (
    .clk(fma_clk),
    .reset(fma_reset),
    .io_op(fma_io_op),
    .io_a(fma_io_a),
    .io_b(fma_io_b),
    .io_c(fma_io_c),
    .io_roundingMode(fma_io_roundingMode),
    .io_out(fma_io_out),
    .io_exceptionFlags(fma_io_exceptionFlags)
  );
  assign io_out_valid = T_209_valid;
  assign io_out_bits_data = T_209_bits_data;
  assign io_out_bits_exc = T_209_bits_exc;
  assign T_131 = io_in_bits_in1[32];
  assign T_132 = io_in_bits_in2[32];
  assign T_133 = T_131 ^ T_132;
  assign GEN_26 = {{32'd0}, T_133};
  assign zero = GEN_26 << 32;
  assign T_179 = io_in_bits_cmd[1];
  assign T_180 = io_in_bits_ren3 | io_in_bits_swap23;
  assign T_181 = T_179 & T_180;
  assign T_182 = io_in_bits_cmd[0];
  assign T_183 = {T_181,T_182};
  assign GEN_0 = io_in_bits_swap23 ? 65'h80000000 : io_in_bits_in2;
  assign T_186 = T_180 == 1'h0;
  assign GEN_1 = T_186 ? {{32'd0}, zero} : io_in_bits_in3;
  assign GEN_2 = io_in_valid ? {{3'd0}, T_183} : in_cmd;
  assign GEN_3 = io_in_valid ? io_in_bits_ldst : in_ldst;
  assign GEN_4 = io_in_valid ? io_in_bits_wen : in_wen;
  assign GEN_5 = io_in_valid ? io_in_bits_ren1 : in_ren1;
  assign GEN_6 = io_in_valid ? io_in_bits_ren2 : in_ren2;
  assign GEN_7 = io_in_valid ? io_in_bits_ren3 : in_ren3;
  assign GEN_8 = io_in_valid ? io_in_bits_swap12 : in_swap12;
  assign GEN_9 = io_in_valid ? io_in_bits_swap23 : in_swap23;
  assign GEN_10 = io_in_valid ? io_in_bits_single : in_single;
  assign GEN_11 = io_in_valid ? io_in_bits_fromint : in_fromint;
  assign GEN_12 = io_in_valid ? io_in_bits_toint : in_toint;
  assign GEN_13 = io_in_valid ? io_in_bits_fastpipe : in_fastpipe;
  assign GEN_14 = io_in_valid ? io_in_bits_fma : in_fma;
  assign GEN_15 = io_in_valid ? io_in_bits_div : in_div;
  assign GEN_16 = io_in_valid ? io_in_bits_sqrt : in_sqrt;
  assign GEN_17 = io_in_valid ? io_in_bits_round : in_round;
  assign GEN_18 = io_in_valid ? io_in_bits_wflags : in_wflags;
  assign GEN_19 = io_in_valid ? io_in_bits_rm : in_rm;
  assign GEN_20 = io_in_valid ? io_in_bits_typ : in_typ;
  assign GEN_21 = io_in_valid ? io_in_bits_in1 : in_in1;
  assign GEN_22 = io_in_valid ? GEN_0 : in_in2;
  assign GEN_23 = io_in_valid ? GEN_1 : in_in3;
  assign fma_clk = clk;
  assign fma_reset = reset;
  assign fma_io_op = in_cmd[1:0];
  assign fma_io_a = in_in1[32:0];
  assign fma_io_b = in_in2[32:0];
  assign fma_io_c = in_in3[32:0];
  assign fma_io_roundingMode = in_rm[1:0];
  assign res_data = T_194;
  assign res_exc = fma_io_exceptionFlags;
  assign T_194 = {32'hffffffff,fma_io_out};
  assign GEN_24 = valid ? res_data : T_198_data;
  assign GEN_25 = valid ? res_exc : T_198_exc;
  assign T_209_valid = T_197;
  assign T_209_bits_data = T_198_data;
  assign T_209_bits_exc = T_198_exc;
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifndef verilator
      #0.002;
    `endif
  `ifdef RANDOMIZE
  GEN_27 = {1{$random}};
  valid = GEN_27[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_28 = {1{$random}};
  in_cmd = GEN_28[4:0];
  `endif
  `ifdef RANDOMIZE
  GEN_29 = {1{$random}};
  in_ldst = GEN_29[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_30 = {1{$random}};
  in_wen = GEN_30[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_31 = {1{$random}};
  in_ren1 = GEN_31[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_32 = {1{$random}};
  in_ren2 = GEN_32[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_33 = {1{$random}};
  in_ren3 = GEN_33[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_34 = {1{$random}};
  in_swap12 = GEN_34[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_35 = {1{$random}};
  in_swap23 = GEN_35[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_36 = {1{$random}};
  in_single = GEN_36[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_37 = {1{$random}};
  in_fromint = GEN_37[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_38 = {1{$random}};
  in_toint = GEN_38[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_39 = {1{$random}};
  in_fastpipe = GEN_39[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_40 = {1{$random}};
  in_fma = GEN_40[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_41 = {1{$random}};
  in_div = GEN_41[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_42 = {1{$random}};
  in_sqrt = GEN_42[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_43 = {1{$random}};
  in_round = GEN_43[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_44 = {1{$random}};
  in_wflags = GEN_44[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_45 = {1{$random}};
  in_rm = GEN_45[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_46 = {1{$random}};
  in_typ = GEN_46[1:0];
  `endif
  `ifdef RANDOMIZE
  GEN_47 = {3{$random}};
  in_in1 = GEN_47[64:0];
  `endif
  `ifdef RANDOMIZE
  GEN_48 = {3{$random}};
  in_in2 = GEN_48[64:0];
  `endif
  `ifdef RANDOMIZE
  GEN_49 = {3{$random}};
  in_in3 = GEN_49[64:0];
  `endif
  `ifdef RANDOMIZE
  GEN_50 = {1{$random}};
  T_197 = GEN_50[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_51 = {3{$random}};
  T_198_data = GEN_51[64:0];
  `endif
  `ifdef RANDOMIZE
  GEN_52 = {1{$random}};
  T_198_exc = GEN_52[4:0];
  `endif
  end
`endif
  always @(posedge clk) begin
    if(1'h0) begin
    end else begin
      valid <= io_in_valid;
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        in_cmd <= {{3'd0}, T_183};
      end
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        in_ldst <= io_in_bits_ldst;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        in_wen <= io_in_bits_wen;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        in_ren1 <= io_in_bits_ren1;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        in_ren2 <= io_in_bits_ren2;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        in_ren3 <= io_in_bits_ren3;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        in_swap12 <= io_in_bits_swap12;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        in_swap23 <= io_in_bits_swap23;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        in_single <= io_in_bits_single;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        in_fromint <= io_in_bits_fromint;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        in_toint <= io_in_bits_toint;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        in_fastpipe <= io_in_bits_fastpipe;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        in_fma <= io_in_bits_fma;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        in_div <= io_in_bits_div;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        in_sqrt <= io_in_bits_sqrt;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        in_round <= io_in_bits_round;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        in_wflags <= io_in_bits_wflags;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        in_rm <= io_in_bits_rm;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        in_typ <= io_in_bits_typ;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        in_in1 <= io_in_bits_in1;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        if(io_in_bits_swap23) begin
          in_in2 <= 65'h80000000;
        end else begin
          in_in2 <= io_in_bits_in2;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        if(T_186) begin
          in_in3 <= {{32'd0}, zero};
        end else begin
          in_in3 <= io_in_bits_in3;
        end
      end
    end
    if(reset) begin
      T_197 <= 1'h0;
    end else begin
      T_197 <= valid;
    end
    if(1'h0) begin
    end else begin
      if(valid) begin
        T_198_data <= res_data;
      end
    end
    if(1'h0) begin
    end else begin
      if(valid) begin
        T_198_exc <= res_exc;
      end
    end
  end
endmodule
module MulAddRecFN_preMul_1(
  input   clk,
  input   reset,
  input  [1:0] io_op,
  input  [64:0] io_a,
  input  [64:0] io_b,
  input  [64:0] io_c,
  input  [1:0] io_roundingMode,
  output [52:0] io_mulAddA,
  output [52:0] io_mulAddB,
  output [105:0] io_mulAddC,
  output [2:0] io_toPostMul_highExpA,
  output  io_toPostMul_isNaN_isQuietNaNA,
  output [2:0] io_toPostMul_highExpB,
  output  io_toPostMul_isNaN_isQuietNaNB,
  output  io_toPostMul_signProd,
  output  io_toPostMul_isZeroProd,
  output  io_toPostMul_opSignC,
  output [2:0] io_toPostMul_highExpC,
  output  io_toPostMul_isNaN_isQuietNaNC,
  output  io_toPostMul_isCDominant,
  output  io_toPostMul_CAlignDist_0,
  output [7:0] io_toPostMul_CAlignDist,
  output  io_toPostMul_bit0AlignedNegSigC,
  output [54:0] io_toPostMul_highAlignedNegSigC,
  output [13:0] io_toPostMul_sExpSum,
  output [1:0] io_toPostMul_roundingMode
);
  wire  signA;
  wire [11:0] expA;
  wire [51:0] fractA;
  wire [2:0] T_42;
  wire  isZeroA;
  wire  T_45;
  wire [52:0] sigA;
  wire  signB;
  wire [11:0] expB;
  wire [51:0] fractB;
  wire [2:0] T_46;
  wire  isZeroB;
  wire  T_49;
  wire [52:0] sigB;
  wire  T_50;
  wire  T_51;
  wire  opSignC;
  wire [11:0] expC;
  wire [51:0] fractC;
  wire [2:0] T_52;
  wire  isZeroC;
  wire  T_55;
  wire [52:0] sigC;
  wire  T_56;
  wire  T_57;
  wire  signProd;
  wire  isZeroProd;
  wire  T_58;
  wire  T_60;
  wire [2:0] T_64;
  wire [10:0] T_65;
  wire [13:0] T_66;
  wire [13:0] GEN_0;
  wire [14:0] T_67;
  wire [13:0] T_68;
  wire [14:0] T_70;
  wire [13:0] sExpAlignedProd;
  wire  doSubMags;
  wire [13:0] GEN_1;
  wire [14:0] T_71;
  wire [13:0] sNatCAlignDist;
  wire  T_72;
  wire  CAlignDist_floor;
  wire [12:0] T_73;
  wire  T_75;
  wire  CAlignDist_0;
  wire  T_80;
  wire  T_81;
  wire  isCDominant;
  wire  T_85;
  wire [7:0] T_86;
  wire [7:0] T_88;
  wire [7:0] CAlignDist;
  wire [13:0] sExpSum;
  wire  T_89;
  wire [6:0] T_90;
  wire  T_91;
  wire [5:0] T_92;
  wire [64:0] T_95;
  wire [32:0] T_96;
  wire [31:0] T_97;
  wire [15:0] T_102;
  wire [31:0] T_103;
  wire [15:0] T_104;
  wire [31:0] GEN_2;
  wire [31:0] T_105;
  wire [31:0] T_107;
  wire [31:0] T_108;
  wire [23:0] T_112;
  wire [31:0] GEN_3;
  wire [31:0] T_113;
  wire [23:0] T_114;
  wire [31:0] GEN_4;
  wire [31:0] T_115;
  wire [31:0] T_117;
  wire [31:0] T_118;
  wire [27:0] T_122;
  wire [31:0] GEN_5;
  wire [31:0] T_123;
  wire [27:0] T_124;
  wire [31:0] GEN_6;
  wire [31:0] T_125;
  wire [31:0] T_127;
  wire [31:0] T_128;
  wire [29:0] T_132;
  wire [31:0] GEN_7;
  wire [31:0] T_133;
  wire [29:0] T_134;
  wire [31:0] GEN_8;
  wire [31:0] T_135;
  wire [31:0] T_137;
  wire [31:0] T_138;
  wire [30:0] T_142;
  wire [31:0] GEN_9;
  wire [31:0] T_143;
  wire [30:0] T_144;
  wire [31:0] GEN_10;
  wire [31:0] T_145;
  wire [31:0] T_147;
  wire [31:0] T_148;
  wire  T_149;
  wire [32:0] T_150;
  wire [32:0] T_151;
  wire [32:0] T_152;
  wire [32:0] T_153;
  wire [52:0] T_155;
  wire [19:0] T_160;
  wire [15:0] T_161;
  wire [7:0] T_166;
  wire [15:0] T_167;
  wire [7:0] T_168;
  wire [15:0] GEN_11;
  wire [15:0] T_169;
  wire [15:0] T_171;
  wire [15:0] T_172;
  wire [11:0] T_176;
  wire [15:0] GEN_12;
  wire [15:0] T_177;
  wire [11:0] T_178;
  wire [15:0] GEN_13;
  wire [15:0] T_179;
  wire [15:0] T_181;
  wire [15:0] T_182;
  wire [13:0] T_186;
  wire [15:0] GEN_14;
  wire [15:0] T_187;
  wire [13:0] T_188;
  wire [15:0] GEN_15;
  wire [15:0] T_189;
  wire [15:0] T_191;
  wire [15:0] T_192;
  wire [14:0] T_196;
  wire [15:0] GEN_16;
  wire [15:0] T_197;
  wire [14:0] T_198;
  wire [15:0] GEN_17;
  wire [15:0] T_199;
  wire [15:0] T_201;
  wire [15:0] T_202;
  wire [3:0] T_203;
  wire [1:0] T_204;
  wire  T_205;
  wire  T_206;
  wire [1:0] T_207;
  wire [1:0] T_208;
  wire  T_209;
  wire  T_210;
  wire [1:0] T_211;
  wire [3:0] T_212;
  wire [19:0] T_213;
  wire [19:0] T_215;
  wire [52:0] CExtraMask;
  wire [52:0] T_216;
  wire [52:0] negSigC;
  wire [107:0] T_220;
  wire [53:0] T_221;
  wire [161:0] T_222;
  wire [161:0] T_223;
  wire [161:0] T_224;
  wire [52:0] T_225;
  wire  T_227;
  wire  T_228;
  wire [161:0] T_229;
  wire [162:0] T_230;
  wire [161:0] alignedNegSigC;
  wire [105:0] T_231;
  wire  T_233;
  wire  T_235;
  wire  T_237;
  wire  T_238;
  wire [54:0] T_239;
  assign io_mulAddA = sigA;
  assign io_mulAddB = sigB;
  assign io_mulAddC = T_231;
  assign io_toPostMul_highExpA = T_42;
  assign io_toPostMul_isNaN_isQuietNaNA = T_233;
  assign io_toPostMul_highExpB = T_46;
  assign io_toPostMul_isNaN_isQuietNaNB = T_235;
  assign io_toPostMul_signProd = signProd;
  assign io_toPostMul_isZeroProd = isZeroProd;
  assign io_toPostMul_opSignC = opSignC;
  assign io_toPostMul_highExpC = T_52;
  assign io_toPostMul_isNaN_isQuietNaNC = T_237;
  assign io_toPostMul_isCDominant = isCDominant;
  assign io_toPostMul_CAlignDist_0 = CAlignDist_0;
  assign io_toPostMul_CAlignDist = CAlignDist;
  assign io_toPostMul_bit0AlignedNegSigC = T_238;
  assign io_toPostMul_highAlignedNegSigC = T_239;
  assign io_toPostMul_sExpSum = sExpSum;
  assign io_toPostMul_roundingMode = io_roundingMode;
  assign signA = io_a[64];
  assign expA = io_a[63:52];
  assign fractA = io_a[51:0];
  assign T_42 = expA[11:9];
  assign isZeroA = T_42 == 3'h0;
  assign T_45 = isZeroA == 1'h0;
  assign sigA = {T_45,fractA};
  assign signB = io_b[64];
  assign expB = io_b[63:52];
  assign fractB = io_b[51:0];
  assign T_46 = expB[11:9];
  assign isZeroB = T_46 == 3'h0;
  assign T_49 = isZeroB == 1'h0;
  assign sigB = {T_49,fractB};
  assign T_50 = io_c[64];
  assign T_51 = io_op[0];
  assign opSignC = T_50 ^ T_51;
  assign expC = io_c[63:52];
  assign fractC = io_c[51:0];
  assign T_52 = expC[11:9];
  assign isZeroC = T_52 == 3'h0;
  assign T_55 = isZeroC == 1'h0;
  assign sigC = {T_55,fractC};
  assign T_56 = signA ^ signB;
  assign T_57 = io_op[1];
  assign signProd = T_56 ^ T_57;
  assign isZeroProd = isZeroA | isZeroB;
  assign T_58 = expB[11];
  assign T_60 = T_58 == 1'h0;
  assign T_64 = T_60 ? 3'h7 : 3'h0;
  assign T_65 = expB[10:0];
  assign T_66 = {T_64,T_65};
  assign GEN_0 = {{2'd0}, expA};
  assign T_67 = GEN_0 + T_66;
  assign T_68 = T_67[13:0];
  assign T_70 = T_68 + 14'h38;
  assign sExpAlignedProd = T_70[13:0];
  assign doSubMags = signProd ^ opSignC;
  assign GEN_1 = {{2'd0}, expC};
  assign T_71 = sExpAlignedProd - GEN_1;
  assign sNatCAlignDist = T_71[13:0];
  assign T_72 = sNatCAlignDist[13];
  assign CAlignDist_floor = isZeroProd | T_72;
  assign T_73 = sNatCAlignDist[12:0];
  assign T_75 = T_73 == 13'h0;
  assign CAlignDist_0 = CAlignDist_floor | T_75;
  assign T_80 = T_73 < 13'h36;
  assign T_81 = CAlignDist_floor | T_80;
  assign isCDominant = T_55 & T_81;
  assign T_85 = T_73 < 13'ha1;
  assign T_86 = sNatCAlignDist[7:0];
  assign T_88 = T_85 ? T_86 : 8'ha1;
  assign CAlignDist = CAlignDist_floor ? 8'h0 : T_88;
  assign sExpSum = CAlignDist_floor ? {{2'd0}, expC} : sExpAlignedProd;
  assign T_89 = CAlignDist[7];
  assign T_90 = CAlignDist[6:0];
  assign T_91 = T_90[6];
  assign T_92 = T_90[5:0];
  assign T_95 = $signed(65'sh10000000000000000) >>> T_92;
  assign T_96 = T_95[63:31];
  assign T_97 = T_96[31:0];
  assign T_102 = T_97[31:16];
  assign T_103 = {{16'd0}, T_102};
  assign T_104 = T_97[15:0];
  assign GEN_2 = {{16'd0}, T_104};
  assign T_105 = GEN_2 << 16;
  assign T_107 = T_105 & 32'hffff0000;
  assign T_108 = T_103 | T_107;
  assign T_112 = T_108[31:8];
  assign GEN_3 = {{8'd0}, T_112};
  assign T_113 = GEN_3 & 32'hff00ff;
  assign T_114 = T_108[23:0];
  assign GEN_4 = {{8'd0}, T_114};
  assign T_115 = GEN_4 << 8;
  assign T_117 = T_115 & 32'hff00ff00;
  assign T_118 = T_113 | T_117;
  assign T_122 = T_118[31:4];
  assign GEN_5 = {{4'd0}, T_122};
  assign T_123 = GEN_5 & 32'hf0f0f0f;
  assign T_124 = T_118[27:0];
  assign GEN_6 = {{4'd0}, T_124};
  assign T_125 = GEN_6 << 4;
  assign T_127 = T_125 & 32'hf0f0f0f0;
  assign T_128 = T_123 | T_127;
  assign T_132 = T_128[31:2];
  assign GEN_7 = {{2'd0}, T_132};
  assign T_133 = GEN_7 & 32'h33333333;
  assign T_134 = T_128[29:0];
  assign GEN_8 = {{2'd0}, T_134};
  assign T_135 = GEN_8 << 2;
  assign T_137 = T_135 & 32'hcccccccc;
  assign T_138 = T_133 | T_137;
  assign T_142 = T_138[31:1];
  assign GEN_9 = {{1'd0}, T_142};
  assign T_143 = GEN_9 & 32'h55555555;
  assign T_144 = T_138[30:0];
  assign GEN_10 = {{1'd0}, T_144};
  assign T_145 = GEN_10 << 1;
  assign T_147 = T_145 & 32'haaaaaaaa;
  assign T_148 = T_143 | T_147;
  assign T_149 = T_96[32];
  assign T_150 = {T_148,T_149};
  assign T_151 = ~ T_150;
  assign T_152 = T_91 ? 33'h0 : T_151;
  assign T_153 = ~ T_152;
  assign T_155 = {T_153,20'hfffff};
  assign T_160 = T_95[19:0];
  assign T_161 = T_160[15:0];
  assign T_166 = T_161[15:8];
  assign T_167 = {{8'd0}, T_166};
  assign T_168 = T_161[7:0];
  assign GEN_11 = {{8'd0}, T_168};
  assign T_169 = GEN_11 << 8;
  assign T_171 = T_169 & 16'hff00;
  assign T_172 = T_167 | T_171;
  assign T_176 = T_172[15:4];
  assign GEN_12 = {{4'd0}, T_176};
  assign T_177 = GEN_12 & 16'hf0f;
  assign T_178 = T_172[11:0];
  assign GEN_13 = {{4'd0}, T_178};
  assign T_179 = GEN_13 << 4;
  assign T_181 = T_179 & 16'hf0f0;
  assign T_182 = T_177 | T_181;
  assign T_186 = T_182[15:2];
  assign GEN_14 = {{2'd0}, T_186};
  assign T_187 = GEN_14 & 16'h3333;
  assign T_188 = T_182[13:0];
  assign GEN_15 = {{2'd0}, T_188};
  assign T_189 = GEN_15 << 2;
  assign T_191 = T_189 & 16'hcccc;
  assign T_192 = T_187 | T_191;
  assign T_196 = T_192[15:1];
  assign GEN_16 = {{1'd0}, T_196};
  assign T_197 = GEN_16 & 16'h5555;
  assign T_198 = T_192[14:0];
  assign GEN_17 = {{1'd0}, T_198};
  assign T_199 = GEN_17 << 1;
  assign T_201 = T_199 & 16'haaaa;
  assign T_202 = T_197 | T_201;
  assign T_203 = T_160[19:16];
  assign T_204 = T_203[1:0];
  assign T_205 = T_204[0];
  assign T_206 = T_204[1];
  assign T_207 = {T_205,T_206};
  assign T_208 = T_203[3:2];
  assign T_209 = T_208[0];
  assign T_210 = T_208[1];
  assign T_211 = {T_209,T_210};
  assign T_212 = {T_207,T_211};
  assign T_213 = {T_202,T_212};
  assign T_215 = T_91 ? T_213 : 20'h0;
  assign CExtraMask = T_89 ? T_155 : {{33'd0}, T_215};
  assign T_216 = ~ sigC;
  assign negSigC = doSubMags ? T_216 : sigC;
  assign T_220 = doSubMags ? 108'hfffffffffffffffffffffffffff : 108'h0;
  assign T_221 = {doSubMags,negSigC};
  assign T_222 = {T_221,T_220};
  assign T_223 = $signed(T_222);
  assign T_224 = $signed(T_223) >>> CAlignDist;
  assign T_225 = sigC & CExtraMask;
  assign T_227 = T_225 != 53'h0;
  assign T_228 = T_227 ^ doSubMags;
  assign T_229 = $unsigned(T_224);
  assign T_230 = {T_229,T_228};
  assign alignedNegSigC = T_230[161:0];
  assign T_231 = alignedNegSigC[106:1];
  assign T_233 = fractA[51];
  assign T_235 = fractB[51];
  assign T_237 = fractC[51];
  assign T_238 = alignedNegSigC[0];
  assign T_239 = alignedNegSigC[161:107];
endmodule
module MulAddRecFN_postMul_1(
  input   clk,
  input   reset,
  input  [2:0] io_fromPreMul_highExpA,
  input   io_fromPreMul_isNaN_isQuietNaNA,
  input  [2:0] io_fromPreMul_highExpB,
  input   io_fromPreMul_isNaN_isQuietNaNB,
  input   io_fromPreMul_signProd,
  input   io_fromPreMul_isZeroProd,
  input   io_fromPreMul_opSignC,
  input  [2:0] io_fromPreMul_highExpC,
  input   io_fromPreMul_isNaN_isQuietNaNC,
  input   io_fromPreMul_isCDominant,
  input   io_fromPreMul_CAlignDist_0,
  input  [7:0] io_fromPreMul_CAlignDist,
  input   io_fromPreMul_bit0AlignedNegSigC,
  input  [54:0] io_fromPreMul_highAlignedNegSigC,
  input  [13:0] io_fromPreMul_sExpSum,
  input  [1:0] io_fromPreMul_roundingMode,
  input  [106:0] io_mulAddResult,
  output [64:0] io_out,
  output [4:0] io_exceptionFlags
);
  wire  isZeroA;
  wire [1:0] T_38;
  wire  isSpecialA;
  wire  T_40;
  wire  T_42;
  wire  isInfA;
  wire  isNaNA;
  wire  T_45;
  wire  isSigNaNA;
  wire  isZeroB;
  wire [1:0] T_47;
  wire  isSpecialB;
  wire  T_49;
  wire  T_51;
  wire  isInfB;
  wire  isNaNB;
  wire  T_54;
  wire  isSigNaNB;
  wire  isZeroC;
  wire [1:0] T_56;
  wire  isSpecialC;
  wire  T_58;
  wire  T_60;
  wire  isInfC;
  wire  isNaNC;
  wire  T_63;
  wire  isSigNaNC;
  wire  roundingMode_nearest_even;
  wire  roundingMode_min;
  wire  roundingMode_max;
  wire  doSubMags;
  wire  T_66;
  wire [55:0] T_68;
  wire [54:0] T_69;
  wire [54:0] T_70;
  wire [105:0] T_71;
  wire [160:0] T_72;
  wire [161:0] sigSum;
  wire [107:0] T_74;
  wire [108:0] GEN_0;
  wire [108:0] T_77;
  wire [108:0] T_78;
  wire [107:0] T_80;
  wire [43:0] T_81;
  wire [63:0] T_82;
  wire  T_84;
  wire [11:0] T_85;
  wire [31:0] T_86;
  wire  T_88;
  wire [3:0] T_89;
  wire [7:0] T_90;
  wire  T_92;
  wire  T_93;
  wire  T_95;
  wire  T_97;
  wire [1:0] T_99;
  wire [1:0] T_100;
  wire [3:0] T_101;
  wire [3:0] T_102;
  wire  T_104;
  wire  T_105;
  wire  T_107;
  wire  T_109;
  wire [1:0] T_111;
  wire [1:0] T_112;
  wire  T_113;
  wire  T_115;
  wire  T_117;
  wire [1:0] T_119;
  wire [1:0] T_120;
  wire [1:0] T_121;
  wire [2:0] T_122;
  wire [2:0] T_123;
  wire [3:0] T_124;
  wire [15:0] T_125;
  wire [15:0] T_126;
  wire  T_128;
  wire [7:0] T_129;
  wire [7:0] T_130;
  wire  T_132;
  wire [3:0] T_133;
  wire [3:0] T_134;
  wire  T_136;
  wire  T_137;
  wire  T_139;
  wire  T_141;
  wire [1:0] T_143;
  wire [1:0] T_144;
  wire  T_145;
  wire  T_147;
  wire  T_149;
  wire [1:0] T_151;
  wire [1:0] T_152;
  wire [1:0] T_153;
  wire [2:0] T_154;
  wire [3:0] T_155;
  wire [3:0] T_156;
  wire  T_158;
  wire  T_159;
  wire  T_161;
  wire  T_163;
  wire [1:0] T_165;
  wire [1:0] T_166;
  wire  T_167;
  wire  T_169;
  wire  T_171;
  wire [1:0] T_173;
  wire [1:0] T_174;
  wire [1:0] T_175;
  wire [2:0] T_176;
  wire [2:0] T_177;
  wire [3:0] T_178;
  wire [7:0] T_179;
  wire [7:0] T_180;
  wire  T_182;
  wire [3:0] T_183;
  wire [3:0] T_184;
  wire  T_186;
  wire  T_187;
  wire  T_189;
  wire  T_191;
  wire [1:0] T_193;
  wire [1:0] T_194;
  wire  T_195;
  wire  T_197;
  wire  T_199;
  wire [1:0] T_201;
  wire [1:0] T_202;
  wire [1:0] T_203;
  wire [2:0] T_204;
  wire [3:0] T_205;
  wire [3:0] T_206;
  wire  T_208;
  wire  T_209;
  wire  T_211;
  wire  T_213;
  wire [1:0] T_215;
  wire [1:0] T_216;
  wire  T_217;
  wire  T_219;
  wire  T_221;
  wire [1:0] T_223;
  wire [1:0] T_224;
  wire [1:0] T_225;
  wire [2:0] T_226;
  wire [2:0] T_227;
  wire [3:0] T_228;
  wire [3:0] T_229;
  wire [4:0] T_230;
  wire [4:0] T_231;
  wire [5:0] T_232;
  wire [31:0] T_233;
  wire [31:0] T_234;
  wire  T_236;
  wire [15:0] T_237;
  wire [15:0] T_238;
  wire  T_240;
  wire [7:0] T_241;
  wire [7:0] T_242;
  wire  T_244;
  wire [3:0] T_245;
  wire [3:0] T_246;
  wire  T_248;
  wire  T_249;
  wire  T_251;
  wire  T_253;
  wire [1:0] T_255;
  wire [1:0] T_256;
  wire  T_257;
  wire  T_259;
  wire  T_261;
  wire [1:0] T_263;
  wire [1:0] T_264;
  wire [1:0] T_265;
  wire [2:0] T_266;
  wire [3:0] T_267;
  wire [3:0] T_268;
  wire  T_270;
  wire  T_271;
  wire  T_273;
  wire  T_275;
  wire [1:0] T_277;
  wire [1:0] T_278;
  wire  T_279;
  wire  T_281;
  wire  T_283;
  wire [1:0] T_285;
  wire [1:0] T_286;
  wire [1:0] T_287;
  wire [2:0] T_288;
  wire [2:0] T_289;
  wire [3:0] T_290;
  wire [7:0] T_291;
  wire [7:0] T_292;
  wire  T_294;
  wire [3:0] T_295;
  wire [3:0] T_296;
  wire  T_298;
  wire  T_299;
  wire  T_301;
  wire  T_303;
  wire [1:0] T_305;
  wire [1:0] T_306;
  wire  T_307;
  wire  T_309;
  wire  T_311;
  wire [1:0] T_313;
  wire [1:0] T_314;
  wire [1:0] T_315;
  wire [2:0] T_316;
  wire [3:0] T_317;
  wire [3:0] T_318;
  wire  T_320;
  wire  T_321;
  wire  T_323;
  wire  T_325;
  wire [1:0] T_327;
  wire [1:0] T_328;
  wire  T_329;
  wire  T_331;
  wire  T_333;
  wire [1:0] T_335;
  wire [1:0] T_336;
  wire [1:0] T_337;
  wire [2:0] T_338;
  wire [2:0] T_339;
  wire [3:0] T_340;
  wire [3:0] T_341;
  wire [4:0] T_342;
  wire [15:0] T_343;
  wire [15:0] T_344;
  wire  T_346;
  wire [7:0] T_347;
  wire [7:0] T_348;
  wire  T_350;
  wire [3:0] T_351;
  wire [3:0] T_352;
  wire  T_354;
  wire  T_355;
  wire  T_357;
  wire  T_359;
  wire [1:0] T_361;
  wire [1:0] T_362;
  wire  T_363;
  wire  T_365;
  wire  T_367;
  wire [1:0] T_369;
  wire [1:0] T_370;
  wire [1:0] T_371;
  wire [2:0] T_372;
  wire [3:0] T_373;
  wire [3:0] T_374;
  wire  T_376;
  wire  T_377;
  wire  T_379;
  wire  T_381;
  wire [1:0] T_383;
  wire [1:0] T_384;
  wire  T_385;
  wire  T_387;
  wire  T_389;
  wire [1:0] T_391;
  wire [1:0] T_392;
  wire [1:0] T_393;
  wire [2:0] T_394;
  wire [2:0] T_395;
  wire [3:0] T_396;
  wire [7:0] T_397;
  wire [7:0] T_398;
  wire  T_400;
  wire [3:0] T_401;
  wire [3:0] T_402;
  wire  T_404;
  wire  T_405;
  wire  T_407;
  wire  T_409;
  wire [1:0] T_411;
  wire [1:0] T_412;
  wire  T_413;
  wire  T_415;
  wire  T_417;
  wire [1:0] T_419;
  wire [1:0] T_420;
  wire [1:0] T_421;
  wire [2:0] T_422;
  wire [3:0] T_423;
  wire [3:0] T_424;
  wire  T_426;
  wire  T_427;
  wire  T_429;
  wire  T_431;
  wire [1:0] T_433;
  wire [1:0] T_434;
  wire  T_435;
  wire  T_437;
  wire  T_439;
  wire [1:0] T_441;
  wire [1:0] T_442;
  wire [1:0] T_443;
  wire [2:0] T_444;
  wire [2:0] T_445;
  wire [3:0] T_446;
  wire [3:0] T_447;
  wire [4:0] T_448;
  wire [4:0] T_449;
  wire [5:0] T_450;
  wire [5:0] T_451;
  wire [6:0] T_452;
  wire [7:0] GEN_2;
  wire [8:0] T_453;
  wire [7:0] estNormPos_dist;
  wire [31:0] T_454;
  wire  T_456;
  wire [43:0] T_457;
  wire  T_459;
  wire [1:0] firstReduceSigSum;
  wire [161:0] complSigSum;
  wire [31:0] T_460;
  wire  T_462;
  wire [43:0] T_463;
  wire  T_465;
  wire [1:0] firstReduceComplSigSum;
  wire  T_466;
  wire [8:0] T_468;
  wire [7:0] T_469;
  wire [5:0] T_470;
  wire [7:0] CDom_estNormDist;
  wire  T_472;
  wire  T_473;
  wire  T_475;
  wire  T_476;
  wire [85:0] T_477;
  wire  T_479;
  wire [86:0] T_480;
  wire [86:0] T_482;
  wire  T_486;
  wire [85:0] T_487;
  wire  T_488;
  wire [86:0] T_489;
  wire [86:0] T_491;
  wire [86:0] T_492;
  wire  T_496;
  wire [85:0] T_497;
  wire  T_499;
  wire [86:0] T_500;
  wire [86:0] T_502;
  wire [86:0] T_503;
  wire  T_505;
  wire [85:0] T_506;
  wire  T_507;
  wire [86:0] T_508;
  wire [86:0] T_510;
  wire [86:0] CDom_firstNormAbsSigSum;
  wire [64:0] T_511;
  wire  T_514;
  wire  T_516;
  wire [65:0] T_517;
  wire  T_519;
  wire  T_520;
  wire [85:0] T_524;
  wire [86:0] T_525;
  wire [86:0] T_526;
  wire [85:0] T_527;
  wire [10:0] T_528;
  wire  T_530;
  wire [10:0] T_531;
  wire  T_533;
  wire  T_534;
  wire [86:0] T_535;
  wire  T_536;
  wire  T_537;
  wire [64:0] T_538;
  wire [21:0] T_542;
  wire [86:0] T_543;
  wire [86:0] T_544;
  wire [32:0] T_546;
  wire [53:0] T_550;
  wire [86:0] T_551;
  wire [86:0] T_552;
  wire [86:0] notCDom_pos_firstNormAbsSigSum;
  wire [63:0] T_553;
  wire [64:0] T_555;
  wire [1:0] T_558;
  wire [87:0] GEN_3;
  wire [87:0] T_559;
  wire [87:0] T_560;
  wire [86:0] T_561;
  wire  T_564;
  wire [87:0] T_565;
  wire [65:0] T_568;
  wire [87:0] GEN_4;
  wire [87:0] T_569;
  wire [87:0] T_570;
  wire [33:0] T_572;
  wire [87:0] GEN_5;
  wire [87:0] T_573;
  wire [87:0] T_574;
  wire [87:0] notCDom_neg_cFirstNormAbsSigSum;
  wire  notCDom_signSigSum;
  wire  T_576;
  wire  T_577;
  wire  doNegSignSum;
  wire [7:0] estNormDist;
  wire [87:0] T_579;
  wire [86:0] T_580;
  wire [87:0] cFirstNormAbsSigSum;
  wire  T_582;
  wire  T_584;
  wire  T_585;
  wire  doIncrSig;
  wire [4:0] estNormDist_5;
  wire [4:0] normTo2ShiftDist;
  wire [32:0] T_587;
  wire [30:0] T_588;
  wire [15:0] T_589;
  wire [7:0] T_594;
  wire [15:0] T_595;
  wire [7:0] T_596;
  wire [15:0] GEN_6;
  wire [15:0] T_597;
  wire [15:0] T_599;
  wire [15:0] T_600;
  wire [11:0] T_604;
  wire [15:0] GEN_7;
  wire [15:0] T_605;
  wire [11:0] T_606;
  wire [15:0] GEN_8;
  wire [15:0] T_607;
  wire [15:0] T_609;
  wire [15:0] T_610;
  wire [13:0] T_614;
  wire [15:0] GEN_9;
  wire [15:0] T_615;
  wire [13:0] T_616;
  wire [15:0] GEN_10;
  wire [15:0] T_617;
  wire [15:0] T_619;
  wire [15:0] T_620;
  wire [14:0] T_624;
  wire [15:0] GEN_11;
  wire [15:0] T_625;
  wire [14:0] T_626;
  wire [15:0] GEN_12;
  wire [15:0] T_627;
  wire [15:0] T_629;
  wire [15:0] T_630;
  wire [14:0] T_631;
  wire [7:0] T_632;
  wire [3:0] T_637;
  wire [7:0] T_638;
  wire [3:0] T_639;
  wire [7:0] GEN_13;
  wire [7:0] T_640;
  wire [7:0] T_642;
  wire [7:0] T_643;
  wire [5:0] T_647;
  wire [7:0] GEN_14;
  wire [7:0] T_648;
  wire [5:0] T_649;
  wire [7:0] GEN_15;
  wire [7:0] T_650;
  wire [7:0] T_652;
  wire [7:0] T_653;
  wire [6:0] T_657;
  wire [7:0] GEN_16;
  wire [7:0] T_658;
  wire [6:0] T_659;
  wire [7:0] GEN_17;
  wire [7:0] T_660;
  wire [7:0] T_662;
  wire [7:0] T_663;
  wire [6:0] T_664;
  wire [3:0] T_665;
  wire [1:0] T_666;
  wire  T_667;
  wire  T_668;
  wire [1:0] T_669;
  wire [1:0] T_670;
  wire  T_671;
  wire  T_672;
  wire [1:0] T_673;
  wire [3:0] T_674;
  wire [2:0] T_675;
  wire [1:0] T_676;
  wire  T_677;
  wire  T_678;
  wire [1:0] T_679;
  wire  T_680;
  wire [2:0] T_681;
  wire [6:0] T_682;
  wire [14:0] T_683;
  wire [30:0] T_684;
  wire [31:0] absSigSumExtraMask;
  wire [86:0] T_686;
  wire [86:0] T_687;
  wire [31:0] T_688;
  wire [31:0] T_689;
  wire [31:0] T_690;
  wire  T_692;
  wire [31:0] T_694;
  wire  T_696;
  wire  T_697;
  wire [87:0] T_698;
  wire [56:0] sigX3;
  wire [1:0] T_699;
  wire  sigX3Shift1;
  wire [13:0] GEN_18;
  wire [14:0] T_701;
  wire [13:0] sExpX3;
  wire [2:0] T_702;
  wire  isZeroY;
  wire  T_704;
  wire  signY;
  wire [12:0] sExpX3_13;
  wire  T_705;
  wire [55:0] T_709;
  wire [12:0] T_710;
  wire  T_711;
  wire [11:0] T_712;
  wire  T_713;
  wire [10:0] T_714;
  wire  T_715;
  wire [9:0] T_716;
  wire  T_717;
  wire [8:0] T_718;
  wire  T_720;
  wire [7:0] T_721;
  wire  T_723;
  wire [6:0] T_724;
  wire  T_726;
  wire [5:0] T_727;
  wire [64:0] T_730;
  wire [49:0] T_731;
  wire [31:0] T_732;
  wire [15:0] T_737;
  wire [31:0] T_738;
  wire [15:0] T_739;
  wire [31:0] GEN_19;
  wire [31:0] T_740;
  wire [31:0] T_742;
  wire [31:0] T_743;
  wire [23:0] T_747;
  wire [31:0] GEN_20;
  wire [31:0] T_748;
  wire [23:0] T_749;
  wire [31:0] GEN_21;
  wire [31:0] T_750;
  wire [31:0] T_752;
  wire [31:0] T_753;
  wire [27:0] T_757;
  wire [31:0] GEN_22;
  wire [31:0] T_758;
  wire [27:0] T_759;
  wire [31:0] GEN_23;
  wire [31:0] T_760;
  wire [31:0] T_762;
  wire [31:0] T_763;
  wire [29:0] T_767;
  wire [31:0] GEN_24;
  wire [31:0] T_768;
  wire [29:0] T_769;
  wire [31:0] GEN_25;
  wire [31:0] T_770;
  wire [31:0] T_772;
  wire [31:0] T_773;
  wire [30:0] T_777;
  wire [31:0] GEN_26;
  wire [31:0] T_778;
  wire [30:0] T_779;
  wire [31:0] GEN_27;
  wire [31:0] T_780;
  wire [31:0] T_782;
  wire [31:0] T_783;
  wire [17:0] T_784;
  wire [15:0] T_785;
  wire [7:0] T_790;
  wire [15:0] T_791;
  wire [7:0] T_792;
  wire [15:0] GEN_28;
  wire [15:0] T_793;
  wire [15:0] T_795;
  wire [15:0] T_796;
  wire [11:0] T_800;
  wire [15:0] GEN_29;
  wire [15:0] T_801;
  wire [11:0] T_802;
  wire [15:0] GEN_30;
  wire [15:0] T_803;
  wire [15:0] T_805;
  wire [15:0] T_806;
  wire [13:0] T_810;
  wire [15:0] GEN_31;
  wire [15:0] T_811;
  wire [13:0] T_812;
  wire [15:0] GEN_32;
  wire [15:0] T_813;
  wire [15:0] T_815;
  wire [15:0] T_816;
  wire [14:0] T_820;
  wire [15:0] GEN_33;
  wire [15:0] T_821;
  wire [14:0] T_822;
  wire [15:0] GEN_34;
  wire [15:0] T_823;
  wire [15:0] T_825;
  wire [15:0] T_826;
  wire [1:0] T_827;
  wire  T_828;
  wire  T_829;
  wire [1:0] T_830;
  wire [17:0] T_831;
  wire [49:0] T_832;
  wire [49:0] T_833;
  wire [49:0] T_834;
  wire [49:0] T_835;
  wire [49:0] T_836;
  wire [49:0] T_837;
  wire [49:0] T_838;
  wire [49:0] T_839;
  wire [49:0] T_840;
  wire [49:0] T_841;
  wire [49:0] T_842;
  wire [49:0] T_843;
  wire [49:0] T_844;
  wire [53:0] T_846;
  wire [3:0] T_857;
  wire [1:0] T_858;
  wire  T_859;
  wire  T_860;
  wire [1:0] T_861;
  wire [1:0] T_862;
  wire  T_863;
  wire  T_864;
  wire [1:0] T_865;
  wire [3:0] T_866;
  wire [3:0] T_868;
  wire [3:0] T_870;
  wire [3:0] T_872;
  wire [3:0] T_874;
  wire [53:0] T_875;
  wire [53:0] T_877;
  wire [53:0] T_879;
  wire  T_880;
  wire [53:0] GEN_35;
  wire [53:0] T_881;
  wire [55:0] T_883;
  wire [55:0] roundMask;
  wire [54:0] T_884;
  wire [54:0] T_885;
  wire [55:0] GEN_36;
  wire [55:0] roundPosMask;
  wire [56:0] GEN_37;
  wire [56:0] T_886;
  wire  roundPosBit;
  wire [56:0] GEN_38;
  wire [56:0] T_889;
  wire  anyRoundExtra;
  wire [56:0] T_891;
  wire [56:0] T_893;
  wire  allRoundExtra;
  wire  anyRound;
  wire  allRound;
  wire  roundDirectUp;
  wire  T_896;
  wire  T_897;
  wire  T_898;
  wire  T_899;
  wire  T_902;
  wire  T_903;
  wire  T_904;
  wire  T_905;
  wire  T_906;
  wire  T_907;
  wire  T_908;
  wire  T_909;
  wire  T_910;
  wire  roundUp;
  wire  T_914;
  wire  T_915;
  wire  T_916;
  wire  T_917;
  wire  T_919;
  wire  T_920;
  wire  roundEven;
  wire  T_922;
  wire  roundInexact;
  wire [56:0] GEN_40;
  wire [56:0] T_923;
  wire [54:0] T_924;
  wire [55:0] T_926;
  wire [54:0] T_927;
  wire  T_929;
  wire  T_931;
  wire  T_932;
  wire [55:0] T_933;
  wire [56:0] GEN_41;
  wire [56:0] T_934;
  wire [54:0] T_935;
  wire [54:0] T_937;
  wire [54:0] T_939;
  wire [54:0] T_940;
  wire [54:0] T_943;
  wire [54:0] T_945;
  wire [54:0] sigY3;
  wire  T_946;
  wire [14:0] T_948;
  wire [13:0] T_949;
  wire [13:0] T_951;
  wire  T_952;
  wire [13:0] T_954;
  wire [13:0] T_955;
  wire [1:0] T_956;
  wire  T_958;
  wire [14:0] T_960;
  wire [13:0] T_961;
  wire [13:0] T_963;
  wire [13:0] sExpY;
  wire [11:0] expY;
  wire [51:0] T_964;
  wire [51:0] T_965;
  wire [51:0] fractY;
  wire [2:0] T_966;
  wire  overflowY;
  wire  T_969;
  wire  T_970;
  wire  T_973;
  wire  T_974;
  wire  totalUnderflowY;
  wire [10:0] T_978;
  wire [12:0] GEN_42;
  wire  T_979;
  wire  T_980;
  wire  underflowY;
  wire  T_981;
  wire  T_983;
  wire  T_984;
  wire  roundMagUp;
  wire  overflowY_roundMagUp;
  wire  mulSpecial;
  wire  addSpecial;
  wire  notSpecial_addZeros;
  wire  T_986;
  wire  T_988;
  wire  commonCase;
  wire  T_989;
  wire  T_990;
  wire  T_991;
  wire  T_993;
  wire  T_995;
  wire  T_996;
  wire  T_997;
  wire  T_998;
  wire  T_999;
  wire  T_1000;
  wire  notSigNaN_invalid;
  wire  T_1001;
  wire  T_1002;
  wire  invalid;
  wire  overflow;
  wire  underflow;
  wire  T_1003;
  wire  inexact;
  wire  T_1004;
  wire  notSpecial_isZeroOut;
  wire  T_1005;
  wire  pegMinFiniteMagOut;
  wire  T_1007;
  wire  pegMaxFiniteMagOut;
  wire  T_1009;
  wire  T_1010;
  wire  notNaN_isInfOut;
  wire  T_1011;
  wire  T_1012;
  wire  isNaNOut;
  wire  T_1015;
  wire  T_1017;
  wire  T_1018;
  wire  T_1019;
  wire  T_1020;
  wire  T_1022;
  wire  T_1023;
  wire  T_1024;
  wire  T_1025;
  wire  T_1028;
  wire  T_1029;
  wire  T_1030;
  wire  uncommonCaseSignOut;
  wire  T_1032;
  wire  T_1033;
  wire  T_1034;
  wire  signOut;
  wire [11:0] T_1037;
  wire [11:0] T_1038;
  wire [11:0] T_1039;
  wire [11:0] T_1043;
  wire [11:0] T_1044;
  wire [11:0] T_1045;
  wire [11:0] T_1048;
  wire [11:0] T_1049;
  wire [11:0] T_1050;
  wire [11:0] T_1053;
  wire [11:0] T_1054;
  wire [11:0] T_1055;
  wire [11:0] T_1058;
  wire [11:0] T_1059;
  wire [11:0] T_1062;
  wire [11:0] T_1063;
  wire [11:0] T_1066;
  wire [11:0] T_1067;
  wire [11:0] T_1070;
  wire [11:0] expOut;
  wire  T_1071;
  wire  T_1072;
  wire [51:0] T_1076;
  wire [51:0] T_1077;
  wire [51:0] T_1081;
  wire [51:0] fractOut;
  wire [12:0] T_1082;
  wire [64:0] T_1083;
  wire [1:0] T_1085;
  wire [1:0] T_1086;
  wire [2:0] T_1087;
  wire [4:0] T_1088;
  assign io_out = T_1083;
  assign io_exceptionFlags = T_1088;
  assign isZeroA = io_fromPreMul_highExpA == 3'h0;
  assign T_38 = io_fromPreMul_highExpA[2:1];
  assign isSpecialA = T_38 == 2'h3;
  assign T_40 = io_fromPreMul_highExpA[0];
  assign T_42 = T_40 == 1'h0;
  assign isInfA = isSpecialA & T_42;
  assign isNaNA = isSpecialA & T_40;
  assign T_45 = io_fromPreMul_isNaN_isQuietNaNA == 1'h0;
  assign isSigNaNA = isNaNA & T_45;
  assign isZeroB = io_fromPreMul_highExpB == 3'h0;
  assign T_47 = io_fromPreMul_highExpB[2:1];
  assign isSpecialB = T_47 == 2'h3;
  assign T_49 = io_fromPreMul_highExpB[0];
  assign T_51 = T_49 == 1'h0;
  assign isInfB = isSpecialB & T_51;
  assign isNaNB = isSpecialB & T_49;
  assign T_54 = io_fromPreMul_isNaN_isQuietNaNB == 1'h0;
  assign isSigNaNB = isNaNB & T_54;
  assign isZeroC = io_fromPreMul_highExpC == 3'h0;
  assign T_56 = io_fromPreMul_highExpC[2:1];
  assign isSpecialC = T_56 == 2'h3;
  assign T_58 = io_fromPreMul_highExpC[0];
  assign T_60 = T_58 == 1'h0;
  assign isInfC = isSpecialC & T_60;
  assign isNaNC = isSpecialC & T_58;
  assign T_63 = io_fromPreMul_isNaN_isQuietNaNC == 1'h0;
  assign isSigNaNC = isNaNC & T_63;
  assign roundingMode_nearest_even = io_fromPreMul_roundingMode == 2'h0;
  assign roundingMode_min = io_fromPreMul_roundingMode == 2'h2;
  assign roundingMode_max = io_fromPreMul_roundingMode == 2'h3;
  assign doSubMags = io_fromPreMul_signProd ^ io_fromPreMul_opSignC;
  assign T_66 = io_mulAddResult[106];
  assign T_68 = io_fromPreMul_highAlignedNegSigC + 55'h1;
  assign T_69 = T_68[54:0];
  assign T_70 = T_66 ? T_69 : io_fromPreMul_highAlignedNegSigC;
  assign T_71 = io_mulAddResult[105:0];
  assign T_72 = {T_70,T_71};
  assign sigSum = {T_72,io_fromPreMul_bit0AlignedNegSigC};
  assign T_74 = sigSum[108:1];
  assign GEN_0 = {{1'd0}, T_74};
  assign T_77 = GEN_0 << 1;
  assign T_78 = GEN_0 ^ T_77;
  assign T_80 = T_78[107:0];
  assign T_81 = T_80[107:64];
  assign T_82 = T_80[63:0];
  assign T_84 = T_81 != 44'h0;
  assign T_85 = T_81[43:32];
  assign T_86 = T_81[31:0];
  assign T_88 = T_85 != 12'h0;
  assign T_89 = T_85[11:8];
  assign T_90 = T_85[7:0];
  assign T_92 = T_89 != 4'h0;
  assign T_93 = T_89[3];
  assign T_95 = T_89[2];
  assign T_97 = T_89[1];
  assign T_99 = T_95 ? 2'h2 : {{1'd0}, T_97};
  assign T_100 = T_93 ? 2'h3 : T_99;
  assign T_101 = T_90[7:4];
  assign T_102 = T_90[3:0];
  assign T_104 = T_101 != 4'h0;
  assign T_105 = T_101[3];
  assign T_107 = T_101[2];
  assign T_109 = T_101[1];
  assign T_111 = T_107 ? 2'h2 : {{1'd0}, T_109};
  assign T_112 = T_105 ? 2'h3 : T_111;
  assign T_113 = T_102[3];
  assign T_115 = T_102[2];
  assign T_117 = T_102[1];
  assign T_119 = T_115 ? 2'h2 : {{1'd0}, T_117};
  assign T_120 = T_113 ? 2'h3 : T_119;
  assign T_121 = T_104 ? T_112 : T_120;
  assign T_122 = {T_104,T_121};
  assign T_123 = T_92 ? {{1'd0}, T_100} : T_122;
  assign T_124 = {T_92,T_123};
  assign T_125 = T_86[31:16];
  assign T_126 = T_86[15:0];
  assign T_128 = T_125 != 16'h0;
  assign T_129 = T_125[15:8];
  assign T_130 = T_125[7:0];
  assign T_132 = T_129 != 8'h0;
  assign T_133 = T_129[7:4];
  assign T_134 = T_129[3:0];
  assign T_136 = T_133 != 4'h0;
  assign T_137 = T_133[3];
  assign T_139 = T_133[2];
  assign T_141 = T_133[1];
  assign T_143 = T_139 ? 2'h2 : {{1'd0}, T_141};
  assign T_144 = T_137 ? 2'h3 : T_143;
  assign T_145 = T_134[3];
  assign T_147 = T_134[2];
  assign T_149 = T_134[1];
  assign T_151 = T_147 ? 2'h2 : {{1'd0}, T_149};
  assign T_152 = T_145 ? 2'h3 : T_151;
  assign T_153 = T_136 ? T_144 : T_152;
  assign T_154 = {T_136,T_153};
  assign T_155 = T_130[7:4];
  assign T_156 = T_130[3:0];
  assign T_158 = T_155 != 4'h0;
  assign T_159 = T_155[3];
  assign T_161 = T_155[2];
  assign T_163 = T_155[1];
  assign T_165 = T_161 ? 2'h2 : {{1'd0}, T_163};
  assign T_166 = T_159 ? 2'h3 : T_165;
  assign T_167 = T_156[3];
  assign T_169 = T_156[2];
  assign T_171 = T_156[1];
  assign T_173 = T_169 ? 2'h2 : {{1'd0}, T_171};
  assign T_174 = T_167 ? 2'h3 : T_173;
  assign T_175 = T_158 ? T_166 : T_174;
  assign T_176 = {T_158,T_175};
  assign T_177 = T_132 ? T_154 : T_176;
  assign T_178 = {T_132,T_177};
  assign T_179 = T_126[15:8];
  assign T_180 = T_126[7:0];
  assign T_182 = T_179 != 8'h0;
  assign T_183 = T_179[7:4];
  assign T_184 = T_179[3:0];
  assign T_186 = T_183 != 4'h0;
  assign T_187 = T_183[3];
  assign T_189 = T_183[2];
  assign T_191 = T_183[1];
  assign T_193 = T_189 ? 2'h2 : {{1'd0}, T_191};
  assign T_194 = T_187 ? 2'h3 : T_193;
  assign T_195 = T_184[3];
  assign T_197 = T_184[2];
  assign T_199 = T_184[1];
  assign T_201 = T_197 ? 2'h2 : {{1'd0}, T_199};
  assign T_202 = T_195 ? 2'h3 : T_201;
  assign T_203 = T_186 ? T_194 : T_202;
  assign T_204 = {T_186,T_203};
  assign T_205 = T_180[7:4];
  assign T_206 = T_180[3:0];
  assign T_208 = T_205 != 4'h0;
  assign T_209 = T_205[3];
  assign T_211 = T_205[2];
  assign T_213 = T_205[1];
  assign T_215 = T_211 ? 2'h2 : {{1'd0}, T_213};
  assign T_216 = T_209 ? 2'h3 : T_215;
  assign T_217 = T_206[3];
  assign T_219 = T_206[2];
  assign T_221 = T_206[1];
  assign T_223 = T_219 ? 2'h2 : {{1'd0}, T_221};
  assign T_224 = T_217 ? 2'h3 : T_223;
  assign T_225 = T_208 ? T_216 : T_224;
  assign T_226 = {T_208,T_225};
  assign T_227 = T_182 ? T_204 : T_226;
  assign T_228 = {T_182,T_227};
  assign T_229 = T_128 ? T_178 : T_228;
  assign T_230 = {T_128,T_229};
  assign T_231 = T_88 ? {{1'd0}, T_124} : T_230;
  assign T_232 = {T_88,T_231};
  assign T_233 = T_82[63:32];
  assign T_234 = T_82[31:0];
  assign T_236 = T_233 != 32'h0;
  assign T_237 = T_233[31:16];
  assign T_238 = T_233[15:0];
  assign T_240 = T_237 != 16'h0;
  assign T_241 = T_237[15:8];
  assign T_242 = T_237[7:0];
  assign T_244 = T_241 != 8'h0;
  assign T_245 = T_241[7:4];
  assign T_246 = T_241[3:0];
  assign T_248 = T_245 != 4'h0;
  assign T_249 = T_245[3];
  assign T_251 = T_245[2];
  assign T_253 = T_245[1];
  assign T_255 = T_251 ? 2'h2 : {{1'd0}, T_253};
  assign T_256 = T_249 ? 2'h3 : T_255;
  assign T_257 = T_246[3];
  assign T_259 = T_246[2];
  assign T_261 = T_246[1];
  assign T_263 = T_259 ? 2'h2 : {{1'd0}, T_261};
  assign T_264 = T_257 ? 2'h3 : T_263;
  assign T_265 = T_248 ? T_256 : T_264;
  assign T_266 = {T_248,T_265};
  assign T_267 = T_242[7:4];
  assign T_268 = T_242[3:0];
  assign T_270 = T_267 != 4'h0;
  assign T_271 = T_267[3];
  assign T_273 = T_267[2];
  assign T_275 = T_267[1];
  assign T_277 = T_273 ? 2'h2 : {{1'd0}, T_275};
  assign T_278 = T_271 ? 2'h3 : T_277;
  assign T_279 = T_268[3];
  assign T_281 = T_268[2];
  assign T_283 = T_268[1];
  assign T_285 = T_281 ? 2'h2 : {{1'd0}, T_283};
  assign T_286 = T_279 ? 2'h3 : T_285;
  assign T_287 = T_270 ? T_278 : T_286;
  assign T_288 = {T_270,T_287};
  assign T_289 = T_244 ? T_266 : T_288;
  assign T_290 = {T_244,T_289};
  assign T_291 = T_238[15:8];
  assign T_292 = T_238[7:0];
  assign T_294 = T_291 != 8'h0;
  assign T_295 = T_291[7:4];
  assign T_296 = T_291[3:0];
  assign T_298 = T_295 != 4'h0;
  assign T_299 = T_295[3];
  assign T_301 = T_295[2];
  assign T_303 = T_295[1];
  assign T_305 = T_301 ? 2'h2 : {{1'd0}, T_303};
  assign T_306 = T_299 ? 2'h3 : T_305;
  assign T_307 = T_296[3];
  assign T_309 = T_296[2];
  assign T_311 = T_296[1];
  assign T_313 = T_309 ? 2'h2 : {{1'd0}, T_311};
  assign T_314 = T_307 ? 2'h3 : T_313;
  assign T_315 = T_298 ? T_306 : T_314;
  assign T_316 = {T_298,T_315};
  assign T_317 = T_292[7:4];
  assign T_318 = T_292[3:0];
  assign T_320 = T_317 != 4'h0;
  assign T_321 = T_317[3];
  assign T_323 = T_317[2];
  assign T_325 = T_317[1];
  assign T_327 = T_323 ? 2'h2 : {{1'd0}, T_325};
  assign T_328 = T_321 ? 2'h3 : T_327;
  assign T_329 = T_318[3];
  assign T_331 = T_318[2];
  assign T_333 = T_318[1];
  assign T_335 = T_331 ? 2'h2 : {{1'd0}, T_333};
  assign T_336 = T_329 ? 2'h3 : T_335;
  assign T_337 = T_320 ? T_328 : T_336;
  assign T_338 = {T_320,T_337};
  assign T_339 = T_294 ? T_316 : T_338;
  assign T_340 = {T_294,T_339};
  assign T_341 = T_240 ? T_290 : T_340;
  assign T_342 = {T_240,T_341};
  assign T_343 = T_234[31:16];
  assign T_344 = T_234[15:0];
  assign T_346 = T_343 != 16'h0;
  assign T_347 = T_343[15:8];
  assign T_348 = T_343[7:0];
  assign T_350 = T_347 != 8'h0;
  assign T_351 = T_347[7:4];
  assign T_352 = T_347[3:0];
  assign T_354 = T_351 != 4'h0;
  assign T_355 = T_351[3];
  assign T_357 = T_351[2];
  assign T_359 = T_351[1];
  assign T_361 = T_357 ? 2'h2 : {{1'd0}, T_359};
  assign T_362 = T_355 ? 2'h3 : T_361;
  assign T_363 = T_352[3];
  assign T_365 = T_352[2];
  assign T_367 = T_352[1];
  assign T_369 = T_365 ? 2'h2 : {{1'd0}, T_367};
  assign T_370 = T_363 ? 2'h3 : T_369;
  assign T_371 = T_354 ? T_362 : T_370;
  assign T_372 = {T_354,T_371};
  assign T_373 = T_348[7:4];
  assign T_374 = T_348[3:0];
  assign T_376 = T_373 != 4'h0;
  assign T_377 = T_373[3];
  assign T_379 = T_373[2];
  assign T_381 = T_373[1];
  assign T_383 = T_379 ? 2'h2 : {{1'd0}, T_381};
  assign T_384 = T_377 ? 2'h3 : T_383;
  assign T_385 = T_374[3];
  assign T_387 = T_374[2];
  assign T_389 = T_374[1];
  assign T_391 = T_387 ? 2'h2 : {{1'd0}, T_389};
  assign T_392 = T_385 ? 2'h3 : T_391;
  assign T_393 = T_376 ? T_384 : T_392;
  assign T_394 = {T_376,T_393};
  assign T_395 = T_350 ? T_372 : T_394;
  assign T_396 = {T_350,T_395};
  assign T_397 = T_344[15:8];
  assign T_398 = T_344[7:0];
  assign T_400 = T_397 != 8'h0;
  assign T_401 = T_397[7:4];
  assign T_402 = T_397[3:0];
  assign T_404 = T_401 != 4'h0;
  assign T_405 = T_401[3];
  assign T_407 = T_401[2];
  assign T_409 = T_401[1];
  assign T_411 = T_407 ? 2'h2 : {{1'd0}, T_409};
  assign T_412 = T_405 ? 2'h3 : T_411;
  assign T_413 = T_402[3];
  assign T_415 = T_402[2];
  assign T_417 = T_402[1];
  assign T_419 = T_415 ? 2'h2 : {{1'd0}, T_417};
  assign T_420 = T_413 ? 2'h3 : T_419;
  assign T_421 = T_404 ? T_412 : T_420;
  assign T_422 = {T_404,T_421};
  assign T_423 = T_398[7:4];
  assign T_424 = T_398[3:0];
  assign T_426 = T_423 != 4'h0;
  assign T_427 = T_423[3];
  assign T_429 = T_423[2];
  assign T_431 = T_423[1];
  assign T_433 = T_429 ? 2'h2 : {{1'd0}, T_431};
  assign T_434 = T_427 ? 2'h3 : T_433;
  assign T_435 = T_424[3];
  assign T_437 = T_424[2];
  assign T_439 = T_424[1];
  assign T_441 = T_437 ? 2'h2 : {{1'd0}, T_439};
  assign T_442 = T_435 ? 2'h3 : T_441;
  assign T_443 = T_426 ? T_434 : T_442;
  assign T_444 = {T_426,T_443};
  assign T_445 = T_400 ? T_422 : T_444;
  assign T_446 = {T_400,T_445};
  assign T_447 = T_346 ? T_396 : T_446;
  assign T_448 = {T_346,T_447};
  assign T_449 = T_236 ? T_342 : T_448;
  assign T_450 = {T_236,T_449};
  assign T_451 = T_84 ? T_232 : T_450;
  assign T_452 = {T_84,T_451};
  assign GEN_2 = {{1'd0}, T_452};
  assign T_453 = 8'ha0 - GEN_2;
  assign estNormPos_dist = T_453[7:0];
  assign T_454 = sigSum[75:44];
  assign T_456 = T_454 != 32'h0;
  assign T_457 = sigSum[43:0];
  assign T_459 = T_457 != 44'h0;
  assign firstReduceSigSum = {T_456,T_459};
  assign complSigSum = ~ sigSum;
  assign T_460 = complSigSum[75:44];
  assign T_462 = T_460 != 32'h0;
  assign T_463 = complSigSum[43:0];
  assign T_465 = T_463 != 44'h0;
  assign firstReduceComplSigSum = {T_462,T_465};
  assign T_466 = io_fromPreMul_CAlignDist_0 | doSubMags;
  assign T_468 = io_fromPreMul_CAlignDist - 8'h1;
  assign T_469 = T_468[7:0];
  assign T_470 = T_469[5:0];
  assign CDom_estNormDist = T_466 ? io_fromPreMul_CAlignDist : {{2'd0}, T_470};
  assign T_472 = doSubMags == 1'h0;
  assign T_473 = CDom_estNormDist[5];
  assign T_475 = T_473 == 1'h0;
  assign T_476 = T_472 & T_475;
  assign T_477 = sigSum[161:76];
  assign T_479 = firstReduceSigSum != 2'h0;
  assign T_480 = {T_477,T_479};
  assign T_482 = T_476 ? T_480 : 87'h0;
  assign T_486 = T_472 & T_473;
  assign T_487 = sigSum[129:44];
  assign T_488 = firstReduceSigSum[0];
  assign T_489 = {T_487,T_488};
  assign T_491 = T_486 ? T_489 : 87'h0;
  assign T_492 = T_482 | T_491;
  assign T_496 = doSubMags & T_475;
  assign T_497 = complSigSum[161:76];
  assign T_499 = firstReduceComplSigSum != 2'h0;
  assign T_500 = {T_497,T_499};
  assign T_502 = T_496 ? T_500 : 87'h0;
  assign T_503 = T_492 | T_502;
  assign T_505 = doSubMags & T_473;
  assign T_506 = complSigSum[129:44];
  assign T_507 = firstReduceComplSigSum[0];
  assign T_508 = {T_506,T_507};
  assign T_510 = T_505 ? T_508 : 87'h0;
  assign CDom_firstNormAbsSigSum = T_503 | T_510;
  assign T_511 = sigSum[108:44];
  assign T_514 = T_507 == 1'h0;
  assign T_516 = doSubMags ? T_514 : T_488;
  assign T_517 = {T_511,T_516};
  assign T_519 = estNormPos_dist[4];
  assign T_520 = sigSum[1];
  assign T_524 = doSubMags ? 86'h3fffffffffffffffffffff : 86'h0;
  assign T_525 = {T_520,T_524};
  assign T_526 = T_519 ? {{21'd0}, T_517} : T_525;
  assign T_527 = sigSum[97:12];
  assign T_528 = complSigSum[11:1];
  assign T_530 = T_528 == 11'h0;
  assign T_531 = sigSum[11:1];
  assign T_533 = T_531 != 11'h0;
  assign T_534 = doSubMags ? T_530 : T_533;
  assign T_535 = {T_527,T_534};
  assign T_536 = estNormPos_dist[6];
  assign T_537 = estNormPos_dist[5];
  assign T_538 = sigSum[65:1];
  assign T_542 = doSubMags ? 22'h3fffff : 22'h0;
  assign T_543 = {T_538,T_542};
  assign T_544 = T_537 ? T_543 : T_535;
  assign T_546 = sigSum[33:1];
  assign T_550 = doSubMags ? 54'h3fffffffffffff : 54'h0;
  assign T_551 = {T_546,T_550};
  assign T_552 = T_537 ? T_526 : T_551;
  assign notCDom_pos_firstNormAbsSigSum = T_536 ? T_544 : T_552;
  assign T_553 = complSigSum[107:44];
  assign T_555 = {T_553,T_507};
  assign T_558 = complSigSum[2:1];
  assign GEN_3 = {{86'd0}, T_558};
  assign T_559 = GEN_3 << 86;
  assign T_560 = T_519 ? {{23'd0}, T_555} : T_559;
  assign T_561 = complSigSum[98:12];
  assign T_564 = T_528 != 11'h0;
  assign T_565 = {T_561,T_564};
  assign T_568 = complSigSum[66:1];
  assign GEN_4 = {{22'd0}, T_568};
  assign T_569 = GEN_4 << 22;
  assign T_570 = T_537 ? T_569 : T_565;
  assign T_572 = complSigSum[34:1];
  assign GEN_5 = {{54'd0}, T_572};
  assign T_573 = GEN_5 << 54;
  assign T_574 = T_537 ? T_560 : T_573;
  assign notCDom_neg_cFirstNormAbsSigSum = T_536 ? T_570 : T_574;
  assign notCDom_signSigSum = sigSum[109];
  assign T_576 = isZeroC == 1'h0;
  assign T_577 = doSubMags & T_576;
  assign doNegSignSum = io_fromPreMul_isCDominant ? T_577 : notCDom_signSigSum;
  assign estNormDist = io_fromPreMul_isCDominant ? CDom_estNormDist : estNormPos_dist;
  assign T_579 = io_fromPreMul_isCDominant ? {{1'd0}, CDom_firstNormAbsSigSum} : notCDom_neg_cFirstNormAbsSigSum;
  assign T_580 = io_fromPreMul_isCDominant ? CDom_firstNormAbsSigSum : notCDom_pos_firstNormAbsSigSum;
  assign cFirstNormAbsSigSum = notCDom_signSigSum ? T_579 : {{1'd0}, T_580};
  assign T_582 = io_fromPreMul_isCDominant == 1'h0;
  assign T_584 = notCDom_signSigSum == 1'h0;
  assign T_585 = T_582 & T_584;
  assign doIncrSig = T_585 & doSubMags;
  assign estNormDist_5 = estNormDist[4:0];
  assign normTo2ShiftDist = ~ estNormDist_5;
  assign T_587 = $signed(33'sh100000000) >>> normTo2ShiftDist;
  assign T_588 = T_587[31:1];
  assign T_589 = T_588[15:0];
  assign T_594 = T_589[15:8];
  assign T_595 = {{8'd0}, T_594};
  assign T_596 = T_589[7:0];
  assign GEN_6 = {{8'd0}, T_596};
  assign T_597 = GEN_6 << 8;
  assign T_599 = T_597 & 16'hff00;
  assign T_600 = T_595 | T_599;
  assign T_604 = T_600[15:4];
  assign GEN_7 = {{4'd0}, T_604};
  assign T_605 = GEN_7 & 16'hf0f;
  assign T_606 = T_600[11:0];
  assign GEN_8 = {{4'd0}, T_606};
  assign T_607 = GEN_8 << 4;
  assign T_609 = T_607 & 16'hf0f0;
  assign T_610 = T_605 | T_609;
  assign T_614 = T_610[15:2];
  assign GEN_9 = {{2'd0}, T_614};
  assign T_615 = GEN_9 & 16'h3333;
  assign T_616 = T_610[13:0];
  assign GEN_10 = {{2'd0}, T_616};
  assign T_617 = GEN_10 << 2;
  assign T_619 = T_617 & 16'hcccc;
  assign T_620 = T_615 | T_619;
  assign T_624 = T_620[15:1];
  assign GEN_11 = {{1'd0}, T_624};
  assign T_625 = GEN_11 & 16'h5555;
  assign T_626 = T_620[14:0];
  assign GEN_12 = {{1'd0}, T_626};
  assign T_627 = GEN_12 << 1;
  assign T_629 = T_627 & 16'haaaa;
  assign T_630 = T_625 | T_629;
  assign T_631 = T_588[30:16];
  assign T_632 = T_631[7:0];
  assign T_637 = T_632[7:4];
  assign T_638 = {{4'd0}, T_637};
  assign T_639 = T_632[3:0];
  assign GEN_13 = {{4'd0}, T_639};
  assign T_640 = GEN_13 << 4;
  assign T_642 = T_640 & 8'hf0;
  assign T_643 = T_638 | T_642;
  assign T_647 = T_643[7:2];
  assign GEN_14 = {{2'd0}, T_647};
  assign T_648 = GEN_14 & 8'h33;
  assign T_649 = T_643[5:0];
  assign GEN_15 = {{2'd0}, T_649};
  assign T_650 = GEN_15 << 2;
  assign T_652 = T_650 & 8'hcc;
  assign T_653 = T_648 | T_652;
  assign T_657 = T_653[7:1];
  assign GEN_16 = {{1'd0}, T_657};
  assign T_658 = GEN_16 & 8'h55;
  assign T_659 = T_653[6:0];
  assign GEN_17 = {{1'd0}, T_659};
  assign T_660 = GEN_17 << 1;
  assign T_662 = T_660 & 8'haa;
  assign T_663 = T_658 | T_662;
  assign T_664 = T_631[14:8];
  assign T_665 = T_664[3:0];
  assign T_666 = T_665[1:0];
  assign T_667 = T_666[0];
  assign T_668 = T_666[1];
  assign T_669 = {T_667,T_668};
  assign T_670 = T_665[3:2];
  assign T_671 = T_670[0];
  assign T_672 = T_670[1];
  assign T_673 = {T_671,T_672};
  assign T_674 = {T_669,T_673};
  assign T_675 = T_664[6:4];
  assign T_676 = T_675[1:0];
  assign T_677 = T_676[0];
  assign T_678 = T_676[1];
  assign T_679 = {T_677,T_678};
  assign T_680 = T_675[2];
  assign T_681 = {T_679,T_680};
  assign T_682 = {T_674,T_681};
  assign T_683 = {T_663,T_682};
  assign T_684 = {T_630,T_683};
  assign absSigSumExtraMask = {T_684,1'h1};
  assign T_686 = cFirstNormAbsSigSum[87:1];
  assign T_687 = T_686 >> normTo2ShiftDist;
  assign T_688 = cFirstNormAbsSigSum[31:0];
  assign T_689 = ~ T_688;
  assign T_690 = T_689 & absSigSumExtraMask;
  assign T_692 = T_690 == 32'h0;
  assign T_694 = T_688 & absSigSumExtraMask;
  assign T_696 = T_694 != 32'h0;
  assign T_697 = doIncrSig ? T_692 : T_696;
  assign T_698 = {T_687,T_697};
  assign sigX3 = T_698[56:0];
  assign T_699 = sigX3[56:55];
  assign sigX3Shift1 = T_699 == 2'h0;
  assign GEN_18 = {{6'd0}, estNormDist};
  assign T_701 = io_fromPreMul_sExpSum - GEN_18;
  assign sExpX3 = T_701[13:0];
  assign T_702 = sigX3[56:54];
  assign isZeroY = T_702 == 3'h0;
  assign T_704 = io_fromPreMul_signProd ^ doNegSignSum;
  assign signY = isZeroY ? roundingMode_min : T_704;
  assign sExpX3_13 = sExpX3[12:0];
  assign T_705 = sExpX3[13];
  assign T_709 = T_705 ? 56'hffffffffffffff : 56'h0;
  assign T_710 = ~ sExpX3_13;
  assign T_711 = T_710[12];
  assign T_712 = T_710[11:0];
  assign T_713 = T_712[11];
  assign T_714 = T_712[10:0];
  assign T_715 = T_714[10];
  assign T_716 = T_714[9:0];
  assign T_717 = T_716[9];
  assign T_718 = T_716[8:0];
  assign T_720 = T_718[8];
  assign T_721 = T_718[7:0];
  assign T_723 = T_721[7];
  assign T_724 = T_721[6:0];
  assign T_726 = T_724[6];
  assign T_727 = T_724[5:0];
  assign T_730 = $signed(65'sh10000000000000000) >>> T_727;
  assign T_731 = T_730[63:14];
  assign T_732 = T_731[31:0];
  assign T_737 = T_732[31:16];
  assign T_738 = {{16'd0}, T_737};
  assign T_739 = T_732[15:0];
  assign GEN_19 = {{16'd0}, T_739};
  assign T_740 = GEN_19 << 16;
  assign T_742 = T_740 & 32'hffff0000;
  assign T_743 = T_738 | T_742;
  assign T_747 = T_743[31:8];
  assign GEN_20 = {{8'd0}, T_747};
  assign T_748 = GEN_20 & 32'hff00ff;
  assign T_749 = T_743[23:0];
  assign GEN_21 = {{8'd0}, T_749};
  assign T_750 = GEN_21 << 8;
  assign T_752 = T_750 & 32'hff00ff00;
  assign T_753 = T_748 | T_752;
  assign T_757 = T_753[31:4];
  assign GEN_22 = {{4'd0}, T_757};
  assign T_758 = GEN_22 & 32'hf0f0f0f;
  assign T_759 = T_753[27:0];
  assign GEN_23 = {{4'd0}, T_759};
  assign T_760 = GEN_23 << 4;
  assign T_762 = T_760 & 32'hf0f0f0f0;
  assign T_763 = T_758 | T_762;
  assign T_767 = T_763[31:2];
  assign GEN_24 = {{2'd0}, T_767};
  assign T_768 = GEN_24 & 32'h33333333;
  assign T_769 = T_763[29:0];
  assign GEN_25 = {{2'd0}, T_769};
  assign T_770 = GEN_25 << 2;
  assign T_772 = T_770 & 32'hcccccccc;
  assign T_773 = T_768 | T_772;
  assign T_777 = T_773[31:1];
  assign GEN_26 = {{1'd0}, T_777};
  assign T_778 = GEN_26 & 32'h55555555;
  assign T_779 = T_773[30:0];
  assign GEN_27 = {{1'd0}, T_779};
  assign T_780 = GEN_27 << 1;
  assign T_782 = T_780 & 32'haaaaaaaa;
  assign T_783 = T_778 | T_782;
  assign T_784 = T_731[49:32];
  assign T_785 = T_784[15:0];
  assign T_790 = T_785[15:8];
  assign T_791 = {{8'd0}, T_790};
  assign T_792 = T_785[7:0];
  assign GEN_28 = {{8'd0}, T_792};
  assign T_793 = GEN_28 << 8;
  assign T_795 = T_793 & 16'hff00;
  assign T_796 = T_791 | T_795;
  assign T_800 = T_796[15:4];
  assign GEN_29 = {{4'd0}, T_800};
  assign T_801 = GEN_29 & 16'hf0f;
  assign T_802 = T_796[11:0];
  assign GEN_30 = {{4'd0}, T_802};
  assign T_803 = GEN_30 << 4;
  assign T_805 = T_803 & 16'hf0f0;
  assign T_806 = T_801 | T_805;
  assign T_810 = T_806[15:2];
  assign GEN_31 = {{2'd0}, T_810};
  assign T_811 = GEN_31 & 16'h3333;
  assign T_812 = T_806[13:0];
  assign GEN_32 = {{2'd0}, T_812};
  assign T_813 = GEN_32 << 2;
  assign T_815 = T_813 & 16'hcccc;
  assign T_816 = T_811 | T_815;
  assign T_820 = T_816[15:1];
  assign GEN_33 = {{1'd0}, T_820};
  assign T_821 = GEN_33 & 16'h5555;
  assign T_822 = T_816[14:0];
  assign GEN_34 = {{1'd0}, T_822};
  assign T_823 = GEN_34 << 1;
  assign T_825 = T_823 & 16'haaaa;
  assign T_826 = T_821 | T_825;
  assign T_827 = T_784[17:16];
  assign T_828 = T_827[0];
  assign T_829 = T_827[1];
  assign T_830 = {T_828,T_829};
  assign T_831 = {T_826,T_830};
  assign T_832 = {T_783,T_831};
  assign T_833 = ~ T_832;
  assign T_834 = T_726 ? 50'h0 : T_833;
  assign T_835 = ~ T_834;
  assign T_836 = ~ T_835;
  assign T_837 = T_723 ? 50'h0 : T_836;
  assign T_838 = ~ T_837;
  assign T_839 = ~ T_838;
  assign T_840 = T_720 ? 50'h0 : T_839;
  assign T_841 = ~ T_840;
  assign T_842 = ~ T_841;
  assign T_843 = T_717 ? 50'h0 : T_842;
  assign T_844 = ~ T_843;
  assign T_846 = {T_844,4'hf};
  assign T_857 = T_730[3:0];
  assign T_858 = T_857[1:0];
  assign T_859 = T_858[0];
  assign T_860 = T_858[1];
  assign T_861 = {T_859,T_860};
  assign T_862 = T_857[3:2];
  assign T_863 = T_862[0];
  assign T_864 = T_862[1];
  assign T_865 = {T_863,T_864};
  assign T_866 = {T_861,T_865};
  assign T_868 = T_726 ? T_866 : 4'h0;
  assign T_870 = T_723 ? T_868 : 4'h0;
  assign T_872 = T_720 ? T_870 : 4'h0;
  assign T_874 = T_717 ? T_872 : 4'h0;
  assign T_875 = T_715 ? T_846 : {{50'd0}, T_874};
  assign T_877 = T_713 ? T_875 : 54'h0;
  assign T_879 = T_711 ? T_877 : 54'h0;
  assign T_880 = sigX3[55];
  assign GEN_35 = {{53'd0}, T_880};
  assign T_881 = T_879 | GEN_35;
  assign T_883 = {T_881,2'h3};
  assign roundMask = T_709 | T_883;
  assign T_884 = roundMask[55:1];
  assign T_885 = ~ T_884;
  assign GEN_36 = {{1'd0}, T_885};
  assign roundPosMask = GEN_36 & roundMask;
  assign GEN_37 = {{1'd0}, roundPosMask};
  assign T_886 = sigX3 & GEN_37;
  assign roundPosBit = T_886 != 57'h0;
  assign GEN_38 = {{2'd0}, T_884};
  assign T_889 = sigX3 & GEN_38;
  assign anyRoundExtra = T_889 != 57'h0;
  assign T_891 = ~ sigX3;
  assign T_893 = T_891 & GEN_38;
  assign allRoundExtra = T_893 == 57'h0;
  assign anyRound = roundPosBit | anyRoundExtra;
  assign allRound = roundPosBit & allRoundExtra;
  assign roundDirectUp = signY ? roundingMode_min : roundingMode_max;
  assign T_896 = doIncrSig == 1'h0;
  assign T_897 = T_896 & roundingMode_nearest_even;
  assign T_898 = T_897 & roundPosBit;
  assign T_899 = T_898 & anyRoundExtra;
  assign T_902 = T_896 & roundDirectUp;
  assign T_903 = T_902 & anyRound;
  assign T_904 = T_899 | T_903;
  assign T_905 = doIncrSig & allRound;
  assign T_906 = T_904 | T_905;
  assign T_907 = doIncrSig & roundingMode_nearest_even;
  assign T_908 = T_907 & roundPosBit;
  assign T_909 = T_906 | T_908;
  assign T_910 = doIncrSig & roundDirectUp;
  assign roundUp = T_909 | T_910;
  assign T_914 = roundPosBit == 1'h0;
  assign T_915 = roundingMode_nearest_even & T_914;
  assign T_916 = T_915 & allRoundExtra;
  assign T_917 = roundingMode_nearest_even & roundPosBit;
  assign T_919 = anyRoundExtra == 1'h0;
  assign T_920 = T_917 & T_919;
  assign roundEven = doIncrSig ? T_916 : T_920;
  assign T_922 = allRound == 1'h0;
  assign roundInexact = doIncrSig ? T_922 : anyRound;
  assign GEN_40 = {{1'd0}, roundMask};
  assign T_923 = sigX3 | GEN_40;
  assign T_924 = T_923[56:2];
  assign T_926 = T_924 + 55'h1;
  assign T_927 = T_926[54:0];
  assign T_929 = roundUp == 1'h0;
  assign T_931 = roundEven == 1'h0;
  assign T_932 = T_929 & T_931;
  assign T_933 = ~ roundMask;
  assign GEN_41 = {{1'd0}, T_933};
  assign T_934 = sigX3 & GEN_41;
  assign T_935 = T_934[56:2];
  assign T_937 = T_932 ? T_935 : 55'h0;
  assign T_939 = roundUp ? T_927 : 55'h0;
  assign T_940 = T_937 | T_939;
  assign T_943 = T_927 & T_885;
  assign T_945 = roundEven ? T_943 : 55'h0;
  assign sigY3 = T_940 | T_945;
  assign T_946 = sigY3[54];
  assign T_948 = sExpX3 + 14'h1;
  assign T_949 = T_948[13:0];
  assign T_951 = T_946 ? T_949 : 14'h0;
  assign T_952 = sigY3[53];
  assign T_954 = T_952 ? sExpX3 : 14'h0;
  assign T_955 = T_951 | T_954;
  assign T_956 = sigY3[54:53];
  assign T_958 = T_956 == 2'h0;
  assign T_960 = sExpX3 - 14'h1;
  assign T_961 = T_960[13:0];
  assign T_963 = T_958 ? T_961 : 14'h0;
  assign sExpY = T_955 | T_963;
  assign expY = sExpY[11:0];
  assign T_964 = sigY3[51:0];
  assign T_965 = sigY3[52:1];
  assign fractY = sigX3Shift1 ? T_964 : T_965;
  assign T_966 = sExpY[12:10];
  assign overflowY = T_966 == 3'h3;
  assign T_969 = isZeroY == 1'h0;
  assign T_970 = sExpY[12];
  assign T_973 = expY < 12'h3ce;
  assign T_974 = T_970 | T_973;
  assign totalUnderflowY = T_969 & T_974;
  assign T_978 = sigX3Shift1 ? 11'h402 : 11'h401;
  assign GEN_42 = {{2'd0}, T_978};
  assign T_979 = sExpX3_13 <= GEN_42;
  assign T_980 = T_705 | T_979;
  assign underflowY = roundInexact & T_980;
  assign T_981 = roundingMode_min & signY;
  assign T_983 = signY == 1'h0;
  assign T_984 = roundingMode_max & T_983;
  assign roundMagUp = T_981 | T_984;
  assign overflowY_roundMagUp = roundingMode_nearest_even | roundMagUp;
  assign mulSpecial = isSpecialA | isSpecialB;
  assign addSpecial = mulSpecial | isSpecialC;
  assign notSpecial_addZeros = io_fromPreMul_isZeroProd & isZeroC;
  assign T_986 = addSpecial == 1'h0;
  assign T_988 = notSpecial_addZeros == 1'h0;
  assign commonCase = T_986 & T_988;
  assign T_989 = isInfA & isZeroB;
  assign T_990 = isZeroA & isInfB;
  assign T_991 = T_989 | T_990;
  assign T_993 = isNaNA == 1'h0;
  assign T_995 = isNaNB == 1'h0;
  assign T_996 = T_993 & T_995;
  assign T_997 = isInfA | isInfB;
  assign T_998 = T_996 & T_997;
  assign T_999 = T_998 & isInfC;
  assign T_1000 = T_999 & doSubMags;
  assign notSigNaN_invalid = T_991 | T_1000;
  assign T_1001 = isSigNaNA | isSigNaNB;
  assign T_1002 = T_1001 | isSigNaNC;
  assign invalid = T_1002 | notSigNaN_invalid;
  assign overflow = commonCase & overflowY;
  assign underflow = commonCase & underflowY;
  assign T_1003 = commonCase & roundInexact;
  assign inexact = overflow | T_1003;
  assign T_1004 = notSpecial_addZeros | isZeroY;
  assign notSpecial_isZeroOut = T_1004 | totalUnderflowY;
  assign T_1005 = commonCase & totalUnderflowY;
  assign pegMinFiniteMagOut = T_1005 & roundMagUp;
  assign T_1007 = overflowY_roundMagUp == 1'h0;
  assign pegMaxFiniteMagOut = overflow & T_1007;
  assign T_1009 = T_997 | isInfC;
  assign T_1010 = overflow & overflowY_roundMagUp;
  assign notNaN_isInfOut = T_1009 | T_1010;
  assign T_1011 = isNaNA | isNaNB;
  assign T_1012 = T_1011 | isNaNC;
  assign isNaNOut = T_1012 | notSigNaN_invalid;
  assign T_1015 = T_472 & io_fromPreMul_opSignC;
  assign T_1017 = isSpecialC == 1'h0;
  assign T_1018 = mulSpecial & T_1017;
  assign T_1019 = T_1018 & io_fromPreMul_signProd;
  assign T_1020 = T_1015 | T_1019;
  assign T_1022 = mulSpecial == 1'h0;
  assign T_1023 = T_1022 & isSpecialC;
  assign T_1024 = T_1023 & io_fromPreMul_opSignC;
  assign T_1025 = T_1020 | T_1024;
  assign T_1028 = T_1022 & notSpecial_addZeros;
  assign T_1029 = T_1028 & doSubMags;
  assign T_1030 = T_1029 & roundingMode_min;
  assign uncommonCaseSignOut = T_1025 | T_1030;
  assign T_1032 = isNaNOut == 1'h0;
  assign T_1033 = T_1032 & uncommonCaseSignOut;
  assign T_1034 = commonCase & signY;
  assign signOut = T_1033 | T_1034;
  assign T_1037 = notSpecial_isZeroOut ? 12'he00 : 12'h0;
  assign T_1038 = ~ T_1037;
  assign T_1039 = expY & T_1038;
  assign T_1043 = pegMinFiniteMagOut ? 12'hc31 : 12'h0;
  assign T_1044 = ~ T_1043;
  assign T_1045 = T_1039 & T_1044;
  assign T_1048 = pegMaxFiniteMagOut ? 12'h400 : 12'h0;
  assign T_1049 = ~ T_1048;
  assign T_1050 = T_1045 & T_1049;
  assign T_1053 = notNaN_isInfOut ? 12'h200 : 12'h0;
  assign T_1054 = ~ T_1053;
  assign T_1055 = T_1050 & T_1054;
  assign T_1058 = pegMinFiniteMagOut ? 12'h3ce : 12'h0;
  assign T_1059 = T_1055 | T_1058;
  assign T_1062 = pegMaxFiniteMagOut ? 12'hbff : 12'h0;
  assign T_1063 = T_1059 | T_1062;
  assign T_1066 = notNaN_isInfOut ? 12'hc00 : 12'h0;
  assign T_1067 = T_1063 | T_1066;
  assign T_1070 = isNaNOut ? 12'he00 : 12'h0;
  assign expOut = T_1067 | T_1070;
  assign T_1071 = totalUnderflowY & roundMagUp;
  assign T_1072 = T_1071 | isNaNOut;
  assign T_1076 = isNaNOut ? 52'h8000000000000 : 52'h0;
  assign T_1077 = T_1072 ? T_1076 : fractY;
  assign T_1081 = pegMaxFiniteMagOut ? 52'hfffffffffffff : 52'h0;
  assign fractOut = T_1077 | T_1081;
  assign T_1082 = {signOut,expOut};
  assign T_1083 = {T_1082,fractOut};
  assign T_1085 = {underflow,inexact};
  assign T_1086 = {invalid,1'h0};
  assign T_1087 = {T_1086,overflow};
  assign T_1088 = {T_1087,T_1085};
endmodule
module MulAddRecFN_1(
  input   clk,
  input   reset,
  input  [1:0] io_op,
  input  [64:0] io_a,
  input  [64:0] io_b,
  input  [64:0] io_c,
  input  [1:0] io_roundingMode,
  output [64:0] io_out,
  output [4:0] io_exceptionFlags
);
  wire  mulAddRecFN_preMul_clk;
  wire  mulAddRecFN_preMul_reset;
  wire [1:0] mulAddRecFN_preMul_io_op;
  wire [64:0] mulAddRecFN_preMul_io_a;
  wire [64:0] mulAddRecFN_preMul_io_b;
  wire [64:0] mulAddRecFN_preMul_io_c;
  wire [1:0] mulAddRecFN_preMul_io_roundingMode;
  wire [52:0] mulAddRecFN_preMul_io_mulAddA;
  wire [52:0] mulAddRecFN_preMul_io_mulAddB;
  wire [105:0] mulAddRecFN_preMul_io_mulAddC;
  wire [2:0] mulAddRecFN_preMul_io_toPostMul_highExpA;
  wire  mulAddRecFN_preMul_io_toPostMul_isNaN_isQuietNaNA;
  wire [2:0] mulAddRecFN_preMul_io_toPostMul_highExpB;
  wire  mulAddRecFN_preMul_io_toPostMul_isNaN_isQuietNaNB;
  wire  mulAddRecFN_preMul_io_toPostMul_signProd;
  wire  mulAddRecFN_preMul_io_toPostMul_isZeroProd;
  wire  mulAddRecFN_preMul_io_toPostMul_opSignC;
  wire [2:0] mulAddRecFN_preMul_io_toPostMul_highExpC;
  wire  mulAddRecFN_preMul_io_toPostMul_isNaN_isQuietNaNC;
  wire  mulAddRecFN_preMul_io_toPostMul_isCDominant;
  wire  mulAddRecFN_preMul_io_toPostMul_CAlignDist_0;
  wire [7:0] mulAddRecFN_preMul_io_toPostMul_CAlignDist;
  wire  mulAddRecFN_preMul_io_toPostMul_bit0AlignedNegSigC;
  wire [54:0] mulAddRecFN_preMul_io_toPostMul_highAlignedNegSigC;
  wire [13:0] mulAddRecFN_preMul_io_toPostMul_sExpSum;
  wire [1:0] mulAddRecFN_preMul_io_toPostMul_roundingMode;
  wire  mulAddRecFN_postMul_clk;
  wire  mulAddRecFN_postMul_reset;
  wire [2:0] mulAddRecFN_postMul_io_fromPreMul_highExpA;
  wire  mulAddRecFN_postMul_io_fromPreMul_isNaN_isQuietNaNA;
  wire [2:0] mulAddRecFN_postMul_io_fromPreMul_highExpB;
  wire  mulAddRecFN_postMul_io_fromPreMul_isNaN_isQuietNaNB;
  wire  mulAddRecFN_postMul_io_fromPreMul_signProd;
  wire  mulAddRecFN_postMul_io_fromPreMul_isZeroProd;
  wire  mulAddRecFN_postMul_io_fromPreMul_opSignC;
  wire [2:0] mulAddRecFN_postMul_io_fromPreMul_highExpC;
  wire  mulAddRecFN_postMul_io_fromPreMul_isNaN_isQuietNaNC;
  wire  mulAddRecFN_postMul_io_fromPreMul_isCDominant;
  wire  mulAddRecFN_postMul_io_fromPreMul_CAlignDist_0;
  wire [7:0] mulAddRecFN_postMul_io_fromPreMul_CAlignDist;
  wire  mulAddRecFN_postMul_io_fromPreMul_bit0AlignedNegSigC;
  wire [54:0] mulAddRecFN_postMul_io_fromPreMul_highAlignedNegSigC;
  wire [13:0] mulAddRecFN_postMul_io_fromPreMul_sExpSum;
  wire [1:0] mulAddRecFN_postMul_io_fromPreMul_roundingMode;
  wire [106:0] mulAddRecFN_postMul_io_mulAddResult;
  wire [64:0] mulAddRecFN_postMul_io_out;
  wire [4:0] mulAddRecFN_postMul_io_exceptionFlags;
  wire [105:0] T_7;
  wire [106:0] T_9;
  wire [106:0] GEN_0;
  wire [107:0] T_10;
  wire [106:0] T_11;
  MulAddRecFN_preMul_1 mulAddRecFN_preMul (
    .clk(mulAddRecFN_preMul_clk),
    .reset(mulAddRecFN_preMul_reset),
    .io_op(mulAddRecFN_preMul_io_op),
    .io_a(mulAddRecFN_preMul_io_a),
    .io_b(mulAddRecFN_preMul_io_b),
    .io_c(mulAddRecFN_preMul_io_c),
    .io_roundingMode(mulAddRecFN_preMul_io_roundingMode),
    .io_mulAddA(mulAddRecFN_preMul_io_mulAddA),
    .io_mulAddB(mulAddRecFN_preMul_io_mulAddB),
    .io_mulAddC(mulAddRecFN_preMul_io_mulAddC),
    .io_toPostMul_highExpA(mulAddRecFN_preMul_io_toPostMul_highExpA),
    .io_toPostMul_isNaN_isQuietNaNA(mulAddRecFN_preMul_io_toPostMul_isNaN_isQuietNaNA),
    .io_toPostMul_highExpB(mulAddRecFN_preMul_io_toPostMul_highExpB),
    .io_toPostMul_isNaN_isQuietNaNB(mulAddRecFN_preMul_io_toPostMul_isNaN_isQuietNaNB),
    .io_toPostMul_signProd(mulAddRecFN_preMul_io_toPostMul_signProd),
    .io_toPostMul_isZeroProd(mulAddRecFN_preMul_io_toPostMul_isZeroProd),
    .io_toPostMul_opSignC(mulAddRecFN_preMul_io_toPostMul_opSignC),
    .io_toPostMul_highExpC(mulAddRecFN_preMul_io_toPostMul_highExpC),
    .io_toPostMul_isNaN_isQuietNaNC(mulAddRecFN_preMul_io_toPostMul_isNaN_isQuietNaNC),
    .io_toPostMul_isCDominant(mulAddRecFN_preMul_io_toPostMul_isCDominant),
    .io_toPostMul_CAlignDist_0(mulAddRecFN_preMul_io_toPostMul_CAlignDist_0),
    .io_toPostMul_CAlignDist(mulAddRecFN_preMul_io_toPostMul_CAlignDist),
    .io_toPostMul_bit0AlignedNegSigC(mulAddRecFN_preMul_io_toPostMul_bit0AlignedNegSigC),
    .io_toPostMul_highAlignedNegSigC(mulAddRecFN_preMul_io_toPostMul_highAlignedNegSigC),
    .io_toPostMul_sExpSum(mulAddRecFN_preMul_io_toPostMul_sExpSum),
    .io_toPostMul_roundingMode(mulAddRecFN_preMul_io_toPostMul_roundingMode)
  );
  MulAddRecFN_postMul_1 mulAddRecFN_postMul (
    .clk(mulAddRecFN_postMul_clk),
    .reset(mulAddRecFN_postMul_reset),
    .io_fromPreMul_highExpA(mulAddRecFN_postMul_io_fromPreMul_highExpA),
    .io_fromPreMul_isNaN_isQuietNaNA(mulAddRecFN_postMul_io_fromPreMul_isNaN_isQuietNaNA),
    .io_fromPreMul_highExpB(mulAddRecFN_postMul_io_fromPreMul_highExpB),
    .io_fromPreMul_isNaN_isQuietNaNB(mulAddRecFN_postMul_io_fromPreMul_isNaN_isQuietNaNB),
    .io_fromPreMul_signProd(mulAddRecFN_postMul_io_fromPreMul_signProd),
    .io_fromPreMul_isZeroProd(mulAddRecFN_postMul_io_fromPreMul_isZeroProd),
    .io_fromPreMul_opSignC(mulAddRecFN_postMul_io_fromPreMul_opSignC),
    .io_fromPreMul_highExpC(mulAddRecFN_postMul_io_fromPreMul_highExpC),
    .io_fromPreMul_isNaN_isQuietNaNC(mulAddRecFN_postMul_io_fromPreMul_isNaN_isQuietNaNC),
    .io_fromPreMul_isCDominant(mulAddRecFN_postMul_io_fromPreMul_isCDominant),
    .io_fromPreMul_CAlignDist_0(mulAddRecFN_postMul_io_fromPreMul_CAlignDist_0),
    .io_fromPreMul_CAlignDist(mulAddRecFN_postMul_io_fromPreMul_CAlignDist),
    .io_fromPreMul_bit0AlignedNegSigC(mulAddRecFN_postMul_io_fromPreMul_bit0AlignedNegSigC),
    .io_fromPreMul_highAlignedNegSigC(mulAddRecFN_postMul_io_fromPreMul_highAlignedNegSigC),
    .io_fromPreMul_sExpSum(mulAddRecFN_postMul_io_fromPreMul_sExpSum),
    .io_fromPreMul_roundingMode(mulAddRecFN_postMul_io_fromPreMul_roundingMode),
    .io_mulAddResult(mulAddRecFN_postMul_io_mulAddResult),
    .io_out(mulAddRecFN_postMul_io_out),
    .io_exceptionFlags(mulAddRecFN_postMul_io_exceptionFlags)
  );
  assign io_out = mulAddRecFN_postMul_io_out;
  assign io_exceptionFlags = mulAddRecFN_postMul_io_exceptionFlags;
  assign mulAddRecFN_preMul_clk = clk;
  assign mulAddRecFN_preMul_reset = reset;
  assign mulAddRecFN_preMul_io_op = io_op;
  assign mulAddRecFN_preMul_io_a = io_a;
  assign mulAddRecFN_preMul_io_b = io_b;
  assign mulAddRecFN_preMul_io_c = io_c;
  assign mulAddRecFN_preMul_io_roundingMode = io_roundingMode;
  assign mulAddRecFN_postMul_clk = clk;
  assign mulAddRecFN_postMul_reset = reset;
  assign mulAddRecFN_postMul_io_fromPreMul_highExpA = mulAddRecFN_preMul_io_toPostMul_highExpA;
  assign mulAddRecFN_postMul_io_fromPreMul_isNaN_isQuietNaNA = mulAddRecFN_preMul_io_toPostMul_isNaN_isQuietNaNA;
  assign mulAddRecFN_postMul_io_fromPreMul_highExpB = mulAddRecFN_preMul_io_toPostMul_highExpB;
  assign mulAddRecFN_postMul_io_fromPreMul_isNaN_isQuietNaNB = mulAddRecFN_preMul_io_toPostMul_isNaN_isQuietNaNB;
  assign mulAddRecFN_postMul_io_fromPreMul_signProd = mulAddRecFN_preMul_io_toPostMul_signProd;
  assign mulAddRecFN_postMul_io_fromPreMul_isZeroProd = mulAddRecFN_preMul_io_toPostMul_isZeroProd;
  assign mulAddRecFN_postMul_io_fromPreMul_opSignC = mulAddRecFN_preMul_io_toPostMul_opSignC;
  assign mulAddRecFN_postMul_io_fromPreMul_highExpC = mulAddRecFN_preMul_io_toPostMul_highExpC;
  assign mulAddRecFN_postMul_io_fromPreMul_isNaN_isQuietNaNC = mulAddRecFN_preMul_io_toPostMul_isNaN_isQuietNaNC;
  assign mulAddRecFN_postMul_io_fromPreMul_isCDominant = mulAddRecFN_preMul_io_toPostMul_isCDominant;
  assign mulAddRecFN_postMul_io_fromPreMul_CAlignDist_0 = mulAddRecFN_preMul_io_toPostMul_CAlignDist_0;
  assign mulAddRecFN_postMul_io_fromPreMul_CAlignDist = mulAddRecFN_preMul_io_toPostMul_CAlignDist;
  assign mulAddRecFN_postMul_io_fromPreMul_bit0AlignedNegSigC = mulAddRecFN_preMul_io_toPostMul_bit0AlignedNegSigC;
  assign mulAddRecFN_postMul_io_fromPreMul_highAlignedNegSigC = mulAddRecFN_preMul_io_toPostMul_highAlignedNegSigC;
  assign mulAddRecFN_postMul_io_fromPreMul_sExpSum = mulAddRecFN_preMul_io_toPostMul_sExpSum;
  assign mulAddRecFN_postMul_io_fromPreMul_roundingMode = mulAddRecFN_preMul_io_toPostMul_roundingMode;
  assign mulAddRecFN_postMul_io_mulAddResult = T_11;
  assign T_7 = mulAddRecFN_preMul_io_mulAddA * mulAddRecFN_preMul_io_mulAddB;
  assign T_9 = {1'h0,mulAddRecFN_preMul_io_mulAddC};
  assign GEN_0 = {{1'd0}, T_7};
  assign T_10 = GEN_0 + T_9;
  assign T_11 = T_10[106:0];
endmodule
module FPUFMAPipe_1(
  input   clk,
  input   reset,
  input   io_in_valid,
  input  [4:0] io_in_bits_cmd,
  input   io_in_bits_ldst,
  input   io_in_bits_wen,
  input   io_in_bits_ren1,
  input   io_in_bits_ren2,
  input   io_in_bits_ren3,
  input   io_in_bits_swap12,
  input   io_in_bits_swap23,
  input   io_in_bits_single,
  input   io_in_bits_fromint,
  input   io_in_bits_toint,
  input   io_in_bits_fastpipe,
  input   io_in_bits_fma,
  input   io_in_bits_div,
  input   io_in_bits_sqrt,
  input   io_in_bits_round,
  input   io_in_bits_wflags,
  input  [2:0] io_in_bits_rm,
  input  [1:0] io_in_bits_typ,
  input  [64:0] io_in_bits_in1,
  input  [64:0] io_in_bits_in2,
  input  [64:0] io_in_bits_in3,
  output  io_out_valid,
  output [64:0] io_out_bits_data,
  output [4:0] io_out_bits_exc
);
  wire  T_131;
  wire  T_132;
  wire  T_133;
  wire [64:0] GEN_28;
  wire [64:0] zero;
  reg  valid;
  reg [31:0] GEN_29;
  reg [4:0] in_cmd;
  reg [31:0] GEN_30;
  reg  in_ldst;
  reg [31:0] GEN_31;
  reg  in_wen;
  reg [31:0] GEN_32;
  reg  in_ren1;
  reg [31:0] GEN_33;
  reg  in_ren2;
  reg [31:0] GEN_34;
  reg  in_ren3;
  reg [31:0] GEN_35;
  reg  in_swap12;
  reg [31:0] GEN_36;
  reg  in_swap23;
  reg [31:0] GEN_37;
  reg  in_single;
  reg [31:0] GEN_38;
  reg  in_fromint;
  reg [31:0] GEN_39;
  reg  in_toint;
  reg [31:0] GEN_40;
  reg  in_fastpipe;
  reg [31:0] GEN_41;
  reg  in_fma;
  reg [31:0] GEN_42;
  reg  in_div;
  reg [31:0] GEN_43;
  reg  in_sqrt;
  reg [31:0] GEN_44;
  reg  in_round;
  reg [31:0] GEN_45;
  reg  in_wflags;
  reg [31:0] GEN_46;
  reg [2:0] in_rm;
  reg [31:0] GEN_47;
  reg [1:0] in_typ;
  reg [31:0] GEN_48;
  reg [64:0] in_in1;
  reg [95:0] GEN_49;
  reg [64:0] in_in2;
  reg [95:0] GEN_50;
  reg [64:0] in_in3;
  reg [95:0] GEN_51;
  wire  T_179;
  wire  T_180;
  wire  T_181;
  wire  T_182;
  wire [1:0] T_183;
  wire [64:0] GEN_0;
  wire  T_186;
  wire [64:0] GEN_1;
  wire [4:0] GEN_2;
  wire  GEN_3;
  wire  GEN_4;
  wire  GEN_5;
  wire  GEN_6;
  wire  GEN_7;
  wire  GEN_8;
  wire  GEN_9;
  wire  GEN_10;
  wire  GEN_11;
  wire  GEN_12;
  wire  GEN_13;
  wire  GEN_14;
  wire  GEN_15;
  wire  GEN_16;
  wire  GEN_17;
  wire  GEN_18;
  wire [2:0] GEN_19;
  wire [1:0] GEN_20;
  wire [64:0] GEN_21;
  wire [64:0] GEN_22;
  wire [64:0] GEN_23;
  wire  fma_clk;
  wire  fma_reset;
  wire [1:0] fma_io_op;
  wire [64:0] fma_io_a;
  wire [64:0] fma_io_b;
  wire [64:0] fma_io_c;
  wire [1:0] fma_io_roundingMode;
  wire [64:0] fma_io_out;
  wire [4:0] fma_io_exceptionFlags;
  wire [64:0] res_data;
  wire [4:0] res_exc;
  wire [96:0] T_194;
  reg  T_197;
  reg [31:0] GEN_52;
  reg [64:0] T_198_data;
  reg [95:0] GEN_53;
  reg [4:0] T_198_exc;
  reg [31:0] GEN_54;
  wire [64:0] GEN_24;
  wire [4:0] GEN_25;
  reg  T_203;
  reg [31:0] GEN_55;
  reg [64:0] T_204_data;
  reg [95:0] GEN_56;
  reg [4:0] T_204_exc;
  reg [31:0] GEN_57;
  wire [64:0] GEN_26;
  wire [4:0] GEN_27;
  wire  T_215_valid;
  wire [64:0] T_215_bits_data;
  wire [4:0] T_215_bits_exc;
  MulAddRecFN_1 fma (
    .clk(fma_clk),
    .reset(fma_reset),
    .io_op(fma_io_op),
    .io_a(fma_io_a),
    .io_b(fma_io_b),
    .io_c(fma_io_c),
    .io_roundingMode(fma_io_roundingMode),
    .io_out(fma_io_out),
    .io_exceptionFlags(fma_io_exceptionFlags)
  );
  assign io_out_valid = T_215_valid;
  assign io_out_bits_data = T_215_bits_data;
  assign io_out_bits_exc = T_215_bits_exc;
  assign T_131 = io_in_bits_in1[64];
  assign T_132 = io_in_bits_in2[64];
  assign T_133 = T_131 ^ T_132;
  assign GEN_28 = {{64'd0}, T_133};
  assign zero = GEN_28 << 64;
  assign T_179 = io_in_bits_cmd[1];
  assign T_180 = io_in_bits_ren3 | io_in_bits_swap23;
  assign T_181 = T_179 & T_180;
  assign T_182 = io_in_bits_cmd[0];
  assign T_183 = {T_181,T_182};
  assign GEN_0 = io_in_bits_swap23 ? 65'h8000000000000000 : io_in_bits_in2;
  assign T_186 = T_180 == 1'h0;
  assign GEN_1 = T_186 ? zero : io_in_bits_in3;
  assign GEN_2 = io_in_valid ? {{3'd0}, T_183} : in_cmd;
  assign GEN_3 = io_in_valid ? io_in_bits_ldst : in_ldst;
  assign GEN_4 = io_in_valid ? io_in_bits_wen : in_wen;
  assign GEN_5 = io_in_valid ? io_in_bits_ren1 : in_ren1;
  assign GEN_6 = io_in_valid ? io_in_bits_ren2 : in_ren2;
  assign GEN_7 = io_in_valid ? io_in_bits_ren3 : in_ren3;
  assign GEN_8 = io_in_valid ? io_in_bits_swap12 : in_swap12;
  assign GEN_9 = io_in_valid ? io_in_bits_swap23 : in_swap23;
  assign GEN_10 = io_in_valid ? io_in_bits_single : in_single;
  assign GEN_11 = io_in_valid ? io_in_bits_fromint : in_fromint;
  assign GEN_12 = io_in_valid ? io_in_bits_toint : in_toint;
  assign GEN_13 = io_in_valid ? io_in_bits_fastpipe : in_fastpipe;
  assign GEN_14 = io_in_valid ? io_in_bits_fma : in_fma;
  assign GEN_15 = io_in_valid ? io_in_bits_div : in_div;
  assign GEN_16 = io_in_valid ? io_in_bits_sqrt : in_sqrt;
  assign GEN_17 = io_in_valid ? io_in_bits_round : in_round;
  assign GEN_18 = io_in_valid ? io_in_bits_wflags : in_wflags;
  assign GEN_19 = io_in_valid ? io_in_bits_rm : in_rm;
  assign GEN_20 = io_in_valid ? io_in_bits_typ : in_typ;
  assign GEN_21 = io_in_valid ? io_in_bits_in1 : in_in1;
  assign GEN_22 = io_in_valid ? GEN_0 : in_in2;
  assign GEN_23 = io_in_valid ? GEN_1 : in_in3;
  assign fma_clk = clk;
  assign fma_reset = reset;
  assign fma_io_op = in_cmd[1:0];
  assign fma_io_a = in_in1;
  assign fma_io_b = in_in2;
  assign fma_io_c = in_in3;
  assign fma_io_roundingMode = in_rm[1:0];
  assign res_data = T_194[64:0];
  assign res_exc = fma_io_exceptionFlags;
  assign T_194 = {32'hffffffff,fma_io_out};
  assign GEN_24 = valid ? res_data : T_198_data;
  assign GEN_25 = valid ? res_exc : T_198_exc;
  assign GEN_26 = T_197 ? T_198_data : T_204_data;
  assign GEN_27 = T_197 ? T_198_exc : T_204_exc;
  assign T_215_valid = T_203;
  assign T_215_bits_data = T_204_data;
  assign T_215_bits_exc = T_204_exc;
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifndef verilator
      #0.002;
    `endif
  `ifdef RANDOMIZE
  GEN_29 = {1{$random}};
  valid = GEN_29[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_30 = {1{$random}};
  in_cmd = GEN_30[4:0];
  `endif
  `ifdef RANDOMIZE
  GEN_31 = {1{$random}};
  in_ldst = GEN_31[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_32 = {1{$random}};
  in_wen = GEN_32[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_33 = {1{$random}};
  in_ren1 = GEN_33[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_34 = {1{$random}};
  in_ren2 = GEN_34[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_35 = {1{$random}};
  in_ren3 = GEN_35[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_36 = {1{$random}};
  in_swap12 = GEN_36[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_37 = {1{$random}};
  in_swap23 = GEN_37[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_38 = {1{$random}};
  in_single = GEN_38[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_39 = {1{$random}};
  in_fromint = GEN_39[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_40 = {1{$random}};
  in_toint = GEN_40[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_41 = {1{$random}};
  in_fastpipe = GEN_41[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_42 = {1{$random}};
  in_fma = GEN_42[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_43 = {1{$random}};
  in_div = GEN_43[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_44 = {1{$random}};
  in_sqrt = GEN_44[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_45 = {1{$random}};
  in_round = GEN_45[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_46 = {1{$random}};
  in_wflags = GEN_46[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_47 = {1{$random}};
  in_rm = GEN_47[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_48 = {1{$random}};
  in_typ = GEN_48[1:0];
  `endif
  `ifdef RANDOMIZE
  GEN_49 = {3{$random}};
  in_in1 = GEN_49[64:0];
  `endif
  `ifdef RANDOMIZE
  GEN_50 = {3{$random}};
  in_in2 = GEN_50[64:0];
  `endif
  `ifdef RANDOMIZE
  GEN_51 = {3{$random}};
  in_in3 = GEN_51[64:0];
  `endif
  `ifdef RANDOMIZE
  GEN_52 = {1{$random}};
  T_197 = GEN_52[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_53 = {3{$random}};
  T_198_data = GEN_53[64:0];
  `endif
  `ifdef RANDOMIZE
  GEN_54 = {1{$random}};
  T_198_exc = GEN_54[4:0];
  `endif
  `ifdef RANDOMIZE
  GEN_55 = {1{$random}};
  T_203 = GEN_55[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_56 = {3{$random}};
  T_204_data = GEN_56[64:0];
  `endif
  `ifdef RANDOMIZE
  GEN_57 = {1{$random}};
  T_204_exc = GEN_57[4:0];
  `endif
  end
`endif
  always @(posedge clk) begin
    if(1'h0) begin
    end else begin
      valid <= io_in_valid;
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        in_cmd <= {{3'd0}, T_183};
      end
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        in_ldst <= io_in_bits_ldst;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        in_wen <= io_in_bits_wen;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        in_ren1 <= io_in_bits_ren1;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        in_ren2 <= io_in_bits_ren2;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        in_ren3 <= io_in_bits_ren3;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        in_swap12 <= io_in_bits_swap12;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        in_swap23 <= io_in_bits_swap23;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        in_single <= io_in_bits_single;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        in_fromint <= io_in_bits_fromint;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        in_toint <= io_in_bits_toint;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        in_fastpipe <= io_in_bits_fastpipe;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        in_fma <= io_in_bits_fma;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        in_div <= io_in_bits_div;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        in_sqrt <= io_in_bits_sqrt;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        in_round <= io_in_bits_round;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        in_wflags <= io_in_bits_wflags;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        in_rm <= io_in_bits_rm;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        in_typ <= io_in_bits_typ;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        in_in1 <= io_in_bits_in1;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        if(io_in_bits_swap23) begin
          in_in2 <= 65'h8000000000000000;
        end else begin
          in_in2 <= io_in_bits_in2;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        if(T_186) begin
          in_in3 <= zero;
        end else begin
          in_in3 <= io_in_bits_in3;
        end
      end
    end
    if(reset) begin
      T_197 <= 1'h0;
    end else begin
      T_197 <= valid;
    end
    if(1'h0) begin
    end else begin
      if(valid) begin
        T_198_data <= res_data;
      end
    end
    if(1'h0) begin
    end else begin
      if(valid) begin
        T_198_exc <= res_exc;
      end
    end
    if(reset) begin
      T_203 <= 1'h0;
    end else begin
      T_203 <= T_197;
    end
    if(1'h0) begin
    end else begin
      if(T_197) begin
        T_204_data <= T_198_data;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_197) begin
        T_204_exc <= T_198_exc;
      end
    end
  end
endmodule
module RecFNToRecFN(
  input   clk,
  input   reset,
  input  [32:0] io_in,
  input  [1:0] io_roundingMode,
  output [64:0] io_out,
  output [4:0] io_exceptionFlags
);
  wire [8:0] T_4;
  wire [2:0] T_5;
  wire  T_7;
  wire [1:0] T_8;
  wire  T_10;
  wire  T_18_sign;
  wire  T_18_isNaN;
  wire  T_18_isInf;
  wire  T_18_isZero;
  wire [9:0] T_18_sExp;
  wire [26:0] T_18_sig;
  wire  T_25;
  wire  T_26;
  wire  T_27;
  wire  T_30;
  wire  T_31;
  wire [9:0] T_32;
  wire  T_35;
  wire [22:0] T_36;
  wire [24:0] T_38;
  wire [1:0] T_39;
  wire [26:0] T_40;
  wire [11:0] GEN_0;
  wire [12:0] T_42;
  wire  outRawFloat_sign;
  wire  outRawFloat_isNaN;
  wire  outRawFloat_isInf;
  wire  outRawFloat_isZero;
  wire [12:0] outRawFloat_sExp;
  wire [55:0] outRawFloat_sig;
  wire [55:0] GEN_1;
  wire [55:0] T_56;
  wire  T_57;
  wire  T_59;
  wire  invalidExc;
  wire  T_61;
  wire  T_62;
  wire [11:0] T_63;
  wire [11:0] T_66;
  wire [11:0] T_67;
  wire [11:0] T_68;
  wire  T_69;
  wire [11:0] T_72;
  wire [11:0] T_73;
  wire [11:0] T_74;
  wire [11:0] T_77;
  wire [11:0] T_78;
  wire [11:0] T_81;
  wire [11:0] T_82;
  wire [51:0] T_85;
  wire [51:0] T_86;
  wire [12:0] T_87;
  wire [64:0] T_88;
  wire [4:0] T_90;
  assign io_out = T_88;
  assign io_exceptionFlags = T_90;
  assign T_4 = io_in[31:23];
  assign T_5 = T_4[8:6];
  assign T_7 = T_5 == 3'h0;
  assign T_8 = T_4[8:7];
  assign T_10 = T_8 == 2'h3;
  assign T_18_sign = T_25;
  assign T_18_isNaN = T_27;
  assign T_18_isInf = T_31;
  assign T_18_isZero = T_7;
  assign T_18_sExp = T_32;
  assign T_18_sig = T_40;
  assign T_25 = io_in[32];
  assign T_26 = T_4[6];
  assign T_27 = T_10 & T_26;
  assign T_30 = T_26 == 1'h0;
  assign T_31 = T_10 & T_30;
  assign T_32 = {1'b0,$signed(T_4)};
  assign T_35 = T_7 == 1'h0;
  assign T_36 = io_in[22:0];
  assign T_38 = {T_36,2'h0};
  assign T_39 = {1'h0,T_35};
  assign T_40 = {T_39,T_38};
  assign GEN_0 = {{2{T_18_sExp[9]}},T_18_sExp};
  assign T_42 = $signed(GEN_0) + $signed(12'sh700);
  assign outRawFloat_sign = T_18_sign;
  assign outRawFloat_isNaN = T_18_isNaN;
  assign outRawFloat_isInf = T_18_isInf;
  assign outRawFloat_isZero = T_18_isZero;
  assign outRawFloat_sExp = T_42;
  assign outRawFloat_sig = T_56;
  assign GEN_1 = {{29'd0}, T_18_sig};
  assign T_56 = GEN_1 << 29;
  assign T_57 = outRawFloat_sig[53];
  assign T_59 = T_57 == 1'h0;
  assign invalidExc = outRawFloat_isNaN & T_59;
  assign T_61 = outRawFloat_isNaN == 1'h0;
  assign T_62 = outRawFloat_sign & T_61;
  assign T_63 = outRawFloat_sExp[11:0];
  assign T_66 = outRawFloat_isZero ? 12'hc00 : 12'h0;
  assign T_67 = ~ T_66;
  assign T_68 = T_63 & T_67;
  assign T_69 = outRawFloat_isZero | outRawFloat_isInf;
  assign T_72 = T_69 ? 12'h200 : 12'h0;
  assign T_73 = ~ T_72;
  assign T_74 = T_68 & T_73;
  assign T_77 = outRawFloat_isInf ? 12'hc00 : 12'h0;
  assign T_78 = T_74 | T_77;
  assign T_81 = outRawFloat_isNaN ? 12'he00 : 12'h0;
  assign T_82 = T_78 | T_81;
  assign T_85 = outRawFloat_sig[53:2];
  assign T_86 = outRawFloat_isNaN ? 52'h8000000000000 : T_85;
  assign T_87 = {T_62,T_82};
  assign T_88 = {T_87,T_86};
  assign T_90 = {invalidExc,4'h0};
endmodule
module CompareRecFN(
  input   clk,
  input   reset,
  input  [64:0] io_a,
  input  [64:0] io_b,
  input   io_signaling,
  output  io_lt,
  output  io_eq,
  output  io_gt,
  output [4:0] io_exceptionFlags
);
  wire [11:0] T_7;
  wire [2:0] T_8;
  wire  T_10;
  wire [1:0] T_11;
  wire  T_13;
  wire  rawA_sign;
  wire  rawA_isNaN;
  wire  rawA_isInf;
  wire  rawA_isZero;
  wire [12:0] rawA_sExp;
  wire [55:0] rawA_sig;
  wire  T_27;
  wire  T_28;
  wire  T_29;
  wire  T_32;
  wire  T_33;
  wire [12:0] T_34;
  wire  T_37;
  wire [51:0] T_38;
  wire [53:0] T_40;
  wire [1:0] T_41;
  wire [55:0] T_42;
  wire [11:0] T_43;
  wire [2:0] T_44;
  wire  T_46;
  wire [1:0] T_47;
  wire  T_49;
  wire  rawB_sign;
  wire  rawB_isNaN;
  wire  rawB_isInf;
  wire  rawB_isZero;
  wire [12:0] rawB_sExp;
  wire [55:0] rawB_sig;
  wire  T_63;
  wire  T_64;
  wire  T_65;
  wire  T_68;
  wire  T_69;
  wire [12:0] T_70;
  wire  T_73;
  wire [51:0] T_74;
  wire [53:0] T_76;
  wire [1:0] T_77;
  wire [55:0] T_78;
  wire  T_80;
  wire  T_82;
  wire  ordered;
  wire  bothInfs;
  wire  bothZeros;
  wire  eqExps;
  wire  T_83;
  wire  T_84;
  wire  T_85;
  wire  common_ltMags;
  wire  T_86;
  wire  common_eqMags;
  wire  T_88;
  wire  T_90;
  wire  T_91;
  wire  T_93;
  wire  T_95;
  wire  T_96;
  wire  T_98;
  wire  T_99;
  wire  T_102;
  wire  T_103;
  wire  T_104;
  wire  T_105;
  wire  ordered_lt;
  wire  T_106;
  wire  T_107;
  wire  T_108;
  wire  ordered_eq;
  wire  T_109;
  wire  T_111;
  wire  T_112;
  wire  T_113;
  wire  T_115;
  wire  T_116;
  wire  T_117;
  wire  T_119;
  wire  T_120;
  wire  invalid;
  wire  T_121;
  wire  T_122;
  wire  T_124;
  wire  T_125;
  wire  T_127;
  wire  T_128;
  wire [4:0] T_130;
  assign io_lt = T_121;
  assign io_eq = T_122;
  assign io_gt = T_128;
  assign io_exceptionFlags = T_130;
  assign T_7 = io_a[63:52];
  assign T_8 = T_7[11:9];
  assign T_10 = T_8 == 3'h0;
  assign T_11 = T_7[11:10];
  assign T_13 = T_11 == 2'h3;
  assign rawA_sign = T_27;
  assign rawA_isNaN = T_29;
  assign rawA_isInf = T_33;
  assign rawA_isZero = T_10;
  assign rawA_sExp = T_34;
  assign rawA_sig = T_42;
  assign T_27 = io_a[64];
  assign T_28 = T_7[9];
  assign T_29 = T_13 & T_28;
  assign T_32 = T_28 == 1'h0;
  assign T_33 = T_13 & T_32;
  assign T_34 = {1'b0,$signed(T_7)};
  assign T_37 = T_10 == 1'h0;
  assign T_38 = io_a[51:0];
  assign T_40 = {T_38,2'h0};
  assign T_41 = {1'h0,T_37};
  assign T_42 = {T_41,T_40};
  assign T_43 = io_b[63:52];
  assign T_44 = T_43[11:9];
  assign T_46 = T_44 == 3'h0;
  assign T_47 = T_43[11:10];
  assign T_49 = T_47 == 2'h3;
  assign rawB_sign = T_63;
  assign rawB_isNaN = T_65;
  assign rawB_isInf = T_69;
  assign rawB_isZero = T_46;
  assign rawB_sExp = T_70;
  assign rawB_sig = T_78;
  assign T_63 = io_b[64];
  assign T_64 = T_43[9];
  assign T_65 = T_49 & T_64;
  assign T_68 = T_64 == 1'h0;
  assign T_69 = T_49 & T_68;
  assign T_70 = {1'b0,$signed(T_43)};
  assign T_73 = T_46 == 1'h0;
  assign T_74 = io_b[51:0];
  assign T_76 = {T_74,2'h0};
  assign T_77 = {1'h0,T_73};
  assign T_78 = {T_77,T_76};
  assign T_80 = rawA_isNaN == 1'h0;
  assign T_82 = rawB_isNaN == 1'h0;
  assign ordered = T_80 & T_82;
  assign bothInfs = rawA_isInf & rawB_isInf;
  assign bothZeros = rawA_isZero & rawB_isZero;
  assign eqExps = $signed(rawA_sExp) == $signed(rawB_sExp);
  assign T_83 = $signed(rawA_sExp) < $signed(rawB_sExp);
  assign T_84 = rawA_sig < rawB_sig;
  assign T_85 = eqExps & T_84;
  assign common_ltMags = T_83 | T_85;
  assign T_86 = rawA_sig == rawB_sig;
  assign common_eqMags = eqExps & T_86;
  assign T_88 = bothZeros == 1'h0;
  assign T_90 = rawB_sign == 1'h0;
  assign T_91 = rawA_sign & T_90;
  assign T_93 = bothInfs == 1'h0;
  assign T_95 = common_ltMags == 1'h0;
  assign T_96 = rawA_sign & T_95;
  assign T_98 = common_eqMags == 1'h0;
  assign T_99 = T_96 & T_98;
  assign T_102 = T_90 & common_ltMags;
  assign T_103 = T_99 | T_102;
  assign T_104 = T_93 & T_103;
  assign T_105 = T_91 | T_104;
  assign ordered_lt = T_88 & T_105;
  assign T_106 = rawA_sign == rawB_sign;
  assign T_107 = bothInfs | common_eqMags;
  assign T_108 = T_106 & T_107;
  assign ordered_eq = bothZeros | T_108;
  assign T_109 = rawA_sig[53];
  assign T_111 = T_109 == 1'h0;
  assign T_112 = rawA_isNaN & T_111;
  assign T_113 = rawB_sig[53];
  assign T_115 = T_113 == 1'h0;
  assign T_116 = rawB_isNaN & T_115;
  assign T_117 = T_112 | T_116;
  assign T_119 = ordered == 1'h0;
  assign T_120 = io_signaling & T_119;
  assign invalid = T_117 | T_120;
  assign T_121 = ordered & ordered_lt;
  assign T_122 = ordered & ordered_eq;
  assign T_124 = ordered_lt == 1'h0;
  assign T_125 = ordered & T_124;
  assign T_127 = ordered_eq == 1'h0;
  assign T_128 = T_125 & T_127;
  assign T_130 = {invalid,4'h0};
endmodule
module RecFNToIN(
  input   clk,
  input   reset,
  input  [64:0] io_in,
  input  [1:0] io_roundingMode,
  input   io_signedOut,
  output [63:0] io_out,
  output [2:0] io_intExceptionFlags
);
  wire  sign;
  wire [11:0] exp;
  wire [51:0] fract;
  wire [2:0] T_5;
  wire  isZero;
  wire [1:0] T_7;
  wire  isSpecial;
  wire  T_9;
  wire  isNaN;
  wire  notSpecial_magGeOne;
  wire [52:0] T_10;
  wire [5:0] T_11;
  wire [5:0] T_13;
  wire [115:0] GEN_0;
  wire [115:0] shiftedSig;
  wire [63:0] unroundedInt;
  wire [1:0] T_14;
  wire [50:0] T_15;
  wire  T_17;
  wire [2:0] roundBits;
  wire [1:0] T_18;
  wire  T_20;
  wire  T_22;
  wire  roundInexact;
  wire [1:0] T_23;
  wire [1:0] T_24;
  wire  T_26;
  wire [1:0] T_28;
  wire  T_30;
  wire  T_31;
  wire [10:0] T_32;
  wire [10:0] T_33;
  wire  T_35;
  wire  T_40;
  wire  roundIncr_nearestEven;
  wire  T_41;
  wire  T_42;
  wire  T_43;
  wire  T_44;
  wire  T_45;
  wire  T_46;
  wire  T_47;
  wire  T_49;
  wire  T_50;
  wire  T_51;
  wire  roundIncr;
  wire [63:0] T_52;
  wire [63:0] complUnroundedInt;
  wire  T_53;
  wire [64:0] T_55;
  wire [63:0] T_56;
  wire [63:0] roundedInt;
  wire [61:0] T_57;
  wire [61:0] T_58;
  wire  T_60;
  wire  roundCarryBut2;
  wire  T_62;
  wire  T_64;
  wire [62:0] T_67;
  wire  T_69;
  wire  T_70;
  wire  T_71;
  wire  T_72;
  wire  T_73;
  wire  T_77;
  wire  T_78;
  wire  T_79;
  wire  T_80;
  wire  overflow_signed;
  wire  T_84;
  wire  T_87;
  wire  T_88;
  wire  T_89;
  wire  T_90;
  wire  T_91;
  wire  overflow_unsigned;
  wire  overflow;
  wire  T_93;
  wire  excSign;
  wire  T_94;
  wire [63:0] T_98;
  wire  T_100;
  wire  T_101;
  wire [62:0] T_104;
  wire [63:0] GEN_1;
  wire [63:0] T_105;
  wire  T_107;
  wire  T_110;
  wire [63:0] T_113;
  wire [63:0] excValue;
  wire  T_115;
  wire  T_116;
  wire  T_118;
  wire  inexact;
  wire  T_119;
  wire [63:0] T_120;
  wire [1:0] T_121;
  wire [2:0] T_122;
  assign io_out = T_120;
  assign io_intExceptionFlags = T_122;
  assign sign = io_in[64];
  assign exp = io_in[63:52];
  assign fract = io_in[51:0];
  assign T_5 = exp[11:9];
  assign isZero = T_5 == 3'h0;
  assign T_7 = exp[11:10];
  assign isSpecial = T_7 == 2'h3;
  assign T_9 = exp[9];
  assign isNaN = isSpecial & T_9;
  assign notSpecial_magGeOne = exp[11];
  assign T_10 = {notSpecial_magGeOne,fract};
  assign T_11 = exp[5:0];
  assign T_13 = notSpecial_magGeOne ? T_11 : 6'h0;
  assign GEN_0 = {{63'd0}, T_10};
  assign shiftedSig = GEN_0 << T_13;
  assign unroundedInt = shiftedSig[115:52];
  assign T_14 = shiftedSig[52:51];
  assign T_15 = shiftedSig[50:0];
  assign T_17 = T_15 != 51'h0;
  assign roundBits = {T_14,T_17};
  assign T_18 = roundBits[1:0];
  assign T_20 = T_18 != 2'h0;
  assign T_22 = isZero == 1'h0;
  assign roundInexact = notSpecial_magGeOne ? T_20 : T_22;
  assign T_23 = roundBits[2:1];
  assign T_24 = ~ T_23;
  assign T_26 = T_24 == 2'h0;
  assign T_28 = ~ T_18;
  assign T_30 = T_28 == 2'h0;
  assign T_31 = T_26 | T_30;
  assign T_32 = exp[10:0];
  assign T_33 = ~ T_32;
  assign T_35 = T_33 == 11'h0;
  assign T_40 = T_35 ? T_20 : 1'h0;
  assign roundIncr_nearestEven = notSpecial_magGeOne ? T_31 : T_40;
  assign T_41 = io_roundingMode == 2'h0;
  assign T_42 = T_41 & roundIncr_nearestEven;
  assign T_43 = io_roundingMode == 2'h2;
  assign T_44 = sign & roundInexact;
  assign T_45 = T_43 & T_44;
  assign T_46 = T_42 | T_45;
  assign T_47 = io_roundingMode == 2'h3;
  assign T_49 = sign == 1'h0;
  assign T_50 = T_49 & roundInexact;
  assign T_51 = T_47 & T_50;
  assign roundIncr = T_46 | T_51;
  assign T_52 = ~ unroundedInt;
  assign complUnroundedInt = sign ? T_52 : unroundedInt;
  assign T_53 = roundIncr ^ sign;
  assign T_55 = complUnroundedInt + 64'h1;
  assign T_56 = T_55[63:0];
  assign roundedInt = T_53 ? T_56 : complUnroundedInt;
  assign T_57 = unroundedInt[61:0];
  assign T_58 = ~ T_57;
  assign T_60 = T_58 == 62'h0;
  assign roundCarryBut2 = T_60 & roundIncr;
  assign T_62 = T_32 >= 11'h40;
  assign T_64 = T_32 == 11'h3f;
  assign T_67 = unroundedInt[62:0];
  assign T_69 = T_67 != 63'h0;
  assign T_70 = T_49 | T_69;
  assign T_71 = T_70 | roundIncr;
  assign T_72 = T_64 & T_71;
  assign T_73 = T_62 | T_72;
  assign T_77 = T_32 == 11'h3e;
  assign T_78 = T_49 & T_77;
  assign T_79 = T_78 & roundCarryBut2;
  assign T_80 = T_73 | T_79;
  assign overflow_signed = notSpecial_magGeOne ? T_80 : 1'h0;
  assign T_84 = sign | T_62;
  assign T_87 = unroundedInt[62];
  assign T_88 = T_64 & T_87;
  assign T_89 = T_88 & roundCarryBut2;
  assign T_90 = T_84 | T_89;
  assign T_91 = sign & roundIncr;
  assign overflow_unsigned = notSpecial_magGeOne ? T_90 : T_91;
  assign overflow = io_signedOut ? overflow_signed : overflow_unsigned;
  assign T_93 = isNaN == 1'h0;
  assign excSign = sign & T_93;
  assign T_94 = io_signedOut & excSign;
  assign T_98 = T_94 ? 64'h8000000000000000 : 64'h0;
  assign T_100 = excSign == 1'h0;
  assign T_101 = io_signedOut & T_100;
  assign T_104 = T_101 ? 63'h7fffffffffffffff : 63'h0;
  assign GEN_1 = {{1'd0}, T_104};
  assign T_105 = T_98 | GEN_1;
  assign T_107 = io_signedOut == 1'h0;
  assign T_110 = T_107 & T_100;
  assign T_113 = T_110 ? 64'hffffffffffffffff : 64'h0;
  assign excValue = T_105 | T_113;
  assign T_115 = isSpecial == 1'h0;
  assign T_116 = roundInexact & T_115;
  assign T_118 = overflow == 1'h0;
  assign inexact = T_116 & T_118;
  assign T_119 = isSpecial | overflow;
  assign T_120 = T_119 ? excValue : roundedInt;
  assign T_121 = {isSpecial,overflow};
  assign T_122 = {T_121,inexact};
endmodule
module RecFNToIN_1(
  input   clk,
  input   reset,
  input  [64:0] io_in,
  input  [1:0] io_roundingMode,
  input   io_signedOut,
  output [31:0] io_out,
  output [2:0] io_intExceptionFlags
);
  wire  sign;
  wire [11:0] exp;
  wire [51:0] fract;
  wire [2:0] T_5;
  wire  isZero;
  wire [1:0] T_7;
  wire  isSpecial;
  wire  T_9;
  wire  isNaN;
  wire  notSpecial_magGeOne;
  wire [52:0] T_10;
  wire [4:0] T_11;
  wire [4:0] T_13;
  wire [83:0] GEN_0;
  wire [83:0] shiftedSig;
  wire [31:0] unroundedInt;
  wire [1:0] T_14;
  wire [50:0] T_15;
  wire  T_17;
  wire [2:0] roundBits;
  wire [1:0] T_18;
  wire  T_20;
  wire  T_22;
  wire  roundInexact;
  wire [1:0] T_23;
  wire [1:0] T_24;
  wire  T_26;
  wire [1:0] T_28;
  wire  T_30;
  wire  T_31;
  wire [10:0] T_32;
  wire [10:0] T_33;
  wire  T_35;
  wire  T_40;
  wire  roundIncr_nearestEven;
  wire  T_41;
  wire  T_42;
  wire  T_43;
  wire  T_44;
  wire  T_45;
  wire  T_46;
  wire  T_47;
  wire  T_49;
  wire  T_50;
  wire  T_51;
  wire  roundIncr;
  wire [31:0] T_52;
  wire [31:0] complUnroundedInt;
  wire  T_53;
  wire [32:0] T_55;
  wire [31:0] T_56;
  wire [31:0] roundedInt;
  wire [29:0] T_57;
  wire [29:0] T_58;
  wire  T_60;
  wire  roundCarryBut2;
  wire  T_62;
  wire  T_64;
  wire [30:0] T_67;
  wire  T_69;
  wire  T_70;
  wire  T_71;
  wire  T_72;
  wire  T_73;
  wire  T_77;
  wire  T_78;
  wire  T_79;
  wire  T_80;
  wire  overflow_signed;
  wire  T_84;
  wire  T_87;
  wire  T_88;
  wire  T_89;
  wire  T_90;
  wire  T_91;
  wire  overflow_unsigned;
  wire  overflow;
  wire  T_93;
  wire  excSign;
  wire  T_94;
  wire [31:0] T_98;
  wire  T_100;
  wire  T_101;
  wire [30:0] T_104;
  wire [31:0] GEN_1;
  wire [31:0] T_105;
  wire  T_107;
  wire  T_110;
  wire [31:0] T_113;
  wire [31:0] excValue;
  wire  T_115;
  wire  T_116;
  wire  T_118;
  wire  inexact;
  wire  T_119;
  wire [31:0] T_120;
  wire [1:0] T_121;
  wire [2:0] T_122;
  assign io_out = T_120;
  assign io_intExceptionFlags = T_122;
  assign sign = io_in[64];
  assign exp = io_in[63:52];
  assign fract = io_in[51:0];
  assign T_5 = exp[11:9];
  assign isZero = T_5 == 3'h0;
  assign T_7 = exp[11:10];
  assign isSpecial = T_7 == 2'h3;
  assign T_9 = exp[9];
  assign isNaN = isSpecial & T_9;
  assign notSpecial_magGeOne = exp[11];
  assign T_10 = {notSpecial_magGeOne,fract};
  assign T_11 = exp[4:0];
  assign T_13 = notSpecial_magGeOne ? T_11 : 5'h0;
  assign GEN_0 = {{31'd0}, T_10};
  assign shiftedSig = GEN_0 << T_13;
  assign unroundedInt = shiftedSig[83:52];
  assign T_14 = shiftedSig[52:51];
  assign T_15 = shiftedSig[50:0];
  assign T_17 = T_15 != 51'h0;
  assign roundBits = {T_14,T_17};
  assign T_18 = roundBits[1:0];
  assign T_20 = T_18 != 2'h0;
  assign T_22 = isZero == 1'h0;
  assign roundInexact = notSpecial_magGeOne ? T_20 : T_22;
  assign T_23 = roundBits[2:1];
  assign T_24 = ~ T_23;
  assign T_26 = T_24 == 2'h0;
  assign T_28 = ~ T_18;
  assign T_30 = T_28 == 2'h0;
  assign T_31 = T_26 | T_30;
  assign T_32 = exp[10:0];
  assign T_33 = ~ T_32;
  assign T_35 = T_33 == 11'h0;
  assign T_40 = T_35 ? T_20 : 1'h0;
  assign roundIncr_nearestEven = notSpecial_magGeOne ? T_31 : T_40;
  assign T_41 = io_roundingMode == 2'h0;
  assign T_42 = T_41 & roundIncr_nearestEven;
  assign T_43 = io_roundingMode == 2'h2;
  assign T_44 = sign & roundInexact;
  assign T_45 = T_43 & T_44;
  assign T_46 = T_42 | T_45;
  assign T_47 = io_roundingMode == 2'h3;
  assign T_49 = sign == 1'h0;
  assign T_50 = T_49 & roundInexact;
  assign T_51 = T_47 & T_50;
  assign roundIncr = T_46 | T_51;
  assign T_52 = ~ unroundedInt;
  assign complUnroundedInt = sign ? T_52 : unroundedInt;
  assign T_53 = roundIncr ^ sign;
  assign T_55 = complUnroundedInt + 32'h1;
  assign T_56 = T_55[31:0];
  assign roundedInt = T_53 ? T_56 : complUnroundedInt;
  assign T_57 = unroundedInt[29:0];
  assign T_58 = ~ T_57;
  assign T_60 = T_58 == 30'h0;
  assign roundCarryBut2 = T_60 & roundIncr;
  assign T_62 = T_32 >= 11'h20;
  assign T_64 = T_32 == 11'h1f;
  assign T_67 = unroundedInt[30:0];
  assign T_69 = T_67 != 31'h0;
  assign T_70 = T_49 | T_69;
  assign T_71 = T_70 | roundIncr;
  assign T_72 = T_64 & T_71;
  assign T_73 = T_62 | T_72;
  assign T_77 = T_32 == 11'h1e;
  assign T_78 = T_49 & T_77;
  assign T_79 = T_78 & roundCarryBut2;
  assign T_80 = T_73 | T_79;
  assign overflow_signed = notSpecial_magGeOne ? T_80 : 1'h0;
  assign T_84 = sign | T_62;
  assign T_87 = unroundedInt[30];
  assign T_88 = T_64 & T_87;
  assign T_89 = T_88 & roundCarryBut2;
  assign T_90 = T_84 | T_89;
  assign T_91 = sign & roundIncr;
  assign overflow_unsigned = notSpecial_magGeOne ? T_90 : T_91;
  assign overflow = io_signedOut ? overflow_signed : overflow_unsigned;
  assign T_93 = isNaN == 1'h0;
  assign excSign = sign & T_93;
  assign T_94 = io_signedOut & excSign;
  assign T_98 = T_94 ? 32'h80000000 : 32'h0;
  assign T_100 = excSign == 1'h0;
  assign T_101 = io_signedOut & T_100;
  assign T_104 = T_101 ? 31'h7fffffff : 31'h0;
  assign GEN_1 = {{1'd0}, T_104};
  assign T_105 = T_98 | GEN_1;
  assign T_107 = io_signedOut == 1'h0;
  assign T_110 = T_107 & T_100;
  assign T_113 = T_110 ? 32'hffffffff : 32'h0;
  assign excValue = T_105 | T_113;
  assign T_115 = isSpecial == 1'h0;
  assign T_116 = roundInexact & T_115;
  assign T_118 = overflow == 1'h0;
  assign inexact = T_116 & T_118;
  assign T_119 = isSpecial | overflow;
  assign T_120 = T_119 ? excValue : roundedInt;
  assign T_121 = {isSpecial,overflow};
  assign T_122 = {T_121,inexact};
endmodule
module FPToInt(
  input   clk,
  input   reset,
  input   io_in_valid,
  input  [4:0] io_in_bits_cmd,
  input   io_in_bits_ldst,
  input   io_in_bits_wen,
  input   io_in_bits_ren1,
  input   io_in_bits_ren2,
  input   io_in_bits_ren3,
  input   io_in_bits_swap12,
  input   io_in_bits_swap23,
  input   io_in_bits_single,
  input   io_in_bits_fromint,
  input   io_in_bits_toint,
  input   io_in_bits_fastpipe,
  input   io_in_bits_fma,
  input   io_in_bits_div,
  input   io_in_bits_sqrt,
  input   io_in_bits_round,
  input   io_in_bits_wflags,
  input  [2:0] io_in_bits_rm,
  input  [1:0] io_in_bits_typ,
  input  [64:0] io_in_bits_in1,
  input  [64:0] io_in_bits_in2,
  input  [64:0] io_in_bits_in3,
  output [4:0] io_as_double_cmd,
  output  io_as_double_ldst,
  output  io_as_double_wen,
  output  io_as_double_ren1,
  output  io_as_double_ren2,
  output  io_as_double_ren3,
  output  io_as_double_swap12,
  output  io_as_double_swap23,
  output  io_as_double_single,
  output  io_as_double_fromint,
  output  io_as_double_toint,
  output  io_as_double_fastpipe,
  output  io_as_double_fma,
  output  io_as_double_div,
  output  io_as_double_sqrt,
  output  io_as_double_round,
  output  io_as_double_wflags,
  output [2:0] io_as_double_rm,
  output [1:0] io_as_double_typ,
  output [64:0] io_as_double_in1,
  output [64:0] io_as_double_in2,
  output [64:0] io_as_double_in3,
  output  io_out_valid,
  output  io_out_bits_lt,
  output [63:0] io_out_bits_store,
  output [63:0] io_out_bits_toint,
  output [4:0] io_out_bits_exc
);
  reg [4:0] in_cmd;
  reg [31:0] GEN_29;
  reg  in_ldst;
  reg [31:0] GEN_30;
  reg  in_wen;
  reg [31:0] GEN_31;
  reg  in_ren1;
  reg [31:0] GEN_32;
  reg  in_ren2;
  reg [31:0] GEN_33;
  reg  in_ren3;
  reg [31:0] GEN_34;
  reg  in_swap12;
  reg [31:0] GEN_35;
  reg  in_swap23;
  reg [31:0] GEN_36;
  reg  in_single;
  reg [31:0] GEN_37;
  reg  in_fromint;
  reg [31:0] GEN_38;
  reg  in_toint;
  reg [31:0] GEN_39;
  reg  in_fastpipe;
  reg [31:0] GEN_40;
  reg  in_fma;
  reg [31:0] GEN_41;
  reg  in_div;
  reg [31:0] GEN_42;
  reg  in_sqrt;
  reg [31:0] GEN_43;
  reg  in_round;
  reg [31:0] GEN_44;
  reg  in_wflags;
  reg [31:0] GEN_45;
  reg [2:0] in_rm;
  reg [31:0] GEN_46;
  reg [1:0] in_typ;
  reg [31:0] GEN_47;
  reg [64:0] in_in1;
  reg [95:0] GEN_48;
  reg [64:0] in_in2;
  reg [95:0] GEN_49;
  reg [64:0] in_in3;
  reg [95:0] GEN_50;
  reg  valid;
  reg [31:0] GEN_51;
  wire  RecFNToRecFN_2_clk;
  wire  RecFNToRecFN_2_reset;
  wire [32:0] RecFNToRecFN_2_io_in;
  wire [1:0] RecFNToRecFN_2_io_roundingMode;
  wire [64:0] RecFNToRecFN_2_io_out;
  wire [4:0] RecFNToRecFN_2_io_exceptionFlags;
  wire  RecFNToRecFN_1_1_clk;
  wire  RecFNToRecFN_1_1_reset;
  wire [32:0] RecFNToRecFN_1_1_io_in;
  wire [1:0] RecFNToRecFN_1_1_io_roundingMode;
  wire [64:0] RecFNToRecFN_1_1_io_out;
  wire [4:0] RecFNToRecFN_1_1_io_exceptionFlags;
  wire  T_230;
  wire  T_231;
  wire [4:0] T_234;
  wire  T_235;
  wire  T_237;
  wire  T_238;
  wire [64:0] GEN_0;
  wire [64:0] GEN_1;
  wire [4:0] GEN_2;
  wire  GEN_3;
  wire  GEN_4;
  wire  GEN_5;
  wire  GEN_6;
  wire  GEN_7;
  wire  GEN_8;
  wire  GEN_9;
  wire  GEN_10;
  wire  GEN_11;
  wire  GEN_12;
  wire  GEN_13;
  wire  GEN_14;
  wire  GEN_15;
  wire  GEN_16;
  wire  GEN_17;
  wire  GEN_18;
  wire [2:0] GEN_19;
  wire [1:0] GEN_20;
  wire [64:0] GEN_21;
  wire [64:0] GEN_22;
  wire [64:0] GEN_23;
  wire  T_239;
  wire [8:0] T_240;
  wire [22:0] T_241;
  wire [6:0] T_242;
  wire  T_244;
  wire [2:0] T_245;
  wire  T_247;
  wire [1:0] T_248;
  wire  T_250;
  wire  T_251;
  wire  T_252;
  wire  T_257;
  wire  T_258;
  wire  T_261;
  wire  T_262;
  wire  T_265;
  wire  T_266;
  wire  T_267;
  wire [4:0] T_269;
  wire [5:0] T_270;
  wire [4:0] T_271;
  wire [23:0] T_273;
  wire [23:0] T_274;
  wire [22:0] T_275;
  wire [7:0] T_276;
  wire [8:0] T_278;
  wire [7:0] T_279;
  wire [7:0] T_283;
  wire [7:0] T_284;
  wire  T_285;
  wire [22:0] T_287;
  wire [22:0] T_288;
  wire [8:0] T_289;
  wire [31:0] unrec_s;
  wire  T_290;
  wire [11:0] T_291;
  wire [51:0] T_292;
  wire [9:0] T_293;
  wire  T_295;
  wire [2:0] T_296;
  wire  T_298;
  wire [1:0] T_299;
  wire  T_301;
  wire  T_302;
  wire  T_303;
  wire  T_308;
  wire  T_309;
  wire  T_312;
  wire  T_313;
  wire  T_316;
  wire  T_317;
  wire  T_318;
  wire [5:0] T_320;
  wire [6:0] T_321;
  wire [5:0] T_322;
  wire [52:0] T_324;
  wire [52:0] T_325;
  wire [51:0] T_326;
  wire [10:0] T_327;
  wire [11:0] T_329;
  wire [10:0] T_330;
  wire [10:0] T_334;
  wire [10:0] T_335;
  wire  T_336;
  wire [51:0] T_338;
  wire [51:0] T_339;
  wire [11:0] T_340;
  wire [63:0] unrec_d;
  wire  T_341;
  wire [31:0] T_345;
  wire [63:0] T_346;
  wire [63:0] unrec_out;
  wire [1:0] T_351;
  wire  T_353;
  wire  T_360;
  wire  T_361;
  wire  T_362;
  wire  T_367;
  wire  T_369;
  wire  T_370;
  wire  T_372;
  wire  T_375;
  wire  T_376;
  wire [2:0] T_377;
  wire  T_379;
  wire  T_380;
  wire  T_382;
  wire  T_383;
  wire  T_385;
  wire  T_387;
  wire  T_388;
  wire  T_391;
  wire  T_394;
  wire  T_397;
  wire  T_398;
  wire  T_399;
  wire  T_400;
  wire  T_401;
  wire [1:0] T_402;
  wire [1:0] T_403;
  wire [2:0] T_404;
  wire [4:0] T_405;
  wire [1:0] T_406;
  wire [1:0] T_407;
  wire [2:0] T_408;
  wire [4:0] T_409;
  wire [9:0] classify_s;
  wire [1:0] T_414;
  wire  T_416;
  wire  T_423;
  wire  T_424;
  wire  T_425;
  wire  T_430;
  wire  T_432;
  wire  T_433;
  wire  T_435;
  wire  T_438;
  wire  T_439;
  wire [2:0] T_440;
  wire  T_442;
  wire  T_443;
  wire  T_445;
  wire  T_446;
  wire  T_448;
  wire  T_450;
  wire  T_451;
  wire  T_454;
  wire  T_457;
  wire  T_460;
  wire  T_461;
  wire  T_462;
  wire  T_463;
  wire  T_464;
  wire [1:0] T_465;
  wire [1:0] T_466;
  wire [2:0] T_467;
  wire [4:0] T_468;
  wire [1:0] T_469;
  wire [1:0] T_470;
  wire [2:0] T_471;
  wire [4:0] T_472;
  wire [9:0] classify_d;
  wire [9:0] classify_out;
  wire  dcmp_clk;
  wire  dcmp_reset;
  wire [64:0] dcmp_io_a;
  wire [64:0] dcmp_io_b;
  wire  dcmp_io_signaling;
  wire  dcmp_io_lt;
  wire  dcmp_io_eq;
  wire  dcmp_io_gt;
  wire [4:0] dcmp_io_exceptionFlags;
  wire [2:0] T_474;
  wire [1:0] T_475;
  wire [2:0] GEN_28;
  wire [2:0] T_476;
  wire  dcmp_out;
  wire  d2l_clk;
  wire  d2l_reset;
  wire [64:0] d2l_io_in;
  wire [1:0] d2l_io_roundingMode;
  wire  d2l_io_signedOut;
  wire [63:0] d2l_io_out;
  wire [2:0] d2l_io_intExceptionFlags;
  wire  d2w_clk;
  wire  d2w_reset;
  wire [64:0] d2w_io_in;
  wire [1:0] d2w_io_roundingMode;
  wire  d2w_io_signedOut;
  wire [31:0] d2w_io_out;
  wire [2:0] d2w_io_intExceptionFlags;
  wire  T_478;
  wire  T_479;
  wire  T_482;
  wire [63:0] T_483;
  wire [4:0] T_487;
  wire  T_488;
  wire [63:0] GEN_24;
  wire [4:0] GEN_25;
  wire  T_492;
  wire  T_493;
  wire [63:0] T_494;
  wire [31:0] T_495;
  wire [63:0] T_496;
  wire [63:0] T_497;
  wire [2:0] T_499;
  wire [1:0] T_500;
  wire  T_502;
  wire  T_504;
  wire [3:0] T_505;
  wire [4:0] T_506;
  wire [63:0] GEN_26;
  wire [4:0] GEN_27;
  RecFNToRecFN RecFNToRecFN_2 (
    .clk(RecFNToRecFN_2_clk),
    .reset(RecFNToRecFN_2_reset),
    .io_in(RecFNToRecFN_2_io_in),
    .io_roundingMode(RecFNToRecFN_2_io_roundingMode),
    .io_out(RecFNToRecFN_2_io_out),
    .io_exceptionFlags(RecFNToRecFN_2_io_exceptionFlags)
  );
  RecFNToRecFN RecFNToRecFN_1_1 (
    .clk(RecFNToRecFN_1_1_clk),
    .reset(RecFNToRecFN_1_1_reset),
    .io_in(RecFNToRecFN_1_1_io_in),
    .io_roundingMode(RecFNToRecFN_1_1_io_roundingMode),
    .io_out(RecFNToRecFN_1_1_io_out),
    .io_exceptionFlags(RecFNToRecFN_1_1_io_exceptionFlags)
  );
  CompareRecFN dcmp (
    .clk(dcmp_clk),
    .reset(dcmp_reset),
    .io_a(dcmp_io_a),
    .io_b(dcmp_io_b),
    .io_signaling(dcmp_io_signaling),
    .io_lt(dcmp_io_lt),
    .io_eq(dcmp_io_eq),
    .io_gt(dcmp_io_gt),
    .io_exceptionFlags(dcmp_io_exceptionFlags)
  );
  RecFNToIN d2l (
    .clk(d2l_clk),
    .reset(d2l_reset),
    .io_in(d2l_io_in),
    .io_roundingMode(d2l_io_roundingMode),
    .io_signedOut(d2l_io_signedOut),
    .io_out(d2l_io_out),
    .io_intExceptionFlags(d2l_io_intExceptionFlags)
  );
  RecFNToIN_1 d2w (
    .clk(d2w_clk),
    .reset(d2w_reset),
    .io_in(d2w_io_in),
    .io_roundingMode(d2w_io_roundingMode),
    .io_signedOut(d2w_io_signedOut),
    .io_out(d2w_io_out),
    .io_intExceptionFlags(d2w_io_intExceptionFlags)
  );
  assign io_as_double_cmd = in_cmd;
  assign io_as_double_ldst = in_ldst;
  assign io_as_double_wen = in_wen;
  assign io_as_double_ren1 = in_ren1;
  assign io_as_double_ren2 = in_ren2;
  assign io_as_double_ren3 = in_ren3;
  assign io_as_double_swap12 = in_swap12;
  assign io_as_double_swap23 = in_swap23;
  assign io_as_double_single = in_single;
  assign io_as_double_fromint = in_fromint;
  assign io_as_double_toint = in_toint;
  assign io_as_double_fastpipe = in_fastpipe;
  assign io_as_double_fma = in_fma;
  assign io_as_double_div = in_div;
  assign io_as_double_sqrt = in_sqrt;
  assign io_as_double_round = in_round;
  assign io_as_double_wflags = in_wflags;
  assign io_as_double_rm = in_rm;
  assign io_as_double_typ = in_typ;
  assign io_as_double_in1 = in_in1;
  assign io_as_double_in2 = in_in2;
  assign io_as_double_in3 = in_in3;
  assign io_out_valid = valid;
  assign io_out_bits_lt = dcmp_io_lt;
  assign io_out_bits_store = unrec_out;
  assign io_out_bits_toint = GEN_26;
  assign io_out_bits_exc = GEN_27;
  assign RecFNToRecFN_2_clk = clk;
  assign RecFNToRecFN_2_reset = reset;
  assign RecFNToRecFN_2_io_in = io_in_bits_in1[32:0];
  assign RecFNToRecFN_2_io_roundingMode = 2'h0;
  assign RecFNToRecFN_1_1_clk = clk;
  assign RecFNToRecFN_1_1_reset = reset;
  assign RecFNToRecFN_1_1_io_in = io_in_bits_in2[32:0];
  assign RecFNToRecFN_1_1_io_roundingMode = 2'h0;
  assign T_230 = io_in_bits_ldst == 1'h0;
  assign T_231 = io_in_bits_single & T_230;
  assign T_234 = io_in_bits_cmd & 5'hc;
  assign T_235 = 5'hc == T_234;
  assign T_237 = T_235 == 1'h0;
  assign T_238 = T_231 & T_237;
  assign GEN_0 = T_238 ? RecFNToRecFN_2_io_out : io_in_bits_in1;
  assign GEN_1 = T_238 ? RecFNToRecFN_1_1_io_out : io_in_bits_in2;
  assign GEN_2 = io_in_valid ? io_in_bits_cmd : in_cmd;
  assign GEN_3 = io_in_valid ? io_in_bits_ldst : in_ldst;
  assign GEN_4 = io_in_valid ? io_in_bits_wen : in_wen;
  assign GEN_5 = io_in_valid ? io_in_bits_ren1 : in_ren1;
  assign GEN_6 = io_in_valid ? io_in_bits_ren2 : in_ren2;
  assign GEN_7 = io_in_valid ? io_in_bits_ren3 : in_ren3;
  assign GEN_8 = io_in_valid ? io_in_bits_swap12 : in_swap12;
  assign GEN_9 = io_in_valid ? io_in_bits_swap23 : in_swap23;
  assign GEN_10 = io_in_valid ? io_in_bits_single : in_single;
  assign GEN_11 = io_in_valid ? io_in_bits_fromint : in_fromint;
  assign GEN_12 = io_in_valid ? io_in_bits_toint : in_toint;
  assign GEN_13 = io_in_valid ? io_in_bits_fastpipe : in_fastpipe;
  assign GEN_14 = io_in_valid ? io_in_bits_fma : in_fma;
  assign GEN_15 = io_in_valid ? io_in_bits_div : in_div;
  assign GEN_16 = io_in_valid ? io_in_bits_sqrt : in_sqrt;
  assign GEN_17 = io_in_valid ? io_in_bits_round : in_round;
  assign GEN_18 = io_in_valid ? io_in_bits_wflags : in_wflags;
  assign GEN_19 = io_in_valid ? io_in_bits_rm : in_rm;
  assign GEN_20 = io_in_valid ? io_in_bits_typ : in_typ;
  assign GEN_21 = io_in_valid ? GEN_0 : in_in1;
  assign GEN_22 = io_in_valid ? GEN_1 : in_in2;
  assign GEN_23 = io_in_valid ? io_in_bits_in3 : in_in3;
  assign T_239 = in_in1[32];
  assign T_240 = in_in1[31:23];
  assign T_241 = in_in1[22:0];
  assign T_242 = T_240[6:0];
  assign T_244 = T_242 < 7'h2;
  assign T_245 = T_240[8:6];
  assign T_247 = T_245 == 3'h1;
  assign T_248 = T_240[8:7];
  assign T_250 = T_248 == 2'h1;
  assign T_251 = T_250 & T_244;
  assign T_252 = T_247 | T_251;
  assign T_257 = T_244 == 1'h0;
  assign T_258 = T_250 & T_257;
  assign T_261 = T_248 == 2'h2;
  assign T_262 = T_258 | T_261;
  assign T_265 = T_248 == 2'h3;
  assign T_266 = T_240[6];
  assign T_267 = T_265 & T_266;
  assign T_269 = T_240[4:0];
  assign T_270 = 5'h2 - T_269;
  assign T_271 = T_270[4:0];
  assign T_273 = {1'h1,T_241};
  assign T_274 = T_273 >> T_271;
  assign T_275 = T_274[22:0];
  assign T_276 = T_240[7:0];
  assign T_278 = T_276 - 8'h81;
  assign T_279 = T_278[7:0];
  assign T_283 = T_265 ? 8'hff : 8'h0;
  assign T_284 = T_262 ? T_279 : T_283;
  assign T_285 = T_262 | T_267;
  assign T_287 = T_252 ? T_275 : 23'h0;
  assign T_288 = T_285 ? T_241 : T_287;
  assign T_289 = {T_239,T_284};
  assign unrec_s = {T_289,T_288};
  assign T_290 = in_in1[64];
  assign T_291 = in_in1[63:52];
  assign T_292 = in_in1[51:0];
  assign T_293 = T_291[9:0];
  assign T_295 = T_293 < 10'h2;
  assign T_296 = T_291[11:9];
  assign T_298 = T_296 == 3'h1;
  assign T_299 = T_291[11:10];
  assign T_301 = T_299 == 2'h1;
  assign T_302 = T_301 & T_295;
  assign T_303 = T_298 | T_302;
  assign T_308 = T_295 == 1'h0;
  assign T_309 = T_301 & T_308;
  assign T_312 = T_299 == 2'h2;
  assign T_313 = T_309 | T_312;
  assign T_316 = T_299 == 2'h3;
  assign T_317 = T_291[9];
  assign T_318 = T_316 & T_317;
  assign T_320 = T_291[5:0];
  assign T_321 = 6'h2 - T_320;
  assign T_322 = T_321[5:0];
  assign T_324 = {1'h1,T_292};
  assign T_325 = T_324 >> T_322;
  assign T_326 = T_325[51:0];
  assign T_327 = T_291[10:0];
  assign T_329 = T_327 - 11'h401;
  assign T_330 = T_329[10:0];
  assign T_334 = T_316 ? 11'h7ff : 11'h0;
  assign T_335 = T_313 ? T_330 : T_334;
  assign T_336 = T_313 | T_318;
  assign T_338 = T_303 ? T_326 : 52'h0;
  assign T_339 = T_336 ? T_292 : T_338;
  assign T_340 = {T_290,T_335};
  assign unrec_d = {T_340,T_339};
  assign T_341 = unrec_s[31];
  assign T_345 = T_341 ? 32'hffffffff : 32'h0;
  assign T_346 = {T_345,unrec_s};
  assign unrec_out = in_single ? T_346 : unrec_d;
  assign T_351 = T_245[2:1];
  assign T_353 = T_351 == 2'h3;
  assign T_360 = T_351 == 2'h1;
  assign T_361 = T_360 & T_244;
  assign T_362 = T_247 | T_361;
  assign T_367 = T_360 & T_257;
  assign T_369 = T_351 == 2'h2;
  assign T_370 = T_367 | T_369;
  assign T_372 = T_245 == 3'h0;
  assign T_375 = T_266 == 1'h0;
  assign T_376 = T_353 & T_375;
  assign T_377 = ~ T_245;
  assign T_379 = T_377 == 3'h0;
  assign T_380 = T_241[22];
  assign T_382 = T_380 == 1'h0;
  assign T_383 = T_379 & T_382;
  assign T_385 = T_379 & T_380;
  assign T_387 = T_239 == 1'h0;
  assign T_388 = T_376 & T_387;
  assign T_391 = T_370 & T_387;
  assign T_394 = T_362 & T_387;
  assign T_397 = T_372 & T_387;
  assign T_398 = T_372 & T_239;
  assign T_399 = T_362 & T_239;
  assign T_400 = T_370 & T_239;
  assign T_401 = T_376 & T_239;
  assign T_402 = {T_400,T_401};
  assign T_403 = {T_397,T_398};
  assign T_404 = {T_403,T_399};
  assign T_405 = {T_404,T_402};
  assign T_406 = {T_391,T_394};
  assign T_407 = {T_385,T_383};
  assign T_408 = {T_407,T_388};
  assign T_409 = {T_408,T_406};
  assign classify_s = {T_409,T_405};
  assign T_414 = T_296[2:1];
  assign T_416 = T_414 == 2'h3;
  assign T_423 = T_414 == 2'h1;
  assign T_424 = T_423 & T_295;
  assign T_425 = T_298 | T_424;
  assign T_430 = T_423 & T_308;
  assign T_432 = T_414 == 2'h2;
  assign T_433 = T_430 | T_432;
  assign T_435 = T_296 == 3'h0;
  assign T_438 = T_317 == 1'h0;
  assign T_439 = T_416 & T_438;
  assign T_440 = ~ T_296;
  assign T_442 = T_440 == 3'h0;
  assign T_443 = T_292[51];
  assign T_445 = T_443 == 1'h0;
  assign T_446 = T_442 & T_445;
  assign T_448 = T_442 & T_443;
  assign T_450 = T_290 == 1'h0;
  assign T_451 = T_439 & T_450;
  assign T_454 = T_433 & T_450;
  assign T_457 = T_425 & T_450;
  assign T_460 = T_435 & T_450;
  assign T_461 = T_435 & T_290;
  assign T_462 = T_425 & T_290;
  assign T_463 = T_433 & T_290;
  assign T_464 = T_439 & T_290;
  assign T_465 = {T_463,T_464};
  assign T_466 = {T_460,T_461};
  assign T_467 = {T_466,T_462};
  assign T_468 = {T_467,T_465};
  assign T_469 = {T_454,T_457};
  assign T_470 = {T_448,T_446};
  assign T_471 = {T_470,T_451};
  assign T_472 = {T_471,T_469};
  assign classify_d = {T_472,T_468};
  assign classify_out = in_single ? classify_s : classify_d;
  assign dcmp_clk = clk;
  assign dcmp_reset = reset;
  assign dcmp_io_a = in_in1;
  assign dcmp_io_b = in_in2;
  assign dcmp_io_signaling = 1'h1;
  assign T_474 = ~ in_rm;
  assign T_475 = {dcmp_io_lt,dcmp_io_eq};
  assign GEN_28 = {{1'd0}, T_475};
  assign T_476 = T_474 & GEN_28;
  assign dcmp_out = T_476 != 3'h0;
  assign d2l_clk = clk;
  assign d2l_reset = reset;
  assign d2l_io_in = in_in1;
  assign d2l_io_roundingMode = in_rm[1:0];
  assign d2l_io_signedOut = T_479;
  assign d2w_clk = clk;
  assign d2w_reset = reset;
  assign d2w_io_in = in_in1;
  assign d2w_io_roundingMode = in_rm[1:0];
  assign d2w_io_signedOut = T_479;
  assign T_478 = in_typ[0];
  assign T_479 = ~ T_478;
  assign T_482 = in_rm[0];
  assign T_483 = T_482 ? {{54'd0}, classify_out} : unrec_out;
  assign T_487 = in_cmd & 5'hc;
  assign T_488 = 5'h4 == T_487;
  assign GEN_24 = T_488 ? {{63'd0}, dcmp_out} : T_483;
  assign GEN_25 = T_488 ? dcmp_io_exceptionFlags : 5'h0;
  assign T_492 = 5'h8 == T_487;
  assign T_493 = in_typ[1];
  assign T_494 = $signed(d2l_io_out);
  assign T_495 = $signed(d2w_io_out);
  assign T_496 = T_493 ? $signed(T_494) : $signed({{32{T_495[31]}},T_495});
  assign T_497 = $unsigned(T_496);
  assign T_499 = T_493 ? d2l_io_intExceptionFlags : d2w_io_intExceptionFlags;
  assign T_500 = T_499[2:1];
  assign T_502 = T_500 != 2'h0;
  assign T_504 = T_499[0];
  assign T_505 = {T_502,3'h0};
  assign T_506 = {T_505,T_504};
  assign GEN_26 = T_492 ? T_497 : GEN_24;
  assign GEN_27 = T_492 ? T_506 : GEN_25;
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifndef verilator
      #0.002;
    `endif
  `ifdef RANDOMIZE
  GEN_29 = {1{$random}};
  in_cmd = GEN_29[4:0];
  `endif
  `ifdef RANDOMIZE
  GEN_30 = {1{$random}};
  in_ldst = GEN_30[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_31 = {1{$random}};
  in_wen = GEN_31[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_32 = {1{$random}};
  in_ren1 = GEN_32[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_33 = {1{$random}};
  in_ren2 = GEN_33[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_34 = {1{$random}};
  in_ren3 = GEN_34[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_35 = {1{$random}};
  in_swap12 = GEN_35[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_36 = {1{$random}};
  in_swap23 = GEN_36[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_37 = {1{$random}};
  in_single = GEN_37[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_38 = {1{$random}};
  in_fromint = GEN_38[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_39 = {1{$random}};
  in_toint = GEN_39[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_40 = {1{$random}};
  in_fastpipe = GEN_40[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_41 = {1{$random}};
  in_fma = GEN_41[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_42 = {1{$random}};
  in_div = GEN_42[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_43 = {1{$random}};
  in_sqrt = GEN_43[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_44 = {1{$random}};
  in_round = GEN_44[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_45 = {1{$random}};
  in_wflags = GEN_45[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_46 = {1{$random}};
  in_rm = GEN_46[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_47 = {1{$random}};
  in_typ = GEN_47[1:0];
  `endif
  `ifdef RANDOMIZE
  GEN_48 = {3{$random}};
  in_in1 = GEN_48[64:0];
  `endif
  `ifdef RANDOMIZE
  GEN_49 = {3{$random}};
  in_in2 = GEN_49[64:0];
  `endif
  `ifdef RANDOMIZE
  GEN_50 = {3{$random}};
  in_in3 = GEN_50[64:0];
  `endif
  `ifdef RANDOMIZE
  GEN_51 = {1{$random}};
  valid = GEN_51[0:0];
  `endif
  end
`endif
  always @(posedge clk) begin
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        in_cmd <= io_in_bits_cmd;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        in_ldst <= io_in_bits_ldst;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        in_wen <= io_in_bits_wen;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        in_ren1 <= io_in_bits_ren1;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        in_ren2 <= io_in_bits_ren2;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        in_ren3 <= io_in_bits_ren3;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        in_swap12 <= io_in_bits_swap12;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        in_swap23 <= io_in_bits_swap23;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        in_single <= io_in_bits_single;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        in_fromint <= io_in_bits_fromint;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        in_toint <= io_in_bits_toint;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        in_fastpipe <= io_in_bits_fastpipe;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        in_fma <= io_in_bits_fma;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        in_div <= io_in_bits_div;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        in_sqrt <= io_in_bits_sqrt;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        in_round <= io_in_bits_round;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        in_wflags <= io_in_bits_wflags;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        in_rm <= io_in_bits_rm;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        in_typ <= io_in_bits_typ;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        if(T_238) begin
          in_in1 <= RecFNToRecFN_2_io_out;
        end else begin
          in_in1 <= io_in_bits_in1;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        if(T_238) begin
          in_in2 <= RecFNToRecFN_1_1_io_out;
        end else begin
          in_in2 <= io_in_bits_in2;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        in_in3 <= io_in_bits_in3;
      end
    end
    if(1'h0) begin
    end else begin
      valid <= io_in_valid;
    end
  end
endmodule
module INToRecFN(
  input   clk,
  input   reset,
  input   io_signedIn,
  input  [63:0] io_in,
  input  [1:0] io_roundingMode,
  output [32:0] io_out,
  output [4:0] io_exceptionFlags
);
  wire  T_5;
  wire  sign;
  wire [64:0] T_7;
  wire [63:0] T_8;
  wire [63:0] absIn;
  wire [31:0] T_10;
  wire [31:0] T_11;
  wire  T_13;
  wire [15:0] T_14;
  wire [15:0] T_15;
  wire  T_17;
  wire [7:0] T_18;
  wire [7:0] T_19;
  wire  T_21;
  wire [3:0] T_22;
  wire [3:0] T_23;
  wire  T_25;
  wire  T_26;
  wire  T_28;
  wire  T_30;
  wire [1:0] T_32;
  wire [1:0] T_33;
  wire  T_34;
  wire  T_36;
  wire  T_38;
  wire [1:0] T_40;
  wire [1:0] T_41;
  wire [1:0] T_42;
  wire [2:0] T_43;
  wire [3:0] T_44;
  wire [3:0] T_45;
  wire  T_47;
  wire  T_48;
  wire  T_50;
  wire  T_52;
  wire [1:0] T_54;
  wire [1:0] T_55;
  wire  T_56;
  wire  T_58;
  wire  T_60;
  wire [1:0] T_62;
  wire [1:0] T_63;
  wire [1:0] T_64;
  wire [2:0] T_65;
  wire [2:0] T_66;
  wire [3:0] T_67;
  wire [7:0] T_68;
  wire [7:0] T_69;
  wire  T_71;
  wire [3:0] T_72;
  wire [3:0] T_73;
  wire  T_75;
  wire  T_76;
  wire  T_78;
  wire  T_80;
  wire [1:0] T_82;
  wire [1:0] T_83;
  wire  T_84;
  wire  T_86;
  wire  T_88;
  wire [1:0] T_90;
  wire [1:0] T_91;
  wire [1:0] T_92;
  wire [2:0] T_93;
  wire [3:0] T_94;
  wire [3:0] T_95;
  wire  T_97;
  wire  T_98;
  wire  T_100;
  wire  T_102;
  wire [1:0] T_104;
  wire [1:0] T_105;
  wire  T_106;
  wire  T_108;
  wire  T_110;
  wire [1:0] T_112;
  wire [1:0] T_113;
  wire [1:0] T_114;
  wire [2:0] T_115;
  wire [2:0] T_116;
  wire [3:0] T_117;
  wire [3:0] T_118;
  wire [4:0] T_119;
  wire [15:0] T_120;
  wire [15:0] T_121;
  wire  T_123;
  wire [7:0] T_124;
  wire [7:0] T_125;
  wire  T_127;
  wire [3:0] T_128;
  wire [3:0] T_129;
  wire  T_131;
  wire  T_132;
  wire  T_134;
  wire  T_136;
  wire [1:0] T_138;
  wire [1:0] T_139;
  wire  T_140;
  wire  T_142;
  wire  T_144;
  wire [1:0] T_146;
  wire [1:0] T_147;
  wire [1:0] T_148;
  wire [2:0] T_149;
  wire [3:0] T_150;
  wire [3:0] T_151;
  wire  T_153;
  wire  T_154;
  wire  T_156;
  wire  T_158;
  wire [1:0] T_160;
  wire [1:0] T_161;
  wire  T_162;
  wire  T_164;
  wire  T_166;
  wire [1:0] T_168;
  wire [1:0] T_169;
  wire [1:0] T_170;
  wire [2:0] T_171;
  wire [2:0] T_172;
  wire [3:0] T_173;
  wire [7:0] T_174;
  wire [7:0] T_175;
  wire  T_177;
  wire [3:0] T_178;
  wire [3:0] T_179;
  wire  T_181;
  wire  T_182;
  wire  T_184;
  wire  T_186;
  wire [1:0] T_188;
  wire [1:0] T_189;
  wire  T_190;
  wire  T_192;
  wire  T_194;
  wire [1:0] T_196;
  wire [1:0] T_197;
  wire [1:0] T_198;
  wire [2:0] T_199;
  wire [3:0] T_200;
  wire [3:0] T_201;
  wire  T_203;
  wire  T_204;
  wire  T_206;
  wire  T_208;
  wire [1:0] T_210;
  wire [1:0] T_211;
  wire  T_212;
  wire  T_214;
  wire  T_216;
  wire [1:0] T_218;
  wire [1:0] T_219;
  wire [1:0] T_220;
  wire [2:0] T_221;
  wire [2:0] T_222;
  wire [3:0] T_223;
  wire [3:0] T_224;
  wire [4:0] T_225;
  wire [4:0] T_226;
  wire [5:0] T_227;
  wire [5:0] normCount;
  wire [126:0] GEN_0;
  wire [126:0] T_228;
  wire [63:0] normAbsIn;
  wire [1:0] T_230;
  wire [38:0] T_231;
  wire  T_233;
  wire [2:0] roundBits;
  wire [1:0] T_234;
  wire  roundInexact;
  wire  T_236;
  wire [1:0] T_237;
  wire [1:0] T_238;
  wire  T_240;
  wire [1:0] T_242;
  wire  T_244;
  wire  T_245;
  wire  T_247;
  wire  T_248;
  wire  T_249;
  wire  T_251;
  wire  T_252;
  wire  T_253;
  wire  T_255;
  wire  T_256;
  wire  T_258;
  wire  round;
  wire [23:0] T_260;
  wire [24:0] unroundedNorm;
  wire [25:0] T_263;
  wire [24:0] T_264;
  wire [24:0] roundedNorm;
  wire [5:0] T_265;
  wire [6:0] unroundedExp;
  wire [7:0] T_268;
  wire  T_269;
  wire [7:0] GEN_1;
  wire [8:0] T_270;
  wire [7:0] roundedExp;
  wire  T_271;
  wire [8:0] expOut;
  wire [22:0] T_275;
  wire [9:0] T_276;
  wire [32:0] T_277;
  wire [1:0] T_280;
  wire [4:0] T_282;
  assign io_out = T_277;
  assign io_exceptionFlags = T_282;
  assign T_5 = io_in[63];
  assign sign = io_signedIn & T_5;
  assign T_7 = 64'h0 - io_in;
  assign T_8 = T_7[63:0];
  assign absIn = sign ? T_8 : io_in;
  assign T_10 = absIn[63:32];
  assign T_11 = absIn[31:0];
  assign T_13 = T_10 != 32'h0;
  assign T_14 = T_10[31:16];
  assign T_15 = T_10[15:0];
  assign T_17 = T_14 != 16'h0;
  assign T_18 = T_14[15:8];
  assign T_19 = T_14[7:0];
  assign T_21 = T_18 != 8'h0;
  assign T_22 = T_18[7:4];
  assign T_23 = T_18[3:0];
  assign T_25 = T_22 != 4'h0;
  assign T_26 = T_22[3];
  assign T_28 = T_22[2];
  assign T_30 = T_22[1];
  assign T_32 = T_28 ? 2'h2 : {{1'd0}, T_30};
  assign T_33 = T_26 ? 2'h3 : T_32;
  assign T_34 = T_23[3];
  assign T_36 = T_23[2];
  assign T_38 = T_23[1];
  assign T_40 = T_36 ? 2'h2 : {{1'd0}, T_38};
  assign T_41 = T_34 ? 2'h3 : T_40;
  assign T_42 = T_25 ? T_33 : T_41;
  assign T_43 = {T_25,T_42};
  assign T_44 = T_19[7:4];
  assign T_45 = T_19[3:0];
  assign T_47 = T_44 != 4'h0;
  assign T_48 = T_44[3];
  assign T_50 = T_44[2];
  assign T_52 = T_44[1];
  assign T_54 = T_50 ? 2'h2 : {{1'd0}, T_52};
  assign T_55 = T_48 ? 2'h3 : T_54;
  assign T_56 = T_45[3];
  assign T_58 = T_45[2];
  assign T_60 = T_45[1];
  assign T_62 = T_58 ? 2'h2 : {{1'd0}, T_60};
  assign T_63 = T_56 ? 2'h3 : T_62;
  assign T_64 = T_47 ? T_55 : T_63;
  assign T_65 = {T_47,T_64};
  assign T_66 = T_21 ? T_43 : T_65;
  assign T_67 = {T_21,T_66};
  assign T_68 = T_15[15:8];
  assign T_69 = T_15[7:0];
  assign T_71 = T_68 != 8'h0;
  assign T_72 = T_68[7:4];
  assign T_73 = T_68[3:0];
  assign T_75 = T_72 != 4'h0;
  assign T_76 = T_72[3];
  assign T_78 = T_72[2];
  assign T_80 = T_72[1];
  assign T_82 = T_78 ? 2'h2 : {{1'd0}, T_80};
  assign T_83 = T_76 ? 2'h3 : T_82;
  assign T_84 = T_73[3];
  assign T_86 = T_73[2];
  assign T_88 = T_73[1];
  assign T_90 = T_86 ? 2'h2 : {{1'd0}, T_88};
  assign T_91 = T_84 ? 2'h3 : T_90;
  assign T_92 = T_75 ? T_83 : T_91;
  assign T_93 = {T_75,T_92};
  assign T_94 = T_69[7:4];
  assign T_95 = T_69[3:0];
  assign T_97 = T_94 != 4'h0;
  assign T_98 = T_94[3];
  assign T_100 = T_94[2];
  assign T_102 = T_94[1];
  assign T_104 = T_100 ? 2'h2 : {{1'd0}, T_102};
  assign T_105 = T_98 ? 2'h3 : T_104;
  assign T_106 = T_95[3];
  assign T_108 = T_95[2];
  assign T_110 = T_95[1];
  assign T_112 = T_108 ? 2'h2 : {{1'd0}, T_110};
  assign T_113 = T_106 ? 2'h3 : T_112;
  assign T_114 = T_97 ? T_105 : T_113;
  assign T_115 = {T_97,T_114};
  assign T_116 = T_71 ? T_93 : T_115;
  assign T_117 = {T_71,T_116};
  assign T_118 = T_17 ? T_67 : T_117;
  assign T_119 = {T_17,T_118};
  assign T_120 = T_11[31:16];
  assign T_121 = T_11[15:0];
  assign T_123 = T_120 != 16'h0;
  assign T_124 = T_120[15:8];
  assign T_125 = T_120[7:0];
  assign T_127 = T_124 != 8'h0;
  assign T_128 = T_124[7:4];
  assign T_129 = T_124[3:0];
  assign T_131 = T_128 != 4'h0;
  assign T_132 = T_128[3];
  assign T_134 = T_128[2];
  assign T_136 = T_128[1];
  assign T_138 = T_134 ? 2'h2 : {{1'd0}, T_136};
  assign T_139 = T_132 ? 2'h3 : T_138;
  assign T_140 = T_129[3];
  assign T_142 = T_129[2];
  assign T_144 = T_129[1];
  assign T_146 = T_142 ? 2'h2 : {{1'd0}, T_144};
  assign T_147 = T_140 ? 2'h3 : T_146;
  assign T_148 = T_131 ? T_139 : T_147;
  assign T_149 = {T_131,T_148};
  assign T_150 = T_125[7:4];
  assign T_151 = T_125[3:0];
  assign T_153 = T_150 != 4'h0;
  assign T_154 = T_150[3];
  assign T_156 = T_150[2];
  assign T_158 = T_150[1];
  assign T_160 = T_156 ? 2'h2 : {{1'd0}, T_158};
  assign T_161 = T_154 ? 2'h3 : T_160;
  assign T_162 = T_151[3];
  assign T_164 = T_151[2];
  assign T_166 = T_151[1];
  assign T_168 = T_164 ? 2'h2 : {{1'd0}, T_166};
  assign T_169 = T_162 ? 2'h3 : T_168;
  assign T_170 = T_153 ? T_161 : T_169;
  assign T_171 = {T_153,T_170};
  assign T_172 = T_127 ? T_149 : T_171;
  assign T_173 = {T_127,T_172};
  assign T_174 = T_121[15:8];
  assign T_175 = T_121[7:0];
  assign T_177 = T_174 != 8'h0;
  assign T_178 = T_174[7:4];
  assign T_179 = T_174[3:0];
  assign T_181 = T_178 != 4'h0;
  assign T_182 = T_178[3];
  assign T_184 = T_178[2];
  assign T_186 = T_178[1];
  assign T_188 = T_184 ? 2'h2 : {{1'd0}, T_186};
  assign T_189 = T_182 ? 2'h3 : T_188;
  assign T_190 = T_179[3];
  assign T_192 = T_179[2];
  assign T_194 = T_179[1];
  assign T_196 = T_192 ? 2'h2 : {{1'd0}, T_194};
  assign T_197 = T_190 ? 2'h3 : T_196;
  assign T_198 = T_181 ? T_189 : T_197;
  assign T_199 = {T_181,T_198};
  assign T_200 = T_175[7:4];
  assign T_201 = T_175[3:0];
  assign T_203 = T_200 != 4'h0;
  assign T_204 = T_200[3];
  assign T_206 = T_200[2];
  assign T_208 = T_200[1];
  assign T_210 = T_206 ? 2'h2 : {{1'd0}, T_208};
  assign T_211 = T_204 ? 2'h3 : T_210;
  assign T_212 = T_201[3];
  assign T_214 = T_201[2];
  assign T_216 = T_201[1];
  assign T_218 = T_214 ? 2'h2 : {{1'd0}, T_216};
  assign T_219 = T_212 ? 2'h3 : T_218;
  assign T_220 = T_203 ? T_211 : T_219;
  assign T_221 = {T_203,T_220};
  assign T_222 = T_177 ? T_199 : T_221;
  assign T_223 = {T_177,T_222};
  assign T_224 = T_123 ? T_173 : T_223;
  assign T_225 = {T_123,T_224};
  assign T_226 = T_13 ? T_119 : T_225;
  assign T_227 = {T_13,T_226};
  assign normCount = ~ T_227;
  assign GEN_0 = {{63'd0}, absIn};
  assign T_228 = GEN_0 << normCount;
  assign normAbsIn = T_228[63:0];
  assign T_230 = normAbsIn[40:39];
  assign T_231 = normAbsIn[38:0];
  assign T_233 = T_231 != 39'h0;
  assign roundBits = {T_230,T_233};
  assign T_234 = roundBits[1:0];
  assign roundInexact = T_234 != 2'h0;
  assign T_236 = io_roundingMode == 2'h0;
  assign T_237 = roundBits[2:1];
  assign T_238 = ~ T_237;
  assign T_240 = T_238 == 2'h0;
  assign T_242 = ~ T_234;
  assign T_244 = T_242 == 2'h0;
  assign T_245 = T_240 | T_244;
  assign T_247 = T_236 ? T_245 : 1'h0;
  assign T_248 = io_roundingMode == 2'h2;
  assign T_249 = sign & roundInexact;
  assign T_251 = T_248 ? T_249 : 1'h0;
  assign T_252 = T_247 | T_251;
  assign T_253 = io_roundingMode == 2'h3;
  assign T_255 = sign == 1'h0;
  assign T_256 = T_255 & roundInexact;
  assign T_258 = T_253 ? T_256 : 1'h0;
  assign round = T_252 | T_258;
  assign T_260 = normAbsIn[63:40];
  assign unroundedNorm = {1'h0,T_260};
  assign T_263 = unroundedNorm + 25'h1;
  assign T_264 = T_263[24:0];
  assign roundedNorm = round ? T_264 : unroundedNorm;
  assign T_265 = ~ normCount;
  assign unroundedExp = {1'h0,T_265};
  assign T_268 = {1'h0,unroundedExp};
  assign T_269 = roundedNorm[24];
  assign GEN_1 = {{7'd0}, T_269};
  assign T_270 = T_268 + GEN_1;
  assign roundedExp = T_270[7:0];
  assign T_271 = normAbsIn[63];
  assign expOut = {T_271,roundedExp};
  assign T_275 = roundedNorm[22:0];
  assign T_276 = {sign,expOut};
  assign T_277 = {T_276,T_275};
  assign T_280 = {1'h0,roundInexact};
  assign T_282 = {3'h0,T_280};
endmodule
module INToRecFN_1(
  input   clk,
  input   reset,
  input   io_signedIn,
  input  [63:0] io_in,
  input  [1:0] io_roundingMode,
  output [64:0] io_out,
  output [4:0] io_exceptionFlags
);
  wire  T_5;
  wire  sign;
  wire [64:0] T_7;
  wire [63:0] T_8;
  wire [63:0] absIn;
  wire [31:0] T_10;
  wire [31:0] T_11;
  wire  T_13;
  wire [15:0] T_14;
  wire [15:0] T_15;
  wire  T_17;
  wire [7:0] T_18;
  wire [7:0] T_19;
  wire  T_21;
  wire [3:0] T_22;
  wire [3:0] T_23;
  wire  T_25;
  wire  T_26;
  wire  T_28;
  wire  T_30;
  wire [1:0] T_32;
  wire [1:0] T_33;
  wire  T_34;
  wire  T_36;
  wire  T_38;
  wire [1:0] T_40;
  wire [1:0] T_41;
  wire [1:0] T_42;
  wire [2:0] T_43;
  wire [3:0] T_44;
  wire [3:0] T_45;
  wire  T_47;
  wire  T_48;
  wire  T_50;
  wire  T_52;
  wire [1:0] T_54;
  wire [1:0] T_55;
  wire  T_56;
  wire  T_58;
  wire  T_60;
  wire [1:0] T_62;
  wire [1:0] T_63;
  wire [1:0] T_64;
  wire [2:0] T_65;
  wire [2:0] T_66;
  wire [3:0] T_67;
  wire [7:0] T_68;
  wire [7:0] T_69;
  wire  T_71;
  wire [3:0] T_72;
  wire [3:0] T_73;
  wire  T_75;
  wire  T_76;
  wire  T_78;
  wire  T_80;
  wire [1:0] T_82;
  wire [1:0] T_83;
  wire  T_84;
  wire  T_86;
  wire  T_88;
  wire [1:0] T_90;
  wire [1:0] T_91;
  wire [1:0] T_92;
  wire [2:0] T_93;
  wire [3:0] T_94;
  wire [3:0] T_95;
  wire  T_97;
  wire  T_98;
  wire  T_100;
  wire  T_102;
  wire [1:0] T_104;
  wire [1:0] T_105;
  wire  T_106;
  wire  T_108;
  wire  T_110;
  wire [1:0] T_112;
  wire [1:0] T_113;
  wire [1:0] T_114;
  wire [2:0] T_115;
  wire [2:0] T_116;
  wire [3:0] T_117;
  wire [3:0] T_118;
  wire [4:0] T_119;
  wire [15:0] T_120;
  wire [15:0] T_121;
  wire  T_123;
  wire [7:0] T_124;
  wire [7:0] T_125;
  wire  T_127;
  wire [3:0] T_128;
  wire [3:0] T_129;
  wire  T_131;
  wire  T_132;
  wire  T_134;
  wire  T_136;
  wire [1:0] T_138;
  wire [1:0] T_139;
  wire  T_140;
  wire  T_142;
  wire  T_144;
  wire [1:0] T_146;
  wire [1:0] T_147;
  wire [1:0] T_148;
  wire [2:0] T_149;
  wire [3:0] T_150;
  wire [3:0] T_151;
  wire  T_153;
  wire  T_154;
  wire  T_156;
  wire  T_158;
  wire [1:0] T_160;
  wire [1:0] T_161;
  wire  T_162;
  wire  T_164;
  wire  T_166;
  wire [1:0] T_168;
  wire [1:0] T_169;
  wire [1:0] T_170;
  wire [2:0] T_171;
  wire [2:0] T_172;
  wire [3:0] T_173;
  wire [7:0] T_174;
  wire [7:0] T_175;
  wire  T_177;
  wire [3:0] T_178;
  wire [3:0] T_179;
  wire  T_181;
  wire  T_182;
  wire  T_184;
  wire  T_186;
  wire [1:0] T_188;
  wire [1:0] T_189;
  wire  T_190;
  wire  T_192;
  wire  T_194;
  wire [1:0] T_196;
  wire [1:0] T_197;
  wire [1:0] T_198;
  wire [2:0] T_199;
  wire [3:0] T_200;
  wire [3:0] T_201;
  wire  T_203;
  wire  T_204;
  wire  T_206;
  wire  T_208;
  wire [1:0] T_210;
  wire [1:0] T_211;
  wire  T_212;
  wire  T_214;
  wire  T_216;
  wire [1:0] T_218;
  wire [1:0] T_219;
  wire [1:0] T_220;
  wire [2:0] T_221;
  wire [2:0] T_222;
  wire [3:0] T_223;
  wire [3:0] T_224;
  wire [4:0] T_225;
  wire [4:0] T_226;
  wire [5:0] T_227;
  wire [5:0] normCount;
  wire [126:0] GEN_0;
  wire [126:0] T_228;
  wire [63:0] normAbsIn;
  wire [1:0] T_230;
  wire [9:0] T_231;
  wire  T_233;
  wire [2:0] roundBits;
  wire [1:0] T_234;
  wire  roundInexact;
  wire  T_236;
  wire [1:0] T_237;
  wire [1:0] T_238;
  wire  T_240;
  wire [1:0] T_242;
  wire  T_244;
  wire  T_245;
  wire  T_247;
  wire  T_248;
  wire  T_249;
  wire  T_251;
  wire  T_252;
  wire  T_253;
  wire  T_255;
  wire  T_256;
  wire  T_258;
  wire  round;
  wire [52:0] T_260;
  wire [53:0] unroundedNorm;
  wire [54:0] T_263;
  wire [53:0] T_264;
  wire [53:0] roundedNorm;
  wire [5:0] T_265;
  wire [9:0] unroundedExp;
  wire [10:0] T_268;
  wire  T_269;
  wire [10:0] GEN_1;
  wire [11:0] T_270;
  wire [10:0] roundedExp;
  wire  T_271;
  wire [11:0] expOut;
  wire [51:0] T_275;
  wire [12:0] T_276;
  wire [64:0] T_277;
  wire [1:0] T_280;
  wire [4:0] T_282;
  assign io_out = T_277;
  assign io_exceptionFlags = T_282;
  assign T_5 = io_in[63];
  assign sign = io_signedIn & T_5;
  assign T_7 = 64'h0 - io_in;
  assign T_8 = T_7[63:0];
  assign absIn = sign ? T_8 : io_in;
  assign T_10 = absIn[63:32];
  assign T_11 = absIn[31:0];
  assign T_13 = T_10 != 32'h0;
  assign T_14 = T_10[31:16];
  assign T_15 = T_10[15:0];
  assign T_17 = T_14 != 16'h0;
  assign T_18 = T_14[15:8];
  assign T_19 = T_14[7:0];
  assign T_21 = T_18 != 8'h0;
  assign T_22 = T_18[7:4];
  assign T_23 = T_18[3:0];
  assign T_25 = T_22 != 4'h0;
  assign T_26 = T_22[3];
  assign T_28 = T_22[2];
  assign T_30 = T_22[1];
  assign T_32 = T_28 ? 2'h2 : {{1'd0}, T_30};
  assign T_33 = T_26 ? 2'h3 : T_32;
  assign T_34 = T_23[3];
  assign T_36 = T_23[2];
  assign T_38 = T_23[1];
  assign T_40 = T_36 ? 2'h2 : {{1'd0}, T_38};
  assign T_41 = T_34 ? 2'h3 : T_40;
  assign T_42 = T_25 ? T_33 : T_41;
  assign T_43 = {T_25,T_42};
  assign T_44 = T_19[7:4];
  assign T_45 = T_19[3:0];
  assign T_47 = T_44 != 4'h0;
  assign T_48 = T_44[3];
  assign T_50 = T_44[2];
  assign T_52 = T_44[1];
  assign T_54 = T_50 ? 2'h2 : {{1'd0}, T_52};
  assign T_55 = T_48 ? 2'h3 : T_54;
  assign T_56 = T_45[3];
  assign T_58 = T_45[2];
  assign T_60 = T_45[1];
  assign T_62 = T_58 ? 2'h2 : {{1'd0}, T_60};
  assign T_63 = T_56 ? 2'h3 : T_62;
  assign T_64 = T_47 ? T_55 : T_63;
  assign T_65 = {T_47,T_64};
  assign T_66 = T_21 ? T_43 : T_65;
  assign T_67 = {T_21,T_66};
  assign T_68 = T_15[15:8];
  assign T_69 = T_15[7:0];
  assign T_71 = T_68 != 8'h0;
  assign T_72 = T_68[7:4];
  assign T_73 = T_68[3:0];
  assign T_75 = T_72 != 4'h0;
  assign T_76 = T_72[3];
  assign T_78 = T_72[2];
  assign T_80 = T_72[1];
  assign T_82 = T_78 ? 2'h2 : {{1'd0}, T_80};
  assign T_83 = T_76 ? 2'h3 : T_82;
  assign T_84 = T_73[3];
  assign T_86 = T_73[2];
  assign T_88 = T_73[1];
  assign T_90 = T_86 ? 2'h2 : {{1'd0}, T_88};
  assign T_91 = T_84 ? 2'h3 : T_90;
  assign T_92 = T_75 ? T_83 : T_91;
  assign T_93 = {T_75,T_92};
  assign T_94 = T_69[7:4];
  assign T_95 = T_69[3:0];
  assign T_97 = T_94 != 4'h0;
  assign T_98 = T_94[3];
  assign T_100 = T_94[2];
  assign T_102 = T_94[1];
  assign T_104 = T_100 ? 2'h2 : {{1'd0}, T_102};
  assign T_105 = T_98 ? 2'h3 : T_104;
  assign T_106 = T_95[3];
  assign T_108 = T_95[2];
  assign T_110 = T_95[1];
  assign T_112 = T_108 ? 2'h2 : {{1'd0}, T_110};
  assign T_113 = T_106 ? 2'h3 : T_112;
  assign T_114 = T_97 ? T_105 : T_113;
  assign T_115 = {T_97,T_114};
  assign T_116 = T_71 ? T_93 : T_115;
  assign T_117 = {T_71,T_116};
  assign T_118 = T_17 ? T_67 : T_117;
  assign T_119 = {T_17,T_118};
  assign T_120 = T_11[31:16];
  assign T_121 = T_11[15:0];
  assign T_123 = T_120 != 16'h0;
  assign T_124 = T_120[15:8];
  assign T_125 = T_120[7:0];
  assign T_127 = T_124 != 8'h0;
  assign T_128 = T_124[7:4];
  assign T_129 = T_124[3:0];
  assign T_131 = T_128 != 4'h0;
  assign T_132 = T_128[3];
  assign T_134 = T_128[2];
  assign T_136 = T_128[1];
  assign T_138 = T_134 ? 2'h2 : {{1'd0}, T_136};
  assign T_139 = T_132 ? 2'h3 : T_138;
  assign T_140 = T_129[3];
  assign T_142 = T_129[2];
  assign T_144 = T_129[1];
  assign T_146 = T_142 ? 2'h2 : {{1'd0}, T_144};
  assign T_147 = T_140 ? 2'h3 : T_146;
  assign T_148 = T_131 ? T_139 : T_147;
  assign T_149 = {T_131,T_148};
  assign T_150 = T_125[7:4];
  assign T_151 = T_125[3:0];
  assign T_153 = T_150 != 4'h0;
  assign T_154 = T_150[3];
  assign T_156 = T_150[2];
  assign T_158 = T_150[1];
  assign T_160 = T_156 ? 2'h2 : {{1'd0}, T_158};
  assign T_161 = T_154 ? 2'h3 : T_160;
  assign T_162 = T_151[3];
  assign T_164 = T_151[2];
  assign T_166 = T_151[1];
  assign T_168 = T_164 ? 2'h2 : {{1'd0}, T_166};
  assign T_169 = T_162 ? 2'h3 : T_168;
  assign T_170 = T_153 ? T_161 : T_169;
  assign T_171 = {T_153,T_170};
  assign T_172 = T_127 ? T_149 : T_171;
  assign T_173 = {T_127,T_172};
  assign T_174 = T_121[15:8];
  assign T_175 = T_121[7:0];
  assign T_177 = T_174 != 8'h0;
  assign T_178 = T_174[7:4];
  assign T_179 = T_174[3:0];
  assign T_181 = T_178 != 4'h0;
  assign T_182 = T_178[3];
  assign T_184 = T_178[2];
  assign T_186 = T_178[1];
  assign T_188 = T_184 ? 2'h2 : {{1'd0}, T_186};
  assign T_189 = T_182 ? 2'h3 : T_188;
  assign T_190 = T_179[3];
  assign T_192 = T_179[2];
  assign T_194 = T_179[1];
  assign T_196 = T_192 ? 2'h2 : {{1'd0}, T_194};
  assign T_197 = T_190 ? 2'h3 : T_196;
  assign T_198 = T_181 ? T_189 : T_197;
  assign T_199 = {T_181,T_198};
  assign T_200 = T_175[7:4];
  assign T_201 = T_175[3:0];
  assign T_203 = T_200 != 4'h0;
  assign T_204 = T_200[3];
  assign T_206 = T_200[2];
  assign T_208 = T_200[1];
  assign T_210 = T_206 ? 2'h2 : {{1'd0}, T_208};
  assign T_211 = T_204 ? 2'h3 : T_210;
  assign T_212 = T_201[3];
  assign T_214 = T_201[2];
  assign T_216 = T_201[1];
  assign T_218 = T_214 ? 2'h2 : {{1'd0}, T_216};
  assign T_219 = T_212 ? 2'h3 : T_218;
  assign T_220 = T_203 ? T_211 : T_219;
  assign T_221 = {T_203,T_220};
  assign T_222 = T_177 ? T_199 : T_221;
  assign T_223 = {T_177,T_222};
  assign T_224 = T_123 ? T_173 : T_223;
  assign T_225 = {T_123,T_224};
  assign T_226 = T_13 ? T_119 : T_225;
  assign T_227 = {T_13,T_226};
  assign normCount = ~ T_227;
  assign GEN_0 = {{63'd0}, absIn};
  assign T_228 = GEN_0 << normCount;
  assign normAbsIn = T_228[63:0];
  assign T_230 = normAbsIn[11:10];
  assign T_231 = normAbsIn[9:0];
  assign T_233 = T_231 != 10'h0;
  assign roundBits = {T_230,T_233};
  assign T_234 = roundBits[1:0];
  assign roundInexact = T_234 != 2'h0;
  assign T_236 = io_roundingMode == 2'h0;
  assign T_237 = roundBits[2:1];
  assign T_238 = ~ T_237;
  assign T_240 = T_238 == 2'h0;
  assign T_242 = ~ T_234;
  assign T_244 = T_242 == 2'h0;
  assign T_245 = T_240 | T_244;
  assign T_247 = T_236 ? T_245 : 1'h0;
  assign T_248 = io_roundingMode == 2'h2;
  assign T_249 = sign & roundInexact;
  assign T_251 = T_248 ? T_249 : 1'h0;
  assign T_252 = T_247 | T_251;
  assign T_253 = io_roundingMode == 2'h3;
  assign T_255 = sign == 1'h0;
  assign T_256 = T_255 & roundInexact;
  assign T_258 = T_253 ? T_256 : 1'h0;
  assign round = T_252 | T_258;
  assign T_260 = normAbsIn[63:11];
  assign unroundedNorm = {1'h0,T_260};
  assign T_263 = unroundedNorm + 54'h1;
  assign T_264 = T_263[53:0];
  assign roundedNorm = round ? T_264 : unroundedNorm;
  assign T_265 = ~ normCount;
  assign unroundedExp = {4'h0,T_265};
  assign T_268 = {1'h0,unroundedExp};
  assign T_269 = roundedNorm[53];
  assign GEN_1 = {{10'd0}, T_269};
  assign T_270 = T_268 + GEN_1;
  assign roundedExp = T_270[10:0];
  assign T_271 = normAbsIn[63];
  assign expOut = {T_271,roundedExp};
  assign T_275 = roundedNorm[51:0];
  assign T_276 = {sign,expOut};
  assign T_277 = {T_276,T_275};
  assign T_280 = {1'h0,roundInexact};
  assign T_282 = {3'h0,T_280};
endmodule
module IntToFP(
  input   clk,
  input   reset,
  input   io_in_valid,
  input  [4:0] io_in_bits_cmd,
  input   io_in_bits_ldst,
  input   io_in_bits_wen,
  input   io_in_bits_ren1,
  input   io_in_bits_ren2,
  input   io_in_bits_ren3,
  input   io_in_bits_swap12,
  input   io_in_bits_swap23,
  input   io_in_bits_single,
  input   io_in_bits_fromint,
  input   io_in_bits_toint,
  input   io_in_bits_fastpipe,
  input   io_in_bits_fma,
  input   io_in_bits_div,
  input   io_in_bits_sqrt,
  input   io_in_bits_round,
  input   io_in_bits_wflags,
  input  [2:0] io_in_bits_rm,
  input  [1:0] io_in_bits_typ,
  input  [64:0] io_in_bits_in1,
  input  [64:0] io_in_bits_in2,
  input  [64:0] io_in_bits_in3,
  output  io_out_valid,
  output [64:0] io_out_bits_data,
  output [4:0] io_out_bits_exc
);
  reg  T_132;
  reg [31:0] GEN_49;
  reg [4:0] T_133_cmd;
  reg [31:0] GEN_50;
  reg  T_133_ldst;
  reg [31:0] GEN_51;
  reg  T_133_wen;
  reg [31:0] GEN_52;
  reg  T_133_ren1;
  reg [31:0] GEN_53;
  reg  T_133_ren2;
  reg [31:0] GEN_54;
  reg  T_133_ren3;
  reg [31:0] GEN_55;
  reg  T_133_swap12;
  reg [31:0] GEN_56;
  reg  T_133_swap23;
  reg [31:0] GEN_57;
  reg  T_133_single;
  reg [31:0] GEN_58;
  reg  T_133_fromint;
  reg [31:0] GEN_59;
  reg  T_133_toint;
  reg [31:0] GEN_60;
  reg  T_133_fastpipe;
  reg [31:0] GEN_61;
  reg  T_133_fma;
  reg [31:0] GEN_62;
  reg  T_133_div;
  reg [31:0] GEN_63;
  reg  T_133_sqrt;
  reg [31:0] GEN_64;
  reg  T_133_round;
  reg [31:0] GEN_65;
  reg  T_133_wflags;
  reg [31:0] GEN_66;
  reg [2:0] T_133_rm;
  reg [31:0] GEN_67;
  reg [1:0] T_133_typ;
  reg [31:0] GEN_68;
  reg [64:0] T_133_in1;
  reg [95:0] GEN_69;
  reg [64:0] T_133_in2;
  reg [95:0] GEN_70;
  reg [64:0] T_133_in3;
  reg [95:0] GEN_71;
  wire [4:0] GEN_0;
  wire  GEN_1;
  wire  GEN_2;
  wire  GEN_3;
  wire  GEN_4;
  wire  GEN_5;
  wire  GEN_6;
  wire  GEN_7;
  wire  GEN_8;
  wire  GEN_9;
  wire  GEN_10;
  wire  GEN_11;
  wire  GEN_12;
  wire  GEN_13;
  wire  GEN_14;
  wire  GEN_15;
  wire  GEN_16;
  wire [2:0] GEN_17;
  wire [1:0] GEN_18;
  wire [64:0] GEN_19;
  wire [64:0] GEN_20;
  wire [64:0] GEN_21;
  wire  in_valid;
  wire [4:0] in_bits_cmd;
  wire  in_bits_ldst;
  wire  in_bits_wen;
  wire  in_bits_ren1;
  wire  in_bits_ren2;
  wire  in_bits_ren3;
  wire  in_bits_swap12;
  wire  in_bits_swap23;
  wire  in_bits_single;
  wire  in_bits_fromint;
  wire  in_bits_toint;
  wire  in_bits_fastpipe;
  wire  in_bits_fma;
  wire  in_bits_div;
  wire  in_bits_sqrt;
  wire  in_bits_round;
  wire  in_bits_wflags;
  wire [2:0] in_bits_rm;
  wire [1:0] in_bits_typ;
  wire [64:0] in_bits_in1;
  wire [64:0] in_bits_in2;
  wire [64:0] in_bits_in3;
  wire [64:0] mux_data;
  wire [4:0] mux_exc;
  wire  T_257;
  wire [10:0] T_258;
  wire [51:0] T_259;
  wire  T_261;
  wire  T_263;
  wire  T_264;
  wire [63:0] GEN_33;
  wire [63:0] T_265;
  wire [31:0] T_266;
  wire [31:0] T_267;
  wire  T_269;
  wire [15:0] T_270;
  wire [15:0] T_271;
  wire  T_273;
  wire [7:0] T_274;
  wire [7:0] T_275;
  wire  T_277;
  wire [3:0] T_278;
  wire [3:0] T_279;
  wire  T_281;
  wire  T_282;
  wire  T_284;
  wire  T_286;
  wire [1:0] T_288;
  wire [1:0] T_289;
  wire  T_290;
  wire  T_292;
  wire  T_294;
  wire [1:0] T_296;
  wire [1:0] T_297;
  wire [1:0] T_298;
  wire [2:0] T_299;
  wire [3:0] T_300;
  wire [3:0] T_301;
  wire  T_303;
  wire  T_304;
  wire  T_306;
  wire  T_308;
  wire [1:0] T_310;
  wire [1:0] T_311;
  wire  T_312;
  wire  T_314;
  wire  T_316;
  wire [1:0] T_318;
  wire [1:0] T_319;
  wire [1:0] T_320;
  wire [2:0] T_321;
  wire [2:0] T_322;
  wire [3:0] T_323;
  wire [7:0] T_324;
  wire [7:0] T_325;
  wire  T_327;
  wire [3:0] T_328;
  wire [3:0] T_329;
  wire  T_331;
  wire  T_332;
  wire  T_334;
  wire  T_336;
  wire [1:0] T_338;
  wire [1:0] T_339;
  wire  T_340;
  wire  T_342;
  wire  T_344;
  wire [1:0] T_346;
  wire [1:0] T_347;
  wire [1:0] T_348;
  wire [2:0] T_349;
  wire [3:0] T_350;
  wire [3:0] T_351;
  wire  T_353;
  wire  T_354;
  wire  T_356;
  wire  T_358;
  wire [1:0] T_360;
  wire [1:0] T_361;
  wire  T_362;
  wire  T_364;
  wire  T_366;
  wire [1:0] T_368;
  wire [1:0] T_369;
  wire [1:0] T_370;
  wire [2:0] T_371;
  wire [2:0] T_372;
  wire [3:0] T_373;
  wire [3:0] T_374;
  wire [4:0] T_375;
  wire [15:0] T_376;
  wire [15:0] T_377;
  wire  T_379;
  wire [7:0] T_380;
  wire [7:0] T_381;
  wire  T_383;
  wire [3:0] T_384;
  wire [3:0] T_385;
  wire  T_387;
  wire  T_388;
  wire  T_390;
  wire  T_392;
  wire [1:0] T_394;
  wire [1:0] T_395;
  wire  T_396;
  wire  T_398;
  wire  T_400;
  wire [1:0] T_402;
  wire [1:0] T_403;
  wire [1:0] T_404;
  wire [2:0] T_405;
  wire [3:0] T_406;
  wire [3:0] T_407;
  wire  T_409;
  wire  T_410;
  wire  T_412;
  wire  T_414;
  wire [1:0] T_416;
  wire [1:0] T_417;
  wire  T_418;
  wire  T_420;
  wire  T_422;
  wire [1:0] T_424;
  wire [1:0] T_425;
  wire [1:0] T_426;
  wire [2:0] T_427;
  wire [2:0] T_428;
  wire [3:0] T_429;
  wire [7:0] T_430;
  wire [7:0] T_431;
  wire  T_433;
  wire [3:0] T_434;
  wire [3:0] T_435;
  wire  T_437;
  wire  T_438;
  wire  T_440;
  wire  T_442;
  wire [1:0] T_444;
  wire [1:0] T_445;
  wire  T_446;
  wire  T_448;
  wire  T_450;
  wire [1:0] T_452;
  wire [1:0] T_453;
  wire [1:0] T_454;
  wire [2:0] T_455;
  wire [3:0] T_456;
  wire [3:0] T_457;
  wire  T_459;
  wire  T_460;
  wire  T_462;
  wire  T_464;
  wire [1:0] T_466;
  wire [1:0] T_467;
  wire  T_468;
  wire  T_470;
  wire  T_472;
  wire [1:0] T_474;
  wire [1:0] T_475;
  wire [1:0] T_476;
  wire [2:0] T_477;
  wire [2:0] T_478;
  wire [3:0] T_479;
  wire [3:0] T_480;
  wire [4:0] T_481;
  wire [4:0] T_482;
  wire [5:0] T_483;
  wire [5:0] T_484;
  wire [114:0] GEN_34;
  wire [114:0] T_485;
  wire [50:0] T_486;
  wire [51:0] T_488;
  wire [11:0] GEN_35;
  wire [11:0] T_494;
  wire [11:0] T_495;
  wire [1:0] T_499;
  wire [10:0] GEN_36;
  wire [10:0] T_500;
  wire [11:0] GEN_37;
  wire [12:0] T_501;
  wire [11:0] T_502;
  wire [1:0] T_503;
  wire  T_505;
  wire  T_507;
  wire  T_508;
  wire [2:0] T_512;
  wire [11:0] GEN_38;
  wire [11:0] T_513;
  wire [11:0] T_514;
  wire [11:0] T_515;
  wire [9:0] GEN_39;
  wire [9:0] T_516;
  wire [11:0] GEN_40;
  wire [11:0] T_517;
  wire [51:0] T_518;
  wire [12:0] T_519;
  wire [64:0] T_520;
  wire  T_522;
  wire [7:0] T_523;
  wire [22:0] T_524;
  wire  T_526;
  wire  T_528;
  wire  T_529;
  wire [31:0] GEN_41;
  wire [31:0] T_530;
  wire [15:0] T_531;
  wire [15:0] T_532;
  wire  T_534;
  wire [7:0] T_535;
  wire [7:0] T_536;
  wire  T_538;
  wire [3:0] T_539;
  wire [3:0] T_540;
  wire  T_542;
  wire  T_543;
  wire  T_545;
  wire  T_547;
  wire [1:0] T_549;
  wire [1:0] T_550;
  wire  T_551;
  wire  T_553;
  wire  T_555;
  wire [1:0] T_557;
  wire [1:0] T_558;
  wire [1:0] T_559;
  wire [2:0] T_560;
  wire [3:0] T_561;
  wire [3:0] T_562;
  wire  T_564;
  wire  T_565;
  wire  T_567;
  wire  T_569;
  wire [1:0] T_571;
  wire [1:0] T_572;
  wire  T_573;
  wire  T_575;
  wire  T_577;
  wire [1:0] T_579;
  wire [1:0] T_580;
  wire [1:0] T_581;
  wire [2:0] T_582;
  wire [2:0] T_583;
  wire [3:0] T_584;
  wire [7:0] T_585;
  wire [7:0] T_586;
  wire  T_588;
  wire [3:0] T_589;
  wire [3:0] T_590;
  wire  T_592;
  wire  T_593;
  wire  T_595;
  wire  T_597;
  wire [1:0] T_599;
  wire [1:0] T_600;
  wire  T_601;
  wire  T_603;
  wire  T_605;
  wire [1:0] T_607;
  wire [1:0] T_608;
  wire [1:0] T_609;
  wire [2:0] T_610;
  wire [3:0] T_611;
  wire [3:0] T_612;
  wire  T_614;
  wire  T_615;
  wire  T_617;
  wire  T_619;
  wire [1:0] T_621;
  wire [1:0] T_622;
  wire  T_623;
  wire  T_625;
  wire  T_627;
  wire [1:0] T_629;
  wire [1:0] T_630;
  wire [1:0] T_631;
  wire [2:0] T_632;
  wire [2:0] T_633;
  wire [3:0] T_634;
  wire [3:0] T_635;
  wire [4:0] T_636;
  wire [4:0] T_637;
  wire [53:0] GEN_42;
  wire [53:0] T_638;
  wire [21:0] T_639;
  wire [22:0] T_641;
  wire [8:0] GEN_43;
  wire [8:0] T_647;
  wire [8:0] T_648;
  wire [1:0] T_652;
  wire [7:0] GEN_44;
  wire [7:0] T_653;
  wire [8:0] GEN_45;
  wire [9:0] T_654;
  wire [8:0] T_655;
  wire [1:0] T_656;
  wire  T_658;
  wire  T_660;
  wire  T_661;
  wire [2:0] T_665;
  wire [8:0] GEN_46;
  wire [8:0] T_666;
  wire [8:0] T_667;
  wire [8:0] T_668;
  wire [6:0] GEN_47;
  wire [6:0] T_669;
  wire [8:0] GEN_48;
  wire [8:0] T_670;
  wire [22:0] T_671;
  wire [9:0] T_672;
  wire [32:0] T_673;
  wire [64:0] T_675;
  wire [64:0] GEN_22;
  wire  T_676;
  wire [64:0] T_677;
  wire  T_678;
  wire [31:0] T_679;
  wire [32:0] T_680;
  wire [31:0] T_682;
  wire [32:0] T_683;
  wire [64:0] longValue;
  wire  l2s_clk;
  wire  l2s_reset;
  wire  l2s_io_signedIn;
  wire [63:0] l2s_io_in;
  wire [1:0] l2s_io_roundingMode;
  wire [32:0] l2s_io_out;
  wire [4:0] l2s_io_exceptionFlags;
  wire  T_685;
  wire [64:0] T_686;
  wire  l2d_clk;
  wire  l2d_reset;
  wire  l2d_io_signedIn;
  wire [63:0] l2d_io_in;
  wire [1:0] l2d_io_roundingMode;
  wire [64:0] l2d_io_out;
  wire [4:0] l2d_io_exceptionFlags;
  wire [4:0] T_692;
  wire  T_693;
  wire [64:0] T_696;
  wire [64:0] GEN_23;
  wire [4:0] GEN_24;
  wire  T_698;
  wire [64:0] GEN_25;
  wire [4:0] GEN_26;
  wire [64:0] GEN_27;
  wire [4:0] GEN_28;
  reg  T_701;
  reg [31:0] GEN_72;
  reg [64:0] T_702_data;
  reg [95:0] GEN_73;
  reg [4:0] T_702_exc;
  reg [31:0] GEN_74;
  wire [64:0] GEN_29;
  wire [4:0] GEN_30;
  reg  T_707;
  reg [31:0] GEN_75;
  reg [64:0] T_708_data;
  reg [95:0] GEN_76;
  reg [4:0] T_708_exc;
  reg [31:0] GEN_77;
  wire [64:0] GEN_31;
  wire [4:0] GEN_32;
  wire  T_719_valid;
  wire [64:0] T_719_bits_data;
  wire [4:0] T_719_bits_exc;
  INToRecFN l2s (
    .clk(l2s_clk),
    .reset(l2s_reset),
    .io_signedIn(l2s_io_signedIn),
    .io_in(l2s_io_in),
    .io_roundingMode(l2s_io_roundingMode),
    .io_out(l2s_io_out),
    .io_exceptionFlags(l2s_io_exceptionFlags)
  );
  INToRecFN_1 l2d (
    .clk(l2d_clk),
    .reset(l2d_reset),
    .io_signedIn(l2d_io_signedIn),
    .io_in(l2d_io_in),
    .io_roundingMode(l2d_io_roundingMode),
    .io_out(l2d_io_out),
    .io_exceptionFlags(l2d_io_exceptionFlags)
  );
  assign io_out_valid = T_719_valid;
  assign io_out_bits_data = T_719_bits_data;
  assign io_out_bits_exc = T_719_bits_exc;
  assign GEN_0 = io_in_valid ? io_in_bits_cmd : T_133_cmd;
  assign GEN_1 = io_in_valid ? io_in_bits_ldst : T_133_ldst;
  assign GEN_2 = io_in_valid ? io_in_bits_wen : T_133_wen;
  assign GEN_3 = io_in_valid ? io_in_bits_ren1 : T_133_ren1;
  assign GEN_4 = io_in_valid ? io_in_bits_ren2 : T_133_ren2;
  assign GEN_5 = io_in_valid ? io_in_bits_ren3 : T_133_ren3;
  assign GEN_6 = io_in_valid ? io_in_bits_swap12 : T_133_swap12;
  assign GEN_7 = io_in_valid ? io_in_bits_swap23 : T_133_swap23;
  assign GEN_8 = io_in_valid ? io_in_bits_single : T_133_single;
  assign GEN_9 = io_in_valid ? io_in_bits_fromint : T_133_fromint;
  assign GEN_10 = io_in_valid ? io_in_bits_toint : T_133_toint;
  assign GEN_11 = io_in_valid ? io_in_bits_fastpipe : T_133_fastpipe;
  assign GEN_12 = io_in_valid ? io_in_bits_fma : T_133_fma;
  assign GEN_13 = io_in_valid ? io_in_bits_div : T_133_div;
  assign GEN_14 = io_in_valid ? io_in_bits_sqrt : T_133_sqrt;
  assign GEN_15 = io_in_valid ? io_in_bits_round : T_133_round;
  assign GEN_16 = io_in_valid ? io_in_bits_wflags : T_133_wflags;
  assign GEN_17 = io_in_valid ? io_in_bits_rm : T_133_rm;
  assign GEN_18 = io_in_valid ? io_in_bits_typ : T_133_typ;
  assign GEN_19 = io_in_valid ? io_in_bits_in1 : T_133_in1;
  assign GEN_20 = io_in_valid ? io_in_bits_in2 : T_133_in2;
  assign GEN_21 = io_in_valid ? io_in_bits_in3 : T_133_in3;
  assign in_valid = T_132;
  assign in_bits_cmd = T_133_cmd;
  assign in_bits_ldst = T_133_ldst;
  assign in_bits_wen = T_133_wen;
  assign in_bits_ren1 = T_133_ren1;
  assign in_bits_ren2 = T_133_ren2;
  assign in_bits_ren3 = T_133_ren3;
  assign in_bits_swap12 = T_133_swap12;
  assign in_bits_swap23 = T_133_swap23;
  assign in_bits_single = T_133_single;
  assign in_bits_fromint = T_133_fromint;
  assign in_bits_toint = T_133_toint;
  assign in_bits_fastpipe = T_133_fastpipe;
  assign in_bits_fma = T_133_fma;
  assign in_bits_div = T_133_div;
  assign in_bits_sqrt = T_133_sqrt;
  assign in_bits_round = T_133_round;
  assign in_bits_wflags = T_133_wflags;
  assign in_bits_rm = T_133_rm;
  assign in_bits_typ = T_133_typ;
  assign in_bits_in1 = T_133_in1;
  assign in_bits_in2 = T_133_in2;
  assign in_bits_in3 = T_133_in3;
  assign mux_data = GEN_27;
  assign mux_exc = GEN_28;
  assign T_257 = in_bits_in1[63];
  assign T_258 = in_bits_in1[62:52];
  assign T_259 = in_bits_in1[51:0];
  assign T_261 = T_258 == 11'h0;
  assign T_263 = T_259 == 52'h0;
  assign T_264 = T_261 & T_263;
  assign GEN_33 = {{12'd0}, T_259};
  assign T_265 = GEN_33 << 12;
  assign T_266 = T_265[63:32];
  assign T_267 = T_265[31:0];
  assign T_269 = T_266 != 32'h0;
  assign T_270 = T_266[31:16];
  assign T_271 = T_266[15:0];
  assign T_273 = T_270 != 16'h0;
  assign T_274 = T_270[15:8];
  assign T_275 = T_270[7:0];
  assign T_277 = T_274 != 8'h0;
  assign T_278 = T_274[7:4];
  assign T_279 = T_274[3:0];
  assign T_281 = T_278 != 4'h0;
  assign T_282 = T_278[3];
  assign T_284 = T_278[2];
  assign T_286 = T_278[1];
  assign T_288 = T_284 ? 2'h2 : {{1'd0}, T_286};
  assign T_289 = T_282 ? 2'h3 : T_288;
  assign T_290 = T_279[3];
  assign T_292 = T_279[2];
  assign T_294 = T_279[1];
  assign T_296 = T_292 ? 2'h2 : {{1'd0}, T_294};
  assign T_297 = T_290 ? 2'h3 : T_296;
  assign T_298 = T_281 ? T_289 : T_297;
  assign T_299 = {T_281,T_298};
  assign T_300 = T_275[7:4];
  assign T_301 = T_275[3:0];
  assign T_303 = T_300 != 4'h0;
  assign T_304 = T_300[3];
  assign T_306 = T_300[2];
  assign T_308 = T_300[1];
  assign T_310 = T_306 ? 2'h2 : {{1'd0}, T_308};
  assign T_311 = T_304 ? 2'h3 : T_310;
  assign T_312 = T_301[3];
  assign T_314 = T_301[2];
  assign T_316 = T_301[1];
  assign T_318 = T_314 ? 2'h2 : {{1'd0}, T_316};
  assign T_319 = T_312 ? 2'h3 : T_318;
  assign T_320 = T_303 ? T_311 : T_319;
  assign T_321 = {T_303,T_320};
  assign T_322 = T_277 ? T_299 : T_321;
  assign T_323 = {T_277,T_322};
  assign T_324 = T_271[15:8];
  assign T_325 = T_271[7:0];
  assign T_327 = T_324 != 8'h0;
  assign T_328 = T_324[7:4];
  assign T_329 = T_324[3:0];
  assign T_331 = T_328 != 4'h0;
  assign T_332 = T_328[3];
  assign T_334 = T_328[2];
  assign T_336 = T_328[1];
  assign T_338 = T_334 ? 2'h2 : {{1'd0}, T_336};
  assign T_339 = T_332 ? 2'h3 : T_338;
  assign T_340 = T_329[3];
  assign T_342 = T_329[2];
  assign T_344 = T_329[1];
  assign T_346 = T_342 ? 2'h2 : {{1'd0}, T_344};
  assign T_347 = T_340 ? 2'h3 : T_346;
  assign T_348 = T_331 ? T_339 : T_347;
  assign T_349 = {T_331,T_348};
  assign T_350 = T_325[7:4];
  assign T_351 = T_325[3:0];
  assign T_353 = T_350 != 4'h0;
  assign T_354 = T_350[3];
  assign T_356 = T_350[2];
  assign T_358 = T_350[1];
  assign T_360 = T_356 ? 2'h2 : {{1'd0}, T_358};
  assign T_361 = T_354 ? 2'h3 : T_360;
  assign T_362 = T_351[3];
  assign T_364 = T_351[2];
  assign T_366 = T_351[1];
  assign T_368 = T_364 ? 2'h2 : {{1'd0}, T_366};
  assign T_369 = T_362 ? 2'h3 : T_368;
  assign T_370 = T_353 ? T_361 : T_369;
  assign T_371 = {T_353,T_370};
  assign T_372 = T_327 ? T_349 : T_371;
  assign T_373 = {T_327,T_372};
  assign T_374 = T_273 ? T_323 : T_373;
  assign T_375 = {T_273,T_374};
  assign T_376 = T_267[31:16];
  assign T_377 = T_267[15:0];
  assign T_379 = T_376 != 16'h0;
  assign T_380 = T_376[15:8];
  assign T_381 = T_376[7:0];
  assign T_383 = T_380 != 8'h0;
  assign T_384 = T_380[7:4];
  assign T_385 = T_380[3:0];
  assign T_387 = T_384 != 4'h0;
  assign T_388 = T_384[3];
  assign T_390 = T_384[2];
  assign T_392 = T_384[1];
  assign T_394 = T_390 ? 2'h2 : {{1'd0}, T_392};
  assign T_395 = T_388 ? 2'h3 : T_394;
  assign T_396 = T_385[3];
  assign T_398 = T_385[2];
  assign T_400 = T_385[1];
  assign T_402 = T_398 ? 2'h2 : {{1'd0}, T_400};
  assign T_403 = T_396 ? 2'h3 : T_402;
  assign T_404 = T_387 ? T_395 : T_403;
  assign T_405 = {T_387,T_404};
  assign T_406 = T_381[7:4];
  assign T_407 = T_381[3:0];
  assign T_409 = T_406 != 4'h0;
  assign T_410 = T_406[3];
  assign T_412 = T_406[2];
  assign T_414 = T_406[1];
  assign T_416 = T_412 ? 2'h2 : {{1'd0}, T_414};
  assign T_417 = T_410 ? 2'h3 : T_416;
  assign T_418 = T_407[3];
  assign T_420 = T_407[2];
  assign T_422 = T_407[1];
  assign T_424 = T_420 ? 2'h2 : {{1'd0}, T_422};
  assign T_425 = T_418 ? 2'h3 : T_424;
  assign T_426 = T_409 ? T_417 : T_425;
  assign T_427 = {T_409,T_426};
  assign T_428 = T_383 ? T_405 : T_427;
  assign T_429 = {T_383,T_428};
  assign T_430 = T_377[15:8];
  assign T_431 = T_377[7:0];
  assign T_433 = T_430 != 8'h0;
  assign T_434 = T_430[7:4];
  assign T_435 = T_430[3:0];
  assign T_437 = T_434 != 4'h0;
  assign T_438 = T_434[3];
  assign T_440 = T_434[2];
  assign T_442 = T_434[1];
  assign T_444 = T_440 ? 2'h2 : {{1'd0}, T_442};
  assign T_445 = T_438 ? 2'h3 : T_444;
  assign T_446 = T_435[3];
  assign T_448 = T_435[2];
  assign T_450 = T_435[1];
  assign T_452 = T_448 ? 2'h2 : {{1'd0}, T_450};
  assign T_453 = T_446 ? 2'h3 : T_452;
  assign T_454 = T_437 ? T_445 : T_453;
  assign T_455 = {T_437,T_454};
  assign T_456 = T_431[7:4];
  assign T_457 = T_431[3:0];
  assign T_459 = T_456 != 4'h0;
  assign T_460 = T_456[3];
  assign T_462 = T_456[2];
  assign T_464 = T_456[1];
  assign T_466 = T_462 ? 2'h2 : {{1'd0}, T_464};
  assign T_467 = T_460 ? 2'h3 : T_466;
  assign T_468 = T_457[3];
  assign T_470 = T_457[2];
  assign T_472 = T_457[1];
  assign T_474 = T_470 ? 2'h2 : {{1'd0}, T_472};
  assign T_475 = T_468 ? 2'h3 : T_474;
  assign T_476 = T_459 ? T_467 : T_475;
  assign T_477 = {T_459,T_476};
  assign T_478 = T_433 ? T_455 : T_477;
  assign T_479 = {T_433,T_478};
  assign T_480 = T_379 ? T_429 : T_479;
  assign T_481 = {T_379,T_480};
  assign T_482 = T_269 ? T_375 : T_481;
  assign T_483 = {T_269,T_482};
  assign T_484 = ~ T_483;
  assign GEN_34 = {{63'd0}, T_259};
  assign T_485 = GEN_34 << T_484;
  assign T_486 = T_485[50:0];
  assign T_488 = {T_486,1'h0};
  assign GEN_35 = {{6'd0}, T_484};
  assign T_494 = GEN_35 ^ 12'hfff;
  assign T_495 = T_261 ? T_494 : {{1'd0}, T_258};
  assign T_499 = T_261 ? 2'h2 : 2'h1;
  assign GEN_36 = {{9'd0}, T_499};
  assign T_500 = 11'h400 | GEN_36;
  assign GEN_37 = {{1'd0}, T_500};
  assign T_501 = T_495 + GEN_37;
  assign T_502 = T_501[11:0];
  assign T_503 = T_502[11:10];
  assign T_505 = T_503 == 2'h3;
  assign T_507 = T_263 == 1'h0;
  assign T_508 = T_505 & T_507;
  assign T_512 = T_264 ? 3'h7 : 3'h0;
  assign GEN_38 = {{9'd0}, T_512};
  assign T_513 = GEN_38 << 9;
  assign T_514 = ~ T_513;
  assign T_515 = T_502 & T_514;
  assign GEN_39 = {{9'd0}, T_508};
  assign T_516 = GEN_39 << 9;
  assign GEN_40 = {{2'd0}, T_516};
  assign T_517 = T_515 | GEN_40;
  assign T_518 = T_261 ? T_488 : T_259;
  assign T_519 = {T_257,T_517};
  assign T_520 = {T_519,T_518};
  assign T_522 = in_bits_in1[31];
  assign T_523 = in_bits_in1[30:23];
  assign T_524 = in_bits_in1[22:0];
  assign T_526 = T_523 == 8'h0;
  assign T_528 = T_524 == 23'h0;
  assign T_529 = T_526 & T_528;
  assign GEN_41 = {{9'd0}, T_524};
  assign T_530 = GEN_41 << 9;
  assign T_531 = T_530[31:16];
  assign T_532 = T_530[15:0];
  assign T_534 = T_531 != 16'h0;
  assign T_535 = T_531[15:8];
  assign T_536 = T_531[7:0];
  assign T_538 = T_535 != 8'h0;
  assign T_539 = T_535[7:4];
  assign T_540 = T_535[3:0];
  assign T_542 = T_539 != 4'h0;
  assign T_543 = T_539[3];
  assign T_545 = T_539[2];
  assign T_547 = T_539[1];
  assign T_549 = T_545 ? 2'h2 : {{1'd0}, T_547};
  assign T_550 = T_543 ? 2'h3 : T_549;
  assign T_551 = T_540[3];
  assign T_553 = T_540[2];
  assign T_555 = T_540[1];
  assign T_557 = T_553 ? 2'h2 : {{1'd0}, T_555};
  assign T_558 = T_551 ? 2'h3 : T_557;
  assign T_559 = T_542 ? T_550 : T_558;
  assign T_560 = {T_542,T_559};
  assign T_561 = T_536[7:4];
  assign T_562 = T_536[3:0];
  assign T_564 = T_561 != 4'h0;
  assign T_565 = T_561[3];
  assign T_567 = T_561[2];
  assign T_569 = T_561[1];
  assign T_571 = T_567 ? 2'h2 : {{1'd0}, T_569};
  assign T_572 = T_565 ? 2'h3 : T_571;
  assign T_573 = T_562[3];
  assign T_575 = T_562[2];
  assign T_577 = T_562[1];
  assign T_579 = T_575 ? 2'h2 : {{1'd0}, T_577};
  assign T_580 = T_573 ? 2'h3 : T_579;
  assign T_581 = T_564 ? T_572 : T_580;
  assign T_582 = {T_564,T_581};
  assign T_583 = T_538 ? T_560 : T_582;
  assign T_584 = {T_538,T_583};
  assign T_585 = T_532[15:8];
  assign T_586 = T_532[7:0];
  assign T_588 = T_585 != 8'h0;
  assign T_589 = T_585[7:4];
  assign T_590 = T_585[3:0];
  assign T_592 = T_589 != 4'h0;
  assign T_593 = T_589[3];
  assign T_595 = T_589[2];
  assign T_597 = T_589[1];
  assign T_599 = T_595 ? 2'h2 : {{1'd0}, T_597};
  assign T_600 = T_593 ? 2'h3 : T_599;
  assign T_601 = T_590[3];
  assign T_603 = T_590[2];
  assign T_605 = T_590[1];
  assign T_607 = T_603 ? 2'h2 : {{1'd0}, T_605};
  assign T_608 = T_601 ? 2'h3 : T_607;
  assign T_609 = T_592 ? T_600 : T_608;
  assign T_610 = {T_592,T_609};
  assign T_611 = T_586[7:4];
  assign T_612 = T_586[3:0];
  assign T_614 = T_611 != 4'h0;
  assign T_615 = T_611[3];
  assign T_617 = T_611[2];
  assign T_619 = T_611[1];
  assign T_621 = T_617 ? 2'h2 : {{1'd0}, T_619};
  assign T_622 = T_615 ? 2'h3 : T_621;
  assign T_623 = T_612[3];
  assign T_625 = T_612[2];
  assign T_627 = T_612[1];
  assign T_629 = T_625 ? 2'h2 : {{1'd0}, T_627};
  assign T_630 = T_623 ? 2'h3 : T_629;
  assign T_631 = T_614 ? T_622 : T_630;
  assign T_632 = {T_614,T_631};
  assign T_633 = T_588 ? T_610 : T_632;
  assign T_634 = {T_588,T_633};
  assign T_635 = T_534 ? T_584 : T_634;
  assign T_636 = {T_534,T_635};
  assign T_637 = ~ T_636;
  assign GEN_42 = {{31'd0}, T_524};
  assign T_638 = GEN_42 << T_637;
  assign T_639 = T_638[21:0];
  assign T_641 = {T_639,1'h0};
  assign GEN_43 = {{4'd0}, T_637};
  assign T_647 = GEN_43 ^ 9'h1ff;
  assign T_648 = T_526 ? T_647 : {{1'd0}, T_523};
  assign T_652 = T_526 ? 2'h2 : 2'h1;
  assign GEN_44 = {{6'd0}, T_652};
  assign T_653 = 8'h80 | GEN_44;
  assign GEN_45 = {{1'd0}, T_653};
  assign T_654 = T_648 + GEN_45;
  assign T_655 = T_654[8:0];
  assign T_656 = T_655[8:7];
  assign T_658 = T_656 == 2'h3;
  assign T_660 = T_528 == 1'h0;
  assign T_661 = T_658 & T_660;
  assign T_665 = T_529 ? 3'h7 : 3'h0;
  assign GEN_46 = {{6'd0}, T_665};
  assign T_666 = GEN_46 << 6;
  assign T_667 = ~ T_666;
  assign T_668 = T_655 & T_667;
  assign GEN_47 = {{6'd0}, T_661};
  assign T_669 = GEN_47 << 6;
  assign GEN_48 = {{2'd0}, T_669};
  assign T_670 = T_668 | GEN_48;
  assign T_671 = T_526 ? T_641 : T_524;
  assign T_672 = {T_522,T_670};
  assign T_673 = {T_672,T_671};
  assign T_675 = {32'hffffffff,T_673};
  assign GEN_22 = in_bits_single ? T_675 : T_520;
  assign T_676 = in_bits_typ[1];
  assign T_677 = $signed(in_bits_in1);
  assign T_678 = in_bits_typ[0];
  assign T_679 = in_bits_in1[31:0];
  assign T_680 = {1'b0,$signed(T_679)};
  assign T_682 = $signed(T_679);
  assign T_683 = T_678 ? $signed(T_680) : $signed({{1{T_682[31]}},T_682});
  assign longValue = T_676 ? $signed(T_677) : $signed({{32{T_683[32]}},T_683});
  assign l2s_clk = clk;
  assign l2s_reset = reset;
  assign l2s_io_signedIn = T_685;
  assign l2s_io_in = T_686[63:0];
  assign l2s_io_roundingMode = in_bits_rm[1:0];
  assign T_685 = ~ T_678;
  assign T_686 = $unsigned(longValue);
  assign l2d_clk = clk;
  assign l2d_reset = reset;
  assign l2d_io_signedIn = T_685;
  assign l2d_io_in = T_686[63:0];
  assign l2d_io_roundingMode = in_bits_rm[1:0];
  assign T_692 = in_bits_cmd & 5'h4;
  assign T_693 = 5'h0 == T_692;
  assign T_696 = {32'hffffffff,l2s_io_out};
  assign GEN_23 = in_bits_single ? T_696 : GEN_22;
  assign GEN_24 = in_bits_single ? l2s_io_exceptionFlags : 5'h0;
  assign T_698 = in_bits_single == 1'h0;
  assign GEN_25 = T_698 ? l2d_io_out : GEN_23;
  assign GEN_26 = T_698 ? l2d_io_exceptionFlags : GEN_24;
  assign GEN_27 = T_693 ? GEN_25 : GEN_22;
  assign GEN_28 = T_693 ? GEN_26 : 5'h0;
  assign GEN_29 = in_valid ? mux_data : T_702_data;
  assign GEN_30 = in_valid ? mux_exc : T_702_exc;
  assign GEN_31 = T_701 ? T_702_data : T_708_data;
  assign GEN_32 = T_701 ? T_702_exc : T_708_exc;
  assign T_719_valid = T_707;
  assign T_719_bits_data = T_708_data;
  assign T_719_bits_exc = T_708_exc;
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifndef verilator
      #0.002;
    `endif
  `ifdef RANDOMIZE
  GEN_49 = {1{$random}};
  T_132 = GEN_49[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_50 = {1{$random}};
  T_133_cmd = GEN_50[4:0];
  `endif
  `ifdef RANDOMIZE
  GEN_51 = {1{$random}};
  T_133_ldst = GEN_51[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_52 = {1{$random}};
  T_133_wen = GEN_52[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_53 = {1{$random}};
  T_133_ren1 = GEN_53[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_54 = {1{$random}};
  T_133_ren2 = GEN_54[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_55 = {1{$random}};
  T_133_ren3 = GEN_55[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_56 = {1{$random}};
  T_133_swap12 = GEN_56[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_57 = {1{$random}};
  T_133_swap23 = GEN_57[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_58 = {1{$random}};
  T_133_single = GEN_58[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_59 = {1{$random}};
  T_133_fromint = GEN_59[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_60 = {1{$random}};
  T_133_toint = GEN_60[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_61 = {1{$random}};
  T_133_fastpipe = GEN_61[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_62 = {1{$random}};
  T_133_fma = GEN_62[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_63 = {1{$random}};
  T_133_div = GEN_63[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_64 = {1{$random}};
  T_133_sqrt = GEN_64[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_65 = {1{$random}};
  T_133_round = GEN_65[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_66 = {1{$random}};
  T_133_wflags = GEN_66[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_67 = {1{$random}};
  T_133_rm = GEN_67[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_68 = {1{$random}};
  T_133_typ = GEN_68[1:0];
  `endif
  `ifdef RANDOMIZE
  GEN_69 = {3{$random}};
  T_133_in1 = GEN_69[64:0];
  `endif
  `ifdef RANDOMIZE
  GEN_70 = {3{$random}};
  T_133_in2 = GEN_70[64:0];
  `endif
  `ifdef RANDOMIZE
  GEN_71 = {3{$random}};
  T_133_in3 = GEN_71[64:0];
  `endif
  `ifdef RANDOMIZE
  GEN_72 = {1{$random}};
  T_701 = GEN_72[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_73 = {3{$random}};
  T_702_data = GEN_73[64:0];
  `endif
  `ifdef RANDOMIZE
  GEN_74 = {1{$random}};
  T_702_exc = GEN_74[4:0];
  `endif
  `ifdef RANDOMIZE
  GEN_75 = {1{$random}};
  T_707 = GEN_75[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_76 = {3{$random}};
  T_708_data = GEN_76[64:0];
  `endif
  `ifdef RANDOMIZE
  GEN_77 = {1{$random}};
  T_708_exc = GEN_77[4:0];
  `endif
  end
`endif
  always @(posedge clk) begin
    if(reset) begin
      T_132 <= 1'h0;
    end else begin
      T_132 <= io_in_valid;
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        T_133_cmd <= io_in_bits_cmd;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        T_133_ldst <= io_in_bits_ldst;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        T_133_wen <= io_in_bits_wen;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        T_133_ren1 <= io_in_bits_ren1;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        T_133_ren2 <= io_in_bits_ren2;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        T_133_ren3 <= io_in_bits_ren3;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        T_133_swap12 <= io_in_bits_swap12;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        T_133_swap23 <= io_in_bits_swap23;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        T_133_single <= io_in_bits_single;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        T_133_fromint <= io_in_bits_fromint;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        T_133_toint <= io_in_bits_toint;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        T_133_fastpipe <= io_in_bits_fastpipe;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        T_133_fma <= io_in_bits_fma;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        T_133_div <= io_in_bits_div;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        T_133_sqrt <= io_in_bits_sqrt;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        T_133_round <= io_in_bits_round;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        T_133_wflags <= io_in_bits_wflags;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        T_133_rm <= io_in_bits_rm;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        T_133_typ <= io_in_bits_typ;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        T_133_in1 <= io_in_bits_in1;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        T_133_in2 <= io_in_bits_in2;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        T_133_in3 <= io_in_bits_in3;
      end
    end
    if(reset) begin
      T_701 <= 1'h0;
    end else begin
      T_701 <= in_valid;
    end
    if(1'h0) begin
    end else begin
      if(in_valid) begin
        T_702_data <= mux_data;
      end
    end
    if(1'h0) begin
    end else begin
      if(in_valid) begin
        T_702_exc <= mux_exc;
      end
    end
    if(reset) begin
      T_707 <= 1'h0;
    end else begin
      T_707 <= T_701;
    end
    if(1'h0) begin
    end else begin
      if(T_701) begin
        T_708_data <= T_702_data;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_701) begin
        T_708_exc <= T_702_exc;
      end
    end
  end
endmodule
module RoundRawFNToRecFN(
  input   clk,
  input   reset,
  input   io_invalidExc,
  input   io_infiniteExc,
  input   io_in_sign,
  input   io_in_isNaN,
  input   io_in_isInf,
  input   io_in_isZero,
  input  [9:0] io_in_sExp,
  input  [26:0] io_in_sig,
  input  [1:0] io_roundingMode,
  output [32:0] io_out,
  output [4:0] io_exceptionFlags
);
  wire  roundingMode_nearest_even;
  wire  roundingMode_min;
  wire  roundingMode_max;
  wire  T_19;
  wire  T_21;
  wire  T_22;
  wire  roundMagUp;
  wire  doShiftSigDown1;
  wire  isNegExp;
  wire [24:0] T_27;
  wire [8:0] T_28;
  wire [8:0] T_29;
  wire  T_30;
  wire [7:0] T_31;
  wire  T_32;
  wire [6:0] T_33;
  wire  T_34;
  wire [5:0] T_35;
  wire [64:0] T_38;
  wire [21:0] T_39;
  wire [15:0] T_40;
  wire [7:0] T_45;
  wire [15:0] T_46;
  wire [7:0] T_47;
  wire [15:0] GEN_0;
  wire [15:0] T_48;
  wire [15:0] T_50;
  wire [15:0] T_51;
  wire [11:0] T_55;
  wire [15:0] GEN_1;
  wire [15:0] T_56;
  wire [11:0] T_57;
  wire [15:0] GEN_2;
  wire [15:0] T_58;
  wire [15:0] T_60;
  wire [15:0] T_61;
  wire [13:0] T_65;
  wire [15:0] GEN_3;
  wire [15:0] T_66;
  wire [13:0] T_67;
  wire [15:0] GEN_4;
  wire [15:0] T_68;
  wire [15:0] T_70;
  wire [15:0] T_71;
  wire [14:0] T_75;
  wire [15:0] GEN_5;
  wire [15:0] T_76;
  wire [14:0] T_77;
  wire [15:0] GEN_6;
  wire [15:0] T_78;
  wire [15:0] T_80;
  wire [15:0] T_81;
  wire [5:0] T_82;
  wire [3:0] T_83;
  wire [1:0] T_84;
  wire  T_85;
  wire  T_86;
  wire [1:0] T_87;
  wire [1:0] T_88;
  wire  T_89;
  wire  T_90;
  wire [1:0] T_91;
  wire [3:0] T_92;
  wire [1:0] T_93;
  wire  T_94;
  wire  T_95;
  wire [1:0] T_96;
  wire [5:0] T_97;
  wire [21:0] T_98;
  wire [21:0] T_99;
  wire [21:0] T_100;
  wire [21:0] T_101;
  wire [24:0] T_103;
  wire [2:0] T_108;
  wire [1:0] T_109;
  wire  T_110;
  wire  T_111;
  wire [1:0] T_112;
  wire  T_113;
  wire [2:0] T_114;
  wire [2:0] T_116;
  wire [24:0] T_117;
  wire [24:0] T_119;
  wire [24:0] T_120;
  wire [24:0] GEN_7;
  wire [24:0] T_121;
  wire [26:0] roundMask;
  wire [27:0] T_123;
  wire [26:0] shiftedRoundMask;
  wire [26:0] T_124;
  wire [26:0] roundPosMask;
  wire [26:0] T_125;
  wire  roundPosBit;
  wire [26:0] T_127;
  wire  anyRoundExtra;
  wire  common_inexact;
  wire  T_129;
  wire  T_130;
  wire  T_131;
  wire [26:0] T_132;
  wire [24:0] T_133;
  wire [25:0] T_135;
  wire  T_138;
  wire  T_139;
  wire [25:0] T_140;
  wire [25:0] T_142;
  wire [25:0] T_143;
  wire [25:0] T_144;
  wire [26:0] T_145;
  wire [26:0] T_146;
  wire [24:0] T_147;
  wire [25:0] roundedSig;
  wire [1:0] T_148;
  wire [2:0] T_149;
  wire [9:0] GEN_8;
  wire [10:0] sRoundedExp;
  wire [8:0] common_expOut;
  wire [22:0] T_150;
  wire [22:0] T_151;
  wire [22:0] common_fractOut;
  wire [3:0] T_152;
  wire  common_overflow;
  wire  common_totalUnderflow;
  wire [8:0] T_157;
  wire [9:0] GEN_9;
  wire  T_158;
  wire  common_underflow;
  wire  isNaNOut;
  wire  notNaN_isSpecialInfOut;
  wire  T_160;
  wire  T_162;
  wire  T_163;
  wire  T_165;
  wire  commonCase;
  wire  overflow;
  wire  underflow;
  wire  T_166;
  wire  inexact;
  wire  overflow_roundMagUp;
  wire  T_167;
  wire  pegMinNonzeroMagOut;
  wire  T_168;
  wire  T_170;
  wire  pegMaxFiniteMagOut;
  wire  T_171;
  wire  notNaN_isInfOut;
  wire  signOut;
  wire  T_173;
  wire [8:0] T_176;
  wire [8:0] T_177;
  wire [8:0] T_178;
  wire [8:0] T_182;
  wire [8:0] T_183;
  wire [8:0] T_184;
  wire [8:0] T_187;
  wire [8:0] T_188;
  wire [8:0] T_189;
  wire [8:0] T_192;
  wire [8:0] T_193;
  wire [8:0] T_194;
  wire [8:0] T_197;
  wire [8:0] T_198;
  wire [8:0] T_201;
  wire [8:0] T_202;
  wire [8:0] T_205;
  wire [8:0] T_206;
  wire [8:0] T_209;
  wire [8:0] expOut;
  wire  T_210;
  wire [22:0] T_214;
  wire [22:0] T_215;
  wire [22:0] T_219;
  wire [22:0] fractOut;
  wire [9:0] T_220;
  wire [32:0] T_221;
  wire [1:0] T_222;
  wire [1:0] T_223;
  wire [2:0] T_224;
  wire [4:0] T_225;
  assign io_out = T_221;
  assign io_exceptionFlags = T_225;
  assign roundingMode_nearest_even = io_roundingMode == 2'h0;
  assign roundingMode_min = io_roundingMode == 2'h2;
  assign roundingMode_max = io_roundingMode == 2'h3;
  assign T_19 = roundingMode_min & io_in_sign;
  assign T_21 = io_in_sign == 1'h0;
  assign T_22 = roundingMode_max & T_21;
  assign roundMagUp = T_19 | T_22;
  assign doShiftSigDown1 = io_in_sig[26];
  assign isNegExp = $signed(io_in_sExp) < $signed(10'sh0);
  assign T_27 = isNegExp ? 25'h1ffffff : 25'h0;
  assign T_28 = io_in_sExp[8:0];
  assign T_29 = ~ T_28;
  assign T_30 = T_29[8];
  assign T_31 = T_29[7:0];
  assign T_32 = T_31[7];
  assign T_33 = T_31[6:0];
  assign T_34 = T_33[6];
  assign T_35 = T_33[5:0];
  assign T_38 = $signed(65'sh10000000000000000) >>> T_35;
  assign T_39 = T_38[63:42];
  assign T_40 = T_39[15:0];
  assign T_45 = T_40[15:8];
  assign T_46 = {{8'd0}, T_45};
  assign T_47 = T_40[7:0];
  assign GEN_0 = {{8'd0}, T_47};
  assign T_48 = GEN_0 << 8;
  assign T_50 = T_48 & 16'hff00;
  assign T_51 = T_46 | T_50;
  assign T_55 = T_51[15:4];
  assign GEN_1 = {{4'd0}, T_55};
  assign T_56 = GEN_1 & 16'hf0f;
  assign T_57 = T_51[11:0];
  assign GEN_2 = {{4'd0}, T_57};
  assign T_58 = GEN_2 << 4;
  assign T_60 = T_58 & 16'hf0f0;
  assign T_61 = T_56 | T_60;
  assign T_65 = T_61[15:2];
  assign GEN_3 = {{2'd0}, T_65};
  assign T_66 = GEN_3 & 16'h3333;
  assign T_67 = T_61[13:0];
  assign GEN_4 = {{2'd0}, T_67};
  assign T_68 = GEN_4 << 2;
  assign T_70 = T_68 & 16'hcccc;
  assign T_71 = T_66 | T_70;
  assign T_75 = T_71[15:1];
  assign GEN_5 = {{1'd0}, T_75};
  assign T_76 = GEN_5 & 16'h5555;
  assign T_77 = T_71[14:0];
  assign GEN_6 = {{1'd0}, T_77};
  assign T_78 = GEN_6 << 1;
  assign T_80 = T_78 & 16'haaaa;
  assign T_81 = T_76 | T_80;
  assign T_82 = T_39[21:16];
  assign T_83 = T_82[3:0];
  assign T_84 = T_83[1:0];
  assign T_85 = T_84[0];
  assign T_86 = T_84[1];
  assign T_87 = {T_85,T_86};
  assign T_88 = T_83[3:2];
  assign T_89 = T_88[0];
  assign T_90 = T_88[1];
  assign T_91 = {T_89,T_90};
  assign T_92 = {T_87,T_91};
  assign T_93 = T_82[5:4];
  assign T_94 = T_93[0];
  assign T_95 = T_93[1];
  assign T_96 = {T_94,T_95};
  assign T_97 = {T_92,T_96};
  assign T_98 = {T_81,T_97};
  assign T_99 = ~ T_98;
  assign T_100 = T_34 ? 22'h0 : T_99;
  assign T_101 = ~ T_100;
  assign T_103 = {T_101,3'h7};
  assign T_108 = T_38[2:0];
  assign T_109 = T_108[1:0];
  assign T_110 = T_109[0];
  assign T_111 = T_109[1];
  assign T_112 = {T_110,T_111};
  assign T_113 = T_108[2];
  assign T_114 = {T_112,T_113};
  assign T_116 = T_34 ? T_114 : 3'h0;
  assign T_117 = T_32 ? T_103 : {{22'd0}, T_116};
  assign T_119 = T_30 ? T_117 : 25'h0;
  assign T_120 = T_27 | T_119;
  assign GEN_7 = {{24'd0}, doShiftSigDown1};
  assign T_121 = T_120 | GEN_7;
  assign roundMask = {T_121,2'h3};
  assign T_123 = {isNegExp,roundMask};
  assign shiftedRoundMask = T_123[27:1];
  assign T_124 = ~ shiftedRoundMask;
  assign roundPosMask = T_124 & roundMask;
  assign T_125 = io_in_sig & roundPosMask;
  assign roundPosBit = T_125 != 27'h0;
  assign T_127 = io_in_sig & shiftedRoundMask;
  assign anyRoundExtra = T_127 != 27'h0;
  assign common_inexact = roundPosBit | anyRoundExtra;
  assign T_129 = roundingMode_nearest_even & roundPosBit;
  assign T_130 = roundMagUp & common_inexact;
  assign T_131 = T_129 | T_130;
  assign T_132 = io_in_sig | roundMask;
  assign T_133 = T_132[26:2];
  assign T_135 = T_133 + 25'h1;
  assign T_138 = anyRoundExtra == 1'h0;
  assign T_139 = T_129 & T_138;
  assign T_140 = roundMask[26:1];
  assign T_142 = T_139 ? T_140 : 26'h0;
  assign T_143 = ~ T_142;
  assign T_144 = T_135 & T_143;
  assign T_145 = ~ roundMask;
  assign T_146 = io_in_sig & T_145;
  assign T_147 = T_146[26:2];
  assign roundedSig = T_131 ? T_144 : {{1'd0}, T_147};
  assign T_148 = roundedSig[25:24];
  assign T_149 = {1'b0,$signed(T_148)};
  assign GEN_8 = {{7{T_149[2]}},T_149};
  assign sRoundedExp = $signed(io_in_sExp) + $signed(GEN_8);
  assign common_expOut = sRoundedExp[8:0];
  assign T_150 = roundedSig[23:1];
  assign T_151 = roundedSig[22:0];
  assign common_fractOut = doShiftSigDown1 ? T_150 : T_151;
  assign T_152 = sRoundedExp[10:7];
  assign common_overflow = $signed(T_152) >= $signed(4'sh3);
  assign common_totalUnderflow = $signed(sRoundedExp) < $signed(11'sh6b);
  assign T_157 = doShiftSigDown1 ? $signed(9'sh81) : $signed(9'sh82);
  assign GEN_9 = {{1{T_157[8]}},T_157};
  assign T_158 = $signed(io_in_sExp) < $signed(GEN_9);
  assign common_underflow = common_inexact & T_158;
  assign isNaNOut = io_invalidExc | io_in_isNaN;
  assign notNaN_isSpecialInfOut = io_infiniteExc | io_in_isInf;
  assign T_160 = isNaNOut == 1'h0;
  assign T_162 = notNaN_isSpecialInfOut == 1'h0;
  assign T_163 = T_160 & T_162;
  assign T_165 = io_in_isZero == 1'h0;
  assign commonCase = T_163 & T_165;
  assign overflow = commonCase & common_overflow;
  assign underflow = commonCase & common_underflow;
  assign T_166 = commonCase & common_inexact;
  assign inexact = overflow | T_166;
  assign overflow_roundMagUp = roundingMode_nearest_even | roundMagUp;
  assign T_167 = commonCase & common_totalUnderflow;
  assign pegMinNonzeroMagOut = T_167 & roundMagUp;
  assign T_168 = commonCase & overflow;
  assign T_170 = overflow_roundMagUp == 1'h0;
  assign pegMaxFiniteMagOut = T_168 & T_170;
  assign T_171 = overflow & overflow_roundMagUp;
  assign notNaN_isInfOut = notNaN_isSpecialInfOut | T_171;
  assign signOut = isNaNOut ? 1'h0 : io_in_sign;
  assign T_173 = io_in_isZero | common_totalUnderflow;
  assign T_176 = T_173 ? 9'h1c0 : 9'h0;
  assign T_177 = ~ T_176;
  assign T_178 = common_expOut & T_177;
  assign T_182 = pegMinNonzeroMagOut ? 9'h194 : 9'h0;
  assign T_183 = ~ T_182;
  assign T_184 = T_178 & T_183;
  assign T_187 = pegMaxFiniteMagOut ? 9'h80 : 9'h0;
  assign T_188 = ~ T_187;
  assign T_189 = T_184 & T_188;
  assign T_192 = notNaN_isInfOut ? 9'h40 : 9'h0;
  assign T_193 = ~ T_192;
  assign T_194 = T_189 & T_193;
  assign T_197 = pegMinNonzeroMagOut ? 9'h6b : 9'h0;
  assign T_198 = T_194 | T_197;
  assign T_201 = pegMaxFiniteMagOut ? 9'h17f : 9'h0;
  assign T_202 = T_198 | T_201;
  assign T_205 = notNaN_isInfOut ? 9'h180 : 9'h0;
  assign T_206 = T_202 | T_205;
  assign T_209 = isNaNOut ? 9'h1c0 : 9'h0;
  assign expOut = T_206 | T_209;
  assign T_210 = common_totalUnderflow | isNaNOut;
  assign T_214 = isNaNOut ? 23'h400000 : 23'h0;
  assign T_215 = T_210 ? T_214 : common_fractOut;
  assign T_219 = pegMaxFiniteMagOut ? 23'h7fffff : 23'h0;
  assign fractOut = T_215 | T_219;
  assign T_220 = {signOut,expOut};
  assign T_221 = {T_220,fractOut};
  assign T_222 = {underflow,inexact};
  assign T_223 = {io_invalidExc,io_infiniteExc};
  assign T_224 = {T_223,overflow};
  assign T_225 = {T_224,T_222};
endmodule
module RecFNToRecFN_3(
  input   clk,
  input   reset,
  input  [64:0] io_in,
  input  [1:0] io_roundingMode,
  output [32:0] io_out,
  output [4:0] io_exceptionFlags
);
  wire [11:0] T_4;
  wire [2:0] T_5;
  wire  T_7;
  wire [1:0] T_8;
  wire  T_10;
  wire  T_18_sign;
  wire  T_18_isNaN;
  wire  T_18_isInf;
  wire  T_18_isZero;
  wire [12:0] T_18_sExp;
  wire [55:0] T_18_sig;
  wire  T_25;
  wire  T_26;
  wire  T_27;
  wire  T_30;
  wire  T_31;
  wire [12:0] T_32;
  wire  T_35;
  wire [51:0] T_36;
  wire [53:0] T_38;
  wire [1:0] T_39;
  wire [55:0] T_40;
  wire [13:0] T_42;
  wire  outRawFloat_sign;
  wire  outRawFloat_isNaN;
  wire  outRawFloat_isInf;
  wire  outRawFloat_isZero;
  wire [9:0] outRawFloat_sExp;
  wire [26:0] outRawFloat_sig;
  wire  T_57;
  wire [3:0] T_58;
  wire  T_60;
  wire [8:0] T_68;
  wire [8:0] T_69;
  wire [9:0] T_70;
  wire [9:0] T_71;
  wire [25:0] T_72;
  wire [29:0] T_73;
  wire  T_75;
  wire [26:0] T_76;
  wire  T_77;
  wire  T_79;
  wire  invalidExc;
  wire  RoundRawFNToRecFN_1_clk;
  wire  RoundRawFNToRecFN_1_reset;
  wire  RoundRawFNToRecFN_1_io_invalidExc;
  wire  RoundRawFNToRecFN_1_io_infiniteExc;
  wire  RoundRawFNToRecFN_1_io_in_sign;
  wire  RoundRawFNToRecFN_1_io_in_isNaN;
  wire  RoundRawFNToRecFN_1_io_in_isInf;
  wire  RoundRawFNToRecFN_1_io_in_isZero;
  wire [9:0] RoundRawFNToRecFN_1_io_in_sExp;
  wire [26:0] RoundRawFNToRecFN_1_io_in_sig;
  wire [1:0] RoundRawFNToRecFN_1_io_roundingMode;
  wire [32:0] RoundRawFNToRecFN_1_io_out;
  wire [4:0] RoundRawFNToRecFN_1_io_exceptionFlags;
  RoundRawFNToRecFN RoundRawFNToRecFN_1 (
    .clk(RoundRawFNToRecFN_1_clk),
    .reset(RoundRawFNToRecFN_1_reset),
    .io_invalidExc(RoundRawFNToRecFN_1_io_invalidExc),
    .io_infiniteExc(RoundRawFNToRecFN_1_io_infiniteExc),
    .io_in_sign(RoundRawFNToRecFN_1_io_in_sign),
    .io_in_isNaN(RoundRawFNToRecFN_1_io_in_isNaN),
    .io_in_isInf(RoundRawFNToRecFN_1_io_in_isInf),
    .io_in_isZero(RoundRawFNToRecFN_1_io_in_isZero),
    .io_in_sExp(RoundRawFNToRecFN_1_io_in_sExp),
    .io_in_sig(RoundRawFNToRecFN_1_io_in_sig),
    .io_roundingMode(RoundRawFNToRecFN_1_io_roundingMode),
    .io_out(RoundRawFNToRecFN_1_io_out),
    .io_exceptionFlags(RoundRawFNToRecFN_1_io_exceptionFlags)
  );
  assign io_out = RoundRawFNToRecFN_1_io_out;
  assign io_exceptionFlags = RoundRawFNToRecFN_1_io_exceptionFlags;
  assign T_4 = io_in[63:52];
  assign T_5 = T_4[11:9];
  assign T_7 = T_5 == 3'h0;
  assign T_8 = T_4[11:10];
  assign T_10 = T_8 == 2'h3;
  assign T_18_sign = T_25;
  assign T_18_isNaN = T_27;
  assign T_18_isInf = T_31;
  assign T_18_isZero = T_7;
  assign T_18_sExp = T_32;
  assign T_18_sig = T_40;
  assign T_25 = io_in[64];
  assign T_26 = T_4[9];
  assign T_27 = T_10 & T_26;
  assign T_30 = T_26 == 1'h0;
  assign T_31 = T_10 & T_30;
  assign T_32 = {1'b0,$signed(T_4)};
  assign T_35 = T_7 == 1'h0;
  assign T_36 = io_in[51:0];
  assign T_38 = {T_36,2'h0};
  assign T_39 = {1'h0,T_35};
  assign T_40 = {T_39,T_38};
  assign T_42 = $signed(T_18_sExp) + $signed(13'sh1900);
  assign outRawFloat_sign = T_18_sign;
  assign outRawFloat_isNaN = T_18_isNaN;
  assign outRawFloat_isInf = T_18_isInf;
  assign outRawFloat_isZero = T_18_isZero;
  assign outRawFloat_sExp = T_71;
  assign outRawFloat_sig = T_76;
  assign T_57 = $signed(T_42) < $signed(14'sh0);
  assign T_58 = T_42[12:9];
  assign T_60 = T_58 != 4'h0;
  assign T_68 = T_42[8:0];
  assign T_69 = T_60 ? 9'h1fc : T_68;
  assign T_70 = {T_57,T_69};
  assign T_71 = $signed(T_70);
  assign T_72 = T_18_sig[55:30];
  assign T_73 = T_18_sig[29:0];
  assign T_75 = T_73 != 30'h0;
  assign T_76 = {T_72,T_75};
  assign T_77 = outRawFloat_sig[24];
  assign T_79 = T_77 == 1'h0;
  assign invalidExc = outRawFloat_isNaN & T_79;
  assign RoundRawFNToRecFN_1_clk = clk;
  assign RoundRawFNToRecFN_1_reset = reset;
  assign RoundRawFNToRecFN_1_io_invalidExc = invalidExc;
  assign RoundRawFNToRecFN_1_io_infiniteExc = 1'h0;
  assign RoundRawFNToRecFN_1_io_in_sign = outRawFloat_sign;
  assign RoundRawFNToRecFN_1_io_in_isNaN = outRawFloat_isNaN;
  assign RoundRawFNToRecFN_1_io_in_isInf = outRawFloat_isInf;
  assign RoundRawFNToRecFN_1_io_in_isZero = outRawFloat_isZero;
  assign RoundRawFNToRecFN_1_io_in_sExp = outRawFloat_sExp;
  assign RoundRawFNToRecFN_1_io_in_sig = outRawFloat_sig;
  assign RoundRawFNToRecFN_1_io_roundingMode = io_roundingMode;
endmodule
module FPToFP(
  input   clk,
  input   reset,
  input   io_in_valid,
  input  [4:0] io_in_bits_cmd,
  input   io_in_bits_ldst,
  input   io_in_bits_wen,
  input   io_in_bits_ren1,
  input   io_in_bits_ren2,
  input   io_in_bits_ren3,
  input   io_in_bits_swap12,
  input   io_in_bits_swap23,
  input   io_in_bits_single,
  input   io_in_bits_fromint,
  input   io_in_bits_toint,
  input   io_in_bits_fastpipe,
  input   io_in_bits_fma,
  input   io_in_bits_div,
  input   io_in_bits_sqrt,
  input   io_in_bits_round,
  input   io_in_bits_wflags,
  input  [2:0] io_in_bits_rm,
  input  [1:0] io_in_bits_typ,
  input  [64:0] io_in_bits_in1,
  input  [64:0] io_in_bits_in2,
  input  [64:0] io_in_bits_in3,
  output  io_out_valid,
  output [64:0] io_out_bits_data,
  output [4:0] io_out_bits_exc,
  input   io_lt
);
  reg  T_133;
  reg [31:0] GEN_32;
  reg [4:0] T_134_cmd;
  reg [31:0] GEN_33;
  reg  T_134_ldst;
  reg [31:0] GEN_34;
  reg  T_134_wen;
  reg [31:0] GEN_35;
  reg  T_134_ren1;
  reg [31:0] GEN_36;
  reg  T_134_ren2;
  reg [31:0] GEN_37;
  reg  T_134_ren3;
  reg [31:0] GEN_38;
  reg  T_134_swap12;
  reg [31:0] GEN_39;
  reg  T_134_swap23;
  reg [31:0] GEN_40;
  reg  T_134_single;
  reg [31:0] GEN_41;
  reg  T_134_fromint;
  reg [31:0] GEN_42;
  reg  T_134_toint;
  reg [31:0] GEN_43;
  reg  T_134_fastpipe;
  reg [31:0] GEN_44;
  reg  T_134_fma;
  reg [31:0] GEN_45;
  reg  T_134_div;
  reg [31:0] GEN_46;
  reg  T_134_sqrt;
  reg [31:0] GEN_47;
  reg  T_134_round;
  reg [31:0] GEN_48;
  reg  T_134_wflags;
  reg [31:0] GEN_49;
  reg [2:0] T_134_rm;
  reg [31:0] GEN_50;
  reg [1:0] T_134_typ;
  reg [31:0] GEN_51;
  reg [64:0] T_134_in1;
  reg [95:0] GEN_52;
  reg [64:0] T_134_in2;
  reg [95:0] GEN_53;
  reg [64:0] T_134_in3;
  reg [95:0] GEN_54;
  wire [4:0] GEN_0;
  wire  GEN_1;
  wire  GEN_2;
  wire  GEN_3;
  wire  GEN_4;
  wire  GEN_5;
  wire  GEN_6;
  wire  GEN_7;
  wire  GEN_8;
  wire  GEN_9;
  wire  GEN_10;
  wire  GEN_11;
  wire  GEN_12;
  wire  GEN_13;
  wire  GEN_14;
  wire  GEN_15;
  wire  GEN_16;
  wire [2:0] GEN_17;
  wire [1:0] GEN_18;
  wire [64:0] GEN_19;
  wire [64:0] GEN_20;
  wire [64:0] GEN_21;
  wire  in_valid;
  wire [4:0] in_bits_cmd;
  wire  in_bits_ldst;
  wire  in_bits_wen;
  wire  in_bits_ren1;
  wire  in_bits_ren2;
  wire  in_bits_ren3;
  wire  in_bits_swap12;
  wire  in_bits_swap23;
  wire  in_bits_single;
  wire  in_bits_fromint;
  wire  in_bits_toint;
  wire  in_bits_fastpipe;
  wire  in_bits_fma;
  wire  in_bits_div;
  wire  in_bits_sqrt;
  wire  in_bits_round;
  wire  in_bits_wflags;
  wire [2:0] in_bits_rm;
  wire [1:0] in_bits_typ;
  wire [64:0] in_bits_in1;
  wire [64:0] in_bits_in2;
  wire [64:0] in_bits_in3;
  wire [4:0] T_254;
  wire  isSgnj;
  wire  T_255;
  wire  T_256;
  wire  T_258;
  wire  T_259;
  wire  T_260;
  wire  T_261;
  wire  T_262;
  wire  T_263;
  wire  T_264;
  wire  sign_s;
  wire  T_266;
  wire  T_267;
  wire  T_270;
  wire  T_271;
  wire  T_272;
  wire  T_274;
  wire  T_275;
  wire  T_276;
  wire  sign_d;
  wire [30:0] T_277;
  wire [31:0] T_278;
  wire [32:0] T_279;
  wire [31:0] T_280;
  wire [64:0] fsgnj;
  wire  s2d_clk;
  wire  s2d_reset;
  wire [32:0] s2d_io_in;
  wire [1:0] s2d_io_roundingMode;
  wire [64:0] s2d_io_out;
  wire [4:0] s2d_io_exceptionFlags;
  wire  d2s_clk;
  wire  d2s_reset;
  wire [64:0] d2s_io_in;
  wire [1:0] d2s_io_roundingMode;
  wire [32:0] d2s_io_out;
  wire [4:0] d2s_io_exceptionFlags;
  wire [2:0] T_281;
  wire [2:0] T_282;
  wire  T_284;
  wire [2:0] T_285;
  wire [2:0] T_286;
  wire  T_288;
  wire  isnan1;
  wire [2:0] T_289;
  wire [2:0] T_290;
  wire  T_292;
  wire [2:0] T_293;
  wire [2:0] T_294;
  wire  T_296;
  wire  isnan2;
  wire  T_297;
  wire  T_298;
  wire  T_299;
  wire  T_300;
  wire  issnan1;
  wire  T_301;
  wire  T_302;
  wire  T_303;
  wire  T_304;
  wire  issnan2;
  wire  T_305;
  wire [4:0] minmax_exc;
  wire  T_307;
  wire  T_309;
  wire  T_310;
  wire  isLHS;
  wire [64:0] mux_data;
  wire [4:0] mux_exc;
  wire [4:0] GEN_22;
  wire  T_317;
  wire [64:0] GEN_23;
  wire [4:0] T_320;
  wire  T_321;
  wire [64:0] T_324;
  wire [64:0] GEN_24;
  wire [4:0] GEN_25;
  wire [64:0] GEN_26;
  wire [4:0] GEN_27;
  wire [64:0] GEN_28;
  wire [4:0] GEN_29;
  reg  T_329;
  reg [31:0] GEN_55;
  reg [64:0] T_330_data;
  reg [95:0] GEN_56;
  reg [4:0] T_330_exc;
  reg [31:0] GEN_57;
  wire [64:0] GEN_30;
  wire [4:0] GEN_31;
  wire  T_341_valid;
  wire [64:0] T_341_bits_data;
  wire [4:0] T_341_bits_exc;
  RecFNToRecFN s2d (
    .clk(s2d_clk),
    .reset(s2d_reset),
    .io_in(s2d_io_in),
    .io_roundingMode(s2d_io_roundingMode),
    .io_out(s2d_io_out),
    .io_exceptionFlags(s2d_io_exceptionFlags)
  );
  RecFNToRecFN_3 d2s (
    .clk(d2s_clk),
    .reset(d2s_reset),
    .io_in(d2s_io_in),
    .io_roundingMode(d2s_io_roundingMode),
    .io_out(d2s_io_out),
    .io_exceptionFlags(d2s_io_exceptionFlags)
  );
  assign io_out_valid = T_341_valid;
  assign io_out_bits_data = T_341_bits_data;
  assign io_out_bits_exc = T_341_bits_exc;
  assign GEN_0 = io_in_valid ? io_in_bits_cmd : T_134_cmd;
  assign GEN_1 = io_in_valid ? io_in_bits_ldst : T_134_ldst;
  assign GEN_2 = io_in_valid ? io_in_bits_wen : T_134_wen;
  assign GEN_3 = io_in_valid ? io_in_bits_ren1 : T_134_ren1;
  assign GEN_4 = io_in_valid ? io_in_bits_ren2 : T_134_ren2;
  assign GEN_5 = io_in_valid ? io_in_bits_ren3 : T_134_ren3;
  assign GEN_6 = io_in_valid ? io_in_bits_swap12 : T_134_swap12;
  assign GEN_7 = io_in_valid ? io_in_bits_swap23 : T_134_swap23;
  assign GEN_8 = io_in_valid ? io_in_bits_single : T_134_single;
  assign GEN_9 = io_in_valid ? io_in_bits_fromint : T_134_fromint;
  assign GEN_10 = io_in_valid ? io_in_bits_toint : T_134_toint;
  assign GEN_11 = io_in_valid ? io_in_bits_fastpipe : T_134_fastpipe;
  assign GEN_12 = io_in_valid ? io_in_bits_fma : T_134_fma;
  assign GEN_13 = io_in_valid ? io_in_bits_div : T_134_div;
  assign GEN_14 = io_in_valid ? io_in_bits_sqrt : T_134_sqrt;
  assign GEN_15 = io_in_valid ? io_in_bits_round : T_134_round;
  assign GEN_16 = io_in_valid ? io_in_bits_wflags : T_134_wflags;
  assign GEN_17 = io_in_valid ? io_in_bits_rm : T_134_rm;
  assign GEN_18 = io_in_valid ? io_in_bits_typ : T_134_typ;
  assign GEN_19 = io_in_valid ? io_in_bits_in1 : T_134_in1;
  assign GEN_20 = io_in_valid ? io_in_bits_in2 : T_134_in2;
  assign GEN_21 = io_in_valid ? io_in_bits_in3 : T_134_in3;
  assign in_valid = T_133;
  assign in_bits_cmd = T_134_cmd;
  assign in_bits_ldst = T_134_ldst;
  assign in_bits_wen = T_134_wen;
  assign in_bits_ren1 = T_134_ren1;
  assign in_bits_ren2 = T_134_ren2;
  assign in_bits_ren3 = T_134_ren3;
  assign in_bits_swap12 = T_134_swap12;
  assign in_bits_swap23 = T_134_swap23;
  assign in_bits_single = T_134_single;
  assign in_bits_fromint = T_134_fromint;
  assign in_bits_toint = T_134_toint;
  assign in_bits_fastpipe = T_134_fastpipe;
  assign in_bits_fma = T_134_fma;
  assign in_bits_div = T_134_div;
  assign in_bits_sqrt = T_134_sqrt;
  assign in_bits_round = T_134_round;
  assign in_bits_wflags = T_134_wflags;
  assign in_bits_rm = T_134_rm;
  assign in_bits_typ = T_134_typ;
  assign in_bits_in1 = T_134_in1;
  assign in_bits_in2 = T_134_in2;
  assign in_bits_in3 = T_134_in3;
  assign T_254 = in_bits_cmd & 5'h5;
  assign isSgnj = 5'h4 == T_254;
  assign T_255 = in_bits_single & isSgnj;
  assign T_256 = in_bits_rm[1];
  assign T_258 = T_255 == 1'h0;
  assign T_259 = T_256 | T_258;
  assign T_260 = in_bits_in1[32];
  assign T_261 = in_bits_rm[0];
  assign T_262 = T_259 ? T_260 : T_261;
  assign T_263 = in_bits_in2[32];
  assign T_264 = T_255 & T_263;
  assign sign_s = T_262 ^ T_264;
  assign T_266 = in_bits_single == 1'h0;
  assign T_267 = T_266 & isSgnj;
  assign T_270 = T_267 == 1'h0;
  assign T_271 = T_256 | T_270;
  assign T_272 = in_bits_in1[64];
  assign T_274 = T_271 ? T_272 : T_261;
  assign T_275 = in_bits_in2[64];
  assign T_276 = T_267 & T_275;
  assign sign_d = T_274 ^ T_276;
  assign T_277 = in_bits_in1[63:33];
  assign T_278 = in_bits_in1[31:0];
  assign T_279 = {sign_s,T_278};
  assign T_280 = {sign_d,T_277};
  assign fsgnj = {T_280,T_279};
  assign s2d_clk = clk;
  assign s2d_reset = reset;
  assign s2d_io_in = in_bits_in1[32:0];
  assign s2d_io_roundingMode = in_bits_rm[1:0];
  assign d2s_clk = clk;
  assign d2s_reset = reset;
  assign d2s_io_in = in_bits_in1;
  assign d2s_io_roundingMode = in_bits_rm[1:0];
  assign T_281 = in_bits_in1[31:29];
  assign T_282 = ~ T_281;
  assign T_284 = T_282 == 3'h0;
  assign T_285 = in_bits_in1[63:61];
  assign T_286 = ~ T_285;
  assign T_288 = T_286 == 3'h0;
  assign isnan1 = in_bits_single ? T_284 : T_288;
  assign T_289 = in_bits_in2[31:29];
  assign T_290 = ~ T_289;
  assign T_292 = T_290 == 3'h0;
  assign T_293 = in_bits_in2[63:61];
  assign T_294 = ~ T_293;
  assign T_296 = T_294 == 3'h0;
  assign isnan2 = in_bits_single ? T_292 : T_296;
  assign T_297 = in_bits_in1[22];
  assign T_298 = in_bits_in1[51];
  assign T_299 = in_bits_single ? T_297 : T_298;
  assign T_300 = ~ T_299;
  assign issnan1 = isnan1 & T_300;
  assign T_301 = in_bits_in2[22];
  assign T_302 = in_bits_in2[51];
  assign T_303 = in_bits_single ? T_301 : T_302;
  assign T_304 = ~ T_303;
  assign issnan2 = isnan2 & T_304;
  assign T_305 = issnan1 | issnan2;
  assign minmax_exc = {T_305,4'h0};
  assign T_307 = T_261 != io_lt;
  assign T_309 = isnan1 == 1'h0;
  assign T_310 = T_307 & T_309;
  assign isLHS = isnan2 | T_310;
  assign mux_data = GEN_28;
  assign mux_exc = GEN_29;
  assign GEN_22 = isSgnj ? 5'h0 : minmax_exc;
  assign T_317 = isSgnj | isLHS;
  assign GEN_23 = T_317 ? fsgnj : in_bits_in2;
  assign T_320 = in_bits_cmd & 5'h4;
  assign T_321 = 5'h0 == T_320;
  assign T_324 = {32'hffffffff,d2s_io_out};
  assign GEN_24 = in_bits_single ? T_324 : GEN_23;
  assign GEN_25 = in_bits_single ? d2s_io_exceptionFlags : GEN_22;
  assign GEN_26 = T_266 ? s2d_io_out : GEN_24;
  assign GEN_27 = T_266 ? s2d_io_exceptionFlags : GEN_25;
  assign GEN_28 = T_321 ? GEN_26 : GEN_23;
  assign GEN_29 = T_321 ? GEN_27 : GEN_22;
  assign GEN_30 = in_valid ? mux_data : T_330_data;
  assign GEN_31 = in_valid ? mux_exc : T_330_exc;
  assign T_341_valid = T_329;
  assign T_341_bits_data = T_330_data;
  assign T_341_bits_exc = T_330_exc;
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifndef verilator
      #0.002;
    `endif
  `ifdef RANDOMIZE
  GEN_32 = {1{$random}};
  T_133 = GEN_32[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_33 = {1{$random}};
  T_134_cmd = GEN_33[4:0];
  `endif
  `ifdef RANDOMIZE
  GEN_34 = {1{$random}};
  T_134_ldst = GEN_34[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_35 = {1{$random}};
  T_134_wen = GEN_35[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_36 = {1{$random}};
  T_134_ren1 = GEN_36[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_37 = {1{$random}};
  T_134_ren2 = GEN_37[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_38 = {1{$random}};
  T_134_ren3 = GEN_38[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_39 = {1{$random}};
  T_134_swap12 = GEN_39[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_40 = {1{$random}};
  T_134_swap23 = GEN_40[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_41 = {1{$random}};
  T_134_single = GEN_41[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_42 = {1{$random}};
  T_134_fromint = GEN_42[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_43 = {1{$random}};
  T_134_toint = GEN_43[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_44 = {1{$random}};
  T_134_fastpipe = GEN_44[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_45 = {1{$random}};
  T_134_fma = GEN_45[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_46 = {1{$random}};
  T_134_div = GEN_46[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_47 = {1{$random}};
  T_134_sqrt = GEN_47[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_48 = {1{$random}};
  T_134_round = GEN_48[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_49 = {1{$random}};
  T_134_wflags = GEN_49[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_50 = {1{$random}};
  T_134_rm = GEN_50[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_51 = {1{$random}};
  T_134_typ = GEN_51[1:0];
  `endif
  `ifdef RANDOMIZE
  GEN_52 = {3{$random}};
  T_134_in1 = GEN_52[64:0];
  `endif
  `ifdef RANDOMIZE
  GEN_53 = {3{$random}};
  T_134_in2 = GEN_53[64:0];
  `endif
  `ifdef RANDOMIZE
  GEN_54 = {3{$random}};
  T_134_in3 = GEN_54[64:0];
  `endif
  `ifdef RANDOMIZE
  GEN_55 = {1{$random}};
  T_329 = GEN_55[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_56 = {3{$random}};
  T_330_data = GEN_56[64:0];
  `endif
  `ifdef RANDOMIZE
  GEN_57 = {1{$random}};
  T_330_exc = GEN_57[4:0];
  `endif
  end
`endif
  always @(posedge clk) begin
    if(reset) begin
      T_133 <= 1'h0;
    end else begin
      T_133 <= io_in_valid;
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        T_134_cmd <= io_in_bits_cmd;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        T_134_ldst <= io_in_bits_ldst;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        T_134_wen <= io_in_bits_wen;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        T_134_ren1 <= io_in_bits_ren1;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        T_134_ren2 <= io_in_bits_ren2;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        T_134_ren3 <= io_in_bits_ren3;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        T_134_swap12 <= io_in_bits_swap12;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        T_134_swap23 <= io_in_bits_swap23;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        T_134_single <= io_in_bits_single;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        T_134_fromint <= io_in_bits_fromint;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        T_134_toint <= io_in_bits_toint;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        T_134_fastpipe <= io_in_bits_fastpipe;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        T_134_fma <= io_in_bits_fma;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        T_134_div <= io_in_bits_div;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        T_134_sqrt <= io_in_bits_sqrt;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        T_134_round <= io_in_bits_round;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        T_134_wflags <= io_in_bits_wflags;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        T_134_rm <= io_in_bits_rm;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        T_134_typ <= io_in_bits_typ;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        T_134_in1 <= io_in_bits_in1;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        T_134_in2 <= io_in_bits_in2;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_in_valid) begin
        T_134_in3 <= io_in_bits_in3;
      end
    end
    if(reset) begin
      T_329 <= 1'h0;
    end else begin
      T_329 <= in_valid;
    end
    if(1'h0) begin
    end else begin
      if(in_valid) begin
        T_330_data <= mux_data;
      end
    end
    if(1'h0) begin
    end else begin
      if(in_valid) begin
        T_330_exc <= mux_exc;
      end
    end
  end
endmodule
module DivSqrtRecF64_mulAddZ31(
  input   clk,
  input   reset,
  output  io_inReady_div,
  output  io_inReady_sqrt,
  input   io_inValid,
  input   io_sqrtOp,
  input  [64:0] io_a,
  input  [64:0] io_b,
  input  [1:0] io_roundingMode,
  output  io_outValid_div,
  output  io_outValid_sqrt,
  output [64:0] io_out,
  output [4:0] io_exceptionFlags,
  output [3:0] io_usingMulAdd,
  output  io_latchMulAddA_0,
  output [53:0] io_mulAddA_0,
  output  io_latchMulAddB_0,
  output [53:0] io_mulAddB_0,
  output [104:0] io_mulAddC_2,
  input  [104:0] io_mulAddResult_3
);
  reg  valid_PA;
  reg [31:0] GEN_115;
  reg  sqrtOp_PA;
  reg [31:0] GEN_119;
  reg  sign_PA;
  reg [31:0] GEN_120;
  reg [2:0] specialCodeB_PA;
  reg [31:0] GEN_121;
  reg  fractB_51_PA;
  reg [31:0] GEN_122;
  reg [1:0] roundingMode_PA;
  reg [31:0] GEN_123;
  reg [2:0] specialCodeA_PA;
  reg [31:0] GEN_124;
  reg  fractA_51_PA;
  reg [31:0] GEN_125;
  reg [13:0] exp_PA;
  reg [31:0] GEN_126;
  reg [50:0] fractB_other_PA;
  reg [63:0] GEN_127;
  reg [50:0] fractA_other_PA;
  reg [63:0] GEN_128;
  reg  valid_PB;
  reg [31:0] GEN_129;
  reg  sqrtOp_PB;
  reg [31:0] GEN_130;
  reg  sign_PB;
  reg [31:0] GEN_131;
  reg [2:0] specialCodeA_PB;
  reg [31:0] GEN_132;
  reg  fractA_51_PB;
  reg [31:0] GEN_133;
  reg [2:0] specialCodeB_PB;
  reg [31:0] GEN_134;
  reg  fractB_51_PB;
  reg [31:0] GEN_135;
  reg [1:0] roundingMode_PB;
  reg [31:0] GEN_136;
  reg [13:0] exp_PB;
  reg [31:0] GEN_137;
  reg  fractA_0_PB;
  reg [31:0] GEN_138;
  reg [50:0] fractB_other_PB;
  reg [63:0] GEN_139;
  reg  valid_PC;
  reg [31:0] GEN_140;
  reg  sqrtOp_PC;
  reg [31:0] GEN_141;
  reg  sign_PC;
  reg [31:0] GEN_142;
  reg [2:0] specialCodeA_PC;
  reg [31:0] GEN_143;
  reg  fractA_51_PC;
  reg [31:0] GEN_144;
  reg [2:0] specialCodeB_PC;
  reg [31:0] GEN_145;
  reg  fractB_51_PC;
  reg [31:0] GEN_146;
  reg [1:0] roundingMode_PC;
  reg [31:0] GEN_147;
  reg [13:0] exp_PC;
  reg [31:0] GEN_148;
  reg  fractA_0_PC;
  reg [31:0] GEN_149;
  reg [50:0] fractB_other_PC;
  reg [63:0] GEN_150;
  reg [2:0] cycleNum_A;
  reg [31:0] GEN_151;
  reg [3:0] cycleNum_B;
  reg [31:0] GEN_152;
  reg [2:0] cycleNum_C;
  reg [31:0] GEN_153;
  reg [2:0] cycleNum_E;
  reg [31:0] GEN_154;
  reg [8:0] fractR0_A;
  reg [31:0] GEN_155;
  reg [9:0] hiSqrR0_A_sqrt;
  reg [31:0] GEN_156;
  reg [20:0] partNegSigma0_A;
  reg [31:0] GEN_157;
  reg [8:0] nextMulAdd9A_A;
  reg [31:0] GEN_158;
  reg [8:0] nextMulAdd9B_A;
  reg [31:0] GEN_159;
  reg [16:0] ER1_B_sqrt;
  reg [31:0] GEN_160;
  reg [31:0] ESqrR1_B_sqrt;
  reg [31:0] GEN_161;
  reg [57:0] sigX1_B;
  reg [63:0] GEN_162;
  reg [32:0] sqrSigma1_C;
  reg [63:0] GEN_163;
  reg [57:0] sigXN_C;
  reg [63:0] GEN_164;
  reg [30:0] u_C_sqrt;
  reg [31:0] GEN_165;
  reg  E_E_div;
  reg [31:0] GEN_166;
  reg [52:0] sigT_E;
  reg [63:0] GEN_167;
  reg  extraT_E;
  reg [31:0] GEN_168;
  reg  isNegRemT_E;
  reg [31:0] GEN_169;
  reg  trueEqX_E1;
  reg [31:0] GEN_170;
  wire  ready_PA;
  wire  ready_PB;
  wire  ready_PC;
  wire  leaving_PA;
  wire  leaving_PB;
  wire  leaving_PC;
  wire  cyc_B10_sqrt;
  wire  cyc_B9_sqrt;
  wire  cyc_B8_sqrt;
  wire  cyc_B7_sqrt;
  wire  cyc_B6;
  wire  cyc_B5;
  wire  cyc_B4;
  wire  cyc_B3;
  wire  cyc_B2;
  wire  cyc_B1;
  wire  cyc_B6_div;
  wire  cyc_B5_div;
  wire  cyc_B4_div;
  wire  cyc_B3_div;
  wire  cyc_B2_div;
  wire  cyc_B1_div;
  wire  cyc_B6_sqrt;
  wire  cyc_B5_sqrt;
  wire  cyc_B4_sqrt;
  wire  cyc_B3_sqrt;
  wire  cyc_B2_sqrt;
  wire  cyc_B1_sqrt;
  wire  cyc_C5;
  wire  cyc_C4;
  wire  valid_normalCase_leaving_PB;
  wire  cyc_C2;
  wire  cyc_C1;
  wire  cyc_E4;
  wire  cyc_E3;
  wire  cyc_E2;
  wire  cyc_E1;
  wire [45:0] zSigma1_B4;
  wire [57:0] sigXNU_B3_CX;
  wire [53:0] zComplSigT_C1_sqrt;
  wire [53:0] zComplSigT_C1;
  wire  T_113;
  wire  T_114;
  wire  T_116;
  wire  T_117;
  wire  T_119;
  wire  T_120;
  wire  T_122;
  wire  T_123;
  wire  T_125;
  wire  T_126;
  wire  T_128;
  wire  T_129;
  wire  T_131;
  wire  T_132;
  wire  T_134;
  wire  T_135;
  wire  T_137;
  wire  T_138;
  wire  T_141;
  wire  T_144;
  wire  T_147;
  wire  T_149;
  wire  T_150;
  wire  T_153;
  wire  T_154;
  wire  T_156;
  wire  cyc_S_div;
  wire  T_157;
  wire  cyc_S_sqrt;
  wire  cyc_S;
  wire  signA_S;
  wire [11:0] expA_S;
  wire [51:0] fractA_S;
  wire [2:0] specialCodeA_S;
  wire  isZeroA_S;
  wire [1:0] T_159;
  wire  isSpecialA_S;
  wire  signB_S;
  wire [11:0] expB_S;
  wire [51:0] fractB_S;
  wire [2:0] specialCodeB_S;
  wire  isZeroB_S;
  wire [1:0] T_162;
  wire  isSpecialB_S;
  wire  T_164;
  wire  sign_S;
  wire  T_166;
  wire  T_168;
  wire  T_169;
  wire  T_171;
  wire  T_172;
  wire  T_174;
  wire  normalCase_S_div;
  wire  T_179;
  wire  T_181;
  wire  normalCase_S_sqrt;
  wire  normalCase_S;
  wire  entering_PA_normalCase_div;
  wire  entering_PA_normalCase_sqrt;
  wire  entering_PA_normalCase;
  wire  T_183;
  wire  T_184;
  wire  T_185;
  wire  entering_PA;
  wire  T_187;
  wire  T_188;
  wire  T_190;
  wire  T_191;
  wire  T_193;
  wire  T_195;
  wire  T_196;
  wire  T_197;
  wire  entering_PB_S;
  wire  T_206;
  wire  entering_PC_S;
  wire  T_207;
  wire  GEN_0;
  wire  T_208;
  wire  GEN_1;
  wire  GEN_2;
  wire [2:0] GEN_3;
  wire  GEN_4;
  wire [1:0] GEN_5;
  wire  T_211;
  wire  T_212;
  wire [2:0] GEN_6;
  wire  GEN_7;
  wire  T_213;
  wire [2:0] T_217;
  wire [10:0] T_218;
  wire [10:0] T_219;
  wire [13:0] T_220;
  wire [13:0] GEN_53;
  wire [14:0] T_221;
  wire [13:0] T_222;
  wire [13:0] T_223;
  wire [50:0] T_224;
  wire [13:0] GEN_8;
  wire [50:0] GEN_9;
  wire [50:0] T_225;
  wire [50:0] GEN_10;
  wire  isZeroA_PA;
  wire [1:0] T_227;
  wire  isSpecialA_PA;
  wire [1:0] T_230;
  wire [52:0] sigA_PA;
  wire  isZeroB_PA;
  wire [1:0] T_232;
  wire  isSpecialB_PA;
  wire [1:0] T_235;
  wire [52:0] sigB_PA;
  wire  T_237;
  wire  T_239;
  wire  T_240;
  wire  T_242;
  wire  T_243;
  wire  T_245;
  wire  T_248;
  wire  T_250;
  wire  T_251;
  wire  T_254;
  wire  normalCase_PA;
  wire  valid_normalCase_leaving_PA;
  wire  valid_leaving_PA;
  wire  T_255;
  wire  T_258;
  wire  T_259;
  wire  entering_PB_normalCase;
  wire  entering_PB;
  wire  T_260;
  wire  GEN_11;
  wire  T_261;
  wire  T_262;
  wire [2:0] T_263;
  wire  T_265;
  wire [2:0] T_266;
  wire  T_268;
  wire [1:0] T_269;
  wire  GEN_12;
  wire  GEN_13;
  wire [2:0] GEN_14;
  wire  GEN_15;
  wire [2:0] GEN_16;
  wire  GEN_17;
  wire [1:0] GEN_18;
  wire  T_270;
  wire [13:0] GEN_19;
  wire  GEN_20;
  wire [50:0] GEN_21;
  wire  isZeroA_PB;
  wire [1:0] T_272;
  wire  isSpecialA_PB;
  wire  isZeroB_PB;
  wire [1:0] T_275;
  wire  isSpecialB_PB;
  wire  T_278;
  wire  T_280;
  wire  T_281;
  wire  T_283;
  wire  T_284;
  wire  T_286;
  wire  T_289;
  wire  T_291;
  wire  T_292;
  wire  T_295;
  wire  normalCase_PB;
  wire  valid_leaving_PB;
  wire  T_296;
  wire  T_299;
  wire  T_300;
  wire  entering_PC_normalCase;
  wire  entering_PC;
  wire  T_301;
  wire  GEN_22;
  wire  T_302;
  wire  T_303;
  wire [2:0] T_304;
  wire  T_306;
  wire [2:0] T_307;
  wire  T_309;
  wire [1:0] T_310;
  wire  GEN_23;
  wire  GEN_24;
  wire [2:0] GEN_25;
  wire  GEN_26;
  wire [2:0] GEN_27;
  wire  GEN_28;
  wire [1:0] GEN_29;
  wire [13:0] GEN_30;
  wire  GEN_31;
  wire [50:0] GEN_32;
  wire  isZeroA_PC;
  wire [1:0] T_312;
  wire  isSpecialA_PC;
  wire  T_314;
  wire  T_316;
  wire  isInfA_PC;
  wire  isNaNA_PC;
  wire  T_319;
  wire  isSigNaNA_PC;
  wire  isZeroB_PC;
  wire [1:0] T_321;
  wire  isSpecialB_PC;
  wire  T_323;
  wire  T_325;
  wire  isInfB_PC;
  wire  isNaNB_PC;
  wire  T_328;
  wire  isSigNaNB_PC;
  wire [1:0] T_330;
  wire [52:0] sigB_PC;
  wire  T_332;
  wire  T_334;
  wire  T_335;
  wire  T_337;
  wire  T_338;
  wire  T_340;
  wire  T_343;
  wire  T_345;
  wire  T_346;
  wire  T_349;
  wire  normalCase_PC;
  wire [14:0] T_351;
  wire [13:0] expP2_PC;
  wire  T_352;
  wire [12:0] T_353;
  wire [13:0] T_355;
  wire [12:0] T_356;
  wire [13:0] T_358;
  wire [13:0] expP1_PC;
  wire  roundingMode_near_even_PC;
  wire  roundingMode_min_PC;
  wire  roundingMode_max_PC;
  wire  roundMagUp_PC;
  wire  overflowY_roundMagUp_PC;
  wire  T_360;
  wire  T_362;
  wire  roundMagDown_PC;
  wire  T_364;
  wire  valid_leaving_PC;
  wire  T_365;
  wire  T_367;
  wire  T_368;
  wire  T_370;
  wire  T_371;
  wire  T_372;
  wire  T_374;
  wire  T_375;
  wire [1:0] T_378;
  wire [2:0] T_381;
  wire [2:0] GEN_54;
  wire [2:0] T_382;
  wire  T_384;
  wire [3:0] T_386;
  wire [2:0] T_387;
  wire [2:0] T_389;
  wire [2:0] T_390;
  wire [2:0] GEN_33;
  wire  cyc_A6_sqrt;
  wire  cyc_A5_sqrt;
  wire  cyc_A4_sqrt;
  wire  cyc_A4;
  wire  cyc_A3;
  wire  cyc_A2;
  wire  cyc_A1;
  wire  T_398;
  wire  cyc_A3_div;
  wire  cyc_A2_div;
  wire  cyc_A1_div;
  wire  cyc_A3_sqrt;
  wire  cyc_A1_sqrt;
  wire  T_404;
  wire  T_405;
  wire [3:0] T_408;
  wire [4:0] T_410;
  wire [3:0] T_411;
  wire [3:0] T_412;
  wire [3:0] GEN_34;
  wire  T_414;
  wire  T_416;
  wire  T_418;
  wire  T_420;
  wire  T_422;
  wire  T_424;
  wire  T_426;
  wire  T_428;
  wire  T_430;
  wire  T_432;
  wire  T_433;
  wire  T_436;
  wire  T_437;
  wire  T_440;
  wire  T_441;
  wire  T_444;
  wire  T_446;
  wire  T_447;
  wire  T_450;
  wire  T_453;
  wire  T_454;
  wire  T_455;
  wire  T_456;
  wire  T_457;
  wire  T_458;
  wire  T_459;
  wire  T_460;
  wire  T_461;
  wire  T_462;
  wire  T_464;
  wire  T_465;
  wire [2:0] T_468;
  wire [3:0] T_470;
  wire [2:0] T_471;
  wire [2:0] T_472;
  wire [2:0] GEN_35;
  wire  cyc_C6_sqrt;
  wire  T_475;
  wire  T_477;
  wire  T_479;
  wire  T_481;
  wire  T_483;
  wire  cyc_C5_div;
  wire  cyc_C4_div;
  wire  cyc_C1_div;
  wire  cyc_C5_sqrt;
  wire  cyc_C4_sqrt;
  wire  cyc_C3_sqrt;
  wire  cyc_C1_sqrt;
  wire  T_495;
  wire  T_496;
  wire [3:0] T_499;
  wire [2:0] T_500;
  wire [2:0] T_501;
  wire [2:0] GEN_36;
  wire  T_503;
  wire  T_505;
  wire  T_507;
  wire  T_509;
  wire  cyc_E3_div;
  wire  cyc_E3_sqrt;
  wire [51:0] zFractB_A4_div;
  wire [2:0] T_519;
  wire  T_521;
  wire  zLinPiece_0_A4_div;
  wire  T_524;
  wire  zLinPiece_1_A4_div;
  wire  T_527;
  wire  zLinPiece_2_A4_div;
  wire  T_530;
  wire  zLinPiece_3_A4_div;
  wire  T_533;
  wire  zLinPiece_4_A4_div;
  wire  T_536;
  wire  zLinPiece_5_A4_div;
  wire  T_539;
  wire  zLinPiece_6_A4_div;
  wire  T_542;
  wire  zLinPiece_7_A4_div;
  wire [8:0] T_545;
  wire [8:0] T_548;
  wire [8:0] T_549;
  wire [8:0] T_552;
  wire [8:0] T_553;
  wire [8:0] T_556;
  wire [8:0] T_557;
  wire [8:0] T_560;
  wire [8:0] T_561;
  wire [8:0] T_564;
  wire [8:0] T_565;
  wire [8:0] T_568;
  wire [8:0] T_569;
  wire [8:0] T_572;
  wire [8:0] zK1_A4_div;
  wire [11:0] T_576;
  wire [11:0] T_580;
  wire [11:0] T_581;
  wire [11:0] T_585;
  wire [11:0] T_586;
  wire [11:0] T_590;
  wire [11:0] T_591;
  wire [11:0] T_595;
  wire [11:0] T_596;
  wire [11:0] T_600;
  wire [11:0] T_601;
  wire [11:0] T_605;
  wire [11:0] T_606;
  wire [11:0] T_610;
  wire [11:0] zComplFractK0_A4_div;
  wire [51:0] zFractB_A7_sqrt;
  wire  T_612;
  wire  T_614;
  wire  T_615;
  wire  T_618;
  wire  zQuadPiece_0_A7_sqrt;
  wire  zQuadPiece_1_A7_sqrt;
  wire  T_625;
  wire  zQuadPiece_2_A7_sqrt;
  wire  zQuadPiece_3_A7_sqrt;
  wire [8:0] T_634;
  wire [8:0] T_637;
  wire [8:0] T_638;
  wire [8:0] T_641;
  wire [8:0] T_642;
  wire [8:0] T_645;
  wire [8:0] zK2_A7_sqrt;
  wire [9:0] T_649;
  wire [9:0] T_653;
  wire [9:0] T_654;
  wire [9:0] T_658;
  wire [9:0] T_659;
  wire [9:0] T_663;
  wire [9:0] zComplK1_A7_sqrt;
  wire  T_664;
  wire  T_666;
  wire  T_667;
  wire  T_668;
  wire  T_670;
  wire  zQuadPiece_0_A6_sqrt;
  wire  zQuadPiece_1_A6_sqrt;
  wire  T_677;
  wire  zQuadPiece_2_A6_sqrt;
  wire  zQuadPiece_3_A6_sqrt;
  wire [12:0] T_687;
  wire [12:0] T_691;
  wire [12:0] T_692;
  wire [12:0] T_696;
  wire [12:0] T_697;
  wire [12:0] T_701;
  wire [12:0] zComplFractK0_A6_sqrt;
  wire [8:0] T_702;
  wire [8:0] T_703;
  wire  T_705;
  wire [8:0] T_707;
  wire [8:0] mulAdd9A_A;
  wire [8:0] T_708;
  wire [8:0] T_709;
  wire [8:0] T_713;
  wire [8:0] mulAdd9B_A;
  wire [9:0] T_717;
  wire [19:0] T_718;
  wire [5:0] T_722;
  wire [13:0] T_723;
  wire [19:0] T_724;
  wire [19:0] T_725;
  wire [7:0] T_729;
  wire [12:0] T_730;
  wire [20:0] T_731;
  wire [20:0] GEN_55;
  wire [20:0] T_732;
  wire [18:0] GEN_56;
  wire [18:0] T_734;
  wire [19:0] GEN_57;
  wire [20:0] T_735;
  wire [19:0] T_736;
  wire [19:0] T_738;
  wire [20:0] GEN_58;
  wire [20:0] T_739;
  wire  T_740;
  wire  T_742;
  wire  T_743;
  wire [10:0] T_746;
  wire [20:0] GEN_59;
  wire [20:0] T_747;
  wire  T_749;
  wire  T_750;
  wire [20:0] T_751;
  wire [21:0] T_753;
  wire [20:0] T_754;
  wire [20:0] T_756;
  wire [20:0] T_757;
  wire  T_758;
  wire [20:0] T_760;
  wire [20:0] T_761;
  wire [24:0] GEN_60;
  wire [24:0] T_762;
  wire [24:0] T_764;
  wire [24:0] GEN_61;
  wire [24:0] T_765;
  wire [23:0] GEN_62;
  wire [23:0] T_766;
  wire [23:0] T_768;
  wire [24:0] GEN_63;
  wire [24:0] mulAdd9C_A;
  wire [17:0] T_769;
  wire [17:0] T_771;
  wire [18:0] T_772;
  wire [18:0] GEN_64;
  wire [19:0] T_773;
  wire [18:0] loMulAdd9Out_A;
  wire  T_774;
  wire [6:0] T_775;
  wire [7:0] T_777;
  wire [6:0] T_778;
  wire [6:0] T_780;
  wire [17:0] T_781;
  wire [24:0] mulAdd9Out_A;
  wire  T_782;
  wire  T_783;
  wire [24:0] T_784;
  wire [14:0] T_785;
  wire [14:0] T_787;
  wire [8:0] zFractR0_A6_sqrt;
  wire [25:0] GEN_65;
  wire [25:0] T_789;
  wire [25:0] sqrR0_A5_sqrt;
  wire  T_790;
  wire  T_791;
  wire [13:0] T_793;
  wire [13:0] T_795;
  wire [8:0] zFractR0_A4_div;
  wire  T_796;
  wire  T_797;
  wire [22:0] T_799;
  wire [22:0] T_801;
  wire [8:0] zSigma0_A2;
  wire [14:0] T_802;
  wire [15:0] T_803;
  wire [15:0] T_804;
  wire [14:0] fractR1_A1;
  wire [15:0] r1_A1;
  wire [16:0] GEN_66;
  wire [16:0] T_807;
  wire [16:0] ER1_A1_sqrt;
  wire  T_808;
  wire [8:0] T_809;
  wire [8:0] GEN_37;
  wire [15:0] T_810;
  wire [15:0] GEN_38;
  wire  T_811;
  wire [24:0] T_813;
  wire [20:0] T_814;
  wire [20:0] GEN_39;
  wire  T_815;
  wire  T_816;
  wire  T_817;
  wire  T_818;
  wire  T_819;
  wire [13:0] T_823;
  wire [13:0] GEN_67;
  wire [13:0] T_824;
  wire [8:0] T_825;
  wire [8:0] T_827;
  wire [13:0] GEN_68;
  wire [13:0] T_828;
  wire [8:0] T_829;
  wire [13:0] GEN_69;
  wire [13:0] T_830;
  wire  T_831;
  wire [8:0] T_832;
  wire [8:0] T_834;
  wire [13:0] GEN_70;
  wire [13:0] T_835;
  wire [13:0] GEN_71;
  wire [13:0] T_836;
  wire [13:0] GEN_40;
  wire  T_840;
  wire [8:0] T_842;
  wire [8:0] T_843;
  wire [8:0] T_845;
  wire [8:0] T_846;
  wire [8:0] T_847;
  wire [8:0] T_848;
  wire [8:0] T_850;
  wire [8:0] T_851;
  wire [7:0] T_853;
  wire [8:0] T_854;
  wire [8:0] T_856;
  wire [8:0] T_857;
  wire [8:0] GEN_41;
  wire [16:0] GEN_42;
  wire  T_858;
  wire  T_859;
  wire  T_860;
  wire  T_861;
  wire  T_862;
  wire  T_863;
  wire  T_864;
  wire [52:0] GEN_72;
  wire [52:0] T_865;
  wire [52:0] T_867;
  wire  T_868;
  wire [52:0] T_870;
  wire [52:0] T_871;
  wire [52:0] T_873;
  wire [52:0] T_874;
  wire [33:0] T_875;
  wire [52:0] GEN_73;
  wire [52:0] T_876;
  wire  T_877;
  wire [45:0] T_878;
  wire [45:0] T_880;
  wire [52:0] GEN_74;
  wire [52:0] T_881;
  wire [32:0] T_882;
  wire [45:0] GEN_75;
  wire [45:0] T_883;
  wire [45:0] T_885;
  wire [52:0] GEN_76;
  wire [52:0] T_886;
  wire [45:0] GEN_77;
  wire [45:0] T_887;
  wire [45:0] T_889;
  wire [52:0] GEN_78;
  wire [52:0] T_890;
  wire [52:0] T_892;
  wire [52:0] T_893;
  wire [53:0] GEN_79;
  wire [53:0] T_894;
  wire  T_896;
  wire  T_897;
  wire  T_898;
  wire  T_899;
  wire  T_900;
  wire [51:0] GEN_80;
  wire [51:0] T_901;
  wire [51:0] T_903;
  wire [50:0] GEN_81;
  wire [50:0] T_904;
  wire [50:0] T_906;
  wire [51:0] GEN_82;
  wire [51:0] T_907;
  wire [52:0] GEN_83;
  wire [52:0] T_908;
  wire [52:0] T_910;
  wire [52:0] GEN_84;
  wire [52:0] T_911;
  wire [52:0] GEN_85;
  wire [52:0] T_912;
  wire [29:0] T_913;
  wire [29:0] T_915;
  wire [52:0] GEN_86;
  wire [52:0] T_916;
  wire [32:0] T_918;
  wire [52:0] GEN_87;
  wire [52:0] T_919;
  wire [53:0] GEN_88;
  wire [53:0] T_920;
  wire  T_921;
  wire  T_922;
  wire  T_923;
  wire  T_924;
  wire  T_925;
  wire  T_926;
  wire  T_927;
  wire  T_928;
  wire  T_929;
  wire  T_930;
  wire  T_931;
  wire  T_932;
  wire  T_933;
  wire  T_934;
  wire  T_935;
  wire  T_936;
  wire  T_937;
  wire  T_938;
  wire  T_939;
  wire  T_940;
  wire  T_941;
  wire  T_942;
  wire  T_943;
  wire  T_944;
  wire  T_945;
  wire  T_946;
  wire  T_947;
  wire  T_948;
  wire  T_949;
  wire  T_950;
  wire  T_951;
  wire  T_952;
  wire [1:0] T_953;
  wire [1:0] T_954;
  wire [3:0] T_955;
  wire [104:0] GEN_89;
  wire [104:0] T_956;
  wire [104:0] T_958;
  wire [103:0] GEN_90;
  wire [103:0] T_959;
  wire [103:0] T_961;
  wire [104:0] GEN_91;
  wire [104:0] T_962;
  wire  T_963;
  wire [104:0] GEN_92;
  wire [104:0] T_964;
  wire [104:0] T_966;
  wire [104:0] T_967;
  wire  T_969;
  wire  T_970;
  wire [53:0] GEN_93;
  wire [53:0] T_971;
  wire [53:0] T_973;
  wire [104:0] GEN_94;
  wire [104:0] T_974;
  wire  T_976;
  wire [1:0] T_978;
  wire  T_979;
  wire  T_981;
  wire [1:0] T_983;
  wire [1:0] T_984;
  wire  T_986;
  wire [1:0] T_988;
  wire [1:0] T_989;
  wire [55:0] GEN_95;
  wire [55:0] T_990;
  wire [55:0] T_992;
  wire [104:0] GEN_96;
  wire [104:0] T_993;
  wire [31:0] ESqrR1_B8_sqrt;
  wire [45:0] T_994;
  wire [45:0] T_995;
  wire [45:0] T_997;
  wire [32:0] sqrSigma1_B1;
  wire [57:0] T_998;
  wire  T_999;
  wire  E_C1_div;
  wire  T_1002;
  wire  T_1003;
  wire  T_1004;
  wire [53:0] T_1005;
  wire [53:0] T_1006;
  wire [53:0] T_1008;
  wire  T_1009;
  wire [52:0] T_1011;
  wire [52:0] T_1012;
  wire [53:0] T_1013;
  wire [53:0] T_1015;
  wire [53:0] T_1016;
  wire [53:0] T_1020;
  wire [53:0] sigT_C1;
  wire [55:0] remT_E2;
  wire [31:0] GEN_43;
  wire [57:0] GEN_44;
  wire [32:0] GEN_45;
  wire  T_1021;
  wire  T_1022;
  wire [57:0] GEN_46;
  wire [30:0] T_1023;
  wire [30:0] GEN_47;
  wire [52:0] T_1024;
  wire  T_1025;
  wire  GEN_48;
  wire [52:0] GEN_49;
  wire  GEN_50;
  wire  T_1026;
  wire  T_1027;
  wire  T_1028;
  wire [53:0] T_1029;
  wire  T_1031;
  wire [1:0] T_1034;
  wire  T_1036;
  wire  T_1037;
  wire  T_1038;
  wire  GEN_51;
  wire  GEN_52;
  wire  T_1041;
  wire [13:0] T_1043;
  wire  T_1048;
  wire [13:0] T_1050;
  wire [13:0] T_1051;
  wire [12:0] T_1052;
  wire [13:0] T_1054;
  wire [12:0] T_1055;
  wire [12:0] T_1057;
  wire [13:0] GEN_97;
  wire [13:0] sExpX_E;
  wire [12:0] posExpX_E;
  wire [12:0] T_1058;
  wire  T_1059;
  wire [11:0] T_1060;
  wire  T_1061;
  wire [10:0] T_1062;
  wire  T_1063;
  wire [9:0] T_1064;
  wire  T_1065;
  wire [8:0] T_1066;
  wire  T_1068;
  wire [7:0] T_1069;
  wire  T_1071;
  wire [6:0] T_1072;
  wire  T_1074;
  wire [5:0] T_1075;
  wire [64:0] T_1078;
  wire [49:0] T_1079;
  wire [31:0] T_1080;
  wire [15:0] T_1085;
  wire [31:0] T_1086;
  wire [15:0] T_1087;
  wire [31:0] GEN_98;
  wire [31:0] T_1088;
  wire [31:0] T_1090;
  wire [31:0] T_1091;
  wire [23:0] T_1095;
  wire [31:0] GEN_99;
  wire [31:0] T_1096;
  wire [23:0] T_1097;
  wire [31:0] GEN_100;
  wire [31:0] T_1098;
  wire [31:0] T_1100;
  wire [31:0] T_1101;
  wire [27:0] T_1105;
  wire [31:0] GEN_101;
  wire [31:0] T_1106;
  wire [27:0] T_1107;
  wire [31:0] GEN_102;
  wire [31:0] T_1108;
  wire [31:0] T_1110;
  wire [31:0] T_1111;
  wire [29:0] T_1115;
  wire [31:0] GEN_103;
  wire [31:0] T_1116;
  wire [29:0] T_1117;
  wire [31:0] GEN_104;
  wire [31:0] T_1118;
  wire [31:0] T_1120;
  wire [31:0] T_1121;
  wire [30:0] T_1125;
  wire [31:0] GEN_105;
  wire [31:0] T_1126;
  wire [30:0] T_1127;
  wire [31:0] GEN_106;
  wire [31:0] T_1128;
  wire [31:0] T_1130;
  wire [31:0] T_1131;
  wire [17:0] T_1132;
  wire [15:0] T_1133;
  wire [7:0] T_1138;
  wire [15:0] T_1139;
  wire [7:0] T_1140;
  wire [15:0] GEN_107;
  wire [15:0] T_1141;
  wire [15:0] T_1143;
  wire [15:0] T_1144;
  wire [11:0] T_1148;
  wire [15:0] GEN_108;
  wire [15:0] T_1149;
  wire [11:0] T_1150;
  wire [15:0] GEN_109;
  wire [15:0] T_1151;
  wire [15:0] T_1153;
  wire [15:0] T_1154;
  wire [13:0] T_1158;
  wire [15:0] GEN_110;
  wire [15:0] T_1159;
  wire [13:0] T_1160;
  wire [15:0] GEN_111;
  wire [15:0] T_1161;
  wire [15:0] T_1163;
  wire [15:0] T_1164;
  wire [14:0] T_1168;
  wire [15:0] GEN_112;
  wire [15:0] T_1169;
  wire [14:0] T_1170;
  wire [15:0] GEN_113;
  wire [15:0] T_1171;
  wire [15:0] T_1173;
  wire [15:0] T_1174;
  wire [1:0] T_1175;
  wire  T_1176;
  wire  T_1177;
  wire [1:0] T_1178;
  wire [17:0] T_1179;
  wire [49:0] T_1180;
  wire [49:0] T_1181;
  wire [49:0] T_1182;
  wire [49:0] T_1183;
  wire [49:0] T_1184;
  wire [49:0] T_1185;
  wire [49:0] T_1186;
  wire [49:0] T_1187;
  wire [49:0] T_1188;
  wire [49:0] T_1189;
  wire [49:0] T_1190;
  wire [49:0] T_1191;
  wire [49:0] T_1192;
  wire [52:0] T_1194;
  wire [2:0] T_1205;
  wire [1:0] T_1206;
  wire  T_1207;
  wire  T_1208;
  wire [1:0] T_1209;
  wire  T_1210;
  wire [2:0] T_1211;
  wire [2:0] T_1213;
  wire [2:0] T_1215;
  wire [2:0] T_1217;
  wire [2:0] T_1219;
  wire [52:0] T_1220;
  wire [52:0] T_1222;
  wire [52:0] roundMask_E;
  wire [53:0] T_1225;
  wire [53:0] T_1226;
  wire [53:0] T_1228;
  wire [53:0] incrPosMask_E;
  wire [52:0] T_1229;
  wire [52:0] T_1230;
  wire  hiRoundPosBitT_E;
  wire [51:0] T_1232;
  wire [52:0] GEN_114;
  wire [52:0] T_1235;
  wire [52:0] T_1237;
  wire  all1sHiRoundExtraT_E;
  wire  T_1239;
  wire  T_1241;
  wire  T_1242;
  wire  all1sHiRoundT_E;
  wire [53:0] GEN_116;
  wire [54:0] T_1244;
  wire [53:0] T_1245;
  wire [53:0] GEN_117;
  wire [54:0] T_1246;
  wire [53:0] sigAdjT_E;
  wire [52:0] T_1248;
  wire [53:0] T_1249;
  wire [53:0] sigY0_E;
  wire [53:0] T_1252;
  wire [54:0] T_1254;
  wire [53:0] sigY1_E;
  wire  T_1256;
  wire  T_1258;
  wire  T_1259;
  wire  trueLtX_E1;
  wire  T_1262;
  wire  T_1263;
  wire  T_1264;
  wire  T_1265;
  wire  hiRoundPosBit_E1;
  wire  T_1270;
  wire  T_1272;
  wire  anyRoundExtra_E1;
  wire  T_1273;
  wire  T_1275;
  wire  T_1276;
  wire [53:0] roundEvenMask_E1;
  wire  T_1278;
  wire  T_1281;
  wire  T_1282;
  wire  T_1285;
  wire  T_1288;
  wire  T_1290;
  wire  T_1291;
  wire  T_1292;
  wire  T_1293;
  wire  T_1296;
  wire  T_1300;
  wire  T_1301;
  wire  T_1305;
  wire  T_1306;
  wire  T_1307;
  wire  T_1308;
  wire [53:0] T_1309;
  wire [53:0] T_1310;
  wire [53:0] sigY_E1;
  wire [51:0] fractY_E1;
  wire  inexactY_E1;
  wire  T_1311;
  wire  T_1313;
  wire [13:0] T_1315;
  wire  T_1319;
  wire  T_1320;
  wire [13:0] T_1322;
  wire [13:0] T_1323;
  wire  T_1330;
  wire [13:0] T_1332;
  wire [13:0] T_1333;
  wire  T_1335;
  wire [12:0] T_1336;
  wire [13:0] T_1338;
  wire [12:0] T_1339;
  wire [12:0] T_1341;
  wire [13:0] GEN_118;
  wire [13:0] sExpY_E1;
  wire [11:0] expY_E1;
  wire  T_1342;
  wire  T_1344;
  wire [2:0] T_1346;
  wire  T_1347;
  wire  overflowY_E1;
  wire [12:0] T_1349;
  wire  T_1351;
  wire  totalUnderflowY_E1;
  wire  T_1353;
  wire  T_1354;
  wire  underflowY_E1;
  wire  T_1356;
  wire  T_1359;
  wire  T_1360;
  wire  T_1361;
  wire  T_1362;
  wire  T_1363;
  wire  notSigNaN_invalid_PC;
  wire  T_1366;
  wire  T_1367;
  wire  invalid_PC;
  wire  T_1372;
  wire  T_1375;
  wire  infinity_PC;
  wire  overflow_E1;
  wire  underflow_E1;
  wire  T_1376;
  wire  T_1377;
  wire  inexact_E1;
  wire  T_1378;
  wire  T_1381;
  wire  T_1382;
  wire  notSpecial_isZeroOut_E1;
  wire  T_1383;
  wire  pegMinFiniteMagOut_E1;
  wire  T_1385;
  wire  pegMaxFiniteMagOut_E1;
  wire  T_1386;
  wire  T_1387;
  wire  T_1388;
  wire  notNaN_isInfOut_E1;
  wire  T_1391;
  wire  T_1392;
  wire  isNaNOut_PC;
  wire  T_1394;
  wire  T_1395;
  wire  T_1396;
  wire  signOut_PC;
  wire [11:0] T_1400;
  wire [11:0] T_1401;
  wire [11:0] T_1402;
  wire [11:0] T_1406;
  wire [11:0] T_1407;
  wire [11:0] T_1408;
  wire [11:0] T_1412;
  wire [11:0] T_1413;
  wire [11:0] T_1414;
  wire [11:0] T_1418;
  wire [11:0] T_1419;
  wire [11:0] T_1420;
  wire [11:0] T_1423;
  wire [11:0] T_1424;
  wire [11:0] T_1427;
  wire [11:0] T_1428;
  wire [11:0] T_1431;
  wire [11:0] T_1432;
  wire [11:0] T_1435;
  wire [11:0] expOut_E1;
  wire  T_1436;
  wire  T_1437;
  wire [51:0] T_1441;
  wire [51:0] T_1442;
  wire [51:0] T_1446;
  wire [51:0] fractOut_E1;
  wire [12:0] T_1447;
  wire [64:0] T_1448;
  wire [1:0] T_1449;
  wire [1:0] T_1450;
  wire [2:0] T_1451;
  wire [4:0] T_1452;
  assign io_inReady_div = T_138;
  assign io_inReady_sqrt = T_153;
  assign io_outValid_div = T_371;
  assign io_outValid_sqrt = T_372;
  assign io_out = T_1448;
  assign io_exceptionFlags = T_1452;
  assign io_usingMulAdd = T_955;
  assign io_latchMulAddA_0 = T_864;
  assign io_mulAddA_0 = T_894;
  assign io_latchMulAddB_0 = T_900;
  assign io_mulAddB_0 = T_920;
  assign io_mulAddC_2 = T_993;
  assign ready_PA = T_258;
  assign ready_PB = T_299;
  assign ready_PC = T_368;
  assign leaving_PA = T_255;
  assign leaving_PB = T_296;
  assign leaving_PC = T_365;
  assign cyc_B10_sqrt = T_414;
  assign cyc_B9_sqrt = T_416;
  assign cyc_B8_sqrt = T_418;
  assign cyc_B7_sqrt = T_420;
  assign cyc_B6 = T_422;
  assign cyc_B5 = T_424;
  assign cyc_B4 = T_426;
  assign cyc_B3 = T_428;
  assign cyc_B2 = T_430;
  assign cyc_B1 = T_432;
  assign cyc_B6_div = T_436;
  assign cyc_B5_div = T_440;
  assign cyc_B4_div = T_444;
  assign cyc_B3_div = T_447;
  assign cyc_B2_div = T_450;
  assign cyc_B1_div = T_453;
  assign cyc_B6_sqrt = T_455;
  assign cyc_B5_sqrt = T_457;
  assign cyc_B4_sqrt = T_459;
  assign cyc_B3_sqrt = T_460;
  assign cyc_B2_sqrt = T_461;
  assign cyc_B1_sqrt = T_462;
  assign cyc_C5 = T_475;
  assign cyc_C4 = T_477;
  assign valid_normalCase_leaving_PB = T_479;
  assign cyc_C2 = T_481;
  assign cyc_C1 = T_483;
  assign cyc_E4 = T_503;
  assign cyc_E3 = T_505;
  assign cyc_E2 = T_507;
  assign cyc_E1 = T_509;
  assign zSigma1_B4 = T_997;
  assign sigXNU_B3_CX = T_998;
  assign zComplSigT_C1_sqrt = T_1020;
  assign zComplSigT_C1 = T_1016;
  assign T_113 = cyc_B7_sqrt == 1'h0;
  assign T_114 = ready_PA & T_113;
  assign T_116 = cyc_B6_sqrt == 1'h0;
  assign T_117 = T_114 & T_116;
  assign T_119 = cyc_B5_sqrt == 1'h0;
  assign T_120 = T_117 & T_119;
  assign T_122 = cyc_B4_sqrt == 1'h0;
  assign T_123 = T_120 & T_122;
  assign T_125 = cyc_B3 == 1'h0;
  assign T_126 = T_123 & T_125;
  assign T_128 = cyc_B2 == 1'h0;
  assign T_129 = T_126 & T_128;
  assign T_131 = cyc_B1_sqrt == 1'h0;
  assign T_132 = T_129 & T_131;
  assign T_134 = cyc_C5 == 1'h0;
  assign T_135 = T_132 & T_134;
  assign T_137 = cyc_C4 == 1'h0;
  assign T_138 = T_135 & T_137;
  assign T_141 = ready_PA & T_116;
  assign T_144 = T_141 & T_119;
  assign T_147 = T_144 & T_122;
  assign T_149 = cyc_B2_div == 1'h0;
  assign T_150 = T_147 & T_149;
  assign T_153 = T_150 & T_131;
  assign T_154 = io_inReady_div & io_inValid;
  assign T_156 = io_sqrtOp == 1'h0;
  assign cyc_S_div = T_154 & T_156;
  assign T_157 = io_inReady_sqrt & io_inValid;
  assign cyc_S_sqrt = T_157 & io_sqrtOp;
  assign cyc_S = cyc_S_div | cyc_S_sqrt;
  assign signA_S = io_a[64];
  assign expA_S = io_a[63:52];
  assign fractA_S = io_a[51:0];
  assign specialCodeA_S = expA_S[11:9];
  assign isZeroA_S = specialCodeA_S == 3'h0;
  assign T_159 = specialCodeA_S[2:1];
  assign isSpecialA_S = T_159 == 2'h3;
  assign signB_S = io_b[64];
  assign expB_S = io_b[63:52];
  assign fractB_S = io_b[51:0];
  assign specialCodeB_S = expB_S[11:9];
  assign isZeroB_S = specialCodeB_S == 3'h0;
  assign T_162 = specialCodeB_S[2:1];
  assign isSpecialB_S = T_162 == 2'h3;
  assign T_164 = signA_S ^ signB_S;
  assign sign_S = io_sqrtOp ? signB_S : T_164;
  assign T_166 = isSpecialA_S == 1'h0;
  assign T_168 = isSpecialB_S == 1'h0;
  assign T_169 = T_166 & T_168;
  assign T_171 = isZeroA_S == 1'h0;
  assign T_172 = T_169 & T_171;
  assign T_174 = isZeroB_S == 1'h0;
  assign normalCase_S_div = T_172 & T_174;
  assign T_179 = T_168 & T_174;
  assign T_181 = signB_S == 1'h0;
  assign normalCase_S_sqrt = T_179 & T_181;
  assign normalCase_S = io_sqrtOp ? normalCase_S_sqrt : normalCase_S_div;
  assign entering_PA_normalCase_div = cyc_S_div & normalCase_S_div;
  assign entering_PA_normalCase_sqrt = cyc_S_sqrt & normalCase_S_sqrt;
  assign entering_PA_normalCase = entering_PA_normalCase_div | entering_PA_normalCase_sqrt;
  assign T_183 = ready_PB == 1'h0;
  assign T_184 = valid_PA | T_183;
  assign T_185 = cyc_S & T_184;
  assign entering_PA = entering_PA_normalCase | T_185;
  assign T_187 = normalCase_S == 1'h0;
  assign T_188 = cyc_S & T_187;
  assign T_190 = valid_PA == 1'h0;
  assign T_191 = T_188 & T_190;
  assign T_193 = valid_PB == 1'h0;
  assign T_195 = ready_PC == 1'h0;
  assign T_196 = T_193 & T_195;
  assign T_197 = leaving_PB | T_196;
  assign entering_PB_S = T_191 & T_197;
  assign T_206 = T_191 & T_193;
  assign entering_PC_S = T_206 & ready_PC;
  assign T_207 = entering_PA | leaving_PA;
  assign GEN_0 = T_207 ? entering_PA : valid_PA;
  assign T_208 = fractB_S[51];
  assign GEN_1 = entering_PA ? io_sqrtOp : sqrtOp_PA;
  assign GEN_2 = entering_PA ? sign_S : sign_PA;
  assign GEN_3 = entering_PA ? specialCodeB_S : specialCodeB_PA;
  assign GEN_4 = entering_PA ? T_208 : fractB_51_PA;
  assign GEN_5 = entering_PA ? io_roundingMode : roundingMode_PA;
  assign T_211 = entering_PA & T_156;
  assign T_212 = fractA_S[51];
  assign GEN_6 = T_211 ? specialCodeA_S : specialCodeA_PA;
  assign GEN_7 = T_211 ? T_212 : fractA_51_PA;
  assign T_213 = expB_S[11];
  assign T_217 = T_213 ? 3'h7 : 3'h0;
  assign T_218 = expB_S[10:0];
  assign T_219 = ~ T_218;
  assign T_220 = {T_217,T_219};
  assign GEN_53 = {{2'd0}, expA_S};
  assign T_221 = GEN_53 + T_220;
  assign T_222 = T_221[13:0];
  assign T_223 = io_sqrtOp ? {{2'd0}, expB_S} : T_222;
  assign T_224 = fractB_S[50:0];
  assign GEN_8 = entering_PA_normalCase ? T_223 : exp_PA;
  assign GEN_9 = entering_PA_normalCase ? T_224 : fractB_other_PA;
  assign T_225 = fractA_S[50:0];
  assign GEN_10 = entering_PA_normalCase_div ? T_225 : fractA_other_PA;
  assign isZeroA_PA = specialCodeA_PA == 3'h0;
  assign T_227 = specialCodeA_PA[2:1];
  assign isSpecialA_PA = T_227 == 2'h3;
  assign T_230 = {1'h1,fractA_51_PA};
  assign sigA_PA = {T_230,fractA_other_PA};
  assign isZeroB_PA = specialCodeB_PA == 3'h0;
  assign T_232 = specialCodeB_PA[2:1];
  assign isSpecialB_PA = T_232 == 2'h3;
  assign T_235 = {1'h1,fractB_51_PA};
  assign sigB_PA = {T_235,fractB_other_PA};
  assign T_237 = isSpecialB_PA == 1'h0;
  assign T_239 = isZeroB_PA == 1'h0;
  assign T_240 = T_237 & T_239;
  assign T_242 = sign_PA == 1'h0;
  assign T_243 = T_240 & T_242;
  assign T_245 = isSpecialA_PA == 1'h0;
  assign T_248 = T_245 & T_237;
  assign T_250 = isZeroA_PA == 1'h0;
  assign T_251 = T_248 & T_250;
  assign T_254 = T_251 & T_239;
  assign normalCase_PA = sqrtOp_PA ? T_243 : T_254;
  assign valid_normalCase_leaving_PA = cyc_B4_div | cyc_B7_sqrt;
  assign valid_leaving_PA = normalCase_PA ? valid_normalCase_leaving_PA : ready_PB;
  assign T_255 = valid_PA & valid_leaving_PA;
  assign T_258 = T_190 | valid_leaving_PA;
  assign T_259 = valid_PA & normalCase_PA;
  assign entering_PB_normalCase = T_259 & valid_normalCase_leaving_PA;
  assign entering_PB = entering_PB_S | leaving_PA;
  assign T_260 = entering_PB | leaving_PB;
  assign GEN_11 = T_260 ? entering_PB : valid_PB;
  assign T_261 = valid_PA ? sqrtOp_PA : io_sqrtOp;
  assign T_262 = valid_PA ? sign_PA : sign_S;
  assign T_263 = valid_PA ? specialCodeA_PA : specialCodeA_S;
  assign T_265 = valid_PA ? fractA_51_PA : T_212;
  assign T_266 = valid_PA ? specialCodeB_PA : specialCodeB_S;
  assign T_268 = valid_PA ? fractB_51_PA : T_208;
  assign T_269 = valid_PA ? roundingMode_PA : io_roundingMode;
  assign GEN_12 = entering_PB ? T_261 : sqrtOp_PB;
  assign GEN_13 = entering_PB ? T_262 : sign_PB;
  assign GEN_14 = entering_PB ? T_263 : specialCodeA_PB;
  assign GEN_15 = entering_PB ? T_265 : fractA_51_PB;
  assign GEN_16 = entering_PB ? T_266 : specialCodeB_PB;
  assign GEN_17 = entering_PB ? T_268 : fractB_51_PB;
  assign GEN_18 = entering_PB ? T_269 : roundingMode_PB;
  assign T_270 = fractA_other_PA[0];
  assign GEN_19 = entering_PB_normalCase ? exp_PA : exp_PB;
  assign GEN_20 = entering_PB_normalCase ? T_270 : fractA_0_PB;
  assign GEN_21 = entering_PB_normalCase ? fractB_other_PA : fractB_other_PB;
  assign isZeroA_PB = specialCodeA_PB == 3'h0;
  assign T_272 = specialCodeA_PB[2:1];
  assign isSpecialA_PB = T_272 == 2'h3;
  assign isZeroB_PB = specialCodeB_PB == 3'h0;
  assign T_275 = specialCodeB_PB[2:1];
  assign isSpecialB_PB = T_275 == 2'h3;
  assign T_278 = isSpecialB_PB == 1'h0;
  assign T_280 = isZeroB_PB == 1'h0;
  assign T_281 = T_278 & T_280;
  assign T_283 = sign_PB == 1'h0;
  assign T_284 = T_281 & T_283;
  assign T_286 = isSpecialA_PB == 1'h0;
  assign T_289 = T_286 & T_278;
  assign T_291 = isZeroA_PB == 1'h0;
  assign T_292 = T_289 & T_291;
  assign T_295 = T_292 & T_280;
  assign normalCase_PB = sqrtOp_PB ? T_284 : T_295;
  assign valid_leaving_PB = normalCase_PB ? valid_normalCase_leaving_PB : ready_PC;
  assign T_296 = valid_PB & valid_leaving_PB;
  assign T_299 = T_193 | valid_leaving_PB;
  assign T_300 = valid_PB & normalCase_PB;
  assign entering_PC_normalCase = T_300 & valid_normalCase_leaving_PB;
  assign entering_PC = entering_PC_S | leaving_PB;
  assign T_301 = entering_PC | leaving_PC;
  assign GEN_22 = T_301 ? entering_PC : valid_PC;
  assign T_302 = valid_PB ? sqrtOp_PB : io_sqrtOp;
  assign T_303 = valid_PB ? sign_PB : sign_S;
  assign T_304 = valid_PB ? specialCodeA_PB : specialCodeA_S;
  assign T_306 = valid_PB ? fractA_51_PB : T_212;
  assign T_307 = valid_PB ? specialCodeB_PB : specialCodeB_S;
  assign T_309 = valid_PB ? fractB_51_PB : T_208;
  assign T_310 = valid_PB ? roundingMode_PB : io_roundingMode;
  assign GEN_23 = entering_PC ? T_302 : sqrtOp_PC;
  assign GEN_24 = entering_PC ? T_303 : sign_PC;
  assign GEN_25 = entering_PC ? T_304 : specialCodeA_PC;
  assign GEN_26 = entering_PC ? T_306 : fractA_51_PC;
  assign GEN_27 = entering_PC ? T_307 : specialCodeB_PC;
  assign GEN_28 = entering_PC ? T_309 : fractB_51_PC;
  assign GEN_29 = entering_PC ? T_310 : roundingMode_PC;
  assign GEN_30 = entering_PC_normalCase ? exp_PB : exp_PC;
  assign GEN_31 = entering_PC_normalCase ? fractA_0_PB : fractA_0_PC;
  assign GEN_32 = entering_PC_normalCase ? fractB_other_PB : fractB_other_PC;
  assign isZeroA_PC = specialCodeA_PC == 3'h0;
  assign T_312 = specialCodeA_PC[2:1];
  assign isSpecialA_PC = T_312 == 2'h3;
  assign T_314 = specialCodeA_PC[0];
  assign T_316 = T_314 == 1'h0;
  assign isInfA_PC = isSpecialA_PC & T_316;
  assign isNaNA_PC = isSpecialA_PC & T_314;
  assign T_319 = fractA_51_PC == 1'h0;
  assign isSigNaNA_PC = isNaNA_PC & T_319;
  assign isZeroB_PC = specialCodeB_PC == 3'h0;
  assign T_321 = specialCodeB_PC[2:1];
  assign isSpecialB_PC = T_321 == 2'h3;
  assign T_323 = specialCodeB_PC[0];
  assign T_325 = T_323 == 1'h0;
  assign isInfB_PC = isSpecialB_PC & T_325;
  assign isNaNB_PC = isSpecialB_PC & T_323;
  assign T_328 = fractB_51_PC == 1'h0;
  assign isSigNaNB_PC = isNaNB_PC & T_328;
  assign T_330 = {1'h1,fractB_51_PC};
  assign sigB_PC = {T_330,fractB_other_PC};
  assign T_332 = isSpecialB_PC == 1'h0;
  assign T_334 = isZeroB_PC == 1'h0;
  assign T_335 = T_332 & T_334;
  assign T_337 = sign_PC == 1'h0;
  assign T_338 = T_335 & T_337;
  assign T_340 = isSpecialA_PC == 1'h0;
  assign T_343 = T_340 & T_332;
  assign T_345 = isZeroA_PC == 1'h0;
  assign T_346 = T_343 & T_345;
  assign T_349 = T_346 & T_334;
  assign normalCase_PC = sqrtOp_PC ? T_338 : T_349;
  assign T_351 = exp_PC + 14'h2;
  assign expP2_PC = T_351[13:0];
  assign T_352 = exp_PC[0];
  assign T_353 = expP2_PC[13:1];
  assign T_355 = {T_353,1'h0};
  assign T_356 = exp_PC[13:1];
  assign T_358 = {T_356,1'h1};
  assign expP1_PC = T_352 ? T_355 : T_358;
  assign roundingMode_near_even_PC = roundingMode_PC == 2'h0;
  assign roundingMode_min_PC = roundingMode_PC == 2'h2;
  assign roundingMode_max_PC = roundingMode_PC == 2'h3;
  assign roundMagUp_PC = sign_PC ? roundingMode_min_PC : roundingMode_max_PC;
  assign overflowY_roundMagUp_PC = roundingMode_near_even_PC | roundMagUp_PC;
  assign T_360 = roundMagUp_PC == 1'h0;
  assign T_362 = roundingMode_near_even_PC == 1'h0;
  assign roundMagDown_PC = T_360 & T_362;
  assign T_364 = normalCase_PC == 1'h0;
  assign valid_leaving_PC = T_364 | cyc_E1;
  assign T_365 = valid_PC & valid_leaving_PC;
  assign T_367 = valid_PC == 1'h0;
  assign T_368 = T_367 | valid_leaving_PC;
  assign T_370 = sqrtOp_PC == 1'h0;
  assign T_371 = leaving_PC & T_370;
  assign T_372 = leaving_PC & sqrtOp_PC;
  assign T_374 = cycleNum_A != 3'h0;
  assign T_375 = entering_PA_normalCase | T_374;
  assign T_378 = entering_PA_normalCase_div ? 2'h3 : 2'h0;
  assign T_381 = entering_PA_normalCase_sqrt ? 3'h6 : 3'h0;
  assign GEN_54 = {{1'd0}, T_378};
  assign T_382 = GEN_54 | T_381;
  assign T_384 = entering_PA_normalCase == 1'h0;
  assign T_386 = cycleNum_A - 3'h1;
  assign T_387 = T_386[2:0];
  assign T_389 = T_384 ? T_387 : 3'h0;
  assign T_390 = T_382 | T_389;
  assign GEN_33 = T_375 ? T_390 : cycleNum_A;
  assign cyc_A6_sqrt = cycleNum_A == 3'h6;
  assign cyc_A5_sqrt = cycleNum_A == 3'h5;
  assign cyc_A4_sqrt = cycleNum_A == 3'h4;
  assign cyc_A4 = cyc_A4_sqrt | entering_PA_normalCase_div;
  assign cyc_A3 = cycleNum_A == 3'h3;
  assign cyc_A2 = cycleNum_A == 3'h2;
  assign cyc_A1 = cycleNum_A == 3'h1;
  assign T_398 = sqrtOp_PA == 1'h0;
  assign cyc_A3_div = cyc_A3 & T_398;
  assign cyc_A2_div = cyc_A2 & T_398;
  assign cyc_A1_div = cyc_A1 & T_398;
  assign cyc_A3_sqrt = cyc_A3 & sqrtOp_PA;
  assign cyc_A1_sqrt = cyc_A1 & sqrtOp_PA;
  assign T_404 = cycleNum_B != 4'h0;
  assign T_405 = cyc_A1 | T_404;
  assign T_408 = sqrtOp_PA ? 4'ha : 4'h6;
  assign T_410 = cycleNum_B - 4'h1;
  assign T_411 = T_410[3:0];
  assign T_412 = cyc_A1 ? T_408 : T_411;
  assign GEN_34 = T_405 ? T_412 : cycleNum_B;
  assign T_414 = cycleNum_B == 4'ha;
  assign T_416 = cycleNum_B == 4'h9;
  assign T_418 = cycleNum_B == 4'h8;
  assign T_420 = cycleNum_B == 4'h7;
  assign T_422 = cycleNum_B == 4'h6;
  assign T_424 = cycleNum_B == 4'h5;
  assign T_426 = cycleNum_B == 4'h4;
  assign T_428 = cycleNum_B == 4'h3;
  assign T_430 = cycleNum_B == 4'h2;
  assign T_432 = cycleNum_B == 4'h1;
  assign T_433 = cyc_B6 & valid_PA;
  assign T_436 = T_433 & T_398;
  assign T_437 = cyc_B5 & valid_PA;
  assign T_440 = T_437 & T_398;
  assign T_441 = cyc_B4 & valid_PA;
  assign T_444 = T_441 & T_398;
  assign T_446 = sqrtOp_PB == 1'h0;
  assign T_447 = cyc_B3 & T_446;
  assign T_450 = cyc_B2 & T_446;
  assign T_453 = cyc_B1 & T_446;
  assign T_454 = cyc_B6 & valid_PB;
  assign T_455 = T_454 & sqrtOp_PB;
  assign T_456 = cyc_B5 & valid_PB;
  assign T_457 = T_456 & sqrtOp_PB;
  assign T_458 = cyc_B4 & valid_PB;
  assign T_459 = T_458 & sqrtOp_PB;
  assign T_460 = cyc_B3 & sqrtOp_PB;
  assign T_461 = cyc_B2 & sqrtOp_PB;
  assign T_462 = cyc_B1 & sqrtOp_PB;
  assign T_464 = cycleNum_C != 3'h0;
  assign T_465 = cyc_B1 | T_464;
  assign T_468 = sqrtOp_PB ? 3'h6 : 3'h5;
  assign T_470 = cycleNum_C - 3'h1;
  assign T_471 = T_470[2:0];
  assign T_472 = cyc_B1 ? T_468 : T_471;
  assign GEN_35 = T_465 ? T_472 : cycleNum_C;
  assign cyc_C6_sqrt = cycleNum_C == 3'h6;
  assign T_475 = cycleNum_C == 3'h5;
  assign T_477 = cycleNum_C == 3'h4;
  assign T_479 = cycleNum_C == 3'h3;
  assign T_481 = cycleNum_C == 3'h2;
  assign T_483 = cycleNum_C == 3'h1;
  assign cyc_C5_div = cyc_C5 & T_446;
  assign cyc_C4_div = cyc_C4 & T_446;
  assign cyc_C1_div = cyc_C1 & T_370;
  assign cyc_C5_sqrt = cyc_C5 & sqrtOp_PB;
  assign cyc_C4_sqrt = cyc_C4 & sqrtOp_PB;
  assign cyc_C3_sqrt = valid_normalCase_leaving_PB & sqrtOp_PB;
  assign cyc_C1_sqrt = cyc_C1 & sqrtOp_PC;
  assign T_495 = cycleNum_E != 3'h0;
  assign T_496 = cyc_C1 | T_495;
  assign T_499 = cycleNum_E - 3'h1;
  assign T_500 = T_499[2:0];
  assign T_501 = cyc_C1 ? 3'h4 : T_500;
  assign GEN_36 = T_496 ? T_501 : cycleNum_E;
  assign T_503 = cycleNum_E == 3'h4;
  assign T_505 = cycleNum_E == 3'h3;
  assign T_507 = cycleNum_E == 3'h2;
  assign T_509 = cycleNum_E == 3'h1;
  assign cyc_E3_div = cyc_E3 & T_370;
  assign cyc_E3_sqrt = cyc_E3 & sqrtOp_PC;
  assign zFractB_A4_div = entering_PA_normalCase_div ? fractB_S : 52'h0;
  assign T_519 = fractB_S[51:49];
  assign T_521 = T_519 == 3'h0;
  assign zLinPiece_0_A4_div = entering_PA_normalCase_div & T_521;
  assign T_524 = T_519 == 3'h1;
  assign zLinPiece_1_A4_div = entering_PA_normalCase_div & T_524;
  assign T_527 = T_519 == 3'h2;
  assign zLinPiece_2_A4_div = entering_PA_normalCase_div & T_527;
  assign T_530 = T_519 == 3'h3;
  assign zLinPiece_3_A4_div = entering_PA_normalCase_div & T_530;
  assign T_533 = T_519 == 3'h4;
  assign zLinPiece_4_A4_div = entering_PA_normalCase_div & T_533;
  assign T_536 = T_519 == 3'h5;
  assign zLinPiece_5_A4_div = entering_PA_normalCase_div & T_536;
  assign T_539 = T_519 == 3'h6;
  assign zLinPiece_6_A4_div = entering_PA_normalCase_div & T_539;
  assign T_542 = T_519 == 3'h7;
  assign zLinPiece_7_A4_div = entering_PA_normalCase_div & T_542;
  assign T_545 = zLinPiece_0_A4_div ? 9'h1c7 : 9'h0;
  assign T_548 = zLinPiece_1_A4_div ? 9'h16c : 9'h0;
  assign T_549 = T_545 | T_548;
  assign T_552 = zLinPiece_2_A4_div ? 9'h12a : 9'h0;
  assign T_553 = T_549 | T_552;
  assign T_556 = zLinPiece_3_A4_div ? 9'hf8 : 9'h0;
  assign T_557 = T_553 | T_556;
  assign T_560 = zLinPiece_4_A4_div ? 9'hd2 : 9'h0;
  assign T_561 = T_557 | T_560;
  assign T_564 = zLinPiece_5_A4_div ? 9'hb4 : 9'h0;
  assign T_565 = T_561 | T_564;
  assign T_568 = zLinPiece_6_A4_div ? 9'h9c : 9'h0;
  assign T_569 = T_565 | T_568;
  assign T_572 = zLinPiece_7_A4_div ? 9'h89 : 9'h0;
  assign zK1_A4_div = T_569 | T_572;
  assign T_576 = zLinPiece_0_A4_div ? 12'h1c : 12'h0;
  assign T_580 = zLinPiece_1_A4_div ? 12'h3a2 : 12'h0;
  assign T_581 = T_576 | T_580;
  assign T_585 = zLinPiece_2_A4_div ? 12'h675 : 12'h0;
  assign T_586 = T_581 | T_585;
  assign T_590 = zLinPiece_3_A4_div ? 12'h8c6 : 12'h0;
  assign T_591 = T_586 | T_590;
  assign T_595 = zLinPiece_4_A4_div ? 12'hab4 : 12'h0;
  assign T_596 = T_591 | T_595;
  assign T_600 = zLinPiece_5_A4_div ? 12'hc56 : 12'h0;
  assign T_601 = T_596 | T_600;
  assign T_605 = zLinPiece_6_A4_div ? 12'hdbd : 12'h0;
  assign T_606 = T_601 | T_605;
  assign T_610 = zLinPiece_7_A4_div ? 12'hef4 : 12'h0;
  assign zComplFractK0_A4_div = T_606 | T_610;
  assign zFractB_A7_sqrt = entering_PA_normalCase_sqrt ? fractB_S : 52'h0;
  assign T_612 = expB_S[0];
  assign T_614 = T_612 == 1'h0;
  assign T_615 = entering_PA_normalCase_sqrt & T_614;
  assign T_618 = T_208 == 1'h0;
  assign zQuadPiece_0_A7_sqrt = T_615 & T_618;
  assign zQuadPiece_1_A7_sqrt = T_615 & T_208;
  assign T_625 = entering_PA_normalCase_sqrt & T_612;
  assign zQuadPiece_2_A7_sqrt = T_625 & T_618;
  assign zQuadPiece_3_A7_sqrt = T_625 & T_208;
  assign T_634 = zQuadPiece_0_A7_sqrt ? 9'h1c8 : 9'h0;
  assign T_637 = zQuadPiece_1_A7_sqrt ? 9'hc1 : 9'h0;
  assign T_638 = T_634 | T_637;
  assign T_641 = zQuadPiece_2_A7_sqrt ? 9'h143 : 9'h0;
  assign T_642 = T_638 | T_641;
  assign T_645 = zQuadPiece_3_A7_sqrt ? 9'h89 : 9'h0;
  assign zK2_A7_sqrt = T_642 | T_645;
  assign T_649 = zQuadPiece_0_A7_sqrt ? 10'h2f : 10'h0;
  assign T_653 = zQuadPiece_1_A7_sqrt ? 10'h1df : 10'h0;
  assign T_654 = T_649 | T_653;
  assign T_658 = zQuadPiece_2_A7_sqrt ? 10'h14d : 10'h0;
  assign T_659 = T_654 | T_658;
  assign T_663 = zQuadPiece_3_A7_sqrt ? 10'h27e : 10'h0;
  assign zComplK1_A7_sqrt = T_659 | T_663;
  assign T_664 = exp_PA[0];
  assign T_666 = T_664 == 1'h0;
  assign T_667 = cyc_A6_sqrt & T_666;
  assign T_668 = sigB_PA[51];
  assign T_670 = T_668 == 1'h0;
  assign zQuadPiece_0_A6_sqrt = T_667 & T_670;
  assign zQuadPiece_1_A6_sqrt = T_667 & T_668;
  assign T_677 = cyc_A6_sqrt & T_664;
  assign zQuadPiece_2_A6_sqrt = T_677 & T_670;
  assign zQuadPiece_3_A6_sqrt = T_677 & T_668;
  assign T_687 = zQuadPiece_0_A6_sqrt ? 13'h1a : 13'h0;
  assign T_691 = zQuadPiece_1_A6_sqrt ? 13'hbca : 13'h0;
  assign T_692 = T_687 | T_691;
  assign T_696 = zQuadPiece_2_A6_sqrt ? 13'h12d3 : 13'h0;
  assign T_697 = T_692 | T_696;
  assign T_701 = zQuadPiece_3_A6_sqrt ? 13'h1b17 : 13'h0;
  assign zComplFractK0_A6_sqrt = T_697 | T_701;
  assign T_702 = zFractB_A4_div[48:40];
  assign T_703 = T_702 | zK2_A7_sqrt;
  assign T_705 = cyc_S == 1'h0;
  assign T_707 = T_705 ? nextMulAdd9A_A : 9'h0;
  assign mulAdd9A_A = T_703 | T_707;
  assign T_708 = zFractB_A7_sqrt[50:42];
  assign T_709 = zK1_A4_div | T_708;
  assign T_713 = T_705 ? nextMulAdd9B_A : 9'h0;
  assign mulAdd9B_A = T_709 | T_713;
  assign T_717 = entering_PA_normalCase_sqrt ? 10'h3ff : 10'h0;
  assign T_718 = {zComplK1_A7_sqrt,T_717};
  assign T_722 = cyc_A6_sqrt ? 6'h3f : 6'h0;
  assign T_723 = {cyc_A6_sqrt,zComplFractK0_A6_sqrt};
  assign T_724 = {T_723,T_722};
  assign T_725 = T_718 | T_724;
  assign T_729 = entering_PA_normalCase_div ? 8'hff : 8'h0;
  assign T_730 = {entering_PA_normalCase_div,zComplFractK0_A4_div};
  assign T_731 = {T_730,T_729};
  assign GEN_55 = {{1'd0}, T_725};
  assign T_732 = GEN_55 | T_731;
  assign GEN_56 = {{10'd0}, fractR0_A};
  assign T_734 = GEN_56 << 10;
  assign GEN_57 = {{1'd0}, T_734};
  assign T_735 = 20'h40000 + GEN_57;
  assign T_736 = T_735[19:0];
  assign T_738 = cyc_A5_sqrt ? T_736 : 20'h0;
  assign GEN_58 = {{1'd0}, T_738};
  assign T_739 = T_732 | GEN_58;
  assign T_740 = hiSqrR0_A_sqrt[9];
  assign T_742 = T_740 == 1'h0;
  assign T_743 = cyc_A4_sqrt & T_742;
  assign T_746 = T_743 ? 11'h400 : 11'h0;
  assign GEN_59 = {{10'd0}, T_746};
  assign T_747 = T_739 | GEN_59;
  assign T_749 = cyc_A4_sqrt & T_740;
  assign T_750 = T_749 | cyc_A3_div;
  assign T_751 = sigB_PA[46:26];
  assign T_753 = T_751 + 21'h400;
  assign T_754 = T_753[20:0];
  assign T_756 = T_750 ? T_754 : 21'h0;
  assign T_757 = T_747 | T_756;
  assign T_758 = cyc_A3_sqrt | cyc_A2;
  assign T_760 = T_758 ? partNegSigma0_A : 21'h0;
  assign T_761 = T_757 | T_760;
  assign GEN_60 = {{16'd0}, fractR0_A};
  assign T_762 = GEN_60 << 16;
  assign T_764 = cyc_A1_sqrt ? T_762 : 25'h0;
  assign GEN_61 = {{4'd0}, T_761};
  assign T_765 = GEN_61 | T_764;
  assign GEN_62 = {{15'd0}, fractR0_A};
  assign T_766 = GEN_62 << 15;
  assign T_768 = cyc_A1_div ? T_766 : 24'h0;
  assign GEN_63 = {{1'd0}, T_768};
  assign mulAdd9C_A = T_765 | GEN_63;
  assign T_769 = mulAdd9A_A * mulAdd9B_A;
  assign T_771 = mulAdd9C_A[17:0];
  assign T_772 = {1'h0,T_771};
  assign GEN_64 = {{1'd0}, T_769};
  assign T_773 = GEN_64 + T_772;
  assign loMulAdd9Out_A = T_773[18:0];
  assign T_774 = loMulAdd9Out_A[18];
  assign T_775 = mulAdd9C_A[24:18];
  assign T_777 = T_775 + 7'h1;
  assign T_778 = T_777[6:0];
  assign T_780 = T_774 ? T_778 : T_775;
  assign T_781 = loMulAdd9Out_A[17:0];
  assign mulAdd9Out_A = {T_780,T_781};
  assign T_782 = mulAdd9Out_A[19];
  assign T_783 = cyc_A6_sqrt & T_782;
  assign T_784 = ~ mulAdd9Out_A;
  assign T_785 = T_784[24:10];
  assign T_787 = T_783 ? T_785 : 15'h0;
  assign zFractR0_A6_sqrt = T_787[8:0];
  assign GEN_65 = {{1'd0}, mulAdd9Out_A};
  assign T_789 = GEN_65 << 1;
  assign sqrR0_A5_sqrt = T_664 ? T_789 : {{1'd0}, mulAdd9Out_A};
  assign T_790 = mulAdd9Out_A[20];
  assign T_791 = entering_PA_normalCase_div & T_790;
  assign T_793 = T_784[24:11];
  assign T_795 = T_791 ? T_793 : 14'h0;
  assign zFractR0_A4_div = T_795[8:0];
  assign T_796 = mulAdd9Out_A[11];
  assign T_797 = cyc_A2 & T_796;
  assign T_799 = T_784[24:2];
  assign T_801 = T_797 ? T_799 : 23'h0;
  assign zSigma0_A2 = T_801[8:0];
  assign T_802 = mulAdd9Out_A[24:10];
  assign T_803 = mulAdd9Out_A[24:9];
  assign T_804 = sqrtOp_PA ? {{1'd0}, T_802} : T_803;
  assign fractR1_A1 = T_804[14:0];
  assign r1_A1 = {1'h1,fractR1_A1};
  assign GEN_66 = {{1'd0}, r1_A1};
  assign T_807 = GEN_66 << 1;
  assign ER1_A1_sqrt = T_664 ? T_807 : {{1'd0}, r1_A1};
  assign T_808 = cyc_A6_sqrt | entering_PA_normalCase_div;
  assign T_809 = zFractR0_A6_sqrt | zFractR0_A4_div;
  assign GEN_37 = T_808 ? T_809 : fractR0_A;
  assign T_810 = sqrR0_A5_sqrt[25:10];
  assign GEN_38 = cyc_A5_sqrt ? T_810 : {{6'd0}, hiSqrR0_A_sqrt};
  assign T_811 = cyc_A4_sqrt | cyc_A3;
  assign T_813 = cyc_A4_sqrt ? mulAdd9Out_A : {{9'd0}, T_803};
  assign T_814 = T_813[20:0];
  assign GEN_39 = T_811 ? T_814 : partNegSigma0_A;
  assign T_815 = entering_PA_normalCase_sqrt | cyc_A6_sqrt;
  assign T_816 = T_815 | cyc_A5_sqrt;
  assign T_817 = T_816 | cyc_A4;
  assign T_818 = T_817 | cyc_A3;
  assign T_819 = T_818 | cyc_A2;
  assign T_823 = entering_PA_normalCase_sqrt ? T_793 : 14'h0;
  assign GEN_67 = {{5'd0}, zFractR0_A6_sqrt};
  assign T_824 = T_823 | GEN_67;
  assign T_825 = sigB_PA[43:35];
  assign T_827 = cyc_A4_sqrt ? T_825 : 9'h0;
  assign GEN_68 = {{5'd0}, T_827};
  assign T_828 = T_824 | GEN_68;
  assign T_829 = zFractB_A4_div[43:35];
  assign GEN_69 = {{5'd0}, T_829};
  assign T_830 = T_828 | GEN_69;
  assign T_831 = cyc_A5_sqrt | cyc_A3;
  assign T_832 = sigB_PA[52:44];
  assign T_834 = T_831 ? T_832 : 9'h0;
  assign GEN_70 = {{5'd0}, T_834};
  assign T_835 = T_830 | GEN_70;
  assign GEN_71 = {{5'd0}, zSigma0_A2};
  assign T_836 = T_835 | GEN_71;
  assign GEN_40 = T_819 ? T_836 : {{5'd0}, nextMulAdd9A_A};
  assign T_840 = T_817 | cyc_A2;
  assign T_842 = T_708 | zFractR0_A6_sqrt;
  assign T_843 = sqrR0_A5_sqrt[9:1];
  assign T_845 = cyc_A5_sqrt ? T_843 : 9'h0;
  assign T_846 = T_842 | T_845;
  assign T_847 = T_846 | zFractR0_A4_div;
  assign T_848 = hiSqrR0_A_sqrt[8:0];
  assign T_850 = cyc_A4_sqrt ? T_848 : 9'h0;
  assign T_851 = T_847 | T_850;
  assign T_853 = fractR0_A[8:1];
  assign T_854 = {1'h1,T_853};
  assign T_856 = cyc_A2 ? T_854 : 9'h0;
  assign T_857 = T_851 | T_856;
  assign GEN_41 = T_840 ? T_857 : nextMulAdd9B_A;
  assign GEN_42 = cyc_A1_sqrt ? ER1_A1_sqrt : ER1_B_sqrt;
  assign T_858 = cyc_A1 | cyc_B7_sqrt;
  assign T_859 = T_858 | cyc_B6_div;
  assign T_860 = T_859 | cyc_B4;
  assign T_861 = T_860 | cyc_B3;
  assign T_862 = T_861 | cyc_C6_sqrt;
  assign T_863 = T_862 | cyc_C4;
  assign T_864 = T_863 | cyc_C1;
  assign GEN_72 = {{36'd0}, ER1_A1_sqrt};
  assign T_865 = GEN_72 << 36;
  assign T_867 = cyc_A1_sqrt ? T_865 : 53'h0;
  assign T_868 = cyc_B7_sqrt | cyc_A1_div;
  assign T_870 = T_868 ? sigB_PA : 53'h0;
  assign T_871 = T_867 | T_870;
  assign T_873 = cyc_B6_div ? sigA_PA : 53'h0;
  assign T_874 = T_871 | T_873;
  assign T_875 = zSigma1_B4[45:12];
  assign GEN_73 = {{19'd0}, T_875};
  assign T_876 = T_874 | GEN_73;
  assign T_877 = cyc_B3 | cyc_C6_sqrt;
  assign T_878 = sigXNU_B3_CX[57:12];
  assign T_880 = T_877 ? T_878 : 46'h0;
  assign GEN_74 = {{7'd0}, T_880};
  assign T_881 = T_876 | GEN_74;
  assign T_882 = sigXN_C[57:25];
  assign GEN_75 = {{13'd0}, T_882};
  assign T_883 = GEN_75 << 13;
  assign T_885 = cyc_C4_div ? T_883 : 46'h0;
  assign GEN_76 = {{7'd0}, T_885};
  assign T_886 = T_881 | GEN_76;
  assign GEN_77 = {{15'd0}, u_C_sqrt};
  assign T_887 = GEN_77 << 15;
  assign T_889 = cyc_C4_sqrt ? T_887 : 46'h0;
  assign GEN_78 = {{7'd0}, T_889};
  assign T_890 = T_886 | GEN_78;
  assign T_892 = cyc_C1_div ? sigB_PC : 53'h0;
  assign T_893 = T_890 | T_892;
  assign GEN_79 = {{1'd0}, T_893};
  assign T_894 = GEN_79 | zComplSigT_C1_sqrt;
  assign T_896 = T_858 | cyc_B6_sqrt;
  assign T_897 = T_896 | cyc_B4;
  assign T_898 = T_897 | cyc_C6_sqrt;
  assign T_899 = T_898 | cyc_C4;
  assign T_900 = T_899 | cyc_C1;
  assign GEN_80 = {{36'd0}, r1_A1};
  assign T_901 = GEN_80 << 36;
  assign T_903 = cyc_A1 ? T_901 : 52'h0;
  assign GEN_81 = {{19'd0}, ESqrR1_B_sqrt};
  assign T_904 = GEN_81 << 19;
  assign T_906 = cyc_B7_sqrt ? T_904 : 51'h0;
  assign GEN_82 = {{1'd0}, T_906};
  assign T_907 = T_903 | GEN_82;
  assign GEN_83 = {{36'd0}, ER1_B_sqrt};
  assign T_908 = GEN_83 << 36;
  assign T_910 = cyc_B6_sqrt ? T_908 : 53'h0;
  assign GEN_84 = {{1'd0}, T_907};
  assign T_911 = GEN_84 | T_910;
  assign GEN_85 = {{7'd0}, zSigma1_B4};
  assign T_912 = T_911 | GEN_85;
  assign T_913 = sqrSigma1_C[30:1];
  assign T_915 = cyc_C6_sqrt ? T_913 : 30'h0;
  assign GEN_86 = {{23'd0}, T_915};
  assign T_916 = T_912 | GEN_86;
  assign T_918 = cyc_C4 ? sqrSigma1_C : 33'h0;
  assign GEN_87 = {{20'd0}, T_918};
  assign T_919 = T_916 | GEN_87;
  assign GEN_88 = {{1'd0}, T_919};
  assign T_920 = GEN_88 | zComplSigT_C1;
  assign T_921 = cyc_A4 | cyc_A3_div;
  assign T_922 = T_921 | cyc_A1_div;
  assign T_923 = T_922 | cyc_B10_sqrt;
  assign T_924 = T_923 | cyc_B9_sqrt;
  assign T_925 = T_924 | cyc_B7_sqrt;
  assign T_926 = T_925 | cyc_B6;
  assign T_927 = T_926 | cyc_B5_sqrt;
  assign T_928 = T_927 | cyc_B3_sqrt;
  assign T_929 = T_928 | cyc_B2_div;
  assign T_930 = T_929 | cyc_B1_sqrt;
  assign T_931 = T_930 | cyc_C4;
  assign T_932 = cyc_A3 | cyc_A2_div;
  assign T_933 = T_932 | cyc_B9_sqrt;
  assign T_934 = T_933 | cyc_B8_sqrt;
  assign T_935 = T_934 | cyc_B6;
  assign T_936 = T_935 | cyc_B5;
  assign T_937 = T_936 | cyc_B4_sqrt;
  assign T_938 = T_937 | cyc_B2_sqrt;
  assign T_939 = T_938 | cyc_B1_div;
  assign T_940 = T_939 | cyc_C6_sqrt;
  assign T_941 = T_940 | valid_normalCase_leaving_PB;
  assign T_942 = cyc_A2 | cyc_A1_div;
  assign T_943 = T_942 | cyc_B8_sqrt;
  assign T_944 = T_943 | cyc_B7_sqrt;
  assign T_945 = T_944 | cyc_B5;
  assign T_946 = T_945 | cyc_B4;
  assign T_947 = T_946 | cyc_B3_sqrt;
  assign T_948 = T_947 | cyc_B1_sqrt;
  assign T_949 = T_948 | cyc_C5;
  assign T_950 = T_949 | cyc_C2;
  assign T_951 = io_latchMulAddA_0 | cyc_B6;
  assign T_952 = T_951 | cyc_B2_sqrt;
  assign T_953 = {T_950,T_952};
  assign T_954 = {T_931,T_941};
  assign T_955 = {T_954,T_953};
  assign GEN_89 = {{47'd0}, sigX1_B};
  assign T_956 = GEN_89 << 47;
  assign T_958 = cyc_B1 ? T_956 : 105'h0;
  assign GEN_90 = {{46'd0}, sigX1_B};
  assign T_959 = GEN_90 << 46;
  assign T_961 = cyc_C6_sqrt ? T_959 : 104'h0;
  assign GEN_91 = {{1'd0}, T_961};
  assign T_962 = T_958 | GEN_91;
  assign T_963 = cyc_C4_sqrt | cyc_C2;
  assign GEN_92 = {{47'd0}, sigXN_C};
  assign T_964 = GEN_92 << 47;
  assign T_966 = T_963 ? T_964 : 105'h0;
  assign T_967 = T_962 | T_966;
  assign T_969 = E_E_div == 1'h0;
  assign T_970 = cyc_E3_div & T_969;
  assign GEN_93 = {{53'd0}, fractA_0_PC};
  assign T_971 = GEN_93 << 53;
  assign T_973 = T_970 ? T_971 : 54'h0;
  assign GEN_94 = {{51'd0}, T_973};
  assign T_974 = T_967 | GEN_94;
  assign T_976 = sigB_PC[0];
  assign T_978 = {T_976,1'h0};
  assign T_979 = sigB_PC[1];
  assign T_981 = T_979 ^ T_976;
  assign T_983 = {T_981,T_976};
  assign T_984 = T_352 ? T_978 : T_983;
  assign T_986 = extraT_E == 1'h0;
  assign T_988 = {T_986,1'h0};
  assign T_989 = T_984 ^ T_988;
  assign GEN_95 = {{54'd0}, T_989};
  assign T_990 = GEN_95 << 54;
  assign T_992 = cyc_E3_sqrt ? T_990 : 56'h0;
  assign GEN_96 = {{49'd0}, T_992};
  assign T_993 = T_974 | GEN_96;
  assign ESqrR1_B8_sqrt = io_mulAddResult_3[103:72];
  assign T_994 = io_mulAddResult_3[90:45];
  assign T_995 = ~ T_994;
  assign T_997 = cyc_B4 ? T_995 : 46'h0;
  assign sqrSigma1_B1 = io_mulAddResult_3[79:47];
  assign T_998 = io_mulAddResult_3[104:47];
  assign T_999 = io_mulAddResult_3[104];
  assign E_C1_div = T_999 == 1'h0;
  assign T_1002 = E_C1_div == 1'h0;
  assign T_1003 = cyc_C1_div & T_1002;
  assign T_1004 = T_1003 | cyc_C1_sqrt;
  assign T_1005 = io_mulAddResult_3[104:51];
  assign T_1006 = ~ T_1005;
  assign T_1008 = T_1004 ? T_1006 : 54'h0;
  assign T_1009 = cyc_C1_div & E_C1_div;
  assign T_1011 = io_mulAddResult_3[102:50];
  assign T_1012 = ~ T_1011;
  assign T_1013 = {1'h0,T_1012};
  assign T_1015 = T_1009 ? T_1013 : 54'h0;
  assign T_1016 = T_1008 | T_1015;
  assign T_1020 = cyc_C1_sqrt ? T_1006 : 54'h0;
  assign sigT_C1 = ~ zComplSigT_C1;
  assign remT_E2 = io_mulAddResult_3[55:0];
  assign GEN_43 = cyc_B8_sqrt ? ESqrR1_B8_sqrt : ESqrR1_B_sqrt;
  assign GEN_44 = cyc_B3 ? sigXNU_B3_CX : sigX1_B;
  assign GEN_45 = cyc_B1 ? sqrSigma1_B1 : sqrSigma1_C;
  assign T_1021 = cyc_C6_sqrt | cyc_C5_div;
  assign T_1022 = T_1021 | cyc_C3_sqrt;
  assign GEN_46 = T_1022 ? sigXNU_B3_CX : sigXN_C;
  assign T_1023 = sigXNU_B3_CX[56:26];
  assign GEN_47 = cyc_C5_sqrt ? T_1023 : u_C_sqrt;
  assign T_1024 = sigT_C1[53:1];
  assign T_1025 = sigT_C1[0];
  assign GEN_48 = cyc_C1 ? E_C1_div : E_E_div;
  assign GEN_49 = cyc_C1 ? T_1024 : sigT_E;
  assign GEN_50 = cyc_C1 ? T_1025 : extraT_E;
  assign T_1026 = remT_E2[55];
  assign T_1027 = remT_E2[53];
  assign T_1028 = sqrtOp_PC ? T_1026 : T_1027;
  assign T_1029 = remT_E2[53:0];
  assign T_1031 = T_1029 == 54'h0;
  assign T_1034 = remT_E2[55:54];
  assign T_1036 = T_1034 == 2'h0;
  assign T_1037 = T_370 | T_1036;
  assign T_1038 = T_1031 & T_1037;
  assign GEN_51 = cyc_E2 ? T_1028 : isNegRemT_E;
  assign GEN_52 = cyc_E2 ? T_1038 : trueEqX_E1;
  assign T_1041 = T_370 & E_E_div;
  assign T_1043 = T_1041 ? exp_PC : 14'h0;
  assign T_1048 = T_370 & T_969;
  assign T_1050 = T_1048 ? expP1_PC : 14'h0;
  assign T_1051 = T_1043 | T_1050;
  assign T_1052 = exp_PC[13:1];
  assign T_1054 = T_1052 + 13'h400;
  assign T_1055 = T_1054[12:0];
  assign T_1057 = sqrtOp_PC ? T_1055 : 13'h0;
  assign GEN_97 = {{1'd0}, T_1057};
  assign sExpX_E = T_1051 | GEN_97;
  assign posExpX_E = sExpX_E[12:0];
  assign T_1058 = ~ posExpX_E;
  assign T_1059 = T_1058[12];
  assign T_1060 = T_1058[11:0];
  assign T_1061 = T_1060[11];
  assign T_1062 = T_1060[10:0];
  assign T_1063 = T_1062[10];
  assign T_1064 = T_1062[9:0];
  assign T_1065 = T_1064[9];
  assign T_1066 = T_1064[8:0];
  assign T_1068 = T_1066[8];
  assign T_1069 = T_1066[7:0];
  assign T_1071 = T_1069[7];
  assign T_1072 = T_1069[6:0];
  assign T_1074 = T_1072[6];
  assign T_1075 = T_1072[5:0];
  assign T_1078 = $signed(65'sh10000000000000000) >>> T_1075;
  assign T_1079 = T_1078[63:14];
  assign T_1080 = T_1079[31:0];
  assign T_1085 = T_1080[31:16];
  assign T_1086 = {{16'd0}, T_1085};
  assign T_1087 = T_1080[15:0];
  assign GEN_98 = {{16'd0}, T_1087};
  assign T_1088 = GEN_98 << 16;
  assign T_1090 = T_1088 & 32'hffff0000;
  assign T_1091 = T_1086 | T_1090;
  assign T_1095 = T_1091[31:8];
  assign GEN_99 = {{8'd0}, T_1095};
  assign T_1096 = GEN_99 & 32'hff00ff;
  assign T_1097 = T_1091[23:0];
  assign GEN_100 = {{8'd0}, T_1097};
  assign T_1098 = GEN_100 << 8;
  assign T_1100 = T_1098 & 32'hff00ff00;
  assign T_1101 = T_1096 | T_1100;
  assign T_1105 = T_1101[31:4];
  assign GEN_101 = {{4'd0}, T_1105};
  assign T_1106 = GEN_101 & 32'hf0f0f0f;
  assign T_1107 = T_1101[27:0];
  assign GEN_102 = {{4'd0}, T_1107};
  assign T_1108 = GEN_102 << 4;
  assign T_1110 = T_1108 & 32'hf0f0f0f0;
  assign T_1111 = T_1106 | T_1110;
  assign T_1115 = T_1111[31:2];
  assign GEN_103 = {{2'd0}, T_1115};
  assign T_1116 = GEN_103 & 32'h33333333;
  assign T_1117 = T_1111[29:0];
  assign GEN_104 = {{2'd0}, T_1117};
  assign T_1118 = GEN_104 << 2;
  assign T_1120 = T_1118 & 32'hcccccccc;
  assign T_1121 = T_1116 | T_1120;
  assign T_1125 = T_1121[31:1];
  assign GEN_105 = {{1'd0}, T_1125};
  assign T_1126 = GEN_105 & 32'h55555555;
  assign T_1127 = T_1121[30:0];
  assign GEN_106 = {{1'd0}, T_1127};
  assign T_1128 = GEN_106 << 1;
  assign T_1130 = T_1128 & 32'haaaaaaaa;
  assign T_1131 = T_1126 | T_1130;
  assign T_1132 = T_1079[49:32];
  assign T_1133 = T_1132[15:0];
  assign T_1138 = T_1133[15:8];
  assign T_1139 = {{8'd0}, T_1138};
  assign T_1140 = T_1133[7:0];
  assign GEN_107 = {{8'd0}, T_1140};
  assign T_1141 = GEN_107 << 8;
  assign T_1143 = T_1141 & 16'hff00;
  assign T_1144 = T_1139 | T_1143;
  assign T_1148 = T_1144[15:4];
  assign GEN_108 = {{4'd0}, T_1148};
  assign T_1149 = GEN_108 & 16'hf0f;
  assign T_1150 = T_1144[11:0];
  assign GEN_109 = {{4'd0}, T_1150};
  assign T_1151 = GEN_109 << 4;
  assign T_1153 = T_1151 & 16'hf0f0;
  assign T_1154 = T_1149 | T_1153;
  assign T_1158 = T_1154[15:2];
  assign GEN_110 = {{2'd0}, T_1158};
  assign T_1159 = GEN_110 & 16'h3333;
  assign T_1160 = T_1154[13:0];
  assign GEN_111 = {{2'd0}, T_1160};
  assign T_1161 = GEN_111 << 2;
  assign T_1163 = T_1161 & 16'hcccc;
  assign T_1164 = T_1159 | T_1163;
  assign T_1168 = T_1164[15:1];
  assign GEN_112 = {{1'd0}, T_1168};
  assign T_1169 = GEN_112 & 16'h5555;
  assign T_1170 = T_1164[14:0];
  assign GEN_113 = {{1'd0}, T_1170};
  assign T_1171 = GEN_113 << 1;
  assign T_1173 = T_1171 & 16'haaaa;
  assign T_1174 = T_1169 | T_1173;
  assign T_1175 = T_1132[17:16];
  assign T_1176 = T_1175[0];
  assign T_1177 = T_1175[1];
  assign T_1178 = {T_1176,T_1177};
  assign T_1179 = {T_1174,T_1178};
  assign T_1180 = {T_1131,T_1179};
  assign T_1181 = ~ T_1180;
  assign T_1182 = T_1074 ? 50'h0 : T_1181;
  assign T_1183 = ~ T_1182;
  assign T_1184 = ~ T_1183;
  assign T_1185 = T_1071 ? 50'h0 : T_1184;
  assign T_1186 = ~ T_1185;
  assign T_1187 = ~ T_1186;
  assign T_1188 = T_1068 ? 50'h0 : T_1187;
  assign T_1189 = ~ T_1188;
  assign T_1190 = ~ T_1189;
  assign T_1191 = T_1065 ? 50'h0 : T_1190;
  assign T_1192 = ~ T_1191;
  assign T_1194 = {T_1192,3'h7};
  assign T_1205 = T_1078[2:0];
  assign T_1206 = T_1205[1:0];
  assign T_1207 = T_1206[0];
  assign T_1208 = T_1206[1];
  assign T_1209 = {T_1207,T_1208};
  assign T_1210 = T_1205[2];
  assign T_1211 = {T_1209,T_1210};
  assign T_1213 = T_1074 ? T_1211 : 3'h0;
  assign T_1215 = T_1071 ? T_1213 : 3'h0;
  assign T_1217 = T_1068 ? T_1215 : 3'h0;
  assign T_1219 = T_1065 ? T_1217 : 3'h0;
  assign T_1220 = T_1063 ? T_1194 : {{50'd0}, T_1219};
  assign T_1222 = T_1061 ? T_1220 : 53'h0;
  assign roundMask_E = T_1059 ? T_1222 : 53'h0;
  assign T_1225 = {1'h0,roundMask_E};
  assign T_1226 = ~ T_1225;
  assign T_1228 = {roundMask_E,1'h1};
  assign incrPosMask_E = T_1226 & T_1228;
  assign T_1229 = incrPosMask_E[53:1];
  assign T_1230 = sigT_E & T_1229;
  assign hiRoundPosBitT_E = T_1230 != 53'h0;
  assign T_1232 = roundMask_E[52:1];
  assign GEN_114 = {{1'd0}, T_1232};
  assign T_1235 = ~ sigT_E;
  assign T_1237 = T_1235 & GEN_114;
  assign all1sHiRoundExtraT_E = T_1237 == 53'h0;
  assign T_1239 = roundMask_E[0];
  assign T_1241 = T_1239 == 1'h0;
  assign T_1242 = T_1241 | hiRoundPosBitT_E;
  assign all1sHiRoundT_E = T_1242 & all1sHiRoundExtraT_E;
  assign GEN_116 = {{1'd0}, sigT_E};
  assign T_1244 = 54'h0 + GEN_116;
  assign T_1245 = T_1244[53:0];
  assign GEN_117 = {{53'd0}, roundMagUp_PC};
  assign T_1246 = T_1245 + GEN_117;
  assign sigAdjT_E = T_1246[53:0];
  assign T_1248 = ~ roundMask_E;
  assign T_1249 = {1'h1,T_1248};
  assign sigY0_E = sigAdjT_E & T_1249;
  assign T_1252 = sigAdjT_E | T_1225;
  assign T_1254 = T_1252 + 54'h1;
  assign sigY1_E = T_1254[53:0];
  assign T_1256 = isNegRemT_E == 1'h0;
  assign T_1258 = trueEqX_E1 == 1'h0;
  assign T_1259 = T_1256 & T_1258;
  assign trueLtX_E1 = sqrtOp_PC ? T_1259 : isNegRemT_E;
  assign T_1262 = trueLtX_E1 == 1'h0;
  assign T_1263 = T_1239 & T_1262;
  assign T_1264 = T_1263 & all1sHiRoundExtraT_E;
  assign T_1265 = T_1264 & extraT_E;
  assign hiRoundPosBit_E1 = hiRoundPosBitT_E ^ T_1265;
  assign T_1270 = T_1258 | T_986;
  assign T_1272 = all1sHiRoundExtraT_E == 1'h0;
  assign anyRoundExtra_E1 = T_1270 | T_1272;
  assign T_1273 = roundingMode_near_even_PC & hiRoundPosBit_E1;
  assign T_1275 = anyRoundExtra_E1 == 1'h0;
  assign T_1276 = T_1273 & T_1275;
  assign roundEvenMask_E1 = T_1276 ? incrPosMask_E : 54'h0;
  assign T_1278 = roundMagDown_PC & extraT_E;
  assign T_1281 = T_1278 & T_1262;
  assign T_1282 = T_1281 & all1sHiRoundT_E;
  assign T_1285 = extraT_E & T_1262;
  assign T_1288 = T_1285 & T_1258;
  assign T_1290 = all1sHiRoundT_E == 1'h0;
  assign T_1291 = T_1288 | T_1290;
  assign T_1292 = roundMagUp_PC & T_1291;
  assign T_1293 = T_1282 | T_1292;
  assign T_1296 = extraT_E | T_1262;
  assign T_1300 = T_1296 & T_1241;
  assign T_1301 = hiRoundPosBitT_E | T_1300;
  assign T_1305 = T_1285 & all1sHiRoundExtraT_E;
  assign T_1306 = T_1301 | T_1305;
  assign T_1307 = roundingMode_near_even_PC & T_1306;
  assign T_1308 = T_1293 | T_1307;
  assign T_1309 = T_1308 ? sigY1_E : sigY0_E;
  assign T_1310 = ~ roundEvenMask_E1;
  assign sigY_E1 = T_1309 & T_1310;
  assign fractY_E1 = sigY_E1[51:0];
  assign inexactY_E1 = hiRoundPosBit_E1 | anyRoundExtra_E1;
  assign T_1311 = sigY_E1[53];
  assign T_1313 = T_1311 == 1'h0;
  assign T_1315 = T_1313 ? sExpX_E : 14'h0;
  assign T_1319 = T_1311 & T_370;
  assign T_1320 = T_1319 & E_E_div;
  assign T_1322 = T_1320 ? expP1_PC : 14'h0;
  assign T_1323 = T_1315 | T_1322;
  assign T_1330 = T_1319 & T_969;
  assign T_1332 = T_1330 ? expP2_PC : 14'h0;
  assign T_1333 = T_1323 | T_1332;
  assign T_1335 = T_1311 & sqrtOp_PC;
  assign T_1336 = expP2_PC[13:1];
  assign T_1338 = T_1336 + 13'h400;
  assign T_1339 = T_1338[12:0];
  assign T_1341 = T_1335 ? T_1339 : 13'h0;
  assign GEN_118 = {{1'd0}, T_1341};
  assign sExpY_E1 = T_1333 | GEN_118;
  assign expY_E1 = sExpY_E1[11:0];
  assign T_1342 = sExpY_E1[13];
  assign T_1344 = T_1342 == 1'h0;
  assign T_1346 = sExpY_E1[12:10];
  assign T_1347 = 3'h3 <= T_1346;
  assign overflowY_E1 = T_1344 & T_1347;
  assign T_1349 = sExpY_E1[12:0];
  assign T_1351 = T_1349 < 13'h3ce;
  assign totalUnderflowY_E1 = T_1342 | T_1351;
  assign T_1353 = posExpX_E <= 13'h401;
  assign T_1354 = T_1353 & inexactY_E1;
  assign underflowY_E1 = totalUnderflowY_E1 | T_1354;
  assign T_1356 = isNaNB_PC == 1'h0;
  assign T_1359 = T_1356 & T_334;
  assign T_1360 = T_1359 & sign_PC;
  assign T_1361 = isZeroA_PC & isZeroB_PC;
  assign T_1362 = isInfA_PC & isInfB_PC;
  assign T_1363 = T_1361 | T_1362;
  assign notSigNaN_invalid_PC = sqrtOp_PC ? T_1360 : T_1363;
  assign T_1366 = T_370 & isSigNaNA_PC;
  assign T_1367 = T_1366 | isSigNaNB_PC;
  assign invalid_PC = T_1367 | notSigNaN_invalid_PC;
  assign T_1372 = T_370 & T_340;
  assign T_1375 = T_1372 & T_345;
  assign infinity_PC = T_1375 & isZeroB_PC;
  assign overflow_E1 = normalCase_PC & overflowY_E1;
  assign underflow_E1 = normalCase_PC & underflowY_E1;
  assign T_1376 = overflow_E1 | underflow_E1;
  assign T_1377 = normalCase_PC & inexactY_E1;
  assign inexact_E1 = T_1376 | T_1377;
  assign T_1378 = isZeroA_PC | isInfB_PC;
  assign T_1381 = totalUnderflowY_E1 & T_360;
  assign T_1382 = T_1378 | T_1381;
  assign notSpecial_isZeroOut_E1 = sqrtOp_PC ? isZeroB_PC : T_1382;
  assign T_1383 = normalCase_PC & totalUnderflowY_E1;
  assign pegMinFiniteMagOut_E1 = T_1383 & roundMagUp_PC;
  assign T_1385 = overflowY_roundMagUp_PC == 1'h0;
  assign pegMaxFiniteMagOut_E1 = overflow_E1 & T_1385;
  assign T_1386 = isInfA_PC | isZeroB_PC;
  assign T_1387 = overflow_E1 & overflowY_roundMagUp_PC;
  assign T_1388 = T_1386 | T_1387;
  assign notNaN_isInfOut_E1 = sqrtOp_PC ? isInfB_PC : T_1388;
  assign T_1391 = T_370 & isNaNA_PC;
  assign T_1392 = T_1391 | isNaNB_PC;
  assign isNaNOut_PC = T_1392 | notSigNaN_invalid_PC;
  assign T_1394 = isNaNOut_PC == 1'h0;
  assign T_1395 = isZeroB_PC & sign_PC;
  assign T_1396 = sqrtOp_PC ? T_1395 : sign_PC;
  assign signOut_PC = T_1394 & T_1396;
  assign T_1400 = notSpecial_isZeroOut_E1 ? 12'he00 : 12'h0;
  assign T_1401 = ~ T_1400;
  assign T_1402 = expY_E1 & T_1401;
  assign T_1406 = pegMinFiniteMagOut_E1 ? 12'hc31 : 12'h0;
  assign T_1407 = ~ T_1406;
  assign T_1408 = T_1402 & T_1407;
  assign T_1412 = pegMaxFiniteMagOut_E1 ? 12'h400 : 12'h0;
  assign T_1413 = ~ T_1412;
  assign T_1414 = T_1408 & T_1413;
  assign T_1418 = notNaN_isInfOut_E1 ? 12'h200 : 12'h0;
  assign T_1419 = ~ T_1418;
  assign T_1420 = T_1414 & T_1419;
  assign T_1423 = pegMinFiniteMagOut_E1 ? 12'h3ce : 12'h0;
  assign T_1424 = T_1420 | T_1423;
  assign T_1427 = pegMaxFiniteMagOut_E1 ? 12'hbff : 12'h0;
  assign T_1428 = T_1424 | T_1427;
  assign T_1431 = notNaN_isInfOut_E1 ? 12'hc00 : 12'h0;
  assign T_1432 = T_1428 | T_1431;
  assign T_1435 = isNaNOut_PC ? 12'he00 : 12'h0;
  assign expOut_E1 = T_1432 | T_1435;
  assign T_1436 = notSpecial_isZeroOut_E1 | totalUnderflowY_E1;
  assign T_1437 = T_1436 | isNaNOut_PC;
  assign T_1441 = isNaNOut_PC ? 52'h8000000000000 : 52'h0;
  assign T_1442 = T_1437 ? T_1441 : fractY_E1;
  assign T_1446 = pegMaxFiniteMagOut_E1 ? 52'hfffffffffffff : 52'h0;
  assign fractOut_E1 = T_1442 | T_1446;
  assign T_1447 = {signOut_PC,expOut_E1};
  assign T_1448 = {T_1447,fractOut_E1};
  assign T_1449 = {underflow_E1,inexact_E1};
  assign T_1450 = {invalid_PC,infinity_PC};
  assign T_1451 = {T_1450,overflow_E1};
  assign T_1452 = {T_1451,T_1449};
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifndef verilator
      #0.002;
    `endif
  `ifdef RANDOMIZE
  GEN_115 = {1{$random}};
  valid_PA = GEN_115[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_119 = {1{$random}};
  sqrtOp_PA = GEN_119[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_120 = {1{$random}};
  sign_PA = GEN_120[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_121 = {1{$random}};
  specialCodeB_PA = GEN_121[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_122 = {1{$random}};
  fractB_51_PA = GEN_122[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_123 = {1{$random}};
  roundingMode_PA = GEN_123[1:0];
  `endif
  `ifdef RANDOMIZE
  GEN_124 = {1{$random}};
  specialCodeA_PA = GEN_124[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_125 = {1{$random}};
  fractA_51_PA = GEN_125[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_126 = {1{$random}};
  exp_PA = GEN_126[13:0];
  `endif
  `ifdef RANDOMIZE
  GEN_127 = {2{$random}};
  fractB_other_PA = GEN_127[50:0];
  `endif
  `ifdef RANDOMIZE
  GEN_128 = {2{$random}};
  fractA_other_PA = GEN_128[50:0];
  `endif
  `ifdef RANDOMIZE
  GEN_129 = {1{$random}};
  valid_PB = GEN_129[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_130 = {1{$random}};
  sqrtOp_PB = GEN_130[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_131 = {1{$random}};
  sign_PB = GEN_131[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_132 = {1{$random}};
  specialCodeA_PB = GEN_132[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_133 = {1{$random}};
  fractA_51_PB = GEN_133[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_134 = {1{$random}};
  specialCodeB_PB = GEN_134[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_135 = {1{$random}};
  fractB_51_PB = GEN_135[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_136 = {1{$random}};
  roundingMode_PB = GEN_136[1:0];
  `endif
  `ifdef RANDOMIZE
  GEN_137 = {1{$random}};
  exp_PB = GEN_137[13:0];
  `endif
  `ifdef RANDOMIZE
  GEN_138 = {1{$random}};
  fractA_0_PB = GEN_138[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_139 = {2{$random}};
  fractB_other_PB = GEN_139[50:0];
  `endif
  `ifdef RANDOMIZE
  GEN_140 = {1{$random}};
  valid_PC = GEN_140[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_141 = {1{$random}};
  sqrtOp_PC = GEN_141[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_142 = {1{$random}};
  sign_PC = GEN_142[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_143 = {1{$random}};
  specialCodeA_PC = GEN_143[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_144 = {1{$random}};
  fractA_51_PC = GEN_144[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_145 = {1{$random}};
  specialCodeB_PC = GEN_145[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_146 = {1{$random}};
  fractB_51_PC = GEN_146[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_147 = {1{$random}};
  roundingMode_PC = GEN_147[1:0];
  `endif
  `ifdef RANDOMIZE
  GEN_148 = {1{$random}};
  exp_PC = GEN_148[13:0];
  `endif
  `ifdef RANDOMIZE
  GEN_149 = {1{$random}};
  fractA_0_PC = GEN_149[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_150 = {2{$random}};
  fractB_other_PC = GEN_150[50:0];
  `endif
  `ifdef RANDOMIZE
  GEN_151 = {1{$random}};
  cycleNum_A = GEN_151[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_152 = {1{$random}};
  cycleNum_B = GEN_152[3:0];
  `endif
  `ifdef RANDOMIZE
  GEN_153 = {1{$random}};
  cycleNum_C = GEN_153[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_154 = {1{$random}};
  cycleNum_E = GEN_154[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_155 = {1{$random}};
  fractR0_A = GEN_155[8:0];
  `endif
  `ifdef RANDOMIZE
  GEN_156 = {1{$random}};
  hiSqrR0_A_sqrt = GEN_156[9:0];
  `endif
  `ifdef RANDOMIZE
  GEN_157 = {1{$random}};
  partNegSigma0_A = GEN_157[20:0];
  `endif
  `ifdef RANDOMIZE
  GEN_158 = {1{$random}};
  nextMulAdd9A_A = GEN_158[8:0];
  `endif
  `ifdef RANDOMIZE
  GEN_159 = {1{$random}};
  nextMulAdd9B_A = GEN_159[8:0];
  `endif
  `ifdef RANDOMIZE
  GEN_160 = {1{$random}};
  ER1_B_sqrt = GEN_160[16:0];
  `endif
  `ifdef RANDOMIZE
  GEN_161 = {1{$random}};
  ESqrR1_B_sqrt = GEN_161[31:0];
  `endif
  `ifdef RANDOMIZE
  GEN_162 = {2{$random}};
  sigX1_B = GEN_162[57:0];
  `endif
  `ifdef RANDOMIZE
  GEN_163 = {2{$random}};
  sqrSigma1_C = GEN_163[32:0];
  `endif
  `ifdef RANDOMIZE
  GEN_164 = {2{$random}};
  sigXN_C = GEN_164[57:0];
  `endif
  `ifdef RANDOMIZE
  GEN_165 = {1{$random}};
  u_C_sqrt = GEN_165[30:0];
  `endif
  `ifdef RANDOMIZE
  GEN_166 = {1{$random}};
  E_E_div = GEN_166[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_167 = {2{$random}};
  sigT_E = GEN_167[52:0];
  `endif
  `ifdef RANDOMIZE
  GEN_168 = {1{$random}};
  extraT_E = GEN_168[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_169 = {1{$random}};
  isNegRemT_E = GEN_169[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_170 = {1{$random}};
  trueEqX_E1 = GEN_170[0:0];
  `endif
  end
`endif
  always @(posedge clk) begin
    if(reset) begin
      valid_PA <= 1'h0;
    end else begin
      if(T_207) begin
        valid_PA <= entering_PA;
      end
    end
    if(1'h0) begin
    end else begin
      if(entering_PA) begin
        sqrtOp_PA <= io_sqrtOp;
      end
    end
    if(1'h0) begin
    end else begin
      if(entering_PA) begin
        if(io_sqrtOp) begin
          sign_PA <= signB_S;
        end else begin
          sign_PA <= T_164;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(entering_PA) begin
        specialCodeB_PA <= specialCodeB_S;
      end
    end
    if(1'h0) begin
    end else begin
      if(entering_PA) begin
        fractB_51_PA <= T_208;
      end
    end
    if(1'h0) begin
    end else begin
      if(entering_PA) begin
        roundingMode_PA <= io_roundingMode;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_211) begin
        specialCodeA_PA <= specialCodeA_S;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_211) begin
        fractA_51_PA <= T_212;
      end
    end
    if(1'h0) begin
    end else begin
      if(entering_PA_normalCase) begin
        if(io_sqrtOp) begin
          exp_PA <= {{2'd0}, expB_S};
        end else begin
          exp_PA <= T_222;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(entering_PA_normalCase) begin
        fractB_other_PA <= T_224;
      end
    end
    if(1'h0) begin
    end else begin
      if(entering_PA_normalCase_div) begin
        fractA_other_PA <= T_225;
      end
    end
    if(reset) begin
      valid_PB <= 1'h0;
    end else begin
      if(T_260) begin
        valid_PB <= entering_PB;
      end
    end
    if(1'h0) begin
    end else begin
      if(entering_PB) begin
        if(valid_PA) begin
          sqrtOp_PB <= sqrtOp_PA;
        end else begin
          sqrtOp_PB <= io_sqrtOp;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(entering_PB) begin
        if(valid_PA) begin
          sign_PB <= sign_PA;
        end else begin
          if(io_sqrtOp) begin
            sign_PB <= signB_S;
          end else begin
            sign_PB <= T_164;
          end
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(entering_PB) begin
        if(valid_PA) begin
          specialCodeA_PB <= specialCodeA_PA;
        end else begin
          specialCodeA_PB <= specialCodeA_S;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(entering_PB) begin
        if(valid_PA) begin
          fractA_51_PB <= fractA_51_PA;
        end else begin
          fractA_51_PB <= T_212;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(entering_PB) begin
        if(valid_PA) begin
          specialCodeB_PB <= specialCodeB_PA;
        end else begin
          specialCodeB_PB <= specialCodeB_S;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(entering_PB) begin
        if(valid_PA) begin
          fractB_51_PB <= fractB_51_PA;
        end else begin
          fractB_51_PB <= T_208;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(entering_PB) begin
        if(valid_PA) begin
          roundingMode_PB <= roundingMode_PA;
        end else begin
          roundingMode_PB <= io_roundingMode;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(entering_PB_normalCase) begin
        exp_PB <= exp_PA;
      end
    end
    if(1'h0) begin
    end else begin
      if(entering_PB_normalCase) begin
        fractA_0_PB <= T_270;
      end
    end
    if(1'h0) begin
    end else begin
      if(entering_PB_normalCase) begin
        fractB_other_PB <= fractB_other_PA;
      end
    end
    if(reset) begin
      valid_PC <= 1'h0;
    end else begin
      if(T_301) begin
        valid_PC <= entering_PC;
      end
    end
    if(1'h0) begin
    end else begin
      if(entering_PC) begin
        if(valid_PB) begin
          sqrtOp_PC <= sqrtOp_PB;
        end else begin
          sqrtOp_PC <= io_sqrtOp;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(entering_PC) begin
        if(valid_PB) begin
          sign_PC <= sign_PB;
        end else begin
          if(io_sqrtOp) begin
            sign_PC <= signB_S;
          end else begin
            sign_PC <= T_164;
          end
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(entering_PC) begin
        if(valid_PB) begin
          specialCodeA_PC <= specialCodeA_PB;
        end else begin
          specialCodeA_PC <= specialCodeA_S;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(entering_PC) begin
        if(valid_PB) begin
          fractA_51_PC <= fractA_51_PB;
        end else begin
          fractA_51_PC <= T_212;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(entering_PC) begin
        if(valid_PB) begin
          specialCodeB_PC <= specialCodeB_PB;
        end else begin
          specialCodeB_PC <= specialCodeB_S;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(entering_PC) begin
        if(valid_PB) begin
          fractB_51_PC <= fractB_51_PB;
        end else begin
          fractB_51_PC <= T_208;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(entering_PC) begin
        if(valid_PB) begin
          roundingMode_PC <= roundingMode_PB;
        end else begin
          roundingMode_PC <= io_roundingMode;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(entering_PC_normalCase) begin
        exp_PC <= exp_PB;
      end
    end
    if(1'h0) begin
    end else begin
      if(entering_PC_normalCase) begin
        fractA_0_PC <= fractA_0_PB;
      end
    end
    if(1'h0) begin
    end else begin
      if(entering_PC_normalCase) begin
        fractB_other_PC <= fractB_other_PB;
      end
    end
    if(reset) begin
      cycleNum_A <= 3'h0;
    end else begin
      if(T_375) begin
        cycleNum_A <= T_390;
      end
    end
    if(reset) begin
      cycleNum_B <= 4'h0;
    end else begin
      if(T_405) begin
        if(cyc_A1) begin
          if(sqrtOp_PA) begin
            cycleNum_B <= 4'ha;
          end else begin
            cycleNum_B <= 4'h6;
          end
        end else begin
          cycleNum_B <= T_411;
        end
      end
    end
    if(reset) begin
      cycleNum_C <= 3'h0;
    end else begin
      if(T_465) begin
        if(cyc_B1) begin
          if(sqrtOp_PB) begin
            cycleNum_C <= 3'h6;
          end else begin
            cycleNum_C <= 3'h5;
          end
        end else begin
          cycleNum_C <= T_471;
        end
      end
    end
    if(reset) begin
      cycleNum_E <= 3'h0;
    end else begin
      if(T_496) begin
        if(cyc_C1) begin
          cycleNum_E <= 3'h4;
        end else begin
          cycleNum_E <= T_500;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_808) begin
        fractR0_A <= T_809;
      end
    end
    if(1'h0) begin
    end else begin
      hiSqrR0_A_sqrt <= GEN_38[9:0];
    end
    if(1'h0) begin
    end else begin
      if(T_811) begin
        partNegSigma0_A <= T_814;
      end
    end
    if(1'h0) begin
    end else begin
      nextMulAdd9A_A <= GEN_40[8:0];
    end
    if(1'h0) begin
    end else begin
      if(T_840) begin
        nextMulAdd9B_A <= T_857;
      end
    end
    if(1'h0) begin
    end else begin
      if(cyc_A1_sqrt) begin
        if(T_664) begin
          ER1_B_sqrt <= T_807;
        end else begin
          ER1_B_sqrt <= {{1'd0}, r1_A1};
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(cyc_B8_sqrt) begin
        ESqrR1_B_sqrt <= ESqrR1_B8_sqrt;
      end
    end
    if(1'h0) begin
    end else begin
      if(cyc_B3) begin
        sigX1_B <= sigXNU_B3_CX;
      end
    end
    if(1'h0) begin
    end else begin
      if(cyc_B1) begin
        sqrSigma1_C <= sqrSigma1_B1;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_1022) begin
        sigXN_C <= sigXNU_B3_CX;
      end
    end
    if(1'h0) begin
    end else begin
      if(cyc_C5_sqrt) begin
        u_C_sqrt <= T_1023;
      end
    end
    if(1'h0) begin
    end else begin
      if(cyc_C1) begin
        E_E_div <= E_C1_div;
      end
    end
    if(1'h0) begin
    end else begin
      if(cyc_C1) begin
        sigT_E <= T_1024;
      end
    end
    if(1'h0) begin
    end else begin
      if(cyc_C1) begin
        extraT_E <= T_1025;
      end
    end
    if(1'h0) begin
    end else begin
      if(cyc_E2) begin
        if(sqrtOp_PC) begin
          isNegRemT_E <= T_1026;
        end else begin
          isNegRemT_E <= T_1027;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(cyc_E2) begin
        trueEqX_E1 <= T_1038;
      end
    end
  end
endmodule
module Mul54(
  input   clk,
  input   reset,
  input   io_val_s0,
  input   io_latch_a_s0,
  input  [53:0] io_a_s0,
  input   io_latch_b_s0,
  input  [53:0] io_b_s0,
  input  [104:0] io_c_s2,
  output [104:0] io_result_s3
);
  reg  val_s1;
  reg [31:0] GEN_7;
  reg  val_s2;
  reg [31:0] GEN_8;
  reg [53:0] reg_a_s1;
  reg [63:0] GEN_9;
  reg [53:0] reg_b_s1;
  reg [63:0] GEN_10;
  reg [53:0] reg_a_s2;
  reg [63:0] GEN_11;
  reg [53:0] reg_b_s2;
  reg [63:0] GEN_12;
  reg [104:0] reg_result_s3;
  reg [127:0] GEN_13;
  wire [53:0] GEN_0;
  wire [53:0] GEN_1;
  wire [53:0] GEN_2;
  wire [53:0] GEN_3;
  wire [53:0] GEN_4;
  wire [53:0] GEN_5;
  wire [107:0] T_14;
  wire [104:0] T_15;
  wire [105:0] T_16;
  wire [104:0] T_17;
  wire [104:0] GEN_6;
  assign io_result_s3 = reg_result_s3;
  assign GEN_0 = io_latch_a_s0 ? io_a_s0 : reg_a_s1;
  assign GEN_1 = io_latch_b_s0 ? io_b_s0 : reg_b_s1;
  assign GEN_2 = io_val_s0 ? GEN_0 : reg_a_s1;
  assign GEN_3 = io_val_s0 ? GEN_1 : reg_b_s1;
  assign GEN_4 = val_s1 ? reg_a_s1 : reg_a_s2;
  assign GEN_5 = val_s1 ? reg_b_s1 : reg_b_s2;
  assign T_14 = reg_a_s2 * reg_b_s2;
  assign T_15 = T_14[104:0];
  assign T_16 = T_15 + io_c_s2;
  assign T_17 = T_16[104:0];
  assign GEN_6 = val_s2 ? T_17 : reg_result_s3;
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifndef verilator
      #0.002;
    `endif
  `ifdef RANDOMIZE
  GEN_7 = {1{$random}};
  val_s1 = GEN_7[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_8 = {1{$random}};
  val_s2 = GEN_8[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_9 = {2{$random}};
  reg_a_s1 = GEN_9[53:0];
  `endif
  `ifdef RANDOMIZE
  GEN_10 = {2{$random}};
  reg_b_s1 = GEN_10[53:0];
  `endif
  `ifdef RANDOMIZE
  GEN_11 = {2{$random}};
  reg_a_s2 = GEN_11[53:0];
  `endif
  `ifdef RANDOMIZE
  GEN_12 = {2{$random}};
  reg_b_s2 = GEN_12[53:0];
  `endif
  `ifdef RANDOMIZE
  GEN_13 = {4{$random}};
  reg_result_s3 = GEN_13[104:0];
  `endif
  end
`endif
  always @(posedge clk) begin
    if(1'h0) begin
    end else begin
      val_s1 <= io_val_s0;
    end
    if(1'h0) begin
    end else begin
      val_s2 <= val_s1;
    end
    if(1'h0) begin
    end else begin
      if(io_val_s0) begin
        if(io_latch_a_s0) begin
          reg_a_s1 <= io_a_s0;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(io_val_s0) begin
        if(io_latch_b_s0) begin
          reg_b_s1 <= io_b_s0;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(val_s1) begin
        reg_a_s2 <= reg_a_s1;
      end
    end
    if(1'h0) begin
    end else begin
      if(val_s1) begin
        reg_b_s2 <= reg_b_s1;
      end
    end
    if(1'h0) begin
    end else begin
      if(val_s2) begin
        reg_result_s3 <= T_17;
      end
    end
  end
endmodule
module DivSqrtRecF64(
  input   clk,
  input   reset,
  output  io_inReady_div,
  output  io_inReady_sqrt,
  input   io_inValid,
  input   io_sqrtOp,
  input  [64:0] io_a,
  input  [64:0] io_b,
  input  [1:0] io_roundingMode,
  output  io_outValid_div,
  output  io_outValid_sqrt,
  output [64:0] io_out,
  output [4:0] io_exceptionFlags
);
  wire  ds_clk;
  wire  ds_reset;
  wire  ds_io_inReady_div;
  wire  ds_io_inReady_sqrt;
  wire  ds_io_inValid;
  wire  ds_io_sqrtOp;
  wire [64:0] ds_io_a;
  wire [64:0] ds_io_b;
  wire [1:0] ds_io_roundingMode;
  wire  ds_io_outValid_div;
  wire  ds_io_outValid_sqrt;
  wire [64:0] ds_io_out;
  wire [4:0] ds_io_exceptionFlags;
  wire [3:0] ds_io_usingMulAdd;
  wire  ds_io_latchMulAddA_0;
  wire [53:0] ds_io_mulAddA_0;
  wire  ds_io_latchMulAddB_0;
  wire [53:0] ds_io_mulAddB_0;
  wire [104:0] ds_io_mulAddC_2;
  wire [104:0] ds_io_mulAddResult_3;
  wire  mul_clk;
  wire  mul_reset;
  wire  mul_io_val_s0;
  wire  mul_io_latch_a_s0;
  wire [53:0] mul_io_a_s0;
  wire  mul_io_latch_b_s0;
  wire [53:0] mul_io_b_s0;
  wire [104:0] mul_io_c_s2;
  wire [104:0] mul_io_result_s3;
  wire  T_11;
  DivSqrtRecF64_mulAddZ31 ds (
    .clk(ds_clk),
    .reset(ds_reset),
    .io_inReady_div(ds_io_inReady_div),
    .io_inReady_sqrt(ds_io_inReady_sqrt),
    .io_inValid(ds_io_inValid),
    .io_sqrtOp(ds_io_sqrtOp),
    .io_a(ds_io_a),
    .io_b(ds_io_b),
    .io_roundingMode(ds_io_roundingMode),
    .io_outValid_div(ds_io_outValid_div),
    .io_outValid_sqrt(ds_io_outValid_sqrt),
    .io_out(ds_io_out),
    .io_exceptionFlags(ds_io_exceptionFlags),
    .io_usingMulAdd(ds_io_usingMulAdd),
    .io_latchMulAddA_0(ds_io_latchMulAddA_0),
    .io_mulAddA_0(ds_io_mulAddA_0),
    .io_latchMulAddB_0(ds_io_latchMulAddB_0),
    .io_mulAddB_0(ds_io_mulAddB_0),
    .io_mulAddC_2(ds_io_mulAddC_2),
    .io_mulAddResult_3(ds_io_mulAddResult_3)
  );
  Mul54 mul (
    .clk(mul_clk),
    .reset(mul_reset),
    .io_val_s0(mul_io_val_s0),
    .io_latch_a_s0(mul_io_latch_a_s0),
    .io_a_s0(mul_io_a_s0),
    .io_latch_b_s0(mul_io_latch_b_s0),
    .io_b_s0(mul_io_b_s0),
    .io_c_s2(mul_io_c_s2),
    .io_result_s3(mul_io_result_s3)
  );
  assign io_inReady_div = ds_io_inReady_div;
  assign io_inReady_sqrt = ds_io_inReady_sqrt;
  assign io_outValid_div = ds_io_outValid_div;
  assign io_outValid_sqrt = ds_io_outValid_sqrt;
  assign io_out = ds_io_out;
  assign io_exceptionFlags = ds_io_exceptionFlags;
  assign ds_clk = clk;
  assign ds_reset = reset;
  assign ds_io_inValid = io_inValid;
  assign ds_io_sqrtOp = io_sqrtOp;
  assign ds_io_a = io_a;
  assign ds_io_b = io_b;
  assign ds_io_roundingMode = io_roundingMode;
  assign ds_io_mulAddResult_3 = mul_io_result_s3;
  assign mul_clk = clk;
  assign mul_reset = reset;
  assign mul_io_val_s0 = T_11;
  assign mul_io_latch_a_s0 = ds_io_latchMulAddA_0;
  assign mul_io_a_s0 = ds_io_mulAddA_0;
  assign mul_io_latch_b_s0 = ds_io_latchMulAddB_0;
  assign mul_io_b_s0 = ds_io_mulAddB_0;
  assign mul_io_c_s2 = ds_io_mulAddC_2;
  assign T_11 = ds_io_usingMulAdd[0];
endmodule
module RecFNToRecFN_4(
  input   clk,
  input   reset,
  input  [64:0] io_in,
  input  [1:0] io_roundingMode,
  output [32:0] io_out,
  output [4:0] io_exceptionFlags
);
  wire [11:0] T_4;
  wire [2:0] T_5;
  wire  T_7;
  wire [1:0] T_8;
  wire  T_10;
  wire  T_18_sign;
  wire  T_18_isNaN;
  wire  T_18_isInf;
  wire  T_18_isZero;
  wire [12:0] T_18_sExp;
  wire [55:0] T_18_sig;
  wire  T_25;
  wire  T_26;
  wire  T_27;
  wire  T_30;
  wire  T_31;
  wire [12:0] T_32;
  wire  T_35;
  wire [51:0] T_36;
  wire [53:0] T_38;
  wire [1:0] T_39;
  wire [55:0] T_40;
  wire [13:0] T_42;
  wire  outRawFloat_sign;
  wire  outRawFloat_isNaN;
  wire  outRawFloat_isInf;
  wire  outRawFloat_isZero;
  wire [9:0] outRawFloat_sExp;
  wire [26:0] outRawFloat_sig;
  wire  T_57;
  wire [3:0] T_58;
  wire  T_60;
  wire [8:0] T_68;
  wire [8:0] T_69;
  wire [9:0] T_70;
  wire [9:0] T_71;
  wire [25:0] T_72;
  wire [29:0] T_73;
  wire  T_75;
  wire [26:0] T_76;
  wire  T_77;
  wire  T_79;
  wire  invalidExc;
  wire  RoundRawFNToRecFN_1_1_clk;
  wire  RoundRawFNToRecFN_1_1_reset;
  wire  RoundRawFNToRecFN_1_1_io_invalidExc;
  wire  RoundRawFNToRecFN_1_1_io_infiniteExc;
  wire  RoundRawFNToRecFN_1_1_io_in_sign;
  wire  RoundRawFNToRecFN_1_1_io_in_isNaN;
  wire  RoundRawFNToRecFN_1_1_io_in_isInf;
  wire  RoundRawFNToRecFN_1_1_io_in_isZero;
  wire [9:0] RoundRawFNToRecFN_1_1_io_in_sExp;
  wire [26:0] RoundRawFNToRecFN_1_1_io_in_sig;
  wire [1:0] RoundRawFNToRecFN_1_1_io_roundingMode;
  wire [32:0] RoundRawFNToRecFN_1_1_io_out;
  wire [4:0] RoundRawFNToRecFN_1_1_io_exceptionFlags;
  RoundRawFNToRecFN RoundRawFNToRecFN_1_1 (
    .clk(RoundRawFNToRecFN_1_1_clk),
    .reset(RoundRawFNToRecFN_1_1_reset),
    .io_invalidExc(RoundRawFNToRecFN_1_1_io_invalidExc),
    .io_infiniteExc(RoundRawFNToRecFN_1_1_io_infiniteExc),
    .io_in_sign(RoundRawFNToRecFN_1_1_io_in_sign),
    .io_in_isNaN(RoundRawFNToRecFN_1_1_io_in_isNaN),
    .io_in_isInf(RoundRawFNToRecFN_1_1_io_in_isInf),
    .io_in_isZero(RoundRawFNToRecFN_1_1_io_in_isZero),
    .io_in_sExp(RoundRawFNToRecFN_1_1_io_in_sExp),
    .io_in_sig(RoundRawFNToRecFN_1_1_io_in_sig),
    .io_roundingMode(RoundRawFNToRecFN_1_1_io_roundingMode),
    .io_out(RoundRawFNToRecFN_1_1_io_out),
    .io_exceptionFlags(RoundRawFNToRecFN_1_1_io_exceptionFlags)
  );
  assign io_out = RoundRawFNToRecFN_1_1_io_out;
  assign io_exceptionFlags = RoundRawFNToRecFN_1_1_io_exceptionFlags;
  assign T_4 = io_in[63:52];
  assign T_5 = T_4[11:9];
  assign T_7 = T_5 == 3'h0;
  assign T_8 = T_4[11:10];
  assign T_10 = T_8 == 2'h3;
  assign T_18_sign = T_25;
  assign T_18_isNaN = T_27;
  assign T_18_isInf = T_31;
  assign T_18_isZero = T_7;
  assign T_18_sExp = T_32;
  assign T_18_sig = T_40;
  assign T_25 = io_in[64];
  assign T_26 = T_4[9];
  assign T_27 = T_10 & T_26;
  assign T_30 = T_26 == 1'h0;
  assign T_31 = T_10 & T_30;
  assign T_32 = {1'b0,$signed(T_4)};
  assign T_35 = T_7 == 1'h0;
  assign T_36 = io_in[51:0];
  assign T_38 = {T_36,2'h0};
  assign T_39 = {1'h0,T_35};
  assign T_40 = {T_39,T_38};
  assign T_42 = $signed(T_18_sExp) + $signed(13'sh1900);
  assign outRawFloat_sign = T_18_sign;
  assign outRawFloat_isNaN = T_18_isNaN;
  assign outRawFloat_isInf = T_18_isInf;
  assign outRawFloat_isZero = T_18_isZero;
  assign outRawFloat_sExp = T_71;
  assign outRawFloat_sig = T_76;
  assign T_57 = $signed(T_42) < $signed(14'sh0);
  assign T_58 = T_42[12:9];
  assign T_60 = T_58 != 4'h0;
  assign T_68 = T_42[8:0];
  assign T_69 = T_60 ? 9'h1fc : T_68;
  assign T_70 = {T_57,T_69};
  assign T_71 = $signed(T_70);
  assign T_72 = T_18_sig[55:30];
  assign T_73 = T_18_sig[29:0];
  assign T_75 = T_73 != 30'h0;
  assign T_76 = {T_72,T_75};
  assign T_77 = outRawFloat_sig[24];
  assign T_79 = T_77 == 1'h0;
  assign invalidExc = outRawFloat_isNaN & T_79;
  assign RoundRawFNToRecFN_1_1_clk = clk;
  assign RoundRawFNToRecFN_1_1_reset = reset;
  assign RoundRawFNToRecFN_1_1_io_invalidExc = invalidExc;
  assign RoundRawFNToRecFN_1_1_io_infiniteExc = 1'h0;
  assign RoundRawFNToRecFN_1_1_io_in_sign = outRawFloat_sign;
  assign RoundRawFNToRecFN_1_1_io_in_isNaN = outRawFloat_isNaN;
  assign RoundRawFNToRecFN_1_1_io_in_isInf = outRawFloat_isInf;
  assign RoundRawFNToRecFN_1_1_io_in_isZero = outRawFloat_isZero;
  assign RoundRawFNToRecFN_1_1_io_in_sExp = outRawFloat_sExp;
  assign RoundRawFNToRecFN_1_1_io_in_sig = outRawFloat_sig;
  assign RoundRawFNToRecFN_1_1_io_roundingMode = io_roundingMode;
endmodule
module FPU(
  input   clk,
  input   reset,
  input  [31:0] io_inst,
  input  [63:0] io_fromint_data,
  input  [2:0] io_fcsr_rm,
  output  io_fcsr_flags_valid,
  output [4:0] io_fcsr_flags_bits,
  output [63:0] io_store_data,
  output [63:0] io_toint_data,
  input   io_dmem_resp_val,
  input  [2:0] io_dmem_resp_type,
  input  [4:0] io_dmem_resp_tag,
  input  [63:0] io_dmem_resp_data,
  input   io_valid,
  output  io_fcsr_rdy,
  output  io_nack_mem,
  output  io_illegal_rm,
  input   io_killx,
  input   io_killm,
  output [4:0] io_dec_cmd,
  output  io_dec_ldst,
  output  io_dec_wen,
  output  io_dec_ren1,
  output  io_dec_ren2,
  output  io_dec_ren3,
  output  io_dec_swap12,
  output  io_dec_swap23,
  output  io_dec_single,
  output  io_dec_fromint,
  output  io_dec_toint,
  output  io_dec_fastpipe,
  output  io_dec_fma,
  output  io_dec_div,
  output  io_dec_sqrt,
  output  io_dec_round,
  output  io_dec_wflags,
  output  io_sboard_set,
  output  io_sboard_clr,
  output [4:0] io_sboard_clra,
  output  io_cp_req_ready,
  input   io_cp_req_valid,
  input  [4:0] io_cp_req_bits_cmd,
  input   io_cp_req_bits_ldst,
  input   io_cp_req_bits_wen,
  input   io_cp_req_bits_ren1,
  input   io_cp_req_bits_ren2,
  input   io_cp_req_bits_ren3,
  input   io_cp_req_bits_swap12,
  input   io_cp_req_bits_swap23,
  input   io_cp_req_bits_single,
  input   io_cp_req_bits_fromint,
  input   io_cp_req_bits_toint,
  input   io_cp_req_bits_fastpipe,
  input   io_cp_req_bits_fma,
  input   io_cp_req_bits_div,
  input   io_cp_req_bits_sqrt,
  input   io_cp_req_bits_round,
  input   io_cp_req_bits_wflags,
  input  [2:0] io_cp_req_bits_rm,
  input  [1:0] io_cp_req_bits_typ,
  input  [64:0] io_cp_req_bits_in1,
  input  [64:0] io_cp_req_bits_in2,
  input  [64:0] io_cp_req_bits_in3,
  input   io_cp_resp_ready,
  output  io_cp_resp_valid,
  output [64:0] io_cp_resp_bits_data,
  output [4:0] io_cp_resp_bits_exc
);
  reg  ex_reg_valid;
  reg [31:0] GEN_57;
  wire  req_valid;
  reg [31:0] ex_reg_inst;
  reg [31:0] GEN_58;
  wire [31:0] GEN_0;
  wire  T_193;
  wire  ex_cp_valid;
  wire  T_195;
  wire  T_196;
  wire  T_197;
  reg  mem_reg_valid;
  reg [31:0] GEN_59;
  reg [31:0] mem_reg_inst;
  reg [31:0] GEN_60;
  wire [31:0] GEN_1;
  reg  mem_cp_valid;
  reg [31:0] GEN_76;
  wire  T_200;
  wire  T_202;
  wire  killm;
  wire  T_204;
  wire  T_205;
  wire  T_206;
  reg  wb_reg_valid;
  reg [31:0] GEN_85;
  reg  wb_cp_valid;
  reg [31:0] GEN_86;
  wire  fp_decoder_clk;
  wire  fp_decoder_reset;
  wire [31:0] fp_decoder_io_inst;
  wire [4:0] fp_decoder_io_sigs_cmd;
  wire  fp_decoder_io_sigs_ldst;
  wire  fp_decoder_io_sigs_wen;
  wire  fp_decoder_io_sigs_ren1;
  wire  fp_decoder_io_sigs_ren2;
  wire  fp_decoder_io_sigs_ren3;
  wire  fp_decoder_io_sigs_swap12;
  wire  fp_decoder_io_sigs_swap23;
  wire  fp_decoder_io_sigs_single;
  wire  fp_decoder_io_sigs_fromint;
  wire  fp_decoder_io_sigs_toint;
  wire  fp_decoder_io_sigs_fastpipe;
  wire  fp_decoder_io_sigs_fma;
  wire  fp_decoder_io_sigs_div;
  wire  fp_decoder_io_sigs_sqrt;
  wire  fp_decoder_io_sigs_round;
  wire  fp_decoder_io_sigs_wflags;
  wire [4:0] cp_ctrl_cmd;
  wire  cp_ctrl_ldst;
  wire  cp_ctrl_wen;
  wire  cp_ctrl_ren1;
  wire  cp_ctrl_ren2;
  wire  cp_ctrl_ren3;
  wire  cp_ctrl_swap12;
  wire  cp_ctrl_swap23;
  wire  cp_ctrl_single;
  wire  cp_ctrl_fromint;
  wire  cp_ctrl_toint;
  wire  cp_ctrl_fastpipe;
  wire  cp_ctrl_fma;
  wire  cp_ctrl_div;
  wire  cp_ctrl_sqrt;
  wire  cp_ctrl_round;
  wire  cp_ctrl_wflags;
  reg [4:0] T_246_cmd;
  reg [31:0] GEN_87;
  reg  T_246_ldst;
  reg [31:0] GEN_88;
  reg  T_246_wen;
  reg [31:0] GEN_89;
  reg  T_246_ren1;
  reg [31:0] GEN_128;
  reg  T_246_ren2;
  reg [31:0] GEN_129;
  reg  T_246_ren3;
  reg [31:0] GEN_130;
  reg  T_246_swap12;
  reg [31:0] GEN_131;
  reg  T_246_swap23;
  reg [31:0] GEN_132;
  reg  T_246_single;
  reg [31:0] GEN_133;
  reg  T_246_fromint;
  reg [31:0] GEN_134;
  reg  T_246_toint;
  reg [31:0] GEN_135;
  reg  T_246_fastpipe;
  reg [31:0] GEN_136;
  reg  T_246_fma;
  reg [31:0] GEN_137;
  reg  T_246_div;
  reg [31:0] GEN_138;
  reg  T_246_sqrt;
  reg [31:0] GEN_139;
  reg  T_246_round;
  reg [31:0] GEN_140;
  reg  T_246_wflags;
  reg [31:0] GEN_141;
  wire [4:0] GEN_2;
  wire  GEN_3;
  wire  GEN_4;
  wire  GEN_5;
  wire  GEN_6;
  wire  GEN_7;
  wire  GEN_8;
  wire  GEN_9;
  wire  GEN_10;
  wire  GEN_11;
  wire  GEN_12;
  wire  GEN_13;
  wire  GEN_14;
  wire  GEN_15;
  wire  GEN_16;
  wire  GEN_17;
  wire  GEN_18;
  wire [4:0] ex_ctrl_cmd;
  wire  ex_ctrl_ldst;
  wire  ex_ctrl_wen;
  wire  ex_ctrl_ren1;
  wire  ex_ctrl_ren2;
  wire  ex_ctrl_ren3;
  wire  ex_ctrl_swap12;
  wire  ex_ctrl_swap23;
  wire  ex_ctrl_single;
  wire  ex_ctrl_fromint;
  wire  ex_ctrl_toint;
  wire  ex_ctrl_fastpipe;
  wire  ex_ctrl_fma;
  wire  ex_ctrl_div;
  wire  ex_ctrl_sqrt;
  wire  ex_ctrl_round;
  wire  ex_ctrl_wflags;
  reg [4:0] mem_ctrl_cmd;
  reg [31:0] GEN_142;
  reg  mem_ctrl_ldst;
  reg [31:0] GEN_143;
  reg  mem_ctrl_wen;
  reg [31:0] GEN_144;
  reg  mem_ctrl_ren1;
  reg [31:0] GEN_145;
  reg  mem_ctrl_ren2;
  reg [31:0] GEN_146;
  reg  mem_ctrl_ren3;
  reg [31:0] GEN_147;
  reg  mem_ctrl_swap12;
  reg [31:0] GEN_148;
  reg  mem_ctrl_swap23;
  reg [31:0] GEN_149;
  reg  mem_ctrl_single;
  reg [31:0] GEN_150;
  reg  mem_ctrl_fromint;
  reg [31:0] GEN_151;
  reg  mem_ctrl_toint;
  reg [31:0] GEN_152;
  reg  mem_ctrl_fastpipe;
  reg [31:0] GEN_153;
  reg  mem_ctrl_fma;
  reg [31:0] GEN_154;
  reg  mem_ctrl_div;
  reg [31:0] GEN_155;
  reg  mem_ctrl_sqrt;
  reg [31:0] GEN_156;
  reg  mem_ctrl_round;
  reg [31:0] GEN_157;
  reg  mem_ctrl_wflags;
  reg [31:0] GEN_158;
  wire [4:0] GEN_19;
  wire  GEN_20;
  wire  GEN_21;
  wire  GEN_22;
  wire  GEN_23;
  wire  GEN_24;
  wire  GEN_25;
  wire  GEN_26;
  wire  GEN_27;
  wire  GEN_28;
  wire  GEN_29;
  wire  GEN_30;
  wire  GEN_31;
  wire  GEN_32;
  wire  GEN_33;
  wire  GEN_34;
  wire  GEN_35;
  reg [4:0] wb_ctrl_cmd;
  reg [31:0] GEN_159;
  reg  wb_ctrl_ldst;
  reg [31:0] GEN_160;
  reg  wb_ctrl_wen;
  reg [31:0] GEN_161;
  reg  wb_ctrl_ren1;
  reg [31:0] GEN_162;
  reg  wb_ctrl_ren2;
  reg [31:0] GEN_163;
  reg  wb_ctrl_ren3;
  reg [31:0] GEN_164;
  reg  wb_ctrl_swap12;
  reg [31:0] GEN_165;
  reg  wb_ctrl_swap23;
  reg [31:0] GEN_166;
  reg  wb_ctrl_single;
  reg [31:0] GEN_167;
  reg  wb_ctrl_fromint;
  reg [31:0] GEN_168;
  reg  wb_ctrl_toint;
  reg [31:0] GEN_169;
  reg  wb_ctrl_fastpipe;
  reg [31:0] GEN_170;
  reg  wb_ctrl_fma;
  reg [31:0] GEN_171;
  reg  wb_ctrl_div;
  reg [31:0] GEN_172;
  reg  wb_ctrl_sqrt;
  reg [31:0] GEN_173;
  reg  wb_ctrl_round;
  reg [31:0] GEN_174;
  reg  wb_ctrl_wflags;
  reg [31:0] GEN_175;
  wire [4:0] GEN_36;
  wire  GEN_37;
  wire  GEN_38;
  wire  GEN_39;
  wire  GEN_40;
  wire  GEN_41;
  wire  GEN_42;
  wire  GEN_43;
  wire  GEN_44;
  wire  GEN_45;
  wire  GEN_46;
  wire  GEN_47;
  wire  GEN_48;
  wire  GEN_49;
  wire  GEN_50;
  wire  GEN_51;
  wire  GEN_52;
  reg  load_wb;
  reg [31:0] GEN_176;
  wire  T_315;
  wire  T_316;
  wire  T_317;
  reg  load_wb_single;
  reg [31:0] GEN_177;
  wire  GEN_53;
  reg [63:0] load_wb_data;
  reg [63:0] GEN_178;
  wire [63:0] GEN_54;
  reg [4:0] load_wb_tag;
  reg [31:0] GEN_179;
  wire [4:0] GEN_55;
  wire  T_318;
  wire [7:0] T_319;
  wire [22:0] T_320;
  wire  T_322;
  wire  T_324;
  wire  T_325;
  wire [31:0] GEN_102;
  wire [31:0] T_326;
  wire [15:0] T_327;
  wire [15:0] T_328;
  wire  T_330;
  wire [7:0] T_331;
  wire [7:0] T_332;
  wire  T_334;
  wire [3:0] T_335;
  wire [3:0] T_336;
  wire  T_338;
  wire  T_339;
  wire  T_341;
  wire  T_343;
  wire [1:0] T_345;
  wire [1:0] T_346;
  wire  T_347;
  wire  T_349;
  wire  T_351;
  wire [1:0] T_353;
  wire [1:0] T_354;
  wire [1:0] T_355;
  wire [2:0] T_356;
  wire [3:0] T_357;
  wire [3:0] T_358;
  wire  T_360;
  wire  T_361;
  wire  T_363;
  wire  T_365;
  wire [1:0] T_367;
  wire [1:0] T_368;
  wire  T_369;
  wire  T_371;
  wire  T_373;
  wire [1:0] T_375;
  wire [1:0] T_376;
  wire [1:0] T_377;
  wire [2:0] T_378;
  wire [2:0] T_379;
  wire [3:0] T_380;
  wire [7:0] T_381;
  wire [7:0] T_382;
  wire  T_384;
  wire [3:0] T_385;
  wire [3:0] T_386;
  wire  T_388;
  wire  T_389;
  wire  T_391;
  wire  T_393;
  wire [1:0] T_395;
  wire [1:0] T_396;
  wire  T_397;
  wire  T_399;
  wire  T_401;
  wire [1:0] T_403;
  wire [1:0] T_404;
  wire [1:0] T_405;
  wire [2:0] T_406;
  wire [3:0] T_407;
  wire [3:0] T_408;
  wire  T_410;
  wire  T_411;
  wire  T_413;
  wire  T_415;
  wire [1:0] T_417;
  wire [1:0] T_418;
  wire  T_419;
  wire  T_421;
  wire  T_423;
  wire [1:0] T_425;
  wire [1:0] T_426;
  wire [1:0] T_427;
  wire [2:0] T_428;
  wire [2:0] T_429;
  wire [3:0] T_430;
  wire [3:0] T_431;
  wire [4:0] T_432;
  wire [4:0] T_433;
  wire [53:0] GEN_103;
  wire [53:0] T_434;
  wire [21:0] T_435;
  wire [22:0] T_437;
  wire [8:0] GEN_104;
  wire [8:0] T_443;
  wire [8:0] T_444;
  wire [1:0] T_448;
  wire [7:0] GEN_105;
  wire [7:0] T_449;
  wire [8:0] GEN_106;
  wire [9:0] T_450;
  wire [8:0] T_451;
  wire [1:0] T_452;
  wire  T_454;
  wire  T_456;
  wire  T_457;
  wire [2:0] T_461;
  wire [8:0] GEN_107;
  wire [8:0] T_462;
  wire [8:0] T_463;
  wire [8:0] T_464;
  wire [6:0] GEN_108;
  wire [6:0] T_465;
  wire [8:0] GEN_109;
  wire [8:0] T_466;
  wire [22:0] T_467;
  wire [9:0] T_468;
  wire [32:0] rec_s;
  wire  T_469;
  wire [10:0] T_470;
  wire [51:0] T_471;
  wire  T_473;
  wire  T_475;
  wire  T_476;
  wire [63:0] GEN_110;
  wire [63:0] T_477;
  wire [31:0] T_478;
  wire [31:0] T_479;
  wire  T_481;
  wire [15:0] T_482;
  wire [15:0] T_483;
  wire  T_485;
  wire [7:0] T_486;
  wire [7:0] T_487;
  wire  T_489;
  wire [3:0] T_490;
  wire [3:0] T_491;
  wire  T_493;
  wire  T_494;
  wire  T_496;
  wire  T_498;
  wire [1:0] T_500;
  wire [1:0] T_501;
  wire  T_502;
  wire  T_504;
  wire  T_506;
  wire [1:0] T_508;
  wire [1:0] T_509;
  wire [1:0] T_510;
  wire [2:0] T_511;
  wire [3:0] T_512;
  wire [3:0] T_513;
  wire  T_515;
  wire  T_516;
  wire  T_518;
  wire  T_520;
  wire [1:0] T_522;
  wire [1:0] T_523;
  wire  T_524;
  wire  T_526;
  wire  T_528;
  wire [1:0] T_530;
  wire [1:0] T_531;
  wire [1:0] T_532;
  wire [2:0] T_533;
  wire [2:0] T_534;
  wire [3:0] T_535;
  wire [7:0] T_536;
  wire [7:0] T_537;
  wire  T_539;
  wire [3:0] T_540;
  wire [3:0] T_541;
  wire  T_543;
  wire  T_544;
  wire  T_546;
  wire  T_548;
  wire [1:0] T_550;
  wire [1:0] T_551;
  wire  T_552;
  wire  T_554;
  wire  T_556;
  wire [1:0] T_558;
  wire [1:0] T_559;
  wire [1:0] T_560;
  wire [2:0] T_561;
  wire [3:0] T_562;
  wire [3:0] T_563;
  wire  T_565;
  wire  T_566;
  wire  T_568;
  wire  T_570;
  wire [1:0] T_572;
  wire [1:0] T_573;
  wire  T_574;
  wire  T_576;
  wire  T_578;
  wire [1:0] T_580;
  wire [1:0] T_581;
  wire [1:0] T_582;
  wire [2:0] T_583;
  wire [2:0] T_584;
  wire [3:0] T_585;
  wire [3:0] T_586;
  wire [4:0] T_587;
  wire [15:0] T_588;
  wire [15:0] T_589;
  wire  T_591;
  wire [7:0] T_592;
  wire [7:0] T_593;
  wire  T_595;
  wire [3:0] T_596;
  wire [3:0] T_597;
  wire  T_599;
  wire  T_600;
  wire  T_602;
  wire  T_604;
  wire [1:0] T_606;
  wire [1:0] T_607;
  wire  T_608;
  wire  T_610;
  wire  T_612;
  wire [1:0] T_614;
  wire [1:0] T_615;
  wire [1:0] T_616;
  wire [2:0] T_617;
  wire [3:0] T_618;
  wire [3:0] T_619;
  wire  T_621;
  wire  T_622;
  wire  T_624;
  wire  T_626;
  wire [1:0] T_628;
  wire [1:0] T_629;
  wire  T_630;
  wire  T_632;
  wire  T_634;
  wire [1:0] T_636;
  wire [1:0] T_637;
  wire [1:0] T_638;
  wire [2:0] T_639;
  wire [2:0] T_640;
  wire [3:0] T_641;
  wire [7:0] T_642;
  wire [7:0] T_643;
  wire  T_645;
  wire [3:0] T_646;
  wire [3:0] T_647;
  wire  T_649;
  wire  T_650;
  wire  T_652;
  wire  T_654;
  wire [1:0] T_656;
  wire [1:0] T_657;
  wire  T_658;
  wire  T_660;
  wire  T_662;
  wire [1:0] T_664;
  wire [1:0] T_665;
  wire [1:0] T_666;
  wire [2:0] T_667;
  wire [3:0] T_668;
  wire [3:0] T_669;
  wire  T_671;
  wire  T_672;
  wire  T_674;
  wire  T_676;
  wire [1:0] T_678;
  wire [1:0] T_679;
  wire  T_680;
  wire  T_682;
  wire  T_684;
  wire [1:0] T_686;
  wire [1:0] T_687;
  wire [1:0] T_688;
  wire [2:0] T_689;
  wire [2:0] T_690;
  wire [3:0] T_691;
  wire [3:0] T_692;
  wire [4:0] T_693;
  wire [4:0] T_694;
  wire [5:0] T_695;
  wire [5:0] T_696;
  wire [114:0] GEN_111;
  wire [114:0] T_697;
  wire [50:0] T_698;
  wire [51:0] T_700;
  wire [11:0] GEN_112;
  wire [11:0] T_706;
  wire [11:0] T_707;
  wire [1:0] T_711;
  wire [10:0] GEN_113;
  wire [10:0] T_712;
  wire [11:0] GEN_114;
  wire [12:0] T_713;
  wire [11:0] T_714;
  wire [1:0] T_715;
  wire  T_717;
  wire  T_719;
  wire  T_720;
  wire [2:0] T_724;
  wire [11:0] GEN_115;
  wire [11:0] T_725;
  wire [11:0] T_726;
  wire [11:0] T_727;
  wire [9:0] GEN_116;
  wire [9:0] T_728;
  wire [11:0] GEN_117;
  wire [11:0] T_729;
  wire [51:0] T_730;
  wire [12:0] T_731;
  wire [64:0] rec_d;
  wire [64:0] T_734;
  wire [64:0] load_wb_data_recoded;
  reg [64:0] regfile [0:31];
  reg [95:0] GEN_180;
  wire [64:0] regfile_ex_rs1_data;
  wire [4:0] regfile_ex_rs1_addr;
  wire  regfile_ex_rs1_en;
  wire [64:0] regfile_ex_rs2_data;
  wire [4:0] regfile_ex_rs2_addr;
  wire  regfile_ex_rs2_en;
  wire [64:0] regfile_ex_rs3_data;
  wire [4:0] regfile_ex_rs3_addr;
  wire  regfile_ex_rs3_en;
  wire [64:0] regfile_T_737_data;
  wire [4:0] regfile_T_737_addr;
  wire  regfile_T_737_mask;
  wire  regfile_T_737_en;
  wire [64:0] regfile_T_982_data;
  wire [4:0] regfile_T_982_addr;
  wire  regfile_T_982_mask;
  wire  regfile_T_982_en;
  reg [4:0] ex_ra1;
  reg [31:0] GEN_181;
  reg [4:0] ex_ra2;
  reg [31:0] GEN_182;
  reg [4:0] ex_ra3;
  reg [31:0] GEN_183;
  wire  T_742;
  wire [4:0] T_743;
  wire [4:0] GEN_61;
  wire [4:0] GEN_62;
  wire [4:0] GEN_63;
  wire [4:0] GEN_64;
  wire [4:0] T_745;
  wire [4:0] GEN_65;
  wire [4:0] GEN_66;
  wire  T_750;
  wire  T_751;
  wire [4:0] GEN_67;
  wire [4:0] GEN_68;
  wire [4:0] GEN_69;
  wire [4:0] GEN_70;
  wire [4:0] T_753;
  wire [4:0] GEN_71;
  wire [4:0] GEN_72;
  wire [4:0] GEN_73;
  wire [4:0] GEN_74;
  wire [2:0] T_754;
  wire  T_756;
  wire [2:0] ex_rm;
  wire [64:0] cp_rs2;
  wire [64:0] cp_rs3;
  wire [4:0] req_cmd;
  wire  req_ldst;
  wire  req_wen;
  wire  req_ren1;
  wire  req_ren2;
  wire  req_ren3;
  wire  req_swap12;
  wire  req_swap23;
  wire  req_single;
  wire  req_fromint;
  wire  req_toint;
  wire  req_fastpipe;
  wire  req_fma;
  wire  req_div;
  wire  req_sqrt;
  wire  req_round;
  wire  req_wflags;
  wire [2:0] req_rm;
  wire [1:0] req_typ;
  wire [64:0] req_in1;
  wire [64:0] req_in2;
  wire [64:0] req_in3;
  wire [2:0] T_803;
  wire [64:0] T_804;
  wire [64:0] T_805;
  wire [64:0] T_806;
  wire [1:0] T_807;
  wire [1:0] T_808;
  wire  sfma_clk;
  wire  sfma_reset;
  wire  sfma_io_in_valid;
  wire [4:0] sfma_io_in_bits_cmd;
  wire  sfma_io_in_bits_ldst;
  wire  sfma_io_in_bits_wen;
  wire  sfma_io_in_bits_ren1;
  wire  sfma_io_in_bits_ren2;
  wire  sfma_io_in_bits_ren3;
  wire  sfma_io_in_bits_swap12;
  wire  sfma_io_in_bits_swap23;
  wire  sfma_io_in_bits_single;
  wire  sfma_io_in_bits_fromint;
  wire  sfma_io_in_bits_toint;
  wire  sfma_io_in_bits_fastpipe;
  wire  sfma_io_in_bits_fma;
  wire  sfma_io_in_bits_div;
  wire  sfma_io_in_bits_sqrt;
  wire  sfma_io_in_bits_round;
  wire  sfma_io_in_bits_wflags;
  wire [2:0] sfma_io_in_bits_rm;
  wire [1:0] sfma_io_in_bits_typ;
  wire [64:0] sfma_io_in_bits_in1;
  wire [64:0] sfma_io_in_bits_in2;
  wire [64:0] sfma_io_in_bits_in3;
  wire  sfma_io_out_valid;
  wire [64:0] sfma_io_out_bits_data;
  wire [4:0] sfma_io_out_bits_exc;
  wire  T_809;
  wire  T_810;
  wire  dfma_clk;
  wire  dfma_reset;
  wire  dfma_io_in_valid;
  wire [4:0] dfma_io_in_bits_cmd;
  wire  dfma_io_in_bits_ldst;
  wire  dfma_io_in_bits_wen;
  wire  dfma_io_in_bits_ren1;
  wire  dfma_io_in_bits_ren2;
  wire  dfma_io_in_bits_ren3;
  wire  dfma_io_in_bits_swap12;
  wire  dfma_io_in_bits_swap23;
  wire  dfma_io_in_bits_single;
  wire  dfma_io_in_bits_fromint;
  wire  dfma_io_in_bits_toint;
  wire  dfma_io_in_bits_fastpipe;
  wire  dfma_io_in_bits_fma;
  wire  dfma_io_in_bits_div;
  wire  dfma_io_in_bits_sqrt;
  wire  dfma_io_in_bits_round;
  wire  dfma_io_in_bits_wflags;
  wire [2:0] dfma_io_in_bits_rm;
  wire [1:0] dfma_io_in_bits_typ;
  wire [64:0] dfma_io_in_bits_in1;
  wire [64:0] dfma_io_in_bits_in2;
  wire [64:0] dfma_io_in_bits_in3;
  wire  dfma_io_out_valid;
  wire [64:0] dfma_io_out_bits_data;
  wire [4:0] dfma_io_out_bits_exc;
  wire  T_813;
  wire  T_814;
  wire  fpiu_clk;
  wire  fpiu_reset;
  wire  fpiu_io_in_valid;
  wire [4:0] fpiu_io_in_bits_cmd;
  wire  fpiu_io_in_bits_ldst;
  wire  fpiu_io_in_bits_wen;
  wire  fpiu_io_in_bits_ren1;
  wire  fpiu_io_in_bits_ren2;
  wire  fpiu_io_in_bits_ren3;
  wire  fpiu_io_in_bits_swap12;
  wire  fpiu_io_in_bits_swap23;
  wire  fpiu_io_in_bits_single;
  wire  fpiu_io_in_bits_fromint;
  wire  fpiu_io_in_bits_toint;
  wire  fpiu_io_in_bits_fastpipe;
  wire  fpiu_io_in_bits_fma;
  wire  fpiu_io_in_bits_div;
  wire  fpiu_io_in_bits_sqrt;
  wire  fpiu_io_in_bits_round;
  wire  fpiu_io_in_bits_wflags;
  wire [2:0] fpiu_io_in_bits_rm;
  wire [1:0] fpiu_io_in_bits_typ;
  wire [64:0] fpiu_io_in_bits_in1;
  wire [64:0] fpiu_io_in_bits_in2;
  wire [64:0] fpiu_io_in_bits_in3;
  wire [4:0] fpiu_io_as_double_cmd;
  wire  fpiu_io_as_double_ldst;
  wire  fpiu_io_as_double_wen;
  wire  fpiu_io_as_double_ren1;
  wire  fpiu_io_as_double_ren2;
  wire  fpiu_io_as_double_ren3;
  wire  fpiu_io_as_double_swap12;
  wire  fpiu_io_as_double_swap23;
  wire  fpiu_io_as_double_single;
  wire  fpiu_io_as_double_fromint;
  wire  fpiu_io_as_double_toint;
  wire  fpiu_io_as_double_fastpipe;
  wire  fpiu_io_as_double_fma;
  wire  fpiu_io_as_double_div;
  wire  fpiu_io_as_double_sqrt;
  wire  fpiu_io_as_double_round;
  wire  fpiu_io_as_double_wflags;
  wire [2:0] fpiu_io_as_double_rm;
  wire [1:0] fpiu_io_as_double_typ;
  wire [64:0] fpiu_io_as_double_in1;
  wire [64:0] fpiu_io_as_double_in2;
  wire [64:0] fpiu_io_as_double_in3;
  wire  fpiu_io_out_valid;
  wire  fpiu_io_out_bits_lt;
  wire [63:0] fpiu_io_out_bits_store;
  wire [63:0] fpiu_io_out_bits_toint;
  wire [4:0] fpiu_io_out_bits_exc;
  wire  T_815;
  wire  T_816;
  wire [4:0] T_819;
  wire  T_820;
  wire  T_821;
  wire  T_822;
  wire  T_823;
  wire  T_824;
  wire [63:0] GEN_75;
  wire  ifpu_clk;
  wire  ifpu_reset;
  wire  ifpu_io_in_valid;
  wire [4:0] ifpu_io_in_bits_cmd;
  wire  ifpu_io_in_bits_ldst;
  wire  ifpu_io_in_bits_wen;
  wire  ifpu_io_in_bits_ren1;
  wire  ifpu_io_in_bits_ren2;
  wire  ifpu_io_in_bits_ren3;
  wire  ifpu_io_in_bits_swap12;
  wire  ifpu_io_in_bits_swap23;
  wire  ifpu_io_in_bits_single;
  wire  ifpu_io_in_bits_fromint;
  wire  ifpu_io_in_bits_toint;
  wire  ifpu_io_in_bits_fastpipe;
  wire  ifpu_io_in_bits_fma;
  wire  ifpu_io_in_bits_div;
  wire  ifpu_io_in_bits_sqrt;
  wire  ifpu_io_in_bits_round;
  wire  ifpu_io_in_bits_wflags;
  wire [2:0] ifpu_io_in_bits_rm;
  wire [1:0] ifpu_io_in_bits_typ;
  wire [64:0] ifpu_io_in_bits_in1;
  wire [64:0] ifpu_io_in_bits_in2;
  wire [64:0] ifpu_io_in_bits_in3;
  wire  ifpu_io_out_valid;
  wire [64:0] ifpu_io_out_bits_data;
  wire [4:0] ifpu_io_out_bits_exc;
  wire  T_826;
  wire [64:0] T_827;
  wire  fpmu_clk;
  wire  fpmu_reset;
  wire  fpmu_io_in_valid;
  wire [4:0] fpmu_io_in_bits_cmd;
  wire  fpmu_io_in_bits_ldst;
  wire  fpmu_io_in_bits_wen;
  wire  fpmu_io_in_bits_ren1;
  wire  fpmu_io_in_bits_ren2;
  wire  fpmu_io_in_bits_ren3;
  wire  fpmu_io_in_bits_swap12;
  wire  fpmu_io_in_bits_swap23;
  wire  fpmu_io_in_bits_single;
  wire  fpmu_io_in_bits_fromint;
  wire  fpmu_io_in_bits_toint;
  wire  fpmu_io_in_bits_fastpipe;
  wire  fpmu_io_in_bits_fma;
  wire  fpmu_io_in_bits_div;
  wire  fpmu_io_in_bits_sqrt;
  wire  fpmu_io_in_bits_round;
  wire  fpmu_io_in_bits_wflags;
  wire [2:0] fpmu_io_in_bits_rm;
  wire [1:0] fpmu_io_in_bits_typ;
  wire [64:0] fpmu_io_in_bits_in1;
  wire [64:0] fpmu_io_in_bits_in2;
  wire [64:0] fpmu_io_in_bits_in3;
  wire  fpmu_io_out_valid;
  wire [64:0] fpmu_io_out_bits_data;
  wire [4:0] fpmu_io_out_bits_exc;
  wire  fpmu_io_lt;
  wire  T_828;
  reg  divSqrt_wen;
  reg [31:0] GEN_184;
  wire  divSqrt_inReady;
  reg [4:0] divSqrt_waddr;
  reg [31:0] GEN_185;
  wire [64:0] divSqrt_wdata;
  wire [4:0] divSqrt_flags;
  reg  divSqrt_in_flight;
  reg [31:0] GEN_186;
  reg  divSqrt_killed;
  reg [31:0] GEN_187;
  wire [1:0] T_841;
  wire  T_842;
  wire  T_847;
  wire  T_848;
  wire [1:0] T_851;
  wire [1:0] GEN_118;
  wire [1:0] T_852;
  wire [1:0] GEN_119;
  wire [1:0] T_853;
  wire [1:0] memLatencyMask;
  reg [1:0] wen;
  reg [31:0] GEN_188;
  reg [8:0] winfo_0;
  reg [31:0] GEN_189;
  reg [8:0] winfo_1;
  reg [31:0] GEN_190;
  wire  T_862;
  wire  T_863;
  wire  mem_wen;
  wire [1:0] T_866;
  wire [2:0] T_869;
  wire  T_870;
  wire [1:0] T_873;
  wire  T_876;
  wire [2:0] T_879;
  wire [2:0] GEN_120;
  wire [2:0] T_880;
  wire [2:0] GEN_121;
  wire [2:0] T_881;
  wire [2:0] T_882;
  wire [2:0] GEN_122;
  wire [2:0] T_883;
  wire  T_885;
  wire  T_886;
  wire [2:0] T_889;
  wire [3:0] T_892;
  wire [2:0] T_896;
  wire [3:0] T_902;
  wire [3:0] GEN_123;
  wire [3:0] T_903;
  wire [3:0] GEN_124;
  wire [3:0] T_904;
  wire [3:0] T_905;
  wire [3:0] GEN_125;
  wire [3:0] T_906;
  wire  T_908;
  wire  T_909;
  reg  write_port_busy;
  reg [31:0] GEN_191;
  wire  GEN_77;
  wire [1:0] T_919;
  wire [1:0] T_925;
  wire [1:0] GEN_126;
  wire [1:0] T_927;
  wire [1:0] T_928;
  wire [4:0] T_929;
  wire [5:0] T_930;
  wire [2:0] T_931;
  wire [8:0] mem_winfo;
  wire  T_932;
  wire [8:0] GEN_78;
  wire  T_933;
  wire [1:0] GEN_127;
  wire [1:0] T_937;
  wire [1:0] GEN_79;
  wire  T_939;
  wire  T_940;
  wire  T_941;
  wire [8:0] GEN_80;
  wire  T_944;
  wire  T_945;
  wire [8:0] GEN_81;
  wire [1:0] GEN_82;
  wire [8:0] GEN_83;
  wire [8:0] GEN_84;
  wire [4:0] T_946;
  wire [4:0] waddr;
  wire [2:0] T_947;
  wire [1:0] wsrc;
  wire  wcp;
  wire [1:0] T_949;
  wire  T_951;
  wire  T_955;
  wire [64:0] T_956;
  wire [64:0] T_961;
  wire [64:0] T_962;
  wire [64:0] wdata;
  wire [4:0] T_971;
  wire [4:0] T_976;
  wire [4:0] wexc;
  wire  T_978;
  wire  T_979;
  wire  T_980;
  wire  T_981;
  wire  T_984;
  wire [64:0] GEN_90;
  wire  GEN_91;
  wire  wb_toint_valid;
  reg [4:0] wb_toint_exc;
  reg [31:0] GEN_192;
  wire [4:0] GEN_92;
  wire  T_988;
  wire  T_990;
  wire [4:0] T_992;
  wire [4:0] T_994;
  wire [4:0] T_995;
  wire [4:0] T_998;
  wire [4:0] T_999;
  wire  T_1000;
  wire  T_1001;
  wire  T_1003;
  wire  T_1005;
  wire  T_1006;
  wire  units_busy;
  wire  T_1007;
  wire  T_1008;
  wire  T_1009;
  wire  T_1011;
  wire  T_1014;
  wire  T_1015;
  wire  T_1017;
  wire  T_1018;
  wire  T_1019;
  wire  T_1021;
  wire  T_1022;
  reg  T_1026;
  reg [31:0] GEN_193;
  wire  T_1027;
  wire  T_1034;
  wire  T_1035;
  wire  T_1036;
  reg  T_1040;
  reg [31:0] GEN_194;
  reg [1:0] T_1042;
  reg [31:0] GEN_195;
  reg [4:0] T_1044;
  reg [31:0] GEN_196;
  reg [64:0] T_1046;
  reg [95:0] GEN_197;
  wire  DivSqrtRecF64_1_clk;
  wire  DivSqrtRecF64_1_reset;
  wire  DivSqrtRecF64_1_io_inReady_div;
  wire  DivSqrtRecF64_1_io_inReady_sqrt;
  wire  DivSqrtRecF64_1_io_inValid;
  wire  DivSqrtRecF64_1_io_sqrtOp;
  wire [64:0] DivSqrtRecF64_1_io_a;
  wire [64:0] DivSqrtRecF64_1_io_b;
  wire [1:0] DivSqrtRecF64_1_io_roundingMode;
  wire  DivSqrtRecF64_1_io_outValid_div;
  wire  DivSqrtRecF64_1_io_outValid_sqrt;
  wire [64:0] DivSqrtRecF64_1_io_out;
  wire [4:0] DivSqrtRecF64_1_io_exceptionFlags;
  wire  T_1047;
  wire  T_1048;
  wire  T_1052;
  wire  T_1053;
  wire  T_1054;
  wire  GEN_93;
  wire  GEN_94;
  wire  GEN_95;
  wire [4:0] GEN_96;
  wire [1:0] GEN_97;
  wire  T_1058;
  wire  GEN_98;
  wire [64:0] GEN_99;
  wire  GEN_100;
  wire [4:0] GEN_101;
  wire  RecFNToRecFN_4_1_clk;
  wire  RecFNToRecFN_4_1_reset;
  wire [64:0] RecFNToRecFN_4_1_io_in;
  wire [1:0] RecFNToRecFN_4_1_io_roundingMode;
  wire [32:0] RecFNToRecFN_4_1_io_out;
  wire [4:0] RecFNToRecFN_4_1_io_exceptionFlags;
  wire [64:0] T_1060;
  wire [4:0] T_1062;
  wire [4:0] T_1063;
  reg [4:0] GEN_56;
  reg [31:0] GEN_198;
  FPUDecoder fp_decoder (
    .clk(fp_decoder_clk),
    .reset(fp_decoder_reset),
    .io_inst(fp_decoder_io_inst),
    .io_sigs_cmd(fp_decoder_io_sigs_cmd),
    .io_sigs_ldst(fp_decoder_io_sigs_ldst),
    .io_sigs_wen(fp_decoder_io_sigs_wen),
    .io_sigs_ren1(fp_decoder_io_sigs_ren1),
    .io_sigs_ren2(fp_decoder_io_sigs_ren2),
    .io_sigs_ren3(fp_decoder_io_sigs_ren3),
    .io_sigs_swap12(fp_decoder_io_sigs_swap12),
    .io_sigs_swap23(fp_decoder_io_sigs_swap23),
    .io_sigs_single(fp_decoder_io_sigs_single),
    .io_sigs_fromint(fp_decoder_io_sigs_fromint),
    .io_sigs_toint(fp_decoder_io_sigs_toint),
    .io_sigs_fastpipe(fp_decoder_io_sigs_fastpipe),
    .io_sigs_fma(fp_decoder_io_sigs_fma),
    .io_sigs_div(fp_decoder_io_sigs_div),
    .io_sigs_sqrt(fp_decoder_io_sigs_sqrt),
    .io_sigs_round(fp_decoder_io_sigs_round),
    .io_sigs_wflags(fp_decoder_io_sigs_wflags)
  );
  FPUFMAPipe sfma (
    .clk(sfma_clk),
    .reset(sfma_reset),
    .io_in_valid(sfma_io_in_valid),
    .io_in_bits_cmd(sfma_io_in_bits_cmd),
    .io_in_bits_ldst(sfma_io_in_bits_ldst),
    .io_in_bits_wen(sfma_io_in_bits_wen),
    .io_in_bits_ren1(sfma_io_in_bits_ren1),
    .io_in_bits_ren2(sfma_io_in_bits_ren2),
    .io_in_bits_ren3(sfma_io_in_bits_ren3),
    .io_in_bits_swap12(sfma_io_in_bits_swap12),
    .io_in_bits_swap23(sfma_io_in_bits_swap23),
    .io_in_bits_single(sfma_io_in_bits_single),
    .io_in_bits_fromint(sfma_io_in_bits_fromint),
    .io_in_bits_toint(sfma_io_in_bits_toint),
    .io_in_bits_fastpipe(sfma_io_in_bits_fastpipe),
    .io_in_bits_fma(sfma_io_in_bits_fma),
    .io_in_bits_div(sfma_io_in_bits_div),
    .io_in_bits_sqrt(sfma_io_in_bits_sqrt),
    .io_in_bits_round(sfma_io_in_bits_round),
    .io_in_bits_wflags(sfma_io_in_bits_wflags),
    .io_in_bits_rm(sfma_io_in_bits_rm),
    .io_in_bits_typ(sfma_io_in_bits_typ),
    .io_in_bits_in1(sfma_io_in_bits_in1),
    .io_in_bits_in2(sfma_io_in_bits_in2),
    .io_in_bits_in3(sfma_io_in_bits_in3),
    .io_out_valid(sfma_io_out_valid),
    .io_out_bits_data(sfma_io_out_bits_data),
    .io_out_bits_exc(sfma_io_out_bits_exc)
  );
  FPUFMAPipe_1 dfma (
    .clk(dfma_clk),
    .reset(dfma_reset),
    .io_in_valid(dfma_io_in_valid),
    .io_in_bits_cmd(dfma_io_in_bits_cmd),
    .io_in_bits_ldst(dfma_io_in_bits_ldst),
    .io_in_bits_wen(dfma_io_in_bits_wen),
    .io_in_bits_ren1(dfma_io_in_bits_ren1),
    .io_in_bits_ren2(dfma_io_in_bits_ren2),
    .io_in_bits_ren3(dfma_io_in_bits_ren3),
    .io_in_bits_swap12(dfma_io_in_bits_swap12),
    .io_in_bits_swap23(dfma_io_in_bits_swap23),
    .io_in_bits_single(dfma_io_in_bits_single),
    .io_in_bits_fromint(dfma_io_in_bits_fromint),
    .io_in_bits_toint(dfma_io_in_bits_toint),
    .io_in_bits_fastpipe(dfma_io_in_bits_fastpipe),
    .io_in_bits_fma(dfma_io_in_bits_fma),
    .io_in_bits_div(dfma_io_in_bits_div),
    .io_in_bits_sqrt(dfma_io_in_bits_sqrt),
    .io_in_bits_round(dfma_io_in_bits_round),
    .io_in_bits_wflags(dfma_io_in_bits_wflags),
    .io_in_bits_rm(dfma_io_in_bits_rm),
    .io_in_bits_typ(dfma_io_in_bits_typ),
    .io_in_bits_in1(dfma_io_in_bits_in1),
    .io_in_bits_in2(dfma_io_in_bits_in2),
    .io_in_bits_in3(dfma_io_in_bits_in3),
    .io_out_valid(dfma_io_out_valid),
    .io_out_bits_data(dfma_io_out_bits_data),
    .io_out_bits_exc(dfma_io_out_bits_exc)
  );
  FPToInt fpiu (
    .clk(fpiu_clk),
    .reset(fpiu_reset),
    .io_in_valid(fpiu_io_in_valid),
    .io_in_bits_cmd(fpiu_io_in_bits_cmd),
    .io_in_bits_ldst(fpiu_io_in_bits_ldst),
    .io_in_bits_wen(fpiu_io_in_bits_wen),
    .io_in_bits_ren1(fpiu_io_in_bits_ren1),
    .io_in_bits_ren2(fpiu_io_in_bits_ren2),
    .io_in_bits_ren3(fpiu_io_in_bits_ren3),
    .io_in_bits_swap12(fpiu_io_in_bits_swap12),
    .io_in_bits_swap23(fpiu_io_in_bits_swap23),
    .io_in_bits_single(fpiu_io_in_bits_single),
    .io_in_bits_fromint(fpiu_io_in_bits_fromint),
    .io_in_bits_toint(fpiu_io_in_bits_toint),
    .io_in_bits_fastpipe(fpiu_io_in_bits_fastpipe),
    .io_in_bits_fma(fpiu_io_in_bits_fma),
    .io_in_bits_div(fpiu_io_in_bits_div),
    .io_in_bits_sqrt(fpiu_io_in_bits_sqrt),
    .io_in_bits_round(fpiu_io_in_bits_round),
    .io_in_bits_wflags(fpiu_io_in_bits_wflags),
    .io_in_bits_rm(fpiu_io_in_bits_rm),
    .io_in_bits_typ(fpiu_io_in_bits_typ),
    .io_in_bits_in1(fpiu_io_in_bits_in1),
    .io_in_bits_in2(fpiu_io_in_bits_in2),
    .io_in_bits_in3(fpiu_io_in_bits_in3),
    .io_as_double_cmd(fpiu_io_as_double_cmd),
    .io_as_double_ldst(fpiu_io_as_double_ldst),
    .io_as_double_wen(fpiu_io_as_double_wen),
    .io_as_double_ren1(fpiu_io_as_double_ren1),
    .io_as_double_ren2(fpiu_io_as_double_ren2),
    .io_as_double_ren3(fpiu_io_as_double_ren3),
    .io_as_double_swap12(fpiu_io_as_double_swap12),
    .io_as_double_swap23(fpiu_io_as_double_swap23),
    .io_as_double_single(fpiu_io_as_double_single),
    .io_as_double_fromint(fpiu_io_as_double_fromint),
    .io_as_double_toint(fpiu_io_as_double_toint),
    .io_as_double_fastpipe(fpiu_io_as_double_fastpipe),
    .io_as_double_fma(fpiu_io_as_double_fma),
    .io_as_double_div(fpiu_io_as_double_div),
    .io_as_double_sqrt(fpiu_io_as_double_sqrt),
    .io_as_double_round(fpiu_io_as_double_round),
    .io_as_double_wflags(fpiu_io_as_double_wflags),
    .io_as_double_rm(fpiu_io_as_double_rm),
    .io_as_double_typ(fpiu_io_as_double_typ),
    .io_as_double_in1(fpiu_io_as_double_in1),
    .io_as_double_in2(fpiu_io_as_double_in2),
    .io_as_double_in3(fpiu_io_as_double_in3),
    .io_out_valid(fpiu_io_out_valid),
    .io_out_bits_lt(fpiu_io_out_bits_lt),
    .io_out_bits_store(fpiu_io_out_bits_store),
    .io_out_bits_toint(fpiu_io_out_bits_toint),
    .io_out_bits_exc(fpiu_io_out_bits_exc)
  );
  IntToFP ifpu (
    .clk(ifpu_clk),
    .reset(ifpu_reset),
    .io_in_valid(ifpu_io_in_valid),
    .io_in_bits_cmd(ifpu_io_in_bits_cmd),
    .io_in_bits_ldst(ifpu_io_in_bits_ldst),
    .io_in_bits_wen(ifpu_io_in_bits_wen),
    .io_in_bits_ren1(ifpu_io_in_bits_ren1),
    .io_in_bits_ren2(ifpu_io_in_bits_ren2),
    .io_in_bits_ren3(ifpu_io_in_bits_ren3),
    .io_in_bits_swap12(ifpu_io_in_bits_swap12),
    .io_in_bits_swap23(ifpu_io_in_bits_swap23),
    .io_in_bits_single(ifpu_io_in_bits_single),
    .io_in_bits_fromint(ifpu_io_in_bits_fromint),
    .io_in_bits_toint(ifpu_io_in_bits_toint),
    .io_in_bits_fastpipe(ifpu_io_in_bits_fastpipe),
    .io_in_bits_fma(ifpu_io_in_bits_fma),
    .io_in_bits_div(ifpu_io_in_bits_div),
    .io_in_bits_sqrt(ifpu_io_in_bits_sqrt),
    .io_in_bits_round(ifpu_io_in_bits_round),
    .io_in_bits_wflags(ifpu_io_in_bits_wflags),
    .io_in_bits_rm(ifpu_io_in_bits_rm),
    .io_in_bits_typ(ifpu_io_in_bits_typ),
    .io_in_bits_in1(ifpu_io_in_bits_in1),
    .io_in_bits_in2(ifpu_io_in_bits_in2),
    .io_in_bits_in3(ifpu_io_in_bits_in3),
    .io_out_valid(ifpu_io_out_valid),
    .io_out_bits_data(ifpu_io_out_bits_data),
    .io_out_bits_exc(ifpu_io_out_bits_exc)
  );
  FPToFP fpmu (
    .clk(fpmu_clk),
    .reset(fpmu_reset),
    .io_in_valid(fpmu_io_in_valid),
    .io_in_bits_cmd(fpmu_io_in_bits_cmd),
    .io_in_bits_ldst(fpmu_io_in_bits_ldst),
    .io_in_bits_wen(fpmu_io_in_bits_wen),
    .io_in_bits_ren1(fpmu_io_in_bits_ren1),
    .io_in_bits_ren2(fpmu_io_in_bits_ren2),
    .io_in_bits_ren3(fpmu_io_in_bits_ren3),
    .io_in_bits_swap12(fpmu_io_in_bits_swap12),
    .io_in_bits_swap23(fpmu_io_in_bits_swap23),
    .io_in_bits_single(fpmu_io_in_bits_single),
    .io_in_bits_fromint(fpmu_io_in_bits_fromint),
    .io_in_bits_toint(fpmu_io_in_bits_toint),
    .io_in_bits_fastpipe(fpmu_io_in_bits_fastpipe),
    .io_in_bits_fma(fpmu_io_in_bits_fma),
    .io_in_bits_div(fpmu_io_in_bits_div),
    .io_in_bits_sqrt(fpmu_io_in_bits_sqrt),
    .io_in_bits_round(fpmu_io_in_bits_round),
    .io_in_bits_wflags(fpmu_io_in_bits_wflags),
    .io_in_bits_rm(fpmu_io_in_bits_rm),
    .io_in_bits_typ(fpmu_io_in_bits_typ),
    .io_in_bits_in1(fpmu_io_in_bits_in1),
    .io_in_bits_in2(fpmu_io_in_bits_in2),
    .io_in_bits_in3(fpmu_io_in_bits_in3),
    .io_out_valid(fpmu_io_out_valid),
    .io_out_bits_data(fpmu_io_out_bits_data),
    .io_out_bits_exc(fpmu_io_out_bits_exc),
    .io_lt(fpmu_io_lt)
  );
  DivSqrtRecF64 DivSqrtRecF64_1 (
    .clk(DivSqrtRecF64_1_clk),
    .reset(DivSqrtRecF64_1_reset),
    .io_inReady_div(DivSqrtRecF64_1_io_inReady_div),
    .io_inReady_sqrt(DivSqrtRecF64_1_io_inReady_sqrt),
    .io_inValid(DivSqrtRecF64_1_io_inValid),
    .io_sqrtOp(DivSqrtRecF64_1_io_sqrtOp),
    .io_a(DivSqrtRecF64_1_io_a),
    .io_b(DivSqrtRecF64_1_io_b),
    .io_roundingMode(DivSqrtRecF64_1_io_roundingMode),
    .io_outValid_div(DivSqrtRecF64_1_io_outValid_div),
    .io_outValid_sqrt(DivSqrtRecF64_1_io_outValid_sqrt),
    .io_out(DivSqrtRecF64_1_io_out),
    .io_exceptionFlags(DivSqrtRecF64_1_io_exceptionFlags)
  );
  RecFNToRecFN_4 RecFNToRecFN_4_1 (
    .clk(RecFNToRecFN_4_1_clk),
    .reset(RecFNToRecFN_4_1_reset),
    .io_in(RecFNToRecFN_4_1_io_in),
    .io_roundingMode(RecFNToRecFN_4_1_io_roundingMode),
    .io_out(RecFNToRecFN_4_1_io_out),
    .io_exceptionFlags(RecFNToRecFN_4_1_io_exceptionFlags)
  );
  assign io_fcsr_flags_valid = T_990;
  assign io_fcsr_flags_bits = T_999;
  assign io_store_data = fpiu_io_out_bits_store;
  assign io_toint_data = fpiu_io_out_bits_toint;
  assign io_fcsr_rdy = T_1017;
  assign io_nack_mem = T_1019;
  assign io_illegal_rm = T_1036;
  assign io_dec_cmd = fp_decoder_io_sigs_cmd;
  assign io_dec_ldst = fp_decoder_io_sigs_ldst;
  assign io_dec_wen = fp_decoder_io_sigs_wen;
  assign io_dec_ren1 = fp_decoder_io_sigs_ren1;
  assign io_dec_ren2 = fp_decoder_io_sigs_ren2;
  assign io_dec_ren3 = fp_decoder_io_sigs_ren3;
  assign io_dec_swap12 = fp_decoder_io_sigs_swap12;
  assign io_dec_swap23 = fp_decoder_io_sigs_swap23;
  assign io_dec_single = fp_decoder_io_sigs_single;
  assign io_dec_fromint = fp_decoder_io_sigs_fromint;
  assign io_dec_toint = fp_decoder_io_sigs_toint;
  assign io_dec_fastpipe = fp_decoder_io_sigs_fastpipe;
  assign io_dec_fma = fp_decoder_io_sigs_fma;
  assign io_dec_div = fp_decoder_io_sigs_div;
  assign io_dec_sqrt = fp_decoder_io_sigs_sqrt;
  assign io_dec_round = fp_decoder_io_sigs_round;
  assign io_dec_wflags = fp_decoder_io_sigs_wflags;
  assign io_sboard_set = T_1027;
  assign io_sboard_clr = T_1034;
  assign io_sboard_clra = waddr;
  assign io_cp_req_ready = T_193;
  assign io_cp_resp_valid = GEN_91;
  assign io_cp_resp_bits_data = GEN_90;
  assign io_cp_resp_bits_exc = GEN_56;
  assign req_valid = ex_reg_valid | io_cp_req_valid;
  assign GEN_0 = io_valid ? io_inst : ex_reg_inst;
  assign T_193 = ex_reg_valid == 1'h0;
  assign ex_cp_valid = io_cp_req_valid & T_193;
  assign T_195 = io_killx == 1'h0;
  assign T_196 = ex_reg_valid & T_195;
  assign T_197 = T_196 | ex_cp_valid;
  assign GEN_1 = ex_reg_valid ? ex_reg_inst : mem_reg_inst;
  assign T_200 = io_killm | io_nack_mem;
  assign T_202 = mem_cp_valid == 1'h0;
  assign killm = T_200 & T_202;
  assign T_204 = killm == 1'h0;
  assign T_205 = T_204 | mem_cp_valid;
  assign T_206 = mem_reg_valid & T_205;
  assign fp_decoder_clk = clk;
  assign fp_decoder_reset = reset;
  assign fp_decoder_io_inst = io_inst;
  assign cp_ctrl_cmd = io_cp_req_bits_cmd;
  assign cp_ctrl_ldst = io_cp_req_bits_ldst;
  assign cp_ctrl_wen = io_cp_req_bits_wen;
  assign cp_ctrl_ren1 = io_cp_req_bits_ren1;
  assign cp_ctrl_ren2 = io_cp_req_bits_ren2;
  assign cp_ctrl_ren3 = io_cp_req_bits_ren3;
  assign cp_ctrl_swap12 = io_cp_req_bits_swap12;
  assign cp_ctrl_swap23 = io_cp_req_bits_swap23;
  assign cp_ctrl_single = io_cp_req_bits_single;
  assign cp_ctrl_fromint = io_cp_req_bits_fromint;
  assign cp_ctrl_toint = io_cp_req_bits_toint;
  assign cp_ctrl_fastpipe = io_cp_req_bits_fastpipe;
  assign cp_ctrl_fma = io_cp_req_bits_fma;
  assign cp_ctrl_div = io_cp_req_bits_div;
  assign cp_ctrl_sqrt = io_cp_req_bits_sqrt;
  assign cp_ctrl_round = io_cp_req_bits_round;
  assign cp_ctrl_wflags = io_cp_req_bits_wflags;
  assign GEN_2 = io_valid ? fp_decoder_io_sigs_cmd : T_246_cmd;
  assign GEN_3 = io_valid ? fp_decoder_io_sigs_ldst : T_246_ldst;
  assign GEN_4 = io_valid ? fp_decoder_io_sigs_wen : T_246_wen;
  assign GEN_5 = io_valid ? fp_decoder_io_sigs_ren1 : T_246_ren1;
  assign GEN_6 = io_valid ? fp_decoder_io_sigs_ren2 : T_246_ren2;
  assign GEN_7 = io_valid ? fp_decoder_io_sigs_ren3 : T_246_ren3;
  assign GEN_8 = io_valid ? fp_decoder_io_sigs_swap12 : T_246_swap12;
  assign GEN_9 = io_valid ? fp_decoder_io_sigs_swap23 : T_246_swap23;
  assign GEN_10 = io_valid ? fp_decoder_io_sigs_single : T_246_single;
  assign GEN_11 = io_valid ? fp_decoder_io_sigs_fromint : T_246_fromint;
  assign GEN_12 = io_valid ? fp_decoder_io_sigs_toint : T_246_toint;
  assign GEN_13 = io_valid ? fp_decoder_io_sigs_fastpipe : T_246_fastpipe;
  assign GEN_14 = io_valid ? fp_decoder_io_sigs_fma : T_246_fma;
  assign GEN_15 = io_valid ? fp_decoder_io_sigs_div : T_246_div;
  assign GEN_16 = io_valid ? fp_decoder_io_sigs_sqrt : T_246_sqrt;
  assign GEN_17 = io_valid ? fp_decoder_io_sigs_round : T_246_round;
  assign GEN_18 = io_valid ? fp_decoder_io_sigs_wflags : T_246_wflags;
  assign ex_ctrl_cmd = ex_reg_valid ? T_246_cmd : cp_ctrl_cmd;
  assign ex_ctrl_ldst = ex_reg_valid ? T_246_ldst : cp_ctrl_ldst;
  assign ex_ctrl_wen = ex_reg_valid ? T_246_wen : cp_ctrl_wen;
  assign ex_ctrl_ren1 = ex_reg_valid ? T_246_ren1 : cp_ctrl_ren1;
  assign ex_ctrl_ren2 = ex_reg_valid ? T_246_ren2 : cp_ctrl_ren2;
  assign ex_ctrl_ren3 = ex_reg_valid ? T_246_ren3 : cp_ctrl_ren3;
  assign ex_ctrl_swap12 = ex_reg_valid ? T_246_swap12 : cp_ctrl_swap12;
  assign ex_ctrl_swap23 = ex_reg_valid ? T_246_swap23 : cp_ctrl_swap23;
  assign ex_ctrl_single = ex_reg_valid ? T_246_single : cp_ctrl_single;
  assign ex_ctrl_fromint = ex_reg_valid ? T_246_fromint : cp_ctrl_fromint;
  assign ex_ctrl_toint = ex_reg_valid ? T_246_toint : cp_ctrl_toint;
  assign ex_ctrl_fastpipe = ex_reg_valid ? T_246_fastpipe : cp_ctrl_fastpipe;
  assign ex_ctrl_fma = ex_reg_valid ? T_246_fma : cp_ctrl_fma;
  assign ex_ctrl_div = ex_reg_valid ? T_246_div : cp_ctrl_div;
  assign ex_ctrl_sqrt = ex_reg_valid ? T_246_sqrt : cp_ctrl_sqrt;
  assign ex_ctrl_round = ex_reg_valid ? T_246_round : cp_ctrl_round;
  assign ex_ctrl_wflags = ex_reg_valid ? T_246_wflags : cp_ctrl_wflags;
  assign GEN_19 = req_valid ? ex_ctrl_cmd : mem_ctrl_cmd;
  assign GEN_20 = req_valid ? ex_ctrl_ldst : mem_ctrl_ldst;
  assign GEN_21 = req_valid ? ex_ctrl_wen : mem_ctrl_wen;
  assign GEN_22 = req_valid ? ex_ctrl_ren1 : mem_ctrl_ren1;
  assign GEN_23 = req_valid ? ex_ctrl_ren2 : mem_ctrl_ren2;
  assign GEN_24 = req_valid ? ex_ctrl_ren3 : mem_ctrl_ren3;
  assign GEN_25 = req_valid ? ex_ctrl_swap12 : mem_ctrl_swap12;
  assign GEN_26 = req_valid ? ex_ctrl_swap23 : mem_ctrl_swap23;
  assign GEN_27 = req_valid ? ex_ctrl_single : mem_ctrl_single;
  assign GEN_28 = req_valid ? ex_ctrl_fromint : mem_ctrl_fromint;
  assign GEN_29 = req_valid ? ex_ctrl_toint : mem_ctrl_toint;
  assign GEN_30 = req_valid ? ex_ctrl_fastpipe : mem_ctrl_fastpipe;
  assign GEN_31 = req_valid ? ex_ctrl_fma : mem_ctrl_fma;
  assign GEN_32 = req_valid ? ex_ctrl_div : mem_ctrl_div;
  assign GEN_33 = req_valid ? ex_ctrl_sqrt : mem_ctrl_sqrt;
  assign GEN_34 = req_valid ? ex_ctrl_round : mem_ctrl_round;
  assign GEN_35 = req_valid ? ex_ctrl_wflags : mem_ctrl_wflags;
  assign GEN_36 = mem_reg_valid ? mem_ctrl_cmd : wb_ctrl_cmd;
  assign GEN_37 = mem_reg_valid ? mem_ctrl_ldst : wb_ctrl_ldst;
  assign GEN_38 = mem_reg_valid ? mem_ctrl_wen : wb_ctrl_wen;
  assign GEN_39 = mem_reg_valid ? mem_ctrl_ren1 : wb_ctrl_ren1;
  assign GEN_40 = mem_reg_valid ? mem_ctrl_ren2 : wb_ctrl_ren2;
  assign GEN_41 = mem_reg_valid ? mem_ctrl_ren3 : wb_ctrl_ren3;
  assign GEN_42 = mem_reg_valid ? mem_ctrl_swap12 : wb_ctrl_swap12;
  assign GEN_43 = mem_reg_valid ? mem_ctrl_swap23 : wb_ctrl_swap23;
  assign GEN_44 = mem_reg_valid ? mem_ctrl_single : wb_ctrl_single;
  assign GEN_45 = mem_reg_valid ? mem_ctrl_fromint : wb_ctrl_fromint;
  assign GEN_46 = mem_reg_valid ? mem_ctrl_toint : wb_ctrl_toint;
  assign GEN_47 = mem_reg_valid ? mem_ctrl_fastpipe : wb_ctrl_fastpipe;
  assign GEN_48 = mem_reg_valid ? mem_ctrl_fma : wb_ctrl_fma;
  assign GEN_49 = mem_reg_valid ? mem_ctrl_div : wb_ctrl_div;
  assign GEN_50 = mem_reg_valid ? mem_ctrl_sqrt : wb_ctrl_sqrt;
  assign GEN_51 = mem_reg_valid ? mem_ctrl_round : wb_ctrl_round;
  assign GEN_52 = mem_reg_valid ? mem_ctrl_wflags : wb_ctrl_wflags;
  assign T_315 = io_dmem_resp_type == 3'h2;
  assign T_316 = io_dmem_resp_type == 3'h6;
  assign T_317 = T_315 | T_316;
  assign GEN_53 = io_dmem_resp_val ? T_317 : load_wb_single;
  assign GEN_54 = io_dmem_resp_val ? io_dmem_resp_data : load_wb_data;
  assign GEN_55 = io_dmem_resp_val ? io_dmem_resp_tag : load_wb_tag;
  assign T_318 = load_wb_data[31];
  assign T_319 = load_wb_data[30:23];
  assign T_320 = load_wb_data[22:0];
  assign T_322 = T_319 == 8'h0;
  assign T_324 = T_320 == 23'h0;
  assign T_325 = T_322 & T_324;
  assign GEN_102 = {{9'd0}, T_320};
  assign T_326 = GEN_102 << 9;
  assign T_327 = T_326[31:16];
  assign T_328 = T_326[15:0];
  assign T_330 = T_327 != 16'h0;
  assign T_331 = T_327[15:8];
  assign T_332 = T_327[7:0];
  assign T_334 = T_331 != 8'h0;
  assign T_335 = T_331[7:4];
  assign T_336 = T_331[3:0];
  assign T_338 = T_335 != 4'h0;
  assign T_339 = T_335[3];
  assign T_341 = T_335[2];
  assign T_343 = T_335[1];
  assign T_345 = T_341 ? 2'h2 : {{1'd0}, T_343};
  assign T_346 = T_339 ? 2'h3 : T_345;
  assign T_347 = T_336[3];
  assign T_349 = T_336[2];
  assign T_351 = T_336[1];
  assign T_353 = T_349 ? 2'h2 : {{1'd0}, T_351};
  assign T_354 = T_347 ? 2'h3 : T_353;
  assign T_355 = T_338 ? T_346 : T_354;
  assign T_356 = {T_338,T_355};
  assign T_357 = T_332[7:4];
  assign T_358 = T_332[3:0];
  assign T_360 = T_357 != 4'h0;
  assign T_361 = T_357[3];
  assign T_363 = T_357[2];
  assign T_365 = T_357[1];
  assign T_367 = T_363 ? 2'h2 : {{1'd0}, T_365};
  assign T_368 = T_361 ? 2'h3 : T_367;
  assign T_369 = T_358[3];
  assign T_371 = T_358[2];
  assign T_373 = T_358[1];
  assign T_375 = T_371 ? 2'h2 : {{1'd0}, T_373};
  assign T_376 = T_369 ? 2'h3 : T_375;
  assign T_377 = T_360 ? T_368 : T_376;
  assign T_378 = {T_360,T_377};
  assign T_379 = T_334 ? T_356 : T_378;
  assign T_380 = {T_334,T_379};
  assign T_381 = T_328[15:8];
  assign T_382 = T_328[7:0];
  assign T_384 = T_381 != 8'h0;
  assign T_385 = T_381[7:4];
  assign T_386 = T_381[3:0];
  assign T_388 = T_385 != 4'h0;
  assign T_389 = T_385[3];
  assign T_391 = T_385[2];
  assign T_393 = T_385[1];
  assign T_395 = T_391 ? 2'h2 : {{1'd0}, T_393};
  assign T_396 = T_389 ? 2'h3 : T_395;
  assign T_397 = T_386[3];
  assign T_399 = T_386[2];
  assign T_401 = T_386[1];
  assign T_403 = T_399 ? 2'h2 : {{1'd0}, T_401};
  assign T_404 = T_397 ? 2'h3 : T_403;
  assign T_405 = T_388 ? T_396 : T_404;
  assign T_406 = {T_388,T_405};
  assign T_407 = T_382[7:4];
  assign T_408 = T_382[3:0];
  assign T_410 = T_407 != 4'h0;
  assign T_411 = T_407[3];
  assign T_413 = T_407[2];
  assign T_415 = T_407[1];
  assign T_417 = T_413 ? 2'h2 : {{1'd0}, T_415};
  assign T_418 = T_411 ? 2'h3 : T_417;
  assign T_419 = T_408[3];
  assign T_421 = T_408[2];
  assign T_423 = T_408[1];
  assign T_425 = T_421 ? 2'h2 : {{1'd0}, T_423};
  assign T_426 = T_419 ? 2'h3 : T_425;
  assign T_427 = T_410 ? T_418 : T_426;
  assign T_428 = {T_410,T_427};
  assign T_429 = T_384 ? T_406 : T_428;
  assign T_430 = {T_384,T_429};
  assign T_431 = T_330 ? T_380 : T_430;
  assign T_432 = {T_330,T_431};
  assign T_433 = ~ T_432;
  assign GEN_103 = {{31'd0}, T_320};
  assign T_434 = GEN_103 << T_433;
  assign T_435 = T_434[21:0];
  assign T_437 = {T_435,1'h0};
  assign GEN_104 = {{4'd0}, T_433};
  assign T_443 = GEN_104 ^ 9'h1ff;
  assign T_444 = T_322 ? T_443 : {{1'd0}, T_319};
  assign T_448 = T_322 ? 2'h2 : 2'h1;
  assign GEN_105 = {{6'd0}, T_448};
  assign T_449 = 8'h80 | GEN_105;
  assign GEN_106 = {{1'd0}, T_449};
  assign T_450 = T_444 + GEN_106;
  assign T_451 = T_450[8:0];
  assign T_452 = T_451[8:7];
  assign T_454 = T_452 == 2'h3;
  assign T_456 = T_324 == 1'h0;
  assign T_457 = T_454 & T_456;
  assign T_461 = T_325 ? 3'h7 : 3'h0;
  assign GEN_107 = {{6'd0}, T_461};
  assign T_462 = GEN_107 << 6;
  assign T_463 = ~ T_462;
  assign T_464 = T_451 & T_463;
  assign GEN_108 = {{6'd0}, T_457};
  assign T_465 = GEN_108 << 6;
  assign GEN_109 = {{2'd0}, T_465};
  assign T_466 = T_464 | GEN_109;
  assign T_467 = T_322 ? T_437 : T_320;
  assign T_468 = {T_318,T_466};
  assign rec_s = {T_468,T_467};
  assign T_469 = load_wb_data[63];
  assign T_470 = load_wb_data[62:52];
  assign T_471 = load_wb_data[51:0];
  assign T_473 = T_470 == 11'h0;
  assign T_475 = T_471 == 52'h0;
  assign T_476 = T_473 & T_475;
  assign GEN_110 = {{12'd0}, T_471};
  assign T_477 = GEN_110 << 12;
  assign T_478 = T_477[63:32];
  assign T_479 = T_477[31:0];
  assign T_481 = T_478 != 32'h0;
  assign T_482 = T_478[31:16];
  assign T_483 = T_478[15:0];
  assign T_485 = T_482 != 16'h0;
  assign T_486 = T_482[15:8];
  assign T_487 = T_482[7:0];
  assign T_489 = T_486 != 8'h0;
  assign T_490 = T_486[7:4];
  assign T_491 = T_486[3:0];
  assign T_493 = T_490 != 4'h0;
  assign T_494 = T_490[3];
  assign T_496 = T_490[2];
  assign T_498 = T_490[1];
  assign T_500 = T_496 ? 2'h2 : {{1'd0}, T_498};
  assign T_501 = T_494 ? 2'h3 : T_500;
  assign T_502 = T_491[3];
  assign T_504 = T_491[2];
  assign T_506 = T_491[1];
  assign T_508 = T_504 ? 2'h2 : {{1'd0}, T_506};
  assign T_509 = T_502 ? 2'h3 : T_508;
  assign T_510 = T_493 ? T_501 : T_509;
  assign T_511 = {T_493,T_510};
  assign T_512 = T_487[7:4];
  assign T_513 = T_487[3:0];
  assign T_515 = T_512 != 4'h0;
  assign T_516 = T_512[3];
  assign T_518 = T_512[2];
  assign T_520 = T_512[1];
  assign T_522 = T_518 ? 2'h2 : {{1'd0}, T_520};
  assign T_523 = T_516 ? 2'h3 : T_522;
  assign T_524 = T_513[3];
  assign T_526 = T_513[2];
  assign T_528 = T_513[1];
  assign T_530 = T_526 ? 2'h2 : {{1'd0}, T_528};
  assign T_531 = T_524 ? 2'h3 : T_530;
  assign T_532 = T_515 ? T_523 : T_531;
  assign T_533 = {T_515,T_532};
  assign T_534 = T_489 ? T_511 : T_533;
  assign T_535 = {T_489,T_534};
  assign T_536 = T_483[15:8];
  assign T_537 = T_483[7:0];
  assign T_539 = T_536 != 8'h0;
  assign T_540 = T_536[7:4];
  assign T_541 = T_536[3:0];
  assign T_543 = T_540 != 4'h0;
  assign T_544 = T_540[3];
  assign T_546 = T_540[2];
  assign T_548 = T_540[1];
  assign T_550 = T_546 ? 2'h2 : {{1'd0}, T_548};
  assign T_551 = T_544 ? 2'h3 : T_550;
  assign T_552 = T_541[3];
  assign T_554 = T_541[2];
  assign T_556 = T_541[1];
  assign T_558 = T_554 ? 2'h2 : {{1'd0}, T_556};
  assign T_559 = T_552 ? 2'h3 : T_558;
  assign T_560 = T_543 ? T_551 : T_559;
  assign T_561 = {T_543,T_560};
  assign T_562 = T_537[7:4];
  assign T_563 = T_537[3:0];
  assign T_565 = T_562 != 4'h0;
  assign T_566 = T_562[3];
  assign T_568 = T_562[2];
  assign T_570 = T_562[1];
  assign T_572 = T_568 ? 2'h2 : {{1'd0}, T_570};
  assign T_573 = T_566 ? 2'h3 : T_572;
  assign T_574 = T_563[3];
  assign T_576 = T_563[2];
  assign T_578 = T_563[1];
  assign T_580 = T_576 ? 2'h2 : {{1'd0}, T_578};
  assign T_581 = T_574 ? 2'h3 : T_580;
  assign T_582 = T_565 ? T_573 : T_581;
  assign T_583 = {T_565,T_582};
  assign T_584 = T_539 ? T_561 : T_583;
  assign T_585 = {T_539,T_584};
  assign T_586 = T_485 ? T_535 : T_585;
  assign T_587 = {T_485,T_586};
  assign T_588 = T_479[31:16];
  assign T_589 = T_479[15:0];
  assign T_591 = T_588 != 16'h0;
  assign T_592 = T_588[15:8];
  assign T_593 = T_588[7:0];
  assign T_595 = T_592 != 8'h0;
  assign T_596 = T_592[7:4];
  assign T_597 = T_592[3:0];
  assign T_599 = T_596 != 4'h0;
  assign T_600 = T_596[3];
  assign T_602 = T_596[2];
  assign T_604 = T_596[1];
  assign T_606 = T_602 ? 2'h2 : {{1'd0}, T_604};
  assign T_607 = T_600 ? 2'h3 : T_606;
  assign T_608 = T_597[3];
  assign T_610 = T_597[2];
  assign T_612 = T_597[1];
  assign T_614 = T_610 ? 2'h2 : {{1'd0}, T_612};
  assign T_615 = T_608 ? 2'h3 : T_614;
  assign T_616 = T_599 ? T_607 : T_615;
  assign T_617 = {T_599,T_616};
  assign T_618 = T_593[7:4];
  assign T_619 = T_593[3:0];
  assign T_621 = T_618 != 4'h0;
  assign T_622 = T_618[3];
  assign T_624 = T_618[2];
  assign T_626 = T_618[1];
  assign T_628 = T_624 ? 2'h2 : {{1'd0}, T_626};
  assign T_629 = T_622 ? 2'h3 : T_628;
  assign T_630 = T_619[3];
  assign T_632 = T_619[2];
  assign T_634 = T_619[1];
  assign T_636 = T_632 ? 2'h2 : {{1'd0}, T_634};
  assign T_637 = T_630 ? 2'h3 : T_636;
  assign T_638 = T_621 ? T_629 : T_637;
  assign T_639 = {T_621,T_638};
  assign T_640 = T_595 ? T_617 : T_639;
  assign T_641 = {T_595,T_640};
  assign T_642 = T_589[15:8];
  assign T_643 = T_589[7:0];
  assign T_645 = T_642 != 8'h0;
  assign T_646 = T_642[7:4];
  assign T_647 = T_642[3:0];
  assign T_649 = T_646 != 4'h0;
  assign T_650 = T_646[3];
  assign T_652 = T_646[2];
  assign T_654 = T_646[1];
  assign T_656 = T_652 ? 2'h2 : {{1'd0}, T_654};
  assign T_657 = T_650 ? 2'h3 : T_656;
  assign T_658 = T_647[3];
  assign T_660 = T_647[2];
  assign T_662 = T_647[1];
  assign T_664 = T_660 ? 2'h2 : {{1'd0}, T_662};
  assign T_665 = T_658 ? 2'h3 : T_664;
  assign T_666 = T_649 ? T_657 : T_665;
  assign T_667 = {T_649,T_666};
  assign T_668 = T_643[7:4];
  assign T_669 = T_643[3:0];
  assign T_671 = T_668 != 4'h0;
  assign T_672 = T_668[3];
  assign T_674 = T_668[2];
  assign T_676 = T_668[1];
  assign T_678 = T_674 ? 2'h2 : {{1'd0}, T_676};
  assign T_679 = T_672 ? 2'h3 : T_678;
  assign T_680 = T_669[3];
  assign T_682 = T_669[2];
  assign T_684 = T_669[1];
  assign T_686 = T_682 ? 2'h2 : {{1'd0}, T_684};
  assign T_687 = T_680 ? 2'h3 : T_686;
  assign T_688 = T_671 ? T_679 : T_687;
  assign T_689 = {T_671,T_688};
  assign T_690 = T_645 ? T_667 : T_689;
  assign T_691 = {T_645,T_690};
  assign T_692 = T_591 ? T_641 : T_691;
  assign T_693 = {T_591,T_692};
  assign T_694 = T_481 ? T_587 : T_693;
  assign T_695 = {T_481,T_694};
  assign T_696 = ~ T_695;
  assign GEN_111 = {{63'd0}, T_471};
  assign T_697 = GEN_111 << T_696;
  assign T_698 = T_697[50:0];
  assign T_700 = {T_698,1'h0};
  assign GEN_112 = {{6'd0}, T_696};
  assign T_706 = GEN_112 ^ 12'hfff;
  assign T_707 = T_473 ? T_706 : {{1'd0}, T_470};
  assign T_711 = T_473 ? 2'h2 : 2'h1;
  assign GEN_113 = {{9'd0}, T_711};
  assign T_712 = 11'h400 | GEN_113;
  assign GEN_114 = {{1'd0}, T_712};
  assign T_713 = T_707 + GEN_114;
  assign T_714 = T_713[11:0];
  assign T_715 = T_714[11:10];
  assign T_717 = T_715 == 2'h3;
  assign T_719 = T_475 == 1'h0;
  assign T_720 = T_717 & T_719;
  assign T_724 = T_476 ? 3'h7 : 3'h0;
  assign GEN_115 = {{9'd0}, T_724};
  assign T_725 = GEN_115 << 9;
  assign T_726 = ~ T_725;
  assign T_727 = T_714 & T_726;
  assign GEN_116 = {{9'd0}, T_720};
  assign T_728 = GEN_116 << 9;
  assign GEN_117 = {{2'd0}, T_728};
  assign T_729 = T_727 | GEN_117;
  assign T_730 = T_473 ? T_700 : T_471;
  assign T_731 = {T_469,T_729};
  assign rec_d = {T_731,T_730};
  assign T_734 = {32'hffffffff,rec_s};
  assign load_wb_data_recoded = load_wb_single ? T_734 : rec_d;
  assign regfile_ex_rs1_addr = ex_ra1;
  assign regfile_ex_rs1_en = 1'h1;
  assign regfile_ex_rs1_data = regfile[regfile_ex_rs1_addr];
  assign regfile_ex_rs2_addr = ex_ra2;
  assign regfile_ex_rs2_en = 1'h1;
  assign regfile_ex_rs2_data = regfile[regfile_ex_rs2_addr];
  assign regfile_ex_rs3_addr = ex_ra3;
  assign regfile_ex_rs3_en = 1'h1;
  assign regfile_ex_rs3_data = regfile[regfile_ex_rs3_addr];
  assign regfile_T_737_data = load_wb_data_recoded;
  assign regfile_T_737_addr = load_wb_tag;
  assign regfile_T_737_mask = load_wb;
  assign regfile_T_737_en = load_wb;
  assign regfile_T_982_data = wdata;
  assign regfile_T_982_addr = waddr;
  assign regfile_T_982_mask = T_981;
  assign regfile_T_982_en = T_981;
  assign T_742 = fp_decoder_io_sigs_swap12 == 1'h0;
  assign T_743 = io_inst[19:15];
  assign GEN_61 = T_742 ? T_743 : ex_ra1;
  assign GEN_62 = fp_decoder_io_sigs_swap12 ? T_743 : ex_ra2;
  assign GEN_63 = fp_decoder_io_sigs_ren1 ? GEN_61 : ex_ra1;
  assign GEN_64 = fp_decoder_io_sigs_ren1 ? GEN_62 : ex_ra2;
  assign T_745 = io_inst[24:20];
  assign GEN_65 = fp_decoder_io_sigs_swap12 ? T_745 : GEN_63;
  assign GEN_66 = fp_decoder_io_sigs_swap23 ? T_745 : ex_ra3;
  assign T_750 = fp_decoder_io_sigs_swap23 == 1'h0;
  assign T_751 = T_742 & T_750;
  assign GEN_67 = T_751 ? T_745 : GEN_64;
  assign GEN_68 = fp_decoder_io_sigs_ren2 ? GEN_65 : GEN_63;
  assign GEN_69 = fp_decoder_io_sigs_ren2 ? GEN_66 : ex_ra3;
  assign GEN_70 = fp_decoder_io_sigs_ren2 ? GEN_67 : GEN_64;
  assign T_753 = io_inst[31:27];
  assign GEN_71 = fp_decoder_io_sigs_ren3 ? T_753 : GEN_69;
  assign GEN_72 = io_valid ? GEN_68 : ex_ra1;
  assign GEN_73 = io_valid ? GEN_70 : ex_ra2;
  assign GEN_74 = io_valid ? GEN_71 : ex_ra3;
  assign T_754 = ex_reg_inst[14:12];
  assign T_756 = T_754 == 3'h7;
  assign ex_rm = T_756 ? io_fcsr_rm : T_754;
  assign cp_rs2 = io_cp_req_bits_swap23 ? io_cp_req_bits_in3 : io_cp_req_bits_in2;
  assign cp_rs3 = io_cp_req_bits_swap23 ? io_cp_req_bits_in2 : io_cp_req_bits_in3;
  assign req_cmd = ex_ctrl_cmd;
  assign req_ldst = ex_ctrl_ldst;
  assign req_wen = ex_ctrl_wen;
  assign req_ren1 = ex_ctrl_ren1;
  assign req_ren2 = ex_ctrl_ren2;
  assign req_ren3 = ex_ctrl_ren3;
  assign req_swap12 = ex_ctrl_swap12;
  assign req_swap23 = ex_ctrl_swap23;
  assign req_single = ex_ctrl_single;
  assign req_fromint = ex_ctrl_fromint;
  assign req_toint = ex_ctrl_toint;
  assign req_fastpipe = ex_ctrl_fastpipe;
  assign req_fma = ex_ctrl_fma;
  assign req_div = ex_ctrl_div;
  assign req_sqrt = ex_ctrl_sqrt;
  assign req_round = ex_ctrl_round;
  assign req_wflags = ex_ctrl_wflags;
  assign req_rm = T_803;
  assign req_typ = T_808;
  assign req_in1 = T_804;
  assign req_in2 = T_805;
  assign req_in3 = T_806;
  assign T_803 = ex_reg_valid ? ex_rm : io_cp_req_bits_rm;
  assign T_804 = ex_reg_valid ? regfile_ex_rs1_data : io_cp_req_bits_in1;
  assign T_805 = ex_reg_valid ? regfile_ex_rs2_data : cp_rs2;
  assign T_806 = ex_reg_valid ? regfile_ex_rs3_data : cp_rs3;
  assign T_807 = ex_reg_inst[21:20];
  assign T_808 = ex_reg_valid ? T_807 : io_cp_req_bits_typ;
  assign sfma_clk = clk;
  assign sfma_reset = reset;
  assign sfma_io_in_valid = T_810;
  assign sfma_io_in_bits_cmd = req_cmd;
  assign sfma_io_in_bits_ldst = req_ldst;
  assign sfma_io_in_bits_wen = req_wen;
  assign sfma_io_in_bits_ren1 = req_ren1;
  assign sfma_io_in_bits_ren2 = req_ren2;
  assign sfma_io_in_bits_ren3 = req_ren3;
  assign sfma_io_in_bits_swap12 = req_swap12;
  assign sfma_io_in_bits_swap23 = req_swap23;
  assign sfma_io_in_bits_single = req_single;
  assign sfma_io_in_bits_fromint = req_fromint;
  assign sfma_io_in_bits_toint = req_toint;
  assign sfma_io_in_bits_fastpipe = req_fastpipe;
  assign sfma_io_in_bits_fma = req_fma;
  assign sfma_io_in_bits_div = req_div;
  assign sfma_io_in_bits_sqrt = req_sqrt;
  assign sfma_io_in_bits_round = req_round;
  assign sfma_io_in_bits_wflags = req_wflags;
  assign sfma_io_in_bits_rm = req_rm;
  assign sfma_io_in_bits_typ = req_typ;
  assign sfma_io_in_bits_in1 = req_in1;
  assign sfma_io_in_bits_in2 = req_in2;
  assign sfma_io_in_bits_in3 = req_in3;
  assign T_809 = req_valid & ex_ctrl_fma;
  assign T_810 = T_809 & ex_ctrl_single;
  assign dfma_clk = clk;
  assign dfma_reset = reset;
  assign dfma_io_in_valid = T_814;
  assign dfma_io_in_bits_cmd = req_cmd;
  assign dfma_io_in_bits_ldst = req_ldst;
  assign dfma_io_in_bits_wen = req_wen;
  assign dfma_io_in_bits_ren1 = req_ren1;
  assign dfma_io_in_bits_ren2 = req_ren2;
  assign dfma_io_in_bits_ren3 = req_ren3;
  assign dfma_io_in_bits_swap12 = req_swap12;
  assign dfma_io_in_bits_swap23 = req_swap23;
  assign dfma_io_in_bits_single = req_single;
  assign dfma_io_in_bits_fromint = req_fromint;
  assign dfma_io_in_bits_toint = req_toint;
  assign dfma_io_in_bits_fastpipe = req_fastpipe;
  assign dfma_io_in_bits_fma = req_fma;
  assign dfma_io_in_bits_div = req_div;
  assign dfma_io_in_bits_sqrt = req_sqrt;
  assign dfma_io_in_bits_round = req_round;
  assign dfma_io_in_bits_wflags = req_wflags;
  assign dfma_io_in_bits_rm = req_rm;
  assign dfma_io_in_bits_typ = req_typ;
  assign dfma_io_in_bits_in1 = req_in1;
  assign dfma_io_in_bits_in2 = req_in2;
  assign dfma_io_in_bits_in3 = req_in3;
  assign T_813 = ex_ctrl_single == 1'h0;
  assign T_814 = T_809 & T_813;
  assign fpiu_clk = clk;
  assign fpiu_reset = reset;
  assign fpiu_io_in_valid = T_822;
  assign fpiu_io_in_bits_cmd = req_cmd;
  assign fpiu_io_in_bits_ldst = req_ldst;
  assign fpiu_io_in_bits_wen = req_wen;
  assign fpiu_io_in_bits_ren1 = req_ren1;
  assign fpiu_io_in_bits_ren2 = req_ren2;
  assign fpiu_io_in_bits_ren3 = req_ren3;
  assign fpiu_io_in_bits_swap12 = req_swap12;
  assign fpiu_io_in_bits_swap23 = req_swap23;
  assign fpiu_io_in_bits_single = req_single;
  assign fpiu_io_in_bits_fromint = req_fromint;
  assign fpiu_io_in_bits_toint = req_toint;
  assign fpiu_io_in_bits_fastpipe = req_fastpipe;
  assign fpiu_io_in_bits_fma = req_fma;
  assign fpiu_io_in_bits_div = req_div;
  assign fpiu_io_in_bits_sqrt = req_sqrt;
  assign fpiu_io_in_bits_round = req_round;
  assign fpiu_io_in_bits_wflags = req_wflags;
  assign fpiu_io_in_bits_rm = req_rm;
  assign fpiu_io_in_bits_typ = req_typ;
  assign fpiu_io_in_bits_in1 = req_in1;
  assign fpiu_io_in_bits_in2 = req_in2;
  assign fpiu_io_in_bits_in3 = req_in3;
  assign T_815 = ex_ctrl_toint | ex_ctrl_div;
  assign T_816 = T_815 | ex_ctrl_sqrt;
  assign T_819 = ex_ctrl_cmd & 5'hd;
  assign T_820 = 5'h5 == T_819;
  assign T_821 = T_816 | T_820;
  assign T_822 = req_valid & T_821;
  assign T_823 = fpiu_io_out_valid & mem_cp_valid;
  assign T_824 = T_823 & mem_ctrl_toint;
  assign GEN_75 = T_824 ? fpiu_io_out_bits_toint : 64'h0;
  assign ifpu_clk = clk;
  assign ifpu_reset = reset;
  assign ifpu_io_in_valid = T_826;
  assign ifpu_io_in_bits_cmd = req_cmd;
  assign ifpu_io_in_bits_ldst = req_ldst;
  assign ifpu_io_in_bits_wen = req_wen;
  assign ifpu_io_in_bits_ren1 = req_ren1;
  assign ifpu_io_in_bits_ren2 = req_ren2;
  assign ifpu_io_in_bits_ren3 = req_ren3;
  assign ifpu_io_in_bits_swap12 = req_swap12;
  assign ifpu_io_in_bits_swap23 = req_swap23;
  assign ifpu_io_in_bits_single = req_single;
  assign ifpu_io_in_bits_fromint = req_fromint;
  assign ifpu_io_in_bits_toint = req_toint;
  assign ifpu_io_in_bits_fastpipe = req_fastpipe;
  assign ifpu_io_in_bits_fma = req_fma;
  assign ifpu_io_in_bits_div = req_div;
  assign ifpu_io_in_bits_sqrt = req_sqrt;
  assign ifpu_io_in_bits_round = req_round;
  assign ifpu_io_in_bits_wflags = req_wflags;
  assign ifpu_io_in_bits_rm = req_rm;
  assign ifpu_io_in_bits_typ = req_typ;
  assign ifpu_io_in_bits_in1 = T_827;
  assign ifpu_io_in_bits_in2 = req_in2;
  assign ifpu_io_in_bits_in3 = req_in3;
  assign T_826 = req_valid & ex_ctrl_fromint;
  assign T_827 = ex_reg_valid ? {{1'd0}, io_fromint_data} : io_cp_req_bits_in1;
  assign fpmu_clk = clk;
  assign fpmu_reset = reset;
  assign fpmu_io_in_valid = T_828;
  assign fpmu_io_in_bits_cmd = req_cmd;
  assign fpmu_io_in_bits_ldst = req_ldst;
  assign fpmu_io_in_bits_wen = req_wen;
  assign fpmu_io_in_bits_ren1 = req_ren1;
  assign fpmu_io_in_bits_ren2 = req_ren2;
  assign fpmu_io_in_bits_ren3 = req_ren3;
  assign fpmu_io_in_bits_swap12 = req_swap12;
  assign fpmu_io_in_bits_swap23 = req_swap23;
  assign fpmu_io_in_bits_single = req_single;
  assign fpmu_io_in_bits_fromint = req_fromint;
  assign fpmu_io_in_bits_toint = req_toint;
  assign fpmu_io_in_bits_fastpipe = req_fastpipe;
  assign fpmu_io_in_bits_fma = req_fma;
  assign fpmu_io_in_bits_div = req_div;
  assign fpmu_io_in_bits_sqrt = req_sqrt;
  assign fpmu_io_in_bits_round = req_round;
  assign fpmu_io_in_bits_wflags = req_wflags;
  assign fpmu_io_in_bits_rm = req_rm;
  assign fpmu_io_in_bits_typ = req_typ;
  assign fpmu_io_in_bits_in1 = req_in1;
  assign fpmu_io_in_bits_in2 = req_in2;
  assign fpmu_io_in_bits_in3 = req_in3;
  assign fpmu_io_lt = fpiu_io_out_bits_lt;
  assign T_828 = req_valid & ex_ctrl_fastpipe;
  assign divSqrt_inReady = T_1047;
  assign divSqrt_wdata = T_1060;
  assign divSqrt_flags = T_1063;
  assign T_841 = mem_ctrl_fromint ? 2'h2 : 2'h0;
  assign T_842 = mem_ctrl_fma & mem_ctrl_single;
  assign T_847 = mem_ctrl_single == 1'h0;
  assign T_848 = mem_ctrl_fma & T_847;
  assign T_851 = T_848 ? 2'h2 : 2'h0;
  assign GEN_118 = {{1'd0}, mem_ctrl_fastpipe};
  assign T_852 = GEN_118 | T_841;
  assign GEN_119 = {{1'd0}, T_842};
  assign T_853 = T_852 | GEN_119;
  assign memLatencyMask = T_853 | T_851;
  assign T_862 = mem_ctrl_fma | mem_ctrl_fastpipe;
  assign T_863 = T_862 | mem_ctrl_fromint;
  assign mem_wen = mem_reg_valid & T_863;
  assign T_866 = ex_ctrl_fastpipe ? 2'h2 : 2'h0;
  assign T_869 = ex_ctrl_fromint ? 3'h4 : 3'h0;
  assign T_870 = ex_ctrl_fma & ex_ctrl_single;
  assign T_873 = T_870 ? 2'h2 : 2'h0;
  assign T_876 = ex_ctrl_fma & T_813;
  assign T_879 = T_876 ? 3'h4 : 3'h0;
  assign GEN_120 = {{1'd0}, T_866};
  assign T_880 = GEN_120 | T_869;
  assign GEN_121 = {{1'd0}, T_873};
  assign T_881 = T_880 | GEN_121;
  assign T_882 = T_881 | T_879;
  assign GEN_122 = {{1'd0}, memLatencyMask};
  assign T_883 = GEN_122 & T_882;
  assign T_885 = T_883 != 3'h0;
  assign T_886 = mem_wen & T_885;
  assign T_889 = ex_ctrl_fastpipe ? 3'h4 : 3'h0;
  assign T_892 = ex_ctrl_fromint ? 4'h8 : 4'h0;
  assign T_896 = T_870 ? 3'h4 : 3'h0;
  assign T_902 = T_876 ? 4'h8 : 4'h0;
  assign GEN_123 = {{1'd0}, T_889};
  assign T_903 = GEN_123 | T_892;
  assign GEN_124 = {{1'd0}, T_896};
  assign T_904 = T_903 | GEN_124;
  assign T_905 = T_904 | T_902;
  assign GEN_125 = {{2'd0}, wen};
  assign T_906 = GEN_125 & T_905;
  assign T_908 = T_906 != 4'h0;
  assign T_909 = T_886 | T_908;
  assign GEN_77 = req_valid ? T_909 : write_port_busy;
  assign T_919 = T_842 ? 2'h2 : 2'h0;
  assign T_925 = T_848 ? 2'h3 : 2'h0;
  assign GEN_126 = {{1'd0}, mem_ctrl_fromint};
  assign T_927 = GEN_126 | T_919;
  assign T_928 = T_927 | T_925;
  assign T_929 = mem_reg_inst[11:7];
  assign T_930 = {mem_ctrl_single,T_929};
  assign T_931 = {mem_cp_valid,T_928};
  assign mem_winfo = {T_931,T_930};
  assign T_932 = wen[1];
  assign GEN_78 = T_932 ? winfo_1 : winfo_0;
  assign T_933 = wen[1:1];
  assign GEN_127 = {{1'd0}, T_933};
  assign T_937 = GEN_127 | memLatencyMask;
  assign GEN_79 = T_204 ? T_937 : {{1'd0}, T_933};
  assign T_939 = write_port_busy == 1'h0;
  assign T_940 = memLatencyMask[0];
  assign T_941 = T_939 & T_940;
  assign GEN_80 = T_941 ? mem_winfo : GEN_78;
  assign T_944 = memLatencyMask[1];
  assign T_945 = T_939 & T_944;
  assign GEN_81 = T_945 ? mem_winfo : winfo_1;
  assign GEN_82 = mem_wen ? GEN_79 : {{1'd0}, T_933};
  assign GEN_83 = mem_wen ? GEN_80 : GEN_78;
  assign GEN_84 = mem_wen ? GEN_81 : winfo_1;
  assign T_946 = winfo_0[4:0];
  assign waddr = divSqrt_wen ? divSqrt_waddr : T_946;
  assign T_947 = winfo_0[8:6];
  assign wsrc = T_947[1:0];
  assign wcp = winfo_0[8];
  assign T_949 = wsrc & 2'h1;
  assign T_951 = wsrc >= 2'h2;
  assign T_955 = T_949 >= 2'h1;
  assign T_956 = T_955 ? dfma_io_out_bits_data : sfma_io_out_bits_data;
  assign T_961 = T_955 ? ifpu_io_out_bits_data : fpmu_io_out_bits_data;
  assign T_962 = T_951 ? T_956 : T_961;
  assign wdata = divSqrt_wen ? divSqrt_wdata : T_962;
  assign T_971 = T_955 ? dfma_io_out_bits_exc : sfma_io_out_bits_exc;
  assign T_976 = T_955 ? ifpu_io_out_bits_exc : fpmu_io_out_bits_exc;
  assign wexc = T_951 ? T_971 : T_976;
  assign T_978 = wcp == 1'h0;
  assign T_979 = wen[0];
  assign T_980 = T_978 & T_979;
  assign T_981 = T_980 | divSqrt_wen;
  assign T_984 = wcp & T_979;
  assign GEN_90 = T_984 ? wdata : {{1'd0}, GEN_75};
  assign GEN_91 = T_984 ? 1'h1 : T_824;
  assign wb_toint_valid = wb_reg_valid & wb_ctrl_toint;
  assign GEN_92 = mem_ctrl_toint ? fpiu_io_out_bits_exc : wb_toint_exc;
  assign T_988 = wb_toint_valid | divSqrt_wen;
  assign T_990 = T_988 | T_979;
  assign T_992 = wb_toint_valid ? wb_toint_exc : 5'h0;
  assign T_994 = divSqrt_wen ? divSqrt_flags : 5'h0;
  assign T_995 = T_992 | T_994;
  assign T_998 = T_979 ? wexc : 5'h0;
  assign T_999 = T_995 | T_998;
  assign T_1000 = mem_ctrl_div | mem_ctrl_sqrt;
  assign T_1001 = mem_reg_valid & T_1000;
  assign T_1003 = divSqrt_inReady == 1'h0;
  assign T_1005 = wen != 2'h0;
  assign T_1006 = T_1003 | T_1005;
  assign units_busy = T_1001 & T_1006;
  assign T_1007 = ex_reg_valid & ex_ctrl_wflags;
  assign T_1008 = mem_reg_valid & mem_ctrl_wflags;
  assign T_1009 = T_1007 | T_1008;
  assign T_1011 = T_1009 | wb_toint_valid;
  assign T_1014 = T_1011 | T_1005;
  assign T_1015 = T_1014 | divSqrt_in_flight;
  assign T_1017 = T_1015 == 1'h0;
  assign T_1018 = units_busy | write_port_busy;
  assign T_1019 = T_1018 | divSqrt_in_flight;
  assign T_1021 = wb_cp_valid == 1'h0;
  assign T_1022 = wb_reg_valid & T_1021;
  assign T_1027 = T_1022 & T_1026;
  assign T_1034 = T_1021 & divSqrt_wen;
  assign T_1035 = ex_rm[2];
  assign T_1036 = T_1035 & ex_ctrl_round;
  assign DivSqrtRecF64_1_clk = clk;
  assign DivSqrtRecF64_1_reset = reset;
  assign DivSqrtRecF64_1_io_inValid = T_1053;
  assign DivSqrtRecF64_1_io_sqrtOp = mem_ctrl_sqrt;
  assign DivSqrtRecF64_1_io_a = fpiu_io_as_double_in1;
  assign DivSqrtRecF64_1_io_b = fpiu_io_as_double_in2;
  assign DivSqrtRecF64_1_io_roundingMode = fpiu_io_as_double_rm[1:0];
  assign T_1047 = DivSqrtRecF64_1_io_sqrtOp ? DivSqrtRecF64_1_io_inReady_sqrt : DivSqrtRecF64_1_io_inReady_div;
  assign T_1048 = DivSqrtRecF64_1_io_outValid_div | DivSqrtRecF64_1_io_outValid_sqrt;
  assign T_1052 = divSqrt_in_flight == 1'h0;
  assign T_1053 = T_1001 & T_1052;
  assign T_1054 = DivSqrtRecF64_1_io_inValid & divSqrt_inReady;
  assign GEN_93 = T_1054 ? 1'h1 : divSqrt_in_flight;
  assign GEN_94 = T_1054 ? killm : divSqrt_killed;
  assign GEN_95 = T_1054 ? mem_ctrl_single : T_1040;
  assign GEN_96 = T_1054 ? T_929 : divSqrt_waddr;
  assign GEN_97 = T_1054 ? DivSqrtRecF64_1_io_roundingMode : T_1042;
  assign T_1058 = divSqrt_killed == 1'h0;
  assign GEN_98 = T_1048 ? T_1058 : 1'h0;
  assign GEN_99 = T_1048 ? DivSqrtRecF64_1_io_out : T_1046;
  assign GEN_100 = T_1048 ? 1'h0 : GEN_93;
  assign GEN_101 = T_1048 ? DivSqrtRecF64_1_io_exceptionFlags : T_1044;
  assign RecFNToRecFN_4_1_clk = clk;
  assign RecFNToRecFN_4_1_reset = reset;
  assign RecFNToRecFN_4_1_io_in = T_1046;
  assign RecFNToRecFN_4_1_io_roundingMode = T_1042;
  assign T_1060 = T_1040 ? {{32'd0}, RecFNToRecFN_4_1_io_out} : T_1046;
  assign T_1062 = T_1040 ? RecFNToRecFN_4_1_io_exceptionFlags : 5'h0;
  assign T_1063 = T_1044 | T_1062;
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifndef verilator
      #0.002;
    `endif
  `ifdef RANDOMIZE
  GEN_57 = {1{$random}};
  ex_reg_valid = GEN_57[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_58 = {1{$random}};
  ex_reg_inst = GEN_58[31:0];
  `endif
  `ifdef RANDOMIZE
  GEN_59 = {1{$random}};
  mem_reg_valid = GEN_59[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_60 = {1{$random}};
  mem_reg_inst = GEN_60[31:0];
  `endif
  `ifdef RANDOMIZE
  GEN_76 = {1{$random}};
  mem_cp_valid = GEN_76[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_85 = {1{$random}};
  wb_reg_valid = GEN_85[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_86 = {1{$random}};
  wb_cp_valid = GEN_86[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_87 = {1{$random}};
  T_246_cmd = GEN_87[4:0];
  `endif
  `ifdef RANDOMIZE
  GEN_88 = {1{$random}};
  T_246_ldst = GEN_88[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_89 = {1{$random}};
  T_246_wen = GEN_89[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_128 = {1{$random}};
  T_246_ren1 = GEN_128[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_129 = {1{$random}};
  T_246_ren2 = GEN_129[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_130 = {1{$random}};
  T_246_ren3 = GEN_130[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_131 = {1{$random}};
  T_246_swap12 = GEN_131[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_132 = {1{$random}};
  T_246_swap23 = GEN_132[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_133 = {1{$random}};
  T_246_single = GEN_133[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_134 = {1{$random}};
  T_246_fromint = GEN_134[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_135 = {1{$random}};
  T_246_toint = GEN_135[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_136 = {1{$random}};
  T_246_fastpipe = GEN_136[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_137 = {1{$random}};
  T_246_fma = GEN_137[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_138 = {1{$random}};
  T_246_div = GEN_138[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_139 = {1{$random}};
  T_246_sqrt = GEN_139[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_140 = {1{$random}};
  T_246_round = GEN_140[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_141 = {1{$random}};
  T_246_wflags = GEN_141[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_142 = {1{$random}};
  mem_ctrl_cmd = GEN_142[4:0];
  `endif
  `ifdef RANDOMIZE
  GEN_143 = {1{$random}};
  mem_ctrl_ldst = GEN_143[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_144 = {1{$random}};
  mem_ctrl_wen = GEN_144[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_145 = {1{$random}};
  mem_ctrl_ren1 = GEN_145[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_146 = {1{$random}};
  mem_ctrl_ren2 = GEN_146[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_147 = {1{$random}};
  mem_ctrl_ren3 = GEN_147[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_148 = {1{$random}};
  mem_ctrl_swap12 = GEN_148[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_149 = {1{$random}};
  mem_ctrl_swap23 = GEN_149[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_150 = {1{$random}};
  mem_ctrl_single = GEN_150[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_151 = {1{$random}};
  mem_ctrl_fromint = GEN_151[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_152 = {1{$random}};
  mem_ctrl_toint = GEN_152[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_153 = {1{$random}};
  mem_ctrl_fastpipe = GEN_153[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_154 = {1{$random}};
  mem_ctrl_fma = GEN_154[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_155 = {1{$random}};
  mem_ctrl_div = GEN_155[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_156 = {1{$random}};
  mem_ctrl_sqrt = GEN_156[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_157 = {1{$random}};
  mem_ctrl_round = GEN_157[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_158 = {1{$random}};
  mem_ctrl_wflags = GEN_158[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_159 = {1{$random}};
  wb_ctrl_cmd = GEN_159[4:0];
  `endif
  `ifdef RANDOMIZE
  GEN_160 = {1{$random}};
  wb_ctrl_ldst = GEN_160[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_161 = {1{$random}};
  wb_ctrl_wen = GEN_161[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_162 = {1{$random}};
  wb_ctrl_ren1 = GEN_162[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_163 = {1{$random}};
  wb_ctrl_ren2 = GEN_163[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_164 = {1{$random}};
  wb_ctrl_ren3 = GEN_164[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_165 = {1{$random}};
  wb_ctrl_swap12 = GEN_165[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_166 = {1{$random}};
  wb_ctrl_swap23 = GEN_166[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_167 = {1{$random}};
  wb_ctrl_single = GEN_167[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_168 = {1{$random}};
  wb_ctrl_fromint = GEN_168[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_169 = {1{$random}};
  wb_ctrl_toint = GEN_169[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_170 = {1{$random}};
  wb_ctrl_fastpipe = GEN_170[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_171 = {1{$random}};
  wb_ctrl_fma = GEN_171[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_172 = {1{$random}};
  wb_ctrl_div = GEN_172[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_173 = {1{$random}};
  wb_ctrl_sqrt = GEN_173[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_174 = {1{$random}};
  wb_ctrl_round = GEN_174[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_175 = {1{$random}};
  wb_ctrl_wflags = GEN_175[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_176 = {1{$random}};
  load_wb = GEN_176[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_177 = {1{$random}};
  load_wb_single = GEN_177[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_178 = {2{$random}};
  load_wb_data = GEN_178[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_179 = {1{$random}};
  load_wb_tag = GEN_179[4:0];
  `endif
  GEN_180 = {3{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 32; initvar = initvar+1)
    regfile[initvar] = GEN_180[64:0];
  `endif
  `ifdef RANDOMIZE
  GEN_181 = {1{$random}};
  ex_ra1 = GEN_181[4:0];
  `endif
  `ifdef RANDOMIZE
  GEN_182 = {1{$random}};
  ex_ra2 = GEN_182[4:0];
  `endif
  `ifdef RANDOMIZE
  GEN_183 = {1{$random}};
  ex_ra3 = GEN_183[4:0];
  `endif
  `ifdef RANDOMIZE
  GEN_184 = {1{$random}};
  divSqrt_wen = GEN_184[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_185 = {1{$random}};
  divSqrt_waddr = GEN_185[4:0];
  `endif
  `ifdef RANDOMIZE
  GEN_186 = {1{$random}};
  divSqrt_in_flight = GEN_186[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_187 = {1{$random}};
  divSqrt_killed = GEN_187[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_188 = {1{$random}};
  wen = GEN_188[1:0];
  `endif
  `ifdef RANDOMIZE
  GEN_189 = {1{$random}};
  winfo_0 = GEN_189[8:0];
  `endif
  `ifdef RANDOMIZE
  GEN_190 = {1{$random}};
  winfo_1 = GEN_190[8:0];
  `endif
  `ifdef RANDOMIZE
  GEN_191 = {1{$random}};
  write_port_busy = GEN_191[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_192 = {1{$random}};
  wb_toint_exc = GEN_192[4:0];
  `endif
  `ifdef RANDOMIZE
  GEN_193 = {1{$random}};
  T_1026 = GEN_193[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_194 = {1{$random}};
  T_1040 = GEN_194[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_195 = {1{$random}};
  T_1042 = GEN_195[1:0];
  `endif
  `ifdef RANDOMIZE
  GEN_196 = {1{$random}};
  T_1044 = GEN_196[4:0];
  `endif
  `ifdef RANDOMIZE
  GEN_197 = {3{$random}};
  T_1046 = GEN_197[64:0];
  `endif
  `ifdef RANDOMIZE
  GEN_198 = {1{$random}};
  GEN_56 = GEN_198[4:0];
  `endif
  end
`endif
  always @(posedge clk) begin
    if(reset) begin
      ex_reg_valid <= 1'h0;
    end else begin
      ex_reg_valid <= io_valid;
    end
    if(1'h0) begin
    end else begin
      if(io_valid) begin
        ex_reg_inst <= io_inst;
      end
    end
    if(reset) begin
      mem_reg_valid <= 1'h0;
    end else begin
      mem_reg_valid <= T_197;
    end
    if(1'h0) begin
    end else begin
      if(ex_reg_valid) begin
        mem_reg_inst <= ex_reg_inst;
      end
    end
    if(reset) begin
      mem_cp_valid <= 1'h0;
    end else begin
      mem_cp_valid <= ex_cp_valid;
    end
    if(reset) begin
      wb_reg_valid <= 1'h0;
    end else begin
      wb_reg_valid <= T_206;
    end
    if(reset) begin
      wb_cp_valid <= 1'h0;
    end else begin
      wb_cp_valid <= mem_cp_valid;
    end
    if(1'h0) begin
    end else begin
      if(io_valid) begin
        T_246_cmd <= fp_decoder_io_sigs_cmd;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_valid) begin
        T_246_ldst <= fp_decoder_io_sigs_ldst;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_valid) begin
        T_246_wen <= fp_decoder_io_sigs_wen;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_valid) begin
        T_246_ren1 <= fp_decoder_io_sigs_ren1;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_valid) begin
        T_246_ren2 <= fp_decoder_io_sigs_ren2;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_valid) begin
        T_246_ren3 <= fp_decoder_io_sigs_ren3;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_valid) begin
        T_246_swap12 <= fp_decoder_io_sigs_swap12;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_valid) begin
        T_246_swap23 <= fp_decoder_io_sigs_swap23;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_valid) begin
        T_246_single <= fp_decoder_io_sigs_single;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_valid) begin
        T_246_fromint <= fp_decoder_io_sigs_fromint;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_valid) begin
        T_246_toint <= fp_decoder_io_sigs_toint;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_valid) begin
        T_246_fastpipe <= fp_decoder_io_sigs_fastpipe;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_valid) begin
        T_246_fma <= fp_decoder_io_sigs_fma;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_valid) begin
        T_246_div <= fp_decoder_io_sigs_div;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_valid) begin
        T_246_sqrt <= fp_decoder_io_sigs_sqrt;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_valid) begin
        T_246_round <= fp_decoder_io_sigs_round;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_valid) begin
        T_246_wflags <= fp_decoder_io_sigs_wflags;
      end
    end
    if(1'h0) begin
    end else begin
      if(req_valid) begin
        if(ex_reg_valid) begin
          mem_ctrl_cmd <= T_246_cmd;
        end else begin
          mem_ctrl_cmd <= cp_ctrl_cmd;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(req_valid) begin
        if(ex_reg_valid) begin
          mem_ctrl_ldst <= T_246_ldst;
        end else begin
          mem_ctrl_ldst <= cp_ctrl_ldst;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(req_valid) begin
        if(ex_reg_valid) begin
          mem_ctrl_wen <= T_246_wen;
        end else begin
          mem_ctrl_wen <= cp_ctrl_wen;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(req_valid) begin
        if(ex_reg_valid) begin
          mem_ctrl_ren1 <= T_246_ren1;
        end else begin
          mem_ctrl_ren1 <= cp_ctrl_ren1;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(req_valid) begin
        if(ex_reg_valid) begin
          mem_ctrl_ren2 <= T_246_ren2;
        end else begin
          mem_ctrl_ren2 <= cp_ctrl_ren2;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(req_valid) begin
        if(ex_reg_valid) begin
          mem_ctrl_ren3 <= T_246_ren3;
        end else begin
          mem_ctrl_ren3 <= cp_ctrl_ren3;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(req_valid) begin
        if(ex_reg_valid) begin
          mem_ctrl_swap12 <= T_246_swap12;
        end else begin
          mem_ctrl_swap12 <= cp_ctrl_swap12;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(req_valid) begin
        if(ex_reg_valid) begin
          mem_ctrl_swap23 <= T_246_swap23;
        end else begin
          mem_ctrl_swap23 <= cp_ctrl_swap23;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(req_valid) begin
        if(ex_reg_valid) begin
          mem_ctrl_single <= T_246_single;
        end else begin
          mem_ctrl_single <= cp_ctrl_single;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(req_valid) begin
        if(ex_reg_valid) begin
          mem_ctrl_fromint <= T_246_fromint;
        end else begin
          mem_ctrl_fromint <= cp_ctrl_fromint;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(req_valid) begin
        if(ex_reg_valid) begin
          mem_ctrl_toint <= T_246_toint;
        end else begin
          mem_ctrl_toint <= cp_ctrl_toint;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(req_valid) begin
        if(ex_reg_valid) begin
          mem_ctrl_fastpipe <= T_246_fastpipe;
        end else begin
          mem_ctrl_fastpipe <= cp_ctrl_fastpipe;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(req_valid) begin
        if(ex_reg_valid) begin
          mem_ctrl_fma <= T_246_fma;
        end else begin
          mem_ctrl_fma <= cp_ctrl_fma;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(req_valid) begin
        if(ex_reg_valid) begin
          mem_ctrl_div <= T_246_div;
        end else begin
          mem_ctrl_div <= cp_ctrl_div;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(req_valid) begin
        if(ex_reg_valid) begin
          mem_ctrl_sqrt <= T_246_sqrt;
        end else begin
          mem_ctrl_sqrt <= cp_ctrl_sqrt;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(req_valid) begin
        if(ex_reg_valid) begin
          mem_ctrl_round <= T_246_round;
        end else begin
          mem_ctrl_round <= cp_ctrl_round;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(req_valid) begin
        if(ex_reg_valid) begin
          mem_ctrl_wflags <= T_246_wflags;
        end else begin
          mem_ctrl_wflags <= cp_ctrl_wflags;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(mem_reg_valid) begin
        wb_ctrl_cmd <= mem_ctrl_cmd;
      end
    end
    if(1'h0) begin
    end else begin
      if(mem_reg_valid) begin
        wb_ctrl_ldst <= mem_ctrl_ldst;
      end
    end
    if(1'h0) begin
    end else begin
      if(mem_reg_valid) begin
        wb_ctrl_wen <= mem_ctrl_wen;
      end
    end
    if(1'h0) begin
    end else begin
      if(mem_reg_valid) begin
        wb_ctrl_ren1 <= mem_ctrl_ren1;
      end
    end
    if(1'h0) begin
    end else begin
      if(mem_reg_valid) begin
        wb_ctrl_ren2 <= mem_ctrl_ren2;
      end
    end
    if(1'h0) begin
    end else begin
      if(mem_reg_valid) begin
        wb_ctrl_ren3 <= mem_ctrl_ren3;
      end
    end
    if(1'h0) begin
    end else begin
      if(mem_reg_valid) begin
        wb_ctrl_swap12 <= mem_ctrl_swap12;
      end
    end
    if(1'h0) begin
    end else begin
      if(mem_reg_valid) begin
        wb_ctrl_swap23 <= mem_ctrl_swap23;
      end
    end
    if(1'h0) begin
    end else begin
      if(mem_reg_valid) begin
        wb_ctrl_single <= mem_ctrl_single;
      end
    end
    if(1'h0) begin
    end else begin
      if(mem_reg_valid) begin
        wb_ctrl_fromint <= mem_ctrl_fromint;
      end
    end
    if(1'h0) begin
    end else begin
      if(mem_reg_valid) begin
        wb_ctrl_toint <= mem_ctrl_toint;
      end
    end
    if(1'h0) begin
    end else begin
      if(mem_reg_valid) begin
        wb_ctrl_fastpipe <= mem_ctrl_fastpipe;
      end
    end
    if(1'h0) begin
    end else begin
      if(mem_reg_valid) begin
        wb_ctrl_fma <= mem_ctrl_fma;
      end
    end
    if(1'h0) begin
    end else begin
      if(mem_reg_valid) begin
        wb_ctrl_div <= mem_ctrl_div;
      end
    end
    if(1'h0) begin
    end else begin
      if(mem_reg_valid) begin
        wb_ctrl_sqrt <= mem_ctrl_sqrt;
      end
    end
    if(1'h0) begin
    end else begin
      if(mem_reg_valid) begin
        wb_ctrl_round <= mem_ctrl_round;
      end
    end
    if(1'h0) begin
    end else begin
      if(mem_reg_valid) begin
        wb_ctrl_wflags <= mem_ctrl_wflags;
      end
    end
    if(1'h0) begin
    end else begin
      load_wb <= io_dmem_resp_val;
    end
    if(1'h0) begin
    end else begin
      if(io_dmem_resp_val) begin
        load_wb_single <= T_317;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_dmem_resp_val) begin
        load_wb_data <= io_dmem_resp_data;
      end
    end
    if(1'h0) begin
    end else begin
      if(io_dmem_resp_val) begin
        load_wb_tag <= io_dmem_resp_tag;
      end
    end
    if(regfile_T_737_en & regfile_T_737_mask) begin
      regfile[regfile_T_737_addr] <= regfile_T_737_data;
    end
    if(regfile_T_982_en & regfile_T_982_mask) begin
      regfile[regfile_T_982_addr] <= regfile_T_982_data;
    end
    if(1'h0) begin
    end else begin
      if(io_valid) begin
        if(fp_decoder_io_sigs_ren2) begin
          if(fp_decoder_io_sigs_swap12) begin
            ex_ra1 <= T_745;
          end else begin
            if(fp_decoder_io_sigs_ren1) begin
              if(T_742) begin
                ex_ra1 <= T_743;
              end
            end
          end
        end else begin
          if(fp_decoder_io_sigs_ren1) begin
            if(T_742) begin
              ex_ra1 <= T_743;
            end
          end
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(io_valid) begin
        if(fp_decoder_io_sigs_ren2) begin
          if(T_751) begin
            ex_ra2 <= T_745;
          end else begin
            if(fp_decoder_io_sigs_ren1) begin
              if(fp_decoder_io_sigs_swap12) begin
                ex_ra2 <= T_743;
              end
            end
          end
        end else begin
          if(fp_decoder_io_sigs_ren1) begin
            if(fp_decoder_io_sigs_swap12) begin
              ex_ra2 <= T_743;
            end
          end
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(io_valid) begin
        if(fp_decoder_io_sigs_ren3) begin
          ex_ra3 <= T_753;
        end else begin
          if(fp_decoder_io_sigs_ren2) begin
            if(fp_decoder_io_sigs_swap23) begin
              ex_ra3 <= T_745;
            end
          end
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_1048) begin
        divSqrt_wen <= T_1058;
      end else begin
        divSqrt_wen <= 1'h0;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_1054) begin
        divSqrt_waddr <= T_929;
      end
    end
    if(reset) begin
      divSqrt_in_flight <= 1'h0;
    end else begin
      if(T_1048) begin
        divSqrt_in_flight <= 1'h0;
      end else begin
        if(T_1054) begin
          divSqrt_in_flight <= 1'h1;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_1054) begin
        divSqrt_killed <= killm;
      end
    end
    if(reset) begin
      wen <= 2'h0;
    end else begin
      if(mem_wen) begin
        if(T_204) begin
          wen <= T_937;
        end else begin
          wen <= {{1'd0}, T_933};
        end
      end else begin
        wen <= {{1'd0}, T_933};
      end
    end
    if(1'h0) begin
    end else begin
      if(mem_wen) begin
        if(T_941) begin
          winfo_0 <= mem_winfo;
        end else begin
          if(T_932) begin
            winfo_0 <= winfo_1;
          end
        end
      end else begin
        if(T_932) begin
          winfo_0 <= winfo_1;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(mem_wen) begin
        if(T_945) begin
          winfo_1 <= mem_winfo;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(req_valid) begin
        write_port_busy <= T_909;
      end
    end
    if(1'h0) begin
    end else begin
      if(mem_ctrl_toint) begin
        wb_toint_exc <= fpiu_io_out_bits_exc;
      end
    end
    if(1'h0) begin
    end else begin
      T_1026 <= T_1000;
    end
    if(1'h0) begin
    end else begin
      if(T_1054) begin
        T_1040 <= mem_ctrl_single;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_1054) begin
        T_1042 <= DivSqrtRecF64_1_io_roundingMode;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_1048) begin
        T_1044 <= DivSqrtRecF64_1_io_exceptionFlags;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_1048) begin
        T_1046 <= DivSqrtRecF64_1_io_out;
      end
    end
  end
endmodule
module ClientUncachedTileLinkIOArbiter(
  input   clk,
  input   reset,
  output  io_in_0_acquire_ready,
  input   io_in_0_acquire_valid,
  input  [25:0] io_in_0_acquire_bits_addr_block,
  input   io_in_0_acquire_bits_client_xact_id,
  input  [2:0] io_in_0_acquire_bits_addr_beat,
  input   io_in_0_acquire_bits_is_builtin_type,
  input  [2:0] io_in_0_acquire_bits_a_type,
  input  [11:0] io_in_0_acquire_bits_union,
  input  [63:0] io_in_0_acquire_bits_data,
  input   io_in_0_grant_ready,
  output  io_in_0_grant_valid,
  output [2:0] io_in_0_grant_bits_addr_beat,
  output  io_in_0_grant_bits_client_xact_id,
  output [3:0] io_in_0_grant_bits_manager_xact_id,
  output  io_in_0_grant_bits_is_builtin_type,
  output [3:0] io_in_0_grant_bits_g_type,
  output [63:0] io_in_0_grant_bits_data,
  input   io_out_acquire_ready,
  output  io_out_acquire_valid,
  output [25:0] io_out_acquire_bits_addr_block,
  output  io_out_acquire_bits_client_xact_id,
  output [2:0] io_out_acquire_bits_addr_beat,
  output  io_out_acquire_bits_is_builtin_type,
  output [2:0] io_out_acquire_bits_a_type,
  output [11:0] io_out_acquire_bits_union,
  output [63:0] io_out_acquire_bits_data,
  output  io_out_grant_ready,
  input   io_out_grant_valid,
  input  [2:0] io_out_grant_bits_addr_beat,
  input   io_out_grant_bits_client_xact_id,
  input  [3:0] io_out_grant_bits_manager_xact_id,
  input   io_out_grant_bits_is_builtin_type,
  input  [3:0] io_out_grant_bits_g_type,
  input  [63:0] io_out_grant_bits_data
);
  assign io_in_0_acquire_ready = io_out_acquire_ready;
  assign io_in_0_grant_valid = io_out_grant_valid;
  assign io_in_0_grant_bits_addr_beat = io_out_grant_bits_addr_beat;
  assign io_in_0_grant_bits_client_xact_id = io_out_grant_bits_client_xact_id;
  assign io_in_0_grant_bits_manager_xact_id = io_out_grant_bits_manager_xact_id;
  assign io_in_0_grant_bits_is_builtin_type = io_out_grant_bits_is_builtin_type;
  assign io_in_0_grant_bits_g_type = io_out_grant_bits_g_type;
  assign io_in_0_grant_bits_data = io_out_grant_bits_data;
  assign io_out_acquire_valid = io_in_0_acquire_valid;
  assign io_out_acquire_bits_addr_block = io_in_0_acquire_bits_addr_block;
  assign io_out_acquire_bits_client_xact_id = io_in_0_acquire_bits_client_xact_id;
  assign io_out_acquire_bits_addr_beat = io_in_0_acquire_bits_addr_beat;
  assign io_out_acquire_bits_is_builtin_type = io_in_0_acquire_bits_is_builtin_type;
  assign io_out_acquire_bits_a_type = io_in_0_acquire_bits_a_type;
  assign io_out_acquire_bits_union = io_in_0_acquire_bits_union;
  assign io_out_acquire_bits_data = io_in_0_acquire_bits_data;
  assign io_out_grant_ready = io_in_0_grant_ready;
endmodule
module RRArbiter(
  input   clk,
  input   reset,
  output  io_in_0_ready,
  input   io_in_0_valid,
  input  [1:0] io_in_0_bits_prv,
  input   io_in_0_bits_pum,
  input   io_in_0_bits_mxr,
  input  [26:0] io_in_0_bits_addr,
  input   io_in_0_bits_store,
  input   io_in_0_bits_fetch,
  output  io_in_1_ready,
  input   io_in_1_valid,
  input  [1:0] io_in_1_bits_prv,
  input   io_in_1_bits_pum,
  input   io_in_1_bits_mxr,
  input  [26:0] io_in_1_bits_addr,
  input   io_in_1_bits_store,
  input   io_in_1_bits_fetch,
  input   io_out_ready,
  output  io_out_valid,
  output [1:0] io_out_bits_prv,
  output  io_out_bits_pum,
  output  io_out_bits_mxr,
  output [26:0] io_out_bits_addr,
  output  io_out_bits_store,
  output  io_out_bits_fetch,
  output  io_chosen
);
  wire  choice;
  wire  GEN_0;
  wire  GEN_7;
  wire [1:0] GEN_1;
  wire [1:0] GEN_8;
  wire  GEN_2;
  wire  GEN_9;
  wire  GEN_3;
  wire  GEN_10;
  wire [26:0] GEN_4;
  wire [26:0] GEN_11;
  wire  GEN_5;
  wire  GEN_12;
  wire  GEN_6;
  wire  GEN_13;
  wire  T_220;
  reg  lastGrant;
  reg [31:0] GEN_17;
  wire  GEN_14;
  wire  T_223;
  wire  T_225;
  wire  T_228;
  wire  T_232;
  wire  T_234;
  wire  T_238;
  wire  T_239;
  wire  T_240;
  wire  GEN_15;
  wire  GEN_16;
  assign io_in_0_ready = T_239;
  assign io_in_1_ready = T_240;
  assign io_out_valid = GEN_0;
  assign io_out_bits_prv = GEN_1;
  assign io_out_bits_pum = GEN_2;
  assign io_out_bits_mxr = GEN_3;
  assign io_out_bits_addr = GEN_4;
  assign io_out_bits_store = GEN_5;
  assign io_out_bits_fetch = GEN_6;
  assign io_chosen = choice;
  assign choice = GEN_16;
  assign GEN_0 = GEN_7;
  assign GEN_7 = io_chosen ? io_in_1_valid : io_in_0_valid;
  assign GEN_1 = GEN_8;
  assign GEN_8 = io_chosen ? io_in_1_bits_prv : io_in_0_bits_prv;
  assign GEN_2 = GEN_9;
  assign GEN_9 = io_chosen ? io_in_1_bits_pum : io_in_0_bits_pum;
  assign GEN_3 = GEN_10;
  assign GEN_10 = io_chosen ? io_in_1_bits_mxr : io_in_0_bits_mxr;
  assign GEN_4 = GEN_11;
  assign GEN_11 = io_chosen ? io_in_1_bits_addr : io_in_0_bits_addr;
  assign GEN_5 = GEN_12;
  assign GEN_12 = io_chosen ? io_in_1_bits_store : io_in_0_bits_store;
  assign GEN_6 = GEN_13;
  assign GEN_13 = io_chosen ? io_in_1_bits_fetch : io_in_0_bits_fetch;
  assign T_220 = io_out_ready & io_out_valid;
  assign GEN_14 = T_220 ? io_chosen : lastGrant;
  assign T_223 = 1'h1 > lastGrant;
  assign T_225 = io_in_1_valid & T_223;
  assign T_228 = T_225 | io_in_0_valid;
  assign T_232 = T_225 == 1'h0;
  assign T_234 = T_228 == 1'h0;
  assign T_238 = T_223 | T_234;
  assign T_239 = T_232 & io_out_ready;
  assign T_240 = T_238 & io_out_ready;
  assign GEN_15 = io_in_0_valid ? 1'h0 : 1'h1;
  assign GEN_16 = T_225 ? 1'h1 : GEN_15;
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifndef verilator
      #0.002;
    `endif
  `ifdef RANDOMIZE
  GEN_17 = {1{$random}};
  lastGrant = GEN_17[0:0];
  `endif
  end
`endif
  always @(posedge clk) begin
    if(1'h0) begin
    end else begin
      if(T_220) begin
        lastGrant <= io_chosen;
      end
    end
  end
endmodule
module PTW(
  input   clk,
  input   reset,
  output  io_requestor_0_req_ready,
  input   io_requestor_0_req_valid,
  input  [1:0] io_requestor_0_req_bits_prv,
  input   io_requestor_0_req_bits_pum,
  input   io_requestor_0_req_bits_mxr,
  input  [26:0] io_requestor_0_req_bits_addr,
  input   io_requestor_0_req_bits_store,
  input   io_requestor_0_req_bits_fetch,
  output  io_requestor_0_resp_valid,
  output [15:0] io_requestor_0_resp_bits_pte_reserved_for_hardware,
  output [37:0] io_requestor_0_resp_bits_pte_ppn,
  output [1:0] io_requestor_0_resp_bits_pte_reserved_for_software,
  output  io_requestor_0_resp_bits_pte_d,
  output  io_requestor_0_resp_bits_pte_a,
  output  io_requestor_0_resp_bits_pte_g,
  output  io_requestor_0_resp_bits_pte_u,
  output  io_requestor_0_resp_bits_pte_x,
  output  io_requestor_0_resp_bits_pte_w,
  output  io_requestor_0_resp_bits_pte_r,
  output  io_requestor_0_resp_bits_pte_v,
  output [6:0] io_requestor_0_ptbr_asid,
  output [37:0] io_requestor_0_ptbr_ppn,
  output  io_requestor_0_invalidate,
  output  io_requestor_0_status_debug,
  output [1:0] io_requestor_0_status_prv,
  output  io_requestor_0_status_sd,
  output [30:0] io_requestor_0_status_zero3,
  output  io_requestor_0_status_sd_rv32,
  output [1:0] io_requestor_0_status_zero2,
  output [4:0] io_requestor_0_status_vm,
  output [3:0] io_requestor_0_status_zero1,
  output  io_requestor_0_status_mxr,
  output  io_requestor_0_status_pum,
  output  io_requestor_0_status_mprv,
  output [1:0] io_requestor_0_status_xs,
  output [1:0] io_requestor_0_status_fs,
  output [1:0] io_requestor_0_status_mpp,
  output [1:0] io_requestor_0_status_hpp,
  output  io_requestor_0_status_spp,
  output  io_requestor_0_status_mpie,
  output  io_requestor_0_status_hpie,
  output  io_requestor_0_status_spie,
  output  io_requestor_0_status_upie,
  output  io_requestor_0_status_mie,
  output  io_requestor_0_status_hie,
  output  io_requestor_0_status_sie,
  output  io_requestor_0_status_uie,
  output  io_requestor_1_req_ready,
  input   io_requestor_1_req_valid,
  input  [1:0] io_requestor_1_req_bits_prv,
  input   io_requestor_1_req_bits_pum,
  input   io_requestor_1_req_bits_mxr,
  input  [26:0] io_requestor_1_req_bits_addr,
  input   io_requestor_1_req_bits_store,
  input   io_requestor_1_req_bits_fetch,
  output  io_requestor_1_resp_valid,
  output [15:0] io_requestor_1_resp_bits_pte_reserved_for_hardware,
  output [37:0] io_requestor_1_resp_bits_pte_ppn,
  output [1:0] io_requestor_1_resp_bits_pte_reserved_for_software,
  output  io_requestor_1_resp_bits_pte_d,
  output  io_requestor_1_resp_bits_pte_a,
  output  io_requestor_1_resp_bits_pte_g,
  output  io_requestor_1_resp_bits_pte_u,
  output  io_requestor_1_resp_bits_pte_x,
  output  io_requestor_1_resp_bits_pte_w,
  output  io_requestor_1_resp_bits_pte_r,
  output  io_requestor_1_resp_bits_pte_v,
  output [6:0] io_requestor_1_ptbr_asid,
  output [37:0] io_requestor_1_ptbr_ppn,
  output  io_requestor_1_invalidate,
  output  io_requestor_1_status_debug,
  output [1:0] io_requestor_1_status_prv,
  output  io_requestor_1_status_sd,
  output [30:0] io_requestor_1_status_zero3,
  output  io_requestor_1_status_sd_rv32,
  output [1:0] io_requestor_1_status_zero2,
  output [4:0] io_requestor_1_status_vm,
  output [3:0] io_requestor_1_status_zero1,
  output  io_requestor_1_status_mxr,
  output  io_requestor_1_status_pum,
  output  io_requestor_1_status_mprv,
  output [1:0] io_requestor_1_status_xs,
  output [1:0] io_requestor_1_status_fs,
  output [1:0] io_requestor_1_status_mpp,
  output [1:0] io_requestor_1_status_hpp,
  output  io_requestor_1_status_spp,
  output  io_requestor_1_status_mpie,
  output  io_requestor_1_status_hpie,
  output  io_requestor_1_status_spie,
  output  io_requestor_1_status_upie,
  output  io_requestor_1_status_mie,
  output  io_requestor_1_status_hie,
  output  io_requestor_1_status_sie,
  output  io_requestor_1_status_uie,
  input   io_mem_req_ready,
  output  io_mem_req_valid,
  output [39:0] io_mem_req_bits_addr,
  output [8:0] io_mem_req_bits_tag,
  output [4:0] io_mem_req_bits_cmd,
  output [2:0] io_mem_req_bits_typ,
  output  io_mem_req_bits_phys,
  output [63:0] io_mem_req_bits_data,
  output  io_mem_s1_kill,
  output [63:0] io_mem_s1_data,
  input   io_mem_s2_nack,
  input   io_mem_resp_valid,
  input  [39:0] io_mem_resp_bits_addr,
  input  [8:0] io_mem_resp_bits_tag,
  input  [4:0] io_mem_resp_bits_cmd,
  input  [2:0] io_mem_resp_bits_typ,
  input  [63:0] io_mem_resp_bits_data,
  input   io_mem_resp_bits_replay,
  input   io_mem_resp_bits_has_data,
  input  [63:0] io_mem_resp_bits_data_word_bypass,
  input  [63:0] io_mem_resp_bits_store_data,
  input   io_mem_replay_next,
  input   io_mem_xcpt_ma_ld,
  input   io_mem_xcpt_ma_st,
  input   io_mem_xcpt_pf_ld,
  input   io_mem_xcpt_pf_st,
  output  io_mem_invalidate_lr,
  input   io_mem_ordered,
  input  [6:0] io_dpath_ptbr_asid,
  input  [37:0] io_dpath_ptbr_ppn,
  input   io_dpath_invalidate,
  input   io_dpath_status_debug,
  input  [1:0] io_dpath_status_prv,
  input   io_dpath_status_sd,
  input  [30:0] io_dpath_status_zero3,
  input   io_dpath_status_sd_rv32,
  input  [1:0] io_dpath_status_zero2,
  input  [4:0] io_dpath_status_vm,
  input  [3:0] io_dpath_status_zero1,
  input   io_dpath_status_mxr,
  input   io_dpath_status_pum,
  input   io_dpath_status_mprv,
  input  [1:0] io_dpath_status_xs,
  input  [1:0] io_dpath_status_fs,
  input  [1:0] io_dpath_status_mpp,
  input  [1:0] io_dpath_status_hpp,
  input   io_dpath_status_spp,
  input   io_dpath_status_mpie,
  input   io_dpath_status_hpie,
  input   io_dpath_status_spie,
  input   io_dpath_status_upie,
  input   io_dpath_status_mie,
  input   io_dpath_status_hie,
  input   io_dpath_status_sie,
  input   io_dpath_status_uie
);
  reg [2:0] state;
  reg [31:0] GEN_71;
  reg [1:0] count;
  reg [31:0] GEN_74;
  reg [1:0] r_req_prv;
  reg [31:0] GEN_75;
  reg  r_req_pum;
  reg [31:0] GEN_76;
  reg  r_req_mxr;
  reg [31:0] GEN_77;
  reg [26:0] r_req_addr;
  reg [31:0] GEN_78;
  reg  r_req_store;
  reg [31:0] GEN_79;
  reg  r_req_fetch;
  reg [31:0] GEN_80;
  reg  r_req_dest;
  reg [31:0] GEN_81;
  reg [15:0] r_pte_reserved_for_hardware;
  reg [31:0] GEN_82;
  reg [37:0] r_pte_ppn;
  reg [63:0] GEN_83;
  reg [1:0] r_pte_reserved_for_software;
  reg [31:0] GEN_84;
  reg  r_pte_d;
  reg [31:0] GEN_85;
  reg  r_pte_a;
  reg [31:0] GEN_86;
  reg  r_pte_g;
  reg [31:0] GEN_87;
  reg  r_pte_u;
  reg [31:0] GEN_88;
  reg  r_pte_x;
  reg [31:0] GEN_89;
  reg  r_pte_w;
  reg [31:0] GEN_90;
  reg  r_pte_r;
  reg [31:0] GEN_91;
  reg  r_pte_v;
  reg [31:0] GEN_92;
  wire [8:0] T_2256;
  wire [17:0] T_2258;
  wire [8:0] T_2259;
  wire [8:0] T_2261;
  wire [1:0] T_2263;
  wire  T_2265;
  wire  T_2269;
  wire [8:0] T_2270;
  wire [8:0] vpn_idx;
  wire  arb_clk;
  wire  arb_reset;
  wire  arb_io_in_0_ready;
  wire  arb_io_in_0_valid;
  wire [1:0] arb_io_in_0_bits_prv;
  wire  arb_io_in_0_bits_pum;
  wire  arb_io_in_0_bits_mxr;
  wire [26:0] arb_io_in_0_bits_addr;
  wire  arb_io_in_0_bits_store;
  wire  arb_io_in_0_bits_fetch;
  wire  arb_io_in_1_ready;
  wire  arb_io_in_1_valid;
  wire [1:0] arb_io_in_1_bits_prv;
  wire  arb_io_in_1_bits_pum;
  wire  arb_io_in_1_bits_mxr;
  wire [26:0] arb_io_in_1_bits_addr;
  wire  arb_io_in_1_bits_store;
  wire  arb_io_in_1_bits_fetch;
  wire  arb_io_out_ready;
  wire  arb_io_out_valid;
  wire [1:0] arb_io_out_bits_prv;
  wire  arb_io_out_bits_pum;
  wire  arb_io_out_bits_mxr;
  wire [26:0] arb_io_out_bits_addr;
  wire  arb_io_out_bits_store;
  wire  arb_io_out_bits_fetch;
  wire  arb_io_chosen;
  wire  T_2278;
  wire [15:0] pte_reserved_for_hardware;
  wire [37:0] pte_ppn;
  wire [1:0] pte_reserved_for_software;
  wire  pte_d;
  wire  pte_a;
  wire  pte_g;
  wire  pte_u;
  wire  pte_x;
  wire  pte_w;
  wire  pte_r;
  wire  pte_v;
  wire  T_2314;
  wire  T_2315;
  wire  T_2316;
  wire  T_2317;
  wire  T_2318;
  wire  T_2319;
  wire  T_2320;
  wire  T_2321;
  wire [1:0] T_2322;
  wire [37:0] T_2323;
  wire [15:0] T_2324;
  wire [46:0] T_2325;
  wire [49:0] GEN_64;
  wire [49:0] pte_addr;
  wire  T_2326;
  wire [1:0] GEN_2;
  wire  GEN_3;
  wire  GEN_4;
  wire [26:0] GEN_5;
  wire  GEN_6;
  wire  GEN_7;
  wire  GEN_8;
  wire [37:0] GEN_9;
  reg [2:0] T_2328;
  reg [31:0] GEN_93;
  reg [2:0] T_2330;
  reg [31:0] GEN_94;
  reg [31:0] T_2337_0;
  reg [31:0] GEN_95;
  reg [31:0] T_2337_1;
  reg [31:0] GEN_96;
  reg [31:0] T_2337_2;
  reg [31:0] GEN_97;
  reg [19:0] T_2345_0;
  reg [31:0] GEN_98;
  reg [19:0] T_2345_1;
  reg [31:0] GEN_99;
  reg [19:0] T_2345_2;
  reg [31:0] GEN_100;
  wire [49:0] GEN_65;
  wire  T_2347;
  wire [49:0] GEN_66;
  wire  T_2348;
  wire [49:0] GEN_67;
  wire  T_2349;
  wire [1:0] T_2350;
  wire [2:0] T_2351;
  wire [2:0] T_2352;
  wire  pte_cache_hit;
  wire  T_2355;
  wire  T_2356;
  wire  T_2358;
  wire  T_2359;
  wire  T_2361;
  wire  T_2362;
  wire  T_2363;
  wire  T_2365;
  wire  T_2366;
  wire [2:0] T_2367;
  wire  T_2369;
  wire [2:0] T_2371;
  wire  T_2372;
  wire [1:0] T_2373;
  wire [2:0] T_2374;
  wire  T_2375;
  wire [2:0] T_2376;
  wire [1:0] T_2377;
  wire  T_2379;
  wire  T_2380;
  wire [1:0] T_2385;
  wire [1:0] T_2386;
  wire [1:0] T_2387;
  wire [3:0] T_2389;
  wire [3:0] GEN_68;
  wire [3:0] T_2390;
  wire [31:0] GEN_0;
  wire [31:0] GEN_10;
  wire [31:0] GEN_11;
  wire [31:0] GEN_12;
  wire [19:0] GEN_1;
  wire [19:0] GEN_13;
  wire [19:0] GEN_14;
  wire [19:0] GEN_15;
  wire [3:0] GEN_16;
  wire [31:0] GEN_18;
  wire [31:0] GEN_19;
  wire [31:0] GEN_20;
  wire [19:0] GEN_22;
  wire [19:0] GEN_23;
  wire [19:0] GEN_24;
  wire  T_2391;
  wire  T_2392;
  wire  T_2393;
  wire [1:0] T_2394;
  wire [1:0] GEN_69;
  wire [1:0] T_2397;
  wire  T_2398;
  wire [1:0] T_2399;
  wire  T_2401;
  wire  T_2403;
  wire [1:0] T_2405;
  wire [2:0] GEN_70;
  wire [2:0] T_2406;
  wire [2:0] T_2407;
  wire [2:0] T_2408;
  wire [2:0] T_2409;
  wire [2:0] T_2410;
  wire [1:0] T_2411;
  wire  T_2412;
  wire  T_2414;
  wire [3:0] T_2416;
  wire [3:0] GEN_72;
  wire [3:0] T_2417;
  wire [2:0] T_2418;
  wire [3:0] GEN_73;
  wire [3:0] T_2419;
  wire [3:0] T_2420;
  wire [3:0] T_2421;
  wire [3:0] GEN_25;
  wire [3:0] GEN_26;
  wire  T_2424;
  wire  T_2425;
  wire [19:0] T_2428;
  wire [19:0] T_2430;
  wire [19:0] T_2432;
  wire [19:0] T_2434;
  wire [19:0] T_2435;
  wire [19:0] pte_cache_data;
  wire  T_2436;
  wire  T_2437;
  wire  T_2438;
  wire  T_2439;
  wire  T_2441;
  wire  T_2442;
  wire  T_2443;
  wire  T_2446;
  wire  T_2447;
  wire  T_2448;
  wire  T_2449;
  wire  T_2450;
  wire  T_2452;
  wire  T_2454;
  wire  T_2455;
  wire  T_2456;
  wire  set_dirty_bit;
  wire  T_2457;
  wire  T_2458;
  wire  T_2460;
  wire  T_2461;
  wire [15:0] GEN_27;
  wire [37:0] GEN_28;
  wire [1:0] GEN_29;
  wire  GEN_30;
  wire  GEN_31;
  wire  GEN_32;
  wire  GEN_33;
  wire  GEN_34;
  wire  GEN_35;
  wire  GEN_36;
  wire  GEN_37;
  wire [15:0] T_2487_reserved_for_hardware;
  wire [37:0] T_2487_ppn;
  wire [1:0] T_2487_reserved_for_software;
  wire  T_2487_d;
  wire  T_2487_a;
  wire  T_2487_g;
  wire  T_2487_u;
  wire  T_2487_x;
  wire  T_2487_w;
  wire  T_2487_r;
  wire  T_2487_v;
  wire [63:0] T_2500;
  wire  T_2501;
  wire  T_2502;
  wire  T_2503;
  wire  T_2504;
  wire  T_2505;
  wire  T_2506;
  wire  T_2507;
  wire  T_2508;
  wire [1:0] T_2509;
  wire [37:0] T_2510;
  wire [15:0] T_2511;
  wire [15:0] pte_wdata_reserved_for_hardware;
  wire [37:0] pte_wdata_ppn;
  wire [1:0] pte_wdata_reserved_for_software;
  wire  pte_wdata_d;
  wire  pte_wdata_a;
  wire  pte_wdata_g;
  wire  pte_wdata_u;
  wire  pte_wdata_x;
  wire  pte_wdata_w;
  wire  pte_wdata_r;
  wire  pte_wdata_v;
  wire  T_2525;
  wire  T_2526;
  wire [4:0] T_2529;
  wire [1:0] T_2530;
  wire [1:0] T_2531;
  wire [2:0] T_2532;
  wire [4:0] T_2533;
  wire [1:0] T_2534;
  wire [2:0] T_2535;
  wire [53:0] T_2536;
  wire [55:0] T_2537;
  wire [58:0] T_2538;
  wire [63:0] T_2539;
  wire [27:0] r_resp_ppn;
  wire [9:0] T_2542;
  wire [17:0] T_2543;
  wire [27:0] T_2544;
  wire [18:0] T_2545;
  wire [27:0] T_2547;
  wire [27:0] T_2556;
  wire [27:0] resp_ppn;
  wire  resp_val;
  wire  T_2558;
  wire  T_2559;
  wire  T_2562;
  wire  T_2563;
  wire [2:0] GEN_38;
  wire [2:0] GEN_39;
  wire [1:0] GEN_40;
  wire  T_2565;
  wire  T_2567;
  wire  T_2568;
  wire [2:0] T_2571;
  wire [1:0] T_2572;
  wire  GEN_41;
  wire [2:0] GEN_42;
  wire [1:0] GEN_43;
  wire [37:0] GEN_44;
  wire  T_2574;
  wire  T_2575;
  wire [2:0] GEN_45;
  wire  GEN_46;
  wire [2:0] GEN_47;
  wire [1:0] GEN_48;
  wire [37:0] GEN_49;
  wire  T_2576;
  wire [2:0] GEN_50;
  wire [2:0] GEN_51;
  wire  T_2588;
  wire [2:0] GEN_52;
  wire [1:0] GEN_53;
  wire [2:0] GEN_54;
  wire [1:0] GEN_55;
  wire [2:0] GEN_56;
  wire [1:0] GEN_57;
  wire  T_2592;
  wire [2:0] GEN_58;
  wire [2:0] GEN_59;
  wire  T_2593;
  wire [2:0] GEN_60;
  wire [2:0] GEN_61;
  wire [2:0] GEN_62;
  wire  T_2594;
  wire [2:0] GEN_63;
  reg [8:0] GEN_17;
  reg [31:0] GEN_101;
  reg [63:0] GEN_21;
  reg [63:0] GEN_102;
  RRArbiter arb (
    .clk(arb_clk),
    .reset(arb_reset),
    .io_in_0_ready(arb_io_in_0_ready),
    .io_in_0_valid(arb_io_in_0_valid),
    .io_in_0_bits_prv(arb_io_in_0_bits_prv),
    .io_in_0_bits_pum(arb_io_in_0_bits_pum),
    .io_in_0_bits_mxr(arb_io_in_0_bits_mxr),
    .io_in_0_bits_addr(arb_io_in_0_bits_addr),
    .io_in_0_bits_store(arb_io_in_0_bits_store),
    .io_in_0_bits_fetch(arb_io_in_0_bits_fetch),
    .io_in_1_ready(arb_io_in_1_ready),
    .io_in_1_valid(arb_io_in_1_valid),
    .io_in_1_bits_prv(arb_io_in_1_bits_prv),
    .io_in_1_bits_pum(arb_io_in_1_bits_pum),
    .io_in_1_bits_mxr(arb_io_in_1_bits_mxr),
    .io_in_1_bits_addr(arb_io_in_1_bits_addr),
    .io_in_1_bits_store(arb_io_in_1_bits_store),
    .io_in_1_bits_fetch(arb_io_in_1_bits_fetch),
    .io_out_ready(arb_io_out_ready),
    .io_out_valid(arb_io_out_valid),
    .io_out_bits_prv(arb_io_out_bits_prv),
    .io_out_bits_pum(arb_io_out_bits_pum),
    .io_out_bits_mxr(arb_io_out_bits_mxr),
    .io_out_bits_addr(arb_io_out_bits_addr),
    .io_out_bits_store(arb_io_out_bits_store),
    .io_out_bits_fetch(arb_io_out_bits_fetch),
    .io_chosen(arb_io_chosen)
  );
  assign io_requestor_0_req_ready = arb_io_in_0_ready;
  assign io_requestor_0_resp_valid = T_2559;
  assign io_requestor_0_resp_bits_pte_reserved_for_hardware = r_pte_reserved_for_hardware;
  assign io_requestor_0_resp_bits_pte_ppn = {{10'd0}, resp_ppn};
  assign io_requestor_0_resp_bits_pte_reserved_for_software = r_pte_reserved_for_software;
  assign io_requestor_0_resp_bits_pte_d = r_pte_d;
  assign io_requestor_0_resp_bits_pte_a = r_pte_a;
  assign io_requestor_0_resp_bits_pte_g = r_pte_g;
  assign io_requestor_0_resp_bits_pte_u = r_pte_u;
  assign io_requestor_0_resp_bits_pte_x = r_pte_x;
  assign io_requestor_0_resp_bits_pte_w = r_pte_w;
  assign io_requestor_0_resp_bits_pte_r = r_pte_r;
  assign io_requestor_0_resp_bits_pte_v = r_pte_v;
  assign io_requestor_0_ptbr_asid = io_dpath_ptbr_asid;
  assign io_requestor_0_ptbr_ppn = io_dpath_ptbr_ppn;
  assign io_requestor_0_invalidate = io_dpath_invalidate;
  assign io_requestor_0_status_debug = io_dpath_status_debug;
  assign io_requestor_0_status_prv = io_dpath_status_prv;
  assign io_requestor_0_status_sd = io_dpath_status_sd;
  assign io_requestor_0_status_zero3 = io_dpath_status_zero3;
  assign io_requestor_0_status_sd_rv32 = io_dpath_status_sd_rv32;
  assign io_requestor_0_status_zero2 = io_dpath_status_zero2;
  assign io_requestor_0_status_vm = io_dpath_status_vm;
  assign io_requestor_0_status_zero1 = io_dpath_status_zero1;
  assign io_requestor_0_status_mxr = io_dpath_status_mxr;
  assign io_requestor_0_status_pum = io_dpath_status_pum;
  assign io_requestor_0_status_mprv = io_dpath_status_mprv;
  assign io_requestor_0_status_xs = io_dpath_status_xs;
  assign io_requestor_0_status_fs = io_dpath_status_fs;
  assign io_requestor_0_status_mpp = io_dpath_status_mpp;
  assign io_requestor_0_status_hpp = io_dpath_status_hpp;
  assign io_requestor_0_status_spp = io_dpath_status_spp;
  assign io_requestor_0_status_mpie = io_dpath_status_mpie;
  assign io_requestor_0_status_hpie = io_dpath_status_hpie;
  assign io_requestor_0_status_spie = io_dpath_status_spie;
  assign io_requestor_0_status_upie = io_dpath_status_upie;
  assign io_requestor_0_status_mie = io_dpath_status_mie;
  assign io_requestor_0_status_hie = io_dpath_status_hie;
  assign io_requestor_0_status_sie = io_dpath_status_sie;
  assign io_requestor_0_status_uie = io_dpath_status_uie;
  assign io_requestor_1_req_ready = arb_io_in_1_ready;
  assign io_requestor_1_resp_valid = T_2562;
  assign io_requestor_1_resp_bits_pte_reserved_for_hardware = r_pte_reserved_for_hardware;
  assign io_requestor_1_resp_bits_pte_ppn = {{10'd0}, resp_ppn};
  assign io_requestor_1_resp_bits_pte_reserved_for_software = r_pte_reserved_for_software;
  assign io_requestor_1_resp_bits_pte_d = r_pte_d;
  assign io_requestor_1_resp_bits_pte_a = r_pte_a;
  assign io_requestor_1_resp_bits_pte_g = r_pte_g;
  assign io_requestor_1_resp_bits_pte_u = r_pte_u;
  assign io_requestor_1_resp_bits_pte_x = r_pte_x;
  assign io_requestor_1_resp_bits_pte_w = r_pte_w;
  assign io_requestor_1_resp_bits_pte_r = r_pte_r;
  assign io_requestor_1_resp_bits_pte_v = r_pte_v;
  assign io_requestor_1_ptbr_asid = io_dpath_ptbr_asid;
  assign io_requestor_1_ptbr_ppn = io_dpath_ptbr_ppn;
  assign io_requestor_1_invalidate = io_dpath_invalidate;
  assign io_requestor_1_status_debug = io_dpath_status_debug;
  assign io_requestor_1_status_prv = io_dpath_status_prv;
  assign io_requestor_1_status_sd = io_dpath_status_sd;
  assign io_requestor_1_status_zero3 = io_dpath_status_zero3;
  assign io_requestor_1_status_sd_rv32 = io_dpath_status_sd_rv32;
  assign io_requestor_1_status_zero2 = io_dpath_status_zero2;
  assign io_requestor_1_status_vm = io_dpath_status_vm;
  assign io_requestor_1_status_zero1 = io_dpath_status_zero1;
  assign io_requestor_1_status_mxr = io_dpath_status_mxr;
  assign io_requestor_1_status_pum = io_dpath_status_pum;
  assign io_requestor_1_status_mprv = io_dpath_status_mprv;
  assign io_requestor_1_status_xs = io_dpath_status_xs;
  assign io_requestor_1_status_fs = io_dpath_status_fs;
  assign io_requestor_1_status_mpp = io_dpath_status_mpp;
  assign io_requestor_1_status_hpp = io_dpath_status_hpp;
  assign io_requestor_1_status_spp = io_dpath_status_spp;
  assign io_requestor_1_status_mpie = io_dpath_status_mpie;
  assign io_requestor_1_status_hpie = io_dpath_status_hpie;
  assign io_requestor_1_status_spie = io_dpath_status_spie;
  assign io_requestor_1_status_upie = io_dpath_status_upie;
  assign io_requestor_1_status_mie = io_dpath_status_mie;
  assign io_requestor_1_status_hie = io_dpath_status_hie;
  assign io_requestor_1_status_sie = io_dpath_status_sie;
  assign io_requestor_1_status_uie = io_dpath_status_uie;
  assign io_mem_req_valid = GEN_46;
  assign io_mem_req_bits_addr = pte_addr[39:0];
  assign io_mem_req_bits_tag = GEN_17;
  assign io_mem_req_bits_cmd = T_2529;
  assign io_mem_req_bits_typ = 3'h3;
  assign io_mem_req_bits_phys = 1'h1;
  assign io_mem_req_bits_data = GEN_21;
  assign io_mem_s1_kill = 1'h0;
  assign io_mem_s1_data = T_2539;
  assign io_mem_invalidate_lr = 1'h0;
  assign T_2256 = r_req_addr[26:18];
  assign T_2258 = r_req_addr[26:9];
  assign T_2259 = T_2258[8:0];
  assign T_2261 = r_req_addr[8:0];
  assign T_2263 = count & 2'h1;
  assign T_2265 = count >= 2'h2;
  assign T_2269 = T_2263 >= 2'h1;
  assign T_2270 = T_2269 ? T_2259 : T_2256;
  assign vpn_idx = T_2265 ? T_2261 : T_2270;
  assign arb_clk = clk;
  assign arb_reset = reset;
  assign arb_io_in_0_valid = io_requestor_0_req_valid;
  assign arb_io_in_0_bits_prv = io_requestor_0_req_bits_prv;
  assign arb_io_in_0_bits_pum = io_requestor_0_req_bits_pum;
  assign arb_io_in_0_bits_mxr = io_requestor_0_req_bits_mxr;
  assign arb_io_in_0_bits_addr = io_requestor_0_req_bits_addr;
  assign arb_io_in_0_bits_store = io_requestor_0_req_bits_store;
  assign arb_io_in_0_bits_fetch = io_requestor_0_req_bits_fetch;
  assign arb_io_in_1_valid = io_requestor_1_req_valid;
  assign arb_io_in_1_bits_prv = io_requestor_1_req_bits_prv;
  assign arb_io_in_1_bits_pum = io_requestor_1_req_bits_pum;
  assign arb_io_in_1_bits_mxr = io_requestor_1_req_bits_mxr;
  assign arb_io_in_1_bits_addr = io_requestor_1_req_bits_addr;
  assign arb_io_in_1_bits_store = io_requestor_1_req_bits_store;
  assign arb_io_in_1_bits_fetch = io_requestor_1_req_bits_fetch;
  assign arb_io_out_ready = T_2278;
  assign T_2278 = state == 3'h0;
  assign pte_reserved_for_hardware = T_2324;
  assign pte_ppn = T_2323;
  assign pte_reserved_for_software = T_2322;
  assign pte_d = T_2321;
  assign pte_a = T_2320;
  assign pte_g = T_2319;
  assign pte_u = T_2318;
  assign pte_x = T_2317;
  assign pte_w = T_2316;
  assign pte_r = T_2315;
  assign pte_v = T_2314;
  assign T_2314 = io_mem_resp_bits_data[0];
  assign T_2315 = io_mem_resp_bits_data[1];
  assign T_2316 = io_mem_resp_bits_data[2];
  assign T_2317 = io_mem_resp_bits_data[3];
  assign T_2318 = io_mem_resp_bits_data[4];
  assign T_2319 = io_mem_resp_bits_data[5];
  assign T_2320 = io_mem_resp_bits_data[6];
  assign T_2321 = io_mem_resp_bits_data[7];
  assign T_2322 = io_mem_resp_bits_data[9:8];
  assign T_2323 = io_mem_resp_bits_data[47:10];
  assign T_2324 = io_mem_resp_bits_data[63:48];
  assign T_2325 = {r_pte_ppn,vpn_idx};
  assign GEN_64 = {{3'd0}, T_2325};
  assign pte_addr = GEN_64 << 3;
  assign T_2326 = arb_io_out_ready & arb_io_out_valid;
  assign GEN_2 = T_2326 ? arb_io_out_bits_prv : r_req_prv;
  assign GEN_3 = T_2326 ? arb_io_out_bits_pum : r_req_pum;
  assign GEN_4 = T_2326 ? arb_io_out_bits_mxr : r_req_mxr;
  assign GEN_5 = T_2326 ? arb_io_out_bits_addr : r_req_addr;
  assign GEN_6 = T_2326 ? arb_io_out_bits_store : r_req_store;
  assign GEN_7 = T_2326 ? arb_io_out_bits_fetch : r_req_fetch;
  assign GEN_8 = T_2326 ? arb_io_chosen : r_req_dest;
  assign GEN_9 = T_2326 ? io_dpath_ptbr_ppn : r_pte_ppn;
  assign GEN_65 = {{18'd0}, T_2337_0};
  assign T_2347 = GEN_65 == pte_addr;
  assign GEN_66 = {{18'd0}, T_2337_1};
  assign T_2348 = GEN_66 == pte_addr;
  assign GEN_67 = {{18'd0}, T_2337_2};
  assign T_2349 = GEN_67 == pte_addr;
  assign T_2350 = {T_2349,T_2348};
  assign T_2351 = {T_2350,T_2347};
  assign T_2352 = T_2351 & T_2330;
  assign pte_cache_hit = T_2352 != 3'h0;
  assign T_2355 = pte_r == 1'h0;
  assign T_2356 = pte_v & T_2355;
  assign T_2358 = pte_w == 1'h0;
  assign T_2359 = T_2356 & T_2358;
  assign T_2361 = pte_x == 1'h0;
  assign T_2362 = T_2359 & T_2361;
  assign T_2363 = io_mem_resp_valid & T_2362;
  assign T_2365 = pte_cache_hit == 1'h0;
  assign T_2366 = T_2363 & T_2365;
  assign T_2367 = ~ T_2330;
  assign T_2369 = T_2367 == 3'h0;
  assign T_2371 = T_2328 >> 1'h1;
  assign T_2372 = T_2371[0];
  assign T_2373 = {1'h1,T_2372};
  assign T_2374 = T_2328 >> T_2373;
  assign T_2375 = T_2374[0];
  assign T_2376 = {T_2373,T_2375};
  assign T_2377 = T_2376[1:0];
  assign T_2379 = T_2367[0];
  assign T_2380 = T_2367[1];
  assign T_2385 = T_2380 ? 2'h1 : 2'h2;
  assign T_2386 = T_2379 ? 2'h0 : T_2385;
  assign T_2387 = T_2369 ? T_2377 : T_2386;
  assign T_2389 = 4'h1 << T_2387;
  assign GEN_68 = {{1'd0}, T_2330};
  assign T_2390 = GEN_68 | T_2389;
  assign GEN_0 = pte_addr[31:0];
  assign GEN_10 = 2'h0 == T_2387 ? GEN_0 : T_2337_0;
  assign GEN_11 = 2'h1 == T_2387 ? GEN_0 : T_2337_1;
  assign GEN_12 = 2'h2 == T_2387 ? GEN_0 : T_2337_2;
  assign GEN_1 = pte_ppn[19:0];
  assign GEN_13 = 2'h0 == T_2387 ? GEN_1 : T_2345_0;
  assign GEN_14 = 2'h1 == T_2387 ? GEN_1 : T_2345_1;
  assign GEN_15 = 2'h2 == T_2387 ? GEN_1 : T_2345_2;
  assign GEN_16 = T_2366 ? T_2390 : {{1'd0}, T_2330};
  assign GEN_18 = T_2366 ? GEN_10 : T_2337_0;
  assign GEN_19 = T_2366 ? GEN_11 : T_2337_1;
  assign GEN_20 = T_2366 ? GEN_12 : T_2337_2;
  assign GEN_22 = T_2366 ? GEN_13 : T_2345_0;
  assign GEN_23 = T_2366 ? GEN_14 : T_2345_1;
  assign GEN_24 = T_2366 ? GEN_15 : T_2345_2;
  assign T_2391 = state == 3'h1;
  assign T_2392 = pte_cache_hit & T_2391;
  assign T_2393 = T_2352[2];
  assign T_2394 = T_2352[1:0];
  assign GEN_69 = {{1'd0}, T_2393};
  assign T_2397 = GEN_69 | T_2394;
  assign T_2398 = T_2397[1];
  assign T_2399 = {T_2393,T_2398};
  assign T_2401 = T_2399[1];
  assign T_2403 = T_2401 == 1'h0;
  assign T_2405 = 2'h1 << 1'h1;
  assign GEN_70 = {{1'd0}, T_2405};
  assign T_2406 = T_2328 | GEN_70;
  assign T_2407 = ~ T_2328;
  assign T_2408 = T_2407 | GEN_70;
  assign T_2409 = ~ T_2408;
  assign T_2410 = T_2403 ? T_2406 : T_2409;
  assign T_2411 = {1'h1,T_2401};
  assign T_2412 = T_2399[0];
  assign T_2414 = T_2412 == 1'h0;
  assign T_2416 = 4'h1 << T_2411;
  assign GEN_72 = {{1'd0}, T_2410};
  assign T_2417 = GEN_72 | T_2416;
  assign T_2418 = ~ T_2410;
  assign GEN_73 = {{1'd0}, T_2418};
  assign T_2419 = GEN_73 | T_2416;
  assign T_2420 = ~ T_2419;
  assign T_2421 = T_2414 ? T_2417 : T_2420;
  assign GEN_25 = T_2392 ? T_2421 : {{1'd0}, T_2328};
  assign GEN_26 = io_dpath_invalidate ? 4'h0 : GEN_16;
  assign T_2424 = T_2352[0];
  assign T_2425 = T_2352[1];
  assign T_2428 = T_2424 ? T_2345_0 : 20'h0;
  assign T_2430 = T_2425 ? T_2345_1 : 20'h0;
  assign T_2432 = T_2393 ? T_2345_2 : 20'h0;
  assign T_2434 = T_2428 | T_2430;
  assign T_2435 = T_2434 | T_2432;
  assign pte_cache_data = T_2435;
  assign T_2436 = pte_x & r_req_mxr;
  assign T_2437 = pte_r | T_2436;
  assign T_2438 = r_req_store ? pte_w : T_2437;
  assign T_2439 = r_req_fetch ? pte_x : T_2438;
  assign T_2441 = r_req_pum == 1'h0;
  assign T_2442 = r_req_prv[0];
  assign T_2443 = pte_u ? T_2441 : T_2442;
  assign T_2446 = pte_x & T_2358;
  assign T_2447 = pte_r | T_2446;
  assign T_2448 = pte_v & T_2447;
  assign T_2449 = T_2448 & T_2443;
  assign T_2450 = T_2449 & T_2439;
  assign T_2452 = pte_a == 1'h0;
  assign T_2454 = pte_d == 1'h0;
  assign T_2455 = r_req_store & T_2454;
  assign T_2456 = T_2452 | T_2455;
  assign set_dirty_bit = T_2450 & T_2456;
  assign T_2457 = state == 3'h2;
  assign T_2458 = io_mem_resp_valid & T_2457;
  assign T_2460 = set_dirty_bit == 1'h0;
  assign T_2461 = T_2458 & T_2460;
  assign GEN_27 = T_2461 ? pte_reserved_for_hardware : r_pte_reserved_for_hardware;
  assign GEN_28 = T_2461 ? pte_ppn : GEN_9;
  assign GEN_29 = T_2461 ? pte_reserved_for_software : r_pte_reserved_for_software;
  assign GEN_30 = T_2461 ? pte_d : r_pte_d;
  assign GEN_31 = T_2461 ? pte_a : r_pte_a;
  assign GEN_32 = T_2461 ? pte_g : r_pte_g;
  assign GEN_33 = T_2461 ? pte_u : r_pte_u;
  assign GEN_34 = T_2461 ? pte_x : r_pte_x;
  assign GEN_35 = T_2461 ? pte_w : r_pte_w;
  assign GEN_36 = T_2461 ? pte_r : r_pte_r;
  assign GEN_37 = T_2461 ? pte_v : r_pte_v;
  assign T_2487_reserved_for_hardware = T_2511;
  assign T_2487_ppn = T_2510;
  assign T_2487_reserved_for_software = T_2509;
  assign T_2487_d = T_2508;
  assign T_2487_a = T_2507;
  assign T_2487_g = T_2506;
  assign T_2487_u = T_2505;
  assign T_2487_x = T_2504;
  assign T_2487_w = T_2503;
  assign T_2487_r = T_2502;
  assign T_2487_v = T_2501;
  assign T_2500 = 64'h0;
  assign T_2501 = T_2500[0];
  assign T_2502 = T_2500[1];
  assign T_2503 = T_2500[2];
  assign T_2504 = T_2500[3];
  assign T_2505 = T_2500[4];
  assign T_2506 = T_2500[5];
  assign T_2507 = T_2500[6];
  assign T_2508 = T_2500[7];
  assign T_2509 = T_2500[9:8];
  assign T_2510 = T_2500[47:10];
  assign T_2511 = T_2500[63:48];
  assign pte_wdata_reserved_for_hardware = T_2487_reserved_for_hardware;
  assign pte_wdata_ppn = T_2487_ppn;
  assign pte_wdata_reserved_for_software = T_2487_reserved_for_software;
  assign pte_wdata_d = r_req_store;
  assign pte_wdata_a = 1'h1;
  assign pte_wdata_g = T_2487_g;
  assign pte_wdata_u = T_2487_u;
  assign pte_wdata_x = T_2487_x;
  assign pte_wdata_w = T_2487_w;
  assign pte_wdata_r = T_2487_r;
  assign pte_wdata_v = T_2487_v;
  assign T_2525 = state == 3'h3;
  assign T_2526 = T_2391 | T_2525;
  assign T_2529 = T_2525 ? 5'ha : 5'h0;
  assign T_2530 = {pte_wdata_r,pte_wdata_v};
  assign T_2531 = {pte_wdata_u,pte_wdata_x};
  assign T_2532 = {T_2531,pte_wdata_w};
  assign T_2533 = {T_2532,T_2530};
  assign T_2534 = {pte_wdata_d,pte_wdata_a};
  assign T_2535 = {T_2534,pte_wdata_g};
  assign T_2536 = {pte_wdata_reserved_for_hardware,pte_wdata_ppn};
  assign T_2537 = {T_2536,pte_wdata_reserved_for_software};
  assign T_2538 = {T_2537,T_2535};
  assign T_2539 = {T_2538,T_2533};
  assign r_resp_ppn = io_mem_req_bits_addr[39:12];
  assign T_2542 = r_resp_ppn[27:18];
  assign T_2543 = r_req_addr[17:0];
  assign T_2544 = {T_2542,T_2543};
  assign T_2545 = r_resp_ppn[27:9];
  assign T_2547 = {T_2545,T_2261};
  assign T_2556 = T_2269 ? T_2547 : T_2544;
  assign resp_ppn = T_2265 ? r_resp_ppn : T_2556;
  assign resp_val = state == 3'h5;
  assign T_2558 = r_req_dest == 1'h0;
  assign T_2559 = resp_val & T_2558;
  assign T_2562 = resp_val & r_req_dest;
  assign T_2563 = 3'h0 == state;
  assign GEN_38 = arb_io_out_valid ? 3'h1 : state;
  assign GEN_39 = T_2563 ? GEN_38 : state;
  assign GEN_40 = T_2563 ? 2'h0 : count;
  assign T_2565 = 3'h1 == state;
  assign T_2567 = count < 2'h2;
  assign T_2568 = pte_cache_hit & T_2567;
  assign T_2571 = count + 2'h1;
  assign T_2572 = T_2571[1:0];
  assign GEN_41 = T_2568 ? 1'h0 : T_2526;
  assign GEN_42 = T_2568 ? 3'h1 : GEN_39;
  assign GEN_43 = T_2568 ? T_2572 : GEN_40;
  assign GEN_44 = T_2568 ? {{18'd0}, pte_cache_data} : GEN_28;
  assign T_2574 = T_2568 == 1'h0;
  assign T_2575 = T_2574 & io_mem_req_ready;
  assign GEN_45 = T_2575 ? 3'h2 : GEN_42;
  assign GEN_46 = T_2565 ? GEN_41 : T_2526;
  assign GEN_47 = T_2565 ? GEN_45 : GEN_39;
  assign GEN_48 = T_2565 ? GEN_43 : GEN_40;
  assign GEN_49 = T_2565 ? GEN_44 : GEN_28;
  assign T_2576 = 3'h2 == state;
  assign GEN_50 = io_mem_s2_nack ? 3'h1 : GEN_47;
  assign GEN_51 = set_dirty_bit ? 3'h3 : 3'h5;
  assign T_2588 = T_2362 & T_2567;
  assign GEN_52 = T_2588 ? 3'h1 : GEN_51;
  assign GEN_53 = T_2588 ? T_2572 : GEN_48;
  assign GEN_54 = io_mem_resp_valid ? GEN_52 : GEN_50;
  assign GEN_55 = io_mem_resp_valid ? GEN_53 : GEN_48;
  assign GEN_56 = T_2576 ? GEN_54 : GEN_47;
  assign GEN_57 = T_2576 ? GEN_55 : GEN_48;
  assign T_2592 = 3'h3 == state;
  assign GEN_58 = io_mem_req_ready ? 3'h4 : GEN_56;
  assign GEN_59 = T_2592 ? GEN_58 : GEN_56;
  assign T_2593 = 3'h4 == state;
  assign GEN_60 = io_mem_s2_nack ? 3'h3 : GEN_59;
  assign GEN_61 = io_mem_resp_valid ? 3'h1 : GEN_60;
  assign GEN_62 = T_2593 ? GEN_61 : GEN_59;
  assign T_2594 = 3'h5 == state;
  assign GEN_63 = T_2594 ? 3'h0 : GEN_62;
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifndef verilator
      #0.002;
    `endif
  `ifdef RANDOMIZE
  GEN_71 = {1{$random}};
  state = GEN_71[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_74 = {1{$random}};
  count = GEN_74[1:0];
  `endif
  `ifdef RANDOMIZE
  GEN_75 = {1{$random}};
  r_req_prv = GEN_75[1:0];
  `endif
  `ifdef RANDOMIZE
  GEN_76 = {1{$random}};
  r_req_pum = GEN_76[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_77 = {1{$random}};
  r_req_mxr = GEN_77[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_78 = {1{$random}};
  r_req_addr = GEN_78[26:0];
  `endif
  `ifdef RANDOMIZE
  GEN_79 = {1{$random}};
  r_req_store = GEN_79[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_80 = {1{$random}};
  r_req_fetch = GEN_80[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_81 = {1{$random}};
  r_req_dest = GEN_81[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_82 = {1{$random}};
  r_pte_reserved_for_hardware = GEN_82[15:0];
  `endif
  `ifdef RANDOMIZE
  GEN_83 = {2{$random}};
  r_pte_ppn = GEN_83[37:0];
  `endif
  `ifdef RANDOMIZE
  GEN_84 = {1{$random}};
  r_pte_reserved_for_software = GEN_84[1:0];
  `endif
  `ifdef RANDOMIZE
  GEN_85 = {1{$random}};
  r_pte_d = GEN_85[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_86 = {1{$random}};
  r_pte_a = GEN_86[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_87 = {1{$random}};
  r_pte_g = GEN_87[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_88 = {1{$random}};
  r_pte_u = GEN_88[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_89 = {1{$random}};
  r_pte_x = GEN_89[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_90 = {1{$random}};
  r_pte_w = GEN_90[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_91 = {1{$random}};
  r_pte_r = GEN_91[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_92 = {1{$random}};
  r_pte_v = GEN_92[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_93 = {1{$random}};
  T_2328 = GEN_93[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_94 = {1{$random}};
  T_2330 = GEN_94[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_95 = {1{$random}};
  T_2337_0 = GEN_95[31:0];
  `endif
  `ifdef RANDOMIZE
  GEN_96 = {1{$random}};
  T_2337_1 = GEN_96[31:0];
  `endif
  `ifdef RANDOMIZE
  GEN_97 = {1{$random}};
  T_2337_2 = GEN_97[31:0];
  `endif
  `ifdef RANDOMIZE
  GEN_98 = {1{$random}};
  T_2345_0 = GEN_98[19:0];
  `endif
  `ifdef RANDOMIZE
  GEN_99 = {1{$random}};
  T_2345_1 = GEN_99[19:0];
  `endif
  `ifdef RANDOMIZE
  GEN_100 = {1{$random}};
  T_2345_2 = GEN_100[19:0];
  `endif
  `ifdef RANDOMIZE
  GEN_101 = {1{$random}};
  GEN_17 = GEN_101[8:0];
  `endif
  `ifdef RANDOMIZE
  GEN_102 = {2{$random}};
  GEN_21 = GEN_102[63:0];
  `endif
  end
`endif
  always @(posedge clk) begin
    if(reset) begin
      state <= 3'h0;
    end else begin
      if(T_2594) begin
        state <= 3'h0;
      end else begin
        if(T_2593) begin
          if(io_mem_resp_valid) begin
            state <= 3'h1;
          end else begin
            if(io_mem_s2_nack) begin
              state <= 3'h3;
            end else begin
              if(T_2592) begin
                if(io_mem_req_ready) begin
                  state <= 3'h4;
                end else begin
                  if(T_2576) begin
                    if(io_mem_resp_valid) begin
                      if(T_2588) begin
                        state <= 3'h1;
                      end else begin
                        if(set_dirty_bit) begin
                          state <= 3'h3;
                        end else begin
                          state <= 3'h5;
                        end
                      end
                    end else begin
                      if(io_mem_s2_nack) begin
                        state <= 3'h1;
                      end else begin
                        if(T_2565) begin
                          if(T_2575) begin
                            state <= 3'h2;
                          end else begin
                            if(T_2568) begin
                              state <= 3'h1;
                            end else begin
                              if(T_2563) begin
                                if(arb_io_out_valid) begin
                                  state <= 3'h1;
                                end
                              end
                            end
                          end
                        end else begin
                          if(T_2563) begin
                            if(arb_io_out_valid) begin
                              state <= 3'h1;
                            end
                          end
                        end
                      end
                    end
                  end else begin
                    if(T_2565) begin
                      if(T_2575) begin
                        state <= 3'h2;
                      end else begin
                        if(T_2568) begin
                          state <= 3'h1;
                        end else begin
                          if(T_2563) begin
                            if(arb_io_out_valid) begin
                              state <= 3'h1;
                            end
                          end
                        end
                      end
                    end else begin
                      if(T_2563) begin
                        if(arb_io_out_valid) begin
                          state <= 3'h1;
                        end
                      end
                    end
                  end
                end
              end else begin
                if(T_2576) begin
                  if(io_mem_resp_valid) begin
                    if(T_2588) begin
                      state <= 3'h1;
                    end else begin
                      if(set_dirty_bit) begin
                        state <= 3'h3;
                      end else begin
                        state <= 3'h5;
                      end
                    end
                  end else begin
                    if(io_mem_s2_nack) begin
                      state <= 3'h1;
                    end else begin
                      if(T_2565) begin
                        if(T_2575) begin
                          state <= 3'h2;
                        end else begin
                          if(T_2568) begin
                            state <= 3'h1;
                          end else begin
                            state <= GEN_39;
                          end
                        end
                      end else begin
                        state <= GEN_39;
                      end
                    end
                  end
                end else begin
                  if(T_2565) begin
                    if(T_2575) begin
                      state <= 3'h2;
                    end else begin
                      if(T_2568) begin
                        state <= 3'h1;
                      end else begin
                        state <= GEN_39;
                      end
                    end
                  end else begin
                    state <= GEN_39;
                  end
                end
              end
            end
          end
        end else begin
          if(T_2592) begin
            if(io_mem_req_ready) begin
              state <= 3'h4;
            end else begin
              if(T_2576) begin
                if(io_mem_resp_valid) begin
                  if(T_2588) begin
                    state <= 3'h1;
                  end else begin
                    if(set_dirty_bit) begin
                      state <= 3'h3;
                    end else begin
                      state <= 3'h5;
                    end
                  end
                end else begin
                  if(io_mem_s2_nack) begin
                    state <= 3'h1;
                  end else begin
                    state <= GEN_47;
                  end
                end
              end else begin
                state <= GEN_47;
              end
            end
          end else begin
            if(T_2576) begin
              if(io_mem_resp_valid) begin
                if(T_2588) begin
                  state <= 3'h1;
                end else begin
                  if(set_dirty_bit) begin
                    state <= 3'h3;
                  end else begin
                    state <= 3'h5;
                  end
                end
              end else begin
                if(io_mem_s2_nack) begin
                  state <= 3'h1;
                end else begin
                  state <= GEN_47;
                end
              end
            end else begin
              state <= GEN_47;
            end
          end
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2576) begin
        if(io_mem_resp_valid) begin
          if(T_2588) begin
            count <= T_2572;
          end else begin
            if(T_2565) begin
              if(T_2568) begin
                count <= T_2572;
              end else begin
                if(T_2563) begin
                  count <= 2'h0;
                end
              end
            end else begin
              if(T_2563) begin
                count <= 2'h0;
              end
            end
          end
        end else begin
          if(T_2565) begin
            if(T_2568) begin
              count <= T_2572;
            end else begin
              if(T_2563) begin
                count <= 2'h0;
              end
            end
          end else begin
            if(T_2563) begin
              count <= 2'h0;
            end
          end
        end
      end else begin
        if(T_2565) begin
          if(T_2568) begin
            count <= T_2572;
          end else begin
            count <= GEN_40;
          end
        end else begin
          count <= GEN_40;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2326) begin
        r_req_prv <= arb_io_out_bits_prv;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2326) begin
        r_req_pum <= arb_io_out_bits_pum;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2326) begin
        r_req_mxr <= arb_io_out_bits_mxr;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2326) begin
        r_req_addr <= arb_io_out_bits_addr;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2326) begin
        r_req_store <= arb_io_out_bits_store;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2326) begin
        r_req_fetch <= arb_io_out_bits_fetch;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2326) begin
        r_req_dest <= arb_io_chosen;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2461) begin
        r_pte_reserved_for_hardware <= pte_reserved_for_hardware;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2565) begin
        if(T_2568) begin
          r_pte_ppn <= {{18'd0}, pte_cache_data};
        end else begin
          if(T_2461) begin
            r_pte_ppn <= pte_ppn;
          end else begin
            if(T_2326) begin
              r_pte_ppn <= io_dpath_ptbr_ppn;
            end
          end
        end
      end else begin
        if(T_2461) begin
          r_pte_ppn <= pte_ppn;
        end else begin
          if(T_2326) begin
            r_pte_ppn <= io_dpath_ptbr_ppn;
          end
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2461) begin
        r_pte_reserved_for_software <= pte_reserved_for_software;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2461) begin
        r_pte_d <= pte_d;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2461) begin
        r_pte_a <= pte_a;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2461) begin
        r_pte_g <= pte_g;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2461) begin
        r_pte_u <= pte_u;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2461) begin
        r_pte_x <= pte_x;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2461) begin
        r_pte_w <= pte_w;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2461) begin
        r_pte_r <= pte_r;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2461) begin
        r_pte_v <= pte_v;
      end
    end
    if(1'h0) begin
    end else begin
      T_2328 <= GEN_25[2:0];
    end
    if(reset) begin
      T_2330 <= 3'h0;
    end else begin
      T_2330 <= GEN_26[2:0];
    end
    if(1'h0) begin
    end else begin
      if(T_2366) begin
        if(2'h0 == T_2387) begin
          T_2337_0 <= GEN_0;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2366) begin
        if(2'h1 == T_2387) begin
          T_2337_1 <= GEN_0;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2366) begin
        if(2'h2 == T_2387) begin
          T_2337_2 <= GEN_0;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2366) begin
        if(2'h0 == T_2387) begin
          T_2345_0 <= GEN_1;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2366) begin
        if(2'h1 == T_2387) begin
          T_2345_1 <= GEN_1;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2366) begin
        if(2'h2 == T_2387) begin
          T_2345_2 <= GEN_1;
        end
      end
    end
  end
endmodule
module HellaCacheArbiter(
  input   clk,
  input   reset,
  output  io_requestor_0_req_ready,
  input   io_requestor_0_req_valid,
  input  [39:0] io_requestor_0_req_bits_addr,
  input  [8:0] io_requestor_0_req_bits_tag,
  input  [4:0] io_requestor_0_req_bits_cmd,
  input  [2:0] io_requestor_0_req_bits_typ,
  input   io_requestor_0_req_bits_phys,
  input  [63:0] io_requestor_0_req_bits_data,
  input   io_requestor_0_s1_kill,
  input  [63:0] io_requestor_0_s1_data,
  output  io_requestor_0_s2_nack,
  output  io_requestor_0_resp_valid,
  output [39:0] io_requestor_0_resp_bits_addr,
  output [8:0] io_requestor_0_resp_bits_tag,
  output [4:0] io_requestor_0_resp_bits_cmd,
  output [2:0] io_requestor_0_resp_bits_typ,
  output [63:0] io_requestor_0_resp_bits_data,
  output  io_requestor_0_resp_bits_replay,
  output  io_requestor_0_resp_bits_has_data,
  output [63:0] io_requestor_0_resp_bits_data_word_bypass,
  output [63:0] io_requestor_0_resp_bits_store_data,
  output  io_requestor_0_replay_next,
  output  io_requestor_0_xcpt_ma_ld,
  output  io_requestor_0_xcpt_ma_st,
  output  io_requestor_0_xcpt_pf_ld,
  output  io_requestor_0_xcpt_pf_st,
  input   io_requestor_0_invalidate_lr,
  output  io_requestor_0_ordered,
  output  io_requestor_1_req_ready,
  input   io_requestor_1_req_valid,
  input  [39:0] io_requestor_1_req_bits_addr,
  input  [8:0] io_requestor_1_req_bits_tag,
  input  [4:0] io_requestor_1_req_bits_cmd,
  input  [2:0] io_requestor_1_req_bits_typ,
  input   io_requestor_1_req_bits_phys,
  input  [63:0] io_requestor_1_req_bits_data,
  input   io_requestor_1_s1_kill,
  input  [63:0] io_requestor_1_s1_data,
  output  io_requestor_1_s2_nack,
  output  io_requestor_1_resp_valid,
  output [39:0] io_requestor_1_resp_bits_addr,
  output [8:0] io_requestor_1_resp_bits_tag,
  output [4:0] io_requestor_1_resp_bits_cmd,
  output [2:0] io_requestor_1_resp_bits_typ,
  output [63:0] io_requestor_1_resp_bits_data,
  output  io_requestor_1_resp_bits_replay,
  output  io_requestor_1_resp_bits_has_data,
  output [63:0] io_requestor_1_resp_bits_data_word_bypass,
  output [63:0] io_requestor_1_resp_bits_store_data,
  output  io_requestor_1_replay_next,
  output  io_requestor_1_xcpt_ma_ld,
  output  io_requestor_1_xcpt_ma_st,
  output  io_requestor_1_xcpt_pf_ld,
  output  io_requestor_1_xcpt_pf_st,
  input   io_requestor_1_invalidate_lr,
  output  io_requestor_1_ordered,
  input   io_mem_req_ready,
  output  io_mem_req_valid,
  output [39:0] io_mem_req_bits_addr,
  output [8:0] io_mem_req_bits_tag,
  output [4:0] io_mem_req_bits_cmd,
  output [2:0] io_mem_req_bits_typ,
  output  io_mem_req_bits_phys,
  output [63:0] io_mem_req_bits_data,
  output  io_mem_s1_kill,
  output [63:0] io_mem_s1_data,
  input   io_mem_s2_nack,
  input   io_mem_resp_valid,
  input  [39:0] io_mem_resp_bits_addr,
  input  [8:0] io_mem_resp_bits_tag,
  input  [4:0] io_mem_resp_bits_cmd,
  input  [2:0] io_mem_resp_bits_typ,
  input  [63:0] io_mem_resp_bits_data,
  input   io_mem_resp_bits_replay,
  input   io_mem_resp_bits_has_data,
  input  [63:0] io_mem_resp_bits_data_word_bypass,
  input  [63:0] io_mem_resp_bits_store_data,
  input   io_mem_replay_next,
  input   io_mem_xcpt_ma_ld,
  input   io_mem_xcpt_ma_st,
  input   io_mem_xcpt_pf_ld,
  input   io_mem_xcpt_pf_st,
  output  io_mem_invalidate_lr,
  input   io_mem_ordered
);
  reg  s1_id;
  reg [31:0] GEN_9;
  reg  s2_id;
  reg [31:0] GEN_10;
  wire  T_7160;
  wire  T_7161;
  wire  T_7163;
  wire  T_7164;
  wire [9:0] T_7166;
  wire [9:0] T_7169;
  wire [4:0] GEN_0;
  wire [2:0] GEN_1;
  wire [39:0] GEN_2;
  wire  GEN_3;
  wire [9:0] GEN_4;
  wire  GEN_5;
  wire  T_7172;
  wire  GEN_6;
  wire [63:0] GEN_7;
  wire  T_7173;
  wire  T_7175;
  wire  T_7176;
  wire  T_7178;
  wire  T_7179;
  wire [7:0] T_7180;
  wire  T_7184;
  wire  T_7187;
  reg [63:0] GEN_8;
  reg [63:0] GEN_11;
  assign io_requestor_0_req_ready = io_mem_req_ready;
  assign io_requestor_0_s2_nack = T_7179;
  assign io_requestor_0_resp_valid = T_7176;
  assign io_requestor_0_resp_bits_addr = io_mem_resp_bits_addr;
  assign io_requestor_0_resp_bits_tag = {{1'd0}, T_7180};
  assign io_requestor_0_resp_bits_cmd = io_mem_resp_bits_cmd;
  assign io_requestor_0_resp_bits_typ = io_mem_resp_bits_typ;
  assign io_requestor_0_resp_bits_data = io_mem_resp_bits_data;
  assign io_requestor_0_resp_bits_replay = io_mem_resp_bits_replay;
  assign io_requestor_0_resp_bits_has_data = io_mem_resp_bits_has_data;
  assign io_requestor_0_resp_bits_data_word_bypass = io_mem_resp_bits_data_word_bypass;
  assign io_requestor_0_resp_bits_store_data = io_mem_resp_bits_store_data;
  assign io_requestor_0_replay_next = io_mem_replay_next;
  assign io_requestor_0_xcpt_ma_ld = io_mem_xcpt_ma_ld;
  assign io_requestor_0_xcpt_ma_st = io_mem_xcpt_ma_st;
  assign io_requestor_0_xcpt_pf_ld = io_mem_xcpt_pf_ld;
  assign io_requestor_0_xcpt_pf_st = io_mem_xcpt_pf_st;
  assign io_requestor_0_ordered = io_mem_ordered;
  assign io_requestor_1_req_ready = T_7164;
  assign io_requestor_1_s2_nack = T_7187;
  assign io_requestor_1_resp_valid = T_7184;
  assign io_requestor_1_resp_bits_addr = io_mem_resp_bits_addr;
  assign io_requestor_1_resp_bits_tag = {{1'd0}, T_7180};
  assign io_requestor_1_resp_bits_cmd = io_mem_resp_bits_cmd;
  assign io_requestor_1_resp_bits_typ = io_mem_resp_bits_typ;
  assign io_requestor_1_resp_bits_data = io_mem_resp_bits_data;
  assign io_requestor_1_resp_bits_replay = io_mem_resp_bits_replay;
  assign io_requestor_1_resp_bits_has_data = io_mem_resp_bits_has_data;
  assign io_requestor_1_resp_bits_data_word_bypass = io_mem_resp_bits_data_word_bypass;
  assign io_requestor_1_resp_bits_store_data = io_mem_resp_bits_store_data;
  assign io_requestor_1_replay_next = io_mem_replay_next;
  assign io_requestor_1_xcpt_ma_ld = io_mem_xcpt_ma_ld;
  assign io_requestor_1_xcpt_ma_st = io_mem_xcpt_ma_st;
  assign io_requestor_1_xcpt_pf_ld = io_mem_xcpt_pf_ld;
  assign io_requestor_1_xcpt_pf_st = io_mem_xcpt_pf_st;
  assign io_requestor_1_ordered = io_mem_ordered;
  assign io_mem_req_valid = T_7161;
  assign io_mem_req_bits_addr = GEN_2;
  assign io_mem_req_bits_tag = GEN_4[8:0];
  assign io_mem_req_bits_cmd = GEN_0;
  assign io_mem_req_bits_typ = GEN_1;
  assign io_mem_req_bits_phys = GEN_3;
  assign io_mem_req_bits_data = GEN_8;
  assign io_mem_s1_kill = GEN_6;
  assign io_mem_s1_data = GEN_7;
  assign io_mem_invalidate_lr = T_7160;
  assign T_7160 = io_requestor_0_invalidate_lr | io_requestor_1_invalidate_lr;
  assign T_7161 = io_requestor_0_req_valid | io_requestor_1_req_valid;
  assign T_7163 = io_requestor_0_req_valid == 1'h0;
  assign T_7164 = io_requestor_0_req_ready & T_7163;
  assign T_7166 = {io_requestor_1_req_bits_tag,1'h1};
  assign T_7169 = {io_requestor_0_req_bits_tag,1'h0};
  assign GEN_0 = io_requestor_0_req_valid ? io_requestor_0_req_bits_cmd : io_requestor_1_req_bits_cmd;
  assign GEN_1 = io_requestor_0_req_valid ? io_requestor_0_req_bits_typ : io_requestor_1_req_bits_typ;
  assign GEN_2 = io_requestor_0_req_valid ? io_requestor_0_req_bits_addr : io_requestor_1_req_bits_addr;
  assign GEN_3 = io_requestor_0_req_valid ? io_requestor_0_req_bits_phys : io_requestor_1_req_bits_phys;
  assign GEN_4 = io_requestor_0_req_valid ? T_7169 : T_7166;
  assign GEN_5 = io_requestor_0_req_valid ? 1'h0 : 1'h1;
  assign T_7172 = s1_id == 1'h0;
  assign GEN_6 = T_7172 ? io_requestor_0_s1_kill : io_requestor_1_s1_kill;
  assign GEN_7 = T_7172 ? io_requestor_0_s1_data : io_requestor_1_s1_data;
  assign T_7173 = io_mem_resp_bits_tag[0];
  assign T_7175 = T_7173 == 1'h0;
  assign T_7176 = io_mem_resp_valid & T_7175;
  assign T_7178 = s2_id == 1'h0;
  assign T_7179 = io_mem_s2_nack & T_7178;
  assign T_7180 = io_mem_resp_bits_tag[8:1];
  assign T_7184 = io_mem_resp_valid & T_7173;
  assign T_7187 = io_mem_s2_nack & s2_id;
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifndef verilator
      #0.002;
    `endif
  `ifdef RANDOMIZE
  GEN_9 = {1{$random}};
  s1_id = GEN_9[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_10 = {1{$random}};
  s2_id = GEN_10[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_11 = {2{$random}};
  GEN_8 = GEN_11[63:0];
  `endif
  end
`endif
  always @(posedge clk) begin
    if(1'h0) begin
    end else begin
      if(io_requestor_0_req_valid) begin
        s1_id <= 1'h0;
      end else begin
        s1_id <= 1'h1;
      end
    end
    if(1'h0) begin
    end else begin
      s2_id <= s1_id;
    end
  end
endmodule
module RocketTile(
  input   clk,
  input   reset,
  input   io_cached_0_acquire_ready,
  output  io_cached_0_acquire_valid,
  output [25:0] io_cached_0_acquire_bits_addr_block,
  output  io_cached_0_acquire_bits_client_xact_id,
  output [2:0] io_cached_0_acquire_bits_addr_beat,
  output  io_cached_0_acquire_bits_is_builtin_type,
  output [2:0] io_cached_0_acquire_bits_a_type,
  output [11:0] io_cached_0_acquire_bits_union,
  output [63:0] io_cached_0_acquire_bits_data,
  output  io_cached_0_probe_ready,
  input   io_cached_0_probe_valid,
  input  [25:0] io_cached_0_probe_bits_addr_block,
  input  [1:0] io_cached_0_probe_bits_p_type,
  input   io_cached_0_release_ready,
  output  io_cached_0_release_valid,
  output [2:0] io_cached_0_release_bits_addr_beat,
  output [25:0] io_cached_0_release_bits_addr_block,
  output  io_cached_0_release_bits_client_xact_id,
  output  io_cached_0_release_bits_voluntary,
  output [2:0] io_cached_0_release_bits_r_type,
  output [63:0] io_cached_0_release_bits_data,
  output  io_cached_0_grant_ready,
  input   io_cached_0_grant_valid,
  input  [2:0] io_cached_0_grant_bits_addr_beat,
  input   io_cached_0_grant_bits_client_xact_id,
  input  [3:0] io_cached_0_grant_bits_manager_xact_id,
  input   io_cached_0_grant_bits_is_builtin_type,
  input  [3:0] io_cached_0_grant_bits_g_type,
  input  [63:0] io_cached_0_grant_bits_data,
  input   io_cached_0_grant_bits_manager_id,
  input   io_cached_0_finish_ready,
  output  io_cached_0_finish_valid,
  output [3:0] io_cached_0_finish_bits_manager_xact_id,
  output  io_cached_0_finish_bits_manager_id,
  input   io_uncached_0_acquire_ready,
  output  io_uncached_0_acquire_valid,
  output [25:0] io_uncached_0_acquire_bits_addr_block,
  output  io_uncached_0_acquire_bits_client_xact_id,
  output [2:0] io_uncached_0_acquire_bits_addr_beat,
  output  io_uncached_0_acquire_bits_is_builtin_type,
  output [2:0] io_uncached_0_acquire_bits_a_type,
  output [11:0] io_uncached_0_acquire_bits_union,
  output [63:0] io_uncached_0_acquire_bits_data,
  output  io_uncached_0_grant_ready,
  input   io_uncached_0_grant_valid,
  input  [2:0] io_uncached_0_grant_bits_addr_beat,
  input   io_uncached_0_grant_bits_client_xact_id,
  input  [3:0] io_uncached_0_grant_bits_manager_xact_id,
  input   io_uncached_0_grant_bits_is_builtin_type,
  input  [3:0] io_uncached_0_grant_bits_g_type,
  input  [63:0] io_uncached_0_grant_bits_data,
  input   io_prci_reset,
  input   io_prci_id,
  input   io_prci_interrupts_meip,
  input   io_prci_interrupts_seip,
  input   io_prci_interrupts_debug,
  input   io_prci_interrupts_mtip,
  input   io_prci_interrupts_msip
);
  wire  core_clk;
  wire  core_reset;
  wire  core_io_prci_reset;
  wire  core_io_prci_id;
  wire  core_io_prci_interrupts_meip;
  wire  core_io_prci_interrupts_seip;
  wire  core_io_prci_interrupts_debug;
  wire  core_io_prci_interrupts_mtip;
  wire  core_io_prci_interrupts_msip;
  wire  core_io_imem_req_valid;
  wire [39:0] core_io_imem_req_bits_pc;
  wire  core_io_imem_req_bits_speculative;
  wire  core_io_imem_resp_ready;
  wire  core_io_imem_resp_valid;
  wire [39:0] core_io_imem_resp_bits_pc;
  wire [31:0] core_io_imem_resp_bits_data_0;
  wire  core_io_imem_resp_bits_mask;
  wire  core_io_imem_resp_bits_xcpt_if;
  wire  core_io_imem_resp_bits_replay;
  wire  core_io_imem_btb_resp_valid;
  wire  core_io_imem_btb_resp_bits_taken;
  wire  core_io_imem_btb_resp_bits_mask;
  wire  core_io_imem_btb_resp_bits_bridx;
  wire [38:0] core_io_imem_btb_resp_bits_target;
  wire [5:0] core_io_imem_btb_resp_bits_entry;
  wire [6:0] core_io_imem_btb_resp_bits_bht_history;
  wire [1:0] core_io_imem_btb_resp_bits_bht_value;
  wire  core_io_imem_btb_update_valid;
  wire  core_io_imem_btb_update_bits_prediction_valid;
  wire  core_io_imem_btb_update_bits_prediction_bits_taken;
  wire  core_io_imem_btb_update_bits_prediction_bits_mask;
  wire  core_io_imem_btb_update_bits_prediction_bits_bridx;
  wire [38:0] core_io_imem_btb_update_bits_prediction_bits_target;
  wire [5:0] core_io_imem_btb_update_bits_prediction_bits_entry;
  wire [6:0] core_io_imem_btb_update_bits_prediction_bits_bht_history;
  wire [1:0] core_io_imem_btb_update_bits_prediction_bits_bht_value;
  wire [38:0] core_io_imem_btb_update_bits_pc;
  wire [38:0] core_io_imem_btb_update_bits_target;
  wire  core_io_imem_btb_update_bits_taken;
  wire  core_io_imem_btb_update_bits_isJump;
  wire  core_io_imem_btb_update_bits_isReturn;
  wire [38:0] core_io_imem_btb_update_bits_br_pc;
  wire  core_io_imem_bht_update_valid;
  wire  core_io_imem_bht_update_bits_prediction_valid;
  wire  core_io_imem_bht_update_bits_prediction_bits_taken;
  wire  core_io_imem_bht_update_bits_prediction_bits_mask;
  wire  core_io_imem_bht_update_bits_prediction_bits_bridx;
  wire [38:0] core_io_imem_bht_update_bits_prediction_bits_target;
  wire [5:0] core_io_imem_bht_update_bits_prediction_bits_entry;
  wire [6:0] core_io_imem_bht_update_bits_prediction_bits_bht_history;
  wire [1:0] core_io_imem_bht_update_bits_prediction_bits_bht_value;
  wire [38:0] core_io_imem_bht_update_bits_pc;
  wire  core_io_imem_bht_update_bits_taken;
  wire  core_io_imem_bht_update_bits_mispredict;
  wire  core_io_imem_ras_update_valid;
  wire  core_io_imem_ras_update_bits_isCall;
  wire  core_io_imem_ras_update_bits_isReturn;
  wire [38:0] core_io_imem_ras_update_bits_returnAddr;
  wire  core_io_imem_ras_update_bits_prediction_valid;
  wire  core_io_imem_ras_update_bits_prediction_bits_taken;
  wire  core_io_imem_ras_update_bits_prediction_bits_mask;
  wire  core_io_imem_ras_update_bits_prediction_bits_bridx;
  wire [38:0] core_io_imem_ras_update_bits_prediction_bits_target;
  wire [5:0] core_io_imem_ras_update_bits_prediction_bits_entry;
  wire [6:0] core_io_imem_ras_update_bits_prediction_bits_bht_history;
  wire [1:0] core_io_imem_ras_update_bits_prediction_bits_bht_value;
  wire  core_io_imem_flush_icache;
  wire  core_io_imem_flush_tlb;
  wire [39:0] core_io_imem_npc;
  wire  core_io_dmem_req_ready;
  wire  core_io_dmem_req_valid;
  wire [39:0] core_io_dmem_req_bits_addr;
  wire [8:0] core_io_dmem_req_bits_tag;
  wire [4:0] core_io_dmem_req_bits_cmd;
  wire [2:0] core_io_dmem_req_bits_typ;
  wire  core_io_dmem_req_bits_phys;
  wire [63:0] core_io_dmem_req_bits_data;
  wire  core_io_dmem_s1_kill;
  wire [63:0] core_io_dmem_s1_data;
  wire  core_io_dmem_s2_nack;
  wire  core_io_dmem_resp_valid;
  wire [39:0] core_io_dmem_resp_bits_addr;
  wire [8:0] core_io_dmem_resp_bits_tag;
  wire [4:0] core_io_dmem_resp_bits_cmd;
  wire [2:0] core_io_dmem_resp_bits_typ;
  wire [63:0] core_io_dmem_resp_bits_data;
  wire  core_io_dmem_resp_bits_replay;
  wire  core_io_dmem_resp_bits_has_data;
  wire [63:0] core_io_dmem_resp_bits_data_word_bypass;
  wire [63:0] core_io_dmem_resp_bits_store_data;
  wire  core_io_dmem_replay_next;
  wire  core_io_dmem_xcpt_ma_ld;
  wire  core_io_dmem_xcpt_ma_st;
  wire  core_io_dmem_xcpt_pf_ld;
  wire  core_io_dmem_xcpt_pf_st;
  wire  core_io_dmem_invalidate_lr;
  wire  core_io_dmem_ordered;
  wire [6:0] core_io_ptw_ptbr_asid;
  wire [37:0] core_io_ptw_ptbr_ppn;
  wire  core_io_ptw_invalidate;
  wire  core_io_ptw_status_debug;
  wire [1:0] core_io_ptw_status_prv;
  wire  core_io_ptw_status_sd;
  wire [30:0] core_io_ptw_status_zero3;
  wire  core_io_ptw_status_sd_rv32;
  wire [1:0] core_io_ptw_status_zero2;
  wire [4:0] core_io_ptw_status_vm;
  wire [3:0] core_io_ptw_status_zero1;
  wire  core_io_ptw_status_mxr;
  wire  core_io_ptw_status_pum;
  wire  core_io_ptw_status_mprv;
  wire [1:0] core_io_ptw_status_xs;
  wire [1:0] core_io_ptw_status_fs;
  wire [1:0] core_io_ptw_status_mpp;
  wire [1:0] core_io_ptw_status_hpp;
  wire  core_io_ptw_status_spp;
  wire  core_io_ptw_status_mpie;
  wire  core_io_ptw_status_hpie;
  wire  core_io_ptw_status_spie;
  wire  core_io_ptw_status_upie;
  wire  core_io_ptw_status_mie;
  wire  core_io_ptw_status_hie;
  wire  core_io_ptw_status_sie;
  wire  core_io_ptw_status_uie;
  wire [31:0] core_io_fpu_inst;
  wire [63:0] core_io_fpu_fromint_data;
  wire [2:0] core_io_fpu_fcsr_rm;
  wire  core_io_fpu_fcsr_flags_valid;
  wire [4:0] core_io_fpu_fcsr_flags_bits;
  wire [63:0] core_io_fpu_store_data;
  wire [63:0] core_io_fpu_toint_data;
  wire  core_io_fpu_dmem_resp_val;
  wire [2:0] core_io_fpu_dmem_resp_type;
  wire [4:0] core_io_fpu_dmem_resp_tag;
  wire [63:0] core_io_fpu_dmem_resp_data;
  wire  core_io_fpu_valid;
  wire  core_io_fpu_fcsr_rdy;
  wire  core_io_fpu_nack_mem;
  wire  core_io_fpu_illegal_rm;
  wire  core_io_fpu_killx;
  wire  core_io_fpu_killm;
  wire [4:0] core_io_fpu_dec_cmd;
  wire  core_io_fpu_dec_ldst;
  wire  core_io_fpu_dec_wen;
  wire  core_io_fpu_dec_ren1;
  wire  core_io_fpu_dec_ren2;
  wire  core_io_fpu_dec_ren3;
  wire  core_io_fpu_dec_swap12;
  wire  core_io_fpu_dec_swap23;
  wire  core_io_fpu_dec_single;
  wire  core_io_fpu_dec_fromint;
  wire  core_io_fpu_dec_toint;
  wire  core_io_fpu_dec_fastpipe;
  wire  core_io_fpu_dec_fma;
  wire  core_io_fpu_dec_div;
  wire  core_io_fpu_dec_sqrt;
  wire  core_io_fpu_dec_round;
  wire  core_io_fpu_dec_wflags;
  wire  core_io_fpu_sboard_set;
  wire  core_io_fpu_sboard_clr;
  wire [4:0] core_io_fpu_sboard_clra;
  wire  core_io_fpu_cp_req_ready;
  wire  core_io_fpu_cp_req_valid;
  wire [4:0] core_io_fpu_cp_req_bits_cmd;
  wire  core_io_fpu_cp_req_bits_ldst;
  wire  core_io_fpu_cp_req_bits_wen;
  wire  core_io_fpu_cp_req_bits_ren1;
  wire  core_io_fpu_cp_req_bits_ren2;
  wire  core_io_fpu_cp_req_bits_ren3;
  wire  core_io_fpu_cp_req_bits_swap12;
  wire  core_io_fpu_cp_req_bits_swap23;
  wire  core_io_fpu_cp_req_bits_single;
  wire  core_io_fpu_cp_req_bits_fromint;
  wire  core_io_fpu_cp_req_bits_toint;
  wire  core_io_fpu_cp_req_bits_fastpipe;
  wire  core_io_fpu_cp_req_bits_fma;
  wire  core_io_fpu_cp_req_bits_div;
  wire  core_io_fpu_cp_req_bits_sqrt;
  wire  core_io_fpu_cp_req_bits_round;
  wire  core_io_fpu_cp_req_bits_wflags;
  wire [2:0] core_io_fpu_cp_req_bits_rm;
  wire [1:0] core_io_fpu_cp_req_bits_typ;
  wire [64:0] core_io_fpu_cp_req_bits_in1;
  wire [64:0] core_io_fpu_cp_req_bits_in2;
  wire [64:0] core_io_fpu_cp_req_bits_in3;
  wire  core_io_fpu_cp_resp_ready;
  wire  core_io_fpu_cp_resp_valid;
  wire [64:0] core_io_fpu_cp_resp_bits_data;
  wire [4:0] core_io_fpu_cp_resp_bits_exc;
  wire  core_io_rocc_cmd_ready;
  wire  core_io_rocc_cmd_valid;
  wire [6:0] core_io_rocc_cmd_bits_inst_funct;
  wire [4:0] core_io_rocc_cmd_bits_inst_rs2;
  wire [4:0] core_io_rocc_cmd_bits_inst_rs1;
  wire  core_io_rocc_cmd_bits_inst_xd;
  wire  core_io_rocc_cmd_bits_inst_xs1;
  wire  core_io_rocc_cmd_bits_inst_xs2;
  wire [4:0] core_io_rocc_cmd_bits_inst_rd;
  wire [6:0] core_io_rocc_cmd_bits_inst_opcode;
  wire [63:0] core_io_rocc_cmd_bits_rs1;
  wire [63:0] core_io_rocc_cmd_bits_rs2;
  wire  core_io_rocc_resp_ready;
  wire  core_io_rocc_resp_valid;
  wire [4:0] core_io_rocc_resp_bits_rd;
  wire [63:0] core_io_rocc_resp_bits_data;
  wire  core_io_rocc_mem_req_ready;
  wire  core_io_rocc_mem_req_valid;
  wire [39:0] core_io_rocc_mem_req_bits_addr;
  wire [8:0] core_io_rocc_mem_req_bits_tag;
  wire [4:0] core_io_rocc_mem_req_bits_cmd;
  wire [2:0] core_io_rocc_mem_req_bits_typ;
  wire  core_io_rocc_mem_req_bits_phys;
  wire [63:0] core_io_rocc_mem_req_bits_data;
  wire  core_io_rocc_mem_s1_kill;
  wire [63:0] core_io_rocc_mem_s1_data;
  wire  core_io_rocc_mem_s2_nack;
  wire  core_io_rocc_mem_resp_valid;
  wire [39:0] core_io_rocc_mem_resp_bits_addr;
  wire [8:0] core_io_rocc_mem_resp_bits_tag;
  wire [4:0] core_io_rocc_mem_resp_bits_cmd;
  wire [2:0] core_io_rocc_mem_resp_bits_typ;
  wire [63:0] core_io_rocc_mem_resp_bits_data;
  wire  core_io_rocc_mem_resp_bits_replay;
  wire  core_io_rocc_mem_resp_bits_has_data;
  wire [63:0] core_io_rocc_mem_resp_bits_data_word_bypass;
  wire [63:0] core_io_rocc_mem_resp_bits_store_data;
  wire  core_io_rocc_mem_replay_next;
  wire  core_io_rocc_mem_xcpt_ma_ld;
  wire  core_io_rocc_mem_xcpt_ma_st;
  wire  core_io_rocc_mem_xcpt_pf_ld;
  wire  core_io_rocc_mem_xcpt_pf_st;
  wire  core_io_rocc_mem_invalidate_lr;
  wire  core_io_rocc_mem_ordered;
  wire  core_io_rocc_busy;
  wire  core_io_rocc_status_debug;
  wire [1:0] core_io_rocc_status_prv;
  wire  core_io_rocc_status_sd;
  wire [30:0] core_io_rocc_status_zero3;
  wire  core_io_rocc_status_sd_rv32;
  wire [1:0] core_io_rocc_status_zero2;
  wire [4:0] core_io_rocc_status_vm;
  wire [3:0] core_io_rocc_status_zero1;
  wire  core_io_rocc_status_mxr;
  wire  core_io_rocc_status_pum;
  wire  core_io_rocc_status_mprv;
  wire [1:0] core_io_rocc_status_xs;
  wire [1:0] core_io_rocc_status_fs;
  wire [1:0] core_io_rocc_status_mpp;
  wire [1:0] core_io_rocc_status_hpp;
  wire  core_io_rocc_status_spp;
  wire  core_io_rocc_status_mpie;
  wire  core_io_rocc_status_hpie;
  wire  core_io_rocc_status_spie;
  wire  core_io_rocc_status_upie;
  wire  core_io_rocc_status_mie;
  wire  core_io_rocc_status_hie;
  wire  core_io_rocc_status_sie;
  wire  core_io_rocc_status_uie;
  wire  core_io_rocc_interrupt;
  wire  core_io_rocc_autl_acquire_ready;
  wire  core_io_rocc_autl_acquire_valid;
  wire [25:0] core_io_rocc_autl_acquire_bits_addr_block;
  wire  core_io_rocc_autl_acquire_bits_client_xact_id;
  wire [2:0] core_io_rocc_autl_acquire_bits_addr_beat;
  wire  core_io_rocc_autl_acquire_bits_is_builtin_type;
  wire [2:0] core_io_rocc_autl_acquire_bits_a_type;
  wire [11:0] core_io_rocc_autl_acquire_bits_union;
  wire [63:0] core_io_rocc_autl_acquire_bits_data;
  wire  core_io_rocc_autl_grant_ready;
  wire  core_io_rocc_autl_grant_valid;
  wire [2:0] core_io_rocc_autl_grant_bits_addr_beat;
  wire  core_io_rocc_autl_grant_bits_client_xact_id;
  wire [3:0] core_io_rocc_autl_grant_bits_manager_xact_id;
  wire  core_io_rocc_autl_grant_bits_is_builtin_type;
  wire [3:0] core_io_rocc_autl_grant_bits_g_type;
  wire [63:0] core_io_rocc_autl_grant_bits_data;
  wire  core_io_rocc_fpu_req_ready;
  wire  core_io_rocc_fpu_req_valid;
  wire [4:0] core_io_rocc_fpu_req_bits_cmd;
  wire  core_io_rocc_fpu_req_bits_ldst;
  wire  core_io_rocc_fpu_req_bits_wen;
  wire  core_io_rocc_fpu_req_bits_ren1;
  wire  core_io_rocc_fpu_req_bits_ren2;
  wire  core_io_rocc_fpu_req_bits_ren3;
  wire  core_io_rocc_fpu_req_bits_swap12;
  wire  core_io_rocc_fpu_req_bits_swap23;
  wire  core_io_rocc_fpu_req_bits_single;
  wire  core_io_rocc_fpu_req_bits_fromint;
  wire  core_io_rocc_fpu_req_bits_toint;
  wire  core_io_rocc_fpu_req_bits_fastpipe;
  wire  core_io_rocc_fpu_req_bits_fma;
  wire  core_io_rocc_fpu_req_bits_div;
  wire  core_io_rocc_fpu_req_bits_sqrt;
  wire  core_io_rocc_fpu_req_bits_round;
  wire  core_io_rocc_fpu_req_bits_wflags;
  wire [2:0] core_io_rocc_fpu_req_bits_rm;
  wire [1:0] core_io_rocc_fpu_req_bits_typ;
  wire [64:0] core_io_rocc_fpu_req_bits_in1;
  wire [64:0] core_io_rocc_fpu_req_bits_in2;
  wire [64:0] core_io_rocc_fpu_req_bits_in3;
  wire  core_io_rocc_fpu_resp_ready;
  wire  core_io_rocc_fpu_resp_valid;
  wire [64:0] core_io_rocc_fpu_resp_bits_data;
  wire [4:0] core_io_rocc_fpu_resp_bits_exc;
  wire  core_io_rocc_exception;
  wire [11:0] core_io_rocc_csr_waddr;
  wire [63:0] core_io_rocc_csr_wdata;
  wire  core_io_rocc_csr_wen;
  wire  core_io_rocc_host_id;
  wire  icache_clk;
  wire  icache_reset;
  wire  icache_io_cpu_req_valid;
  wire [39:0] icache_io_cpu_req_bits_pc;
  wire  icache_io_cpu_req_bits_speculative;
  wire  icache_io_cpu_resp_ready;
  wire  icache_io_cpu_resp_valid;
  wire [39:0] icache_io_cpu_resp_bits_pc;
  wire [31:0] icache_io_cpu_resp_bits_data_0;
  wire  icache_io_cpu_resp_bits_mask;
  wire  icache_io_cpu_resp_bits_xcpt_if;
  wire  icache_io_cpu_resp_bits_replay;
  wire  icache_io_cpu_btb_resp_valid;
  wire  icache_io_cpu_btb_resp_bits_taken;
  wire  icache_io_cpu_btb_resp_bits_mask;
  wire  icache_io_cpu_btb_resp_bits_bridx;
  wire [38:0] icache_io_cpu_btb_resp_bits_target;
  wire [5:0] icache_io_cpu_btb_resp_bits_entry;
  wire [6:0] icache_io_cpu_btb_resp_bits_bht_history;
  wire [1:0] icache_io_cpu_btb_resp_bits_bht_value;
  wire  icache_io_cpu_btb_update_valid;
  wire  icache_io_cpu_btb_update_bits_prediction_valid;
  wire  icache_io_cpu_btb_update_bits_prediction_bits_taken;
  wire  icache_io_cpu_btb_update_bits_prediction_bits_mask;
  wire  icache_io_cpu_btb_update_bits_prediction_bits_bridx;
  wire [38:0] icache_io_cpu_btb_update_bits_prediction_bits_target;
  wire [5:0] icache_io_cpu_btb_update_bits_prediction_bits_entry;
  wire [6:0] icache_io_cpu_btb_update_bits_prediction_bits_bht_history;
  wire [1:0] icache_io_cpu_btb_update_bits_prediction_bits_bht_value;
  wire [38:0] icache_io_cpu_btb_update_bits_pc;
  wire [38:0] icache_io_cpu_btb_update_bits_target;
  wire  icache_io_cpu_btb_update_bits_taken;
  wire  icache_io_cpu_btb_update_bits_isJump;
  wire  icache_io_cpu_btb_update_bits_isReturn;
  wire [38:0] icache_io_cpu_btb_update_bits_br_pc;
  wire  icache_io_cpu_bht_update_valid;
  wire  icache_io_cpu_bht_update_bits_prediction_valid;
  wire  icache_io_cpu_bht_update_bits_prediction_bits_taken;
  wire  icache_io_cpu_bht_update_bits_prediction_bits_mask;
  wire  icache_io_cpu_bht_update_bits_prediction_bits_bridx;
  wire [38:0] icache_io_cpu_bht_update_bits_prediction_bits_target;
  wire [5:0] icache_io_cpu_bht_update_bits_prediction_bits_entry;
  wire [6:0] icache_io_cpu_bht_update_bits_prediction_bits_bht_history;
  wire [1:0] icache_io_cpu_bht_update_bits_prediction_bits_bht_value;
  wire [38:0] icache_io_cpu_bht_update_bits_pc;
  wire  icache_io_cpu_bht_update_bits_taken;
  wire  icache_io_cpu_bht_update_bits_mispredict;
  wire  icache_io_cpu_ras_update_valid;
  wire  icache_io_cpu_ras_update_bits_isCall;
  wire  icache_io_cpu_ras_update_bits_isReturn;
  wire [38:0] icache_io_cpu_ras_update_bits_returnAddr;
  wire  icache_io_cpu_ras_update_bits_prediction_valid;
  wire  icache_io_cpu_ras_update_bits_prediction_bits_taken;
  wire  icache_io_cpu_ras_update_bits_prediction_bits_mask;
  wire  icache_io_cpu_ras_update_bits_prediction_bits_bridx;
  wire [38:0] icache_io_cpu_ras_update_bits_prediction_bits_target;
  wire [5:0] icache_io_cpu_ras_update_bits_prediction_bits_entry;
  wire [6:0] icache_io_cpu_ras_update_bits_prediction_bits_bht_history;
  wire [1:0] icache_io_cpu_ras_update_bits_prediction_bits_bht_value;
  wire  icache_io_cpu_flush_icache;
  wire  icache_io_cpu_flush_tlb;
  wire [39:0] icache_io_cpu_npc;
  wire  icache_io_ptw_req_ready;
  wire  icache_io_ptw_req_valid;
  wire [1:0] icache_io_ptw_req_bits_prv;
  wire  icache_io_ptw_req_bits_pum;
  wire  icache_io_ptw_req_bits_mxr;
  wire [26:0] icache_io_ptw_req_bits_addr;
  wire  icache_io_ptw_req_bits_store;
  wire  icache_io_ptw_req_bits_fetch;
  wire  icache_io_ptw_resp_valid;
  wire [15:0] icache_io_ptw_resp_bits_pte_reserved_for_hardware;
  wire [37:0] icache_io_ptw_resp_bits_pte_ppn;
  wire [1:0] icache_io_ptw_resp_bits_pte_reserved_for_software;
  wire  icache_io_ptw_resp_bits_pte_d;
  wire  icache_io_ptw_resp_bits_pte_a;
  wire  icache_io_ptw_resp_bits_pte_g;
  wire  icache_io_ptw_resp_bits_pte_u;
  wire  icache_io_ptw_resp_bits_pte_x;
  wire  icache_io_ptw_resp_bits_pte_w;
  wire  icache_io_ptw_resp_bits_pte_r;
  wire  icache_io_ptw_resp_bits_pte_v;
  wire [6:0] icache_io_ptw_ptbr_asid;
  wire [37:0] icache_io_ptw_ptbr_ppn;
  wire  icache_io_ptw_invalidate;
  wire  icache_io_ptw_status_debug;
  wire [1:0] icache_io_ptw_status_prv;
  wire  icache_io_ptw_status_sd;
  wire [30:0] icache_io_ptw_status_zero3;
  wire  icache_io_ptw_status_sd_rv32;
  wire [1:0] icache_io_ptw_status_zero2;
  wire [4:0] icache_io_ptw_status_vm;
  wire [3:0] icache_io_ptw_status_zero1;
  wire  icache_io_ptw_status_mxr;
  wire  icache_io_ptw_status_pum;
  wire  icache_io_ptw_status_mprv;
  wire [1:0] icache_io_ptw_status_xs;
  wire [1:0] icache_io_ptw_status_fs;
  wire [1:0] icache_io_ptw_status_mpp;
  wire [1:0] icache_io_ptw_status_hpp;
  wire  icache_io_ptw_status_spp;
  wire  icache_io_ptw_status_mpie;
  wire  icache_io_ptw_status_hpie;
  wire  icache_io_ptw_status_spie;
  wire  icache_io_ptw_status_upie;
  wire  icache_io_ptw_status_mie;
  wire  icache_io_ptw_status_hie;
  wire  icache_io_ptw_status_sie;
  wire  icache_io_ptw_status_uie;
  wire  icache_io_mem_acquire_ready;
  wire  icache_io_mem_acquire_valid;
  wire [25:0] icache_io_mem_acquire_bits_addr_block;
  wire  icache_io_mem_acquire_bits_client_xact_id;
  wire [2:0] icache_io_mem_acquire_bits_addr_beat;
  wire  icache_io_mem_acquire_bits_is_builtin_type;
  wire [2:0] icache_io_mem_acquire_bits_a_type;
  wire [11:0] icache_io_mem_acquire_bits_union;
  wire [63:0] icache_io_mem_acquire_bits_data;
  wire  icache_io_mem_grant_ready;
  wire  icache_io_mem_grant_valid;
  wire [2:0] icache_io_mem_grant_bits_addr_beat;
  wire  icache_io_mem_grant_bits_client_xact_id;
  wire [3:0] icache_io_mem_grant_bits_manager_xact_id;
  wire  icache_io_mem_grant_bits_is_builtin_type;
  wire [3:0] icache_io_mem_grant_bits_g_type;
  wire [63:0] icache_io_mem_grant_bits_data;
  wire  DCache_1_clk;
  wire  DCache_1_reset;
  wire  DCache_1_io_cpu_req_ready;
  wire  DCache_1_io_cpu_req_valid;
  wire [39:0] DCache_1_io_cpu_req_bits_addr;
  wire [8:0] DCache_1_io_cpu_req_bits_tag;
  wire [4:0] DCache_1_io_cpu_req_bits_cmd;
  wire [2:0] DCache_1_io_cpu_req_bits_typ;
  wire  DCache_1_io_cpu_req_bits_phys;
  wire [63:0] DCache_1_io_cpu_req_bits_data;
  wire  DCache_1_io_cpu_s1_kill;
  wire [63:0] DCache_1_io_cpu_s1_data;
  wire  DCache_1_io_cpu_s2_nack;
  wire  DCache_1_io_cpu_resp_valid;
  wire [39:0] DCache_1_io_cpu_resp_bits_addr;
  wire [8:0] DCache_1_io_cpu_resp_bits_tag;
  wire [4:0] DCache_1_io_cpu_resp_bits_cmd;
  wire [2:0] DCache_1_io_cpu_resp_bits_typ;
  wire [63:0] DCache_1_io_cpu_resp_bits_data;
  wire  DCache_1_io_cpu_resp_bits_replay;
  wire  DCache_1_io_cpu_resp_bits_has_data;
  wire [63:0] DCache_1_io_cpu_resp_bits_data_word_bypass;
  wire [63:0] DCache_1_io_cpu_resp_bits_store_data;
  wire  DCache_1_io_cpu_replay_next;
  wire  DCache_1_io_cpu_xcpt_ma_ld;
  wire  DCache_1_io_cpu_xcpt_ma_st;
  wire  DCache_1_io_cpu_xcpt_pf_ld;
  wire  DCache_1_io_cpu_xcpt_pf_st;
  wire  DCache_1_io_cpu_invalidate_lr;
  wire  DCache_1_io_cpu_ordered;
  wire  DCache_1_io_ptw_req_ready;
  wire  DCache_1_io_ptw_req_valid;
  wire [1:0] DCache_1_io_ptw_req_bits_prv;
  wire  DCache_1_io_ptw_req_bits_pum;
  wire  DCache_1_io_ptw_req_bits_mxr;
  wire [26:0] DCache_1_io_ptw_req_bits_addr;
  wire  DCache_1_io_ptw_req_bits_store;
  wire  DCache_1_io_ptw_req_bits_fetch;
  wire  DCache_1_io_ptw_resp_valid;
  wire [15:0] DCache_1_io_ptw_resp_bits_pte_reserved_for_hardware;
  wire [37:0] DCache_1_io_ptw_resp_bits_pte_ppn;
  wire [1:0] DCache_1_io_ptw_resp_bits_pte_reserved_for_software;
  wire  DCache_1_io_ptw_resp_bits_pte_d;
  wire  DCache_1_io_ptw_resp_bits_pte_a;
  wire  DCache_1_io_ptw_resp_bits_pte_g;
  wire  DCache_1_io_ptw_resp_bits_pte_u;
  wire  DCache_1_io_ptw_resp_bits_pte_x;
  wire  DCache_1_io_ptw_resp_bits_pte_w;
  wire  DCache_1_io_ptw_resp_bits_pte_r;
  wire  DCache_1_io_ptw_resp_bits_pte_v;
  wire [6:0] DCache_1_io_ptw_ptbr_asid;
  wire [37:0] DCache_1_io_ptw_ptbr_ppn;
  wire  DCache_1_io_ptw_invalidate;
  wire  DCache_1_io_ptw_status_debug;
  wire [1:0] DCache_1_io_ptw_status_prv;
  wire  DCache_1_io_ptw_status_sd;
  wire [30:0] DCache_1_io_ptw_status_zero3;
  wire  DCache_1_io_ptw_status_sd_rv32;
  wire [1:0] DCache_1_io_ptw_status_zero2;
  wire [4:0] DCache_1_io_ptw_status_vm;
  wire [3:0] DCache_1_io_ptw_status_zero1;
  wire  DCache_1_io_ptw_status_mxr;
  wire  DCache_1_io_ptw_status_pum;
  wire  DCache_1_io_ptw_status_mprv;
  wire [1:0] DCache_1_io_ptw_status_xs;
  wire [1:0] DCache_1_io_ptw_status_fs;
  wire [1:0] DCache_1_io_ptw_status_mpp;
  wire [1:0] DCache_1_io_ptw_status_hpp;
  wire  DCache_1_io_ptw_status_spp;
  wire  DCache_1_io_ptw_status_mpie;
  wire  DCache_1_io_ptw_status_hpie;
  wire  DCache_1_io_ptw_status_spie;
  wire  DCache_1_io_ptw_status_upie;
  wire  DCache_1_io_ptw_status_mie;
  wire  DCache_1_io_ptw_status_hie;
  wire  DCache_1_io_ptw_status_sie;
  wire  DCache_1_io_ptw_status_uie;
  wire  DCache_1_io_mem_acquire_ready;
  wire  DCache_1_io_mem_acquire_valid;
  wire [25:0] DCache_1_io_mem_acquire_bits_addr_block;
  wire  DCache_1_io_mem_acquire_bits_client_xact_id;
  wire [2:0] DCache_1_io_mem_acquire_bits_addr_beat;
  wire  DCache_1_io_mem_acquire_bits_is_builtin_type;
  wire [2:0] DCache_1_io_mem_acquire_bits_a_type;
  wire [11:0] DCache_1_io_mem_acquire_bits_union;
  wire [63:0] DCache_1_io_mem_acquire_bits_data;
  wire  DCache_1_io_mem_probe_ready;
  wire  DCache_1_io_mem_probe_valid;
  wire [25:0] DCache_1_io_mem_probe_bits_addr_block;
  wire [1:0] DCache_1_io_mem_probe_bits_p_type;
  wire  DCache_1_io_mem_release_ready;
  wire  DCache_1_io_mem_release_valid;
  wire [2:0] DCache_1_io_mem_release_bits_addr_beat;
  wire [25:0] DCache_1_io_mem_release_bits_addr_block;
  wire  DCache_1_io_mem_release_bits_client_xact_id;
  wire  DCache_1_io_mem_release_bits_voluntary;
  wire [2:0] DCache_1_io_mem_release_bits_r_type;
  wire [63:0] DCache_1_io_mem_release_bits_data;
  wire  DCache_1_io_mem_grant_ready;
  wire  DCache_1_io_mem_grant_valid;
  wire [2:0] DCache_1_io_mem_grant_bits_addr_beat;
  wire  DCache_1_io_mem_grant_bits_client_xact_id;
  wire [3:0] DCache_1_io_mem_grant_bits_manager_xact_id;
  wire  DCache_1_io_mem_grant_bits_is_builtin_type;
  wire [3:0] DCache_1_io_mem_grant_bits_g_type;
  wire [63:0] DCache_1_io_mem_grant_bits_data;
  wire  DCache_1_io_mem_grant_bits_manager_id;
  wire  DCache_1_io_mem_finish_ready;
  wire  DCache_1_io_mem_finish_valid;
  wire [3:0] DCache_1_io_mem_finish_bits_manager_xact_id;
  wire  DCache_1_io_mem_finish_bits_manager_id;
  wire  FPU_1_clk;
  wire  FPU_1_reset;
  wire [31:0] FPU_1_io_inst;
  wire [63:0] FPU_1_io_fromint_data;
  wire [2:0] FPU_1_io_fcsr_rm;
  wire  FPU_1_io_fcsr_flags_valid;
  wire [4:0] FPU_1_io_fcsr_flags_bits;
  wire [63:0] FPU_1_io_store_data;
  wire [63:0] FPU_1_io_toint_data;
  wire  FPU_1_io_dmem_resp_val;
  wire [2:0] FPU_1_io_dmem_resp_type;
  wire [4:0] FPU_1_io_dmem_resp_tag;
  wire [63:0] FPU_1_io_dmem_resp_data;
  wire  FPU_1_io_valid;
  wire  FPU_1_io_fcsr_rdy;
  wire  FPU_1_io_nack_mem;
  wire  FPU_1_io_illegal_rm;
  wire  FPU_1_io_killx;
  wire  FPU_1_io_killm;
  wire [4:0] FPU_1_io_dec_cmd;
  wire  FPU_1_io_dec_ldst;
  wire  FPU_1_io_dec_wen;
  wire  FPU_1_io_dec_ren1;
  wire  FPU_1_io_dec_ren2;
  wire  FPU_1_io_dec_ren3;
  wire  FPU_1_io_dec_swap12;
  wire  FPU_1_io_dec_swap23;
  wire  FPU_1_io_dec_single;
  wire  FPU_1_io_dec_fromint;
  wire  FPU_1_io_dec_toint;
  wire  FPU_1_io_dec_fastpipe;
  wire  FPU_1_io_dec_fma;
  wire  FPU_1_io_dec_div;
  wire  FPU_1_io_dec_sqrt;
  wire  FPU_1_io_dec_round;
  wire  FPU_1_io_dec_wflags;
  wire  FPU_1_io_sboard_set;
  wire  FPU_1_io_sboard_clr;
  wire [4:0] FPU_1_io_sboard_clra;
  wire  FPU_1_io_cp_req_ready;
  wire  FPU_1_io_cp_req_valid;
  wire [4:0] FPU_1_io_cp_req_bits_cmd;
  wire  FPU_1_io_cp_req_bits_ldst;
  wire  FPU_1_io_cp_req_bits_wen;
  wire  FPU_1_io_cp_req_bits_ren1;
  wire  FPU_1_io_cp_req_bits_ren2;
  wire  FPU_1_io_cp_req_bits_ren3;
  wire  FPU_1_io_cp_req_bits_swap12;
  wire  FPU_1_io_cp_req_bits_swap23;
  wire  FPU_1_io_cp_req_bits_single;
  wire  FPU_1_io_cp_req_bits_fromint;
  wire  FPU_1_io_cp_req_bits_toint;
  wire  FPU_1_io_cp_req_bits_fastpipe;
  wire  FPU_1_io_cp_req_bits_fma;
  wire  FPU_1_io_cp_req_bits_div;
  wire  FPU_1_io_cp_req_bits_sqrt;
  wire  FPU_1_io_cp_req_bits_round;
  wire  FPU_1_io_cp_req_bits_wflags;
  wire [2:0] FPU_1_io_cp_req_bits_rm;
  wire [1:0] FPU_1_io_cp_req_bits_typ;
  wire [64:0] FPU_1_io_cp_req_bits_in1;
  wire [64:0] FPU_1_io_cp_req_bits_in2;
  wire [64:0] FPU_1_io_cp_req_bits_in3;
  wire  FPU_1_io_cp_resp_ready;
  wire  FPU_1_io_cp_resp_valid;
  wire [64:0] FPU_1_io_cp_resp_bits_data;
  wire [4:0] FPU_1_io_cp_resp_bits_exc;
  wire  uncachedArb_clk;
  wire  uncachedArb_reset;
  wire  uncachedArb_io_in_0_acquire_ready;
  wire  uncachedArb_io_in_0_acquire_valid;
  wire [25:0] uncachedArb_io_in_0_acquire_bits_addr_block;
  wire  uncachedArb_io_in_0_acquire_bits_client_xact_id;
  wire [2:0] uncachedArb_io_in_0_acquire_bits_addr_beat;
  wire  uncachedArb_io_in_0_acquire_bits_is_builtin_type;
  wire [2:0] uncachedArb_io_in_0_acquire_bits_a_type;
  wire [11:0] uncachedArb_io_in_0_acquire_bits_union;
  wire [63:0] uncachedArb_io_in_0_acquire_bits_data;
  wire  uncachedArb_io_in_0_grant_ready;
  wire  uncachedArb_io_in_0_grant_valid;
  wire [2:0] uncachedArb_io_in_0_grant_bits_addr_beat;
  wire  uncachedArb_io_in_0_grant_bits_client_xact_id;
  wire [3:0] uncachedArb_io_in_0_grant_bits_manager_xact_id;
  wire  uncachedArb_io_in_0_grant_bits_is_builtin_type;
  wire [3:0] uncachedArb_io_in_0_grant_bits_g_type;
  wire [63:0] uncachedArb_io_in_0_grant_bits_data;
  wire  uncachedArb_io_out_acquire_ready;
  wire  uncachedArb_io_out_acquire_valid;
  wire [25:0] uncachedArb_io_out_acquire_bits_addr_block;
  wire  uncachedArb_io_out_acquire_bits_client_xact_id;
  wire [2:0] uncachedArb_io_out_acquire_bits_addr_beat;
  wire  uncachedArb_io_out_acquire_bits_is_builtin_type;
  wire [2:0] uncachedArb_io_out_acquire_bits_a_type;
  wire [11:0] uncachedArb_io_out_acquire_bits_union;
  wire [63:0] uncachedArb_io_out_acquire_bits_data;
  wire  uncachedArb_io_out_grant_ready;
  wire  uncachedArb_io_out_grant_valid;
  wire [2:0] uncachedArb_io_out_grant_bits_addr_beat;
  wire  uncachedArb_io_out_grant_bits_client_xact_id;
  wire [3:0] uncachedArb_io_out_grant_bits_manager_xact_id;
  wire  uncachedArb_io_out_grant_bits_is_builtin_type;
  wire [3:0] uncachedArb_io_out_grant_bits_g_type;
  wire [63:0] uncachedArb_io_out_grant_bits_data;
  wire  PTW_1_clk;
  wire  PTW_1_reset;
  wire  PTW_1_io_requestor_0_req_ready;
  wire  PTW_1_io_requestor_0_req_valid;
  wire [1:0] PTW_1_io_requestor_0_req_bits_prv;
  wire  PTW_1_io_requestor_0_req_bits_pum;
  wire  PTW_1_io_requestor_0_req_bits_mxr;
  wire [26:0] PTW_1_io_requestor_0_req_bits_addr;
  wire  PTW_1_io_requestor_0_req_bits_store;
  wire  PTW_1_io_requestor_0_req_bits_fetch;
  wire  PTW_1_io_requestor_0_resp_valid;
  wire [15:0] PTW_1_io_requestor_0_resp_bits_pte_reserved_for_hardware;
  wire [37:0] PTW_1_io_requestor_0_resp_bits_pte_ppn;
  wire [1:0] PTW_1_io_requestor_0_resp_bits_pte_reserved_for_software;
  wire  PTW_1_io_requestor_0_resp_bits_pte_d;
  wire  PTW_1_io_requestor_0_resp_bits_pte_a;
  wire  PTW_1_io_requestor_0_resp_bits_pte_g;
  wire  PTW_1_io_requestor_0_resp_bits_pte_u;
  wire  PTW_1_io_requestor_0_resp_bits_pte_x;
  wire  PTW_1_io_requestor_0_resp_bits_pte_w;
  wire  PTW_1_io_requestor_0_resp_bits_pte_r;
  wire  PTW_1_io_requestor_0_resp_bits_pte_v;
  wire [6:0] PTW_1_io_requestor_0_ptbr_asid;
  wire [37:0] PTW_1_io_requestor_0_ptbr_ppn;
  wire  PTW_1_io_requestor_0_invalidate;
  wire  PTW_1_io_requestor_0_status_debug;
  wire [1:0] PTW_1_io_requestor_0_status_prv;
  wire  PTW_1_io_requestor_0_status_sd;
  wire [30:0] PTW_1_io_requestor_0_status_zero3;
  wire  PTW_1_io_requestor_0_status_sd_rv32;
  wire [1:0] PTW_1_io_requestor_0_status_zero2;
  wire [4:0] PTW_1_io_requestor_0_status_vm;
  wire [3:0] PTW_1_io_requestor_0_status_zero1;
  wire  PTW_1_io_requestor_0_status_mxr;
  wire  PTW_1_io_requestor_0_status_pum;
  wire  PTW_1_io_requestor_0_status_mprv;
  wire [1:0] PTW_1_io_requestor_0_status_xs;
  wire [1:0] PTW_1_io_requestor_0_status_fs;
  wire [1:0] PTW_1_io_requestor_0_status_mpp;
  wire [1:0] PTW_1_io_requestor_0_status_hpp;
  wire  PTW_1_io_requestor_0_status_spp;
  wire  PTW_1_io_requestor_0_status_mpie;
  wire  PTW_1_io_requestor_0_status_hpie;
  wire  PTW_1_io_requestor_0_status_spie;
  wire  PTW_1_io_requestor_0_status_upie;
  wire  PTW_1_io_requestor_0_status_mie;
  wire  PTW_1_io_requestor_0_status_hie;
  wire  PTW_1_io_requestor_0_status_sie;
  wire  PTW_1_io_requestor_0_status_uie;
  wire  PTW_1_io_requestor_1_req_ready;
  wire  PTW_1_io_requestor_1_req_valid;
  wire [1:0] PTW_1_io_requestor_1_req_bits_prv;
  wire  PTW_1_io_requestor_1_req_bits_pum;
  wire  PTW_1_io_requestor_1_req_bits_mxr;
  wire [26:0] PTW_1_io_requestor_1_req_bits_addr;
  wire  PTW_1_io_requestor_1_req_bits_store;
  wire  PTW_1_io_requestor_1_req_bits_fetch;
  wire  PTW_1_io_requestor_1_resp_valid;
  wire [15:0] PTW_1_io_requestor_1_resp_bits_pte_reserved_for_hardware;
  wire [37:0] PTW_1_io_requestor_1_resp_bits_pte_ppn;
  wire [1:0] PTW_1_io_requestor_1_resp_bits_pte_reserved_for_software;
  wire  PTW_1_io_requestor_1_resp_bits_pte_d;
  wire  PTW_1_io_requestor_1_resp_bits_pte_a;
  wire  PTW_1_io_requestor_1_resp_bits_pte_g;
  wire  PTW_1_io_requestor_1_resp_bits_pte_u;
  wire  PTW_1_io_requestor_1_resp_bits_pte_x;
  wire  PTW_1_io_requestor_1_resp_bits_pte_w;
  wire  PTW_1_io_requestor_1_resp_bits_pte_r;
  wire  PTW_1_io_requestor_1_resp_bits_pte_v;
  wire [6:0] PTW_1_io_requestor_1_ptbr_asid;
  wire [37:0] PTW_1_io_requestor_1_ptbr_ppn;
  wire  PTW_1_io_requestor_1_invalidate;
  wire  PTW_1_io_requestor_1_status_debug;
  wire [1:0] PTW_1_io_requestor_1_status_prv;
  wire  PTW_1_io_requestor_1_status_sd;
  wire [30:0] PTW_1_io_requestor_1_status_zero3;
  wire  PTW_1_io_requestor_1_status_sd_rv32;
  wire [1:0] PTW_1_io_requestor_1_status_zero2;
  wire [4:0] PTW_1_io_requestor_1_status_vm;
  wire [3:0] PTW_1_io_requestor_1_status_zero1;
  wire  PTW_1_io_requestor_1_status_mxr;
  wire  PTW_1_io_requestor_1_status_pum;
  wire  PTW_1_io_requestor_1_status_mprv;
  wire [1:0] PTW_1_io_requestor_1_status_xs;
  wire [1:0] PTW_1_io_requestor_1_status_fs;
  wire [1:0] PTW_1_io_requestor_1_status_mpp;
  wire [1:0] PTW_1_io_requestor_1_status_hpp;
  wire  PTW_1_io_requestor_1_status_spp;
  wire  PTW_1_io_requestor_1_status_mpie;
  wire  PTW_1_io_requestor_1_status_hpie;
  wire  PTW_1_io_requestor_1_status_spie;
  wire  PTW_1_io_requestor_1_status_upie;
  wire  PTW_1_io_requestor_1_status_mie;
  wire  PTW_1_io_requestor_1_status_hie;
  wire  PTW_1_io_requestor_1_status_sie;
  wire  PTW_1_io_requestor_1_status_uie;
  wire  PTW_1_io_mem_req_ready;
  wire  PTW_1_io_mem_req_valid;
  wire [39:0] PTW_1_io_mem_req_bits_addr;
  wire [8:0] PTW_1_io_mem_req_bits_tag;
  wire [4:0] PTW_1_io_mem_req_bits_cmd;
  wire [2:0] PTW_1_io_mem_req_bits_typ;
  wire  PTW_1_io_mem_req_bits_phys;
  wire [63:0] PTW_1_io_mem_req_bits_data;
  wire  PTW_1_io_mem_s1_kill;
  wire [63:0] PTW_1_io_mem_s1_data;
  wire  PTW_1_io_mem_s2_nack;
  wire  PTW_1_io_mem_resp_valid;
  wire [39:0] PTW_1_io_mem_resp_bits_addr;
  wire [8:0] PTW_1_io_mem_resp_bits_tag;
  wire [4:0] PTW_1_io_mem_resp_bits_cmd;
  wire [2:0] PTW_1_io_mem_resp_bits_typ;
  wire [63:0] PTW_1_io_mem_resp_bits_data;
  wire  PTW_1_io_mem_resp_bits_replay;
  wire  PTW_1_io_mem_resp_bits_has_data;
  wire [63:0] PTW_1_io_mem_resp_bits_data_word_bypass;
  wire [63:0] PTW_1_io_mem_resp_bits_store_data;
  wire  PTW_1_io_mem_replay_next;
  wire  PTW_1_io_mem_xcpt_ma_ld;
  wire  PTW_1_io_mem_xcpt_ma_st;
  wire  PTW_1_io_mem_xcpt_pf_ld;
  wire  PTW_1_io_mem_xcpt_pf_st;
  wire  PTW_1_io_mem_invalidate_lr;
  wire  PTW_1_io_mem_ordered;
  wire [6:0] PTW_1_io_dpath_ptbr_asid;
  wire [37:0] PTW_1_io_dpath_ptbr_ppn;
  wire  PTW_1_io_dpath_invalidate;
  wire  PTW_1_io_dpath_status_debug;
  wire [1:0] PTW_1_io_dpath_status_prv;
  wire  PTW_1_io_dpath_status_sd;
  wire [30:0] PTW_1_io_dpath_status_zero3;
  wire  PTW_1_io_dpath_status_sd_rv32;
  wire [1:0] PTW_1_io_dpath_status_zero2;
  wire [4:0] PTW_1_io_dpath_status_vm;
  wire [3:0] PTW_1_io_dpath_status_zero1;
  wire  PTW_1_io_dpath_status_mxr;
  wire  PTW_1_io_dpath_status_pum;
  wire  PTW_1_io_dpath_status_mprv;
  wire [1:0] PTW_1_io_dpath_status_xs;
  wire [1:0] PTW_1_io_dpath_status_fs;
  wire [1:0] PTW_1_io_dpath_status_mpp;
  wire [1:0] PTW_1_io_dpath_status_hpp;
  wire  PTW_1_io_dpath_status_spp;
  wire  PTW_1_io_dpath_status_mpie;
  wire  PTW_1_io_dpath_status_hpie;
  wire  PTW_1_io_dpath_status_spie;
  wire  PTW_1_io_dpath_status_upie;
  wire  PTW_1_io_dpath_status_mie;
  wire  PTW_1_io_dpath_status_hie;
  wire  PTW_1_io_dpath_status_sie;
  wire  PTW_1_io_dpath_status_uie;
  wire  dcArb_clk;
  wire  dcArb_reset;
  wire  dcArb_io_requestor_0_req_ready;
  wire  dcArb_io_requestor_0_req_valid;
  wire [39:0] dcArb_io_requestor_0_req_bits_addr;
  wire [8:0] dcArb_io_requestor_0_req_bits_tag;
  wire [4:0] dcArb_io_requestor_0_req_bits_cmd;
  wire [2:0] dcArb_io_requestor_0_req_bits_typ;
  wire  dcArb_io_requestor_0_req_bits_phys;
  wire [63:0] dcArb_io_requestor_0_req_bits_data;
  wire  dcArb_io_requestor_0_s1_kill;
  wire [63:0] dcArb_io_requestor_0_s1_data;
  wire  dcArb_io_requestor_0_s2_nack;
  wire  dcArb_io_requestor_0_resp_valid;
  wire [39:0] dcArb_io_requestor_0_resp_bits_addr;
  wire [8:0] dcArb_io_requestor_0_resp_bits_tag;
  wire [4:0] dcArb_io_requestor_0_resp_bits_cmd;
  wire [2:0] dcArb_io_requestor_0_resp_bits_typ;
  wire [63:0] dcArb_io_requestor_0_resp_bits_data;
  wire  dcArb_io_requestor_0_resp_bits_replay;
  wire  dcArb_io_requestor_0_resp_bits_has_data;
  wire [63:0] dcArb_io_requestor_0_resp_bits_data_word_bypass;
  wire [63:0] dcArb_io_requestor_0_resp_bits_store_data;
  wire  dcArb_io_requestor_0_replay_next;
  wire  dcArb_io_requestor_0_xcpt_ma_ld;
  wire  dcArb_io_requestor_0_xcpt_ma_st;
  wire  dcArb_io_requestor_0_xcpt_pf_ld;
  wire  dcArb_io_requestor_0_xcpt_pf_st;
  wire  dcArb_io_requestor_0_invalidate_lr;
  wire  dcArb_io_requestor_0_ordered;
  wire  dcArb_io_requestor_1_req_ready;
  wire  dcArb_io_requestor_1_req_valid;
  wire [39:0] dcArb_io_requestor_1_req_bits_addr;
  wire [8:0] dcArb_io_requestor_1_req_bits_tag;
  wire [4:0] dcArb_io_requestor_1_req_bits_cmd;
  wire [2:0] dcArb_io_requestor_1_req_bits_typ;
  wire  dcArb_io_requestor_1_req_bits_phys;
  wire [63:0] dcArb_io_requestor_1_req_bits_data;
  wire  dcArb_io_requestor_1_s1_kill;
  wire [63:0] dcArb_io_requestor_1_s1_data;
  wire  dcArb_io_requestor_1_s2_nack;
  wire  dcArb_io_requestor_1_resp_valid;
  wire [39:0] dcArb_io_requestor_1_resp_bits_addr;
  wire [8:0] dcArb_io_requestor_1_resp_bits_tag;
  wire [4:0] dcArb_io_requestor_1_resp_bits_cmd;
  wire [2:0] dcArb_io_requestor_1_resp_bits_typ;
  wire [63:0] dcArb_io_requestor_1_resp_bits_data;
  wire  dcArb_io_requestor_1_resp_bits_replay;
  wire  dcArb_io_requestor_1_resp_bits_has_data;
  wire [63:0] dcArb_io_requestor_1_resp_bits_data_word_bypass;
  wire [63:0] dcArb_io_requestor_1_resp_bits_store_data;
  wire  dcArb_io_requestor_1_replay_next;
  wire  dcArb_io_requestor_1_xcpt_ma_ld;
  wire  dcArb_io_requestor_1_xcpt_ma_st;
  wire  dcArb_io_requestor_1_xcpt_pf_ld;
  wire  dcArb_io_requestor_1_xcpt_pf_st;
  wire  dcArb_io_requestor_1_invalidate_lr;
  wire  dcArb_io_requestor_1_ordered;
  wire  dcArb_io_mem_req_ready;
  wire  dcArb_io_mem_req_valid;
  wire [39:0] dcArb_io_mem_req_bits_addr;
  wire [8:0] dcArb_io_mem_req_bits_tag;
  wire [4:0] dcArb_io_mem_req_bits_cmd;
  wire [2:0] dcArb_io_mem_req_bits_typ;
  wire  dcArb_io_mem_req_bits_phys;
  wire [63:0] dcArb_io_mem_req_bits_data;
  wire  dcArb_io_mem_s1_kill;
  wire [63:0] dcArb_io_mem_s1_data;
  wire  dcArb_io_mem_s2_nack;
  wire  dcArb_io_mem_resp_valid;
  wire [39:0] dcArb_io_mem_resp_bits_addr;
  wire [8:0] dcArb_io_mem_resp_bits_tag;
  wire [4:0] dcArb_io_mem_resp_bits_cmd;
  wire [2:0] dcArb_io_mem_resp_bits_typ;
  wire [63:0] dcArb_io_mem_resp_bits_data;
  wire  dcArb_io_mem_resp_bits_replay;
  wire  dcArb_io_mem_resp_bits_has_data;
  wire [63:0] dcArb_io_mem_resp_bits_data_word_bypass;
  wire [63:0] dcArb_io_mem_resp_bits_store_data;
  wire  dcArb_io_mem_replay_next;
  wire  dcArb_io_mem_xcpt_ma_ld;
  wire  dcArb_io_mem_xcpt_ma_st;
  wire  dcArb_io_mem_xcpt_pf_ld;
  wire  dcArb_io_mem_xcpt_pf_st;
  wire  dcArb_io_mem_invalidate_lr;
  wire  dcArb_io_mem_ordered;
  reg  GEN_0;
  reg [31:0] GEN_49;
  reg  GEN_1;
  reg [31:0] GEN_50;
  reg [4:0] GEN_2;
  reg [31:0] GEN_51;
  reg [63:0] GEN_3;
  reg [63:0] GEN_52;
  reg  GEN_4;
  reg [31:0] GEN_53;
  reg [39:0] GEN_5;
  reg [63:0] GEN_54;
  reg [8:0] GEN_6;
  reg [31:0] GEN_55;
  reg [4:0] GEN_7;
  reg [31:0] GEN_56;
  reg [2:0] GEN_8;
  reg [31:0] GEN_57;
  reg  GEN_9;
  reg [31:0] GEN_58;
  reg [63:0] GEN_10;
  reg [63:0] GEN_59;
  reg  GEN_11;
  reg [31:0] GEN_60;
  reg [63:0] GEN_12;
  reg [63:0] GEN_61;
  reg  GEN_13;
  reg [31:0] GEN_62;
  reg  GEN_14;
  reg [31:0] GEN_63;
  reg  GEN_15;
  reg [31:0] GEN_64;
  reg  GEN_16;
  reg [31:0] GEN_65;
  reg [25:0] GEN_17;
  reg [31:0] GEN_66;
  reg  GEN_18;
  reg [31:0] GEN_67;
  reg [2:0] GEN_19;
  reg [31:0] GEN_68;
  reg  GEN_20;
  reg [31:0] GEN_69;
  reg [2:0] GEN_21;
  reg [31:0] GEN_70;
  reg [11:0] GEN_22;
  reg [31:0] GEN_71;
  reg [63:0] GEN_23;
  reg [63:0] GEN_72;
  reg  GEN_24;
  reg [31:0] GEN_73;
  reg  GEN_25;
  reg [31:0] GEN_74;
  reg [4:0] GEN_26;
  reg [31:0] GEN_75;
  reg  GEN_27;
  reg [31:0] GEN_76;
  reg  GEN_28;
  reg [31:0] GEN_77;
  reg  GEN_29;
  reg [31:0] GEN_78;
  reg  GEN_30;
  reg [31:0] GEN_79;
  reg  GEN_31;
  reg [31:0] GEN_80;
  reg  GEN_32;
  reg [31:0] GEN_81;
  reg  GEN_33;
  reg [31:0] GEN_82;
  reg  GEN_34;
  reg [31:0] GEN_83;
  reg  GEN_35;
  reg [31:0] GEN_84;
  reg  GEN_36;
  reg [31:0] GEN_85;
  reg  GEN_37;
  reg [31:0] GEN_86;
  reg  GEN_38;
  reg [31:0] GEN_87;
  reg  GEN_39;
  reg [31:0] GEN_88;
  reg  GEN_40;
  reg [31:0] GEN_89;
  reg  GEN_41;
  reg [31:0] GEN_90;
  reg  GEN_42;
  reg [31:0] GEN_91;
  reg [2:0] GEN_43;
  reg [31:0] GEN_92;
  reg [1:0] GEN_44;
  reg [31:0] GEN_93;
  reg [64:0] GEN_45;
  reg [95:0] GEN_94;
  reg [64:0] GEN_46;
  reg [95:0] GEN_95;
  reg [64:0] GEN_47;
  reg [95:0] GEN_96;
  reg  GEN_48;
  reg [31:0] GEN_97;
  Rocket core (
    .clk(core_clk),
    .reset(core_reset),
    .io_prci_reset(core_io_prci_reset),
    .io_prci_id(core_io_prci_id),
    .io_prci_interrupts_meip(core_io_prci_interrupts_meip),
    .io_prci_interrupts_seip(core_io_prci_interrupts_seip),
    .io_prci_interrupts_debug(core_io_prci_interrupts_debug),
    .io_prci_interrupts_mtip(core_io_prci_interrupts_mtip),
    .io_prci_interrupts_msip(core_io_prci_interrupts_msip),
    .io_imem_req_valid(core_io_imem_req_valid),
    .io_imem_req_bits_pc(core_io_imem_req_bits_pc),
    .io_imem_req_bits_speculative(core_io_imem_req_bits_speculative),
    .io_imem_resp_ready(core_io_imem_resp_ready),
    .io_imem_resp_valid(core_io_imem_resp_valid),
    .io_imem_resp_bits_pc(core_io_imem_resp_bits_pc),
    .io_imem_resp_bits_data_0(core_io_imem_resp_bits_data_0),
    .io_imem_resp_bits_mask(core_io_imem_resp_bits_mask),
    .io_imem_resp_bits_xcpt_if(core_io_imem_resp_bits_xcpt_if),
    .io_imem_resp_bits_replay(core_io_imem_resp_bits_replay),
    .io_imem_btb_resp_valid(core_io_imem_btb_resp_valid),
    .io_imem_btb_resp_bits_taken(core_io_imem_btb_resp_bits_taken),
    .io_imem_btb_resp_bits_mask(core_io_imem_btb_resp_bits_mask),
    .io_imem_btb_resp_bits_bridx(core_io_imem_btb_resp_bits_bridx),
    .io_imem_btb_resp_bits_target(core_io_imem_btb_resp_bits_target),
    .io_imem_btb_resp_bits_entry(core_io_imem_btb_resp_bits_entry),
    .io_imem_btb_resp_bits_bht_history(core_io_imem_btb_resp_bits_bht_history),
    .io_imem_btb_resp_bits_bht_value(core_io_imem_btb_resp_bits_bht_value),
    .io_imem_btb_update_valid(core_io_imem_btb_update_valid),
    .io_imem_btb_update_bits_prediction_valid(core_io_imem_btb_update_bits_prediction_valid),
    .io_imem_btb_update_bits_prediction_bits_taken(core_io_imem_btb_update_bits_prediction_bits_taken),
    .io_imem_btb_update_bits_prediction_bits_mask(core_io_imem_btb_update_bits_prediction_bits_mask),
    .io_imem_btb_update_bits_prediction_bits_bridx(core_io_imem_btb_update_bits_prediction_bits_bridx),
    .io_imem_btb_update_bits_prediction_bits_target(core_io_imem_btb_update_bits_prediction_bits_target),
    .io_imem_btb_update_bits_prediction_bits_entry(core_io_imem_btb_update_bits_prediction_bits_entry),
    .io_imem_btb_update_bits_prediction_bits_bht_history(core_io_imem_btb_update_bits_prediction_bits_bht_history),
    .io_imem_btb_update_bits_prediction_bits_bht_value(core_io_imem_btb_update_bits_prediction_bits_bht_value),
    .io_imem_btb_update_bits_pc(core_io_imem_btb_update_bits_pc),
    .io_imem_btb_update_bits_target(core_io_imem_btb_update_bits_target),
    .io_imem_btb_update_bits_taken(core_io_imem_btb_update_bits_taken),
    .io_imem_btb_update_bits_isJump(core_io_imem_btb_update_bits_isJump),
    .io_imem_btb_update_bits_isReturn(core_io_imem_btb_update_bits_isReturn),
    .io_imem_btb_update_bits_br_pc(core_io_imem_btb_update_bits_br_pc),
    .io_imem_bht_update_valid(core_io_imem_bht_update_valid),
    .io_imem_bht_update_bits_prediction_valid(core_io_imem_bht_update_bits_prediction_valid),
    .io_imem_bht_update_bits_prediction_bits_taken(core_io_imem_bht_update_bits_prediction_bits_taken),
    .io_imem_bht_update_bits_prediction_bits_mask(core_io_imem_bht_update_bits_prediction_bits_mask),
    .io_imem_bht_update_bits_prediction_bits_bridx(core_io_imem_bht_update_bits_prediction_bits_bridx),
    .io_imem_bht_update_bits_prediction_bits_target(core_io_imem_bht_update_bits_prediction_bits_target),
    .io_imem_bht_update_bits_prediction_bits_entry(core_io_imem_bht_update_bits_prediction_bits_entry),
    .io_imem_bht_update_bits_prediction_bits_bht_history(core_io_imem_bht_update_bits_prediction_bits_bht_history),
    .io_imem_bht_update_bits_prediction_bits_bht_value(core_io_imem_bht_update_bits_prediction_bits_bht_value),
    .io_imem_bht_update_bits_pc(core_io_imem_bht_update_bits_pc),
    .io_imem_bht_update_bits_taken(core_io_imem_bht_update_bits_taken),
    .io_imem_bht_update_bits_mispredict(core_io_imem_bht_update_bits_mispredict),
    .io_imem_ras_update_valid(core_io_imem_ras_update_valid),
    .io_imem_ras_update_bits_isCall(core_io_imem_ras_update_bits_isCall),
    .io_imem_ras_update_bits_isReturn(core_io_imem_ras_update_bits_isReturn),
    .io_imem_ras_update_bits_returnAddr(core_io_imem_ras_update_bits_returnAddr),
    .io_imem_ras_update_bits_prediction_valid(core_io_imem_ras_update_bits_prediction_valid),
    .io_imem_ras_update_bits_prediction_bits_taken(core_io_imem_ras_update_bits_prediction_bits_taken),
    .io_imem_ras_update_bits_prediction_bits_mask(core_io_imem_ras_update_bits_prediction_bits_mask),
    .io_imem_ras_update_bits_prediction_bits_bridx(core_io_imem_ras_update_bits_prediction_bits_bridx),
    .io_imem_ras_update_bits_prediction_bits_target(core_io_imem_ras_update_bits_prediction_bits_target),
    .io_imem_ras_update_bits_prediction_bits_entry(core_io_imem_ras_update_bits_prediction_bits_entry),
    .io_imem_ras_update_bits_prediction_bits_bht_history(core_io_imem_ras_update_bits_prediction_bits_bht_history),
    .io_imem_ras_update_bits_prediction_bits_bht_value(core_io_imem_ras_update_bits_prediction_bits_bht_value),
    .io_imem_flush_icache(core_io_imem_flush_icache),
    .io_imem_flush_tlb(core_io_imem_flush_tlb),
    .io_imem_npc(core_io_imem_npc),
    .io_dmem_req_ready(core_io_dmem_req_ready),
    .io_dmem_req_valid(core_io_dmem_req_valid),
    .io_dmem_req_bits_addr(core_io_dmem_req_bits_addr),
    .io_dmem_req_bits_tag(core_io_dmem_req_bits_tag),
    .io_dmem_req_bits_cmd(core_io_dmem_req_bits_cmd),
    .io_dmem_req_bits_typ(core_io_dmem_req_bits_typ),
    .io_dmem_req_bits_phys(core_io_dmem_req_bits_phys),
    .io_dmem_req_bits_data(core_io_dmem_req_bits_data),
    .io_dmem_s1_kill(core_io_dmem_s1_kill),
    .io_dmem_s1_data(core_io_dmem_s1_data),
    .io_dmem_s2_nack(core_io_dmem_s2_nack),
    .io_dmem_resp_valid(core_io_dmem_resp_valid),
    .io_dmem_resp_bits_addr(core_io_dmem_resp_bits_addr),
    .io_dmem_resp_bits_tag(core_io_dmem_resp_bits_tag),
    .io_dmem_resp_bits_cmd(core_io_dmem_resp_bits_cmd),
    .io_dmem_resp_bits_typ(core_io_dmem_resp_bits_typ),
    .io_dmem_resp_bits_data(core_io_dmem_resp_bits_data),
    .io_dmem_resp_bits_replay(core_io_dmem_resp_bits_replay),
    .io_dmem_resp_bits_has_data(core_io_dmem_resp_bits_has_data),
    .io_dmem_resp_bits_data_word_bypass(core_io_dmem_resp_bits_data_word_bypass),
    .io_dmem_resp_bits_store_data(core_io_dmem_resp_bits_store_data),
    .io_dmem_replay_next(core_io_dmem_replay_next),
    .io_dmem_xcpt_ma_ld(core_io_dmem_xcpt_ma_ld),
    .io_dmem_xcpt_ma_st(core_io_dmem_xcpt_ma_st),
    .io_dmem_xcpt_pf_ld(core_io_dmem_xcpt_pf_ld),
    .io_dmem_xcpt_pf_st(core_io_dmem_xcpt_pf_st),
    .io_dmem_invalidate_lr(core_io_dmem_invalidate_lr),
    .io_dmem_ordered(core_io_dmem_ordered),
    .io_ptw_ptbr_asid(core_io_ptw_ptbr_asid),
    .io_ptw_ptbr_ppn(core_io_ptw_ptbr_ppn),
    .io_ptw_invalidate(core_io_ptw_invalidate),
    .io_ptw_status_debug(core_io_ptw_status_debug),
    .io_ptw_status_prv(core_io_ptw_status_prv),
    .io_ptw_status_sd(core_io_ptw_status_sd),
    .io_ptw_status_zero3(core_io_ptw_status_zero3),
    .io_ptw_status_sd_rv32(core_io_ptw_status_sd_rv32),
    .io_ptw_status_zero2(core_io_ptw_status_zero2),
    .io_ptw_status_vm(core_io_ptw_status_vm),
    .io_ptw_status_zero1(core_io_ptw_status_zero1),
    .io_ptw_status_mxr(core_io_ptw_status_mxr),
    .io_ptw_status_pum(core_io_ptw_status_pum),
    .io_ptw_status_mprv(core_io_ptw_status_mprv),
    .io_ptw_status_xs(core_io_ptw_status_xs),
    .io_ptw_status_fs(core_io_ptw_status_fs),
    .io_ptw_status_mpp(core_io_ptw_status_mpp),
    .io_ptw_status_hpp(core_io_ptw_status_hpp),
    .io_ptw_status_spp(core_io_ptw_status_spp),
    .io_ptw_status_mpie(core_io_ptw_status_mpie),
    .io_ptw_status_hpie(core_io_ptw_status_hpie),
    .io_ptw_status_spie(core_io_ptw_status_spie),
    .io_ptw_status_upie(core_io_ptw_status_upie),
    .io_ptw_status_mie(core_io_ptw_status_mie),
    .io_ptw_status_hie(core_io_ptw_status_hie),
    .io_ptw_status_sie(core_io_ptw_status_sie),
    .io_ptw_status_uie(core_io_ptw_status_uie),
    .io_fpu_inst(core_io_fpu_inst),
    .io_fpu_fromint_data(core_io_fpu_fromint_data),
    .io_fpu_fcsr_rm(core_io_fpu_fcsr_rm),
    .io_fpu_fcsr_flags_valid(core_io_fpu_fcsr_flags_valid),
    .io_fpu_fcsr_flags_bits(core_io_fpu_fcsr_flags_bits),
    .io_fpu_store_data(core_io_fpu_store_data),
    .io_fpu_toint_data(core_io_fpu_toint_data),
    .io_fpu_dmem_resp_val(core_io_fpu_dmem_resp_val),
    .io_fpu_dmem_resp_type(core_io_fpu_dmem_resp_type),
    .io_fpu_dmem_resp_tag(core_io_fpu_dmem_resp_tag),
    .io_fpu_dmem_resp_data(core_io_fpu_dmem_resp_data),
    .io_fpu_valid(core_io_fpu_valid),
    .io_fpu_fcsr_rdy(core_io_fpu_fcsr_rdy),
    .io_fpu_nack_mem(core_io_fpu_nack_mem),
    .io_fpu_illegal_rm(core_io_fpu_illegal_rm),
    .io_fpu_killx(core_io_fpu_killx),
    .io_fpu_killm(core_io_fpu_killm),
    .io_fpu_dec_cmd(core_io_fpu_dec_cmd),
    .io_fpu_dec_ldst(core_io_fpu_dec_ldst),
    .io_fpu_dec_wen(core_io_fpu_dec_wen),
    .io_fpu_dec_ren1(core_io_fpu_dec_ren1),
    .io_fpu_dec_ren2(core_io_fpu_dec_ren2),
    .io_fpu_dec_ren3(core_io_fpu_dec_ren3),
    .io_fpu_dec_swap12(core_io_fpu_dec_swap12),
    .io_fpu_dec_swap23(core_io_fpu_dec_swap23),
    .io_fpu_dec_single(core_io_fpu_dec_single),
    .io_fpu_dec_fromint(core_io_fpu_dec_fromint),
    .io_fpu_dec_toint(core_io_fpu_dec_toint),
    .io_fpu_dec_fastpipe(core_io_fpu_dec_fastpipe),
    .io_fpu_dec_fma(core_io_fpu_dec_fma),
    .io_fpu_dec_div(core_io_fpu_dec_div),
    .io_fpu_dec_sqrt(core_io_fpu_dec_sqrt),
    .io_fpu_dec_round(core_io_fpu_dec_round),
    .io_fpu_dec_wflags(core_io_fpu_dec_wflags),
    .io_fpu_sboard_set(core_io_fpu_sboard_set),
    .io_fpu_sboard_clr(core_io_fpu_sboard_clr),
    .io_fpu_sboard_clra(core_io_fpu_sboard_clra),
    .io_fpu_cp_req_ready(core_io_fpu_cp_req_ready),
    .io_fpu_cp_req_valid(core_io_fpu_cp_req_valid),
    .io_fpu_cp_req_bits_cmd(core_io_fpu_cp_req_bits_cmd),
    .io_fpu_cp_req_bits_ldst(core_io_fpu_cp_req_bits_ldst),
    .io_fpu_cp_req_bits_wen(core_io_fpu_cp_req_bits_wen),
    .io_fpu_cp_req_bits_ren1(core_io_fpu_cp_req_bits_ren1),
    .io_fpu_cp_req_bits_ren2(core_io_fpu_cp_req_bits_ren2),
    .io_fpu_cp_req_bits_ren3(core_io_fpu_cp_req_bits_ren3),
    .io_fpu_cp_req_bits_swap12(core_io_fpu_cp_req_bits_swap12),
    .io_fpu_cp_req_bits_swap23(core_io_fpu_cp_req_bits_swap23),
    .io_fpu_cp_req_bits_single(core_io_fpu_cp_req_bits_single),
    .io_fpu_cp_req_bits_fromint(core_io_fpu_cp_req_bits_fromint),
    .io_fpu_cp_req_bits_toint(core_io_fpu_cp_req_bits_toint),
    .io_fpu_cp_req_bits_fastpipe(core_io_fpu_cp_req_bits_fastpipe),
    .io_fpu_cp_req_bits_fma(core_io_fpu_cp_req_bits_fma),
    .io_fpu_cp_req_bits_div(core_io_fpu_cp_req_bits_div),
    .io_fpu_cp_req_bits_sqrt(core_io_fpu_cp_req_bits_sqrt),
    .io_fpu_cp_req_bits_round(core_io_fpu_cp_req_bits_round),
    .io_fpu_cp_req_bits_wflags(core_io_fpu_cp_req_bits_wflags),
    .io_fpu_cp_req_bits_rm(core_io_fpu_cp_req_bits_rm),
    .io_fpu_cp_req_bits_typ(core_io_fpu_cp_req_bits_typ),
    .io_fpu_cp_req_bits_in1(core_io_fpu_cp_req_bits_in1),
    .io_fpu_cp_req_bits_in2(core_io_fpu_cp_req_bits_in2),
    .io_fpu_cp_req_bits_in3(core_io_fpu_cp_req_bits_in3),
    .io_fpu_cp_resp_ready(core_io_fpu_cp_resp_ready),
    .io_fpu_cp_resp_valid(core_io_fpu_cp_resp_valid),
    .io_fpu_cp_resp_bits_data(core_io_fpu_cp_resp_bits_data),
    .io_fpu_cp_resp_bits_exc(core_io_fpu_cp_resp_bits_exc),
    .io_rocc_cmd_ready(core_io_rocc_cmd_ready),
    .io_rocc_cmd_valid(core_io_rocc_cmd_valid),
    .io_rocc_cmd_bits_inst_funct(core_io_rocc_cmd_bits_inst_funct),
    .io_rocc_cmd_bits_inst_rs2(core_io_rocc_cmd_bits_inst_rs2),
    .io_rocc_cmd_bits_inst_rs1(core_io_rocc_cmd_bits_inst_rs1),
    .io_rocc_cmd_bits_inst_xd(core_io_rocc_cmd_bits_inst_xd),
    .io_rocc_cmd_bits_inst_xs1(core_io_rocc_cmd_bits_inst_xs1),
    .io_rocc_cmd_bits_inst_xs2(core_io_rocc_cmd_bits_inst_xs2),
    .io_rocc_cmd_bits_inst_rd(core_io_rocc_cmd_bits_inst_rd),
    .io_rocc_cmd_bits_inst_opcode(core_io_rocc_cmd_bits_inst_opcode),
    .io_rocc_cmd_bits_rs1(core_io_rocc_cmd_bits_rs1),
    .io_rocc_cmd_bits_rs2(core_io_rocc_cmd_bits_rs2),
    .io_rocc_resp_ready(core_io_rocc_resp_ready),
    .io_rocc_resp_valid(core_io_rocc_resp_valid),
    .io_rocc_resp_bits_rd(core_io_rocc_resp_bits_rd),
    .io_rocc_resp_bits_data(core_io_rocc_resp_bits_data),
    .io_rocc_mem_req_ready(core_io_rocc_mem_req_ready),
    .io_rocc_mem_req_valid(core_io_rocc_mem_req_valid),
    .io_rocc_mem_req_bits_addr(core_io_rocc_mem_req_bits_addr),
    .io_rocc_mem_req_bits_tag(core_io_rocc_mem_req_bits_tag),
    .io_rocc_mem_req_bits_cmd(core_io_rocc_mem_req_bits_cmd),
    .io_rocc_mem_req_bits_typ(core_io_rocc_mem_req_bits_typ),
    .io_rocc_mem_req_bits_phys(core_io_rocc_mem_req_bits_phys),
    .io_rocc_mem_req_bits_data(core_io_rocc_mem_req_bits_data),
    .io_rocc_mem_s1_kill(core_io_rocc_mem_s1_kill),
    .io_rocc_mem_s1_data(core_io_rocc_mem_s1_data),
    .io_rocc_mem_s2_nack(core_io_rocc_mem_s2_nack),
    .io_rocc_mem_resp_valid(core_io_rocc_mem_resp_valid),
    .io_rocc_mem_resp_bits_addr(core_io_rocc_mem_resp_bits_addr),
    .io_rocc_mem_resp_bits_tag(core_io_rocc_mem_resp_bits_tag),
    .io_rocc_mem_resp_bits_cmd(core_io_rocc_mem_resp_bits_cmd),
    .io_rocc_mem_resp_bits_typ(core_io_rocc_mem_resp_bits_typ),
    .io_rocc_mem_resp_bits_data(core_io_rocc_mem_resp_bits_data),
    .io_rocc_mem_resp_bits_replay(core_io_rocc_mem_resp_bits_replay),
    .io_rocc_mem_resp_bits_has_data(core_io_rocc_mem_resp_bits_has_data),
    .io_rocc_mem_resp_bits_data_word_bypass(core_io_rocc_mem_resp_bits_data_word_bypass),
    .io_rocc_mem_resp_bits_store_data(core_io_rocc_mem_resp_bits_store_data),
    .io_rocc_mem_replay_next(core_io_rocc_mem_replay_next),
    .io_rocc_mem_xcpt_ma_ld(core_io_rocc_mem_xcpt_ma_ld),
    .io_rocc_mem_xcpt_ma_st(core_io_rocc_mem_xcpt_ma_st),
    .io_rocc_mem_xcpt_pf_ld(core_io_rocc_mem_xcpt_pf_ld),
    .io_rocc_mem_xcpt_pf_st(core_io_rocc_mem_xcpt_pf_st),
    .io_rocc_mem_invalidate_lr(core_io_rocc_mem_invalidate_lr),
    .io_rocc_mem_ordered(core_io_rocc_mem_ordered),
    .io_rocc_busy(core_io_rocc_busy),
    .io_rocc_status_debug(core_io_rocc_status_debug),
    .io_rocc_status_prv(core_io_rocc_status_prv),
    .io_rocc_status_sd(core_io_rocc_status_sd),
    .io_rocc_status_zero3(core_io_rocc_status_zero3),
    .io_rocc_status_sd_rv32(core_io_rocc_status_sd_rv32),
    .io_rocc_status_zero2(core_io_rocc_status_zero2),
    .io_rocc_status_vm(core_io_rocc_status_vm),
    .io_rocc_status_zero1(core_io_rocc_status_zero1),
    .io_rocc_status_mxr(core_io_rocc_status_mxr),
    .io_rocc_status_pum(core_io_rocc_status_pum),
    .io_rocc_status_mprv(core_io_rocc_status_mprv),
    .io_rocc_status_xs(core_io_rocc_status_xs),
    .io_rocc_status_fs(core_io_rocc_status_fs),
    .io_rocc_status_mpp(core_io_rocc_status_mpp),
    .io_rocc_status_hpp(core_io_rocc_status_hpp),
    .io_rocc_status_spp(core_io_rocc_status_spp),
    .io_rocc_status_mpie(core_io_rocc_status_mpie),
    .io_rocc_status_hpie(core_io_rocc_status_hpie),
    .io_rocc_status_spie(core_io_rocc_status_spie),
    .io_rocc_status_upie(core_io_rocc_status_upie),
    .io_rocc_status_mie(core_io_rocc_status_mie),
    .io_rocc_status_hie(core_io_rocc_status_hie),
    .io_rocc_status_sie(core_io_rocc_status_sie),
    .io_rocc_status_uie(core_io_rocc_status_uie),
    .io_rocc_interrupt(core_io_rocc_interrupt),
    .io_rocc_autl_acquire_ready(core_io_rocc_autl_acquire_ready),
    .io_rocc_autl_acquire_valid(core_io_rocc_autl_acquire_valid),
    .io_rocc_autl_acquire_bits_addr_block(core_io_rocc_autl_acquire_bits_addr_block),
    .io_rocc_autl_acquire_bits_client_xact_id(core_io_rocc_autl_acquire_bits_client_xact_id),
    .io_rocc_autl_acquire_bits_addr_beat(core_io_rocc_autl_acquire_bits_addr_beat),
    .io_rocc_autl_acquire_bits_is_builtin_type(core_io_rocc_autl_acquire_bits_is_builtin_type),
    .io_rocc_autl_acquire_bits_a_type(core_io_rocc_autl_acquire_bits_a_type),
    .io_rocc_autl_acquire_bits_union(core_io_rocc_autl_acquire_bits_union),
    .io_rocc_autl_acquire_bits_data(core_io_rocc_autl_acquire_bits_data),
    .io_rocc_autl_grant_ready(core_io_rocc_autl_grant_ready),
    .io_rocc_autl_grant_valid(core_io_rocc_autl_grant_valid),
    .io_rocc_autl_grant_bits_addr_beat(core_io_rocc_autl_grant_bits_addr_beat),
    .io_rocc_autl_grant_bits_client_xact_id(core_io_rocc_autl_grant_bits_client_xact_id),
    .io_rocc_autl_grant_bits_manager_xact_id(core_io_rocc_autl_grant_bits_manager_xact_id),
    .io_rocc_autl_grant_bits_is_builtin_type(core_io_rocc_autl_grant_bits_is_builtin_type),
    .io_rocc_autl_grant_bits_g_type(core_io_rocc_autl_grant_bits_g_type),
    .io_rocc_autl_grant_bits_data(core_io_rocc_autl_grant_bits_data),
    .io_rocc_fpu_req_ready(core_io_rocc_fpu_req_ready),
    .io_rocc_fpu_req_valid(core_io_rocc_fpu_req_valid),
    .io_rocc_fpu_req_bits_cmd(core_io_rocc_fpu_req_bits_cmd),
    .io_rocc_fpu_req_bits_ldst(core_io_rocc_fpu_req_bits_ldst),
    .io_rocc_fpu_req_bits_wen(core_io_rocc_fpu_req_bits_wen),
    .io_rocc_fpu_req_bits_ren1(core_io_rocc_fpu_req_bits_ren1),
    .io_rocc_fpu_req_bits_ren2(core_io_rocc_fpu_req_bits_ren2),
    .io_rocc_fpu_req_bits_ren3(core_io_rocc_fpu_req_bits_ren3),
    .io_rocc_fpu_req_bits_swap12(core_io_rocc_fpu_req_bits_swap12),
    .io_rocc_fpu_req_bits_swap23(core_io_rocc_fpu_req_bits_swap23),
    .io_rocc_fpu_req_bits_single(core_io_rocc_fpu_req_bits_single),
    .io_rocc_fpu_req_bits_fromint(core_io_rocc_fpu_req_bits_fromint),
    .io_rocc_fpu_req_bits_toint(core_io_rocc_fpu_req_bits_toint),
    .io_rocc_fpu_req_bits_fastpipe(core_io_rocc_fpu_req_bits_fastpipe),
    .io_rocc_fpu_req_bits_fma(core_io_rocc_fpu_req_bits_fma),
    .io_rocc_fpu_req_bits_div(core_io_rocc_fpu_req_bits_div),
    .io_rocc_fpu_req_bits_sqrt(core_io_rocc_fpu_req_bits_sqrt),
    .io_rocc_fpu_req_bits_round(core_io_rocc_fpu_req_bits_round),
    .io_rocc_fpu_req_bits_wflags(core_io_rocc_fpu_req_bits_wflags),
    .io_rocc_fpu_req_bits_rm(core_io_rocc_fpu_req_bits_rm),
    .io_rocc_fpu_req_bits_typ(core_io_rocc_fpu_req_bits_typ),
    .io_rocc_fpu_req_bits_in1(core_io_rocc_fpu_req_bits_in1),
    .io_rocc_fpu_req_bits_in2(core_io_rocc_fpu_req_bits_in2),
    .io_rocc_fpu_req_bits_in3(core_io_rocc_fpu_req_bits_in3),
    .io_rocc_fpu_resp_ready(core_io_rocc_fpu_resp_ready),
    .io_rocc_fpu_resp_valid(core_io_rocc_fpu_resp_valid),
    .io_rocc_fpu_resp_bits_data(core_io_rocc_fpu_resp_bits_data),
    .io_rocc_fpu_resp_bits_exc(core_io_rocc_fpu_resp_bits_exc),
    .io_rocc_exception(core_io_rocc_exception),
    .io_rocc_csr_waddr(core_io_rocc_csr_waddr),
    .io_rocc_csr_wdata(core_io_rocc_csr_wdata),
    .io_rocc_csr_wen(core_io_rocc_csr_wen),
    .io_rocc_host_id(core_io_rocc_host_id)
  );
  Frontend icache (
    .clk(icache_clk),
    .reset(icache_reset),
    .io_cpu_req_valid(icache_io_cpu_req_valid),
    .io_cpu_req_bits_pc(icache_io_cpu_req_bits_pc),
    .io_cpu_req_bits_speculative(icache_io_cpu_req_bits_speculative),
    .io_cpu_resp_ready(icache_io_cpu_resp_ready),
    .io_cpu_resp_valid(icache_io_cpu_resp_valid),
    .io_cpu_resp_bits_pc(icache_io_cpu_resp_bits_pc),
    .io_cpu_resp_bits_data_0(icache_io_cpu_resp_bits_data_0),
    .io_cpu_resp_bits_mask(icache_io_cpu_resp_bits_mask),
    .io_cpu_resp_bits_xcpt_if(icache_io_cpu_resp_bits_xcpt_if),
    .io_cpu_resp_bits_replay(icache_io_cpu_resp_bits_replay),
    .io_cpu_btb_resp_valid(icache_io_cpu_btb_resp_valid),
    .io_cpu_btb_resp_bits_taken(icache_io_cpu_btb_resp_bits_taken),
    .io_cpu_btb_resp_bits_mask(icache_io_cpu_btb_resp_bits_mask),
    .io_cpu_btb_resp_bits_bridx(icache_io_cpu_btb_resp_bits_bridx),
    .io_cpu_btb_resp_bits_target(icache_io_cpu_btb_resp_bits_target),
    .io_cpu_btb_resp_bits_entry(icache_io_cpu_btb_resp_bits_entry),
    .io_cpu_btb_resp_bits_bht_history(icache_io_cpu_btb_resp_bits_bht_history),
    .io_cpu_btb_resp_bits_bht_value(icache_io_cpu_btb_resp_bits_bht_value),
    .io_cpu_btb_update_valid(icache_io_cpu_btb_update_valid),
    .io_cpu_btb_update_bits_prediction_valid(icache_io_cpu_btb_update_bits_prediction_valid),
    .io_cpu_btb_update_bits_prediction_bits_taken(icache_io_cpu_btb_update_bits_prediction_bits_taken),
    .io_cpu_btb_update_bits_prediction_bits_mask(icache_io_cpu_btb_update_bits_prediction_bits_mask),
    .io_cpu_btb_update_bits_prediction_bits_bridx(icache_io_cpu_btb_update_bits_prediction_bits_bridx),
    .io_cpu_btb_update_bits_prediction_bits_target(icache_io_cpu_btb_update_bits_prediction_bits_target),
    .io_cpu_btb_update_bits_prediction_bits_entry(icache_io_cpu_btb_update_bits_prediction_bits_entry),
    .io_cpu_btb_update_bits_prediction_bits_bht_history(icache_io_cpu_btb_update_bits_prediction_bits_bht_history),
    .io_cpu_btb_update_bits_prediction_bits_bht_value(icache_io_cpu_btb_update_bits_prediction_bits_bht_value),
    .io_cpu_btb_update_bits_pc(icache_io_cpu_btb_update_bits_pc),
    .io_cpu_btb_update_bits_target(icache_io_cpu_btb_update_bits_target),
    .io_cpu_btb_update_bits_taken(icache_io_cpu_btb_update_bits_taken),
    .io_cpu_btb_update_bits_isJump(icache_io_cpu_btb_update_bits_isJump),
    .io_cpu_btb_update_bits_isReturn(icache_io_cpu_btb_update_bits_isReturn),
    .io_cpu_btb_update_bits_br_pc(icache_io_cpu_btb_update_bits_br_pc),
    .io_cpu_bht_update_valid(icache_io_cpu_bht_update_valid),
    .io_cpu_bht_update_bits_prediction_valid(icache_io_cpu_bht_update_bits_prediction_valid),
    .io_cpu_bht_update_bits_prediction_bits_taken(icache_io_cpu_bht_update_bits_prediction_bits_taken),
    .io_cpu_bht_update_bits_prediction_bits_mask(icache_io_cpu_bht_update_bits_prediction_bits_mask),
    .io_cpu_bht_update_bits_prediction_bits_bridx(icache_io_cpu_bht_update_bits_prediction_bits_bridx),
    .io_cpu_bht_update_bits_prediction_bits_target(icache_io_cpu_bht_update_bits_prediction_bits_target),
    .io_cpu_bht_update_bits_prediction_bits_entry(icache_io_cpu_bht_update_bits_prediction_bits_entry),
    .io_cpu_bht_update_bits_prediction_bits_bht_history(icache_io_cpu_bht_update_bits_prediction_bits_bht_history),
    .io_cpu_bht_update_bits_prediction_bits_bht_value(icache_io_cpu_bht_update_bits_prediction_bits_bht_value),
    .io_cpu_bht_update_bits_pc(icache_io_cpu_bht_update_bits_pc),
    .io_cpu_bht_update_bits_taken(icache_io_cpu_bht_update_bits_taken),
    .io_cpu_bht_update_bits_mispredict(icache_io_cpu_bht_update_bits_mispredict),
    .io_cpu_ras_update_valid(icache_io_cpu_ras_update_valid),
    .io_cpu_ras_update_bits_isCall(icache_io_cpu_ras_update_bits_isCall),
    .io_cpu_ras_update_bits_isReturn(icache_io_cpu_ras_update_bits_isReturn),
    .io_cpu_ras_update_bits_returnAddr(icache_io_cpu_ras_update_bits_returnAddr),
    .io_cpu_ras_update_bits_prediction_valid(icache_io_cpu_ras_update_bits_prediction_valid),
    .io_cpu_ras_update_bits_prediction_bits_taken(icache_io_cpu_ras_update_bits_prediction_bits_taken),
    .io_cpu_ras_update_bits_prediction_bits_mask(icache_io_cpu_ras_update_bits_prediction_bits_mask),
    .io_cpu_ras_update_bits_prediction_bits_bridx(icache_io_cpu_ras_update_bits_prediction_bits_bridx),
    .io_cpu_ras_update_bits_prediction_bits_target(icache_io_cpu_ras_update_bits_prediction_bits_target),
    .io_cpu_ras_update_bits_prediction_bits_entry(icache_io_cpu_ras_update_bits_prediction_bits_entry),
    .io_cpu_ras_update_bits_prediction_bits_bht_history(icache_io_cpu_ras_update_bits_prediction_bits_bht_history),
    .io_cpu_ras_update_bits_prediction_bits_bht_value(icache_io_cpu_ras_update_bits_prediction_bits_bht_value),
    .io_cpu_flush_icache(icache_io_cpu_flush_icache),
    .io_cpu_flush_tlb(icache_io_cpu_flush_tlb),
    .io_cpu_npc(icache_io_cpu_npc),
    .io_ptw_req_ready(icache_io_ptw_req_ready),
    .io_ptw_req_valid(icache_io_ptw_req_valid),
    .io_ptw_req_bits_prv(icache_io_ptw_req_bits_prv),
    .io_ptw_req_bits_pum(icache_io_ptw_req_bits_pum),
    .io_ptw_req_bits_mxr(icache_io_ptw_req_bits_mxr),
    .io_ptw_req_bits_addr(icache_io_ptw_req_bits_addr),
    .io_ptw_req_bits_store(icache_io_ptw_req_bits_store),
    .io_ptw_req_bits_fetch(icache_io_ptw_req_bits_fetch),
    .io_ptw_resp_valid(icache_io_ptw_resp_valid),
    .io_ptw_resp_bits_pte_reserved_for_hardware(icache_io_ptw_resp_bits_pte_reserved_for_hardware),
    .io_ptw_resp_bits_pte_ppn(icache_io_ptw_resp_bits_pte_ppn),
    .io_ptw_resp_bits_pte_reserved_for_software(icache_io_ptw_resp_bits_pte_reserved_for_software),
    .io_ptw_resp_bits_pte_d(icache_io_ptw_resp_bits_pte_d),
    .io_ptw_resp_bits_pte_a(icache_io_ptw_resp_bits_pte_a),
    .io_ptw_resp_bits_pte_g(icache_io_ptw_resp_bits_pte_g),
    .io_ptw_resp_bits_pte_u(icache_io_ptw_resp_bits_pte_u),
    .io_ptw_resp_bits_pte_x(icache_io_ptw_resp_bits_pte_x),
    .io_ptw_resp_bits_pte_w(icache_io_ptw_resp_bits_pte_w),
    .io_ptw_resp_bits_pte_r(icache_io_ptw_resp_bits_pte_r),
    .io_ptw_resp_bits_pte_v(icache_io_ptw_resp_bits_pte_v),
    .io_ptw_ptbr_asid(icache_io_ptw_ptbr_asid),
    .io_ptw_ptbr_ppn(icache_io_ptw_ptbr_ppn),
    .io_ptw_invalidate(icache_io_ptw_invalidate),
    .io_ptw_status_debug(icache_io_ptw_status_debug),
    .io_ptw_status_prv(icache_io_ptw_status_prv),
    .io_ptw_status_sd(icache_io_ptw_status_sd),
    .io_ptw_status_zero3(icache_io_ptw_status_zero3),
    .io_ptw_status_sd_rv32(icache_io_ptw_status_sd_rv32),
    .io_ptw_status_zero2(icache_io_ptw_status_zero2),
    .io_ptw_status_vm(icache_io_ptw_status_vm),
    .io_ptw_status_zero1(icache_io_ptw_status_zero1),
    .io_ptw_status_mxr(icache_io_ptw_status_mxr),
    .io_ptw_status_pum(icache_io_ptw_status_pum),
    .io_ptw_status_mprv(icache_io_ptw_status_mprv),
    .io_ptw_status_xs(icache_io_ptw_status_xs),
    .io_ptw_status_fs(icache_io_ptw_status_fs),
    .io_ptw_status_mpp(icache_io_ptw_status_mpp),
    .io_ptw_status_hpp(icache_io_ptw_status_hpp),
    .io_ptw_status_spp(icache_io_ptw_status_spp),
    .io_ptw_status_mpie(icache_io_ptw_status_mpie),
    .io_ptw_status_hpie(icache_io_ptw_status_hpie),
    .io_ptw_status_spie(icache_io_ptw_status_spie),
    .io_ptw_status_upie(icache_io_ptw_status_upie),
    .io_ptw_status_mie(icache_io_ptw_status_mie),
    .io_ptw_status_hie(icache_io_ptw_status_hie),
    .io_ptw_status_sie(icache_io_ptw_status_sie),
    .io_ptw_status_uie(icache_io_ptw_status_uie),
    .io_mem_acquire_ready(icache_io_mem_acquire_ready),
    .io_mem_acquire_valid(icache_io_mem_acquire_valid),
    .io_mem_acquire_bits_addr_block(icache_io_mem_acquire_bits_addr_block),
    .io_mem_acquire_bits_client_xact_id(icache_io_mem_acquire_bits_client_xact_id),
    .io_mem_acquire_bits_addr_beat(icache_io_mem_acquire_bits_addr_beat),
    .io_mem_acquire_bits_is_builtin_type(icache_io_mem_acquire_bits_is_builtin_type),
    .io_mem_acquire_bits_a_type(icache_io_mem_acquire_bits_a_type),
    .io_mem_acquire_bits_union(icache_io_mem_acquire_bits_union),
    .io_mem_acquire_bits_data(icache_io_mem_acquire_bits_data),
    .io_mem_grant_ready(icache_io_mem_grant_ready),
    .io_mem_grant_valid(icache_io_mem_grant_valid),
    .io_mem_grant_bits_addr_beat(icache_io_mem_grant_bits_addr_beat),
    .io_mem_grant_bits_client_xact_id(icache_io_mem_grant_bits_client_xact_id),
    .io_mem_grant_bits_manager_xact_id(icache_io_mem_grant_bits_manager_xact_id),
    .io_mem_grant_bits_is_builtin_type(icache_io_mem_grant_bits_is_builtin_type),
    .io_mem_grant_bits_g_type(icache_io_mem_grant_bits_g_type),
    .io_mem_grant_bits_data(icache_io_mem_grant_bits_data)
  );
  DCache DCache_1 (
    .clk(DCache_1_clk),
    .reset(DCache_1_reset),
    .io_cpu_req_ready(DCache_1_io_cpu_req_ready),
    .io_cpu_req_valid(DCache_1_io_cpu_req_valid),
    .io_cpu_req_bits_addr(DCache_1_io_cpu_req_bits_addr),
    .io_cpu_req_bits_tag(DCache_1_io_cpu_req_bits_tag),
    .io_cpu_req_bits_cmd(DCache_1_io_cpu_req_bits_cmd),
    .io_cpu_req_bits_typ(DCache_1_io_cpu_req_bits_typ),
    .io_cpu_req_bits_phys(DCache_1_io_cpu_req_bits_phys),
    .io_cpu_req_bits_data(DCache_1_io_cpu_req_bits_data),
    .io_cpu_s1_kill(DCache_1_io_cpu_s1_kill),
    .io_cpu_s1_data(DCache_1_io_cpu_s1_data),
    .io_cpu_s2_nack(DCache_1_io_cpu_s2_nack),
    .io_cpu_resp_valid(DCache_1_io_cpu_resp_valid),
    .io_cpu_resp_bits_addr(DCache_1_io_cpu_resp_bits_addr),
    .io_cpu_resp_bits_tag(DCache_1_io_cpu_resp_bits_tag),
    .io_cpu_resp_bits_cmd(DCache_1_io_cpu_resp_bits_cmd),
    .io_cpu_resp_bits_typ(DCache_1_io_cpu_resp_bits_typ),
    .io_cpu_resp_bits_data(DCache_1_io_cpu_resp_bits_data),
    .io_cpu_resp_bits_replay(DCache_1_io_cpu_resp_bits_replay),
    .io_cpu_resp_bits_has_data(DCache_1_io_cpu_resp_bits_has_data),
    .io_cpu_resp_bits_data_word_bypass(DCache_1_io_cpu_resp_bits_data_word_bypass),
    .io_cpu_resp_bits_store_data(DCache_1_io_cpu_resp_bits_store_data),
    .io_cpu_replay_next(DCache_1_io_cpu_replay_next),
    .io_cpu_xcpt_ma_ld(DCache_1_io_cpu_xcpt_ma_ld),
    .io_cpu_xcpt_ma_st(DCache_1_io_cpu_xcpt_ma_st),
    .io_cpu_xcpt_pf_ld(DCache_1_io_cpu_xcpt_pf_ld),
    .io_cpu_xcpt_pf_st(DCache_1_io_cpu_xcpt_pf_st),
    .io_cpu_invalidate_lr(DCache_1_io_cpu_invalidate_lr),
    .io_cpu_ordered(DCache_1_io_cpu_ordered),
    .io_ptw_req_ready(DCache_1_io_ptw_req_ready),
    .io_ptw_req_valid(DCache_1_io_ptw_req_valid),
    .io_ptw_req_bits_prv(DCache_1_io_ptw_req_bits_prv),
    .io_ptw_req_bits_pum(DCache_1_io_ptw_req_bits_pum),
    .io_ptw_req_bits_mxr(DCache_1_io_ptw_req_bits_mxr),
    .io_ptw_req_bits_addr(DCache_1_io_ptw_req_bits_addr),
    .io_ptw_req_bits_store(DCache_1_io_ptw_req_bits_store),
    .io_ptw_req_bits_fetch(DCache_1_io_ptw_req_bits_fetch),
    .io_ptw_resp_valid(DCache_1_io_ptw_resp_valid),
    .io_ptw_resp_bits_pte_reserved_for_hardware(DCache_1_io_ptw_resp_bits_pte_reserved_for_hardware),
    .io_ptw_resp_bits_pte_ppn(DCache_1_io_ptw_resp_bits_pte_ppn),
    .io_ptw_resp_bits_pte_reserved_for_software(DCache_1_io_ptw_resp_bits_pte_reserved_for_software),
    .io_ptw_resp_bits_pte_d(DCache_1_io_ptw_resp_bits_pte_d),
    .io_ptw_resp_bits_pte_a(DCache_1_io_ptw_resp_bits_pte_a),
    .io_ptw_resp_bits_pte_g(DCache_1_io_ptw_resp_bits_pte_g),
    .io_ptw_resp_bits_pte_u(DCache_1_io_ptw_resp_bits_pte_u),
    .io_ptw_resp_bits_pte_x(DCache_1_io_ptw_resp_bits_pte_x),
    .io_ptw_resp_bits_pte_w(DCache_1_io_ptw_resp_bits_pte_w),
    .io_ptw_resp_bits_pte_r(DCache_1_io_ptw_resp_bits_pte_r),
    .io_ptw_resp_bits_pte_v(DCache_1_io_ptw_resp_bits_pte_v),
    .io_ptw_ptbr_asid(DCache_1_io_ptw_ptbr_asid),
    .io_ptw_ptbr_ppn(DCache_1_io_ptw_ptbr_ppn),
    .io_ptw_invalidate(DCache_1_io_ptw_invalidate),
    .io_ptw_status_debug(DCache_1_io_ptw_status_debug),
    .io_ptw_status_prv(DCache_1_io_ptw_status_prv),
    .io_ptw_status_sd(DCache_1_io_ptw_status_sd),
    .io_ptw_status_zero3(DCache_1_io_ptw_status_zero3),
    .io_ptw_status_sd_rv32(DCache_1_io_ptw_status_sd_rv32),
    .io_ptw_status_zero2(DCache_1_io_ptw_status_zero2),
    .io_ptw_status_vm(DCache_1_io_ptw_status_vm),
    .io_ptw_status_zero1(DCache_1_io_ptw_status_zero1),
    .io_ptw_status_mxr(DCache_1_io_ptw_status_mxr),
    .io_ptw_status_pum(DCache_1_io_ptw_status_pum),
    .io_ptw_status_mprv(DCache_1_io_ptw_status_mprv),
    .io_ptw_status_xs(DCache_1_io_ptw_status_xs),
    .io_ptw_status_fs(DCache_1_io_ptw_status_fs),
    .io_ptw_status_mpp(DCache_1_io_ptw_status_mpp),
    .io_ptw_status_hpp(DCache_1_io_ptw_status_hpp),
    .io_ptw_status_spp(DCache_1_io_ptw_status_spp),
    .io_ptw_status_mpie(DCache_1_io_ptw_status_mpie),
    .io_ptw_status_hpie(DCache_1_io_ptw_status_hpie),
    .io_ptw_status_spie(DCache_1_io_ptw_status_spie),
    .io_ptw_status_upie(DCache_1_io_ptw_status_upie),
    .io_ptw_status_mie(DCache_1_io_ptw_status_mie),
    .io_ptw_status_hie(DCache_1_io_ptw_status_hie),
    .io_ptw_status_sie(DCache_1_io_ptw_status_sie),
    .io_ptw_status_uie(DCache_1_io_ptw_status_uie),
    .io_mem_acquire_ready(DCache_1_io_mem_acquire_ready),
    .io_mem_acquire_valid(DCache_1_io_mem_acquire_valid),
    .io_mem_acquire_bits_addr_block(DCache_1_io_mem_acquire_bits_addr_block),
    .io_mem_acquire_bits_client_xact_id(DCache_1_io_mem_acquire_bits_client_xact_id),
    .io_mem_acquire_bits_addr_beat(DCache_1_io_mem_acquire_bits_addr_beat),
    .io_mem_acquire_bits_is_builtin_type(DCache_1_io_mem_acquire_bits_is_builtin_type),
    .io_mem_acquire_bits_a_type(DCache_1_io_mem_acquire_bits_a_type),
    .io_mem_acquire_bits_union(DCache_1_io_mem_acquire_bits_union),
    .io_mem_acquire_bits_data(DCache_1_io_mem_acquire_bits_data),
    .io_mem_probe_ready(DCache_1_io_mem_probe_ready),
    .io_mem_probe_valid(DCache_1_io_mem_probe_valid),
    .io_mem_probe_bits_addr_block(DCache_1_io_mem_probe_bits_addr_block),
    .io_mem_probe_bits_p_type(DCache_1_io_mem_probe_bits_p_type),
    .io_mem_release_ready(DCache_1_io_mem_release_ready),
    .io_mem_release_valid(DCache_1_io_mem_release_valid),
    .io_mem_release_bits_addr_beat(DCache_1_io_mem_release_bits_addr_beat),
    .io_mem_release_bits_addr_block(DCache_1_io_mem_release_bits_addr_block),
    .io_mem_release_bits_client_xact_id(DCache_1_io_mem_release_bits_client_xact_id),
    .io_mem_release_bits_voluntary(DCache_1_io_mem_release_bits_voluntary),
    .io_mem_release_bits_r_type(DCache_1_io_mem_release_bits_r_type),
    .io_mem_release_bits_data(DCache_1_io_mem_release_bits_data),
    .io_mem_grant_ready(DCache_1_io_mem_grant_ready),
    .io_mem_grant_valid(DCache_1_io_mem_grant_valid),
    .io_mem_grant_bits_addr_beat(DCache_1_io_mem_grant_bits_addr_beat),
    .io_mem_grant_bits_client_xact_id(DCache_1_io_mem_grant_bits_client_xact_id),
    .io_mem_grant_bits_manager_xact_id(DCache_1_io_mem_grant_bits_manager_xact_id),
    .io_mem_grant_bits_is_builtin_type(DCache_1_io_mem_grant_bits_is_builtin_type),
    .io_mem_grant_bits_g_type(DCache_1_io_mem_grant_bits_g_type),
    .io_mem_grant_bits_data(DCache_1_io_mem_grant_bits_data),
    .io_mem_grant_bits_manager_id(DCache_1_io_mem_grant_bits_manager_id),
    .io_mem_finish_ready(DCache_1_io_mem_finish_ready),
    .io_mem_finish_valid(DCache_1_io_mem_finish_valid),
    .io_mem_finish_bits_manager_xact_id(DCache_1_io_mem_finish_bits_manager_xact_id),
    .io_mem_finish_bits_manager_id(DCache_1_io_mem_finish_bits_manager_id)
  );
  FPU FPU_1 (
    .clk(FPU_1_clk),
    .reset(FPU_1_reset),
    .io_inst(FPU_1_io_inst),
    .io_fromint_data(FPU_1_io_fromint_data),
    .io_fcsr_rm(FPU_1_io_fcsr_rm),
    .io_fcsr_flags_valid(FPU_1_io_fcsr_flags_valid),
    .io_fcsr_flags_bits(FPU_1_io_fcsr_flags_bits),
    .io_store_data(FPU_1_io_store_data),
    .io_toint_data(FPU_1_io_toint_data),
    .io_dmem_resp_val(FPU_1_io_dmem_resp_val),
    .io_dmem_resp_type(FPU_1_io_dmem_resp_type),
    .io_dmem_resp_tag(FPU_1_io_dmem_resp_tag),
    .io_dmem_resp_data(FPU_1_io_dmem_resp_data),
    .io_valid(FPU_1_io_valid),
    .io_fcsr_rdy(FPU_1_io_fcsr_rdy),
    .io_nack_mem(FPU_1_io_nack_mem),
    .io_illegal_rm(FPU_1_io_illegal_rm),
    .io_killx(FPU_1_io_killx),
    .io_killm(FPU_1_io_killm),
    .io_dec_cmd(FPU_1_io_dec_cmd),
    .io_dec_ldst(FPU_1_io_dec_ldst),
    .io_dec_wen(FPU_1_io_dec_wen),
    .io_dec_ren1(FPU_1_io_dec_ren1),
    .io_dec_ren2(FPU_1_io_dec_ren2),
    .io_dec_ren3(FPU_1_io_dec_ren3),
    .io_dec_swap12(FPU_1_io_dec_swap12),
    .io_dec_swap23(FPU_1_io_dec_swap23),
    .io_dec_single(FPU_1_io_dec_single),
    .io_dec_fromint(FPU_1_io_dec_fromint),
    .io_dec_toint(FPU_1_io_dec_toint),
    .io_dec_fastpipe(FPU_1_io_dec_fastpipe),
    .io_dec_fma(FPU_1_io_dec_fma),
    .io_dec_div(FPU_1_io_dec_div),
    .io_dec_sqrt(FPU_1_io_dec_sqrt),
    .io_dec_round(FPU_1_io_dec_round),
    .io_dec_wflags(FPU_1_io_dec_wflags),
    .io_sboard_set(FPU_1_io_sboard_set),
    .io_sboard_clr(FPU_1_io_sboard_clr),
    .io_sboard_clra(FPU_1_io_sboard_clra),
    .io_cp_req_ready(FPU_1_io_cp_req_ready),
    .io_cp_req_valid(FPU_1_io_cp_req_valid),
    .io_cp_req_bits_cmd(FPU_1_io_cp_req_bits_cmd),
    .io_cp_req_bits_ldst(FPU_1_io_cp_req_bits_ldst),
    .io_cp_req_bits_wen(FPU_1_io_cp_req_bits_wen),
    .io_cp_req_bits_ren1(FPU_1_io_cp_req_bits_ren1),
    .io_cp_req_bits_ren2(FPU_1_io_cp_req_bits_ren2),
    .io_cp_req_bits_ren3(FPU_1_io_cp_req_bits_ren3),
    .io_cp_req_bits_swap12(FPU_1_io_cp_req_bits_swap12),
    .io_cp_req_bits_swap23(FPU_1_io_cp_req_bits_swap23),
    .io_cp_req_bits_single(FPU_1_io_cp_req_bits_single),
    .io_cp_req_bits_fromint(FPU_1_io_cp_req_bits_fromint),
    .io_cp_req_bits_toint(FPU_1_io_cp_req_bits_toint),
    .io_cp_req_bits_fastpipe(FPU_1_io_cp_req_bits_fastpipe),
    .io_cp_req_bits_fma(FPU_1_io_cp_req_bits_fma),
    .io_cp_req_bits_div(FPU_1_io_cp_req_bits_div),
    .io_cp_req_bits_sqrt(FPU_1_io_cp_req_bits_sqrt),
    .io_cp_req_bits_round(FPU_1_io_cp_req_bits_round),
    .io_cp_req_bits_wflags(FPU_1_io_cp_req_bits_wflags),
    .io_cp_req_bits_rm(FPU_1_io_cp_req_bits_rm),
    .io_cp_req_bits_typ(FPU_1_io_cp_req_bits_typ),
    .io_cp_req_bits_in1(FPU_1_io_cp_req_bits_in1),
    .io_cp_req_bits_in2(FPU_1_io_cp_req_bits_in2),
    .io_cp_req_bits_in3(FPU_1_io_cp_req_bits_in3),
    .io_cp_resp_ready(FPU_1_io_cp_resp_ready),
    .io_cp_resp_valid(FPU_1_io_cp_resp_valid),
    .io_cp_resp_bits_data(FPU_1_io_cp_resp_bits_data),
    .io_cp_resp_bits_exc(FPU_1_io_cp_resp_bits_exc)
  );
  ClientUncachedTileLinkIOArbiter uncachedArb (
    .clk(uncachedArb_clk),
    .reset(uncachedArb_reset),
    .io_in_0_acquire_ready(uncachedArb_io_in_0_acquire_ready),
    .io_in_0_acquire_valid(uncachedArb_io_in_0_acquire_valid),
    .io_in_0_acquire_bits_addr_block(uncachedArb_io_in_0_acquire_bits_addr_block),
    .io_in_0_acquire_bits_client_xact_id(uncachedArb_io_in_0_acquire_bits_client_xact_id),
    .io_in_0_acquire_bits_addr_beat(uncachedArb_io_in_0_acquire_bits_addr_beat),
    .io_in_0_acquire_bits_is_builtin_type(uncachedArb_io_in_0_acquire_bits_is_builtin_type),
    .io_in_0_acquire_bits_a_type(uncachedArb_io_in_0_acquire_bits_a_type),
    .io_in_0_acquire_bits_union(uncachedArb_io_in_0_acquire_bits_union),
    .io_in_0_acquire_bits_data(uncachedArb_io_in_0_acquire_bits_data),
    .io_in_0_grant_ready(uncachedArb_io_in_0_grant_ready),
    .io_in_0_grant_valid(uncachedArb_io_in_0_grant_valid),
    .io_in_0_grant_bits_addr_beat(uncachedArb_io_in_0_grant_bits_addr_beat),
    .io_in_0_grant_bits_client_xact_id(uncachedArb_io_in_0_grant_bits_client_xact_id),
    .io_in_0_grant_bits_manager_xact_id(uncachedArb_io_in_0_grant_bits_manager_xact_id),
    .io_in_0_grant_bits_is_builtin_type(uncachedArb_io_in_0_grant_bits_is_builtin_type),
    .io_in_0_grant_bits_g_type(uncachedArb_io_in_0_grant_bits_g_type),
    .io_in_0_grant_bits_data(uncachedArb_io_in_0_grant_bits_data),
    .io_out_acquire_ready(uncachedArb_io_out_acquire_ready),
    .io_out_acquire_valid(uncachedArb_io_out_acquire_valid),
    .io_out_acquire_bits_addr_block(uncachedArb_io_out_acquire_bits_addr_block),
    .io_out_acquire_bits_client_xact_id(uncachedArb_io_out_acquire_bits_client_xact_id),
    .io_out_acquire_bits_addr_beat(uncachedArb_io_out_acquire_bits_addr_beat),
    .io_out_acquire_bits_is_builtin_type(uncachedArb_io_out_acquire_bits_is_builtin_type),
    .io_out_acquire_bits_a_type(uncachedArb_io_out_acquire_bits_a_type),
    .io_out_acquire_bits_union(uncachedArb_io_out_acquire_bits_union),
    .io_out_acquire_bits_data(uncachedArb_io_out_acquire_bits_data),
    .io_out_grant_ready(uncachedArb_io_out_grant_ready),
    .io_out_grant_valid(uncachedArb_io_out_grant_valid),
    .io_out_grant_bits_addr_beat(uncachedArb_io_out_grant_bits_addr_beat),
    .io_out_grant_bits_client_xact_id(uncachedArb_io_out_grant_bits_client_xact_id),
    .io_out_grant_bits_manager_xact_id(uncachedArb_io_out_grant_bits_manager_xact_id),
    .io_out_grant_bits_is_builtin_type(uncachedArb_io_out_grant_bits_is_builtin_type),
    .io_out_grant_bits_g_type(uncachedArb_io_out_grant_bits_g_type),
    .io_out_grant_bits_data(uncachedArb_io_out_grant_bits_data)
  );
  PTW PTW_1 (
    .clk(PTW_1_clk),
    .reset(PTW_1_reset),
    .io_requestor_0_req_ready(PTW_1_io_requestor_0_req_ready),
    .io_requestor_0_req_valid(PTW_1_io_requestor_0_req_valid),
    .io_requestor_0_req_bits_prv(PTW_1_io_requestor_0_req_bits_prv),
    .io_requestor_0_req_bits_pum(PTW_1_io_requestor_0_req_bits_pum),
    .io_requestor_0_req_bits_mxr(PTW_1_io_requestor_0_req_bits_mxr),
    .io_requestor_0_req_bits_addr(PTW_1_io_requestor_0_req_bits_addr),
    .io_requestor_0_req_bits_store(PTW_1_io_requestor_0_req_bits_store),
    .io_requestor_0_req_bits_fetch(PTW_1_io_requestor_0_req_bits_fetch),
    .io_requestor_0_resp_valid(PTW_1_io_requestor_0_resp_valid),
    .io_requestor_0_resp_bits_pte_reserved_for_hardware(PTW_1_io_requestor_0_resp_bits_pte_reserved_for_hardware),
    .io_requestor_0_resp_bits_pte_ppn(PTW_1_io_requestor_0_resp_bits_pte_ppn),
    .io_requestor_0_resp_bits_pte_reserved_for_software(PTW_1_io_requestor_0_resp_bits_pte_reserved_for_software),
    .io_requestor_0_resp_bits_pte_d(PTW_1_io_requestor_0_resp_bits_pte_d),
    .io_requestor_0_resp_bits_pte_a(PTW_1_io_requestor_0_resp_bits_pte_a),
    .io_requestor_0_resp_bits_pte_g(PTW_1_io_requestor_0_resp_bits_pte_g),
    .io_requestor_0_resp_bits_pte_u(PTW_1_io_requestor_0_resp_bits_pte_u),
    .io_requestor_0_resp_bits_pte_x(PTW_1_io_requestor_0_resp_bits_pte_x),
    .io_requestor_0_resp_bits_pte_w(PTW_1_io_requestor_0_resp_bits_pte_w),
    .io_requestor_0_resp_bits_pte_r(PTW_1_io_requestor_0_resp_bits_pte_r),
    .io_requestor_0_resp_bits_pte_v(PTW_1_io_requestor_0_resp_bits_pte_v),
    .io_requestor_0_ptbr_asid(PTW_1_io_requestor_0_ptbr_asid),
    .io_requestor_0_ptbr_ppn(PTW_1_io_requestor_0_ptbr_ppn),
    .io_requestor_0_invalidate(PTW_1_io_requestor_0_invalidate),
    .io_requestor_0_status_debug(PTW_1_io_requestor_0_status_debug),
    .io_requestor_0_status_prv(PTW_1_io_requestor_0_status_prv),
    .io_requestor_0_status_sd(PTW_1_io_requestor_0_status_sd),
    .io_requestor_0_status_zero3(PTW_1_io_requestor_0_status_zero3),
    .io_requestor_0_status_sd_rv32(PTW_1_io_requestor_0_status_sd_rv32),
    .io_requestor_0_status_zero2(PTW_1_io_requestor_0_status_zero2),
    .io_requestor_0_status_vm(PTW_1_io_requestor_0_status_vm),
    .io_requestor_0_status_zero1(PTW_1_io_requestor_0_status_zero1),
    .io_requestor_0_status_mxr(PTW_1_io_requestor_0_status_mxr),
    .io_requestor_0_status_pum(PTW_1_io_requestor_0_status_pum),
    .io_requestor_0_status_mprv(PTW_1_io_requestor_0_status_mprv),
    .io_requestor_0_status_xs(PTW_1_io_requestor_0_status_xs),
    .io_requestor_0_status_fs(PTW_1_io_requestor_0_status_fs),
    .io_requestor_0_status_mpp(PTW_1_io_requestor_0_status_mpp),
    .io_requestor_0_status_hpp(PTW_1_io_requestor_0_status_hpp),
    .io_requestor_0_status_spp(PTW_1_io_requestor_0_status_spp),
    .io_requestor_0_status_mpie(PTW_1_io_requestor_0_status_mpie),
    .io_requestor_0_status_hpie(PTW_1_io_requestor_0_status_hpie),
    .io_requestor_0_status_spie(PTW_1_io_requestor_0_status_spie),
    .io_requestor_0_status_upie(PTW_1_io_requestor_0_status_upie),
    .io_requestor_0_status_mie(PTW_1_io_requestor_0_status_mie),
    .io_requestor_0_status_hie(PTW_1_io_requestor_0_status_hie),
    .io_requestor_0_status_sie(PTW_1_io_requestor_0_status_sie),
    .io_requestor_0_status_uie(PTW_1_io_requestor_0_status_uie),
    .io_requestor_1_req_ready(PTW_1_io_requestor_1_req_ready),
    .io_requestor_1_req_valid(PTW_1_io_requestor_1_req_valid),
    .io_requestor_1_req_bits_prv(PTW_1_io_requestor_1_req_bits_prv),
    .io_requestor_1_req_bits_pum(PTW_1_io_requestor_1_req_bits_pum),
    .io_requestor_1_req_bits_mxr(PTW_1_io_requestor_1_req_bits_mxr),
    .io_requestor_1_req_bits_addr(PTW_1_io_requestor_1_req_bits_addr),
    .io_requestor_1_req_bits_store(PTW_1_io_requestor_1_req_bits_store),
    .io_requestor_1_req_bits_fetch(PTW_1_io_requestor_1_req_bits_fetch),
    .io_requestor_1_resp_valid(PTW_1_io_requestor_1_resp_valid),
    .io_requestor_1_resp_bits_pte_reserved_for_hardware(PTW_1_io_requestor_1_resp_bits_pte_reserved_for_hardware),
    .io_requestor_1_resp_bits_pte_ppn(PTW_1_io_requestor_1_resp_bits_pte_ppn),
    .io_requestor_1_resp_bits_pte_reserved_for_software(PTW_1_io_requestor_1_resp_bits_pte_reserved_for_software),
    .io_requestor_1_resp_bits_pte_d(PTW_1_io_requestor_1_resp_bits_pte_d),
    .io_requestor_1_resp_bits_pte_a(PTW_1_io_requestor_1_resp_bits_pte_a),
    .io_requestor_1_resp_bits_pte_g(PTW_1_io_requestor_1_resp_bits_pte_g),
    .io_requestor_1_resp_bits_pte_u(PTW_1_io_requestor_1_resp_bits_pte_u),
    .io_requestor_1_resp_bits_pte_x(PTW_1_io_requestor_1_resp_bits_pte_x),
    .io_requestor_1_resp_bits_pte_w(PTW_1_io_requestor_1_resp_bits_pte_w),
    .io_requestor_1_resp_bits_pte_r(PTW_1_io_requestor_1_resp_bits_pte_r),
    .io_requestor_1_resp_bits_pte_v(PTW_1_io_requestor_1_resp_bits_pte_v),
    .io_requestor_1_ptbr_asid(PTW_1_io_requestor_1_ptbr_asid),
    .io_requestor_1_ptbr_ppn(PTW_1_io_requestor_1_ptbr_ppn),
    .io_requestor_1_invalidate(PTW_1_io_requestor_1_invalidate),
    .io_requestor_1_status_debug(PTW_1_io_requestor_1_status_debug),
    .io_requestor_1_status_prv(PTW_1_io_requestor_1_status_prv),
    .io_requestor_1_status_sd(PTW_1_io_requestor_1_status_sd),
    .io_requestor_1_status_zero3(PTW_1_io_requestor_1_status_zero3),
    .io_requestor_1_status_sd_rv32(PTW_1_io_requestor_1_status_sd_rv32),
    .io_requestor_1_status_zero2(PTW_1_io_requestor_1_status_zero2),
    .io_requestor_1_status_vm(PTW_1_io_requestor_1_status_vm),
    .io_requestor_1_status_zero1(PTW_1_io_requestor_1_status_zero1),
    .io_requestor_1_status_mxr(PTW_1_io_requestor_1_status_mxr),
    .io_requestor_1_status_pum(PTW_1_io_requestor_1_status_pum),
    .io_requestor_1_status_mprv(PTW_1_io_requestor_1_status_mprv),
    .io_requestor_1_status_xs(PTW_1_io_requestor_1_status_xs),
    .io_requestor_1_status_fs(PTW_1_io_requestor_1_status_fs),
    .io_requestor_1_status_mpp(PTW_1_io_requestor_1_status_mpp),
    .io_requestor_1_status_hpp(PTW_1_io_requestor_1_status_hpp),
    .io_requestor_1_status_spp(PTW_1_io_requestor_1_status_spp),
    .io_requestor_1_status_mpie(PTW_1_io_requestor_1_status_mpie),
    .io_requestor_1_status_hpie(PTW_1_io_requestor_1_status_hpie),
    .io_requestor_1_status_spie(PTW_1_io_requestor_1_status_spie),
    .io_requestor_1_status_upie(PTW_1_io_requestor_1_status_upie),
    .io_requestor_1_status_mie(PTW_1_io_requestor_1_status_mie),
    .io_requestor_1_status_hie(PTW_1_io_requestor_1_status_hie),
    .io_requestor_1_status_sie(PTW_1_io_requestor_1_status_sie),
    .io_requestor_1_status_uie(PTW_1_io_requestor_1_status_uie),
    .io_mem_req_ready(PTW_1_io_mem_req_ready),
    .io_mem_req_valid(PTW_1_io_mem_req_valid),
    .io_mem_req_bits_addr(PTW_1_io_mem_req_bits_addr),
    .io_mem_req_bits_tag(PTW_1_io_mem_req_bits_tag),
    .io_mem_req_bits_cmd(PTW_1_io_mem_req_bits_cmd),
    .io_mem_req_bits_typ(PTW_1_io_mem_req_bits_typ),
    .io_mem_req_bits_phys(PTW_1_io_mem_req_bits_phys),
    .io_mem_req_bits_data(PTW_1_io_mem_req_bits_data),
    .io_mem_s1_kill(PTW_1_io_mem_s1_kill),
    .io_mem_s1_data(PTW_1_io_mem_s1_data),
    .io_mem_s2_nack(PTW_1_io_mem_s2_nack),
    .io_mem_resp_valid(PTW_1_io_mem_resp_valid),
    .io_mem_resp_bits_addr(PTW_1_io_mem_resp_bits_addr),
    .io_mem_resp_bits_tag(PTW_1_io_mem_resp_bits_tag),
    .io_mem_resp_bits_cmd(PTW_1_io_mem_resp_bits_cmd),
    .io_mem_resp_bits_typ(PTW_1_io_mem_resp_bits_typ),
    .io_mem_resp_bits_data(PTW_1_io_mem_resp_bits_data),
    .io_mem_resp_bits_replay(PTW_1_io_mem_resp_bits_replay),
    .io_mem_resp_bits_has_data(PTW_1_io_mem_resp_bits_has_data),
    .io_mem_resp_bits_data_word_bypass(PTW_1_io_mem_resp_bits_data_word_bypass),
    .io_mem_resp_bits_store_data(PTW_1_io_mem_resp_bits_store_data),
    .io_mem_replay_next(PTW_1_io_mem_replay_next),
    .io_mem_xcpt_ma_ld(PTW_1_io_mem_xcpt_ma_ld),
    .io_mem_xcpt_ma_st(PTW_1_io_mem_xcpt_ma_st),
    .io_mem_xcpt_pf_ld(PTW_1_io_mem_xcpt_pf_ld),
    .io_mem_xcpt_pf_st(PTW_1_io_mem_xcpt_pf_st),
    .io_mem_invalidate_lr(PTW_1_io_mem_invalidate_lr),
    .io_mem_ordered(PTW_1_io_mem_ordered),
    .io_dpath_ptbr_asid(PTW_1_io_dpath_ptbr_asid),
    .io_dpath_ptbr_ppn(PTW_1_io_dpath_ptbr_ppn),
    .io_dpath_invalidate(PTW_1_io_dpath_invalidate),
    .io_dpath_status_debug(PTW_1_io_dpath_status_debug),
    .io_dpath_status_prv(PTW_1_io_dpath_status_prv),
    .io_dpath_status_sd(PTW_1_io_dpath_status_sd),
    .io_dpath_status_zero3(PTW_1_io_dpath_status_zero3),
    .io_dpath_status_sd_rv32(PTW_1_io_dpath_status_sd_rv32),
    .io_dpath_status_zero2(PTW_1_io_dpath_status_zero2),
    .io_dpath_status_vm(PTW_1_io_dpath_status_vm),
    .io_dpath_status_zero1(PTW_1_io_dpath_status_zero1),
    .io_dpath_status_mxr(PTW_1_io_dpath_status_mxr),
    .io_dpath_status_pum(PTW_1_io_dpath_status_pum),
    .io_dpath_status_mprv(PTW_1_io_dpath_status_mprv),
    .io_dpath_status_xs(PTW_1_io_dpath_status_xs),
    .io_dpath_status_fs(PTW_1_io_dpath_status_fs),
    .io_dpath_status_mpp(PTW_1_io_dpath_status_mpp),
    .io_dpath_status_hpp(PTW_1_io_dpath_status_hpp),
    .io_dpath_status_spp(PTW_1_io_dpath_status_spp),
    .io_dpath_status_mpie(PTW_1_io_dpath_status_mpie),
    .io_dpath_status_hpie(PTW_1_io_dpath_status_hpie),
    .io_dpath_status_spie(PTW_1_io_dpath_status_spie),
    .io_dpath_status_upie(PTW_1_io_dpath_status_upie),
    .io_dpath_status_mie(PTW_1_io_dpath_status_mie),
    .io_dpath_status_hie(PTW_1_io_dpath_status_hie),
    .io_dpath_status_sie(PTW_1_io_dpath_status_sie),
    .io_dpath_status_uie(PTW_1_io_dpath_status_uie)
  );
  HellaCacheArbiter dcArb (
    .clk(dcArb_clk),
    .reset(dcArb_reset),
    .io_requestor_0_req_ready(dcArb_io_requestor_0_req_ready),
    .io_requestor_0_req_valid(dcArb_io_requestor_0_req_valid),
    .io_requestor_0_req_bits_addr(dcArb_io_requestor_0_req_bits_addr),
    .io_requestor_0_req_bits_tag(dcArb_io_requestor_0_req_bits_tag),
    .io_requestor_0_req_bits_cmd(dcArb_io_requestor_0_req_bits_cmd),
    .io_requestor_0_req_bits_typ(dcArb_io_requestor_0_req_bits_typ),
    .io_requestor_0_req_bits_phys(dcArb_io_requestor_0_req_bits_phys),
    .io_requestor_0_req_bits_data(dcArb_io_requestor_0_req_bits_data),
    .io_requestor_0_s1_kill(dcArb_io_requestor_0_s1_kill),
    .io_requestor_0_s1_data(dcArb_io_requestor_0_s1_data),
    .io_requestor_0_s2_nack(dcArb_io_requestor_0_s2_nack),
    .io_requestor_0_resp_valid(dcArb_io_requestor_0_resp_valid),
    .io_requestor_0_resp_bits_addr(dcArb_io_requestor_0_resp_bits_addr),
    .io_requestor_0_resp_bits_tag(dcArb_io_requestor_0_resp_bits_tag),
    .io_requestor_0_resp_bits_cmd(dcArb_io_requestor_0_resp_bits_cmd),
    .io_requestor_0_resp_bits_typ(dcArb_io_requestor_0_resp_bits_typ),
    .io_requestor_0_resp_bits_data(dcArb_io_requestor_0_resp_bits_data),
    .io_requestor_0_resp_bits_replay(dcArb_io_requestor_0_resp_bits_replay),
    .io_requestor_0_resp_bits_has_data(dcArb_io_requestor_0_resp_bits_has_data),
    .io_requestor_0_resp_bits_data_word_bypass(dcArb_io_requestor_0_resp_bits_data_word_bypass),
    .io_requestor_0_resp_bits_store_data(dcArb_io_requestor_0_resp_bits_store_data),
    .io_requestor_0_replay_next(dcArb_io_requestor_0_replay_next),
    .io_requestor_0_xcpt_ma_ld(dcArb_io_requestor_0_xcpt_ma_ld),
    .io_requestor_0_xcpt_ma_st(dcArb_io_requestor_0_xcpt_ma_st),
    .io_requestor_0_xcpt_pf_ld(dcArb_io_requestor_0_xcpt_pf_ld),
    .io_requestor_0_xcpt_pf_st(dcArb_io_requestor_0_xcpt_pf_st),
    .io_requestor_0_invalidate_lr(dcArb_io_requestor_0_invalidate_lr),
    .io_requestor_0_ordered(dcArb_io_requestor_0_ordered),
    .io_requestor_1_req_ready(dcArb_io_requestor_1_req_ready),
    .io_requestor_1_req_valid(dcArb_io_requestor_1_req_valid),
    .io_requestor_1_req_bits_addr(dcArb_io_requestor_1_req_bits_addr),
    .io_requestor_1_req_bits_tag(dcArb_io_requestor_1_req_bits_tag),
    .io_requestor_1_req_bits_cmd(dcArb_io_requestor_1_req_bits_cmd),
    .io_requestor_1_req_bits_typ(dcArb_io_requestor_1_req_bits_typ),
    .io_requestor_1_req_bits_phys(dcArb_io_requestor_1_req_bits_phys),
    .io_requestor_1_req_bits_data(dcArb_io_requestor_1_req_bits_data),
    .io_requestor_1_s1_kill(dcArb_io_requestor_1_s1_kill),
    .io_requestor_1_s1_data(dcArb_io_requestor_1_s1_data),
    .io_requestor_1_s2_nack(dcArb_io_requestor_1_s2_nack),
    .io_requestor_1_resp_valid(dcArb_io_requestor_1_resp_valid),
    .io_requestor_1_resp_bits_addr(dcArb_io_requestor_1_resp_bits_addr),
    .io_requestor_1_resp_bits_tag(dcArb_io_requestor_1_resp_bits_tag),
    .io_requestor_1_resp_bits_cmd(dcArb_io_requestor_1_resp_bits_cmd),
    .io_requestor_1_resp_bits_typ(dcArb_io_requestor_1_resp_bits_typ),
    .io_requestor_1_resp_bits_data(dcArb_io_requestor_1_resp_bits_data),
    .io_requestor_1_resp_bits_replay(dcArb_io_requestor_1_resp_bits_replay),
    .io_requestor_1_resp_bits_has_data(dcArb_io_requestor_1_resp_bits_has_data),
    .io_requestor_1_resp_bits_data_word_bypass(dcArb_io_requestor_1_resp_bits_data_word_bypass),
    .io_requestor_1_resp_bits_store_data(dcArb_io_requestor_1_resp_bits_store_data),
    .io_requestor_1_replay_next(dcArb_io_requestor_1_replay_next),
    .io_requestor_1_xcpt_ma_ld(dcArb_io_requestor_1_xcpt_ma_ld),
    .io_requestor_1_xcpt_ma_st(dcArb_io_requestor_1_xcpt_ma_st),
    .io_requestor_1_xcpt_pf_ld(dcArb_io_requestor_1_xcpt_pf_ld),
    .io_requestor_1_xcpt_pf_st(dcArb_io_requestor_1_xcpt_pf_st),
    .io_requestor_1_invalidate_lr(dcArb_io_requestor_1_invalidate_lr),
    .io_requestor_1_ordered(dcArb_io_requestor_1_ordered),
    .io_mem_req_ready(dcArb_io_mem_req_ready),
    .io_mem_req_valid(dcArb_io_mem_req_valid),
    .io_mem_req_bits_addr(dcArb_io_mem_req_bits_addr),
    .io_mem_req_bits_tag(dcArb_io_mem_req_bits_tag),
    .io_mem_req_bits_cmd(dcArb_io_mem_req_bits_cmd),
    .io_mem_req_bits_typ(dcArb_io_mem_req_bits_typ),
    .io_mem_req_bits_phys(dcArb_io_mem_req_bits_phys),
    .io_mem_req_bits_data(dcArb_io_mem_req_bits_data),
    .io_mem_s1_kill(dcArb_io_mem_s1_kill),
    .io_mem_s1_data(dcArb_io_mem_s1_data),
    .io_mem_s2_nack(dcArb_io_mem_s2_nack),
    .io_mem_resp_valid(dcArb_io_mem_resp_valid),
    .io_mem_resp_bits_addr(dcArb_io_mem_resp_bits_addr),
    .io_mem_resp_bits_tag(dcArb_io_mem_resp_bits_tag),
    .io_mem_resp_bits_cmd(dcArb_io_mem_resp_bits_cmd),
    .io_mem_resp_bits_typ(dcArb_io_mem_resp_bits_typ),
    .io_mem_resp_bits_data(dcArb_io_mem_resp_bits_data),
    .io_mem_resp_bits_replay(dcArb_io_mem_resp_bits_replay),
    .io_mem_resp_bits_has_data(dcArb_io_mem_resp_bits_has_data),
    .io_mem_resp_bits_data_word_bypass(dcArb_io_mem_resp_bits_data_word_bypass),
    .io_mem_resp_bits_store_data(dcArb_io_mem_resp_bits_store_data),
    .io_mem_replay_next(dcArb_io_mem_replay_next),
    .io_mem_xcpt_ma_ld(dcArb_io_mem_xcpt_ma_ld),
    .io_mem_xcpt_ma_st(dcArb_io_mem_xcpt_ma_st),
    .io_mem_xcpt_pf_ld(dcArb_io_mem_xcpt_pf_ld),
    .io_mem_xcpt_pf_st(dcArb_io_mem_xcpt_pf_st),
    .io_mem_invalidate_lr(dcArb_io_mem_invalidate_lr),
    .io_mem_ordered(dcArb_io_mem_ordered)
  );
  assign io_cached_0_acquire_valid = DCache_1_io_mem_acquire_valid;
  assign io_cached_0_acquire_bits_addr_block = DCache_1_io_mem_acquire_bits_addr_block;
  assign io_cached_0_acquire_bits_client_xact_id = DCache_1_io_mem_acquire_bits_client_xact_id;
  assign io_cached_0_acquire_bits_addr_beat = DCache_1_io_mem_acquire_bits_addr_beat;
  assign io_cached_0_acquire_bits_is_builtin_type = DCache_1_io_mem_acquire_bits_is_builtin_type;
  assign io_cached_0_acquire_bits_a_type = DCache_1_io_mem_acquire_bits_a_type;
  assign io_cached_0_acquire_bits_union = DCache_1_io_mem_acquire_bits_union;
  assign io_cached_0_acquire_bits_data = DCache_1_io_mem_acquire_bits_data;
  assign io_cached_0_probe_ready = DCache_1_io_mem_probe_ready;
  assign io_cached_0_release_valid = DCache_1_io_mem_release_valid;
  assign io_cached_0_release_bits_addr_beat = DCache_1_io_mem_release_bits_addr_beat;
  assign io_cached_0_release_bits_addr_block = DCache_1_io_mem_release_bits_addr_block;
  assign io_cached_0_release_bits_client_xact_id = DCache_1_io_mem_release_bits_client_xact_id;
  assign io_cached_0_release_bits_voluntary = DCache_1_io_mem_release_bits_voluntary;
  assign io_cached_0_release_bits_r_type = DCache_1_io_mem_release_bits_r_type;
  assign io_cached_0_release_bits_data = DCache_1_io_mem_release_bits_data;
  assign io_cached_0_grant_ready = DCache_1_io_mem_grant_ready;
  assign io_cached_0_finish_valid = DCache_1_io_mem_finish_valid;
  assign io_cached_0_finish_bits_manager_xact_id = DCache_1_io_mem_finish_bits_manager_xact_id;
  assign io_cached_0_finish_bits_manager_id = DCache_1_io_mem_finish_bits_manager_id;
  assign io_uncached_0_acquire_valid = uncachedArb_io_out_acquire_valid;
  assign io_uncached_0_acquire_bits_addr_block = uncachedArb_io_out_acquire_bits_addr_block;
  assign io_uncached_0_acquire_bits_client_xact_id = uncachedArb_io_out_acquire_bits_client_xact_id;
  assign io_uncached_0_acquire_bits_addr_beat = uncachedArb_io_out_acquire_bits_addr_beat;
  assign io_uncached_0_acquire_bits_is_builtin_type = uncachedArb_io_out_acquire_bits_is_builtin_type;
  assign io_uncached_0_acquire_bits_a_type = uncachedArb_io_out_acquire_bits_a_type;
  assign io_uncached_0_acquire_bits_union = uncachedArb_io_out_acquire_bits_union;
  assign io_uncached_0_acquire_bits_data = uncachedArb_io_out_acquire_bits_data;
  assign io_uncached_0_grant_ready = uncachedArb_io_out_grant_ready;
  assign core_clk = clk;
  assign core_reset = reset;
  assign core_io_prci_reset = io_prci_reset;
  assign core_io_prci_id = io_prci_id;
  assign core_io_prci_interrupts_meip = io_prci_interrupts_meip;
  assign core_io_prci_interrupts_seip = io_prci_interrupts_seip;
  assign core_io_prci_interrupts_debug = io_prci_interrupts_debug;
  assign core_io_prci_interrupts_mtip = io_prci_interrupts_mtip;
  assign core_io_prci_interrupts_msip = io_prci_interrupts_msip;
  assign core_io_imem_resp_valid = icache_io_cpu_resp_valid;
  assign core_io_imem_resp_bits_pc = icache_io_cpu_resp_bits_pc;
  assign core_io_imem_resp_bits_data_0 = icache_io_cpu_resp_bits_data_0;
  assign core_io_imem_resp_bits_mask = icache_io_cpu_resp_bits_mask;
  assign core_io_imem_resp_bits_xcpt_if = icache_io_cpu_resp_bits_xcpt_if;
  assign core_io_imem_resp_bits_replay = icache_io_cpu_resp_bits_replay;
  assign core_io_imem_btb_resp_valid = icache_io_cpu_btb_resp_valid;
  assign core_io_imem_btb_resp_bits_taken = icache_io_cpu_btb_resp_bits_taken;
  assign core_io_imem_btb_resp_bits_mask = icache_io_cpu_btb_resp_bits_mask;
  assign core_io_imem_btb_resp_bits_bridx = icache_io_cpu_btb_resp_bits_bridx;
  assign core_io_imem_btb_resp_bits_target = icache_io_cpu_btb_resp_bits_target;
  assign core_io_imem_btb_resp_bits_entry = icache_io_cpu_btb_resp_bits_entry;
  assign core_io_imem_btb_resp_bits_bht_history = icache_io_cpu_btb_resp_bits_bht_history;
  assign core_io_imem_btb_resp_bits_bht_value = icache_io_cpu_btb_resp_bits_bht_value;
  assign core_io_imem_npc = icache_io_cpu_npc;
  assign core_io_dmem_req_ready = dcArb_io_requestor_1_req_ready;
  assign core_io_dmem_s2_nack = dcArb_io_requestor_1_s2_nack;
  assign core_io_dmem_resp_valid = dcArb_io_requestor_1_resp_valid;
  assign core_io_dmem_resp_bits_addr = dcArb_io_requestor_1_resp_bits_addr;
  assign core_io_dmem_resp_bits_tag = dcArb_io_requestor_1_resp_bits_tag;
  assign core_io_dmem_resp_bits_cmd = dcArb_io_requestor_1_resp_bits_cmd;
  assign core_io_dmem_resp_bits_typ = dcArb_io_requestor_1_resp_bits_typ;
  assign core_io_dmem_resp_bits_data = dcArb_io_requestor_1_resp_bits_data;
  assign core_io_dmem_resp_bits_replay = dcArb_io_requestor_1_resp_bits_replay;
  assign core_io_dmem_resp_bits_has_data = dcArb_io_requestor_1_resp_bits_has_data;
  assign core_io_dmem_resp_bits_data_word_bypass = dcArb_io_requestor_1_resp_bits_data_word_bypass;
  assign core_io_dmem_resp_bits_store_data = dcArb_io_requestor_1_resp_bits_store_data;
  assign core_io_dmem_replay_next = dcArb_io_requestor_1_replay_next;
  assign core_io_dmem_xcpt_ma_ld = dcArb_io_requestor_1_xcpt_ma_ld;
  assign core_io_dmem_xcpt_ma_st = dcArb_io_requestor_1_xcpt_ma_st;
  assign core_io_dmem_xcpt_pf_ld = dcArb_io_requestor_1_xcpt_pf_ld;
  assign core_io_dmem_xcpt_pf_st = dcArb_io_requestor_1_xcpt_pf_st;
  assign core_io_dmem_ordered = dcArb_io_requestor_1_ordered;
  assign core_io_fpu_fcsr_flags_valid = FPU_1_io_fcsr_flags_valid;
  assign core_io_fpu_fcsr_flags_bits = FPU_1_io_fcsr_flags_bits;
  assign core_io_fpu_store_data = FPU_1_io_store_data;
  assign core_io_fpu_toint_data = FPU_1_io_toint_data;
  assign core_io_fpu_fcsr_rdy = FPU_1_io_fcsr_rdy;
  assign core_io_fpu_nack_mem = FPU_1_io_nack_mem;
  assign core_io_fpu_illegal_rm = FPU_1_io_illegal_rm;
  assign core_io_fpu_dec_cmd = FPU_1_io_dec_cmd;
  assign core_io_fpu_dec_ldst = FPU_1_io_dec_ldst;
  assign core_io_fpu_dec_wen = FPU_1_io_dec_wen;
  assign core_io_fpu_dec_ren1 = FPU_1_io_dec_ren1;
  assign core_io_fpu_dec_ren2 = FPU_1_io_dec_ren2;
  assign core_io_fpu_dec_ren3 = FPU_1_io_dec_ren3;
  assign core_io_fpu_dec_swap12 = FPU_1_io_dec_swap12;
  assign core_io_fpu_dec_swap23 = FPU_1_io_dec_swap23;
  assign core_io_fpu_dec_single = FPU_1_io_dec_single;
  assign core_io_fpu_dec_fromint = FPU_1_io_dec_fromint;
  assign core_io_fpu_dec_toint = FPU_1_io_dec_toint;
  assign core_io_fpu_dec_fastpipe = FPU_1_io_dec_fastpipe;
  assign core_io_fpu_dec_fma = FPU_1_io_dec_fma;
  assign core_io_fpu_dec_div = FPU_1_io_dec_div;
  assign core_io_fpu_dec_sqrt = FPU_1_io_dec_sqrt;
  assign core_io_fpu_dec_round = FPU_1_io_dec_round;
  assign core_io_fpu_dec_wflags = FPU_1_io_dec_wflags;
  assign core_io_fpu_sboard_set = FPU_1_io_sboard_set;
  assign core_io_fpu_sboard_clr = FPU_1_io_sboard_clr;
  assign core_io_fpu_sboard_clra = FPU_1_io_sboard_clra;
  assign core_io_fpu_cp_req_ready = FPU_1_io_cp_req_ready;
  assign core_io_fpu_cp_resp_valid = FPU_1_io_cp_resp_valid;
  assign core_io_fpu_cp_resp_bits_data = FPU_1_io_cp_resp_bits_data;
  assign core_io_fpu_cp_resp_bits_exc = FPU_1_io_cp_resp_bits_exc;
  assign core_io_rocc_cmd_ready = GEN_0;
  assign core_io_rocc_resp_valid = GEN_1;
  assign core_io_rocc_resp_bits_rd = GEN_2;
  assign core_io_rocc_resp_bits_data = GEN_3;
  assign core_io_rocc_mem_req_valid = GEN_4;
  assign core_io_rocc_mem_req_bits_addr = GEN_5;
  assign core_io_rocc_mem_req_bits_tag = GEN_6;
  assign core_io_rocc_mem_req_bits_cmd = GEN_7;
  assign core_io_rocc_mem_req_bits_typ = GEN_8;
  assign core_io_rocc_mem_req_bits_phys = GEN_9;
  assign core_io_rocc_mem_req_bits_data = GEN_10;
  assign core_io_rocc_mem_s1_kill = GEN_11;
  assign core_io_rocc_mem_s1_data = GEN_12;
  assign core_io_rocc_mem_invalidate_lr = GEN_13;
  assign core_io_rocc_busy = GEN_14;
  assign core_io_rocc_interrupt = GEN_15;
  assign core_io_rocc_autl_acquire_valid = GEN_16;
  assign core_io_rocc_autl_acquire_bits_addr_block = GEN_17;
  assign core_io_rocc_autl_acquire_bits_client_xact_id = GEN_18;
  assign core_io_rocc_autl_acquire_bits_addr_beat = GEN_19;
  assign core_io_rocc_autl_acquire_bits_is_builtin_type = GEN_20;
  assign core_io_rocc_autl_acquire_bits_a_type = GEN_21;
  assign core_io_rocc_autl_acquire_bits_union = GEN_22;
  assign core_io_rocc_autl_acquire_bits_data = GEN_23;
  assign core_io_rocc_autl_grant_ready = GEN_24;
  assign core_io_rocc_fpu_req_valid = GEN_25;
  assign core_io_rocc_fpu_req_bits_cmd = GEN_26;
  assign core_io_rocc_fpu_req_bits_ldst = GEN_27;
  assign core_io_rocc_fpu_req_bits_wen = GEN_28;
  assign core_io_rocc_fpu_req_bits_ren1 = GEN_29;
  assign core_io_rocc_fpu_req_bits_ren2 = GEN_30;
  assign core_io_rocc_fpu_req_bits_ren3 = GEN_31;
  assign core_io_rocc_fpu_req_bits_swap12 = GEN_32;
  assign core_io_rocc_fpu_req_bits_swap23 = GEN_33;
  assign core_io_rocc_fpu_req_bits_single = GEN_34;
  assign core_io_rocc_fpu_req_bits_fromint = GEN_35;
  assign core_io_rocc_fpu_req_bits_toint = GEN_36;
  assign core_io_rocc_fpu_req_bits_fastpipe = GEN_37;
  assign core_io_rocc_fpu_req_bits_fma = GEN_38;
  assign core_io_rocc_fpu_req_bits_div = GEN_39;
  assign core_io_rocc_fpu_req_bits_sqrt = GEN_40;
  assign core_io_rocc_fpu_req_bits_round = GEN_41;
  assign core_io_rocc_fpu_req_bits_wflags = GEN_42;
  assign core_io_rocc_fpu_req_bits_rm = GEN_43;
  assign core_io_rocc_fpu_req_bits_typ = GEN_44;
  assign core_io_rocc_fpu_req_bits_in1 = GEN_45;
  assign core_io_rocc_fpu_req_bits_in2 = GEN_46;
  assign core_io_rocc_fpu_req_bits_in3 = GEN_47;
  assign core_io_rocc_fpu_resp_ready = GEN_48;
  assign icache_clk = clk;
  assign icache_reset = reset;
  assign icache_io_cpu_req_valid = core_io_imem_req_valid;
  assign icache_io_cpu_req_bits_pc = core_io_imem_req_bits_pc;
  assign icache_io_cpu_req_bits_speculative = core_io_imem_req_bits_speculative;
  assign icache_io_cpu_resp_ready = core_io_imem_resp_ready;
  assign icache_io_cpu_btb_update_valid = core_io_imem_btb_update_valid;
  assign icache_io_cpu_btb_update_bits_prediction_valid = core_io_imem_btb_update_bits_prediction_valid;
  assign icache_io_cpu_btb_update_bits_prediction_bits_taken = core_io_imem_btb_update_bits_prediction_bits_taken;
  assign icache_io_cpu_btb_update_bits_prediction_bits_mask = core_io_imem_btb_update_bits_prediction_bits_mask;
  assign icache_io_cpu_btb_update_bits_prediction_bits_bridx = core_io_imem_btb_update_bits_prediction_bits_bridx;
  assign icache_io_cpu_btb_update_bits_prediction_bits_target = core_io_imem_btb_update_bits_prediction_bits_target;
  assign icache_io_cpu_btb_update_bits_prediction_bits_entry = core_io_imem_btb_update_bits_prediction_bits_entry;
  assign icache_io_cpu_btb_update_bits_prediction_bits_bht_history = core_io_imem_btb_update_bits_prediction_bits_bht_history;
  assign icache_io_cpu_btb_update_bits_prediction_bits_bht_value = core_io_imem_btb_update_bits_prediction_bits_bht_value;
  assign icache_io_cpu_btb_update_bits_pc = core_io_imem_btb_update_bits_pc;
  assign icache_io_cpu_btb_update_bits_target = core_io_imem_btb_update_bits_target;
  assign icache_io_cpu_btb_update_bits_taken = core_io_imem_btb_update_bits_taken;
  assign icache_io_cpu_btb_update_bits_isJump = core_io_imem_btb_update_bits_isJump;
  assign icache_io_cpu_btb_update_bits_isReturn = core_io_imem_btb_update_bits_isReturn;
  assign icache_io_cpu_btb_update_bits_br_pc = core_io_imem_btb_update_bits_br_pc;
  assign icache_io_cpu_bht_update_valid = core_io_imem_bht_update_valid;
  assign icache_io_cpu_bht_update_bits_prediction_valid = core_io_imem_bht_update_bits_prediction_valid;
  assign icache_io_cpu_bht_update_bits_prediction_bits_taken = core_io_imem_bht_update_bits_prediction_bits_taken;
  assign icache_io_cpu_bht_update_bits_prediction_bits_mask = core_io_imem_bht_update_bits_prediction_bits_mask;
  assign icache_io_cpu_bht_update_bits_prediction_bits_bridx = core_io_imem_bht_update_bits_prediction_bits_bridx;
  assign icache_io_cpu_bht_update_bits_prediction_bits_target = core_io_imem_bht_update_bits_prediction_bits_target;
  assign icache_io_cpu_bht_update_bits_prediction_bits_entry = core_io_imem_bht_update_bits_prediction_bits_entry;
  assign icache_io_cpu_bht_update_bits_prediction_bits_bht_history = core_io_imem_bht_update_bits_prediction_bits_bht_history;
  assign icache_io_cpu_bht_update_bits_prediction_bits_bht_value = core_io_imem_bht_update_bits_prediction_bits_bht_value;
  assign icache_io_cpu_bht_update_bits_pc = core_io_imem_bht_update_bits_pc;
  assign icache_io_cpu_bht_update_bits_taken = core_io_imem_bht_update_bits_taken;
  assign icache_io_cpu_bht_update_bits_mispredict = core_io_imem_bht_update_bits_mispredict;
  assign icache_io_cpu_ras_update_valid = core_io_imem_ras_update_valid;
  assign icache_io_cpu_ras_update_bits_isCall = core_io_imem_ras_update_bits_isCall;
  assign icache_io_cpu_ras_update_bits_isReturn = core_io_imem_ras_update_bits_isReturn;
  assign icache_io_cpu_ras_update_bits_returnAddr = core_io_imem_ras_update_bits_returnAddr;
  assign icache_io_cpu_ras_update_bits_prediction_valid = core_io_imem_ras_update_bits_prediction_valid;
  assign icache_io_cpu_ras_update_bits_prediction_bits_taken = core_io_imem_ras_update_bits_prediction_bits_taken;
  assign icache_io_cpu_ras_update_bits_prediction_bits_mask = core_io_imem_ras_update_bits_prediction_bits_mask;
  assign icache_io_cpu_ras_update_bits_prediction_bits_bridx = core_io_imem_ras_update_bits_prediction_bits_bridx;
  assign icache_io_cpu_ras_update_bits_prediction_bits_target = core_io_imem_ras_update_bits_prediction_bits_target;
  assign icache_io_cpu_ras_update_bits_prediction_bits_entry = core_io_imem_ras_update_bits_prediction_bits_entry;
  assign icache_io_cpu_ras_update_bits_prediction_bits_bht_history = core_io_imem_ras_update_bits_prediction_bits_bht_history;
  assign icache_io_cpu_ras_update_bits_prediction_bits_bht_value = core_io_imem_ras_update_bits_prediction_bits_bht_value;
  assign icache_io_cpu_flush_icache = core_io_imem_flush_icache;
  assign icache_io_cpu_flush_tlb = core_io_imem_flush_tlb;
  assign icache_io_ptw_req_ready = PTW_1_io_requestor_0_req_ready;
  assign icache_io_ptw_resp_valid = PTW_1_io_requestor_0_resp_valid;
  assign icache_io_ptw_resp_bits_pte_reserved_for_hardware = PTW_1_io_requestor_0_resp_bits_pte_reserved_for_hardware;
  assign icache_io_ptw_resp_bits_pte_ppn = PTW_1_io_requestor_0_resp_bits_pte_ppn;
  assign icache_io_ptw_resp_bits_pte_reserved_for_software = PTW_1_io_requestor_0_resp_bits_pte_reserved_for_software;
  assign icache_io_ptw_resp_bits_pte_d = PTW_1_io_requestor_0_resp_bits_pte_d;
  assign icache_io_ptw_resp_bits_pte_a = PTW_1_io_requestor_0_resp_bits_pte_a;
  assign icache_io_ptw_resp_bits_pte_g = PTW_1_io_requestor_0_resp_bits_pte_g;
  assign icache_io_ptw_resp_bits_pte_u = PTW_1_io_requestor_0_resp_bits_pte_u;
  assign icache_io_ptw_resp_bits_pte_x = PTW_1_io_requestor_0_resp_bits_pte_x;
  assign icache_io_ptw_resp_bits_pte_w = PTW_1_io_requestor_0_resp_bits_pte_w;
  assign icache_io_ptw_resp_bits_pte_r = PTW_1_io_requestor_0_resp_bits_pte_r;
  assign icache_io_ptw_resp_bits_pte_v = PTW_1_io_requestor_0_resp_bits_pte_v;
  assign icache_io_ptw_ptbr_asid = PTW_1_io_requestor_0_ptbr_asid;
  assign icache_io_ptw_ptbr_ppn = PTW_1_io_requestor_0_ptbr_ppn;
  assign icache_io_ptw_invalidate = PTW_1_io_requestor_0_invalidate;
  assign icache_io_ptw_status_debug = PTW_1_io_requestor_0_status_debug;
  assign icache_io_ptw_status_prv = PTW_1_io_requestor_0_status_prv;
  assign icache_io_ptw_status_sd = PTW_1_io_requestor_0_status_sd;
  assign icache_io_ptw_status_zero3 = PTW_1_io_requestor_0_status_zero3;
  assign icache_io_ptw_status_sd_rv32 = PTW_1_io_requestor_0_status_sd_rv32;
  assign icache_io_ptw_status_zero2 = PTW_1_io_requestor_0_status_zero2;
  assign icache_io_ptw_status_vm = PTW_1_io_requestor_0_status_vm;
  assign icache_io_ptw_status_zero1 = PTW_1_io_requestor_0_status_zero1;
  assign icache_io_ptw_status_mxr = PTW_1_io_requestor_0_status_mxr;
  assign icache_io_ptw_status_pum = PTW_1_io_requestor_0_status_pum;
  assign icache_io_ptw_status_mprv = PTW_1_io_requestor_0_status_mprv;
  assign icache_io_ptw_status_xs = PTW_1_io_requestor_0_status_xs;
  assign icache_io_ptw_status_fs = PTW_1_io_requestor_0_status_fs;
  assign icache_io_ptw_status_mpp = PTW_1_io_requestor_0_status_mpp;
  assign icache_io_ptw_status_hpp = PTW_1_io_requestor_0_status_hpp;
  assign icache_io_ptw_status_spp = PTW_1_io_requestor_0_status_spp;
  assign icache_io_ptw_status_mpie = PTW_1_io_requestor_0_status_mpie;
  assign icache_io_ptw_status_hpie = PTW_1_io_requestor_0_status_hpie;
  assign icache_io_ptw_status_spie = PTW_1_io_requestor_0_status_spie;
  assign icache_io_ptw_status_upie = PTW_1_io_requestor_0_status_upie;
  assign icache_io_ptw_status_mie = PTW_1_io_requestor_0_status_mie;
  assign icache_io_ptw_status_hie = PTW_1_io_requestor_0_status_hie;
  assign icache_io_ptw_status_sie = PTW_1_io_requestor_0_status_sie;
  assign icache_io_ptw_status_uie = PTW_1_io_requestor_0_status_uie;
  assign icache_io_mem_acquire_ready = uncachedArb_io_in_0_acquire_ready;
  assign icache_io_mem_grant_valid = uncachedArb_io_in_0_grant_valid;
  assign icache_io_mem_grant_bits_addr_beat = uncachedArb_io_in_0_grant_bits_addr_beat;
  assign icache_io_mem_grant_bits_client_xact_id = uncachedArb_io_in_0_grant_bits_client_xact_id;
  assign icache_io_mem_grant_bits_manager_xact_id = uncachedArb_io_in_0_grant_bits_manager_xact_id;
  assign icache_io_mem_grant_bits_is_builtin_type = uncachedArb_io_in_0_grant_bits_is_builtin_type;
  assign icache_io_mem_grant_bits_g_type = uncachedArb_io_in_0_grant_bits_g_type;
  assign icache_io_mem_grant_bits_data = uncachedArb_io_in_0_grant_bits_data;
  assign DCache_1_clk = clk;
  assign DCache_1_reset = reset;
  assign DCache_1_io_cpu_req_valid = dcArb_io_mem_req_valid;
  assign DCache_1_io_cpu_req_bits_addr = dcArb_io_mem_req_bits_addr;
  assign DCache_1_io_cpu_req_bits_tag = dcArb_io_mem_req_bits_tag;
  assign DCache_1_io_cpu_req_bits_cmd = dcArb_io_mem_req_bits_cmd;
  assign DCache_1_io_cpu_req_bits_typ = dcArb_io_mem_req_bits_typ;
  assign DCache_1_io_cpu_req_bits_phys = dcArb_io_mem_req_bits_phys;
  assign DCache_1_io_cpu_req_bits_data = dcArb_io_mem_req_bits_data;
  assign DCache_1_io_cpu_s1_kill = dcArb_io_mem_s1_kill;
  assign DCache_1_io_cpu_s1_data = dcArb_io_mem_s1_data;
  assign DCache_1_io_cpu_invalidate_lr = dcArb_io_mem_invalidate_lr;
  assign DCache_1_io_ptw_req_ready = PTW_1_io_requestor_1_req_ready;
  assign DCache_1_io_ptw_resp_valid = PTW_1_io_requestor_1_resp_valid;
  assign DCache_1_io_ptw_resp_bits_pte_reserved_for_hardware = PTW_1_io_requestor_1_resp_bits_pte_reserved_for_hardware;
  assign DCache_1_io_ptw_resp_bits_pte_ppn = PTW_1_io_requestor_1_resp_bits_pte_ppn;
  assign DCache_1_io_ptw_resp_bits_pte_reserved_for_software = PTW_1_io_requestor_1_resp_bits_pte_reserved_for_software;
  assign DCache_1_io_ptw_resp_bits_pte_d = PTW_1_io_requestor_1_resp_bits_pte_d;
  assign DCache_1_io_ptw_resp_bits_pte_a = PTW_1_io_requestor_1_resp_bits_pte_a;
  assign DCache_1_io_ptw_resp_bits_pte_g = PTW_1_io_requestor_1_resp_bits_pte_g;
  assign DCache_1_io_ptw_resp_bits_pte_u = PTW_1_io_requestor_1_resp_bits_pte_u;
  assign DCache_1_io_ptw_resp_bits_pte_x = PTW_1_io_requestor_1_resp_bits_pte_x;
  assign DCache_1_io_ptw_resp_bits_pte_w = PTW_1_io_requestor_1_resp_bits_pte_w;
  assign DCache_1_io_ptw_resp_bits_pte_r = PTW_1_io_requestor_1_resp_bits_pte_r;
  assign DCache_1_io_ptw_resp_bits_pte_v = PTW_1_io_requestor_1_resp_bits_pte_v;
  assign DCache_1_io_ptw_ptbr_asid = PTW_1_io_requestor_1_ptbr_asid;
  assign DCache_1_io_ptw_ptbr_ppn = PTW_1_io_requestor_1_ptbr_ppn;
  assign DCache_1_io_ptw_invalidate = PTW_1_io_requestor_1_invalidate;
  assign DCache_1_io_ptw_status_debug = PTW_1_io_requestor_1_status_debug;
  assign DCache_1_io_ptw_status_prv = PTW_1_io_requestor_1_status_prv;
  assign DCache_1_io_ptw_status_sd = PTW_1_io_requestor_1_status_sd;
  assign DCache_1_io_ptw_status_zero3 = PTW_1_io_requestor_1_status_zero3;
  assign DCache_1_io_ptw_status_sd_rv32 = PTW_1_io_requestor_1_status_sd_rv32;
  assign DCache_1_io_ptw_status_zero2 = PTW_1_io_requestor_1_status_zero2;
  assign DCache_1_io_ptw_status_vm = PTW_1_io_requestor_1_status_vm;
  assign DCache_1_io_ptw_status_zero1 = PTW_1_io_requestor_1_status_zero1;
  assign DCache_1_io_ptw_status_mxr = PTW_1_io_requestor_1_status_mxr;
  assign DCache_1_io_ptw_status_pum = PTW_1_io_requestor_1_status_pum;
  assign DCache_1_io_ptw_status_mprv = PTW_1_io_requestor_1_status_mprv;
  assign DCache_1_io_ptw_status_xs = PTW_1_io_requestor_1_status_xs;
  assign DCache_1_io_ptw_status_fs = PTW_1_io_requestor_1_status_fs;
  assign DCache_1_io_ptw_status_mpp = PTW_1_io_requestor_1_status_mpp;
  assign DCache_1_io_ptw_status_hpp = PTW_1_io_requestor_1_status_hpp;
  assign DCache_1_io_ptw_status_spp = PTW_1_io_requestor_1_status_spp;
  assign DCache_1_io_ptw_status_mpie = PTW_1_io_requestor_1_status_mpie;
  assign DCache_1_io_ptw_status_hpie = PTW_1_io_requestor_1_status_hpie;
  assign DCache_1_io_ptw_status_spie = PTW_1_io_requestor_1_status_spie;
  assign DCache_1_io_ptw_status_upie = PTW_1_io_requestor_1_status_upie;
  assign DCache_1_io_ptw_status_mie = PTW_1_io_requestor_1_status_mie;
  assign DCache_1_io_ptw_status_hie = PTW_1_io_requestor_1_status_hie;
  assign DCache_1_io_ptw_status_sie = PTW_1_io_requestor_1_status_sie;
  assign DCache_1_io_ptw_status_uie = PTW_1_io_requestor_1_status_uie;
  assign DCache_1_io_mem_acquire_ready = io_cached_0_acquire_ready;
  assign DCache_1_io_mem_probe_valid = io_cached_0_probe_valid;
  assign DCache_1_io_mem_probe_bits_addr_block = io_cached_0_probe_bits_addr_block;
  assign DCache_1_io_mem_probe_bits_p_type = io_cached_0_probe_bits_p_type;
  assign DCache_1_io_mem_release_ready = io_cached_0_release_ready;
  assign DCache_1_io_mem_grant_valid = io_cached_0_grant_valid;
  assign DCache_1_io_mem_grant_bits_addr_beat = io_cached_0_grant_bits_addr_beat;
  assign DCache_1_io_mem_grant_bits_client_xact_id = io_cached_0_grant_bits_client_xact_id;
  assign DCache_1_io_mem_grant_bits_manager_xact_id = io_cached_0_grant_bits_manager_xact_id;
  assign DCache_1_io_mem_grant_bits_is_builtin_type = io_cached_0_grant_bits_is_builtin_type;
  assign DCache_1_io_mem_grant_bits_g_type = io_cached_0_grant_bits_g_type;
  assign DCache_1_io_mem_grant_bits_data = io_cached_0_grant_bits_data;
  assign DCache_1_io_mem_grant_bits_manager_id = io_cached_0_grant_bits_manager_id;
  assign DCache_1_io_mem_finish_ready = io_cached_0_finish_ready;
  assign FPU_1_clk = clk;
  assign FPU_1_reset = reset;
  assign FPU_1_io_inst = core_io_fpu_inst;
  assign FPU_1_io_fromint_data = core_io_fpu_fromint_data;
  assign FPU_1_io_fcsr_rm = core_io_fpu_fcsr_rm;
  assign FPU_1_io_dmem_resp_val = core_io_fpu_dmem_resp_val;
  assign FPU_1_io_dmem_resp_type = core_io_fpu_dmem_resp_type;
  assign FPU_1_io_dmem_resp_tag = core_io_fpu_dmem_resp_tag;
  assign FPU_1_io_dmem_resp_data = core_io_fpu_dmem_resp_data;
  assign FPU_1_io_valid = core_io_fpu_valid;
  assign FPU_1_io_killx = core_io_fpu_killx;
  assign FPU_1_io_killm = core_io_fpu_killm;
  assign FPU_1_io_cp_req_valid = 1'h0;
  assign FPU_1_io_cp_req_bits_cmd = core_io_fpu_cp_req_bits_cmd;
  assign FPU_1_io_cp_req_bits_ldst = core_io_fpu_cp_req_bits_ldst;
  assign FPU_1_io_cp_req_bits_wen = core_io_fpu_cp_req_bits_wen;
  assign FPU_1_io_cp_req_bits_ren1 = core_io_fpu_cp_req_bits_ren1;
  assign FPU_1_io_cp_req_bits_ren2 = core_io_fpu_cp_req_bits_ren2;
  assign FPU_1_io_cp_req_bits_ren3 = core_io_fpu_cp_req_bits_ren3;
  assign FPU_1_io_cp_req_bits_swap12 = core_io_fpu_cp_req_bits_swap12;
  assign FPU_1_io_cp_req_bits_swap23 = core_io_fpu_cp_req_bits_swap23;
  assign FPU_1_io_cp_req_bits_single = core_io_fpu_cp_req_bits_single;
  assign FPU_1_io_cp_req_bits_fromint = core_io_fpu_cp_req_bits_fromint;
  assign FPU_1_io_cp_req_bits_toint = core_io_fpu_cp_req_bits_toint;
  assign FPU_1_io_cp_req_bits_fastpipe = core_io_fpu_cp_req_bits_fastpipe;
  assign FPU_1_io_cp_req_bits_fma = core_io_fpu_cp_req_bits_fma;
  assign FPU_1_io_cp_req_bits_div = core_io_fpu_cp_req_bits_div;
  assign FPU_1_io_cp_req_bits_sqrt = core_io_fpu_cp_req_bits_sqrt;
  assign FPU_1_io_cp_req_bits_round = core_io_fpu_cp_req_bits_round;
  assign FPU_1_io_cp_req_bits_wflags = core_io_fpu_cp_req_bits_wflags;
  assign FPU_1_io_cp_req_bits_rm = core_io_fpu_cp_req_bits_rm;
  assign FPU_1_io_cp_req_bits_typ = core_io_fpu_cp_req_bits_typ;
  assign FPU_1_io_cp_req_bits_in1 = core_io_fpu_cp_req_bits_in1;
  assign FPU_1_io_cp_req_bits_in2 = core_io_fpu_cp_req_bits_in2;
  assign FPU_1_io_cp_req_bits_in3 = core_io_fpu_cp_req_bits_in3;
  assign FPU_1_io_cp_resp_ready = 1'h0;
  assign uncachedArb_clk = clk;
  assign uncachedArb_reset = reset;
  assign uncachedArb_io_in_0_acquire_valid = icache_io_mem_acquire_valid;
  assign uncachedArb_io_in_0_acquire_bits_addr_block = icache_io_mem_acquire_bits_addr_block;
  assign uncachedArb_io_in_0_acquire_bits_client_xact_id = icache_io_mem_acquire_bits_client_xact_id;
  assign uncachedArb_io_in_0_acquire_bits_addr_beat = icache_io_mem_acquire_bits_addr_beat;
  assign uncachedArb_io_in_0_acquire_bits_is_builtin_type = icache_io_mem_acquire_bits_is_builtin_type;
  assign uncachedArb_io_in_0_acquire_bits_a_type = icache_io_mem_acquire_bits_a_type;
  assign uncachedArb_io_in_0_acquire_bits_union = icache_io_mem_acquire_bits_union;
  assign uncachedArb_io_in_0_acquire_bits_data = icache_io_mem_acquire_bits_data;
  assign uncachedArb_io_in_0_grant_ready = icache_io_mem_grant_ready;
  assign uncachedArb_io_out_acquire_ready = io_uncached_0_acquire_ready;
  assign uncachedArb_io_out_grant_valid = io_uncached_0_grant_valid;
  assign uncachedArb_io_out_grant_bits_addr_beat = io_uncached_0_grant_bits_addr_beat;
  assign uncachedArb_io_out_grant_bits_client_xact_id = io_uncached_0_grant_bits_client_xact_id;
  assign uncachedArb_io_out_grant_bits_manager_xact_id = io_uncached_0_grant_bits_manager_xact_id;
  assign uncachedArb_io_out_grant_bits_is_builtin_type = io_uncached_0_grant_bits_is_builtin_type;
  assign uncachedArb_io_out_grant_bits_g_type = io_uncached_0_grant_bits_g_type;
  assign uncachedArb_io_out_grant_bits_data = io_uncached_0_grant_bits_data;
  assign PTW_1_clk = clk;
  assign PTW_1_reset = reset;
  assign PTW_1_io_requestor_0_req_valid = icache_io_ptw_req_valid;
  assign PTW_1_io_requestor_0_req_bits_prv = icache_io_ptw_req_bits_prv;
  assign PTW_1_io_requestor_0_req_bits_pum = icache_io_ptw_req_bits_pum;
  assign PTW_1_io_requestor_0_req_bits_mxr = icache_io_ptw_req_bits_mxr;
  assign PTW_1_io_requestor_0_req_bits_addr = icache_io_ptw_req_bits_addr;
  assign PTW_1_io_requestor_0_req_bits_store = icache_io_ptw_req_bits_store;
  assign PTW_1_io_requestor_0_req_bits_fetch = icache_io_ptw_req_bits_fetch;
  assign PTW_1_io_requestor_1_req_valid = DCache_1_io_ptw_req_valid;
  assign PTW_1_io_requestor_1_req_bits_prv = DCache_1_io_ptw_req_bits_prv;
  assign PTW_1_io_requestor_1_req_bits_pum = DCache_1_io_ptw_req_bits_pum;
  assign PTW_1_io_requestor_1_req_bits_mxr = DCache_1_io_ptw_req_bits_mxr;
  assign PTW_1_io_requestor_1_req_bits_addr = DCache_1_io_ptw_req_bits_addr;
  assign PTW_1_io_requestor_1_req_bits_store = DCache_1_io_ptw_req_bits_store;
  assign PTW_1_io_requestor_1_req_bits_fetch = DCache_1_io_ptw_req_bits_fetch;
  assign PTW_1_io_mem_req_ready = dcArb_io_requestor_0_req_ready;
  assign PTW_1_io_mem_s2_nack = dcArb_io_requestor_0_s2_nack;
  assign PTW_1_io_mem_resp_valid = dcArb_io_requestor_0_resp_valid;
  assign PTW_1_io_mem_resp_bits_addr = dcArb_io_requestor_0_resp_bits_addr;
  assign PTW_1_io_mem_resp_bits_tag = dcArb_io_requestor_0_resp_bits_tag;
  assign PTW_1_io_mem_resp_bits_cmd = dcArb_io_requestor_0_resp_bits_cmd;
  assign PTW_1_io_mem_resp_bits_typ = dcArb_io_requestor_0_resp_bits_typ;
  assign PTW_1_io_mem_resp_bits_data = dcArb_io_requestor_0_resp_bits_data;
  assign PTW_1_io_mem_resp_bits_replay = dcArb_io_requestor_0_resp_bits_replay;
  assign PTW_1_io_mem_resp_bits_has_data = dcArb_io_requestor_0_resp_bits_has_data;
  assign PTW_1_io_mem_resp_bits_data_word_bypass = dcArb_io_requestor_0_resp_bits_data_word_bypass;
  assign PTW_1_io_mem_resp_bits_store_data = dcArb_io_requestor_0_resp_bits_store_data;
  assign PTW_1_io_mem_replay_next = dcArb_io_requestor_0_replay_next;
  assign PTW_1_io_mem_xcpt_ma_ld = dcArb_io_requestor_0_xcpt_ma_ld;
  assign PTW_1_io_mem_xcpt_ma_st = dcArb_io_requestor_0_xcpt_ma_st;
  assign PTW_1_io_mem_xcpt_pf_ld = dcArb_io_requestor_0_xcpt_pf_ld;
  assign PTW_1_io_mem_xcpt_pf_st = dcArb_io_requestor_0_xcpt_pf_st;
  assign PTW_1_io_mem_ordered = dcArb_io_requestor_0_ordered;
  assign PTW_1_io_dpath_ptbr_asid = core_io_ptw_ptbr_asid;
  assign PTW_1_io_dpath_ptbr_ppn = core_io_ptw_ptbr_ppn;
  assign PTW_1_io_dpath_invalidate = core_io_ptw_invalidate;
  assign PTW_1_io_dpath_status_debug = core_io_ptw_status_debug;
  assign PTW_1_io_dpath_status_prv = core_io_ptw_status_prv;
  assign PTW_1_io_dpath_status_sd = core_io_ptw_status_sd;
  assign PTW_1_io_dpath_status_zero3 = core_io_ptw_status_zero3;
  assign PTW_1_io_dpath_status_sd_rv32 = core_io_ptw_status_sd_rv32;
  assign PTW_1_io_dpath_status_zero2 = core_io_ptw_status_zero2;
  assign PTW_1_io_dpath_status_vm = core_io_ptw_status_vm;
  assign PTW_1_io_dpath_status_zero1 = core_io_ptw_status_zero1;
  assign PTW_1_io_dpath_status_mxr = core_io_ptw_status_mxr;
  assign PTW_1_io_dpath_status_pum = core_io_ptw_status_pum;
  assign PTW_1_io_dpath_status_mprv = core_io_ptw_status_mprv;
  assign PTW_1_io_dpath_status_xs = core_io_ptw_status_xs;
  assign PTW_1_io_dpath_status_fs = core_io_ptw_status_fs;
  assign PTW_1_io_dpath_status_mpp = core_io_ptw_status_mpp;
  assign PTW_1_io_dpath_status_hpp = core_io_ptw_status_hpp;
  assign PTW_1_io_dpath_status_spp = core_io_ptw_status_spp;
  assign PTW_1_io_dpath_status_mpie = core_io_ptw_status_mpie;
  assign PTW_1_io_dpath_status_hpie = core_io_ptw_status_hpie;
  assign PTW_1_io_dpath_status_spie = core_io_ptw_status_spie;
  assign PTW_1_io_dpath_status_upie = core_io_ptw_status_upie;
  assign PTW_1_io_dpath_status_mie = core_io_ptw_status_mie;
  assign PTW_1_io_dpath_status_hie = core_io_ptw_status_hie;
  assign PTW_1_io_dpath_status_sie = core_io_ptw_status_sie;
  assign PTW_1_io_dpath_status_uie = core_io_ptw_status_uie;
  assign dcArb_clk = clk;
  assign dcArb_reset = reset;
  assign dcArb_io_requestor_0_req_valid = PTW_1_io_mem_req_valid;
  assign dcArb_io_requestor_0_req_bits_addr = PTW_1_io_mem_req_bits_addr;
  assign dcArb_io_requestor_0_req_bits_tag = PTW_1_io_mem_req_bits_tag;
  assign dcArb_io_requestor_0_req_bits_cmd = PTW_1_io_mem_req_bits_cmd;
  assign dcArb_io_requestor_0_req_bits_typ = PTW_1_io_mem_req_bits_typ;
  assign dcArb_io_requestor_0_req_bits_phys = PTW_1_io_mem_req_bits_phys;
  assign dcArb_io_requestor_0_req_bits_data = PTW_1_io_mem_req_bits_data;
  assign dcArb_io_requestor_0_s1_kill = PTW_1_io_mem_s1_kill;
  assign dcArb_io_requestor_0_s1_data = PTW_1_io_mem_s1_data;
  assign dcArb_io_requestor_0_invalidate_lr = PTW_1_io_mem_invalidate_lr;
  assign dcArb_io_requestor_1_req_valid = core_io_dmem_req_valid;
  assign dcArb_io_requestor_1_req_bits_addr = core_io_dmem_req_bits_addr;
  assign dcArb_io_requestor_1_req_bits_tag = core_io_dmem_req_bits_tag;
  assign dcArb_io_requestor_1_req_bits_cmd = core_io_dmem_req_bits_cmd;
  assign dcArb_io_requestor_1_req_bits_typ = core_io_dmem_req_bits_typ;
  assign dcArb_io_requestor_1_req_bits_phys = core_io_dmem_req_bits_phys;
  assign dcArb_io_requestor_1_req_bits_data = core_io_dmem_req_bits_data;
  assign dcArb_io_requestor_1_s1_kill = core_io_dmem_s1_kill;
  assign dcArb_io_requestor_1_s1_data = core_io_dmem_s1_data;
  assign dcArb_io_requestor_1_invalidate_lr = core_io_dmem_invalidate_lr;
  assign dcArb_io_mem_req_ready = DCache_1_io_cpu_req_ready;
  assign dcArb_io_mem_s2_nack = DCache_1_io_cpu_s2_nack;
  assign dcArb_io_mem_resp_valid = DCache_1_io_cpu_resp_valid;
  assign dcArb_io_mem_resp_bits_addr = DCache_1_io_cpu_resp_bits_addr;
  assign dcArb_io_mem_resp_bits_tag = DCache_1_io_cpu_resp_bits_tag;
  assign dcArb_io_mem_resp_bits_cmd = DCache_1_io_cpu_resp_bits_cmd;
  assign dcArb_io_mem_resp_bits_typ = DCache_1_io_cpu_resp_bits_typ;
  assign dcArb_io_mem_resp_bits_data = DCache_1_io_cpu_resp_bits_data;
  assign dcArb_io_mem_resp_bits_replay = DCache_1_io_cpu_resp_bits_replay;
  assign dcArb_io_mem_resp_bits_has_data = DCache_1_io_cpu_resp_bits_has_data;
  assign dcArb_io_mem_resp_bits_data_word_bypass = DCache_1_io_cpu_resp_bits_data_word_bypass;
  assign dcArb_io_mem_resp_bits_store_data = DCache_1_io_cpu_resp_bits_store_data;
  assign dcArb_io_mem_replay_next = DCache_1_io_cpu_replay_next;
  assign dcArb_io_mem_xcpt_ma_ld = DCache_1_io_cpu_xcpt_ma_ld;
  assign dcArb_io_mem_xcpt_ma_st = DCache_1_io_cpu_xcpt_ma_st;
  assign dcArb_io_mem_xcpt_pf_ld = DCache_1_io_cpu_xcpt_pf_ld;
  assign dcArb_io_mem_xcpt_pf_st = DCache_1_io_cpu_xcpt_pf_st;
  assign dcArb_io_mem_ordered = DCache_1_io_cpu_ordered;
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifndef verilator
      #0.002;
    `endif
  `ifdef RANDOMIZE
  GEN_49 = {1{$random}};
  GEN_0 = GEN_49[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_50 = {1{$random}};
  GEN_1 = GEN_50[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_51 = {1{$random}};
  GEN_2 = GEN_51[4:0];
  `endif
  `ifdef RANDOMIZE
  GEN_52 = {2{$random}};
  GEN_3 = GEN_52[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_53 = {1{$random}};
  GEN_4 = GEN_53[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_54 = {2{$random}};
  GEN_5 = GEN_54[39:0];
  `endif
  `ifdef RANDOMIZE
  GEN_55 = {1{$random}};
  GEN_6 = GEN_55[8:0];
  `endif
  `ifdef RANDOMIZE
  GEN_56 = {1{$random}};
  GEN_7 = GEN_56[4:0];
  `endif
  `ifdef RANDOMIZE
  GEN_57 = {1{$random}};
  GEN_8 = GEN_57[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_58 = {1{$random}};
  GEN_9 = GEN_58[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_59 = {2{$random}};
  GEN_10 = GEN_59[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_60 = {1{$random}};
  GEN_11 = GEN_60[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_61 = {2{$random}};
  GEN_12 = GEN_61[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_62 = {1{$random}};
  GEN_13 = GEN_62[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_63 = {1{$random}};
  GEN_14 = GEN_63[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_64 = {1{$random}};
  GEN_15 = GEN_64[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_65 = {1{$random}};
  GEN_16 = GEN_65[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_66 = {1{$random}};
  GEN_17 = GEN_66[25:0];
  `endif
  `ifdef RANDOMIZE
  GEN_67 = {1{$random}};
  GEN_18 = GEN_67[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_68 = {1{$random}};
  GEN_19 = GEN_68[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_69 = {1{$random}};
  GEN_20 = GEN_69[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_70 = {1{$random}};
  GEN_21 = GEN_70[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_71 = {1{$random}};
  GEN_22 = GEN_71[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_72 = {2{$random}};
  GEN_23 = GEN_72[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_73 = {1{$random}};
  GEN_24 = GEN_73[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_74 = {1{$random}};
  GEN_25 = GEN_74[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_75 = {1{$random}};
  GEN_26 = GEN_75[4:0];
  `endif
  `ifdef RANDOMIZE
  GEN_76 = {1{$random}};
  GEN_27 = GEN_76[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_77 = {1{$random}};
  GEN_28 = GEN_77[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_78 = {1{$random}};
  GEN_29 = GEN_78[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_79 = {1{$random}};
  GEN_30 = GEN_79[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_80 = {1{$random}};
  GEN_31 = GEN_80[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_81 = {1{$random}};
  GEN_32 = GEN_81[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_82 = {1{$random}};
  GEN_33 = GEN_82[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_83 = {1{$random}};
  GEN_34 = GEN_83[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_84 = {1{$random}};
  GEN_35 = GEN_84[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_85 = {1{$random}};
  GEN_36 = GEN_85[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_86 = {1{$random}};
  GEN_37 = GEN_86[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_87 = {1{$random}};
  GEN_38 = GEN_87[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_88 = {1{$random}};
  GEN_39 = GEN_88[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_89 = {1{$random}};
  GEN_40 = GEN_89[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_90 = {1{$random}};
  GEN_41 = GEN_90[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_91 = {1{$random}};
  GEN_42 = GEN_91[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_92 = {1{$random}};
  GEN_43 = GEN_92[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_93 = {1{$random}};
  GEN_44 = GEN_93[1:0];
  `endif
  `ifdef RANDOMIZE
  GEN_94 = {3{$random}};
  GEN_45 = GEN_94[64:0];
  `endif
  `ifdef RANDOMIZE
  GEN_95 = {3{$random}};
  GEN_46 = GEN_95[64:0];
  `endif
  `ifdef RANDOMIZE
  GEN_96 = {3{$random}};
  GEN_47 = GEN_96[64:0];
  `endif
  `ifdef RANDOMIZE
  GEN_97 = {1{$random}};
  GEN_48 = GEN_97[0:0];
  `endif
  end
`endif
endmodule
module Queue_1(
  input   clk,
  input   reset,
  output  io_enq_ready,
  input   io_enq_valid,
  input  [1:0] io_enq_bits_header_src,
  input  [1:0] io_enq_bits_header_dst,
  input  [25:0] io_enq_bits_payload_addr_block,
  input   io_enq_bits_payload_client_xact_id,
  input  [2:0] io_enq_bits_payload_addr_beat,
  input   io_enq_bits_payload_is_builtin_type,
  input  [2:0] io_enq_bits_payload_a_type,
  input  [11:0] io_enq_bits_payload_union,
  input  [63:0] io_enq_bits_payload_data,
  input   io_deq_ready,
  output  io_deq_valid,
  output [1:0] io_deq_bits_header_src,
  output [1:0] io_deq_bits_header_dst,
  output [25:0] io_deq_bits_payload_addr_block,
  output  io_deq_bits_payload_client_xact_id,
  output [2:0] io_deq_bits_payload_addr_beat,
  output  io_deq_bits_payload_is_builtin_type,
  output [2:0] io_deq_bits_payload_a_type,
  output [11:0] io_deq_bits_payload_union,
  output [63:0] io_deq_bits_payload_data,
  output  io_count
);
  reg [1:0] ram_header_src [0:0];
  reg [31:0] GEN_0;
  wire [1:0] ram_header_src_T_1294_data;
  wire  ram_header_src_T_1294_addr;
  wire  ram_header_src_T_1294_en;
  wire [1:0] ram_header_src_T_1160_data;
  wire  ram_header_src_T_1160_addr;
  wire  ram_header_src_T_1160_mask;
  wire  ram_header_src_T_1160_en;
  reg [1:0] ram_header_dst [0:0];
  reg [31:0] GEN_1;
  wire [1:0] ram_header_dst_T_1294_data;
  wire  ram_header_dst_T_1294_addr;
  wire  ram_header_dst_T_1294_en;
  wire [1:0] ram_header_dst_T_1160_data;
  wire  ram_header_dst_T_1160_addr;
  wire  ram_header_dst_T_1160_mask;
  wire  ram_header_dst_T_1160_en;
  reg [25:0] ram_payload_addr_block [0:0];
  reg [31:0] GEN_2;
  wire [25:0] ram_payload_addr_block_T_1294_data;
  wire  ram_payload_addr_block_T_1294_addr;
  wire  ram_payload_addr_block_T_1294_en;
  wire [25:0] ram_payload_addr_block_T_1160_data;
  wire  ram_payload_addr_block_T_1160_addr;
  wire  ram_payload_addr_block_T_1160_mask;
  wire  ram_payload_addr_block_T_1160_en;
  reg  ram_payload_client_xact_id [0:0];
  reg [31:0] GEN_3;
  wire  ram_payload_client_xact_id_T_1294_data;
  wire  ram_payload_client_xact_id_T_1294_addr;
  wire  ram_payload_client_xact_id_T_1294_en;
  wire  ram_payload_client_xact_id_T_1160_data;
  wire  ram_payload_client_xact_id_T_1160_addr;
  wire  ram_payload_client_xact_id_T_1160_mask;
  wire  ram_payload_client_xact_id_T_1160_en;
  reg [2:0] ram_payload_addr_beat [0:0];
  reg [31:0] GEN_4;
  wire [2:0] ram_payload_addr_beat_T_1294_data;
  wire  ram_payload_addr_beat_T_1294_addr;
  wire  ram_payload_addr_beat_T_1294_en;
  wire [2:0] ram_payload_addr_beat_T_1160_data;
  wire  ram_payload_addr_beat_T_1160_addr;
  wire  ram_payload_addr_beat_T_1160_mask;
  wire  ram_payload_addr_beat_T_1160_en;
  reg  ram_payload_is_builtin_type [0:0];
  reg [31:0] GEN_5;
  wire  ram_payload_is_builtin_type_T_1294_data;
  wire  ram_payload_is_builtin_type_T_1294_addr;
  wire  ram_payload_is_builtin_type_T_1294_en;
  wire  ram_payload_is_builtin_type_T_1160_data;
  wire  ram_payload_is_builtin_type_T_1160_addr;
  wire  ram_payload_is_builtin_type_T_1160_mask;
  wire  ram_payload_is_builtin_type_T_1160_en;
  reg [2:0] ram_payload_a_type [0:0];
  reg [31:0] GEN_6;
  wire [2:0] ram_payload_a_type_T_1294_data;
  wire  ram_payload_a_type_T_1294_addr;
  wire  ram_payload_a_type_T_1294_en;
  wire [2:0] ram_payload_a_type_T_1160_data;
  wire  ram_payload_a_type_T_1160_addr;
  wire  ram_payload_a_type_T_1160_mask;
  wire  ram_payload_a_type_T_1160_en;
  reg [11:0] ram_payload_union [0:0];
  reg [31:0] GEN_7;
  wire [11:0] ram_payload_union_T_1294_data;
  wire  ram_payload_union_T_1294_addr;
  wire  ram_payload_union_T_1294_en;
  wire [11:0] ram_payload_union_T_1160_data;
  wire  ram_payload_union_T_1160_addr;
  wire  ram_payload_union_T_1160_mask;
  wire  ram_payload_union_T_1160_en;
  reg [63:0] ram_payload_data [0:0];
  reg [63:0] GEN_8;
  wire [63:0] ram_payload_data_T_1294_data;
  wire  ram_payload_data_T_1294_addr;
  wire  ram_payload_data_T_1294_en;
  wire [63:0] ram_payload_data_T_1160_data;
  wire  ram_payload_data_T_1160_addr;
  wire  ram_payload_data_T_1160_mask;
  wire  ram_payload_data_T_1160_en;
  reg  maybe_full;
  reg [31:0] GEN_9;
  wire  T_1157;
  wire  T_1158;
  wire  do_enq;
  wire  T_1159;
  wire  do_deq;
  wire  T_1289;
  wire  GEN_21;
  wire  T_1291;
  wire [1:0] T_1421;
  wire  ptr_diff;
  wire [1:0] T_1423;
  assign io_enq_ready = T_1157;
  assign io_deq_valid = T_1291;
  assign io_deq_bits_header_src = ram_header_src_T_1294_data;
  assign io_deq_bits_header_dst = ram_header_dst_T_1294_data;
  assign io_deq_bits_payload_addr_block = ram_payload_addr_block_T_1294_data;
  assign io_deq_bits_payload_client_xact_id = ram_payload_client_xact_id_T_1294_data;
  assign io_deq_bits_payload_addr_beat = ram_payload_addr_beat_T_1294_data;
  assign io_deq_bits_payload_is_builtin_type = ram_payload_is_builtin_type_T_1294_data;
  assign io_deq_bits_payload_a_type = ram_payload_a_type_T_1294_data;
  assign io_deq_bits_payload_union = ram_payload_union_T_1294_data;
  assign io_deq_bits_payload_data = ram_payload_data_T_1294_data;
  assign io_count = T_1423[0];
  assign ram_header_src_T_1294_addr = 1'h0;
  assign ram_header_src_T_1294_en = 1'h1;
  assign ram_header_src_T_1294_data = ram_header_src[ram_header_src_T_1294_addr];
  assign ram_header_src_T_1160_data = io_enq_bits_header_src;
  assign ram_header_src_T_1160_addr = 1'h0;
  assign ram_header_src_T_1160_mask = do_enq;
  assign ram_header_src_T_1160_en = do_enq;
  assign ram_header_dst_T_1294_addr = 1'h0;
  assign ram_header_dst_T_1294_en = 1'h1;
  assign ram_header_dst_T_1294_data = ram_header_dst[ram_header_dst_T_1294_addr];
  assign ram_header_dst_T_1160_data = io_enq_bits_header_dst;
  assign ram_header_dst_T_1160_addr = 1'h0;
  assign ram_header_dst_T_1160_mask = do_enq;
  assign ram_header_dst_T_1160_en = do_enq;
  assign ram_payload_addr_block_T_1294_addr = 1'h0;
  assign ram_payload_addr_block_T_1294_en = 1'h1;
  assign ram_payload_addr_block_T_1294_data = ram_payload_addr_block[ram_payload_addr_block_T_1294_addr];
  assign ram_payload_addr_block_T_1160_data = io_enq_bits_payload_addr_block;
  assign ram_payload_addr_block_T_1160_addr = 1'h0;
  assign ram_payload_addr_block_T_1160_mask = do_enq;
  assign ram_payload_addr_block_T_1160_en = do_enq;
  assign ram_payload_client_xact_id_T_1294_addr = 1'h0;
  assign ram_payload_client_xact_id_T_1294_en = 1'h1;
  assign ram_payload_client_xact_id_T_1294_data = ram_payload_client_xact_id[ram_payload_client_xact_id_T_1294_addr];
  assign ram_payload_client_xact_id_T_1160_data = io_enq_bits_payload_client_xact_id;
  assign ram_payload_client_xact_id_T_1160_addr = 1'h0;
  assign ram_payload_client_xact_id_T_1160_mask = do_enq;
  assign ram_payload_client_xact_id_T_1160_en = do_enq;
  assign ram_payload_addr_beat_T_1294_addr = 1'h0;
  assign ram_payload_addr_beat_T_1294_en = 1'h1;
  assign ram_payload_addr_beat_T_1294_data = ram_payload_addr_beat[ram_payload_addr_beat_T_1294_addr];
  assign ram_payload_addr_beat_T_1160_data = io_enq_bits_payload_addr_beat;
  assign ram_payload_addr_beat_T_1160_addr = 1'h0;
  assign ram_payload_addr_beat_T_1160_mask = do_enq;
  assign ram_payload_addr_beat_T_1160_en = do_enq;
  assign ram_payload_is_builtin_type_T_1294_addr = 1'h0;
  assign ram_payload_is_builtin_type_T_1294_en = 1'h1;
  assign ram_payload_is_builtin_type_T_1294_data = ram_payload_is_builtin_type[ram_payload_is_builtin_type_T_1294_addr];
  assign ram_payload_is_builtin_type_T_1160_data = io_enq_bits_payload_is_builtin_type;
  assign ram_payload_is_builtin_type_T_1160_addr = 1'h0;
  assign ram_payload_is_builtin_type_T_1160_mask = do_enq;
  assign ram_payload_is_builtin_type_T_1160_en = do_enq;
  assign ram_payload_a_type_T_1294_addr = 1'h0;
  assign ram_payload_a_type_T_1294_en = 1'h1;
  assign ram_payload_a_type_T_1294_data = ram_payload_a_type[ram_payload_a_type_T_1294_addr];
  assign ram_payload_a_type_T_1160_data = io_enq_bits_payload_a_type;
  assign ram_payload_a_type_T_1160_addr = 1'h0;
  assign ram_payload_a_type_T_1160_mask = do_enq;
  assign ram_payload_a_type_T_1160_en = do_enq;
  assign ram_payload_union_T_1294_addr = 1'h0;
  assign ram_payload_union_T_1294_en = 1'h1;
  assign ram_payload_union_T_1294_data = ram_payload_union[ram_payload_union_T_1294_addr];
  assign ram_payload_union_T_1160_data = io_enq_bits_payload_union;
  assign ram_payload_union_T_1160_addr = 1'h0;
  assign ram_payload_union_T_1160_mask = do_enq;
  assign ram_payload_union_T_1160_en = do_enq;
  assign ram_payload_data_T_1294_addr = 1'h0;
  assign ram_payload_data_T_1294_en = 1'h1;
  assign ram_payload_data_T_1294_data = ram_payload_data[ram_payload_data_T_1294_addr];
  assign ram_payload_data_T_1160_data = io_enq_bits_payload_data;
  assign ram_payload_data_T_1160_addr = 1'h0;
  assign ram_payload_data_T_1160_mask = do_enq;
  assign ram_payload_data_T_1160_en = do_enq;
  assign T_1157 = maybe_full == 1'h0;
  assign T_1158 = io_enq_ready & io_enq_valid;
  assign do_enq = T_1158;
  assign T_1159 = io_deq_ready & io_deq_valid;
  assign do_deq = T_1159;
  assign T_1289 = do_enq != do_deq;
  assign GEN_21 = T_1289 ? do_enq : maybe_full;
  assign T_1291 = T_1157 == 1'h0;
  assign T_1421 = 1'h0 - 1'h0;
  assign ptr_diff = T_1421[0:0];
  assign T_1423 = {maybe_full,ptr_diff};
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifndef verilator
      #0.002;
    `endif
  GEN_0 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 1; initvar = initvar+1)
    ram_header_src[initvar] = GEN_0[1:0];
  `endif
  GEN_1 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 1; initvar = initvar+1)
    ram_header_dst[initvar] = GEN_1[1:0];
  `endif
  GEN_2 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 1; initvar = initvar+1)
    ram_payload_addr_block[initvar] = GEN_2[25:0];
  `endif
  GEN_3 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 1; initvar = initvar+1)
    ram_payload_client_xact_id[initvar] = GEN_3[0:0];
  `endif
  GEN_4 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 1; initvar = initvar+1)
    ram_payload_addr_beat[initvar] = GEN_4[2:0];
  `endif
  GEN_5 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 1; initvar = initvar+1)
    ram_payload_is_builtin_type[initvar] = GEN_5[0:0];
  `endif
  GEN_6 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 1; initvar = initvar+1)
    ram_payload_a_type[initvar] = GEN_6[2:0];
  `endif
  GEN_7 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 1; initvar = initvar+1)
    ram_payload_union[initvar] = GEN_7[11:0];
  `endif
  GEN_8 = {2{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 1; initvar = initvar+1)
    ram_payload_data[initvar] = GEN_8[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_9 = {1{$random}};
  maybe_full = GEN_9[0:0];
  `endif
  end
`endif
  always @(posedge clk) begin
    if(ram_header_src_T_1160_en & ram_header_src_T_1160_mask) begin
      ram_header_src[ram_header_src_T_1160_addr] <= ram_header_src_T_1160_data;
    end
    if(ram_header_dst_T_1160_en & ram_header_dst_T_1160_mask) begin
      ram_header_dst[ram_header_dst_T_1160_addr] <= ram_header_dst_T_1160_data;
    end
    if(ram_payload_addr_block_T_1160_en & ram_payload_addr_block_T_1160_mask) begin
      ram_payload_addr_block[ram_payload_addr_block_T_1160_addr] <= ram_payload_addr_block_T_1160_data;
    end
    if(ram_payload_client_xact_id_T_1160_en & ram_payload_client_xact_id_T_1160_mask) begin
      ram_payload_client_xact_id[ram_payload_client_xact_id_T_1160_addr] <= ram_payload_client_xact_id_T_1160_data;
    end
    if(ram_payload_addr_beat_T_1160_en & ram_payload_addr_beat_T_1160_mask) begin
      ram_payload_addr_beat[ram_payload_addr_beat_T_1160_addr] <= ram_payload_addr_beat_T_1160_data;
    end
    if(ram_payload_is_builtin_type_T_1160_en & ram_payload_is_builtin_type_T_1160_mask) begin
      ram_payload_is_builtin_type[ram_payload_is_builtin_type_T_1160_addr] <= ram_payload_is_builtin_type_T_1160_data;
    end
    if(ram_payload_a_type_T_1160_en & ram_payload_a_type_T_1160_mask) begin
      ram_payload_a_type[ram_payload_a_type_T_1160_addr] <= ram_payload_a_type_T_1160_data;
    end
    if(ram_payload_union_T_1160_en & ram_payload_union_T_1160_mask) begin
      ram_payload_union[ram_payload_union_T_1160_addr] <= ram_payload_union_T_1160_data;
    end
    if(ram_payload_data_T_1160_en & ram_payload_data_T_1160_mask) begin
      ram_payload_data[ram_payload_data_T_1160_addr] <= ram_payload_data_T_1160_data;
    end
    if(reset) begin
      maybe_full <= 1'h0;
    end else begin
      if(T_1289) begin
        maybe_full <= do_enq;
      end
    end
  end
endmodule
module Queue_2(
  input   clk,
  input   reset,
  output  io_enq_ready,
  input   io_enq_valid,
  input  [1:0] io_enq_bits_header_src,
  input  [1:0] io_enq_bits_header_dst,
  input  [25:0] io_enq_bits_payload_addr_block,
  input  [1:0] io_enq_bits_payload_p_type,
  input   io_deq_ready,
  output  io_deq_valid,
  output [1:0] io_deq_bits_header_src,
  output [1:0] io_deq_bits_header_dst,
  output [25:0] io_deq_bits_payload_addr_block,
  output [1:0] io_deq_bits_payload_p_type,
  output  io_count
);
  reg [1:0] ram_header_src [0:0];
  reg [31:0] GEN_0;
  wire [1:0] ram_header_src_T_1244_data;
  wire  ram_header_src_T_1244_addr;
  wire  ram_header_src_T_1244_en;
  wire [1:0] ram_header_src_T_1115_data;
  wire  ram_header_src_T_1115_addr;
  wire  ram_header_src_T_1115_mask;
  wire  ram_header_src_T_1115_en;
  reg [1:0] ram_header_dst [0:0];
  reg [31:0] GEN_1;
  wire [1:0] ram_header_dst_T_1244_data;
  wire  ram_header_dst_T_1244_addr;
  wire  ram_header_dst_T_1244_en;
  wire [1:0] ram_header_dst_T_1115_data;
  wire  ram_header_dst_T_1115_addr;
  wire  ram_header_dst_T_1115_mask;
  wire  ram_header_dst_T_1115_en;
  reg [25:0] ram_payload_addr_block [0:0];
  reg [31:0] GEN_2;
  wire [25:0] ram_payload_addr_block_T_1244_data;
  wire  ram_payload_addr_block_T_1244_addr;
  wire  ram_payload_addr_block_T_1244_en;
  wire [25:0] ram_payload_addr_block_T_1115_data;
  wire  ram_payload_addr_block_T_1115_addr;
  wire  ram_payload_addr_block_T_1115_mask;
  wire  ram_payload_addr_block_T_1115_en;
  reg [1:0] ram_payload_p_type [0:0];
  reg [31:0] GEN_3;
  wire [1:0] ram_payload_p_type_T_1244_data;
  wire  ram_payload_p_type_T_1244_addr;
  wire  ram_payload_p_type_T_1244_en;
  wire [1:0] ram_payload_p_type_T_1115_data;
  wire  ram_payload_p_type_T_1115_addr;
  wire  ram_payload_p_type_T_1115_mask;
  wire  ram_payload_p_type_T_1115_en;
  reg  maybe_full;
  reg [31:0] GEN_4;
  wire  T_1112;
  wire  T_1113;
  wire  do_enq;
  wire  T_1114;
  wire  do_deq;
  wire  T_1239;
  wire  GEN_11;
  wire  T_1241;
  wire [1:0] T_1366;
  wire  ptr_diff;
  wire [1:0] T_1368;
  assign io_enq_ready = T_1112;
  assign io_deq_valid = T_1241;
  assign io_deq_bits_header_src = ram_header_src_T_1244_data;
  assign io_deq_bits_header_dst = ram_header_dst_T_1244_data;
  assign io_deq_bits_payload_addr_block = ram_payload_addr_block_T_1244_data;
  assign io_deq_bits_payload_p_type = ram_payload_p_type_T_1244_data;
  assign io_count = T_1368[0];
  assign ram_header_src_T_1244_addr = 1'h0;
  assign ram_header_src_T_1244_en = 1'h1;
  assign ram_header_src_T_1244_data = ram_header_src[ram_header_src_T_1244_addr];
  assign ram_header_src_T_1115_data = io_enq_bits_header_src;
  assign ram_header_src_T_1115_addr = 1'h0;
  assign ram_header_src_T_1115_mask = do_enq;
  assign ram_header_src_T_1115_en = do_enq;
  assign ram_header_dst_T_1244_addr = 1'h0;
  assign ram_header_dst_T_1244_en = 1'h1;
  assign ram_header_dst_T_1244_data = ram_header_dst[ram_header_dst_T_1244_addr];
  assign ram_header_dst_T_1115_data = io_enq_bits_header_dst;
  assign ram_header_dst_T_1115_addr = 1'h0;
  assign ram_header_dst_T_1115_mask = do_enq;
  assign ram_header_dst_T_1115_en = do_enq;
  assign ram_payload_addr_block_T_1244_addr = 1'h0;
  assign ram_payload_addr_block_T_1244_en = 1'h1;
  assign ram_payload_addr_block_T_1244_data = ram_payload_addr_block[ram_payload_addr_block_T_1244_addr];
  assign ram_payload_addr_block_T_1115_data = io_enq_bits_payload_addr_block;
  assign ram_payload_addr_block_T_1115_addr = 1'h0;
  assign ram_payload_addr_block_T_1115_mask = do_enq;
  assign ram_payload_addr_block_T_1115_en = do_enq;
  assign ram_payload_p_type_T_1244_addr = 1'h0;
  assign ram_payload_p_type_T_1244_en = 1'h1;
  assign ram_payload_p_type_T_1244_data = ram_payload_p_type[ram_payload_p_type_T_1244_addr];
  assign ram_payload_p_type_T_1115_data = io_enq_bits_payload_p_type;
  assign ram_payload_p_type_T_1115_addr = 1'h0;
  assign ram_payload_p_type_T_1115_mask = do_enq;
  assign ram_payload_p_type_T_1115_en = do_enq;
  assign T_1112 = maybe_full == 1'h0;
  assign T_1113 = io_enq_ready & io_enq_valid;
  assign do_enq = T_1113;
  assign T_1114 = io_deq_ready & io_deq_valid;
  assign do_deq = T_1114;
  assign T_1239 = do_enq != do_deq;
  assign GEN_11 = T_1239 ? do_enq : maybe_full;
  assign T_1241 = T_1112 == 1'h0;
  assign T_1366 = 1'h0 - 1'h0;
  assign ptr_diff = T_1366[0:0];
  assign T_1368 = {maybe_full,ptr_diff};
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifndef verilator
      #0.002;
    `endif
  GEN_0 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 1; initvar = initvar+1)
    ram_header_src[initvar] = GEN_0[1:0];
  `endif
  GEN_1 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 1; initvar = initvar+1)
    ram_header_dst[initvar] = GEN_1[1:0];
  `endif
  GEN_2 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 1; initvar = initvar+1)
    ram_payload_addr_block[initvar] = GEN_2[25:0];
  `endif
  GEN_3 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 1; initvar = initvar+1)
    ram_payload_p_type[initvar] = GEN_3[1:0];
  `endif
  `ifdef RANDOMIZE
  GEN_4 = {1{$random}};
  maybe_full = GEN_4[0:0];
  `endif
  end
`endif
  always @(posedge clk) begin
    if(ram_header_src_T_1115_en & ram_header_src_T_1115_mask) begin
      ram_header_src[ram_header_src_T_1115_addr] <= ram_header_src_T_1115_data;
    end
    if(ram_header_dst_T_1115_en & ram_header_dst_T_1115_mask) begin
      ram_header_dst[ram_header_dst_T_1115_addr] <= ram_header_dst_T_1115_data;
    end
    if(ram_payload_addr_block_T_1115_en & ram_payload_addr_block_T_1115_mask) begin
      ram_payload_addr_block[ram_payload_addr_block_T_1115_addr] <= ram_payload_addr_block_T_1115_data;
    end
    if(ram_payload_p_type_T_1115_en & ram_payload_p_type_T_1115_mask) begin
      ram_payload_p_type[ram_payload_p_type_T_1115_addr] <= ram_payload_p_type_T_1115_data;
    end
    if(reset) begin
      maybe_full <= 1'h0;
    end else begin
      if(T_1239) begin
        maybe_full <= do_enq;
      end
    end
  end
endmodule
module Queue_3(
  input   clk,
  input   reset,
  output  io_enq_ready,
  input   io_enq_valid,
  input  [1:0] io_enq_bits_header_src,
  input  [1:0] io_enq_bits_header_dst,
  input  [2:0] io_enq_bits_payload_addr_beat,
  input  [25:0] io_enq_bits_payload_addr_block,
  input   io_enq_bits_payload_client_xact_id,
  input   io_enq_bits_payload_voluntary,
  input  [2:0] io_enq_bits_payload_r_type,
  input  [63:0] io_enq_bits_payload_data,
  input   io_deq_ready,
  output  io_deq_valid,
  output [1:0] io_deq_bits_header_src,
  output [1:0] io_deq_bits_header_dst,
  output [2:0] io_deq_bits_payload_addr_beat,
  output [25:0] io_deq_bits_payload_addr_block,
  output  io_deq_bits_payload_client_xact_id,
  output  io_deq_bits_payload_voluntary,
  output [2:0] io_deq_bits_payload_r_type,
  output [63:0] io_deq_bits_payload_data,
  output [1:0] io_count
);
  reg [1:0] ram_header_src [0:1];
  reg [31:0] GEN_0;
  wire [1:0] ram_header_src_T_1294_data;
  wire  ram_header_src_T_1294_addr;
  wire  ram_header_src_T_1294_en;
  wire [1:0] ram_header_src_T_1153_data;
  wire  ram_header_src_T_1153_addr;
  wire  ram_header_src_T_1153_mask;
  wire  ram_header_src_T_1153_en;
  reg [1:0] ram_header_dst [0:1];
  reg [31:0] GEN_1;
  wire [1:0] ram_header_dst_T_1294_data;
  wire  ram_header_dst_T_1294_addr;
  wire  ram_header_dst_T_1294_en;
  wire [1:0] ram_header_dst_T_1153_data;
  wire  ram_header_dst_T_1153_addr;
  wire  ram_header_dst_T_1153_mask;
  wire  ram_header_dst_T_1153_en;
  reg [2:0] ram_payload_addr_beat [0:1];
  reg [31:0] GEN_2;
  wire [2:0] ram_payload_addr_beat_T_1294_data;
  wire  ram_payload_addr_beat_T_1294_addr;
  wire  ram_payload_addr_beat_T_1294_en;
  wire [2:0] ram_payload_addr_beat_T_1153_data;
  wire  ram_payload_addr_beat_T_1153_addr;
  wire  ram_payload_addr_beat_T_1153_mask;
  wire  ram_payload_addr_beat_T_1153_en;
  reg [25:0] ram_payload_addr_block [0:1];
  reg [31:0] GEN_3;
  wire [25:0] ram_payload_addr_block_T_1294_data;
  wire  ram_payload_addr_block_T_1294_addr;
  wire  ram_payload_addr_block_T_1294_en;
  wire [25:0] ram_payload_addr_block_T_1153_data;
  wire  ram_payload_addr_block_T_1153_addr;
  wire  ram_payload_addr_block_T_1153_mask;
  wire  ram_payload_addr_block_T_1153_en;
  reg  ram_payload_client_xact_id [0:1];
  reg [31:0] GEN_4;
  wire  ram_payload_client_xact_id_T_1294_data;
  wire  ram_payload_client_xact_id_T_1294_addr;
  wire  ram_payload_client_xact_id_T_1294_en;
  wire  ram_payload_client_xact_id_T_1153_data;
  wire  ram_payload_client_xact_id_T_1153_addr;
  wire  ram_payload_client_xact_id_T_1153_mask;
  wire  ram_payload_client_xact_id_T_1153_en;
  reg  ram_payload_voluntary [0:1];
  reg [31:0] GEN_5;
  wire  ram_payload_voluntary_T_1294_data;
  wire  ram_payload_voluntary_T_1294_addr;
  wire  ram_payload_voluntary_T_1294_en;
  wire  ram_payload_voluntary_T_1153_data;
  wire  ram_payload_voluntary_T_1153_addr;
  wire  ram_payload_voluntary_T_1153_mask;
  wire  ram_payload_voluntary_T_1153_en;
  reg [2:0] ram_payload_r_type [0:1];
  reg [31:0] GEN_6;
  wire [2:0] ram_payload_r_type_T_1294_data;
  wire  ram_payload_r_type_T_1294_addr;
  wire  ram_payload_r_type_T_1294_en;
  wire [2:0] ram_payload_r_type_T_1153_data;
  wire  ram_payload_r_type_T_1153_addr;
  wire  ram_payload_r_type_T_1153_mask;
  wire  ram_payload_r_type_T_1153_en;
  reg [63:0] ram_payload_data [0:1];
  reg [63:0] GEN_7;
  wire [63:0] ram_payload_data_T_1294_data;
  wire  ram_payload_data_T_1294_addr;
  wire  ram_payload_data_T_1294_en;
  wire [63:0] ram_payload_data_T_1153_data;
  wire  ram_payload_data_T_1153_addr;
  wire  ram_payload_data_T_1153_mask;
  wire  ram_payload_data_T_1153_en;
  reg  T_1145;
  reg [31:0] GEN_8;
  reg  T_1147;
  reg [31:0] GEN_9;
  reg  maybe_full;
  reg [31:0] GEN_10;
  wire  ptr_match;
  wire  T_1150;
  wire  empty;
  wire  full;
  wire  T_1151;
  wire  do_enq;
  wire  T_1152;
  wire  do_deq;
  wire [1:0] T_1282;
  wire  T_1283;
  wire  GEN_19;
  wire [1:0] T_1287;
  wire  T_1288;
  wire  GEN_20;
  wire  T_1289;
  wire  GEN_21;
  wire  T_1291;
  wire  T_1293;
  wire [1:0] T_1420;
  wire  ptr_diff;
  wire  T_1421;
  wire [1:0] T_1422;
  assign io_enq_ready = T_1293;
  assign io_deq_valid = T_1291;
  assign io_deq_bits_header_src = ram_header_src_T_1294_data;
  assign io_deq_bits_header_dst = ram_header_dst_T_1294_data;
  assign io_deq_bits_payload_addr_beat = ram_payload_addr_beat_T_1294_data;
  assign io_deq_bits_payload_addr_block = ram_payload_addr_block_T_1294_data;
  assign io_deq_bits_payload_client_xact_id = ram_payload_client_xact_id_T_1294_data;
  assign io_deq_bits_payload_voluntary = ram_payload_voluntary_T_1294_data;
  assign io_deq_bits_payload_r_type = ram_payload_r_type_T_1294_data;
  assign io_deq_bits_payload_data = ram_payload_data_T_1294_data;
  assign io_count = T_1422;
  assign ram_header_src_T_1294_addr = T_1147;
  assign ram_header_src_T_1294_en = 1'h1;
  assign ram_header_src_T_1294_data = ram_header_src[ram_header_src_T_1294_addr];
  assign ram_header_src_T_1153_data = io_enq_bits_header_src;
  assign ram_header_src_T_1153_addr = T_1145;
  assign ram_header_src_T_1153_mask = do_enq;
  assign ram_header_src_T_1153_en = do_enq;
  assign ram_header_dst_T_1294_addr = T_1147;
  assign ram_header_dst_T_1294_en = 1'h1;
  assign ram_header_dst_T_1294_data = ram_header_dst[ram_header_dst_T_1294_addr];
  assign ram_header_dst_T_1153_data = io_enq_bits_header_dst;
  assign ram_header_dst_T_1153_addr = T_1145;
  assign ram_header_dst_T_1153_mask = do_enq;
  assign ram_header_dst_T_1153_en = do_enq;
  assign ram_payload_addr_beat_T_1294_addr = T_1147;
  assign ram_payload_addr_beat_T_1294_en = 1'h1;
  assign ram_payload_addr_beat_T_1294_data = ram_payload_addr_beat[ram_payload_addr_beat_T_1294_addr];
  assign ram_payload_addr_beat_T_1153_data = io_enq_bits_payload_addr_beat;
  assign ram_payload_addr_beat_T_1153_addr = T_1145;
  assign ram_payload_addr_beat_T_1153_mask = do_enq;
  assign ram_payload_addr_beat_T_1153_en = do_enq;
  assign ram_payload_addr_block_T_1294_addr = T_1147;
  assign ram_payload_addr_block_T_1294_en = 1'h1;
  assign ram_payload_addr_block_T_1294_data = ram_payload_addr_block[ram_payload_addr_block_T_1294_addr];
  assign ram_payload_addr_block_T_1153_data = io_enq_bits_payload_addr_block;
  assign ram_payload_addr_block_T_1153_addr = T_1145;
  assign ram_payload_addr_block_T_1153_mask = do_enq;
  assign ram_payload_addr_block_T_1153_en = do_enq;
  assign ram_payload_client_xact_id_T_1294_addr = T_1147;
  assign ram_payload_client_xact_id_T_1294_en = 1'h1;
  assign ram_payload_client_xact_id_T_1294_data = ram_payload_client_xact_id[ram_payload_client_xact_id_T_1294_addr];
  assign ram_payload_client_xact_id_T_1153_data = io_enq_bits_payload_client_xact_id;
  assign ram_payload_client_xact_id_T_1153_addr = T_1145;
  assign ram_payload_client_xact_id_T_1153_mask = do_enq;
  assign ram_payload_client_xact_id_T_1153_en = do_enq;
  assign ram_payload_voluntary_T_1294_addr = T_1147;
  assign ram_payload_voluntary_T_1294_en = 1'h1;
  assign ram_payload_voluntary_T_1294_data = ram_payload_voluntary[ram_payload_voluntary_T_1294_addr];
  assign ram_payload_voluntary_T_1153_data = io_enq_bits_payload_voluntary;
  assign ram_payload_voluntary_T_1153_addr = T_1145;
  assign ram_payload_voluntary_T_1153_mask = do_enq;
  assign ram_payload_voluntary_T_1153_en = do_enq;
  assign ram_payload_r_type_T_1294_addr = T_1147;
  assign ram_payload_r_type_T_1294_en = 1'h1;
  assign ram_payload_r_type_T_1294_data = ram_payload_r_type[ram_payload_r_type_T_1294_addr];
  assign ram_payload_r_type_T_1153_data = io_enq_bits_payload_r_type;
  assign ram_payload_r_type_T_1153_addr = T_1145;
  assign ram_payload_r_type_T_1153_mask = do_enq;
  assign ram_payload_r_type_T_1153_en = do_enq;
  assign ram_payload_data_T_1294_addr = T_1147;
  assign ram_payload_data_T_1294_en = 1'h1;
  assign ram_payload_data_T_1294_data = ram_payload_data[ram_payload_data_T_1294_addr];
  assign ram_payload_data_T_1153_data = io_enq_bits_payload_data;
  assign ram_payload_data_T_1153_addr = T_1145;
  assign ram_payload_data_T_1153_mask = do_enq;
  assign ram_payload_data_T_1153_en = do_enq;
  assign ptr_match = T_1145 == T_1147;
  assign T_1150 = maybe_full == 1'h0;
  assign empty = ptr_match & T_1150;
  assign full = ptr_match & maybe_full;
  assign T_1151 = io_enq_ready & io_enq_valid;
  assign do_enq = T_1151;
  assign T_1152 = io_deq_ready & io_deq_valid;
  assign do_deq = T_1152;
  assign T_1282 = T_1145 + 1'h1;
  assign T_1283 = T_1282[0:0];
  assign GEN_19 = do_enq ? T_1283 : T_1145;
  assign T_1287 = T_1147 + 1'h1;
  assign T_1288 = T_1287[0:0];
  assign GEN_20 = do_deq ? T_1288 : T_1147;
  assign T_1289 = do_enq != do_deq;
  assign GEN_21 = T_1289 ? do_enq : maybe_full;
  assign T_1291 = empty == 1'h0;
  assign T_1293 = full == 1'h0;
  assign T_1420 = T_1145 - T_1147;
  assign ptr_diff = T_1420[0:0];
  assign T_1421 = maybe_full & ptr_match;
  assign T_1422 = {T_1421,ptr_diff};
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifndef verilator
      #0.002;
    `endif
  GEN_0 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 2; initvar = initvar+1)
    ram_header_src[initvar] = GEN_0[1:0];
  `endif
  GEN_1 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 2; initvar = initvar+1)
    ram_header_dst[initvar] = GEN_1[1:0];
  `endif
  GEN_2 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 2; initvar = initvar+1)
    ram_payload_addr_beat[initvar] = GEN_2[2:0];
  `endif
  GEN_3 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 2; initvar = initvar+1)
    ram_payload_addr_block[initvar] = GEN_3[25:0];
  `endif
  GEN_4 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 2; initvar = initvar+1)
    ram_payload_client_xact_id[initvar] = GEN_4[0:0];
  `endif
  GEN_5 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 2; initvar = initvar+1)
    ram_payload_voluntary[initvar] = GEN_5[0:0];
  `endif
  GEN_6 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 2; initvar = initvar+1)
    ram_payload_r_type[initvar] = GEN_6[2:0];
  `endif
  GEN_7 = {2{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 2; initvar = initvar+1)
    ram_payload_data[initvar] = GEN_7[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_8 = {1{$random}};
  T_1145 = GEN_8[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_9 = {1{$random}};
  T_1147 = GEN_9[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_10 = {1{$random}};
  maybe_full = GEN_10[0:0];
  `endif
  end
`endif
  always @(posedge clk) begin
    if(ram_header_src_T_1153_en & ram_header_src_T_1153_mask) begin
      ram_header_src[ram_header_src_T_1153_addr] <= ram_header_src_T_1153_data;
    end
    if(ram_header_dst_T_1153_en & ram_header_dst_T_1153_mask) begin
      ram_header_dst[ram_header_dst_T_1153_addr] <= ram_header_dst_T_1153_data;
    end
    if(ram_payload_addr_beat_T_1153_en & ram_payload_addr_beat_T_1153_mask) begin
      ram_payload_addr_beat[ram_payload_addr_beat_T_1153_addr] <= ram_payload_addr_beat_T_1153_data;
    end
    if(ram_payload_addr_block_T_1153_en & ram_payload_addr_block_T_1153_mask) begin
      ram_payload_addr_block[ram_payload_addr_block_T_1153_addr] <= ram_payload_addr_block_T_1153_data;
    end
    if(ram_payload_client_xact_id_T_1153_en & ram_payload_client_xact_id_T_1153_mask) begin
      ram_payload_client_xact_id[ram_payload_client_xact_id_T_1153_addr] <= ram_payload_client_xact_id_T_1153_data;
    end
    if(ram_payload_voluntary_T_1153_en & ram_payload_voluntary_T_1153_mask) begin
      ram_payload_voluntary[ram_payload_voluntary_T_1153_addr] <= ram_payload_voluntary_T_1153_data;
    end
    if(ram_payload_r_type_T_1153_en & ram_payload_r_type_T_1153_mask) begin
      ram_payload_r_type[ram_payload_r_type_T_1153_addr] <= ram_payload_r_type_T_1153_data;
    end
    if(ram_payload_data_T_1153_en & ram_payload_data_T_1153_mask) begin
      ram_payload_data[ram_payload_data_T_1153_addr] <= ram_payload_data_T_1153_data;
    end
    if(reset) begin
      T_1145 <= 1'h0;
    end else begin
      if(do_enq) begin
        T_1145 <= T_1283;
      end
    end
    if(reset) begin
      T_1147 <= 1'h0;
    end else begin
      if(do_deq) begin
        T_1147 <= T_1288;
      end
    end
    if(reset) begin
      maybe_full <= 1'h0;
    end else begin
      if(T_1289) begin
        maybe_full <= do_enq;
      end
    end
  end
endmodule
module Queue_4(
  input   clk,
  input   reset,
  output  io_enq_ready,
  input   io_enq_valid,
  input  [1:0] io_enq_bits_header_src,
  input  [1:0] io_enq_bits_header_dst,
  input  [2:0] io_enq_bits_payload_addr_beat,
  input   io_enq_bits_payload_client_xact_id,
  input  [3:0] io_enq_bits_payload_manager_xact_id,
  input   io_enq_bits_payload_is_builtin_type,
  input  [3:0] io_enq_bits_payload_g_type,
  input  [63:0] io_enq_bits_payload_data,
  input   io_deq_ready,
  output  io_deq_valid,
  output [1:0] io_deq_bits_header_src,
  output [1:0] io_deq_bits_header_dst,
  output [2:0] io_deq_bits_payload_addr_beat,
  output  io_deq_bits_payload_client_xact_id,
  output [3:0] io_deq_bits_payload_manager_xact_id,
  output  io_deq_bits_payload_is_builtin_type,
  output [3:0] io_deq_bits_payload_g_type,
  output [63:0] io_deq_bits_payload_data,
  output [1:0] io_count
);
  reg [1:0] ram_header_src [0:1];
  reg [31:0] GEN_0;
  wire [1:0] ram_header_src_T_1294_data;
  wire  ram_header_src_T_1294_addr;
  wire  ram_header_src_T_1294_en;
  wire [1:0] ram_header_src_T_1153_data;
  wire  ram_header_src_T_1153_addr;
  wire  ram_header_src_T_1153_mask;
  wire  ram_header_src_T_1153_en;
  reg [1:0] ram_header_dst [0:1];
  reg [31:0] GEN_1;
  wire [1:0] ram_header_dst_T_1294_data;
  wire  ram_header_dst_T_1294_addr;
  wire  ram_header_dst_T_1294_en;
  wire [1:0] ram_header_dst_T_1153_data;
  wire  ram_header_dst_T_1153_addr;
  wire  ram_header_dst_T_1153_mask;
  wire  ram_header_dst_T_1153_en;
  reg [2:0] ram_payload_addr_beat [0:1];
  reg [31:0] GEN_2;
  wire [2:0] ram_payload_addr_beat_T_1294_data;
  wire  ram_payload_addr_beat_T_1294_addr;
  wire  ram_payload_addr_beat_T_1294_en;
  wire [2:0] ram_payload_addr_beat_T_1153_data;
  wire  ram_payload_addr_beat_T_1153_addr;
  wire  ram_payload_addr_beat_T_1153_mask;
  wire  ram_payload_addr_beat_T_1153_en;
  reg  ram_payload_client_xact_id [0:1];
  reg [31:0] GEN_3;
  wire  ram_payload_client_xact_id_T_1294_data;
  wire  ram_payload_client_xact_id_T_1294_addr;
  wire  ram_payload_client_xact_id_T_1294_en;
  wire  ram_payload_client_xact_id_T_1153_data;
  wire  ram_payload_client_xact_id_T_1153_addr;
  wire  ram_payload_client_xact_id_T_1153_mask;
  wire  ram_payload_client_xact_id_T_1153_en;
  reg [3:0] ram_payload_manager_xact_id [0:1];
  reg [31:0] GEN_4;
  wire [3:0] ram_payload_manager_xact_id_T_1294_data;
  wire  ram_payload_manager_xact_id_T_1294_addr;
  wire  ram_payload_manager_xact_id_T_1294_en;
  wire [3:0] ram_payload_manager_xact_id_T_1153_data;
  wire  ram_payload_manager_xact_id_T_1153_addr;
  wire  ram_payload_manager_xact_id_T_1153_mask;
  wire  ram_payload_manager_xact_id_T_1153_en;
  reg  ram_payload_is_builtin_type [0:1];
  reg [31:0] GEN_5;
  wire  ram_payload_is_builtin_type_T_1294_data;
  wire  ram_payload_is_builtin_type_T_1294_addr;
  wire  ram_payload_is_builtin_type_T_1294_en;
  wire  ram_payload_is_builtin_type_T_1153_data;
  wire  ram_payload_is_builtin_type_T_1153_addr;
  wire  ram_payload_is_builtin_type_T_1153_mask;
  wire  ram_payload_is_builtin_type_T_1153_en;
  reg [3:0] ram_payload_g_type [0:1];
  reg [31:0] GEN_6;
  wire [3:0] ram_payload_g_type_T_1294_data;
  wire  ram_payload_g_type_T_1294_addr;
  wire  ram_payload_g_type_T_1294_en;
  wire [3:0] ram_payload_g_type_T_1153_data;
  wire  ram_payload_g_type_T_1153_addr;
  wire  ram_payload_g_type_T_1153_mask;
  wire  ram_payload_g_type_T_1153_en;
  reg [63:0] ram_payload_data [0:1];
  reg [63:0] GEN_7;
  wire [63:0] ram_payload_data_T_1294_data;
  wire  ram_payload_data_T_1294_addr;
  wire  ram_payload_data_T_1294_en;
  wire [63:0] ram_payload_data_T_1153_data;
  wire  ram_payload_data_T_1153_addr;
  wire  ram_payload_data_T_1153_mask;
  wire  ram_payload_data_T_1153_en;
  reg  T_1145;
  reg [31:0] GEN_8;
  reg  T_1147;
  reg [31:0] GEN_9;
  reg  maybe_full;
  reg [31:0] GEN_10;
  wire  ptr_match;
  wire  T_1150;
  wire  empty;
  wire  full;
  wire  T_1151;
  wire  do_enq;
  wire  T_1152;
  wire  do_deq;
  wire [1:0] T_1282;
  wire  T_1283;
  wire  GEN_19;
  wire [1:0] T_1287;
  wire  T_1288;
  wire  GEN_20;
  wire  T_1289;
  wire  GEN_21;
  wire  T_1291;
  wire  T_1293;
  wire [1:0] T_1420;
  wire  ptr_diff;
  wire  T_1421;
  wire [1:0] T_1422;
  assign io_enq_ready = T_1293;
  assign io_deq_valid = T_1291;
  assign io_deq_bits_header_src = ram_header_src_T_1294_data;
  assign io_deq_bits_header_dst = ram_header_dst_T_1294_data;
  assign io_deq_bits_payload_addr_beat = ram_payload_addr_beat_T_1294_data;
  assign io_deq_bits_payload_client_xact_id = ram_payload_client_xact_id_T_1294_data;
  assign io_deq_bits_payload_manager_xact_id = ram_payload_manager_xact_id_T_1294_data;
  assign io_deq_bits_payload_is_builtin_type = ram_payload_is_builtin_type_T_1294_data;
  assign io_deq_bits_payload_g_type = ram_payload_g_type_T_1294_data;
  assign io_deq_bits_payload_data = ram_payload_data_T_1294_data;
  assign io_count = T_1422;
  assign ram_header_src_T_1294_addr = T_1147;
  assign ram_header_src_T_1294_en = 1'h1;
  assign ram_header_src_T_1294_data = ram_header_src[ram_header_src_T_1294_addr];
  assign ram_header_src_T_1153_data = io_enq_bits_header_src;
  assign ram_header_src_T_1153_addr = T_1145;
  assign ram_header_src_T_1153_mask = do_enq;
  assign ram_header_src_T_1153_en = do_enq;
  assign ram_header_dst_T_1294_addr = T_1147;
  assign ram_header_dst_T_1294_en = 1'h1;
  assign ram_header_dst_T_1294_data = ram_header_dst[ram_header_dst_T_1294_addr];
  assign ram_header_dst_T_1153_data = io_enq_bits_header_dst;
  assign ram_header_dst_T_1153_addr = T_1145;
  assign ram_header_dst_T_1153_mask = do_enq;
  assign ram_header_dst_T_1153_en = do_enq;
  assign ram_payload_addr_beat_T_1294_addr = T_1147;
  assign ram_payload_addr_beat_T_1294_en = 1'h1;
  assign ram_payload_addr_beat_T_1294_data = ram_payload_addr_beat[ram_payload_addr_beat_T_1294_addr];
  assign ram_payload_addr_beat_T_1153_data = io_enq_bits_payload_addr_beat;
  assign ram_payload_addr_beat_T_1153_addr = T_1145;
  assign ram_payload_addr_beat_T_1153_mask = do_enq;
  assign ram_payload_addr_beat_T_1153_en = do_enq;
  assign ram_payload_client_xact_id_T_1294_addr = T_1147;
  assign ram_payload_client_xact_id_T_1294_en = 1'h1;
  assign ram_payload_client_xact_id_T_1294_data = ram_payload_client_xact_id[ram_payload_client_xact_id_T_1294_addr];
  assign ram_payload_client_xact_id_T_1153_data = io_enq_bits_payload_client_xact_id;
  assign ram_payload_client_xact_id_T_1153_addr = T_1145;
  assign ram_payload_client_xact_id_T_1153_mask = do_enq;
  assign ram_payload_client_xact_id_T_1153_en = do_enq;
  assign ram_payload_manager_xact_id_T_1294_addr = T_1147;
  assign ram_payload_manager_xact_id_T_1294_en = 1'h1;
  assign ram_payload_manager_xact_id_T_1294_data = ram_payload_manager_xact_id[ram_payload_manager_xact_id_T_1294_addr];
  assign ram_payload_manager_xact_id_T_1153_data = io_enq_bits_payload_manager_xact_id;
  assign ram_payload_manager_xact_id_T_1153_addr = T_1145;
  assign ram_payload_manager_xact_id_T_1153_mask = do_enq;
  assign ram_payload_manager_xact_id_T_1153_en = do_enq;
  assign ram_payload_is_builtin_type_T_1294_addr = T_1147;
  assign ram_payload_is_builtin_type_T_1294_en = 1'h1;
  assign ram_payload_is_builtin_type_T_1294_data = ram_payload_is_builtin_type[ram_payload_is_builtin_type_T_1294_addr];
  assign ram_payload_is_builtin_type_T_1153_data = io_enq_bits_payload_is_builtin_type;
  assign ram_payload_is_builtin_type_T_1153_addr = T_1145;
  assign ram_payload_is_builtin_type_T_1153_mask = do_enq;
  assign ram_payload_is_builtin_type_T_1153_en = do_enq;
  assign ram_payload_g_type_T_1294_addr = T_1147;
  assign ram_payload_g_type_T_1294_en = 1'h1;
  assign ram_payload_g_type_T_1294_data = ram_payload_g_type[ram_payload_g_type_T_1294_addr];
  assign ram_payload_g_type_T_1153_data = io_enq_bits_payload_g_type;
  assign ram_payload_g_type_T_1153_addr = T_1145;
  assign ram_payload_g_type_T_1153_mask = do_enq;
  assign ram_payload_g_type_T_1153_en = do_enq;
  assign ram_payload_data_T_1294_addr = T_1147;
  assign ram_payload_data_T_1294_en = 1'h1;
  assign ram_payload_data_T_1294_data = ram_payload_data[ram_payload_data_T_1294_addr];
  assign ram_payload_data_T_1153_data = io_enq_bits_payload_data;
  assign ram_payload_data_T_1153_addr = T_1145;
  assign ram_payload_data_T_1153_mask = do_enq;
  assign ram_payload_data_T_1153_en = do_enq;
  assign ptr_match = T_1145 == T_1147;
  assign T_1150 = maybe_full == 1'h0;
  assign empty = ptr_match & T_1150;
  assign full = ptr_match & maybe_full;
  assign T_1151 = io_enq_ready & io_enq_valid;
  assign do_enq = T_1151;
  assign T_1152 = io_deq_ready & io_deq_valid;
  assign do_deq = T_1152;
  assign T_1282 = T_1145 + 1'h1;
  assign T_1283 = T_1282[0:0];
  assign GEN_19 = do_enq ? T_1283 : T_1145;
  assign T_1287 = T_1147 + 1'h1;
  assign T_1288 = T_1287[0:0];
  assign GEN_20 = do_deq ? T_1288 : T_1147;
  assign T_1289 = do_enq != do_deq;
  assign GEN_21 = T_1289 ? do_enq : maybe_full;
  assign T_1291 = empty == 1'h0;
  assign T_1293 = full == 1'h0;
  assign T_1420 = T_1145 - T_1147;
  assign ptr_diff = T_1420[0:0];
  assign T_1421 = maybe_full & ptr_match;
  assign T_1422 = {T_1421,ptr_diff};
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifndef verilator
      #0.002;
    `endif
  GEN_0 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 2; initvar = initvar+1)
    ram_header_src[initvar] = GEN_0[1:0];
  `endif
  GEN_1 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 2; initvar = initvar+1)
    ram_header_dst[initvar] = GEN_1[1:0];
  `endif
  GEN_2 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 2; initvar = initvar+1)
    ram_payload_addr_beat[initvar] = GEN_2[2:0];
  `endif
  GEN_3 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 2; initvar = initvar+1)
    ram_payload_client_xact_id[initvar] = GEN_3[0:0];
  `endif
  GEN_4 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 2; initvar = initvar+1)
    ram_payload_manager_xact_id[initvar] = GEN_4[3:0];
  `endif
  GEN_5 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 2; initvar = initvar+1)
    ram_payload_is_builtin_type[initvar] = GEN_5[0:0];
  `endif
  GEN_6 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 2; initvar = initvar+1)
    ram_payload_g_type[initvar] = GEN_6[3:0];
  `endif
  GEN_7 = {2{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 2; initvar = initvar+1)
    ram_payload_data[initvar] = GEN_7[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_8 = {1{$random}};
  T_1145 = GEN_8[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_9 = {1{$random}};
  T_1147 = GEN_9[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_10 = {1{$random}};
  maybe_full = GEN_10[0:0];
  `endif
  end
`endif
  always @(posedge clk) begin
    if(ram_header_src_T_1153_en & ram_header_src_T_1153_mask) begin
      ram_header_src[ram_header_src_T_1153_addr] <= ram_header_src_T_1153_data;
    end
    if(ram_header_dst_T_1153_en & ram_header_dst_T_1153_mask) begin
      ram_header_dst[ram_header_dst_T_1153_addr] <= ram_header_dst_T_1153_data;
    end
    if(ram_payload_addr_beat_T_1153_en & ram_payload_addr_beat_T_1153_mask) begin
      ram_payload_addr_beat[ram_payload_addr_beat_T_1153_addr] <= ram_payload_addr_beat_T_1153_data;
    end
    if(ram_payload_client_xact_id_T_1153_en & ram_payload_client_xact_id_T_1153_mask) begin
      ram_payload_client_xact_id[ram_payload_client_xact_id_T_1153_addr] <= ram_payload_client_xact_id_T_1153_data;
    end
    if(ram_payload_manager_xact_id_T_1153_en & ram_payload_manager_xact_id_T_1153_mask) begin
      ram_payload_manager_xact_id[ram_payload_manager_xact_id_T_1153_addr] <= ram_payload_manager_xact_id_T_1153_data;
    end
    if(ram_payload_is_builtin_type_T_1153_en & ram_payload_is_builtin_type_T_1153_mask) begin
      ram_payload_is_builtin_type[ram_payload_is_builtin_type_T_1153_addr] <= ram_payload_is_builtin_type_T_1153_data;
    end
    if(ram_payload_g_type_T_1153_en & ram_payload_g_type_T_1153_mask) begin
      ram_payload_g_type[ram_payload_g_type_T_1153_addr] <= ram_payload_g_type_T_1153_data;
    end
    if(ram_payload_data_T_1153_en & ram_payload_data_T_1153_mask) begin
      ram_payload_data[ram_payload_data_T_1153_addr] <= ram_payload_data_T_1153_data;
    end
    if(reset) begin
      T_1145 <= 1'h0;
    end else begin
      if(do_enq) begin
        T_1145 <= T_1283;
      end
    end
    if(reset) begin
      T_1147 <= 1'h0;
    end else begin
      if(do_deq) begin
        T_1147 <= T_1288;
      end
    end
    if(reset) begin
      maybe_full <= 1'h0;
    end else begin
      if(T_1289) begin
        maybe_full <= do_enq;
      end
    end
  end
endmodule
module TileLinkEnqueuer(
  input   clk,
  input   reset,
  output  io_client_acquire_ready,
  input   io_client_acquire_valid,
  input  [1:0] io_client_acquire_bits_header_src,
  input  [1:0] io_client_acquire_bits_header_dst,
  input  [25:0] io_client_acquire_bits_payload_addr_block,
  input   io_client_acquire_bits_payload_client_xact_id,
  input  [2:0] io_client_acquire_bits_payload_addr_beat,
  input   io_client_acquire_bits_payload_is_builtin_type,
  input  [2:0] io_client_acquire_bits_payload_a_type,
  input  [11:0] io_client_acquire_bits_payload_union,
  input  [63:0] io_client_acquire_bits_payload_data,
  input   io_client_grant_ready,
  output  io_client_grant_valid,
  output [1:0] io_client_grant_bits_header_src,
  output [1:0] io_client_grant_bits_header_dst,
  output [2:0] io_client_grant_bits_payload_addr_beat,
  output  io_client_grant_bits_payload_client_xact_id,
  output [3:0] io_client_grant_bits_payload_manager_xact_id,
  output  io_client_grant_bits_payload_is_builtin_type,
  output [3:0] io_client_grant_bits_payload_g_type,
  output [63:0] io_client_grant_bits_payload_data,
  output  io_client_finish_ready,
  input   io_client_finish_valid,
  input  [1:0] io_client_finish_bits_header_src,
  input  [1:0] io_client_finish_bits_header_dst,
  input  [3:0] io_client_finish_bits_payload_manager_xact_id,
  input   io_client_probe_ready,
  output  io_client_probe_valid,
  output [1:0] io_client_probe_bits_header_src,
  output [1:0] io_client_probe_bits_header_dst,
  output [25:0] io_client_probe_bits_payload_addr_block,
  output [1:0] io_client_probe_bits_payload_p_type,
  output  io_client_release_ready,
  input   io_client_release_valid,
  input  [1:0] io_client_release_bits_header_src,
  input  [1:0] io_client_release_bits_header_dst,
  input  [2:0] io_client_release_bits_payload_addr_beat,
  input  [25:0] io_client_release_bits_payload_addr_block,
  input   io_client_release_bits_payload_client_xact_id,
  input   io_client_release_bits_payload_voluntary,
  input  [2:0] io_client_release_bits_payload_r_type,
  input  [63:0] io_client_release_bits_payload_data,
  input   io_manager_acquire_ready,
  output  io_manager_acquire_valid,
  output [1:0] io_manager_acquire_bits_header_src,
  output [1:0] io_manager_acquire_bits_header_dst,
  output [25:0] io_manager_acquire_bits_payload_addr_block,
  output  io_manager_acquire_bits_payload_client_xact_id,
  output [2:0] io_manager_acquire_bits_payload_addr_beat,
  output  io_manager_acquire_bits_payload_is_builtin_type,
  output [2:0] io_manager_acquire_bits_payload_a_type,
  output [11:0] io_manager_acquire_bits_payload_union,
  output [63:0] io_manager_acquire_bits_payload_data,
  output  io_manager_grant_ready,
  input   io_manager_grant_valid,
  input  [1:0] io_manager_grant_bits_header_src,
  input  [1:0] io_manager_grant_bits_header_dst,
  input  [2:0] io_manager_grant_bits_payload_addr_beat,
  input   io_manager_grant_bits_payload_client_xact_id,
  input  [3:0] io_manager_grant_bits_payload_manager_xact_id,
  input   io_manager_grant_bits_payload_is_builtin_type,
  input  [3:0] io_manager_grant_bits_payload_g_type,
  input  [63:0] io_manager_grant_bits_payload_data,
  input   io_manager_finish_ready,
  output  io_manager_finish_valid,
  output [1:0] io_manager_finish_bits_header_src,
  output [1:0] io_manager_finish_bits_header_dst,
  output [3:0] io_manager_finish_bits_payload_manager_xact_id,
  output  io_manager_probe_ready,
  input   io_manager_probe_valid,
  input  [1:0] io_manager_probe_bits_header_src,
  input  [1:0] io_manager_probe_bits_header_dst,
  input  [25:0] io_manager_probe_bits_payload_addr_block,
  input  [1:0] io_manager_probe_bits_payload_p_type,
  input   io_manager_release_ready,
  output  io_manager_release_valid,
  output [1:0] io_manager_release_bits_header_src,
  output [1:0] io_manager_release_bits_header_dst,
  output [2:0] io_manager_release_bits_payload_addr_beat,
  output [25:0] io_manager_release_bits_payload_addr_block,
  output  io_manager_release_bits_payload_client_xact_id,
  output  io_manager_release_bits_payload_voluntary,
  output [2:0] io_manager_release_bits_payload_r_type,
  output [63:0] io_manager_release_bits_payload_data
);
  wire  Queue_1_1_clk;
  wire  Queue_1_1_reset;
  wire  Queue_1_1_io_enq_ready;
  wire  Queue_1_1_io_enq_valid;
  wire [1:0] Queue_1_1_io_enq_bits_header_src;
  wire [1:0] Queue_1_1_io_enq_bits_header_dst;
  wire [25:0] Queue_1_1_io_enq_bits_payload_addr_block;
  wire  Queue_1_1_io_enq_bits_payload_client_xact_id;
  wire [2:0] Queue_1_1_io_enq_bits_payload_addr_beat;
  wire  Queue_1_1_io_enq_bits_payload_is_builtin_type;
  wire [2:0] Queue_1_1_io_enq_bits_payload_a_type;
  wire [11:0] Queue_1_1_io_enq_bits_payload_union;
  wire [63:0] Queue_1_1_io_enq_bits_payload_data;
  wire  Queue_1_1_io_deq_ready;
  wire  Queue_1_1_io_deq_valid;
  wire [1:0] Queue_1_1_io_deq_bits_header_src;
  wire [1:0] Queue_1_1_io_deq_bits_header_dst;
  wire [25:0] Queue_1_1_io_deq_bits_payload_addr_block;
  wire  Queue_1_1_io_deq_bits_payload_client_xact_id;
  wire [2:0] Queue_1_1_io_deq_bits_payload_addr_beat;
  wire  Queue_1_1_io_deq_bits_payload_is_builtin_type;
  wire [2:0] Queue_1_1_io_deq_bits_payload_a_type;
  wire [11:0] Queue_1_1_io_deq_bits_payload_union;
  wire [63:0] Queue_1_1_io_deq_bits_payload_data;
  wire  Queue_1_1_io_count;
  wire  Queue_2_1_clk;
  wire  Queue_2_1_reset;
  wire  Queue_2_1_io_enq_ready;
  wire  Queue_2_1_io_enq_valid;
  wire [1:0] Queue_2_1_io_enq_bits_header_src;
  wire [1:0] Queue_2_1_io_enq_bits_header_dst;
  wire [25:0] Queue_2_1_io_enq_bits_payload_addr_block;
  wire [1:0] Queue_2_1_io_enq_bits_payload_p_type;
  wire  Queue_2_1_io_deq_ready;
  wire  Queue_2_1_io_deq_valid;
  wire [1:0] Queue_2_1_io_deq_bits_header_src;
  wire [1:0] Queue_2_1_io_deq_bits_header_dst;
  wire [25:0] Queue_2_1_io_deq_bits_payload_addr_block;
  wire [1:0] Queue_2_1_io_deq_bits_payload_p_type;
  wire  Queue_2_1_io_count;
  wire  Queue_3_1_clk;
  wire  Queue_3_1_reset;
  wire  Queue_3_1_io_enq_ready;
  wire  Queue_3_1_io_enq_valid;
  wire [1:0] Queue_3_1_io_enq_bits_header_src;
  wire [1:0] Queue_3_1_io_enq_bits_header_dst;
  wire [2:0] Queue_3_1_io_enq_bits_payload_addr_beat;
  wire [25:0] Queue_3_1_io_enq_bits_payload_addr_block;
  wire  Queue_3_1_io_enq_bits_payload_client_xact_id;
  wire  Queue_3_1_io_enq_bits_payload_voluntary;
  wire [2:0] Queue_3_1_io_enq_bits_payload_r_type;
  wire [63:0] Queue_3_1_io_enq_bits_payload_data;
  wire  Queue_3_1_io_deq_ready;
  wire  Queue_3_1_io_deq_valid;
  wire [1:0] Queue_3_1_io_deq_bits_header_src;
  wire [1:0] Queue_3_1_io_deq_bits_header_dst;
  wire [2:0] Queue_3_1_io_deq_bits_payload_addr_beat;
  wire [25:0] Queue_3_1_io_deq_bits_payload_addr_block;
  wire  Queue_3_1_io_deq_bits_payload_client_xact_id;
  wire  Queue_3_1_io_deq_bits_payload_voluntary;
  wire [2:0] Queue_3_1_io_deq_bits_payload_r_type;
  wire [63:0] Queue_3_1_io_deq_bits_payload_data;
  wire [1:0] Queue_3_1_io_count;
  wire  Queue_4_1_clk;
  wire  Queue_4_1_reset;
  wire  Queue_4_1_io_enq_ready;
  wire  Queue_4_1_io_enq_valid;
  wire [1:0] Queue_4_1_io_enq_bits_header_src;
  wire [1:0] Queue_4_1_io_enq_bits_header_dst;
  wire [2:0] Queue_4_1_io_enq_bits_payload_addr_beat;
  wire  Queue_4_1_io_enq_bits_payload_client_xact_id;
  wire [3:0] Queue_4_1_io_enq_bits_payload_manager_xact_id;
  wire  Queue_4_1_io_enq_bits_payload_is_builtin_type;
  wire [3:0] Queue_4_1_io_enq_bits_payload_g_type;
  wire [63:0] Queue_4_1_io_enq_bits_payload_data;
  wire  Queue_4_1_io_deq_ready;
  wire  Queue_4_1_io_deq_valid;
  wire [1:0] Queue_4_1_io_deq_bits_header_src;
  wire [1:0] Queue_4_1_io_deq_bits_header_dst;
  wire [2:0] Queue_4_1_io_deq_bits_payload_addr_beat;
  wire  Queue_4_1_io_deq_bits_payload_client_xact_id;
  wire [3:0] Queue_4_1_io_deq_bits_payload_manager_xact_id;
  wire  Queue_4_1_io_deq_bits_payload_is_builtin_type;
  wire [3:0] Queue_4_1_io_deq_bits_payload_g_type;
  wire [63:0] Queue_4_1_io_deq_bits_payload_data;
  wire [1:0] Queue_4_1_io_count;
  Queue_1 Queue_1_1 (
    .clk(Queue_1_1_clk),
    .reset(Queue_1_1_reset),
    .io_enq_ready(Queue_1_1_io_enq_ready),
    .io_enq_valid(Queue_1_1_io_enq_valid),
    .io_enq_bits_header_src(Queue_1_1_io_enq_bits_header_src),
    .io_enq_bits_header_dst(Queue_1_1_io_enq_bits_header_dst),
    .io_enq_bits_payload_addr_block(Queue_1_1_io_enq_bits_payload_addr_block),
    .io_enq_bits_payload_client_xact_id(Queue_1_1_io_enq_bits_payload_client_xact_id),
    .io_enq_bits_payload_addr_beat(Queue_1_1_io_enq_bits_payload_addr_beat),
    .io_enq_bits_payload_is_builtin_type(Queue_1_1_io_enq_bits_payload_is_builtin_type),
    .io_enq_bits_payload_a_type(Queue_1_1_io_enq_bits_payload_a_type),
    .io_enq_bits_payload_union(Queue_1_1_io_enq_bits_payload_union),
    .io_enq_bits_payload_data(Queue_1_1_io_enq_bits_payload_data),
    .io_deq_ready(Queue_1_1_io_deq_ready),
    .io_deq_valid(Queue_1_1_io_deq_valid),
    .io_deq_bits_header_src(Queue_1_1_io_deq_bits_header_src),
    .io_deq_bits_header_dst(Queue_1_1_io_deq_bits_header_dst),
    .io_deq_bits_payload_addr_block(Queue_1_1_io_deq_bits_payload_addr_block),
    .io_deq_bits_payload_client_xact_id(Queue_1_1_io_deq_bits_payload_client_xact_id),
    .io_deq_bits_payload_addr_beat(Queue_1_1_io_deq_bits_payload_addr_beat),
    .io_deq_bits_payload_is_builtin_type(Queue_1_1_io_deq_bits_payload_is_builtin_type),
    .io_deq_bits_payload_a_type(Queue_1_1_io_deq_bits_payload_a_type),
    .io_deq_bits_payload_union(Queue_1_1_io_deq_bits_payload_union),
    .io_deq_bits_payload_data(Queue_1_1_io_deq_bits_payload_data),
    .io_count(Queue_1_1_io_count)
  );
  Queue_2 Queue_2_1 (
    .clk(Queue_2_1_clk),
    .reset(Queue_2_1_reset),
    .io_enq_ready(Queue_2_1_io_enq_ready),
    .io_enq_valid(Queue_2_1_io_enq_valid),
    .io_enq_bits_header_src(Queue_2_1_io_enq_bits_header_src),
    .io_enq_bits_header_dst(Queue_2_1_io_enq_bits_header_dst),
    .io_enq_bits_payload_addr_block(Queue_2_1_io_enq_bits_payload_addr_block),
    .io_enq_bits_payload_p_type(Queue_2_1_io_enq_bits_payload_p_type),
    .io_deq_ready(Queue_2_1_io_deq_ready),
    .io_deq_valid(Queue_2_1_io_deq_valid),
    .io_deq_bits_header_src(Queue_2_1_io_deq_bits_header_src),
    .io_deq_bits_header_dst(Queue_2_1_io_deq_bits_header_dst),
    .io_deq_bits_payload_addr_block(Queue_2_1_io_deq_bits_payload_addr_block),
    .io_deq_bits_payload_p_type(Queue_2_1_io_deq_bits_payload_p_type),
    .io_count(Queue_2_1_io_count)
  );
  Queue_3 Queue_3_1 (
    .clk(Queue_3_1_clk),
    .reset(Queue_3_1_reset),
    .io_enq_ready(Queue_3_1_io_enq_ready),
    .io_enq_valid(Queue_3_1_io_enq_valid),
    .io_enq_bits_header_src(Queue_3_1_io_enq_bits_header_src),
    .io_enq_bits_header_dst(Queue_3_1_io_enq_bits_header_dst),
    .io_enq_bits_payload_addr_beat(Queue_3_1_io_enq_bits_payload_addr_beat),
    .io_enq_bits_payload_addr_block(Queue_3_1_io_enq_bits_payload_addr_block),
    .io_enq_bits_payload_client_xact_id(Queue_3_1_io_enq_bits_payload_client_xact_id),
    .io_enq_bits_payload_voluntary(Queue_3_1_io_enq_bits_payload_voluntary),
    .io_enq_bits_payload_r_type(Queue_3_1_io_enq_bits_payload_r_type),
    .io_enq_bits_payload_data(Queue_3_1_io_enq_bits_payload_data),
    .io_deq_ready(Queue_3_1_io_deq_ready),
    .io_deq_valid(Queue_3_1_io_deq_valid),
    .io_deq_bits_header_src(Queue_3_1_io_deq_bits_header_src),
    .io_deq_bits_header_dst(Queue_3_1_io_deq_bits_header_dst),
    .io_deq_bits_payload_addr_beat(Queue_3_1_io_deq_bits_payload_addr_beat),
    .io_deq_bits_payload_addr_block(Queue_3_1_io_deq_bits_payload_addr_block),
    .io_deq_bits_payload_client_xact_id(Queue_3_1_io_deq_bits_payload_client_xact_id),
    .io_deq_bits_payload_voluntary(Queue_3_1_io_deq_bits_payload_voluntary),
    .io_deq_bits_payload_r_type(Queue_3_1_io_deq_bits_payload_r_type),
    .io_deq_bits_payload_data(Queue_3_1_io_deq_bits_payload_data),
    .io_count(Queue_3_1_io_count)
  );
  Queue_4 Queue_4_1 (
    .clk(Queue_4_1_clk),
    .reset(Queue_4_1_reset),
    .io_enq_ready(Queue_4_1_io_enq_ready),
    .io_enq_valid(Queue_4_1_io_enq_valid),
    .io_enq_bits_header_src(Queue_4_1_io_enq_bits_header_src),
    .io_enq_bits_header_dst(Queue_4_1_io_enq_bits_header_dst),
    .io_enq_bits_payload_addr_beat(Queue_4_1_io_enq_bits_payload_addr_beat),
    .io_enq_bits_payload_client_xact_id(Queue_4_1_io_enq_bits_payload_client_xact_id),
    .io_enq_bits_payload_manager_xact_id(Queue_4_1_io_enq_bits_payload_manager_xact_id),
    .io_enq_bits_payload_is_builtin_type(Queue_4_1_io_enq_bits_payload_is_builtin_type),
    .io_enq_bits_payload_g_type(Queue_4_1_io_enq_bits_payload_g_type),
    .io_enq_bits_payload_data(Queue_4_1_io_enq_bits_payload_data),
    .io_deq_ready(Queue_4_1_io_deq_ready),
    .io_deq_valid(Queue_4_1_io_deq_valid),
    .io_deq_bits_header_src(Queue_4_1_io_deq_bits_header_src),
    .io_deq_bits_header_dst(Queue_4_1_io_deq_bits_header_dst),
    .io_deq_bits_payload_addr_beat(Queue_4_1_io_deq_bits_payload_addr_beat),
    .io_deq_bits_payload_client_xact_id(Queue_4_1_io_deq_bits_payload_client_xact_id),
    .io_deq_bits_payload_manager_xact_id(Queue_4_1_io_deq_bits_payload_manager_xact_id),
    .io_deq_bits_payload_is_builtin_type(Queue_4_1_io_deq_bits_payload_is_builtin_type),
    .io_deq_bits_payload_g_type(Queue_4_1_io_deq_bits_payload_g_type),
    .io_deq_bits_payload_data(Queue_4_1_io_deq_bits_payload_data),
    .io_count(Queue_4_1_io_count)
  );
  assign io_client_acquire_ready = Queue_1_1_io_enq_ready;
  assign io_client_grant_valid = Queue_4_1_io_deq_valid;
  assign io_client_grant_bits_header_src = Queue_4_1_io_deq_bits_header_src;
  assign io_client_grant_bits_header_dst = Queue_4_1_io_deq_bits_header_dst;
  assign io_client_grant_bits_payload_addr_beat = Queue_4_1_io_deq_bits_payload_addr_beat;
  assign io_client_grant_bits_payload_client_xact_id = Queue_4_1_io_deq_bits_payload_client_xact_id;
  assign io_client_grant_bits_payload_manager_xact_id = Queue_4_1_io_deq_bits_payload_manager_xact_id;
  assign io_client_grant_bits_payload_is_builtin_type = Queue_4_1_io_deq_bits_payload_is_builtin_type;
  assign io_client_grant_bits_payload_g_type = Queue_4_1_io_deq_bits_payload_g_type;
  assign io_client_grant_bits_payload_data = Queue_4_1_io_deq_bits_payload_data;
  assign io_client_finish_ready = io_manager_finish_ready;
  assign io_client_probe_valid = Queue_2_1_io_deq_valid;
  assign io_client_probe_bits_header_src = Queue_2_1_io_deq_bits_header_src;
  assign io_client_probe_bits_header_dst = Queue_2_1_io_deq_bits_header_dst;
  assign io_client_probe_bits_payload_addr_block = Queue_2_1_io_deq_bits_payload_addr_block;
  assign io_client_probe_bits_payload_p_type = Queue_2_1_io_deq_bits_payload_p_type;
  assign io_client_release_ready = Queue_3_1_io_enq_ready;
  assign io_manager_acquire_valid = Queue_1_1_io_deq_valid;
  assign io_manager_acquire_bits_header_src = Queue_1_1_io_deq_bits_header_src;
  assign io_manager_acquire_bits_header_dst = Queue_1_1_io_deq_bits_header_dst;
  assign io_manager_acquire_bits_payload_addr_block = Queue_1_1_io_deq_bits_payload_addr_block;
  assign io_manager_acquire_bits_payload_client_xact_id = Queue_1_1_io_deq_bits_payload_client_xact_id;
  assign io_manager_acquire_bits_payload_addr_beat = Queue_1_1_io_deq_bits_payload_addr_beat;
  assign io_manager_acquire_bits_payload_is_builtin_type = Queue_1_1_io_deq_bits_payload_is_builtin_type;
  assign io_manager_acquire_bits_payload_a_type = Queue_1_1_io_deq_bits_payload_a_type;
  assign io_manager_acquire_bits_payload_union = Queue_1_1_io_deq_bits_payload_union;
  assign io_manager_acquire_bits_payload_data = Queue_1_1_io_deq_bits_payload_data;
  assign io_manager_grant_ready = Queue_4_1_io_enq_ready;
  assign io_manager_finish_valid = io_client_finish_valid;
  assign io_manager_finish_bits_header_src = io_client_finish_bits_header_src;
  assign io_manager_finish_bits_header_dst = io_client_finish_bits_header_dst;
  assign io_manager_finish_bits_payload_manager_xact_id = io_client_finish_bits_payload_manager_xact_id;
  assign io_manager_probe_ready = Queue_2_1_io_enq_ready;
  assign io_manager_release_valid = Queue_3_1_io_deq_valid;
  assign io_manager_release_bits_header_src = Queue_3_1_io_deq_bits_header_src;
  assign io_manager_release_bits_header_dst = Queue_3_1_io_deq_bits_header_dst;
  assign io_manager_release_bits_payload_addr_beat = Queue_3_1_io_deq_bits_payload_addr_beat;
  assign io_manager_release_bits_payload_addr_block = Queue_3_1_io_deq_bits_payload_addr_block;
  assign io_manager_release_bits_payload_client_xact_id = Queue_3_1_io_deq_bits_payload_client_xact_id;
  assign io_manager_release_bits_payload_voluntary = Queue_3_1_io_deq_bits_payload_voluntary;
  assign io_manager_release_bits_payload_r_type = Queue_3_1_io_deq_bits_payload_r_type;
  assign io_manager_release_bits_payload_data = Queue_3_1_io_deq_bits_payload_data;
  assign Queue_1_1_clk = clk;
  assign Queue_1_1_reset = reset;
  assign Queue_1_1_io_enq_valid = io_client_acquire_valid;
  assign Queue_1_1_io_enq_bits_header_src = io_client_acquire_bits_header_src;
  assign Queue_1_1_io_enq_bits_header_dst = io_client_acquire_bits_header_dst;
  assign Queue_1_1_io_enq_bits_payload_addr_block = io_client_acquire_bits_payload_addr_block;
  assign Queue_1_1_io_enq_bits_payload_client_xact_id = io_client_acquire_bits_payload_client_xact_id;
  assign Queue_1_1_io_enq_bits_payload_addr_beat = io_client_acquire_bits_payload_addr_beat;
  assign Queue_1_1_io_enq_bits_payload_is_builtin_type = io_client_acquire_bits_payload_is_builtin_type;
  assign Queue_1_1_io_enq_bits_payload_a_type = io_client_acquire_bits_payload_a_type;
  assign Queue_1_1_io_enq_bits_payload_union = io_client_acquire_bits_payload_union;
  assign Queue_1_1_io_enq_bits_payload_data = io_client_acquire_bits_payload_data;
  assign Queue_1_1_io_deq_ready = io_manager_acquire_ready;
  assign Queue_2_1_clk = clk;
  assign Queue_2_1_reset = reset;
  assign Queue_2_1_io_enq_valid = io_manager_probe_valid;
  assign Queue_2_1_io_enq_bits_header_src = io_manager_probe_bits_header_src;
  assign Queue_2_1_io_enq_bits_header_dst = io_manager_probe_bits_header_dst;
  assign Queue_2_1_io_enq_bits_payload_addr_block = io_manager_probe_bits_payload_addr_block;
  assign Queue_2_1_io_enq_bits_payload_p_type = io_manager_probe_bits_payload_p_type;
  assign Queue_2_1_io_deq_ready = io_client_probe_ready;
  assign Queue_3_1_clk = clk;
  assign Queue_3_1_reset = reset;
  assign Queue_3_1_io_enq_valid = io_client_release_valid;
  assign Queue_3_1_io_enq_bits_header_src = io_client_release_bits_header_src;
  assign Queue_3_1_io_enq_bits_header_dst = io_client_release_bits_header_dst;
  assign Queue_3_1_io_enq_bits_payload_addr_beat = io_client_release_bits_payload_addr_beat;
  assign Queue_3_1_io_enq_bits_payload_addr_block = io_client_release_bits_payload_addr_block;
  assign Queue_3_1_io_enq_bits_payload_client_xact_id = io_client_release_bits_payload_client_xact_id;
  assign Queue_3_1_io_enq_bits_payload_voluntary = io_client_release_bits_payload_voluntary;
  assign Queue_3_1_io_enq_bits_payload_r_type = io_client_release_bits_payload_r_type;
  assign Queue_3_1_io_enq_bits_payload_data = io_client_release_bits_payload_data;
  assign Queue_3_1_io_deq_ready = io_manager_release_ready;
  assign Queue_4_1_clk = clk;
  assign Queue_4_1_reset = reset;
  assign Queue_4_1_io_enq_valid = io_manager_grant_valid;
  assign Queue_4_1_io_enq_bits_header_src = io_manager_grant_bits_header_src;
  assign Queue_4_1_io_enq_bits_header_dst = io_manager_grant_bits_header_dst;
  assign Queue_4_1_io_enq_bits_payload_addr_beat = io_manager_grant_bits_payload_addr_beat;
  assign Queue_4_1_io_enq_bits_payload_client_xact_id = io_manager_grant_bits_payload_client_xact_id;
  assign Queue_4_1_io_enq_bits_payload_manager_xact_id = io_manager_grant_bits_payload_manager_xact_id;
  assign Queue_4_1_io_enq_bits_payload_is_builtin_type = io_manager_grant_bits_payload_is_builtin_type;
  assign Queue_4_1_io_enq_bits_payload_g_type = io_manager_grant_bits_payload_g_type;
  assign Queue_4_1_io_enq_bits_payload_data = io_manager_grant_bits_payload_data;
  assign Queue_4_1_io_deq_ready = io_client_grant_ready;
endmodule
module ClientTileLinkNetworkPort(
  input   clk,
  input   reset,
  output  io_client_acquire_ready,
  input   io_client_acquire_valid,
  input  [25:0] io_client_acquire_bits_addr_block,
  input   io_client_acquire_bits_client_xact_id,
  input  [2:0] io_client_acquire_bits_addr_beat,
  input   io_client_acquire_bits_is_builtin_type,
  input  [2:0] io_client_acquire_bits_a_type,
  input  [11:0] io_client_acquire_bits_union,
  input  [63:0] io_client_acquire_bits_data,
  input   io_client_probe_ready,
  output  io_client_probe_valid,
  output [25:0] io_client_probe_bits_addr_block,
  output [1:0] io_client_probe_bits_p_type,
  output  io_client_release_ready,
  input   io_client_release_valid,
  input  [2:0] io_client_release_bits_addr_beat,
  input  [25:0] io_client_release_bits_addr_block,
  input   io_client_release_bits_client_xact_id,
  input   io_client_release_bits_voluntary,
  input  [2:0] io_client_release_bits_r_type,
  input  [63:0] io_client_release_bits_data,
  input   io_client_grant_ready,
  output  io_client_grant_valid,
  output [2:0] io_client_grant_bits_addr_beat,
  output  io_client_grant_bits_client_xact_id,
  output [3:0] io_client_grant_bits_manager_xact_id,
  output  io_client_grant_bits_is_builtin_type,
  output [3:0] io_client_grant_bits_g_type,
  output [63:0] io_client_grant_bits_data,
  output  io_client_grant_bits_manager_id,
  output  io_client_finish_ready,
  input   io_client_finish_valid,
  input  [3:0] io_client_finish_bits_manager_xact_id,
  input   io_client_finish_bits_manager_id,
  input   io_network_acquire_ready,
  output  io_network_acquire_valid,
  output [1:0] io_network_acquire_bits_header_src,
  output [1:0] io_network_acquire_bits_header_dst,
  output [25:0] io_network_acquire_bits_payload_addr_block,
  output  io_network_acquire_bits_payload_client_xact_id,
  output [2:0] io_network_acquire_bits_payload_addr_beat,
  output  io_network_acquire_bits_payload_is_builtin_type,
  output [2:0] io_network_acquire_bits_payload_a_type,
  output [11:0] io_network_acquire_bits_payload_union,
  output [63:0] io_network_acquire_bits_payload_data,
  output  io_network_grant_ready,
  input   io_network_grant_valid,
  input  [1:0] io_network_grant_bits_header_src,
  input  [1:0] io_network_grant_bits_header_dst,
  input  [2:0] io_network_grant_bits_payload_addr_beat,
  input   io_network_grant_bits_payload_client_xact_id,
  input  [3:0] io_network_grant_bits_payload_manager_xact_id,
  input   io_network_grant_bits_payload_is_builtin_type,
  input  [3:0] io_network_grant_bits_payload_g_type,
  input  [63:0] io_network_grant_bits_payload_data,
  input   io_network_finish_ready,
  output  io_network_finish_valid,
  output [1:0] io_network_finish_bits_header_src,
  output [1:0] io_network_finish_bits_header_dst,
  output [3:0] io_network_finish_bits_payload_manager_xact_id,
  output  io_network_probe_ready,
  input   io_network_probe_valid,
  input  [1:0] io_network_probe_bits_header_src,
  input  [1:0] io_network_probe_bits_header_dst,
  input  [25:0] io_network_probe_bits_payload_addr_block,
  input  [1:0] io_network_probe_bits_payload_p_type,
  input   io_network_release_ready,
  output  io_network_release_valid,
  output [1:0] io_network_release_bits_header_src,
  output [1:0] io_network_release_bits_header_dst,
  output [2:0] io_network_release_bits_payload_addr_beat,
  output [25:0] io_network_release_bits_payload_addr_block,
  output  io_network_release_bits_payload_client_xact_id,
  output  io_network_release_bits_payload_voluntary,
  output [2:0] io_network_release_bits_payload_r_type,
  output [63:0] io_network_release_bits_payload_data
);
  wire  acq_with_header_ready;
  wire  acq_with_header_valid;
  wire [1:0] acq_with_header_bits_header_src;
  wire [1:0] acq_with_header_bits_header_dst;
  wire [25:0] acq_with_header_bits_payload_addr_block;
  wire  acq_with_header_bits_payload_client_xact_id;
  wire [2:0] acq_with_header_bits_payload_addr_beat;
  wire  acq_with_header_bits_payload_is_builtin_type;
  wire [2:0] acq_with_header_bits_payload_a_type;
  wire [11:0] acq_with_header_bits_payload_union;
  wire [63:0] acq_with_header_bits_payload_data;
  wire [31:0] GEN_0;
  wire [31:0] T_4395;
  wire  T_4397;
  wire  T_4399;
  wire  T_4400;
  wire  T_4403;
  wire  rel_with_header_ready;
  wire  rel_with_header_valid;
  wire [1:0] rel_with_header_bits_header_src;
  wire [1:0] rel_with_header_bits_header_dst;
  wire [2:0] rel_with_header_bits_payload_addr_beat;
  wire [25:0] rel_with_header_bits_payload_addr_block;
  wire  rel_with_header_bits_payload_client_xact_id;
  wire  rel_with_header_bits_payload_voluntary;
  wire [2:0] rel_with_header_bits_payload_r_type;
  wire [63:0] rel_with_header_bits_payload_data;
  wire [31:0] GEN_1;
  wire [31:0] T_5040;
  wire  T_5042;
  wire  T_5044;
  wire  T_5045;
  wire  T_5048;
  wire  fin_with_header_ready;
  wire  fin_with_header_valid;
  wire [1:0] fin_with_header_bits_header_src;
  wire [1:0] fin_with_header_bits_header_dst;
  wire [3:0] fin_with_header_bits_payload_manager_xact_id;
  wire  fin_with_header_bits_payload_manager_id;
  wire  prb_without_header_ready;
  wire  prb_without_header_valid;
  wire [25:0] prb_without_header_bits_addr_block;
  wire [1:0] prb_without_header_bits_p_type;
  wire  gnt_without_header_ready;
  wire  gnt_without_header_valid;
  wire [2:0] gnt_without_header_bits_addr_beat;
  wire  gnt_without_header_bits_client_xact_id;
  wire [3:0] gnt_without_header_bits_manager_xact_id;
  wire  gnt_without_header_bits_is_builtin_type;
  wire [3:0] gnt_without_header_bits_g_type;
  wire [63:0] gnt_without_header_bits_data;
  assign io_client_acquire_ready = acq_with_header_ready;
  assign io_client_probe_valid = prb_without_header_valid;
  assign io_client_probe_bits_addr_block = prb_without_header_bits_addr_block;
  assign io_client_probe_bits_p_type = prb_without_header_bits_p_type;
  assign io_client_release_ready = rel_with_header_ready;
  assign io_client_grant_valid = gnt_without_header_valid;
  assign io_client_grant_bits_addr_beat = gnt_without_header_bits_addr_beat;
  assign io_client_grant_bits_client_xact_id = gnt_without_header_bits_client_xact_id;
  assign io_client_grant_bits_manager_xact_id = gnt_without_header_bits_manager_xact_id;
  assign io_client_grant_bits_is_builtin_type = gnt_without_header_bits_is_builtin_type;
  assign io_client_grant_bits_g_type = gnt_without_header_bits_g_type;
  assign io_client_grant_bits_data = gnt_without_header_bits_data;
  assign io_client_grant_bits_manager_id = io_network_grant_bits_header_src[0];
  assign io_client_finish_ready = fin_with_header_ready;
  assign io_network_acquire_valid = acq_with_header_valid;
  assign io_network_acquire_bits_header_src = acq_with_header_bits_header_src;
  assign io_network_acquire_bits_header_dst = acq_with_header_bits_header_dst;
  assign io_network_acquire_bits_payload_addr_block = acq_with_header_bits_payload_addr_block;
  assign io_network_acquire_bits_payload_client_xact_id = acq_with_header_bits_payload_client_xact_id;
  assign io_network_acquire_bits_payload_addr_beat = acq_with_header_bits_payload_addr_beat;
  assign io_network_acquire_bits_payload_is_builtin_type = acq_with_header_bits_payload_is_builtin_type;
  assign io_network_acquire_bits_payload_a_type = acq_with_header_bits_payload_a_type;
  assign io_network_acquire_bits_payload_union = acq_with_header_bits_payload_union;
  assign io_network_acquire_bits_payload_data = acq_with_header_bits_payload_data;
  assign io_network_grant_ready = gnt_without_header_ready;
  assign io_network_finish_valid = fin_with_header_valid;
  assign io_network_finish_bits_header_src = fin_with_header_bits_header_src;
  assign io_network_finish_bits_header_dst = fin_with_header_bits_header_dst;
  assign io_network_finish_bits_payload_manager_xact_id = fin_with_header_bits_payload_manager_xact_id;
  assign io_network_probe_ready = prb_without_header_ready;
  assign io_network_release_valid = rel_with_header_valid;
  assign io_network_release_bits_header_src = rel_with_header_bits_header_src;
  assign io_network_release_bits_header_dst = rel_with_header_bits_header_dst;
  assign io_network_release_bits_payload_addr_beat = rel_with_header_bits_payload_addr_beat;
  assign io_network_release_bits_payload_addr_block = rel_with_header_bits_payload_addr_block;
  assign io_network_release_bits_payload_client_xact_id = rel_with_header_bits_payload_client_xact_id;
  assign io_network_release_bits_payload_voluntary = rel_with_header_bits_payload_voluntary;
  assign io_network_release_bits_payload_r_type = rel_with_header_bits_payload_r_type;
  assign io_network_release_bits_payload_data = rel_with_header_bits_payload_data;
  assign acq_with_header_ready = io_network_acquire_ready;
  assign acq_with_header_valid = io_client_acquire_valid;
  assign acq_with_header_bits_header_src = 2'h0;
  assign acq_with_header_bits_header_dst = {{1'd0}, T_4403};
  assign acq_with_header_bits_payload_addr_block = io_client_acquire_bits_addr_block;
  assign acq_with_header_bits_payload_client_xact_id = io_client_acquire_bits_client_xact_id;
  assign acq_with_header_bits_payload_addr_beat = io_client_acquire_bits_addr_beat;
  assign acq_with_header_bits_payload_is_builtin_type = io_client_acquire_bits_is_builtin_type;
  assign acq_with_header_bits_payload_a_type = io_client_acquire_bits_a_type;
  assign acq_with_header_bits_payload_union = io_client_acquire_bits_union;
  assign acq_with_header_bits_payload_data = io_client_acquire_bits_data;
  assign GEN_0 = {{6'd0}, io_client_acquire_bits_addr_block};
  assign T_4395 = GEN_0 << 6;
  assign T_4397 = 32'h80000000 <= T_4395;
  assign T_4399 = T_4395 < 32'h90000000;
  assign T_4400 = T_4397 & T_4399;
  assign T_4403 = T_4400 ? 1'h0 : 1'h1;
  assign rel_with_header_ready = io_network_release_ready;
  assign rel_with_header_valid = io_client_release_valid;
  assign rel_with_header_bits_header_src = 2'h0;
  assign rel_with_header_bits_header_dst = {{1'd0}, T_5048};
  assign rel_with_header_bits_payload_addr_beat = io_client_release_bits_addr_beat;
  assign rel_with_header_bits_payload_addr_block = io_client_release_bits_addr_block;
  assign rel_with_header_bits_payload_client_xact_id = io_client_release_bits_client_xact_id;
  assign rel_with_header_bits_payload_voluntary = io_client_release_bits_voluntary;
  assign rel_with_header_bits_payload_r_type = io_client_release_bits_r_type;
  assign rel_with_header_bits_payload_data = io_client_release_bits_data;
  assign GEN_1 = {{6'd0}, io_client_release_bits_addr_block};
  assign T_5040 = GEN_1 << 6;
  assign T_5042 = 32'h80000000 <= T_5040;
  assign T_5044 = T_5040 < 32'h90000000;
  assign T_5045 = T_5042 & T_5044;
  assign T_5048 = T_5045 ? 1'h0 : 1'h1;
  assign fin_with_header_ready = io_network_finish_ready;
  assign fin_with_header_valid = io_client_finish_valid;
  assign fin_with_header_bits_header_src = 2'h0;
  assign fin_with_header_bits_header_dst = {{1'd0}, io_client_finish_bits_manager_id};
  assign fin_with_header_bits_payload_manager_xact_id = io_client_finish_bits_manager_xact_id;
  assign fin_with_header_bits_payload_manager_id = io_client_finish_bits_manager_id;
  assign prb_without_header_ready = io_client_probe_ready;
  assign prb_without_header_valid = io_network_probe_valid;
  assign prb_without_header_bits_addr_block = io_network_probe_bits_payload_addr_block;
  assign prb_without_header_bits_p_type = io_network_probe_bits_payload_p_type;
  assign gnt_without_header_ready = io_client_grant_ready;
  assign gnt_without_header_valid = io_network_grant_valid;
  assign gnt_without_header_bits_addr_beat = io_network_grant_bits_payload_addr_beat;
  assign gnt_without_header_bits_client_xact_id = io_network_grant_bits_payload_client_xact_id;
  assign gnt_without_header_bits_manager_xact_id = io_network_grant_bits_payload_manager_xact_id;
  assign gnt_without_header_bits_is_builtin_type = io_network_grant_bits_payload_is_builtin_type;
  assign gnt_without_header_bits_g_type = io_network_grant_bits_payload_g_type;
  assign gnt_without_header_bits_data = io_network_grant_bits_payload_data;
endmodule
module TileLinkEnqueuer_1(
  input   clk,
  input   reset,
  output  io_client_acquire_ready,
  input   io_client_acquire_valid,
  input  [1:0] io_client_acquire_bits_header_src,
  input  [1:0] io_client_acquire_bits_header_dst,
  input  [25:0] io_client_acquire_bits_payload_addr_block,
  input   io_client_acquire_bits_payload_client_xact_id,
  input  [2:0] io_client_acquire_bits_payload_addr_beat,
  input   io_client_acquire_bits_payload_is_builtin_type,
  input  [2:0] io_client_acquire_bits_payload_a_type,
  input  [11:0] io_client_acquire_bits_payload_union,
  input  [63:0] io_client_acquire_bits_payload_data,
  input   io_client_grant_ready,
  output  io_client_grant_valid,
  output [1:0] io_client_grant_bits_header_src,
  output [1:0] io_client_grant_bits_header_dst,
  output [2:0] io_client_grant_bits_payload_addr_beat,
  output  io_client_grant_bits_payload_client_xact_id,
  output [3:0] io_client_grant_bits_payload_manager_xact_id,
  output  io_client_grant_bits_payload_is_builtin_type,
  output [3:0] io_client_grant_bits_payload_g_type,
  output [63:0] io_client_grant_bits_payload_data,
  output  io_client_finish_ready,
  input   io_client_finish_valid,
  input  [1:0] io_client_finish_bits_header_src,
  input  [1:0] io_client_finish_bits_header_dst,
  input  [3:0] io_client_finish_bits_payload_manager_xact_id,
  input   io_client_probe_ready,
  output  io_client_probe_valid,
  output [1:0] io_client_probe_bits_header_src,
  output [1:0] io_client_probe_bits_header_dst,
  output [25:0] io_client_probe_bits_payload_addr_block,
  output [1:0] io_client_probe_bits_payload_p_type,
  output  io_client_release_ready,
  input   io_client_release_valid,
  input  [1:0] io_client_release_bits_header_src,
  input  [1:0] io_client_release_bits_header_dst,
  input  [2:0] io_client_release_bits_payload_addr_beat,
  input  [25:0] io_client_release_bits_payload_addr_block,
  input   io_client_release_bits_payload_client_xact_id,
  input   io_client_release_bits_payload_voluntary,
  input  [2:0] io_client_release_bits_payload_r_type,
  input  [63:0] io_client_release_bits_payload_data,
  input   io_manager_acquire_ready,
  output  io_manager_acquire_valid,
  output [1:0] io_manager_acquire_bits_header_src,
  output [1:0] io_manager_acquire_bits_header_dst,
  output [25:0] io_manager_acquire_bits_payload_addr_block,
  output  io_manager_acquire_bits_payload_client_xact_id,
  output [2:0] io_manager_acquire_bits_payload_addr_beat,
  output  io_manager_acquire_bits_payload_is_builtin_type,
  output [2:0] io_manager_acquire_bits_payload_a_type,
  output [11:0] io_manager_acquire_bits_payload_union,
  output [63:0] io_manager_acquire_bits_payload_data,
  output  io_manager_grant_ready,
  input   io_manager_grant_valid,
  input  [1:0] io_manager_grant_bits_header_src,
  input  [1:0] io_manager_grant_bits_header_dst,
  input  [2:0] io_manager_grant_bits_payload_addr_beat,
  input   io_manager_grant_bits_payload_client_xact_id,
  input  [3:0] io_manager_grant_bits_payload_manager_xact_id,
  input   io_manager_grant_bits_payload_is_builtin_type,
  input  [3:0] io_manager_grant_bits_payload_g_type,
  input  [63:0] io_manager_grant_bits_payload_data,
  input   io_manager_finish_ready,
  output  io_manager_finish_valid,
  output [1:0] io_manager_finish_bits_header_src,
  output [1:0] io_manager_finish_bits_header_dst,
  output [3:0] io_manager_finish_bits_payload_manager_xact_id,
  output  io_manager_probe_ready,
  input   io_manager_probe_valid,
  input  [1:0] io_manager_probe_bits_header_src,
  input  [1:0] io_manager_probe_bits_header_dst,
  input  [25:0] io_manager_probe_bits_payload_addr_block,
  input  [1:0] io_manager_probe_bits_payload_p_type,
  input   io_manager_release_ready,
  output  io_manager_release_valid,
  output [1:0] io_manager_release_bits_header_src,
  output [1:0] io_manager_release_bits_header_dst,
  output [2:0] io_manager_release_bits_payload_addr_beat,
  output [25:0] io_manager_release_bits_payload_addr_block,
  output  io_manager_release_bits_payload_client_xact_id,
  output  io_manager_release_bits_payload_voluntary,
  output [2:0] io_manager_release_bits_payload_r_type,
  output [63:0] io_manager_release_bits_payload_data
);
  wire  Queue_5_1_clk;
  wire  Queue_5_1_reset;
  wire  Queue_5_1_io_enq_ready;
  wire  Queue_5_1_io_enq_valid;
  wire [1:0] Queue_5_1_io_enq_bits_header_src;
  wire [1:0] Queue_5_1_io_enq_bits_header_dst;
  wire [25:0] Queue_5_1_io_enq_bits_payload_addr_block;
  wire  Queue_5_1_io_enq_bits_payload_client_xact_id;
  wire [2:0] Queue_5_1_io_enq_bits_payload_addr_beat;
  wire  Queue_5_1_io_enq_bits_payload_is_builtin_type;
  wire [2:0] Queue_5_1_io_enq_bits_payload_a_type;
  wire [11:0] Queue_5_1_io_enq_bits_payload_union;
  wire [63:0] Queue_5_1_io_enq_bits_payload_data;
  wire  Queue_5_1_io_deq_ready;
  wire  Queue_5_1_io_deq_valid;
  wire [1:0] Queue_5_1_io_deq_bits_header_src;
  wire [1:0] Queue_5_1_io_deq_bits_header_dst;
  wire [25:0] Queue_5_1_io_deq_bits_payload_addr_block;
  wire  Queue_5_1_io_deq_bits_payload_client_xact_id;
  wire [2:0] Queue_5_1_io_deq_bits_payload_addr_beat;
  wire  Queue_5_1_io_deq_bits_payload_is_builtin_type;
  wire [2:0] Queue_5_1_io_deq_bits_payload_a_type;
  wire [11:0] Queue_5_1_io_deq_bits_payload_union;
  wire [63:0] Queue_5_1_io_deq_bits_payload_data;
  wire  Queue_5_1_io_count;
  wire  Queue_6_1_clk;
  wire  Queue_6_1_reset;
  wire  Queue_6_1_io_enq_ready;
  wire  Queue_6_1_io_enq_valid;
  wire [1:0] Queue_6_1_io_enq_bits_header_src;
  wire [1:0] Queue_6_1_io_enq_bits_header_dst;
  wire [25:0] Queue_6_1_io_enq_bits_payload_addr_block;
  wire [1:0] Queue_6_1_io_enq_bits_payload_p_type;
  wire  Queue_6_1_io_deq_ready;
  wire  Queue_6_1_io_deq_valid;
  wire [1:0] Queue_6_1_io_deq_bits_header_src;
  wire [1:0] Queue_6_1_io_deq_bits_header_dst;
  wire [25:0] Queue_6_1_io_deq_bits_payload_addr_block;
  wire [1:0] Queue_6_1_io_deq_bits_payload_p_type;
  wire  Queue_6_1_io_count;
  wire  Queue_7_1_clk;
  wire  Queue_7_1_reset;
  wire  Queue_7_1_io_enq_ready;
  wire  Queue_7_1_io_enq_valid;
  wire [1:0] Queue_7_1_io_enq_bits_header_src;
  wire [1:0] Queue_7_1_io_enq_bits_header_dst;
  wire [2:0] Queue_7_1_io_enq_bits_payload_addr_beat;
  wire [25:0] Queue_7_1_io_enq_bits_payload_addr_block;
  wire  Queue_7_1_io_enq_bits_payload_client_xact_id;
  wire  Queue_7_1_io_enq_bits_payload_voluntary;
  wire [2:0] Queue_7_1_io_enq_bits_payload_r_type;
  wire [63:0] Queue_7_1_io_enq_bits_payload_data;
  wire  Queue_7_1_io_deq_ready;
  wire  Queue_7_1_io_deq_valid;
  wire [1:0] Queue_7_1_io_deq_bits_header_src;
  wire [1:0] Queue_7_1_io_deq_bits_header_dst;
  wire [2:0] Queue_7_1_io_deq_bits_payload_addr_beat;
  wire [25:0] Queue_7_1_io_deq_bits_payload_addr_block;
  wire  Queue_7_1_io_deq_bits_payload_client_xact_id;
  wire  Queue_7_1_io_deq_bits_payload_voluntary;
  wire [2:0] Queue_7_1_io_deq_bits_payload_r_type;
  wire [63:0] Queue_7_1_io_deq_bits_payload_data;
  wire [1:0] Queue_7_1_io_count;
  wire  Queue_8_1_clk;
  wire  Queue_8_1_reset;
  wire  Queue_8_1_io_enq_ready;
  wire  Queue_8_1_io_enq_valid;
  wire [1:0] Queue_8_1_io_enq_bits_header_src;
  wire [1:0] Queue_8_1_io_enq_bits_header_dst;
  wire [2:0] Queue_8_1_io_enq_bits_payload_addr_beat;
  wire  Queue_8_1_io_enq_bits_payload_client_xact_id;
  wire [3:0] Queue_8_1_io_enq_bits_payload_manager_xact_id;
  wire  Queue_8_1_io_enq_bits_payload_is_builtin_type;
  wire [3:0] Queue_8_1_io_enq_bits_payload_g_type;
  wire [63:0] Queue_8_1_io_enq_bits_payload_data;
  wire  Queue_8_1_io_deq_ready;
  wire  Queue_8_1_io_deq_valid;
  wire [1:0] Queue_8_1_io_deq_bits_header_src;
  wire [1:0] Queue_8_1_io_deq_bits_header_dst;
  wire [2:0] Queue_8_1_io_deq_bits_payload_addr_beat;
  wire  Queue_8_1_io_deq_bits_payload_client_xact_id;
  wire [3:0] Queue_8_1_io_deq_bits_payload_manager_xact_id;
  wire  Queue_8_1_io_deq_bits_payload_is_builtin_type;
  wire [3:0] Queue_8_1_io_deq_bits_payload_g_type;
  wire [63:0] Queue_8_1_io_deq_bits_payload_data;
  wire [1:0] Queue_8_1_io_count;
  Queue_1 Queue_5_1 (
    .clk(Queue_5_1_clk),
    .reset(Queue_5_1_reset),
    .io_enq_ready(Queue_5_1_io_enq_ready),
    .io_enq_valid(Queue_5_1_io_enq_valid),
    .io_enq_bits_header_src(Queue_5_1_io_enq_bits_header_src),
    .io_enq_bits_header_dst(Queue_5_1_io_enq_bits_header_dst),
    .io_enq_bits_payload_addr_block(Queue_5_1_io_enq_bits_payload_addr_block),
    .io_enq_bits_payload_client_xact_id(Queue_5_1_io_enq_bits_payload_client_xact_id),
    .io_enq_bits_payload_addr_beat(Queue_5_1_io_enq_bits_payload_addr_beat),
    .io_enq_bits_payload_is_builtin_type(Queue_5_1_io_enq_bits_payload_is_builtin_type),
    .io_enq_bits_payload_a_type(Queue_5_1_io_enq_bits_payload_a_type),
    .io_enq_bits_payload_union(Queue_5_1_io_enq_bits_payload_union),
    .io_enq_bits_payload_data(Queue_5_1_io_enq_bits_payload_data),
    .io_deq_ready(Queue_5_1_io_deq_ready),
    .io_deq_valid(Queue_5_1_io_deq_valid),
    .io_deq_bits_header_src(Queue_5_1_io_deq_bits_header_src),
    .io_deq_bits_header_dst(Queue_5_1_io_deq_bits_header_dst),
    .io_deq_bits_payload_addr_block(Queue_5_1_io_deq_bits_payload_addr_block),
    .io_deq_bits_payload_client_xact_id(Queue_5_1_io_deq_bits_payload_client_xact_id),
    .io_deq_bits_payload_addr_beat(Queue_5_1_io_deq_bits_payload_addr_beat),
    .io_deq_bits_payload_is_builtin_type(Queue_5_1_io_deq_bits_payload_is_builtin_type),
    .io_deq_bits_payload_a_type(Queue_5_1_io_deq_bits_payload_a_type),
    .io_deq_bits_payload_union(Queue_5_1_io_deq_bits_payload_union),
    .io_deq_bits_payload_data(Queue_5_1_io_deq_bits_payload_data),
    .io_count(Queue_5_1_io_count)
  );
  Queue_2 Queue_6_1 (
    .clk(Queue_6_1_clk),
    .reset(Queue_6_1_reset),
    .io_enq_ready(Queue_6_1_io_enq_ready),
    .io_enq_valid(Queue_6_1_io_enq_valid),
    .io_enq_bits_header_src(Queue_6_1_io_enq_bits_header_src),
    .io_enq_bits_header_dst(Queue_6_1_io_enq_bits_header_dst),
    .io_enq_bits_payload_addr_block(Queue_6_1_io_enq_bits_payload_addr_block),
    .io_enq_bits_payload_p_type(Queue_6_1_io_enq_bits_payload_p_type),
    .io_deq_ready(Queue_6_1_io_deq_ready),
    .io_deq_valid(Queue_6_1_io_deq_valid),
    .io_deq_bits_header_src(Queue_6_1_io_deq_bits_header_src),
    .io_deq_bits_header_dst(Queue_6_1_io_deq_bits_header_dst),
    .io_deq_bits_payload_addr_block(Queue_6_1_io_deq_bits_payload_addr_block),
    .io_deq_bits_payload_p_type(Queue_6_1_io_deq_bits_payload_p_type),
    .io_count(Queue_6_1_io_count)
  );
  Queue_3 Queue_7_1 (
    .clk(Queue_7_1_clk),
    .reset(Queue_7_1_reset),
    .io_enq_ready(Queue_7_1_io_enq_ready),
    .io_enq_valid(Queue_7_1_io_enq_valid),
    .io_enq_bits_header_src(Queue_7_1_io_enq_bits_header_src),
    .io_enq_bits_header_dst(Queue_7_1_io_enq_bits_header_dst),
    .io_enq_bits_payload_addr_beat(Queue_7_1_io_enq_bits_payload_addr_beat),
    .io_enq_bits_payload_addr_block(Queue_7_1_io_enq_bits_payload_addr_block),
    .io_enq_bits_payload_client_xact_id(Queue_7_1_io_enq_bits_payload_client_xact_id),
    .io_enq_bits_payload_voluntary(Queue_7_1_io_enq_bits_payload_voluntary),
    .io_enq_bits_payload_r_type(Queue_7_1_io_enq_bits_payload_r_type),
    .io_enq_bits_payload_data(Queue_7_1_io_enq_bits_payload_data),
    .io_deq_ready(Queue_7_1_io_deq_ready),
    .io_deq_valid(Queue_7_1_io_deq_valid),
    .io_deq_bits_header_src(Queue_7_1_io_deq_bits_header_src),
    .io_deq_bits_header_dst(Queue_7_1_io_deq_bits_header_dst),
    .io_deq_bits_payload_addr_beat(Queue_7_1_io_deq_bits_payload_addr_beat),
    .io_deq_bits_payload_addr_block(Queue_7_1_io_deq_bits_payload_addr_block),
    .io_deq_bits_payload_client_xact_id(Queue_7_1_io_deq_bits_payload_client_xact_id),
    .io_deq_bits_payload_voluntary(Queue_7_1_io_deq_bits_payload_voluntary),
    .io_deq_bits_payload_r_type(Queue_7_1_io_deq_bits_payload_r_type),
    .io_deq_bits_payload_data(Queue_7_1_io_deq_bits_payload_data),
    .io_count(Queue_7_1_io_count)
  );
  Queue_4 Queue_8_1 (
    .clk(Queue_8_1_clk),
    .reset(Queue_8_1_reset),
    .io_enq_ready(Queue_8_1_io_enq_ready),
    .io_enq_valid(Queue_8_1_io_enq_valid),
    .io_enq_bits_header_src(Queue_8_1_io_enq_bits_header_src),
    .io_enq_bits_header_dst(Queue_8_1_io_enq_bits_header_dst),
    .io_enq_bits_payload_addr_beat(Queue_8_1_io_enq_bits_payload_addr_beat),
    .io_enq_bits_payload_client_xact_id(Queue_8_1_io_enq_bits_payload_client_xact_id),
    .io_enq_bits_payload_manager_xact_id(Queue_8_1_io_enq_bits_payload_manager_xact_id),
    .io_enq_bits_payload_is_builtin_type(Queue_8_1_io_enq_bits_payload_is_builtin_type),
    .io_enq_bits_payload_g_type(Queue_8_1_io_enq_bits_payload_g_type),
    .io_enq_bits_payload_data(Queue_8_1_io_enq_bits_payload_data),
    .io_deq_ready(Queue_8_1_io_deq_ready),
    .io_deq_valid(Queue_8_1_io_deq_valid),
    .io_deq_bits_header_src(Queue_8_1_io_deq_bits_header_src),
    .io_deq_bits_header_dst(Queue_8_1_io_deq_bits_header_dst),
    .io_deq_bits_payload_addr_beat(Queue_8_1_io_deq_bits_payload_addr_beat),
    .io_deq_bits_payload_client_xact_id(Queue_8_1_io_deq_bits_payload_client_xact_id),
    .io_deq_bits_payload_manager_xact_id(Queue_8_1_io_deq_bits_payload_manager_xact_id),
    .io_deq_bits_payload_is_builtin_type(Queue_8_1_io_deq_bits_payload_is_builtin_type),
    .io_deq_bits_payload_g_type(Queue_8_1_io_deq_bits_payload_g_type),
    .io_deq_bits_payload_data(Queue_8_1_io_deq_bits_payload_data),
    .io_count(Queue_8_1_io_count)
  );
  assign io_client_acquire_ready = Queue_5_1_io_enq_ready;
  assign io_client_grant_valid = Queue_8_1_io_deq_valid;
  assign io_client_grant_bits_header_src = Queue_8_1_io_deq_bits_header_src;
  assign io_client_grant_bits_header_dst = Queue_8_1_io_deq_bits_header_dst;
  assign io_client_grant_bits_payload_addr_beat = Queue_8_1_io_deq_bits_payload_addr_beat;
  assign io_client_grant_bits_payload_client_xact_id = Queue_8_1_io_deq_bits_payload_client_xact_id;
  assign io_client_grant_bits_payload_manager_xact_id = Queue_8_1_io_deq_bits_payload_manager_xact_id;
  assign io_client_grant_bits_payload_is_builtin_type = Queue_8_1_io_deq_bits_payload_is_builtin_type;
  assign io_client_grant_bits_payload_g_type = Queue_8_1_io_deq_bits_payload_g_type;
  assign io_client_grant_bits_payload_data = Queue_8_1_io_deq_bits_payload_data;
  assign io_client_finish_ready = io_manager_finish_ready;
  assign io_client_probe_valid = Queue_6_1_io_deq_valid;
  assign io_client_probe_bits_header_src = Queue_6_1_io_deq_bits_header_src;
  assign io_client_probe_bits_header_dst = Queue_6_1_io_deq_bits_header_dst;
  assign io_client_probe_bits_payload_addr_block = Queue_6_1_io_deq_bits_payload_addr_block;
  assign io_client_probe_bits_payload_p_type = Queue_6_1_io_deq_bits_payload_p_type;
  assign io_client_release_ready = Queue_7_1_io_enq_ready;
  assign io_manager_acquire_valid = Queue_5_1_io_deq_valid;
  assign io_manager_acquire_bits_header_src = Queue_5_1_io_deq_bits_header_src;
  assign io_manager_acquire_bits_header_dst = Queue_5_1_io_deq_bits_header_dst;
  assign io_manager_acquire_bits_payload_addr_block = Queue_5_1_io_deq_bits_payload_addr_block;
  assign io_manager_acquire_bits_payload_client_xact_id = Queue_5_1_io_deq_bits_payload_client_xact_id;
  assign io_manager_acquire_bits_payload_addr_beat = Queue_5_1_io_deq_bits_payload_addr_beat;
  assign io_manager_acquire_bits_payload_is_builtin_type = Queue_5_1_io_deq_bits_payload_is_builtin_type;
  assign io_manager_acquire_bits_payload_a_type = Queue_5_1_io_deq_bits_payload_a_type;
  assign io_manager_acquire_bits_payload_union = Queue_5_1_io_deq_bits_payload_union;
  assign io_manager_acquire_bits_payload_data = Queue_5_1_io_deq_bits_payload_data;
  assign io_manager_grant_ready = Queue_8_1_io_enq_ready;
  assign io_manager_finish_valid = io_client_finish_valid;
  assign io_manager_finish_bits_header_src = io_client_finish_bits_header_src;
  assign io_manager_finish_bits_header_dst = io_client_finish_bits_header_dst;
  assign io_manager_finish_bits_payload_manager_xact_id = io_client_finish_bits_payload_manager_xact_id;
  assign io_manager_probe_ready = Queue_6_1_io_enq_ready;
  assign io_manager_release_valid = Queue_7_1_io_deq_valid;
  assign io_manager_release_bits_header_src = Queue_7_1_io_deq_bits_header_src;
  assign io_manager_release_bits_header_dst = Queue_7_1_io_deq_bits_header_dst;
  assign io_manager_release_bits_payload_addr_beat = Queue_7_1_io_deq_bits_payload_addr_beat;
  assign io_manager_release_bits_payload_addr_block = Queue_7_1_io_deq_bits_payload_addr_block;
  assign io_manager_release_bits_payload_client_xact_id = Queue_7_1_io_deq_bits_payload_client_xact_id;
  assign io_manager_release_bits_payload_voluntary = Queue_7_1_io_deq_bits_payload_voluntary;
  assign io_manager_release_bits_payload_r_type = Queue_7_1_io_deq_bits_payload_r_type;
  assign io_manager_release_bits_payload_data = Queue_7_1_io_deq_bits_payload_data;
  assign Queue_5_1_clk = clk;
  assign Queue_5_1_reset = reset;
  assign Queue_5_1_io_enq_valid = io_client_acquire_valid;
  assign Queue_5_1_io_enq_bits_header_src = io_client_acquire_bits_header_src;
  assign Queue_5_1_io_enq_bits_header_dst = io_client_acquire_bits_header_dst;
  assign Queue_5_1_io_enq_bits_payload_addr_block = io_client_acquire_bits_payload_addr_block;
  assign Queue_5_1_io_enq_bits_payload_client_xact_id = io_client_acquire_bits_payload_client_xact_id;
  assign Queue_5_1_io_enq_bits_payload_addr_beat = io_client_acquire_bits_payload_addr_beat;
  assign Queue_5_1_io_enq_bits_payload_is_builtin_type = io_client_acquire_bits_payload_is_builtin_type;
  assign Queue_5_1_io_enq_bits_payload_a_type = io_client_acquire_bits_payload_a_type;
  assign Queue_5_1_io_enq_bits_payload_union = io_client_acquire_bits_payload_union;
  assign Queue_5_1_io_enq_bits_payload_data = io_client_acquire_bits_payload_data;
  assign Queue_5_1_io_deq_ready = io_manager_acquire_ready;
  assign Queue_6_1_clk = clk;
  assign Queue_6_1_reset = reset;
  assign Queue_6_1_io_enq_valid = io_manager_probe_valid;
  assign Queue_6_1_io_enq_bits_header_src = io_manager_probe_bits_header_src;
  assign Queue_6_1_io_enq_bits_header_dst = io_manager_probe_bits_header_dst;
  assign Queue_6_1_io_enq_bits_payload_addr_block = io_manager_probe_bits_payload_addr_block;
  assign Queue_6_1_io_enq_bits_payload_p_type = io_manager_probe_bits_payload_p_type;
  assign Queue_6_1_io_deq_ready = io_client_probe_ready;
  assign Queue_7_1_clk = clk;
  assign Queue_7_1_reset = reset;
  assign Queue_7_1_io_enq_valid = io_client_release_valid;
  assign Queue_7_1_io_enq_bits_header_src = io_client_release_bits_header_src;
  assign Queue_7_1_io_enq_bits_header_dst = io_client_release_bits_header_dst;
  assign Queue_7_1_io_enq_bits_payload_addr_beat = io_client_release_bits_payload_addr_beat;
  assign Queue_7_1_io_enq_bits_payload_addr_block = io_client_release_bits_payload_addr_block;
  assign Queue_7_1_io_enq_bits_payload_client_xact_id = io_client_release_bits_payload_client_xact_id;
  assign Queue_7_1_io_enq_bits_payload_voluntary = io_client_release_bits_payload_voluntary;
  assign Queue_7_1_io_enq_bits_payload_r_type = io_client_release_bits_payload_r_type;
  assign Queue_7_1_io_enq_bits_payload_data = io_client_release_bits_payload_data;
  assign Queue_7_1_io_deq_ready = io_manager_release_ready;
  assign Queue_8_1_clk = clk;
  assign Queue_8_1_reset = reset;
  assign Queue_8_1_io_enq_valid = io_manager_grant_valid;
  assign Queue_8_1_io_enq_bits_header_src = io_manager_grant_bits_header_src;
  assign Queue_8_1_io_enq_bits_header_dst = io_manager_grant_bits_header_dst;
  assign Queue_8_1_io_enq_bits_payload_addr_beat = io_manager_grant_bits_payload_addr_beat;
  assign Queue_8_1_io_enq_bits_payload_client_xact_id = io_manager_grant_bits_payload_client_xact_id;
  assign Queue_8_1_io_enq_bits_payload_manager_xact_id = io_manager_grant_bits_payload_manager_xact_id;
  assign Queue_8_1_io_enq_bits_payload_is_builtin_type = io_manager_grant_bits_payload_is_builtin_type;
  assign Queue_8_1_io_enq_bits_payload_g_type = io_manager_grant_bits_payload_g_type;
  assign Queue_8_1_io_enq_bits_payload_data = io_manager_grant_bits_payload_data;
  assign Queue_8_1_io_deq_ready = io_client_grant_ready;
endmodule
module FinishQueue_1(
  input   clk,
  input   reset,
  output  io_enq_ready,
  input   io_enq_valid,
  input  [3:0] io_enq_bits_manager_xact_id,
  input   io_enq_bits_manager_id,
  input   io_deq_ready,
  output  io_deq_valid,
  output [3:0] io_deq_bits_manager_xact_id,
  output  io_deq_bits_manager_id,
  output [1:0] io_count
);
  reg [3:0] ram_manager_xact_id [0:1];
  reg [31:0] GEN_0;
  wire [3:0] ram_manager_xact_id_T_294_data;
  wire  ram_manager_xact_id_T_294_addr;
  wire  ram_manager_xact_id_T_294_en;
  wire [3:0] ram_manager_xact_id_T_253_data;
  wire  ram_manager_xact_id_T_253_addr;
  wire  ram_manager_xact_id_T_253_mask;
  wire  ram_manager_xact_id_T_253_en;
  reg  ram_manager_id [0:1];
  reg [31:0] GEN_1;
  wire  ram_manager_id_T_294_data;
  wire  ram_manager_id_T_294_addr;
  wire  ram_manager_id_T_294_en;
  wire  ram_manager_id_T_253_data;
  wire  ram_manager_id_T_253_addr;
  wire  ram_manager_id_T_253_mask;
  wire  ram_manager_id_T_253_en;
  reg  T_245;
  reg [31:0] GEN_2;
  reg  T_247;
  reg [31:0] GEN_3;
  reg  maybe_full;
  reg [31:0] GEN_4;
  wire  ptr_match;
  wire  T_250;
  wire  empty;
  wire  full;
  wire  T_251;
  wire  do_enq;
  wire  T_252;
  wire  do_deq;
  wire [1:0] T_282;
  wire  T_283;
  wire  GEN_7;
  wire [1:0] T_287;
  wire  T_288;
  wire  GEN_8;
  wire  T_289;
  wire  GEN_9;
  wire  T_291;
  wire  T_293;
  wire [1:0] T_320;
  wire  ptr_diff;
  wire  T_321;
  wire [1:0] T_322;
  assign io_enq_ready = T_293;
  assign io_deq_valid = T_291;
  assign io_deq_bits_manager_xact_id = ram_manager_xact_id_T_294_data;
  assign io_deq_bits_manager_id = ram_manager_id_T_294_data;
  assign io_count = T_322;
  assign ram_manager_xact_id_T_294_addr = T_247;
  assign ram_manager_xact_id_T_294_en = 1'h1;
  assign ram_manager_xact_id_T_294_data = ram_manager_xact_id[ram_manager_xact_id_T_294_addr];
  assign ram_manager_xact_id_T_253_data = io_enq_bits_manager_xact_id;
  assign ram_manager_xact_id_T_253_addr = T_245;
  assign ram_manager_xact_id_T_253_mask = do_enq;
  assign ram_manager_xact_id_T_253_en = do_enq;
  assign ram_manager_id_T_294_addr = T_247;
  assign ram_manager_id_T_294_en = 1'h1;
  assign ram_manager_id_T_294_data = ram_manager_id[ram_manager_id_T_294_addr];
  assign ram_manager_id_T_253_data = io_enq_bits_manager_id;
  assign ram_manager_id_T_253_addr = T_245;
  assign ram_manager_id_T_253_mask = do_enq;
  assign ram_manager_id_T_253_en = do_enq;
  assign ptr_match = T_245 == T_247;
  assign T_250 = maybe_full == 1'h0;
  assign empty = ptr_match & T_250;
  assign full = ptr_match & maybe_full;
  assign T_251 = io_enq_ready & io_enq_valid;
  assign do_enq = T_251;
  assign T_252 = io_deq_ready & io_deq_valid;
  assign do_deq = T_252;
  assign T_282 = T_245 + 1'h1;
  assign T_283 = T_282[0:0];
  assign GEN_7 = do_enq ? T_283 : T_245;
  assign T_287 = T_247 + 1'h1;
  assign T_288 = T_287[0:0];
  assign GEN_8 = do_deq ? T_288 : T_247;
  assign T_289 = do_enq != do_deq;
  assign GEN_9 = T_289 ? do_enq : maybe_full;
  assign T_291 = empty == 1'h0;
  assign T_293 = full == 1'h0;
  assign T_320 = T_245 - T_247;
  assign ptr_diff = T_320[0:0];
  assign T_321 = maybe_full & ptr_match;
  assign T_322 = {T_321,ptr_diff};
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifndef verilator
      #0.002;
    `endif
  GEN_0 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 2; initvar = initvar+1)
    ram_manager_xact_id[initvar] = GEN_0[3:0];
  `endif
  GEN_1 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 2; initvar = initvar+1)
    ram_manager_id[initvar] = GEN_1[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_2 = {1{$random}};
  T_245 = GEN_2[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_3 = {1{$random}};
  T_247 = GEN_3[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_4 = {1{$random}};
  maybe_full = GEN_4[0:0];
  `endif
  end
`endif
  always @(posedge clk) begin
    if(ram_manager_xact_id_T_253_en & ram_manager_xact_id_T_253_mask) begin
      ram_manager_xact_id[ram_manager_xact_id_T_253_addr] <= ram_manager_xact_id_T_253_data;
    end
    if(ram_manager_id_T_253_en & ram_manager_id_T_253_mask) begin
      ram_manager_id[ram_manager_id_T_253_addr] <= ram_manager_id_T_253_data;
    end
    if(reset) begin
      T_245 <= 1'h0;
    end else begin
      if(do_enq) begin
        T_245 <= T_283;
      end
    end
    if(reset) begin
      T_247 <= 1'h0;
    end else begin
      if(do_deq) begin
        T_247 <= T_288;
      end
    end
    if(reset) begin
      maybe_full <= 1'h0;
    end else begin
      if(T_289) begin
        maybe_full <= do_enq;
      end
    end
  end
endmodule
module FinishUnit(
  input   clk,
  input   reset,
  output  io_grant_ready,
  input   io_grant_valid,
  input  [1:0] io_grant_bits_header_src,
  input  [1:0] io_grant_bits_header_dst,
  input  [2:0] io_grant_bits_payload_addr_beat,
  input   io_grant_bits_payload_client_xact_id,
  input  [3:0] io_grant_bits_payload_manager_xact_id,
  input   io_grant_bits_payload_is_builtin_type,
  input  [3:0] io_grant_bits_payload_g_type,
  input  [63:0] io_grant_bits_payload_data,
  input   io_refill_ready,
  output  io_refill_valid,
  output [2:0] io_refill_bits_addr_beat,
  output  io_refill_bits_client_xact_id,
  output [3:0] io_refill_bits_manager_xact_id,
  output  io_refill_bits_is_builtin_type,
  output [3:0] io_refill_bits_g_type,
  output [63:0] io_refill_bits_data,
  input   io_finish_ready,
  output  io_finish_valid,
  output [1:0] io_finish_bits_header_src,
  output [1:0] io_finish_bits_header_dst,
  output [3:0] io_finish_bits_payload_manager_xact_id,
  output  io_ready
);
  wire  T_1173;
  wire [2:0] T_1182_0;
  wire [3:0] GEN_1;
  wire  T_1184;
  wire  T_1185;
  wire  T_1186;
  wire  T_1187;
  wire  T_1188;
  wire  T_1190;
  reg [2:0] T_1192;
  reg [31:0] GEN_3;
  wire  T_1194;
  wire [3:0] T_1196;
  wire [2:0] T_1197;
  wire [2:0] GEN_0;
  wire  T_1198;
  wire  T_1200;
  wire  FinishQueue_1_1_clk;
  wire  FinishQueue_1_1_reset;
  wire  FinishQueue_1_1_io_enq_ready;
  wire  FinishQueue_1_1_io_enq_valid;
  wire [3:0] FinishQueue_1_1_io_enq_bits_manager_xact_id;
  wire  FinishQueue_1_1_io_enq_bits_manager_id;
  wire  FinishQueue_1_1_io_deq_ready;
  wire  FinishQueue_1_1_io_deq_valid;
  wire [3:0] FinishQueue_1_1_io_deq_bits_manager_xact_id;
  wire  FinishQueue_1_1_io_deq_bits_manager_id;
  wire [1:0] FinishQueue_1_1_io_count;
  wire  T_1233;
  wire  T_1235;
  wire  T_1237;
  wire [2:0] T_1245_0;
  wire [3:0] GEN_2;
  wire  T_1247;
  wire  T_1251;
  wire  T_1254;
  wire  T_1255;
  wire  T_1256;
  wire [3:0] T_1282_manager_xact_id;
  wire  T_1318;
  wire  T_1319;
  wire  T_1320;
  wire  T_1333;
  FinishQueue_1 FinishQueue_1_1 (
    .clk(FinishQueue_1_1_clk),
    .reset(FinishQueue_1_1_reset),
    .io_enq_ready(FinishQueue_1_1_io_enq_ready),
    .io_enq_valid(FinishQueue_1_1_io_enq_valid),
    .io_enq_bits_manager_xact_id(FinishQueue_1_1_io_enq_bits_manager_xact_id),
    .io_enq_bits_manager_id(FinishQueue_1_1_io_enq_bits_manager_id),
    .io_deq_ready(FinishQueue_1_1_io_deq_ready),
    .io_deq_valid(FinishQueue_1_1_io_deq_valid),
    .io_deq_bits_manager_xact_id(FinishQueue_1_1_io_deq_bits_manager_xact_id),
    .io_deq_bits_manager_id(FinishQueue_1_1_io_deq_bits_manager_id),
    .io_count(FinishQueue_1_1_io_count)
  );
  assign io_grant_ready = T_1333;
  assign io_refill_valid = T_1320;
  assign io_refill_bits_addr_beat = io_grant_bits_payload_addr_beat;
  assign io_refill_bits_client_xact_id = io_grant_bits_payload_client_xact_id;
  assign io_refill_bits_manager_xact_id = io_grant_bits_payload_manager_xact_id;
  assign io_refill_bits_is_builtin_type = io_grant_bits_payload_is_builtin_type;
  assign io_refill_bits_g_type = io_grant_bits_payload_g_type;
  assign io_refill_bits_data = io_grant_bits_payload_data;
  assign io_finish_valid = FinishQueue_1_1_io_deq_valid;
  assign io_finish_bits_header_src = 2'h1;
  assign io_finish_bits_header_dst = {{1'd0}, FinishQueue_1_1_io_deq_bits_manager_id};
  assign io_finish_bits_payload_manager_xact_id = FinishQueue_1_1_io_deq_bits_manager_xact_id;
  assign io_ready = FinishQueue_1_1_io_enq_ready;
  assign T_1173 = io_grant_ready & io_grant_valid;
  assign T_1182_0 = 3'h5;
  assign GEN_1 = {{1'd0}, T_1182_0};
  assign T_1184 = io_grant_bits_payload_g_type == GEN_1;
  assign T_1185 = io_grant_bits_payload_g_type == 4'h0;
  assign T_1186 = io_grant_bits_payload_g_type == 4'h1;
  assign T_1187 = T_1185 | T_1186;
  assign T_1188 = io_grant_bits_payload_is_builtin_type ? T_1184 : T_1187;
  assign T_1190 = T_1173 & T_1188;
  assign T_1194 = T_1192 == 3'h7;
  assign T_1196 = T_1192 + 3'h1;
  assign T_1197 = T_1196[2:0];
  assign GEN_0 = T_1190 ? T_1197 : T_1192;
  assign T_1198 = T_1190 & T_1194;
  assign T_1200 = T_1188 ? T_1198 : T_1173;
  assign FinishQueue_1_1_clk = clk;
  assign FinishQueue_1_1_reset = reset;
  assign FinishQueue_1_1_io_enq_valid = T_1256;
  assign FinishQueue_1_1_io_enq_bits_manager_xact_id = T_1282_manager_xact_id;
  assign FinishQueue_1_1_io_enq_bits_manager_id = io_grant_bits_header_src[0];
  assign FinishQueue_1_1_io_deq_ready = io_finish_ready;
  assign T_1233 = io_grant_bits_payload_is_builtin_type & T_1185;
  assign T_1235 = T_1233 == 1'h0;
  assign T_1237 = T_1173 & T_1235;
  assign T_1245_0 = 3'h5;
  assign GEN_2 = {{1'd0}, T_1245_0};
  assign T_1247 = io_grant_bits_payload_g_type == GEN_2;
  assign T_1251 = io_grant_bits_payload_is_builtin_type ? T_1247 : T_1187;
  assign T_1254 = T_1251 == 1'h0;
  assign T_1255 = T_1254 | T_1200;
  assign T_1256 = T_1237 & T_1255;
  assign T_1282_manager_xact_id = io_grant_bits_payload_manager_xact_id;
  assign T_1318 = T_1235 == 1'h0;
  assign T_1319 = FinishQueue_1_1_io_enq_ready | T_1318;
  assign T_1320 = T_1319 & io_grant_valid;
  assign T_1333 = T_1319 & io_refill_ready;
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifndef verilator
      #0.002;
    `endif
  `ifdef RANDOMIZE
  GEN_3 = {1{$random}};
  T_1192 = GEN_3[2:0];
  `endif
  end
`endif
  always @(posedge clk) begin
    if(reset) begin
      T_1192 <= 3'h0;
    end else begin
      if(T_1190) begin
        T_1192 <= T_1197;
      end
    end
  end
endmodule
module ClientUncachedTileLinkNetworkPort(
  input   clk,
  input   reset,
  output  io_client_acquire_ready,
  input   io_client_acquire_valid,
  input  [25:0] io_client_acquire_bits_addr_block,
  input   io_client_acquire_bits_client_xact_id,
  input  [2:0] io_client_acquire_bits_addr_beat,
  input   io_client_acquire_bits_is_builtin_type,
  input  [2:0] io_client_acquire_bits_a_type,
  input  [11:0] io_client_acquire_bits_union,
  input  [63:0] io_client_acquire_bits_data,
  input   io_client_grant_ready,
  output  io_client_grant_valid,
  output [2:0] io_client_grant_bits_addr_beat,
  output  io_client_grant_bits_client_xact_id,
  output [3:0] io_client_grant_bits_manager_xact_id,
  output  io_client_grant_bits_is_builtin_type,
  output [3:0] io_client_grant_bits_g_type,
  output [63:0] io_client_grant_bits_data,
  input   io_network_acquire_ready,
  output  io_network_acquire_valid,
  output [1:0] io_network_acquire_bits_header_src,
  output [1:0] io_network_acquire_bits_header_dst,
  output [25:0] io_network_acquire_bits_payload_addr_block,
  output  io_network_acquire_bits_payload_client_xact_id,
  output [2:0] io_network_acquire_bits_payload_addr_beat,
  output  io_network_acquire_bits_payload_is_builtin_type,
  output [2:0] io_network_acquire_bits_payload_a_type,
  output [11:0] io_network_acquire_bits_payload_union,
  output [63:0] io_network_acquire_bits_payload_data,
  output  io_network_grant_ready,
  input   io_network_grant_valid,
  input  [1:0] io_network_grant_bits_header_src,
  input  [1:0] io_network_grant_bits_header_dst,
  input  [2:0] io_network_grant_bits_payload_addr_beat,
  input   io_network_grant_bits_payload_client_xact_id,
  input  [3:0] io_network_grant_bits_payload_manager_xact_id,
  input   io_network_grant_bits_payload_is_builtin_type,
  input  [3:0] io_network_grant_bits_payload_g_type,
  input  [63:0] io_network_grant_bits_payload_data,
  input   io_network_finish_ready,
  output  io_network_finish_valid,
  output [1:0] io_network_finish_bits_header_src,
  output [1:0] io_network_finish_bits_header_dst,
  output [3:0] io_network_finish_bits_payload_manager_xact_id,
  output  io_network_probe_ready,
  input   io_network_probe_valid,
  input  [1:0] io_network_probe_bits_header_src,
  input  [1:0] io_network_probe_bits_header_dst,
  input  [25:0] io_network_probe_bits_payload_addr_block,
  input  [1:0] io_network_probe_bits_payload_p_type,
  input   io_network_release_ready,
  output  io_network_release_valid,
  output [1:0] io_network_release_bits_header_src,
  output [1:0] io_network_release_bits_header_dst,
  output [2:0] io_network_release_bits_payload_addr_beat,
  output [25:0] io_network_release_bits_payload_addr_block,
  output  io_network_release_bits_payload_client_xact_id,
  output  io_network_release_bits_payload_voluntary,
  output [2:0] io_network_release_bits_payload_r_type,
  output [63:0] io_network_release_bits_payload_data
);
  wire  finisher_clk;
  wire  finisher_reset;
  wire  finisher_io_grant_ready;
  wire  finisher_io_grant_valid;
  wire [1:0] finisher_io_grant_bits_header_src;
  wire [1:0] finisher_io_grant_bits_header_dst;
  wire [2:0] finisher_io_grant_bits_payload_addr_beat;
  wire  finisher_io_grant_bits_payload_client_xact_id;
  wire [3:0] finisher_io_grant_bits_payload_manager_xact_id;
  wire  finisher_io_grant_bits_payload_is_builtin_type;
  wire [3:0] finisher_io_grant_bits_payload_g_type;
  wire [63:0] finisher_io_grant_bits_payload_data;
  wire  finisher_io_refill_ready;
  wire  finisher_io_refill_valid;
  wire [2:0] finisher_io_refill_bits_addr_beat;
  wire  finisher_io_refill_bits_client_xact_id;
  wire [3:0] finisher_io_refill_bits_manager_xact_id;
  wire  finisher_io_refill_bits_is_builtin_type;
  wire [3:0] finisher_io_refill_bits_g_type;
  wire [63:0] finisher_io_refill_bits_data;
  wire  finisher_io_finish_ready;
  wire  finisher_io_finish_valid;
  wire [1:0] finisher_io_finish_bits_header_src;
  wire [1:0] finisher_io_finish_bits_header_dst;
  wire [3:0] finisher_io_finish_bits_payload_manager_xact_id;
  wire  finisher_io_ready;
  wire  acq_with_header_ready;
  wire  acq_with_header_valid;
  wire [1:0] acq_with_header_bits_header_src;
  wire [1:0] acq_with_header_bits_header_dst;
  wire [25:0] acq_with_header_bits_payload_addr_block;
  wire  acq_with_header_bits_payload_client_xact_id;
  wire [2:0] acq_with_header_bits_payload_addr_beat;
  wire  acq_with_header_bits_payload_is_builtin_type;
  wire [2:0] acq_with_header_bits_payload_a_type;
  wire [11:0] acq_with_header_bits_payload_union;
  wire [63:0] acq_with_header_bits_payload_data;
  wire [31:0] GEN_0;
  wire [31:0] T_3765;
  wire  T_3767;
  wire  T_3769;
  wire  T_3770;
  wire  T_3773;
  wire  T_3774;
  wire  T_3775;
  reg [1:0] GEN_1;
  reg [31:0] GEN_9;
  reg [1:0] GEN_2;
  reg [31:0] GEN_10;
  reg [2:0] GEN_3;
  reg [31:0] GEN_11;
  reg [25:0] GEN_4;
  reg [31:0] GEN_12;
  reg  GEN_5;
  reg [31:0] GEN_13;
  reg  GEN_6;
  reg [31:0] GEN_14;
  reg [2:0] GEN_7;
  reg [31:0] GEN_15;
  reg [63:0] GEN_8;
  reg [63:0] GEN_16;
  FinishUnit finisher (
    .clk(finisher_clk),
    .reset(finisher_reset),
    .io_grant_ready(finisher_io_grant_ready),
    .io_grant_valid(finisher_io_grant_valid),
    .io_grant_bits_header_src(finisher_io_grant_bits_header_src),
    .io_grant_bits_header_dst(finisher_io_grant_bits_header_dst),
    .io_grant_bits_payload_addr_beat(finisher_io_grant_bits_payload_addr_beat),
    .io_grant_bits_payload_client_xact_id(finisher_io_grant_bits_payload_client_xact_id),
    .io_grant_bits_payload_manager_xact_id(finisher_io_grant_bits_payload_manager_xact_id),
    .io_grant_bits_payload_is_builtin_type(finisher_io_grant_bits_payload_is_builtin_type),
    .io_grant_bits_payload_g_type(finisher_io_grant_bits_payload_g_type),
    .io_grant_bits_payload_data(finisher_io_grant_bits_payload_data),
    .io_refill_ready(finisher_io_refill_ready),
    .io_refill_valid(finisher_io_refill_valid),
    .io_refill_bits_addr_beat(finisher_io_refill_bits_addr_beat),
    .io_refill_bits_client_xact_id(finisher_io_refill_bits_client_xact_id),
    .io_refill_bits_manager_xact_id(finisher_io_refill_bits_manager_xact_id),
    .io_refill_bits_is_builtin_type(finisher_io_refill_bits_is_builtin_type),
    .io_refill_bits_g_type(finisher_io_refill_bits_g_type),
    .io_refill_bits_data(finisher_io_refill_bits_data),
    .io_finish_ready(finisher_io_finish_ready),
    .io_finish_valid(finisher_io_finish_valid),
    .io_finish_bits_header_src(finisher_io_finish_bits_header_src),
    .io_finish_bits_header_dst(finisher_io_finish_bits_header_dst),
    .io_finish_bits_payload_manager_xact_id(finisher_io_finish_bits_payload_manager_xact_id),
    .io_ready(finisher_io_ready)
  );
  assign io_client_acquire_ready = acq_with_header_ready;
  assign io_client_grant_valid = finisher_io_refill_valid;
  assign io_client_grant_bits_addr_beat = finisher_io_refill_bits_addr_beat;
  assign io_client_grant_bits_client_xact_id = finisher_io_refill_bits_client_xact_id;
  assign io_client_grant_bits_manager_xact_id = finisher_io_refill_bits_manager_xact_id;
  assign io_client_grant_bits_is_builtin_type = finisher_io_refill_bits_is_builtin_type;
  assign io_client_grant_bits_g_type = finisher_io_refill_bits_g_type;
  assign io_client_grant_bits_data = finisher_io_refill_bits_data;
  assign io_network_acquire_valid = T_3774;
  assign io_network_acquire_bits_header_src = acq_with_header_bits_header_src;
  assign io_network_acquire_bits_header_dst = acq_with_header_bits_header_dst;
  assign io_network_acquire_bits_payload_addr_block = acq_with_header_bits_payload_addr_block;
  assign io_network_acquire_bits_payload_client_xact_id = acq_with_header_bits_payload_client_xact_id;
  assign io_network_acquire_bits_payload_addr_beat = acq_with_header_bits_payload_addr_beat;
  assign io_network_acquire_bits_payload_is_builtin_type = acq_with_header_bits_payload_is_builtin_type;
  assign io_network_acquire_bits_payload_a_type = acq_with_header_bits_payload_a_type;
  assign io_network_acquire_bits_payload_union = acq_with_header_bits_payload_union;
  assign io_network_acquire_bits_payload_data = acq_with_header_bits_payload_data;
  assign io_network_grant_ready = finisher_io_grant_ready;
  assign io_network_finish_valid = finisher_io_finish_valid;
  assign io_network_finish_bits_header_src = finisher_io_finish_bits_header_src;
  assign io_network_finish_bits_header_dst = finisher_io_finish_bits_header_dst;
  assign io_network_finish_bits_payload_manager_xact_id = finisher_io_finish_bits_payload_manager_xact_id;
  assign io_network_probe_ready = 1'h0;
  assign io_network_release_valid = 1'h0;
  assign io_network_release_bits_header_src = GEN_1;
  assign io_network_release_bits_header_dst = GEN_2;
  assign io_network_release_bits_payload_addr_beat = GEN_3;
  assign io_network_release_bits_payload_addr_block = GEN_4;
  assign io_network_release_bits_payload_client_xact_id = GEN_5;
  assign io_network_release_bits_payload_voluntary = GEN_6;
  assign io_network_release_bits_payload_r_type = GEN_7;
  assign io_network_release_bits_payload_data = GEN_8;
  assign finisher_clk = clk;
  assign finisher_reset = reset;
  assign finisher_io_grant_valid = io_network_grant_valid;
  assign finisher_io_grant_bits_header_src = io_network_grant_bits_header_src;
  assign finisher_io_grant_bits_header_dst = io_network_grant_bits_header_dst;
  assign finisher_io_grant_bits_payload_addr_beat = io_network_grant_bits_payload_addr_beat;
  assign finisher_io_grant_bits_payload_client_xact_id = io_network_grant_bits_payload_client_xact_id;
  assign finisher_io_grant_bits_payload_manager_xact_id = io_network_grant_bits_payload_manager_xact_id;
  assign finisher_io_grant_bits_payload_is_builtin_type = io_network_grant_bits_payload_is_builtin_type;
  assign finisher_io_grant_bits_payload_g_type = io_network_grant_bits_payload_g_type;
  assign finisher_io_grant_bits_payload_data = io_network_grant_bits_payload_data;
  assign finisher_io_refill_ready = io_client_grant_ready;
  assign finisher_io_finish_ready = io_network_finish_ready;
  assign acq_with_header_ready = T_3775;
  assign acq_with_header_valid = io_client_acquire_valid;
  assign acq_with_header_bits_header_src = 2'h1;
  assign acq_with_header_bits_header_dst = {{1'd0}, T_3773};
  assign acq_with_header_bits_payload_addr_block = io_client_acquire_bits_addr_block;
  assign acq_with_header_bits_payload_client_xact_id = io_client_acquire_bits_client_xact_id;
  assign acq_with_header_bits_payload_addr_beat = io_client_acquire_bits_addr_beat;
  assign acq_with_header_bits_payload_is_builtin_type = io_client_acquire_bits_is_builtin_type;
  assign acq_with_header_bits_payload_a_type = io_client_acquire_bits_a_type;
  assign acq_with_header_bits_payload_union = io_client_acquire_bits_union;
  assign acq_with_header_bits_payload_data = io_client_acquire_bits_data;
  assign GEN_0 = {{6'd0}, io_client_acquire_bits_addr_block};
  assign T_3765 = GEN_0 << 6;
  assign T_3767 = 32'h80000000 <= T_3765;
  assign T_3769 = T_3765 < 32'h90000000;
  assign T_3770 = T_3767 & T_3769;
  assign T_3773 = T_3770 ? 1'h0 : 1'h1;
  assign T_3774 = acq_with_header_valid & finisher_io_ready;
  assign T_3775 = io_network_acquire_ready & finisher_io_ready;
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifndef verilator
      #0.002;
    `endif
  `ifdef RANDOMIZE
  GEN_9 = {1{$random}};
  GEN_1 = GEN_9[1:0];
  `endif
  `ifdef RANDOMIZE
  GEN_10 = {1{$random}};
  GEN_2 = GEN_10[1:0];
  `endif
  `ifdef RANDOMIZE
  GEN_11 = {1{$random}};
  GEN_3 = GEN_11[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_12 = {1{$random}};
  GEN_4 = GEN_12[25:0];
  `endif
  `ifdef RANDOMIZE
  GEN_13 = {1{$random}};
  GEN_5 = GEN_13[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_14 = {1{$random}};
  GEN_6 = GEN_14[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_15 = {1{$random}};
  GEN_7 = GEN_15[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_16 = {2{$random}};
  GEN_8 = GEN_16[63:0];
  `endif
  end
`endif
endmodule
module ManagerTileLinkNetworkPort(
  input   clk,
  input   reset,
  input   io_manager_acquire_ready,
  output  io_manager_acquire_valid,
  output [25:0] io_manager_acquire_bits_addr_block,
  output  io_manager_acquire_bits_client_xact_id,
  output [2:0] io_manager_acquire_bits_addr_beat,
  output  io_manager_acquire_bits_is_builtin_type,
  output [2:0] io_manager_acquire_bits_a_type,
  output [11:0] io_manager_acquire_bits_union,
  output [63:0] io_manager_acquire_bits_data,
  output  io_manager_acquire_bits_client_id,
  output  io_manager_grant_ready,
  input   io_manager_grant_valid,
  input  [2:0] io_manager_grant_bits_addr_beat,
  input   io_manager_grant_bits_client_xact_id,
  input  [3:0] io_manager_grant_bits_manager_xact_id,
  input   io_manager_grant_bits_is_builtin_type,
  input  [3:0] io_manager_grant_bits_g_type,
  input  [63:0] io_manager_grant_bits_data,
  input   io_manager_grant_bits_client_id,
  input   io_manager_finish_ready,
  output  io_manager_finish_valid,
  output [3:0] io_manager_finish_bits_manager_xact_id,
  output  io_manager_probe_ready,
  input   io_manager_probe_valid,
  input  [25:0] io_manager_probe_bits_addr_block,
  input  [1:0] io_manager_probe_bits_p_type,
  input   io_manager_probe_bits_client_id,
  input   io_manager_release_ready,
  output  io_manager_release_valid,
  output [2:0] io_manager_release_bits_addr_beat,
  output [25:0] io_manager_release_bits_addr_block,
  output  io_manager_release_bits_client_xact_id,
  output  io_manager_release_bits_voluntary,
  output [2:0] io_manager_release_bits_r_type,
  output [63:0] io_manager_release_bits_data,
  output  io_manager_release_bits_client_id,
  output  io_network_acquire_ready,
  input   io_network_acquire_valid,
  input  [1:0] io_network_acquire_bits_header_src,
  input  [1:0] io_network_acquire_bits_header_dst,
  input  [25:0] io_network_acquire_bits_payload_addr_block,
  input   io_network_acquire_bits_payload_client_xact_id,
  input  [2:0] io_network_acquire_bits_payload_addr_beat,
  input   io_network_acquire_bits_payload_is_builtin_type,
  input  [2:0] io_network_acquire_bits_payload_a_type,
  input  [11:0] io_network_acquire_bits_payload_union,
  input  [63:0] io_network_acquire_bits_payload_data,
  input   io_network_grant_ready,
  output  io_network_grant_valid,
  output [1:0] io_network_grant_bits_header_src,
  output [1:0] io_network_grant_bits_header_dst,
  output [2:0] io_network_grant_bits_payload_addr_beat,
  output  io_network_grant_bits_payload_client_xact_id,
  output [3:0] io_network_grant_bits_payload_manager_xact_id,
  output  io_network_grant_bits_payload_is_builtin_type,
  output [3:0] io_network_grant_bits_payload_g_type,
  output [63:0] io_network_grant_bits_payload_data,
  output  io_network_finish_ready,
  input   io_network_finish_valid,
  input  [1:0] io_network_finish_bits_header_src,
  input  [1:0] io_network_finish_bits_header_dst,
  input  [3:0] io_network_finish_bits_payload_manager_xact_id,
  input   io_network_probe_ready,
  output  io_network_probe_valid,
  output [1:0] io_network_probe_bits_header_src,
  output [1:0] io_network_probe_bits_header_dst,
  output [25:0] io_network_probe_bits_payload_addr_block,
  output [1:0] io_network_probe_bits_payload_p_type,
  output  io_network_release_ready,
  input   io_network_release_valid,
  input  [1:0] io_network_release_bits_header_src,
  input  [1:0] io_network_release_bits_header_dst,
  input  [2:0] io_network_release_bits_payload_addr_beat,
  input  [25:0] io_network_release_bits_payload_addr_block,
  input   io_network_release_bits_payload_client_xact_id,
  input   io_network_release_bits_payload_voluntary,
  input  [2:0] io_network_release_bits_payload_r_type,
  input  [63:0] io_network_release_bits_payload_data
);
  wire  T_6829_ready;
  wire  T_6829_valid;
  wire [1:0] T_6829_bits_header_src;
  wire [1:0] T_6829_bits_header_dst;
  wire [2:0] T_6829_bits_payload_addr_beat;
  wire  T_6829_bits_payload_client_xact_id;
  wire [3:0] T_6829_bits_payload_manager_xact_id;
  wire  T_6829_bits_payload_is_builtin_type;
  wire [3:0] T_6829_bits_payload_g_type;
  wire [63:0] T_6829_bits_payload_data;
  wire  T_6829_bits_payload_client_id;
  wire  T_7459_ready;
  wire  T_7459_valid;
  wire [1:0] T_7459_bits_header_src;
  wire [1:0] T_7459_bits_header_dst;
  wire [25:0] T_7459_bits_payload_addr_block;
  wire [1:0] T_7459_bits_payload_p_type;
  wire  T_7459_bits_payload_client_id;
  wire  T_7774_ready;
  wire  T_7774_valid;
  wire [25:0] T_7774_bits_addr_block;
  wire  T_7774_bits_client_xact_id;
  wire [2:0] T_7774_bits_addr_beat;
  wire  T_7774_bits_is_builtin_type;
  wire [2:0] T_7774_bits_a_type;
  wire [11:0] T_7774_bits_union;
  wire [63:0] T_7774_bits_data;
  wire  T_7902_ready;
  wire  T_7902_valid;
  wire [2:0] T_7902_bits_addr_beat;
  wire [25:0] T_7902_bits_addr_block;
  wire  T_7902_bits_client_xact_id;
  wire  T_7902_bits_voluntary;
  wire [2:0] T_7902_bits_r_type;
  wire [63:0] T_7902_bits_data;
  wire  T_8018_ready;
  wire  T_8018_valid;
  wire [3:0] T_8018_bits_manager_xact_id;
  assign io_manager_acquire_valid = T_7774_valid;
  assign io_manager_acquire_bits_addr_block = T_7774_bits_addr_block;
  assign io_manager_acquire_bits_client_xact_id = T_7774_bits_client_xact_id;
  assign io_manager_acquire_bits_addr_beat = T_7774_bits_addr_beat;
  assign io_manager_acquire_bits_is_builtin_type = T_7774_bits_is_builtin_type;
  assign io_manager_acquire_bits_a_type = T_7774_bits_a_type;
  assign io_manager_acquire_bits_union = T_7774_bits_union;
  assign io_manager_acquire_bits_data = T_7774_bits_data;
  assign io_manager_acquire_bits_client_id = io_network_acquire_bits_header_src[0];
  assign io_manager_grant_ready = T_6829_ready;
  assign io_manager_finish_valid = T_8018_valid;
  assign io_manager_finish_bits_manager_xact_id = T_8018_bits_manager_xact_id;
  assign io_manager_probe_ready = T_7459_ready;
  assign io_manager_release_valid = T_7902_valid;
  assign io_manager_release_bits_addr_beat = T_7902_bits_addr_beat;
  assign io_manager_release_bits_addr_block = T_7902_bits_addr_block;
  assign io_manager_release_bits_client_xact_id = T_7902_bits_client_xact_id;
  assign io_manager_release_bits_voluntary = T_7902_bits_voluntary;
  assign io_manager_release_bits_r_type = T_7902_bits_r_type;
  assign io_manager_release_bits_data = T_7902_bits_data;
  assign io_manager_release_bits_client_id = io_network_release_bits_header_src[0];
  assign io_network_acquire_ready = T_7774_ready;
  assign io_network_grant_valid = T_6829_valid;
  assign io_network_grant_bits_header_src = T_6829_bits_header_src;
  assign io_network_grant_bits_header_dst = T_6829_bits_header_dst;
  assign io_network_grant_bits_payload_addr_beat = T_6829_bits_payload_addr_beat;
  assign io_network_grant_bits_payload_client_xact_id = T_6829_bits_payload_client_xact_id;
  assign io_network_grant_bits_payload_manager_xact_id = T_6829_bits_payload_manager_xact_id;
  assign io_network_grant_bits_payload_is_builtin_type = T_6829_bits_payload_is_builtin_type;
  assign io_network_grant_bits_payload_g_type = T_6829_bits_payload_g_type;
  assign io_network_grant_bits_payload_data = T_6829_bits_payload_data;
  assign io_network_finish_ready = T_8018_ready;
  assign io_network_probe_valid = T_7459_valid;
  assign io_network_probe_bits_header_src = T_7459_bits_header_src;
  assign io_network_probe_bits_header_dst = T_7459_bits_header_dst;
  assign io_network_probe_bits_payload_addr_block = T_7459_bits_payload_addr_block;
  assign io_network_probe_bits_payload_p_type = T_7459_bits_payload_p_type;
  assign io_network_release_ready = T_7902_ready;
  assign T_6829_ready = io_network_grant_ready;
  assign T_6829_valid = io_manager_grant_valid;
  assign T_6829_bits_header_src = 2'h0;
  assign T_6829_bits_header_dst = {{1'd0}, io_manager_grant_bits_client_id};
  assign T_6829_bits_payload_addr_beat = io_manager_grant_bits_addr_beat;
  assign T_6829_bits_payload_client_xact_id = io_manager_grant_bits_client_xact_id;
  assign T_6829_bits_payload_manager_xact_id = io_manager_grant_bits_manager_xact_id;
  assign T_6829_bits_payload_is_builtin_type = io_manager_grant_bits_is_builtin_type;
  assign T_6829_bits_payload_g_type = io_manager_grant_bits_g_type;
  assign T_6829_bits_payload_data = io_manager_grant_bits_data;
  assign T_6829_bits_payload_client_id = io_manager_grant_bits_client_id;
  assign T_7459_ready = io_network_probe_ready;
  assign T_7459_valid = io_manager_probe_valid;
  assign T_7459_bits_header_src = 2'h0;
  assign T_7459_bits_header_dst = {{1'd0}, io_manager_probe_bits_client_id};
  assign T_7459_bits_payload_addr_block = io_manager_probe_bits_addr_block;
  assign T_7459_bits_payload_p_type = io_manager_probe_bits_p_type;
  assign T_7459_bits_payload_client_id = io_manager_probe_bits_client_id;
  assign T_7774_ready = io_manager_acquire_ready;
  assign T_7774_valid = io_network_acquire_valid;
  assign T_7774_bits_addr_block = io_network_acquire_bits_payload_addr_block;
  assign T_7774_bits_client_xact_id = io_network_acquire_bits_payload_client_xact_id;
  assign T_7774_bits_addr_beat = io_network_acquire_bits_payload_addr_beat;
  assign T_7774_bits_is_builtin_type = io_network_acquire_bits_payload_is_builtin_type;
  assign T_7774_bits_a_type = io_network_acquire_bits_payload_a_type;
  assign T_7774_bits_union = io_network_acquire_bits_payload_union;
  assign T_7774_bits_data = io_network_acquire_bits_payload_data;
  assign T_7902_ready = io_manager_release_ready;
  assign T_7902_valid = io_network_release_valid;
  assign T_7902_bits_addr_beat = io_network_release_bits_payload_addr_beat;
  assign T_7902_bits_addr_block = io_network_release_bits_payload_addr_block;
  assign T_7902_bits_client_xact_id = io_network_release_bits_payload_client_xact_id;
  assign T_7902_bits_voluntary = io_network_release_bits_payload_voluntary;
  assign T_7902_bits_r_type = io_network_release_bits_payload_r_type;
  assign T_7902_bits_data = io_network_release_bits_payload_data;
  assign T_8018_ready = io_manager_finish_ready;
  assign T_8018_valid = io_network_finish_valid;
  assign T_8018_bits_manager_xact_id = io_network_finish_bits_payload_manager_xact_id;
endmodule
module TileLinkEnqueuer_2(
  input   clk,
  input   reset,
  output  io_client_acquire_ready,
  input   io_client_acquire_valid,
  input  [1:0] io_client_acquire_bits_header_src,
  input  [1:0] io_client_acquire_bits_header_dst,
  input  [25:0] io_client_acquire_bits_payload_addr_block,
  input   io_client_acquire_bits_payload_client_xact_id,
  input  [2:0] io_client_acquire_bits_payload_addr_beat,
  input   io_client_acquire_bits_payload_is_builtin_type,
  input  [2:0] io_client_acquire_bits_payload_a_type,
  input  [11:0] io_client_acquire_bits_payload_union,
  input  [63:0] io_client_acquire_bits_payload_data,
  input   io_client_grant_ready,
  output  io_client_grant_valid,
  output [1:0] io_client_grant_bits_header_src,
  output [1:0] io_client_grant_bits_header_dst,
  output [2:0] io_client_grant_bits_payload_addr_beat,
  output  io_client_grant_bits_payload_client_xact_id,
  output [3:0] io_client_grant_bits_payload_manager_xact_id,
  output  io_client_grant_bits_payload_is_builtin_type,
  output [3:0] io_client_grant_bits_payload_g_type,
  output [63:0] io_client_grant_bits_payload_data,
  output  io_client_finish_ready,
  input   io_client_finish_valid,
  input  [1:0] io_client_finish_bits_header_src,
  input  [1:0] io_client_finish_bits_header_dst,
  input  [3:0] io_client_finish_bits_payload_manager_xact_id,
  input   io_client_probe_ready,
  output  io_client_probe_valid,
  output [1:0] io_client_probe_bits_header_src,
  output [1:0] io_client_probe_bits_header_dst,
  output [25:0] io_client_probe_bits_payload_addr_block,
  output [1:0] io_client_probe_bits_payload_p_type,
  output  io_client_release_ready,
  input   io_client_release_valid,
  input  [1:0] io_client_release_bits_header_src,
  input  [1:0] io_client_release_bits_header_dst,
  input  [2:0] io_client_release_bits_payload_addr_beat,
  input  [25:0] io_client_release_bits_payload_addr_block,
  input   io_client_release_bits_payload_client_xact_id,
  input   io_client_release_bits_payload_voluntary,
  input  [2:0] io_client_release_bits_payload_r_type,
  input  [63:0] io_client_release_bits_payload_data,
  input   io_manager_acquire_ready,
  output  io_manager_acquire_valid,
  output [1:0] io_manager_acquire_bits_header_src,
  output [1:0] io_manager_acquire_bits_header_dst,
  output [25:0] io_manager_acquire_bits_payload_addr_block,
  output  io_manager_acquire_bits_payload_client_xact_id,
  output [2:0] io_manager_acquire_bits_payload_addr_beat,
  output  io_manager_acquire_bits_payload_is_builtin_type,
  output [2:0] io_manager_acquire_bits_payload_a_type,
  output [11:0] io_manager_acquire_bits_payload_union,
  output [63:0] io_manager_acquire_bits_payload_data,
  output  io_manager_grant_ready,
  input   io_manager_grant_valid,
  input  [1:0] io_manager_grant_bits_header_src,
  input  [1:0] io_manager_grant_bits_header_dst,
  input  [2:0] io_manager_grant_bits_payload_addr_beat,
  input   io_manager_grant_bits_payload_client_xact_id,
  input  [3:0] io_manager_grant_bits_payload_manager_xact_id,
  input   io_manager_grant_bits_payload_is_builtin_type,
  input  [3:0] io_manager_grant_bits_payload_g_type,
  input  [63:0] io_manager_grant_bits_payload_data,
  input   io_manager_finish_ready,
  output  io_manager_finish_valid,
  output [1:0] io_manager_finish_bits_header_src,
  output [1:0] io_manager_finish_bits_header_dst,
  output [3:0] io_manager_finish_bits_payload_manager_xact_id,
  output  io_manager_probe_ready,
  input   io_manager_probe_valid,
  input  [1:0] io_manager_probe_bits_header_src,
  input  [1:0] io_manager_probe_bits_header_dst,
  input  [25:0] io_manager_probe_bits_payload_addr_block,
  input  [1:0] io_manager_probe_bits_payload_p_type,
  input   io_manager_release_ready,
  output  io_manager_release_valid,
  output [1:0] io_manager_release_bits_header_src,
  output [1:0] io_manager_release_bits_header_dst,
  output [2:0] io_manager_release_bits_payload_addr_beat,
  output [25:0] io_manager_release_bits_payload_addr_block,
  output  io_manager_release_bits_payload_client_xact_id,
  output  io_manager_release_bits_payload_voluntary,
  output [2:0] io_manager_release_bits_payload_r_type,
  output [63:0] io_manager_release_bits_payload_data
);
  assign io_client_acquire_ready = io_manager_acquire_ready;
  assign io_client_grant_valid = io_manager_grant_valid;
  assign io_client_grant_bits_header_src = io_manager_grant_bits_header_src;
  assign io_client_grant_bits_header_dst = io_manager_grant_bits_header_dst;
  assign io_client_grant_bits_payload_addr_beat = io_manager_grant_bits_payload_addr_beat;
  assign io_client_grant_bits_payload_client_xact_id = io_manager_grant_bits_payload_client_xact_id;
  assign io_client_grant_bits_payload_manager_xact_id = io_manager_grant_bits_payload_manager_xact_id;
  assign io_client_grant_bits_payload_is_builtin_type = io_manager_grant_bits_payload_is_builtin_type;
  assign io_client_grant_bits_payload_g_type = io_manager_grant_bits_payload_g_type;
  assign io_client_grant_bits_payload_data = io_manager_grant_bits_payload_data;
  assign io_client_finish_ready = io_manager_finish_ready;
  assign io_client_probe_valid = io_manager_probe_valid;
  assign io_client_probe_bits_header_src = io_manager_probe_bits_header_src;
  assign io_client_probe_bits_header_dst = io_manager_probe_bits_header_dst;
  assign io_client_probe_bits_payload_addr_block = io_manager_probe_bits_payload_addr_block;
  assign io_client_probe_bits_payload_p_type = io_manager_probe_bits_payload_p_type;
  assign io_client_release_ready = io_manager_release_ready;
  assign io_manager_acquire_valid = io_client_acquire_valid;
  assign io_manager_acquire_bits_header_src = io_client_acquire_bits_header_src;
  assign io_manager_acquire_bits_header_dst = io_client_acquire_bits_header_dst;
  assign io_manager_acquire_bits_payload_addr_block = io_client_acquire_bits_payload_addr_block;
  assign io_manager_acquire_bits_payload_client_xact_id = io_client_acquire_bits_payload_client_xact_id;
  assign io_manager_acquire_bits_payload_addr_beat = io_client_acquire_bits_payload_addr_beat;
  assign io_manager_acquire_bits_payload_is_builtin_type = io_client_acquire_bits_payload_is_builtin_type;
  assign io_manager_acquire_bits_payload_a_type = io_client_acquire_bits_payload_a_type;
  assign io_manager_acquire_bits_payload_union = io_client_acquire_bits_payload_union;
  assign io_manager_acquire_bits_payload_data = io_client_acquire_bits_payload_data;
  assign io_manager_grant_ready = io_client_grant_ready;
  assign io_manager_finish_valid = io_client_finish_valid;
  assign io_manager_finish_bits_header_src = io_client_finish_bits_header_src;
  assign io_manager_finish_bits_header_dst = io_client_finish_bits_header_dst;
  assign io_manager_finish_bits_payload_manager_xact_id = io_client_finish_bits_payload_manager_xact_id;
  assign io_manager_probe_ready = io_client_probe_ready;
  assign io_manager_release_valid = io_client_release_valid;
  assign io_manager_release_bits_header_src = io_client_release_bits_header_src;
  assign io_manager_release_bits_header_dst = io_client_release_bits_header_dst;
  assign io_manager_release_bits_payload_addr_beat = io_client_release_bits_payload_addr_beat;
  assign io_manager_release_bits_payload_addr_block = io_client_release_bits_payload_addr_block;
  assign io_manager_release_bits_payload_client_xact_id = io_client_release_bits_payload_client_xact_id;
  assign io_manager_release_bits_payload_voluntary = io_client_release_bits_payload_voluntary;
  assign io_manager_release_bits_payload_r_type = io_client_release_bits_payload_r_type;
  assign io_manager_release_bits_payload_data = io_client_release_bits_payload_data;
endmodule
module ManagerTileLinkNetworkPort_1(
  input   clk,
  input   reset,
  input   io_manager_acquire_ready,
  output  io_manager_acquire_valid,
  output [25:0] io_manager_acquire_bits_addr_block,
  output  io_manager_acquire_bits_client_xact_id,
  output [2:0] io_manager_acquire_bits_addr_beat,
  output  io_manager_acquire_bits_is_builtin_type,
  output [2:0] io_manager_acquire_bits_a_type,
  output [11:0] io_manager_acquire_bits_union,
  output [63:0] io_manager_acquire_bits_data,
  output  io_manager_acquire_bits_client_id,
  output  io_manager_grant_ready,
  input   io_manager_grant_valid,
  input  [2:0] io_manager_grant_bits_addr_beat,
  input   io_manager_grant_bits_client_xact_id,
  input  [3:0] io_manager_grant_bits_manager_xact_id,
  input   io_manager_grant_bits_is_builtin_type,
  input  [3:0] io_manager_grant_bits_g_type,
  input  [63:0] io_manager_grant_bits_data,
  input   io_manager_grant_bits_client_id,
  input   io_manager_finish_ready,
  output  io_manager_finish_valid,
  output [3:0] io_manager_finish_bits_manager_xact_id,
  output  io_manager_probe_ready,
  input   io_manager_probe_valid,
  input  [25:0] io_manager_probe_bits_addr_block,
  input  [1:0] io_manager_probe_bits_p_type,
  input   io_manager_probe_bits_client_id,
  input   io_manager_release_ready,
  output  io_manager_release_valid,
  output [2:0] io_manager_release_bits_addr_beat,
  output [25:0] io_manager_release_bits_addr_block,
  output  io_manager_release_bits_client_xact_id,
  output  io_manager_release_bits_voluntary,
  output [2:0] io_manager_release_bits_r_type,
  output [63:0] io_manager_release_bits_data,
  output  io_manager_release_bits_client_id,
  output  io_network_acquire_ready,
  input   io_network_acquire_valid,
  input  [1:0] io_network_acquire_bits_header_src,
  input  [1:0] io_network_acquire_bits_header_dst,
  input  [25:0] io_network_acquire_bits_payload_addr_block,
  input   io_network_acquire_bits_payload_client_xact_id,
  input  [2:0] io_network_acquire_bits_payload_addr_beat,
  input   io_network_acquire_bits_payload_is_builtin_type,
  input  [2:0] io_network_acquire_bits_payload_a_type,
  input  [11:0] io_network_acquire_bits_payload_union,
  input  [63:0] io_network_acquire_bits_payload_data,
  input   io_network_grant_ready,
  output  io_network_grant_valid,
  output [1:0] io_network_grant_bits_header_src,
  output [1:0] io_network_grant_bits_header_dst,
  output [2:0] io_network_grant_bits_payload_addr_beat,
  output  io_network_grant_bits_payload_client_xact_id,
  output [3:0] io_network_grant_bits_payload_manager_xact_id,
  output  io_network_grant_bits_payload_is_builtin_type,
  output [3:0] io_network_grant_bits_payload_g_type,
  output [63:0] io_network_grant_bits_payload_data,
  output  io_network_finish_ready,
  input   io_network_finish_valid,
  input  [1:0] io_network_finish_bits_header_src,
  input  [1:0] io_network_finish_bits_header_dst,
  input  [3:0] io_network_finish_bits_payload_manager_xact_id,
  input   io_network_probe_ready,
  output  io_network_probe_valid,
  output [1:0] io_network_probe_bits_header_src,
  output [1:0] io_network_probe_bits_header_dst,
  output [25:0] io_network_probe_bits_payload_addr_block,
  output [1:0] io_network_probe_bits_payload_p_type,
  output  io_network_release_ready,
  input   io_network_release_valid,
  input  [1:0] io_network_release_bits_header_src,
  input  [1:0] io_network_release_bits_header_dst,
  input  [2:0] io_network_release_bits_payload_addr_beat,
  input  [25:0] io_network_release_bits_payload_addr_block,
  input   io_network_release_bits_payload_client_xact_id,
  input   io_network_release_bits_payload_voluntary,
  input  [2:0] io_network_release_bits_payload_r_type,
  input  [63:0] io_network_release_bits_payload_data
);
  wire  T_6829_ready;
  wire  T_6829_valid;
  wire [1:0] T_6829_bits_header_src;
  wire [1:0] T_6829_bits_header_dst;
  wire [2:0] T_6829_bits_payload_addr_beat;
  wire  T_6829_bits_payload_client_xact_id;
  wire [3:0] T_6829_bits_payload_manager_xact_id;
  wire  T_6829_bits_payload_is_builtin_type;
  wire [3:0] T_6829_bits_payload_g_type;
  wire [63:0] T_6829_bits_payload_data;
  wire  T_6829_bits_payload_client_id;
  wire  T_7459_ready;
  wire  T_7459_valid;
  wire [1:0] T_7459_bits_header_src;
  wire [1:0] T_7459_bits_header_dst;
  wire [25:0] T_7459_bits_payload_addr_block;
  wire [1:0] T_7459_bits_payload_p_type;
  wire  T_7459_bits_payload_client_id;
  wire  T_7774_ready;
  wire  T_7774_valid;
  wire [25:0] T_7774_bits_addr_block;
  wire  T_7774_bits_client_xact_id;
  wire [2:0] T_7774_bits_addr_beat;
  wire  T_7774_bits_is_builtin_type;
  wire [2:0] T_7774_bits_a_type;
  wire [11:0] T_7774_bits_union;
  wire [63:0] T_7774_bits_data;
  wire  T_7902_ready;
  wire  T_7902_valid;
  wire [2:0] T_7902_bits_addr_beat;
  wire [25:0] T_7902_bits_addr_block;
  wire  T_7902_bits_client_xact_id;
  wire  T_7902_bits_voluntary;
  wire [2:0] T_7902_bits_r_type;
  wire [63:0] T_7902_bits_data;
  wire  T_8018_ready;
  wire  T_8018_valid;
  wire [3:0] T_8018_bits_manager_xact_id;
  assign io_manager_acquire_valid = T_7774_valid;
  assign io_manager_acquire_bits_addr_block = T_7774_bits_addr_block;
  assign io_manager_acquire_bits_client_xact_id = T_7774_bits_client_xact_id;
  assign io_manager_acquire_bits_addr_beat = T_7774_bits_addr_beat;
  assign io_manager_acquire_bits_is_builtin_type = T_7774_bits_is_builtin_type;
  assign io_manager_acquire_bits_a_type = T_7774_bits_a_type;
  assign io_manager_acquire_bits_union = T_7774_bits_union;
  assign io_manager_acquire_bits_data = T_7774_bits_data;
  assign io_manager_acquire_bits_client_id = io_network_acquire_bits_header_src[0];
  assign io_manager_grant_ready = T_6829_ready;
  assign io_manager_finish_valid = T_8018_valid;
  assign io_manager_finish_bits_manager_xact_id = T_8018_bits_manager_xact_id;
  assign io_manager_probe_ready = T_7459_ready;
  assign io_manager_release_valid = T_7902_valid;
  assign io_manager_release_bits_addr_beat = T_7902_bits_addr_beat;
  assign io_manager_release_bits_addr_block = T_7902_bits_addr_block;
  assign io_manager_release_bits_client_xact_id = T_7902_bits_client_xact_id;
  assign io_manager_release_bits_voluntary = T_7902_bits_voluntary;
  assign io_manager_release_bits_r_type = T_7902_bits_r_type;
  assign io_manager_release_bits_data = T_7902_bits_data;
  assign io_manager_release_bits_client_id = io_network_release_bits_header_src[0];
  assign io_network_acquire_ready = T_7774_ready;
  assign io_network_grant_valid = T_6829_valid;
  assign io_network_grant_bits_header_src = T_6829_bits_header_src;
  assign io_network_grant_bits_header_dst = T_6829_bits_header_dst;
  assign io_network_grant_bits_payload_addr_beat = T_6829_bits_payload_addr_beat;
  assign io_network_grant_bits_payload_client_xact_id = T_6829_bits_payload_client_xact_id;
  assign io_network_grant_bits_payload_manager_xact_id = T_6829_bits_payload_manager_xact_id;
  assign io_network_grant_bits_payload_is_builtin_type = T_6829_bits_payload_is_builtin_type;
  assign io_network_grant_bits_payload_g_type = T_6829_bits_payload_g_type;
  assign io_network_grant_bits_payload_data = T_6829_bits_payload_data;
  assign io_network_finish_ready = T_8018_ready;
  assign io_network_probe_valid = T_7459_valid;
  assign io_network_probe_bits_header_src = T_7459_bits_header_src;
  assign io_network_probe_bits_header_dst = T_7459_bits_header_dst;
  assign io_network_probe_bits_payload_addr_block = T_7459_bits_payload_addr_block;
  assign io_network_probe_bits_payload_p_type = T_7459_bits_payload_p_type;
  assign io_network_release_ready = T_7902_ready;
  assign T_6829_ready = io_network_grant_ready;
  assign T_6829_valid = io_manager_grant_valid;
  assign T_6829_bits_header_src = 2'h1;
  assign T_6829_bits_header_dst = {{1'd0}, io_manager_grant_bits_client_id};
  assign T_6829_bits_payload_addr_beat = io_manager_grant_bits_addr_beat;
  assign T_6829_bits_payload_client_xact_id = io_manager_grant_bits_client_xact_id;
  assign T_6829_bits_payload_manager_xact_id = io_manager_grant_bits_manager_xact_id;
  assign T_6829_bits_payload_is_builtin_type = io_manager_grant_bits_is_builtin_type;
  assign T_6829_bits_payload_g_type = io_manager_grant_bits_g_type;
  assign T_6829_bits_payload_data = io_manager_grant_bits_data;
  assign T_6829_bits_payload_client_id = io_manager_grant_bits_client_id;
  assign T_7459_ready = io_network_probe_ready;
  assign T_7459_valid = io_manager_probe_valid;
  assign T_7459_bits_header_src = 2'h1;
  assign T_7459_bits_header_dst = {{1'd0}, io_manager_probe_bits_client_id};
  assign T_7459_bits_payload_addr_block = io_manager_probe_bits_addr_block;
  assign T_7459_bits_payload_p_type = io_manager_probe_bits_p_type;
  assign T_7459_bits_payload_client_id = io_manager_probe_bits_client_id;
  assign T_7774_ready = io_manager_acquire_ready;
  assign T_7774_valid = io_network_acquire_valid;
  assign T_7774_bits_addr_block = io_network_acquire_bits_payload_addr_block;
  assign T_7774_bits_client_xact_id = io_network_acquire_bits_payload_client_xact_id;
  assign T_7774_bits_addr_beat = io_network_acquire_bits_payload_addr_beat;
  assign T_7774_bits_is_builtin_type = io_network_acquire_bits_payload_is_builtin_type;
  assign T_7774_bits_a_type = io_network_acquire_bits_payload_a_type;
  assign T_7774_bits_union = io_network_acquire_bits_payload_union;
  assign T_7774_bits_data = io_network_acquire_bits_payload_data;
  assign T_7902_ready = io_manager_release_ready;
  assign T_7902_valid = io_network_release_valid;
  assign T_7902_bits_addr_beat = io_network_release_bits_payload_addr_beat;
  assign T_7902_bits_addr_block = io_network_release_bits_payload_addr_block;
  assign T_7902_bits_client_xact_id = io_network_release_bits_payload_client_xact_id;
  assign T_7902_bits_voluntary = io_network_release_bits_payload_voluntary;
  assign T_7902_bits_r_type = io_network_release_bits_payload_r_type;
  assign T_7902_bits_data = io_network_release_bits_payload_data;
  assign T_8018_ready = io_manager_finish_ready;
  assign T_8018_valid = io_network_finish_valid;
  assign T_8018_bits_manager_xact_id = io_network_finish_bits_payload_manager_xact_id;
endmodule
module LockingRRArbiter(
  input   clk,
  input   reset,
  output  io_in_0_ready,
  input   io_in_0_valid,
  input  [1:0] io_in_0_bits_header_src,
  input  [1:0] io_in_0_bits_header_dst,
  input  [25:0] io_in_0_bits_payload_addr_block,
  input   io_in_0_bits_payload_client_xact_id,
  input  [2:0] io_in_0_bits_payload_addr_beat,
  input   io_in_0_bits_payload_is_builtin_type,
  input  [2:0] io_in_0_bits_payload_a_type,
  input  [11:0] io_in_0_bits_payload_union,
  input  [63:0] io_in_0_bits_payload_data,
  output  io_in_1_ready,
  input   io_in_1_valid,
  input  [1:0] io_in_1_bits_header_src,
  input  [1:0] io_in_1_bits_header_dst,
  input  [25:0] io_in_1_bits_payload_addr_block,
  input   io_in_1_bits_payload_client_xact_id,
  input  [2:0] io_in_1_bits_payload_addr_beat,
  input   io_in_1_bits_payload_is_builtin_type,
  input  [2:0] io_in_1_bits_payload_a_type,
  input  [11:0] io_in_1_bits_payload_union,
  input  [63:0] io_in_1_bits_payload_data,
  output  io_in_2_ready,
  input   io_in_2_valid,
  input  [1:0] io_in_2_bits_header_src,
  input  [1:0] io_in_2_bits_header_dst,
  input  [25:0] io_in_2_bits_payload_addr_block,
  input   io_in_2_bits_payload_client_xact_id,
  input  [2:0] io_in_2_bits_payload_addr_beat,
  input   io_in_2_bits_payload_is_builtin_type,
  input  [2:0] io_in_2_bits_payload_a_type,
  input  [11:0] io_in_2_bits_payload_union,
  input  [63:0] io_in_2_bits_payload_data,
  output  io_in_3_ready,
  input   io_in_3_valid,
  input  [1:0] io_in_3_bits_header_src,
  input  [1:0] io_in_3_bits_header_dst,
  input  [25:0] io_in_3_bits_payload_addr_block,
  input   io_in_3_bits_payload_client_xact_id,
  input  [2:0] io_in_3_bits_payload_addr_beat,
  input   io_in_3_bits_payload_is_builtin_type,
  input  [2:0] io_in_3_bits_payload_a_type,
  input  [11:0] io_in_3_bits_payload_union,
  input  [63:0] io_in_3_bits_payload_data,
  input   io_out_ready,
  output  io_out_valid,
  output [1:0] io_out_bits_header_src,
  output [1:0] io_out_bits_header_dst,
  output [25:0] io_out_bits_payload_addr_block,
  output  io_out_bits_payload_client_xact_id,
  output [2:0] io_out_bits_payload_addr_beat,
  output  io_out_bits_payload_is_builtin_type,
  output [2:0] io_out_bits_payload_a_type,
  output [11:0] io_out_bits_payload_union,
  output [63:0] io_out_bits_payload_data,
  output [1:0] io_chosen
);
  wire [1:0] choice;
  wire  GEN_0;
  wire  GEN_10;
  wire  GEN_11;
  wire  GEN_12;
  wire [1:0] GEN_1;
  wire [1:0] GEN_13;
  wire [1:0] GEN_14;
  wire [1:0] GEN_15;
  wire [1:0] GEN_2;
  wire [1:0] GEN_16;
  wire [1:0] GEN_17;
  wire [1:0] GEN_18;
  wire [25:0] GEN_3;
  wire [25:0] GEN_19;
  wire [25:0] GEN_20;
  wire [25:0] GEN_21;
  wire  GEN_4;
  wire  GEN_22;
  wire  GEN_23;
  wire  GEN_24;
  wire [2:0] GEN_5;
  wire [2:0] GEN_25;
  wire [2:0] GEN_26;
  wire [2:0] GEN_27;
  wire  GEN_6;
  wire  GEN_28;
  wire  GEN_29;
  wire  GEN_30;
  wire [2:0] GEN_7;
  wire [2:0] GEN_31;
  wire [2:0] GEN_32;
  wire [2:0] GEN_33;
  wire [11:0] GEN_8;
  wire [11:0] GEN_34;
  wire [11:0] GEN_35;
  wire [11:0] GEN_36;
  wire [63:0] GEN_9;
  wire [63:0] GEN_37;
  wire [63:0] GEN_38;
  wire [63:0] GEN_39;
  reg [2:0] T_1236;
  reg [31:0] GEN_50;
  reg [1:0] T_1238;
  reg [31:0] GEN_51;
  wire  T_1240;
  wire [2:0] T_1249_0;
  wire  T_1251;
  wire  T_1252;
  wire  T_1253;
  wire  T_1254;
  wire [3:0] T_1258;
  wire [2:0] T_1259;
  wire [1:0] GEN_40;
  wire [2:0] GEN_41;
  wire [1:0] GEN_42;
  reg [1:0] lastGrant;
  reg [31:0] GEN_52;
  wire [1:0] GEN_43;
  wire  T_1264;
  wire  T_1266;
  wire  T_1268;
  wire  T_1270;
  wire  T_1271;
  wire  T_1272;
  wire  T_1275;
  wire  T_1276;
  wire  T_1277;
  wire  T_1278;
  wire  T_1279;
  wire  T_1283;
  wire  T_1285;
  wire  T_1287;
  wire  T_1289;
  wire  T_1291;
  wire  T_1293;
  wire  T_1297;
  wire  T_1298;
  wire  T_1299;
  wire  T_1300;
  wire  T_1301;
  wire  T_1303;
  wire  T_1304;
  wire  T_1305;
  wire  T_1307;
  wire  T_1308;
  wire  T_1309;
  wire  T_1311;
  wire  T_1312;
  wire  T_1313;
  wire  T_1315;
  wire  T_1316;
  wire  T_1317;
  wire [1:0] GEN_44;
  wire [1:0] GEN_45;
  wire [1:0] GEN_46;
  wire [1:0] GEN_47;
  wire [1:0] GEN_48;
  wire [1:0] GEN_49;
  assign io_in_0_ready = T_1305;
  assign io_in_1_ready = T_1309;
  assign io_in_2_ready = T_1313;
  assign io_in_3_ready = T_1317;
  assign io_out_valid = GEN_0;
  assign io_out_bits_header_src = GEN_1;
  assign io_out_bits_header_dst = GEN_2;
  assign io_out_bits_payload_addr_block = GEN_3;
  assign io_out_bits_payload_client_xact_id = GEN_4;
  assign io_out_bits_payload_addr_beat = GEN_5;
  assign io_out_bits_payload_is_builtin_type = GEN_6;
  assign io_out_bits_payload_a_type = GEN_7;
  assign io_out_bits_payload_union = GEN_8;
  assign io_out_bits_payload_data = GEN_9;
  assign io_chosen = GEN_42;
  assign choice = GEN_49;
  assign GEN_0 = GEN_12;
  assign GEN_10 = 2'h1 == io_chosen ? io_in_1_valid : io_in_0_valid;
  assign GEN_11 = 2'h2 == io_chosen ? io_in_2_valid : GEN_10;
  assign GEN_12 = 2'h3 == io_chosen ? io_in_3_valid : GEN_11;
  assign GEN_1 = GEN_15;
  assign GEN_13 = 2'h1 == io_chosen ? io_in_1_bits_header_src : io_in_0_bits_header_src;
  assign GEN_14 = 2'h2 == io_chosen ? io_in_2_bits_header_src : GEN_13;
  assign GEN_15 = 2'h3 == io_chosen ? io_in_3_bits_header_src : GEN_14;
  assign GEN_2 = GEN_18;
  assign GEN_16 = 2'h1 == io_chosen ? io_in_1_bits_header_dst : io_in_0_bits_header_dst;
  assign GEN_17 = 2'h2 == io_chosen ? io_in_2_bits_header_dst : GEN_16;
  assign GEN_18 = 2'h3 == io_chosen ? io_in_3_bits_header_dst : GEN_17;
  assign GEN_3 = GEN_21;
  assign GEN_19 = 2'h1 == io_chosen ? io_in_1_bits_payload_addr_block : io_in_0_bits_payload_addr_block;
  assign GEN_20 = 2'h2 == io_chosen ? io_in_2_bits_payload_addr_block : GEN_19;
  assign GEN_21 = 2'h3 == io_chosen ? io_in_3_bits_payload_addr_block : GEN_20;
  assign GEN_4 = GEN_24;
  assign GEN_22 = 2'h1 == io_chosen ? io_in_1_bits_payload_client_xact_id : io_in_0_bits_payload_client_xact_id;
  assign GEN_23 = 2'h2 == io_chosen ? io_in_2_bits_payload_client_xact_id : GEN_22;
  assign GEN_24 = 2'h3 == io_chosen ? io_in_3_bits_payload_client_xact_id : GEN_23;
  assign GEN_5 = GEN_27;
  assign GEN_25 = 2'h1 == io_chosen ? io_in_1_bits_payload_addr_beat : io_in_0_bits_payload_addr_beat;
  assign GEN_26 = 2'h2 == io_chosen ? io_in_2_bits_payload_addr_beat : GEN_25;
  assign GEN_27 = 2'h3 == io_chosen ? io_in_3_bits_payload_addr_beat : GEN_26;
  assign GEN_6 = GEN_30;
  assign GEN_28 = 2'h1 == io_chosen ? io_in_1_bits_payload_is_builtin_type : io_in_0_bits_payload_is_builtin_type;
  assign GEN_29 = 2'h2 == io_chosen ? io_in_2_bits_payload_is_builtin_type : GEN_28;
  assign GEN_30 = 2'h3 == io_chosen ? io_in_3_bits_payload_is_builtin_type : GEN_29;
  assign GEN_7 = GEN_33;
  assign GEN_31 = 2'h1 == io_chosen ? io_in_1_bits_payload_a_type : io_in_0_bits_payload_a_type;
  assign GEN_32 = 2'h2 == io_chosen ? io_in_2_bits_payload_a_type : GEN_31;
  assign GEN_33 = 2'h3 == io_chosen ? io_in_3_bits_payload_a_type : GEN_32;
  assign GEN_8 = GEN_36;
  assign GEN_34 = 2'h1 == io_chosen ? io_in_1_bits_payload_union : io_in_0_bits_payload_union;
  assign GEN_35 = 2'h2 == io_chosen ? io_in_2_bits_payload_union : GEN_34;
  assign GEN_36 = 2'h3 == io_chosen ? io_in_3_bits_payload_union : GEN_35;
  assign GEN_9 = GEN_39;
  assign GEN_37 = 2'h1 == io_chosen ? io_in_1_bits_payload_data : io_in_0_bits_payload_data;
  assign GEN_38 = 2'h2 == io_chosen ? io_in_2_bits_payload_data : GEN_37;
  assign GEN_39 = 2'h3 == io_chosen ? io_in_3_bits_payload_data : GEN_38;
  assign T_1240 = T_1236 != 3'h0;
  assign T_1249_0 = 3'h3;
  assign T_1251 = io_out_bits_payload_a_type == T_1249_0;
  assign T_1252 = io_out_bits_payload_is_builtin_type & T_1251;
  assign T_1253 = io_out_ready & io_out_valid;
  assign T_1254 = T_1253 & T_1252;
  assign T_1258 = T_1236 + 3'h1;
  assign T_1259 = T_1258[2:0];
  assign GEN_40 = T_1254 ? io_chosen : T_1238;
  assign GEN_41 = T_1254 ? T_1259 : T_1236;
  assign GEN_42 = T_1240 ? T_1238 : choice;
  assign GEN_43 = T_1253 ? io_chosen : lastGrant;
  assign T_1264 = 2'h1 > lastGrant;
  assign T_1266 = 2'h2 > lastGrant;
  assign T_1268 = 2'h3 > lastGrant;
  assign T_1270 = io_in_1_valid & T_1264;
  assign T_1271 = io_in_2_valid & T_1266;
  assign T_1272 = io_in_3_valid & T_1268;
  assign T_1275 = T_1270 | T_1271;
  assign T_1276 = T_1275 | T_1272;
  assign T_1277 = T_1276 | io_in_0_valid;
  assign T_1278 = T_1277 | io_in_1_valid;
  assign T_1279 = T_1278 | io_in_2_valid;
  assign T_1283 = T_1270 == 1'h0;
  assign T_1285 = T_1275 == 1'h0;
  assign T_1287 = T_1276 == 1'h0;
  assign T_1289 = T_1277 == 1'h0;
  assign T_1291 = T_1278 == 1'h0;
  assign T_1293 = T_1279 == 1'h0;
  assign T_1297 = T_1264 | T_1289;
  assign T_1298 = T_1283 & T_1266;
  assign T_1299 = T_1298 | T_1291;
  assign T_1300 = T_1285 & T_1268;
  assign T_1301 = T_1300 | T_1293;
  assign T_1303 = T_1238 == 2'h0;
  assign T_1304 = T_1240 ? T_1303 : T_1287;
  assign T_1305 = T_1304 & io_out_ready;
  assign T_1307 = T_1238 == 2'h1;
  assign T_1308 = T_1240 ? T_1307 : T_1297;
  assign T_1309 = T_1308 & io_out_ready;
  assign T_1311 = T_1238 == 2'h2;
  assign T_1312 = T_1240 ? T_1311 : T_1299;
  assign T_1313 = T_1312 & io_out_ready;
  assign T_1315 = T_1238 == 2'h3;
  assign T_1316 = T_1240 ? T_1315 : T_1301;
  assign T_1317 = T_1316 & io_out_ready;
  assign GEN_44 = io_in_2_valid ? 2'h2 : 2'h3;
  assign GEN_45 = io_in_1_valid ? 2'h1 : GEN_44;
  assign GEN_46 = io_in_0_valid ? 2'h0 : GEN_45;
  assign GEN_47 = T_1272 ? 2'h3 : GEN_46;
  assign GEN_48 = T_1271 ? 2'h2 : GEN_47;
  assign GEN_49 = T_1270 ? 2'h1 : GEN_48;
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifndef verilator
      #0.002;
    `endif
  `ifdef RANDOMIZE
  GEN_50 = {1{$random}};
  T_1236 = GEN_50[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_51 = {1{$random}};
  T_1238 = GEN_51[1:0];
  `endif
  `ifdef RANDOMIZE
  GEN_52 = {1{$random}};
  lastGrant = GEN_52[1:0];
  `endif
  end
`endif
  always @(posedge clk) begin
    if(reset) begin
      T_1236 <= 3'h0;
    end else begin
      if(T_1254) begin
        T_1236 <= T_1259;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_1254) begin
        T_1238 <= io_chosen;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_1253) begin
        lastGrant <= io_chosen;
      end
    end
  end
endmodule
module BasicBus(
  input   clk,
  input   reset,
  output  io_in_0_ready,
  input   io_in_0_valid,
  input  [1:0] io_in_0_bits_header_src,
  input  [1:0] io_in_0_bits_header_dst,
  input  [25:0] io_in_0_bits_payload_addr_block,
  input   io_in_0_bits_payload_client_xact_id,
  input  [2:0] io_in_0_bits_payload_addr_beat,
  input   io_in_0_bits_payload_is_builtin_type,
  input  [2:0] io_in_0_bits_payload_a_type,
  input  [11:0] io_in_0_bits_payload_union,
  input  [63:0] io_in_0_bits_payload_data,
  output  io_in_1_ready,
  input   io_in_1_valid,
  input  [1:0] io_in_1_bits_header_src,
  input  [1:0] io_in_1_bits_header_dst,
  input  [25:0] io_in_1_bits_payload_addr_block,
  input   io_in_1_bits_payload_client_xact_id,
  input  [2:0] io_in_1_bits_payload_addr_beat,
  input   io_in_1_bits_payload_is_builtin_type,
  input  [2:0] io_in_1_bits_payload_a_type,
  input  [11:0] io_in_1_bits_payload_union,
  input  [63:0] io_in_1_bits_payload_data,
  output  io_in_2_ready,
  input   io_in_2_valid,
  input  [1:0] io_in_2_bits_header_src,
  input  [1:0] io_in_2_bits_header_dst,
  input  [25:0] io_in_2_bits_payload_addr_block,
  input   io_in_2_bits_payload_client_xact_id,
  input  [2:0] io_in_2_bits_payload_addr_beat,
  input   io_in_2_bits_payload_is_builtin_type,
  input  [2:0] io_in_2_bits_payload_a_type,
  input  [11:0] io_in_2_bits_payload_union,
  input  [63:0] io_in_2_bits_payload_data,
  output  io_in_3_ready,
  input   io_in_3_valid,
  input  [1:0] io_in_3_bits_header_src,
  input  [1:0] io_in_3_bits_header_dst,
  input  [25:0] io_in_3_bits_payload_addr_block,
  input   io_in_3_bits_payload_client_xact_id,
  input  [2:0] io_in_3_bits_payload_addr_beat,
  input   io_in_3_bits_payload_is_builtin_type,
  input  [2:0] io_in_3_bits_payload_a_type,
  input  [11:0] io_in_3_bits_payload_union,
  input  [63:0] io_in_3_bits_payload_data,
  input   io_out_0_ready,
  output  io_out_0_valid,
  output [1:0] io_out_0_bits_header_src,
  output [1:0] io_out_0_bits_header_dst,
  output [25:0] io_out_0_bits_payload_addr_block,
  output  io_out_0_bits_payload_client_xact_id,
  output [2:0] io_out_0_bits_payload_addr_beat,
  output  io_out_0_bits_payload_is_builtin_type,
  output [2:0] io_out_0_bits_payload_a_type,
  output [11:0] io_out_0_bits_payload_union,
  output [63:0] io_out_0_bits_payload_data,
  input   io_out_1_ready,
  output  io_out_1_valid,
  output [1:0] io_out_1_bits_header_src,
  output [1:0] io_out_1_bits_header_dst,
  output [25:0] io_out_1_bits_payload_addr_block,
  output  io_out_1_bits_payload_client_xact_id,
  output [2:0] io_out_1_bits_payload_addr_beat,
  output  io_out_1_bits_payload_is_builtin_type,
  output [2:0] io_out_1_bits_payload_a_type,
  output [11:0] io_out_1_bits_payload_union,
  output [63:0] io_out_1_bits_payload_data,
  input   io_out_2_ready,
  output  io_out_2_valid,
  output [1:0] io_out_2_bits_header_src,
  output [1:0] io_out_2_bits_header_dst,
  output [25:0] io_out_2_bits_payload_addr_block,
  output  io_out_2_bits_payload_client_xact_id,
  output [2:0] io_out_2_bits_payload_addr_beat,
  output  io_out_2_bits_payload_is_builtin_type,
  output [2:0] io_out_2_bits_payload_a_type,
  output [11:0] io_out_2_bits_payload_union,
  output [63:0] io_out_2_bits_payload_data,
  input   io_out_3_ready,
  output  io_out_3_valid,
  output [1:0] io_out_3_bits_header_src,
  output [1:0] io_out_3_bits_header_dst,
  output [25:0] io_out_3_bits_payload_addr_block,
  output  io_out_3_bits_payload_client_xact_id,
  output [2:0] io_out_3_bits_payload_addr_beat,
  output  io_out_3_bits_payload_is_builtin_type,
  output [2:0] io_out_3_bits_payload_a_type,
  output [11:0] io_out_3_bits_payload_union,
  output [63:0] io_out_3_bits_payload_data
);
  wire  arb_clk;
  wire  arb_reset;
  wire  arb_io_in_0_ready;
  wire  arb_io_in_0_valid;
  wire [1:0] arb_io_in_0_bits_header_src;
  wire [1:0] arb_io_in_0_bits_header_dst;
  wire [25:0] arb_io_in_0_bits_payload_addr_block;
  wire  arb_io_in_0_bits_payload_client_xact_id;
  wire [2:0] arb_io_in_0_bits_payload_addr_beat;
  wire  arb_io_in_0_bits_payload_is_builtin_type;
  wire [2:0] arb_io_in_0_bits_payload_a_type;
  wire [11:0] arb_io_in_0_bits_payload_union;
  wire [63:0] arb_io_in_0_bits_payload_data;
  wire  arb_io_in_1_ready;
  wire  arb_io_in_1_valid;
  wire [1:0] arb_io_in_1_bits_header_src;
  wire [1:0] arb_io_in_1_bits_header_dst;
  wire [25:0] arb_io_in_1_bits_payload_addr_block;
  wire  arb_io_in_1_bits_payload_client_xact_id;
  wire [2:0] arb_io_in_1_bits_payload_addr_beat;
  wire  arb_io_in_1_bits_payload_is_builtin_type;
  wire [2:0] arb_io_in_1_bits_payload_a_type;
  wire [11:0] arb_io_in_1_bits_payload_union;
  wire [63:0] arb_io_in_1_bits_payload_data;
  wire  arb_io_in_2_ready;
  wire  arb_io_in_2_valid;
  wire [1:0] arb_io_in_2_bits_header_src;
  wire [1:0] arb_io_in_2_bits_header_dst;
  wire [25:0] arb_io_in_2_bits_payload_addr_block;
  wire  arb_io_in_2_bits_payload_client_xact_id;
  wire [2:0] arb_io_in_2_bits_payload_addr_beat;
  wire  arb_io_in_2_bits_payload_is_builtin_type;
  wire [2:0] arb_io_in_2_bits_payload_a_type;
  wire [11:0] arb_io_in_2_bits_payload_union;
  wire [63:0] arb_io_in_2_bits_payload_data;
  wire  arb_io_in_3_ready;
  wire  arb_io_in_3_valid;
  wire [1:0] arb_io_in_3_bits_header_src;
  wire [1:0] arb_io_in_3_bits_header_dst;
  wire [25:0] arb_io_in_3_bits_payload_addr_block;
  wire  arb_io_in_3_bits_payload_client_xact_id;
  wire [2:0] arb_io_in_3_bits_payload_addr_beat;
  wire  arb_io_in_3_bits_payload_is_builtin_type;
  wire [2:0] arb_io_in_3_bits_payload_a_type;
  wire [11:0] arb_io_in_3_bits_payload_union;
  wire [63:0] arb_io_in_3_bits_payload_data;
  wire  arb_io_out_ready;
  wire  arb_io_out_valid;
  wire [1:0] arb_io_out_bits_header_src;
  wire [1:0] arb_io_out_bits_header_dst;
  wire [25:0] arb_io_out_bits_payload_addr_block;
  wire  arb_io_out_bits_payload_client_xact_id;
  wire [2:0] arb_io_out_bits_payload_addr_beat;
  wire  arb_io_out_bits_payload_is_builtin_type;
  wire [2:0] arb_io_out_bits_payload_a_type;
  wire [11:0] arb_io_out_bits_payload_union;
  wire [63:0] arb_io_out_bits_payload_data;
  wire [1:0] arb_io_chosen;
  wire  GEN_0;
  wire  GEN_1;
  wire  GEN_2;
  wire  GEN_3;
  wire  T_1667;
  wire  T_1668;
  wire  T_1670;
  wire  T_1671;
  wire  T_1673;
  wire  T_1674;
  wire  T_1676;
  wire  T_1677;
  LockingRRArbiter arb (
    .clk(arb_clk),
    .reset(arb_reset),
    .io_in_0_ready(arb_io_in_0_ready),
    .io_in_0_valid(arb_io_in_0_valid),
    .io_in_0_bits_header_src(arb_io_in_0_bits_header_src),
    .io_in_0_bits_header_dst(arb_io_in_0_bits_header_dst),
    .io_in_0_bits_payload_addr_block(arb_io_in_0_bits_payload_addr_block),
    .io_in_0_bits_payload_client_xact_id(arb_io_in_0_bits_payload_client_xact_id),
    .io_in_0_bits_payload_addr_beat(arb_io_in_0_bits_payload_addr_beat),
    .io_in_0_bits_payload_is_builtin_type(arb_io_in_0_bits_payload_is_builtin_type),
    .io_in_0_bits_payload_a_type(arb_io_in_0_bits_payload_a_type),
    .io_in_0_bits_payload_union(arb_io_in_0_bits_payload_union),
    .io_in_0_bits_payload_data(arb_io_in_0_bits_payload_data),
    .io_in_1_ready(arb_io_in_1_ready),
    .io_in_1_valid(arb_io_in_1_valid),
    .io_in_1_bits_header_src(arb_io_in_1_bits_header_src),
    .io_in_1_bits_header_dst(arb_io_in_1_bits_header_dst),
    .io_in_1_bits_payload_addr_block(arb_io_in_1_bits_payload_addr_block),
    .io_in_1_bits_payload_client_xact_id(arb_io_in_1_bits_payload_client_xact_id),
    .io_in_1_bits_payload_addr_beat(arb_io_in_1_bits_payload_addr_beat),
    .io_in_1_bits_payload_is_builtin_type(arb_io_in_1_bits_payload_is_builtin_type),
    .io_in_1_bits_payload_a_type(arb_io_in_1_bits_payload_a_type),
    .io_in_1_bits_payload_union(arb_io_in_1_bits_payload_union),
    .io_in_1_bits_payload_data(arb_io_in_1_bits_payload_data),
    .io_in_2_ready(arb_io_in_2_ready),
    .io_in_2_valid(arb_io_in_2_valid),
    .io_in_2_bits_header_src(arb_io_in_2_bits_header_src),
    .io_in_2_bits_header_dst(arb_io_in_2_bits_header_dst),
    .io_in_2_bits_payload_addr_block(arb_io_in_2_bits_payload_addr_block),
    .io_in_2_bits_payload_client_xact_id(arb_io_in_2_bits_payload_client_xact_id),
    .io_in_2_bits_payload_addr_beat(arb_io_in_2_bits_payload_addr_beat),
    .io_in_2_bits_payload_is_builtin_type(arb_io_in_2_bits_payload_is_builtin_type),
    .io_in_2_bits_payload_a_type(arb_io_in_2_bits_payload_a_type),
    .io_in_2_bits_payload_union(arb_io_in_2_bits_payload_union),
    .io_in_2_bits_payload_data(arb_io_in_2_bits_payload_data),
    .io_in_3_ready(arb_io_in_3_ready),
    .io_in_3_valid(arb_io_in_3_valid),
    .io_in_3_bits_header_src(arb_io_in_3_bits_header_src),
    .io_in_3_bits_header_dst(arb_io_in_3_bits_header_dst),
    .io_in_3_bits_payload_addr_block(arb_io_in_3_bits_payload_addr_block),
    .io_in_3_bits_payload_client_xact_id(arb_io_in_3_bits_payload_client_xact_id),
    .io_in_3_bits_payload_addr_beat(arb_io_in_3_bits_payload_addr_beat),
    .io_in_3_bits_payload_is_builtin_type(arb_io_in_3_bits_payload_is_builtin_type),
    .io_in_3_bits_payload_a_type(arb_io_in_3_bits_payload_a_type),
    .io_in_3_bits_payload_union(arb_io_in_3_bits_payload_union),
    .io_in_3_bits_payload_data(arb_io_in_3_bits_payload_data),
    .io_out_ready(arb_io_out_ready),
    .io_out_valid(arb_io_out_valid),
    .io_out_bits_header_src(arb_io_out_bits_header_src),
    .io_out_bits_header_dst(arb_io_out_bits_header_dst),
    .io_out_bits_payload_addr_block(arb_io_out_bits_payload_addr_block),
    .io_out_bits_payload_client_xact_id(arb_io_out_bits_payload_client_xact_id),
    .io_out_bits_payload_addr_beat(arb_io_out_bits_payload_addr_beat),
    .io_out_bits_payload_is_builtin_type(arb_io_out_bits_payload_is_builtin_type),
    .io_out_bits_payload_a_type(arb_io_out_bits_payload_a_type),
    .io_out_bits_payload_union(arb_io_out_bits_payload_union),
    .io_out_bits_payload_data(arb_io_out_bits_payload_data),
    .io_chosen(arb_io_chosen)
  );
  assign io_in_0_ready = arb_io_in_0_ready;
  assign io_in_1_ready = arb_io_in_1_ready;
  assign io_in_2_ready = arb_io_in_2_ready;
  assign io_in_3_ready = arb_io_in_3_ready;
  assign io_out_0_valid = T_1668;
  assign io_out_0_bits_header_src = arb_io_out_bits_header_src;
  assign io_out_0_bits_header_dst = arb_io_out_bits_header_dst;
  assign io_out_0_bits_payload_addr_block = arb_io_out_bits_payload_addr_block;
  assign io_out_0_bits_payload_client_xact_id = arb_io_out_bits_payload_client_xact_id;
  assign io_out_0_bits_payload_addr_beat = arb_io_out_bits_payload_addr_beat;
  assign io_out_0_bits_payload_is_builtin_type = arb_io_out_bits_payload_is_builtin_type;
  assign io_out_0_bits_payload_a_type = arb_io_out_bits_payload_a_type;
  assign io_out_0_bits_payload_union = arb_io_out_bits_payload_union;
  assign io_out_0_bits_payload_data = arb_io_out_bits_payload_data;
  assign io_out_1_valid = T_1671;
  assign io_out_1_bits_header_src = arb_io_out_bits_header_src;
  assign io_out_1_bits_header_dst = arb_io_out_bits_header_dst;
  assign io_out_1_bits_payload_addr_block = arb_io_out_bits_payload_addr_block;
  assign io_out_1_bits_payload_client_xact_id = arb_io_out_bits_payload_client_xact_id;
  assign io_out_1_bits_payload_addr_beat = arb_io_out_bits_payload_addr_beat;
  assign io_out_1_bits_payload_is_builtin_type = arb_io_out_bits_payload_is_builtin_type;
  assign io_out_1_bits_payload_a_type = arb_io_out_bits_payload_a_type;
  assign io_out_1_bits_payload_union = arb_io_out_bits_payload_union;
  assign io_out_1_bits_payload_data = arb_io_out_bits_payload_data;
  assign io_out_2_valid = T_1674;
  assign io_out_2_bits_header_src = arb_io_out_bits_header_src;
  assign io_out_2_bits_header_dst = arb_io_out_bits_header_dst;
  assign io_out_2_bits_payload_addr_block = arb_io_out_bits_payload_addr_block;
  assign io_out_2_bits_payload_client_xact_id = arb_io_out_bits_payload_client_xact_id;
  assign io_out_2_bits_payload_addr_beat = arb_io_out_bits_payload_addr_beat;
  assign io_out_2_bits_payload_is_builtin_type = arb_io_out_bits_payload_is_builtin_type;
  assign io_out_2_bits_payload_a_type = arb_io_out_bits_payload_a_type;
  assign io_out_2_bits_payload_union = arb_io_out_bits_payload_union;
  assign io_out_2_bits_payload_data = arb_io_out_bits_payload_data;
  assign io_out_3_valid = T_1677;
  assign io_out_3_bits_header_src = arb_io_out_bits_header_src;
  assign io_out_3_bits_header_dst = arb_io_out_bits_header_dst;
  assign io_out_3_bits_payload_addr_block = arb_io_out_bits_payload_addr_block;
  assign io_out_3_bits_payload_client_xact_id = arb_io_out_bits_payload_client_xact_id;
  assign io_out_3_bits_payload_addr_beat = arb_io_out_bits_payload_addr_beat;
  assign io_out_3_bits_payload_is_builtin_type = arb_io_out_bits_payload_is_builtin_type;
  assign io_out_3_bits_payload_a_type = arb_io_out_bits_payload_a_type;
  assign io_out_3_bits_payload_union = arb_io_out_bits_payload_union;
  assign io_out_3_bits_payload_data = arb_io_out_bits_payload_data;
  assign arb_clk = clk;
  assign arb_reset = reset;
  assign arb_io_in_0_valid = io_in_0_valid;
  assign arb_io_in_0_bits_header_src = io_in_0_bits_header_src;
  assign arb_io_in_0_bits_header_dst = io_in_0_bits_header_dst;
  assign arb_io_in_0_bits_payload_addr_block = io_in_0_bits_payload_addr_block;
  assign arb_io_in_0_bits_payload_client_xact_id = io_in_0_bits_payload_client_xact_id;
  assign arb_io_in_0_bits_payload_addr_beat = io_in_0_bits_payload_addr_beat;
  assign arb_io_in_0_bits_payload_is_builtin_type = io_in_0_bits_payload_is_builtin_type;
  assign arb_io_in_0_bits_payload_a_type = io_in_0_bits_payload_a_type;
  assign arb_io_in_0_bits_payload_union = io_in_0_bits_payload_union;
  assign arb_io_in_0_bits_payload_data = io_in_0_bits_payload_data;
  assign arb_io_in_1_valid = io_in_1_valid;
  assign arb_io_in_1_bits_header_src = io_in_1_bits_header_src;
  assign arb_io_in_1_bits_header_dst = io_in_1_bits_header_dst;
  assign arb_io_in_1_bits_payload_addr_block = io_in_1_bits_payload_addr_block;
  assign arb_io_in_1_bits_payload_client_xact_id = io_in_1_bits_payload_client_xact_id;
  assign arb_io_in_1_bits_payload_addr_beat = io_in_1_bits_payload_addr_beat;
  assign arb_io_in_1_bits_payload_is_builtin_type = io_in_1_bits_payload_is_builtin_type;
  assign arb_io_in_1_bits_payload_a_type = io_in_1_bits_payload_a_type;
  assign arb_io_in_1_bits_payload_union = io_in_1_bits_payload_union;
  assign arb_io_in_1_bits_payload_data = io_in_1_bits_payload_data;
  assign arb_io_in_2_valid = io_in_2_valid;
  assign arb_io_in_2_bits_header_src = io_in_2_bits_header_src;
  assign arb_io_in_2_bits_header_dst = io_in_2_bits_header_dst;
  assign arb_io_in_2_bits_payload_addr_block = io_in_2_bits_payload_addr_block;
  assign arb_io_in_2_bits_payload_client_xact_id = io_in_2_bits_payload_client_xact_id;
  assign arb_io_in_2_bits_payload_addr_beat = io_in_2_bits_payload_addr_beat;
  assign arb_io_in_2_bits_payload_is_builtin_type = io_in_2_bits_payload_is_builtin_type;
  assign arb_io_in_2_bits_payload_a_type = io_in_2_bits_payload_a_type;
  assign arb_io_in_2_bits_payload_union = io_in_2_bits_payload_union;
  assign arb_io_in_2_bits_payload_data = io_in_2_bits_payload_data;
  assign arb_io_in_3_valid = io_in_3_valid;
  assign arb_io_in_3_bits_header_src = io_in_3_bits_header_src;
  assign arb_io_in_3_bits_header_dst = io_in_3_bits_header_dst;
  assign arb_io_in_3_bits_payload_addr_block = io_in_3_bits_payload_addr_block;
  assign arb_io_in_3_bits_payload_client_xact_id = io_in_3_bits_payload_client_xact_id;
  assign arb_io_in_3_bits_payload_addr_beat = io_in_3_bits_payload_addr_beat;
  assign arb_io_in_3_bits_payload_is_builtin_type = io_in_3_bits_payload_is_builtin_type;
  assign arb_io_in_3_bits_payload_a_type = io_in_3_bits_payload_a_type;
  assign arb_io_in_3_bits_payload_union = io_in_3_bits_payload_union;
  assign arb_io_in_3_bits_payload_data = io_in_3_bits_payload_data;
  assign arb_io_out_ready = GEN_0;
  assign GEN_0 = GEN_3;
  assign GEN_1 = 2'h1 == arb_io_out_bits_header_dst ? io_out_1_ready : io_out_0_ready;
  assign GEN_2 = 2'h2 == arb_io_out_bits_header_dst ? io_out_2_ready : GEN_1;
  assign GEN_3 = 2'h3 == arb_io_out_bits_header_dst ? io_out_3_ready : GEN_2;
  assign T_1667 = arb_io_out_bits_header_dst == 2'h0;
  assign T_1668 = arb_io_out_valid & T_1667;
  assign T_1670 = arb_io_out_bits_header_dst == 2'h1;
  assign T_1671 = arb_io_out_valid & T_1670;
  assign T_1673 = arb_io_out_bits_header_dst == 2'h2;
  assign T_1674 = arb_io_out_valid & T_1673;
  assign T_1676 = arb_io_out_bits_header_dst == 2'h3;
  assign T_1677 = arb_io_out_valid & T_1676;
endmodule
module LockingRRArbiter_1(
  input   clk,
  input   reset,
  output  io_in_0_ready,
  input   io_in_0_valid,
  input  [1:0] io_in_0_bits_header_src,
  input  [1:0] io_in_0_bits_header_dst,
  input  [2:0] io_in_0_bits_payload_addr_beat,
  input  [25:0] io_in_0_bits_payload_addr_block,
  input   io_in_0_bits_payload_client_xact_id,
  input   io_in_0_bits_payload_voluntary,
  input  [2:0] io_in_0_bits_payload_r_type,
  input  [63:0] io_in_0_bits_payload_data,
  output  io_in_1_ready,
  input   io_in_1_valid,
  input  [1:0] io_in_1_bits_header_src,
  input  [1:0] io_in_1_bits_header_dst,
  input  [2:0] io_in_1_bits_payload_addr_beat,
  input  [25:0] io_in_1_bits_payload_addr_block,
  input   io_in_1_bits_payload_client_xact_id,
  input   io_in_1_bits_payload_voluntary,
  input  [2:0] io_in_1_bits_payload_r_type,
  input  [63:0] io_in_1_bits_payload_data,
  output  io_in_2_ready,
  input   io_in_2_valid,
  input  [1:0] io_in_2_bits_header_src,
  input  [1:0] io_in_2_bits_header_dst,
  input  [2:0] io_in_2_bits_payload_addr_beat,
  input  [25:0] io_in_2_bits_payload_addr_block,
  input   io_in_2_bits_payload_client_xact_id,
  input   io_in_2_bits_payload_voluntary,
  input  [2:0] io_in_2_bits_payload_r_type,
  input  [63:0] io_in_2_bits_payload_data,
  output  io_in_3_ready,
  input   io_in_3_valid,
  input  [1:0] io_in_3_bits_header_src,
  input  [1:0] io_in_3_bits_header_dst,
  input  [2:0] io_in_3_bits_payload_addr_beat,
  input  [25:0] io_in_3_bits_payload_addr_block,
  input   io_in_3_bits_payload_client_xact_id,
  input   io_in_3_bits_payload_voluntary,
  input  [2:0] io_in_3_bits_payload_r_type,
  input  [63:0] io_in_3_bits_payload_data,
  input   io_out_ready,
  output  io_out_valid,
  output [1:0] io_out_bits_header_src,
  output [1:0] io_out_bits_header_dst,
  output [2:0] io_out_bits_payload_addr_beat,
  output [25:0] io_out_bits_payload_addr_block,
  output  io_out_bits_payload_client_xact_id,
  output  io_out_bits_payload_voluntary,
  output [2:0] io_out_bits_payload_r_type,
  output [63:0] io_out_bits_payload_data,
  output [1:0] io_chosen
);
  wire [1:0] choice;
  wire  GEN_0;
  wire  GEN_9;
  wire  GEN_10;
  wire  GEN_11;
  wire [1:0] GEN_1;
  wire [1:0] GEN_12;
  wire [1:0] GEN_13;
  wire [1:0] GEN_14;
  wire [1:0] GEN_2;
  wire [1:0] GEN_15;
  wire [1:0] GEN_16;
  wire [1:0] GEN_17;
  wire [2:0] GEN_3;
  wire [2:0] GEN_18;
  wire [2:0] GEN_19;
  wire [2:0] GEN_20;
  wire [25:0] GEN_4;
  wire [25:0] GEN_21;
  wire [25:0] GEN_22;
  wire [25:0] GEN_23;
  wire  GEN_5;
  wire  GEN_24;
  wire  GEN_25;
  wire  GEN_26;
  wire  GEN_6;
  wire  GEN_27;
  wire  GEN_28;
  wire  GEN_29;
  wire [2:0] GEN_7;
  wire [2:0] GEN_30;
  wire [2:0] GEN_31;
  wire [2:0] GEN_32;
  wire [63:0] GEN_8;
  wire [63:0] GEN_33;
  wire [63:0] GEN_34;
  wire [63:0] GEN_35;
  reg [2:0] T_1202;
  reg [31:0] GEN_46;
  reg [1:0] T_1204;
  reg [31:0] GEN_47;
  wire  T_1206;
  wire  T_1208;
  wire  T_1209;
  wire  T_1210;
  wire  T_1211;
  wire  T_1212;
  wire  T_1214;
  wire  T_1215;
  wire [3:0] T_1219;
  wire [2:0] T_1220;
  wire [1:0] GEN_36;
  wire [2:0] GEN_37;
  wire [1:0] GEN_38;
  reg [1:0] lastGrant;
  reg [31:0] GEN_48;
  wire [1:0] GEN_39;
  wire  T_1225;
  wire  T_1227;
  wire  T_1229;
  wire  T_1231;
  wire  T_1232;
  wire  T_1233;
  wire  T_1236;
  wire  T_1237;
  wire  T_1238;
  wire  T_1239;
  wire  T_1240;
  wire  T_1244;
  wire  T_1246;
  wire  T_1248;
  wire  T_1250;
  wire  T_1252;
  wire  T_1254;
  wire  T_1258;
  wire  T_1259;
  wire  T_1260;
  wire  T_1261;
  wire  T_1262;
  wire  T_1264;
  wire  T_1265;
  wire  T_1266;
  wire  T_1268;
  wire  T_1269;
  wire  T_1270;
  wire  T_1272;
  wire  T_1273;
  wire  T_1274;
  wire  T_1276;
  wire  T_1277;
  wire  T_1278;
  wire [1:0] GEN_40;
  wire [1:0] GEN_41;
  wire [1:0] GEN_42;
  wire [1:0] GEN_43;
  wire [1:0] GEN_44;
  wire [1:0] GEN_45;
  assign io_in_0_ready = T_1266;
  assign io_in_1_ready = T_1270;
  assign io_in_2_ready = T_1274;
  assign io_in_3_ready = T_1278;
  assign io_out_valid = GEN_0;
  assign io_out_bits_header_src = GEN_1;
  assign io_out_bits_header_dst = GEN_2;
  assign io_out_bits_payload_addr_beat = GEN_3;
  assign io_out_bits_payload_addr_block = GEN_4;
  assign io_out_bits_payload_client_xact_id = GEN_5;
  assign io_out_bits_payload_voluntary = GEN_6;
  assign io_out_bits_payload_r_type = GEN_7;
  assign io_out_bits_payload_data = GEN_8;
  assign io_chosen = GEN_38;
  assign choice = GEN_45;
  assign GEN_0 = GEN_11;
  assign GEN_9 = 2'h1 == io_chosen ? io_in_1_valid : io_in_0_valid;
  assign GEN_10 = 2'h2 == io_chosen ? io_in_2_valid : GEN_9;
  assign GEN_11 = 2'h3 == io_chosen ? io_in_3_valid : GEN_10;
  assign GEN_1 = GEN_14;
  assign GEN_12 = 2'h1 == io_chosen ? io_in_1_bits_header_src : io_in_0_bits_header_src;
  assign GEN_13 = 2'h2 == io_chosen ? io_in_2_bits_header_src : GEN_12;
  assign GEN_14 = 2'h3 == io_chosen ? io_in_3_bits_header_src : GEN_13;
  assign GEN_2 = GEN_17;
  assign GEN_15 = 2'h1 == io_chosen ? io_in_1_bits_header_dst : io_in_0_bits_header_dst;
  assign GEN_16 = 2'h2 == io_chosen ? io_in_2_bits_header_dst : GEN_15;
  assign GEN_17 = 2'h3 == io_chosen ? io_in_3_bits_header_dst : GEN_16;
  assign GEN_3 = GEN_20;
  assign GEN_18 = 2'h1 == io_chosen ? io_in_1_bits_payload_addr_beat : io_in_0_bits_payload_addr_beat;
  assign GEN_19 = 2'h2 == io_chosen ? io_in_2_bits_payload_addr_beat : GEN_18;
  assign GEN_20 = 2'h3 == io_chosen ? io_in_3_bits_payload_addr_beat : GEN_19;
  assign GEN_4 = GEN_23;
  assign GEN_21 = 2'h1 == io_chosen ? io_in_1_bits_payload_addr_block : io_in_0_bits_payload_addr_block;
  assign GEN_22 = 2'h2 == io_chosen ? io_in_2_bits_payload_addr_block : GEN_21;
  assign GEN_23 = 2'h3 == io_chosen ? io_in_3_bits_payload_addr_block : GEN_22;
  assign GEN_5 = GEN_26;
  assign GEN_24 = 2'h1 == io_chosen ? io_in_1_bits_payload_client_xact_id : io_in_0_bits_payload_client_xact_id;
  assign GEN_25 = 2'h2 == io_chosen ? io_in_2_bits_payload_client_xact_id : GEN_24;
  assign GEN_26 = 2'h3 == io_chosen ? io_in_3_bits_payload_client_xact_id : GEN_25;
  assign GEN_6 = GEN_29;
  assign GEN_27 = 2'h1 == io_chosen ? io_in_1_bits_payload_voluntary : io_in_0_bits_payload_voluntary;
  assign GEN_28 = 2'h2 == io_chosen ? io_in_2_bits_payload_voluntary : GEN_27;
  assign GEN_29 = 2'h3 == io_chosen ? io_in_3_bits_payload_voluntary : GEN_28;
  assign GEN_7 = GEN_32;
  assign GEN_30 = 2'h1 == io_chosen ? io_in_1_bits_payload_r_type : io_in_0_bits_payload_r_type;
  assign GEN_31 = 2'h2 == io_chosen ? io_in_2_bits_payload_r_type : GEN_30;
  assign GEN_32 = 2'h3 == io_chosen ? io_in_3_bits_payload_r_type : GEN_31;
  assign GEN_8 = GEN_35;
  assign GEN_33 = 2'h1 == io_chosen ? io_in_1_bits_payload_data : io_in_0_bits_payload_data;
  assign GEN_34 = 2'h2 == io_chosen ? io_in_2_bits_payload_data : GEN_33;
  assign GEN_35 = 2'h3 == io_chosen ? io_in_3_bits_payload_data : GEN_34;
  assign T_1206 = T_1202 != 3'h0;
  assign T_1208 = io_out_bits_payload_r_type == 3'h0;
  assign T_1209 = io_out_bits_payload_r_type == 3'h1;
  assign T_1210 = io_out_bits_payload_r_type == 3'h2;
  assign T_1211 = T_1208 | T_1209;
  assign T_1212 = T_1211 | T_1210;
  assign T_1214 = io_out_ready & io_out_valid;
  assign T_1215 = T_1214 & T_1212;
  assign T_1219 = T_1202 + 3'h1;
  assign T_1220 = T_1219[2:0];
  assign GEN_36 = T_1215 ? io_chosen : T_1204;
  assign GEN_37 = T_1215 ? T_1220 : T_1202;
  assign GEN_38 = T_1206 ? T_1204 : choice;
  assign GEN_39 = T_1214 ? io_chosen : lastGrant;
  assign T_1225 = 2'h1 > lastGrant;
  assign T_1227 = 2'h2 > lastGrant;
  assign T_1229 = 2'h3 > lastGrant;
  assign T_1231 = io_in_1_valid & T_1225;
  assign T_1232 = io_in_2_valid & T_1227;
  assign T_1233 = io_in_3_valid & T_1229;
  assign T_1236 = T_1231 | T_1232;
  assign T_1237 = T_1236 | T_1233;
  assign T_1238 = T_1237 | io_in_0_valid;
  assign T_1239 = T_1238 | io_in_1_valid;
  assign T_1240 = T_1239 | io_in_2_valid;
  assign T_1244 = T_1231 == 1'h0;
  assign T_1246 = T_1236 == 1'h0;
  assign T_1248 = T_1237 == 1'h0;
  assign T_1250 = T_1238 == 1'h0;
  assign T_1252 = T_1239 == 1'h0;
  assign T_1254 = T_1240 == 1'h0;
  assign T_1258 = T_1225 | T_1250;
  assign T_1259 = T_1244 & T_1227;
  assign T_1260 = T_1259 | T_1252;
  assign T_1261 = T_1246 & T_1229;
  assign T_1262 = T_1261 | T_1254;
  assign T_1264 = T_1204 == 2'h0;
  assign T_1265 = T_1206 ? T_1264 : T_1248;
  assign T_1266 = T_1265 & io_out_ready;
  assign T_1268 = T_1204 == 2'h1;
  assign T_1269 = T_1206 ? T_1268 : T_1258;
  assign T_1270 = T_1269 & io_out_ready;
  assign T_1272 = T_1204 == 2'h2;
  assign T_1273 = T_1206 ? T_1272 : T_1260;
  assign T_1274 = T_1273 & io_out_ready;
  assign T_1276 = T_1204 == 2'h3;
  assign T_1277 = T_1206 ? T_1276 : T_1262;
  assign T_1278 = T_1277 & io_out_ready;
  assign GEN_40 = io_in_2_valid ? 2'h2 : 2'h3;
  assign GEN_41 = io_in_1_valid ? 2'h1 : GEN_40;
  assign GEN_42 = io_in_0_valid ? 2'h0 : GEN_41;
  assign GEN_43 = T_1233 ? 2'h3 : GEN_42;
  assign GEN_44 = T_1232 ? 2'h2 : GEN_43;
  assign GEN_45 = T_1231 ? 2'h1 : GEN_44;
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifndef verilator
      #0.002;
    `endif
  `ifdef RANDOMIZE
  GEN_46 = {1{$random}};
  T_1202 = GEN_46[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_47 = {1{$random}};
  T_1204 = GEN_47[1:0];
  `endif
  `ifdef RANDOMIZE
  GEN_48 = {1{$random}};
  lastGrant = GEN_48[1:0];
  `endif
  end
`endif
  always @(posedge clk) begin
    if(reset) begin
      T_1202 <= 3'h0;
    end else begin
      if(T_1215) begin
        T_1202 <= T_1220;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_1215) begin
        T_1204 <= io_chosen;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_1214) begin
        lastGrant <= io_chosen;
      end
    end
  end
endmodule
module BasicBus_1(
  input   clk,
  input   reset,
  output  io_in_0_ready,
  input   io_in_0_valid,
  input  [1:0] io_in_0_bits_header_src,
  input  [1:0] io_in_0_bits_header_dst,
  input  [2:0] io_in_0_bits_payload_addr_beat,
  input  [25:0] io_in_0_bits_payload_addr_block,
  input   io_in_0_bits_payload_client_xact_id,
  input   io_in_0_bits_payload_voluntary,
  input  [2:0] io_in_0_bits_payload_r_type,
  input  [63:0] io_in_0_bits_payload_data,
  output  io_in_1_ready,
  input   io_in_1_valid,
  input  [1:0] io_in_1_bits_header_src,
  input  [1:0] io_in_1_bits_header_dst,
  input  [2:0] io_in_1_bits_payload_addr_beat,
  input  [25:0] io_in_1_bits_payload_addr_block,
  input   io_in_1_bits_payload_client_xact_id,
  input   io_in_1_bits_payload_voluntary,
  input  [2:0] io_in_1_bits_payload_r_type,
  input  [63:0] io_in_1_bits_payload_data,
  output  io_in_2_ready,
  input   io_in_2_valid,
  input  [1:0] io_in_2_bits_header_src,
  input  [1:0] io_in_2_bits_header_dst,
  input  [2:0] io_in_2_bits_payload_addr_beat,
  input  [25:0] io_in_2_bits_payload_addr_block,
  input   io_in_2_bits_payload_client_xact_id,
  input   io_in_2_bits_payload_voluntary,
  input  [2:0] io_in_2_bits_payload_r_type,
  input  [63:0] io_in_2_bits_payload_data,
  output  io_in_3_ready,
  input   io_in_3_valid,
  input  [1:0] io_in_3_bits_header_src,
  input  [1:0] io_in_3_bits_header_dst,
  input  [2:0] io_in_3_bits_payload_addr_beat,
  input  [25:0] io_in_3_bits_payload_addr_block,
  input   io_in_3_bits_payload_client_xact_id,
  input   io_in_3_bits_payload_voluntary,
  input  [2:0] io_in_3_bits_payload_r_type,
  input  [63:0] io_in_3_bits_payload_data,
  input   io_out_0_ready,
  output  io_out_0_valid,
  output [1:0] io_out_0_bits_header_src,
  output [1:0] io_out_0_bits_header_dst,
  output [2:0] io_out_0_bits_payload_addr_beat,
  output [25:0] io_out_0_bits_payload_addr_block,
  output  io_out_0_bits_payload_client_xact_id,
  output  io_out_0_bits_payload_voluntary,
  output [2:0] io_out_0_bits_payload_r_type,
  output [63:0] io_out_0_bits_payload_data,
  input   io_out_1_ready,
  output  io_out_1_valid,
  output [1:0] io_out_1_bits_header_src,
  output [1:0] io_out_1_bits_header_dst,
  output [2:0] io_out_1_bits_payload_addr_beat,
  output [25:0] io_out_1_bits_payload_addr_block,
  output  io_out_1_bits_payload_client_xact_id,
  output  io_out_1_bits_payload_voluntary,
  output [2:0] io_out_1_bits_payload_r_type,
  output [63:0] io_out_1_bits_payload_data,
  input   io_out_2_ready,
  output  io_out_2_valid,
  output [1:0] io_out_2_bits_header_src,
  output [1:0] io_out_2_bits_header_dst,
  output [2:0] io_out_2_bits_payload_addr_beat,
  output [25:0] io_out_2_bits_payload_addr_block,
  output  io_out_2_bits_payload_client_xact_id,
  output  io_out_2_bits_payload_voluntary,
  output [2:0] io_out_2_bits_payload_r_type,
  output [63:0] io_out_2_bits_payload_data,
  input   io_out_3_ready,
  output  io_out_3_valid,
  output [1:0] io_out_3_bits_header_src,
  output [1:0] io_out_3_bits_header_dst,
  output [2:0] io_out_3_bits_payload_addr_beat,
  output [25:0] io_out_3_bits_payload_addr_block,
  output  io_out_3_bits_payload_client_xact_id,
  output  io_out_3_bits_payload_voluntary,
  output [2:0] io_out_3_bits_payload_r_type,
  output [63:0] io_out_3_bits_payload_data
);
  wire  arb_clk;
  wire  arb_reset;
  wire  arb_io_in_0_ready;
  wire  arb_io_in_0_valid;
  wire [1:0] arb_io_in_0_bits_header_src;
  wire [1:0] arb_io_in_0_bits_header_dst;
  wire [2:0] arb_io_in_0_bits_payload_addr_beat;
  wire [25:0] arb_io_in_0_bits_payload_addr_block;
  wire  arb_io_in_0_bits_payload_client_xact_id;
  wire  arb_io_in_0_bits_payload_voluntary;
  wire [2:0] arb_io_in_0_bits_payload_r_type;
  wire [63:0] arb_io_in_0_bits_payload_data;
  wire  arb_io_in_1_ready;
  wire  arb_io_in_1_valid;
  wire [1:0] arb_io_in_1_bits_header_src;
  wire [1:0] arb_io_in_1_bits_header_dst;
  wire [2:0] arb_io_in_1_bits_payload_addr_beat;
  wire [25:0] arb_io_in_1_bits_payload_addr_block;
  wire  arb_io_in_1_bits_payload_client_xact_id;
  wire  arb_io_in_1_bits_payload_voluntary;
  wire [2:0] arb_io_in_1_bits_payload_r_type;
  wire [63:0] arb_io_in_1_bits_payload_data;
  wire  arb_io_in_2_ready;
  wire  arb_io_in_2_valid;
  wire [1:0] arb_io_in_2_bits_header_src;
  wire [1:0] arb_io_in_2_bits_header_dst;
  wire [2:0] arb_io_in_2_bits_payload_addr_beat;
  wire [25:0] arb_io_in_2_bits_payload_addr_block;
  wire  arb_io_in_2_bits_payload_client_xact_id;
  wire  arb_io_in_2_bits_payload_voluntary;
  wire [2:0] arb_io_in_2_bits_payload_r_type;
  wire [63:0] arb_io_in_2_bits_payload_data;
  wire  arb_io_in_3_ready;
  wire  arb_io_in_3_valid;
  wire [1:0] arb_io_in_3_bits_header_src;
  wire [1:0] arb_io_in_3_bits_header_dst;
  wire [2:0] arb_io_in_3_bits_payload_addr_beat;
  wire [25:0] arb_io_in_3_bits_payload_addr_block;
  wire  arb_io_in_3_bits_payload_client_xact_id;
  wire  arb_io_in_3_bits_payload_voluntary;
  wire [2:0] arb_io_in_3_bits_payload_r_type;
  wire [63:0] arb_io_in_3_bits_payload_data;
  wire  arb_io_out_ready;
  wire  arb_io_out_valid;
  wire [1:0] arb_io_out_bits_header_src;
  wire [1:0] arb_io_out_bits_header_dst;
  wire [2:0] arb_io_out_bits_payload_addr_beat;
  wire [25:0] arb_io_out_bits_payload_addr_block;
  wire  arb_io_out_bits_payload_client_xact_id;
  wire  arb_io_out_bits_payload_voluntary;
  wire [2:0] arb_io_out_bits_payload_r_type;
  wire [63:0] arb_io_out_bits_payload_data;
  wire [1:0] arb_io_chosen;
  wire  GEN_0;
  wire  GEN_1;
  wire  GEN_2;
  wire  GEN_3;
  wire  T_1621;
  wire  T_1622;
  wire  T_1624;
  wire  T_1625;
  wire  T_1627;
  wire  T_1628;
  wire  T_1630;
  wire  T_1631;
  LockingRRArbiter_1 arb (
    .clk(arb_clk),
    .reset(arb_reset),
    .io_in_0_ready(arb_io_in_0_ready),
    .io_in_0_valid(arb_io_in_0_valid),
    .io_in_0_bits_header_src(arb_io_in_0_bits_header_src),
    .io_in_0_bits_header_dst(arb_io_in_0_bits_header_dst),
    .io_in_0_bits_payload_addr_beat(arb_io_in_0_bits_payload_addr_beat),
    .io_in_0_bits_payload_addr_block(arb_io_in_0_bits_payload_addr_block),
    .io_in_0_bits_payload_client_xact_id(arb_io_in_0_bits_payload_client_xact_id),
    .io_in_0_bits_payload_voluntary(arb_io_in_0_bits_payload_voluntary),
    .io_in_0_bits_payload_r_type(arb_io_in_0_bits_payload_r_type),
    .io_in_0_bits_payload_data(arb_io_in_0_bits_payload_data),
    .io_in_1_ready(arb_io_in_1_ready),
    .io_in_1_valid(arb_io_in_1_valid),
    .io_in_1_bits_header_src(arb_io_in_1_bits_header_src),
    .io_in_1_bits_header_dst(arb_io_in_1_bits_header_dst),
    .io_in_1_bits_payload_addr_beat(arb_io_in_1_bits_payload_addr_beat),
    .io_in_1_bits_payload_addr_block(arb_io_in_1_bits_payload_addr_block),
    .io_in_1_bits_payload_client_xact_id(arb_io_in_1_bits_payload_client_xact_id),
    .io_in_1_bits_payload_voluntary(arb_io_in_1_bits_payload_voluntary),
    .io_in_1_bits_payload_r_type(arb_io_in_1_bits_payload_r_type),
    .io_in_1_bits_payload_data(arb_io_in_1_bits_payload_data),
    .io_in_2_ready(arb_io_in_2_ready),
    .io_in_2_valid(arb_io_in_2_valid),
    .io_in_2_bits_header_src(arb_io_in_2_bits_header_src),
    .io_in_2_bits_header_dst(arb_io_in_2_bits_header_dst),
    .io_in_2_bits_payload_addr_beat(arb_io_in_2_bits_payload_addr_beat),
    .io_in_2_bits_payload_addr_block(arb_io_in_2_bits_payload_addr_block),
    .io_in_2_bits_payload_client_xact_id(arb_io_in_2_bits_payload_client_xact_id),
    .io_in_2_bits_payload_voluntary(arb_io_in_2_bits_payload_voluntary),
    .io_in_2_bits_payload_r_type(arb_io_in_2_bits_payload_r_type),
    .io_in_2_bits_payload_data(arb_io_in_2_bits_payload_data),
    .io_in_3_ready(arb_io_in_3_ready),
    .io_in_3_valid(arb_io_in_3_valid),
    .io_in_3_bits_header_src(arb_io_in_3_bits_header_src),
    .io_in_3_bits_header_dst(arb_io_in_3_bits_header_dst),
    .io_in_3_bits_payload_addr_beat(arb_io_in_3_bits_payload_addr_beat),
    .io_in_3_bits_payload_addr_block(arb_io_in_3_bits_payload_addr_block),
    .io_in_3_bits_payload_client_xact_id(arb_io_in_3_bits_payload_client_xact_id),
    .io_in_3_bits_payload_voluntary(arb_io_in_3_bits_payload_voluntary),
    .io_in_3_bits_payload_r_type(arb_io_in_3_bits_payload_r_type),
    .io_in_3_bits_payload_data(arb_io_in_3_bits_payload_data),
    .io_out_ready(arb_io_out_ready),
    .io_out_valid(arb_io_out_valid),
    .io_out_bits_header_src(arb_io_out_bits_header_src),
    .io_out_bits_header_dst(arb_io_out_bits_header_dst),
    .io_out_bits_payload_addr_beat(arb_io_out_bits_payload_addr_beat),
    .io_out_bits_payload_addr_block(arb_io_out_bits_payload_addr_block),
    .io_out_bits_payload_client_xact_id(arb_io_out_bits_payload_client_xact_id),
    .io_out_bits_payload_voluntary(arb_io_out_bits_payload_voluntary),
    .io_out_bits_payload_r_type(arb_io_out_bits_payload_r_type),
    .io_out_bits_payload_data(arb_io_out_bits_payload_data),
    .io_chosen(arb_io_chosen)
  );
  assign io_in_0_ready = arb_io_in_0_ready;
  assign io_in_1_ready = arb_io_in_1_ready;
  assign io_in_2_ready = arb_io_in_2_ready;
  assign io_in_3_ready = arb_io_in_3_ready;
  assign io_out_0_valid = T_1622;
  assign io_out_0_bits_header_src = arb_io_out_bits_header_src;
  assign io_out_0_bits_header_dst = arb_io_out_bits_header_dst;
  assign io_out_0_bits_payload_addr_beat = arb_io_out_bits_payload_addr_beat;
  assign io_out_0_bits_payload_addr_block = arb_io_out_bits_payload_addr_block;
  assign io_out_0_bits_payload_client_xact_id = arb_io_out_bits_payload_client_xact_id;
  assign io_out_0_bits_payload_voluntary = arb_io_out_bits_payload_voluntary;
  assign io_out_0_bits_payload_r_type = arb_io_out_bits_payload_r_type;
  assign io_out_0_bits_payload_data = arb_io_out_bits_payload_data;
  assign io_out_1_valid = T_1625;
  assign io_out_1_bits_header_src = arb_io_out_bits_header_src;
  assign io_out_1_bits_header_dst = arb_io_out_bits_header_dst;
  assign io_out_1_bits_payload_addr_beat = arb_io_out_bits_payload_addr_beat;
  assign io_out_1_bits_payload_addr_block = arb_io_out_bits_payload_addr_block;
  assign io_out_1_bits_payload_client_xact_id = arb_io_out_bits_payload_client_xact_id;
  assign io_out_1_bits_payload_voluntary = arb_io_out_bits_payload_voluntary;
  assign io_out_1_bits_payload_r_type = arb_io_out_bits_payload_r_type;
  assign io_out_1_bits_payload_data = arb_io_out_bits_payload_data;
  assign io_out_2_valid = T_1628;
  assign io_out_2_bits_header_src = arb_io_out_bits_header_src;
  assign io_out_2_bits_header_dst = arb_io_out_bits_header_dst;
  assign io_out_2_bits_payload_addr_beat = arb_io_out_bits_payload_addr_beat;
  assign io_out_2_bits_payload_addr_block = arb_io_out_bits_payload_addr_block;
  assign io_out_2_bits_payload_client_xact_id = arb_io_out_bits_payload_client_xact_id;
  assign io_out_2_bits_payload_voluntary = arb_io_out_bits_payload_voluntary;
  assign io_out_2_bits_payload_r_type = arb_io_out_bits_payload_r_type;
  assign io_out_2_bits_payload_data = arb_io_out_bits_payload_data;
  assign io_out_3_valid = T_1631;
  assign io_out_3_bits_header_src = arb_io_out_bits_header_src;
  assign io_out_3_bits_header_dst = arb_io_out_bits_header_dst;
  assign io_out_3_bits_payload_addr_beat = arb_io_out_bits_payload_addr_beat;
  assign io_out_3_bits_payload_addr_block = arb_io_out_bits_payload_addr_block;
  assign io_out_3_bits_payload_client_xact_id = arb_io_out_bits_payload_client_xact_id;
  assign io_out_3_bits_payload_voluntary = arb_io_out_bits_payload_voluntary;
  assign io_out_3_bits_payload_r_type = arb_io_out_bits_payload_r_type;
  assign io_out_3_bits_payload_data = arb_io_out_bits_payload_data;
  assign arb_clk = clk;
  assign arb_reset = reset;
  assign arb_io_in_0_valid = io_in_0_valid;
  assign arb_io_in_0_bits_header_src = io_in_0_bits_header_src;
  assign arb_io_in_0_bits_header_dst = io_in_0_bits_header_dst;
  assign arb_io_in_0_bits_payload_addr_beat = io_in_0_bits_payload_addr_beat;
  assign arb_io_in_0_bits_payload_addr_block = io_in_0_bits_payload_addr_block;
  assign arb_io_in_0_bits_payload_client_xact_id = io_in_0_bits_payload_client_xact_id;
  assign arb_io_in_0_bits_payload_voluntary = io_in_0_bits_payload_voluntary;
  assign arb_io_in_0_bits_payload_r_type = io_in_0_bits_payload_r_type;
  assign arb_io_in_0_bits_payload_data = io_in_0_bits_payload_data;
  assign arb_io_in_1_valid = io_in_1_valid;
  assign arb_io_in_1_bits_header_src = io_in_1_bits_header_src;
  assign arb_io_in_1_bits_header_dst = io_in_1_bits_header_dst;
  assign arb_io_in_1_bits_payload_addr_beat = io_in_1_bits_payload_addr_beat;
  assign arb_io_in_1_bits_payload_addr_block = io_in_1_bits_payload_addr_block;
  assign arb_io_in_1_bits_payload_client_xact_id = io_in_1_bits_payload_client_xact_id;
  assign arb_io_in_1_bits_payload_voluntary = io_in_1_bits_payload_voluntary;
  assign arb_io_in_1_bits_payload_r_type = io_in_1_bits_payload_r_type;
  assign arb_io_in_1_bits_payload_data = io_in_1_bits_payload_data;
  assign arb_io_in_2_valid = io_in_2_valid;
  assign arb_io_in_2_bits_header_src = io_in_2_bits_header_src;
  assign arb_io_in_2_bits_header_dst = io_in_2_bits_header_dst;
  assign arb_io_in_2_bits_payload_addr_beat = io_in_2_bits_payload_addr_beat;
  assign arb_io_in_2_bits_payload_addr_block = io_in_2_bits_payload_addr_block;
  assign arb_io_in_2_bits_payload_client_xact_id = io_in_2_bits_payload_client_xact_id;
  assign arb_io_in_2_bits_payload_voluntary = io_in_2_bits_payload_voluntary;
  assign arb_io_in_2_bits_payload_r_type = io_in_2_bits_payload_r_type;
  assign arb_io_in_2_bits_payload_data = io_in_2_bits_payload_data;
  assign arb_io_in_3_valid = io_in_3_valid;
  assign arb_io_in_3_bits_header_src = io_in_3_bits_header_src;
  assign arb_io_in_3_bits_header_dst = io_in_3_bits_header_dst;
  assign arb_io_in_3_bits_payload_addr_beat = io_in_3_bits_payload_addr_beat;
  assign arb_io_in_3_bits_payload_addr_block = io_in_3_bits_payload_addr_block;
  assign arb_io_in_3_bits_payload_client_xact_id = io_in_3_bits_payload_client_xact_id;
  assign arb_io_in_3_bits_payload_voluntary = io_in_3_bits_payload_voluntary;
  assign arb_io_in_3_bits_payload_r_type = io_in_3_bits_payload_r_type;
  assign arb_io_in_3_bits_payload_data = io_in_3_bits_payload_data;
  assign arb_io_out_ready = GEN_0;
  assign GEN_0 = GEN_3;
  assign GEN_1 = 2'h1 == arb_io_out_bits_header_dst ? io_out_1_ready : io_out_0_ready;
  assign GEN_2 = 2'h2 == arb_io_out_bits_header_dst ? io_out_2_ready : GEN_1;
  assign GEN_3 = 2'h3 == arb_io_out_bits_header_dst ? io_out_3_ready : GEN_2;
  assign T_1621 = arb_io_out_bits_header_dst == 2'h0;
  assign T_1622 = arb_io_out_valid & T_1621;
  assign T_1624 = arb_io_out_bits_header_dst == 2'h1;
  assign T_1625 = arb_io_out_valid & T_1624;
  assign T_1627 = arb_io_out_bits_header_dst == 2'h2;
  assign T_1628 = arb_io_out_valid & T_1627;
  assign T_1630 = arb_io_out_bits_header_dst == 2'h3;
  assign T_1631 = arb_io_out_valid & T_1630;
endmodule
module LockingRRArbiter_2(
  input   clk,
  input   reset,
  output  io_in_0_ready,
  input   io_in_0_valid,
  input  [1:0] io_in_0_bits_header_src,
  input  [1:0] io_in_0_bits_header_dst,
  input  [25:0] io_in_0_bits_payload_addr_block,
  input  [1:0] io_in_0_bits_payload_p_type,
  output  io_in_1_ready,
  input   io_in_1_valid,
  input  [1:0] io_in_1_bits_header_src,
  input  [1:0] io_in_1_bits_header_dst,
  input  [25:0] io_in_1_bits_payload_addr_block,
  input  [1:0] io_in_1_bits_payload_p_type,
  output  io_in_2_ready,
  input   io_in_2_valid,
  input  [1:0] io_in_2_bits_header_src,
  input  [1:0] io_in_2_bits_header_dst,
  input  [25:0] io_in_2_bits_payload_addr_block,
  input  [1:0] io_in_2_bits_payload_p_type,
  output  io_in_3_ready,
  input   io_in_3_valid,
  input  [1:0] io_in_3_bits_header_src,
  input  [1:0] io_in_3_bits_header_dst,
  input  [25:0] io_in_3_bits_payload_addr_block,
  input  [1:0] io_in_3_bits_payload_p_type,
  input   io_out_ready,
  output  io_out_valid,
  output [1:0] io_out_bits_header_src,
  output [1:0] io_out_bits_header_dst,
  output [25:0] io_out_bits_payload_addr_block,
  output [1:0] io_out_bits_payload_p_type,
  output [1:0] io_chosen
);
  wire [1:0] choice;
  wire  GEN_0;
  wire  GEN_5;
  wire  GEN_6;
  wire  GEN_7;
  wire [1:0] GEN_1;
  wire [1:0] GEN_8;
  wire [1:0] GEN_9;
  wire [1:0] GEN_10;
  wire [1:0] GEN_2;
  wire [1:0] GEN_11;
  wire [1:0] GEN_12;
  wire [1:0] GEN_13;
  wire [25:0] GEN_3;
  wire [25:0] GEN_14;
  wire [25:0] GEN_15;
  wire [25:0] GEN_16;
  wire [1:0] GEN_4;
  wire [1:0] GEN_17;
  wire [1:0] GEN_18;
  wire [1:0] GEN_19;
  wire  T_1066;
  reg [1:0] lastGrant;
  reg [31:0] GEN_27;
  wire [1:0] GEN_20;
  wire  T_1069;
  wire  T_1071;
  wire  T_1073;
  wire  T_1075;
  wire  T_1076;
  wire  T_1077;
  wire  T_1080;
  wire  T_1081;
  wire  T_1082;
  wire  T_1083;
  wire  T_1084;
  wire  T_1088;
  wire  T_1090;
  wire  T_1092;
  wire  T_1094;
  wire  T_1096;
  wire  T_1098;
  wire  T_1102;
  wire  T_1103;
  wire  T_1104;
  wire  T_1105;
  wire  T_1106;
  wire  T_1107;
  wire  T_1108;
  wire  T_1109;
  wire  T_1110;
  wire [1:0] GEN_21;
  wire [1:0] GEN_22;
  wire [1:0] GEN_23;
  wire [1:0] GEN_24;
  wire [1:0] GEN_25;
  wire [1:0] GEN_26;
  assign io_in_0_ready = T_1107;
  assign io_in_1_ready = T_1108;
  assign io_in_2_ready = T_1109;
  assign io_in_3_ready = T_1110;
  assign io_out_valid = GEN_0;
  assign io_out_bits_header_src = GEN_1;
  assign io_out_bits_header_dst = GEN_2;
  assign io_out_bits_payload_addr_block = GEN_3;
  assign io_out_bits_payload_p_type = GEN_4;
  assign io_chosen = choice;
  assign choice = GEN_26;
  assign GEN_0 = GEN_7;
  assign GEN_5 = 2'h1 == io_chosen ? io_in_1_valid : io_in_0_valid;
  assign GEN_6 = 2'h2 == io_chosen ? io_in_2_valid : GEN_5;
  assign GEN_7 = 2'h3 == io_chosen ? io_in_3_valid : GEN_6;
  assign GEN_1 = GEN_10;
  assign GEN_8 = 2'h1 == io_chosen ? io_in_1_bits_header_src : io_in_0_bits_header_src;
  assign GEN_9 = 2'h2 == io_chosen ? io_in_2_bits_header_src : GEN_8;
  assign GEN_10 = 2'h3 == io_chosen ? io_in_3_bits_header_src : GEN_9;
  assign GEN_2 = GEN_13;
  assign GEN_11 = 2'h1 == io_chosen ? io_in_1_bits_header_dst : io_in_0_bits_header_dst;
  assign GEN_12 = 2'h2 == io_chosen ? io_in_2_bits_header_dst : GEN_11;
  assign GEN_13 = 2'h3 == io_chosen ? io_in_3_bits_header_dst : GEN_12;
  assign GEN_3 = GEN_16;
  assign GEN_14 = 2'h1 == io_chosen ? io_in_1_bits_payload_addr_block : io_in_0_bits_payload_addr_block;
  assign GEN_15 = 2'h2 == io_chosen ? io_in_2_bits_payload_addr_block : GEN_14;
  assign GEN_16 = 2'h3 == io_chosen ? io_in_3_bits_payload_addr_block : GEN_15;
  assign GEN_4 = GEN_19;
  assign GEN_17 = 2'h1 == io_chosen ? io_in_1_bits_payload_p_type : io_in_0_bits_payload_p_type;
  assign GEN_18 = 2'h2 == io_chosen ? io_in_2_bits_payload_p_type : GEN_17;
  assign GEN_19 = 2'h3 == io_chosen ? io_in_3_bits_payload_p_type : GEN_18;
  assign T_1066 = io_out_ready & io_out_valid;
  assign GEN_20 = T_1066 ? io_chosen : lastGrant;
  assign T_1069 = 2'h1 > lastGrant;
  assign T_1071 = 2'h2 > lastGrant;
  assign T_1073 = 2'h3 > lastGrant;
  assign T_1075 = io_in_1_valid & T_1069;
  assign T_1076 = io_in_2_valid & T_1071;
  assign T_1077 = io_in_3_valid & T_1073;
  assign T_1080 = T_1075 | T_1076;
  assign T_1081 = T_1080 | T_1077;
  assign T_1082 = T_1081 | io_in_0_valid;
  assign T_1083 = T_1082 | io_in_1_valid;
  assign T_1084 = T_1083 | io_in_2_valid;
  assign T_1088 = T_1075 == 1'h0;
  assign T_1090 = T_1080 == 1'h0;
  assign T_1092 = T_1081 == 1'h0;
  assign T_1094 = T_1082 == 1'h0;
  assign T_1096 = T_1083 == 1'h0;
  assign T_1098 = T_1084 == 1'h0;
  assign T_1102 = T_1069 | T_1094;
  assign T_1103 = T_1088 & T_1071;
  assign T_1104 = T_1103 | T_1096;
  assign T_1105 = T_1090 & T_1073;
  assign T_1106 = T_1105 | T_1098;
  assign T_1107 = T_1092 & io_out_ready;
  assign T_1108 = T_1102 & io_out_ready;
  assign T_1109 = T_1104 & io_out_ready;
  assign T_1110 = T_1106 & io_out_ready;
  assign GEN_21 = io_in_2_valid ? 2'h2 : 2'h3;
  assign GEN_22 = io_in_1_valid ? 2'h1 : GEN_21;
  assign GEN_23 = io_in_0_valid ? 2'h0 : GEN_22;
  assign GEN_24 = T_1077 ? 2'h3 : GEN_23;
  assign GEN_25 = T_1076 ? 2'h2 : GEN_24;
  assign GEN_26 = T_1075 ? 2'h1 : GEN_25;
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifndef verilator
      #0.002;
    `endif
  `ifdef RANDOMIZE
  GEN_27 = {1{$random}};
  lastGrant = GEN_27[1:0];
  `endif
  end
`endif
  always @(posedge clk) begin
    if(1'h0) begin
    end else begin
      if(T_1066) begin
        lastGrant <= io_chosen;
      end
    end
  end
endmodule
module BasicBus_2(
  input   clk,
  input   reset,
  output  io_in_0_ready,
  input   io_in_0_valid,
  input  [1:0] io_in_0_bits_header_src,
  input  [1:0] io_in_0_bits_header_dst,
  input  [25:0] io_in_0_bits_payload_addr_block,
  input  [1:0] io_in_0_bits_payload_p_type,
  output  io_in_1_ready,
  input   io_in_1_valid,
  input  [1:0] io_in_1_bits_header_src,
  input  [1:0] io_in_1_bits_header_dst,
  input  [25:0] io_in_1_bits_payload_addr_block,
  input  [1:0] io_in_1_bits_payload_p_type,
  output  io_in_2_ready,
  input   io_in_2_valid,
  input  [1:0] io_in_2_bits_header_src,
  input  [1:0] io_in_2_bits_header_dst,
  input  [25:0] io_in_2_bits_payload_addr_block,
  input  [1:0] io_in_2_bits_payload_p_type,
  output  io_in_3_ready,
  input   io_in_3_valid,
  input  [1:0] io_in_3_bits_header_src,
  input  [1:0] io_in_3_bits_header_dst,
  input  [25:0] io_in_3_bits_payload_addr_block,
  input  [1:0] io_in_3_bits_payload_p_type,
  input   io_out_0_ready,
  output  io_out_0_valid,
  output [1:0] io_out_0_bits_header_src,
  output [1:0] io_out_0_bits_header_dst,
  output [25:0] io_out_0_bits_payload_addr_block,
  output [1:0] io_out_0_bits_payload_p_type,
  input   io_out_1_ready,
  output  io_out_1_valid,
  output [1:0] io_out_1_bits_header_src,
  output [1:0] io_out_1_bits_header_dst,
  output [25:0] io_out_1_bits_payload_addr_block,
  output [1:0] io_out_1_bits_payload_p_type,
  input   io_out_2_ready,
  output  io_out_2_valid,
  output [1:0] io_out_2_bits_header_src,
  output [1:0] io_out_2_bits_header_dst,
  output [25:0] io_out_2_bits_payload_addr_block,
  output [1:0] io_out_2_bits_payload_p_type,
  input   io_out_3_ready,
  output  io_out_3_valid,
  output [1:0] io_out_3_bits_header_src,
  output [1:0] io_out_3_bits_header_dst,
  output [25:0] io_out_3_bits_payload_addr_block,
  output [1:0] io_out_3_bits_payload_p_type
);
  wire  arb_clk;
  wire  arb_reset;
  wire  arb_io_in_0_ready;
  wire  arb_io_in_0_valid;
  wire [1:0] arb_io_in_0_bits_header_src;
  wire [1:0] arb_io_in_0_bits_header_dst;
  wire [25:0] arb_io_in_0_bits_payload_addr_block;
  wire [1:0] arb_io_in_0_bits_payload_p_type;
  wire  arb_io_in_1_ready;
  wire  arb_io_in_1_valid;
  wire [1:0] arb_io_in_1_bits_header_src;
  wire [1:0] arb_io_in_1_bits_header_dst;
  wire [25:0] arb_io_in_1_bits_payload_addr_block;
  wire [1:0] arb_io_in_1_bits_payload_p_type;
  wire  arb_io_in_2_ready;
  wire  arb_io_in_2_valid;
  wire [1:0] arb_io_in_2_bits_header_src;
  wire [1:0] arb_io_in_2_bits_header_dst;
  wire [25:0] arb_io_in_2_bits_payload_addr_block;
  wire [1:0] arb_io_in_2_bits_payload_p_type;
  wire  arb_io_in_3_ready;
  wire  arb_io_in_3_valid;
  wire [1:0] arb_io_in_3_bits_header_src;
  wire [1:0] arb_io_in_3_bits_header_dst;
  wire [25:0] arb_io_in_3_bits_payload_addr_block;
  wire [1:0] arb_io_in_3_bits_payload_p_type;
  wire  arb_io_out_ready;
  wire  arb_io_out_valid;
  wire [1:0] arb_io_out_bits_header_src;
  wire [1:0] arb_io_out_bits_header_dst;
  wire [25:0] arb_io_out_bits_payload_addr_block;
  wire [1:0] arb_io_out_bits_payload_p_type;
  wire [1:0] arb_io_chosen;
  wire  GEN_0;
  wire  GEN_1;
  wire  GEN_2;
  wire  GEN_3;
  wire  T_1437;
  wire  T_1438;
  wire  T_1440;
  wire  T_1441;
  wire  T_1443;
  wire  T_1444;
  wire  T_1446;
  wire  T_1447;
  LockingRRArbiter_2 arb (
    .clk(arb_clk),
    .reset(arb_reset),
    .io_in_0_ready(arb_io_in_0_ready),
    .io_in_0_valid(arb_io_in_0_valid),
    .io_in_0_bits_header_src(arb_io_in_0_bits_header_src),
    .io_in_0_bits_header_dst(arb_io_in_0_bits_header_dst),
    .io_in_0_bits_payload_addr_block(arb_io_in_0_bits_payload_addr_block),
    .io_in_0_bits_payload_p_type(arb_io_in_0_bits_payload_p_type),
    .io_in_1_ready(arb_io_in_1_ready),
    .io_in_1_valid(arb_io_in_1_valid),
    .io_in_1_bits_header_src(arb_io_in_1_bits_header_src),
    .io_in_1_bits_header_dst(arb_io_in_1_bits_header_dst),
    .io_in_1_bits_payload_addr_block(arb_io_in_1_bits_payload_addr_block),
    .io_in_1_bits_payload_p_type(arb_io_in_1_bits_payload_p_type),
    .io_in_2_ready(arb_io_in_2_ready),
    .io_in_2_valid(arb_io_in_2_valid),
    .io_in_2_bits_header_src(arb_io_in_2_bits_header_src),
    .io_in_2_bits_header_dst(arb_io_in_2_bits_header_dst),
    .io_in_2_bits_payload_addr_block(arb_io_in_2_bits_payload_addr_block),
    .io_in_2_bits_payload_p_type(arb_io_in_2_bits_payload_p_type),
    .io_in_3_ready(arb_io_in_3_ready),
    .io_in_3_valid(arb_io_in_3_valid),
    .io_in_3_bits_header_src(arb_io_in_3_bits_header_src),
    .io_in_3_bits_header_dst(arb_io_in_3_bits_header_dst),
    .io_in_3_bits_payload_addr_block(arb_io_in_3_bits_payload_addr_block),
    .io_in_3_bits_payload_p_type(arb_io_in_3_bits_payload_p_type),
    .io_out_ready(arb_io_out_ready),
    .io_out_valid(arb_io_out_valid),
    .io_out_bits_header_src(arb_io_out_bits_header_src),
    .io_out_bits_header_dst(arb_io_out_bits_header_dst),
    .io_out_bits_payload_addr_block(arb_io_out_bits_payload_addr_block),
    .io_out_bits_payload_p_type(arb_io_out_bits_payload_p_type),
    .io_chosen(arb_io_chosen)
  );
  assign io_in_0_ready = arb_io_in_0_ready;
  assign io_in_1_ready = arb_io_in_1_ready;
  assign io_in_2_ready = arb_io_in_2_ready;
  assign io_in_3_ready = arb_io_in_3_ready;
  assign io_out_0_valid = T_1438;
  assign io_out_0_bits_header_src = arb_io_out_bits_header_src;
  assign io_out_0_bits_header_dst = arb_io_out_bits_header_dst;
  assign io_out_0_bits_payload_addr_block = arb_io_out_bits_payload_addr_block;
  assign io_out_0_bits_payload_p_type = arb_io_out_bits_payload_p_type;
  assign io_out_1_valid = T_1441;
  assign io_out_1_bits_header_src = arb_io_out_bits_header_src;
  assign io_out_1_bits_header_dst = arb_io_out_bits_header_dst;
  assign io_out_1_bits_payload_addr_block = arb_io_out_bits_payload_addr_block;
  assign io_out_1_bits_payload_p_type = arb_io_out_bits_payload_p_type;
  assign io_out_2_valid = T_1444;
  assign io_out_2_bits_header_src = arb_io_out_bits_header_src;
  assign io_out_2_bits_header_dst = arb_io_out_bits_header_dst;
  assign io_out_2_bits_payload_addr_block = arb_io_out_bits_payload_addr_block;
  assign io_out_2_bits_payload_p_type = arb_io_out_bits_payload_p_type;
  assign io_out_3_valid = T_1447;
  assign io_out_3_bits_header_src = arb_io_out_bits_header_src;
  assign io_out_3_bits_header_dst = arb_io_out_bits_header_dst;
  assign io_out_3_bits_payload_addr_block = arb_io_out_bits_payload_addr_block;
  assign io_out_3_bits_payload_p_type = arb_io_out_bits_payload_p_type;
  assign arb_clk = clk;
  assign arb_reset = reset;
  assign arb_io_in_0_valid = io_in_0_valid;
  assign arb_io_in_0_bits_header_src = io_in_0_bits_header_src;
  assign arb_io_in_0_bits_header_dst = io_in_0_bits_header_dst;
  assign arb_io_in_0_bits_payload_addr_block = io_in_0_bits_payload_addr_block;
  assign arb_io_in_0_bits_payload_p_type = io_in_0_bits_payload_p_type;
  assign arb_io_in_1_valid = io_in_1_valid;
  assign arb_io_in_1_bits_header_src = io_in_1_bits_header_src;
  assign arb_io_in_1_bits_header_dst = io_in_1_bits_header_dst;
  assign arb_io_in_1_bits_payload_addr_block = io_in_1_bits_payload_addr_block;
  assign arb_io_in_1_bits_payload_p_type = io_in_1_bits_payload_p_type;
  assign arb_io_in_2_valid = io_in_2_valid;
  assign arb_io_in_2_bits_header_src = io_in_2_bits_header_src;
  assign arb_io_in_2_bits_header_dst = io_in_2_bits_header_dst;
  assign arb_io_in_2_bits_payload_addr_block = io_in_2_bits_payload_addr_block;
  assign arb_io_in_2_bits_payload_p_type = io_in_2_bits_payload_p_type;
  assign arb_io_in_3_valid = io_in_3_valid;
  assign arb_io_in_3_bits_header_src = io_in_3_bits_header_src;
  assign arb_io_in_3_bits_header_dst = io_in_3_bits_header_dst;
  assign arb_io_in_3_bits_payload_addr_block = io_in_3_bits_payload_addr_block;
  assign arb_io_in_3_bits_payload_p_type = io_in_3_bits_payload_p_type;
  assign arb_io_out_ready = GEN_0;
  assign GEN_0 = GEN_3;
  assign GEN_1 = 2'h1 == arb_io_out_bits_header_dst ? io_out_1_ready : io_out_0_ready;
  assign GEN_2 = 2'h2 == arb_io_out_bits_header_dst ? io_out_2_ready : GEN_1;
  assign GEN_3 = 2'h3 == arb_io_out_bits_header_dst ? io_out_3_ready : GEN_2;
  assign T_1437 = arb_io_out_bits_header_dst == 2'h0;
  assign T_1438 = arb_io_out_valid & T_1437;
  assign T_1440 = arb_io_out_bits_header_dst == 2'h1;
  assign T_1441 = arb_io_out_valid & T_1440;
  assign T_1443 = arb_io_out_bits_header_dst == 2'h2;
  assign T_1444 = arb_io_out_valid & T_1443;
  assign T_1446 = arb_io_out_bits_header_dst == 2'h3;
  assign T_1447 = arb_io_out_valid & T_1446;
endmodule
module LockingRRArbiter_3(
  input   clk,
  input   reset,
  output  io_in_0_ready,
  input   io_in_0_valid,
  input  [1:0] io_in_0_bits_header_src,
  input  [1:0] io_in_0_bits_header_dst,
  input  [2:0] io_in_0_bits_payload_addr_beat,
  input   io_in_0_bits_payload_client_xact_id,
  input  [3:0] io_in_0_bits_payload_manager_xact_id,
  input   io_in_0_bits_payload_is_builtin_type,
  input  [3:0] io_in_0_bits_payload_g_type,
  input  [63:0] io_in_0_bits_payload_data,
  output  io_in_1_ready,
  input   io_in_1_valid,
  input  [1:0] io_in_1_bits_header_src,
  input  [1:0] io_in_1_bits_header_dst,
  input  [2:0] io_in_1_bits_payload_addr_beat,
  input   io_in_1_bits_payload_client_xact_id,
  input  [3:0] io_in_1_bits_payload_manager_xact_id,
  input   io_in_1_bits_payload_is_builtin_type,
  input  [3:0] io_in_1_bits_payload_g_type,
  input  [63:0] io_in_1_bits_payload_data,
  output  io_in_2_ready,
  input   io_in_2_valid,
  input  [1:0] io_in_2_bits_header_src,
  input  [1:0] io_in_2_bits_header_dst,
  input  [2:0] io_in_2_bits_payload_addr_beat,
  input   io_in_2_bits_payload_client_xact_id,
  input  [3:0] io_in_2_bits_payload_manager_xact_id,
  input   io_in_2_bits_payload_is_builtin_type,
  input  [3:0] io_in_2_bits_payload_g_type,
  input  [63:0] io_in_2_bits_payload_data,
  output  io_in_3_ready,
  input   io_in_3_valid,
  input  [1:0] io_in_3_bits_header_src,
  input  [1:0] io_in_3_bits_header_dst,
  input  [2:0] io_in_3_bits_payload_addr_beat,
  input   io_in_3_bits_payload_client_xact_id,
  input  [3:0] io_in_3_bits_payload_manager_xact_id,
  input   io_in_3_bits_payload_is_builtin_type,
  input  [3:0] io_in_3_bits_payload_g_type,
  input  [63:0] io_in_3_bits_payload_data,
  input   io_out_ready,
  output  io_out_valid,
  output [1:0] io_out_bits_header_src,
  output [1:0] io_out_bits_header_dst,
  output [2:0] io_out_bits_payload_addr_beat,
  output  io_out_bits_payload_client_xact_id,
  output [3:0] io_out_bits_payload_manager_xact_id,
  output  io_out_bits_payload_is_builtin_type,
  output [3:0] io_out_bits_payload_g_type,
  output [63:0] io_out_bits_payload_data,
  output [1:0] io_chosen
);
  wire [1:0] choice;
  wire  GEN_0;
  wire  GEN_9;
  wire  GEN_10;
  wire  GEN_11;
  wire [1:0] GEN_1;
  wire [1:0] GEN_12;
  wire [1:0] GEN_13;
  wire [1:0] GEN_14;
  wire [1:0] GEN_2;
  wire [1:0] GEN_15;
  wire [1:0] GEN_16;
  wire [1:0] GEN_17;
  wire [2:0] GEN_3;
  wire [2:0] GEN_18;
  wire [2:0] GEN_19;
  wire [2:0] GEN_20;
  wire  GEN_4;
  wire  GEN_21;
  wire  GEN_22;
  wire  GEN_23;
  wire [3:0] GEN_5;
  wire [3:0] GEN_24;
  wire [3:0] GEN_25;
  wire [3:0] GEN_26;
  wire  GEN_6;
  wire  GEN_27;
  wire  GEN_28;
  wire  GEN_29;
  wire [3:0] GEN_7;
  wire [3:0] GEN_30;
  wire [3:0] GEN_31;
  wire [3:0] GEN_32;
  wire [63:0] GEN_8;
  wire [63:0] GEN_33;
  wire [63:0] GEN_34;
  wire [63:0] GEN_35;
  reg [2:0] T_1202;
  reg [31:0] GEN_47;
  reg [1:0] T_1204;
  reg [31:0] GEN_48;
  wire  T_1206;
  wire [2:0] T_1214_0;
  wire [3:0] GEN_46;
  wire  T_1216;
  wire  T_1217;
  wire  T_1218;
  wire  T_1219;
  wire  T_1220;
  wire  T_1222;
  wire  T_1223;
  wire [3:0] T_1227;
  wire [2:0] T_1228;
  wire [1:0] GEN_36;
  wire [2:0] GEN_37;
  wire [1:0] GEN_38;
  reg [1:0] lastGrant;
  reg [31:0] GEN_49;
  wire [1:0] GEN_39;
  wire  T_1233;
  wire  T_1235;
  wire  T_1237;
  wire  T_1239;
  wire  T_1240;
  wire  T_1241;
  wire  T_1244;
  wire  T_1245;
  wire  T_1246;
  wire  T_1247;
  wire  T_1248;
  wire  T_1252;
  wire  T_1254;
  wire  T_1256;
  wire  T_1258;
  wire  T_1260;
  wire  T_1262;
  wire  T_1266;
  wire  T_1267;
  wire  T_1268;
  wire  T_1269;
  wire  T_1270;
  wire  T_1272;
  wire  T_1273;
  wire  T_1274;
  wire  T_1276;
  wire  T_1277;
  wire  T_1278;
  wire  T_1280;
  wire  T_1281;
  wire  T_1282;
  wire  T_1284;
  wire  T_1285;
  wire  T_1286;
  wire [1:0] GEN_40;
  wire [1:0] GEN_41;
  wire [1:0] GEN_42;
  wire [1:0] GEN_43;
  wire [1:0] GEN_44;
  wire [1:0] GEN_45;
  assign io_in_0_ready = T_1274;
  assign io_in_1_ready = T_1278;
  assign io_in_2_ready = T_1282;
  assign io_in_3_ready = T_1286;
  assign io_out_valid = GEN_0;
  assign io_out_bits_header_src = GEN_1;
  assign io_out_bits_header_dst = GEN_2;
  assign io_out_bits_payload_addr_beat = GEN_3;
  assign io_out_bits_payload_client_xact_id = GEN_4;
  assign io_out_bits_payload_manager_xact_id = GEN_5;
  assign io_out_bits_payload_is_builtin_type = GEN_6;
  assign io_out_bits_payload_g_type = GEN_7;
  assign io_out_bits_payload_data = GEN_8;
  assign io_chosen = GEN_38;
  assign choice = GEN_45;
  assign GEN_0 = GEN_11;
  assign GEN_9 = 2'h1 == io_chosen ? io_in_1_valid : io_in_0_valid;
  assign GEN_10 = 2'h2 == io_chosen ? io_in_2_valid : GEN_9;
  assign GEN_11 = 2'h3 == io_chosen ? io_in_3_valid : GEN_10;
  assign GEN_1 = GEN_14;
  assign GEN_12 = 2'h1 == io_chosen ? io_in_1_bits_header_src : io_in_0_bits_header_src;
  assign GEN_13 = 2'h2 == io_chosen ? io_in_2_bits_header_src : GEN_12;
  assign GEN_14 = 2'h3 == io_chosen ? io_in_3_bits_header_src : GEN_13;
  assign GEN_2 = GEN_17;
  assign GEN_15 = 2'h1 == io_chosen ? io_in_1_bits_header_dst : io_in_0_bits_header_dst;
  assign GEN_16 = 2'h2 == io_chosen ? io_in_2_bits_header_dst : GEN_15;
  assign GEN_17 = 2'h3 == io_chosen ? io_in_3_bits_header_dst : GEN_16;
  assign GEN_3 = GEN_20;
  assign GEN_18 = 2'h1 == io_chosen ? io_in_1_bits_payload_addr_beat : io_in_0_bits_payload_addr_beat;
  assign GEN_19 = 2'h2 == io_chosen ? io_in_2_bits_payload_addr_beat : GEN_18;
  assign GEN_20 = 2'h3 == io_chosen ? io_in_3_bits_payload_addr_beat : GEN_19;
  assign GEN_4 = GEN_23;
  assign GEN_21 = 2'h1 == io_chosen ? io_in_1_bits_payload_client_xact_id : io_in_0_bits_payload_client_xact_id;
  assign GEN_22 = 2'h2 == io_chosen ? io_in_2_bits_payload_client_xact_id : GEN_21;
  assign GEN_23 = 2'h3 == io_chosen ? io_in_3_bits_payload_client_xact_id : GEN_22;
  assign GEN_5 = GEN_26;
  assign GEN_24 = 2'h1 == io_chosen ? io_in_1_bits_payload_manager_xact_id : io_in_0_bits_payload_manager_xact_id;
  assign GEN_25 = 2'h2 == io_chosen ? io_in_2_bits_payload_manager_xact_id : GEN_24;
  assign GEN_26 = 2'h3 == io_chosen ? io_in_3_bits_payload_manager_xact_id : GEN_25;
  assign GEN_6 = GEN_29;
  assign GEN_27 = 2'h1 == io_chosen ? io_in_1_bits_payload_is_builtin_type : io_in_0_bits_payload_is_builtin_type;
  assign GEN_28 = 2'h2 == io_chosen ? io_in_2_bits_payload_is_builtin_type : GEN_27;
  assign GEN_29 = 2'h3 == io_chosen ? io_in_3_bits_payload_is_builtin_type : GEN_28;
  assign GEN_7 = GEN_32;
  assign GEN_30 = 2'h1 == io_chosen ? io_in_1_bits_payload_g_type : io_in_0_bits_payload_g_type;
  assign GEN_31 = 2'h2 == io_chosen ? io_in_2_bits_payload_g_type : GEN_30;
  assign GEN_32 = 2'h3 == io_chosen ? io_in_3_bits_payload_g_type : GEN_31;
  assign GEN_8 = GEN_35;
  assign GEN_33 = 2'h1 == io_chosen ? io_in_1_bits_payload_data : io_in_0_bits_payload_data;
  assign GEN_34 = 2'h2 == io_chosen ? io_in_2_bits_payload_data : GEN_33;
  assign GEN_35 = 2'h3 == io_chosen ? io_in_3_bits_payload_data : GEN_34;
  assign T_1206 = T_1202 != 3'h0;
  assign T_1214_0 = 3'h5;
  assign GEN_46 = {{1'd0}, T_1214_0};
  assign T_1216 = io_out_bits_payload_g_type == GEN_46;
  assign T_1217 = io_out_bits_payload_g_type == 4'h0;
  assign T_1218 = io_out_bits_payload_g_type == 4'h1;
  assign T_1219 = T_1217 | T_1218;
  assign T_1220 = io_out_bits_payload_is_builtin_type ? T_1216 : T_1219;
  assign T_1222 = io_out_ready & io_out_valid;
  assign T_1223 = T_1222 & T_1220;
  assign T_1227 = T_1202 + 3'h1;
  assign T_1228 = T_1227[2:0];
  assign GEN_36 = T_1223 ? io_chosen : T_1204;
  assign GEN_37 = T_1223 ? T_1228 : T_1202;
  assign GEN_38 = T_1206 ? T_1204 : choice;
  assign GEN_39 = T_1222 ? io_chosen : lastGrant;
  assign T_1233 = 2'h1 > lastGrant;
  assign T_1235 = 2'h2 > lastGrant;
  assign T_1237 = 2'h3 > lastGrant;
  assign T_1239 = io_in_1_valid & T_1233;
  assign T_1240 = io_in_2_valid & T_1235;
  assign T_1241 = io_in_3_valid & T_1237;
  assign T_1244 = T_1239 | T_1240;
  assign T_1245 = T_1244 | T_1241;
  assign T_1246 = T_1245 | io_in_0_valid;
  assign T_1247 = T_1246 | io_in_1_valid;
  assign T_1248 = T_1247 | io_in_2_valid;
  assign T_1252 = T_1239 == 1'h0;
  assign T_1254 = T_1244 == 1'h0;
  assign T_1256 = T_1245 == 1'h0;
  assign T_1258 = T_1246 == 1'h0;
  assign T_1260 = T_1247 == 1'h0;
  assign T_1262 = T_1248 == 1'h0;
  assign T_1266 = T_1233 | T_1258;
  assign T_1267 = T_1252 & T_1235;
  assign T_1268 = T_1267 | T_1260;
  assign T_1269 = T_1254 & T_1237;
  assign T_1270 = T_1269 | T_1262;
  assign T_1272 = T_1204 == 2'h0;
  assign T_1273 = T_1206 ? T_1272 : T_1256;
  assign T_1274 = T_1273 & io_out_ready;
  assign T_1276 = T_1204 == 2'h1;
  assign T_1277 = T_1206 ? T_1276 : T_1266;
  assign T_1278 = T_1277 & io_out_ready;
  assign T_1280 = T_1204 == 2'h2;
  assign T_1281 = T_1206 ? T_1280 : T_1268;
  assign T_1282 = T_1281 & io_out_ready;
  assign T_1284 = T_1204 == 2'h3;
  assign T_1285 = T_1206 ? T_1284 : T_1270;
  assign T_1286 = T_1285 & io_out_ready;
  assign GEN_40 = io_in_2_valid ? 2'h2 : 2'h3;
  assign GEN_41 = io_in_1_valid ? 2'h1 : GEN_40;
  assign GEN_42 = io_in_0_valid ? 2'h0 : GEN_41;
  assign GEN_43 = T_1241 ? 2'h3 : GEN_42;
  assign GEN_44 = T_1240 ? 2'h2 : GEN_43;
  assign GEN_45 = T_1239 ? 2'h1 : GEN_44;
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifndef verilator
      #0.002;
    `endif
  `ifdef RANDOMIZE
  GEN_47 = {1{$random}};
  T_1202 = GEN_47[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_48 = {1{$random}};
  T_1204 = GEN_48[1:0];
  `endif
  `ifdef RANDOMIZE
  GEN_49 = {1{$random}};
  lastGrant = GEN_49[1:0];
  `endif
  end
`endif
  always @(posedge clk) begin
    if(reset) begin
      T_1202 <= 3'h0;
    end else begin
      if(T_1223) begin
        T_1202 <= T_1228;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_1223) begin
        T_1204 <= io_chosen;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_1222) begin
        lastGrant <= io_chosen;
      end
    end
  end
endmodule
module BasicBus_3(
  input   clk,
  input   reset,
  output  io_in_0_ready,
  input   io_in_0_valid,
  input  [1:0] io_in_0_bits_header_src,
  input  [1:0] io_in_0_bits_header_dst,
  input  [2:0] io_in_0_bits_payload_addr_beat,
  input   io_in_0_bits_payload_client_xact_id,
  input  [3:0] io_in_0_bits_payload_manager_xact_id,
  input   io_in_0_bits_payload_is_builtin_type,
  input  [3:0] io_in_0_bits_payload_g_type,
  input  [63:0] io_in_0_bits_payload_data,
  output  io_in_1_ready,
  input   io_in_1_valid,
  input  [1:0] io_in_1_bits_header_src,
  input  [1:0] io_in_1_bits_header_dst,
  input  [2:0] io_in_1_bits_payload_addr_beat,
  input   io_in_1_bits_payload_client_xact_id,
  input  [3:0] io_in_1_bits_payload_manager_xact_id,
  input   io_in_1_bits_payload_is_builtin_type,
  input  [3:0] io_in_1_bits_payload_g_type,
  input  [63:0] io_in_1_bits_payload_data,
  output  io_in_2_ready,
  input   io_in_2_valid,
  input  [1:0] io_in_2_bits_header_src,
  input  [1:0] io_in_2_bits_header_dst,
  input  [2:0] io_in_2_bits_payload_addr_beat,
  input   io_in_2_bits_payload_client_xact_id,
  input  [3:0] io_in_2_bits_payload_manager_xact_id,
  input   io_in_2_bits_payload_is_builtin_type,
  input  [3:0] io_in_2_bits_payload_g_type,
  input  [63:0] io_in_2_bits_payload_data,
  output  io_in_3_ready,
  input   io_in_3_valid,
  input  [1:0] io_in_3_bits_header_src,
  input  [1:0] io_in_3_bits_header_dst,
  input  [2:0] io_in_3_bits_payload_addr_beat,
  input   io_in_3_bits_payload_client_xact_id,
  input  [3:0] io_in_3_bits_payload_manager_xact_id,
  input   io_in_3_bits_payload_is_builtin_type,
  input  [3:0] io_in_3_bits_payload_g_type,
  input  [63:0] io_in_3_bits_payload_data,
  input   io_out_0_ready,
  output  io_out_0_valid,
  output [1:0] io_out_0_bits_header_src,
  output [1:0] io_out_0_bits_header_dst,
  output [2:0] io_out_0_bits_payload_addr_beat,
  output  io_out_0_bits_payload_client_xact_id,
  output [3:0] io_out_0_bits_payload_manager_xact_id,
  output  io_out_0_bits_payload_is_builtin_type,
  output [3:0] io_out_0_bits_payload_g_type,
  output [63:0] io_out_0_bits_payload_data,
  input   io_out_1_ready,
  output  io_out_1_valid,
  output [1:0] io_out_1_bits_header_src,
  output [1:0] io_out_1_bits_header_dst,
  output [2:0] io_out_1_bits_payload_addr_beat,
  output  io_out_1_bits_payload_client_xact_id,
  output [3:0] io_out_1_bits_payload_manager_xact_id,
  output  io_out_1_bits_payload_is_builtin_type,
  output [3:0] io_out_1_bits_payload_g_type,
  output [63:0] io_out_1_bits_payload_data,
  input   io_out_2_ready,
  output  io_out_2_valid,
  output [1:0] io_out_2_bits_header_src,
  output [1:0] io_out_2_bits_header_dst,
  output [2:0] io_out_2_bits_payload_addr_beat,
  output  io_out_2_bits_payload_client_xact_id,
  output [3:0] io_out_2_bits_payload_manager_xact_id,
  output  io_out_2_bits_payload_is_builtin_type,
  output [3:0] io_out_2_bits_payload_g_type,
  output [63:0] io_out_2_bits_payload_data,
  input   io_out_3_ready,
  output  io_out_3_valid,
  output [1:0] io_out_3_bits_header_src,
  output [1:0] io_out_3_bits_header_dst,
  output [2:0] io_out_3_bits_payload_addr_beat,
  output  io_out_3_bits_payload_client_xact_id,
  output [3:0] io_out_3_bits_payload_manager_xact_id,
  output  io_out_3_bits_payload_is_builtin_type,
  output [3:0] io_out_3_bits_payload_g_type,
  output [63:0] io_out_3_bits_payload_data
);
  wire  arb_clk;
  wire  arb_reset;
  wire  arb_io_in_0_ready;
  wire  arb_io_in_0_valid;
  wire [1:0] arb_io_in_0_bits_header_src;
  wire [1:0] arb_io_in_0_bits_header_dst;
  wire [2:0] arb_io_in_0_bits_payload_addr_beat;
  wire  arb_io_in_0_bits_payload_client_xact_id;
  wire [3:0] arb_io_in_0_bits_payload_manager_xact_id;
  wire  arb_io_in_0_bits_payload_is_builtin_type;
  wire [3:0] arb_io_in_0_bits_payload_g_type;
  wire [63:0] arb_io_in_0_bits_payload_data;
  wire  arb_io_in_1_ready;
  wire  arb_io_in_1_valid;
  wire [1:0] arb_io_in_1_bits_header_src;
  wire [1:0] arb_io_in_1_bits_header_dst;
  wire [2:0] arb_io_in_1_bits_payload_addr_beat;
  wire  arb_io_in_1_bits_payload_client_xact_id;
  wire [3:0] arb_io_in_1_bits_payload_manager_xact_id;
  wire  arb_io_in_1_bits_payload_is_builtin_type;
  wire [3:0] arb_io_in_1_bits_payload_g_type;
  wire [63:0] arb_io_in_1_bits_payload_data;
  wire  arb_io_in_2_ready;
  wire  arb_io_in_2_valid;
  wire [1:0] arb_io_in_2_bits_header_src;
  wire [1:0] arb_io_in_2_bits_header_dst;
  wire [2:0] arb_io_in_2_bits_payload_addr_beat;
  wire  arb_io_in_2_bits_payload_client_xact_id;
  wire [3:0] arb_io_in_2_bits_payload_manager_xact_id;
  wire  arb_io_in_2_bits_payload_is_builtin_type;
  wire [3:0] arb_io_in_2_bits_payload_g_type;
  wire [63:0] arb_io_in_2_bits_payload_data;
  wire  arb_io_in_3_ready;
  wire  arb_io_in_3_valid;
  wire [1:0] arb_io_in_3_bits_header_src;
  wire [1:0] arb_io_in_3_bits_header_dst;
  wire [2:0] arb_io_in_3_bits_payload_addr_beat;
  wire  arb_io_in_3_bits_payload_client_xact_id;
  wire [3:0] arb_io_in_3_bits_payload_manager_xact_id;
  wire  arb_io_in_3_bits_payload_is_builtin_type;
  wire [3:0] arb_io_in_3_bits_payload_g_type;
  wire [63:0] arb_io_in_3_bits_payload_data;
  wire  arb_io_out_ready;
  wire  arb_io_out_valid;
  wire [1:0] arb_io_out_bits_header_src;
  wire [1:0] arb_io_out_bits_header_dst;
  wire [2:0] arb_io_out_bits_payload_addr_beat;
  wire  arb_io_out_bits_payload_client_xact_id;
  wire [3:0] arb_io_out_bits_payload_manager_xact_id;
  wire  arb_io_out_bits_payload_is_builtin_type;
  wire [3:0] arb_io_out_bits_payload_g_type;
  wire [63:0] arb_io_out_bits_payload_data;
  wire [1:0] arb_io_chosen;
  wire  GEN_0;
  wire  GEN_1;
  wire  GEN_2;
  wire  GEN_3;
  wire  T_1621;
  wire  T_1622;
  wire  T_1624;
  wire  T_1625;
  wire  T_1627;
  wire  T_1628;
  wire  T_1630;
  wire  T_1631;
  LockingRRArbiter_3 arb (
    .clk(arb_clk),
    .reset(arb_reset),
    .io_in_0_ready(arb_io_in_0_ready),
    .io_in_0_valid(arb_io_in_0_valid),
    .io_in_0_bits_header_src(arb_io_in_0_bits_header_src),
    .io_in_0_bits_header_dst(arb_io_in_0_bits_header_dst),
    .io_in_0_bits_payload_addr_beat(arb_io_in_0_bits_payload_addr_beat),
    .io_in_0_bits_payload_client_xact_id(arb_io_in_0_bits_payload_client_xact_id),
    .io_in_0_bits_payload_manager_xact_id(arb_io_in_0_bits_payload_manager_xact_id),
    .io_in_0_bits_payload_is_builtin_type(arb_io_in_0_bits_payload_is_builtin_type),
    .io_in_0_bits_payload_g_type(arb_io_in_0_bits_payload_g_type),
    .io_in_0_bits_payload_data(arb_io_in_0_bits_payload_data),
    .io_in_1_ready(arb_io_in_1_ready),
    .io_in_1_valid(arb_io_in_1_valid),
    .io_in_1_bits_header_src(arb_io_in_1_bits_header_src),
    .io_in_1_bits_header_dst(arb_io_in_1_bits_header_dst),
    .io_in_1_bits_payload_addr_beat(arb_io_in_1_bits_payload_addr_beat),
    .io_in_1_bits_payload_client_xact_id(arb_io_in_1_bits_payload_client_xact_id),
    .io_in_1_bits_payload_manager_xact_id(arb_io_in_1_bits_payload_manager_xact_id),
    .io_in_1_bits_payload_is_builtin_type(arb_io_in_1_bits_payload_is_builtin_type),
    .io_in_1_bits_payload_g_type(arb_io_in_1_bits_payload_g_type),
    .io_in_1_bits_payload_data(arb_io_in_1_bits_payload_data),
    .io_in_2_ready(arb_io_in_2_ready),
    .io_in_2_valid(arb_io_in_2_valid),
    .io_in_2_bits_header_src(arb_io_in_2_bits_header_src),
    .io_in_2_bits_header_dst(arb_io_in_2_bits_header_dst),
    .io_in_2_bits_payload_addr_beat(arb_io_in_2_bits_payload_addr_beat),
    .io_in_2_bits_payload_client_xact_id(arb_io_in_2_bits_payload_client_xact_id),
    .io_in_2_bits_payload_manager_xact_id(arb_io_in_2_bits_payload_manager_xact_id),
    .io_in_2_bits_payload_is_builtin_type(arb_io_in_2_bits_payload_is_builtin_type),
    .io_in_2_bits_payload_g_type(arb_io_in_2_bits_payload_g_type),
    .io_in_2_bits_payload_data(arb_io_in_2_bits_payload_data),
    .io_in_3_ready(arb_io_in_3_ready),
    .io_in_3_valid(arb_io_in_3_valid),
    .io_in_3_bits_header_src(arb_io_in_3_bits_header_src),
    .io_in_3_bits_header_dst(arb_io_in_3_bits_header_dst),
    .io_in_3_bits_payload_addr_beat(arb_io_in_3_bits_payload_addr_beat),
    .io_in_3_bits_payload_client_xact_id(arb_io_in_3_bits_payload_client_xact_id),
    .io_in_3_bits_payload_manager_xact_id(arb_io_in_3_bits_payload_manager_xact_id),
    .io_in_3_bits_payload_is_builtin_type(arb_io_in_3_bits_payload_is_builtin_type),
    .io_in_3_bits_payload_g_type(arb_io_in_3_bits_payload_g_type),
    .io_in_3_bits_payload_data(arb_io_in_3_bits_payload_data),
    .io_out_ready(arb_io_out_ready),
    .io_out_valid(arb_io_out_valid),
    .io_out_bits_header_src(arb_io_out_bits_header_src),
    .io_out_bits_header_dst(arb_io_out_bits_header_dst),
    .io_out_bits_payload_addr_beat(arb_io_out_bits_payload_addr_beat),
    .io_out_bits_payload_client_xact_id(arb_io_out_bits_payload_client_xact_id),
    .io_out_bits_payload_manager_xact_id(arb_io_out_bits_payload_manager_xact_id),
    .io_out_bits_payload_is_builtin_type(arb_io_out_bits_payload_is_builtin_type),
    .io_out_bits_payload_g_type(arb_io_out_bits_payload_g_type),
    .io_out_bits_payload_data(arb_io_out_bits_payload_data),
    .io_chosen(arb_io_chosen)
  );
  assign io_in_0_ready = arb_io_in_0_ready;
  assign io_in_1_ready = arb_io_in_1_ready;
  assign io_in_2_ready = arb_io_in_2_ready;
  assign io_in_3_ready = arb_io_in_3_ready;
  assign io_out_0_valid = T_1622;
  assign io_out_0_bits_header_src = arb_io_out_bits_header_src;
  assign io_out_0_bits_header_dst = arb_io_out_bits_header_dst;
  assign io_out_0_bits_payload_addr_beat = arb_io_out_bits_payload_addr_beat;
  assign io_out_0_bits_payload_client_xact_id = arb_io_out_bits_payload_client_xact_id;
  assign io_out_0_bits_payload_manager_xact_id = arb_io_out_bits_payload_manager_xact_id;
  assign io_out_0_bits_payload_is_builtin_type = arb_io_out_bits_payload_is_builtin_type;
  assign io_out_0_bits_payload_g_type = arb_io_out_bits_payload_g_type;
  assign io_out_0_bits_payload_data = arb_io_out_bits_payload_data;
  assign io_out_1_valid = T_1625;
  assign io_out_1_bits_header_src = arb_io_out_bits_header_src;
  assign io_out_1_bits_header_dst = arb_io_out_bits_header_dst;
  assign io_out_1_bits_payload_addr_beat = arb_io_out_bits_payload_addr_beat;
  assign io_out_1_bits_payload_client_xact_id = arb_io_out_bits_payload_client_xact_id;
  assign io_out_1_bits_payload_manager_xact_id = arb_io_out_bits_payload_manager_xact_id;
  assign io_out_1_bits_payload_is_builtin_type = arb_io_out_bits_payload_is_builtin_type;
  assign io_out_1_bits_payload_g_type = arb_io_out_bits_payload_g_type;
  assign io_out_1_bits_payload_data = arb_io_out_bits_payload_data;
  assign io_out_2_valid = T_1628;
  assign io_out_2_bits_header_src = arb_io_out_bits_header_src;
  assign io_out_2_bits_header_dst = arb_io_out_bits_header_dst;
  assign io_out_2_bits_payload_addr_beat = arb_io_out_bits_payload_addr_beat;
  assign io_out_2_bits_payload_client_xact_id = arb_io_out_bits_payload_client_xact_id;
  assign io_out_2_bits_payload_manager_xact_id = arb_io_out_bits_payload_manager_xact_id;
  assign io_out_2_bits_payload_is_builtin_type = arb_io_out_bits_payload_is_builtin_type;
  assign io_out_2_bits_payload_g_type = arb_io_out_bits_payload_g_type;
  assign io_out_2_bits_payload_data = arb_io_out_bits_payload_data;
  assign io_out_3_valid = T_1631;
  assign io_out_3_bits_header_src = arb_io_out_bits_header_src;
  assign io_out_3_bits_header_dst = arb_io_out_bits_header_dst;
  assign io_out_3_bits_payload_addr_beat = arb_io_out_bits_payload_addr_beat;
  assign io_out_3_bits_payload_client_xact_id = arb_io_out_bits_payload_client_xact_id;
  assign io_out_3_bits_payload_manager_xact_id = arb_io_out_bits_payload_manager_xact_id;
  assign io_out_3_bits_payload_is_builtin_type = arb_io_out_bits_payload_is_builtin_type;
  assign io_out_3_bits_payload_g_type = arb_io_out_bits_payload_g_type;
  assign io_out_3_bits_payload_data = arb_io_out_bits_payload_data;
  assign arb_clk = clk;
  assign arb_reset = reset;
  assign arb_io_in_0_valid = io_in_0_valid;
  assign arb_io_in_0_bits_header_src = io_in_0_bits_header_src;
  assign arb_io_in_0_bits_header_dst = io_in_0_bits_header_dst;
  assign arb_io_in_0_bits_payload_addr_beat = io_in_0_bits_payload_addr_beat;
  assign arb_io_in_0_bits_payload_client_xact_id = io_in_0_bits_payload_client_xact_id;
  assign arb_io_in_0_bits_payload_manager_xact_id = io_in_0_bits_payload_manager_xact_id;
  assign arb_io_in_0_bits_payload_is_builtin_type = io_in_0_bits_payload_is_builtin_type;
  assign arb_io_in_0_bits_payload_g_type = io_in_0_bits_payload_g_type;
  assign arb_io_in_0_bits_payload_data = io_in_0_bits_payload_data;
  assign arb_io_in_1_valid = io_in_1_valid;
  assign arb_io_in_1_bits_header_src = io_in_1_bits_header_src;
  assign arb_io_in_1_bits_header_dst = io_in_1_bits_header_dst;
  assign arb_io_in_1_bits_payload_addr_beat = io_in_1_bits_payload_addr_beat;
  assign arb_io_in_1_bits_payload_client_xact_id = io_in_1_bits_payload_client_xact_id;
  assign arb_io_in_1_bits_payload_manager_xact_id = io_in_1_bits_payload_manager_xact_id;
  assign arb_io_in_1_bits_payload_is_builtin_type = io_in_1_bits_payload_is_builtin_type;
  assign arb_io_in_1_bits_payload_g_type = io_in_1_bits_payload_g_type;
  assign arb_io_in_1_bits_payload_data = io_in_1_bits_payload_data;
  assign arb_io_in_2_valid = io_in_2_valid;
  assign arb_io_in_2_bits_header_src = io_in_2_bits_header_src;
  assign arb_io_in_2_bits_header_dst = io_in_2_bits_header_dst;
  assign arb_io_in_2_bits_payload_addr_beat = io_in_2_bits_payload_addr_beat;
  assign arb_io_in_2_bits_payload_client_xact_id = io_in_2_bits_payload_client_xact_id;
  assign arb_io_in_2_bits_payload_manager_xact_id = io_in_2_bits_payload_manager_xact_id;
  assign arb_io_in_2_bits_payload_is_builtin_type = io_in_2_bits_payload_is_builtin_type;
  assign arb_io_in_2_bits_payload_g_type = io_in_2_bits_payload_g_type;
  assign arb_io_in_2_bits_payload_data = io_in_2_bits_payload_data;
  assign arb_io_in_3_valid = io_in_3_valid;
  assign arb_io_in_3_bits_header_src = io_in_3_bits_header_src;
  assign arb_io_in_3_bits_header_dst = io_in_3_bits_header_dst;
  assign arb_io_in_3_bits_payload_addr_beat = io_in_3_bits_payload_addr_beat;
  assign arb_io_in_3_bits_payload_client_xact_id = io_in_3_bits_payload_client_xact_id;
  assign arb_io_in_3_bits_payload_manager_xact_id = io_in_3_bits_payload_manager_xact_id;
  assign arb_io_in_3_bits_payload_is_builtin_type = io_in_3_bits_payload_is_builtin_type;
  assign arb_io_in_3_bits_payload_g_type = io_in_3_bits_payload_g_type;
  assign arb_io_in_3_bits_payload_data = io_in_3_bits_payload_data;
  assign arb_io_out_ready = GEN_0;
  assign GEN_0 = GEN_3;
  assign GEN_1 = 2'h1 == arb_io_out_bits_header_dst ? io_out_1_ready : io_out_0_ready;
  assign GEN_2 = 2'h2 == arb_io_out_bits_header_dst ? io_out_2_ready : GEN_1;
  assign GEN_3 = 2'h3 == arb_io_out_bits_header_dst ? io_out_3_ready : GEN_2;
  assign T_1621 = arb_io_out_bits_header_dst == 2'h0;
  assign T_1622 = arb_io_out_valid & T_1621;
  assign T_1624 = arb_io_out_bits_header_dst == 2'h1;
  assign T_1625 = arb_io_out_valid & T_1624;
  assign T_1627 = arb_io_out_bits_header_dst == 2'h2;
  assign T_1628 = arb_io_out_valid & T_1627;
  assign T_1630 = arb_io_out_bits_header_dst == 2'h3;
  assign T_1631 = arb_io_out_valid & T_1630;
endmodule
module LockingRRArbiter_4(
  input   clk,
  input   reset,
  output  io_in_0_ready,
  input   io_in_0_valid,
  input  [1:0] io_in_0_bits_header_src,
  input  [1:0] io_in_0_bits_header_dst,
  input  [3:0] io_in_0_bits_payload_manager_xact_id,
  output  io_in_1_ready,
  input   io_in_1_valid,
  input  [1:0] io_in_1_bits_header_src,
  input  [1:0] io_in_1_bits_header_dst,
  input  [3:0] io_in_1_bits_payload_manager_xact_id,
  output  io_in_2_ready,
  input   io_in_2_valid,
  input  [1:0] io_in_2_bits_header_src,
  input  [1:0] io_in_2_bits_header_dst,
  input  [3:0] io_in_2_bits_payload_manager_xact_id,
  output  io_in_3_ready,
  input   io_in_3_valid,
  input  [1:0] io_in_3_bits_header_src,
  input  [1:0] io_in_3_bits_header_dst,
  input  [3:0] io_in_3_bits_payload_manager_xact_id,
  input   io_out_ready,
  output  io_out_valid,
  output [1:0] io_out_bits_header_src,
  output [1:0] io_out_bits_header_dst,
  output [3:0] io_out_bits_payload_manager_xact_id,
  output [1:0] io_chosen
);
  wire [1:0] choice;
  wire  GEN_0;
  wire  GEN_4;
  wire  GEN_5;
  wire  GEN_6;
  wire [1:0] GEN_1;
  wire [1:0] GEN_7;
  wire [1:0] GEN_8;
  wire [1:0] GEN_9;
  wire [1:0] GEN_2;
  wire [1:0] GEN_10;
  wire [1:0] GEN_11;
  wire [1:0] GEN_12;
  wire [3:0] GEN_3;
  wire [3:0] GEN_13;
  wire [3:0] GEN_14;
  wire [3:0] GEN_15;
  wire  T_1032;
  reg [1:0] lastGrant;
  reg [31:0] GEN_23;
  wire [1:0] GEN_16;
  wire  T_1035;
  wire  T_1037;
  wire  T_1039;
  wire  T_1041;
  wire  T_1042;
  wire  T_1043;
  wire  T_1046;
  wire  T_1047;
  wire  T_1048;
  wire  T_1049;
  wire  T_1050;
  wire  T_1054;
  wire  T_1056;
  wire  T_1058;
  wire  T_1060;
  wire  T_1062;
  wire  T_1064;
  wire  T_1068;
  wire  T_1069;
  wire  T_1070;
  wire  T_1071;
  wire  T_1072;
  wire  T_1073;
  wire  T_1074;
  wire  T_1075;
  wire  T_1076;
  wire [1:0] GEN_17;
  wire [1:0] GEN_18;
  wire [1:0] GEN_19;
  wire [1:0] GEN_20;
  wire [1:0] GEN_21;
  wire [1:0] GEN_22;
  assign io_in_0_ready = T_1073;
  assign io_in_1_ready = T_1074;
  assign io_in_2_ready = T_1075;
  assign io_in_3_ready = T_1076;
  assign io_out_valid = GEN_0;
  assign io_out_bits_header_src = GEN_1;
  assign io_out_bits_header_dst = GEN_2;
  assign io_out_bits_payload_manager_xact_id = GEN_3;
  assign io_chosen = choice;
  assign choice = GEN_22;
  assign GEN_0 = GEN_6;
  assign GEN_4 = 2'h1 == io_chosen ? io_in_1_valid : io_in_0_valid;
  assign GEN_5 = 2'h2 == io_chosen ? io_in_2_valid : GEN_4;
  assign GEN_6 = 2'h3 == io_chosen ? io_in_3_valid : GEN_5;
  assign GEN_1 = GEN_9;
  assign GEN_7 = 2'h1 == io_chosen ? io_in_1_bits_header_src : io_in_0_bits_header_src;
  assign GEN_8 = 2'h2 == io_chosen ? io_in_2_bits_header_src : GEN_7;
  assign GEN_9 = 2'h3 == io_chosen ? io_in_3_bits_header_src : GEN_8;
  assign GEN_2 = GEN_12;
  assign GEN_10 = 2'h1 == io_chosen ? io_in_1_bits_header_dst : io_in_0_bits_header_dst;
  assign GEN_11 = 2'h2 == io_chosen ? io_in_2_bits_header_dst : GEN_10;
  assign GEN_12 = 2'h3 == io_chosen ? io_in_3_bits_header_dst : GEN_11;
  assign GEN_3 = GEN_15;
  assign GEN_13 = 2'h1 == io_chosen ? io_in_1_bits_payload_manager_xact_id : io_in_0_bits_payload_manager_xact_id;
  assign GEN_14 = 2'h2 == io_chosen ? io_in_2_bits_payload_manager_xact_id : GEN_13;
  assign GEN_15 = 2'h3 == io_chosen ? io_in_3_bits_payload_manager_xact_id : GEN_14;
  assign T_1032 = io_out_ready & io_out_valid;
  assign GEN_16 = T_1032 ? io_chosen : lastGrant;
  assign T_1035 = 2'h1 > lastGrant;
  assign T_1037 = 2'h2 > lastGrant;
  assign T_1039 = 2'h3 > lastGrant;
  assign T_1041 = io_in_1_valid & T_1035;
  assign T_1042 = io_in_2_valid & T_1037;
  assign T_1043 = io_in_3_valid & T_1039;
  assign T_1046 = T_1041 | T_1042;
  assign T_1047 = T_1046 | T_1043;
  assign T_1048 = T_1047 | io_in_0_valid;
  assign T_1049 = T_1048 | io_in_1_valid;
  assign T_1050 = T_1049 | io_in_2_valid;
  assign T_1054 = T_1041 == 1'h0;
  assign T_1056 = T_1046 == 1'h0;
  assign T_1058 = T_1047 == 1'h0;
  assign T_1060 = T_1048 == 1'h0;
  assign T_1062 = T_1049 == 1'h0;
  assign T_1064 = T_1050 == 1'h0;
  assign T_1068 = T_1035 | T_1060;
  assign T_1069 = T_1054 & T_1037;
  assign T_1070 = T_1069 | T_1062;
  assign T_1071 = T_1056 & T_1039;
  assign T_1072 = T_1071 | T_1064;
  assign T_1073 = T_1058 & io_out_ready;
  assign T_1074 = T_1068 & io_out_ready;
  assign T_1075 = T_1070 & io_out_ready;
  assign T_1076 = T_1072 & io_out_ready;
  assign GEN_17 = io_in_2_valid ? 2'h2 : 2'h3;
  assign GEN_18 = io_in_1_valid ? 2'h1 : GEN_17;
  assign GEN_19 = io_in_0_valid ? 2'h0 : GEN_18;
  assign GEN_20 = T_1043 ? 2'h3 : GEN_19;
  assign GEN_21 = T_1042 ? 2'h2 : GEN_20;
  assign GEN_22 = T_1041 ? 2'h1 : GEN_21;
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifndef verilator
      #0.002;
    `endif
  `ifdef RANDOMIZE
  GEN_23 = {1{$random}};
  lastGrant = GEN_23[1:0];
  `endif
  end
`endif
  always @(posedge clk) begin
    if(1'h0) begin
    end else begin
      if(T_1032) begin
        lastGrant <= io_chosen;
      end
    end
  end
endmodule
module BasicBus_4(
  input   clk,
  input   reset,
  output  io_in_0_ready,
  input   io_in_0_valid,
  input  [1:0] io_in_0_bits_header_src,
  input  [1:0] io_in_0_bits_header_dst,
  input  [3:0] io_in_0_bits_payload_manager_xact_id,
  output  io_in_1_ready,
  input   io_in_1_valid,
  input  [1:0] io_in_1_bits_header_src,
  input  [1:0] io_in_1_bits_header_dst,
  input  [3:0] io_in_1_bits_payload_manager_xact_id,
  output  io_in_2_ready,
  input   io_in_2_valid,
  input  [1:0] io_in_2_bits_header_src,
  input  [1:0] io_in_2_bits_header_dst,
  input  [3:0] io_in_2_bits_payload_manager_xact_id,
  output  io_in_3_ready,
  input   io_in_3_valid,
  input  [1:0] io_in_3_bits_header_src,
  input  [1:0] io_in_3_bits_header_dst,
  input  [3:0] io_in_3_bits_payload_manager_xact_id,
  input   io_out_0_ready,
  output  io_out_0_valid,
  output [1:0] io_out_0_bits_header_src,
  output [1:0] io_out_0_bits_header_dst,
  output [3:0] io_out_0_bits_payload_manager_xact_id,
  input   io_out_1_ready,
  output  io_out_1_valid,
  output [1:0] io_out_1_bits_header_src,
  output [1:0] io_out_1_bits_header_dst,
  output [3:0] io_out_1_bits_payload_manager_xact_id,
  input   io_out_2_ready,
  output  io_out_2_valid,
  output [1:0] io_out_2_bits_header_src,
  output [1:0] io_out_2_bits_header_dst,
  output [3:0] io_out_2_bits_payload_manager_xact_id,
  input   io_out_3_ready,
  output  io_out_3_valid,
  output [1:0] io_out_3_bits_header_src,
  output [1:0] io_out_3_bits_header_dst,
  output [3:0] io_out_3_bits_payload_manager_xact_id
);
  wire  arb_clk;
  wire  arb_reset;
  wire  arb_io_in_0_ready;
  wire  arb_io_in_0_valid;
  wire [1:0] arb_io_in_0_bits_header_src;
  wire [1:0] arb_io_in_0_bits_header_dst;
  wire [3:0] arb_io_in_0_bits_payload_manager_xact_id;
  wire  arb_io_in_1_ready;
  wire  arb_io_in_1_valid;
  wire [1:0] arb_io_in_1_bits_header_src;
  wire [1:0] arb_io_in_1_bits_header_dst;
  wire [3:0] arb_io_in_1_bits_payload_manager_xact_id;
  wire  arb_io_in_2_ready;
  wire  arb_io_in_2_valid;
  wire [1:0] arb_io_in_2_bits_header_src;
  wire [1:0] arb_io_in_2_bits_header_dst;
  wire [3:0] arb_io_in_2_bits_payload_manager_xact_id;
  wire  arb_io_in_3_ready;
  wire  arb_io_in_3_valid;
  wire [1:0] arb_io_in_3_bits_header_src;
  wire [1:0] arb_io_in_3_bits_header_dst;
  wire [3:0] arb_io_in_3_bits_payload_manager_xact_id;
  wire  arb_io_out_ready;
  wire  arb_io_out_valid;
  wire [1:0] arb_io_out_bits_header_src;
  wire [1:0] arb_io_out_bits_header_dst;
  wire [3:0] arb_io_out_bits_payload_manager_xact_id;
  wire [1:0] arb_io_chosen;
  wire  GEN_0;
  wire  GEN_1;
  wire  GEN_2;
  wire  GEN_3;
  wire  T_1391;
  wire  T_1392;
  wire  T_1394;
  wire  T_1395;
  wire  T_1397;
  wire  T_1398;
  wire  T_1400;
  wire  T_1401;
  LockingRRArbiter_4 arb (
    .clk(arb_clk),
    .reset(arb_reset),
    .io_in_0_ready(arb_io_in_0_ready),
    .io_in_0_valid(arb_io_in_0_valid),
    .io_in_0_bits_header_src(arb_io_in_0_bits_header_src),
    .io_in_0_bits_header_dst(arb_io_in_0_bits_header_dst),
    .io_in_0_bits_payload_manager_xact_id(arb_io_in_0_bits_payload_manager_xact_id),
    .io_in_1_ready(arb_io_in_1_ready),
    .io_in_1_valid(arb_io_in_1_valid),
    .io_in_1_bits_header_src(arb_io_in_1_bits_header_src),
    .io_in_1_bits_header_dst(arb_io_in_1_bits_header_dst),
    .io_in_1_bits_payload_manager_xact_id(arb_io_in_1_bits_payload_manager_xact_id),
    .io_in_2_ready(arb_io_in_2_ready),
    .io_in_2_valid(arb_io_in_2_valid),
    .io_in_2_bits_header_src(arb_io_in_2_bits_header_src),
    .io_in_2_bits_header_dst(arb_io_in_2_bits_header_dst),
    .io_in_2_bits_payload_manager_xact_id(arb_io_in_2_bits_payload_manager_xact_id),
    .io_in_3_ready(arb_io_in_3_ready),
    .io_in_3_valid(arb_io_in_3_valid),
    .io_in_3_bits_header_src(arb_io_in_3_bits_header_src),
    .io_in_3_bits_header_dst(arb_io_in_3_bits_header_dst),
    .io_in_3_bits_payload_manager_xact_id(arb_io_in_3_bits_payload_manager_xact_id),
    .io_out_ready(arb_io_out_ready),
    .io_out_valid(arb_io_out_valid),
    .io_out_bits_header_src(arb_io_out_bits_header_src),
    .io_out_bits_header_dst(arb_io_out_bits_header_dst),
    .io_out_bits_payload_manager_xact_id(arb_io_out_bits_payload_manager_xact_id),
    .io_chosen(arb_io_chosen)
  );
  assign io_in_0_ready = arb_io_in_0_ready;
  assign io_in_1_ready = arb_io_in_1_ready;
  assign io_in_2_ready = arb_io_in_2_ready;
  assign io_in_3_ready = arb_io_in_3_ready;
  assign io_out_0_valid = T_1392;
  assign io_out_0_bits_header_src = arb_io_out_bits_header_src;
  assign io_out_0_bits_header_dst = arb_io_out_bits_header_dst;
  assign io_out_0_bits_payload_manager_xact_id = arb_io_out_bits_payload_manager_xact_id;
  assign io_out_1_valid = T_1395;
  assign io_out_1_bits_header_src = arb_io_out_bits_header_src;
  assign io_out_1_bits_header_dst = arb_io_out_bits_header_dst;
  assign io_out_1_bits_payload_manager_xact_id = arb_io_out_bits_payload_manager_xact_id;
  assign io_out_2_valid = T_1398;
  assign io_out_2_bits_header_src = arb_io_out_bits_header_src;
  assign io_out_2_bits_header_dst = arb_io_out_bits_header_dst;
  assign io_out_2_bits_payload_manager_xact_id = arb_io_out_bits_payload_manager_xact_id;
  assign io_out_3_valid = T_1401;
  assign io_out_3_bits_header_src = arb_io_out_bits_header_src;
  assign io_out_3_bits_header_dst = arb_io_out_bits_header_dst;
  assign io_out_3_bits_payload_manager_xact_id = arb_io_out_bits_payload_manager_xact_id;
  assign arb_clk = clk;
  assign arb_reset = reset;
  assign arb_io_in_0_valid = io_in_0_valid;
  assign arb_io_in_0_bits_header_src = io_in_0_bits_header_src;
  assign arb_io_in_0_bits_header_dst = io_in_0_bits_header_dst;
  assign arb_io_in_0_bits_payload_manager_xact_id = io_in_0_bits_payload_manager_xact_id;
  assign arb_io_in_1_valid = io_in_1_valid;
  assign arb_io_in_1_bits_header_src = io_in_1_bits_header_src;
  assign arb_io_in_1_bits_header_dst = io_in_1_bits_header_dst;
  assign arb_io_in_1_bits_payload_manager_xact_id = io_in_1_bits_payload_manager_xact_id;
  assign arb_io_in_2_valid = io_in_2_valid;
  assign arb_io_in_2_bits_header_src = io_in_2_bits_header_src;
  assign arb_io_in_2_bits_header_dst = io_in_2_bits_header_dst;
  assign arb_io_in_2_bits_payload_manager_xact_id = io_in_2_bits_payload_manager_xact_id;
  assign arb_io_in_3_valid = io_in_3_valid;
  assign arb_io_in_3_bits_header_src = io_in_3_bits_header_src;
  assign arb_io_in_3_bits_header_dst = io_in_3_bits_header_dst;
  assign arb_io_in_3_bits_payload_manager_xact_id = io_in_3_bits_payload_manager_xact_id;
  assign arb_io_out_ready = GEN_0;
  assign GEN_0 = GEN_3;
  assign GEN_1 = 2'h1 == arb_io_out_bits_header_dst ? io_out_1_ready : io_out_0_ready;
  assign GEN_2 = 2'h2 == arb_io_out_bits_header_dst ? io_out_2_ready : GEN_1;
  assign GEN_3 = 2'h3 == arb_io_out_bits_header_dst ? io_out_3_ready : GEN_2;
  assign T_1391 = arb_io_out_bits_header_dst == 2'h0;
  assign T_1392 = arb_io_out_valid & T_1391;
  assign T_1394 = arb_io_out_bits_header_dst == 2'h1;
  assign T_1395 = arb_io_out_valid & T_1394;
  assign T_1397 = arb_io_out_bits_header_dst == 2'h2;
  assign T_1398 = arb_io_out_valid & T_1397;
  assign T_1400 = arb_io_out_bits_header_dst == 2'h3;
  assign T_1401 = arb_io_out_valid & T_1400;
endmodule
module PortedTileLinkCrossbar(
  input   clk,
  input   reset,
  output  io_clients_cached_0_acquire_ready,
  input   io_clients_cached_0_acquire_valid,
  input  [25:0] io_clients_cached_0_acquire_bits_addr_block,
  input   io_clients_cached_0_acquire_bits_client_xact_id,
  input  [2:0] io_clients_cached_0_acquire_bits_addr_beat,
  input   io_clients_cached_0_acquire_bits_is_builtin_type,
  input  [2:0] io_clients_cached_0_acquire_bits_a_type,
  input  [11:0] io_clients_cached_0_acquire_bits_union,
  input  [63:0] io_clients_cached_0_acquire_bits_data,
  input   io_clients_cached_0_probe_ready,
  output  io_clients_cached_0_probe_valid,
  output [25:0] io_clients_cached_0_probe_bits_addr_block,
  output [1:0] io_clients_cached_0_probe_bits_p_type,
  output  io_clients_cached_0_release_ready,
  input   io_clients_cached_0_release_valid,
  input  [2:0] io_clients_cached_0_release_bits_addr_beat,
  input  [25:0] io_clients_cached_0_release_bits_addr_block,
  input   io_clients_cached_0_release_bits_client_xact_id,
  input   io_clients_cached_0_release_bits_voluntary,
  input  [2:0] io_clients_cached_0_release_bits_r_type,
  input  [63:0] io_clients_cached_0_release_bits_data,
  input   io_clients_cached_0_grant_ready,
  output  io_clients_cached_0_grant_valid,
  output [2:0] io_clients_cached_0_grant_bits_addr_beat,
  output  io_clients_cached_0_grant_bits_client_xact_id,
  output [3:0] io_clients_cached_0_grant_bits_manager_xact_id,
  output  io_clients_cached_0_grant_bits_is_builtin_type,
  output [3:0] io_clients_cached_0_grant_bits_g_type,
  output [63:0] io_clients_cached_0_grant_bits_data,
  output  io_clients_cached_0_grant_bits_manager_id,
  output  io_clients_cached_0_finish_ready,
  input   io_clients_cached_0_finish_valid,
  input  [3:0] io_clients_cached_0_finish_bits_manager_xact_id,
  input   io_clients_cached_0_finish_bits_manager_id,
  output  io_clients_uncached_0_acquire_ready,
  input   io_clients_uncached_0_acquire_valid,
  input  [25:0] io_clients_uncached_0_acquire_bits_addr_block,
  input   io_clients_uncached_0_acquire_bits_client_xact_id,
  input  [2:0] io_clients_uncached_0_acquire_bits_addr_beat,
  input   io_clients_uncached_0_acquire_bits_is_builtin_type,
  input  [2:0] io_clients_uncached_0_acquire_bits_a_type,
  input  [11:0] io_clients_uncached_0_acquire_bits_union,
  input  [63:0] io_clients_uncached_0_acquire_bits_data,
  input   io_clients_uncached_0_grant_ready,
  output  io_clients_uncached_0_grant_valid,
  output [2:0] io_clients_uncached_0_grant_bits_addr_beat,
  output  io_clients_uncached_0_grant_bits_client_xact_id,
  output [3:0] io_clients_uncached_0_grant_bits_manager_xact_id,
  output  io_clients_uncached_0_grant_bits_is_builtin_type,
  output [3:0] io_clients_uncached_0_grant_bits_g_type,
  output [63:0] io_clients_uncached_0_grant_bits_data,
  input   io_managers_0_acquire_ready,
  output  io_managers_0_acquire_valid,
  output [25:0] io_managers_0_acquire_bits_addr_block,
  output  io_managers_0_acquire_bits_client_xact_id,
  output [2:0] io_managers_0_acquire_bits_addr_beat,
  output  io_managers_0_acquire_bits_is_builtin_type,
  output [2:0] io_managers_0_acquire_bits_a_type,
  output [11:0] io_managers_0_acquire_bits_union,
  output [63:0] io_managers_0_acquire_bits_data,
  output  io_managers_0_acquire_bits_client_id,
  output  io_managers_0_grant_ready,
  input   io_managers_0_grant_valid,
  input  [2:0] io_managers_0_grant_bits_addr_beat,
  input   io_managers_0_grant_bits_client_xact_id,
  input  [3:0] io_managers_0_grant_bits_manager_xact_id,
  input   io_managers_0_grant_bits_is_builtin_type,
  input  [3:0] io_managers_0_grant_bits_g_type,
  input  [63:0] io_managers_0_grant_bits_data,
  input   io_managers_0_grant_bits_client_id,
  input   io_managers_0_finish_ready,
  output  io_managers_0_finish_valid,
  output [3:0] io_managers_0_finish_bits_manager_xact_id,
  output  io_managers_0_probe_ready,
  input   io_managers_0_probe_valid,
  input  [25:0] io_managers_0_probe_bits_addr_block,
  input  [1:0] io_managers_0_probe_bits_p_type,
  input   io_managers_0_probe_bits_client_id,
  input   io_managers_0_release_ready,
  output  io_managers_0_release_valid,
  output [2:0] io_managers_0_release_bits_addr_beat,
  output [25:0] io_managers_0_release_bits_addr_block,
  output  io_managers_0_release_bits_client_xact_id,
  output  io_managers_0_release_bits_voluntary,
  output [2:0] io_managers_0_release_bits_r_type,
  output [63:0] io_managers_0_release_bits_data,
  output  io_managers_0_release_bits_client_id,
  input   io_managers_1_acquire_ready,
  output  io_managers_1_acquire_valid,
  output [25:0] io_managers_1_acquire_bits_addr_block,
  output  io_managers_1_acquire_bits_client_xact_id,
  output [2:0] io_managers_1_acquire_bits_addr_beat,
  output  io_managers_1_acquire_bits_is_builtin_type,
  output [2:0] io_managers_1_acquire_bits_a_type,
  output [11:0] io_managers_1_acquire_bits_union,
  output [63:0] io_managers_1_acquire_bits_data,
  output  io_managers_1_acquire_bits_client_id,
  output  io_managers_1_grant_ready,
  input   io_managers_1_grant_valid,
  input  [2:0] io_managers_1_grant_bits_addr_beat,
  input   io_managers_1_grant_bits_client_xact_id,
  input  [3:0] io_managers_1_grant_bits_manager_xact_id,
  input   io_managers_1_grant_bits_is_builtin_type,
  input  [3:0] io_managers_1_grant_bits_g_type,
  input  [63:0] io_managers_1_grant_bits_data,
  input   io_managers_1_grant_bits_client_id,
  input   io_managers_1_finish_ready,
  output  io_managers_1_finish_valid,
  output [3:0] io_managers_1_finish_bits_manager_xact_id,
  output  io_managers_1_probe_ready,
  input   io_managers_1_probe_valid,
  input  [25:0] io_managers_1_probe_bits_addr_block,
  input  [1:0] io_managers_1_probe_bits_p_type,
  input   io_managers_1_probe_bits_client_id,
  input   io_managers_1_release_ready,
  output  io_managers_1_release_valid,
  output [2:0] io_managers_1_release_bits_addr_beat,
  output [25:0] io_managers_1_release_bits_addr_block,
  output  io_managers_1_release_bits_client_xact_id,
  output  io_managers_1_release_bits_voluntary,
  output [2:0] io_managers_1_release_bits_r_type,
  output [63:0] io_managers_1_release_bits_data,
  output  io_managers_1_release_bits_client_id
);
  wire  TileLinkEnqueuer_4_clk;
  wire  TileLinkEnqueuer_4_reset;
  wire  TileLinkEnqueuer_4_io_client_acquire_ready;
  wire  TileLinkEnqueuer_4_io_client_acquire_valid;
  wire [1:0] TileLinkEnqueuer_4_io_client_acquire_bits_header_src;
  wire [1:0] TileLinkEnqueuer_4_io_client_acquire_bits_header_dst;
  wire [25:0] TileLinkEnqueuer_4_io_client_acquire_bits_payload_addr_block;
  wire  TileLinkEnqueuer_4_io_client_acquire_bits_payload_client_xact_id;
  wire [2:0] TileLinkEnqueuer_4_io_client_acquire_bits_payload_addr_beat;
  wire  TileLinkEnqueuer_4_io_client_acquire_bits_payload_is_builtin_type;
  wire [2:0] TileLinkEnqueuer_4_io_client_acquire_bits_payload_a_type;
  wire [11:0] TileLinkEnqueuer_4_io_client_acquire_bits_payload_union;
  wire [63:0] TileLinkEnqueuer_4_io_client_acquire_bits_payload_data;
  wire  TileLinkEnqueuer_4_io_client_grant_ready;
  wire  TileLinkEnqueuer_4_io_client_grant_valid;
  wire [1:0] TileLinkEnqueuer_4_io_client_grant_bits_header_src;
  wire [1:0] TileLinkEnqueuer_4_io_client_grant_bits_header_dst;
  wire [2:0] TileLinkEnqueuer_4_io_client_grant_bits_payload_addr_beat;
  wire  TileLinkEnqueuer_4_io_client_grant_bits_payload_client_xact_id;
  wire [3:0] TileLinkEnqueuer_4_io_client_grant_bits_payload_manager_xact_id;
  wire  TileLinkEnqueuer_4_io_client_grant_bits_payload_is_builtin_type;
  wire [3:0] TileLinkEnqueuer_4_io_client_grant_bits_payload_g_type;
  wire [63:0] TileLinkEnqueuer_4_io_client_grant_bits_payload_data;
  wire  TileLinkEnqueuer_4_io_client_finish_ready;
  wire  TileLinkEnqueuer_4_io_client_finish_valid;
  wire [1:0] TileLinkEnqueuer_4_io_client_finish_bits_header_src;
  wire [1:0] TileLinkEnqueuer_4_io_client_finish_bits_header_dst;
  wire [3:0] TileLinkEnqueuer_4_io_client_finish_bits_payload_manager_xact_id;
  wire  TileLinkEnqueuer_4_io_client_probe_ready;
  wire  TileLinkEnqueuer_4_io_client_probe_valid;
  wire [1:0] TileLinkEnqueuer_4_io_client_probe_bits_header_src;
  wire [1:0] TileLinkEnqueuer_4_io_client_probe_bits_header_dst;
  wire [25:0] TileLinkEnqueuer_4_io_client_probe_bits_payload_addr_block;
  wire [1:0] TileLinkEnqueuer_4_io_client_probe_bits_payload_p_type;
  wire  TileLinkEnqueuer_4_io_client_release_ready;
  wire  TileLinkEnqueuer_4_io_client_release_valid;
  wire [1:0] TileLinkEnqueuer_4_io_client_release_bits_header_src;
  wire [1:0] TileLinkEnqueuer_4_io_client_release_bits_header_dst;
  wire [2:0] TileLinkEnqueuer_4_io_client_release_bits_payload_addr_beat;
  wire [25:0] TileLinkEnqueuer_4_io_client_release_bits_payload_addr_block;
  wire  TileLinkEnqueuer_4_io_client_release_bits_payload_client_xact_id;
  wire  TileLinkEnqueuer_4_io_client_release_bits_payload_voluntary;
  wire [2:0] TileLinkEnqueuer_4_io_client_release_bits_payload_r_type;
  wire [63:0] TileLinkEnqueuer_4_io_client_release_bits_payload_data;
  wire  TileLinkEnqueuer_4_io_manager_acquire_ready;
  wire  TileLinkEnqueuer_4_io_manager_acquire_valid;
  wire [1:0] TileLinkEnqueuer_4_io_manager_acquire_bits_header_src;
  wire [1:0] TileLinkEnqueuer_4_io_manager_acquire_bits_header_dst;
  wire [25:0] TileLinkEnqueuer_4_io_manager_acquire_bits_payload_addr_block;
  wire  TileLinkEnqueuer_4_io_manager_acquire_bits_payload_client_xact_id;
  wire [2:0] TileLinkEnqueuer_4_io_manager_acquire_bits_payload_addr_beat;
  wire  TileLinkEnqueuer_4_io_manager_acquire_bits_payload_is_builtin_type;
  wire [2:0] TileLinkEnqueuer_4_io_manager_acquire_bits_payload_a_type;
  wire [11:0] TileLinkEnqueuer_4_io_manager_acquire_bits_payload_union;
  wire [63:0] TileLinkEnqueuer_4_io_manager_acquire_bits_payload_data;
  wire  TileLinkEnqueuer_4_io_manager_grant_ready;
  wire  TileLinkEnqueuer_4_io_manager_grant_valid;
  wire [1:0] TileLinkEnqueuer_4_io_manager_grant_bits_header_src;
  wire [1:0] TileLinkEnqueuer_4_io_manager_grant_bits_header_dst;
  wire [2:0] TileLinkEnqueuer_4_io_manager_grant_bits_payload_addr_beat;
  wire  TileLinkEnqueuer_4_io_manager_grant_bits_payload_client_xact_id;
  wire [3:0] TileLinkEnqueuer_4_io_manager_grant_bits_payload_manager_xact_id;
  wire  TileLinkEnqueuer_4_io_manager_grant_bits_payload_is_builtin_type;
  wire [3:0] TileLinkEnqueuer_4_io_manager_grant_bits_payload_g_type;
  wire [63:0] TileLinkEnqueuer_4_io_manager_grant_bits_payload_data;
  wire  TileLinkEnqueuer_4_io_manager_finish_ready;
  wire  TileLinkEnqueuer_4_io_manager_finish_valid;
  wire [1:0] TileLinkEnqueuer_4_io_manager_finish_bits_header_src;
  wire [1:0] TileLinkEnqueuer_4_io_manager_finish_bits_header_dst;
  wire [3:0] TileLinkEnqueuer_4_io_manager_finish_bits_payload_manager_xact_id;
  wire  TileLinkEnqueuer_4_io_manager_probe_ready;
  wire  TileLinkEnqueuer_4_io_manager_probe_valid;
  wire [1:0] TileLinkEnqueuer_4_io_manager_probe_bits_header_src;
  wire [1:0] TileLinkEnqueuer_4_io_manager_probe_bits_header_dst;
  wire [25:0] TileLinkEnqueuer_4_io_manager_probe_bits_payload_addr_block;
  wire [1:0] TileLinkEnqueuer_4_io_manager_probe_bits_payload_p_type;
  wire  TileLinkEnqueuer_4_io_manager_release_ready;
  wire  TileLinkEnqueuer_4_io_manager_release_valid;
  wire [1:0] TileLinkEnqueuer_4_io_manager_release_bits_header_src;
  wire [1:0] TileLinkEnqueuer_4_io_manager_release_bits_header_dst;
  wire [2:0] TileLinkEnqueuer_4_io_manager_release_bits_payload_addr_beat;
  wire [25:0] TileLinkEnqueuer_4_io_manager_release_bits_payload_addr_block;
  wire  TileLinkEnqueuer_4_io_manager_release_bits_payload_client_xact_id;
  wire  TileLinkEnqueuer_4_io_manager_release_bits_payload_voluntary;
  wire [2:0] TileLinkEnqueuer_4_io_manager_release_bits_payload_r_type;
  wire [63:0] TileLinkEnqueuer_4_io_manager_release_bits_payload_data;
  wire  ClientTileLinkNetworkPort_1_clk;
  wire  ClientTileLinkNetworkPort_1_reset;
  wire  ClientTileLinkNetworkPort_1_io_client_acquire_ready;
  wire  ClientTileLinkNetworkPort_1_io_client_acquire_valid;
  wire [25:0] ClientTileLinkNetworkPort_1_io_client_acquire_bits_addr_block;
  wire  ClientTileLinkNetworkPort_1_io_client_acquire_bits_client_xact_id;
  wire [2:0] ClientTileLinkNetworkPort_1_io_client_acquire_bits_addr_beat;
  wire  ClientTileLinkNetworkPort_1_io_client_acquire_bits_is_builtin_type;
  wire [2:0] ClientTileLinkNetworkPort_1_io_client_acquire_bits_a_type;
  wire [11:0] ClientTileLinkNetworkPort_1_io_client_acquire_bits_union;
  wire [63:0] ClientTileLinkNetworkPort_1_io_client_acquire_bits_data;
  wire  ClientTileLinkNetworkPort_1_io_client_probe_ready;
  wire  ClientTileLinkNetworkPort_1_io_client_probe_valid;
  wire [25:0] ClientTileLinkNetworkPort_1_io_client_probe_bits_addr_block;
  wire [1:0] ClientTileLinkNetworkPort_1_io_client_probe_bits_p_type;
  wire  ClientTileLinkNetworkPort_1_io_client_release_ready;
  wire  ClientTileLinkNetworkPort_1_io_client_release_valid;
  wire [2:0] ClientTileLinkNetworkPort_1_io_client_release_bits_addr_beat;
  wire [25:0] ClientTileLinkNetworkPort_1_io_client_release_bits_addr_block;
  wire  ClientTileLinkNetworkPort_1_io_client_release_bits_client_xact_id;
  wire  ClientTileLinkNetworkPort_1_io_client_release_bits_voluntary;
  wire [2:0] ClientTileLinkNetworkPort_1_io_client_release_bits_r_type;
  wire [63:0] ClientTileLinkNetworkPort_1_io_client_release_bits_data;
  wire  ClientTileLinkNetworkPort_1_io_client_grant_ready;
  wire  ClientTileLinkNetworkPort_1_io_client_grant_valid;
  wire [2:0] ClientTileLinkNetworkPort_1_io_client_grant_bits_addr_beat;
  wire  ClientTileLinkNetworkPort_1_io_client_grant_bits_client_xact_id;
  wire [3:0] ClientTileLinkNetworkPort_1_io_client_grant_bits_manager_xact_id;
  wire  ClientTileLinkNetworkPort_1_io_client_grant_bits_is_builtin_type;
  wire [3:0] ClientTileLinkNetworkPort_1_io_client_grant_bits_g_type;
  wire [63:0] ClientTileLinkNetworkPort_1_io_client_grant_bits_data;
  wire  ClientTileLinkNetworkPort_1_io_client_grant_bits_manager_id;
  wire  ClientTileLinkNetworkPort_1_io_client_finish_ready;
  wire  ClientTileLinkNetworkPort_1_io_client_finish_valid;
  wire [3:0] ClientTileLinkNetworkPort_1_io_client_finish_bits_manager_xact_id;
  wire  ClientTileLinkNetworkPort_1_io_client_finish_bits_manager_id;
  wire  ClientTileLinkNetworkPort_1_io_network_acquire_ready;
  wire  ClientTileLinkNetworkPort_1_io_network_acquire_valid;
  wire [1:0] ClientTileLinkNetworkPort_1_io_network_acquire_bits_header_src;
  wire [1:0] ClientTileLinkNetworkPort_1_io_network_acquire_bits_header_dst;
  wire [25:0] ClientTileLinkNetworkPort_1_io_network_acquire_bits_payload_addr_block;
  wire  ClientTileLinkNetworkPort_1_io_network_acquire_bits_payload_client_xact_id;
  wire [2:0] ClientTileLinkNetworkPort_1_io_network_acquire_bits_payload_addr_beat;
  wire  ClientTileLinkNetworkPort_1_io_network_acquire_bits_payload_is_builtin_type;
  wire [2:0] ClientTileLinkNetworkPort_1_io_network_acquire_bits_payload_a_type;
  wire [11:0] ClientTileLinkNetworkPort_1_io_network_acquire_bits_payload_union;
  wire [63:0] ClientTileLinkNetworkPort_1_io_network_acquire_bits_payload_data;
  wire  ClientTileLinkNetworkPort_1_io_network_grant_ready;
  wire  ClientTileLinkNetworkPort_1_io_network_grant_valid;
  wire [1:0] ClientTileLinkNetworkPort_1_io_network_grant_bits_header_src;
  wire [1:0] ClientTileLinkNetworkPort_1_io_network_grant_bits_header_dst;
  wire [2:0] ClientTileLinkNetworkPort_1_io_network_grant_bits_payload_addr_beat;
  wire  ClientTileLinkNetworkPort_1_io_network_grant_bits_payload_client_xact_id;
  wire [3:0] ClientTileLinkNetworkPort_1_io_network_grant_bits_payload_manager_xact_id;
  wire  ClientTileLinkNetworkPort_1_io_network_grant_bits_payload_is_builtin_type;
  wire [3:0] ClientTileLinkNetworkPort_1_io_network_grant_bits_payload_g_type;
  wire [63:0] ClientTileLinkNetworkPort_1_io_network_grant_bits_payload_data;
  wire  ClientTileLinkNetworkPort_1_io_network_finish_ready;
  wire  ClientTileLinkNetworkPort_1_io_network_finish_valid;
  wire [1:0] ClientTileLinkNetworkPort_1_io_network_finish_bits_header_src;
  wire [1:0] ClientTileLinkNetworkPort_1_io_network_finish_bits_header_dst;
  wire [3:0] ClientTileLinkNetworkPort_1_io_network_finish_bits_payload_manager_xact_id;
  wire  ClientTileLinkNetworkPort_1_io_network_probe_ready;
  wire  ClientTileLinkNetworkPort_1_io_network_probe_valid;
  wire [1:0] ClientTileLinkNetworkPort_1_io_network_probe_bits_header_src;
  wire [1:0] ClientTileLinkNetworkPort_1_io_network_probe_bits_header_dst;
  wire [25:0] ClientTileLinkNetworkPort_1_io_network_probe_bits_payload_addr_block;
  wire [1:0] ClientTileLinkNetworkPort_1_io_network_probe_bits_payload_p_type;
  wire  ClientTileLinkNetworkPort_1_io_network_release_ready;
  wire  ClientTileLinkNetworkPort_1_io_network_release_valid;
  wire [1:0] ClientTileLinkNetworkPort_1_io_network_release_bits_header_src;
  wire [1:0] ClientTileLinkNetworkPort_1_io_network_release_bits_header_dst;
  wire [2:0] ClientTileLinkNetworkPort_1_io_network_release_bits_payload_addr_beat;
  wire [25:0] ClientTileLinkNetworkPort_1_io_network_release_bits_payload_addr_block;
  wire  ClientTileLinkNetworkPort_1_io_network_release_bits_payload_client_xact_id;
  wire  ClientTileLinkNetworkPort_1_io_network_release_bits_payload_voluntary;
  wire [2:0] ClientTileLinkNetworkPort_1_io_network_release_bits_payload_r_type;
  wire [63:0] ClientTileLinkNetworkPort_1_io_network_release_bits_payload_data;
  wire  TileLinkEnqueuer_1_1_clk;
  wire  TileLinkEnqueuer_1_1_reset;
  wire  TileLinkEnqueuer_1_1_io_client_acquire_ready;
  wire  TileLinkEnqueuer_1_1_io_client_acquire_valid;
  wire [1:0] TileLinkEnqueuer_1_1_io_client_acquire_bits_header_src;
  wire [1:0] TileLinkEnqueuer_1_1_io_client_acquire_bits_header_dst;
  wire [25:0] TileLinkEnqueuer_1_1_io_client_acquire_bits_payload_addr_block;
  wire  TileLinkEnqueuer_1_1_io_client_acquire_bits_payload_client_xact_id;
  wire [2:0] TileLinkEnqueuer_1_1_io_client_acquire_bits_payload_addr_beat;
  wire  TileLinkEnqueuer_1_1_io_client_acquire_bits_payload_is_builtin_type;
  wire [2:0] TileLinkEnqueuer_1_1_io_client_acquire_bits_payload_a_type;
  wire [11:0] TileLinkEnqueuer_1_1_io_client_acquire_bits_payload_union;
  wire [63:0] TileLinkEnqueuer_1_1_io_client_acquire_bits_payload_data;
  wire  TileLinkEnqueuer_1_1_io_client_grant_ready;
  wire  TileLinkEnqueuer_1_1_io_client_grant_valid;
  wire [1:0] TileLinkEnqueuer_1_1_io_client_grant_bits_header_src;
  wire [1:0] TileLinkEnqueuer_1_1_io_client_grant_bits_header_dst;
  wire [2:0] TileLinkEnqueuer_1_1_io_client_grant_bits_payload_addr_beat;
  wire  TileLinkEnqueuer_1_1_io_client_grant_bits_payload_client_xact_id;
  wire [3:0] TileLinkEnqueuer_1_1_io_client_grant_bits_payload_manager_xact_id;
  wire  TileLinkEnqueuer_1_1_io_client_grant_bits_payload_is_builtin_type;
  wire [3:0] TileLinkEnqueuer_1_1_io_client_grant_bits_payload_g_type;
  wire [63:0] TileLinkEnqueuer_1_1_io_client_grant_bits_payload_data;
  wire  TileLinkEnqueuer_1_1_io_client_finish_ready;
  wire  TileLinkEnqueuer_1_1_io_client_finish_valid;
  wire [1:0] TileLinkEnqueuer_1_1_io_client_finish_bits_header_src;
  wire [1:0] TileLinkEnqueuer_1_1_io_client_finish_bits_header_dst;
  wire [3:0] TileLinkEnqueuer_1_1_io_client_finish_bits_payload_manager_xact_id;
  wire  TileLinkEnqueuer_1_1_io_client_probe_ready;
  wire  TileLinkEnqueuer_1_1_io_client_probe_valid;
  wire [1:0] TileLinkEnqueuer_1_1_io_client_probe_bits_header_src;
  wire [1:0] TileLinkEnqueuer_1_1_io_client_probe_bits_header_dst;
  wire [25:0] TileLinkEnqueuer_1_1_io_client_probe_bits_payload_addr_block;
  wire [1:0] TileLinkEnqueuer_1_1_io_client_probe_bits_payload_p_type;
  wire  TileLinkEnqueuer_1_1_io_client_release_ready;
  wire  TileLinkEnqueuer_1_1_io_client_release_valid;
  wire [1:0] TileLinkEnqueuer_1_1_io_client_release_bits_header_src;
  wire [1:0] TileLinkEnqueuer_1_1_io_client_release_bits_header_dst;
  wire [2:0] TileLinkEnqueuer_1_1_io_client_release_bits_payload_addr_beat;
  wire [25:0] TileLinkEnqueuer_1_1_io_client_release_bits_payload_addr_block;
  wire  TileLinkEnqueuer_1_1_io_client_release_bits_payload_client_xact_id;
  wire  TileLinkEnqueuer_1_1_io_client_release_bits_payload_voluntary;
  wire [2:0] TileLinkEnqueuer_1_1_io_client_release_bits_payload_r_type;
  wire [63:0] TileLinkEnqueuer_1_1_io_client_release_bits_payload_data;
  wire  TileLinkEnqueuer_1_1_io_manager_acquire_ready;
  wire  TileLinkEnqueuer_1_1_io_manager_acquire_valid;
  wire [1:0] TileLinkEnqueuer_1_1_io_manager_acquire_bits_header_src;
  wire [1:0] TileLinkEnqueuer_1_1_io_manager_acquire_bits_header_dst;
  wire [25:0] TileLinkEnqueuer_1_1_io_manager_acquire_bits_payload_addr_block;
  wire  TileLinkEnqueuer_1_1_io_manager_acquire_bits_payload_client_xact_id;
  wire [2:0] TileLinkEnqueuer_1_1_io_manager_acquire_bits_payload_addr_beat;
  wire  TileLinkEnqueuer_1_1_io_manager_acquire_bits_payload_is_builtin_type;
  wire [2:0] TileLinkEnqueuer_1_1_io_manager_acquire_bits_payload_a_type;
  wire [11:0] TileLinkEnqueuer_1_1_io_manager_acquire_bits_payload_union;
  wire [63:0] TileLinkEnqueuer_1_1_io_manager_acquire_bits_payload_data;
  wire  TileLinkEnqueuer_1_1_io_manager_grant_ready;
  wire  TileLinkEnqueuer_1_1_io_manager_grant_valid;
  wire [1:0] TileLinkEnqueuer_1_1_io_manager_grant_bits_header_src;
  wire [1:0] TileLinkEnqueuer_1_1_io_manager_grant_bits_header_dst;
  wire [2:0] TileLinkEnqueuer_1_1_io_manager_grant_bits_payload_addr_beat;
  wire  TileLinkEnqueuer_1_1_io_manager_grant_bits_payload_client_xact_id;
  wire [3:0] TileLinkEnqueuer_1_1_io_manager_grant_bits_payload_manager_xact_id;
  wire  TileLinkEnqueuer_1_1_io_manager_grant_bits_payload_is_builtin_type;
  wire [3:0] TileLinkEnqueuer_1_1_io_manager_grant_bits_payload_g_type;
  wire [63:0] TileLinkEnqueuer_1_1_io_manager_grant_bits_payload_data;
  wire  TileLinkEnqueuer_1_1_io_manager_finish_ready;
  wire  TileLinkEnqueuer_1_1_io_manager_finish_valid;
  wire [1:0] TileLinkEnqueuer_1_1_io_manager_finish_bits_header_src;
  wire [1:0] TileLinkEnqueuer_1_1_io_manager_finish_bits_header_dst;
  wire [3:0] TileLinkEnqueuer_1_1_io_manager_finish_bits_payload_manager_xact_id;
  wire  TileLinkEnqueuer_1_1_io_manager_probe_ready;
  wire  TileLinkEnqueuer_1_1_io_manager_probe_valid;
  wire [1:0] TileLinkEnqueuer_1_1_io_manager_probe_bits_header_src;
  wire [1:0] TileLinkEnqueuer_1_1_io_manager_probe_bits_header_dst;
  wire [25:0] TileLinkEnqueuer_1_1_io_manager_probe_bits_payload_addr_block;
  wire [1:0] TileLinkEnqueuer_1_1_io_manager_probe_bits_payload_p_type;
  wire  TileLinkEnqueuer_1_1_io_manager_release_ready;
  wire  TileLinkEnqueuer_1_1_io_manager_release_valid;
  wire [1:0] TileLinkEnqueuer_1_1_io_manager_release_bits_header_src;
  wire [1:0] TileLinkEnqueuer_1_1_io_manager_release_bits_header_dst;
  wire [2:0] TileLinkEnqueuer_1_1_io_manager_release_bits_payload_addr_beat;
  wire [25:0] TileLinkEnqueuer_1_1_io_manager_release_bits_payload_addr_block;
  wire  TileLinkEnqueuer_1_1_io_manager_release_bits_payload_client_xact_id;
  wire  TileLinkEnqueuer_1_1_io_manager_release_bits_payload_voluntary;
  wire [2:0] TileLinkEnqueuer_1_1_io_manager_release_bits_payload_r_type;
  wire [63:0] TileLinkEnqueuer_1_1_io_manager_release_bits_payload_data;
  wire  ClientUncachedTileLinkNetworkPort_1_clk;
  wire  ClientUncachedTileLinkNetworkPort_1_reset;
  wire  ClientUncachedTileLinkNetworkPort_1_io_client_acquire_ready;
  wire  ClientUncachedTileLinkNetworkPort_1_io_client_acquire_valid;
  wire [25:0] ClientUncachedTileLinkNetworkPort_1_io_client_acquire_bits_addr_block;
  wire  ClientUncachedTileLinkNetworkPort_1_io_client_acquire_bits_client_xact_id;
  wire [2:0] ClientUncachedTileLinkNetworkPort_1_io_client_acquire_bits_addr_beat;
  wire  ClientUncachedTileLinkNetworkPort_1_io_client_acquire_bits_is_builtin_type;
  wire [2:0] ClientUncachedTileLinkNetworkPort_1_io_client_acquire_bits_a_type;
  wire [11:0] ClientUncachedTileLinkNetworkPort_1_io_client_acquire_bits_union;
  wire [63:0] ClientUncachedTileLinkNetworkPort_1_io_client_acquire_bits_data;
  wire  ClientUncachedTileLinkNetworkPort_1_io_client_grant_ready;
  wire  ClientUncachedTileLinkNetworkPort_1_io_client_grant_valid;
  wire [2:0] ClientUncachedTileLinkNetworkPort_1_io_client_grant_bits_addr_beat;
  wire  ClientUncachedTileLinkNetworkPort_1_io_client_grant_bits_client_xact_id;
  wire [3:0] ClientUncachedTileLinkNetworkPort_1_io_client_grant_bits_manager_xact_id;
  wire  ClientUncachedTileLinkNetworkPort_1_io_client_grant_bits_is_builtin_type;
  wire [3:0] ClientUncachedTileLinkNetworkPort_1_io_client_grant_bits_g_type;
  wire [63:0] ClientUncachedTileLinkNetworkPort_1_io_client_grant_bits_data;
  wire  ClientUncachedTileLinkNetworkPort_1_io_network_acquire_ready;
  wire  ClientUncachedTileLinkNetworkPort_1_io_network_acquire_valid;
  wire [1:0] ClientUncachedTileLinkNetworkPort_1_io_network_acquire_bits_header_src;
  wire [1:0] ClientUncachedTileLinkNetworkPort_1_io_network_acquire_bits_header_dst;
  wire [25:0] ClientUncachedTileLinkNetworkPort_1_io_network_acquire_bits_payload_addr_block;
  wire  ClientUncachedTileLinkNetworkPort_1_io_network_acquire_bits_payload_client_xact_id;
  wire [2:0] ClientUncachedTileLinkNetworkPort_1_io_network_acquire_bits_payload_addr_beat;
  wire  ClientUncachedTileLinkNetworkPort_1_io_network_acquire_bits_payload_is_builtin_type;
  wire [2:0] ClientUncachedTileLinkNetworkPort_1_io_network_acquire_bits_payload_a_type;
  wire [11:0] ClientUncachedTileLinkNetworkPort_1_io_network_acquire_bits_payload_union;
  wire [63:0] ClientUncachedTileLinkNetworkPort_1_io_network_acquire_bits_payload_data;
  wire  ClientUncachedTileLinkNetworkPort_1_io_network_grant_ready;
  wire  ClientUncachedTileLinkNetworkPort_1_io_network_grant_valid;
  wire [1:0] ClientUncachedTileLinkNetworkPort_1_io_network_grant_bits_header_src;
  wire [1:0] ClientUncachedTileLinkNetworkPort_1_io_network_grant_bits_header_dst;
  wire [2:0] ClientUncachedTileLinkNetworkPort_1_io_network_grant_bits_payload_addr_beat;
  wire  ClientUncachedTileLinkNetworkPort_1_io_network_grant_bits_payload_client_xact_id;
  wire [3:0] ClientUncachedTileLinkNetworkPort_1_io_network_grant_bits_payload_manager_xact_id;
  wire  ClientUncachedTileLinkNetworkPort_1_io_network_grant_bits_payload_is_builtin_type;
  wire [3:0] ClientUncachedTileLinkNetworkPort_1_io_network_grant_bits_payload_g_type;
  wire [63:0] ClientUncachedTileLinkNetworkPort_1_io_network_grant_bits_payload_data;
  wire  ClientUncachedTileLinkNetworkPort_1_io_network_finish_ready;
  wire  ClientUncachedTileLinkNetworkPort_1_io_network_finish_valid;
  wire [1:0] ClientUncachedTileLinkNetworkPort_1_io_network_finish_bits_header_src;
  wire [1:0] ClientUncachedTileLinkNetworkPort_1_io_network_finish_bits_header_dst;
  wire [3:0] ClientUncachedTileLinkNetworkPort_1_io_network_finish_bits_payload_manager_xact_id;
  wire  ClientUncachedTileLinkNetworkPort_1_io_network_probe_ready;
  wire  ClientUncachedTileLinkNetworkPort_1_io_network_probe_valid;
  wire [1:0] ClientUncachedTileLinkNetworkPort_1_io_network_probe_bits_header_src;
  wire [1:0] ClientUncachedTileLinkNetworkPort_1_io_network_probe_bits_header_dst;
  wire [25:0] ClientUncachedTileLinkNetworkPort_1_io_network_probe_bits_payload_addr_block;
  wire [1:0] ClientUncachedTileLinkNetworkPort_1_io_network_probe_bits_payload_p_type;
  wire  ClientUncachedTileLinkNetworkPort_1_io_network_release_ready;
  wire  ClientUncachedTileLinkNetworkPort_1_io_network_release_valid;
  wire [1:0] ClientUncachedTileLinkNetworkPort_1_io_network_release_bits_header_src;
  wire [1:0] ClientUncachedTileLinkNetworkPort_1_io_network_release_bits_header_dst;
  wire [2:0] ClientUncachedTileLinkNetworkPort_1_io_network_release_bits_payload_addr_beat;
  wire [25:0] ClientUncachedTileLinkNetworkPort_1_io_network_release_bits_payload_addr_block;
  wire  ClientUncachedTileLinkNetworkPort_1_io_network_release_bits_payload_client_xact_id;
  wire  ClientUncachedTileLinkNetworkPort_1_io_network_release_bits_payload_voluntary;
  wire [2:0] ClientUncachedTileLinkNetworkPort_1_io_network_release_bits_payload_r_type;
  wire [63:0] ClientUncachedTileLinkNetworkPort_1_io_network_release_bits_payload_data;
  wire  ManagerTileLinkNetworkPort_2_clk;
  wire  ManagerTileLinkNetworkPort_2_reset;
  wire  ManagerTileLinkNetworkPort_2_io_manager_acquire_ready;
  wire  ManagerTileLinkNetworkPort_2_io_manager_acquire_valid;
  wire [25:0] ManagerTileLinkNetworkPort_2_io_manager_acquire_bits_addr_block;
  wire  ManagerTileLinkNetworkPort_2_io_manager_acquire_bits_client_xact_id;
  wire [2:0] ManagerTileLinkNetworkPort_2_io_manager_acquire_bits_addr_beat;
  wire  ManagerTileLinkNetworkPort_2_io_manager_acquire_bits_is_builtin_type;
  wire [2:0] ManagerTileLinkNetworkPort_2_io_manager_acquire_bits_a_type;
  wire [11:0] ManagerTileLinkNetworkPort_2_io_manager_acquire_bits_union;
  wire [63:0] ManagerTileLinkNetworkPort_2_io_manager_acquire_bits_data;
  wire  ManagerTileLinkNetworkPort_2_io_manager_acquire_bits_client_id;
  wire  ManagerTileLinkNetworkPort_2_io_manager_grant_ready;
  wire  ManagerTileLinkNetworkPort_2_io_manager_grant_valid;
  wire [2:0] ManagerTileLinkNetworkPort_2_io_manager_grant_bits_addr_beat;
  wire  ManagerTileLinkNetworkPort_2_io_manager_grant_bits_client_xact_id;
  wire [3:0] ManagerTileLinkNetworkPort_2_io_manager_grant_bits_manager_xact_id;
  wire  ManagerTileLinkNetworkPort_2_io_manager_grant_bits_is_builtin_type;
  wire [3:0] ManagerTileLinkNetworkPort_2_io_manager_grant_bits_g_type;
  wire [63:0] ManagerTileLinkNetworkPort_2_io_manager_grant_bits_data;
  wire  ManagerTileLinkNetworkPort_2_io_manager_grant_bits_client_id;
  wire  ManagerTileLinkNetworkPort_2_io_manager_finish_ready;
  wire  ManagerTileLinkNetworkPort_2_io_manager_finish_valid;
  wire [3:0] ManagerTileLinkNetworkPort_2_io_manager_finish_bits_manager_xact_id;
  wire  ManagerTileLinkNetworkPort_2_io_manager_probe_ready;
  wire  ManagerTileLinkNetworkPort_2_io_manager_probe_valid;
  wire [25:0] ManagerTileLinkNetworkPort_2_io_manager_probe_bits_addr_block;
  wire [1:0] ManagerTileLinkNetworkPort_2_io_manager_probe_bits_p_type;
  wire  ManagerTileLinkNetworkPort_2_io_manager_probe_bits_client_id;
  wire  ManagerTileLinkNetworkPort_2_io_manager_release_ready;
  wire  ManagerTileLinkNetworkPort_2_io_manager_release_valid;
  wire [2:0] ManagerTileLinkNetworkPort_2_io_manager_release_bits_addr_beat;
  wire [25:0] ManagerTileLinkNetworkPort_2_io_manager_release_bits_addr_block;
  wire  ManagerTileLinkNetworkPort_2_io_manager_release_bits_client_xact_id;
  wire  ManagerTileLinkNetworkPort_2_io_manager_release_bits_voluntary;
  wire [2:0] ManagerTileLinkNetworkPort_2_io_manager_release_bits_r_type;
  wire [63:0] ManagerTileLinkNetworkPort_2_io_manager_release_bits_data;
  wire  ManagerTileLinkNetworkPort_2_io_manager_release_bits_client_id;
  wire  ManagerTileLinkNetworkPort_2_io_network_acquire_ready;
  wire  ManagerTileLinkNetworkPort_2_io_network_acquire_valid;
  wire [1:0] ManagerTileLinkNetworkPort_2_io_network_acquire_bits_header_src;
  wire [1:0] ManagerTileLinkNetworkPort_2_io_network_acquire_bits_header_dst;
  wire [25:0] ManagerTileLinkNetworkPort_2_io_network_acquire_bits_payload_addr_block;
  wire  ManagerTileLinkNetworkPort_2_io_network_acquire_bits_payload_client_xact_id;
  wire [2:0] ManagerTileLinkNetworkPort_2_io_network_acquire_bits_payload_addr_beat;
  wire  ManagerTileLinkNetworkPort_2_io_network_acquire_bits_payload_is_builtin_type;
  wire [2:0] ManagerTileLinkNetworkPort_2_io_network_acquire_bits_payload_a_type;
  wire [11:0] ManagerTileLinkNetworkPort_2_io_network_acquire_bits_payload_union;
  wire [63:0] ManagerTileLinkNetworkPort_2_io_network_acquire_bits_payload_data;
  wire  ManagerTileLinkNetworkPort_2_io_network_grant_ready;
  wire  ManagerTileLinkNetworkPort_2_io_network_grant_valid;
  wire [1:0] ManagerTileLinkNetworkPort_2_io_network_grant_bits_header_src;
  wire [1:0] ManagerTileLinkNetworkPort_2_io_network_grant_bits_header_dst;
  wire [2:0] ManagerTileLinkNetworkPort_2_io_network_grant_bits_payload_addr_beat;
  wire  ManagerTileLinkNetworkPort_2_io_network_grant_bits_payload_client_xact_id;
  wire [3:0] ManagerTileLinkNetworkPort_2_io_network_grant_bits_payload_manager_xact_id;
  wire  ManagerTileLinkNetworkPort_2_io_network_grant_bits_payload_is_builtin_type;
  wire [3:0] ManagerTileLinkNetworkPort_2_io_network_grant_bits_payload_g_type;
  wire [63:0] ManagerTileLinkNetworkPort_2_io_network_grant_bits_payload_data;
  wire  ManagerTileLinkNetworkPort_2_io_network_finish_ready;
  wire  ManagerTileLinkNetworkPort_2_io_network_finish_valid;
  wire [1:0] ManagerTileLinkNetworkPort_2_io_network_finish_bits_header_src;
  wire [1:0] ManagerTileLinkNetworkPort_2_io_network_finish_bits_header_dst;
  wire [3:0] ManagerTileLinkNetworkPort_2_io_network_finish_bits_payload_manager_xact_id;
  wire  ManagerTileLinkNetworkPort_2_io_network_probe_ready;
  wire  ManagerTileLinkNetworkPort_2_io_network_probe_valid;
  wire [1:0] ManagerTileLinkNetworkPort_2_io_network_probe_bits_header_src;
  wire [1:0] ManagerTileLinkNetworkPort_2_io_network_probe_bits_header_dst;
  wire [25:0] ManagerTileLinkNetworkPort_2_io_network_probe_bits_payload_addr_block;
  wire [1:0] ManagerTileLinkNetworkPort_2_io_network_probe_bits_payload_p_type;
  wire  ManagerTileLinkNetworkPort_2_io_network_release_ready;
  wire  ManagerTileLinkNetworkPort_2_io_network_release_valid;
  wire [1:0] ManagerTileLinkNetworkPort_2_io_network_release_bits_header_src;
  wire [1:0] ManagerTileLinkNetworkPort_2_io_network_release_bits_header_dst;
  wire [2:0] ManagerTileLinkNetworkPort_2_io_network_release_bits_payload_addr_beat;
  wire [25:0] ManagerTileLinkNetworkPort_2_io_network_release_bits_payload_addr_block;
  wire  ManagerTileLinkNetworkPort_2_io_network_release_bits_payload_client_xact_id;
  wire  ManagerTileLinkNetworkPort_2_io_network_release_bits_payload_voluntary;
  wire [2:0] ManagerTileLinkNetworkPort_2_io_network_release_bits_payload_r_type;
  wire [63:0] ManagerTileLinkNetworkPort_2_io_network_release_bits_payload_data;
  wire  TileLinkEnqueuer_2_1_clk;
  wire  TileLinkEnqueuer_2_1_reset;
  wire  TileLinkEnqueuer_2_1_io_client_acquire_ready;
  wire  TileLinkEnqueuer_2_1_io_client_acquire_valid;
  wire [1:0] TileLinkEnqueuer_2_1_io_client_acquire_bits_header_src;
  wire [1:0] TileLinkEnqueuer_2_1_io_client_acquire_bits_header_dst;
  wire [25:0] TileLinkEnqueuer_2_1_io_client_acquire_bits_payload_addr_block;
  wire  TileLinkEnqueuer_2_1_io_client_acquire_bits_payload_client_xact_id;
  wire [2:0] TileLinkEnqueuer_2_1_io_client_acquire_bits_payload_addr_beat;
  wire  TileLinkEnqueuer_2_1_io_client_acquire_bits_payload_is_builtin_type;
  wire [2:0] TileLinkEnqueuer_2_1_io_client_acquire_bits_payload_a_type;
  wire [11:0] TileLinkEnqueuer_2_1_io_client_acquire_bits_payload_union;
  wire [63:0] TileLinkEnqueuer_2_1_io_client_acquire_bits_payload_data;
  wire  TileLinkEnqueuer_2_1_io_client_grant_ready;
  wire  TileLinkEnqueuer_2_1_io_client_grant_valid;
  wire [1:0] TileLinkEnqueuer_2_1_io_client_grant_bits_header_src;
  wire [1:0] TileLinkEnqueuer_2_1_io_client_grant_bits_header_dst;
  wire [2:0] TileLinkEnqueuer_2_1_io_client_grant_bits_payload_addr_beat;
  wire  TileLinkEnqueuer_2_1_io_client_grant_bits_payload_client_xact_id;
  wire [3:0] TileLinkEnqueuer_2_1_io_client_grant_bits_payload_manager_xact_id;
  wire  TileLinkEnqueuer_2_1_io_client_grant_bits_payload_is_builtin_type;
  wire [3:0] TileLinkEnqueuer_2_1_io_client_grant_bits_payload_g_type;
  wire [63:0] TileLinkEnqueuer_2_1_io_client_grant_bits_payload_data;
  wire  TileLinkEnqueuer_2_1_io_client_finish_ready;
  wire  TileLinkEnqueuer_2_1_io_client_finish_valid;
  wire [1:0] TileLinkEnqueuer_2_1_io_client_finish_bits_header_src;
  wire [1:0] TileLinkEnqueuer_2_1_io_client_finish_bits_header_dst;
  wire [3:0] TileLinkEnqueuer_2_1_io_client_finish_bits_payload_manager_xact_id;
  wire  TileLinkEnqueuer_2_1_io_client_probe_ready;
  wire  TileLinkEnqueuer_2_1_io_client_probe_valid;
  wire [1:0] TileLinkEnqueuer_2_1_io_client_probe_bits_header_src;
  wire [1:0] TileLinkEnqueuer_2_1_io_client_probe_bits_header_dst;
  wire [25:0] TileLinkEnqueuer_2_1_io_client_probe_bits_payload_addr_block;
  wire [1:0] TileLinkEnqueuer_2_1_io_client_probe_bits_payload_p_type;
  wire  TileLinkEnqueuer_2_1_io_client_release_ready;
  wire  TileLinkEnqueuer_2_1_io_client_release_valid;
  wire [1:0] TileLinkEnqueuer_2_1_io_client_release_bits_header_src;
  wire [1:0] TileLinkEnqueuer_2_1_io_client_release_bits_header_dst;
  wire [2:0] TileLinkEnqueuer_2_1_io_client_release_bits_payload_addr_beat;
  wire [25:0] TileLinkEnqueuer_2_1_io_client_release_bits_payload_addr_block;
  wire  TileLinkEnqueuer_2_1_io_client_release_bits_payload_client_xact_id;
  wire  TileLinkEnqueuer_2_1_io_client_release_bits_payload_voluntary;
  wire [2:0] TileLinkEnqueuer_2_1_io_client_release_bits_payload_r_type;
  wire [63:0] TileLinkEnqueuer_2_1_io_client_release_bits_payload_data;
  wire  TileLinkEnqueuer_2_1_io_manager_acquire_ready;
  wire  TileLinkEnqueuer_2_1_io_manager_acquire_valid;
  wire [1:0] TileLinkEnqueuer_2_1_io_manager_acquire_bits_header_src;
  wire [1:0] TileLinkEnqueuer_2_1_io_manager_acquire_bits_header_dst;
  wire [25:0] TileLinkEnqueuer_2_1_io_manager_acquire_bits_payload_addr_block;
  wire  TileLinkEnqueuer_2_1_io_manager_acquire_bits_payload_client_xact_id;
  wire [2:0] TileLinkEnqueuer_2_1_io_manager_acquire_bits_payload_addr_beat;
  wire  TileLinkEnqueuer_2_1_io_manager_acquire_bits_payload_is_builtin_type;
  wire [2:0] TileLinkEnqueuer_2_1_io_manager_acquire_bits_payload_a_type;
  wire [11:0] TileLinkEnqueuer_2_1_io_manager_acquire_bits_payload_union;
  wire [63:0] TileLinkEnqueuer_2_1_io_manager_acquire_bits_payload_data;
  wire  TileLinkEnqueuer_2_1_io_manager_grant_ready;
  wire  TileLinkEnqueuer_2_1_io_manager_grant_valid;
  wire [1:0] TileLinkEnqueuer_2_1_io_manager_grant_bits_header_src;
  wire [1:0] TileLinkEnqueuer_2_1_io_manager_grant_bits_header_dst;
  wire [2:0] TileLinkEnqueuer_2_1_io_manager_grant_bits_payload_addr_beat;
  wire  TileLinkEnqueuer_2_1_io_manager_grant_bits_payload_client_xact_id;
  wire [3:0] TileLinkEnqueuer_2_1_io_manager_grant_bits_payload_manager_xact_id;
  wire  TileLinkEnqueuer_2_1_io_manager_grant_bits_payload_is_builtin_type;
  wire [3:0] TileLinkEnqueuer_2_1_io_manager_grant_bits_payload_g_type;
  wire [63:0] TileLinkEnqueuer_2_1_io_manager_grant_bits_payload_data;
  wire  TileLinkEnqueuer_2_1_io_manager_finish_ready;
  wire  TileLinkEnqueuer_2_1_io_manager_finish_valid;
  wire [1:0] TileLinkEnqueuer_2_1_io_manager_finish_bits_header_src;
  wire [1:0] TileLinkEnqueuer_2_1_io_manager_finish_bits_header_dst;
  wire [3:0] TileLinkEnqueuer_2_1_io_manager_finish_bits_payload_manager_xact_id;
  wire  TileLinkEnqueuer_2_1_io_manager_probe_ready;
  wire  TileLinkEnqueuer_2_1_io_manager_probe_valid;
  wire [1:0] TileLinkEnqueuer_2_1_io_manager_probe_bits_header_src;
  wire [1:0] TileLinkEnqueuer_2_1_io_manager_probe_bits_header_dst;
  wire [25:0] TileLinkEnqueuer_2_1_io_manager_probe_bits_payload_addr_block;
  wire [1:0] TileLinkEnqueuer_2_1_io_manager_probe_bits_payload_p_type;
  wire  TileLinkEnqueuer_2_1_io_manager_release_ready;
  wire  TileLinkEnqueuer_2_1_io_manager_release_valid;
  wire [1:0] TileLinkEnqueuer_2_1_io_manager_release_bits_header_src;
  wire [1:0] TileLinkEnqueuer_2_1_io_manager_release_bits_header_dst;
  wire [2:0] TileLinkEnqueuer_2_1_io_manager_release_bits_payload_addr_beat;
  wire [25:0] TileLinkEnqueuer_2_1_io_manager_release_bits_payload_addr_block;
  wire  TileLinkEnqueuer_2_1_io_manager_release_bits_payload_client_xact_id;
  wire  TileLinkEnqueuer_2_1_io_manager_release_bits_payload_voluntary;
  wire [2:0] TileLinkEnqueuer_2_1_io_manager_release_bits_payload_r_type;
  wire [63:0] TileLinkEnqueuer_2_1_io_manager_release_bits_payload_data;
  wire  ManagerTileLinkNetworkPort_1_1_clk;
  wire  ManagerTileLinkNetworkPort_1_1_reset;
  wire  ManagerTileLinkNetworkPort_1_1_io_manager_acquire_ready;
  wire  ManagerTileLinkNetworkPort_1_1_io_manager_acquire_valid;
  wire [25:0] ManagerTileLinkNetworkPort_1_1_io_manager_acquire_bits_addr_block;
  wire  ManagerTileLinkNetworkPort_1_1_io_manager_acquire_bits_client_xact_id;
  wire [2:0] ManagerTileLinkNetworkPort_1_1_io_manager_acquire_bits_addr_beat;
  wire  ManagerTileLinkNetworkPort_1_1_io_manager_acquire_bits_is_builtin_type;
  wire [2:0] ManagerTileLinkNetworkPort_1_1_io_manager_acquire_bits_a_type;
  wire [11:0] ManagerTileLinkNetworkPort_1_1_io_manager_acquire_bits_union;
  wire [63:0] ManagerTileLinkNetworkPort_1_1_io_manager_acquire_bits_data;
  wire  ManagerTileLinkNetworkPort_1_1_io_manager_acquire_bits_client_id;
  wire  ManagerTileLinkNetworkPort_1_1_io_manager_grant_ready;
  wire  ManagerTileLinkNetworkPort_1_1_io_manager_grant_valid;
  wire [2:0] ManagerTileLinkNetworkPort_1_1_io_manager_grant_bits_addr_beat;
  wire  ManagerTileLinkNetworkPort_1_1_io_manager_grant_bits_client_xact_id;
  wire [3:0] ManagerTileLinkNetworkPort_1_1_io_manager_grant_bits_manager_xact_id;
  wire  ManagerTileLinkNetworkPort_1_1_io_manager_grant_bits_is_builtin_type;
  wire [3:0] ManagerTileLinkNetworkPort_1_1_io_manager_grant_bits_g_type;
  wire [63:0] ManagerTileLinkNetworkPort_1_1_io_manager_grant_bits_data;
  wire  ManagerTileLinkNetworkPort_1_1_io_manager_grant_bits_client_id;
  wire  ManagerTileLinkNetworkPort_1_1_io_manager_finish_ready;
  wire  ManagerTileLinkNetworkPort_1_1_io_manager_finish_valid;
  wire [3:0] ManagerTileLinkNetworkPort_1_1_io_manager_finish_bits_manager_xact_id;
  wire  ManagerTileLinkNetworkPort_1_1_io_manager_probe_ready;
  wire  ManagerTileLinkNetworkPort_1_1_io_manager_probe_valid;
  wire [25:0] ManagerTileLinkNetworkPort_1_1_io_manager_probe_bits_addr_block;
  wire [1:0] ManagerTileLinkNetworkPort_1_1_io_manager_probe_bits_p_type;
  wire  ManagerTileLinkNetworkPort_1_1_io_manager_probe_bits_client_id;
  wire  ManagerTileLinkNetworkPort_1_1_io_manager_release_ready;
  wire  ManagerTileLinkNetworkPort_1_1_io_manager_release_valid;
  wire [2:0] ManagerTileLinkNetworkPort_1_1_io_manager_release_bits_addr_beat;
  wire [25:0] ManagerTileLinkNetworkPort_1_1_io_manager_release_bits_addr_block;
  wire  ManagerTileLinkNetworkPort_1_1_io_manager_release_bits_client_xact_id;
  wire  ManagerTileLinkNetworkPort_1_1_io_manager_release_bits_voluntary;
  wire [2:0] ManagerTileLinkNetworkPort_1_1_io_manager_release_bits_r_type;
  wire [63:0] ManagerTileLinkNetworkPort_1_1_io_manager_release_bits_data;
  wire  ManagerTileLinkNetworkPort_1_1_io_manager_release_bits_client_id;
  wire  ManagerTileLinkNetworkPort_1_1_io_network_acquire_ready;
  wire  ManagerTileLinkNetworkPort_1_1_io_network_acquire_valid;
  wire [1:0] ManagerTileLinkNetworkPort_1_1_io_network_acquire_bits_header_src;
  wire [1:0] ManagerTileLinkNetworkPort_1_1_io_network_acquire_bits_header_dst;
  wire [25:0] ManagerTileLinkNetworkPort_1_1_io_network_acquire_bits_payload_addr_block;
  wire  ManagerTileLinkNetworkPort_1_1_io_network_acquire_bits_payload_client_xact_id;
  wire [2:0] ManagerTileLinkNetworkPort_1_1_io_network_acquire_bits_payload_addr_beat;
  wire  ManagerTileLinkNetworkPort_1_1_io_network_acquire_bits_payload_is_builtin_type;
  wire [2:0] ManagerTileLinkNetworkPort_1_1_io_network_acquire_bits_payload_a_type;
  wire [11:0] ManagerTileLinkNetworkPort_1_1_io_network_acquire_bits_payload_union;
  wire [63:0] ManagerTileLinkNetworkPort_1_1_io_network_acquire_bits_payload_data;
  wire  ManagerTileLinkNetworkPort_1_1_io_network_grant_ready;
  wire  ManagerTileLinkNetworkPort_1_1_io_network_grant_valid;
  wire [1:0] ManagerTileLinkNetworkPort_1_1_io_network_grant_bits_header_src;
  wire [1:0] ManagerTileLinkNetworkPort_1_1_io_network_grant_bits_header_dst;
  wire [2:0] ManagerTileLinkNetworkPort_1_1_io_network_grant_bits_payload_addr_beat;
  wire  ManagerTileLinkNetworkPort_1_1_io_network_grant_bits_payload_client_xact_id;
  wire [3:0] ManagerTileLinkNetworkPort_1_1_io_network_grant_bits_payload_manager_xact_id;
  wire  ManagerTileLinkNetworkPort_1_1_io_network_grant_bits_payload_is_builtin_type;
  wire [3:0] ManagerTileLinkNetworkPort_1_1_io_network_grant_bits_payload_g_type;
  wire [63:0] ManagerTileLinkNetworkPort_1_1_io_network_grant_bits_payload_data;
  wire  ManagerTileLinkNetworkPort_1_1_io_network_finish_ready;
  wire  ManagerTileLinkNetworkPort_1_1_io_network_finish_valid;
  wire [1:0] ManagerTileLinkNetworkPort_1_1_io_network_finish_bits_header_src;
  wire [1:0] ManagerTileLinkNetworkPort_1_1_io_network_finish_bits_header_dst;
  wire [3:0] ManagerTileLinkNetworkPort_1_1_io_network_finish_bits_payload_manager_xact_id;
  wire  ManagerTileLinkNetworkPort_1_1_io_network_probe_ready;
  wire  ManagerTileLinkNetworkPort_1_1_io_network_probe_valid;
  wire [1:0] ManagerTileLinkNetworkPort_1_1_io_network_probe_bits_header_src;
  wire [1:0] ManagerTileLinkNetworkPort_1_1_io_network_probe_bits_header_dst;
  wire [25:0] ManagerTileLinkNetworkPort_1_1_io_network_probe_bits_payload_addr_block;
  wire [1:0] ManagerTileLinkNetworkPort_1_1_io_network_probe_bits_payload_p_type;
  wire  ManagerTileLinkNetworkPort_1_1_io_network_release_ready;
  wire  ManagerTileLinkNetworkPort_1_1_io_network_release_valid;
  wire [1:0] ManagerTileLinkNetworkPort_1_1_io_network_release_bits_header_src;
  wire [1:0] ManagerTileLinkNetworkPort_1_1_io_network_release_bits_header_dst;
  wire [2:0] ManagerTileLinkNetworkPort_1_1_io_network_release_bits_payload_addr_beat;
  wire [25:0] ManagerTileLinkNetworkPort_1_1_io_network_release_bits_payload_addr_block;
  wire  ManagerTileLinkNetworkPort_1_1_io_network_release_bits_payload_client_xact_id;
  wire  ManagerTileLinkNetworkPort_1_1_io_network_release_bits_payload_voluntary;
  wire [2:0] ManagerTileLinkNetworkPort_1_1_io_network_release_bits_payload_r_type;
  wire [63:0] ManagerTileLinkNetworkPort_1_1_io_network_release_bits_payload_data;
  wire  TileLinkEnqueuer_3_1_clk;
  wire  TileLinkEnqueuer_3_1_reset;
  wire  TileLinkEnqueuer_3_1_io_client_acquire_ready;
  wire  TileLinkEnqueuer_3_1_io_client_acquire_valid;
  wire [1:0] TileLinkEnqueuer_3_1_io_client_acquire_bits_header_src;
  wire [1:0] TileLinkEnqueuer_3_1_io_client_acquire_bits_header_dst;
  wire [25:0] TileLinkEnqueuer_3_1_io_client_acquire_bits_payload_addr_block;
  wire  TileLinkEnqueuer_3_1_io_client_acquire_bits_payload_client_xact_id;
  wire [2:0] TileLinkEnqueuer_3_1_io_client_acquire_bits_payload_addr_beat;
  wire  TileLinkEnqueuer_3_1_io_client_acquire_bits_payload_is_builtin_type;
  wire [2:0] TileLinkEnqueuer_3_1_io_client_acquire_bits_payload_a_type;
  wire [11:0] TileLinkEnqueuer_3_1_io_client_acquire_bits_payload_union;
  wire [63:0] TileLinkEnqueuer_3_1_io_client_acquire_bits_payload_data;
  wire  TileLinkEnqueuer_3_1_io_client_grant_ready;
  wire  TileLinkEnqueuer_3_1_io_client_grant_valid;
  wire [1:0] TileLinkEnqueuer_3_1_io_client_grant_bits_header_src;
  wire [1:0] TileLinkEnqueuer_3_1_io_client_grant_bits_header_dst;
  wire [2:0] TileLinkEnqueuer_3_1_io_client_grant_bits_payload_addr_beat;
  wire  TileLinkEnqueuer_3_1_io_client_grant_bits_payload_client_xact_id;
  wire [3:0] TileLinkEnqueuer_3_1_io_client_grant_bits_payload_manager_xact_id;
  wire  TileLinkEnqueuer_3_1_io_client_grant_bits_payload_is_builtin_type;
  wire [3:0] TileLinkEnqueuer_3_1_io_client_grant_bits_payload_g_type;
  wire [63:0] TileLinkEnqueuer_3_1_io_client_grant_bits_payload_data;
  wire  TileLinkEnqueuer_3_1_io_client_finish_ready;
  wire  TileLinkEnqueuer_3_1_io_client_finish_valid;
  wire [1:0] TileLinkEnqueuer_3_1_io_client_finish_bits_header_src;
  wire [1:0] TileLinkEnqueuer_3_1_io_client_finish_bits_header_dst;
  wire [3:0] TileLinkEnqueuer_3_1_io_client_finish_bits_payload_manager_xact_id;
  wire  TileLinkEnqueuer_3_1_io_client_probe_ready;
  wire  TileLinkEnqueuer_3_1_io_client_probe_valid;
  wire [1:0] TileLinkEnqueuer_3_1_io_client_probe_bits_header_src;
  wire [1:0] TileLinkEnqueuer_3_1_io_client_probe_bits_header_dst;
  wire [25:0] TileLinkEnqueuer_3_1_io_client_probe_bits_payload_addr_block;
  wire [1:0] TileLinkEnqueuer_3_1_io_client_probe_bits_payload_p_type;
  wire  TileLinkEnqueuer_3_1_io_client_release_ready;
  wire  TileLinkEnqueuer_3_1_io_client_release_valid;
  wire [1:0] TileLinkEnqueuer_3_1_io_client_release_bits_header_src;
  wire [1:0] TileLinkEnqueuer_3_1_io_client_release_bits_header_dst;
  wire [2:0] TileLinkEnqueuer_3_1_io_client_release_bits_payload_addr_beat;
  wire [25:0] TileLinkEnqueuer_3_1_io_client_release_bits_payload_addr_block;
  wire  TileLinkEnqueuer_3_1_io_client_release_bits_payload_client_xact_id;
  wire  TileLinkEnqueuer_3_1_io_client_release_bits_payload_voluntary;
  wire [2:0] TileLinkEnqueuer_3_1_io_client_release_bits_payload_r_type;
  wire [63:0] TileLinkEnqueuer_3_1_io_client_release_bits_payload_data;
  wire  TileLinkEnqueuer_3_1_io_manager_acquire_ready;
  wire  TileLinkEnqueuer_3_1_io_manager_acquire_valid;
  wire [1:0] TileLinkEnqueuer_3_1_io_manager_acquire_bits_header_src;
  wire [1:0] TileLinkEnqueuer_3_1_io_manager_acquire_bits_header_dst;
  wire [25:0] TileLinkEnqueuer_3_1_io_manager_acquire_bits_payload_addr_block;
  wire  TileLinkEnqueuer_3_1_io_manager_acquire_bits_payload_client_xact_id;
  wire [2:0] TileLinkEnqueuer_3_1_io_manager_acquire_bits_payload_addr_beat;
  wire  TileLinkEnqueuer_3_1_io_manager_acquire_bits_payload_is_builtin_type;
  wire [2:0] TileLinkEnqueuer_3_1_io_manager_acquire_bits_payload_a_type;
  wire [11:0] TileLinkEnqueuer_3_1_io_manager_acquire_bits_payload_union;
  wire [63:0] TileLinkEnqueuer_3_1_io_manager_acquire_bits_payload_data;
  wire  TileLinkEnqueuer_3_1_io_manager_grant_ready;
  wire  TileLinkEnqueuer_3_1_io_manager_grant_valid;
  wire [1:0] TileLinkEnqueuer_3_1_io_manager_grant_bits_header_src;
  wire [1:0] TileLinkEnqueuer_3_1_io_manager_grant_bits_header_dst;
  wire [2:0] TileLinkEnqueuer_3_1_io_manager_grant_bits_payload_addr_beat;
  wire  TileLinkEnqueuer_3_1_io_manager_grant_bits_payload_client_xact_id;
  wire [3:0] TileLinkEnqueuer_3_1_io_manager_grant_bits_payload_manager_xact_id;
  wire  TileLinkEnqueuer_3_1_io_manager_grant_bits_payload_is_builtin_type;
  wire [3:0] TileLinkEnqueuer_3_1_io_manager_grant_bits_payload_g_type;
  wire [63:0] TileLinkEnqueuer_3_1_io_manager_grant_bits_payload_data;
  wire  TileLinkEnqueuer_3_1_io_manager_finish_ready;
  wire  TileLinkEnqueuer_3_1_io_manager_finish_valid;
  wire [1:0] TileLinkEnqueuer_3_1_io_manager_finish_bits_header_src;
  wire [1:0] TileLinkEnqueuer_3_1_io_manager_finish_bits_header_dst;
  wire [3:0] TileLinkEnqueuer_3_1_io_manager_finish_bits_payload_manager_xact_id;
  wire  TileLinkEnqueuer_3_1_io_manager_probe_ready;
  wire  TileLinkEnqueuer_3_1_io_manager_probe_valid;
  wire [1:0] TileLinkEnqueuer_3_1_io_manager_probe_bits_header_src;
  wire [1:0] TileLinkEnqueuer_3_1_io_manager_probe_bits_header_dst;
  wire [25:0] TileLinkEnqueuer_3_1_io_manager_probe_bits_payload_addr_block;
  wire [1:0] TileLinkEnqueuer_3_1_io_manager_probe_bits_payload_p_type;
  wire  TileLinkEnqueuer_3_1_io_manager_release_ready;
  wire  TileLinkEnqueuer_3_1_io_manager_release_valid;
  wire [1:0] TileLinkEnqueuer_3_1_io_manager_release_bits_header_src;
  wire [1:0] TileLinkEnqueuer_3_1_io_manager_release_bits_header_dst;
  wire [2:0] TileLinkEnqueuer_3_1_io_manager_release_bits_payload_addr_beat;
  wire [25:0] TileLinkEnqueuer_3_1_io_manager_release_bits_payload_addr_block;
  wire  TileLinkEnqueuer_3_1_io_manager_release_bits_payload_client_xact_id;
  wire  TileLinkEnqueuer_3_1_io_manager_release_bits_payload_voluntary;
  wire [2:0] TileLinkEnqueuer_3_1_io_manager_release_bits_payload_r_type;
  wire [63:0] TileLinkEnqueuer_3_1_io_manager_release_bits_payload_data;
  wire  acqNet_clk;
  wire  acqNet_reset;
  wire  acqNet_io_in_0_ready;
  wire  acqNet_io_in_0_valid;
  wire [1:0] acqNet_io_in_0_bits_header_src;
  wire [1:0] acqNet_io_in_0_bits_header_dst;
  wire [25:0] acqNet_io_in_0_bits_payload_addr_block;
  wire  acqNet_io_in_0_bits_payload_client_xact_id;
  wire [2:0] acqNet_io_in_0_bits_payload_addr_beat;
  wire  acqNet_io_in_0_bits_payload_is_builtin_type;
  wire [2:0] acqNet_io_in_0_bits_payload_a_type;
  wire [11:0] acqNet_io_in_0_bits_payload_union;
  wire [63:0] acqNet_io_in_0_bits_payload_data;
  wire  acqNet_io_in_1_ready;
  wire  acqNet_io_in_1_valid;
  wire [1:0] acqNet_io_in_1_bits_header_src;
  wire [1:0] acqNet_io_in_1_bits_header_dst;
  wire [25:0] acqNet_io_in_1_bits_payload_addr_block;
  wire  acqNet_io_in_1_bits_payload_client_xact_id;
  wire [2:0] acqNet_io_in_1_bits_payload_addr_beat;
  wire  acqNet_io_in_1_bits_payload_is_builtin_type;
  wire [2:0] acqNet_io_in_1_bits_payload_a_type;
  wire [11:0] acqNet_io_in_1_bits_payload_union;
  wire [63:0] acqNet_io_in_1_bits_payload_data;
  wire  acqNet_io_in_2_ready;
  wire  acqNet_io_in_2_valid;
  wire [1:0] acqNet_io_in_2_bits_header_src;
  wire [1:0] acqNet_io_in_2_bits_header_dst;
  wire [25:0] acqNet_io_in_2_bits_payload_addr_block;
  wire  acqNet_io_in_2_bits_payload_client_xact_id;
  wire [2:0] acqNet_io_in_2_bits_payload_addr_beat;
  wire  acqNet_io_in_2_bits_payload_is_builtin_type;
  wire [2:0] acqNet_io_in_2_bits_payload_a_type;
  wire [11:0] acqNet_io_in_2_bits_payload_union;
  wire [63:0] acqNet_io_in_2_bits_payload_data;
  wire  acqNet_io_in_3_ready;
  wire  acqNet_io_in_3_valid;
  wire [1:0] acqNet_io_in_3_bits_header_src;
  wire [1:0] acqNet_io_in_3_bits_header_dst;
  wire [25:0] acqNet_io_in_3_bits_payload_addr_block;
  wire  acqNet_io_in_3_bits_payload_client_xact_id;
  wire [2:0] acqNet_io_in_3_bits_payload_addr_beat;
  wire  acqNet_io_in_3_bits_payload_is_builtin_type;
  wire [2:0] acqNet_io_in_3_bits_payload_a_type;
  wire [11:0] acqNet_io_in_3_bits_payload_union;
  wire [63:0] acqNet_io_in_3_bits_payload_data;
  wire  acqNet_io_out_0_ready;
  wire  acqNet_io_out_0_valid;
  wire [1:0] acqNet_io_out_0_bits_header_src;
  wire [1:0] acqNet_io_out_0_bits_header_dst;
  wire [25:0] acqNet_io_out_0_bits_payload_addr_block;
  wire  acqNet_io_out_0_bits_payload_client_xact_id;
  wire [2:0] acqNet_io_out_0_bits_payload_addr_beat;
  wire  acqNet_io_out_0_bits_payload_is_builtin_type;
  wire [2:0] acqNet_io_out_0_bits_payload_a_type;
  wire [11:0] acqNet_io_out_0_bits_payload_union;
  wire [63:0] acqNet_io_out_0_bits_payload_data;
  wire  acqNet_io_out_1_ready;
  wire  acqNet_io_out_1_valid;
  wire [1:0] acqNet_io_out_1_bits_header_src;
  wire [1:0] acqNet_io_out_1_bits_header_dst;
  wire [25:0] acqNet_io_out_1_bits_payload_addr_block;
  wire  acqNet_io_out_1_bits_payload_client_xact_id;
  wire [2:0] acqNet_io_out_1_bits_payload_addr_beat;
  wire  acqNet_io_out_1_bits_payload_is_builtin_type;
  wire [2:0] acqNet_io_out_1_bits_payload_a_type;
  wire [11:0] acqNet_io_out_1_bits_payload_union;
  wire [63:0] acqNet_io_out_1_bits_payload_data;
  wire  acqNet_io_out_2_ready;
  wire  acqNet_io_out_2_valid;
  wire [1:0] acqNet_io_out_2_bits_header_src;
  wire [1:0] acqNet_io_out_2_bits_header_dst;
  wire [25:0] acqNet_io_out_2_bits_payload_addr_block;
  wire  acqNet_io_out_2_bits_payload_client_xact_id;
  wire [2:0] acqNet_io_out_2_bits_payload_addr_beat;
  wire  acqNet_io_out_2_bits_payload_is_builtin_type;
  wire [2:0] acqNet_io_out_2_bits_payload_a_type;
  wire [11:0] acqNet_io_out_2_bits_payload_union;
  wire [63:0] acqNet_io_out_2_bits_payload_data;
  wire  acqNet_io_out_3_ready;
  wire  acqNet_io_out_3_valid;
  wire [1:0] acqNet_io_out_3_bits_header_src;
  wire [1:0] acqNet_io_out_3_bits_header_dst;
  wire [25:0] acqNet_io_out_3_bits_payload_addr_block;
  wire  acqNet_io_out_3_bits_payload_client_xact_id;
  wire [2:0] acqNet_io_out_3_bits_payload_addr_beat;
  wire  acqNet_io_out_3_bits_payload_is_builtin_type;
  wire [2:0] acqNet_io_out_3_bits_payload_a_type;
  wire [11:0] acqNet_io_out_3_bits_payload_union;
  wire [63:0] acqNet_io_out_3_bits_payload_data;
  wire  relNet_clk;
  wire  relNet_reset;
  wire  relNet_io_in_0_ready;
  wire  relNet_io_in_0_valid;
  wire [1:0] relNet_io_in_0_bits_header_src;
  wire [1:0] relNet_io_in_0_bits_header_dst;
  wire [2:0] relNet_io_in_0_bits_payload_addr_beat;
  wire [25:0] relNet_io_in_0_bits_payload_addr_block;
  wire  relNet_io_in_0_bits_payload_client_xact_id;
  wire  relNet_io_in_0_bits_payload_voluntary;
  wire [2:0] relNet_io_in_0_bits_payload_r_type;
  wire [63:0] relNet_io_in_0_bits_payload_data;
  wire  relNet_io_in_1_ready;
  wire  relNet_io_in_1_valid;
  wire [1:0] relNet_io_in_1_bits_header_src;
  wire [1:0] relNet_io_in_1_bits_header_dst;
  wire [2:0] relNet_io_in_1_bits_payload_addr_beat;
  wire [25:0] relNet_io_in_1_bits_payload_addr_block;
  wire  relNet_io_in_1_bits_payload_client_xact_id;
  wire  relNet_io_in_1_bits_payload_voluntary;
  wire [2:0] relNet_io_in_1_bits_payload_r_type;
  wire [63:0] relNet_io_in_1_bits_payload_data;
  wire  relNet_io_in_2_ready;
  wire  relNet_io_in_2_valid;
  wire [1:0] relNet_io_in_2_bits_header_src;
  wire [1:0] relNet_io_in_2_bits_header_dst;
  wire [2:0] relNet_io_in_2_bits_payload_addr_beat;
  wire [25:0] relNet_io_in_2_bits_payload_addr_block;
  wire  relNet_io_in_2_bits_payload_client_xact_id;
  wire  relNet_io_in_2_bits_payload_voluntary;
  wire [2:0] relNet_io_in_2_bits_payload_r_type;
  wire [63:0] relNet_io_in_2_bits_payload_data;
  wire  relNet_io_in_3_ready;
  wire  relNet_io_in_3_valid;
  wire [1:0] relNet_io_in_3_bits_header_src;
  wire [1:0] relNet_io_in_3_bits_header_dst;
  wire [2:0] relNet_io_in_3_bits_payload_addr_beat;
  wire [25:0] relNet_io_in_3_bits_payload_addr_block;
  wire  relNet_io_in_3_bits_payload_client_xact_id;
  wire  relNet_io_in_3_bits_payload_voluntary;
  wire [2:0] relNet_io_in_3_bits_payload_r_type;
  wire [63:0] relNet_io_in_3_bits_payload_data;
  wire  relNet_io_out_0_ready;
  wire  relNet_io_out_0_valid;
  wire [1:0] relNet_io_out_0_bits_header_src;
  wire [1:0] relNet_io_out_0_bits_header_dst;
  wire [2:0] relNet_io_out_0_bits_payload_addr_beat;
  wire [25:0] relNet_io_out_0_bits_payload_addr_block;
  wire  relNet_io_out_0_bits_payload_client_xact_id;
  wire  relNet_io_out_0_bits_payload_voluntary;
  wire [2:0] relNet_io_out_0_bits_payload_r_type;
  wire [63:0] relNet_io_out_0_bits_payload_data;
  wire  relNet_io_out_1_ready;
  wire  relNet_io_out_1_valid;
  wire [1:0] relNet_io_out_1_bits_header_src;
  wire [1:0] relNet_io_out_1_bits_header_dst;
  wire [2:0] relNet_io_out_1_bits_payload_addr_beat;
  wire [25:0] relNet_io_out_1_bits_payload_addr_block;
  wire  relNet_io_out_1_bits_payload_client_xact_id;
  wire  relNet_io_out_1_bits_payload_voluntary;
  wire [2:0] relNet_io_out_1_bits_payload_r_type;
  wire [63:0] relNet_io_out_1_bits_payload_data;
  wire  relNet_io_out_2_ready;
  wire  relNet_io_out_2_valid;
  wire [1:0] relNet_io_out_2_bits_header_src;
  wire [1:0] relNet_io_out_2_bits_header_dst;
  wire [2:0] relNet_io_out_2_bits_payload_addr_beat;
  wire [25:0] relNet_io_out_2_bits_payload_addr_block;
  wire  relNet_io_out_2_bits_payload_client_xact_id;
  wire  relNet_io_out_2_bits_payload_voluntary;
  wire [2:0] relNet_io_out_2_bits_payload_r_type;
  wire [63:0] relNet_io_out_2_bits_payload_data;
  wire  relNet_io_out_3_ready;
  wire  relNet_io_out_3_valid;
  wire [1:0] relNet_io_out_3_bits_header_src;
  wire [1:0] relNet_io_out_3_bits_header_dst;
  wire [2:0] relNet_io_out_3_bits_payload_addr_beat;
  wire [25:0] relNet_io_out_3_bits_payload_addr_block;
  wire  relNet_io_out_3_bits_payload_client_xact_id;
  wire  relNet_io_out_3_bits_payload_voluntary;
  wire [2:0] relNet_io_out_3_bits_payload_r_type;
  wire [63:0] relNet_io_out_3_bits_payload_data;
  wire  prbNet_clk;
  wire  prbNet_reset;
  wire  prbNet_io_in_0_ready;
  wire  prbNet_io_in_0_valid;
  wire [1:0] prbNet_io_in_0_bits_header_src;
  wire [1:0] prbNet_io_in_0_bits_header_dst;
  wire [25:0] prbNet_io_in_0_bits_payload_addr_block;
  wire [1:0] prbNet_io_in_0_bits_payload_p_type;
  wire  prbNet_io_in_1_ready;
  wire  prbNet_io_in_1_valid;
  wire [1:0] prbNet_io_in_1_bits_header_src;
  wire [1:0] prbNet_io_in_1_bits_header_dst;
  wire [25:0] prbNet_io_in_1_bits_payload_addr_block;
  wire [1:0] prbNet_io_in_1_bits_payload_p_type;
  wire  prbNet_io_in_2_ready;
  wire  prbNet_io_in_2_valid;
  wire [1:0] prbNet_io_in_2_bits_header_src;
  wire [1:0] prbNet_io_in_2_bits_header_dst;
  wire [25:0] prbNet_io_in_2_bits_payload_addr_block;
  wire [1:0] prbNet_io_in_2_bits_payload_p_type;
  wire  prbNet_io_in_3_ready;
  wire  prbNet_io_in_3_valid;
  wire [1:0] prbNet_io_in_3_bits_header_src;
  wire [1:0] prbNet_io_in_3_bits_header_dst;
  wire [25:0] prbNet_io_in_3_bits_payload_addr_block;
  wire [1:0] prbNet_io_in_3_bits_payload_p_type;
  wire  prbNet_io_out_0_ready;
  wire  prbNet_io_out_0_valid;
  wire [1:0] prbNet_io_out_0_bits_header_src;
  wire [1:0] prbNet_io_out_0_bits_header_dst;
  wire [25:0] prbNet_io_out_0_bits_payload_addr_block;
  wire [1:0] prbNet_io_out_0_bits_payload_p_type;
  wire  prbNet_io_out_1_ready;
  wire  prbNet_io_out_1_valid;
  wire [1:0] prbNet_io_out_1_bits_header_src;
  wire [1:0] prbNet_io_out_1_bits_header_dst;
  wire [25:0] prbNet_io_out_1_bits_payload_addr_block;
  wire [1:0] prbNet_io_out_1_bits_payload_p_type;
  wire  prbNet_io_out_2_ready;
  wire  prbNet_io_out_2_valid;
  wire [1:0] prbNet_io_out_2_bits_header_src;
  wire [1:0] prbNet_io_out_2_bits_header_dst;
  wire [25:0] prbNet_io_out_2_bits_payload_addr_block;
  wire [1:0] prbNet_io_out_2_bits_payload_p_type;
  wire  prbNet_io_out_3_ready;
  wire  prbNet_io_out_3_valid;
  wire [1:0] prbNet_io_out_3_bits_header_src;
  wire [1:0] prbNet_io_out_3_bits_header_dst;
  wire [25:0] prbNet_io_out_3_bits_payload_addr_block;
  wire [1:0] prbNet_io_out_3_bits_payload_p_type;
  wire  gntNet_clk;
  wire  gntNet_reset;
  wire  gntNet_io_in_0_ready;
  wire  gntNet_io_in_0_valid;
  wire [1:0] gntNet_io_in_0_bits_header_src;
  wire [1:0] gntNet_io_in_0_bits_header_dst;
  wire [2:0] gntNet_io_in_0_bits_payload_addr_beat;
  wire  gntNet_io_in_0_bits_payload_client_xact_id;
  wire [3:0] gntNet_io_in_0_bits_payload_manager_xact_id;
  wire  gntNet_io_in_0_bits_payload_is_builtin_type;
  wire [3:0] gntNet_io_in_0_bits_payload_g_type;
  wire [63:0] gntNet_io_in_0_bits_payload_data;
  wire  gntNet_io_in_1_ready;
  wire  gntNet_io_in_1_valid;
  wire [1:0] gntNet_io_in_1_bits_header_src;
  wire [1:0] gntNet_io_in_1_bits_header_dst;
  wire [2:0] gntNet_io_in_1_bits_payload_addr_beat;
  wire  gntNet_io_in_1_bits_payload_client_xact_id;
  wire [3:0] gntNet_io_in_1_bits_payload_manager_xact_id;
  wire  gntNet_io_in_1_bits_payload_is_builtin_type;
  wire [3:0] gntNet_io_in_1_bits_payload_g_type;
  wire [63:0] gntNet_io_in_1_bits_payload_data;
  wire  gntNet_io_in_2_ready;
  wire  gntNet_io_in_2_valid;
  wire [1:0] gntNet_io_in_2_bits_header_src;
  wire [1:0] gntNet_io_in_2_bits_header_dst;
  wire [2:0] gntNet_io_in_2_bits_payload_addr_beat;
  wire  gntNet_io_in_2_bits_payload_client_xact_id;
  wire [3:0] gntNet_io_in_2_bits_payload_manager_xact_id;
  wire  gntNet_io_in_2_bits_payload_is_builtin_type;
  wire [3:0] gntNet_io_in_2_bits_payload_g_type;
  wire [63:0] gntNet_io_in_2_bits_payload_data;
  wire  gntNet_io_in_3_ready;
  wire  gntNet_io_in_3_valid;
  wire [1:0] gntNet_io_in_3_bits_header_src;
  wire [1:0] gntNet_io_in_3_bits_header_dst;
  wire [2:0] gntNet_io_in_3_bits_payload_addr_beat;
  wire  gntNet_io_in_3_bits_payload_client_xact_id;
  wire [3:0] gntNet_io_in_3_bits_payload_manager_xact_id;
  wire  gntNet_io_in_3_bits_payload_is_builtin_type;
  wire [3:0] gntNet_io_in_3_bits_payload_g_type;
  wire [63:0] gntNet_io_in_3_bits_payload_data;
  wire  gntNet_io_out_0_ready;
  wire  gntNet_io_out_0_valid;
  wire [1:0] gntNet_io_out_0_bits_header_src;
  wire [1:0] gntNet_io_out_0_bits_header_dst;
  wire [2:0] gntNet_io_out_0_bits_payload_addr_beat;
  wire  gntNet_io_out_0_bits_payload_client_xact_id;
  wire [3:0] gntNet_io_out_0_bits_payload_manager_xact_id;
  wire  gntNet_io_out_0_bits_payload_is_builtin_type;
  wire [3:0] gntNet_io_out_0_bits_payload_g_type;
  wire [63:0] gntNet_io_out_0_bits_payload_data;
  wire  gntNet_io_out_1_ready;
  wire  gntNet_io_out_1_valid;
  wire [1:0] gntNet_io_out_1_bits_header_src;
  wire [1:0] gntNet_io_out_1_bits_header_dst;
  wire [2:0] gntNet_io_out_1_bits_payload_addr_beat;
  wire  gntNet_io_out_1_bits_payload_client_xact_id;
  wire [3:0] gntNet_io_out_1_bits_payload_manager_xact_id;
  wire  gntNet_io_out_1_bits_payload_is_builtin_type;
  wire [3:0] gntNet_io_out_1_bits_payload_g_type;
  wire [63:0] gntNet_io_out_1_bits_payload_data;
  wire  gntNet_io_out_2_ready;
  wire  gntNet_io_out_2_valid;
  wire [1:0] gntNet_io_out_2_bits_header_src;
  wire [1:0] gntNet_io_out_2_bits_header_dst;
  wire [2:0] gntNet_io_out_2_bits_payload_addr_beat;
  wire  gntNet_io_out_2_bits_payload_client_xact_id;
  wire [3:0] gntNet_io_out_2_bits_payload_manager_xact_id;
  wire  gntNet_io_out_2_bits_payload_is_builtin_type;
  wire [3:0] gntNet_io_out_2_bits_payload_g_type;
  wire [63:0] gntNet_io_out_2_bits_payload_data;
  wire  gntNet_io_out_3_ready;
  wire  gntNet_io_out_3_valid;
  wire [1:0] gntNet_io_out_3_bits_header_src;
  wire [1:0] gntNet_io_out_3_bits_header_dst;
  wire [2:0] gntNet_io_out_3_bits_payload_addr_beat;
  wire  gntNet_io_out_3_bits_payload_client_xact_id;
  wire [3:0] gntNet_io_out_3_bits_payload_manager_xact_id;
  wire  gntNet_io_out_3_bits_payload_is_builtin_type;
  wire [3:0] gntNet_io_out_3_bits_payload_g_type;
  wire [63:0] gntNet_io_out_3_bits_payload_data;
  wire  ackNet_clk;
  wire  ackNet_reset;
  wire  ackNet_io_in_0_ready;
  wire  ackNet_io_in_0_valid;
  wire [1:0] ackNet_io_in_0_bits_header_src;
  wire [1:0] ackNet_io_in_0_bits_header_dst;
  wire [3:0] ackNet_io_in_0_bits_payload_manager_xact_id;
  wire  ackNet_io_in_1_ready;
  wire  ackNet_io_in_1_valid;
  wire [1:0] ackNet_io_in_1_bits_header_src;
  wire [1:0] ackNet_io_in_1_bits_header_dst;
  wire [3:0] ackNet_io_in_1_bits_payload_manager_xact_id;
  wire  ackNet_io_in_2_ready;
  wire  ackNet_io_in_2_valid;
  wire [1:0] ackNet_io_in_2_bits_header_src;
  wire [1:0] ackNet_io_in_2_bits_header_dst;
  wire [3:0] ackNet_io_in_2_bits_payload_manager_xact_id;
  wire  ackNet_io_in_3_ready;
  wire  ackNet_io_in_3_valid;
  wire [1:0] ackNet_io_in_3_bits_header_src;
  wire [1:0] ackNet_io_in_3_bits_header_dst;
  wire [3:0] ackNet_io_in_3_bits_payload_manager_xact_id;
  wire  ackNet_io_out_0_ready;
  wire  ackNet_io_out_0_valid;
  wire [1:0] ackNet_io_out_0_bits_header_src;
  wire [1:0] ackNet_io_out_0_bits_header_dst;
  wire [3:0] ackNet_io_out_0_bits_payload_manager_xact_id;
  wire  ackNet_io_out_1_ready;
  wire  ackNet_io_out_1_valid;
  wire [1:0] ackNet_io_out_1_bits_header_src;
  wire [1:0] ackNet_io_out_1_bits_header_dst;
  wire [3:0] ackNet_io_out_1_bits_payload_manager_xact_id;
  wire  ackNet_io_out_2_ready;
  wire  ackNet_io_out_2_valid;
  wire [1:0] ackNet_io_out_2_bits_header_src;
  wire [1:0] ackNet_io_out_2_bits_header_dst;
  wire [3:0] ackNet_io_out_2_bits_payload_manager_xact_id;
  wire  ackNet_io_out_3_ready;
  wire  ackNet_io_out_3_valid;
  wire [1:0] ackNet_io_out_3_bits_header_src;
  wire [1:0] ackNet_io_out_3_bits_header_dst;
  wire [3:0] ackNet_io_out_3_bits_payload_manager_xact_id;
  wire  T_14149_ready;
  wire  T_14149_valid;
  wire [1:0] T_14149_bits_header_src;
  wire [1:0] T_14149_bits_header_dst;
  wire [25:0] T_14149_bits_payload_addr_block;
  wire  T_14149_bits_payload_client_xact_id;
  wire [2:0] T_14149_bits_payload_addr_beat;
  wire  T_14149_bits_payload_is_builtin_type;
  wire [2:0] T_14149_bits_payload_a_type;
  wire [11:0] T_14149_bits_payload_union;
  wire [63:0] T_14149_bits_payload_data;
  wire [2:0] T_14407;
  wire [1:0] T_14408;
  wire  T_14794_ready;
  wire  T_14794_valid;
  wire [1:0] T_14794_bits_header_src;
  wire [1:0] T_14794_bits_header_dst;
  wire [25:0] T_14794_bits_payload_addr_block;
  wire  T_14794_bits_payload_client_xact_id;
  wire [2:0] T_14794_bits_payload_addr_beat;
  wire  T_14794_bits_payload_is_builtin_type;
  wire [2:0] T_14794_bits_payload_a_type;
  wire [11:0] T_14794_bits_payload_union;
  wire [63:0] T_14794_bits_payload_data;
  wire [2:0] T_15052;
  wire [1:0] T_15053;
  wire  T_15163_ready;
  wire  T_15163_valid;
  wire [1:0] T_15163_bits_header_src;
  wire [1:0] T_15163_bits_header_dst;
  wire [25:0] T_15163_bits_payload_addr_block;
  wire  T_15163_bits_payload_client_xact_id;
  wire [2:0] T_15163_bits_payload_addr_beat;
  wire  T_15163_bits_payload_is_builtin_type;
  wire [2:0] T_15163_bits_payload_a_type;
  wire [11:0] T_15163_bits_payload_union;
  wire [63:0] T_15163_bits_payload_data;
  wire [2:0] T_15237;
  wire [1:0] T_15238;
  wire  T_15348_ready;
  wire  T_15348_valid;
  wire [1:0] T_15348_bits_header_src;
  wire [1:0] T_15348_bits_header_dst;
  wire [25:0] T_15348_bits_payload_addr_block;
  wire  T_15348_bits_payload_client_xact_id;
  wire [2:0] T_15348_bits_payload_addr_beat;
  wire  T_15348_bits_payload_is_builtin_type;
  wire [2:0] T_15348_bits_payload_a_type;
  wire [11:0] T_15348_bits_payload_union;
  wire [63:0] T_15348_bits_payload_data;
  wire [2:0] T_15422;
  wire [1:0] T_15423;
  wire  T_15806_ready;
  wire  T_15806_valid;
  wire [1:0] T_15806_bits_header_src;
  wire [1:0] T_15806_bits_header_dst;
  wire [2:0] T_15806_bits_payload_addr_beat;
  wire [25:0] T_15806_bits_payload_addr_block;
  wire  T_15806_bits_payload_client_xact_id;
  wire  T_15806_bits_payload_voluntary;
  wire [2:0] T_15806_bits_payload_r_type;
  wire [63:0] T_15806_bits_payload_data;
  wire [2:0] T_16062;
  wire [1:0] T_16063;
  wire  T_16446_ready;
  wire  T_16446_valid;
  wire [1:0] T_16446_bits_header_src;
  wire [1:0] T_16446_bits_header_dst;
  wire [2:0] T_16446_bits_payload_addr_beat;
  wire [25:0] T_16446_bits_payload_addr_block;
  wire  T_16446_bits_payload_client_xact_id;
  wire  T_16446_bits_payload_voluntary;
  wire [2:0] T_16446_bits_payload_r_type;
  wire [63:0] T_16446_bits_payload_data;
  wire [2:0] T_16702;
  wire [1:0] T_16703;
  wire  T_16810_ready;
  wire  T_16810_valid;
  wire [1:0] T_16810_bits_header_src;
  wire [1:0] T_16810_bits_header_dst;
  wire [2:0] T_16810_bits_payload_addr_beat;
  wire [25:0] T_16810_bits_payload_addr_block;
  wire  T_16810_bits_payload_client_xact_id;
  wire  T_16810_bits_payload_voluntary;
  wire [2:0] T_16810_bits_payload_r_type;
  wire [63:0] T_16810_bits_payload_data;
  wire [2:0] T_16882;
  wire [1:0] T_16883;
  wire  T_16990_ready;
  wire  T_16990_valid;
  wire [1:0] T_16990_bits_header_src;
  wire [1:0] T_16990_bits_header_dst;
  wire [2:0] T_16990_bits_payload_addr_beat;
  wire [25:0] T_16990_bits_payload_addr_block;
  wire  T_16990_bits_payload_client_xact_id;
  wire  T_16990_bits_payload_voluntary;
  wire [2:0] T_16990_bits_payload_r_type;
  wire [63:0] T_16990_bits_payload_data;
  wire [2:0] T_17062;
  wire [1:0] T_17063;
  wire  T_17158_ready;
  wire  T_17158_valid;
  wire [1:0] T_17158_bits_header_src;
  wire [1:0] T_17158_bits_header_dst;
  wire [25:0] T_17158_bits_payload_addr_block;
  wire [1:0] T_17158_bits_payload_p_type;
  wire [2:0] T_17222;
  wire [1:0] T_17223;
  wire  T_17318_ready;
  wire  T_17318_valid;
  wire [1:0] T_17318_bits_header_src;
  wire [1:0] T_17318_bits_header_dst;
  wire [25:0] T_17318_bits_payload_addr_block;
  wire [1:0] T_17318_bits_payload_p_type;
  wire [2:0] T_17382;
  wire [1:0] T_17383;
  wire  T_17754_ready;
  wire  T_17754_valid;
  wire [1:0] T_17754_bits_header_src;
  wire [1:0] T_17754_bits_header_dst;
  wire [25:0] T_17754_bits_payload_addr_block;
  wire [1:0] T_17754_bits_payload_p_type;
  wire [2:0] T_18002;
  wire [1:0] T_18003;
  wire  T_18374_ready;
  wire  T_18374_valid;
  wire [1:0] T_18374_bits_header_src;
  wire [1:0] T_18374_bits_header_dst;
  wire [25:0] T_18374_bits_payload_addr_block;
  wire [1:0] T_18374_bits_payload_p_type;
  wire [2:0] T_18622;
  wire [1:0] T_18623;
  wire  T_18730_ready;
  wire  T_18730_valid;
  wire [1:0] T_18730_bits_header_src;
  wire [1:0] T_18730_bits_header_dst;
  wire [2:0] T_18730_bits_payload_addr_beat;
  wire  T_18730_bits_payload_client_xact_id;
  wire [3:0] T_18730_bits_payload_manager_xact_id;
  wire  T_18730_bits_payload_is_builtin_type;
  wire [3:0] T_18730_bits_payload_g_type;
  wire [63:0] T_18730_bits_payload_data;
  wire [2:0] T_18802;
  wire [1:0] T_18803;
  wire  T_18910_ready;
  wire  T_18910_valid;
  wire [1:0] T_18910_bits_header_src;
  wire [1:0] T_18910_bits_header_dst;
  wire [2:0] T_18910_bits_payload_addr_beat;
  wire  T_18910_bits_payload_client_xact_id;
  wire [3:0] T_18910_bits_payload_manager_xact_id;
  wire  T_18910_bits_payload_is_builtin_type;
  wire [3:0] T_18910_bits_payload_g_type;
  wire [63:0] T_18910_bits_payload_data;
  wire [2:0] T_18982;
  wire [1:0] T_18983;
  wire  T_19366_ready;
  wire  T_19366_valid;
  wire [1:0] T_19366_bits_header_src;
  wire [1:0] T_19366_bits_header_dst;
  wire [2:0] T_19366_bits_payload_addr_beat;
  wire  T_19366_bits_payload_client_xact_id;
  wire [3:0] T_19366_bits_payload_manager_xact_id;
  wire  T_19366_bits_payload_is_builtin_type;
  wire [3:0] T_19366_bits_payload_g_type;
  wire [63:0] T_19366_bits_payload_data;
  wire [2:0] T_19622;
  wire [1:0] T_19623;
  wire  T_20006_ready;
  wire  T_20006_valid;
  wire [1:0] T_20006_bits_header_src;
  wire [1:0] T_20006_bits_header_dst;
  wire [2:0] T_20006_bits_payload_addr_beat;
  wire  T_20006_bits_payload_client_xact_id;
  wire [3:0] T_20006_bits_payload_manager_xact_id;
  wire  T_20006_bits_payload_is_builtin_type;
  wire [3:0] T_20006_bits_payload_g_type;
  wire [63:0] T_20006_bits_payload_data;
  wire [2:0] T_20262;
  wire [1:0] T_20263;
  wire  T_20631_ready;
  wire  T_20631_valid;
  wire [1:0] T_20631_bits_header_src;
  wire [1:0] T_20631_bits_header_dst;
  wire [3:0] T_20631_bits_payload_manager_xact_id;
  wire [2:0] T_20877;
  wire [1:0] T_20878;
  wire  T_21246_ready;
  wire  T_21246_valid;
  wire [1:0] T_21246_bits_header_src;
  wire [1:0] T_21246_bits_header_dst;
  wire [3:0] T_21246_bits_payload_manager_xact_id;
  wire [2:0] T_21492;
  wire [1:0] T_21493;
  wire  T_21585_ready;
  wire  T_21585_valid;
  wire [1:0] T_21585_bits_header_src;
  wire [1:0] T_21585_bits_header_dst;
  wire [3:0] T_21585_bits_payload_manager_xact_id;
  wire [2:0] T_21647;
  wire [1:0] T_21648;
  wire  T_21740_ready;
  wire  T_21740_valid;
  wire [1:0] T_21740_bits_header_src;
  wire [1:0] T_21740_bits_header_dst;
  wire [3:0] T_21740_bits_payload_manager_xact_id;
  wire [2:0] T_21802;
  wire [1:0] T_21803;
  reg [1:0] GEN_0;
  reg [31:0] GEN_64;
  reg [1:0] GEN_1;
  reg [31:0] GEN_65;
  reg [25:0] GEN_2;
  reg [31:0] GEN_66;
  reg  GEN_3;
  reg [31:0] GEN_67;
  reg [2:0] GEN_4;
  reg [31:0] GEN_68;
  reg  GEN_5;
  reg [31:0] GEN_69;
  reg [2:0] GEN_6;
  reg [31:0] GEN_70;
  reg [11:0] GEN_7;
  reg [31:0] GEN_71;
  reg [63:0] GEN_8;
  reg [63:0] GEN_72;
  reg [1:0] GEN_9;
  reg [31:0] GEN_73;
  reg [1:0] GEN_10;
  reg [31:0] GEN_74;
  reg [25:0] GEN_11;
  reg [31:0] GEN_75;
  reg  GEN_12;
  reg [31:0] GEN_76;
  reg [2:0] GEN_13;
  reg [31:0] GEN_77;
  reg  GEN_14;
  reg [31:0] GEN_78;
  reg [2:0] GEN_15;
  reg [31:0] GEN_79;
  reg [11:0] GEN_16;
  reg [31:0] GEN_80;
  reg [63:0] GEN_17;
  reg [63:0] GEN_81;
  reg [1:0] GEN_18;
  reg [31:0] GEN_82;
  reg [1:0] GEN_19;
  reg [31:0] GEN_83;
  reg [2:0] GEN_20;
  reg [31:0] GEN_84;
  reg [25:0] GEN_21;
  reg [31:0] GEN_85;
  reg  GEN_22;
  reg [31:0] GEN_86;
  reg  GEN_23;
  reg [31:0] GEN_87;
  reg [2:0] GEN_24;
  reg [31:0] GEN_88;
  reg [63:0] GEN_25;
  reg [63:0] GEN_89;
  reg [1:0] GEN_26;
  reg [31:0] GEN_90;
  reg [1:0] GEN_27;
  reg [31:0] GEN_91;
  reg [2:0] GEN_28;
  reg [31:0] GEN_92;
  reg [25:0] GEN_29;
  reg [31:0] GEN_93;
  reg  GEN_30;
  reg [31:0] GEN_94;
  reg  GEN_31;
  reg [31:0] GEN_95;
  reg [2:0] GEN_32;
  reg [31:0] GEN_96;
  reg [63:0] GEN_33;
  reg [63:0] GEN_97;
  reg [1:0] GEN_34;
  reg [31:0] GEN_98;
  reg [1:0] GEN_35;
  reg [31:0] GEN_99;
  reg [25:0] GEN_36;
  reg [31:0] GEN_100;
  reg [1:0] GEN_37;
  reg [31:0] GEN_101;
  reg [1:0] GEN_38;
  reg [31:0] GEN_102;
  reg [1:0] GEN_39;
  reg [31:0] GEN_103;
  reg [25:0] GEN_40;
  reg [31:0] GEN_104;
  reg [1:0] GEN_41;
  reg [31:0] GEN_105;
  reg [1:0] GEN_42;
  reg [31:0] GEN_106;
  reg [1:0] GEN_43;
  reg [31:0] GEN_107;
  reg [2:0] GEN_44;
  reg [31:0] GEN_108;
  reg  GEN_45;
  reg [31:0] GEN_109;
  reg [3:0] GEN_46;
  reg [31:0] GEN_110;
  reg  GEN_47;
  reg [31:0] GEN_111;
  reg [3:0] GEN_48;
  reg [31:0] GEN_112;
  reg [63:0] GEN_49;
  reg [63:0] GEN_113;
  reg [1:0] GEN_50;
  reg [31:0] GEN_114;
  reg [1:0] GEN_51;
  reg [31:0] GEN_115;
  reg [2:0] GEN_52;
  reg [31:0] GEN_116;
  reg  GEN_53;
  reg [31:0] GEN_117;
  reg [3:0] GEN_54;
  reg [31:0] GEN_118;
  reg  GEN_55;
  reg [31:0] GEN_119;
  reg [3:0] GEN_56;
  reg [31:0] GEN_120;
  reg [63:0] GEN_57;
  reg [63:0] GEN_121;
  reg [1:0] GEN_58;
  reg [31:0] GEN_122;
  reg [1:0] GEN_59;
  reg [31:0] GEN_123;
  reg [3:0] GEN_60;
  reg [31:0] GEN_124;
  reg [1:0] GEN_61;
  reg [31:0] GEN_125;
  reg [1:0] GEN_62;
  reg [31:0] GEN_126;
  reg [3:0] GEN_63;
  reg [31:0] GEN_127;
  TileLinkEnqueuer TileLinkEnqueuer_4 (
    .clk(TileLinkEnqueuer_4_clk),
    .reset(TileLinkEnqueuer_4_reset),
    .io_client_acquire_ready(TileLinkEnqueuer_4_io_client_acquire_ready),
    .io_client_acquire_valid(TileLinkEnqueuer_4_io_client_acquire_valid),
    .io_client_acquire_bits_header_src(TileLinkEnqueuer_4_io_client_acquire_bits_header_src),
    .io_client_acquire_bits_header_dst(TileLinkEnqueuer_4_io_client_acquire_bits_header_dst),
    .io_client_acquire_bits_payload_addr_block(TileLinkEnqueuer_4_io_client_acquire_bits_payload_addr_block),
    .io_client_acquire_bits_payload_client_xact_id(TileLinkEnqueuer_4_io_client_acquire_bits_payload_client_xact_id),
    .io_client_acquire_bits_payload_addr_beat(TileLinkEnqueuer_4_io_client_acquire_bits_payload_addr_beat),
    .io_client_acquire_bits_payload_is_builtin_type(TileLinkEnqueuer_4_io_client_acquire_bits_payload_is_builtin_type),
    .io_client_acquire_bits_payload_a_type(TileLinkEnqueuer_4_io_client_acquire_bits_payload_a_type),
    .io_client_acquire_bits_payload_union(TileLinkEnqueuer_4_io_client_acquire_bits_payload_union),
    .io_client_acquire_bits_payload_data(TileLinkEnqueuer_4_io_client_acquire_bits_payload_data),
    .io_client_grant_ready(TileLinkEnqueuer_4_io_client_grant_ready),
    .io_client_grant_valid(TileLinkEnqueuer_4_io_client_grant_valid),
    .io_client_grant_bits_header_src(TileLinkEnqueuer_4_io_client_grant_bits_header_src),
    .io_client_grant_bits_header_dst(TileLinkEnqueuer_4_io_client_grant_bits_header_dst),
    .io_client_grant_bits_payload_addr_beat(TileLinkEnqueuer_4_io_client_grant_bits_payload_addr_beat),
    .io_client_grant_bits_payload_client_xact_id(TileLinkEnqueuer_4_io_client_grant_bits_payload_client_xact_id),
    .io_client_grant_bits_payload_manager_xact_id(TileLinkEnqueuer_4_io_client_grant_bits_payload_manager_xact_id),
    .io_client_grant_bits_payload_is_builtin_type(TileLinkEnqueuer_4_io_client_grant_bits_payload_is_builtin_type),
    .io_client_grant_bits_payload_g_type(TileLinkEnqueuer_4_io_client_grant_bits_payload_g_type),
    .io_client_grant_bits_payload_data(TileLinkEnqueuer_4_io_client_grant_bits_payload_data),
    .io_client_finish_ready(TileLinkEnqueuer_4_io_client_finish_ready),
    .io_client_finish_valid(TileLinkEnqueuer_4_io_client_finish_valid),
    .io_client_finish_bits_header_src(TileLinkEnqueuer_4_io_client_finish_bits_header_src),
    .io_client_finish_bits_header_dst(TileLinkEnqueuer_4_io_client_finish_bits_header_dst),
    .io_client_finish_bits_payload_manager_xact_id(TileLinkEnqueuer_4_io_client_finish_bits_payload_manager_xact_id),
    .io_client_probe_ready(TileLinkEnqueuer_4_io_client_probe_ready),
    .io_client_probe_valid(TileLinkEnqueuer_4_io_client_probe_valid),
    .io_client_probe_bits_header_src(TileLinkEnqueuer_4_io_client_probe_bits_header_src),
    .io_client_probe_bits_header_dst(TileLinkEnqueuer_4_io_client_probe_bits_header_dst),
    .io_client_probe_bits_payload_addr_block(TileLinkEnqueuer_4_io_client_probe_bits_payload_addr_block),
    .io_client_probe_bits_payload_p_type(TileLinkEnqueuer_4_io_client_probe_bits_payload_p_type),
    .io_client_release_ready(TileLinkEnqueuer_4_io_client_release_ready),
    .io_client_release_valid(TileLinkEnqueuer_4_io_client_release_valid),
    .io_client_release_bits_header_src(TileLinkEnqueuer_4_io_client_release_bits_header_src),
    .io_client_release_bits_header_dst(TileLinkEnqueuer_4_io_client_release_bits_header_dst),
    .io_client_release_bits_payload_addr_beat(TileLinkEnqueuer_4_io_client_release_bits_payload_addr_beat),
    .io_client_release_bits_payload_addr_block(TileLinkEnqueuer_4_io_client_release_bits_payload_addr_block),
    .io_client_release_bits_payload_client_xact_id(TileLinkEnqueuer_4_io_client_release_bits_payload_client_xact_id),
    .io_client_release_bits_payload_voluntary(TileLinkEnqueuer_4_io_client_release_bits_payload_voluntary),
    .io_client_release_bits_payload_r_type(TileLinkEnqueuer_4_io_client_release_bits_payload_r_type),
    .io_client_release_bits_payload_data(TileLinkEnqueuer_4_io_client_release_bits_payload_data),
    .io_manager_acquire_ready(TileLinkEnqueuer_4_io_manager_acquire_ready),
    .io_manager_acquire_valid(TileLinkEnqueuer_4_io_manager_acquire_valid),
    .io_manager_acquire_bits_header_src(TileLinkEnqueuer_4_io_manager_acquire_bits_header_src),
    .io_manager_acquire_bits_header_dst(TileLinkEnqueuer_4_io_manager_acquire_bits_header_dst),
    .io_manager_acquire_bits_payload_addr_block(TileLinkEnqueuer_4_io_manager_acquire_bits_payload_addr_block),
    .io_manager_acquire_bits_payload_client_xact_id(TileLinkEnqueuer_4_io_manager_acquire_bits_payload_client_xact_id),
    .io_manager_acquire_bits_payload_addr_beat(TileLinkEnqueuer_4_io_manager_acquire_bits_payload_addr_beat),
    .io_manager_acquire_bits_payload_is_builtin_type(TileLinkEnqueuer_4_io_manager_acquire_bits_payload_is_builtin_type),
    .io_manager_acquire_bits_payload_a_type(TileLinkEnqueuer_4_io_manager_acquire_bits_payload_a_type),
    .io_manager_acquire_bits_payload_union(TileLinkEnqueuer_4_io_manager_acquire_bits_payload_union),
    .io_manager_acquire_bits_payload_data(TileLinkEnqueuer_4_io_manager_acquire_bits_payload_data),
    .io_manager_grant_ready(TileLinkEnqueuer_4_io_manager_grant_ready),
    .io_manager_grant_valid(TileLinkEnqueuer_4_io_manager_grant_valid),
    .io_manager_grant_bits_header_src(TileLinkEnqueuer_4_io_manager_grant_bits_header_src),
    .io_manager_grant_bits_header_dst(TileLinkEnqueuer_4_io_manager_grant_bits_header_dst),
    .io_manager_grant_bits_payload_addr_beat(TileLinkEnqueuer_4_io_manager_grant_bits_payload_addr_beat),
    .io_manager_grant_bits_payload_client_xact_id(TileLinkEnqueuer_4_io_manager_grant_bits_payload_client_xact_id),
    .io_manager_grant_bits_payload_manager_xact_id(TileLinkEnqueuer_4_io_manager_grant_bits_payload_manager_xact_id),
    .io_manager_grant_bits_payload_is_builtin_type(TileLinkEnqueuer_4_io_manager_grant_bits_payload_is_builtin_type),
    .io_manager_grant_bits_payload_g_type(TileLinkEnqueuer_4_io_manager_grant_bits_payload_g_type),
    .io_manager_grant_bits_payload_data(TileLinkEnqueuer_4_io_manager_grant_bits_payload_data),
    .io_manager_finish_ready(TileLinkEnqueuer_4_io_manager_finish_ready),
    .io_manager_finish_valid(TileLinkEnqueuer_4_io_manager_finish_valid),
    .io_manager_finish_bits_header_src(TileLinkEnqueuer_4_io_manager_finish_bits_header_src),
    .io_manager_finish_bits_header_dst(TileLinkEnqueuer_4_io_manager_finish_bits_header_dst),
    .io_manager_finish_bits_payload_manager_xact_id(TileLinkEnqueuer_4_io_manager_finish_bits_payload_manager_xact_id),
    .io_manager_probe_ready(TileLinkEnqueuer_4_io_manager_probe_ready),
    .io_manager_probe_valid(TileLinkEnqueuer_4_io_manager_probe_valid),
    .io_manager_probe_bits_header_src(TileLinkEnqueuer_4_io_manager_probe_bits_header_src),
    .io_manager_probe_bits_header_dst(TileLinkEnqueuer_4_io_manager_probe_bits_header_dst),
    .io_manager_probe_bits_payload_addr_block(TileLinkEnqueuer_4_io_manager_probe_bits_payload_addr_block),
    .io_manager_probe_bits_payload_p_type(TileLinkEnqueuer_4_io_manager_probe_bits_payload_p_type),
    .io_manager_release_ready(TileLinkEnqueuer_4_io_manager_release_ready),
    .io_manager_release_valid(TileLinkEnqueuer_4_io_manager_release_valid),
    .io_manager_release_bits_header_src(TileLinkEnqueuer_4_io_manager_release_bits_header_src),
    .io_manager_release_bits_header_dst(TileLinkEnqueuer_4_io_manager_release_bits_header_dst),
    .io_manager_release_bits_payload_addr_beat(TileLinkEnqueuer_4_io_manager_release_bits_payload_addr_beat),
    .io_manager_release_bits_payload_addr_block(TileLinkEnqueuer_4_io_manager_release_bits_payload_addr_block),
    .io_manager_release_bits_payload_client_xact_id(TileLinkEnqueuer_4_io_manager_release_bits_payload_client_xact_id),
    .io_manager_release_bits_payload_voluntary(TileLinkEnqueuer_4_io_manager_release_bits_payload_voluntary),
    .io_manager_release_bits_payload_r_type(TileLinkEnqueuer_4_io_manager_release_bits_payload_r_type),
    .io_manager_release_bits_payload_data(TileLinkEnqueuer_4_io_manager_release_bits_payload_data)
  );
  ClientTileLinkNetworkPort ClientTileLinkNetworkPort_1 (
    .clk(ClientTileLinkNetworkPort_1_clk),
    .reset(ClientTileLinkNetworkPort_1_reset),
    .io_client_acquire_ready(ClientTileLinkNetworkPort_1_io_client_acquire_ready),
    .io_client_acquire_valid(ClientTileLinkNetworkPort_1_io_client_acquire_valid),
    .io_client_acquire_bits_addr_block(ClientTileLinkNetworkPort_1_io_client_acquire_bits_addr_block),
    .io_client_acquire_bits_client_xact_id(ClientTileLinkNetworkPort_1_io_client_acquire_bits_client_xact_id),
    .io_client_acquire_bits_addr_beat(ClientTileLinkNetworkPort_1_io_client_acquire_bits_addr_beat),
    .io_client_acquire_bits_is_builtin_type(ClientTileLinkNetworkPort_1_io_client_acquire_bits_is_builtin_type),
    .io_client_acquire_bits_a_type(ClientTileLinkNetworkPort_1_io_client_acquire_bits_a_type),
    .io_client_acquire_bits_union(ClientTileLinkNetworkPort_1_io_client_acquire_bits_union),
    .io_client_acquire_bits_data(ClientTileLinkNetworkPort_1_io_client_acquire_bits_data),
    .io_client_probe_ready(ClientTileLinkNetworkPort_1_io_client_probe_ready),
    .io_client_probe_valid(ClientTileLinkNetworkPort_1_io_client_probe_valid),
    .io_client_probe_bits_addr_block(ClientTileLinkNetworkPort_1_io_client_probe_bits_addr_block),
    .io_client_probe_bits_p_type(ClientTileLinkNetworkPort_1_io_client_probe_bits_p_type),
    .io_client_release_ready(ClientTileLinkNetworkPort_1_io_client_release_ready),
    .io_client_release_valid(ClientTileLinkNetworkPort_1_io_client_release_valid),
    .io_client_release_bits_addr_beat(ClientTileLinkNetworkPort_1_io_client_release_bits_addr_beat),
    .io_client_release_bits_addr_block(ClientTileLinkNetworkPort_1_io_client_release_bits_addr_block),
    .io_client_release_bits_client_xact_id(ClientTileLinkNetworkPort_1_io_client_release_bits_client_xact_id),
    .io_client_release_bits_voluntary(ClientTileLinkNetworkPort_1_io_client_release_bits_voluntary),
    .io_client_release_bits_r_type(ClientTileLinkNetworkPort_1_io_client_release_bits_r_type),
    .io_client_release_bits_data(ClientTileLinkNetworkPort_1_io_client_release_bits_data),
    .io_client_grant_ready(ClientTileLinkNetworkPort_1_io_client_grant_ready),
    .io_client_grant_valid(ClientTileLinkNetworkPort_1_io_client_grant_valid),
    .io_client_grant_bits_addr_beat(ClientTileLinkNetworkPort_1_io_client_grant_bits_addr_beat),
    .io_client_grant_bits_client_xact_id(ClientTileLinkNetworkPort_1_io_client_grant_bits_client_xact_id),
    .io_client_grant_bits_manager_xact_id(ClientTileLinkNetworkPort_1_io_client_grant_bits_manager_xact_id),
    .io_client_grant_bits_is_builtin_type(ClientTileLinkNetworkPort_1_io_client_grant_bits_is_builtin_type),
    .io_client_grant_bits_g_type(ClientTileLinkNetworkPort_1_io_client_grant_bits_g_type),
    .io_client_grant_bits_data(ClientTileLinkNetworkPort_1_io_client_grant_bits_data),
    .io_client_grant_bits_manager_id(ClientTileLinkNetworkPort_1_io_client_grant_bits_manager_id),
    .io_client_finish_ready(ClientTileLinkNetworkPort_1_io_client_finish_ready),
    .io_client_finish_valid(ClientTileLinkNetworkPort_1_io_client_finish_valid),
    .io_client_finish_bits_manager_xact_id(ClientTileLinkNetworkPort_1_io_client_finish_bits_manager_xact_id),
    .io_client_finish_bits_manager_id(ClientTileLinkNetworkPort_1_io_client_finish_bits_manager_id),
    .io_network_acquire_ready(ClientTileLinkNetworkPort_1_io_network_acquire_ready),
    .io_network_acquire_valid(ClientTileLinkNetworkPort_1_io_network_acquire_valid),
    .io_network_acquire_bits_header_src(ClientTileLinkNetworkPort_1_io_network_acquire_bits_header_src),
    .io_network_acquire_bits_header_dst(ClientTileLinkNetworkPort_1_io_network_acquire_bits_header_dst),
    .io_network_acquire_bits_payload_addr_block(ClientTileLinkNetworkPort_1_io_network_acquire_bits_payload_addr_block),
    .io_network_acquire_bits_payload_client_xact_id(ClientTileLinkNetworkPort_1_io_network_acquire_bits_payload_client_xact_id),
    .io_network_acquire_bits_payload_addr_beat(ClientTileLinkNetworkPort_1_io_network_acquire_bits_payload_addr_beat),
    .io_network_acquire_bits_payload_is_builtin_type(ClientTileLinkNetworkPort_1_io_network_acquire_bits_payload_is_builtin_type),
    .io_network_acquire_bits_payload_a_type(ClientTileLinkNetworkPort_1_io_network_acquire_bits_payload_a_type),
    .io_network_acquire_bits_payload_union(ClientTileLinkNetworkPort_1_io_network_acquire_bits_payload_union),
    .io_network_acquire_bits_payload_data(ClientTileLinkNetworkPort_1_io_network_acquire_bits_payload_data),
    .io_network_grant_ready(ClientTileLinkNetworkPort_1_io_network_grant_ready),
    .io_network_grant_valid(ClientTileLinkNetworkPort_1_io_network_grant_valid),
    .io_network_grant_bits_header_src(ClientTileLinkNetworkPort_1_io_network_grant_bits_header_src),
    .io_network_grant_bits_header_dst(ClientTileLinkNetworkPort_1_io_network_grant_bits_header_dst),
    .io_network_grant_bits_payload_addr_beat(ClientTileLinkNetworkPort_1_io_network_grant_bits_payload_addr_beat),
    .io_network_grant_bits_payload_client_xact_id(ClientTileLinkNetworkPort_1_io_network_grant_bits_payload_client_xact_id),
    .io_network_grant_bits_payload_manager_xact_id(ClientTileLinkNetworkPort_1_io_network_grant_bits_payload_manager_xact_id),
    .io_network_grant_bits_payload_is_builtin_type(ClientTileLinkNetworkPort_1_io_network_grant_bits_payload_is_builtin_type),
    .io_network_grant_bits_payload_g_type(ClientTileLinkNetworkPort_1_io_network_grant_bits_payload_g_type),
    .io_network_grant_bits_payload_data(ClientTileLinkNetworkPort_1_io_network_grant_bits_payload_data),
    .io_network_finish_ready(ClientTileLinkNetworkPort_1_io_network_finish_ready),
    .io_network_finish_valid(ClientTileLinkNetworkPort_1_io_network_finish_valid),
    .io_network_finish_bits_header_src(ClientTileLinkNetworkPort_1_io_network_finish_bits_header_src),
    .io_network_finish_bits_header_dst(ClientTileLinkNetworkPort_1_io_network_finish_bits_header_dst),
    .io_network_finish_bits_payload_manager_xact_id(ClientTileLinkNetworkPort_1_io_network_finish_bits_payload_manager_xact_id),
    .io_network_probe_ready(ClientTileLinkNetworkPort_1_io_network_probe_ready),
    .io_network_probe_valid(ClientTileLinkNetworkPort_1_io_network_probe_valid),
    .io_network_probe_bits_header_src(ClientTileLinkNetworkPort_1_io_network_probe_bits_header_src),
    .io_network_probe_bits_header_dst(ClientTileLinkNetworkPort_1_io_network_probe_bits_header_dst),
    .io_network_probe_bits_payload_addr_block(ClientTileLinkNetworkPort_1_io_network_probe_bits_payload_addr_block),
    .io_network_probe_bits_payload_p_type(ClientTileLinkNetworkPort_1_io_network_probe_bits_payload_p_type),
    .io_network_release_ready(ClientTileLinkNetworkPort_1_io_network_release_ready),
    .io_network_release_valid(ClientTileLinkNetworkPort_1_io_network_release_valid),
    .io_network_release_bits_header_src(ClientTileLinkNetworkPort_1_io_network_release_bits_header_src),
    .io_network_release_bits_header_dst(ClientTileLinkNetworkPort_1_io_network_release_bits_header_dst),
    .io_network_release_bits_payload_addr_beat(ClientTileLinkNetworkPort_1_io_network_release_bits_payload_addr_beat),
    .io_network_release_bits_payload_addr_block(ClientTileLinkNetworkPort_1_io_network_release_bits_payload_addr_block),
    .io_network_release_bits_payload_client_xact_id(ClientTileLinkNetworkPort_1_io_network_release_bits_payload_client_xact_id),
    .io_network_release_bits_payload_voluntary(ClientTileLinkNetworkPort_1_io_network_release_bits_payload_voluntary),
    .io_network_release_bits_payload_r_type(ClientTileLinkNetworkPort_1_io_network_release_bits_payload_r_type),
    .io_network_release_bits_payload_data(ClientTileLinkNetworkPort_1_io_network_release_bits_payload_data)
  );
  TileLinkEnqueuer_1 TileLinkEnqueuer_1_1 (
    .clk(TileLinkEnqueuer_1_1_clk),
    .reset(TileLinkEnqueuer_1_1_reset),
    .io_client_acquire_ready(TileLinkEnqueuer_1_1_io_client_acquire_ready),
    .io_client_acquire_valid(TileLinkEnqueuer_1_1_io_client_acquire_valid),
    .io_client_acquire_bits_header_src(TileLinkEnqueuer_1_1_io_client_acquire_bits_header_src),
    .io_client_acquire_bits_header_dst(TileLinkEnqueuer_1_1_io_client_acquire_bits_header_dst),
    .io_client_acquire_bits_payload_addr_block(TileLinkEnqueuer_1_1_io_client_acquire_bits_payload_addr_block),
    .io_client_acquire_bits_payload_client_xact_id(TileLinkEnqueuer_1_1_io_client_acquire_bits_payload_client_xact_id),
    .io_client_acquire_bits_payload_addr_beat(TileLinkEnqueuer_1_1_io_client_acquire_bits_payload_addr_beat),
    .io_client_acquire_bits_payload_is_builtin_type(TileLinkEnqueuer_1_1_io_client_acquire_bits_payload_is_builtin_type),
    .io_client_acquire_bits_payload_a_type(TileLinkEnqueuer_1_1_io_client_acquire_bits_payload_a_type),
    .io_client_acquire_bits_payload_union(TileLinkEnqueuer_1_1_io_client_acquire_bits_payload_union),
    .io_client_acquire_bits_payload_data(TileLinkEnqueuer_1_1_io_client_acquire_bits_payload_data),
    .io_client_grant_ready(TileLinkEnqueuer_1_1_io_client_grant_ready),
    .io_client_grant_valid(TileLinkEnqueuer_1_1_io_client_grant_valid),
    .io_client_grant_bits_header_src(TileLinkEnqueuer_1_1_io_client_grant_bits_header_src),
    .io_client_grant_bits_header_dst(TileLinkEnqueuer_1_1_io_client_grant_bits_header_dst),
    .io_client_grant_bits_payload_addr_beat(TileLinkEnqueuer_1_1_io_client_grant_bits_payload_addr_beat),
    .io_client_grant_bits_payload_client_xact_id(TileLinkEnqueuer_1_1_io_client_grant_bits_payload_client_xact_id),
    .io_client_grant_bits_payload_manager_xact_id(TileLinkEnqueuer_1_1_io_client_grant_bits_payload_manager_xact_id),
    .io_client_grant_bits_payload_is_builtin_type(TileLinkEnqueuer_1_1_io_client_grant_bits_payload_is_builtin_type),
    .io_client_grant_bits_payload_g_type(TileLinkEnqueuer_1_1_io_client_grant_bits_payload_g_type),
    .io_client_grant_bits_payload_data(TileLinkEnqueuer_1_1_io_client_grant_bits_payload_data),
    .io_client_finish_ready(TileLinkEnqueuer_1_1_io_client_finish_ready),
    .io_client_finish_valid(TileLinkEnqueuer_1_1_io_client_finish_valid),
    .io_client_finish_bits_header_src(TileLinkEnqueuer_1_1_io_client_finish_bits_header_src),
    .io_client_finish_bits_header_dst(TileLinkEnqueuer_1_1_io_client_finish_bits_header_dst),
    .io_client_finish_bits_payload_manager_xact_id(TileLinkEnqueuer_1_1_io_client_finish_bits_payload_manager_xact_id),
    .io_client_probe_ready(TileLinkEnqueuer_1_1_io_client_probe_ready),
    .io_client_probe_valid(TileLinkEnqueuer_1_1_io_client_probe_valid),
    .io_client_probe_bits_header_src(TileLinkEnqueuer_1_1_io_client_probe_bits_header_src),
    .io_client_probe_bits_header_dst(TileLinkEnqueuer_1_1_io_client_probe_bits_header_dst),
    .io_client_probe_bits_payload_addr_block(TileLinkEnqueuer_1_1_io_client_probe_bits_payload_addr_block),
    .io_client_probe_bits_payload_p_type(TileLinkEnqueuer_1_1_io_client_probe_bits_payload_p_type),
    .io_client_release_ready(TileLinkEnqueuer_1_1_io_client_release_ready),
    .io_client_release_valid(TileLinkEnqueuer_1_1_io_client_release_valid),
    .io_client_release_bits_header_src(TileLinkEnqueuer_1_1_io_client_release_bits_header_src),
    .io_client_release_bits_header_dst(TileLinkEnqueuer_1_1_io_client_release_bits_header_dst),
    .io_client_release_bits_payload_addr_beat(TileLinkEnqueuer_1_1_io_client_release_bits_payload_addr_beat),
    .io_client_release_bits_payload_addr_block(TileLinkEnqueuer_1_1_io_client_release_bits_payload_addr_block),
    .io_client_release_bits_payload_client_xact_id(TileLinkEnqueuer_1_1_io_client_release_bits_payload_client_xact_id),
    .io_client_release_bits_payload_voluntary(TileLinkEnqueuer_1_1_io_client_release_bits_payload_voluntary),
    .io_client_release_bits_payload_r_type(TileLinkEnqueuer_1_1_io_client_release_bits_payload_r_type),
    .io_client_release_bits_payload_data(TileLinkEnqueuer_1_1_io_client_release_bits_payload_data),
    .io_manager_acquire_ready(TileLinkEnqueuer_1_1_io_manager_acquire_ready),
    .io_manager_acquire_valid(TileLinkEnqueuer_1_1_io_manager_acquire_valid),
    .io_manager_acquire_bits_header_src(TileLinkEnqueuer_1_1_io_manager_acquire_bits_header_src),
    .io_manager_acquire_bits_header_dst(TileLinkEnqueuer_1_1_io_manager_acquire_bits_header_dst),
    .io_manager_acquire_bits_payload_addr_block(TileLinkEnqueuer_1_1_io_manager_acquire_bits_payload_addr_block),
    .io_manager_acquire_bits_payload_client_xact_id(TileLinkEnqueuer_1_1_io_manager_acquire_bits_payload_client_xact_id),
    .io_manager_acquire_bits_payload_addr_beat(TileLinkEnqueuer_1_1_io_manager_acquire_bits_payload_addr_beat),
    .io_manager_acquire_bits_payload_is_builtin_type(TileLinkEnqueuer_1_1_io_manager_acquire_bits_payload_is_builtin_type),
    .io_manager_acquire_bits_payload_a_type(TileLinkEnqueuer_1_1_io_manager_acquire_bits_payload_a_type),
    .io_manager_acquire_bits_payload_union(TileLinkEnqueuer_1_1_io_manager_acquire_bits_payload_union),
    .io_manager_acquire_bits_payload_data(TileLinkEnqueuer_1_1_io_manager_acquire_bits_payload_data),
    .io_manager_grant_ready(TileLinkEnqueuer_1_1_io_manager_grant_ready),
    .io_manager_grant_valid(TileLinkEnqueuer_1_1_io_manager_grant_valid),
    .io_manager_grant_bits_header_src(TileLinkEnqueuer_1_1_io_manager_grant_bits_header_src),
    .io_manager_grant_bits_header_dst(TileLinkEnqueuer_1_1_io_manager_grant_bits_header_dst),
    .io_manager_grant_bits_payload_addr_beat(TileLinkEnqueuer_1_1_io_manager_grant_bits_payload_addr_beat),
    .io_manager_grant_bits_payload_client_xact_id(TileLinkEnqueuer_1_1_io_manager_grant_bits_payload_client_xact_id),
    .io_manager_grant_bits_payload_manager_xact_id(TileLinkEnqueuer_1_1_io_manager_grant_bits_payload_manager_xact_id),
    .io_manager_grant_bits_payload_is_builtin_type(TileLinkEnqueuer_1_1_io_manager_grant_bits_payload_is_builtin_type),
    .io_manager_grant_bits_payload_g_type(TileLinkEnqueuer_1_1_io_manager_grant_bits_payload_g_type),
    .io_manager_grant_bits_payload_data(TileLinkEnqueuer_1_1_io_manager_grant_bits_payload_data),
    .io_manager_finish_ready(TileLinkEnqueuer_1_1_io_manager_finish_ready),
    .io_manager_finish_valid(TileLinkEnqueuer_1_1_io_manager_finish_valid),
    .io_manager_finish_bits_header_src(TileLinkEnqueuer_1_1_io_manager_finish_bits_header_src),
    .io_manager_finish_bits_header_dst(TileLinkEnqueuer_1_1_io_manager_finish_bits_header_dst),
    .io_manager_finish_bits_payload_manager_xact_id(TileLinkEnqueuer_1_1_io_manager_finish_bits_payload_manager_xact_id),
    .io_manager_probe_ready(TileLinkEnqueuer_1_1_io_manager_probe_ready),
    .io_manager_probe_valid(TileLinkEnqueuer_1_1_io_manager_probe_valid),
    .io_manager_probe_bits_header_src(TileLinkEnqueuer_1_1_io_manager_probe_bits_header_src),
    .io_manager_probe_bits_header_dst(TileLinkEnqueuer_1_1_io_manager_probe_bits_header_dst),
    .io_manager_probe_bits_payload_addr_block(TileLinkEnqueuer_1_1_io_manager_probe_bits_payload_addr_block),
    .io_manager_probe_bits_payload_p_type(TileLinkEnqueuer_1_1_io_manager_probe_bits_payload_p_type),
    .io_manager_release_ready(TileLinkEnqueuer_1_1_io_manager_release_ready),
    .io_manager_release_valid(TileLinkEnqueuer_1_1_io_manager_release_valid),
    .io_manager_release_bits_header_src(TileLinkEnqueuer_1_1_io_manager_release_bits_header_src),
    .io_manager_release_bits_header_dst(TileLinkEnqueuer_1_1_io_manager_release_bits_header_dst),
    .io_manager_release_bits_payload_addr_beat(TileLinkEnqueuer_1_1_io_manager_release_bits_payload_addr_beat),
    .io_manager_release_bits_payload_addr_block(TileLinkEnqueuer_1_1_io_manager_release_bits_payload_addr_block),
    .io_manager_release_bits_payload_client_xact_id(TileLinkEnqueuer_1_1_io_manager_release_bits_payload_client_xact_id),
    .io_manager_release_bits_payload_voluntary(TileLinkEnqueuer_1_1_io_manager_release_bits_payload_voluntary),
    .io_manager_release_bits_payload_r_type(TileLinkEnqueuer_1_1_io_manager_release_bits_payload_r_type),
    .io_manager_release_bits_payload_data(TileLinkEnqueuer_1_1_io_manager_release_bits_payload_data)
  );
  ClientUncachedTileLinkNetworkPort ClientUncachedTileLinkNetworkPort_1 (
    .clk(ClientUncachedTileLinkNetworkPort_1_clk),
    .reset(ClientUncachedTileLinkNetworkPort_1_reset),
    .io_client_acquire_ready(ClientUncachedTileLinkNetworkPort_1_io_client_acquire_ready),
    .io_client_acquire_valid(ClientUncachedTileLinkNetworkPort_1_io_client_acquire_valid),
    .io_client_acquire_bits_addr_block(ClientUncachedTileLinkNetworkPort_1_io_client_acquire_bits_addr_block),
    .io_client_acquire_bits_client_xact_id(ClientUncachedTileLinkNetworkPort_1_io_client_acquire_bits_client_xact_id),
    .io_client_acquire_bits_addr_beat(ClientUncachedTileLinkNetworkPort_1_io_client_acquire_bits_addr_beat),
    .io_client_acquire_bits_is_builtin_type(ClientUncachedTileLinkNetworkPort_1_io_client_acquire_bits_is_builtin_type),
    .io_client_acquire_bits_a_type(ClientUncachedTileLinkNetworkPort_1_io_client_acquire_bits_a_type),
    .io_client_acquire_bits_union(ClientUncachedTileLinkNetworkPort_1_io_client_acquire_bits_union),
    .io_client_acquire_bits_data(ClientUncachedTileLinkNetworkPort_1_io_client_acquire_bits_data),
    .io_client_grant_ready(ClientUncachedTileLinkNetworkPort_1_io_client_grant_ready),
    .io_client_grant_valid(ClientUncachedTileLinkNetworkPort_1_io_client_grant_valid),
    .io_client_grant_bits_addr_beat(ClientUncachedTileLinkNetworkPort_1_io_client_grant_bits_addr_beat),
    .io_client_grant_bits_client_xact_id(ClientUncachedTileLinkNetworkPort_1_io_client_grant_bits_client_xact_id),
    .io_client_grant_bits_manager_xact_id(ClientUncachedTileLinkNetworkPort_1_io_client_grant_bits_manager_xact_id),
    .io_client_grant_bits_is_builtin_type(ClientUncachedTileLinkNetworkPort_1_io_client_grant_bits_is_builtin_type),
    .io_client_grant_bits_g_type(ClientUncachedTileLinkNetworkPort_1_io_client_grant_bits_g_type),
    .io_client_grant_bits_data(ClientUncachedTileLinkNetworkPort_1_io_client_grant_bits_data),
    .io_network_acquire_ready(ClientUncachedTileLinkNetworkPort_1_io_network_acquire_ready),
    .io_network_acquire_valid(ClientUncachedTileLinkNetworkPort_1_io_network_acquire_valid),
    .io_network_acquire_bits_header_src(ClientUncachedTileLinkNetworkPort_1_io_network_acquire_bits_header_src),
    .io_network_acquire_bits_header_dst(ClientUncachedTileLinkNetworkPort_1_io_network_acquire_bits_header_dst),
    .io_network_acquire_bits_payload_addr_block(ClientUncachedTileLinkNetworkPort_1_io_network_acquire_bits_payload_addr_block),
    .io_network_acquire_bits_payload_client_xact_id(ClientUncachedTileLinkNetworkPort_1_io_network_acquire_bits_payload_client_xact_id),
    .io_network_acquire_bits_payload_addr_beat(ClientUncachedTileLinkNetworkPort_1_io_network_acquire_bits_payload_addr_beat),
    .io_network_acquire_bits_payload_is_builtin_type(ClientUncachedTileLinkNetworkPort_1_io_network_acquire_bits_payload_is_builtin_type),
    .io_network_acquire_bits_payload_a_type(ClientUncachedTileLinkNetworkPort_1_io_network_acquire_bits_payload_a_type),
    .io_network_acquire_bits_payload_union(ClientUncachedTileLinkNetworkPort_1_io_network_acquire_bits_payload_union),
    .io_network_acquire_bits_payload_data(ClientUncachedTileLinkNetworkPort_1_io_network_acquire_bits_payload_data),
    .io_network_grant_ready(ClientUncachedTileLinkNetworkPort_1_io_network_grant_ready),
    .io_network_grant_valid(ClientUncachedTileLinkNetworkPort_1_io_network_grant_valid),
    .io_network_grant_bits_header_src(ClientUncachedTileLinkNetworkPort_1_io_network_grant_bits_header_src),
    .io_network_grant_bits_header_dst(ClientUncachedTileLinkNetworkPort_1_io_network_grant_bits_header_dst),
    .io_network_grant_bits_payload_addr_beat(ClientUncachedTileLinkNetworkPort_1_io_network_grant_bits_payload_addr_beat),
    .io_network_grant_bits_payload_client_xact_id(ClientUncachedTileLinkNetworkPort_1_io_network_grant_bits_payload_client_xact_id),
    .io_network_grant_bits_payload_manager_xact_id(ClientUncachedTileLinkNetworkPort_1_io_network_grant_bits_payload_manager_xact_id),
    .io_network_grant_bits_payload_is_builtin_type(ClientUncachedTileLinkNetworkPort_1_io_network_grant_bits_payload_is_builtin_type),
    .io_network_grant_bits_payload_g_type(ClientUncachedTileLinkNetworkPort_1_io_network_grant_bits_payload_g_type),
    .io_network_grant_bits_payload_data(ClientUncachedTileLinkNetworkPort_1_io_network_grant_bits_payload_data),
    .io_network_finish_ready(ClientUncachedTileLinkNetworkPort_1_io_network_finish_ready),
    .io_network_finish_valid(ClientUncachedTileLinkNetworkPort_1_io_network_finish_valid),
    .io_network_finish_bits_header_src(ClientUncachedTileLinkNetworkPort_1_io_network_finish_bits_header_src),
    .io_network_finish_bits_header_dst(ClientUncachedTileLinkNetworkPort_1_io_network_finish_bits_header_dst),
    .io_network_finish_bits_payload_manager_xact_id(ClientUncachedTileLinkNetworkPort_1_io_network_finish_bits_payload_manager_xact_id),
    .io_network_probe_ready(ClientUncachedTileLinkNetworkPort_1_io_network_probe_ready),
    .io_network_probe_valid(ClientUncachedTileLinkNetworkPort_1_io_network_probe_valid),
    .io_network_probe_bits_header_src(ClientUncachedTileLinkNetworkPort_1_io_network_probe_bits_header_src),
    .io_network_probe_bits_header_dst(ClientUncachedTileLinkNetworkPort_1_io_network_probe_bits_header_dst),
    .io_network_probe_bits_payload_addr_block(ClientUncachedTileLinkNetworkPort_1_io_network_probe_bits_payload_addr_block),
    .io_network_probe_bits_payload_p_type(ClientUncachedTileLinkNetworkPort_1_io_network_probe_bits_payload_p_type),
    .io_network_release_ready(ClientUncachedTileLinkNetworkPort_1_io_network_release_ready),
    .io_network_release_valid(ClientUncachedTileLinkNetworkPort_1_io_network_release_valid),
    .io_network_release_bits_header_src(ClientUncachedTileLinkNetworkPort_1_io_network_release_bits_header_src),
    .io_network_release_bits_header_dst(ClientUncachedTileLinkNetworkPort_1_io_network_release_bits_header_dst),
    .io_network_release_bits_payload_addr_beat(ClientUncachedTileLinkNetworkPort_1_io_network_release_bits_payload_addr_beat),
    .io_network_release_bits_payload_addr_block(ClientUncachedTileLinkNetworkPort_1_io_network_release_bits_payload_addr_block),
    .io_network_release_bits_payload_client_xact_id(ClientUncachedTileLinkNetworkPort_1_io_network_release_bits_payload_client_xact_id),
    .io_network_release_bits_payload_voluntary(ClientUncachedTileLinkNetworkPort_1_io_network_release_bits_payload_voluntary),
    .io_network_release_bits_payload_r_type(ClientUncachedTileLinkNetworkPort_1_io_network_release_bits_payload_r_type),
    .io_network_release_bits_payload_data(ClientUncachedTileLinkNetworkPort_1_io_network_release_bits_payload_data)
  );
  ManagerTileLinkNetworkPort ManagerTileLinkNetworkPort_2 (
    .clk(ManagerTileLinkNetworkPort_2_clk),
    .reset(ManagerTileLinkNetworkPort_2_reset),
    .io_manager_acquire_ready(ManagerTileLinkNetworkPort_2_io_manager_acquire_ready),
    .io_manager_acquire_valid(ManagerTileLinkNetworkPort_2_io_manager_acquire_valid),
    .io_manager_acquire_bits_addr_block(ManagerTileLinkNetworkPort_2_io_manager_acquire_bits_addr_block),
    .io_manager_acquire_bits_client_xact_id(ManagerTileLinkNetworkPort_2_io_manager_acquire_bits_client_xact_id),
    .io_manager_acquire_bits_addr_beat(ManagerTileLinkNetworkPort_2_io_manager_acquire_bits_addr_beat),
    .io_manager_acquire_bits_is_builtin_type(ManagerTileLinkNetworkPort_2_io_manager_acquire_bits_is_builtin_type),
    .io_manager_acquire_bits_a_type(ManagerTileLinkNetworkPort_2_io_manager_acquire_bits_a_type),
    .io_manager_acquire_bits_union(ManagerTileLinkNetworkPort_2_io_manager_acquire_bits_union),
    .io_manager_acquire_bits_data(ManagerTileLinkNetworkPort_2_io_manager_acquire_bits_data),
    .io_manager_acquire_bits_client_id(ManagerTileLinkNetworkPort_2_io_manager_acquire_bits_client_id),
    .io_manager_grant_ready(ManagerTileLinkNetworkPort_2_io_manager_grant_ready),
    .io_manager_grant_valid(ManagerTileLinkNetworkPort_2_io_manager_grant_valid),
    .io_manager_grant_bits_addr_beat(ManagerTileLinkNetworkPort_2_io_manager_grant_bits_addr_beat),
    .io_manager_grant_bits_client_xact_id(ManagerTileLinkNetworkPort_2_io_manager_grant_bits_client_xact_id),
    .io_manager_grant_bits_manager_xact_id(ManagerTileLinkNetworkPort_2_io_manager_grant_bits_manager_xact_id),
    .io_manager_grant_bits_is_builtin_type(ManagerTileLinkNetworkPort_2_io_manager_grant_bits_is_builtin_type),
    .io_manager_grant_bits_g_type(ManagerTileLinkNetworkPort_2_io_manager_grant_bits_g_type),
    .io_manager_grant_bits_data(ManagerTileLinkNetworkPort_2_io_manager_grant_bits_data),
    .io_manager_grant_bits_client_id(ManagerTileLinkNetworkPort_2_io_manager_grant_bits_client_id),
    .io_manager_finish_ready(ManagerTileLinkNetworkPort_2_io_manager_finish_ready),
    .io_manager_finish_valid(ManagerTileLinkNetworkPort_2_io_manager_finish_valid),
    .io_manager_finish_bits_manager_xact_id(ManagerTileLinkNetworkPort_2_io_manager_finish_bits_manager_xact_id),
    .io_manager_probe_ready(ManagerTileLinkNetworkPort_2_io_manager_probe_ready),
    .io_manager_probe_valid(ManagerTileLinkNetworkPort_2_io_manager_probe_valid),
    .io_manager_probe_bits_addr_block(ManagerTileLinkNetworkPort_2_io_manager_probe_bits_addr_block),
    .io_manager_probe_bits_p_type(ManagerTileLinkNetworkPort_2_io_manager_probe_bits_p_type),
    .io_manager_probe_bits_client_id(ManagerTileLinkNetworkPort_2_io_manager_probe_bits_client_id),
    .io_manager_release_ready(ManagerTileLinkNetworkPort_2_io_manager_release_ready),
    .io_manager_release_valid(ManagerTileLinkNetworkPort_2_io_manager_release_valid),
    .io_manager_release_bits_addr_beat(ManagerTileLinkNetworkPort_2_io_manager_release_bits_addr_beat),
    .io_manager_release_bits_addr_block(ManagerTileLinkNetworkPort_2_io_manager_release_bits_addr_block),
    .io_manager_release_bits_client_xact_id(ManagerTileLinkNetworkPort_2_io_manager_release_bits_client_xact_id),
    .io_manager_release_bits_voluntary(ManagerTileLinkNetworkPort_2_io_manager_release_bits_voluntary),
    .io_manager_release_bits_r_type(ManagerTileLinkNetworkPort_2_io_manager_release_bits_r_type),
    .io_manager_release_bits_data(ManagerTileLinkNetworkPort_2_io_manager_release_bits_data),
    .io_manager_release_bits_client_id(ManagerTileLinkNetworkPort_2_io_manager_release_bits_client_id),
    .io_network_acquire_ready(ManagerTileLinkNetworkPort_2_io_network_acquire_ready),
    .io_network_acquire_valid(ManagerTileLinkNetworkPort_2_io_network_acquire_valid),
    .io_network_acquire_bits_header_src(ManagerTileLinkNetworkPort_2_io_network_acquire_bits_header_src),
    .io_network_acquire_bits_header_dst(ManagerTileLinkNetworkPort_2_io_network_acquire_bits_header_dst),
    .io_network_acquire_bits_payload_addr_block(ManagerTileLinkNetworkPort_2_io_network_acquire_bits_payload_addr_block),
    .io_network_acquire_bits_payload_client_xact_id(ManagerTileLinkNetworkPort_2_io_network_acquire_bits_payload_client_xact_id),
    .io_network_acquire_bits_payload_addr_beat(ManagerTileLinkNetworkPort_2_io_network_acquire_bits_payload_addr_beat),
    .io_network_acquire_bits_payload_is_builtin_type(ManagerTileLinkNetworkPort_2_io_network_acquire_bits_payload_is_builtin_type),
    .io_network_acquire_bits_payload_a_type(ManagerTileLinkNetworkPort_2_io_network_acquire_bits_payload_a_type),
    .io_network_acquire_bits_payload_union(ManagerTileLinkNetworkPort_2_io_network_acquire_bits_payload_union),
    .io_network_acquire_bits_payload_data(ManagerTileLinkNetworkPort_2_io_network_acquire_bits_payload_data),
    .io_network_grant_ready(ManagerTileLinkNetworkPort_2_io_network_grant_ready),
    .io_network_grant_valid(ManagerTileLinkNetworkPort_2_io_network_grant_valid),
    .io_network_grant_bits_header_src(ManagerTileLinkNetworkPort_2_io_network_grant_bits_header_src),
    .io_network_grant_bits_header_dst(ManagerTileLinkNetworkPort_2_io_network_grant_bits_header_dst),
    .io_network_grant_bits_payload_addr_beat(ManagerTileLinkNetworkPort_2_io_network_grant_bits_payload_addr_beat),
    .io_network_grant_bits_payload_client_xact_id(ManagerTileLinkNetworkPort_2_io_network_grant_bits_payload_client_xact_id),
    .io_network_grant_bits_payload_manager_xact_id(ManagerTileLinkNetworkPort_2_io_network_grant_bits_payload_manager_xact_id),
    .io_network_grant_bits_payload_is_builtin_type(ManagerTileLinkNetworkPort_2_io_network_grant_bits_payload_is_builtin_type),
    .io_network_grant_bits_payload_g_type(ManagerTileLinkNetworkPort_2_io_network_grant_bits_payload_g_type),
    .io_network_grant_bits_payload_data(ManagerTileLinkNetworkPort_2_io_network_grant_bits_payload_data),
    .io_network_finish_ready(ManagerTileLinkNetworkPort_2_io_network_finish_ready),
    .io_network_finish_valid(ManagerTileLinkNetworkPort_2_io_network_finish_valid),
    .io_network_finish_bits_header_src(ManagerTileLinkNetworkPort_2_io_network_finish_bits_header_src),
    .io_network_finish_bits_header_dst(ManagerTileLinkNetworkPort_2_io_network_finish_bits_header_dst),
    .io_network_finish_bits_payload_manager_xact_id(ManagerTileLinkNetworkPort_2_io_network_finish_bits_payload_manager_xact_id),
    .io_network_probe_ready(ManagerTileLinkNetworkPort_2_io_network_probe_ready),
    .io_network_probe_valid(ManagerTileLinkNetworkPort_2_io_network_probe_valid),
    .io_network_probe_bits_header_src(ManagerTileLinkNetworkPort_2_io_network_probe_bits_header_src),
    .io_network_probe_bits_header_dst(ManagerTileLinkNetworkPort_2_io_network_probe_bits_header_dst),
    .io_network_probe_bits_payload_addr_block(ManagerTileLinkNetworkPort_2_io_network_probe_bits_payload_addr_block),
    .io_network_probe_bits_payload_p_type(ManagerTileLinkNetworkPort_2_io_network_probe_bits_payload_p_type),
    .io_network_release_ready(ManagerTileLinkNetworkPort_2_io_network_release_ready),
    .io_network_release_valid(ManagerTileLinkNetworkPort_2_io_network_release_valid),
    .io_network_release_bits_header_src(ManagerTileLinkNetworkPort_2_io_network_release_bits_header_src),
    .io_network_release_bits_header_dst(ManagerTileLinkNetworkPort_2_io_network_release_bits_header_dst),
    .io_network_release_bits_payload_addr_beat(ManagerTileLinkNetworkPort_2_io_network_release_bits_payload_addr_beat),
    .io_network_release_bits_payload_addr_block(ManagerTileLinkNetworkPort_2_io_network_release_bits_payload_addr_block),
    .io_network_release_bits_payload_client_xact_id(ManagerTileLinkNetworkPort_2_io_network_release_bits_payload_client_xact_id),
    .io_network_release_bits_payload_voluntary(ManagerTileLinkNetworkPort_2_io_network_release_bits_payload_voluntary),
    .io_network_release_bits_payload_r_type(ManagerTileLinkNetworkPort_2_io_network_release_bits_payload_r_type),
    .io_network_release_bits_payload_data(ManagerTileLinkNetworkPort_2_io_network_release_bits_payload_data)
  );
  TileLinkEnqueuer_2 TileLinkEnqueuer_2_1 (
    .clk(TileLinkEnqueuer_2_1_clk),
    .reset(TileLinkEnqueuer_2_1_reset),
    .io_client_acquire_ready(TileLinkEnqueuer_2_1_io_client_acquire_ready),
    .io_client_acquire_valid(TileLinkEnqueuer_2_1_io_client_acquire_valid),
    .io_client_acquire_bits_header_src(TileLinkEnqueuer_2_1_io_client_acquire_bits_header_src),
    .io_client_acquire_bits_header_dst(TileLinkEnqueuer_2_1_io_client_acquire_bits_header_dst),
    .io_client_acquire_bits_payload_addr_block(TileLinkEnqueuer_2_1_io_client_acquire_bits_payload_addr_block),
    .io_client_acquire_bits_payload_client_xact_id(TileLinkEnqueuer_2_1_io_client_acquire_bits_payload_client_xact_id),
    .io_client_acquire_bits_payload_addr_beat(TileLinkEnqueuer_2_1_io_client_acquire_bits_payload_addr_beat),
    .io_client_acquire_bits_payload_is_builtin_type(TileLinkEnqueuer_2_1_io_client_acquire_bits_payload_is_builtin_type),
    .io_client_acquire_bits_payload_a_type(TileLinkEnqueuer_2_1_io_client_acquire_bits_payload_a_type),
    .io_client_acquire_bits_payload_union(TileLinkEnqueuer_2_1_io_client_acquire_bits_payload_union),
    .io_client_acquire_bits_payload_data(TileLinkEnqueuer_2_1_io_client_acquire_bits_payload_data),
    .io_client_grant_ready(TileLinkEnqueuer_2_1_io_client_grant_ready),
    .io_client_grant_valid(TileLinkEnqueuer_2_1_io_client_grant_valid),
    .io_client_grant_bits_header_src(TileLinkEnqueuer_2_1_io_client_grant_bits_header_src),
    .io_client_grant_bits_header_dst(TileLinkEnqueuer_2_1_io_client_grant_bits_header_dst),
    .io_client_grant_bits_payload_addr_beat(TileLinkEnqueuer_2_1_io_client_grant_bits_payload_addr_beat),
    .io_client_grant_bits_payload_client_xact_id(TileLinkEnqueuer_2_1_io_client_grant_bits_payload_client_xact_id),
    .io_client_grant_bits_payload_manager_xact_id(TileLinkEnqueuer_2_1_io_client_grant_bits_payload_manager_xact_id),
    .io_client_grant_bits_payload_is_builtin_type(TileLinkEnqueuer_2_1_io_client_grant_bits_payload_is_builtin_type),
    .io_client_grant_bits_payload_g_type(TileLinkEnqueuer_2_1_io_client_grant_bits_payload_g_type),
    .io_client_grant_bits_payload_data(TileLinkEnqueuer_2_1_io_client_grant_bits_payload_data),
    .io_client_finish_ready(TileLinkEnqueuer_2_1_io_client_finish_ready),
    .io_client_finish_valid(TileLinkEnqueuer_2_1_io_client_finish_valid),
    .io_client_finish_bits_header_src(TileLinkEnqueuer_2_1_io_client_finish_bits_header_src),
    .io_client_finish_bits_header_dst(TileLinkEnqueuer_2_1_io_client_finish_bits_header_dst),
    .io_client_finish_bits_payload_manager_xact_id(TileLinkEnqueuer_2_1_io_client_finish_bits_payload_manager_xact_id),
    .io_client_probe_ready(TileLinkEnqueuer_2_1_io_client_probe_ready),
    .io_client_probe_valid(TileLinkEnqueuer_2_1_io_client_probe_valid),
    .io_client_probe_bits_header_src(TileLinkEnqueuer_2_1_io_client_probe_bits_header_src),
    .io_client_probe_bits_header_dst(TileLinkEnqueuer_2_1_io_client_probe_bits_header_dst),
    .io_client_probe_bits_payload_addr_block(TileLinkEnqueuer_2_1_io_client_probe_bits_payload_addr_block),
    .io_client_probe_bits_payload_p_type(TileLinkEnqueuer_2_1_io_client_probe_bits_payload_p_type),
    .io_client_release_ready(TileLinkEnqueuer_2_1_io_client_release_ready),
    .io_client_release_valid(TileLinkEnqueuer_2_1_io_client_release_valid),
    .io_client_release_bits_header_src(TileLinkEnqueuer_2_1_io_client_release_bits_header_src),
    .io_client_release_bits_header_dst(TileLinkEnqueuer_2_1_io_client_release_bits_header_dst),
    .io_client_release_bits_payload_addr_beat(TileLinkEnqueuer_2_1_io_client_release_bits_payload_addr_beat),
    .io_client_release_bits_payload_addr_block(TileLinkEnqueuer_2_1_io_client_release_bits_payload_addr_block),
    .io_client_release_bits_payload_client_xact_id(TileLinkEnqueuer_2_1_io_client_release_bits_payload_client_xact_id),
    .io_client_release_bits_payload_voluntary(TileLinkEnqueuer_2_1_io_client_release_bits_payload_voluntary),
    .io_client_release_bits_payload_r_type(TileLinkEnqueuer_2_1_io_client_release_bits_payload_r_type),
    .io_client_release_bits_payload_data(TileLinkEnqueuer_2_1_io_client_release_bits_payload_data),
    .io_manager_acquire_ready(TileLinkEnqueuer_2_1_io_manager_acquire_ready),
    .io_manager_acquire_valid(TileLinkEnqueuer_2_1_io_manager_acquire_valid),
    .io_manager_acquire_bits_header_src(TileLinkEnqueuer_2_1_io_manager_acquire_bits_header_src),
    .io_manager_acquire_bits_header_dst(TileLinkEnqueuer_2_1_io_manager_acquire_bits_header_dst),
    .io_manager_acquire_bits_payload_addr_block(TileLinkEnqueuer_2_1_io_manager_acquire_bits_payload_addr_block),
    .io_manager_acquire_bits_payload_client_xact_id(TileLinkEnqueuer_2_1_io_manager_acquire_bits_payload_client_xact_id),
    .io_manager_acquire_bits_payload_addr_beat(TileLinkEnqueuer_2_1_io_manager_acquire_bits_payload_addr_beat),
    .io_manager_acquire_bits_payload_is_builtin_type(TileLinkEnqueuer_2_1_io_manager_acquire_bits_payload_is_builtin_type),
    .io_manager_acquire_bits_payload_a_type(TileLinkEnqueuer_2_1_io_manager_acquire_bits_payload_a_type),
    .io_manager_acquire_bits_payload_union(TileLinkEnqueuer_2_1_io_manager_acquire_bits_payload_union),
    .io_manager_acquire_bits_payload_data(TileLinkEnqueuer_2_1_io_manager_acquire_bits_payload_data),
    .io_manager_grant_ready(TileLinkEnqueuer_2_1_io_manager_grant_ready),
    .io_manager_grant_valid(TileLinkEnqueuer_2_1_io_manager_grant_valid),
    .io_manager_grant_bits_header_src(TileLinkEnqueuer_2_1_io_manager_grant_bits_header_src),
    .io_manager_grant_bits_header_dst(TileLinkEnqueuer_2_1_io_manager_grant_bits_header_dst),
    .io_manager_grant_bits_payload_addr_beat(TileLinkEnqueuer_2_1_io_manager_grant_bits_payload_addr_beat),
    .io_manager_grant_bits_payload_client_xact_id(TileLinkEnqueuer_2_1_io_manager_grant_bits_payload_client_xact_id),
    .io_manager_grant_bits_payload_manager_xact_id(TileLinkEnqueuer_2_1_io_manager_grant_bits_payload_manager_xact_id),
    .io_manager_grant_bits_payload_is_builtin_type(TileLinkEnqueuer_2_1_io_manager_grant_bits_payload_is_builtin_type),
    .io_manager_grant_bits_payload_g_type(TileLinkEnqueuer_2_1_io_manager_grant_bits_payload_g_type),
    .io_manager_grant_bits_payload_data(TileLinkEnqueuer_2_1_io_manager_grant_bits_payload_data),
    .io_manager_finish_ready(TileLinkEnqueuer_2_1_io_manager_finish_ready),
    .io_manager_finish_valid(TileLinkEnqueuer_2_1_io_manager_finish_valid),
    .io_manager_finish_bits_header_src(TileLinkEnqueuer_2_1_io_manager_finish_bits_header_src),
    .io_manager_finish_bits_header_dst(TileLinkEnqueuer_2_1_io_manager_finish_bits_header_dst),
    .io_manager_finish_bits_payload_manager_xact_id(TileLinkEnqueuer_2_1_io_manager_finish_bits_payload_manager_xact_id),
    .io_manager_probe_ready(TileLinkEnqueuer_2_1_io_manager_probe_ready),
    .io_manager_probe_valid(TileLinkEnqueuer_2_1_io_manager_probe_valid),
    .io_manager_probe_bits_header_src(TileLinkEnqueuer_2_1_io_manager_probe_bits_header_src),
    .io_manager_probe_bits_header_dst(TileLinkEnqueuer_2_1_io_manager_probe_bits_header_dst),
    .io_manager_probe_bits_payload_addr_block(TileLinkEnqueuer_2_1_io_manager_probe_bits_payload_addr_block),
    .io_manager_probe_bits_payload_p_type(TileLinkEnqueuer_2_1_io_manager_probe_bits_payload_p_type),
    .io_manager_release_ready(TileLinkEnqueuer_2_1_io_manager_release_ready),
    .io_manager_release_valid(TileLinkEnqueuer_2_1_io_manager_release_valid),
    .io_manager_release_bits_header_src(TileLinkEnqueuer_2_1_io_manager_release_bits_header_src),
    .io_manager_release_bits_header_dst(TileLinkEnqueuer_2_1_io_manager_release_bits_header_dst),
    .io_manager_release_bits_payload_addr_beat(TileLinkEnqueuer_2_1_io_manager_release_bits_payload_addr_beat),
    .io_manager_release_bits_payload_addr_block(TileLinkEnqueuer_2_1_io_manager_release_bits_payload_addr_block),
    .io_manager_release_bits_payload_client_xact_id(TileLinkEnqueuer_2_1_io_manager_release_bits_payload_client_xact_id),
    .io_manager_release_bits_payload_voluntary(TileLinkEnqueuer_2_1_io_manager_release_bits_payload_voluntary),
    .io_manager_release_bits_payload_r_type(TileLinkEnqueuer_2_1_io_manager_release_bits_payload_r_type),
    .io_manager_release_bits_payload_data(TileLinkEnqueuer_2_1_io_manager_release_bits_payload_data)
  );
  ManagerTileLinkNetworkPort_1 ManagerTileLinkNetworkPort_1_1 (
    .clk(ManagerTileLinkNetworkPort_1_1_clk),
    .reset(ManagerTileLinkNetworkPort_1_1_reset),
    .io_manager_acquire_ready(ManagerTileLinkNetworkPort_1_1_io_manager_acquire_ready),
    .io_manager_acquire_valid(ManagerTileLinkNetworkPort_1_1_io_manager_acquire_valid),
    .io_manager_acquire_bits_addr_block(ManagerTileLinkNetworkPort_1_1_io_manager_acquire_bits_addr_block),
    .io_manager_acquire_bits_client_xact_id(ManagerTileLinkNetworkPort_1_1_io_manager_acquire_bits_client_xact_id),
    .io_manager_acquire_bits_addr_beat(ManagerTileLinkNetworkPort_1_1_io_manager_acquire_bits_addr_beat),
    .io_manager_acquire_bits_is_builtin_type(ManagerTileLinkNetworkPort_1_1_io_manager_acquire_bits_is_builtin_type),
    .io_manager_acquire_bits_a_type(ManagerTileLinkNetworkPort_1_1_io_manager_acquire_bits_a_type),
    .io_manager_acquire_bits_union(ManagerTileLinkNetworkPort_1_1_io_manager_acquire_bits_union),
    .io_manager_acquire_bits_data(ManagerTileLinkNetworkPort_1_1_io_manager_acquire_bits_data),
    .io_manager_acquire_bits_client_id(ManagerTileLinkNetworkPort_1_1_io_manager_acquire_bits_client_id),
    .io_manager_grant_ready(ManagerTileLinkNetworkPort_1_1_io_manager_grant_ready),
    .io_manager_grant_valid(ManagerTileLinkNetworkPort_1_1_io_manager_grant_valid),
    .io_manager_grant_bits_addr_beat(ManagerTileLinkNetworkPort_1_1_io_manager_grant_bits_addr_beat),
    .io_manager_grant_bits_client_xact_id(ManagerTileLinkNetworkPort_1_1_io_manager_grant_bits_client_xact_id),
    .io_manager_grant_bits_manager_xact_id(ManagerTileLinkNetworkPort_1_1_io_manager_grant_bits_manager_xact_id),
    .io_manager_grant_bits_is_builtin_type(ManagerTileLinkNetworkPort_1_1_io_manager_grant_bits_is_builtin_type),
    .io_manager_grant_bits_g_type(ManagerTileLinkNetworkPort_1_1_io_manager_grant_bits_g_type),
    .io_manager_grant_bits_data(ManagerTileLinkNetworkPort_1_1_io_manager_grant_bits_data),
    .io_manager_grant_bits_client_id(ManagerTileLinkNetworkPort_1_1_io_manager_grant_bits_client_id),
    .io_manager_finish_ready(ManagerTileLinkNetworkPort_1_1_io_manager_finish_ready),
    .io_manager_finish_valid(ManagerTileLinkNetworkPort_1_1_io_manager_finish_valid),
    .io_manager_finish_bits_manager_xact_id(ManagerTileLinkNetworkPort_1_1_io_manager_finish_bits_manager_xact_id),
    .io_manager_probe_ready(ManagerTileLinkNetworkPort_1_1_io_manager_probe_ready),
    .io_manager_probe_valid(ManagerTileLinkNetworkPort_1_1_io_manager_probe_valid),
    .io_manager_probe_bits_addr_block(ManagerTileLinkNetworkPort_1_1_io_manager_probe_bits_addr_block),
    .io_manager_probe_bits_p_type(ManagerTileLinkNetworkPort_1_1_io_manager_probe_bits_p_type),
    .io_manager_probe_bits_client_id(ManagerTileLinkNetworkPort_1_1_io_manager_probe_bits_client_id),
    .io_manager_release_ready(ManagerTileLinkNetworkPort_1_1_io_manager_release_ready),
    .io_manager_release_valid(ManagerTileLinkNetworkPort_1_1_io_manager_release_valid),
    .io_manager_release_bits_addr_beat(ManagerTileLinkNetworkPort_1_1_io_manager_release_bits_addr_beat),
    .io_manager_release_bits_addr_block(ManagerTileLinkNetworkPort_1_1_io_manager_release_bits_addr_block),
    .io_manager_release_bits_client_xact_id(ManagerTileLinkNetworkPort_1_1_io_manager_release_bits_client_xact_id),
    .io_manager_release_bits_voluntary(ManagerTileLinkNetworkPort_1_1_io_manager_release_bits_voluntary),
    .io_manager_release_bits_r_type(ManagerTileLinkNetworkPort_1_1_io_manager_release_bits_r_type),
    .io_manager_release_bits_data(ManagerTileLinkNetworkPort_1_1_io_manager_release_bits_data),
    .io_manager_release_bits_client_id(ManagerTileLinkNetworkPort_1_1_io_manager_release_bits_client_id),
    .io_network_acquire_ready(ManagerTileLinkNetworkPort_1_1_io_network_acquire_ready),
    .io_network_acquire_valid(ManagerTileLinkNetworkPort_1_1_io_network_acquire_valid),
    .io_network_acquire_bits_header_src(ManagerTileLinkNetworkPort_1_1_io_network_acquire_bits_header_src),
    .io_network_acquire_bits_header_dst(ManagerTileLinkNetworkPort_1_1_io_network_acquire_bits_header_dst),
    .io_network_acquire_bits_payload_addr_block(ManagerTileLinkNetworkPort_1_1_io_network_acquire_bits_payload_addr_block),
    .io_network_acquire_bits_payload_client_xact_id(ManagerTileLinkNetworkPort_1_1_io_network_acquire_bits_payload_client_xact_id),
    .io_network_acquire_bits_payload_addr_beat(ManagerTileLinkNetworkPort_1_1_io_network_acquire_bits_payload_addr_beat),
    .io_network_acquire_bits_payload_is_builtin_type(ManagerTileLinkNetworkPort_1_1_io_network_acquire_bits_payload_is_builtin_type),
    .io_network_acquire_bits_payload_a_type(ManagerTileLinkNetworkPort_1_1_io_network_acquire_bits_payload_a_type),
    .io_network_acquire_bits_payload_union(ManagerTileLinkNetworkPort_1_1_io_network_acquire_bits_payload_union),
    .io_network_acquire_bits_payload_data(ManagerTileLinkNetworkPort_1_1_io_network_acquire_bits_payload_data),
    .io_network_grant_ready(ManagerTileLinkNetworkPort_1_1_io_network_grant_ready),
    .io_network_grant_valid(ManagerTileLinkNetworkPort_1_1_io_network_grant_valid),
    .io_network_grant_bits_header_src(ManagerTileLinkNetworkPort_1_1_io_network_grant_bits_header_src),
    .io_network_grant_bits_header_dst(ManagerTileLinkNetworkPort_1_1_io_network_grant_bits_header_dst),
    .io_network_grant_bits_payload_addr_beat(ManagerTileLinkNetworkPort_1_1_io_network_grant_bits_payload_addr_beat),
    .io_network_grant_bits_payload_client_xact_id(ManagerTileLinkNetworkPort_1_1_io_network_grant_bits_payload_client_xact_id),
    .io_network_grant_bits_payload_manager_xact_id(ManagerTileLinkNetworkPort_1_1_io_network_grant_bits_payload_manager_xact_id),
    .io_network_grant_bits_payload_is_builtin_type(ManagerTileLinkNetworkPort_1_1_io_network_grant_bits_payload_is_builtin_type),
    .io_network_grant_bits_payload_g_type(ManagerTileLinkNetworkPort_1_1_io_network_grant_bits_payload_g_type),
    .io_network_grant_bits_payload_data(ManagerTileLinkNetworkPort_1_1_io_network_grant_bits_payload_data),
    .io_network_finish_ready(ManagerTileLinkNetworkPort_1_1_io_network_finish_ready),
    .io_network_finish_valid(ManagerTileLinkNetworkPort_1_1_io_network_finish_valid),
    .io_network_finish_bits_header_src(ManagerTileLinkNetworkPort_1_1_io_network_finish_bits_header_src),
    .io_network_finish_bits_header_dst(ManagerTileLinkNetworkPort_1_1_io_network_finish_bits_header_dst),
    .io_network_finish_bits_payload_manager_xact_id(ManagerTileLinkNetworkPort_1_1_io_network_finish_bits_payload_manager_xact_id),
    .io_network_probe_ready(ManagerTileLinkNetworkPort_1_1_io_network_probe_ready),
    .io_network_probe_valid(ManagerTileLinkNetworkPort_1_1_io_network_probe_valid),
    .io_network_probe_bits_header_src(ManagerTileLinkNetworkPort_1_1_io_network_probe_bits_header_src),
    .io_network_probe_bits_header_dst(ManagerTileLinkNetworkPort_1_1_io_network_probe_bits_header_dst),
    .io_network_probe_bits_payload_addr_block(ManagerTileLinkNetworkPort_1_1_io_network_probe_bits_payload_addr_block),
    .io_network_probe_bits_payload_p_type(ManagerTileLinkNetworkPort_1_1_io_network_probe_bits_payload_p_type),
    .io_network_release_ready(ManagerTileLinkNetworkPort_1_1_io_network_release_ready),
    .io_network_release_valid(ManagerTileLinkNetworkPort_1_1_io_network_release_valid),
    .io_network_release_bits_header_src(ManagerTileLinkNetworkPort_1_1_io_network_release_bits_header_src),
    .io_network_release_bits_header_dst(ManagerTileLinkNetworkPort_1_1_io_network_release_bits_header_dst),
    .io_network_release_bits_payload_addr_beat(ManagerTileLinkNetworkPort_1_1_io_network_release_bits_payload_addr_beat),
    .io_network_release_bits_payload_addr_block(ManagerTileLinkNetworkPort_1_1_io_network_release_bits_payload_addr_block),
    .io_network_release_bits_payload_client_xact_id(ManagerTileLinkNetworkPort_1_1_io_network_release_bits_payload_client_xact_id),
    .io_network_release_bits_payload_voluntary(ManagerTileLinkNetworkPort_1_1_io_network_release_bits_payload_voluntary),
    .io_network_release_bits_payload_r_type(ManagerTileLinkNetworkPort_1_1_io_network_release_bits_payload_r_type),
    .io_network_release_bits_payload_data(ManagerTileLinkNetworkPort_1_1_io_network_release_bits_payload_data)
  );
  TileLinkEnqueuer_2 TileLinkEnqueuer_3_1 (
    .clk(TileLinkEnqueuer_3_1_clk),
    .reset(TileLinkEnqueuer_3_1_reset),
    .io_client_acquire_ready(TileLinkEnqueuer_3_1_io_client_acquire_ready),
    .io_client_acquire_valid(TileLinkEnqueuer_3_1_io_client_acquire_valid),
    .io_client_acquire_bits_header_src(TileLinkEnqueuer_3_1_io_client_acquire_bits_header_src),
    .io_client_acquire_bits_header_dst(TileLinkEnqueuer_3_1_io_client_acquire_bits_header_dst),
    .io_client_acquire_bits_payload_addr_block(TileLinkEnqueuer_3_1_io_client_acquire_bits_payload_addr_block),
    .io_client_acquire_bits_payload_client_xact_id(TileLinkEnqueuer_3_1_io_client_acquire_bits_payload_client_xact_id),
    .io_client_acquire_bits_payload_addr_beat(TileLinkEnqueuer_3_1_io_client_acquire_bits_payload_addr_beat),
    .io_client_acquire_bits_payload_is_builtin_type(TileLinkEnqueuer_3_1_io_client_acquire_bits_payload_is_builtin_type),
    .io_client_acquire_bits_payload_a_type(TileLinkEnqueuer_3_1_io_client_acquire_bits_payload_a_type),
    .io_client_acquire_bits_payload_union(TileLinkEnqueuer_3_1_io_client_acquire_bits_payload_union),
    .io_client_acquire_bits_payload_data(TileLinkEnqueuer_3_1_io_client_acquire_bits_payload_data),
    .io_client_grant_ready(TileLinkEnqueuer_3_1_io_client_grant_ready),
    .io_client_grant_valid(TileLinkEnqueuer_3_1_io_client_grant_valid),
    .io_client_grant_bits_header_src(TileLinkEnqueuer_3_1_io_client_grant_bits_header_src),
    .io_client_grant_bits_header_dst(TileLinkEnqueuer_3_1_io_client_grant_bits_header_dst),
    .io_client_grant_bits_payload_addr_beat(TileLinkEnqueuer_3_1_io_client_grant_bits_payload_addr_beat),
    .io_client_grant_bits_payload_client_xact_id(TileLinkEnqueuer_3_1_io_client_grant_bits_payload_client_xact_id),
    .io_client_grant_bits_payload_manager_xact_id(TileLinkEnqueuer_3_1_io_client_grant_bits_payload_manager_xact_id),
    .io_client_grant_bits_payload_is_builtin_type(TileLinkEnqueuer_3_1_io_client_grant_bits_payload_is_builtin_type),
    .io_client_grant_bits_payload_g_type(TileLinkEnqueuer_3_1_io_client_grant_bits_payload_g_type),
    .io_client_grant_bits_payload_data(TileLinkEnqueuer_3_1_io_client_grant_bits_payload_data),
    .io_client_finish_ready(TileLinkEnqueuer_3_1_io_client_finish_ready),
    .io_client_finish_valid(TileLinkEnqueuer_3_1_io_client_finish_valid),
    .io_client_finish_bits_header_src(TileLinkEnqueuer_3_1_io_client_finish_bits_header_src),
    .io_client_finish_bits_header_dst(TileLinkEnqueuer_3_1_io_client_finish_bits_header_dst),
    .io_client_finish_bits_payload_manager_xact_id(TileLinkEnqueuer_3_1_io_client_finish_bits_payload_manager_xact_id),
    .io_client_probe_ready(TileLinkEnqueuer_3_1_io_client_probe_ready),
    .io_client_probe_valid(TileLinkEnqueuer_3_1_io_client_probe_valid),
    .io_client_probe_bits_header_src(TileLinkEnqueuer_3_1_io_client_probe_bits_header_src),
    .io_client_probe_bits_header_dst(TileLinkEnqueuer_3_1_io_client_probe_bits_header_dst),
    .io_client_probe_bits_payload_addr_block(TileLinkEnqueuer_3_1_io_client_probe_bits_payload_addr_block),
    .io_client_probe_bits_payload_p_type(TileLinkEnqueuer_3_1_io_client_probe_bits_payload_p_type),
    .io_client_release_ready(TileLinkEnqueuer_3_1_io_client_release_ready),
    .io_client_release_valid(TileLinkEnqueuer_3_1_io_client_release_valid),
    .io_client_release_bits_header_src(TileLinkEnqueuer_3_1_io_client_release_bits_header_src),
    .io_client_release_bits_header_dst(TileLinkEnqueuer_3_1_io_client_release_bits_header_dst),
    .io_client_release_bits_payload_addr_beat(TileLinkEnqueuer_3_1_io_client_release_bits_payload_addr_beat),
    .io_client_release_bits_payload_addr_block(TileLinkEnqueuer_3_1_io_client_release_bits_payload_addr_block),
    .io_client_release_bits_payload_client_xact_id(TileLinkEnqueuer_3_1_io_client_release_bits_payload_client_xact_id),
    .io_client_release_bits_payload_voluntary(TileLinkEnqueuer_3_1_io_client_release_bits_payload_voluntary),
    .io_client_release_bits_payload_r_type(TileLinkEnqueuer_3_1_io_client_release_bits_payload_r_type),
    .io_client_release_bits_payload_data(TileLinkEnqueuer_3_1_io_client_release_bits_payload_data),
    .io_manager_acquire_ready(TileLinkEnqueuer_3_1_io_manager_acquire_ready),
    .io_manager_acquire_valid(TileLinkEnqueuer_3_1_io_manager_acquire_valid),
    .io_manager_acquire_bits_header_src(TileLinkEnqueuer_3_1_io_manager_acquire_bits_header_src),
    .io_manager_acquire_bits_header_dst(TileLinkEnqueuer_3_1_io_manager_acquire_bits_header_dst),
    .io_manager_acquire_bits_payload_addr_block(TileLinkEnqueuer_3_1_io_manager_acquire_bits_payload_addr_block),
    .io_manager_acquire_bits_payload_client_xact_id(TileLinkEnqueuer_3_1_io_manager_acquire_bits_payload_client_xact_id),
    .io_manager_acquire_bits_payload_addr_beat(TileLinkEnqueuer_3_1_io_manager_acquire_bits_payload_addr_beat),
    .io_manager_acquire_bits_payload_is_builtin_type(TileLinkEnqueuer_3_1_io_manager_acquire_bits_payload_is_builtin_type),
    .io_manager_acquire_bits_payload_a_type(TileLinkEnqueuer_3_1_io_manager_acquire_bits_payload_a_type),
    .io_manager_acquire_bits_payload_union(TileLinkEnqueuer_3_1_io_manager_acquire_bits_payload_union),
    .io_manager_acquire_bits_payload_data(TileLinkEnqueuer_3_1_io_manager_acquire_bits_payload_data),
    .io_manager_grant_ready(TileLinkEnqueuer_3_1_io_manager_grant_ready),
    .io_manager_grant_valid(TileLinkEnqueuer_3_1_io_manager_grant_valid),
    .io_manager_grant_bits_header_src(TileLinkEnqueuer_3_1_io_manager_grant_bits_header_src),
    .io_manager_grant_bits_header_dst(TileLinkEnqueuer_3_1_io_manager_grant_bits_header_dst),
    .io_manager_grant_bits_payload_addr_beat(TileLinkEnqueuer_3_1_io_manager_grant_bits_payload_addr_beat),
    .io_manager_grant_bits_payload_client_xact_id(TileLinkEnqueuer_3_1_io_manager_grant_bits_payload_client_xact_id),
    .io_manager_grant_bits_payload_manager_xact_id(TileLinkEnqueuer_3_1_io_manager_grant_bits_payload_manager_xact_id),
    .io_manager_grant_bits_payload_is_builtin_type(TileLinkEnqueuer_3_1_io_manager_grant_bits_payload_is_builtin_type),
    .io_manager_grant_bits_payload_g_type(TileLinkEnqueuer_3_1_io_manager_grant_bits_payload_g_type),
    .io_manager_grant_bits_payload_data(TileLinkEnqueuer_3_1_io_manager_grant_bits_payload_data),
    .io_manager_finish_ready(TileLinkEnqueuer_3_1_io_manager_finish_ready),
    .io_manager_finish_valid(TileLinkEnqueuer_3_1_io_manager_finish_valid),
    .io_manager_finish_bits_header_src(TileLinkEnqueuer_3_1_io_manager_finish_bits_header_src),
    .io_manager_finish_bits_header_dst(TileLinkEnqueuer_3_1_io_manager_finish_bits_header_dst),
    .io_manager_finish_bits_payload_manager_xact_id(TileLinkEnqueuer_3_1_io_manager_finish_bits_payload_manager_xact_id),
    .io_manager_probe_ready(TileLinkEnqueuer_3_1_io_manager_probe_ready),
    .io_manager_probe_valid(TileLinkEnqueuer_3_1_io_manager_probe_valid),
    .io_manager_probe_bits_header_src(TileLinkEnqueuer_3_1_io_manager_probe_bits_header_src),
    .io_manager_probe_bits_header_dst(TileLinkEnqueuer_3_1_io_manager_probe_bits_header_dst),
    .io_manager_probe_bits_payload_addr_block(TileLinkEnqueuer_3_1_io_manager_probe_bits_payload_addr_block),
    .io_manager_probe_bits_payload_p_type(TileLinkEnqueuer_3_1_io_manager_probe_bits_payload_p_type),
    .io_manager_release_ready(TileLinkEnqueuer_3_1_io_manager_release_ready),
    .io_manager_release_valid(TileLinkEnqueuer_3_1_io_manager_release_valid),
    .io_manager_release_bits_header_src(TileLinkEnqueuer_3_1_io_manager_release_bits_header_src),
    .io_manager_release_bits_header_dst(TileLinkEnqueuer_3_1_io_manager_release_bits_header_dst),
    .io_manager_release_bits_payload_addr_beat(TileLinkEnqueuer_3_1_io_manager_release_bits_payload_addr_beat),
    .io_manager_release_bits_payload_addr_block(TileLinkEnqueuer_3_1_io_manager_release_bits_payload_addr_block),
    .io_manager_release_bits_payload_client_xact_id(TileLinkEnqueuer_3_1_io_manager_release_bits_payload_client_xact_id),
    .io_manager_release_bits_payload_voluntary(TileLinkEnqueuer_3_1_io_manager_release_bits_payload_voluntary),
    .io_manager_release_bits_payload_r_type(TileLinkEnqueuer_3_1_io_manager_release_bits_payload_r_type),
    .io_manager_release_bits_payload_data(TileLinkEnqueuer_3_1_io_manager_release_bits_payload_data)
  );
  BasicBus acqNet (
    .clk(acqNet_clk),
    .reset(acqNet_reset),
    .io_in_0_ready(acqNet_io_in_0_ready),
    .io_in_0_valid(acqNet_io_in_0_valid),
    .io_in_0_bits_header_src(acqNet_io_in_0_bits_header_src),
    .io_in_0_bits_header_dst(acqNet_io_in_0_bits_header_dst),
    .io_in_0_bits_payload_addr_block(acqNet_io_in_0_bits_payload_addr_block),
    .io_in_0_bits_payload_client_xact_id(acqNet_io_in_0_bits_payload_client_xact_id),
    .io_in_0_bits_payload_addr_beat(acqNet_io_in_0_bits_payload_addr_beat),
    .io_in_0_bits_payload_is_builtin_type(acqNet_io_in_0_bits_payload_is_builtin_type),
    .io_in_0_bits_payload_a_type(acqNet_io_in_0_bits_payload_a_type),
    .io_in_0_bits_payload_union(acqNet_io_in_0_bits_payload_union),
    .io_in_0_bits_payload_data(acqNet_io_in_0_bits_payload_data),
    .io_in_1_ready(acqNet_io_in_1_ready),
    .io_in_1_valid(acqNet_io_in_1_valid),
    .io_in_1_bits_header_src(acqNet_io_in_1_bits_header_src),
    .io_in_1_bits_header_dst(acqNet_io_in_1_bits_header_dst),
    .io_in_1_bits_payload_addr_block(acqNet_io_in_1_bits_payload_addr_block),
    .io_in_1_bits_payload_client_xact_id(acqNet_io_in_1_bits_payload_client_xact_id),
    .io_in_1_bits_payload_addr_beat(acqNet_io_in_1_bits_payload_addr_beat),
    .io_in_1_bits_payload_is_builtin_type(acqNet_io_in_1_bits_payload_is_builtin_type),
    .io_in_1_bits_payload_a_type(acqNet_io_in_1_bits_payload_a_type),
    .io_in_1_bits_payload_union(acqNet_io_in_1_bits_payload_union),
    .io_in_1_bits_payload_data(acqNet_io_in_1_bits_payload_data),
    .io_in_2_ready(acqNet_io_in_2_ready),
    .io_in_2_valid(acqNet_io_in_2_valid),
    .io_in_2_bits_header_src(acqNet_io_in_2_bits_header_src),
    .io_in_2_bits_header_dst(acqNet_io_in_2_bits_header_dst),
    .io_in_2_bits_payload_addr_block(acqNet_io_in_2_bits_payload_addr_block),
    .io_in_2_bits_payload_client_xact_id(acqNet_io_in_2_bits_payload_client_xact_id),
    .io_in_2_bits_payload_addr_beat(acqNet_io_in_2_bits_payload_addr_beat),
    .io_in_2_bits_payload_is_builtin_type(acqNet_io_in_2_bits_payload_is_builtin_type),
    .io_in_2_bits_payload_a_type(acqNet_io_in_2_bits_payload_a_type),
    .io_in_2_bits_payload_union(acqNet_io_in_2_bits_payload_union),
    .io_in_2_bits_payload_data(acqNet_io_in_2_bits_payload_data),
    .io_in_3_ready(acqNet_io_in_3_ready),
    .io_in_3_valid(acqNet_io_in_3_valid),
    .io_in_3_bits_header_src(acqNet_io_in_3_bits_header_src),
    .io_in_3_bits_header_dst(acqNet_io_in_3_bits_header_dst),
    .io_in_3_bits_payload_addr_block(acqNet_io_in_3_bits_payload_addr_block),
    .io_in_3_bits_payload_client_xact_id(acqNet_io_in_3_bits_payload_client_xact_id),
    .io_in_3_bits_payload_addr_beat(acqNet_io_in_3_bits_payload_addr_beat),
    .io_in_3_bits_payload_is_builtin_type(acqNet_io_in_3_bits_payload_is_builtin_type),
    .io_in_3_bits_payload_a_type(acqNet_io_in_3_bits_payload_a_type),
    .io_in_3_bits_payload_union(acqNet_io_in_3_bits_payload_union),
    .io_in_3_bits_payload_data(acqNet_io_in_3_bits_payload_data),
    .io_out_0_ready(acqNet_io_out_0_ready),
    .io_out_0_valid(acqNet_io_out_0_valid),
    .io_out_0_bits_header_src(acqNet_io_out_0_bits_header_src),
    .io_out_0_bits_header_dst(acqNet_io_out_0_bits_header_dst),
    .io_out_0_bits_payload_addr_block(acqNet_io_out_0_bits_payload_addr_block),
    .io_out_0_bits_payload_client_xact_id(acqNet_io_out_0_bits_payload_client_xact_id),
    .io_out_0_bits_payload_addr_beat(acqNet_io_out_0_bits_payload_addr_beat),
    .io_out_0_bits_payload_is_builtin_type(acqNet_io_out_0_bits_payload_is_builtin_type),
    .io_out_0_bits_payload_a_type(acqNet_io_out_0_bits_payload_a_type),
    .io_out_0_bits_payload_union(acqNet_io_out_0_bits_payload_union),
    .io_out_0_bits_payload_data(acqNet_io_out_0_bits_payload_data),
    .io_out_1_ready(acqNet_io_out_1_ready),
    .io_out_1_valid(acqNet_io_out_1_valid),
    .io_out_1_bits_header_src(acqNet_io_out_1_bits_header_src),
    .io_out_1_bits_header_dst(acqNet_io_out_1_bits_header_dst),
    .io_out_1_bits_payload_addr_block(acqNet_io_out_1_bits_payload_addr_block),
    .io_out_1_bits_payload_client_xact_id(acqNet_io_out_1_bits_payload_client_xact_id),
    .io_out_1_bits_payload_addr_beat(acqNet_io_out_1_bits_payload_addr_beat),
    .io_out_1_bits_payload_is_builtin_type(acqNet_io_out_1_bits_payload_is_builtin_type),
    .io_out_1_bits_payload_a_type(acqNet_io_out_1_bits_payload_a_type),
    .io_out_1_bits_payload_union(acqNet_io_out_1_bits_payload_union),
    .io_out_1_bits_payload_data(acqNet_io_out_1_bits_payload_data),
    .io_out_2_ready(acqNet_io_out_2_ready),
    .io_out_2_valid(acqNet_io_out_2_valid),
    .io_out_2_bits_header_src(acqNet_io_out_2_bits_header_src),
    .io_out_2_bits_header_dst(acqNet_io_out_2_bits_header_dst),
    .io_out_2_bits_payload_addr_block(acqNet_io_out_2_bits_payload_addr_block),
    .io_out_2_bits_payload_client_xact_id(acqNet_io_out_2_bits_payload_client_xact_id),
    .io_out_2_bits_payload_addr_beat(acqNet_io_out_2_bits_payload_addr_beat),
    .io_out_2_bits_payload_is_builtin_type(acqNet_io_out_2_bits_payload_is_builtin_type),
    .io_out_2_bits_payload_a_type(acqNet_io_out_2_bits_payload_a_type),
    .io_out_2_bits_payload_union(acqNet_io_out_2_bits_payload_union),
    .io_out_2_bits_payload_data(acqNet_io_out_2_bits_payload_data),
    .io_out_3_ready(acqNet_io_out_3_ready),
    .io_out_3_valid(acqNet_io_out_3_valid),
    .io_out_3_bits_header_src(acqNet_io_out_3_bits_header_src),
    .io_out_3_bits_header_dst(acqNet_io_out_3_bits_header_dst),
    .io_out_3_bits_payload_addr_block(acqNet_io_out_3_bits_payload_addr_block),
    .io_out_3_bits_payload_client_xact_id(acqNet_io_out_3_bits_payload_client_xact_id),
    .io_out_3_bits_payload_addr_beat(acqNet_io_out_3_bits_payload_addr_beat),
    .io_out_3_bits_payload_is_builtin_type(acqNet_io_out_3_bits_payload_is_builtin_type),
    .io_out_3_bits_payload_a_type(acqNet_io_out_3_bits_payload_a_type),
    .io_out_3_bits_payload_union(acqNet_io_out_3_bits_payload_union),
    .io_out_3_bits_payload_data(acqNet_io_out_3_bits_payload_data)
  );
  BasicBus_1 relNet (
    .clk(relNet_clk),
    .reset(relNet_reset),
    .io_in_0_ready(relNet_io_in_0_ready),
    .io_in_0_valid(relNet_io_in_0_valid),
    .io_in_0_bits_header_src(relNet_io_in_0_bits_header_src),
    .io_in_0_bits_header_dst(relNet_io_in_0_bits_header_dst),
    .io_in_0_bits_payload_addr_beat(relNet_io_in_0_bits_payload_addr_beat),
    .io_in_0_bits_payload_addr_block(relNet_io_in_0_bits_payload_addr_block),
    .io_in_0_bits_payload_client_xact_id(relNet_io_in_0_bits_payload_client_xact_id),
    .io_in_0_bits_payload_voluntary(relNet_io_in_0_bits_payload_voluntary),
    .io_in_0_bits_payload_r_type(relNet_io_in_0_bits_payload_r_type),
    .io_in_0_bits_payload_data(relNet_io_in_0_bits_payload_data),
    .io_in_1_ready(relNet_io_in_1_ready),
    .io_in_1_valid(relNet_io_in_1_valid),
    .io_in_1_bits_header_src(relNet_io_in_1_bits_header_src),
    .io_in_1_bits_header_dst(relNet_io_in_1_bits_header_dst),
    .io_in_1_bits_payload_addr_beat(relNet_io_in_1_bits_payload_addr_beat),
    .io_in_1_bits_payload_addr_block(relNet_io_in_1_bits_payload_addr_block),
    .io_in_1_bits_payload_client_xact_id(relNet_io_in_1_bits_payload_client_xact_id),
    .io_in_1_bits_payload_voluntary(relNet_io_in_1_bits_payload_voluntary),
    .io_in_1_bits_payload_r_type(relNet_io_in_1_bits_payload_r_type),
    .io_in_1_bits_payload_data(relNet_io_in_1_bits_payload_data),
    .io_in_2_ready(relNet_io_in_2_ready),
    .io_in_2_valid(relNet_io_in_2_valid),
    .io_in_2_bits_header_src(relNet_io_in_2_bits_header_src),
    .io_in_2_bits_header_dst(relNet_io_in_2_bits_header_dst),
    .io_in_2_bits_payload_addr_beat(relNet_io_in_2_bits_payload_addr_beat),
    .io_in_2_bits_payload_addr_block(relNet_io_in_2_bits_payload_addr_block),
    .io_in_2_bits_payload_client_xact_id(relNet_io_in_2_bits_payload_client_xact_id),
    .io_in_2_bits_payload_voluntary(relNet_io_in_2_bits_payload_voluntary),
    .io_in_2_bits_payload_r_type(relNet_io_in_2_bits_payload_r_type),
    .io_in_2_bits_payload_data(relNet_io_in_2_bits_payload_data),
    .io_in_3_ready(relNet_io_in_3_ready),
    .io_in_3_valid(relNet_io_in_3_valid),
    .io_in_3_bits_header_src(relNet_io_in_3_bits_header_src),
    .io_in_3_bits_header_dst(relNet_io_in_3_bits_header_dst),
    .io_in_3_bits_payload_addr_beat(relNet_io_in_3_bits_payload_addr_beat),
    .io_in_3_bits_payload_addr_block(relNet_io_in_3_bits_payload_addr_block),
    .io_in_3_bits_payload_client_xact_id(relNet_io_in_3_bits_payload_client_xact_id),
    .io_in_3_bits_payload_voluntary(relNet_io_in_3_bits_payload_voluntary),
    .io_in_3_bits_payload_r_type(relNet_io_in_3_bits_payload_r_type),
    .io_in_3_bits_payload_data(relNet_io_in_3_bits_payload_data),
    .io_out_0_ready(relNet_io_out_0_ready),
    .io_out_0_valid(relNet_io_out_0_valid),
    .io_out_0_bits_header_src(relNet_io_out_0_bits_header_src),
    .io_out_0_bits_header_dst(relNet_io_out_0_bits_header_dst),
    .io_out_0_bits_payload_addr_beat(relNet_io_out_0_bits_payload_addr_beat),
    .io_out_0_bits_payload_addr_block(relNet_io_out_0_bits_payload_addr_block),
    .io_out_0_bits_payload_client_xact_id(relNet_io_out_0_bits_payload_client_xact_id),
    .io_out_0_bits_payload_voluntary(relNet_io_out_0_bits_payload_voluntary),
    .io_out_0_bits_payload_r_type(relNet_io_out_0_bits_payload_r_type),
    .io_out_0_bits_payload_data(relNet_io_out_0_bits_payload_data),
    .io_out_1_ready(relNet_io_out_1_ready),
    .io_out_1_valid(relNet_io_out_1_valid),
    .io_out_1_bits_header_src(relNet_io_out_1_bits_header_src),
    .io_out_1_bits_header_dst(relNet_io_out_1_bits_header_dst),
    .io_out_1_bits_payload_addr_beat(relNet_io_out_1_bits_payload_addr_beat),
    .io_out_1_bits_payload_addr_block(relNet_io_out_1_bits_payload_addr_block),
    .io_out_1_bits_payload_client_xact_id(relNet_io_out_1_bits_payload_client_xact_id),
    .io_out_1_bits_payload_voluntary(relNet_io_out_1_bits_payload_voluntary),
    .io_out_1_bits_payload_r_type(relNet_io_out_1_bits_payload_r_type),
    .io_out_1_bits_payload_data(relNet_io_out_1_bits_payload_data),
    .io_out_2_ready(relNet_io_out_2_ready),
    .io_out_2_valid(relNet_io_out_2_valid),
    .io_out_2_bits_header_src(relNet_io_out_2_bits_header_src),
    .io_out_2_bits_header_dst(relNet_io_out_2_bits_header_dst),
    .io_out_2_bits_payload_addr_beat(relNet_io_out_2_bits_payload_addr_beat),
    .io_out_2_bits_payload_addr_block(relNet_io_out_2_bits_payload_addr_block),
    .io_out_2_bits_payload_client_xact_id(relNet_io_out_2_bits_payload_client_xact_id),
    .io_out_2_bits_payload_voluntary(relNet_io_out_2_bits_payload_voluntary),
    .io_out_2_bits_payload_r_type(relNet_io_out_2_bits_payload_r_type),
    .io_out_2_bits_payload_data(relNet_io_out_2_bits_payload_data),
    .io_out_3_ready(relNet_io_out_3_ready),
    .io_out_3_valid(relNet_io_out_3_valid),
    .io_out_3_bits_header_src(relNet_io_out_3_bits_header_src),
    .io_out_3_bits_header_dst(relNet_io_out_3_bits_header_dst),
    .io_out_3_bits_payload_addr_beat(relNet_io_out_3_bits_payload_addr_beat),
    .io_out_3_bits_payload_addr_block(relNet_io_out_3_bits_payload_addr_block),
    .io_out_3_bits_payload_client_xact_id(relNet_io_out_3_bits_payload_client_xact_id),
    .io_out_3_bits_payload_voluntary(relNet_io_out_3_bits_payload_voluntary),
    .io_out_3_bits_payload_r_type(relNet_io_out_3_bits_payload_r_type),
    .io_out_3_bits_payload_data(relNet_io_out_3_bits_payload_data)
  );
  BasicBus_2 prbNet (
    .clk(prbNet_clk),
    .reset(prbNet_reset),
    .io_in_0_ready(prbNet_io_in_0_ready),
    .io_in_0_valid(prbNet_io_in_0_valid),
    .io_in_0_bits_header_src(prbNet_io_in_0_bits_header_src),
    .io_in_0_bits_header_dst(prbNet_io_in_0_bits_header_dst),
    .io_in_0_bits_payload_addr_block(prbNet_io_in_0_bits_payload_addr_block),
    .io_in_0_bits_payload_p_type(prbNet_io_in_0_bits_payload_p_type),
    .io_in_1_ready(prbNet_io_in_1_ready),
    .io_in_1_valid(prbNet_io_in_1_valid),
    .io_in_1_bits_header_src(prbNet_io_in_1_bits_header_src),
    .io_in_1_bits_header_dst(prbNet_io_in_1_bits_header_dst),
    .io_in_1_bits_payload_addr_block(prbNet_io_in_1_bits_payload_addr_block),
    .io_in_1_bits_payload_p_type(prbNet_io_in_1_bits_payload_p_type),
    .io_in_2_ready(prbNet_io_in_2_ready),
    .io_in_2_valid(prbNet_io_in_2_valid),
    .io_in_2_bits_header_src(prbNet_io_in_2_bits_header_src),
    .io_in_2_bits_header_dst(prbNet_io_in_2_bits_header_dst),
    .io_in_2_bits_payload_addr_block(prbNet_io_in_2_bits_payload_addr_block),
    .io_in_2_bits_payload_p_type(prbNet_io_in_2_bits_payload_p_type),
    .io_in_3_ready(prbNet_io_in_3_ready),
    .io_in_3_valid(prbNet_io_in_3_valid),
    .io_in_3_bits_header_src(prbNet_io_in_3_bits_header_src),
    .io_in_3_bits_header_dst(prbNet_io_in_3_bits_header_dst),
    .io_in_3_bits_payload_addr_block(prbNet_io_in_3_bits_payload_addr_block),
    .io_in_3_bits_payload_p_type(prbNet_io_in_3_bits_payload_p_type),
    .io_out_0_ready(prbNet_io_out_0_ready),
    .io_out_0_valid(prbNet_io_out_0_valid),
    .io_out_0_bits_header_src(prbNet_io_out_0_bits_header_src),
    .io_out_0_bits_header_dst(prbNet_io_out_0_bits_header_dst),
    .io_out_0_bits_payload_addr_block(prbNet_io_out_0_bits_payload_addr_block),
    .io_out_0_bits_payload_p_type(prbNet_io_out_0_bits_payload_p_type),
    .io_out_1_ready(prbNet_io_out_1_ready),
    .io_out_1_valid(prbNet_io_out_1_valid),
    .io_out_1_bits_header_src(prbNet_io_out_1_bits_header_src),
    .io_out_1_bits_header_dst(prbNet_io_out_1_bits_header_dst),
    .io_out_1_bits_payload_addr_block(prbNet_io_out_1_bits_payload_addr_block),
    .io_out_1_bits_payload_p_type(prbNet_io_out_1_bits_payload_p_type),
    .io_out_2_ready(prbNet_io_out_2_ready),
    .io_out_2_valid(prbNet_io_out_2_valid),
    .io_out_2_bits_header_src(prbNet_io_out_2_bits_header_src),
    .io_out_2_bits_header_dst(prbNet_io_out_2_bits_header_dst),
    .io_out_2_bits_payload_addr_block(prbNet_io_out_2_bits_payload_addr_block),
    .io_out_2_bits_payload_p_type(prbNet_io_out_2_bits_payload_p_type),
    .io_out_3_ready(prbNet_io_out_3_ready),
    .io_out_3_valid(prbNet_io_out_3_valid),
    .io_out_3_bits_header_src(prbNet_io_out_3_bits_header_src),
    .io_out_3_bits_header_dst(prbNet_io_out_3_bits_header_dst),
    .io_out_3_bits_payload_addr_block(prbNet_io_out_3_bits_payload_addr_block),
    .io_out_3_bits_payload_p_type(prbNet_io_out_3_bits_payload_p_type)
  );
  BasicBus_3 gntNet (
    .clk(gntNet_clk),
    .reset(gntNet_reset),
    .io_in_0_ready(gntNet_io_in_0_ready),
    .io_in_0_valid(gntNet_io_in_0_valid),
    .io_in_0_bits_header_src(gntNet_io_in_0_bits_header_src),
    .io_in_0_bits_header_dst(gntNet_io_in_0_bits_header_dst),
    .io_in_0_bits_payload_addr_beat(gntNet_io_in_0_bits_payload_addr_beat),
    .io_in_0_bits_payload_client_xact_id(gntNet_io_in_0_bits_payload_client_xact_id),
    .io_in_0_bits_payload_manager_xact_id(gntNet_io_in_0_bits_payload_manager_xact_id),
    .io_in_0_bits_payload_is_builtin_type(gntNet_io_in_0_bits_payload_is_builtin_type),
    .io_in_0_bits_payload_g_type(gntNet_io_in_0_bits_payload_g_type),
    .io_in_0_bits_payload_data(gntNet_io_in_0_bits_payload_data),
    .io_in_1_ready(gntNet_io_in_1_ready),
    .io_in_1_valid(gntNet_io_in_1_valid),
    .io_in_1_bits_header_src(gntNet_io_in_1_bits_header_src),
    .io_in_1_bits_header_dst(gntNet_io_in_1_bits_header_dst),
    .io_in_1_bits_payload_addr_beat(gntNet_io_in_1_bits_payload_addr_beat),
    .io_in_1_bits_payload_client_xact_id(gntNet_io_in_1_bits_payload_client_xact_id),
    .io_in_1_bits_payload_manager_xact_id(gntNet_io_in_1_bits_payload_manager_xact_id),
    .io_in_1_bits_payload_is_builtin_type(gntNet_io_in_1_bits_payload_is_builtin_type),
    .io_in_1_bits_payload_g_type(gntNet_io_in_1_bits_payload_g_type),
    .io_in_1_bits_payload_data(gntNet_io_in_1_bits_payload_data),
    .io_in_2_ready(gntNet_io_in_2_ready),
    .io_in_2_valid(gntNet_io_in_2_valid),
    .io_in_2_bits_header_src(gntNet_io_in_2_bits_header_src),
    .io_in_2_bits_header_dst(gntNet_io_in_2_bits_header_dst),
    .io_in_2_bits_payload_addr_beat(gntNet_io_in_2_bits_payload_addr_beat),
    .io_in_2_bits_payload_client_xact_id(gntNet_io_in_2_bits_payload_client_xact_id),
    .io_in_2_bits_payload_manager_xact_id(gntNet_io_in_2_bits_payload_manager_xact_id),
    .io_in_2_bits_payload_is_builtin_type(gntNet_io_in_2_bits_payload_is_builtin_type),
    .io_in_2_bits_payload_g_type(gntNet_io_in_2_bits_payload_g_type),
    .io_in_2_bits_payload_data(gntNet_io_in_2_bits_payload_data),
    .io_in_3_ready(gntNet_io_in_3_ready),
    .io_in_3_valid(gntNet_io_in_3_valid),
    .io_in_3_bits_header_src(gntNet_io_in_3_bits_header_src),
    .io_in_3_bits_header_dst(gntNet_io_in_3_bits_header_dst),
    .io_in_3_bits_payload_addr_beat(gntNet_io_in_3_bits_payload_addr_beat),
    .io_in_3_bits_payload_client_xact_id(gntNet_io_in_3_bits_payload_client_xact_id),
    .io_in_3_bits_payload_manager_xact_id(gntNet_io_in_3_bits_payload_manager_xact_id),
    .io_in_3_bits_payload_is_builtin_type(gntNet_io_in_3_bits_payload_is_builtin_type),
    .io_in_3_bits_payload_g_type(gntNet_io_in_3_bits_payload_g_type),
    .io_in_3_bits_payload_data(gntNet_io_in_3_bits_payload_data),
    .io_out_0_ready(gntNet_io_out_0_ready),
    .io_out_0_valid(gntNet_io_out_0_valid),
    .io_out_0_bits_header_src(gntNet_io_out_0_bits_header_src),
    .io_out_0_bits_header_dst(gntNet_io_out_0_bits_header_dst),
    .io_out_0_bits_payload_addr_beat(gntNet_io_out_0_bits_payload_addr_beat),
    .io_out_0_bits_payload_client_xact_id(gntNet_io_out_0_bits_payload_client_xact_id),
    .io_out_0_bits_payload_manager_xact_id(gntNet_io_out_0_bits_payload_manager_xact_id),
    .io_out_0_bits_payload_is_builtin_type(gntNet_io_out_0_bits_payload_is_builtin_type),
    .io_out_0_bits_payload_g_type(gntNet_io_out_0_bits_payload_g_type),
    .io_out_0_bits_payload_data(gntNet_io_out_0_bits_payload_data),
    .io_out_1_ready(gntNet_io_out_1_ready),
    .io_out_1_valid(gntNet_io_out_1_valid),
    .io_out_1_bits_header_src(gntNet_io_out_1_bits_header_src),
    .io_out_1_bits_header_dst(gntNet_io_out_1_bits_header_dst),
    .io_out_1_bits_payload_addr_beat(gntNet_io_out_1_bits_payload_addr_beat),
    .io_out_1_bits_payload_client_xact_id(gntNet_io_out_1_bits_payload_client_xact_id),
    .io_out_1_bits_payload_manager_xact_id(gntNet_io_out_1_bits_payload_manager_xact_id),
    .io_out_1_bits_payload_is_builtin_type(gntNet_io_out_1_bits_payload_is_builtin_type),
    .io_out_1_bits_payload_g_type(gntNet_io_out_1_bits_payload_g_type),
    .io_out_1_bits_payload_data(gntNet_io_out_1_bits_payload_data),
    .io_out_2_ready(gntNet_io_out_2_ready),
    .io_out_2_valid(gntNet_io_out_2_valid),
    .io_out_2_bits_header_src(gntNet_io_out_2_bits_header_src),
    .io_out_2_bits_header_dst(gntNet_io_out_2_bits_header_dst),
    .io_out_2_bits_payload_addr_beat(gntNet_io_out_2_bits_payload_addr_beat),
    .io_out_2_bits_payload_client_xact_id(gntNet_io_out_2_bits_payload_client_xact_id),
    .io_out_2_bits_payload_manager_xact_id(gntNet_io_out_2_bits_payload_manager_xact_id),
    .io_out_2_bits_payload_is_builtin_type(gntNet_io_out_2_bits_payload_is_builtin_type),
    .io_out_2_bits_payload_g_type(gntNet_io_out_2_bits_payload_g_type),
    .io_out_2_bits_payload_data(gntNet_io_out_2_bits_payload_data),
    .io_out_3_ready(gntNet_io_out_3_ready),
    .io_out_3_valid(gntNet_io_out_3_valid),
    .io_out_3_bits_header_src(gntNet_io_out_3_bits_header_src),
    .io_out_3_bits_header_dst(gntNet_io_out_3_bits_header_dst),
    .io_out_3_bits_payload_addr_beat(gntNet_io_out_3_bits_payload_addr_beat),
    .io_out_3_bits_payload_client_xact_id(gntNet_io_out_3_bits_payload_client_xact_id),
    .io_out_3_bits_payload_manager_xact_id(gntNet_io_out_3_bits_payload_manager_xact_id),
    .io_out_3_bits_payload_is_builtin_type(gntNet_io_out_3_bits_payload_is_builtin_type),
    .io_out_3_bits_payload_g_type(gntNet_io_out_3_bits_payload_g_type),
    .io_out_3_bits_payload_data(gntNet_io_out_3_bits_payload_data)
  );
  BasicBus_4 ackNet (
    .clk(ackNet_clk),
    .reset(ackNet_reset),
    .io_in_0_ready(ackNet_io_in_0_ready),
    .io_in_0_valid(ackNet_io_in_0_valid),
    .io_in_0_bits_header_src(ackNet_io_in_0_bits_header_src),
    .io_in_0_bits_header_dst(ackNet_io_in_0_bits_header_dst),
    .io_in_0_bits_payload_manager_xact_id(ackNet_io_in_0_bits_payload_manager_xact_id),
    .io_in_1_ready(ackNet_io_in_1_ready),
    .io_in_1_valid(ackNet_io_in_1_valid),
    .io_in_1_bits_header_src(ackNet_io_in_1_bits_header_src),
    .io_in_1_bits_header_dst(ackNet_io_in_1_bits_header_dst),
    .io_in_1_bits_payload_manager_xact_id(ackNet_io_in_1_bits_payload_manager_xact_id),
    .io_in_2_ready(ackNet_io_in_2_ready),
    .io_in_2_valid(ackNet_io_in_2_valid),
    .io_in_2_bits_header_src(ackNet_io_in_2_bits_header_src),
    .io_in_2_bits_header_dst(ackNet_io_in_2_bits_header_dst),
    .io_in_2_bits_payload_manager_xact_id(ackNet_io_in_2_bits_payload_manager_xact_id),
    .io_in_3_ready(ackNet_io_in_3_ready),
    .io_in_3_valid(ackNet_io_in_3_valid),
    .io_in_3_bits_header_src(ackNet_io_in_3_bits_header_src),
    .io_in_3_bits_header_dst(ackNet_io_in_3_bits_header_dst),
    .io_in_3_bits_payload_manager_xact_id(ackNet_io_in_3_bits_payload_manager_xact_id),
    .io_out_0_ready(ackNet_io_out_0_ready),
    .io_out_0_valid(ackNet_io_out_0_valid),
    .io_out_0_bits_header_src(ackNet_io_out_0_bits_header_src),
    .io_out_0_bits_header_dst(ackNet_io_out_0_bits_header_dst),
    .io_out_0_bits_payload_manager_xact_id(ackNet_io_out_0_bits_payload_manager_xact_id),
    .io_out_1_ready(ackNet_io_out_1_ready),
    .io_out_1_valid(ackNet_io_out_1_valid),
    .io_out_1_bits_header_src(ackNet_io_out_1_bits_header_src),
    .io_out_1_bits_header_dst(ackNet_io_out_1_bits_header_dst),
    .io_out_1_bits_payload_manager_xact_id(ackNet_io_out_1_bits_payload_manager_xact_id),
    .io_out_2_ready(ackNet_io_out_2_ready),
    .io_out_2_valid(ackNet_io_out_2_valid),
    .io_out_2_bits_header_src(ackNet_io_out_2_bits_header_src),
    .io_out_2_bits_header_dst(ackNet_io_out_2_bits_header_dst),
    .io_out_2_bits_payload_manager_xact_id(ackNet_io_out_2_bits_payload_manager_xact_id),
    .io_out_3_ready(ackNet_io_out_3_ready),
    .io_out_3_valid(ackNet_io_out_3_valid),
    .io_out_3_bits_header_src(ackNet_io_out_3_bits_header_src),
    .io_out_3_bits_header_dst(ackNet_io_out_3_bits_header_dst),
    .io_out_3_bits_payload_manager_xact_id(ackNet_io_out_3_bits_payload_manager_xact_id)
  );
  assign io_clients_cached_0_acquire_ready = ClientTileLinkNetworkPort_1_io_client_acquire_ready;
  assign io_clients_cached_0_probe_valid = ClientTileLinkNetworkPort_1_io_client_probe_valid;
  assign io_clients_cached_0_probe_bits_addr_block = ClientTileLinkNetworkPort_1_io_client_probe_bits_addr_block;
  assign io_clients_cached_0_probe_bits_p_type = ClientTileLinkNetworkPort_1_io_client_probe_bits_p_type;
  assign io_clients_cached_0_release_ready = ClientTileLinkNetworkPort_1_io_client_release_ready;
  assign io_clients_cached_0_grant_valid = ClientTileLinkNetworkPort_1_io_client_grant_valid;
  assign io_clients_cached_0_grant_bits_addr_beat = ClientTileLinkNetworkPort_1_io_client_grant_bits_addr_beat;
  assign io_clients_cached_0_grant_bits_client_xact_id = ClientTileLinkNetworkPort_1_io_client_grant_bits_client_xact_id;
  assign io_clients_cached_0_grant_bits_manager_xact_id = ClientTileLinkNetworkPort_1_io_client_grant_bits_manager_xact_id;
  assign io_clients_cached_0_grant_bits_is_builtin_type = ClientTileLinkNetworkPort_1_io_client_grant_bits_is_builtin_type;
  assign io_clients_cached_0_grant_bits_g_type = ClientTileLinkNetworkPort_1_io_client_grant_bits_g_type;
  assign io_clients_cached_0_grant_bits_data = ClientTileLinkNetworkPort_1_io_client_grant_bits_data;
  assign io_clients_cached_0_grant_bits_manager_id = ClientTileLinkNetworkPort_1_io_client_grant_bits_manager_id;
  assign io_clients_cached_0_finish_ready = ClientTileLinkNetworkPort_1_io_client_finish_ready;
  assign io_clients_uncached_0_acquire_ready = ClientUncachedTileLinkNetworkPort_1_io_client_acquire_ready;
  assign io_clients_uncached_0_grant_valid = ClientUncachedTileLinkNetworkPort_1_io_client_grant_valid;
  assign io_clients_uncached_0_grant_bits_addr_beat = ClientUncachedTileLinkNetworkPort_1_io_client_grant_bits_addr_beat;
  assign io_clients_uncached_0_grant_bits_client_xact_id = ClientUncachedTileLinkNetworkPort_1_io_client_grant_bits_client_xact_id;
  assign io_clients_uncached_0_grant_bits_manager_xact_id = ClientUncachedTileLinkNetworkPort_1_io_client_grant_bits_manager_xact_id;
  assign io_clients_uncached_0_grant_bits_is_builtin_type = ClientUncachedTileLinkNetworkPort_1_io_client_grant_bits_is_builtin_type;
  assign io_clients_uncached_0_grant_bits_g_type = ClientUncachedTileLinkNetworkPort_1_io_client_grant_bits_g_type;
  assign io_clients_uncached_0_grant_bits_data = ClientUncachedTileLinkNetworkPort_1_io_client_grant_bits_data;
  assign io_managers_0_acquire_valid = ManagerTileLinkNetworkPort_2_io_manager_acquire_valid;
  assign io_managers_0_acquire_bits_addr_block = ManagerTileLinkNetworkPort_2_io_manager_acquire_bits_addr_block;
  assign io_managers_0_acquire_bits_client_xact_id = ManagerTileLinkNetworkPort_2_io_manager_acquire_bits_client_xact_id;
  assign io_managers_0_acquire_bits_addr_beat = ManagerTileLinkNetworkPort_2_io_manager_acquire_bits_addr_beat;
  assign io_managers_0_acquire_bits_is_builtin_type = ManagerTileLinkNetworkPort_2_io_manager_acquire_bits_is_builtin_type;
  assign io_managers_0_acquire_bits_a_type = ManagerTileLinkNetworkPort_2_io_manager_acquire_bits_a_type;
  assign io_managers_0_acquire_bits_union = ManagerTileLinkNetworkPort_2_io_manager_acquire_bits_union;
  assign io_managers_0_acquire_bits_data = ManagerTileLinkNetworkPort_2_io_manager_acquire_bits_data;
  assign io_managers_0_acquire_bits_client_id = ManagerTileLinkNetworkPort_2_io_manager_acquire_bits_client_id;
  assign io_managers_0_grant_ready = ManagerTileLinkNetworkPort_2_io_manager_grant_ready;
  assign io_managers_0_finish_valid = ManagerTileLinkNetworkPort_2_io_manager_finish_valid;
  assign io_managers_0_finish_bits_manager_xact_id = ManagerTileLinkNetworkPort_2_io_manager_finish_bits_manager_xact_id;
  assign io_managers_0_probe_ready = ManagerTileLinkNetworkPort_2_io_manager_probe_ready;
  assign io_managers_0_release_valid = ManagerTileLinkNetworkPort_2_io_manager_release_valid;
  assign io_managers_0_release_bits_addr_beat = ManagerTileLinkNetworkPort_2_io_manager_release_bits_addr_beat;
  assign io_managers_0_release_bits_addr_block = ManagerTileLinkNetworkPort_2_io_manager_release_bits_addr_block;
  assign io_managers_0_release_bits_client_xact_id = ManagerTileLinkNetworkPort_2_io_manager_release_bits_client_xact_id;
  assign io_managers_0_release_bits_voluntary = ManagerTileLinkNetworkPort_2_io_manager_release_bits_voluntary;
  assign io_managers_0_release_bits_r_type = ManagerTileLinkNetworkPort_2_io_manager_release_bits_r_type;
  assign io_managers_0_release_bits_data = ManagerTileLinkNetworkPort_2_io_manager_release_bits_data;
  assign io_managers_0_release_bits_client_id = ManagerTileLinkNetworkPort_2_io_manager_release_bits_client_id;
  assign io_managers_1_acquire_valid = ManagerTileLinkNetworkPort_1_1_io_manager_acquire_valid;
  assign io_managers_1_acquire_bits_addr_block = ManagerTileLinkNetworkPort_1_1_io_manager_acquire_bits_addr_block;
  assign io_managers_1_acquire_bits_client_xact_id = ManagerTileLinkNetworkPort_1_1_io_manager_acquire_bits_client_xact_id;
  assign io_managers_1_acquire_bits_addr_beat = ManagerTileLinkNetworkPort_1_1_io_manager_acquire_bits_addr_beat;
  assign io_managers_1_acquire_bits_is_builtin_type = ManagerTileLinkNetworkPort_1_1_io_manager_acquire_bits_is_builtin_type;
  assign io_managers_1_acquire_bits_a_type = ManagerTileLinkNetworkPort_1_1_io_manager_acquire_bits_a_type;
  assign io_managers_1_acquire_bits_union = ManagerTileLinkNetworkPort_1_1_io_manager_acquire_bits_union;
  assign io_managers_1_acquire_bits_data = ManagerTileLinkNetworkPort_1_1_io_manager_acquire_bits_data;
  assign io_managers_1_acquire_bits_client_id = ManagerTileLinkNetworkPort_1_1_io_manager_acquire_bits_client_id;
  assign io_managers_1_grant_ready = ManagerTileLinkNetworkPort_1_1_io_manager_grant_ready;
  assign io_managers_1_finish_valid = ManagerTileLinkNetworkPort_1_1_io_manager_finish_valid;
  assign io_managers_1_finish_bits_manager_xact_id = ManagerTileLinkNetworkPort_1_1_io_manager_finish_bits_manager_xact_id;
  assign io_managers_1_probe_ready = ManagerTileLinkNetworkPort_1_1_io_manager_probe_ready;
  assign io_managers_1_release_valid = ManagerTileLinkNetworkPort_1_1_io_manager_release_valid;
  assign io_managers_1_release_bits_addr_beat = ManagerTileLinkNetworkPort_1_1_io_manager_release_bits_addr_beat;
  assign io_managers_1_release_bits_addr_block = ManagerTileLinkNetworkPort_1_1_io_manager_release_bits_addr_block;
  assign io_managers_1_release_bits_client_xact_id = ManagerTileLinkNetworkPort_1_1_io_manager_release_bits_client_xact_id;
  assign io_managers_1_release_bits_voluntary = ManagerTileLinkNetworkPort_1_1_io_manager_release_bits_voluntary;
  assign io_managers_1_release_bits_r_type = ManagerTileLinkNetworkPort_1_1_io_manager_release_bits_r_type;
  assign io_managers_1_release_bits_data = ManagerTileLinkNetworkPort_1_1_io_manager_release_bits_data;
  assign io_managers_1_release_bits_client_id = ManagerTileLinkNetworkPort_1_1_io_manager_release_bits_client_id;
  assign TileLinkEnqueuer_4_clk = clk;
  assign TileLinkEnqueuer_4_reset = reset;
  assign TileLinkEnqueuer_4_io_client_acquire_valid = ClientTileLinkNetworkPort_1_io_network_acquire_valid;
  assign TileLinkEnqueuer_4_io_client_acquire_bits_header_src = ClientTileLinkNetworkPort_1_io_network_acquire_bits_header_src;
  assign TileLinkEnqueuer_4_io_client_acquire_bits_header_dst = ClientTileLinkNetworkPort_1_io_network_acquire_bits_header_dst;
  assign TileLinkEnqueuer_4_io_client_acquire_bits_payload_addr_block = ClientTileLinkNetworkPort_1_io_network_acquire_bits_payload_addr_block;
  assign TileLinkEnqueuer_4_io_client_acquire_bits_payload_client_xact_id = ClientTileLinkNetworkPort_1_io_network_acquire_bits_payload_client_xact_id;
  assign TileLinkEnqueuer_4_io_client_acquire_bits_payload_addr_beat = ClientTileLinkNetworkPort_1_io_network_acquire_bits_payload_addr_beat;
  assign TileLinkEnqueuer_4_io_client_acquire_bits_payload_is_builtin_type = ClientTileLinkNetworkPort_1_io_network_acquire_bits_payload_is_builtin_type;
  assign TileLinkEnqueuer_4_io_client_acquire_bits_payload_a_type = ClientTileLinkNetworkPort_1_io_network_acquire_bits_payload_a_type;
  assign TileLinkEnqueuer_4_io_client_acquire_bits_payload_union = ClientTileLinkNetworkPort_1_io_network_acquire_bits_payload_union;
  assign TileLinkEnqueuer_4_io_client_acquire_bits_payload_data = ClientTileLinkNetworkPort_1_io_network_acquire_bits_payload_data;
  assign TileLinkEnqueuer_4_io_client_grant_ready = ClientTileLinkNetworkPort_1_io_network_grant_ready;
  assign TileLinkEnqueuer_4_io_client_finish_valid = ClientTileLinkNetworkPort_1_io_network_finish_valid;
  assign TileLinkEnqueuer_4_io_client_finish_bits_header_src = ClientTileLinkNetworkPort_1_io_network_finish_bits_header_src;
  assign TileLinkEnqueuer_4_io_client_finish_bits_header_dst = ClientTileLinkNetworkPort_1_io_network_finish_bits_header_dst;
  assign TileLinkEnqueuer_4_io_client_finish_bits_payload_manager_xact_id = ClientTileLinkNetworkPort_1_io_network_finish_bits_payload_manager_xact_id;
  assign TileLinkEnqueuer_4_io_client_probe_ready = ClientTileLinkNetworkPort_1_io_network_probe_ready;
  assign TileLinkEnqueuer_4_io_client_release_valid = ClientTileLinkNetworkPort_1_io_network_release_valid;
  assign TileLinkEnqueuer_4_io_client_release_bits_header_src = ClientTileLinkNetworkPort_1_io_network_release_bits_header_src;
  assign TileLinkEnqueuer_4_io_client_release_bits_header_dst = ClientTileLinkNetworkPort_1_io_network_release_bits_header_dst;
  assign TileLinkEnqueuer_4_io_client_release_bits_payload_addr_beat = ClientTileLinkNetworkPort_1_io_network_release_bits_payload_addr_beat;
  assign TileLinkEnqueuer_4_io_client_release_bits_payload_addr_block = ClientTileLinkNetworkPort_1_io_network_release_bits_payload_addr_block;
  assign TileLinkEnqueuer_4_io_client_release_bits_payload_client_xact_id = ClientTileLinkNetworkPort_1_io_network_release_bits_payload_client_xact_id;
  assign TileLinkEnqueuer_4_io_client_release_bits_payload_voluntary = ClientTileLinkNetworkPort_1_io_network_release_bits_payload_voluntary;
  assign TileLinkEnqueuer_4_io_client_release_bits_payload_r_type = ClientTileLinkNetworkPort_1_io_network_release_bits_payload_r_type;
  assign TileLinkEnqueuer_4_io_client_release_bits_payload_data = ClientTileLinkNetworkPort_1_io_network_release_bits_payload_data;
  assign TileLinkEnqueuer_4_io_manager_acquire_ready = T_15163_ready;
  assign TileLinkEnqueuer_4_io_manager_grant_valid = T_19366_valid;
  assign TileLinkEnqueuer_4_io_manager_grant_bits_header_src = T_19366_bits_header_src;
  assign TileLinkEnqueuer_4_io_manager_grant_bits_header_dst = T_19366_bits_header_dst;
  assign TileLinkEnqueuer_4_io_manager_grant_bits_payload_addr_beat = T_19366_bits_payload_addr_beat;
  assign TileLinkEnqueuer_4_io_manager_grant_bits_payload_client_xact_id = T_19366_bits_payload_client_xact_id;
  assign TileLinkEnqueuer_4_io_manager_grant_bits_payload_manager_xact_id = T_19366_bits_payload_manager_xact_id;
  assign TileLinkEnqueuer_4_io_manager_grant_bits_payload_is_builtin_type = T_19366_bits_payload_is_builtin_type;
  assign TileLinkEnqueuer_4_io_manager_grant_bits_payload_g_type = T_19366_bits_payload_g_type;
  assign TileLinkEnqueuer_4_io_manager_grant_bits_payload_data = T_19366_bits_payload_data;
  assign TileLinkEnqueuer_4_io_manager_finish_ready = T_21585_ready;
  assign TileLinkEnqueuer_4_io_manager_probe_valid = T_17754_valid;
  assign TileLinkEnqueuer_4_io_manager_probe_bits_header_src = T_17754_bits_header_src;
  assign TileLinkEnqueuer_4_io_manager_probe_bits_header_dst = T_17754_bits_header_dst;
  assign TileLinkEnqueuer_4_io_manager_probe_bits_payload_addr_block = T_17754_bits_payload_addr_block;
  assign TileLinkEnqueuer_4_io_manager_probe_bits_payload_p_type = T_17754_bits_payload_p_type;
  assign TileLinkEnqueuer_4_io_manager_release_ready = T_16810_ready;
  assign ClientTileLinkNetworkPort_1_clk = clk;
  assign ClientTileLinkNetworkPort_1_reset = reset;
  assign ClientTileLinkNetworkPort_1_io_client_acquire_valid = io_clients_cached_0_acquire_valid;
  assign ClientTileLinkNetworkPort_1_io_client_acquire_bits_addr_block = io_clients_cached_0_acquire_bits_addr_block;
  assign ClientTileLinkNetworkPort_1_io_client_acquire_bits_client_xact_id = io_clients_cached_0_acquire_bits_client_xact_id;
  assign ClientTileLinkNetworkPort_1_io_client_acquire_bits_addr_beat = io_clients_cached_0_acquire_bits_addr_beat;
  assign ClientTileLinkNetworkPort_1_io_client_acquire_bits_is_builtin_type = io_clients_cached_0_acquire_bits_is_builtin_type;
  assign ClientTileLinkNetworkPort_1_io_client_acquire_bits_a_type = io_clients_cached_0_acquire_bits_a_type;
  assign ClientTileLinkNetworkPort_1_io_client_acquire_bits_union = io_clients_cached_0_acquire_bits_union;
  assign ClientTileLinkNetworkPort_1_io_client_acquire_bits_data = io_clients_cached_0_acquire_bits_data;
  assign ClientTileLinkNetworkPort_1_io_client_probe_ready = io_clients_cached_0_probe_ready;
  assign ClientTileLinkNetworkPort_1_io_client_release_valid = io_clients_cached_0_release_valid;
  assign ClientTileLinkNetworkPort_1_io_client_release_bits_addr_beat = io_clients_cached_0_release_bits_addr_beat;
  assign ClientTileLinkNetworkPort_1_io_client_release_bits_addr_block = io_clients_cached_0_release_bits_addr_block;
  assign ClientTileLinkNetworkPort_1_io_client_release_bits_client_xact_id = io_clients_cached_0_release_bits_client_xact_id;
  assign ClientTileLinkNetworkPort_1_io_client_release_bits_voluntary = io_clients_cached_0_release_bits_voluntary;
  assign ClientTileLinkNetworkPort_1_io_client_release_bits_r_type = io_clients_cached_0_release_bits_r_type;
  assign ClientTileLinkNetworkPort_1_io_client_release_bits_data = io_clients_cached_0_release_bits_data;
  assign ClientTileLinkNetworkPort_1_io_client_grant_ready = io_clients_cached_0_grant_ready;
  assign ClientTileLinkNetworkPort_1_io_client_finish_valid = io_clients_cached_0_finish_valid;
  assign ClientTileLinkNetworkPort_1_io_client_finish_bits_manager_xact_id = io_clients_cached_0_finish_bits_manager_xact_id;
  assign ClientTileLinkNetworkPort_1_io_client_finish_bits_manager_id = io_clients_cached_0_finish_bits_manager_id;
  assign ClientTileLinkNetworkPort_1_io_network_acquire_ready = TileLinkEnqueuer_4_io_client_acquire_ready;
  assign ClientTileLinkNetworkPort_1_io_network_grant_valid = TileLinkEnqueuer_4_io_client_grant_valid;
  assign ClientTileLinkNetworkPort_1_io_network_grant_bits_header_src = TileLinkEnqueuer_4_io_client_grant_bits_header_src;
  assign ClientTileLinkNetworkPort_1_io_network_grant_bits_header_dst = TileLinkEnqueuer_4_io_client_grant_bits_header_dst;
  assign ClientTileLinkNetworkPort_1_io_network_grant_bits_payload_addr_beat = TileLinkEnqueuer_4_io_client_grant_bits_payload_addr_beat;
  assign ClientTileLinkNetworkPort_1_io_network_grant_bits_payload_client_xact_id = TileLinkEnqueuer_4_io_client_grant_bits_payload_client_xact_id;
  assign ClientTileLinkNetworkPort_1_io_network_grant_bits_payload_manager_xact_id = TileLinkEnqueuer_4_io_client_grant_bits_payload_manager_xact_id;
  assign ClientTileLinkNetworkPort_1_io_network_grant_bits_payload_is_builtin_type = TileLinkEnqueuer_4_io_client_grant_bits_payload_is_builtin_type;
  assign ClientTileLinkNetworkPort_1_io_network_grant_bits_payload_g_type = TileLinkEnqueuer_4_io_client_grant_bits_payload_g_type;
  assign ClientTileLinkNetworkPort_1_io_network_grant_bits_payload_data = TileLinkEnqueuer_4_io_client_grant_bits_payload_data;
  assign ClientTileLinkNetworkPort_1_io_network_finish_ready = TileLinkEnqueuer_4_io_client_finish_ready;
  assign ClientTileLinkNetworkPort_1_io_network_probe_valid = TileLinkEnqueuer_4_io_client_probe_valid;
  assign ClientTileLinkNetworkPort_1_io_network_probe_bits_header_src = TileLinkEnqueuer_4_io_client_probe_bits_header_src;
  assign ClientTileLinkNetworkPort_1_io_network_probe_bits_header_dst = TileLinkEnqueuer_4_io_client_probe_bits_header_dst;
  assign ClientTileLinkNetworkPort_1_io_network_probe_bits_payload_addr_block = TileLinkEnqueuer_4_io_client_probe_bits_payload_addr_block;
  assign ClientTileLinkNetworkPort_1_io_network_probe_bits_payload_p_type = TileLinkEnqueuer_4_io_client_probe_bits_payload_p_type;
  assign ClientTileLinkNetworkPort_1_io_network_release_ready = TileLinkEnqueuer_4_io_client_release_ready;
  assign TileLinkEnqueuer_1_1_clk = clk;
  assign TileLinkEnqueuer_1_1_reset = reset;
  assign TileLinkEnqueuer_1_1_io_client_acquire_valid = ClientUncachedTileLinkNetworkPort_1_io_network_acquire_valid;
  assign TileLinkEnqueuer_1_1_io_client_acquire_bits_header_src = ClientUncachedTileLinkNetworkPort_1_io_network_acquire_bits_header_src;
  assign TileLinkEnqueuer_1_1_io_client_acquire_bits_header_dst = ClientUncachedTileLinkNetworkPort_1_io_network_acquire_bits_header_dst;
  assign TileLinkEnqueuer_1_1_io_client_acquire_bits_payload_addr_block = ClientUncachedTileLinkNetworkPort_1_io_network_acquire_bits_payload_addr_block;
  assign TileLinkEnqueuer_1_1_io_client_acquire_bits_payload_client_xact_id = ClientUncachedTileLinkNetworkPort_1_io_network_acquire_bits_payload_client_xact_id;
  assign TileLinkEnqueuer_1_1_io_client_acquire_bits_payload_addr_beat = ClientUncachedTileLinkNetworkPort_1_io_network_acquire_bits_payload_addr_beat;
  assign TileLinkEnqueuer_1_1_io_client_acquire_bits_payload_is_builtin_type = ClientUncachedTileLinkNetworkPort_1_io_network_acquire_bits_payload_is_builtin_type;
  assign TileLinkEnqueuer_1_1_io_client_acquire_bits_payload_a_type = ClientUncachedTileLinkNetworkPort_1_io_network_acquire_bits_payload_a_type;
  assign TileLinkEnqueuer_1_1_io_client_acquire_bits_payload_union = ClientUncachedTileLinkNetworkPort_1_io_network_acquire_bits_payload_union;
  assign TileLinkEnqueuer_1_1_io_client_acquire_bits_payload_data = ClientUncachedTileLinkNetworkPort_1_io_network_acquire_bits_payload_data;
  assign TileLinkEnqueuer_1_1_io_client_grant_ready = ClientUncachedTileLinkNetworkPort_1_io_network_grant_ready;
  assign TileLinkEnqueuer_1_1_io_client_finish_valid = ClientUncachedTileLinkNetworkPort_1_io_network_finish_valid;
  assign TileLinkEnqueuer_1_1_io_client_finish_bits_header_src = ClientUncachedTileLinkNetworkPort_1_io_network_finish_bits_header_src;
  assign TileLinkEnqueuer_1_1_io_client_finish_bits_header_dst = ClientUncachedTileLinkNetworkPort_1_io_network_finish_bits_header_dst;
  assign TileLinkEnqueuer_1_1_io_client_finish_bits_payload_manager_xact_id = ClientUncachedTileLinkNetworkPort_1_io_network_finish_bits_payload_manager_xact_id;
  assign TileLinkEnqueuer_1_1_io_client_probe_ready = ClientUncachedTileLinkNetworkPort_1_io_network_probe_ready;
  assign TileLinkEnqueuer_1_1_io_client_release_valid = ClientUncachedTileLinkNetworkPort_1_io_network_release_valid;
  assign TileLinkEnqueuer_1_1_io_client_release_bits_header_src = ClientUncachedTileLinkNetworkPort_1_io_network_release_bits_header_src;
  assign TileLinkEnqueuer_1_1_io_client_release_bits_header_dst = ClientUncachedTileLinkNetworkPort_1_io_network_release_bits_header_dst;
  assign TileLinkEnqueuer_1_1_io_client_release_bits_payload_addr_beat = ClientUncachedTileLinkNetworkPort_1_io_network_release_bits_payload_addr_beat;
  assign TileLinkEnqueuer_1_1_io_client_release_bits_payload_addr_block = ClientUncachedTileLinkNetworkPort_1_io_network_release_bits_payload_addr_block;
  assign TileLinkEnqueuer_1_1_io_client_release_bits_payload_client_xact_id = ClientUncachedTileLinkNetworkPort_1_io_network_release_bits_payload_client_xact_id;
  assign TileLinkEnqueuer_1_1_io_client_release_bits_payload_voluntary = ClientUncachedTileLinkNetworkPort_1_io_network_release_bits_payload_voluntary;
  assign TileLinkEnqueuer_1_1_io_client_release_bits_payload_r_type = ClientUncachedTileLinkNetworkPort_1_io_network_release_bits_payload_r_type;
  assign TileLinkEnqueuer_1_1_io_client_release_bits_payload_data = ClientUncachedTileLinkNetworkPort_1_io_network_release_bits_payload_data;
  assign TileLinkEnqueuer_1_1_io_manager_acquire_ready = T_15348_ready;
  assign TileLinkEnqueuer_1_1_io_manager_grant_valid = T_20006_valid;
  assign TileLinkEnqueuer_1_1_io_manager_grant_bits_header_src = T_20006_bits_header_src;
  assign TileLinkEnqueuer_1_1_io_manager_grant_bits_header_dst = T_20006_bits_header_dst;
  assign TileLinkEnqueuer_1_1_io_manager_grant_bits_payload_addr_beat = T_20006_bits_payload_addr_beat;
  assign TileLinkEnqueuer_1_1_io_manager_grant_bits_payload_client_xact_id = T_20006_bits_payload_client_xact_id;
  assign TileLinkEnqueuer_1_1_io_manager_grant_bits_payload_manager_xact_id = T_20006_bits_payload_manager_xact_id;
  assign TileLinkEnqueuer_1_1_io_manager_grant_bits_payload_is_builtin_type = T_20006_bits_payload_is_builtin_type;
  assign TileLinkEnqueuer_1_1_io_manager_grant_bits_payload_g_type = T_20006_bits_payload_g_type;
  assign TileLinkEnqueuer_1_1_io_manager_grant_bits_payload_data = T_20006_bits_payload_data;
  assign TileLinkEnqueuer_1_1_io_manager_finish_ready = T_21740_ready;
  assign TileLinkEnqueuer_1_1_io_manager_probe_valid = T_18374_valid;
  assign TileLinkEnqueuer_1_1_io_manager_probe_bits_header_src = T_18374_bits_header_src;
  assign TileLinkEnqueuer_1_1_io_manager_probe_bits_header_dst = T_18374_bits_header_dst;
  assign TileLinkEnqueuer_1_1_io_manager_probe_bits_payload_addr_block = T_18374_bits_payload_addr_block;
  assign TileLinkEnqueuer_1_1_io_manager_probe_bits_payload_p_type = T_18374_bits_payload_p_type;
  assign TileLinkEnqueuer_1_1_io_manager_release_ready = T_16990_ready;
  assign ClientUncachedTileLinkNetworkPort_1_clk = clk;
  assign ClientUncachedTileLinkNetworkPort_1_reset = reset;
  assign ClientUncachedTileLinkNetworkPort_1_io_client_acquire_valid = io_clients_uncached_0_acquire_valid;
  assign ClientUncachedTileLinkNetworkPort_1_io_client_acquire_bits_addr_block = io_clients_uncached_0_acquire_bits_addr_block;
  assign ClientUncachedTileLinkNetworkPort_1_io_client_acquire_bits_client_xact_id = io_clients_uncached_0_acquire_bits_client_xact_id;
  assign ClientUncachedTileLinkNetworkPort_1_io_client_acquire_bits_addr_beat = io_clients_uncached_0_acquire_bits_addr_beat;
  assign ClientUncachedTileLinkNetworkPort_1_io_client_acquire_bits_is_builtin_type = io_clients_uncached_0_acquire_bits_is_builtin_type;
  assign ClientUncachedTileLinkNetworkPort_1_io_client_acquire_bits_a_type = io_clients_uncached_0_acquire_bits_a_type;
  assign ClientUncachedTileLinkNetworkPort_1_io_client_acquire_bits_union = io_clients_uncached_0_acquire_bits_union;
  assign ClientUncachedTileLinkNetworkPort_1_io_client_acquire_bits_data = io_clients_uncached_0_acquire_bits_data;
  assign ClientUncachedTileLinkNetworkPort_1_io_client_grant_ready = io_clients_uncached_0_grant_ready;
  assign ClientUncachedTileLinkNetworkPort_1_io_network_acquire_ready = TileLinkEnqueuer_1_1_io_client_acquire_ready;
  assign ClientUncachedTileLinkNetworkPort_1_io_network_grant_valid = TileLinkEnqueuer_1_1_io_client_grant_valid;
  assign ClientUncachedTileLinkNetworkPort_1_io_network_grant_bits_header_src = TileLinkEnqueuer_1_1_io_client_grant_bits_header_src;
  assign ClientUncachedTileLinkNetworkPort_1_io_network_grant_bits_header_dst = TileLinkEnqueuer_1_1_io_client_grant_bits_header_dst;
  assign ClientUncachedTileLinkNetworkPort_1_io_network_grant_bits_payload_addr_beat = TileLinkEnqueuer_1_1_io_client_grant_bits_payload_addr_beat;
  assign ClientUncachedTileLinkNetworkPort_1_io_network_grant_bits_payload_client_xact_id = TileLinkEnqueuer_1_1_io_client_grant_bits_payload_client_xact_id;
  assign ClientUncachedTileLinkNetworkPort_1_io_network_grant_bits_payload_manager_xact_id = TileLinkEnqueuer_1_1_io_client_grant_bits_payload_manager_xact_id;
  assign ClientUncachedTileLinkNetworkPort_1_io_network_grant_bits_payload_is_builtin_type = TileLinkEnqueuer_1_1_io_client_grant_bits_payload_is_builtin_type;
  assign ClientUncachedTileLinkNetworkPort_1_io_network_grant_bits_payload_g_type = TileLinkEnqueuer_1_1_io_client_grant_bits_payload_g_type;
  assign ClientUncachedTileLinkNetworkPort_1_io_network_grant_bits_payload_data = TileLinkEnqueuer_1_1_io_client_grant_bits_payload_data;
  assign ClientUncachedTileLinkNetworkPort_1_io_network_finish_ready = TileLinkEnqueuer_1_1_io_client_finish_ready;
  assign ClientUncachedTileLinkNetworkPort_1_io_network_probe_valid = TileLinkEnqueuer_1_1_io_client_probe_valid;
  assign ClientUncachedTileLinkNetworkPort_1_io_network_probe_bits_header_src = TileLinkEnqueuer_1_1_io_client_probe_bits_header_src;
  assign ClientUncachedTileLinkNetworkPort_1_io_network_probe_bits_header_dst = TileLinkEnqueuer_1_1_io_client_probe_bits_header_dst;
  assign ClientUncachedTileLinkNetworkPort_1_io_network_probe_bits_payload_addr_block = TileLinkEnqueuer_1_1_io_client_probe_bits_payload_addr_block;
  assign ClientUncachedTileLinkNetworkPort_1_io_network_probe_bits_payload_p_type = TileLinkEnqueuer_1_1_io_client_probe_bits_payload_p_type;
  assign ClientUncachedTileLinkNetworkPort_1_io_network_release_ready = TileLinkEnqueuer_1_1_io_client_release_ready;
  assign ManagerTileLinkNetworkPort_2_clk = clk;
  assign ManagerTileLinkNetworkPort_2_reset = reset;
  assign ManagerTileLinkNetworkPort_2_io_manager_acquire_ready = io_managers_0_acquire_ready;
  assign ManagerTileLinkNetworkPort_2_io_manager_grant_valid = io_managers_0_grant_valid;
  assign ManagerTileLinkNetworkPort_2_io_manager_grant_bits_addr_beat = io_managers_0_grant_bits_addr_beat;
  assign ManagerTileLinkNetworkPort_2_io_manager_grant_bits_client_xact_id = io_managers_0_grant_bits_client_xact_id;
  assign ManagerTileLinkNetworkPort_2_io_manager_grant_bits_manager_xact_id = io_managers_0_grant_bits_manager_xact_id;
  assign ManagerTileLinkNetworkPort_2_io_manager_grant_bits_is_builtin_type = io_managers_0_grant_bits_is_builtin_type;
  assign ManagerTileLinkNetworkPort_2_io_manager_grant_bits_g_type = io_managers_0_grant_bits_g_type;
  assign ManagerTileLinkNetworkPort_2_io_manager_grant_bits_data = io_managers_0_grant_bits_data;
  assign ManagerTileLinkNetworkPort_2_io_manager_grant_bits_client_id = io_managers_0_grant_bits_client_id;
  assign ManagerTileLinkNetworkPort_2_io_manager_finish_ready = io_managers_0_finish_ready;
  assign ManagerTileLinkNetworkPort_2_io_manager_probe_valid = io_managers_0_probe_valid;
  assign ManagerTileLinkNetworkPort_2_io_manager_probe_bits_addr_block = io_managers_0_probe_bits_addr_block;
  assign ManagerTileLinkNetworkPort_2_io_manager_probe_bits_p_type = io_managers_0_probe_bits_p_type;
  assign ManagerTileLinkNetworkPort_2_io_manager_probe_bits_client_id = io_managers_0_probe_bits_client_id;
  assign ManagerTileLinkNetworkPort_2_io_manager_release_ready = io_managers_0_release_ready;
  assign ManagerTileLinkNetworkPort_2_io_network_acquire_valid = TileLinkEnqueuer_2_1_io_manager_acquire_valid;
  assign ManagerTileLinkNetworkPort_2_io_network_acquire_bits_header_src = TileLinkEnqueuer_2_1_io_manager_acquire_bits_header_src;
  assign ManagerTileLinkNetworkPort_2_io_network_acquire_bits_header_dst = TileLinkEnqueuer_2_1_io_manager_acquire_bits_header_dst;
  assign ManagerTileLinkNetworkPort_2_io_network_acquire_bits_payload_addr_block = TileLinkEnqueuer_2_1_io_manager_acquire_bits_payload_addr_block;
  assign ManagerTileLinkNetworkPort_2_io_network_acquire_bits_payload_client_xact_id = TileLinkEnqueuer_2_1_io_manager_acquire_bits_payload_client_xact_id;
  assign ManagerTileLinkNetworkPort_2_io_network_acquire_bits_payload_addr_beat = TileLinkEnqueuer_2_1_io_manager_acquire_bits_payload_addr_beat;
  assign ManagerTileLinkNetworkPort_2_io_network_acquire_bits_payload_is_builtin_type = TileLinkEnqueuer_2_1_io_manager_acquire_bits_payload_is_builtin_type;
  assign ManagerTileLinkNetworkPort_2_io_network_acquire_bits_payload_a_type = TileLinkEnqueuer_2_1_io_manager_acquire_bits_payload_a_type;
  assign ManagerTileLinkNetworkPort_2_io_network_acquire_bits_payload_union = TileLinkEnqueuer_2_1_io_manager_acquire_bits_payload_union;
  assign ManagerTileLinkNetworkPort_2_io_network_acquire_bits_payload_data = TileLinkEnqueuer_2_1_io_manager_acquire_bits_payload_data;
  assign ManagerTileLinkNetworkPort_2_io_network_grant_ready = TileLinkEnqueuer_2_1_io_manager_grant_ready;
  assign ManagerTileLinkNetworkPort_2_io_network_finish_valid = TileLinkEnqueuer_2_1_io_manager_finish_valid;
  assign ManagerTileLinkNetworkPort_2_io_network_finish_bits_header_src = TileLinkEnqueuer_2_1_io_manager_finish_bits_header_src;
  assign ManagerTileLinkNetworkPort_2_io_network_finish_bits_header_dst = TileLinkEnqueuer_2_1_io_manager_finish_bits_header_dst;
  assign ManagerTileLinkNetworkPort_2_io_network_finish_bits_payload_manager_xact_id = TileLinkEnqueuer_2_1_io_manager_finish_bits_payload_manager_xact_id;
  assign ManagerTileLinkNetworkPort_2_io_network_probe_ready = TileLinkEnqueuer_2_1_io_manager_probe_ready;
  assign ManagerTileLinkNetworkPort_2_io_network_release_valid = TileLinkEnqueuer_2_1_io_manager_release_valid;
  assign ManagerTileLinkNetworkPort_2_io_network_release_bits_header_src = TileLinkEnqueuer_2_1_io_manager_release_bits_header_src;
  assign ManagerTileLinkNetworkPort_2_io_network_release_bits_header_dst = TileLinkEnqueuer_2_1_io_manager_release_bits_header_dst;
  assign ManagerTileLinkNetworkPort_2_io_network_release_bits_payload_addr_beat = TileLinkEnqueuer_2_1_io_manager_release_bits_payload_addr_beat;
  assign ManagerTileLinkNetworkPort_2_io_network_release_bits_payload_addr_block = TileLinkEnqueuer_2_1_io_manager_release_bits_payload_addr_block;
  assign ManagerTileLinkNetworkPort_2_io_network_release_bits_payload_client_xact_id = TileLinkEnqueuer_2_1_io_manager_release_bits_payload_client_xact_id;
  assign ManagerTileLinkNetworkPort_2_io_network_release_bits_payload_voluntary = TileLinkEnqueuer_2_1_io_manager_release_bits_payload_voluntary;
  assign ManagerTileLinkNetworkPort_2_io_network_release_bits_payload_r_type = TileLinkEnqueuer_2_1_io_manager_release_bits_payload_r_type;
  assign ManagerTileLinkNetworkPort_2_io_network_release_bits_payload_data = TileLinkEnqueuer_2_1_io_manager_release_bits_payload_data;
  assign TileLinkEnqueuer_2_1_clk = clk;
  assign TileLinkEnqueuer_2_1_reset = reset;
  assign TileLinkEnqueuer_2_1_io_client_acquire_valid = T_14149_valid;
  assign TileLinkEnqueuer_2_1_io_client_acquire_bits_header_src = T_14149_bits_header_src;
  assign TileLinkEnqueuer_2_1_io_client_acquire_bits_header_dst = T_14149_bits_header_dst;
  assign TileLinkEnqueuer_2_1_io_client_acquire_bits_payload_addr_block = T_14149_bits_payload_addr_block;
  assign TileLinkEnqueuer_2_1_io_client_acquire_bits_payload_client_xact_id = T_14149_bits_payload_client_xact_id;
  assign TileLinkEnqueuer_2_1_io_client_acquire_bits_payload_addr_beat = T_14149_bits_payload_addr_beat;
  assign TileLinkEnqueuer_2_1_io_client_acquire_bits_payload_is_builtin_type = T_14149_bits_payload_is_builtin_type;
  assign TileLinkEnqueuer_2_1_io_client_acquire_bits_payload_a_type = T_14149_bits_payload_a_type;
  assign TileLinkEnqueuer_2_1_io_client_acquire_bits_payload_union = T_14149_bits_payload_union;
  assign TileLinkEnqueuer_2_1_io_client_acquire_bits_payload_data = T_14149_bits_payload_data;
  assign TileLinkEnqueuer_2_1_io_client_grant_ready = T_18730_ready;
  assign TileLinkEnqueuer_2_1_io_client_finish_valid = T_20631_valid;
  assign TileLinkEnqueuer_2_1_io_client_finish_bits_header_src = T_20631_bits_header_src;
  assign TileLinkEnqueuer_2_1_io_client_finish_bits_header_dst = T_20631_bits_header_dst;
  assign TileLinkEnqueuer_2_1_io_client_finish_bits_payload_manager_xact_id = T_20631_bits_payload_manager_xact_id;
  assign TileLinkEnqueuer_2_1_io_client_probe_ready = T_17158_ready;
  assign TileLinkEnqueuer_2_1_io_client_release_valid = T_15806_valid;
  assign TileLinkEnqueuer_2_1_io_client_release_bits_header_src = T_15806_bits_header_src;
  assign TileLinkEnqueuer_2_1_io_client_release_bits_header_dst = T_15806_bits_header_dst;
  assign TileLinkEnqueuer_2_1_io_client_release_bits_payload_addr_beat = T_15806_bits_payload_addr_beat;
  assign TileLinkEnqueuer_2_1_io_client_release_bits_payload_addr_block = T_15806_bits_payload_addr_block;
  assign TileLinkEnqueuer_2_1_io_client_release_bits_payload_client_xact_id = T_15806_bits_payload_client_xact_id;
  assign TileLinkEnqueuer_2_1_io_client_release_bits_payload_voluntary = T_15806_bits_payload_voluntary;
  assign TileLinkEnqueuer_2_1_io_client_release_bits_payload_r_type = T_15806_bits_payload_r_type;
  assign TileLinkEnqueuer_2_1_io_client_release_bits_payload_data = T_15806_bits_payload_data;
  assign TileLinkEnqueuer_2_1_io_manager_acquire_ready = ManagerTileLinkNetworkPort_2_io_network_acquire_ready;
  assign TileLinkEnqueuer_2_1_io_manager_grant_valid = ManagerTileLinkNetworkPort_2_io_network_grant_valid;
  assign TileLinkEnqueuer_2_1_io_manager_grant_bits_header_src = ManagerTileLinkNetworkPort_2_io_network_grant_bits_header_src;
  assign TileLinkEnqueuer_2_1_io_manager_grant_bits_header_dst = ManagerTileLinkNetworkPort_2_io_network_grant_bits_header_dst;
  assign TileLinkEnqueuer_2_1_io_manager_grant_bits_payload_addr_beat = ManagerTileLinkNetworkPort_2_io_network_grant_bits_payload_addr_beat;
  assign TileLinkEnqueuer_2_1_io_manager_grant_bits_payload_client_xact_id = ManagerTileLinkNetworkPort_2_io_network_grant_bits_payload_client_xact_id;
  assign TileLinkEnqueuer_2_1_io_manager_grant_bits_payload_manager_xact_id = ManagerTileLinkNetworkPort_2_io_network_grant_bits_payload_manager_xact_id;
  assign TileLinkEnqueuer_2_1_io_manager_grant_bits_payload_is_builtin_type = ManagerTileLinkNetworkPort_2_io_network_grant_bits_payload_is_builtin_type;
  assign TileLinkEnqueuer_2_1_io_manager_grant_bits_payload_g_type = ManagerTileLinkNetworkPort_2_io_network_grant_bits_payload_g_type;
  assign TileLinkEnqueuer_2_1_io_manager_grant_bits_payload_data = ManagerTileLinkNetworkPort_2_io_network_grant_bits_payload_data;
  assign TileLinkEnqueuer_2_1_io_manager_finish_ready = ManagerTileLinkNetworkPort_2_io_network_finish_ready;
  assign TileLinkEnqueuer_2_1_io_manager_probe_valid = ManagerTileLinkNetworkPort_2_io_network_probe_valid;
  assign TileLinkEnqueuer_2_1_io_manager_probe_bits_header_src = ManagerTileLinkNetworkPort_2_io_network_probe_bits_header_src;
  assign TileLinkEnqueuer_2_1_io_manager_probe_bits_header_dst = ManagerTileLinkNetworkPort_2_io_network_probe_bits_header_dst;
  assign TileLinkEnqueuer_2_1_io_manager_probe_bits_payload_addr_block = ManagerTileLinkNetworkPort_2_io_network_probe_bits_payload_addr_block;
  assign TileLinkEnqueuer_2_1_io_manager_probe_bits_payload_p_type = ManagerTileLinkNetworkPort_2_io_network_probe_bits_payload_p_type;
  assign TileLinkEnqueuer_2_1_io_manager_release_ready = ManagerTileLinkNetworkPort_2_io_network_release_ready;
  assign ManagerTileLinkNetworkPort_1_1_clk = clk;
  assign ManagerTileLinkNetworkPort_1_1_reset = reset;
  assign ManagerTileLinkNetworkPort_1_1_io_manager_acquire_ready = io_managers_1_acquire_ready;
  assign ManagerTileLinkNetworkPort_1_1_io_manager_grant_valid = io_managers_1_grant_valid;
  assign ManagerTileLinkNetworkPort_1_1_io_manager_grant_bits_addr_beat = io_managers_1_grant_bits_addr_beat;
  assign ManagerTileLinkNetworkPort_1_1_io_manager_grant_bits_client_xact_id = io_managers_1_grant_bits_client_xact_id;
  assign ManagerTileLinkNetworkPort_1_1_io_manager_grant_bits_manager_xact_id = io_managers_1_grant_bits_manager_xact_id;
  assign ManagerTileLinkNetworkPort_1_1_io_manager_grant_bits_is_builtin_type = io_managers_1_grant_bits_is_builtin_type;
  assign ManagerTileLinkNetworkPort_1_1_io_manager_grant_bits_g_type = io_managers_1_grant_bits_g_type;
  assign ManagerTileLinkNetworkPort_1_1_io_manager_grant_bits_data = io_managers_1_grant_bits_data;
  assign ManagerTileLinkNetworkPort_1_1_io_manager_grant_bits_client_id = io_managers_1_grant_bits_client_id;
  assign ManagerTileLinkNetworkPort_1_1_io_manager_finish_ready = io_managers_1_finish_ready;
  assign ManagerTileLinkNetworkPort_1_1_io_manager_probe_valid = io_managers_1_probe_valid;
  assign ManagerTileLinkNetworkPort_1_1_io_manager_probe_bits_addr_block = io_managers_1_probe_bits_addr_block;
  assign ManagerTileLinkNetworkPort_1_1_io_manager_probe_bits_p_type = io_managers_1_probe_bits_p_type;
  assign ManagerTileLinkNetworkPort_1_1_io_manager_probe_bits_client_id = io_managers_1_probe_bits_client_id;
  assign ManagerTileLinkNetworkPort_1_1_io_manager_release_ready = io_managers_1_release_ready;
  assign ManagerTileLinkNetworkPort_1_1_io_network_acquire_valid = TileLinkEnqueuer_3_1_io_manager_acquire_valid;
  assign ManagerTileLinkNetworkPort_1_1_io_network_acquire_bits_header_src = TileLinkEnqueuer_3_1_io_manager_acquire_bits_header_src;
  assign ManagerTileLinkNetworkPort_1_1_io_network_acquire_bits_header_dst = TileLinkEnqueuer_3_1_io_manager_acquire_bits_header_dst;
  assign ManagerTileLinkNetworkPort_1_1_io_network_acquire_bits_payload_addr_block = TileLinkEnqueuer_3_1_io_manager_acquire_bits_payload_addr_block;
  assign ManagerTileLinkNetworkPort_1_1_io_network_acquire_bits_payload_client_xact_id = TileLinkEnqueuer_3_1_io_manager_acquire_bits_payload_client_xact_id;
  assign ManagerTileLinkNetworkPort_1_1_io_network_acquire_bits_payload_addr_beat = TileLinkEnqueuer_3_1_io_manager_acquire_bits_payload_addr_beat;
  assign ManagerTileLinkNetworkPort_1_1_io_network_acquire_bits_payload_is_builtin_type = TileLinkEnqueuer_3_1_io_manager_acquire_bits_payload_is_builtin_type;
  assign ManagerTileLinkNetworkPort_1_1_io_network_acquire_bits_payload_a_type = TileLinkEnqueuer_3_1_io_manager_acquire_bits_payload_a_type;
  assign ManagerTileLinkNetworkPort_1_1_io_network_acquire_bits_payload_union = TileLinkEnqueuer_3_1_io_manager_acquire_bits_payload_union;
  assign ManagerTileLinkNetworkPort_1_1_io_network_acquire_bits_payload_data = TileLinkEnqueuer_3_1_io_manager_acquire_bits_payload_data;
  assign ManagerTileLinkNetworkPort_1_1_io_network_grant_ready = TileLinkEnqueuer_3_1_io_manager_grant_ready;
  assign ManagerTileLinkNetworkPort_1_1_io_network_finish_valid = TileLinkEnqueuer_3_1_io_manager_finish_valid;
  assign ManagerTileLinkNetworkPort_1_1_io_network_finish_bits_header_src = TileLinkEnqueuer_3_1_io_manager_finish_bits_header_src;
  assign ManagerTileLinkNetworkPort_1_1_io_network_finish_bits_header_dst = TileLinkEnqueuer_3_1_io_manager_finish_bits_header_dst;
  assign ManagerTileLinkNetworkPort_1_1_io_network_finish_bits_payload_manager_xact_id = TileLinkEnqueuer_3_1_io_manager_finish_bits_payload_manager_xact_id;
  assign ManagerTileLinkNetworkPort_1_1_io_network_probe_ready = TileLinkEnqueuer_3_1_io_manager_probe_ready;
  assign ManagerTileLinkNetworkPort_1_1_io_network_release_valid = TileLinkEnqueuer_3_1_io_manager_release_valid;
  assign ManagerTileLinkNetworkPort_1_1_io_network_release_bits_header_src = TileLinkEnqueuer_3_1_io_manager_release_bits_header_src;
  assign ManagerTileLinkNetworkPort_1_1_io_network_release_bits_header_dst = TileLinkEnqueuer_3_1_io_manager_release_bits_header_dst;
  assign ManagerTileLinkNetworkPort_1_1_io_network_release_bits_payload_addr_beat = TileLinkEnqueuer_3_1_io_manager_release_bits_payload_addr_beat;
  assign ManagerTileLinkNetworkPort_1_1_io_network_release_bits_payload_addr_block = TileLinkEnqueuer_3_1_io_manager_release_bits_payload_addr_block;
  assign ManagerTileLinkNetworkPort_1_1_io_network_release_bits_payload_client_xact_id = TileLinkEnqueuer_3_1_io_manager_release_bits_payload_client_xact_id;
  assign ManagerTileLinkNetworkPort_1_1_io_network_release_bits_payload_voluntary = TileLinkEnqueuer_3_1_io_manager_release_bits_payload_voluntary;
  assign ManagerTileLinkNetworkPort_1_1_io_network_release_bits_payload_r_type = TileLinkEnqueuer_3_1_io_manager_release_bits_payload_r_type;
  assign ManagerTileLinkNetworkPort_1_1_io_network_release_bits_payload_data = TileLinkEnqueuer_3_1_io_manager_release_bits_payload_data;
  assign TileLinkEnqueuer_3_1_clk = clk;
  assign TileLinkEnqueuer_3_1_reset = reset;
  assign TileLinkEnqueuer_3_1_io_client_acquire_valid = T_14794_valid;
  assign TileLinkEnqueuer_3_1_io_client_acquire_bits_header_src = T_14794_bits_header_src;
  assign TileLinkEnqueuer_3_1_io_client_acquire_bits_header_dst = T_14794_bits_header_dst;
  assign TileLinkEnqueuer_3_1_io_client_acquire_bits_payload_addr_block = T_14794_bits_payload_addr_block;
  assign TileLinkEnqueuer_3_1_io_client_acquire_bits_payload_client_xact_id = T_14794_bits_payload_client_xact_id;
  assign TileLinkEnqueuer_3_1_io_client_acquire_bits_payload_addr_beat = T_14794_bits_payload_addr_beat;
  assign TileLinkEnqueuer_3_1_io_client_acquire_bits_payload_is_builtin_type = T_14794_bits_payload_is_builtin_type;
  assign TileLinkEnqueuer_3_1_io_client_acquire_bits_payload_a_type = T_14794_bits_payload_a_type;
  assign TileLinkEnqueuer_3_1_io_client_acquire_bits_payload_union = T_14794_bits_payload_union;
  assign TileLinkEnqueuer_3_1_io_client_acquire_bits_payload_data = T_14794_bits_payload_data;
  assign TileLinkEnqueuer_3_1_io_client_grant_ready = T_18910_ready;
  assign TileLinkEnqueuer_3_1_io_client_finish_valid = T_21246_valid;
  assign TileLinkEnqueuer_3_1_io_client_finish_bits_header_src = T_21246_bits_header_src;
  assign TileLinkEnqueuer_3_1_io_client_finish_bits_header_dst = T_21246_bits_header_dst;
  assign TileLinkEnqueuer_3_1_io_client_finish_bits_payload_manager_xact_id = T_21246_bits_payload_manager_xact_id;
  assign TileLinkEnqueuer_3_1_io_client_probe_ready = T_17318_ready;
  assign TileLinkEnqueuer_3_1_io_client_release_valid = T_16446_valid;
  assign TileLinkEnqueuer_3_1_io_client_release_bits_header_src = T_16446_bits_header_src;
  assign TileLinkEnqueuer_3_1_io_client_release_bits_header_dst = T_16446_bits_header_dst;
  assign TileLinkEnqueuer_3_1_io_client_release_bits_payload_addr_beat = T_16446_bits_payload_addr_beat;
  assign TileLinkEnqueuer_3_1_io_client_release_bits_payload_addr_block = T_16446_bits_payload_addr_block;
  assign TileLinkEnqueuer_3_1_io_client_release_bits_payload_client_xact_id = T_16446_bits_payload_client_xact_id;
  assign TileLinkEnqueuer_3_1_io_client_release_bits_payload_voluntary = T_16446_bits_payload_voluntary;
  assign TileLinkEnqueuer_3_1_io_client_release_bits_payload_r_type = T_16446_bits_payload_r_type;
  assign TileLinkEnqueuer_3_1_io_client_release_bits_payload_data = T_16446_bits_payload_data;
  assign TileLinkEnqueuer_3_1_io_manager_acquire_ready = ManagerTileLinkNetworkPort_1_1_io_network_acquire_ready;
  assign TileLinkEnqueuer_3_1_io_manager_grant_valid = ManagerTileLinkNetworkPort_1_1_io_network_grant_valid;
  assign TileLinkEnqueuer_3_1_io_manager_grant_bits_header_src = ManagerTileLinkNetworkPort_1_1_io_network_grant_bits_header_src;
  assign TileLinkEnqueuer_3_1_io_manager_grant_bits_header_dst = ManagerTileLinkNetworkPort_1_1_io_network_grant_bits_header_dst;
  assign TileLinkEnqueuer_3_1_io_manager_grant_bits_payload_addr_beat = ManagerTileLinkNetworkPort_1_1_io_network_grant_bits_payload_addr_beat;
  assign TileLinkEnqueuer_3_1_io_manager_grant_bits_payload_client_xact_id = ManagerTileLinkNetworkPort_1_1_io_network_grant_bits_payload_client_xact_id;
  assign TileLinkEnqueuer_3_1_io_manager_grant_bits_payload_manager_xact_id = ManagerTileLinkNetworkPort_1_1_io_network_grant_bits_payload_manager_xact_id;
  assign TileLinkEnqueuer_3_1_io_manager_grant_bits_payload_is_builtin_type = ManagerTileLinkNetworkPort_1_1_io_network_grant_bits_payload_is_builtin_type;
  assign TileLinkEnqueuer_3_1_io_manager_grant_bits_payload_g_type = ManagerTileLinkNetworkPort_1_1_io_network_grant_bits_payload_g_type;
  assign TileLinkEnqueuer_3_1_io_manager_grant_bits_payload_data = ManagerTileLinkNetworkPort_1_1_io_network_grant_bits_payload_data;
  assign TileLinkEnqueuer_3_1_io_manager_finish_ready = ManagerTileLinkNetworkPort_1_1_io_network_finish_ready;
  assign TileLinkEnqueuer_3_1_io_manager_probe_valid = ManagerTileLinkNetworkPort_1_1_io_network_probe_valid;
  assign TileLinkEnqueuer_3_1_io_manager_probe_bits_header_src = ManagerTileLinkNetworkPort_1_1_io_network_probe_bits_header_src;
  assign TileLinkEnqueuer_3_1_io_manager_probe_bits_header_dst = ManagerTileLinkNetworkPort_1_1_io_network_probe_bits_header_dst;
  assign TileLinkEnqueuer_3_1_io_manager_probe_bits_payload_addr_block = ManagerTileLinkNetworkPort_1_1_io_network_probe_bits_payload_addr_block;
  assign TileLinkEnqueuer_3_1_io_manager_probe_bits_payload_p_type = ManagerTileLinkNetworkPort_1_1_io_network_probe_bits_payload_p_type;
  assign TileLinkEnqueuer_3_1_io_manager_release_ready = ManagerTileLinkNetworkPort_1_1_io_network_release_ready;
  assign acqNet_clk = clk;
  assign acqNet_reset = reset;
  assign acqNet_io_in_0_valid = 1'h0;
  assign acqNet_io_in_0_bits_header_src = GEN_0;
  assign acqNet_io_in_0_bits_header_dst = GEN_1;
  assign acqNet_io_in_0_bits_payload_addr_block = GEN_2;
  assign acqNet_io_in_0_bits_payload_client_xact_id = GEN_3;
  assign acqNet_io_in_0_bits_payload_addr_beat = GEN_4;
  assign acqNet_io_in_0_bits_payload_is_builtin_type = GEN_5;
  assign acqNet_io_in_0_bits_payload_a_type = GEN_6;
  assign acqNet_io_in_0_bits_payload_union = GEN_7;
  assign acqNet_io_in_0_bits_payload_data = GEN_8;
  assign acqNet_io_in_1_valid = 1'h0;
  assign acqNet_io_in_1_bits_header_src = GEN_9;
  assign acqNet_io_in_1_bits_header_dst = GEN_10;
  assign acqNet_io_in_1_bits_payload_addr_block = GEN_11;
  assign acqNet_io_in_1_bits_payload_client_xact_id = GEN_12;
  assign acqNet_io_in_1_bits_payload_addr_beat = GEN_13;
  assign acqNet_io_in_1_bits_payload_is_builtin_type = GEN_14;
  assign acqNet_io_in_1_bits_payload_a_type = GEN_15;
  assign acqNet_io_in_1_bits_payload_union = GEN_16;
  assign acqNet_io_in_1_bits_payload_data = GEN_17;
  assign acqNet_io_in_2_valid = T_15163_valid;
  assign acqNet_io_in_2_bits_header_src = T_15163_bits_header_src;
  assign acqNet_io_in_2_bits_header_dst = T_15163_bits_header_dst;
  assign acqNet_io_in_2_bits_payload_addr_block = T_15163_bits_payload_addr_block;
  assign acqNet_io_in_2_bits_payload_client_xact_id = T_15163_bits_payload_client_xact_id;
  assign acqNet_io_in_2_bits_payload_addr_beat = T_15163_bits_payload_addr_beat;
  assign acqNet_io_in_2_bits_payload_is_builtin_type = T_15163_bits_payload_is_builtin_type;
  assign acqNet_io_in_2_bits_payload_a_type = T_15163_bits_payload_a_type;
  assign acqNet_io_in_2_bits_payload_union = T_15163_bits_payload_union;
  assign acqNet_io_in_2_bits_payload_data = T_15163_bits_payload_data;
  assign acqNet_io_in_3_valid = T_15348_valid;
  assign acqNet_io_in_3_bits_header_src = T_15348_bits_header_src;
  assign acqNet_io_in_3_bits_header_dst = T_15348_bits_header_dst;
  assign acqNet_io_in_3_bits_payload_addr_block = T_15348_bits_payload_addr_block;
  assign acqNet_io_in_3_bits_payload_client_xact_id = T_15348_bits_payload_client_xact_id;
  assign acqNet_io_in_3_bits_payload_addr_beat = T_15348_bits_payload_addr_beat;
  assign acqNet_io_in_3_bits_payload_is_builtin_type = T_15348_bits_payload_is_builtin_type;
  assign acqNet_io_in_3_bits_payload_a_type = T_15348_bits_payload_a_type;
  assign acqNet_io_in_3_bits_payload_union = T_15348_bits_payload_union;
  assign acqNet_io_in_3_bits_payload_data = T_15348_bits_payload_data;
  assign acqNet_io_out_0_ready = T_14149_ready;
  assign acqNet_io_out_1_ready = T_14794_ready;
  assign acqNet_io_out_2_ready = 1'h0;
  assign acqNet_io_out_3_ready = 1'h0;
  assign relNet_clk = clk;
  assign relNet_reset = reset;
  assign relNet_io_in_0_valid = 1'h0;
  assign relNet_io_in_0_bits_header_src = GEN_18;
  assign relNet_io_in_0_bits_header_dst = GEN_19;
  assign relNet_io_in_0_bits_payload_addr_beat = GEN_20;
  assign relNet_io_in_0_bits_payload_addr_block = GEN_21;
  assign relNet_io_in_0_bits_payload_client_xact_id = GEN_22;
  assign relNet_io_in_0_bits_payload_voluntary = GEN_23;
  assign relNet_io_in_0_bits_payload_r_type = GEN_24;
  assign relNet_io_in_0_bits_payload_data = GEN_25;
  assign relNet_io_in_1_valid = 1'h0;
  assign relNet_io_in_1_bits_header_src = GEN_26;
  assign relNet_io_in_1_bits_header_dst = GEN_27;
  assign relNet_io_in_1_bits_payload_addr_beat = GEN_28;
  assign relNet_io_in_1_bits_payload_addr_block = GEN_29;
  assign relNet_io_in_1_bits_payload_client_xact_id = GEN_30;
  assign relNet_io_in_1_bits_payload_voluntary = GEN_31;
  assign relNet_io_in_1_bits_payload_r_type = GEN_32;
  assign relNet_io_in_1_bits_payload_data = GEN_33;
  assign relNet_io_in_2_valid = T_16810_valid;
  assign relNet_io_in_2_bits_header_src = T_16810_bits_header_src;
  assign relNet_io_in_2_bits_header_dst = T_16810_bits_header_dst;
  assign relNet_io_in_2_bits_payload_addr_beat = T_16810_bits_payload_addr_beat;
  assign relNet_io_in_2_bits_payload_addr_block = T_16810_bits_payload_addr_block;
  assign relNet_io_in_2_bits_payload_client_xact_id = T_16810_bits_payload_client_xact_id;
  assign relNet_io_in_2_bits_payload_voluntary = T_16810_bits_payload_voluntary;
  assign relNet_io_in_2_bits_payload_r_type = T_16810_bits_payload_r_type;
  assign relNet_io_in_2_bits_payload_data = T_16810_bits_payload_data;
  assign relNet_io_in_3_valid = T_16990_valid;
  assign relNet_io_in_3_bits_header_src = T_16990_bits_header_src;
  assign relNet_io_in_3_bits_header_dst = T_16990_bits_header_dst;
  assign relNet_io_in_3_bits_payload_addr_beat = T_16990_bits_payload_addr_beat;
  assign relNet_io_in_3_bits_payload_addr_block = T_16990_bits_payload_addr_block;
  assign relNet_io_in_3_bits_payload_client_xact_id = T_16990_bits_payload_client_xact_id;
  assign relNet_io_in_3_bits_payload_voluntary = T_16990_bits_payload_voluntary;
  assign relNet_io_in_3_bits_payload_r_type = T_16990_bits_payload_r_type;
  assign relNet_io_in_3_bits_payload_data = T_16990_bits_payload_data;
  assign relNet_io_out_0_ready = T_15806_ready;
  assign relNet_io_out_1_ready = T_16446_ready;
  assign relNet_io_out_2_ready = 1'h0;
  assign relNet_io_out_3_ready = 1'h0;
  assign prbNet_clk = clk;
  assign prbNet_reset = reset;
  assign prbNet_io_in_0_valid = T_17158_valid;
  assign prbNet_io_in_0_bits_header_src = T_17158_bits_header_src;
  assign prbNet_io_in_0_bits_header_dst = T_17158_bits_header_dst;
  assign prbNet_io_in_0_bits_payload_addr_block = T_17158_bits_payload_addr_block;
  assign prbNet_io_in_0_bits_payload_p_type = T_17158_bits_payload_p_type;
  assign prbNet_io_in_1_valid = T_17318_valid;
  assign prbNet_io_in_1_bits_header_src = T_17318_bits_header_src;
  assign prbNet_io_in_1_bits_header_dst = T_17318_bits_header_dst;
  assign prbNet_io_in_1_bits_payload_addr_block = T_17318_bits_payload_addr_block;
  assign prbNet_io_in_1_bits_payload_p_type = T_17318_bits_payload_p_type;
  assign prbNet_io_in_2_valid = 1'h0;
  assign prbNet_io_in_2_bits_header_src = GEN_34;
  assign prbNet_io_in_2_bits_header_dst = GEN_35;
  assign prbNet_io_in_2_bits_payload_addr_block = GEN_36;
  assign prbNet_io_in_2_bits_payload_p_type = GEN_37;
  assign prbNet_io_in_3_valid = 1'h0;
  assign prbNet_io_in_3_bits_header_src = GEN_38;
  assign prbNet_io_in_3_bits_header_dst = GEN_39;
  assign prbNet_io_in_3_bits_payload_addr_block = GEN_40;
  assign prbNet_io_in_3_bits_payload_p_type = GEN_41;
  assign prbNet_io_out_0_ready = 1'h0;
  assign prbNet_io_out_1_ready = 1'h0;
  assign prbNet_io_out_2_ready = T_17754_ready;
  assign prbNet_io_out_3_ready = T_18374_ready;
  assign gntNet_clk = clk;
  assign gntNet_reset = reset;
  assign gntNet_io_in_0_valid = T_18730_valid;
  assign gntNet_io_in_0_bits_header_src = T_18730_bits_header_src;
  assign gntNet_io_in_0_bits_header_dst = T_18730_bits_header_dst;
  assign gntNet_io_in_0_bits_payload_addr_beat = T_18730_bits_payload_addr_beat;
  assign gntNet_io_in_0_bits_payload_client_xact_id = T_18730_bits_payload_client_xact_id;
  assign gntNet_io_in_0_bits_payload_manager_xact_id = T_18730_bits_payload_manager_xact_id;
  assign gntNet_io_in_0_bits_payload_is_builtin_type = T_18730_bits_payload_is_builtin_type;
  assign gntNet_io_in_0_bits_payload_g_type = T_18730_bits_payload_g_type;
  assign gntNet_io_in_0_bits_payload_data = T_18730_bits_payload_data;
  assign gntNet_io_in_1_valid = T_18910_valid;
  assign gntNet_io_in_1_bits_header_src = T_18910_bits_header_src;
  assign gntNet_io_in_1_bits_header_dst = T_18910_bits_header_dst;
  assign gntNet_io_in_1_bits_payload_addr_beat = T_18910_bits_payload_addr_beat;
  assign gntNet_io_in_1_bits_payload_client_xact_id = T_18910_bits_payload_client_xact_id;
  assign gntNet_io_in_1_bits_payload_manager_xact_id = T_18910_bits_payload_manager_xact_id;
  assign gntNet_io_in_1_bits_payload_is_builtin_type = T_18910_bits_payload_is_builtin_type;
  assign gntNet_io_in_1_bits_payload_g_type = T_18910_bits_payload_g_type;
  assign gntNet_io_in_1_bits_payload_data = T_18910_bits_payload_data;
  assign gntNet_io_in_2_valid = 1'h0;
  assign gntNet_io_in_2_bits_header_src = GEN_42;
  assign gntNet_io_in_2_bits_header_dst = GEN_43;
  assign gntNet_io_in_2_bits_payload_addr_beat = GEN_44;
  assign gntNet_io_in_2_bits_payload_client_xact_id = GEN_45;
  assign gntNet_io_in_2_bits_payload_manager_xact_id = GEN_46;
  assign gntNet_io_in_2_bits_payload_is_builtin_type = GEN_47;
  assign gntNet_io_in_2_bits_payload_g_type = GEN_48;
  assign gntNet_io_in_2_bits_payload_data = GEN_49;
  assign gntNet_io_in_3_valid = 1'h0;
  assign gntNet_io_in_3_bits_header_src = GEN_50;
  assign gntNet_io_in_3_bits_header_dst = GEN_51;
  assign gntNet_io_in_3_bits_payload_addr_beat = GEN_52;
  assign gntNet_io_in_3_bits_payload_client_xact_id = GEN_53;
  assign gntNet_io_in_3_bits_payload_manager_xact_id = GEN_54;
  assign gntNet_io_in_3_bits_payload_is_builtin_type = GEN_55;
  assign gntNet_io_in_3_bits_payload_g_type = GEN_56;
  assign gntNet_io_in_3_bits_payload_data = GEN_57;
  assign gntNet_io_out_0_ready = 1'h0;
  assign gntNet_io_out_1_ready = 1'h0;
  assign gntNet_io_out_2_ready = T_19366_ready;
  assign gntNet_io_out_3_ready = T_20006_ready;
  assign ackNet_clk = clk;
  assign ackNet_reset = reset;
  assign ackNet_io_in_0_valid = 1'h0;
  assign ackNet_io_in_0_bits_header_src = GEN_58;
  assign ackNet_io_in_0_bits_header_dst = GEN_59;
  assign ackNet_io_in_0_bits_payload_manager_xact_id = GEN_60;
  assign ackNet_io_in_1_valid = 1'h0;
  assign ackNet_io_in_1_bits_header_src = GEN_61;
  assign ackNet_io_in_1_bits_header_dst = GEN_62;
  assign ackNet_io_in_1_bits_payload_manager_xact_id = GEN_63;
  assign ackNet_io_in_2_valid = T_21585_valid;
  assign ackNet_io_in_2_bits_header_src = T_21585_bits_header_src;
  assign ackNet_io_in_2_bits_header_dst = T_21585_bits_header_dst;
  assign ackNet_io_in_2_bits_payload_manager_xact_id = T_21585_bits_payload_manager_xact_id;
  assign ackNet_io_in_3_valid = T_21740_valid;
  assign ackNet_io_in_3_bits_header_src = T_21740_bits_header_src;
  assign ackNet_io_in_3_bits_header_dst = T_21740_bits_header_dst;
  assign ackNet_io_in_3_bits_payload_manager_xact_id = T_21740_bits_payload_manager_xact_id;
  assign ackNet_io_out_0_ready = T_20631_ready;
  assign ackNet_io_out_1_ready = T_21246_ready;
  assign ackNet_io_out_2_ready = 1'h0;
  assign ackNet_io_out_3_ready = 1'h0;
  assign T_14149_ready = TileLinkEnqueuer_2_1_io_client_acquire_ready;
  assign T_14149_valid = acqNet_io_out_0_valid;
  assign T_14149_bits_header_src = T_14408;
  assign T_14149_bits_header_dst = acqNet_io_out_0_bits_header_dst;
  assign T_14149_bits_payload_addr_block = acqNet_io_out_0_bits_payload_addr_block;
  assign T_14149_bits_payload_client_xact_id = acqNet_io_out_0_bits_payload_client_xact_id;
  assign T_14149_bits_payload_addr_beat = acqNet_io_out_0_bits_payload_addr_beat;
  assign T_14149_bits_payload_is_builtin_type = acqNet_io_out_0_bits_payload_is_builtin_type;
  assign T_14149_bits_payload_a_type = acqNet_io_out_0_bits_payload_a_type;
  assign T_14149_bits_payload_union = acqNet_io_out_0_bits_payload_union;
  assign T_14149_bits_payload_data = acqNet_io_out_0_bits_payload_data;
  assign T_14407 = acqNet_io_out_0_bits_header_src - 2'h2;
  assign T_14408 = T_14407[1:0];
  assign T_14794_ready = TileLinkEnqueuer_3_1_io_client_acquire_ready;
  assign T_14794_valid = acqNet_io_out_1_valid;
  assign T_14794_bits_header_src = T_15053;
  assign T_14794_bits_header_dst = acqNet_io_out_1_bits_header_dst;
  assign T_14794_bits_payload_addr_block = acqNet_io_out_1_bits_payload_addr_block;
  assign T_14794_bits_payload_client_xact_id = acqNet_io_out_1_bits_payload_client_xact_id;
  assign T_14794_bits_payload_addr_beat = acqNet_io_out_1_bits_payload_addr_beat;
  assign T_14794_bits_payload_is_builtin_type = acqNet_io_out_1_bits_payload_is_builtin_type;
  assign T_14794_bits_payload_a_type = acqNet_io_out_1_bits_payload_a_type;
  assign T_14794_bits_payload_union = acqNet_io_out_1_bits_payload_union;
  assign T_14794_bits_payload_data = acqNet_io_out_1_bits_payload_data;
  assign T_15052 = acqNet_io_out_1_bits_header_src - 2'h2;
  assign T_15053 = T_15052[1:0];
  assign T_15163_ready = acqNet_io_in_2_ready;
  assign T_15163_valid = TileLinkEnqueuer_4_io_manager_acquire_valid;
  assign T_15163_bits_header_src = T_15238;
  assign T_15163_bits_header_dst = TileLinkEnqueuer_4_io_manager_acquire_bits_header_dst;
  assign T_15163_bits_payload_addr_block = TileLinkEnqueuer_4_io_manager_acquire_bits_payload_addr_block;
  assign T_15163_bits_payload_client_xact_id = TileLinkEnqueuer_4_io_manager_acquire_bits_payload_client_xact_id;
  assign T_15163_bits_payload_addr_beat = TileLinkEnqueuer_4_io_manager_acquire_bits_payload_addr_beat;
  assign T_15163_bits_payload_is_builtin_type = TileLinkEnqueuer_4_io_manager_acquire_bits_payload_is_builtin_type;
  assign T_15163_bits_payload_a_type = TileLinkEnqueuer_4_io_manager_acquire_bits_payload_a_type;
  assign T_15163_bits_payload_union = TileLinkEnqueuer_4_io_manager_acquire_bits_payload_union;
  assign T_15163_bits_payload_data = TileLinkEnqueuer_4_io_manager_acquire_bits_payload_data;
  assign T_15237 = TileLinkEnqueuer_4_io_manager_acquire_bits_header_src + 2'h2;
  assign T_15238 = T_15237[1:0];
  assign T_15348_ready = acqNet_io_in_3_ready;
  assign T_15348_valid = TileLinkEnqueuer_1_1_io_manager_acquire_valid;
  assign T_15348_bits_header_src = T_15423;
  assign T_15348_bits_header_dst = TileLinkEnqueuer_1_1_io_manager_acquire_bits_header_dst;
  assign T_15348_bits_payload_addr_block = TileLinkEnqueuer_1_1_io_manager_acquire_bits_payload_addr_block;
  assign T_15348_bits_payload_client_xact_id = TileLinkEnqueuer_1_1_io_manager_acquire_bits_payload_client_xact_id;
  assign T_15348_bits_payload_addr_beat = TileLinkEnqueuer_1_1_io_manager_acquire_bits_payload_addr_beat;
  assign T_15348_bits_payload_is_builtin_type = TileLinkEnqueuer_1_1_io_manager_acquire_bits_payload_is_builtin_type;
  assign T_15348_bits_payload_a_type = TileLinkEnqueuer_1_1_io_manager_acquire_bits_payload_a_type;
  assign T_15348_bits_payload_union = TileLinkEnqueuer_1_1_io_manager_acquire_bits_payload_union;
  assign T_15348_bits_payload_data = TileLinkEnqueuer_1_1_io_manager_acquire_bits_payload_data;
  assign T_15422 = TileLinkEnqueuer_1_1_io_manager_acquire_bits_header_src + 2'h2;
  assign T_15423 = T_15422[1:0];
  assign T_15806_ready = TileLinkEnqueuer_2_1_io_client_release_ready;
  assign T_15806_valid = relNet_io_out_0_valid;
  assign T_15806_bits_header_src = T_16063;
  assign T_15806_bits_header_dst = relNet_io_out_0_bits_header_dst;
  assign T_15806_bits_payload_addr_beat = relNet_io_out_0_bits_payload_addr_beat;
  assign T_15806_bits_payload_addr_block = relNet_io_out_0_bits_payload_addr_block;
  assign T_15806_bits_payload_client_xact_id = relNet_io_out_0_bits_payload_client_xact_id;
  assign T_15806_bits_payload_voluntary = relNet_io_out_0_bits_payload_voluntary;
  assign T_15806_bits_payload_r_type = relNet_io_out_0_bits_payload_r_type;
  assign T_15806_bits_payload_data = relNet_io_out_0_bits_payload_data;
  assign T_16062 = relNet_io_out_0_bits_header_src - 2'h2;
  assign T_16063 = T_16062[1:0];
  assign T_16446_ready = TileLinkEnqueuer_3_1_io_client_release_ready;
  assign T_16446_valid = relNet_io_out_1_valid;
  assign T_16446_bits_header_src = T_16703;
  assign T_16446_bits_header_dst = relNet_io_out_1_bits_header_dst;
  assign T_16446_bits_payload_addr_beat = relNet_io_out_1_bits_payload_addr_beat;
  assign T_16446_bits_payload_addr_block = relNet_io_out_1_bits_payload_addr_block;
  assign T_16446_bits_payload_client_xact_id = relNet_io_out_1_bits_payload_client_xact_id;
  assign T_16446_bits_payload_voluntary = relNet_io_out_1_bits_payload_voluntary;
  assign T_16446_bits_payload_r_type = relNet_io_out_1_bits_payload_r_type;
  assign T_16446_bits_payload_data = relNet_io_out_1_bits_payload_data;
  assign T_16702 = relNet_io_out_1_bits_header_src - 2'h2;
  assign T_16703 = T_16702[1:0];
  assign T_16810_ready = relNet_io_in_2_ready;
  assign T_16810_valid = TileLinkEnqueuer_4_io_manager_release_valid;
  assign T_16810_bits_header_src = T_16883;
  assign T_16810_bits_header_dst = TileLinkEnqueuer_4_io_manager_release_bits_header_dst;
  assign T_16810_bits_payload_addr_beat = TileLinkEnqueuer_4_io_manager_release_bits_payload_addr_beat;
  assign T_16810_bits_payload_addr_block = TileLinkEnqueuer_4_io_manager_release_bits_payload_addr_block;
  assign T_16810_bits_payload_client_xact_id = TileLinkEnqueuer_4_io_manager_release_bits_payload_client_xact_id;
  assign T_16810_bits_payload_voluntary = TileLinkEnqueuer_4_io_manager_release_bits_payload_voluntary;
  assign T_16810_bits_payload_r_type = TileLinkEnqueuer_4_io_manager_release_bits_payload_r_type;
  assign T_16810_bits_payload_data = TileLinkEnqueuer_4_io_manager_release_bits_payload_data;
  assign T_16882 = TileLinkEnqueuer_4_io_manager_release_bits_header_src + 2'h2;
  assign T_16883 = T_16882[1:0];
  assign T_16990_ready = relNet_io_in_3_ready;
  assign T_16990_valid = TileLinkEnqueuer_1_1_io_manager_release_valid;
  assign T_16990_bits_header_src = T_17063;
  assign T_16990_bits_header_dst = TileLinkEnqueuer_1_1_io_manager_release_bits_header_dst;
  assign T_16990_bits_payload_addr_beat = TileLinkEnqueuer_1_1_io_manager_release_bits_payload_addr_beat;
  assign T_16990_bits_payload_addr_block = TileLinkEnqueuer_1_1_io_manager_release_bits_payload_addr_block;
  assign T_16990_bits_payload_client_xact_id = TileLinkEnqueuer_1_1_io_manager_release_bits_payload_client_xact_id;
  assign T_16990_bits_payload_voluntary = TileLinkEnqueuer_1_1_io_manager_release_bits_payload_voluntary;
  assign T_16990_bits_payload_r_type = TileLinkEnqueuer_1_1_io_manager_release_bits_payload_r_type;
  assign T_16990_bits_payload_data = TileLinkEnqueuer_1_1_io_manager_release_bits_payload_data;
  assign T_17062 = TileLinkEnqueuer_1_1_io_manager_release_bits_header_src + 2'h2;
  assign T_17063 = T_17062[1:0];
  assign T_17158_ready = prbNet_io_in_0_ready;
  assign T_17158_valid = TileLinkEnqueuer_2_1_io_client_probe_valid;
  assign T_17158_bits_header_src = TileLinkEnqueuer_2_1_io_client_probe_bits_header_src;
  assign T_17158_bits_header_dst = T_17223;
  assign T_17158_bits_payload_addr_block = TileLinkEnqueuer_2_1_io_client_probe_bits_payload_addr_block;
  assign T_17158_bits_payload_p_type = TileLinkEnqueuer_2_1_io_client_probe_bits_payload_p_type;
  assign T_17222 = TileLinkEnqueuer_2_1_io_client_probe_bits_header_dst + 2'h2;
  assign T_17223 = T_17222[1:0];
  assign T_17318_ready = prbNet_io_in_1_ready;
  assign T_17318_valid = TileLinkEnqueuer_3_1_io_client_probe_valid;
  assign T_17318_bits_header_src = TileLinkEnqueuer_3_1_io_client_probe_bits_header_src;
  assign T_17318_bits_header_dst = T_17383;
  assign T_17318_bits_payload_addr_block = TileLinkEnqueuer_3_1_io_client_probe_bits_payload_addr_block;
  assign T_17318_bits_payload_p_type = TileLinkEnqueuer_3_1_io_client_probe_bits_payload_p_type;
  assign T_17382 = TileLinkEnqueuer_3_1_io_client_probe_bits_header_dst + 2'h2;
  assign T_17383 = T_17382[1:0];
  assign T_17754_ready = TileLinkEnqueuer_4_io_manager_probe_ready;
  assign T_17754_valid = prbNet_io_out_2_valid;
  assign T_17754_bits_header_src = prbNet_io_out_2_bits_header_src;
  assign T_17754_bits_header_dst = T_18003;
  assign T_17754_bits_payload_addr_block = prbNet_io_out_2_bits_payload_addr_block;
  assign T_17754_bits_payload_p_type = prbNet_io_out_2_bits_payload_p_type;
  assign T_18002 = prbNet_io_out_2_bits_header_dst - 2'h2;
  assign T_18003 = T_18002[1:0];
  assign T_18374_ready = TileLinkEnqueuer_1_1_io_manager_probe_ready;
  assign T_18374_valid = prbNet_io_out_3_valid;
  assign T_18374_bits_header_src = prbNet_io_out_3_bits_header_src;
  assign T_18374_bits_header_dst = T_18623;
  assign T_18374_bits_payload_addr_block = prbNet_io_out_3_bits_payload_addr_block;
  assign T_18374_bits_payload_p_type = prbNet_io_out_3_bits_payload_p_type;
  assign T_18622 = prbNet_io_out_3_bits_header_dst - 2'h2;
  assign T_18623 = T_18622[1:0];
  assign T_18730_ready = gntNet_io_in_0_ready;
  assign T_18730_valid = TileLinkEnqueuer_2_1_io_client_grant_valid;
  assign T_18730_bits_header_src = TileLinkEnqueuer_2_1_io_client_grant_bits_header_src;
  assign T_18730_bits_header_dst = T_18803;
  assign T_18730_bits_payload_addr_beat = TileLinkEnqueuer_2_1_io_client_grant_bits_payload_addr_beat;
  assign T_18730_bits_payload_client_xact_id = TileLinkEnqueuer_2_1_io_client_grant_bits_payload_client_xact_id;
  assign T_18730_bits_payload_manager_xact_id = TileLinkEnqueuer_2_1_io_client_grant_bits_payload_manager_xact_id;
  assign T_18730_bits_payload_is_builtin_type = TileLinkEnqueuer_2_1_io_client_grant_bits_payload_is_builtin_type;
  assign T_18730_bits_payload_g_type = TileLinkEnqueuer_2_1_io_client_grant_bits_payload_g_type;
  assign T_18730_bits_payload_data = TileLinkEnqueuer_2_1_io_client_grant_bits_payload_data;
  assign T_18802 = TileLinkEnqueuer_2_1_io_client_grant_bits_header_dst + 2'h2;
  assign T_18803 = T_18802[1:0];
  assign T_18910_ready = gntNet_io_in_1_ready;
  assign T_18910_valid = TileLinkEnqueuer_3_1_io_client_grant_valid;
  assign T_18910_bits_header_src = TileLinkEnqueuer_3_1_io_client_grant_bits_header_src;
  assign T_18910_bits_header_dst = T_18983;
  assign T_18910_bits_payload_addr_beat = TileLinkEnqueuer_3_1_io_client_grant_bits_payload_addr_beat;
  assign T_18910_bits_payload_client_xact_id = TileLinkEnqueuer_3_1_io_client_grant_bits_payload_client_xact_id;
  assign T_18910_bits_payload_manager_xact_id = TileLinkEnqueuer_3_1_io_client_grant_bits_payload_manager_xact_id;
  assign T_18910_bits_payload_is_builtin_type = TileLinkEnqueuer_3_1_io_client_grant_bits_payload_is_builtin_type;
  assign T_18910_bits_payload_g_type = TileLinkEnqueuer_3_1_io_client_grant_bits_payload_g_type;
  assign T_18910_bits_payload_data = TileLinkEnqueuer_3_1_io_client_grant_bits_payload_data;
  assign T_18982 = TileLinkEnqueuer_3_1_io_client_grant_bits_header_dst + 2'h2;
  assign T_18983 = T_18982[1:0];
  assign T_19366_ready = TileLinkEnqueuer_4_io_manager_grant_ready;
  assign T_19366_valid = gntNet_io_out_2_valid;
  assign T_19366_bits_header_src = gntNet_io_out_2_bits_header_src;
  assign T_19366_bits_header_dst = T_19623;
  assign T_19366_bits_payload_addr_beat = gntNet_io_out_2_bits_payload_addr_beat;
  assign T_19366_bits_payload_client_xact_id = gntNet_io_out_2_bits_payload_client_xact_id;
  assign T_19366_bits_payload_manager_xact_id = gntNet_io_out_2_bits_payload_manager_xact_id;
  assign T_19366_bits_payload_is_builtin_type = gntNet_io_out_2_bits_payload_is_builtin_type;
  assign T_19366_bits_payload_g_type = gntNet_io_out_2_bits_payload_g_type;
  assign T_19366_bits_payload_data = gntNet_io_out_2_bits_payload_data;
  assign T_19622 = gntNet_io_out_2_bits_header_dst - 2'h2;
  assign T_19623 = T_19622[1:0];
  assign T_20006_ready = TileLinkEnqueuer_1_1_io_manager_grant_ready;
  assign T_20006_valid = gntNet_io_out_3_valid;
  assign T_20006_bits_header_src = gntNet_io_out_3_bits_header_src;
  assign T_20006_bits_header_dst = T_20263;
  assign T_20006_bits_payload_addr_beat = gntNet_io_out_3_bits_payload_addr_beat;
  assign T_20006_bits_payload_client_xact_id = gntNet_io_out_3_bits_payload_client_xact_id;
  assign T_20006_bits_payload_manager_xact_id = gntNet_io_out_3_bits_payload_manager_xact_id;
  assign T_20006_bits_payload_is_builtin_type = gntNet_io_out_3_bits_payload_is_builtin_type;
  assign T_20006_bits_payload_g_type = gntNet_io_out_3_bits_payload_g_type;
  assign T_20006_bits_payload_data = gntNet_io_out_3_bits_payload_data;
  assign T_20262 = gntNet_io_out_3_bits_header_dst - 2'h2;
  assign T_20263 = T_20262[1:0];
  assign T_20631_ready = TileLinkEnqueuer_2_1_io_client_finish_ready;
  assign T_20631_valid = ackNet_io_out_0_valid;
  assign T_20631_bits_header_src = T_20878;
  assign T_20631_bits_header_dst = ackNet_io_out_0_bits_header_dst;
  assign T_20631_bits_payload_manager_xact_id = ackNet_io_out_0_bits_payload_manager_xact_id;
  assign T_20877 = ackNet_io_out_0_bits_header_src - 2'h2;
  assign T_20878 = T_20877[1:0];
  assign T_21246_ready = TileLinkEnqueuer_3_1_io_client_finish_ready;
  assign T_21246_valid = ackNet_io_out_1_valid;
  assign T_21246_bits_header_src = T_21493;
  assign T_21246_bits_header_dst = ackNet_io_out_1_bits_header_dst;
  assign T_21246_bits_payload_manager_xact_id = ackNet_io_out_1_bits_payload_manager_xact_id;
  assign T_21492 = ackNet_io_out_1_bits_header_src - 2'h2;
  assign T_21493 = T_21492[1:0];
  assign T_21585_ready = ackNet_io_in_2_ready;
  assign T_21585_valid = TileLinkEnqueuer_4_io_manager_finish_valid;
  assign T_21585_bits_header_src = T_21648;
  assign T_21585_bits_header_dst = TileLinkEnqueuer_4_io_manager_finish_bits_header_dst;
  assign T_21585_bits_payload_manager_xact_id = TileLinkEnqueuer_4_io_manager_finish_bits_payload_manager_xact_id;
  assign T_21647 = TileLinkEnqueuer_4_io_manager_finish_bits_header_src + 2'h2;
  assign T_21648 = T_21647[1:0];
  assign T_21740_ready = ackNet_io_in_3_ready;
  assign T_21740_valid = TileLinkEnqueuer_1_1_io_manager_finish_valid;
  assign T_21740_bits_header_src = T_21803;
  assign T_21740_bits_header_dst = TileLinkEnqueuer_1_1_io_manager_finish_bits_header_dst;
  assign T_21740_bits_payload_manager_xact_id = TileLinkEnqueuer_1_1_io_manager_finish_bits_payload_manager_xact_id;
  assign T_21802 = TileLinkEnqueuer_1_1_io_manager_finish_bits_header_src + 2'h2;
  assign T_21803 = T_21802[1:0];
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifndef verilator
      #0.002;
    `endif
  `ifdef RANDOMIZE
  GEN_64 = {1{$random}};
  GEN_0 = GEN_64[1:0];
  `endif
  `ifdef RANDOMIZE
  GEN_65 = {1{$random}};
  GEN_1 = GEN_65[1:0];
  `endif
  `ifdef RANDOMIZE
  GEN_66 = {1{$random}};
  GEN_2 = GEN_66[25:0];
  `endif
  `ifdef RANDOMIZE
  GEN_67 = {1{$random}};
  GEN_3 = GEN_67[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_68 = {1{$random}};
  GEN_4 = GEN_68[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_69 = {1{$random}};
  GEN_5 = GEN_69[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_70 = {1{$random}};
  GEN_6 = GEN_70[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_71 = {1{$random}};
  GEN_7 = GEN_71[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_72 = {2{$random}};
  GEN_8 = GEN_72[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_73 = {1{$random}};
  GEN_9 = GEN_73[1:0];
  `endif
  `ifdef RANDOMIZE
  GEN_74 = {1{$random}};
  GEN_10 = GEN_74[1:0];
  `endif
  `ifdef RANDOMIZE
  GEN_75 = {1{$random}};
  GEN_11 = GEN_75[25:0];
  `endif
  `ifdef RANDOMIZE
  GEN_76 = {1{$random}};
  GEN_12 = GEN_76[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_77 = {1{$random}};
  GEN_13 = GEN_77[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_78 = {1{$random}};
  GEN_14 = GEN_78[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_79 = {1{$random}};
  GEN_15 = GEN_79[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_80 = {1{$random}};
  GEN_16 = GEN_80[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_81 = {2{$random}};
  GEN_17 = GEN_81[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_82 = {1{$random}};
  GEN_18 = GEN_82[1:0];
  `endif
  `ifdef RANDOMIZE
  GEN_83 = {1{$random}};
  GEN_19 = GEN_83[1:0];
  `endif
  `ifdef RANDOMIZE
  GEN_84 = {1{$random}};
  GEN_20 = GEN_84[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_85 = {1{$random}};
  GEN_21 = GEN_85[25:0];
  `endif
  `ifdef RANDOMIZE
  GEN_86 = {1{$random}};
  GEN_22 = GEN_86[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_87 = {1{$random}};
  GEN_23 = GEN_87[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_88 = {1{$random}};
  GEN_24 = GEN_88[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_89 = {2{$random}};
  GEN_25 = GEN_89[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_90 = {1{$random}};
  GEN_26 = GEN_90[1:0];
  `endif
  `ifdef RANDOMIZE
  GEN_91 = {1{$random}};
  GEN_27 = GEN_91[1:0];
  `endif
  `ifdef RANDOMIZE
  GEN_92 = {1{$random}};
  GEN_28 = GEN_92[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_93 = {1{$random}};
  GEN_29 = GEN_93[25:0];
  `endif
  `ifdef RANDOMIZE
  GEN_94 = {1{$random}};
  GEN_30 = GEN_94[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_95 = {1{$random}};
  GEN_31 = GEN_95[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_96 = {1{$random}};
  GEN_32 = GEN_96[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_97 = {2{$random}};
  GEN_33 = GEN_97[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_98 = {1{$random}};
  GEN_34 = GEN_98[1:0];
  `endif
  `ifdef RANDOMIZE
  GEN_99 = {1{$random}};
  GEN_35 = GEN_99[1:0];
  `endif
  `ifdef RANDOMIZE
  GEN_100 = {1{$random}};
  GEN_36 = GEN_100[25:0];
  `endif
  `ifdef RANDOMIZE
  GEN_101 = {1{$random}};
  GEN_37 = GEN_101[1:0];
  `endif
  `ifdef RANDOMIZE
  GEN_102 = {1{$random}};
  GEN_38 = GEN_102[1:0];
  `endif
  `ifdef RANDOMIZE
  GEN_103 = {1{$random}};
  GEN_39 = GEN_103[1:0];
  `endif
  `ifdef RANDOMIZE
  GEN_104 = {1{$random}};
  GEN_40 = GEN_104[25:0];
  `endif
  `ifdef RANDOMIZE
  GEN_105 = {1{$random}};
  GEN_41 = GEN_105[1:0];
  `endif
  `ifdef RANDOMIZE
  GEN_106 = {1{$random}};
  GEN_42 = GEN_106[1:0];
  `endif
  `ifdef RANDOMIZE
  GEN_107 = {1{$random}};
  GEN_43 = GEN_107[1:0];
  `endif
  `ifdef RANDOMIZE
  GEN_108 = {1{$random}};
  GEN_44 = GEN_108[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_109 = {1{$random}};
  GEN_45 = GEN_109[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_110 = {1{$random}};
  GEN_46 = GEN_110[3:0];
  `endif
  `ifdef RANDOMIZE
  GEN_111 = {1{$random}};
  GEN_47 = GEN_111[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_112 = {1{$random}};
  GEN_48 = GEN_112[3:0];
  `endif
  `ifdef RANDOMIZE
  GEN_113 = {2{$random}};
  GEN_49 = GEN_113[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_114 = {1{$random}};
  GEN_50 = GEN_114[1:0];
  `endif
  `ifdef RANDOMIZE
  GEN_115 = {1{$random}};
  GEN_51 = GEN_115[1:0];
  `endif
  `ifdef RANDOMIZE
  GEN_116 = {1{$random}};
  GEN_52 = GEN_116[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_117 = {1{$random}};
  GEN_53 = GEN_117[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_118 = {1{$random}};
  GEN_54 = GEN_118[3:0];
  `endif
  `ifdef RANDOMIZE
  GEN_119 = {1{$random}};
  GEN_55 = GEN_119[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_120 = {1{$random}};
  GEN_56 = GEN_120[3:0];
  `endif
  `ifdef RANDOMIZE
  GEN_121 = {2{$random}};
  GEN_57 = GEN_121[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_122 = {1{$random}};
  GEN_58 = GEN_122[1:0];
  `endif
  `ifdef RANDOMIZE
  GEN_123 = {1{$random}};
  GEN_59 = GEN_123[1:0];
  `endif
  `ifdef RANDOMIZE
  GEN_124 = {1{$random}};
  GEN_60 = GEN_124[3:0];
  `endif
  `ifdef RANDOMIZE
  GEN_125 = {1{$random}};
  GEN_61 = GEN_125[1:0];
  `endif
  `ifdef RANDOMIZE
  GEN_126 = {1{$random}};
  GEN_62 = GEN_126[1:0];
  `endif
  `ifdef RANDOMIZE
  GEN_127 = {1{$random}};
  GEN_63 = GEN_127[3:0];
  `endif
  end
`endif
endmodule
module BufferedBroadcastVoluntaryReleaseTracker(
  input   clk,
  input   reset,
  output  io_inner_acquire_ready,
  input   io_inner_acquire_valid,
  input  [25:0] io_inner_acquire_bits_addr_block,
  input   io_inner_acquire_bits_client_xact_id,
  input  [2:0] io_inner_acquire_bits_addr_beat,
  input   io_inner_acquire_bits_is_builtin_type,
  input  [2:0] io_inner_acquire_bits_a_type,
  input  [11:0] io_inner_acquire_bits_union,
  input  [63:0] io_inner_acquire_bits_data,
  input   io_inner_acquire_bits_client_id,
  input   io_inner_grant_ready,
  output  io_inner_grant_valid,
  output [2:0] io_inner_grant_bits_addr_beat,
  output  io_inner_grant_bits_client_xact_id,
  output [3:0] io_inner_grant_bits_manager_xact_id,
  output  io_inner_grant_bits_is_builtin_type,
  output [3:0] io_inner_grant_bits_g_type,
  output [63:0] io_inner_grant_bits_data,
  output  io_inner_grant_bits_client_id,
  output  io_inner_finish_ready,
  input   io_inner_finish_valid,
  input  [3:0] io_inner_finish_bits_manager_xact_id,
  input   io_inner_probe_ready,
  output  io_inner_probe_valid,
  output [25:0] io_inner_probe_bits_addr_block,
  output [1:0] io_inner_probe_bits_p_type,
  output  io_inner_probe_bits_client_id,
  output  io_inner_release_ready,
  input   io_inner_release_valid,
  input  [2:0] io_inner_release_bits_addr_beat,
  input  [25:0] io_inner_release_bits_addr_block,
  input   io_inner_release_bits_client_xact_id,
  input   io_inner_release_bits_voluntary,
  input  [2:0] io_inner_release_bits_r_type,
  input  [63:0] io_inner_release_bits_data,
  input   io_inner_release_bits_client_id,
  input   io_incoherent_0,
  input   io_outer_acquire_ready,
  output  io_outer_acquire_valid,
  output [25:0] io_outer_acquire_bits_addr_block,
  output [3:0] io_outer_acquire_bits_client_xact_id,
  output [2:0] io_outer_acquire_bits_addr_beat,
  output  io_outer_acquire_bits_is_builtin_type,
  output [2:0] io_outer_acquire_bits_a_type,
  output [11:0] io_outer_acquire_bits_union,
  output [63:0] io_outer_acquire_bits_data,
  output  io_outer_probe_ready,
  input   io_outer_probe_valid,
  input  [25:0] io_outer_probe_bits_addr_block,
  input  [1:0] io_outer_probe_bits_p_type,
  input   io_outer_release_ready,
  output  io_outer_release_valid,
  output [2:0] io_outer_release_bits_addr_beat,
  output [25:0] io_outer_release_bits_addr_block,
  output [3:0] io_outer_release_bits_client_xact_id,
  output  io_outer_release_bits_voluntary,
  output [2:0] io_outer_release_bits_r_type,
  output [63:0] io_outer_release_bits_data,
  output  io_outer_grant_ready,
  input   io_outer_grant_valid,
  input  [2:0] io_outer_grant_bits_addr_beat,
  input  [3:0] io_outer_grant_bits_client_xact_id,
  input   io_outer_grant_bits_manager_xact_id,
  input   io_outer_grant_bits_is_builtin_type,
  input  [3:0] io_outer_grant_bits_g_type,
  input  [63:0] io_outer_grant_bits_data,
  input   io_outer_grant_bits_manager_id,
  input   io_outer_finish_ready,
  output  io_outer_finish_valid,
  output  io_outer_finish_bits_manager_xact_id,
  output  io_outer_finish_bits_manager_id,
  output  io_alloc_iacq_matches,
  output  io_alloc_iacq_can,
  input   io_alloc_iacq_should,
  output  io_alloc_irel_matches,
  output  io_alloc_irel_can,
  input   io_alloc_irel_should,
  output  io_alloc_oprb_matches,
  output  io_alloc_oprb_can,
  input   io_alloc_oprb_should
);
  wire  all_pending_done;
  reg [3:0] state;
  reg [31:0] GEN_63;
  reg [25:0] xact_addr_block;
  reg [31:0] GEN_64;
  reg [2:0] xact_vol_ir_r_type;
  reg [31:0] GEN_65;
  reg  xact_vol_ir_src;
  reg [31:0] GEN_66;
  reg  xact_vol_ir_client_xact_id;
  reg [31:0] GEN_67;
  reg [7:0] pending_irel_data;
  reg [31:0] GEN_68;
  wire  vol_ignt_counter_pending;
  wire [2:0] vol_ignt_counter_up_idx;
  wire  vol_ignt_counter_up_done;
  wire [2:0] vol_ignt_counter_down_idx;
  wire  vol_ignt_counter_down_done;
  reg  pending_orel_send;
  reg [31:0] GEN_69;
  reg [7:0] pending_orel_data;
  reg [31:0] GEN_70;
  wire  vol_ognt_counter_pending;
  wire [2:0] vol_ognt_counter_up_idx;
  wire  vol_ognt_counter_up_done;
  wire [2:0] vol_ognt_counter_down_idx;
  wire  vol_ognt_counter_down_done;
  wire  T_83;
  wire  T_84;
  wire  pending_orel;
  wire  T_110_sharers;
  wire [1:0] T_162_state;
  wire  coh_inner_sharers;
  wire [1:0] coh_outer_state;
  wire  T_1593;
  wire  T_1594;
  wire  T_1595;
  wire  T_1596;
  wire  T_1598;
  wire  T_1599;
  wire  T_1601;
  wire  T_1602;
  wire  T_1604;
  wire [63:0] T_1618_0;
  wire [63:0] T_1618_1;
  wire [63:0] T_1618_2;
  wire [63:0] T_1618_3;
  wire [63:0] T_1618_4;
  wire [63:0] T_1618_5;
  wire [63:0] T_1618_6;
  wire [63:0] T_1618_7;
  reg [63:0] data_buffer_0;
  reg [63:0] GEN_71;
  reg [63:0] data_buffer_1;
  reg [63:0] GEN_72;
  reg [63:0] data_buffer_2;
  reg [63:0] GEN_73;
  reg [63:0] data_buffer_3;
  reg [63:0] GEN_74;
  reg [63:0] data_buffer_4;
  reg [63:0] GEN_75;
  reg [63:0] data_buffer_5;
  reg [63:0] GEN_76;
  reg [63:0] data_buffer_6;
  reg [63:0] GEN_77;
  reg [63:0] data_buffer_7;
  reg [63:0] GEN_78;
  wire  T_1626;
  wire  T_1627;
  wire  T_1628;
  wire  T_1630;
  wire  T_1631;
  wire  T_1633;
  wire  T_1634;
  wire  T_1641;
  wire  T_1645;
  wire  T_1646;
  wire  T_1651;
  wire  T_1653;
  wire  T_1654;
  wire  T_1655;
  wire  T_1656;
  wire  T_1657;
  wire  T_1659;
  reg [2:0] T_1661;
  reg [31:0] GEN_79;
  wire  T_1663;
  wire [3:0] T_1665;
  wire [2:0] T_1666;
  wire [2:0] GEN_2;
  wire  T_1667;
  wire [2:0] T_1668;
  wire  T_1669;
  wire  T_1670;
  wire  T_1673;
  wire  T_1674;
  wire  T_1675;
  wire  T_1676;
  wire [2:0] T_1684_0;
  wire [3:0] GEN_51;
  wire  T_1686;
  wire  T_1688;
  wire  T_1689;
  wire  T_1690;
  wire  T_1692;
  reg [2:0] T_1694;
  reg [31:0] GEN_80;
  wire  T_1696;
  wire [3:0] T_1698;
  wire [2:0] T_1699;
  wire [2:0] GEN_3;
  wire  T_1700;
  wire [2:0] T_1701;
  wire  T_1702;
  reg  T_1704;
  reg [31:0] GEN_81;
  wire  T_1706;
  wire  T_1707;
  wire [1:0] T_1709;
  wire  T_1710;
  wire  GEN_4;
  wire  T_1712;
  wire  T_1713;
  wire [1:0] T_1715;
  wire  T_1716;
  wire  GEN_5;
  wire  T_1718;
  wire  T_1720;
  wire  T_1721;
  wire [25:0] GEN_6;
  wire [7:0] GEN_7;
  wire [3:0] GEN_8;
  wire  T_1729;
  wire  T_1731;
  wire  T_1732;
  wire  T_1734;
  wire  T_1735;
  wire  T_1736;
  wire  T_1745;
  wire  T_1747;
  wire  T_1748;
  wire  T_1762;
  wire [7:0] T_1766;
  wire [7:0] T_1767;
  wire [7:0] T_1769;
  wire [7:0] T_1770;
  wire [7:0] T_1771;
  wire [7:0] T_1773;
  wire [2:0] GEN_9;
  wire  GEN_10;
  wire  GEN_11;
  wire [7:0] GEN_12;
  wire  T_1775;
  wire [7:0] T_1792;
  wire [7:0] GEN_13;
  wire [2:0] GEN_14;
  wire  GEN_15;
  wire  GEN_16;
  wire [7:0] GEN_17;
  wire  T_1793;
  wire  T_1794;
  wire  T_1795;
  wire  T_1796;
  wire  T_1797;
  wire  T_1798;
  wire  T_1799;
  wire  T_1800;
  wire  T_1803;
  wire  T_1805;
  wire  T_1806;
  wire [2:0] T_1841_addr_beat;
  wire [25:0] T_1841_addr_block;
  wire  T_1841_client_xact_id;
  wire  T_1841_voluntary;
  wire [2:0] T_1841_r_type;
  wire [63:0] T_1841_data;
  wire  T_1841_client_id;
  wire [2:0] T_1908_addr_beat;
  wire  T_1908_client_xact_id;
  wire [3:0] T_1908_manager_xact_id;
  wire  T_1908_is_builtin_type;
  wire [3:0] T_1908_g_type;
  wire [63:0] T_1908_data;
  wire  T_1908_client_id;
  wire  T_1949;
  wire [63:0] GEN_0;
  wire [63:0] GEN_18;
  wire [63:0] GEN_19;
  wire [63:0] GEN_20;
  wire [63:0] GEN_21;
  wire [63:0] GEN_22;
  wire [63:0] GEN_23;
  wire [63:0] GEN_24;
  wire [63:0] GEN_25;
  wire [63:0] GEN_27;
  wire [63:0] GEN_28;
  wire [63:0] GEN_29;
  wire [63:0] GEN_30;
  wire [63:0] GEN_31;
  wire [63:0] GEN_32;
  wire [63:0] GEN_33;
  wire [63:0] GEN_34;
  wire [1:0] T_1981_state;
  wire  T_2009;
  wire [7:0] T_2025;
  wire [7:0] T_2026;
  wire  T_2028;
  wire  T_2029;
  wire  T_2030;
  wire  T_2031;
  wire  T_2032;
  wire  T_2033;
  wire  T_2034;
  wire [7:0] T_2038;
  wire [7:0] T_2039;
  wire [7:0] T_2041;
  wire [7:0] T_2042;
  wire [7:0] T_2043;
  wire [7:0] T_2044;
  wire [7:0] GEN_35;
  wire  GEN_36;
  wire  GEN_37;
  wire  T_2054;
  wire  T_2062;
  reg [2:0] T_2064;
  reg [31:0] GEN_82;
  wire  T_2066;
  wire [3:0] T_2068;
  wire [2:0] T_2069;
  wire [2:0] GEN_38;
  wire  T_2070;
  wire [2:0] T_2071;
  wire  T_2072;
  wire  T_2073;
  wire  T_2075;
  wire  T_2076;
  wire  T_2077;
  wire [2:0] T_2085_0;
  wire [3:0] GEN_52;
  wire  T_2087;
  wire  T_2089;
  wire  T_2091;
  reg [2:0] T_2093;
  reg [31:0] GEN_83;
  wire  T_2095;
  wire [3:0] T_2097;
  wire [2:0] T_2098;
  wire [2:0] GEN_39;
  wire  T_2099;
  wire [2:0] T_2100;
  wire  T_2101;
  reg  T_2103;
  reg [31:0] GEN_84;
  wire  T_2105;
  wire  T_2106;
  wire [1:0] T_2108;
  wire  T_2109;
  wire  GEN_40;
  wire  T_2111;
  wire  T_2112;
  wire [1:0] T_2114;
  wire  T_2115;
  wire  GEN_41;
  wire  T_2117;
  wire [7:0] T_2124;
  wire  T_2125;
  wire  T_2126;
  wire  T_2127;
  wire  T_2140;
  wire [2:0] T_2141;
  wire [2:0] T_2177_addr_beat;
  wire [25:0] T_2177_addr_block;
  wire [3:0] T_2177_client_xact_id;
  wire  T_2177_voluntary;
  wire [2:0] T_2177_r_type;
  wire [63:0] T_2177_data;
  wire [63:0] GEN_1;
  wire [63:0] GEN_42;
  wire [63:0] GEN_43;
  wire [63:0] GEN_44;
  wire [63:0] GEN_45;
  wire [63:0] GEN_46;
  wire [63:0] GEN_47;
  wire [63:0] GEN_48;
  wire  T_2207;
  wire  T_2208;
  wire  T_2209;
  wire  T_2211;
  wire  T_2213;
  wire [3:0] GEN_50;
  reg [25:0] GEN_26;
  reg [31:0] GEN_85;
  reg [1:0] GEN_49;
  reg [31:0] GEN_86;
  reg  GEN_53;
  reg [31:0] GEN_87;
  reg [25:0] GEN_54;
  reg [31:0] GEN_88;
  reg [3:0] GEN_55;
  reg [31:0] GEN_89;
  reg [2:0] GEN_56;
  reg [31:0] GEN_90;
  reg  GEN_57;
  reg [31:0] GEN_91;
  reg [2:0] GEN_58;
  reg [31:0] GEN_92;
  reg [11:0] GEN_59;
  reg [31:0] GEN_93;
  reg [63:0] GEN_60;
  reg [63:0] GEN_94;
  reg  GEN_61;
  reg [31:0] GEN_95;
  reg  GEN_62;
  reg [31:0] GEN_96;
  assign io_inner_acquire_ready = 1'h0;
  assign io_inner_grant_valid = T_1806;
  assign io_inner_grant_bits_addr_beat = T_1908_addr_beat;
  assign io_inner_grant_bits_client_xact_id = T_1908_client_xact_id;
  assign io_inner_grant_bits_manager_xact_id = T_1908_manager_xact_id;
  assign io_inner_grant_bits_is_builtin_type = T_1908_is_builtin_type;
  assign io_inner_grant_bits_g_type = T_1908_g_type;
  assign io_inner_grant_bits_data = T_1908_data;
  assign io_inner_grant_bits_client_id = T_1908_client_id;
  assign io_inner_finish_ready = 1'h0;
  assign io_inner_probe_valid = 1'h0;
  assign io_inner_probe_bits_addr_block = GEN_26;
  assign io_inner_probe_bits_p_type = GEN_49;
  assign io_inner_probe_bits_client_id = GEN_53;
  assign io_inner_release_ready = T_1949;
  assign io_outer_acquire_valid = 1'h0;
  assign io_outer_acquire_bits_addr_block = GEN_54;
  assign io_outer_acquire_bits_client_xact_id = GEN_55;
  assign io_outer_acquire_bits_addr_beat = GEN_56;
  assign io_outer_acquire_bits_is_builtin_type = GEN_57;
  assign io_outer_acquire_bits_a_type = GEN_58;
  assign io_outer_acquire_bits_union = GEN_59;
  assign io_outer_acquire_bits_data = GEN_60;
  assign io_outer_probe_ready = 1'h0;
  assign io_outer_release_valid = T_2127;
  assign io_outer_release_bits_addr_beat = T_2177_addr_beat;
  assign io_outer_release_bits_addr_block = T_2177_addr_block;
  assign io_outer_release_bits_client_xact_id = T_2177_client_xact_id;
  assign io_outer_release_bits_voluntary = T_2177_voluntary;
  assign io_outer_release_bits_r_type = T_2177_r_type;
  assign io_outer_release_bits_data = T_2177_data;
  assign io_outer_grant_ready = vol_ognt_counter_pending;
  assign io_outer_finish_valid = 1'h0;
  assign io_outer_finish_bits_manager_xact_id = GEN_61;
  assign io_outer_finish_bits_manager_id = GEN_62;
  assign io_alloc_iacq_matches = T_1628;
  assign io_alloc_iacq_can = 1'h0;
  assign io_alloc_irel_matches = T_1631;
  assign io_alloc_irel_can = T_1593;
  assign io_alloc_oprb_matches = T_1634;
  assign io_alloc_oprb_can = 1'h0;
  assign all_pending_done = T_2211;
  assign vol_ignt_counter_pending = T_1718;
  assign vol_ignt_counter_up_idx = T_1668;
  assign vol_ignt_counter_up_done = T_1669;
  assign vol_ignt_counter_down_idx = T_1701;
  assign vol_ignt_counter_down_done = T_1702;
  assign vol_ognt_counter_pending = T_2117;
  assign vol_ognt_counter_up_idx = T_2071;
  assign vol_ognt_counter_up_done = T_2072;
  assign vol_ognt_counter_down_idx = T_2100;
  assign vol_ognt_counter_down_done = T_2101;
  assign T_83 = pending_orel_data != 8'h0;
  assign T_84 = pending_orel_send | T_83;
  assign pending_orel = T_84 | vol_ognt_counter_pending;
  assign T_110_sharers = 1'h0;
  assign T_162_state = 2'h0;
  assign coh_inner_sharers = T_110_sharers;
  assign coh_outer_state = T_162_state;
  assign T_1593 = state == 4'h0;
  assign T_1594 = io_inner_release_ready & io_inner_release_valid;
  assign T_1595 = T_1593 & T_1594;
  assign T_1596 = T_1595 & io_alloc_irel_should;
  assign T_1598 = io_inner_release_bits_voluntary == 1'h0;
  assign T_1599 = T_1596 & T_1598;
  assign T_1601 = T_1599 == 1'h0;
  assign T_1602 = T_1601 | reset;
  assign T_1604 = T_1602 == 1'h0;
  assign T_1618_0 = 64'h0;
  assign T_1618_1 = 64'h0;
  assign T_1618_2 = 64'h0;
  assign T_1618_3 = 64'h0;
  assign T_1618_4 = 64'h0;
  assign T_1618_5 = 64'h0;
  assign T_1618_6 = 64'h0;
  assign T_1618_7 = 64'h0;
  assign T_1626 = state != 4'h0;
  assign T_1627 = io_inner_acquire_bits_addr_block == xact_addr_block;
  assign T_1628 = T_1626 & T_1627;
  assign T_1630 = io_inner_release_bits_addr_block == xact_addr_block;
  assign T_1631 = T_1626 & T_1630;
  assign T_1633 = io_outer_probe_bits_addr_block == xact_addr_block;
  assign T_1634 = T_1626 & T_1633;
  assign T_1641 = pending_orel | vol_ognt_counter_pending;
  assign T_1645 = T_1593 ? io_alloc_irel_should : io_alloc_irel_matches;
  assign T_1646 = T_1645 & io_inner_release_bits_voluntary;
  assign T_1651 = T_1594 & T_1646;
  assign T_1653 = io_inner_release_bits_r_type == 3'h0;
  assign T_1654 = io_inner_release_bits_r_type == 3'h1;
  assign T_1655 = io_inner_release_bits_r_type == 3'h2;
  assign T_1656 = T_1653 | T_1654;
  assign T_1657 = T_1656 | T_1655;
  assign T_1659 = T_1651 & T_1657;
  assign T_1663 = T_1661 == 3'h7;
  assign T_1665 = T_1661 + 3'h1;
  assign T_1666 = T_1665[2:0];
  assign GEN_2 = T_1659 ? T_1666 : T_1661;
  assign T_1667 = T_1659 & T_1663;
  assign T_1668 = T_1657 ? T_1661 : 3'h0;
  assign T_1669 = T_1657 ? T_1667 : T_1651;
  assign T_1670 = io_inner_grant_ready & io_inner_grant_valid;
  assign T_1673 = io_inner_grant_bits_g_type == 4'h0;
  assign T_1674 = io_inner_grant_bits_is_builtin_type & T_1673;
  assign T_1675 = T_1626 & T_1674;
  assign T_1676 = T_1670 & T_1675;
  assign T_1684_0 = 3'h5;
  assign GEN_51 = {{1'd0}, T_1684_0};
  assign T_1686 = io_inner_grant_bits_g_type == GEN_51;
  assign T_1688 = io_inner_grant_bits_g_type == 4'h1;
  assign T_1689 = T_1673 | T_1688;
  assign T_1690 = io_inner_grant_bits_is_builtin_type ? T_1686 : T_1689;
  assign T_1692 = T_1676 & T_1690;
  assign T_1696 = T_1694 == 3'h7;
  assign T_1698 = T_1694 + 3'h1;
  assign T_1699 = T_1698[2:0];
  assign GEN_3 = T_1692 ? T_1699 : T_1694;
  assign T_1700 = T_1692 & T_1696;
  assign T_1701 = T_1690 ? T_1694 : 3'h0;
  assign T_1702 = T_1690 ? T_1700 : T_1676;
  assign T_1706 = T_1702 == 1'h0;
  assign T_1707 = T_1669 & T_1706;
  assign T_1709 = T_1704 + 1'h1;
  assign T_1710 = T_1709[0:0];
  assign GEN_4 = T_1707 ? T_1710 : T_1704;
  assign T_1712 = T_1669 == 1'h0;
  assign T_1713 = T_1702 & T_1712;
  assign T_1715 = T_1704 - 1'h1;
  assign T_1716 = T_1715[0:0];
  assign GEN_5 = T_1713 ? T_1716 : GEN_4;
  assign T_1718 = T_1704 > 1'h0;
  assign T_1720 = T_1593 & io_alloc_irel_should;
  assign T_1721 = T_1720 & io_inner_release_valid;
  assign GEN_6 = T_1721 ? io_inner_release_bits_addr_block : xact_addr_block;
  assign GEN_7 = T_1721 ? 8'hff : pending_irel_data;
  assign GEN_8 = T_1721 ? 4'h7 : state;
  assign T_1729 = T_1630 & io_inner_release_bits_voluntary;
  assign T_1731 = pending_irel_data != 8'h0;
  assign T_1732 = T_1729 & T_1731;
  assign T_1734 = T_1732 & io_inner_release_valid;
  assign T_1735 = T_1721 | T_1734;
  assign T_1736 = T_1735 & io_inner_release_ready;
  assign T_1745 = T_1657 == 1'h0;
  assign T_1747 = io_inner_release_bits_addr_beat == 3'h0;
  assign T_1748 = T_1745 | T_1747;
  assign T_1762 = T_1594 & T_1657;
  assign T_1766 = T_1762 ? 8'hff : 8'h0;
  assign T_1767 = ~ T_1766;
  assign T_1769 = 8'h1 << io_inner_release_bits_addr_beat;
  assign T_1770 = ~ T_1769;
  assign T_1771 = T_1767 | T_1770;
  assign T_1773 = T_1657 ? T_1771 : 8'h0;
  assign GEN_9 = T_1748 ? io_inner_release_bits_r_type : xact_vol_ir_r_type;
  assign GEN_10 = T_1748 ? io_inner_release_bits_client_id : xact_vol_ir_src;
  assign GEN_11 = T_1748 ? io_inner_release_bits_client_xact_id : xact_vol_ir_client_xact_id;
  assign GEN_12 = T_1748 ? T_1773 : GEN_7;
  assign T_1775 = T_1748 == 1'h0;
  assign T_1792 = pending_irel_data & T_1771;
  assign GEN_13 = T_1775 ? T_1792 : GEN_12;
  assign GEN_14 = T_1736 ? GEN_9 : xact_vol_ir_r_type;
  assign GEN_15 = T_1736 ? GEN_10 : xact_vol_ir_src;
  assign GEN_16 = T_1736 ? GEN_11 : xact_vol_ir_client_xact_id;
  assign GEN_17 = T_1736 ? GEN_13 : GEN_7;
  assign T_1793 = state == 4'h3;
  assign T_1794 = state == 4'h4;
  assign T_1795 = state == 4'h5;
  assign T_1796 = state == 4'h7;
  assign T_1797 = T_1793 | T_1794;
  assign T_1798 = T_1797 | T_1795;
  assign T_1799 = T_1798 | T_1796;
  assign T_1800 = T_1799 & vol_ignt_counter_pending;
  assign T_1803 = T_1731 | T_1641;
  assign T_1805 = T_1803 == 1'h0;
  assign T_1806 = T_1800 & T_1805;
  assign T_1841_addr_beat = 3'h0;
  assign T_1841_addr_block = xact_addr_block;
  assign T_1841_client_xact_id = xact_vol_ir_client_xact_id;
  assign T_1841_voluntary = 1'h1;
  assign T_1841_r_type = xact_vol_ir_r_type;
  assign T_1841_data = 64'h0;
  assign T_1841_client_id = xact_vol_ir_src;
  assign T_1908_addr_beat = 3'h0;
  assign T_1908_client_xact_id = T_1841_client_xact_id;
  assign T_1908_manager_xact_id = 4'h0;
  assign T_1908_is_builtin_type = 1'h1;
  assign T_1908_g_type = 4'h0;
  assign T_1908_data = 64'h0;
  assign T_1908_client_id = T_1841_client_id;
  assign T_1949 = T_1593 | T_1732;
  assign GEN_0 = io_inner_release_bits_data;
  assign GEN_18 = 3'h0 == io_inner_release_bits_addr_beat ? GEN_0 : data_buffer_0;
  assign GEN_19 = 3'h1 == io_inner_release_bits_addr_beat ? GEN_0 : data_buffer_1;
  assign GEN_20 = 3'h2 == io_inner_release_bits_addr_beat ? GEN_0 : data_buffer_2;
  assign GEN_21 = 3'h3 == io_inner_release_bits_addr_beat ? GEN_0 : data_buffer_3;
  assign GEN_22 = 3'h4 == io_inner_release_bits_addr_beat ? GEN_0 : data_buffer_4;
  assign GEN_23 = 3'h5 == io_inner_release_bits_addr_beat ? GEN_0 : data_buffer_5;
  assign GEN_24 = 3'h6 == io_inner_release_bits_addr_beat ? GEN_0 : data_buffer_6;
  assign GEN_25 = 3'h7 == io_inner_release_bits_addr_beat ? GEN_0 : data_buffer_7;
  assign GEN_27 = T_1594 ? GEN_18 : data_buffer_0;
  assign GEN_28 = T_1594 ? GEN_19 : data_buffer_1;
  assign GEN_29 = T_1594 ? GEN_20 : data_buffer_2;
  assign GEN_30 = T_1594 ? GEN_21 : data_buffer_3;
  assign GEN_31 = T_1594 ? GEN_22 : data_buffer_4;
  assign GEN_32 = T_1594 ? GEN_23 : data_buffer_5;
  assign GEN_33 = T_1594 ? GEN_24 : data_buffer_6;
  assign GEN_34 = T_1594 ? GEN_25 : data_buffer_7;
  assign T_1981_state = 2'h2;
  assign T_2009 = T_1626 | io_alloc_irel_should;
  assign T_2025 = T_1766 & T_1769;
  assign T_2026 = pending_orel_data | T_2025;
  assign T_2028 = io_outer_release_ready & io_outer_release_valid;
  assign T_2029 = io_outer_release_bits_r_type == 3'h0;
  assign T_2030 = io_outer_release_bits_r_type == 3'h1;
  assign T_2031 = io_outer_release_bits_r_type == 3'h2;
  assign T_2032 = T_2029 | T_2030;
  assign T_2033 = T_2032 | T_2031;
  assign T_2034 = T_2028 & T_2033;
  assign T_2038 = T_2034 ? 8'hff : 8'h0;
  assign T_2039 = ~ T_2038;
  assign T_2041 = 8'h1 << io_outer_release_bits_addr_beat;
  assign T_2042 = ~ T_2041;
  assign T_2043 = T_2039 | T_2042;
  assign T_2044 = T_2026 & T_2043;
  assign GEN_35 = T_2009 ? T_2044 : pending_orel_data;
  assign GEN_36 = T_1721 ? 1'h1 : pending_orel_send;
  assign GEN_37 = T_2028 ? 1'h0 : GEN_36;
  assign T_2054 = T_2028 & io_outer_release_bits_voluntary;
  assign T_2062 = T_2054 & T_2033;
  assign T_2066 = T_2064 == 3'h7;
  assign T_2068 = T_2064 + 3'h1;
  assign T_2069 = T_2068[2:0];
  assign GEN_38 = T_2062 ? T_2069 : T_2064;
  assign T_2070 = T_2062 & T_2066;
  assign T_2071 = T_2033 ? T_2064 : 3'h0;
  assign T_2072 = T_2033 ? T_2070 : T_2054;
  assign T_2073 = io_outer_grant_ready & io_outer_grant_valid;
  assign T_2075 = io_outer_grant_bits_g_type == 4'h0;
  assign T_2076 = io_outer_grant_bits_is_builtin_type & T_2075;
  assign T_2077 = T_2073 & T_2076;
  assign T_2085_0 = 3'h5;
  assign GEN_52 = {{1'd0}, T_2085_0};
  assign T_2087 = io_outer_grant_bits_g_type == GEN_52;
  assign T_2089 = io_outer_grant_bits_is_builtin_type ? T_2087 : T_2075;
  assign T_2091 = T_2077 & T_2089;
  assign T_2095 = T_2093 == 3'h7;
  assign T_2097 = T_2093 + 3'h1;
  assign T_2098 = T_2097[2:0];
  assign GEN_39 = T_2091 ? T_2098 : T_2093;
  assign T_2099 = T_2091 & T_2095;
  assign T_2100 = T_2089 ? T_2093 : 3'h0;
  assign T_2101 = T_2089 ? T_2099 : T_2077;
  assign T_2105 = T_2101 == 1'h0;
  assign T_2106 = T_2072 & T_2105;
  assign T_2108 = T_2103 + 1'h1;
  assign T_2109 = T_2108[0:0];
  assign GEN_40 = T_2106 ? T_2109 : T_2103;
  assign T_2111 = T_2072 == 1'h0;
  assign T_2112 = T_2101 & T_2111;
  assign T_2114 = T_2103 - 1'h1;
  assign T_2115 = T_2114[0:0];
  assign GEN_41 = T_2112 ? T_2115 : GEN_40;
  assign T_2117 = T_2103 > 1'h0;
  assign T_2124 = pending_orel_data >> vol_ognt_counter_up_idx;
  assign T_2125 = T_2124[0];
  assign T_2126 = T_2033 ? T_2125 : pending_orel_send;
  assign T_2127 = T_1796 & T_2126;
  assign T_2140 = T_1981_state == 2'h2;
  assign T_2141 = T_2140 ? 3'h0 : 3'h3;
  assign T_2177_addr_beat = vol_ognt_counter_up_idx;
  assign T_2177_addr_block = xact_addr_block;
  assign T_2177_client_xact_id = 4'h0;
  assign T_2177_voluntary = 1'h1;
  assign T_2177_r_type = T_2141;
  assign T_2177_data = GEN_1;
  assign GEN_1 = GEN_48;
  assign GEN_42 = 3'h1 == vol_ognt_counter_up_idx ? data_buffer_1 : data_buffer_0;
  assign GEN_43 = 3'h2 == vol_ognt_counter_up_idx ? data_buffer_2 : GEN_42;
  assign GEN_44 = 3'h3 == vol_ognt_counter_up_idx ? data_buffer_3 : GEN_43;
  assign GEN_45 = 3'h4 == vol_ognt_counter_up_idx ? data_buffer_4 : GEN_44;
  assign GEN_46 = 3'h5 == vol_ognt_counter_up_idx ? data_buffer_5 : GEN_45;
  assign GEN_47 = 3'h6 == vol_ognt_counter_up_idx ? data_buffer_6 : GEN_46;
  assign GEN_48 = 3'h7 == vol_ognt_counter_up_idx ? data_buffer_7 : GEN_47;
  assign T_2207 = T_1731 | vol_ignt_counter_pending;
  assign T_2208 = T_2207 | pending_orel;
  assign T_2209 = T_2208 | vol_ognt_counter_pending;
  assign T_2211 = T_2209 == 1'h0;
  assign T_2213 = T_1796 & all_pending_done;
  assign GEN_50 = T_2213 ? 4'h0 : GEN_8;
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifndef verilator
      #0.002;
    `endif
  `ifdef RANDOMIZE
  GEN_63 = {1{$random}};
  state = GEN_63[3:0];
  `endif
  `ifdef RANDOMIZE
  GEN_64 = {1{$random}};
  xact_addr_block = GEN_64[25:0];
  `endif
  `ifdef RANDOMIZE
  GEN_65 = {1{$random}};
  xact_vol_ir_r_type = GEN_65[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_66 = {1{$random}};
  xact_vol_ir_src = GEN_66[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_67 = {1{$random}};
  xact_vol_ir_client_xact_id = GEN_67[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_68 = {1{$random}};
  pending_irel_data = GEN_68[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_69 = {1{$random}};
  pending_orel_send = GEN_69[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_70 = {1{$random}};
  pending_orel_data = GEN_70[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_71 = {2{$random}};
  data_buffer_0 = GEN_71[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_72 = {2{$random}};
  data_buffer_1 = GEN_72[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_73 = {2{$random}};
  data_buffer_2 = GEN_73[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_74 = {2{$random}};
  data_buffer_3 = GEN_74[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_75 = {2{$random}};
  data_buffer_4 = GEN_75[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_76 = {2{$random}};
  data_buffer_5 = GEN_76[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_77 = {2{$random}};
  data_buffer_6 = GEN_77[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_78 = {2{$random}};
  data_buffer_7 = GEN_78[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_79 = {1{$random}};
  T_1661 = GEN_79[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_80 = {1{$random}};
  T_1694 = GEN_80[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_81 = {1{$random}};
  T_1704 = GEN_81[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_82 = {1{$random}};
  T_2064 = GEN_82[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_83 = {1{$random}};
  T_2093 = GEN_83[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_84 = {1{$random}};
  T_2103 = GEN_84[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_85 = {1{$random}};
  GEN_26 = GEN_85[25:0];
  `endif
  `ifdef RANDOMIZE
  GEN_86 = {1{$random}};
  GEN_49 = GEN_86[1:0];
  `endif
  `ifdef RANDOMIZE
  GEN_87 = {1{$random}};
  GEN_53 = GEN_87[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_88 = {1{$random}};
  GEN_54 = GEN_88[25:0];
  `endif
  `ifdef RANDOMIZE
  GEN_89 = {1{$random}};
  GEN_55 = GEN_89[3:0];
  `endif
  `ifdef RANDOMIZE
  GEN_90 = {1{$random}};
  GEN_56 = GEN_90[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_91 = {1{$random}};
  GEN_57 = GEN_91[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_92 = {1{$random}};
  GEN_58 = GEN_92[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_93 = {1{$random}};
  GEN_59 = GEN_93[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_94 = {2{$random}};
  GEN_60 = GEN_94[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_95 = {1{$random}};
  GEN_61 = GEN_95[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_96 = {1{$random}};
  GEN_62 = GEN_96[0:0];
  `endif
  end
`endif
  always @(posedge clk) begin
    if(reset) begin
      state <= 4'h0;
    end else begin
      if(T_2213) begin
        state <= 4'h0;
      end else begin
        if(T_1721) begin
          state <= 4'h7;
        end
      end
    end
    if(reset) begin
      xact_addr_block <= 26'h0;
    end else begin
      if(T_1721) begin
        xact_addr_block <= io_inner_release_bits_addr_block;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_1736) begin
        if(T_1748) begin
          xact_vol_ir_r_type <= io_inner_release_bits_r_type;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_1736) begin
        if(T_1748) begin
          xact_vol_ir_src <= io_inner_release_bits_client_id;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_1736) begin
        if(T_1748) begin
          xact_vol_ir_client_xact_id <= io_inner_release_bits_client_xact_id;
        end
      end
    end
    if(reset) begin
      pending_irel_data <= 8'h0;
    end else begin
      if(T_1736) begin
        if(T_1775) begin
          pending_irel_data <= T_1792;
        end else begin
          if(T_1748) begin
            if(T_1657) begin
              pending_irel_data <= T_1771;
            end else begin
              pending_irel_data <= 8'h0;
            end
          end else begin
            if(T_1721) begin
              pending_irel_data <= 8'hff;
            end
          end
        end
      end else begin
        if(T_1721) begin
          pending_irel_data <= 8'hff;
        end
      end
    end
    if(reset) begin
      pending_orel_send <= 1'h0;
    end else begin
      if(T_2028) begin
        pending_orel_send <= 1'h0;
      end else begin
        if(T_1721) begin
          pending_orel_send <= 1'h1;
        end
      end
    end
    if(reset) begin
      pending_orel_data <= 8'h0;
    end else begin
      if(T_2009) begin
        pending_orel_data <= T_2044;
      end
    end
    if(reset) begin
      data_buffer_0 <= T_1618_0;
    end else begin
      if(T_1594) begin
        if(3'h0 == io_inner_release_bits_addr_beat) begin
          data_buffer_0 <= GEN_0;
        end
      end
    end
    if(reset) begin
      data_buffer_1 <= T_1618_1;
    end else begin
      if(T_1594) begin
        if(3'h1 == io_inner_release_bits_addr_beat) begin
          data_buffer_1 <= GEN_0;
        end
      end
    end
    if(reset) begin
      data_buffer_2 <= T_1618_2;
    end else begin
      if(T_1594) begin
        if(3'h2 == io_inner_release_bits_addr_beat) begin
          data_buffer_2 <= GEN_0;
        end
      end
    end
    if(reset) begin
      data_buffer_3 <= T_1618_3;
    end else begin
      if(T_1594) begin
        if(3'h3 == io_inner_release_bits_addr_beat) begin
          data_buffer_3 <= GEN_0;
        end
      end
    end
    if(reset) begin
      data_buffer_4 <= T_1618_4;
    end else begin
      if(T_1594) begin
        if(3'h4 == io_inner_release_bits_addr_beat) begin
          data_buffer_4 <= GEN_0;
        end
      end
    end
    if(reset) begin
      data_buffer_5 <= T_1618_5;
    end else begin
      if(T_1594) begin
        if(3'h5 == io_inner_release_bits_addr_beat) begin
          data_buffer_5 <= GEN_0;
        end
      end
    end
    if(reset) begin
      data_buffer_6 <= T_1618_6;
    end else begin
      if(T_1594) begin
        if(3'h6 == io_inner_release_bits_addr_beat) begin
          data_buffer_6 <= GEN_0;
        end
      end
    end
    if(reset) begin
      data_buffer_7 <= T_1618_7;
    end else begin
      if(T_1594) begin
        if(3'h7 == io_inner_release_bits_addr_beat) begin
          data_buffer_7 <= GEN_0;
        end
      end
    end
    if(reset) begin
      T_1661 <= 3'h0;
    end else begin
      if(T_1659) begin
        T_1661 <= T_1666;
      end
    end
    if(reset) begin
      T_1694 <= 3'h0;
    end else begin
      if(T_1692) begin
        T_1694 <= T_1699;
      end
    end
    if(reset) begin
      T_1704 <= 1'h0;
    end else begin
      if(T_1713) begin
        T_1704 <= T_1716;
      end else begin
        if(T_1707) begin
          T_1704 <= T_1710;
        end
      end
    end
    if(reset) begin
      T_2064 <= 3'h0;
    end else begin
      if(T_2062) begin
        T_2064 <= T_2069;
      end
    end
    if(reset) begin
      T_2093 <= 3'h0;
    end else begin
      if(T_2091) begin
        T_2093 <= T_2098;
      end
    end
    if(reset) begin
      T_2103 <= 1'h0;
    end else begin
      if(T_2112) begin
        T_2103 <= T_2115;
      end else begin
        if(T_2106) begin
          T_2103 <= T_2109;
        end
      end
    end
    `ifndef SYNTHESIS
    `ifdef PRINTF_COND
      if (`PRINTF_COND) begin
    `endif
        if (T_1604) begin
          $fwrite(32'h80000002,"Assertion failed: VoluntaryReleaseTracker accepted Release that wasn't voluntary!\n    at Broadcast.scala:79 assert(!(state === s_idle && io.inner.release.fire() && io.alloc.irel.should && !io.irel().isVoluntary()),\n");
        end
    `ifdef PRINTF_COND
      end
    `endif
    `endif
    `ifndef SYNTHESIS
    `ifdef STOP_COND
      if (`STOP_COND) begin
    `endif
        if (T_1604) begin
          $fatal;
        end
    `ifdef STOP_COND
      end
    `endif
    `endif
  end
endmodule
module Queue_9(
  input   clk,
  input   reset,
  output  io_enq_ready,
  input   io_enq_valid,
  input   io_enq_bits_client_xact_id,
  input  [2:0] io_enq_bits_addr_beat,
  input   io_enq_bits_client_id,
  input   io_enq_bits_is_builtin_type,
  input  [2:0] io_enq_bits_a_type,
  input   io_deq_ready,
  output  io_deq_valid,
  output  io_deq_bits_client_xact_id,
  output [2:0] io_deq_bits_addr_beat,
  output  io_deq_bits_client_id,
  output  io_deq_bits_is_builtin_type,
  output [2:0] io_deq_bits_a_type,
  output [1:0] io_count
);
  reg  ram_client_xact_id [0:1];
  reg [31:0] GEN_0;
  wire  ram_client_xact_id_T_324_data;
  wire  ram_client_xact_id_T_324_addr;
  wire  ram_client_xact_id_T_324_en;
  wire  ram_client_xact_id_T_280_data;
  wire  ram_client_xact_id_T_280_addr;
  wire  ram_client_xact_id_T_280_mask;
  wire  ram_client_xact_id_T_280_en;
  reg [2:0] ram_addr_beat [0:1];
  reg [31:0] GEN_1;
  wire [2:0] ram_addr_beat_T_324_data;
  wire  ram_addr_beat_T_324_addr;
  wire  ram_addr_beat_T_324_en;
  wire [2:0] ram_addr_beat_T_280_data;
  wire  ram_addr_beat_T_280_addr;
  wire  ram_addr_beat_T_280_mask;
  wire  ram_addr_beat_T_280_en;
  reg  ram_client_id [0:1];
  reg [31:0] GEN_2;
  wire  ram_client_id_T_324_data;
  wire  ram_client_id_T_324_addr;
  wire  ram_client_id_T_324_en;
  wire  ram_client_id_T_280_data;
  wire  ram_client_id_T_280_addr;
  wire  ram_client_id_T_280_mask;
  wire  ram_client_id_T_280_en;
  reg  ram_is_builtin_type [0:1];
  reg [31:0] GEN_3;
  wire  ram_is_builtin_type_T_324_data;
  wire  ram_is_builtin_type_T_324_addr;
  wire  ram_is_builtin_type_T_324_en;
  wire  ram_is_builtin_type_T_280_data;
  wire  ram_is_builtin_type_T_280_addr;
  wire  ram_is_builtin_type_T_280_mask;
  wire  ram_is_builtin_type_T_280_en;
  reg [2:0] ram_a_type [0:1];
  reg [31:0] GEN_4;
  wire [2:0] ram_a_type_T_324_data;
  wire  ram_a_type_T_324_addr;
  wire  ram_a_type_T_324_en;
  wire [2:0] ram_a_type_T_280_data;
  wire  ram_a_type_T_280_addr;
  wire  ram_a_type_T_280_mask;
  wire  ram_a_type_T_280_en;
  reg  T_272;
  reg [31:0] GEN_5;
  reg  T_274;
  reg [31:0] GEN_6;
  reg  maybe_full;
  reg [31:0] GEN_7;
  wire  ptr_match;
  wire  T_277;
  wire  empty;
  wire  full;
  wire  T_278;
  wire  do_enq;
  wire  T_279;
  wire  do_deq;
  wire [1:0] T_312;
  wire  T_313;
  wire  GEN_13;
  wire [1:0] T_317;
  wire  T_318;
  wire  GEN_14;
  wire  T_319;
  wire  GEN_15;
  wire  T_321;
  wire  T_323;
  wire [1:0] T_353;
  wire  ptr_diff;
  wire  T_354;
  wire [1:0] T_355;
  assign io_enq_ready = T_323;
  assign io_deq_valid = T_321;
  assign io_deq_bits_client_xact_id = ram_client_xact_id_T_324_data;
  assign io_deq_bits_addr_beat = ram_addr_beat_T_324_data;
  assign io_deq_bits_client_id = ram_client_id_T_324_data;
  assign io_deq_bits_is_builtin_type = ram_is_builtin_type_T_324_data;
  assign io_deq_bits_a_type = ram_a_type_T_324_data;
  assign io_count = T_355;
  assign ram_client_xact_id_T_324_addr = T_274;
  assign ram_client_xact_id_T_324_en = 1'h1;
  assign ram_client_xact_id_T_324_data = ram_client_xact_id[ram_client_xact_id_T_324_addr];
  assign ram_client_xact_id_T_280_data = io_enq_bits_client_xact_id;
  assign ram_client_xact_id_T_280_addr = T_272;
  assign ram_client_xact_id_T_280_mask = do_enq;
  assign ram_client_xact_id_T_280_en = do_enq;
  assign ram_addr_beat_T_324_addr = T_274;
  assign ram_addr_beat_T_324_en = 1'h1;
  assign ram_addr_beat_T_324_data = ram_addr_beat[ram_addr_beat_T_324_addr];
  assign ram_addr_beat_T_280_data = io_enq_bits_addr_beat;
  assign ram_addr_beat_T_280_addr = T_272;
  assign ram_addr_beat_T_280_mask = do_enq;
  assign ram_addr_beat_T_280_en = do_enq;
  assign ram_client_id_T_324_addr = T_274;
  assign ram_client_id_T_324_en = 1'h1;
  assign ram_client_id_T_324_data = ram_client_id[ram_client_id_T_324_addr];
  assign ram_client_id_T_280_data = io_enq_bits_client_id;
  assign ram_client_id_T_280_addr = T_272;
  assign ram_client_id_T_280_mask = do_enq;
  assign ram_client_id_T_280_en = do_enq;
  assign ram_is_builtin_type_T_324_addr = T_274;
  assign ram_is_builtin_type_T_324_en = 1'h1;
  assign ram_is_builtin_type_T_324_data = ram_is_builtin_type[ram_is_builtin_type_T_324_addr];
  assign ram_is_builtin_type_T_280_data = io_enq_bits_is_builtin_type;
  assign ram_is_builtin_type_T_280_addr = T_272;
  assign ram_is_builtin_type_T_280_mask = do_enq;
  assign ram_is_builtin_type_T_280_en = do_enq;
  assign ram_a_type_T_324_addr = T_274;
  assign ram_a_type_T_324_en = 1'h1;
  assign ram_a_type_T_324_data = ram_a_type[ram_a_type_T_324_addr];
  assign ram_a_type_T_280_data = io_enq_bits_a_type;
  assign ram_a_type_T_280_addr = T_272;
  assign ram_a_type_T_280_mask = do_enq;
  assign ram_a_type_T_280_en = do_enq;
  assign ptr_match = T_272 == T_274;
  assign T_277 = maybe_full == 1'h0;
  assign empty = ptr_match & T_277;
  assign full = ptr_match & maybe_full;
  assign T_278 = io_enq_ready & io_enq_valid;
  assign do_enq = T_278;
  assign T_279 = io_deq_ready & io_deq_valid;
  assign do_deq = T_279;
  assign T_312 = T_272 + 1'h1;
  assign T_313 = T_312[0:0];
  assign GEN_13 = do_enq ? T_313 : T_272;
  assign T_317 = T_274 + 1'h1;
  assign T_318 = T_317[0:0];
  assign GEN_14 = do_deq ? T_318 : T_274;
  assign T_319 = do_enq != do_deq;
  assign GEN_15 = T_319 ? do_enq : maybe_full;
  assign T_321 = empty == 1'h0;
  assign T_323 = full == 1'h0;
  assign T_353 = T_272 - T_274;
  assign ptr_diff = T_353[0:0];
  assign T_354 = maybe_full & ptr_match;
  assign T_355 = {T_354,ptr_diff};
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifndef verilator
      #0.002;
    `endif
  GEN_0 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 2; initvar = initvar+1)
    ram_client_xact_id[initvar] = GEN_0[0:0];
  `endif
  GEN_1 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 2; initvar = initvar+1)
    ram_addr_beat[initvar] = GEN_1[2:0];
  `endif
  GEN_2 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 2; initvar = initvar+1)
    ram_client_id[initvar] = GEN_2[0:0];
  `endif
  GEN_3 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 2; initvar = initvar+1)
    ram_is_builtin_type[initvar] = GEN_3[0:0];
  `endif
  GEN_4 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 2; initvar = initvar+1)
    ram_a_type[initvar] = GEN_4[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_5 = {1{$random}};
  T_272 = GEN_5[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_6 = {1{$random}};
  T_274 = GEN_6[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_7 = {1{$random}};
  maybe_full = GEN_7[0:0];
  `endif
  end
`endif
  always @(posedge clk) begin
    if(ram_client_xact_id_T_280_en & ram_client_xact_id_T_280_mask) begin
      ram_client_xact_id[ram_client_xact_id_T_280_addr] <= ram_client_xact_id_T_280_data;
    end
    if(ram_addr_beat_T_280_en & ram_addr_beat_T_280_mask) begin
      ram_addr_beat[ram_addr_beat_T_280_addr] <= ram_addr_beat_T_280_data;
    end
    if(ram_client_id_T_280_en & ram_client_id_T_280_mask) begin
      ram_client_id[ram_client_id_T_280_addr] <= ram_client_id_T_280_data;
    end
    if(ram_is_builtin_type_T_280_en & ram_is_builtin_type_T_280_mask) begin
      ram_is_builtin_type[ram_is_builtin_type_T_280_addr] <= ram_is_builtin_type_T_280_data;
    end
    if(ram_a_type_T_280_en & ram_a_type_T_280_mask) begin
      ram_a_type[ram_a_type_T_280_addr] <= ram_a_type_T_280_data;
    end
    if(reset) begin
      T_272 <= 1'h0;
    end else begin
      if(do_enq) begin
        T_272 <= T_313;
      end
    end
    if(reset) begin
      T_274 <= 1'h0;
    end else begin
      if(do_deq) begin
        T_274 <= T_318;
      end
    end
    if(reset) begin
      maybe_full <= 1'h0;
    end else begin
      if(T_319) begin
        maybe_full <= do_enq;
      end
    end
  end
endmodule
module BufferedBroadcastAcquireTracker(
  input   clk,
  input   reset,
  output  io_inner_acquire_ready,
  input   io_inner_acquire_valid,
  input  [25:0] io_inner_acquire_bits_addr_block,
  input   io_inner_acquire_bits_client_xact_id,
  input  [2:0] io_inner_acquire_bits_addr_beat,
  input   io_inner_acquire_bits_is_builtin_type,
  input  [2:0] io_inner_acquire_bits_a_type,
  input  [11:0] io_inner_acquire_bits_union,
  input  [63:0] io_inner_acquire_bits_data,
  input   io_inner_acquire_bits_client_id,
  input   io_inner_grant_ready,
  output  io_inner_grant_valid,
  output [2:0] io_inner_grant_bits_addr_beat,
  output  io_inner_grant_bits_client_xact_id,
  output [3:0] io_inner_grant_bits_manager_xact_id,
  output  io_inner_grant_bits_is_builtin_type,
  output [3:0] io_inner_grant_bits_g_type,
  output [63:0] io_inner_grant_bits_data,
  output  io_inner_grant_bits_client_id,
  output  io_inner_finish_ready,
  input   io_inner_finish_valid,
  input  [3:0] io_inner_finish_bits_manager_xact_id,
  input   io_inner_probe_ready,
  output  io_inner_probe_valid,
  output [25:0] io_inner_probe_bits_addr_block,
  output [1:0] io_inner_probe_bits_p_type,
  output  io_inner_probe_bits_client_id,
  output  io_inner_release_ready,
  input   io_inner_release_valid,
  input  [2:0] io_inner_release_bits_addr_beat,
  input  [25:0] io_inner_release_bits_addr_block,
  input   io_inner_release_bits_client_xact_id,
  input   io_inner_release_bits_voluntary,
  input  [2:0] io_inner_release_bits_r_type,
  input  [63:0] io_inner_release_bits_data,
  input   io_inner_release_bits_client_id,
  input   io_incoherent_0,
  input   io_outer_acquire_ready,
  output  io_outer_acquire_valid,
  output [25:0] io_outer_acquire_bits_addr_block,
  output [3:0] io_outer_acquire_bits_client_xact_id,
  output [2:0] io_outer_acquire_bits_addr_beat,
  output  io_outer_acquire_bits_is_builtin_type,
  output [2:0] io_outer_acquire_bits_a_type,
  output [11:0] io_outer_acquire_bits_union,
  output [63:0] io_outer_acquire_bits_data,
  output  io_outer_probe_ready,
  input   io_outer_probe_valid,
  input  [25:0] io_outer_probe_bits_addr_block,
  input  [1:0] io_outer_probe_bits_p_type,
  input   io_outer_release_ready,
  output  io_outer_release_valid,
  output [2:0] io_outer_release_bits_addr_beat,
  output [25:0] io_outer_release_bits_addr_block,
  output [3:0] io_outer_release_bits_client_xact_id,
  output  io_outer_release_bits_voluntary,
  output [2:0] io_outer_release_bits_r_type,
  output [63:0] io_outer_release_bits_data,
  output  io_outer_grant_ready,
  input   io_outer_grant_valid,
  input  [2:0] io_outer_grant_bits_addr_beat,
  input  [3:0] io_outer_grant_bits_client_xact_id,
  input   io_outer_grant_bits_manager_xact_id,
  input   io_outer_grant_bits_is_builtin_type,
  input  [3:0] io_outer_grant_bits_g_type,
  input  [63:0] io_outer_grant_bits_data,
  input   io_outer_grant_bits_manager_id,
  input   io_outer_finish_ready,
  output  io_outer_finish_valid,
  output  io_outer_finish_bits_manager_xact_id,
  output  io_outer_finish_bits_manager_id,
  output  io_alloc_iacq_matches,
  output  io_alloc_iacq_can,
  input   io_alloc_iacq_should,
  output  io_alloc_irel_matches,
  output  io_alloc_irel_can,
  input   io_alloc_irel_should,
  output  io_alloc_oprb_matches,
  output  io_alloc_oprb_can,
  input   io_alloc_oprb_should
);
  wire  all_pending_done;
  reg [3:0] state;
  reg [31:0] GEN_30;
  reg [25:0] xact_addr_block;
  reg [31:0] GEN_31;
  reg  xact_allocate;
  reg [31:0] GEN_39;
  reg [4:0] xact_amo_shift_bytes;
  reg [31:0] GEN_40;
  reg [4:0] xact_op_code;
  reg [31:0] GEN_41;
  reg [2:0] xact_addr_byte;
  reg [31:0] GEN_45;
  reg [2:0] xact_op_size;
  reg [31:0] GEN_73;
  wire [2:0] xact_addr_beat;
  wire  xact_iacq_client_xact_id;
  wire [2:0] xact_iacq_addr_beat;
  wire  xact_iacq_client_id;
  wire  xact_iacq_is_builtin_type;
  wire [2:0] xact_iacq_a_type;
  reg [2:0] xact_vol_ir_r_type;
  reg [31:0] GEN_74;
  reg  xact_vol_ir_src;
  reg [31:0] GEN_75;
  reg  xact_vol_ir_client_xact_id;
  reg [31:0] GEN_76;
  reg [7:0] pending_irel_data;
  reg [31:0] GEN_77;
  wire  vol_ignt_counter_pending;
  wire [2:0] vol_ignt_counter_up_idx;
  wire  vol_ignt_counter_up_done;
  wire [2:0] vol_ignt_counter_down_idx;
  wire  vol_ignt_counter_down_done;
  wire  pending_ignt;
  wire [2:0] ignt_data_idx;
  wire  ignt_data_done;
  wire  ifin_counter_pending;
  wire [2:0] ifin_counter_up_idx;
  wire  ifin_counter_up_done;
  wire [2:0] ifin_counter_down_idx;
  wire  ifin_counter_down_done;
  reg [7:0] pending_put_data;
  reg [31:0] GEN_78;
  reg [7:0] pending_ignt_data;
  reg [31:0] GEN_79;
  wire  ognt_counter_pending;
  wire [2:0] ognt_counter_up_idx;
  wire  ognt_counter_up_done;
  wire [2:0] ognt_counter_down_idx;
  wire  ognt_counter_down_done;
  reg  pending_iprbs;
  reg [31:0] GEN_80;
  reg  pending_orel_send;
  reg [31:0] GEN_81;
  reg [7:0] pending_orel_data;
  reg [31:0] GEN_82;
  wire  vol_ognt_counter_pending;
  wire [2:0] vol_ognt_counter_up_idx;
  wire  vol_ognt_counter_up_done;
  wire [2:0] vol_ognt_counter_down_idx;
  wire  vol_ognt_counter_down_done;
  wire  T_183;
  wire  T_184;
  wire  pending_orel;
  wire  T_210_sharers;
  wire [1:0] T_262_state;
  wire  coh_inner_sharers;
  wire [1:0] coh_outer_state;
  wire  T_1693;
  wire  T_1694;
  wire  T_1695;
  wire  T_1696;
  wire [2:0] T_1705_0;
  wire  T_1707;
  wire  T_1708;
  wire  T_1709;
  wire [2:0] T_1718_0;
  wire  T_1720;
  wire  T_1721;
  wire  T_1723;
  wire  T_1725;
  wire  T_1726;
  wire  T_1728;
  wire  T_1729;
  wire  T_1731;
  wire  T_1732;
  wire  T_1734;
  wire  T_1735;
  wire  T_1736;
  wire  T_1738;
  wire  T_1740;
  wire  T_1741;
  wire  T_1742;
  wire  T_1743;
  wire  T_1745;
  wire  T_1746;
  wire  T_1748;
  wire  T_1752;
  wire  T_1753;
  wire  T_1754;
  wire  T_1756;
  wire  T_1757;
  wire  T_1759;
  wire [63:0] T_1773_0;
  wire [63:0] T_1773_1;
  wire [63:0] T_1773_2;
  wire [63:0] T_1773_3;
  wire [63:0] T_1773_4;
  wire [63:0] T_1773_5;
  wire [63:0] T_1773_6;
  wire [63:0] T_1773_7;
  reg [63:0] data_buffer_0;
  reg [63:0] GEN_83;
  reg [63:0] data_buffer_1;
  reg [63:0] GEN_84;
  reg [63:0] data_buffer_2;
  reg [63:0] GEN_85;
  reg [63:0] data_buffer_3;
  reg [63:0] GEN_86;
  reg [63:0] data_buffer_4;
  reg [63:0] GEN_87;
  reg [63:0] data_buffer_5;
  reg [63:0] GEN_88;
  reg [63:0] data_buffer_6;
  reg [63:0] GEN_89;
  reg [63:0] data_buffer_7;
  reg [63:0] GEN_90;
  wire [7:0] T_1791_0;
  wire [7:0] T_1791_1;
  wire [7:0] T_1791_2;
  wire [7:0] T_1791_3;
  wire [7:0] T_1791_4;
  wire [7:0] T_1791_5;
  wire [7:0] T_1791_6;
  wire [7:0] T_1791_7;
  reg [7:0] wmask_buffer_0;
  reg [31:0] GEN_91;
  reg [7:0] wmask_buffer_1;
  reg [31:0] GEN_92;
  reg [7:0] wmask_buffer_2;
  reg [31:0] GEN_93;
  reg [7:0] wmask_buffer_3;
  reg [31:0] GEN_94;
  reg [7:0] wmask_buffer_4;
  reg [31:0] GEN_95;
  reg [7:0] wmask_buffer_5;
  reg [31:0] GEN_96;
  reg [7:0] wmask_buffer_6;
  reg [31:0] GEN_97;
  reg [7:0] wmask_buffer_7;
  reg [31:0] GEN_98;
  wire  T_1800;
  wire  T_1801;
  wire  T_1803;
  wire  T_1804;
  wire  T_1806;
  wire  T_1807;
  wire  T_1815;
  wire  T_1816;
  wire  T_1817;
  wire  T_1818;
  wire  T_1819;
  wire  T_1820;
  wire  ignt_q_clk;
  wire  ignt_q_reset;
  wire  ignt_q_io_enq_ready;
  wire  ignt_q_io_enq_valid;
  wire  ignt_q_io_enq_bits_client_xact_id;
  wire [2:0] ignt_q_io_enq_bits_addr_beat;
  wire  ignt_q_io_enq_bits_client_id;
  wire  ignt_q_io_enq_bits_is_builtin_type;
  wire [2:0] ignt_q_io_enq_bits_a_type;
  wire  ignt_q_io_deq_ready;
  wire  ignt_q_io_deq_valid;
  wire  ignt_q_io_deq_bits_client_xact_id;
  wire [2:0] ignt_q_io_deq_bits_addr_beat;
  wire  ignt_q_io_deq_bits_client_id;
  wire  ignt_q_io_deq_bits_is_builtin_type;
  wire [2:0] ignt_q_io_deq_bits_a_type;
  wire [1:0] ignt_q_io_count;
  wire  T_1851;
  wire  T_1852;
  wire  T_1854;
  wire  T_1855;
  wire  T_1857;
  wire [2:0] T_1866_0;
  wire  T_1868;
  wire  T_1869;
  wire  T_1871;
  wire  T_1874;
  wire  T_1875;
  wire  T_1876;
  wire  T_1877_client_xact_id;
  wire [2:0] T_1877_addr_beat;
  wire  T_1877_client_id;
  wire  T_1877_is_builtin_type;
  wire [2:0] T_1877_a_type;
  wire  T_1907;
  wire  T_1909;
  wire [2:0] T_1919_0;
  wire [2:0] T_1919_1;
  wire [2:0] T_1919_2;
  wire  T_1921;
  wire  T_1922;
  wire  T_1923;
  wire  T_1924;
  wire  T_1925;
  wire  T_1926;
  wire  T_1927;
  wire [7:0] T_1931;
  wire [7:0] T_1932;
  wire [7:0] T_1934;
  wire [7:0] T_1935;
  wire [7:0] T_1936;
  wire [7:0] T_1937;
  wire [2:0] T_1947_0;
  wire  T_1949;
  wire  T_1950;
  wire  T_1951;
  wire  T_1954;
  wire [7:0] T_1963;
  wire [7:0] T_1964;
  wire [7:0] GEN_32;
  wire [4:0] T_1972;
  wire  T_1974;
  wire  T_1975;
  wire  T_1977;
  wire  T_1978;
  wire  T_1979;
  wire [4:0] T_1980;
  wire [4:0] T_1981;
  wire [2:0] T_1982;
  wire [2:0] T_1983;
  wire [2:0] T_1996_0;
  wire [2:0] T_1996_1;
  wire [2:0] T_1996_2;
  wire  T_1998;
  wire  T_1999;
  wire  T_2000;
  wire  T_2001;
  wire  T_2002;
  wire  T_2003;
  wire  T_2004;
  wire [7:0] T_2008;
  wire [7:0] T_2009;
  wire [7:0] T_2013;
  wire [7:0] T_2015;
  wire [25:0] GEN_33;
  wire  GEN_34;
  wire [4:0] GEN_35;
  wire [4:0] GEN_36;
  wire [2:0] GEN_37;
  wire [2:0] GEN_38;
  wire [7:0] GEN_42;
  wire [7:0] GEN_43;
  wire [3:0] GEN_44;
  wire  T_2018;
  wire [2:0] T_2034_0;
  wire  T_2036;
  wire  T_2037;
  wire  T_2038;
  wire  T_2039;
  wire [7:0] T_2040;
  wire  skip_outer_acquire;
  wire  T_2049;
  wire [1:0] T_2050;
  wire  T_2051;
  wire [1:0] T_2052;
  wire  T_2053;
  wire [1:0] T_2054;
  wire  T_2055;
  wire [1:0] T_2056;
  wire  T_2057;
  wire [1:0] T_2058;
  wire  T_2059;
  wire [1:0] T_2060;
  wire  T_2061;
  wire [1:0] T_2062;
  wire [1:0] T_2064;
  wire [1:0] T_2066;
  wire [1:0] T_2067;
  wire [25:0] T_2095_addr_block;
  wire [1:0] T_2095_p_type;
  wire  T_2095_client_id;
  wire  T_2123;
  wire [3:0] T_2124;
  wire  T_2133_pending;
  wire [2:0] T_2133_up_idx;
  wire  T_2133_up_done;
  wire [2:0] T_2133_down_idx;
  wire  T_2133_down_done;
  wire  T_2141;
  wire  T_2142;
  wire [1:0] T_2144;
  wire [1:0] T_2145;
  wire [1:0] GEN_370;
  wire [1:0] T_2146;
  wire [1:0] GEN_371;
  wire [1:0] T_2147;
  wire  T_2148;
  wire  T_2151;
  reg [2:0] T_2159;
  reg [31:0] GEN_99;
  wire  T_2168;
  wire  T_2171;
  wire  T_2172;
  wire  T_2173;
  wire  T_2175;
  wire  T_2176;
  wire  T_2177;
  wire  T_2178;
  wire  T_2179;
  wire  T_2181;
  reg [2:0] T_2183;
  reg [31:0] GEN_100;
  wire  T_2185;
  wire [3:0] T_2187;
  wire [2:0] T_2188;
  wire [2:0] GEN_46;
  wire  T_2189;
  wire [2:0] T_2190;
  wire  T_2191;
  reg  T_2193;
  reg [31:0] GEN_101;
  wire  T_2195;
  wire  T_2196;
  wire [1:0] T_2198;
  wire  T_2199;
  wire  GEN_47;
  wire  T_2201;
  wire  T_2202;
  wire [1:0] T_2204;
  wire  T_2205;
  wire  GEN_48;
  wire  T_2207;
  wire  T_2211;
  wire  T_2213;
  wire  T_2214;
  wire [3:0] GEN_49;
  wire  T_2218;
  wire  T_2219;
  wire  T_2224;
  wire  T_2232;
  reg [2:0] T_2234;
  reg [31:0] GEN_102;
  wire  T_2236;
  wire [3:0] T_2238;
  wire [2:0] T_2239;
  wire [2:0] GEN_50;
  wire  T_2240;
  wire [2:0] T_2241;
  wire  T_2242;
  wire  T_2243;
  wire  T_2246;
  wire  T_2247;
  wire  T_2248;
  wire  T_2249;
  wire [2:0] T_2257_0;
  wire [3:0] GEN_372;
  wire  T_2259;
  wire  T_2261;
  wire  T_2262;
  wire  T_2263;
  wire  T_2265;
  reg [2:0] T_2267;
  reg [31:0] GEN_103;
  wire  T_2269;
  wire [3:0] T_2271;
  wire [2:0] T_2272;
  wire [2:0] GEN_51;
  wire  T_2273;
  wire [2:0] T_2274;
  wire  T_2275;
  reg  T_2277;
  reg [31:0] GEN_104;
  wire  T_2279;
  wire  T_2280;
  wire [1:0] T_2282;
  wire  T_2283;
  wire  GEN_52;
  wire  T_2285;
  wire  T_2286;
  wire [1:0] T_2288;
  wire  T_2289;
  wire  GEN_53;
  wire  T_2291;
  wire  T_2293;
  wire  T_2294;
  wire [25:0] GEN_54;
  wire [7:0] GEN_55;
  wire [3:0] GEN_56;
  wire  T_2301;
  wire  T_2303;
  wire  T_2304;
  wire  T_2306;
  wire  T_2307;
  wire  T_2309;
  wire  T_2310;
  wire  T_2311;
  wire  T_2313;
  wire  T_2314;
  wire  T_2317;
  wire  T_2318;
  wire  T_2320;
  wire  T_2321;
  wire  T_2325;
  wire  T_2327;
  wire  T_2328;
  wire  T_2329;
  wire  T_2330;
  wire  T_2331;
  wire  T_2340;
  wire  T_2342;
  wire  T_2343;
  wire  T_2357;
  wire [7:0] T_2361;
  wire [7:0] T_2362;
  wire [7:0] T_2364;
  wire [7:0] T_2365;
  wire [7:0] T_2366;
  wire [7:0] T_2368;
  wire [2:0] GEN_57;
  wire  GEN_58;
  wire  GEN_59;
  wire [7:0] GEN_60;
  wire  T_2370;
  wire [7:0] T_2387;
  wire [7:0] GEN_61;
  wire [2:0] GEN_62;
  wire  GEN_63;
  wire  GEN_64;
  wire [7:0] GEN_65;
  wire  T_2388;
  wire  T_2389;
  wire  T_2391;
  wire  T_2392;
  wire  T_2393;
  wire  T_2394;
  wire  T_2395;
  wire  T_2397;
  wire  T_2398;
  wire  T_2400;
  wire  T_2401;
  wire [2:0] T_2436_addr_beat;
  wire [25:0] T_2436_addr_block;
  wire  T_2436_client_xact_id;
  wire  T_2436_voluntary;
  wire [2:0] T_2436_r_type;
  wire [63:0] T_2436_data;
  wire  T_2436_client_id;
  wire [2:0] T_2503_addr_beat;
  wire  T_2503_client_xact_id;
  wire [3:0] T_2503_manager_xact_id;
  wire  T_2503_is_builtin_type;
  wire [3:0] T_2503_g_type;
  wire [63:0] T_2503_data;
  wire  T_2503_client_id;
  wire [7:0] GEN_0;
  wire [7:0] GEN_66;
  wire [7:0] GEN_67;
  wire [7:0] GEN_68;
  wire [7:0] GEN_69;
  wire [7:0] GEN_70;
  wire [7:0] GEN_71;
  wire [7:0] GEN_72;
  wire  T_2572;
  wire [7:0] GEN_1;
  wire  T_2573;
  wire [7:0] GEN_2;
  wire  T_2574;
  wire [7:0] GEN_3;
  wire  T_2575;
  wire [7:0] GEN_4;
  wire  T_2576;
  wire [7:0] GEN_5;
  wire  T_2577;
  wire [7:0] GEN_6;
  wire  T_2578;
  wire [7:0] GEN_7;
  wire  T_2579;
  wire [7:0] T_2583;
  wire [7:0] T_2587;
  wire [7:0] T_2591;
  wire [7:0] T_2595;
  wire [7:0] T_2599;
  wire [7:0] T_2603;
  wire [7:0] T_2607;
  wire [7:0] T_2611;
  wire [15:0] T_2612;
  wire [15:0] T_2613;
  wire [31:0] T_2614;
  wire [15:0] T_2615;
  wire [15:0] T_2616;
  wire [31:0] T_2617;
  wire [63:0] T_2618;
  wire [63:0] T_2619;
  wire [63:0] T_2620;
  wire [63:0] GEN_8;
  wire [63:0] GEN_122;
  wire [63:0] GEN_123;
  wire [63:0] GEN_124;
  wire [63:0] GEN_125;
  wire [63:0] GEN_126;
  wire [63:0] GEN_127;
  wire [63:0] GEN_128;
  wire [63:0] T_2621;
  wire [63:0] T_2622;
  wire [63:0] GEN_9;
  wire [63:0] GEN_129;
  wire [63:0] GEN_130;
  wire [63:0] GEN_131;
  wire [63:0] GEN_132;
  wire [63:0] GEN_133;
  wire [63:0] GEN_134;
  wire [63:0] GEN_135;
  wire [63:0] GEN_136;
  wire [63:0] GEN_147;
  wire [63:0] GEN_148;
  wire [63:0] GEN_149;
  wire [63:0] GEN_150;
  wire [63:0] GEN_151;
  wire [63:0] GEN_152;
  wire [63:0] GEN_153;
  wire [63:0] GEN_154;
  wire [1:0] T_2653_state;
  wire  T_2679;
  wire [7:0] T_2695;
  wire [7:0] T_2696;
  wire  T_2698;
  wire  T_2699;
  wire  T_2700;
  wire  T_2701;
  wire  T_2702;
  wire  T_2703;
  wire  T_2704;
  wire [7:0] T_2708;
  wire [7:0] T_2709;
  wire [7:0] T_2711;
  wire [7:0] T_2712;
  wire [7:0] T_2713;
  wire [7:0] T_2714;
  wire [7:0] GEN_155;
  wire  GEN_157;
  wire  T_2724;
  wire  T_2732;
  reg [2:0] T_2734;
  reg [31:0] GEN_105;
  wire  T_2736;
  wire [3:0] T_2738;
  wire [2:0] T_2739;
  wire [2:0] GEN_158;
  wire  T_2740;
  wire [2:0] T_2741;
  wire  T_2742;
  wire  T_2745;
  wire  T_2746;
  wire  T_2747;
  wire [2:0] T_2755_0;
  wire [3:0] GEN_373;
  wire  T_2757;
  wire  T_2759;
  wire  T_2761;
  reg [2:0] T_2763;
  reg [31:0] GEN_106;
  wire  T_2765;
  wire [3:0] T_2767;
  wire [2:0] T_2768;
  wire [2:0] GEN_159;
  wire  T_2769;
  wire [2:0] T_2770;
  wire  T_2771;
  reg  T_2773;
  reg [31:0] GEN_107;
  wire  T_2775;
  wire  T_2776;
  wire [1:0] T_2778;
  wire  T_2779;
  wire  GEN_160;
  wire  T_2781;
  wire  T_2782;
  wire [1:0] T_2784;
  wire  T_2785;
  wire  GEN_161;
  wire  T_2787;
  wire [7:0] T_2794;
  wire  T_2795;
  wire  T_2796;
  wire  T_2797;
  wire  T_2810;
  wire [2:0] T_2811;
  wire [2:0] T_2847_addr_beat;
  wire [25:0] T_2847_addr_block;
  wire [3:0] T_2847_client_xact_id;
  wire  T_2847_voluntary;
  wire [2:0] T_2847_r_type;
  wire [63:0] T_2847_data;
  wire [63:0] GEN_10;
  wire [63:0] GEN_162;
  wire [63:0] GEN_163;
  wire [63:0] GEN_164;
  wire [63:0] GEN_165;
  wire [63:0] GEN_166;
  wire [63:0] GEN_167;
  wire [63:0] GEN_168;
  wire  T_2876;
  wire  T_2879;
  wire [2:0] T_2890_0;
  wire  T_2892;
  wire  T_2893;
  wire  T_2894;
  reg [2:0] T_2896;
  reg [31:0] GEN_108;
  wire  T_2898;
  wire [3:0] T_2900;
  wire [2:0] T_2901;
  wire [2:0] GEN_170;
  wire  T_2902;
  wire [2:0] T_2903;
  wire  T_2904;
  wire  T_2910;
  wire  T_2911;
  wire [2:0] T_2919_0;
  wire [3:0] GEN_374;
  wire  T_2921;
  wire  T_2923;
  wire  T_2925;
  reg [2:0] T_2927;
  reg [31:0] GEN_109;
  wire  T_2929;
  wire [3:0] T_2931;
  wire [2:0] T_2932;
  wire [2:0] GEN_171;
  wire  T_2933;
  wire [2:0] T_2934;
  wire  T_2935;
  reg  T_2937;
  reg [31:0] GEN_110;
  wire  T_2939;
  wire  T_2940;
  wire [1:0] T_2942;
  wire  T_2943;
  wire  GEN_172;
  wire  T_2945;
  wire  T_2946;
  wire [1:0] T_2948;
  wire  T_2949;
  wire  GEN_173;
  wire  T_2951;
  wire  T_2952;
  wire [7:0] T_2956;
  wire  T_2957;
  wire  T_2959;
  wire [2:0] T_2968_0;
  wire [2:0] T_2968_1;
  wire [2:0] T_2968_2;
  wire  T_2986;
  wire  T_2987;
  wire  T_2990;
  wire  T_2991;
  wire  T_2992;
  wire  T_2993;
  wire  T_2994;
  wire  T_2995;
  wire  T_2996;
  wire  T_2997;
  wire  T_2998;
  wire  T_2999;
  wire  T_3000;
  wire [5:0] T_3003;
  wire [25:0] T_3034_addr_block;
  wire [3:0] T_3034_client_xact_id;
  wire [2:0] T_3034_addr_beat;
  wire  T_3034_is_builtin_type;
  wire [2:0] T_3034_a_type;
  wire [11:0] T_3034_union;
  wire [63:0] T_3034_data;
  wire [7:0] GEN_11;
  wire [7:0] GEN_174;
  wire [7:0] GEN_175;
  wire [7:0] GEN_176;
  wire [7:0] GEN_177;
  wire [7:0] GEN_178;
  wire [7:0] GEN_179;
  wire [7:0] GEN_180;
  wire [5:0] T_3099;
  wire [5:0] T_3100;
  wire [11:0] T_3101;
  wire [7:0] T_3103;
  wire [8:0] T_3104;
  wire [8:0] T_3106;
  wire [5:0] T_3118;
  wire [5:0] T_3120;
  wire [11:0] T_3122;
  wire [11:0] T_3124;
  wire [11:0] T_3126;
  wire [11:0] T_3128;
  wire [11:0] T_3130;
  wire [25:0] T_3159_addr_block;
  wire [3:0] T_3159_client_xact_id;
  wire [2:0] T_3159_addr_beat;
  wire  T_3159_is_builtin_type;
  wire [2:0] T_3159_a_type;
  wire [11:0] T_3159_union;
  wire [63:0] T_3159_data;
  wire [63:0] GEN_12;
  wire [63:0] GEN_181;
  wire [63:0] GEN_182;
  wire [63:0] GEN_183;
  wire [63:0] GEN_184;
  wire [63:0] GEN_185;
  wire [63:0] GEN_186;
  wire [63:0] GEN_187;
  wire [25:0] T_3187_addr_block;
  wire [3:0] T_3187_client_xact_id;
  wire [2:0] T_3187_addr_beat;
  wire  T_3187_is_builtin_type;
  wire [2:0] T_3187_a_type;
  wire [11:0] T_3187_union;
  wire [63:0] T_3187_data;
  wire  T_3216;
  wire [3:0] GEN_188;
  wire  GEN_189;
  wire [2:0] T_3226_0;
  wire [2:0] T_3226_1;
  wire [3:0] GEN_375;
  wire  T_3228;
  wire [3:0] GEN_376;
  wire  T_3229;
  wire  T_3230;
  wire  T_3232;
  wire  T_3233;
  wire [7:0] GEN_13;
  wire [7:0] GEN_190;
  wire [7:0] GEN_191;
  wire [7:0] GEN_192;
  wire [7:0] GEN_193;
  wire [7:0] GEN_194;
  wire [7:0] GEN_195;
  wire [7:0] GEN_196;
  wire  T_3234;
  wire [7:0] GEN_14;
  wire  T_3235;
  wire [7:0] GEN_15;
  wire  T_3236;
  wire [7:0] GEN_16;
  wire  T_3237;
  wire [7:0] GEN_17;
  wire  T_3238;
  wire [7:0] GEN_18;
  wire  T_3239;
  wire [7:0] GEN_19;
  wire  T_3240;
  wire [7:0] GEN_20;
  wire  T_3241;
  wire [7:0] T_3245;
  wire [7:0] T_3249;
  wire [7:0] T_3253;
  wire [7:0] T_3257;
  wire [7:0] T_3261;
  wire [7:0] T_3265;
  wire [7:0] T_3269;
  wire [7:0] T_3273;
  wire [15:0] T_3274;
  wire [15:0] T_3275;
  wire [31:0] T_3276;
  wire [15:0] T_3277;
  wire [15:0] T_3278;
  wire [31:0] T_3279;
  wire [63:0] T_3280;
  wire [63:0] T_3281;
  wire [63:0] T_3282;
  wire [63:0] GEN_21;
  wire [63:0] GEN_246;
  wire [63:0] GEN_247;
  wire [63:0] GEN_248;
  wire [63:0] GEN_249;
  wire [63:0] GEN_250;
  wire [63:0] GEN_251;
  wire [63:0] GEN_252;
  wire [63:0] T_3283;
  wire [63:0] T_3284;
  wire [63:0] GEN_22;
  wire [63:0] GEN_253;
  wire [63:0] GEN_254;
  wire [63:0] GEN_255;
  wire [63:0] GEN_256;
  wire [63:0] GEN_257;
  wire [63:0] GEN_258;
  wire [63:0] GEN_259;
  wire [63:0] GEN_260;
  wire [63:0] GEN_271;
  wire [63:0] GEN_272;
  wire [63:0] GEN_273;
  wire [63:0] GEN_274;
  wire [63:0] GEN_275;
  wire [63:0] GEN_276;
  wire [63:0] GEN_277;
  wire [63:0] GEN_278;
  wire  T_3285;
  wire  T_3286;
  wire  T_3298;
  wire  T_3300;
  wire [2:0] T_3308_0;
  wire [3:0] GEN_377;
  wire  T_3310;
  wire  T_3314;
  wire  T_3316;
  reg [2:0] T_3318;
  reg [31:0] GEN_111;
  wire  T_3320;
  wire [3:0] T_3322;
  wire [2:0] T_3323;
  wire [2:0] GEN_279;
  wire  T_3324;
  wire [2:0] T_3325;
  wire  T_3326;
  wire  T_3327;
  reg [2:0] T_3333;
  reg [31:0] GEN_112;
  reg  T_3343;
  reg [31:0] GEN_113;
  wire  T_3345;
  wire  T_3346;
  wire [1:0] T_3348;
  wire  T_3349;
  wire  GEN_281;
  wire  T_3351;
  wire  T_3352;
  wire [1:0] T_3354;
  wire  T_3355;
  wire  GEN_282;
  wire  T_3357;
  wire  T_3362;
  wire [2:0] T_3371_0;
  wire [2:0] T_3371_1;
  wire [3:0] GEN_378;
  wire  T_3373;
  wire [3:0] GEN_379;
  wire  T_3374;
  wire  T_3375;
  wire  T_3379;
  wire  T_3380;
  wire [7:0] T_3384;
  wire [7:0] T_3385;
  wire [7:0] T_3387;
  wire [7:0] T_3388;
  wire [7:0] T_3389;
  wire [7:0] T_3390;
  wire [7:0] T_3407;
  wire [2:0] T_3417_0;
  wire [2:0] T_3417_1;
  wire [3:0] GEN_380;
  wire  T_3419;
  wire [3:0] GEN_381;
  wire  T_3420;
  wire  T_3421;
  wire  T_3423;
  wire  T_3424;
  wire [7:0] T_3429;
  wire [7:0] T_3431;
  wire [7:0] T_3432;
  wire [7:0] T_3433;
  wire [7:0] GEN_287;
  wire  T_3436;
  wire  T_3437;
  wire  T_3440;
  wire  T_3442;
  wire  T_3459;
  wire [2:0] T_3460;
  wire  T_3461;
  wire [2:0] T_3462;
  wire  T_3463;
  wire [2:0] T_3464;
  wire  T_3465;
  wire [2:0] T_3466;
  wire  T_3467;
  wire [2:0] T_3468;
  wire  T_3469;
  wire [2:0] T_3470;
  wire  T_3471;
  wire [2:0] T_3472;
  wire  T_3473;
  wire [1:0] T_3478;
  wire [2:0] T_3479;
  wire [2:0] T_3511_addr_beat;
  wire  T_3511_client_xact_id;
  wire [3:0] T_3511_manager_xact_id;
  wire  T_3511_is_builtin_type;
  wire [3:0] T_3511_g_type;
  wire [63:0] T_3511_data;
  wire  T_3511_client_id;
  wire [63:0] GEN_23;
  wire [63:0] GEN_288;
  wire [63:0] GEN_289;
  wire [63:0] GEN_290;
  wire [63:0] GEN_291;
  wire [63:0] GEN_292;
  wire [63:0] GEN_293;
  wire [63:0] GEN_294;
  wire [2:0] T_3550_0;
  wire [3:0] GEN_382;
  wire  T_3552;
  wire  T_3556;
  wire  T_3558;
  reg [2:0] T_3560;
  reg [31:0] GEN_114;
  wire  T_3562;
  wire [3:0] T_3564;
  wire [2:0] T_3565;
  wire [2:0] GEN_295;
  wire  T_3566;
  wire [2:0] T_3567;
  wire  T_3568;
  wire  T_3573;
  wire  T_3575;
  wire [2:0] T_3583_0;
  wire [2:0] T_3583_1;
  wire [3:0] GEN_383;
  wire  T_3585;
  wire [3:0] GEN_384;
  wire  T_3586;
  wire  T_3587;
  wire  T_3591;
  wire [7:0] T_3592;
  wire  T_3593;
  wire  T_3595;
  wire  T_3596;
  wire  GEN_298;
  wire  GEN_299;
  wire [2:0] GEN_300;
  wire  GEN_301;
  wire [3:0] GEN_302;
  wire  GEN_303;
  wire [3:0] GEN_304;
  wire [63:0] GEN_305;
  wire  GEN_306;
  wire  GEN_309;
  wire  T_3603;
  wire [1:0] GEN_310;
  wire  T_3614;
  wire  T_3615;
  wire [2:0] T_3625_0;
  wire [2:0] T_3625_1;
  wire [2:0] T_3625_2;
  wire  T_3627;
  wire  T_3628;
  wire  T_3629;
  wire  T_3630;
  wire  T_3631;
  wire  T_3632;
  wire  T_3633;
  wire  T_3634;
  wire  T_3636;
  wire  T_3637;
  wire  T_3669;
  wire [7:0] T_3670;
  wire [7:0] T_3672;
  wire [7:0] T_3673;
  wire  T_3674;
  wire  T_3675;
  wire  T_3676;
  wire  T_3677;
  wire  T_3678;
  wire  T_3679;
  wire  T_3680;
  wire  T_3681;
  wire [7:0] T_3685;
  wire [7:0] T_3689;
  wire [7:0] T_3693;
  wire [7:0] T_3697;
  wire [7:0] T_3701;
  wire [7:0] T_3705;
  wire [7:0] T_3709;
  wire [7:0] T_3713;
  wire [15:0] T_3714;
  wire [15:0] T_3715;
  wire [31:0] T_3716;
  wire [15:0] T_3717;
  wire [15:0] T_3718;
  wire [31:0] T_3719;
  wire [63:0] T_3720;
  wire [63:0] T_3721;
  wire [63:0] GEN_24;
  wire [63:0] GEN_311;
  wire [63:0] GEN_312;
  wire [63:0] GEN_313;
  wire [63:0] GEN_314;
  wire [63:0] GEN_315;
  wire [63:0] GEN_316;
  wire [63:0] GEN_317;
  wire [63:0] T_3722;
  wire [63:0] T_3723;
  wire [63:0] T_3724;
  wire [63:0] GEN_25;
  wire [63:0] GEN_318;
  wire [63:0] GEN_319;
  wire [63:0] GEN_320;
  wire [63:0] GEN_321;
  wire [63:0] GEN_322;
  wire [63:0] GEN_323;
  wire [63:0] GEN_324;
  wire [63:0] GEN_325;
  wire [7:0] GEN_26;
  wire [7:0] GEN_326;
  wire [7:0] GEN_327;
  wire [7:0] GEN_328;
  wire [7:0] GEN_329;
  wire [7:0] GEN_330;
  wire [7:0] GEN_331;
  wire [7:0] GEN_332;
  wire [7:0] T_3764;
  wire [7:0] GEN_27;
  wire [7:0] GEN_333;
  wire [7:0] GEN_334;
  wire [7:0] GEN_335;
  wire [7:0] GEN_336;
  wire [7:0] GEN_337;
  wire [7:0] GEN_338;
  wire [7:0] GEN_339;
  wire [7:0] GEN_340;
  wire [63:0] GEN_343;
  wire [63:0] GEN_344;
  wire [63:0] GEN_345;
  wire [63:0] GEN_346;
  wire [63:0] GEN_347;
  wire [63:0] GEN_348;
  wire [63:0] GEN_349;
  wire [63:0] GEN_350;
  wire [7:0] GEN_353;
  wire [7:0] GEN_354;
  wire [7:0] GEN_355;
  wire [7:0] GEN_356;
  wire [7:0] GEN_357;
  wire [7:0] GEN_358;
  wire [7:0] GEN_359;
  wire [7:0] GEN_360;
  wire  T_3767;
  wire  T_3768;
  wire  T_3769;
  wire  T_3770;
  wire  T_3771;
  wire  T_3772;
  wire  T_3773;
  wire  T_3775;
  wire  T_3777;
  wire [3:0] GEN_361;
  wire [7:0] GEN_362;
  wire [7:0] GEN_363;
  wire [7:0] GEN_364;
  wire [7:0] GEN_365;
  wire [7:0] GEN_366;
  wire [7:0] GEN_367;
  wire [7:0] GEN_368;
  wire [7:0] GEN_369;
  reg  GEN_28;
  reg [31:0] GEN_115;
  reg  GEN_29;
  reg [31:0] GEN_116;
  Queue_9 ignt_q (
    .clk(ignt_q_clk),
    .reset(ignt_q_reset),
    .io_enq_ready(ignt_q_io_enq_ready),
    .io_enq_valid(ignt_q_io_enq_valid),
    .io_enq_bits_client_xact_id(ignt_q_io_enq_bits_client_xact_id),
    .io_enq_bits_addr_beat(ignt_q_io_enq_bits_addr_beat),
    .io_enq_bits_client_id(ignt_q_io_enq_bits_client_id),
    .io_enq_bits_is_builtin_type(ignt_q_io_enq_bits_is_builtin_type),
    .io_enq_bits_a_type(ignt_q_io_enq_bits_a_type),
    .io_deq_ready(ignt_q_io_deq_ready),
    .io_deq_valid(ignt_q_io_deq_valid),
    .io_deq_bits_client_xact_id(ignt_q_io_deq_bits_client_xact_id),
    .io_deq_bits_addr_beat(ignt_q_io_deq_bits_addr_beat),
    .io_deq_bits_client_id(ignt_q_io_deq_bits_client_id),
    .io_deq_bits_is_builtin_type(ignt_q_io_deq_bits_is_builtin_type),
    .io_deq_bits_a_type(ignt_q_io_deq_bits_a_type),
    .io_count(ignt_q_io_count)
  );
  assign io_inner_acquire_ready = T_2039;
  assign io_inner_grant_valid = GEN_309;
  assign io_inner_grant_bits_addr_beat = GEN_300;
  assign io_inner_grant_bits_client_xact_id = GEN_301;
  assign io_inner_grant_bits_manager_xact_id = GEN_302;
  assign io_inner_grant_bits_is_builtin_type = GEN_303;
  assign io_inner_grant_bits_g_type = GEN_304;
  assign io_inner_grant_bits_data = GEN_305;
  assign io_inner_grant_bits_client_id = GEN_306;
  assign io_inner_finish_ready = T_2391;
  assign io_inner_probe_valid = T_2151;
  assign io_inner_probe_bits_addr_block = T_2095_addr_block;
  assign io_inner_probe_bits_p_type = T_2095_p_type;
  assign io_inner_probe_bits_client_id = T_2095_client_id;
  assign io_inner_release_ready = T_2328;
  assign io_outer_acquire_valid = T_2987;
  assign io_outer_acquire_bits_addr_block = T_3187_addr_block;
  assign io_outer_acquire_bits_client_xact_id = T_3187_client_xact_id;
  assign io_outer_acquire_bits_addr_beat = T_3187_addr_beat;
  assign io_outer_acquire_bits_is_builtin_type = T_3187_is_builtin_type;
  assign io_outer_acquire_bits_a_type = T_3187_a_type;
  assign io_outer_acquire_bits_union = T_3187_union;
  assign io_outer_acquire_bits_data = T_3187_data;
  assign io_outer_probe_ready = 1'h0;
  assign io_outer_release_valid = T_2797;
  assign io_outer_release_bits_addr_beat = T_2847_addr_beat;
  assign io_outer_release_bits_addr_block = T_2847_addr_block;
  assign io_outer_release_bits_client_xact_id = T_2847_client_xact_id;
  assign io_outer_release_bits_voluntary = T_2847_voluntary;
  assign io_outer_release_bits_r_type = T_2847_r_type;
  assign io_outer_release_bits_data = T_2847_data;
  assign io_outer_grant_ready = GEN_189;
  assign io_outer_finish_valid = 1'h0;
  assign io_outer_finish_bits_manager_xact_id = GEN_28;
  assign io_outer_finish_bits_manager_id = GEN_29;
  assign io_alloc_iacq_matches = T_1801;
  assign io_alloc_iacq_can = T_1693;
  assign io_alloc_irel_matches = T_1804;
  assign io_alloc_irel_can = 1'h0;
  assign io_alloc_oprb_matches = T_1807;
  assign io_alloc_oprb_can = 1'h0;
  assign all_pending_done = T_3775;
  assign xact_addr_beat = xact_iacq_addr_beat;
  assign xact_iacq_client_xact_id = T_1877_client_xact_id;
  assign xact_iacq_addr_beat = T_1877_addr_beat;
  assign xact_iacq_client_id = T_1877_client_id;
  assign xact_iacq_is_builtin_type = T_1877_is_builtin_type;
  assign xact_iacq_a_type = T_1877_a_type;
  assign vol_ignt_counter_pending = T_2291;
  assign vol_ignt_counter_up_idx = T_2241;
  assign vol_ignt_counter_up_done = T_2242;
  assign vol_ignt_counter_down_idx = T_2274;
  assign vol_ignt_counter_down_done = T_2275;
  assign pending_ignt = T_1907;
  assign ignt_data_idx = T_3567;
  assign ignt_data_done = T_3568;
  assign ifin_counter_pending = T_3357;
  assign ifin_counter_up_idx = T_3325;
  assign ifin_counter_up_done = T_3326;
  assign ifin_counter_down_idx = 3'h0;
  assign ifin_counter_down_done = T_3327;
  assign ognt_counter_pending = T_2951;
  assign ognt_counter_up_idx = T_2903;
  assign ognt_counter_up_done = T_2904;
  assign ognt_counter_down_idx = T_2934;
  assign ognt_counter_down_done = T_2935;
  assign vol_ognt_counter_pending = T_2787;
  assign vol_ognt_counter_up_idx = T_2741;
  assign vol_ognt_counter_up_done = T_2742;
  assign vol_ognt_counter_down_idx = T_2770;
  assign vol_ognt_counter_down_done = T_2771;
  assign T_183 = pending_orel_data != 8'h0;
  assign T_184 = pending_orel_send | T_183;
  assign pending_orel = T_184 | vol_ognt_counter_pending;
  assign T_210_sharers = 1'h0;
  assign T_262_state = 2'h0;
  assign coh_inner_sharers = T_210_sharers;
  assign coh_outer_state = T_262_state;
  assign T_1693 = state == 4'h0;
  assign T_1694 = io_inner_acquire_ready & io_inner_acquire_valid;
  assign T_1695 = T_1693 & T_1694;
  assign T_1696 = T_1695 & io_alloc_iacq_should;
  assign T_1705_0 = 3'h3;
  assign T_1707 = io_inner_acquire_bits_a_type == T_1705_0;
  assign T_1708 = io_inner_acquire_bits_is_builtin_type & T_1707;
  assign T_1709 = T_1696 & T_1708;
  assign T_1718_0 = 3'h3;
  assign T_1720 = io_inner_acquire_bits_a_type == T_1718_0;
  assign T_1721 = io_inner_acquire_bits_is_builtin_type & T_1720;
  assign T_1723 = T_1721 == 1'h0;
  assign T_1725 = io_inner_acquire_bits_addr_beat == 3'h0;
  assign T_1726 = T_1723 | T_1725;
  assign T_1728 = T_1726 == 1'h0;
  assign T_1729 = T_1709 & T_1728;
  assign T_1731 = T_1729 == 1'h0;
  assign T_1732 = T_1731 | reset;
  assign T_1734 = T_1732 == 1'h0;
  assign T_1735 = state != 4'h0;
  assign T_1736 = T_1735 & pending_ignt;
  assign T_1738 = xact_iacq_a_type == 3'h5;
  assign T_1740 = xact_iacq_a_type == 3'h6;
  assign T_1741 = T_1738 | T_1740;
  assign T_1742 = xact_iacq_is_builtin_type & T_1741;
  assign T_1743 = T_1736 & T_1742;
  assign T_1745 = T_1743 == 1'h0;
  assign T_1746 = T_1745 | reset;
  assign T_1748 = T_1746 == 1'h0;
  assign T_1752 = xact_iacq_a_type == 3'h4;
  assign T_1753 = xact_iacq_is_builtin_type & T_1752;
  assign T_1754 = T_1736 & T_1753;
  assign T_1756 = T_1754 == 1'h0;
  assign T_1757 = T_1756 | reset;
  assign T_1759 = T_1757 == 1'h0;
  assign T_1773_0 = 64'h0;
  assign T_1773_1 = 64'h0;
  assign T_1773_2 = 64'h0;
  assign T_1773_3 = 64'h0;
  assign T_1773_4 = 64'h0;
  assign T_1773_5 = 64'h0;
  assign T_1773_6 = 64'h0;
  assign T_1773_7 = 64'h0;
  assign T_1791_0 = 8'h0;
  assign T_1791_1 = 8'h0;
  assign T_1791_2 = 8'h0;
  assign T_1791_3 = 8'h0;
  assign T_1791_4 = 8'h0;
  assign T_1791_5 = 8'h0;
  assign T_1791_6 = 8'h0;
  assign T_1791_7 = 8'h0;
  assign T_1800 = io_inner_acquire_bits_addr_block == xact_addr_block;
  assign T_1801 = T_1735 & T_1800;
  assign T_1803 = io_inner_release_bits_addr_block == xact_addr_block;
  assign T_1804 = T_1735 & T_1803;
  assign T_1806 = io_outer_probe_bits_addr_block == xact_addr_block;
  assign T_1807 = T_1735 & T_1806;
  assign T_1815 = xact_iacq_client_xact_id == io_inner_acquire_bits_client_xact_id;
  assign T_1816 = xact_iacq_client_id == io_inner_acquire_bits_client_id;
  assign T_1817 = T_1815 & T_1816;
  assign T_1818 = T_1817 & pending_ignt;
  assign T_1819 = xact_iacq_addr_beat == io_inner_acquire_bits_addr_beat;
  assign T_1820 = T_1818 & T_1819;
  assign ignt_q_clk = clk;
  assign ignt_q_reset = reset;
  assign ignt_q_io_enq_valid = T_1876;
  assign ignt_q_io_enq_bits_client_xact_id = io_inner_acquire_bits_client_xact_id;
  assign ignt_q_io_enq_bits_addr_beat = io_inner_acquire_bits_addr_beat;
  assign ignt_q_io_enq_bits_client_id = io_inner_acquire_bits_client_id;
  assign ignt_q_io_enq_bits_is_builtin_type = io_inner_acquire_bits_is_builtin_type;
  assign ignt_q_io_enq_bits_a_type = io_inner_acquire_bits_a_type;
  assign ignt_q_io_deq_ready = GEN_299;
  assign T_1851 = T_1693 & io_alloc_iacq_should;
  assign T_1852 = T_1851 & io_inner_acquire_valid;
  assign T_1854 = T_1820 == 1'h0;
  assign T_1855 = T_1854 & pending_ignt;
  assign T_1857 = T_1855 & T_1694;
  assign T_1866_0 = 3'h3;
  assign T_1868 = io_inner_acquire_bits_a_type == T_1866_0;
  assign T_1869 = io_inner_acquire_bits_is_builtin_type & T_1868;
  assign T_1871 = T_1869 == 1'h0;
  assign T_1874 = T_1871 | T_1725;
  assign T_1875 = T_1857 & T_1874;
  assign T_1876 = T_1852 | T_1875;
  assign T_1877_client_xact_id = ignt_q_io_deq_valid ? ignt_q_io_deq_bits_client_xact_id : ignt_q_io_enq_bits_client_xact_id;
  assign T_1877_addr_beat = ignt_q_io_deq_valid ? ignt_q_io_deq_bits_addr_beat : ignt_q_io_enq_bits_addr_beat;
  assign T_1877_client_id = ignt_q_io_deq_valid ? ignt_q_io_deq_bits_client_id : ignt_q_io_enq_bits_client_id;
  assign T_1877_is_builtin_type = ignt_q_io_deq_valid ? ignt_q_io_deq_bits_is_builtin_type : ignt_q_io_enq_bits_is_builtin_type;
  assign T_1877_a_type = ignt_q_io_deq_valid ? ignt_q_io_deq_bits_a_type : ignt_q_io_enq_bits_a_type;
  assign T_1907 = ignt_q_io_count > 2'h0;
  assign T_1909 = T_1735 | io_alloc_iacq_should;
  assign T_1919_0 = 3'h2;
  assign T_1919_1 = 3'h3;
  assign T_1919_2 = 3'h4;
  assign T_1921 = io_inner_acquire_bits_a_type == T_1919_0;
  assign T_1922 = io_inner_acquire_bits_a_type == T_1919_1;
  assign T_1923 = io_inner_acquire_bits_a_type == T_1919_2;
  assign T_1924 = T_1921 | T_1922;
  assign T_1925 = T_1924 | T_1923;
  assign T_1926 = io_inner_acquire_bits_is_builtin_type & T_1925;
  assign T_1927 = T_1694 & T_1926;
  assign T_1931 = T_1927 ? 8'hff : 8'h0;
  assign T_1932 = ~ T_1931;
  assign T_1934 = 8'h1 << io_inner_acquire_bits_addr_beat;
  assign T_1935 = ~ T_1934;
  assign T_1936 = T_1932 | T_1935;
  assign T_1937 = pending_put_data & T_1936;
  assign T_1947_0 = 3'h3;
  assign T_1949 = io_inner_acquire_bits_a_type == T_1947_0;
  assign T_1950 = io_inner_acquire_bits_is_builtin_type & T_1949;
  assign T_1951 = T_1694 & T_1950;
  assign T_1954 = T_1951 & T_1725;
  assign T_1963 = T_1954 ? 8'hfe : 8'h0;
  assign T_1964 = T_1937 | T_1963;
  assign GEN_32 = T_1909 ? T_1964 : pending_put_data;
  assign T_1972 = 4'h8 * 4'h0;
  assign T_1974 = io_inner_acquire_bits_a_type == 3'h2;
  assign T_1975 = io_inner_acquire_bits_is_builtin_type & T_1974;
  assign T_1977 = io_inner_acquire_bits_a_type == 3'h3;
  assign T_1978 = io_inner_acquire_bits_is_builtin_type & T_1977;
  assign T_1979 = T_1975 | T_1978;
  assign T_1980 = io_inner_acquire_bits_union[5:1];
  assign T_1981 = T_1979 ? 5'h1 : T_1980;
  assign T_1982 = io_inner_acquire_bits_union[11:9];
  assign T_1983 = io_inner_acquire_bits_union[8:6];
  assign T_1996_0 = 3'h2;
  assign T_1996_1 = 3'h3;
  assign T_1996_2 = 3'h4;
  assign T_1998 = io_inner_acquire_bits_a_type == T_1996_0;
  assign T_1999 = io_inner_acquire_bits_a_type == T_1996_1;
  assign T_2000 = io_inner_acquire_bits_a_type == T_1996_2;
  assign T_2001 = T_1998 | T_1999;
  assign T_2002 = T_2001 | T_2000;
  assign T_2003 = io_inner_acquire_bits_is_builtin_type & T_2002;
  assign T_2004 = T_1694 & T_2003;
  assign T_2008 = T_2004 ? 8'hff : 8'h0;
  assign T_2009 = ~ T_2008;
  assign T_2013 = T_2009 | T_1935;
  assign T_2015 = T_1978 ? T_2013 : 8'h0;
  assign GEN_33 = T_1852 ? io_inner_acquire_bits_addr_block : xact_addr_block;
  assign GEN_34 = T_1852 ? 1'h0 : xact_allocate;
  assign GEN_35 = T_1852 ? T_1972 : xact_amo_shift_bytes;
  assign GEN_36 = T_1852 ? T_1981 : xact_op_code;
  assign GEN_37 = T_1852 ? T_1982 : xact_addr_byte;
  assign GEN_38 = T_1852 ? T_1983 : xact_op_size;
  assign GEN_42 = T_1852 ? T_2015 : GEN_32;
  assign GEN_43 = T_1852 ? 8'h0 : pending_ignt_data;
  assign GEN_44 = T_1852 ? 4'h5 : state;
  assign T_2018 = pending_put_data != 8'h0;
  assign T_2034_0 = 3'h3;
  assign T_2036 = io_inner_acquire_bits_a_type == T_2034_0;
  assign T_2037 = io_inner_acquire_bits_is_builtin_type & T_2036;
  assign T_2038 = T_1818 & T_2037;
  assign T_2039 = T_1693 | T_2038;
  assign T_2040 = ~ pending_ignt_data;
  assign skip_outer_acquire = T_2040 == 8'h0;
  assign T_2049 = 3'h4 == xact_iacq_a_type;
  assign T_2050 = T_2049 ? 2'h0 : 2'h2;
  assign T_2051 = 3'h6 == xact_iacq_a_type;
  assign T_2052 = T_2051 ? 2'h0 : T_2050;
  assign T_2053 = 3'h5 == xact_iacq_a_type;
  assign T_2054 = T_2053 ? 2'h2 : T_2052;
  assign T_2055 = 3'h2 == xact_iacq_a_type;
  assign T_2056 = T_2055 ? 2'h0 : T_2054;
  assign T_2057 = 3'h0 == xact_iacq_a_type;
  assign T_2058 = T_2057 ? 2'h2 : T_2056;
  assign T_2059 = 3'h3 == xact_iacq_a_type;
  assign T_2060 = T_2059 ? 2'h0 : T_2058;
  assign T_2061 = 3'h1 == xact_iacq_a_type;
  assign T_2062 = T_2061 ? 2'h2 : T_2060;
  assign T_2064 = T_2061 ? 2'h0 : 2'h2;
  assign T_2066 = T_2057 ? 2'h1 : T_2064;
  assign T_2067 = xact_iacq_is_builtin_type ? T_2062 : T_2066;
  assign T_2095_addr_block = xact_addr_block;
  assign T_2095_p_type = T_2067;
  assign T_2095_client_id = 1'h0;
  assign T_2123 = skip_outer_acquire == 1'h0;
  assign T_2124 = T_2123 ? 4'h6 : 4'h7;
  assign T_2133_pending = T_2207;
  assign T_2133_up_idx = 3'h0;
  assign T_2133_up_done = T_2141;
  assign T_2133_down_idx = T_2190;
  assign T_2133_down_done = T_2191;
  assign T_2141 = io_inner_probe_ready & io_inner_probe_valid;
  assign T_2142 = ~ T_2141;
  assign T_2144 = 2'h1 << io_inner_probe_bits_client_id;
  assign T_2145 = ~ T_2144;
  assign GEN_370 = {{1'd0}, T_2142};
  assign T_2146 = GEN_370 | T_2145;
  assign GEN_371 = {{1'd0}, pending_iprbs};
  assign T_2147 = GEN_371 & T_2146;
  assign T_2148 = state == 4'h5;
  assign T_2151 = T_2148 & pending_iprbs;
  assign T_2168 = io_inner_release_ready & io_inner_release_valid;
  assign T_2171 = io_inner_release_bits_voluntary == 1'h0;
  assign T_2172 = T_1735 & T_2171;
  assign T_2173 = T_2168 & T_2172;
  assign T_2175 = io_inner_release_bits_r_type == 3'h0;
  assign T_2176 = io_inner_release_bits_r_type == 3'h1;
  assign T_2177 = io_inner_release_bits_r_type == 3'h2;
  assign T_2178 = T_2175 | T_2176;
  assign T_2179 = T_2178 | T_2177;
  assign T_2181 = T_2173 & T_2179;
  assign T_2185 = T_2183 == 3'h7;
  assign T_2187 = T_2183 + 3'h1;
  assign T_2188 = T_2187[2:0];
  assign GEN_46 = T_2181 ? T_2188 : T_2183;
  assign T_2189 = T_2181 & T_2185;
  assign T_2190 = T_2179 ? T_2183 : 3'h0;
  assign T_2191 = T_2179 ? T_2189 : T_2173;
  assign T_2195 = T_2191 == 1'h0;
  assign T_2196 = T_2141 & T_2195;
  assign T_2198 = T_2193 + 1'h1;
  assign T_2199 = T_2198[0:0];
  assign GEN_47 = T_2196 ? T_2199 : T_2193;
  assign T_2201 = T_2141 == 1'h0;
  assign T_2202 = T_2191 & T_2201;
  assign T_2204 = T_2193 - 1'h1;
  assign T_2205 = T_2204[0:0];
  assign GEN_48 = T_2202 ? T_2205 : GEN_47;
  assign T_2207 = T_2193 > 1'h0;
  assign T_2211 = pending_iprbs | T_2133_pending;
  assign T_2213 = T_2211 == 1'h0;
  assign T_2214 = T_2148 & T_2213;
  assign GEN_49 = T_2214 ? T_2124 : GEN_44;
  assign T_2218 = T_1693 ? io_alloc_irel_should : io_alloc_irel_matches;
  assign T_2219 = T_2218 & io_inner_release_bits_voluntary;
  assign T_2224 = T_2168 & T_2219;
  assign T_2232 = T_2224 & T_2179;
  assign T_2236 = T_2234 == 3'h7;
  assign T_2238 = T_2234 + 3'h1;
  assign T_2239 = T_2238[2:0];
  assign GEN_50 = T_2232 ? T_2239 : T_2234;
  assign T_2240 = T_2232 & T_2236;
  assign T_2241 = T_2179 ? T_2234 : 3'h0;
  assign T_2242 = T_2179 ? T_2240 : T_2224;
  assign T_2243 = io_inner_grant_ready & io_inner_grant_valid;
  assign T_2246 = io_inner_grant_bits_g_type == 4'h0;
  assign T_2247 = io_inner_grant_bits_is_builtin_type & T_2246;
  assign T_2248 = T_1735 & T_2247;
  assign T_2249 = T_2243 & T_2248;
  assign T_2257_0 = 3'h5;
  assign GEN_372 = {{1'd0}, T_2257_0};
  assign T_2259 = io_inner_grant_bits_g_type == GEN_372;
  assign T_2261 = io_inner_grant_bits_g_type == 4'h1;
  assign T_2262 = T_2246 | T_2261;
  assign T_2263 = io_inner_grant_bits_is_builtin_type ? T_2259 : T_2262;
  assign T_2265 = T_2249 & T_2263;
  assign T_2269 = T_2267 == 3'h7;
  assign T_2271 = T_2267 + 3'h1;
  assign T_2272 = T_2271[2:0];
  assign GEN_51 = T_2265 ? T_2272 : T_2267;
  assign T_2273 = T_2265 & T_2269;
  assign T_2274 = T_2263 ? T_2267 : 3'h0;
  assign T_2275 = T_2263 ? T_2273 : T_2249;
  assign T_2279 = T_2275 == 1'h0;
  assign T_2280 = T_2242 & T_2279;
  assign T_2282 = T_2277 + 1'h1;
  assign T_2283 = T_2282[0:0];
  assign GEN_52 = T_2280 ? T_2283 : T_2277;
  assign T_2285 = T_2242 == 1'h0;
  assign T_2286 = T_2275 & T_2285;
  assign T_2288 = T_2277 - 1'h1;
  assign T_2289 = T_2288[0:0];
  assign GEN_53 = T_2286 ? T_2289 : GEN_52;
  assign T_2291 = T_2277 > 1'h0;
  assign T_2293 = T_1693 & io_alloc_irel_should;
  assign T_2294 = T_2293 & io_inner_release_valid;
  assign GEN_54 = T_2294 ? io_inner_release_bits_addr_block : GEN_33;
  assign GEN_55 = T_2294 ? 8'hff : pending_irel_data;
  assign GEN_56 = T_2294 ? 4'h7 : GEN_49;
  assign T_2301 = T_1803 & io_inner_release_bits_voluntary;
  assign T_2303 = state == 4'h8;
  assign T_2304 = T_1693 | T_2303;
  assign T_2306 = T_2304 == 1'h0;
  assign T_2307 = T_2301 & T_2306;
  assign T_2309 = all_pending_done == 1'h0;
  assign T_2310 = T_2307 & T_2309;
  assign T_2311 = io_outer_grant_ready & io_outer_grant_valid;
  assign T_2313 = T_2311 == 1'h0;
  assign T_2314 = T_2310 & T_2313;
  assign T_2317 = T_2243 == 1'h0;
  assign T_2318 = T_2314 & T_2317;
  assign T_2320 = vol_ignt_counter_pending == 1'h0;
  assign T_2321 = T_2318 & T_2320;
  assign T_2325 = T_1803 & T_2171;
  assign T_2327 = T_2325 & T_2148;
  assign T_2328 = T_2321 | T_2327;
  assign T_2329 = T_2328 & io_inner_release_valid;
  assign T_2330 = T_2294 | T_2329;
  assign T_2331 = T_2330 & io_inner_release_ready;
  assign T_2340 = T_2179 == 1'h0;
  assign T_2342 = io_inner_release_bits_addr_beat == 3'h0;
  assign T_2343 = T_2340 | T_2342;
  assign T_2357 = T_2168 & T_2179;
  assign T_2361 = T_2357 ? 8'hff : 8'h0;
  assign T_2362 = ~ T_2361;
  assign T_2364 = 8'h1 << io_inner_release_bits_addr_beat;
  assign T_2365 = ~ T_2364;
  assign T_2366 = T_2362 | T_2365;
  assign T_2368 = T_2179 ? T_2366 : 8'h0;
  assign GEN_57 = T_2343 ? io_inner_release_bits_r_type : xact_vol_ir_r_type;
  assign GEN_58 = T_2343 ? io_inner_release_bits_client_id : xact_vol_ir_src;
  assign GEN_59 = T_2343 ? io_inner_release_bits_client_xact_id : xact_vol_ir_client_xact_id;
  assign GEN_60 = T_2343 ? T_2368 : GEN_55;
  assign T_2370 = T_2343 == 1'h0;
  assign T_2387 = pending_irel_data & T_2366;
  assign GEN_61 = T_2370 ? T_2387 : GEN_60;
  assign GEN_62 = T_2331 ? GEN_57 : xact_vol_ir_r_type;
  assign GEN_63 = T_2331 ? GEN_58 : xact_vol_ir_src;
  assign GEN_64 = T_2331 ? GEN_59 : xact_vol_ir_client_xact_id;
  assign GEN_65 = T_2331 ? GEN_61 : GEN_55;
  assign T_2388 = state == 4'h3;
  assign T_2389 = state == 4'h4;
  assign T_2391 = state == 4'h7;
  assign T_2392 = T_2388 | T_2389;
  assign T_2393 = T_2392 | T_2148;
  assign T_2394 = T_2393 | T_2391;
  assign T_2395 = T_2394 & vol_ignt_counter_pending;
  assign T_2397 = pending_irel_data != 8'h0;
  assign T_2398 = T_2397 | vol_ognt_counter_pending;
  assign T_2400 = T_2398 == 1'h0;
  assign T_2401 = T_2395 & T_2400;
  assign T_2436_addr_beat = 3'h0;
  assign T_2436_addr_block = xact_addr_block;
  assign T_2436_client_xact_id = xact_vol_ir_client_xact_id;
  assign T_2436_voluntary = 1'h1;
  assign T_2436_r_type = xact_vol_ir_r_type;
  assign T_2436_data = 64'h0;
  assign T_2436_client_id = xact_vol_ir_src;
  assign T_2503_addr_beat = 3'h0;
  assign T_2503_client_xact_id = T_2436_client_xact_id;
  assign T_2503_manager_xact_id = 4'h0;
  assign T_2503_is_builtin_type = 1'h1;
  assign T_2503_g_type = 4'h0;
  assign T_2503_data = 64'h0;
  assign T_2503_client_id = T_2436_client_id;
  assign GEN_0 = GEN_72;
  assign GEN_66 = 3'h1 == io_inner_release_bits_addr_beat ? wmask_buffer_1 : wmask_buffer_0;
  assign GEN_67 = 3'h2 == io_inner_release_bits_addr_beat ? wmask_buffer_2 : GEN_66;
  assign GEN_68 = 3'h3 == io_inner_release_bits_addr_beat ? wmask_buffer_3 : GEN_67;
  assign GEN_69 = 3'h4 == io_inner_release_bits_addr_beat ? wmask_buffer_4 : GEN_68;
  assign GEN_70 = 3'h5 == io_inner_release_bits_addr_beat ? wmask_buffer_5 : GEN_69;
  assign GEN_71 = 3'h6 == io_inner_release_bits_addr_beat ? wmask_buffer_6 : GEN_70;
  assign GEN_72 = 3'h7 == io_inner_release_bits_addr_beat ? wmask_buffer_7 : GEN_71;
  assign T_2572 = GEN_0[0];
  assign GEN_1 = GEN_72;
  assign T_2573 = GEN_1[1];
  assign GEN_2 = GEN_72;
  assign T_2574 = GEN_2[2];
  assign GEN_3 = GEN_72;
  assign T_2575 = GEN_3[3];
  assign GEN_4 = GEN_72;
  assign T_2576 = GEN_4[4];
  assign GEN_5 = GEN_72;
  assign T_2577 = GEN_5[5];
  assign GEN_6 = GEN_72;
  assign T_2578 = GEN_6[6];
  assign GEN_7 = GEN_72;
  assign T_2579 = GEN_7[7];
  assign T_2583 = T_2572 ? 8'hff : 8'h0;
  assign T_2587 = T_2573 ? 8'hff : 8'h0;
  assign T_2591 = T_2574 ? 8'hff : 8'h0;
  assign T_2595 = T_2575 ? 8'hff : 8'h0;
  assign T_2599 = T_2576 ? 8'hff : 8'h0;
  assign T_2603 = T_2577 ? 8'hff : 8'h0;
  assign T_2607 = T_2578 ? 8'hff : 8'h0;
  assign T_2611 = T_2579 ? 8'hff : 8'h0;
  assign T_2612 = {T_2587,T_2583};
  assign T_2613 = {T_2595,T_2591};
  assign T_2614 = {T_2613,T_2612};
  assign T_2615 = {T_2603,T_2599};
  assign T_2616 = {T_2611,T_2607};
  assign T_2617 = {T_2616,T_2615};
  assign T_2618 = {T_2617,T_2614};
  assign T_2619 = ~ T_2618;
  assign T_2620 = T_2619 & io_inner_release_bits_data;
  assign GEN_8 = GEN_128;
  assign GEN_122 = 3'h1 == io_inner_release_bits_addr_beat ? data_buffer_1 : data_buffer_0;
  assign GEN_123 = 3'h2 == io_inner_release_bits_addr_beat ? data_buffer_2 : GEN_122;
  assign GEN_124 = 3'h3 == io_inner_release_bits_addr_beat ? data_buffer_3 : GEN_123;
  assign GEN_125 = 3'h4 == io_inner_release_bits_addr_beat ? data_buffer_4 : GEN_124;
  assign GEN_126 = 3'h5 == io_inner_release_bits_addr_beat ? data_buffer_5 : GEN_125;
  assign GEN_127 = 3'h6 == io_inner_release_bits_addr_beat ? data_buffer_6 : GEN_126;
  assign GEN_128 = 3'h7 == io_inner_release_bits_addr_beat ? data_buffer_7 : GEN_127;
  assign T_2621 = T_2618 & GEN_8;
  assign T_2622 = T_2620 | T_2621;
  assign GEN_9 = T_2622;
  assign GEN_129 = 3'h0 == io_inner_release_bits_addr_beat ? GEN_9 : data_buffer_0;
  assign GEN_130 = 3'h1 == io_inner_release_bits_addr_beat ? GEN_9 : data_buffer_1;
  assign GEN_131 = 3'h2 == io_inner_release_bits_addr_beat ? GEN_9 : data_buffer_2;
  assign GEN_132 = 3'h3 == io_inner_release_bits_addr_beat ? GEN_9 : data_buffer_3;
  assign GEN_133 = 3'h4 == io_inner_release_bits_addr_beat ? GEN_9 : data_buffer_4;
  assign GEN_134 = 3'h5 == io_inner_release_bits_addr_beat ? GEN_9 : data_buffer_5;
  assign GEN_135 = 3'h6 == io_inner_release_bits_addr_beat ? GEN_9 : data_buffer_6;
  assign GEN_136 = 3'h7 == io_inner_release_bits_addr_beat ? GEN_9 : data_buffer_7;
  assign GEN_147 = T_2357 ? GEN_129 : data_buffer_0;
  assign GEN_148 = T_2357 ? GEN_130 : data_buffer_1;
  assign GEN_149 = T_2357 ? GEN_131 : data_buffer_2;
  assign GEN_150 = T_2357 ? GEN_132 : data_buffer_3;
  assign GEN_151 = T_2357 ? GEN_133 : data_buffer_4;
  assign GEN_152 = T_2357 ? GEN_134 : data_buffer_5;
  assign GEN_153 = T_2357 ? GEN_135 : data_buffer_6;
  assign GEN_154 = T_2357 ? GEN_136 : data_buffer_7;
  assign T_2653_state = 2'h2;
  assign T_2679 = T_1735 | io_alloc_irel_should;
  assign T_2695 = T_2361 & T_2364;
  assign T_2696 = pending_orel_data | T_2695;
  assign T_2698 = io_outer_release_ready & io_outer_release_valid;
  assign T_2699 = io_outer_release_bits_r_type == 3'h0;
  assign T_2700 = io_outer_release_bits_r_type == 3'h1;
  assign T_2701 = io_outer_release_bits_r_type == 3'h2;
  assign T_2702 = T_2699 | T_2700;
  assign T_2703 = T_2702 | T_2701;
  assign T_2704 = T_2698 & T_2703;
  assign T_2708 = T_2704 ? 8'hff : 8'h0;
  assign T_2709 = ~ T_2708;
  assign T_2711 = 8'h1 << io_outer_release_bits_addr_beat;
  assign T_2712 = ~ T_2711;
  assign T_2713 = T_2709 | T_2712;
  assign T_2714 = T_2696 & T_2713;
  assign GEN_155 = T_2679 ? T_2714 : pending_orel_data;
  assign GEN_157 = T_2698 ? 1'h0 : pending_orel_send;
  assign T_2724 = T_2698 & io_outer_release_bits_voluntary;
  assign T_2732 = T_2724 & T_2703;
  assign T_2736 = T_2734 == 3'h7;
  assign T_2738 = T_2734 + 3'h1;
  assign T_2739 = T_2738[2:0];
  assign GEN_158 = T_2732 ? T_2739 : T_2734;
  assign T_2740 = T_2732 & T_2736;
  assign T_2741 = T_2703 ? T_2734 : 3'h0;
  assign T_2742 = T_2703 ? T_2740 : T_2724;
  assign T_2745 = io_outer_grant_bits_g_type == 4'h0;
  assign T_2746 = io_outer_grant_bits_is_builtin_type & T_2745;
  assign T_2747 = T_2311 & T_2746;
  assign T_2755_0 = 3'h5;
  assign GEN_373 = {{1'd0}, T_2755_0};
  assign T_2757 = io_outer_grant_bits_g_type == GEN_373;
  assign T_2759 = io_outer_grant_bits_is_builtin_type ? T_2757 : T_2745;
  assign T_2761 = T_2747 & T_2759;
  assign T_2765 = T_2763 == 3'h7;
  assign T_2767 = T_2763 + 3'h1;
  assign T_2768 = T_2767[2:0];
  assign GEN_159 = T_2761 ? T_2768 : T_2763;
  assign T_2769 = T_2761 & T_2765;
  assign T_2770 = T_2759 ? T_2763 : 3'h0;
  assign T_2771 = T_2759 ? T_2769 : T_2747;
  assign T_2775 = T_2771 == 1'h0;
  assign T_2776 = T_2742 & T_2775;
  assign T_2778 = T_2773 + 1'h1;
  assign T_2779 = T_2778[0:0];
  assign GEN_160 = T_2776 ? T_2779 : T_2773;
  assign T_2781 = T_2742 == 1'h0;
  assign T_2782 = T_2771 & T_2781;
  assign T_2784 = T_2773 - 1'h1;
  assign T_2785 = T_2784[0:0];
  assign GEN_161 = T_2782 ? T_2785 : GEN_160;
  assign T_2787 = T_2773 > 1'h0;
  assign T_2794 = pending_orel_data >> vol_ognt_counter_up_idx;
  assign T_2795 = T_2794[0];
  assign T_2796 = T_2703 ? T_2795 : pending_orel_send;
  assign T_2797 = T_2391 & T_2796;
  assign T_2810 = T_2653_state == 2'h2;
  assign T_2811 = T_2810 ? 3'h0 : 3'h3;
  assign T_2847_addr_beat = vol_ognt_counter_up_idx;
  assign T_2847_addr_block = xact_addr_block;
  assign T_2847_client_xact_id = 4'h0;
  assign T_2847_voluntary = 1'h1;
  assign T_2847_r_type = T_2811;
  assign T_2847_data = GEN_10;
  assign GEN_10 = GEN_168;
  assign GEN_162 = 3'h1 == vol_ognt_counter_up_idx ? data_buffer_1 : data_buffer_0;
  assign GEN_163 = 3'h2 == vol_ognt_counter_up_idx ? data_buffer_2 : GEN_162;
  assign GEN_164 = 3'h3 == vol_ognt_counter_up_idx ? data_buffer_3 : GEN_163;
  assign GEN_165 = 3'h4 == vol_ognt_counter_up_idx ? data_buffer_4 : GEN_164;
  assign GEN_166 = 3'h5 == vol_ognt_counter_up_idx ? data_buffer_5 : GEN_165;
  assign GEN_167 = 3'h6 == vol_ognt_counter_up_idx ? data_buffer_6 : GEN_166;
  assign GEN_168 = 3'h7 == vol_ognt_counter_up_idx ? data_buffer_7 : GEN_167;
  assign T_2876 = xact_iacq_is_builtin_type == 1'h0;
  assign T_2879 = io_outer_acquire_ready & io_outer_acquire_valid;
  assign T_2890_0 = 3'h3;
  assign T_2892 = io_outer_acquire_bits_a_type == T_2890_0;
  assign T_2893 = io_outer_acquire_bits_is_builtin_type & T_2892;
  assign T_2894 = T_2879 & T_2893;
  assign T_2898 = T_2896 == 3'h7;
  assign T_2900 = T_2896 + 3'h1;
  assign T_2901 = T_2900[2:0];
  assign GEN_170 = T_2894 ? T_2901 : T_2896;
  assign T_2902 = T_2894 & T_2898;
  assign T_2903 = T_2893 ? T_2896 : xact_addr_beat;
  assign T_2904 = T_2893 ? T_2902 : T_2879;
  assign T_2910 = T_2746 == 1'h0;
  assign T_2911 = T_2311 & T_2910;
  assign T_2919_0 = 3'h5;
  assign GEN_374 = {{1'd0}, T_2919_0};
  assign T_2921 = io_outer_grant_bits_g_type == GEN_374;
  assign T_2923 = io_outer_grant_bits_is_builtin_type ? T_2921 : T_2745;
  assign T_2925 = T_2911 & T_2923;
  assign T_2929 = T_2927 == 3'h7;
  assign T_2931 = T_2927 + 3'h1;
  assign T_2932 = T_2931[2:0];
  assign GEN_171 = T_2925 ? T_2932 : T_2927;
  assign T_2933 = T_2925 & T_2929;
  assign T_2934 = T_2923 ? T_2927 : xact_addr_beat;
  assign T_2935 = T_2923 ? T_2933 : T_2911;
  assign T_2939 = T_2935 == 1'h0;
  assign T_2940 = T_2904 & T_2939;
  assign T_2942 = T_2937 + 1'h1;
  assign T_2943 = T_2942[0:0];
  assign GEN_172 = T_2940 ? T_2943 : T_2937;
  assign T_2945 = T_2904 == 1'h0;
  assign T_2946 = T_2935 & T_2945;
  assign T_2948 = T_2937 - 1'h1;
  assign T_2949 = T_2948[0:0];
  assign GEN_173 = T_2946 ? T_2949 : GEN_172;
  assign T_2951 = T_2937 > 1'h0;
  assign T_2952 = state == 4'h6;
  assign T_2956 = pending_put_data >> ognt_counter_up_idx;
  assign T_2957 = T_2956[0];
  assign T_2959 = T_2957 == 1'h0;
  assign T_2968_0 = 3'h2;
  assign T_2968_1 = 3'h3;
  assign T_2968_2 = 3'h4;
  assign T_2986 = xact_allocate | T_2959;
  assign T_2987 = T_2952 & T_2986;
  assign T_2990 = xact_op_code == 5'h1;
  assign T_2991 = xact_op_code == 5'h7;
  assign T_2992 = T_2990 | T_2991;
  assign T_2993 = xact_op_code[3];
  assign T_2994 = xact_op_code == 5'h4;
  assign T_2995 = T_2993 | T_2994;
  assign T_2996 = T_2992 | T_2995;
  assign T_2997 = xact_op_code == 5'h3;
  assign T_2998 = T_2996 | T_2997;
  assign T_2999 = xact_op_code == 5'h6;
  assign T_3000 = T_2998 | T_2999;
  assign T_3003 = {xact_op_code,1'h1};
  assign T_3034_addr_block = xact_addr_block;
  assign T_3034_client_xact_id = 4'h0;
  assign T_3034_addr_beat = 3'h0;
  assign T_3034_is_builtin_type = 1'h0;
  assign T_3034_a_type = {{2'd0}, T_3000};
  assign T_3034_union = {{6'd0}, T_3003};
  assign T_3034_data = 64'h0;
  assign GEN_11 = GEN_180;
  assign GEN_174 = 3'h1 == ognt_counter_up_idx ? wmask_buffer_1 : wmask_buffer_0;
  assign GEN_175 = 3'h2 == ognt_counter_up_idx ? wmask_buffer_2 : GEN_174;
  assign GEN_176 = 3'h3 == ognt_counter_up_idx ? wmask_buffer_3 : GEN_175;
  assign GEN_177 = 3'h4 == ognt_counter_up_idx ? wmask_buffer_4 : GEN_176;
  assign GEN_178 = 3'h5 == ognt_counter_up_idx ? wmask_buffer_5 : GEN_177;
  assign GEN_179 = 3'h6 == ognt_counter_up_idx ? wmask_buffer_6 : GEN_178;
  assign GEN_180 = 3'h7 == ognt_counter_up_idx ? wmask_buffer_7 : GEN_179;
  assign T_3099 = {xact_op_code,1'h0};
  assign T_3100 = {xact_addr_byte,xact_op_size};
  assign T_3101 = {T_3100,T_3099};
  assign T_3103 = {xact_op_size,xact_op_code};
  assign T_3104 = {T_3103,1'h0};
  assign T_3106 = {GEN_11,1'h0};
  assign T_3118 = T_2051 ? 6'h2 : 6'h0;
  assign T_3120 = T_2053 ? 6'h0 : T_3118;
  assign T_3122 = T_2049 ? T_3101 : {{6'd0}, T_3120};
  assign T_3124 = T_2059 ? {{3'd0}, T_3106} : T_3122;
  assign T_3126 = T_2055 ? {{3'd0}, T_3106} : T_3124;
  assign T_3128 = T_2061 ? {{3'd0}, T_3104} : T_3126;
  assign T_3130 = T_2057 ? T_3101 : T_3128;
  assign T_3159_addr_block = xact_addr_block;
  assign T_3159_client_xact_id = 4'h0;
  assign T_3159_addr_beat = ognt_counter_up_idx;
  assign T_3159_is_builtin_type = 1'h1;
  assign T_3159_a_type = xact_iacq_a_type;
  assign T_3159_union = T_3130;
  assign T_3159_data = GEN_12;
  assign GEN_12 = GEN_187;
  assign GEN_181 = 3'h1 == ognt_counter_up_idx ? data_buffer_1 : data_buffer_0;
  assign GEN_182 = 3'h2 == ognt_counter_up_idx ? data_buffer_2 : GEN_181;
  assign GEN_183 = 3'h3 == ognt_counter_up_idx ? data_buffer_3 : GEN_182;
  assign GEN_184 = 3'h4 == ognt_counter_up_idx ? data_buffer_4 : GEN_183;
  assign GEN_185 = 3'h5 == ognt_counter_up_idx ? data_buffer_5 : GEN_184;
  assign GEN_186 = 3'h6 == ognt_counter_up_idx ? data_buffer_6 : GEN_185;
  assign GEN_187 = 3'h7 == ognt_counter_up_idx ? data_buffer_7 : GEN_186;
  assign T_3187_addr_block = T_2876 ? T_3034_addr_block : T_3159_addr_block;
  assign T_3187_client_xact_id = T_2876 ? T_3034_client_xact_id : T_3159_client_xact_id;
  assign T_3187_addr_beat = T_2876 ? T_3034_addr_beat : T_3159_addr_beat;
  assign T_3187_is_builtin_type = T_2876 ? T_3034_is_builtin_type : T_3159_is_builtin_type;
  assign T_3187_a_type = T_2876 ? T_3034_a_type : T_3159_a_type;
  assign T_3187_union = T_2876 ? T_3034_union : T_3159_union;
  assign T_3187_data = T_2876 ? T_3034_data : T_3159_data;
  assign T_3216 = T_2952 & ognt_counter_up_done;
  assign GEN_188 = T_3216 ? 4'h7 : GEN_56;
  assign GEN_189 = ognt_counter_pending ? 1'h1 : vol_ognt_counter_pending;
  assign T_3226_0 = 3'h5;
  assign T_3226_1 = 3'h4;
  assign GEN_375 = {{1'd0}, T_3226_0};
  assign T_3228 = io_outer_grant_bits_g_type == GEN_375;
  assign GEN_376 = {{1'd0}, T_3226_1};
  assign T_3229 = io_outer_grant_bits_g_type == GEN_376;
  assign T_3230 = T_3228 | T_3229;
  assign T_3232 = io_outer_grant_bits_is_builtin_type ? T_3230 : T_2745;
  assign T_3233 = T_2311 & T_3232;
  assign GEN_13 = GEN_196;
  assign GEN_190 = 3'h1 == io_outer_grant_bits_addr_beat ? wmask_buffer_1 : wmask_buffer_0;
  assign GEN_191 = 3'h2 == io_outer_grant_bits_addr_beat ? wmask_buffer_2 : GEN_190;
  assign GEN_192 = 3'h3 == io_outer_grant_bits_addr_beat ? wmask_buffer_3 : GEN_191;
  assign GEN_193 = 3'h4 == io_outer_grant_bits_addr_beat ? wmask_buffer_4 : GEN_192;
  assign GEN_194 = 3'h5 == io_outer_grant_bits_addr_beat ? wmask_buffer_5 : GEN_193;
  assign GEN_195 = 3'h6 == io_outer_grant_bits_addr_beat ? wmask_buffer_6 : GEN_194;
  assign GEN_196 = 3'h7 == io_outer_grant_bits_addr_beat ? wmask_buffer_7 : GEN_195;
  assign T_3234 = GEN_13[0];
  assign GEN_14 = GEN_196;
  assign T_3235 = GEN_14[1];
  assign GEN_15 = GEN_196;
  assign T_3236 = GEN_15[2];
  assign GEN_16 = GEN_196;
  assign T_3237 = GEN_16[3];
  assign GEN_17 = GEN_196;
  assign T_3238 = GEN_17[4];
  assign GEN_18 = GEN_196;
  assign T_3239 = GEN_18[5];
  assign GEN_19 = GEN_196;
  assign T_3240 = GEN_19[6];
  assign GEN_20 = GEN_196;
  assign T_3241 = GEN_20[7];
  assign T_3245 = T_3234 ? 8'hff : 8'h0;
  assign T_3249 = T_3235 ? 8'hff : 8'h0;
  assign T_3253 = T_3236 ? 8'hff : 8'h0;
  assign T_3257 = T_3237 ? 8'hff : 8'h0;
  assign T_3261 = T_3238 ? 8'hff : 8'h0;
  assign T_3265 = T_3239 ? 8'hff : 8'h0;
  assign T_3269 = T_3240 ? 8'hff : 8'h0;
  assign T_3273 = T_3241 ? 8'hff : 8'h0;
  assign T_3274 = {T_3249,T_3245};
  assign T_3275 = {T_3257,T_3253};
  assign T_3276 = {T_3275,T_3274};
  assign T_3277 = {T_3265,T_3261};
  assign T_3278 = {T_3273,T_3269};
  assign T_3279 = {T_3278,T_3277};
  assign T_3280 = {T_3279,T_3276};
  assign T_3281 = ~ T_3280;
  assign T_3282 = T_3281 & io_outer_grant_bits_data;
  assign GEN_21 = GEN_252;
  assign GEN_246 = 3'h1 == io_outer_grant_bits_addr_beat ? data_buffer_1 : data_buffer_0;
  assign GEN_247 = 3'h2 == io_outer_grant_bits_addr_beat ? data_buffer_2 : GEN_246;
  assign GEN_248 = 3'h3 == io_outer_grant_bits_addr_beat ? data_buffer_3 : GEN_247;
  assign GEN_249 = 3'h4 == io_outer_grant_bits_addr_beat ? data_buffer_4 : GEN_248;
  assign GEN_250 = 3'h5 == io_outer_grant_bits_addr_beat ? data_buffer_5 : GEN_249;
  assign GEN_251 = 3'h6 == io_outer_grant_bits_addr_beat ? data_buffer_6 : GEN_250;
  assign GEN_252 = 3'h7 == io_outer_grant_bits_addr_beat ? data_buffer_7 : GEN_251;
  assign T_3283 = T_3280 & GEN_21;
  assign T_3284 = T_3282 | T_3283;
  assign GEN_22 = T_3284;
  assign GEN_253 = 3'h0 == io_outer_grant_bits_addr_beat ? GEN_22 : GEN_147;
  assign GEN_254 = 3'h1 == io_outer_grant_bits_addr_beat ? GEN_22 : GEN_148;
  assign GEN_255 = 3'h2 == io_outer_grant_bits_addr_beat ? GEN_22 : GEN_149;
  assign GEN_256 = 3'h3 == io_outer_grant_bits_addr_beat ? GEN_22 : GEN_150;
  assign GEN_257 = 3'h4 == io_outer_grant_bits_addr_beat ? GEN_22 : GEN_151;
  assign GEN_258 = 3'h5 == io_outer_grant_bits_addr_beat ? GEN_22 : GEN_152;
  assign GEN_259 = 3'h6 == io_outer_grant_bits_addr_beat ? GEN_22 : GEN_153;
  assign GEN_260 = 3'h7 == io_outer_grant_bits_addr_beat ? GEN_22 : GEN_154;
  assign GEN_271 = T_3233 ? GEN_253 : GEN_147;
  assign GEN_272 = T_3233 ? GEN_254 : GEN_148;
  assign GEN_273 = T_3233 ? GEN_255 : GEN_149;
  assign GEN_274 = T_3233 ? GEN_256 : GEN_150;
  assign GEN_275 = T_3233 ? GEN_257 : GEN_151;
  assign GEN_276 = T_3233 ? GEN_258 : GEN_152;
  assign GEN_277 = T_3233 ? GEN_259 : GEN_153;
  assign GEN_278 = T_3233 ? GEN_260 : GEN_154;
  assign T_3285 = pending_orel | ognt_counter_pending;
  assign T_3286 = T_3285 | vol_ognt_counter_pending;
  assign T_3298 = T_2247 == 1'h0;
  assign T_3300 = T_2243 & T_3298;
  assign T_3308_0 = 3'h5;
  assign GEN_377 = {{1'd0}, T_3308_0};
  assign T_3310 = io_inner_grant_bits_g_type == GEN_377;
  assign T_3314 = io_inner_grant_bits_is_builtin_type ? T_3310 : T_2262;
  assign T_3316 = T_3300 & T_3314;
  assign T_3320 = T_3318 == 3'h7;
  assign T_3322 = T_3318 + 3'h1;
  assign T_3323 = T_3322[2:0];
  assign GEN_279 = T_3316 ? T_3323 : T_3318;
  assign T_3324 = T_3316 & T_3320;
  assign T_3325 = T_3314 ? T_3318 : 3'h0;
  assign T_3326 = T_3314 ? T_3324 : T_3300;
  assign T_3327 = io_inner_finish_ready & io_inner_finish_valid;
  assign T_3345 = T_3327 == 1'h0;
  assign T_3346 = T_3326 & T_3345;
  assign T_3348 = T_3343 + 1'h1;
  assign T_3349 = T_3348[0:0];
  assign GEN_281 = T_3346 ? T_3349 : T_3343;
  assign T_3351 = T_3326 == 1'h0;
  assign T_3352 = T_3327 & T_3351;
  assign T_3354 = T_3343 - 1'h1;
  assign T_3355 = T_3354[0:0];
  assign GEN_282 = T_3352 ? T_3355 : GEN_281;
  assign T_3357 = T_3343 > 1'h0;
  assign T_3362 = T_1852 == 1'h0;
  assign T_3371_0 = 3'h5;
  assign T_3371_1 = 3'h4;
  assign GEN_378 = {{1'd0}, T_3371_0};
  assign T_3373 = io_inner_grant_bits_g_type == GEN_378;
  assign GEN_379 = {{1'd0}, T_3371_1};
  assign T_3374 = io_inner_grant_bits_g_type == GEN_379;
  assign T_3375 = T_3373 | T_3374;
  assign T_3379 = io_inner_grant_bits_is_builtin_type ? T_3375 : T_2262;
  assign T_3380 = T_2243 & T_3379;
  assign T_3384 = T_3380 ? 8'hff : 8'h0;
  assign T_3385 = ~ T_3384;
  assign T_3387 = 8'h1 << io_inner_grant_bits_addr_beat;
  assign T_3388 = ~ T_3387;
  assign T_3389 = T_3385 | T_3388;
  assign T_3390 = pending_ignt_data & T_3389;
  assign T_3407 = T_3390 | T_2695;
  assign T_3417_0 = 3'h5;
  assign T_3417_1 = 3'h4;
  assign GEN_380 = {{1'd0}, T_3417_0};
  assign T_3419 = io_outer_grant_bits_g_type == GEN_380;
  assign GEN_381 = {{1'd0}, T_3417_1};
  assign T_3420 = io_outer_grant_bits_g_type == GEN_381;
  assign T_3421 = T_3419 | T_3420;
  assign T_3423 = io_outer_grant_bits_is_builtin_type ? T_3421 : T_2745;
  assign T_3424 = T_2311 & T_3423;
  assign T_3429 = T_3424 ? 8'hff : 8'h0;
  assign T_3431 = 8'h1 << io_outer_grant_bits_addr_beat;
  assign T_3432 = T_3429 & T_3431;
  assign T_3433 = T_3407 | T_3432;
  assign GEN_287 = T_3362 ? T_3433 : GEN_43;
  assign T_3436 = state == 4'h1;
  assign T_3437 = T_1693 | T_3436;
  assign T_3440 = T_3437 | T_2018;
  assign T_3442 = T_3440 == 1'h0;
  assign T_3459 = 3'h6 == ignt_q_io_deq_bits_a_type;
  assign T_3460 = T_3459 ? 3'h1 : 3'h3;
  assign T_3461 = 3'h5 == ignt_q_io_deq_bits_a_type;
  assign T_3462 = T_3461 ? 3'h1 : T_3460;
  assign T_3463 = 3'h4 == ignt_q_io_deq_bits_a_type;
  assign T_3464 = T_3463 ? 3'h4 : T_3462;
  assign T_3465 = 3'h3 == ignt_q_io_deq_bits_a_type;
  assign T_3466 = T_3465 ? 3'h3 : T_3464;
  assign T_3467 = 3'h2 == ignt_q_io_deq_bits_a_type;
  assign T_3468 = T_3467 ? 3'h3 : T_3466;
  assign T_3469 = 3'h1 == ignt_q_io_deq_bits_a_type;
  assign T_3470 = T_3469 ? 3'h5 : T_3468;
  assign T_3471 = 3'h0 == ignt_q_io_deq_bits_a_type;
  assign T_3472 = T_3471 ? 3'h4 : T_3470;
  assign T_3473 = ignt_q_io_deq_bits_a_type == 3'h0;
  assign T_3478 = T_3473 ? 2'h0 : 2'h1;
  assign T_3479 = ignt_q_io_deq_bits_is_builtin_type ? T_3472 : {{1'd0}, T_3478};
  assign T_3511_addr_beat = ignt_q_io_deq_bits_addr_beat;
  assign T_3511_client_xact_id = ignt_q_io_deq_bits_client_xact_id;
  assign T_3511_manager_xact_id = 4'h1;
  assign T_3511_is_builtin_type = ignt_q_io_deq_bits_is_builtin_type;
  assign T_3511_g_type = {{1'd0}, T_3479};
  assign T_3511_data = GEN_23;
  assign T_3511_client_id = ignt_q_io_deq_bits_client_id;
  assign GEN_23 = GEN_294;
  assign GEN_288 = 3'h1 == ignt_data_idx ? data_buffer_1 : data_buffer_0;
  assign GEN_289 = 3'h2 == ignt_data_idx ? data_buffer_2 : GEN_288;
  assign GEN_290 = 3'h3 == ignt_data_idx ? data_buffer_3 : GEN_289;
  assign GEN_291 = 3'h4 == ignt_data_idx ? data_buffer_4 : GEN_290;
  assign GEN_292 = 3'h5 == ignt_data_idx ? data_buffer_5 : GEN_291;
  assign GEN_293 = 3'h6 == ignt_data_idx ? data_buffer_6 : GEN_292;
  assign GEN_294 = 3'h7 == ignt_data_idx ? data_buffer_7 : GEN_293;
  assign T_3550_0 = 3'h5;
  assign GEN_382 = {{1'd0}, T_3550_0};
  assign T_3552 = io_inner_grant_bits_g_type == GEN_382;
  assign T_3556 = io_inner_grant_bits_is_builtin_type ? T_3552 : T_2262;
  assign T_3558 = T_2243 & T_3556;
  assign T_3562 = T_3560 == 3'h7;
  assign T_3564 = T_3560 + 3'h1;
  assign T_3565 = T_3564[2:0];
  assign GEN_295 = T_3558 ? T_3565 : T_3560;
  assign T_3566 = T_3558 & T_3562;
  assign T_3567 = T_3556 ? T_3560 : ignt_q_io_deq_bits_addr_beat;
  assign T_3568 = T_3556 ? T_3566 : T_2243;
  assign T_3573 = T_2391 & pending_ignt;
  assign T_3575 = T_3286 == 1'h0;
  assign T_3583_0 = 3'h5;
  assign T_3583_1 = 3'h4;
  assign GEN_383 = {{1'd0}, T_3583_0};
  assign T_3585 = io_inner_grant_bits_g_type == GEN_383;
  assign GEN_384 = {{1'd0}, T_3583_1};
  assign T_3586 = io_inner_grant_bits_g_type == GEN_384;
  assign T_3587 = T_3585 | T_3586;
  assign T_3591 = io_inner_grant_bits_is_builtin_type ? T_3587 : T_2262;
  assign T_3592 = pending_ignt_data >> ignt_data_idx;
  assign T_3593 = T_3592[0];
  assign T_3595 = T_3591 ? T_3593 : T_3442;
  assign T_3596 = T_3575 & T_3595;
  assign GEN_298 = T_3573 ? T_3596 : T_2401;
  assign GEN_299 = T_2320 ? ignt_data_done : 1'h0;
  assign GEN_300 = T_2320 ? ignt_data_idx : T_2503_addr_beat;
  assign GEN_301 = T_2320 ? T_3511_client_xact_id : T_2503_client_xact_id;
  assign GEN_302 = T_2320 ? T_3511_manager_xact_id : T_2503_manager_xact_id;
  assign GEN_303 = T_2320 ? T_3511_is_builtin_type : T_2503_is_builtin_type;
  assign GEN_304 = T_2320 ? T_3511_g_type : T_2503_g_type;
  assign GEN_305 = T_2320 ? T_3511_data : T_2503_data;
  assign GEN_306 = T_2320 ? T_3511_client_id : T_2503_client_id;
  assign GEN_309 = T_2320 ? GEN_298 : T_2401;
  assign T_3603 = ~ io_incoherent_0;
  assign GEN_310 = T_1852 ? {{1'd0}, T_3603} : T_2147;
  assign T_3614 = T_1818 & io_inner_acquire_valid;
  assign T_3615 = T_1852 | T_3614;
  assign T_3625_0 = 3'h2;
  assign T_3625_1 = 3'h3;
  assign T_3625_2 = 3'h4;
  assign T_3627 = io_inner_acquire_bits_a_type == T_3625_0;
  assign T_3628 = io_inner_acquire_bits_a_type == T_3625_1;
  assign T_3629 = io_inner_acquire_bits_a_type == T_3625_2;
  assign T_3630 = T_3627 | T_3628;
  assign T_3631 = T_3630 | T_3629;
  assign T_3632 = io_inner_acquire_bits_is_builtin_type & T_3631;
  assign T_3633 = T_1694 & T_3632;
  assign T_3634 = T_3633 & T_3615;
  assign T_3636 = io_inner_acquire_bits_a_type == 3'h4;
  assign T_3637 = io_inner_acquire_bits_is_builtin_type & T_3636;
  assign T_3669 = T_1978 | T_1975;
  assign T_3670 = io_inner_acquire_bits_union[8:1];
  assign T_3672 = T_3669 ? T_3670 : 8'h0;
  assign T_3673 = T_3637 ? 8'hff : T_3672;
  assign T_3674 = T_3673[0];
  assign T_3675 = T_3673[1];
  assign T_3676 = T_3673[2];
  assign T_3677 = T_3673[3];
  assign T_3678 = T_3673[4];
  assign T_3679 = T_3673[5];
  assign T_3680 = T_3673[6];
  assign T_3681 = T_3673[7];
  assign T_3685 = T_3674 ? 8'hff : 8'h0;
  assign T_3689 = T_3675 ? 8'hff : 8'h0;
  assign T_3693 = T_3676 ? 8'hff : 8'h0;
  assign T_3697 = T_3677 ? 8'hff : 8'h0;
  assign T_3701 = T_3678 ? 8'hff : 8'h0;
  assign T_3705 = T_3679 ? 8'hff : 8'h0;
  assign T_3709 = T_3680 ? 8'hff : 8'h0;
  assign T_3713 = T_3681 ? 8'hff : 8'h0;
  assign T_3714 = {T_3689,T_3685};
  assign T_3715 = {T_3697,T_3693};
  assign T_3716 = {T_3715,T_3714};
  assign T_3717 = {T_3705,T_3701};
  assign T_3718 = {T_3713,T_3709};
  assign T_3719 = {T_3718,T_3717};
  assign T_3720 = {T_3719,T_3716};
  assign T_3721 = ~ T_3720;
  assign GEN_24 = GEN_317;
  assign GEN_311 = 3'h1 == io_inner_acquire_bits_addr_beat ? data_buffer_1 : data_buffer_0;
  assign GEN_312 = 3'h2 == io_inner_acquire_bits_addr_beat ? data_buffer_2 : GEN_311;
  assign GEN_313 = 3'h3 == io_inner_acquire_bits_addr_beat ? data_buffer_3 : GEN_312;
  assign GEN_314 = 3'h4 == io_inner_acquire_bits_addr_beat ? data_buffer_4 : GEN_313;
  assign GEN_315 = 3'h5 == io_inner_acquire_bits_addr_beat ? data_buffer_5 : GEN_314;
  assign GEN_316 = 3'h6 == io_inner_acquire_bits_addr_beat ? data_buffer_6 : GEN_315;
  assign GEN_317 = 3'h7 == io_inner_acquire_bits_addr_beat ? data_buffer_7 : GEN_316;
  assign T_3722 = T_3721 & GEN_24;
  assign T_3723 = T_3720 & io_inner_acquire_bits_data;
  assign T_3724 = T_3722 | T_3723;
  assign GEN_25 = T_3724;
  assign GEN_318 = 3'h0 == io_inner_acquire_bits_addr_beat ? GEN_25 : GEN_271;
  assign GEN_319 = 3'h1 == io_inner_acquire_bits_addr_beat ? GEN_25 : GEN_272;
  assign GEN_320 = 3'h2 == io_inner_acquire_bits_addr_beat ? GEN_25 : GEN_273;
  assign GEN_321 = 3'h3 == io_inner_acquire_bits_addr_beat ? GEN_25 : GEN_274;
  assign GEN_322 = 3'h4 == io_inner_acquire_bits_addr_beat ? GEN_25 : GEN_275;
  assign GEN_323 = 3'h5 == io_inner_acquire_bits_addr_beat ? GEN_25 : GEN_276;
  assign GEN_324 = 3'h6 == io_inner_acquire_bits_addr_beat ? GEN_25 : GEN_277;
  assign GEN_325 = 3'h7 == io_inner_acquire_bits_addr_beat ? GEN_25 : GEN_278;
  assign GEN_26 = GEN_332;
  assign GEN_326 = 3'h1 == io_inner_acquire_bits_addr_beat ? wmask_buffer_1 : wmask_buffer_0;
  assign GEN_327 = 3'h2 == io_inner_acquire_bits_addr_beat ? wmask_buffer_2 : GEN_326;
  assign GEN_328 = 3'h3 == io_inner_acquire_bits_addr_beat ? wmask_buffer_3 : GEN_327;
  assign GEN_329 = 3'h4 == io_inner_acquire_bits_addr_beat ? wmask_buffer_4 : GEN_328;
  assign GEN_330 = 3'h5 == io_inner_acquire_bits_addr_beat ? wmask_buffer_5 : GEN_329;
  assign GEN_331 = 3'h6 == io_inner_acquire_bits_addr_beat ? wmask_buffer_6 : GEN_330;
  assign GEN_332 = 3'h7 == io_inner_acquire_bits_addr_beat ? wmask_buffer_7 : GEN_331;
  assign T_3764 = T_3673 | GEN_26;
  assign GEN_27 = T_3764;
  assign GEN_333 = 3'h0 == io_inner_acquire_bits_addr_beat ? GEN_27 : wmask_buffer_0;
  assign GEN_334 = 3'h1 == io_inner_acquire_bits_addr_beat ? GEN_27 : wmask_buffer_1;
  assign GEN_335 = 3'h2 == io_inner_acquire_bits_addr_beat ? GEN_27 : wmask_buffer_2;
  assign GEN_336 = 3'h3 == io_inner_acquire_bits_addr_beat ? GEN_27 : wmask_buffer_3;
  assign GEN_337 = 3'h4 == io_inner_acquire_bits_addr_beat ? GEN_27 : wmask_buffer_4;
  assign GEN_338 = 3'h5 == io_inner_acquire_bits_addr_beat ? GEN_27 : wmask_buffer_5;
  assign GEN_339 = 3'h6 == io_inner_acquire_bits_addr_beat ? GEN_27 : wmask_buffer_6;
  assign GEN_340 = 3'h7 == io_inner_acquire_bits_addr_beat ? GEN_27 : wmask_buffer_7;
  assign GEN_343 = T_3634 ? GEN_318 : GEN_271;
  assign GEN_344 = T_3634 ? GEN_319 : GEN_272;
  assign GEN_345 = T_3634 ? GEN_320 : GEN_273;
  assign GEN_346 = T_3634 ? GEN_321 : GEN_274;
  assign GEN_347 = T_3634 ? GEN_322 : GEN_275;
  assign GEN_348 = T_3634 ? GEN_323 : GEN_276;
  assign GEN_349 = T_3634 ? GEN_324 : GEN_277;
  assign GEN_350 = T_3634 ? GEN_325 : GEN_278;
  assign GEN_353 = T_3634 ? GEN_333 : wmask_buffer_0;
  assign GEN_354 = T_3634 ? GEN_334 : wmask_buffer_1;
  assign GEN_355 = T_3634 ? GEN_335 : wmask_buffer_2;
  assign GEN_356 = T_3634 ? GEN_336 : wmask_buffer_3;
  assign GEN_357 = T_3634 ? GEN_337 : wmask_buffer_4;
  assign GEN_358 = T_3634 ? GEN_338 : wmask_buffer_5;
  assign GEN_359 = T_3634 ? GEN_339 : wmask_buffer_6;
  assign GEN_360 = T_3634 ? GEN_340 : wmask_buffer_7;
  assign T_3767 = T_2018 | T_2397;
  assign T_3768 = T_3767 | vol_ignt_counter_pending;
  assign T_3769 = T_3768 | pending_orel;
  assign T_3770 = T_3769 | vol_ognt_counter_pending;
  assign T_3771 = T_3770 | ognt_counter_pending;
  assign T_3772 = T_3771 | pending_ignt;
  assign T_3773 = T_3772 | ifin_counter_pending;
  assign T_3775 = T_3773 == 1'h0;
  assign T_3777 = T_2391 & all_pending_done;
  assign GEN_361 = T_3777 ? 4'h0 : GEN_188;
  assign GEN_362 = T_3777 ? 8'h0 : GEN_353;
  assign GEN_363 = T_3777 ? 8'h0 : GEN_354;
  assign GEN_364 = T_3777 ? 8'h0 : GEN_355;
  assign GEN_365 = T_3777 ? 8'h0 : GEN_356;
  assign GEN_366 = T_3777 ? 8'h0 : GEN_357;
  assign GEN_367 = T_3777 ? 8'h0 : GEN_358;
  assign GEN_368 = T_3777 ? 8'h0 : GEN_359;
  assign GEN_369 = T_3777 ? 8'h0 : GEN_360;
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifndef verilator
      #0.002;
    `endif
  `ifdef RANDOMIZE
  GEN_30 = {1{$random}};
  state = GEN_30[3:0];
  `endif
  `ifdef RANDOMIZE
  GEN_31 = {1{$random}};
  xact_addr_block = GEN_31[25:0];
  `endif
  `ifdef RANDOMIZE
  GEN_39 = {1{$random}};
  xact_allocate = GEN_39[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_40 = {1{$random}};
  xact_amo_shift_bytes = GEN_40[4:0];
  `endif
  `ifdef RANDOMIZE
  GEN_41 = {1{$random}};
  xact_op_code = GEN_41[4:0];
  `endif
  `ifdef RANDOMIZE
  GEN_45 = {1{$random}};
  xact_addr_byte = GEN_45[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_73 = {1{$random}};
  xact_op_size = GEN_73[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_74 = {1{$random}};
  xact_vol_ir_r_type = GEN_74[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_75 = {1{$random}};
  xact_vol_ir_src = GEN_75[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_76 = {1{$random}};
  xact_vol_ir_client_xact_id = GEN_76[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_77 = {1{$random}};
  pending_irel_data = GEN_77[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_78 = {1{$random}};
  pending_put_data = GEN_78[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_79 = {1{$random}};
  pending_ignt_data = GEN_79[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_80 = {1{$random}};
  pending_iprbs = GEN_80[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_81 = {1{$random}};
  pending_orel_send = GEN_81[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_82 = {1{$random}};
  pending_orel_data = GEN_82[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_83 = {2{$random}};
  data_buffer_0 = GEN_83[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_84 = {2{$random}};
  data_buffer_1 = GEN_84[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_85 = {2{$random}};
  data_buffer_2 = GEN_85[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_86 = {2{$random}};
  data_buffer_3 = GEN_86[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_87 = {2{$random}};
  data_buffer_4 = GEN_87[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_88 = {2{$random}};
  data_buffer_5 = GEN_88[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_89 = {2{$random}};
  data_buffer_6 = GEN_89[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_90 = {2{$random}};
  data_buffer_7 = GEN_90[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_91 = {1{$random}};
  wmask_buffer_0 = GEN_91[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_92 = {1{$random}};
  wmask_buffer_1 = GEN_92[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_93 = {1{$random}};
  wmask_buffer_2 = GEN_93[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_94 = {1{$random}};
  wmask_buffer_3 = GEN_94[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_95 = {1{$random}};
  wmask_buffer_4 = GEN_95[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_96 = {1{$random}};
  wmask_buffer_5 = GEN_96[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_97 = {1{$random}};
  wmask_buffer_6 = GEN_97[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_98 = {1{$random}};
  wmask_buffer_7 = GEN_98[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_99 = {1{$random}};
  T_2159 = GEN_99[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_100 = {1{$random}};
  T_2183 = GEN_100[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_101 = {1{$random}};
  T_2193 = GEN_101[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_102 = {1{$random}};
  T_2234 = GEN_102[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_103 = {1{$random}};
  T_2267 = GEN_103[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_104 = {1{$random}};
  T_2277 = GEN_104[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_105 = {1{$random}};
  T_2734 = GEN_105[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_106 = {1{$random}};
  T_2763 = GEN_106[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_107 = {1{$random}};
  T_2773 = GEN_107[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_108 = {1{$random}};
  T_2896 = GEN_108[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_109 = {1{$random}};
  T_2927 = GEN_109[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_110 = {1{$random}};
  T_2937 = GEN_110[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_111 = {1{$random}};
  T_3318 = GEN_111[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_112 = {1{$random}};
  T_3333 = GEN_112[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_113 = {1{$random}};
  T_3343 = GEN_113[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_114 = {1{$random}};
  T_3560 = GEN_114[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_115 = {1{$random}};
  GEN_28 = GEN_115[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_116 = {1{$random}};
  GEN_29 = GEN_116[0:0];
  `endif
  end
`endif
  always @(posedge clk) begin
    if(reset) begin
      state <= 4'h0;
    end else begin
      if(T_3777) begin
        state <= 4'h0;
      end else begin
        if(T_3216) begin
          state <= 4'h7;
        end else begin
          if(T_2294) begin
            state <= 4'h7;
          end else begin
            if(T_2214) begin
              if(T_2123) begin
                state <= 4'h6;
              end else begin
                state <= 4'h7;
              end
            end else begin
              if(T_1852) begin
                state <= 4'h5;
              end
            end
          end
        end
      end
    end
    if(reset) begin
      xact_addr_block <= 26'h0;
    end else begin
      if(T_2294) begin
        xact_addr_block <= io_inner_release_bits_addr_block;
      end else begin
        if(T_1852) begin
          xact_addr_block <= io_inner_acquire_bits_addr_block;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_1852) begin
        xact_allocate <= 1'h0;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_1852) begin
        xact_amo_shift_bytes <= T_1972;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_1852) begin
        if(T_1979) begin
          xact_op_code <= 5'h1;
        end else begin
          xact_op_code <= T_1980;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_1852) begin
        xact_addr_byte <= T_1982;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_1852) begin
        xact_op_size <= T_1983;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2331) begin
        if(T_2343) begin
          xact_vol_ir_r_type <= io_inner_release_bits_r_type;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2331) begin
        if(T_2343) begin
          xact_vol_ir_src <= io_inner_release_bits_client_id;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2331) begin
        if(T_2343) begin
          xact_vol_ir_client_xact_id <= io_inner_release_bits_client_xact_id;
        end
      end
    end
    if(reset) begin
      pending_irel_data <= 8'h0;
    end else begin
      if(T_2331) begin
        if(T_2370) begin
          pending_irel_data <= T_2387;
        end else begin
          if(T_2343) begin
            if(T_2179) begin
              pending_irel_data <= T_2366;
            end else begin
              pending_irel_data <= 8'h0;
            end
          end else begin
            if(T_2294) begin
              pending_irel_data <= 8'hff;
            end
          end
        end
      end else begin
        if(T_2294) begin
          pending_irel_data <= 8'hff;
        end
      end
    end
    if(reset) begin
      pending_put_data <= 8'h0;
    end else begin
      if(T_1852) begin
        if(T_1978) begin
          pending_put_data <= T_2013;
        end else begin
          pending_put_data <= 8'h0;
        end
      end else begin
        if(T_1909) begin
          pending_put_data <= T_1964;
        end
      end
    end
    if(reset) begin
      pending_ignt_data <= 8'h0;
    end else begin
      if(T_3362) begin
        pending_ignt_data <= T_3433;
      end else begin
        if(T_1852) begin
          pending_ignt_data <= 8'h0;
        end
      end
    end
    if(1'h0) begin
    end else begin
      pending_iprbs <= GEN_310[0];
    end
    if(reset) begin
      pending_orel_send <= 1'h0;
    end else begin
      if(T_2698) begin
        pending_orel_send <= 1'h0;
      end
    end
    if(reset) begin
      pending_orel_data <= 8'h0;
    end else begin
      if(T_2679) begin
        pending_orel_data <= T_2714;
      end
    end
    if(reset) begin
      data_buffer_0 <= T_1773_0;
    end else begin
      if(T_3634) begin
        if(3'h0 == io_inner_acquire_bits_addr_beat) begin
          data_buffer_0 <= GEN_25;
        end else begin
          if(T_3233) begin
            if(3'h0 == io_outer_grant_bits_addr_beat) begin
              data_buffer_0 <= GEN_22;
            end else begin
              if(T_2357) begin
                if(3'h0 == io_inner_release_bits_addr_beat) begin
                  data_buffer_0 <= GEN_9;
                end
              end
            end
          end else begin
            if(T_2357) begin
              if(3'h0 == io_inner_release_bits_addr_beat) begin
                data_buffer_0 <= GEN_9;
              end
            end
          end
        end
      end else begin
        if(T_3233) begin
          if(3'h0 == io_outer_grant_bits_addr_beat) begin
            data_buffer_0 <= GEN_22;
          end else begin
            if(T_2357) begin
              if(3'h0 == io_inner_release_bits_addr_beat) begin
                data_buffer_0 <= GEN_9;
              end
            end
          end
        end else begin
          if(T_2357) begin
            if(3'h0 == io_inner_release_bits_addr_beat) begin
              data_buffer_0 <= GEN_9;
            end
          end
        end
      end
    end
    if(reset) begin
      data_buffer_1 <= T_1773_1;
    end else begin
      if(T_3634) begin
        if(3'h1 == io_inner_acquire_bits_addr_beat) begin
          data_buffer_1 <= GEN_25;
        end else begin
          if(T_3233) begin
            if(3'h1 == io_outer_grant_bits_addr_beat) begin
              data_buffer_1 <= GEN_22;
            end else begin
              if(T_2357) begin
                if(3'h1 == io_inner_release_bits_addr_beat) begin
                  data_buffer_1 <= GEN_9;
                end
              end
            end
          end else begin
            if(T_2357) begin
              if(3'h1 == io_inner_release_bits_addr_beat) begin
                data_buffer_1 <= GEN_9;
              end
            end
          end
        end
      end else begin
        if(T_3233) begin
          if(3'h1 == io_outer_grant_bits_addr_beat) begin
            data_buffer_1 <= GEN_22;
          end else begin
            if(T_2357) begin
              if(3'h1 == io_inner_release_bits_addr_beat) begin
                data_buffer_1 <= GEN_9;
              end
            end
          end
        end else begin
          if(T_2357) begin
            if(3'h1 == io_inner_release_bits_addr_beat) begin
              data_buffer_1 <= GEN_9;
            end
          end
        end
      end
    end
    if(reset) begin
      data_buffer_2 <= T_1773_2;
    end else begin
      if(T_3634) begin
        if(3'h2 == io_inner_acquire_bits_addr_beat) begin
          data_buffer_2 <= GEN_25;
        end else begin
          if(T_3233) begin
            if(3'h2 == io_outer_grant_bits_addr_beat) begin
              data_buffer_2 <= GEN_22;
            end else begin
              if(T_2357) begin
                if(3'h2 == io_inner_release_bits_addr_beat) begin
                  data_buffer_2 <= GEN_9;
                end
              end
            end
          end else begin
            if(T_2357) begin
              if(3'h2 == io_inner_release_bits_addr_beat) begin
                data_buffer_2 <= GEN_9;
              end
            end
          end
        end
      end else begin
        if(T_3233) begin
          if(3'h2 == io_outer_grant_bits_addr_beat) begin
            data_buffer_2 <= GEN_22;
          end else begin
            if(T_2357) begin
              if(3'h2 == io_inner_release_bits_addr_beat) begin
                data_buffer_2 <= GEN_9;
              end
            end
          end
        end else begin
          if(T_2357) begin
            if(3'h2 == io_inner_release_bits_addr_beat) begin
              data_buffer_2 <= GEN_9;
            end
          end
        end
      end
    end
    if(reset) begin
      data_buffer_3 <= T_1773_3;
    end else begin
      if(T_3634) begin
        if(3'h3 == io_inner_acquire_bits_addr_beat) begin
          data_buffer_3 <= GEN_25;
        end else begin
          if(T_3233) begin
            if(3'h3 == io_outer_grant_bits_addr_beat) begin
              data_buffer_3 <= GEN_22;
            end else begin
              if(T_2357) begin
                if(3'h3 == io_inner_release_bits_addr_beat) begin
                  data_buffer_3 <= GEN_9;
                end
              end
            end
          end else begin
            if(T_2357) begin
              if(3'h3 == io_inner_release_bits_addr_beat) begin
                data_buffer_3 <= GEN_9;
              end
            end
          end
        end
      end else begin
        if(T_3233) begin
          if(3'h3 == io_outer_grant_bits_addr_beat) begin
            data_buffer_3 <= GEN_22;
          end else begin
            if(T_2357) begin
              if(3'h3 == io_inner_release_bits_addr_beat) begin
                data_buffer_3 <= GEN_9;
              end
            end
          end
        end else begin
          if(T_2357) begin
            if(3'h3 == io_inner_release_bits_addr_beat) begin
              data_buffer_3 <= GEN_9;
            end
          end
        end
      end
    end
    if(reset) begin
      data_buffer_4 <= T_1773_4;
    end else begin
      if(T_3634) begin
        if(3'h4 == io_inner_acquire_bits_addr_beat) begin
          data_buffer_4 <= GEN_25;
        end else begin
          if(T_3233) begin
            if(3'h4 == io_outer_grant_bits_addr_beat) begin
              data_buffer_4 <= GEN_22;
            end else begin
              if(T_2357) begin
                if(3'h4 == io_inner_release_bits_addr_beat) begin
                  data_buffer_4 <= GEN_9;
                end
              end
            end
          end else begin
            if(T_2357) begin
              if(3'h4 == io_inner_release_bits_addr_beat) begin
                data_buffer_4 <= GEN_9;
              end
            end
          end
        end
      end else begin
        if(T_3233) begin
          if(3'h4 == io_outer_grant_bits_addr_beat) begin
            data_buffer_4 <= GEN_22;
          end else begin
            if(T_2357) begin
              if(3'h4 == io_inner_release_bits_addr_beat) begin
                data_buffer_4 <= GEN_9;
              end
            end
          end
        end else begin
          if(T_2357) begin
            if(3'h4 == io_inner_release_bits_addr_beat) begin
              data_buffer_4 <= GEN_9;
            end
          end
        end
      end
    end
    if(reset) begin
      data_buffer_5 <= T_1773_5;
    end else begin
      if(T_3634) begin
        if(3'h5 == io_inner_acquire_bits_addr_beat) begin
          data_buffer_5 <= GEN_25;
        end else begin
          if(T_3233) begin
            if(3'h5 == io_outer_grant_bits_addr_beat) begin
              data_buffer_5 <= GEN_22;
            end else begin
              if(T_2357) begin
                if(3'h5 == io_inner_release_bits_addr_beat) begin
                  data_buffer_5 <= GEN_9;
                end
              end
            end
          end else begin
            if(T_2357) begin
              if(3'h5 == io_inner_release_bits_addr_beat) begin
                data_buffer_5 <= GEN_9;
              end
            end
          end
        end
      end else begin
        if(T_3233) begin
          if(3'h5 == io_outer_grant_bits_addr_beat) begin
            data_buffer_5 <= GEN_22;
          end else begin
            if(T_2357) begin
              if(3'h5 == io_inner_release_bits_addr_beat) begin
                data_buffer_5 <= GEN_9;
              end
            end
          end
        end else begin
          if(T_2357) begin
            if(3'h5 == io_inner_release_bits_addr_beat) begin
              data_buffer_5 <= GEN_9;
            end
          end
        end
      end
    end
    if(reset) begin
      data_buffer_6 <= T_1773_6;
    end else begin
      if(T_3634) begin
        if(3'h6 == io_inner_acquire_bits_addr_beat) begin
          data_buffer_6 <= GEN_25;
        end else begin
          if(T_3233) begin
            if(3'h6 == io_outer_grant_bits_addr_beat) begin
              data_buffer_6 <= GEN_22;
            end else begin
              if(T_2357) begin
                if(3'h6 == io_inner_release_bits_addr_beat) begin
                  data_buffer_6 <= GEN_9;
                end
              end
            end
          end else begin
            if(T_2357) begin
              if(3'h6 == io_inner_release_bits_addr_beat) begin
                data_buffer_6 <= GEN_9;
              end
            end
          end
        end
      end else begin
        if(T_3233) begin
          if(3'h6 == io_outer_grant_bits_addr_beat) begin
            data_buffer_6 <= GEN_22;
          end else begin
            if(T_2357) begin
              if(3'h6 == io_inner_release_bits_addr_beat) begin
                data_buffer_6 <= GEN_9;
              end
            end
          end
        end else begin
          if(T_2357) begin
            if(3'h6 == io_inner_release_bits_addr_beat) begin
              data_buffer_6 <= GEN_9;
            end
          end
        end
      end
    end
    if(reset) begin
      data_buffer_7 <= T_1773_7;
    end else begin
      if(T_3634) begin
        if(3'h7 == io_inner_acquire_bits_addr_beat) begin
          data_buffer_7 <= GEN_25;
        end else begin
          if(T_3233) begin
            if(3'h7 == io_outer_grant_bits_addr_beat) begin
              data_buffer_7 <= GEN_22;
            end else begin
              if(T_2357) begin
                if(3'h7 == io_inner_release_bits_addr_beat) begin
                  data_buffer_7 <= GEN_9;
                end
              end
            end
          end else begin
            if(T_2357) begin
              if(3'h7 == io_inner_release_bits_addr_beat) begin
                data_buffer_7 <= GEN_9;
              end
            end
          end
        end
      end else begin
        if(T_3233) begin
          if(3'h7 == io_outer_grant_bits_addr_beat) begin
            data_buffer_7 <= GEN_22;
          end else begin
            if(T_2357) begin
              if(3'h7 == io_inner_release_bits_addr_beat) begin
                data_buffer_7 <= GEN_9;
              end
            end
          end
        end else begin
          if(T_2357) begin
            if(3'h7 == io_inner_release_bits_addr_beat) begin
              data_buffer_7 <= GEN_9;
            end
          end
        end
      end
    end
    if(reset) begin
      wmask_buffer_0 <= T_1791_0;
    end else begin
      if(T_3777) begin
        wmask_buffer_0 <= 8'h0;
      end else begin
        if(T_3634) begin
          if(3'h0 == io_inner_acquire_bits_addr_beat) begin
            wmask_buffer_0 <= GEN_27;
          end
        end
      end
    end
    if(reset) begin
      wmask_buffer_1 <= T_1791_1;
    end else begin
      if(T_3777) begin
        wmask_buffer_1 <= 8'h0;
      end else begin
        if(T_3634) begin
          if(3'h1 == io_inner_acquire_bits_addr_beat) begin
            wmask_buffer_1 <= GEN_27;
          end
        end
      end
    end
    if(reset) begin
      wmask_buffer_2 <= T_1791_2;
    end else begin
      if(T_3777) begin
        wmask_buffer_2 <= 8'h0;
      end else begin
        if(T_3634) begin
          if(3'h2 == io_inner_acquire_bits_addr_beat) begin
            wmask_buffer_2 <= GEN_27;
          end
        end
      end
    end
    if(reset) begin
      wmask_buffer_3 <= T_1791_3;
    end else begin
      if(T_3777) begin
        wmask_buffer_3 <= 8'h0;
      end else begin
        if(T_3634) begin
          if(3'h3 == io_inner_acquire_bits_addr_beat) begin
            wmask_buffer_3 <= GEN_27;
          end
        end
      end
    end
    if(reset) begin
      wmask_buffer_4 <= T_1791_4;
    end else begin
      if(T_3777) begin
        wmask_buffer_4 <= 8'h0;
      end else begin
        if(T_3634) begin
          if(3'h4 == io_inner_acquire_bits_addr_beat) begin
            wmask_buffer_4 <= GEN_27;
          end
        end
      end
    end
    if(reset) begin
      wmask_buffer_5 <= T_1791_5;
    end else begin
      if(T_3777) begin
        wmask_buffer_5 <= 8'h0;
      end else begin
        if(T_3634) begin
          if(3'h5 == io_inner_acquire_bits_addr_beat) begin
            wmask_buffer_5 <= GEN_27;
          end
        end
      end
    end
    if(reset) begin
      wmask_buffer_6 <= T_1791_6;
    end else begin
      if(T_3777) begin
        wmask_buffer_6 <= 8'h0;
      end else begin
        if(T_3634) begin
          if(3'h6 == io_inner_acquire_bits_addr_beat) begin
            wmask_buffer_6 <= GEN_27;
          end
        end
      end
    end
    if(reset) begin
      wmask_buffer_7 <= T_1791_7;
    end else begin
      if(T_3777) begin
        wmask_buffer_7 <= 8'h0;
      end else begin
        if(T_3634) begin
          if(3'h7 == io_inner_acquire_bits_addr_beat) begin
            wmask_buffer_7 <= GEN_27;
          end
        end
      end
    end
    if(reset) begin
      T_2159 <= 3'h0;
    end
    if(reset) begin
      T_2183 <= 3'h0;
    end else begin
      if(T_2181) begin
        T_2183 <= T_2188;
      end
    end
    if(reset) begin
      T_2193 <= 1'h0;
    end else begin
      if(T_2202) begin
        T_2193 <= T_2205;
      end else begin
        if(T_2196) begin
          T_2193 <= T_2199;
        end
      end
    end
    if(reset) begin
      T_2234 <= 3'h0;
    end else begin
      if(T_2232) begin
        T_2234 <= T_2239;
      end
    end
    if(reset) begin
      T_2267 <= 3'h0;
    end else begin
      if(T_2265) begin
        T_2267 <= T_2272;
      end
    end
    if(reset) begin
      T_2277 <= 1'h0;
    end else begin
      if(T_2286) begin
        T_2277 <= T_2289;
      end else begin
        if(T_2280) begin
          T_2277 <= T_2283;
        end
      end
    end
    if(reset) begin
      T_2734 <= 3'h0;
    end else begin
      if(T_2732) begin
        T_2734 <= T_2739;
      end
    end
    if(reset) begin
      T_2763 <= 3'h0;
    end else begin
      if(T_2761) begin
        T_2763 <= T_2768;
      end
    end
    if(reset) begin
      T_2773 <= 1'h0;
    end else begin
      if(T_2782) begin
        T_2773 <= T_2785;
      end else begin
        if(T_2776) begin
          T_2773 <= T_2779;
        end
      end
    end
    if(reset) begin
      T_2896 <= 3'h0;
    end else begin
      if(T_2894) begin
        T_2896 <= T_2901;
      end
    end
    if(reset) begin
      T_2927 <= 3'h0;
    end else begin
      if(T_2925) begin
        T_2927 <= T_2932;
      end
    end
    if(reset) begin
      T_2937 <= 1'h0;
    end else begin
      if(T_2946) begin
        T_2937 <= T_2949;
      end else begin
        if(T_2940) begin
          T_2937 <= T_2943;
        end
      end
    end
    if(reset) begin
      T_3318 <= 3'h0;
    end else begin
      if(T_3316) begin
        T_3318 <= T_3323;
      end
    end
    if(reset) begin
      T_3333 <= 3'h0;
    end
    if(reset) begin
      T_3343 <= 1'h0;
    end else begin
      if(T_3352) begin
        T_3343 <= T_3355;
      end else begin
        if(T_3346) begin
          T_3343 <= T_3349;
        end
      end
    end
    if(reset) begin
      T_3560 <= 3'h0;
    end else begin
      if(T_3558) begin
        T_3560 <= T_3565;
      end
    end
    `ifndef SYNTHESIS
    `ifdef PRINTF_COND
      if (`PRINTF_COND) begin
    `endif
        if (T_1734) begin
          $fwrite(32'h80000002,"Assertion failed: AcquireTracker initialized with a tail data beat.\n    at Broadcast.scala:96 assert(!(state === s_idle && io.inner.acquire.fire() && io.alloc.iacq.should &&\n");
        end
    `ifdef PRINTF_COND
      end
    `endif
    `endif
    `ifndef SYNTHESIS
    `ifdef STOP_COND
      if (`STOP_COND) begin
    `endif
        if (T_1734) begin
          $fatal;
        end
    `ifdef STOP_COND
      end
    `endif
    `endif
    `ifndef SYNTHESIS
    `ifdef PRINTF_COND
      if (`PRINTF_COND) begin
    `endif
        if (T_1748) begin
          $fwrite(32'h80000002,"Assertion failed: Broadcast Hub does not support Prefetches.\n    at Broadcast.scala:100 assert(!(state =/= s_idle && pending_ignt && xact_iacq.isPrefetch()),\n");
        end
    `ifdef PRINTF_COND
      end
    `endif
    `endif
    `ifndef SYNTHESIS
    `ifdef STOP_COND
      if (`STOP_COND) begin
    `endif
        if (T_1748) begin
          $fatal;
        end
    `ifdef STOP_COND
      end
    `endif
    `endif
    `ifndef SYNTHESIS
    `ifdef PRINTF_COND
      if (`PRINTF_COND) begin
    `endif
        if (T_1759) begin
          $fwrite(32'h80000002,"Assertion failed: Broadcast Hub does not support PutAtomics.\n    at Broadcast.scala:103 assert(!(state =/= s_idle && pending_ignt && xact_iacq.isAtomic()),\n");
        end
    `ifdef PRINTF_COND
      end
    `endif
    `endif
    `ifndef SYNTHESIS
    `ifdef STOP_COND
      if (`STOP_COND) begin
    `endif
        if (T_1759) begin
          $fatal;
        end
    `ifdef STOP_COND
      end
    `endif
    `endif
  end
endmodule
module BufferedBroadcastAcquireTracker_1(
  input   clk,
  input   reset,
  output  io_inner_acquire_ready,
  input   io_inner_acquire_valid,
  input  [25:0] io_inner_acquire_bits_addr_block,
  input   io_inner_acquire_bits_client_xact_id,
  input  [2:0] io_inner_acquire_bits_addr_beat,
  input   io_inner_acquire_bits_is_builtin_type,
  input  [2:0] io_inner_acquire_bits_a_type,
  input  [11:0] io_inner_acquire_bits_union,
  input  [63:0] io_inner_acquire_bits_data,
  input   io_inner_acquire_bits_client_id,
  input   io_inner_grant_ready,
  output  io_inner_grant_valid,
  output [2:0] io_inner_grant_bits_addr_beat,
  output  io_inner_grant_bits_client_xact_id,
  output [3:0] io_inner_grant_bits_manager_xact_id,
  output  io_inner_grant_bits_is_builtin_type,
  output [3:0] io_inner_grant_bits_g_type,
  output [63:0] io_inner_grant_bits_data,
  output  io_inner_grant_bits_client_id,
  output  io_inner_finish_ready,
  input   io_inner_finish_valid,
  input  [3:0] io_inner_finish_bits_manager_xact_id,
  input   io_inner_probe_ready,
  output  io_inner_probe_valid,
  output [25:0] io_inner_probe_bits_addr_block,
  output [1:0] io_inner_probe_bits_p_type,
  output  io_inner_probe_bits_client_id,
  output  io_inner_release_ready,
  input   io_inner_release_valid,
  input  [2:0] io_inner_release_bits_addr_beat,
  input  [25:0] io_inner_release_bits_addr_block,
  input   io_inner_release_bits_client_xact_id,
  input   io_inner_release_bits_voluntary,
  input  [2:0] io_inner_release_bits_r_type,
  input  [63:0] io_inner_release_bits_data,
  input   io_inner_release_bits_client_id,
  input   io_incoherent_0,
  input   io_outer_acquire_ready,
  output  io_outer_acquire_valid,
  output [25:0] io_outer_acquire_bits_addr_block,
  output [3:0] io_outer_acquire_bits_client_xact_id,
  output [2:0] io_outer_acquire_bits_addr_beat,
  output  io_outer_acquire_bits_is_builtin_type,
  output [2:0] io_outer_acquire_bits_a_type,
  output [11:0] io_outer_acquire_bits_union,
  output [63:0] io_outer_acquire_bits_data,
  output  io_outer_probe_ready,
  input   io_outer_probe_valid,
  input  [25:0] io_outer_probe_bits_addr_block,
  input  [1:0] io_outer_probe_bits_p_type,
  input   io_outer_release_ready,
  output  io_outer_release_valid,
  output [2:0] io_outer_release_bits_addr_beat,
  output [25:0] io_outer_release_bits_addr_block,
  output [3:0] io_outer_release_bits_client_xact_id,
  output  io_outer_release_bits_voluntary,
  output [2:0] io_outer_release_bits_r_type,
  output [63:0] io_outer_release_bits_data,
  output  io_outer_grant_ready,
  input   io_outer_grant_valid,
  input  [2:0] io_outer_grant_bits_addr_beat,
  input  [3:0] io_outer_grant_bits_client_xact_id,
  input   io_outer_grant_bits_manager_xact_id,
  input   io_outer_grant_bits_is_builtin_type,
  input  [3:0] io_outer_grant_bits_g_type,
  input  [63:0] io_outer_grant_bits_data,
  input   io_outer_grant_bits_manager_id,
  input   io_outer_finish_ready,
  output  io_outer_finish_valid,
  output  io_outer_finish_bits_manager_xact_id,
  output  io_outer_finish_bits_manager_id,
  output  io_alloc_iacq_matches,
  output  io_alloc_iacq_can,
  input   io_alloc_iacq_should,
  output  io_alloc_irel_matches,
  output  io_alloc_irel_can,
  input   io_alloc_irel_should,
  output  io_alloc_oprb_matches,
  output  io_alloc_oprb_can,
  input   io_alloc_oprb_should
);
  wire  all_pending_done;
  reg [3:0] state;
  reg [31:0] GEN_30;
  reg [25:0] xact_addr_block;
  reg [31:0] GEN_31;
  reg  xact_allocate;
  reg [31:0] GEN_39;
  reg [4:0] xact_amo_shift_bytes;
  reg [31:0] GEN_40;
  reg [4:0] xact_op_code;
  reg [31:0] GEN_41;
  reg [2:0] xact_addr_byte;
  reg [31:0] GEN_45;
  reg [2:0] xact_op_size;
  reg [31:0] GEN_73;
  wire [2:0] xact_addr_beat;
  wire  xact_iacq_client_xact_id;
  wire [2:0] xact_iacq_addr_beat;
  wire  xact_iacq_client_id;
  wire  xact_iacq_is_builtin_type;
  wire [2:0] xact_iacq_a_type;
  reg [2:0] xact_vol_ir_r_type;
  reg [31:0] GEN_74;
  reg  xact_vol_ir_src;
  reg [31:0] GEN_75;
  reg  xact_vol_ir_client_xact_id;
  reg [31:0] GEN_76;
  reg [7:0] pending_irel_data;
  reg [31:0] GEN_77;
  wire  vol_ignt_counter_pending;
  wire [2:0] vol_ignt_counter_up_idx;
  wire  vol_ignt_counter_up_done;
  wire [2:0] vol_ignt_counter_down_idx;
  wire  vol_ignt_counter_down_done;
  wire  pending_ignt;
  wire [2:0] ignt_data_idx;
  wire  ignt_data_done;
  wire  ifin_counter_pending;
  wire [2:0] ifin_counter_up_idx;
  wire  ifin_counter_up_done;
  wire [2:0] ifin_counter_down_idx;
  wire  ifin_counter_down_done;
  reg [7:0] pending_put_data;
  reg [31:0] GEN_78;
  reg [7:0] pending_ignt_data;
  reg [31:0] GEN_79;
  wire  ognt_counter_pending;
  wire [2:0] ognt_counter_up_idx;
  wire  ognt_counter_up_done;
  wire [2:0] ognt_counter_down_idx;
  wire  ognt_counter_down_done;
  reg  pending_iprbs;
  reg [31:0] GEN_80;
  reg  pending_orel_send;
  reg [31:0] GEN_81;
  reg [7:0] pending_orel_data;
  reg [31:0] GEN_82;
  wire  vol_ognt_counter_pending;
  wire [2:0] vol_ognt_counter_up_idx;
  wire  vol_ognt_counter_up_done;
  wire [2:0] vol_ognt_counter_down_idx;
  wire  vol_ognt_counter_down_done;
  wire  T_183;
  wire  T_184;
  wire  pending_orel;
  wire  T_210_sharers;
  wire [1:0] T_262_state;
  wire  coh_inner_sharers;
  wire [1:0] coh_outer_state;
  wire  T_1693;
  wire  T_1694;
  wire  T_1695;
  wire  T_1696;
  wire [2:0] T_1705_0;
  wire  T_1707;
  wire  T_1708;
  wire  T_1709;
  wire [2:0] T_1718_0;
  wire  T_1720;
  wire  T_1721;
  wire  T_1723;
  wire  T_1725;
  wire  T_1726;
  wire  T_1728;
  wire  T_1729;
  wire  T_1731;
  wire  T_1732;
  wire  T_1734;
  wire  T_1735;
  wire  T_1736;
  wire  T_1738;
  wire  T_1740;
  wire  T_1741;
  wire  T_1742;
  wire  T_1743;
  wire  T_1745;
  wire  T_1746;
  wire  T_1748;
  wire  T_1752;
  wire  T_1753;
  wire  T_1754;
  wire  T_1756;
  wire  T_1757;
  wire  T_1759;
  wire [63:0] T_1773_0;
  wire [63:0] T_1773_1;
  wire [63:0] T_1773_2;
  wire [63:0] T_1773_3;
  wire [63:0] T_1773_4;
  wire [63:0] T_1773_5;
  wire [63:0] T_1773_6;
  wire [63:0] T_1773_7;
  reg [63:0] data_buffer_0;
  reg [63:0] GEN_83;
  reg [63:0] data_buffer_1;
  reg [63:0] GEN_84;
  reg [63:0] data_buffer_2;
  reg [63:0] GEN_85;
  reg [63:0] data_buffer_3;
  reg [63:0] GEN_86;
  reg [63:0] data_buffer_4;
  reg [63:0] GEN_87;
  reg [63:0] data_buffer_5;
  reg [63:0] GEN_88;
  reg [63:0] data_buffer_6;
  reg [63:0] GEN_89;
  reg [63:0] data_buffer_7;
  reg [63:0] GEN_90;
  wire [7:0] T_1791_0;
  wire [7:0] T_1791_1;
  wire [7:0] T_1791_2;
  wire [7:0] T_1791_3;
  wire [7:0] T_1791_4;
  wire [7:0] T_1791_5;
  wire [7:0] T_1791_6;
  wire [7:0] T_1791_7;
  reg [7:0] wmask_buffer_0;
  reg [31:0] GEN_91;
  reg [7:0] wmask_buffer_1;
  reg [31:0] GEN_92;
  reg [7:0] wmask_buffer_2;
  reg [31:0] GEN_93;
  reg [7:0] wmask_buffer_3;
  reg [31:0] GEN_94;
  reg [7:0] wmask_buffer_4;
  reg [31:0] GEN_95;
  reg [7:0] wmask_buffer_5;
  reg [31:0] GEN_96;
  reg [7:0] wmask_buffer_6;
  reg [31:0] GEN_97;
  reg [7:0] wmask_buffer_7;
  reg [31:0] GEN_98;
  wire  T_1800;
  wire  T_1801;
  wire  T_1803;
  wire  T_1804;
  wire  T_1806;
  wire  T_1807;
  wire  T_1815;
  wire  T_1816;
  wire  T_1817;
  wire  T_1818;
  wire  T_1819;
  wire  T_1820;
  wire  ignt_q_clk;
  wire  ignt_q_reset;
  wire  ignt_q_io_enq_ready;
  wire  ignt_q_io_enq_valid;
  wire  ignt_q_io_enq_bits_client_xact_id;
  wire [2:0] ignt_q_io_enq_bits_addr_beat;
  wire  ignt_q_io_enq_bits_client_id;
  wire  ignt_q_io_enq_bits_is_builtin_type;
  wire [2:0] ignt_q_io_enq_bits_a_type;
  wire  ignt_q_io_deq_ready;
  wire  ignt_q_io_deq_valid;
  wire  ignt_q_io_deq_bits_client_xact_id;
  wire [2:0] ignt_q_io_deq_bits_addr_beat;
  wire  ignt_q_io_deq_bits_client_id;
  wire  ignt_q_io_deq_bits_is_builtin_type;
  wire [2:0] ignt_q_io_deq_bits_a_type;
  wire [1:0] ignt_q_io_count;
  wire  T_1851;
  wire  T_1852;
  wire  T_1854;
  wire  T_1855;
  wire  T_1857;
  wire [2:0] T_1866_0;
  wire  T_1868;
  wire  T_1869;
  wire  T_1871;
  wire  T_1874;
  wire  T_1875;
  wire  T_1876;
  wire  T_1877_client_xact_id;
  wire [2:0] T_1877_addr_beat;
  wire  T_1877_client_id;
  wire  T_1877_is_builtin_type;
  wire [2:0] T_1877_a_type;
  wire  T_1907;
  wire  T_1909;
  wire [2:0] T_1919_0;
  wire [2:0] T_1919_1;
  wire [2:0] T_1919_2;
  wire  T_1921;
  wire  T_1922;
  wire  T_1923;
  wire  T_1924;
  wire  T_1925;
  wire  T_1926;
  wire  T_1927;
  wire [7:0] T_1931;
  wire [7:0] T_1932;
  wire [7:0] T_1934;
  wire [7:0] T_1935;
  wire [7:0] T_1936;
  wire [7:0] T_1937;
  wire [2:0] T_1947_0;
  wire  T_1949;
  wire  T_1950;
  wire  T_1951;
  wire  T_1954;
  wire [7:0] T_1963;
  wire [7:0] T_1964;
  wire [7:0] GEN_32;
  wire [4:0] T_1972;
  wire  T_1974;
  wire  T_1975;
  wire  T_1977;
  wire  T_1978;
  wire  T_1979;
  wire [4:0] T_1980;
  wire [4:0] T_1981;
  wire [2:0] T_1982;
  wire [2:0] T_1983;
  wire [2:0] T_1996_0;
  wire [2:0] T_1996_1;
  wire [2:0] T_1996_2;
  wire  T_1998;
  wire  T_1999;
  wire  T_2000;
  wire  T_2001;
  wire  T_2002;
  wire  T_2003;
  wire  T_2004;
  wire [7:0] T_2008;
  wire [7:0] T_2009;
  wire [7:0] T_2013;
  wire [7:0] T_2015;
  wire [25:0] GEN_33;
  wire  GEN_34;
  wire [4:0] GEN_35;
  wire [4:0] GEN_36;
  wire [2:0] GEN_37;
  wire [2:0] GEN_38;
  wire [7:0] GEN_42;
  wire [7:0] GEN_43;
  wire [3:0] GEN_44;
  wire  T_2018;
  wire [2:0] T_2034_0;
  wire  T_2036;
  wire  T_2037;
  wire  T_2038;
  wire  T_2039;
  wire [7:0] T_2040;
  wire  skip_outer_acquire;
  wire  T_2049;
  wire [1:0] T_2050;
  wire  T_2051;
  wire [1:0] T_2052;
  wire  T_2053;
  wire [1:0] T_2054;
  wire  T_2055;
  wire [1:0] T_2056;
  wire  T_2057;
  wire [1:0] T_2058;
  wire  T_2059;
  wire [1:0] T_2060;
  wire  T_2061;
  wire [1:0] T_2062;
  wire [1:0] T_2064;
  wire [1:0] T_2066;
  wire [1:0] T_2067;
  wire [25:0] T_2095_addr_block;
  wire [1:0] T_2095_p_type;
  wire  T_2095_client_id;
  wire  T_2123;
  wire [3:0] T_2124;
  wire  T_2133_pending;
  wire [2:0] T_2133_up_idx;
  wire  T_2133_up_done;
  wire [2:0] T_2133_down_idx;
  wire  T_2133_down_done;
  wire  T_2141;
  wire  T_2142;
  wire [1:0] T_2144;
  wire [1:0] T_2145;
  wire [1:0] GEN_370;
  wire [1:0] T_2146;
  wire [1:0] GEN_371;
  wire [1:0] T_2147;
  wire  T_2148;
  wire  T_2151;
  reg [2:0] T_2159;
  reg [31:0] GEN_99;
  wire  T_2168;
  wire  T_2171;
  wire  T_2172;
  wire  T_2173;
  wire  T_2175;
  wire  T_2176;
  wire  T_2177;
  wire  T_2178;
  wire  T_2179;
  wire  T_2181;
  reg [2:0] T_2183;
  reg [31:0] GEN_100;
  wire  T_2185;
  wire [3:0] T_2187;
  wire [2:0] T_2188;
  wire [2:0] GEN_46;
  wire  T_2189;
  wire [2:0] T_2190;
  wire  T_2191;
  reg  T_2193;
  reg [31:0] GEN_101;
  wire  T_2195;
  wire  T_2196;
  wire [1:0] T_2198;
  wire  T_2199;
  wire  GEN_47;
  wire  T_2201;
  wire  T_2202;
  wire [1:0] T_2204;
  wire  T_2205;
  wire  GEN_48;
  wire  T_2207;
  wire  T_2211;
  wire  T_2213;
  wire  T_2214;
  wire [3:0] GEN_49;
  wire  T_2218;
  wire  T_2219;
  wire  T_2224;
  wire  T_2232;
  reg [2:0] T_2234;
  reg [31:0] GEN_102;
  wire  T_2236;
  wire [3:0] T_2238;
  wire [2:0] T_2239;
  wire [2:0] GEN_50;
  wire  T_2240;
  wire [2:0] T_2241;
  wire  T_2242;
  wire  T_2243;
  wire  T_2246;
  wire  T_2247;
  wire  T_2248;
  wire  T_2249;
  wire [2:0] T_2257_0;
  wire [3:0] GEN_372;
  wire  T_2259;
  wire  T_2261;
  wire  T_2262;
  wire  T_2263;
  wire  T_2265;
  reg [2:0] T_2267;
  reg [31:0] GEN_103;
  wire  T_2269;
  wire [3:0] T_2271;
  wire [2:0] T_2272;
  wire [2:0] GEN_51;
  wire  T_2273;
  wire [2:0] T_2274;
  wire  T_2275;
  reg  T_2277;
  reg [31:0] GEN_104;
  wire  T_2279;
  wire  T_2280;
  wire [1:0] T_2282;
  wire  T_2283;
  wire  GEN_52;
  wire  T_2285;
  wire  T_2286;
  wire [1:0] T_2288;
  wire  T_2289;
  wire  GEN_53;
  wire  T_2291;
  wire  T_2293;
  wire  T_2294;
  wire [25:0] GEN_54;
  wire [7:0] GEN_55;
  wire [3:0] GEN_56;
  wire  T_2301;
  wire  T_2303;
  wire  T_2304;
  wire  T_2306;
  wire  T_2307;
  wire  T_2309;
  wire  T_2310;
  wire  T_2311;
  wire  T_2313;
  wire  T_2314;
  wire  T_2317;
  wire  T_2318;
  wire  T_2320;
  wire  T_2321;
  wire  T_2325;
  wire  T_2327;
  wire  T_2328;
  wire  T_2329;
  wire  T_2330;
  wire  T_2331;
  wire  T_2340;
  wire  T_2342;
  wire  T_2343;
  wire  T_2357;
  wire [7:0] T_2361;
  wire [7:0] T_2362;
  wire [7:0] T_2364;
  wire [7:0] T_2365;
  wire [7:0] T_2366;
  wire [7:0] T_2368;
  wire [2:0] GEN_57;
  wire  GEN_58;
  wire  GEN_59;
  wire [7:0] GEN_60;
  wire  T_2370;
  wire [7:0] T_2387;
  wire [7:0] GEN_61;
  wire [2:0] GEN_62;
  wire  GEN_63;
  wire  GEN_64;
  wire [7:0] GEN_65;
  wire  T_2388;
  wire  T_2389;
  wire  T_2391;
  wire  T_2392;
  wire  T_2393;
  wire  T_2394;
  wire  T_2395;
  wire  T_2397;
  wire  T_2398;
  wire  T_2400;
  wire  T_2401;
  wire [2:0] T_2436_addr_beat;
  wire [25:0] T_2436_addr_block;
  wire  T_2436_client_xact_id;
  wire  T_2436_voluntary;
  wire [2:0] T_2436_r_type;
  wire [63:0] T_2436_data;
  wire  T_2436_client_id;
  wire [2:0] T_2503_addr_beat;
  wire  T_2503_client_xact_id;
  wire [3:0] T_2503_manager_xact_id;
  wire  T_2503_is_builtin_type;
  wire [3:0] T_2503_g_type;
  wire [63:0] T_2503_data;
  wire  T_2503_client_id;
  wire [7:0] GEN_0;
  wire [7:0] GEN_66;
  wire [7:0] GEN_67;
  wire [7:0] GEN_68;
  wire [7:0] GEN_69;
  wire [7:0] GEN_70;
  wire [7:0] GEN_71;
  wire [7:0] GEN_72;
  wire  T_2572;
  wire [7:0] GEN_1;
  wire  T_2573;
  wire [7:0] GEN_2;
  wire  T_2574;
  wire [7:0] GEN_3;
  wire  T_2575;
  wire [7:0] GEN_4;
  wire  T_2576;
  wire [7:0] GEN_5;
  wire  T_2577;
  wire [7:0] GEN_6;
  wire  T_2578;
  wire [7:0] GEN_7;
  wire  T_2579;
  wire [7:0] T_2583;
  wire [7:0] T_2587;
  wire [7:0] T_2591;
  wire [7:0] T_2595;
  wire [7:0] T_2599;
  wire [7:0] T_2603;
  wire [7:0] T_2607;
  wire [7:0] T_2611;
  wire [15:0] T_2612;
  wire [15:0] T_2613;
  wire [31:0] T_2614;
  wire [15:0] T_2615;
  wire [15:0] T_2616;
  wire [31:0] T_2617;
  wire [63:0] T_2618;
  wire [63:0] T_2619;
  wire [63:0] T_2620;
  wire [63:0] GEN_8;
  wire [63:0] GEN_122;
  wire [63:0] GEN_123;
  wire [63:0] GEN_124;
  wire [63:0] GEN_125;
  wire [63:0] GEN_126;
  wire [63:0] GEN_127;
  wire [63:0] GEN_128;
  wire [63:0] T_2621;
  wire [63:0] T_2622;
  wire [63:0] GEN_9;
  wire [63:0] GEN_129;
  wire [63:0] GEN_130;
  wire [63:0] GEN_131;
  wire [63:0] GEN_132;
  wire [63:0] GEN_133;
  wire [63:0] GEN_134;
  wire [63:0] GEN_135;
  wire [63:0] GEN_136;
  wire [63:0] GEN_147;
  wire [63:0] GEN_148;
  wire [63:0] GEN_149;
  wire [63:0] GEN_150;
  wire [63:0] GEN_151;
  wire [63:0] GEN_152;
  wire [63:0] GEN_153;
  wire [63:0] GEN_154;
  wire [1:0] T_2653_state;
  wire  T_2679;
  wire [7:0] T_2695;
  wire [7:0] T_2696;
  wire  T_2698;
  wire  T_2699;
  wire  T_2700;
  wire  T_2701;
  wire  T_2702;
  wire  T_2703;
  wire  T_2704;
  wire [7:0] T_2708;
  wire [7:0] T_2709;
  wire [7:0] T_2711;
  wire [7:0] T_2712;
  wire [7:0] T_2713;
  wire [7:0] T_2714;
  wire [7:0] GEN_155;
  wire  GEN_157;
  wire  T_2724;
  wire  T_2732;
  reg [2:0] T_2734;
  reg [31:0] GEN_105;
  wire  T_2736;
  wire [3:0] T_2738;
  wire [2:0] T_2739;
  wire [2:0] GEN_158;
  wire  T_2740;
  wire [2:0] T_2741;
  wire  T_2742;
  wire  T_2745;
  wire  T_2746;
  wire  T_2747;
  wire [2:0] T_2755_0;
  wire [3:0] GEN_373;
  wire  T_2757;
  wire  T_2759;
  wire  T_2761;
  reg [2:0] T_2763;
  reg [31:0] GEN_106;
  wire  T_2765;
  wire [3:0] T_2767;
  wire [2:0] T_2768;
  wire [2:0] GEN_159;
  wire  T_2769;
  wire [2:0] T_2770;
  wire  T_2771;
  reg  T_2773;
  reg [31:0] GEN_107;
  wire  T_2775;
  wire  T_2776;
  wire [1:0] T_2778;
  wire  T_2779;
  wire  GEN_160;
  wire  T_2781;
  wire  T_2782;
  wire [1:0] T_2784;
  wire  T_2785;
  wire  GEN_161;
  wire  T_2787;
  wire [7:0] T_2794;
  wire  T_2795;
  wire  T_2796;
  wire  T_2797;
  wire  T_2810;
  wire [2:0] T_2811;
  wire [2:0] T_2847_addr_beat;
  wire [25:0] T_2847_addr_block;
  wire [3:0] T_2847_client_xact_id;
  wire  T_2847_voluntary;
  wire [2:0] T_2847_r_type;
  wire [63:0] T_2847_data;
  wire [63:0] GEN_10;
  wire [63:0] GEN_162;
  wire [63:0] GEN_163;
  wire [63:0] GEN_164;
  wire [63:0] GEN_165;
  wire [63:0] GEN_166;
  wire [63:0] GEN_167;
  wire [63:0] GEN_168;
  wire  T_2876;
  wire  T_2879;
  wire [2:0] T_2890_0;
  wire  T_2892;
  wire  T_2893;
  wire  T_2894;
  reg [2:0] T_2896;
  reg [31:0] GEN_108;
  wire  T_2898;
  wire [3:0] T_2900;
  wire [2:0] T_2901;
  wire [2:0] GEN_170;
  wire  T_2902;
  wire [2:0] T_2903;
  wire  T_2904;
  wire  T_2910;
  wire  T_2911;
  wire [2:0] T_2919_0;
  wire [3:0] GEN_374;
  wire  T_2921;
  wire  T_2923;
  wire  T_2925;
  reg [2:0] T_2927;
  reg [31:0] GEN_109;
  wire  T_2929;
  wire [3:0] T_2931;
  wire [2:0] T_2932;
  wire [2:0] GEN_171;
  wire  T_2933;
  wire [2:0] T_2934;
  wire  T_2935;
  reg  T_2937;
  reg [31:0] GEN_110;
  wire  T_2939;
  wire  T_2940;
  wire [1:0] T_2942;
  wire  T_2943;
  wire  GEN_172;
  wire  T_2945;
  wire  T_2946;
  wire [1:0] T_2948;
  wire  T_2949;
  wire  GEN_173;
  wire  T_2951;
  wire  T_2952;
  wire [7:0] T_2956;
  wire  T_2957;
  wire  T_2959;
  wire [2:0] T_2968_0;
  wire [2:0] T_2968_1;
  wire [2:0] T_2968_2;
  wire  T_2986;
  wire  T_2987;
  wire  T_2990;
  wire  T_2991;
  wire  T_2992;
  wire  T_2993;
  wire  T_2994;
  wire  T_2995;
  wire  T_2996;
  wire  T_2997;
  wire  T_2998;
  wire  T_2999;
  wire  T_3000;
  wire [5:0] T_3003;
  wire [25:0] T_3034_addr_block;
  wire [3:0] T_3034_client_xact_id;
  wire [2:0] T_3034_addr_beat;
  wire  T_3034_is_builtin_type;
  wire [2:0] T_3034_a_type;
  wire [11:0] T_3034_union;
  wire [63:0] T_3034_data;
  wire [7:0] GEN_11;
  wire [7:0] GEN_174;
  wire [7:0] GEN_175;
  wire [7:0] GEN_176;
  wire [7:0] GEN_177;
  wire [7:0] GEN_178;
  wire [7:0] GEN_179;
  wire [7:0] GEN_180;
  wire [5:0] T_3099;
  wire [5:0] T_3100;
  wire [11:0] T_3101;
  wire [7:0] T_3103;
  wire [8:0] T_3104;
  wire [8:0] T_3106;
  wire [5:0] T_3118;
  wire [5:0] T_3120;
  wire [11:0] T_3122;
  wire [11:0] T_3124;
  wire [11:0] T_3126;
  wire [11:0] T_3128;
  wire [11:0] T_3130;
  wire [25:0] T_3159_addr_block;
  wire [3:0] T_3159_client_xact_id;
  wire [2:0] T_3159_addr_beat;
  wire  T_3159_is_builtin_type;
  wire [2:0] T_3159_a_type;
  wire [11:0] T_3159_union;
  wire [63:0] T_3159_data;
  wire [63:0] GEN_12;
  wire [63:0] GEN_181;
  wire [63:0] GEN_182;
  wire [63:0] GEN_183;
  wire [63:0] GEN_184;
  wire [63:0] GEN_185;
  wire [63:0] GEN_186;
  wire [63:0] GEN_187;
  wire [25:0] T_3187_addr_block;
  wire [3:0] T_3187_client_xact_id;
  wire [2:0] T_3187_addr_beat;
  wire  T_3187_is_builtin_type;
  wire [2:0] T_3187_a_type;
  wire [11:0] T_3187_union;
  wire [63:0] T_3187_data;
  wire  T_3216;
  wire [3:0] GEN_188;
  wire  GEN_189;
  wire [2:0] T_3226_0;
  wire [2:0] T_3226_1;
  wire [3:0] GEN_375;
  wire  T_3228;
  wire [3:0] GEN_376;
  wire  T_3229;
  wire  T_3230;
  wire  T_3232;
  wire  T_3233;
  wire [7:0] GEN_13;
  wire [7:0] GEN_190;
  wire [7:0] GEN_191;
  wire [7:0] GEN_192;
  wire [7:0] GEN_193;
  wire [7:0] GEN_194;
  wire [7:0] GEN_195;
  wire [7:0] GEN_196;
  wire  T_3234;
  wire [7:0] GEN_14;
  wire  T_3235;
  wire [7:0] GEN_15;
  wire  T_3236;
  wire [7:0] GEN_16;
  wire  T_3237;
  wire [7:0] GEN_17;
  wire  T_3238;
  wire [7:0] GEN_18;
  wire  T_3239;
  wire [7:0] GEN_19;
  wire  T_3240;
  wire [7:0] GEN_20;
  wire  T_3241;
  wire [7:0] T_3245;
  wire [7:0] T_3249;
  wire [7:0] T_3253;
  wire [7:0] T_3257;
  wire [7:0] T_3261;
  wire [7:0] T_3265;
  wire [7:0] T_3269;
  wire [7:0] T_3273;
  wire [15:0] T_3274;
  wire [15:0] T_3275;
  wire [31:0] T_3276;
  wire [15:0] T_3277;
  wire [15:0] T_3278;
  wire [31:0] T_3279;
  wire [63:0] T_3280;
  wire [63:0] T_3281;
  wire [63:0] T_3282;
  wire [63:0] GEN_21;
  wire [63:0] GEN_246;
  wire [63:0] GEN_247;
  wire [63:0] GEN_248;
  wire [63:0] GEN_249;
  wire [63:0] GEN_250;
  wire [63:0] GEN_251;
  wire [63:0] GEN_252;
  wire [63:0] T_3283;
  wire [63:0] T_3284;
  wire [63:0] GEN_22;
  wire [63:0] GEN_253;
  wire [63:0] GEN_254;
  wire [63:0] GEN_255;
  wire [63:0] GEN_256;
  wire [63:0] GEN_257;
  wire [63:0] GEN_258;
  wire [63:0] GEN_259;
  wire [63:0] GEN_260;
  wire [63:0] GEN_271;
  wire [63:0] GEN_272;
  wire [63:0] GEN_273;
  wire [63:0] GEN_274;
  wire [63:0] GEN_275;
  wire [63:0] GEN_276;
  wire [63:0] GEN_277;
  wire [63:0] GEN_278;
  wire  T_3285;
  wire  T_3286;
  wire  T_3298;
  wire  T_3300;
  wire [2:0] T_3308_0;
  wire [3:0] GEN_377;
  wire  T_3310;
  wire  T_3314;
  wire  T_3316;
  reg [2:0] T_3318;
  reg [31:0] GEN_111;
  wire  T_3320;
  wire [3:0] T_3322;
  wire [2:0] T_3323;
  wire [2:0] GEN_279;
  wire  T_3324;
  wire [2:0] T_3325;
  wire  T_3326;
  wire  T_3327;
  reg [2:0] T_3333;
  reg [31:0] GEN_112;
  reg  T_3343;
  reg [31:0] GEN_113;
  wire  T_3345;
  wire  T_3346;
  wire [1:0] T_3348;
  wire  T_3349;
  wire  GEN_281;
  wire  T_3351;
  wire  T_3352;
  wire [1:0] T_3354;
  wire  T_3355;
  wire  GEN_282;
  wire  T_3357;
  wire  T_3362;
  wire [2:0] T_3371_0;
  wire [2:0] T_3371_1;
  wire [3:0] GEN_378;
  wire  T_3373;
  wire [3:0] GEN_379;
  wire  T_3374;
  wire  T_3375;
  wire  T_3379;
  wire  T_3380;
  wire [7:0] T_3384;
  wire [7:0] T_3385;
  wire [7:0] T_3387;
  wire [7:0] T_3388;
  wire [7:0] T_3389;
  wire [7:0] T_3390;
  wire [7:0] T_3407;
  wire [2:0] T_3417_0;
  wire [2:0] T_3417_1;
  wire [3:0] GEN_380;
  wire  T_3419;
  wire [3:0] GEN_381;
  wire  T_3420;
  wire  T_3421;
  wire  T_3423;
  wire  T_3424;
  wire [7:0] T_3429;
  wire [7:0] T_3431;
  wire [7:0] T_3432;
  wire [7:0] T_3433;
  wire [7:0] GEN_287;
  wire  T_3436;
  wire  T_3437;
  wire  T_3440;
  wire  T_3442;
  wire  T_3459;
  wire [2:0] T_3460;
  wire  T_3461;
  wire [2:0] T_3462;
  wire  T_3463;
  wire [2:0] T_3464;
  wire  T_3465;
  wire [2:0] T_3466;
  wire  T_3467;
  wire [2:0] T_3468;
  wire  T_3469;
  wire [2:0] T_3470;
  wire  T_3471;
  wire [2:0] T_3472;
  wire  T_3473;
  wire [1:0] T_3478;
  wire [2:0] T_3479;
  wire [2:0] T_3511_addr_beat;
  wire  T_3511_client_xact_id;
  wire [3:0] T_3511_manager_xact_id;
  wire  T_3511_is_builtin_type;
  wire [3:0] T_3511_g_type;
  wire [63:0] T_3511_data;
  wire  T_3511_client_id;
  wire [63:0] GEN_23;
  wire [63:0] GEN_288;
  wire [63:0] GEN_289;
  wire [63:0] GEN_290;
  wire [63:0] GEN_291;
  wire [63:0] GEN_292;
  wire [63:0] GEN_293;
  wire [63:0] GEN_294;
  wire [2:0] T_3550_0;
  wire [3:0] GEN_382;
  wire  T_3552;
  wire  T_3556;
  wire  T_3558;
  reg [2:0] T_3560;
  reg [31:0] GEN_114;
  wire  T_3562;
  wire [3:0] T_3564;
  wire [2:0] T_3565;
  wire [2:0] GEN_295;
  wire  T_3566;
  wire [2:0] T_3567;
  wire  T_3568;
  wire  T_3573;
  wire  T_3575;
  wire [2:0] T_3583_0;
  wire [2:0] T_3583_1;
  wire [3:0] GEN_383;
  wire  T_3585;
  wire [3:0] GEN_384;
  wire  T_3586;
  wire  T_3587;
  wire  T_3591;
  wire [7:0] T_3592;
  wire  T_3593;
  wire  T_3595;
  wire  T_3596;
  wire  GEN_298;
  wire  GEN_299;
  wire [2:0] GEN_300;
  wire  GEN_301;
  wire [3:0] GEN_302;
  wire  GEN_303;
  wire [3:0] GEN_304;
  wire [63:0] GEN_305;
  wire  GEN_306;
  wire  GEN_309;
  wire  T_3603;
  wire [1:0] GEN_310;
  wire  T_3614;
  wire  T_3615;
  wire [2:0] T_3625_0;
  wire [2:0] T_3625_1;
  wire [2:0] T_3625_2;
  wire  T_3627;
  wire  T_3628;
  wire  T_3629;
  wire  T_3630;
  wire  T_3631;
  wire  T_3632;
  wire  T_3633;
  wire  T_3634;
  wire  T_3636;
  wire  T_3637;
  wire  T_3669;
  wire [7:0] T_3670;
  wire [7:0] T_3672;
  wire [7:0] T_3673;
  wire  T_3674;
  wire  T_3675;
  wire  T_3676;
  wire  T_3677;
  wire  T_3678;
  wire  T_3679;
  wire  T_3680;
  wire  T_3681;
  wire [7:0] T_3685;
  wire [7:0] T_3689;
  wire [7:0] T_3693;
  wire [7:0] T_3697;
  wire [7:0] T_3701;
  wire [7:0] T_3705;
  wire [7:0] T_3709;
  wire [7:0] T_3713;
  wire [15:0] T_3714;
  wire [15:0] T_3715;
  wire [31:0] T_3716;
  wire [15:0] T_3717;
  wire [15:0] T_3718;
  wire [31:0] T_3719;
  wire [63:0] T_3720;
  wire [63:0] T_3721;
  wire [63:0] GEN_24;
  wire [63:0] GEN_311;
  wire [63:0] GEN_312;
  wire [63:0] GEN_313;
  wire [63:0] GEN_314;
  wire [63:0] GEN_315;
  wire [63:0] GEN_316;
  wire [63:0] GEN_317;
  wire [63:0] T_3722;
  wire [63:0] T_3723;
  wire [63:0] T_3724;
  wire [63:0] GEN_25;
  wire [63:0] GEN_318;
  wire [63:0] GEN_319;
  wire [63:0] GEN_320;
  wire [63:0] GEN_321;
  wire [63:0] GEN_322;
  wire [63:0] GEN_323;
  wire [63:0] GEN_324;
  wire [63:0] GEN_325;
  wire [7:0] GEN_26;
  wire [7:0] GEN_326;
  wire [7:0] GEN_327;
  wire [7:0] GEN_328;
  wire [7:0] GEN_329;
  wire [7:0] GEN_330;
  wire [7:0] GEN_331;
  wire [7:0] GEN_332;
  wire [7:0] T_3764;
  wire [7:0] GEN_27;
  wire [7:0] GEN_333;
  wire [7:0] GEN_334;
  wire [7:0] GEN_335;
  wire [7:0] GEN_336;
  wire [7:0] GEN_337;
  wire [7:0] GEN_338;
  wire [7:0] GEN_339;
  wire [7:0] GEN_340;
  wire [63:0] GEN_343;
  wire [63:0] GEN_344;
  wire [63:0] GEN_345;
  wire [63:0] GEN_346;
  wire [63:0] GEN_347;
  wire [63:0] GEN_348;
  wire [63:0] GEN_349;
  wire [63:0] GEN_350;
  wire [7:0] GEN_353;
  wire [7:0] GEN_354;
  wire [7:0] GEN_355;
  wire [7:0] GEN_356;
  wire [7:0] GEN_357;
  wire [7:0] GEN_358;
  wire [7:0] GEN_359;
  wire [7:0] GEN_360;
  wire  T_3767;
  wire  T_3768;
  wire  T_3769;
  wire  T_3770;
  wire  T_3771;
  wire  T_3772;
  wire  T_3773;
  wire  T_3775;
  wire  T_3777;
  wire [3:0] GEN_361;
  wire [7:0] GEN_362;
  wire [7:0] GEN_363;
  wire [7:0] GEN_364;
  wire [7:0] GEN_365;
  wire [7:0] GEN_366;
  wire [7:0] GEN_367;
  wire [7:0] GEN_368;
  wire [7:0] GEN_369;
  reg  GEN_28;
  reg [31:0] GEN_115;
  reg  GEN_29;
  reg [31:0] GEN_116;
  Queue_9 ignt_q (
    .clk(ignt_q_clk),
    .reset(ignt_q_reset),
    .io_enq_ready(ignt_q_io_enq_ready),
    .io_enq_valid(ignt_q_io_enq_valid),
    .io_enq_bits_client_xact_id(ignt_q_io_enq_bits_client_xact_id),
    .io_enq_bits_addr_beat(ignt_q_io_enq_bits_addr_beat),
    .io_enq_bits_client_id(ignt_q_io_enq_bits_client_id),
    .io_enq_bits_is_builtin_type(ignt_q_io_enq_bits_is_builtin_type),
    .io_enq_bits_a_type(ignt_q_io_enq_bits_a_type),
    .io_deq_ready(ignt_q_io_deq_ready),
    .io_deq_valid(ignt_q_io_deq_valid),
    .io_deq_bits_client_xact_id(ignt_q_io_deq_bits_client_xact_id),
    .io_deq_bits_addr_beat(ignt_q_io_deq_bits_addr_beat),
    .io_deq_bits_client_id(ignt_q_io_deq_bits_client_id),
    .io_deq_bits_is_builtin_type(ignt_q_io_deq_bits_is_builtin_type),
    .io_deq_bits_a_type(ignt_q_io_deq_bits_a_type),
    .io_count(ignt_q_io_count)
  );
  assign io_inner_acquire_ready = T_2039;
  assign io_inner_grant_valid = GEN_309;
  assign io_inner_grant_bits_addr_beat = GEN_300;
  assign io_inner_grant_bits_client_xact_id = GEN_301;
  assign io_inner_grant_bits_manager_xact_id = GEN_302;
  assign io_inner_grant_bits_is_builtin_type = GEN_303;
  assign io_inner_grant_bits_g_type = GEN_304;
  assign io_inner_grant_bits_data = GEN_305;
  assign io_inner_grant_bits_client_id = GEN_306;
  assign io_inner_finish_ready = T_2391;
  assign io_inner_probe_valid = T_2151;
  assign io_inner_probe_bits_addr_block = T_2095_addr_block;
  assign io_inner_probe_bits_p_type = T_2095_p_type;
  assign io_inner_probe_bits_client_id = T_2095_client_id;
  assign io_inner_release_ready = T_2328;
  assign io_outer_acquire_valid = T_2987;
  assign io_outer_acquire_bits_addr_block = T_3187_addr_block;
  assign io_outer_acquire_bits_client_xact_id = T_3187_client_xact_id;
  assign io_outer_acquire_bits_addr_beat = T_3187_addr_beat;
  assign io_outer_acquire_bits_is_builtin_type = T_3187_is_builtin_type;
  assign io_outer_acquire_bits_a_type = T_3187_a_type;
  assign io_outer_acquire_bits_union = T_3187_union;
  assign io_outer_acquire_bits_data = T_3187_data;
  assign io_outer_probe_ready = 1'h0;
  assign io_outer_release_valid = T_2797;
  assign io_outer_release_bits_addr_beat = T_2847_addr_beat;
  assign io_outer_release_bits_addr_block = T_2847_addr_block;
  assign io_outer_release_bits_client_xact_id = T_2847_client_xact_id;
  assign io_outer_release_bits_voluntary = T_2847_voluntary;
  assign io_outer_release_bits_r_type = T_2847_r_type;
  assign io_outer_release_bits_data = T_2847_data;
  assign io_outer_grant_ready = GEN_189;
  assign io_outer_finish_valid = 1'h0;
  assign io_outer_finish_bits_manager_xact_id = GEN_28;
  assign io_outer_finish_bits_manager_id = GEN_29;
  assign io_alloc_iacq_matches = T_1801;
  assign io_alloc_iacq_can = T_1693;
  assign io_alloc_irel_matches = T_1804;
  assign io_alloc_irel_can = 1'h0;
  assign io_alloc_oprb_matches = T_1807;
  assign io_alloc_oprb_can = 1'h0;
  assign all_pending_done = T_3775;
  assign xact_addr_beat = xact_iacq_addr_beat;
  assign xact_iacq_client_xact_id = T_1877_client_xact_id;
  assign xact_iacq_addr_beat = T_1877_addr_beat;
  assign xact_iacq_client_id = T_1877_client_id;
  assign xact_iacq_is_builtin_type = T_1877_is_builtin_type;
  assign xact_iacq_a_type = T_1877_a_type;
  assign vol_ignt_counter_pending = T_2291;
  assign vol_ignt_counter_up_idx = T_2241;
  assign vol_ignt_counter_up_done = T_2242;
  assign vol_ignt_counter_down_idx = T_2274;
  assign vol_ignt_counter_down_done = T_2275;
  assign pending_ignt = T_1907;
  assign ignt_data_idx = T_3567;
  assign ignt_data_done = T_3568;
  assign ifin_counter_pending = T_3357;
  assign ifin_counter_up_idx = T_3325;
  assign ifin_counter_up_done = T_3326;
  assign ifin_counter_down_idx = 3'h0;
  assign ifin_counter_down_done = T_3327;
  assign ognt_counter_pending = T_2951;
  assign ognt_counter_up_idx = T_2903;
  assign ognt_counter_up_done = T_2904;
  assign ognt_counter_down_idx = T_2934;
  assign ognt_counter_down_done = T_2935;
  assign vol_ognt_counter_pending = T_2787;
  assign vol_ognt_counter_up_idx = T_2741;
  assign vol_ognt_counter_up_done = T_2742;
  assign vol_ognt_counter_down_idx = T_2770;
  assign vol_ognt_counter_down_done = T_2771;
  assign T_183 = pending_orel_data != 8'h0;
  assign T_184 = pending_orel_send | T_183;
  assign pending_orel = T_184 | vol_ognt_counter_pending;
  assign T_210_sharers = 1'h0;
  assign T_262_state = 2'h0;
  assign coh_inner_sharers = T_210_sharers;
  assign coh_outer_state = T_262_state;
  assign T_1693 = state == 4'h0;
  assign T_1694 = io_inner_acquire_ready & io_inner_acquire_valid;
  assign T_1695 = T_1693 & T_1694;
  assign T_1696 = T_1695 & io_alloc_iacq_should;
  assign T_1705_0 = 3'h3;
  assign T_1707 = io_inner_acquire_bits_a_type == T_1705_0;
  assign T_1708 = io_inner_acquire_bits_is_builtin_type & T_1707;
  assign T_1709 = T_1696 & T_1708;
  assign T_1718_0 = 3'h3;
  assign T_1720 = io_inner_acquire_bits_a_type == T_1718_0;
  assign T_1721 = io_inner_acquire_bits_is_builtin_type & T_1720;
  assign T_1723 = T_1721 == 1'h0;
  assign T_1725 = io_inner_acquire_bits_addr_beat == 3'h0;
  assign T_1726 = T_1723 | T_1725;
  assign T_1728 = T_1726 == 1'h0;
  assign T_1729 = T_1709 & T_1728;
  assign T_1731 = T_1729 == 1'h0;
  assign T_1732 = T_1731 | reset;
  assign T_1734 = T_1732 == 1'h0;
  assign T_1735 = state != 4'h0;
  assign T_1736 = T_1735 & pending_ignt;
  assign T_1738 = xact_iacq_a_type == 3'h5;
  assign T_1740 = xact_iacq_a_type == 3'h6;
  assign T_1741 = T_1738 | T_1740;
  assign T_1742 = xact_iacq_is_builtin_type & T_1741;
  assign T_1743 = T_1736 & T_1742;
  assign T_1745 = T_1743 == 1'h0;
  assign T_1746 = T_1745 | reset;
  assign T_1748 = T_1746 == 1'h0;
  assign T_1752 = xact_iacq_a_type == 3'h4;
  assign T_1753 = xact_iacq_is_builtin_type & T_1752;
  assign T_1754 = T_1736 & T_1753;
  assign T_1756 = T_1754 == 1'h0;
  assign T_1757 = T_1756 | reset;
  assign T_1759 = T_1757 == 1'h0;
  assign T_1773_0 = 64'h0;
  assign T_1773_1 = 64'h0;
  assign T_1773_2 = 64'h0;
  assign T_1773_3 = 64'h0;
  assign T_1773_4 = 64'h0;
  assign T_1773_5 = 64'h0;
  assign T_1773_6 = 64'h0;
  assign T_1773_7 = 64'h0;
  assign T_1791_0 = 8'h0;
  assign T_1791_1 = 8'h0;
  assign T_1791_2 = 8'h0;
  assign T_1791_3 = 8'h0;
  assign T_1791_4 = 8'h0;
  assign T_1791_5 = 8'h0;
  assign T_1791_6 = 8'h0;
  assign T_1791_7 = 8'h0;
  assign T_1800 = io_inner_acquire_bits_addr_block == xact_addr_block;
  assign T_1801 = T_1735 & T_1800;
  assign T_1803 = io_inner_release_bits_addr_block == xact_addr_block;
  assign T_1804 = T_1735 & T_1803;
  assign T_1806 = io_outer_probe_bits_addr_block == xact_addr_block;
  assign T_1807 = T_1735 & T_1806;
  assign T_1815 = xact_iacq_client_xact_id == io_inner_acquire_bits_client_xact_id;
  assign T_1816 = xact_iacq_client_id == io_inner_acquire_bits_client_id;
  assign T_1817 = T_1815 & T_1816;
  assign T_1818 = T_1817 & pending_ignt;
  assign T_1819 = xact_iacq_addr_beat == io_inner_acquire_bits_addr_beat;
  assign T_1820 = T_1818 & T_1819;
  assign ignt_q_clk = clk;
  assign ignt_q_reset = reset;
  assign ignt_q_io_enq_valid = T_1876;
  assign ignt_q_io_enq_bits_client_xact_id = io_inner_acquire_bits_client_xact_id;
  assign ignt_q_io_enq_bits_addr_beat = io_inner_acquire_bits_addr_beat;
  assign ignt_q_io_enq_bits_client_id = io_inner_acquire_bits_client_id;
  assign ignt_q_io_enq_bits_is_builtin_type = io_inner_acquire_bits_is_builtin_type;
  assign ignt_q_io_enq_bits_a_type = io_inner_acquire_bits_a_type;
  assign ignt_q_io_deq_ready = GEN_299;
  assign T_1851 = T_1693 & io_alloc_iacq_should;
  assign T_1852 = T_1851 & io_inner_acquire_valid;
  assign T_1854 = T_1820 == 1'h0;
  assign T_1855 = T_1854 & pending_ignt;
  assign T_1857 = T_1855 & T_1694;
  assign T_1866_0 = 3'h3;
  assign T_1868 = io_inner_acquire_bits_a_type == T_1866_0;
  assign T_1869 = io_inner_acquire_bits_is_builtin_type & T_1868;
  assign T_1871 = T_1869 == 1'h0;
  assign T_1874 = T_1871 | T_1725;
  assign T_1875 = T_1857 & T_1874;
  assign T_1876 = T_1852 | T_1875;
  assign T_1877_client_xact_id = ignt_q_io_deq_valid ? ignt_q_io_deq_bits_client_xact_id : ignt_q_io_enq_bits_client_xact_id;
  assign T_1877_addr_beat = ignt_q_io_deq_valid ? ignt_q_io_deq_bits_addr_beat : ignt_q_io_enq_bits_addr_beat;
  assign T_1877_client_id = ignt_q_io_deq_valid ? ignt_q_io_deq_bits_client_id : ignt_q_io_enq_bits_client_id;
  assign T_1877_is_builtin_type = ignt_q_io_deq_valid ? ignt_q_io_deq_bits_is_builtin_type : ignt_q_io_enq_bits_is_builtin_type;
  assign T_1877_a_type = ignt_q_io_deq_valid ? ignt_q_io_deq_bits_a_type : ignt_q_io_enq_bits_a_type;
  assign T_1907 = ignt_q_io_count > 2'h0;
  assign T_1909 = T_1735 | io_alloc_iacq_should;
  assign T_1919_0 = 3'h2;
  assign T_1919_1 = 3'h3;
  assign T_1919_2 = 3'h4;
  assign T_1921 = io_inner_acquire_bits_a_type == T_1919_0;
  assign T_1922 = io_inner_acquire_bits_a_type == T_1919_1;
  assign T_1923 = io_inner_acquire_bits_a_type == T_1919_2;
  assign T_1924 = T_1921 | T_1922;
  assign T_1925 = T_1924 | T_1923;
  assign T_1926 = io_inner_acquire_bits_is_builtin_type & T_1925;
  assign T_1927 = T_1694 & T_1926;
  assign T_1931 = T_1927 ? 8'hff : 8'h0;
  assign T_1932 = ~ T_1931;
  assign T_1934 = 8'h1 << io_inner_acquire_bits_addr_beat;
  assign T_1935 = ~ T_1934;
  assign T_1936 = T_1932 | T_1935;
  assign T_1937 = pending_put_data & T_1936;
  assign T_1947_0 = 3'h3;
  assign T_1949 = io_inner_acquire_bits_a_type == T_1947_0;
  assign T_1950 = io_inner_acquire_bits_is_builtin_type & T_1949;
  assign T_1951 = T_1694 & T_1950;
  assign T_1954 = T_1951 & T_1725;
  assign T_1963 = T_1954 ? 8'hfe : 8'h0;
  assign T_1964 = T_1937 | T_1963;
  assign GEN_32 = T_1909 ? T_1964 : pending_put_data;
  assign T_1972 = 4'h8 * 4'h0;
  assign T_1974 = io_inner_acquire_bits_a_type == 3'h2;
  assign T_1975 = io_inner_acquire_bits_is_builtin_type & T_1974;
  assign T_1977 = io_inner_acquire_bits_a_type == 3'h3;
  assign T_1978 = io_inner_acquire_bits_is_builtin_type & T_1977;
  assign T_1979 = T_1975 | T_1978;
  assign T_1980 = io_inner_acquire_bits_union[5:1];
  assign T_1981 = T_1979 ? 5'h1 : T_1980;
  assign T_1982 = io_inner_acquire_bits_union[11:9];
  assign T_1983 = io_inner_acquire_bits_union[8:6];
  assign T_1996_0 = 3'h2;
  assign T_1996_1 = 3'h3;
  assign T_1996_2 = 3'h4;
  assign T_1998 = io_inner_acquire_bits_a_type == T_1996_0;
  assign T_1999 = io_inner_acquire_bits_a_type == T_1996_1;
  assign T_2000 = io_inner_acquire_bits_a_type == T_1996_2;
  assign T_2001 = T_1998 | T_1999;
  assign T_2002 = T_2001 | T_2000;
  assign T_2003 = io_inner_acquire_bits_is_builtin_type & T_2002;
  assign T_2004 = T_1694 & T_2003;
  assign T_2008 = T_2004 ? 8'hff : 8'h0;
  assign T_2009 = ~ T_2008;
  assign T_2013 = T_2009 | T_1935;
  assign T_2015 = T_1978 ? T_2013 : 8'h0;
  assign GEN_33 = T_1852 ? io_inner_acquire_bits_addr_block : xact_addr_block;
  assign GEN_34 = T_1852 ? 1'h0 : xact_allocate;
  assign GEN_35 = T_1852 ? T_1972 : xact_amo_shift_bytes;
  assign GEN_36 = T_1852 ? T_1981 : xact_op_code;
  assign GEN_37 = T_1852 ? T_1982 : xact_addr_byte;
  assign GEN_38 = T_1852 ? T_1983 : xact_op_size;
  assign GEN_42 = T_1852 ? T_2015 : GEN_32;
  assign GEN_43 = T_1852 ? 8'h0 : pending_ignt_data;
  assign GEN_44 = T_1852 ? 4'h5 : state;
  assign T_2018 = pending_put_data != 8'h0;
  assign T_2034_0 = 3'h3;
  assign T_2036 = io_inner_acquire_bits_a_type == T_2034_0;
  assign T_2037 = io_inner_acquire_bits_is_builtin_type & T_2036;
  assign T_2038 = T_1818 & T_2037;
  assign T_2039 = T_1693 | T_2038;
  assign T_2040 = ~ pending_ignt_data;
  assign skip_outer_acquire = T_2040 == 8'h0;
  assign T_2049 = 3'h4 == xact_iacq_a_type;
  assign T_2050 = T_2049 ? 2'h0 : 2'h2;
  assign T_2051 = 3'h6 == xact_iacq_a_type;
  assign T_2052 = T_2051 ? 2'h0 : T_2050;
  assign T_2053 = 3'h5 == xact_iacq_a_type;
  assign T_2054 = T_2053 ? 2'h2 : T_2052;
  assign T_2055 = 3'h2 == xact_iacq_a_type;
  assign T_2056 = T_2055 ? 2'h0 : T_2054;
  assign T_2057 = 3'h0 == xact_iacq_a_type;
  assign T_2058 = T_2057 ? 2'h2 : T_2056;
  assign T_2059 = 3'h3 == xact_iacq_a_type;
  assign T_2060 = T_2059 ? 2'h0 : T_2058;
  assign T_2061 = 3'h1 == xact_iacq_a_type;
  assign T_2062 = T_2061 ? 2'h2 : T_2060;
  assign T_2064 = T_2061 ? 2'h0 : 2'h2;
  assign T_2066 = T_2057 ? 2'h1 : T_2064;
  assign T_2067 = xact_iacq_is_builtin_type ? T_2062 : T_2066;
  assign T_2095_addr_block = xact_addr_block;
  assign T_2095_p_type = T_2067;
  assign T_2095_client_id = 1'h0;
  assign T_2123 = skip_outer_acquire == 1'h0;
  assign T_2124 = T_2123 ? 4'h6 : 4'h7;
  assign T_2133_pending = T_2207;
  assign T_2133_up_idx = 3'h0;
  assign T_2133_up_done = T_2141;
  assign T_2133_down_idx = T_2190;
  assign T_2133_down_done = T_2191;
  assign T_2141 = io_inner_probe_ready & io_inner_probe_valid;
  assign T_2142 = ~ T_2141;
  assign T_2144 = 2'h1 << io_inner_probe_bits_client_id;
  assign T_2145 = ~ T_2144;
  assign GEN_370 = {{1'd0}, T_2142};
  assign T_2146 = GEN_370 | T_2145;
  assign GEN_371 = {{1'd0}, pending_iprbs};
  assign T_2147 = GEN_371 & T_2146;
  assign T_2148 = state == 4'h5;
  assign T_2151 = T_2148 & pending_iprbs;
  assign T_2168 = io_inner_release_ready & io_inner_release_valid;
  assign T_2171 = io_inner_release_bits_voluntary == 1'h0;
  assign T_2172 = T_1735 & T_2171;
  assign T_2173 = T_2168 & T_2172;
  assign T_2175 = io_inner_release_bits_r_type == 3'h0;
  assign T_2176 = io_inner_release_bits_r_type == 3'h1;
  assign T_2177 = io_inner_release_bits_r_type == 3'h2;
  assign T_2178 = T_2175 | T_2176;
  assign T_2179 = T_2178 | T_2177;
  assign T_2181 = T_2173 & T_2179;
  assign T_2185 = T_2183 == 3'h7;
  assign T_2187 = T_2183 + 3'h1;
  assign T_2188 = T_2187[2:0];
  assign GEN_46 = T_2181 ? T_2188 : T_2183;
  assign T_2189 = T_2181 & T_2185;
  assign T_2190 = T_2179 ? T_2183 : 3'h0;
  assign T_2191 = T_2179 ? T_2189 : T_2173;
  assign T_2195 = T_2191 == 1'h0;
  assign T_2196 = T_2141 & T_2195;
  assign T_2198 = T_2193 + 1'h1;
  assign T_2199 = T_2198[0:0];
  assign GEN_47 = T_2196 ? T_2199 : T_2193;
  assign T_2201 = T_2141 == 1'h0;
  assign T_2202 = T_2191 & T_2201;
  assign T_2204 = T_2193 - 1'h1;
  assign T_2205 = T_2204[0:0];
  assign GEN_48 = T_2202 ? T_2205 : GEN_47;
  assign T_2207 = T_2193 > 1'h0;
  assign T_2211 = pending_iprbs | T_2133_pending;
  assign T_2213 = T_2211 == 1'h0;
  assign T_2214 = T_2148 & T_2213;
  assign GEN_49 = T_2214 ? T_2124 : GEN_44;
  assign T_2218 = T_1693 ? io_alloc_irel_should : io_alloc_irel_matches;
  assign T_2219 = T_2218 & io_inner_release_bits_voluntary;
  assign T_2224 = T_2168 & T_2219;
  assign T_2232 = T_2224 & T_2179;
  assign T_2236 = T_2234 == 3'h7;
  assign T_2238 = T_2234 + 3'h1;
  assign T_2239 = T_2238[2:0];
  assign GEN_50 = T_2232 ? T_2239 : T_2234;
  assign T_2240 = T_2232 & T_2236;
  assign T_2241 = T_2179 ? T_2234 : 3'h0;
  assign T_2242 = T_2179 ? T_2240 : T_2224;
  assign T_2243 = io_inner_grant_ready & io_inner_grant_valid;
  assign T_2246 = io_inner_grant_bits_g_type == 4'h0;
  assign T_2247 = io_inner_grant_bits_is_builtin_type & T_2246;
  assign T_2248 = T_1735 & T_2247;
  assign T_2249 = T_2243 & T_2248;
  assign T_2257_0 = 3'h5;
  assign GEN_372 = {{1'd0}, T_2257_0};
  assign T_2259 = io_inner_grant_bits_g_type == GEN_372;
  assign T_2261 = io_inner_grant_bits_g_type == 4'h1;
  assign T_2262 = T_2246 | T_2261;
  assign T_2263 = io_inner_grant_bits_is_builtin_type ? T_2259 : T_2262;
  assign T_2265 = T_2249 & T_2263;
  assign T_2269 = T_2267 == 3'h7;
  assign T_2271 = T_2267 + 3'h1;
  assign T_2272 = T_2271[2:0];
  assign GEN_51 = T_2265 ? T_2272 : T_2267;
  assign T_2273 = T_2265 & T_2269;
  assign T_2274 = T_2263 ? T_2267 : 3'h0;
  assign T_2275 = T_2263 ? T_2273 : T_2249;
  assign T_2279 = T_2275 == 1'h0;
  assign T_2280 = T_2242 & T_2279;
  assign T_2282 = T_2277 + 1'h1;
  assign T_2283 = T_2282[0:0];
  assign GEN_52 = T_2280 ? T_2283 : T_2277;
  assign T_2285 = T_2242 == 1'h0;
  assign T_2286 = T_2275 & T_2285;
  assign T_2288 = T_2277 - 1'h1;
  assign T_2289 = T_2288[0:0];
  assign GEN_53 = T_2286 ? T_2289 : GEN_52;
  assign T_2291 = T_2277 > 1'h0;
  assign T_2293 = T_1693 & io_alloc_irel_should;
  assign T_2294 = T_2293 & io_inner_release_valid;
  assign GEN_54 = T_2294 ? io_inner_release_bits_addr_block : GEN_33;
  assign GEN_55 = T_2294 ? 8'hff : pending_irel_data;
  assign GEN_56 = T_2294 ? 4'h7 : GEN_49;
  assign T_2301 = T_1803 & io_inner_release_bits_voluntary;
  assign T_2303 = state == 4'h8;
  assign T_2304 = T_1693 | T_2303;
  assign T_2306 = T_2304 == 1'h0;
  assign T_2307 = T_2301 & T_2306;
  assign T_2309 = all_pending_done == 1'h0;
  assign T_2310 = T_2307 & T_2309;
  assign T_2311 = io_outer_grant_ready & io_outer_grant_valid;
  assign T_2313 = T_2311 == 1'h0;
  assign T_2314 = T_2310 & T_2313;
  assign T_2317 = T_2243 == 1'h0;
  assign T_2318 = T_2314 & T_2317;
  assign T_2320 = vol_ignt_counter_pending == 1'h0;
  assign T_2321 = T_2318 & T_2320;
  assign T_2325 = T_1803 & T_2171;
  assign T_2327 = T_2325 & T_2148;
  assign T_2328 = T_2321 | T_2327;
  assign T_2329 = T_2328 & io_inner_release_valid;
  assign T_2330 = T_2294 | T_2329;
  assign T_2331 = T_2330 & io_inner_release_ready;
  assign T_2340 = T_2179 == 1'h0;
  assign T_2342 = io_inner_release_bits_addr_beat == 3'h0;
  assign T_2343 = T_2340 | T_2342;
  assign T_2357 = T_2168 & T_2179;
  assign T_2361 = T_2357 ? 8'hff : 8'h0;
  assign T_2362 = ~ T_2361;
  assign T_2364 = 8'h1 << io_inner_release_bits_addr_beat;
  assign T_2365 = ~ T_2364;
  assign T_2366 = T_2362 | T_2365;
  assign T_2368 = T_2179 ? T_2366 : 8'h0;
  assign GEN_57 = T_2343 ? io_inner_release_bits_r_type : xact_vol_ir_r_type;
  assign GEN_58 = T_2343 ? io_inner_release_bits_client_id : xact_vol_ir_src;
  assign GEN_59 = T_2343 ? io_inner_release_bits_client_xact_id : xact_vol_ir_client_xact_id;
  assign GEN_60 = T_2343 ? T_2368 : GEN_55;
  assign T_2370 = T_2343 == 1'h0;
  assign T_2387 = pending_irel_data & T_2366;
  assign GEN_61 = T_2370 ? T_2387 : GEN_60;
  assign GEN_62 = T_2331 ? GEN_57 : xact_vol_ir_r_type;
  assign GEN_63 = T_2331 ? GEN_58 : xact_vol_ir_src;
  assign GEN_64 = T_2331 ? GEN_59 : xact_vol_ir_client_xact_id;
  assign GEN_65 = T_2331 ? GEN_61 : GEN_55;
  assign T_2388 = state == 4'h3;
  assign T_2389 = state == 4'h4;
  assign T_2391 = state == 4'h7;
  assign T_2392 = T_2388 | T_2389;
  assign T_2393 = T_2392 | T_2148;
  assign T_2394 = T_2393 | T_2391;
  assign T_2395 = T_2394 & vol_ignt_counter_pending;
  assign T_2397 = pending_irel_data != 8'h0;
  assign T_2398 = T_2397 | vol_ognt_counter_pending;
  assign T_2400 = T_2398 == 1'h0;
  assign T_2401 = T_2395 & T_2400;
  assign T_2436_addr_beat = 3'h0;
  assign T_2436_addr_block = xact_addr_block;
  assign T_2436_client_xact_id = xact_vol_ir_client_xact_id;
  assign T_2436_voluntary = 1'h1;
  assign T_2436_r_type = xact_vol_ir_r_type;
  assign T_2436_data = 64'h0;
  assign T_2436_client_id = xact_vol_ir_src;
  assign T_2503_addr_beat = 3'h0;
  assign T_2503_client_xact_id = T_2436_client_xact_id;
  assign T_2503_manager_xact_id = 4'h0;
  assign T_2503_is_builtin_type = 1'h1;
  assign T_2503_g_type = 4'h0;
  assign T_2503_data = 64'h0;
  assign T_2503_client_id = T_2436_client_id;
  assign GEN_0 = GEN_72;
  assign GEN_66 = 3'h1 == io_inner_release_bits_addr_beat ? wmask_buffer_1 : wmask_buffer_0;
  assign GEN_67 = 3'h2 == io_inner_release_bits_addr_beat ? wmask_buffer_2 : GEN_66;
  assign GEN_68 = 3'h3 == io_inner_release_bits_addr_beat ? wmask_buffer_3 : GEN_67;
  assign GEN_69 = 3'h4 == io_inner_release_bits_addr_beat ? wmask_buffer_4 : GEN_68;
  assign GEN_70 = 3'h5 == io_inner_release_bits_addr_beat ? wmask_buffer_5 : GEN_69;
  assign GEN_71 = 3'h6 == io_inner_release_bits_addr_beat ? wmask_buffer_6 : GEN_70;
  assign GEN_72 = 3'h7 == io_inner_release_bits_addr_beat ? wmask_buffer_7 : GEN_71;
  assign T_2572 = GEN_0[0];
  assign GEN_1 = GEN_72;
  assign T_2573 = GEN_1[1];
  assign GEN_2 = GEN_72;
  assign T_2574 = GEN_2[2];
  assign GEN_3 = GEN_72;
  assign T_2575 = GEN_3[3];
  assign GEN_4 = GEN_72;
  assign T_2576 = GEN_4[4];
  assign GEN_5 = GEN_72;
  assign T_2577 = GEN_5[5];
  assign GEN_6 = GEN_72;
  assign T_2578 = GEN_6[6];
  assign GEN_7 = GEN_72;
  assign T_2579 = GEN_7[7];
  assign T_2583 = T_2572 ? 8'hff : 8'h0;
  assign T_2587 = T_2573 ? 8'hff : 8'h0;
  assign T_2591 = T_2574 ? 8'hff : 8'h0;
  assign T_2595 = T_2575 ? 8'hff : 8'h0;
  assign T_2599 = T_2576 ? 8'hff : 8'h0;
  assign T_2603 = T_2577 ? 8'hff : 8'h0;
  assign T_2607 = T_2578 ? 8'hff : 8'h0;
  assign T_2611 = T_2579 ? 8'hff : 8'h0;
  assign T_2612 = {T_2587,T_2583};
  assign T_2613 = {T_2595,T_2591};
  assign T_2614 = {T_2613,T_2612};
  assign T_2615 = {T_2603,T_2599};
  assign T_2616 = {T_2611,T_2607};
  assign T_2617 = {T_2616,T_2615};
  assign T_2618 = {T_2617,T_2614};
  assign T_2619 = ~ T_2618;
  assign T_2620 = T_2619 & io_inner_release_bits_data;
  assign GEN_8 = GEN_128;
  assign GEN_122 = 3'h1 == io_inner_release_bits_addr_beat ? data_buffer_1 : data_buffer_0;
  assign GEN_123 = 3'h2 == io_inner_release_bits_addr_beat ? data_buffer_2 : GEN_122;
  assign GEN_124 = 3'h3 == io_inner_release_bits_addr_beat ? data_buffer_3 : GEN_123;
  assign GEN_125 = 3'h4 == io_inner_release_bits_addr_beat ? data_buffer_4 : GEN_124;
  assign GEN_126 = 3'h5 == io_inner_release_bits_addr_beat ? data_buffer_5 : GEN_125;
  assign GEN_127 = 3'h6 == io_inner_release_bits_addr_beat ? data_buffer_6 : GEN_126;
  assign GEN_128 = 3'h7 == io_inner_release_bits_addr_beat ? data_buffer_7 : GEN_127;
  assign T_2621 = T_2618 & GEN_8;
  assign T_2622 = T_2620 | T_2621;
  assign GEN_9 = T_2622;
  assign GEN_129 = 3'h0 == io_inner_release_bits_addr_beat ? GEN_9 : data_buffer_0;
  assign GEN_130 = 3'h1 == io_inner_release_bits_addr_beat ? GEN_9 : data_buffer_1;
  assign GEN_131 = 3'h2 == io_inner_release_bits_addr_beat ? GEN_9 : data_buffer_2;
  assign GEN_132 = 3'h3 == io_inner_release_bits_addr_beat ? GEN_9 : data_buffer_3;
  assign GEN_133 = 3'h4 == io_inner_release_bits_addr_beat ? GEN_9 : data_buffer_4;
  assign GEN_134 = 3'h5 == io_inner_release_bits_addr_beat ? GEN_9 : data_buffer_5;
  assign GEN_135 = 3'h6 == io_inner_release_bits_addr_beat ? GEN_9 : data_buffer_6;
  assign GEN_136 = 3'h7 == io_inner_release_bits_addr_beat ? GEN_9 : data_buffer_7;
  assign GEN_147 = T_2357 ? GEN_129 : data_buffer_0;
  assign GEN_148 = T_2357 ? GEN_130 : data_buffer_1;
  assign GEN_149 = T_2357 ? GEN_131 : data_buffer_2;
  assign GEN_150 = T_2357 ? GEN_132 : data_buffer_3;
  assign GEN_151 = T_2357 ? GEN_133 : data_buffer_4;
  assign GEN_152 = T_2357 ? GEN_134 : data_buffer_5;
  assign GEN_153 = T_2357 ? GEN_135 : data_buffer_6;
  assign GEN_154 = T_2357 ? GEN_136 : data_buffer_7;
  assign T_2653_state = 2'h2;
  assign T_2679 = T_1735 | io_alloc_irel_should;
  assign T_2695 = T_2361 & T_2364;
  assign T_2696 = pending_orel_data | T_2695;
  assign T_2698 = io_outer_release_ready & io_outer_release_valid;
  assign T_2699 = io_outer_release_bits_r_type == 3'h0;
  assign T_2700 = io_outer_release_bits_r_type == 3'h1;
  assign T_2701 = io_outer_release_bits_r_type == 3'h2;
  assign T_2702 = T_2699 | T_2700;
  assign T_2703 = T_2702 | T_2701;
  assign T_2704 = T_2698 & T_2703;
  assign T_2708 = T_2704 ? 8'hff : 8'h0;
  assign T_2709 = ~ T_2708;
  assign T_2711 = 8'h1 << io_outer_release_bits_addr_beat;
  assign T_2712 = ~ T_2711;
  assign T_2713 = T_2709 | T_2712;
  assign T_2714 = T_2696 & T_2713;
  assign GEN_155 = T_2679 ? T_2714 : pending_orel_data;
  assign GEN_157 = T_2698 ? 1'h0 : pending_orel_send;
  assign T_2724 = T_2698 & io_outer_release_bits_voluntary;
  assign T_2732 = T_2724 & T_2703;
  assign T_2736 = T_2734 == 3'h7;
  assign T_2738 = T_2734 + 3'h1;
  assign T_2739 = T_2738[2:0];
  assign GEN_158 = T_2732 ? T_2739 : T_2734;
  assign T_2740 = T_2732 & T_2736;
  assign T_2741 = T_2703 ? T_2734 : 3'h0;
  assign T_2742 = T_2703 ? T_2740 : T_2724;
  assign T_2745 = io_outer_grant_bits_g_type == 4'h0;
  assign T_2746 = io_outer_grant_bits_is_builtin_type & T_2745;
  assign T_2747 = T_2311 & T_2746;
  assign T_2755_0 = 3'h5;
  assign GEN_373 = {{1'd0}, T_2755_0};
  assign T_2757 = io_outer_grant_bits_g_type == GEN_373;
  assign T_2759 = io_outer_grant_bits_is_builtin_type ? T_2757 : T_2745;
  assign T_2761 = T_2747 & T_2759;
  assign T_2765 = T_2763 == 3'h7;
  assign T_2767 = T_2763 + 3'h1;
  assign T_2768 = T_2767[2:0];
  assign GEN_159 = T_2761 ? T_2768 : T_2763;
  assign T_2769 = T_2761 & T_2765;
  assign T_2770 = T_2759 ? T_2763 : 3'h0;
  assign T_2771 = T_2759 ? T_2769 : T_2747;
  assign T_2775 = T_2771 == 1'h0;
  assign T_2776 = T_2742 & T_2775;
  assign T_2778 = T_2773 + 1'h1;
  assign T_2779 = T_2778[0:0];
  assign GEN_160 = T_2776 ? T_2779 : T_2773;
  assign T_2781 = T_2742 == 1'h0;
  assign T_2782 = T_2771 & T_2781;
  assign T_2784 = T_2773 - 1'h1;
  assign T_2785 = T_2784[0:0];
  assign GEN_161 = T_2782 ? T_2785 : GEN_160;
  assign T_2787 = T_2773 > 1'h0;
  assign T_2794 = pending_orel_data >> vol_ognt_counter_up_idx;
  assign T_2795 = T_2794[0];
  assign T_2796 = T_2703 ? T_2795 : pending_orel_send;
  assign T_2797 = T_2391 & T_2796;
  assign T_2810 = T_2653_state == 2'h2;
  assign T_2811 = T_2810 ? 3'h0 : 3'h3;
  assign T_2847_addr_beat = vol_ognt_counter_up_idx;
  assign T_2847_addr_block = xact_addr_block;
  assign T_2847_client_xact_id = 4'h0;
  assign T_2847_voluntary = 1'h1;
  assign T_2847_r_type = T_2811;
  assign T_2847_data = GEN_10;
  assign GEN_10 = GEN_168;
  assign GEN_162 = 3'h1 == vol_ognt_counter_up_idx ? data_buffer_1 : data_buffer_0;
  assign GEN_163 = 3'h2 == vol_ognt_counter_up_idx ? data_buffer_2 : GEN_162;
  assign GEN_164 = 3'h3 == vol_ognt_counter_up_idx ? data_buffer_3 : GEN_163;
  assign GEN_165 = 3'h4 == vol_ognt_counter_up_idx ? data_buffer_4 : GEN_164;
  assign GEN_166 = 3'h5 == vol_ognt_counter_up_idx ? data_buffer_5 : GEN_165;
  assign GEN_167 = 3'h6 == vol_ognt_counter_up_idx ? data_buffer_6 : GEN_166;
  assign GEN_168 = 3'h7 == vol_ognt_counter_up_idx ? data_buffer_7 : GEN_167;
  assign T_2876 = xact_iacq_is_builtin_type == 1'h0;
  assign T_2879 = io_outer_acquire_ready & io_outer_acquire_valid;
  assign T_2890_0 = 3'h3;
  assign T_2892 = io_outer_acquire_bits_a_type == T_2890_0;
  assign T_2893 = io_outer_acquire_bits_is_builtin_type & T_2892;
  assign T_2894 = T_2879 & T_2893;
  assign T_2898 = T_2896 == 3'h7;
  assign T_2900 = T_2896 + 3'h1;
  assign T_2901 = T_2900[2:0];
  assign GEN_170 = T_2894 ? T_2901 : T_2896;
  assign T_2902 = T_2894 & T_2898;
  assign T_2903 = T_2893 ? T_2896 : xact_addr_beat;
  assign T_2904 = T_2893 ? T_2902 : T_2879;
  assign T_2910 = T_2746 == 1'h0;
  assign T_2911 = T_2311 & T_2910;
  assign T_2919_0 = 3'h5;
  assign GEN_374 = {{1'd0}, T_2919_0};
  assign T_2921 = io_outer_grant_bits_g_type == GEN_374;
  assign T_2923 = io_outer_grant_bits_is_builtin_type ? T_2921 : T_2745;
  assign T_2925 = T_2911 & T_2923;
  assign T_2929 = T_2927 == 3'h7;
  assign T_2931 = T_2927 + 3'h1;
  assign T_2932 = T_2931[2:0];
  assign GEN_171 = T_2925 ? T_2932 : T_2927;
  assign T_2933 = T_2925 & T_2929;
  assign T_2934 = T_2923 ? T_2927 : xact_addr_beat;
  assign T_2935 = T_2923 ? T_2933 : T_2911;
  assign T_2939 = T_2935 == 1'h0;
  assign T_2940 = T_2904 & T_2939;
  assign T_2942 = T_2937 + 1'h1;
  assign T_2943 = T_2942[0:0];
  assign GEN_172 = T_2940 ? T_2943 : T_2937;
  assign T_2945 = T_2904 == 1'h0;
  assign T_2946 = T_2935 & T_2945;
  assign T_2948 = T_2937 - 1'h1;
  assign T_2949 = T_2948[0:0];
  assign GEN_173 = T_2946 ? T_2949 : GEN_172;
  assign T_2951 = T_2937 > 1'h0;
  assign T_2952 = state == 4'h6;
  assign T_2956 = pending_put_data >> ognt_counter_up_idx;
  assign T_2957 = T_2956[0];
  assign T_2959 = T_2957 == 1'h0;
  assign T_2968_0 = 3'h2;
  assign T_2968_1 = 3'h3;
  assign T_2968_2 = 3'h4;
  assign T_2986 = xact_allocate | T_2959;
  assign T_2987 = T_2952 & T_2986;
  assign T_2990 = xact_op_code == 5'h1;
  assign T_2991 = xact_op_code == 5'h7;
  assign T_2992 = T_2990 | T_2991;
  assign T_2993 = xact_op_code[3];
  assign T_2994 = xact_op_code == 5'h4;
  assign T_2995 = T_2993 | T_2994;
  assign T_2996 = T_2992 | T_2995;
  assign T_2997 = xact_op_code == 5'h3;
  assign T_2998 = T_2996 | T_2997;
  assign T_2999 = xact_op_code == 5'h6;
  assign T_3000 = T_2998 | T_2999;
  assign T_3003 = {xact_op_code,1'h1};
  assign T_3034_addr_block = xact_addr_block;
  assign T_3034_client_xact_id = 4'h0;
  assign T_3034_addr_beat = 3'h0;
  assign T_3034_is_builtin_type = 1'h0;
  assign T_3034_a_type = {{2'd0}, T_3000};
  assign T_3034_union = {{6'd0}, T_3003};
  assign T_3034_data = 64'h0;
  assign GEN_11 = GEN_180;
  assign GEN_174 = 3'h1 == ognt_counter_up_idx ? wmask_buffer_1 : wmask_buffer_0;
  assign GEN_175 = 3'h2 == ognt_counter_up_idx ? wmask_buffer_2 : GEN_174;
  assign GEN_176 = 3'h3 == ognt_counter_up_idx ? wmask_buffer_3 : GEN_175;
  assign GEN_177 = 3'h4 == ognt_counter_up_idx ? wmask_buffer_4 : GEN_176;
  assign GEN_178 = 3'h5 == ognt_counter_up_idx ? wmask_buffer_5 : GEN_177;
  assign GEN_179 = 3'h6 == ognt_counter_up_idx ? wmask_buffer_6 : GEN_178;
  assign GEN_180 = 3'h7 == ognt_counter_up_idx ? wmask_buffer_7 : GEN_179;
  assign T_3099 = {xact_op_code,1'h0};
  assign T_3100 = {xact_addr_byte,xact_op_size};
  assign T_3101 = {T_3100,T_3099};
  assign T_3103 = {xact_op_size,xact_op_code};
  assign T_3104 = {T_3103,1'h0};
  assign T_3106 = {GEN_11,1'h0};
  assign T_3118 = T_2051 ? 6'h2 : 6'h0;
  assign T_3120 = T_2053 ? 6'h0 : T_3118;
  assign T_3122 = T_2049 ? T_3101 : {{6'd0}, T_3120};
  assign T_3124 = T_2059 ? {{3'd0}, T_3106} : T_3122;
  assign T_3126 = T_2055 ? {{3'd0}, T_3106} : T_3124;
  assign T_3128 = T_2061 ? {{3'd0}, T_3104} : T_3126;
  assign T_3130 = T_2057 ? T_3101 : T_3128;
  assign T_3159_addr_block = xact_addr_block;
  assign T_3159_client_xact_id = 4'h0;
  assign T_3159_addr_beat = ognt_counter_up_idx;
  assign T_3159_is_builtin_type = 1'h1;
  assign T_3159_a_type = xact_iacq_a_type;
  assign T_3159_union = T_3130;
  assign T_3159_data = GEN_12;
  assign GEN_12 = GEN_187;
  assign GEN_181 = 3'h1 == ognt_counter_up_idx ? data_buffer_1 : data_buffer_0;
  assign GEN_182 = 3'h2 == ognt_counter_up_idx ? data_buffer_2 : GEN_181;
  assign GEN_183 = 3'h3 == ognt_counter_up_idx ? data_buffer_3 : GEN_182;
  assign GEN_184 = 3'h4 == ognt_counter_up_idx ? data_buffer_4 : GEN_183;
  assign GEN_185 = 3'h5 == ognt_counter_up_idx ? data_buffer_5 : GEN_184;
  assign GEN_186 = 3'h6 == ognt_counter_up_idx ? data_buffer_6 : GEN_185;
  assign GEN_187 = 3'h7 == ognt_counter_up_idx ? data_buffer_7 : GEN_186;
  assign T_3187_addr_block = T_2876 ? T_3034_addr_block : T_3159_addr_block;
  assign T_3187_client_xact_id = T_2876 ? T_3034_client_xact_id : T_3159_client_xact_id;
  assign T_3187_addr_beat = T_2876 ? T_3034_addr_beat : T_3159_addr_beat;
  assign T_3187_is_builtin_type = T_2876 ? T_3034_is_builtin_type : T_3159_is_builtin_type;
  assign T_3187_a_type = T_2876 ? T_3034_a_type : T_3159_a_type;
  assign T_3187_union = T_2876 ? T_3034_union : T_3159_union;
  assign T_3187_data = T_2876 ? T_3034_data : T_3159_data;
  assign T_3216 = T_2952 & ognt_counter_up_done;
  assign GEN_188 = T_3216 ? 4'h7 : GEN_56;
  assign GEN_189 = ognt_counter_pending ? 1'h1 : vol_ognt_counter_pending;
  assign T_3226_0 = 3'h5;
  assign T_3226_1 = 3'h4;
  assign GEN_375 = {{1'd0}, T_3226_0};
  assign T_3228 = io_outer_grant_bits_g_type == GEN_375;
  assign GEN_376 = {{1'd0}, T_3226_1};
  assign T_3229 = io_outer_grant_bits_g_type == GEN_376;
  assign T_3230 = T_3228 | T_3229;
  assign T_3232 = io_outer_grant_bits_is_builtin_type ? T_3230 : T_2745;
  assign T_3233 = T_2311 & T_3232;
  assign GEN_13 = GEN_196;
  assign GEN_190 = 3'h1 == io_outer_grant_bits_addr_beat ? wmask_buffer_1 : wmask_buffer_0;
  assign GEN_191 = 3'h2 == io_outer_grant_bits_addr_beat ? wmask_buffer_2 : GEN_190;
  assign GEN_192 = 3'h3 == io_outer_grant_bits_addr_beat ? wmask_buffer_3 : GEN_191;
  assign GEN_193 = 3'h4 == io_outer_grant_bits_addr_beat ? wmask_buffer_4 : GEN_192;
  assign GEN_194 = 3'h5 == io_outer_grant_bits_addr_beat ? wmask_buffer_5 : GEN_193;
  assign GEN_195 = 3'h6 == io_outer_grant_bits_addr_beat ? wmask_buffer_6 : GEN_194;
  assign GEN_196 = 3'h7 == io_outer_grant_bits_addr_beat ? wmask_buffer_7 : GEN_195;
  assign T_3234 = GEN_13[0];
  assign GEN_14 = GEN_196;
  assign T_3235 = GEN_14[1];
  assign GEN_15 = GEN_196;
  assign T_3236 = GEN_15[2];
  assign GEN_16 = GEN_196;
  assign T_3237 = GEN_16[3];
  assign GEN_17 = GEN_196;
  assign T_3238 = GEN_17[4];
  assign GEN_18 = GEN_196;
  assign T_3239 = GEN_18[5];
  assign GEN_19 = GEN_196;
  assign T_3240 = GEN_19[6];
  assign GEN_20 = GEN_196;
  assign T_3241 = GEN_20[7];
  assign T_3245 = T_3234 ? 8'hff : 8'h0;
  assign T_3249 = T_3235 ? 8'hff : 8'h0;
  assign T_3253 = T_3236 ? 8'hff : 8'h0;
  assign T_3257 = T_3237 ? 8'hff : 8'h0;
  assign T_3261 = T_3238 ? 8'hff : 8'h0;
  assign T_3265 = T_3239 ? 8'hff : 8'h0;
  assign T_3269 = T_3240 ? 8'hff : 8'h0;
  assign T_3273 = T_3241 ? 8'hff : 8'h0;
  assign T_3274 = {T_3249,T_3245};
  assign T_3275 = {T_3257,T_3253};
  assign T_3276 = {T_3275,T_3274};
  assign T_3277 = {T_3265,T_3261};
  assign T_3278 = {T_3273,T_3269};
  assign T_3279 = {T_3278,T_3277};
  assign T_3280 = {T_3279,T_3276};
  assign T_3281 = ~ T_3280;
  assign T_3282 = T_3281 & io_outer_grant_bits_data;
  assign GEN_21 = GEN_252;
  assign GEN_246 = 3'h1 == io_outer_grant_bits_addr_beat ? data_buffer_1 : data_buffer_0;
  assign GEN_247 = 3'h2 == io_outer_grant_bits_addr_beat ? data_buffer_2 : GEN_246;
  assign GEN_248 = 3'h3 == io_outer_grant_bits_addr_beat ? data_buffer_3 : GEN_247;
  assign GEN_249 = 3'h4 == io_outer_grant_bits_addr_beat ? data_buffer_4 : GEN_248;
  assign GEN_250 = 3'h5 == io_outer_grant_bits_addr_beat ? data_buffer_5 : GEN_249;
  assign GEN_251 = 3'h6 == io_outer_grant_bits_addr_beat ? data_buffer_6 : GEN_250;
  assign GEN_252 = 3'h7 == io_outer_grant_bits_addr_beat ? data_buffer_7 : GEN_251;
  assign T_3283 = T_3280 & GEN_21;
  assign T_3284 = T_3282 | T_3283;
  assign GEN_22 = T_3284;
  assign GEN_253 = 3'h0 == io_outer_grant_bits_addr_beat ? GEN_22 : GEN_147;
  assign GEN_254 = 3'h1 == io_outer_grant_bits_addr_beat ? GEN_22 : GEN_148;
  assign GEN_255 = 3'h2 == io_outer_grant_bits_addr_beat ? GEN_22 : GEN_149;
  assign GEN_256 = 3'h3 == io_outer_grant_bits_addr_beat ? GEN_22 : GEN_150;
  assign GEN_257 = 3'h4 == io_outer_grant_bits_addr_beat ? GEN_22 : GEN_151;
  assign GEN_258 = 3'h5 == io_outer_grant_bits_addr_beat ? GEN_22 : GEN_152;
  assign GEN_259 = 3'h6 == io_outer_grant_bits_addr_beat ? GEN_22 : GEN_153;
  assign GEN_260 = 3'h7 == io_outer_grant_bits_addr_beat ? GEN_22 : GEN_154;
  assign GEN_271 = T_3233 ? GEN_253 : GEN_147;
  assign GEN_272 = T_3233 ? GEN_254 : GEN_148;
  assign GEN_273 = T_3233 ? GEN_255 : GEN_149;
  assign GEN_274 = T_3233 ? GEN_256 : GEN_150;
  assign GEN_275 = T_3233 ? GEN_257 : GEN_151;
  assign GEN_276 = T_3233 ? GEN_258 : GEN_152;
  assign GEN_277 = T_3233 ? GEN_259 : GEN_153;
  assign GEN_278 = T_3233 ? GEN_260 : GEN_154;
  assign T_3285 = pending_orel | ognt_counter_pending;
  assign T_3286 = T_3285 | vol_ognt_counter_pending;
  assign T_3298 = T_2247 == 1'h0;
  assign T_3300 = T_2243 & T_3298;
  assign T_3308_0 = 3'h5;
  assign GEN_377 = {{1'd0}, T_3308_0};
  assign T_3310 = io_inner_grant_bits_g_type == GEN_377;
  assign T_3314 = io_inner_grant_bits_is_builtin_type ? T_3310 : T_2262;
  assign T_3316 = T_3300 & T_3314;
  assign T_3320 = T_3318 == 3'h7;
  assign T_3322 = T_3318 + 3'h1;
  assign T_3323 = T_3322[2:0];
  assign GEN_279 = T_3316 ? T_3323 : T_3318;
  assign T_3324 = T_3316 & T_3320;
  assign T_3325 = T_3314 ? T_3318 : 3'h0;
  assign T_3326 = T_3314 ? T_3324 : T_3300;
  assign T_3327 = io_inner_finish_ready & io_inner_finish_valid;
  assign T_3345 = T_3327 == 1'h0;
  assign T_3346 = T_3326 & T_3345;
  assign T_3348 = T_3343 + 1'h1;
  assign T_3349 = T_3348[0:0];
  assign GEN_281 = T_3346 ? T_3349 : T_3343;
  assign T_3351 = T_3326 == 1'h0;
  assign T_3352 = T_3327 & T_3351;
  assign T_3354 = T_3343 - 1'h1;
  assign T_3355 = T_3354[0:0];
  assign GEN_282 = T_3352 ? T_3355 : GEN_281;
  assign T_3357 = T_3343 > 1'h0;
  assign T_3362 = T_1852 == 1'h0;
  assign T_3371_0 = 3'h5;
  assign T_3371_1 = 3'h4;
  assign GEN_378 = {{1'd0}, T_3371_0};
  assign T_3373 = io_inner_grant_bits_g_type == GEN_378;
  assign GEN_379 = {{1'd0}, T_3371_1};
  assign T_3374 = io_inner_grant_bits_g_type == GEN_379;
  assign T_3375 = T_3373 | T_3374;
  assign T_3379 = io_inner_grant_bits_is_builtin_type ? T_3375 : T_2262;
  assign T_3380 = T_2243 & T_3379;
  assign T_3384 = T_3380 ? 8'hff : 8'h0;
  assign T_3385 = ~ T_3384;
  assign T_3387 = 8'h1 << io_inner_grant_bits_addr_beat;
  assign T_3388 = ~ T_3387;
  assign T_3389 = T_3385 | T_3388;
  assign T_3390 = pending_ignt_data & T_3389;
  assign T_3407 = T_3390 | T_2695;
  assign T_3417_0 = 3'h5;
  assign T_3417_1 = 3'h4;
  assign GEN_380 = {{1'd0}, T_3417_0};
  assign T_3419 = io_outer_grant_bits_g_type == GEN_380;
  assign GEN_381 = {{1'd0}, T_3417_1};
  assign T_3420 = io_outer_grant_bits_g_type == GEN_381;
  assign T_3421 = T_3419 | T_3420;
  assign T_3423 = io_outer_grant_bits_is_builtin_type ? T_3421 : T_2745;
  assign T_3424 = T_2311 & T_3423;
  assign T_3429 = T_3424 ? 8'hff : 8'h0;
  assign T_3431 = 8'h1 << io_outer_grant_bits_addr_beat;
  assign T_3432 = T_3429 & T_3431;
  assign T_3433 = T_3407 | T_3432;
  assign GEN_287 = T_3362 ? T_3433 : GEN_43;
  assign T_3436 = state == 4'h1;
  assign T_3437 = T_1693 | T_3436;
  assign T_3440 = T_3437 | T_2018;
  assign T_3442 = T_3440 == 1'h0;
  assign T_3459 = 3'h6 == ignt_q_io_deq_bits_a_type;
  assign T_3460 = T_3459 ? 3'h1 : 3'h3;
  assign T_3461 = 3'h5 == ignt_q_io_deq_bits_a_type;
  assign T_3462 = T_3461 ? 3'h1 : T_3460;
  assign T_3463 = 3'h4 == ignt_q_io_deq_bits_a_type;
  assign T_3464 = T_3463 ? 3'h4 : T_3462;
  assign T_3465 = 3'h3 == ignt_q_io_deq_bits_a_type;
  assign T_3466 = T_3465 ? 3'h3 : T_3464;
  assign T_3467 = 3'h2 == ignt_q_io_deq_bits_a_type;
  assign T_3468 = T_3467 ? 3'h3 : T_3466;
  assign T_3469 = 3'h1 == ignt_q_io_deq_bits_a_type;
  assign T_3470 = T_3469 ? 3'h5 : T_3468;
  assign T_3471 = 3'h0 == ignt_q_io_deq_bits_a_type;
  assign T_3472 = T_3471 ? 3'h4 : T_3470;
  assign T_3473 = ignt_q_io_deq_bits_a_type == 3'h0;
  assign T_3478 = T_3473 ? 2'h0 : 2'h1;
  assign T_3479 = ignt_q_io_deq_bits_is_builtin_type ? T_3472 : {{1'd0}, T_3478};
  assign T_3511_addr_beat = ignt_q_io_deq_bits_addr_beat;
  assign T_3511_client_xact_id = ignt_q_io_deq_bits_client_xact_id;
  assign T_3511_manager_xact_id = 4'h2;
  assign T_3511_is_builtin_type = ignt_q_io_deq_bits_is_builtin_type;
  assign T_3511_g_type = {{1'd0}, T_3479};
  assign T_3511_data = GEN_23;
  assign T_3511_client_id = ignt_q_io_deq_bits_client_id;
  assign GEN_23 = GEN_294;
  assign GEN_288 = 3'h1 == ignt_data_idx ? data_buffer_1 : data_buffer_0;
  assign GEN_289 = 3'h2 == ignt_data_idx ? data_buffer_2 : GEN_288;
  assign GEN_290 = 3'h3 == ignt_data_idx ? data_buffer_3 : GEN_289;
  assign GEN_291 = 3'h4 == ignt_data_idx ? data_buffer_4 : GEN_290;
  assign GEN_292 = 3'h5 == ignt_data_idx ? data_buffer_5 : GEN_291;
  assign GEN_293 = 3'h6 == ignt_data_idx ? data_buffer_6 : GEN_292;
  assign GEN_294 = 3'h7 == ignt_data_idx ? data_buffer_7 : GEN_293;
  assign T_3550_0 = 3'h5;
  assign GEN_382 = {{1'd0}, T_3550_0};
  assign T_3552 = io_inner_grant_bits_g_type == GEN_382;
  assign T_3556 = io_inner_grant_bits_is_builtin_type ? T_3552 : T_2262;
  assign T_3558 = T_2243 & T_3556;
  assign T_3562 = T_3560 == 3'h7;
  assign T_3564 = T_3560 + 3'h1;
  assign T_3565 = T_3564[2:0];
  assign GEN_295 = T_3558 ? T_3565 : T_3560;
  assign T_3566 = T_3558 & T_3562;
  assign T_3567 = T_3556 ? T_3560 : ignt_q_io_deq_bits_addr_beat;
  assign T_3568 = T_3556 ? T_3566 : T_2243;
  assign T_3573 = T_2391 & pending_ignt;
  assign T_3575 = T_3286 == 1'h0;
  assign T_3583_0 = 3'h5;
  assign T_3583_1 = 3'h4;
  assign GEN_383 = {{1'd0}, T_3583_0};
  assign T_3585 = io_inner_grant_bits_g_type == GEN_383;
  assign GEN_384 = {{1'd0}, T_3583_1};
  assign T_3586 = io_inner_grant_bits_g_type == GEN_384;
  assign T_3587 = T_3585 | T_3586;
  assign T_3591 = io_inner_grant_bits_is_builtin_type ? T_3587 : T_2262;
  assign T_3592 = pending_ignt_data >> ignt_data_idx;
  assign T_3593 = T_3592[0];
  assign T_3595 = T_3591 ? T_3593 : T_3442;
  assign T_3596 = T_3575 & T_3595;
  assign GEN_298 = T_3573 ? T_3596 : T_2401;
  assign GEN_299 = T_2320 ? ignt_data_done : 1'h0;
  assign GEN_300 = T_2320 ? ignt_data_idx : T_2503_addr_beat;
  assign GEN_301 = T_2320 ? T_3511_client_xact_id : T_2503_client_xact_id;
  assign GEN_302 = T_2320 ? T_3511_manager_xact_id : T_2503_manager_xact_id;
  assign GEN_303 = T_2320 ? T_3511_is_builtin_type : T_2503_is_builtin_type;
  assign GEN_304 = T_2320 ? T_3511_g_type : T_2503_g_type;
  assign GEN_305 = T_2320 ? T_3511_data : T_2503_data;
  assign GEN_306 = T_2320 ? T_3511_client_id : T_2503_client_id;
  assign GEN_309 = T_2320 ? GEN_298 : T_2401;
  assign T_3603 = ~ io_incoherent_0;
  assign GEN_310 = T_1852 ? {{1'd0}, T_3603} : T_2147;
  assign T_3614 = T_1818 & io_inner_acquire_valid;
  assign T_3615 = T_1852 | T_3614;
  assign T_3625_0 = 3'h2;
  assign T_3625_1 = 3'h3;
  assign T_3625_2 = 3'h4;
  assign T_3627 = io_inner_acquire_bits_a_type == T_3625_0;
  assign T_3628 = io_inner_acquire_bits_a_type == T_3625_1;
  assign T_3629 = io_inner_acquire_bits_a_type == T_3625_2;
  assign T_3630 = T_3627 | T_3628;
  assign T_3631 = T_3630 | T_3629;
  assign T_3632 = io_inner_acquire_bits_is_builtin_type & T_3631;
  assign T_3633 = T_1694 & T_3632;
  assign T_3634 = T_3633 & T_3615;
  assign T_3636 = io_inner_acquire_bits_a_type == 3'h4;
  assign T_3637 = io_inner_acquire_bits_is_builtin_type & T_3636;
  assign T_3669 = T_1978 | T_1975;
  assign T_3670 = io_inner_acquire_bits_union[8:1];
  assign T_3672 = T_3669 ? T_3670 : 8'h0;
  assign T_3673 = T_3637 ? 8'hff : T_3672;
  assign T_3674 = T_3673[0];
  assign T_3675 = T_3673[1];
  assign T_3676 = T_3673[2];
  assign T_3677 = T_3673[3];
  assign T_3678 = T_3673[4];
  assign T_3679 = T_3673[5];
  assign T_3680 = T_3673[6];
  assign T_3681 = T_3673[7];
  assign T_3685 = T_3674 ? 8'hff : 8'h0;
  assign T_3689 = T_3675 ? 8'hff : 8'h0;
  assign T_3693 = T_3676 ? 8'hff : 8'h0;
  assign T_3697 = T_3677 ? 8'hff : 8'h0;
  assign T_3701 = T_3678 ? 8'hff : 8'h0;
  assign T_3705 = T_3679 ? 8'hff : 8'h0;
  assign T_3709 = T_3680 ? 8'hff : 8'h0;
  assign T_3713 = T_3681 ? 8'hff : 8'h0;
  assign T_3714 = {T_3689,T_3685};
  assign T_3715 = {T_3697,T_3693};
  assign T_3716 = {T_3715,T_3714};
  assign T_3717 = {T_3705,T_3701};
  assign T_3718 = {T_3713,T_3709};
  assign T_3719 = {T_3718,T_3717};
  assign T_3720 = {T_3719,T_3716};
  assign T_3721 = ~ T_3720;
  assign GEN_24 = GEN_317;
  assign GEN_311 = 3'h1 == io_inner_acquire_bits_addr_beat ? data_buffer_1 : data_buffer_0;
  assign GEN_312 = 3'h2 == io_inner_acquire_bits_addr_beat ? data_buffer_2 : GEN_311;
  assign GEN_313 = 3'h3 == io_inner_acquire_bits_addr_beat ? data_buffer_3 : GEN_312;
  assign GEN_314 = 3'h4 == io_inner_acquire_bits_addr_beat ? data_buffer_4 : GEN_313;
  assign GEN_315 = 3'h5 == io_inner_acquire_bits_addr_beat ? data_buffer_5 : GEN_314;
  assign GEN_316 = 3'h6 == io_inner_acquire_bits_addr_beat ? data_buffer_6 : GEN_315;
  assign GEN_317 = 3'h7 == io_inner_acquire_bits_addr_beat ? data_buffer_7 : GEN_316;
  assign T_3722 = T_3721 & GEN_24;
  assign T_3723 = T_3720 & io_inner_acquire_bits_data;
  assign T_3724 = T_3722 | T_3723;
  assign GEN_25 = T_3724;
  assign GEN_318 = 3'h0 == io_inner_acquire_bits_addr_beat ? GEN_25 : GEN_271;
  assign GEN_319 = 3'h1 == io_inner_acquire_bits_addr_beat ? GEN_25 : GEN_272;
  assign GEN_320 = 3'h2 == io_inner_acquire_bits_addr_beat ? GEN_25 : GEN_273;
  assign GEN_321 = 3'h3 == io_inner_acquire_bits_addr_beat ? GEN_25 : GEN_274;
  assign GEN_322 = 3'h4 == io_inner_acquire_bits_addr_beat ? GEN_25 : GEN_275;
  assign GEN_323 = 3'h5 == io_inner_acquire_bits_addr_beat ? GEN_25 : GEN_276;
  assign GEN_324 = 3'h6 == io_inner_acquire_bits_addr_beat ? GEN_25 : GEN_277;
  assign GEN_325 = 3'h7 == io_inner_acquire_bits_addr_beat ? GEN_25 : GEN_278;
  assign GEN_26 = GEN_332;
  assign GEN_326 = 3'h1 == io_inner_acquire_bits_addr_beat ? wmask_buffer_1 : wmask_buffer_0;
  assign GEN_327 = 3'h2 == io_inner_acquire_bits_addr_beat ? wmask_buffer_2 : GEN_326;
  assign GEN_328 = 3'h3 == io_inner_acquire_bits_addr_beat ? wmask_buffer_3 : GEN_327;
  assign GEN_329 = 3'h4 == io_inner_acquire_bits_addr_beat ? wmask_buffer_4 : GEN_328;
  assign GEN_330 = 3'h5 == io_inner_acquire_bits_addr_beat ? wmask_buffer_5 : GEN_329;
  assign GEN_331 = 3'h6 == io_inner_acquire_bits_addr_beat ? wmask_buffer_6 : GEN_330;
  assign GEN_332 = 3'h7 == io_inner_acquire_bits_addr_beat ? wmask_buffer_7 : GEN_331;
  assign T_3764 = T_3673 | GEN_26;
  assign GEN_27 = T_3764;
  assign GEN_333 = 3'h0 == io_inner_acquire_bits_addr_beat ? GEN_27 : wmask_buffer_0;
  assign GEN_334 = 3'h1 == io_inner_acquire_bits_addr_beat ? GEN_27 : wmask_buffer_1;
  assign GEN_335 = 3'h2 == io_inner_acquire_bits_addr_beat ? GEN_27 : wmask_buffer_2;
  assign GEN_336 = 3'h3 == io_inner_acquire_bits_addr_beat ? GEN_27 : wmask_buffer_3;
  assign GEN_337 = 3'h4 == io_inner_acquire_bits_addr_beat ? GEN_27 : wmask_buffer_4;
  assign GEN_338 = 3'h5 == io_inner_acquire_bits_addr_beat ? GEN_27 : wmask_buffer_5;
  assign GEN_339 = 3'h6 == io_inner_acquire_bits_addr_beat ? GEN_27 : wmask_buffer_6;
  assign GEN_340 = 3'h7 == io_inner_acquire_bits_addr_beat ? GEN_27 : wmask_buffer_7;
  assign GEN_343 = T_3634 ? GEN_318 : GEN_271;
  assign GEN_344 = T_3634 ? GEN_319 : GEN_272;
  assign GEN_345 = T_3634 ? GEN_320 : GEN_273;
  assign GEN_346 = T_3634 ? GEN_321 : GEN_274;
  assign GEN_347 = T_3634 ? GEN_322 : GEN_275;
  assign GEN_348 = T_3634 ? GEN_323 : GEN_276;
  assign GEN_349 = T_3634 ? GEN_324 : GEN_277;
  assign GEN_350 = T_3634 ? GEN_325 : GEN_278;
  assign GEN_353 = T_3634 ? GEN_333 : wmask_buffer_0;
  assign GEN_354 = T_3634 ? GEN_334 : wmask_buffer_1;
  assign GEN_355 = T_3634 ? GEN_335 : wmask_buffer_2;
  assign GEN_356 = T_3634 ? GEN_336 : wmask_buffer_3;
  assign GEN_357 = T_3634 ? GEN_337 : wmask_buffer_4;
  assign GEN_358 = T_3634 ? GEN_338 : wmask_buffer_5;
  assign GEN_359 = T_3634 ? GEN_339 : wmask_buffer_6;
  assign GEN_360 = T_3634 ? GEN_340 : wmask_buffer_7;
  assign T_3767 = T_2018 | T_2397;
  assign T_3768 = T_3767 | vol_ignt_counter_pending;
  assign T_3769 = T_3768 | pending_orel;
  assign T_3770 = T_3769 | vol_ognt_counter_pending;
  assign T_3771 = T_3770 | ognt_counter_pending;
  assign T_3772 = T_3771 | pending_ignt;
  assign T_3773 = T_3772 | ifin_counter_pending;
  assign T_3775 = T_3773 == 1'h0;
  assign T_3777 = T_2391 & all_pending_done;
  assign GEN_361 = T_3777 ? 4'h0 : GEN_188;
  assign GEN_362 = T_3777 ? 8'h0 : GEN_353;
  assign GEN_363 = T_3777 ? 8'h0 : GEN_354;
  assign GEN_364 = T_3777 ? 8'h0 : GEN_355;
  assign GEN_365 = T_3777 ? 8'h0 : GEN_356;
  assign GEN_366 = T_3777 ? 8'h0 : GEN_357;
  assign GEN_367 = T_3777 ? 8'h0 : GEN_358;
  assign GEN_368 = T_3777 ? 8'h0 : GEN_359;
  assign GEN_369 = T_3777 ? 8'h0 : GEN_360;
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifndef verilator
      #0.002;
    `endif
  `ifdef RANDOMIZE
  GEN_30 = {1{$random}};
  state = GEN_30[3:0];
  `endif
  `ifdef RANDOMIZE
  GEN_31 = {1{$random}};
  xact_addr_block = GEN_31[25:0];
  `endif
  `ifdef RANDOMIZE
  GEN_39 = {1{$random}};
  xact_allocate = GEN_39[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_40 = {1{$random}};
  xact_amo_shift_bytes = GEN_40[4:0];
  `endif
  `ifdef RANDOMIZE
  GEN_41 = {1{$random}};
  xact_op_code = GEN_41[4:0];
  `endif
  `ifdef RANDOMIZE
  GEN_45 = {1{$random}};
  xact_addr_byte = GEN_45[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_73 = {1{$random}};
  xact_op_size = GEN_73[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_74 = {1{$random}};
  xact_vol_ir_r_type = GEN_74[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_75 = {1{$random}};
  xact_vol_ir_src = GEN_75[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_76 = {1{$random}};
  xact_vol_ir_client_xact_id = GEN_76[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_77 = {1{$random}};
  pending_irel_data = GEN_77[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_78 = {1{$random}};
  pending_put_data = GEN_78[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_79 = {1{$random}};
  pending_ignt_data = GEN_79[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_80 = {1{$random}};
  pending_iprbs = GEN_80[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_81 = {1{$random}};
  pending_orel_send = GEN_81[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_82 = {1{$random}};
  pending_orel_data = GEN_82[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_83 = {2{$random}};
  data_buffer_0 = GEN_83[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_84 = {2{$random}};
  data_buffer_1 = GEN_84[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_85 = {2{$random}};
  data_buffer_2 = GEN_85[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_86 = {2{$random}};
  data_buffer_3 = GEN_86[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_87 = {2{$random}};
  data_buffer_4 = GEN_87[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_88 = {2{$random}};
  data_buffer_5 = GEN_88[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_89 = {2{$random}};
  data_buffer_6 = GEN_89[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_90 = {2{$random}};
  data_buffer_7 = GEN_90[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_91 = {1{$random}};
  wmask_buffer_0 = GEN_91[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_92 = {1{$random}};
  wmask_buffer_1 = GEN_92[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_93 = {1{$random}};
  wmask_buffer_2 = GEN_93[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_94 = {1{$random}};
  wmask_buffer_3 = GEN_94[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_95 = {1{$random}};
  wmask_buffer_4 = GEN_95[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_96 = {1{$random}};
  wmask_buffer_5 = GEN_96[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_97 = {1{$random}};
  wmask_buffer_6 = GEN_97[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_98 = {1{$random}};
  wmask_buffer_7 = GEN_98[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_99 = {1{$random}};
  T_2159 = GEN_99[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_100 = {1{$random}};
  T_2183 = GEN_100[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_101 = {1{$random}};
  T_2193 = GEN_101[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_102 = {1{$random}};
  T_2234 = GEN_102[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_103 = {1{$random}};
  T_2267 = GEN_103[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_104 = {1{$random}};
  T_2277 = GEN_104[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_105 = {1{$random}};
  T_2734 = GEN_105[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_106 = {1{$random}};
  T_2763 = GEN_106[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_107 = {1{$random}};
  T_2773 = GEN_107[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_108 = {1{$random}};
  T_2896 = GEN_108[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_109 = {1{$random}};
  T_2927 = GEN_109[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_110 = {1{$random}};
  T_2937 = GEN_110[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_111 = {1{$random}};
  T_3318 = GEN_111[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_112 = {1{$random}};
  T_3333 = GEN_112[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_113 = {1{$random}};
  T_3343 = GEN_113[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_114 = {1{$random}};
  T_3560 = GEN_114[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_115 = {1{$random}};
  GEN_28 = GEN_115[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_116 = {1{$random}};
  GEN_29 = GEN_116[0:0];
  `endif
  end
`endif
  always @(posedge clk) begin
    if(reset) begin
      state <= 4'h0;
    end else begin
      if(T_3777) begin
        state <= 4'h0;
      end else begin
        if(T_3216) begin
          state <= 4'h7;
        end else begin
          if(T_2294) begin
            state <= 4'h7;
          end else begin
            if(T_2214) begin
              if(T_2123) begin
                state <= 4'h6;
              end else begin
                state <= 4'h7;
              end
            end else begin
              if(T_1852) begin
                state <= 4'h5;
              end
            end
          end
        end
      end
    end
    if(reset) begin
      xact_addr_block <= 26'h0;
    end else begin
      if(T_2294) begin
        xact_addr_block <= io_inner_release_bits_addr_block;
      end else begin
        if(T_1852) begin
          xact_addr_block <= io_inner_acquire_bits_addr_block;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_1852) begin
        xact_allocate <= 1'h0;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_1852) begin
        xact_amo_shift_bytes <= T_1972;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_1852) begin
        if(T_1979) begin
          xact_op_code <= 5'h1;
        end else begin
          xact_op_code <= T_1980;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_1852) begin
        xact_addr_byte <= T_1982;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_1852) begin
        xact_op_size <= T_1983;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2331) begin
        if(T_2343) begin
          xact_vol_ir_r_type <= io_inner_release_bits_r_type;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2331) begin
        if(T_2343) begin
          xact_vol_ir_src <= io_inner_release_bits_client_id;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2331) begin
        if(T_2343) begin
          xact_vol_ir_client_xact_id <= io_inner_release_bits_client_xact_id;
        end
      end
    end
    if(reset) begin
      pending_irel_data <= 8'h0;
    end else begin
      if(T_2331) begin
        if(T_2370) begin
          pending_irel_data <= T_2387;
        end else begin
          if(T_2343) begin
            if(T_2179) begin
              pending_irel_data <= T_2366;
            end else begin
              pending_irel_data <= 8'h0;
            end
          end else begin
            if(T_2294) begin
              pending_irel_data <= 8'hff;
            end
          end
        end
      end else begin
        if(T_2294) begin
          pending_irel_data <= 8'hff;
        end
      end
    end
    if(reset) begin
      pending_put_data <= 8'h0;
    end else begin
      if(T_1852) begin
        if(T_1978) begin
          pending_put_data <= T_2013;
        end else begin
          pending_put_data <= 8'h0;
        end
      end else begin
        if(T_1909) begin
          pending_put_data <= T_1964;
        end
      end
    end
    if(reset) begin
      pending_ignt_data <= 8'h0;
    end else begin
      if(T_3362) begin
        pending_ignt_data <= T_3433;
      end else begin
        if(T_1852) begin
          pending_ignt_data <= 8'h0;
        end
      end
    end
    if(1'h0) begin
    end else begin
      pending_iprbs <= GEN_310[0];
    end
    if(reset) begin
      pending_orel_send <= 1'h0;
    end else begin
      if(T_2698) begin
        pending_orel_send <= 1'h0;
      end
    end
    if(reset) begin
      pending_orel_data <= 8'h0;
    end else begin
      if(T_2679) begin
        pending_orel_data <= T_2714;
      end
    end
    if(reset) begin
      data_buffer_0 <= T_1773_0;
    end else begin
      if(T_3634) begin
        if(3'h0 == io_inner_acquire_bits_addr_beat) begin
          data_buffer_0 <= GEN_25;
        end else begin
          if(T_3233) begin
            if(3'h0 == io_outer_grant_bits_addr_beat) begin
              data_buffer_0 <= GEN_22;
            end else begin
              if(T_2357) begin
                if(3'h0 == io_inner_release_bits_addr_beat) begin
                  data_buffer_0 <= GEN_9;
                end
              end
            end
          end else begin
            if(T_2357) begin
              if(3'h0 == io_inner_release_bits_addr_beat) begin
                data_buffer_0 <= GEN_9;
              end
            end
          end
        end
      end else begin
        if(T_3233) begin
          if(3'h0 == io_outer_grant_bits_addr_beat) begin
            data_buffer_0 <= GEN_22;
          end else begin
            if(T_2357) begin
              if(3'h0 == io_inner_release_bits_addr_beat) begin
                data_buffer_0 <= GEN_9;
              end
            end
          end
        end else begin
          if(T_2357) begin
            if(3'h0 == io_inner_release_bits_addr_beat) begin
              data_buffer_0 <= GEN_9;
            end
          end
        end
      end
    end
    if(reset) begin
      data_buffer_1 <= T_1773_1;
    end else begin
      if(T_3634) begin
        if(3'h1 == io_inner_acquire_bits_addr_beat) begin
          data_buffer_1 <= GEN_25;
        end else begin
          if(T_3233) begin
            if(3'h1 == io_outer_grant_bits_addr_beat) begin
              data_buffer_1 <= GEN_22;
            end else begin
              if(T_2357) begin
                if(3'h1 == io_inner_release_bits_addr_beat) begin
                  data_buffer_1 <= GEN_9;
                end
              end
            end
          end else begin
            if(T_2357) begin
              if(3'h1 == io_inner_release_bits_addr_beat) begin
                data_buffer_1 <= GEN_9;
              end
            end
          end
        end
      end else begin
        if(T_3233) begin
          if(3'h1 == io_outer_grant_bits_addr_beat) begin
            data_buffer_1 <= GEN_22;
          end else begin
            if(T_2357) begin
              if(3'h1 == io_inner_release_bits_addr_beat) begin
                data_buffer_1 <= GEN_9;
              end
            end
          end
        end else begin
          if(T_2357) begin
            if(3'h1 == io_inner_release_bits_addr_beat) begin
              data_buffer_1 <= GEN_9;
            end
          end
        end
      end
    end
    if(reset) begin
      data_buffer_2 <= T_1773_2;
    end else begin
      if(T_3634) begin
        if(3'h2 == io_inner_acquire_bits_addr_beat) begin
          data_buffer_2 <= GEN_25;
        end else begin
          if(T_3233) begin
            if(3'h2 == io_outer_grant_bits_addr_beat) begin
              data_buffer_2 <= GEN_22;
            end else begin
              if(T_2357) begin
                if(3'h2 == io_inner_release_bits_addr_beat) begin
                  data_buffer_2 <= GEN_9;
                end
              end
            end
          end else begin
            if(T_2357) begin
              if(3'h2 == io_inner_release_bits_addr_beat) begin
                data_buffer_2 <= GEN_9;
              end
            end
          end
        end
      end else begin
        if(T_3233) begin
          if(3'h2 == io_outer_grant_bits_addr_beat) begin
            data_buffer_2 <= GEN_22;
          end else begin
            if(T_2357) begin
              if(3'h2 == io_inner_release_bits_addr_beat) begin
                data_buffer_2 <= GEN_9;
              end
            end
          end
        end else begin
          if(T_2357) begin
            if(3'h2 == io_inner_release_bits_addr_beat) begin
              data_buffer_2 <= GEN_9;
            end
          end
        end
      end
    end
    if(reset) begin
      data_buffer_3 <= T_1773_3;
    end else begin
      if(T_3634) begin
        if(3'h3 == io_inner_acquire_bits_addr_beat) begin
          data_buffer_3 <= GEN_25;
        end else begin
          if(T_3233) begin
            if(3'h3 == io_outer_grant_bits_addr_beat) begin
              data_buffer_3 <= GEN_22;
            end else begin
              if(T_2357) begin
                if(3'h3 == io_inner_release_bits_addr_beat) begin
                  data_buffer_3 <= GEN_9;
                end
              end
            end
          end else begin
            if(T_2357) begin
              if(3'h3 == io_inner_release_bits_addr_beat) begin
                data_buffer_3 <= GEN_9;
              end
            end
          end
        end
      end else begin
        if(T_3233) begin
          if(3'h3 == io_outer_grant_bits_addr_beat) begin
            data_buffer_3 <= GEN_22;
          end else begin
            if(T_2357) begin
              if(3'h3 == io_inner_release_bits_addr_beat) begin
                data_buffer_3 <= GEN_9;
              end
            end
          end
        end else begin
          if(T_2357) begin
            if(3'h3 == io_inner_release_bits_addr_beat) begin
              data_buffer_3 <= GEN_9;
            end
          end
        end
      end
    end
    if(reset) begin
      data_buffer_4 <= T_1773_4;
    end else begin
      if(T_3634) begin
        if(3'h4 == io_inner_acquire_bits_addr_beat) begin
          data_buffer_4 <= GEN_25;
        end else begin
          if(T_3233) begin
            if(3'h4 == io_outer_grant_bits_addr_beat) begin
              data_buffer_4 <= GEN_22;
            end else begin
              if(T_2357) begin
                if(3'h4 == io_inner_release_bits_addr_beat) begin
                  data_buffer_4 <= GEN_9;
                end
              end
            end
          end else begin
            if(T_2357) begin
              if(3'h4 == io_inner_release_bits_addr_beat) begin
                data_buffer_4 <= GEN_9;
              end
            end
          end
        end
      end else begin
        if(T_3233) begin
          if(3'h4 == io_outer_grant_bits_addr_beat) begin
            data_buffer_4 <= GEN_22;
          end else begin
            if(T_2357) begin
              if(3'h4 == io_inner_release_bits_addr_beat) begin
                data_buffer_4 <= GEN_9;
              end
            end
          end
        end else begin
          if(T_2357) begin
            if(3'h4 == io_inner_release_bits_addr_beat) begin
              data_buffer_4 <= GEN_9;
            end
          end
        end
      end
    end
    if(reset) begin
      data_buffer_5 <= T_1773_5;
    end else begin
      if(T_3634) begin
        if(3'h5 == io_inner_acquire_bits_addr_beat) begin
          data_buffer_5 <= GEN_25;
        end else begin
          if(T_3233) begin
            if(3'h5 == io_outer_grant_bits_addr_beat) begin
              data_buffer_5 <= GEN_22;
            end else begin
              if(T_2357) begin
                if(3'h5 == io_inner_release_bits_addr_beat) begin
                  data_buffer_5 <= GEN_9;
                end
              end
            end
          end else begin
            if(T_2357) begin
              if(3'h5 == io_inner_release_bits_addr_beat) begin
                data_buffer_5 <= GEN_9;
              end
            end
          end
        end
      end else begin
        if(T_3233) begin
          if(3'h5 == io_outer_grant_bits_addr_beat) begin
            data_buffer_5 <= GEN_22;
          end else begin
            if(T_2357) begin
              if(3'h5 == io_inner_release_bits_addr_beat) begin
                data_buffer_5 <= GEN_9;
              end
            end
          end
        end else begin
          if(T_2357) begin
            if(3'h5 == io_inner_release_bits_addr_beat) begin
              data_buffer_5 <= GEN_9;
            end
          end
        end
      end
    end
    if(reset) begin
      data_buffer_6 <= T_1773_6;
    end else begin
      if(T_3634) begin
        if(3'h6 == io_inner_acquire_bits_addr_beat) begin
          data_buffer_6 <= GEN_25;
        end else begin
          if(T_3233) begin
            if(3'h6 == io_outer_grant_bits_addr_beat) begin
              data_buffer_6 <= GEN_22;
            end else begin
              if(T_2357) begin
                if(3'h6 == io_inner_release_bits_addr_beat) begin
                  data_buffer_6 <= GEN_9;
                end
              end
            end
          end else begin
            if(T_2357) begin
              if(3'h6 == io_inner_release_bits_addr_beat) begin
                data_buffer_6 <= GEN_9;
              end
            end
          end
        end
      end else begin
        if(T_3233) begin
          if(3'h6 == io_outer_grant_bits_addr_beat) begin
            data_buffer_6 <= GEN_22;
          end else begin
            if(T_2357) begin
              if(3'h6 == io_inner_release_bits_addr_beat) begin
                data_buffer_6 <= GEN_9;
              end
            end
          end
        end else begin
          if(T_2357) begin
            if(3'h6 == io_inner_release_bits_addr_beat) begin
              data_buffer_6 <= GEN_9;
            end
          end
        end
      end
    end
    if(reset) begin
      data_buffer_7 <= T_1773_7;
    end else begin
      if(T_3634) begin
        if(3'h7 == io_inner_acquire_bits_addr_beat) begin
          data_buffer_7 <= GEN_25;
        end else begin
          if(T_3233) begin
            if(3'h7 == io_outer_grant_bits_addr_beat) begin
              data_buffer_7 <= GEN_22;
            end else begin
              if(T_2357) begin
                if(3'h7 == io_inner_release_bits_addr_beat) begin
                  data_buffer_7 <= GEN_9;
                end
              end
            end
          end else begin
            if(T_2357) begin
              if(3'h7 == io_inner_release_bits_addr_beat) begin
                data_buffer_7 <= GEN_9;
              end
            end
          end
        end
      end else begin
        if(T_3233) begin
          if(3'h7 == io_outer_grant_bits_addr_beat) begin
            data_buffer_7 <= GEN_22;
          end else begin
            if(T_2357) begin
              if(3'h7 == io_inner_release_bits_addr_beat) begin
                data_buffer_7 <= GEN_9;
              end
            end
          end
        end else begin
          if(T_2357) begin
            if(3'h7 == io_inner_release_bits_addr_beat) begin
              data_buffer_7 <= GEN_9;
            end
          end
        end
      end
    end
    if(reset) begin
      wmask_buffer_0 <= T_1791_0;
    end else begin
      if(T_3777) begin
        wmask_buffer_0 <= 8'h0;
      end else begin
        if(T_3634) begin
          if(3'h0 == io_inner_acquire_bits_addr_beat) begin
            wmask_buffer_0 <= GEN_27;
          end
        end
      end
    end
    if(reset) begin
      wmask_buffer_1 <= T_1791_1;
    end else begin
      if(T_3777) begin
        wmask_buffer_1 <= 8'h0;
      end else begin
        if(T_3634) begin
          if(3'h1 == io_inner_acquire_bits_addr_beat) begin
            wmask_buffer_1 <= GEN_27;
          end
        end
      end
    end
    if(reset) begin
      wmask_buffer_2 <= T_1791_2;
    end else begin
      if(T_3777) begin
        wmask_buffer_2 <= 8'h0;
      end else begin
        if(T_3634) begin
          if(3'h2 == io_inner_acquire_bits_addr_beat) begin
            wmask_buffer_2 <= GEN_27;
          end
        end
      end
    end
    if(reset) begin
      wmask_buffer_3 <= T_1791_3;
    end else begin
      if(T_3777) begin
        wmask_buffer_3 <= 8'h0;
      end else begin
        if(T_3634) begin
          if(3'h3 == io_inner_acquire_bits_addr_beat) begin
            wmask_buffer_3 <= GEN_27;
          end
        end
      end
    end
    if(reset) begin
      wmask_buffer_4 <= T_1791_4;
    end else begin
      if(T_3777) begin
        wmask_buffer_4 <= 8'h0;
      end else begin
        if(T_3634) begin
          if(3'h4 == io_inner_acquire_bits_addr_beat) begin
            wmask_buffer_4 <= GEN_27;
          end
        end
      end
    end
    if(reset) begin
      wmask_buffer_5 <= T_1791_5;
    end else begin
      if(T_3777) begin
        wmask_buffer_5 <= 8'h0;
      end else begin
        if(T_3634) begin
          if(3'h5 == io_inner_acquire_bits_addr_beat) begin
            wmask_buffer_5 <= GEN_27;
          end
        end
      end
    end
    if(reset) begin
      wmask_buffer_6 <= T_1791_6;
    end else begin
      if(T_3777) begin
        wmask_buffer_6 <= 8'h0;
      end else begin
        if(T_3634) begin
          if(3'h6 == io_inner_acquire_bits_addr_beat) begin
            wmask_buffer_6 <= GEN_27;
          end
        end
      end
    end
    if(reset) begin
      wmask_buffer_7 <= T_1791_7;
    end else begin
      if(T_3777) begin
        wmask_buffer_7 <= 8'h0;
      end else begin
        if(T_3634) begin
          if(3'h7 == io_inner_acquire_bits_addr_beat) begin
            wmask_buffer_7 <= GEN_27;
          end
        end
      end
    end
    if(reset) begin
      T_2159 <= 3'h0;
    end
    if(reset) begin
      T_2183 <= 3'h0;
    end else begin
      if(T_2181) begin
        T_2183 <= T_2188;
      end
    end
    if(reset) begin
      T_2193 <= 1'h0;
    end else begin
      if(T_2202) begin
        T_2193 <= T_2205;
      end else begin
        if(T_2196) begin
          T_2193 <= T_2199;
        end
      end
    end
    if(reset) begin
      T_2234 <= 3'h0;
    end else begin
      if(T_2232) begin
        T_2234 <= T_2239;
      end
    end
    if(reset) begin
      T_2267 <= 3'h0;
    end else begin
      if(T_2265) begin
        T_2267 <= T_2272;
      end
    end
    if(reset) begin
      T_2277 <= 1'h0;
    end else begin
      if(T_2286) begin
        T_2277 <= T_2289;
      end else begin
        if(T_2280) begin
          T_2277 <= T_2283;
        end
      end
    end
    if(reset) begin
      T_2734 <= 3'h0;
    end else begin
      if(T_2732) begin
        T_2734 <= T_2739;
      end
    end
    if(reset) begin
      T_2763 <= 3'h0;
    end else begin
      if(T_2761) begin
        T_2763 <= T_2768;
      end
    end
    if(reset) begin
      T_2773 <= 1'h0;
    end else begin
      if(T_2782) begin
        T_2773 <= T_2785;
      end else begin
        if(T_2776) begin
          T_2773 <= T_2779;
        end
      end
    end
    if(reset) begin
      T_2896 <= 3'h0;
    end else begin
      if(T_2894) begin
        T_2896 <= T_2901;
      end
    end
    if(reset) begin
      T_2927 <= 3'h0;
    end else begin
      if(T_2925) begin
        T_2927 <= T_2932;
      end
    end
    if(reset) begin
      T_2937 <= 1'h0;
    end else begin
      if(T_2946) begin
        T_2937 <= T_2949;
      end else begin
        if(T_2940) begin
          T_2937 <= T_2943;
        end
      end
    end
    if(reset) begin
      T_3318 <= 3'h0;
    end else begin
      if(T_3316) begin
        T_3318 <= T_3323;
      end
    end
    if(reset) begin
      T_3333 <= 3'h0;
    end
    if(reset) begin
      T_3343 <= 1'h0;
    end else begin
      if(T_3352) begin
        T_3343 <= T_3355;
      end else begin
        if(T_3346) begin
          T_3343 <= T_3349;
        end
      end
    end
    if(reset) begin
      T_3560 <= 3'h0;
    end else begin
      if(T_3558) begin
        T_3560 <= T_3565;
      end
    end
    `ifndef SYNTHESIS
    `ifdef PRINTF_COND
      if (`PRINTF_COND) begin
    `endif
        if (T_1734) begin
          $fwrite(32'h80000002,"Assertion failed: AcquireTracker initialized with a tail data beat.\n    at Broadcast.scala:96 assert(!(state === s_idle && io.inner.acquire.fire() && io.alloc.iacq.should &&\n");
        end
    `ifdef PRINTF_COND
      end
    `endif
    `endif
    `ifndef SYNTHESIS
    `ifdef STOP_COND
      if (`STOP_COND) begin
    `endif
        if (T_1734) begin
          $fatal;
        end
    `ifdef STOP_COND
      end
    `endif
    `endif
    `ifndef SYNTHESIS
    `ifdef PRINTF_COND
      if (`PRINTF_COND) begin
    `endif
        if (T_1748) begin
          $fwrite(32'h80000002,"Assertion failed: Broadcast Hub does not support Prefetches.\n    at Broadcast.scala:100 assert(!(state =/= s_idle && pending_ignt && xact_iacq.isPrefetch()),\n");
        end
    `ifdef PRINTF_COND
      end
    `endif
    `endif
    `ifndef SYNTHESIS
    `ifdef STOP_COND
      if (`STOP_COND) begin
    `endif
        if (T_1748) begin
          $fatal;
        end
    `ifdef STOP_COND
      end
    `endif
    `endif
    `ifndef SYNTHESIS
    `ifdef PRINTF_COND
      if (`PRINTF_COND) begin
    `endif
        if (T_1759) begin
          $fwrite(32'h80000002,"Assertion failed: Broadcast Hub does not support PutAtomics.\n    at Broadcast.scala:103 assert(!(state =/= s_idle && pending_ignt && xact_iacq.isAtomic()),\n");
        end
    `ifdef PRINTF_COND
      end
    `endif
    `endif
    `ifndef SYNTHESIS
    `ifdef STOP_COND
      if (`STOP_COND) begin
    `endif
        if (T_1759) begin
          $fatal;
        end
    `ifdef STOP_COND
      end
    `endif
    `endif
  end
endmodule
module BufferedBroadcastAcquireTracker_2(
  input   clk,
  input   reset,
  output  io_inner_acquire_ready,
  input   io_inner_acquire_valid,
  input  [25:0] io_inner_acquire_bits_addr_block,
  input   io_inner_acquire_bits_client_xact_id,
  input  [2:0] io_inner_acquire_bits_addr_beat,
  input   io_inner_acquire_bits_is_builtin_type,
  input  [2:0] io_inner_acquire_bits_a_type,
  input  [11:0] io_inner_acquire_bits_union,
  input  [63:0] io_inner_acquire_bits_data,
  input   io_inner_acquire_bits_client_id,
  input   io_inner_grant_ready,
  output  io_inner_grant_valid,
  output [2:0] io_inner_grant_bits_addr_beat,
  output  io_inner_grant_bits_client_xact_id,
  output [3:0] io_inner_grant_bits_manager_xact_id,
  output  io_inner_grant_bits_is_builtin_type,
  output [3:0] io_inner_grant_bits_g_type,
  output [63:0] io_inner_grant_bits_data,
  output  io_inner_grant_bits_client_id,
  output  io_inner_finish_ready,
  input   io_inner_finish_valid,
  input  [3:0] io_inner_finish_bits_manager_xact_id,
  input   io_inner_probe_ready,
  output  io_inner_probe_valid,
  output [25:0] io_inner_probe_bits_addr_block,
  output [1:0] io_inner_probe_bits_p_type,
  output  io_inner_probe_bits_client_id,
  output  io_inner_release_ready,
  input   io_inner_release_valid,
  input  [2:0] io_inner_release_bits_addr_beat,
  input  [25:0] io_inner_release_bits_addr_block,
  input   io_inner_release_bits_client_xact_id,
  input   io_inner_release_bits_voluntary,
  input  [2:0] io_inner_release_bits_r_type,
  input  [63:0] io_inner_release_bits_data,
  input   io_inner_release_bits_client_id,
  input   io_incoherent_0,
  input   io_outer_acquire_ready,
  output  io_outer_acquire_valid,
  output [25:0] io_outer_acquire_bits_addr_block,
  output [3:0] io_outer_acquire_bits_client_xact_id,
  output [2:0] io_outer_acquire_bits_addr_beat,
  output  io_outer_acquire_bits_is_builtin_type,
  output [2:0] io_outer_acquire_bits_a_type,
  output [11:0] io_outer_acquire_bits_union,
  output [63:0] io_outer_acquire_bits_data,
  output  io_outer_probe_ready,
  input   io_outer_probe_valid,
  input  [25:0] io_outer_probe_bits_addr_block,
  input  [1:0] io_outer_probe_bits_p_type,
  input   io_outer_release_ready,
  output  io_outer_release_valid,
  output [2:0] io_outer_release_bits_addr_beat,
  output [25:0] io_outer_release_bits_addr_block,
  output [3:0] io_outer_release_bits_client_xact_id,
  output  io_outer_release_bits_voluntary,
  output [2:0] io_outer_release_bits_r_type,
  output [63:0] io_outer_release_bits_data,
  output  io_outer_grant_ready,
  input   io_outer_grant_valid,
  input  [2:0] io_outer_grant_bits_addr_beat,
  input  [3:0] io_outer_grant_bits_client_xact_id,
  input   io_outer_grant_bits_manager_xact_id,
  input   io_outer_grant_bits_is_builtin_type,
  input  [3:0] io_outer_grant_bits_g_type,
  input  [63:0] io_outer_grant_bits_data,
  input   io_outer_grant_bits_manager_id,
  input   io_outer_finish_ready,
  output  io_outer_finish_valid,
  output  io_outer_finish_bits_manager_xact_id,
  output  io_outer_finish_bits_manager_id,
  output  io_alloc_iacq_matches,
  output  io_alloc_iacq_can,
  input   io_alloc_iacq_should,
  output  io_alloc_irel_matches,
  output  io_alloc_irel_can,
  input   io_alloc_irel_should,
  output  io_alloc_oprb_matches,
  output  io_alloc_oprb_can,
  input   io_alloc_oprb_should
);
  wire  all_pending_done;
  reg [3:0] state;
  reg [31:0] GEN_30;
  reg [25:0] xact_addr_block;
  reg [31:0] GEN_31;
  reg  xact_allocate;
  reg [31:0] GEN_39;
  reg [4:0] xact_amo_shift_bytes;
  reg [31:0] GEN_40;
  reg [4:0] xact_op_code;
  reg [31:0] GEN_41;
  reg [2:0] xact_addr_byte;
  reg [31:0] GEN_45;
  reg [2:0] xact_op_size;
  reg [31:0] GEN_73;
  wire [2:0] xact_addr_beat;
  wire  xact_iacq_client_xact_id;
  wire [2:0] xact_iacq_addr_beat;
  wire  xact_iacq_client_id;
  wire  xact_iacq_is_builtin_type;
  wire [2:0] xact_iacq_a_type;
  reg [2:0] xact_vol_ir_r_type;
  reg [31:0] GEN_74;
  reg  xact_vol_ir_src;
  reg [31:0] GEN_75;
  reg  xact_vol_ir_client_xact_id;
  reg [31:0] GEN_76;
  reg [7:0] pending_irel_data;
  reg [31:0] GEN_77;
  wire  vol_ignt_counter_pending;
  wire [2:0] vol_ignt_counter_up_idx;
  wire  vol_ignt_counter_up_done;
  wire [2:0] vol_ignt_counter_down_idx;
  wire  vol_ignt_counter_down_done;
  wire  pending_ignt;
  wire [2:0] ignt_data_idx;
  wire  ignt_data_done;
  wire  ifin_counter_pending;
  wire [2:0] ifin_counter_up_idx;
  wire  ifin_counter_up_done;
  wire [2:0] ifin_counter_down_idx;
  wire  ifin_counter_down_done;
  reg [7:0] pending_put_data;
  reg [31:0] GEN_78;
  reg [7:0] pending_ignt_data;
  reg [31:0] GEN_79;
  wire  ognt_counter_pending;
  wire [2:0] ognt_counter_up_idx;
  wire  ognt_counter_up_done;
  wire [2:0] ognt_counter_down_idx;
  wire  ognt_counter_down_done;
  reg  pending_iprbs;
  reg [31:0] GEN_80;
  reg  pending_orel_send;
  reg [31:0] GEN_81;
  reg [7:0] pending_orel_data;
  reg [31:0] GEN_82;
  wire  vol_ognt_counter_pending;
  wire [2:0] vol_ognt_counter_up_idx;
  wire  vol_ognt_counter_up_done;
  wire [2:0] vol_ognt_counter_down_idx;
  wire  vol_ognt_counter_down_done;
  wire  T_183;
  wire  T_184;
  wire  pending_orel;
  wire  T_210_sharers;
  wire [1:0] T_262_state;
  wire  coh_inner_sharers;
  wire [1:0] coh_outer_state;
  wire  T_1693;
  wire  T_1694;
  wire  T_1695;
  wire  T_1696;
  wire [2:0] T_1705_0;
  wire  T_1707;
  wire  T_1708;
  wire  T_1709;
  wire [2:0] T_1718_0;
  wire  T_1720;
  wire  T_1721;
  wire  T_1723;
  wire  T_1725;
  wire  T_1726;
  wire  T_1728;
  wire  T_1729;
  wire  T_1731;
  wire  T_1732;
  wire  T_1734;
  wire  T_1735;
  wire  T_1736;
  wire  T_1738;
  wire  T_1740;
  wire  T_1741;
  wire  T_1742;
  wire  T_1743;
  wire  T_1745;
  wire  T_1746;
  wire  T_1748;
  wire  T_1752;
  wire  T_1753;
  wire  T_1754;
  wire  T_1756;
  wire  T_1757;
  wire  T_1759;
  wire [63:0] T_1773_0;
  wire [63:0] T_1773_1;
  wire [63:0] T_1773_2;
  wire [63:0] T_1773_3;
  wire [63:0] T_1773_4;
  wire [63:0] T_1773_5;
  wire [63:0] T_1773_6;
  wire [63:0] T_1773_7;
  reg [63:0] data_buffer_0;
  reg [63:0] GEN_83;
  reg [63:0] data_buffer_1;
  reg [63:0] GEN_84;
  reg [63:0] data_buffer_2;
  reg [63:0] GEN_85;
  reg [63:0] data_buffer_3;
  reg [63:0] GEN_86;
  reg [63:0] data_buffer_4;
  reg [63:0] GEN_87;
  reg [63:0] data_buffer_5;
  reg [63:0] GEN_88;
  reg [63:0] data_buffer_6;
  reg [63:0] GEN_89;
  reg [63:0] data_buffer_7;
  reg [63:0] GEN_90;
  wire [7:0] T_1791_0;
  wire [7:0] T_1791_1;
  wire [7:0] T_1791_2;
  wire [7:0] T_1791_3;
  wire [7:0] T_1791_4;
  wire [7:0] T_1791_5;
  wire [7:0] T_1791_6;
  wire [7:0] T_1791_7;
  reg [7:0] wmask_buffer_0;
  reg [31:0] GEN_91;
  reg [7:0] wmask_buffer_1;
  reg [31:0] GEN_92;
  reg [7:0] wmask_buffer_2;
  reg [31:0] GEN_93;
  reg [7:0] wmask_buffer_3;
  reg [31:0] GEN_94;
  reg [7:0] wmask_buffer_4;
  reg [31:0] GEN_95;
  reg [7:0] wmask_buffer_5;
  reg [31:0] GEN_96;
  reg [7:0] wmask_buffer_6;
  reg [31:0] GEN_97;
  reg [7:0] wmask_buffer_7;
  reg [31:0] GEN_98;
  wire  T_1800;
  wire  T_1801;
  wire  T_1803;
  wire  T_1804;
  wire  T_1806;
  wire  T_1807;
  wire  T_1815;
  wire  T_1816;
  wire  T_1817;
  wire  T_1818;
  wire  T_1819;
  wire  T_1820;
  wire  ignt_q_clk;
  wire  ignt_q_reset;
  wire  ignt_q_io_enq_ready;
  wire  ignt_q_io_enq_valid;
  wire  ignt_q_io_enq_bits_client_xact_id;
  wire [2:0] ignt_q_io_enq_bits_addr_beat;
  wire  ignt_q_io_enq_bits_client_id;
  wire  ignt_q_io_enq_bits_is_builtin_type;
  wire [2:0] ignt_q_io_enq_bits_a_type;
  wire  ignt_q_io_deq_ready;
  wire  ignt_q_io_deq_valid;
  wire  ignt_q_io_deq_bits_client_xact_id;
  wire [2:0] ignt_q_io_deq_bits_addr_beat;
  wire  ignt_q_io_deq_bits_client_id;
  wire  ignt_q_io_deq_bits_is_builtin_type;
  wire [2:0] ignt_q_io_deq_bits_a_type;
  wire [1:0] ignt_q_io_count;
  wire  T_1851;
  wire  T_1852;
  wire  T_1854;
  wire  T_1855;
  wire  T_1857;
  wire [2:0] T_1866_0;
  wire  T_1868;
  wire  T_1869;
  wire  T_1871;
  wire  T_1874;
  wire  T_1875;
  wire  T_1876;
  wire  T_1877_client_xact_id;
  wire [2:0] T_1877_addr_beat;
  wire  T_1877_client_id;
  wire  T_1877_is_builtin_type;
  wire [2:0] T_1877_a_type;
  wire  T_1907;
  wire  T_1909;
  wire [2:0] T_1919_0;
  wire [2:0] T_1919_1;
  wire [2:0] T_1919_2;
  wire  T_1921;
  wire  T_1922;
  wire  T_1923;
  wire  T_1924;
  wire  T_1925;
  wire  T_1926;
  wire  T_1927;
  wire [7:0] T_1931;
  wire [7:0] T_1932;
  wire [7:0] T_1934;
  wire [7:0] T_1935;
  wire [7:0] T_1936;
  wire [7:0] T_1937;
  wire [2:0] T_1947_0;
  wire  T_1949;
  wire  T_1950;
  wire  T_1951;
  wire  T_1954;
  wire [7:0] T_1963;
  wire [7:0] T_1964;
  wire [7:0] GEN_32;
  wire [4:0] T_1972;
  wire  T_1974;
  wire  T_1975;
  wire  T_1977;
  wire  T_1978;
  wire  T_1979;
  wire [4:0] T_1980;
  wire [4:0] T_1981;
  wire [2:0] T_1982;
  wire [2:0] T_1983;
  wire [2:0] T_1996_0;
  wire [2:0] T_1996_1;
  wire [2:0] T_1996_2;
  wire  T_1998;
  wire  T_1999;
  wire  T_2000;
  wire  T_2001;
  wire  T_2002;
  wire  T_2003;
  wire  T_2004;
  wire [7:0] T_2008;
  wire [7:0] T_2009;
  wire [7:0] T_2013;
  wire [7:0] T_2015;
  wire [25:0] GEN_33;
  wire  GEN_34;
  wire [4:0] GEN_35;
  wire [4:0] GEN_36;
  wire [2:0] GEN_37;
  wire [2:0] GEN_38;
  wire [7:0] GEN_42;
  wire [7:0] GEN_43;
  wire [3:0] GEN_44;
  wire  T_2018;
  wire [2:0] T_2034_0;
  wire  T_2036;
  wire  T_2037;
  wire  T_2038;
  wire  T_2039;
  wire [7:0] T_2040;
  wire  skip_outer_acquire;
  wire  T_2049;
  wire [1:0] T_2050;
  wire  T_2051;
  wire [1:0] T_2052;
  wire  T_2053;
  wire [1:0] T_2054;
  wire  T_2055;
  wire [1:0] T_2056;
  wire  T_2057;
  wire [1:0] T_2058;
  wire  T_2059;
  wire [1:0] T_2060;
  wire  T_2061;
  wire [1:0] T_2062;
  wire [1:0] T_2064;
  wire [1:0] T_2066;
  wire [1:0] T_2067;
  wire [25:0] T_2095_addr_block;
  wire [1:0] T_2095_p_type;
  wire  T_2095_client_id;
  wire  T_2123;
  wire [3:0] T_2124;
  wire  T_2133_pending;
  wire [2:0] T_2133_up_idx;
  wire  T_2133_up_done;
  wire [2:0] T_2133_down_idx;
  wire  T_2133_down_done;
  wire  T_2141;
  wire  T_2142;
  wire [1:0] T_2144;
  wire [1:0] T_2145;
  wire [1:0] GEN_370;
  wire [1:0] T_2146;
  wire [1:0] GEN_371;
  wire [1:0] T_2147;
  wire  T_2148;
  wire  T_2151;
  reg [2:0] T_2159;
  reg [31:0] GEN_99;
  wire  T_2168;
  wire  T_2171;
  wire  T_2172;
  wire  T_2173;
  wire  T_2175;
  wire  T_2176;
  wire  T_2177;
  wire  T_2178;
  wire  T_2179;
  wire  T_2181;
  reg [2:0] T_2183;
  reg [31:0] GEN_100;
  wire  T_2185;
  wire [3:0] T_2187;
  wire [2:0] T_2188;
  wire [2:0] GEN_46;
  wire  T_2189;
  wire [2:0] T_2190;
  wire  T_2191;
  reg  T_2193;
  reg [31:0] GEN_101;
  wire  T_2195;
  wire  T_2196;
  wire [1:0] T_2198;
  wire  T_2199;
  wire  GEN_47;
  wire  T_2201;
  wire  T_2202;
  wire [1:0] T_2204;
  wire  T_2205;
  wire  GEN_48;
  wire  T_2207;
  wire  T_2211;
  wire  T_2213;
  wire  T_2214;
  wire [3:0] GEN_49;
  wire  T_2218;
  wire  T_2219;
  wire  T_2224;
  wire  T_2232;
  reg [2:0] T_2234;
  reg [31:0] GEN_102;
  wire  T_2236;
  wire [3:0] T_2238;
  wire [2:0] T_2239;
  wire [2:0] GEN_50;
  wire  T_2240;
  wire [2:0] T_2241;
  wire  T_2242;
  wire  T_2243;
  wire  T_2246;
  wire  T_2247;
  wire  T_2248;
  wire  T_2249;
  wire [2:0] T_2257_0;
  wire [3:0] GEN_372;
  wire  T_2259;
  wire  T_2261;
  wire  T_2262;
  wire  T_2263;
  wire  T_2265;
  reg [2:0] T_2267;
  reg [31:0] GEN_103;
  wire  T_2269;
  wire [3:0] T_2271;
  wire [2:0] T_2272;
  wire [2:0] GEN_51;
  wire  T_2273;
  wire [2:0] T_2274;
  wire  T_2275;
  reg  T_2277;
  reg [31:0] GEN_104;
  wire  T_2279;
  wire  T_2280;
  wire [1:0] T_2282;
  wire  T_2283;
  wire  GEN_52;
  wire  T_2285;
  wire  T_2286;
  wire [1:0] T_2288;
  wire  T_2289;
  wire  GEN_53;
  wire  T_2291;
  wire  T_2293;
  wire  T_2294;
  wire [25:0] GEN_54;
  wire [7:0] GEN_55;
  wire [3:0] GEN_56;
  wire  T_2301;
  wire  T_2303;
  wire  T_2304;
  wire  T_2306;
  wire  T_2307;
  wire  T_2309;
  wire  T_2310;
  wire  T_2311;
  wire  T_2313;
  wire  T_2314;
  wire  T_2317;
  wire  T_2318;
  wire  T_2320;
  wire  T_2321;
  wire  T_2325;
  wire  T_2327;
  wire  T_2328;
  wire  T_2329;
  wire  T_2330;
  wire  T_2331;
  wire  T_2340;
  wire  T_2342;
  wire  T_2343;
  wire  T_2357;
  wire [7:0] T_2361;
  wire [7:0] T_2362;
  wire [7:0] T_2364;
  wire [7:0] T_2365;
  wire [7:0] T_2366;
  wire [7:0] T_2368;
  wire [2:0] GEN_57;
  wire  GEN_58;
  wire  GEN_59;
  wire [7:0] GEN_60;
  wire  T_2370;
  wire [7:0] T_2387;
  wire [7:0] GEN_61;
  wire [2:0] GEN_62;
  wire  GEN_63;
  wire  GEN_64;
  wire [7:0] GEN_65;
  wire  T_2388;
  wire  T_2389;
  wire  T_2391;
  wire  T_2392;
  wire  T_2393;
  wire  T_2394;
  wire  T_2395;
  wire  T_2397;
  wire  T_2398;
  wire  T_2400;
  wire  T_2401;
  wire [2:0] T_2436_addr_beat;
  wire [25:0] T_2436_addr_block;
  wire  T_2436_client_xact_id;
  wire  T_2436_voluntary;
  wire [2:0] T_2436_r_type;
  wire [63:0] T_2436_data;
  wire  T_2436_client_id;
  wire [2:0] T_2503_addr_beat;
  wire  T_2503_client_xact_id;
  wire [3:0] T_2503_manager_xact_id;
  wire  T_2503_is_builtin_type;
  wire [3:0] T_2503_g_type;
  wire [63:0] T_2503_data;
  wire  T_2503_client_id;
  wire [7:0] GEN_0;
  wire [7:0] GEN_66;
  wire [7:0] GEN_67;
  wire [7:0] GEN_68;
  wire [7:0] GEN_69;
  wire [7:0] GEN_70;
  wire [7:0] GEN_71;
  wire [7:0] GEN_72;
  wire  T_2572;
  wire [7:0] GEN_1;
  wire  T_2573;
  wire [7:0] GEN_2;
  wire  T_2574;
  wire [7:0] GEN_3;
  wire  T_2575;
  wire [7:0] GEN_4;
  wire  T_2576;
  wire [7:0] GEN_5;
  wire  T_2577;
  wire [7:0] GEN_6;
  wire  T_2578;
  wire [7:0] GEN_7;
  wire  T_2579;
  wire [7:0] T_2583;
  wire [7:0] T_2587;
  wire [7:0] T_2591;
  wire [7:0] T_2595;
  wire [7:0] T_2599;
  wire [7:0] T_2603;
  wire [7:0] T_2607;
  wire [7:0] T_2611;
  wire [15:0] T_2612;
  wire [15:0] T_2613;
  wire [31:0] T_2614;
  wire [15:0] T_2615;
  wire [15:0] T_2616;
  wire [31:0] T_2617;
  wire [63:0] T_2618;
  wire [63:0] T_2619;
  wire [63:0] T_2620;
  wire [63:0] GEN_8;
  wire [63:0] GEN_122;
  wire [63:0] GEN_123;
  wire [63:0] GEN_124;
  wire [63:0] GEN_125;
  wire [63:0] GEN_126;
  wire [63:0] GEN_127;
  wire [63:0] GEN_128;
  wire [63:0] T_2621;
  wire [63:0] T_2622;
  wire [63:0] GEN_9;
  wire [63:0] GEN_129;
  wire [63:0] GEN_130;
  wire [63:0] GEN_131;
  wire [63:0] GEN_132;
  wire [63:0] GEN_133;
  wire [63:0] GEN_134;
  wire [63:0] GEN_135;
  wire [63:0] GEN_136;
  wire [63:0] GEN_147;
  wire [63:0] GEN_148;
  wire [63:0] GEN_149;
  wire [63:0] GEN_150;
  wire [63:0] GEN_151;
  wire [63:0] GEN_152;
  wire [63:0] GEN_153;
  wire [63:0] GEN_154;
  wire [1:0] T_2653_state;
  wire  T_2679;
  wire [7:0] T_2695;
  wire [7:0] T_2696;
  wire  T_2698;
  wire  T_2699;
  wire  T_2700;
  wire  T_2701;
  wire  T_2702;
  wire  T_2703;
  wire  T_2704;
  wire [7:0] T_2708;
  wire [7:0] T_2709;
  wire [7:0] T_2711;
  wire [7:0] T_2712;
  wire [7:0] T_2713;
  wire [7:0] T_2714;
  wire [7:0] GEN_155;
  wire  GEN_157;
  wire  T_2724;
  wire  T_2732;
  reg [2:0] T_2734;
  reg [31:0] GEN_105;
  wire  T_2736;
  wire [3:0] T_2738;
  wire [2:0] T_2739;
  wire [2:0] GEN_158;
  wire  T_2740;
  wire [2:0] T_2741;
  wire  T_2742;
  wire  T_2745;
  wire  T_2746;
  wire  T_2747;
  wire [2:0] T_2755_0;
  wire [3:0] GEN_373;
  wire  T_2757;
  wire  T_2759;
  wire  T_2761;
  reg [2:0] T_2763;
  reg [31:0] GEN_106;
  wire  T_2765;
  wire [3:0] T_2767;
  wire [2:0] T_2768;
  wire [2:0] GEN_159;
  wire  T_2769;
  wire [2:0] T_2770;
  wire  T_2771;
  reg  T_2773;
  reg [31:0] GEN_107;
  wire  T_2775;
  wire  T_2776;
  wire [1:0] T_2778;
  wire  T_2779;
  wire  GEN_160;
  wire  T_2781;
  wire  T_2782;
  wire [1:0] T_2784;
  wire  T_2785;
  wire  GEN_161;
  wire  T_2787;
  wire [7:0] T_2794;
  wire  T_2795;
  wire  T_2796;
  wire  T_2797;
  wire  T_2810;
  wire [2:0] T_2811;
  wire [2:0] T_2847_addr_beat;
  wire [25:0] T_2847_addr_block;
  wire [3:0] T_2847_client_xact_id;
  wire  T_2847_voluntary;
  wire [2:0] T_2847_r_type;
  wire [63:0] T_2847_data;
  wire [63:0] GEN_10;
  wire [63:0] GEN_162;
  wire [63:0] GEN_163;
  wire [63:0] GEN_164;
  wire [63:0] GEN_165;
  wire [63:0] GEN_166;
  wire [63:0] GEN_167;
  wire [63:0] GEN_168;
  wire  T_2876;
  wire  T_2879;
  wire [2:0] T_2890_0;
  wire  T_2892;
  wire  T_2893;
  wire  T_2894;
  reg [2:0] T_2896;
  reg [31:0] GEN_108;
  wire  T_2898;
  wire [3:0] T_2900;
  wire [2:0] T_2901;
  wire [2:0] GEN_170;
  wire  T_2902;
  wire [2:0] T_2903;
  wire  T_2904;
  wire  T_2910;
  wire  T_2911;
  wire [2:0] T_2919_0;
  wire [3:0] GEN_374;
  wire  T_2921;
  wire  T_2923;
  wire  T_2925;
  reg [2:0] T_2927;
  reg [31:0] GEN_109;
  wire  T_2929;
  wire [3:0] T_2931;
  wire [2:0] T_2932;
  wire [2:0] GEN_171;
  wire  T_2933;
  wire [2:0] T_2934;
  wire  T_2935;
  reg  T_2937;
  reg [31:0] GEN_110;
  wire  T_2939;
  wire  T_2940;
  wire [1:0] T_2942;
  wire  T_2943;
  wire  GEN_172;
  wire  T_2945;
  wire  T_2946;
  wire [1:0] T_2948;
  wire  T_2949;
  wire  GEN_173;
  wire  T_2951;
  wire  T_2952;
  wire [7:0] T_2956;
  wire  T_2957;
  wire  T_2959;
  wire [2:0] T_2968_0;
  wire [2:0] T_2968_1;
  wire [2:0] T_2968_2;
  wire  T_2986;
  wire  T_2987;
  wire  T_2990;
  wire  T_2991;
  wire  T_2992;
  wire  T_2993;
  wire  T_2994;
  wire  T_2995;
  wire  T_2996;
  wire  T_2997;
  wire  T_2998;
  wire  T_2999;
  wire  T_3000;
  wire [5:0] T_3003;
  wire [25:0] T_3034_addr_block;
  wire [3:0] T_3034_client_xact_id;
  wire [2:0] T_3034_addr_beat;
  wire  T_3034_is_builtin_type;
  wire [2:0] T_3034_a_type;
  wire [11:0] T_3034_union;
  wire [63:0] T_3034_data;
  wire [7:0] GEN_11;
  wire [7:0] GEN_174;
  wire [7:0] GEN_175;
  wire [7:0] GEN_176;
  wire [7:0] GEN_177;
  wire [7:0] GEN_178;
  wire [7:0] GEN_179;
  wire [7:0] GEN_180;
  wire [5:0] T_3099;
  wire [5:0] T_3100;
  wire [11:0] T_3101;
  wire [7:0] T_3103;
  wire [8:0] T_3104;
  wire [8:0] T_3106;
  wire [5:0] T_3118;
  wire [5:0] T_3120;
  wire [11:0] T_3122;
  wire [11:0] T_3124;
  wire [11:0] T_3126;
  wire [11:0] T_3128;
  wire [11:0] T_3130;
  wire [25:0] T_3159_addr_block;
  wire [3:0] T_3159_client_xact_id;
  wire [2:0] T_3159_addr_beat;
  wire  T_3159_is_builtin_type;
  wire [2:0] T_3159_a_type;
  wire [11:0] T_3159_union;
  wire [63:0] T_3159_data;
  wire [63:0] GEN_12;
  wire [63:0] GEN_181;
  wire [63:0] GEN_182;
  wire [63:0] GEN_183;
  wire [63:0] GEN_184;
  wire [63:0] GEN_185;
  wire [63:0] GEN_186;
  wire [63:0] GEN_187;
  wire [25:0] T_3187_addr_block;
  wire [3:0] T_3187_client_xact_id;
  wire [2:0] T_3187_addr_beat;
  wire  T_3187_is_builtin_type;
  wire [2:0] T_3187_a_type;
  wire [11:0] T_3187_union;
  wire [63:0] T_3187_data;
  wire  T_3216;
  wire [3:0] GEN_188;
  wire  GEN_189;
  wire [2:0] T_3226_0;
  wire [2:0] T_3226_1;
  wire [3:0] GEN_375;
  wire  T_3228;
  wire [3:0] GEN_376;
  wire  T_3229;
  wire  T_3230;
  wire  T_3232;
  wire  T_3233;
  wire [7:0] GEN_13;
  wire [7:0] GEN_190;
  wire [7:0] GEN_191;
  wire [7:0] GEN_192;
  wire [7:0] GEN_193;
  wire [7:0] GEN_194;
  wire [7:0] GEN_195;
  wire [7:0] GEN_196;
  wire  T_3234;
  wire [7:0] GEN_14;
  wire  T_3235;
  wire [7:0] GEN_15;
  wire  T_3236;
  wire [7:0] GEN_16;
  wire  T_3237;
  wire [7:0] GEN_17;
  wire  T_3238;
  wire [7:0] GEN_18;
  wire  T_3239;
  wire [7:0] GEN_19;
  wire  T_3240;
  wire [7:0] GEN_20;
  wire  T_3241;
  wire [7:0] T_3245;
  wire [7:0] T_3249;
  wire [7:0] T_3253;
  wire [7:0] T_3257;
  wire [7:0] T_3261;
  wire [7:0] T_3265;
  wire [7:0] T_3269;
  wire [7:0] T_3273;
  wire [15:0] T_3274;
  wire [15:0] T_3275;
  wire [31:0] T_3276;
  wire [15:0] T_3277;
  wire [15:0] T_3278;
  wire [31:0] T_3279;
  wire [63:0] T_3280;
  wire [63:0] T_3281;
  wire [63:0] T_3282;
  wire [63:0] GEN_21;
  wire [63:0] GEN_246;
  wire [63:0] GEN_247;
  wire [63:0] GEN_248;
  wire [63:0] GEN_249;
  wire [63:0] GEN_250;
  wire [63:0] GEN_251;
  wire [63:0] GEN_252;
  wire [63:0] T_3283;
  wire [63:0] T_3284;
  wire [63:0] GEN_22;
  wire [63:0] GEN_253;
  wire [63:0] GEN_254;
  wire [63:0] GEN_255;
  wire [63:0] GEN_256;
  wire [63:0] GEN_257;
  wire [63:0] GEN_258;
  wire [63:0] GEN_259;
  wire [63:0] GEN_260;
  wire [63:0] GEN_271;
  wire [63:0] GEN_272;
  wire [63:0] GEN_273;
  wire [63:0] GEN_274;
  wire [63:0] GEN_275;
  wire [63:0] GEN_276;
  wire [63:0] GEN_277;
  wire [63:0] GEN_278;
  wire  T_3285;
  wire  T_3286;
  wire  T_3298;
  wire  T_3300;
  wire [2:0] T_3308_0;
  wire [3:0] GEN_377;
  wire  T_3310;
  wire  T_3314;
  wire  T_3316;
  reg [2:0] T_3318;
  reg [31:0] GEN_111;
  wire  T_3320;
  wire [3:0] T_3322;
  wire [2:0] T_3323;
  wire [2:0] GEN_279;
  wire  T_3324;
  wire [2:0] T_3325;
  wire  T_3326;
  wire  T_3327;
  reg [2:0] T_3333;
  reg [31:0] GEN_112;
  reg  T_3343;
  reg [31:0] GEN_113;
  wire  T_3345;
  wire  T_3346;
  wire [1:0] T_3348;
  wire  T_3349;
  wire  GEN_281;
  wire  T_3351;
  wire  T_3352;
  wire [1:0] T_3354;
  wire  T_3355;
  wire  GEN_282;
  wire  T_3357;
  wire  T_3362;
  wire [2:0] T_3371_0;
  wire [2:0] T_3371_1;
  wire [3:0] GEN_378;
  wire  T_3373;
  wire [3:0] GEN_379;
  wire  T_3374;
  wire  T_3375;
  wire  T_3379;
  wire  T_3380;
  wire [7:0] T_3384;
  wire [7:0] T_3385;
  wire [7:0] T_3387;
  wire [7:0] T_3388;
  wire [7:0] T_3389;
  wire [7:0] T_3390;
  wire [7:0] T_3407;
  wire [2:0] T_3417_0;
  wire [2:0] T_3417_1;
  wire [3:0] GEN_380;
  wire  T_3419;
  wire [3:0] GEN_381;
  wire  T_3420;
  wire  T_3421;
  wire  T_3423;
  wire  T_3424;
  wire [7:0] T_3429;
  wire [7:0] T_3431;
  wire [7:0] T_3432;
  wire [7:0] T_3433;
  wire [7:0] GEN_287;
  wire  T_3436;
  wire  T_3437;
  wire  T_3440;
  wire  T_3442;
  wire  T_3459;
  wire [2:0] T_3460;
  wire  T_3461;
  wire [2:0] T_3462;
  wire  T_3463;
  wire [2:0] T_3464;
  wire  T_3465;
  wire [2:0] T_3466;
  wire  T_3467;
  wire [2:0] T_3468;
  wire  T_3469;
  wire [2:0] T_3470;
  wire  T_3471;
  wire [2:0] T_3472;
  wire  T_3473;
  wire [1:0] T_3478;
  wire [2:0] T_3479;
  wire [2:0] T_3511_addr_beat;
  wire  T_3511_client_xact_id;
  wire [3:0] T_3511_manager_xact_id;
  wire  T_3511_is_builtin_type;
  wire [3:0] T_3511_g_type;
  wire [63:0] T_3511_data;
  wire  T_3511_client_id;
  wire [63:0] GEN_23;
  wire [63:0] GEN_288;
  wire [63:0] GEN_289;
  wire [63:0] GEN_290;
  wire [63:0] GEN_291;
  wire [63:0] GEN_292;
  wire [63:0] GEN_293;
  wire [63:0] GEN_294;
  wire [2:0] T_3550_0;
  wire [3:0] GEN_382;
  wire  T_3552;
  wire  T_3556;
  wire  T_3558;
  reg [2:0] T_3560;
  reg [31:0] GEN_114;
  wire  T_3562;
  wire [3:0] T_3564;
  wire [2:0] T_3565;
  wire [2:0] GEN_295;
  wire  T_3566;
  wire [2:0] T_3567;
  wire  T_3568;
  wire  T_3573;
  wire  T_3575;
  wire [2:0] T_3583_0;
  wire [2:0] T_3583_1;
  wire [3:0] GEN_383;
  wire  T_3585;
  wire [3:0] GEN_384;
  wire  T_3586;
  wire  T_3587;
  wire  T_3591;
  wire [7:0] T_3592;
  wire  T_3593;
  wire  T_3595;
  wire  T_3596;
  wire  GEN_298;
  wire  GEN_299;
  wire [2:0] GEN_300;
  wire  GEN_301;
  wire [3:0] GEN_302;
  wire  GEN_303;
  wire [3:0] GEN_304;
  wire [63:0] GEN_305;
  wire  GEN_306;
  wire  GEN_309;
  wire  T_3603;
  wire [1:0] GEN_310;
  wire  T_3614;
  wire  T_3615;
  wire [2:0] T_3625_0;
  wire [2:0] T_3625_1;
  wire [2:0] T_3625_2;
  wire  T_3627;
  wire  T_3628;
  wire  T_3629;
  wire  T_3630;
  wire  T_3631;
  wire  T_3632;
  wire  T_3633;
  wire  T_3634;
  wire  T_3636;
  wire  T_3637;
  wire  T_3669;
  wire [7:0] T_3670;
  wire [7:0] T_3672;
  wire [7:0] T_3673;
  wire  T_3674;
  wire  T_3675;
  wire  T_3676;
  wire  T_3677;
  wire  T_3678;
  wire  T_3679;
  wire  T_3680;
  wire  T_3681;
  wire [7:0] T_3685;
  wire [7:0] T_3689;
  wire [7:0] T_3693;
  wire [7:0] T_3697;
  wire [7:0] T_3701;
  wire [7:0] T_3705;
  wire [7:0] T_3709;
  wire [7:0] T_3713;
  wire [15:0] T_3714;
  wire [15:0] T_3715;
  wire [31:0] T_3716;
  wire [15:0] T_3717;
  wire [15:0] T_3718;
  wire [31:0] T_3719;
  wire [63:0] T_3720;
  wire [63:0] T_3721;
  wire [63:0] GEN_24;
  wire [63:0] GEN_311;
  wire [63:0] GEN_312;
  wire [63:0] GEN_313;
  wire [63:0] GEN_314;
  wire [63:0] GEN_315;
  wire [63:0] GEN_316;
  wire [63:0] GEN_317;
  wire [63:0] T_3722;
  wire [63:0] T_3723;
  wire [63:0] T_3724;
  wire [63:0] GEN_25;
  wire [63:0] GEN_318;
  wire [63:0] GEN_319;
  wire [63:0] GEN_320;
  wire [63:0] GEN_321;
  wire [63:0] GEN_322;
  wire [63:0] GEN_323;
  wire [63:0] GEN_324;
  wire [63:0] GEN_325;
  wire [7:0] GEN_26;
  wire [7:0] GEN_326;
  wire [7:0] GEN_327;
  wire [7:0] GEN_328;
  wire [7:0] GEN_329;
  wire [7:0] GEN_330;
  wire [7:0] GEN_331;
  wire [7:0] GEN_332;
  wire [7:0] T_3764;
  wire [7:0] GEN_27;
  wire [7:0] GEN_333;
  wire [7:0] GEN_334;
  wire [7:0] GEN_335;
  wire [7:0] GEN_336;
  wire [7:0] GEN_337;
  wire [7:0] GEN_338;
  wire [7:0] GEN_339;
  wire [7:0] GEN_340;
  wire [63:0] GEN_343;
  wire [63:0] GEN_344;
  wire [63:0] GEN_345;
  wire [63:0] GEN_346;
  wire [63:0] GEN_347;
  wire [63:0] GEN_348;
  wire [63:0] GEN_349;
  wire [63:0] GEN_350;
  wire [7:0] GEN_353;
  wire [7:0] GEN_354;
  wire [7:0] GEN_355;
  wire [7:0] GEN_356;
  wire [7:0] GEN_357;
  wire [7:0] GEN_358;
  wire [7:0] GEN_359;
  wire [7:0] GEN_360;
  wire  T_3767;
  wire  T_3768;
  wire  T_3769;
  wire  T_3770;
  wire  T_3771;
  wire  T_3772;
  wire  T_3773;
  wire  T_3775;
  wire  T_3777;
  wire [3:0] GEN_361;
  wire [7:0] GEN_362;
  wire [7:0] GEN_363;
  wire [7:0] GEN_364;
  wire [7:0] GEN_365;
  wire [7:0] GEN_366;
  wire [7:0] GEN_367;
  wire [7:0] GEN_368;
  wire [7:0] GEN_369;
  reg  GEN_28;
  reg [31:0] GEN_115;
  reg  GEN_29;
  reg [31:0] GEN_116;
  Queue_9 ignt_q (
    .clk(ignt_q_clk),
    .reset(ignt_q_reset),
    .io_enq_ready(ignt_q_io_enq_ready),
    .io_enq_valid(ignt_q_io_enq_valid),
    .io_enq_bits_client_xact_id(ignt_q_io_enq_bits_client_xact_id),
    .io_enq_bits_addr_beat(ignt_q_io_enq_bits_addr_beat),
    .io_enq_bits_client_id(ignt_q_io_enq_bits_client_id),
    .io_enq_bits_is_builtin_type(ignt_q_io_enq_bits_is_builtin_type),
    .io_enq_bits_a_type(ignt_q_io_enq_bits_a_type),
    .io_deq_ready(ignt_q_io_deq_ready),
    .io_deq_valid(ignt_q_io_deq_valid),
    .io_deq_bits_client_xact_id(ignt_q_io_deq_bits_client_xact_id),
    .io_deq_bits_addr_beat(ignt_q_io_deq_bits_addr_beat),
    .io_deq_bits_client_id(ignt_q_io_deq_bits_client_id),
    .io_deq_bits_is_builtin_type(ignt_q_io_deq_bits_is_builtin_type),
    .io_deq_bits_a_type(ignt_q_io_deq_bits_a_type),
    .io_count(ignt_q_io_count)
  );
  assign io_inner_acquire_ready = T_2039;
  assign io_inner_grant_valid = GEN_309;
  assign io_inner_grant_bits_addr_beat = GEN_300;
  assign io_inner_grant_bits_client_xact_id = GEN_301;
  assign io_inner_grant_bits_manager_xact_id = GEN_302;
  assign io_inner_grant_bits_is_builtin_type = GEN_303;
  assign io_inner_grant_bits_g_type = GEN_304;
  assign io_inner_grant_bits_data = GEN_305;
  assign io_inner_grant_bits_client_id = GEN_306;
  assign io_inner_finish_ready = T_2391;
  assign io_inner_probe_valid = T_2151;
  assign io_inner_probe_bits_addr_block = T_2095_addr_block;
  assign io_inner_probe_bits_p_type = T_2095_p_type;
  assign io_inner_probe_bits_client_id = T_2095_client_id;
  assign io_inner_release_ready = T_2328;
  assign io_outer_acquire_valid = T_2987;
  assign io_outer_acquire_bits_addr_block = T_3187_addr_block;
  assign io_outer_acquire_bits_client_xact_id = T_3187_client_xact_id;
  assign io_outer_acquire_bits_addr_beat = T_3187_addr_beat;
  assign io_outer_acquire_bits_is_builtin_type = T_3187_is_builtin_type;
  assign io_outer_acquire_bits_a_type = T_3187_a_type;
  assign io_outer_acquire_bits_union = T_3187_union;
  assign io_outer_acquire_bits_data = T_3187_data;
  assign io_outer_probe_ready = 1'h0;
  assign io_outer_release_valid = T_2797;
  assign io_outer_release_bits_addr_beat = T_2847_addr_beat;
  assign io_outer_release_bits_addr_block = T_2847_addr_block;
  assign io_outer_release_bits_client_xact_id = T_2847_client_xact_id;
  assign io_outer_release_bits_voluntary = T_2847_voluntary;
  assign io_outer_release_bits_r_type = T_2847_r_type;
  assign io_outer_release_bits_data = T_2847_data;
  assign io_outer_grant_ready = GEN_189;
  assign io_outer_finish_valid = 1'h0;
  assign io_outer_finish_bits_manager_xact_id = GEN_28;
  assign io_outer_finish_bits_manager_id = GEN_29;
  assign io_alloc_iacq_matches = T_1801;
  assign io_alloc_iacq_can = T_1693;
  assign io_alloc_irel_matches = T_1804;
  assign io_alloc_irel_can = 1'h0;
  assign io_alloc_oprb_matches = T_1807;
  assign io_alloc_oprb_can = 1'h0;
  assign all_pending_done = T_3775;
  assign xact_addr_beat = xact_iacq_addr_beat;
  assign xact_iacq_client_xact_id = T_1877_client_xact_id;
  assign xact_iacq_addr_beat = T_1877_addr_beat;
  assign xact_iacq_client_id = T_1877_client_id;
  assign xact_iacq_is_builtin_type = T_1877_is_builtin_type;
  assign xact_iacq_a_type = T_1877_a_type;
  assign vol_ignt_counter_pending = T_2291;
  assign vol_ignt_counter_up_idx = T_2241;
  assign vol_ignt_counter_up_done = T_2242;
  assign vol_ignt_counter_down_idx = T_2274;
  assign vol_ignt_counter_down_done = T_2275;
  assign pending_ignt = T_1907;
  assign ignt_data_idx = T_3567;
  assign ignt_data_done = T_3568;
  assign ifin_counter_pending = T_3357;
  assign ifin_counter_up_idx = T_3325;
  assign ifin_counter_up_done = T_3326;
  assign ifin_counter_down_idx = 3'h0;
  assign ifin_counter_down_done = T_3327;
  assign ognt_counter_pending = T_2951;
  assign ognt_counter_up_idx = T_2903;
  assign ognt_counter_up_done = T_2904;
  assign ognt_counter_down_idx = T_2934;
  assign ognt_counter_down_done = T_2935;
  assign vol_ognt_counter_pending = T_2787;
  assign vol_ognt_counter_up_idx = T_2741;
  assign vol_ognt_counter_up_done = T_2742;
  assign vol_ognt_counter_down_idx = T_2770;
  assign vol_ognt_counter_down_done = T_2771;
  assign T_183 = pending_orel_data != 8'h0;
  assign T_184 = pending_orel_send | T_183;
  assign pending_orel = T_184 | vol_ognt_counter_pending;
  assign T_210_sharers = 1'h0;
  assign T_262_state = 2'h0;
  assign coh_inner_sharers = T_210_sharers;
  assign coh_outer_state = T_262_state;
  assign T_1693 = state == 4'h0;
  assign T_1694 = io_inner_acquire_ready & io_inner_acquire_valid;
  assign T_1695 = T_1693 & T_1694;
  assign T_1696 = T_1695 & io_alloc_iacq_should;
  assign T_1705_0 = 3'h3;
  assign T_1707 = io_inner_acquire_bits_a_type == T_1705_0;
  assign T_1708 = io_inner_acquire_bits_is_builtin_type & T_1707;
  assign T_1709 = T_1696 & T_1708;
  assign T_1718_0 = 3'h3;
  assign T_1720 = io_inner_acquire_bits_a_type == T_1718_0;
  assign T_1721 = io_inner_acquire_bits_is_builtin_type & T_1720;
  assign T_1723 = T_1721 == 1'h0;
  assign T_1725 = io_inner_acquire_bits_addr_beat == 3'h0;
  assign T_1726 = T_1723 | T_1725;
  assign T_1728 = T_1726 == 1'h0;
  assign T_1729 = T_1709 & T_1728;
  assign T_1731 = T_1729 == 1'h0;
  assign T_1732 = T_1731 | reset;
  assign T_1734 = T_1732 == 1'h0;
  assign T_1735 = state != 4'h0;
  assign T_1736 = T_1735 & pending_ignt;
  assign T_1738 = xact_iacq_a_type == 3'h5;
  assign T_1740 = xact_iacq_a_type == 3'h6;
  assign T_1741 = T_1738 | T_1740;
  assign T_1742 = xact_iacq_is_builtin_type & T_1741;
  assign T_1743 = T_1736 & T_1742;
  assign T_1745 = T_1743 == 1'h0;
  assign T_1746 = T_1745 | reset;
  assign T_1748 = T_1746 == 1'h0;
  assign T_1752 = xact_iacq_a_type == 3'h4;
  assign T_1753 = xact_iacq_is_builtin_type & T_1752;
  assign T_1754 = T_1736 & T_1753;
  assign T_1756 = T_1754 == 1'h0;
  assign T_1757 = T_1756 | reset;
  assign T_1759 = T_1757 == 1'h0;
  assign T_1773_0 = 64'h0;
  assign T_1773_1 = 64'h0;
  assign T_1773_2 = 64'h0;
  assign T_1773_3 = 64'h0;
  assign T_1773_4 = 64'h0;
  assign T_1773_5 = 64'h0;
  assign T_1773_6 = 64'h0;
  assign T_1773_7 = 64'h0;
  assign T_1791_0 = 8'h0;
  assign T_1791_1 = 8'h0;
  assign T_1791_2 = 8'h0;
  assign T_1791_3 = 8'h0;
  assign T_1791_4 = 8'h0;
  assign T_1791_5 = 8'h0;
  assign T_1791_6 = 8'h0;
  assign T_1791_7 = 8'h0;
  assign T_1800 = io_inner_acquire_bits_addr_block == xact_addr_block;
  assign T_1801 = T_1735 & T_1800;
  assign T_1803 = io_inner_release_bits_addr_block == xact_addr_block;
  assign T_1804 = T_1735 & T_1803;
  assign T_1806 = io_outer_probe_bits_addr_block == xact_addr_block;
  assign T_1807 = T_1735 & T_1806;
  assign T_1815 = xact_iacq_client_xact_id == io_inner_acquire_bits_client_xact_id;
  assign T_1816 = xact_iacq_client_id == io_inner_acquire_bits_client_id;
  assign T_1817 = T_1815 & T_1816;
  assign T_1818 = T_1817 & pending_ignt;
  assign T_1819 = xact_iacq_addr_beat == io_inner_acquire_bits_addr_beat;
  assign T_1820 = T_1818 & T_1819;
  assign ignt_q_clk = clk;
  assign ignt_q_reset = reset;
  assign ignt_q_io_enq_valid = T_1876;
  assign ignt_q_io_enq_bits_client_xact_id = io_inner_acquire_bits_client_xact_id;
  assign ignt_q_io_enq_bits_addr_beat = io_inner_acquire_bits_addr_beat;
  assign ignt_q_io_enq_bits_client_id = io_inner_acquire_bits_client_id;
  assign ignt_q_io_enq_bits_is_builtin_type = io_inner_acquire_bits_is_builtin_type;
  assign ignt_q_io_enq_bits_a_type = io_inner_acquire_bits_a_type;
  assign ignt_q_io_deq_ready = GEN_299;
  assign T_1851 = T_1693 & io_alloc_iacq_should;
  assign T_1852 = T_1851 & io_inner_acquire_valid;
  assign T_1854 = T_1820 == 1'h0;
  assign T_1855 = T_1854 & pending_ignt;
  assign T_1857 = T_1855 & T_1694;
  assign T_1866_0 = 3'h3;
  assign T_1868 = io_inner_acquire_bits_a_type == T_1866_0;
  assign T_1869 = io_inner_acquire_bits_is_builtin_type & T_1868;
  assign T_1871 = T_1869 == 1'h0;
  assign T_1874 = T_1871 | T_1725;
  assign T_1875 = T_1857 & T_1874;
  assign T_1876 = T_1852 | T_1875;
  assign T_1877_client_xact_id = ignt_q_io_deq_valid ? ignt_q_io_deq_bits_client_xact_id : ignt_q_io_enq_bits_client_xact_id;
  assign T_1877_addr_beat = ignt_q_io_deq_valid ? ignt_q_io_deq_bits_addr_beat : ignt_q_io_enq_bits_addr_beat;
  assign T_1877_client_id = ignt_q_io_deq_valid ? ignt_q_io_deq_bits_client_id : ignt_q_io_enq_bits_client_id;
  assign T_1877_is_builtin_type = ignt_q_io_deq_valid ? ignt_q_io_deq_bits_is_builtin_type : ignt_q_io_enq_bits_is_builtin_type;
  assign T_1877_a_type = ignt_q_io_deq_valid ? ignt_q_io_deq_bits_a_type : ignt_q_io_enq_bits_a_type;
  assign T_1907 = ignt_q_io_count > 2'h0;
  assign T_1909 = T_1735 | io_alloc_iacq_should;
  assign T_1919_0 = 3'h2;
  assign T_1919_1 = 3'h3;
  assign T_1919_2 = 3'h4;
  assign T_1921 = io_inner_acquire_bits_a_type == T_1919_0;
  assign T_1922 = io_inner_acquire_bits_a_type == T_1919_1;
  assign T_1923 = io_inner_acquire_bits_a_type == T_1919_2;
  assign T_1924 = T_1921 | T_1922;
  assign T_1925 = T_1924 | T_1923;
  assign T_1926 = io_inner_acquire_bits_is_builtin_type & T_1925;
  assign T_1927 = T_1694 & T_1926;
  assign T_1931 = T_1927 ? 8'hff : 8'h0;
  assign T_1932 = ~ T_1931;
  assign T_1934 = 8'h1 << io_inner_acquire_bits_addr_beat;
  assign T_1935 = ~ T_1934;
  assign T_1936 = T_1932 | T_1935;
  assign T_1937 = pending_put_data & T_1936;
  assign T_1947_0 = 3'h3;
  assign T_1949 = io_inner_acquire_bits_a_type == T_1947_0;
  assign T_1950 = io_inner_acquire_bits_is_builtin_type & T_1949;
  assign T_1951 = T_1694 & T_1950;
  assign T_1954 = T_1951 & T_1725;
  assign T_1963 = T_1954 ? 8'hfe : 8'h0;
  assign T_1964 = T_1937 | T_1963;
  assign GEN_32 = T_1909 ? T_1964 : pending_put_data;
  assign T_1972 = 4'h8 * 4'h0;
  assign T_1974 = io_inner_acquire_bits_a_type == 3'h2;
  assign T_1975 = io_inner_acquire_bits_is_builtin_type & T_1974;
  assign T_1977 = io_inner_acquire_bits_a_type == 3'h3;
  assign T_1978 = io_inner_acquire_bits_is_builtin_type & T_1977;
  assign T_1979 = T_1975 | T_1978;
  assign T_1980 = io_inner_acquire_bits_union[5:1];
  assign T_1981 = T_1979 ? 5'h1 : T_1980;
  assign T_1982 = io_inner_acquire_bits_union[11:9];
  assign T_1983 = io_inner_acquire_bits_union[8:6];
  assign T_1996_0 = 3'h2;
  assign T_1996_1 = 3'h3;
  assign T_1996_2 = 3'h4;
  assign T_1998 = io_inner_acquire_bits_a_type == T_1996_0;
  assign T_1999 = io_inner_acquire_bits_a_type == T_1996_1;
  assign T_2000 = io_inner_acquire_bits_a_type == T_1996_2;
  assign T_2001 = T_1998 | T_1999;
  assign T_2002 = T_2001 | T_2000;
  assign T_2003 = io_inner_acquire_bits_is_builtin_type & T_2002;
  assign T_2004 = T_1694 & T_2003;
  assign T_2008 = T_2004 ? 8'hff : 8'h0;
  assign T_2009 = ~ T_2008;
  assign T_2013 = T_2009 | T_1935;
  assign T_2015 = T_1978 ? T_2013 : 8'h0;
  assign GEN_33 = T_1852 ? io_inner_acquire_bits_addr_block : xact_addr_block;
  assign GEN_34 = T_1852 ? 1'h0 : xact_allocate;
  assign GEN_35 = T_1852 ? T_1972 : xact_amo_shift_bytes;
  assign GEN_36 = T_1852 ? T_1981 : xact_op_code;
  assign GEN_37 = T_1852 ? T_1982 : xact_addr_byte;
  assign GEN_38 = T_1852 ? T_1983 : xact_op_size;
  assign GEN_42 = T_1852 ? T_2015 : GEN_32;
  assign GEN_43 = T_1852 ? 8'h0 : pending_ignt_data;
  assign GEN_44 = T_1852 ? 4'h5 : state;
  assign T_2018 = pending_put_data != 8'h0;
  assign T_2034_0 = 3'h3;
  assign T_2036 = io_inner_acquire_bits_a_type == T_2034_0;
  assign T_2037 = io_inner_acquire_bits_is_builtin_type & T_2036;
  assign T_2038 = T_1818 & T_2037;
  assign T_2039 = T_1693 | T_2038;
  assign T_2040 = ~ pending_ignt_data;
  assign skip_outer_acquire = T_2040 == 8'h0;
  assign T_2049 = 3'h4 == xact_iacq_a_type;
  assign T_2050 = T_2049 ? 2'h0 : 2'h2;
  assign T_2051 = 3'h6 == xact_iacq_a_type;
  assign T_2052 = T_2051 ? 2'h0 : T_2050;
  assign T_2053 = 3'h5 == xact_iacq_a_type;
  assign T_2054 = T_2053 ? 2'h2 : T_2052;
  assign T_2055 = 3'h2 == xact_iacq_a_type;
  assign T_2056 = T_2055 ? 2'h0 : T_2054;
  assign T_2057 = 3'h0 == xact_iacq_a_type;
  assign T_2058 = T_2057 ? 2'h2 : T_2056;
  assign T_2059 = 3'h3 == xact_iacq_a_type;
  assign T_2060 = T_2059 ? 2'h0 : T_2058;
  assign T_2061 = 3'h1 == xact_iacq_a_type;
  assign T_2062 = T_2061 ? 2'h2 : T_2060;
  assign T_2064 = T_2061 ? 2'h0 : 2'h2;
  assign T_2066 = T_2057 ? 2'h1 : T_2064;
  assign T_2067 = xact_iacq_is_builtin_type ? T_2062 : T_2066;
  assign T_2095_addr_block = xact_addr_block;
  assign T_2095_p_type = T_2067;
  assign T_2095_client_id = 1'h0;
  assign T_2123 = skip_outer_acquire == 1'h0;
  assign T_2124 = T_2123 ? 4'h6 : 4'h7;
  assign T_2133_pending = T_2207;
  assign T_2133_up_idx = 3'h0;
  assign T_2133_up_done = T_2141;
  assign T_2133_down_idx = T_2190;
  assign T_2133_down_done = T_2191;
  assign T_2141 = io_inner_probe_ready & io_inner_probe_valid;
  assign T_2142 = ~ T_2141;
  assign T_2144 = 2'h1 << io_inner_probe_bits_client_id;
  assign T_2145 = ~ T_2144;
  assign GEN_370 = {{1'd0}, T_2142};
  assign T_2146 = GEN_370 | T_2145;
  assign GEN_371 = {{1'd0}, pending_iprbs};
  assign T_2147 = GEN_371 & T_2146;
  assign T_2148 = state == 4'h5;
  assign T_2151 = T_2148 & pending_iprbs;
  assign T_2168 = io_inner_release_ready & io_inner_release_valid;
  assign T_2171 = io_inner_release_bits_voluntary == 1'h0;
  assign T_2172 = T_1735 & T_2171;
  assign T_2173 = T_2168 & T_2172;
  assign T_2175 = io_inner_release_bits_r_type == 3'h0;
  assign T_2176 = io_inner_release_bits_r_type == 3'h1;
  assign T_2177 = io_inner_release_bits_r_type == 3'h2;
  assign T_2178 = T_2175 | T_2176;
  assign T_2179 = T_2178 | T_2177;
  assign T_2181 = T_2173 & T_2179;
  assign T_2185 = T_2183 == 3'h7;
  assign T_2187 = T_2183 + 3'h1;
  assign T_2188 = T_2187[2:0];
  assign GEN_46 = T_2181 ? T_2188 : T_2183;
  assign T_2189 = T_2181 & T_2185;
  assign T_2190 = T_2179 ? T_2183 : 3'h0;
  assign T_2191 = T_2179 ? T_2189 : T_2173;
  assign T_2195 = T_2191 == 1'h0;
  assign T_2196 = T_2141 & T_2195;
  assign T_2198 = T_2193 + 1'h1;
  assign T_2199 = T_2198[0:0];
  assign GEN_47 = T_2196 ? T_2199 : T_2193;
  assign T_2201 = T_2141 == 1'h0;
  assign T_2202 = T_2191 & T_2201;
  assign T_2204 = T_2193 - 1'h1;
  assign T_2205 = T_2204[0:0];
  assign GEN_48 = T_2202 ? T_2205 : GEN_47;
  assign T_2207 = T_2193 > 1'h0;
  assign T_2211 = pending_iprbs | T_2133_pending;
  assign T_2213 = T_2211 == 1'h0;
  assign T_2214 = T_2148 & T_2213;
  assign GEN_49 = T_2214 ? T_2124 : GEN_44;
  assign T_2218 = T_1693 ? io_alloc_irel_should : io_alloc_irel_matches;
  assign T_2219 = T_2218 & io_inner_release_bits_voluntary;
  assign T_2224 = T_2168 & T_2219;
  assign T_2232 = T_2224 & T_2179;
  assign T_2236 = T_2234 == 3'h7;
  assign T_2238 = T_2234 + 3'h1;
  assign T_2239 = T_2238[2:0];
  assign GEN_50 = T_2232 ? T_2239 : T_2234;
  assign T_2240 = T_2232 & T_2236;
  assign T_2241 = T_2179 ? T_2234 : 3'h0;
  assign T_2242 = T_2179 ? T_2240 : T_2224;
  assign T_2243 = io_inner_grant_ready & io_inner_grant_valid;
  assign T_2246 = io_inner_grant_bits_g_type == 4'h0;
  assign T_2247 = io_inner_grant_bits_is_builtin_type & T_2246;
  assign T_2248 = T_1735 & T_2247;
  assign T_2249 = T_2243 & T_2248;
  assign T_2257_0 = 3'h5;
  assign GEN_372 = {{1'd0}, T_2257_0};
  assign T_2259 = io_inner_grant_bits_g_type == GEN_372;
  assign T_2261 = io_inner_grant_bits_g_type == 4'h1;
  assign T_2262 = T_2246 | T_2261;
  assign T_2263 = io_inner_grant_bits_is_builtin_type ? T_2259 : T_2262;
  assign T_2265 = T_2249 & T_2263;
  assign T_2269 = T_2267 == 3'h7;
  assign T_2271 = T_2267 + 3'h1;
  assign T_2272 = T_2271[2:0];
  assign GEN_51 = T_2265 ? T_2272 : T_2267;
  assign T_2273 = T_2265 & T_2269;
  assign T_2274 = T_2263 ? T_2267 : 3'h0;
  assign T_2275 = T_2263 ? T_2273 : T_2249;
  assign T_2279 = T_2275 == 1'h0;
  assign T_2280 = T_2242 & T_2279;
  assign T_2282 = T_2277 + 1'h1;
  assign T_2283 = T_2282[0:0];
  assign GEN_52 = T_2280 ? T_2283 : T_2277;
  assign T_2285 = T_2242 == 1'h0;
  assign T_2286 = T_2275 & T_2285;
  assign T_2288 = T_2277 - 1'h1;
  assign T_2289 = T_2288[0:0];
  assign GEN_53 = T_2286 ? T_2289 : GEN_52;
  assign T_2291 = T_2277 > 1'h0;
  assign T_2293 = T_1693 & io_alloc_irel_should;
  assign T_2294 = T_2293 & io_inner_release_valid;
  assign GEN_54 = T_2294 ? io_inner_release_bits_addr_block : GEN_33;
  assign GEN_55 = T_2294 ? 8'hff : pending_irel_data;
  assign GEN_56 = T_2294 ? 4'h7 : GEN_49;
  assign T_2301 = T_1803 & io_inner_release_bits_voluntary;
  assign T_2303 = state == 4'h8;
  assign T_2304 = T_1693 | T_2303;
  assign T_2306 = T_2304 == 1'h0;
  assign T_2307 = T_2301 & T_2306;
  assign T_2309 = all_pending_done == 1'h0;
  assign T_2310 = T_2307 & T_2309;
  assign T_2311 = io_outer_grant_ready & io_outer_grant_valid;
  assign T_2313 = T_2311 == 1'h0;
  assign T_2314 = T_2310 & T_2313;
  assign T_2317 = T_2243 == 1'h0;
  assign T_2318 = T_2314 & T_2317;
  assign T_2320 = vol_ignt_counter_pending == 1'h0;
  assign T_2321 = T_2318 & T_2320;
  assign T_2325 = T_1803 & T_2171;
  assign T_2327 = T_2325 & T_2148;
  assign T_2328 = T_2321 | T_2327;
  assign T_2329 = T_2328 & io_inner_release_valid;
  assign T_2330 = T_2294 | T_2329;
  assign T_2331 = T_2330 & io_inner_release_ready;
  assign T_2340 = T_2179 == 1'h0;
  assign T_2342 = io_inner_release_bits_addr_beat == 3'h0;
  assign T_2343 = T_2340 | T_2342;
  assign T_2357 = T_2168 & T_2179;
  assign T_2361 = T_2357 ? 8'hff : 8'h0;
  assign T_2362 = ~ T_2361;
  assign T_2364 = 8'h1 << io_inner_release_bits_addr_beat;
  assign T_2365 = ~ T_2364;
  assign T_2366 = T_2362 | T_2365;
  assign T_2368 = T_2179 ? T_2366 : 8'h0;
  assign GEN_57 = T_2343 ? io_inner_release_bits_r_type : xact_vol_ir_r_type;
  assign GEN_58 = T_2343 ? io_inner_release_bits_client_id : xact_vol_ir_src;
  assign GEN_59 = T_2343 ? io_inner_release_bits_client_xact_id : xact_vol_ir_client_xact_id;
  assign GEN_60 = T_2343 ? T_2368 : GEN_55;
  assign T_2370 = T_2343 == 1'h0;
  assign T_2387 = pending_irel_data & T_2366;
  assign GEN_61 = T_2370 ? T_2387 : GEN_60;
  assign GEN_62 = T_2331 ? GEN_57 : xact_vol_ir_r_type;
  assign GEN_63 = T_2331 ? GEN_58 : xact_vol_ir_src;
  assign GEN_64 = T_2331 ? GEN_59 : xact_vol_ir_client_xact_id;
  assign GEN_65 = T_2331 ? GEN_61 : GEN_55;
  assign T_2388 = state == 4'h3;
  assign T_2389 = state == 4'h4;
  assign T_2391 = state == 4'h7;
  assign T_2392 = T_2388 | T_2389;
  assign T_2393 = T_2392 | T_2148;
  assign T_2394 = T_2393 | T_2391;
  assign T_2395 = T_2394 & vol_ignt_counter_pending;
  assign T_2397 = pending_irel_data != 8'h0;
  assign T_2398 = T_2397 | vol_ognt_counter_pending;
  assign T_2400 = T_2398 == 1'h0;
  assign T_2401 = T_2395 & T_2400;
  assign T_2436_addr_beat = 3'h0;
  assign T_2436_addr_block = xact_addr_block;
  assign T_2436_client_xact_id = xact_vol_ir_client_xact_id;
  assign T_2436_voluntary = 1'h1;
  assign T_2436_r_type = xact_vol_ir_r_type;
  assign T_2436_data = 64'h0;
  assign T_2436_client_id = xact_vol_ir_src;
  assign T_2503_addr_beat = 3'h0;
  assign T_2503_client_xact_id = T_2436_client_xact_id;
  assign T_2503_manager_xact_id = 4'h0;
  assign T_2503_is_builtin_type = 1'h1;
  assign T_2503_g_type = 4'h0;
  assign T_2503_data = 64'h0;
  assign T_2503_client_id = T_2436_client_id;
  assign GEN_0 = GEN_72;
  assign GEN_66 = 3'h1 == io_inner_release_bits_addr_beat ? wmask_buffer_1 : wmask_buffer_0;
  assign GEN_67 = 3'h2 == io_inner_release_bits_addr_beat ? wmask_buffer_2 : GEN_66;
  assign GEN_68 = 3'h3 == io_inner_release_bits_addr_beat ? wmask_buffer_3 : GEN_67;
  assign GEN_69 = 3'h4 == io_inner_release_bits_addr_beat ? wmask_buffer_4 : GEN_68;
  assign GEN_70 = 3'h5 == io_inner_release_bits_addr_beat ? wmask_buffer_5 : GEN_69;
  assign GEN_71 = 3'h6 == io_inner_release_bits_addr_beat ? wmask_buffer_6 : GEN_70;
  assign GEN_72 = 3'h7 == io_inner_release_bits_addr_beat ? wmask_buffer_7 : GEN_71;
  assign T_2572 = GEN_0[0];
  assign GEN_1 = GEN_72;
  assign T_2573 = GEN_1[1];
  assign GEN_2 = GEN_72;
  assign T_2574 = GEN_2[2];
  assign GEN_3 = GEN_72;
  assign T_2575 = GEN_3[3];
  assign GEN_4 = GEN_72;
  assign T_2576 = GEN_4[4];
  assign GEN_5 = GEN_72;
  assign T_2577 = GEN_5[5];
  assign GEN_6 = GEN_72;
  assign T_2578 = GEN_6[6];
  assign GEN_7 = GEN_72;
  assign T_2579 = GEN_7[7];
  assign T_2583 = T_2572 ? 8'hff : 8'h0;
  assign T_2587 = T_2573 ? 8'hff : 8'h0;
  assign T_2591 = T_2574 ? 8'hff : 8'h0;
  assign T_2595 = T_2575 ? 8'hff : 8'h0;
  assign T_2599 = T_2576 ? 8'hff : 8'h0;
  assign T_2603 = T_2577 ? 8'hff : 8'h0;
  assign T_2607 = T_2578 ? 8'hff : 8'h0;
  assign T_2611 = T_2579 ? 8'hff : 8'h0;
  assign T_2612 = {T_2587,T_2583};
  assign T_2613 = {T_2595,T_2591};
  assign T_2614 = {T_2613,T_2612};
  assign T_2615 = {T_2603,T_2599};
  assign T_2616 = {T_2611,T_2607};
  assign T_2617 = {T_2616,T_2615};
  assign T_2618 = {T_2617,T_2614};
  assign T_2619 = ~ T_2618;
  assign T_2620 = T_2619 & io_inner_release_bits_data;
  assign GEN_8 = GEN_128;
  assign GEN_122 = 3'h1 == io_inner_release_bits_addr_beat ? data_buffer_1 : data_buffer_0;
  assign GEN_123 = 3'h2 == io_inner_release_bits_addr_beat ? data_buffer_2 : GEN_122;
  assign GEN_124 = 3'h3 == io_inner_release_bits_addr_beat ? data_buffer_3 : GEN_123;
  assign GEN_125 = 3'h4 == io_inner_release_bits_addr_beat ? data_buffer_4 : GEN_124;
  assign GEN_126 = 3'h5 == io_inner_release_bits_addr_beat ? data_buffer_5 : GEN_125;
  assign GEN_127 = 3'h6 == io_inner_release_bits_addr_beat ? data_buffer_6 : GEN_126;
  assign GEN_128 = 3'h7 == io_inner_release_bits_addr_beat ? data_buffer_7 : GEN_127;
  assign T_2621 = T_2618 & GEN_8;
  assign T_2622 = T_2620 | T_2621;
  assign GEN_9 = T_2622;
  assign GEN_129 = 3'h0 == io_inner_release_bits_addr_beat ? GEN_9 : data_buffer_0;
  assign GEN_130 = 3'h1 == io_inner_release_bits_addr_beat ? GEN_9 : data_buffer_1;
  assign GEN_131 = 3'h2 == io_inner_release_bits_addr_beat ? GEN_9 : data_buffer_2;
  assign GEN_132 = 3'h3 == io_inner_release_bits_addr_beat ? GEN_9 : data_buffer_3;
  assign GEN_133 = 3'h4 == io_inner_release_bits_addr_beat ? GEN_9 : data_buffer_4;
  assign GEN_134 = 3'h5 == io_inner_release_bits_addr_beat ? GEN_9 : data_buffer_5;
  assign GEN_135 = 3'h6 == io_inner_release_bits_addr_beat ? GEN_9 : data_buffer_6;
  assign GEN_136 = 3'h7 == io_inner_release_bits_addr_beat ? GEN_9 : data_buffer_7;
  assign GEN_147 = T_2357 ? GEN_129 : data_buffer_0;
  assign GEN_148 = T_2357 ? GEN_130 : data_buffer_1;
  assign GEN_149 = T_2357 ? GEN_131 : data_buffer_2;
  assign GEN_150 = T_2357 ? GEN_132 : data_buffer_3;
  assign GEN_151 = T_2357 ? GEN_133 : data_buffer_4;
  assign GEN_152 = T_2357 ? GEN_134 : data_buffer_5;
  assign GEN_153 = T_2357 ? GEN_135 : data_buffer_6;
  assign GEN_154 = T_2357 ? GEN_136 : data_buffer_7;
  assign T_2653_state = 2'h2;
  assign T_2679 = T_1735 | io_alloc_irel_should;
  assign T_2695 = T_2361 & T_2364;
  assign T_2696 = pending_orel_data | T_2695;
  assign T_2698 = io_outer_release_ready & io_outer_release_valid;
  assign T_2699 = io_outer_release_bits_r_type == 3'h0;
  assign T_2700 = io_outer_release_bits_r_type == 3'h1;
  assign T_2701 = io_outer_release_bits_r_type == 3'h2;
  assign T_2702 = T_2699 | T_2700;
  assign T_2703 = T_2702 | T_2701;
  assign T_2704 = T_2698 & T_2703;
  assign T_2708 = T_2704 ? 8'hff : 8'h0;
  assign T_2709 = ~ T_2708;
  assign T_2711 = 8'h1 << io_outer_release_bits_addr_beat;
  assign T_2712 = ~ T_2711;
  assign T_2713 = T_2709 | T_2712;
  assign T_2714 = T_2696 & T_2713;
  assign GEN_155 = T_2679 ? T_2714 : pending_orel_data;
  assign GEN_157 = T_2698 ? 1'h0 : pending_orel_send;
  assign T_2724 = T_2698 & io_outer_release_bits_voluntary;
  assign T_2732 = T_2724 & T_2703;
  assign T_2736 = T_2734 == 3'h7;
  assign T_2738 = T_2734 + 3'h1;
  assign T_2739 = T_2738[2:0];
  assign GEN_158 = T_2732 ? T_2739 : T_2734;
  assign T_2740 = T_2732 & T_2736;
  assign T_2741 = T_2703 ? T_2734 : 3'h0;
  assign T_2742 = T_2703 ? T_2740 : T_2724;
  assign T_2745 = io_outer_grant_bits_g_type == 4'h0;
  assign T_2746 = io_outer_grant_bits_is_builtin_type & T_2745;
  assign T_2747 = T_2311 & T_2746;
  assign T_2755_0 = 3'h5;
  assign GEN_373 = {{1'd0}, T_2755_0};
  assign T_2757 = io_outer_grant_bits_g_type == GEN_373;
  assign T_2759 = io_outer_grant_bits_is_builtin_type ? T_2757 : T_2745;
  assign T_2761 = T_2747 & T_2759;
  assign T_2765 = T_2763 == 3'h7;
  assign T_2767 = T_2763 + 3'h1;
  assign T_2768 = T_2767[2:0];
  assign GEN_159 = T_2761 ? T_2768 : T_2763;
  assign T_2769 = T_2761 & T_2765;
  assign T_2770 = T_2759 ? T_2763 : 3'h0;
  assign T_2771 = T_2759 ? T_2769 : T_2747;
  assign T_2775 = T_2771 == 1'h0;
  assign T_2776 = T_2742 & T_2775;
  assign T_2778 = T_2773 + 1'h1;
  assign T_2779 = T_2778[0:0];
  assign GEN_160 = T_2776 ? T_2779 : T_2773;
  assign T_2781 = T_2742 == 1'h0;
  assign T_2782 = T_2771 & T_2781;
  assign T_2784 = T_2773 - 1'h1;
  assign T_2785 = T_2784[0:0];
  assign GEN_161 = T_2782 ? T_2785 : GEN_160;
  assign T_2787 = T_2773 > 1'h0;
  assign T_2794 = pending_orel_data >> vol_ognt_counter_up_idx;
  assign T_2795 = T_2794[0];
  assign T_2796 = T_2703 ? T_2795 : pending_orel_send;
  assign T_2797 = T_2391 & T_2796;
  assign T_2810 = T_2653_state == 2'h2;
  assign T_2811 = T_2810 ? 3'h0 : 3'h3;
  assign T_2847_addr_beat = vol_ognt_counter_up_idx;
  assign T_2847_addr_block = xact_addr_block;
  assign T_2847_client_xact_id = 4'h0;
  assign T_2847_voluntary = 1'h1;
  assign T_2847_r_type = T_2811;
  assign T_2847_data = GEN_10;
  assign GEN_10 = GEN_168;
  assign GEN_162 = 3'h1 == vol_ognt_counter_up_idx ? data_buffer_1 : data_buffer_0;
  assign GEN_163 = 3'h2 == vol_ognt_counter_up_idx ? data_buffer_2 : GEN_162;
  assign GEN_164 = 3'h3 == vol_ognt_counter_up_idx ? data_buffer_3 : GEN_163;
  assign GEN_165 = 3'h4 == vol_ognt_counter_up_idx ? data_buffer_4 : GEN_164;
  assign GEN_166 = 3'h5 == vol_ognt_counter_up_idx ? data_buffer_5 : GEN_165;
  assign GEN_167 = 3'h6 == vol_ognt_counter_up_idx ? data_buffer_6 : GEN_166;
  assign GEN_168 = 3'h7 == vol_ognt_counter_up_idx ? data_buffer_7 : GEN_167;
  assign T_2876 = xact_iacq_is_builtin_type == 1'h0;
  assign T_2879 = io_outer_acquire_ready & io_outer_acquire_valid;
  assign T_2890_0 = 3'h3;
  assign T_2892 = io_outer_acquire_bits_a_type == T_2890_0;
  assign T_2893 = io_outer_acquire_bits_is_builtin_type & T_2892;
  assign T_2894 = T_2879 & T_2893;
  assign T_2898 = T_2896 == 3'h7;
  assign T_2900 = T_2896 + 3'h1;
  assign T_2901 = T_2900[2:0];
  assign GEN_170 = T_2894 ? T_2901 : T_2896;
  assign T_2902 = T_2894 & T_2898;
  assign T_2903 = T_2893 ? T_2896 : xact_addr_beat;
  assign T_2904 = T_2893 ? T_2902 : T_2879;
  assign T_2910 = T_2746 == 1'h0;
  assign T_2911 = T_2311 & T_2910;
  assign T_2919_0 = 3'h5;
  assign GEN_374 = {{1'd0}, T_2919_0};
  assign T_2921 = io_outer_grant_bits_g_type == GEN_374;
  assign T_2923 = io_outer_grant_bits_is_builtin_type ? T_2921 : T_2745;
  assign T_2925 = T_2911 & T_2923;
  assign T_2929 = T_2927 == 3'h7;
  assign T_2931 = T_2927 + 3'h1;
  assign T_2932 = T_2931[2:0];
  assign GEN_171 = T_2925 ? T_2932 : T_2927;
  assign T_2933 = T_2925 & T_2929;
  assign T_2934 = T_2923 ? T_2927 : xact_addr_beat;
  assign T_2935 = T_2923 ? T_2933 : T_2911;
  assign T_2939 = T_2935 == 1'h0;
  assign T_2940 = T_2904 & T_2939;
  assign T_2942 = T_2937 + 1'h1;
  assign T_2943 = T_2942[0:0];
  assign GEN_172 = T_2940 ? T_2943 : T_2937;
  assign T_2945 = T_2904 == 1'h0;
  assign T_2946 = T_2935 & T_2945;
  assign T_2948 = T_2937 - 1'h1;
  assign T_2949 = T_2948[0:0];
  assign GEN_173 = T_2946 ? T_2949 : GEN_172;
  assign T_2951 = T_2937 > 1'h0;
  assign T_2952 = state == 4'h6;
  assign T_2956 = pending_put_data >> ognt_counter_up_idx;
  assign T_2957 = T_2956[0];
  assign T_2959 = T_2957 == 1'h0;
  assign T_2968_0 = 3'h2;
  assign T_2968_1 = 3'h3;
  assign T_2968_2 = 3'h4;
  assign T_2986 = xact_allocate | T_2959;
  assign T_2987 = T_2952 & T_2986;
  assign T_2990 = xact_op_code == 5'h1;
  assign T_2991 = xact_op_code == 5'h7;
  assign T_2992 = T_2990 | T_2991;
  assign T_2993 = xact_op_code[3];
  assign T_2994 = xact_op_code == 5'h4;
  assign T_2995 = T_2993 | T_2994;
  assign T_2996 = T_2992 | T_2995;
  assign T_2997 = xact_op_code == 5'h3;
  assign T_2998 = T_2996 | T_2997;
  assign T_2999 = xact_op_code == 5'h6;
  assign T_3000 = T_2998 | T_2999;
  assign T_3003 = {xact_op_code,1'h1};
  assign T_3034_addr_block = xact_addr_block;
  assign T_3034_client_xact_id = 4'h0;
  assign T_3034_addr_beat = 3'h0;
  assign T_3034_is_builtin_type = 1'h0;
  assign T_3034_a_type = {{2'd0}, T_3000};
  assign T_3034_union = {{6'd0}, T_3003};
  assign T_3034_data = 64'h0;
  assign GEN_11 = GEN_180;
  assign GEN_174 = 3'h1 == ognt_counter_up_idx ? wmask_buffer_1 : wmask_buffer_0;
  assign GEN_175 = 3'h2 == ognt_counter_up_idx ? wmask_buffer_2 : GEN_174;
  assign GEN_176 = 3'h3 == ognt_counter_up_idx ? wmask_buffer_3 : GEN_175;
  assign GEN_177 = 3'h4 == ognt_counter_up_idx ? wmask_buffer_4 : GEN_176;
  assign GEN_178 = 3'h5 == ognt_counter_up_idx ? wmask_buffer_5 : GEN_177;
  assign GEN_179 = 3'h6 == ognt_counter_up_idx ? wmask_buffer_6 : GEN_178;
  assign GEN_180 = 3'h7 == ognt_counter_up_idx ? wmask_buffer_7 : GEN_179;
  assign T_3099 = {xact_op_code,1'h0};
  assign T_3100 = {xact_addr_byte,xact_op_size};
  assign T_3101 = {T_3100,T_3099};
  assign T_3103 = {xact_op_size,xact_op_code};
  assign T_3104 = {T_3103,1'h0};
  assign T_3106 = {GEN_11,1'h0};
  assign T_3118 = T_2051 ? 6'h2 : 6'h0;
  assign T_3120 = T_2053 ? 6'h0 : T_3118;
  assign T_3122 = T_2049 ? T_3101 : {{6'd0}, T_3120};
  assign T_3124 = T_2059 ? {{3'd0}, T_3106} : T_3122;
  assign T_3126 = T_2055 ? {{3'd0}, T_3106} : T_3124;
  assign T_3128 = T_2061 ? {{3'd0}, T_3104} : T_3126;
  assign T_3130 = T_2057 ? T_3101 : T_3128;
  assign T_3159_addr_block = xact_addr_block;
  assign T_3159_client_xact_id = 4'h0;
  assign T_3159_addr_beat = ognt_counter_up_idx;
  assign T_3159_is_builtin_type = 1'h1;
  assign T_3159_a_type = xact_iacq_a_type;
  assign T_3159_union = T_3130;
  assign T_3159_data = GEN_12;
  assign GEN_12 = GEN_187;
  assign GEN_181 = 3'h1 == ognt_counter_up_idx ? data_buffer_1 : data_buffer_0;
  assign GEN_182 = 3'h2 == ognt_counter_up_idx ? data_buffer_2 : GEN_181;
  assign GEN_183 = 3'h3 == ognt_counter_up_idx ? data_buffer_3 : GEN_182;
  assign GEN_184 = 3'h4 == ognt_counter_up_idx ? data_buffer_4 : GEN_183;
  assign GEN_185 = 3'h5 == ognt_counter_up_idx ? data_buffer_5 : GEN_184;
  assign GEN_186 = 3'h6 == ognt_counter_up_idx ? data_buffer_6 : GEN_185;
  assign GEN_187 = 3'h7 == ognt_counter_up_idx ? data_buffer_7 : GEN_186;
  assign T_3187_addr_block = T_2876 ? T_3034_addr_block : T_3159_addr_block;
  assign T_3187_client_xact_id = T_2876 ? T_3034_client_xact_id : T_3159_client_xact_id;
  assign T_3187_addr_beat = T_2876 ? T_3034_addr_beat : T_3159_addr_beat;
  assign T_3187_is_builtin_type = T_2876 ? T_3034_is_builtin_type : T_3159_is_builtin_type;
  assign T_3187_a_type = T_2876 ? T_3034_a_type : T_3159_a_type;
  assign T_3187_union = T_2876 ? T_3034_union : T_3159_union;
  assign T_3187_data = T_2876 ? T_3034_data : T_3159_data;
  assign T_3216 = T_2952 & ognt_counter_up_done;
  assign GEN_188 = T_3216 ? 4'h7 : GEN_56;
  assign GEN_189 = ognt_counter_pending ? 1'h1 : vol_ognt_counter_pending;
  assign T_3226_0 = 3'h5;
  assign T_3226_1 = 3'h4;
  assign GEN_375 = {{1'd0}, T_3226_0};
  assign T_3228 = io_outer_grant_bits_g_type == GEN_375;
  assign GEN_376 = {{1'd0}, T_3226_1};
  assign T_3229 = io_outer_grant_bits_g_type == GEN_376;
  assign T_3230 = T_3228 | T_3229;
  assign T_3232 = io_outer_grant_bits_is_builtin_type ? T_3230 : T_2745;
  assign T_3233 = T_2311 & T_3232;
  assign GEN_13 = GEN_196;
  assign GEN_190 = 3'h1 == io_outer_grant_bits_addr_beat ? wmask_buffer_1 : wmask_buffer_0;
  assign GEN_191 = 3'h2 == io_outer_grant_bits_addr_beat ? wmask_buffer_2 : GEN_190;
  assign GEN_192 = 3'h3 == io_outer_grant_bits_addr_beat ? wmask_buffer_3 : GEN_191;
  assign GEN_193 = 3'h4 == io_outer_grant_bits_addr_beat ? wmask_buffer_4 : GEN_192;
  assign GEN_194 = 3'h5 == io_outer_grant_bits_addr_beat ? wmask_buffer_5 : GEN_193;
  assign GEN_195 = 3'h6 == io_outer_grant_bits_addr_beat ? wmask_buffer_6 : GEN_194;
  assign GEN_196 = 3'h7 == io_outer_grant_bits_addr_beat ? wmask_buffer_7 : GEN_195;
  assign T_3234 = GEN_13[0];
  assign GEN_14 = GEN_196;
  assign T_3235 = GEN_14[1];
  assign GEN_15 = GEN_196;
  assign T_3236 = GEN_15[2];
  assign GEN_16 = GEN_196;
  assign T_3237 = GEN_16[3];
  assign GEN_17 = GEN_196;
  assign T_3238 = GEN_17[4];
  assign GEN_18 = GEN_196;
  assign T_3239 = GEN_18[5];
  assign GEN_19 = GEN_196;
  assign T_3240 = GEN_19[6];
  assign GEN_20 = GEN_196;
  assign T_3241 = GEN_20[7];
  assign T_3245 = T_3234 ? 8'hff : 8'h0;
  assign T_3249 = T_3235 ? 8'hff : 8'h0;
  assign T_3253 = T_3236 ? 8'hff : 8'h0;
  assign T_3257 = T_3237 ? 8'hff : 8'h0;
  assign T_3261 = T_3238 ? 8'hff : 8'h0;
  assign T_3265 = T_3239 ? 8'hff : 8'h0;
  assign T_3269 = T_3240 ? 8'hff : 8'h0;
  assign T_3273 = T_3241 ? 8'hff : 8'h0;
  assign T_3274 = {T_3249,T_3245};
  assign T_3275 = {T_3257,T_3253};
  assign T_3276 = {T_3275,T_3274};
  assign T_3277 = {T_3265,T_3261};
  assign T_3278 = {T_3273,T_3269};
  assign T_3279 = {T_3278,T_3277};
  assign T_3280 = {T_3279,T_3276};
  assign T_3281 = ~ T_3280;
  assign T_3282 = T_3281 & io_outer_grant_bits_data;
  assign GEN_21 = GEN_252;
  assign GEN_246 = 3'h1 == io_outer_grant_bits_addr_beat ? data_buffer_1 : data_buffer_0;
  assign GEN_247 = 3'h2 == io_outer_grant_bits_addr_beat ? data_buffer_2 : GEN_246;
  assign GEN_248 = 3'h3 == io_outer_grant_bits_addr_beat ? data_buffer_3 : GEN_247;
  assign GEN_249 = 3'h4 == io_outer_grant_bits_addr_beat ? data_buffer_4 : GEN_248;
  assign GEN_250 = 3'h5 == io_outer_grant_bits_addr_beat ? data_buffer_5 : GEN_249;
  assign GEN_251 = 3'h6 == io_outer_grant_bits_addr_beat ? data_buffer_6 : GEN_250;
  assign GEN_252 = 3'h7 == io_outer_grant_bits_addr_beat ? data_buffer_7 : GEN_251;
  assign T_3283 = T_3280 & GEN_21;
  assign T_3284 = T_3282 | T_3283;
  assign GEN_22 = T_3284;
  assign GEN_253 = 3'h0 == io_outer_grant_bits_addr_beat ? GEN_22 : GEN_147;
  assign GEN_254 = 3'h1 == io_outer_grant_bits_addr_beat ? GEN_22 : GEN_148;
  assign GEN_255 = 3'h2 == io_outer_grant_bits_addr_beat ? GEN_22 : GEN_149;
  assign GEN_256 = 3'h3 == io_outer_grant_bits_addr_beat ? GEN_22 : GEN_150;
  assign GEN_257 = 3'h4 == io_outer_grant_bits_addr_beat ? GEN_22 : GEN_151;
  assign GEN_258 = 3'h5 == io_outer_grant_bits_addr_beat ? GEN_22 : GEN_152;
  assign GEN_259 = 3'h6 == io_outer_grant_bits_addr_beat ? GEN_22 : GEN_153;
  assign GEN_260 = 3'h7 == io_outer_grant_bits_addr_beat ? GEN_22 : GEN_154;
  assign GEN_271 = T_3233 ? GEN_253 : GEN_147;
  assign GEN_272 = T_3233 ? GEN_254 : GEN_148;
  assign GEN_273 = T_3233 ? GEN_255 : GEN_149;
  assign GEN_274 = T_3233 ? GEN_256 : GEN_150;
  assign GEN_275 = T_3233 ? GEN_257 : GEN_151;
  assign GEN_276 = T_3233 ? GEN_258 : GEN_152;
  assign GEN_277 = T_3233 ? GEN_259 : GEN_153;
  assign GEN_278 = T_3233 ? GEN_260 : GEN_154;
  assign T_3285 = pending_orel | ognt_counter_pending;
  assign T_3286 = T_3285 | vol_ognt_counter_pending;
  assign T_3298 = T_2247 == 1'h0;
  assign T_3300 = T_2243 & T_3298;
  assign T_3308_0 = 3'h5;
  assign GEN_377 = {{1'd0}, T_3308_0};
  assign T_3310 = io_inner_grant_bits_g_type == GEN_377;
  assign T_3314 = io_inner_grant_bits_is_builtin_type ? T_3310 : T_2262;
  assign T_3316 = T_3300 & T_3314;
  assign T_3320 = T_3318 == 3'h7;
  assign T_3322 = T_3318 + 3'h1;
  assign T_3323 = T_3322[2:0];
  assign GEN_279 = T_3316 ? T_3323 : T_3318;
  assign T_3324 = T_3316 & T_3320;
  assign T_3325 = T_3314 ? T_3318 : 3'h0;
  assign T_3326 = T_3314 ? T_3324 : T_3300;
  assign T_3327 = io_inner_finish_ready & io_inner_finish_valid;
  assign T_3345 = T_3327 == 1'h0;
  assign T_3346 = T_3326 & T_3345;
  assign T_3348 = T_3343 + 1'h1;
  assign T_3349 = T_3348[0:0];
  assign GEN_281 = T_3346 ? T_3349 : T_3343;
  assign T_3351 = T_3326 == 1'h0;
  assign T_3352 = T_3327 & T_3351;
  assign T_3354 = T_3343 - 1'h1;
  assign T_3355 = T_3354[0:0];
  assign GEN_282 = T_3352 ? T_3355 : GEN_281;
  assign T_3357 = T_3343 > 1'h0;
  assign T_3362 = T_1852 == 1'h0;
  assign T_3371_0 = 3'h5;
  assign T_3371_1 = 3'h4;
  assign GEN_378 = {{1'd0}, T_3371_0};
  assign T_3373 = io_inner_grant_bits_g_type == GEN_378;
  assign GEN_379 = {{1'd0}, T_3371_1};
  assign T_3374 = io_inner_grant_bits_g_type == GEN_379;
  assign T_3375 = T_3373 | T_3374;
  assign T_3379 = io_inner_grant_bits_is_builtin_type ? T_3375 : T_2262;
  assign T_3380 = T_2243 & T_3379;
  assign T_3384 = T_3380 ? 8'hff : 8'h0;
  assign T_3385 = ~ T_3384;
  assign T_3387 = 8'h1 << io_inner_grant_bits_addr_beat;
  assign T_3388 = ~ T_3387;
  assign T_3389 = T_3385 | T_3388;
  assign T_3390 = pending_ignt_data & T_3389;
  assign T_3407 = T_3390 | T_2695;
  assign T_3417_0 = 3'h5;
  assign T_3417_1 = 3'h4;
  assign GEN_380 = {{1'd0}, T_3417_0};
  assign T_3419 = io_outer_grant_bits_g_type == GEN_380;
  assign GEN_381 = {{1'd0}, T_3417_1};
  assign T_3420 = io_outer_grant_bits_g_type == GEN_381;
  assign T_3421 = T_3419 | T_3420;
  assign T_3423 = io_outer_grant_bits_is_builtin_type ? T_3421 : T_2745;
  assign T_3424 = T_2311 & T_3423;
  assign T_3429 = T_3424 ? 8'hff : 8'h0;
  assign T_3431 = 8'h1 << io_outer_grant_bits_addr_beat;
  assign T_3432 = T_3429 & T_3431;
  assign T_3433 = T_3407 | T_3432;
  assign GEN_287 = T_3362 ? T_3433 : GEN_43;
  assign T_3436 = state == 4'h1;
  assign T_3437 = T_1693 | T_3436;
  assign T_3440 = T_3437 | T_2018;
  assign T_3442 = T_3440 == 1'h0;
  assign T_3459 = 3'h6 == ignt_q_io_deq_bits_a_type;
  assign T_3460 = T_3459 ? 3'h1 : 3'h3;
  assign T_3461 = 3'h5 == ignt_q_io_deq_bits_a_type;
  assign T_3462 = T_3461 ? 3'h1 : T_3460;
  assign T_3463 = 3'h4 == ignt_q_io_deq_bits_a_type;
  assign T_3464 = T_3463 ? 3'h4 : T_3462;
  assign T_3465 = 3'h3 == ignt_q_io_deq_bits_a_type;
  assign T_3466 = T_3465 ? 3'h3 : T_3464;
  assign T_3467 = 3'h2 == ignt_q_io_deq_bits_a_type;
  assign T_3468 = T_3467 ? 3'h3 : T_3466;
  assign T_3469 = 3'h1 == ignt_q_io_deq_bits_a_type;
  assign T_3470 = T_3469 ? 3'h5 : T_3468;
  assign T_3471 = 3'h0 == ignt_q_io_deq_bits_a_type;
  assign T_3472 = T_3471 ? 3'h4 : T_3470;
  assign T_3473 = ignt_q_io_deq_bits_a_type == 3'h0;
  assign T_3478 = T_3473 ? 2'h0 : 2'h1;
  assign T_3479 = ignt_q_io_deq_bits_is_builtin_type ? T_3472 : {{1'd0}, T_3478};
  assign T_3511_addr_beat = ignt_q_io_deq_bits_addr_beat;
  assign T_3511_client_xact_id = ignt_q_io_deq_bits_client_xact_id;
  assign T_3511_manager_xact_id = 4'h3;
  assign T_3511_is_builtin_type = ignt_q_io_deq_bits_is_builtin_type;
  assign T_3511_g_type = {{1'd0}, T_3479};
  assign T_3511_data = GEN_23;
  assign T_3511_client_id = ignt_q_io_deq_bits_client_id;
  assign GEN_23 = GEN_294;
  assign GEN_288 = 3'h1 == ignt_data_idx ? data_buffer_1 : data_buffer_0;
  assign GEN_289 = 3'h2 == ignt_data_idx ? data_buffer_2 : GEN_288;
  assign GEN_290 = 3'h3 == ignt_data_idx ? data_buffer_3 : GEN_289;
  assign GEN_291 = 3'h4 == ignt_data_idx ? data_buffer_4 : GEN_290;
  assign GEN_292 = 3'h5 == ignt_data_idx ? data_buffer_5 : GEN_291;
  assign GEN_293 = 3'h6 == ignt_data_idx ? data_buffer_6 : GEN_292;
  assign GEN_294 = 3'h7 == ignt_data_idx ? data_buffer_7 : GEN_293;
  assign T_3550_0 = 3'h5;
  assign GEN_382 = {{1'd0}, T_3550_0};
  assign T_3552 = io_inner_grant_bits_g_type == GEN_382;
  assign T_3556 = io_inner_grant_bits_is_builtin_type ? T_3552 : T_2262;
  assign T_3558 = T_2243 & T_3556;
  assign T_3562 = T_3560 == 3'h7;
  assign T_3564 = T_3560 + 3'h1;
  assign T_3565 = T_3564[2:0];
  assign GEN_295 = T_3558 ? T_3565 : T_3560;
  assign T_3566 = T_3558 & T_3562;
  assign T_3567 = T_3556 ? T_3560 : ignt_q_io_deq_bits_addr_beat;
  assign T_3568 = T_3556 ? T_3566 : T_2243;
  assign T_3573 = T_2391 & pending_ignt;
  assign T_3575 = T_3286 == 1'h0;
  assign T_3583_0 = 3'h5;
  assign T_3583_1 = 3'h4;
  assign GEN_383 = {{1'd0}, T_3583_0};
  assign T_3585 = io_inner_grant_bits_g_type == GEN_383;
  assign GEN_384 = {{1'd0}, T_3583_1};
  assign T_3586 = io_inner_grant_bits_g_type == GEN_384;
  assign T_3587 = T_3585 | T_3586;
  assign T_3591 = io_inner_grant_bits_is_builtin_type ? T_3587 : T_2262;
  assign T_3592 = pending_ignt_data >> ignt_data_idx;
  assign T_3593 = T_3592[0];
  assign T_3595 = T_3591 ? T_3593 : T_3442;
  assign T_3596 = T_3575 & T_3595;
  assign GEN_298 = T_3573 ? T_3596 : T_2401;
  assign GEN_299 = T_2320 ? ignt_data_done : 1'h0;
  assign GEN_300 = T_2320 ? ignt_data_idx : T_2503_addr_beat;
  assign GEN_301 = T_2320 ? T_3511_client_xact_id : T_2503_client_xact_id;
  assign GEN_302 = T_2320 ? T_3511_manager_xact_id : T_2503_manager_xact_id;
  assign GEN_303 = T_2320 ? T_3511_is_builtin_type : T_2503_is_builtin_type;
  assign GEN_304 = T_2320 ? T_3511_g_type : T_2503_g_type;
  assign GEN_305 = T_2320 ? T_3511_data : T_2503_data;
  assign GEN_306 = T_2320 ? T_3511_client_id : T_2503_client_id;
  assign GEN_309 = T_2320 ? GEN_298 : T_2401;
  assign T_3603 = ~ io_incoherent_0;
  assign GEN_310 = T_1852 ? {{1'd0}, T_3603} : T_2147;
  assign T_3614 = T_1818 & io_inner_acquire_valid;
  assign T_3615 = T_1852 | T_3614;
  assign T_3625_0 = 3'h2;
  assign T_3625_1 = 3'h3;
  assign T_3625_2 = 3'h4;
  assign T_3627 = io_inner_acquire_bits_a_type == T_3625_0;
  assign T_3628 = io_inner_acquire_bits_a_type == T_3625_1;
  assign T_3629 = io_inner_acquire_bits_a_type == T_3625_2;
  assign T_3630 = T_3627 | T_3628;
  assign T_3631 = T_3630 | T_3629;
  assign T_3632 = io_inner_acquire_bits_is_builtin_type & T_3631;
  assign T_3633 = T_1694 & T_3632;
  assign T_3634 = T_3633 & T_3615;
  assign T_3636 = io_inner_acquire_bits_a_type == 3'h4;
  assign T_3637 = io_inner_acquire_bits_is_builtin_type & T_3636;
  assign T_3669 = T_1978 | T_1975;
  assign T_3670 = io_inner_acquire_bits_union[8:1];
  assign T_3672 = T_3669 ? T_3670 : 8'h0;
  assign T_3673 = T_3637 ? 8'hff : T_3672;
  assign T_3674 = T_3673[0];
  assign T_3675 = T_3673[1];
  assign T_3676 = T_3673[2];
  assign T_3677 = T_3673[3];
  assign T_3678 = T_3673[4];
  assign T_3679 = T_3673[5];
  assign T_3680 = T_3673[6];
  assign T_3681 = T_3673[7];
  assign T_3685 = T_3674 ? 8'hff : 8'h0;
  assign T_3689 = T_3675 ? 8'hff : 8'h0;
  assign T_3693 = T_3676 ? 8'hff : 8'h0;
  assign T_3697 = T_3677 ? 8'hff : 8'h0;
  assign T_3701 = T_3678 ? 8'hff : 8'h0;
  assign T_3705 = T_3679 ? 8'hff : 8'h0;
  assign T_3709 = T_3680 ? 8'hff : 8'h0;
  assign T_3713 = T_3681 ? 8'hff : 8'h0;
  assign T_3714 = {T_3689,T_3685};
  assign T_3715 = {T_3697,T_3693};
  assign T_3716 = {T_3715,T_3714};
  assign T_3717 = {T_3705,T_3701};
  assign T_3718 = {T_3713,T_3709};
  assign T_3719 = {T_3718,T_3717};
  assign T_3720 = {T_3719,T_3716};
  assign T_3721 = ~ T_3720;
  assign GEN_24 = GEN_317;
  assign GEN_311 = 3'h1 == io_inner_acquire_bits_addr_beat ? data_buffer_1 : data_buffer_0;
  assign GEN_312 = 3'h2 == io_inner_acquire_bits_addr_beat ? data_buffer_2 : GEN_311;
  assign GEN_313 = 3'h3 == io_inner_acquire_bits_addr_beat ? data_buffer_3 : GEN_312;
  assign GEN_314 = 3'h4 == io_inner_acquire_bits_addr_beat ? data_buffer_4 : GEN_313;
  assign GEN_315 = 3'h5 == io_inner_acquire_bits_addr_beat ? data_buffer_5 : GEN_314;
  assign GEN_316 = 3'h6 == io_inner_acquire_bits_addr_beat ? data_buffer_6 : GEN_315;
  assign GEN_317 = 3'h7 == io_inner_acquire_bits_addr_beat ? data_buffer_7 : GEN_316;
  assign T_3722 = T_3721 & GEN_24;
  assign T_3723 = T_3720 & io_inner_acquire_bits_data;
  assign T_3724 = T_3722 | T_3723;
  assign GEN_25 = T_3724;
  assign GEN_318 = 3'h0 == io_inner_acquire_bits_addr_beat ? GEN_25 : GEN_271;
  assign GEN_319 = 3'h1 == io_inner_acquire_bits_addr_beat ? GEN_25 : GEN_272;
  assign GEN_320 = 3'h2 == io_inner_acquire_bits_addr_beat ? GEN_25 : GEN_273;
  assign GEN_321 = 3'h3 == io_inner_acquire_bits_addr_beat ? GEN_25 : GEN_274;
  assign GEN_322 = 3'h4 == io_inner_acquire_bits_addr_beat ? GEN_25 : GEN_275;
  assign GEN_323 = 3'h5 == io_inner_acquire_bits_addr_beat ? GEN_25 : GEN_276;
  assign GEN_324 = 3'h6 == io_inner_acquire_bits_addr_beat ? GEN_25 : GEN_277;
  assign GEN_325 = 3'h7 == io_inner_acquire_bits_addr_beat ? GEN_25 : GEN_278;
  assign GEN_26 = GEN_332;
  assign GEN_326 = 3'h1 == io_inner_acquire_bits_addr_beat ? wmask_buffer_1 : wmask_buffer_0;
  assign GEN_327 = 3'h2 == io_inner_acquire_bits_addr_beat ? wmask_buffer_2 : GEN_326;
  assign GEN_328 = 3'h3 == io_inner_acquire_bits_addr_beat ? wmask_buffer_3 : GEN_327;
  assign GEN_329 = 3'h4 == io_inner_acquire_bits_addr_beat ? wmask_buffer_4 : GEN_328;
  assign GEN_330 = 3'h5 == io_inner_acquire_bits_addr_beat ? wmask_buffer_5 : GEN_329;
  assign GEN_331 = 3'h6 == io_inner_acquire_bits_addr_beat ? wmask_buffer_6 : GEN_330;
  assign GEN_332 = 3'h7 == io_inner_acquire_bits_addr_beat ? wmask_buffer_7 : GEN_331;
  assign T_3764 = T_3673 | GEN_26;
  assign GEN_27 = T_3764;
  assign GEN_333 = 3'h0 == io_inner_acquire_bits_addr_beat ? GEN_27 : wmask_buffer_0;
  assign GEN_334 = 3'h1 == io_inner_acquire_bits_addr_beat ? GEN_27 : wmask_buffer_1;
  assign GEN_335 = 3'h2 == io_inner_acquire_bits_addr_beat ? GEN_27 : wmask_buffer_2;
  assign GEN_336 = 3'h3 == io_inner_acquire_bits_addr_beat ? GEN_27 : wmask_buffer_3;
  assign GEN_337 = 3'h4 == io_inner_acquire_bits_addr_beat ? GEN_27 : wmask_buffer_4;
  assign GEN_338 = 3'h5 == io_inner_acquire_bits_addr_beat ? GEN_27 : wmask_buffer_5;
  assign GEN_339 = 3'h6 == io_inner_acquire_bits_addr_beat ? GEN_27 : wmask_buffer_6;
  assign GEN_340 = 3'h7 == io_inner_acquire_bits_addr_beat ? GEN_27 : wmask_buffer_7;
  assign GEN_343 = T_3634 ? GEN_318 : GEN_271;
  assign GEN_344 = T_3634 ? GEN_319 : GEN_272;
  assign GEN_345 = T_3634 ? GEN_320 : GEN_273;
  assign GEN_346 = T_3634 ? GEN_321 : GEN_274;
  assign GEN_347 = T_3634 ? GEN_322 : GEN_275;
  assign GEN_348 = T_3634 ? GEN_323 : GEN_276;
  assign GEN_349 = T_3634 ? GEN_324 : GEN_277;
  assign GEN_350 = T_3634 ? GEN_325 : GEN_278;
  assign GEN_353 = T_3634 ? GEN_333 : wmask_buffer_0;
  assign GEN_354 = T_3634 ? GEN_334 : wmask_buffer_1;
  assign GEN_355 = T_3634 ? GEN_335 : wmask_buffer_2;
  assign GEN_356 = T_3634 ? GEN_336 : wmask_buffer_3;
  assign GEN_357 = T_3634 ? GEN_337 : wmask_buffer_4;
  assign GEN_358 = T_3634 ? GEN_338 : wmask_buffer_5;
  assign GEN_359 = T_3634 ? GEN_339 : wmask_buffer_6;
  assign GEN_360 = T_3634 ? GEN_340 : wmask_buffer_7;
  assign T_3767 = T_2018 | T_2397;
  assign T_3768 = T_3767 | vol_ignt_counter_pending;
  assign T_3769 = T_3768 | pending_orel;
  assign T_3770 = T_3769 | vol_ognt_counter_pending;
  assign T_3771 = T_3770 | ognt_counter_pending;
  assign T_3772 = T_3771 | pending_ignt;
  assign T_3773 = T_3772 | ifin_counter_pending;
  assign T_3775 = T_3773 == 1'h0;
  assign T_3777 = T_2391 & all_pending_done;
  assign GEN_361 = T_3777 ? 4'h0 : GEN_188;
  assign GEN_362 = T_3777 ? 8'h0 : GEN_353;
  assign GEN_363 = T_3777 ? 8'h0 : GEN_354;
  assign GEN_364 = T_3777 ? 8'h0 : GEN_355;
  assign GEN_365 = T_3777 ? 8'h0 : GEN_356;
  assign GEN_366 = T_3777 ? 8'h0 : GEN_357;
  assign GEN_367 = T_3777 ? 8'h0 : GEN_358;
  assign GEN_368 = T_3777 ? 8'h0 : GEN_359;
  assign GEN_369 = T_3777 ? 8'h0 : GEN_360;
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifndef verilator
      #0.002;
    `endif
  `ifdef RANDOMIZE
  GEN_30 = {1{$random}};
  state = GEN_30[3:0];
  `endif
  `ifdef RANDOMIZE
  GEN_31 = {1{$random}};
  xact_addr_block = GEN_31[25:0];
  `endif
  `ifdef RANDOMIZE
  GEN_39 = {1{$random}};
  xact_allocate = GEN_39[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_40 = {1{$random}};
  xact_amo_shift_bytes = GEN_40[4:0];
  `endif
  `ifdef RANDOMIZE
  GEN_41 = {1{$random}};
  xact_op_code = GEN_41[4:0];
  `endif
  `ifdef RANDOMIZE
  GEN_45 = {1{$random}};
  xact_addr_byte = GEN_45[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_73 = {1{$random}};
  xact_op_size = GEN_73[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_74 = {1{$random}};
  xact_vol_ir_r_type = GEN_74[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_75 = {1{$random}};
  xact_vol_ir_src = GEN_75[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_76 = {1{$random}};
  xact_vol_ir_client_xact_id = GEN_76[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_77 = {1{$random}};
  pending_irel_data = GEN_77[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_78 = {1{$random}};
  pending_put_data = GEN_78[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_79 = {1{$random}};
  pending_ignt_data = GEN_79[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_80 = {1{$random}};
  pending_iprbs = GEN_80[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_81 = {1{$random}};
  pending_orel_send = GEN_81[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_82 = {1{$random}};
  pending_orel_data = GEN_82[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_83 = {2{$random}};
  data_buffer_0 = GEN_83[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_84 = {2{$random}};
  data_buffer_1 = GEN_84[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_85 = {2{$random}};
  data_buffer_2 = GEN_85[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_86 = {2{$random}};
  data_buffer_3 = GEN_86[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_87 = {2{$random}};
  data_buffer_4 = GEN_87[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_88 = {2{$random}};
  data_buffer_5 = GEN_88[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_89 = {2{$random}};
  data_buffer_6 = GEN_89[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_90 = {2{$random}};
  data_buffer_7 = GEN_90[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_91 = {1{$random}};
  wmask_buffer_0 = GEN_91[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_92 = {1{$random}};
  wmask_buffer_1 = GEN_92[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_93 = {1{$random}};
  wmask_buffer_2 = GEN_93[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_94 = {1{$random}};
  wmask_buffer_3 = GEN_94[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_95 = {1{$random}};
  wmask_buffer_4 = GEN_95[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_96 = {1{$random}};
  wmask_buffer_5 = GEN_96[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_97 = {1{$random}};
  wmask_buffer_6 = GEN_97[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_98 = {1{$random}};
  wmask_buffer_7 = GEN_98[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_99 = {1{$random}};
  T_2159 = GEN_99[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_100 = {1{$random}};
  T_2183 = GEN_100[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_101 = {1{$random}};
  T_2193 = GEN_101[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_102 = {1{$random}};
  T_2234 = GEN_102[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_103 = {1{$random}};
  T_2267 = GEN_103[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_104 = {1{$random}};
  T_2277 = GEN_104[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_105 = {1{$random}};
  T_2734 = GEN_105[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_106 = {1{$random}};
  T_2763 = GEN_106[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_107 = {1{$random}};
  T_2773 = GEN_107[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_108 = {1{$random}};
  T_2896 = GEN_108[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_109 = {1{$random}};
  T_2927 = GEN_109[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_110 = {1{$random}};
  T_2937 = GEN_110[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_111 = {1{$random}};
  T_3318 = GEN_111[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_112 = {1{$random}};
  T_3333 = GEN_112[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_113 = {1{$random}};
  T_3343 = GEN_113[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_114 = {1{$random}};
  T_3560 = GEN_114[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_115 = {1{$random}};
  GEN_28 = GEN_115[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_116 = {1{$random}};
  GEN_29 = GEN_116[0:0];
  `endif
  end
`endif
  always @(posedge clk) begin
    if(reset) begin
      state <= 4'h0;
    end else begin
      if(T_3777) begin
        state <= 4'h0;
      end else begin
        if(T_3216) begin
          state <= 4'h7;
        end else begin
          if(T_2294) begin
            state <= 4'h7;
          end else begin
            if(T_2214) begin
              if(T_2123) begin
                state <= 4'h6;
              end else begin
                state <= 4'h7;
              end
            end else begin
              if(T_1852) begin
                state <= 4'h5;
              end
            end
          end
        end
      end
    end
    if(reset) begin
      xact_addr_block <= 26'h0;
    end else begin
      if(T_2294) begin
        xact_addr_block <= io_inner_release_bits_addr_block;
      end else begin
        if(T_1852) begin
          xact_addr_block <= io_inner_acquire_bits_addr_block;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_1852) begin
        xact_allocate <= 1'h0;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_1852) begin
        xact_amo_shift_bytes <= T_1972;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_1852) begin
        if(T_1979) begin
          xact_op_code <= 5'h1;
        end else begin
          xact_op_code <= T_1980;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_1852) begin
        xact_addr_byte <= T_1982;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_1852) begin
        xact_op_size <= T_1983;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2331) begin
        if(T_2343) begin
          xact_vol_ir_r_type <= io_inner_release_bits_r_type;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2331) begin
        if(T_2343) begin
          xact_vol_ir_src <= io_inner_release_bits_client_id;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2331) begin
        if(T_2343) begin
          xact_vol_ir_client_xact_id <= io_inner_release_bits_client_xact_id;
        end
      end
    end
    if(reset) begin
      pending_irel_data <= 8'h0;
    end else begin
      if(T_2331) begin
        if(T_2370) begin
          pending_irel_data <= T_2387;
        end else begin
          if(T_2343) begin
            if(T_2179) begin
              pending_irel_data <= T_2366;
            end else begin
              pending_irel_data <= 8'h0;
            end
          end else begin
            if(T_2294) begin
              pending_irel_data <= 8'hff;
            end
          end
        end
      end else begin
        if(T_2294) begin
          pending_irel_data <= 8'hff;
        end
      end
    end
    if(reset) begin
      pending_put_data <= 8'h0;
    end else begin
      if(T_1852) begin
        if(T_1978) begin
          pending_put_data <= T_2013;
        end else begin
          pending_put_data <= 8'h0;
        end
      end else begin
        if(T_1909) begin
          pending_put_data <= T_1964;
        end
      end
    end
    if(reset) begin
      pending_ignt_data <= 8'h0;
    end else begin
      if(T_3362) begin
        pending_ignt_data <= T_3433;
      end else begin
        if(T_1852) begin
          pending_ignt_data <= 8'h0;
        end
      end
    end
    if(1'h0) begin
    end else begin
      pending_iprbs <= GEN_310[0];
    end
    if(reset) begin
      pending_orel_send <= 1'h0;
    end else begin
      if(T_2698) begin
        pending_orel_send <= 1'h0;
      end
    end
    if(reset) begin
      pending_orel_data <= 8'h0;
    end else begin
      if(T_2679) begin
        pending_orel_data <= T_2714;
      end
    end
    if(reset) begin
      data_buffer_0 <= T_1773_0;
    end else begin
      if(T_3634) begin
        if(3'h0 == io_inner_acquire_bits_addr_beat) begin
          data_buffer_0 <= GEN_25;
        end else begin
          if(T_3233) begin
            if(3'h0 == io_outer_grant_bits_addr_beat) begin
              data_buffer_0 <= GEN_22;
            end else begin
              if(T_2357) begin
                if(3'h0 == io_inner_release_bits_addr_beat) begin
                  data_buffer_0 <= GEN_9;
                end
              end
            end
          end else begin
            if(T_2357) begin
              if(3'h0 == io_inner_release_bits_addr_beat) begin
                data_buffer_0 <= GEN_9;
              end
            end
          end
        end
      end else begin
        if(T_3233) begin
          if(3'h0 == io_outer_grant_bits_addr_beat) begin
            data_buffer_0 <= GEN_22;
          end else begin
            if(T_2357) begin
              if(3'h0 == io_inner_release_bits_addr_beat) begin
                data_buffer_0 <= GEN_9;
              end
            end
          end
        end else begin
          if(T_2357) begin
            if(3'h0 == io_inner_release_bits_addr_beat) begin
              data_buffer_0 <= GEN_9;
            end
          end
        end
      end
    end
    if(reset) begin
      data_buffer_1 <= T_1773_1;
    end else begin
      if(T_3634) begin
        if(3'h1 == io_inner_acquire_bits_addr_beat) begin
          data_buffer_1 <= GEN_25;
        end else begin
          if(T_3233) begin
            if(3'h1 == io_outer_grant_bits_addr_beat) begin
              data_buffer_1 <= GEN_22;
            end else begin
              if(T_2357) begin
                if(3'h1 == io_inner_release_bits_addr_beat) begin
                  data_buffer_1 <= GEN_9;
                end
              end
            end
          end else begin
            if(T_2357) begin
              if(3'h1 == io_inner_release_bits_addr_beat) begin
                data_buffer_1 <= GEN_9;
              end
            end
          end
        end
      end else begin
        if(T_3233) begin
          if(3'h1 == io_outer_grant_bits_addr_beat) begin
            data_buffer_1 <= GEN_22;
          end else begin
            if(T_2357) begin
              if(3'h1 == io_inner_release_bits_addr_beat) begin
                data_buffer_1 <= GEN_9;
              end
            end
          end
        end else begin
          if(T_2357) begin
            if(3'h1 == io_inner_release_bits_addr_beat) begin
              data_buffer_1 <= GEN_9;
            end
          end
        end
      end
    end
    if(reset) begin
      data_buffer_2 <= T_1773_2;
    end else begin
      if(T_3634) begin
        if(3'h2 == io_inner_acquire_bits_addr_beat) begin
          data_buffer_2 <= GEN_25;
        end else begin
          if(T_3233) begin
            if(3'h2 == io_outer_grant_bits_addr_beat) begin
              data_buffer_2 <= GEN_22;
            end else begin
              if(T_2357) begin
                if(3'h2 == io_inner_release_bits_addr_beat) begin
                  data_buffer_2 <= GEN_9;
                end
              end
            end
          end else begin
            if(T_2357) begin
              if(3'h2 == io_inner_release_bits_addr_beat) begin
                data_buffer_2 <= GEN_9;
              end
            end
          end
        end
      end else begin
        if(T_3233) begin
          if(3'h2 == io_outer_grant_bits_addr_beat) begin
            data_buffer_2 <= GEN_22;
          end else begin
            if(T_2357) begin
              if(3'h2 == io_inner_release_bits_addr_beat) begin
                data_buffer_2 <= GEN_9;
              end
            end
          end
        end else begin
          if(T_2357) begin
            if(3'h2 == io_inner_release_bits_addr_beat) begin
              data_buffer_2 <= GEN_9;
            end
          end
        end
      end
    end
    if(reset) begin
      data_buffer_3 <= T_1773_3;
    end else begin
      if(T_3634) begin
        if(3'h3 == io_inner_acquire_bits_addr_beat) begin
          data_buffer_3 <= GEN_25;
        end else begin
          if(T_3233) begin
            if(3'h3 == io_outer_grant_bits_addr_beat) begin
              data_buffer_3 <= GEN_22;
            end else begin
              if(T_2357) begin
                if(3'h3 == io_inner_release_bits_addr_beat) begin
                  data_buffer_3 <= GEN_9;
                end
              end
            end
          end else begin
            if(T_2357) begin
              if(3'h3 == io_inner_release_bits_addr_beat) begin
                data_buffer_3 <= GEN_9;
              end
            end
          end
        end
      end else begin
        if(T_3233) begin
          if(3'h3 == io_outer_grant_bits_addr_beat) begin
            data_buffer_3 <= GEN_22;
          end else begin
            if(T_2357) begin
              if(3'h3 == io_inner_release_bits_addr_beat) begin
                data_buffer_3 <= GEN_9;
              end
            end
          end
        end else begin
          if(T_2357) begin
            if(3'h3 == io_inner_release_bits_addr_beat) begin
              data_buffer_3 <= GEN_9;
            end
          end
        end
      end
    end
    if(reset) begin
      data_buffer_4 <= T_1773_4;
    end else begin
      if(T_3634) begin
        if(3'h4 == io_inner_acquire_bits_addr_beat) begin
          data_buffer_4 <= GEN_25;
        end else begin
          if(T_3233) begin
            if(3'h4 == io_outer_grant_bits_addr_beat) begin
              data_buffer_4 <= GEN_22;
            end else begin
              if(T_2357) begin
                if(3'h4 == io_inner_release_bits_addr_beat) begin
                  data_buffer_4 <= GEN_9;
                end
              end
            end
          end else begin
            if(T_2357) begin
              if(3'h4 == io_inner_release_bits_addr_beat) begin
                data_buffer_4 <= GEN_9;
              end
            end
          end
        end
      end else begin
        if(T_3233) begin
          if(3'h4 == io_outer_grant_bits_addr_beat) begin
            data_buffer_4 <= GEN_22;
          end else begin
            if(T_2357) begin
              if(3'h4 == io_inner_release_bits_addr_beat) begin
                data_buffer_4 <= GEN_9;
              end
            end
          end
        end else begin
          if(T_2357) begin
            if(3'h4 == io_inner_release_bits_addr_beat) begin
              data_buffer_4 <= GEN_9;
            end
          end
        end
      end
    end
    if(reset) begin
      data_buffer_5 <= T_1773_5;
    end else begin
      if(T_3634) begin
        if(3'h5 == io_inner_acquire_bits_addr_beat) begin
          data_buffer_5 <= GEN_25;
        end else begin
          if(T_3233) begin
            if(3'h5 == io_outer_grant_bits_addr_beat) begin
              data_buffer_5 <= GEN_22;
            end else begin
              if(T_2357) begin
                if(3'h5 == io_inner_release_bits_addr_beat) begin
                  data_buffer_5 <= GEN_9;
                end
              end
            end
          end else begin
            if(T_2357) begin
              if(3'h5 == io_inner_release_bits_addr_beat) begin
                data_buffer_5 <= GEN_9;
              end
            end
          end
        end
      end else begin
        if(T_3233) begin
          if(3'h5 == io_outer_grant_bits_addr_beat) begin
            data_buffer_5 <= GEN_22;
          end else begin
            if(T_2357) begin
              if(3'h5 == io_inner_release_bits_addr_beat) begin
                data_buffer_5 <= GEN_9;
              end
            end
          end
        end else begin
          if(T_2357) begin
            if(3'h5 == io_inner_release_bits_addr_beat) begin
              data_buffer_5 <= GEN_9;
            end
          end
        end
      end
    end
    if(reset) begin
      data_buffer_6 <= T_1773_6;
    end else begin
      if(T_3634) begin
        if(3'h6 == io_inner_acquire_bits_addr_beat) begin
          data_buffer_6 <= GEN_25;
        end else begin
          if(T_3233) begin
            if(3'h6 == io_outer_grant_bits_addr_beat) begin
              data_buffer_6 <= GEN_22;
            end else begin
              if(T_2357) begin
                if(3'h6 == io_inner_release_bits_addr_beat) begin
                  data_buffer_6 <= GEN_9;
                end
              end
            end
          end else begin
            if(T_2357) begin
              if(3'h6 == io_inner_release_bits_addr_beat) begin
                data_buffer_6 <= GEN_9;
              end
            end
          end
        end
      end else begin
        if(T_3233) begin
          if(3'h6 == io_outer_grant_bits_addr_beat) begin
            data_buffer_6 <= GEN_22;
          end else begin
            if(T_2357) begin
              if(3'h6 == io_inner_release_bits_addr_beat) begin
                data_buffer_6 <= GEN_9;
              end
            end
          end
        end else begin
          if(T_2357) begin
            if(3'h6 == io_inner_release_bits_addr_beat) begin
              data_buffer_6 <= GEN_9;
            end
          end
        end
      end
    end
    if(reset) begin
      data_buffer_7 <= T_1773_7;
    end else begin
      if(T_3634) begin
        if(3'h7 == io_inner_acquire_bits_addr_beat) begin
          data_buffer_7 <= GEN_25;
        end else begin
          if(T_3233) begin
            if(3'h7 == io_outer_grant_bits_addr_beat) begin
              data_buffer_7 <= GEN_22;
            end else begin
              if(T_2357) begin
                if(3'h7 == io_inner_release_bits_addr_beat) begin
                  data_buffer_7 <= GEN_9;
                end
              end
            end
          end else begin
            if(T_2357) begin
              if(3'h7 == io_inner_release_bits_addr_beat) begin
                data_buffer_7 <= GEN_9;
              end
            end
          end
        end
      end else begin
        if(T_3233) begin
          if(3'h7 == io_outer_grant_bits_addr_beat) begin
            data_buffer_7 <= GEN_22;
          end else begin
            if(T_2357) begin
              if(3'h7 == io_inner_release_bits_addr_beat) begin
                data_buffer_7 <= GEN_9;
              end
            end
          end
        end else begin
          if(T_2357) begin
            if(3'h7 == io_inner_release_bits_addr_beat) begin
              data_buffer_7 <= GEN_9;
            end
          end
        end
      end
    end
    if(reset) begin
      wmask_buffer_0 <= T_1791_0;
    end else begin
      if(T_3777) begin
        wmask_buffer_0 <= 8'h0;
      end else begin
        if(T_3634) begin
          if(3'h0 == io_inner_acquire_bits_addr_beat) begin
            wmask_buffer_0 <= GEN_27;
          end
        end
      end
    end
    if(reset) begin
      wmask_buffer_1 <= T_1791_1;
    end else begin
      if(T_3777) begin
        wmask_buffer_1 <= 8'h0;
      end else begin
        if(T_3634) begin
          if(3'h1 == io_inner_acquire_bits_addr_beat) begin
            wmask_buffer_1 <= GEN_27;
          end
        end
      end
    end
    if(reset) begin
      wmask_buffer_2 <= T_1791_2;
    end else begin
      if(T_3777) begin
        wmask_buffer_2 <= 8'h0;
      end else begin
        if(T_3634) begin
          if(3'h2 == io_inner_acquire_bits_addr_beat) begin
            wmask_buffer_2 <= GEN_27;
          end
        end
      end
    end
    if(reset) begin
      wmask_buffer_3 <= T_1791_3;
    end else begin
      if(T_3777) begin
        wmask_buffer_3 <= 8'h0;
      end else begin
        if(T_3634) begin
          if(3'h3 == io_inner_acquire_bits_addr_beat) begin
            wmask_buffer_3 <= GEN_27;
          end
        end
      end
    end
    if(reset) begin
      wmask_buffer_4 <= T_1791_4;
    end else begin
      if(T_3777) begin
        wmask_buffer_4 <= 8'h0;
      end else begin
        if(T_3634) begin
          if(3'h4 == io_inner_acquire_bits_addr_beat) begin
            wmask_buffer_4 <= GEN_27;
          end
        end
      end
    end
    if(reset) begin
      wmask_buffer_5 <= T_1791_5;
    end else begin
      if(T_3777) begin
        wmask_buffer_5 <= 8'h0;
      end else begin
        if(T_3634) begin
          if(3'h5 == io_inner_acquire_bits_addr_beat) begin
            wmask_buffer_5 <= GEN_27;
          end
        end
      end
    end
    if(reset) begin
      wmask_buffer_6 <= T_1791_6;
    end else begin
      if(T_3777) begin
        wmask_buffer_6 <= 8'h0;
      end else begin
        if(T_3634) begin
          if(3'h6 == io_inner_acquire_bits_addr_beat) begin
            wmask_buffer_6 <= GEN_27;
          end
        end
      end
    end
    if(reset) begin
      wmask_buffer_7 <= T_1791_7;
    end else begin
      if(T_3777) begin
        wmask_buffer_7 <= 8'h0;
      end else begin
        if(T_3634) begin
          if(3'h7 == io_inner_acquire_bits_addr_beat) begin
            wmask_buffer_7 <= GEN_27;
          end
        end
      end
    end
    if(reset) begin
      T_2159 <= 3'h0;
    end
    if(reset) begin
      T_2183 <= 3'h0;
    end else begin
      if(T_2181) begin
        T_2183 <= T_2188;
      end
    end
    if(reset) begin
      T_2193 <= 1'h0;
    end else begin
      if(T_2202) begin
        T_2193 <= T_2205;
      end else begin
        if(T_2196) begin
          T_2193 <= T_2199;
        end
      end
    end
    if(reset) begin
      T_2234 <= 3'h0;
    end else begin
      if(T_2232) begin
        T_2234 <= T_2239;
      end
    end
    if(reset) begin
      T_2267 <= 3'h0;
    end else begin
      if(T_2265) begin
        T_2267 <= T_2272;
      end
    end
    if(reset) begin
      T_2277 <= 1'h0;
    end else begin
      if(T_2286) begin
        T_2277 <= T_2289;
      end else begin
        if(T_2280) begin
          T_2277 <= T_2283;
        end
      end
    end
    if(reset) begin
      T_2734 <= 3'h0;
    end else begin
      if(T_2732) begin
        T_2734 <= T_2739;
      end
    end
    if(reset) begin
      T_2763 <= 3'h0;
    end else begin
      if(T_2761) begin
        T_2763 <= T_2768;
      end
    end
    if(reset) begin
      T_2773 <= 1'h0;
    end else begin
      if(T_2782) begin
        T_2773 <= T_2785;
      end else begin
        if(T_2776) begin
          T_2773 <= T_2779;
        end
      end
    end
    if(reset) begin
      T_2896 <= 3'h0;
    end else begin
      if(T_2894) begin
        T_2896 <= T_2901;
      end
    end
    if(reset) begin
      T_2927 <= 3'h0;
    end else begin
      if(T_2925) begin
        T_2927 <= T_2932;
      end
    end
    if(reset) begin
      T_2937 <= 1'h0;
    end else begin
      if(T_2946) begin
        T_2937 <= T_2949;
      end else begin
        if(T_2940) begin
          T_2937 <= T_2943;
        end
      end
    end
    if(reset) begin
      T_3318 <= 3'h0;
    end else begin
      if(T_3316) begin
        T_3318 <= T_3323;
      end
    end
    if(reset) begin
      T_3333 <= 3'h0;
    end
    if(reset) begin
      T_3343 <= 1'h0;
    end else begin
      if(T_3352) begin
        T_3343 <= T_3355;
      end else begin
        if(T_3346) begin
          T_3343 <= T_3349;
        end
      end
    end
    if(reset) begin
      T_3560 <= 3'h0;
    end else begin
      if(T_3558) begin
        T_3560 <= T_3565;
      end
    end
    `ifndef SYNTHESIS
    `ifdef PRINTF_COND
      if (`PRINTF_COND) begin
    `endif
        if (T_1734) begin
          $fwrite(32'h80000002,"Assertion failed: AcquireTracker initialized with a tail data beat.\n    at Broadcast.scala:96 assert(!(state === s_idle && io.inner.acquire.fire() && io.alloc.iacq.should &&\n");
        end
    `ifdef PRINTF_COND
      end
    `endif
    `endif
    `ifndef SYNTHESIS
    `ifdef STOP_COND
      if (`STOP_COND) begin
    `endif
        if (T_1734) begin
          $fatal;
        end
    `ifdef STOP_COND
      end
    `endif
    `endif
    `ifndef SYNTHESIS
    `ifdef PRINTF_COND
      if (`PRINTF_COND) begin
    `endif
        if (T_1748) begin
          $fwrite(32'h80000002,"Assertion failed: Broadcast Hub does not support Prefetches.\n    at Broadcast.scala:100 assert(!(state =/= s_idle && pending_ignt && xact_iacq.isPrefetch()),\n");
        end
    `ifdef PRINTF_COND
      end
    `endif
    `endif
    `ifndef SYNTHESIS
    `ifdef STOP_COND
      if (`STOP_COND) begin
    `endif
        if (T_1748) begin
          $fatal;
        end
    `ifdef STOP_COND
      end
    `endif
    `endif
    `ifndef SYNTHESIS
    `ifdef PRINTF_COND
      if (`PRINTF_COND) begin
    `endif
        if (T_1759) begin
          $fwrite(32'h80000002,"Assertion failed: Broadcast Hub does not support PutAtomics.\n    at Broadcast.scala:103 assert(!(state =/= s_idle && pending_ignt && xact_iacq.isAtomic()),\n");
        end
    `ifdef PRINTF_COND
      end
    `endif
    `endif
    `ifndef SYNTHESIS
    `ifdef STOP_COND
      if (`STOP_COND) begin
    `endif
        if (T_1759) begin
          $fatal;
        end
    `ifdef STOP_COND
      end
    `endif
    `endif
  end
endmodule
module BufferedBroadcastAcquireTracker_3(
  input   clk,
  input   reset,
  output  io_inner_acquire_ready,
  input   io_inner_acquire_valid,
  input  [25:0] io_inner_acquire_bits_addr_block,
  input   io_inner_acquire_bits_client_xact_id,
  input  [2:0] io_inner_acquire_bits_addr_beat,
  input   io_inner_acquire_bits_is_builtin_type,
  input  [2:0] io_inner_acquire_bits_a_type,
  input  [11:0] io_inner_acquire_bits_union,
  input  [63:0] io_inner_acquire_bits_data,
  input   io_inner_acquire_bits_client_id,
  input   io_inner_grant_ready,
  output  io_inner_grant_valid,
  output [2:0] io_inner_grant_bits_addr_beat,
  output  io_inner_grant_bits_client_xact_id,
  output [3:0] io_inner_grant_bits_manager_xact_id,
  output  io_inner_grant_bits_is_builtin_type,
  output [3:0] io_inner_grant_bits_g_type,
  output [63:0] io_inner_grant_bits_data,
  output  io_inner_grant_bits_client_id,
  output  io_inner_finish_ready,
  input   io_inner_finish_valid,
  input  [3:0] io_inner_finish_bits_manager_xact_id,
  input   io_inner_probe_ready,
  output  io_inner_probe_valid,
  output [25:0] io_inner_probe_bits_addr_block,
  output [1:0] io_inner_probe_bits_p_type,
  output  io_inner_probe_bits_client_id,
  output  io_inner_release_ready,
  input   io_inner_release_valid,
  input  [2:0] io_inner_release_bits_addr_beat,
  input  [25:0] io_inner_release_bits_addr_block,
  input   io_inner_release_bits_client_xact_id,
  input   io_inner_release_bits_voluntary,
  input  [2:0] io_inner_release_bits_r_type,
  input  [63:0] io_inner_release_bits_data,
  input   io_inner_release_bits_client_id,
  input   io_incoherent_0,
  input   io_outer_acquire_ready,
  output  io_outer_acquire_valid,
  output [25:0] io_outer_acquire_bits_addr_block,
  output [3:0] io_outer_acquire_bits_client_xact_id,
  output [2:0] io_outer_acquire_bits_addr_beat,
  output  io_outer_acquire_bits_is_builtin_type,
  output [2:0] io_outer_acquire_bits_a_type,
  output [11:0] io_outer_acquire_bits_union,
  output [63:0] io_outer_acquire_bits_data,
  output  io_outer_probe_ready,
  input   io_outer_probe_valid,
  input  [25:0] io_outer_probe_bits_addr_block,
  input  [1:0] io_outer_probe_bits_p_type,
  input   io_outer_release_ready,
  output  io_outer_release_valid,
  output [2:0] io_outer_release_bits_addr_beat,
  output [25:0] io_outer_release_bits_addr_block,
  output [3:0] io_outer_release_bits_client_xact_id,
  output  io_outer_release_bits_voluntary,
  output [2:0] io_outer_release_bits_r_type,
  output [63:0] io_outer_release_bits_data,
  output  io_outer_grant_ready,
  input   io_outer_grant_valid,
  input  [2:0] io_outer_grant_bits_addr_beat,
  input  [3:0] io_outer_grant_bits_client_xact_id,
  input   io_outer_grant_bits_manager_xact_id,
  input   io_outer_grant_bits_is_builtin_type,
  input  [3:0] io_outer_grant_bits_g_type,
  input  [63:0] io_outer_grant_bits_data,
  input   io_outer_grant_bits_manager_id,
  input   io_outer_finish_ready,
  output  io_outer_finish_valid,
  output  io_outer_finish_bits_manager_xact_id,
  output  io_outer_finish_bits_manager_id,
  output  io_alloc_iacq_matches,
  output  io_alloc_iacq_can,
  input   io_alloc_iacq_should,
  output  io_alloc_irel_matches,
  output  io_alloc_irel_can,
  input   io_alloc_irel_should,
  output  io_alloc_oprb_matches,
  output  io_alloc_oprb_can,
  input   io_alloc_oprb_should
);
  wire  all_pending_done;
  reg [3:0] state;
  reg [31:0] GEN_30;
  reg [25:0] xact_addr_block;
  reg [31:0] GEN_31;
  reg  xact_allocate;
  reg [31:0] GEN_39;
  reg [4:0] xact_amo_shift_bytes;
  reg [31:0] GEN_40;
  reg [4:0] xact_op_code;
  reg [31:0] GEN_41;
  reg [2:0] xact_addr_byte;
  reg [31:0] GEN_45;
  reg [2:0] xact_op_size;
  reg [31:0] GEN_73;
  wire [2:0] xact_addr_beat;
  wire  xact_iacq_client_xact_id;
  wire [2:0] xact_iacq_addr_beat;
  wire  xact_iacq_client_id;
  wire  xact_iacq_is_builtin_type;
  wire [2:0] xact_iacq_a_type;
  reg [2:0] xact_vol_ir_r_type;
  reg [31:0] GEN_74;
  reg  xact_vol_ir_src;
  reg [31:0] GEN_75;
  reg  xact_vol_ir_client_xact_id;
  reg [31:0] GEN_76;
  reg [7:0] pending_irel_data;
  reg [31:0] GEN_77;
  wire  vol_ignt_counter_pending;
  wire [2:0] vol_ignt_counter_up_idx;
  wire  vol_ignt_counter_up_done;
  wire [2:0] vol_ignt_counter_down_idx;
  wire  vol_ignt_counter_down_done;
  wire  pending_ignt;
  wire [2:0] ignt_data_idx;
  wire  ignt_data_done;
  wire  ifin_counter_pending;
  wire [2:0] ifin_counter_up_idx;
  wire  ifin_counter_up_done;
  wire [2:0] ifin_counter_down_idx;
  wire  ifin_counter_down_done;
  reg [7:0] pending_put_data;
  reg [31:0] GEN_78;
  reg [7:0] pending_ignt_data;
  reg [31:0] GEN_79;
  wire  ognt_counter_pending;
  wire [2:0] ognt_counter_up_idx;
  wire  ognt_counter_up_done;
  wire [2:0] ognt_counter_down_idx;
  wire  ognt_counter_down_done;
  reg  pending_iprbs;
  reg [31:0] GEN_80;
  reg  pending_orel_send;
  reg [31:0] GEN_81;
  reg [7:0] pending_orel_data;
  reg [31:0] GEN_82;
  wire  vol_ognt_counter_pending;
  wire [2:0] vol_ognt_counter_up_idx;
  wire  vol_ognt_counter_up_done;
  wire [2:0] vol_ognt_counter_down_idx;
  wire  vol_ognt_counter_down_done;
  wire  T_183;
  wire  T_184;
  wire  pending_orel;
  wire  T_210_sharers;
  wire [1:0] T_262_state;
  wire  coh_inner_sharers;
  wire [1:0] coh_outer_state;
  wire  T_1693;
  wire  T_1694;
  wire  T_1695;
  wire  T_1696;
  wire [2:0] T_1705_0;
  wire  T_1707;
  wire  T_1708;
  wire  T_1709;
  wire [2:0] T_1718_0;
  wire  T_1720;
  wire  T_1721;
  wire  T_1723;
  wire  T_1725;
  wire  T_1726;
  wire  T_1728;
  wire  T_1729;
  wire  T_1731;
  wire  T_1732;
  wire  T_1734;
  wire  T_1735;
  wire  T_1736;
  wire  T_1738;
  wire  T_1740;
  wire  T_1741;
  wire  T_1742;
  wire  T_1743;
  wire  T_1745;
  wire  T_1746;
  wire  T_1748;
  wire  T_1752;
  wire  T_1753;
  wire  T_1754;
  wire  T_1756;
  wire  T_1757;
  wire  T_1759;
  wire [63:0] T_1773_0;
  wire [63:0] T_1773_1;
  wire [63:0] T_1773_2;
  wire [63:0] T_1773_3;
  wire [63:0] T_1773_4;
  wire [63:0] T_1773_5;
  wire [63:0] T_1773_6;
  wire [63:0] T_1773_7;
  reg [63:0] data_buffer_0;
  reg [63:0] GEN_83;
  reg [63:0] data_buffer_1;
  reg [63:0] GEN_84;
  reg [63:0] data_buffer_2;
  reg [63:0] GEN_85;
  reg [63:0] data_buffer_3;
  reg [63:0] GEN_86;
  reg [63:0] data_buffer_4;
  reg [63:0] GEN_87;
  reg [63:0] data_buffer_5;
  reg [63:0] GEN_88;
  reg [63:0] data_buffer_6;
  reg [63:0] GEN_89;
  reg [63:0] data_buffer_7;
  reg [63:0] GEN_90;
  wire [7:0] T_1791_0;
  wire [7:0] T_1791_1;
  wire [7:0] T_1791_2;
  wire [7:0] T_1791_3;
  wire [7:0] T_1791_4;
  wire [7:0] T_1791_5;
  wire [7:0] T_1791_6;
  wire [7:0] T_1791_7;
  reg [7:0] wmask_buffer_0;
  reg [31:0] GEN_91;
  reg [7:0] wmask_buffer_1;
  reg [31:0] GEN_92;
  reg [7:0] wmask_buffer_2;
  reg [31:0] GEN_93;
  reg [7:0] wmask_buffer_3;
  reg [31:0] GEN_94;
  reg [7:0] wmask_buffer_4;
  reg [31:0] GEN_95;
  reg [7:0] wmask_buffer_5;
  reg [31:0] GEN_96;
  reg [7:0] wmask_buffer_6;
  reg [31:0] GEN_97;
  reg [7:0] wmask_buffer_7;
  reg [31:0] GEN_98;
  wire  T_1800;
  wire  T_1801;
  wire  T_1803;
  wire  T_1804;
  wire  T_1806;
  wire  T_1807;
  wire  T_1815;
  wire  T_1816;
  wire  T_1817;
  wire  T_1818;
  wire  T_1819;
  wire  T_1820;
  wire  ignt_q_clk;
  wire  ignt_q_reset;
  wire  ignt_q_io_enq_ready;
  wire  ignt_q_io_enq_valid;
  wire  ignt_q_io_enq_bits_client_xact_id;
  wire [2:0] ignt_q_io_enq_bits_addr_beat;
  wire  ignt_q_io_enq_bits_client_id;
  wire  ignt_q_io_enq_bits_is_builtin_type;
  wire [2:0] ignt_q_io_enq_bits_a_type;
  wire  ignt_q_io_deq_ready;
  wire  ignt_q_io_deq_valid;
  wire  ignt_q_io_deq_bits_client_xact_id;
  wire [2:0] ignt_q_io_deq_bits_addr_beat;
  wire  ignt_q_io_deq_bits_client_id;
  wire  ignt_q_io_deq_bits_is_builtin_type;
  wire [2:0] ignt_q_io_deq_bits_a_type;
  wire [1:0] ignt_q_io_count;
  wire  T_1851;
  wire  T_1852;
  wire  T_1854;
  wire  T_1855;
  wire  T_1857;
  wire [2:0] T_1866_0;
  wire  T_1868;
  wire  T_1869;
  wire  T_1871;
  wire  T_1874;
  wire  T_1875;
  wire  T_1876;
  wire  T_1877_client_xact_id;
  wire [2:0] T_1877_addr_beat;
  wire  T_1877_client_id;
  wire  T_1877_is_builtin_type;
  wire [2:0] T_1877_a_type;
  wire  T_1907;
  wire  T_1909;
  wire [2:0] T_1919_0;
  wire [2:0] T_1919_1;
  wire [2:0] T_1919_2;
  wire  T_1921;
  wire  T_1922;
  wire  T_1923;
  wire  T_1924;
  wire  T_1925;
  wire  T_1926;
  wire  T_1927;
  wire [7:0] T_1931;
  wire [7:0] T_1932;
  wire [7:0] T_1934;
  wire [7:0] T_1935;
  wire [7:0] T_1936;
  wire [7:0] T_1937;
  wire [2:0] T_1947_0;
  wire  T_1949;
  wire  T_1950;
  wire  T_1951;
  wire  T_1954;
  wire [7:0] T_1963;
  wire [7:0] T_1964;
  wire [7:0] GEN_32;
  wire [4:0] T_1972;
  wire  T_1974;
  wire  T_1975;
  wire  T_1977;
  wire  T_1978;
  wire  T_1979;
  wire [4:0] T_1980;
  wire [4:0] T_1981;
  wire [2:0] T_1982;
  wire [2:0] T_1983;
  wire [2:0] T_1996_0;
  wire [2:0] T_1996_1;
  wire [2:0] T_1996_2;
  wire  T_1998;
  wire  T_1999;
  wire  T_2000;
  wire  T_2001;
  wire  T_2002;
  wire  T_2003;
  wire  T_2004;
  wire [7:0] T_2008;
  wire [7:0] T_2009;
  wire [7:0] T_2013;
  wire [7:0] T_2015;
  wire [25:0] GEN_33;
  wire  GEN_34;
  wire [4:0] GEN_35;
  wire [4:0] GEN_36;
  wire [2:0] GEN_37;
  wire [2:0] GEN_38;
  wire [7:0] GEN_42;
  wire [7:0] GEN_43;
  wire [3:0] GEN_44;
  wire  T_2018;
  wire [2:0] T_2034_0;
  wire  T_2036;
  wire  T_2037;
  wire  T_2038;
  wire  T_2039;
  wire [7:0] T_2040;
  wire  skip_outer_acquire;
  wire  T_2049;
  wire [1:0] T_2050;
  wire  T_2051;
  wire [1:0] T_2052;
  wire  T_2053;
  wire [1:0] T_2054;
  wire  T_2055;
  wire [1:0] T_2056;
  wire  T_2057;
  wire [1:0] T_2058;
  wire  T_2059;
  wire [1:0] T_2060;
  wire  T_2061;
  wire [1:0] T_2062;
  wire [1:0] T_2064;
  wire [1:0] T_2066;
  wire [1:0] T_2067;
  wire [25:0] T_2095_addr_block;
  wire [1:0] T_2095_p_type;
  wire  T_2095_client_id;
  wire  T_2123;
  wire [3:0] T_2124;
  wire  T_2133_pending;
  wire [2:0] T_2133_up_idx;
  wire  T_2133_up_done;
  wire [2:0] T_2133_down_idx;
  wire  T_2133_down_done;
  wire  T_2141;
  wire  T_2142;
  wire [1:0] T_2144;
  wire [1:0] T_2145;
  wire [1:0] GEN_370;
  wire [1:0] T_2146;
  wire [1:0] GEN_371;
  wire [1:0] T_2147;
  wire  T_2148;
  wire  T_2151;
  reg [2:0] T_2159;
  reg [31:0] GEN_99;
  wire  T_2168;
  wire  T_2171;
  wire  T_2172;
  wire  T_2173;
  wire  T_2175;
  wire  T_2176;
  wire  T_2177;
  wire  T_2178;
  wire  T_2179;
  wire  T_2181;
  reg [2:0] T_2183;
  reg [31:0] GEN_100;
  wire  T_2185;
  wire [3:0] T_2187;
  wire [2:0] T_2188;
  wire [2:0] GEN_46;
  wire  T_2189;
  wire [2:0] T_2190;
  wire  T_2191;
  reg  T_2193;
  reg [31:0] GEN_101;
  wire  T_2195;
  wire  T_2196;
  wire [1:0] T_2198;
  wire  T_2199;
  wire  GEN_47;
  wire  T_2201;
  wire  T_2202;
  wire [1:0] T_2204;
  wire  T_2205;
  wire  GEN_48;
  wire  T_2207;
  wire  T_2211;
  wire  T_2213;
  wire  T_2214;
  wire [3:0] GEN_49;
  wire  T_2218;
  wire  T_2219;
  wire  T_2224;
  wire  T_2232;
  reg [2:0] T_2234;
  reg [31:0] GEN_102;
  wire  T_2236;
  wire [3:0] T_2238;
  wire [2:0] T_2239;
  wire [2:0] GEN_50;
  wire  T_2240;
  wire [2:0] T_2241;
  wire  T_2242;
  wire  T_2243;
  wire  T_2246;
  wire  T_2247;
  wire  T_2248;
  wire  T_2249;
  wire [2:0] T_2257_0;
  wire [3:0] GEN_372;
  wire  T_2259;
  wire  T_2261;
  wire  T_2262;
  wire  T_2263;
  wire  T_2265;
  reg [2:0] T_2267;
  reg [31:0] GEN_103;
  wire  T_2269;
  wire [3:0] T_2271;
  wire [2:0] T_2272;
  wire [2:0] GEN_51;
  wire  T_2273;
  wire [2:0] T_2274;
  wire  T_2275;
  reg  T_2277;
  reg [31:0] GEN_104;
  wire  T_2279;
  wire  T_2280;
  wire [1:0] T_2282;
  wire  T_2283;
  wire  GEN_52;
  wire  T_2285;
  wire  T_2286;
  wire [1:0] T_2288;
  wire  T_2289;
  wire  GEN_53;
  wire  T_2291;
  wire  T_2293;
  wire  T_2294;
  wire [25:0] GEN_54;
  wire [7:0] GEN_55;
  wire [3:0] GEN_56;
  wire  T_2301;
  wire  T_2303;
  wire  T_2304;
  wire  T_2306;
  wire  T_2307;
  wire  T_2309;
  wire  T_2310;
  wire  T_2311;
  wire  T_2313;
  wire  T_2314;
  wire  T_2317;
  wire  T_2318;
  wire  T_2320;
  wire  T_2321;
  wire  T_2325;
  wire  T_2327;
  wire  T_2328;
  wire  T_2329;
  wire  T_2330;
  wire  T_2331;
  wire  T_2340;
  wire  T_2342;
  wire  T_2343;
  wire  T_2357;
  wire [7:0] T_2361;
  wire [7:0] T_2362;
  wire [7:0] T_2364;
  wire [7:0] T_2365;
  wire [7:0] T_2366;
  wire [7:0] T_2368;
  wire [2:0] GEN_57;
  wire  GEN_58;
  wire  GEN_59;
  wire [7:0] GEN_60;
  wire  T_2370;
  wire [7:0] T_2387;
  wire [7:0] GEN_61;
  wire [2:0] GEN_62;
  wire  GEN_63;
  wire  GEN_64;
  wire [7:0] GEN_65;
  wire  T_2388;
  wire  T_2389;
  wire  T_2391;
  wire  T_2392;
  wire  T_2393;
  wire  T_2394;
  wire  T_2395;
  wire  T_2397;
  wire  T_2398;
  wire  T_2400;
  wire  T_2401;
  wire [2:0] T_2436_addr_beat;
  wire [25:0] T_2436_addr_block;
  wire  T_2436_client_xact_id;
  wire  T_2436_voluntary;
  wire [2:0] T_2436_r_type;
  wire [63:0] T_2436_data;
  wire  T_2436_client_id;
  wire [2:0] T_2503_addr_beat;
  wire  T_2503_client_xact_id;
  wire [3:0] T_2503_manager_xact_id;
  wire  T_2503_is_builtin_type;
  wire [3:0] T_2503_g_type;
  wire [63:0] T_2503_data;
  wire  T_2503_client_id;
  wire [7:0] GEN_0;
  wire [7:0] GEN_66;
  wire [7:0] GEN_67;
  wire [7:0] GEN_68;
  wire [7:0] GEN_69;
  wire [7:0] GEN_70;
  wire [7:0] GEN_71;
  wire [7:0] GEN_72;
  wire  T_2572;
  wire [7:0] GEN_1;
  wire  T_2573;
  wire [7:0] GEN_2;
  wire  T_2574;
  wire [7:0] GEN_3;
  wire  T_2575;
  wire [7:0] GEN_4;
  wire  T_2576;
  wire [7:0] GEN_5;
  wire  T_2577;
  wire [7:0] GEN_6;
  wire  T_2578;
  wire [7:0] GEN_7;
  wire  T_2579;
  wire [7:0] T_2583;
  wire [7:0] T_2587;
  wire [7:0] T_2591;
  wire [7:0] T_2595;
  wire [7:0] T_2599;
  wire [7:0] T_2603;
  wire [7:0] T_2607;
  wire [7:0] T_2611;
  wire [15:0] T_2612;
  wire [15:0] T_2613;
  wire [31:0] T_2614;
  wire [15:0] T_2615;
  wire [15:0] T_2616;
  wire [31:0] T_2617;
  wire [63:0] T_2618;
  wire [63:0] T_2619;
  wire [63:0] T_2620;
  wire [63:0] GEN_8;
  wire [63:0] GEN_122;
  wire [63:0] GEN_123;
  wire [63:0] GEN_124;
  wire [63:0] GEN_125;
  wire [63:0] GEN_126;
  wire [63:0] GEN_127;
  wire [63:0] GEN_128;
  wire [63:0] T_2621;
  wire [63:0] T_2622;
  wire [63:0] GEN_9;
  wire [63:0] GEN_129;
  wire [63:0] GEN_130;
  wire [63:0] GEN_131;
  wire [63:0] GEN_132;
  wire [63:0] GEN_133;
  wire [63:0] GEN_134;
  wire [63:0] GEN_135;
  wire [63:0] GEN_136;
  wire [63:0] GEN_147;
  wire [63:0] GEN_148;
  wire [63:0] GEN_149;
  wire [63:0] GEN_150;
  wire [63:0] GEN_151;
  wire [63:0] GEN_152;
  wire [63:0] GEN_153;
  wire [63:0] GEN_154;
  wire [1:0] T_2653_state;
  wire  T_2679;
  wire [7:0] T_2695;
  wire [7:0] T_2696;
  wire  T_2698;
  wire  T_2699;
  wire  T_2700;
  wire  T_2701;
  wire  T_2702;
  wire  T_2703;
  wire  T_2704;
  wire [7:0] T_2708;
  wire [7:0] T_2709;
  wire [7:0] T_2711;
  wire [7:0] T_2712;
  wire [7:0] T_2713;
  wire [7:0] T_2714;
  wire [7:0] GEN_155;
  wire  GEN_157;
  wire  T_2724;
  wire  T_2732;
  reg [2:0] T_2734;
  reg [31:0] GEN_105;
  wire  T_2736;
  wire [3:0] T_2738;
  wire [2:0] T_2739;
  wire [2:0] GEN_158;
  wire  T_2740;
  wire [2:0] T_2741;
  wire  T_2742;
  wire  T_2745;
  wire  T_2746;
  wire  T_2747;
  wire [2:0] T_2755_0;
  wire [3:0] GEN_373;
  wire  T_2757;
  wire  T_2759;
  wire  T_2761;
  reg [2:0] T_2763;
  reg [31:0] GEN_106;
  wire  T_2765;
  wire [3:0] T_2767;
  wire [2:0] T_2768;
  wire [2:0] GEN_159;
  wire  T_2769;
  wire [2:0] T_2770;
  wire  T_2771;
  reg  T_2773;
  reg [31:0] GEN_107;
  wire  T_2775;
  wire  T_2776;
  wire [1:0] T_2778;
  wire  T_2779;
  wire  GEN_160;
  wire  T_2781;
  wire  T_2782;
  wire [1:0] T_2784;
  wire  T_2785;
  wire  GEN_161;
  wire  T_2787;
  wire [7:0] T_2794;
  wire  T_2795;
  wire  T_2796;
  wire  T_2797;
  wire  T_2810;
  wire [2:0] T_2811;
  wire [2:0] T_2847_addr_beat;
  wire [25:0] T_2847_addr_block;
  wire [3:0] T_2847_client_xact_id;
  wire  T_2847_voluntary;
  wire [2:0] T_2847_r_type;
  wire [63:0] T_2847_data;
  wire [63:0] GEN_10;
  wire [63:0] GEN_162;
  wire [63:0] GEN_163;
  wire [63:0] GEN_164;
  wire [63:0] GEN_165;
  wire [63:0] GEN_166;
  wire [63:0] GEN_167;
  wire [63:0] GEN_168;
  wire  T_2876;
  wire  T_2879;
  wire [2:0] T_2890_0;
  wire  T_2892;
  wire  T_2893;
  wire  T_2894;
  reg [2:0] T_2896;
  reg [31:0] GEN_108;
  wire  T_2898;
  wire [3:0] T_2900;
  wire [2:0] T_2901;
  wire [2:0] GEN_170;
  wire  T_2902;
  wire [2:0] T_2903;
  wire  T_2904;
  wire  T_2910;
  wire  T_2911;
  wire [2:0] T_2919_0;
  wire [3:0] GEN_374;
  wire  T_2921;
  wire  T_2923;
  wire  T_2925;
  reg [2:0] T_2927;
  reg [31:0] GEN_109;
  wire  T_2929;
  wire [3:0] T_2931;
  wire [2:0] T_2932;
  wire [2:0] GEN_171;
  wire  T_2933;
  wire [2:0] T_2934;
  wire  T_2935;
  reg  T_2937;
  reg [31:0] GEN_110;
  wire  T_2939;
  wire  T_2940;
  wire [1:0] T_2942;
  wire  T_2943;
  wire  GEN_172;
  wire  T_2945;
  wire  T_2946;
  wire [1:0] T_2948;
  wire  T_2949;
  wire  GEN_173;
  wire  T_2951;
  wire  T_2952;
  wire [7:0] T_2956;
  wire  T_2957;
  wire  T_2959;
  wire [2:0] T_2968_0;
  wire [2:0] T_2968_1;
  wire [2:0] T_2968_2;
  wire  T_2986;
  wire  T_2987;
  wire  T_2990;
  wire  T_2991;
  wire  T_2992;
  wire  T_2993;
  wire  T_2994;
  wire  T_2995;
  wire  T_2996;
  wire  T_2997;
  wire  T_2998;
  wire  T_2999;
  wire  T_3000;
  wire [5:0] T_3003;
  wire [25:0] T_3034_addr_block;
  wire [3:0] T_3034_client_xact_id;
  wire [2:0] T_3034_addr_beat;
  wire  T_3034_is_builtin_type;
  wire [2:0] T_3034_a_type;
  wire [11:0] T_3034_union;
  wire [63:0] T_3034_data;
  wire [7:0] GEN_11;
  wire [7:0] GEN_174;
  wire [7:0] GEN_175;
  wire [7:0] GEN_176;
  wire [7:0] GEN_177;
  wire [7:0] GEN_178;
  wire [7:0] GEN_179;
  wire [7:0] GEN_180;
  wire [5:0] T_3099;
  wire [5:0] T_3100;
  wire [11:0] T_3101;
  wire [7:0] T_3103;
  wire [8:0] T_3104;
  wire [8:0] T_3106;
  wire [5:0] T_3118;
  wire [5:0] T_3120;
  wire [11:0] T_3122;
  wire [11:0] T_3124;
  wire [11:0] T_3126;
  wire [11:0] T_3128;
  wire [11:0] T_3130;
  wire [25:0] T_3159_addr_block;
  wire [3:0] T_3159_client_xact_id;
  wire [2:0] T_3159_addr_beat;
  wire  T_3159_is_builtin_type;
  wire [2:0] T_3159_a_type;
  wire [11:0] T_3159_union;
  wire [63:0] T_3159_data;
  wire [63:0] GEN_12;
  wire [63:0] GEN_181;
  wire [63:0] GEN_182;
  wire [63:0] GEN_183;
  wire [63:0] GEN_184;
  wire [63:0] GEN_185;
  wire [63:0] GEN_186;
  wire [63:0] GEN_187;
  wire [25:0] T_3187_addr_block;
  wire [3:0] T_3187_client_xact_id;
  wire [2:0] T_3187_addr_beat;
  wire  T_3187_is_builtin_type;
  wire [2:0] T_3187_a_type;
  wire [11:0] T_3187_union;
  wire [63:0] T_3187_data;
  wire  T_3216;
  wire [3:0] GEN_188;
  wire  GEN_189;
  wire [2:0] T_3226_0;
  wire [2:0] T_3226_1;
  wire [3:0] GEN_375;
  wire  T_3228;
  wire [3:0] GEN_376;
  wire  T_3229;
  wire  T_3230;
  wire  T_3232;
  wire  T_3233;
  wire [7:0] GEN_13;
  wire [7:0] GEN_190;
  wire [7:0] GEN_191;
  wire [7:0] GEN_192;
  wire [7:0] GEN_193;
  wire [7:0] GEN_194;
  wire [7:0] GEN_195;
  wire [7:0] GEN_196;
  wire  T_3234;
  wire [7:0] GEN_14;
  wire  T_3235;
  wire [7:0] GEN_15;
  wire  T_3236;
  wire [7:0] GEN_16;
  wire  T_3237;
  wire [7:0] GEN_17;
  wire  T_3238;
  wire [7:0] GEN_18;
  wire  T_3239;
  wire [7:0] GEN_19;
  wire  T_3240;
  wire [7:0] GEN_20;
  wire  T_3241;
  wire [7:0] T_3245;
  wire [7:0] T_3249;
  wire [7:0] T_3253;
  wire [7:0] T_3257;
  wire [7:0] T_3261;
  wire [7:0] T_3265;
  wire [7:0] T_3269;
  wire [7:0] T_3273;
  wire [15:0] T_3274;
  wire [15:0] T_3275;
  wire [31:0] T_3276;
  wire [15:0] T_3277;
  wire [15:0] T_3278;
  wire [31:0] T_3279;
  wire [63:0] T_3280;
  wire [63:0] T_3281;
  wire [63:0] T_3282;
  wire [63:0] GEN_21;
  wire [63:0] GEN_246;
  wire [63:0] GEN_247;
  wire [63:0] GEN_248;
  wire [63:0] GEN_249;
  wire [63:0] GEN_250;
  wire [63:0] GEN_251;
  wire [63:0] GEN_252;
  wire [63:0] T_3283;
  wire [63:0] T_3284;
  wire [63:0] GEN_22;
  wire [63:0] GEN_253;
  wire [63:0] GEN_254;
  wire [63:0] GEN_255;
  wire [63:0] GEN_256;
  wire [63:0] GEN_257;
  wire [63:0] GEN_258;
  wire [63:0] GEN_259;
  wire [63:0] GEN_260;
  wire [63:0] GEN_271;
  wire [63:0] GEN_272;
  wire [63:0] GEN_273;
  wire [63:0] GEN_274;
  wire [63:0] GEN_275;
  wire [63:0] GEN_276;
  wire [63:0] GEN_277;
  wire [63:0] GEN_278;
  wire  T_3285;
  wire  T_3286;
  wire  T_3298;
  wire  T_3300;
  wire [2:0] T_3308_0;
  wire [3:0] GEN_377;
  wire  T_3310;
  wire  T_3314;
  wire  T_3316;
  reg [2:0] T_3318;
  reg [31:0] GEN_111;
  wire  T_3320;
  wire [3:0] T_3322;
  wire [2:0] T_3323;
  wire [2:0] GEN_279;
  wire  T_3324;
  wire [2:0] T_3325;
  wire  T_3326;
  wire  T_3327;
  reg [2:0] T_3333;
  reg [31:0] GEN_112;
  reg  T_3343;
  reg [31:0] GEN_113;
  wire  T_3345;
  wire  T_3346;
  wire [1:0] T_3348;
  wire  T_3349;
  wire  GEN_281;
  wire  T_3351;
  wire  T_3352;
  wire [1:0] T_3354;
  wire  T_3355;
  wire  GEN_282;
  wire  T_3357;
  wire  T_3362;
  wire [2:0] T_3371_0;
  wire [2:0] T_3371_1;
  wire [3:0] GEN_378;
  wire  T_3373;
  wire [3:0] GEN_379;
  wire  T_3374;
  wire  T_3375;
  wire  T_3379;
  wire  T_3380;
  wire [7:0] T_3384;
  wire [7:0] T_3385;
  wire [7:0] T_3387;
  wire [7:0] T_3388;
  wire [7:0] T_3389;
  wire [7:0] T_3390;
  wire [7:0] T_3407;
  wire [2:0] T_3417_0;
  wire [2:0] T_3417_1;
  wire [3:0] GEN_380;
  wire  T_3419;
  wire [3:0] GEN_381;
  wire  T_3420;
  wire  T_3421;
  wire  T_3423;
  wire  T_3424;
  wire [7:0] T_3429;
  wire [7:0] T_3431;
  wire [7:0] T_3432;
  wire [7:0] T_3433;
  wire [7:0] GEN_287;
  wire  T_3436;
  wire  T_3437;
  wire  T_3440;
  wire  T_3442;
  wire  T_3459;
  wire [2:0] T_3460;
  wire  T_3461;
  wire [2:0] T_3462;
  wire  T_3463;
  wire [2:0] T_3464;
  wire  T_3465;
  wire [2:0] T_3466;
  wire  T_3467;
  wire [2:0] T_3468;
  wire  T_3469;
  wire [2:0] T_3470;
  wire  T_3471;
  wire [2:0] T_3472;
  wire  T_3473;
  wire [1:0] T_3478;
  wire [2:0] T_3479;
  wire [2:0] T_3511_addr_beat;
  wire  T_3511_client_xact_id;
  wire [3:0] T_3511_manager_xact_id;
  wire  T_3511_is_builtin_type;
  wire [3:0] T_3511_g_type;
  wire [63:0] T_3511_data;
  wire  T_3511_client_id;
  wire [63:0] GEN_23;
  wire [63:0] GEN_288;
  wire [63:0] GEN_289;
  wire [63:0] GEN_290;
  wire [63:0] GEN_291;
  wire [63:0] GEN_292;
  wire [63:0] GEN_293;
  wire [63:0] GEN_294;
  wire [2:0] T_3550_0;
  wire [3:0] GEN_382;
  wire  T_3552;
  wire  T_3556;
  wire  T_3558;
  reg [2:0] T_3560;
  reg [31:0] GEN_114;
  wire  T_3562;
  wire [3:0] T_3564;
  wire [2:0] T_3565;
  wire [2:0] GEN_295;
  wire  T_3566;
  wire [2:0] T_3567;
  wire  T_3568;
  wire  T_3573;
  wire  T_3575;
  wire [2:0] T_3583_0;
  wire [2:0] T_3583_1;
  wire [3:0] GEN_383;
  wire  T_3585;
  wire [3:0] GEN_384;
  wire  T_3586;
  wire  T_3587;
  wire  T_3591;
  wire [7:0] T_3592;
  wire  T_3593;
  wire  T_3595;
  wire  T_3596;
  wire  GEN_298;
  wire  GEN_299;
  wire [2:0] GEN_300;
  wire  GEN_301;
  wire [3:0] GEN_302;
  wire  GEN_303;
  wire [3:0] GEN_304;
  wire [63:0] GEN_305;
  wire  GEN_306;
  wire  GEN_309;
  wire  T_3603;
  wire [1:0] GEN_310;
  wire  T_3614;
  wire  T_3615;
  wire [2:0] T_3625_0;
  wire [2:0] T_3625_1;
  wire [2:0] T_3625_2;
  wire  T_3627;
  wire  T_3628;
  wire  T_3629;
  wire  T_3630;
  wire  T_3631;
  wire  T_3632;
  wire  T_3633;
  wire  T_3634;
  wire  T_3636;
  wire  T_3637;
  wire  T_3669;
  wire [7:0] T_3670;
  wire [7:0] T_3672;
  wire [7:0] T_3673;
  wire  T_3674;
  wire  T_3675;
  wire  T_3676;
  wire  T_3677;
  wire  T_3678;
  wire  T_3679;
  wire  T_3680;
  wire  T_3681;
  wire [7:0] T_3685;
  wire [7:0] T_3689;
  wire [7:0] T_3693;
  wire [7:0] T_3697;
  wire [7:0] T_3701;
  wire [7:0] T_3705;
  wire [7:0] T_3709;
  wire [7:0] T_3713;
  wire [15:0] T_3714;
  wire [15:0] T_3715;
  wire [31:0] T_3716;
  wire [15:0] T_3717;
  wire [15:0] T_3718;
  wire [31:0] T_3719;
  wire [63:0] T_3720;
  wire [63:0] T_3721;
  wire [63:0] GEN_24;
  wire [63:0] GEN_311;
  wire [63:0] GEN_312;
  wire [63:0] GEN_313;
  wire [63:0] GEN_314;
  wire [63:0] GEN_315;
  wire [63:0] GEN_316;
  wire [63:0] GEN_317;
  wire [63:0] T_3722;
  wire [63:0] T_3723;
  wire [63:0] T_3724;
  wire [63:0] GEN_25;
  wire [63:0] GEN_318;
  wire [63:0] GEN_319;
  wire [63:0] GEN_320;
  wire [63:0] GEN_321;
  wire [63:0] GEN_322;
  wire [63:0] GEN_323;
  wire [63:0] GEN_324;
  wire [63:0] GEN_325;
  wire [7:0] GEN_26;
  wire [7:0] GEN_326;
  wire [7:0] GEN_327;
  wire [7:0] GEN_328;
  wire [7:0] GEN_329;
  wire [7:0] GEN_330;
  wire [7:0] GEN_331;
  wire [7:0] GEN_332;
  wire [7:0] T_3764;
  wire [7:0] GEN_27;
  wire [7:0] GEN_333;
  wire [7:0] GEN_334;
  wire [7:0] GEN_335;
  wire [7:0] GEN_336;
  wire [7:0] GEN_337;
  wire [7:0] GEN_338;
  wire [7:0] GEN_339;
  wire [7:0] GEN_340;
  wire [63:0] GEN_343;
  wire [63:0] GEN_344;
  wire [63:0] GEN_345;
  wire [63:0] GEN_346;
  wire [63:0] GEN_347;
  wire [63:0] GEN_348;
  wire [63:0] GEN_349;
  wire [63:0] GEN_350;
  wire [7:0] GEN_353;
  wire [7:0] GEN_354;
  wire [7:0] GEN_355;
  wire [7:0] GEN_356;
  wire [7:0] GEN_357;
  wire [7:0] GEN_358;
  wire [7:0] GEN_359;
  wire [7:0] GEN_360;
  wire  T_3767;
  wire  T_3768;
  wire  T_3769;
  wire  T_3770;
  wire  T_3771;
  wire  T_3772;
  wire  T_3773;
  wire  T_3775;
  wire  T_3777;
  wire [3:0] GEN_361;
  wire [7:0] GEN_362;
  wire [7:0] GEN_363;
  wire [7:0] GEN_364;
  wire [7:0] GEN_365;
  wire [7:0] GEN_366;
  wire [7:0] GEN_367;
  wire [7:0] GEN_368;
  wire [7:0] GEN_369;
  reg  GEN_28;
  reg [31:0] GEN_115;
  reg  GEN_29;
  reg [31:0] GEN_116;
  Queue_9 ignt_q (
    .clk(ignt_q_clk),
    .reset(ignt_q_reset),
    .io_enq_ready(ignt_q_io_enq_ready),
    .io_enq_valid(ignt_q_io_enq_valid),
    .io_enq_bits_client_xact_id(ignt_q_io_enq_bits_client_xact_id),
    .io_enq_bits_addr_beat(ignt_q_io_enq_bits_addr_beat),
    .io_enq_bits_client_id(ignt_q_io_enq_bits_client_id),
    .io_enq_bits_is_builtin_type(ignt_q_io_enq_bits_is_builtin_type),
    .io_enq_bits_a_type(ignt_q_io_enq_bits_a_type),
    .io_deq_ready(ignt_q_io_deq_ready),
    .io_deq_valid(ignt_q_io_deq_valid),
    .io_deq_bits_client_xact_id(ignt_q_io_deq_bits_client_xact_id),
    .io_deq_bits_addr_beat(ignt_q_io_deq_bits_addr_beat),
    .io_deq_bits_client_id(ignt_q_io_deq_bits_client_id),
    .io_deq_bits_is_builtin_type(ignt_q_io_deq_bits_is_builtin_type),
    .io_deq_bits_a_type(ignt_q_io_deq_bits_a_type),
    .io_count(ignt_q_io_count)
  );
  assign io_inner_acquire_ready = T_2039;
  assign io_inner_grant_valid = GEN_309;
  assign io_inner_grant_bits_addr_beat = GEN_300;
  assign io_inner_grant_bits_client_xact_id = GEN_301;
  assign io_inner_grant_bits_manager_xact_id = GEN_302;
  assign io_inner_grant_bits_is_builtin_type = GEN_303;
  assign io_inner_grant_bits_g_type = GEN_304;
  assign io_inner_grant_bits_data = GEN_305;
  assign io_inner_grant_bits_client_id = GEN_306;
  assign io_inner_finish_ready = T_2391;
  assign io_inner_probe_valid = T_2151;
  assign io_inner_probe_bits_addr_block = T_2095_addr_block;
  assign io_inner_probe_bits_p_type = T_2095_p_type;
  assign io_inner_probe_bits_client_id = T_2095_client_id;
  assign io_inner_release_ready = T_2328;
  assign io_outer_acquire_valid = T_2987;
  assign io_outer_acquire_bits_addr_block = T_3187_addr_block;
  assign io_outer_acquire_bits_client_xact_id = T_3187_client_xact_id;
  assign io_outer_acquire_bits_addr_beat = T_3187_addr_beat;
  assign io_outer_acquire_bits_is_builtin_type = T_3187_is_builtin_type;
  assign io_outer_acquire_bits_a_type = T_3187_a_type;
  assign io_outer_acquire_bits_union = T_3187_union;
  assign io_outer_acquire_bits_data = T_3187_data;
  assign io_outer_probe_ready = 1'h0;
  assign io_outer_release_valid = T_2797;
  assign io_outer_release_bits_addr_beat = T_2847_addr_beat;
  assign io_outer_release_bits_addr_block = T_2847_addr_block;
  assign io_outer_release_bits_client_xact_id = T_2847_client_xact_id;
  assign io_outer_release_bits_voluntary = T_2847_voluntary;
  assign io_outer_release_bits_r_type = T_2847_r_type;
  assign io_outer_release_bits_data = T_2847_data;
  assign io_outer_grant_ready = GEN_189;
  assign io_outer_finish_valid = 1'h0;
  assign io_outer_finish_bits_manager_xact_id = GEN_28;
  assign io_outer_finish_bits_manager_id = GEN_29;
  assign io_alloc_iacq_matches = T_1801;
  assign io_alloc_iacq_can = T_1693;
  assign io_alloc_irel_matches = T_1804;
  assign io_alloc_irel_can = 1'h0;
  assign io_alloc_oprb_matches = T_1807;
  assign io_alloc_oprb_can = 1'h0;
  assign all_pending_done = T_3775;
  assign xact_addr_beat = xact_iacq_addr_beat;
  assign xact_iacq_client_xact_id = T_1877_client_xact_id;
  assign xact_iacq_addr_beat = T_1877_addr_beat;
  assign xact_iacq_client_id = T_1877_client_id;
  assign xact_iacq_is_builtin_type = T_1877_is_builtin_type;
  assign xact_iacq_a_type = T_1877_a_type;
  assign vol_ignt_counter_pending = T_2291;
  assign vol_ignt_counter_up_idx = T_2241;
  assign vol_ignt_counter_up_done = T_2242;
  assign vol_ignt_counter_down_idx = T_2274;
  assign vol_ignt_counter_down_done = T_2275;
  assign pending_ignt = T_1907;
  assign ignt_data_idx = T_3567;
  assign ignt_data_done = T_3568;
  assign ifin_counter_pending = T_3357;
  assign ifin_counter_up_idx = T_3325;
  assign ifin_counter_up_done = T_3326;
  assign ifin_counter_down_idx = 3'h0;
  assign ifin_counter_down_done = T_3327;
  assign ognt_counter_pending = T_2951;
  assign ognt_counter_up_idx = T_2903;
  assign ognt_counter_up_done = T_2904;
  assign ognt_counter_down_idx = T_2934;
  assign ognt_counter_down_done = T_2935;
  assign vol_ognt_counter_pending = T_2787;
  assign vol_ognt_counter_up_idx = T_2741;
  assign vol_ognt_counter_up_done = T_2742;
  assign vol_ognt_counter_down_idx = T_2770;
  assign vol_ognt_counter_down_done = T_2771;
  assign T_183 = pending_orel_data != 8'h0;
  assign T_184 = pending_orel_send | T_183;
  assign pending_orel = T_184 | vol_ognt_counter_pending;
  assign T_210_sharers = 1'h0;
  assign T_262_state = 2'h0;
  assign coh_inner_sharers = T_210_sharers;
  assign coh_outer_state = T_262_state;
  assign T_1693 = state == 4'h0;
  assign T_1694 = io_inner_acquire_ready & io_inner_acquire_valid;
  assign T_1695 = T_1693 & T_1694;
  assign T_1696 = T_1695 & io_alloc_iacq_should;
  assign T_1705_0 = 3'h3;
  assign T_1707 = io_inner_acquire_bits_a_type == T_1705_0;
  assign T_1708 = io_inner_acquire_bits_is_builtin_type & T_1707;
  assign T_1709 = T_1696 & T_1708;
  assign T_1718_0 = 3'h3;
  assign T_1720 = io_inner_acquire_bits_a_type == T_1718_0;
  assign T_1721 = io_inner_acquire_bits_is_builtin_type & T_1720;
  assign T_1723 = T_1721 == 1'h0;
  assign T_1725 = io_inner_acquire_bits_addr_beat == 3'h0;
  assign T_1726 = T_1723 | T_1725;
  assign T_1728 = T_1726 == 1'h0;
  assign T_1729 = T_1709 & T_1728;
  assign T_1731 = T_1729 == 1'h0;
  assign T_1732 = T_1731 | reset;
  assign T_1734 = T_1732 == 1'h0;
  assign T_1735 = state != 4'h0;
  assign T_1736 = T_1735 & pending_ignt;
  assign T_1738 = xact_iacq_a_type == 3'h5;
  assign T_1740 = xact_iacq_a_type == 3'h6;
  assign T_1741 = T_1738 | T_1740;
  assign T_1742 = xact_iacq_is_builtin_type & T_1741;
  assign T_1743 = T_1736 & T_1742;
  assign T_1745 = T_1743 == 1'h0;
  assign T_1746 = T_1745 | reset;
  assign T_1748 = T_1746 == 1'h0;
  assign T_1752 = xact_iacq_a_type == 3'h4;
  assign T_1753 = xact_iacq_is_builtin_type & T_1752;
  assign T_1754 = T_1736 & T_1753;
  assign T_1756 = T_1754 == 1'h0;
  assign T_1757 = T_1756 | reset;
  assign T_1759 = T_1757 == 1'h0;
  assign T_1773_0 = 64'h0;
  assign T_1773_1 = 64'h0;
  assign T_1773_2 = 64'h0;
  assign T_1773_3 = 64'h0;
  assign T_1773_4 = 64'h0;
  assign T_1773_5 = 64'h0;
  assign T_1773_6 = 64'h0;
  assign T_1773_7 = 64'h0;
  assign T_1791_0 = 8'h0;
  assign T_1791_1 = 8'h0;
  assign T_1791_2 = 8'h0;
  assign T_1791_3 = 8'h0;
  assign T_1791_4 = 8'h0;
  assign T_1791_5 = 8'h0;
  assign T_1791_6 = 8'h0;
  assign T_1791_7 = 8'h0;
  assign T_1800 = io_inner_acquire_bits_addr_block == xact_addr_block;
  assign T_1801 = T_1735 & T_1800;
  assign T_1803 = io_inner_release_bits_addr_block == xact_addr_block;
  assign T_1804 = T_1735 & T_1803;
  assign T_1806 = io_outer_probe_bits_addr_block == xact_addr_block;
  assign T_1807 = T_1735 & T_1806;
  assign T_1815 = xact_iacq_client_xact_id == io_inner_acquire_bits_client_xact_id;
  assign T_1816 = xact_iacq_client_id == io_inner_acquire_bits_client_id;
  assign T_1817 = T_1815 & T_1816;
  assign T_1818 = T_1817 & pending_ignt;
  assign T_1819 = xact_iacq_addr_beat == io_inner_acquire_bits_addr_beat;
  assign T_1820 = T_1818 & T_1819;
  assign ignt_q_clk = clk;
  assign ignt_q_reset = reset;
  assign ignt_q_io_enq_valid = T_1876;
  assign ignt_q_io_enq_bits_client_xact_id = io_inner_acquire_bits_client_xact_id;
  assign ignt_q_io_enq_bits_addr_beat = io_inner_acquire_bits_addr_beat;
  assign ignt_q_io_enq_bits_client_id = io_inner_acquire_bits_client_id;
  assign ignt_q_io_enq_bits_is_builtin_type = io_inner_acquire_bits_is_builtin_type;
  assign ignt_q_io_enq_bits_a_type = io_inner_acquire_bits_a_type;
  assign ignt_q_io_deq_ready = GEN_299;
  assign T_1851 = T_1693 & io_alloc_iacq_should;
  assign T_1852 = T_1851 & io_inner_acquire_valid;
  assign T_1854 = T_1820 == 1'h0;
  assign T_1855 = T_1854 & pending_ignt;
  assign T_1857 = T_1855 & T_1694;
  assign T_1866_0 = 3'h3;
  assign T_1868 = io_inner_acquire_bits_a_type == T_1866_0;
  assign T_1869 = io_inner_acquire_bits_is_builtin_type & T_1868;
  assign T_1871 = T_1869 == 1'h0;
  assign T_1874 = T_1871 | T_1725;
  assign T_1875 = T_1857 & T_1874;
  assign T_1876 = T_1852 | T_1875;
  assign T_1877_client_xact_id = ignt_q_io_deq_valid ? ignt_q_io_deq_bits_client_xact_id : ignt_q_io_enq_bits_client_xact_id;
  assign T_1877_addr_beat = ignt_q_io_deq_valid ? ignt_q_io_deq_bits_addr_beat : ignt_q_io_enq_bits_addr_beat;
  assign T_1877_client_id = ignt_q_io_deq_valid ? ignt_q_io_deq_bits_client_id : ignt_q_io_enq_bits_client_id;
  assign T_1877_is_builtin_type = ignt_q_io_deq_valid ? ignt_q_io_deq_bits_is_builtin_type : ignt_q_io_enq_bits_is_builtin_type;
  assign T_1877_a_type = ignt_q_io_deq_valid ? ignt_q_io_deq_bits_a_type : ignt_q_io_enq_bits_a_type;
  assign T_1907 = ignt_q_io_count > 2'h0;
  assign T_1909 = T_1735 | io_alloc_iacq_should;
  assign T_1919_0 = 3'h2;
  assign T_1919_1 = 3'h3;
  assign T_1919_2 = 3'h4;
  assign T_1921 = io_inner_acquire_bits_a_type == T_1919_0;
  assign T_1922 = io_inner_acquire_bits_a_type == T_1919_1;
  assign T_1923 = io_inner_acquire_bits_a_type == T_1919_2;
  assign T_1924 = T_1921 | T_1922;
  assign T_1925 = T_1924 | T_1923;
  assign T_1926 = io_inner_acquire_bits_is_builtin_type & T_1925;
  assign T_1927 = T_1694 & T_1926;
  assign T_1931 = T_1927 ? 8'hff : 8'h0;
  assign T_1932 = ~ T_1931;
  assign T_1934 = 8'h1 << io_inner_acquire_bits_addr_beat;
  assign T_1935 = ~ T_1934;
  assign T_1936 = T_1932 | T_1935;
  assign T_1937 = pending_put_data & T_1936;
  assign T_1947_0 = 3'h3;
  assign T_1949 = io_inner_acquire_bits_a_type == T_1947_0;
  assign T_1950 = io_inner_acquire_bits_is_builtin_type & T_1949;
  assign T_1951 = T_1694 & T_1950;
  assign T_1954 = T_1951 & T_1725;
  assign T_1963 = T_1954 ? 8'hfe : 8'h0;
  assign T_1964 = T_1937 | T_1963;
  assign GEN_32 = T_1909 ? T_1964 : pending_put_data;
  assign T_1972 = 4'h8 * 4'h0;
  assign T_1974 = io_inner_acquire_bits_a_type == 3'h2;
  assign T_1975 = io_inner_acquire_bits_is_builtin_type & T_1974;
  assign T_1977 = io_inner_acquire_bits_a_type == 3'h3;
  assign T_1978 = io_inner_acquire_bits_is_builtin_type & T_1977;
  assign T_1979 = T_1975 | T_1978;
  assign T_1980 = io_inner_acquire_bits_union[5:1];
  assign T_1981 = T_1979 ? 5'h1 : T_1980;
  assign T_1982 = io_inner_acquire_bits_union[11:9];
  assign T_1983 = io_inner_acquire_bits_union[8:6];
  assign T_1996_0 = 3'h2;
  assign T_1996_1 = 3'h3;
  assign T_1996_2 = 3'h4;
  assign T_1998 = io_inner_acquire_bits_a_type == T_1996_0;
  assign T_1999 = io_inner_acquire_bits_a_type == T_1996_1;
  assign T_2000 = io_inner_acquire_bits_a_type == T_1996_2;
  assign T_2001 = T_1998 | T_1999;
  assign T_2002 = T_2001 | T_2000;
  assign T_2003 = io_inner_acquire_bits_is_builtin_type & T_2002;
  assign T_2004 = T_1694 & T_2003;
  assign T_2008 = T_2004 ? 8'hff : 8'h0;
  assign T_2009 = ~ T_2008;
  assign T_2013 = T_2009 | T_1935;
  assign T_2015 = T_1978 ? T_2013 : 8'h0;
  assign GEN_33 = T_1852 ? io_inner_acquire_bits_addr_block : xact_addr_block;
  assign GEN_34 = T_1852 ? 1'h0 : xact_allocate;
  assign GEN_35 = T_1852 ? T_1972 : xact_amo_shift_bytes;
  assign GEN_36 = T_1852 ? T_1981 : xact_op_code;
  assign GEN_37 = T_1852 ? T_1982 : xact_addr_byte;
  assign GEN_38 = T_1852 ? T_1983 : xact_op_size;
  assign GEN_42 = T_1852 ? T_2015 : GEN_32;
  assign GEN_43 = T_1852 ? 8'h0 : pending_ignt_data;
  assign GEN_44 = T_1852 ? 4'h5 : state;
  assign T_2018 = pending_put_data != 8'h0;
  assign T_2034_0 = 3'h3;
  assign T_2036 = io_inner_acquire_bits_a_type == T_2034_0;
  assign T_2037 = io_inner_acquire_bits_is_builtin_type & T_2036;
  assign T_2038 = T_1818 & T_2037;
  assign T_2039 = T_1693 | T_2038;
  assign T_2040 = ~ pending_ignt_data;
  assign skip_outer_acquire = T_2040 == 8'h0;
  assign T_2049 = 3'h4 == xact_iacq_a_type;
  assign T_2050 = T_2049 ? 2'h0 : 2'h2;
  assign T_2051 = 3'h6 == xact_iacq_a_type;
  assign T_2052 = T_2051 ? 2'h0 : T_2050;
  assign T_2053 = 3'h5 == xact_iacq_a_type;
  assign T_2054 = T_2053 ? 2'h2 : T_2052;
  assign T_2055 = 3'h2 == xact_iacq_a_type;
  assign T_2056 = T_2055 ? 2'h0 : T_2054;
  assign T_2057 = 3'h0 == xact_iacq_a_type;
  assign T_2058 = T_2057 ? 2'h2 : T_2056;
  assign T_2059 = 3'h3 == xact_iacq_a_type;
  assign T_2060 = T_2059 ? 2'h0 : T_2058;
  assign T_2061 = 3'h1 == xact_iacq_a_type;
  assign T_2062 = T_2061 ? 2'h2 : T_2060;
  assign T_2064 = T_2061 ? 2'h0 : 2'h2;
  assign T_2066 = T_2057 ? 2'h1 : T_2064;
  assign T_2067 = xact_iacq_is_builtin_type ? T_2062 : T_2066;
  assign T_2095_addr_block = xact_addr_block;
  assign T_2095_p_type = T_2067;
  assign T_2095_client_id = 1'h0;
  assign T_2123 = skip_outer_acquire == 1'h0;
  assign T_2124 = T_2123 ? 4'h6 : 4'h7;
  assign T_2133_pending = T_2207;
  assign T_2133_up_idx = 3'h0;
  assign T_2133_up_done = T_2141;
  assign T_2133_down_idx = T_2190;
  assign T_2133_down_done = T_2191;
  assign T_2141 = io_inner_probe_ready & io_inner_probe_valid;
  assign T_2142 = ~ T_2141;
  assign T_2144 = 2'h1 << io_inner_probe_bits_client_id;
  assign T_2145 = ~ T_2144;
  assign GEN_370 = {{1'd0}, T_2142};
  assign T_2146 = GEN_370 | T_2145;
  assign GEN_371 = {{1'd0}, pending_iprbs};
  assign T_2147 = GEN_371 & T_2146;
  assign T_2148 = state == 4'h5;
  assign T_2151 = T_2148 & pending_iprbs;
  assign T_2168 = io_inner_release_ready & io_inner_release_valid;
  assign T_2171 = io_inner_release_bits_voluntary == 1'h0;
  assign T_2172 = T_1735 & T_2171;
  assign T_2173 = T_2168 & T_2172;
  assign T_2175 = io_inner_release_bits_r_type == 3'h0;
  assign T_2176 = io_inner_release_bits_r_type == 3'h1;
  assign T_2177 = io_inner_release_bits_r_type == 3'h2;
  assign T_2178 = T_2175 | T_2176;
  assign T_2179 = T_2178 | T_2177;
  assign T_2181 = T_2173 & T_2179;
  assign T_2185 = T_2183 == 3'h7;
  assign T_2187 = T_2183 + 3'h1;
  assign T_2188 = T_2187[2:0];
  assign GEN_46 = T_2181 ? T_2188 : T_2183;
  assign T_2189 = T_2181 & T_2185;
  assign T_2190 = T_2179 ? T_2183 : 3'h0;
  assign T_2191 = T_2179 ? T_2189 : T_2173;
  assign T_2195 = T_2191 == 1'h0;
  assign T_2196 = T_2141 & T_2195;
  assign T_2198 = T_2193 + 1'h1;
  assign T_2199 = T_2198[0:0];
  assign GEN_47 = T_2196 ? T_2199 : T_2193;
  assign T_2201 = T_2141 == 1'h0;
  assign T_2202 = T_2191 & T_2201;
  assign T_2204 = T_2193 - 1'h1;
  assign T_2205 = T_2204[0:0];
  assign GEN_48 = T_2202 ? T_2205 : GEN_47;
  assign T_2207 = T_2193 > 1'h0;
  assign T_2211 = pending_iprbs | T_2133_pending;
  assign T_2213 = T_2211 == 1'h0;
  assign T_2214 = T_2148 & T_2213;
  assign GEN_49 = T_2214 ? T_2124 : GEN_44;
  assign T_2218 = T_1693 ? io_alloc_irel_should : io_alloc_irel_matches;
  assign T_2219 = T_2218 & io_inner_release_bits_voluntary;
  assign T_2224 = T_2168 & T_2219;
  assign T_2232 = T_2224 & T_2179;
  assign T_2236 = T_2234 == 3'h7;
  assign T_2238 = T_2234 + 3'h1;
  assign T_2239 = T_2238[2:0];
  assign GEN_50 = T_2232 ? T_2239 : T_2234;
  assign T_2240 = T_2232 & T_2236;
  assign T_2241 = T_2179 ? T_2234 : 3'h0;
  assign T_2242 = T_2179 ? T_2240 : T_2224;
  assign T_2243 = io_inner_grant_ready & io_inner_grant_valid;
  assign T_2246 = io_inner_grant_bits_g_type == 4'h0;
  assign T_2247 = io_inner_grant_bits_is_builtin_type & T_2246;
  assign T_2248 = T_1735 & T_2247;
  assign T_2249 = T_2243 & T_2248;
  assign T_2257_0 = 3'h5;
  assign GEN_372 = {{1'd0}, T_2257_0};
  assign T_2259 = io_inner_grant_bits_g_type == GEN_372;
  assign T_2261 = io_inner_grant_bits_g_type == 4'h1;
  assign T_2262 = T_2246 | T_2261;
  assign T_2263 = io_inner_grant_bits_is_builtin_type ? T_2259 : T_2262;
  assign T_2265 = T_2249 & T_2263;
  assign T_2269 = T_2267 == 3'h7;
  assign T_2271 = T_2267 + 3'h1;
  assign T_2272 = T_2271[2:0];
  assign GEN_51 = T_2265 ? T_2272 : T_2267;
  assign T_2273 = T_2265 & T_2269;
  assign T_2274 = T_2263 ? T_2267 : 3'h0;
  assign T_2275 = T_2263 ? T_2273 : T_2249;
  assign T_2279 = T_2275 == 1'h0;
  assign T_2280 = T_2242 & T_2279;
  assign T_2282 = T_2277 + 1'h1;
  assign T_2283 = T_2282[0:0];
  assign GEN_52 = T_2280 ? T_2283 : T_2277;
  assign T_2285 = T_2242 == 1'h0;
  assign T_2286 = T_2275 & T_2285;
  assign T_2288 = T_2277 - 1'h1;
  assign T_2289 = T_2288[0:0];
  assign GEN_53 = T_2286 ? T_2289 : GEN_52;
  assign T_2291 = T_2277 > 1'h0;
  assign T_2293 = T_1693 & io_alloc_irel_should;
  assign T_2294 = T_2293 & io_inner_release_valid;
  assign GEN_54 = T_2294 ? io_inner_release_bits_addr_block : GEN_33;
  assign GEN_55 = T_2294 ? 8'hff : pending_irel_data;
  assign GEN_56 = T_2294 ? 4'h7 : GEN_49;
  assign T_2301 = T_1803 & io_inner_release_bits_voluntary;
  assign T_2303 = state == 4'h8;
  assign T_2304 = T_1693 | T_2303;
  assign T_2306 = T_2304 == 1'h0;
  assign T_2307 = T_2301 & T_2306;
  assign T_2309 = all_pending_done == 1'h0;
  assign T_2310 = T_2307 & T_2309;
  assign T_2311 = io_outer_grant_ready & io_outer_grant_valid;
  assign T_2313 = T_2311 == 1'h0;
  assign T_2314 = T_2310 & T_2313;
  assign T_2317 = T_2243 == 1'h0;
  assign T_2318 = T_2314 & T_2317;
  assign T_2320 = vol_ignt_counter_pending == 1'h0;
  assign T_2321 = T_2318 & T_2320;
  assign T_2325 = T_1803 & T_2171;
  assign T_2327 = T_2325 & T_2148;
  assign T_2328 = T_2321 | T_2327;
  assign T_2329 = T_2328 & io_inner_release_valid;
  assign T_2330 = T_2294 | T_2329;
  assign T_2331 = T_2330 & io_inner_release_ready;
  assign T_2340 = T_2179 == 1'h0;
  assign T_2342 = io_inner_release_bits_addr_beat == 3'h0;
  assign T_2343 = T_2340 | T_2342;
  assign T_2357 = T_2168 & T_2179;
  assign T_2361 = T_2357 ? 8'hff : 8'h0;
  assign T_2362 = ~ T_2361;
  assign T_2364 = 8'h1 << io_inner_release_bits_addr_beat;
  assign T_2365 = ~ T_2364;
  assign T_2366 = T_2362 | T_2365;
  assign T_2368 = T_2179 ? T_2366 : 8'h0;
  assign GEN_57 = T_2343 ? io_inner_release_bits_r_type : xact_vol_ir_r_type;
  assign GEN_58 = T_2343 ? io_inner_release_bits_client_id : xact_vol_ir_src;
  assign GEN_59 = T_2343 ? io_inner_release_bits_client_xact_id : xact_vol_ir_client_xact_id;
  assign GEN_60 = T_2343 ? T_2368 : GEN_55;
  assign T_2370 = T_2343 == 1'h0;
  assign T_2387 = pending_irel_data & T_2366;
  assign GEN_61 = T_2370 ? T_2387 : GEN_60;
  assign GEN_62 = T_2331 ? GEN_57 : xact_vol_ir_r_type;
  assign GEN_63 = T_2331 ? GEN_58 : xact_vol_ir_src;
  assign GEN_64 = T_2331 ? GEN_59 : xact_vol_ir_client_xact_id;
  assign GEN_65 = T_2331 ? GEN_61 : GEN_55;
  assign T_2388 = state == 4'h3;
  assign T_2389 = state == 4'h4;
  assign T_2391 = state == 4'h7;
  assign T_2392 = T_2388 | T_2389;
  assign T_2393 = T_2392 | T_2148;
  assign T_2394 = T_2393 | T_2391;
  assign T_2395 = T_2394 & vol_ignt_counter_pending;
  assign T_2397 = pending_irel_data != 8'h0;
  assign T_2398 = T_2397 | vol_ognt_counter_pending;
  assign T_2400 = T_2398 == 1'h0;
  assign T_2401 = T_2395 & T_2400;
  assign T_2436_addr_beat = 3'h0;
  assign T_2436_addr_block = xact_addr_block;
  assign T_2436_client_xact_id = xact_vol_ir_client_xact_id;
  assign T_2436_voluntary = 1'h1;
  assign T_2436_r_type = xact_vol_ir_r_type;
  assign T_2436_data = 64'h0;
  assign T_2436_client_id = xact_vol_ir_src;
  assign T_2503_addr_beat = 3'h0;
  assign T_2503_client_xact_id = T_2436_client_xact_id;
  assign T_2503_manager_xact_id = 4'h0;
  assign T_2503_is_builtin_type = 1'h1;
  assign T_2503_g_type = 4'h0;
  assign T_2503_data = 64'h0;
  assign T_2503_client_id = T_2436_client_id;
  assign GEN_0 = GEN_72;
  assign GEN_66 = 3'h1 == io_inner_release_bits_addr_beat ? wmask_buffer_1 : wmask_buffer_0;
  assign GEN_67 = 3'h2 == io_inner_release_bits_addr_beat ? wmask_buffer_2 : GEN_66;
  assign GEN_68 = 3'h3 == io_inner_release_bits_addr_beat ? wmask_buffer_3 : GEN_67;
  assign GEN_69 = 3'h4 == io_inner_release_bits_addr_beat ? wmask_buffer_4 : GEN_68;
  assign GEN_70 = 3'h5 == io_inner_release_bits_addr_beat ? wmask_buffer_5 : GEN_69;
  assign GEN_71 = 3'h6 == io_inner_release_bits_addr_beat ? wmask_buffer_6 : GEN_70;
  assign GEN_72 = 3'h7 == io_inner_release_bits_addr_beat ? wmask_buffer_7 : GEN_71;
  assign T_2572 = GEN_0[0];
  assign GEN_1 = GEN_72;
  assign T_2573 = GEN_1[1];
  assign GEN_2 = GEN_72;
  assign T_2574 = GEN_2[2];
  assign GEN_3 = GEN_72;
  assign T_2575 = GEN_3[3];
  assign GEN_4 = GEN_72;
  assign T_2576 = GEN_4[4];
  assign GEN_5 = GEN_72;
  assign T_2577 = GEN_5[5];
  assign GEN_6 = GEN_72;
  assign T_2578 = GEN_6[6];
  assign GEN_7 = GEN_72;
  assign T_2579 = GEN_7[7];
  assign T_2583 = T_2572 ? 8'hff : 8'h0;
  assign T_2587 = T_2573 ? 8'hff : 8'h0;
  assign T_2591 = T_2574 ? 8'hff : 8'h0;
  assign T_2595 = T_2575 ? 8'hff : 8'h0;
  assign T_2599 = T_2576 ? 8'hff : 8'h0;
  assign T_2603 = T_2577 ? 8'hff : 8'h0;
  assign T_2607 = T_2578 ? 8'hff : 8'h0;
  assign T_2611 = T_2579 ? 8'hff : 8'h0;
  assign T_2612 = {T_2587,T_2583};
  assign T_2613 = {T_2595,T_2591};
  assign T_2614 = {T_2613,T_2612};
  assign T_2615 = {T_2603,T_2599};
  assign T_2616 = {T_2611,T_2607};
  assign T_2617 = {T_2616,T_2615};
  assign T_2618 = {T_2617,T_2614};
  assign T_2619 = ~ T_2618;
  assign T_2620 = T_2619 & io_inner_release_bits_data;
  assign GEN_8 = GEN_128;
  assign GEN_122 = 3'h1 == io_inner_release_bits_addr_beat ? data_buffer_1 : data_buffer_0;
  assign GEN_123 = 3'h2 == io_inner_release_bits_addr_beat ? data_buffer_2 : GEN_122;
  assign GEN_124 = 3'h3 == io_inner_release_bits_addr_beat ? data_buffer_3 : GEN_123;
  assign GEN_125 = 3'h4 == io_inner_release_bits_addr_beat ? data_buffer_4 : GEN_124;
  assign GEN_126 = 3'h5 == io_inner_release_bits_addr_beat ? data_buffer_5 : GEN_125;
  assign GEN_127 = 3'h6 == io_inner_release_bits_addr_beat ? data_buffer_6 : GEN_126;
  assign GEN_128 = 3'h7 == io_inner_release_bits_addr_beat ? data_buffer_7 : GEN_127;
  assign T_2621 = T_2618 & GEN_8;
  assign T_2622 = T_2620 | T_2621;
  assign GEN_9 = T_2622;
  assign GEN_129 = 3'h0 == io_inner_release_bits_addr_beat ? GEN_9 : data_buffer_0;
  assign GEN_130 = 3'h1 == io_inner_release_bits_addr_beat ? GEN_9 : data_buffer_1;
  assign GEN_131 = 3'h2 == io_inner_release_bits_addr_beat ? GEN_9 : data_buffer_2;
  assign GEN_132 = 3'h3 == io_inner_release_bits_addr_beat ? GEN_9 : data_buffer_3;
  assign GEN_133 = 3'h4 == io_inner_release_bits_addr_beat ? GEN_9 : data_buffer_4;
  assign GEN_134 = 3'h5 == io_inner_release_bits_addr_beat ? GEN_9 : data_buffer_5;
  assign GEN_135 = 3'h6 == io_inner_release_bits_addr_beat ? GEN_9 : data_buffer_6;
  assign GEN_136 = 3'h7 == io_inner_release_bits_addr_beat ? GEN_9 : data_buffer_7;
  assign GEN_147 = T_2357 ? GEN_129 : data_buffer_0;
  assign GEN_148 = T_2357 ? GEN_130 : data_buffer_1;
  assign GEN_149 = T_2357 ? GEN_131 : data_buffer_2;
  assign GEN_150 = T_2357 ? GEN_132 : data_buffer_3;
  assign GEN_151 = T_2357 ? GEN_133 : data_buffer_4;
  assign GEN_152 = T_2357 ? GEN_134 : data_buffer_5;
  assign GEN_153 = T_2357 ? GEN_135 : data_buffer_6;
  assign GEN_154 = T_2357 ? GEN_136 : data_buffer_7;
  assign T_2653_state = 2'h2;
  assign T_2679 = T_1735 | io_alloc_irel_should;
  assign T_2695 = T_2361 & T_2364;
  assign T_2696 = pending_orel_data | T_2695;
  assign T_2698 = io_outer_release_ready & io_outer_release_valid;
  assign T_2699 = io_outer_release_bits_r_type == 3'h0;
  assign T_2700 = io_outer_release_bits_r_type == 3'h1;
  assign T_2701 = io_outer_release_bits_r_type == 3'h2;
  assign T_2702 = T_2699 | T_2700;
  assign T_2703 = T_2702 | T_2701;
  assign T_2704 = T_2698 & T_2703;
  assign T_2708 = T_2704 ? 8'hff : 8'h0;
  assign T_2709 = ~ T_2708;
  assign T_2711 = 8'h1 << io_outer_release_bits_addr_beat;
  assign T_2712 = ~ T_2711;
  assign T_2713 = T_2709 | T_2712;
  assign T_2714 = T_2696 & T_2713;
  assign GEN_155 = T_2679 ? T_2714 : pending_orel_data;
  assign GEN_157 = T_2698 ? 1'h0 : pending_orel_send;
  assign T_2724 = T_2698 & io_outer_release_bits_voluntary;
  assign T_2732 = T_2724 & T_2703;
  assign T_2736 = T_2734 == 3'h7;
  assign T_2738 = T_2734 + 3'h1;
  assign T_2739 = T_2738[2:0];
  assign GEN_158 = T_2732 ? T_2739 : T_2734;
  assign T_2740 = T_2732 & T_2736;
  assign T_2741 = T_2703 ? T_2734 : 3'h0;
  assign T_2742 = T_2703 ? T_2740 : T_2724;
  assign T_2745 = io_outer_grant_bits_g_type == 4'h0;
  assign T_2746 = io_outer_grant_bits_is_builtin_type & T_2745;
  assign T_2747 = T_2311 & T_2746;
  assign T_2755_0 = 3'h5;
  assign GEN_373 = {{1'd0}, T_2755_0};
  assign T_2757 = io_outer_grant_bits_g_type == GEN_373;
  assign T_2759 = io_outer_grant_bits_is_builtin_type ? T_2757 : T_2745;
  assign T_2761 = T_2747 & T_2759;
  assign T_2765 = T_2763 == 3'h7;
  assign T_2767 = T_2763 + 3'h1;
  assign T_2768 = T_2767[2:0];
  assign GEN_159 = T_2761 ? T_2768 : T_2763;
  assign T_2769 = T_2761 & T_2765;
  assign T_2770 = T_2759 ? T_2763 : 3'h0;
  assign T_2771 = T_2759 ? T_2769 : T_2747;
  assign T_2775 = T_2771 == 1'h0;
  assign T_2776 = T_2742 & T_2775;
  assign T_2778 = T_2773 + 1'h1;
  assign T_2779 = T_2778[0:0];
  assign GEN_160 = T_2776 ? T_2779 : T_2773;
  assign T_2781 = T_2742 == 1'h0;
  assign T_2782 = T_2771 & T_2781;
  assign T_2784 = T_2773 - 1'h1;
  assign T_2785 = T_2784[0:0];
  assign GEN_161 = T_2782 ? T_2785 : GEN_160;
  assign T_2787 = T_2773 > 1'h0;
  assign T_2794 = pending_orel_data >> vol_ognt_counter_up_idx;
  assign T_2795 = T_2794[0];
  assign T_2796 = T_2703 ? T_2795 : pending_orel_send;
  assign T_2797 = T_2391 & T_2796;
  assign T_2810 = T_2653_state == 2'h2;
  assign T_2811 = T_2810 ? 3'h0 : 3'h3;
  assign T_2847_addr_beat = vol_ognt_counter_up_idx;
  assign T_2847_addr_block = xact_addr_block;
  assign T_2847_client_xact_id = 4'h0;
  assign T_2847_voluntary = 1'h1;
  assign T_2847_r_type = T_2811;
  assign T_2847_data = GEN_10;
  assign GEN_10 = GEN_168;
  assign GEN_162 = 3'h1 == vol_ognt_counter_up_idx ? data_buffer_1 : data_buffer_0;
  assign GEN_163 = 3'h2 == vol_ognt_counter_up_idx ? data_buffer_2 : GEN_162;
  assign GEN_164 = 3'h3 == vol_ognt_counter_up_idx ? data_buffer_3 : GEN_163;
  assign GEN_165 = 3'h4 == vol_ognt_counter_up_idx ? data_buffer_4 : GEN_164;
  assign GEN_166 = 3'h5 == vol_ognt_counter_up_idx ? data_buffer_5 : GEN_165;
  assign GEN_167 = 3'h6 == vol_ognt_counter_up_idx ? data_buffer_6 : GEN_166;
  assign GEN_168 = 3'h7 == vol_ognt_counter_up_idx ? data_buffer_7 : GEN_167;
  assign T_2876 = xact_iacq_is_builtin_type == 1'h0;
  assign T_2879 = io_outer_acquire_ready & io_outer_acquire_valid;
  assign T_2890_0 = 3'h3;
  assign T_2892 = io_outer_acquire_bits_a_type == T_2890_0;
  assign T_2893 = io_outer_acquire_bits_is_builtin_type & T_2892;
  assign T_2894 = T_2879 & T_2893;
  assign T_2898 = T_2896 == 3'h7;
  assign T_2900 = T_2896 + 3'h1;
  assign T_2901 = T_2900[2:0];
  assign GEN_170 = T_2894 ? T_2901 : T_2896;
  assign T_2902 = T_2894 & T_2898;
  assign T_2903 = T_2893 ? T_2896 : xact_addr_beat;
  assign T_2904 = T_2893 ? T_2902 : T_2879;
  assign T_2910 = T_2746 == 1'h0;
  assign T_2911 = T_2311 & T_2910;
  assign T_2919_0 = 3'h5;
  assign GEN_374 = {{1'd0}, T_2919_0};
  assign T_2921 = io_outer_grant_bits_g_type == GEN_374;
  assign T_2923 = io_outer_grant_bits_is_builtin_type ? T_2921 : T_2745;
  assign T_2925 = T_2911 & T_2923;
  assign T_2929 = T_2927 == 3'h7;
  assign T_2931 = T_2927 + 3'h1;
  assign T_2932 = T_2931[2:0];
  assign GEN_171 = T_2925 ? T_2932 : T_2927;
  assign T_2933 = T_2925 & T_2929;
  assign T_2934 = T_2923 ? T_2927 : xact_addr_beat;
  assign T_2935 = T_2923 ? T_2933 : T_2911;
  assign T_2939 = T_2935 == 1'h0;
  assign T_2940 = T_2904 & T_2939;
  assign T_2942 = T_2937 + 1'h1;
  assign T_2943 = T_2942[0:0];
  assign GEN_172 = T_2940 ? T_2943 : T_2937;
  assign T_2945 = T_2904 == 1'h0;
  assign T_2946 = T_2935 & T_2945;
  assign T_2948 = T_2937 - 1'h1;
  assign T_2949 = T_2948[0:0];
  assign GEN_173 = T_2946 ? T_2949 : GEN_172;
  assign T_2951 = T_2937 > 1'h0;
  assign T_2952 = state == 4'h6;
  assign T_2956 = pending_put_data >> ognt_counter_up_idx;
  assign T_2957 = T_2956[0];
  assign T_2959 = T_2957 == 1'h0;
  assign T_2968_0 = 3'h2;
  assign T_2968_1 = 3'h3;
  assign T_2968_2 = 3'h4;
  assign T_2986 = xact_allocate | T_2959;
  assign T_2987 = T_2952 & T_2986;
  assign T_2990 = xact_op_code == 5'h1;
  assign T_2991 = xact_op_code == 5'h7;
  assign T_2992 = T_2990 | T_2991;
  assign T_2993 = xact_op_code[3];
  assign T_2994 = xact_op_code == 5'h4;
  assign T_2995 = T_2993 | T_2994;
  assign T_2996 = T_2992 | T_2995;
  assign T_2997 = xact_op_code == 5'h3;
  assign T_2998 = T_2996 | T_2997;
  assign T_2999 = xact_op_code == 5'h6;
  assign T_3000 = T_2998 | T_2999;
  assign T_3003 = {xact_op_code,1'h1};
  assign T_3034_addr_block = xact_addr_block;
  assign T_3034_client_xact_id = 4'h0;
  assign T_3034_addr_beat = 3'h0;
  assign T_3034_is_builtin_type = 1'h0;
  assign T_3034_a_type = {{2'd0}, T_3000};
  assign T_3034_union = {{6'd0}, T_3003};
  assign T_3034_data = 64'h0;
  assign GEN_11 = GEN_180;
  assign GEN_174 = 3'h1 == ognt_counter_up_idx ? wmask_buffer_1 : wmask_buffer_0;
  assign GEN_175 = 3'h2 == ognt_counter_up_idx ? wmask_buffer_2 : GEN_174;
  assign GEN_176 = 3'h3 == ognt_counter_up_idx ? wmask_buffer_3 : GEN_175;
  assign GEN_177 = 3'h4 == ognt_counter_up_idx ? wmask_buffer_4 : GEN_176;
  assign GEN_178 = 3'h5 == ognt_counter_up_idx ? wmask_buffer_5 : GEN_177;
  assign GEN_179 = 3'h6 == ognt_counter_up_idx ? wmask_buffer_6 : GEN_178;
  assign GEN_180 = 3'h7 == ognt_counter_up_idx ? wmask_buffer_7 : GEN_179;
  assign T_3099 = {xact_op_code,1'h0};
  assign T_3100 = {xact_addr_byte,xact_op_size};
  assign T_3101 = {T_3100,T_3099};
  assign T_3103 = {xact_op_size,xact_op_code};
  assign T_3104 = {T_3103,1'h0};
  assign T_3106 = {GEN_11,1'h0};
  assign T_3118 = T_2051 ? 6'h2 : 6'h0;
  assign T_3120 = T_2053 ? 6'h0 : T_3118;
  assign T_3122 = T_2049 ? T_3101 : {{6'd0}, T_3120};
  assign T_3124 = T_2059 ? {{3'd0}, T_3106} : T_3122;
  assign T_3126 = T_2055 ? {{3'd0}, T_3106} : T_3124;
  assign T_3128 = T_2061 ? {{3'd0}, T_3104} : T_3126;
  assign T_3130 = T_2057 ? T_3101 : T_3128;
  assign T_3159_addr_block = xact_addr_block;
  assign T_3159_client_xact_id = 4'h0;
  assign T_3159_addr_beat = ognt_counter_up_idx;
  assign T_3159_is_builtin_type = 1'h1;
  assign T_3159_a_type = xact_iacq_a_type;
  assign T_3159_union = T_3130;
  assign T_3159_data = GEN_12;
  assign GEN_12 = GEN_187;
  assign GEN_181 = 3'h1 == ognt_counter_up_idx ? data_buffer_1 : data_buffer_0;
  assign GEN_182 = 3'h2 == ognt_counter_up_idx ? data_buffer_2 : GEN_181;
  assign GEN_183 = 3'h3 == ognt_counter_up_idx ? data_buffer_3 : GEN_182;
  assign GEN_184 = 3'h4 == ognt_counter_up_idx ? data_buffer_4 : GEN_183;
  assign GEN_185 = 3'h5 == ognt_counter_up_idx ? data_buffer_5 : GEN_184;
  assign GEN_186 = 3'h6 == ognt_counter_up_idx ? data_buffer_6 : GEN_185;
  assign GEN_187 = 3'h7 == ognt_counter_up_idx ? data_buffer_7 : GEN_186;
  assign T_3187_addr_block = T_2876 ? T_3034_addr_block : T_3159_addr_block;
  assign T_3187_client_xact_id = T_2876 ? T_3034_client_xact_id : T_3159_client_xact_id;
  assign T_3187_addr_beat = T_2876 ? T_3034_addr_beat : T_3159_addr_beat;
  assign T_3187_is_builtin_type = T_2876 ? T_3034_is_builtin_type : T_3159_is_builtin_type;
  assign T_3187_a_type = T_2876 ? T_3034_a_type : T_3159_a_type;
  assign T_3187_union = T_2876 ? T_3034_union : T_3159_union;
  assign T_3187_data = T_2876 ? T_3034_data : T_3159_data;
  assign T_3216 = T_2952 & ognt_counter_up_done;
  assign GEN_188 = T_3216 ? 4'h7 : GEN_56;
  assign GEN_189 = ognt_counter_pending ? 1'h1 : vol_ognt_counter_pending;
  assign T_3226_0 = 3'h5;
  assign T_3226_1 = 3'h4;
  assign GEN_375 = {{1'd0}, T_3226_0};
  assign T_3228 = io_outer_grant_bits_g_type == GEN_375;
  assign GEN_376 = {{1'd0}, T_3226_1};
  assign T_3229 = io_outer_grant_bits_g_type == GEN_376;
  assign T_3230 = T_3228 | T_3229;
  assign T_3232 = io_outer_grant_bits_is_builtin_type ? T_3230 : T_2745;
  assign T_3233 = T_2311 & T_3232;
  assign GEN_13 = GEN_196;
  assign GEN_190 = 3'h1 == io_outer_grant_bits_addr_beat ? wmask_buffer_1 : wmask_buffer_0;
  assign GEN_191 = 3'h2 == io_outer_grant_bits_addr_beat ? wmask_buffer_2 : GEN_190;
  assign GEN_192 = 3'h3 == io_outer_grant_bits_addr_beat ? wmask_buffer_3 : GEN_191;
  assign GEN_193 = 3'h4 == io_outer_grant_bits_addr_beat ? wmask_buffer_4 : GEN_192;
  assign GEN_194 = 3'h5 == io_outer_grant_bits_addr_beat ? wmask_buffer_5 : GEN_193;
  assign GEN_195 = 3'h6 == io_outer_grant_bits_addr_beat ? wmask_buffer_6 : GEN_194;
  assign GEN_196 = 3'h7 == io_outer_grant_bits_addr_beat ? wmask_buffer_7 : GEN_195;
  assign T_3234 = GEN_13[0];
  assign GEN_14 = GEN_196;
  assign T_3235 = GEN_14[1];
  assign GEN_15 = GEN_196;
  assign T_3236 = GEN_15[2];
  assign GEN_16 = GEN_196;
  assign T_3237 = GEN_16[3];
  assign GEN_17 = GEN_196;
  assign T_3238 = GEN_17[4];
  assign GEN_18 = GEN_196;
  assign T_3239 = GEN_18[5];
  assign GEN_19 = GEN_196;
  assign T_3240 = GEN_19[6];
  assign GEN_20 = GEN_196;
  assign T_3241 = GEN_20[7];
  assign T_3245 = T_3234 ? 8'hff : 8'h0;
  assign T_3249 = T_3235 ? 8'hff : 8'h0;
  assign T_3253 = T_3236 ? 8'hff : 8'h0;
  assign T_3257 = T_3237 ? 8'hff : 8'h0;
  assign T_3261 = T_3238 ? 8'hff : 8'h0;
  assign T_3265 = T_3239 ? 8'hff : 8'h0;
  assign T_3269 = T_3240 ? 8'hff : 8'h0;
  assign T_3273 = T_3241 ? 8'hff : 8'h0;
  assign T_3274 = {T_3249,T_3245};
  assign T_3275 = {T_3257,T_3253};
  assign T_3276 = {T_3275,T_3274};
  assign T_3277 = {T_3265,T_3261};
  assign T_3278 = {T_3273,T_3269};
  assign T_3279 = {T_3278,T_3277};
  assign T_3280 = {T_3279,T_3276};
  assign T_3281 = ~ T_3280;
  assign T_3282 = T_3281 & io_outer_grant_bits_data;
  assign GEN_21 = GEN_252;
  assign GEN_246 = 3'h1 == io_outer_grant_bits_addr_beat ? data_buffer_1 : data_buffer_0;
  assign GEN_247 = 3'h2 == io_outer_grant_bits_addr_beat ? data_buffer_2 : GEN_246;
  assign GEN_248 = 3'h3 == io_outer_grant_bits_addr_beat ? data_buffer_3 : GEN_247;
  assign GEN_249 = 3'h4 == io_outer_grant_bits_addr_beat ? data_buffer_4 : GEN_248;
  assign GEN_250 = 3'h5 == io_outer_grant_bits_addr_beat ? data_buffer_5 : GEN_249;
  assign GEN_251 = 3'h6 == io_outer_grant_bits_addr_beat ? data_buffer_6 : GEN_250;
  assign GEN_252 = 3'h7 == io_outer_grant_bits_addr_beat ? data_buffer_7 : GEN_251;
  assign T_3283 = T_3280 & GEN_21;
  assign T_3284 = T_3282 | T_3283;
  assign GEN_22 = T_3284;
  assign GEN_253 = 3'h0 == io_outer_grant_bits_addr_beat ? GEN_22 : GEN_147;
  assign GEN_254 = 3'h1 == io_outer_grant_bits_addr_beat ? GEN_22 : GEN_148;
  assign GEN_255 = 3'h2 == io_outer_grant_bits_addr_beat ? GEN_22 : GEN_149;
  assign GEN_256 = 3'h3 == io_outer_grant_bits_addr_beat ? GEN_22 : GEN_150;
  assign GEN_257 = 3'h4 == io_outer_grant_bits_addr_beat ? GEN_22 : GEN_151;
  assign GEN_258 = 3'h5 == io_outer_grant_bits_addr_beat ? GEN_22 : GEN_152;
  assign GEN_259 = 3'h6 == io_outer_grant_bits_addr_beat ? GEN_22 : GEN_153;
  assign GEN_260 = 3'h7 == io_outer_grant_bits_addr_beat ? GEN_22 : GEN_154;
  assign GEN_271 = T_3233 ? GEN_253 : GEN_147;
  assign GEN_272 = T_3233 ? GEN_254 : GEN_148;
  assign GEN_273 = T_3233 ? GEN_255 : GEN_149;
  assign GEN_274 = T_3233 ? GEN_256 : GEN_150;
  assign GEN_275 = T_3233 ? GEN_257 : GEN_151;
  assign GEN_276 = T_3233 ? GEN_258 : GEN_152;
  assign GEN_277 = T_3233 ? GEN_259 : GEN_153;
  assign GEN_278 = T_3233 ? GEN_260 : GEN_154;
  assign T_3285 = pending_orel | ognt_counter_pending;
  assign T_3286 = T_3285 | vol_ognt_counter_pending;
  assign T_3298 = T_2247 == 1'h0;
  assign T_3300 = T_2243 & T_3298;
  assign T_3308_0 = 3'h5;
  assign GEN_377 = {{1'd0}, T_3308_0};
  assign T_3310 = io_inner_grant_bits_g_type == GEN_377;
  assign T_3314 = io_inner_grant_bits_is_builtin_type ? T_3310 : T_2262;
  assign T_3316 = T_3300 & T_3314;
  assign T_3320 = T_3318 == 3'h7;
  assign T_3322 = T_3318 + 3'h1;
  assign T_3323 = T_3322[2:0];
  assign GEN_279 = T_3316 ? T_3323 : T_3318;
  assign T_3324 = T_3316 & T_3320;
  assign T_3325 = T_3314 ? T_3318 : 3'h0;
  assign T_3326 = T_3314 ? T_3324 : T_3300;
  assign T_3327 = io_inner_finish_ready & io_inner_finish_valid;
  assign T_3345 = T_3327 == 1'h0;
  assign T_3346 = T_3326 & T_3345;
  assign T_3348 = T_3343 + 1'h1;
  assign T_3349 = T_3348[0:0];
  assign GEN_281 = T_3346 ? T_3349 : T_3343;
  assign T_3351 = T_3326 == 1'h0;
  assign T_3352 = T_3327 & T_3351;
  assign T_3354 = T_3343 - 1'h1;
  assign T_3355 = T_3354[0:0];
  assign GEN_282 = T_3352 ? T_3355 : GEN_281;
  assign T_3357 = T_3343 > 1'h0;
  assign T_3362 = T_1852 == 1'h0;
  assign T_3371_0 = 3'h5;
  assign T_3371_1 = 3'h4;
  assign GEN_378 = {{1'd0}, T_3371_0};
  assign T_3373 = io_inner_grant_bits_g_type == GEN_378;
  assign GEN_379 = {{1'd0}, T_3371_1};
  assign T_3374 = io_inner_grant_bits_g_type == GEN_379;
  assign T_3375 = T_3373 | T_3374;
  assign T_3379 = io_inner_grant_bits_is_builtin_type ? T_3375 : T_2262;
  assign T_3380 = T_2243 & T_3379;
  assign T_3384 = T_3380 ? 8'hff : 8'h0;
  assign T_3385 = ~ T_3384;
  assign T_3387 = 8'h1 << io_inner_grant_bits_addr_beat;
  assign T_3388 = ~ T_3387;
  assign T_3389 = T_3385 | T_3388;
  assign T_3390 = pending_ignt_data & T_3389;
  assign T_3407 = T_3390 | T_2695;
  assign T_3417_0 = 3'h5;
  assign T_3417_1 = 3'h4;
  assign GEN_380 = {{1'd0}, T_3417_0};
  assign T_3419 = io_outer_grant_bits_g_type == GEN_380;
  assign GEN_381 = {{1'd0}, T_3417_1};
  assign T_3420 = io_outer_grant_bits_g_type == GEN_381;
  assign T_3421 = T_3419 | T_3420;
  assign T_3423 = io_outer_grant_bits_is_builtin_type ? T_3421 : T_2745;
  assign T_3424 = T_2311 & T_3423;
  assign T_3429 = T_3424 ? 8'hff : 8'h0;
  assign T_3431 = 8'h1 << io_outer_grant_bits_addr_beat;
  assign T_3432 = T_3429 & T_3431;
  assign T_3433 = T_3407 | T_3432;
  assign GEN_287 = T_3362 ? T_3433 : GEN_43;
  assign T_3436 = state == 4'h1;
  assign T_3437 = T_1693 | T_3436;
  assign T_3440 = T_3437 | T_2018;
  assign T_3442 = T_3440 == 1'h0;
  assign T_3459 = 3'h6 == ignt_q_io_deq_bits_a_type;
  assign T_3460 = T_3459 ? 3'h1 : 3'h3;
  assign T_3461 = 3'h5 == ignt_q_io_deq_bits_a_type;
  assign T_3462 = T_3461 ? 3'h1 : T_3460;
  assign T_3463 = 3'h4 == ignt_q_io_deq_bits_a_type;
  assign T_3464 = T_3463 ? 3'h4 : T_3462;
  assign T_3465 = 3'h3 == ignt_q_io_deq_bits_a_type;
  assign T_3466 = T_3465 ? 3'h3 : T_3464;
  assign T_3467 = 3'h2 == ignt_q_io_deq_bits_a_type;
  assign T_3468 = T_3467 ? 3'h3 : T_3466;
  assign T_3469 = 3'h1 == ignt_q_io_deq_bits_a_type;
  assign T_3470 = T_3469 ? 3'h5 : T_3468;
  assign T_3471 = 3'h0 == ignt_q_io_deq_bits_a_type;
  assign T_3472 = T_3471 ? 3'h4 : T_3470;
  assign T_3473 = ignt_q_io_deq_bits_a_type == 3'h0;
  assign T_3478 = T_3473 ? 2'h0 : 2'h1;
  assign T_3479 = ignt_q_io_deq_bits_is_builtin_type ? T_3472 : {{1'd0}, T_3478};
  assign T_3511_addr_beat = ignt_q_io_deq_bits_addr_beat;
  assign T_3511_client_xact_id = ignt_q_io_deq_bits_client_xact_id;
  assign T_3511_manager_xact_id = 4'h4;
  assign T_3511_is_builtin_type = ignt_q_io_deq_bits_is_builtin_type;
  assign T_3511_g_type = {{1'd0}, T_3479};
  assign T_3511_data = GEN_23;
  assign T_3511_client_id = ignt_q_io_deq_bits_client_id;
  assign GEN_23 = GEN_294;
  assign GEN_288 = 3'h1 == ignt_data_idx ? data_buffer_1 : data_buffer_0;
  assign GEN_289 = 3'h2 == ignt_data_idx ? data_buffer_2 : GEN_288;
  assign GEN_290 = 3'h3 == ignt_data_idx ? data_buffer_3 : GEN_289;
  assign GEN_291 = 3'h4 == ignt_data_idx ? data_buffer_4 : GEN_290;
  assign GEN_292 = 3'h5 == ignt_data_idx ? data_buffer_5 : GEN_291;
  assign GEN_293 = 3'h6 == ignt_data_idx ? data_buffer_6 : GEN_292;
  assign GEN_294 = 3'h7 == ignt_data_idx ? data_buffer_7 : GEN_293;
  assign T_3550_0 = 3'h5;
  assign GEN_382 = {{1'd0}, T_3550_0};
  assign T_3552 = io_inner_grant_bits_g_type == GEN_382;
  assign T_3556 = io_inner_grant_bits_is_builtin_type ? T_3552 : T_2262;
  assign T_3558 = T_2243 & T_3556;
  assign T_3562 = T_3560 == 3'h7;
  assign T_3564 = T_3560 + 3'h1;
  assign T_3565 = T_3564[2:0];
  assign GEN_295 = T_3558 ? T_3565 : T_3560;
  assign T_3566 = T_3558 & T_3562;
  assign T_3567 = T_3556 ? T_3560 : ignt_q_io_deq_bits_addr_beat;
  assign T_3568 = T_3556 ? T_3566 : T_2243;
  assign T_3573 = T_2391 & pending_ignt;
  assign T_3575 = T_3286 == 1'h0;
  assign T_3583_0 = 3'h5;
  assign T_3583_1 = 3'h4;
  assign GEN_383 = {{1'd0}, T_3583_0};
  assign T_3585 = io_inner_grant_bits_g_type == GEN_383;
  assign GEN_384 = {{1'd0}, T_3583_1};
  assign T_3586 = io_inner_grant_bits_g_type == GEN_384;
  assign T_3587 = T_3585 | T_3586;
  assign T_3591 = io_inner_grant_bits_is_builtin_type ? T_3587 : T_2262;
  assign T_3592 = pending_ignt_data >> ignt_data_idx;
  assign T_3593 = T_3592[0];
  assign T_3595 = T_3591 ? T_3593 : T_3442;
  assign T_3596 = T_3575 & T_3595;
  assign GEN_298 = T_3573 ? T_3596 : T_2401;
  assign GEN_299 = T_2320 ? ignt_data_done : 1'h0;
  assign GEN_300 = T_2320 ? ignt_data_idx : T_2503_addr_beat;
  assign GEN_301 = T_2320 ? T_3511_client_xact_id : T_2503_client_xact_id;
  assign GEN_302 = T_2320 ? T_3511_manager_xact_id : T_2503_manager_xact_id;
  assign GEN_303 = T_2320 ? T_3511_is_builtin_type : T_2503_is_builtin_type;
  assign GEN_304 = T_2320 ? T_3511_g_type : T_2503_g_type;
  assign GEN_305 = T_2320 ? T_3511_data : T_2503_data;
  assign GEN_306 = T_2320 ? T_3511_client_id : T_2503_client_id;
  assign GEN_309 = T_2320 ? GEN_298 : T_2401;
  assign T_3603 = ~ io_incoherent_0;
  assign GEN_310 = T_1852 ? {{1'd0}, T_3603} : T_2147;
  assign T_3614 = T_1818 & io_inner_acquire_valid;
  assign T_3615 = T_1852 | T_3614;
  assign T_3625_0 = 3'h2;
  assign T_3625_1 = 3'h3;
  assign T_3625_2 = 3'h4;
  assign T_3627 = io_inner_acquire_bits_a_type == T_3625_0;
  assign T_3628 = io_inner_acquire_bits_a_type == T_3625_1;
  assign T_3629 = io_inner_acquire_bits_a_type == T_3625_2;
  assign T_3630 = T_3627 | T_3628;
  assign T_3631 = T_3630 | T_3629;
  assign T_3632 = io_inner_acquire_bits_is_builtin_type & T_3631;
  assign T_3633 = T_1694 & T_3632;
  assign T_3634 = T_3633 & T_3615;
  assign T_3636 = io_inner_acquire_bits_a_type == 3'h4;
  assign T_3637 = io_inner_acquire_bits_is_builtin_type & T_3636;
  assign T_3669 = T_1978 | T_1975;
  assign T_3670 = io_inner_acquire_bits_union[8:1];
  assign T_3672 = T_3669 ? T_3670 : 8'h0;
  assign T_3673 = T_3637 ? 8'hff : T_3672;
  assign T_3674 = T_3673[0];
  assign T_3675 = T_3673[1];
  assign T_3676 = T_3673[2];
  assign T_3677 = T_3673[3];
  assign T_3678 = T_3673[4];
  assign T_3679 = T_3673[5];
  assign T_3680 = T_3673[6];
  assign T_3681 = T_3673[7];
  assign T_3685 = T_3674 ? 8'hff : 8'h0;
  assign T_3689 = T_3675 ? 8'hff : 8'h0;
  assign T_3693 = T_3676 ? 8'hff : 8'h0;
  assign T_3697 = T_3677 ? 8'hff : 8'h0;
  assign T_3701 = T_3678 ? 8'hff : 8'h0;
  assign T_3705 = T_3679 ? 8'hff : 8'h0;
  assign T_3709 = T_3680 ? 8'hff : 8'h0;
  assign T_3713 = T_3681 ? 8'hff : 8'h0;
  assign T_3714 = {T_3689,T_3685};
  assign T_3715 = {T_3697,T_3693};
  assign T_3716 = {T_3715,T_3714};
  assign T_3717 = {T_3705,T_3701};
  assign T_3718 = {T_3713,T_3709};
  assign T_3719 = {T_3718,T_3717};
  assign T_3720 = {T_3719,T_3716};
  assign T_3721 = ~ T_3720;
  assign GEN_24 = GEN_317;
  assign GEN_311 = 3'h1 == io_inner_acquire_bits_addr_beat ? data_buffer_1 : data_buffer_0;
  assign GEN_312 = 3'h2 == io_inner_acquire_bits_addr_beat ? data_buffer_2 : GEN_311;
  assign GEN_313 = 3'h3 == io_inner_acquire_bits_addr_beat ? data_buffer_3 : GEN_312;
  assign GEN_314 = 3'h4 == io_inner_acquire_bits_addr_beat ? data_buffer_4 : GEN_313;
  assign GEN_315 = 3'h5 == io_inner_acquire_bits_addr_beat ? data_buffer_5 : GEN_314;
  assign GEN_316 = 3'h6 == io_inner_acquire_bits_addr_beat ? data_buffer_6 : GEN_315;
  assign GEN_317 = 3'h7 == io_inner_acquire_bits_addr_beat ? data_buffer_7 : GEN_316;
  assign T_3722 = T_3721 & GEN_24;
  assign T_3723 = T_3720 & io_inner_acquire_bits_data;
  assign T_3724 = T_3722 | T_3723;
  assign GEN_25 = T_3724;
  assign GEN_318 = 3'h0 == io_inner_acquire_bits_addr_beat ? GEN_25 : GEN_271;
  assign GEN_319 = 3'h1 == io_inner_acquire_bits_addr_beat ? GEN_25 : GEN_272;
  assign GEN_320 = 3'h2 == io_inner_acquire_bits_addr_beat ? GEN_25 : GEN_273;
  assign GEN_321 = 3'h3 == io_inner_acquire_bits_addr_beat ? GEN_25 : GEN_274;
  assign GEN_322 = 3'h4 == io_inner_acquire_bits_addr_beat ? GEN_25 : GEN_275;
  assign GEN_323 = 3'h5 == io_inner_acquire_bits_addr_beat ? GEN_25 : GEN_276;
  assign GEN_324 = 3'h6 == io_inner_acquire_bits_addr_beat ? GEN_25 : GEN_277;
  assign GEN_325 = 3'h7 == io_inner_acquire_bits_addr_beat ? GEN_25 : GEN_278;
  assign GEN_26 = GEN_332;
  assign GEN_326 = 3'h1 == io_inner_acquire_bits_addr_beat ? wmask_buffer_1 : wmask_buffer_0;
  assign GEN_327 = 3'h2 == io_inner_acquire_bits_addr_beat ? wmask_buffer_2 : GEN_326;
  assign GEN_328 = 3'h3 == io_inner_acquire_bits_addr_beat ? wmask_buffer_3 : GEN_327;
  assign GEN_329 = 3'h4 == io_inner_acquire_bits_addr_beat ? wmask_buffer_4 : GEN_328;
  assign GEN_330 = 3'h5 == io_inner_acquire_bits_addr_beat ? wmask_buffer_5 : GEN_329;
  assign GEN_331 = 3'h6 == io_inner_acquire_bits_addr_beat ? wmask_buffer_6 : GEN_330;
  assign GEN_332 = 3'h7 == io_inner_acquire_bits_addr_beat ? wmask_buffer_7 : GEN_331;
  assign T_3764 = T_3673 | GEN_26;
  assign GEN_27 = T_3764;
  assign GEN_333 = 3'h0 == io_inner_acquire_bits_addr_beat ? GEN_27 : wmask_buffer_0;
  assign GEN_334 = 3'h1 == io_inner_acquire_bits_addr_beat ? GEN_27 : wmask_buffer_1;
  assign GEN_335 = 3'h2 == io_inner_acquire_bits_addr_beat ? GEN_27 : wmask_buffer_2;
  assign GEN_336 = 3'h3 == io_inner_acquire_bits_addr_beat ? GEN_27 : wmask_buffer_3;
  assign GEN_337 = 3'h4 == io_inner_acquire_bits_addr_beat ? GEN_27 : wmask_buffer_4;
  assign GEN_338 = 3'h5 == io_inner_acquire_bits_addr_beat ? GEN_27 : wmask_buffer_5;
  assign GEN_339 = 3'h6 == io_inner_acquire_bits_addr_beat ? GEN_27 : wmask_buffer_6;
  assign GEN_340 = 3'h7 == io_inner_acquire_bits_addr_beat ? GEN_27 : wmask_buffer_7;
  assign GEN_343 = T_3634 ? GEN_318 : GEN_271;
  assign GEN_344 = T_3634 ? GEN_319 : GEN_272;
  assign GEN_345 = T_3634 ? GEN_320 : GEN_273;
  assign GEN_346 = T_3634 ? GEN_321 : GEN_274;
  assign GEN_347 = T_3634 ? GEN_322 : GEN_275;
  assign GEN_348 = T_3634 ? GEN_323 : GEN_276;
  assign GEN_349 = T_3634 ? GEN_324 : GEN_277;
  assign GEN_350 = T_3634 ? GEN_325 : GEN_278;
  assign GEN_353 = T_3634 ? GEN_333 : wmask_buffer_0;
  assign GEN_354 = T_3634 ? GEN_334 : wmask_buffer_1;
  assign GEN_355 = T_3634 ? GEN_335 : wmask_buffer_2;
  assign GEN_356 = T_3634 ? GEN_336 : wmask_buffer_3;
  assign GEN_357 = T_3634 ? GEN_337 : wmask_buffer_4;
  assign GEN_358 = T_3634 ? GEN_338 : wmask_buffer_5;
  assign GEN_359 = T_3634 ? GEN_339 : wmask_buffer_6;
  assign GEN_360 = T_3634 ? GEN_340 : wmask_buffer_7;
  assign T_3767 = T_2018 | T_2397;
  assign T_3768 = T_3767 | vol_ignt_counter_pending;
  assign T_3769 = T_3768 | pending_orel;
  assign T_3770 = T_3769 | vol_ognt_counter_pending;
  assign T_3771 = T_3770 | ognt_counter_pending;
  assign T_3772 = T_3771 | pending_ignt;
  assign T_3773 = T_3772 | ifin_counter_pending;
  assign T_3775 = T_3773 == 1'h0;
  assign T_3777 = T_2391 & all_pending_done;
  assign GEN_361 = T_3777 ? 4'h0 : GEN_188;
  assign GEN_362 = T_3777 ? 8'h0 : GEN_353;
  assign GEN_363 = T_3777 ? 8'h0 : GEN_354;
  assign GEN_364 = T_3777 ? 8'h0 : GEN_355;
  assign GEN_365 = T_3777 ? 8'h0 : GEN_356;
  assign GEN_366 = T_3777 ? 8'h0 : GEN_357;
  assign GEN_367 = T_3777 ? 8'h0 : GEN_358;
  assign GEN_368 = T_3777 ? 8'h0 : GEN_359;
  assign GEN_369 = T_3777 ? 8'h0 : GEN_360;
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifndef verilator
      #0.002;
    `endif
  `ifdef RANDOMIZE
  GEN_30 = {1{$random}};
  state = GEN_30[3:0];
  `endif
  `ifdef RANDOMIZE
  GEN_31 = {1{$random}};
  xact_addr_block = GEN_31[25:0];
  `endif
  `ifdef RANDOMIZE
  GEN_39 = {1{$random}};
  xact_allocate = GEN_39[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_40 = {1{$random}};
  xact_amo_shift_bytes = GEN_40[4:0];
  `endif
  `ifdef RANDOMIZE
  GEN_41 = {1{$random}};
  xact_op_code = GEN_41[4:0];
  `endif
  `ifdef RANDOMIZE
  GEN_45 = {1{$random}};
  xact_addr_byte = GEN_45[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_73 = {1{$random}};
  xact_op_size = GEN_73[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_74 = {1{$random}};
  xact_vol_ir_r_type = GEN_74[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_75 = {1{$random}};
  xact_vol_ir_src = GEN_75[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_76 = {1{$random}};
  xact_vol_ir_client_xact_id = GEN_76[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_77 = {1{$random}};
  pending_irel_data = GEN_77[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_78 = {1{$random}};
  pending_put_data = GEN_78[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_79 = {1{$random}};
  pending_ignt_data = GEN_79[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_80 = {1{$random}};
  pending_iprbs = GEN_80[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_81 = {1{$random}};
  pending_orel_send = GEN_81[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_82 = {1{$random}};
  pending_orel_data = GEN_82[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_83 = {2{$random}};
  data_buffer_0 = GEN_83[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_84 = {2{$random}};
  data_buffer_1 = GEN_84[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_85 = {2{$random}};
  data_buffer_2 = GEN_85[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_86 = {2{$random}};
  data_buffer_3 = GEN_86[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_87 = {2{$random}};
  data_buffer_4 = GEN_87[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_88 = {2{$random}};
  data_buffer_5 = GEN_88[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_89 = {2{$random}};
  data_buffer_6 = GEN_89[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_90 = {2{$random}};
  data_buffer_7 = GEN_90[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_91 = {1{$random}};
  wmask_buffer_0 = GEN_91[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_92 = {1{$random}};
  wmask_buffer_1 = GEN_92[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_93 = {1{$random}};
  wmask_buffer_2 = GEN_93[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_94 = {1{$random}};
  wmask_buffer_3 = GEN_94[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_95 = {1{$random}};
  wmask_buffer_4 = GEN_95[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_96 = {1{$random}};
  wmask_buffer_5 = GEN_96[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_97 = {1{$random}};
  wmask_buffer_6 = GEN_97[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_98 = {1{$random}};
  wmask_buffer_7 = GEN_98[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_99 = {1{$random}};
  T_2159 = GEN_99[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_100 = {1{$random}};
  T_2183 = GEN_100[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_101 = {1{$random}};
  T_2193 = GEN_101[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_102 = {1{$random}};
  T_2234 = GEN_102[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_103 = {1{$random}};
  T_2267 = GEN_103[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_104 = {1{$random}};
  T_2277 = GEN_104[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_105 = {1{$random}};
  T_2734 = GEN_105[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_106 = {1{$random}};
  T_2763 = GEN_106[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_107 = {1{$random}};
  T_2773 = GEN_107[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_108 = {1{$random}};
  T_2896 = GEN_108[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_109 = {1{$random}};
  T_2927 = GEN_109[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_110 = {1{$random}};
  T_2937 = GEN_110[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_111 = {1{$random}};
  T_3318 = GEN_111[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_112 = {1{$random}};
  T_3333 = GEN_112[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_113 = {1{$random}};
  T_3343 = GEN_113[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_114 = {1{$random}};
  T_3560 = GEN_114[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_115 = {1{$random}};
  GEN_28 = GEN_115[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_116 = {1{$random}};
  GEN_29 = GEN_116[0:0];
  `endif
  end
`endif
  always @(posedge clk) begin
    if(reset) begin
      state <= 4'h0;
    end else begin
      if(T_3777) begin
        state <= 4'h0;
      end else begin
        if(T_3216) begin
          state <= 4'h7;
        end else begin
          if(T_2294) begin
            state <= 4'h7;
          end else begin
            if(T_2214) begin
              if(T_2123) begin
                state <= 4'h6;
              end else begin
                state <= 4'h7;
              end
            end else begin
              if(T_1852) begin
                state <= 4'h5;
              end
            end
          end
        end
      end
    end
    if(reset) begin
      xact_addr_block <= 26'h0;
    end else begin
      if(T_2294) begin
        xact_addr_block <= io_inner_release_bits_addr_block;
      end else begin
        if(T_1852) begin
          xact_addr_block <= io_inner_acquire_bits_addr_block;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_1852) begin
        xact_allocate <= 1'h0;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_1852) begin
        xact_amo_shift_bytes <= T_1972;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_1852) begin
        if(T_1979) begin
          xact_op_code <= 5'h1;
        end else begin
          xact_op_code <= T_1980;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_1852) begin
        xact_addr_byte <= T_1982;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_1852) begin
        xact_op_size <= T_1983;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2331) begin
        if(T_2343) begin
          xact_vol_ir_r_type <= io_inner_release_bits_r_type;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2331) begin
        if(T_2343) begin
          xact_vol_ir_src <= io_inner_release_bits_client_id;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2331) begin
        if(T_2343) begin
          xact_vol_ir_client_xact_id <= io_inner_release_bits_client_xact_id;
        end
      end
    end
    if(reset) begin
      pending_irel_data <= 8'h0;
    end else begin
      if(T_2331) begin
        if(T_2370) begin
          pending_irel_data <= T_2387;
        end else begin
          if(T_2343) begin
            if(T_2179) begin
              pending_irel_data <= T_2366;
            end else begin
              pending_irel_data <= 8'h0;
            end
          end else begin
            if(T_2294) begin
              pending_irel_data <= 8'hff;
            end
          end
        end
      end else begin
        if(T_2294) begin
          pending_irel_data <= 8'hff;
        end
      end
    end
    if(reset) begin
      pending_put_data <= 8'h0;
    end else begin
      if(T_1852) begin
        if(T_1978) begin
          pending_put_data <= T_2013;
        end else begin
          pending_put_data <= 8'h0;
        end
      end else begin
        if(T_1909) begin
          pending_put_data <= T_1964;
        end
      end
    end
    if(reset) begin
      pending_ignt_data <= 8'h0;
    end else begin
      if(T_3362) begin
        pending_ignt_data <= T_3433;
      end else begin
        if(T_1852) begin
          pending_ignt_data <= 8'h0;
        end
      end
    end
    if(1'h0) begin
    end else begin
      pending_iprbs <= GEN_310[0];
    end
    if(reset) begin
      pending_orel_send <= 1'h0;
    end else begin
      if(T_2698) begin
        pending_orel_send <= 1'h0;
      end
    end
    if(reset) begin
      pending_orel_data <= 8'h0;
    end else begin
      if(T_2679) begin
        pending_orel_data <= T_2714;
      end
    end
    if(reset) begin
      data_buffer_0 <= T_1773_0;
    end else begin
      if(T_3634) begin
        if(3'h0 == io_inner_acquire_bits_addr_beat) begin
          data_buffer_0 <= GEN_25;
        end else begin
          if(T_3233) begin
            if(3'h0 == io_outer_grant_bits_addr_beat) begin
              data_buffer_0 <= GEN_22;
            end else begin
              if(T_2357) begin
                if(3'h0 == io_inner_release_bits_addr_beat) begin
                  data_buffer_0 <= GEN_9;
                end
              end
            end
          end else begin
            if(T_2357) begin
              if(3'h0 == io_inner_release_bits_addr_beat) begin
                data_buffer_0 <= GEN_9;
              end
            end
          end
        end
      end else begin
        if(T_3233) begin
          if(3'h0 == io_outer_grant_bits_addr_beat) begin
            data_buffer_0 <= GEN_22;
          end else begin
            if(T_2357) begin
              if(3'h0 == io_inner_release_bits_addr_beat) begin
                data_buffer_0 <= GEN_9;
              end
            end
          end
        end else begin
          if(T_2357) begin
            if(3'h0 == io_inner_release_bits_addr_beat) begin
              data_buffer_0 <= GEN_9;
            end
          end
        end
      end
    end
    if(reset) begin
      data_buffer_1 <= T_1773_1;
    end else begin
      if(T_3634) begin
        if(3'h1 == io_inner_acquire_bits_addr_beat) begin
          data_buffer_1 <= GEN_25;
        end else begin
          if(T_3233) begin
            if(3'h1 == io_outer_grant_bits_addr_beat) begin
              data_buffer_1 <= GEN_22;
            end else begin
              if(T_2357) begin
                if(3'h1 == io_inner_release_bits_addr_beat) begin
                  data_buffer_1 <= GEN_9;
                end
              end
            end
          end else begin
            if(T_2357) begin
              if(3'h1 == io_inner_release_bits_addr_beat) begin
                data_buffer_1 <= GEN_9;
              end
            end
          end
        end
      end else begin
        if(T_3233) begin
          if(3'h1 == io_outer_grant_bits_addr_beat) begin
            data_buffer_1 <= GEN_22;
          end else begin
            if(T_2357) begin
              if(3'h1 == io_inner_release_bits_addr_beat) begin
                data_buffer_1 <= GEN_9;
              end
            end
          end
        end else begin
          if(T_2357) begin
            if(3'h1 == io_inner_release_bits_addr_beat) begin
              data_buffer_1 <= GEN_9;
            end
          end
        end
      end
    end
    if(reset) begin
      data_buffer_2 <= T_1773_2;
    end else begin
      if(T_3634) begin
        if(3'h2 == io_inner_acquire_bits_addr_beat) begin
          data_buffer_2 <= GEN_25;
        end else begin
          if(T_3233) begin
            if(3'h2 == io_outer_grant_bits_addr_beat) begin
              data_buffer_2 <= GEN_22;
            end else begin
              if(T_2357) begin
                if(3'h2 == io_inner_release_bits_addr_beat) begin
                  data_buffer_2 <= GEN_9;
                end
              end
            end
          end else begin
            if(T_2357) begin
              if(3'h2 == io_inner_release_bits_addr_beat) begin
                data_buffer_2 <= GEN_9;
              end
            end
          end
        end
      end else begin
        if(T_3233) begin
          if(3'h2 == io_outer_grant_bits_addr_beat) begin
            data_buffer_2 <= GEN_22;
          end else begin
            if(T_2357) begin
              if(3'h2 == io_inner_release_bits_addr_beat) begin
                data_buffer_2 <= GEN_9;
              end
            end
          end
        end else begin
          if(T_2357) begin
            if(3'h2 == io_inner_release_bits_addr_beat) begin
              data_buffer_2 <= GEN_9;
            end
          end
        end
      end
    end
    if(reset) begin
      data_buffer_3 <= T_1773_3;
    end else begin
      if(T_3634) begin
        if(3'h3 == io_inner_acquire_bits_addr_beat) begin
          data_buffer_3 <= GEN_25;
        end else begin
          if(T_3233) begin
            if(3'h3 == io_outer_grant_bits_addr_beat) begin
              data_buffer_3 <= GEN_22;
            end else begin
              if(T_2357) begin
                if(3'h3 == io_inner_release_bits_addr_beat) begin
                  data_buffer_3 <= GEN_9;
                end
              end
            end
          end else begin
            if(T_2357) begin
              if(3'h3 == io_inner_release_bits_addr_beat) begin
                data_buffer_3 <= GEN_9;
              end
            end
          end
        end
      end else begin
        if(T_3233) begin
          if(3'h3 == io_outer_grant_bits_addr_beat) begin
            data_buffer_3 <= GEN_22;
          end else begin
            if(T_2357) begin
              if(3'h3 == io_inner_release_bits_addr_beat) begin
                data_buffer_3 <= GEN_9;
              end
            end
          end
        end else begin
          if(T_2357) begin
            if(3'h3 == io_inner_release_bits_addr_beat) begin
              data_buffer_3 <= GEN_9;
            end
          end
        end
      end
    end
    if(reset) begin
      data_buffer_4 <= T_1773_4;
    end else begin
      if(T_3634) begin
        if(3'h4 == io_inner_acquire_bits_addr_beat) begin
          data_buffer_4 <= GEN_25;
        end else begin
          if(T_3233) begin
            if(3'h4 == io_outer_grant_bits_addr_beat) begin
              data_buffer_4 <= GEN_22;
            end else begin
              if(T_2357) begin
                if(3'h4 == io_inner_release_bits_addr_beat) begin
                  data_buffer_4 <= GEN_9;
                end
              end
            end
          end else begin
            if(T_2357) begin
              if(3'h4 == io_inner_release_bits_addr_beat) begin
                data_buffer_4 <= GEN_9;
              end
            end
          end
        end
      end else begin
        if(T_3233) begin
          if(3'h4 == io_outer_grant_bits_addr_beat) begin
            data_buffer_4 <= GEN_22;
          end else begin
            if(T_2357) begin
              if(3'h4 == io_inner_release_bits_addr_beat) begin
                data_buffer_4 <= GEN_9;
              end
            end
          end
        end else begin
          if(T_2357) begin
            if(3'h4 == io_inner_release_bits_addr_beat) begin
              data_buffer_4 <= GEN_9;
            end
          end
        end
      end
    end
    if(reset) begin
      data_buffer_5 <= T_1773_5;
    end else begin
      if(T_3634) begin
        if(3'h5 == io_inner_acquire_bits_addr_beat) begin
          data_buffer_5 <= GEN_25;
        end else begin
          if(T_3233) begin
            if(3'h5 == io_outer_grant_bits_addr_beat) begin
              data_buffer_5 <= GEN_22;
            end else begin
              if(T_2357) begin
                if(3'h5 == io_inner_release_bits_addr_beat) begin
                  data_buffer_5 <= GEN_9;
                end
              end
            end
          end else begin
            if(T_2357) begin
              if(3'h5 == io_inner_release_bits_addr_beat) begin
                data_buffer_5 <= GEN_9;
              end
            end
          end
        end
      end else begin
        if(T_3233) begin
          if(3'h5 == io_outer_grant_bits_addr_beat) begin
            data_buffer_5 <= GEN_22;
          end else begin
            if(T_2357) begin
              if(3'h5 == io_inner_release_bits_addr_beat) begin
                data_buffer_5 <= GEN_9;
              end
            end
          end
        end else begin
          if(T_2357) begin
            if(3'h5 == io_inner_release_bits_addr_beat) begin
              data_buffer_5 <= GEN_9;
            end
          end
        end
      end
    end
    if(reset) begin
      data_buffer_6 <= T_1773_6;
    end else begin
      if(T_3634) begin
        if(3'h6 == io_inner_acquire_bits_addr_beat) begin
          data_buffer_6 <= GEN_25;
        end else begin
          if(T_3233) begin
            if(3'h6 == io_outer_grant_bits_addr_beat) begin
              data_buffer_6 <= GEN_22;
            end else begin
              if(T_2357) begin
                if(3'h6 == io_inner_release_bits_addr_beat) begin
                  data_buffer_6 <= GEN_9;
                end
              end
            end
          end else begin
            if(T_2357) begin
              if(3'h6 == io_inner_release_bits_addr_beat) begin
                data_buffer_6 <= GEN_9;
              end
            end
          end
        end
      end else begin
        if(T_3233) begin
          if(3'h6 == io_outer_grant_bits_addr_beat) begin
            data_buffer_6 <= GEN_22;
          end else begin
            if(T_2357) begin
              if(3'h6 == io_inner_release_bits_addr_beat) begin
                data_buffer_6 <= GEN_9;
              end
            end
          end
        end else begin
          if(T_2357) begin
            if(3'h6 == io_inner_release_bits_addr_beat) begin
              data_buffer_6 <= GEN_9;
            end
          end
        end
      end
    end
    if(reset) begin
      data_buffer_7 <= T_1773_7;
    end else begin
      if(T_3634) begin
        if(3'h7 == io_inner_acquire_bits_addr_beat) begin
          data_buffer_7 <= GEN_25;
        end else begin
          if(T_3233) begin
            if(3'h7 == io_outer_grant_bits_addr_beat) begin
              data_buffer_7 <= GEN_22;
            end else begin
              if(T_2357) begin
                if(3'h7 == io_inner_release_bits_addr_beat) begin
                  data_buffer_7 <= GEN_9;
                end
              end
            end
          end else begin
            if(T_2357) begin
              if(3'h7 == io_inner_release_bits_addr_beat) begin
                data_buffer_7 <= GEN_9;
              end
            end
          end
        end
      end else begin
        if(T_3233) begin
          if(3'h7 == io_outer_grant_bits_addr_beat) begin
            data_buffer_7 <= GEN_22;
          end else begin
            if(T_2357) begin
              if(3'h7 == io_inner_release_bits_addr_beat) begin
                data_buffer_7 <= GEN_9;
              end
            end
          end
        end else begin
          if(T_2357) begin
            if(3'h7 == io_inner_release_bits_addr_beat) begin
              data_buffer_7 <= GEN_9;
            end
          end
        end
      end
    end
    if(reset) begin
      wmask_buffer_0 <= T_1791_0;
    end else begin
      if(T_3777) begin
        wmask_buffer_0 <= 8'h0;
      end else begin
        if(T_3634) begin
          if(3'h0 == io_inner_acquire_bits_addr_beat) begin
            wmask_buffer_0 <= GEN_27;
          end
        end
      end
    end
    if(reset) begin
      wmask_buffer_1 <= T_1791_1;
    end else begin
      if(T_3777) begin
        wmask_buffer_1 <= 8'h0;
      end else begin
        if(T_3634) begin
          if(3'h1 == io_inner_acquire_bits_addr_beat) begin
            wmask_buffer_1 <= GEN_27;
          end
        end
      end
    end
    if(reset) begin
      wmask_buffer_2 <= T_1791_2;
    end else begin
      if(T_3777) begin
        wmask_buffer_2 <= 8'h0;
      end else begin
        if(T_3634) begin
          if(3'h2 == io_inner_acquire_bits_addr_beat) begin
            wmask_buffer_2 <= GEN_27;
          end
        end
      end
    end
    if(reset) begin
      wmask_buffer_3 <= T_1791_3;
    end else begin
      if(T_3777) begin
        wmask_buffer_3 <= 8'h0;
      end else begin
        if(T_3634) begin
          if(3'h3 == io_inner_acquire_bits_addr_beat) begin
            wmask_buffer_3 <= GEN_27;
          end
        end
      end
    end
    if(reset) begin
      wmask_buffer_4 <= T_1791_4;
    end else begin
      if(T_3777) begin
        wmask_buffer_4 <= 8'h0;
      end else begin
        if(T_3634) begin
          if(3'h4 == io_inner_acquire_bits_addr_beat) begin
            wmask_buffer_4 <= GEN_27;
          end
        end
      end
    end
    if(reset) begin
      wmask_buffer_5 <= T_1791_5;
    end else begin
      if(T_3777) begin
        wmask_buffer_5 <= 8'h0;
      end else begin
        if(T_3634) begin
          if(3'h5 == io_inner_acquire_bits_addr_beat) begin
            wmask_buffer_5 <= GEN_27;
          end
        end
      end
    end
    if(reset) begin
      wmask_buffer_6 <= T_1791_6;
    end else begin
      if(T_3777) begin
        wmask_buffer_6 <= 8'h0;
      end else begin
        if(T_3634) begin
          if(3'h6 == io_inner_acquire_bits_addr_beat) begin
            wmask_buffer_6 <= GEN_27;
          end
        end
      end
    end
    if(reset) begin
      wmask_buffer_7 <= T_1791_7;
    end else begin
      if(T_3777) begin
        wmask_buffer_7 <= 8'h0;
      end else begin
        if(T_3634) begin
          if(3'h7 == io_inner_acquire_bits_addr_beat) begin
            wmask_buffer_7 <= GEN_27;
          end
        end
      end
    end
    if(reset) begin
      T_2159 <= 3'h0;
    end
    if(reset) begin
      T_2183 <= 3'h0;
    end else begin
      if(T_2181) begin
        T_2183 <= T_2188;
      end
    end
    if(reset) begin
      T_2193 <= 1'h0;
    end else begin
      if(T_2202) begin
        T_2193 <= T_2205;
      end else begin
        if(T_2196) begin
          T_2193 <= T_2199;
        end
      end
    end
    if(reset) begin
      T_2234 <= 3'h0;
    end else begin
      if(T_2232) begin
        T_2234 <= T_2239;
      end
    end
    if(reset) begin
      T_2267 <= 3'h0;
    end else begin
      if(T_2265) begin
        T_2267 <= T_2272;
      end
    end
    if(reset) begin
      T_2277 <= 1'h0;
    end else begin
      if(T_2286) begin
        T_2277 <= T_2289;
      end else begin
        if(T_2280) begin
          T_2277 <= T_2283;
        end
      end
    end
    if(reset) begin
      T_2734 <= 3'h0;
    end else begin
      if(T_2732) begin
        T_2734 <= T_2739;
      end
    end
    if(reset) begin
      T_2763 <= 3'h0;
    end else begin
      if(T_2761) begin
        T_2763 <= T_2768;
      end
    end
    if(reset) begin
      T_2773 <= 1'h0;
    end else begin
      if(T_2782) begin
        T_2773 <= T_2785;
      end else begin
        if(T_2776) begin
          T_2773 <= T_2779;
        end
      end
    end
    if(reset) begin
      T_2896 <= 3'h0;
    end else begin
      if(T_2894) begin
        T_2896 <= T_2901;
      end
    end
    if(reset) begin
      T_2927 <= 3'h0;
    end else begin
      if(T_2925) begin
        T_2927 <= T_2932;
      end
    end
    if(reset) begin
      T_2937 <= 1'h0;
    end else begin
      if(T_2946) begin
        T_2937 <= T_2949;
      end else begin
        if(T_2940) begin
          T_2937 <= T_2943;
        end
      end
    end
    if(reset) begin
      T_3318 <= 3'h0;
    end else begin
      if(T_3316) begin
        T_3318 <= T_3323;
      end
    end
    if(reset) begin
      T_3333 <= 3'h0;
    end
    if(reset) begin
      T_3343 <= 1'h0;
    end else begin
      if(T_3352) begin
        T_3343 <= T_3355;
      end else begin
        if(T_3346) begin
          T_3343 <= T_3349;
        end
      end
    end
    if(reset) begin
      T_3560 <= 3'h0;
    end else begin
      if(T_3558) begin
        T_3560 <= T_3565;
      end
    end
    `ifndef SYNTHESIS
    `ifdef PRINTF_COND
      if (`PRINTF_COND) begin
    `endif
        if (T_1734) begin
          $fwrite(32'h80000002,"Assertion failed: AcquireTracker initialized with a tail data beat.\n    at Broadcast.scala:96 assert(!(state === s_idle && io.inner.acquire.fire() && io.alloc.iacq.should &&\n");
        end
    `ifdef PRINTF_COND
      end
    `endif
    `endif
    `ifndef SYNTHESIS
    `ifdef STOP_COND
      if (`STOP_COND) begin
    `endif
        if (T_1734) begin
          $fatal;
        end
    `ifdef STOP_COND
      end
    `endif
    `endif
    `ifndef SYNTHESIS
    `ifdef PRINTF_COND
      if (`PRINTF_COND) begin
    `endif
        if (T_1748) begin
          $fwrite(32'h80000002,"Assertion failed: Broadcast Hub does not support Prefetches.\n    at Broadcast.scala:100 assert(!(state =/= s_idle && pending_ignt && xact_iacq.isPrefetch()),\n");
        end
    `ifdef PRINTF_COND
      end
    `endif
    `endif
    `ifndef SYNTHESIS
    `ifdef STOP_COND
      if (`STOP_COND) begin
    `endif
        if (T_1748) begin
          $fatal;
        end
    `ifdef STOP_COND
      end
    `endif
    `endif
    `ifndef SYNTHESIS
    `ifdef PRINTF_COND
      if (`PRINTF_COND) begin
    `endif
        if (T_1759) begin
          $fwrite(32'h80000002,"Assertion failed: Broadcast Hub does not support PutAtomics.\n    at Broadcast.scala:103 assert(!(state =/= s_idle && pending_ignt && xact_iacq.isAtomic()),\n");
        end
    `ifdef PRINTF_COND
      end
    `endif
    `endif
    `ifndef SYNTHESIS
    `ifdef STOP_COND
      if (`STOP_COND) begin
    `endif
        if (T_1759) begin
          $fatal;
        end
    `ifdef STOP_COND
      end
    `endif
    `endif
  end
endmodule
module BufferedBroadcastAcquireTracker_4(
  input   clk,
  input   reset,
  output  io_inner_acquire_ready,
  input   io_inner_acquire_valid,
  input  [25:0] io_inner_acquire_bits_addr_block,
  input   io_inner_acquire_bits_client_xact_id,
  input  [2:0] io_inner_acquire_bits_addr_beat,
  input   io_inner_acquire_bits_is_builtin_type,
  input  [2:0] io_inner_acquire_bits_a_type,
  input  [11:0] io_inner_acquire_bits_union,
  input  [63:0] io_inner_acquire_bits_data,
  input   io_inner_acquire_bits_client_id,
  input   io_inner_grant_ready,
  output  io_inner_grant_valid,
  output [2:0] io_inner_grant_bits_addr_beat,
  output  io_inner_grant_bits_client_xact_id,
  output [3:0] io_inner_grant_bits_manager_xact_id,
  output  io_inner_grant_bits_is_builtin_type,
  output [3:0] io_inner_grant_bits_g_type,
  output [63:0] io_inner_grant_bits_data,
  output  io_inner_grant_bits_client_id,
  output  io_inner_finish_ready,
  input   io_inner_finish_valid,
  input  [3:0] io_inner_finish_bits_manager_xact_id,
  input   io_inner_probe_ready,
  output  io_inner_probe_valid,
  output [25:0] io_inner_probe_bits_addr_block,
  output [1:0] io_inner_probe_bits_p_type,
  output  io_inner_probe_bits_client_id,
  output  io_inner_release_ready,
  input   io_inner_release_valid,
  input  [2:0] io_inner_release_bits_addr_beat,
  input  [25:0] io_inner_release_bits_addr_block,
  input   io_inner_release_bits_client_xact_id,
  input   io_inner_release_bits_voluntary,
  input  [2:0] io_inner_release_bits_r_type,
  input  [63:0] io_inner_release_bits_data,
  input   io_inner_release_bits_client_id,
  input   io_incoherent_0,
  input   io_outer_acquire_ready,
  output  io_outer_acquire_valid,
  output [25:0] io_outer_acquire_bits_addr_block,
  output [3:0] io_outer_acquire_bits_client_xact_id,
  output [2:0] io_outer_acquire_bits_addr_beat,
  output  io_outer_acquire_bits_is_builtin_type,
  output [2:0] io_outer_acquire_bits_a_type,
  output [11:0] io_outer_acquire_bits_union,
  output [63:0] io_outer_acquire_bits_data,
  output  io_outer_probe_ready,
  input   io_outer_probe_valid,
  input  [25:0] io_outer_probe_bits_addr_block,
  input  [1:0] io_outer_probe_bits_p_type,
  input   io_outer_release_ready,
  output  io_outer_release_valid,
  output [2:0] io_outer_release_bits_addr_beat,
  output [25:0] io_outer_release_bits_addr_block,
  output [3:0] io_outer_release_bits_client_xact_id,
  output  io_outer_release_bits_voluntary,
  output [2:0] io_outer_release_bits_r_type,
  output [63:0] io_outer_release_bits_data,
  output  io_outer_grant_ready,
  input   io_outer_grant_valid,
  input  [2:0] io_outer_grant_bits_addr_beat,
  input  [3:0] io_outer_grant_bits_client_xact_id,
  input   io_outer_grant_bits_manager_xact_id,
  input   io_outer_grant_bits_is_builtin_type,
  input  [3:0] io_outer_grant_bits_g_type,
  input  [63:0] io_outer_grant_bits_data,
  input   io_outer_grant_bits_manager_id,
  input   io_outer_finish_ready,
  output  io_outer_finish_valid,
  output  io_outer_finish_bits_manager_xact_id,
  output  io_outer_finish_bits_manager_id,
  output  io_alloc_iacq_matches,
  output  io_alloc_iacq_can,
  input   io_alloc_iacq_should,
  output  io_alloc_irel_matches,
  output  io_alloc_irel_can,
  input   io_alloc_irel_should,
  output  io_alloc_oprb_matches,
  output  io_alloc_oprb_can,
  input   io_alloc_oprb_should
);
  wire  all_pending_done;
  reg [3:0] state;
  reg [31:0] GEN_30;
  reg [25:0] xact_addr_block;
  reg [31:0] GEN_31;
  reg  xact_allocate;
  reg [31:0] GEN_39;
  reg [4:0] xact_amo_shift_bytes;
  reg [31:0] GEN_40;
  reg [4:0] xact_op_code;
  reg [31:0] GEN_41;
  reg [2:0] xact_addr_byte;
  reg [31:0] GEN_45;
  reg [2:0] xact_op_size;
  reg [31:0] GEN_73;
  wire [2:0] xact_addr_beat;
  wire  xact_iacq_client_xact_id;
  wire [2:0] xact_iacq_addr_beat;
  wire  xact_iacq_client_id;
  wire  xact_iacq_is_builtin_type;
  wire [2:0] xact_iacq_a_type;
  reg [2:0] xact_vol_ir_r_type;
  reg [31:0] GEN_74;
  reg  xact_vol_ir_src;
  reg [31:0] GEN_75;
  reg  xact_vol_ir_client_xact_id;
  reg [31:0] GEN_76;
  reg [7:0] pending_irel_data;
  reg [31:0] GEN_77;
  wire  vol_ignt_counter_pending;
  wire [2:0] vol_ignt_counter_up_idx;
  wire  vol_ignt_counter_up_done;
  wire [2:0] vol_ignt_counter_down_idx;
  wire  vol_ignt_counter_down_done;
  wire  pending_ignt;
  wire [2:0] ignt_data_idx;
  wire  ignt_data_done;
  wire  ifin_counter_pending;
  wire [2:0] ifin_counter_up_idx;
  wire  ifin_counter_up_done;
  wire [2:0] ifin_counter_down_idx;
  wire  ifin_counter_down_done;
  reg [7:0] pending_put_data;
  reg [31:0] GEN_78;
  reg [7:0] pending_ignt_data;
  reg [31:0] GEN_79;
  wire  ognt_counter_pending;
  wire [2:0] ognt_counter_up_idx;
  wire  ognt_counter_up_done;
  wire [2:0] ognt_counter_down_idx;
  wire  ognt_counter_down_done;
  reg  pending_iprbs;
  reg [31:0] GEN_80;
  reg  pending_orel_send;
  reg [31:0] GEN_81;
  reg [7:0] pending_orel_data;
  reg [31:0] GEN_82;
  wire  vol_ognt_counter_pending;
  wire [2:0] vol_ognt_counter_up_idx;
  wire  vol_ognt_counter_up_done;
  wire [2:0] vol_ognt_counter_down_idx;
  wire  vol_ognt_counter_down_done;
  wire  T_183;
  wire  T_184;
  wire  pending_orel;
  wire  T_210_sharers;
  wire [1:0] T_262_state;
  wire  coh_inner_sharers;
  wire [1:0] coh_outer_state;
  wire  T_1693;
  wire  T_1694;
  wire  T_1695;
  wire  T_1696;
  wire [2:0] T_1705_0;
  wire  T_1707;
  wire  T_1708;
  wire  T_1709;
  wire [2:0] T_1718_0;
  wire  T_1720;
  wire  T_1721;
  wire  T_1723;
  wire  T_1725;
  wire  T_1726;
  wire  T_1728;
  wire  T_1729;
  wire  T_1731;
  wire  T_1732;
  wire  T_1734;
  wire  T_1735;
  wire  T_1736;
  wire  T_1738;
  wire  T_1740;
  wire  T_1741;
  wire  T_1742;
  wire  T_1743;
  wire  T_1745;
  wire  T_1746;
  wire  T_1748;
  wire  T_1752;
  wire  T_1753;
  wire  T_1754;
  wire  T_1756;
  wire  T_1757;
  wire  T_1759;
  wire [63:0] T_1773_0;
  wire [63:0] T_1773_1;
  wire [63:0] T_1773_2;
  wire [63:0] T_1773_3;
  wire [63:0] T_1773_4;
  wire [63:0] T_1773_5;
  wire [63:0] T_1773_6;
  wire [63:0] T_1773_7;
  reg [63:0] data_buffer_0;
  reg [63:0] GEN_83;
  reg [63:0] data_buffer_1;
  reg [63:0] GEN_84;
  reg [63:0] data_buffer_2;
  reg [63:0] GEN_85;
  reg [63:0] data_buffer_3;
  reg [63:0] GEN_86;
  reg [63:0] data_buffer_4;
  reg [63:0] GEN_87;
  reg [63:0] data_buffer_5;
  reg [63:0] GEN_88;
  reg [63:0] data_buffer_6;
  reg [63:0] GEN_89;
  reg [63:0] data_buffer_7;
  reg [63:0] GEN_90;
  wire [7:0] T_1791_0;
  wire [7:0] T_1791_1;
  wire [7:0] T_1791_2;
  wire [7:0] T_1791_3;
  wire [7:0] T_1791_4;
  wire [7:0] T_1791_5;
  wire [7:0] T_1791_6;
  wire [7:0] T_1791_7;
  reg [7:0] wmask_buffer_0;
  reg [31:0] GEN_91;
  reg [7:0] wmask_buffer_1;
  reg [31:0] GEN_92;
  reg [7:0] wmask_buffer_2;
  reg [31:0] GEN_93;
  reg [7:0] wmask_buffer_3;
  reg [31:0] GEN_94;
  reg [7:0] wmask_buffer_4;
  reg [31:0] GEN_95;
  reg [7:0] wmask_buffer_5;
  reg [31:0] GEN_96;
  reg [7:0] wmask_buffer_6;
  reg [31:0] GEN_97;
  reg [7:0] wmask_buffer_7;
  reg [31:0] GEN_98;
  wire  T_1800;
  wire  T_1801;
  wire  T_1803;
  wire  T_1804;
  wire  T_1806;
  wire  T_1807;
  wire  T_1815;
  wire  T_1816;
  wire  T_1817;
  wire  T_1818;
  wire  T_1819;
  wire  T_1820;
  wire  ignt_q_clk;
  wire  ignt_q_reset;
  wire  ignt_q_io_enq_ready;
  wire  ignt_q_io_enq_valid;
  wire  ignt_q_io_enq_bits_client_xact_id;
  wire [2:0] ignt_q_io_enq_bits_addr_beat;
  wire  ignt_q_io_enq_bits_client_id;
  wire  ignt_q_io_enq_bits_is_builtin_type;
  wire [2:0] ignt_q_io_enq_bits_a_type;
  wire  ignt_q_io_deq_ready;
  wire  ignt_q_io_deq_valid;
  wire  ignt_q_io_deq_bits_client_xact_id;
  wire [2:0] ignt_q_io_deq_bits_addr_beat;
  wire  ignt_q_io_deq_bits_client_id;
  wire  ignt_q_io_deq_bits_is_builtin_type;
  wire [2:0] ignt_q_io_deq_bits_a_type;
  wire [1:0] ignt_q_io_count;
  wire  T_1851;
  wire  T_1852;
  wire  T_1854;
  wire  T_1855;
  wire  T_1857;
  wire [2:0] T_1866_0;
  wire  T_1868;
  wire  T_1869;
  wire  T_1871;
  wire  T_1874;
  wire  T_1875;
  wire  T_1876;
  wire  T_1877_client_xact_id;
  wire [2:0] T_1877_addr_beat;
  wire  T_1877_client_id;
  wire  T_1877_is_builtin_type;
  wire [2:0] T_1877_a_type;
  wire  T_1907;
  wire  T_1909;
  wire [2:0] T_1919_0;
  wire [2:0] T_1919_1;
  wire [2:0] T_1919_2;
  wire  T_1921;
  wire  T_1922;
  wire  T_1923;
  wire  T_1924;
  wire  T_1925;
  wire  T_1926;
  wire  T_1927;
  wire [7:0] T_1931;
  wire [7:0] T_1932;
  wire [7:0] T_1934;
  wire [7:0] T_1935;
  wire [7:0] T_1936;
  wire [7:0] T_1937;
  wire [2:0] T_1947_0;
  wire  T_1949;
  wire  T_1950;
  wire  T_1951;
  wire  T_1954;
  wire [7:0] T_1963;
  wire [7:0] T_1964;
  wire [7:0] GEN_32;
  wire [4:0] T_1972;
  wire  T_1974;
  wire  T_1975;
  wire  T_1977;
  wire  T_1978;
  wire  T_1979;
  wire [4:0] T_1980;
  wire [4:0] T_1981;
  wire [2:0] T_1982;
  wire [2:0] T_1983;
  wire [2:0] T_1996_0;
  wire [2:0] T_1996_1;
  wire [2:0] T_1996_2;
  wire  T_1998;
  wire  T_1999;
  wire  T_2000;
  wire  T_2001;
  wire  T_2002;
  wire  T_2003;
  wire  T_2004;
  wire [7:0] T_2008;
  wire [7:0] T_2009;
  wire [7:0] T_2013;
  wire [7:0] T_2015;
  wire [25:0] GEN_33;
  wire  GEN_34;
  wire [4:0] GEN_35;
  wire [4:0] GEN_36;
  wire [2:0] GEN_37;
  wire [2:0] GEN_38;
  wire [7:0] GEN_42;
  wire [7:0] GEN_43;
  wire [3:0] GEN_44;
  wire  T_2018;
  wire [2:0] T_2034_0;
  wire  T_2036;
  wire  T_2037;
  wire  T_2038;
  wire  T_2039;
  wire [7:0] T_2040;
  wire  skip_outer_acquire;
  wire  T_2049;
  wire [1:0] T_2050;
  wire  T_2051;
  wire [1:0] T_2052;
  wire  T_2053;
  wire [1:0] T_2054;
  wire  T_2055;
  wire [1:0] T_2056;
  wire  T_2057;
  wire [1:0] T_2058;
  wire  T_2059;
  wire [1:0] T_2060;
  wire  T_2061;
  wire [1:0] T_2062;
  wire [1:0] T_2064;
  wire [1:0] T_2066;
  wire [1:0] T_2067;
  wire [25:0] T_2095_addr_block;
  wire [1:0] T_2095_p_type;
  wire  T_2095_client_id;
  wire  T_2123;
  wire [3:0] T_2124;
  wire  T_2133_pending;
  wire [2:0] T_2133_up_idx;
  wire  T_2133_up_done;
  wire [2:0] T_2133_down_idx;
  wire  T_2133_down_done;
  wire  T_2141;
  wire  T_2142;
  wire [1:0] T_2144;
  wire [1:0] T_2145;
  wire [1:0] GEN_370;
  wire [1:0] T_2146;
  wire [1:0] GEN_371;
  wire [1:0] T_2147;
  wire  T_2148;
  wire  T_2151;
  reg [2:0] T_2159;
  reg [31:0] GEN_99;
  wire  T_2168;
  wire  T_2171;
  wire  T_2172;
  wire  T_2173;
  wire  T_2175;
  wire  T_2176;
  wire  T_2177;
  wire  T_2178;
  wire  T_2179;
  wire  T_2181;
  reg [2:0] T_2183;
  reg [31:0] GEN_100;
  wire  T_2185;
  wire [3:0] T_2187;
  wire [2:0] T_2188;
  wire [2:0] GEN_46;
  wire  T_2189;
  wire [2:0] T_2190;
  wire  T_2191;
  reg  T_2193;
  reg [31:0] GEN_101;
  wire  T_2195;
  wire  T_2196;
  wire [1:0] T_2198;
  wire  T_2199;
  wire  GEN_47;
  wire  T_2201;
  wire  T_2202;
  wire [1:0] T_2204;
  wire  T_2205;
  wire  GEN_48;
  wire  T_2207;
  wire  T_2211;
  wire  T_2213;
  wire  T_2214;
  wire [3:0] GEN_49;
  wire  T_2218;
  wire  T_2219;
  wire  T_2224;
  wire  T_2232;
  reg [2:0] T_2234;
  reg [31:0] GEN_102;
  wire  T_2236;
  wire [3:0] T_2238;
  wire [2:0] T_2239;
  wire [2:0] GEN_50;
  wire  T_2240;
  wire [2:0] T_2241;
  wire  T_2242;
  wire  T_2243;
  wire  T_2246;
  wire  T_2247;
  wire  T_2248;
  wire  T_2249;
  wire [2:0] T_2257_0;
  wire [3:0] GEN_372;
  wire  T_2259;
  wire  T_2261;
  wire  T_2262;
  wire  T_2263;
  wire  T_2265;
  reg [2:0] T_2267;
  reg [31:0] GEN_103;
  wire  T_2269;
  wire [3:0] T_2271;
  wire [2:0] T_2272;
  wire [2:0] GEN_51;
  wire  T_2273;
  wire [2:0] T_2274;
  wire  T_2275;
  reg  T_2277;
  reg [31:0] GEN_104;
  wire  T_2279;
  wire  T_2280;
  wire [1:0] T_2282;
  wire  T_2283;
  wire  GEN_52;
  wire  T_2285;
  wire  T_2286;
  wire [1:0] T_2288;
  wire  T_2289;
  wire  GEN_53;
  wire  T_2291;
  wire  T_2293;
  wire  T_2294;
  wire [25:0] GEN_54;
  wire [7:0] GEN_55;
  wire [3:0] GEN_56;
  wire  T_2301;
  wire  T_2303;
  wire  T_2304;
  wire  T_2306;
  wire  T_2307;
  wire  T_2309;
  wire  T_2310;
  wire  T_2311;
  wire  T_2313;
  wire  T_2314;
  wire  T_2317;
  wire  T_2318;
  wire  T_2320;
  wire  T_2321;
  wire  T_2325;
  wire  T_2327;
  wire  T_2328;
  wire  T_2329;
  wire  T_2330;
  wire  T_2331;
  wire  T_2340;
  wire  T_2342;
  wire  T_2343;
  wire  T_2357;
  wire [7:0] T_2361;
  wire [7:0] T_2362;
  wire [7:0] T_2364;
  wire [7:0] T_2365;
  wire [7:0] T_2366;
  wire [7:0] T_2368;
  wire [2:0] GEN_57;
  wire  GEN_58;
  wire  GEN_59;
  wire [7:0] GEN_60;
  wire  T_2370;
  wire [7:0] T_2387;
  wire [7:0] GEN_61;
  wire [2:0] GEN_62;
  wire  GEN_63;
  wire  GEN_64;
  wire [7:0] GEN_65;
  wire  T_2388;
  wire  T_2389;
  wire  T_2391;
  wire  T_2392;
  wire  T_2393;
  wire  T_2394;
  wire  T_2395;
  wire  T_2397;
  wire  T_2398;
  wire  T_2400;
  wire  T_2401;
  wire [2:0] T_2436_addr_beat;
  wire [25:0] T_2436_addr_block;
  wire  T_2436_client_xact_id;
  wire  T_2436_voluntary;
  wire [2:0] T_2436_r_type;
  wire [63:0] T_2436_data;
  wire  T_2436_client_id;
  wire [2:0] T_2503_addr_beat;
  wire  T_2503_client_xact_id;
  wire [3:0] T_2503_manager_xact_id;
  wire  T_2503_is_builtin_type;
  wire [3:0] T_2503_g_type;
  wire [63:0] T_2503_data;
  wire  T_2503_client_id;
  wire [7:0] GEN_0;
  wire [7:0] GEN_66;
  wire [7:0] GEN_67;
  wire [7:0] GEN_68;
  wire [7:0] GEN_69;
  wire [7:0] GEN_70;
  wire [7:0] GEN_71;
  wire [7:0] GEN_72;
  wire  T_2572;
  wire [7:0] GEN_1;
  wire  T_2573;
  wire [7:0] GEN_2;
  wire  T_2574;
  wire [7:0] GEN_3;
  wire  T_2575;
  wire [7:0] GEN_4;
  wire  T_2576;
  wire [7:0] GEN_5;
  wire  T_2577;
  wire [7:0] GEN_6;
  wire  T_2578;
  wire [7:0] GEN_7;
  wire  T_2579;
  wire [7:0] T_2583;
  wire [7:0] T_2587;
  wire [7:0] T_2591;
  wire [7:0] T_2595;
  wire [7:0] T_2599;
  wire [7:0] T_2603;
  wire [7:0] T_2607;
  wire [7:0] T_2611;
  wire [15:0] T_2612;
  wire [15:0] T_2613;
  wire [31:0] T_2614;
  wire [15:0] T_2615;
  wire [15:0] T_2616;
  wire [31:0] T_2617;
  wire [63:0] T_2618;
  wire [63:0] T_2619;
  wire [63:0] T_2620;
  wire [63:0] GEN_8;
  wire [63:0] GEN_122;
  wire [63:0] GEN_123;
  wire [63:0] GEN_124;
  wire [63:0] GEN_125;
  wire [63:0] GEN_126;
  wire [63:0] GEN_127;
  wire [63:0] GEN_128;
  wire [63:0] T_2621;
  wire [63:0] T_2622;
  wire [63:0] GEN_9;
  wire [63:0] GEN_129;
  wire [63:0] GEN_130;
  wire [63:0] GEN_131;
  wire [63:0] GEN_132;
  wire [63:0] GEN_133;
  wire [63:0] GEN_134;
  wire [63:0] GEN_135;
  wire [63:0] GEN_136;
  wire [63:0] GEN_147;
  wire [63:0] GEN_148;
  wire [63:0] GEN_149;
  wire [63:0] GEN_150;
  wire [63:0] GEN_151;
  wire [63:0] GEN_152;
  wire [63:0] GEN_153;
  wire [63:0] GEN_154;
  wire [1:0] T_2653_state;
  wire  T_2679;
  wire [7:0] T_2695;
  wire [7:0] T_2696;
  wire  T_2698;
  wire  T_2699;
  wire  T_2700;
  wire  T_2701;
  wire  T_2702;
  wire  T_2703;
  wire  T_2704;
  wire [7:0] T_2708;
  wire [7:0] T_2709;
  wire [7:0] T_2711;
  wire [7:0] T_2712;
  wire [7:0] T_2713;
  wire [7:0] T_2714;
  wire [7:0] GEN_155;
  wire  GEN_157;
  wire  T_2724;
  wire  T_2732;
  reg [2:0] T_2734;
  reg [31:0] GEN_105;
  wire  T_2736;
  wire [3:0] T_2738;
  wire [2:0] T_2739;
  wire [2:0] GEN_158;
  wire  T_2740;
  wire [2:0] T_2741;
  wire  T_2742;
  wire  T_2745;
  wire  T_2746;
  wire  T_2747;
  wire [2:0] T_2755_0;
  wire [3:0] GEN_373;
  wire  T_2757;
  wire  T_2759;
  wire  T_2761;
  reg [2:0] T_2763;
  reg [31:0] GEN_106;
  wire  T_2765;
  wire [3:0] T_2767;
  wire [2:0] T_2768;
  wire [2:0] GEN_159;
  wire  T_2769;
  wire [2:0] T_2770;
  wire  T_2771;
  reg  T_2773;
  reg [31:0] GEN_107;
  wire  T_2775;
  wire  T_2776;
  wire [1:0] T_2778;
  wire  T_2779;
  wire  GEN_160;
  wire  T_2781;
  wire  T_2782;
  wire [1:0] T_2784;
  wire  T_2785;
  wire  GEN_161;
  wire  T_2787;
  wire [7:0] T_2794;
  wire  T_2795;
  wire  T_2796;
  wire  T_2797;
  wire  T_2810;
  wire [2:0] T_2811;
  wire [2:0] T_2847_addr_beat;
  wire [25:0] T_2847_addr_block;
  wire [3:0] T_2847_client_xact_id;
  wire  T_2847_voluntary;
  wire [2:0] T_2847_r_type;
  wire [63:0] T_2847_data;
  wire [63:0] GEN_10;
  wire [63:0] GEN_162;
  wire [63:0] GEN_163;
  wire [63:0] GEN_164;
  wire [63:0] GEN_165;
  wire [63:0] GEN_166;
  wire [63:0] GEN_167;
  wire [63:0] GEN_168;
  wire  T_2876;
  wire  T_2879;
  wire [2:0] T_2890_0;
  wire  T_2892;
  wire  T_2893;
  wire  T_2894;
  reg [2:0] T_2896;
  reg [31:0] GEN_108;
  wire  T_2898;
  wire [3:0] T_2900;
  wire [2:0] T_2901;
  wire [2:0] GEN_170;
  wire  T_2902;
  wire [2:0] T_2903;
  wire  T_2904;
  wire  T_2910;
  wire  T_2911;
  wire [2:0] T_2919_0;
  wire [3:0] GEN_374;
  wire  T_2921;
  wire  T_2923;
  wire  T_2925;
  reg [2:0] T_2927;
  reg [31:0] GEN_109;
  wire  T_2929;
  wire [3:0] T_2931;
  wire [2:0] T_2932;
  wire [2:0] GEN_171;
  wire  T_2933;
  wire [2:0] T_2934;
  wire  T_2935;
  reg  T_2937;
  reg [31:0] GEN_110;
  wire  T_2939;
  wire  T_2940;
  wire [1:0] T_2942;
  wire  T_2943;
  wire  GEN_172;
  wire  T_2945;
  wire  T_2946;
  wire [1:0] T_2948;
  wire  T_2949;
  wire  GEN_173;
  wire  T_2951;
  wire  T_2952;
  wire [7:0] T_2956;
  wire  T_2957;
  wire  T_2959;
  wire [2:0] T_2968_0;
  wire [2:0] T_2968_1;
  wire [2:0] T_2968_2;
  wire  T_2986;
  wire  T_2987;
  wire  T_2990;
  wire  T_2991;
  wire  T_2992;
  wire  T_2993;
  wire  T_2994;
  wire  T_2995;
  wire  T_2996;
  wire  T_2997;
  wire  T_2998;
  wire  T_2999;
  wire  T_3000;
  wire [5:0] T_3003;
  wire [25:0] T_3034_addr_block;
  wire [3:0] T_3034_client_xact_id;
  wire [2:0] T_3034_addr_beat;
  wire  T_3034_is_builtin_type;
  wire [2:0] T_3034_a_type;
  wire [11:0] T_3034_union;
  wire [63:0] T_3034_data;
  wire [7:0] GEN_11;
  wire [7:0] GEN_174;
  wire [7:0] GEN_175;
  wire [7:0] GEN_176;
  wire [7:0] GEN_177;
  wire [7:0] GEN_178;
  wire [7:0] GEN_179;
  wire [7:0] GEN_180;
  wire [5:0] T_3099;
  wire [5:0] T_3100;
  wire [11:0] T_3101;
  wire [7:0] T_3103;
  wire [8:0] T_3104;
  wire [8:0] T_3106;
  wire [5:0] T_3118;
  wire [5:0] T_3120;
  wire [11:0] T_3122;
  wire [11:0] T_3124;
  wire [11:0] T_3126;
  wire [11:0] T_3128;
  wire [11:0] T_3130;
  wire [25:0] T_3159_addr_block;
  wire [3:0] T_3159_client_xact_id;
  wire [2:0] T_3159_addr_beat;
  wire  T_3159_is_builtin_type;
  wire [2:0] T_3159_a_type;
  wire [11:0] T_3159_union;
  wire [63:0] T_3159_data;
  wire [63:0] GEN_12;
  wire [63:0] GEN_181;
  wire [63:0] GEN_182;
  wire [63:0] GEN_183;
  wire [63:0] GEN_184;
  wire [63:0] GEN_185;
  wire [63:0] GEN_186;
  wire [63:0] GEN_187;
  wire [25:0] T_3187_addr_block;
  wire [3:0] T_3187_client_xact_id;
  wire [2:0] T_3187_addr_beat;
  wire  T_3187_is_builtin_type;
  wire [2:0] T_3187_a_type;
  wire [11:0] T_3187_union;
  wire [63:0] T_3187_data;
  wire  T_3216;
  wire [3:0] GEN_188;
  wire  GEN_189;
  wire [2:0] T_3226_0;
  wire [2:0] T_3226_1;
  wire [3:0] GEN_375;
  wire  T_3228;
  wire [3:0] GEN_376;
  wire  T_3229;
  wire  T_3230;
  wire  T_3232;
  wire  T_3233;
  wire [7:0] GEN_13;
  wire [7:0] GEN_190;
  wire [7:0] GEN_191;
  wire [7:0] GEN_192;
  wire [7:0] GEN_193;
  wire [7:0] GEN_194;
  wire [7:0] GEN_195;
  wire [7:0] GEN_196;
  wire  T_3234;
  wire [7:0] GEN_14;
  wire  T_3235;
  wire [7:0] GEN_15;
  wire  T_3236;
  wire [7:0] GEN_16;
  wire  T_3237;
  wire [7:0] GEN_17;
  wire  T_3238;
  wire [7:0] GEN_18;
  wire  T_3239;
  wire [7:0] GEN_19;
  wire  T_3240;
  wire [7:0] GEN_20;
  wire  T_3241;
  wire [7:0] T_3245;
  wire [7:0] T_3249;
  wire [7:0] T_3253;
  wire [7:0] T_3257;
  wire [7:0] T_3261;
  wire [7:0] T_3265;
  wire [7:0] T_3269;
  wire [7:0] T_3273;
  wire [15:0] T_3274;
  wire [15:0] T_3275;
  wire [31:0] T_3276;
  wire [15:0] T_3277;
  wire [15:0] T_3278;
  wire [31:0] T_3279;
  wire [63:0] T_3280;
  wire [63:0] T_3281;
  wire [63:0] T_3282;
  wire [63:0] GEN_21;
  wire [63:0] GEN_246;
  wire [63:0] GEN_247;
  wire [63:0] GEN_248;
  wire [63:0] GEN_249;
  wire [63:0] GEN_250;
  wire [63:0] GEN_251;
  wire [63:0] GEN_252;
  wire [63:0] T_3283;
  wire [63:0] T_3284;
  wire [63:0] GEN_22;
  wire [63:0] GEN_253;
  wire [63:0] GEN_254;
  wire [63:0] GEN_255;
  wire [63:0] GEN_256;
  wire [63:0] GEN_257;
  wire [63:0] GEN_258;
  wire [63:0] GEN_259;
  wire [63:0] GEN_260;
  wire [63:0] GEN_271;
  wire [63:0] GEN_272;
  wire [63:0] GEN_273;
  wire [63:0] GEN_274;
  wire [63:0] GEN_275;
  wire [63:0] GEN_276;
  wire [63:0] GEN_277;
  wire [63:0] GEN_278;
  wire  T_3285;
  wire  T_3286;
  wire  T_3298;
  wire  T_3300;
  wire [2:0] T_3308_0;
  wire [3:0] GEN_377;
  wire  T_3310;
  wire  T_3314;
  wire  T_3316;
  reg [2:0] T_3318;
  reg [31:0] GEN_111;
  wire  T_3320;
  wire [3:0] T_3322;
  wire [2:0] T_3323;
  wire [2:0] GEN_279;
  wire  T_3324;
  wire [2:0] T_3325;
  wire  T_3326;
  wire  T_3327;
  reg [2:0] T_3333;
  reg [31:0] GEN_112;
  reg  T_3343;
  reg [31:0] GEN_113;
  wire  T_3345;
  wire  T_3346;
  wire [1:0] T_3348;
  wire  T_3349;
  wire  GEN_281;
  wire  T_3351;
  wire  T_3352;
  wire [1:0] T_3354;
  wire  T_3355;
  wire  GEN_282;
  wire  T_3357;
  wire  T_3362;
  wire [2:0] T_3371_0;
  wire [2:0] T_3371_1;
  wire [3:0] GEN_378;
  wire  T_3373;
  wire [3:0] GEN_379;
  wire  T_3374;
  wire  T_3375;
  wire  T_3379;
  wire  T_3380;
  wire [7:0] T_3384;
  wire [7:0] T_3385;
  wire [7:0] T_3387;
  wire [7:0] T_3388;
  wire [7:0] T_3389;
  wire [7:0] T_3390;
  wire [7:0] T_3407;
  wire [2:0] T_3417_0;
  wire [2:0] T_3417_1;
  wire [3:0] GEN_380;
  wire  T_3419;
  wire [3:0] GEN_381;
  wire  T_3420;
  wire  T_3421;
  wire  T_3423;
  wire  T_3424;
  wire [7:0] T_3429;
  wire [7:0] T_3431;
  wire [7:0] T_3432;
  wire [7:0] T_3433;
  wire [7:0] GEN_287;
  wire  T_3436;
  wire  T_3437;
  wire  T_3440;
  wire  T_3442;
  wire  T_3459;
  wire [2:0] T_3460;
  wire  T_3461;
  wire [2:0] T_3462;
  wire  T_3463;
  wire [2:0] T_3464;
  wire  T_3465;
  wire [2:0] T_3466;
  wire  T_3467;
  wire [2:0] T_3468;
  wire  T_3469;
  wire [2:0] T_3470;
  wire  T_3471;
  wire [2:0] T_3472;
  wire  T_3473;
  wire [1:0] T_3478;
  wire [2:0] T_3479;
  wire [2:0] T_3511_addr_beat;
  wire  T_3511_client_xact_id;
  wire [3:0] T_3511_manager_xact_id;
  wire  T_3511_is_builtin_type;
  wire [3:0] T_3511_g_type;
  wire [63:0] T_3511_data;
  wire  T_3511_client_id;
  wire [63:0] GEN_23;
  wire [63:0] GEN_288;
  wire [63:0] GEN_289;
  wire [63:0] GEN_290;
  wire [63:0] GEN_291;
  wire [63:0] GEN_292;
  wire [63:0] GEN_293;
  wire [63:0] GEN_294;
  wire [2:0] T_3550_0;
  wire [3:0] GEN_382;
  wire  T_3552;
  wire  T_3556;
  wire  T_3558;
  reg [2:0] T_3560;
  reg [31:0] GEN_114;
  wire  T_3562;
  wire [3:0] T_3564;
  wire [2:0] T_3565;
  wire [2:0] GEN_295;
  wire  T_3566;
  wire [2:0] T_3567;
  wire  T_3568;
  wire  T_3573;
  wire  T_3575;
  wire [2:0] T_3583_0;
  wire [2:0] T_3583_1;
  wire [3:0] GEN_383;
  wire  T_3585;
  wire [3:0] GEN_384;
  wire  T_3586;
  wire  T_3587;
  wire  T_3591;
  wire [7:0] T_3592;
  wire  T_3593;
  wire  T_3595;
  wire  T_3596;
  wire  GEN_298;
  wire  GEN_299;
  wire [2:0] GEN_300;
  wire  GEN_301;
  wire [3:0] GEN_302;
  wire  GEN_303;
  wire [3:0] GEN_304;
  wire [63:0] GEN_305;
  wire  GEN_306;
  wire  GEN_309;
  wire  T_3603;
  wire [1:0] GEN_310;
  wire  T_3614;
  wire  T_3615;
  wire [2:0] T_3625_0;
  wire [2:0] T_3625_1;
  wire [2:0] T_3625_2;
  wire  T_3627;
  wire  T_3628;
  wire  T_3629;
  wire  T_3630;
  wire  T_3631;
  wire  T_3632;
  wire  T_3633;
  wire  T_3634;
  wire  T_3636;
  wire  T_3637;
  wire  T_3669;
  wire [7:0] T_3670;
  wire [7:0] T_3672;
  wire [7:0] T_3673;
  wire  T_3674;
  wire  T_3675;
  wire  T_3676;
  wire  T_3677;
  wire  T_3678;
  wire  T_3679;
  wire  T_3680;
  wire  T_3681;
  wire [7:0] T_3685;
  wire [7:0] T_3689;
  wire [7:0] T_3693;
  wire [7:0] T_3697;
  wire [7:0] T_3701;
  wire [7:0] T_3705;
  wire [7:0] T_3709;
  wire [7:0] T_3713;
  wire [15:0] T_3714;
  wire [15:0] T_3715;
  wire [31:0] T_3716;
  wire [15:0] T_3717;
  wire [15:0] T_3718;
  wire [31:0] T_3719;
  wire [63:0] T_3720;
  wire [63:0] T_3721;
  wire [63:0] GEN_24;
  wire [63:0] GEN_311;
  wire [63:0] GEN_312;
  wire [63:0] GEN_313;
  wire [63:0] GEN_314;
  wire [63:0] GEN_315;
  wire [63:0] GEN_316;
  wire [63:0] GEN_317;
  wire [63:0] T_3722;
  wire [63:0] T_3723;
  wire [63:0] T_3724;
  wire [63:0] GEN_25;
  wire [63:0] GEN_318;
  wire [63:0] GEN_319;
  wire [63:0] GEN_320;
  wire [63:0] GEN_321;
  wire [63:0] GEN_322;
  wire [63:0] GEN_323;
  wire [63:0] GEN_324;
  wire [63:0] GEN_325;
  wire [7:0] GEN_26;
  wire [7:0] GEN_326;
  wire [7:0] GEN_327;
  wire [7:0] GEN_328;
  wire [7:0] GEN_329;
  wire [7:0] GEN_330;
  wire [7:0] GEN_331;
  wire [7:0] GEN_332;
  wire [7:0] T_3764;
  wire [7:0] GEN_27;
  wire [7:0] GEN_333;
  wire [7:0] GEN_334;
  wire [7:0] GEN_335;
  wire [7:0] GEN_336;
  wire [7:0] GEN_337;
  wire [7:0] GEN_338;
  wire [7:0] GEN_339;
  wire [7:0] GEN_340;
  wire [63:0] GEN_343;
  wire [63:0] GEN_344;
  wire [63:0] GEN_345;
  wire [63:0] GEN_346;
  wire [63:0] GEN_347;
  wire [63:0] GEN_348;
  wire [63:0] GEN_349;
  wire [63:0] GEN_350;
  wire [7:0] GEN_353;
  wire [7:0] GEN_354;
  wire [7:0] GEN_355;
  wire [7:0] GEN_356;
  wire [7:0] GEN_357;
  wire [7:0] GEN_358;
  wire [7:0] GEN_359;
  wire [7:0] GEN_360;
  wire  T_3767;
  wire  T_3768;
  wire  T_3769;
  wire  T_3770;
  wire  T_3771;
  wire  T_3772;
  wire  T_3773;
  wire  T_3775;
  wire  T_3777;
  wire [3:0] GEN_361;
  wire [7:0] GEN_362;
  wire [7:0] GEN_363;
  wire [7:0] GEN_364;
  wire [7:0] GEN_365;
  wire [7:0] GEN_366;
  wire [7:0] GEN_367;
  wire [7:0] GEN_368;
  wire [7:0] GEN_369;
  reg  GEN_28;
  reg [31:0] GEN_115;
  reg  GEN_29;
  reg [31:0] GEN_116;
  Queue_9 ignt_q (
    .clk(ignt_q_clk),
    .reset(ignt_q_reset),
    .io_enq_ready(ignt_q_io_enq_ready),
    .io_enq_valid(ignt_q_io_enq_valid),
    .io_enq_bits_client_xact_id(ignt_q_io_enq_bits_client_xact_id),
    .io_enq_bits_addr_beat(ignt_q_io_enq_bits_addr_beat),
    .io_enq_bits_client_id(ignt_q_io_enq_bits_client_id),
    .io_enq_bits_is_builtin_type(ignt_q_io_enq_bits_is_builtin_type),
    .io_enq_bits_a_type(ignt_q_io_enq_bits_a_type),
    .io_deq_ready(ignt_q_io_deq_ready),
    .io_deq_valid(ignt_q_io_deq_valid),
    .io_deq_bits_client_xact_id(ignt_q_io_deq_bits_client_xact_id),
    .io_deq_bits_addr_beat(ignt_q_io_deq_bits_addr_beat),
    .io_deq_bits_client_id(ignt_q_io_deq_bits_client_id),
    .io_deq_bits_is_builtin_type(ignt_q_io_deq_bits_is_builtin_type),
    .io_deq_bits_a_type(ignt_q_io_deq_bits_a_type),
    .io_count(ignt_q_io_count)
  );
  assign io_inner_acquire_ready = T_2039;
  assign io_inner_grant_valid = GEN_309;
  assign io_inner_grant_bits_addr_beat = GEN_300;
  assign io_inner_grant_bits_client_xact_id = GEN_301;
  assign io_inner_grant_bits_manager_xact_id = GEN_302;
  assign io_inner_grant_bits_is_builtin_type = GEN_303;
  assign io_inner_grant_bits_g_type = GEN_304;
  assign io_inner_grant_bits_data = GEN_305;
  assign io_inner_grant_bits_client_id = GEN_306;
  assign io_inner_finish_ready = T_2391;
  assign io_inner_probe_valid = T_2151;
  assign io_inner_probe_bits_addr_block = T_2095_addr_block;
  assign io_inner_probe_bits_p_type = T_2095_p_type;
  assign io_inner_probe_bits_client_id = T_2095_client_id;
  assign io_inner_release_ready = T_2328;
  assign io_outer_acquire_valid = T_2987;
  assign io_outer_acquire_bits_addr_block = T_3187_addr_block;
  assign io_outer_acquire_bits_client_xact_id = T_3187_client_xact_id;
  assign io_outer_acquire_bits_addr_beat = T_3187_addr_beat;
  assign io_outer_acquire_bits_is_builtin_type = T_3187_is_builtin_type;
  assign io_outer_acquire_bits_a_type = T_3187_a_type;
  assign io_outer_acquire_bits_union = T_3187_union;
  assign io_outer_acquire_bits_data = T_3187_data;
  assign io_outer_probe_ready = 1'h0;
  assign io_outer_release_valid = T_2797;
  assign io_outer_release_bits_addr_beat = T_2847_addr_beat;
  assign io_outer_release_bits_addr_block = T_2847_addr_block;
  assign io_outer_release_bits_client_xact_id = T_2847_client_xact_id;
  assign io_outer_release_bits_voluntary = T_2847_voluntary;
  assign io_outer_release_bits_r_type = T_2847_r_type;
  assign io_outer_release_bits_data = T_2847_data;
  assign io_outer_grant_ready = GEN_189;
  assign io_outer_finish_valid = 1'h0;
  assign io_outer_finish_bits_manager_xact_id = GEN_28;
  assign io_outer_finish_bits_manager_id = GEN_29;
  assign io_alloc_iacq_matches = T_1801;
  assign io_alloc_iacq_can = T_1693;
  assign io_alloc_irel_matches = T_1804;
  assign io_alloc_irel_can = 1'h0;
  assign io_alloc_oprb_matches = T_1807;
  assign io_alloc_oprb_can = 1'h0;
  assign all_pending_done = T_3775;
  assign xact_addr_beat = xact_iacq_addr_beat;
  assign xact_iacq_client_xact_id = T_1877_client_xact_id;
  assign xact_iacq_addr_beat = T_1877_addr_beat;
  assign xact_iacq_client_id = T_1877_client_id;
  assign xact_iacq_is_builtin_type = T_1877_is_builtin_type;
  assign xact_iacq_a_type = T_1877_a_type;
  assign vol_ignt_counter_pending = T_2291;
  assign vol_ignt_counter_up_idx = T_2241;
  assign vol_ignt_counter_up_done = T_2242;
  assign vol_ignt_counter_down_idx = T_2274;
  assign vol_ignt_counter_down_done = T_2275;
  assign pending_ignt = T_1907;
  assign ignt_data_idx = T_3567;
  assign ignt_data_done = T_3568;
  assign ifin_counter_pending = T_3357;
  assign ifin_counter_up_idx = T_3325;
  assign ifin_counter_up_done = T_3326;
  assign ifin_counter_down_idx = 3'h0;
  assign ifin_counter_down_done = T_3327;
  assign ognt_counter_pending = T_2951;
  assign ognt_counter_up_idx = T_2903;
  assign ognt_counter_up_done = T_2904;
  assign ognt_counter_down_idx = T_2934;
  assign ognt_counter_down_done = T_2935;
  assign vol_ognt_counter_pending = T_2787;
  assign vol_ognt_counter_up_idx = T_2741;
  assign vol_ognt_counter_up_done = T_2742;
  assign vol_ognt_counter_down_idx = T_2770;
  assign vol_ognt_counter_down_done = T_2771;
  assign T_183 = pending_orel_data != 8'h0;
  assign T_184 = pending_orel_send | T_183;
  assign pending_orel = T_184 | vol_ognt_counter_pending;
  assign T_210_sharers = 1'h0;
  assign T_262_state = 2'h0;
  assign coh_inner_sharers = T_210_sharers;
  assign coh_outer_state = T_262_state;
  assign T_1693 = state == 4'h0;
  assign T_1694 = io_inner_acquire_ready & io_inner_acquire_valid;
  assign T_1695 = T_1693 & T_1694;
  assign T_1696 = T_1695 & io_alloc_iacq_should;
  assign T_1705_0 = 3'h3;
  assign T_1707 = io_inner_acquire_bits_a_type == T_1705_0;
  assign T_1708 = io_inner_acquire_bits_is_builtin_type & T_1707;
  assign T_1709 = T_1696 & T_1708;
  assign T_1718_0 = 3'h3;
  assign T_1720 = io_inner_acquire_bits_a_type == T_1718_0;
  assign T_1721 = io_inner_acquire_bits_is_builtin_type & T_1720;
  assign T_1723 = T_1721 == 1'h0;
  assign T_1725 = io_inner_acquire_bits_addr_beat == 3'h0;
  assign T_1726 = T_1723 | T_1725;
  assign T_1728 = T_1726 == 1'h0;
  assign T_1729 = T_1709 & T_1728;
  assign T_1731 = T_1729 == 1'h0;
  assign T_1732 = T_1731 | reset;
  assign T_1734 = T_1732 == 1'h0;
  assign T_1735 = state != 4'h0;
  assign T_1736 = T_1735 & pending_ignt;
  assign T_1738 = xact_iacq_a_type == 3'h5;
  assign T_1740 = xact_iacq_a_type == 3'h6;
  assign T_1741 = T_1738 | T_1740;
  assign T_1742 = xact_iacq_is_builtin_type & T_1741;
  assign T_1743 = T_1736 & T_1742;
  assign T_1745 = T_1743 == 1'h0;
  assign T_1746 = T_1745 | reset;
  assign T_1748 = T_1746 == 1'h0;
  assign T_1752 = xact_iacq_a_type == 3'h4;
  assign T_1753 = xact_iacq_is_builtin_type & T_1752;
  assign T_1754 = T_1736 & T_1753;
  assign T_1756 = T_1754 == 1'h0;
  assign T_1757 = T_1756 | reset;
  assign T_1759 = T_1757 == 1'h0;
  assign T_1773_0 = 64'h0;
  assign T_1773_1 = 64'h0;
  assign T_1773_2 = 64'h0;
  assign T_1773_3 = 64'h0;
  assign T_1773_4 = 64'h0;
  assign T_1773_5 = 64'h0;
  assign T_1773_6 = 64'h0;
  assign T_1773_7 = 64'h0;
  assign T_1791_0 = 8'h0;
  assign T_1791_1 = 8'h0;
  assign T_1791_2 = 8'h0;
  assign T_1791_3 = 8'h0;
  assign T_1791_4 = 8'h0;
  assign T_1791_5 = 8'h0;
  assign T_1791_6 = 8'h0;
  assign T_1791_7 = 8'h0;
  assign T_1800 = io_inner_acquire_bits_addr_block == xact_addr_block;
  assign T_1801 = T_1735 & T_1800;
  assign T_1803 = io_inner_release_bits_addr_block == xact_addr_block;
  assign T_1804 = T_1735 & T_1803;
  assign T_1806 = io_outer_probe_bits_addr_block == xact_addr_block;
  assign T_1807 = T_1735 & T_1806;
  assign T_1815 = xact_iacq_client_xact_id == io_inner_acquire_bits_client_xact_id;
  assign T_1816 = xact_iacq_client_id == io_inner_acquire_bits_client_id;
  assign T_1817 = T_1815 & T_1816;
  assign T_1818 = T_1817 & pending_ignt;
  assign T_1819 = xact_iacq_addr_beat == io_inner_acquire_bits_addr_beat;
  assign T_1820 = T_1818 & T_1819;
  assign ignt_q_clk = clk;
  assign ignt_q_reset = reset;
  assign ignt_q_io_enq_valid = T_1876;
  assign ignt_q_io_enq_bits_client_xact_id = io_inner_acquire_bits_client_xact_id;
  assign ignt_q_io_enq_bits_addr_beat = io_inner_acquire_bits_addr_beat;
  assign ignt_q_io_enq_bits_client_id = io_inner_acquire_bits_client_id;
  assign ignt_q_io_enq_bits_is_builtin_type = io_inner_acquire_bits_is_builtin_type;
  assign ignt_q_io_enq_bits_a_type = io_inner_acquire_bits_a_type;
  assign ignt_q_io_deq_ready = GEN_299;
  assign T_1851 = T_1693 & io_alloc_iacq_should;
  assign T_1852 = T_1851 & io_inner_acquire_valid;
  assign T_1854 = T_1820 == 1'h0;
  assign T_1855 = T_1854 & pending_ignt;
  assign T_1857 = T_1855 & T_1694;
  assign T_1866_0 = 3'h3;
  assign T_1868 = io_inner_acquire_bits_a_type == T_1866_0;
  assign T_1869 = io_inner_acquire_bits_is_builtin_type & T_1868;
  assign T_1871 = T_1869 == 1'h0;
  assign T_1874 = T_1871 | T_1725;
  assign T_1875 = T_1857 & T_1874;
  assign T_1876 = T_1852 | T_1875;
  assign T_1877_client_xact_id = ignt_q_io_deq_valid ? ignt_q_io_deq_bits_client_xact_id : ignt_q_io_enq_bits_client_xact_id;
  assign T_1877_addr_beat = ignt_q_io_deq_valid ? ignt_q_io_deq_bits_addr_beat : ignt_q_io_enq_bits_addr_beat;
  assign T_1877_client_id = ignt_q_io_deq_valid ? ignt_q_io_deq_bits_client_id : ignt_q_io_enq_bits_client_id;
  assign T_1877_is_builtin_type = ignt_q_io_deq_valid ? ignt_q_io_deq_bits_is_builtin_type : ignt_q_io_enq_bits_is_builtin_type;
  assign T_1877_a_type = ignt_q_io_deq_valid ? ignt_q_io_deq_bits_a_type : ignt_q_io_enq_bits_a_type;
  assign T_1907 = ignt_q_io_count > 2'h0;
  assign T_1909 = T_1735 | io_alloc_iacq_should;
  assign T_1919_0 = 3'h2;
  assign T_1919_1 = 3'h3;
  assign T_1919_2 = 3'h4;
  assign T_1921 = io_inner_acquire_bits_a_type == T_1919_0;
  assign T_1922 = io_inner_acquire_bits_a_type == T_1919_1;
  assign T_1923 = io_inner_acquire_bits_a_type == T_1919_2;
  assign T_1924 = T_1921 | T_1922;
  assign T_1925 = T_1924 | T_1923;
  assign T_1926 = io_inner_acquire_bits_is_builtin_type & T_1925;
  assign T_1927 = T_1694 & T_1926;
  assign T_1931 = T_1927 ? 8'hff : 8'h0;
  assign T_1932 = ~ T_1931;
  assign T_1934 = 8'h1 << io_inner_acquire_bits_addr_beat;
  assign T_1935 = ~ T_1934;
  assign T_1936 = T_1932 | T_1935;
  assign T_1937 = pending_put_data & T_1936;
  assign T_1947_0 = 3'h3;
  assign T_1949 = io_inner_acquire_bits_a_type == T_1947_0;
  assign T_1950 = io_inner_acquire_bits_is_builtin_type & T_1949;
  assign T_1951 = T_1694 & T_1950;
  assign T_1954 = T_1951 & T_1725;
  assign T_1963 = T_1954 ? 8'hfe : 8'h0;
  assign T_1964 = T_1937 | T_1963;
  assign GEN_32 = T_1909 ? T_1964 : pending_put_data;
  assign T_1972 = 4'h8 * 4'h0;
  assign T_1974 = io_inner_acquire_bits_a_type == 3'h2;
  assign T_1975 = io_inner_acquire_bits_is_builtin_type & T_1974;
  assign T_1977 = io_inner_acquire_bits_a_type == 3'h3;
  assign T_1978 = io_inner_acquire_bits_is_builtin_type & T_1977;
  assign T_1979 = T_1975 | T_1978;
  assign T_1980 = io_inner_acquire_bits_union[5:1];
  assign T_1981 = T_1979 ? 5'h1 : T_1980;
  assign T_1982 = io_inner_acquire_bits_union[11:9];
  assign T_1983 = io_inner_acquire_bits_union[8:6];
  assign T_1996_0 = 3'h2;
  assign T_1996_1 = 3'h3;
  assign T_1996_2 = 3'h4;
  assign T_1998 = io_inner_acquire_bits_a_type == T_1996_0;
  assign T_1999 = io_inner_acquire_bits_a_type == T_1996_1;
  assign T_2000 = io_inner_acquire_bits_a_type == T_1996_2;
  assign T_2001 = T_1998 | T_1999;
  assign T_2002 = T_2001 | T_2000;
  assign T_2003 = io_inner_acquire_bits_is_builtin_type & T_2002;
  assign T_2004 = T_1694 & T_2003;
  assign T_2008 = T_2004 ? 8'hff : 8'h0;
  assign T_2009 = ~ T_2008;
  assign T_2013 = T_2009 | T_1935;
  assign T_2015 = T_1978 ? T_2013 : 8'h0;
  assign GEN_33 = T_1852 ? io_inner_acquire_bits_addr_block : xact_addr_block;
  assign GEN_34 = T_1852 ? 1'h0 : xact_allocate;
  assign GEN_35 = T_1852 ? T_1972 : xact_amo_shift_bytes;
  assign GEN_36 = T_1852 ? T_1981 : xact_op_code;
  assign GEN_37 = T_1852 ? T_1982 : xact_addr_byte;
  assign GEN_38 = T_1852 ? T_1983 : xact_op_size;
  assign GEN_42 = T_1852 ? T_2015 : GEN_32;
  assign GEN_43 = T_1852 ? 8'h0 : pending_ignt_data;
  assign GEN_44 = T_1852 ? 4'h5 : state;
  assign T_2018 = pending_put_data != 8'h0;
  assign T_2034_0 = 3'h3;
  assign T_2036 = io_inner_acquire_bits_a_type == T_2034_0;
  assign T_2037 = io_inner_acquire_bits_is_builtin_type & T_2036;
  assign T_2038 = T_1818 & T_2037;
  assign T_2039 = T_1693 | T_2038;
  assign T_2040 = ~ pending_ignt_data;
  assign skip_outer_acquire = T_2040 == 8'h0;
  assign T_2049 = 3'h4 == xact_iacq_a_type;
  assign T_2050 = T_2049 ? 2'h0 : 2'h2;
  assign T_2051 = 3'h6 == xact_iacq_a_type;
  assign T_2052 = T_2051 ? 2'h0 : T_2050;
  assign T_2053 = 3'h5 == xact_iacq_a_type;
  assign T_2054 = T_2053 ? 2'h2 : T_2052;
  assign T_2055 = 3'h2 == xact_iacq_a_type;
  assign T_2056 = T_2055 ? 2'h0 : T_2054;
  assign T_2057 = 3'h0 == xact_iacq_a_type;
  assign T_2058 = T_2057 ? 2'h2 : T_2056;
  assign T_2059 = 3'h3 == xact_iacq_a_type;
  assign T_2060 = T_2059 ? 2'h0 : T_2058;
  assign T_2061 = 3'h1 == xact_iacq_a_type;
  assign T_2062 = T_2061 ? 2'h2 : T_2060;
  assign T_2064 = T_2061 ? 2'h0 : 2'h2;
  assign T_2066 = T_2057 ? 2'h1 : T_2064;
  assign T_2067 = xact_iacq_is_builtin_type ? T_2062 : T_2066;
  assign T_2095_addr_block = xact_addr_block;
  assign T_2095_p_type = T_2067;
  assign T_2095_client_id = 1'h0;
  assign T_2123 = skip_outer_acquire == 1'h0;
  assign T_2124 = T_2123 ? 4'h6 : 4'h7;
  assign T_2133_pending = T_2207;
  assign T_2133_up_idx = 3'h0;
  assign T_2133_up_done = T_2141;
  assign T_2133_down_idx = T_2190;
  assign T_2133_down_done = T_2191;
  assign T_2141 = io_inner_probe_ready & io_inner_probe_valid;
  assign T_2142 = ~ T_2141;
  assign T_2144 = 2'h1 << io_inner_probe_bits_client_id;
  assign T_2145 = ~ T_2144;
  assign GEN_370 = {{1'd0}, T_2142};
  assign T_2146 = GEN_370 | T_2145;
  assign GEN_371 = {{1'd0}, pending_iprbs};
  assign T_2147 = GEN_371 & T_2146;
  assign T_2148 = state == 4'h5;
  assign T_2151 = T_2148 & pending_iprbs;
  assign T_2168 = io_inner_release_ready & io_inner_release_valid;
  assign T_2171 = io_inner_release_bits_voluntary == 1'h0;
  assign T_2172 = T_1735 & T_2171;
  assign T_2173 = T_2168 & T_2172;
  assign T_2175 = io_inner_release_bits_r_type == 3'h0;
  assign T_2176 = io_inner_release_bits_r_type == 3'h1;
  assign T_2177 = io_inner_release_bits_r_type == 3'h2;
  assign T_2178 = T_2175 | T_2176;
  assign T_2179 = T_2178 | T_2177;
  assign T_2181 = T_2173 & T_2179;
  assign T_2185 = T_2183 == 3'h7;
  assign T_2187 = T_2183 + 3'h1;
  assign T_2188 = T_2187[2:0];
  assign GEN_46 = T_2181 ? T_2188 : T_2183;
  assign T_2189 = T_2181 & T_2185;
  assign T_2190 = T_2179 ? T_2183 : 3'h0;
  assign T_2191 = T_2179 ? T_2189 : T_2173;
  assign T_2195 = T_2191 == 1'h0;
  assign T_2196 = T_2141 & T_2195;
  assign T_2198 = T_2193 + 1'h1;
  assign T_2199 = T_2198[0:0];
  assign GEN_47 = T_2196 ? T_2199 : T_2193;
  assign T_2201 = T_2141 == 1'h0;
  assign T_2202 = T_2191 & T_2201;
  assign T_2204 = T_2193 - 1'h1;
  assign T_2205 = T_2204[0:0];
  assign GEN_48 = T_2202 ? T_2205 : GEN_47;
  assign T_2207 = T_2193 > 1'h0;
  assign T_2211 = pending_iprbs | T_2133_pending;
  assign T_2213 = T_2211 == 1'h0;
  assign T_2214 = T_2148 & T_2213;
  assign GEN_49 = T_2214 ? T_2124 : GEN_44;
  assign T_2218 = T_1693 ? io_alloc_irel_should : io_alloc_irel_matches;
  assign T_2219 = T_2218 & io_inner_release_bits_voluntary;
  assign T_2224 = T_2168 & T_2219;
  assign T_2232 = T_2224 & T_2179;
  assign T_2236 = T_2234 == 3'h7;
  assign T_2238 = T_2234 + 3'h1;
  assign T_2239 = T_2238[2:0];
  assign GEN_50 = T_2232 ? T_2239 : T_2234;
  assign T_2240 = T_2232 & T_2236;
  assign T_2241 = T_2179 ? T_2234 : 3'h0;
  assign T_2242 = T_2179 ? T_2240 : T_2224;
  assign T_2243 = io_inner_grant_ready & io_inner_grant_valid;
  assign T_2246 = io_inner_grant_bits_g_type == 4'h0;
  assign T_2247 = io_inner_grant_bits_is_builtin_type & T_2246;
  assign T_2248 = T_1735 & T_2247;
  assign T_2249 = T_2243 & T_2248;
  assign T_2257_0 = 3'h5;
  assign GEN_372 = {{1'd0}, T_2257_0};
  assign T_2259 = io_inner_grant_bits_g_type == GEN_372;
  assign T_2261 = io_inner_grant_bits_g_type == 4'h1;
  assign T_2262 = T_2246 | T_2261;
  assign T_2263 = io_inner_grant_bits_is_builtin_type ? T_2259 : T_2262;
  assign T_2265 = T_2249 & T_2263;
  assign T_2269 = T_2267 == 3'h7;
  assign T_2271 = T_2267 + 3'h1;
  assign T_2272 = T_2271[2:0];
  assign GEN_51 = T_2265 ? T_2272 : T_2267;
  assign T_2273 = T_2265 & T_2269;
  assign T_2274 = T_2263 ? T_2267 : 3'h0;
  assign T_2275 = T_2263 ? T_2273 : T_2249;
  assign T_2279 = T_2275 == 1'h0;
  assign T_2280 = T_2242 & T_2279;
  assign T_2282 = T_2277 + 1'h1;
  assign T_2283 = T_2282[0:0];
  assign GEN_52 = T_2280 ? T_2283 : T_2277;
  assign T_2285 = T_2242 == 1'h0;
  assign T_2286 = T_2275 & T_2285;
  assign T_2288 = T_2277 - 1'h1;
  assign T_2289 = T_2288[0:0];
  assign GEN_53 = T_2286 ? T_2289 : GEN_52;
  assign T_2291 = T_2277 > 1'h0;
  assign T_2293 = T_1693 & io_alloc_irel_should;
  assign T_2294 = T_2293 & io_inner_release_valid;
  assign GEN_54 = T_2294 ? io_inner_release_bits_addr_block : GEN_33;
  assign GEN_55 = T_2294 ? 8'hff : pending_irel_data;
  assign GEN_56 = T_2294 ? 4'h7 : GEN_49;
  assign T_2301 = T_1803 & io_inner_release_bits_voluntary;
  assign T_2303 = state == 4'h8;
  assign T_2304 = T_1693 | T_2303;
  assign T_2306 = T_2304 == 1'h0;
  assign T_2307 = T_2301 & T_2306;
  assign T_2309 = all_pending_done == 1'h0;
  assign T_2310 = T_2307 & T_2309;
  assign T_2311 = io_outer_grant_ready & io_outer_grant_valid;
  assign T_2313 = T_2311 == 1'h0;
  assign T_2314 = T_2310 & T_2313;
  assign T_2317 = T_2243 == 1'h0;
  assign T_2318 = T_2314 & T_2317;
  assign T_2320 = vol_ignt_counter_pending == 1'h0;
  assign T_2321 = T_2318 & T_2320;
  assign T_2325 = T_1803 & T_2171;
  assign T_2327 = T_2325 & T_2148;
  assign T_2328 = T_2321 | T_2327;
  assign T_2329 = T_2328 & io_inner_release_valid;
  assign T_2330 = T_2294 | T_2329;
  assign T_2331 = T_2330 & io_inner_release_ready;
  assign T_2340 = T_2179 == 1'h0;
  assign T_2342 = io_inner_release_bits_addr_beat == 3'h0;
  assign T_2343 = T_2340 | T_2342;
  assign T_2357 = T_2168 & T_2179;
  assign T_2361 = T_2357 ? 8'hff : 8'h0;
  assign T_2362 = ~ T_2361;
  assign T_2364 = 8'h1 << io_inner_release_bits_addr_beat;
  assign T_2365 = ~ T_2364;
  assign T_2366 = T_2362 | T_2365;
  assign T_2368 = T_2179 ? T_2366 : 8'h0;
  assign GEN_57 = T_2343 ? io_inner_release_bits_r_type : xact_vol_ir_r_type;
  assign GEN_58 = T_2343 ? io_inner_release_bits_client_id : xact_vol_ir_src;
  assign GEN_59 = T_2343 ? io_inner_release_bits_client_xact_id : xact_vol_ir_client_xact_id;
  assign GEN_60 = T_2343 ? T_2368 : GEN_55;
  assign T_2370 = T_2343 == 1'h0;
  assign T_2387 = pending_irel_data & T_2366;
  assign GEN_61 = T_2370 ? T_2387 : GEN_60;
  assign GEN_62 = T_2331 ? GEN_57 : xact_vol_ir_r_type;
  assign GEN_63 = T_2331 ? GEN_58 : xact_vol_ir_src;
  assign GEN_64 = T_2331 ? GEN_59 : xact_vol_ir_client_xact_id;
  assign GEN_65 = T_2331 ? GEN_61 : GEN_55;
  assign T_2388 = state == 4'h3;
  assign T_2389 = state == 4'h4;
  assign T_2391 = state == 4'h7;
  assign T_2392 = T_2388 | T_2389;
  assign T_2393 = T_2392 | T_2148;
  assign T_2394 = T_2393 | T_2391;
  assign T_2395 = T_2394 & vol_ignt_counter_pending;
  assign T_2397 = pending_irel_data != 8'h0;
  assign T_2398 = T_2397 | vol_ognt_counter_pending;
  assign T_2400 = T_2398 == 1'h0;
  assign T_2401 = T_2395 & T_2400;
  assign T_2436_addr_beat = 3'h0;
  assign T_2436_addr_block = xact_addr_block;
  assign T_2436_client_xact_id = xact_vol_ir_client_xact_id;
  assign T_2436_voluntary = 1'h1;
  assign T_2436_r_type = xact_vol_ir_r_type;
  assign T_2436_data = 64'h0;
  assign T_2436_client_id = xact_vol_ir_src;
  assign T_2503_addr_beat = 3'h0;
  assign T_2503_client_xact_id = T_2436_client_xact_id;
  assign T_2503_manager_xact_id = 4'h0;
  assign T_2503_is_builtin_type = 1'h1;
  assign T_2503_g_type = 4'h0;
  assign T_2503_data = 64'h0;
  assign T_2503_client_id = T_2436_client_id;
  assign GEN_0 = GEN_72;
  assign GEN_66 = 3'h1 == io_inner_release_bits_addr_beat ? wmask_buffer_1 : wmask_buffer_0;
  assign GEN_67 = 3'h2 == io_inner_release_bits_addr_beat ? wmask_buffer_2 : GEN_66;
  assign GEN_68 = 3'h3 == io_inner_release_bits_addr_beat ? wmask_buffer_3 : GEN_67;
  assign GEN_69 = 3'h4 == io_inner_release_bits_addr_beat ? wmask_buffer_4 : GEN_68;
  assign GEN_70 = 3'h5 == io_inner_release_bits_addr_beat ? wmask_buffer_5 : GEN_69;
  assign GEN_71 = 3'h6 == io_inner_release_bits_addr_beat ? wmask_buffer_6 : GEN_70;
  assign GEN_72 = 3'h7 == io_inner_release_bits_addr_beat ? wmask_buffer_7 : GEN_71;
  assign T_2572 = GEN_0[0];
  assign GEN_1 = GEN_72;
  assign T_2573 = GEN_1[1];
  assign GEN_2 = GEN_72;
  assign T_2574 = GEN_2[2];
  assign GEN_3 = GEN_72;
  assign T_2575 = GEN_3[3];
  assign GEN_4 = GEN_72;
  assign T_2576 = GEN_4[4];
  assign GEN_5 = GEN_72;
  assign T_2577 = GEN_5[5];
  assign GEN_6 = GEN_72;
  assign T_2578 = GEN_6[6];
  assign GEN_7 = GEN_72;
  assign T_2579 = GEN_7[7];
  assign T_2583 = T_2572 ? 8'hff : 8'h0;
  assign T_2587 = T_2573 ? 8'hff : 8'h0;
  assign T_2591 = T_2574 ? 8'hff : 8'h0;
  assign T_2595 = T_2575 ? 8'hff : 8'h0;
  assign T_2599 = T_2576 ? 8'hff : 8'h0;
  assign T_2603 = T_2577 ? 8'hff : 8'h0;
  assign T_2607 = T_2578 ? 8'hff : 8'h0;
  assign T_2611 = T_2579 ? 8'hff : 8'h0;
  assign T_2612 = {T_2587,T_2583};
  assign T_2613 = {T_2595,T_2591};
  assign T_2614 = {T_2613,T_2612};
  assign T_2615 = {T_2603,T_2599};
  assign T_2616 = {T_2611,T_2607};
  assign T_2617 = {T_2616,T_2615};
  assign T_2618 = {T_2617,T_2614};
  assign T_2619 = ~ T_2618;
  assign T_2620 = T_2619 & io_inner_release_bits_data;
  assign GEN_8 = GEN_128;
  assign GEN_122 = 3'h1 == io_inner_release_bits_addr_beat ? data_buffer_1 : data_buffer_0;
  assign GEN_123 = 3'h2 == io_inner_release_bits_addr_beat ? data_buffer_2 : GEN_122;
  assign GEN_124 = 3'h3 == io_inner_release_bits_addr_beat ? data_buffer_3 : GEN_123;
  assign GEN_125 = 3'h4 == io_inner_release_bits_addr_beat ? data_buffer_4 : GEN_124;
  assign GEN_126 = 3'h5 == io_inner_release_bits_addr_beat ? data_buffer_5 : GEN_125;
  assign GEN_127 = 3'h6 == io_inner_release_bits_addr_beat ? data_buffer_6 : GEN_126;
  assign GEN_128 = 3'h7 == io_inner_release_bits_addr_beat ? data_buffer_7 : GEN_127;
  assign T_2621 = T_2618 & GEN_8;
  assign T_2622 = T_2620 | T_2621;
  assign GEN_9 = T_2622;
  assign GEN_129 = 3'h0 == io_inner_release_bits_addr_beat ? GEN_9 : data_buffer_0;
  assign GEN_130 = 3'h1 == io_inner_release_bits_addr_beat ? GEN_9 : data_buffer_1;
  assign GEN_131 = 3'h2 == io_inner_release_bits_addr_beat ? GEN_9 : data_buffer_2;
  assign GEN_132 = 3'h3 == io_inner_release_bits_addr_beat ? GEN_9 : data_buffer_3;
  assign GEN_133 = 3'h4 == io_inner_release_bits_addr_beat ? GEN_9 : data_buffer_4;
  assign GEN_134 = 3'h5 == io_inner_release_bits_addr_beat ? GEN_9 : data_buffer_5;
  assign GEN_135 = 3'h6 == io_inner_release_bits_addr_beat ? GEN_9 : data_buffer_6;
  assign GEN_136 = 3'h7 == io_inner_release_bits_addr_beat ? GEN_9 : data_buffer_7;
  assign GEN_147 = T_2357 ? GEN_129 : data_buffer_0;
  assign GEN_148 = T_2357 ? GEN_130 : data_buffer_1;
  assign GEN_149 = T_2357 ? GEN_131 : data_buffer_2;
  assign GEN_150 = T_2357 ? GEN_132 : data_buffer_3;
  assign GEN_151 = T_2357 ? GEN_133 : data_buffer_4;
  assign GEN_152 = T_2357 ? GEN_134 : data_buffer_5;
  assign GEN_153 = T_2357 ? GEN_135 : data_buffer_6;
  assign GEN_154 = T_2357 ? GEN_136 : data_buffer_7;
  assign T_2653_state = 2'h2;
  assign T_2679 = T_1735 | io_alloc_irel_should;
  assign T_2695 = T_2361 & T_2364;
  assign T_2696 = pending_orel_data | T_2695;
  assign T_2698 = io_outer_release_ready & io_outer_release_valid;
  assign T_2699 = io_outer_release_bits_r_type == 3'h0;
  assign T_2700 = io_outer_release_bits_r_type == 3'h1;
  assign T_2701 = io_outer_release_bits_r_type == 3'h2;
  assign T_2702 = T_2699 | T_2700;
  assign T_2703 = T_2702 | T_2701;
  assign T_2704 = T_2698 & T_2703;
  assign T_2708 = T_2704 ? 8'hff : 8'h0;
  assign T_2709 = ~ T_2708;
  assign T_2711 = 8'h1 << io_outer_release_bits_addr_beat;
  assign T_2712 = ~ T_2711;
  assign T_2713 = T_2709 | T_2712;
  assign T_2714 = T_2696 & T_2713;
  assign GEN_155 = T_2679 ? T_2714 : pending_orel_data;
  assign GEN_157 = T_2698 ? 1'h0 : pending_orel_send;
  assign T_2724 = T_2698 & io_outer_release_bits_voluntary;
  assign T_2732 = T_2724 & T_2703;
  assign T_2736 = T_2734 == 3'h7;
  assign T_2738 = T_2734 + 3'h1;
  assign T_2739 = T_2738[2:0];
  assign GEN_158 = T_2732 ? T_2739 : T_2734;
  assign T_2740 = T_2732 & T_2736;
  assign T_2741 = T_2703 ? T_2734 : 3'h0;
  assign T_2742 = T_2703 ? T_2740 : T_2724;
  assign T_2745 = io_outer_grant_bits_g_type == 4'h0;
  assign T_2746 = io_outer_grant_bits_is_builtin_type & T_2745;
  assign T_2747 = T_2311 & T_2746;
  assign T_2755_0 = 3'h5;
  assign GEN_373 = {{1'd0}, T_2755_0};
  assign T_2757 = io_outer_grant_bits_g_type == GEN_373;
  assign T_2759 = io_outer_grant_bits_is_builtin_type ? T_2757 : T_2745;
  assign T_2761 = T_2747 & T_2759;
  assign T_2765 = T_2763 == 3'h7;
  assign T_2767 = T_2763 + 3'h1;
  assign T_2768 = T_2767[2:0];
  assign GEN_159 = T_2761 ? T_2768 : T_2763;
  assign T_2769 = T_2761 & T_2765;
  assign T_2770 = T_2759 ? T_2763 : 3'h0;
  assign T_2771 = T_2759 ? T_2769 : T_2747;
  assign T_2775 = T_2771 == 1'h0;
  assign T_2776 = T_2742 & T_2775;
  assign T_2778 = T_2773 + 1'h1;
  assign T_2779 = T_2778[0:0];
  assign GEN_160 = T_2776 ? T_2779 : T_2773;
  assign T_2781 = T_2742 == 1'h0;
  assign T_2782 = T_2771 & T_2781;
  assign T_2784 = T_2773 - 1'h1;
  assign T_2785 = T_2784[0:0];
  assign GEN_161 = T_2782 ? T_2785 : GEN_160;
  assign T_2787 = T_2773 > 1'h0;
  assign T_2794 = pending_orel_data >> vol_ognt_counter_up_idx;
  assign T_2795 = T_2794[0];
  assign T_2796 = T_2703 ? T_2795 : pending_orel_send;
  assign T_2797 = T_2391 & T_2796;
  assign T_2810 = T_2653_state == 2'h2;
  assign T_2811 = T_2810 ? 3'h0 : 3'h3;
  assign T_2847_addr_beat = vol_ognt_counter_up_idx;
  assign T_2847_addr_block = xact_addr_block;
  assign T_2847_client_xact_id = 4'h0;
  assign T_2847_voluntary = 1'h1;
  assign T_2847_r_type = T_2811;
  assign T_2847_data = GEN_10;
  assign GEN_10 = GEN_168;
  assign GEN_162 = 3'h1 == vol_ognt_counter_up_idx ? data_buffer_1 : data_buffer_0;
  assign GEN_163 = 3'h2 == vol_ognt_counter_up_idx ? data_buffer_2 : GEN_162;
  assign GEN_164 = 3'h3 == vol_ognt_counter_up_idx ? data_buffer_3 : GEN_163;
  assign GEN_165 = 3'h4 == vol_ognt_counter_up_idx ? data_buffer_4 : GEN_164;
  assign GEN_166 = 3'h5 == vol_ognt_counter_up_idx ? data_buffer_5 : GEN_165;
  assign GEN_167 = 3'h6 == vol_ognt_counter_up_idx ? data_buffer_6 : GEN_166;
  assign GEN_168 = 3'h7 == vol_ognt_counter_up_idx ? data_buffer_7 : GEN_167;
  assign T_2876 = xact_iacq_is_builtin_type == 1'h0;
  assign T_2879 = io_outer_acquire_ready & io_outer_acquire_valid;
  assign T_2890_0 = 3'h3;
  assign T_2892 = io_outer_acquire_bits_a_type == T_2890_0;
  assign T_2893 = io_outer_acquire_bits_is_builtin_type & T_2892;
  assign T_2894 = T_2879 & T_2893;
  assign T_2898 = T_2896 == 3'h7;
  assign T_2900 = T_2896 + 3'h1;
  assign T_2901 = T_2900[2:0];
  assign GEN_170 = T_2894 ? T_2901 : T_2896;
  assign T_2902 = T_2894 & T_2898;
  assign T_2903 = T_2893 ? T_2896 : xact_addr_beat;
  assign T_2904 = T_2893 ? T_2902 : T_2879;
  assign T_2910 = T_2746 == 1'h0;
  assign T_2911 = T_2311 & T_2910;
  assign T_2919_0 = 3'h5;
  assign GEN_374 = {{1'd0}, T_2919_0};
  assign T_2921 = io_outer_grant_bits_g_type == GEN_374;
  assign T_2923 = io_outer_grant_bits_is_builtin_type ? T_2921 : T_2745;
  assign T_2925 = T_2911 & T_2923;
  assign T_2929 = T_2927 == 3'h7;
  assign T_2931 = T_2927 + 3'h1;
  assign T_2932 = T_2931[2:0];
  assign GEN_171 = T_2925 ? T_2932 : T_2927;
  assign T_2933 = T_2925 & T_2929;
  assign T_2934 = T_2923 ? T_2927 : xact_addr_beat;
  assign T_2935 = T_2923 ? T_2933 : T_2911;
  assign T_2939 = T_2935 == 1'h0;
  assign T_2940 = T_2904 & T_2939;
  assign T_2942 = T_2937 + 1'h1;
  assign T_2943 = T_2942[0:0];
  assign GEN_172 = T_2940 ? T_2943 : T_2937;
  assign T_2945 = T_2904 == 1'h0;
  assign T_2946 = T_2935 & T_2945;
  assign T_2948 = T_2937 - 1'h1;
  assign T_2949 = T_2948[0:0];
  assign GEN_173 = T_2946 ? T_2949 : GEN_172;
  assign T_2951 = T_2937 > 1'h0;
  assign T_2952 = state == 4'h6;
  assign T_2956 = pending_put_data >> ognt_counter_up_idx;
  assign T_2957 = T_2956[0];
  assign T_2959 = T_2957 == 1'h0;
  assign T_2968_0 = 3'h2;
  assign T_2968_1 = 3'h3;
  assign T_2968_2 = 3'h4;
  assign T_2986 = xact_allocate | T_2959;
  assign T_2987 = T_2952 & T_2986;
  assign T_2990 = xact_op_code == 5'h1;
  assign T_2991 = xact_op_code == 5'h7;
  assign T_2992 = T_2990 | T_2991;
  assign T_2993 = xact_op_code[3];
  assign T_2994 = xact_op_code == 5'h4;
  assign T_2995 = T_2993 | T_2994;
  assign T_2996 = T_2992 | T_2995;
  assign T_2997 = xact_op_code == 5'h3;
  assign T_2998 = T_2996 | T_2997;
  assign T_2999 = xact_op_code == 5'h6;
  assign T_3000 = T_2998 | T_2999;
  assign T_3003 = {xact_op_code,1'h1};
  assign T_3034_addr_block = xact_addr_block;
  assign T_3034_client_xact_id = 4'h0;
  assign T_3034_addr_beat = 3'h0;
  assign T_3034_is_builtin_type = 1'h0;
  assign T_3034_a_type = {{2'd0}, T_3000};
  assign T_3034_union = {{6'd0}, T_3003};
  assign T_3034_data = 64'h0;
  assign GEN_11 = GEN_180;
  assign GEN_174 = 3'h1 == ognt_counter_up_idx ? wmask_buffer_1 : wmask_buffer_0;
  assign GEN_175 = 3'h2 == ognt_counter_up_idx ? wmask_buffer_2 : GEN_174;
  assign GEN_176 = 3'h3 == ognt_counter_up_idx ? wmask_buffer_3 : GEN_175;
  assign GEN_177 = 3'h4 == ognt_counter_up_idx ? wmask_buffer_4 : GEN_176;
  assign GEN_178 = 3'h5 == ognt_counter_up_idx ? wmask_buffer_5 : GEN_177;
  assign GEN_179 = 3'h6 == ognt_counter_up_idx ? wmask_buffer_6 : GEN_178;
  assign GEN_180 = 3'h7 == ognt_counter_up_idx ? wmask_buffer_7 : GEN_179;
  assign T_3099 = {xact_op_code,1'h0};
  assign T_3100 = {xact_addr_byte,xact_op_size};
  assign T_3101 = {T_3100,T_3099};
  assign T_3103 = {xact_op_size,xact_op_code};
  assign T_3104 = {T_3103,1'h0};
  assign T_3106 = {GEN_11,1'h0};
  assign T_3118 = T_2051 ? 6'h2 : 6'h0;
  assign T_3120 = T_2053 ? 6'h0 : T_3118;
  assign T_3122 = T_2049 ? T_3101 : {{6'd0}, T_3120};
  assign T_3124 = T_2059 ? {{3'd0}, T_3106} : T_3122;
  assign T_3126 = T_2055 ? {{3'd0}, T_3106} : T_3124;
  assign T_3128 = T_2061 ? {{3'd0}, T_3104} : T_3126;
  assign T_3130 = T_2057 ? T_3101 : T_3128;
  assign T_3159_addr_block = xact_addr_block;
  assign T_3159_client_xact_id = 4'h0;
  assign T_3159_addr_beat = ognt_counter_up_idx;
  assign T_3159_is_builtin_type = 1'h1;
  assign T_3159_a_type = xact_iacq_a_type;
  assign T_3159_union = T_3130;
  assign T_3159_data = GEN_12;
  assign GEN_12 = GEN_187;
  assign GEN_181 = 3'h1 == ognt_counter_up_idx ? data_buffer_1 : data_buffer_0;
  assign GEN_182 = 3'h2 == ognt_counter_up_idx ? data_buffer_2 : GEN_181;
  assign GEN_183 = 3'h3 == ognt_counter_up_idx ? data_buffer_3 : GEN_182;
  assign GEN_184 = 3'h4 == ognt_counter_up_idx ? data_buffer_4 : GEN_183;
  assign GEN_185 = 3'h5 == ognt_counter_up_idx ? data_buffer_5 : GEN_184;
  assign GEN_186 = 3'h6 == ognt_counter_up_idx ? data_buffer_6 : GEN_185;
  assign GEN_187 = 3'h7 == ognt_counter_up_idx ? data_buffer_7 : GEN_186;
  assign T_3187_addr_block = T_2876 ? T_3034_addr_block : T_3159_addr_block;
  assign T_3187_client_xact_id = T_2876 ? T_3034_client_xact_id : T_3159_client_xact_id;
  assign T_3187_addr_beat = T_2876 ? T_3034_addr_beat : T_3159_addr_beat;
  assign T_3187_is_builtin_type = T_2876 ? T_3034_is_builtin_type : T_3159_is_builtin_type;
  assign T_3187_a_type = T_2876 ? T_3034_a_type : T_3159_a_type;
  assign T_3187_union = T_2876 ? T_3034_union : T_3159_union;
  assign T_3187_data = T_2876 ? T_3034_data : T_3159_data;
  assign T_3216 = T_2952 & ognt_counter_up_done;
  assign GEN_188 = T_3216 ? 4'h7 : GEN_56;
  assign GEN_189 = ognt_counter_pending ? 1'h1 : vol_ognt_counter_pending;
  assign T_3226_0 = 3'h5;
  assign T_3226_1 = 3'h4;
  assign GEN_375 = {{1'd0}, T_3226_0};
  assign T_3228 = io_outer_grant_bits_g_type == GEN_375;
  assign GEN_376 = {{1'd0}, T_3226_1};
  assign T_3229 = io_outer_grant_bits_g_type == GEN_376;
  assign T_3230 = T_3228 | T_3229;
  assign T_3232 = io_outer_grant_bits_is_builtin_type ? T_3230 : T_2745;
  assign T_3233 = T_2311 & T_3232;
  assign GEN_13 = GEN_196;
  assign GEN_190 = 3'h1 == io_outer_grant_bits_addr_beat ? wmask_buffer_1 : wmask_buffer_0;
  assign GEN_191 = 3'h2 == io_outer_grant_bits_addr_beat ? wmask_buffer_2 : GEN_190;
  assign GEN_192 = 3'h3 == io_outer_grant_bits_addr_beat ? wmask_buffer_3 : GEN_191;
  assign GEN_193 = 3'h4 == io_outer_grant_bits_addr_beat ? wmask_buffer_4 : GEN_192;
  assign GEN_194 = 3'h5 == io_outer_grant_bits_addr_beat ? wmask_buffer_5 : GEN_193;
  assign GEN_195 = 3'h6 == io_outer_grant_bits_addr_beat ? wmask_buffer_6 : GEN_194;
  assign GEN_196 = 3'h7 == io_outer_grant_bits_addr_beat ? wmask_buffer_7 : GEN_195;
  assign T_3234 = GEN_13[0];
  assign GEN_14 = GEN_196;
  assign T_3235 = GEN_14[1];
  assign GEN_15 = GEN_196;
  assign T_3236 = GEN_15[2];
  assign GEN_16 = GEN_196;
  assign T_3237 = GEN_16[3];
  assign GEN_17 = GEN_196;
  assign T_3238 = GEN_17[4];
  assign GEN_18 = GEN_196;
  assign T_3239 = GEN_18[5];
  assign GEN_19 = GEN_196;
  assign T_3240 = GEN_19[6];
  assign GEN_20 = GEN_196;
  assign T_3241 = GEN_20[7];
  assign T_3245 = T_3234 ? 8'hff : 8'h0;
  assign T_3249 = T_3235 ? 8'hff : 8'h0;
  assign T_3253 = T_3236 ? 8'hff : 8'h0;
  assign T_3257 = T_3237 ? 8'hff : 8'h0;
  assign T_3261 = T_3238 ? 8'hff : 8'h0;
  assign T_3265 = T_3239 ? 8'hff : 8'h0;
  assign T_3269 = T_3240 ? 8'hff : 8'h0;
  assign T_3273 = T_3241 ? 8'hff : 8'h0;
  assign T_3274 = {T_3249,T_3245};
  assign T_3275 = {T_3257,T_3253};
  assign T_3276 = {T_3275,T_3274};
  assign T_3277 = {T_3265,T_3261};
  assign T_3278 = {T_3273,T_3269};
  assign T_3279 = {T_3278,T_3277};
  assign T_3280 = {T_3279,T_3276};
  assign T_3281 = ~ T_3280;
  assign T_3282 = T_3281 & io_outer_grant_bits_data;
  assign GEN_21 = GEN_252;
  assign GEN_246 = 3'h1 == io_outer_grant_bits_addr_beat ? data_buffer_1 : data_buffer_0;
  assign GEN_247 = 3'h2 == io_outer_grant_bits_addr_beat ? data_buffer_2 : GEN_246;
  assign GEN_248 = 3'h3 == io_outer_grant_bits_addr_beat ? data_buffer_3 : GEN_247;
  assign GEN_249 = 3'h4 == io_outer_grant_bits_addr_beat ? data_buffer_4 : GEN_248;
  assign GEN_250 = 3'h5 == io_outer_grant_bits_addr_beat ? data_buffer_5 : GEN_249;
  assign GEN_251 = 3'h6 == io_outer_grant_bits_addr_beat ? data_buffer_6 : GEN_250;
  assign GEN_252 = 3'h7 == io_outer_grant_bits_addr_beat ? data_buffer_7 : GEN_251;
  assign T_3283 = T_3280 & GEN_21;
  assign T_3284 = T_3282 | T_3283;
  assign GEN_22 = T_3284;
  assign GEN_253 = 3'h0 == io_outer_grant_bits_addr_beat ? GEN_22 : GEN_147;
  assign GEN_254 = 3'h1 == io_outer_grant_bits_addr_beat ? GEN_22 : GEN_148;
  assign GEN_255 = 3'h2 == io_outer_grant_bits_addr_beat ? GEN_22 : GEN_149;
  assign GEN_256 = 3'h3 == io_outer_grant_bits_addr_beat ? GEN_22 : GEN_150;
  assign GEN_257 = 3'h4 == io_outer_grant_bits_addr_beat ? GEN_22 : GEN_151;
  assign GEN_258 = 3'h5 == io_outer_grant_bits_addr_beat ? GEN_22 : GEN_152;
  assign GEN_259 = 3'h6 == io_outer_grant_bits_addr_beat ? GEN_22 : GEN_153;
  assign GEN_260 = 3'h7 == io_outer_grant_bits_addr_beat ? GEN_22 : GEN_154;
  assign GEN_271 = T_3233 ? GEN_253 : GEN_147;
  assign GEN_272 = T_3233 ? GEN_254 : GEN_148;
  assign GEN_273 = T_3233 ? GEN_255 : GEN_149;
  assign GEN_274 = T_3233 ? GEN_256 : GEN_150;
  assign GEN_275 = T_3233 ? GEN_257 : GEN_151;
  assign GEN_276 = T_3233 ? GEN_258 : GEN_152;
  assign GEN_277 = T_3233 ? GEN_259 : GEN_153;
  assign GEN_278 = T_3233 ? GEN_260 : GEN_154;
  assign T_3285 = pending_orel | ognt_counter_pending;
  assign T_3286 = T_3285 | vol_ognt_counter_pending;
  assign T_3298 = T_2247 == 1'h0;
  assign T_3300 = T_2243 & T_3298;
  assign T_3308_0 = 3'h5;
  assign GEN_377 = {{1'd0}, T_3308_0};
  assign T_3310 = io_inner_grant_bits_g_type == GEN_377;
  assign T_3314 = io_inner_grant_bits_is_builtin_type ? T_3310 : T_2262;
  assign T_3316 = T_3300 & T_3314;
  assign T_3320 = T_3318 == 3'h7;
  assign T_3322 = T_3318 + 3'h1;
  assign T_3323 = T_3322[2:0];
  assign GEN_279 = T_3316 ? T_3323 : T_3318;
  assign T_3324 = T_3316 & T_3320;
  assign T_3325 = T_3314 ? T_3318 : 3'h0;
  assign T_3326 = T_3314 ? T_3324 : T_3300;
  assign T_3327 = io_inner_finish_ready & io_inner_finish_valid;
  assign T_3345 = T_3327 == 1'h0;
  assign T_3346 = T_3326 & T_3345;
  assign T_3348 = T_3343 + 1'h1;
  assign T_3349 = T_3348[0:0];
  assign GEN_281 = T_3346 ? T_3349 : T_3343;
  assign T_3351 = T_3326 == 1'h0;
  assign T_3352 = T_3327 & T_3351;
  assign T_3354 = T_3343 - 1'h1;
  assign T_3355 = T_3354[0:0];
  assign GEN_282 = T_3352 ? T_3355 : GEN_281;
  assign T_3357 = T_3343 > 1'h0;
  assign T_3362 = T_1852 == 1'h0;
  assign T_3371_0 = 3'h5;
  assign T_3371_1 = 3'h4;
  assign GEN_378 = {{1'd0}, T_3371_0};
  assign T_3373 = io_inner_grant_bits_g_type == GEN_378;
  assign GEN_379 = {{1'd0}, T_3371_1};
  assign T_3374 = io_inner_grant_bits_g_type == GEN_379;
  assign T_3375 = T_3373 | T_3374;
  assign T_3379 = io_inner_grant_bits_is_builtin_type ? T_3375 : T_2262;
  assign T_3380 = T_2243 & T_3379;
  assign T_3384 = T_3380 ? 8'hff : 8'h0;
  assign T_3385 = ~ T_3384;
  assign T_3387 = 8'h1 << io_inner_grant_bits_addr_beat;
  assign T_3388 = ~ T_3387;
  assign T_3389 = T_3385 | T_3388;
  assign T_3390 = pending_ignt_data & T_3389;
  assign T_3407 = T_3390 | T_2695;
  assign T_3417_0 = 3'h5;
  assign T_3417_1 = 3'h4;
  assign GEN_380 = {{1'd0}, T_3417_0};
  assign T_3419 = io_outer_grant_bits_g_type == GEN_380;
  assign GEN_381 = {{1'd0}, T_3417_1};
  assign T_3420 = io_outer_grant_bits_g_type == GEN_381;
  assign T_3421 = T_3419 | T_3420;
  assign T_3423 = io_outer_grant_bits_is_builtin_type ? T_3421 : T_2745;
  assign T_3424 = T_2311 & T_3423;
  assign T_3429 = T_3424 ? 8'hff : 8'h0;
  assign T_3431 = 8'h1 << io_outer_grant_bits_addr_beat;
  assign T_3432 = T_3429 & T_3431;
  assign T_3433 = T_3407 | T_3432;
  assign GEN_287 = T_3362 ? T_3433 : GEN_43;
  assign T_3436 = state == 4'h1;
  assign T_3437 = T_1693 | T_3436;
  assign T_3440 = T_3437 | T_2018;
  assign T_3442 = T_3440 == 1'h0;
  assign T_3459 = 3'h6 == ignt_q_io_deq_bits_a_type;
  assign T_3460 = T_3459 ? 3'h1 : 3'h3;
  assign T_3461 = 3'h5 == ignt_q_io_deq_bits_a_type;
  assign T_3462 = T_3461 ? 3'h1 : T_3460;
  assign T_3463 = 3'h4 == ignt_q_io_deq_bits_a_type;
  assign T_3464 = T_3463 ? 3'h4 : T_3462;
  assign T_3465 = 3'h3 == ignt_q_io_deq_bits_a_type;
  assign T_3466 = T_3465 ? 3'h3 : T_3464;
  assign T_3467 = 3'h2 == ignt_q_io_deq_bits_a_type;
  assign T_3468 = T_3467 ? 3'h3 : T_3466;
  assign T_3469 = 3'h1 == ignt_q_io_deq_bits_a_type;
  assign T_3470 = T_3469 ? 3'h5 : T_3468;
  assign T_3471 = 3'h0 == ignt_q_io_deq_bits_a_type;
  assign T_3472 = T_3471 ? 3'h4 : T_3470;
  assign T_3473 = ignt_q_io_deq_bits_a_type == 3'h0;
  assign T_3478 = T_3473 ? 2'h0 : 2'h1;
  assign T_3479 = ignt_q_io_deq_bits_is_builtin_type ? T_3472 : {{1'd0}, T_3478};
  assign T_3511_addr_beat = ignt_q_io_deq_bits_addr_beat;
  assign T_3511_client_xact_id = ignt_q_io_deq_bits_client_xact_id;
  assign T_3511_manager_xact_id = 4'h5;
  assign T_3511_is_builtin_type = ignt_q_io_deq_bits_is_builtin_type;
  assign T_3511_g_type = {{1'd0}, T_3479};
  assign T_3511_data = GEN_23;
  assign T_3511_client_id = ignt_q_io_deq_bits_client_id;
  assign GEN_23 = GEN_294;
  assign GEN_288 = 3'h1 == ignt_data_idx ? data_buffer_1 : data_buffer_0;
  assign GEN_289 = 3'h2 == ignt_data_idx ? data_buffer_2 : GEN_288;
  assign GEN_290 = 3'h3 == ignt_data_idx ? data_buffer_3 : GEN_289;
  assign GEN_291 = 3'h4 == ignt_data_idx ? data_buffer_4 : GEN_290;
  assign GEN_292 = 3'h5 == ignt_data_idx ? data_buffer_5 : GEN_291;
  assign GEN_293 = 3'h6 == ignt_data_idx ? data_buffer_6 : GEN_292;
  assign GEN_294 = 3'h7 == ignt_data_idx ? data_buffer_7 : GEN_293;
  assign T_3550_0 = 3'h5;
  assign GEN_382 = {{1'd0}, T_3550_0};
  assign T_3552 = io_inner_grant_bits_g_type == GEN_382;
  assign T_3556 = io_inner_grant_bits_is_builtin_type ? T_3552 : T_2262;
  assign T_3558 = T_2243 & T_3556;
  assign T_3562 = T_3560 == 3'h7;
  assign T_3564 = T_3560 + 3'h1;
  assign T_3565 = T_3564[2:0];
  assign GEN_295 = T_3558 ? T_3565 : T_3560;
  assign T_3566 = T_3558 & T_3562;
  assign T_3567 = T_3556 ? T_3560 : ignt_q_io_deq_bits_addr_beat;
  assign T_3568 = T_3556 ? T_3566 : T_2243;
  assign T_3573 = T_2391 & pending_ignt;
  assign T_3575 = T_3286 == 1'h0;
  assign T_3583_0 = 3'h5;
  assign T_3583_1 = 3'h4;
  assign GEN_383 = {{1'd0}, T_3583_0};
  assign T_3585 = io_inner_grant_bits_g_type == GEN_383;
  assign GEN_384 = {{1'd0}, T_3583_1};
  assign T_3586 = io_inner_grant_bits_g_type == GEN_384;
  assign T_3587 = T_3585 | T_3586;
  assign T_3591 = io_inner_grant_bits_is_builtin_type ? T_3587 : T_2262;
  assign T_3592 = pending_ignt_data >> ignt_data_idx;
  assign T_3593 = T_3592[0];
  assign T_3595 = T_3591 ? T_3593 : T_3442;
  assign T_3596 = T_3575 & T_3595;
  assign GEN_298 = T_3573 ? T_3596 : T_2401;
  assign GEN_299 = T_2320 ? ignt_data_done : 1'h0;
  assign GEN_300 = T_2320 ? ignt_data_idx : T_2503_addr_beat;
  assign GEN_301 = T_2320 ? T_3511_client_xact_id : T_2503_client_xact_id;
  assign GEN_302 = T_2320 ? T_3511_manager_xact_id : T_2503_manager_xact_id;
  assign GEN_303 = T_2320 ? T_3511_is_builtin_type : T_2503_is_builtin_type;
  assign GEN_304 = T_2320 ? T_3511_g_type : T_2503_g_type;
  assign GEN_305 = T_2320 ? T_3511_data : T_2503_data;
  assign GEN_306 = T_2320 ? T_3511_client_id : T_2503_client_id;
  assign GEN_309 = T_2320 ? GEN_298 : T_2401;
  assign T_3603 = ~ io_incoherent_0;
  assign GEN_310 = T_1852 ? {{1'd0}, T_3603} : T_2147;
  assign T_3614 = T_1818 & io_inner_acquire_valid;
  assign T_3615 = T_1852 | T_3614;
  assign T_3625_0 = 3'h2;
  assign T_3625_1 = 3'h3;
  assign T_3625_2 = 3'h4;
  assign T_3627 = io_inner_acquire_bits_a_type == T_3625_0;
  assign T_3628 = io_inner_acquire_bits_a_type == T_3625_1;
  assign T_3629 = io_inner_acquire_bits_a_type == T_3625_2;
  assign T_3630 = T_3627 | T_3628;
  assign T_3631 = T_3630 | T_3629;
  assign T_3632 = io_inner_acquire_bits_is_builtin_type & T_3631;
  assign T_3633 = T_1694 & T_3632;
  assign T_3634 = T_3633 & T_3615;
  assign T_3636 = io_inner_acquire_bits_a_type == 3'h4;
  assign T_3637 = io_inner_acquire_bits_is_builtin_type & T_3636;
  assign T_3669 = T_1978 | T_1975;
  assign T_3670 = io_inner_acquire_bits_union[8:1];
  assign T_3672 = T_3669 ? T_3670 : 8'h0;
  assign T_3673 = T_3637 ? 8'hff : T_3672;
  assign T_3674 = T_3673[0];
  assign T_3675 = T_3673[1];
  assign T_3676 = T_3673[2];
  assign T_3677 = T_3673[3];
  assign T_3678 = T_3673[4];
  assign T_3679 = T_3673[5];
  assign T_3680 = T_3673[6];
  assign T_3681 = T_3673[7];
  assign T_3685 = T_3674 ? 8'hff : 8'h0;
  assign T_3689 = T_3675 ? 8'hff : 8'h0;
  assign T_3693 = T_3676 ? 8'hff : 8'h0;
  assign T_3697 = T_3677 ? 8'hff : 8'h0;
  assign T_3701 = T_3678 ? 8'hff : 8'h0;
  assign T_3705 = T_3679 ? 8'hff : 8'h0;
  assign T_3709 = T_3680 ? 8'hff : 8'h0;
  assign T_3713 = T_3681 ? 8'hff : 8'h0;
  assign T_3714 = {T_3689,T_3685};
  assign T_3715 = {T_3697,T_3693};
  assign T_3716 = {T_3715,T_3714};
  assign T_3717 = {T_3705,T_3701};
  assign T_3718 = {T_3713,T_3709};
  assign T_3719 = {T_3718,T_3717};
  assign T_3720 = {T_3719,T_3716};
  assign T_3721 = ~ T_3720;
  assign GEN_24 = GEN_317;
  assign GEN_311 = 3'h1 == io_inner_acquire_bits_addr_beat ? data_buffer_1 : data_buffer_0;
  assign GEN_312 = 3'h2 == io_inner_acquire_bits_addr_beat ? data_buffer_2 : GEN_311;
  assign GEN_313 = 3'h3 == io_inner_acquire_bits_addr_beat ? data_buffer_3 : GEN_312;
  assign GEN_314 = 3'h4 == io_inner_acquire_bits_addr_beat ? data_buffer_4 : GEN_313;
  assign GEN_315 = 3'h5 == io_inner_acquire_bits_addr_beat ? data_buffer_5 : GEN_314;
  assign GEN_316 = 3'h6 == io_inner_acquire_bits_addr_beat ? data_buffer_6 : GEN_315;
  assign GEN_317 = 3'h7 == io_inner_acquire_bits_addr_beat ? data_buffer_7 : GEN_316;
  assign T_3722 = T_3721 & GEN_24;
  assign T_3723 = T_3720 & io_inner_acquire_bits_data;
  assign T_3724 = T_3722 | T_3723;
  assign GEN_25 = T_3724;
  assign GEN_318 = 3'h0 == io_inner_acquire_bits_addr_beat ? GEN_25 : GEN_271;
  assign GEN_319 = 3'h1 == io_inner_acquire_bits_addr_beat ? GEN_25 : GEN_272;
  assign GEN_320 = 3'h2 == io_inner_acquire_bits_addr_beat ? GEN_25 : GEN_273;
  assign GEN_321 = 3'h3 == io_inner_acquire_bits_addr_beat ? GEN_25 : GEN_274;
  assign GEN_322 = 3'h4 == io_inner_acquire_bits_addr_beat ? GEN_25 : GEN_275;
  assign GEN_323 = 3'h5 == io_inner_acquire_bits_addr_beat ? GEN_25 : GEN_276;
  assign GEN_324 = 3'h6 == io_inner_acquire_bits_addr_beat ? GEN_25 : GEN_277;
  assign GEN_325 = 3'h7 == io_inner_acquire_bits_addr_beat ? GEN_25 : GEN_278;
  assign GEN_26 = GEN_332;
  assign GEN_326 = 3'h1 == io_inner_acquire_bits_addr_beat ? wmask_buffer_1 : wmask_buffer_0;
  assign GEN_327 = 3'h2 == io_inner_acquire_bits_addr_beat ? wmask_buffer_2 : GEN_326;
  assign GEN_328 = 3'h3 == io_inner_acquire_bits_addr_beat ? wmask_buffer_3 : GEN_327;
  assign GEN_329 = 3'h4 == io_inner_acquire_bits_addr_beat ? wmask_buffer_4 : GEN_328;
  assign GEN_330 = 3'h5 == io_inner_acquire_bits_addr_beat ? wmask_buffer_5 : GEN_329;
  assign GEN_331 = 3'h6 == io_inner_acquire_bits_addr_beat ? wmask_buffer_6 : GEN_330;
  assign GEN_332 = 3'h7 == io_inner_acquire_bits_addr_beat ? wmask_buffer_7 : GEN_331;
  assign T_3764 = T_3673 | GEN_26;
  assign GEN_27 = T_3764;
  assign GEN_333 = 3'h0 == io_inner_acquire_bits_addr_beat ? GEN_27 : wmask_buffer_0;
  assign GEN_334 = 3'h1 == io_inner_acquire_bits_addr_beat ? GEN_27 : wmask_buffer_1;
  assign GEN_335 = 3'h2 == io_inner_acquire_bits_addr_beat ? GEN_27 : wmask_buffer_2;
  assign GEN_336 = 3'h3 == io_inner_acquire_bits_addr_beat ? GEN_27 : wmask_buffer_3;
  assign GEN_337 = 3'h4 == io_inner_acquire_bits_addr_beat ? GEN_27 : wmask_buffer_4;
  assign GEN_338 = 3'h5 == io_inner_acquire_bits_addr_beat ? GEN_27 : wmask_buffer_5;
  assign GEN_339 = 3'h6 == io_inner_acquire_bits_addr_beat ? GEN_27 : wmask_buffer_6;
  assign GEN_340 = 3'h7 == io_inner_acquire_bits_addr_beat ? GEN_27 : wmask_buffer_7;
  assign GEN_343 = T_3634 ? GEN_318 : GEN_271;
  assign GEN_344 = T_3634 ? GEN_319 : GEN_272;
  assign GEN_345 = T_3634 ? GEN_320 : GEN_273;
  assign GEN_346 = T_3634 ? GEN_321 : GEN_274;
  assign GEN_347 = T_3634 ? GEN_322 : GEN_275;
  assign GEN_348 = T_3634 ? GEN_323 : GEN_276;
  assign GEN_349 = T_3634 ? GEN_324 : GEN_277;
  assign GEN_350 = T_3634 ? GEN_325 : GEN_278;
  assign GEN_353 = T_3634 ? GEN_333 : wmask_buffer_0;
  assign GEN_354 = T_3634 ? GEN_334 : wmask_buffer_1;
  assign GEN_355 = T_3634 ? GEN_335 : wmask_buffer_2;
  assign GEN_356 = T_3634 ? GEN_336 : wmask_buffer_3;
  assign GEN_357 = T_3634 ? GEN_337 : wmask_buffer_4;
  assign GEN_358 = T_3634 ? GEN_338 : wmask_buffer_5;
  assign GEN_359 = T_3634 ? GEN_339 : wmask_buffer_6;
  assign GEN_360 = T_3634 ? GEN_340 : wmask_buffer_7;
  assign T_3767 = T_2018 | T_2397;
  assign T_3768 = T_3767 | vol_ignt_counter_pending;
  assign T_3769 = T_3768 | pending_orel;
  assign T_3770 = T_3769 | vol_ognt_counter_pending;
  assign T_3771 = T_3770 | ognt_counter_pending;
  assign T_3772 = T_3771 | pending_ignt;
  assign T_3773 = T_3772 | ifin_counter_pending;
  assign T_3775 = T_3773 == 1'h0;
  assign T_3777 = T_2391 & all_pending_done;
  assign GEN_361 = T_3777 ? 4'h0 : GEN_188;
  assign GEN_362 = T_3777 ? 8'h0 : GEN_353;
  assign GEN_363 = T_3777 ? 8'h0 : GEN_354;
  assign GEN_364 = T_3777 ? 8'h0 : GEN_355;
  assign GEN_365 = T_3777 ? 8'h0 : GEN_356;
  assign GEN_366 = T_3777 ? 8'h0 : GEN_357;
  assign GEN_367 = T_3777 ? 8'h0 : GEN_358;
  assign GEN_368 = T_3777 ? 8'h0 : GEN_359;
  assign GEN_369 = T_3777 ? 8'h0 : GEN_360;
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifndef verilator
      #0.002;
    `endif
  `ifdef RANDOMIZE
  GEN_30 = {1{$random}};
  state = GEN_30[3:0];
  `endif
  `ifdef RANDOMIZE
  GEN_31 = {1{$random}};
  xact_addr_block = GEN_31[25:0];
  `endif
  `ifdef RANDOMIZE
  GEN_39 = {1{$random}};
  xact_allocate = GEN_39[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_40 = {1{$random}};
  xact_amo_shift_bytes = GEN_40[4:0];
  `endif
  `ifdef RANDOMIZE
  GEN_41 = {1{$random}};
  xact_op_code = GEN_41[4:0];
  `endif
  `ifdef RANDOMIZE
  GEN_45 = {1{$random}};
  xact_addr_byte = GEN_45[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_73 = {1{$random}};
  xact_op_size = GEN_73[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_74 = {1{$random}};
  xact_vol_ir_r_type = GEN_74[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_75 = {1{$random}};
  xact_vol_ir_src = GEN_75[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_76 = {1{$random}};
  xact_vol_ir_client_xact_id = GEN_76[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_77 = {1{$random}};
  pending_irel_data = GEN_77[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_78 = {1{$random}};
  pending_put_data = GEN_78[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_79 = {1{$random}};
  pending_ignt_data = GEN_79[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_80 = {1{$random}};
  pending_iprbs = GEN_80[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_81 = {1{$random}};
  pending_orel_send = GEN_81[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_82 = {1{$random}};
  pending_orel_data = GEN_82[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_83 = {2{$random}};
  data_buffer_0 = GEN_83[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_84 = {2{$random}};
  data_buffer_1 = GEN_84[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_85 = {2{$random}};
  data_buffer_2 = GEN_85[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_86 = {2{$random}};
  data_buffer_3 = GEN_86[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_87 = {2{$random}};
  data_buffer_4 = GEN_87[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_88 = {2{$random}};
  data_buffer_5 = GEN_88[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_89 = {2{$random}};
  data_buffer_6 = GEN_89[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_90 = {2{$random}};
  data_buffer_7 = GEN_90[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_91 = {1{$random}};
  wmask_buffer_0 = GEN_91[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_92 = {1{$random}};
  wmask_buffer_1 = GEN_92[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_93 = {1{$random}};
  wmask_buffer_2 = GEN_93[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_94 = {1{$random}};
  wmask_buffer_3 = GEN_94[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_95 = {1{$random}};
  wmask_buffer_4 = GEN_95[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_96 = {1{$random}};
  wmask_buffer_5 = GEN_96[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_97 = {1{$random}};
  wmask_buffer_6 = GEN_97[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_98 = {1{$random}};
  wmask_buffer_7 = GEN_98[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_99 = {1{$random}};
  T_2159 = GEN_99[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_100 = {1{$random}};
  T_2183 = GEN_100[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_101 = {1{$random}};
  T_2193 = GEN_101[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_102 = {1{$random}};
  T_2234 = GEN_102[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_103 = {1{$random}};
  T_2267 = GEN_103[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_104 = {1{$random}};
  T_2277 = GEN_104[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_105 = {1{$random}};
  T_2734 = GEN_105[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_106 = {1{$random}};
  T_2763 = GEN_106[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_107 = {1{$random}};
  T_2773 = GEN_107[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_108 = {1{$random}};
  T_2896 = GEN_108[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_109 = {1{$random}};
  T_2927 = GEN_109[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_110 = {1{$random}};
  T_2937 = GEN_110[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_111 = {1{$random}};
  T_3318 = GEN_111[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_112 = {1{$random}};
  T_3333 = GEN_112[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_113 = {1{$random}};
  T_3343 = GEN_113[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_114 = {1{$random}};
  T_3560 = GEN_114[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_115 = {1{$random}};
  GEN_28 = GEN_115[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_116 = {1{$random}};
  GEN_29 = GEN_116[0:0];
  `endif
  end
`endif
  always @(posedge clk) begin
    if(reset) begin
      state <= 4'h0;
    end else begin
      if(T_3777) begin
        state <= 4'h0;
      end else begin
        if(T_3216) begin
          state <= 4'h7;
        end else begin
          if(T_2294) begin
            state <= 4'h7;
          end else begin
            if(T_2214) begin
              if(T_2123) begin
                state <= 4'h6;
              end else begin
                state <= 4'h7;
              end
            end else begin
              if(T_1852) begin
                state <= 4'h5;
              end
            end
          end
        end
      end
    end
    if(reset) begin
      xact_addr_block <= 26'h0;
    end else begin
      if(T_2294) begin
        xact_addr_block <= io_inner_release_bits_addr_block;
      end else begin
        if(T_1852) begin
          xact_addr_block <= io_inner_acquire_bits_addr_block;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_1852) begin
        xact_allocate <= 1'h0;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_1852) begin
        xact_amo_shift_bytes <= T_1972;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_1852) begin
        if(T_1979) begin
          xact_op_code <= 5'h1;
        end else begin
          xact_op_code <= T_1980;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_1852) begin
        xact_addr_byte <= T_1982;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_1852) begin
        xact_op_size <= T_1983;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2331) begin
        if(T_2343) begin
          xact_vol_ir_r_type <= io_inner_release_bits_r_type;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2331) begin
        if(T_2343) begin
          xact_vol_ir_src <= io_inner_release_bits_client_id;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2331) begin
        if(T_2343) begin
          xact_vol_ir_client_xact_id <= io_inner_release_bits_client_xact_id;
        end
      end
    end
    if(reset) begin
      pending_irel_data <= 8'h0;
    end else begin
      if(T_2331) begin
        if(T_2370) begin
          pending_irel_data <= T_2387;
        end else begin
          if(T_2343) begin
            if(T_2179) begin
              pending_irel_data <= T_2366;
            end else begin
              pending_irel_data <= 8'h0;
            end
          end else begin
            if(T_2294) begin
              pending_irel_data <= 8'hff;
            end
          end
        end
      end else begin
        if(T_2294) begin
          pending_irel_data <= 8'hff;
        end
      end
    end
    if(reset) begin
      pending_put_data <= 8'h0;
    end else begin
      if(T_1852) begin
        if(T_1978) begin
          pending_put_data <= T_2013;
        end else begin
          pending_put_data <= 8'h0;
        end
      end else begin
        if(T_1909) begin
          pending_put_data <= T_1964;
        end
      end
    end
    if(reset) begin
      pending_ignt_data <= 8'h0;
    end else begin
      if(T_3362) begin
        pending_ignt_data <= T_3433;
      end else begin
        if(T_1852) begin
          pending_ignt_data <= 8'h0;
        end
      end
    end
    if(1'h0) begin
    end else begin
      pending_iprbs <= GEN_310[0];
    end
    if(reset) begin
      pending_orel_send <= 1'h0;
    end else begin
      if(T_2698) begin
        pending_orel_send <= 1'h0;
      end
    end
    if(reset) begin
      pending_orel_data <= 8'h0;
    end else begin
      if(T_2679) begin
        pending_orel_data <= T_2714;
      end
    end
    if(reset) begin
      data_buffer_0 <= T_1773_0;
    end else begin
      if(T_3634) begin
        if(3'h0 == io_inner_acquire_bits_addr_beat) begin
          data_buffer_0 <= GEN_25;
        end else begin
          if(T_3233) begin
            if(3'h0 == io_outer_grant_bits_addr_beat) begin
              data_buffer_0 <= GEN_22;
            end else begin
              if(T_2357) begin
                if(3'h0 == io_inner_release_bits_addr_beat) begin
                  data_buffer_0 <= GEN_9;
                end
              end
            end
          end else begin
            if(T_2357) begin
              if(3'h0 == io_inner_release_bits_addr_beat) begin
                data_buffer_0 <= GEN_9;
              end
            end
          end
        end
      end else begin
        if(T_3233) begin
          if(3'h0 == io_outer_grant_bits_addr_beat) begin
            data_buffer_0 <= GEN_22;
          end else begin
            if(T_2357) begin
              if(3'h0 == io_inner_release_bits_addr_beat) begin
                data_buffer_0 <= GEN_9;
              end
            end
          end
        end else begin
          if(T_2357) begin
            if(3'h0 == io_inner_release_bits_addr_beat) begin
              data_buffer_0 <= GEN_9;
            end
          end
        end
      end
    end
    if(reset) begin
      data_buffer_1 <= T_1773_1;
    end else begin
      if(T_3634) begin
        if(3'h1 == io_inner_acquire_bits_addr_beat) begin
          data_buffer_1 <= GEN_25;
        end else begin
          if(T_3233) begin
            if(3'h1 == io_outer_grant_bits_addr_beat) begin
              data_buffer_1 <= GEN_22;
            end else begin
              if(T_2357) begin
                if(3'h1 == io_inner_release_bits_addr_beat) begin
                  data_buffer_1 <= GEN_9;
                end
              end
            end
          end else begin
            if(T_2357) begin
              if(3'h1 == io_inner_release_bits_addr_beat) begin
                data_buffer_1 <= GEN_9;
              end
            end
          end
        end
      end else begin
        if(T_3233) begin
          if(3'h1 == io_outer_grant_bits_addr_beat) begin
            data_buffer_1 <= GEN_22;
          end else begin
            if(T_2357) begin
              if(3'h1 == io_inner_release_bits_addr_beat) begin
                data_buffer_1 <= GEN_9;
              end
            end
          end
        end else begin
          if(T_2357) begin
            if(3'h1 == io_inner_release_bits_addr_beat) begin
              data_buffer_1 <= GEN_9;
            end
          end
        end
      end
    end
    if(reset) begin
      data_buffer_2 <= T_1773_2;
    end else begin
      if(T_3634) begin
        if(3'h2 == io_inner_acquire_bits_addr_beat) begin
          data_buffer_2 <= GEN_25;
        end else begin
          if(T_3233) begin
            if(3'h2 == io_outer_grant_bits_addr_beat) begin
              data_buffer_2 <= GEN_22;
            end else begin
              if(T_2357) begin
                if(3'h2 == io_inner_release_bits_addr_beat) begin
                  data_buffer_2 <= GEN_9;
                end
              end
            end
          end else begin
            if(T_2357) begin
              if(3'h2 == io_inner_release_bits_addr_beat) begin
                data_buffer_2 <= GEN_9;
              end
            end
          end
        end
      end else begin
        if(T_3233) begin
          if(3'h2 == io_outer_grant_bits_addr_beat) begin
            data_buffer_2 <= GEN_22;
          end else begin
            if(T_2357) begin
              if(3'h2 == io_inner_release_bits_addr_beat) begin
                data_buffer_2 <= GEN_9;
              end
            end
          end
        end else begin
          if(T_2357) begin
            if(3'h2 == io_inner_release_bits_addr_beat) begin
              data_buffer_2 <= GEN_9;
            end
          end
        end
      end
    end
    if(reset) begin
      data_buffer_3 <= T_1773_3;
    end else begin
      if(T_3634) begin
        if(3'h3 == io_inner_acquire_bits_addr_beat) begin
          data_buffer_3 <= GEN_25;
        end else begin
          if(T_3233) begin
            if(3'h3 == io_outer_grant_bits_addr_beat) begin
              data_buffer_3 <= GEN_22;
            end else begin
              if(T_2357) begin
                if(3'h3 == io_inner_release_bits_addr_beat) begin
                  data_buffer_3 <= GEN_9;
                end
              end
            end
          end else begin
            if(T_2357) begin
              if(3'h3 == io_inner_release_bits_addr_beat) begin
                data_buffer_3 <= GEN_9;
              end
            end
          end
        end
      end else begin
        if(T_3233) begin
          if(3'h3 == io_outer_grant_bits_addr_beat) begin
            data_buffer_3 <= GEN_22;
          end else begin
            if(T_2357) begin
              if(3'h3 == io_inner_release_bits_addr_beat) begin
                data_buffer_3 <= GEN_9;
              end
            end
          end
        end else begin
          if(T_2357) begin
            if(3'h3 == io_inner_release_bits_addr_beat) begin
              data_buffer_3 <= GEN_9;
            end
          end
        end
      end
    end
    if(reset) begin
      data_buffer_4 <= T_1773_4;
    end else begin
      if(T_3634) begin
        if(3'h4 == io_inner_acquire_bits_addr_beat) begin
          data_buffer_4 <= GEN_25;
        end else begin
          if(T_3233) begin
            if(3'h4 == io_outer_grant_bits_addr_beat) begin
              data_buffer_4 <= GEN_22;
            end else begin
              if(T_2357) begin
                if(3'h4 == io_inner_release_bits_addr_beat) begin
                  data_buffer_4 <= GEN_9;
                end
              end
            end
          end else begin
            if(T_2357) begin
              if(3'h4 == io_inner_release_bits_addr_beat) begin
                data_buffer_4 <= GEN_9;
              end
            end
          end
        end
      end else begin
        if(T_3233) begin
          if(3'h4 == io_outer_grant_bits_addr_beat) begin
            data_buffer_4 <= GEN_22;
          end else begin
            if(T_2357) begin
              if(3'h4 == io_inner_release_bits_addr_beat) begin
                data_buffer_4 <= GEN_9;
              end
            end
          end
        end else begin
          if(T_2357) begin
            if(3'h4 == io_inner_release_bits_addr_beat) begin
              data_buffer_4 <= GEN_9;
            end
          end
        end
      end
    end
    if(reset) begin
      data_buffer_5 <= T_1773_5;
    end else begin
      if(T_3634) begin
        if(3'h5 == io_inner_acquire_bits_addr_beat) begin
          data_buffer_5 <= GEN_25;
        end else begin
          if(T_3233) begin
            if(3'h5 == io_outer_grant_bits_addr_beat) begin
              data_buffer_5 <= GEN_22;
            end else begin
              if(T_2357) begin
                if(3'h5 == io_inner_release_bits_addr_beat) begin
                  data_buffer_5 <= GEN_9;
                end
              end
            end
          end else begin
            if(T_2357) begin
              if(3'h5 == io_inner_release_bits_addr_beat) begin
                data_buffer_5 <= GEN_9;
              end
            end
          end
        end
      end else begin
        if(T_3233) begin
          if(3'h5 == io_outer_grant_bits_addr_beat) begin
            data_buffer_5 <= GEN_22;
          end else begin
            if(T_2357) begin
              if(3'h5 == io_inner_release_bits_addr_beat) begin
                data_buffer_5 <= GEN_9;
              end
            end
          end
        end else begin
          if(T_2357) begin
            if(3'h5 == io_inner_release_bits_addr_beat) begin
              data_buffer_5 <= GEN_9;
            end
          end
        end
      end
    end
    if(reset) begin
      data_buffer_6 <= T_1773_6;
    end else begin
      if(T_3634) begin
        if(3'h6 == io_inner_acquire_bits_addr_beat) begin
          data_buffer_6 <= GEN_25;
        end else begin
          if(T_3233) begin
            if(3'h6 == io_outer_grant_bits_addr_beat) begin
              data_buffer_6 <= GEN_22;
            end else begin
              if(T_2357) begin
                if(3'h6 == io_inner_release_bits_addr_beat) begin
                  data_buffer_6 <= GEN_9;
                end
              end
            end
          end else begin
            if(T_2357) begin
              if(3'h6 == io_inner_release_bits_addr_beat) begin
                data_buffer_6 <= GEN_9;
              end
            end
          end
        end
      end else begin
        if(T_3233) begin
          if(3'h6 == io_outer_grant_bits_addr_beat) begin
            data_buffer_6 <= GEN_22;
          end else begin
            if(T_2357) begin
              if(3'h6 == io_inner_release_bits_addr_beat) begin
                data_buffer_6 <= GEN_9;
              end
            end
          end
        end else begin
          if(T_2357) begin
            if(3'h6 == io_inner_release_bits_addr_beat) begin
              data_buffer_6 <= GEN_9;
            end
          end
        end
      end
    end
    if(reset) begin
      data_buffer_7 <= T_1773_7;
    end else begin
      if(T_3634) begin
        if(3'h7 == io_inner_acquire_bits_addr_beat) begin
          data_buffer_7 <= GEN_25;
        end else begin
          if(T_3233) begin
            if(3'h7 == io_outer_grant_bits_addr_beat) begin
              data_buffer_7 <= GEN_22;
            end else begin
              if(T_2357) begin
                if(3'h7 == io_inner_release_bits_addr_beat) begin
                  data_buffer_7 <= GEN_9;
                end
              end
            end
          end else begin
            if(T_2357) begin
              if(3'h7 == io_inner_release_bits_addr_beat) begin
                data_buffer_7 <= GEN_9;
              end
            end
          end
        end
      end else begin
        if(T_3233) begin
          if(3'h7 == io_outer_grant_bits_addr_beat) begin
            data_buffer_7 <= GEN_22;
          end else begin
            if(T_2357) begin
              if(3'h7 == io_inner_release_bits_addr_beat) begin
                data_buffer_7 <= GEN_9;
              end
            end
          end
        end else begin
          if(T_2357) begin
            if(3'h7 == io_inner_release_bits_addr_beat) begin
              data_buffer_7 <= GEN_9;
            end
          end
        end
      end
    end
    if(reset) begin
      wmask_buffer_0 <= T_1791_0;
    end else begin
      if(T_3777) begin
        wmask_buffer_0 <= 8'h0;
      end else begin
        if(T_3634) begin
          if(3'h0 == io_inner_acquire_bits_addr_beat) begin
            wmask_buffer_0 <= GEN_27;
          end
        end
      end
    end
    if(reset) begin
      wmask_buffer_1 <= T_1791_1;
    end else begin
      if(T_3777) begin
        wmask_buffer_1 <= 8'h0;
      end else begin
        if(T_3634) begin
          if(3'h1 == io_inner_acquire_bits_addr_beat) begin
            wmask_buffer_1 <= GEN_27;
          end
        end
      end
    end
    if(reset) begin
      wmask_buffer_2 <= T_1791_2;
    end else begin
      if(T_3777) begin
        wmask_buffer_2 <= 8'h0;
      end else begin
        if(T_3634) begin
          if(3'h2 == io_inner_acquire_bits_addr_beat) begin
            wmask_buffer_2 <= GEN_27;
          end
        end
      end
    end
    if(reset) begin
      wmask_buffer_3 <= T_1791_3;
    end else begin
      if(T_3777) begin
        wmask_buffer_3 <= 8'h0;
      end else begin
        if(T_3634) begin
          if(3'h3 == io_inner_acquire_bits_addr_beat) begin
            wmask_buffer_3 <= GEN_27;
          end
        end
      end
    end
    if(reset) begin
      wmask_buffer_4 <= T_1791_4;
    end else begin
      if(T_3777) begin
        wmask_buffer_4 <= 8'h0;
      end else begin
        if(T_3634) begin
          if(3'h4 == io_inner_acquire_bits_addr_beat) begin
            wmask_buffer_4 <= GEN_27;
          end
        end
      end
    end
    if(reset) begin
      wmask_buffer_5 <= T_1791_5;
    end else begin
      if(T_3777) begin
        wmask_buffer_5 <= 8'h0;
      end else begin
        if(T_3634) begin
          if(3'h5 == io_inner_acquire_bits_addr_beat) begin
            wmask_buffer_5 <= GEN_27;
          end
        end
      end
    end
    if(reset) begin
      wmask_buffer_6 <= T_1791_6;
    end else begin
      if(T_3777) begin
        wmask_buffer_6 <= 8'h0;
      end else begin
        if(T_3634) begin
          if(3'h6 == io_inner_acquire_bits_addr_beat) begin
            wmask_buffer_6 <= GEN_27;
          end
        end
      end
    end
    if(reset) begin
      wmask_buffer_7 <= T_1791_7;
    end else begin
      if(T_3777) begin
        wmask_buffer_7 <= 8'h0;
      end else begin
        if(T_3634) begin
          if(3'h7 == io_inner_acquire_bits_addr_beat) begin
            wmask_buffer_7 <= GEN_27;
          end
        end
      end
    end
    if(reset) begin
      T_2159 <= 3'h0;
    end
    if(reset) begin
      T_2183 <= 3'h0;
    end else begin
      if(T_2181) begin
        T_2183 <= T_2188;
      end
    end
    if(reset) begin
      T_2193 <= 1'h0;
    end else begin
      if(T_2202) begin
        T_2193 <= T_2205;
      end else begin
        if(T_2196) begin
          T_2193 <= T_2199;
        end
      end
    end
    if(reset) begin
      T_2234 <= 3'h0;
    end else begin
      if(T_2232) begin
        T_2234 <= T_2239;
      end
    end
    if(reset) begin
      T_2267 <= 3'h0;
    end else begin
      if(T_2265) begin
        T_2267 <= T_2272;
      end
    end
    if(reset) begin
      T_2277 <= 1'h0;
    end else begin
      if(T_2286) begin
        T_2277 <= T_2289;
      end else begin
        if(T_2280) begin
          T_2277 <= T_2283;
        end
      end
    end
    if(reset) begin
      T_2734 <= 3'h0;
    end else begin
      if(T_2732) begin
        T_2734 <= T_2739;
      end
    end
    if(reset) begin
      T_2763 <= 3'h0;
    end else begin
      if(T_2761) begin
        T_2763 <= T_2768;
      end
    end
    if(reset) begin
      T_2773 <= 1'h0;
    end else begin
      if(T_2782) begin
        T_2773 <= T_2785;
      end else begin
        if(T_2776) begin
          T_2773 <= T_2779;
        end
      end
    end
    if(reset) begin
      T_2896 <= 3'h0;
    end else begin
      if(T_2894) begin
        T_2896 <= T_2901;
      end
    end
    if(reset) begin
      T_2927 <= 3'h0;
    end else begin
      if(T_2925) begin
        T_2927 <= T_2932;
      end
    end
    if(reset) begin
      T_2937 <= 1'h0;
    end else begin
      if(T_2946) begin
        T_2937 <= T_2949;
      end else begin
        if(T_2940) begin
          T_2937 <= T_2943;
        end
      end
    end
    if(reset) begin
      T_3318 <= 3'h0;
    end else begin
      if(T_3316) begin
        T_3318 <= T_3323;
      end
    end
    if(reset) begin
      T_3333 <= 3'h0;
    end
    if(reset) begin
      T_3343 <= 1'h0;
    end else begin
      if(T_3352) begin
        T_3343 <= T_3355;
      end else begin
        if(T_3346) begin
          T_3343 <= T_3349;
        end
      end
    end
    if(reset) begin
      T_3560 <= 3'h0;
    end else begin
      if(T_3558) begin
        T_3560 <= T_3565;
      end
    end
    `ifndef SYNTHESIS
    `ifdef PRINTF_COND
      if (`PRINTF_COND) begin
    `endif
        if (T_1734) begin
          $fwrite(32'h80000002,"Assertion failed: AcquireTracker initialized with a tail data beat.\n    at Broadcast.scala:96 assert(!(state === s_idle && io.inner.acquire.fire() && io.alloc.iacq.should &&\n");
        end
    `ifdef PRINTF_COND
      end
    `endif
    `endif
    `ifndef SYNTHESIS
    `ifdef STOP_COND
      if (`STOP_COND) begin
    `endif
        if (T_1734) begin
          $fatal;
        end
    `ifdef STOP_COND
      end
    `endif
    `endif
    `ifndef SYNTHESIS
    `ifdef PRINTF_COND
      if (`PRINTF_COND) begin
    `endif
        if (T_1748) begin
          $fwrite(32'h80000002,"Assertion failed: Broadcast Hub does not support Prefetches.\n    at Broadcast.scala:100 assert(!(state =/= s_idle && pending_ignt && xact_iacq.isPrefetch()),\n");
        end
    `ifdef PRINTF_COND
      end
    `endif
    `endif
    `ifndef SYNTHESIS
    `ifdef STOP_COND
      if (`STOP_COND) begin
    `endif
        if (T_1748) begin
          $fatal;
        end
    `ifdef STOP_COND
      end
    `endif
    `endif
    `ifndef SYNTHESIS
    `ifdef PRINTF_COND
      if (`PRINTF_COND) begin
    `endif
        if (T_1759) begin
          $fwrite(32'h80000002,"Assertion failed: Broadcast Hub does not support PutAtomics.\n    at Broadcast.scala:103 assert(!(state =/= s_idle && pending_ignt && xact_iacq.isAtomic()),\n");
        end
    `ifdef PRINTF_COND
      end
    `endif
    `endif
    `ifndef SYNTHESIS
    `ifdef STOP_COND
      if (`STOP_COND) begin
    `endif
        if (T_1759) begin
          $fatal;
        end
    `ifdef STOP_COND
      end
    `endif
    `endif
  end
endmodule
module BufferedBroadcastAcquireTracker_5(
  input   clk,
  input   reset,
  output  io_inner_acquire_ready,
  input   io_inner_acquire_valid,
  input  [25:0] io_inner_acquire_bits_addr_block,
  input   io_inner_acquire_bits_client_xact_id,
  input  [2:0] io_inner_acquire_bits_addr_beat,
  input   io_inner_acquire_bits_is_builtin_type,
  input  [2:0] io_inner_acquire_bits_a_type,
  input  [11:0] io_inner_acquire_bits_union,
  input  [63:0] io_inner_acquire_bits_data,
  input   io_inner_acquire_bits_client_id,
  input   io_inner_grant_ready,
  output  io_inner_grant_valid,
  output [2:0] io_inner_grant_bits_addr_beat,
  output  io_inner_grant_bits_client_xact_id,
  output [3:0] io_inner_grant_bits_manager_xact_id,
  output  io_inner_grant_bits_is_builtin_type,
  output [3:0] io_inner_grant_bits_g_type,
  output [63:0] io_inner_grant_bits_data,
  output  io_inner_grant_bits_client_id,
  output  io_inner_finish_ready,
  input   io_inner_finish_valid,
  input  [3:0] io_inner_finish_bits_manager_xact_id,
  input   io_inner_probe_ready,
  output  io_inner_probe_valid,
  output [25:0] io_inner_probe_bits_addr_block,
  output [1:0] io_inner_probe_bits_p_type,
  output  io_inner_probe_bits_client_id,
  output  io_inner_release_ready,
  input   io_inner_release_valid,
  input  [2:0] io_inner_release_bits_addr_beat,
  input  [25:0] io_inner_release_bits_addr_block,
  input   io_inner_release_bits_client_xact_id,
  input   io_inner_release_bits_voluntary,
  input  [2:0] io_inner_release_bits_r_type,
  input  [63:0] io_inner_release_bits_data,
  input   io_inner_release_bits_client_id,
  input   io_incoherent_0,
  input   io_outer_acquire_ready,
  output  io_outer_acquire_valid,
  output [25:0] io_outer_acquire_bits_addr_block,
  output [3:0] io_outer_acquire_bits_client_xact_id,
  output [2:0] io_outer_acquire_bits_addr_beat,
  output  io_outer_acquire_bits_is_builtin_type,
  output [2:0] io_outer_acquire_bits_a_type,
  output [11:0] io_outer_acquire_bits_union,
  output [63:0] io_outer_acquire_bits_data,
  output  io_outer_probe_ready,
  input   io_outer_probe_valid,
  input  [25:0] io_outer_probe_bits_addr_block,
  input  [1:0] io_outer_probe_bits_p_type,
  input   io_outer_release_ready,
  output  io_outer_release_valid,
  output [2:0] io_outer_release_bits_addr_beat,
  output [25:0] io_outer_release_bits_addr_block,
  output [3:0] io_outer_release_bits_client_xact_id,
  output  io_outer_release_bits_voluntary,
  output [2:0] io_outer_release_bits_r_type,
  output [63:0] io_outer_release_bits_data,
  output  io_outer_grant_ready,
  input   io_outer_grant_valid,
  input  [2:0] io_outer_grant_bits_addr_beat,
  input  [3:0] io_outer_grant_bits_client_xact_id,
  input   io_outer_grant_bits_manager_xact_id,
  input   io_outer_grant_bits_is_builtin_type,
  input  [3:0] io_outer_grant_bits_g_type,
  input  [63:0] io_outer_grant_bits_data,
  input   io_outer_grant_bits_manager_id,
  input   io_outer_finish_ready,
  output  io_outer_finish_valid,
  output  io_outer_finish_bits_manager_xact_id,
  output  io_outer_finish_bits_manager_id,
  output  io_alloc_iacq_matches,
  output  io_alloc_iacq_can,
  input   io_alloc_iacq_should,
  output  io_alloc_irel_matches,
  output  io_alloc_irel_can,
  input   io_alloc_irel_should,
  output  io_alloc_oprb_matches,
  output  io_alloc_oprb_can,
  input   io_alloc_oprb_should
);
  wire  all_pending_done;
  reg [3:0] state;
  reg [31:0] GEN_30;
  reg [25:0] xact_addr_block;
  reg [31:0] GEN_31;
  reg  xact_allocate;
  reg [31:0] GEN_39;
  reg [4:0] xact_amo_shift_bytes;
  reg [31:0] GEN_40;
  reg [4:0] xact_op_code;
  reg [31:0] GEN_41;
  reg [2:0] xact_addr_byte;
  reg [31:0] GEN_45;
  reg [2:0] xact_op_size;
  reg [31:0] GEN_73;
  wire [2:0] xact_addr_beat;
  wire  xact_iacq_client_xact_id;
  wire [2:0] xact_iacq_addr_beat;
  wire  xact_iacq_client_id;
  wire  xact_iacq_is_builtin_type;
  wire [2:0] xact_iacq_a_type;
  reg [2:0] xact_vol_ir_r_type;
  reg [31:0] GEN_74;
  reg  xact_vol_ir_src;
  reg [31:0] GEN_75;
  reg  xact_vol_ir_client_xact_id;
  reg [31:0] GEN_76;
  reg [7:0] pending_irel_data;
  reg [31:0] GEN_77;
  wire  vol_ignt_counter_pending;
  wire [2:0] vol_ignt_counter_up_idx;
  wire  vol_ignt_counter_up_done;
  wire [2:0] vol_ignt_counter_down_idx;
  wire  vol_ignt_counter_down_done;
  wire  pending_ignt;
  wire [2:0] ignt_data_idx;
  wire  ignt_data_done;
  wire  ifin_counter_pending;
  wire [2:0] ifin_counter_up_idx;
  wire  ifin_counter_up_done;
  wire [2:0] ifin_counter_down_idx;
  wire  ifin_counter_down_done;
  reg [7:0] pending_put_data;
  reg [31:0] GEN_78;
  reg [7:0] pending_ignt_data;
  reg [31:0] GEN_79;
  wire  ognt_counter_pending;
  wire [2:0] ognt_counter_up_idx;
  wire  ognt_counter_up_done;
  wire [2:0] ognt_counter_down_idx;
  wire  ognt_counter_down_done;
  reg  pending_iprbs;
  reg [31:0] GEN_80;
  reg  pending_orel_send;
  reg [31:0] GEN_81;
  reg [7:0] pending_orel_data;
  reg [31:0] GEN_82;
  wire  vol_ognt_counter_pending;
  wire [2:0] vol_ognt_counter_up_idx;
  wire  vol_ognt_counter_up_done;
  wire [2:0] vol_ognt_counter_down_idx;
  wire  vol_ognt_counter_down_done;
  wire  T_183;
  wire  T_184;
  wire  pending_orel;
  wire  T_210_sharers;
  wire [1:0] T_262_state;
  wire  coh_inner_sharers;
  wire [1:0] coh_outer_state;
  wire  T_1693;
  wire  T_1694;
  wire  T_1695;
  wire  T_1696;
  wire [2:0] T_1705_0;
  wire  T_1707;
  wire  T_1708;
  wire  T_1709;
  wire [2:0] T_1718_0;
  wire  T_1720;
  wire  T_1721;
  wire  T_1723;
  wire  T_1725;
  wire  T_1726;
  wire  T_1728;
  wire  T_1729;
  wire  T_1731;
  wire  T_1732;
  wire  T_1734;
  wire  T_1735;
  wire  T_1736;
  wire  T_1738;
  wire  T_1740;
  wire  T_1741;
  wire  T_1742;
  wire  T_1743;
  wire  T_1745;
  wire  T_1746;
  wire  T_1748;
  wire  T_1752;
  wire  T_1753;
  wire  T_1754;
  wire  T_1756;
  wire  T_1757;
  wire  T_1759;
  wire [63:0] T_1773_0;
  wire [63:0] T_1773_1;
  wire [63:0] T_1773_2;
  wire [63:0] T_1773_3;
  wire [63:0] T_1773_4;
  wire [63:0] T_1773_5;
  wire [63:0] T_1773_6;
  wire [63:0] T_1773_7;
  reg [63:0] data_buffer_0;
  reg [63:0] GEN_83;
  reg [63:0] data_buffer_1;
  reg [63:0] GEN_84;
  reg [63:0] data_buffer_2;
  reg [63:0] GEN_85;
  reg [63:0] data_buffer_3;
  reg [63:0] GEN_86;
  reg [63:0] data_buffer_4;
  reg [63:0] GEN_87;
  reg [63:0] data_buffer_5;
  reg [63:0] GEN_88;
  reg [63:0] data_buffer_6;
  reg [63:0] GEN_89;
  reg [63:0] data_buffer_7;
  reg [63:0] GEN_90;
  wire [7:0] T_1791_0;
  wire [7:0] T_1791_1;
  wire [7:0] T_1791_2;
  wire [7:0] T_1791_3;
  wire [7:0] T_1791_4;
  wire [7:0] T_1791_5;
  wire [7:0] T_1791_6;
  wire [7:0] T_1791_7;
  reg [7:0] wmask_buffer_0;
  reg [31:0] GEN_91;
  reg [7:0] wmask_buffer_1;
  reg [31:0] GEN_92;
  reg [7:0] wmask_buffer_2;
  reg [31:0] GEN_93;
  reg [7:0] wmask_buffer_3;
  reg [31:0] GEN_94;
  reg [7:0] wmask_buffer_4;
  reg [31:0] GEN_95;
  reg [7:0] wmask_buffer_5;
  reg [31:0] GEN_96;
  reg [7:0] wmask_buffer_6;
  reg [31:0] GEN_97;
  reg [7:0] wmask_buffer_7;
  reg [31:0] GEN_98;
  wire  T_1800;
  wire  T_1801;
  wire  T_1803;
  wire  T_1804;
  wire  T_1806;
  wire  T_1807;
  wire  T_1815;
  wire  T_1816;
  wire  T_1817;
  wire  T_1818;
  wire  T_1819;
  wire  T_1820;
  wire  ignt_q_clk;
  wire  ignt_q_reset;
  wire  ignt_q_io_enq_ready;
  wire  ignt_q_io_enq_valid;
  wire  ignt_q_io_enq_bits_client_xact_id;
  wire [2:0] ignt_q_io_enq_bits_addr_beat;
  wire  ignt_q_io_enq_bits_client_id;
  wire  ignt_q_io_enq_bits_is_builtin_type;
  wire [2:0] ignt_q_io_enq_bits_a_type;
  wire  ignt_q_io_deq_ready;
  wire  ignt_q_io_deq_valid;
  wire  ignt_q_io_deq_bits_client_xact_id;
  wire [2:0] ignt_q_io_deq_bits_addr_beat;
  wire  ignt_q_io_deq_bits_client_id;
  wire  ignt_q_io_deq_bits_is_builtin_type;
  wire [2:0] ignt_q_io_deq_bits_a_type;
  wire [1:0] ignt_q_io_count;
  wire  T_1851;
  wire  T_1852;
  wire  T_1854;
  wire  T_1855;
  wire  T_1857;
  wire [2:0] T_1866_0;
  wire  T_1868;
  wire  T_1869;
  wire  T_1871;
  wire  T_1874;
  wire  T_1875;
  wire  T_1876;
  wire  T_1877_client_xact_id;
  wire [2:0] T_1877_addr_beat;
  wire  T_1877_client_id;
  wire  T_1877_is_builtin_type;
  wire [2:0] T_1877_a_type;
  wire  T_1907;
  wire  T_1909;
  wire [2:0] T_1919_0;
  wire [2:0] T_1919_1;
  wire [2:0] T_1919_2;
  wire  T_1921;
  wire  T_1922;
  wire  T_1923;
  wire  T_1924;
  wire  T_1925;
  wire  T_1926;
  wire  T_1927;
  wire [7:0] T_1931;
  wire [7:0] T_1932;
  wire [7:0] T_1934;
  wire [7:0] T_1935;
  wire [7:0] T_1936;
  wire [7:0] T_1937;
  wire [2:0] T_1947_0;
  wire  T_1949;
  wire  T_1950;
  wire  T_1951;
  wire  T_1954;
  wire [7:0] T_1963;
  wire [7:0] T_1964;
  wire [7:0] GEN_32;
  wire [4:0] T_1972;
  wire  T_1974;
  wire  T_1975;
  wire  T_1977;
  wire  T_1978;
  wire  T_1979;
  wire [4:0] T_1980;
  wire [4:0] T_1981;
  wire [2:0] T_1982;
  wire [2:0] T_1983;
  wire [2:0] T_1996_0;
  wire [2:0] T_1996_1;
  wire [2:0] T_1996_2;
  wire  T_1998;
  wire  T_1999;
  wire  T_2000;
  wire  T_2001;
  wire  T_2002;
  wire  T_2003;
  wire  T_2004;
  wire [7:0] T_2008;
  wire [7:0] T_2009;
  wire [7:0] T_2013;
  wire [7:0] T_2015;
  wire [25:0] GEN_33;
  wire  GEN_34;
  wire [4:0] GEN_35;
  wire [4:0] GEN_36;
  wire [2:0] GEN_37;
  wire [2:0] GEN_38;
  wire [7:0] GEN_42;
  wire [7:0] GEN_43;
  wire [3:0] GEN_44;
  wire  T_2018;
  wire [2:0] T_2034_0;
  wire  T_2036;
  wire  T_2037;
  wire  T_2038;
  wire  T_2039;
  wire [7:0] T_2040;
  wire  skip_outer_acquire;
  wire  T_2049;
  wire [1:0] T_2050;
  wire  T_2051;
  wire [1:0] T_2052;
  wire  T_2053;
  wire [1:0] T_2054;
  wire  T_2055;
  wire [1:0] T_2056;
  wire  T_2057;
  wire [1:0] T_2058;
  wire  T_2059;
  wire [1:0] T_2060;
  wire  T_2061;
  wire [1:0] T_2062;
  wire [1:0] T_2064;
  wire [1:0] T_2066;
  wire [1:0] T_2067;
  wire [25:0] T_2095_addr_block;
  wire [1:0] T_2095_p_type;
  wire  T_2095_client_id;
  wire  T_2123;
  wire [3:0] T_2124;
  wire  T_2133_pending;
  wire [2:0] T_2133_up_idx;
  wire  T_2133_up_done;
  wire [2:0] T_2133_down_idx;
  wire  T_2133_down_done;
  wire  T_2141;
  wire  T_2142;
  wire [1:0] T_2144;
  wire [1:0] T_2145;
  wire [1:0] GEN_370;
  wire [1:0] T_2146;
  wire [1:0] GEN_371;
  wire [1:0] T_2147;
  wire  T_2148;
  wire  T_2151;
  reg [2:0] T_2159;
  reg [31:0] GEN_99;
  wire  T_2168;
  wire  T_2171;
  wire  T_2172;
  wire  T_2173;
  wire  T_2175;
  wire  T_2176;
  wire  T_2177;
  wire  T_2178;
  wire  T_2179;
  wire  T_2181;
  reg [2:0] T_2183;
  reg [31:0] GEN_100;
  wire  T_2185;
  wire [3:0] T_2187;
  wire [2:0] T_2188;
  wire [2:0] GEN_46;
  wire  T_2189;
  wire [2:0] T_2190;
  wire  T_2191;
  reg  T_2193;
  reg [31:0] GEN_101;
  wire  T_2195;
  wire  T_2196;
  wire [1:0] T_2198;
  wire  T_2199;
  wire  GEN_47;
  wire  T_2201;
  wire  T_2202;
  wire [1:0] T_2204;
  wire  T_2205;
  wire  GEN_48;
  wire  T_2207;
  wire  T_2211;
  wire  T_2213;
  wire  T_2214;
  wire [3:0] GEN_49;
  wire  T_2218;
  wire  T_2219;
  wire  T_2224;
  wire  T_2232;
  reg [2:0] T_2234;
  reg [31:0] GEN_102;
  wire  T_2236;
  wire [3:0] T_2238;
  wire [2:0] T_2239;
  wire [2:0] GEN_50;
  wire  T_2240;
  wire [2:0] T_2241;
  wire  T_2242;
  wire  T_2243;
  wire  T_2246;
  wire  T_2247;
  wire  T_2248;
  wire  T_2249;
  wire [2:0] T_2257_0;
  wire [3:0] GEN_372;
  wire  T_2259;
  wire  T_2261;
  wire  T_2262;
  wire  T_2263;
  wire  T_2265;
  reg [2:0] T_2267;
  reg [31:0] GEN_103;
  wire  T_2269;
  wire [3:0] T_2271;
  wire [2:0] T_2272;
  wire [2:0] GEN_51;
  wire  T_2273;
  wire [2:0] T_2274;
  wire  T_2275;
  reg  T_2277;
  reg [31:0] GEN_104;
  wire  T_2279;
  wire  T_2280;
  wire [1:0] T_2282;
  wire  T_2283;
  wire  GEN_52;
  wire  T_2285;
  wire  T_2286;
  wire [1:0] T_2288;
  wire  T_2289;
  wire  GEN_53;
  wire  T_2291;
  wire  T_2293;
  wire  T_2294;
  wire [25:0] GEN_54;
  wire [7:0] GEN_55;
  wire [3:0] GEN_56;
  wire  T_2301;
  wire  T_2303;
  wire  T_2304;
  wire  T_2306;
  wire  T_2307;
  wire  T_2309;
  wire  T_2310;
  wire  T_2311;
  wire  T_2313;
  wire  T_2314;
  wire  T_2317;
  wire  T_2318;
  wire  T_2320;
  wire  T_2321;
  wire  T_2325;
  wire  T_2327;
  wire  T_2328;
  wire  T_2329;
  wire  T_2330;
  wire  T_2331;
  wire  T_2340;
  wire  T_2342;
  wire  T_2343;
  wire  T_2357;
  wire [7:0] T_2361;
  wire [7:0] T_2362;
  wire [7:0] T_2364;
  wire [7:0] T_2365;
  wire [7:0] T_2366;
  wire [7:0] T_2368;
  wire [2:0] GEN_57;
  wire  GEN_58;
  wire  GEN_59;
  wire [7:0] GEN_60;
  wire  T_2370;
  wire [7:0] T_2387;
  wire [7:0] GEN_61;
  wire [2:0] GEN_62;
  wire  GEN_63;
  wire  GEN_64;
  wire [7:0] GEN_65;
  wire  T_2388;
  wire  T_2389;
  wire  T_2391;
  wire  T_2392;
  wire  T_2393;
  wire  T_2394;
  wire  T_2395;
  wire  T_2397;
  wire  T_2398;
  wire  T_2400;
  wire  T_2401;
  wire [2:0] T_2436_addr_beat;
  wire [25:0] T_2436_addr_block;
  wire  T_2436_client_xact_id;
  wire  T_2436_voluntary;
  wire [2:0] T_2436_r_type;
  wire [63:0] T_2436_data;
  wire  T_2436_client_id;
  wire [2:0] T_2503_addr_beat;
  wire  T_2503_client_xact_id;
  wire [3:0] T_2503_manager_xact_id;
  wire  T_2503_is_builtin_type;
  wire [3:0] T_2503_g_type;
  wire [63:0] T_2503_data;
  wire  T_2503_client_id;
  wire [7:0] GEN_0;
  wire [7:0] GEN_66;
  wire [7:0] GEN_67;
  wire [7:0] GEN_68;
  wire [7:0] GEN_69;
  wire [7:0] GEN_70;
  wire [7:0] GEN_71;
  wire [7:0] GEN_72;
  wire  T_2572;
  wire [7:0] GEN_1;
  wire  T_2573;
  wire [7:0] GEN_2;
  wire  T_2574;
  wire [7:0] GEN_3;
  wire  T_2575;
  wire [7:0] GEN_4;
  wire  T_2576;
  wire [7:0] GEN_5;
  wire  T_2577;
  wire [7:0] GEN_6;
  wire  T_2578;
  wire [7:0] GEN_7;
  wire  T_2579;
  wire [7:0] T_2583;
  wire [7:0] T_2587;
  wire [7:0] T_2591;
  wire [7:0] T_2595;
  wire [7:0] T_2599;
  wire [7:0] T_2603;
  wire [7:0] T_2607;
  wire [7:0] T_2611;
  wire [15:0] T_2612;
  wire [15:0] T_2613;
  wire [31:0] T_2614;
  wire [15:0] T_2615;
  wire [15:0] T_2616;
  wire [31:0] T_2617;
  wire [63:0] T_2618;
  wire [63:0] T_2619;
  wire [63:0] T_2620;
  wire [63:0] GEN_8;
  wire [63:0] GEN_122;
  wire [63:0] GEN_123;
  wire [63:0] GEN_124;
  wire [63:0] GEN_125;
  wire [63:0] GEN_126;
  wire [63:0] GEN_127;
  wire [63:0] GEN_128;
  wire [63:0] T_2621;
  wire [63:0] T_2622;
  wire [63:0] GEN_9;
  wire [63:0] GEN_129;
  wire [63:0] GEN_130;
  wire [63:0] GEN_131;
  wire [63:0] GEN_132;
  wire [63:0] GEN_133;
  wire [63:0] GEN_134;
  wire [63:0] GEN_135;
  wire [63:0] GEN_136;
  wire [63:0] GEN_147;
  wire [63:0] GEN_148;
  wire [63:0] GEN_149;
  wire [63:0] GEN_150;
  wire [63:0] GEN_151;
  wire [63:0] GEN_152;
  wire [63:0] GEN_153;
  wire [63:0] GEN_154;
  wire [1:0] T_2653_state;
  wire  T_2679;
  wire [7:0] T_2695;
  wire [7:0] T_2696;
  wire  T_2698;
  wire  T_2699;
  wire  T_2700;
  wire  T_2701;
  wire  T_2702;
  wire  T_2703;
  wire  T_2704;
  wire [7:0] T_2708;
  wire [7:0] T_2709;
  wire [7:0] T_2711;
  wire [7:0] T_2712;
  wire [7:0] T_2713;
  wire [7:0] T_2714;
  wire [7:0] GEN_155;
  wire  GEN_157;
  wire  T_2724;
  wire  T_2732;
  reg [2:0] T_2734;
  reg [31:0] GEN_105;
  wire  T_2736;
  wire [3:0] T_2738;
  wire [2:0] T_2739;
  wire [2:0] GEN_158;
  wire  T_2740;
  wire [2:0] T_2741;
  wire  T_2742;
  wire  T_2745;
  wire  T_2746;
  wire  T_2747;
  wire [2:0] T_2755_0;
  wire [3:0] GEN_373;
  wire  T_2757;
  wire  T_2759;
  wire  T_2761;
  reg [2:0] T_2763;
  reg [31:0] GEN_106;
  wire  T_2765;
  wire [3:0] T_2767;
  wire [2:0] T_2768;
  wire [2:0] GEN_159;
  wire  T_2769;
  wire [2:0] T_2770;
  wire  T_2771;
  reg  T_2773;
  reg [31:0] GEN_107;
  wire  T_2775;
  wire  T_2776;
  wire [1:0] T_2778;
  wire  T_2779;
  wire  GEN_160;
  wire  T_2781;
  wire  T_2782;
  wire [1:0] T_2784;
  wire  T_2785;
  wire  GEN_161;
  wire  T_2787;
  wire [7:0] T_2794;
  wire  T_2795;
  wire  T_2796;
  wire  T_2797;
  wire  T_2810;
  wire [2:0] T_2811;
  wire [2:0] T_2847_addr_beat;
  wire [25:0] T_2847_addr_block;
  wire [3:0] T_2847_client_xact_id;
  wire  T_2847_voluntary;
  wire [2:0] T_2847_r_type;
  wire [63:0] T_2847_data;
  wire [63:0] GEN_10;
  wire [63:0] GEN_162;
  wire [63:0] GEN_163;
  wire [63:0] GEN_164;
  wire [63:0] GEN_165;
  wire [63:0] GEN_166;
  wire [63:0] GEN_167;
  wire [63:0] GEN_168;
  wire  T_2876;
  wire  T_2879;
  wire [2:0] T_2890_0;
  wire  T_2892;
  wire  T_2893;
  wire  T_2894;
  reg [2:0] T_2896;
  reg [31:0] GEN_108;
  wire  T_2898;
  wire [3:0] T_2900;
  wire [2:0] T_2901;
  wire [2:0] GEN_170;
  wire  T_2902;
  wire [2:0] T_2903;
  wire  T_2904;
  wire  T_2910;
  wire  T_2911;
  wire [2:0] T_2919_0;
  wire [3:0] GEN_374;
  wire  T_2921;
  wire  T_2923;
  wire  T_2925;
  reg [2:0] T_2927;
  reg [31:0] GEN_109;
  wire  T_2929;
  wire [3:0] T_2931;
  wire [2:0] T_2932;
  wire [2:0] GEN_171;
  wire  T_2933;
  wire [2:0] T_2934;
  wire  T_2935;
  reg  T_2937;
  reg [31:0] GEN_110;
  wire  T_2939;
  wire  T_2940;
  wire [1:0] T_2942;
  wire  T_2943;
  wire  GEN_172;
  wire  T_2945;
  wire  T_2946;
  wire [1:0] T_2948;
  wire  T_2949;
  wire  GEN_173;
  wire  T_2951;
  wire  T_2952;
  wire [7:0] T_2956;
  wire  T_2957;
  wire  T_2959;
  wire [2:0] T_2968_0;
  wire [2:0] T_2968_1;
  wire [2:0] T_2968_2;
  wire  T_2986;
  wire  T_2987;
  wire  T_2990;
  wire  T_2991;
  wire  T_2992;
  wire  T_2993;
  wire  T_2994;
  wire  T_2995;
  wire  T_2996;
  wire  T_2997;
  wire  T_2998;
  wire  T_2999;
  wire  T_3000;
  wire [5:0] T_3003;
  wire [25:0] T_3034_addr_block;
  wire [3:0] T_3034_client_xact_id;
  wire [2:0] T_3034_addr_beat;
  wire  T_3034_is_builtin_type;
  wire [2:0] T_3034_a_type;
  wire [11:0] T_3034_union;
  wire [63:0] T_3034_data;
  wire [7:0] GEN_11;
  wire [7:0] GEN_174;
  wire [7:0] GEN_175;
  wire [7:0] GEN_176;
  wire [7:0] GEN_177;
  wire [7:0] GEN_178;
  wire [7:0] GEN_179;
  wire [7:0] GEN_180;
  wire [5:0] T_3099;
  wire [5:0] T_3100;
  wire [11:0] T_3101;
  wire [7:0] T_3103;
  wire [8:0] T_3104;
  wire [8:0] T_3106;
  wire [5:0] T_3118;
  wire [5:0] T_3120;
  wire [11:0] T_3122;
  wire [11:0] T_3124;
  wire [11:0] T_3126;
  wire [11:0] T_3128;
  wire [11:0] T_3130;
  wire [25:0] T_3159_addr_block;
  wire [3:0] T_3159_client_xact_id;
  wire [2:0] T_3159_addr_beat;
  wire  T_3159_is_builtin_type;
  wire [2:0] T_3159_a_type;
  wire [11:0] T_3159_union;
  wire [63:0] T_3159_data;
  wire [63:0] GEN_12;
  wire [63:0] GEN_181;
  wire [63:0] GEN_182;
  wire [63:0] GEN_183;
  wire [63:0] GEN_184;
  wire [63:0] GEN_185;
  wire [63:0] GEN_186;
  wire [63:0] GEN_187;
  wire [25:0] T_3187_addr_block;
  wire [3:0] T_3187_client_xact_id;
  wire [2:0] T_3187_addr_beat;
  wire  T_3187_is_builtin_type;
  wire [2:0] T_3187_a_type;
  wire [11:0] T_3187_union;
  wire [63:0] T_3187_data;
  wire  T_3216;
  wire [3:0] GEN_188;
  wire  GEN_189;
  wire [2:0] T_3226_0;
  wire [2:0] T_3226_1;
  wire [3:0] GEN_375;
  wire  T_3228;
  wire [3:0] GEN_376;
  wire  T_3229;
  wire  T_3230;
  wire  T_3232;
  wire  T_3233;
  wire [7:0] GEN_13;
  wire [7:0] GEN_190;
  wire [7:0] GEN_191;
  wire [7:0] GEN_192;
  wire [7:0] GEN_193;
  wire [7:0] GEN_194;
  wire [7:0] GEN_195;
  wire [7:0] GEN_196;
  wire  T_3234;
  wire [7:0] GEN_14;
  wire  T_3235;
  wire [7:0] GEN_15;
  wire  T_3236;
  wire [7:0] GEN_16;
  wire  T_3237;
  wire [7:0] GEN_17;
  wire  T_3238;
  wire [7:0] GEN_18;
  wire  T_3239;
  wire [7:0] GEN_19;
  wire  T_3240;
  wire [7:0] GEN_20;
  wire  T_3241;
  wire [7:0] T_3245;
  wire [7:0] T_3249;
  wire [7:0] T_3253;
  wire [7:0] T_3257;
  wire [7:0] T_3261;
  wire [7:0] T_3265;
  wire [7:0] T_3269;
  wire [7:0] T_3273;
  wire [15:0] T_3274;
  wire [15:0] T_3275;
  wire [31:0] T_3276;
  wire [15:0] T_3277;
  wire [15:0] T_3278;
  wire [31:0] T_3279;
  wire [63:0] T_3280;
  wire [63:0] T_3281;
  wire [63:0] T_3282;
  wire [63:0] GEN_21;
  wire [63:0] GEN_246;
  wire [63:0] GEN_247;
  wire [63:0] GEN_248;
  wire [63:0] GEN_249;
  wire [63:0] GEN_250;
  wire [63:0] GEN_251;
  wire [63:0] GEN_252;
  wire [63:0] T_3283;
  wire [63:0] T_3284;
  wire [63:0] GEN_22;
  wire [63:0] GEN_253;
  wire [63:0] GEN_254;
  wire [63:0] GEN_255;
  wire [63:0] GEN_256;
  wire [63:0] GEN_257;
  wire [63:0] GEN_258;
  wire [63:0] GEN_259;
  wire [63:0] GEN_260;
  wire [63:0] GEN_271;
  wire [63:0] GEN_272;
  wire [63:0] GEN_273;
  wire [63:0] GEN_274;
  wire [63:0] GEN_275;
  wire [63:0] GEN_276;
  wire [63:0] GEN_277;
  wire [63:0] GEN_278;
  wire  T_3285;
  wire  T_3286;
  wire  T_3298;
  wire  T_3300;
  wire [2:0] T_3308_0;
  wire [3:0] GEN_377;
  wire  T_3310;
  wire  T_3314;
  wire  T_3316;
  reg [2:0] T_3318;
  reg [31:0] GEN_111;
  wire  T_3320;
  wire [3:0] T_3322;
  wire [2:0] T_3323;
  wire [2:0] GEN_279;
  wire  T_3324;
  wire [2:0] T_3325;
  wire  T_3326;
  wire  T_3327;
  reg [2:0] T_3333;
  reg [31:0] GEN_112;
  reg  T_3343;
  reg [31:0] GEN_113;
  wire  T_3345;
  wire  T_3346;
  wire [1:0] T_3348;
  wire  T_3349;
  wire  GEN_281;
  wire  T_3351;
  wire  T_3352;
  wire [1:0] T_3354;
  wire  T_3355;
  wire  GEN_282;
  wire  T_3357;
  wire  T_3362;
  wire [2:0] T_3371_0;
  wire [2:0] T_3371_1;
  wire [3:0] GEN_378;
  wire  T_3373;
  wire [3:0] GEN_379;
  wire  T_3374;
  wire  T_3375;
  wire  T_3379;
  wire  T_3380;
  wire [7:0] T_3384;
  wire [7:0] T_3385;
  wire [7:0] T_3387;
  wire [7:0] T_3388;
  wire [7:0] T_3389;
  wire [7:0] T_3390;
  wire [7:0] T_3407;
  wire [2:0] T_3417_0;
  wire [2:0] T_3417_1;
  wire [3:0] GEN_380;
  wire  T_3419;
  wire [3:0] GEN_381;
  wire  T_3420;
  wire  T_3421;
  wire  T_3423;
  wire  T_3424;
  wire [7:0] T_3429;
  wire [7:0] T_3431;
  wire [7:0] T_3432;
  wire [7:0] T_3433;
  wire [7:0] GEN_287;
  wire  T_3436;
  wire  T_3437;
  wire  T_3440;
  wire  T_3442;
  wire  T_3459;
  wire [2:0] T_3460;
  wire  T_3461;
  wire [2:0] T_3462;
  wire  T_3463;
  wire [2:0] T_3464;
  wire  T_3465;
  wire [2:0] T_3466;
  wire  T_3467;
  wire [2:0] T_3468;
  wire  T_3469;
  wire [2:0] T_3470;
  wire  T_3471;
  wire [2:0] T_3472;
  wire  T_3473;
  wire [1:0] T_3478;
  wire [2:0] T_3479;
  wire [2:0] T_3511_addr_beat;
  wire  T_3511_client_xact_id;
  wire [3:0] T_3511_manager_xact_id;
  wire  T_3511_is_builtin_type;
  wire [3:0] T_3511_g_type;
  wire [63:0] T_3511_data;
  wire  T_3511_client_id;
  wire [63:0] GEN_23;
  wire [63:0] GEN_288;
  wire [63:0] GEN_289;
  wire [63:0] GEN_290;
  wire [63:0] GEN_291;
  wire [63:0] GEN_292;
  wire [63:0] GEN_293;
  wire [63:0] GEN_294;
  wire [2:0] T_3550_0;
  wire [3:0] GEN_382;
  wire  T_3552;
  wire  T_3556;
  wire  T_3558;
  reg [2:0] T_3560;
  reg [31:0] GEN_114;
  wire  T_3562;
  wire [3:0] T_3564;
  wire [2:0] T_3565;
  wire [2:0] GEN_295;
  wire  T_3566;
  wire [2:0] T_3567;
  wire  T_3568;
  wire  T_3573;
  wire  T_3575;
  wire [2:0] T_3583_0;
  wire [2:0] T_3583_1;
  wire [3:0] GEN_383;
  wire  T_3585;
  wire [3:0] GEN_384;
  wire  T_3586;
  wire  T_3587;
  wire  T_3591;
  wire [7:0] T_3592;
  wire  T_3593;
  wire  T_3595;
  wire  T_3596;
  wire  GEN_298;
  wire  GEN_299;
  wire [2:0] GEN_300;
  wire  GEN_301;
  wire [3:0] GEN_302;
  wire  GEN_303;
  wire [3:0] GEN_304;
  wire [63:0] GEN_305;
  wire  GEN_306;
  wire  GEN_309;
  wire  T_3603;
  wire [1:0] GEN_310;
  wire  T_3614;
  wire  T_3615;
  wire [2:0] T_3625_0;
  wire [2:0] T_3625_1;
  wire [2:0] T_3625_2;
  wire  T_3627;
  wire  T_3628;
  wire  T_3629;
  wire  T_3630;
  wire  T_3631;
  wire  T_3632;
  wire  T_3633;
  wire  T_3634;
  wire  T_3636;
  wire  T_3637;
  wire  T_3669;
  wire [7:0] T_3670;
  wire [7:0] T_3672;
  wire [7:0] T_3673;
  wire  T_3674;
  wire  T_3675;
  wire  T_3676;
  wire  T_3677;
  wire  T_3678;
  wire  T_3679;
  wire  T_3680;
  wire  T_3681;
  wire [7:0] T_3685;
  wire [7:0] T_3689;
  wire [7:0] T_3693;
  wire [7:0] T_3697;
  wire [7:0] T_3701;
  wire [7:0] T_3705;
  wire [7:0] T_3709;
  wire [7:0] T_3713;
  wire [15:0] T_3714;
  wire [15:0] T_3715;
  wire [31:0] T_3716;
  wire [15:0] T_3717;
  wire [15:0] T_3718;
  wire [31:0] T_3719;
  wire [63:0] T_3720;
  wire [63:0] T_3721;
  wire [63:0] GEN_24;
  wire [63:0] GEN_311;
  wire [63:0] GEN_312;
  wire [63:0] GEN_313;
  wire [63:0] GEN_314;
  wire [63:0] GEN_315;
  wire [63:0] GEN_316;
  wire [63:0] GEN_317;
  wire [63:0] T_3722;
  wire [63:0] T_3723;
  wire [63:0] T_3724;
  wire [63:0] GEN_25;
  wire [63:0] GEN_318;
  wire [63:0] GEN_319;
  wire [63:0] GEN_320;
  wire [63:0] GEN_321;
  wire [63:0] GEN_322;
  wire [63:0] GEN_323;
  wire [63:0] GEN_324;
  wire [63:0] GEN_325;
  wire [7:0] GEN_26;
  wire [7:0] GEN_326;
  wire [7:0] GEN_327;
  wire [7:0] GEN_328;
  wire [7:0] GEN_329;
  wire [7:0] GEN_330;
  wire [7:0] GEN_331;
  wire [7:0] GEN_332;
  wire [7:0] T_3764;
  wire [7:0] GEN_27;
  wire [7:0] GEN_333;
  wire [7:0] GEN_334;
  wire [7:0] GEN_335;
  wire [7:0] GEN_336;
  wire [7:0] GEN_337;
  wire [7:0] GEN_338;
  wire [7:0] GEN_339;
  wire [7:0] GEN_340;
  wire [63:0] GEN_343;
  wire [63:0] GEN_344;
  wire [63:0] GEN_345;
  wire [63:0] GEN_346;
  wire [63:0] GEN_347;
  wire [63:0] GEN_348;
  wire [63:0] GEN_349;
  wire [63:0] GEN_350;
  wire [7:0] GEN_353;
  wire [7:0] GEN_354;
  wire [7:0] GEN_355;
  wire [7:0] GEN_356;
  wire [7:0] GEN_357;
  wire [7:0] GEN_358;
  wire [7:0] GEN_359;
  wire [7:0] GEN_360;
  wire  T_3767;
  wire  T_3768;
  wire  T_3769;
  wire  T_3770;
  wire  T_3771;
  wire  T_3772;
  wire  T_3773;
  wire  T_3775;
  wire  T_3777;
  wire [3:0] GEN_361;
  wire [7:0] GEN_362;
  wire [7:0] GEN_363;
  wire [7:0] GEN_364;
  wire [7:0] GEN_365;
  wire [7:0] GEN_366;
  wire [7:0] GEN_367;
  wire [7:0] GEN_368;
  wire [7:0] GEN_369;
  reg  GEN_28;
  reg [31:0] GEN_115;
  reg  GEN_29;
  reg [31:0] GEN_116;
  Queue_9 ignt_q (
    .clk(ignt_q_clk),
    .reset(ignt_q_reset),
    .io_enq_ready(ignt_q_io_enq_ready),
    .io_enq_valid(ignt_q_io_enq_valid),
    .io_enq_bits_client_xact_id(ignt_q_io_enq_bits_client_xact_id),
    .io_enq_bits_addr_beat(ignt_q_io_enq_bits_addr_beat),
    .io_enq_bits_client_id(ignt_q_io_enq_bits_client_id),
    .io_enq_bits_is_builtin_type(ignt_q_io_enq_bits_is_builtin_type),
    .io_enq_bits_a_type(ignt_q_io_enq_bits_a_type),
    .io_deq_ready(ignt_q_io_deq_ready),
    .io_deq_valid(ignt_q_io_deq_valid),
    .io_deq_bits_client_xact_id(ignt_q_io_deq_bits_client_xact_id),
    .io_deq_bits_addr_beat(ignt_q_io_deq_bits_addr_beat),
    .io_deq_bits_client_id(ignt_q_io_deq_bits_client_id),
    .io_deq_bits_is_builtin_type(ignt_q_io_deq_bits_is_builtin_type),
    .io_deq_bits_a_type(ignt_q_io_deq_bits_a_type),
    .io_count(ignt_q_io_count)
  );
  assign io_inner_acquire_ready = T_2039;
  assign io_inner_grant_valid = GEN_309;
  assign io_inner_grant_bits_addr_beat = GEN_300;
  assign io_inner_grant_bits_client_xact_id = GEN_301;
  assign io_inner_grant_bits_manager_xact_id = GEN_302;
  assign io_inner_grant_bits_is_builtin_type = GEN_303;
  assign io_inner_grant_bits_g_type = GEN_304;
  assign io_inner_grant_bits_data = GEN_305;
  assign io_inner_grant_bits_client_id = GEN_306;
  assign io_inner_finish_ready = T_2391;
  assign io_inner_probe_valid = T_2151;
  assign io_inner_probe_bits_addr_block = T_2095_addr_block;
  assign io_inner_probe_bits_p_type = T_2095_p_type;
  assign io_inner_probe_bits_client_id = T_2095_client_id;
  assign io_inner_release_ready = T_2328;
  assign io_outer_acquire_valid = T_2987;
  assign io_outer_acquire_bits_addr_block = T_3187_addr_block;
  assign io_outer_acquire_bits_client_xact_id = T_3187_client_xact_id;
  assign io_outer_acquire_bits_addr_beat = T_3187_addr_beat;
  assign io_outer_acquire_bits_is_builtin_type = T_3187_is_builtin_type;
  assign io_outer_acquire_bits_a_type = T_3187_a_type;
  assign io_outer_acquire_bits_union = T_3187_union;
  assign io_outer_acquire_bits_data = T_3187_data;
  assign io_outer_probe_ready = 1'h0;
  assign io_outer_release_valid = T_2797;
  assign io_outer_release_bits_addr_beat = T_2847_addr_beat;
  assign io_outer_release_bits_addr_block = T_2847_addr_block;
  assign io_outer_release_bits_client_xact_id = T_2847_client_xact_id;
  assign io_outer_release_bits_voluntary = T_2847_voluntary;
  assign io_outer_release_bits_r_type = T_2847_r_type;
  assign io_outer_release_bits_data = T_2847_data;
  assign io_outer_grant_ready = GEN_189;
  assign io_outer_finish_valid = 1'h0;
  assign io_outer_finish_bits_manager_xact_id = GEN_28;
  assign io_outer_finish_bits_manager_id = GEN_29;
  assign io_alloc_iacq_matches = T_1801;
  assign io_alloc_iacq_can = T_1693;
  assign io_alloc_irel_matches = T_1804;
  assign io_alloc_irel_can = 1'h0;
  assign io_alloc_oprb_matches = T_1807;
  assign io_alloc_oprb_can = 1'h0;
  assign all_pending_done = T_3775;
  assign xact_addr_beat = xact_iacq_addr_beat;
  assign xact_iacq_client_xact_id = T_1877_client_xact_id;
  assign xact_iacq_addr_beat = T_1877_addr_beat;
  assign xact_iacq_client_id = T_1877_client_id;
  assign xact_iacq_is_builtin_type = T_1877_is_builtin_type;
  assign xact_iacq_a_type = T_1877_a_type;
  assign vol_ignt_counter_pending = T_2291;
  assign vol_ignt_counter_up_idx = T_2241;
  assign vol_ignt_counter_up_done = T_2242;
  assign vol_ignt_counter_down_idx = T_2274;
  assign vol_ignt_counter_down_done = T_2275;
  assign pending_ignt = T_1907;
  assign ignt_data_idx = T_3567;
  assign ignt_data_done = T_3568;
  assign ifin_counter_pending = T_3357;
  assign ifin_counter_up_idx = T_3325;
  assign ifin_counter_up_done = T_3326;
  assign ifin_counter_down_idx = 3'h0;
  assign ifin_counter_down_done = T_3327;
  assign ognt_counter_pending = T_2951;
  assign ognt_counter_up_idx = T_2903;
  assign ognt_counter_up_done = T_2904;
  assign ognt_counter_down_idx = T_2934;
  assign ognt_counter_down_done = T_2935;
  assign vol_ognt_counter_pending = T_2787;
  assign vol_ognt_counter_up_idx = T_2741;
  assign vol_ognt_counter_up_done = T_2742;
  assign vol_ognt_counter_down_idx = T_2770;
  assign vol_ognt_counter_down_done = T_2771;
  assign T_183 = pending_orel_data != 8'h0;
  assign T_184 = pending_orel_send | T_183;
  assign pending_orel = T_184 | vol_ognt_counter_pending;
  assign T_210_sharers = 1'h0;
  assign T_262_state = 2'h0;
  assign coh_inner_sharers = T_210_sharers;
  assign coh_outer_state = T_262_state;
  assign T_1693 = state == 4'h0;
  assign T_1694 = io_inner_acquire_ready & io_inner_acquire_valid;
  assign T_1695 = T_1693 & T_1694;
  assign T_1696 = T_1695 & io_alloc_iacq_should;
  assign T_1705_0 = 3'h3;
  assign T_1707 = io_inner_acquire_bits_a_type == T_1705_0;
  assign T_1708 = io_inner_acquire_bits_is_builtin_type & T_1707;
  assign T_1709 = T_1696 & T_1708;
  assign T_1718_0 = 3'h3;
  assign T_1720 = io_inner_acquire_bits_a_type == T_1718_0;
  assign T_1721 = io_inner_acquire_bits_is_builtin_type & T_1720;
  assign T_1723 = T_1721 == 1'h0;
  assign T_1725 = io_inner_acquire_bits_addr_beat == 3'h0;
  assign T_1726 = T_1723 | T_1725;
  assign T_1728 = T_1726 == 1'h0;
  assign T_1729 = T_1709 & T_1728;
  assign T_1731 = T_1729 == 1'h0;
  assign T_1732 = T_1731 | reset;
  assign T_1734 = T_1732 == 1'h0;
  assign T_1735 = state != 4'h0;
  assign T_1736 = T_1735 & pending_ignt;
  assign T_1738 = xact_iacq_a_type == 3'h5;
  assign T_1740 = xact_iacq_a_type == 3'h6;
  assign T_1741 = T_1738 | T_1740;
  assign T_1742 = xact_iacq_is_builtin_type & T_1741;
  assign T_1743 = T_1736 & T_1742;
  assign T_1745 = T_1743 == 1'h0;
  assign T_1746 = T_1745 | reset;
  assign T_1748 = T_1746 == 1'h0;
  assign T_1752 = xact_iacq_a_type == 3'h4;
  assign T_1753 = xact_iacq_is_builtin_type & T_1752;
  assign T_1754 = T_1736 & T_1753;
  assign T_1756 = T_1754 == 1'h0;
  assign T_1757 = T_1756 | reset;
  assign T_1759 = T_1757 == 1'h0;
  assign T_1773_0 = 64'h0;
  assign T_1773_1 = 64'h0;
  assign T_1773_2 = 64'h0;
  assign T_1773_3 = 64'h0;
  assign T_1773_4 = 64'h0;
  assign T_1773_5 = 64'h0;
  assign T_1773_6 = 64'h0;
  assign T_1773_7 = 64'h0;
  assign T_1791_0 = 8'h0;
  assign T_1791_1 = 8'h0;
  assign T_1791_2 = 8'h0;
  assign T_1791_3 = 8'h0;
  assign T_1791_4 = 8'h0;
  assign T_1791_5 = 8'h0;
  assign T_1791_6 = 8'h0;
  assign T_1791_7 = 8'h0;
  assign T_1800 = io_inner_acquire_bits_addr_block == xact_addr_block;
  assign T_1801 = T_1735 & T_1800;
  assign T_1803 = io_inner_release_bits_addr_block == xact_addr_block;
  assign T_1804 = T_1735 & T_1803;
  assign T_1806 = io_outer_probe_bits_addr_block == xact_addr_block;
  assign T_1807 = T_1735 & T_1806;
  assign T_1815 = xact_iacq_client_xact_id == io_inner_acquire_bits_client_xact_id;
  assign T_1816 = xact_iacq_client_id == io_inner_acquire_bits_client_id;
  assign T_1817 = T_1815 & T_1816;
  assign T_1818 = T_1817 & pending_ignt;
  assign T_1819 = xact_iacq_addr_beat == io_inner_acquire_bits_addr_beat;
  assign T_1820 = T_1818 & T_1819;
  assign ignt_q_clk = clk;
  assign ignt_q_reset = reset;
  assign ignt_q_io_enq_valid = T_1876;
  assign ignt_q_io_enq_bits_client_xact_id = io_inner_acquire_bits_client_xact_id;
  assign ignt_q_io_enq_bits_addr_beat = io_inner_acquire_bits_addr_beat;
  assign ignt_q_io_enq_bits_client_id = io_inner_acquire_bits_client_id;
  assign ignt_q_io_enq_bits_is_builtin_type = io_inner_acquire_bits_is_builtin_type;
  assign ignt_q_io_enq_bits_a_type = io_inner_acquire_bits_a_type;
  assign ignt_q_io_deq_ready = GEN_299;
  assign T_1851 = T_1693 & io_alloc_iacq_should;
  assign T_1852 = T_1851 & io_inner_acquire_valid;
  assign T_1854 = T_1820 == 1'h0;
  assign T_1855 = T_1854 & pending_ignt;
  assign T_1857 = T_1855 & T_1694;
  assign T_1866_0 = 3'h3;
  assign T_1868 = io_inner_acquire_bits_a_type == T_1866_0;
  assign T_1869 = io_inner_acquire_bits_is_builtin_type & T_1868;
  assign T_1871 = T_1869 == 1'h0;
  assign T_1874 = T_1871 | T_1725;
  assign T_1875 = T_1857 & T_1874;
  assign T_1876 = T_1852 | T_1875;
  assign T_1877_client_xact_id = ignt_q_io_deq_valid ? ignt_q_io_deq_bits_client_xact_id : ignt_q_io_enq_bits_client_xact_id;
  assign T_1877_addr_beat = ignt_q_io_deq_valid ? ignt_q_io_deq_bits_addr_beat : ignt_q_io_enq_bits_addr_beat;
  assign T_1877_client_id = ignt_q_io_deq_valid ? ignt_q_io_deq_bits_client_id : ignt_q_io_enq_bits_client_id;
  assign T_1877_is_builtin_type = ignt_q_io_deq_valid ? ignt_q_io_deq_bits_is_builtin_type : ignt_q_io_enq_bits_is_builtin_type;
  assign T_1877_a_type = ignt_q_io_deq_valid ? ignt_q_io_deq_bits_a_type : ignt_q_io_enq_bits_a_type;
  assign T_1907 = ignt_q_io_count > 2'h0;
  assign T_1909 = T_1735 | io_alloc_iacq_should;
  assign T_1919_0 = 3'h2;
  assign T_1919_1 = 3'h3;
  assign T_1919_2 = 3'h4;
  assign T_1921 = io_inner_acquire_bits_a_type == T_1919_0;
  assign T_1922 = io_inner_acquire_bits_a_type == T_1919_1;
  assign T_1923 = io_inner_acquire_bits_a_type == T_1919_2;
  assign T_1924 = T_1921 | T_1922;
  assign T_1925 = T_1924 | T_1923;
  assign T_1926 = io_inner_acquire_bits_is_builtin_type & T_1925;
  assign T_1927 = T_1694 & T_1926;
  assign T_1931 = T_1927 ? 8'hff : 8'h0;
  assign T_1932 = ~ T_1931;
  assign T_1934 = 8'h1 << io_inner_acquire_bits_addr_beat;
  assign T_1935 = ~ T_1934;
  assign T_1936 = T_1932 | T_1935;
  assign T_1937 = pending_put_data & T_1936;
  assign T_1947_0 = 3'h3;
  assign T_1949 = io_inner_acquire_bits_a_type == T_1947_0;
  assign T_1950 = io_inner_acquire_bits_is_builtin_type & T_1949;
  assign T_1951 = T_1694 & T_1950;
  assign T_1954 = T_1951 & T_1725;
  assign T_1963 = T_1954 ? 8'hfe : 8'h0;
  assign T_1964 = T_1937 | T_1963;
  assign GEN_32 = T_1909 ? T_1964 : pending_put_data;
  assign T_1972 = 4'h8 * 4'h0;
  assign T_1974 = io_inner_acquire_bits_a_type == 3'h2;
  assign T_1975 = io_inner_acquire_bits_is_builtin_type & T_1974;
  assign T_1977 = io_inner_acquire_bits_a_type == 3'h3;
  assign T_1978 = io_inner_acquire_bits_is_builtin_type & T_1977;
  assign T_1979 = T_1975 | T_1978;
  assign T_1980 = io_inner_acquire_bits_union[5:1];
  assign T_1981 = T_1979 ? 5'h1 : T_1980;
  assign T_1982 = io_inner_acquire_bits_union[11:9];
  assign T_1983 = io_inner_acquire_bits_union[8:6];
  assign T_1996_0 = 3'h2;
  assign T_1996_1 = 3'h3;
  assign T_1996_2 = 3'h4;
  assign T_1998 = io_inner_acquire_bits_a_type == T_1996_0;
  assign T_1999 = io_inner_acquire_bits_a_type == T_1996_1;
  assign T_2000 = io_inner_acquire_bits_a_type == T_1996_2;
  assign T_2001 = T_1998 | T_1999;
  assign T_2002 = T_2001 | T_2000;
  assign T_2003 = io_inner_acquire_bits_is_builtin_type & T_2002;
  assign T_2004 = T_1694 & T_2003;
  assign T_2008 = T_2004 ? 8'hff : 8'h0;
  assign T_2009 = ~ T_2008;
  assign T_2013 = T_2009 | T_1935;
  assign T_2015 = T_1978 ? T_2013 : 8'h0;
  assign GEN_33 = T_1852 ? io_inner_acquire_bits_addr_block : xact_addr_block;
  assign GEN_34 = T_1852 ? 1'h0 : xact_allocate;
  assign GEN_35 = T_1852 ? T_1972 : xact_amo_shift_bytes;
  assign GEN_36 = T_1852 ? T_1981 : xact_op_code;
  assign GEN_37 = T_1852 ? T_1982 : xact_addr_byte;
  assign GEN_38 = T_1852 ? T_1983 : xact_op_size;
  assign GEN_42 = T_1852 ? T_2015 : GEN_32;
  assign GEN_43 = T_1852 ? 8'h0 : pending_ignt_data;
  assign GEN_44 = T_1852 ? 4'h5 : state;
  assign T_2018 = pending_put_data != 8'h0;
  assign T_2034_0 = 3'h3;
  assign T_2036 = io_inner_acquire_bits_a_type == T_2034_0;
  assign T_2037 = io_inner_acquire_bits_is_builtin_type & T_2036;
  assign T_2038 = T_1818 & T_2037;
  assign T_2039 = T_1693 | T_2038;
  assign T_2040 = ~ pending_ignt_data;
  assign skip_outer_acquire = T_2040 == 8'h0;
  assign T_2049 = 3'h4 == xact_iacq_a_type;
  assign T_2050 = T_2049 ? 2'h0 : 2'h2;
  assign T_2051 = 3'h6 == xact_iacq_a_type;
  assign T_2052 = T_2051 ? 2'h0 : T_2050;
  assign T_2053 = 3'h5 == xact_iacq_a_type;
  assign T_2054 = T_2053 ? 2'h2 : T_2052;
  assign T_2055 = 3'h2 == xact_iacq_a_type;
  assign T_2056 = T_2055 ? 2'h0 : T_2054;
  assign T_2057 = 3'h0 == xact_iacq_a_type;
  assign T_2058 = T_2057 ? 2'h2 : T_2056;
  assign T_2059 = 3'h3 == xact_iacq_a_type;
  assign T_2060 = T_2059 ? 2'h0 : T_2058;
  assign T_2061 = 3'h1 == xact_iacq_a_type;
  assign T_2062 = T_2061 ? 2'h2 : T_2060;
  assign T_2064 = T_2061 ? 2'h0 : 2'h2;
  assign T_2066 = T_2057 ? 2'h1 : T_2064;
  assign T_2067 = xact_iacq_is_builtin_type ? T_2062 : T_2066;
  assign T_2095_addr_block = xact_addr_block;
  assign T_2095_p_type = T_2067;
  assign T_2095_client_id = 1'h0;
  assign T_2123 = skip_outer_acquire == 1'h0;
  assign T_2124 = T_2123 ? 4'h6 : 4'h7;
  assign T_2133_pending = T_2207;
  assign T_2133_up_idx = 3'h0;
  assign T_2133_up_done = T_2141;
  assign T_2133_down_idx = T_2190;
  assign T_2133_down_done = T_2191;
  assign T_2141 = io_inner_probe_ready & io_inner_probe_valid;
  assign T_2142 = ~ T_2141;
  assign T_2144 = 2'h1 << io_inner_probe_bits_client_id;
  assign T_2145 = ~ T_2144;
  assign GEN_370 = {{1'd0}, T_2142};
  assign T_2146 = GEN_370 | T_2145;
  assign GEN_371 = {{1'd0}, pending_iprbs};
  assign T_2147 = GEN_371 & T_2146;
  assign T_2148 = state == 4'h5;
  assign T_2151 = T_2148 & pending_iprbs;
  assign T_2168 = io_inner_release_ready & io_inner_release_valid;
  assign T_2171 = io_inner_release_bits_voluntary == 1'h0;
  assign T_2172 = T_1735 & T_2171;
  assign T_2173 = T_2168 & T_2172;
  assign T_2175 = io_inner_release_bits_r_type == 3'h0;
  assign T_2176 = io_inner_release_bits_r_type == 3'h1;
  assign T_2177 = io_inner_release_bits_r_type == 3'h2;
  assign T_2178 = T_2175 | T_2176;
  assign T_2179 = T_2178 | T_2177;
  assign T_2181 = T_2173 & T_2179;
  assign T_2185 = T_2183 == 3'h7;
  assign T_2187 = T_2183 + 3'h1;
  assign T_2188 = T_2187[2:0];
  assign GEN_46 = T_2181 ? T_2188 : T_2183;
  assign T_2189 = T_2181 & T_2185;
  assign T_2190 = T_2179 ? T_2183 : 3'h0;
  assign T_2191 = T_2179 ? T_2189 : T_2173;
  assign T_2195 = T_2191 == 1'h0;
  assign T_2196 = T_2141 & T_2195;
  assign T_2198 = T_2193 + 1'h1;
  assign T_2199 = T_2198[0:0];
  assign GEN_47 = T_2196 ? T_2199 : T_2193;
  assign T_2201 = T_2141 == 1'h0;
  assign T_2202 = T_2191 & T_2201;
  assign T_2204 = T_2193 - 1'h1;
  assign T_2205 = T_2204[0:0];
  assign GEN_48 = T_2202 ? T_2205 : GEN_47;
  assign T_2207 = T_2193 > 1'h0;
  assign T_2211 = pending_iprbs | T_2133_pending;
  assign T_2213 = T_2211 == 1'h0;
  assign T_2214 = T_2148 & T_2213;
  assign GEN_49 = T_2214 ? T_2124 : GEN_44;
  assign T_2218 = T_1693 ? io_alloc_irel_should : io_alloc_irel_matches;
  assign T_2219 = T_2218 & io_inner_release_bits_voluntary;
  assign T_2224 = T_2168 & T_2219;
  assign T_2232 = T_2224 & T_2179;
  assign T_2236 = T_2234 == 3'h7;
  assign T_2238 = T_2234 + 3'h1;
  assign T_2239 = T_2238[2:0];
  assign GEN_50 = T_2232 ? T_2239 : T_2234;
  assign T_2240 = T_2232 & T_2236;
  assign T_2241 = T_2179 ? T_2234 : 3'h0;
  assign T_2242 = T_2179 ? T_2240 : T_2224;
  assign T_2243 = io_inner_grant_ready & io_inner_grant_valid;
  assign T_2246 = io_inner_grant_bits_g_type == 4'h0;
  assign T_2247 = io_inner_grant_bits_is_builtin_type & T_2246;
  assign T_2248 = T_1735 & T_2247;
  assign T_2249 = T_2243 & T_2248;
  assign T_2257_0 = 3'h5;
  assign GEN_372 = {{1'd0}, T_2257_0};
  assign T_2259 = io_inner_grant_bits_g_type == GEN_372;
  assign T_2261 = io_inner_grant_bits_g_type == 4'h1;
  assign T_2262 = T_2246 | T_2261;
  assign T_2263 = io_inner_grant_bits_is_builtin_type ? T_2259 : T_2262;
  assign T_2265 = T_2249 & T_2263;
  assign T_2269 = T_2267 == 3'h7;
  assign T_2271 = T_2267 + 3'h1;
  assign T_2272 = T_2271[2:0];
  assign GEN_51 = T_2265 ? T_2272 : T_2267;
  assign T_2273 = T_2265 & T_2269;
  assign T_2274 = T_2263 ? T_2267 : 3'h0;
  assign T_2275 = T_2263 ? T_2273 : T_2249;
  assign T_2279 = T_2275 == 1'h0;
  assign T_2280 = T_2242 & T_2279;
  assign T_2282 = T_2277 + 1'h1;
  assign T_2283 = T_2282[0:0];
  assign GEN_52 = T_2280 ? T_2283 : T_2277;
  assign T_2285 = T_2242 == 1'h0;
  assign T_2286 = T_2275 & T_2285;
  assign T_2288 = T_2277 - 1'h1;
  assign T_2289 = T_2288[0:0];
  assign GEN_53 = T_2286 ? T_2289 : GEN_52;
  assign T_2291 = T_2277 > 1'h0;
  assign T_2293 = T_1693 & io_alloc_irel_should;
  assign T_2294 = T_2293 & io_inner_release_valid;
  assign GEN_54 = T_2294 ? io_inner_release_bits_addr_block : GEN_33;
  assign GEN_55 = T_2294 ? 8'hff : pending_irel_data;
  assign GEN_56 = T_2294 ? 4'h7 : GEN_49;
  assign T_2301 = T_1803 & io_inner_release_bits_voluntary;
  assign T_2303 = state == 4'h8;
  assign T_2304 = T_1693 | T_2303;
  assign T_2306 = T_2304 == 1'h0;
  assign T_2307 = T_2301 & T_2306;
  assign T_2309 = all_pending_done == 1'h0;
  assign T_2310 = T_2307 & T_2309;
  assign T_2311 = io_outer_grant_ready & io_outer_grant_valid;
  assign T_2313 = T_2311 == 1'h0;
  assign T_2314 = T_2310 & T_2313;
  assign T_2317 = T_2243 == 1'h0;
  assign T_2318 = T_2314 & T_2317;
  assign T_2320 = vol_ignt_counter_pending == 1'h0;
  assign T_2321 = T_2318 & T_2320;
  assign T_2325 = T_1803 & T_2171;
  assign T_2327 = T_2325 & T_2148;
  assign T_2328 = T_2321 | T_2327;
  assign T_2329 = T_2328 & io_inner_release_valid;
  assign T_2330 = T_2294 | T_2329;
  assign T_2331 = T_2330 & io_inner_release_ready;
  assign T_2340 = T_2179 == 1'h0;
  assign T_2342 = io_inner_release_bits_addr_beat == 3'h0;
  assign T_2343 = T_2340 | T_2342;
  assign T_2357 = T_2168 & T_2179;
  assign T_2361 = T_2357 ? 8'hff : 8'h0;
  assign T_2362 = ~ T_2361;
  assign T_2364 = 8'h1 << io_inner_release_bits_addr_beat;
  assign T_2365 = ~ T_2364;
  assign T_2366 = T_2362 | T_2365;
  assign T_2368 = T_2179 ? T_2366 : 8'h0;
  assign GEN_57 = T_2343 ? io_inner_release_bits_r_type : xact_vol_ir_r_type;
  assign GEN_58 = T_2343 ? io_inner_release_bits_client_id : xact_vol_ir_src;
  assign GEN_59 = T_2343 ? io_inner_release_bits_client_xact_id : xact_vol_ir_client_xact_id;
  assign GEN_60 = T_2343 ? T_2368 : GEN_55;
  assign T_2370 = T_2343 == 1'h0;
  assign T_2387 = pending_irel_data & T_2366;
  assign GEN_61 = T_2370 ? T_2387 : GEN_60;
  assign GEN_62 = T_2331 ? GEN_57 : xact_vol_ir_r_type;
  assign GEN_63 = T_2331 ? GEN_58 : xact_vol_ir_src;
  assign GEN_64 = T_2331 ? GEN_59 : xact_vol_ir_client_xact_id;
  assign GEN_65 = T_2331 ? GEN_61 : GEN_55;
  assign T_2388 = state == 4'h3;
  assign T_2389 = state == 4'h4;
  assign T_2391 = state == 4'h7;
  assign T_2392 = T_2388 | T_2389;
  assign T_2393 = T_2392 | T_2148;
  assign T_2394 = T_2393 | T_2391;
  assign T_2395 = T_2394 & vol_ignt_counter_pending;
  assign T_2397 = pending_irel_data != 8'h0;
  assign T_2398 = T_2397 | vol_ognt_counter_pending;
  assign T_2400 = T_2398 == 1'h0;
  assign T_2401 = T_2395 & T_2400;
  assign T_2436_addr_beat = 3'h0;
  assign T_2436_addr_block = xact_addr_block;
  assign T_2436_client_xact_id = xact_vol_ir_client_xact_id;
  assign T_2436_voluntary = 1'h1;
  assign T_2436_r_type = xact_vol_ir_r_type;
  assign T_2436_data = 64'h0;
  assign T_2436_client_id = xact_vol_ir_src;
  assign T_2503_addr_beat = 3'h0;
  assign T_2503_client_xact_id = T_2436_client_xact_id;
  assign T_2503_manager_xact_id = 4'h0;
  assign T_2503_is_builtin_type = 1'h1;
  assign T_2503_g_type = 4'h0;
  assign T_2503_data = 64'h0;
  assign T_2503_client_id = T_2436_client_id;
  assign GEN_0 = GEN_72;
  assign GEN_66 = 3'h1 == io_inner_release_bits_addr_beat ? wmask_buffer_1 : wmask_buffer_0;
  assign GEN_67 = 3'h2 == io_inner_release_bits_addr_beat ? wmask_buffer_2 : GEN_66;
  assign GEN_68 = 3'h3 == io_inner_release_bits_addr_beat ? wmask_buffer_3 : GEN_67;
  assign GEN_69 = 3'h4 == io_inner_release_bits_addr_beat ? wmask_buffer_4 : GEN_68;
  assign GEN_70 = 3'h5 == io_inner_release_bits_addr_beat ? wmask_buffer_5 : GEN_69;
  assign GEN_71 = 3'h6 == io_inner_release_bits_addr_beat ? wmask_buffer_6 : GEN_70;
  assign GEN_72 = 3'h7 == io_inner_release_bits_addr_beat ? wmask_buffer_7 : GEN_71;
  assign T_2572 = GEN_0[0];
  assign GEN_1 = GEN_72;
  assign T_2573 = GEN_1[1];
  assign GEN_2 = GEN_72;
  assign T_2574 = GEN_2[2];
  assign GEN_3 = GEN_72;
  assign T_2575 = GEN_3[3];
  assign GEN_4 = GEN_72;
  assign T_2576 = GEN_4[4];
  assign GEN_5 = GEN_72;
  assign T_2577 = GEN_5[5];
  assign GEN_6 = GEN_72;
  assign T_2578 = GEN_6[6];
  assign GEN_7 = GEN_72;
  assign T_2579 = GEN_7[7];
  assign T_2583 = T_2572 ? 8'hff : 8'h0;
  assign T_2587 = T_2573 ? 8'hff : 8'h0;
  assign T_2591 = T_2574 ? 8'hff : 8'h0;
  assign T_2595 = T_2575 ? 8'hff : 8'h0;
  assign T_2599 = T_2576 ? 8'hff : 8'h0;
  assign T_2603 = T_2577 ? 8'hff : 8'h0;
  assign T_2607 = T_2578 ? 8'hff : 8'h0;
  assign T_2611 = T_2579 ? 8'hff : 8'h0;
  assign T_2612 = {T_2587,T_2583};
  assign T_2613 = {T_2595,T_2591};
  assign T_2614 = {T_2613,T_2612};
  assign T_2615 = {T_2603,T_2599};
  assign T_2616 = {T_2611,T_2607};
  assign T_2617 = {T_2616,T_2615};
  assign T_2618 = {T_2617,T_2614};
  assign T_2619 = ~ T_2618;
  assign T_2620 = T_2619 & io_inner_release_bits_data;
  assign GEN_8 = GEN_128;
  assign GEN_122 = 3'h1 == io_inner_release_bits_addr_beat ? data_buffer_1 : data_buffer_0;
  assign GEN_123 = 3'h2 == io_inner_release_bits_addr_beat ? data_buffer_2 : GEN_122;
  assign GEN_124 = 3'h3 == io_inner_release_bits_addr_beat ? data_buffer_3 : GEN_123;
  assign GEN_125 = 3'h4 == io_inner_release_bits_addr_beat ? data_buffer_4 : GEN_124;
  assign GEN_126 = 3'h5 == io_inner_release_bits_addr_beat ? data_buffer_5 : GEN_125;
  assign GEN_127 = 3'h6 == io_inner_release_bits_addr_beat ? data_buffer_6 : GEN_126;
  assign GEN_128 = 3'h7 == io_inner_release_bits_addr_beat ? data_buffer_7 : GEN_127;
  assign T_2621 = T_2618 & GEN_8;
  assign T_2622 = T_2620 | T_2621;
  assign GEN_9 = T_2622;
  assign GEN_129 = 3'h0 == io_inner_release_bits_addr_beat ? GEN_9 : data_buffer_0;
  assign GEN_130 = 3'h1 == io_inner_release_bits_addr_beat ? GEN_9 : data_buffer_1;
  assign GEN_131 = 3'h2 == io_inner_release_bits_addr_beat ? GEN_9 : data_buffer_2;
  assign GEN_132 = 3'h3 == io_inner_release_bits_addr_beat ? GEN_9 : data_buffer_3;
  assign GEN_133 = 3'h4 == io_inner_release_bits_addr_beat ? GEN_9 : data_buffer_4;
  assign GEN_134 = 3'h5 == io_inner_release_bits_addr_beat ? GEN_9 : data_buffer_5;
  assign GEN_135 = 3'h6 == io_inner_release_bits_addr_beat ? GEN_9 : data_buffer_6;
  assign GEN_136 = 3'h7 == io_inner_release_bits_addr_beat ? GEN_9 : data_buffer_7;
  assign GEN_147 = T_2357 ? GEN_129 : data_buffer_0;
  assign GEN_148 = T_2357 ? GEN_130 : data_buffer_1;
  assign GEN_149 = T_2357 ? GEN_131 : data_buffer_2;
  assign GEN_150 = T_2357 ? GEN_132 : data_buffer_3;
  assign GEN_151 = T_2357 ? GEN_133 : data_buffer_4;
  assign GEN_152 = T_2357 ? GEN_134 : data_buffer_5;
  assign GEN_153 = T_2357 ? GEN_135 : data_buffer_6;
  assign GEN_154 = T_2357 ? GEN_136 : data_buffer_7;
  assign T_2653_state = 2'h2;
  assign T_2679 = T_1735 | io_alloc_irel_should;
  assign T_2695 = T_2361 & T_2364;
  assign T_2696 = pending_orel_data | T_2695;
  assign T_2698 = io_outer_release_ready & io_outer_release_valid;
  assign T_2699 = io_outer_release_bits_r_type == 3'h0;
  assign T_2700 = io_outer_release_bits_r_type == 3'h1;
  assign T_2701 = io_outer_release_bits_r_type == 3'h2;
  assign T_2702 = T_2699 | T_2700;
  assign T_2703 = T_2702 | T_2701;
  assign T_2704 = T_2698 & T_2703;
  assign T_2708 = T_2704 ? 8'hff : 8'h0;
  assign T_2709 = ~ T_2708;
  assign T_2711 = 8'h1 << io_outer_release_bits_addr_beat;
  assign T_2712 = ~ T_2711;
  assign T_2713 = T_2709 | T_2712;
  assign T_2714 = T_2696 & T_2713;
  assign GEN_155 = T_2679 ? T_2714 : pending_orel_data;
  assign GEN_157 = T_2698 ? 1'h0 : pending_orel_send;
  assign T_2724 = T_2698 & io_outer_release_bits_voluntary;
  assign T_2732 = T_2724 & T_2703;
  assign T_2736 = T_2734 == 3'h7;
  assign T_2738 = T_2734 + 3'h1;
  assign T_2739 = T_2738[2:0];
  assign GEN_158 = T_2732 ? T_2739 : T_2734;
  assign T_2740 = T_2732 & T_2736;
  assign T_2741 = T_2703 ? T_2734 : 3'h0;
  assign T_2742 = T_2703 ? T_2740 : T_2724;
  assign T_2745 = io_outer_grant_bits_g_type == 4'h0;
  assign T_2746 = io_outer_grant_bits_is_builtin_type & T_2745;
  assign T_2747 = T_2311 & T_2746;
  assign T_2755_0 = 3'h5;
  assign GEN_373 = {{1'd0}, T_2755_0};
  assign T_2757 = io_outer_grant_bits_g_type == GEN_373;
  assign T_2759 = io_outer_grant_bits_is_builtin_type ? T_2757 : T_2745;
  assign T_2761 = T_2747 & T_2759;
  assign T_2765 = T_2763 == 3'h7;
  assign T_2767 = T_2763 + 3'h1;
  assign T_2768 = T_2767[2:0];
  assign GEN_159 = T_2761 ? T_2768 : T_2763;
  assign T_2769 = T_2761 & T_2765;
  assign T_2770 = T_2759 ? T_2763 : 3'h0;
  assign T_2771 = T_2759 ? T_2769 : T_2747;
  assign T_2775 = T_2771 == 1'h0;
  assign T_2776 = T_2742 & T_2775;
  assign T_2778 = T_2773 + 1'h1;
  assign T_2779 = T_2778[0:0];
  assign GEN_160 = T_2776 ? T_2779 : T_2773;
  assign T_2781 = T_2742 == 1'h0;
  assign T_2782 = T_2771 & T_2781;
  assign T_2784 = T_2773 - 1'h1;
  assign T_2785 = T_2784[0:0];
  assign GEN_161 = T_2782 ? T_2785 : GEN_160;
  assign T_2787 = T_2773 > 1'h0;
  assign T_2794 = pending_orel_data >> vol_ognt_counter_up_idx;
  assign T_2795 = T_2794[0];
  assign T_2796 = T_2703 ? T_2795 : pending_orel_send;
  assign T_2797 = T_2391 & T_2796;
  assign T_2810 = T_2653_state == 2'h2;
  assign T_2811 = T_2810 ? 3'h0 : 3'h3;
  assign T_2847_addr_beat = vol_ognt_counter_up_idx;
  assign T_2847_addr_block = xact_addr_block;
  assign T_2847_client_xact_id = 4'h0;
  assign T_2847_voluntary = 1'h1;
  assign T_2847_r_type = T_2811;
  assign T_2847_data = GEN_10;
  assign GEN_10 = GEN_168;
  assign GEN_162 = 3'h1 == vol_ognt_counter_up_idx ? data_buffer_1 : data_buffer_0;
  assign GEN_163 = 3'h2 == vol_ognt_counter_up_idx ? data_buffer_2 : GEN_162;
  assign GEN_164 = 3'h3 == vol_ognt_counter_up_idx ? data_buffer_3 : GEN_163;
  assign GEN_165 = 3'h4 == vol_ognt_counter_up_idx ? data_buffer_4 : GEN_164;
  assign GEN_166 = 3'h5 == vol_ognt_counter_up_idx ? data_buffer_5 : GEN_165;
  assign GEN_167 = 3'h6 == vol_ognt_counter_up_idx ? data_buffer_6 : GEN_166;
  assign GEN_168 = 3'h7 == vol_ognt_counter_up_idx ? data_buffer_7 : GEN_167;
  assign T_2876 = xact_iacq_is_builtin_type == 1'h0;
  assign T_2879 = io_outer_acquire_ready & io_outer_acquire_valid;
  assign T_2890_0 = 3'h3;
  assign T_2892 = io_outer_acquire_bits_a_type == T_2890_0;
  assign T_2893 = io_outer_acquire_bits_is_builtin_type & T_2892;
  assign T_2894 = T_2879 & T_2893;
  assign T_2898 = T_2896 == 3'h7;
  assign T_2900 = T_2896 + 3'h1;
  assign T_2901 = T_2900[2:0];
  assign GEN_170 = T_2894 ? T_2901 : T_2896;
  assign T_2902 = T_2894 & T_2898;
  assign T_2903 = T_2893 ? T_2896 : xact_addr_beat;
  assign T_2904 = T_2893 ? T_2902 : T_2879;
  assign T_2910 = T_2746 == 1'h0;
  assign T_2911 = T_2311 & T_2910;
  assign T_2919_0 = 3'h5;
  assign GEN_374 = {{1'd0}, T_2919_0};
  assign T_2921 = io_outer_grant_bits_g_type == GEN_374;
  assign T_2923 = io_outer_grant_bits_is_builtin_type ? T_2921 : T_2745;
  assign T_2925 = T_2911 & T_2923;
  assign T_2929 = T_2927 == 3'h7;
  assign T_2931 = T_2927 + 3'h1;
  assign T_2932 = T_2931[2:0];
  assign GEN_171 = T_2925 ? T_2932 : T_2927;
  assign T_2933 = T_2925 & T_2929;
  assign T_2934 = T_2923 ? T_2927 : xact_addr_beat;
  assign T_2935 = T_2923 ? T_2933 : T_2911;
  assign T_2939 = T_2935 == 1'h0;
  assign T_2940 = T_2904 & T_2939;
  assign T_2942 = T_2937 + 1'h1;
  assign T_2943 = T_2942[0:0];
  assign GEN_172 = T_2940 ? T_2943 : T_2937;
  assign T_2945 = T_2904 == 1'h0;
  assign T_2946 = T_2935 & T_2945;
  assign T_2948 = T_2937 - 1'h1;
  assign T_2949 = T_2948[0:0];
  assign GEN_173 = T_2946 ? T_2949 : GEN_172;
  assign T_2951 = T_2937 > 1'h0;
  assign T_2952 = state == 4'h6;
  assign T_2956 = pending_put_data >> ognt_counter_up_idx;
  assign T_2957 = T_2956[0];
  assign T_2959 = T_2957 == 1'h0;
  assign T_2968_0 = 3'h2;
  assign T_2968_1 = 3'h3;
  assign T_2968_2 = 3'h4;
  assign T_2986 = xact_allocate | T_2959;
  assign T_2987 = T_2952 & T_2986;
  assign T_2990 = xact_op_code == 5'h1;
  assign T_2991 = xact_op_code == 5'h7;
  assign T_2992 = T_2990 | T_2991;
  assign T_2993 = xact_op_code[3];
  assign T_2994 = xact_op_code == 5'h4;
  assign T_2995 = T_2993 | T_2994;
  assign T_2996 = T_2992 | T_2995;
  assign T_2997 = xact_op_code == 5'h3;
  assign T_2998 = T_2996 | T_2997;
  assign T_2999 = xact_op_code == 5'h6;
  assign T_3000 = T_2998 | T_2999;
  assign T_3003 = {xact_op_code,1'h1};
  assign T_3034_addr_block = xact_addr_block;
  assign T_3034_client_xact_id = 4'h0;
  assign T_3034_addr_beat = 3'h0;
  assign T_3034_is_builtin_type = 1'h0;
  assign T_3034_a_type = {{2'd0}, T_3000};
  assign T_3034_union = {{6'd0}, T_3003};
  assign T_3034_data = 64'h0;
  assign GEN_11 = GEN_180;
  assign GEN_174 = 3'h1 == ognt_counter_up_idx ? wmask_buffer_1 : wmask_buffer_0;
  assign GEN_175 = 3'h2 == ognt_counter_up_idx ? wmask_buffer_2 : GEN_174;
  assign GEN_176 = 3'h3 == ognt_counter_up_idx ? wmask_buffer_3 : GEN_175;
  assign GEN_177 = 3'h4 == ognt_counter_up_idx ? wmask_buffer_4 : GEN_176;
  assign GEN_178 = 3'h5 == ognt_counter_up_idx ? wmask_buffer_5 : GEN_177;
  assign GEN_179 = 3'h6 == ognt_counter_up_idx ? wmask_buffer_6 : GEN_178;
  assign GEN_180 = 3'h7 == ognt_counter_up_idx ? wmask_buffer_7 : GEN_179;
  assign T_3099 = {xact_op_code,1'h0};
  assign T_3100 = {xact_addr_byte,xact_op_size};
  assign T_3101 = {T_3100,T_3099};
  assign T_3103 = {xact_op_size,xact_op_code};
  assign T_3104 = {T_3103,1'h0};
  assign T_3106 = {GEN_11,1'h0};
  assign T_3118 = T_2051 ? 6'h2 : 6'h0;
  assign T_3120 = T_2053 ? 6'h0 : T_3118;
  assign T_3122 = T_2049 ? T_3101 : {{6'd0}, T_3120};
  assign T_3124 = T_2059 ? {{3'd0}, T_3106} : T_3122;
  assign T_3126 = T_2055 ? {{3'd0}, T_3106} : T_3124;
  assign T_3128 = T_2061 ? {{3'd0}, T_3104} : T_3126;
  assign T_3130 = T_2057 ? T_3101 : T_3128;
  assign T_3159_addr_block = xact_addr_block;
  assign T_3159_client_xact_id = 4'h0;
  assign T_3159_addr_beat = ognt_counter_up_idx;
  assign T_3159_is_builtin_type = 1'h1;
  assign T_3159_a_type = xact_iacq_a_type;
  assign T_3159_union = T_3130;
  assign T_3159_data = GEN_12;
  assign GEN_12 = GEN_187;
  assign GEN_181 = 3'h1 == ognt_counter_up_idx ? data_buffer_1 : data_buffer_0;
  assign GEN_182 = 3'h2 == ognt_counter_up_idx ? data_buffer_2 : GEN_181;
  assign GEN_183 = 3'h3 == ognt_counter_up_idx ? data_buffer_3 : GEN_182;
  assign GEN_184 = 3'h4 == ognt_counter_up_idx ? data_buffer_4 : GEN_183;
  assign GEN_185 = 3'h5 == ognt_counter_up_idx ? data_buffer_5 : GEN_184;
  assign GEN_186 = 3'h6 == ognt_counter_up_idx ? data_buffer_6 : GEN_185;
  assign GEN_187 = 3'h7 == ognt_counter_up_idx ? data_buffer_7 : GEN_186;
  assign T_3187_addr_block = T_2876 ? T_3034_addr_block : T_3159_addr_block;
  assign T_3187_client_xact_id = T_2876 ? T_3034_client_xact_id : T_3159_client_xact_id;
  assign T_3187_addr_beat = T_2876 ? T_3034_addr_beat : T_3159_addr_beat;
  assign T_3187_is_builtin_type = T_2876 ? T_3034_is_builtin_type : T_3159_is_builtin_type;
  assign T_3187_a_type = T_2876 ? T_3034_a_type : T_3159_a_type;
  assign T_3187_union = T_2876 ? T_3034_union : T_3159_union;
  assign T_3187_data = T_2876 ? T_3034_data : T_3159_data;
  assign T_3216 = T_2952 & ognt_counter_up_done;
  assign GEN_188 = T_3216 ? 4'h7 : GEN_56;
  assign GEN_189 = ognt_counter_pending ? 1'h1 : vol_ognt_counter_pending;
  assign T_3226_0 = 3'h5;
  assign T_3226_1 = 3'h4;
  assign GEN_375 = {{1'd0}, T_3226_0};
  assign T_3228 = io_outer_grant_bits_g_type == GEN_375;
  assign GEN_376 = {{1'd0}, T_3226_1};
  assign T_3229 = io_outer_grant_bits_g_type == GEN_376;
  assign T_3230 = T_3228 | T_3229;
  assign T_3232 = io_outer_grant_bits_is_builtin_type ? T_3230 : T_2745;
  assign T_3233 = T_2311 & T_3232;
  assign GEN_13 = GEN_196;
  assign GEN_190 = 3'h1 == io_outer_grant_bits_addr_beat ? wmask_buffer_1 : wmask_buffer_0;
  assign GEN_191 = 3'h2 == io_outer_grant_bits_addr_beat ? wmask_buffer_2 : GEN_190;
  assign GEN_192 = 3'h3 == io_outer_grant_bits_addr_beat ? wmask_buffer_3 : GEN_191;
  assign GEN_193 = 3'h4 == io_outer_grant_bits_addr_beat ? wmask_buffer_4 : GEN_192;
  assign GEN_194 = 3'h5 == io_outer_grant_bits_addr_beat ? wmask_buffer_5 : GEN_193;
  assign GEN_195 = 3'h6 == io_outer_grant_bits_addr_beat ? wmask_buffer_6 : GEN_194;
  assign GEN_196 = 3'h7 == io_outer_grant_bits_addr_beat ? wmask_buffer_7 : GEN_195;
  assign T_3234 = GEN_13[0];
  assign GEN_14 = GEN_196;
  assign T_3235 = GEN_14[1];
  assign GEN_15 = GEN_196;
  assign T_3236 = GEN_15[2];
  assign GEN_16 = GEN_196;
  assign T_3237 = GEN_16[3];
  assign GEN_17 = GEN_196;
  assign T_3238 = GEN_17[4];
  assign GEN_18 = GEN_196;
  assign T_3239 = GEN_18[5];
  assign GEN_19 = GEN_196;
  assign T_3240 = GEN_19[6];
  assign GEN_20 = GEN_196;
  assign T_3241 = GEN_20[7];
  assign T_3245 = T_3234 ? 8'hff : 8'h0;
  assign T_3249 = T_3235 ? 8'hff : 8'h0;
  assign T_3253 = T_3236 ? 8'hff : 8'h0;
  assign T_3257 = T_3237 ? 8'hff : 8'h0;
  assign T_3261 = T_3238 ? 8'hff : 8'h0;
  assign T_3265 = T_3239 ? 8'hff : 8'h0;
  assign T_3269 = T_3240 ? 8'hff : 8'h0;
  assign T_3273 = T_3241 ? 8'hff : 8'h0;
  assign T_3274 = {T_3249,T_3245};
  assign T_3275 = {T_3257,T_3253};
  assign T_3276 = {T_3275,T_3274};
  assign T_3277 = {T_3265,T_3261};
  assign T_3278 = {T_3273,T_3269};
  assign T_3279 = {T_3278,T_3277};
  assign T_3280 = {T_3279,T_3276};
  assign T_3281 = ~ T_3280;
  assign T_3282 = T_3281 & io_outer_grant_bits_data;
  assign GEN_21 = GEN_252;
  assign GEN_246 = 3'h1 == io_outer_grant_bits_addr_beat ? data_buffer_1 : data_buffer_0;
  assign GEN_247 = 3'h2 == io_outer_grant_bits_addr_beat ? data_buffer_2 : GEN_246;
  assign GEN_248 = 3'h3 == io_outer_grant_bits_addr_beat ? data_buffer_3 : GEN_247;
  assign GEN_249 = 3'h4 == io_outer_grant_bits_addr_beat ? data_buffer_4 : GEN_248;
  assign GEN_250 = 3'h5 == io_outer_grant_bits_addr_beat ? data_buffer_5 : GEN_249;
  assign GEN_251 = 3'h6 == io_outer_grant_bits_addr_beat ? data_buffer_6 : GEN_250;
  assign GEN_252 = 3'h7 == io_outer_grant_bits_addr_beat ? data_buffer_7 : GEN_251;
  assign T_3283 = T_3280 & GEN_21;
  assign T_3284 = T_3282 | T_3283;
  assign GEN_22 = T_3284;
  assign GEN_253 = 3'h0 == io_outer_grant_bits_addr_beat ? GEN_22 : GEN_147;
  assign GEN_254 = 3'h1 == io_outer_grant_bits_addr_beat ? GEN_22 : GEN_148;
  assign GEN_255 = 3'h2 == io_outer_grant_bits_addr_beat ? GEN_22 : GEN_149;
  assign GEN_256 = 3'h3 == io_outer_grant_bits_addr_beat ? GEN_22 : GEN_150;
  assign GEN_257 = 3'h4 == io_outer_grant_bits_addr_beat ? GEN_22 : GEN_151;
  assign GEN_258 = 3'h5 == io_outer_grant_bits_addr_beat ? GEN_22 : GEN_152;
  assign GEN_259 = 3'h6 == io_outer_grant_bits_addr_beat ? GEN_22 : GEN_153;
  assign GEN_260 = 3'h7 == io_outer_grant_bits_addr_beat ? GEN_22 : GEN_154;
  assign GEN_271 = T_3233 ? GEN_253 : GEN_147;
  assign GEN_272 = T_3233 ? GEN_254 : GEN_148;
  assign GEN_273 = T_3233 ? GEN_255 : GEN_149;
  assign GEN_274 = T_3233 ? GEN_256 : GEN_150;
  assign GEN_275 = T_3233 ? GEN_257 : GEN_151;
  assign GEN_276 = T_3233 ? GEN_258 : GEN_152;
  assign GEN_277 = T_3233 ? GEN_259 : GEN_153;
  assign GEN_278 = T_3233 ? GEN_260 : GEN_154;
  assign T_3285 = pending_orel | ognt_counter_pending;
  assign T_3286 = T_3285 | vol_ognt_counter_pending;
  assign T_3298 = T_2247 == 1'h0;
  assign T_3300 = T_2243 & T_3298;
  assign T_3308_0 = 3'h5;
  assign GEN_377 = {{1'd0}, T_3308_0};
  assign T_3310 = io_inner_grant_bits_g_type == GEN_377;
  assign T_3314 = io_inner_grant_bits_is_builtin_type ? T_3310 : T_2262;
  assign T_3316 = T_3300 & T_3314;
  assign T_3320 = T_3318 == 3'h7;
  assign T_3322 = T_3318 + 3'h1;
  assign T_3323 = T_3322[2:0];
  assign GEN_279 = T_3316 ? T_3323 : T_3318;
  assign T_3324 = T_3316 & T_3320;
  assign T_3325 = T_3314 ? T_3318 : 3'h0;
  assign T_3326 = T_3314 ? T_3324 : T_3300;
  assign T_3327 = io_inner_finish_ready & io_inner_finish_valid;
  assign T_3345 = T_3327 == 1'h0;
  assign T_3346 = T_3326 & T_3345;
  assign T_3348 = T_3343 + 1'h1;
  assign T_3349 = T_3348[0:0];
  assign GEN_281 = T_3346 ? T_3349 : T_3343;
  assign T_3351 = T_3326 == 1'h0;
  assign T_3352 = T_3327 & T_3351;
  assign T_3354 = T_3343 - 1'h1;
  assign T_3355 = T_3354[0:0];
  assign GEN_282 = T_3352 ? T_3355 : GEN_281;
  assign T_3357 = T_3343 > 1'h0;
  assign T_3362 = T_1852 == 1'h0;
  assign T_3371_0 = 3'h5;
  assign T_3371_1 = 3'h4;
  assign GEN_378 = {{1'd0}, T_3371_0};
  assign T_3373 = io_inner_grant_bits_g_type == GEN_378;
  assign GEN_379 = {{1'd0}, T_3371_1};
  assign T_3374 = io_inner_grant_bits_g_type == GEN_379;
  assign T_3375 = T_3373 | T_3374;
  assign T_3379 = io_inner_grant_bits_is_builtin_type ? T_3375 : T_2262;
  assign T_3380 = T_2243 & T_3379;
  assign T_3384 = T_3380 ? 8'hff : 8'h0;
  assign T_3385 = ~ T_3384;
  assign T_3387 = 8'h1 << io_inner_grant_bits_addr_beat;
  assign T_3388 = ~ T_3387;
  assign T_3389 = T_3385 | T_3388;
  assign T_3390 = pending_ignt_data & T_3389;
  assign T_3407 = T_3390 | T_2695;
  assign T_3417_0 = 3'h5;
  assign T_3417_1 = 3'h4;
  assign GEN_380 = {{1'd0}, T_3417_0};
  assign T_3419 = io_outer_grant_bits_g_type == GEN_380;
  assign GEN_381 = {{1'd0}, T_3417_1};
  assign T_3420 = io_outer_grant_bits_g_type == GEN_381;
  assign T_3421 = T_3419 | T_3420;
  assign T_3423 = io_outer_grant_bits_is_builtin_type ? T_3421 : T_2745;
  assign T_3424 = T_2311 & T_3423;
  assign T_3429 = T_3424 ? 8'hff : 8'h0;
  assign T_3431 = 8'h1 << io_outer_grant_bits_addr_beat;
  assign T_3432 = T_3429 & T_3431;
  assign T_3433 = T_3407 | T_3432;
  assign GEN_287 = T_3362 ? T_3433 : GEN_43;
  assign T_3436 = state == 4'h1;
  assign T_3437 = T_1693 | T_3436;
  assign T_3440 = T_3437 | T_2018;
  assign T_3442 = T_3440 == 1'h0;
  assign T_3459 = 3'h6 == ignt_q_io_deq_bits_a_type;
  assign T_3460 = T_3459 ? 3'h1 : 3'h3;
  assign T_3461 = 3'h5 == ignt_q_io_deq_bits_a_type;
  assign T_3462 = T_3461 ? 3'h1 : T_3460;
  assign T_3463 = 3'h4 == ignt_q_io_deq_bits_a_type;
  assign T_3464 = T_3463 ? 3'h4 : T_3462;
  assign T_3465 = 3'h3 == ignt_q_io_deq_bits_a_type;
  assign T_3466 = T_3465 ? 3'h3 : T_3464;
  assign T_3467 = 3'h2 == ignt_q_io_deq_bits_a_type;
  assign T_3468 = T_3467 ? 3'h3 : T_3466;
  assign T_3469 = 3'h1 == ignt_q_io_deq_bits_a_type;
  assign T_3470 = T_3469 ? 3'h5 : T_3468;
  assign T_3471 = 3'h0 == ignt_q_io_deq_bits_a_type;
  assign T_3472 = T_3471 ? 3'h4 : T_3470;
  assign T_3473 = ignt_q_io_deq_bits_a_type == 3'h0;
  assign T_3478 = T_3473 ? 2'h0 : 2'h1;
  assign T_3479 = ignt_q_io_deq_bits_is_builtin_type ? T_3472 : {{1'd0}, T_3478};
  assign T_3511_addr_beat = ignt_q_io_deq_bits_addr_beat;
  assign T_3511_client_xact_id = ignt_q_io_deq_bits_client_xact_id;
  assign T_3511_manager_xact_id = 4'h6;
  assign T_3511_is_builtin_type = ignt_q_io_deq_bits_is_builtin_type;
  assign T_3511_g_type = {{1'd0}, T_3479};
  assign T_3511_data = GEN_23;
  assign T_3511_client_id = ignt_q_io_deq_bits_client_id;
  assign GEN_23 = GEN_294;
  assign GEN_288 = 3'h1 == ignt_data_idx ? data_buffer_1 : data_buffer_0;
  assign GEN_289 = 3'h2 == ignt_data_idx ? data_buffer_2 : GEN_288;
  assign GEN_290 = 3'h3 == ignt_data_idx ? data_buffer_3 : GEN_289;
  assign GEN_291 = 3'h4 == ignt_data_idx ? data_buffer_4 : GEN_290;
  assign GEN_292 = 3'h5 == ignt_data_idx ? data_buffer_5 : GEN_291;
  assign GEN_293 = 3'h6 == ignt_data_idx ? data_buffer_6 : GEN_292;
  assign GEN_294 = 3'h7 == ignt_data_idx ? data_buffer_7 : GEN_293;
  assign T_3550_0 = 3'h5;
  assign GEN_382 = {{1'd0}, T_3550_0};
  assign T_3552 = io_inner_grant_bits_g_type == GEN_382;
  assign T_3556 = io_inner_grant_bits_is_builtin_type ? T_3552 : T_2262;
  assign T_3558 = T_2243 & T_3556;
  assign T_3562 = T_3560 == 3'h7;
  assign T_3564 = T_3560 + 3'h1;
  assign T_3565 = T_3564[2:0];
  assign GEN_295 = T_3558 ? T_3565 : T_3560;
  assign T_3566 = T_3558 & T_3562;
  assign T_3567 = T_3556 ? T_3560 : ignt_q_io_deq_bits_addr_beat;
  assign T_3568 = T_3556 ? T_3566 : T_2243;
  assign T_3573 = T_2391 & pending_ignt;
  assign T_3575 = T_3286 == 1'h0;
  assign T_3583_0 = 3'h5;
  assign T_3583_1 = 3'h4;
  assign GEN_383 = {{1'd0}, T_3583_0};
  assign T_3585 = io_inner_grant_bits_g_type == GEN_383;
  assign GEN_384 = {{1'd0}, T_3583_1};
  assign T_3586 = io_inner_grant_bits_g_type == GEN_384;
  assign T_3587 = T_3585 | T_3586;
  assign T_3591 = io_inner_grant_bits_is_builtin_type ? T_3587 : T_2262;
  assign T_3592 = pending_ignt_data >> ignt_data_idx;
  assign T_3593 = T_3592[0];
  assign T_3595 = T_3591 ? T_3593 : T_3442;
  assign T_3596 = T_3575 & T_3595;
  assign GEN_298 = T_3573 ? T_3596 : T_2401;
  assign GEN_299 = T_2320 ? ignt_data_done : 1'h0;
  assign GEN_300 = T_2320 ? ignt_data_idx : T_2503_addr_beat;
  assign GEN_301 = T_2320 ? T_3511_client_xact_id : T_2503_client_xact_id;
  assign GEN_302 = T_2320 ? T_3511_manager_xact_id : T_2503_manager_xact_id;
  assign GEN_303 = T_2320 ? T_3511_is_builtin_type : T_2503_is_builtin_type;
  assign GEN_304 = T_2320 ? T_3511_g_type : T_2503_g_type;
  assign GEN_305 = T_2320 ? T_3511_data : T_2503_data;
  assign GEN_306 = T_2320 ? T_3511_client_id : T_2503_client_id;
  assign GEN_309 = T_2320 ? GEN_298 : T_2401;
  assign T_3603 = ~ io_incoherent_0;
  assign GEN_310 = T_1852 ? {{1'd0}, T_3603} : T_2147;
  assign T_3614 = T_1818 & io_inner_acquire_valid;
  assign T_3615 = T_1852 | T_3614;
  assign T_3625_0 = 3'h2;
  assign T_3625_1 = 3'h3;
  assign T_3625_2 = 3'h4;
  assign T_3627 = io_inner_acquire_bits_a_type == T_3625_0;
  assign T_3628 = io_inner_acquire_bits_a_type == T_3625_1;
  assign T_3629 = io_inner_acquire_bits_a_type == T_3625_2;
  assign T_3630 = T_3627 | T_3628;
  assign T_3631 = T_3630 | T_3629;
  assign T_3632 = io_inner_acquire_bits_is_builtin_type & T_3631;
  assign T_3633 = T_1694 & T_3632;
  assign T_3634 = T_3633 & T_3615;
  assign T_3636 = io_inner_acquire_bits_a_type == 3'h4;
  assign T_3637 = io_inner_acquire_bits_is_builtin_type & T_3636;
  assign T_3669 = T_1978 | T_1975;
  assign T_3670 = io_inner_acquire_bits_union[8:1];
  assign T_3672 = T_3669 ? T_3670 : 8'h0;
  assign T_3673 = T_3637 ? 8'hff : T_3672;
  assign T_3674 = T_3673[0];
  assign T_3675 = T_3673[1];
  assign T_3676 = T_3673[2];
  assign T_3677 = T_3673[3];
  assign T_3678 = T_3673[4];
  assign T_3679 = T_3673[5];
  assign T_3680 = T_3673[6];
  assign T_3681 = T_3673[7];
  assign T_3685 = T_3674 ? 8'hff : 8'h0;
  assign T_3689 = T_3675 ? 8'hff : 8'h0;
  assign T_3693 = T_3676 ? 8'hff : 8'h0;
  assign T_3697 = T_3677 ? 8'hff : 8'h0;
  assign T_3701 = T_3678 ? 8'hff : 8'h0;
  assign T_3705 = T_3679 ? 8'hff : 8'h0;
  assign T_3709 = T_3680 ? 8'hff : 8'h0;
  assign T_3713 = T_3681 ? 8'hff : 8'h0;
  assign T_3714 = {T_3689,T_3685};
  assign T_3715 = {T_3697,T_3693};
  assign T_3716 = {T_3715,T_3714};
  assign T_3717 = {T_3705,T_3701};
  assign T_3718 = {T_3713,T_3709};
  assign T_3719 = {T_3718,T_3717};
  assign T_3720 = {T_3719,T_3716};
  assign T_3721 = ~ T_3720;
  assign GEN_24 = GEN_317;
  assign GEN_311 = 3'h1 == io_inner_acquire_bits_addr_beat ? data_buffer_1 : data_buffer_0;
  assign GEN_312 = 3'h2 == io_inner_acquire_bits_addr_beat ? data_buffer_2 : GEN_311;
  assign GEN_313 = 3'h3 == io_inner_acquire_bits_addr_beat ? data_buffer_3 : GEN_312;
  assign GEN_314 = 3'h4 == io_inner_acquire_bits_addr_beat ? data_buffer_4 : GEN_313;
  assign GEN_315 = 3'h5 == io_inner_acquire_bits_addr_beat ? data_buffer_5 : GEN_314;
  assign GEN_316 = 3'h6 == io_inner_acquire_bits_addr_beat ? data_buffer_6 : GEN_315;
  assign GEN_317 = 3'h7 == io_inner_acquire_bits_addr_beat ? data_buffer_7 : GEN_316;
  assign T_3722 = T_3721 & GEN_24;
  assign T_3723 = T_3720 & io_inner_acquire_bits_data;
  assign T_3724 = T_3722 | T_3723;
  assign GEN_25 = T_3724;
  assign GEN_318 = 3'h0 == io_inner_acquire_bits_addr_beat ? GEN_25 : GEN_271;
  assign GEN_319 = 3'h1 == io_inner_acquire_bits_addr_beat ? GEN_25 : GEN_272;
  assign GEN_320 = 3'h2 == io_inner_acquire_bits_addr_beat ? GEN_25 : GEN_273;
  assign GEN_321 = 3'h3 == io_inner_acquire_bits_addr_beat ? GEN_25 : GEN_274;
  assign GEN_322 = 3'h4 == io_inner_acquire_bits_addr_beat ? GEN_25 : GEN_275;
  assign GEN_323 = 3'h5 == io_inner_acquire_bits_addr_beat ? GEN_25 : GEN_276;
  assign GEN_324 = 3'h6 == io_inner_acquire_bits_addr_beat ? GEN_25 : GEN_277;
  assign GEN_325 = 3'h7 == io_inner_acquire_bits_addr_beat ? GEN_25 : GEN_278;
  assign GEN_26 = GEN_332;
  assign GEN_326 = 3'h1 == io_inner_acquire_bits_addr_beat ? wmask_buffer_1 : wmask_buffer_0;
  assign GEN_327 = 3'h2 == io_inner_acquire_bits_addr_beat ? wmask_buffer_2 : GEN_326;
  assign GEN_328 = 3'h3 == io_inner_acquire_bits_addr_beat ? wmask_buffer_3 : GEN_327;
  assign GEN_329 = 3'h4 == io_inner_acquire_bits_addr_beat ? wmask_buffer_4 : GEN_328;
  assign GEN_330 = 3'h5 == io_inner_acquire_bits_addr_beat ? wmask_buffer_5 : GEN_329;
  assign GEN_331 = 3'h6 == io_inner_acquire_bits_addr_beat ? wmask_buffer_6 : GEN_330;
  assign GEN_332 = 3'h7 == io_inner_acquire_bits_addr_beat ? wmask_buffer_7 : GEN_331;
  assign T_3764 = T_3673 | GEN_26;
  assign GEN_27 = T_3764;
  assign GEN_333 = 3'h0 == io_inner_acquire_bits_addr_beat ? GEN_27 : wmask_buffer_0;
  assign GEN_334 = 3'h1 == io_inner_acquire_bits_addr_beat ? GEN_27 : wmask_buffer_1;
  assign GEN_335 = 3'h2 == io_inner_acquire_bits_addr_beat ? GEN_27 : wmask_buffer_2;
  assign GEN_336 = 3'h3 == io_inner_acquire_bits_addr_beat ? GEN_27 : wmask_buffer_3;
  assign GEN_337 = 3'h4 == io_inner_acquire_bits_addr_beat ? GEN_27 : wmask_buffer_4;
  assign GEN_338 = 3'h5 == io_inner_acquire_bits_addr_beat ? GEN_27 : wmask_buffer_5;
  assign GEN_339 = 3'h6 == io_inner_acquire_bits_addr_beat ? GEN_27 : wmask_buffer_6;
  assign GEN_340 = 3'h7 == io_inner_acquire_bits_addr_beat ? GEN_27 : wmask_buffer_7;
  assign GEN_343 = T_3634 ? GEN_318 : GEN_271;
  assign GEN_344 = T_3634 ? GEN_319 : GEN_272;
  assign GEN_345 = T_3634 ? GEN_320 : GEN_273;
  assign GEN_346 = T_3634 ? GEN_321 : GEN_274;
  assign GEN_347 = T_3634 ? GEN_322 : GEN_275;
  assign GEN_348 = T_3634 ? GEN_323 : GEN_276;
  assign GEN_349 = T_3634 ? GEN_324 : GEN_277;
  assign GEN_350 = T_3634 ? GEN_325 : GEN_278;
  assign GEN_353 = T_3634 ? GEN_333 : wmask_buffer_0;
  assign GEN_354 = T_3634 ? GEN_334 : wmask_buffer_1;
  assign GEN_355 = T_3634 ? GEN_335 : wmask_buffer_2;
  assign GEN_356 = T_3634 ? GEN_336 : wmask_buffer_3;
  assign GEN_357 = T_3634 ? GEN_337 : wmask_buffer_4;
  assign GEN_358 = T_3634 ? GEN_338 : wmask_buffer_5;
  assign GEN_359 = T_3634 ? GEN_339 : wmask_buffer_6;
  assign GEN_360 = T_3634 ? GEN_340 : wmask_buffer_7;
  assign T_3767 = T_2018 | T_2397;
  assign T_3768 = T_3767 | vol_ignt_counter_pending;
  assign T_3769 = T_3768 | pending_orel;
  assign T_3770 = T_3769 | vol_ognt_counter_pending;
  assign T_3771 = T_3770 | ognt_counter_pending;
  assign T_3772 = T_3771 | pending_ignt;
  assign T_3773 = T_3772 | ifin_counter_pending;
  assign T_3775 = T_3773 == 1'h0;
  assign T_3777 = T_2391 & all_pending_done;
  assign GEN_361 = T_3777 ? 4'h0 : GEN_188;
  assign GEN_362 = T_3777 ? 8'h0 : GEN_353;
  assign GEN_363 = T_3777 ? 8'h0 : GEN_354;
  assign GEN_364 = T_3777 ? 8'h0 : GEN_355;
  assign GEN_365 = T_3777 ? 8'h0 : GEN_356;
  assign GEN_366 = T_3777 ? 8'h0 : GEN_357;
  assign GEN_367 = T_3777 ? 8'h0 : GEN_358;
  assign GEN_368 = T_3777 ? 8'h0 : GEN_359;
  assign GEN_369 = T_3777 ? 8'h0 : GEN_360;
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifndef verilator
      #0.002;
    `endif
  `ifdef RANDOMIZE
  GEN_30 = {1{$random}};
  state = GEN_30[3:0];
  `endif
  `ifdef RANDOMIZE
  GEN_31 = {1{$random}};
  xact_addr_block = GEN_31[25:0];
  `endif
  `ifdef RANDOMIZE
  GEN_39 = {1{$random}};
  xact_allocate = GEN_39[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_40 = {1{$random}};
  xact_amo_shift_bytes = GEN_40[4:0];
  `endif
  `ifdef RANDOMIZE
  GEN_41 = {1{$random}};
  xact_op_code = GEN_41[4:0];
  `endif
  `ifdef RANDOMIZE
  GEN_45 = {1{$random}};
  xact_addr_byte = GEN_45[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_73 = {1{$random}};
  xact_op_size = GEN_73[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_74 = {1{$random}};
  xact_vol_ir_r_type = GEN_74[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_75 = {1{$random}};
  xact_vol_ir_src = GEN_75[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_76 = {1{$random}};
  xact_vol_ir_client_xact_id = GEN_76[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_77 = {1{$random}};
  pending_irel_data = GEN_77[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_78 = {1{$random}};
  pending_put_data = GEN_78[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_79 = {1{$random}};
  pending_ignt_data = GEN_79[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_80 = {1{$random}};
  pending_iprbs = GEN_80[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_81 = {1{$random}};
  pending_orel_send = GEN_81[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_82 = {1{$random}};
  pending_orel_data = GEN_82[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_83 = {2{$random}};
  data_buffer_0 = GEN_83[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_84 = {2{$random}};
  data_buffer_1 = GEN_84[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_85 = {2{$random}};
  data_buffer_2 = GEN_85[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_86 = {2{$random}};
  data_buffer_3 = GEN_86[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_87 = {2{$random}};
  data_buffer_4 = GEN_87[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_88 = {2{$random}};
  data_buffer_5 = GEN_88[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_89 = {2{$random}};
  data_buffer_6 = GEN_89[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_90 = {2{$random}};
  data_buffer_7 = GEN_90[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_91 = {1{$random}};
  wmask_buffer_0 = GEN_91[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_92 = {1{$random}};
  wmask_buffer_1 = GEN_92[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_93 = {1{$random}};
  wmask_buffer_2 = GEN_93[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_94 = {1{$random}};
  wmask_buffer_3 = GEN_94[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_95 = {1{$random}};
  wmask_buffer_4 = GEN_95[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_96 = {1{$random}};
  wmask_buffer_5 = GEN_96[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_97 = {1{$random}};
  wmask_buffer_6 = GEN_97[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_98 = {1{$random}};
  wmask_buffer_7 = GEN_98[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_99 = {1{$random}};
  T_2159 = GEN_99[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_100 = {1{$random}};
  T_2183 = GEN_100[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_101 = {1{$random}};
  T_2193 = GEN_101[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_102 = {1{$random}};
  T_2234 = GEN_102[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_103 = {1{$random}};
  T_2267 = GEN_103[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_104 = {1{$random}};
  T_2277 = GEN_104[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_105 = {1{$random}};
  T_2734 = GEN_105[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_106 = {1{$random}};
  T_2763 = GEN_106[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_107 = {1{$random}};
  T_2773 = GEN_107[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_108 = {1{$random}};
  T_2896 = GEN_108[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_109 = {1{$random}};
  T_2927 = GEN_109[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_110 = {1{$random}};
  T_2937 = GEN_110[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_111 = {1{$random}};
  T_3318 = GEN_111[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_112 = {1{$random}};
  T_3333 = GEN_112[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_113 = {1{$random}};
  T_3343 = GEN_113[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_114 = {1{$random}};
  T_3560 = GEN_114[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_115 = {1{$random}};
  GEN_28 = GEN_115[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_116 = {1{$random}};
  GEN_29 = GEN_116[0:0];
  `endif
  end
`endif
  always @(posedge clk) begin
    if(reset) begin
      state <= 4'h0;
    end else begin
      if(T_3777) begin
        state <= 4'h0;
      end else begin
        if(T_3216) begin
          state <= 4'h7;
        end else begin
          if(T_2294) begin
            state <= 4'h7;
          end else begin
            if(T_2214) begin
              if(T_2123) begin
                state <= 4'h6;
              end else begin
                state <= 4'h7;
              end
            end else begin
              if(T_1852) begin
                state <= 4'h5;
              end
            end
          end
        end
      end
    end
    if(reset) begin
      xact_addr_block <= 26'h0;
    end else begin
      if(T_2294) begin
        xact_addr_block <= io_inner_release_bits_addr_block;
      end else begin
        if(T_1852) begin
          xact_addr_block <= io_inner_acquire_bits_addr_block;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_1852) begin
        xact_allocate <= 1'h0;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_1852) begin
        xact_amo_shift_bytes <= T_1972;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_1852) begin
        if(T_1979) begin
          xact_op_code <= 5'h1;
        end else begin
          xact_op_code <= T_1980;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_1852) begin
        xact_addr_byte <= T_1982;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_1852) begin
        xact_op_size <= T_1983;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2331) begin
        if(T_2343) begin
          xact_vol_ir_r_type <= io_inner_release_bits_r_type;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2331) begin
        if(T_2343) begin
          xact_vol_ir_src <= io_inner_release_bits_client_id;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2331) begin
        if(T_2343) begin
          xact_vol_ir_client_xact_id <= io_inner_release_bits_client_xact_id;
        end
      end
    end
    if(reset) begin
      pending_irel_data <= 8'h0;
    end else begin
      if(T_2331) begin
        if(T_2370) begin
          pending_irel_data <= T_2387;
        end else begin
          if(T_2343) begin
            if(T_2179) begin
              pending_irel_data <= T_2366;
            end else begin
              pending_irel_data <= 8'h0;
            end
          end else begin
            if(T_2294) begin
              pending_irel_data <= 8'hff;
            end
          end
        end
      end else begin
        if(T_2294) begin
          pending_irel_data <= 8'hff;
        end
      end
    end
    if(reset) begin
      pending_put_data <= 8'h0;
    end else begin
      if(T_1852) begin
        if(T_1978) begin
          pending_put_data <= T_2013;
        end else begin
          pending_put_data <= 8'h0;
        end
      end else begin
        if(T_1909) begin
          pending_put_data <= T_1964;
        end
      end
    end
    if(reset) begin
      pending_ignt_data <= 8'h0;
    end else begin
      if(T_3362) begin
        pending_ignt_data <= T_3433;
      end else begin
        if(T_1852) begin
          pending_ignt_data <= 8'h0;
        end
      end
    end
    if(1'h0) begin
    end else begin
      pending_iprbs <= GEN_310[0];
    end
    if(reset) begin
      pending_orel_send <= 1'h0;
    end else begin
      if(T_2698) begin
        pending_orel_send <= 1'h0;
      end
    end
    if(reset) begin
      pending_orel_data <= 8'h0;
    end else begin
      if(T_2679) begin
        pending_orel_data <= T_2714;
      end
    end
    if(reset) begin
      data_buffer_0 <= T_1773_0;
    end else begin
      if(T_3634) begin
        if(3'h0 == io_inner_acquire_bits_addr_beat) begin
          data_buffer_0 <= GEN_25;
        end else begin
          if(T_3233) begin
            if(3'h0 == io_outer_grant_bits_addr_beat) begin
              data_buffer_0 <= GEN_22;
            end else begin
              if(T_2357) begin
                if(3'h0 == io_inner_release_bits_addr_beat) begin
                  data_buffer_0 <= GEN_9;
                end
              end
            end
          end else begin
            if(T_2357) begin
              if(3'h0 == io_inner_release_bits_addr_beat) begin
                data_buffer_0 <= GEN_9;
              end
            end
          end
        end
      end else begin
        if(T_3233) begin
          if(3'h0 == io_outer_grant_bits_addr_beat) begin
            data_buffer_0 <= GEN_22;
          end else begin
            if(T_2357) begin
              if(3'h0 == io_inner_release_bits_addr_beat) begin
                data_buffer_0 <= GEN_9;
              end
            end
          end
        end else begin
          if(T_2357) begin
            if(3'h0 == io_inner_release_bits_addr_beat) begin
              data_buffer_0 <= GEN_9;
            end
          end
        end
      end
    end
    if(reset) begin
      data_buffer_1 <= T_1773_1;
    end else begin
      if(T_3634) begin
        if(3'h1 == io_inner_acquire_bits_addr_beat) begin
          data_buffer_1 <= GEN_25;
        end else begin
          if(T_3233) begin
            if(3'h1 == io_outer_grant_bits_addr_beat) begin
              data_buffer_1 <= GEN_22;
            end else begin
              if(T_2357) begin
                if(3'h1 == io_inner_release_bits_addr_beat) begin
                  data_buffer_1 <= GEN_9;
                end
              end
            end
          end else begin
            if(T_2357) begin
              if(3'h1 == io_inner_release_bits_addr_beat) begin
                data_buffer_1 <= GEN_9;
              end
            end
          end
        end
      end else begin
        if(T_3233) begin
          if(3'h1 == io_outer_grant_bits_addr_beat) begin
            data_buffer_1 <= GEN_22;
          end else begin
            if(T_2357) begin
              if(3'h1 == io_inner_release_bits_addr_beat) begin
                data_buffer_1 <= GEN_9;
              end
            end
          end
        end else begin
          if(T_2357) begin
            if(3'h1 == io_inner_release_bits_addr_beat) begin
              data_buffer_1 <= GEN_9;
            end
          end
        end
      end
    end
    if(reset) begin
      data_buffer_2 <= T_1773_2;
    end else begin
      if(T_3634) begin
        if(3'h2 == io_inner_acquire_bits_addr_beat) begin
          data_buffer_2 <= GEN_25;
        end else begin
          if(T_3233) begin
            if(3'h2 == io_outer_grant_bits_addr_beat) begin
              data_buffer_2 <= GEN_22;
            end else begin
              if(T_2357) begin
                if(3'h2 == io_inner_release_bits_addr_beat) begin
                  data_buffer_2 <= GEN_9;
                end
              end
            end
          end else begin
            if(T_2357) begin
              if(3'h2 == io_inner_release_bits_addr_beat) begin
                data_buffer_2 <= GEN_9;
              end
            end
          end
        end
      end else begin
        if(T_3233) begin
          if(3'h2 == io_outer_grant_bits_addr_beat) begin
            data_buffer_2 <= GEN_22;
          end else begin
            if(T_2357) begin
              if(3'h2 == io_inner_release_bits_addr_beat) begin
                data_buffer_2 <= GEN_9;
              end
            end
          end
        end else begin
          if(T_2357) begin
            if(3'h2 == io_inner_release_bits_addr_beat) begin
              data_buffer_2 <= GEN_9;
            end
          end
        end
      end
    end
    if(reset) begin
      data_buffer_3 <= T_1773_3;
    end else begin
      if(T_3634) begin
        if(3'h3 == io_inner_acquire_bits_addr_beat) begin
          data_buffer_3 <= GEN_25;
        end else begin
          if(T_3233) begin
            if(3'h3 == io_outer_grant_bits_addr_beat) begin
              data_buffer_3 <= GEN_22;
            end else begin
              if(T_2357) begin
                if(3'h3 == io_inner_release_bits_addr_beat) begin
                  data_buffer_3 <= GEN_9;
                end
              end
            end
          end else begin
            if(T_2357) begin
              if(3'h3 == io_inner_release_bits_addr_beat) begin
                data_buffer_3 <= GEN_9;
              end
            end
          end
        end
      end else begin
        if(T_3233) begin
          if(3'h3 == io_outer_grant_bits_addr_beat) begin
            data_buffer_3 <= GEN_22;
          end else begin
            if(T_2357) begin
              if(3'h3 == io_inner_release_bits_addr_beat) begin
                data_buffer_3 <= GEN_9;
              end
            end
          end
        end else begin
          if(T_2357) begin
            if(3'h3 == io_inner_release_bits_addr_beat) begin
              data_buffer_3 <= GEN_9;
            end
          end
        end
      end
    end
    if(reset) begin
      data_buffer_4 <= T_1773_4;
    end else begin
      if(T_3634) begin
        if(3'h4 == io_inner_acquire_bits_addr_beat) begin
          data_buffer_4 <= GEN_25;
        end else begin
          if(T_3233) begin
            if(3'h4 == io_outer_grant_bits_addr_beat) begin
              data_buffer_4 <= GEN_22;
            end else begin
              if(T_2357) begin
                if(3'h4 == io_inner_release_bits_addr_beat) begin
                  data_buffer_4 <= GEN_9;
                end
              end
            end
          end else begin
            if(T_2357) begin
              if(3'h4 == io_inner_release_bits_addr_beat) begin
                data_buffer_4 <= GEN_9;
              end
            end
          end
        end
      end else begin
        if(T_3233) begin
          if(3'h4 == io_outer_grant_bits_addr_beat) begin
            data_buffer_4 <= GEN_22;
          end else begin
            if(T_2357) begin
              if(3'h4 == io_inner_release_bits_addr_beat) begin
                data_buffer_4 <= GEN_9;
              end
            end
          end
        end else begin
          if(T_2357) begin
            if(3'h4 == io_inner_release_bits_addr_beat) begin
              data_buffer_4 <= GEN_9;
            end
          end
        end
      end
    end
    if(reset) begin
      data_buffer_5 <= T_1773_5;
    end else begin
      if(T_3634) begin
        if(3'h5 == io_inner_acquire_bits_addr_beat) begin
          data_buffer_5 <= GEN_25;
        end else begin
          if(T_3233) begin
            if(3'h5 == io_outer_grant_bits_addr_beat) begin
              data_buffer_5 <= GEN_22;
            end else begin
              if(T_2357) begin
                if(3'h5 == io_inner_release_bits_addr_beat) begin
                  data_buffer_5 <= GEN_9;
                end
              end
            end
          end else begin
            if(T_2357) begin
              if(3'h5 == io_inner_release_bits_addr_beat) begin
                data_buffer_5 <= GEN_9;
              end
            end
          end
        end
      end else begin
        if(T_3233) begin
          if(3'h5 == io_outer_grant_bits_addr_beat) begin
            data_buffer_5 <= GEN_22;
          end else begin
            if(T_2357) begin
              if(3'h5 == io_inner_release_bits_addr_beat) begin
                data_buffer_5 <= GEN_9;
              end
            end
          end
        end else begin
          if(T_2357) begin
            if(3'h5 == io_inner_release_bits_addr_beat) begin
              data_buffer_5 <= GEN_9;
            end
          end
        end
      end
    end
    if(reset) begin
      data_buffer_6 <= T_1773_6;
    end else begin
      if(T_3634) begin
        if(3'h6 == io_inner_acquire_bits_addr_beat) begin
          data_buffer_6 <= GEN_25;
        end else begin
          if(T_3233) begin
            if(3'h6 == io_outer_grant_bits_addr_beat) begin
              data_buffer_6 <= GEN_22;
            end else begin
              if(T_2357) begin
                if(3'h6 == io_inner_release_bits_addr_beat) begin
                  data_buffer_6 <= GEN_9;
                end
              end
            end
          end else begin
            if(T_2357) begin
              if(3'h6 == io_inner_release_bits_addr_beat) begin
                data_buffer_6 <= GEN_9;
              end
            end
          end
        end
      end else begin
        if(T_3233) begin
          if(3'h6 == io_outer_grant_bits_addr_beat) begin
            data_buffer_6 <= GEN_22;
          end else begin
            if(T_2357) begin
              if(3'h6 == io_inner_release_bits_addr_beat) begin
                data_buffer_6 <= GEN_9;
              end
            end
          end
        end else begin
          if(T_2357) begin
            if(3'h6 == io_inner_release_bits_addr_beat) begin
              data_buffer_6 <= GEN_9;
            end
          end
        end
      end
    end
    if(reset) begin
      data_buffer_7 <= T_1773_7;
    end else begin
      if(T_3634) begin
        if(3'h7 == io_inner_acquire_bits_addr_beat) begin
          data_buffer_7 <= GEN_25;
        end else begin
          if(T_3233) begin
            if(3'h7 == io_outer_grant_bits_addr_beat) begin
              data_buffer_7 <= GEN_22;
            end else begin
              if(T_2357) begin
                if(3'h7 == io_inner_release_bits_addr_beat) begin
                  data_buffer_7 <= GEN_9;
                end
              end
            end
          end else begin
            if(T_2357) begin
              if(3'h7 == io_inner_release_bits_addr_beat) begin
                data_buffer_7 <= GEN_9;
              end
            end
          end
        end
      end else begin
        if(T_3233) begin
          if(3'h7 == io_outer_grant_bits_addr_beat) begin
            data_buffer_7 <= GEN_22;
          end else begin
            if(T_2357) begin
              if(3'h7 == io_inner_release_bits_addr_beat) begin
                data_buffer_7 <= GEN_9;
              end
            end
          end
        end else begin
          if(T_2357) begin
            if(3'h7 == io_inner_release_bits_addr_beat) begin
              data_buffer_7 <= GEN_9;
            end
          end
        end
      end
    end
    if(reset) begin
      wmask_buffer_0 <= T_1791_0;
    end else begin
      if(T_3777) begin
        wmask_buffer_0 <= 8'h0;
      end else begin
        if(T_3634) begin
          if(3'h0 == io_inner_acquire_bits_addr_beat) begin
            wmask_buffer_0 <= GEN_27;
          end
        end
      end
    end
    if(reset) begin
      wmask_buffer_1 <= T_1791_1;
    end else begin
      if(T_3777) begin
        wmask_buffer_1 <= 8'h0;
      end else begin
        if(T_3634) begin
          if(3'h1 == io_inner_acquire_bits_addr_beat) begin
            wmask_buffer_1 <= GEN_27;
          end
        end
      end
    end
    if(reset) begin
      wmask_buffer_2 <= T_1791_2;
    end else begin
      if(T_3777) begin
        wmask_buffer_2 <= 8'h0;
      end else begin
        if(T_3634) begin
          if(3'h2 == io_inner_acquire_bits_addr_beat) begin
            wmask_buffer_2 <= GEN_27;
          end
        end
      end
    end
    if(reset) begin
      wmask_buffer_3 <= T_1791_3;
    end else begin
      if(T_3777) begin
        wmask_buffer_3 <= 8'h0;
      end else begin
        if(T_3634) begin
          if(3'h3 == io_inner_acquire_bits_addr_beat) begin
            wmask_buffer_3 <= GEN_27;
          end
        end
      end
    end
    if(reset) begin
      wmask_buffer_4 <= T_1791_4;
    end else begin
      if(T_3777) begin
        wmask_buffer_4 <= 8'h0;
      end else begin
        if(T_3634) begin
          if(3'h4 == io_inner_acquire_bits_addr_beat) begin
            wmask_buffer_4 <= GEN_27;
          end
        end
      end
    end
    if(reset) begin
      wmask_buffer_5 <= T_1791_5;
    end else begin
      if(T_3777) begin
        wmask_buffer_5 <= 8'h0;
      end else begin
        if(T_3634) begin
          if(3'h5 == io_inner_acquire_bits_addr_beat) begin
            wmask_buffer_5 <= GEN_27;
          end
        end
      end
    end
    if(reset) begin
      wmask_buffer_6 <= T_1791_6;
    end else begin
      if(T_3777) begin
        wmask_buffer_6 <= 8'h0;
      end else begin
        if(T_3634) begin
          if(3'h6 == io_inner_acquire_bits_addr_beat) begin
            wmask_buffer_6 <= GEN_27;
          end
        end
      end
    end
    if(reset) begin
      wmask_buffer_7 <= T_1791_7;
    end else begin
      if(T_3777) begin
        wmask_buffer_7 <= 8'h0;
      end else begin
        if(T_3634) begin
          if(3'h7 == io_inner_acquire_bits_addr_beat) begin
            wmask_buffer_7 <= GEN_27;
          end
        end
      end
    end
    if(reset) begin
      T_2159 <= 3'h0;
    end
    if(reset) begin
      T_2183 <= 3'h0;
    end else begin
      if(T_2181) begin
        T_2183 <= T_2188;
      end
    end
    if(reset) begin
      T_2193 <= 1'h0;
    end else begin
      if(T_2202) begin
        T_2193 <= T_2205;
      end else begin
        if(T_2196) begin
          T_2193 <= T_2199;
        end
      end
    end
    if(reset) begin
      T_2234 <= 3'h0;
    end else begin
      if(T_2232) begin
        T_2234 <= T_2239;
      end
    end
    if(reset) begin
      T_2267 <= 3'h0;
    end else begin
      if(T_2265) begin
        T_2267 <= T_2272;
      end
    end
    if(reset) begin
      T_2277 <= 1'h0;
    end else begin
      if(T_2286) begin
        T_2277 <= T_2289;
      end else begin
        if(T_2280) begin
          T_2277 <= T_2283;
        end
      end
    end
    if(reset) begin
      T_2734 <= 3'h0;
    end else begin
      if(T_2732) begin
        T_2734 <= T_2739;
      end
    end
    if(reset) begin
      T_2763 <= 3'h0;
    end else begin
      if(T_2761) begin
        T_2763 <= T_2768;
      end
    end
    if(reset) begin
      T_2773 <= 1'h0;
    end else begin
      if(T_2782) begin
        T_2773 <= T_2785;
      end else begin
        if(T_2776) begin
          T_2773 <= T_2779;
        end
      end
    end
    if(reset) begin
      T_2896 <= 3'h0;
    end else begin
      if(T_2894) begin
        T_2896 <= T_2901;
      end
    end
    if(reset) begin
      T_2927 <= 3'h0;
    end else begin
      if(T_2925) begin
        T_2927 <= T_2932;
      end
    end
    if(reset) begin
      T_2937 <= 1'h0;
    end else begin
      if(T_2946) begin
        T_2937 <= T_2949;
      end else begin
        if(T_2940) begin
          T_2937 <= T_2943;
        end
      end
    end
    if(reset) begin
      T_3318 <= 3'h0;
    end else begin
      if(T_3316) begin
        T_3318 <= T_3323;
      end
    end
    if(reset) begin
      T_3333 <= 3'h0;
    end
    if(reset) begin
      T_3343 <= 1'h0;
    end else begin
      if(T_3352) begin
        T_3343 <= T_3355;
      end else begin
        if(T_3346) begin
          T_3343 <= T_3349;
        end
      end
    end
    if(reset) begin
      T_3560 <= 3'h0;
    end else begin
      if(T_3558) begin
        T_3560 <= T_3565;
      end
    end
    `ifndef SYNTHESIS
    `ifdef PRINTF_COND
      if (`PRINTF_COND) begin
    `endif
        if (T_1734) begin
          $fwrite(32'h80000002,"Assertion failed: AcquireTracker initialized with a tail data beat.\n    at Broadcast.scala:96 assert(!(state === s_idle && io.inner.acquire.fire() && io.alloc.iacq.should &&\n");
        end
    `ifdef PRINTF_COND
      end
    `endif
    `endif
    `ifndef SYNTHESIS
    `ifdef STOP_COND
      if (`STOP_COND) begin
    `endif
        if (T_1734) begin
          $fatal;
        end
    `ifdef STOP_COND
      end
    `endif
    `endif
    `ifndef SYNTHESIS
    `ifdef PRINTF_COND
      if (`PRINTF_COND) begin
    `endif
        if (T_1748) begin
          $fwrite(32'h80000002,"Assertion failed: Broadcast Hub does not support Prefetches.\n    at Broadcast.scala:100 assert(!(state =/= s_idle && pending_ignt && xact_iacq.isPrefetch()),\n");
        end
    `ifdef PRINTF_COND
      end
    `endif
    `endif
    `ifndef SYNTHESIS
    `ifdef STOP_COND
      if (`STOP_COND) begin
    `endif
        if (T_1748) begin
          $fatal;
        end
    `ifdef STOP_COND
      end
    `endif
    `endif
    `ifndef SYNTHESIS
    `ifdef PRINTF_COND
      if (`PRINTF_COND) begin
    `endif
        if (T_1759) begin
          $fwrite(32'h80000002,"Assertion failed: Broadcast Hub does not support PutAtomics.\n    at Broadcast.scala:103 assert(!(state =/= s_idle && pending_ignt && xact_iacq.isAtomic()),\n");
        end
    `ifdef PRINTF_COND
      end
    `endif
    `endif
    `ifndef SYNTHESIS
    `ifdef STOP_COND
      if (`STOP_COND) begin
    `endif
        if (T_1759) begin
          $fatal;
        end
    `ifdef STOP_COND
      end
    `endif
    `endif
  end
endmodule
module BufferedBroadcastAcquireTracker_6(
  input   clk,
  input   reset,
  output  io_inner_acquire_ready,
  input   io_inner_acquire_valid,
  input  [25:0] io_inner_acquire_bits_addr_block,
  input   io_inner_acquire_bits_client_xact_id,
  input  [2:0] io_inner_acquire_bits_addr_beat,
  input   io_inner_acquire_bits_is_builtin_type,
  input  [2:0] io_inner_acquire_bits_a_type,
  input  [11:0] io_inner_acquire_bits_union,
  input  [63:0] io_inner_acquire_bits_data,
  input   io_inner_acquire_bits_client_id,
  input   io_inner_grant_ready,
  output  io_inner_grant_valid,
  output [2:0] io_inner_grant_bits_addr_beat,
  output  io_inner_grant_bits_client_xact_id,
  output [3:0] io_inner_grant_bits_manager_xact_id,
  output  io_inner_grant_bits_is_builtin_type,
  output [3:0] io_inner_grant_bits_g_type,
  output [63:0] io_inner_grant_bits_data,
  output  io_inner_grant_bits_client_id,
  output  io_inner_finish_ready,
  input   io_inner_finish_valid,
  input  [3:0] io_inner_finish_bits_manager_xact_id,
  input   io_inner_probe_ready,
  output  io_inner_probe_valid,
  output [25:0] io_inner_probe_bits_addr_block,
  output [1:0] io_inner_probe_bits_p_type,
  output  io_inner_probe_bits_client_id,
  output  io_inner_release_ready,
  input   io_inner_release_valid,
  input  [2:0] io_inner_release_bits_addr_beat,
  input  [25:0] io_inner_release_bits_addr_block,
  input   io_inner_release_bits_client_xact_id,
  input   io_inner_release_bits_voluntary,
  input  [2:0] io_inner_release_bits_r_type,
  input  [63:0] io_inner_release_bits_data,
  input   io_inner_release_bits_client_id,
  input   io_incoherent_0,
  input   io_outer_acquire_ready,
  output  io_outer_acquire_valid,
  output [25:0] io_outer_acquire_bits_addr_block,
  output [3:0] io_outer_acquire_bits_client_xact_id,
  output [2:0] io_outer_acquire_bits_addr_beat,
  output  io_outer_acquire_bits_is_builtin_type,
  output [2:0] io_outer_acquire_bits_a_type,
  output [11:0] io_outer_acquire_bits_union,
  output [63:0] io_outer_acquire_bits_data,
  output  io_outer_probe_ready,
  input   io_outer_probe_valid,
  input  [25:0] io_outer_probe_bits_addr_block,
  input  [1:0] io_outer_probe_bits_p_type,
  input   io_outer_release_ready,
  output  io_outer_release_valid,
  output [2:0] io_outer_release_bits_addr_beat,
  output [25:0] io_outer_release_bits_addr_block,
  output [3:0] io_outer_release_bits_client_xact_id,
  output  io_outer_release_bits_voluntary,
  output [2:0] io_outer_release_bits_r_type,
  output [63:0] io_outer_release_bits_data,
  output  io_outer_grant_ready,
  input   io_outer_grant_valid,
  input  [2:0] io_outer_grant_bits_addr_beat,
  input  [3:0] io_outer_grant_bits_client_xact_id,
  input   io_outer_grant_bits_manager_xact_id,
  input   io_outer_grant_bits_is_builtin_type,
  input  [3:0] io_outer_grant_bits_g_type,
  input  [63:0] io_outer_grant_bits_data,
  input   io_outer_grant_bits_manager_id,
  input   io_outer_finish_ready,
  output  io_outer_finish_valid,
  output  io_outer_finish_bits_manager_xact_id,
  output  io_outer_finish_bits_manager_id,
  output  io_alloc_iacq_matches,
  output  io_alloc_iacq_can,
  input   io_alloc_iacq_should,
  output  io_alloc_irel_matches,
  output  io_alloc_irel_can,
  input   io_alloc_irel_should,
  output  io_alloc_oprb_matches,
  output  io_alloc_oprb_can,
  input   io_alloc_oprb_should
);
  wire  all_pending_done;
  reg [3:0] state;
  reg [31:0] GEN_30;
  reg [25:0] xact_addr_block;
  reg [31:0] GEN_31;
  reg  xact_allocate;
  reg [31:0] GEN_39;
  reg [4:0] xact_amo_shift_bytes;
  reg [31:0] GEN_40;
  reg [4:0] xact_op_code;
  reg [31:0] GEN_41;
  reg [2:0] xact_addr_byte;
  reg [31:0] GEN_45;
  reg [2:0] xact_op_size;
  reg [31:0] GEN_73;
  wire [2:0] xact_addr_beat;
  wire  xact_iacq_client_xact_id;
  wire [2:0] xact_iacq_addr_beat;
  wire  xact_iacq_client_id;
  wire  xact_iacq_is_builtin_type;
  wire [2:0] xact_iacq_a_type;
  reg [2:0] xact_vol_ir_r_type;
  reg [31:0] GEN_74;
  reg  xact_vol_ir_src;
  reg [31:0] GEN_75;
  reg  xact_vol_ir_client_xact_id;
  reg [31:0] GEN_76;
  reg [7:0] pending_irel_data;
  reg [31:0] GEN_77;
  wire  vol_ignt_counter_pending;
  wire [2:0] vol_ignt_counter_up_idx;
  wire  vol_ignt_counter_up_done;
  wire [2:0] vol_ignt_counter_down_idx;
  wire  vol_ignt_counter_down_done;
  wire  pending_ignt;
  wire [2:0] ignt_data_idx;
  wire  ignt_data_done;
  wire  ifin_counter_pending;
  wire [2:0] ifin_counter_up_idx;
  wire  ifin_counter_up_done;
  wire [2:0] ifin_counter_down_idx;
  wire  ifin_counter_down_done;
  reg [7:0] pending_put_data;
  reg [31:0] GEN_78;
  reg [7:0] pending_ignt_data;
  reg [31:0] GEN_79;
  wire  ognt_counter_pending;
  wire [2:0] ognt_counter_up_idx;
  wire  ognt_counter_up_done;
  wire [2:0] ognt_counter_down_idx;
  wire  ognt_counter_down_done;
  reg  pending_iprbs;
  reg [31:0] GEN_80;
  reg  pending_orel_send;
  reg [31:0] GEN_81;
  reg [7:0] pending_orel_data;
  reg [31:0] GEN_82;
  wire  vol_ognt_counter_pending;
  wire [2:0] vol_ognt_counter_up_idx;
  wire  vol_ognt_counter_up_done;
  wire [2:0] vol_ognt_counter_down_idx;
  wire  vol_ognt_counter_down_done;
  wire  T_183;
  wire  T_184;
  wire  pending_orel;
  wire  T_210_sharers;
  wire [1:0] T_262_state;
  wire  coh_inner_sharers;
  wire [1:0] coh_outer_state;
  wire  T_1693;
  wire  T_1694;
  wire  T_1695;
  wire  T_1696;
  wire [2:0] T_1705_0;
  wire  T_1707;
  wire  T_1708;
  wire  T_1709;
  wire [2:0] T_1718_0;
  wire  T_1720;
  wire  T_1721;
  wire  T_1723;
  wire  T_1725;
  wire  T_1726;
  wire  T_1728;
  wire  T_1729;
  wire  T_1731;
  wire  T_1732;
  wire  T_1734;
  wire  T_1735;
  wire  T_1736;
  wire  T_1738;
  wire  T_1740;
  wire  T_1741;
  wire  T_1742;
  wire  T_1743;
  wire  T_1745;
  wire  T_1746;
  wire  T_1748;
  wire  T_1752;
  wire  T_1753;
  wire  T_1754;
  wire  T_1756;
  wire  T_1757;
  wire  T_1759;
  wire [63:0] T_1773_0;
  wire [63:0] T_1773_1;
  wire [63:0] T_1773_2;
  wire [63:0] T_1773_3;
  wire [63:0] T_1773_4;
  wire [63:0] T_1773_5;
  wire [63:0] T_1773_6;
  wire [63:0] T_1773_7;
  reg [63:0] data_buffer_0;
  reg [63:0] GEN_83;
  reg [63:0] data_buffer_1;
  reg [63:0] GEN_84;
  reg [63:0] data_buffer_2;
  reg [63:0] GEN_85;
  reg [63:0] data_buffer_3;
  reg [63:0] GEN_86;
  reg [63:0] data_buffer_4;
  reg [63:0] GEN_87;
  reg [63:0] data_buffer_5;
  reg [63:0] GEN_88;
  reg [63:0] data_buffer_6;
  reg [63:0] GEN_89;
  reg [63:0] data_buffer_7;
  reg [63:0] GEN_90;
  wire [7:0] T_1791_0;
  wire [7:0] T_1791_1;
  wire [7:0] T_1791_2;
  wire [7:0] T_1791_3;
  wire [7:0] T_1791_4;
  wire [7:0] T_1791_5;
  wire [7:0] T_1791_6;
  wire [7:0] T_1791_7;
  reg [7:0] wmask_buffer_0;
  reg [31:0] GEN_91;
  reg [7:0] wmask_buffer_1;
  reg [31:0] GEN_92;
  reg [7:0] wmask_buffer_2;
  reg [31:0] GEN_93;
  reg [7:0] wmask_buffer_3;
  reg [31:0] GEN_94;
  reg [7:0] wmask_buffer_4;
  reg [31:0] GEN_95;
  reg [7:0] wmask_buffer_5;
  reg [31:0] GEN_96;
  reg [7:0] wmask_buffer_6;
  reg [31:0] GEN_97;
  reg [7:0] wmask_buffer_7;
  reg [31:0] GEN_98;
  wire  T_1800;
  wire  T_1801;
  wire  T_1803;
  wire  T_1804;
  wire  T_1806;
  wire  T_1807;
  wire  T_1815;
  wire  T_1816;
  wire  T_1817;
  wire  T_1818;
  wire  T_1819;
  wire  T_1820;
  wire  ignt_q_clk;
  wire  ignt_q_reset;
  wire  ignt_q_io_enq_ready;
  wire  ignt_q_io_enq_valid;
  wire  ignt_q_io_enq_bits_client_xact_id;
  wire [2:0] ignt_q_io_enq_bits_addr_beat;
  wire  ignt_q_io_enq_bits_client_id;
  wire  ignt_q_io_enq_bits_is_builtin_type;
  wire [2:0] ignt_q_io_enq_bits_a_type;
  wire  ignt_q_io_deq_ready;
  wire  ignt_q_io_deq_valid;
  wire  ignt_q_io_deq_bits_client_xact_id;
  wire [2:0] ignt_q_io_deq_bits_addr_beat;
  wire  ignt_q_io_deq_bits_client_id;
  wire  ignt_q_io_deq_bits_is_builtin_type;
  wire [2:0] ignt_q_io_deq_bits_a_type;
  wire [1:0] ignt_q_io_count;
  wire  T_1851;
  wire  T_1852;
  wire  T_1854;
  wire  T_1855;
  wire  T_1857;
  wire [2:0] T_1866_0;
  wire  T_1868;
  wire  T_1869;
  wire  T_1871;
  wire  T_1874;
  wire  T_1875;
  wire  T_1876;
  wire  T_1877_client_xact_id;
  wire [2:0] T_1877_addr_beat;
  wire  T_1877_client_id;
  wire  T_1877_is_builtin_type;
  wire [2:0] T_1877_a_type;
  wire  T_1907;
  wire  T_1909;
  wire [2:0] T_1919_0;
  wire [2:0] T_1919_1;
  wire [2:0] T_1919_2;
  wire  T_1921;
  wire  T_1922;
  wire  T_1923;
  wire  T_1924;
  wire  T_1925;
  wire  T_1926;
  wire  T_1927;
  wire [7:0] T_1931;
  wire [7:0] T_1932;
  wire [7:0] T_1934;
  wire [7:0] T_1935;
  wire [7:0] T_1936;
  wire [7:0] T_1937;
  wire [2:0] T_1947_0;
  wire  T_1949;
  wire  T_1950;
  wire  T_1951;
  wire  T_1954;
  wire [7:0] T_1963;
  wire [7:0] T_1964;
  wire [7:0] GEN_32;
  wire [4:0] T_1972;
  wire  T_1974;
  wire  T_1975;
  wire  T_1977;
  wire  T_1978;
  wire  T_1979;
  wire [4:0] T_1980;
  wire [4:0] T_1981;
  wire [2:0] T_1982;
  wire [2:0] T_1983;
  wire [2:0] T_1996_0;
  wire [2:0] T_1996_1;
  wire [2:0] T_1996_2;
  wire  T_1998;
  wire  T_1999;
  wire  T_2000;
  wire  T_2001;
  wire  T_2002;
  wire  T_2003;
  wire  T_2004;
  wire [7:0] T_2008;
  wire [7:0] T_2009;
  wire [7:0] T_2013;
  wire [7:0] T_2015;
  wire [25:0] GEN_33;
  wire  GEN_34;
  wire [4:0] GEN_35;
  wire [4:0] GEN_36;
  wire [2:0] GEN_37;
  wire [2:0] GEN_38;
  wire [7:0] GEN_42;
  wire [7:0] GEN_43;
  wire [3:0] GEN_44;
  wire  T_2018;
  wire [2:0] T_2034_0;
  wire  T_2036;
  wire  T_2037;
  wire  T_2038;
  wire  T_2039;
  wire [7:0] T_2040;
  wire  skip_outer_acquire;
  wire  T_2049;
  wire [1:0] T_2050;
  wire  T_2051;
  wire [1:0] T_2052;
  wire  T_2053;
  wire [1:0] T_2054;
  wire  T_2055;
  wire [1:0] T_2056;
  wire  T_2057;
  wire [1:0] T_2058;
  wire  T_2059;
  wire [1:0] T_2060;
  wire  T_2061;
  wire [1:0] T_2062;
  wire [1:0] T_2064;
  wire [1:0] T_2066;
  wire [1:0] T_2067;
  wire [25:0] T_2095_addr_block;
  wire [1:0] T_2095_p_type;
  wire  T_2095_client_id;
  wire  T_2123;
  wire [3:0] T_2124;
  wire  T_2133_pending;
  wire [2:0] T_2133_up_idx;
  wire  T_2133_up_done;
  wire [2:0] T_2133_down_idx;
  wire  T_2133_down_done;
  wire  T_2141;
  wire  T_2142;
  wire [1:0] T_2144;
  wire [1:0] T_2145;
  wire [1:0] GEN_370;
  wire [1:0] T_2146;
  wire [1:0] GEN_371;
  wire [1:0] T_2147;
  wire  T_2148;
  wire  T_2151;
  reg [2:0] T_2159;
  reg [31:0] GEN_99;
  wire  T_2168;
  wire  T_2171;
  wire  T_2172;
  wire  T_2173;
  wire  T_2175;
  wire  T_2176;
  wire  T_2177;
  wire  T_2178;
  wire  T_2179;
  wire  T_2181;
  reg [2:0] T_2183;
  reg [31:0] GEN_100;
  wire  T_2185;
  wire [3:0] T_2187;
  wire [2:0] T_2188;
  wire [2:0] GEN_46;
  wire  T_2189;
  wire [2:0] T_2190;
  wire  T_2191;
  reg  T_2193;
  reg [31:0] GEN_101;
  wire  T_2195;
  wire  T_2196;
  wire [1:0] T_2198;
  wire  T_2199;
  wire  GEN_47;
  wire  T_2201;
  wire  T_2202;
  wire [1:0] T_2204;
  wire  T_2205;
  wire  GEN_48;
  wire  T_2207;
  wire  T_2211;
  wire  T_2213;
  wire  T_2214;
  wire [3:0] GEN_49;
  wire  T_2218;
  wire  T_2219;
  wire  T_2224;
  wire  T_2232;
  reg [2:0] T_2234;
  reg [31:0] GEN_102;
  wire  T_2236;
  wire [3:0] T_2238;
  wire [2:0] T_2239;
  wire [2:0] GEN_50;
  wire  T_2240;
  wire [2:0] T_2241;
  wire  T_2242;
  wire  T_2243;
  wire  T_2246;
  wire  T_2247;
  wire  T_2248;
  wire  T_2249;
  wire [2:0] T_2257_0;
  wire [3:0] GEN_372;
  wire  T_2259;
  wire  T_2261;
  wire  T_2262;
  wire  T_2263;
  wire  T_2265;
  reg [2:0] T_2267;
  reg [31:0] GEN_103;
  wire  T_2269;
  wire [3:0] T_2271;
  wire [2:0] T_2272;
  wire [2:0] GEN_51;
  wire  T_2273;
  wire [2:0] T_2274;
  wire  T_2275;
  reg  T_2277;
  reg [31:0] GEN_104;
  wire  T_2279;
  wire  T_2280;
  wire [1:0] T_2282;
  wire  T_2283;
  wire  GEN_52;
  wire  T_2285;
  wire  T_2286;
  wire [1:0] T_2288;
  wire  T_2289;
  wire  GEN_53;
  wire  T_2291;
  wire  T_2293;
  wire  T_2294;
  wire [25:0] GEN_54;
  wire [7:0] GEN_55;
  wire [3:0] GEN_56;
  wire  T_2301;
  wire  T_2303;
  wire  T_2304;
  wire  T_2306;
  wire  T_2307;
  wire  T_2309;
  wire  T_2310;
  wire  T_2311;
  wire  T_2313;
  wire  T_2314;
  wire  T_2317;
  wire  T_2318;
  wire  T_2320;
  wire  T_2321;
  wire  T_2325;
  wire  T_2327;
  wire  T_2328;
  wire  T_2329;
  wire  T_2330;
  wire  T_2331;
  wire  T_2340;
  wire  T_2342;
  wire  T_2343;
  wire  T_2357;
  wire [7:0] T_2361;
  wire [7:0] T_2362;
  wire [7:0] T_2364;
  wire [7:0] T_2365;
  wire [7:0] T_2366;
  wire [7:0] T_2368;
  wire [2:0] GEN_57;
  wire  GEN_58;
  wire  GEN_59;
  wire [7:0] GEN_60;
  wire  T_2370;
  wire [7:0] T_2387;
  wire [7:0] GEN_61;
  wire [2:0] GEN_62;
  wire  GEN_63;
  wire  GEN_64;
  wire [7:0] GEN_65;
  wire  T_2388;
  wire  T_2389;
  wire  T_2391;
  wire  T_2392;
  wire  T_2393;
  wire  T_2394;
  wire  T_2395;
  wire  T_2397;
  wire  T_2398;
  wire  T_2400;
  wire  T_2401;
  wire [2:0] T_2436_addr_beat;
  wire [25:0] T_2436_addr_block;
  wire  T_2436_client_xact_id;
  wire  T_2436_voluntary;
  wire [2:0] T_2436_r_type;
  wire [63:0] T_2436_data;
  wire  T_2436_client_id;
  wire [2:0] T_2503_addr_beat;
  wire  T_2503_client_xact_id;
  wire [3:0] T_2503_manager_xact_id;
  wire  T_2503_is_builtin_type;
  wire [3:0] T_2503_g_type;
  wire [63:0] T_2503_data;
  wire  T_2503_client_id;
  wire [7:0] GEN_0;
  wire [7:0] GEN_66;
  wire [7:0] GEN_67;
  wire [7:0] GEN_68;
  wire [7:0] GEN_69;
  wire [7:0] GEN_70;
  wire [7:0] GEN_71;
  wire [7:0] GEN_72;
  wire  T_2572;
  wire [7:0] GEN_1;
  wire  T_2573;
  wire [7:0] GEN_2;
  wire  T_2574;
  wire [7:0] GEN_3;
  wire  T_2575;
  wire [7:0] GEN_4;
  wire  T_2576;
  wire [7:0] GEN_5;
  wire  T_2577;
  wire [7:0] GEN_6;
  wire  T_2578;
  wire [7:0] GEN_7;
  wire  T_2579;
  wire [7:0] T_2583;
  wire [7:0] T_2587;
  wire [7:0] T_2591;
  wire [7:0] T_2595;
  wire [7:0] T_2599;
  wire [7:0] T_2603;
  wire [7:0] T_2607;
  wire [7:0] T_2611;
  wire [15:0] T_2612;
  wire [15:0] T_2613;
  wire [31:0] T_2614;
  wire [15:0] T_2615;
  wire [15:0] T_2616;
  wire [31:0] T_2617;
  wire [63:0] T_2618;
  wire [63:0] T_2619;
  wire [63:0] T_2620;
  wire [63:0] GEN_8;
  wire [63:0] GEN_122;
  wire [63:0] GEN_123;
  wire [63:0] GEN_124;
  wire [63:0] GEN_125;
  wire [63:0] GEN_126;
  wire [63:0] GEN_127;
  wire [63:0] GEN_128;
  wire [63:0] T_2621;
  wire [63:0] T_2622;
  wire [63:0] GEN_9;
  wire [63:0] GEN_129;
  wire [63:0] GEN_130;
  wire [63:0] GEN_131;
  wire [63:0] GEN_132;
  wire [63:0] GEN_133;
  wire [63:0] GEN_134;
  wire [63:0] GEN_135;
  wire [63:0] GEN_136;
  wire [63:0] GEN_147;
  wire [63:0] GEN_148;
  wire [63:0] GEN_149;
  wire [63:0] GEN_150;
  wire [63:0] GEN_151;
  wire [63:0] GEN_152;
  wire [63:0] GEN_153;
  wire [63:0] GEN_154;
  wire [1:0] T_2653_state;
  wire  T_2679;
  wire [7:0] T_2695;
  wire [7:0] T_2696;
  wire  T_2698;
  wire  T_2699;
  wire  T_2700;
  wire  T_2701;
  wire  T_2702;
  wire  T_2703;
  wire  T_2704;
  wire [7:0] T_2708;
  wire [7:0] T_2709;
  wire [7:0] T_2711;
  wire [7:0] T_2712;
  wire [7:0] T_2713;
  wire [7:0] T_2714;
  wire [7:0] GEN_155;
  wire  GEN_157;
  wire  T_2724;
  wire  T_2732;
  reg [2:0] T_2734;
  reg [31:0] GEN_105;
  wire  T_2736;
  wire [3:0] T_2738;
  wire [2:0] T_2739;
  wire [2:0] GEN_158;
  wire  T_2740;
  wire [2:0] T_2741;
  wire  T_2742;
  wire  T_2745;
  wire  T_2746;
  wire  T_2747;
  wire [2:0] T_2755_0;
  wire [3:0] GEN_373;
  wire  T_2757;
  wire  T_2759;
  wire  T_2761;
  reg [2:0] T_2763;
  reg [31:0] GEN_106;
  wire  T_2765;
  wire [3:0] T_2767;
  wire [2:0] T_2768;
  wire [2:0] GEN_159;
  wire  T_2769;
  wire [2:0] T_2770;
  wire  T_2771;
  reg  T_2773;
  reg [31:0] GEN_107;
  wire  T_2775;
  wire  T_2776;
  wire [1:0] T_2778;
  wire  T_2779;
  wire  GEN_160;
  wire  T_2781;
  wire  T_2782;
  wire [1:0] T_2784;
  wire  T_2785;
  wire  GEN_161;
  wire  T_2787;
  wire [7:0] T_2794;
  wire  T_2795;
  wire  T_2796;
  wire  T_2797;
  wire  T_2810;
  wire [2:0] T_2811;
  wire [2:0] T_2847_addr_beat;
  wire [25:0] T_2847_addr_block;
  wire [3:0] T_2847_client_xact_id;
  wire  T_2847_voluntary;
  wire [2:0] T_2847_r_type;
  wire [63:0] T_2847_data;
  wire [63:0] GEN_10;
  wire [63:0] GEN_162;
  wire [63:0] GEN_163;
  wire [63:0] GEN_164;
  wire [63:0] GEN_165;
  wire [63:0] GEN_166;
  wire [63:0] GEN_167;
  wire [63:0] GEN_168;
  wire  T_2876;
  wire  T_2879;
  wire [2:0] T_2890_0;
  wire  T_2892;
  wire  T_2893;
  wire  T_2894;
  reg [2:0] T_2896;
  reg [31:0] GEN_108;
  wire  T_2898;
  wire [3:0] T_2900;
  wire [2:0] T_2901;
  wire [2:0] GEN_170;
  wire  T_2902;
  wire [2:0] T_2903;
  wire  T_2904;
  wire  T_2910;
  wire  T_2911;
  wire [2:0] T_2919_0;
  wire [3:0] GEN_374;
  wire  T_2921;
  wire  T_2923;
  wire  T_2925;
  reg [2:0] T_2927;
  reg [31:0] GEN_109;
  wire  T_2929;
  wire [3:0] T_2931;
  wire [2:0] T_2932;
  wire [2:0] GEN_171;
  wire  T_2933;
  wire [2:0] T_2934;
  wire  T_2935;
  reg  T_2937;
  reg [31:0] GEN_110;
  wire  T_2939;
  wire  T_2940;
  wire [1:0] T_2942;
  wire  T_2943;
  wire  GEN_172;
  wire  T_2945;
  wire  T_2946;
  wire [1:0] T_2948;
  wire  T_2949;
  wire  GEN_173;
  wire  T_2951;
  wire  T_2952;
  wire [7:0] T_2956;
  wire  T_2957;
  wire  T_2959;
  wire [2:0] T_2968_0;
  wire [2:0] T_2968_1;
  wire [2:0] T_2968_2;
  wire  T_2986;
  wire  T_2987;
  wire  T_2990;
  wire  T_2991;
  wire  T_2992;
  wire  T_2993;
  wire  T_2994;
  wire  T_2995;
  wire  T_2996;
  wire  T_2997;
  wire  T_2998;
  wire  T_2999;
  wire  T_3000;
  wire [5:0] T_3003;
  wire [25:0] T_3034_addr_block;
  wire [3:0] T_3034_client_xact_id;
  wire [2:0] T_3034_addr_beat;
  wire  T_3034_is_builtin_type;
  wire [2:0] T_3034_a_type;
  wire [11:0] T_3034_union;
  wire [63:0] T_3034_data;
  wire [7:0] GEN_11;
  wire [7:0] GEN_174;
  wire [7:0] GEN_175;
  wire [7:0] GEN_176;
  wire [7:0] GEN_177;
  wire [7:0] GEN_178;
  wire [7:0] GEN_179;
  wire [7:0] GEN_180;
  wire [5:0] T_3099;
  wire [5:0] T_3100;
  wire [11:0] T_3101;
  wire [7:0] T_3103;
  wire [8:0] T_3104;
  wire [8:0] T_3106;
  wire [5:0] T_3118;
  wire [5:0] T_3120;
  wire [11:0] T_3122;
  wire [11:0] T_3124;
  wire [11:0] T_3126;
  wire [11:0] T_3128;
  wire [11:0] T_3130;
  wire [25:0] T_3159_addr_block;
  wire [3:0] T_3159_client_xact_id;
  wire [2:0] T_3159_addr_beat;
  wire  T_3159_is_builtin_type;
  wire [2:0] T_3159_a_type;
  wire [11:0] T_3159_union;
  wire [63:0] T_3159_data;
  wire [63:0] GEN_12;
  wire [63:0] GEN_181;
  wire [63:0] GEN_182;
  wire [63:0] GEN_183;
  wire [63:0] GEN_184;
  wire [63:0] GEN_185;
  wire [63:0] GEN_186;
  wire [63:0] GEN_187;
  wire [25:0] T_3187_addr_block;
  wire [3:0] T_3187_client_xact_id;
  wire [2:0] T_3187_addr_beat;
  wire  T_3187_is_builtin_type;
  wire [2:0] T_3187_a_type;
  wire [11:0] T_3187_union;
  wire [63:0] T_3187_data;
  wire  T_3216;
  wire [3:0] GEN_188;
  wire  GEN_189;
  wire [2:0] T_3226_0;
  wire [2:0] T_3226_1;
  wire [3:0] GEN_375;
  wire  T_3228;
  wire [3:0] GEN_376;
  wire  T_3229;
  wire  T_3230;
  wire  T_3232;
  wire  T_3233;
  wire [7:0] GEN_13;
  wire [7:0] GEN_190;
  wire [7:0] GEN_191;
  wire [7:0] GEN_192;
  wire [7:0] GEN_193;
  wire [7:0] GEN_194;
  wire [7:0] GEN_195;
  wire [7:0] GEN_196;
  wire  T_3234;
  wire [7:0] GEN_14;
  wire  T_3235;
  wire [7:0] GEN_15;
  wire  T_3236;
  wire [7:0] GEN_16;
  wire  T_3237;
  wire [7:0] GEN_17;
  wire  T_3238;
  wire [7:0] GEN_18;
  wire  T_3239;
  wire [7:0] GEN_19;
  wire  T_3240;
  wire [7:0] GEN_20;
  wire  T_3241;
  wire [7:0] T_3245;
  wire [7:0] T_3249;
  wire [7:0] T_3253;
  wire [7:0] T_3257;
  wire [7:0] T_3261;
  wire [7:0] T_3265;
  wire [7:0] T_3269;
  wire [7:0] T_3273;
  wire [15:0] T_3274;
  wire [15:0] T_3275;
  wire [31:0] T_3276;
  wire [15:0] T_3277;
  wire [15:0] T_3278;
  wire [31:0] T_3279;
  wire [63:0] T_3280;
  wire [63:0] T_3281;
  wire [63:0] T_3282;
  wire [63:0] GEN_21;
  wire [63:0] GEN_246;
  wire [63:0] GEN_247;
  wire [63:0] GEN_248;
  wire [63:0] GEN_249;
  wire [63:0] GEN_250;
  wire [63:0] GEN_251;
  wire [63:0] GEN_252;
  wire [63:0] T_3283;
  wire [63:0] T_3284;
  wire [63:0] GEN_22;
  wire [63:0] GEN_253;
  wire [63:0] GEN_254;
  wire [63:0] GEN_255;
  wire [63:0] GEN_256;
  wire [63:0] GEN_257;
  wire [63:0] GEN_258;
  wire [63:0] GEN_259;
  wire [63:0] GEN_260;
  wire [63:0] GEN_271;
  wire [63:0] GEN_272;
  wire [63:0] GEN_273;
  wire [63:0] GEN_274;
  wire [63:0] GEN_275;
  wire [63:0] GEN_276;
  wire [63:0] GEN_277;
  wire [63:0] GEN_278;
  wire  T_3285;
  wire  T_3286;
  wire  T_3298;
  wire  T_3300;
  wire [2:0] T_3308_0;
  wire [3:0] GEN_377;
  wire  T_3310;
  wire  T_3314;
  wire  T_3316;
  reg [2:0] T_3318;
  reg [31:0] GEN_111;
  wire  T_3320;
  wire [3:0] T_3322;
  wire [2:0] T_3323;
  wire [2:0] GEN_279;
  wire  T_3324;
  wire [2:0] T_3325;
  wire  T_3326;
  wire  T_3327;
  reg [2:0] T_3333;
  reg [31:0] GEN_112;
  reg  T_3343;
  reg [31:0] GEN_113;
  wire  T_3345;
  wire  T_3346;
  wire [1:0] T_3348;
  wire  T_3349;
  wire  GEN_281;
  wire  T_3351;
  wire  T_3352;
  wire [1:0] T_3354;
  wire  T_3355;
  wire  GEN_282;
  wire  T_3357;
  wire  T_3362;
  wire [2:0] T_3371_0;
  wire [2:0] T_3371_1;
  wire [3:0] GEN_378;
  wire  T_3373;
  wire [3:0] GEN_379;
  wire  T_3374;
  wire  T_3375;
  wire  T_3379;
  wire  T_3380;
  wire [7:0] T_3384;
  wire [7:0] T_3385;
  wire [7:0] T_3387;
  wire [7:0] T_3388;
  wire [7:0] T_3389;
  wire [7:0] T_3390;
  wire [7:0] T_3407;
  wire [2:0] T_3417_0;
  wire [2:0] T_3417_1;
  wire [3:0] GEN_380;
  wire  T_3419;
  wire [3:0] GEN_381;
  wire  T_3420;
  wire  T_3421;
  wire  T_3423;
  wire  T_3424;
  wire [7:0] T_3429;
  wire [7:0] T_3431;
  wire [7:0] T_3432;
  wire [7:0] T_3433;
  wire [7:0] GEN_287;
  wire  T_3436;
  wire  T_3437;
  wire  T_3440;
  wire  T_3442;
  wire  T_3459;
  wire [2:0] T_3460;
  wire  T_3461;
  wire [2:0] T_3462;
  wire  T_3463;
  wire [2:0] T_3464;
  wire  T_3465;
  wire [2:0] T_3466;
  wire  T_3467;
  wire [2:0] T_3468;
  wire  T_3469;
  wire [2:0] T_3470;
  wire  T_3471;
  wire [2:0] T_3472;
  wire  T_3473;
  wire [1:0] T_3478;
  wire [2:0] T_3479;
  wire [2:0] T_3511_addr_beat;
  wire  T_3511_client_xact_id;
  wire [3:0] T_3511_manager_xact_id;
  wire  T_3511_is_builtin_type;
  wire [3:0] T_3511_g_type;
  wire [63:0] T_3511_data;
  wire  T_3511_client_id;
  wire [63:0] GEN_23;
  wire [63:0] GEN_288;
  wire [63:0] GEN_289;
  wire [63:0] GEN_290;
  wire [63:0] GEN_291;
  wire [63:0] GEN_292;
  wire [63:0] GEN_293;
  wire [63:0] GEN_294;
  wire [2:0] T_3550_0;
  wire [3:0] GEN_382;
  wire  T_3552;
  wire  T_3556;
  wire  T_3558;
  reg [2:0] T_3560;
  reg [31:0] GEN_114;
  wire  T_3562;
  wire [3:0] T_3564;
  wire [2:0] T_3565;
  wire [2:0] GEN_295;
  wire  T_3566;
  wire [2:0] T_3567;
  wire  T_3568;
  wire  T_3573;
  wire  T_3575;
  wire [2:0] T_3583_0;
  wire [2:0] T_3583_1;
  wire [3:0] GEN_383;
  wire  T_3585;
  wire [3:0] GEN_384;
  wire  T_3586;
  wire  T_3587;
  wire  T_3591;
  wire [7:0] T_3592;
  wire  T_3593;
  wire  T_3595;
  wire  T_3596;
  wire  GEN_298;
  wire  GEN_299;
  wire [2:0] GEN_300;
  wire  GEN_301;
  wire [3:0] GEN_302;
  wire  GEN_303;
  wire [3:0] GEN_304;
  wire [63:0] GEN_305;
  wire  GEN_306;
  wire  GEN_309;
  wire  T_3603;
  wire [1:0] GEN_310;
  wire  T_3614;
  wire  T_3615;
  wire [2:0] T_3625_0;
  wire [2:0] T_3625_1;
  wire [2:0] T_3625_2;
  wire  T_3627;
  wire  T_3628;
  wire  T_3629;
  wire  T_3630;
  wire  T_3631;
  wire  T_3632;
  wire  T_3633;
  wire  T_3634;
  wire  T_3636;
  wire  T_3637;
  wire  T_3669;
  wire [7:0] T_3670;
  wire [7:0] T_3672;
  wire [7:0] T_3673;
  wire  T_3674;
  wire  T_3675;
  wire  T_3676;
  wire  T_3677;
  wire  T_3678;
  wire  T_3679;
  wire  T_3680;
  wire  T_3681;
  wire [7:0] T_3685;
  wire [7:0] T_3689;
  wire [7:0] T_3693;
  wire [7:0] T_3697;
  wire [7:0] T_3701;
  wire [7:0] T_3705;
  wire [7:0] T_3709;
  wire [7:0] T_3713;
  wire [15:0] T_3714;
  wire [15:0] T_3715;
  wire [31:0] T_3716;
  wire [15:0] T_3717;
  wire [15:0] T_3718;
  wire [31:0] T_3719;
  wire [63:0] T_3720;
  wire [63:0] T_3721;
  wire [63:0] GEN_24;
  wire [63:0] GEN_311;
  wire [63:0] GEN_312;
  wire [63:0] GEN_313;
  wire [63:0] GEN_314;
  wire [63:0] GEN_315;
  wire [63:0] GEN_316;
  wire [63:0] GEN_317;
  wire [63:0] T_3722;
  wire [63:0] T_3723;
  wire [63:0] T_3724;
  wire [63:0] GEN_25;
  wire [63:0] GEN_318;
  wire [63:0] GEN_319;
  wire [63:0] GEN_320;
  wire [63:0] GEN_321;
  wire [63:0] GEN_322;
  wire [63:0] GEN_323;
  wire [63:0] GEN_324;
  wire [63:0] GEN_325;
  wire [7:0] GEN_26;
  wire [7:0] GEN_326;
  wire [7:0] GEN_327;
  wire [7:0] GEN_328;
  wire [7:0] GEN_329;
  wire [7:0] GEN_330;
  wire [7:0] GEN_331;
  wire [7:0] GEN_332;
  wire [7:0] T_3764;
  wire [7:0] GEN_27;
  wire [7:0] GEN_333;
  wire [7:0] GEN_334;
  wire [7:0] GEN_335;
  wire [7:0] GEN_336;
  wire [7:0] GEN_337;
  wire [7:0] GEN_338;
  wire [7:0] GEN_339;
  wire [7:0] GEN_340;
  wire [63:0] GEN_343;
  wire [63:0] GEN_344;
  wire [63:0] GEN_345;
  wire [63:0] GEN_346;
  wire [63:0] GEN_347;
  wire [63:0] GEN_348;
  wire [63:0] GEN_349;
  wire [63:0] GEN_350;
  wire [7:0] GEN_353;
  wire [7:0] GEN_354;
  wire [7:0] GEN_355;
  wire [7:0] GEN_356;
  wire [7:0] GEN_357;
  wire [7:0] GEN_358;
  wire [7:0] GEN_359;
  wire [7:0] GEN_360;
  wire  T_3767;
  wire  T_3768;
  wire  T_3769;
  wire  T_3770;
  wire  T_3771;
  wire  T_3772;
  wire  T_3773;
  wire  T_3775;
  wire  T_3777;
  wire [3:0] GEN_361;
  wire [7:0] GEN_362;
  wire [7:0] GEN_363;
  wire [7:0] GEN_364;
  wire [7:0] GEN_365;
  wire [7:0] GEN_366;
  wire [7:0] GEN_367;
  wire [7:0] GEN_368;
  wire [7:0] GEN_369;
  reg  GEN_28;
  reg [31:0] GEN_115;
  reg  GEN_29;
  reg [31:0] GEN_116;
  Queue_9 ignt_q (
    .clk(ignt_q_clk),
    .reset(ignt_q_reset),
    .io_enq_ready(ignt_q_io_enq_ready),
    .io_enq_valid(ignt_q_io_enq_valid),
    .io_enq_bits_client_xact_id(ignt_q_io_enq_bits_client_xact_id),
    .io_enq_bits_addr_beat(ignt_q_io_enq_bits_addr_beat),
    .io_enq_bits_client_id(ignt_q_io_enq_bits_client_id),
    .io_enq_bits_is_builtin_type(ignt_q_io_enq_bits_is_builtin_type),
    .io_enq_bits_a_type(ignt_q_io_enq_bits_a_type),
    .io_deq_ready(ignt_q_io_deq_ready),
    .io_deq_valid(ignt_q_io_deq_valid),
    .io_deq_bits_client_xact_id(ignt_q_io_deq_bits_client_xact_id),
    .io_deq_bits_addr_beat(ignt_q_io_deq_bits_addr_beat),
    .io_deq_bits_client_id(ignt_q_io_deq_bits_client_id),
    .io_deq_bits_is_builtin_type(ignt_q_io_deq_bits_is_builtin_type),
    .io_deq_bits_a_type(ignt_q_io_deq_bits_a_type),
    .io_count(ignt_q_io_count)
  );
  assign io_inner_acquire_ready = T_2039;
  assign io_inner_grant_valid = GEN_309;
  assign io_inner_grant_bits_addr_beat = GEN_300;
  assign io_inner_grant_bits_client_xact_id = GEN_301;
  assign io_inner_grant_bits_manager_xact_id = GEN_302;
  assign io_inner_grant_bits_is_builtin_type = GEN_303;
  assign io_inner_grant_bits_g_type = GEN_304;
  assign io_inner_grant_bits_data = GEN_305;
  assign io_inner_grant_bits_client_id = GEN_306;
  assign io_inner_finish_ready = T_2391;
  assign io_inner_probe_valid = T_2151;
  assign io_inner_probe_bits_addr_block = T_2095_addr_block;
  assign io_inner_probe_bits_p_type = T_2095_p_type;
  assign io_inner_probe_bits_client_id = T_2095_client_id;
  assign io_inner_release_ready = T_2328;
  assign io_outer_acquire_valid = T_2987;
  assign io_outer_acquire_bits_addr_block = T_3187_addr_block;
  assign io_outer_acquire_bits_client_xact_id = T_3187_client_xact_id;
  assign io_outer_acquire_bits_addr_beat = T_3187_addr_beat;
  assign io_outer_acquire_bits_is_builtin_type = T_3187_is_builtin_type;
  assign io_outer_acquire_bits_a_type = T_3187_a_type;
  assign io_outer_acquire_bits_union = T_3187_union;
  assign io_outer_acquire_bits_data = T_3187_data;
  assign io_outer_probe_ready = 1'h0;
  assign io_outer_release_valid = T_2797;
  assign io_outer_release_bits_addr_beat = T_2847_addr_beat;
  assign io_outer_release_bits_addr_block = T_2847_addr_block;
  assign io_outer_release_bits_client_xact_id = T_2847_client_xact_id;
  assign io_outer_release_bits_voluntary = T_2847_voluntary;
  assign io_outer_release_bits_r_type = T_2847_r_type;
  assign io_outer_release_bits_data = T_2847_data;
  assign io_outer_grant_ready = GEN_189;
  assign io_outer_finish_valid = 1'h0;
  assign io_outer_finish_bits_manager_xact_id = GEN_28;
  assign io_outer_finish_bits_manager_id = GEN_29;
  assign io_alloc_iacq_matches = T_1801;
  assign io_alloc_iacq_can = T_1693;
  assign io_alloc_irel_matches = T_1804;
  assign io_alloc_irel_can = 1'h0;
  assign io_alloc_oprb_matches = T_1807;
  assign io_alloc_oprb_can = 1'h0;
  assign all_pending_done = T_3775;
  assign xact_addr_beat = xact_iacq_addr_beat;
  assign xact_iacq_client_xact_id = T_1877_client_xact_id;
  assign xact_iacq_addr_beat = T_1877_addr_beat;
  assign xact_iacq_client_id = T_1877_client_id;
  assign xact_iacq_is_builtin_type = T_1877_is_builtin_type;
  assign xact_iacq_a_type = T_1877_a_type;
  assign vol_ignt_counter_pending = T_2291;
  assign vol_ignt_counter_up_idx = T_2241;
  assign vol_ignt_counter_up_done = T_2242;
  assign vol_ignt_counter_down_idx = T_2274;
  assign vol_ignt_counter_down_done = T_2275;
  assign pending_ignt = T_1907;
  assign ignt_data_idx = T_3567;
  assign ignt_data_done = T_3568;
  assign ifin_counter_pending = T_3357;
  assign ifin_counter_up_idx = T_3325;
  assign ifin_counter_up_done = T_3326;
  assign ifin_counter_down_idx = 3'h0;
  assign ifin_counter_down_done = T_3327;
  assign ognt_counter_pending = T_2951;
  assign ognt_counter_up_idx = T_2903;
  assign ognt_counter_up_done = T_2904;
  assign ognt_counter_down_idx = T_2934;
  assign ognt_counter_down_done = T_2935;
  assign vol_ognt_counter_pending = T_2787;
  assign vol_ognt_counter_up_idx = T_2741;
  assign vol_ognt_counter_up_done = T_2742;
  assign vol_ognt_counter_down_idx = T_2770;
  assign vol_ognt_counter_down_done = T_2771;
  assign T_183 = pending_orel_data != 8'h0;
  assign T_184 = pending_orel_send | T_183;
  assign pending_orel = T_184 | vol_ognt_counter_pending;
  assign T_210_sharers = 1'h0;
  assign T_262_state = 2'h0;
  assign coh_inner_sharers = T_210_sharers;
  assign coh_outer_state = T_262_state;
  assign T_1693 = state == 4'h0;
  assign T_1694 = io_inner_acquire_ready & io_inner_acquire_valid;
  assign T_1695 = T_1693 & T_1694;
  assign T_1696 = T_1695 & io_alloc_iacq_should;
  assign T_1705_0 = 3'h3;
  assign T_1707 = io_inner_acquire_bits_a_type == T_1705_0;
  assign T_1708 = io_inner_acquire_bits_is_builtin_type & T_1707;
  assign T_1709 = T_1696 & T_1708;
  assign T_1718_0 = 3'h3;
  assign T_1720 = io_inner_acquire_bits_a_type == T_1718_0;
  assign T_1721 = io_inner_acquire_bits_is_builtin_type & T_1720;
  assign T_1723 = T_1721 == 1'h0;
  assign T_1725 = io_inner_acquire_bits_addr_beat == 3'h0;
  assign T_1726 = T_1723 | T_1725;
  assign T_1728 = T_1726 == 1'h0;
  assign T_1729 = T_1709 & T_1728;
  assign T_1731 = T_1729 == 1'h0;
  assign T_1732 = T_1731 | reset;
  assign T_1734 = T_1732 == 1'h0;
  assign T_1735 = state != 4'h0;
  assign T_1736 = T_1735 & pending_ignt;
  assign T_1738 = xact_iacq_a_type == 3'h5;
  assign T_1740 = xact_iacq_a_type == 3'h6;
  assign T_1741 = T_1738 | T_1740;
  assign T_1742 = xact_iacq_is_builtin_type & T_1741;
  assign T_1743 = T_1736 & T_1742;
  assign T_1745 = T_1743 == 1'h0;
  assign T_1746 = T_1745 | reset;
  assign T_1748 = T_1746 == 1'h0;
  assign T_1752 = xact_iacq_a_type == 3'h4;
  assign T_1753 = xact_iacq_is_builtin_type & T_1752;
  assign T_1754 = T_1736 & T_1753;
  assign T_1756 = T_1754 == 1'h0;
  assign T_1757 = T_1756 | reset;
  assign T_1759 = T_1757 == 1'h0;
  assign T_1773_0 = 64'h0;
  assign T_1773_1 = 64'h0;
  assign T_1773_2 = 64'h0;
  assign T_1773_3 = 64'h0;
  assign T_1773_4 = 64'h0;
  assign T_1773_5 = 64'h0;
  assign T_1773_6 = 64'h0;
  assign T_1773_7 = 64'h0;
  assign T_1791_0 = 8'h0;
  assign T_1791_1 = 8'h0;
  assign T_1791_2 = 8'h0;
  assign T_1791_3 = 8'h0;
  assign T_1791_4 = 8'h0;
  assign T_1791_5 = 8'h0;
  assign T_1791_6 = 8'h0;
  assign T_1791_7 = 8'h0;
  assign T_1800 = io_inner_acquire_bits_addr_block == xact_addr_block;
  assign T_1801 = T_1735 & T_1800;
  assign T_1803 = io_inner_release_bits_addr_block == xact_addr_block;
  assign T_1804 = T_1735 & T_1803;
  assign T_1806 = io_outer_probe_bits_addr_block == xact_addr_block;
  assign T_1807 = T_1735 & T_1806;
  assign T_1815 = xact_iacq_client_xact_id == io_inner_acquire_bits_client_xact_id;
  assign T_1816 = xact_iacq_client_id == io_inner_acquire_bits_client_id;
  assign T_1817 = T_1815 & T_1816;
  assign T_1818 = T_1817 & pending_ignt;
  assign T_1819 = xact_iacq_addr_beat == io_inner_acquire_bits_addr_beat;
  assign T_1820 = T_1818 & T_1819;
  assign ignt_q_clk = clk;
  assign ignt_q_reset = reset;
  assign ignt_q_io_enq_valid = T_1876;
  assign ignt_q_io_enq_bits_client_xact_id = io_inner_acquire_bits_client_xact_id;
  assign ignt_q_io_enq_bits_addr_beat = io_inner_acquire_bits_addr_beat;
  assign ignt_q_io_enq_bits_client_id = io_inner_acquire_bits_client_id;
  assign ignt_q_io_enq_bits_is_builtin_type = io_inner_acquire_bits_is_builtin_type;
  assign ignt_q_io_enq_bits_a_type = io_inner_acquire_bits_a_type;
  assign ignt_q_io_deq_ready = GEN_299;
  assign T_1851 = T_1693 & io_alloc_iacq_should;
  assign T_1852 = T_1851 & io_inner_acquire_valid;
  assign T_1854 = T_1820 == 1'h0;
  assign T_1855 = T_1854 & pending_ignt;
  assign T_1857 = T_1855 & T_1694;
  assign T_1866_0 = 3'h3;
  assign T_1868 = io_inner_acquire_bits_a_type == T_1866_0;
  assign T_1869 = io_inner_acquire_bits_is_builtin_type & T_1868;
  assign T_1871 = T_1869 == 1'h0;
  assign T_1874 = T_1871 | T_1725;
  assign T_1875 = T_1857 & T_1874;
  assign T_1876 = T_1852 | T_1875;
  assign T_1877_client_xact_id = ignt_q_io_deq_valid ? ignt_q_io_deq_bits_client_xact_id : ignt_q_io_enq_bits_client_xact_id;
  assign T_1877_addr_beat = ignt_q_io_deq_valid ? ignt_q_io_deq_bits_addr_beat : ignt_q_io_enq_bits_addr_beat;
  assign T_1877_client_id = ignt_q_io_deq_valid ? ignt_q_io_deq_bits_client_id : ignt_q_io_enq_bits_client_id;
  assign T_1877_is_builtin_type = ignt_q_io_deq_valid ? ignt_q_io_deq_bits_is_builtin_type : ignt_q_io_enq_bits_is_builtin_type;
  assign T_1877_a_type = ignt_q_io_deq_valid ? ignt_q_io_deq_bits_a_type : ignt_q_io_enq_bits_a_type;
  assign T_1907 = ignt_q_io_count > 2'h0;
  assign T_1909 = T_1735 | io_alloc_iacq_should;
  assign T_1919_0 = 3'h2;
  assign T_1919_1 = 3'h3;
  assign T_1919_2 = 3'h4;
  assign T_1921 = io_inner_acquire_bits_a_type == T_1919_0;
  assign T_1922 = io_inner_acquire_bits_a_type == T_1919_1;
  assign T_1923 = io_inner_acquire_bits_a_type == T_1919_2;
  assign T_1924 = T_1921 | T_1922;
  assign T_1925 = T_1924 | T_1923;
  assign T_1926 = io_inner_acquire_bits_is_builtin_type & T_1925;
  assign T_1927 = T_1694 & T_1926;
  assign T_1931 = T_1927 ? 8'hff : 8'h0;
  assign T_1932 = ~ T_1931;
  assign T_1934 = 8'h1 << io_inner_acquire_bits_addr_beat;
  assign T_1935 = ~ T_1934;
  assign T_1936 = T_1932 | T_1935;
  assign T_1937 = pending_put_data & T_1936;
  assign T_1947_0 = 3'h3;
  assign T_1949 = io_inner_acquire_bits_a_type == T_1947_0;
  assign T_1950 = io_inner_acquire_bits_is_builtin_type & T_1949;
  assign T_1951 = T_1694 & T_1950;
  assign T_1954 = T_1951 & T_1725;
  assign T_1963 = T_1954 ? 8'hfe : 8'h0;
  assign T_1964 = T_1937 | T_1963;
  assign GEN_32 = T_1909 ? T_1964 : pending_put_data;
  assign T_1972 = 4'h8 * 4'h0;
  assign T_1974 = io_inner_acquire_bits_a_type == 3'h2;
  assign T_1975 = io_inner_acquire_bits_is_builtin_type & T_1974;
  assign T_1977 = io_inner_acquire_bits_a_type == 3'h3;
  assign T_1978 = io_inner_acquire_bits_is_builtin_type & T_1977;
  assign T_1979 = T_1975 | T_1978;
  assign T_1980 = io_inner_acquire_bits_union[5:1];
  assign T_1981 = T_1979 ? 5'h1 : T_1980;
  assign T_1982 = io_inner_acquire_bits_union[11:9];
  assign T_1983 = io_inner_acquire_bits_union[8:6];
  assign T_1996_0 = 3'h2;
  assign T_1996_1 = 3'h3;
  assign T_1996_2 = 3'h4;
  assign T_1998 = io_inner_acquire_bits_a_type == T_1996_0;
  assign T_1999 = io_inner_acquire_bits_a_type == T_1996_1;
  assign T_2000 = io_inner_acquire_bits_a_type == T_1996_2;
  assign T_2001 = T_1998 | T_1999;
  assign T_2002 = T_2001 | T_2000;
  assign T_2003 = io_inner_acquire_bits_is_builtin_type & T_2002;
  assign T_2004 = T_1694 & T_2003;
  assign T_2008 = T_2004 ? 8'hff : 8'h0;
  assign T_2009 = ~ T_2008;
  assign T_2013 = T_2009 | T_1935;
  assign T_2015 = T_1978 ? T_2013 : 8'h0;
  assign GEN_33 = T_1852 ? io_inner_acquire_bits_addr_block : xact_addr_block;
  assign GEN_34 = T_1852 ? 1'h0 : xact_allocate;
  assign GEN_35 = T_1852 ? T_1972 : xact_amo_shift_bytes;
  assign GEN_36 = T_1852 ? T_1981 : xact_op_code;
  assign GEN_37 = T_1852 ? T_1982 : xact_addr_byte;
  assign GEN_38 = T_1852 ? T_1983 : xact_op_size;
  assign GEN_42 = T_1852 ? T_2015 : GEN_32;
  assign GEN_43 = T_1852 ? 8'h0 : pending_ignt_data;
  assign GEN_44 = T_1852 ? 4'h5 : state;
  assign T_2018 = pending_put_data != 8'h0;
  assign T_2034_0 = 3'h3;
  assign T_2036 = io_inner_acquire_bits_a_type == T_2034_0;
  assign T_2037 = io_inner_acquire_bits_is_builtin_type & T_2036;
  assign T_2038 = T_1818 & T_2037;
  assign T_2039 = T_1693 | T_2038;
  assign T_2040 = ~ pending_ignt_data;
  assign skip_outer_acquire = T_2040 == 8'h0;
  assign T_2049 = 3'h4 == xact_iacq_a_type;
  assign T_2050 = T_2049 ? 2'h0 : 2'h2;
  assign T_2051 = 3'h6 == xact_iacq_a_type;
  assign T_2052 = T_2051 ? 2'h0 : T_2050;
  assign T_2053 = 3'h5 == xact_iacq_a_type;
  assign T_2054 = T_2053 ? 2'h2 : T_2052;
  assign T_2055 = 3'h2 == xact_iacq_a_type;
  assign T_2056 = T_2055 ? 2'h0 : T_2054;
  assign T_2057 = 3'h0 == xact_iacq_a_type;
  assign T_2058 = T_2057 ? 2'h2 : T_2056;
  assign T_2059 = 3'h3 == xact_iacq_a_type;
  assign T_2060 = T_2059 ? 2'h0 : T_2058;
  assign T_2061 = 3'h1 == xact_iacq_a_type;
  assign T_2062 = T_2061 ? 2'h2 : T_2060;
  assign T_2064 = T_2061 ? 2'h0 : 2'h2;
  assign T_2066 = T_2057 ? 2'h1 : T_2064;
  assign T_2067 = xact_iacq_is_builtin_type ? T_2062 : T_2066;
  assign T_2095_addr_block = xact_addr_block;
  assign T_2095_p_type = T_2067;
  assign T_2095_client_id = 1'h0;
  assign T_2123 = skip_outer_acquire == 1'h0;
  assign T_2124 = T_2123 ? 4'h6 : 4'h7;
  assign T_2133_pending = T_2207;
  assign T_2133_up_idx = 3'h0;
  assign T_2133_up_done = T_2141;
  assign T_2133_down_idx = T_2190;
  assign T_2133_down_done = T_2191;
  assign T_2141 = io_inner_probe_ready & io_inner_probe_valid;
  assign T_2142 = ~ T_2141;
  assign T_2144 = 2'h1 << io_inner_probe_bits_client_id;
  assign T_2145 = ~ T_2144;
  assign GEN_370 = {{1'd0}, T_2142};
  assign T_2146 = GEN_370 | T_2145;
  assign GEN_371 = {{1'd0}, pending_iprbs};
  assign T_2147 = GEN_371 & T_2146;
  assign T_2148 = state == 4'h5;
  assign T_2151 = T_2148 & pending_iprbs;
  assign T_2168 = io_inner_release_ready & io_inner_release_valid;
  assign T_2171 = io_inner_release_bits_voluntary == 1'h0;
  assign T_2172 = T_1735 & T_2171;
  assign T_2173 = T_2168 & T_2172;
  assign T_2175 = io_inner_release_bits_r_type == 3'h0;
  assign T_2176 = io_inner_release_bits_r_type == 3'h1;
  assign T_2177 = io_inner_release_bits_r_type == 3'h2;
  assign T_2178 = T_2175 | T_2176;
  assign T_2179 = T_2178 | T_2177;
  assign T_2181 = T_2173 & T_2179;
  assign T_2185 = T_2183 == 3'h7;
  assign T_2187 = T_2183 + 3'h1;
  assign T_2188 = T_2187[2:0];
  assign GEN_46 = T_2181 ? T_2188 : T_2183;
  assign T_2189 = T_2181 & T_2185;
  assign T_2190 = T_2179 ? T_2183 : 3'h0;
  assign T_2191 = T_2179 ? T_2189 : T_2173;
  assign T_2195 = T_2191 == 1'h0;
  assign T_2196 = T_2141 & T_2195;
  assign T_2198 = T_2193 + 1'h1;
  assign T_2199 = T_2198[0:0];
  assign GEN_47 = T_2196 ? T_2199 : T_2193;
  assign T_2201 = T_2141 == 1'h0;
  assign T_2202 = T_2191 & T_2201;
  assign T_2204 = T_2193 - 1'h1;
  assign T_2205 = T_2204[0:0];
  assign GEN_48 = T_2202 ? T_2205 : GEN_47;
  assign T_2207 = T_2193 > 1'h0;
  assign T_2211 = pending_iprbs | T_2133_pending;
  assign T_2213 = T_2211 == 1'h0;
  assign T_2214 = T_2148 & T_2213;
  assign GEN_49 = T_2214 ? T_2124 : GEN_44;
  assign T_2218 = T_1693 ? io_alloc_irel_should : io_alloc_irel_matches;
  assign T_2219 = T_2218 & io_inner_release_bits_voluntary;
  assign T_2224 = T_2168 & T_2219;
  assign T_2232 = T_2224 & T_2179;
  assign T_2236 = T_2234 == 3'h7;
  assign T_2238 = T_2234 + 3'h1;
  assign T_2239 = T_2238[2:0];
  assign GEN_50 = T_2232 ? T_2239 : T_2234;
  assign T_2240 = T_2232 & T_2236;
  assign T_2241 = T_2179 ? T_2234 : 3'h0;
  assign T_2242 = T_2179 ? T_2240 : T_2224;
  assign T_2243 = io_inner_grant_ready & io_inner_grant_valid;
  assign T_2246 = io_inner_grant_bits_g_type == 4'h0;
  assign T_2247 = io_inner_grant_bits_is_builtin_type & T_2246;
  assign T_2248 = T_1735 & T_2247;
  assign T_2249 = T_2243 & T_2248;
  assign T_2257_0 = 3'h5;
  assign GEN_372 = {{1'd0}, T_2257_0};
  assign T_2259 = io_inner_grant_bits_g_type == GEN_372;
  assign T_2261 = io_inner_grant_bits_g_type == 4'h1;
  assign T_2262 = T_2246 | T_2261;
  assign T_2263 = io_inner_grant_bits_is_builtin_type ? T_2259 : T_2262;
  assign T_2265 = T_2249 & T_2263;
  assign T_2269 = T_2267 == 3'h7;
  assign T_2271 = T_2267 + 3'h1;
  assign T_2272 = T_2271[2:0];
  assign GEN_51 = T_2265 ? T_2272 : T_2267;
  assign T_2273 = T_2265 & T_2269;
  assign T_2274 = T_2263 ? T_2267 : 3'h0;
  assign T_2275 = T_2263 ? T_2273 : T_2249;
  assign T_2279 = T_2275 == 1'h0;
  assign T_2280 = T_2242 & T_2279;
  assign T_2282 = T_2277 + 1'h1;
  assign T_2283 = T_2282[0:0];
  assign GEN_52 = T_2280 ? T_2283 : T_2277;
  assign T_2285 = T_2242 == 1'h0;
  assign T_2286 = T_2275 & T_2285;
  assign T_2288 = T_2277 - 1'h1;
  assign T_2289 = T_2288[0:0];
  assign GEN_53 = T_2286 ? T_2289 : GEN_52;
  assign T_2291 = T_2277 > 1'h0;
  assign T_2293 = T_1693 & io_alloc_irel_should;
  assign T_2294 = T_2293 & io_inner_release_valid;
  assign GEN_54 = T_2294 ? io_inner_release_bits_addr_block : GEN_33;
  assign GEN_55 = T_2294 ? 8'hff : pending_irel_data;
  assign GEN_56 = T_2294 ? 4'h7 : GEN_49;
  assign T_2301 = T_1803 & io_inner_release_bits_voluntary;
  assign T_2303 = state == 4'h8;
  assign T_2304 = T_1693 | T_2303;
  assign T_2306 = T_2304 == 1'h0;
  assign T_2307 = T_2301 & T_2306;
  assign T_2309 = all_pending_done == 1'h0;
  assign T_2310 = T_2307 & T_2309;
  assign T_2311 = io_outer_grant_ready & io_outer_grant_valid;
  assign T_2313 = T_2311 == 1'h0;
  assign T_2314 = T_2310 & T_2313;
  assign T_2317 = T_2243 == 1'h0;
  assign T_2318 = T_2314 & T_2317;
  assign T_2320 = vol_ignt_counter_pending == 1'h0;
  assign T_2321 = T_2318 & T_2320;
  assign T_2325 = T_1803 & T_2171;
  assign T_2327 = T_2325 & T_2148;
  assign T_2328 = T_2321 | T_2327;
  assign T_2329 = T_2328 & io_inner_release_valid;
  assign T_2330 = T_2294 | T_2329;
  assign T_2331 = T_2330 & io_inner_release_ready;
  assign T_2340 = T_2179 == 1'h0;
  assign T_2342 = io_inner_release_bits_addr_beat == 3'h0;
  assign T_2343 = T_2340 | T_2342;
  assign T_2357 = T_2168 & T_2179;
  assign T_2361 = T_2357 ? 8'hff : 8'h0;
  assign T_2362 = ~ T_2361;
  assign T_2364 = 8'h1 << io_inner_release_bits_addr_beat;
  assign T_2365 = ~ T_2364;
  assign T_2366 = T_2362 | T_2365;
  assign T_2368 = T_2179 ? T_2366 : 8'h0;
  assign GEN_57 = T_2343 ? io_inner_release_bits_r_type : xact_vol_ir_r_type;
  assign GEN_58 = T_2343 ? io_inner_release_bits_client_id : xact_vol_ir_src;
  assign GEN_59 = T_2343 ? io_inner_release_bits_client_xact_id : xact_vol_ir_client_xact_id;
  assign GEN_60 = T_2343 ? T_2368 : GEN_55;
  assign T_2370 = T_2343 == 1'h0;
  assign T_2387 = pending_irel_data & T_2366;
  assign GEN_61 = T_2370 ? T_2387 : GEN_60;
  assign GEN_62 = T_2331 ? GEN_57 : xact_vol_ir_r_type;
  assign GEN_63 = T_2331 ? GEN_58 : xact_vol_ir_src;
  assign GEN_64 = T_2331 ? GEN_59 : xact_vol_ir_client_xact_id;
  assign GEN_65 = T_2331 ? GEN_61 : GEN_55;
  assign T_2388 = state == 4'h3;
  assign T_2389 = state == 4'h4;
  assign T_2391 = state == 4'h7;
  assign T_2392 = T_2388 | T_2389;
  assign T_2393 = T_2392 | T_2148;
  assign T_2394 = T_2393 | T_2391;
  assign T_2395 = T_2394 & vol_ignt_counter_pending;
  assign T_2397 = pending_irel_data != 8'h0;
  assign T_2398 = T_2397 | vol_ognt_counter_pending;
  assign T_2400 = T_2398 == 1'h0;
  assign T_2401 = T_2395 & T_2400;
  assign T_2436_addr_beat = 3'h0;
  assign T_2436_addr_block = xact_addr_block;
  assign T_2436_client_xact_id = xact_vol_ir_client_xact_id;
  assign T_2436_voluntary = 1'h1;
  assign T_2436_r_type = xact_vol_ir_r_type;
  assign T_2436_data = 64'h0;
  assign T_2436_client_id = xact_vol_ir_src;
  assign T_2503_addr_beat = 3'h0;
  assign T_2503_client_xact_id = T_2436_client_xact_id;
  assign T_2503_manager_xact_id = 4'h0;
  assign T_2503_is_builtin_type = 1'h1;
  assign T_2503_g_type = 4'h0;
  assign T_2503_data = 64'h0;
  assign T_2503_client_id = T_2436_client_id;
  assign GEN_0 = GEN_72;
  assign GEN_66 = 3'h1 == io_inner_release_bits_addr_beat ? wmask_buffer_1 : wmask_buffer_0;
  assign GEN_67 = 3'h2 == io_inner_release_bits_addr_beat ? wmask_buffer_2 : GEN_66;
  assign GEN_68 = 3'h3 == io_inner_release_bits_addr_beat ? wmask_buffer_3 : GEN_67;
  assign GEN_69 = 3'h4 == io_inner_release_bits_addr_beat ? wmask_buffer_4 : GEN_68;
  assign GEN_70 = 3'h5 == io_inner_release_bits_addr_beat ? wmask_buffer_5 : GEN_69;
  assign GEN_71 = 3'h6 == io_inner_release_bits_addr_beat ? wmask_buffer_6 : GEN_70;
  assign GEN_72 = 3'h7 == io_inner_release_bits_addr_beat ? wmask_buffer_7 : GEN_71;
  assign T_2572 = GEN_0[0];
  assign GEN_1 = GEN_72;
  assign T_2573 = GEN_1[1];
  assign GEN_2 = GEN_72;
  assign T_2574 = GEN_2[2];
  assign GEN_3 = GEN_72;
  assign T_2575 = GEN_3[3];
  assign GEN_4 = GEN_72;
  assign T_2576 = GEN_4[4];
  assign GEN_5 = GEN_72;
  assign T_2577 = GEN_5[5];
  assign GEN_6 = GEN_72;
  assign T_2578 = GEN_6[6];
  assign GEN_7 = GEN_72;
  assign T_2579 = GEN_7[7];
  assign T_2583 = T_2572 ? 8'hff : 8'h0;
  assign T_2587 = T_2573 ? 8'hff : 8'h0;
  assign T_2591 = T_2574 ? 8'hff : 8'h0;
  assign T_2595 = T_2575 ? 8'hff : 8'h0;
  assign T_2599 = T_2576 ? 8'hff : 8'h0;
  assign T_2603 = T_2577 ? 8'hff : 8'h0;
  assign T_2607 = T_2578 ? 8'hff : 8'h0;
  assign T_2611 = T_2579 ? 8'hff : 8'h0;
  assign T_2612 = {T_2587,T_2583};
  assign T_2613 = {T_2595,T_2591};
  assign T_2614 = {T_2613,T_2612};
  assign T_2615 = {T_2603,T_2599};
  assign T_2616 = {T_2611,T_2607};
  assign T_2617 = {T_2616,T_2615};
  assign T_2618 = {T_2617,T_2614};
  assign T_2619 = ~ T_2618;
  assign T_2620 = T_2619 & io_inner_release_bits_data;
  assign GEN_8 = GEN_128;
  assign GEN_122 = 3'h1 == io_inner_release_bits_addr_beat ? data_buffer_1 : data_buffer_0;
  assign GEN_123 = 3'h2 == io_inner_release_bits_addr_beat ? data_buffer_2 : GEN_122;
  assign GEN_124 = 3'h3 == io_inner_release_bits_addr_beat ? data_buffer_3 : GEN_123;
  assign GEN_125 = 3'h4 == io_inner_release_bits_addr_beat ? data_buffer_4 : GEN_124;
  assign GEN_126 = 3'h5 == io_inner_release_bits_addr_beat ? data_buffer_5 : GEN_125;
  assign GEN_127 = 3'h6 == io_inner_release_bits_addr_beat ? data_buffer_6 : GEN_126;
  assign GEN_128 = 3'h7 == io_inner_release_bits_addr_beat ? data_buffer_7 : GEN_127;
  assign T_2621 = T_2618 & GEN_8;
  assign T_2622 = T_2620 | T_2621;
  assign GEN_9 = T_2622;
  assign GEN_129 = 3'h0 == io_inner_release_bits_addr_beat ? GEN_9 : data_buffer_0;
  assign GEN_130 = 3'h1 == io_inner_release_bits_addr_beat ? GEN_9 : data_buffer_1;
  assign GEN_131 = 3'h2 == io_inner_release_bits_addr_beat ? GEN_9 : data_buffer_2;
  assign GEN_132 = 3'h3 == io_inner_release_bits_addr_beat ? GEN_9 : data_buffer_3;
  assign GEN_133 = 3'h4 == io_inner_release_bits_addr_beat ? GEN_9 : data_buffer_4;
  assign GEN_134 = 3'h5 == io_inner_release_bits_addr_beat ? GEN_9 : data_buffer_5;
  assign GEN_135 = 3'h6 == io_inner_release_bits_addr_beat ? GEN_9 : data_buffer_6;
  assign GEN_136 = 3'h7 == io_inner_release_bits_addr_beat ? GEN_9 : data_buffer_7;
  assign GEN_147 = T_2357 ? GEN_129 : data_buffer_0;
  assign GEN_148 = T_2357 ? GEN_130 : data_buffer_1;
  assign GEN_149 = T_2357 ? GEN_131 : data_buffer_2;
  assign GEN_150 = T_2357 ? GEN_132 : data_buffer_3;
  assign GEN_151 = T_2357 ? GEN_133 : data_buffer_4;
  assign GEN_152 = T_2357 ? GEN_134 : data_buffer_5;
  assign GEN_153 = T_2357 ? GEN_135 : data_buffer_6;
  assign GEN_154 = T_2357 ? GEN_136 : data_buffer_7;
  assign T_2653_state = 2'h2;
  assign T_2679 = T_1735 | io_alloc_irel_should;
  assign T_2695 = T_2361 & T_2364;
  assign T_2696 = pending_orel_data | T_2695;
  assign T_2698 = io_outer_release_ready & io_outer_release_valid;
  assign T_2699 = io_outer_release_bits_r_type == 3'h0;
  assign T_2700 = io_outer_release_bits_r_type == 3'h1;
  assign T_2701 = io_outer_release_bits_r_type == 3'h2;
  assign T_2702 = T_2699 | T_2700;
  assign T_2703 = T_2702 | T_2701;
  assign T_2704 = T_2698 & T_2703;
  assign T_2708 = T_2704 ? 8'hff : 8'h0;
  assign T_2709 = ~ T_2708;
  assign T_2711 = 8'h1 << io_outer_release_bits_addr_beat;
  assign T_2712 = ~ T_2711;
  assign T_2713 = T_2709 | T_2712;
  assign T_2714 = T_2696 & T_2713;
  assign GEN_155 = T_2679 ? T_2714 : pending_orel_data;
  assign GEN_157 = T_2698 ? 1'h0 : pending_orel_send;
  assign T_2724 = T_2698 & io_outer_release_bits_voluntary;
  assign T_2732 = T_2724 & T_2703;
  assign T_2736 = T_2734 == 3'h7;
  assign T_2738 = T_2734 + 3'h1;
  assign T_2739 = T_2738[2:0];
  assign GEN_158 = T_2732 ? T_2739 : T_2734;
  assign T_2740 = T_2732 & T_2736;
  assign T_2741 = T_2703 ? T_2734 : 3'h0;
  assign T_2742 = T_2703 ? T_2740 : T_2724;
  assign T_2745 = io_outer_grant_bits_g_type == 4'h0;
  assign T_2746 = io_outer_grant_bits_is_builtin_type & T_2745;
  assign T_2747 = T_2311 & T_2746;
  assign T_2755_0 = 3'h5;
  assign GEN_373 = {{1'd0}, T_2755_0};
  assign T_2757 = io_outer_grant_bits_g_type == GEN_373;
  assign T_2759 = io_outer_grant_bits_is_builtin_type ? T_2757 : T_2745;
  assign T_2761 = T_2747 & T_2759;
  assign T_2765 = T_2763 == 3'h7;
  assign T_2767 = T_2763 + 3'h1;
  assign T_2768 = T_2767[2:0];
  assign GEN_159 = T_2761 ? T_2768 : T_2763;
  assign T_2769 = T_2761 & T_2765;
  assign T_2770 = T_2759 ? T_2763 : 3'h0;
  assign T_2771 = T_2759 ? T_2769 : T_2747;
  assign T_2775 = T_2771 == 1'h0;
  assign T_2776 = T_2742 & T_2775;
  assign T_2778 = T_2773 + 1'h1;
  assign T_2779 = T_2778[0:0];
  assign GEN_160 = T_2776 ? T_2779 : T_2773;
  assign T_2781 = T_2742 == 1'h0;
  assign T_2782 = T_2771 & T_2781;
  assign T_2784 = T_2773 - 1'h1;
  assign T_2785 = T_2784[0:0];
  assign GEN_161 = T_2782 ? T_2785 : GEN_160;
  assign T_2787 = T_2773 > 1'h0;
  assign T_2794 = pending_orel_data >> vol_ognt_counter_up_idx;
  assign T_2795 = T_2794[0];
  assign T_2796 = T_2703 ? T_2795 : pending_orel_send;
  assign T_2797 = T_2391 & T_2796;
  assign T_2810 = T_2653_state == 2'h2;
  assign T_2811 = T_2810 ? 3'h0 : 3'h3;
  assign T_2847_addr_beat = vol_ognt_counter_up_idx;
  assign T_2847_addr_block = xact_addr_block;
  assign T_2847_client_xact_id = 4'h0;
  assign T_2847_voluntary = 1'h1;
  assign T_2847_r_type = T_2811;
  assign T_2847_data = GEN_10;
  assign GEN_10 = GEN_168;
  assign GEN_162 = 3'h1 == vol_ognt_counter_up_idx ? data_buffer_1 : data_buffer_0;
  assign GEN_163 = 3'h2 == vol_ognt_counter_up_idx ? data_buffer_2 : GEN_162;
  assign GEN_164 = 3'h3 == vol_ognt_counter_up_idx ? data_buffer_3 : GEN_163;
  assign GEN_165 = 3'h4 == vol_ognt_counter_up_idx ? data_buffer_4 : GEN_164;
  assign GEN_166 = 3'h5 == vol_ognt_counter_up_idx ? data_buffer_5 : GEN_165;
  assign GEN_167 = 3'h6 == vol_ognt_counter_up_idx ? data_buffer_6 : GEN_166;
  assign GEN_168 = 3'h7 == vol_ognt_counter_up_idx ? data_buffer_7 : GEN_167;
  assign T_2876 = xact_iacq_is_builtin_type == 1'h0;
  assign T_2879 = io_outer_acquire_ready & io_outer_acquire_valid;
  assign T_2890_0 = 3'h3;
  assign T_2892 = io_outer_acquire_bits_a_type == T_2890_0;
  assign T_2893 = io_outer_acquire_bits_is_builtin_type & T_2892;
  assign T_2894 = T_2879 & T_2893;
  assign T_2898 = T_2896 == 3'h7;
  assign T_2900 = T_2896 + 3'h1;
  assign T_2901 = T_2900[2:0];
  assign GEN_170 = T_2894 ? T_2901 : T_2896;
  assign T_2902 = T_2894 & T_2898;
  assign T_2903 = T_2893 ? T_2896 : xact_addr_beat;
  assign T_2904 = T_2893 ? T_2902 : T_2879;
  assign T_2910 = T_2746 == 1'h0;
  assign T_2911 = T_2311 & T_2910;
  assign T_2919_0 = 3'h5;
  assign GEN_374 = {{1'd0}, T_2919_0};
  assign T_2921 = io_outer_grant_bits_g_type == GEN_374;
  assign T_2923 = io_outer_grant_bits_is_builtin_type ? T_2921 : T_2745;
  assign T_2925 = T_2911 & T_2923;
  assign T_2929 = T_2927 == 3'h7;
  assign T_2931 = T_2927 + 3'h1;
  assign T_2932 = T_2931[2:0];
  assign GEN_171 = T_2925 ? T_2932 : T_2927;
  assign T_2933 = T_2925 & T_2929;
  assign T_2934 = T_2923 ? T_2927 : xact_addr_beat;
  assign T_2935 = T_2923 ? T_2933 : T_2911;
  assign T_2939 = T_2935 == 1'h0;
  assign T_2940 = T_2904 & T_2939;
  assign T_2942 = T_2937 + 1'h1;
  assign T_2943 = T_2942[0:0];
  assign GEN_172 = T_2940 ? T_2943 : T_2937;
  assign T_2945 = T_2904 == 1'h0;
  assign T_2946 = T_2935 & T_2945;
  assign T_2948 = T_2937 - 1'h1;
  assign T_2949 = T_2948[0:0];
  assign GEN_173 = T_2946 ? T_2949 : GEN_172;
  assign T_2951 = T_2937 > 1'h0;
  assign T_2952 = state == 4'h6;
  assign T_2956 = pending_put_data >> ognt_counter_up_idx;
  assign T_2957 = T_2956[0];
  assign T_2959 = T_2957 == 1'h0;
  assign T_2968_0 = 3'h2;
  assign T_2968_1 = 3'h3;
  assign T_2968_2 = 3'h4;
  assign T_2986 = xact_allocate | T_2959;
  assign T_2987 = T_2952 & T_2986;
  assign T_2990 = xact_op_code == 5'h1;
  assign T_2991 = xact_op_code == 5'h7;
  assign T_2992 = T_2990 | T_2991;
  assign T_2993 = xact_op_code[3];
  assign T_2994 = xact_op_code == 5'h4;
  assign T_2995 = T_2993 | T_2994;
  assign T_2996 = T_2992 | T_2995;
  assign T_2997 = xact_op_code == 5'h3;
  assign T_2998 = T_2996 | T_2997;
  assign T_2999 = xact_op_code == 5'h6;
  assign T_3000 = T_2998 | T_2999;
  assign T_3003 = {xact_op_code,1'h1};
  assign T_3034_addr_block = xact_addr_block;
  assign T_3034_client_xact_id = 4'h0;
  assign T_3034_addr_beat = 3'h0;
  assign T_3034_is_builtin_type = 1'h0;
  assign T_3034_a_type = {{2'd0}, T_3000};
  assign T_3034_union = {{6'd0}, T_3003};
  assign T_3034_data = 64'h0;
  assign GEN_11 = GEN_180;
  assign GEN_174 = 3'h1 == ognt_counter_up_idx ? wmask_buffer_1 : wmask_buffer_0;
  assign GEN_175 = 3'h2 == ognt_counter_up_idx ? wmask_buffer_2 : GEN_174;
  assign GEN_176 = 3'h3 == ognt_counter_up_idx ? wmask_buffer_3 : GEN_175;
  assign GEN_177 = 3'h4 == ognt_counter_up_idx ? wmask_buffer_4 : GEN_176;
  assign GEN_178 = 3'h5 == ognt_counter_up_idx ? wmask_buffer_5 : GEN_177;
  assign GEN_179 = 3'h6 == ognt_counter_up_idx ? wmask_buffer_6 : GEN_178;
  assign GEN_180 = 3'h7 == ognt_counter_up_idx ? wmask_buffer_7 : GEN_179;
  assign T_3099 = {xact_op_code,1'h0};
  assign T_3100 = {xact_addr_byte,xact_op_size};
  assign T_3101 = {T_3100,T_3099};
  assign T_3103 = {xact_op_size,xact_op_code};
  assign T_3104 = {T_3103,1'h0};
  assign T_3106 = {GEN_11,1'h0};
  assign T_3118 = T_2051 ? 6'h2 : 6'h0;
  assign T_3120 = T_2053 ? 6'h0 : T_3118;
  assign T_3122 = T_2049 ? T_3101 : {{6'd0}, T_3120};
  assign T_3124 = T_2059 ? {{3'd0}, T_3106} : T_3122;
  assign T_3126 = T_2055 ? {{3'd0}, T_3106} : T_3124;
  assign T_3128 = T_2061 ? {{3'd0}, T_3104} : T_3126;
  assign T_3130 = T_2057 ? T_3101 : T_3128;
  assign T_3159_addr_block = xact_addr_block;
  assign T_3159_client_xact_id = 4'h0;
  assign T_3159_addr_beat = ognt_counter_up_idx;
  assign T_3159_is_builtin_type = 1'h1;
  assign T_3159_a_type = xact_iacq_a_type;
  assign T_3159_union = T_3130;
  assign T_3159_data = GEN_12;
  assign GEN_12 = GEN_187;
  assign GEN_181 = 3'h1 == ognt_counter_up_idx ? data_buffer_1 : data_buffer_0;
  assign GEN_182 = 3'h2 == ognt_counter_up_idx ? data_buffer_2 : GEN_181;
  assign GEN_183 = 3'h3 == ognt_counter_up_idx ? data_buffer_3 : GEN_182;
  assign GEN_184 = 3'h4 == ognt_counter_up_idx ? data_buffer_4 : GEN_183;
  assign GEN_185 = 3'h5 == ognt_counter_up_idx ? data_buffer_5 : GEN_184;
  assign GEN_186 = 3'h6 == ognt_counter_up_idx ? data_buffer_6 : GEN_185;
  assign GEN_187 = 3'h7 == ognt_counter_up_idx ? data_buffer_7 : GEN_186;
  assign T_3187_addr_block = T_2876 ? T_3034_addr_block : T_3159_addr_block;
  assign T_3187_client_xact_id = T_2876 ? T_3034_client_xact_id : T_3159_client_xact_id;
  assign T_3187_addr_beat = T_2876 ? T_3034_addr_beat : T_3159_addr_beat;
  assign T_3187_is_builtin_type = T_2876 ? T_3034_is_builtin_type : T_3159_is_builtin_type;
  assign T_3187_a_type = T_2876 ? T_3034_a_type : T_3159_a_type;
  assign T_3187_union = T_2876 ? T_3034_union : T_3159_union;
  assign T_3187_data = T_2876 ? T_3034_data : T_3159_data;
  assign T_3216 = T_2952 & ognt_counter_up_done;
  assign GEN_188 = T_3216 ? 4'h7 : GEN_56;
  assign GEN_189 = ognt_counter_pending ? 1'h1 : vol_ognt_counter_pending;
  assign T_3226_0 = 3'h5;
  assign T_3226_1 = 3'h4;
  assign GEN_375 = {{1'd0}, T_3226_0};
  assign T_3228 = io_outer_grant_bits_g_type == GEN_375;
  assign GEN_376 = {{1'd0}, T_3226_1};
  assign T_3229 = io_outer_grant_bits_g_type == GEN_376;
  assign T_3230 = T_3228 | T_3229;
  assign T_3232 = io_outer_grant_bits_is_builtin_type ? T_3230 : T_2745;
  assign T_3233 = T_2311 & T_3232;
  assign GEN_13 = GEN_196;
  assign GEN_190 = 3'h1 == io_outer_grant_bits_addr_beat ? wmask_buffer_1 : wmask_buffer_0;
  assign GEN_191 = 3'h2 == io_outer_grant_bits_addr_beat ? wmask_buffer_2 : GEN_190;
  assign GEN_192 = 3'h3 == io_outer_grant_bits_addr_beat ? wmask_buffer_3 : GEN_191;
  assign GEN_193 = 3'h4 == io_outer_grant_bits_addr_beat ? wmask_buffer_4 : GEN_192;
  assign GEN_194 = 3'h5 == io_outer_grant_bits_addr_beat ? wmask_buffer_5 : GEN_193;
  assign GEN_195 = 3'h6 == io_outer_grant_bits_addr_beat ? wmask_buffer_6 : GEN_194;
  assign GEN_196 = 3'h7 == io_outer_grant_bits_addr_beat ? wmask_buffer_7 : GEN_195;
  assign T_3234 = GEN_13[0];
  assign GEN_14 = GEN_196;
  assign T_3235 = GEN_14[1];
  assign GEN_15 = GEN_196;
  assign T_3236 = GEN_15[2];
  assign GEN_16 = GEN_196;
  assign T_3237 = GEN_16[3];
  assign GEN_17 = GEN_196;
  assign T_3238 = GEN_17[4];
  assign GEN_18 = GEN_196;
  assign T_3239 = GEN_18[5];
  assign GEN_19 = GEN_196;
  assign T_3240 = GEN_19[6];
  assign GEN_20 = GEN_196;
  assign T_3241 = GEN_20[7];
  assign T_3245 = T_3234 ? 8'hff : 8'h0;
  assign T_3249 = T_3235 ? 8'hff : 8'h0;
  assign T_3253 = T_3236 ? 8'hff : 8'h0;
  assign T_3257 = T_3237 ? 8'hff : 8'h0;
  assign T_3261 = T_3238 ? 8'hff : 8'h0;
  assign T_3265 = T_3239 ? 8'hff : 8'h0;
  assign T_3269 = T_3240 ? 8'hff : 8'h0;
  assign T_3273 = T_3241 ? 8'hff : 8'h0;
  assign T_3274 = {T_3249,T_3245};
  assign T_3275 = {T_3257,T_3253};
  assign T_3276 = {T_3275,T_3274};
  assign T_3277 = {T_3265,T_3261};
  assign T_3278 = {T_3273,T_3269};
  assign T_3279 = {T_3278,T_3277};
  assign T_3280 = {T_3279,T_3276};
  assign T_3281 = ~ T_3280;
  assign T_3282 = T_3281 & io_outer_grant_bits_data;
  assign GEN_21 = GEN_252;
  assign GEN_246 = 3'h1 == io_outer_grant_bits_addr_beat ? data_buffer_1 : data_buffer_0;
  assign GEN_247 = 3'h2 == io_outer_grant_bits_addr_beat ? data_buffer_2 : GEN_246;
  assign GEN_248 = 3'h3 == io_outer_grant_bits_addr_beat ? data_buffer_3 : GEN_247;
  assign GEN_249 = 3'h4 == io_outer_grant_bits_addr_beat ? data_buffer_4 : GEN_248;
  assign GEN_250 = 3'h5 == io_outer_grant_bits_addr_beat ? data_buffer_5 : GEN_249;
  assign GEN_251 = 3'h6 == io_outer_grant_bits_addr_beat ? data_buffer_6 : GEN_250;
  assign GEN_252 = 3'h7 == io_outer_grant_bits_addr_beat ? data_buffer_7 : GEN_251;
  assign T_3283 = T_3280 & GEN_21;
  assign T_3284 = T_3282 | T_3283;
  assign GEN_22 = T_3284;
  assign GEN_253 = 3'h0 == io_outer_grant_bits_addr_beat ? GEN_22 : GEN_147;
  assign GEN_254 = 3'h1 == io_outer_grant_bits_addr_beat ? GEN_22 : GEN_148;
  assign GEN_255 = 3'h2 == io_outer_grant_bits_addr_beat ? GEN_22 : GEN_149;
  assign GEN_256 = 3'h3 == io_outer_grant_bits_addr_beat ? GEN_22 : GEN_150;
  assign GEN_257 = 3'h4 == io_outer_grant_bits_addr_beat ? GEN_22 : GEN_151;
  assign GEN_258 = 3'h5 == io_outer_grant_bits_addr_beat ? GEN_22 : GEN_152;
  assign GEN_259 = 3'h6 == io_outer_grant_bits_addr_beat ? GEN_22 : GEN_153;
  assign GEN_260 = 3'h7 == io_outer_grant_bits_addr_beat ? GEN_22 : GEN_154;
  assign GEN_271 = T_3233 ? GEN_253 : GEN_147;
  assign GEN_272 = T_3233 ? GEN_254 : GEN_148;
  assign GEN_273 = T_3233 ? GEN_255 : GEN_149;
  assign GEN_274 = T_3233 ? GEN_256 : GEN_150;
  assign GEN_275 = T_3233 ? GEN_257 : GEN_151;
  assign GEN_276 = T_3233 ? GEN_258 : GEN_152;
  assign GEN_277 = T_3233 ? GEN_259 : GEN_153;
  assign GEN_278 = T_3233 ? GEN_260 : GEN_154;
  assign T_3285 = pending_orel | ognt_counter_pending;
  assign T_3286 = T_3285 | vol_ognt_counter_pending;
  assign T_3298 = T_2247 == 1'h0;
  assign T_3300 = T_2243 & T_3298;
  assign T_3308_0 = 3'h5;
  assign GEN_377 = {{1'd0}, T_3308_0};
  assign T_3310 = io_inner_grant_bits_g_type == GEN_377;
  assign T_3314 = io_inner_grant_bits_is_builtin_type ? T_3310 : T_2262;
  assign T_3316 = T_3300 & T_3314;
  assign T_3320 = T_3318 == 3'h7;
  assign T_3322 = T_3318 + 3'h1;
  assign T_3323 = T_3322[2:0];
  assign GEN_279 = T_3316 ? T_3323 : T_3318;
  assign T_3324 = T_3316 & T_3320;
  assign T_3325 = T_3314 ? T_3318 : 3'h0;
  assign T_3326 = T_3314 ? T_3324 : T_3300;
  assign T_3327 = io_inner_finish_ready & io_inner_finish_valid;
  assign T_3345 = T_3327 == 1'h0;
  assign T_3346 = T_3326 & T_3345;
  assign T_3348 = T_3343 + 1'h1;
  assign T_3349 = T_3348[0:0];
  assign GEN_281 = T_3346 ? T_3349 : T_3343;
  assign T_3351 = T_3326 == 1'h0;
  assign T_3352 = T_3327 & T_3351;
  assign T_3354 = T_3343 - 1'h1;
  assign T_3355 = T_3354[0:0];
  assign GEN_282 = T_3352 ? T_3355 : GEN_281;
  assign T_3357 = T_3343 > 1'h0;
  assign T_3362 = T_1852 == 1'h0;
  assign T_3371_0 = 3'h5;
  assign T_3371_1 = 3'h4;
  assign GEN_378 = {{1'd0}, T_3371_0};
  assign T_3373 = io_inner_grant_bits_g_type == GEN_378;
  assign GEN_379 = {{1'd0}, T_3371_1};
  assign T_3374 = io_inner_grant_bits_g_type == GEN_379;
  assign T_3375 = T_3373 | T_3374;
  assign T_3379 = io_inner_grant_bits_is_builtin_type ? T_3375 : T_2262;
  assign T_3380 = T_2243 & T_3379;
  assign T_3384 = T_3380 ? 8'hff : 8'h0;
  assign T_3385 = ~ T_3384;
  assign T_3387 = 8'h1 << io_inner_grant_bits_addr_beat;
  assign T_3388 = ~ T_3387;
  assign T_3389 = T_3385 | T_3388;
  assign T_3390 = pending_ignt_data & T_3389;
  assign T_3407 = T_3390 | T_2695;
  assign T_3417_0 = 3'h5;
  assign T_3417_1 = 3'h4;
  assign GEN_380 = {{1'd0}, T_3417_0};
  assign T_3419 = io_outer_grant_bits_g_type == GEN_380;
  assign GEN_381 = {{1'd0}, T_3417_1};
  assign T_3420 = io_outer_grant_bits_g_type == GEN_381;
  assign T_3421 = T_3419 | T_3420;
  assign T_3423 = io_outer_grant_bits_is_builtin_type ? T_3421 : T_2745;
  assign T_3424 = T_2311 & T_3423;
  assign T_3429 = T_3424 ? 8'hff : 8'h0;
  assign T_3431 = 8'h1 << io_outer_grant_bits_addr_beat;
  assign T_3432 = T_3429 & T_3431;
  assign T_3433 = T_3407 | T_3432;
  assign GEN_287 = T_3362 ? T_3433 : GEN_43;
  assign T_3436 = state == 4'h1;
  assign T_3437 = T_1693 | T_3436;
  assign T_3440 = T_3437 | T_2018;
  assign T_3442 = T_3440 == 1'h0;
  assign T_3459 = 3'h6 == ignt_q_io_deq_bits_a_type;
  assign T_3460 = T_3459 ? 3'h1 : 3'h3;
  assign T_3461 = 3'h5 == ignt_q_io_deq_bits_a_type;
  assign T_3462 = T_3461 ? 3'h1 : T_3460;
  assign T_3463 = 3'h4 == ignt_q_io_deq_bits_a_type;
  assign T_3464 = T_3463 ? 3'h4 : T_3462;
  assign T_3465 = 3'h3 == ignt_q_io_deq_bits_a_type;
  assign T_3466 = T_3465 ? 3'h3 : T_3464;
  assign T_3467 = 3'h2 == ignt_q_io_deq_bits_a_type;
  assign T_3468 = T_3467 ? 3'h3 : T_3466;
  assign T_3469 = 3'h1 == ignt_q_io_deq_bits_a_type;
  assign T_3470 = T_3469 ? 3'h5 : T_3468;
  assign T_3471 = 3'h0 == ignt_q_io_deq_bits_a_type;
  assign T_3472 = T_3471 ? 3'h4 : T_3470;
  assign T_3473 = ignt_q_io_deq_bits_a_type == 3'h0;
  assign T_3478 = T_3473 ? 2'h0 : 2'h1;
  assign T_3479 = ignt_q_io_deq_bits_is_builtin_type ? T_3472 : {{1'd0}, T_3478};
  assign T_3511_addr_beat = ignt_q_io_deq_bits_addr_beat;
  assign T_3511_client_xact_id = ignt_q_io_deq_bits_client_xact_id;
  assign T_3511_manager_xact_id = 4'h7;
  assign T_3511_is_builtin_type = ignt_q_io_deq_bits_is_builtin_type;
  assign T_3511_g_type = {{1'd0}, T_3479};
  assign T_3511_data = GEN_23;
  assign T_3511_client_id = ignt_q_io_deq_bits_client_id;
  assign GEN_23 = GEN_294;
  assign GEN_288 = 3'h1 == ignt_data_idx ? data_buffer_1 : data_buffer_0;
  assign GEN_289 = 3'h2 == ignt_data_idx ? data_buffer_2 : GEN_288;
  assign GEN_290 = 3'h3 == ignt_data_idx ? data_buffer_3 : GEN_289;
  assign GEN_291 = 3'h4 == ignt_data_idx ? data_buffer_4 : GEN_290;
  assign GEN_292 = 3'h5 == ignt_data_idx ? data_buffer_5 : GEN_291;
  assign GEN_293 = 3'h6 == ignt_data_idx ? data_buffer_6 : GEN_292;
  assign GEN_294 = 3'h7 == ignt_data_idx ? data_buffer_7 : GEN_293;
  assign T_3550_0 = 3'h5;
  assign GEN_382 = {{1'd0}, T_3550_0};
  assign T_3552 = io_inner_grant_bits_g_type == GEN_382;
  assign T_3556 = io_inner_grant_bits_is_builtin_type ? T_3552 : T_2262;
  assign T_3558 = T_2243 & T_3556;
  assign T_3562 = T_3560 == 3'h7;
  assign T_3564 = T_3560 + 3'h1;
  assign T_3565 = T_3564[2:0];
  assign GEN_295 = T_3558 ? T_3565 : T_3560;
  assign T_3566 = T_3558 & T_3562;
  assign T_3567 = T_3556 ? T_3560 : ignt_q_io_deq_bits_addr_beat;
  assign T_3568 = T_3556 ? T_3566 : T_2243;
  assign T_3573 = T_2391 & pending_ignt;
  assign T_3575 = T_3286 == 1'h0;
  assign T_3583_0 = 3'h5;
  assign T_3583_1 = 3'h4;
  assign GEN_383 = {{1'd0}, T_3583_0};
  assign T_3585 = io_inner_grant_bits_g_type == GEN_383;
  assign GEN_384 = {{1'd0}, T_3583_1};
  assign T_3586 = io_inner_grant_bits_g_type == GEN_384;
  assign T_3587 = T_3585 | T_3586;
  assign T_3591 = io_inner_grant_bits_is_builtin_type ? T_3587 : T_2262;
  assign T_3592 = pending_ignt_data >> ignt_data_idx;
  assign T_3593 = T_3592[0];
  assign T_3595 = T_3591 ? T_3593 : T_3442;
  assign T_3596 = T_3575 & T_3595;
  assign GEN_298 = T_3573 ? T_3596 : T_2401;
  assign GEN_299 = T_2320 ? ignt_data_done : 1'h0;
  assign GEN_300 = T_2320 ? ignt_data_idx : T_2503_addr_beat;
  assign GEN_301 = T_2320 ? T_3511_client_xact_id : T_2503_client_xact_id;
  assign GEN_302 = T_2320 ? T_3511_manager_xact_id : T_2503_manager_xact_id;
  assign GEN_303 = T_2320 ? T_3511_is_builtin_type : T_2503_is_builtin_type;
  assign GEN_304 = T_2320 ? T_3511_g_type : T_2503_g_type;
  assign GEN_305 = T_2320 ? T_3511_data : T_2503_data;
  assign GEN_306 = T_2320 ? T_3511_client_id : T_2503_client_id;
  assign GEN_309 = T_2320 ? GEN_298 : T_2401;
  assign T_3603 = ~ io_incoherent_0;
  assign GEN_310 = T_1852 ? {{1'd0}, T_3603} : T_2147;
  assign T_3614 = T_1818 & io_inner_acquire_valid;
  assign T_3615 = T_1852 | T_3614;
  assign T_3625_0 = 3'h2;
  assign T_3625_1 = 3'h3;
  assign T_3625_2 = 3'h4;
  assign T_3627 = io_inner_acquire_bits_a_type == T_3625_0;
  assign T_3628 = io_inner_acquire_bits_a_type == T_3625_1;
  assign T_3629 = io_inner_acquire_bits_a_type == T_3625_2;
  assign T_3630 = T_3627 | T_3628;
  assign T_3631 = T_3630 | T_3629;
  assign T_3632 = io_inner_acquire_bits_is_builtin_type & T_3631;
  assign T_3633 = T_1694 & T_3632;
  assign T_3634 = T_3633 & T_3615;
  assign T_3636 = io_inner_acquire_bits_a_type == 3'h4;
  assign T_3637 = io_inner_acquire_bits_is_builtin_type & T_3636;
  assign T_3669 = T_1978 | T_1975;
  assign T_3670 = io_inner_acquire_bits_union[8:1];
  assign T_3672 = T_3669 ? T_3670 : 8'h0;
  assign T_3673 = T_3637 ? 8'hff : T_3672;
  assign T_3674 = T_3673[0];
  assign T_3675 = T_3673[1];
  assign T_3676 = T_3673[2];
  assign T_3677 = T_3673[3];
  assign T_3678 = T_3673[4];
  assign T_3679 = T_3673[5];
  assign T_3680 = T_3673[6];
  assign T_3681 = T_3673[7];
  assign T_3685 = T_3674 ? 8'hff : 8'h0;
  assign T_3689 = T_3675 ? 8'hff : 8'h0;
  assign T_3693 = T_3676 ? 8'hff : 8'h0;
  assign T_3697 = T_3677 ? 8'hff : 8'h0;
  assign T_3701 = T_3678 ? 8'hff : 8'h0;
  assign T_3705 = T_3679 ? 8'hff : 8'h0;
  assign T_3709 = T_3680 ? 8'hff : 8'h0;
  assign T_3713 = T_3681 ? 8'hff : 8'h0;
  assign T_3714 = {T_3689,T_3685};
  assign T_3715 = {T_3697,T_3693};
  assign T_3716 = {T_3715,T_3714};
  assign T_3717 = {T_3705,T_3701};
  assign T_3718 = {T_3713,T_3709};
  assign T_3719 = {T_3718,T_3717};
  assign T_3720 = {T_3719,T_3716};
  assign T_3721 = ~ T_3720;
  assign GEN_24 = GEN_317;
  assign GEN_311 = 3'h1 == io_inner_acquire_bits_addr_beat ? data_buffer_1 : data_buffer_0;
  assign GEN_312 = 3'h2 == io_inner_acquire_bits_addr_beat ? data_buffer_2 : GEN_311;
  assign GEN_313 = 3'h3 == io_inner_acquire_bits_addr_beat ? data_buffer_3 : GEN_312;
  assign GEN_314 = 3'h4 == io_inner_acquire_bits_addr_beat ? data_buffer_4 : GEN_313;
  assign GEN_315 = 3'h5 == io_inner_acquire_bits_addr_beat ? data_buffer_5 : GEN_314;
  assign GEN_316 = 3'h6 == io_inner_acquire_bits_addr_beat ? data_buffer_6 : GEN_315;
  assign GEN_317 = 3'h7 == io_inner_acquire_bits_addr_beat ? data_buffer_7 : GEN_316;
  assign T_3722 = T_3721 & GEN_24;
  assign T_3723 = T_3720 & io_inner_acquire_bits_data;
  assign T_3724 = T_3722 | T_3723;
  assign GEN_25 = T_3724;
  assign GEN_318 = 3'h0 == io_inner_acquire_bits_addr_beat ? GEN_25 : GEN_271;
  assign GEN_319 = 3'h1 == io_inner_acquire_bits_addr_beat ? GEN_25 : GEN_272;
  assign GEN_320 = 3'h2 == io_inner_acquire_bits_addr_beat ? GEN_25 : GEN_273;
  assign GEN_321 = 3'h3 == io_inner_acquire_bits_addr_beat ? GEN_25 : GEN_274;
  assign GEN_322 = 3'h4 == io_inner_acquire_bits_addr_beat ? GEN_25 : GEN_275;
  assign GEN_323 = 3'h5 == io_inner_acquire_bits_addr_beat ? GEN_25 : GEN_276;
  assign GEN_324 = 3'h6 == io_inner_acquire_bits_addr_beat ? GEN_25 : GEN_277;
  assign GEN_325 = 3'h7 == io_inner_acquire_bits_addr_beat ? GEN_25 : GEN_278;
  assign GEN_26 = GEN_332;
  assign GEN_326 = 3'h1 == io_inner_acquire_bits_addr_beat ? wmask_buffer_1 : wmask_buffer_0;
  assign GEN_327 = 3'h2 == io_inner_acquire_bits_addr_beat ? wmask_buffer_2 : GEN_326;
  assign GEN_328 = 3'h3 == io_inner_acquire_bits_addr_beat ? wmask_buffer_3 : GEN_327;
  assign GEN_329 = 3'h4 == io_inner_acquire_bits_addr_beat ? wmask_buffer_4 : GEN_328;
  assign GEN_330 = 3'h5 == io_inner_acquire_bits_addr_beat ? wmask_buffer_5 : GEN_329;
  assign GEN_331 = 3'h6 == io_inner_acquire_bits_addr_beat ? wmask_buffer_6 : GEN_330;
  assign GEN_332 = 3'h7 == io_inner_acquire_bits_addr_beat ? wmask_buffer_7 : GEN_331;
  assign T_3764 = T_3673 | GEN_26;
  assign GEN_27 = T_3764;
  assign GEN_333 = 3'h0 == io_inner_acquire_bits_addr_beat ? GEN_27 : wmask_buffer_0;
  assign GEN_334 = 3'h1 == io_inner_acquire_bits_addr_beat ? GEN_27 : wmask_buffer_1;
  assign GEN_335 = 3'h2 == io_inner_acquire_bits_addr_beat ? GEN_27 : wmask_buffer_2;
  assign GEN_336 = 3'h3 == io_inner_acquire_bits_addr_beat ? GEN_27 : wmask_buffer_3;
  assign GEN_337 = 3'h4 == io_inner_acquire_bits_addr_beat ? GEN_27 : wmask_buffer_4;
  assign GEN_338 = 3'h5 == io_inner_acquire_bits_addr_beat ? GEN_27 : wmask_buffer_5;
  assign GEN_339 = 3'h6 == io_inner_acquire_bits_addr_beat ? GEN_27 : wmask_buffer_6;
  assign GEN_340 = 3'h7 == io_inner_acquire_bits_addr_beat ? GEN_27 : wmask_buffer_7;
  assign GEN_343 = T_3634 ? GEN_318 : GEN_271;
  assign GEN_344 = T_3634 ? GEN_319 : GEN_272;
  assign GEN_345 = T_3634 ? GEN_320 : GEN_273;
  assign GEN_346 = T_3634 ? GEN_321 : GEN_274;
  assign GEN_347 = T_3634 ? GEN_322 : GEN_275;
  assign GEN_348 = T_3634 ? GEN_323 : GEN_276;
  assign GEN_349 = T_3634 ? GEN_324 : GEN_277;
  assign GEN_350 = T_3634 ? GEN_325 : GEN_278;
  assign GEN_353 = T_3634 ? GEN_333 : wmask_buffer_0;
  assign GEN_354 = T_3634 ? GEN_334 : wmask_buffer_1;
  assign GEN_355 = T_3634 ? GEN_335 : wmask_buffer_2;
  assign GEN_356 = T_3634 ? GEN_336 : wmask_buffer_3;
  assign GEN_357 = T_3634 ? GEN_337 : wmask_buffer_4;
  assign GEN_358 = T_3634 ? GEN_338 : wmask_buffer_5;
  assign GEN_359 = T_3634 ? GEN_339 : wmask_buffer_6;
  assign GEN_360 = T_3634 ? GEN_340 : wmask_buffer_7;
  assign T_3767 = T_2018 | T_2397;
  assign T_3768 = T_3767 | vol_ignt_counter_pending;
  assign T_3769 = T_3768 | pending_orel;
  assign T_3770 = T_3769 | vol_ognt_counter_pending;
  assign T_3771 = T_3770 | ognt_counter_pending;
  assign T_3772 = T_3771 | pending_ignt;
  assign T_3773 = T_3772 | ifin_counter_pending;
  assign T_3775 = T_3773 == 1'h0;
  assign T_3777 = T_2391 & all_pending_done;
  assign GEN_361 = T_3777 ? 4'h0 : GEN_188;
  assign GEN_362 = T_3777 ? 8'h0 : GEN_353;
  assign GEN_363 = T_3777 ? 8'h0 : GEN_354;
  assign GEN_364 = T_3777 ? 8'h0 : GEN_355;
  assign GEN_365 = T_3777 ? 8'h0 : GEN_356;
  assign GEN_366 = T_3777 ? 8'h0 : GEN_357;
  assign GEN_367 = T_3777 ? 8'h0 : GEN_358;
  assign GEN_368 = T_3777 ? 8'h0 : GEN_359;
  assign GEN_369 = T_3777 ? 8'h0 : GEN_360;
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifndef verilator
      #0.002;
    `endif
  `ifdef RANDOMIZE
  GEN_30 = {1{$random}};
  state = GEN_30[3:0];
  `endif
  `ifdef RANDOMIZE
  GEN_31 = {1{$random}};
  xact_addr_block = GEN_31[25:0];
  `endif
  `ifdef RANDOMIZE
  GEN_39 = {1{$random}};
  xact_allocate = GEN_39[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_40 = {1{$random}};
  xact_amo_shift_bytes = GEN_40[4:0];
  `endif
  `ifdef RANDOMIZE
  GEN_41 = {1{$random}};
  xact_op_code = GEN_41[4:0];
  `endif
  `ifdef RANDOMIZE
  GEN_45 = {1{$random}};
  xact_addr_byte = GEN_45[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_73 = {1{$random}};
  xact_op_size = GEN_73[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_74 = {1{$random}};
  xact_vol_ir_r_type = GEN_74[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_75 = {1{$random}};
  xact_vol_ir_src = GEN_75[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_76 = {1{$random}};
  xact_vol_ir_client_xact_id = GEN_76[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_77 = {1{$random}};
  pending_irel_data = GEN_77[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_78 = {1{$random}};
  pending_put_data = GEN_78[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_79 = {1{$random}};
  pending_ignt_data = GEN_79[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_80 = {1{$random}};
  pending_iprbs = GEN_80[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_81 = {1{$random}};
  pending_orel_send = GEN_81[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_82 = {1{$random}};
  pending_orel_data = GEN_82[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_83 = {2{$random}};
  data_buffer_0 = GEN_83[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_84 = {2{$random}};
  data_buffer_1 = GEN_84[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_85 = {2{$random}};
  data_buffer_2 = GEN_85[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_86 = {2{$random}};
  data_buffer_3 = GEN_86[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_87 = {2{$random}};
  data_buffer_4 = GEN_87[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_88 = {2{$random}};
  data_buffer_5 = GEN_88[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_89 = {2{$random}};
  data_buffer_6 = GEN_89[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_90 = {2{$random}};
  data_buffer_7 = GEN_90[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_91 = {1{$random}};
  wmask_buffer_0 = GEN_91[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_92 = {1{$random}};
  wmask_buffer_1 = GEN_92[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_93 = {1{$random}};
  wmask_buffer_2 = GEN_93[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_94 = {1{$random}};
  wmask_buffer_3 = GEN_94[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_95 = {1{$random}};
  wmask_buffer_4 = GEN_95[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_96 = {1{$random}};
  wmask_buffer_5 = GEN_96[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_97 = {1{$random}};
  wmask_buffer_6 = GEN_97[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_98 = {1{$random}};
  wmask_buffer_7 = GEN_98[7:0];
  `endif
  `ifdef RANDOMIZE
  GEN_99 = {1{$random}};
  T_2159 = GEN_99[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_100 = {1{$random}};
  T_2183 = GEN_100[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_101 = {1{$random}};
  T_2193 = GEN_101[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_102 = {1{$random}};
  T_2234 = GEN_102[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_103 = {1{$random}};
  T_2267 = GEN_103[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_104 = {1{$random}};
  T_2277 = GEN_104[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_105 = {1{$random}};
  T_2734 = GEN_105[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_106 = {1{$random}};
  T_2763 = GEN_106[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_107 = {1{$random}};
  T_2773 = GEN_107[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_108 = {1{$random}};
  T_2896 = GEN_108[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_109 = {1{$random}};
  T_2927 = GEN_109[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_110 = {1{$random}};
  T_2937 = GEN_110[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_111 = {1{$random}};
  T_3318 = GEN_111[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_112 = {1{$random}};
  T_3333 = GEN_112[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_113 = {1{$random}};
  T_3343 = GEN_113[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_114 = {1{$random}};
  T_3560 = GEN_114[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_115 = {1{$random}};
  GEN_28 = GEN_115[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_116 = {1{$random}};
  GEN_29 = GEN_116[0:0];
  `endif
  end
`endif
  always @(posedge clk) begin
    if(reset) begin
      state <= 4'h0;
    end else begin
      if(T_3777) begin
        state <= 4'h0;
      end else begin
        if(T_3216) begin
          state <= 4'h7;
        end else begin
          if(T_2294) begin
            state <= 4'h7;
          end else begin
            if(T_2214) begin
              if(T_2123) begin
                state <= 4'h6;
              end else begin
                state <= 4'h7;
              end
            end else begin
              if(T_1852) begin
                state <= 4'h5;
              end
            end
          end
        end
      end
    end
    if(reset) begin
      xact_addr_block <= 26'h0;
    end else begin
      if(T_2294) begin
        xact_addr_block <= io_inner_release_bits_addr_block;
      end else begin
        if(T_1852) begin
          xact_addr_block <= io_inner_acquire_bits_addr_block;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_1852) begin
        xact_allocate <= 1'h0;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_1852) begin
        xact_amo_shift_bytes <= T_1972;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_1852) begin
        if(T_1979) begin
          xact_op_code <= 5'h1;
        end else begin
          xact_op_code <= T_1980;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_1852) begin
        xact_addr_byte <= T_1982;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_1852) begin
        xact_op_size <= T_1983;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2331) begin
        if(T_2343) begin
          xact_vol_ir_r_type <= io_inner_release_bits_r_type;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2331) begin
        if(T_2343) begin
          xact_vol_ir_src <= io_inner_release_bits_client_id;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_2331) begin
        if(T_2343) begin
          xact_vol_ir_client_xact_id <= io_inner_release_bits_client_xact_id;
        end
      end
    end
    if(reset) begin
      pending_irel_data <= 8'h0;
    end else begin
      if(T_2331) begin
        if(T_2370) begin
          pending_irel_data <= T_2387;
        end else begin
          if(T_2343) begin
            if(T_2179) begin
              pending_irel_data <= T_2366;
            end else begin
              pending_irel_data <= 8'h0;
            end
          end else begin
            if(T_2294) begin
              pending_irel_data <= 8'hff;
            end
          end
        end
      end else begin
        if(T_2294) begin
          pending_irel_data <= 8'hff;
        end
      end
    end
    if(reset) begin
      pending_put_data <= 8'h0;
    end else begin
      if(T_1852) begin
        if(T_1978) begin
          pending_put_data <= T_2013;
        end else begin
          pending_put_data <= 8'h0;
        end
      end else begin
        if(T_1909) begin
          pending_put_data <= T_1964;
        end
      end
    end
    if(reset) begin
      pending_ignt_data <= 8'h0;
    end else begin
      if(T_3362) begin
        pending_ignt_data <= T_3433;
      end else begin
        if(T_1852) begin
          pending_ignt_data <= 8'h0;
        end
      end
    end
    if(1'h0) begin
    end else begin
      pending_iprbs <= GEN_310[0];
    end
    if(reset) begin
      pending_orel_send <= 1'h0;
    end else begin
      if(T_2698) begin
        pending_orel_send <= 1'h0;
      end
    end
    if(reset) begin
      pending_orel_data <= 8'h0;
    end else begin
      if(T_2679) begin
        pending_orel_data <= T_2714;
      end
    end
    if(reset) begin
      data_buffer_0 <= T_1773_0;
    end else begin
      if(T_3634) begin
        if(3'h0 == io_inner_acquire_bits_addr_beat) begin
          data_buffer_0 <= GEN_25;
        end else begin
          if(T_3233) begin
            if(3'h0 == io_outer_grant_bits_addr_beat) begin
              data_buffer_0 <= GEN_22;
            end else begin
              if(T_2357) begin
                if(3'h0 == io_inner_release_bits_addr_beat) begin
                  data_buffer_0 <= GEN_9;
                end
              end
            end
          end else begin
            if(T_2357) begin
              if(3'h0 == io_inner_release_bits_addr_beat) begin
                data_buffer_0 <= GEN_9;
              end
            end
          end
        end
      end else begin
        if(T_3233) begin
          if(3'h0 == io_outer_grant_bits_addr_beat) begin
            data_buffer_0 <= GEN_22;
          end else begin
            if(T_2357) begin
              if(3'h0 == io_inner_release_bits_addr_beat) begin
                data_buffer_0 <= GEN_9;
              end
            end
          end
        end else begin
          if(T_2357) begin
            if(3'h0 == io_inner_release_bits_addr_beat) begin
              data_buffer_0 <= GEN_9;
            end
          end
        end
      end
    end
    if(reset) begin
      data_buffer_1 <= T_1773_1;
    end else begin
      if(T_3634) begin
        if(3'h1 == io_inner_acquire_bits_addr_beat) begin
          data_buffer_1 <= GEN_25;
        end else begin
          if(T_3233) begin
            if(3'h1 == io_outer_grant_bits_addr_beat) begin
              data_buffer_1 <= GEN_22;
            end else begin
              if(T_2357) begin
                if(3'h1 == io_inner_release_bits_addr_beat) begin
                  data_buffer_1 <= GEN_9;
                end
              end
            end
          end else begin
            if(T_2357) begin
              if(3'h1 == io_inner_release_bits_addr_beat) begin
                data_buffer_1 <= GEN_9;
              end
            end
          end
        end
      end else begin
        if(T_3233) begin
          if(3'h1 == io_outer_grant_bits_addr_beat) begin
            data_buffer_1 <= GEN_22;
          end else begin
            if(T_2357) begin
              if(3'h1 == io_inner_release_bits_addr_beat) begin
                data_buffer_1 <= GEN_9;
              end
            end
          end
        end else begin
          if(T_2357) begin
            if(3'h1 == io_inner_release_bits_addr_beat) begin
              data_buffer_1 <= GEN_9;
            end
          end
        end
      end
    end
    if(reset) begin
      data_buffer_2 <= T_1773_2;
    end else begin
      if(T_3634) begin
        if(3'h2 == io_inner_acquire_bits_addr_beat) begin
          data_buffer_2 <= GEN_25;
        end else begin
          if(T_3233) begin
            if(3'h2 == io_outer_grant_bits_addr_beat) begin
              data_buffer_2 <= GEN_22;
            end else begin
              if(T_2357) begin
                if(3'h2 == io_inner_release_bits_addr_beat) begin
                  data_buffer_2 <= GEN_9;
                end
              end
            end
          end else begin
            if(T_2357) begin
              if(3'h2 == io_inner_release_bits_addr_beat) begin
                data_buffer_2 <= GEN_9;
              end
            end
          end
        end
      end else begin
        if(T_3233) begin
          if(3'h2 == io_outer_grant_bits_addr_beat) begin
            data_buffer_2 <= GEN_22;
          end else begin
            if(T_2357) begin
              if(3'h2 == io_inner_release_bits_addr_beat) begin
                data_buffer_2 <= GEN_9;
              end
            end
          end
        end else begin
          if(T_2357) begin
            if(3'h2 == io_inner_release_bits_addr_beat) begin
              data_buffer_2 <= GEN_9;
            end
          end
        end
      end
    end
    if(reset) begin
      data_buffer_3 <= T_1773_3;
    end else begin
      if(T_3634) begin
        if(3'h3 == io_inner_acquire_bits_addr_beat) begin
          data_buffer_3 <= GEN_25;
        end else begin
          if(T_3233) begin
            if(3'h3 == io_outer_grant_bits_addr_beat) begin
              data_buffer_3 <= GEN_22;
            end else begin
              if(T_2357) begin
                if(3'h3 == io_inner_release_bits_addr_beat) begin
                  data_buffer_3 <= GEN_9;
                end
              end
            end
          end else begin
            if(T_2357) begin
              if(3'h3 == io_inner_release_bits_addr_beat) begin
                data_buffer_3 <= GEN_9;
              end
            end
          end
        end
      end else begin
        if(T_3233) begin
          if(3'h3 == io_outer_grant_bits_addr_beat) begin
            data_buffer_3 <= GEN_22;
          end else begin
            if(T_2357) begin
              if(3'h3 == io_inner_release_bits_addr_beat) begin
                data_buffer_3 <= GEN_9;
              end
            end
          end
        end else begin
          if(T_2357) begin
            if(3'h3 == io_inner_release_bits_addr_beat) begin
              data_buffer_3 <= GEN_9;
            end
          end
        end
      end
    end
    if(reset) begin
      data_buffer_4 <= T_1773_4;
    end else begin
      if(T_3634) begin
        if(3'h4 == io_inner_acquire_bits_addr_beat) begin
          data_buffer_4 <= GEN_25;
        end else begin
          if(T_3233) begin
            if(3'h4 == io_outer_grant_bits_addr_beat) begin
              data_buffer_4 <= GEN_22;
            end else begin
              if(T_2357) begin
                if(3'h4 == io_inner_release_bits_addr_beat) begin
                  data_buffer_4 <= GEN_9;
                end
              end
            end
          end else begin
            if(T_2357) begin
              if(3'h4 == io_inner_release_bits_addr_beat) begin
                data_buffer_4 <= GEN_9;
              end
            end
          end
        end
      end else begin
        if(T_3233) begin
          if(3'h4 == io_outer_grant_bits_addr_beat) begin
            data_buffer_4 <= GEN_22;
          end else begin
            if(T_2357) begin
              if(3'h4 == io_inner_release_bits_addr_beat) begin
                data_buffer_4 <= GEN_9;
              end
            end
          end
        end else begin
          if(T_2357) begin
            if(3'h4 == io_inner_release_bits_addr_beat) begin
              data_buffer_4 <= GEN_9;
            end
          end
        end
      end
    end
    if(reset) begin
      data_buffer_5 <= T_1773_5;
    end else begin
      if(T_3634) begin
        if(3'h5 == io_inner_acquire_bits_addr_beat) begin
          data_buffer_5 <= GEN_25;
        end else begin
          if(T_3233) begin
            if(3'h5 == io_outer_grant_bits_addr_beat) begin
              data_buffer_5 <= GEN_22;
            end else begin
              if(T_2357) begin
                if(3'h5 == io_inner_release_bits_addr_beat) begin
                  data_buffer_5 <= GEN_9;
                end
              end
            end
          end else begin
            if(T_2357) begin
              if(3'h5 == io_inner_release_bits_addr_beat) begin
                data_buffer_5 <= GEN_9;
              end
            end
          end
        end
      end else begin
        if(T_3233) begin
          if(3'h5 == io_outer_grant_bits_addr_beat) begin
            data_buffer_5 <= GEN_22;
          end else begin
            if(T_2357) begin
              if(3'h5 == io_inner_release_bits_addr_beat) begin
                data_buffer_5 <= GEN_9;
              end
            end
          end
        end else begin
          if(T_2357) begin
            if(3'h5 == io_inner_release_bits_addr_beat) begin
              data_buffer_5 <= GEN_9;
            end
          end
        end
      end
    end
    if(reset) begin
      data_buffer_6 <= T_1773_6;
    end else begin
      if(T_3634) begin
        if(3'h6 == io_inner_acquire_bits_addr_beat) begin
          data_buffer_6 <= GEN_25;
        end else begin
          if(T_3233) begin
            if(3'h6 == io_outer_grant_bits_addr_beat) begin
              data_buffer_6 <= GEN_22;
            end else begin
              if(T_2357) begin
                if(3'h6 == io_inner_release_bits_addr_beat) begin
                  data_buffer_6 <= GEN_9;
                end
              end
            end
          end else begin
            if(T_2357) begin
              if(3'h6 == io_inner_release_bits_addr_beat) begin
                data_buffer_6 <= GEN_9;
              end
            end
          end
        end
      end else begin
        if(T_3233) begin
          if(3'h6 == io_outer_grant_bits_addr_beat) begin
            data_buffer_6 <= GEN_22;
          end else begin
            if(T_2357) begin
              if(3'h6 == io_inner_release_bits_addr_beat) begin
                data_buffer_6 <= GEN_9;
              end
            end
          end
        end else begin
          if(T_2357) begin
            if(3'h6 == io_inner_release_bits_addr_beat) begin
              data_buffer_6 <= GEN_9;
            end
          end
        end
      end
    end
    if(reset) begin
      data_buffer_7 <= T_1773_7;
    end else begin
      if(T_3634) begin
        if(3'h7 == io_inner_acquire_bits_addr_beat) begin
          data_buffer_7 <= GEN_25;
        end else begin
          if(T_3233) begin
            if(3'h7 == io_outer_grant_bits_addr_beat) begin
              data_buffer_7 <= GEN_22;
            end else begin
              if(T_2357) begin
                if(3'h7 == io_inner_release_bits_addr_beat) begin
                  data_buffer_7 <= GEN_9;
                end
              end
            end
          end else begin
            if(T_2357) begin
              if(3'h7 == io_inner_release_bits_addr_beat) begin
                data_buffer_7 <= GEN_9;
              end
            end
          end
        end
      end else begin
        if(T_3233) begin
          if(3'h7 == io_outer_grant_bits_addr_beat) begin
            data_buffer_7 <= GEN_22;
          end else begin
            if(T_2357) begin
              if(3'h7 == io_inner_release_bits_addr_beat) begin
                data_buffer_7 <= GEN_9;
              end
            end
          end
        end else begin
          if(T_2357) begin
            if(3'h7 == io_inner_release_bits_addr_beat) begin
              data_buffer_7 <= GEN_9;
            end
          end
        end
      end
    end
    if(reset) begin
      wmask_buffer_0 <= T_1791_0;
    end else begin
      if(T_3777) begin
        wmask_buffer_0 <= 8'h0;
      end else begin
        if(T_3634) begin
          if(3'h0 == io_inner_acquire_bits_addr_beat) begin
            wmask_buffer_0 <= GEN_27;
          end
        end
      end
    end
    if(reset) begin
      wmask_buffer_1 <= T_1791_1;
    end else begin
      if(T_3777) begin
        wmask_buffer_1 <= 8'h0;
      end else begin
        if(T_3634) begin
          if(3'h1 == io_inner_acquire_bits_addr_beat) begin
            wmask_buffer_1 <= GEN_27;
          end
        end
      end
    end
    if(reset) begin
      wmask_buffer_2 <= T_1791_2;
    end else begin
      if(T_3777) begin
        wmask_buffer_2 <= 8'h0;
      end else begin
        if(T_3634) begin
          if(3'h2 == io_inner_acquire_bits_addr_beat) begin
            wmask_buffer_2 <= GEN_27;
          end
        end
      end
    end
    if(reset) begin
      wmask_buffer_3 <= T_1791_3;
    end else begin
      if(T_3777) begin
        wmask_buffer_3 <= 8'h0;
      end else begin
        if(T_3634) begin
          if(3'h3 == io_inner_acquire_bits_addr_beat) begin
            wmask_buffer_3 <= GEN_27;
          end
        end
      end
    end
    if(reset) begin
      wmask_buffer_4 <= T_1791_4;
    end else begin
      if(T_3777) begin
        wmask_buffer_4 <= 8'h0;
      end else begin
        if(T_3634) begin
          if(3'h4 == io_inner_acquire_bits_addr_beat) begin
            wmask_buffer_4 <= GEN_27;
          end
        end
      end
    end
    if(reset) begin
      wmask_buffer_5 <= T_1791_5;
    end else begin
      if(T_3777) begin
        wmask_buffer_5 <= 8'h0;
      end else begin
        if(T_3634) begin
          if(3'h5 == io_inner_acquire_bits_addr_beat) begin
            wmask_buffer_5 <= GEN_27;
          end
        end
      end
    end
    if(reset) begin
      wmask_buffer_6 <= T_1791_6;
    end else begin
      if(T_3777) begin
        wmask_buffer_6 <= 8'h0;
      end else begin
        if(T_3634) begin
          if(3'h6 == io_inner_acquire_bits_addr_beat) begin
            wmask_buffer_6 <= GEN_27;
          end
        end
      end
    end
    if(reset) begin
      wmask_buffer_7 <= T_1791_7;
    end else begin
      if(T_3777) begin
        wmask_buffer_7 <= 8'h0;
      end else begin
        if(T_3634) begin
          if(3'h7 == io_inner_acquire_bits_addr_beat) begin
            wmask_buffer_7 <= GEN_27;
          end
        end
      end
    end
    if(reset) begin
      T_2159 <= 3'h0;
    end
    if(reset) begin
      T_2183 <= 3'h0;
    end else begin
      if(T_2181) begin
        T_2183 <= T_2188;
      end
    end
    if(reset) begin
      T_2193 <= 1'h0;
    end else begin
      if(T_2202) begin
        T_2193 <= T_2205;
      end else begin
        if(T_2196) begin
          T_2193 <= T_2199;
        end
      end
    end
    if(reset) begin
      T_2234 <= 3'h0;
    end else begin
      if(T_2232) begin
        T_2234 <= T_2239;
      end
    end
    if(reset) begin
      T_2267 <= 3'h0;
    end else begin
      if(T_2265) begin
        T_2267 <= T_2272;
      end
    end
    if(reset) begin
      T_2277 <= 1'h0;
    end else begin
      if(T_2286) begin
        T_2277 <= T_2289;
      end else begin
        if(T_2280) begin
          T_2277 <= T_2283;
        end
      end
    end
    if(reset) begin
      T_2734 <= 3'h0;
    end else begin
      if(T_2732) begin
        T_2734 <= T_2739;
      end
    end
    if(reset) begin
      T_2763 <= 3'h0;
    end else begin
      if(T_2761) begin
        T_2763 <= T_2768;
      end
    end
    if(reset) begin
      T_2773 <= 1'h0;
    end else begin
      if(T_2782) begin
        T_2773 <= T_2785;
      end else begin
        if(T_2776) begin
          T_2773 <= T_2779;
        end
      end
    end
    if(reset) begin
      T_2896 <= 3'h0;
    end else begin
      if(T_2894) begin
        T_2896 <= T_2901;
      end
    end
    if(reset) begin
      T_2927 <= 3'h0;
    end else begin
      if(T_2925) begin
        T_2927 <= T_2932;
      end
    end
    if(reset) begin
      T_2937 <= 1'h0;
    end else begin
      if(T_2946) begin
        T_2937 <= T_2949;
      end else begin
        if(T_2940) begin
          T_2937 <= T_2943;
        end
      end
    end
    if(reset) begin
      T_3318 <= 3'h0;
    end else begin
      if(T_3316) begin
        T_3318 <= T_3323;
      end
    end
    if(reset) begin
      T_3333 <= 3'h0;
    end
    if(reset) begin
      T_3343 <= 1'h0;
    end else begin
      if(T_3352) begin
        T_3343 <= T_3355;
      end else begin
        if(T_3346) begin
          T_3343 <= T_3349;
        end
      end
    end
    if(reset) begin
      T_3560 <= 3'h0;
    end else begin
      if(T_3558) begin
        T_3560 <= T_3565;
      end
    end
    `ifndef SYNTHESIS
    `ifdef PRINTF_COND
      if (`PRINTF_COND) begin
    `endif
        if (T_1734) begin
          $fwrite(32'h80000002,"Assertion failed: AcquireTracker initialized with a tail data beat.\n    at Broadcast.scala:96 assert(!(state === s_idle && io.inner.acquire.fire() && io.alloc.iacq.should &&\n");
        end
    `ifdef PRINTF_COND
      end
    `endif
    `endif
    `ifndef SYNTHESIS
    `ifdef STOP_COND
      if (`STOP_COND) begin
    `endif
        if (T_1734) begin
          $fatal;
        end
    `ifdef STOP_COND
      end
    `endif
    `endif
    `ifndef SYNTHESIS
    `ifdef PRINTF_COND
      if (`PRINTF_COND) begin
    `endif
        if (T_1748) begin
          $fwrite(32'h80000002,"Assertion failed: Broadcast Hub does not support Prefetches.\n    at Broadcast.scala:100 assert(!(state =/= s_idle && pending_ignt && xact_iacq.isPrefetch()),\n");
        end
    `ifdef PRINTF_COND
      end
    `endif
    `endif
    `ifndef SYNTHESIS
    `ifdef STOP_COND
      if (`STOP_COND) begin
    `endif
        if (T_1748) begin
          $fatal;
        end
    `ifdef STOP_COND
      end
    `endif
    `endif
    `ifndef SYNTHESIS
    `ifdef PRINTF_COND
      if (`PRINTF_COND) begin
    `endif
        if (T_1759) begin
          $fwrite(32'h80000002,"Assertion failed: Broadcast Hub does not support PutAtomics.\n    at Broadcast.scala:103 assert(!(state =/= s_idle && pending_ignt && xact_iacq.isAtomic()),\n");
        end
    `ifdef PRINTF_COND
      end
    `endif
    `endif
    `ifndef SYNTHESIS
    `ifdef STOP_COND
      if (`STOP_COND) begin
    `endif
        if (T_1759) begin
          $fatal;
        end
    `ifdef STOP_COND
      end
    `endif
    `endif
  end
endmodule
module LockingRRArbiter_5(
  input   clk,
  input   reset,
  output  io_in_0_ready,
  input   io_in_0_valid,
  input  [25:0] io_in_0_bits_addr_block,
  input  [3:0] io_in_0_bits_client_xact_id,
  input  [2:0] io_in_0_bits_addr_beat,
  input   io_in_0_bits_is_builtin_type,
  input  [2:0] io_in_0_bits_a_type,
  input  [11:0] io_in_0_bits_union,
  input  [63:0] io_in_0_bits_data,
  output  io_in_1_ready,
  input   io_in_1_valid,
  input  [25:0] io_in_1_bits_addr_block,
  input  [3:0] io_in_1_bits_client_xact_id,
  input  [2:0] io_in_1_bits_addr_beat,
  input   io_in_1_bits_is_builtin_type,
  input  [2:0] io_in_1_bits_a_type,
  input  [11:0] io_in_1_bits_union,
  input  [63:0] io_in_1_bits_data,
  output  io_in_2_ready,
  input   io_in_2_valid,
  input  [25:0] io_in_2_bits_addr_block,
  input  [3:0] io_in_2_bits_client_xact_id,
  input  [2:0] io_in_2_bits_addr_beat,
  input   io_in_2_bits_is_builtin_type,
  input  [2:0] io_in_2_bits_a_type,
  input  [11:0] io_in_2_bits_union,
  input  [63:0] io_in_2_bits_data,
  output  io_in_3_ready,
  input   io_in_3_valid,
  input  [25:0] io_in_3_bits_addr_block,
  input  [3:0] io_in_3_bits_client_xact_id,
  input  [2:0] io_in_3_bits_addr_beat,
  input   io_in_3_bits_is_builtin_type,
  input  [2:0] io_in_3_bits_a_type,
  input  [11:0] io_in_3_bits_union,
  input  [63:0] io_in_3_bits_data,
  output  io_in_4_ready,
  input   io_in_4_valid,
  input  [25:0] io_in_4_bits_addr_block,
  input  [3:0] io_in_4_bits_client_xact_id,
  input  [2:0] io_in_4_bits_addr_beat,
  input   io_in_4_bits_is_builtin_type,
  input  [2:0] io_in_4_bits_a_type,
  input  [11:0] io_in_4_bits_union,
  input  [63:0] io_in_4_bits_data,
  output  io_in_5_ready,
  input   io_in_5_valid,
  input  [25:0] io_in_5_bits_addr_block,
  input  [3:0] io_in_5_bits_client_xact_id,
  input  [2:0] io_in_5_bits_addr_beat,
  input   io_in_5_bits_is_builtin_type,
  input  [2:0] io_in_5_bits_a_type,
  input  [11:0] io_in_5_bits_union,
  input  [63:0] io_in_5_bits_data,
  output  io_in_6_ready,
  input   io_in_6_valid,
  input  [25:0] io_in_6_bits_addr_block,
  input  [3:0] io_in_6_bits_client_xact_id,
  input  [2:0] io_in_6_bits_addr_beat,
  input   io_in_6_bits_is_builtin_type,
  input  [2:0] io_in_6_bits_a_type,
  input  [11:0] io_in_6_bits_union,
  input  [63:0] io_in_6_bits_data,
  output  io_in_7_ready,
  input   io_in_7_valid,
  input  [25:0] io_in_7_bits_addr_block,
  input  [3:0] io_in_7_bits_client_xact_id,
  input  [2:0] io_in_7_bits_addr_beat,
  input   io_in_7_bits_is_builtin_type,
  input  [2:0] io_in_7_bits_a_type,
  input  [11:0] io_in_7_bits_union,
  input  [63:0] io_in_7_bits_data,
  input   io_out_ready,
  output  io_out_valid,
  output [25:0] io_out_bits_addr_block,
  output [3:0] io_out_bits_client_xact_id,
  output [2:0] io_out_bits_addr_beat,
  output  io_out_bits_is_builtin_type,
  output [2:0] io_out_bits_a_type,
  output [11:0] io_out_bits_union,
  output [63:0] io_out_bits_data,
  output [2:0] io_chosen
);
  wire [2:0] choice;
  wire  GEN_0;
  wire  GEN_8;
  wire  GEN_9;
  wire  GEN_10;
  wire  GEN_11;
  wire  GEN_12;
  wire  GEN_13;
  wire  GEN_14;
  wire [25:0] GEN_1;
  wire [25:0] GEN_15;
  wire [25:0] GEN_16;
  wire [25:0] GEN_17;
  wire [25:0] GEN_18;
  wire [25:0] GEN_19;
  wire [25:0] GEN_20;
  wire [25:0] GEN_21;
  wire [3:0] GEN_2;
  wire [3:0] GEN_22;
  wire [3:0] GEN_23;
  wire [3:0] GEN_24;
  wire [3:0] GEN_25;
  wire [3:0] GEN_26;
  wire [3:0] GEN_27;
  wire [3:0] GEN_28;
  wire [2:0] GEN_3;
  wire [2:0] GEN_29;
  wire [2:0] GEN_30;
  wire [2:0] GEN_31;
  wire [2:0] GEN_32;
  wire [2:0] GEN_33;
  wire [2:0] GEN_34;
  wire [2:0] GEN_35;
  wire  GEN_4;
  wire  GEN_36;
  wire  GEN_37;
  wire  GEN_38;
  wire  GEN_39;
  wire  GEN_40;
  wire  GEN_41;
  wire  GEN_42;
  wire [2:0] GEN_5;
  wire [2:0] GEN_43;
  wire [2:0] GEN_44;
  wire [2:0] GEN_45;
  wire [2:0] GEN_46;
  wire [2:0] GEN_47;
  wire [2:0] GEN_48;
  wire [2:0] GEN_49;
  wire [11:0] GEN_6;
  wire [11:0] GEN_50;
  wire [11:0] GEN_51;
  wire [11:0] GEN_52;
  wire [11:0] GEN_53;
  wire [11:0] GEN_54;
  wire [11:0] GEN_55;
  wire [11:0] GEN_56;
  wire [63:0] GEN_7;
  wire [63:0] GEN_57;
  wire [63:0] GEN_58;
  wire [63:0] GEN_59;
  wire [63:0] GEN_60;
  wire [63:0] GEN_61;
  wire [63:0] GEN_62;
  wire [63:0] GEN_63;
  reg [2:0] T_1462;
  reg [31:0] GEN_82;
  reg [2:0] T_1464;
  reg [31:0] GEN_83;
  wire  T_1466;
  wire [2:0] T_1475_0;
  wire  T_1477;
  wire  T_1478;
  wire  T_1479;
  wire  T_1480;
  wire [3:0] T_1484;
  wire [2:0] T_1485;
  wire [2:0] GEN_64;
  wire [2:0] GEN_65;
  wire [2:0] GEN_66;
  reg [2:0] lastGrant;
  reg [31:0] GEN_84;
  wire [2:0] GEN_67;
  wire  T_1490;
  wire  T_1492;
  wire  T_1494;
  wire  T_1496;
  wire  T_1498;
  wire  T_1500;
  wire  T_1502;
  wire  T_1504;
  wire  T_1505;
  wire  T_1506;
  wire  T_1507;
  wire  T_1508;
  wire  T_1509;
  wire  T_1510;
  wire  T_1513;
  wire  T_1514;
  wire  T_1515;
  wire  T_1516;
  wire  T_1517;
  wire  T_1518;
  wire  T_1519;
  wire  T_1520;
  wire  T_1521;
  wire  T_1522;
  wire  T_1523;
  wire  T_1524;
  wire  T_1525;
  wire  T_1529;
  wire  T_1531;
  wire  T_1533;
  wire  T_1535;
  wire  T_1537;
  wire  T_1539;
  wire  T_1541;
  wire  T_1543;
  wire  T_1545;
  wire  T_1547;
  wire  T_1549;
  wire  T_1551;
  wire  T_1553;
  wire  T_1555;
  wire  T_1559;
  wire  T_1560;
  wire  T_1561;
  wire  T_1562;
  wire  T_1563;
  wire  T_1564;
  wire  T_1565;
  wire  T_1566;
  wire  T_1567;
  wire  T_1568;
  wire  T_1569;
  wire  T_1570;
  wire  T_1571;
  wire  T_1573;
  wire  T_1574;
  wire  T_1575;
  wire  T_1577;
  wire  T_1578;
  wire  T_1579;
  wire  T_1581;
  wire  T_1582;
  wire  T_1583;
  wire  T_1585;
  wire  T_1586;
  wire  T_1587;
  wire  T_1589;
  wire  T_1590;
  wire  T_1591;
  wire  T_1593;
  wire  T_1594;
  wire  T_1595;
  wire  T_1597;
  wire  T_1598;
  wire  T_1599;
  wire  T_1601;
  wire  T_1602;
  wire  T_1603;
  wire [2:0] GEN_68;
  wire [2:0] GEN_69;
  wire [2:0] GEN_70;
  wire [2:0] GEN_71;
  wire [2:0] GEN_72;
  wire [2:0] GEN_73;
  wire [2:0] GEN_74;
  wire [2:0] GEN_75;
  wire [2:0] GEN_76;
  wire [2:0] GEN_77;
  wire [2:0] GEN_78;
  wire [2:0] GEN_79;
  wire [2:0] GEN_80;
  wire [2:0] GEN_81;
  assign io_in_0_ready = T_1575;
  assign io_in_1_ready = T_1579;
  assign io_in_2_ready = T_1583;
  assign io_in_3_ready = T_1587;
  assign io_in_4_ready = T_1591;
  assign io_in_5_ready = T_1595;
  assign io_in_6_ready = T_1599;
  assign io_in_7_ready = T_1603;
  assign io_out_valid = GEN_0;
  assign io_out_bits_addr_block = GEN_1;
  assign io_out_bits_client_xact_id = GEN_2;
  assign io_out_bits_addr_beat = GEN_3;
  assign io_out_bits_is_builtin_type = GEN_4;
  assign io_out_bits_a_type = GEN_5;
  assign io_out_bits_union = GEN_6;
  assign io_out_bits_data = GEN_7;
  assign io_chosen = GEN_66;
  assign choice = GEN_81;
  assign GEN_0 = GEN_14;
  assign GEN_8 = 3'h1 == io_chosen ? io_in_1_valid : io_in_0_valid;
  assign GEN_9 = 3'h2 == io_chosen ? io_in_2_valid : GEN_8;
  assign GEN_10 = 3'h3 == io_chosen ? io_in_3_valid : GEN_9;
  assign GEN_11 = 3'h4 == io_chosen ? io_in_4_valid : GEN_10;
  assign GEN_12 = 3'h5 == io_chosen ? io_in_5_valid : GEN_11;
  assign GEN_13 = 3'h6 == io_chosen ? io_in_6_valid : GEN_12;
  assign GEN_14 = 3'h7 == io_chosen ? io_in_7_valid : GEN_13;
  assign GEN_1 = GEN_21;
  assign GEN_15 = 3'h1 == io_chosen ? io_in_1_bits_addr_block : io_in_0_bits_addr_block;
  assign GEN_16 = 3'h2 == io_chosen ? io_in_2_bits_addr_block : GEN_15;
  assign GEN_17 = 3'h3 == io_chosen ? io_in_3_bits_addr_block : GEN_16;
  assign GEN_18 = 3'h4 == io_chosen ? io_in_4_bits_addr_block : GEN_17;
  assign GEN_19 = 3'h5 == io_chosen ? io_in_5_bits_addr_block : GEN_18;
  assign GEN_20 = 3'h6 == io_chosen ? io_in_6_bits_addr_block : GEN_19;
  assign GEN_21 = 3'h7 == io_chosen ? io_in_7_bits_addr_block : GEN_20;
  assign GEN_2 = GEN_28;
  assign GEN_22 = 3'h1 == io_chosen ? io_in_1_bits_client_xact_id : io_in_0_bits_client_xact_id;
  assign GEN_23 = 3'h2 == io_chosen ? io_in_2_bits_client_xact_id : GEN_22;
  assign GEN_24 = 3'h3 == io_chosen ? io_in_3_bits_client_xact_id : GEN_23;
  assign GEN_25 = 3'h4 == io_chosen ? io_in_4_bits_client_xact_id : GEN_24;
  assign GEN_26 = 3'h5 == io_chosen ? io_in_5_bits_client_xact_id : GEN_25;
  assign GEN_27 = 3'h6 == io_chosen ? io_in_6_bits_client_xact_id : GEN_26;
  assign GEN_28 = 3'h7 == io_chosen ? io_in_7_bits_client_xact_id : GEN_27;
  assign GEN_3 = GEN_35;
  assign GEN_29 = 3'h1 == io_chosen ? io_in_1_bits_addr_beat : io_in_0_bits_addr_beat;
  assign GEN_30 = 3'h2 == io_chosen ? io_in_2_bits_addr_beat : GEN_29;
  assign GEN_31 = 3'h3 == io_chosen ? io_in_3_bits_addr_beat : GEN_30;
  assign GEN_32 = 3'h4 == io_chosen ? io_in_4_bits_addr_beat : GEN_31;
  assign GEN_33 = 3'h5 == io_chosen ? io_in_5_bits_addr_beat : GEN_32;
  assign GEN_34 = 3'h6 == io_chosen ? io_in_6_bits_addr_beat : GEN_33;
  assign GEN_35 = 3'h7 == io_chosen ? io_in_7_bits_addr_beat : GEN_34;
  assign GEN_4 = GEN_42;
  assign GEN_36 = 3'h1 == io_chosen ? io_in_1_bits_is_builtin_type : io_in_0_bits_is_builtin_type;
  assign GEN_37 = 3'h2 == io_chosen ? io_in_2_bits_is_builtin_type : GEN_36;
  assign GEN_38 = 3'h3 == io_chosen ? io_in_3_bits_is_builtin_type : GEN_37;
  assign GEN_39 = 3'h4 == io_chosen ? io_in_4_bits_is_builtin_type : GEN_38;
  assign GEN_40 = 3'h5 == io_chosen ? io_in_5_bits_is_builtin_type : GEN_39;
  assign GEN_41 = 3'h6 == io_chosen ? io_in_6_bits_is_builtin_type : GEN_40;
  assign GEN_42 = 3'h7 == io_chosen ? io_in_7_bits_is_builtin_type : GEN_41;
  assign GEN_5 = GEN_49;
  assign GEN_43 = 3'h1 == io_chosen ? io_in_1_bits_a_type : io_in_0_bits_a_type;
  assign GEN_44 = 3'h2 == io_chosen ? io_in_2_bits_a_type : GEN_43;
  assign GEN_45 = 3'h3 == io_chosen ? io_in_3_bits_a_type : GEN_44;
  assign GEN_46 = 3'h4 == io_chosen ? io_in_4_bits_a_type : GEN_45;
  assign GEN_47 = 3'h5 == io_chosen ? io_in_5_bits_a_type : GEN_46;
  assign GEN_48 = 3'h6 == io_chosen ? io_in_6_bits_a_type : GEN_47;
  assign GEN_49 = 3'h7 == io_chosen ? io_in_7_bits_a_type : GEN_48;
  assign GEN_6 = GEN_56;
  assign GEN_50 = 3'h1 == io_chosen ? io_in_1_bits_union : io_in_0_bits_union;
  assign GEN_51 = 3'h2 == io_chosen ? io_in_2_bits_union : GEN_50;
  assign GEN_52 = 3'h3 == io_chosen ? io_in_3_bits_union : GEN_51;
  assign GEN_53 = 3'h4 == io_chosen ? io_in_4_bits_union : GEN_52;
  assign GEN_54 = 3'h5 == io_chosen ? io_in_5_bits_union : GEN_53;
  assign GEN_55 = 3'h6 == io_chosen ? io_in_6_bits_union : GEN_54;
  assign GEN_56 = 3'h7 == io_chosen ? io_in_7_bits_union : GEN_55;
  assign GEN_7 = GEN_63;
  assign GEN_57 = 3'h1 == io_chosen ? io_in_1_bits_data : io_in_0_bits_data;
  assign GEN_58 = 3'h2 == io_chosen ? io_in_2_bits_data : GEN_57;
  assign GEN_59 = 3'h3 == io_chosen ? io_in_3_bits_data : GEN_58;
  assign GEN_60 = 3'h4 == io_chosen ? io_in_4_bits_data : GEN_59;
  assign GEN_61 = 3'h5 == io_chosen ? io_in_5_bits_data : GEN_60;
  assign GEN_62 = 3'h6 == io_chosen ? io_in_6_bits_data : GEN_61;
  assign GEN_63 = 3'h7 == io_chosen ? io_in_7_bits_data : GEN_62;
  assign T_1466 = T_1462 != 3'h0;
  assign T_1475_0 = 3'h3;
  assign T_1477 = io_out_bits_a_type == T_1475_0;
  assign T_1478 = io_out_bits_is_builtin_type & T_1477;
  assign T_1479 = io_out_ready & io_out_valid;
  assign T_1480 = T_1479 & T_1478;
  assign T_1484 = T_1462 + 3'h1;
  assign T_1485 = T_1484[2:0];
  assign GEN_64 = T_1480 ? io_chosen : T_1464;
  assign GEN_65 = T_1480 ? T_1485 : T_1462;
  assign GEN_66 = T_1466 ? T_1464 : choice;
  assign GEN_67 = T_1479 ? io_chosen : lastGrant;
  assign T_1490 = 3'h1 > lastGrant;
  assign T_1492 = 3'h2 > lastGrant;
  assign T_1494 = 3'h3 > lastGrant;
  assign T_1496 = 3'h4 > lastGrant;
  assign T_1498 = 3'h5 > lastGrant;
  assign T_1500 = 3'h6 > lastGrant;
  assign T_1502 = 3'h7 > lastGrant;
  assign T_1504 = io_in_1_valid & T_1490;
  assign T_1505 = io_in_2_valid & T_1492;
  assign T_1506 = io_in_3_valid & T_1494;
  assign T_1507 = io_in_4_valid & T_1496;
  assign T_1508 = io_in_5_valid & T_1498;
  assign T_1509 = io_in_6_valid & T_1500;
  assign T_1510 = io_in_7_valid & T_1502;
  assign T_1513 = T_1504 | T_1505;
  assign T_1514 = T_1513 | T_1506;
  assign T_1515 = T_1514 | T_1507;
  assign T_1516 = T_1515 | T_1508;
  assign T_1517 = T_1516 | T_1509;
  assign T_1518 = T_1517 | T_1510;
  assign T_1519 = T_1518 | io_in_0_valid;
  assign T_1520 = T_1519 | io_in_1_valid;
  assign T_1521 = T_1520 | io_in_2_valid;
  assign T_1522 = T_1521 | io_in_3_valid;
  assign T_1523 = T_1522 | io_in_4_valid;
  assign T_1524 = T_1523 | io_in_5_valid;
  assign T_1525 = T_1524 | io_in_6_valid;
  assign T_1529 = T_1504 == 1'h0;
  assign T_1531 = T_1513 == 1'h0;
  assign T_1533 = T_1514 == 1'h0;
  assign T_1535 = T_1515 == 1'h0;
  assign T_1537 = T_1516 == 1'h0;
  assign T_1539 = T_1517 == 1'h0;
  assign T_1541 = T_1518 == 1'h0;
  assign T_1543 = T_1519 == 1'h0;
  assign T_1545 = T_1520 == 1'h0;
  assign T_1547 = T_1521 == 1'h0;
  assign T_1549 = T_1522 == 1'h0;
  assign T_1551 = T_1523 == 1'h0;
  assign T_1553 = T_1524 == 1'h0;
  assign T_1555 = T_1525 == 1'h0;
  assign T_1559 = T_1490 | T_1543;
  assign T_1560 = T_1529 & T_1492;
  assign T_1561 = T_1560 | T_1545;
  assign T_1562 = T_1531 & T_1494;
  assign T_1563 = T_1562 | T_1547;
  assign T_1564 = T_1533 & T_1496;
  assign T_1565 = T_1564 | T_1549;
  assign T_1566 = T_1535 & T_1498;
  assign T_1567 = T_1566 | T_1551;
  assign T_1568 = T_1537 & T_1500;
  assign T_1569 = T_1568 | T_1553;
  assign T_1570 = T_1539 & T_1502;
  assign T_1571 = T_1570 | T_1555;
  assign T_1573 = T_1464 == 3'h0;
  assign T_1574 = T_1466 ? T_1573 : T_1541;
  assign T_1575 = T_1574 & io_out_ready;
  assign T_1577 = T_1464 == 3'h1;
  assign T_1578 = T_1466 ? T_1577 : T_1559;
  assign T_1579 = T_1578 & io_out_ready;
  assign T_1581 = T_1464 == 3'h2;
  assign T_1582 = T_1466 ? T_1581 : T_1561;
  assign T_1583 = T_1582 & io_out_ready;
  assign T_1585 = T_1464 == 3'h3;
  assign T_1586 = T_1466 ? T_1585 : T_1563;
  assign T_1587 = T_1586 & io_out_ready;
  assign T_1589 = T_1464 == 3'h4;
  assign T_1590 = T_1466 ? T_1589 : T_1565;
  assign T_1591 = T_1590 & io_out_ready;
  assign T_1593 = T_1464 == 3'h5;
  assign T_1594 = T_1466 ? T_1593 : T_1567;
  assign T_1595 = T_1594 & io_out_ready;
  assign T_1597 = T_1464 == 3'h6;
  assign T_1598 = T_1466 ? T_1597 : T_1569;
  assign T_1599 = T_1598 & io_out_ready;
  assign T_1601 = T_1464 == 3'h7;
  assign T_1602 = T_1466 ? T_1601 : T_1571;
  assign T_1603 = T_1602 & io_out_ready;
  assign GEN_68 = io_in_6_valid ? 3'h6 : 3'h7;
  assign GEN_69 = io_in_5_valid ? 3'h5 : GEN_68;
  assign GEN_70 = io_in_4_valid ? 3'h4 : GEN_69;
  assign GEN_71 = io_in_3_valid ? 3'h3 : GEN_70;
  assign GEN_72 = io_in_2_valid ? 3'h2 : GEN_71;
  assign GEN_73 = io_in_1_valid ? 3'h1 : GEN_72;
  assign GEN_74 = io_in_0_valid ? 3'h0 : GEN_73;
  assign GEN_75 = T_1510 ? 3'h7 : GEN_74;
  assign GEN_76 = T_1509 ? 3'h6 : GEN_75;
  assign GEN_77 = T_1508 ? 3'h5 : GEN_76;
  assign GEN_78 = T_1507 ? 3'h4 : GEN_77;
  assign GEN_79 = T_1506 ? 3'h3 : GEN_78;
  assign GEN_80 = T_1505 ? 3'h2 : GEN_79;
  assign GEN_81 = T_1504 ? 3'h1 : GEN_80;
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifndef verilator
      #0.002;
    `endif
  `ifdef RANDOMIZE
  GEN_82 = {1{$random}};
  T_1462 = GEN_82[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_83 = {1{$random}};
  T_1464 = GEN_83[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_84 = {1{$random}};
  lastGrant = GEN_84[2:0];
  `endif
  end
`endif
  always @(posedge clk) begin
    if(reset) begin
      T_1462 <= 3'h0;
    end else begin
      if(T_1480) begin
        T_1462 <= T_1485;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_1480) begin
        T_1464 <= io_chosen;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_1479) begin
        lastGrant <= io_chosen;
      end
    end
  end
endmodule
module LockingRRArbiter_6(
  input   clk,
  input   reset,
  output  io_in_0_ready,
  input   io_in_0_valid,
  input  [2:0] io_in_0_bits_addr_beat,
  input  [25:0] io_in_0_bits_addr_block,
  input  [3:0] io_in_0_bits_client_xact_id,
  input   io_in_0_bits_voluntary,
  input  [2:0] io_in_0_bits_r_type,
  input  [63:0] io_in_0_bits_data,
  output  io_in_1_ready,
  input   io_in_1_valid,
  input  [2:0] io_in_1_bits_addr_beat,
  input  [25:0] io_in_1_bits_addr_block,
  input  [3:0] io_in_1_bits_client_xact_id,
  input   io_in_1_bits_voluntary,
  input  [2:0] io_in_1_bits_r_type,
  input  [63:0] io_in_1_bits_data,
  output  io_in_2_ready,
  input   io_in_2_valid,
  input  [2:0] io_in_2_bits_addr_beat,
  input  [25:0] io_in_2_bits_addr_block,
  input  [3:0] io_in_2_bits_client_xact_id,
  input   io_in_2_bits_voluntary,
  input  [2:0] io_in_2_bits_r_type,
  input  [63:0] io_in_2_bits_data,
  output  io_in_3_ready,
  input   io_in_3_valid,
  input  [2:0] io_in_3_bits_addr_beat,
  input  [25:0] io_in_3_bits_addr_block,
  input  [3:0] io_in_3_bits_client_xact_id,
  input   io_in_3_bits_voluntary,
  input  [2:0] io_in_3_bits_r_type,
  input  [63:0] io_in_3_bits_data,
  output  io_in_4_ready,
  input   io_in_4_valid,
  input  [2:0] io_in_4_bits_addr_beat,
  input  [25:0] io_in_4_bits_addr_block,
  input  [3:0] io_in_4_bits_client_xact_id,
  input   io_in_4_bits_voluntary,
  input  [2:0] io_in_4_bits_r_type,
  input  [63:0] io_in_4_bits_data,
  output  io_in_5_ready,
  input   io_in_5_valid,
  input  [2:0] io_in_5_bits_addr_beat,
  input  [25:0] io_in_5_bits_addr_block,
  input  [3:0] io_in_5_bits_client_xact_id,
  input   io_in_5_bits_voluntary,
  input  [2:0] io_in_5_bits_r_type,
  input  [63:0] io_in_5_bits_data,
  output  io_in_6_ready,
  input   io_in_6_valid,
  input  [2:0] io_in_6_bits_addr_beat,
  input  [25:0] io_in_6_bits_addr_block,
  input  [3:0] io_in_6_bits_client_xact_id,
  input   io_in_6_bits_voluntary,
  input  [2:0] io_in_6_bits_r_type,
  input  [63:0] io_in_6_bits_data,
  output  io_in_7_ready,
  input   io_in_7_valid,
  input  [2:0] io_in_7_bits_addr_beat,
  input  [25:0] io_in_7_bits_addr_block,
  input  [3:0] io_in_7_bits_client_xact_id,
  input   io_in_7_bits_voluntary,
  input  [2:0] io_in_7_bits_r_type,
  input  [63:0] io_in_7_bits_data,
  input   io_out_ready,
  output  io_out_valid,
  output [2:0] io_out_bits_addr_beat,
  output [25:0] io_out_bits_addr_block,
  output [3:0] io_out_bits_client_xact_id,
  output  io_out_bits_voluntary,
  output [2:0] io_out_bits_r_type,
  output [63:0] io_out_bits_data,
  output [2:0] io_chosen
);
  wire [2:0] choice;
  wire  GEN_0;
  wire  GEN_7;
  wire  GEN_8;
  wire  GEN_9;
  wire  GEN_10;
  wire  GEN_11;
  wire  GEN_12;
  wire  GEN_13;
  wire [2:0] GEN_1;
  wire [2:0] GEN_14;
  wire [2:0] GEN_15;
  wire [2:0] GEN_16;
  wire [2:0] GEN_17;
  wire [2:0] GEN_18;
  wire [2:0] GEN_19;
  wire [2:0] GEN_20;
  wire [25:0] GEN_2;
  wire [25:0] GEN_21;
  wire [25:0] GEN_22;
  wire [25:0] GEN_23;
  wire [25:0] GEN_24;
  wire [25:0] GEN_25;
  wire [25:0] GEN_26;
  wire [25:0] GEN_27;
  wire [3:0] GEN_3;
  wire [3:0] GEN_28;
  wire [3:0] GEN_29;
  wire [3:0] GEN_30;
  wire [3:0] GEN_31;
  wire [3:0] GEN_32;
  wire [3:0] GEN_33;
  wire [3:0] GEN_34;
  wire  GEN_4;
  wire  GEN_35;
  wire  GEN_36;
  wire  GEN_37;
  wire  GEN_38;
  wire  GEN_39;
  wire  GEN_40;
  wire  GEN_41;
  wire [2:0] GEN_5;
  wire [2:0] GEN_42;
  wire [2:0] GEN_43;
  wire [2:0] GEN_44;
  wire [2:0] GEN_45;
  wire [2:0] GEN_46;
  wire [2:0] GEN_47;
  wire [2:0] GEN_48;
  wire [63:0] GEN_6;
  wire [63:0] GEN_49;
  wire [63:0] GEN_50;
  wire [63:0] GEN_51;
  wire [63:0] GEN_52;
  wire [63:0] GEN_53;
  wire [63:0] GEN_54;
  wire [63:0] GEN_55;
  reg [2:0] T_1412;
  reg [31:0] GEN_74;
  reg [2:0] T_1414;
  reg [31:0] GEN_75;
  wire  T_1416;
  wire  T_1418;
  wire  T_1419;
  wire  T_1420;
  wire  T_1421;
  wire  T_1422;
  wire  T_1424;
  wire  T_1425;
  wire [3:0] T_1429;
  wire [2:0] T_1430;
  wire [2:0] GEN_56;
  wire [2:0] GEN_57;
  wire [2:0] GEN_58;
  reg [2:0] lastGrant;
  reg [31:0] GEN_76;
  wire [2:0] GEN_59;
  wire  T_1435;
  wire  T_1437;
  wire  T_1439;
  wire  T_1441;
  wire  T_1443;
  wire  T_1445;
  wire  T_1447;
  wire  T_1449;
  wire  T_1450;
  wire  T_1451;
  wire  T_1452;
  wire  T_1453;
  wire  T_1454;
  wire  T_1455;
  wire  T_1458;
  wire  T_1459;
  wire  T_1460;
  wire  T_1461;
  wire  T_1462;
  wire  T_1463;
  wire  T_1464;
  wire  T_1465;
  wire  T_1466;
  wire  T_1467;
  wire  T_1468;
  wire  T_1469;
  wire  T_1470;
  wire  T_1474;
  wire  T_1476;
  wire  T_1478;
  wire  T_1480;
  wire  T_1482;
  wire  T_1484;
  wire  T_1486;
  wire  T_1488;
  wire  T_1490;
  wire  T_1492;
  wire  T_1494;
  wire  T_1496;
  wire  T_1498;
  wire  T_1500;
  wire  T_1504;
  wire  T_1505;
  wire  T_1506;
  wire  T_1507;
  wire  T_1508;
  wire  T_1509;
  wire  T_1510;
  wire  T_1511;
  wire  T_1512;
  wire  T_1513;
  wire  T_1514;
  wire  T_1515;
  wire  T_1516;
  wire  T_1518;
  wire  T_1519;
  wire  T_1520;
  wire  T_1522;
  wire  T_1523;
  wire  T_1524;
  wire  T_1526;
  wire  T_1527;
  wire  T_1528;
  wire  T_1530;
  wire  T_1531;
  wire  T_1532;
  wire  T_1534;
  wire  T_1535;
  wire  T_1536;
  wire  T_1538;
  wire  T_1539;
  wire  T_1540;
  wire  T_1542;
  wire  T_1543;
  wire  T_1544;
  wire  T_1546;
  wire  T_1547;
  wire  T_1548;
  wire [2:0] GEN_60;
  wire [2:0] GEN_61;
  wire [2:0] GEN_62;
  wire [2:0] GEN_63;
  wire [2:0] GEN_64;
  wire [2:0] GEN_65;
  wire [2:0] GEN_66;
  wire [2:0] GEN_67;
  wire [2:0] GEN_68;
  wire [2:0] GEN_69;
  wire [2:0] GEN_70;
  wire [2:0] GEN_71;
  wire [2:0] GEN_72;
  wire [2:0] GEN_73;
  assign io_in_0_ready = T_1520;
  assign io_in_1_ready = T_1524;
  assign io_in_2_ready = T_1528;
  assign io_in_3_ready = T_1532;
  assign io_in_4_ready = T_1536;
  assign io_in_5_ready = T_1540;
  assign io_in_6_ready = T_1544;
  assign io_in_7_ready = T_1548;
  assign io_out_valid = GEN_0;
  assign io_out_bits_addr_beat = GEN_1;
  assign io_out_bits_addr_block = GEN_2;
  assign io_out_bits_client_xact_id = GEN_3;
  assign io_out_bits_voluntary = GEN_4;
  assign io_out_bits_r_type = GEN_5;
  assign io_out_bits_data = GEN_6;
  assign io_chosen = GEN_58;
  assign choice = GEN_73;
  assign GEN_0 = GEN_13;
  assign GEN_7 = 3'h1 == io_chosen ? io_in_1_valid : io_in_0_valid;
  assign GEN_8 = 3'h2 == io_chosen ? io_in_2_valid : GEN_7;
  assign GEN_9 = 3'h3 == io_chosen ? io_in_3_valid : GEN_8;
  assign GEN_10 = 3'h4 == io_chosen ? io_in_4_valid : GEN_9;
  assign GEN_11 = 3'h5 == io_chosen ? io_in_5_valid : GEN_10;
  assign GEN_12 = 3'h6 == io_chosen ? io_in_6_valid : GEN_11;
  assign GEN_13 = 3'h7 == io_chosen ? io_in_7_valid : GEN_12;
  assign GEN_1 = GEN_20;
  assign GEN_14 = 3'h1 == io_chosen ? io_in_1_bits_addr_beat : io_in_0_bits_addr_beat;
  assign GEN_15 = 3'h2 == io_chosen ? io_in_2_bits_addr_beat : GEN_14;
  assign GEN_16 = 3'h3 == io_chosen ? io_in_3_bits_addr_beat : GEN_15;
  assign GEN_17 = 3'h4 == io_chosen ? io_in_4_bits_addr_beat : GEN_16;
  assign GEN_18 = 3'h5 == io_chosen ? io_in_5_bits_addr_beat : GEN_17;
  assign GEN_19 = 3'h6 == io_chosen ? io_in_6_bits_addr_beat : GEN_18;
  assign GEN_20 = 3'h7 == io_chosen ? io_in_7_bits_addr_beat : GEN_19;
  assign GEN_2 = GEN_27;
  assign GEN_21 = 3'h1 == io_chosen ? io_in_1_bits_addr_block : io_in_0_bits_addr_block;
  assign GEN_22 = 3'h2 == io_chosen ? io_in_2_bits_addr_block : GEN_21;
  assign GEN_23 = 3'h3 == io_chosen ? io_in_3_bits_addr_block : GEN_22;
  assign GEN_24 = 3'h4 == io_chosen ? io_in_4_bits_addr_block : GEN_23;
  assign GEN_25 = 3'h5 == io_chosen ? io_in_5_bits_addr_block : GEN_24;
  assign GEN_26 = 3'h6 == io_chosen ? io_in_6_bits_addr_block : GEN_25;
  assign GEN_27 = 3'h7 == io_chosen ? io_in_7_bits_addr_block : GEN_26;
  assign GEN_3 = GEN_34;
  assign GEN_28 = 3'h1 == io_chosen ? io_in_1_bits_client_xact_id : io_in_0_bits_client_xact_id;
  assign GEN_29 = 3'h2 == io_chosen ? io_in_2_bits_client_xact_id : GEN_28;
  assign GEN_30 = 3'h3 == io_chosen ? io_in_3_bits_client_xact_id : GEN_29;
  assign GEN_31 = 3'h4 == io_chosen ? io_in_4_bits_client_xact_id : GEN_30;
  assign GEN_32 = 3'h5 == io_chosen ? io_in_5_bits_client_xact_id : GEN_31;
  assign GEN_33 = 3'h6 == io_chosen ? io_in_6_bits_client_xact_id : GEN_32;
  assign GEN_34 = 3'h7 == io_chosen ? io_in_7_bits_client_xact_id : GEN_33;
  assign GEN_4 = GEN_41;
  assign GEN_35 = 3'h1 == io_chosen ? io_in_1_bits_voluntary : io_in_0_bits_voluntary;
  assign GEN_36 = 3'h2 == io_chosen ? io_in_2_bits_voluntary : GEN_35;
  assign GEN_37 = 3'h3 == io_chosen ? io_in_3_bits_voluntary : GEN_36;
  assign GEN_38 = 3'h4 == io_chosen ? io_in_4_bits_voluntary : GEN_37;
  assign GEN_39 = 3'h5 == io_chosen ? io_in_5_bits_voluntary : GEN_38;
  assign GEN_40 = 3'h6 == io_chosen ? io_in_6_bits_voluntary : GEN_39;
  assign GEN_41 = 3'h7 == io_chosen ? io_in_7_bits_voluntary : GEN_40;
  assign GEN_5 = GEN_48;
  assign GEN_42 = 3'h1 == io_chosen ? io_in_1_bits_r_type : io_in_0_bits_r_type;
  assign GEN_43 = 3'h2 == io_chosen ? io_in_2_bits_r_type : GEN_42;
  assign GEN_44 = 3'h3 == io_chosen ? io_in_3_bits_r_type : GEN_43;
  assign GEN_45 = 3'h4 == io_chosen ? io_in_4_bits_r_type : GEN_44;
  assign GEN_46 = 3'h5 == io_chosen ? io_in_5_bits_r_type : GEN_45;
  assign GEN_47 = 3'h6 == io_chosen ? io_in_6_bits_r_type : GEN_46;
  assign GEN_48 = 3'h7 == io_chosen ? io_in_7_bits_r_type : GEN_47;
  assign GEN_6 = GEN_55;
  assign GEN_49 = 3'h1 == io_chosen ? io_in_1_bits_data : io_in_0_bits_data;
  assign GEN_50 = 3'h2 == io_chosen ? io_in_2_bits_data : GEN_49;
  assign GEN_51 = 3'h3 == io_chosen ? io_in_3_bits_data : GEN_50;
  assign GEN_52 = 3'h4 == io_chosen ? io_in_4_bits_data : GEN_51;
  assign GEN_53 = 3'h5 == io_chosen ? io_in_5_bits_data : GEN_52;
  assign GEN_54 = 3'h6 == io_chosen ? io_in_6_bits_data : GEN_53;
  assign GEN_55 = 3'h7 == io_chosen ? io_in_7_bits_data : GEN_54;
  assign T_1416 = T_1412 != 3'h0;
  assign T_1418 = io_out_bits_r_type == 3'h0;
  assign T_1419 = io_out_bits_r_type == 3'h1;
  assign T_1420 = io_out_bits_r_type == 3'h2;
  assign T_1421 = T_1418 | T_1419;
  assign T_1422 = T_1421 | T_1420;
  assign T_1424 = io_out_ready & io_out_valid;
  assign T_1425 = T_1424 & T_1422;
  assign T_1429 = T_1412 + 3'h1;
  assign T_1430 = T_1429[2:0];
  assign GEN_56 = T_1425 ? io_chosen : T_1414;
  assign GEN_57 = T_1425 ? T_1430 : T_1412;
  assign GEN_58 = T_1416 ? T_1414 : choice;
  assign GEN_59 = T_1424 ? io_chosen : lastGrant;
  assign T_1435 = 3'h1 > lastGrant;
  assign T_1437 = 3'h2 > lastGrant;
  assign T_1439 = 3'h3 > lastGrant;
  assign T_1441 = 3'h4 > lastGrant;
  assign T_1443 = 3'h5 > lastGrant;
  assign T_1445 = 3'h6 > lastGrant;
  assign T_1447 = 3'h7 > lastGrant;
  assign T_1449 = io_in_1_valid & T_1435;
  assign T_1450 = io_in_2_valid & T_1437;
  assign T_1451 = io_in_3_valid & T_1439;
  assign T_1452 = io_in_4_valid & T_1441;
  assign T_1453 = io_in_5_valid & T_1443;
  assign T_1454 = io_in_6_valid & T_1445;
  assign T_1455 = io_in_7_valid & T_1447;
  assign T_1458 = T_1449 | T_1450;
  assign T_1459 = T_1458 | T_1451;
  assign T_1460 = T_1459 | T_1452;
  assign T_1461 = T_1460 | T_1453;
  assign T_1462 = T_1461 | T_1454;
  assign T_1463 = T_1462 | T_1455;
  assign T_1464 = T_1463 | io_in_0_valid;
  assign T_1465 = T_1464 | io_in_1_valid;
  assign T_1466 = T_1465 | io_in_2_valid;
  assign T_1467 = T_1466 | io_in_3_valid;
  assign T_1468 = T_1467 | io_in_4_valid;
  assign T_1469 = T_1468 | io_in_5_valid;
  assign T_1470 = T_1469 | io_in_6_valid;
  assign T_1474 = T_1449 == 1'h0;
  assign T_1476 = T_1458 == 1'h0;
  assign T_1478 = T_1459 == 1'h0;
  assign T_1480 = T_1460 == 1'h0;
  assign T_1482 = T_1461 == 1'h0;
  assign T_1484 = T_1462 == 1'h0;
  assign T_1486 = T_1463 == 1'h0;
  assign T_1488 = T_1464 == 1'h0;
  assign T_1490 = T_1465 == 1'h0;
  assign T_1492 = T_1466 == 1'h0;
  assign T_1494 = T_1467 == 1'h0;
  assign T_1496 = T_1468 == 1'h0;
  assign T_1498 = T_1469 == 1'h0;
  assign T_1500 = T_1470 == 1'h0;
  assign T_1504 = T_1435 | T_1488;
  assign T_1505 = T_1474 & T_1437;
  assign T_1506 = T_1505 | T_1490;
  assign T_1507 = T_1476 & T_1439;
  assign T_1508 = T_1507 | T_1492;
  assign T_1509 = T_1478 & T_1441;
  assign T_1510 = T_1509 | T_1494;
  assign T_1511 = T_1480 & T_1443;
  assign T_1512 = T_1511 | T_1496;
  assign T_1513 = T_1482 & T_1445;
  assign T_1514 = T_1513 | T_1498;
  assign T_1515 = T_1484 & T_1447;
  assign T_1516 = T_1515 | T_1500;
  assign T_1518 = T_1414 == 3'h0;
  assign T_1519 = T_1416 ? T_1518 : T_1486;
  assign T_1520 = T_1519 & io_out_ready;
  assign T_1522 = T_1414 == 3'h1;
  assign T_1523 = T_1416 ? T_1522 : T_1504;
  assign T_1524 = T_1523 & io_out_ready;
  assign T_1526 = T_1414 == 3'h2;
  assign T_1527 = T_1416 ? T_1526 : T_1506;
  assign T_1528 = T_1527 & io_out_ready;
  assign T_1530 = T_1414 == 3'h3;
  assign T_1531 = T_1416 ? T_1530 : T_1508;
  assign T_1532 = T_1531 & io_out_ready;
  assign T_1534 = T_1414 == 3'h4;
  assign T_1535 = T_1416 ? T_1534 : T_1510;
  assign T_1536 = T_1535 & io_out_ready;
  assign T_1538 = T_1414 == 3'h5;
  assign T_1539 = T_1416 ? T_1538 : T_1512;
  assign T_1540 = T_1539 & io_out_ready;
  assign T_1542 = T_1414 == 3'h6;
  assign T_1543 = T_1416 ? T_1542 : T_1514;
  assign T_1544 = T_1543 & io_out_ready;
  assign T_1546 = T_1414 == 3'h7;
  assign T_1547 = T_1416 ? T_1546 : T_1516;
  assign T_1548 = T_1547 & io_out_ready;
  assign GEN_60 = io_in_6_valid ? 3'h6 : 3'h7;
  assign GEN_61 = io_in_5_valid ? 3'h5 : GEN_60;
  assign GEN_62 = io_in_4_valid ? 3'h4 : GEN_61;
  assign GEN_63 = io_in_3_valid ? 3'h3 : GEN_62;
  assign GEN_64 = io_in_2_valid ? 3'h2 : GEN_63;
  assign GEN_65 = io_in_1_valid ? 3'h1 : GEN_64;
  assign GEN_66 = io_in_0_valid ? 3'h0 : GEN_65;
  assign GEN_67 = T_1455 ? 3'h7 : GEN_66;
  assign GEN_68 = T_1454 ? 3'h6 : GEN_67;
  assign GEN_69 = T_1453 ? 3'h5 : GEN_68;
  assign GEN_70 = T_1452 ? 3'h4 : GEN_69;
  assign GEN_71 = T_1451 ? 3'h3 : GEN_70;
  assign GEN_72 = T_1450 ? 3'h2 : GEN_71;
  assign GEN_73 = T_1449 ? 3'h1 : GEN_72;
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifndef verilator
      #0.002;
    `endif
  `ifdef RANDOMIZE
  GEN_74 = {1{$random}};
  T_1412 = GEN_74[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_75 = {1{$random}};
  T_1414 = GEN_75[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_76 = {1{$random}};
  lastGrant = GEN_76[2:0];
  `endif
  end
`endif
  always @(posedge clk) begin
    if(reset) begin
      T_1412 <= 3'h0;
    end else begin
      if(T_1425) begin
        T_1412 <= T_1430;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_1425) begin
        T_1414 <= io_chosen;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_1424) begin
        lastGrant <= io_chosen;
      end
    end
  end
endmodule
module ClientTileLinkIOArbiter(
  input   clk,
  input   reset,
  output  io_in_0_acquire_ready,
  input   io_in_0_acquire_valid,
  input  [25:0] io_in_0_acquire_bits_addr_block,
  input  [3:0] io_in_0_acquire_bits_client_xact_id,
  input  [2:0] io_in_0_acquire_bits_addr_beat,
  input   io_in_0_acquire_bits_is_builtin_type,
  input  [2:0] io_in_0_acquire_bits_a_type,
  input  [11:0] io_in_0_acquire_bits_union,
  input  [63:0] io_in_0_acquire_bits_data,
  input   io_in_0_probe_ready,
  output  io_in_0_probe_valid,
  output [25:0] io_in_0_probe_bits_addr_block,
  output [1:0] io_in_0_probe_bits_p_type,
  output  io_in_0_release_ready,
  input   io_in_0_release_valid,
  input  [2:0] io_in_0_release_bits_addr_beat,
  input  [25:0] io_in_0_release_bits_addr_block,
  input  [3:0] io_in_0_release_bits_client_xact_id,
  input   io_in_0_release_bits_voluntary,
  input  [2:0] io_in_0_release_bits_r_type,
  input  [63:0] io_in_0_release_bits_data,
  input   io_in_0_grant_ready,
  output  io_in_0_grant_valid,
  output [2:0] io_in_0_grant_bits_addr_beat,
  output [3:0] io_in_0_grant_bits_client_xact_id,
  output  io_in_0_grant_bits_manager_xact_id,
  output  io_in_0_grant_bits_is_builtin_type,
  output [3:0] io_in_0_grant_bits_g_type,
  output [63:0] io_in_0_grant_bits_data,
  output  io_in_0_grant_bits_manager_id,
  output  io_in_0_finish_ready,
  input   io_in_0_finish_valid,
  input   io_in_0_finish_bits_manager_xact_id,
  input   io_in_0_finish_bits_manager_id,
  output  io_in_1_acquire_ready,
  input   io_in_1_acquire_valid,
  input  [25:0] io_in_1_acquire_bits_addr_block,
  input  [3:0] io_in_1_acquire_bits_client_xact_id,
  input  [2:0] io_in_1_acquire_bits_addr_beat,
  input   io_in_1_acquire_bits_is_builtin_type,
  input  [2:0] io_in_1_acquire_bits_a_type,
  input  [11:0] io_in_1_acquire_bits_union,
  input  [63:0] io_in_1_acquire_bits_data,
  input   io_in_1_probe_ready,
  output  io_in_1_probe_valid,
  output [25:0] io_in_1_probe_bits_addr_block,
  output [1:0] io_in_1_probe_bits_p_type,
  output  io_in_1_release_ready,
  input   io_in_1_release_valid,
  input  [2:0] io_in_1_release_bits_addr_beat,
  input  [25:0] io_in_1_release_bits_addr_block,
  input  [3:0] io_in_1_release_bits_client_xact_id,
  input   io_in_1_release_bits_voluntary,
  input  [2:0] io_in_1_release_bits_r_type,
  input  [63:0] io_in_1_release_bits_data,
  input   io_in_1_grant_ready,
  output  io_in_1_grant_valid,
  output [2:0] io_in_1_grant_bits_addr_beat,
  output [3:0] io_in_1_grant_bits_client_xact_id,
  output  io_in_1_grant_bits_manager_xact_id,
  output  io_in_1_grant_bits_is_builtin_type,
  output [3:0] io_in_1_grant_bits_g_type,
  output [63:0] io_in_1_grant_bits_data,
  output  io_in_1_grant_bits_manager_id,
  output  io_in_1_finish_ready,
  input   io_in_1_finish_valid,
  input   io_in_1_finish_bits_manager_xact_id,
  input   io_in_1_finish_bits_manager_id,
  output  io_in_2_acquire_ready,
  input   io_in_2_acquire_valid,
  input  [25:0] io_in_2_acquire_bits_addr_block,
  input  [3:0] io_in_2_acquire_bits_client_xact_id,
  input  [2:0] io_in_2_acquire_bits_addr_beat,
  input   io_in_2_acquire_bits_is_builtin_type,
  input  [2:0] io_in_2_acquire_bits_a_type,
  input  [11:0] io_in_2_acquire_bits_union,
  input  [63:0] io_in_2_acquire_bits_data,
  input   io_in_2_probe_ready,
  output  io_in_2_probe_valid,
  output [25:0] io_in_2_probe_bits_addr_block,
  output [1:0] io_in_2_probe_bits_p_type,
  output  io_in_2_release_ready,
  input   io_in_2_release_valid,
  input  [2:0] io_in_2_release_bits_addr_beat,
  input  [25:0] io_in_2_release_bits_addr_block,
  input  [3:0] io_in_2_release_bits_client_xact_id,
  input   io_in_2_release_bits_voluntary,
  input  [2:0] io_in_2_release_bits_r_type,
  input  [63:0] io_in_2_release_bits_data,
  input   io_in_2_grant_ready,
  output  io_in_2_grant_valid,
  output [2:0] io_in_2_grant_bits_addr_beat,
  output [3:0] io_in_2_grant_bits_client_xact_id,
  output  io_in_2_grant_bits_manager_xact_id,
  output  io_in_2_grant_bits_is_builtin_type,
  output [3:0] io_in_2_grant_bits_g_type,
  output [63:0] io_in_2_grant_bits_data,
  output  io_in_2_grant_bits_manager_id,
  output  io_in_2_finish_ready,
  input   io_in_2_finish_valid,
  input   io_in_2_finish_bits_manager_xact_id,
  input   io_in_2_finish_bits_manager_id,
  output  io_in_3_acquire_ready,
  input   io_in_3_acquire_valid,
  input  [25:0] io_in_3_acquire_bits_addr_block,
  input  [3:0] io_in_3_acquire_bits_client_xact_id,
  input  [2:0] io_in_3_acquire_bits_addr_beat,
  input   io_in_3_acquire_bits_is_builtin_type,
  input  [2:0] io_in_3_acquire_bits_a_type,
  input  [11:0] io_in_3_acquire_bits_union,
  input  [63:0] io_in_3_acquire_bits_data,
  input   io_in_3_probe_ready,
  output  io_in_3_probe_valid,
  output [25:0] io_in_3_probe_bits_addr_block,
  output [1:0] io_in_3_probe_bits_p_type,
  output  io_in_3_release_ready,
  input   io_in_3_release_valid,
  input  [2:0] io_in_3_release_bits_addr_beat,
  input  [25:0] io_in_3_release_bits_addr_block,
  input  [3:0] io_in_3_release_bits_client_xact_id,
  input   io_in_3_release_bits_voluntary,
  input  [2:0] io_in_3_release_bits_r_type,
  input  [63:0] io_in_3_release_bits_data,
  input   io_in_3_grant_ready,
  output  io_in_3_grant_valid,
  output [2:0] io_in_3_grant_bits_addr_beat,
  output [3:0] io_in_3_grant_bits_client_xact_id,
  output  io_in_3_grant_bits_manager_xact_id,
  output  io_in_3_grant_bits_is_builtin_type,
  output [3:0] io_in_3_grant_bits_g_type,
  output [63:0] io_in_3_grant_bits_data,
  output  io_in_3_grant_bits_manager_id,
  output  io_in_3_finish_ready,
  input   io_in_3_finish_valid,
  input   io_in_3_finish_bits_manager_xact_id,
  input   io_in_3_finish_bits_manager_id,
  output  io_in_4_acquire_ready,
  input   io_in_4_acquire_valid,
  input  [25:0] io_in_4_acquire_bits_addr_block,
  input  [3:0] io_in_4_acquire_bits_client_xact_id,
  input  [2:0] io_in_4_acquire_bits_addr_beat,
  input   io_in_4_acquire_bits_is_builtin_type,
  input  [2:0] io_in_4_acquire_bits_a_type,
  input  [11:0] io_in_4_acquire_bits_union,
  input  [63:0] io_in_4_acquire_bits_data,
  input   io_in_4_probe_ready,
  output  io_in_4_probe_valid,
  output [25:0] io_in_4_probe_bits_addr_block,
  output [1:0] io_in_4_probe_bits_p_type,
  output  io_in_4_release_ready,
  input   io_in_4_release_valid,
  input  [2:0] io_in_4_release_bits_addr_beat,
  input  [25:0] io_in_4_release_bits_addr_block,
  input  [3:0] io_in_4_release_bits_client_xact_id,
  input   io_in_4_release_bits_voluntary,
  input  [2:0] io_in_4_release_bits_r_type,
  input  [63:0] io_in_4_release_bits_data,
  input   io_in_4_grant_ready,
  output  io_in_4_grant_valid,
  output [2:0] io_in_4_grant_bits_addr_beat,
  output [3:0] io_in_4_grant_bits_client_xact_id,
  output  io_in_4_grant_bits_manager_xact_id,
  output  io_in_4_grant_bits_is_builtin_type,
  output [3:0] io_in_4_grant_bits_g_type,
  output [63:0] io_in_4_grant_bits_data,
  output  io_in_4_grant_bits_manager_id,
  output  io_in_4_finish_ready,
  input   io_in_4_finish_valid,
  input   io_in_4_finish_bits_manager_xact_id,
  input   io_in_4_finish_bits_manager_id,
  output  io_in_5_acquire_ready,
  input   io_in_5_acquire_valid,
  input  [25:0] io_in_5_acquire_bits_addr_block,
  input  [3:0] io_in_5_acquire_bits_client_xact_id,
  input  [2:0] io_in_5_acquire_bits_addr_beat,
  input   io_in_5_acquire_bits_is_builtin_type,
  input  [2:0] io_in_5_acquire_bits_a_type,
  input  [11:0] io_in_5_acquire_bits_union,
  input  [63:0] io_in_5_acquire_bits_data,
  input   io_in_5_probe_ready,
  output  io_in_5_probe_valid,
  output [25:0] io_in_5_probe_bits_addr_block,
  output [1:0] io_in_5_probe_bits_p_type,
  output  io_in_5_release_ready,
  input   io_in_5_release_valid,
  input  [2:0] io_in_5_release_bits_addr_beat,
  input  [25:0] io_in_5_release_bits_addr_block,
  input  [3:0] io_in_5_release_bits_client_xact_id,
  input   io_in_5_release_bits_voluntary,
  input  [2:0] io_in_5_release_bits_r_type,
  input  [63:0] io_in_5_release_bits_data,
  input   io_in_5_grant_ready,
  output  io_in_5_grant_valid,
  output [2:0] io_in_5_grant_bits_addr_beat,
  output [3:0] io_in_5_grant_bits_client_xact_id,
  output  io_in_5_grant_bits_manager_xact_id,
  output  io_in_5_grant_bits_is_builtin_type,
  output [3:0] io_in_5_grant_bits_g_type,
  output [63:0] io_in_5_grant_bits_data,
  output  io_in_5_grant_bits_manager_id,
  output  io_in_5_finish_ready,
  input   io_in_5_finish_valid,
  input   io_in_5_finish_bits_manager_xact_id,
  input   io_in_5_finish_bits_manager_id,
  output  io_in_6_acquire_ready,
  input   io_in_6_acquire_valid,
  input  [25:0] io_in_6_acquire_bits_addr_block,
  input  [3:0] io_in_6_acquire_bits_client_xact_id,
  input  [2:0] io_in_6_acquire_bits_addr_beat,
  input   io_in_6_acquire_bits_is_builtin_type,
  input  [2:0] io_in_6_acquire_bits_a_type,
  input  [11:0] io_in_6_acquire_bits_union,
  input  [63:0] io_in_6_acquire_bits_data,
  input   io_in_6_probe_ready,
  output  io_in_6_probe_valid,
  output [25:0] io_in_6_probe_bits_addr_block,
  output [1:0] io_in_6_probe_bits_p_type,
  output  io_in_6_release_ready,
  input   io_in_6_release_valid,
  input  [2:0] io_in_6_release_bits_addr_beat,
  input  [25:0] io_in_6_release_bits_addr_block,
  input  [3:0] io_in_6_release_bits_client_xact_id,
  input   io_in_6_release_bits_voluntary,
  input  [2:0] io_in_6_release_bits_r_type,
  input  [63:0] io_in_6_release_bits_data,
  input   io_in_6_grant_ready,
  output  io_in_6_grant_valid,
  output [2:0] io_in_6_grant_bits_addr_beat,
  output [3:0] io_in_6_grant_bits_client_xact_id,
  output  io_in_6_grant_bits_manager_xact_id,
  output  io_in_6_grant_bits_is_builtin_type,
  output [3:0] io_in_6_grant_bits_g_type,
  output [63:0] io_in_6_grant_bits_data,
  output  io_in_6_grant_bits_manager_id,
  output  io_in_6_finish_ready,
  input   io_in_6_finish_valid,
  input   io_in_6_finish_bits_manager_xact_id,
  input   io_in_6_finish_bits_manager_id,
  output  io_in_7_acquire_ready,
  input   io_in_7_acquire_valid,
  input  [25:0] io_in_7_acquire_bits_addr_block,
  input  [3:0] io_in_7_acquire_bits_client_xact_id,
  input  [2:0] io_in_7_acquire_bits_addr_beat,
  input   io_in_7_acquire_bits_is_builtin_type,
  input  [2:0] io_in_7_acquire_bits_a_type,
  input  [11:0] io_in_7_acquire_bits_union,
  input  [63:0] io_in_7_acquire_bits_data,
  input   io_in_7_probe_ready,
  output  io_in_7_probe_valid,
  output [25:0] io_in_7_probe_bits_addr_block,
  output [1:0] io_in_7_probe_bits_p_type,
  output  io_in_7_release_ready,
  input   io_in_7_release_valid,
  input  [2:0] io_in_7_release_bits_addr_beat,
  input  [25:0] io_in_7_release_bits_addr_block,
  input  [3:0] io_in_7_release_bits_client_xact_id,
  input   io_in_7_release_bits_voluntary,
  input  [2:0] io_in_7_release_bits_r_type,
  input  [63:0] io_in_7_release_bits_data,
  input   io_in_7_grant_ready,
  output  io_in_7_grant_valid,
  output [2:0] io_in_7_grant_bits_addr_beat,
  output [3:0] io_in_7_grant_bits_client_xact_id,
  output  io_in_7_grant_bits_manager_xact_id,
  output  io_in_7_grant_bits_is_builtin_type,
  output [3:0] io_in_7_grant_bits_g_type,
  output [63:0] io_in_7_grant_bits_data,
  output  io_in_7_grant_bits_manager_id,
  output  io_in_7_finish_ready,
  input   io_in_7_finish_valid,
  input   io_in_7_finish_bits_manager_xact_id,
  input   io_in_7_finish_bits_manager_id,
  input   io_out_acquire_ready,
  output  io_out_acquire_valid,
  output [25:0] io_out_acquire_bits_addr_block,
  output [3:0] io_out_acquire_bits_client_xact_id,
  output [2:0] io_out_acquire_bits_addr_beat,
  output  io_out_acquire_bits_is_builtin_type,
  output [2:0] io_out_acquire_bits_a_type,
  output [11:0] io_out_acquire_bits_union,
  output [63:0] io_out_acquire_bits_data,
  output  io_out_probe_ready,
  input   io_out_probe_valid,
  input  [25:0] io_out_probe_bits_addr_block,
  input  [1:0] io_out_probe_bits_p_type,
  input   io_out_release_ready,
  output  io_out_release_valid,
  output [2:0] io_out_release_bits_addr_beat,
  output [25:0] io_out_release_bits_addr_block,
  output [3:0] io_out_release_bits_client_xact_id,
  output  io_out_release_bits_voluntary,
  output [2:0] io_out_release_bits_r_type,
  output [63:0] io_out_release_bits_data,
  output  io_out_grant_ready,
  input   io_out_grant_valid,
  input  [2:0] io_out_grant_bits_addr_beat,
  input  [3:0] io_out_grant_bits_client_xact_id,
  input   io_out_grant_bits_manager_xact_id,
  input   io_out_grant_bits_is_builtin_type,
  input  [3:0] io_out_grant_bits_g_type,
  input  [63:0] io_out_grant_bits_data,
  input   io_out_grant_bits_manager_id,
  input   io_out_finish_ready,
  output  io_out_finish_valid,
  output  io_out_finish_bits_manager_xact_id,
  output  io_out_finish_bits_manager_id
);
  wire  LockingRRArbiter_5_1_clk;
  wire  LockingRRArbiter_5_1_reset;
  wire  LockingRRArbiter_5_1_io_in_0_ready;
  wire  LockingRRArbiter_5_1_io_in_0_valid;
  wire [25:0] LockingRRArbiter_5_1_io_in_0_bits_addr_block;
  wire [3:0] LockingRRArbiter_5_1_io_in_0_bits_client_xact_id;
  wire [2:0] LockingRRArbiter_5_1_io_in_0_bits_addr_beat;
  wire  LockingRRArbiter_5_1_io_in_0_bits_is_builtin_type;
  wire [2:0] LockingRRArbiter_5_1_io_in_0_bits_a_type;
  wire [11:0] LockingRRArbiter_5_1_io_in_0_bits_union;
  wire [63:0] LockingRRArbiter_5_1_io_in_0_bits_data;
  wire  LockingRRArbiter_5_1_io_in_1_ready;
  wire  LockingRRArbiter_5_1_io_in_1_valid;
  wire [25:0] LockingRRArbiter_5_1_io_in_1_bits_addr_block;
  wire [3:0] LockingRRArbiter_5_1_io_in_1_bits_client_xact_id;
  wire [2:0] LockingRRArbiter_5_1_io_in_1_bits_addr_beat;
  wire  LockingRRArbiter_5_1_io_in_1_bits_is_builtin_type;
  wire [2:0] LockingRRArbiter_5_1_io_in_1_bits_a_type;
  wire [11:0] LockingRRArbiter_5_1_io_in_1_bits_union;
  wire [63:0] LockingRRArbiter_5_1_io_in_1_bits_data;
  wire  LockingRRArbiter_5_1_io_in_2_ready;
  wire  LockingRRArbiter_5_1_io_in_2_valid;
  wire [25:0] LockingRRArbiter_5_1_io_in_2_bits_addr_block;
  wire [3:0] LockingRRArbiter_5_1_io_in_2_bits_client_xact_id;
  wire [2:0] LockingRRArbiter_5_1_io_in_2_bits_addr_beat;
  wire  LockingRRArbiter_5_1_io_in_2_bits_is_builtin_type;
  wire [2:0] LockingRRArbiter_5_1_io_in_2_bits_a_type;
  wire [11:0] LockingRRArbiter_5_1_io_in_2_bits_union;
  wire [63:0] LockingRRArbiter_5_1_io_in_2_bits_data;
  wire  LockingRRArbiter_5_1_io_in_3_ready;
  wire  LockingRRArbiter_5_1_io_in_3_valid;
  wire [25:0] LockingRRArbiter_5_1_io_in_3_bits_addr_block;
  wire [3:0] LockingRRArbiter_5_1_io_in_3_bits_client_xact_id;
  wire [2:0] LockingRRArbiter_5_1_io_in_3_bits_addr_beat;
  wire  LockingRRArbiter_5_1_io_in_3_bits_is_builtin_type;
  wire [2:0] LockingRRArbiter_5_1_io_in_3_bits_a_type;
  wire [11:0] LockingRRArbiter_5_1_io_in_3_bits_union;
  wire [63:0] LockingRRArbiter_5_1_io_in_3_bits_data;
  wire  LockingRRArbiter_5_1_io_in_4_ready;
  wire  LockingRRArbiter_5_1_io_in_4_valid;
  wire [25:0] LockingRRArbiter_5_1_io_in_4_bits_addr_block;
  wire [3:0] LockingRRArbiter_5_1_io_in_4_bits_client_xact_id;
  wire [2:0] LockingRRArbiter_5_1_io_in_4_bits_addr_beat;
  wire  LockingRRArbiter_5_1_io_in_4_bits_is_builtin_type;
  wire [2:0] LockingRRArbiter_5_1_io_in_4_bits_a_type;
  wire [11:0] LockingRRArbiter_5_1_io_in_4_bits_union;
  wire [63:0] LockingRRArbiter_5_1_io_in_4_bits_data;
  wire  LockingRRArbiter_5_1_io_in_5_ready;
  wire  LockingRRArbiter_5_1_io_in_5_valid;
  wire [25:0] LockingRRArbiter_5_1_io_in_5_bits_addr_block;
  wire [3:0] LockingRRArbiter_5_1_io_in_5_bits_client_xact_id;
  wire [2:0] LockingRRArbiter_5_1_io_in_5_bits_addr_beat;
  wire  LockingRRArbiter_5_1_io_in_5_bits_is_builtin_type;
  wire [2:0] LockingRRArbiter_5_1_io_in_5_bits_a_type;
  wire [11:0] LockingRRArbiter_5_1_io_in_5_bits_union;
  wire [63:0] LockingRRArbiter_5_1_io_in_5_bits_data;
  wire  LockingRRArbiter_5_1_io_in_6_ready;
  wire  LockingRRArbiter_5_1_io_in_6_valid;
  wire [25:0] LockingRRArbiter_5_1_io_in_6_bits_addr_block;
  wire [3:0] LockingRRArbiter_5_1_io_in_6_bits_client_xact_id;
  wire [2:0] LockingRRArbiter_5_1_io_in_6_bits_addr_beat;
  wire  LockingRRArbiter_5_1_io_in_6_bits_is_builtin_type;
  wire [2:0] LockingRRArbiter_5_1_io_in_6_bits_a_type;
  wire [11:0] LockingRRArbiter_5_1_io_in_6_bits_union;
  wire [63:0] LockingRRArbiter_5_1_io_in_6_bits_data;
  wire  LockingRRArbiter_5_1_io_in_7_ready;
  wire  LockingRRArbiter_5_1_io_in_7_valid;
  wire [25:0] LockingRRArbiter_5_1_io_in_7_bits_addr_block;
  wire [3:0] LockingRRArbiter_5_1_io_in_7_bits_client_xact_id;
  wire [2:0] LockingRRArbiter_5_1_io_in_7_bits_addr_beat;
  wire  LockingRRArbiter_5_1_io_in_7_bits_is_builtin_type;
  wire [2:0] LockingRRArbiter_5_1_io_in_7_bits_a_type;
  wire [11:0] LockingRRArbiter_5_1_io_in_7_bits_union;
  wire [63:0] LockingRRArbiter_5_1_io_in_7_bits_data;
  wire  LockingRRArbiter_5_1_io_out_ready;
  wire  LockingRRArbiter_5_1_io_out_valid;
  wire [25:0] LockingRRArbiter_5_1_io_out_bits_addr_block;
  wire [3:0] LockingRRArbiter_5_1_io_out_bits_client_xact_id;
  wire [2:0] LockingRRArbiter_5_1_io_out_bits_addr_beat;
  wire  LockingRRArbiter_5_1_io_out_bits_is_builtin_type;
  wire [2:0] LockingRRArbiter_5_1_io_out_bits_a_type;
  wire [11:0] LockingRRArbiter_5_1_io_out_bits_union;
  wire [63:0] LockingRRArbiter_5_1_io_out_bits_data;
  wire [2:0] LockingRRArbiter_5_1_io_chosen;
  wire [6:0] T_12220;
  wire [6:0] T_12222;
  wire [6:0] T_12224;
  wire [6:0] T_12226;
  wire [6:0] T_12228;
  wire [6:0] T_12230;
  wire [6:0] T_12232;
  wire [6:0] T_12234;
  wire  LockingRRArbiter_6_1_clk;
  wire  LockingRRArbiter_6_1_reset;
  wire  LockingRRArbiter_6_1_io_in_0_ready;
  wire  LockingRRArbiter_6_1_io_in_0_valid;
  wire [2:0] LockingRRArbiter_6_1_io_in_0_bits_addr_beat;
  wire [25:0] LockingRRArbiter_6_1_io_in_0_bits_addr_block;
  wire [3:0] LockingRRArbiter_6_1_io_in_0_bits_client_xact_id;
  wire  LockingRRArbiter_6_1_io_in_0_bits_voluntary;
  wire [2:0] LockingRRArbiter_6_1_io_in_0_bits_r_type;
  wire [63:0] LockingRRArbiter_6_1_io_in_0_bits_data;
  wire  LockingRRArbiter_6_1_io_in_1_ready;
  wire  LockingRRArbiter_6_1_io_in_1_valid;
  wire [2:0] LockingRRArbiter_6_1_io_in_1_bits_addr_beat;
  wire [25:0] LockingRRArbiter_6_1_io_in_1_bits_addr_block;
  wire [3:0] LockingRRArbiter_6_1_io_in_1_bits_client_xact_id;
  wire  LockingRRArbiter_6_1_io_in_1_bits_voluntary;
  wire [2:0] LockingRRArbiter_6_1_io_in_1_bits_r_type;
  wire [63:0] LockingRRArbiter_6_1_io_in_1_bits_data;
  wire  LockingRRArbiter_6_1_io_in_2_ready;
  wire  LockingRRArbiter_6_1_io_in_2_valid;
  wire [2:0] LockingRRArbiter_6_1_io_in_2_bits_addr_beat;
  wire [25:0] LockingRRArbiter_6_1_io_in_2_bits_addr_block;
  wire [3:0] LockingRRArbiter_6_1_io_in_2_bits_client_xact_id;
  wire  LockingRRArbiter_6_1_io_in_2_bits_voluntary;
  wire [2:0] LockingRRArbiter_6_1_io_in_2_bits_r_type;
  wire [63:0] LockingRRArbiter_6_1_io_in_2_bits_data;
  wire  LockingRRArbiter_6_1_io_in_3_ready;
  wire  LockingRRArbiter_6_1_io_in_3_valid;
  wire [2:0] LockingRRArbiter_6_1_io_in_3_bits_addr_beat;
  wire [25:0] LockingRRArbiter_6_1_io_in_3_bits_addr_block;
  wire [3:0] LockingRRArbiter_6_1_io_in_3_bits_client_xact_id;
  wire  LockingRRArbiter_6_1_io_in_3_bits_voluntary;
  wire [2:0] LockingRRArbiter_6_1_io_in_3_bits_r_type;
  wire [63:0] LockingRRArbiter_6_1_io_in_3_bits_data;
  wire  LockingRRArbiter_6_1_io_in_4_ready;
  wire  LockingRRArbiter_6_1_io_in_4_valid;
  wire [2:0] LockingRRArbiter_6_1_io_in_4_bits_addr_beat;
  wire [25:0] LockingRRArbiter_6_1_io_in_4_bits_addr_block;
  wire [3:0] LockingRRArbiter_6_1_io_in_4_bits_client_xact_id;
  wire  LockingRRArbiter_6_1_io_in_4_bits_voluntary;
  wire [2:0] LockingRRArbiter_6_1_io_in_4_bits_r_type;
  wire [63:0] LockingRRArbiter_6_1_io_in_4_bits_data;
  wire  LockingRRArbiter_6_1_io_in_5_ready;
  wire  LockingRRArbiter_6_1_io_in_5_valid;
  wire [2:0] LockingRRArbiter_6_1_io_in_5_bits_addr_beat;
  wire [25:0] LockingRRArbiter_6_1_io_in_5_bits_addr_block;
  wire [3:0] LockingRRArbiter_6_1_io_in_5_bits_client_xact_id;
  wire  LockingRRArbiter_6_1_io_in_5_bits_voluntary;
  wire [2:0] LockingRRArbiter_6_1_io_in_5_bits_r_type;
  wire [63:0] LockingRRArbiter_6_1_io_in_5_bits_data;
  wire  LockingRRArbiter_6_1_io_in_6_ready;
  wire  LockingRRArbiter_6_1_io_in_6_valid;
  wire [2:0] LockingRRArbiter_6_1_io_in_6_bits_addr_beat;
  wire [25:0] LockingRRArbiter_6_1_io_in_6_bits_addr_block;
  wire [3:0] LockingRRArbiter_6_1_io_in_6_bits_client_xact_id;
  wire  LockingRRArbiter_6_1_io_in_6_bits_voluntary;
  wire [2:0] LockingRRArbiter_6_1_io_in_6_bits_r_type;
  wire [63:0] LockingRRArbiter_6_1_io_in_6_bits_data;
  wire  LockingRRArbiter_6_1_io_in_7_ready;
  wire  LockingRRArbiter_6_1_io_in_7_valid;
  wire [2:0] LockingRRArbiter_6_1_io_in_7_bits_addr_beat;
  wire [25:0] LockingRRArbiter_6_1_io_in_7_bits_addr_block;
  wire [3:0] LockingRRArbiter_6_1_io_in_7_bits_client_xact_id;
  wire  LockingRRArbiter_6_1_io_in_7_bits_voluntary;
  wire [2:0] LockingRRArbiter_6_1_io_in_7_bits_r_type;
  wire [63:0] LockingRRArbiter_6_1_io_in_7_bits_data;
  wire  LockingRRArbiter_6_1_io_out_ready;
  wire  LockingRRArbiter_6_1_io_out_valid;
  wire [2:0] LockingRRArbiter_6_1_io_out_bits_addr_beat;
  wire [25:0] LockingRRArbiter_6_1_io_out_bits_addr_block;
  wire [3:0] LockingRRArbiter_6_1_io_out_bits_client_xact_id;
  wire  LockingRRArbiter_6_1_io_out_bits_voluntary;
  wire [2:0] LockingRRArbiter_6_1_io_out_bits_r_type;
  wire [63:0] LockingRRArbiter_6_1_io_out_bits_data;
  wire [2:0] LockingRRArbiter_6_1_io_chosen;
  wire [6:0] T_12236;
  wire [6:0] T_12238;
  wire [6:0] T_12240;
  wire [6:0] T_12242;
  wire [6:0] T_12244;
  wire [6:0] T_12246;
  wire [6:0] T_12248;
  wire [6:0] T_12250;
  wire  T_12251;
  wire  T_12252;
  wire  T_12253;
  wire  T_12254;
  wire  T_12255;
  wire  T_12256;
  wire  T_12257;
  wire [2:0] T_12260;
  wire  T_12262;
  wire  GEN_0;
  wire  GEN_1;
  wire  T_12263;
  wire  T_12267;
  wire  GEN_2;
  wire  GEN_3;
  wire  T_12272;
  wire  GEN_4;
  wire  GEN_5;
  wire  T_12277;
  wire  GEN_6;
  wire  GEN_7;
  wire  T_12282;
  wire  GEN_8;
  wire  GEN_9;
  wire  T_12287;
  wire  GEN_10;
  wire  GEN_11;
  wire  T_12292;
  wire  GEN_12;
  wire  GEN_13;
  wire  T_12297;
  wire  GEN_14;
  wire  GEN_15;
  reg  GEN_16;
  reg [31:0] GEN_27;
  reg  GEN_17;
  reg [31:0] GEN_28;
  reg  GEN_18;
  reg [31:0] GEN_29;
  reg  GEN_19;
  reg [31:0] GEN_30;
  reg  GEN_20;
  reg [31:0] GEN_31;
  reg  GEN_21;
  reg [31:0] GEN_32;
  reg  GEN_22;
  reg [31:0] GEN_33;
  reg  GEN_23;
  reg [31:0] GEN_34;
  reg  GEN_24;
  reg [31:0] GEN_35;
  reg  GEN_25;
  reg [31:0] GEN_36;
  reg  GEN_26;
  reg [31:0] GEN_37;
  LockingRRArbiter_5 LockingRRArbiter_5_1 (
    .clk(LockingRRArbiter_5_1_clk),
    .reset(LockingRRArbiter_5_1_reset),
    .io_in_0_ready(LockingRRArbiter_5_1_io_in_0_ready),
    .io_in_0_valid(LockingRRArbiter_5_1_io_in_0_valid),
    .io_in_0_bits_addr_block(LockingRRArbiter_5_1_io_in_0_bits_addr_block),
    .io_in_0_bits_client_xact_id(LockingRRArbiter_5_1_io_in_0_bits_client_xact_id),
    .io_in_0_bits_addr_beat(LockingRRArbiter_5_1_io_in_0_bits_addr_beat),
    .io_in_0_bits_is_builtin_type(LockingRRArbiter_5_1_io_in_0_bits_is_builtin_type),
    .io_in_0_bits_a_type(LockingRRArbiter_5_1_io_in_0_bits_a_type),
    .io_in_0_bits_union(LockingRRArbiter_5_1_io_in_0_bits_union),
    .io_in_0_bits_data(LockingRRArbiter_5_1_io_in_0_bits_data),
    .io_in_1_ready(LockingRRArbiter_5_1_io_in_1_ready),
    .io_in_1_valid(LockingRRArbiter_5_1_io_in_1_valid),
    .io_in_1_bits_addr_block(LockingRRArbiter_5_1_io_in_1_bits_addr_block),
    .io_in_1_bits_client_xact_id(LockingRRArbiter_5_1_io_in_1_bits_client_xact_id),
    .io_in_1_bits_addr_beat(LockingRRArbiter_5_1_io_in_1_bits_addr_beat),
    .io_in_1_bits_is_builtin_type(LockingRRArbiter_5_1_io_in_1_bits_is_builtin_type),
    .io_in_1_bits_a_type(LockingRRArbiter_5_1_io_in_1_bits_a_type),
    .io_in_1_bits_union(LockingRRArbiter_5_1_io_in_1_bits_union),
    .io_in_1_bits_data(LockingRRArbiter_5_1_io_in_1_bits_data),
    .io_in_2_ready(LockingRRArbiter_5_1_io_in_2_ready),
    .io_in_2_valid(LockingRRArbiter_5_1_io_in_2_valid),
    .io_in_2_bits_addr_block(LockingRRArbiter_5_1_io_in_2_bits_addr_block),
    .io_in_2_bits_client_xact_id(LockingRRArbiter_5_1_io_in_2_bits_client_xact_id),
    .io_in_2_bits_addr_beat(LockingRRArbiter_5_1_io_in_2_bits_addr_beat),
    .io_in_2_bits_is_builtin_type(LockingRRArbiter_5_1_io_in_2_bits_is_builtin_type),
    .io_in_2_bits_a_type(LockingRRArbiter_5_1_io_in_2_bits_a_type),
    .io_in_2_bits_union(LockingRRArbiter_5_1_io_in_2_bits_union),
    .io_in_2_bits_data(LockingRRArbiter_5_1_io_in_2_bits_data),
    .io_in_3_ready(LockingRRArbiter_5_1_io_in_3_ready),
    .io_in_3_valid(LockingRRArbiter_5_1_io_in_3_valid),
    .io_in_3_bits_addr_block(LockingRRArbiter_5_1_io_in_3_bits_addr_block),
    .io_in_3_bits_client_xact_id(LockingRRArbiter_5_1_io_in_3_bits_client_xact_id),
    .io_in_3_bits_addr_beat(LockingRRArbiter_5_1_io_in_3_bits_addr_beat),
    .io_in_3_bits_is_builtin_type(LockingRRArbiter_5_1_io_in_3_bits_is_builtin_type),
    .io_in_3_bits_a_type(LockingRRArbiter_5_1_io_in_3_bits_a_type),
    .io_in_3_bits_union(LockingRRArbiter_5_1_io_in_3_bits_union),
    .io_in_3_bits_data(LockingRRArbiter_5_1_io_in_3_bits_data),
    .io_in_4_ready(LockingRRArbiter_5_1_io_in_4_ready),
    .io_in_4_valid(LockingRRArbiter_5_1_io_in_4_valid),
    .io_in_4_bits_addr_block(LockingRRArbiter_5_1_io_in_4_bits_addr_block),
    .io_in_4_bits_client_xact_id(LockingRRArbiter_5_1_io_in_4_bits_client_xact_id),
    .io_in_4_bits_addr_beat(LockingRRArbiter_5_1_io_in_4_bits_addr_beat),
    .io_in_4_bits_is_builtin_type(LockingRRArbiter_5_1_io_in_4_bits_is_builtin_type),
    .io_in_4_bits_a_type(LockingRRArbiter_5_1_io_in_4_bits_a_type),
    .io_in_4_bits_union(LockingRRArbiter_5_1_io_in_4_bits_union),
    .io_in_4_bits_data(LockingRRArbiter_5_1_io_in_4_bits_data),
    .io_in_5_ready(LockingRRArbiter_5_1_io_in_5_ready),
    .io_in_5_valid(LockingRRArbiter_5_1_io_in_5_valid),
    .io_in_5_bits_addr_block(LockingRRArbiter_5_1_io_in_5_bits_addr_block),
    .io_in_5_bits_client_xact_id(LockingRRArbiter_5_1_io_in_5_bits_client_xact_id),
    .io_in_5_bits_addr_beat(LockingRRArbiter_5_1_io_in_5_bits_addr_beat),
    .io_in_5_bits_is_builtin_type(LockingRRArbiter_5_1_io_in_5_bits_is_builtin_type),
    .io_in_5_bits_a_type(LockingRRArbiter_5_1_io_in_5_bits_a_type),
    .io_in_5_bits_union(LockingRRArbiter_5_1_io_in_5_bits_union),
    .io_in_5_bits_data(LockingRRArbiter_5_1_io_in_5_bits_data),
    .io_in_6_ready(LockingRRArbiter_5_1_io_in_6_ready),
    .io_in_6_valid(LockingRRArbiter_5_1_io_in_6_valid),
    .io_in_6_bits_addr_block(LockingRRArbiter_5_1_io_in_6_bits_addr_block),
    .io_in_6_bits_client_xact_id(LockingRRArbiter_5_1_io_in_6_bits_client_xact_id),
    .io_in_6_bits_addr_beat(LockingRRArbiter_5_1_io_in_6_bits_addr_beat),
    .io_in_6_bits_is_builtin_type(LockingRRArbiter_5_1_io_in_6_bits_is_builtin_type),
    .io_in_6_bits_a_type(LockingRRArbiter_5_1_io_in_6_bits_a_type),
    .io_in_6_bits_union(LockingRRArbiter_5_1_io_in_6_bits_union),
    .io_in_6_bits_data(LockingRRArbiter_5_1_io_in_6_bits_data),
    .io_in_7_ready(LockingRRArbiter_5_1_io_in_7_ready),
    .io_in_7_valid(LockingRRArbiter_5_1_io_in_7_valid),
    .io_in_7_bits_addr_block(LockingRRArbiter_5_1_io_in_7_bits_addr_block),
    .io_in_7_bits_client_xact_id(LockingRRArbiter_5_1_io_in_7_bits_client_xact_id),
    .io_in_7_bits_addr_beat(LockingRRArbiter_5_1_io_in_7_bits_addr_beat),
    .io_in_7_bits_is_builtin_type(LockingRRArbiter_5_1_io_in_7_bits_is_builtin_type),
    .io_in_7_bits_a_type(LockingRRArbiter_5_1_io_in_7_bits_a_type),
    .io_in_7_bits_union(LockingRRArbiter_5_1_io_in_7_bits_union),
    .io_in_7_bits_data(LockingRRArbiter_5_1_io_in_7_bits_data),
    .io_out_ready(LockingRRArbiter_5_1_io_out_ready),
    .io_out_valid(LockingRRArbiter_5_1_io_out_valid),
    .io_out_bits_addr_block(LockingRRArbiter_5_1_io_out_bits_addr_block),
    .io_out_bits_client_xact_id(LockingRRArbiter_5_1_io_out_bits_client_xact_id),
    .io_out_bits_addr_beat(LockingRRArbiter_5_1_io_out_bits_addr_beat),
    .io_out_bits_is_builtin_type(LockingRRArbiter_5_1_io_out_bits_is_builtin_type),
    .io_out_bits_a_type(LockingRRArbiter_5_1_io_out_bits_a_type),
    .io_out_bits_union(LockingRRArbiter_5_1_io_out_bits_union),
    .io_out_bits_data(LockingRRArbiter_5_1_io_out_bits_data),
    .io_chosen(LockingRRArbiter_5_1_io_chosen)
  );
  LockingRRArbiter_6 LockingRRArbiter_6_1 (
    .clk(LockingRRArbiter_6_1_clk),
    .reset(LockingRRArbiter_6_1_reset),
    .io_in_0_ready(LockingRRArbiter_6_1_io_in_0_ready),
    .io_in_0_valid(LockingRRArbiter_6_1_io_in_0_valid),
    .io_in_0_bits_addr_beat(LockingRRArbiter_6_1_io_in_0_bits_addr_beat),
    .io_in_0_bits_addr_block(LockingRRArbiter_6_1_io_in_0_bits_addr_block),
    .io_in_0_bits_client_xact_id(LockingRRArbiter_6_1_io_in_0_bits_client_xact_id),
    .io_in_0_bits_voluntary(LockingRRArbiter_6_1_io_in_0_bits_voluntary),
    .io_in_0_bits_r_type(LockingRRArbiter_6_1_io_in_0_bits_r_type),
    .io_in_0_bits_data(LockingRRArbiter_6_1_io_in_0_bits_data),
    .io_in_1_ready(LockingRRArbiter_6_1_io_in_1_ready),
    .io_in_1_valid(LockingRRArbiter_6_1_io_in_1_valid),
    .io_in_1_bits_addr_beat(LockingRRArbiter_6_1_io_in_1_bits_addr_beat),
    .io_in_1_bits_addr_block(LockingRRArbiter_6_1_io_in_1_bits_addr_block),
    .io_in_1_bits_client_xact_id(LockingRRArbiter_6_1_io_in_1_bits_client_xact_id),
    .io_in_1_bits_voluntary(LockingRRArbiter_6_1_io_in_1_bits_voluntary),
    .io_in_1_bits_r_type(LockingRRArbiter_6_1_io_in_1_bits_r_type),
    .io_in_1_bits_data(LockingRRArbiter_6_1_io_in_1_bits_data),
    .io_in_2_ready(LockingRRArbiter_6_1_io_in_2_ready),
    .io_in_2_valid(LockingRRArbiter_6_1_io_in_2_valid),
    .io_in_2_bits_addr_beat(LockingRRArbiter_6_1_io_in_2_bits_addr_beat),
    .io_in_2_bits_addr_block(LockingRRArbiter_6_1_io_in_2_bits_addr_block),
    .io_in_2_bits_client_xact_id(LockingRRArbiter_6_1_io_in_2_bits_client_xact_id),
    .io_in_2_bits_voluntary(LockingRRArbiter_6_1_io_in_2_bits_voluntary),
    .io_in_2_bits_r_type(LockingRRArbiter_6_1_io_in_2_bits_r_type),
    .io_in_2_bits_data(LockingRRArbiter_6_1_io_in_2_bits_data),
    .io_in_3_ready(LockingRRArbiter_6_1_io_in_3_ready),
    .io_in_3_valid(LockingRRArbiter_6_1_io_in_3_valid),
    .io_in_3_bits_addr_beat(LockingRRArbiter_6_1_io_in_3_bits_addr_beat),
    .io_in_3_bits_addr_block(LockingRRArbiter_6_1_io_in_3_bits_addr_block),
    .io_in_3_bits_client_xact_id(LockingRRArbiter_6_1_io_in_3_bits_client_xact_id),
    .io_in_3_bits_voluntary(LockingRRArbiter_6_1_io_in_3_bits_voluntary),
    .io_in_3_bits_r_type(LockingRRArbiter_6_1_io_in_3_bits_r_type),
    .io_in_3_bits_data(LockingRRArbiter_6_1_io_in_3_bits_data),
    .io_in_4_ready(LockingRRArbiter_6_1_io_in_4_ready),
    .io_in_4_valid(LockingRRArbiter_6_1_io_in_4_valid),
    .io_in_4_bits_addr_beat(LockingRRArbiter_6_1_io_in_4_bits_addr_beat),
    .io_in_4_bits_addr_block(LockingRRArbiter_6_1_io_in_4_bits_addr_block),
    .io_in_4_bits_client_xact_id(LockingRRArbiter_6_1_io_in_4_bits_client_xact_id),
    .io_in_4_bits_voluntary(LockingRRArbiter_6_1_io_in_4_bits_voluntary),
    .io_in_4_bits_r_type(LockingRRArbiter_6_1_io_in_4_bits_r_type),
    .io_in_4_bits_data(LockingRRArbiter_6_1_io_in_4_bits_data),
    .io_in_5_ready(LockingRRArbiter_6_1_io_in_5_ready),
    .io_in_5_valid(LockingRRArbiter_6_1_io_in_5_valid),
    .io_in_5_bits_addr_beat(LockingRRArbiter_6_1_io_in_5_bits_addr_beat),
    .io_in_5_bits_addr_block(LockingRRArbiter_6_1_io_in_5_bits_addr_block),
    .io_in_5_bits_client_xact_id(LockingRRArbiter_6_1_io_in_5_bits_client_xact_id),
    .io_in_5_bits_voluntary(LockingRRArbiter_6_1_io_in_5_bits_voluntary),
    .io_in_5_bits_r_type(LockingRRArbiter_6_1_io_in_5_bits_r_type),
    .io_in_5_bits_data(LockingRRArbiter_6_1_io_in_5_bits_data),
    .io_in_6_ready(LockingRRArbiter_6_1_io_in_6_ready),
    .io_in_6_valid(LockingRRArbiter_6_1_io_in_6_valid),
    .io_in_6_bits_addr_beat(LockingRRArbiter_6_1_io_in_6_bits_addr_beat),
    .io_in_6_bits_addr_block(LockingRRArbiter_6_1_io_in_6_bits_addr_block),
    .io_in_6_bits_client_xact_id(LockingRRArbiter_6_1_io_in_6_bits_client_xact_id),
    .io_in_6_bits_voluntary(LockingRRArbiter_6_1_io_in_6_bits_voluntary),
    .io_in_6_bits_r_type(LockingRRArbiter_6_1_io_in_6_bits_r_type),
    .io_in_6_bits_data(LockingRRArbiter_6_1_io_in_6_bits_data),
    .io_in_7_ready(LockingRRArbiter_6_1_io_in_7_ready),
    .io_in_7_valid(LockingRRArbiter_6_1_io_in_7_valid),
    .io_in_7_bits_addr_beat(LockingRRArbiter_6_1_io_in_7_bits_addr_beat),
    .io_in_7_bits_addr_block(LockingRRArbiter_6_1_io_in_7_bits_addr_block),
    .io_in_7_bits_client_xact_id(LockingRRArbiter_6_1_io_in_7_bits_client_xact_id),
    .io_in_7_bits_voluntary(LockingRRArbiter_6_1_io_in_7_bits_voluntary),
    .io_in_7_bits_r_type(LockingRRArbiter_6_1_io_in_7_bits_r_type),
    .io_in_7_bits_data(LockingRRArbiter_6_1_io_in_7_bits_data),
    .io_out_ready(LockingRRArbiter_6_1_io_out_ready),
    .io_out_valid(LockingRRArbiter_6_1_io_out_valid),
    .io_out_bits_addr_beat(LockingRRArbiter_6_1_io_out_bits_addr_beat),
    .io_out_bits_addr_block(LockingRRArbiter_6_1_io_out_bits_addr_block),
    .io_out_bits_client_xact_id(LockingRRArbiter_6_1_io_out_bits_client_xact_id),
    .io_out_bits_voluntary(LockingRRArbiter_6_1_io_out_bits_voluntary),
    .io_out_bits_r_type(LockingRRArbiter_6_1_io_out_bits_r_type),
    .io_out_bits_data(LockingRRArbiter_6_1_io_out_bits_data),
    .io_chosen(LockingRRArbiter_6_1_io_chosen)
  );
  assign io_in_0_acquire_ready = LockingRRArbiter_5_1_io_in_0_ready;
  assign io_in_0_probe_valid = io_out_probe_valid;
  assign io_in_0_probe_bits_addr_block = io_out_probe_bits_addr_block;
  assign io_in_0_probe_bits_p_type = io_out_probe_bits_p_type;
  assign io_in_0_release_ready = LockingRRArbiter_6_1_io_in_0_ready;
  assign io_in_0_grant_valid = GEN_0;
  assign io_in_0_grant_bits_addr_beat = io_out_grant_bits_addr_beat;
  assign io_in_0_grant_bits_client_xact_id = {{3'd0}, T_12263};
  assign io_in_0_grant_bits_manager_xact_id = io_out_grant_bits_manager_xact_id;
  assign io_in_0_grant_bits_is_builtin_type = io_out_grant_bits_is_builtin_type;
  assign io_in_0_grant_bits_g_type = io_out_grant_bits_g_type;
  assign io_in_0_grant_bits_data = io_out_grant_bits_data;
  assign io_in_0_grant_bits_manager_id = io_out_grant_bits_manager_id;
  assign io_in_0_finish_ready = GEN_16;
  assign io_in_1_acquire_ready = LockingRRArbiter_5_1_io_in_1_ready;
  assign io_in_1_probe_valid = io_out_probe_valid;
  assign io_in_1_probe_bits_addr_block = io_out_probe_bits_addr_block;
  assign io_in_1_probe_bits_p_type = io_out_probe_bits_p_type;
  assign io_in_1_release_ready = LockingRRArbiter_6_1_io_in_1_ready;
  assign io_in_1_grant_valid = GEN_2;
  assign io_in_1_grant_bits_addr_beat = io_out_grant_bits_addr_beat;
  assign io_in_1_grant_bits_client_xact_id = {{3'd0}, T_12263};
  assign io_in_1_grant_bits_manager_xact_id = io_out_grant_bits_manager_xact_id;
  assign io_in_1_grant_bits_is_builtin_type = io_out_grant_bits_is_builtin_type;
  assign io_in_1_grant_bits_g_type = io_out_grant_bits_g_type;
  assign io_in_1_grant_bits_data = io_out_grant_bits_data;
  assign io_in_1_grant_bits_manager_id = io_out_grant_bits_manager_id;
  assign io_in_1_finish_ready = GEN_17;
  assign io_in_2_acquire_ready = LockingRRArbiter_5_1_io_in_2_ready;
  assign io_in_2_probe_valid = io_out_probe_valid;
  assign io_in_2_probe_bits_addr_block = io_out_probe_bits_addr_block;
  assign io_in_2_probe_bits_p_type = io_out_probe_bits_p_type;
  assign io_in_2_release_ready = LockingRRArbiter_6_1_io_in_2_ready;
  assign io_in_2_grant_valid = GEN_4;
  assign io_in_2_grant_bits_addr_beat = io_out_grant_bits_addr_beat;
  assign io_in_2_grant_bits_client_xact_id = {{3'd0}, T_12263};
  assign io_in_2_grant_bits_manager_xact_id = io_out_grant_bits_manager_xact_id;
  assign io_in_2_grant_bits_is_builtin_type = io_out_grant_bits_is_builtin_type;
  assign io_in_2_grant_bits_g_type = io_out_grant_bits_g_type;
  assign io_in_2_grant_bits_data = io_out_grant_bits_data;
  assign io_in_2_grant_bits_manager_id = io_out_grant_bits_manager_id;
  assign io_in_2_finish_ready = GEN_18;
  assign io_in_3_acquire_ready = LockingRRArbiter_5_1_io_in_3_ready;
  assign io_in_3_probe_valid = io_out_probe_valid;
  assign io_in_3_probe_bits_addr_block = io_out_probe_bits_addr_block;
  assign io_in_3_probe_bits_p_type = io_out_probe_bits_p_type;
  assign io_in_3_release_ready = LockingRRArbiter_6_1_io_in_3_ready;
  assign io_in_3_grant_valid = GEN_6;
  assign io_in_3_grant_bits_addr_beat = io_out_grant_bits_addr_beat;
  assign io_in_3_grant_bits_client_xact_id = {{3'd0}, T_12263};
  assign io_in_3_grant_bits_manager_xact_id = io_out_grant_bits_manager_xact_id;
  assign io_in_3_grant_bits_is_builtin_type = io_out_grant_bits_is_builtin_type;
  assign io_in_3_grant_bits_g_type = io_out_grant_bits_g_type;
  assign io_in_3_grant_bits_data = io_out_grant_bits_data;
  assign io_in_3_grant_bits_manager_id = io_out_grant_bits_manager_id;
  assign io_in_3_finish_ready = GEN_19;
  assign io_in_4_acquire_ready = LockingRRArbiter_5_1_io_in_4_ready;
  assign io_in_4_probe_valid = io_out_probe_valid;
  assign io_in_4_probe_bits_addr_block = io_out_probe_bits_addr_block;
  assign io_in_4_probe_bits_p_type = io_out_probe_bits_p_type;
  assign io_in_4_release_ready = LockingRRArbiter_6_1_io_in_4_ready;
  assign io_in_4_grant_valid = GEN_8;
  assign io_in_4_grant_bits_addr_beat = io_out_grant_bits_addr_beat;
  assign io_in_4_grant_bits_client_xact_id = {{3'd0}, T_12263};
  assign io_in_4_grant_bits_manager_xact_id = io_out_grant_bits_manager_xact_id;
  assign io_in_4_grant_bits_is_builtin_type = io_out_grant_bits_is_builtin_type;
  assign io_in_4_grant_bits_g_type = io_out_grant_bits_g_type;
  assign io_in_4_grant_bits_data = io_out_grant_bits_data;
  assign io_in_4_grant_bits_manager_id = io_out_grant_bits_manager_id;
  assign io_in_4_finish_ready = GEN_20;
  assign io_in_5_acquire_ready = LockingRRArbiter_5_1_io_in_5_ready;
  assign io_in_5_probe_valid = io_out_probe_valid;
  assign io_in_5_probe_bits_addr_block = io_out_probe_bits_addr_block;
  assign io_in_5_probe_bits_p_type = io_out_probe_bits_p_type;
  assign io_in_5_release_ready = LockingRRArbiter_6_1_io_in_5_ready;
  assign io_in_5_grant_valid = GEN_10;
  assign io_in_5_grant_bits_addr_beat = io_out_grant_bits_addr_beat;
  assign io_in_5_grant_bits_client_xact_id = {{3'd0}, T_12263};
  assign io_in_5_grant_bits_manager_xact_id = io_out_grant_bits_manager_xact_id;
  assign io_in_5_grant_bits_is_builtin_type = io_out_grant_bits_is_builtin_type;
  assign io_in_5_grant_bits_g_type = io_out_grant_bits_g_type;
  assign io_in_5_grant_bits_data = io_out_grant_bits_data;
  assign io_in_5_grant_bits_manager_id = io_out_grant_bits_manager_id;
  assign io_in_5_finish_ready = GEN_21;
  assign io_in_6_acquire_ready = LockingRRArbiter_5_1_io_in_6_ready;
  assign io_in_6_probe_valid = io_out_probe_valid;
  assign io_in_6_probe_bits_addr_block = io_out_probe_bits_addr_block;
  assign io_in_6_probe_bits_p_type = io_out_probe_bits_p_type;
  assign io_in_6_release_ready = LockingRRArbiter_6_1_io_in_6_ready;
  assign io_in_6_grant_valid = GEN_12;
  assign io_in_6_grant_bits_addr_beat = io_out_grant_bits_addr_beat;
  assign io_in_6_grant_bits_client_xact_id = {{3'd0}, T_12263};
  assign io_in_6_grant_bits_manager_xact_id = io_out_grant_bits_manager_xact_id;
  assign io_in_6_grant_bits_is_builtin_type = io_out_grant_bits_is_builtin_type;
  assign io_in_6_grant_bits_g_type = io_out_grant_bits_g_type;
  assign io_in_6_grant_bits_data = io_out_grant_bits_data;
  assign io_in_6_grant_bits_manager_id = io_out_grant_bits_manager_id;
  assign io_in_6_finish_ready = GEN_22;
  assign io_in_7_acquire_ready = LockingRRArbiter_5_1_io_in_7_ready;
  assign io_in_7_probe_valid = io_out_probe_valid;
  assign io_in_7_probe_bits_addr_block = io_out_probe_bits_addr_block;
  assign io_in_7_probe_bits_p_type = io_out_probe_bits_p_type;
  assign io_in_7_release_ready = LockingRRArbiter_6_1_io_in_7_ready;
  assign io_in_7_grant_valid = GEN_14;
  assign io_in_7_grant_bits_addr_beat = io_out_grant_bits_addr_beat;
  assign io_in_7_grant_bits_client_xact_id = {{3'd0}, T_12263};
  assign io_in_7_grant_bits_manager_xact_id = io_out_grant_bits_manager_xact_id;
  assign io_in_7_grant_bits_is_builtin_type = io_out_grant_bits_is_builtin_type;
  assign io_in_7_grant_bits_g_type = io_out_grant_bits_g_type;
  assign io_in_7_grant_bits_data = io_out_grant_bits_data;
  assign io_in_7_grant_bits_manager_id = io_out_grant_bits_manager_id;
  assign io_in_7_finish_ready = GEN_23;
  assign io_out_acquire_valid = LockingRRArbiter_5_1_io_out_valid;
  assign io_out_acquire_bits_addr_block = LockingRRArbiter_5_1_io_out_bits_addr_block;
  assign io_out_acquire_bits_client_xact_id = LockingRRArbiter_5_1_io_out_bits_client_xact_id;
  assign io_out_acquire_bits_addr_beat = LockingRRArbiter_5_1_io_out_bits_addr_beat;
  assign io_out_acquire_bits_is_builtin_type = LockingRRArbiter_5_1_io_out_bits_is_builtin_type;
  assign io_out_acquire_bits_a_type = LockingRRArbiter_5_1_io_out_bits_a_type;
  assign io_out_acquire_bits_union = LockingRRArbiter_5_1_io_out_bits_union;
  assign io_out_acquire_bits_data = LockingRRArbiter_5_1_io_out_bits_data;
  assign io_out_probe_ready = T_12257;
  assign io_out_release_valid = LockingRRArbiter_6_1_io_out_valid;
  assign io_out_release_bits_addr_beat = LockingRRArbiter_6_1_io_out_bits_addr_beat;
  assign io_out_release_bits_addr_block = LockingRRArbiter_6_1_io_out_bits_addr_block;
  assign io_out_release_bits_client_xact_id = LockingRRArbiter_6_1_io_out_bits_client_xact_id;
  assign io_out_release_bits_voluntary = LockingRRArbiter_6_1_io_out_bits_voluntary;
  assign io_out_release_bits_r_type = LockingRRArbiter_6_1_io_out_bits_r_type;
  assign io_out_release_bits_data = LockingRRArbiter_6_1_io_out_bits_data;
  assign io_out_grant_ready = GEN_15;
  assign io_out_finish_valid = GEN_24;
  assign io_out_finish_bits_manager_xact_id = GEN_25;
  assign io_out_finish_bits_manager_id = GEN_26;
  assign LockingRRArbiter_5_1_clk = clk;
  assign LockingRRArbiter_5_1_reset = reset;
  assign LockingRRArbiter_5_1_io_in_0_valid = io_in_0_acquire_valid;
  assign LockingRRArbiter_5_1_io_in_0_bits_addr_block = io_in_0_acquire_bits_addr_block;
  assign LockingRRArbiter_5_1_io_in_0_bits_client_xact_id = T_12220[3:0];
  assign LockingRRArbiter_5_1_io_in_0_bits_addr_beat = io_in_0_acquire_bits_addr_beat;
  assign LockingRRArbiter_5_1_io_in_0_bits_is_builtin_type = io_in_0_acquire_bits_is_builtin_type;
  assign LockingRRArbiter_5_1_io_in_0_bits_a_type = io_in_0_acquire_bits_a_type;
  assign LockingRRArbiter_5_1_io_in_0_bits_union = io_in_0_acquire_bits_union;
  assign LockingRRArbiter_5_1_io_in_0_bits_data = io_in_0_acquire_bits_data;
  assign LockingRRArbiter_5_1_io_in_1_valid = io_in_1_acquire_valid;
  assign LockingRRArbiter_5_1_io_in_1_bits_addr_block = io_in_1_acquire_bits_addr_block;
  assign LockingRRArbiter_5_1_io_in_1_bits_client_xact_id = T_12222[3:0];
  assign LockingRRArbiter_5_1_io_in_1_bits_addr_beat = io_in_1_acquire_bits_addr_beat;
  assign LockingRRArbiter_5_1_io_in_1_bits_is_builtin_type = io_in_1_acquire_bits_is_builtin_type;
  assign LockingRRArbiter_5_1_io_in_1_bits_a_type = io_in_1_acquire_bits_a_type;
  assign LockingRRArbiter_5_1_io_in_1_bits_union = io_in_1_acquire_bits_union;
  assign LockingRRArbiter_5_1_io_in_1_bits_data = io_in_1_acquire_bits_data;
  assign LockingRRArbiter_5_1_io_in_2_valid = io_in_2_acquire_valid;
  assign LockingRRArbiter_5_1_io_in_2_bits_addr_block = io_in_2_acquire_bits_addr_block;
  assign LockingRRArbiter_5_1_io_in_2_bits_client_xact_id = T_12224[3:0];
  assign LockingRRArbiter_5_1_io_in_2_bits_addr_beat = io_in_2_acquire_bits_addr_beat;
  assign LockingRRArbiter_5_1_io_in_2_bits_is_builtin_type = io_in_2_acquire_bits_is_builtin_type;
  assign LockingRRArbiter_5_1_io_in_2_bits_a_type = io_in_2_acquire_bits_a_type;
  assign LockingRRArbiter_5_1_io_in_2_bits_union = io_in_2_acquire_bits_union;
  assign LockingRRArbiter_5_1_io_in_2_bits_data = io_in_2_acquire_bits_data;
  assign LockingRRArbiter_5_1_io_in_3_valid = io_in_3_acquire_valid;
  assign LockingRRArbiter_5_1_io_in_3_bits_addr_block = io_in_3_acquire_bits_addr_block;
  assign LockingRRArbiter_5_1_io_in_3_bits_client_xact_id = T_12226[3:0];
  assign LockingRRArbiter_5_1_io_in_3_bits_addr_beat = io_in_3_acquire_bits_addr_beat;
  assign LockingRRArbiter_5_1_io_in_3_bits_is_builtin_type = io_in_3_acquire_bits_is_builtin_type;
  assign LockingRRArbiter_5_1_io_in_3_bits_a_type = io_in_3_acquire_bits_a_type;
  assign LockingRRArbiter_5_1_io_in_3_bits_union = io_in_3_acquire_bits_union;
  assign LockingRRArbiter_5_1_io_in_3_bits_data = io_in_3_acquire_bits_data;
  assign LockingRRArbiter_5_1_io_in_4_valid = io_in_4_acquire_valid;
  assign LockingRRArbiter_5_1_io_in_4_bits_addr_block = io_in_4_acquire_bits_addr_block;
  assign LockingRRArbiter_5_1_io_in_4_bits_client_xact_id = T_12228[3:0];
  assign LockingRRArbiter_5_1_io_in_4_bits_addr_beat = io_in_4_acquire_bits_addr_beat;
  assign LockingRRArbiter_5_1_io_in_4_bits_is_builtin_type = io_in_4_acquire_bits_is_builtin_type;
  assign LockingRRArbiter_5_1_io_in_4_bits_a_type = io_in_4_acquire_bits_a_type;
  assign LockingRRArbiter_5_1_io_in_4_bits_union = io_in_4_acquire_bits_union;
  assign LockingRRArbiter_5_1_io_in_4_bits_data = io_in_4_acquire_bits_data;
  assign LockingRRArbiter_5_1_io_in_5_valid = io_in_5_acquire_valid;
  assign LockingRRArbiter_5_1_io_in_5_bits_addr_block = io_in_5_acquire_bits_addr_block;
  assign LockingRRArbiter_5_1_io_in_5_bits_client_xact_id = T_12230[3:0];
  assign LockingRRArbiter_5_1_io_in_5_bits_addr_beat = io_in_5_acquire_bits_addr_beat;
  assign LockingRRArbiter_5_1_io_in_5_bits_is_builtin_type = io_in_5_acquire_bits_is_builtin_type;
  assign LockingRRArbiter_5_1_io_in_5_bits_a_type = io_in_5_acquire_bits_a_type;
  assign LockingRRArbiter_5_1_io_in_5_bits_union = io_in_5_acquire_bits_union;
  assign LockingRRArbiter_5_1_io_in_5_bits_data = io_in_5_acquire_bits_data;
  assign LockingRRArbiter_5_1_io_in_6_valid = io_in_6_acquire_valid;
  assign LockingRRArbiter_5_1_io_in_6_bits_addr_block = io_in_6_acquire_bits_addr_block;
  assign LockingRRArbiter_5_1_io_in_6_bits_client_xact_id = T_12232[3:0];
  assign LockingRRArbiter_5_1_io_in_6_bits_addr_beat = io_in_6_acquire_bits_addr_beat;
  assign LockingRRArbiter_5_1_io_in_6_bits_is_builtin_type = io_in_6_acquire_bits_is_builtin_type;
  assign LockingRRArbiter_5_1_io_in_6_bits_a_type = io_in_6_acquire_bits_a_type;
  assign LockingRRArbiter_5_1_io_in_6_bits_union = io_in_6_acquire_bits_union;
  assign LockingRRArbiter_5_1_io_in_6_bits_data = io_in_6_acquire_bits_data;
  assign LockingRRArbiter_5_1_io_in_7_valid = io_in_7_acquire_valid;
  assign LockingRRArbiter_5_1_io_in_7_bits_addr_block = io_in_7_acquire_bits_addr_block;
  assign LockingRRArbiter_5_1_io_in_7_bits_client_xact_id = T_12234[3:0];
  assign LockingRRArbiter_5_1_io_in_7_bits_addr_beat = io_in_7_acquire_bits_addr_beat;
  assign LockingRRArbiter_5_1_io_in_7_bits_is_builtin_type = io_in_7_acquire_bits_is_builtin_type;
  assign LockingRRArbiter_5_1_io_in_7_bits_a_type = io_in_7_acquire_bits_a_type;
  assign LockingRRArbiter_5_1_io_in_7_bits_union = io_in_7_acquire_bits_union;
  assign LockingRRArbiter_5_1_io_in_7_bits_data = io_in_7_acquire_bits_data;
  assign LockingRRArbiter_5_1_io_out_ready = io_out_acquire_ready;
  assign T_12220 = {io_in_0_acquire_bits_client_xact_id,3'h0};
  assign T_12222 = {io_in_1_acquire_bits_client_xact_id,3'h1};
  assign T_12224 = {io_in_2_acquire_bits_client_xact_id,3'h2};
  assign T_12226 = {io_in_3_acquire_bits_client_xact_id,3'h3};
  assign T_12228 = {io_in_4_acquire_bits_client_xact_id,3'h4};
  assign T_12230 = {io_in_5_acquire_bits_client_xact_id,3'h5};
  assign T_12232 = {io_in_6_acquire_bits_client_xact_id,3'h6};
  assign T_12234 = {io_in_7_acquire_bits_client_xact_id,3'h7};
  assign LockingRRArbiter_6_1_clk = clk;
  assign LockingRRArbiter_6_1_reset = reset;
  assign LockingRRArbiter_6_1_io_in_0_valid = io_in_0_release_valid;
  assign LockingRRArbiter_6_1_io_in_0_bits_addr_beat = io_in_0_release_bits_addr_beat;
  assign LockingRRArbiter_6_1_io_in_0_bits_addr_block = io_in_0_release_bits_addr_block;
  assign LockingRRArbiter_6_1_io_in_0_bits_client_xact_id = T_12236[3:0];
  assign LockingRRArbiter_6_1_io_in_0_bits_voluntary = io_in_0_release_bits_voluntary;
  assign LockingRRArbiter_6_1_io_in_0_bits_r_type = io_in_0_release_bits_r_type;
  assign LockingRRArbiter_6_1_io_in_0_bits_data = io_in_0_release_bits_data;
  assign LockingRRArbiter_6_1_io_in_1_valid = io_in_1_release_valid;
  assign LockingRRArbiter_6_1_io_in_1_bits_addr_beat = io_in_1_release_bits_addr_beat;
  assign LockingRRArbiter_6_1_io_in_1_bits_addr_block = io_in_1_release_bits_addr_block;
  assign LockingRRArbiter_6_1_io_in_1_bits_client_xact_id = T_12238[3:0];
  assign LockingRRArbiter_6_1_io_in_1_bits_voluntary = io_in_1_release_bits_voluntary;
  assign LockingRRArbiter_6_1_io_in_1_bits_r_type = io_in_1_release_bits_r_type;
  assign LockingRRArbiter_6_1_io_in_1_bits_data = io_in_1_release_bits_data;
  assign LockingRRArbiter_6_1_io_in_2_valid = io_in_2_release_valid;
  assign LockingRRArbiter_6_1_io_in_2_bits_addr_beat = io_in_2_release_bits_addr_beat;
  assign LockingRRArbiter_6_1_io_in_2_bits_addr_block = io_in_2_release_bits_addr_block;
  assign LockingRRArbiter_6_1_io_in_2_bits_client_xact_id = T_12240[3:0];
  assign LockingRRArbiter_6_1_io_in_2_bits_voluntary = io_in_2_release_bits_voluntary;
  assign LockingRRArbiter_6_1_io_in_2_bits_r_type = io_in_2_release_bits_r_type;
  assign LockingRRArbiter_6_1_io_in_2_bits_data = io_in_2_release_bits_data;
  assign LockingRRArbiter_6_1_io_in_3_valid = io_in_3_release_valid;
  assign LockingRRArbiter_6_1_io_in_3_bits_addr_beat = io_in_3_release_bits_addr_beat;
  assign LockingRRArbiter_6_1_io_in_3_bits_addr_block = io_in_3_release_bits_addr_block;
  assign LockingRRArbiter_6_1_io_in_3_bits_client_xact_id = T_12242[3:0];
  assign LockingRRArbiter_6_1_io_in_3_bits_voluntary = io_in_3_release_bits_voluntary;
  assign LockingRRArbiter_6_1_io_in_3_bits_r_type = io_in_3_release_bits_r_type;
  assign LockingRRArbiter_6_1_io_in_3_bits_data = io_in_3_release_bits_data;
  assign LockingRRArbiter_6_1_io_in_4_valid = io_in_4_release_valid;
  assign LockingRRArbiter_6_1_io_in_4_bits_addr_beat = io_in_4_release_bits_addr_beat;
  assign LockingRRArbiter_6_1_io_in_4_bits_addr_block = io_in_4_release_bits_addr_block;
  assign LockingRRArbiter_6_1_io_in_4_bits_client_xact_id = T_12244[3:0];
  assign LockingRRArbiter_6_1_io_in_4_bits_voluntary = io_in_4_release_bits_voluntary;
  assign LockingRRArbiter_6_1_io_in_4_bits_r_type = io_in_4_release_bits_r_type;
  assign LockingRRArbiter_6_1_io_in_4_bits_data = io_in_4_release_bits_data;
  assign LockingRRArbiter_6_1_io_in_5_valid = io_in_5_release_valid;
  assign LockingRRArbiter_6_1_io_in_5_bits_addr_beat = io_in_5_release_bits_addr_beat;
  assign LockingRRArbiter_6_1_io_in_5_bits_addr_block = io_in_5_release_bits_addr_block;
  assign LockingRRArbiter_6_1_io_in_5_bits_client_xact_id = T_12246[3:0];
  assign LockingRRArbiter_6_1_io_in_5_bits_voluntary = io_in_5_release_bits_voluntary;
  assign LockingRRArbiter_6_1_io_in_5_bits_r_type = io_in_5_release_bits_r_type;
  assign LockingRRArbiter_6_1_io_in_5_bits_data = io_in_5_release_bits_data;
  assign LockingRRArbiter_6_1_io_in_6_valid = io_in_6_release_valid;
  assign LockingRRArbiter_6_1_io_in_6_bits_addr_beat = io_in_6_release_bits_addr_beat;
  assign LockingRRArbiter_6_1_io_in_6_bits_addr_block = io_in_6_release_bits_addr_block;
  assign LockingRRArbiter_6_1_io_in_6_bits_client_xact_id = T_12248[3:0];
  assign LockingRRArbiter_6_1_io_in_6_bits_voluntary = io_in_6_release_bits_voluntary;
  assign LockingRRArbiter_6_1_io_in_6_bits_r_type = io_in_6_release_bits_r_type;
  assign LockingRRArbiter_6_1_io_in_6_bits_data = io_in_6_release_bits_data;
  assign LockingRRArbiter_6_1_io_in_7_valid = io_in_7_release_valid;
  assign LockingRRArbiter_6_1_io_in_7_bits_addr_beat = io_in_7_release_bits_addr_beat;
  assign LockingRRArbiter_6_1_io_in_7_bits_addr_block = io_in_7_release_bits_addr_block;
  assign LockingRRArbiter_6_1_io_in_7_bits_client_xact_id = T_12250[3:0];
  assign LockingRRArbiter_6_1_io_in_7_bits_voluntary = io_in_7_release_bits_voluntary;
  assign LockingRRArbiter_6_1_io_in_7_bits_r_type = io_in_7_release_bits_r_type;
  assign LockingRRArbiter_6_1_io_in_7_bits_data = io_in_7_release_bits_data;
  assign LockingRRArbiter_6_1_io_out_ready = io_out_release_ready;
  assign T_12236 = {io_in_0_release_bits_client_xact_id,3'h0};
  assign T_12238 = {io_in_1_release_bits_client_xact_id,3'h1};
  assign T_12240 = {io_in_2_release_bits_client_xact_id,3'h2};
  assign T_12242 = {io_in_3_release_bits_client_xact_id,3'h3};
  assign T_12244 = {io_in_4_release_bits_client_xact_id,3'h4};
  assign T_12246 = {io_in_5_release_bits_client_xact_id,3'h5};
  assign T_12248 = {io_in_6_release_bits_client_xact_id,3'h6};
  assign T_12250 = {io_in_7_release_bits_client_xact_id,3'h7};
  assign T_12251 = io_in_0_probe_ready & io_in_1_probe_ready;
  assign T_12252 = T_12251 & io_in_2_probe_ready;
  assign T_12253 = T_12252 & io_in_3_probe_ready;
  assign T_12254 = T_12253 & io_in_4_probe_ready;
  assign T_12255 = T_12254 & io_in_5_probe_ready;
  assign T_12256 = T_12255 & io_in_6_probe_ready;
  assign T_12257 = T_12256 & io_in_7_probe_ready;
  assign T_12260 = io_out_grant_bits_client_xact_id[2:0];
  assign T_12262 = T_12260 == 3'h0;
  assign GEN_0 = T_12262 ? io_out_grant_valid : 1'h0;
  assign GEN_1 = T_12262 ? io_in_0_grant_ready : 1'h0;
  assign T_12263 = io_out_grant_bits_client_xact_id[3:3];
  assign T_12267 = T_12260 == 3'h1;
  assign GEN_2 = T_12267 ? io_out_grant_valid : 1'h0;
  assign GEN_3 = T_12267 ? io_in_1_grant_ready : GEN_1;
  assign T_12272 = T_12260 == 3'h2;
  assign GEN_4 = T_12272 ? io_out_grant_valid : 1'h0;
  assign GEN_5 = T_12272 ? io_in_2_grant_ready : GEN_3;
  assign T_12277 = T_12260 == 3'h3;
  assign GEN_6 = T_12277 ? io_out_grant_valid : 1'h0;
  assign GEN_7 = T_12277 ? io_in_3_grant_ready : GEN_5;
  assign T_12282 = T_12260 == 3'h4;
  assign GEN_8 = T_12282 ? io_out_grant_valid : 1'h0;
  assign GEN_9 = T_12282 ? io_in_4_grant_ready : GEN_7;
  assign T_12287 = T_12260 == 3'h5;
  assign GEN_10 = T_12287 ? io_out_grant_valid : 1'h0;
  assign GEN_11 = T_12287 ? io_in_5_grant_ready : GEN_9;
  assign T_12292 = T_12260 == 3'h6;
  assign GEN_12 = T_12292 ? io_out_grant_valid : 1'h0;
  assign GEN_13 = T_12292 ? io_in_6_grant_ready : GEN_11;
  assign T_12297 = T_12260 == 3'h7;
  assign GEN_14 = T_12297 ? io_out_grant_valid : 1'h0;
  assign GEN_15 = T_12297 ? io_in_7_grant_ready : GEN_13;
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifndef verilator
      #0.002;
    `endif
  `ifdef RANDOMIZE
  GEN_27 = {1{$random}};
  GEN_16 = GEN_27[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_28 = {1{$random}};
  GEN_17 = GEN_28[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_29 = {1{$random}};
  GEN_18 = GEN_29[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_30 = {1{$random}};
  GEN_19 = GEN_30[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_31 = {1{$random}};
  GEN_20 = GEN_31[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_32 = {1{$random}};
  GEN_21 = GEN_32[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_33 = {1{$random}};
  GEN_22 = GEN_33[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_34 = {1{$random}};
  GEN_23 = GEN_34[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_35 = {1{$random}};
  GEN_24 = GEN_35[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_36 = {1{$random}};
  GEN_25 = GEN_36[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_37 = {1{$random}};
  GEN_26 = GEN_37[0:0];
  `endif
  end
`endif
endmodule
module LockingRRArbiter_7(
  input   clk,
  input   reset,
  output  io_in_0_ready,
  input   io_in_0_valid,
  input  [25:0] io_in_0_bits_addr_block,
  input  [1:0] io_in_0_bits_p_type,
  input   io_in_0_bits_client_id,
  output  io_in_1_ready,
  input   io_in_1_valid,
  input  [25:0] io_in_1_bits_addr_block,
  input  [1:0] io_in_1_bits_p_type,
  input   io_in_1_bits_client_id,
  output  io_in_2_ready,
  input   io_in_2_valid,
  input  [25:0] io_in_2_bits_addr_block,
  input  [1:0] io_in_2_bits_p_type,
  input   io_in_2_bits_client_id,
  output  io_in_3_ready,
  input   io_in_3_valid,
  input  [25:0] io_in_3_bits_addr_block,
  input  [1:0] io_in_3_bits_p_type,
  input   io_in_3_bits_client_id,
  output  io_in_4_ready,
  input   io_in_4_valid,
  input  [25:0] io_in_4_bits_addr_block,
  input  [1:0] io_in_4_bits_p_type,
  input   io_in_4_bits_client_id,
  output  io_in_5_ready,
  input   io_in_5_valid,
  input  [25:0] io_in_5_bits_addr_block,
  input  [1:0] io_in_5_bits_p_type,
  input   io_in_5_bits_client_id,
  output  io_in_6_ready,
  input   io_in_6_valid,
  input  [25:0] io_in_6_bits_addr_block,
  input  [1:0] io_in_6_bits_p_type,
  input   io_in_6_bits_client_id,
  output  io_in_7_ready,
  input   io_in_7_valid,
  input  [25:0] io_in_7_bits_addr_block,
  input  [1:0] io_in_7_bits_p_type,
  input   io_in_7_bits_client_id,
  input   io_out_ready,
  output  io_out_valid,
  output [25:0] io_out_bits_addr_block,
  output [1:0] io_out_bits_p_type,
  output  io_out_bits_client_id,
  output [2:0] io_chosen
);
  wire [2:0] choice;
  wire  GEN_0;
  wire  GEN_4;
  wire  GEN_5;
  wire  GEN_6;
  wire  GEN_7;
  wire  GEN_8;
  wire  GEN_9;
  wire  GEN_10;
  wire [25:0] GEN_1;
  wire [25:0] GEN_11;
  wire [25:0] GEN_12;
  wire [25:0] GEN_13;
  wire [25:0] GEN_14;
  wire [25:0] GEN_15;
  wire [25:0] GEN_16;
  wire [25:0] GEN_17;
  wire [1:0] GEN_2;
  wire [1:0] GEN_18;
  wire [1:0] GEN_19;
  wire [1:0] GEN_20;
  wire [1:0] GEN_21;
  wire [1:0] GEN_22;
  wire [1:0] GEN_23;
  wire [1:0] GEN_24;
  wire  GEN_3;
  wire  GEN_25;
  wire  GEN_26;
  wire  GEN_27;
  wire  GEN_28;
  wire  GEN_29;
  wire  GEN_30;
  wire  GEN_31;
  reg [2:0] T_1412;
  reg [31:0] GEN_32;
  reg [2:0] T_1414;
  reg [31:0] GEN_33;
  wire  T_1416;
  wire  T_1418;
  wire [2:0] GEN_34;
  reg [2:0] lastGrant;
  reg [31:0] GEN_50;
  wire [2:0] GEN_35;
  wire  T_1429;
  wire  T_1431;
  wire  T_1433;
  wire  T_1435;
  wire  T_1437;
  wire  T_1439;
  wire  T_1441;
  wire  T_1443;
  wire  T_1444;
  wire  T_1445;
  wire  T_1446;
  wire  T_1447;
  wire  T_1448;
  wire  T_1449;
  wire  T_1452;
  wire  T_1453;
  wire  T_1454;
  wire  T_1455;
  wire  T_1456;
  wire  T_1457;
  wire  T_1458;
  wire  T_1459;
  wire  T_1460;
  wire  T_1461;
  wire  T_1462;
  wire  T_1463;
  wire  T_1464;
  wire  T_1468;
  wire  T_1470;
  wire  T_1472;
  wire  T_1474;
  wire  T_1476;
  wire  T_1478;
  wire  T_1480;
  wire  T_1482;
  wire  T_1484;
  wire  T_1486;
  wire  T_1488;
  wire  T_1490;
  wire  T_1492;
  wire  T_1494;
  wire  T_1498;
  wire  T_1499;
  wire  T_1500;
  wire  T_1501;
  wire  T_1502;
  wire  T_1503;
  wire  T_1504;
  wire  T_1505;
  wire  T_1506;
  wire  T_1507;
  wire  T_1508;
  wire  T_1509;
  wire  T_1510;
  wire  T_1512;
  wire  T_1513;
  wire  T_1514;
  wire  T_1516;
  wire  T_1517;
  wire  T_1518;
  wire  T_1520;
  wire  T_1521;
  wire  T_1522;
  wire  T_1524;
  wire  T_1525;
  wire  T_1526;
  wire  T_1528;
  wire  T_1529;
  wire  T_1530;
  wire  T_1532;
  wire  T_1533;
  wire  T_1534;
  wire  T_1536;
  wire  T_1537;
  wire  T_1538;
  wire  T_1540;
  wire  T_1541;
  wire  T_1542;
  wire [2:0] GEN_36;
  wire [2:0] GEN_37;
  wire [2:0] GEN_38;
  wire [2:0] GEN_39;
  wire [2:0] GEN_40;
  wire [2:0] GEN_41;
  wire [2:0] GEN_42;
  wire [2:0] GEN_43;
  wire [2:0] GEN_44;
  wire [2:0] GEN_45;
  wire [2:0] GEN_46;
  wire [2:0] GEN_47;
  wire [2:0] GEN_48;
  wire [2:0] GEN_49;
  assign io_in_0_ready = T_1514;
  assign io_in_1_ready = T_1518;
  assign io_in_2_ready = T_1522;
  assign io_in_3_ready = T_1526;
  assign io_in_4_ready = T_1530;
  assign io_in_5_ready = T_1534;
  assign io_in_6_ready = T_1538;
  assign io_in_7_ready = T_1542;
  assign io_out_valid = GEN_0;
  assign io_out_bits_addr_block = GEN_1;
  assign io_out_bits_p_type = GEN_2;
  assign io_out_bits_client_id = GEN_3;
  assign io_chosen = GEN_34;
  assign choice = GEN_49;
  assign GEN_0 = GEN_10;
  assign GEN_4 = 3'h1 == io_chosen ? io_in_1_valid : io_in_0_valid;
  assign GEN_5 = 3'h2 == io_chosen ? io_in_2_valid : GEN_4;
  assign GEN_6 = 3'h3 == io_chosen ? io_in_3_valid : GEN_5;
  assign GEN_7 = 3'h4 == io_chosen ? io_in_4_valid : GEN_6;
  assign GEN_8 = 3'h5 == io_chosen ? io_in_5_valid : GEN_7;
  assign GEN_9 = 3'h6 == io_chosen ? io_in_6_valid : GEN_8;
  assign GEN_10 = 3'h7 == io_chosen ? io_in_7_valid : GEN_9;
  assign GEN_1 = GEN_17;
  assign GEN_11 = 3'h1 == io_chosen ? io_in_1_bits_addr_block : io_in_0_bits_addr_block;
  assign GEN_12 = 3'h2 == io_chosen ? io_in_2_bits_addr_block : GEN_11;
  assign GEN_13 = 3'h3 == io_chosen ? io_in_3_bits_addr_block : GEN_12;
  assign GEN_14 = 3'h4 == io_chosen ? io_in_4_bits_addr_block : GEN_13;
  assign GEN_15 = 3'h5 == io_chosen ? io_in_5_bits_addr_block : GEN_14;
  assign GEN_16 = 3'h6 == io_chosen ? io_in_6_bits_addr_block : GEN_15;
  assign GEN_17 = 3'h7 == io_chosen ? io_in_7_bits_addr_block : GEN_16;
  assign GEN_2 = GEN_24;
  assign GEN_18 = 3'h1 == io_chosen ? io_in_1_bits_p_type : io_in_0_bits_p_type;
  assign GEN_19 = 3'h2 == io_chosen ? io_in_2_bits_p_type : GEN_18;
  assign GEN_20 = 3'h3 == io_chosen ? io_in_3_bits_p_type : GEN_19;
  assign GEN_21 = 3'h4 == io_chosen ? io_in_4_bits_p_type : GEN_20;
  assign GEN_22 = 3'h5 == io_chosen ? io_in_5_bits_p_type : GEN_21;
  assign GEN_23 = 3'h6 == io_chosen ? io_in_6_bits_p_type : GEN_22;
  assign GEN_24 = 3'h7 == io_chosen ? io_in_7_bits_p_type : GEN_23;
  assign GEN_3 = GEN_31;
  assign GEN_25 = 3'h1 == io_chosen ? io_in_1_bits_client_id : io_in_0_bits_client_id;
  assign GEN_26 = 3'h2 == io_chosen ? io_in_2_bits_client_id : GEN_25;
  assign GEN_27 = 3'h3 == io_chosen ? io_in_3_bits_client_id : GEN_26;
  assign GEN_28 = 3'h4 == io_chosen ? io_in_4_bits_client_id : GEN_27;
  assign GEN_29 = 3'h5 == io_chosen ? io_in_5_bits_client_id : GEN_28;
  assign GEN_30 = 3'h6 == io_chosen ? io_in_6_bits_client_id : GEN_29;
  assign GEN_31 = 3'h7 == io_chosen ? io_in_7_bits_client_id : GEN_30;
  assign T_1416 = T_1412 != 3'h0;
  assign T_1418 = io_out_ready & io_out_valid;
  assign GEN_34 = T_1416 ? T_1414 : choice;
  assign GEN_35 = T_1418 ? io_chosen : lastGrant;
  assign T_1429 = 3'h1 > lastGrant;
  assign T_1431 = 3'h2 > lastGrant;
  assign T_1433 = 3'h3 > lastGrant;
  assign T_1435 = 3'h4 > lastGrant;
  assign T_1437 = 3'h5 > lastGrant;
  assign T_1439 = 3'h6 > lastGrant;
  assign T_1441 = 3'h7 > lastGrant;
  assign T_1443 = io_in_1_valid & T_1429;
  assign T_1444 = io_in_2_valid & T_1431;
  assign T_1445 = io_in_3_valid & T_1433;
  assign T_1446 = io_in_4_valid & T_1435;
  assign T_1447 = io_in_5_valid & T_1437;
  assign T_1448 = io_in_6_valid & T_1439;
  assign T_1449 = io_in_7_valid & T_1441;
  assign T_1452 = T_1443 | T_1444;
  assign T_1453 = T_1452 | T_1445;
  assign T_1454 = T_1453 | T_1446;
  assign T_1455 = T_1454 | T_1447;
  assign T_1456 = T_1455 | T_1448;
  assign T_1457 = T_1456 | T_1449;
  assign T_1458 = T_1457 | io_in_0_valid;
  assign T_1459 = T_1458 | io_in_1_valid;
  assign T_1460 = T_1459 | io_in_2_valid;
  assign T_1461 = T_1460 | io_in_3_valid;
  assign T_1462 = T_1461 | io_in_4_valid;
  assign T_1463 = T_1462 | io_in_5_valid;
  assign T_1464 = T_1463 | io_in_6_valid;
  assign T_1468 = T_1443 == 1'h0;
  assign T_1470 = T_1452 == 1'h0;
  assign T_1472 = T_1453 == 1'h0;
  assign T_1474 = T_1454 == 1'h0;
  assign T_1476 = T_1455 == 1'h0;
  assign T_1478 = T_1456 == 1'h0;
  assign T_1480 = T_1457 == 1'h0;
  assign T_1482 = T_1458 == 1'h0;
  assign T_1484 = T_1459 == 1'h0;
  assign T_1486 = T_1460 == 1'h0;
  assign T_1488 = T_1461 == 1'h0;
  assign T_1490 = T_1462 == 1'h0;
  assign T_1492 = T_1463 == 1'h0;
  assign T_1494 = T_1464 == 1'h0;
  assign T_1498 = T_1429 | T_1482;
  assign T_1499 = T_1468 & T_1431;
  assign T_1500 = T_1499 | T_1484;
  assign T_1501 = T_1470 & T_1433;
  assign T_1502 = T_1501 | T_1486;
  assign T_1503 = T_1472 & T_1435;
  assign T_1504 = T_1503 | T_1488;
  assign T_1505 = T_1474 & T_1437;
  assign T_1506 = T_1505 | T_1490;
  assign T_1507 = T_1476 & T_1439;
  assign T_1508 = T_1507 | T_1492;
  assign T_1509 = T_1478 & T_1441;
  assign T_1510 = T_1509 | T_1494;
  assign T_1512 = T_1414 == 3'h0;
  assign T_1513 = T_1416 ? T_1512 : T_1480;
  assign T_1514 = T_1513 & io_out_ready;
  assign T_1516 = T_1414 == 3'h1;
  assign T_1517 = T_1416 ? T_1516 : T_1498;
  assign T_1518 = T_1517 & io_out_ready;
  assign T_1520 = T_1414 == 3'h2;
  assign T_1521 = T_1416 ? T_1520 : T_1500;
  assign T_1522 = T_1521 & io_out_ready;
  assign T_1524 = T_1414 == 3'h3;
  assign T_1525 = T_1416 ? T_1524 : T_1502;
  assign T_1526 = T_1525 & io_out_ready;
  assign T_1528 = T_1414 == 3'h4;
  assign T_1529 = T_1416 ? T_1528 : T_1504;
  assign T_1530 = T_1529 & io_out_ready;
  assign T_1532 = T_1414 == 3'h5;
  assign T_1533 = T_1416 ? T_1532 : T_1506;
  assign T_1534 = T_1533 & io_out_ready;
  assign T_1536 = T_1414 == 3'h6;
  assign T_1537 = T_1416 ? T_1536 : T_1508;
  assign T_1538 = T_1537 & io_out_ready;
  assign T_1540 = T_1414 == 3'h7;
  assign T_1541 = T_1416 ? T_1540 : T_1510;
  assign T_1542 = T_1541 & io_out_ready;
  assign GEN_36 = io_in_6_valid ? 3'h6 : 3'h7;
  assign GEN_37 = io_in_5_valid ? 3'h5 : GEN_36;
  assign GEN_38 = io_in_4_valid ? 3'h4 : GEN_37;
  assign GEN_39 = io_in_3_valid ? 3'h3 : GEN_38;
  assign GEN_40 = io_in_2_valid ? 3'h2 : GEN_39;
  assign GEN_41 = io_in_1_valid ? 3'h1 : GEN_40;
  assign GEN_42 = io_in_0_valid ? 3'h0 : GEN_41;
  assign GEN_43 = T_1449 ? 3'h7 : GEN_42;
  assign GEN_44 = T_1448 ? 3'h6 : GEN_43;
  assign GEN_45 = T_1447 ? 3'h5 : GEN_44;
  assign GEN_46 = T_1446 ? 3'h4 : GEN_45;
  assign GEN_47 = T_1445 ? 3'h3 : GEN_46;
  assign GEN_48 = T_1444 ? 3'h2 : GEN_47;
  assign GEN_49 = T_1443 ? 3'h1 : GEN_48;
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifndef verilator
      #0.002;
    `endif
  `ifdef RANDOMIZE
  GEN_32 = {1{$random}};
  T_1412 = GEN_32[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_33 = {1{$random}};
  T_1414 = GEN_33[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_50 = {1{$random}};
  lastGrant = GEN_50[2:0];
  `endif
  end
`endif
  always @(posedge clk) begin
    if(reset) begin
      T_1412 <= 3'h0;
    end
    if(1'h0) begin
    end
    if(1'h0) begin
    end else begin
      if(T_1418) begin
        lastGrant <= io_chosen;
      end
    end
  end
endmodule
module LockingRRArbiter_8(
  input   clk,
  input   reset,
  output  io_in_0_ready,
  input   io_in_0_valid,
  input  [2:0] io_in_0_bits_addr_beat,
  input   io_in_0_bits_client_xact_id,
  input  [3:0] io_in_0_bits_manager_xact_id,
  input   io_in_0_bits_is_builtin_type,
  input  [3:0] io_in_0_bits_g_type,
  input  [63:0] io_in_0_bits_data,
  input   io_in_0_bits_client_id,
  output  io_in_1_ready,
  input   io_in_1_valid,
  input  [2:0] io_in_1_bits_addr_beat,
  input   io_in_1_bits_client_xact_id,
  input  [3:0] io_in_1_bits_manager_xact_id,
  input   io_in_1_bits_is_builtin_type,
  input  [3:0] io_in_1_bits_g_type,
  input  [63:0] io_in_1_bits_data,
  input   io_in_1_bits_client_id,
  output  io_in_2_ready,
  input   io_in_2_valid,
  input  [2:0] io_in_2_bits_addr_beat,
  input   io_in_2_bits_client_xact_id,
  input  [3:0] io_in_2_bits_manager_xact_id,
  input   io_in_2_bits_is_builtin_type,
  input  [3:0] io_in_2_bits_g_type,
  input  [63:0] io_in_2_bits_data,
  input   io_in_2_bits_client_id,
  output  io_in_3_ready,
  input   io_in_3_valid,
  input  [2:0] io_in_3_bits_addr_beat,
  input   io_in_3_bits_client_xact_id,
  input  [3:0] io_in_3_bits_manager_xact_id,
  input   io_in_3_bits_is_builtin_type,
  input  [3:0] io_in_3_bits_g_type,
  input  [63:0] io_in_3_bits_data,
  input   io_in_3_bits_client_id,
  output  io_in_4_ready,
  input   io_in_4_valid,
  input  [2:0] io_in_4_bits_addr_beat,
  input   io_in_4_bits_client_xact_id,
  input  [3:0] io_in_4_bits_manager_xact_id,
  input   io_in_4_bits_is_builtin_type,
  input  [3:0] io_in_4_bits_g_type,
  input  [63:0] io_in_4_bits_data,
  input   io_in_4_bits_client_id,
  output  io_in_5_ready,
  input   io_in_5_valid,
  input  [2:0] io_in_5_bits_addr_beat,
  input   io_in_5_bits_client_xact_id,
  input  [3:0] io_in_5_bits_manager_xact_id,
  input   io_in_5_bits_is_builtin_type,
  input  [3:0] io_in_5_bits_g_type,
  input  [63:0] io_in_5_bits_data,
  input   io_in_5_bits_client_id,
  output  io_in_6_ready,
  input   io_in_6_valid,
  input  [2:0] io_in_6_bits_addr_beat,
  input   io_in_6_bits_client_xact_id,
  input  [3:0] io_in_6_bits_manager_xact_id,
  input   io_in_6_bits_is_builtin_type,
  input  [3:0] io_in_6_bits_g_type,
  input  [63:0] io_in_6_bits_data,
  input   io_in_6_bits_client_id,
  output  io_in_7_ready,
  input   io_in_7_valid,
  input  [2:0] io_in_7_bits_addr_beat,
  input   io_in_7_bits_client_xact_id,
  input  [3:0] io_in_7_bits_manager_xact_id,
  input   io_in_7_bits_is_builtin_type,
  input  [3:0] io_in_7_bits_g_type,
  input  [63:0] io_in_7_bits_data,
  input   io_in_7_bits_client_id,
  input   io_out_ready,
  output  io_out_valid,
  output [2:0] io_out_bits_addr_beat,
  output  io_out_bits_client_xact_id,
  output [3:0] io_out_bits_manager_xact_id,
  output  io_out_bits_is_builtin_type,
  output [3:0] io_out_bits_g_type,
  output [63:0] io_out_bits_data,
  output  io_out_bits_client_id,
  output [2:0] io_chosen
);
  wire [2:0] choice;
  wire  GEN_0;
  wire  GEN_8;
  wire  GEN_9;
  wire  GEN_10;
  wire  GEN_11;
  wire  GEN_12;
  wire  GEN_13;
  wire  GEN_14;
  wire [2:0] GEN_1;
  wire [2:0] GEN_15;
  wire [2:0] GEN_16;
  wire [2:0] GEN_17;
  wire [2:0] GEN_18;
  wire [2:0] GEN_19;
  wire [2:0] GEN_20;
  wire [2:0] GEN_21;
  wire  GEN_2;
  wire  GEN_22;
  wire  GEN_23;
  wire  GEN_24;
  wire  GEN_25;
  wire  GEN_26;
  wire  GEN_27;
  wire  GEN_28;
  wire [3:0] GEN_3;
  wire [3:0] GEN_29;
  wire [3:0] GEN_30;
  wire [3:0] GEN_31;
  wire [3:0] GEN_32;
  wire [3:0] GEN_33;
  wire [3:0] GEN_34;
  wire [3:0] GEN_35;
  wire  GEN_4;
  wire  GEN_36;
  wire  GEN_37;
  wire  GEN_38;
  wire  GEN_39;
  wire  GEN_40;
  wire  GEN_41;
  wire  GEN_42;
  wire [3:0] GEN_5;
  wire [3:0] GEN_43;
  wire [3:0] GEN_44;
  wire [3:0] GEN_45;
  wire [3:0] GEN_46;
  wire [3:0] GEN_47;
  wire [3:0] GEN_48;
  wire [3:0] GEN_49;
  wire [63:0] GEN_6;
  wire [63:0] GEN_50;
  wire [63:0] GEN_51;
  wire [63:0] GEN_52;
  wire [63:0] GEN_53;
  wire [63:0] GEN_54;
  wire [63:0] GEN_55;
  wire [63:0] GEN_56;
  wire  GEN_7;
  wire  GEN_57;
  wire  GEN_58;
  wire  GEN_59;
  wire  GEN_60;
  wire  GEN_61;
  wire  GEN_62;
  wire  GEN_63;
  reg [2:0] T_1612;
  reg [31:0] GEN_83;
  reg [2:0] T_1614;
  reg [31:0] GEN_84;
  wire  T_1616;
  wire [2:0] T_1624_0;
  wire [3:0] GEN_82;
  wire  T_1626;
  wire  T_1627;
  wire  T_1628;
  wire  T_1629;
  wire  T_1630;
  wire  T_1632;
  wire  T_1633;
  wire [3:0] T_1637;
  wire [2:0] T_1638;
  wire [2:0] GEN_64;
  wire [2:0] GEN_65;
  wire [2:0] GEN_66;
  reg [2:0] lastGrant;
  reg [31:0] GEN_85;
  wire [2:0] GEN_67;
  wire  T_1643;
  wire  T_1645;
  wire  T_1647;
  wire  T_1649;
  wire  T_1651;
  wire  T_1653;
  wire  T_1655;
  wire  T_1657;
  wire  T_1658;
  wire  T_1659;
  wire  T_1660;
  wire  T_1661;
  wire  T_1662;
  wire  T_1663;
  wire  T_1666;
  wire  T_1667;
  wire  T_1668;
  wire  T_1669;
  wire  T_1670;
  wire  T_1671;
  wire  T_1672;
  wire  T_1673;
  wire  T_1674;
  wire  T_1675;
  wire  T_1676;
  wire  T_1677;
  wire  T_1678;
  wire  T_1682;
  wire  T_1684;
  wire  T_1686;
  wire  T_1688;
  wire  T_1690;
  wire  T_1692;
  wire  T_1694;
  wire  T_1696;
  wire  T_1698;
  wire  T_1700;
  wire  T_1702;
  wire  T_1704;
  wire  T_1706;
  wire  T_1708;
  wire  T_1712;
  wire  T_1713;
  wire  T_1714;
  wire  T_1715;
  wire  T_1716;
  wire  T_1717;
  wire  T_1718;
  wire  T_1719;
  wire  T_1720;
  wire  T_1721;
  wire  T_1722;
  wire  T_1723;
  wire  T_1724;
  wire  T_1726;
  wire  T_1727;
  wire  T_1728;
  wire  T_1730;
  wire  T_1731;
  wire  T_1732;
  wire  T_1734;
  wire  T_1735;
  wire  T_1736;
  wire  T_1738;
  wire  T_1739;
  wire  T_1740;
  wire  T_1742;
  wire  T_1743;
  wire  T_1744;
  wire  T_1746;
  wire  T_1747;
  wire  T_1748;
  wire  T_1750;
  wire  T_1751;
  wire  T_1752;
  wire  T_1754;
  wire  T_1755;
  wire  T_1756;
  wire [2:0] GEN_68;
  wire [2:0] GEN_69;
  wire [2:0] GEN_70;
  wire [2:0] GEN_71;
  wire [2:0] GEN_72;
  wire [2:0] GEN_73;
  wire [2:0] GEN_74;
  wire [2:0] GEN_75;
  wire [2:0] GEN_76;
  wire [2:0] GEN_77;
  wire [2:0] GEN_78;
  wire [2:0] GEN_79;
  wire [2:0] GEN_80;
  wire [2:0] GEN_81;
  assign io_in_0_ready = T_1728;
  assign io_in_1_ready = T_1732;
  assign io_in_2_ready = T_1736;
  assign io_in_3_ready = T_1740;
  assign io_in_4_ready = T_1744;
  assign io_in_5_ready = T_1748;
  assign io_in_6_ready = T_1752;
  assign io_in_7_ready = T_1756;
  assign io_out_valid = GEN_0;
  assign io_out_bits_addr_beat = GEN_1;
  assign io_out_bits_client_xact_id = GEN_2;
  assign io_out_bits_manager_xact_id = GEN_3;
  assign io_out_bits_is_builtin_type = GEN_4;
  assign io_out_bits_g_type = GEN_5;
  assign io_out_bits_data = GEN_6;
  assign io_out_bits_client_id = GEN_7;
  assign io_chosen = GEN_66;
  assign choice = GEN_81;
  assign GEN_0 = GEN_14;
  assign GEN_8 = 3'h1 == io_chosen ? io_in_1_valid : io_in_0_valid;
  assign GEN_9 = 3'h2 == io_chosen ? io_in_2_valid : GEN_8;
  assign GEN_10 = 3'h3 == io_chosen ? io_in_3_valid : GEN_9;
  assign GEN_11 = 3'h4 == io_chosen ? io_in_4_valid : GEN_10;
  assign GEN_12 = 3'h5 == io_chosen ? io_in_5_valid : GEN_11;
  assign GEN_13 = 3'h6 == io_chosen ? io_in_6_valid : GEN_12;
  assign GEN_14 = 3'h7 == io_chosen ? io_in_7_valid : GEN_13;
  assign GEN_1 = GEN_21;
  assign GEN_15 = 3'h1 == io_chosen ? io_in_1_bits_addr_beat : io_in_0_bits_addr_beat;
  assign GEN_16 = 3'h2 == io_chosen ? io_in_2_bits_addr_beat : GEN_15;
  assign GEN_17 = 3'h3 == io_chosen ? io_in_3_bits_addr_beat : GEN_16;
  assign GEN_18 = 3'h4 == io_chosen ? io_in_4_bits_addr_beat : GEN_17;
  assign GEN_19 = 3'h5 == io_chosen ? io_in_5_bits_addr_beat : GEN_18;
  assign GEN_20 = 3'h6 == io_chosen ? io_in_6_bits_addr_beat : GEN_19;
  assign GEN_21 = 3'h7 == io_chosen ? io_in_7_bits_addr_beat : GEN_20;
  assign GEN_2 = GEN_28;
  assign GEN_22 = 3'h1 == io_chosen ? io_in_1_bits_client_xact_id : io_in_0_bits_client_xact_id;
  assign GEN_23 = 3'h2 == io_chosen ? io_in_2_bits_client_xact_id : GEN_22;
  assign GEN_24 = 3'h3 == io_chosen ? io_in_3_bits_client_xact_id : GEN_23;
  assign GEN_25 = 3'h4 == io_chosen ? io_in_4_bits_client_xact_id : GEN_24;
  assign GEN_26 = 3'h5 == io_chosen ? io_in_5_bits_client_xact_id : GEN_25;
  assign GEN_27 = 3'h6 == io_chosen ? io_in_6_bits_client_xact_id : GEN_26;
  assign GEN_28 = 3'h7 == io_chosen ? io_in_7_bits_client_xact_id : GEN_27;
  assign GEN_3 = GEN_35;
  assign GEN_29 = 3'h1 == io_chosen ? io_in_1_bits_manager_xact_id : io_in_0_bits_manager_xact_id;
  assign GEN_30 = 3'h2 == io_chosen ? io_in_2_bits_manager_xact_id : GEN_29;
  assign GEN_31 = 3'h3 == io_chosen ? io_in_3_bits_manager_xact_id : GEN_30;
  assign GEN_32 = 3'h4 == io_chosen ? io_in_4_bits_manager_xact_id : GEN_31;
  assign GEN_33 = 3'h5 == io_chosen ? io_in_5_bits_manager_xact_id : GEN_32;
  assign GEN_34 = 3'h6 == io_chosen ? io_in_6_bits_manager_xact_id : GEN_33;
  assign GEN_35 = 3'h7 == io_chosen ? io_in_7_bits_manager_xact_id : GEN_34;
  assign GEN_4 = GEN_42;
  assign GEN_36 = 3'h1 == io_chosen ? io_in_1_bits_is_builtin_type : io_in_0_bits_is_builtin_type;
  assign GEN_37 = 3'h2 == io_chosen ? io_in_2_bits_is_builtin_type : GEN_36;
  assign GEN_38 = 3'h3 == io_chosen ? io_in_3_bits_is_builtin_type : GEN_37;
  assign GEN_39 = 3'h4 == io_chosen ? io_in_4_bits_is_builtin_type : GEN_38;
  assign GEN_40 = 3'h5 == io_chosen ? io_in_5_bits_is_builtin_type : GEN_39;
  assign GEN_41 = 3'h6 == io_chosen ? io_in_6_bits_is_builtin_type : GEN_40;
  assign GEN_42 = 3'h7 == io_chosen ? io_in_7_bits_is_builtin_type : GEN_41;
  assign GEN_5 = GEN_49;
  assign GEN_43 = 3'h1 == io_chosen ? io_in_1_bits_g_type : io_in_0_bits_g_type;
  assign GEN_44 = 3'h2 == io_chosen ? io_in_2_bits_g_type : GEN_43;
  assign GEN_45 = 3'h3 == io_chosen ? io_in_3_bits_g_type : GEN_44;
  assign GEN_46 = 3'h4 == io_chosen ? io_in_4_bits_g_type : GEN_45;
  assign GEN_47 = 3'h5 == io_chosen ? io_in_5_bits_g_type : GEN_46;
  assign GEN_48 = 3'h6 == io_chosen ? io_in_6_bits_g_type : GEN_47;
  assign GEN_49 = 3'h7 == io_chosen ? io_in_7_bits_g_type : GEN_48;
  assign GEN_6 = GEN_56;
  assign GEN_50 = 3'h1 == io_chosen ? io_in_1_bits_data : io_in_0_bits_data;
  assign GEN_51 = 3'h2 == io_chosen ? io_in_2_bits_data : GEN_50;
  assign GEN_52 = 3'h3 == io_chosen ? io_in_3_bits_data : GEN_51;
  assign GEN_53 = 3'h4 == io_chosen ? io_in_4_bits_data : GEN_52;
  assign GEN_54 = 3'h5 == io_chosen ? io_in_5_bits_data : GEN_53;
  assign GEN_55 = 3'h6 == io_chosen ? io_in_6_bits_data : GEN_54;
  assign GEN_56 = 3'h7 == io_chosen ? io_in_7_bits_data : GEN_55;
  assign GEN_7 = GEN_63;
  assign GEN_57 = 3'h1 == io_chosen ? io_in_1_bits_client_id : io_in_0_bits_client_id;
  assign GEN_58 = 3'h2 == io_chosen ? io_in_2_bits_client_id : GEN_57;
  assign GEN_59 = 3'h3 == io_chosen ? io_in_3_bits_client_id : GEN_58;
  assign GEN_60 = 3'h4 == io_chosen ? io_in_4_bits_client_id : GEN_59;
  assign GEN_61 = 3'h5 == io_chosen ? io_in_5_bits_client_id : GEN_60;
  assign GEN_62 = 3'h6 == io_chosen ? io_in_6_bits_client_id : GEN_61;
  assign GEN_63 = 3'h7 == io_chosen ? io_in_7_bits_client_id : GEN_62;
  assign T_1616 = T_1612 != 3'h0;
  assign T_1624_0 = 3'h5;
  assign GEN_82 = {{1'd0}, T_1624_0};
  assign T_1626 = io_out_bits_g_type == GEN_82;
  assign T_1627 = io_out_bits_g_type == 4'h0;
  assign T_1628 = io_out_bits_g_type == 4'h1;
  assign T_1629 = T_1627 | T_1628;
  assign T_1630 = io_out_bits_is_builtin_type ? T_1626 : T_1629;
  assign T_1632 = io_out_ready & io_out_valid;
  assign T_1633 = T_1632 & T_1630;
  assign T_1637 = T_1612 + 3'h1;
  assign T_1638 = T_1637[2:0];
  assign GEN_64 = T_1633 ? io_chosen : T_1614;
  assign GEN_65 = T_1633 ? T_1638 : T_1612;
  assign GEN_66 = T_1616 ? T_1614 : choice;
  assign GEN_67 = T_1632 ? io_chosen : lastGrant;
  assign T_1643 = 3'h1 > lastGrant;
  assign T_1645 = 3'h2 > lastGrant;
  assign T_1647 = 3'h3 > lastGrant;
  assign T_1649 = 3'h4 > lastGrant;
  assign T_1651 = 3'h5 > lastGrant;
  assign T_1653 = 3'h6 > lastGrant;
  assign T_1655 = 3'h7 > lastGrant;
  assign T_1657 = io_in_1_valid & T_1643;
  assign T_1658 = io_in_2_valid & T_1645;
  assign T_1659 = io_in_3_valid & T_1647;
  assign T_1660 = io_in_4_valid & T_1649;
  assign T_1661 = io_in_5_valid & T_1651;
  assign T_1662 = io_in_6_valid & T_1653;
  assign T_1663 = io_in_7_valid & T_1655;
  assign T_1666 = T_1657 | T_1658;
  assign T_1667 = T_1666 | T_1659;
  assign T_1668 = T_1667 | T_1660;
  assign T_1669 = T_1668 | T_1661;
  assign T_1670 = T_1669 | T_1662;
  assign T_1671 = T_1670 | T_1663;
  assign T_1672 = T_1671 | io_in_0_valid;
  assign T_1673 = T_1672 | io_in_1_valid;
  assign T_1674 = T_1673 | io_in_2_valid;
  assign T_1675 = T_1674 | io_in_3_valid;
  assign T_1676 = T_1675 | io_in_4_valid;
  assign T_1677 = T_1676 | io_in_5_valid;
  assign T_1678 = T_1677 | io_in_6_valid;
  assign T_1682 = T_1657 == 1'h0;
  assign T_1684 = T_1666 == 1'h0;
  assign T_1686 = T_1667 == 1'h0;
  assign T_1688 = T_1668 == 1'h0;
  assign T_1690 = T_1669 == 1'h0;
  assign T_1692 = T_1670 == 1'h0;
  assign T_1694 = T_1671 == 1'h0;
  assign T_1696 = T_1672 == 1'h0;
  assign T_1698 = T_1673 == 1'h0;
  assign T_1700 = T_1674 == 1'h0;
  assign T_1702 = T_1675 == 1'h0;
  assign T_1704 = T_1676 == 1'h0;
  assign T_1706 = T_1677 == 1'h0;
  assign T_1708 = T_1678 == 1'h0;
  assign T_1712 = T_1643 | T_1696;
  assign T_1713 = T_1682 & T_1645;
  assign T_1714 = T_1713 | T_1698;
  assign T_1715 = T_1684 & T_1647;
  assign T_1716 = T_1715 | T_1700;
  assign T_1717 = T_1686 & T_1649;
  assign T_1718 = T_1717 | T_1702;
  assign T_1719 = T_1688 & T_1651;
  assign T_1720 = T_1719 | T_1704;
  assign T_1721 = T_1690 & T_1653;
  assign T_1722 = T_1721 | T_1706;
  assign T_1723 = T_1692 & T_1655;
  assign T_1724 = T_1723 | T_1708;
  assign T_1726 = T_1614 == 3'h0;
  assign T_1727 = T_1616 ? T_1726 : T_1694;
  assign T_1728 = T_1727 & io_out_ready;
  assign T_1730 = T_1614 == 3'h1;
  assign T_1731 = T_1616 ? T_1730 : T_1712;
  assign T_1732 = T_1731 & io_out_ready;
  assign T_1734 = T_1614 == 3'h2;
  assign T_1735 = T_1616 ? T_1734 : T_1714;
  assign T_1736 = T_1735 & io_out_ready;
  assign T_1738 = T_1614 == 3'h3;
  assign T_1739 = T_1616 ? T_1738 : T_1716;
  assign T_1740 = T_1739 & io_out_ready;
  assign T_1742 = T_1614 == 3'h4;
  assign T_1743 = T_1616 ? T_1742 : T_1718;
  assign T_1744 = T_1743 & io_out_ready;
  assign T_1746 = T_1614 == 3'h5;
  assign T_1747 = T_1616 ? T_1746 : T_1720;
  assign T_1748 = T_1747 & io_out_ready;
  assign T_1750 = T_1614 == 3'h6;
  assign T_1751 = T_1616 ? T_1750 : T_1722;
  assign T_1752 = T_1751 & io_out_ready;
  assign T_1754 = T_1614 == 3'h7;
  assign T_1755 = T_1616 ? T_1754 : T_1724;
  assign T_1756 = T_1755 & io_out_ready;
  assign GEN_68 = io_in_6_valid ? 3'h6 : 3'h7;
  assign GEN_69 = io_in_5_valid ? 3'h5 : GEN_68;
  assign GEN_70 = io_in_4_valid ? 3'h4 : GEN_69;
  assign GEN_71 = io_in_3_valid ? 3'h3 : GEN_70;
  assign GEN_72 = io_in_2_valid ? 3'h2 : GEN_71;
  assign GEN_73 = io_in_1_valid ? 3'h1 : GEN_72;
  assign GEN_74 = io_in_0_valid ? 3'h0 : GEN_73;
  assign GEN_75 = T_1663 ? 3'h7 : GEN_74;
  assign GEN_76 = T_1662 ? 3'h6 : GEN_75;
  assign GEN_77 = T_1661 ? 3'h5 : GEN_76;
  assign GEN_78 = T_1660 ? 3'h4 : GEN_77;
  assign GEN_79 = T_1659 ? 3'h3 : GEN_78;
  assign GEN_80 = T_1658 ? 3'h2 : GEN_79;
  assign GEN_81 = T_1657 ? 3'h1 : GEN_80;
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifndef verilator
      #0.002;
    `endif
  `ifdef RANDOMIZE
  GEN_83 = {1{$random}};
  T_1612 = GEN_83[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_84 = {1{$random}};
  T_1614 = GEN_84[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_85 = {1{$random}};
  lastGrant = GEN_85[2:0];
  `endif
  end
`endif
  always @(posedge clk) begin
    if(reset) begin
      T_1612 <= 3'h0;
    end else begin
      if(T_1633) begin
        T_1612 <= T_1638;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_1633) begin
        T_1614 <= io_chosen;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_1632) begin
        lastGrant <= io_chosen;
      end
    end
  end
endmodule
module L2BroadcastHub(
  input   clk,
  input   reset,
  output  io_inner_acquire_ready,
  input   io_inner_acquire_valid,
  input  [25:0] io_inner_acquire_bits_addr_block,
  input   io_inner_acquire_bits_client_xact_id,
  input  [2:0] io_inner_acquire_bits_addr_beat,
  input   io_inner_acquire_bits_is_builtin_type,
  input  [2:0] io_inner_acquire_bits_a_type,
  input  [11:0] io_inner_acquire_bits_union,
  input  [63:0] io_inner_acquire_bits_data,
  input   io_inner_acquire_bits_client_id,
  input   io_inner_grant_ready,
  output  io_inner_grant_valid,
  output [2:0] io_inner_grant_bits_addr_beat,
  output  io_inner_grant_bits_client_xact_id,
  output [3:0] io_inner_grant_bits_manager_xact_id,
  output  io_inner_grant_bits_is_builtin_type,
  output [3:0] io_inner_grant_bits_g_type,
  output [63:0] io_inner_grant_bits_data,
  output  io_inner_grant_bits_client_id,
  output  io_inner_finish_ready,
  input   io_inner_finish_valid,
  input  [3:0] io_inner_finish_bits_manager_xact_id,
  input   io_inner_probe_ready,
  output  io_inner_probe_valid,
  output [25:0] io_inner_probe_bits_addr_block,
  output [1:0] io_inner_probe_bits_p_type,
  output  io_inner_probe_bits_client_id,
  output  io_inner_release_ready,
  input   io_inner_release_valid,
  input  [2:0] io_inner_release_bits_addr_beat,
  input  [25:0] io_inner_release_bits_addr_block,
  input   io_inner_release_bits_client_xact_id,
  input   io_inner_release_bits_voluntary,
  input  [2:0] io_inner_release_bits_r_type,
  input  [63:0] io_inner_release_bits_data,
  input   io_inner_release_bits_client_id,
  input   io_incoherent_0,
  input   io_outer_acquire_ready,
  output  io_outer_acquire_valid,
  output [25:0] io_outer_acquire_bits_addr_block,
  output [3:0] io_outer_acquire_bits_client_xact_id,
  output [2:0] io_outer_acquire_bits_addr_beat,
  output  io_outer_acquire_bits_is_builtin_type,
  output [2:0] io_outer_acquire_bits_a_type,
  output [11:0] io_outer_acquire_bits_union,
  output [63:0] io_outer_acquire_bits_data,
  output  io_outer_probe_ready,
  input   io_outer_probe_valid,
  input  [25:0] io_outer_probe_bits_addr_block,
  input  [1:0] io_outer_probe_bits_p_type,
  input   io_outer_release_ready,
  output  io_outer_release_valid,
  output [2:0] io_outer_release_bits_addr_beat,
  output [25:0] io_outer_release_bits_addr_block,
  output [3:0] io_outer_release_bits_client_xact_id,
  output  io_outer_release_bits_voluntary,
  output [2:0] io_outer_release_bits_r_type,
  output [63:0] io_outer_release_bits_data,
  output  io_outer_grant_ready,
  input   io_outer_grant_valid,
  input  [2:0] io_outer_grant_bits_addr_beat,
  input  [3:0] io_outer_grant_bits_client_xact_id,
  input   io_outer_grant_bits_manager_xact_id,
  input   io_outer_grant_bits_is_builtin_type,
  input  [3:0] io_outer_grant_bits_g_type,
  input  [63:0] io_outer_grant_bits_data,
  input   io_outer_grant_bits_manager_id,
  input   io_outer_finish_ready,
  output  io_outer_finish_valid,
  output  io_outer_finish_bits_manager_xact_id,
  output  io_outer_finish_bits_manager_id
);
  wire  BufferedBroadcastVoluntaryReleaseTracker_1_clk;
  wire  BufferedBroadcastVoluntaryReleaseTracker_1_reset;
  wire  BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_acquire_ready;
  wire  BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_acquire_valid;
  wire [25:0] BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_acquire_bits_addr_block;
  wire  BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_acquire_bits_client_xact_id;
  wire [2:0] BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_acquire_bits_addr_beat;
  wire  BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_acquire_bits_is_builtin_type;
  wire [2:0] BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_acquire_bits_a_type;
  wire [11:0] BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_acquire_bits_union;
  wire [63:0] BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_acquire_bits_data;
  wire  BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_acquire_bits_client_id;
  wire  BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_grant_ready;
  wire  BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_grant_valid;
  wire [2:0] BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_grant_bits_addr_beat;
  wire  BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_grant_bits_client_xact_id;
  wire [3:0] BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_grant_bits_manager_xact_id;
  wire  BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_grant_bits_is_builtin_type;
  wire [3:0] BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_grant_bits_g_type;
  wire [63:0] BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_grant_bits_data;
  wire  BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_grant_bits_client_id;
  wire  BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_finish_ready;
  wire  BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_finish_valid;
  wire [3:0] BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_finish_bits_manager_xact_id;
  wire  BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_probe_ready;
  wire  BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_probe_valid;
  wire [25:0] BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_probe_bits_addr_block;
  wire [1:0] BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_probe_bits_p_type;
  wire  BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_probe_bits_client_id;
  wire  BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_release_ready;
  wire  BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_release_valid;
  wire [2:0] BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_release_bits_addr_beat;
  wire [25:0] BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_release_bits_addr_block;
  wire  BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_release_bits_client_xact_id;
  wire  BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_release_bits_voluntary;
  wire [2:0] BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_release_bits_r_type;
  wire [63:0] BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_release_bits_data;
  wire  BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_release_bits_client_id;
  wire  BufferedBroadcastVoluntaryReleaseTracker_1_io_incoherent_0;
  wire  BufferedBroadcastVoluntaryReleaseTracker_1_io_outer_acquire_ready;
  wire  BufferedBroadcastVoluntaryReleaseTracker_1_io_outer_acquire_valid;
  wire [25:0] BufferedBroadcastVoluntaryReleaseTracker_1_io_outer_acquire_bits_addr_block;
  wire [3:0] BufferedBroadcastVoluntaryReleaseTracker_1_io_outer_acquire_bits_client_xact_id;
  wire [2:0] BufferedBroadcastVoluntaryReleaseTracker_1_io_outer_acquire_bits_addr_beat;
  wire  BufferedBroadcastVoluntaryReleaseTracker_1_io_outer_acquire_bits_is_builtin_type;
  wire [2:0] BufferedBroadcastVoluntaryReleaseTracker_1_io_outer_acquire_bits_a_type;
  wire [11:0] BufferedBroadcastVoluntaryReleaseTracker_1_io_outer_acquire_bits_union;
  wire [63:0] BufferedBroadcastVoluntaryReleaseTracker_1_io_outer_acquire_bits_data;
  wire  BufferedBroadcastVoluntaryReleaseTracker_1_io_outer_probe_ready;
  wire  BufferedBroadcastVoluntaryReleaseTracker_1_io_outer_probe_valid;
  wire [25:0] BufferedBroadcastVoluntaryReleaseTracker_1_io_outer_probe_bits_addr_block;
  wire [1:0] BufferedBroadcastVoluntaryReleaseTracker_1_io_outer_probe_bits_p_type;
  wire  BufferedBroadcastVoluntaryReleaseTracker_1_io_outer_release_ready;
  wire  BufferedBroadcastVoluntaryReleaseTracker_1_io_outer_release_valid;
  wire [2:0] BufferedBroadcastVoluntaryReleaseTracker_1_io_outer_release_bits_addr_beat;
  wire [25:0] BufferedBroadcastVoluntaryReleaseTracker_1_io_outer_release_bits_addr_block;
  wire [3:0] BufferedBroadcastVoluntaryReleaseTracker_1_io_outer_release_bits_client_xact_id;
  wire  BufferedBroadcastVoluntaryReleaseTracker_1_io_outer_release_bits_voluntary;
  wire [2:0] BufferedBroadcastVoluntaryReleaseTracker_1_io_outer_release_bits_r_type;
  wire [63:0] BufferedBroadcastVoluntaryReleaseTracker_1_io_outer_release_bits_data;
  wire  BufferedBroadcastVoluntaryReleaseTracker_1_io_outer_grant_ready;
  wire  BufferedBroadcastVoluntaryReleaseTracker_1_io_outer_grant_valid;
  wire [2:0] BufferedBroadcastVoluntaryReleaseTracker_1_io_outer_grant_bits_addr_beat;
  wire [3:0] BufferedBroadcastVoluntaryReleaseTracker_1_io_outer_grant_bits_client_xact_id;
  wire  BufferedBroadcastVoluntaryReleaseTracker_1_io_outer_grant_bits_manager_xact_id;
  wire  BufferedBroadcastVoluntaryReleaseTracker_1_io_outer_grant_bits_is_builtin_type;
  wire [3:0] BufferedBroadcastVoluntaryReleaseTracker_1_io_outer_grant_bits_g_type;
  wire [63:0] BufferedBroadcastVoluntaryReleaseTracker_1_io_outer_grant_bits_data;
  wire  BufferedBroadcastVoluntaryReleaseTracker_1_io_outer_grant_bits_manager_id;
  wire  BufferedBroadcastVoluntaryReleaseTracker_1_io_outer_finish_ready;
  wire  BufferedBroadcastVoluntaryReleaseTracker_1_io_outer_finish_valid;
  wire  BufferedBroadcastVoluntaryReleaseTracker_1_io_outer_finish_bits_manager_xact_id;
  wire  BufferedBroadcastVoluntaryReleaseTracker_1_io_outer_finish_bits_manager_id;
  wire  BufferedBroadcastVoluntaryReleaseTracker_1_io_alloc_iacq_matches;
  wire  BufferedBroadcastVoluntaryReleaseTracker_1_io_alloc_iacq_can;
  wire  BufferedBroadcastVoluntaryReleaseTracker_1_io_alloc_iacq_should;
  wire  BufferedBroadcastVoluntaryReleaseTracker_1_io_alloc_irel_matches;
  wire  BufferedBroadcastVoluntaryReleaseTracker_1_io_alloc_irel_can;
  wire  BufferedBroadcastVoluntaryReleaseTracker_1_io_alloc_irel_should;
  wire  BufferedBroadcastVoluntaryReleaseTracker_1_io_alloc_oprb_matches;
  wire  BufferedBroadcastVoluntaryReleaseTracker_1_io_alloc_oprb_can;
  wire  BufferedBroadcastVoluntaryReleaseTracker_1_io_alloc_oprb_should;
  wire  BufferedBroadcastAcquireTracker_7_clk;
  wire  BufferedBroadcastAcquireTracker_7_reset;
  wire  BufferedBroadcastAcquireTracker_7_io_inner_acquire_ready;
  wire  BufferedBroadcastAcquireTracker_7_io_inner_acquire_valid;
  wire [25:0] BufferedBroadcastAcquireTracker_7_io_inner_acquire_bits_addr_block;
  wire  BufferedBroadcastAcquireTracker_7_io_inner_acquire_bits_client_xact_id;
  wire [2:0] BufferedBroadcastAcquireTracker_7_io_inner_acquire_bits_addr_beat;
  wire  BufferedBroadcastAcquireTracker_7_io_inner_acquire_bits_is_builtin_type;
  wire [2:0] BufferedBroadcastAcquireTracker_7_io_inner_acquire_bits_a_type;
  wire [11:0] BufferedBroadcastAcquireTracker_7_io_inner_acquire_bits_union;
  wire [63:0] BufferedBroadcastAcquireTracker_7_io_inner_acquire_bits_data;
  wire  BufferedBroadcastAcquireTracker_7_io_inner_acquire_bits_client_id;
  wire  BufferedBroadcastAcquireTracker_7_io_inner_grant_ready;
  wire  BufferedBroadcastAcquireTracker_7_io_inner_grant_valid;
  wire [2:0] BufferedBroadcastAcquireTracker_7_io_inner_grant_bits_addr_beat;
  wire  BufferedBroadcastAcquireTracker_7_io_inner_grant_bits_client_xact_id;
  wire [3:0] BufferedBroadcastAcquireTracker_7_io_inner_grant_bits_manager_xact_id;
  wire  BufferedBroadcastAcquireTracker_7_io_inner_grant_bits_is_builtin_type;
  wire [3:0] BufferedBroadcastAcquireTracker_7_io_inner_grant_bits_g_type;
  wire [63:0] BufferedBroadcastAcquireTracker_7_io_inner_grant_bits_data;
  wire  BufferedBroadcastAcquireTracker_7_io_inner_grant_bits_client_id;
  wire  BufferedBroadcastAcquireTracker_7_io_inner_finish_ready;
  wire  BufferedBroadcastAcquireTracker_7_io_inner_finish_valid;
  wire [3:0] BufferedBroadcastAcquireTracker_7_io_inner_finish_bits_manager_xact_id;
  wire  BufferedBroadcastAcquireTracker_7_io_inner_probe_ready;
  wire  BufferedBroadcastAcquireTracker_7_io_inner_probe_valid;
  wire [25:0] BufferedBroadcastAcquireTracker_7_io_inner_probe_bits_addr_block;
  wire [1:0] BufferedBroadcastAcquireTracker_7_io_inner_probe_bits_p_type;
  wire  BufferedBroadcastAcquireTracker_7_io_inner_probe_bits_client_id;
  wire  BufferedBroadcastAcquireTracker_7_io_inner_release_ready;
  wire  BufferedBroadcastAcquireTracker_7_io_inner_release_valid;
  wire [2:0] BufferedBroadcastAcquireTracker_7_io_inner_release_bits_addr_beat;
  wire [25:0] BufferedBroadcastAcquireTracker_7_io_inner_release_bits_addr_block;
  wire  BufferedBroadcastAcquireTracker_7_io_inner_release_bits_client_xact_id;
  wire  BufferedBroadcastAcquireTracker_7_io_inner_release_bits_voluntary;
  wire [2:0] BufferedBroadcastAcquireTracker_7_io_inner_release_bits_r_type;
  wire [63:0] BufferedBroadcastAcquireTracker_7_io_inner_release_bits_data;
  wire  BufferedBroadcastAcquireTracker_7_io_inner_release_bits_client_id;
  wire  BufferedBroadcastAcquireTracker_7_io_incoherent_0;
  wire  BufferedBroadcastAcquireTracker_7_io_outer_acquire_ready;
  wire  BufferedBroadcastAcquireTracker_7_io_outer_acquire_valid;
  wire [25:0] BufferedBroadcastAcquireTracker_7_io_outer_acquire_bits_addr_block;
  wire [3:0] BufferedBroadcastAcquireTracker_7_io_outer_acquire_bits_client_xact_id;
  wire [2:0] BufferedBroadcastAcquireTracker_7_io_outer_acquire_bits_addr_beat;
  wire  BufferedBroadcastAcquireTracker_7_io_outer_acquire_bits_is_builtin_type;
  wire [2:0] BufferedBroadcastAcquireTracker_7_io_outer_acquire_bits_a_type;
  wire [11:0] BufferedBroadcastAcquireTracker_7_io_outer_acquire_bits_union;
  wire [63:0] BufferedBroadcastAcquireTracker_7_io_outer_acquire_bits_data;
  wire  BufferedBroadcastAcquireTracker_7_io_outer_probe_ready;
  wire  BufferedBroadcastAcquireTracker_7_io_outer_probe_valid;
  wire [25:0] BufferedBroadcastAcquireTracker_7_io_outer_probe_bits_addr_block;
  wire [1:0] BufferedBroadcastAcquireTracker_7_io_outer_probe_bits_p_type;
  wire  BufferedBroadcastAcquireTracker_7_io_outer_release_ready;
  wire  BufferedBroadcastAcquireTracker_7_io_outer_release_valid;
  wire [2:0] BufferedBroadcastAcquireTracker_7_io_outer_release_bits_addr_beat;
  wire [25:0] BufferedBroadcastAcquireTracker_7_io_outer_release_bits_addr_block;
  wire [3:0] BufferedBroadcastAcquireTracker_7_io_outer_release_bits_client_xact_id;
  wire  BufferedBroadcastAcquireTracker_7_io_outer_release_bits_voluntary;
  wire [2:0] BufferedBroadcastAcquireTracker_7_io_outer_release_bits_r_type;
  wire [63:0] BufferedBroadcastAcquireTracker_7_io_outer_release_bits_data;
  wire  BufferedBroadcastAcquireTracker_7_io_outer_grant_ready;
  wire  BufferedBroadcastAcquireTracker_7_io_outer_grant_valid;
  wire [2:0] BufferedBroadcastAcquireTracker_7_io_outer_grant_bits_addr_beat;
  wire [3:0] BufferedBroadcastAcquireTracker_7_io_outer_grant_bits_client_xact_id;
  wire  BufferedBroadcastAcquireTracker_7_io_outer_grant_bits_manager_xact_id;
  wire  BufferedBroadcastAcquireTracker_7_io_outer_grant_bits_is_builtin_type;
  wire [3:0] BufferedBroadcastAcquireTracker_7_io_outer_grant_bits_g_type;
  wire [63:0] BufferedBroadcastAcquireTracker_7_io_outer_grant_bits_data;
  wire  BufferedBroadcastAcquireTracker_7_io_outer_grant_bits_manager_id;
  wire  BufferedBroadcastAcquireTracker_7_io_outer_finish_ready;
  wire  BufferedBroadcastAcquireTracker_7_io_outer_finish_valid;
  wire  BufferedBroadcastAcquireTracker_7_io_outer_finish_bits_manager_xact_id;
  wire  BufferedBroadcastAcquireTracker_7_io_outer_finish_bits_manager_id;
  wire  BufferedBroadcastAcquireTracker_7_io_alloc_iacq_matches;
  wire  BufferedBroadcastAcquireTracker_7_io_alloc_iacq_can;
  wire  BufferedBroadcastAcquireTracker_7_io_alloc_iacq_should;
  wire  BufferedBroadcastAcquireTracker_7_io_alloc_irel_matches;
  wire  BufferedBroadcastAcquireTracker_7_io_alloc_irel_can;
  wire  BufferedBroadcastAcquireTracker_7_io_alloc_irel_should;
  wire  BufferedBroadcastAcquireTracker_7_io_alloc_oprb_matches;
  wire  BufferedBroadcastAcquireTracker_7_io_alloc_oprb_can;
  wire  BufferedBroadcastAcquireTracker_7_io_alloc_oprb_should;
  wire  BufferedBroadcastAcquireTracker_1_1_clk;
  wire  BufferedBroadcastAcquireTracker_1_1_reset;
  wire  BufferedBroadcastAcquireTracker_1_1_io_inner_acquire_ready;
  wire  BufferedBroadcastAcquireTracker_1_1_io_inner_acquire_valid;
  wire [25:0] BufferedBroadcastAcquireTracker_1_1_io_inner_acquire_bits_addr_block;
  wire  BufferedBroadcastAcquireTracker_1_1_io_inner_acquire_bits_client_xact_id;
  wire [2:0] BufferedBroadcastAcquireTracker_1_1_io_inner_acquire_bits_addr_beat;
  wire  BufferedBroadcastAcquireTracker_1_1_io_inner_acquire_bits_is_builtin_type;
  wire [2:0] BufferedBroadcastAcquireTracker_1_1_io_inner_acquire_bits_a_type;
  wire [11:0] BufferedBroadcastAcquireTracker_1_1_io_inner_acquire_bits_union;
  wire [63:0] BufferedBroadcastAcquireTracker_1_1_io_inner_acquire_bits_data;
  wire  BufferedBroadcastAcquireTracker_1_1_io_inner_acquire_bits_client_id;
  wire  BufferedBroadcastAcquireTracker_1_1_io_inner_grant_ready;
  wire  BufferedBroadcastAcquireTracker_1_1_io_inner_grant_valid;
  wire [2:0] BufferedBroadcastAcquireTracker_1_1_io_inner_grant_bits_addr_beat;
  wire  BufferedBroadcastAcquireTracker_1_1_io_inner_grant_bits_client_xact_id;
  wire [3:0] BufferedBroadcastAcquireTracker_1_1_io_inner_grant_bits_manager_xact_id;
  wire  BufferedBroadcastAcquireTracker_1_1_io_inner_grant_bits_is_builtin_type;
  wire [3:0] BufferedBroadcastAcquireTracker_1_1_io_inner_grant_bits_g_type;
  wire [63:0] BufferedBroadcastAcquireTracker_1_1_io_inner_grant_bits_data;
  wire  BufferedBroadcastAcquireTracker_1_1_io_inner_grant_bits_client_id;
  wire  BufferedBroadcastAcquireTracker_1_1_io_inner_finish_ready;
  wire  BufferedBroadcastAcquireTracker_1_1_io_inner_finish_valid;
  wire [3:0] BufferedBroadcastAcquireTracker_1_1_io_inner_finish_bits_manager_xact_id;
  wire  BufferedBroadcastAcquireTracker_1_1_io_inner_probe_ready;
  wire  BufferedBroadcastAcquireTracker_1_1_io_inner_probe_valid;
  wire [25:0] BufferedBroadcastAcquireTracker_1_1_io_inner_probe_bits_addr_block;
  wire [1:0] BufferedBroadcastAcquireTracker_1_1_io_inner_probe_bits_p_type;
  wire  BufferedBroadcastAcquireTracker_1_1_io_inner_probe_bits_client_id;
  wire  BufferedBroadcastAcquireTracker_1_1_io_inner_release_ready;
  wire  BufferedBroadcastAcquireTracker_1_1_io_inner_release_valid;
  wire [2:0] BufferedBroadcastAcquireTracker_1_1_io_inner_release_bits_addr_beat;
  wire [25:0] BufferedBroadcastAcquireTracker_1_1_io_inner_release_bits_addr_block;
  wire  BufferedBroadcastAcquireTracker_1_1_io_inner_release_bits_client_xact_id;
  wire  BufferedBroadcastAcquireTracker_1_1_io_inner_release_bits_voluntary;
  wire [2:0] BufferedBroadcastAcquireTracker_1_1_io_inner_release_bits_r_type;
  wire [63:0] BufferedBroadcastAcquireTracker_1_1_io_inner_release_bits_data;
  wire  BufferedBroadcastAcquireTracker_1_1_io_inner_release_bits_client_id;
  wire  BufferedBroadcastAcquireTracker_1_1_io_incoherent_0;
  wire  BufferedBroadcastAcquireTracker_1_1_io_outer_acquire_ready;
  wire  BufferedBroadcastAcquireTracker_1_1_io_outer_acquire_valid;
  wire [25:0] BufferedBroadcastAcquireTracker_1_1_io_outer_acquire_bits_addr_block;
  wire [3:0] BufferedBroadcastAcquireTracker_1_1_io_outer_acquire_bits_client_xact_id;
  wire [2:0] BufferedBroadcastAcquireTracker_1_1_io_outer_acquire_bits_addr_beat;
  wire  BufferedBroadcastAcquireTracker_1_1_io_outer_acquire_bits_is_builtin_type;
  wire [2:0] BufferedBroadcastAcquireTracker_1_1_io_outer_acquire_bits_a_type;
  wire [11:0] BufferedBroadcastAcquireTracker_1_1_io_outer_acquire_bits_union;
  wire [63:0] BufferedBroadcastAcquireTracker_1_1_io_outer_acquire_bits_data;
  wire  BufferedBroadcastAcquireTracker_1_1_io_outer_probe_ready;
  wire  BufferedBroadcastAcquireTracker_1_1_io_outer_probe_valid;
  wire [25:0] BufferedBroadcastAcquireTracker_1_1_io_outer_probe_bits_addr_block;
  wire [1:0] BufferedBroadcastAcquireTracker_1_1_io_outer_probe_bits_p_type;
  wire  BufferedBroadcastAcquireTracker_1_1_io_outer_release_ready;
  wire  BufferedBroadcastAcquireTracker_1_1_io_outer_release_valid;
  wire [2:0] BufferedBroadcastAcquireTracker_1_1_io_outer_release_bits_addr_beat;
  wire [25:0] BufferedBroadcastAcquireTracker_1_1_io_outer_release_bits_addr_block;
  wire [3:0] BufferedBroadcastAcquireTracker_1_1_io_outer_release_bits_client_xact_id;
  wire  BufferedBroadcastAcquireTracker_1_1_io_outer_release_bits_voluntary;
  wire [2:0] BufferedBroadcastAcquireTracker_1_1_io_outer_release_bits_r_type;
  wire [63:0] BufferedBroadcastAcquireTracker_1_1_io_outer_release_bits_data;
  wire  BufferedBroadcastAcquireTracker_1_1_io_outer_grant_ready;
  wire  BufferedBroadcastAcquireTracker_1_1_io_outer_grant_valid;
  wire [2:0] BufferedBroadcastAcquireTracker_1_1_io_outer_grant_bits_addr_beat;
  wire [3:0] BufferedBroadcastAcquireTracker_1_1_io_outer_grant_bits_client_xact_id;
  wire  BufferedBroadcastAcquireTracker_1_1_io_outer_grant_bits_manager_xact_id;
  wire  BufferedBroadcastAcquireTracker_1_1_io_outer_grant_bits_is_builtin_type;
  wire [3:0] BufferedBroadcastAcquireTracker_1_1_io_outer_grant_bits_g_type;
  wire [63:0] BufferedBroadcastAcquireTracker_1_1_io_outer_grant_bits_data;
  wire  BufferedBroadcastAcquireTracker_1_1_io_outer_grant_bits_manager_id;
  wire  BufferedBroadcastAcquireTracker_1_1_io_outer_finish_ready;
  wire  BufferedBroadcastAcquireTracker_1_1_io_outer_finish_valid;
  wire  BufferedBroadcastAcquireTracker_1_1_io_outer_finish_bits_manager_xact_id;
  wire  BufferedBroadcastAcquireTracker_1_1_io_outer_finish_bits_manager_id;
  wire  BufferedBroadcastAcquireTracker_1_1_io_alloc_iacq_matches;
  wire  BufferedBroadcastAcquireTracker_1_1_io_alloc_iacq_can;
  wire  BufferedBroadcastAcquireTracker_1_1_io_alloc_iacq_should;
  wire  BufferedBroadcastAcquireTracker_1_1_io_alloc_irel_matches;
  wire  BufferedBroadcastAcquireTracker_1_1_io_alloc_irel_can;
  wire  BufferedBroadcastAcquireTracker_1_1_io_alloc_irel_should;
  wire  BufferedBroadcastAcquireTracker_1_1_io_alloc_oprb_matches;
  wire  BufferedBroadcastAcquireTracker_1_1_io_alloc_oprb_can;
  wire  BufferedBroadcastAcquireTracker_1_1_io_alloc_oprb_should;
  wire  BufferedBroadcastAcquireTracker_2_1_clk;
  wire  BufferedBroadcastAcquireTracker_2_1_reset;
  wire  BufferedBroadcastAcquireTracker_2_1_io_inner_acquire_ready;
  wire  BufferedBroadcastAcquireTracker_2_1_io_inner_acquire_valid;
  wire [25:0] BufferedBroadcastAcquireTracker_2_1_io_inner_acquire_bits_addr_block;
  wire  BufferedBroadcastAcquireTracker_2_1_io_inner_acquire_bits_client_xact_id;
  wire [2:0] BufferedBroadcastAcquireTracker_2_1_io_inner_acquire_bits_addr_beat;
  wire  BufferedBroadcastAcquireTracker_2_1_io_inner_acquire_bits_is_builtin_type;
  wire [2:0] BufferedBroadcastAcquireTracker_2_1_io_inner_acquire_bits_a_type;
  wire [11:0] BufferedBroadcastAcquireTracker_2_1_io_inner_acquire_bits_union;
  wire [63:0] BufferedBroadcastAcquireTracker_2_1_io_inner_acquire_bits_data;
  wire  BufferedBroadcastAcquireTracker_2_1_io_inner_acquire_bits_client_id;
  wire  BufferedBroadcastAcquireTracker_2_1_io_inner_grant_ready;
  wire  BufferedBroadcastAcquireTracker_2_1_io_inner_grant_valid;
  wire [2:0] BufferedBroadcastAcquireTracker_2_1_io_inner_grant_bits_addr_beat;
  wire  BufferedBroadcastAcquireTracker_2_1_io_inner_grant_bits_client_xact_id;
  wire [3:0] BufferedBroadcastAcquireTracker_2_1_io_inner_grant_bits_manager_xact_id;
  wire  BufferedBroadcastAcquireTracker_2_1_io_inner_grant_bits_is_builtin_type;
  wire [3:0] BufferedBroadcastAcquireTracker_2_1_io_inner_grant_bits_g_type;
  wire [63:0] BufferedBroadcastAcquireTracker_2_1_io_inner_grant_bits_data;
  wire  BufferedBroadcastAcquireTracker_2_1_io_inner_grant_bits_client_id;
  wire  BufferedBroadcastAcquireTracker_2_1_io_inner_finish_ready;
  wire  BufferedBroadcastAcquireTracker_2_1_io_inner_finish_valid;
  wire [3:0] BufferedBroadcastAcquireTracker_2_1_io_inner_finish_bits_manager_xact_id;
  wire  BufferedBroadcastAcquireTracker_2_1_io_inner_probe_ready;
  wire  BufferedBroadcastAcquireTracker_2_1_io_inner_probe_valid;
  wire [25:0] BufferedBroadcastAcquireTracker_2_1_io_inner_probe_bits_addr_block;
  wire [1:0] BufferedBroadcastAcquireTracker_2_1_io_inner_probe_bits_p_type;
  wire  BufferedBroadcastAcquireTracker_2_1_io_inner_probe_bits_client_id;
  wire  BufferedBroadcastAcquireTracker_2_1_io_inner_release_ready;
  wire  BufferedBroadcastAcquireTracker_2_1_io_inner_release_valid;
  wire [2:0] BufferedBroadcastAcquireTracker_2_1_io_inner_release_bits_addr_beat;
  wire [25:0] BufferedBroadcastAcquireTracker_2_1_io_inner_release_bits_addr_block;
  wire  BufferedBroadcastAcquireTracker_2_1_io_inner_release_bits_client_xact_id;
  wire  BufferedBroadcastAcquireTracker_2_1_io_inner_release_bits_voluntary;
  wire [2:0] BufferedBroadcastAcquireTracker_2_1_io_inner_release_bits_r_type;
  wire [63:0] BufferedBroadcastAcquireTracker_2_1_io_inner_release_bits_data;
  wire  BufferedBroadcastAcquireTracker_2_1_io_inner_release_bits_client_id;
  wire  BufferedBroadcastAcquireTracker_2_1_io_incoherent_0;
  wire  BufferedBroadcastAcquireTracker_2_1_io_outer_acquire_ready;
  wire  BufferedBroadcastAcquireTracker_2_1_io_outer_acquire_valid;
  wire [25:0] BufferedBroadcastAcquireTracker_2_1_io_outer_acquire_bits_addr_block;
  wire [3:0] BufferedBroadcastAcquireTracker_2_1_io_outer_acquire_bits_client_xact_id;
  wire [2:0] BufferedBroadcastAcquireTracker_2_1_io_outer_acquire_bits_addr_beat;
  wire  BufferedBroadcastAcquireTracker_2_1_io_outer_acquire_bits_is_builtin_type;
  wire [2:0] BufferedBroadcastAcquireTracker_2_1_io_outer_acquire_bits_a_type;
  wire [11:0] BufferedBroadcastAcquireTracker_2_1_io_outer_acquire_bits_union;
  wire [63:0] BufferedBroadcastAcquireTracker_2_1_io_outer_acquire_bits_data;
  wire  BufferedBroadcastAcquireTracker_2_1_io_outer_probe_ready;
  wire  BufferedBroadcastAcquireTracker_2_1_io_outer_probe_valid;
  wire [25:0] BufferedBroadcastAcquireTracker_2_1_io_outer_probe_bits_addr_block;
  wire [1:0] BufferedBroadcastAcquireTracker_2_1_io_outer_probe_bits_p_type;
  wire  BufferedBroadcastAcquireTracker_2_1_io_outer_release_ready;
  wire  BufferedBroadcastAcquireTracker_2_1_io_outer_release_valid;
  wire [2:0] BufferedBroadcastAcquireTracker_2_1_io_outer_release_bits_addr_beat;
  wire [25:0] BufferedBroadcastAcquireTracker_2_1_io_outer_release_bits_addr_block;
  wire [3:0] BufferedBroadcastAcquireTracker_2_1_io_outer_release_bits_client_xact_id;
  wire  BufferedBroadcastAcquireTracker_2_1_io_outer_release_bits_voluntary;
  wire [2:0] BufferedBroadcastAcquireTracker_2_1_io_outer_release_bits_r_type;
  wire [63:0] BufferedBroadcastAcquireTracker_2_1_io_outer_release_bits_data;
  wire  BufferedBroadcastAcquireTracker_2_1_io_outer_grant_ready;
  wire  BufferedBroadcastAcquireTracker_2_1_io_outer_grant_valid;
  wire [2:0] BufferedBroadcastAcquireTracker_2_1_io_outer_grant_bits_addr_beat;
  wire [3:0] BufferedBroadcastAcquireTracker_2_1_io_outer_grant_bits_client_xact_id;
  wire  BufferedBroadcastAcquireTracker_2_1_io_outer_grant_bits_manager_xact_id;
  wire  BufferedBroadcastAcquireTracker_2_1_io_outer_grant_bits_is_builtin_type;
  wire [3:0] BufferedBroadcastAcquireTracker_2_1_io_outer_grant_bits_g_type;
  wire [63:0] BufferedBroadcastAcquireTracker_2_1_io_outer_grant_bits_data;
  wire  BufferedBroadcastAcquireTracker_2_1_io_outer_grant_bits_manager_id;
  wire  BufferedBroadcastAcquireTracker_2_1_io_outer_finish_ready;
  wire  BufferedBroadcastAcquireTracker_2_1_io_outer_finish_valid;
  wire  BufferedBroadcastAcquireTracker_2_1_io_outer_finish_bits_manager_xact_id;
  wire  BufferedBroadcastAcquireTracker_2_1_io_outer_finish_bits_manager_id;
  wire  BufferedBroadcastAcquireTracker_2_1_io_alloc_iacq_matches;
  wire  BufferedBroadcastAcquireTracker_2_1_io_alloc_iacq_can;
  wire  BufferedBroadcastAcquireTracker_2_1_io_alloc_iacq_should;
  wire  BufferedBroadcastAcquireTracker_2_1_io_alloc_irel_matches;
  wire  BufferedBroadcastAcquireTracker_2_1_io_alloc_irel_can;
  wire  BufferedBroadcastAcquireTracker_2_1_io_alloc_irel_should;
  wire  BufferedBroadcastAcquireTracker_2_1_io_alloc_oprb_matches;
  wire  BufferedBroadcastAcquireTracker_2_1_io_alloc_oprb_can;
  wire  BufferedBroadcastAcquireTracker_2_1_io_alloc_oprb_should;
  wire  BufferedBroadcastAcquireTracker_3_1_clk;
  wire  BufferedBroadcastAcquireTracker_3_1_reset;
  wire  BufferedBroadcastAcquireTracker_3_1_io_inner_acquire_ready;
  wire  BufferedBroadcastAcquireTracker_3_1_io_inner_acquire_valid;
  wire [25:0] BufferedBroadcastAcquireTracker_3_1_io_inner_acquire_bits_addr_block;
  wire  BufferedBroadcastAcquireTracker_3_1_io_inner_acquire_bits_client_xact_id;
  wire [2:0] BufferedBroadcastAcquireTracker_3_1_io_inner_acquire_bits_addr_beat;
  wire  BufferedBroadcastAcquireTracker_3_1_io_inner_acquire_bits_is_builtin_type;
  wire [2:0] BufferedBroadcastAcquireTracker_3_1_io_inner_acquire_bits_a_type;
  wire [11:0] BufferedBroadcastAcquireTracker_3_1_io_inner_acquire_bits_union;
  wire [63:0] BufferedBroadcastAcquireTracker_3_1_io_inner_acquire_bits_data;
  wire  BufferedBroadcastAcquireTracker_3_1_io_inner_acquire_bits_client_id;
  wire  BufferedBroadcastAcquireTracker_3_1_io_inner_grant_ready;
  wire  BufferedBroadcastAcquireTracker_3_1_io_inner_grant_valid;
  wire [2:0] BufferedBroadcastAcquireTracker_3_1_io_inner_grant_bits_addr_beat;
  wire  BufferedBroadcastAcquireTracker_3_1_io_inner_grant_bits_client_xact_id;
  wire [3:0] BufferedBroadcastAcquireTracker_3_1_io_inner_grant_bits_manager_xact_id;
  wire  BufferedBroadcastAcquireTracker_3_1_io_inner_grant_bits_is_builtin_type;
  wire [3:0] BufferedBroadcastAcquireTracker_3_1_io_inner_grant_bits_g_type;
  wire [63:0] BufferedBroadcastAcquireTracker_3_1_io_inner_grant_bits_data;
  wire  BufferedBroadcastAcquireTracker_3_1_io_inner_grant_bits_client_id;
  wire  BufferedBroadcastAcquireTracker_3_1_io_inner_finish_ready;
  wire  BufferedBroadcastAcquireTracker_3_1_io_inner_finish_valid;
  wire [3:0] BufferedBroadcastAcquireTracker_3_1_io_inner_finish_bits_manager_xact_id;
  wire  BufferedBroadcastAcquireTracker_3_1_io_inner_probe_ready;
  wire  BufferedBroadcastAcquireTracker_3_1_io_inner_probe_valid;
  wire [25:0] BufferedBroadcastAcquireTracker_3_1_io_inner_probe_bits_addr_block;
  wire [1:0] BufferedBroadcastAcquireTracker_3_1_io_inner_probe_bits_p_type;
  wire  BufferedBroadcastAcquireTracker_3_1_io_inner_probe_bits_client_id;
  wire  BufferedBroadcastAcquireTracker_3_1_io_inner_release_ready;
  wire  BufferedBroadcastAcquireTracker_3_1_io_inner_release_valid;
  wire [2:0] BufferedBroadcastAcquireTracker_3_1_io_inner_release_bits_addr_beat;
  wire [25:0] BufferedBroadcastAcquireTracker_3_1_io_inner_release_bits_addr_block;
  wire  BufferedBroadcastAcquireTracker_3_1_io_inner_release_bits_client_xact_id;
  wire  BufferedBroadcastAcquireTracker_3_1_io_inner_release_bits_voluntary;
  wire [2:0] BufferedBroadcastAcquireTracker_3_1_io_inner_release_bits_r_type;
  wire [63:0] BufferedBroadcastAcquireTracker_3_1_io_inner_release_bits_data;
  wire  BufferedBroadcastAcquireTracker_3_1_io_inner_release_bits_client_id;
  wire  BufferedBroadcastAcquireTracker_3_1_io_incoherent_0;
  wire  BufferedBroadcastAcquireTracker_3_1_io_outer_acquire_ready;
  wire  BufferedBroadcastAcquireTracker_3_1_io_outer_acquire_valid;
  wire [25:0] BufferedBroadcastAcquireTracker_3_1_io_outer_acquire_bits_addr_block;
  wire [3:0] BufferedBroadcastAcquireTracker_3_1_io_outer_acquire_bits_client_xact_id;
  wire [2:0] BufferedBroadcastAcquireTracker_3_1_io_outer_acquire_bits_addr_beat;
  wire  BufferedBroadcastAcquireTracker_3_1_io_outer_acquire_bits_is_builtin_type;
  wire [2:0] BufferedBroadcastAcquireTracker_3_1_io_outer_acquire_bits_a_type;
  wire [11:0] BufferedBroadcastAcquireTracker_3_1_io_outer_acquire_bits_union;
  wire [63:0] BufferedBroadcastAcquireTracker_3_1_io_outer_acquire_bits_data;
  wire  BufferedBroadcastAcquireTracker_3_1_io_outer_probe_ready;
  wire  BufferedBroadcastAcquireTracker_3_1_io_outer_probe_valid;
  wire [25:0] BufferedBroadcastAcquireTracker_3_1_io_outer_probe_bits_addr_block;
  wire [1:0] BufferedBroadcastAcquireTracker_3_1_io_outer_probe_bits_p_type;
  wire  BufferedBroadcastAcquireTracker_3_1_io_outer_release_ready;
  wire  BufferedBroadcastAcquireTracker_3_1_io_outer_release_valid;
  wire [2:0] BufferedBroadcastAcquireTracker_3_1_io_outer_release_bits_addr_beat;
  wire [25:0] BufferedBroadcastAcquireTracker_3_1_io_outer_release_bits_addr_block;
  wire [3:0] BufferedBroadcastAcquireTracker_3_1_io_outer_release_bits_client_xact_id;
  wire  BufferedBroadcastAcquireTracker_3_1_io_outer_release_bits_voluntary;
  wire [2:0] BufferedBroadcastAcquireTracker_3_1_io_outer_release_bits_r_type;
  wire [63:0] BufferedBroadcastAcquireTracker_3_1_io_outer_release_bits_data;
  wire  BufferedBroadcastAcquireTracker_3_1_io_outer_grant_ready;
  wire  BufferedBroadcastAcquireTracker_3_1_io_outer_grant_valid;
  wire [2:0] BufferedBroadcastAcquireTracker_3_1_io_outer_grant_bits_addr_beat;
  wire [3:0] BufferedBroadcastAcquireTracker_3_1_io_outer_grant_bits_client_xact_id;
  wire  BufferedBroadcastAcquireTracker_3_1_io_outer_grant_bits_manager_xact_id;
  wire  BufferedBroadcastAcquireTracker_3_1_io_outer_grant_bits_is_builtin_type;
  wire [3:0] BufferedBroadcastAcquireTracker_3_1_io_outer_grant_bits_g_type;
  wire [63:0] BufferedBroadcastAcquireTracker_3_1_io_outer_grant_bits_data;
  wire  BufferedBroadcastAcquireTracker_3_1_io_outer_grant_bits_manager_id;
  wire  BufferedBroadcastAcquireTracker_3_1_io_outer_finish_ready;
  wire  BufferedBroadcastAcquireTracker_3_1_io_outer_finish_valid;
  wire  BufferedBroadcastAcquireTracker_3_1_io_outer_finish_bits_manager_xact_id;
  wire  BufferedBroadcastAcquireTracker_3_1_io_outer_finish_bits_manager_id;
  wire  BufferedBroadcastAcquireTracker_3_1_io_alloc_iacq_matches;
  wire  BufferedBroadcastAcquireTracker_3_1_io_alloc_iacq_can;
  wire  BufferedBroadcastAcquireTracker_3_1_io_alloc_iacq_should;
  wire  BufferedBroadcastAcquireTracker_3_1_io_alloc_irel_matches;
  wire  BufferedBroadcastAcquireTracker_3_1_io_alloc_irel_can;
  wire  BufferedBroadcastAcquireTracker_3_1_io_alloc_irel_should;
  wire  BufferedBroadcastAcquireTracker_3_1_io_alloc_oprb_matches;
  wire  BufferedBroadcastAcquireTracker_3_1_io_alloc_oprb_can;
  wire  BufferedBroadcastAcquireTracker_3_1_io_alloc_oprb_should;
  wire  BufferedBroadcastAcquireTracker_4_1_clk;
  wire  BufferedBroadcastAcquireTracker_4_1_reset;
  wire  BufferedBroadcastAcquireTracker_4_1_io_inner_acquire_ready;
  wire  BufferedBroadcastAcquireTracker_4_1_io_inner_acquire_valid;
  wire [25:0] BufferedBroadcastAcquireTracker_4_1_io_inner_acquire_bits_addr_block;
  wire  BufferedBroadcastAcquireTracker_4_1_io_inner_acquire_bits_client_xact_id;
  wire [2:0] BufferedBroadcastAcquireTracker_4_1_io_inner_acquire_bits_addr_beat;
  wire  BufferedBroadcastAcquireTracker_4_1_io_inner_acquire_bits_is_builtin_type;
  wire [2:0] BufferedBroadcastAcquireTracker_4_1_io_inner_acquire_bits_a_type;
  wire [11:0] BufferedBroadcastAcquireTracker_4_1_io_inner_acquire_bits_union;
  wire [63:0] BufferedBroadcastAcquireTracker_4_1_io_inner_acquire_bits_data;
  wire  BufferedBroadcastAcquireTracker_4_1_io_inner_acquire_bits_client_id;
  wire  BufferedBroadcastAcquireTracker_4_1_io_inner_grant_ready;
  wire  BufferedBroadcastAcquireTracker_4_1_io_inner_grant_valid;
  wire [2:0] BufferedBroadcastAcquireTracker_4_1_io_inner_grant_bits_addr_beat;
  wire  BufferedBroadcastAcquireTracker_4_1_io_inner_grant_bits_client_xact_id;
  wire [3:0] BufferedBroadcastAcquireTracker_4_1_io_inner_grant_bits_manager_xact_id;
  wire  BufferedBroadcastAcquireTracker_4_1_io_inner_grant_bits_is_builtin_type;
  wire [3:0] BufferedBroadcastAcquireTracker_4_1_io_inner_grant_bits_g_type;
  wire [63:0] BufferedBroadcastAcquireTracker_4_1_io_inner_grant_bits_data;
  wire  BufferedBroadcastAcquireTracker_4_1_io_inner_grant_bits_client_id;
  wire  BufferedBroadcastAcquireTracker_4_1_io_inner_finish_ready;
  wire  BufferedBroadcastAcquireTracker_4_1_io_inner_finish_valid;
  wire [3:0] BufferedBroadcastAcquireTracker_4_1_io_inner_finish_bits_manager_xact_id;
  wire  BufferedBroadcastAcquireTracker_4_1_io_inner_probe_ready;
  wire  BufferedBroadcastAcquireTracker_4_1_io_inner_probe_valid;
  wire [25:0] BufferedBroadcastAcquireTracker_4_1_io_inner_probe_bits_addr_block;
  wire [1:0] BufferedBroadcastAcquireTracker_4_1_io_inner_probe_bits_p_type;
  wire  BufferedBroadcastAcquireTracker_4_1_io_inner_probe_bits_client_id;
  wire  BufferedBroadcastAcquireTracker_4_1_io_inner_release_ready;
  wire  BufferedBroadcastAcquireTracker_4_1_io_inner_release_valid;
  wire [2:0] BufferedBroadcastAcquireTracker_4_1_io_inner_release_bits_addr_beat;
  wire [25:0] BufferedBroadcastAcquireTracker_4_1_io_inner_release_bits_addr_block;
  wire  BufferedBroadcastAcquireTracker_4_1_io_inner_release_bits_client_xact_id;
  wire  BufferedBroadcastAcquireTracker_4_1_io_inner_release_bits_voluntary;
  wire [2:0] BufferedBroadcastAcquireTracker_4_1_io_inner_release_bits_r_type;
  wire [63:0] BufferedBroadcastAcquireTracker_4_1_io_inner_release_bits_data;
  wire  BufferedBroadcastAcquireTracker_4_1_io_inner_release_bits_client_id;
  wire  BufferedBroadcastAcquireTracker_4_1_io_incoherent_0;
  wire  BufferedBroadcastAcquireTracker_4_1_io_outer_acquire_ready;
  wire  BufferedBroadcastAcquireTracker_4_1_io_outer_acquire_valid;
  wire [25:0] BufferedBroadcastAcquireTracker_4_1_io_outer_acquire_bits_addr_block;
  wire [3:0] BufferedBroadcastAcquireTracker_4_1_io_outer_acquire_bits_client_xact_id;
  wire [2:0] BufferedBroadcastAcquireTracker_4_1_io_outer_acquire_bits_addr_beat;
  wire  BufferedBroadcastAcquireTracker_4_1_io_outer_acquire_bits_is_builtin_type;
  wire [2:0] BufferedBroadcastAcquireTracker_4_1_io_outer_acquire_bits_a_type;
  wire [11:0] BufferedBroadcastAcquireTracker_4_1_io_outer_acquire_bits_union;
  wire [63:0] BufferedBroadcastAcquireTracker_4_1_io_outer_acquire_bits_data;
  wire  BufferedBroadcastAcquireTracker_4_1_io_outer_probe_ready;
  wire  BufferedBroadcastAcquireTracker_4_1_io_outer_probe_valid;
  wire [25:0] BufferedBroadcastAcquireTracker_4_1_io_outer_probe_bits_addr_block;
  wire [1:0] BufferedBroadcastAcquireTracker_4_1_io_outer_probe_bits_p_type;
  wire  BufferedBroadcastAcquireTracker_4_1_io_outer_release_ready;
  wire  BufferedBroadcastAcquireTracker_4_1_io_outer_release_valid;
  wire [2:0] BufferedBroadcastAcquireTracker_4_1_io_outer_release_bits_addr_beat;
  wire [25:0] BufferedBroadcastAcquireTracker_4_1_io_outer_release_bits_addr_block;
  wire [3:0] BufferedBroadcastAcquireTracker_4_1_io_outer_release_bits_client_xact_id;
  wire  BufferedBroadcastAcquireTracker_4_1_io_outer_release_bits_voluntary;
  wire [2:0] BufferedBroadcastAcquireTracker_4_1_io_outer_release_bits_r_type;
  wire [63:0] BufferedBroadcastAcquireTracker_4_1_io_outer_release_bits_data;
  wire  BufferedBroadcastAcquireTracker_4_1_io_outer_grant_ready;
  wire  BufferedBroadcastAcquireTracker_4_1_io_outer_grant_valid;
  wire [2:0] BufferedBroadcastAcquireTracker_4_1_io_outer_grant_bits_addr_beat;
  wire [3:0] BufferedBroadcastAcquireTracker_4_1_io_outer_grant_bits_client_xact_id;
  wire  BufferedBroadcastAcquireTracker_4_1_io_outer_grant_bits_manager_xact_id;
  wire  BufferedBroadcastAcquireTracker_4_1_io_outer_grant_bits_is_builtin_type;
  wire [3:0] BufferedBroadcastAcquireTracker_4_1_io_outer_grant_bits_g_type;
  wire [63:0] BufferedBroadcastAcquireTracker_4_1_io_outer_grant_bits_data;
  wire  BufferedBroadcastAcquireTracker_4_1_io_outer_grant_bits_manager_id;
  wire  BufferedBroadcastAcquireTracker_4_1_io_outer_finish_ready;
  wire  BufferedBroadcastAcquireTracker_4_1_io_outer_finish_valid;
  wire  BufferedBroadcastAcquireTracker_4_1_io_outer_finish_bits_manager_xact_id;
  wire  BufferedBroadcastAcquireTracker_4_1_io_outer_finish_bits_manager_id;
  wire  BufferedBroadcastAcquireTracker_4_1_io_alloc_iacq_matches;
  wire  BufferedBroadcastAcquireTracker_4_1_io_alloc_iacq_can;
  wire  BufferedBroadcastAcquireTracker_4_1_io_alloc_iacq_should;
  wire  BufferedBroadcastAcquireTracker_4_1_io_alloc_irel_matches;
  wire  BufferedBroadcastAcquireTracker_4_1_io_alloc_irel_can;
  wire  BufferedBroadcastAcquireTracker_4_1_io_alloc_irel_should;
  wire  BufferedBroadcastAcquireTracker_4_1_io_alloc_oprb_matches;
  wire  BufferedBroadcastAcquireTracker_4_1_io_alloc_oprb_can;
  wire  BufferedBroadcastAcquireTracker_4_1_io_alloc_oprb_should;
  wire  BufferedBroadcastAcquireTracker_5_1_clk;
  wire  BufferedBroadcastAcquireTracker_5_1_reset;
  wire  BufferedBroadcastAcquireTracker_5_1_io_inner_acquire_ready;
  wire  BufferedBroadcastAcquireTracker_5_1_io_inner_acquire_valid;
  wire [25:0] BufferedBroadcastAcquireTracker_5_1_io_inner_acquire_bits_addr_block;
  wire  BufferedBroadcastAcquireTracker_5_1_io_inner_acquire_bits_client_xact_id;
  wire [2:0] BufferedBroadcastAcquireTracker_5_1_io_inner_acquire_bits_addr_beat;
  wire  BufferedBroadcastAcquireTracker_5_1_io_inner_acquire_bits_is_builtin_type;
  wire [2:0] BufferedBroadcastAcquireTracker_5_1_io_inner_acquire_bits_a_type;
  wire [11:0] BufferedBroadcastAcquireTracker_5_1_io_inner_acquire_bits_union;
  wire [63:0] BufferedBroadcastAcquireTracker_5_1_io_inner_acquire_bits_data;
  wire  BufferedBroadcastAcquireTracker_5_1_io_inner_acquire_bits_client_id;
  wire  BufferedBroadcastAcquireTracker_5_1_io_inner_grant_ready;
  wire  BufferedBroadcastAcquireTracker_5_1_io_inner_grant_valid;
  wire [2:0] BufferedBroadcastAcquireTracker_5_1_io_inner_grant_bits_addr_beat;
  wire  BufferedBroadcastAcquireTracker_5_1_io_inner_grant_bits_client_xact_id;
  wire [3:0] BufferedBroadcastAcquireTracker_5_1_io_inner_grant_bits_manager_xact_id;
  wire  BufferedBroadcastAcquireTracker_5_1_io_inner_grant_bits_is_builtin_type;
  wire [3:0] BufferedBroadcastAcquireTracker_5_1_io_inner_grant_bits_g_type;
  wire [63:0] BufferedBroadcastAcquireTracker_5_1_io_inner_grant_bits_data;
  wire  BufferedBroadcastAcquireTracker_5_1_io_inner_grant_bits_client_id;
  wire  BufferedBroadcastAcquireTracker_5_1_io_inner_finish_ready;
  wire  BufferedBroadcastAcquireTracker_5_1_io_inner_finish_valid;
  wire [3:0] BufferedBroadcastAcquireTracker_5_1_io_inner_finish_bits_manager_xact_id;
  wire  BufferedBroadcastAcquireTracker_5_1_io_inner_probe_ready;
  wire  BufferedBroadcastAcquireTracker_5_1_io_inner_probe_valid;
  wire [25:0] BufferedBroadcastAcquireTracker_5_1_io_inner_probe_bits_addr_block;
  wire [1:0] BufferedBroadcastAcquireTracker_5_1_io_inner_probe_bits_p_type;
  wire  BufferedBroadcastAcquireTracker_5_1_io_inner_probe_bits_client_id;
  wire  BufferedBroadcastAcquireTracker_5_1_io_inner_release_ready;
  wire  BufferedBroadcastAcquireTracker_5_1_io_inner_release_valid;
  wire [2:0] BufferedBroadcastAcquireTracker_5_1_io_inner_release_bits_addr_beat;
  wire [25:0] BufferedBroadcastAcquireTracker_5_1_io_inner_release_bits_addr_block;
  wire  BufferedBroadcastAcquireTracker_5_1_io_inner_release_bits_client_xact_id;
  wire  BufferedBroadcastAcquireTracker_5_1_io_inner_release_bits_voluntary;
  wire [2:0] BufferedBroadcastAcquireTracker_5_1_io_inner_release_bits_r_type;
  wire [63:0] BufferedBroadcastAcquireTracker_5_1_io_inner_release_bits_data;
  wire  BufferedBroadcastAcquireTracker_5_1_io_inner_release_bits_client_id;
  wire  BufferedBroadcastAcquireTracker_5_1_io_incoherent_0;
  wire  BufferedBroadcastAcquireTracker_5_1_io_outer_acquire_ready;
  wire  BufferedBroadcastAcquireTracker_5_1_io_outer_acquire_valid;
  wire [25:0] BufferedBroadcastAcquireTracker_5_1_io_outer_acquire_bits_addr_block;
  wire [3:0] BufferedBroadcastAcquireTracker_5_1_io_outer_acquire_bits_client_xact_id;
  wire [2:0] BufferedBroadcastAcquireTracker_5_1_io_outer_acquire_bits_addr_beat;
  wire  BufferedBroadcastAcquireTracker_5_1_io_outer_acquire_bits_is_builtin_type;
  wire [2:0] BufferedBroadcastAcquireTracker_5_1_io_outer_acquire_bits_a_type;
  wire [11:0] BufferedBroadcastAcquireTracker_5_1_io_outer_acquire_bits_union;
  wire [63:0] BufferedBroadcastAcquireTracker_5_1_io_outer_acquire_bits_data;
  wire  BufferedBroadcastAcquireTracker_5_1_io_outer_probe_ready;
  wire  BufferedBroadcastAcquireTracker_5_1_io_outer_probe_valid;
  wire [25:0] BufferedBroadcastAcquireTracker_5_1_io_outer_probe_bits_addr_block;
  wire [1:0] BufferedBroadcastAcquireTracker_5_1_io_outer_probe_bits_p_type;
  wire  BufferedBroadcastAcquireTracker_5_1_io_outer_release_ready;
  wire  BufferedBroadcastAcquireTracker_5_1_io_outer_release_valid;
  wire [2:0] BufferedBroadcastAcquireTracker_5_1_io_outer_release_bits_addr_beat;
  wire [25:0] BufferedBroadcastAcquireTracker_5_1_io_outer_release_bits_addr_block;
  wire [3:0] BufferedBroadcastAcquireTracker_5_1_io_outer_release_bits_client_xact_id;
  wire  BufferedBroadcastAcquireTracker_5_1_io_outer_release_bits_voluntary;
  wire [2:0] BufferedBroadcastAcquireTracker_5_1_io_outer_release_bits_r_type;
  wire [63:0] BufferedBroadcastAcquireTracker_5_1_io_outer_release_bits_data;
  wire  BufferedBroadcastAcquireTracker_5_1_io_outer_grant_ready;
  wire  BufferedBroadcastAcquireTracker_5_1_io_outer_grant_valid;
  wire [2:0] BufferedBroadcastAcquireTracker_5_1_io_outer_grant_bits_addr_beat;
  wire [3:0] BufferedBroadcastAcquireTracker_5_1_io_outer_grant_bits_client_xact_id;
  wire  BufferedBroadcastAcquireTracker_5_1_io_outer_grant_bits_manager_xact_id;
  wire  BufferedBroadcastAcquireTracker_5_1_io_outer_grant_bits_is_builtin_type;
  wire [3:0] BufferedBroadcastAcquireTracker_5_1_io_outer_grant_bits_g_type;
  wire [63:0] BufferedBroadcastAcquireTracker_5_1_io_outer_grant_bits_data;
  wire  BufferedBroadcastAcquireTracker_5_1_io_outer_grant_bits_manager_id;
  wire  BufferedBroadcastAcquireTracker_5_1_io_outer_finish_ready;
  wire  BufferedBroadcastAcquireTracker_5_1_io_outer_finish_valid;
  wire  BufferedBroadcastAcquireTracker_5_1_io_outer_finish_bits_manager_xact_id;
  wire  BufferedBroadcastAcquireTracker_5_1_io_outer_finish_bits_manager_id;
  wire  BufferedBroadcastAcquireTracker_5_1_io_alloc_iacq_matches;
  wire  BufferedBroadcastAcquireTracker_5_1_io_alloc_iacq_can;
  wire  BufferedBroadcastAcquireTracker_5_1_io_alloc_iacq_should;
  wire  BufferedBroadcastAcquireTracker_5_1_io_alloc_irel_matches;
  wire  BufferedBroadcastAcquireTracker_5_1_io_alloc_irel_can;
  wire  BufferedBroadcastAcquireTracker_5_1_io_alloc_irel_should;
  wire  BufferedBroadcastAcquireTracker_5_1_io_alloc_oprb_matches;
  wire  BufferedBroadcastAcquireTracker_5_1_io_alloc_oprb_can;
  wire  BufferedBroadcastAcquireTracker_5_1_io_alloc_oprb_should;
  wire  BufferedBroadcastAcquireTracker_6_1_clk;
  wire  BufferedBroadcastAcquireTracker_6_1_reset;
  wire  BufferedBroadcastAcquireTracker_6_1_io_inner_acquire_ready;
  wire  BufferedBroadcastAcquireTracker_6_1_io_inner_acquire_valid;
  wire [25:0] BufferedBroadcastAcquireTracker_6_1_io_inner_acquire_bits_addr_block;
  wire  BufferedBroadcastAcquireTracker_6_1_io_inner_acquire_bits_client_xact_id;
  wire [2:0] BufferedBroadcastAcquireTracker_6_1_io_inner_acquire_bits_addr_beat;
  wire  BufferedBroadcastAcquireTracker_6_1_io_inner_acquire_bits_is_builtin_type;
  wire [2:0] BufferedBroadcastAcquireTracker_6_1_io_inner_acquire_bits_a_type;
  wire [11:0] BufferedBroadcastAcquireTracker_6_1_io_inner_acquire_bits_union;
  wire [63:0] BufferedBroadcastAcquireTracker_6_1_io_inner_acquire_bits_data;
  wire  BufferedBroadcastAcquireTracker_6_1_io_inner_acquire_bits_client_id;
  wire  BufferedBroadcastAcquireTracker_6_1_io_inner_grant_ready;
  wire  BufferedBroadcastAcquireTracker_6_1_io_inner_grant_valid;
  wire [2:0] BufferedBroadcastAcquireTracker_6_1_io_inner_grant_bits_addr_beat;
  wire  BufferedBroadcastAcquireTracker_6_1_io_inner_grant_bits_client_xact_id;
  wire [3:0] BufferedBroadcastAcquireTracker_6_1_io_inner_grant_bits_manager_xact_id;
  wire  BufferedBroadcastAcquireTracker_6_1_io_inner_grant_bits_is_builtin_type;
  wire [3:0] BufferedBroadcastAcquireTracker_6_1_io_inner_grant_bits_g_type;
  wire [63:0] BufferedBroadcastAcquireTracker_6_1_io_inner_grant_bits_data;
  wire  BufferedBroadcastAcquireTracker_6_1_io_inner_grant_bits_client_id;
  wire  BufferedBroadcastAcquireTracker_6_1_io_inner_finish_ready;
  wire  BufferedBroadcastAcquireTracker_6_1_io_inner_finish_valid;
  wire [3:0] BufferedBroadcastAcquireTracker_6_1_io_inner_finish_bits_manager_xact_id;
  wire  BufferedBroadcastAcquireTracker_6_1_io_inner_probe_ready;
  wire  BufferedBroadcastAcquireTracker_6_1_io_inner_probe_valid;
  wire [25:0] BufferedBroadcastAcquireTracker_6_1_io_inner_probe_bits_addr_block;
  wire [1:0] BufferedBroadcastAcquireTracker_6_1_io_inner_probe_bits_p_type;
  wire  BufferedBroadcastAcquireTracker_6_1_io_inner_probe_bits_client_id;
  wire  BufferedBroadcastAcquireTracker_6_1_io_inner_release_ready;
  wire  BufferedBroadcastAcquireTracker_6_1_io_inner_release_valid;
  wire [2:0] BufferedBroadcastAcquireTracker_6_1_io_inner_release_bits_addr_beat;
  wire [25:0] BufferedBroadcastAcquireTracker_6_1_io_inner_release_bits_addr_block;
  wire  BufferedBroadcastAcquireTracker_6_1_io_inner_release_bits_client_xact_id;
  wire  BufferedBroadcastAcquireTracker_6_1_io_inner_release_bits_voluntary;
  wire [2:0] BufferedBroadcastAcquireTracker_6_1_io_inner_release_bits_r_type;
  wire [63:0] BufferedBroadcastAcquireTracker_6_1_io_inner_release_bits_data;
  wire  BufferedBroadcastAcquireTracker_6_1_io_inner_release_bits_client_id;
  wire  BufferedBroadcastAcquireTracker_6_1_io_incoherent_0;
  wire  BufferedBroadcastAcquireTracker_6_1_io_outer_acquire_ready;
  wire  BufferedBroadcastAcquireTracker_6_1_io_outer_acquire_valid;
  wire [25:0] BufferedBroadcastAcquireTracker_6_1_io_outer_acquire_bits_addr_block;
  wire [3:0] BufferedBroadcastAcquireTracker_6_1_io_outer_acquire_bits_client_xact_id;
  wire [2:0] BufferedBroadcastAcquireTracker_6_1_io_outer_acquire_bits_addr_beat;
  wire  BufferedBroadcastAcquireTracker_6_1_io_outer_acquire_bits_is_builtin_type;
  wire [2:0] BufferedBroadcastAcquireTracker_6_1_io_outer_acquire_bits_a_type;
  wire [11:0] BufferedBroadcastAcquireTracker_6_1_io_outer_acquire_bits_union;
  wire [63:0] BufferedBroadcastAcquireTracker_6_1_io_outer_acquire_bits_data;
  wire  BufferedBroadcastAcquireTracker_6_1_io_outer_probe_ready;
  wire  BufferedBroadcastAcquireTracker_6_1_io_outer_probe_valid;
  wire [25:0] BufferedBroadcastAcquireTracker_6_1_io_outer_probe_bits_addr_block;
  wire [1:0] BufferedBroadcastAcquireTracker_6_1_io_outer_probe_bits_p_type;
  wire  BufferedBroadcastAcquireTracker_6_1_io_outer_release_ready;
  wire  BufferedBroadcastAcquireTracker_6_1_io_outer_release_valid;
  wire [2:0] BufferedBroadcastAcquireTracker_6_1_io_outer_release_bits_addr_beat;
  wire [25:0] BufferedBroadcastAcquireTracker_6_1_io_outer_release_bits_addr_block;
  wire [3:0] BufferedBroadcastAcquireTracker_6_1_io_outer_release_bits_client_xact_id;
  wire  BufferedBroadcastAcquireTracker_6_1_io_outer_release_bits_voluntary;
  wire [2:0] BufferedBroadcastAcquireTracker_6_1_io_outer_release_bits_r_type;
  wire [63:0] BufferedBroadcastAcquireTracker_6_1_io_outer_release_bits_data;
  wire  BufferedBroadcastAcquireTracker_6_1_io_outer_grant_ready;
  wire  BufferedBroadcastAcquireTracker_6_1_io_outer_grant_valid;
  wire [2:0] BufferedBroadcastAcquireTracker_6_1_io_outer_grant_bits_addr_beat;
  wire [3:0] BufferedBroadcastAcquireTracker_6_1_io_outer_grant_bits_client_xact_id;
  wire  BufferedBroadcastAcquireTracker_6_1_io_outer_grant_bits_manager_xact_id;
  wire  BufferedBroadcastAcquireTracker_6_1_io_outer_grant_bits_is_builtin_type;
  wire [3:0] BufferedBroadcastAcquireTracker_6_1_io_outer_grant_bits_g_type;
  wire [63:0] BufferedBroadcastAcquireTracker_6_1_io_outer_grant_bits_data;
  wire  BufferedBroadcastAcquireTracker_6_1_io_outer_grant_bits_manager_id;
  wire  BufferedBroadcastAcquireTracker_6_1_io_outer_finish_ready;
  wire  BufferedBroadcastAcquireTracker_6_1_io_outer_finish_valid;
  wire  BufferedBroadcastAcquireTracker_6_1_io_outer_finish_bits_manager_xact_id;
  wire  BufferedBroadcastAcquireTracker_6_1_io_outer_finish_bits_manager_id;
  wire  BufferedBroadcastAcquireTracker_6_1_io_alloc_iacq_matches;
  wire  BufferedBroadcastAcquireTracker_6_1_io_alloc_iacq_can;
  wire  BufferedBroadcastAcquireTracker_6_1_io_alloc_iacq_should;
  wire  BufferedBroadcastAcquireTracker_6_1_io_alloc_irel_matches;
  wire  BufferedBroadcastAcquireTracker_6_1_io_alloc_irel_can;
  wire  BufferedBroadcastAcquireTracker_6_1_io_alloc_irel_should;
  wire  BufferedBroadcastAcquireTracker_6_1_io_alloc_oprb_matches;
  wire  BufferedBroadcastAcquireTracker_6_1_io_alloc_oprb_can;
  wire  BufferedBroadcastAcquireTracker_6_1_io_alloc_oprb_should;
  wire  outer_arb_clk;
  wire  outer_arb_reset;
  wire  outer_arb_io_in_0_acquire_ready;
  wire  outer_arb_io_in_0_acquire_valid;
  wire [25:0] outer_arb_io_in_0_acquire_bits_addr_block;
  wire [3:0] outer_arb_io_in_0_acquire_bits_client_xact_id;
  wire [2:0] outer_arb_io_in_0_acquire_bits_addr_beat;
  wire  outer_arb_io_in_0_acquire_bits_is_builtin_type;
  wire [2:0] outer_arb_io_in_0_acquire_bits_a_type;
  wire [11:0] outer_arb_io_in_0_acquire_bits_union;
  wire [63:0] outer_arb_io_in_0_acquire_bits_data;
  wire  outer_arb_io_in_0_probe_ready;
  wire  outer_arb_io_in_0_probe_valid;
  wire [25:0] outer_arb_io_in_0_probe_bits_addr_block;
  wire [1:0] outer_arb_io_in_0_probe_bits_p_type;
  wire  outer_arb_io_in_0_release_ready;
  wire  outer_arb_io_in_0_release_valid;
  wire [2:0] outer_arb_io_in_0_release_bits_addr_beat;
  wire [25:0] outer_arb_io_in_0_release_bits_addr_block;
  wire [3:0] outer_arb_io_in_0_release_bits_client_xact_id;
  wire  outer_arb_io_in_0_release_bits_voluntary;
  wire [2:0] outer_arb_io_in_0_release_bits_r_type;
  wire [63:0] outer_arb_io_in_0_release_bits_data;
  wire  outer_arb_io_in_0_grant_ready;
  wire  outer_arb_io_in_0_grant_valid;
  wire [2:0] outer_arb_io_in_0_grant_bits_addr_beat;
  wire [3:0] outer_arb_io_in_0_grant_bits_client_xact_id;
  wire  outer_arb_io_in_0_grant_bits_manager_xact_id;
  wire  outer_arb_io_in_0_grant_bits_is_builtin_type;
  wire [3:0] outer_arb_io_in_0_grant_bits_g_type;
  wire [63:0] outer_arb_io_in_0_grant_bits_data;
  wire  outer_arb_io_in_0_grant_bits_manager_id;
  wire  outer_arb_io_in_0_finish_ready;
  wire  outer_arb_io_in_0_finish_valid;
  wire  outer_arb_io_in_0_finish_bits_manager_xact_id;
  wire  outer_arb_io_in_0_finish_bits_manager_id;
  wire  outer_arb_io_in_1_acquire_ready;
  wire  outer_arb_io_in_1_acquire_valid;
  wire [25:0] outer_arb_io_in_1_acquire_bits_addr_block;
  wire [3:0] outer_arb_io_in_1_acquire_bits_client_xact_id;
  wire [2:0] outer_arb_io_in_1_acquire_bits_addr_beat;
  wire  outer_arb_io_in_1_acquire_bits_is_builtin_type;
  wire [2:0] outer_arb_io_in_1_acquire_bits_a_type;
  wire [11:0] outer_arb_io_in_1_acquire_bits_union;
  wire [63:0] outer_arb_io_in_1_acquire_bits_data;
  wire  outer_arb_io_in_1_probe_ready;
  wire  outer_arb_io_in_1_probe_valid;
  wire [25:0] outer_arb_io_in_1_probe_bits_addr_block;
  wire [1:0] outer_arb_io_in_1_probe_bits_p_type;
  wire  outer_arb_io_in_1_release_ready;
  wire  outer_arb_io_in_1_release_valid;
  wire [2:0] outer_arb_io_in_1_release_bits_addr_beat;
  wire [25:0] outer_arb_io_in_1_release_bits_addr_block;
  wire [3:0] outer_arb_io_in_1_release_bits_client_xact_id;
  wire  outer_arb_io_in_1_release_bits_voluntary;
  wire [2:0] outer_arb_io_in_1_release_bits_r_type;
  wire [63:0] outer_arb_io_in_1_release_bits_data;
  wire  outer_arb_io_in_1_grant_ready;
  wire  outer_arb_io_in_1_grant_valid;
  wire [2:0] outer_arb_io_in_1_grant_bits_addr_beat;
  wire [3:0] outer_arb_io_in_1_grant_bits_client_xact_id;
  wire  outer_arb_io_in_1_grant_bits_manager_xact_id;
  wire  outer_arb_io_in_1_grant_bits_is_builtin_type;
  wire [3:0] outer_arb_io_in_1_grant_bits_g_type;
  wire [63:0] outer_arb_io_in_1_grant_bits_data;
  wire  outer_arb_io_in_1_grant_bits_manager_id;
  wire  outer_arb_io_in_1_finish_ready;
  wire  outer_arb_io_in_1_finish_valid;
  wire  outer_arb_io_in_1_finish_bits_manager_xact_id;
  wire  outer_arb_io_in_1_finish_bits_manager_id;
  wire  outer_arb_io_in_2_acquire_ready;
  wire  outer_arb_io_in_2_acquire_valid;
  wire [25:0] outer_arb_io_in_2_acquire_bits_addr_block;
  wire [3:0] outer_arb_io_in_2_acquire_bits_client_xact_id;
  wire [2:0] outer_arb_io_in_2_acquire_bits_addr_beat;
  wire  outer_arb_io_in_2_acquire_bits_is_builtin_type;
  wire [2:0] outer_arb_io_in_2_acquire_bits_a_type;
  wire [11:0] outer_arb_io_in_2_acquire_bits_union;
  wire [63:0] outer_arb_io_in_2_acquire_bits_data;
  wire  outer_arb_io_in_2_probe_ready;
  wire  outer_arb_io_in_2_probe_valid;
  wire [25:0] outer_arb_io_in_2_probe_bits_addr_block;
  wire [1:0] outer_arb_io_in_2_probe_bits_p_type;
  wire  outer_arb_io_in_2_release_ready;
  wire  outer_arb_io_in_2_release_valid;
  wire [2:0] outer_arb_io_in_2_release_bits_addr_beat;
  wire [25:0] outer_arb_io_in_2_release_bits_addr_block;
  wire [3:0] outer_arb_io_in_2_release_bits_client_xact_id;
  wire  outer_arb_io_in_2_release_bits_voluntary;
  wire [2:0] outer_arb_io_in_2_release_bits_r_type;
  wire [63:0] outer_arb_io_in_2_release_bits_data;
  wire  outer_arb_io_in_2_grant_ready;
  wire  outer_arb_io_in_2_grant_valid;
  wire [2:0] outer_arb_io_in_2_grant_bits_addr_beat;
  wire [3:0] outer_arb_io_in_2_grant_bits_client_xact_id;
  wire  outer_arb_io_in_2_grant_bits_manager_xact_id;
  wire  outer_arb_io_in_2_grant_bits_is_builtin_type;
  wire [3:0] outer_arb_io_in_2_grant_bits_g_type;
  wire [63:0] outer_arb_io_in_2_grant_bits_data;
  wire  outer_arb_io_in_2_grant_bits_manager_id;
  wire  outer_arb_io_in_2_finish_ready;
  wire  outer_arb_io_in_2_finish_valid;
  wire  outer_arb_io_in_2_finish_bits_manager_xact_id;
  wire  outer_arb_io_in_2_finish_bits_manager_id;
  wire  outer_arb_io_in_3_acquire_ready;
  wire  outer_arb_io_in_3_acquire_valid;
  wire [25:0] outer_arb_io_in_3_acquire_bits_addr_block;
  wire [3:0] outer_arb_io_in_3_acquire_bits_client_xact_id;
  wire [2:0] outer_arb_io_in_3_acquire_bits_addr_beat;
  wire  outer_arb_io_in_3_acquire_bits_is_builtin_type;
  wire [2:0] outer_arb_io_in_3_acquire_bits_a_type;
  wire [11:0] outer_arb_io_in_3_acquire_bits_union;
  wire [63:0] outer_arb_io_in_3_acquire_bits_data;
  wire  outer_arb_io_in_3_probe_ready;
  wire  outer_arb_io_in_3_probe_valid;
  wire [25:0] outer_arb_io_in_3_probe_bits_addr_block;
  wire [1:0] outer_arb_io_in_3_probe_bits_p_type;
  wire  outer_arb_io_in_3_release_ready;
  wire  outer_arb_io_in_3_release_valid;
  wire [2:0] outer_arb_io_in_3_release_bits_addr_beat;
  wire [25:0] outer_arb_io_in_3_release_bits_addr_block;
  wire [3:0] outer_arb_io_in_3_release_bits_client_xact_id;
  wire  outer_arb_io_in_3_release_bits_voluntary;
  wire [2:0] outer_arb_io_in_3_release_bits_r_type;
  wire [63:0] outer_arb_io_in_3_release_bits_data;
  wire  outer_arb_io_in_3_grant_ready;
  wire  outer_arb_io_in_3_grant_valid;
  wire [2:0] outer_arb_io_in_3_grant_bits_addr_beat;
  wire [3:0] outer_arb_io_in_3_grant_bits_client_xact_id;
  wire  outer_arb_io_in_3_grant_bits_manager_xact_id;
  wire  outer_arb_io_in_3_grant_bits_is_builtin_type;
  wire [3:0] outer_arb_io_in_3_grant_bits_g_type;
  wire [63:0] outer_arb_io_in_3_grant_bits_data;
  wire  outer_arb_io_in_3_grant_bits_manager_id;
  wire  outer_arb_io_in_3_finish_ready;
  wire  outer_arb_io_in_3_finish_valid;
  wire  outer_arb_io_in_3_finish_bits_manager_xact_id;
  wire  outer_arb_io_in_3_finish_bits_manager_id;
  wire  outer_arb_io_in_4_acquire_ready;
  wire  outer_arb_io_in_4_acquire_valid;
  wire [25:0] outer_arb_io_in_4_acquire_bits_addr_block;
  wire [3:0] outer_arb_io_in_4_acquire_bits_client_xact_id;
  wire [2:0] outer_arb_io_in_4_acquire_bits_addr_beat;
  wire  outer_arb_io_in_4_acquire_bits_is_builtin_type;
  wire [2:0] outer_arb_io_in_4_acquire_bits_a_type;
  wire [11:0] outer_arb_io_in_4_acquire_bits_union;
  wire [63:0] outer_arb_io_in_4_acquire_bits_data;
  wire  outer_arb_io_in_4_probe_ready;
  wire  outer_arb_io_in_4_probe_valid;
  wire [25:0] outer_arb_io_in_4_probe_bits_addr_block;
  wire [1:0] outer_arb_io_in_4_probe_bits_p_type;
  wire  outer_arb_io_in_4_release_ready;
  wire  outer_arb_io_in_4_release_valid;
  wire [2:0] outer_arb_io_in_4_release_bits_addr_beat;
  wire [25:0] outer_arb_io_in_4_release_bits_addr_block;
  wire [3:0] outer_arb_io_in_4_release_bits_client_xact_id;
  wire  outer_arb_io_in_4_release_bits_voluntary;
  wire [2:0] outer_arb_io_in_4_release_bits_r_type;
  wire [63:0] outer_arb_io_in_4_release_bits_data;
  wire  outer_arb_io_in_4_grant_ready;
  wire  outer_arb_io_in_4_grant_valid;
  wire [2:0] outer_arb_io_in_4_grant_bits_addr_beat;
  wire [3:0] outer_arb_io_in_4_grant_bits_client_xact_id;
  wire  outer_arb_io_in_4_grant_bits_manager_xact_id;
  wire  outer_arb_io_in_4_grant_bits_is_builtin_type;
  wire [3:0] outer_arb_io_in_4_grant_bits_g_type;
  wire [63:0] outer_arb_io_in_4_grant_bits_data;
  wire  outer_arb_io_in_4_grant_bits_manager_id;
  wire  outer_arb_io_in_4_finish_ready;
  wire  outer_arb_io_in_4_finish_valid;
  wire  outer_arb_io_in_4_finish_bits_manager_xact_id;
  wire  outer_arb_io_in_4_finish_bits_manager_id;
  wire  outer_arb_io_in_5_acquire_ready;
  wire  outer_arb_io_in_5_acquire_valid;
  wire [25:0] outer_arb_io_in_5_acquire_bits_addr_block;
  wire [3:0] outer_arb_io_in_5_acquire_bits_client_xact_id;
  wire [2:0] outer_arb_io_in_5_acquire_bits_addr_beat;
  wire  outer_arb_io_in_5_acquire_bits_is_builtin_type;
  wire [2:0] outer_arb_io_in_5_acquire_bits_a_type;
  wire [11:0] outer_arb_io_in_5_acquire_bits_union;
  wire [63:0] outer_arb_io_in_5_acquire_bits_data;
  wire  outer_arb_io_in_5_probe_ready;
  wire  outer_arb_io_in_5_probe_valid;
  wire [25:0] outer_arb_io_in_5_probe_bits_addr_block;
  wire [1:0] outer_arb_io_in_5_probe_bits_p_type;
  wire  outer_arb_io_in_5_release_ready;
  wire  outer_arb_io_in_5_release_valid;
  wire [2:0] outer_arb_io_in_5_release_bits_addr_beat;
  wire [25:0] outer_arb_io_in_5_release_bits_addr_block;
  wire [3:0] outer_arb_io_in_5_release_bits_client_xact_id;
  wire  outer_arb_io_in_5_release_bits_voluntary;
  wire [2:0] outer_arb_io_in_5_release_bits_r_type;
  wire [63:0] outer_arb_io_in_5_release_bits_data;
  wire  outer_arb_io_in_5_grant_ready;
  wire  outer_arb_io_in_5_grant_valid;
  wire [2:0] outer_arb_io_in_5_grant_bits_addr_beat;
  wire [3:0] outer_arb_io_in_5_grant_bits_client_xact_id;
  wire  outer_arb_io_in_5_grant_bits_manager_xact_id;
  wire  outer_arb_io_in_5_grant_bits_is_builtin_type;
  wire [3:0] outer_arb_io_in_5_grant_bits_g_type;
  wire [63:0] outer_arb_io_in_5_grant_bits_data;
  wire  outer_arb_io_in_5_grant_bits_manager_id;
  wire  outer_arb_io_in_5_finish_ready;
  wire  outer_arb_io_in_5_finish_valid;
  wire  outer_arb_io_in_5_finish_bits_manager_xact_id;
  wire  outer_arb_io_in_5_finish_bits_manager_id;
  wire  outer_arb_io_in_6_acquire_ready;
  wire  outer_arb_io_in_6_acquire_valid;
  wire [25:0] outer_arb_io_in_6_acquire_bits_addr_block;
  wire [3:0] outer_arb_io_in_6_acquire_bits_client_xact_id;
  wire [2:0] outer_arb_io_in_6_acquire_bits_addr_beat;
  wire  outer_arb_io_in_6_acquire_bits_is_builtin_type;
  wire [2:0] outer_arb_io_in_6_acquire_bits_a_type;
  wire [11:0] outer_arb_io_in_6_acquire_bits_union;
  wire [63:0] outer_arb_io_in_6_acquire_bits_data;
  wire  outer_arb_io_in_6_probe_ready;
  wire  outer_arb_io_in_6_probe_valid;
  wire [25:0] outer_arb_io_in_6_probe_bits_addr_block;
  wire [1:0] outer_arb_io_in_6_probe_bits_p_type;
  wire  outer_arb_io_in_6_release_ready;
  wire  outer_arb_io_in_6_release_valid;
  wire [2:0] outer_arb_io_in_6_release_bits_addr_beat;
  wire [25:0] outer_arb_io_in_6_release_bits_addr_block;
  wire [3:0] outer_arb_io_in_6_release_bits_client_xact_id;
  wire  outer_arb_io_in_6_release_bits_voluntary;
  wire [2:0] outer_arb_io_in_6_release_bits_r_type;
  wire [63:0] outer_arb_io_in_6_release_bits_data;
  wire  outer_arb_io_in_6_grant_ready;
  wire  outer_arb_io_in_6_grant_valid;
  wire [2:0] outer_arb_io_in_6_grant_bits_addr_beat;
  wire [3:0] outer_arb_io_in_6_grant_bits_client_xact_id;
  wire  outer_arb_io_in_6_grant_bits_manager_xact_id;
  wire  outer_arb_io_in_6_grant_bits_is_builtin_type;
  wire [3:0] outer_arb_io_in_6_grant_bits_g_type;
  wire [63:0] outer_arb_io_in_6_grant_bits_data;
  wire  outer_arb_io_in_6_grant_bits_manager_id;
  wire  outer_arb_io_in_6_finish_ready;
  wire  outer_arb_io_in_6_finish_valid;
  wire  outer_arb_io_in_6_finish_bits_manager_xact_id;
  wire  outer_arb_io_in_6_finish_bits_manager_id;
  wire  outer_arb_io_in_7_acquire_ready;
  wire  outer_arb_io_in_7_acquire_valid;
  wire [25:0] outer_arb_io_in_7_acquire_bits_addr_block;
  wire [3:0] outer_arb_io_in_7_acquire_bits_client_xact_id;
  wire [2:0] outer_arb_io_in_7_acquire_bits_addr_beat;
  wire  outer_arb_io_in_7_acquire_bits_is_builtin_type;
  wire [2:0] outer_arb_io_in_7_acquire_bits_a_type;
  wire [11:0] outer_arb_io_in_7_acquire_bits_union;
  wire [63:0] outer_arb_io_in_7_acquire_bits_data;
  wire  outer_arb_io_in_7_probe_ready;
  wire  outer_arb_io_in_7_probe_valid;
  wire [25:0] outer_arb_io_in_7_probe_bits_addr_block;
  wire [1:0] outer_arb_io_in_7_probe_bits_p_type;
  wire  outer_arb_io_in_7_release_ready;
  wire  outer_arb_io_in_7_release_valid;
  wire [2:0] outer_arb_io_in_7_release_bits_addr_beat;
  wire [25:0] outer_arb_io_in_7_release_bits_addr_block;
  wire [3:0] outer_arb_io_in_7_release_bits_client_xact_id;
  wire  outer_arb_io_in_7_release_bits_voluntary;
  wire [2:0] outer_arb_io_in_7_release_bits_r_type;
  wire [63:0] outer_arb_io_in_7_release_bits_data;
  wire  outer_arb_io_in_7_grant_ready;
  wire  outer_arb_io_in_7_grant_valid;
  wire [2:0] outer_arb_io_in_7_grant_bits_addr_beat;
  wire [3:0] outer_arb_io_in_7_grant_bits_client_xact_id;
  wire  outer_arb_io_in_7_grant_bits_manager_xact_id;
  wire  outer_arb_io_in_7_grant_bits_is_builtin_type;
  wire [3:0] outer_arb_io_in_7_grant_bits_g_type;
  wire [63:0] outer_arb_io_in_7_grant_bits_data;
  wire  outer_arb_io_in_7_grant_bits_manager_id;
  wire  outer_arb_io_in_7_finish_ready;
  wire  outer_arb_io_in_7_finish_valid;
  wire  outer_arb_io_in_7_finish_bits_manager_xact_id;
  wire  outer_arb_io_in_7_finish_bits_manager_id;
  wire  outer_arb_io_out_acquire_ready;
  wire  outer_arb_io_out_acquire_valid;
  wire [25:0] outer_arb_io_out_acquire_bits_addr_block;
  wire [3:0] outer_arb_io_out_acquire_bits_client_xact_id;
  wire [2:0] outer_arb_io_out_acquire_bits_addr_beat;
  wire  outer_arb_io_out_acquire_bits_is_builtin_type;
  wire [2:0] outer_arb_io_out_acquire_bits_a_type;
  wire [11:0] outer_arb_io_out_acquire_bits_union;
  wire [63:0] outer_arb_io_out_acquire_bits_data;
  wire  outer_arb_io_out_probe_ready;
  wire  outer_arb_io_out_probe_valid;
  wire [25:0] outer_arb_io_out_probe_bits_addr_block;
  wire [1:0] outer_arb_io_out_probe_bits_p_type;
  wire  outer_arb_io_out_release_ready;
  wire  outer_arb_io_out_release_valid;
  wire [2:0] outer_arb_io_out_release_bits_addr_beat;
  wire [25:0] outer_arb_io_out_release_bits_addr_block;
  wire [3:0] outer_arb_io_out_release_bits_client_xact_id;
  wire  outer_arb_io_out_release_bits_voluntary;
  wire [2:0] outer_arb_io_out_release_bits_r_type;
  wire [63:0] outer_arb_io_out_release_bits_data;
  wire  outer_arb_io_out_grant_ready;
  wire  outer_arb_io_out_grant_valid;
  wire [2:0] outer_arb_io_out_grant_bits_addr_beat;
  wire [3:0] outer_arb_io_out_grant_bits_client_xact_id;
  wire  outer_arb_io_out_grant_bits_manager_xact_id;
  wire  outer_arb_io_out_grant_bits_is_builtin_type;
  wire [3:0] outer_arb_io_out_grant_bits_g_type;
  wire [63:0] outer_arb_io_out_grant_bits_data;
  wire  outer_arb_io_out_grant_bits_manager_id;
  wire  outer_arb_io_out_finish_ready;
  wire  outer_arb_io_out_finish_valid;
  wire  outer_arb_io_out_finish_bits_manager_xact_id;
  wire  outer_arb_io_out_finish_bits_manager_id;
  wire  T_1287;
  wire  T_1288;
  wire  irel_vs_iacq_conflict;
  wire  T_1290;
  wire  T_1296_0;
  wire  T_1296_1;
  wire  T_1296_2;
  wire  T_1296_3;
  wire  T_1296_4;
  wire  T_1296_5;
  wire  T_1296_6;
  wire  T_1296_7;
  wire [1:0] T_1298;
  wire [1:0] T_1299;
  wire [3:0] T_1300;
  wire [1:0] T_1301;
  wire [1:0] T_1302;
  wire [3:0] T_1303;
  wire [7:0] T_1304;
  wire  T_1310_0;
  wire  T_1310_1;
  wire  T_1310_2;
  wire  T_1310_3;
  wire  T_1310_4;
  wire  T_1310_5;
  wire  T_1310_6;
  wire  T_1310_7;
  wire [1:0] T_1312;
  wire [1:0] T_1313;
  wire [3:0] T_1314;
  wire [1:0] T_1315;
  wire [1:0] T_1316;
  wire [3:0] T_1317;
  wire [7:0] T_1318;
  wire  T_1319;
  wire  T_1320;
  wire  T_1321;
  wire  T_1322;
  wire  T_1323;
  wire  T_1324;
  wire  T_1325;
  wire  T_1326;
  wire [7:0] T_1337;
  wire [7:0] T_1338;
  wire [7:0] T_1339;
  wire [7:0] T_1340;
  wire [7:0] T_1341;
  wire [7:0] T_1342;
  wire [7:0] T_1343;
  wire [7:0] T_1344;
  wire  T_1350_0;
  wire  T_1350_1;
  wire  T_1350_2;
  wire  T_1350_3;
  wire  T_1350_4;
  wire  T_1350_5;
  wire  T_1350_6;
  wire  T_1350_7;
  wire [1:0] T_1352;
  wire [1:0] T_1353;
  wire [3:0] T_1354;
  wire [1:0] T_1355;
  wire [1:0] T_1356;
  wire [3:0] T_1357;
  wire [7:0] T_1358;
  wire  T_1360;
  wire  T_1362;
  wire [7:0] T_1364;
  wire [7:0] T_1365;
  wire  T_1367;
  wire  T_1368;
  wire  T_1371;
  wire  T_1372;
  wire  T_1373;
  wire  T_1374;
  wire  T_1377;
  wire  T_1378;
  wire  T_1379;
  wire  T_1382;
  wire  T_1383;
  wire  T_1384;
  wire  T_1387;
  wire  T_1388;
  wire  T_1389;
  wire  T_1392;
  wire  T_1393;
  wire  T_1394;
  wire  T_1397;
  wire  T_1398;
  wire  T_1399;
  wire  T_1402;
  wire  T_1403;
  wire  T_1404;
  wire  T_1407;
  wire  T_1408;
  wire  T_1409;
  wire  T_1415_0;
  wire  T_1415_1;
  wire  T_1415_2;
  wire  T_1415_3;
  wire  T_1415_4;
  wire  T_1415_5;
  wire  T_1415_6;
  wire  T_1415_7;
  wire [1:0] T_1417;
  wire [1:0] T_1418;
  wire [3:0] T_1419;
  wire [1:0] T_1420;
  wire [1:0] T_1421;
  wire [3:0] T_1422;
  wire [7:0] T_1423;
  wire  T_1429_0;
  wire  T_1429_1;
  wire  T_1429_2;
  wire  T_1429_3;
  wire  T_1429_4;
  wire  T_1429_5;
  wire  T_1429_6;
  wire  T_1429_7;
  wire [1:0] T_1431;
  wire [1:0] T_1432;
  wire [3:0] T_1433;
  wire [1:0] T_1434;
  wire [1:0] T_1435;
  wire [3:0] T_1436;
  wire [7:0] T_1437;
  wire  T_1438;
  wire  T_1439;
  wire  T_1440;
  wire  T_1441;
  wire  T_1442;
  wire  T_1443;
  wire  T_1444;
  wire  T_1445;
  wire [7:0] T_1456;
  wire [7:0] T_1457;
  wire [7:0] T_1458;
  wire [7:0] T_1459;
  wire [7:0] T_1460;
  wire [7:0] T_1461;
  wire [7:0] T_1462;
  wire [7:0] T_1463;
  wire  T_1469_0;
  wire  T_1469_1;
  wire  T_1469_2;
  wire  T_1469_3;
  wire  T_1469_4;
  wire  T_1469_5;
  wire  T_1469_6;
  wire  T_1469_7;
  wire [1:0] T_1471;
  wire [1:0] T_1472;
  wire [3:0] T_1473;
  wire [1:0] T_1474;
  wire [1:0] T_1475;
  wire [3:0] T_1476;
  wire [7:0] T_1477;
  wire  T_1479;
  wire  T_1481;
  wire [7:0] T_1484;
  wire [7:0] T_1485;
  wire  T_1487;
  wire  T_1492;
  wire  T_1493;
  wire  T_1497;
  wire  T_1498;
  wire  T_1502;
  wire  T_1503;
  wire  T_1507;
  wire  T_1508;
  wire  T_1512;
  wire  T_1513;
  wire  T_1517;
  wire  T_1518;
  wire  T_1522;
  wire  T_1523;
  wire  T_1527;
  wire  T_1528;
  wire  LockingRRArbiter_7_1_clk;
  wire  LockingRRArbiter_7_1_reset;
  wire  LockingRRArbiter_7_1_io_in_0_ready;
  wire  LockingRRArbiter_7_1_io_in_0_valid;
  wire [25:0] LockingRRArbiter_7_1_io_in_0_bits_addr_block;
  wire [1:0] LockingRRArbiter_7_1_io_in_0_bits_p_type;
  wire  LockingRRArbiter_7_1_io_in_0_bits_client_id;
  wire  LockingRRArbiter_7_1_io_in_1_ready;
  wire  LockingRRArbiter_7_1_io_in_1_valid;
  wire [25:0] LockingRRArbiter_7_1_io_in_1_bits_addr_block;
  wire [1:0] LockingRRArbiter_7_1_io_in_1_bits_p_type;
  wire  LockingRRArbiter_7_1_io_in_1_bits_client_id;
  wire  LockingRRArbiter_7_1_io_in_2_ready;
  wire  LockingRRArbiter_7_1_io_in_2_valid;
  wire [25:0] LockingRRArbiter_7_1_io_in_2_bits_addr_block;
  wire [1:0] LockingRRArbiter_7_1_io_in_2_bits_p_type;
  wire  LockingRRArbiter_7_1_io_in_2_bits_client_id;
  wire  LockingRRArbiter_7_1_io_in_3_ready;
  wire  LockingRRArbiter_7_1_io_in_3_valid;
  wire [25:0] LockingRRArbiter_7_1_io_in_3_bits_addr_block;
  wire [1:0] LockingRRArbiter_7_1_io_in_3_bits_p_type;
  wire  LockingRRArbiter_7_1_io_in_3_bits_client_id;
  wire  LockingRRArbiter_7_1_io_in_4_ready;
  wire  LockingRRArbiter_7_1_io_in_4_valid;
  wire [25:0] LockingRRArbiter_7_1_io_in_4_bits_addr_block;
  wire [1:0] LockingRRArbiter_7_1_io_in_4_bits_p_type;
  wire  LockingRRArbiter_7_1_io_in_4_bits_client_id;
  wire  LockingRRArbiter_7_1_io_in_5_ready;
  wire  LockingRRArbiter_7_1_io_in_5_valid;
  wire [25:0] LockingRRArbiter_7_1_io_in_5_bits_addr_block;
  wire [1:0] LockingRRArbiter_7_1_io_in_5_bits_p_type;
  wire  LockingRRArbiter_7_1_io_in_5_bits_client_id;
  wire  LockingRRArbiter_7_1_io_in_6_ready;
  wire  LockingRRArbiter_7_1_io_in_6_valid;
  wire [25:0] LockingRRArbiter_7_1_io_in_6_bits_addr_block;
  wire [1:0] LockingRRArbiter_7_1_io_in_6_bits_p_type;
  wire  LockingRRArbiter_7_1_io_in_6_bits_client_id;
  wire  LockingRRArbiter_7_1_io_in_7_ready;
  wire  LockingRRArbiter_7_1_io_in_7_valid;
  wire [25:0] LockingRRArbiter_7_1_io_in_7_bits_addr_block;
  wire [1:0] LockingRRArbiter_7_1_io_in_7_bits_p_type;
  wire  LockingRRArbiter_7_1_io_in_7_bits_client_id;
  wire  LockingRRArbiter_7_1_io_out_ready;
  wire  LockingRRArbiter_7_1_io_out_valid;
  wire [25:0] LockingRRArbiter_7_1_io_out_bits_addr_block;
  wire [1:0] LockingRRArbiter_7_1_io_out_bits_p_type;
  wire  LockingRRArbiter_7_1_io_out_bits_client_id;
  wire [2:0] LockingRRArbiter_7_1_io_chosen;
  wire  LockingRRArbiter_8_1_clk;
  wire  LockingRRArbiter_8_1_reset;
  wire  LockingRRArbiter_8_1_io_in_0_ready;
  wire  LockingRRArbiter_8_1_io_in_0_valid;
  wire [2:0] LockingRRArbiter_8_1_io_in_0_bits_addr_beat;
  wire  LockingRRArbiter_8_1_io_in_0_bits_client_xact_id;
  wire [3:0] LockingRRArbiter_8_1_io_in_0_bits_manager_xact_id;
  wire  LockingRRArbiter_8_1_io_in_0_bits_is_builtin_type;
  wire [3:0] LockingRRArbiter_8_1_io_in_0_bits_g_type;
  wire [63:0] LockingRRArbiter_8_1_io_in_0_bits_data;
  wire  LockingRRArbiter_8_1_io_in_0_bits_client_id;
  wire  LockingRRArbiter_8_1_io_in_1_ready;
  wire  LockingRRArbiter_8_1_io_in_1_valid;
  wire [2:0] LockingRRArbiter_8_1_io_in_1_bits_addr_beat;
  wire  LockingRRArbiter_8_1_io_in_1_bits_client_xact_id;
  wire [3:0] LockingRRArbiter_8_1_io_in_1_bits_manager_xact_id;
  wire  LockingRRArbiter_8_1_io_in_1_bits_is_builtin_type;
  wire [3:0] LockingRRArbiter_8_1_io_in_1_bits_g_type;
  wire [63:0] LockingRRArbiter_8_1_io_in_1_bits_data;
  wire  LockingRRArbiter_8_1_io_in_1_bits_client_id;
  wire  LockingRRArbiter_8_1_io_in_2_ready;
  wire  LockingRRArbiter_8_1_io_in_2_valid;
  wire [2:0] LockingRRArbiter_8_1_io_in_2_bits_addr_beat;
  wire  LockingRRArbiter_8_1_io_in_2_bits_client_xact_id;
  wire [3:0] LockingRRArbiter_8_1_io_in_2_bits_manager_xact_id;
  wire  LockingRRArbiter_8_1_io_in_2_bits_is_builtin_type;
  wire [3:0] LockingRRArbiter_8_1_io_in_2_bits_g_type;
  wire [63:0] LockingRRArbiter_8_1_io_in_2_bits_data;
  wire  LockingRRArbiter_8_1_io_in_2_bits_client_id;
  wire  LockingRRArbiter_8_1_io_in_3_ready;
  wire  LockingRRArbiter_8_1_io_in_3_valid;
  wire [2:0] LockingRRArbiter_8_1_io_in_3_bits_addr_beat;
  wire  LockingRRArbiter_8_1_io_in_3_bits_client_xact_id;
  wire [3:0] LockingRRArbiter_8_1_io_in_3_bits_manager_xact_id;
  wire  LockingRRArbiter_8_1_io_in_3_bits_is_builtin_type;
  wire [3:0] LockingRRArbiter_8_1_io_in_3_bits_g_type;
  wire [63:0] LockingRRArbiter_8_1_io_in_3_bits_data;
  wire  LockingRRArbiter_8_1_io_in_3_bits_client_id;
  wire  LockingRRArbiter_8_1_io_in_4_ready;
  wire  LockingRRArbiter_8_1_io_in_4_valid;
  wire [2:0] LockingRRArbiter_8_1_io_in_4_bits_addr_beat;
  wire  LockingRRArbiter_8_1_io_in_4_bits_client_xact_id;
  wire [3:0] LockingRRArbiter_8_1_io_in_4_bits_manager_xact_id;
  wire  LockingRRArbiter_8_1_io_in_4_bits_is_builtin_type;
  wire [3:0] LockingRRArbiter_8_1_io_in_4_bits_g_type;
  wire [63:0] LockingRRArbiter_8_1_io_in_4_bits_data;
  wire  LockingRRArbiter_8_1_io_in_4_bits_client_id;
  wire  LockingRRArbiter_8_1_io_in_5_ready;
  wire  LockingRRArbiter_8_1_io_in_5_valid;
  wire [2:0] LockingRRArbiter_8_1_io_in_5_bits_addr_beat;
  wire  LockingRRArbiter_8_1_io_in_5_bits_client_xact_id;
  wire [3:0] LockingRRArbiter_8_1_io_in_5_bits_manager_xact_id;
  wire  LockingRRArbiter_8_1_io_in_5_bits_is_builtin_type;
  wire [3:0] LockingRRArbiter_8_1_io_in_5_bits_g_type;
  wire [63:0] LockingRRArbiter_8_1_io_in_5_bits_data;
  wire  LockingRRArbiter_8_1_io_in_5_bits_client_id;
  wire  LockingRRArbiter_8_1_io_in_6_ready;
  wire  LockingRRArbiter_8_1_io_in_6_valid;
  wire [2:0] LockingRRArbiter_8_1_io_in_6_bits_addr_beat;
  wire  LockingRRArbiter_8_1_io_in_6_bits_client_xact_id;
  wire [3:0] LockingRRArbiter_8_1_io_in_6_bits_manager_xact_id;
  wire  LockingRRArbiter_8_1_io_in_6_bits_is_builtin_type;
  wire [3:0] LockingRRArbiter_8_1_io_in_6_bits_g_type;
  wire [63:0] LockingRRArbiter_8_1_io_in_6_bits_data;
  wire  LockingRRArbiter_8_1_io_in_6_bits_client_id;
  wire  LockingRRArbiter_8_1_io_in_7_ready;
  wire  LockingRRArbiter_8_1_io_in_7_valid;
  wire [2:0] LockingRRArbiter_8_1_io_in_7_bits_addr_beat;
  wire  LockingRRArbiter_8_1_io_in_7_bits_client_xact_id;
  wire [3:0] LockingRRArbiter_8_1_io_in_7_bits_manager_xact_id;
  wire  LockingRRArbiter_8_1_io_in_7_bits_is_builtin_type;
  wire [3:0] LockingRRArbiter_8_1_io_in_7_bits_g_type;
  wire [63:0] LockingRRArbiter_8_1_io_in_7_bits_data;
  wire  LockingRRArbiter_8_1_io_in_7_bits_client_id;
  wire  LockingRRArbiter_8_1_io_out_ready;
  wire  LockingRRArbiter_8_1_io_out_valid;
  wire [2:0] LockingRRArbiter_8_1_io_out_bits_addr_beat;
  wire  LockingRRArbiter_8_1_io_out_bits_client_xact_id;
  wire [3:0] LockingRRArbiter_8_1_io_out_bits_manager_xact_id;
  wire  LockingRRArbiter_8_1_io_out_bits_is_builtin_type;
  wire [3:0] LockingRRArbiter_8_1_io_out_bits_g_type;
  wire [63:0] LockingRRArbiter_8_1_io_out_bits_data;
  wire  LockingRRArbiter_8_1_io_out_bits_client_id;
  wire [2:0] LockingRRArbiter_8_1_io_chosen;
  wire  T_1531;
  wire  T_1532;
  wire  T_1534;
  wire  T_1535;
  wire  T_1537;
  wire  T_1538;
  wire  T_1540;
  wire  T_1541;
  wire  T_1543;
  wire  T_1544;
  wire  T_1546;
  wire  T_1547;
  wire  T_1549;
  wire  T_1550;
  wire  T_1552;
  wire  T_1553;
  wire  T_1559_0;
  wire  T_1559_1;
  wire  T_1559_2;
  wire  T_1559_3;
  wire  T_1559_4;
  wire  T_1559_5;
  wire  T_1559_6;
  wire  T_1559_7;
  wire  GEN_0;
  wire  GEN_1;
  wire  GEN_2;
  wire  GEN_3;
  wire  GEN_4;
  wire  GEN_5;
  wire  GEN_6;
  wire  GEN_7;
  reg  GEN_8;
  reg [31:0] GEN_16;
  reg  GEN_9;
  reg [31:0] GEN_17;
  reg  GEN_10;
  reg [31:0] GEN_18;
  reg  GEN_11;
  reg [31:0] GEN_19;
  reg  GEN_12;
  reg [31:0] GEN_20;
  reg  GEN_13;
  reg [31:0] GEN_21;
  reg  GEN_14;
  reg [31:0] GEN_22;
  reg  GEN_15;
  reg [31:0] GEN_23;
  BufferedBroadcastVoluntaryReleaseTracker BufferedBroadcastVoluntaryReleaseTracker_1 (
    .clk(BufferedBroadcastVoluntaryReleaseTracker_1_clk),
    .reset(BufferedBroadcastVoluntaryReleaseTracker_1_reset),
    .io_inner_acquire_ready(BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_acquire_ready),
    .io_inner_acquire_valid(BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_acquire_valid),
    .io_inner_acquire_bits_addr_block(BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_acquire_bits_addr_block),
    .io_inner_acquire_bits_client_xact_id(BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_acquire_bits_client_xact_id),
    .io_inner_acquire_bits_addr_beat(BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_acquire_bits_addr_beat),
    .io_inner_acquire_bits_is_builtin_type(BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_acquire_bits_is_builtin_type),
    .io_inner_acquire_bits_a_type(BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_acquire_bits_a_type),
    .io_inner_acquire_bits_union(BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_acquire_bits_union),
    .io_inner_acquire_bits_data(BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_acquire_bits_data),
    .io_inner_acquire_bits_client_id(BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_acquire_bits_client_id),
    .io_inner_grant_ready(BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_grant_ready),
    .io_inner_grant_valid(BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_grant_valid),
    .io_inner_grant_bits_addr_beat(BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_grant_bits_addr_beat),
    .io_inner_grant_bits_client_xact_id(BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_grant_bits_client_xact_id),
    .io_inner_grant_bits_manager_xact_id(BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_grant_bits_manager_xact_id),
    .io_inner_grant_bits_is_builtin_type(BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_grant_bits_is_builtin_type),
    .io_inner_grant_bits_g_type(BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_grant_bits_g_type),
    .io_inner_grant_bits_data(BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_grant_bits_data),
    .io_inner_grant_bits_client_id(BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_grant_bits_client_id),
    .io_inner_finish_ready(BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_finish_ready),
    .io_inner_finish_valid(BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_finish_valid),
    .io_inner_finish_bits_manager_xact_id(BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_finish_bits_manager_xact_id),
    .io_inner_probe_ready(BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_probe_ready),
    .io_inner_probe_valid(BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_probe_valid),
    .io_inner_probe_bits_addr_block(BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_probe_bits_addr_block),
    .io_inner_probe_bits_p_type(BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_probe_bits_p_type),
    .io_inner_probe_bits_client_id(BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_probe_bits_client_id),
    .io_inner_release_ready(BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_release_ready),
    .io_inner_release_valid(BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_release_valid),
    .io_inner_release_bits_addr_beat(BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_release_bits_addr_beat),
    .io_inner_release_bits_addr_block(BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_release_bits_addr_block),
    .io_inner_release_bits_client_xact_id(BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_release_bits_client_xact_id),
    .io_inner_release_bits_voluntary(BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_release_bits_voluntary),
    .io_inner_release_bits_r_type(BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_release_bits_r_type),
    .io_inner_release_bits_data(BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_release_bits_data),
    .io_inner_release_bits_client_id(BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_release_bits_client_id),
    .io_incoherent_0(BufferedBroadcastVoluntaryReleaseTracker_1_io_incoherent_0),
    .io_outer_acquire_ready(BufferedBroadcastVoluntaryReleaseTracker_1_io_outer_acquire_ready),
    .io_outer_acquire_valid(BufferedBroadcastVoluntaryReleaseTracker_1_io_outer_acquire_valid),
    .io_outer_acquire_bits_addr_block(BufferedBroadcastVoluntaryReleaseTracker_1_io_outer_acquire_bits_addr_block),
    .io_outer_acquire_bits_client_xact_id(BufferedBroadcastVoluntaryReleaseTracker_1_io_outer_acquire_bits_client_xact_id),
    .io_outer_acquire_bits_addr_beat(BufferedBroadcastVoluntaryReleaseTracker_1_io_outer_acquire_bits_addr_beat),
    .io_outer_acquire_bits_is_builtin_type(BufferedBroadcastVoluntaryReleaseTracker_1_io_outer_acquire_bits_is_builtin_type),
    .io_outer_acquire_bits_a_type(BufferedBroadcastVoluntaryReleaseTracker_1_io_outer_acquire_bits_a_type),
    .io_outer_acquire_bits_union(BufferedBroadcastVoluntaryReleaseTracker_1_io_outer_acquire_bits_union),
    .io_outer_acquire_bits_data(BufferedBroadcastVoluntaryReleaseTracker_1_io_outer_acquire_bits_data),
    .io_outer_probe_ready(BufferedBroadcastVoluntaryReleaseTracker_1_io_outer_probe_ready),
    .io_outer_probe_valid(BufferedBroadcastVoluntaryReleaseTracker_1_io_outer_probe_valid),
    .io_outer_probe_bits_addr_block(BufferedBroadcastVoluntaryReleaseTracker_1_io_outer_probe_bits_addr_block),
    .io_outer_probe_bits_p_type(BufferedBroadcastVoluntaryReleaseTracker_1_io_outer_probe_bits_p_type),
    .io_outer_release_ready(BufferedBroadcastVoluntaryReleaseTracker_1_io_outer_release_ready),
    .io_outer_release_valid(BufferedBroadcastVoluntaryReleaseTracker_1_io_outer_release_valid),
    .io_outer_release_bits_addr_beat(BufferedBroadcastVoluntaryReleaseTracker_1_io_outer_release_bits_addr_beat),
    .io_outer_release_bits_addr_block(BufferedBroadcastVoluntaryReleaseTracker_1_io_outer_release_bits_addr_block),
    .io_outer_release_bits_client_xact_id(BufferedBroadcastVoluntaryReleaseTracker_1_io_outer_release_bits_client_xact_id),
    .io_outer_release_bits_voluntary(BufferedBroadcastVoluntaryReleaseTracker_1_io_outer_release_bits_voluntary),
    .io_outer_release_bits_r_type(BufferedBroadcastVoluntaryReleaseTracker_1_io_outer_release_bits_r_type),
    .io_outer_release_bits_data(BufferedBroadcastVoluntaryReleaseTracker_1_io_outer_release_bits_data),
    .io_outer_grant_ready(BufferedBroadcastVoluntaryReleaseTracker_1_io_outer_grant_ready),
    .io_outer_grant_valid(BufferedBroadcastVoluntaryReleaseTracker_1_io_outer_grant_valid),
    .io_outer_grant_bits_addr_beat(BufferedBroadcastVoluntaryReleaseTracker_1_io_outer_grant_bits_addr_beat),
    .io_outer_grant_bits_client_xact_id(BufferedBroadcastVoluntaryReleaseTracker_1_io_outer_grant_bits_client_xact_id),
    .io_outer_grant_bits_manager_xact_id(BufferedBroadcastVoluntaryReleaseTracker_1_io_outer_grant_bits_manager_xact_id),
    .io_outer_grant_bits_is_builtin_type(BufferedBroadcastVoluntaryReleaseTracker_1_io_outer_grant_bits_is_builtin_type),
    .io_outer_grant_bits_g_type(BufferedBroadcastVoluntaryReleaseTracker_1_io_outer_grant_bits_g_type),
    .io_outer_grant_bits_data(BufferedBroadcastVoluntaryReleaseTracker_1_io_outer_grant_bits_data),
    .io_outer_grant_bits_manager_id(BufferedBroadcastVoluntaryReleaseTracker_1_io_outer_grant_bits_manager_id),
    .io_outer_finish_ready(BufferedBroadcastVoluntaryReleaseTracker_1_io_outer_finish_ready),
    .io_outer_finish_valid(BufferedBroadcastVoluntaryReleaseTracker_1_io_outer_finish_valid),
    .io_outer_finish_bits_manager_xact_id(BufferedBroadcastVoluntaryReleaseTracker_1_io_outer_finish_bits_manager_xact_id),
    .io_outer_finish_bits_manager_id(BufferedBroadcastVoluntaryReleaseTracker_1_io_outer_finish_bits_manager_id),
    .io_alloc_iacq_matches(BufferedBroadcastVoluntaryReleaseTracker_1_io_alloc_iacq_matches),
    .io_alloc_iacq_can(BufferedBroadcastVoluntaryReleaseTracker_1_io_alloc_iacq_can),
    .io_alloc_iacq_should(BufferedBroadcastVoluntaryReleaseTracker_1_io_alloc_iacq_should),
    .io_alloc_irel_matches(BufferedBroadcastVoluntaryReleaseTracker_1_io_alloc_irel_matches),
    .io_alloc_irel_can(BufferedBroadcastVoluntaryReleaseTracker_1_io_alloc_irel_can),
    .io_alloc_irel_should(BufferedBroadcastVoluntaryReleaseTracker_1_io_alloc_irel_should),
    .io_alloc_oprb_matches(BufferedBroadcastVoluntaryReleaseTracker_1_io_alloc_oprb_matches),
    .io_alloc_oprb_can(BufferedBroadcastVoluntaryReleaseTracker_1_io_alloc_oprb_can),
    .io_alloc_oprb_should(BufferedBroadcastVoluntaryReleaseTracker_1_io_alloc_oprb_should)
  );
  BufferedBroadcastAcquireTracker BufferedBroadcastAcquireTracker_7 (
    .clk(BufferedBroadcastAcquireTracker_7_clk),
    .reset(BufferedBroadcastAcquireTracker_7_reset),
    .io_inner_acquire_ready(BufferedBroadcastAcquireTracker_7_io_inner_acquire_ready),
    .io_inner_acquire_valid(BufferedBroadcastAcquireTracker_7_io_inner_acquire_valid),
    .io_inner_acquire_bits_addr_block(BufferedBroadcastAcquireTracker_7_io_inner_acquire_bits_addr_block),
    .io_inner_acquire_bits_client_xact_id(BufferedBroadcastAcquireTracker_7_io_inner_acquire_bits_client_xact_id),
    .io_inner_acquire_bits_addr_beat(BufferedBroadcastAcquireTracker_7_io_inner_acquire_bits_addr_beat),
    .io_inner_acquire_bits_is_builtin_type(BufferedBroadcastAcquireTracker_7_io_inner_acquire_bits_is_builtin_type),
    .io_inner_acquire_bits_a_type(BufferedBroadcastAcquireTracker_7_io_inner_acquire_bits_a_type),
    .io_inner_acquire_bits_union(BufferedBroadcastAcquireTracker_7_io_inner_acquire_bits_union),
    .io_inner_acquire_bits_data(BufferedBroadcastAcquireTracker_7_io_inner_acquire_bits_data),
    .io_inner_acquire_bits_client_id(BufferedBroadcastAcquireTracker_7_io_inner_acquire_bits_client_id),
    .io_inner_grant_ready(BufferedBroadcastAcquireTracker_7_io_inner_grant_ready),
    .io_inner_grant_valid(BufferedBroadcastAcquireTracker_7_io_inner_grant_valid),
    .io_inner_grant_bits_addr_beat(BufferedBroadcastAcquireTracker_7_io_inner_grant_bits_addr_beat),
    .io_inner_grant_bits_client_xact_id(BufferedBroadcastAcquireTracker_7_io_inner_grant_bits_client_xact_id),
    .io_inner_grant_bits_manager_xact_id(BufferedBroadcastAcquireTracker_7_io_inner_grant_bits_manager_xact_id),
    .io_inner_grant_bits_is_builtin_type(BufferedBroadcastAcquireTracker_7_io_inner_grant_bits_is_builtin_type),
    .io_inner_grant_bits_g_type(BufferedBroadcastAcquireTracker_7_io_inner_grant_bits_g_type),
    .io_inner_grant_bits_data(BufferedBroadcastAcquireTracker_7_io_inner_grant_bits_data),
    .io_inner_grant_bits_client_id(BufferedBroadcastAcquireTracker_7_io_inner_grant_bits_client_id),
    .io_inner_finish_ready(BufferedBroadcastAcquireTracker_7_io_inner_finish_ready),
    .io_inner_finish_valid(BufferedBroadcastAcquireTracker_7_io_inner_finish_valid),
    .io_inner_finish_bits_manager_xact_id(BufferedBroadcastAcquireTracker_7_io_inner_finish_bits_manager_xact_id),
    .io_inner_probe_ready(BufferedBroadcastAcquireTracker_7_io_inner_probe_ready),
    .io_inner_probe_valid(BufferedBroadcastAcquireTracker_7_io_inner_probe_valid),
    .io_inner_probe_bits_addr_block(BufferedBroadcastAcquireTracker_7_io_inner_probe_bits_addr_block),
    .io_inner_probe_bits_p_type(BufferedBroadcastAcquireTracker_7_io_inner_probe_bits_p_type),
    .io_inner_probe_bits_client_id(BufferedBroadcastAcquireTracker_7_io_inner_probe_bits_client_id),
    .io_inner_release_ready(BufferedBroadcastAcquireTracker_7_io_inner_release_ready),
    .io_inner_release_valid(BufferedBroadcastAcquireTracker_7_io_inner_release_valid),
    .io_inner_release_bits_addr_beat(BufferedBroadcastAcquireTracker_7_io_inner_release_bits_addr_beat),
    .io_inner_release_bits_addr_block(BufferedBroadcastAcquireTracker_7_io_inner_release_bits_addr_block),
    .io_inner_release_bits_client_xact_id(BufferedBroadcastAcquireTracker_7_io_inner_release_bits_client_xact_id),
    .io_inner_release_bits_voluntary(BufferedBroadcastAcquireTracker_7_io_inner_release_bits_voluntary),
    .io_inner_release_bits_r_type(BufferedBroadcastAcquireTracker_7_io_inner_release_bits_r_type),
    .io_inner_release_bits_data(BufferedBroadcastAcquireTracker_7_io_inner_release_bits_data),
    .io_inner_release_bits_client_id(BufferedBroadcastAcquireTracker_7_io_inner_release_bits_client_id),
    .io_incoherent_0(BufferedBroadcastAcquireTracker_7_io_incoherent_0),
    .io_outer_acquire_ready(BufferedBroadcastAcquireTracker_7_io_outer_acquire_ready),
    .io_outer_acquire_valid(BufferedBroadcastAcquireTracker_7_io_outer_acquire_valid),
    .io_outer_acquire_bits_addr_block(BufferedBroadcastAcquireTracker_7_io_outer_acquire_bits_addr_block),
    .io_outer_acquire_bits_client_xact_id(BufferedBroadcastAcquireTracker_7_io_outer_acquire_bits_client_xact_id),
    .io_outer_acquire_bits_addr_beat(BufferedBroadcastAcquireTracker_7_io_outer_acquire_bits_addr_beat),
    .io_outer_acquire_bits_is_builtin_type(BufferedBroadcastAcquireTracker_7_io_outer_acquire_bits_is_builtin_type),
    .io_outer_acquire_bits_a_type(BufferedBroadcastAcquireTracker_7_io_outer_acquire_bits_a_type),
    .io_outer_acquire_bits_union(BufferedBroadcastAcquireTracker_7_io_outer_acquire_bits_union),
    .io_outer_acquire_bits_data(BufferedBroadcastAcquireTracker_7_io_outer_acquire_bits_data),
    .io_outer_probe_ready(BufferedBroadcastAcquireTracker_7_io_outer_probe_ready),
    .io_outer_probe_valid(BufferedBroadcastAcquireTracker_7_io_outer_probe_valid),
    .io_outer_probe_bits_addr_block(BufferedBroadcastAcquireTracker_7_io_outer_probe_bits_addr_block),
    .io_outer_probe_bits_p_type(BufferedBroadcastAcquireTracker_7_io_outer_probe_bits_p_type),
    .io_outer_release_ready(BufferedBroadcastAcquireTracker_7_io_outer_release_ready),
    .io_outer_release_valid(BufferedBroadcastAcquireTracker_7_io_outer_release_valid),
    .io_outer_release_bits_addr_beat(BufferedBroadcastAcquireTracker_7_io_outer_release_bits_addr_beat),
    .io_outer_release_bits_addr_block(BufferedBroadcastAcquireTracker_7_io_outer_release_bits_addr_block),
    .io_outer_release_bits_client_xact_id(BufferedBroadcastAcquireTracker_7_io_outer_release_bits_client_xact_id),
    .io_outer_release_bits_voluntary(BufferedBroadcastAcquireTracker_7_io_outer_release_bits_voluntary),
    .io_outer_release_bits_r_type(BufferedBroadcastAcquireTracker_7_io_outer_release_bits_r_type),
    .io_outer_release_bits_data(BufferedBroadcastAcquireTracker_7_io_outer_release_bits_data),
    .io_outer_grant_ready(BufferedBroadcastAcquireTracker_7_io_outer_grant_ready),
    .io_outer_grant_valid(BufferedBroadcastAcquireTracker_7_io_outer_grant_valid),
    .io_outer_grant_bits_addr_beat(BufferedBroadcastAcquireTracker_7_io_outer_grant_bits_addr_beat),
    .io_outer_grant_bits_client_xact_id(BufferedBroadcastAcquireTracker_7_io_outer_grant_bits_client_xact_id),
    .io_outer_grant_bits_manager_xact_id(BufferedBroadcastAcquireTracker_7_io_outer_grant_bits_manager_xact_id),
    .io_outer_grant_bits_is_builtin_type(BufferedBroadcastAcquireTracker_7_io_outer_grant_bits_is_builtin_type),
    .io_outer_grant_bits_g_type(BufferedBroadcastAcquireTracker_7_io_outer_grant_bits_g_type),
    .io_outer_grant_bits_data(BufferedBroadcastAcquireTracker_7_io_outer_grant_bits_data),
    .io_outer_grant_bits_manager_id(BufferedBroadcastAcquireTracker_7_io_outer_grant_bits_manager_id),
    .io_outer_finish_ready(BufferedBroadcastAcquireTracker_7_io_outer_finish_ready),
    .io_outer_finish_valid(BufferedBroadcastAcquireTracker_7_io_outer_finish_valid),
    .io_outer_finish_bits_manager_xact_id(BufferedBroadcastAcquireTracker_7_io_outer_finish_bits_manager_xact_id),
    .io_outer_finish_bits_manager_id(BufferedBroadcastAcquireTracker_7_io_outer_finish_bits_manager_id),
    .io_alloc_iacq_matches(BufferedBroadcastAcquireTracker_7_io_alloc_iacq_matches),
    .io_alloc_iacq_can(BufferedBroadcastAcquireTracker_7_io_alloc_iacq_can),
    .io_alloc_iacq_should(BufferedBroadcastAcquireTracker_7_io_alloc_iacq_should),
    .io_alloc_irel_matches(BufferedBroadcastAcquireTracker_7_io_alloc_irel_matches),
    .io_alloc_irel_can(BufferedBroadcastAcquireTracker_7_io_alloc_irel_can),
    .io_alloc_irel_should(BufferedBroadcastAcquireTracker_7_io_alloc_irel_should),
    .io_alloc_oprb_matches(BufferedBroadcastAcquireTracker_7_io_alloc_oprb_matches),
    .io_alloc_oprb_can(BufferedBroadcastAcquireTracker_7_io_alloc_oprb_can),
    .io_alloc_oprb_should(BufferedBroadcastAcquireTracker_7_io_alloc_oprb_should)
  );
  BufferedBroadcastAcquireTracker_1 BufferedBroadcastAcquireTracker_1_1 (
    .clk(BufferedBroadcastAcquireTracker_1_1_clk),
    .reset(BufferedBroadcastAcquireTracker_1_1_reset),
    .io_inner_acquire_ready(BufferedBroadcastAcquireTracker_1_1_io_inner_acquire_ready),
    .io_inner_acquire_valid(BufferedBroadcastAcquireTracker_1_1_io_inner_acquire_valid),
    .io_inner_acquire_bits_addr_block(BufferedBroadcastAcquireTracker_1_1_io_inner_acquire_bits_addr_block),
    .io_inner_acquire_bits_client_xact_id(BufferedBroadcastAcquireTracker_1_1_io_inner_acquire_bits_client_xact_id),
    .io_inner_acquire_bits_addr_beat(BufferedBroadcastAcquireTracker_1_1_io_inner_acquire_bits_addr_beat),
    .io_inner_acquire_bits_is_builtin_type(BufferedBroadcastAcquireTracker_1_1_io_inner_acquire_bits_is_builtin_type),
    .io_inner_acquire_bits_a_type(BufferedBroadcastAcquireTracker_1_1_io_inner_acquire_bits_a_type),
    .io_inner_acquire_bits_union(BufferedBroadcastAcquireTracker_1_1_io_inner_acquire_bits_union),
    .io_inner_acquire_bits_data(BufferedBroadcastAcquireTracker_1_1_io_inner_acquire_bits_data),
    .io_inner_acquire_bits_client_id(BufferedBroadcastAcquireTracker_1_1_io_inner_acquire_bits_client_id),
    .io_inner_grant_ready(BufferedBroadcastAcquireTracker_1_1_io_inner_grant_ready),
    .io_inner_grant_valid(BufferedBroadcastAcquireTracker_1_1_io_inner_grant_valid),
    .io_inner_grant_bits_addr_beat(BufferedBroadcastAcquireTracker_1_1_io_inner_grant_bits_addr_beat),
    .io_inner_grant_bits_client_xact_id(BufferedBroadcastAcquireTracker_1_1_io_inner_grant_bits_client_xact_id),
    .io_inner_grant_bits_manager_xact_id(BufferedBroadcastAcquireTracker_1_1_io_inner_grant_bits_manager_xact_id),
    .io_inner_grant_bits_is_builtin_type(BufferedBroadcastAcquireTracker_1_1_io_inner_grant_bits_is_builtin_type),
    .io_inner_grant_bits_g_type(BufferedBroadcastAcquireTracker_1_1_io_inner_grant_bits_g_type),
    .io_inner_grant_bits_data(BufferedBroadcastAcquireTracker_1_1_io_inner_grant_bits_data),
    .io_inner_grant_bits_client_id(BufferedBroadcastAcquireTracker_1_1_io_inner_grant_bits_client_id),
    .io_inner_finish_ready(BufferedBroadcastAcquireTracker_1_1_io_inner_finish_ready),
    .io_inner_finish_valid(BufferedBroadcastAcquireTracker_1_1_io_inner_finish_valid),
    .io_inner_finish_bits_manager_xact_id(BufferedBroadcastAcquireTracker_1_1_io_inner_finish_bits_manager_xact_id),
    .io_inner_probe_ready(BufferedBroadcastAcquireTracker_1_1_io_inner_probe_ready),
    .io_inner_probe_valid(BufferedBroadcastAcquireTracker_1_1_io_inner_probe_valid),
    .io_inner_probe_bits_addr_block(BufferedBroadcastAcquireTracker_1_1_io_inner_probe_bits_addr_block),
    .io_inner_probe_bits_p_type(BufferedBroadcastAcquireTracker_1_1_io_inner_probe_bits_p_type),
    .io_inner_probe_bits_client_id(BufferedBroadcastAcquireTracker_1_1_io_inner_probe_bits_client_id),
    .io_inner_release_ready(BufferedBroadcastAcquireTracker_1_1_io_inner_release_ready),
    .io_inner_release_valid(BufferedBroadcastAcquireTracker_1_1_io_inner_release_valid),
    .io_inner_release_bits_addr_beat(BufferedBroadcastAcquireTracker_1_1_io_inner_release_bits_addr_beat),
    .io_inner_release_bits_addr_block(BufferedBroadcastAcquireTracker_1_1_io_inner_release_bits_addr_block),
    .io_inner_release_bits_client_xact_id(BufferedBroadcastAcquireTracker_1_1_io_inner_release_bits_client_xact_id),
    .io_inner_release_bits_voluntary(BufferedBroadcastAcquireTracker_1_1_io_inner_release_bits_voluntary),
    .io_inner_release_bits_r_type(BufferedBroadcastAcquireTracker_1_1_io_inner_release_bits_r_type),
    .io_inner_release_bits_data(BufferedBroadcastAcquireTracker_1_1_io_inner_release_bits_data),
    .io_inner_release_bits_client_id(BufferedBroadcastAcquireTracker_1_1_io_inner_release_bits_client_id),
    .io_incoherent_0(BufferedBroadcastAcquireTracker_1_1_io_incoherent_0),
    .io_outer_acquire_ready(BufferedBroadcastAcquireTracker_1_1_io_outer_acquire_ready),
    .io_outer_acquire_valid(BufferedBroadcastAcquireTracker_1_1_io_outer_acquire_valid),
    .io_outer_acquire_bits_addr_block(BufferedBroadcastAcquireTracker_1_1_io_outer_acquire_bits_addr_block),
    .io_outer_acquire_bits_client_xact_id(BufferedBroadcastAcquireTracker_1_1_io_outer_acquire_bits_client_xact_id),
    .io_outer_acquire_bits_addr_beat(BufferedBroadcastAcquireTracker_1_1_io_outer_acquire_bits_addr_beat),
    .io_outer_acquire_bits_is_builtin_type(BufferedBroadcastAcquireTracker_1_1_io_outer_acquire_bits_is_builtin_type),
    .io_outer_acquire_bits_a_type(BufferedBroadcastAcquireTracker_1_1_io_outer_acquire_bits_a_type),
    .io_outer_acquire_bits_union(BufferedBroadcastAcquireTracker_1_1_io_outer_acquire_bits_union),
    .io_outer_acquire_bits_data(BufferedBroadcastAcquireTracker_1_1_io_outer_acquire_bits_data),
    .io_outer_probe_ready(BufferedBroadcastAcquireTracker_1_1_io_outer_probe_ready),
    .io_outer_probe_valid(BufferedBroadcastAcquireTracker_1_1_io_outer_probe_valid),
    .io_outer_probe_bits_addr_block(BufferedBroadcastAcquireTracker_1_1_io_outer_probe_bits_addr_block),
    .io_outer_probe_bits_p_type(BufferedBroadcastAcquireTracker_1_1_io_outer_probe_bits_p_type),
    .io_outer_release_ready(BufferedBroadcastAcquireTracker_1_1_io_outer_release_ready),
    .io_outer_release_valid(BufferedBroadcastAcquireTracker_1_1_io_outer_release_valid),
    .io_outer_release_bits_addr_beat(BufferedBroadcastAcquireTracker_1_1_io_outer_release_bits_addr_beat),
    .io_outer_release_bits_addr_block(BufferedBroadcastAcquireTracker_1_1_io_outer_release_bits_addr_block),
    .io_outer_release_bits_client_xact_id(BufferedBroadcastAcquireTracker_1_1_io_outer_release_bits_client_xact_id),
    .io_outer_release_bits_voluntary(BufferedBroadcastAcquireTracker_1_1_io_outer_release_bits_voluntary),
    .io_outer_release_bits_r_type(BufferedBroadcastAcquireTracker_1_1_io_outer_release_bits_r_type),
    .io_outer_release_bits_data(BufferedBroadcastAcquireTracker_1_1_io_outer_release_bits_data),
    .io_outer_grant_ready(BufferedBroadcastAcquireTracker_1_1_io_outer_grant_ready),
    .io_outer_grant_valid(BufferedBroadcastAcquireTracker_1_1_io_outer_grant_valid),
    .io_outer_grant_bits_addr_beat(BufferedBroadcastAcquireTracker_1_1_io_outer_grant_bits_addr_beat),
    .io_outer_grant_bits_client_xact_id(BufferedBroadcastAcquireTracker_1_1_io_outer_grant_bits_client_xact_id),
    .io_outer_grant_bits_manager_xact_id(BufferedBroadcastAcquireTracker_1_1_io_outer_grant_bits_manager_xact_id),
    .io_outer_grant_bits_is_builtin_type(BufferedBroadcastAcquireTracker_1_1_io_outer_grant_bits_is_builtin_type),
    .io_outer_grant_bits_g_type(BufferedBroadcastAcquireTracker_1_1_io_outer_grant_bits_g_type),
    .io_outer_grant_bits_data(BufferedBroadcastAcquireTracker_1_1_io_outer_grant_bits_data),
    .io_outer_grant_bits_manager_id(BufferedBroadcastAcquireTracker_1_1_io_outer_grant_bits_manager_id),
    .io_outer_finish_ready(BufferedBroadcastAcquireTracker_1_1_io_outer_finish_ready),
    .io_outer_finish_valid(BufferedBroadcastAcquireTracker_1_1_io_outer_finish_valid),
    .io_outer_finish_bits_manager_xact_id(BufferedBroadcastAcquireTracker_1_1_io_outer_finish_bits_manager_xact_id),
    .io_outer_finish_bits_manager_id(BufferedBroadcastAcquireTracker_1_1_io_outer_finish_bits_manager_id),
    .io_alloc_iacq_matches(BufferedBroadcastAcquireTracker_1_1_io_alloc_iacq_matches),
    .io_alloc_iacq_can(BufferedBroadcastAcquireTracker_1_1_io_alloc_iacq_can),
    .io_alloc_iacq_should(BufferedBroadcastAcquireTracker_1_1_io_alloc_iacq_should),
    .io_alloc_irel_matches(BufferedBroadcastAcquireTracker_1_1_io_alloc_irel_matches),
    .io_alloc_irel_can(BufferedBroadcastAcquireTracker_1_1_io_alloc_irel_can),
    .io_alloc_irel_should(BufferedBroadcastAcquireTracker_1_1_io_alloc_irel_should),
    .io_alloc_oprb_matches(BufferedBroadcastAcquireTracker_1_1_io_alloc_oprb_matches),
    .io_alloc_oprb_can(BufferedBroadcastAcquireTracker_1_1_io_alloc_oprb_can),
    .io_alloc_oprb_should(BufferedBroadcastAcquireTracker_1_1_io_alloc_oprb_should)
  );
  BufferedBroadcastAcquireTracker_2 BufferedBroadcastAcquireTracker_2_1 (
    .clk(BufferedBroadcastAcquireTracker_2_1_clk),
    .reset(BufferedBroadcastAcquireTracker_2_1_reset),
    .io_inner_acquire_ready(BufferedBroadcastAcquireTracker_2_1_io_inner_acquire_ready),
    .io_inner_acquire_valid(BufferedBroadcastAcquireTracker_2_1_io_inner_acquire_valid),
    .io_inner_acquire_bits_addr_block(BufferedBroadcastAcquireTracker_2_1_io_inner_acquire_bits_addr_block),
    .io_inner_acquire_bits_client_xact_id(BufferedBroadcastAcquireTracker_2_1_io_inner_acquire_bits_client_xact_id),
    .io_inner_acquire_bits_addr_beat(BufferedBroadcastAcquireTracker_2_1_io_inner_acquire_bits_addr_beat),
    .io_inner_acquire_bits_is_builtin_type(BufferedBroadcastAcquireTracker_2_1_io_inner_acquire_bits_is_builtin_type),
    .io_inner_acquire_bits_a_type(BufferedBroadcastAcquireTracker_2_1_io_inner_acquire_bits_a_type),
    .io_inner_acquire_bits_union(BufferedBroadcastAcquireTracker_2_1_io_inner_acquire_bits_union),
    .io_inner_acquire_bits_data(BufferedBroadcastAcquireTracker_2_1_io_inner_acquire_bits_data),
    .io_inner_acquire_bits_client_id(BufferedBroadcastAcquireTracker_2_1_io_inner_acquire_bits_client_id),
    .io_inner_grant_ready(BufferedBroadcastAcquireTracker_2_1_io_inner_grant_ready),
    .io_inner_grant_valid(BufferedBroadcastAcquireTracker_2_1_io_inner_grant_valid),
    .io_inner_grant_bits_addr_beat(BufferedBroadcastAcquireTracker_2_1_io_inner_grant_bits_addr_beat),
    .io_inner_grant_bits_client_xact_id(BufferedBroadcastAcquireTracker_2_1_io_inner_grant_bits_client_xact_id),
    .io_inner_grant_bits_manager_xact_id(BufferedBroadcastAcquireTracker_2_1_io_inner_grant_bits_manager_xact_id),
    .io_inner_grant_bits_is_builtin_type(BufferedBroadcastAcquireTracker_2_1_io_inner_grant_bits_is_builtin_type),
    .io_inner_grant_bits_g_type(BufferedBroadcastAcquireTracker_2_1_io_inner_grant_bits_g_type),
    .io_inner_grant_bits_data(BufferedBroadcastAcquireTracker_2_1_io_inner_grant_bits_data),
    .io_inner_grant_bits_client_id(BufferedBroadcastAcquireTracker_2_1_io_inner_grant_bits_client_id),
    .io_inner_finish_ready(BufferedBroadcastAcquireTracker_2_1_io_inner_finish_ready),
    .io_inner_finish_valid(BufferedBroadcastAcquireTracker_2_1_io_inner_finish_valid),
    .io_inner_finish_bits_manager_xact_id(BufferedBroadcastAcquireTracker_2_1_io_inner_finish_bits_manager_xact_id),
    .io_inner_probe_ready(BufferedBroadcastAcquireTracker_2_1_io_inner_probe_ready),
    .io_inner_probe_valid(BufferedBroadcastAcquireTracker_2_1_io_inner_probe_valid),
    .io_inner_probe_bits_addr_block(BufferedBroadcastAcquireTracker_2_1_io_inner_probe_bits_addr_block),
    .io_inner_probe_bits_p_type(BufferedBroadcastAcquireTracker_2_1_io_inner_probe_bits_p_type),
    .io_inner_probe_bits_client_id(BufferedBroadcastAcquireTracker_2_1_io_inner_probe_bits_client_id),
    .io_inner_release_ready(BufferedBroadcastAcquireTracker_2_1_io_inner_release_ready),
    .io_inner_release_valid(BufferedBroadcastAcquireTracker_2_1_io_inner_release_valid),
    .io_inner_release_bits_addr_beat(BufferedBroadcastAcquireTracker_2_1_io_inner_release_bits_addr_beat),
    .io_inner_release_bits_addr_block(BufferedBroadcastAcquireTracker_2_1_io_inner_release_bits_addr_block),
    .io_inner_release_bits_client_xact_id(BufferedBroadcastAcquireTracker_2_1_io_inner_release_bits_client_xact_id),
    .io_inner_release_bits_voluntary(BufferedBroadcastAcquireTracker_2_1_io_inner_release_bits_voluntary),
    .io_inner_release_bits_r_type(BufferedBroadcastAcquireTracker_2_1_io_inner_release_bits_r_type),
    .io_inner_release_bits_data(BufferedBroadcastAcquireTracker_2_1_io_inner_release_bits_data),
    .io_inner_release_bits_client_id(BufferedBroadcastAcquireTracker_2_1_io_inner_release_bits_client_id),
    .io_incoherent_0(BufferedBroadcastAcquireTracker_2_1_io_incoherent_0),
    .io_outer_acquire_ready(BufferedBroadcastAcquireTracker_2_1_io_outer_acquire_ready),
    .io_outer_acquire_valid(BufferedBroadcastAcquireTracker_2_1_io_outer_acquire_valid),
    .io_outer_acquire_bits_addr_block(BufferedBroadcastAcquireTracker_2_1_io_outer_acquire_bits_addr_block),
    .io_outer_acquire_bits_client_xact_id(BufferedBroadcastAcquireTracker_2_1_io_outer_acquire_bits_client_xact_id),
    .io_outer_acquire_bits_addr_beat(BufferedBroadcastAcquireTracker_2_1_io_outer_acquire_bits_addr_beat),
    .io_outer_acquire_bits_is_builtin_type(BufferedBroadcastAcquireTracker_2_1_io_outer_acquire_bits_is_builtin_type),
    .io_outer_acquire_bits_a_type(BufferedBroadcastAcquireTracker_2_1_io_outer_acquire_bits_a_type),
    .io_outer_acquire_bits_union(BufferedBroadcastAcquireTracker_2_1_io_outer_acquire_bits_union),
    .io_outer_acquire_bits_data(BufferedBroadcastAcquireTracker_2_1_io_outer_acquire_bits_data),
    .io_outer_probe_ready(BufferedBroadcastAcquireTracker_2_1_io_outer_probe_ready),
    .io_outer_probe_valid(BufferedBroadcastAcquireTracker_2_1_io_outer_probe_valid),
    .io_outer_probe_bits_addr_block(BufferedBroadcastAcquireTracker_2_1_io_outer_probe_bits_addr_block),
    .io_outer_probe_bits_p_type(BufferedBroadcastAcquireTracker_2_1_io_outer_probe_bits_p_type),
    .io_outer_release_ready(BufferedBroadcastAcquireTracker_2_1_io_outer_release_ready),
    .io_outer_release_valid(BufferedBroadcastAcquireTracker_2_1_io_outer_release_valid),
    .io_outer_release_bits_addr_beat(BufferedBroadcastAcquireTracker_2_1_io_outer_release_bits_addr_beat),
    .io_outer_release_bits_addr_block(BufferedBroadcastAcquireTracker_2_1_io_outer_release_bits_addr_block),
    .io_outer_release_bits_client_xact_id(BufferedBroadcastAcquireTracker_2_1_io_outer_release_bits_client_xact_id),
    .io_outer_release_bits_voluntary(BufferedBroadcastAcquireTracker_2_1_io_outer_release_bits_voluntary),
    .io_outer_release_bits_r_type(BufferedBroadcastAcquireTracker_2_1_io_outer_release_bits_r_type),
    .io_outer_release_bits_data(BufferedBroadcastAcquireTracker_2_1_io_outer_release_bits_data),
    .io_outer_grant_ready(BufferedBroadcastAcquireTracker_2_1_io_outer_grant_ready),
    .io_outer_grant_valid(BufferedBroadcastAcquireTracker_2_1_io_outer_grant_valid),
    .io_outer_grant_bits_addr_beat(BufferedBroadcastAcquireTracker_2_1_io_outer_grant_bits_addr_beat),
    .io_outer_grant_bits_client_xact_id(BufferedBroadcastAcquireTracker_2_1_io_outer_grant_bits_client_xact_id),
    .io_outer_grant_bits_manager_xact_id(BufferedBroadcastAcquireTracker_2_1_io_outer_grant_bits_manager_xact_id),
    .io_outer_grant_bits_is_builtin_type(BufferedBroadcastAcquireTracker_2_1_io_outer_grant_bits_is_builtin_type),
    .io_outer_grant_bits_g_type(BufferedBroadcastAcquireTracker_2_1_io_outer_grant_bits_g_type),
    .io_outer_grant_bits_data(BufferedBroadcastAcquireTracker_2_1_io_outer_grant_bits_data),
    .io_outer_grant_bits_manager_id(BufferedBroadcastAcquireTracker_2_1_io_outer_grant_bits_manager_id),
    .io_outer_finish_ready(BufferedBroadcastAcquireTracker_2_1_io_outer_finish_ready),
    .io_outer_finish_valid(BufferedBroadcastAcquireTracker_2_1_io_outer_finish_valid),
    .io_outer_finish_bits_manager_xact_id(BufferedBroadcastAcquireTracker_2_1_io_outer_finish_bits_manager_xact_id),
    .io_outer_finish_bits_manager_id(BufferedBroadcastAcquireTracker_2_1_io_outer_finish_bits_manager_id),
    .io_alloc_iacq_matches(BufferedBroadcastAcquireTracker_2_1_io_alloc_iacq_matches),
    .io_alloc_iacq_can(BufferedBroadcastAcquireTracker_2_1_io_alloc_iacq_can),
    .io_alloc_iacq_should(BufferedBroadcastAcquireTracker_2_1_io_alloc_iacq_should),
    .io_alloc_irel_matches(BufferedBroadcastAcquireTracker_2_1_io_alloc_irel_matches),
    .io_alloc_irel_can(BufferedBroadcastAcquireTracker_2_1_io_alloc_irel_can),
    .io_alloc_irel_should(BufferedBroadcastAcquireTracker_2_1_io_alloc_irel_should),
    .io_alloc_oprb_matches(BufferedBroadcastAcquireTracker_2_1_io_alloc_oprb_matches),
    .io_alloc_oprb_can(BufferedBroadcastAcquireTracker_2_1_io_alloc_oprb_can),
    .io_alloc_oprb_should(BufferedBroadcastAcquireTracker_2_1_io_alloc_oprb_should)
  );
  BufferedBroadcastAcquireTracker_3 BufferedBroadcastAcquireTracker_3_1 (
    .clk(BufferedBroadcastAcquireTracker_3_1_clk),
    .reset(BufferedBroadcastAcquireTracker_3_1_reset),
    .io_inner_acquire_ready(BufferedBroadcastAcquireTracker_3_1_io_inner_acquire_ready),
    .io_inner_acquire_valid(BufferedBroadcastAcquireTracker_3_1_io_inner_acquire_valid),
    .io_inner_acquire_bits_addr_block(BufferedBroadcastAcquireTracker_3_1_io_inner_acquire_bits_addr_block),
    .io_inner_acquire_bits_client_xact_id(BufferedBroadcastAcquireTracker_3_1_io_inner_acquire_bits_client_xact_id),
    .io_inner_acquire_bits_addr_beat(BufferedBroadcastAcquireTracker_3_1_io_inner_acquire_bits_addr_beat),
    .io_inner_acquire_bits_is_builtin_type(BufferedBroadcastAcquireTracker_3_1_io_inner_acquire_bits_is_builtin_type),
    .io_inner_acquire_bits_a_type(BufferedBroadcastAcquireTracker_3_1_io_inner_acquire_bits_a_type),
    .io_inner_acquire_bits_union(BufferedBroadcastAcquireTracker_3_1_io_inner_acquire_bits_union),
    .io_inner_acquire_bits_data(BufferedBroadcastAcquireTracker_3_1_io_inner_acquire_bits_data),
    .io_inner_acquire_bits_client_id(BufferedBroadcastAcquireTracker_3_1_io_inner_acquire_bits_client_id),
    .io_inner_grant_ready(BufferedBroadcastAcquireTracker_3_1_io_inner_grant_ready),
    .io_inner_grant_valid(BufferedBroadcastAcquireTracker_3_1_io_inner_grant_valid),
    .io_inner_grant_bits_addr_beat(BufferedBroadcastAcquireTracker_3_1_io_inner_grant_bits_addr_beat),
    .io_inner_grant_bits_client_xact_id(BufferedBroadcastAcquireTracker_3_1_io_inner_grant_bits_client_xact_id),
    .io_inner_grant_bits_manager_xact_id(BufferedBroadcastAcquireTracker_3_1_io_inner_grant_bits_manager_xact_id),
    .io_inner_grant_bits_is_builtin_type(BufferedBroadcastAcquireTracker_3_1_io_inner_grant_bits_is_builtin_type),
    .io_inner_grant_bits_g_type(BufferedBroadcastAcquireTracker_3_1_io_inner_grant_bits_g_type),
    .io_inner_grant_bits_data(BufferedBroadcastAcquireTracker_3_1_io_inner_grant_bits_data),
    .io_inner_grant_bits_client_id(BufferedBroadcastAcquireTracker_3_1_io_inner_grant_bits_client_id),
    .io_inner_finish_ready(BufferedBroadcastAcquireTracker_3_1_io_inner_finish_ready),
    .io_inner_finish_valid(BufferedBroadcastAcquireTracker_3_1_io_inner_finish_valid),
    .io_inner_finish_bits_manager_xact_id(BufferedBroadcastAcquireTracker_3_1_io_inner_finish_bits_manager_xact_id),
    .io_inner_probe_ready(BufferedBroadcastAcquireTracker_3_1_io_inner_probe_ready),
    .io_inner_probe_valid(BufferedBroadcastAcquireTracker_3_1_io_inner_probe_valid),
    .io_inner_probe_bits_addr_block(BufferedBroadcastAcquireTracker_3_1_io_inner_probe_bits_addr_block),
    .io_inner_probe_bits_p_type(BufferedBroadcastAcquireTracker_3_1_io_inner_probe_bits_p_type),
    .io_inner_probe_bits_client_id(BufferedBroadcastAcquireTracker_3_1_io_inner_probe_bits_client_id),
    .io_inner_release_ready(BufferedBroadcastAcquireTracker_3_1_io_inner_release_ready),
    .io_inner_release_valid(BufferedBroadcastAcquireTracker_3_1_io_inner_release_valid),
    .io_inner_release_bits_addr_beat(BufferedBroadcastAcquireTracker_3_1_io_inner_release_bits_addr_beat),
    .io_inner_release_bits_addr_block(BufferedBroadcastAcquireTracker_3_1_io_inner_release_bits_addr_block),
    .io_inner_release_bits_client_xact_id(BufferedBroadcastAcquireTracker_3_1_io_inner_release_bits_client_xact_id),
    .io_inner_release_bits_voluntary(BufferedBroadcastAcquireTracker_3_1_io_inner_release_bits_voluntary),
    .io_inner_release_bits_r_type(BufferedBroadcastAcquireTracker_3_1_io_inner_release_bits_r_type),
    .io_inner_release_bits_data(BufferedBroadcastAcquireTracker_3_1_io_inner_release_bits_data),
    .io_inner_release_bits_client_id(BufferedBroadcastAcquireTracker_3_1_io_inner_release_bits_client_id),
    .io_incoherent_0(BufferedBroadcastAcquireTracker_3_1_io_incoherent_0),
    .io_outer_acquire_ready(BufferedBroadcastAcquireTracker_3_1_io_outer_acquire_ready),
    .io_outer_acquire_valid(BufferedBroadcastAcquireTracker_3_1_io_outer_acquire_valid),
    .io_outer_acquire_bits_addr_block(BufferedBroadcastAcquireTracker_3_1_io_outer_acquire_bits_addr_block),
    .io_outer_acquire_bits_client_xact_id(BufferedBroadcastAcquireTracker_3_1_io_outer_acquire_bits_client_xact_id),
    .io_outer_acquire_bits_addr_beat(BufferedBroadcastAcquireTracker_3_1_io_outer_acquire_bits_addr_beat),
    .io_outer_acquire_bits_is_builtin_type(BufferedBroadcastAcquireTracker_3_1_io_outer_acquire_bits_is_builtin_type),
    .io_outer_acquire_bits_a_type(BufferedBroadcastAcquireTracker_3_1_io_outer_acquire_bits_a_type),
    .io_outer_acquire_bits_union(BufferedBroadcastAcquireTracker_3_1_io_outer_acquire_bits_union),
    .io_outer_acquire_bits_data(BufferedBroadcastAcquireTracker_3_1_io_outer_acquire_bits_data),
    .io_outer_probe_ready(BufferedBroadcastAcquireTracker_3_1_io_outer_probe_ready),
    .io_outer_probe_valid(BufferedBroadcastAcquireTracker_3_1_io_outer_probe_valid),
    .io_outer_probe_bits_addr_block(BufferedBroadcastAcquireTracker_3_1_io_outer_probe_bits_addr_block),
    .io_outer_probe_bits_p_type(BufferedBroadcastAcquireTracker_3_1_io_outer_probe_bits_p_type),
    .io_outer_release_ready(BufferedBroadcastAcquireTracker_3_1_io_outer_release_ready),
    .io_outer_release_valid(BufferedBroadcastAcquireTracker_3_1_io_outer_release_valid),
    .io_outer_release_bits_addr_beat(BufferedBroadcastAcquireTracker_3_1_io_outer_release_bits_addr_beat),
    .io_outer_release_bits_addr_block(BufferedBroadcastAcquireTracker_3_1_io_outer_release_bits_addr_block),
    .io_outer_release_bits_client_xact_id(BufferedBroadcastAcquireTracker_3_1_io_outer_release_bits_client_xact_id),
    .io_outer_release_bits_voluntary(BufferedBroadcastAcquireTracker_3_1_io_outer_release_bits_voluntary),
    .io_outer_release_bits_r_type(BufferedBroadcastAcquireTracker_3_1_io_outer_release_bits_r_type),
    .io_outer_release_bits_data(BufferedBroadcastAcquireTracker_3_1_io_outer_release_bits_data),
    .io_outer_grant_ready(BufferedBroadcastAcquireTracker_3_1_io_outer_grant_ready),
    .io_outer_grant_valid(BufferedBroadcastAcquireTracker_3_1_io_outer_grant_valid),
    .io_outer_grant_bits_addr_beat(BufferedBroadcastAcquireTracker_3_1_io_outer_grant_bits_addr_beat),
    .io_outer_grant_bits_client_xact_id(BufferedBroadcastAcquireTracker_3_1_io_outer_grant_bits_client_xact_id),
    .io_outer_grant_bits_manager_xact_id(BufferedBroadcastAcquireTracker_3_1_io_outer_grant_bits_manager_xact_id),
    .io_outer_grant_bits_is_builtin_type(BufferedBroadcastAcquireTracker_3_1_io_outer_grant_bits_is_builtin_type),
    .io_outer_grant_bits_g_type(BufferedBroadcastAcquireTracker_3_1_io_outer_grant_bits_g_type),
    .io_outer_grant_bits_data(BufferedBroadcastAcquireTracker_3_1_io_outer_grant_bits_data),
    .io_outer_grant_bits_manager_id(BufferedBroadcastAcquireTracker_3_1_io_outer_grant_bits_manager_id),
    .io_outer_finish_ready(BufferedBroadcastAcquireTracker_3_1_io_outer_finish_ready),
    .io_outer_finish_valid(BufferedBroadcastAcquireTracker_3_1_io_outer_finish_valid),
    .io_outer_finish_bits_manager_xact_id(BufferedBroadcastAcquireTracker_3_1_io_outer_finish_bits_manager_xact_id),
    .io_outer_finish_bits_manager_id(BufferedBroadcastAcquireTracker_3_1_io_outer_finish_bits_manager_id),
    .io_alloc_iacq_matches(BufferedBroadcastAcquireTracker_3_1_io_alloc_iacq_matches),
    .io_alloc_iacq_can(BufferedBroadcastAcquireTracker_3_1_io_alloc_iacq_can),
    .io_alloc_iacq_should(BufferedBroadcastAcquireTracker_3_1_io_alloc_iacq_should),
    .io_alloc_irel_matches(BufferedBroadcastAcquireTracker_3_1_io_alloc_irel_matches),
    .io_alloc_irel_can(BufferedBroadcastAcquireTracker_3_1_io_alloc_irel_can),
    .io_alloc_irel_should(BufferedBroadcastAcquireTracker_3_1_io_alloc_irel_should),
    .io_alloc_oprb_matches(BufferedBroadcastAcquireTracker_3_1_io_alloc_oprb_matches),
    .io_alloc_oprb_can(BufferedBroadcastAcquireTracker_3_1_io_alloc_oprb_can),
    .io_alloc_oprb_should(BufferedBroadcastAcquireTracker_3_1_io_alloc_oprb_should)
  );
  BufferedBroadcastAcquireTracker_4 BufferedBroadcastAcquireTracker_4_1 (
    .clk(BufferedBroadcastAcquireTracker_4_1_clk),
    .reset(BufferedBroadcastAcquireTracker_4_1_reset),
    .io_inner_acquire_ready(BufferedBroadcastAcquireTracker_4_1_io_inner_acquire_ready),
    .io_inner_acquire_valid(BufferedBroadcastAcquireTracker_4_1_io_inner_acquire_valid),
    .io_inner_acquire_bits_addr_block(BufferedBroadcastAcquireTracker_4_1_io_inner_acquire_bits_addr_block),
    .io_inner_acquire_bits_client_xact_id(BufferedBroadcastAcquireTracker_4_1_io_inner_acquire_bits_client_xact_id),
    .io_inner_acquire_bits_addr_beat(BufferedBroadcastAcquireTracker_4_1_io_inner_acquire_bits_addr_beat),
    .io_inner_acquire_bits_is_builtin_type(BufferedBroadcastAcquireTracker_4_1_io_inner_acquire_bits_is_builtin_type),
    .io_inner_acquire_bits_a_type(BufferedBroadcastAcquireTracker_4_1_io_inner_acquire_bits_a_type),
    .io_inner_acquire_bits_union(BufferedBroadcastAcquireTracker_4_1_io_inner_acquire_bits_union),
    .io_inner_acquire_bits_data(BufferedBroadcastAcquireTracker_4_1_io_inner_acquire_bits_data),
    .io_inner_acquire_bits_client_id(BufferedBroadcastAcquireTracker_4_1_io_inner_acquire_bits_client_id),
    .io_inner_grant_ready(BufferedBroadcastAcquireTracker_4_1_io_inner_grant_ready),
    .io_inner_grant_valid(BufferedBroadcastAcquireTracker_4_1_io_inner_grant_valid),
    .io_inner_grant_bits_addr_beat(BufferedBroadcastAcquireTracker_4_1_io_inner_grant_bits_addr_beat),
    .io_inner_grant_bits_client_xact_id(BufferedBroadcastAcquireTracker_4_1_io_inner_grant_bits_client_xact_id),
    .io_inner_grant_bits_manager_xact_id(BufferedBroadcastAcquireTracker_4_1_io_inner_grant_bits_manager_xact_id),
    .io_inner_grant_bits_is_builtin_type(BufferedBroadcastAcquireTracker_4_1_io_inner_grant_bits_is_builtin_type),
    .io_inner_grant_bits_g_type(BufferedBroadcastAcquireTracker_4_1_io_inner_grant_bits_g_type),
    .io_inner_grant_bits_data(BufferedBroadcastAcquireTracker_4_1_io_inner_grant_bits_data),
    .io_inner_grant_bits_client_id(BufferedBroadcastAcquireTracker_4_1_io_inner_grant_bits_client_id),
    .io_inner_finish_ready(BufferedBroadcastAcquireTracker_4_1_io_inner_finish_ready),
    .io_inner_finish_valid(BufferedBroadcastAcquireTracker_4_1_io_inner_finish_valid),
    .io_inner_finish_bits_manager_xact_id(BufferedBroadcastAcquireTracker_4_1_io_inner_finish_bits_manager_xact_id),
    .io_inner_probe_ready(BufferedBroadcastAcquireTracker_4_1_io_inner_probe_ready),
    .io_inner_probe_valid(BufferedBroadcastAcquireTracker_4_1_io_inner_probe_valid),
    .io_inner_probe_bits_addr_block(BufferedBroadcastAcquireTracker_4_1_io_inner_probe_bits_addr_block),
    .io_inner_probe_bits_p_type(BufferedBroadcastAcquireTracker_4_1_io_inner_probe_bits_p_type),
    .io_inner_probe_bits_client_id(BufferedBroadcastAcquireTracker_4_1_io_inner_probe_bits_client_id),
    .io_inner_release_ready(BufferedBroadcastAcquireTracker_4_1_io_inner_release_ready),
    .io_inner_release_valid(BufferedBroadcastAcquireTracker_4_1_io_inner_release_valid),
    .io_inner_release_bits_addr_beat(BufferedBroadcastAcquireTracker_4_1_io_inner_release_bits_addr_beat),
    .io_inner_release_bits_addr_block(BufferedBroadcastAcquireTracker_4_1_io_inner_release_bits_addr_block),
    .io_inner_release_bits_client_xact_id(BufferedBroadcastAcquireTracker_4_1_io_inner_release_bits_client_xact_id),
    .io_inner_release_bits_voluntary(BufferedBroadcastAcquireTracker_4_1_io_inner_release_bits_voluntary),
    .io_inner_release_bits_r_type(BufferedBroadcastAcquireTracker_4_1_io_inner_release_bits_r_type),
    .io_inner_release_bits_data(BufferedBroadcastAcquireTracker_4_1_io_inner_release_bits_data),
    .io_inner_release_bits_client_id(BufferedBroadcastAcquireTracker_4_1_io_inner_release_bits_client_id),
    .io_incoherent_0(BufferedBroadcastAcquireTracker_4_1_io_incoherent_0),
    .io_outer_acquire_ready(BufferedBroadcastAcquireTracker_4_1_io_outer_acquire_ready),
    .io_outer_acquire_valid(BufferedBroadcastAcquireTracker_4_1_io_outer_acquire_valid),
    .io_outer_acquire_bits_addr_block(BufferedBroadcastAcquireTracker_4_1_io_outer_acquire_bits_addr_block),
    .io_outer_acquire_bits_client_xact_id(BufferedBroadcastAcquireTracker_4_1_io_outer_acquire_bits_client_xact_id),
    .io_outer_acquire_bits_addr_beat(BufferedBroadcastAcquireTracker_4_1_io_outer_acquire_bits_addr_beat),
    .io_outer_acquire_bits_is_builtin_type(BufferedBroadcastAcquireTracker_4_1_io_outer_acquire_bits_is_builtin_type),
    .io_outer_acquire_bits_a_type(BufferedBroadcastAcquireTracker_4_1_io_outer_acquire_bits_a_type),
    .io_outer_acquire_bits_union(BufferedBroadcastAcquireTracker_4_1_io_outer_acquire_bits_union),
    .io_outer_acquire_bits_data(BufferedBroadcastAcquireTracker_4_1_io_outer_acquire_bits_data),
    .io_outer_probe_ready(BufferedBroadcastAcquireTracker_4_1_io_outer_probe_ready),
    .io_outer_probe_valid(BufferedBroadcastAcquireTracker_4_1_io_outer_probe_valid),
    .io_outer_probe_bits_addr_block(BufferedBroadcastAcquireTracker_4_1_io_outer_probe_bits_addr_block),
    .io_outer_probe_bits_p_type(BufferedBroadcastAcquireTracker_4_1_io_outer_probe_bits_p_type),
    .io_outer_release_ready(BufferedBroadcastAcquireTracker_4_1_io_outer_release_ready),
    .io_outer_release_valid(BufferedBroadcastAcquireTracker_4_1_io_outer_release_valid),
    .io_outer_release_bits_addr_beat(BufferedBroadcastAcquireTracker_4_1_io_outer_release_bits_addr_beat),
    .io_outer_release_bits_addr_block(BufferedBroadcastAcquireTracker_4_1_io_outer_release_bits_addr_block),
    .io_outer_release_bits_client_xact_id(BufferedBroadcastAcquireTracker_4_1_io_outer_release_bits_client_xact_id),
    .io_outer_release_bits_voluntary(BufferedBroadcastAcquireTracker_4_1_io_outer_release_bits_voluntary),
    .io_outer_release_bits_r_type(BufferedBroadcastAcquireTracker_4_1_io_outer_release_bits_r_type),
    .io_outer_release_bits_data(BufferedBroadcastAcquireTracker_4_1_io_outer_release_bits_data),
    .io_outer_grant_ready(BufferedBroadcastAcquireTracker_4_1_io_outer_grant_ready),
    .io_outer_grant_valid(BufferedBroadcastAcquireTracker_4_1_io_outer_grant_valid),
    .io_outer_grant_bits_addr_beat(BufferedBroadcastAcquireTracker_4_1_io_outer_grant_bits_addr_beat),
    .io_outer_grant_bits_client_xact_id(BufferedBroadcastAcquireTracker_4_1_io_outer_grant_bits_client_xact_id),
    .io_outer_grant_bits_manager_xact_id(BufferedBroadcastAcquireTracker_4_1_io_outer_grant_bits_manager_xact_id),
    .io_outer_grant_bits_is_builtin_type(BufferedBroadcastAcquireTracker_4_1_io_outer_grant_bits_is_builtin_type),
    .io_outer_grant_bits_g_type(BufferedBroadcastAcquireTracker_4_1_io_outer_grant_bits_g_type),
    .io_outer_grant_bits_data(BufferedBroadcastAcquireTracker_4_1_io_outer_grant_bits_data),
    .io_outer_grant_bits_manager_id(BufferedBroadcastAcquireTracker_4_1_io_outer_grant_bits_manager_id),
    .io_outer_finish_ready(BufferedBroadcastAcquireTracker_4_1_io_outer_finish_ready),
    .io_outer_finish_valid(BufferedBroadcastAcquireTracker_4_1_io_outer_finish_valid),
    .io_outer_finish_bits_manager_xact_id(BufferedBroadcastAcquireTracker_4_1_io_outer_finish_bits_manager_xact_id),
    .io_outer_finish_bits_manager_id(BufferedBroadcastAcquireTracker_4_1_io_outer_finish_bits_manager_id),
    .io_alloc_iacq_matches(BufferedBroadcastAcquireTracker_4_1_io_alloc_iacq_matches),
    .io_alloc_iacq_can(BufferedBroadcastAcquireTracker_4_1_io_alloc_iacq_can),
    .io_alloc_iacq_should(BufferedBroadcastAcquireTracker_4_1_io_alloc_iacq_should),
    .io_alloc_irel_matches(BufferedBroadcastAcquireTracker_4_1_io_alloc_irel_matches),
    .io_alloc_irel_can(BufferedBroadcastAcquireTracker_4_1_io_alloc_irel_can),
    .io_alloc_irel_should(BufferedBroadcastAcquireTracker_4_1_io_alloc_irel_should),
    .io_alloc_oprb_matches(BufferedBroadcastAcquireTracker_4_1_io_alloc_oprb_matches),
    .io_alloc_oprb_can(BufferedBroadcastAcquireTracker_4_1_io_alloc_oprb_can),
    .io_alloc_oprb_should(BufferedBroadcastAcquireTracker_4_1_io_alloc_oprb_should)
  );
  BufferedBroadcastAcquireTracker_5 BufferedBroadcastAcquireTracker_5_1 (
    .clk(BufferedBroadcastAcquireTracker_5_1_clk),
    .reset(BufferedBroadcastAcquireTracker_5_1_reset),
    .io_inner_acquire_ready(BufferedBroadcastAcquireTracker_5_1_io_inner_acquire_ready),
    .io_inner_acquire_valid(BufferedBroadcastAcquireTracker_5_1_io_inner_acquire_valid),
    .io_inner_acquire_bits_addr_block(BufferedBroadcastAcquireTracker_5_1_io_inner_acquire_bits_addr_block),
    .io_inner_acquire_bits_client_xact_id(BufferedBroadcastAcquireTracker_5_1_io_inner_acquire_bits_client_xact_id),
    .io_inner_acquire_bits_addr_beat(BufferedBroadcastAcquireTracker_5_1_io_inner_acquire_bits_addr_beat),
    .io_inner_acquire_bits_is_builtin_type(BufferedBroadcastAcquireTracker_5_1_io_inner_acquire_bits_is_builtin_type),
    .io_inner_acquire_bits_a_type(BufferedBroadcastAcquireTracker_5_1_io_inner_acquire_bits_a_type),
    .io_inner_acquire_bits_union(BufferedBroadcastAcquireTracker_5_1_io_inner_acquire_bits_union),
    .io_inner_acquire_bits_data(BufferedBroadcastAcquireTracker_5_1_io_inner_acquire_bits_data),
    .io_inner_acquire_bits_client_id(BufferedBroadcastAcquireTracker_5_1_io_inner_acquire_bits_client_id),
    .io_inner_grant_ready(BufferedBroadcastAcquireTracker_5_1_io_inner_grant_ready),
    .io_inner_grant_valid(BufferedBroadcastAcquireTracker_5_1_io_inner_grant_valid),
    .io_inner_grant_bits_addr_beat(BufferedBroadcastAcquireTracker_5_1_io_inner_grant_bits_addr_beat),
    .io_inner_grant_bits_client_xact_id(BufferedBroadcastAcquireTracker_5_1_io_inner_grant_bits_client_xact_id),
    .io_inner_grant_bits_manager_xact_id(BufferedBroadcastAcquireTracker_5_1_io_inner_grant_bits_manager_xact_id),
    .io_inner_grant_bits_is_builtin_type(BufferedBroadcastAcquireTracker_5_1_io_inner_grant_bits_is_builtin_type),
    .io_inner_grant_bits_g_type(BufferedBroadcastAcquireTracker_5_1_io_inner_grant_bits_g_type),
    .io_inner_grant_bits_data(BufferedBroadcastAcquireTracker_5_1_io_inner_grant_bits_data),
    .io_inner_grant_bits_client_id(BufferedBroadcastAcquireTracker_5_1_io_inner_grant_bits_client_id),
    .io_inner_finish_ready(BufferedBroadcastAcquireTracker_5_1_io_inner_finish_ready),
    .io_inner_finish_valid(BufferedBroadcastAcquireTracker_5_1_io_inner_finish_valid),
    .io_inner_finish_bits_manager_xact_id(BufferedBroadcastAcquireTracker_5_1_io_inner_finish_bits_manager_xact_id),
    .io_inner_probe_ready(BufferedBroadcastAcquireTracker_5_1_io_inner_probe_ready),
    .io_inner_probe_valid(BufferedBroadcastAcquireTracker_5_1_io_inner_probe_valid),
    .io_inner_probe_bits_addr_block(BufferedBroadcastAcquireTracker_5_1_io_inner_probe_bits_addr_block),
    .io_inner_probe_bits_p_type(BufferedBroadcastAcquireTracker_5_1_io_inner_probe_bits_p_type),
    .io_inner_probe_bits_client_id(BufferedBroadcastAcquireTracker_5_1_io_inner_probe_bits_client_id),
    .io_inner_release_ready(BufferedBroadcastAcquireTracker_5_1_io_inner_release_ready),
    .io_inner_release_valid(BufferedBroadcastAcquireTracker_5_1_io_inner_release_valid),
    .io_inner_release_bits_addr_beat(BufferedBroadcastAcquireTracker_5_1_io_inner_release_bits_addr_beat),
    .io_inner_release_bits_addr_block(BufferedBroadcastAcquireTracker_5_1_io_inner_release_bits_addr_block),
    .io_inner_release_bits_client_xact_id(BufferedBroadcastAcquireTracker_5_1_io_inner_release_bits_client_xact_id),
    .io_inner_release_bits_voluntary(BufferedBroadcastAcquireTracker_5_1_io_inner_release_bits_voluntary),
    .io_inner_release_bits_r_type(BufferedBroadcastAcquireTracker_5_1_io_inner_release_bits_r_type),
    .io_inner_release_bits_data(BufferedBroadcastAcquireTracker_5_1_io_inner_release_bits_data),
    .io_inner_release_bits_client_id(BufferedBroadcastAcquireTracker_5_1_io_inner_release_bits_client_id),
    .io_incoherent_0(BufferedBroadcastAcquireTracker_5_1_io_incoherent_0),
    .io_outer_acquire_ready(BufferedBroadcastAcquireTracker_5_1_io_outer_acquire_ready),
    .io_outer_acquire_valid(BufferedBroadcastAcquireTracker_5_1_io_outer_acquire_valid),
    .io_outer_acquire_bits_addr_block(BufferedBroadcastAcquireTracker_5_1_io_outer_acquire_bits_addr_block),
    .io_outer_acquire_bits_client_xact_id(BufferedBroadcastAcquireTracker_5_1_io_outer_acquire_bits_client_xact_id),
    .io_outer_acquire_bits_addr_beat(BufferedBroadcastAcquireTracker_5_1_io_outer_acquire_bits_addr_beat),
    .io_outer_acquire_bits_is_builtin_type(BufferedBroadcastAcquireTracker_5_1_io_outer_acquire_bits_is_builtin_type),
    .io_outer_acquire_bits_a_type(BufferedBroadcastAcquireTracker_5_1_io_outer_acquire_bits_a_type),
    .io_outer_acquire_bits_union(BufferedBroadcastAcquireTracker_5_1_io_outer_acquire_bits_union),
    .io_outer_acquire_bits_data(BufferedBroadcastAcquireTracker_5_1_io_outer_acquire_bits_data),
    .io_outer_probe_ready(BufferedBroadcastAcquireTracker_5_1_io_outer_probe_ready),
    .io_outer_probe_valid(BufferedBroadcastAcquireTracker_5_1_io_outer_probe_valid),
    .io_outer_probe_bits_addr_block(BufferedBroadcastAcquireTracker_5_1_io_outer_probe_bits_addr_block),
    .io_outer_probe_bits_p_type(BufferedBroadcastAcquireTracker_5_1_io_outer_probe_bits_p_type),
    .io_outer_release_ready(BufferedBroadcastAcquireTracker_5_1_io_outer_release_ready),
    .io_outer_release_valid(BufferedBroadcastAcquireTracker_5_1_io_outer_release_valid),
    .io_outer_release_bits_addr_beat(BufferedBroadcastAcquireTracker_5_1_io_outer_release_bits_addr_beat),
    .io_outer_release_bits_addr_block(BufferedBroadcastAcquireTracker_5_1_io_outer_release_bits_addr_block),
    .io_outer_release_bits_client_xact_id(BufferedBroadcastAcquireTracker_5_1_io_outer_release_bits_client_xact_id),
    .io_outer_release_bits_voluntary(BufferedBroadcastAcquireTracker_5_1_io_outer_release_bits_voluntary),
    .io_outer_release_bits_r_type(BufferedBroadcastAcquireTracker_5_1_io_outer_release_bits_r_type),
    .io_outer_release_bits_data(BufferedBroadcastAcquireTracker_5_1_io_outer_release_bits_data),
    .io_outer_grant_ready(BufferedBroadcastAcquireTracker_5_1_io_outer_grant_ready),
    .io_outer_grant_valid(BufferedBroadcastAcquireTracker_5_1_io_outer_grant_valid),
    .io_outer_grant_bits_addr_beat(BufferedBroadcastAcquireTracker_5_1_io_outer_grant_bits_addr_beat),
    .io_outer_grant_bits_client_xact_id(BufferedBroadcastAcquireTracker_5_1_io_outer_grant_bits_client_xact_id),
    .io_outer_grant_bits_manager_xact_id(BufferedBroadcastAcquireTracker_5_1_io_outer_grant_bits_manager_xact_id),
    .io_outer_grant_bits_is_builtin_type(BufferedBroadcastAcquireTracker_5_1_io_outer_grant_bits_is_builtin_type),
    .io_outer_grant_bits_g_type(BufferedBroadcastAcquireTracker_5_1_io_outer_grant_bits_g_type),
    .io_outer_grant_bits_data(BufferedBroadcastAcquireTracker_5_1_io_outer_grant_bits_data),
    .io_outer_grant_bits_manager_id(BufferedBroadcastAcquireTracker_5_1_io_outer_grant_bits_manager_id),
    .io_outer_finish_ready(BufferedBroadcastAcquireTracker_5_1_io_outer_finish_ready),
    .io_outer_finish_valid(BufferedBroadcastAcquireTracker_5_1_io_outer_finish_valid),
    .io_outer_finish_bits_manager_xact_id(BufferedBroadcastAcquireTracker_5_1_io_outer_finish_bits_manager_xact_id),
    .io_outer_finish_bits_manager_id(BufferedBroadcastAcquireTracker_5_1_io_outer_finish_bits_manager_id),
    .io_alloc_iacq_matches(BufferedBroadcastAcquireTracker_5_1_io_alloc_iacq_matches),
    .io_alloc_iacq_can(BufferedBroadcastAcquireTracker_5_1_io_alloc_iacq_can),
    .io_alloc_iacq_should(BufferedBroadcastAcquireTracker_5_1_io_alloc_iacq_should),
    .io_alloc_irel_matches(BufferedBroadcastAcquireTracker_5_1_io_alloc_irel_matches),
    .io_alloc_irel_can(BufferedBroadcastAcquireTracker_5_1_io_alloc_irel_can),
    .io_alloc_irel_should(BufferedBroadcastAcquireTracker_5_1_io_alloc_irel_should),
    .io_alloc_oprb_matches(BufferedBroadcastAcquireTracker_5_1_io_alloc_oprb_matches),
    .io_alloc_oprb_can(BufferedBroadcastAcquireTracker_5_1_io_alloc_oprb_can),
    .io_alloc_oprb_should(BufferedBroadcastAcquireTracker_5_1_io_alloc_oprb_should)
  );
  BufferedBroadcastAcquireTracker_6 BufferedBroadcastAcquireTracker_6_1 (
    .clk(BufferedBroadcastAcquireTracker_6_1_clk),
    .reset(BufferedBroadcastAcquireTracker_6_1_reset),
    .io_inner_acquire_ready(BufferedBroadcastAcquireTracker_6_1_io_inner_acquire_ready),
    .io_inner_acquire_valid(BufferedBroadcastAcquireTracker_6_1_io_inner_acquire_valid),
    .io_inner_acquire_bits_addr_block(BufferedBroadcastAcquireTracker_6_1_io_inner_acquire_bits_addr_block),
    .io_inner_acquire_bits_client_xact_id(BufferedBroadcastAcquireTracker_6_1_io_inner_acquire_bits_client_xact_id),
    .io_inner_acquire_bits_addr_beat(BufferedBroadcastAcquireTracker_6_1_io_inner_acquire_bits_addr_beat),
    .io_inner_acquire_bits_is_builtin_type(BufferedBroadcastAcquireTracker_6_1_io_inner_acquire_bits_is_builtin_type),
    .io_inner_acquire_bits_a_type(BufferedBroadcastAcquireTracker_6_1_io_inner_acquire_bits_a_type),
    .io_inner_acquire_bits_union(BufferedBroadcastAcquireTracker_6_1_io_inner_acquire_bits_union),
    .io_inner_acquire_bits_data(BufferedBroadcastAcquireTracker_6_1_io_inner_acquire_bits_data),
    .io_inner_acquire_bits_client_id(BufferedBroadcastAcquireTracker_6_1_io_inner_acquire_bits_client_id),
    .io_inner_grant_ready(BufferedBroadcastAcquireTracker_6_1_io_inner_grant_ready),
    .io_inner_grant_valid(BufferedBroadcastAcquireTracker_6_1_io_inner_grant_valid),
    .io_inner_grant_bits_addr_beat(BufferedBroadcastAcquireTracker_6_1_io_inner_grant_bits_addr_beat),
    .io_inner_grant_bits_client_xact_id(BufferedBroadcastAcquireTracker_6_1_io_inner_grant_bits_client_xact_id),
    .io_inner_grant_bits_manager_xact_id(BufferedBroadcastAcquireTracker_6_1_io_inner_grant_bits_manager_xact_id),
    .io_inner_grant_bits_is_builtin_type(BufferedBroadcastAcquireTracker_6_1_io_inner_grant_bits_is_builtin_type),
    .io_inner_grant_bits_g_type(BufferedBroadcastAcquireTracker_6_1_io_inner_grant_bits_g_type),
    .io_inner_grant_bits_data(BufferedBroadcastAcquireTracker_6_1_io_inner_grant_bits_data),
    .io_inner_grant_bits_client_id(BufferedBroadcastAcquireTracker_6_1_io_inner_grant_bits_client_id),
    .io_inner_finish_ready(BufferedBroadcastAcquireTracker_6_1_io_inner_finish_ready),
    .io_inner_finish_valid(BufferedBroadcastAcquireTracker_6_1_io_inner_finish_valid),
    .io_inner_finish_bits_manager_xact_id(BufferedBroadcastAcquireTracker_6_1_io_inner_finish_bits_manager_xact_id),
    .io_inner_probe_ready(BufferedBroadcastAcquireTracker_6_1_io_inner_probe_ready),
    .io_inner_probe_valid(BufferedBroadcastAcquireTracker_6_1_io_inner_probe_valid),
    .io_inner_probe_bits_addr_block(BufferedBroadcastAcquireTracker_6_1_io_inner_probe_bits_addr_block),
    .io_inner_probe_bits_p_type(BufferedBroadcastAcquireTracker_6_1_io_inner_probe_bits_p_type),
    .io_inner_probe_bits_client_id(BufferedBroadcastAcquireTracker_6_1_io_inner_probe_bits_client_id),
    .io_inner_release_ready(BufferedBroadcastAcquireTracker_6_1_io_inner_release_ready),
    .io_inner_release_valid(BufferedBroadcastAcquireTracker_6_1_io_inner_release_valid),
    .io_inner_release_bits_addr_beat(BufferedBroadcastAcquireTracker_6_1_io_inner_release_bits_addr_beat),
    .io_inner_release_bits_addr_block(BufferedBroadcastAcquireTracker_6_1_io_inner_release_bits_addr_block),
    .io_inner_release_bits_client_xact_id(BufferedBroadcastAcquireTracker_6_1_io_inner_release_bits_client_xact_id),
    .io_inner_release_bits_voluntary(BufferedBroadcastAcquireTracker_6_1_io_inner_release_bits_voluntary),
    .io_inner_release_bits_r_type(BufferedBroadcastAcquireTracker_6_1_io_inner_release_bits_r_type),
    .io_inner_release_bits_data(BufferedBroadcastAcquireTracker_6_1_io_inner_release_bits_data),
    .io_inner_release_bits_client_id(BufferedBroadcastAcquireTracker_6_1_io_inner_release_bits_client_id),
    .io_incoherent_0(BufferedBroadcastAcquireTracker_6_1_io_incoherent_0),
    .io_outer_acquire_ready(BufferedBroadcastAcquireTracker_6_1_io_outer_acquire_ready),
    .io_outer_acquire_valid(BufferedBroadcastAcquireTracker_6_1_io_outer_acquire_valid),
    .io_outer_acquire_bits_addr_block(BufferedBroadcastAcquireTracker_6_1_io_outer_acquire_bits_addr_block),
    .io_outer_acquire_bits_client_xact_id(BufferedBroadcastAcquireTracker_6_1_io_outer_acquire_bits_client_xact_id),
    .io_outer_acquire_bits_addr_beat(BufferedBroadcastAcquireTracker_6_1_io_outer_acquire_bits_addr_beat),
    .io_outer_acquire_bits_is_builtin_type(BufferedBroadcastAcquireTracker_6_1_io_outer_acquire_bits_is_builtin_type),
    .io_outer_acquire_bits_a_type(BufferedBroadcastAcquireTracker_6_1_io_outer_acquire_bits_a_type),
    .io_outer_acquire_bits_union(BufferedBroadcastAcquireTracker_6_1_io_outer_acquire_bits_union),
    .io_outer_acquire_bits_data(BufferedBroadcastAcquireTracker_6_1_io_outer_acquire_bits_data),
    .io_outer_probe_ready(BufferedBroadcastAcquireTracker_6_1_io_outer_probe_ready),
    .io_outer_probe_valid(BufferedBroadcastAcquireTracker_6_1_io_outer_probe_valid),
    .io_outer_probe_bits_addr_block(BufferedBroadcastAcquireTracker_6_1_io_outer_probe_bits_addr_block),
    .io_outer_probe_bits_p_type(BufferedBroadcastAcquireTracker_6_1_io_outer_probe_bits_p_type),
    .io_outer_release_ready(BufferedBroadcastAcquireTracker_6_1_io_outer_release_ready),
    .io_outer_release_valid(BufferedBroadcastAcquireTracker_6_1_io_outer_release_valid),
    .io_outer_release_bits_addr_beat(BufferedBroadcastAcquireTracker_6_1_io_outer_release_bits_addr_beat),
    .io_outer_release_bits_addr_block(BufferedBroadcastAcquireTracker_6_1_io_outer_release_bits_addr_block),
    .io_outer_release_bits_client_xact_id(BufferedBroadcastAcquireTracker_6_1_io_outer_release_bits_client_xact_id),
    .io_outer_release_bits_voluntary(BufferedBroadcastAcquireTracker_6_1_io_outer_release_bits_voluntary),
    .io_outer_release_bits_r_type(BufferedBroadcastAcquireTracker_6_1_io_outer_release_bits_r_type),
    .io_outer_release_bits_data(BufferedBroadcastAcquireTracker_6_1_io_outer_release_bits_data),
    .io_outer_grant_ready(BufferedBroadcastAcquireTracker_6_1_io_outer_grant_ready),
    .io_outer_grant_valid(BufferedBroadcastAcquireTracker_6_1_io_outer_grant_valid),
    .io_outer_grant_bits_addr_beat(BufferedBroadcastAcquireTracker_6_1_io_outer_grant_bits_addr_beat),
    .io_outer_grant_bits_client_xact_id(BufferedBroadcastAcquireTracker_6_1_io_outer_grant_bits_client_xact_id),
    .io_outer_grant_bits_manager_xact_id(BufferedBroadcastAcquireTracker_6_1_io_outer_grant_bits_manager_xact_id),
    .io_outer_grant_bits_is_builtin_type(BufferedBroadcastAcquireTracker_6_1_io_outer_grant_bits_is_builtin_type),
    .io_outer_grant_bits_g_type(BufferedBroadcastAcquireTracker_6_1_io_outer_grant_bits_g_type),
    .io_outer_grant_bits_data(BufferedBroadcastAcquireTracker_6_1_io_outer_grant_bits_data),
    .io_outer_grant_bits_manager_id(BufferedBroadcastAcquireTracker_6_1_io_outer_grant_bits_manager_id),
    .io_outer_finish_ready(BufferedBroadcastAcquireTracker_6_1_io_outer_finish_ready),
    .io_outer_finish_valid(BufferedBroadcastAcquireTracker_6_1_io_outer_finish_valid),
    .io_outer_finish_bits_manager_xact_id(BufferedBroadcastAcquireTracker_6_1_io_outer_finish_bits_manager_xact_id),
    .io_outer_finish_bits_manager_id(BufferedBroadcastAcquireTracker_6_1_io_outer_finish_bits_manager_id),
    .io_alloc_iacq_matches(BufferedBroadcastAcquireTracker_6_1_io_alloc_iacq_matches),
    .io_alloc_iacq_can(BufferedBroadcastAcquireTracker_6_1_io_alloc_iacq_can),
    .io_alloc_iacq_should(BufferedBroadcastAcquireTracker_6_1_io_alloc_iacq_should),
    .io_alloc_irel_matches(BufferedBroadcastAcquireTracker_6_1_io_alloc_irel_matches),
    .io_alloc_irel_can(BufferedBroadcastAcquireTracker_6_1_io_alloc_irel_can),
    .io_alloc_irel_should(BufferedBroadcastAcquireTracker_6_1_io_alloc_irel_should),
    .io_alloc_oprb_matches(BufferedBroadcastAcquireTracker_6_1_io_alloc_oprb_matches),
    .io_alloc_oprb_can(BufferedBroadcastAcquireTracker_6_1_io_alloc_oprb_can),
    .io_alloc_oprb_should(BufferedBroadcastAcquireTracker_6_1_io_alloc_oprb_should)
  );
  ClientTileLinkIOArbiter outer_arb (
    .clk(outer_arb_clk),
    .reset(outer_arb_reset),
    .io_in_0_acquire_ready(outer_arb_io_in_0_acquire_ready),
    .io_in_0_acquire_valid(outer_arb_io_in_0_acquire_valid),
    .io_in_0_acquire_bits_addr_block(outer_arb_io_in_0_acquire_bits_addr_block),
    .io_in_0_acquire_bits_client_xact_id(outer_arb_io_in_0_acquire_bits_client_xact_id),
    .io_in_0_acquire_bits_addr_beat(outer_arb_io_in_0_acquire_bits_addr_beat),
    .io_in_0_acquire_bits_is_builtin_type(outer_arb_io_in_0_acquire_bits_is_builtin_type),
    .io_in_0_acquire_bits_a_type(outer_arb_io_in_0_acquire_bits_a_type),
    .io_in_0_acquire_bits_union(outer_arb_io_in_0_acquire_bits_union),
    .io_in_0_acquire_bits_data(outer_arb_io_in_0_acquire_bits_data),
    .io_in_0_probe_ready(outer_arb_io_in_0_probe_ready),
    .io_in_0_probe_valid(outer_arb_io_in_0_probe_valid),
    .io_in_0_probe_bits_addr_block(outer_arb_io_in_0_probe_bits_addr_block),
    .io_in_0_probe_bits_p_type(outer_arb_io_in_0_probe_bits_p_type),
    .io_in_0_release_ready(outer_arb_io_in_0_release_ready),
    .io_in_0_release_valid(outer_arb_io_in_0_release_valid),
    .io_in_0_release_bits_addr_beat(outer_arb_io_in_0_release_bits_addr_beat),
    .io_in_0_release_bits_addr_block(outer_arb_io_in_0_release_bits_addr_block),
    .io_in_0_release_bits_client_xact_id(outer_arb_io_in_0_release_bits_client_xact_id),
    .io_in_0_release_bits_voluntary(outer_arb_io_in_0_release_bits_voluntary),
    .io_in_0_release_bits_r_type(outer_arb_io_in_0_release_bits_r_type),
    .io_in_0_release_bits_data(outer_arb_io_in_0_release_bits_data),
    .io_in_0_grant_ready(outer_arb_io_in_0_grant_ready),
    .io_in_0_grant_valid(outer_arb_io_in_0_grant_valid),
    .io_in_0_grant_bits_addr_beat(outer_arb_io_in_0_grant_bits_addr_beat),
    .io_in_0_grant_bits_client_xact_id(outer_arb_io_in_0_grant_bits_client_xact_id),
    .io_in_0_grant_bits_manager_xact_id(outer_arb_io_in_0_grant_bits_manager_xact_id),
    .io_in_0_grant_bits_is_builtin_type(outer_arb_io_in_0_grant_bits_is_builtin_type),
    .io_in_0_grant_bits_g_type(outer_arb_io_in_0_grant_bits_g_type),
    .io_in_0_grant_bits_data(outer_arb_io_in_0_grant_bits_data),
    .io_in_0_grant_bits_manager_id(outer_arb_io_in_0_grant_bits_manager_id),
    .io_in_0_finish_ready(outer_arb_io_in_0_finish_ready),
    .io_in_0_finish_valid(outer_arb_io_in_0_finish_valid),
    .io_in_0_finish_bits_manager_xact_id(outer_arb_io_in_0_finish_bits_manager_xact_id),
    .io_in_0_finish_bits_manager_id(outer_arb_io_in_0_finish_bits_manager_id),
    .io_in_1_acquire_ready(outer_arb_io_in_1_acquire_ready),
    .io_in_1_acquire_valid(outer_arb_io_in_1_acquire_valid),
    .io_in_1_acquire_bits_addr_block(outer_arb_io_in_1_acquire_bits_addr_block),
    .io_in_1_acquire_bits_client_xact_id(outer_arb_io_in_1_acquire_bits_client_xact_id),
    .io_in_1_acquire_bits_addr_beat(outer_arb_io_in_1_acquire_bits_addr_beat),
    .io_in_1_acquire_bits_is_builtin_type(outer_arb_io_in_1_acquire_bits_is_builtin_type),
    .io_in_1_acquire_bits_a_type(outer_arb_io_in_1_acquire_bits_a_type),
    .io_in_1_acquire_bits_union(outer_arb_io_in_1_acquire_bits_union),
    .io_in_1_acquire_bits_data(outer_arb_io_in_1_acquire_bits_data),
    .io_in_1_probe_ready(outer_arb_io_in_1_probe_ready),
    .io_in_1_probe_valid(outer_arb_io_in_1_probe_valid),
    .io_in_1_probe_bits_addr_block(outer_arb_io_in_1_probe_bits_addr_block),
    .io_in_1_probe_bits_p_type(outer_arb_io_in_1_probe_bits_p_type),
    .io_in_1_release_ready(outer_arb_io_in_1_release_ready),
    .io_in_1_release_valid(outer_arb_io_in_1_release_valid),
    .io_in_1_release_bits_addr_beat(outer_arb_io_in_1_release_bits_addr_beat),
    .io_in_1_release_bits_addr_block(outer_arb_io_in_1_release_bits_addr_block),
    .io_in_1_release_bits_client_xact_id(outer_arb_io_in_1_release_bits_client_xact_id),
    .io_in_1_release_bits_voluntary(outer_arb_io_in_1_release_bits_voluntary),
    .io_in_1_release_bits_r_type(outer_arb_io_in_1_release_bits_r_type),
    .io_in_1_release_bits_data(outer_arb_io_in_1_release_bits_data),
    .io_in_1_grant_ready(outer_arb_io_in_1_grant_ready),
    .io_in_1_grant_valid(outer_arb_io_in_1_grant_valid),
    .io_in_1_grant_bits_addr_beat(outer_arb_io_in_1_grant_bits_addr_beat),
    .io_in_1_grant_bits_client_xact_id(outer_arb_io_in_1_grant_bits_client_xact_id),
    .io_in_1_grant_bits_manager_xact_id(outer_arb_io_in_1_grant_bits_manager_xact_id),
    .io_in_1_grant_bits_is_builtin_type(outer_arb_io_in_1_grant_bits_is_builtin_type),
    .io_in_1_grant_bits_g_type(outer_arb_io_in_1_grant_bits_g_type),
    .io_in_1_grant_bits_data(outer_arb_io_in_1_grant_bits_data),
    .io_in_1_grant_bits_manager_id(outer_arb_io_in_1_grant_bits_manager_id),
    .io_in_1_finish_ready(outer_arb_io_in_1_finish_ready),
    .io_in_1_finish_valid(outer_arb_io_in_1_finish_valid),
    .io_in_1_finish_bits_manager_xact_id(outer_arb_io_in_1_finish_bits_manager_xact_id),
    .io_in_1_finish_bits_manager_id(outer_arb_io_in_1_finish_bits_manager_id),
    .io_in_2_acquire_ready(outer_arb_io_in_2_acquire_ready),
    .io_in_2_acquire_valid(outer_arb_io_in_2_acquire_valid),
    .io_in_2_acquire_bits_addr_block(outer_arb_io_in_2_acquire_bits_addr_block),
    .io_in_2_acquire_bits_client_xact_id(outer_arb_io_in_2_acquire_bits_client_xact_id),
    .io_in_2_acquire_bits_addr_beat(outer_arb_io_in_2_acquire_bits_addr_beat),
    .io_in_2_acquire_bits_is_builtin_type(outer_arb_io_in_2_acquire_bits_is_builtin_type),
    .io_in_2_acquire_bits_a_type(outer_arb_io_in_2_acquire_bits_a_type),
    .io_in_2_acquire_bits_union(outer_arb_io_in_2_acquire_bits_union),
    .io_in_2_acquire_bits_data(outer_arb_io_in_2_acquire_bits_data),
    .io_in_2_probe_ready(outer_arb_io_in_2_probe_ready),
    .io_in_2_probe_valid(outer_arb_io_in_2_probe_valid),
    .io_in_2_probe_bits_addr_block(outer_arb_io_in_2_probe_bits_addr_block),
    .io_in_2_probe_bits_p_type(outer_arb_io_in_2_probe_bits_p_type),
    .io_in_2_release_ready(outer_arb_io_in_2_release_ready),
    .io_in_2_release_valid(outer_arb_io_in_2_release_valid),
    .io_in_2_release_bits_addr_beat(outer_arb_io_in_2_release_bits_addr_beat),
    .io_in_2_release_bits_addr_block(outer_arb_io_in_2_release_bits_addr_block),
    .io_in_2_release_bits_client_xact_id(outer_arb_io_in_2_release_bits_client_xact_id),
    .io_in_2_release_bits_voluntary(outer_arb_io_in_2_release_bits_voluntary),
    .io_in_2_release_bits_r_type(outer_arb_io_in_2_release_bits_r_type),
    .io_in_2_release_bits_data(outer_arb_io_in_2_release_bits_data),
    .io_in_2_grant_ready(outer_arb_io_in_2_grant_ready),
    .io_in_2_grant_valid(outer_arb_io_in_2_grant_valid),
    .io_in_2_grant_bits_addr_beat(outer_arb_io_in_2_grant_bits_addr_beat),
    .io_in_2_grant_bits_client_xact_id(outer_arb_io_in_2_grant_bits_client_xact_id),
    .io_in_2_grant_bits_manager_xact_id(outer_arb_io_in_2_grant_bits_manager_xact_id),
    .io_in_2_grant_bits_is_builtin_type(outer_arb_io_in_2_grant_bits_is_builtin_type),
    .io_in_2_grant_bits_g_type(outer_arb_io_in_2_grant_bits_g_type),
    .io_in_2_grant_bits_data(outer_arb_io_in_2_grant_bits_data),
    .io_in_2_grant_bits_manager_id(outer_arb_io_in_2_grant_bits_manager_id),
    .io_in_2_finish_ready(outer_arb_io_in_2_finish_ready),
    .io_in_2_finish_valid(outer_arb_io_in_2_finish_valid),
    .io_in_2_finish_bits_manager_xact_id(outer_arb_io_in_2_finish_bits_manager_xact_id),
    .io_in_2_finish_bits_manager_id(outer_arb_io_in_2_finish_bits_manager_id),
    .io_in_3_acquire_ready(outer_arb_io_in_3_acquire_ready),
    .io_in_3_acquire_valid(outer_arb_io_in_3_acquire_valid),
    .io_in_3_acquire_bits_addr_block(outer_arb_io_in_3_acquire_bits_addr_block),
    .io_in_3_acquire_bits_client_xact_id(outer_arb_io_in_3_acquire_bits_client_xact_id),
    .io_in_3_acquire_bits_addr_beat(outer_arb_io_in_3_acquire_bits_addr_beat),
    .io_in_3_acquire_bits_is_builtin_type(outer_arb_io_in_3_acquire_bits_is_builtin_type),
    .io_in_3_acquire_bits_a_type(outer_arb_io_in_3_acquire_bits_a_type),
    .io_in_3_acquire_bits_union(outer_arb_io_in_3_acquire_bits_union),
    .io_in_3_acquire_bits_data(outer_arb_io_in_3_acquire_bits_data),
    .io_in_3_probe_ready(outer_arb_io_in_3_probe_ready),
    .io_in_3_probe_valid(outer_arb_io_in_3_probe_valid),
    .io_in_3_probe_bits_addr_block(outer_arb_io_in_3_probe_bits_addr_block),
    .io_in_3_probe_bits_p_type(outer_arb_io_in_3_probe_bits_p_type),
    .io_in_3_release_ready(outer_arb_io_in_3_release_ready),
    .io_in_3_release_valid(outer_arb_io_in_3_release_valid),
    .io_in_3_release_bits_addr_beat(outer_arb_io_in_3_release_bits_addr_beat),
    .io_in_3_release_bits_addr_block(outer_arb_io_in_3_release_bits_addr_block),
    .io_in_3_release_bits_client_xact_id(outer_arb_io_in_3_release_bits_client_xact_id),
    .io_in_3_release_bits_voluntary(outer_arb_io_in_3_release_bits_voluntary),
    .io_in_3_release_bits_r_type(outer_arb_io_in_3_release_bits_r_type),
    .io_in_3_release_bits_data(outer_arb_io_in_3_release_bits_data),
    .io_in_3_grant_ready(outer_arb_io_in_3_grant_ready),
    .io_in_3_grant_valid(outer_arb_io_in_3_grant_valid),
    .io_in_3_grant_bits_addr_beat(outer_arb_io_in_3_grant_bits_addr_beat),
    .io_in_3_grant_bits_client_xact_id(outer_arb_io_in_3_grant_bits_client_xact_id),
    .io_in_3_grant_bits_manager_xact_id(outer_arb_io_in_3_grant_bits_manager_xact_id),
    .io_in_3_grant_bits_is_builtin_type(outer_arb_io_in_3_grant_bits_is_builtin_type),
    .io_in_3_grant_bits_g_type(outer_arb_io_in_3_grant_bits_g_type),
    .io_in_3_grant_bits_data(outer_arb_io_in_3_grant_bits_data),
    .io_in_3_grant_bits_manager_id(outer_arb_io_in_3_grant_bits_manager_id),
    .io_in_3_finish_ready(outer_arb_io_in_3_finish_ready),
    .io_in_3_finish_valid(outer_arb_io_in_3_finish_valid),
    .io_in_3_finish_bits_manager_xact_id(outer_arb_io_in_3_finish_bits_manager_xact_id),
    .io_in_3_finish_bits_manager_id(outer_arb_io_in_3_finish_bits_manager_id),
    .io_in_4_acquire_ready(outer_arb_io_in_4_acquire_ready),
    .io_in_4_acquire_valid(outer_arb_io_in_4_acquire_valid),
    .io_in_4_acquire_bits_addr_block(outer_arb_io_in_4_acquire_bits_addr_block),
    .io_in_4_acquire_bits_client_xact_id(outer_arb_io_in_4_acquire_bits_client_xact_id),
    .io_in_4_acquire_bits_addr_beat(outer_arb_io_in_4_acquire_bits_addr_beat),
    .io_in_4_acquire_bits_is_builtin_type(outer_arb_io_in_4_acquire_bits_is_builtin_type),
    .io_in_4_acquire_bits_a_type(outer_arb_io_in_4_acquire_bits_a_type),
    .io_in_4_acquire_bits_union(outer_arb_io_in_4_acquire_bits_union),
    .io_in_4_acquire_bits_data(outer_arb_io_in_4_acquire_bits_data),
    .io_in_4_probe_ready(outer_arb_io_in_4_probe_ready),
    .io_in_4_probe_valid(outer_arb_io_in_4_probe_valid),
    .io_in_4_probe_bits_addr_block(outer_arb_io_in_4_probe_bits_addr_block),
    .io_in_4_probe_bits_p_type(outer_arb_io_in_4_probe_bits_p_type),
    .io_in_4_release_ready(outer_arb_io_in_4_release_ready),
    .io_in_4_release_valid(outer_arb_io_in_4_release_valid),
    .io_in_4_release_bits_addr_beat(outer_arb_io_in_4_release_bits_addr_beat),
    .io_in_4_release_bits_addr_block(outer_arb_io_in_4_release_bits_addr_block),
    .io_in_4_release_bits_client_xact_id(outer_arb_io_in_4_release_bits_client_xact_id),
    .io_in_4_release_bits_voluntary(outer_arb_io_in_4_release_bits_voluntary),
    .io_in_4_release_bits_r_type(outer_arb_io_in_4_release_bits_r_type),
    .io_in_4_release_bits_data(outer_arb_io_in_4_release_bits_data),
    .io_in_4_grant_ready(outer_arb_io_in_4_grant_ready),
    .io_in_4_grant_valid(outer_arb_io_in_4_grant_valid),
    .io_in_4_grant_bits_addr_beat(outer_arb_io_in_4_grant_bits_addr_beat),
    .io_in_4_grant_bits_client_xact_id(outer_arb_io_in_4_grant_bits_client_xact_id),
    .io_in_4_grant_bits_manager_xact_id(outer_arb_io_in_4_grant_bits_manager_xact_id),
    .io_in_4_grant_bits_is_builtin_type(outer_arb_io_in_4_grant_bits_is_builtin_type),
    .io_in_4_grant_bits_g_type(outer_arb_io_in_4_grant_bits_g_type),
    .io_in_4_grant_bits_data(outer_arb_io_in_4_grant_bits_data),
    .io_in_4_grant_bits_manager_id(outer_arb_io_in_4_grant_bits_manager_id),
    .io_in_4_finish_ready(outer_arb_io_in_4_finish_ready),
    .io_in_4_finish_valid(outer_arb_io_in_4_finish_valid),
    .io_in_4_finish_bits_manager_xact_id(outer_arb_io_in_4_finish_bits_manager_xact_id),
    .io_in_4_finish_bits_manager_id(outer_arb_io_in_4_finish_bits_manager_id),
    .io_in_5_acquire_ready(outer_arb_io_in_5_acquire_ready),
    .io_in_5_acquire_valid(outer_arb_io_in_5_acquire_valid),
    .io_in_5_acquire_bits_addr_block(outer_arb_io_in_5_acquire_bits_addr_block),
    .io_in_5_acquire_bits_client_xact_id(outer_arb_io_in_5_acquire_bits_client_xact_id),
    .io_in_5_acquire_bits_addr_beat(outer_arb_io_in_5_acquire_bits_addr_beat),
    .io_in_5_acquire_bits_is_builtin_type(outer_arb_io_in_5_acquire_bits_is_builtin_type),
    .io_in_5_acquire_bits_a_type(outer_arb_io_in_5_acquire_bits_a_type),
    .io_in_5_acquire_bits_union(outer_arb_io_in_5_acquire_bits_union),
    .io_in_5_acquire_bits_data(outer_arb_io_in_5_acquire_bits_data),
    .io_in_5_probe_ready(outer_arb_io_in_5_probe_ready),
    .io_in_5_probe_valid(outer_arb_io_in_5_probe_valid),
    .io_in_5_probe_bits_addr_block(outer_arb_io_in_5_probe_bits_addr_block),
    .io_in_5_probe_bits_p_type(outer_arb_io_in_5_probe_bits_p_type),
    .io_in_5_release_ready(outer_arb_io_in_5_release_ready),
    .io_in_5_release_valid(outer_arb_io_in_5_release_valid),
    .io_in_5_release_bits_addr_beat(outer_arb_io_in_5_release_bits_addr_beat),
    .io_in_5_release_bits_addr_block(outer_arb_io_in_5_release_bits_addr_block),
    .io_in_5_release_bits_client_xact_id(outer_arb_io_in_5_release_bits_client_xact_id),
    .io_in_5_release_bits_voluntary(outer_arb_io_in_5_release_bits_voluntary),
    .io_in_5_release_bits_r_type(outer_arb_io_in_5_release_bits_r_type),
    .io_in_5_release_bits_data(outer_arb_io_in_5_release_bits_data),
    .io_in_5_grant_ready(outer_arb_io_in_5_grant_ready),
    .io_in_5_grant_valid(outer_arb_io_in_5_grant_valid),
    .io_in_5_grant_bits_addr_beat(outer_arb_io_in_5_grant_bits_addr_beat),
    .io_in_5_grant_bits_client_xact_id(outer_arb_io_in_5_grant_bits_client_xact_id),
    .io_in_5_grant_bits_manager_xact_id(outer_arb_io_in_5_grant_bits_manager_xact_id),
    .io_in_5_grant_bits_is_builtin_type(outer_arb_io_in_5_grant_bits_is_builtin_type),
    .io_in_5_grant_bits_g_type(outer_arb_io_in_5_grant_bits_g_type),
    .io_in_5_grant_bits_data(outer_arb_io_in_5_grant_bits_data),
    .io_in_5_grant_bits_manager_id(outer_arb_io_in_5_grant_bits_manager_id),
    .io_in_5_finish_ready(outer_arb_io_in_5_finish_ready),
    .io_in_5_finish_valid(outer_arb_io_in_5_finish_valid),
    .io_in_5_finish_bits_manager_xact_id(outer_arb_io_in_5_finish_bits_manager_xact_id),
    .io_in_5_finish_bits_manager_id(outer_arb_io_in_5_finish_bits_manager_id),
    .io_in_6_acquire_ready(outer_arb_io_in_6_acquire_ready),
    .io_in_6_acquire_valid(outer_arb_io_in_6_acquire_valid),
    .io_in_6_acquire_bits_addr_block(outer_arb_io_in_6_acquire_bits_addr_block),
    .io_in_6_acquire_bits_client_xact_id(outer_arb_io_in_6_acquire_bits_client_xact_id),
    .io_in_6_acquire_bits_addr_beat(outer_arb_io_in_6_acquire_bits_addr_beat),
    .io_in_6_acquire_bits_is_builtin_type(outer_arb_io_in_6_acquire_bits_is_builtin_type),
    .io_in_6_acquire_bits_a_type(outer_arb_io_in_6_acquire_bits_a_type),
    .io_in_6_acquire_bits_union(outer_arb_io_in_6_acquire_bits_union),
    .io_in_6_acquire_bits_data(outer_arb_io_in_6_acquire_bits_data),
    .io_in_6_probe_ready(outer_arb_io_in_6_probe_ready),
    .io_in_6_probe_valid(outer_arb_io_in_6_probe_valid),
    .io_in_6_probe_bits_addr_block(outer_arb_io_in_6_probe_bits_addr_block),
    .io_in_6_probe_bits_p_type(outer_arb_io_in_6_probe_bits_p_type),
    .io_in_6_release_ready(outer_arb_io_in_6_release_ready),
    .io_in_6_release_valid(outer_arb_io_in_6_release_valid),
    .io_in_6_release_bits_addr_beat(outer_arb_io_in_6_release_bits_addr_beat),
    .io_in_6_release_bits_addr_block(outer_arb_io_in_6_release_bits_addr_block),
    .io_in_6_release_bits_client_xact_id(outer_arb_io_in_6_release_bits_client_xact_id),
    .io_in_6_release_bits_voluntary(outer_arb_io_in_6_release_bits_voluntary),
    .io_in_6_release_bits_r_type(outer_arb_io_in_6_release_bits_r_type),
    .io_in_6_release_bits_data(outer_arb_io_in_6_release_bits_data),
    .io_in_6_grant_ready(outer_arb_io_in_6_grant_ready),
    .io_in_6_grant_valid(outer_arb_io_in_6_grant_valid),
    .io_in_6_grant_bits_addr_beat(outer_arb_io_in_6_grant_bits_addr_beat),
    .io_in_6_grant_bits_client_xact_id(outer_arb_io_in_6_grant_bits_client_xact_id),
    .io_in_6_grant_bits_manager_xact_id(outer_arb_io_in_6_grant_bits_manager_xact_id),
    .io_in_6_grant_bits_is_builtin_type(outer_arb_io_in_6_grant_bits_is_builtin_type),
    .io_in_6_grant_bits_g_type(outer_arb_io_in_6_grant_bits_g_type),
    .io_in_6_grant_bits_data(outer_arb_io_in_6_grant_bits_data),
    .io_in_6_grant_bits_manager_id(outer_arb_io_in_6_grant_bits_manager_id),
    .io_in_6_finish_ready(outer_arb_io_in_6_finish_ready),
    .io_in_6_finish_valid(outer_arb_io_in_6_finish_valid),
    .io_in_6_finish_bits_manager_xact_id(outer_arb_io_in_6_finish_bits_manager_xact_id),
    .io_in_6_finish_bits_manager_id(outer_arb_io_in_6_finish_bits_manager_id),
    .io_in_7_acquire_ready(outer_arb_io_in_7_acquire_ready),
    .io_in_7_acquire_valid(outer_arb_io_in_7_acquire_valid),
    .io_in_7_acquire_bits_addr_block(outer_arb_io_in_7_acquire_bits_addr_block),
    .io_in_7_acquire_bits_client_xact_id(outer_arb_io_in_7_acquire_bits_client_xact_id),
    .io_in_7_acquire_bits_addr_beat(outer_arb_io_in_7_acquire_bits_addr_beat),
    .io_in_7_acquire_bits_is_builtin_type(outer_arb_io_in_7_acquire_bits_is_builtin_type),
    .io_in_7_acquire_bits_a_type(outer_arb_io_in_7_acquire_bits_a_type),
    .io_in_7_acquire_bits_union(outer_arb_io_in_7_acquire_bits_union),
    .io_in_7_acquire_bits_data(outer_arb_io_in_7_acquire_bits_data),
    .io_in_7_probe_ready(outer_arb_io_in_7_probe_ready),
    .io_in_7_probe_valid(outer_arb_io_in_7_probe_valid),
    .io_in_7_probe_bits_addr_block(outer_arb_io_in_7_probe_bits_addr_block),
    .io_in_7_probe_bits_p_type(outer_arb_io_in_7_probe_bits_p_type),
    .io_in_7_release_ready(outer_arb_io_in_7_release_ready),
    .io_in_7_release_valid(outer_arb_io_in_7_release_valid),
    .io_in_7_release_bits_addr_beat(outer_arb_io_in_7_release_bits_addr_beat),
    .io_in_7_release_bits_addr_block(outer_arb_io_in_7_release_bits_addr_block),
    .io_in_7_release_bits_client_xact_id(outer_arb_io_in_7_release_bits_client_xact_id),
    .io_in_7_release_bits_voluntary(outer_arb_io_in_7_release_bits_voluntary),
    .io_in_7_release_bits_r_type(outer_arb_io_in_7_release_bits_r_type),
    .io_in_7_release_bits_data(outer_arb_io_in_7_release_bits_data),
    .io_in_7_grant_ready(outer_arb_io_in_7_grant_ready),
    .io_in_7_grant_valid(outer_arb_io_in_7_grant_valid),
    .io_in_7_grant_bits_addr_beat(outer_arb_io_in_7_grant_bits_addr_beat),
    .io_in_7_grant_bits_client_xact_id(outer_arb_io_in_7_grant_bits_client_xact_id),
    .io_in_7_grant_bits_manager_xact_id(outer_arb_io_in_7_grant_bits_manager_xact_id),
    .io_in_7_grant_bits_is_builtin_type(outer_arb_io_in_7_grant_bits_is_builtin_type),
    .io_in_7_grant_bits_g_type(outer_arb_io_in_7_grant_bits_g_type),
    .io_in_7_grant_bits_data(outer_arb_io_in_7_grant_bits_data),
    .io_in_7_grant_bits_manager_id(outer_arb_io_in_7_grant_bits_manager_id),
    .io_in_7_finish_ready(outer_arb_io_in_7_finish_ready),
    .io_in_7_finish_valid(outer_arb_io_in_7_finish_valid),
    .io_in_7_finish_bits_manager_xact_id(outer_arb_io_in_7_finish_bits_manager_xact_id),
    .io_in_7_finish_bits_manager_id(outer_arb_io_in_7_finish_bits_manager_id),
    .io_out_acquire_ready(outer_arb_io_out_acquire_ready),
    .io_out_acquire_valid(outer_arb_io_out_acquire_valid),
    .io_out_acquire_bits_addr_block(outer_arb_io_out_acquire_bits_addr_block),
    .io_out_acquire_bits_client_xact_id(outer_arb_io_out_acquire_bits_client_xact_id),
    .io_out_acquire_bits_addr_beat(outer_arb_io_out_acquire_bits_addr_beat),
    .io_out_acquire_bits_is_builtin_type(outer_arb_io_out_acquire_bits_is_builtin_type),
    .io_out_acquire_bits_a_type(outer_arb_io_out_acquire_bits_a_type),
    .io_out_acquire_bits_union(outer_arb_io_out_acquire_bits_union),
    .io_out_acquire_bits_data(outer_arb_io_out_acquire_bits_data),
    .io_out_probe_ready(outer_arb_io_out_probe_ready),
    .io_out_probe_valid(outer_arb_io_out_probe_valid),
    .io_out_probe_bits_addr_block(outer_arb_io_out_probe_bits_addr_block),
    .io_out_probe_bits_p_type(outer_arb_io_out_probe_bits_p_type),
    .io_out_release_ready(outer_arb_io_out_release_ready),
    .io_out_release_valid(outer_arb_io_out_release_valid),
    .io_out_release_bits_addr_beat(outer_arb_io_out_release_bits_addr_beat),
    .io_out_release_bits_addr_block(outer_arb_io_out_release_bits_addr_block),
    .io_out_release_bits_client_xact_id(outer_arb_io_out_release_bits_client_xact_id),
    .io_out_release_bits_voluntary(outer_arb_io_out_release_bits_voluntary),
    .io_out_release_bits_r_type(outer_arb_io_out_release_bits_r_type),
    .io_out_release_bits_data(outer_arb_io_out_release_bits_data),
    .io_out_grant_ready(outer_arb_io_out_grant_ready),
    .io_out_grant_valid(outer_arb_io_out_grant_valid),
    .io_out_grant_bits_addr_beat(outer_arb_io_out_grant_bits_addr_beat),
    .io_out_grant_bits_client_xact_id(outer_arb_io_out_grant_bits_client_xact_id),
    .io_out_grant_bits_manager_xact_id(outer_arb_io_out_grant_bits_manager_xact_id),
    .io_out_grant_bits_is_builtin_type(outer_arb_io_out_grant_bits_is_builtin_type),
    .io_out_grant_bits_g_type(outer_arb_io_out_grant_bits_g_type),
    .io_out_grant_bits_data(outer_arb_io_out_grant_bits_data),
    .io_out_grant_bits_manager_id(outer_arb_io_out_grant_bits_manager_id),
    .io_out_finish_ready(outer_arb_io_out_finish_ready),
    .io_out_finish_valid(outer_arb_io_out_finish_valid),
    .io_out_finish_bits_manager_xact_id(outer_arb_io_out_finish_bits_manager_xact_id),
    .io_out_finish_bits_manager_id(outer_arb_io_out_finish_bits_manager_id)
  );
  LockingRRArbiter_7 LockingRRArbiter_7_1 (
    .clk(LockingRRArbiter_7_1_clk),
    .reset(LockingRRArbiter_7_1_reset),
    .io_in_0_ready(LockingRRArbiter_7_1_io_in_0_ready),
    .io_in_0_valid(LockingRRArbiter_7_1_io_in_0_valid),
    .io_in_0_bits_addr_block(LockingRRArbiter_7_1_io_in_0_bits_addr_block),
    .io_in_0_bits_p_type(LockingRRArbiter_7_1_io_in_0_bits_p_type),
    .io_in_0_bits_client_id(LockingRRArbiter_7_1_io_in_0_bits_client_id),
    .io_in_1_ready(LockingRRArbiter_7_1_io_in_1_ready),
    .io_in_1_valid(LockingRRArbiter_7_1_io_in_1_valid),
    .io_in_1_bits_addr_block(LockingRRArbiter_7_1_io_in_1_bits_addr_block),
    .io_in_1_bits_p_type(LockingRRArbiter_7_1_io_in_1_bits_p_type),
    .io_in_1_bits_client_id(LockingRRArbiter_7_1_io_in_1_bits_client_id),
    .io_in_2_ready(LockingRRArbiter_7_1_io_in_2_ready),
    .io_in_2_valid(LockingRRArbiter_7_1_io_in_2_valid),
    .io_in_2_bits_addr_block(LockingRRArbiter_7_1_io_in_2_bits_addr_block),
    .io_in_2_bits_p_type(LockingRRArbiter_7_1_io_in_2_bits_p_type),
    .io_in_2_bits_client_id(LockingRRArbiter_7_1_io_in_2_bits_client_id),
    .io_in_3_ready(LockingRRArbiter_7_1_io_in_3_ready),
    .io_in_3_valid(LockingRRArbiter_7_1_io_in_3_valid),
    .io_in_3_bits_addr_block(LockingRRArbiter_7_1_io_in_3_bits_addr_block),
    .io_in_3_bits_p_type(LockingRRArbiter_7_1_io_in_3_bits_p_type),
    .io_in_3_bits_client_id(LockingRRArbiter_7_1_io_in_3_bits_client_id),
    .io_in_4_ready(LockingRRArbiter_7_1_io_in_4_ready),
    .io_in_4_valid(LockingRRArbiter_7_1_io_in_4_valid),
    .io_in_4_bits_addr_block(LockingRRArbiter_7_1_io_in_4_bits_addr_block),
    .io_in_4_bits_p_type(LockingRRArbiter_7_1_io_in_4_bits_p_type),
    .io_in_4_bits_client_id(LockingRRArbiter_7_1_io_in_4_bits_client_id),
    .io_in_5_ready(LockingRRArbiter_7_1_io_in_5_ready),
    .io_in_5_valid(LockingRRArbiter_7_1_io_in_5_valid),
    .io_in_5_bits_addr_block(LockingRRArbiter_7_1_io_in_5_bits_addr_block),
    .io_in_5_bits_p_type(LockingRRArbiter_7_1_io_in_5_bits_p_type),
    .io_in_5_bits_client_id(LockingRRArbiter_7_1_io_in_5_bits_client_id),
    .io_in_6_ready(LockingRRArbiter_7_1_io_in_6_ready),
    .io_in_6_valid(LockingRRArbiter_7_1_io_in_6_valid),
    .io_in_6_bits_addr_block(LockingRRArbiter_7_1_io_in_6_bits_addr_block),
    .io_in_6_bits_p_type(LockingRRArbiter_7_1_io_in_6_bits_p_type),
    .io_in_6_bits_client_id(LockingRRArbiter_7_1_io_in_6_bits_client_id),
    .io_in_7_ready(LockingRRArbiter_7_1_io_in_7_ready),
    .io_in_7_valid(LockingRRArbiter_7_1_io_in_7_valid),
    .io_in_7_bits_addr_block(LockingRRArbiter_7_1_io_in_7_bits_addr_block),
    .io_in_7_bits_p_type(LockingRRArbiter_7_1_io_in_7_bits_p_type),
    .io_in_7_bits_client_id(LockingRRArbiter_7_1_io_in_7_bits_client_id),
    .io_out_ready(LockingRRArbiter_7_1_io_out_ready),
    .io_out_valid(LockingRRArbiter_7_1_io_out_valid),
    .io_out_bits_addr_block(LockingRRArbiter_7_1_io_out_bits_addr_block),
    .io_out_bits_p_type(LockingRRArbiter_7_1_io_out_bits_p_type),
    .io_out_bits_client_id(LockingRRArbiter_7_1_io_out_bits_client_id),
    .io_chosen(LockingRRArbiter_7_1_io_chosen)
  );
  LockingRRArbiter_8 LockingRRArbiter_8_1 (
    .clk(LockingRRArbiter_8_1_clk),
    .reset(LockingRRArbiter_8_1_reset),
    .io_in_0_ready(LockingRRArbiter_8_1_io_in_0_ready),
    .io_in_0_valid(LockingRRArbiter_8_1_io_in_0_valid),
    .io_in_0_bits_addr_beat(LockingRRArbiter_8_1_io_in_0_bits_addr_beat),
    .io_in_0_bits_client_xact_id(LockingRRArbiter_8_1_io_in_0_bits_client_xact_id),
    .io_in_0_bits_manager_xact_id(LockingRRArbiter_8_1_io_in_0_bits_manager_xact_id),
    .io_in_0_bits_is_builtin_type(LockingRRArbiter_8_1_io_in_0_bits_is_builtin_type),
    .io_in_0_bits_g_type(LockingRRArbiter_8_1_io_in_0_bits_g_type),
    .io_in_0_bits_data(LockingRRArbiter_8_1_io_in_0_bits_data),
    .io_in_0_bits_client_id(LockingRRArbiter_8_1_io_in_0_bits_client_id),
    .io_in_1_ready(LockingRRArbiter_8_1_io_in_1_ready),
    .io_in_1_valid(LockingRRArbiter_8_1_io_in_1_valid),
    .io_in_1_bits_addr_beat(LockingRRArbiter_8_1_io_in_1_bits_addr_beat),
    .io_in_1_bits_client_xact_id(LockingRRArbiter_8_1_io_in_1_bits_client_xact_id),
    .io_in_1_bits_manager_xact_id(LockingRRArbiter_8_1_io_in_1_bits_manager_xact_id),
    .io_in_1_bits_is_builtin_type(LockingRRArbiter_8_1_io_in_1_bits_is_builtin_type),
    .io_in_1_bits_g_type(LockingRRArbiter_8_1_io_in_1_bits_g_type),
    .io_in_1_bits_data(LockingRRArbiter_8_1_io_in_1_bits_data),
    .io_in_1_bits_client_id(LockingRRArbiter_8_1_io_in_1_bits_client_id),
    .io_in_2_ready(LockingRRArbiter_8_1_io_in_2_ready),
    .io_in_2_valid(LockingRRArbiter_8_1_io_in_2_valid),
    .io_in_2_bits_addr_beat(LockingRRArbiter_8_1_io_in_2_bits_addr_beat),
    .io_in_2_bits_client_xact_id(LockingRRArbiter_8_1_io_in_2_bits_client_xact_id),
    .io_in_2_bits_manager_xact_id(LockingRRArbiter_8_1_io_in_2_bits_manager_xact_id),
    .io_in_2_bits_is_builtin_type(LockingRRArbiter_8_1_io_in_2_bits_is_builtin_type),
    .io_in_2_bits_g_type(LockingRRArbiter_8_1_io_in_2_bits_g_type),
    .io_in_2_bits_data(LockingRRArbiter_8_1_io_in_2_bits_data),
    .io_in_2_bits_client_id(LockingRRArbiter_8_1_io_in_2_bits_client_id),
    .io_in_3_ready(LockingRRArbiter_8_1_io_in_3_ready),
    .io_in_3_valid(LockingRRArbiter_8_1_io_in_3_valid),
    .io_in_3_bits_addr_beat(LockingRRArbiter_8_1_io_in_3_bits_addr_beat),
    .io_in_3_bits_client_xact_id(LockingRRArbiter_8_1_io_in_3_bits_client_xact_id),
    .io_in_3_bits_manager_xact_id(LockingRRArbiter_8_1_io_in_3_bits_manager_xact_id),
    .io_in_3_bits_is_builtin_type(LockingRRArbiter_8_1_io_in_3_bits_is_builtin_type),
    .io_in_3_bits_g_type(LockingRRArbiter_8_1_io_in_3_bits_g_type),
    .io_in_3_bits_data(LockingRRArbiter_8_1_io_in_3_bits_data),
    .io_in_3_bits_client_id(LockingRRArbiter_8_1_io_in_3_bits_client_id),
    .io_in_4_ready(LockingRRArbiter_8_1_io_in_4_ready),
    .io_in_4_valid(LockingRRArbiter_8_1_io_in_4_valid),
    .io_in_4_bits_addr_beat(LockingRRArbiter_8_1_io_in_4_bits_addr_beat),
    .io_in_4_bits_client_xact_id(LockingRRArbiter_8_1_io_in_4_bits_client_xact_id),
    .io_in_4_bits_manager_xact_id(LockingRRArbiter_8_1_io_in_4_bits_manager_xact_id),
    .io_in_4_bits_is_builtin_type(LockingRRArbiter_8_1_io_in_4_bits_is_builtin_type),
    .io_in_4_bits_g_type(LockingRRArbiter_8_1_io_in_4_bits_g_type),
    .io_in_4_bits_data(LockingRRArbiter_8_1_io_in_4_bits_data),
    .io_in_4_bits_client_id(LockingRRArbiter_8_1_io_in_4_bits_client_id),
    .io_in_5_ready(LockingRRArbiter_8_1_io_in_5_ready),
    .io_in_5_valid(LockingRRArbiter_8_1_io_in_5_valid),
    .io_in_5_bits_addr_beat(LockingRRArbiter_8_1_io_in_5_bits_addr_beat),
    .io_in_5_bits_client_xact_id(LockingRRArbiter_8_1_io_in_5_bits_client_xact_id),
    .io_in_5_bits_manager_xact_id(LockingRRArbiter_8_1_io_in_5_bits_manager_xact_id),
    .io_in_5_bits_is_builtin_type(LockingRRArbiter_8_1_io_in_5_bits_is_builtin_type),
    .io_in_5_bits_g_type(LockingRRArbiter_8_1_io_in_5_bits_g_type),
    .io_in_5_bits_data(LockingRRArbiter_8_1_io_in_5_bits_data),
    .io_in_5_bits_client_id(LockingRRArbiter_8_1_io_in_5_bits_client_id),
    .io_in_6_ready(LockingRRArbiter_8_1_io_in_6_ready),
    .io_in_6_valid(LockingRRArbiter_8_1_io_in_6_valid),
    .io_in_6_bits_addr_beat(LockingRRArbiter_8_1_io_in_6_bits_addr_beat),
    .io_in_6_bits_client_xact_id(LockingRRArbiter_8_1_io_in_6_bits_client_xact_id),
    .io_in_6_bits_manager_xact_id(LockingRRArbiter_8_1_io_in_6_bits_manager_xact_id),
    .io_in_6_bits_is_builtin_type(LockingRRArbiter_8_1_io_in_6_bits_is_builtin_type),
    .io_in_6_bits_g_type(LockingRRArbiter_8_1_io_in_6_bits_g_type),
    .io_in_6_bits_data(LockingRRArbiter_8_1_io_in_6_bits_data),
    .io_in_6_bits_client_id(LockingRRArbiter_8_1_io_in_6_bits_client_id),
    .io_in_7_ready(LockingRRArbiter_8_1_io_in_7_ready),
    .io_in_7_valid(LockingRRArbiter_8_1_io_in_7_valid),
    .io_in_7_bits_addr_beat(LockingRRArbiter_8_1_io_in_7_bits_addr_beat),
    .io_in_7_bits_client_xact_id(LockingRRArbiter_8_1_io_in_7_bits_client_xact_id),
    .io_in_7_bits_manager_xact_id(LockingRRArbiter_8_1_io_in_7_bits_manager_xact_id),
    .io_in_7_bits_is_builtin_type(LockingRRArbiter_8_1_io_in_7_bits_is_builtin_type),
    .io_in_7_bits_g_type(LockingRRArbiter_8_1_io_in_7_bits_g_type),
    .io_in_7_bits_data(LockingRRArbiter_8_1_io_in_7_bits_data),
    .io_in_7_bits_client_id(LockingRRArbiter_8_1_io_in_7_bits_client_id),
    .io_out_ready(LockingRRArbiter_8_1_io_out_ready),
    .io_out_valid(LockingRRArbiter_8_1_io_out_valid),
    .io_out_bits_addr_beat(LockingRRArbiter_8_1_io_out_bits_addr_beat),
    .io_out_bits_client_xact_id(LockingRRArbiter_8_1_io_out_bits_client_xact_id),
    .io_out_bits_manager_xact_id(LockingRRArbiter_8_1_io_out_bits_manager_xact_id),
    .io_out_bits_is_builtin_type(LockingRRArbiter_8_1_io_out_bits_is_builtin_type),
    .io_out_bits_g_type(LockingRRArbiter_8_1_io_out_bits_g_type),
    .io_out_bits_data(LockingRRArbiter_8_1_io_out_bits_data),
    .io_out_bits_client_id(LockingRRArbiter_8_1_io_out_bits_client_id),
    .io_chosen(LockingRRArbiter_8_1_io_chosen)
  );
  assign io_inner_acquire_ready = T_1368;
  assign io_inner_grant_valid = LockingRRArbiter_8_1_io_out_valid;
  assign io_inner_grant_bits_addr_beat = LockingRRArbiter_8_1_io_out_bits_addr_beat;
  assign io_inner_grant_bits_client_xact_id = LockingRRArbiter_8_1_io_out_bits_client_xact_id;
  assign io_inner_grant_bits_manager_xact_id = LockingRRArbiter_8_1_io_out_bits_manager_xact_id;
  assign io_inner_grant_bits_is_builtin_type = LockingRRArbiter_8_1_io_out_bits_is_builtin_type;
  assign io_inner_grant_bits_g_type = LockingRRArbiter_8_1_io_out_bits_g_type;
  assign io_inner_grant_bits_data = LockingRRArbiter_8_1_io_out_bits_data;
  assign io_inner_grant_bits_client_id = LockingRRArbiter_8_1_io_out_bits_client_id;
  assign io_inner_finish_ready = GEN_0;
  assign io_inner_probe_valid = LockingRRArbiter_7_1_io_out_valid;
  assign io_inner_probe_bits_addr_block = LockingRRArbiter_7_1_io_out_bits_addr_block;
  assign io_inner_probe_bits_p_type = LockingRRArbiter_7_1_io_out_bits_p_type;
  assign io_inner_probe_bits_client_id = LockingRRArbiter_7_1_io_out_bits_client_id;
  assign io_inner_release_ready = T_1487;
  assign io_outer_acquire_valid = outer_arb_io_out_acquire_valid;
  assign io_outer_acquire_bits_addr_block = outer_arb_io_out_acquire_bits_addr_block;
  assign io_outer_acquire_bits_client_xact_id = outer_arb_io_out_acquire_bits_client_xact_id;
  assign io_outer_acquire_bits_addr_beat = outer_arb_io_out_acquire_bits_addr_beat;
  assign io_outer_acquire_bits_is_builtin_type = outer_arb_io_out_acquire_bits_is_builtin_type;
  assign io_outer_acquire_bits_a_type = outer_arb_io_out_acquire_bits_a_type;
  assign io_outer_acquire_bits_union = outer_arb_io_out_acquire_bits_union;
  assign io_outer_acquire_bits_data = outer_arb_io_out_acquire_bits_data;
  assign io_outer_probe_ready = outer_arb_io_out_probe_ready;
  assign io_outer_release_valid = outer_arb_io_out_release_valid;
  assign io_outer_release_bits_addr_beat = outer_arb_io_out_release_bits_addr_beat;
  assign io_outer_release_bits_addr_block = outer_arb_io_out_release_bits_addr_block;
  assign io_outer_release_bits_client_xact_id = outer_arb_io_out_release_bits_client_xact_id;
  assign io_outer_release_bits_voluntary = outer_arb_io_out_release_bits_voluntary;
  assign io_outer_release_bits_r_type = outer_arb_io_out_release_bits_r_type;
  assign io_outer_release_bits_data = outer_arb_io_out_release_bits_data;
  assign io_outer_grant_ready = outer_arb_io_out_grant_ready;
  assign io_outer_finish_valid = outer_arb_io_out_finish_valid;
  assign io_outer_finish_bits_manager_xact_id = outer_arb_io_out_finish_bits_manager_xact_id;
  assign io_outer_finish_bits_manager_id = outer_arb_io_out_finish_bits_manager_id;
  assign BufferedBroadcastVoluntaryReleaseTracker_1_clk = clk;
  assign BufferedBroadcastVoluntaryReleaseTracker_1_reset = reset;
  assign BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_acquire_valid = T_1371;
  assign BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_acquire_bits_addr_block = io_inner_acquire_bits_addr_block;
  assign BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_acquire_bits_client_xact_id = io_inner_acquire_bits_client_xact_id;
  assign BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_acquire_bits_addr_beat = io_inner_acquire_bits_addr_beat;
  assign BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_acquire_bits_is_builtin_type = io_inner_acquire_bits_is_builtin_type;
  assign BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_acquire_bits_a_type = io_inner_acquire_bits_a_type;
  assign BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_acquire_bits_union = io_inner_acquire_bits_union;
  assign BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_acquire_bits_data = io_inner_acquire_bits_data;
  assign BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_acquire_bits_client_id = io_inner_acquire_bits_client_id;
  assign BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_grant_ready = LockingRRArbiter_8_1_io_in_0_ready;
  assign BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_finish_valid = T_1532;
  assign BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_finish_bits_manager_xact_id = io_inner_finish_bits_manager_xact_id;
  assign BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_probe_ready = LockingRRArbiter_7_1_io_in_0_ready;
  assign BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_release_valid = io_inner_release_valid;
  assign BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_release_bits_addr_beat = io_inner_release_bits_addr_beat;
  assign BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_release_bits_addr_block = io_inner_release_bits_addr_block;
  assign BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_release_bits_client_xact_id = io_inner_release_bits_client_xact_id;
  assign BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_release_bits_voluntary = io_inner_release_bits_voluntary;
  assign BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_release_bits_r_type = io_inner_release_bits_r_type;
  assign BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_release_bits_data = io_inner_release_bits_data;
  assign BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_release_bits_client_id = io_inner_release_bits_client_id;
  assign BufferedBroadcastVoluntaryReleaseTracker_1_io_incoherent_0 = io_incoherent_0;
  assign BufferedBroadcastVoluntaryReleaseTracker_1_io_outer_acquire_ready = outer_arb_io_in_0_acquire_ready;
  assign BufferedBroadcastVoluntaryReleaseTracker_1_io_outer_probe_valid = outer_arb_io_in_0_probe_valid;
  assign BufferedBroadcastVoluntaryReleaseTracker_1_io_outer_probe_bits_addr_block = outer_arb_io_in_0_probe_bits_addr_block;
  assign BufferedBroadcastVoluntaryReleaseTracker_1_io_outer_probe_bits_p_type = outer_arb_io_in_0_probe_bits_p_type;
  assign BufferedBroadcastVoluntaryReleaseTracker_1_io_outer_release_ready = outer_arb_io_in_0_release_ready;
  assign BufferedBroadcastVoluntaryReleaseTracker_1_io_outer_grant_valid = outer_arb_io_in_0_grant_valid;
  assign BufferedBroadcastVoluntaryReleaseTracker_1_io_outer_grant_bits_addr_beat = outer_arb_io_in_0_grant_bits_addr_beat;
  assign BufferedBroadcastVoluntaryReleaseTracker_1_io_outer_grant_bits_client_xact_id = outer_arb_io_in_0_grant_bits_client_xact_id;
  assign BufferedBroadcastVoluntaryReleaseTracker_1_io_outer_grant_bits_manager_xact_id = outer_arb_io_in_0_grant_bits_manager_xact_id;
  assign BufferedBroadcastVoluntaryReleaseTracker_1_io_outer_grant_bits_is_builtin_type = outer_arb_io_in_0_grant_bits_is_builtin_type;
  assign BufferedBroadcastVoluntaryReleaseTracker_1_io_outer_grant_bits_g_type = outer_arb_io_in_0_grant_bits_g_type;
  assign BufferedBroadcastVoluntaryReleaseTracker_1_io_outer_grant_bits_data = outer_arb_io_in_0_grant_bits_data;
  assign BufferedBroadcastVoluntaryReleaseTracker_1_io_outer_grant_bits_manager_id = outer_arb_io_in_0_grant_bits_manager_id;
  assign BufferedBroadcastVoluntaryReleaseTracker_1_io_outer_finish_ready = outer_arb_io_in_0_finish_ready;
  assign BufferedBroadcastVoluntaryReleaseTracker_1_io_alloc_iacq_should = T_1374;
  assign BufferedBroadcastVoluntaryReleaseTracker_1_io_alloc_irel_should = T_1493;
  assign BufferedBroadcastVoluntaryReleaseTracker_1_io_alloc_oprb_should = GEN_8;
  assign BufferedBroadcastAcquireTracker_7_clk = clk;
  assign BufferedBroadcastAcquireTracker_7_reset = reset;
  assign BufferedBroadcastAcquireTracker_7_io_inner_acquire_valid = T_1371;
  assign BufferedBroadcastAcquireTracker_7_io_inner_acquire_bits_addr_block = io_inner_acquire_bits_addr_block;
  assign BufferedBroadcastAcquireTracker_7_io_inner_acquire_bits_client_xact_id = io_inner_acquire_bits_client_xact_id;
  assign BufferedBroadcastAcquireTracker_7_io_inner_acquire_bits_addr_beat = io_inner_acquire_bits_addr_beat;
  assign BufferedBroadcastAcquireTracker_7_io_inner_acquire_bits_is_builtin_type = io_inner_acquire_bits_is_builtin_type;
  assign BufferedBroadcastAcquireTracker_7_io_inner_acquire_bits_a_type = io_inner_acquire_bits_a_type;
  assign BufferedBroadcastAcquireTracker_7_io_inner_acquire_bits_union = io_inner_acquire_bits_union;
  assign BufferedBroadcastAcquireTracker_7_io_inner_acquire_bits_data = io_inner_acquire_bits_data;
  assign BufferedBroadcastAcquireTracker_7_io_inner_acquire_bits_client_id = io_inner_acquire_bits_client_id;
  assign BufferedBroadcastAcquireTracker_7_io_inner_grant_ready = LockingRRArbiter_8_1_io_in_1_ready;
  assign BufferedBroadcastAcquireTracker_7_io_inner_finish_valid = T_1535;
  assign BufferedBroadcastAcquireTracker_7_io_inner_finish_bits_manager_xact_id = io_inner_finish_bits_manager_xact_id;
  assign BufferedBroadcastAcquireTracker_7_io_inner_probe_ready = LockingRRArbiter_7_1_io_in_1_ready;
  assign BufferedBroadcastAcquireTracker_7_io_inner_release_valid = io_inner_release_valid;
  assign BufferedBroadcastAcquireTracker_7_io_inner_release_bits_addr_beat = io_inner_release_bits_addr_beat;
  assign BufferedBroadcastAcquireTracker_7_io_inner_release_bits_addr_block = io_inner_release_bits_addr_block;
  assign BufferedBroadcastAcquireTracker_7_io_inner_release_bits_client_xact_id = io_inner_release_bits_client_xact_id;
  assign BufferedBroadcastAcquireTracker_7_io_inner_release_bits_voluntary = io_inner_release_bits_voluntary;
  assign BufferedBroadcastAcquireTracker_7_io_inner_release_bits_r_type = io_inner_release_bits_r_type;
  assign BufferedBroadcastAcquireTracker_7_io_inner_release_bits_data = io_inner_release_bits_data;
  assign BufferedBroadcastAcquireTracker_7_io_inner_release_bits_client_id = io_inner_release_bits_client_id;
  assign BufferedBroadcastAcquireTracker_7_io_incoherent_0 = io_incoherent_0;
  assign BufferedBroadcastAcquireTracker_7_io_outer_acquire_ready = outer_arb_io_in_1_acquire_ready;
  assign BufferedBroadcastAcquireTracker_7_io_outer_probe_valid = outer_arb_io_in_1_probe_valid;
  assign BufferedBroadcastAcquireTracker_7_io_outer_probe_bits_addr_block = outer_arb_io_in_1_probe_bits_addr_block;
  assign BufferedBroadcastAcquireTracker_7_io_outer_probe_bits_p_type = outer_arb_io_in_1_probe_bits_p_type;
  assign BufferedBroadcastAcquireTracker_7_io_outer_release_ready = outer_arb_io_in_1_release_ready;
  assign BufferedBroadcastAcquireTracker_7_io_outer_grant_valid = outer_arb_io_in_1_grant_valid;
  assign BufferedBroadcastAcquireTracker_7_io_outer_grant_bits_addr_beat = outer_arb_io_in_1_grant_bits_addr_beat;
  assign BufferedBroadcastAcquireTracker_7_io_outer_grant_bits_client_xact_id = outer_arb_io_in_1_grant_bits_client_xact_id;
  assign BufferedBroadcastAcquireTracker_7_io_outer_grant_bits_manager_xact_id = outer_arb_io_in_1_grant_bits_manager_xact_id;
  assign BufferedBroadcastAcquireTracker_7_io_outer_grant_bits_is_builtin_type = outer_arb_io_in_1_grant_bits_is_builtin_type;
  assign BufferedBroadcastAcquireTracker_7_io_outer_grant_bits_g_type = outer_arb_io_in_1_grant_bits_g_type;
  assign BufferedBroadcastAcquireTracker_7_io_outer_grant_bits_data = outer_arb_io_in_1_grant_bits_data;
  assign BufferedBroadcastAcquireTracker_7_io_outer_grant_bits_manager_id = outer_arb_io_in_1_grant_bits_manager_id;
  assign BufferedBroadcastAcquireTracker_7_io_outer_finish_ready = outer_arb_io_in_1_finish_ready;
  assign BufferedBroadcastAcquireTracker_7_io_alloc_iacq_should = T_1379;
  assign BufferedBroadcastAcquireTracker_7_io_alloc_irel_should = T_1498;
  assign BufferedBroadcastAcquireTracker_7_io_alloc_oprb_should = GEN_9;
  assign BufferedBroadcastAcquireTracker_1_1_clk = clk;
  assign BufferedBroadcastAcquireTracker_1_1_reset = reset;
  assign BufferedBroadcastAcquireTracker_1_1_io_inner_acquire_valid = T_1371;
  assign BufferedBroadcastAcquireTracker_1_1_io_inner_acquire_bits_addr_block = io_inner_acquire_bits_addr_block;
  assign BufferedBroadcastAcquireTracker_1_1_io_inner_acquire_bits_client_xact_id = io_inner_acquire_bits_client_xact_id;
  assign BufferedBroadcastAcquireTracker_1_1_io_inner_acquire_bits_addr_beat = io_inner_acquire_bits_addr_beat;
  assign BufferedBroadcastAcquireTracker_1_1_io_inner_acquire_bits_is_builtin_type = io_inner_acquire_bits_is_builtin_type;
  assign BufferedBroadcastAcquireTracker_1_1_io_inner_acquire_bits_a_type = io_inner_acquire_bits_a_type;
  assign BufferedBroadcastAcquireTracker_1_1_io_inner_acquire_bits_union = io_inner_acquire_bits_union;
  assign BufferedBroadcastAcquireTracker_1_1_io_inner_acquire_bits_data = io_inner_acquire_bits_data;
  assign BufferedBroadcastAcquireTracker_1_1_io_inner_acquire_bits_client_id = io_inner_acquire_bits_client_id;
  assign BufferedBroadcastAcquireTracker_1_1_io_inner_grant_ready = LockingRRArbiter_8_1_io_in_2_ready;
  assign BufferedBroadcastAcquireTracker_1_1_io_inner_finish_valid = T_1538;
  assign BufferedBroadcastAcquireTracker_1_1_io_inner_finish_bits_manager_xact_id = io_inner_finish_bits_manager_xact_id;
  assign BufferedBroadcastAcquireTracker_1_1_io_inner_probe_ready = LockingRRArbiter_7_1_io_in_2_ready;
  assign BufferedBroadcastAcquireTracker_1_1_io_inner_release_valid = io_inner_release_valid;
  assign BufferedBroadcastAcquireTracker_1_1_io_inner_release_bits_addr_beat = io_inner_release_bits_addr_beat;
  assign BufferedBroadcastAcquireTracker_1_1_io_inner_release_bits_addr_block = io_inner_release_bits_addr_block;
  assign BufferedBroadcastAcquireTracker_1_1_io_inner_release_bits_client_xact_id = io_inner_release_bits_client_xact_id;
  assign BufferedBroadcastAcquireTracker_1_1_io_inner_release_bits_voluntary = io_inner_release_bits_voluntary;
  assign BufferedBroadcastAcquireTracker_1_1_io_inner_release_bits_r_type = io_inner_release_bits_r_type;
  assign BufferedBroadcastAcquireTracker_1_1_io_inner_release_bits_data = io_inner_release_bits_data;
  assign BufferedBroadcastAcquireTracker_1_1_io_inner_release_bits_client_id = io_inner_release_bits_client_id;
  assign BufferedBroadcastAcquireTracker_1_1_io_incoherent_0 = io_incoherent_0;
  assign BufferedBroadcastAcquireTracker_1_1_io_outer_acquire_ready = outer_arb_io_in_2_acquire_ready;
  assign BufferedBroadcastAcquireTracker_1_1_io_outer_probe_valid = outer_arb_io_in_2_probe_valid;
  assign BufferedBroadcastAcquireTracker_1_1_io_outer_probe_bits_addr_block = outer_arb_io_in_2_probe_bits_addr_block;
  assign BufferedBroadcastAcquireTracker_1_1_io_outer_probe_bits_p_type = outer_arb_io_in_2_probe_bits_p_type;
  assign BufferedBroadcastAcquireTracker_1_1_io_outer_release_ready = outer_arb_io_in_2_release_ready;
  assign BufferedBroadcastAcquireTracker_1_1_io_outer_grant_valid = outer_arb_io_in_2_grant_valid;
  assign BufferedBroadcastAcquireTracker_1_1_io_outer_grant_bits_addr_beat = outer_arb_io_in_2_grant_bits_addr_beat;
  assign BufferedBroadcastAcquireTracker_1_1_io_outer_grant_bits_client_xact_id = outer_arb_io_in_2_grant_bits_client_xact_id;
  assign BufferedBroadcastAcquireTracker_1_1_io_outer_grant_bits_manager_xact_id = outer_arb_io_in_2_grant_bits_manager_xact_id;
  assign BufferedBroadcastAcquireTracker_1_1_io_outer_grant_bits_is_builtin_type = outer_arb_io_in_2_grant_bits_is_builtin_type;
  assign BufferedBroadcastAcquireTracker_1_1_io_outer_grant_bits_g_type = outer_arb_io_in_2_grant_bits_g_type;
  assign BufferedBroadcastAcquireTracker_1_1_io_outer_grant_bits_data = outer_arb_io_in_2_grant_bits_data;
  assign BufferedBroadcastAcquireTracker_1_1_io_outer_grant_bits_manager_id = outer_arb_io_in_2_grant_bits_manager_id;
  assign BufferedBroadcastAcquireTracker_1_1_io_outer_finish_ready = outer_arb_io_in_2_finish_ready;
  assign BufferedBroadcastAcquireTracker_1_1_io_alloc_iacq_should = T_1384;
  assign BufferedBroadcastAcquireTracker_1_1_io_alloc_irel_should = T_1503;
  assign BufferedBroadcastAcquireTracker_1_1_io_alloc_oprb_should = GEN_10;
  assign BufferedBroadcastAcquireTracker_2_1_clk = clk;
  assign BufferedBroadcastAcquireTracker_2_1_reset = reset;
  assign BufferedBroadcastAcquireTracker_2_1_io_inner_acquire_valid = T_1371;
  assign BufferedBroadcastAcquireTracker_2_1_io_inner_acquire_bits_addr_block = io_inner_acquire_bits_addr_block;
  assign BufferedBroadcastAcquireTracker_2_1_io_inner_acquire_bits_client_xact_id = io_inner_acquire_bits_client_xact_id;
  assign BufferedBroadcastAcquireTracker_2_1_io_inner_acquire_bits_addr_beat = io_inner_acquire_bits_addr_beat;
  assign BufferedBroadcastAcquireTracker_2_1_io_inner_acquire_bits_is_builtin_type = io_inner_acquire_bits_is_builtin_type;
  assign BufferedBroadcastAcquireTracker_2_1_io_inner_acquire_bits_a_type = io_inner_acquire_bits_a_type;
  assign BufferedBroadcastAcquireTracker_2_1_io_inner_acquire_bits_union = io_inner_acquire_bits_union;
  assign BufferedBroadcastAcquireTracker_2_1_io_inner_acquire_bits_data = io_inner_acquire_bits_data;
  assign BufferedBroadcastAcquireTracker_2_1_io_inner_acquire_bits_client_id = io_inner_acquire_bits_client_id;
  assign BufferedBroadcastAcquireTracker_2_1_io_inner_grant_ready = LockingRRArbiter_8_1_io_in_3_ready;
  assign BufferedBroadcastAcquireTracker_2_1_io_inner_finish_valid = T_1541;
  assign BufferedBroadcastAcquireTracker_2_1_io_inner_finish_bits_manager_xact_id = io_inner_finish_bits_manager_xact_id;
  assign BufferedBroadcastAcquireTracker_2_1_io_inner_probe_ready = LockingRRArbiter_7_1_io_in_3_ready;
  assign BufferedBroadcastAcquireTracker_2_1_io_inner_release_valid = io_inner_release_valid;
  assign BufferedBroadcastAcquireTracker_2_1_io_inner_release_bits_addr_beat = io_inner_release_bits_addr_beat;
  assign BufferedBroadcastAcquireTracker_2_1_io_inner_release_bits_addr_block = io_inner_release_bits_addr_block;
  assign BufferedBroadcastAcquireTracker_2_1_io_inner_release_bits_client_xact_id = io_inner_release_bits_client_xact_id;
  assign BufferedBroadcastAcquireTracker_2_1_io_inner_release_bits_voluntary = io_inner_release_bits_voluntary;
  assign BufferedBroadcastAcquireTracker_2_1_io_inner_release_bits_r_type = io_inner_release_bits_r_type;
  assign BufferedBroadcastAcquireTracker_2_1_io_inner_release_bits_data = io_inner_release_bits_data;
  assign BufferedBroadcastAcquireTracker_2_1_io_inner_release_bits_client_id = io_inner_release_bits_client_id;
  assign BufferedBroadcastAcquireTracker_2_1_io_incoherent_0 = io_incoherent_0;
  assign BufferedBroadcastAcquireTracker_2_1_io_outer_acquire_ready = outer_arb_io_in_3_acquire_ready;
  assign BufferedBroadcastAcquireTracker_2_1_io_outer_probe_valid = outer_arb_io_in_3_probe_valid;
  assign BufferedBroadcastAcquireTracker_2_1_io_outer_probe_bits_addr_block = outer_arb_io_in_3_probe_bits_addr_block;
  assign BufferedBroadcastAcquireTracker_2_1_io_outer_probe_bits_p_type = outer_arb_io_in_3_probe_bits_p_type;
  assign BufferedBroadcastAcquireTracker_2_1_io_outer_release_ready = outer_arb_io_in_3_release_ready;
  assign BufferedBroadcastAcquireTracker_2_1_io_outer_grant_valid = outer_arb_io_in_3_grant_valid;
  assign BufferedBroadcastAcquireTracker_2_1_io_outer_grant_bits_addr_beat = outer_arb_io_in_3_grant_bits_addr_beat;
  assign BufferedBroadcastAcquireTracker_2_1_io_outer_grant_bits_client_xact_id = outer_arb_io_in_3_grant_bits_client_xact_id;
  assign BufferedBroadcastAcquireTracker_2_1_io_outer_grant_bits_manager_xact_id = outer_arb_io_in_3_grant_bits_manager_xact_id;
  assign BufferedBroadcastAcquireTracker_2_1_io_outer_grant_bits_is_builtin_type = outer_arb_io_in_3_grant_bits_is_builtin_type;
  assign BufferedBroadcastAcquireTracker_2_1_io_outer_grant_bits_g_type = outer_arb_io_in_3_grant_bits_g_type;
  assign BufferedBroadcastAcquireTracker_2_1_io_outer_grant_bits_data = outer_arb_io_in_3_grant_bits_data;
  assign BufferedBroadcastAcquireTracker_2_1_io_outer_grant_bits_manager_id = outer_arb_io_in_3_grant_bits_manager_id;
  assign BufferedBroadcastAcquireTracker_2_1_io_outer_finish_ready = outer_arb_io_in_3_finish_ready;
  assign BufferedBroadcastAcquireTracker_2_1_io_alloc_iacq_should = T_1389;
  assign BufferedBroadcastAcquireTracker_2_1_io_alloc_irel_should = T_1508;
  assign BufferedBroadcastAcquireTracker_2_1_io_alloc_oprb_should = GEN_11;
  assign BufferedBroadcastAcquireTracker_3_1_clk = clk;
  assign BufferedBroadcastAcquireTracker_3_1_reset = reset;
  assign BufferedBroadcastAcquireTracker_3_1_io_inner_acquire_valid = T_1371;
  assign BufferedBroadcastAcquireTracker_3_1_io_inner_acquire_bits_addr_block = io_inner_acquire_bits_addr_block;
  assign BufferedBroadcastAcquireTracker_3_1_io_inner_acquire_bits_client_xact_id = io_inner_acquire_bits_client_xact_id;
  assign BufferedBroadcastAcquireTracker_3_1_io_inner_acquire_bits_addr_beat = io_inner_acquire_bits_addr_beat;
  assign BufferedBroadcastAcquireTracker_3_1_io_inner_acquire_bits_is_builtin_type = io_inner_acquire_bits_is_builtin_type;
  assign BufferedBroadcastAcquireTracker_3_1_io_inner_acquire_bits_a_type = io_inner_acquire_bits_a_type;
  assign BufferedBroadcastAcquireTracker_3_1_io_inner_acquire_bits_union = io_inner_acquire_bits_union;
  assign BufferedBroadcastAcquireTracker_3_1_io_inner_acquire_bits_data = io_inner_acquire_bits_data;
  assign BufferedBroadcastAcquireTracker_3_1_io_inner_acquire_bits_client_id = io_inner_acquire_bits_client_id;
  assign BufferedBroadcastAcquireTracker_3_1_io_inner_grant_ready = LockingRRArbiter_8_1_io_in_4_ready;
  assign BufferedBroadcastAcquireTracker_3_1_io_inner_finish_valid = T_1544;
  assign BufferedBroadcastAcquireTracker_3_1_io_inner_finish_bits_manager_xact_id = io_inner_finish_bits_manager_xact_id;
  assign BufferedBroadcastAcquireTracker_3_1_io_inner_probe_ready = LockingRRArbiter_7_1_io_in_4_ready;
  assign BufferedBroadcastAcquireTracker_3_1_io_inner_release_valid = io_inner_release_valid;
  assign BufferedBroadcastAcquireTracker_3_1_io_inner_release_bits_addr_beat = io_inner_release_bits_addr_beat;
  assign BufferedBroadcastAcquireTracker_3_1_io_inner_release_bits_addr_block = io_inner_release_bits_addr_block;
  assign BufferedBroadcastAcquireTracker_3_1_io_inner_release_bits_client_xact_id = io_inner_release_bits_client_xact_id;
  assign BufferedBroadcastAcquireTracker_3_1_io_inner_release_bits_voluntary = io_inner_release_bits_voluntary;
  assign BufferedBroadcastAcquireTracker_3_1_io_inner_release_bits_r_type = io_inner_release_bits_r_type;
  assign BufferedBroadcastAcquireTracker_3_1_io_inner_release_bits_data = io_inner_release_bits_data;
  assign BufferedBroadcastAcquireTracker_3_1_io_inner_release_bits_client_id = io_inner_release_bits_client_id;
  assign BufferedBroadcastAcquireTracker_3_1_io_incoherent_0 = io_incoherent_0;
  assign BufferedBroadcastAcquireTracker_3_1_io_outer_acquire_ready = outer_arb_io_in_4_acquire_ready;
  assign BufferedBroadcastAcquireTracker_3_1_io_outer_probe_valid = outer_arb_io_in_4_probe_valid;
  assign BufferedBroadcastAcquireTracker_3_1_io_outer_probe_bits_addr_block = outer_arb_io_in_4_probe_bits_addr_block;
  assign BufferedBroadcastAcquireTracker_3_1_io_outer_probe_bits_p_type = outer_arb_io_in_4_probe_bits_p_type;
  assign BufferedBroadcastAcquireTracker_3_1_io_outer_release_ready = outer_arb_io_in_4_release_ready;
  assign BufferedBroadcastAcquireTracker_3_1_io_outer_grant_valid = outer_arb_io_in_4_grant_valid;
  assign BufferedBroadcastAcquireTracker_3_1_io_outer_grant_bits_addr_beat = outer_arb_io_in_4_grant_bits_addr_beat;
  assign BufferedBroadcastAcquireTracker_3_1_io_outer_grant_bits_client_xact_id = outer_arb_io_in_4_grant_bits_client_xact_id;
  assign BufferedBroadcastAcquireTracker_3_1_io_outer_grant_bits_manager_xact_id = outer_arb_io_in_4_grant_bits_manager_xact_id;
  assign BufferedBroadcastAcquireTracker_3_1_io_outer_grant_bits_is_builtin_type = outer_arb_io_in_4_grant_bits_is_builtin_type;
  assign BufferedBroadcastAcquireTracker_3_1_io_outer_grant_bits_g_type = outer_arb_io_in_4_grant_bits_g_type;
  assign BufferedBroadcastAcquireTracker_3_1_io_outer_grant_bits_data = outer_arb_io_in_4_grant_bits_data;
  assign BufferedBroadcastAcquireTracker_3_1_io_outer_grant_bits_manager_id = outer_arb_io_in_4_grant_bits_manager_id;
  assign BufferedBroadcastAcquireTracker_3_1_io_outer_finish_ready = outer_arb_io_in_4_finish_ready;
  assign BufferedBroadcastAcquireTracker_3_1_io_alloc_iacq_should = T_1394;
  assign BufferedBroadcastAcquireTracker_3_1_io_alloc_irel_should = T_1513;
  assign BufferedBroadcastAcquireTracker_3_1_io_alloc_oprb_should = GEN_12;
  assign BufferedBroadcastAcquireTracker_4_1_clk = clk;
  assign BufferedBroadcastAcquireTracker_4_1_reset = reset;
  assign BufferedBroadcastAcquireTracker_4_1_io_inner_acquire_valid = T_1371;
  assign BufferedBroadcastAcquireTracker_4_1_io_inner_acquire_bits_addr_block = io_inner_acquire_bits_addr_block;
  assign BufferedBroadcastAcquireTracker_4_1_io_inner_acquire_bits_client_xact_id = io_inner_acquire_bits_client_xact_id;
  assign BufferedBroadcastAcquireTracker_4_1_io_inner_acquire_bits_addr_beat = io_inner_acquire_bits_addr_beat;
  assign BufferedBroadcastAcquireTracker_4_1_io_inner_acquire_bits_is_builtin_type = io_inner_acquire_bits_is_builtin_type;
  assign BufferedBroadcastAcquireTracker_4_1_io_inner_acquire_bits_a_type = io_inner_acquire_bits_a_type;
  assign BufferedBroadcastAcquireTracker_4_1_io_inner_acquire_bits_union = io_inner_acquire_bits_union;
  assign BufferedBroadcastAcquireTracker_4_1_io_inner_acquire_bits_data = io_inner_acquire_bits_data;
  assign BufferedBroadcastAcquireTracker_4_1_io_inner_acquire_bits_client_id = io_inner_acquire_bits_client_id;
  assign BufferedBroadcastAcquireTracker_4_1_io_inner_grant_ready = LockingRRArbiter_8_1_io_in_5_ready;
  assign BufferedBroadcastAcquireTracker_4_1_io_inner_finish_valid = T_1547;
  assign BufferedBroadcastAcquireTracker_4_1_io_inner_finish_bits_manager_xact_id = io_inner_finish_bits_manager_xact_id;
  assign BufferedBroadcastAcquireTracker_4_1_io_inner_probe_ready = LockingRRArbiter_7_1_io_in_5_ready;
  assign BufferedBroadcastAcquireTracker_4_1_io_inner_release_valid = io_inner_release_valid;
  assign BufferedBroadcastAcquireTracker_4_1_io_inner_release_bits_addr_beat = io_inner_release_bits_addr_beat;
  assign BufferedBroadcastAcquireTracker_4_1_io_inner_release_bits_addr_block = io_inner_release_bits_addr_block;
  assign BufferedBroadcastAcquireTracker_4_1_io_inner_release_bits_client_xact_id = io_inner_release_bits_client_xact_id;
  assign BufferedBroadcastAcquireTracker_4_1_io_inner_release_bits_voluntary = io_inner_release_bits_voluntary;
  assign BufferedBroadcastAcquireTracker_4_1_io_inner_release_bits_r_type = io_inner_release_bits_r_type;
  assign BufferedBroadcastAcquireTracker_4_1_io_inner_release_bits_data = io_inner_release_bits_data;
  assign BufferedBroadcastAcquireTracker_4_1_io_inner_release_bits_client_id = io_inner_release_bits_client_id;
  assign BufferedBroadcastAcquireTracker_4_1_io_incoherent_0 = io_incoherent_0;
  assign BufferedBroadcastAcquireTracker_4_1_io_outer_acquire_ready = outer_arb_io_in_5_acquire_ready;
  assign BufferedBroadcastAcquireTracker_4_1_io_outer_probe_valid = outer_arb_io_in_5_probe_valid;
  assign BufferedBroadcastAcquireTracker_4_1_io_outer_probe_bits_addr_block = outer_arb_io_in_5_probe_bits_addr_block;
  assign BufferedBroadcastAcquireTracker_4_1_io_outer_probe_bits_p_type = outer_arb_io_in_5_probe_bits_p_type;
  assign BufferedBroadcastAcquireTracker_4_1_io_outer_release_ready = outer_arb_io_in_5_release_ready;
  assign BufferedBroadcastAcquireTracker_4_1_io_outer_grant_valid = outer_arb_io_in_5_grant_valid;
  assign BufferedBroadcastAcquireTracker_4_1_io_outer_grant_bits_addr_beat = outer_arb_io_in_5_grant_bits_addr_beat;
  assign BufferedBroadcastAcquireTracker_4_1_io_outer_grant_bits_client_xact_id = outer_arb_io_in_5_grant_bits_client_xact_id;
  assign BufferedBroadcastAcquireTracker_4_1_io_outer_grant_bits_manager_xact_id = outer_arb_io_in_5_grant_bits_manager_xact_id;
  assign BufferedBroadcastAcquireTracker_4_1_io_outer_grant_bits_is_builtin_type = outer_arb_io_in_5_grant_bits_is_builtin_type;
  assign BufferedBroadcastAcquireTracker_4_1_io_outer_grant_bits_g_type = outer_arb_io_in_5_grant_bits_g_type;
  assign BufferedBroadcastAcquireTracker_4_1_io_outer_grant_bits_data = outer_arb_io_in_5_grant_bits_data;
  assign BufferedBroadcastAcquireTracker_4_1_io_outer_grant_bits_manager_id = outer_arb_io_in_5_grant_bits_manager_id;
  assign BufferedBroadcastAcquireTracker_4_1_io_outer_finish_ready = outer_arb_io_in_5_finish_ready;
  assign BufferedBroadcastAcquireTracker_4_1_io_alloc_iacq_should = T_1399;
  assign BufferedBroadcastAcquireTracker_4_1_io_alloc_irel_should = T_1518;
  assign BufferedBroadcastAcquireTracker_4_1_io_alloc_oprb_should = GEN_13;
  assign BufferedBroadcastAcquireTracker_5_1_clk = clk;
  assign BufferedBroadcastAcquireTracker_5_1_reset = reset;
  assign BufferedBroadcastAcquireTracker_5_1_io_inner_acquire_valid = T_1371;
  assign BufferedBroadcastAcquireTracker_5_1_io_inner_acquire_bits_addr_block = io_inner_acquire_bits_addr_block;
  assign BufferedBroadcastAcquireTracker_5_1_io_inner_acquire_bits_client_xact_id = io_inner_acquire_bits_client_xact_id;
  assign BufferedBroadcastAcquireTracker_5_1_io_inner_acquire_bits_addr_beat = io_inner_acquire_bits_addr_beat;
  assign BufferedBroadcastAcquireTracker_5_1_io_inner_acquire_bits_is_builtin_type = io_inner_acquire_bits_is_builtin_type;
  assign BufferedBroadcastAcquireTracker_5_1_io_inner_acquire_bits_a_type = io_inner_acquire_bits_a_type;
  assign BufferedBroadcastAcquireTracker_5_1_io_inner_acquire_bits_union = io_inner_acquire_bits_union;
  assign BufferedBroadcastAcquireTracker_5_1_io_inner_acquire_bits_data = io_inner_acquire_bits_data;
  assign BufferedBroadcastAcquireTracker_5_1_io_inner_acquire_bits_client_id = io_inner_acquire_bits_client_id;
  assign BufferedBroadcastAcquireTracker_5_1_io_inner_grant_ready = LockingRRArbiter_8_1_io_in_6_ready;
  assign BufferedBroadcastAcquireTracker_5_1_io_inner_finish_valid = T_1550;
  assign BufferedBroadcastAcquireTracker_5_1_io_inner_finish_bits_manager_xact_id = io_inner_finish_bits_manager_xact_id;
  assign BufferedBroadcastAcquireTracker_5_1_io_inner_probe_ready = LockingRRArbiter_7_1_io_in_6_ready;
  assign BufferedBroadcastAcquireTracker_5_1_io_inner_release_valid = io_inner_release_valid;
  assign BufferedBroadcastAcquireTracker_5_1_io_inner_release_bits_addr_beat = io_inner_release_bits_addr_beat;
  assign BufferedBroadcastAcquireTracker_5_1_io_inner_release_bits_addr_block = io_inner_release_bits_addr_block;
  assign BufferedBroadcastAcquireTracker_5_1_io_inner_release_bits_client_xact_id = io_inner_release_bits_client_xact_id;
  assign BufferedBroadcastAcquireTracker_5_1_io_inner_release_bits_voluntary = io_inner_release_bits_voluntary;
  assign BufferedBroadcastAcquireTracker_5_1_io_inner_release_bits_r_type = io_inner_release_bits_r_type;
  assign BufferedBroadcastAcquireTracker_5_1_io_inner_release_bits_data = io_inner_release_bits_data;
  assign BufferedBroadcastAcquireTracker_5_1_io_inner_release_bits_client_id = io_inner_release_bits_client_id;
  assign BufferedBroadcastAcquireTracker_5_1_io_incoherent_0 = io_incoherent_0;
  assign BufferedBroadcastAcquireTracker_5_1_io_outer_acquire_ready = outer_arb_io_in_6_acquire_ready;
  assign BufferedBroadcastAcquireTracker_5_1_io_outer_probe_valid = outer_arb_io_in_6_probe_valid;
  assign BufferedBroadcastAcquireTracker_5_1_io_outer_probe_bits_addr_block = outer_arb_io_in_6_probe_bits_addr_block;
  assign BufferedBroadcastAcquireTracker_5_1_io_outer_probe_bits_p_type = outer_arb_io_in_6_probe_bits_p_type;
  assign BufferedBroadcastAcquireTracker_5_1_io_outer_release_ready = outer_arb_io_in_6_release_ready;
  assign BufferedBroadcastAcquireTracker_5_1_io_outer_grant_valid = outer_arb_io_in_6_grant_valid;
  assign BufferedBroadcastAcquireTracker_5_1_io_outer_grant_bits_addr_beat = outer_arb_io_in_6_grant_bits_addr_beat;
  assign BufferedBroadcastAcquireTracker_5_1_io_outer_grant_bits_client_xact_id = outer_arb_io_in_6_grant_bits_client_xact_id;
  assign BufferedBroadcastAcquireTracker_5_1_io_outer_grant_bits_manager_xact_id = outer_arb_io_in_6_grant_bits_manager_xact_id;
  assign BufferedBroadcastAcquireTracker_5_1_io_outer_grant_bits_is_builtin_type = outer_arb_io_in_6_grant_bits_is_builtin_type;
  assign BufferedBroadcastAcquireTracker_5_1_io_outer_grant_bits_g_type = outer_arb_io_in_6_grant_bits_g_type;
  assign BufferedBroadcastAcquireTracker_5_1_io_outer_grant_bits_data = outer_arb_io_in_6_grant_bits_data;
  assign BufferedBroadcastAcquireTracker_5_1_io_outer_grant_bits_manager_id = outer_arb_io_in_6_grant_bits_manager_id;
  assign BufferedBroadcastAcquireTracker_5_1_io_outer_finish_ready = outer_arb_io_in_6_finish_ready;
  assign BufferedBroadcastAcquireTracker_5_1_io_alloc_iacq_should = T_1404;
  assign BufferedBroadcastAcquireTracker_5_1_io_alloc_irel_should = T_1523;
  assign BufferedBroadcastAcquireTracker_5_1_io_alloc_oprb_should = GEN_14;
  assign BufferedBroadcastAcquireTracker_6_1_clk = clk;
  assign BufferedBroadcastAcquireTracker_6_1_reset = reset;
  assign BufferedBroadcastAcquireTracker_6_1_io_inner_acquire_valid = T_1371;
  assign BufferedBroadcastAcquireTracker_6_1_io_inner_acquire_bits_addr_block = io_inner_acquire_bits_addr_block;
  assign BufferedBroadcastAcquireTracker_6_1_io_inner_acquire_bits_client_xact_id = io_inner_acquire_bits_client_xact_id;
  assign BufferedBroadcastAcquireTracker_6_1_io_inner_acquire_bits_addr_beat = io_inner_acquire_bits_addr_beat;
  assign BufferedBroadcastAcquireTracker_6_1_io_inner_acquire_bits_is_builtin_type = io_inner_acquire_bits_is_builtin_type;
  assign BufferedBroadcastAcquireTracker_6_1_io_inner_acquire_bits_a_type = io_inner_acquire_bits_a_type;
  assign BufferedBroadcastAcquireTracker_6_1_io_inner_acquire_bits_union = io_inner_acquire_bits_union;
  assign BufferedBroadcastAcquireTracker_6_1_io_inner_acquire_bits_data = io_inner_acquire_bits_data;
  assign BufferedBroadcastAcquireTracker_6_1_io_inner_acquire_bits_client_id = io_inner_acquire_bits_client_id;
  assign BufferedBroadcastAcquireTracker_6_1_io_inner_grant_ready = LockingRRArbiter_8_1_io_in_7_ready;
  assign BufferedBroadcastAcquireTracker_6_1_io_inner_finish_valid = T_1553;
  assign BufferedBroadcastAcquireTracker_6_1_io_inner_finish_bits_manager_xact_id = io_inner_finish_bits_manager_xact_id;
  assign BufferedBroadcastAcquireTracker_6_1_io_inner_probe_ready = LockingRRArbiter_7_1_io_in_7_ready;
  assign BufferedBroadcastAcquireTracker_6_1_io_inner_release_valid = io_inner_release_valid;
  assign BufferedBroadcastAcquireTracker_6_1_io_inner_release_bits_addr_beat = io_inner_release_bits_addr_beat;
  assign BufferedBroadcastAcquireTracker_6_1_io_inner_release_bits_addr_block = io_inner_release_bits_addr_block;
  assign BufferedBroadcastAcquireTracker_6_1_io_inner_release_bits_client_xact_id = io_inner_release_bits_client_xact_id;
  assign BufferedBroadcastAcquireTracker_6_1_io_inner_release_bits_voluntary = io_inner_release_bits_voluntary;
  assign BufferedBroadcastAcquireTracker_6_1_io_inner_release_bits_r_type = io_inner_release_bits_r_type;
  assign BufferedBroadcastAcquireTracker_6_1_io_inner_release_bits_data = io_inner_release_bits_data;
  assign BufferedBroadcastAcquireTracker_6_1_io_inner_release_bits_client_id = io_inner_release_bits_client_id;
  assign BufferedBroadcastAcquireTracker_6_1_io_incoherent_0 = io_incoherent_0;
  assign BufferedBroadcastAcquireTracker_6_1_io_outer_acquire_ready = outer_arb_io_in_7_acquire_ready;
  assign BufferedBroadcastAcquireTracker_6_1_io_outer_probe_valid = outer_arb_io_in_7_probe_valid;
  assign BufferedBroadcastAcquireTracker_6_1_io_outer_probe_bits_addr_block = outer_arb_io_in_7_probe_bits_addr_block;
  assign BufferedBroadcastAcquireTracker_6_1_io_outer_probe_bits_p_type = outer_arb_io_in_7_probe_bits_p_type;
  assign BufferedBroadcastAcquireTracker_6_1_io_outer_release_ready = outer_arb_io_in_7_release_ready;
  assign BufferedBroadcastAcquireTracker_6_1_io_outer_grant_valid = outer_arb_io_in_7_grant_valid;
  assign BufferedBroadcastAcquireTracker_6_1_io_outer_grant_bits_addr_beat = outer_arb_io_in_7_grant_bits_addr_beat;
  assign BufferedBroadcastAcquireTracker_6_1_io_outer_grant_bits_client_xact_id = outer_arb_io_in_7_grant_bits_client_xact_id;
  assign BufferedBroadcastAcquireTracker_6_1_io_outer_grant_bits_manager_xact_id = outer_arb_io_in_7_grant_bits_manager_xact_id;
  assign BufferedBroadcastAcquireTracker_6_1_io_outer_grant_bits_is_builtin_type = outer_arb_io_in_7_grant_bits_is_builtin_type;
  assign BufferedBroadcastAcquireTracker_6_1_io_outer_grant_bits_g_type = outer_arb_io_in_7_grant_bits_g_type;
  assign BufferedBroadcastAcquireTracker_6_1_io_outer_grant_bits_data = outer_arb_io_in_7_grant_bits_data;
  assign BufferedBroadcastAcquireTracker_6_1_io_outer_grant_bits_manager_id = outer_arb_io_in_7_grant_bits_manager_id;
  assign BufferedBroadcastAcquireTracker_6_1_io_outer_finish_ready = outer_arb_io_in_7_finish_ready;
  assign BufferedBroadcastAcquireTracker_6_1_io_alloc_iacq_should = T_1409;
  assign BufferedBroadcastAcquireTracker_6_1_io_alloc_irel_should = T_1528;
  assign BufferedBroadcastAcquireTracker_6_1_io_alloc_oprb_should = GEN_15;
  assign outer_arb_clk = clk;
  assign outer_arb_reset = reset;
  assign outer_arb_io_in_0_acquire_valid = BufferedBroadcastVoluntaryReleaseTracker_1_io_outer_acquire_valid;
  assign outer_arb_io_in_0_acquire_bits_addr_block = BufferedBroadcastVoluntaryReleaseTracker_1_io_outer_acquire_bits_addr_block;
  assign outer_arb_io_in_0_acquire_bits_client_xact_id = BufferedBroadcastVoluntaryReleaseTracker_1_io_outer_acquire_bits_client_xact_id;
  assign outer_arb_io_in_0_acquire_bits_addr_beat = BufferedBroadcastVoluntaryReleaseTracker_1_io_outer_acquire_bits_addr_beat;
  assign outer_arb_io_in_0_acquire_bits_is_builtin_type = BufferedBroadcastVoluntaryReleaseTracker_1_io_outer_acquire_bits_is_builtin_type;
  assign outer_arb_io_in_0_acquire_bits_a_type = BufferedBroadcastVoluntaryReleaseTracker_1_io_outer_acquire_bits_a_type;
  assign outer_arb_io_in_0_acquire_bits_union = BufferedBroadcastVoluntaryReleaseTracker_1_io_outer_acquire_bits_union;
  assign outer_arb_io_in_0_acquire_bits_data = BufferedBroadcastVoluntaryReleaseTracker_1_io_outer_acquire_bits_data;
  assign outer_arb_io_in_0_probe_ready = BufferedBroadcastVoluntaryReleaseTracker_1_io_outer_probe_ready;
  assign outer_arb_io_in_0_release_valid = BufferedBroadcastVoluntaryReleaseTracker_1_io_outer_release_valid;
  assign outer_arb_io_in_0_release_bits_addr_beat = BufferedBroadcastVoluntaryReleaseTracker_1_io_outer_release_bits_addr_beat;
  assign outer_arb_io_in_0_release_bits_addr_block = BufferedBroadcastVoluntaryReleaseTracker_1_io_outer_release_bits_addr_block;
  assign outer_arb_io_in_0_release_bits_client_xact_id = BufferedBroadcastVoluntaryReleaseTracker_1_io_outer_release_bits_client_xact_id;
  assign outer_arb_io_in_0_release_bits_voluntary = BufferedBroadcastVoluntaryReleaseTracker_1_io_outer_release_bits_voluntary;
  assign outer_arb_io_in_0_release_bits_r_type = BufferedBroadcastVoluntaryReleaseTracker_1_io_outer_release_bits_r_type;
  assign outer_arb_io_in_0_release_bits_data = BufferedBroadcastVoluntaryReleaseTracker_1_io_outer_release_bits_data;
  assign outer_arb_io_in_0_grant_ready = BufferedBroadcastVoluntaryReleaseTracker_1_io_outer_grant_ready;
  assign outer_arb_io_in_0_finish_valid = BufferedBroadcastVoluntaryReleaseTracker_1_io_outer_finish_valid;
  assign outer_arb_io_in_0_finish_bits_manager_xact_id = BufferedBroadcastVoluntaryReleaseTracker_1_io_outer_finish_bits_manager_xact_id;
  assign outer_arb_io_in_0_finish_bits_manager_id = BufferedBroadcastVoluntaryReleaseTracker_1_io_outer_finish_bits_manager_id;
  assign outer_arb_io_in_1_acquire_valid = BufferedBroadcastAcquireTracker_7_io_outer_acquire_valid;
  assign outer_arb_io_in_1_acquire_bits_addr_block = BufferedBroadcastAcquireTracker_7_io_outer_acquire_bits_addr_block;
  assign outer_arb_io_in_1_acquire_bits_client_xact_id = BufferedBroadcastAcquireTracker_7_io_outer_acquire_bits_client_xact_id;
  assign outer_arb_io_in_1_acquire_bits_addr_beat = BufferedBroadcastAcquireTracker_7_io_outer_acquire_bits_addr_beat;
  assign outer_arb_io_in_1_acquire_bits_is_builtin_type = BufferedBroadcastAcquireTracker_7_io_outer_acquire_bits_is_builtin_type;
  assign outer_arb_io_in_1_acquire_bits_a_type = BufferedBroadcastAcquireTracker_7_io_outer_acquire_bits_a_type;
  assign outer_arb_io_in_1_acquire_bits_union = BufferedBroadcastAcquireTracker_7_io_outer_acquire_bits_union;
  assign outer_arb_io_in_1_acquire_bits_data = BufferedBroadcastAcquireTracker_7_io_outer_acquire_bits_data;
  assign outer_arb_io_in_1_probe_ready = BufferedBroadcastAcquireTracker_7_io_outer_probe_ready;
  assign outer_arb_io_in_1_release_valid = BufferedBroadcastAcquireTracker_7_io_outer_release_valid;
  assign outer_arb_io_in_1_release_bits_addr_beat = BufferedBroadcastAcquireTracker_7_io_outer_release_bits_addr_beat;
  assign outer_arb_io_in_1_release_bits_addr_block = BufferedBroadcastAcquireTracker_7_io_outer_release_bits_addr_block;
  assign outer_arb_io_in_1_release_bits_client_xact_id = BufferedBroadcastAcquireTracker_7_io_outer_release_bits_client_xact_id;
  assign outer_arb_io_in_1_release_bits_voluntary = BufferedBroadcastAcquireTracker_7_io_outer_release_bits_voluntary;
  assign outer_arb_io_in_1_release_bits_r_type = BufferedBroadcastAcquireTracker_7_io_outer_release_bits_r_type;
  assign outer_arb_io_in_1_release_bits_data = BufferedBroadcastAcquireTracker_7_io_outer_release_bits_data;
  assign outer_arb_io_in_1_grant_ready = BufferedBroadcastAcquireTracker_7_io_outer_grant_ready;
  assign outer_arb_io_in_1_finish_valid = BufferedBroadcastAcquireTracker_7_io_outer_finish_valid;
  assign outer_arb_io_in_1_finish_bits_manager_xact_id = BufferedBroadcastAcquireTracker_7_io_outer_finish_bits_manager_xact_id;
  assign outer_arb_io_in_1_finish_bits_manager_id = BufferedBroadcastAcquireTracker_7_io_outer_finish_bits_manager_id;
  assign outer_arb_io_in_2_acquire_valid = BufferedBroadcastAcquireTracker_1_1_io_outer_acquire_valid;
  assign outer_arb_io_in_2_acquire_bits_addr_block = BufferedBroadcastAcquireTracker_1_1_io_outer_acquire_bits_addr_block;
  assign outer_arb_io_in_2_acquire_bits_client_xact_id = BufferedBroadcastAcquireTracker_1_1_io_outer_acquire_bits_client_xact_id;
  assign outer_arb_io_in_2_acquire_bits_addr_beat = BufferedBroadcastAcquireTracker_1_1_io_outer_acquire_bits_addr_beat;
  assign outer_arb_io_in_2_acquire_bits_is_builtin_type = BufferedBroadcastAcquireTracker_1_1_io_outer_acquire_bits_is_builtin_type;
  assign outer_arb_io_in_2_acquire_bits_a_type = BufferedBroadcastAcquireTracker_1_1_io_outer_acquire_bits_a_type;
  assign outer_arb_io_in_2_acquire_bits_union = BufferedBroadcastAcquireTracker_1_1_io_outer_acquire_bits_union;
  assign outer_arb_io_in_2_acquire_bits_data = BufferedBroadcastAcquireTracker_1_1_io_outer_acquire_bits_data;
  assign outer_arb_io_in_2_probe_ready = BufferedBroadcastAcquireTracker_1_1_io_outer_probe_ready;
  assign outer_arb_io_in_2_release_valid = BufferedBroadcastAcquireTracker_1_1_io_outer_release_valid;
  assign outer_arb_io_in_2_release_bits_addr_beat = BufferedBroadcastAcquireTracker_1_1_io_outer_release_bits_addr_beat;
  assign outer_arb_io_in_2_release_bits_addr_block = BufferedBroadcastAcquireTracker_1_1_io_outer_release_bits_addr_block;
  assign outer_arb_io_in_2_release_bits_client_xact_id = BufferedBroadcastAcquireTracker_1_1_io_outer_release_bits_client_xact_id;
  assign outer_arb_io_in_2_release_bits_voluntary = BufferedBroadcastAcquireTracker_1_1_io_outer_release_bits_voluntary;
  assign outer_arb_io_in_2_release_bits_r_type = BufferedBroadcastAcquireTracker_1_1_io_outer_release_bits_r_type;
  assign outer_arb_io_in_2_release_bits_data = BufferedBroadcastAcquireTracker_1_1_io_outer_release_bits_data;
  assign outer_arb_io_in_2_grant_ready = BufferedBroadcastAcquireTracker_1_1_io_outer_grant_ready;
  assign outer_arb_io_in_2_finish_valid = BufferedBroadcastAcquireTracker_1_1_io_outer_finish_valid;
  assign outer_arb_io_in_2_finish_bits_manager_xact_id = BufferedBroadcastAcquireTracker_1_1_io_outer_finish_bits_manager_xact_id;
  assign outer_arb_io_in_2_finish_bits_manager_id = BufferedBroadcastAcquireTracker_1_1_io_outer_finish_bits_manager_id;
  assign outer_arb_io_in_3_acquire_valid = BufferedBroadcastAcquireTracker_2_1_io_outer_acquire_valid;
  assign outer_arb_io_in_3_acquire_bits_addr_block = BufferedBroadcastAcquireTracker_2_1_io_outer_acquire_bits_addr_block;
  assign outer_arb_io_in_3_acquire_bits_client_xact_id = BufferedBroadcastAcquireTracker_2_1_io_outer_acquire_bits_client_xact_id;
  assign outer_arb_io_in_3_acquire_bits_addr_beat = BufferedBroadcastAcquireTracker_2_1_io_outer_acquire_bits_addr_beat;
  assign outer_arb_io_in_3_acquire_bits_is_builtin_type = BufferedBroadcastAcquireTracker_2_1_io_outer_acquire_bits_is_builtin_type;
  assign outer_arb_io_in_3_acquire_bits_a_type = BufferedBroadcastAcquireTracker_2_1_io_outer_acquire_bits_a_type;
  assign outer_arb_io_in_3_acquire_bits_union = BufferedBroadcastAcquireTracker_2_1_io_outer_acquire_bits_union;
  assign outer_arb_io_in_3_acquire_bits_data = BufferedBroadcastAcquireTracker_2_1_io_outer_acquire_bits_data;
  assign outer_arb_io_in_3_probe_ready = BufferedBroadcastAcquireTracker_2_1_io_outer_probe_ready;
  assign outer_arb_io_in_3_release_valid = BufferedBroadcastAcquireTracker_2_1_io_outer_release_valid;
  assign outer_arb_io_in_3_release_bits_addr_beat = BufferedBroadcastAcquireTracker_2_1_io_outer_release_bits_addr_beat;
  assign outer_arb_io_in_3_release_bits_addr_block = BufferedBroadcastAcquireTracker_2_1_io_outer_release_bits_addr_block;
  assign outer_arb_io_in_3_release_bits_client_xact_id = BufferedBroadcastAcquireTracker_2_1_io_outer_release_bits_client_xact_id;
  assign outer_arb_io_in_3_release_bits_voluntary = BufferedBroadcastAcquireTracker_2_1_io_outer_release_bits_voluntary;
  assign outer_arb_io_in_3_release_bits_r_type = BufferedBroadcastAcquireTracker_2_1_io_outer_release_bits_r_type;
  assign outer_arb_io_in_3_release_bits_data = BufferedBroadcastAcquireTracker_2_1_io_outer_release_bits_data;
  assign outer_arb_io_in_3_grant_ready = BufferedBroadcastAcquireTracker_2_1_io_outer_grant_ready;
  assign outer_arb_io_in_3_finish_valid = BufferedBroadcastAcquireTracker_2_1_io_outer_finish_valid;
  assign outer_arb_io_in_3_finish_bits_manager_xact_id = BufferedBroadcastAcquireTracker_2_1_io_outer_finish_bits_manager_xact_id;
  assign outer_arb_io_in_3_finish_bits_manager_id = BufferedBroadcastAcquireTracker_2_1_io_outer_finish_bits_manager_id;
  assign outer_arb_io_in_4_acquire_valid = BufferedBroadcastAcquireTracker_3_1_io_outer_acquire_valid;
  assign outer_arb_io_in_4_acquire_bits_addr_block = BufferedBroadcastAcquireTracker_3_1_io_outer_acquire_bits_addr_block;
  assign outer_arb_io_in_4_acquire_bits_client_xact_id = BufferedBroadcastAcquireTracker_3_1_io_outer_acquire_bits_client_xact_id;
  assign outer_arb_io_in_4_acquire_bits_addr_beat = BufferedBroadcastAcquireTracker_3_1_io_outer_acquire_bits_addr_beat;
  assign outer_arb_io_in_4_acquire_bits_is_builtin_type = BufferedBroadcastAcquireTracker_3_1_io_outer_acquire_bits_is_builtin_type;
  assign outer_arb_io_in_4_acquire_bits_a_type = BufferedBroadcastAcquireTracker_3_1_io_outer_acquire_bits_a_type;
  assign outer_arb_io_in_4_acquire_bits_union = BufferedBroadcastAcquireTracker_3_1_io_outer_acquire_bits_union;
  assign outer_arb_io_in_4_acquire_bits_data = BufferedBroadcastAcquireTracker_3_1_io_outer_acquire_bits_data;
  assign outer_arb_io_in_4_probe_ready = BufferedBroadcastAcquireTracker_3_1_io_outer_probe_ready;
  assign outer_arb_io_in_4_release_valid = BufferedBroadcastAcquireTracker_3_1_io_outer_release_valid;
  assign outer_arb_io_in_4_release_bits_addr_beat = BufferedBroadcastAcquireTracker_3_1_io_outer_release_bits_addr_beat;
  assign outer_arb_io_in_4_release_bits_addr_block = BufferedBroadcastAcquireTracker_3_1_io_outer_release_bits_addr_block;
  assign outer_arb_io_in_4_release_bits_client_xact_id = BufferedBroadcastAcquireTracker_3_1_io_outer_release_bits_client_xact_id;
  assign outer_arb_io_in_4_release_bits_voluntary = BufferedBroadcastAcquireTracker_3_1_io_outer_release_bits_voluntary;
  assign outer_arb_io_in_4_release_bits_r_type = BufferedBroadcastAcquireTracker_3_1_io_outer_release_bits_r_type;
  assign outer_arb_io_in_4_release_bits_data = BufferedBroadcastAcquireTracker_3_1_io_outer_release_bits_data;
  assign outer_arb_io_in_4_grant_ready = BufferedBroadcastAcquireTracker_3_1_io_outer_grant_ready;
  assign outer_arb_io_in_4_finish_valid = BufferedBroadcastAcquireTracker_3_1_io_outer_finish_valid;
  assign outer_arb_io_in_4_finish_bits_manager_xact_id = BufferedBroadcastAcquireTracker_3_1_io_outer_finish_bits_manager_xact_id;
  assign outer_arb_io_in_4_finish_bits_manager_id = BufferedBroadcastAcquireTracker_3_1_io_outer_finish_bits_manager_id;
  assign outer_arb_io_in_5_acquire_valid = BufferedBroadcastAcquireTracker_4_1_io_outer_acquire_valid;
  assign outer_arb_io_in_5_acquire_bits_addr_block = BufferedBroadcastAcquireTracker_4_1_io_outer_acquire_bits_addr_block;
  assign outer_arb_io_in_5_acquire_bits_client_xact_id = BufferedBroadcastAcquireTracker_4_1_io_outer_acquire_bits_client_xact_id;
  assign outer_arb_io_in_5_acquire_bits_addr_beat = BufferedBroadcastAcquireTracker_4_1_io_outer_acquire_bits_addr_beat;
  assign outer_arb_io_in_5_acquire_bits_is_builtin_type = BufferedBroadcastAcquireTracker_4_1_io_outer_acquire_bits_is_builtin_type;
  assign outer_arb_io_in_5_acquire_bits_a_type = BufferedBroadcastAcquireTracker_4_1_io_outer_acquire_bits_a_type;
  assign outer_arb_io_in_5_acquire_bits_union = BufferedBroadcastAcquireTracker_4_1_io_outer_acquire_bits_union;
  assign outer_arb_io_in_5_acquire_bits_data = BufferedBroadcastAcquireTracker_4_1_io_outer_acquire_bits_data;
  assign outer_arb_io_in_5_probe_ready = BufferedBroadcastAcquireTracker_4_1_io_outer_probe_ready;
  assign outer_arb_io_in_5_release_valid = BufferedBroadcastAcquireTracker_4_1_io_outer_release_valid;
  assign outer_arb_io_in_5_release_bits_addr_beat = BufferedBroadcastAcquireTracker_4_1_io_outer_release_bits_addr_beat;
  assign outer_arb_io_in_5_release_bits_addr_block = BufferedBroadcastAcquireTracker_4_1_io_outer_release_bits_addr_block;
  assign outer_arb_io_in_5_release_bits_client_xact_id = BufferedBroadcastAcquireTracker_4_1_io_outer_release_bits_client_xact_id;
  assign outer_arb_io_in_5_release_bits_voluntary = BufferedBroadcastAcquireTracker_4_1_io_outer_release_bits_voluntary;
  assign outer_arb_io_in_5_release_bits_r_type = BufferedBroadcastAcquireTracker_4_1_io_outer_release_bits_r_type;
  assign outer_arb_io_in_5_release_bits_data = BufferedBroadcastAcquireTracker_4_1_io_outer_release_bits_data;
  assign outer_arb_io_in_5_grant_ready = BufferedBroadcastAcquireTracker_4_1_io_outer_grant_ready;
  assign outer_arb_io_in_5_finish_valid = BufferedBroadcastAcquireTracker_4_1_io_outer_finish_valid;
  assign outer_arb_io_in_5_finish_bits_manager_xact_id = BufferedBroadcastAcquireTracker_4_1_io_outer_finish_bits_manager_xact_id;
  assign outer_arb_io_in_5_finish_bits_manager_id = BufferedBroadcastAcquireTracker_4_1_io_outer_finish_bits_manager_id;
  assign outer_arb_io_in_6_acquire_valid = BufferedBroadcastAcquireTracker_5_1_io_outer_acquire_valid;
  assign outer_arb_io_in_6_acquire_bits_addr_block = BufferedBroadcastAcquireTracker_5_1_io_outer_acquire_bits_addr_block;
  assign outer_arb_io_in_6_acquire_bits_client_xact_id = BufferedBroadcastAcquireTracker_5_1_io_outer_acquire_bits_client_xact_id;
  assign outer_arb_io_in_6_acquire_bits_addr_beat = BufferedBroadcastAcquireTracker_5_1_io_outer_acquire_bits_addr_beat;
  assign outer_arb_io_in_6_acquire_bits_is_builtin_type = BufferedBroadcastAcquireTracker_5_1_io_outer_acquire_bits_is_builtin_type;
  assign outer_arb_io_in_6_acquire_bits_a_type = BufferedBroadcastAcquireTracker_5_1_io_outer_acquire_bits_a_type;
  assign outer_arb_io_in_6_acquire_bits_union = BufferedBroadcastAcquireTracker_5_1_io_outer_acquire_bits_union;
  assign outer_arb_io_in_6_acquire_bits_data = BufferedBroadcastAcquireTracker_5_1_io_outer_acquire_bits_data;
  assign outer_arb_io_in_6_probe_ready = BufferedBroadcastAcquireTracker_5_1_io_outer_probe_ready;
  assign outer_arb_io_in_6_release_valid = BufferedBroadcastAcquireTracker_5_1_io_outer_release_valid;
  assign outer_arb_io_in_6_release_bits_addr_beat = BufferedBroadcastAcquireTracker_5_1_io_outer_release_bits_addr_beat;
  assign outer_arb_io_in_6_release_bits_addr_block = BufferedBroadcastAcquireTracker_5_1_io_outer_release_bits_addr_block;
  assign outer_arb_io_in_6_release_bits_client_xact_id = BufferedBroadcastAcquireTracker_5_1_io_outer_release_bits_client_xact_id;
  assign outer_arb_io_in_6_release_bits_voluntary = BufferedBroadcastAcquireTracker_5_1_io_outer_release_bits_voluntary;
  assign outer_arb_io_in_6_release_bits_r_type = BufferedBroadcastAcquireTracker_5_1_io_outer_release_bits_r_type;
  assign outer_arb_io_in_6_release_bits_data = BufferedBroadcastAcquireTracker_5_1_io_outer_release_bits_data;
  assign outer_arb_io_in_6_grant_ready = BufferedBroadcastAcquireTracker_5_1_io_outer_grant_ready;
  assign outer_arb_io_in_6_finish_valid = BufferedBroadcastAcquireTracker_5_1_io_outer_finish_valid;
  assign outer_arb_io_in_6_finish_bits_manager_xact_id = BufferedBroadcastAcquireTracker_5_1_io_outer_finish_bits_manager_xact_id;
  assign outer_arb_io_in_6_finish_bits_manager_id = BufferedBroadcastAcquireTracker_5_1_io_outer_finish_bits_manager_id;
  assign outer_arb_io_in_7_acquire_valid = BufferedBroadcastAcquireTracker_6_1_io_outer_acquire_valid;
  assign outer_arb_io_in_7_acquire_bits_addr_block = BufferedBroadcastAcquireTracker_6_1_io_outer_acquire_bits_addr_block;
  assign outer_arb_io_in_7_acquire_bits_client_xact_id = BufferedBroadcastAcquireTracker_6_1_io_outer_acquire_bits_client_xact_id;
  assign outer_arb_io_in_7_acquire_bits_addr_beat = BufferedBroadcastAcquireTracker_6_1_io_outer_acquire_bits_addr_beat;
  assign outer_arb_io_in_7_acquire_bits_is_builtin_type = BufferedBroadcastAcquireTracker_6_1_io_outer_acquire_bits_is_builtin_type;
  assign outer_arb_io_in_7_acquire_bits_a_type = BufferedBroadcastAcquireTracker_6_1_io_outer_acquire_bits_a_type;
  assign outer_arb_io_in_7_acquire_bits_union = BufferedBroadcastAcquireTracker_6_1_io_outer_acquire_bits_union;
  assign outer_arb_io_in_7_acquire_bits_data = BufferedBroadcastAcquireTracker_6_1_io_outer_acquire_bits_data;
  assign outer_arb_io_in_7_probe_ready = BufferedBroadcastAcquireTracker_6_1_io_outer_probe_ready;
  assign outer_arb_io_in_7_release_valid = BufferedBroadcastAcquireTracker_6_1_io_outer_release_valid;
  assign outer_arb_io_in_7_release_bits_addr_beat = BufferedBroadcastAcquireTracker_6_1_io_outer_release_bits_addr_beat;
  assign outer_arb_io_in_7_release_bits_addr_block = BufferedBroadcastAcquireTracker_6_1_io_outer_release_bits_addr_block;
  assign outer_arb_io_in_7_release_bits_client_xact_id = BufferedBroadcastAcquireTracker_6_1_io_outer_release_bits_client_xact_id;
  assign outer_arb_io_in_7_release_bits_voluntary = BufferedBroadcastAcquireTracker_6_1_io_outer_release_bits_voluntary;
  assign outer_arb_io_in_7_release_bits_r_type = BufferedBroadcastAcquireTracker_6_1_io_outer_release_bits_r_type;
  assign outer_arb_io_in_7_release_bits_data = BufferedBroadcastAcquireTracker_6_1_io_outer_release_bits_data;
  assign outer_arb_io_in_7_grant_ready = BufferedBroadcastAcquireTracker_6_1_io_outer_grant_ready;
  assign outer_arb_io_in_7_finish_valid = BufferedBroadcastAcquireTracker_6_1_io_outer_finish_valid;
  assign outer_arb_io_in_7_finish_bits_manager_xact_id = BufferedBroadcastAcquireTracker_6_1_io_outer_finish_bits_manager_xact_id;
  assign outer_arb_io_in_7_finish_bits_manager_id = BufferedBroadcastAcquireTracker_6_1_io_outer_finish_bits_manager_id;
  assign outer_arb_io_out_acquire_ready = io_outer_acquire_ready;
  assign outer_arb_io_out_probe_valid = io_outer_probe_valid;
  assign outer_arb_io_out_probe_bits_addr_block = io_outer_probe_bits_addr_block;
  assign outer_arb_io_out_probe_bits_p_type = io_outer_probe_bits_p_type;
  assign outer_arb_io_out_release_ready = io_outer_release_ready;
  assign outer_arb_io_out_grant_valid = io_outer_grant_valid;
  assign outer_arb_io_out_grant_bits_addr_beat = io_outer_grant_bits_addr_beat;
  assign outer_arb_io_out_grant_bits_client_xact_id = io_outer_grant_bits_client_xact_id;
  assign outer_arb_io_out_grant_bits_manager_xact_id = io_outer_grant_bits_manager_xact_id;
  assign outer_arb_io_out_grant_bits_is_builtin_type = io_outer_grant_bits_is_builtin_type;
  assign outer_arb_io_out_grant_bits_g_type = io_outer_grant_bits_g_type;
  assign outer_arb_io_out_grant_bits_data = io_outer_grant_bits_data;
  assign outer_arb_io_out_grant_bits_manager_id = io_outer_grant_bits_manager_id;
  assign outer_arb_io_out_finish_ready = io_outer_finish_ready;
  assign T_1287 = io_inner_acquire_valid & io_inner_release_valid;
  assign T_1288 = io_inner_release_bits_addr_block == io_inner_acquire_bits_addr_block;
  assign irel_vs_iacq_conflict = T_1287 & T_1288;
  assign T_1290 = irel_vs_iacq_conflict == 1'h0;
  assign T_1296_0 = BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_acquire_ready;
  assign T_1296_1 = BufferedBroadcastAcquireTracker_7_io_inner_acquire_ready;
  assign T_1296_2 = BufferedBroadcastAcquireTracker_1_1_io_inner_acquire_ready;
  assign T_1296_3 = BufferedBroadcastAcquireTracker_2_1_io_inner_acquire_ready;
  assign T_1296_4 = BufferedBroadcastAcquireTracker_3_1_io_inner_acquire_ready;
  assign T_1296_5 = BufferedBroadcastAcquireTracker_4_1_io_inner_acquire_ready;
  assign T_1296_6 = BufferedBroadcastAcquireTracker_5_1_io_inner_acquire_ready;
  assign T_1296_7 = BufferedBroadcastAcquireTracker_6_1_io_inner_acquire_ready;
  assign T_1298 = {T_1296_1,T_1296_0};
  assign T_1299 = {T_1296_3,T_1296_2};
  assign T_1300 = {T_1299,T_1298};
  assign T_1301 = {T_1296_5,T_1296_4};
  assign T_1302 = {T_1296_7,T_1296_6};
  assign T_1303 = {T_1302,T_1301};
  assign T_1304 = {T_1303,T_1300};
  assign T_1310_0 = BufferedBroadcastVoluntaryReleaseTracker_1_io_alloc_iacq_can;
  assign T_1310_1 = BufferedBroadcastAcquireTracker_7_io_alloc_iacq_can;
  assign T_1310_2 = BufferedBroadcastAcquireTracker_1_1_io_alloc_iacq_can;
  assign T_1310_3 = BufferedBroadcastAcquireTracker_2_1_io_alloc_iacq_can;
  assign T_1310_4 = BufferedBroadcastAcquireTracker_3_1_io_alloc_iacq_can;
  assign T_1310_5 = BufferedBroadcastAcquireTracker_4_1_io_alloc_iacq_can;
  assign T_1310_6 = BufferedBroadcastAcquireTracker_5_1_io_alloc_iacq_can;
  assign T_1310_7 = BufferedBroadcastAcquireTracker_6_1_io_alloc_iacq_can;
  assign T_1312 = {T_1310_1,T_1310_0};
  assign T_1313 = {T_1310_3,T_1310_2};
  assign T_1314 = {T_1313,T_1312};
  assign T_1315 = {T_1310_5,T_1310_4};
  assign T_1316 = {T_1310_7,T_1310_6};
  assign T_1317 = {T_1316,T_1315};
  assign T_1318 = {T_1317,T_1314};
  assign T_1319 = T_1318[0];
  assign T_1320 = T_1318[1];
  assign T_1321 = T_1318[2];
  assign T_1322 = T_1318[3];
  assign T_1323 = T_1318[4];
  assign T_1324 = T_1318[5];
  assign T_1325 = T_1318[6];
  assign T_1326 = T_1318[7];
  assign T_1337 = T_1326 ? 8'h80 : 8'h0;
  assign T_1338 = T_1325 ? 8'h40 : T_1337;
  assign T_1339 = T_1324 ? 8'h20 : T_1338;
  assign T_1340 = T_1323 ? 8'h10 : T_1339;
  assign T_1341 = T_1322 ? 8'h8 : T_1340;
  assign T_1342 = T_1321 ? 8'h4 : T_1341;
  assign T_1343 = T_1320 ? 8'h2 : T_1342;
  assign T_1344 = T_1319 ? 8'h1 : T_1343;
  assign T_1350_0 = BufferedBroadcastVoluntaryReleaseTracker_1_io_alloc_iacq_matches;
  assign T_1350_1 = BufferedBroadcastAcquireTracker_7_io_alloc_iacq_matches;
  assign T_1350_2 = BufferedBroadcastAcquireTracker_1_1_io_alloc_iacq_matches;
  assign T_1350_3 = BufferedBroadcastAcquireTracker_2_1_io_alloc_iacq_matches;
  assign T_1350_4 = BufferedBroadcastAcquireTracker_3_1_io_alloc_iacq_matches;
  assign T_1350_5 = BufferedBroadcastAcquireTracker_4_1_io_alloc_iacq_matches;
  assign T_1350_6 = BufferedBroadcastAcquireTracker_5_1_io_alloc_iacq_matches;
  assign T_1350_7 = BufferedBroadcastAcquireTracker_6_1_io_alloc_iacq_matches;
  assign T_1352 = {T_1350_1,T_1350_0};
  assign T_1353 = {T_1350_3,T_1350_2};
  assign T_1354 = {T_1353,T_1352};
  assign T_1355 = {T_1350_5,T_1350_4};
  assign T_1356 = {T_1350_7,T_1350_6};
  assign T_1357 = {T_1356,T_1355};
  assign T_1358 = {T_1357,T_1354};
  assign T_1360 = T_1358 != 8'h0;
  assign T_1362 = T_1360 == 1'h0;
  assign T_1364 = T_1362 ? T_1318 : T_1358;
  assign T_1365 = T_1364 & T_1304;
  assign T_1367 = T_1365 != 8'h0;
  assign T_1368 = T_1367 & T_1290;
  assign T_1371 = io_inner_acquire_valid & T_1290;
  assign T_1372 = T_1344[0];
  assign T_1373 = T_1372 & T_1362;
  assign T_1374 = T_1373 & T_1290;
  assign T_1377 = T_1344[1];
  assign T_1378 = T_1377 & T_1362;
  assign T_1379 = T_1378 & T_1290;
  assign T_1382 = T_1344[2];
  assign T_1383 = T_1382 & T_1362;
  assign T_1384 = T_1383 & T_1290;
  assign T_1387 = T_1344[3];
  assign T_1388 = T_1387 & T_1362;
  assign T_1389 = T_1388 & T_1290;
  assign T_1392 = T_1344[4];
  assign T_1393 = T_1392 & T_1362;
  assign T_1394 = T_1393 & T_1290;
  assign T_1397 = T_1344[5];
  assign T_1398 = T_1397 & T_1362;
  assign T_1399 = T_1398 & T_1290;
  assign T_1402 = T_1344[6];
  assign T_1403 = T_1402 & T_1362;
  assign T_1404 = T_1403 & T_1290;
  assign T_1407 = T_1344[7];
  assign T_1408 = T_1407 & T_1362;
  assign T_1409 = T_1408 & T_1290;
  assign T_1415_0 = BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_release_ready;
  assign T_1415_1 = BufferedBroadcastAcquireTracker_7_io_inner_release_ready;
  assign T_1415_2 = BufferedBroadcastAcquireTracker_1_1_io_inner_release_ready;
  assign T_1415_3 = BufferedBroadcastAcquireTracker_2_1_io_inner_release_ready;
  assign T_1415_4 = BufferedBroadcastAcquireTracker_3_1_io_inner_release_ready;
  assign T_1415_5 = BufferedBroadcastAcquireTracker_4_1_io_inner_release_ready;
  assign T_1415_6 = BufferedBroadcastAcquireTracker_5_1_io_inner_release_ready;
  assign T_1415_7 = BufferedBroadcastAcquireTracker_6_1_io_inner_release_ready;
  assign T_1417 = {T_1415_1,T_1415_0};
  assign T_1418 = {T_1415_3,T_1415_2};
  assign T_1419 = {T_1418,T_1417};
  assign T_1420 = {T_1415_5,T_1415_4};
  assign T_1421 = {T_1415_7,T_1415_6};
  assign T_1422 = {T_1421,T_1420};
  assign T_1423 = {T_1422,T_1419};
  assign T_1429_0 = BufferedBroadcastVoluntaryReleaseTracker_1_io_alloc_irel_can;
  assign T_1429_1 = BufferedBroadcastAcquireTracker_7_io_alloc_irel_can;
  assign T_1429_2 = BufferedBroadcastAcquireTracker_1_1_io_alloc_irel_can;
  assign T_1429_3 = BufferedBroadcastAcquireTracker_2_1_io_alloc_irel_can;
  assign T_1429_4 = BufferedBroadcastAcquireTracker_3_1_io_alloc_irel_can;
  assign T_1429_5 = BufferedBroadcastAcquireTracker_4_1_io_alloc_irel_can;
  assign T_1429_6 = BufferedBroadcastAcquireTracker_5_1_io_alloc_irel_can;
  assign T_1429_7 = BufferedBroadcastAcquireTracker_6_1_io_alloc_irel_can;
  assign T_1431 = {T_1429_1,T_1429_0};
  assign T_1432 = {T_1429_3,T_1429_2};
  assign T_1433 = {T_1432,T_1431};
  assign T_1434 = {T_1429_5,T_1429_4};
  assign T_1435 = {T_1429_7,T_1429_6};
  assign T_1436 = {T_1435,T_1434};
  assign T_1437 = {T_1436,T_1433};
  assign T_1438 = T_1437[0];
  assign T_1439 = T_1437[1];
  assign T_1440 = T_1437[2];
  assign T_1441 = T_1437[3];
  assign T_1442 = T_1437[4];
  assign T_1443 = T_1437[5];
  assign T_1444 = T_1437[6];
  assign T_1445 = T_1437[7];
  assign T_1456 = T_1445 ? 8'h80 : 8'h0;
  assign T_1457 = T_1444 ? 8'h40 : T_1456;
  assign T_1458 = T_1443 ? 8'h20 : T_1457;
  assign T_1459 = T_1442 ? 8'h10 : T_1458;
  assign T_1460 = T_1441 ? 8'h8 : T_1459;
  assign T_1461 = T_1440 ? 8'h4 : T_1460;
  assign T_1462 = T_1439 ? 8'h2 : T_1461;
  assign T_1463 = T_1438 ? 8'h1 : T_1462;
  assign T_1469_0 = BufferedBroadcastVoluntaryReleaseTracker_1_io_alloc_irel_matches;
  assign T_1469_1 = BufferedBroadcastAcquireTracker_7_io_alloc_irel_matches;
  assign T_1469_2 = BufferedBroadcastAcquireTracker_1_1_io_alloc_irel_matches;
  assign T_1469_3 = BufferedBroadcastAcquireTracker_2_1_io_alloc_irel_matches;
  assign T_1469_4 = BufferedBroadcastAcquireTracker_3_1_io_alloc_irel_matches;
  assign T_1469_5 = BufferedBroadcastAcquireTracker_4_1_io_alloc_irel_matches;
  assign T_1469_6 = BufferedBroadcastAcquireTracker_5_1_io_alloc_irel_matches;
  assign T_1469_7 = BufferedBroadcastAcquireTracker_6_1_io_alloc_irel_matches;
  assign T_1471 = {T_1469_1,T_1469_0};
  assign T_1472 = {T_1469_3,T_1469_2};
  assign T_1473 = {T_1472,T_1471};
  assign T_1474 = {T_1469_5,T_1469_4};
  assign T_1475 = {T_1469_7,T_1469_6};
  assign T_1476 = {T_1475,T_1474};
  assign T_1477 = {T_1476,T_1473};
  assign T_1479 = T_1477 != 8'h0;
  assign T_1481 = T_1479 == 1'h0;
  assign T_1484 = T_1481 ? T_1437 : T_1477;
  assign T_1485 = T_1484 & T_1423;
  assign T_1487 = T_1485 != 8'h0;
  assign T_1492 = T_1463[0];
  assign T_1493 = T_1492 & T_1481;
  assign T_1497 = T_1463[1];
  assign T_1498 = T_1497 & T_1481;
  assign T_1502 = T_1463[2];
  assign T_1503 = T_1502 & T_1481;
  assign T_1507 = T_1463[3];
  assign T_1508 = T_1507 & T_1481;
  assign T_1512 = T_1463[4];
  assign T_1513 = T_1512 & T_1481;
  assign T_1517 = T_1463[5];
  assign T_1518 = T_1517 & T_1481;
  assign T_1522 = T_1463[6];
  assign T_1523 = T_1522 & T_1481;
  assign T_1527 = T_1463[7];
  assign T_1528 = T_1527 & T_1481;
  assign LockingRRArbiter_7_1_clk = clk;
  assign LockingRRArbiter_7_1_reset = reset;
  assign LockingRRArbiter_7_1_io_in_0_valid = BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_probe_valid;
  assign LockingRRArbiter_7_1_io_in_0_bits_addr_block = BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_probe_bits_addr_block;
  assign LockingRRArbiter_7_1_io_in_0_bits_p_type = BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_probe_bits_p_type;
  assign LockingRRArbiter_7_1_io_in_0_bits_client_id = BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_probe_bits_client_id;
  assign LockingRRArbiter_7_1_io_in_1_valid = BufferedBroadcastAcquireTracker_7_io_inner_probe_valid;
  assign LockingRRArbiter_7_1_io_in_1_bits_addr_block = BufferedBroadcastAcquireTracker_7_io_inner_probe_bits_addr_block;
  assign LockingRRArbiter_7_1_io_in_1_bits_p_type = BufferedBroadcastAcquireTracker_7_io_inner_probe_bits_p_type;
  assign LockingRRArbiter_7_1_io_in_1_bits_client_id = BufferedBroadcastAcquireTracker_7_io_inner_probe_bits_client_id;
  assign LockingRRArbiter_7_1_io_in_2_valid = BufferedBroadcastAcquireTracker_1_1_io_inner_probe_valid;
  assign LockingRRArbiter_7_1_io_in_2_bits_addr_block = BufferedBroadcastAcquireTracker_1_1_io_inner_probe_bits_addr_block;
  assign LockingRRArbiter_7_1_io_in_2_bits_p_type = BufferedBroadcastAcquireTracker_1_1_io_inner_probe_bits_p_type;
  assign LockingRRArbiter_7_1_io_in_2_bits_client_id = BufferedBroadcastAcquireTracker_1_1_io_inner_probe_bits_client_id;
  assign LockingRRArbiter_7_1_io_in_3_valid = BufferedBroadcastAcquireTracker_2_1_io_inner_probe_valid;
  assign LockingRRArbiter_7_1_io_in_3_bits_addr_block = BufferedBroadcastAcquireTracker_2_1_io_inner_probe_bits_addr_block;
  assign LockingRRArbiter_7_1_io_in_3_bits_p_type = BufferedBroadcastAcquireTracker_2_1_io_inner_probe_bits_p_type;
  assign LockingRRArbiter_7_1_io_in_3_bits_client_id = BufferedBroadcastAcquireTracker_2_1_io_inner_probe_bits_client_id;
  assign LockingRRArbiter_7_1_io_in_4_valid = BufferedBroadcastAcquireTracker_3_1_io_inner_probe_valid;
  assign LockingRRArbiter_7_1_io_in_4_bits_addr_block = BufferedBroadcastAcquireTracker_3_1_io_inner_probe_bits_addr_block;
  assign LockingRRArbiter_7_1_io_in_4_bits_p_type = BufferedBroadcastAcquireTracker_3_1_io_inner_probe_bits_p_type;
  assign LockingRRArbiter_7_1_io_in_4_bits_client_id = BufferedBroadcastAcquireTracker_3_1_io_inner_probe_bits_client_id;
  assign LockingRRArbiter_7_1_io_in_5_valid = BufferedBroadcastAcquireTracker_4_1_io_inner_probe_valid;
  assign LockingRRArbiter_7_1_io_in_5_bits_addr_block = BufferedBroadcastAcquireTracker_4_1_io_inner_probe_bits_addr_block;
  assign LockingRRArbiter_7_1_io_in_5_bits_p_type = BufferedBroadcastAcquireTracker_4_1_io_inner_probe_bits_p_type;
  assign LockingRRArbiter_7_1_io_in_5_bits_client_id = BufferedBroadcastAcquireTracker_4_1_io_inner_probe_bits_client_id;
  assign LockingRRArbiter_7_1_io_in_6_valid = BufferedBroadcastAcquireTracker_5_1_io_inner_probe_valid;
  assign LockingRRArbiter_7_1_io_in_6_bits_addr_block = BufferedBroadcastAcquireTracker_5_1_io_inner_probe_bits_addr_block;
  assign LockingRRArbiter_7_1_io_in_6_bits_p_type = BufferedBroadcastAcquireTracker_5_1_io_inner_probe_bits_p_type;
  assign LockingRRArbiter_7_1_io_in_6_bits_client_id = BufferedBroadcastAcquireTracker_5_1_io_inner_probe_bits_client_id;
  assign LockingRRArbiter_7_1_io_in_7_valid = BufferedBroadcastAcquireTracker_6_1_io_inner_probe_valid;
  assign LockingRRArbiter_7_1_io_in_7_bits_addr_block = BufferedBroadcastAcquireTracker_6_1_io_inner_probe_bits_addr_block;
  assign LockingRRArbiter_7_1_io_in_7_bits_p_type = BufferedBroadcastAcquireTracker_6_1_io_inner_probe_bits_p_type;
  assign LockingRRArbiter_7_1_io_in_7_bits_client_id = BufferedBroadcastAcquireTracker_6_1_io_inner_probe_bits_client_id;
  assign LockingRRArbiter_7_1_io_out_ready = io_inner_probe_ready;
  assign LockingRRArbiter_8_1_clk = clk;
  assign LockingRRArbiter_8_1_reset = reset;
  assign LockingRRArbiter_8_1_io_in_0_valid = BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_grant_valid;
  assign LockingRRArbiter_8_1_io_in_0_bits_addr_beat = BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_grant_bits_addr_beat;
  assign LockingRRArbiter_8_1_io_in_0_bits_client_xact_id = BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_grant_bits_client_xact_id;
  assign LockingRRArbiter_8_1_io_in_0_bits_manager_xact_id = BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_grant_bits_manager_xact_id;
  assign LockingRRArbiter_8_1_io_in_0_bits_is_builtin_type = BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_grant_bits_is_builtin_type;
  assign LockingRRArbiter_8_1_io_in_0_bits_g_type = BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_grant_bits_g_type;
  assign LockingRRArbiter_8_1_io_in_0_bits_data = BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_grant_bits_data;
  assign LockingRRArbiter_8_1_io_in_0_bits_client_id = BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_grant_bits_client_id;
  assign LockingRRArbiter_8_1_io_in_1_valid = BufferedBroadcastAcquireTracker_7_io_inner_grant_valid;
  assign LockingRRArbiter_8_1_io_in_1_bits_addr_beat = BufferedBroadcastAcquireTracker_7_io_inner_grant_bits_addr_beat;
  assign LockingRRArbiter_8_1_io_in_1_bits_client_xact_id = BufferedBroadcastAcquireTracker_7_io_inner_grant_bits_client_xact_id;
  assign LockingRRArbiter_8_1_io_in_1_bits_manager_xact_id = BufferedBroadcastAcquireTracker_7_io_inner_grant_bits_manager_xact_id;
  assign LockingRRArbiter_8_1_io_in_1_bits_is_builtin_type = BufferedBroadcastAcquireTracker_7_io_inner_grant_bits_is_builtin_type;
  assign LockingRRArbiter_8_1_io_in_1_bits_g_type = BufferedBroadcastAcquireTracker_7_io_inner_grant_bits_g_type;
  assign LockingRRArbiter_8_1_io_in_1_bits_data = BufferedBroadcastAcquireTracker_7_io_inner_grant_bits_data;
  assign LockingRRArbiter_8_1_io_in_1_bits_client_id = BufferedBroadcastAcquireTracker_7_io_inner_grant_bits_client_id;
  assign LockingRRArbiter_8_1_io_in_2_valid = BufferedBroadcastAcquireTracker_1_1_io_inner_grant_valid;
  assign LockingRRArbiter_8_1_io_in_2_bits_addr_beat = BufferedBroadcastAcquireTracker_1_1_io_inner_grant_bits_addr_beat;
  assign LockingRRArbiter_8_1_io_in_2_bits_client_xact_id = BufferedBroadcastAcquireTracker_1_1_io_inner_grant_bits_client_xact_id;
  assign LockingRRArbiter_8_1_io_in_2_bits_manager_xact_id = BufferedBroadcastAcquireTracker_1_1_io_inner_grant_bits_manager_xact_id;
  assign LockingRRArbiter_8_1_io_in_2_bits_is_builtin_type = BufferedBroadcastAcquireTracker_1_1_io_inner_grant_bits_is_builtin_type;
  assign LockingRRArbiter_8_1_io_in_2_bits_g_type = BufferedBroadcastAcquireTracker_1_1_io_inner_grant_bits_g_type;
  assign LockingRRArbiter_8_1_io_in_2_bits_data = BufferedBroadcastAcquireTracker_1_1_io_inner_grant_bits_data;
  assign LockingRRArbiter_8_1_io_in_2_bits_client_id = BufferedBroadcastAcquireTracker_1_1_io_inner_grant_bits_client_id;
  assign LockingRRArbiter_8_1_io_in_3_valid = BufferedBroadcastAcquireTracker_2_1_io_inner_grant_valid;
  assign LockingRRArbiter_8_1_io_in_3_bits_addr_beat = BufferedBroadcastAcquireTracker_2_1_io_inner_grant_bits_addr_beat;
  assign LockingRRArbiter_8_1_io_in_3_bits_client_xact_id = BufferedBroadcastAcquireTracker_2_1_io_inner_grant_bits_client_xact_id;
  assign LockingRRArbiter_8_1_io_in_3_bits_manager_xact_id = BufferedBroadcastAcquireTracker_2_1_io_inner_grant_bits_manager_xact_id;
  assign LockingRRArbiter_8_1_io_in_3_bits_is_builtin_type = BufferedBroadcastAcquireTracker_2_1_io_inner_grant_bits_is_builtin_type;
  assign LockingRRArbiter_8_1_io_in_3_bits_g_type = BufferedBroadcastAcquireTracker_2_1_io_inner_grant_bits_g_type;
  assign LockingRRArbiter_8_1_io_in_3_bits_data = BufferedBroadcastAcquireTracker_2_1_io_inner_grant_bits_data;
  assign LockingRRArbiter_8_1_io_in_3_bits_client_id = BufferedBroadcastAcquireTracker_2_1_io_inner_grant_bits_client_id;
  assign LockingRRArbiter_8_1_io_in_4_valid = BufferedBroadcastAcquireTracker_3_1_io_inner_grant_valid;
  assign LockingRRArbiter_8_1_io_in_4_bits_addr_beat = BufferedBroadcastAcquireTracker_3_1_io_inner_grant_bits_addr_beat;
  assign LockingRRArbiter_8_1_io_in_4_bits_client_xact_id = BufferedBroadcastAcquireTracker_3_1_io_inner_grant_bits_client_xact_id;
  assign LockingRRArbiter_8_1_io_in_4_bits_manager_xact_id = BufferedBroadcastAcquireTracker_3_1_io_inner_grant_bits_manager_xact_id;
  assign LockingRRArbiter_8_1_io_in_4_bits_is_builtin_type = BufferedBroadcastAcquireTracker_3_1_io_inner_grant_bits_is_builtin_type;
  assign LockingRRArbiter_8_1_io_in_4_bits_g_type = BufferedBroadcastAcquireTracker_3_1_io_inner_grant_bits_g_type;
  assign LockingRRArbiter_8_1_io_in_4_bits_data = BufferedBroadcastAcquireTracker_3_1_io_inner_grant_bits_data;
  assign LockingRRArbiter_8_1_io_in_4_bits_client_id = BufferedBroadcastAcquireTracker_3_1_io_inner_grant_bits_client_id;
  assign LockingRRArbiter_8_1_io_in_5_valid = BufferedBroadcastAcquireTracker_4_1_io_inner_grant_valid;
  assign LockingRRArbiter_8_1_io_in_5_bits_addr_beat = BufferedBroadcastAcquireTracker_4_1_io_inner_grant_bits_addr_beat;
  assign LockingRRArbiter_8_1_io_in_5_bits_client_xact_id = BufferedBroadcastAcquireTracker_4_1_io_inner_grant_bits_client_xact_id;
  assign LockingRRArbiter_8_1_io_in_5_bits_manager_xact_id = BufferedBroadcastAcquireTracker_4_1_io_inner_grant_bits_manager_xact_id;
  assign LockingRRArbiter_8_1_io_in_5_bits_is_builtin_type = BufferedBroadcastAcquireTracker_4_1_io_inner_grant_bits_is_builtin_type;
  assign LockingRRArbiter_8_1_io_in_5_bits_g_type = BufferedBroadcastAcquireTracker_4_1_io_inner_grant_bits_g_type;
  assign LockingRRArbiter_8_1_io_in_5_bits_data = BufferedBroadcastAcquireTracker_4_1_io_inner_grant_bits_data;
  assign LockingRRArbiter_8_1_io_in_5_bits_client_id = BufferedBroadcastAcquireTracker_4_1_io_inner_grant_bits_client_id;
  assign LockingRRArbiter_8_1_io_in_6_valid = BufferedBroadcastAcquireTracker_5_1_io_inner_grant_valid;
  assign LockingRRArbiter_8_1_io_in_6_bits_addr_beat = BufferedBroadcastAcquireTracker_5_1_io_inner_grant_bits_addr_beat;
  assign LockingRRArbiter_8_1_io_in_6_bits_client_xact_id = BufferedBroadcastAcquireTracker_5_1_io_inner_grant_bits_client_xact_id;
  assign LockingRRArbiter_8_1_io_in_6_bits_manager_xact_id = BufferedBroadcastAcquireTracker_5_1_io_inner_grant_bits_manager_xact_id;
  assign LockingRRArbiter_8_1_io_in_6_bits_is_builtin_type = BufferedBroadcastAcquireTracker_5_1_io_inner_grant_bits_is_builtin_type;
  assign LockingRRArbiter_8_1_io_in_6_bits_g_type = BufferedBroadcastAcquireTracker_5_1_io_inner_grant_bits_g_type;
  assign LockingRRArbiter_8_1_io_in_6_bits_data = BufferedBroadcastAcquireTracker_5_1_io_inner_grant_bits_data;
  assign LockingRRArbiter_8_1_io_in_6_bits_client_id = BufferedBroadcastAcquireTracker_5_1_io_inner_grant_bits_client_id;
  assign LockingRRArbiter_8_1_io_in_7_valid = BufferedBroadcastAcquireTracker_6_1_io_inner_grant_valid;
  assign LockingRRArbiter_8_1_io_in_7_bits_addr_beat = BufferedBroadcastAcquireTracker_6_1_io_inner_grant_bits_addr_beat;
  assign LockingRRArbiter_8_1_io_in_7_bits_client_xact_id = BufferedBroadcastAcquireTracker_6_1_io_inner_grant_bits_client_xact_id;
  assign LockingRRArbiter_8_1_io_in_7_bits_manager_xact_id = BufferedBroadcastAcquireTracker_6_1_io_inner_grant_bits_manager_xact_id;
  assign LockingRRArbiter_8_1_io_in_7_bits_is_builtin_type = BufferedBroadcastAcquireTracker_6_1_io_inner_grant_bits_is_builtin_type;
  assign LockingRRArbiter_8_1_io_in_7_bits_g_type = BufferedBroadcastAcquireTracker_6_1_io_inner_grant_bits_g_type;
  assign LockingRRArbiter_8_1_io_in_7_bits_data = BufferedBroadcastAcquireTracker_6_1_io_inner_grant_bits_data;
  assign LockingRRArbiter_8_1_io_in_7_bits_client_id = BufferedBroadcastAcquireTracker_6_1_io_inner_grant_bits_client_id;
  assign LockingRRArbiter_8_1_io_out_ready = io_inner_grant_ready;
  assign T_1531 = io_inner_finish_bits_manager_xact_id == 4'h0;
  assign T_1532 = io_inner_finish_valid & T_1531;
  assign T_1534 = io_inner_finish_bits_manager_xact_id == 4'h1;
  assign T_1535 = io_inner_finish_valid & T_1534;
  assign T_1537 = io_inner_finish_bits_manager_xact_id == 4'h2;
  assign T_1538 = io_inner_finish_valid & T_1537;
  assign T_1540 = io_inner_finish_bits_manager_xact_id == 4'h3;
  assign T_1541 = io_inner_finish_valid & T_1540;
  assign T_1543 = io_inner_finish_bits_manager_xact_id == 4'h4;
  assign T_1544 = io_inner_finish_valid & T_1543;
  assign T_1546 = io_inner_finish_bits_manager_xact_id == 4'h5;
  assign T_1547 = io_inner_finish_valid & T_1546;
  assign T_1549 = io_inner_finish_bits_manager_xact_id == 4'h6;
  assign T_1550 = io_inner_finish_valid & T_1549;
  assign T_1552 = io_inner_finish_bits_manager_xact_id == 4'h7;
  assign T_1553 = io_inner_finish_valid & T_1552;
  assign T_1559_0 = BufferedBroadcastVoluntaryReleaseTracker_1_io_inner_finish_ready;
  assign T_1559_1 = BufferedBroadcastAcquireTracker_7_io_inner_finish_ready;
  assign T_1559_2 = BufferedBroadcastAcquireTracker_1_1_io_inner_finish_ready;
  assign T_1559_3 = BufferedBroadcastAcquireTracker_2_1_io_inner_finish_ready;
  assign T_1559_4 = BufferedBroadcastAcquireTracker_3_1_io_inner_finish_ready;
  assign T_1559_5 = BufferedBroadcastAcquireTracker_4_1_io_inner_finish_ready;
  assign T_1559_6 = BufferedBroadcastAcquireTracker_5_1_io_inner_finish_ready;
  assign T_1559_7 = BufferedBroadcastAcquireTracker_6_1_io_inner_finish_ready;
  assign GEN_0 = GEN_7;
  assign GEN_1 = 4'h1 == io_inner_finish_bits_manager_xact_id ? T_1559_1 : T_1559_0;
  assign GEN_2 = 4'h2 == io_inner_finish_bits_manager_xact_id ? T_1559_2 : GEN_1;
  assign GEN_3 = 4'h3 == io_inner_finish_bits_manager_xact_id ? T_1559_3 : GEN_2;
  assign GEN_4 = 4'h4 == io_inner_finish_bits_manager_xact_id ? T_1559_4 : GEN_3;
  assign GEN_5 = 4'h5 == io_inner_finish_bits_manager_xact_id ? T_1559_5 : GEN_4;
  assign GEN_6 = 4'h6 == io_inner_finish_bits_manager_xact_id ? T_1559_6 : GEN_5;
  assign GEN_7 = 4'h7 == io_inner_finish_bits_manager_xact_id ? T_1559_7 : GEN_6;
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifndef verilator
      #0.002;
    `endif
  `ifdef RANDOMIZE
  GEN_16 = {1{$random}};
  GEN_8 = GEN_16[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_17 = {1{$random}};
  GEN_9 = GEN_17[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_18 = {1{$random}};
  GEN_10 = GEN_18[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_19 = {1{$random}};
  GEN_11 = GEN_19[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_20 = {1{$random}};
  GEN_12 = GEN_20[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_21 = {1{$random}};
  GEN_13 = GEN_21[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_22 = {1{$random}};
  GEN_14 = GEN_22[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_23 = {1{$random}};
  GEN_15 = GEN_23[0:0];
  `endif
  end
`endif
endmodule
module MMIOTileLinkManager(
  input   clk,
  input   reset,
  output  io_inner_acquire_ready,
  input   io_inner_acquire_valid,
  input  [25:0] io_inner_acquire_bits_addr_block,
  input   io_inner_acquire_bits_client_xact_id,
  input  [2:0] io_inner_acquire_bits_addr_beat,
  input   io_inner_acquire_bits_is_builtin_type,
  input  [2:0] io_inner_acquire_bits_a_type,
  input  [11:0] io_inner_acquire_bits_union,
  input  [63:0] io_inner_acquire_bits_data,
  input   io_inner_acquire_bits_client_id,
  input   io_inner_grant_ready,
  output  io_inner_grant_valid,
  output [2:0] io_inner_grant_bits_addr_beat,
  output  io_inner_grant_bits_client_xact_id,
  output [3:0] io_inner_grant_bits_manager_xact_id,
  output  io_inner_grant_bits_is_builtin_type,
  output [3:0] io_inner_grant_bits_g_type,
  output [63:0] io_inner_grant_bits_data,
  output  io_inner_grant_bits_client_id,
  output  io_inner_finish_ready,
  input   io_inner_finish_valid,
  input  [3:0] io_inner_finish_bits_manager_xact_id,
  input   io_inner_probe_ready,
  output  io_inner_probe_valid,
  output [25:0] io_inner_probe_bits_addr_block,
  output [1:0] io_inner_probe_bits_p_type,
  output  io_inner_probe_bits_client_id,
  output  io_inner_release_ready,
  input   io_inner_release_valid,
  input  [2:0] io_inner_release_bits_addr_beat,
  input  [25:0] io_inner_release_bits_addr_block,
  input   io_inner_release_bits_client_xact_id,
  input   io_inner_release_bits_voluntary,
  input  [2:0] io_inner_release_bits_r_type,
  input  [63:0] io_inner_release_bits_data,
  input   io_inner_release_bits_client_id,
  input   io_incoherent_0,
  input   io_outer_acquire_ready,
  output  io_outer_acquire_valid,
  output [25:0] io_outer_acquire_bits_addr_block,
  output [1:0] io_outer_acquire_bits_client_xact_id,
  output [2:0] io_outer_acquire_bits_addr_beat,
  output  io_outer_acquire_bits_is_builtin_type,
  output [2:0] io_outer_acquire_bits_a_type,
  output [11:0] io_outer_acquire_bits_union,
  output [63:0] io_outer_acquire_bits_data,
  output  io_outer_grant_ready,
  input   io_outer_grant_valid,
  input  [2:0] io_outer_grant_bits_addr_beat,
  input  [1:0] io_outer_grant_bits_client_xact_id,
  input   io_outer_grant_bits_manager_xact_id,
  input   io_outer_grant_bits_is_builtin_type,
  input  [3:0] io_outer_grant_bits_g_type,
  input  [63:0] io_outer_grant_bits_data
);
  wire  T_952;
  wire [2:0] T_961_0;
  wire  T_963;
  wire  T_964;
  wire  multibeat_fire;
  wire  T_966;
  wire  multibeat_start;
  wire  T_968;
  wire  multibeat_end;
  reg [8:0] xact_pending;
  reg [31:0] GEN_66;
  wire [8:0] T_970;
  wire  T_971;
  wire  T_972;
  wire  T_973;
  wire  T_974;
  wire  T_975;
  wire  T_976;
  wire  T_977;
  wire  T_978;
  wire [3:0] T_989;
  wire [3:0] T_990;
  wire [3:0] T_991;
  wire [3:0] T_992;
  wire [3:0] T_993;
  wire [3:0] T_994;
  wire [3:0] T_995;
  wire [3:0] xact_id_sel;
  reg [3:0] xact_id_reg;
  reg [31:0] GEN_67;
  wire [3:0] GEN_4;
  reg  xact_multibeat;
  reg [31:0] GEN_69;
  wire [3:0] outer_xact_id;
  wire  T_999;
  wire  xact_free;
  reg  xact_buffer_0_client_id;
  reg [31:0] GEN_70;
  reg  xact_buffer_0_client_xact_id;
  reg [31:0] GEN_71;
  reg  xact_buffer_1_client_id;
  reg [31:0] GEN_72;
  reg  xact_buffer_1_client_xact_id;
  reg [31:0] GEN_73;
  reg  xact_buffer_2_client_id;
  reg [31:0] GEN_74;
  reg  xact_buffer_2_client_xact_id;
  reg [31:0] GEN_75;
  reg  xact_buffer_3_client_id;
  reg [31:0] GEN_76;
  reg  xact_buffer_3_client_xact_id;
  reg [31:0] GEN_77;
  reg  xact_buffer_4_client_id;
  reg [31:0] GEN_78;
  reg  xact_buffer_4_client_xact_id;
  reg [31:0] GEN_79;
  reg  xact_buffer_5_client_id;
  reg [31:0] GEN_80;
  reg  xact_buffer_5_client_xact_id;
  reg [31:0] GEN_81;
  reg  xact_buffer_6_client_id;
  reg [31:0] GEN_82;
  reg  xact_buffer_6_client_xact_id;
  reg [31:0] GEN_83;
  reg  xact_buffer_7_client_id;
  reg [31:0] GEN_84;
  reg  xact_buffer_7_client_xact_id;
  reg [31:0] GEN_85;
  reg  xact_buffer_8_client_id;
  reg [31:0] GEN_86;
  reg  xact_buffer_8_client_xact_id;
  reg [31:0] GEN_87;
  wire  T_1608;
  wire  T_1609;
  wire [2:0] T_1619_0;
  wire  T_1621;
  wire  T_1622;
  wire  T_1624;
  wire  T_1627;
  wire  T_1628;
  wire [3:0] T_1630;
  wire [3:0] T_1632;
  wire [8:0] GEN_61;
  wire [8:0] T_1633;
  wire  T_1634;
  wire [15:0] T_1636;
  wire [15:0] T_1638;
  wire [15:0] T_1639;
  wire [15:0] GEN_62;
  wire [15:0] T_1640;
  wire  T_1641;
  wire [2:0] T_1649_0;
  wire [3:0] GEN_63;
  wire  T_1651;
  wire  T_1652;
  wire  T_1653;
  wire  T_1654;
  wire  T_1655;
  wire  T_1658;
  wire  T_1660;
  wire  T_1661;
  wire  T_1662;
  wire  T_1668;
  wire  T_1670;
  wire  T_1673;
  wire  T_1674;
  wire [15:0] T_1676;
  wire [15:0] T_1678;
  wire [15:0] T_1679;
  wire [15:0] T_1680;
  wire [2:0] T_1690_0;
  wire  T_1692;
  wire  T_1693;
  wire  T_1695;
  wire  T_1698;
  wire  T_1699;
  wire  GEN_0;
  wire  GEN_5;
  wire  GEN_6;
  wire  GEN_7;
  wire  GEN_8;
  wire  GEN_9;
  wire  GEN_10;
  wire  GEN_11;
  wire  GEN_12;
  wire  GEN_13;
  wire  GEN_1;
  wire  GEN_14;
  wire  GEN_15;
  wire  GEN_16;
  wire  GEN_17;
  wire  GEN_18;
  wire  GEN_19;
  wire  GEN_20;
  wire  GEN_21;
  wire  GEN_22;
  wire  GEN_24;
  wire  GEN_25;
  wire  GEN_26;
  wire  GEN_27;
  wire  GEN_28;
  wire  GEN_29;
  wire  GEN_30;
  wire  GEN_31;
  wire  GEN_32;
  wire  GEN_34;
  wire  GEN_35;
  wire  GEN_36;
  wire  GEN_37;
  wire  GEN_38;
  wire  GEN_39;
  wire  GEN_40;
  wire  GEN_41;
  wire  GEN_42;
  wire  GEN_43;
  wire  GEN_44;
  wire  GEN_2;
  wire  GEN_45;
  wire  GEN_46;
  wire  GEN_47;
  wire [2:0] GEN_64;
  wire  GEN_48;
  wire  GEN_49;
  wire  GEN_50;
  wire  GEN_51;
  wire [3:0] GEN_68;
  wire  GEN_52;
  wire  GEN_3;
  wire  GEN_53;
  wire  GEN_54;
  wire  GEN_55;
  wire  GEN_56;
  wire  GEN_57;
  wire  GEN_58;
  wire  GEN_59;
  wire  GEN_60;
  reg [25:0] GEN_23;
  reg [31:0] GEN_88;
  reg [1:0] GEN_33;
  reg [31:0] GEN_89;
  reg  GEN_65;
  reg [31:0] GEN_90;
  assign io_inner_acquire_ready = T_1608;
  assign io_inner_grant_valid = io_outer_grant_valid;
  assign io_inner_grant_bits_addr_beat = io_outer_grant_bits_addr_beat;
  assign io_inner_grant_bits_client_xact_id = GEN_3;
  assign io_inner_grant_bits_manager_xact_id = {{2'd0}, io_outer_grant_bits_client_xact_id};
  assign io_inner_grant_bits_is_builtin_type = io_outer_grant_bits_is_builtin_type;
  assign io_inner_grant_bits_g_type = io_outer_grant_bits_g_type;
  assign io_inner_grant_bits_data = io_outer_grant_bits_data;
  assign io_inner_grant_bits_client_id = GEN_2;
  assign io_inner_finish_ready = 1'h1;
  assign io_inner_probe_valid = 1'h0;
  assign io_inner_probe_bits_addr_block = GEN_23;
  assign io_inner_probe_bits_p_type = GEN_33;
  assign io_inner_probe_bits_client_id = GEN_65;
  assign io_inner_release_ready = 1'h0;
  assign io_outer_acquire_valid = T_1609;
  assign io_outer_acquire_bits_addr_block = io_inner_acquire_bits_addr_block;
  assign io_outer_acquire_bits_client_xact_id = outer_xact_id[1:0];
  assign io_outer_acquire_bits_addr_beat = io_inner_acquire_bits_addr_beat;
  assign io_outer_acquire_bits_is_builtin_type = io_inner_acquire_bits_is_builtin_type;
  assign io_outer_acquire_bits_a_type = io_inner_acquire_bits_a_type;
  assign io_outer_acquire_bits_union = io_inner_acquire_bits_union;
  assign io_outer_acquire_bits_data = io_inner_acquire_bits_data;
  assign io_outer_grant_ready = io_inner_grant_ready;
  assign T_952 = io_outer_acquire_ready & io_outer_acquire_valid;
  assign T_961_0 = 3'h3;
  assign T_963 = io_outer_acquire_bits_a_type == T_961_0;
  assign T_964 = io_outer_acquire_bits_is_builtin_type & T_963;
  assign multibeat_fire = T_952 & T_964;
  assign T_966 = io_outer_acquire_bits_addr_beat == 3'h0;
  assign multibeat_start = multibeat_fire & T_966;
  assign T_968 = io_outer_acquire_bits_addr_beat == 3'h7;
  assign multibeat_end = multibeat_fire & T_968;
  assign T_970 = ~ xact_pending;
  assign T_971 = T_970[0];
  assign T_972 = T_970[1];
  assign T_973 = T_970[2];
  assign T_974 = T_970[3];
  assign T_975 = T_970[4];
  assign T_976 = T_970[5];
  assign T_977 = T_970[6];
  assign T_978 = T_970[7];
  assign T_989 = T_978 ? 4'h7 : 4'h8;
  assign T_990 = T_977 ? 4'h6 : T_989;
  assign T_991 = T_976 ? 4'h5 : T_990;
  assign T_992 = T_975 ? 4'h4 : T_991;
  assign T_993 = T_974 ? 4'h3 : T_992;
  assign T_994 = T_973 ? 4'h2 : T_993;
  assign T_995 = T_972 ? 4'h1 : T_994;
  assign xact_id_sel = T_971 ? 4'h0 : T_995;
  assign GEN_4 = multibeat_start ? xact_id_sel : xact_id_reg;
  assign outer_xact_id = xact_multibeat ? xact_id_reg : xact_id_sel;
  assign T_999 = T_970 == 9'h0;
  assign xact_free = T_999 == 1'h0;
  assign T_1608 = io_outer_acquire_ready & xact_free;
  assign T_1609 = io_inner_acquire_valid & xact_free;
  assign T_1619_0 = 3'h3;
  assign T_1621 = io_outer_acquire_bits_a_type == T_1619_0;
  assign T_1622 = io_outer_acquire_bits_is_builtin_type & T_1621;
  assign T_1624 = T_1622 == 1'h0;
  assign T_1627 = T_1624 | T_968;
  assign T_1628 = T_952 & T_1627;
  assign T_1630 = 4'h1 << io_outer_acquire_bits_client_xact_id;
  assign T_1632 = T_1628 ? T_1630 : 4'h0;
  assign GEN_61 = {{5'd0}, T_1632};
  assign T_1633 = xact_pending | GEN_61;
  assign T_1634 = io_inner_finish_ready & io_inner_finish_valid;
  assign T_1636 = 16'h1 << io_inner_finish_bits_manager_xact_id;
  assign T_1638 = T_1634 ? T_1636 : 16'h0;
  assign T_1639 = ~ T_1638;
  assign GEN_62 = {{7'd0}, T_1633};
  assign T_1640 = GEN_62 & T_1639;
  assign T_1641 = io_inner_grant_ready & io_inner_grant_valid;
  assign T_1649_0 = 3'h5;
  assign GEN_63 = {{1'd0}, T_1649_0};
  assign T_1651 = io_inner_grant_bits_g_type == GEN_63;
  assign T_1652 = io_inner_grant_bits_g_type == 4'h0;
  assign T_1653 = io_inner_grant_bits_g_type == 4'h1;
  assign T_1654 = T_1652 | T_1653;
  assign T_1655 = io_inner_grant_bits_is_builtin_type ? T_1651 : T_1654;
  assign T_1658 = T_1655 == 1'h0;
  assign T_1660 = io_inner_grant_bits_addr_beat == 3'h7;
  assign T_1661 = T_1658 | T_1660;
  assign T_1662 = T_1641 & T_1661;
  assign T_1668 = io_inner_grant_bits_is_builtin_type & T_1652;
  assign T_1670 = T_1668 == 1'h0;
  assign T_1673 = T_1670 == 1'h0;
  assign T_1674 = T_1662 & T_1673;
  assign T_1676 = 16'h1 << io_inner_grant_bits_manager_xact_id;
  assign T_1678 = T_1674 ? T_1676 : 16'h0;
  assign T_1679 = ~ T_1678;
  assign T_1680 = T_1640 & T_1679;
  assign T_1690_0 = 3'h3;
  assign T_1692 = io_outer_acquire_bits_a_type == T_1690_0;
  assign T_1693 = io_outer_acquire_bits_is_builtin_type & T_1692;
  assign T_1695 = T_1693 == 1'h0;
  assign T_1698 = T_1695 | T_968;
  assign T_1699 = T_952 & T_1698;
  assign GEN_0 = io_inner_acquire_bits_client_id;
  assign GEN_5 = 4'h0 == outer_xact_id ? GEN_0 : xact_buffer_0_client_id;
  assign GEN_6 = 4'h1 == outer_xact_id ? GEN_0 : xact_buffer_1_client_id;
  assign GEN_7 = 4'h2 == outer_xact_id ? GEN_0 : xact_buffer_2_client_id;
  assign GEN_8 = 4'h3 == outer_xact_id ? GEN_0 : xact_buffer_3_client_id;
  assign GEN_9 = 4'h4 == outer_xact_id ? GEN_0 : xact_buffer_4_client_id;
  assign GEN_10 = 4'h5 == outer_xact_id ? GEN_0 : xact_buffer_5_client_id;
  assign GEN_11 = 4'h6 == outer_xact_id ? GEN_0 : xact_buffer_6_client_id;
  assign GEN_12 = 4'h7 == outer_xact_id ? GEN_0 : xact_buffer_7_client_id;
  assign GEN_13 = 4'h8 == outer_xact_id ? GEN_0 : xact_buffer_8_client_id;
  assign GEN_1 = io_inner_acquire_bits_client_xact_id;
  assign GEN_14 = 4'h0 == outer_xact_id ? GEN_1 : xact_buffer_0_client_xact_id;
  assign GEN_15 = 4'h1 == outer_xact_id ? GEN_1 : xact_buffer_1_client_xact_id;
  assign GEN_16 = 4'h2 == outer_xact_id ? GEN_1 : xact_buffer_2_client_xact_id;
  assign GEN_17 = 4'h3 == outer_xact_id ? GEN_1 : xact_buffer_3_client_xact_id;
  assign GEN_18 = 4'h4 == outer_xact_id ? GEN_1 : xact_buffer_4_client_xact_id;
  assign GEN_19 = 4'h5 == outer_xact_id ? GEN_1 : xact_buffer_5_client_xact_id;
  assign GEN_20 = 4'h6 == outer_xact_id ? GEN_1 : xact_buffer_6_client_xact_id;
  assign GEN_21 = 4'h7 == outer_xact_id ? GEN_1 : xact_buffer_7_client_xact_id;
  assign GEN_22 = 4'h8 == outer_xact_id ? GEN_1 : xact_buffer_8_client_xact_id;
  assign GEN_24 = T_1699 ? GEN_5 : xact_buffer_0_client_id;
  assign GEN_25 = T_1699 ? GEN_6 : xact_buffer_1_client_id;
  assign GEN_26 = T_1699 ? GEN_7 : xact_buffer_2_client_id;
  assign GEN_27 = T_1699 ? GEN_8 : xact_buffer_3_client_id;
  assign GEN_28 = T_1699 ? GEN_9 : xact_buffer_4_client_id;
  assign GEN_29 = T_1699 ? GEN_10 : xact_buffer_5_client_id;
  assign GEN_30 = T_1699 ? GEN_11 : xact_buffer_6_client_id;
  assign GEN_31 = T_1699 ? GEN_12 : xact_buffer_7_client_id;
  assign GEN_32 = T_1699 ? GEN_13 : xact_buffer_8_client_id;
  assign GEN_34 = T_1699 ? GEN_14 : xact_buffer_0_client_xact_id;
  assign GEN_35 = T_1699 ? GEN_15 : xact_buffer_1_client_xact_id;
  assign GEN_36 = T_1699 ? GEN_16 : xact_buffer_2_client_xact_id;
  assign GEN_37 = T_1699 ? GEN_17 : xact_buffer_3_client_xact_id;
  assign GEN_38 = T_1699 ? GEN_18 : xact_buffer_4_client_xact_id;
  assign GEN_39 = T_1699 ? GEN_19 : xact_buffer_5_client_xact_id;
  assign GEN_40 = T_1699 ? GEN_20 : xact_buffer_6_client_xact_id;
  assign GEN_41 = T_1699 ? GEN_21 : xact_buffer_7_client_xact_id;
  assign GEN_42 = T_1699 ? GEN_22 : xact_buffer_8_client_xact_id;
  assign GEN_43 = multibeat_start ? 1'h1 : xact_multibeat;
  assign GEN_44 = multibeat_end ? 1'h0 : GEN_43;
  assign GEN_2 = GEN_52;
  assign GEN_45 = 2'h1 == io_outer_grant_bits_client_xact_id ? xact_buffer_1_client_id : xact_buffer_0_client_id;
  assign GEN_46 = 2'h2 == io_outer_grant_bits_client_xact_id ? xact_buffer_2_client_id : GEN_45;
  assign GEN_47 = 2'h3 == io_outer_grant_bits_client_xact_id ? xact_buffer_3_client_id : GEN_46;
  assign GEN_64 = {{1'd0}, io_outer_grant_bits_client_xact_id};
  assign GEN_48 = 3'h4 == GEN_64 ? xact_buffer_4_client_id : GEN_47;
  assign GEN_49 = 3'h5 == GEN_64 ? xact_buffer_5_client_id : GEN_48;
  assign GEN_50 = 3'h6 == GEN_64 ? xact_buffer_6_client_id : GEN_49;
  assign GEN_51 = 3'h7 == GEN_64 ? xact_buffer_7_client_id : GEN_50;
  assign GEN_68 = {{2'd0}, io_outer_grant_bits_client_xact_id};
  assign GEN_52 = 4'h8 == GEN_68 ? xact_buffer_8_client_id : GEN_51;
  assign GEN_3 = GEN_60;
  assign GEN_53 = 2'h1 == io_outer_grant_bits_client_xact_id ? xact_buffer_1_client_xact_id : xact_buffer_0_client_xact_id;
  assign GEN_54 = 2'h2 == io_outer_grant_bits_client_xact_id ? xact_buffer_2_client_xact_id : GEN_53;
  assign GEN_55 = 2'h3 == io_outer_grant_bits_client_xact_id ? xact_buffer_3_client_xact_id : GEN_54;
  assign GEN_56 = 3'h4 == GEN_64 ? xact_buffer_4_client_xact_id : GEN_55;
  assign GEN_57 = 3'h5 == GEN_64 ? xact_buffer_5_client_xact_id : GEN_56;
  assign GEN_58 = 3'h6 == GEN_64 ? xact_buffer_6_client_xact_id : GEN_57;
  assign GEN_59 = 3'h7 == GEN_64 ? xact_buffer_7_client_xact_id : GEN_58;
  assign GEN_60 = 4'h8 == GEN_68 ? xact_buffer_8_client_xact_id : GEN_59;
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifndef verilator
      #0.002;
    `endif
  `ifdef RANDOMIZE
  GEN_66 = {1{$random}};
  xact_pending = GEN_66[8:0];
  `endif
  `ifdef RANDOMIZE
  GEN_67 = {1{$random}};
  xact_id_reg = GEN_67[3:0];
  `endif
  `ifdef RANDOMIZE
  GEN_69 = {1{$random}};
  xact_multibeat = GEN_69[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_70 = {1{$random}};
  xact_buffer_0_client_id = GEN_70[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_71 = {1{$random}};
  xact_buffer_0_client_xact_id = GEN_71[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_72 = {1{$random}};
  xact_buffer_1_client_id = GEN_72[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_73 = {1{$random}};
  xact_buffer_1_client_xact_id = GEN_73[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_74 = {1{$random}};
  xact_buffer_2_client_id = GEN_74[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_75 = {1{$random}};
  xact_buffer_2_client_xact_id = GEN_75[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_76 = {1{$random}};
  xact_buffer_3_client_id = GEN_76[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_77 = {1{$random}};
  xact_buffer_3_client_xact_id = GEN_77[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_78 = {1{$random}};
  xact_buffer_4_client_id = GEN_78[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_79 = {1{$random}};
  xact_buffer_4_client_xact_id = GEN_79[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_80 = {1{$random}};
  xact_buffer_5_client_id = GEN_80[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_81 = {1{$random}};
  xact_buffer_5_client_xact_id = GEN_81[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_82 = {1{$random}};
  xact_buffer_6_client_id = GEN_82[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_83 = {1{$random}};
  xact_buffer_6_client_xact_id = GEN_83[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_84 = {1{$random}};
  xact_buffer_7_client_id = GEN_84[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_85 = {1{$random}};
  xact_buffer_7_client_xact_id = GEN_85[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_86 = {1{$random}};
  xact_buffer_8_client_id = GEN_86[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_87 = {1{$random}};
  xact_buffer_8_client_xact_id = GEN_87[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_88 = {1{$random}};
  GEN_23 = GEN_88[25:0];
  `endif
  `ifdef RANDOMIZE
  GEN_89 = {1{$random}};
  GEN_33 = GEN_89[1:0];
  `endif
  `ifdef RANDOMIZE
  GEN_90 = {1{$random}};
  GEN_65 = GEN_90[0:0];
  `endif
  end
`endif
  always @(posedge clk) begin
    if(reset) begin
      xact_pending <= 9'h0;
    end else begin
      xact_pending <= T_1680[8:0];
    end
    if(1'h0) begin
    end else begin
      if(multibeat_start) begin
        if(T_971) begin
          xact_id_reg <= 4'h0;
        end else begin
          if(T_972) begin
            xact_id_reg <= 4'h1;
          end else begin
            if(T_973) begin
              xact_id_reg <= 4'h2;
            end else begin
              if(T_974) begin
                xact_id_reg <= 4'h3;
              end else begin
                if(T_975) begin
                  xact_id_reg <= 4'h4;
                end else begin
                  if(T_976) begin
                    xact_id_reg <= 4'h5;
                  end else begin
                    if(T_977) begin
                      xact_id_reg <= 4'h6;
                    end else begin
                      if(T_978) begin
                        xact_id_reg <= 4'h7;
                      end else begin
                        xact_id_reg <= 4'h8;
                      end
                    end
                  end
                end
              end
            end
          end
        end
      end
    end
    if(reset) begin
      xact_multibeat <= 1'h0;
    end else begin
      if(multibeat_end) begin
        xact_multibeat <= 1'h0;
      end else begin
        if(multibeat_start) begin
          xact_multibeat <= 1'h1;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_1699) begin
        if(4'h0 == outer_xact_id) begin
          xact_buffer_0_client_id <= GEN_0;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_1699) begin
        if(4'h0 == outer_xact_id) begin
          xact_buffer_0_client_xact_id <= GEN_1;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_1699) begin
        if(4'h1 == outer_xact_id) begin
          xact_buffer_1_client_id <= GEN_0;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_1699) begin
        if(4'h1 == outer_xact_id) begin
          xact_buffer_1_client_xact_id <= GEN_1;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_1699) begin
        if(4'h2 == outer_xact_id) begin
          xact_buffer_2_client_id <= GEN_0;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_1699) begin
        if(4'h2 == outer_xact_id) begin
          xact_buffer_2_client_xact_id <= GEN_1;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_1699) begin
        if(4'h3 == outer_xact_id) begin
          xact_buffer_3_client_id <= GEN_0;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_1699) begin
        if(4'h3 == outer_xact_id) begin
          xact_buffer_3_client_xact_id <= GEN_1;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_1699) begin
        if(4'h4 == outer_xact_id) begin
          xact_buffer_4_client_id <= GEN_0;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_1699) begin
        if(4'h4 == outer_xact_id) begin
          xact_buffer_4_client_xact_id <= GEN_1;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_1699) begin
        if(4'h5 == outer_xact_id) begin
          xact_buffer_5_client_id <= GEN_0;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_1699) begin
        if(4'h5 == outer_xact_id) begin
          xact_buffer_5_client_xact_id <= GEN_1;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_1699) begin
        if(4'h6 == outer_xact_id) begin
          xact_buffer_6_client_id <= GEN_0;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_1699) begin
        if(4'h6 == outer_xact_id) begin
          xact_buffer_6_client_xact_id <= GEN_1;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_1699) begin
        if(4'h7 == outer_xact_id) begin
          xact_buffer_7_client_id <= GEN_0;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_1699) begin
        if(4'h7 == outer_xact_id) begin
          xact_buffer_7_client_xact_id <= GEN_1;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_1699) begin
        if(4'h8 == outer_xact_id) begin
          xact_buffer_8_client_id <= GEN_0;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_1699) begin
        if(4'h8 == outer_xact_id) begin
          xact_buffer_8_client_xact_id <= GEN_1;
        end
      end
    end
  end
endmodule
module ClientUncachedTileLinkIOArbiter_1(
  input   clk,
  input   reset,
  output  io_in_0_acquire_ready,
  input   io_in_0_acquire_valid,
  input  [25:0] io_in_0_acquire_bits_addr_block,
  input  [3:0] io_in_0_acquire_bits_client_xact_id,
  input  [2:0] io_in_0_acquire_bits_addr_beat,
  input   io_in_0_acquire_bits_is_builtin_type,
  input  [2:0] io_in_0_acquire_bits_a_type,
  input  [11:0] io_in_0_acquire_bits_union,
  input  [63:0] io_in_0_acquire_bits_data,
  input   io_in_0_grant_ready,
  output  io_in_0_grant_valid,
  output [2:0] io_in_0_grant_bits_addr_beat,
  output [3:0] io_in_0_grant_bits_client_xact_id,
  output  io_in_0_grant_bits_manager_xact_id,
  output  io_in_0_grant_bits_is_builtin_type,
  output [3:0] io_in_0_grant_bits_g_type,
  output [63:0] io_in_0_grant_bits_data,
  input   io_out_acquire_ready,
  output  io_out_acquire_valid,
  output [25:0] io_out_acquire_bits_addr_block,
  output [3:0] io_out_acquire_bits_client_xact_id,
  output [2:0] io_out_acquire_bits_addr_beat,
  output  io_out_acquire_bits_is_builtin_type,
  output [2:0] io_out_acquire_bits_a_type,
  output [11:0] io_out_acquire_bits_union,
  output [63:0] io_out_acquire_bits_data,
  output  io_out_grant_ready,
  input   io_out_grant_valid,
  input  [2:0] io_out_grant_bits_addr_beat,
  input  [3:0] io_out_grant_bits_client_xact_id,
  input   io_out_grant_bits_manager_xact_id,
  input   io_out_grant_bits_is_builtin_type,
  input  [3:0] io_out_grant_bits_g_type,
  input  [63:0] io_out_grant_bits_data
);
  assign io_in_0_acquire_ready = io_out_acquire_ready;
  assign io_in_0_grant_valid = io_out_grant_valid;
  assign io_in_0_grant_bits_addr_beat = io_out_grant_bits_addr_beat;
  assign io_in_0_grant_bits_client_xact_id = io_out_grant_bits_client_xact_id;
  assign io_in_0_grant_bits_manager_xact_id = io_out_grant_bits_manager_xact_id;
  assign io_in_0_grant_bits_is_builtin_type = io_out_grant_bits_is_builtin_type;
  assign io_in_0_grant_bits_g_type = io_out_grant_bits_g_type;
  assign io_in_0_grant_bits_data = io_out_grant_bits_data;
  assign io_out_acquire_valid = io_in_0_acquire_valid;
  assign io_out_acquire_bits_addr_block = io_in_0_acquire_bits_addr_block;
  assign io_out_acquire_bits_client_xact_id = io_in_0_acquire_bits_client_xact_id;
  assign io_out_acquire_bits_addr_beat = io_in_0_acquire_bits_addr_beat;
  assign io_out_acquire_bits_is_builtin_type = io_in_0_acquire_bits_is_builtin_type;
  assign io_out_acquire_bits_a_type = io_in_0_acquire_bits_a_type;
  assign io_out_acquire_bits_union = io_in_0_acquire_bits_union;
  assign io_out_acquire_bits_data = io_in_0_acquire_bits_data;
  assign io_out_grant_ready = io_in_0_grant_ready;
endmodule
module TileLinkMemoryInterconnect(
  input   clk,
  input   reset,
  output  io_in_0_acquire_ready,
  input   io_in_0_acquire_valid,
  input  [25:0] io_in_0_acquire_bits_addr_block,
  input  [3:0] io_in_0_acquire_bits_client_xact_id,
  input  [2:0] io_in_0_acquire_bits_addr_beat,
  input   io_in_0_acquire_bits_is_builtin_type,
  input  [2:0] io_in_0_acquire_bits_a_type,
  input  [11:0] io_in_0_acquire_bits_union,
  input  [63:0] io_in_0_acquire_bits_data,
  input   io_in_0_grant_ready,
  output  io_in_0_grant_valid,
  output [2:0] io_in_0_grant_bits_addr_beat,
  output [3:0] io_in_0_grant_bits_client_xact_id,
  output  io_in_0_grant_bits_manager_xact_id,
  output  io_in_0_grant_bits_is_builtin_type,
  output [3:0] io_in_0_grant_bits_g_type,
  output [63:0] io_in_0_grant_bits_data,
  input   io_out_0_acquire_ready,
  output  io_out_0_acquire_valid,
  output [25:0] io_out_0_acquire_bits_addr_block,
  output [3:0] io_out_0_acquire_bits_client_xact_id,
  output [2:0] io_out_0_acquire_bits_addr_beat,
  output  io_out_0_acquire_bits_is_builtin_type,
  output [2:0] io_out_0_acquire_bits_a_type,
  output [11:0] io_out_0_acquire_bits_union,
  output [63:0] io_out_0_acquire_bits_data,
  output  io_out_0_grant_ready,
  input   io_out_0_grant_valid,
  input  [2:0] io_out_0_grant_bits_addr_beat,
  input  [3:0] io_out_0_grant_bits_client_xact_id,
  input   io_out_0_grant_bits_manager_xact_id,
  input   io_out_0_grant_bits_is_builtin_type,
  input  [3:0] io_out_0_grant_bits_g_type,
  input  [63:0] io_out_0_grant_bits_data
);
  wire  ClientUncachedTileLinkIOArbiter_1_1_clk;
  wire  ClientUncachedTileLinkIOArbiter_1_1_reset;
  wire  ClientUncachedTileLinkIOArbiter_1_1_io_in_0_acquire_ready;
  wire  ClientUncachedTileLinkIOArbiter_1_1_io_in_0_acquire_valid;
  wire [25:0] ClientUncachedTileLinkIOArbiter_1_1_io_in_0_acquire_bits_addr_block;
  wire [3:0] ClientUncachedTileLinkIOArbiter_1_1_io_in_0_acquire_bits_client_xact_id;
  wire [2:0] ClientUncachedTileLinkIOArbiter_1_1_io_in_0_acquire_bits_addr_beat;
  wire  ClientUncachedTileLinkIOArbiter_1_1_io_in_0_acquire_bits_is_builtin_type;
  wire [2:0] ClientUncachedTileLinkIOArbiter_1_1_io_in_0_acquire_bits_a_type;
  wire [11:0] ClientUncachedTileLinkIOArbiter_1_1_io_in_0_acquire_bits_union;
  wire [63:0] ClientUncachedTileLinkIOArbiter_1_1_io_in_0_acquire_bits_data;
  wire  ClientUncachedTileLinkIOArbiter_1_1_io_in_0_grant_ready;
  wire  ClientUncachedTileLinkIOArbiter_1_1_io_in_0_grant_valid;
  wire [2:0] ClientUncachedTileLinkIOArbiter_1_1_io_in_0_grant_bits_addr_beat;
  wire [3:0] ClientUncachedTileLinkIOArbiter_1_1_io_in_0_grant_bits_client_xact_id;
  wire  ClientUncachedTileLinkIOArbiter_1_1_io_in_0_grant_bits_manager_xact_id;
  wire  ClientUncachedTileLinkIOArbiter_1_1_io_in_0_grant_bits_is_builtin_type;
  wire [3:0] ClientUncachedTileLinkIOArbiter_1_1_io_in_0_grant_bits_g_type;
  wire [63:0] ClientUncachedTileLinkIOArbiter_1_1_io_in_0_grant_bits_data;
  wire  ClientUncachedTileLinkIOArbiter_1_1_io_out_acquire_ready;
  wire  ClientUncachedTileLinkIOArbiter_1_1_io_out_acquire_valid;
  wire [25:0] ClientUncachedTileLinkIOArbiter_1_1_io_out_acquire_bits_addr_block;
  wire [3:0] ClientUncachedTileLinkIOArbiter_1_1_io_out_acquire_bits_client_xact_id;
  wire [2:0] ClientUncachedTileLinkIOArbiter_1_1_io_out_acquire_bits_addr_beat;
  wire  ClientUncachedTileLinkIOArbiter_1_1_io_out_acquire_bits_is_builtin_type;
  wire [2:0] ClientUncachedTileLinkIOArbiter_1_1_io_out_acquire_bits_a_type;
  wire [11:0] ClientUncachedTileLinkIOArbiter_1_1_io_out_acquire_bits_union;
  wire [63:0] ClientUncachedTileLinkIOArbiter_1_1_io_out_acquire_bits_data;
  wire  ClientUncachedTileLinkIOArbiter_1_1_io_out_grant_ready;
  wire  ClientUncachedTileLinkIOArbiter_1_1_io_out_grant_valid;
  wire [2:0] ClientUncachedTileLinkIOArbiter_1_1_io_out_grant_bits_addr_beat;
  wire [3:0] ClientUncachedTileLinkIOArbiter_1_1_io_out_grant_bits_client_xact_id;
  wire  ClientUncachedTileLinkIOArbiter_1_1_io_out_grant_bits_manager_xact_id;
  wire  ClientUncachedTileLinkIOArbiter_1_1_io_out_grant_bits_is_builtin_type;
  wire [3:0] ClientUncachedTileLinkIOArbiter_1_1_io_out_grant_bits_g_type;
  wire [63:0] ClientUncachedTileLinkIOArbiter_1_1_io_out_grant_bits_data;
  wire [25:0] T_3009;
  ClientUncachedTileLinkIOArbiter_1 ClientUncachedTileLinkIOArbiter_1_1 (
    .clk(ClientUncachedTileLinkIOArbiter_1_1_clk),
    .reset(ClientUncachedTileLinkIOArbiter_1_1_reset),
    .io_in_0_acquire_ready(ClientUncachedTileLinkIOArbiter_1_1_io_in_0_acquire_ready),
    .io_in_0_acquire_valid(ClientUncachedTileLinkIOArbiter_1_1_io_in_0_acquire_valid),
    .io_in_0_acquire_bits_addr_block(ClientUncachedTileLinkIOArbiter_1_1_io_in_0_acquire_bits_addr_block),
    .io_in_0_acquire_bits_client_xact_id(ClientUncachedTileLinkIOArbiter_1_1_io_in_0_acquire_bits_client_xact_id),
    .io_in_0_acquire_bits_addr_beat(ClientUncachedTileLinkIOArbiter_1_1_io_in_0_acquire_bits_addr_beat),
    .io_in_0_acquire_bits_is_builtin_type(ClientUncachedTileLinkIOArbiter_1_1_io_in_0_acquire_bits_is_builtin_type),
    .io_in_0_acquire_bits_a_type(ClientUncachedTileLinkIOArbiter_1_1_io_in_0_acquire_bits_a_type),
    .io_in_0_acquire_bits_union(ClientUncachedTileLinkIOArbiter_1_1_io_in_0_acquire_bits_union),
    .io_in_0_acquire_bits_data(ClientUncachedTileLinkIOArbiter_1_1_io_in_0_acquire_bits_data),
    .io_in_0_grant_ready(ClientUncachedTileLinkIOArbiter_1_1_io_in_0_grant_ready),
    .io_in_0_grant_valid(ClientUncachedTileLinkIOArbiter_1_1_io_in_0_grant_valid),
    .io_in_0_grant_bits_addr_beat(ClientUncachedTileLinkIOArbiter_1_1_io_in_0_grant_bits_addr_beat),
    .io_in_0_grant_bits_client_xact_id(ClientUncachedTileLinkIOArbiter_1_1_io_in_0_grant_bits_client_xact_id),
    .io_in_0_grant_bits_manager_xact_id(ClientUncachedTileLinkIOArbiter_1_1_io_in_0_grant_bits_manager_xact_id),
    .io_in_0_grant_bits_is_builtin_type(ClientUncachedTileLinkIOArbiter_1_1_io_in_0_grant_bits_is_builtin_type),
    .io_in_0_grant_bits_g_type(ClientUncachedTileLinkIOArbiter_1_1_io_in_0_grant_bits_g_type),
    .io_in_0_grant_bits_data(ClientUncachedTileLinkIOArbiter_1_1_io_in_0_grant_bits_data),
    .io_out_acquire_ready(ClientUncachedTileLinkIOArbiter_1_1_io_out_acquire_ready),
    .io_out_acquire_valid(ClientUncachedTileLinkIOArbiter_1_1_io_out_acquire_valid),
    .io_out_acquire_bits_addr_block(ClientUncachedTileLinkIOArbiter_1_1_io_out_acquire_bits_addr_block),
    .io_out_acquire_bits_client_xact_id(ClientUncachedTileLinkIOArbiter_1_1_io_out_acquire_bits_client_xact_id),
    .io_out_acquire_bits_addr_beat(ClientUncachedTileLinkIOArbiter_1_1_io_out_acquire_bits_addr_beat),
    .io_out_acquire_bits_is_builtin_type(ClientUncachedTileLinkIOArbiter_1_1_io_out_acquire_bits_is_builtin_type),
    .io_out_acquire_bits_a_type(ClientUncachedTileLinkIOArbiter_1_1_io_out_acquire_bits_a_type),
    .io_out_acquire_bits_union(ClientUncachedTileLinkIOArbiter_1_1_io_out_acquire_bits_union),
    .io_out_acquire_bits_data(ClientUncachedTileLinkIOArbiter_1_1_io_out_acquire_bits_data),
    .io_out_grant_ready(ClientUncachedTileLinkIOArbiter_1_1_io_out_grant_ready),
    .io_out_grant_valid(ClientUncachedTileLinkIOArbiter_1_1_io_out_grant_valid),
    .io_out_grant_bits_addr_beat(ClientUncachedTileLinkIOArbiter_1_1_io_out_grant_bits_addr_beat),
    .io_out_grant_bits_client_xact_id(ClientUncachedTileLinkIOArbiter_1_1_io_out_grant_bits_client_xact_id),
    .io_out_grant_bits_manager_xact_id(ClientUncachedTileLinkIOArbiter_1_1_io_out_grant_bits_manager_xact_id),
    .io_out_grant_bits_is_builtin_type(ClientUncachedTileLinkIOArbiter_1_1_io_out_grant_bits_is_builtin_type),
    .io_out_grant_bits_g_type(ClientUncachedTileLinkIOArbiter_1_1_io_out_grant_bits_g_type),
    .io_out_grant_bits_data(ClientUncachedTileLinkIOArbiter_1_1_io_out_grant_bits_data)
  );
  assign io_in_0_acquire_ready = ClientUncachedTileLinkIOArbiter_1_1_io_in_0_acquire_ready;
  assign io_in_0_grant_valid = ClientUncachedTileLinkIOArbiter_1_1_io_in_0_grant_valid;
  assign io_in_0_grant_bits_addr_beat = ClientUncachedTileLinkIOArbiter_1_1_io_in_0_grant_bits_addr_beat;
  assign io_in_0_grant_bits_client_xact_id = ClientUncachedTileLinkIOArbiter_1_1_io_in_0_grant_bits_client_xact_id;
  assign io_in_0_grant_bits_manager_xact_id = ClientUncachedTileLinkIOArbiter_1_1_io_in_0_grant_bits_manager_xact_id;
  assign io_in_0_grant_bits_is_builtin_type = ClientUncachedTileLinkIOArbiter_1_1_io_in_0_grant_bits_is_builtin_type;
  assign io_in_0_grant_bits_g_type = ClientUncachedTileLinkIOArbiter_1_1_io_in_0_grant_bits_g_type;
  assign io_in_0_grant_bits_data = ClientUncachedTileLinkIOArbiter_1_1_io_in_0_grant_bits_data;
  assign io_out_0_acquire_valid = ClientUncachedTileLinkIOArbiter_1_1_io_out_acquire_valid;
  assign io_out_0_acquire_bits_addr_block = T_3009;
  assign io_out_0_acquire_bits_client_xact_id = ClientUncachedTileLinkIOArbiter_1_1_io_out_acquire_bits_client_xact_id;
  assign io_out_0_acquire_bits_addr_beat = ClientUncachedTileLinkIOArbiter_1_1_io_out_acquire_bits_addr_beat;
  assign io_out_0_acquire_bits_is_builtin_type = ClientUncachedTileLinkIOArbiter_1_1_io_out_acquire_bits_is_builtin_type;
  assign io_out_0_acquire_bits_a_type = ClientUncachedTileLinkIOArbiter_1_1_io_out_acquire_bits_a_type;
  assign io_out_0_acquire_bits_union = ClientUncachedTileLinkIOArbiter_1_1_io_out_acquire_bits_union;
  assign io_out_0_acquire_bits_data = ClientUncachedTileLinkIOArbiter_1_1_io_out_acquire_bits_data;
  assign io_out_0_grant_ready = ClientUncachedTileLinkIOArbiter_1_1_io_out_grant_ready;
  assign ClientUncachedTileLinkIOArbiter_1_1_clk = clk;
  assign ClientUncachedTileLinkIOArbiter_1_1_reset = reset;
  assign ClientUncachedTileLinkIOArbiter_1_1_io_in_0_acquire_valid = io_in_0_acquire_valid;
  assign ClientUncachedTileLinkIOArbiter_1_1_io_in_0_acquire_bits_addr_block = io_in_0_acquire_bits_addr_block;
  assign ClientUncachedTileLinkIOArbiter_1_1_io_in_0_acquire_bits_client_xact_id = io_in_0_acquire_bits_client_xact_id;
  assign ClientUncachedTileLinkIOArbiter_1_1_io_in_0_acquire_bits_addr_beat = io_in_0_acquire_bits_addr_beat;
  assign ClientUncachedTileLinkIOArbiter_1_1_io_in_0_acquire_bits_is_builtin_type = io_in_0_acquire_bits_is_builtin_type;
  assign ClientUncachedTileLinkIOArbiter_1_1_io_in_0_acquire_bits_a_type = io_in_0_acquire_bits_a_type;
  assign ClientUncachedTileLinkIOArbiter_1_1_io_in_0_acquire_bits_union = io_in_0_acquire_bits_union;
  assign ClientUncachedTileLinkIOArbiter_1_1_io_in_0_acquire_bits_data = io_in_0_acquire_bits_data;
  assign ClientUncachedTileLinkIOArbiter_1_1_io_in_0_grant_ready = io_in_0_grant_ready;
  assign ClientUncachedTileLinkIOArbiter_1_1_io_out_acquire_ready = io_out_0_acquire_ready;
  assign ClientUncachedTileLinkIOArbiter_1_1_io_out_grant_valid = io_out_0_grant_valid;
  assign ClientUncachedTileLinkIOArbiter_1_1_io_out_grant_bits_addr_beat = io_out_0_grant_bits_addr_beat;
  assign ClientUncachedTileLinkIOArbiter_1_1_io_out_grant_bits_client_xact_id = io_out_0_grant_bits_client_xact_id;
  assign ClientUncachedTileLinkIOArbiter_1_1_io_out_grant_bits_manager_xact_id = io_out_0_grant_bits_manager_xact_id;
  assign ClientUncachedTileLinkIOArbiter_1_1_io_out_grant_bits_is_builtin_type = io_out_0_grant_bits_is_builtin_type;
  assign ClientUncachedTileLinkIOArbiter_1_1_io_out_grant_bits_g_type = io_out_0_grant_bits_g_type;
  assign ClientUncachedTileLinkIOArbiter_1_1_io_out_grant_bits_data = io_out_0_grant_bits_data;
  assign T_3009 = ClientUncachedTileLinkIOArbiter_1_1_io_out_acquire_bits_addr_block >> 1'h0;
endmodule
module LockingRRArbiter_9(
  input   clk,
  input   reset,
  output  io_in_0_ready,
  input   io_in_0_valid,
  input  [25:0] io_in_0_bits_addr_block,
  input  [3:0] io_in_0_bits_client_xact_id,
  input  [2:0] io_in_0_bits_addr_beat,
  input   io_in_0_bits_is_builtin_type,
  input  [2:0] io_in_0_bits_a_type,
  input  [11:0] io_in_0_bits_union,
  input  [63:0] io_in_0_bits_data,
  output  io_in_1_ready,
  input   io_in_1_valid,
  input  [25:0] io_in_1_bits_addr_block,
  input  [3:0] io_in_1_bits_client_xact_id,
  input  [2:0] io_in_1_bits_addr_beat,
  input   io_in_1_bits_is_builtin_type,
  input  [2:0] io_in_1_bits_a_type,
  input  [11:0] io_in_1_bits_union,
  input  [63:0] io_in_1_bits_data,
  input   io_out_ready,
  output  io_out_valid,
  output [25:0] io_out_bits_addr_block,
  output [3:0] io_out_bits_client_xact_id,
  output [2:0] io_out_bits_addr_beat,
  output  io_out_bits_is_builtin_type,
  output [2:0] io_out_bits_a_type,
  output [11:0] io_out_bits_union,
  output [63:0] io_out_bits_data,
  output  io_chosen
);
  wire  choice;
  wire  GEN_0;
  wire  GEN_8;
  wire [25:0] GEN_1;
  wire [25:0] GEN_9;
  wire [3:0] GEN_2;
  wire [3:0] GEN_10;
  wire [2:0] GEN_3;
  wire [2:0] GEN_11;
  wire  GEN_4;
  wire  GEN_12;
  wire [2:0] GEN_5;
  wire [2:0] GEN_13;
  wire [11:0] GEN_6;
  wire [11:0] GEN_14;
  wire [63:0] GEN_7;
  wire [63:0] GEN_15;
  reg [2:0] T_766;
  reg [31:0] GEN_22;
  reg  T_768;
  reg [31:0] GEN_23;
  wire  T_770;
  wire [2:0] T_779_0;
  wire  T_781;
  wire  T_782;
  wire  T_783;
  wire  T_784;
  wire [3:0] T_788;
  wire [2:0] T_789;
  wire  GEN_16;
  wire [2:0] GEN_17;
  wire  GEN_18;
  reg  lastGrant;
  reg [31:0] GEN_24;
  wire  GEN_19;
  wire  T_794;
  wire  T_796;
  wire  T_799;
  wire  T_803;
  wire  T_805;
  wire  T_809;
  wire  T_811;
  wire  T_812;
  wire  T_813;
  wire  T_816;
  wire  T_817;
  wire  GEN_20;
  wire  GEN_21;
  assign io_in_0_ready = T_813;
  assign io_in_1_ready = T_817;
  assign io_out_valid = GEN_0;
  assign io_out_bits_addr_block = GEN_1;
  assign io_out_bits_client_xact_id = GEN_2;
  assign io_out_bits_addr_beat = GEN_3;
  assign io_out_bits_is_builtin_type = GEN_4;
  assign io_out_bits_a_type = GEN_5;
  assign io_out_bits_union = GEN_6;
  assign io_out_bits_data = GEN_7;
  assign io_chosen = GEN_18;
  assign choice = GEN_21;
  assign GEN_0 = GEN_8;
  assign GEN_8 = io_chosen ? io_in_1_valid : io_in_0_valid;
  assign GEN_1 = GEN_9;
  assign GEN_9 = io_chosen ? io_in_1_bits_addr_block : io_in_0_bits_addr_block;
  assign GEN_2 = GEN_10;
  assign GEN_10 = io_chosen ? io_in_1_bits_client_xact_id : io_in_0_bits_client_xact_id;
  assign GEN_3 = GEN_11;
  assign GEN_11 = io_chosen ? io_in_1_bits_addr_beat : io_in_0_bits_addr_beat;
  assign GEN_4 = GEN_12;
  assign GEN_12 = io_chosen ? io_in_1_bits_is_builtin_type : io_in_0_bits_is_builtin_type;
  assign GEN_5 = GEN_13;
  assign GEN_13 = io_chosen ? io_in_1_bits_a_type : io_in_0_bits_a_type;
  assign GEN_6 = GEN_14;
  assign GEN_14 = io_chosen ? io_in_1_bits_union : io_in_0_bits_union;
  assign GEN_7 = GEN_15;
  assign GEN_15 = io_chosen ? io_in_1_bits_data : io_in_0_bits_data;
  assign T_770 = T_766 != 3'h0;
  assign T_779_0 = 3'h3;
  assign T_781 = io_out_bits_a_type == T_779_0;
  assign T_782 = io_out_bits_is_builtin_type & T_781;
  assign T_783 = io_out_ready & io_out_valid;
  assign T_784 = T_783 & T_782;
  assign T_788 = T_766 + 3'h1;
  assign T_789 = T_788[2:0];
  assign GEN_16 = T_784 ? io_chosen : T_768;
  assign GEN_17 = T_784 ? T_789 : T_766;
  assign GEN_18 = T_770 ? T_768 : choice;
  assign GEN_19 = T_783 ? io_chosen : lastGrant;
  assign T_794 = 1'h1 > lastGrant;
  assign T_796 = io_in_1_valid & T_794;
  assign T_799 = T_796 | io_in_0_valid;
  assign T_803 = T_796 == 1'h0;
  assign T_805 = T_799 == 1'h0;
  assign T_809 = T_794 | T_805;
  assign T_811 = T_768 == 1'h0;
  assign T_812 = T_770 ? T_811 : T_803;
  assign T_813 = T_812 & io_out_ready;
  assign T_816 = T_770 ? T_768 : T_809;
  assign T_817 = T_816 & io_out_ready;
  assign GEN_20 = io_in_0_valid ? 1'h0 : 1'h1;
  assign GEN_21 = T_796 ? 1'h1 : GEN_20;
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifndef verilator
      #0.002;
    `endif
  `ifdef RANDOMIZE
  GEN_22 = {1{$random}};
  T_766 = GEN_22[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_23 = {1{$random}};
  T_768 = GEN_23[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_24 = {1{$random}};
  lastGrant = GEN_24[0:0];
  `endif
  end
`endif
  always @(posedge clk) begin
    if(reset) begin
      T_766 <= 3'h0;
    end else begin
      if(T_784) begin
        T_766 <= T_789;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_784) begin
        T_768 <= io_chosen;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_783) begin
        lastGrant <= io_chosen;
      end
    end
  end
endmodule
module ReorderQueue(
  input   clk,
  input   reset,
  output  io_enq_ready,
  input   io_enq_valid,
  input   io_enq_bits_data,
  input  [3:0] io_enq_bits_tag,
  input   io_deq_valid,
  input  [3:0] io_deq_tag,
  output  io_deq_data,
  output  io_deq_matches
);
  reg  T_31 [0:15];
  reg [31:0] GEN_50;
  wire  T_31_T_59_data;
  wire [3:0] T_31_T_59_addr;
  wire  T_31_T_59_en;
  wire  T_31_T_63_data;
  wire [3:0] T_31_T_63_addr;
  wire  T_31_T_63_mask;
  wire  T_31_T_63_en;
  wire  T_53_0;
  wire  T_53_1;
  wire  T_53_2;
  wire  T_53_3;
  wire  T_53_4;
  wire  T_53_5;
  wire  T_53_6;
  wire  T_53_7;
  wire  T_53_8;
  wire  T_53_9;
  wire  T_53_10;
  wire  T_53_11;
  wire  T_53_12;
  wire  T_53_13;
  wire  T_53_14;
  wire  T_53_15;
  reg  T_57_0;
  reg [31:0] GEN_51;
  reg  T_57_1;
  reg [31:0] GEN_52;
  reg  T_57_2;
  reg [31:0] GEN_53;
  reg  T_57_3;
  reg [31:0] GEN_54;
  reg  T_57_4;
  reg [31:0] GEN_55;
  reg  T_57_5;
  reg [31:0] GEN_88;
  reg  T_57_6;
  reg [31:0] GEN_105;
  reg  T_57_7;
  reg [31:0] GEN_106;
  reg  T_57_8;
  reg [31:0] GEN_107;
  reg  T_57_9;
  reg [31:0] GEN_108;
  reg  T_57_10;
  reg [31:0] GEN_109;
  reg  T_57_11;
  reg [31:0] GEN_110;
  reg  T_57_12;
  reg [31:0] GEN_111;
  reg  T_57_13;
  reg [31:0] GEN_112;
  reg  T_57_14;
  reg [31:0] GEN_113;
  reg  T_57_15;
  reg [31:0] GEN_114;
  wire  GEN_0;
  wire  GEN_4;
  wire  GEN_5;
  wire  GEN_6;
  wire  GEN_7;
  wire  GEN_8;
  wire  GEN_9;
  wire  GEN_10;
  wire  GEN_11;
  wire  GEN_12;
  wire  GEN_13;
  wire  GEN_14;
  wire  GEN_15;
  wire  GEN_16;
  wire  GEN_17;
  wire  GEN_18;
  wire  GEN_1;
  wire  GEN_19;
  wire  GEN_20;
  wire  GEN_21;
  wire  GEN_22;
  wire  GEN_23;
  wire  GEN_24;
  wire  GEN_25;
  wire  GEN_26;
  wire  GEN_27;
  wire  GEN_28;
  wire  GEN_29;
  wire  GEN_30;
  wire  GEN_31;
  wire  GEN_32;
  wire  GEN_33;
  wire  T_61;
  wire  T_62;
  wire  GEN_2;
  wire  GEN_34;
  wire  GEN_35;
  wire  GEN_36;
  wire  GEN_37;
  wire  GEN_38;
  wire  GEN_39;
  wire  GEN_40;
  wire  GEN_41;
  wire  GEN_42;
  wire  GEN_43;
  wire  GEN_44;
  wire  GEN_45;
  wire  GEN_46;
  wire  GEN_47;
  wire  GEN_48;
  wire  GEN_49;
  wire  GEN_56;
  wire  GEN_57;
  wire  GEN_58;
  wire  GEN_59;
  wire  GEN_60;
  wire  GEN_61;
  wire  GEN_62;
  wire  GEN_63;
  wire  GEN_64;
  wire  GEN_65;
  wire  GEN_66;
  wire  GEN_67;
  wire  GEN_68;
  wire  GEN_69;
  wire  GEN_70;
  wire  GEN_71;
  wire  GEN_3;
  wire  GEN_72;
  wire  GEN_73;
  wire  GEN_74;
  wire  GEN_75;
  wire  GEN_76;
  wire  GEN_77;
  wire  GEN_78;
  wire  GEN_79;
  wire  GEN_80;
  wire  GEN_81;
  wire  GEN_82;
  wire  GEN_83;
  wire  GEN_84;
  wire  GEN_85;
  wire  GEN_86;
  wire  GEN_87;
  wire  GEN_89;
  wire  GEN_90;
  wire  GEN_91;
  wire  GEN_92;
  wire  GEN_93;
  wire  GEN_94;
  wire  GEN_95;
  wire  GEN_96;
  wire  GEN_97;
  wire  GEN_98;
  wire  GEN_99;
  wire  GEN_100;
  wire  GEN_101;
  wire  GEN_102;
  wire  GEN_103;
  wire  GEN_104;
  assign io_enq_ready = GEN_0;
  assign io_deq_data = T_31_T_59_data;
  assign io_deq_matches = T_61;
  assign T_31_T_59_addr = io_deq_tag;
  assign T_31_T_59_en = 1'h1;
  assign T_31_T_59_data = T_31[T_31_T_59_addr];
  assign T_31_T_63_data = io_enq_bits_data;
  assign T_31_T_63_addr = io_enq_bits_tag;
  assign T_31_T_63_mask = T_62;
  assign T_31_T_63_en = T_62;
  assign T_53_0 = 1'h1;
  assign T_53_1 = 1'h1;
  assign T_53_2 = 1'h1;
  assign T_53_3 = 1'h1;
  assign T_53_4 = 1'h1;
  assign T_53_5 = 1'h1;
  assign T_53_6 = 1'h1;
  assign T_53_7 = 1'h1;
  assign T_53_8 = 1'h1;
  assign T_53_9 = 1'h1;
  assign T_53_10 = 1'h1;
  assign T_53_11 = 1'h1;
  assign T_53_12 = 1'h1;
  assign T_53_13 = 1'h1;
  assign T_53_14 = 1'h1;
  assign T_53_15 = 1'h1;
  assign GEN_0 = GEN_18;
  assign GEN_4 = 4'h1 == io_enq_bits_tag ? T_57_1 : T_57_0;
  assign GEN_5 = 4'h2 == io_enq_bits_tag ? T_57_2 : GEN_4;
  assign GEN_6 = 4'h3 == io_enq_bits_tag ? T_57_3 : GEN_5;
  assign GEN_7 = 4'h4 == io_enq_bits_tag ? T_57_4 : GEN_6;
  assign GEN_8 = 4'h5 == io_enq_bits_tag ? T_57_5 : GEN_7;
  assign GEN_9 = 4'h6 == io_enq_bits_tag ? T_57_6 : GEN_8;
  assign GEN_10 = 4'h7 == io_enq_bits_tag ? T_57_7 : GEN_9;
  assign GEN_11 = 4'h8 == io_enq_bits_tag ? T_57_8 : GEN_10;
  assign GEN_12 = 4'h9 == io_enq_bits_tag ? T_57_9 : GEN_11;
  assign GEN_13 = 4'ha == io_enq_bits_tag ? T_57_10 : GEN_12;
  assign GEN_14 = 4'hb == io_enq_bits_tag ? T_57_11 : GEN_13;
  assign GEN_15 = 4'hc == io_enq_bits_tag ? T_57_12 : GEN_14;
  assign GEN_16 = 4'hd == io_enq_bits_tag ? T_57_13 : GEN_15;
  assign GEN_17 = 4'he == io_enq_bits_tag ? T_57_14 : GEN_16;
  assign GEN_18 = 4'hf == io_enq_bits_tag ? T_57_15 : GEN_17;
  assign GEN_1 = GEN_33;
  assign GEN_19 = 4'h1 == io_deq_tag ? T_57_1 : T_57_0;
  assign GEN_20 = 4'h2 == io_deq_tag ? T_57_2 : GEN_19;
  assign GEN_21 = 4'h3 == io_deq_tag ? T_57_3 : GEN_20;
  assign GEN_22 = 4'h4 == io_deq_tag ? T_57_4 : GEN_21;
  assign GEN_23 = 4'h5 == io_deq_tag ? T_57_5 : GEN_22;
  assign GEN_24 = 4'h6 == io_deq_tag ? T_57_6 : GEN_23;
  assign GEN_25 = 4'h7 == io_deq_tag ? T_57_7 : GEN_24;
  assign GEN_26 = 4'h8 == io_deq_tag ? T_57_8 : GEN_25;
  assign GEN_27 = 4'h9 == io_deq_tag ? T_57_9 : GEN_26;
  assign GEN_28 = 4'ha == io_deq_tag ? T_57_10 : GEN_27;
  assign GEN_29 = 4'hb == io_deq_tag ? T_57_11 : GEN_28;
  assign GEN_30 = 4'hc == io_deq_tag ? T_57_12 : GEN_29;
  assign GEN_31 = 4'hd == io_deq_tag ? T_57_13 : GEN_30;
  assign GEN_32 = 4'he == io_deq_tag ? T_57_14 : GEN_31;
  assign GEN_33 = 4'hf == io_deq_tag ? T_57_15 : GEN_32;
  assign T_61 = GEN_1 == 1'h0;
  assign T_62 = io_enq_valid & io_enq_ready;
  assign GEN_2 = 1'h0;
  assign GEN_34 = 4'h0 == io_enq_bits_tag ? GEN_2 : T_57_0;
  assign GEN_35 = 4'h1 == io_enq_bits_tag ? GEN_2 : T_57_1;
  assign GEN_36 = 4'h2 == io_enq_bits_tag ? GEN_2 : T_57_2;
  assign GEN_37 = 4'h3 == io_enq_bits_tag ? GEN_2 : T_57_3;
  assign GEN_38 = 4'h4 == io_enq_bits_tag ? GEN_2 : T_57_4;
  assign GEN_39 = 4'h5 == io_enq_bits_tag ? GEN_2 : T_57_5;
  assign GEN_40 = 4'h6 == io_enq_bits_tag ? GEN_2 : T_57_6;
  assign GEN_41 = 4'h7 == io_enq_bits_tag ? GEN_2 : T_57_7;
  assign GEN_42 = 4'h8 == io_enq_bits_tag ? GEN_2 : T_57_8;
  assign GEN_43 = 4'h9 == io_enq_bits_tag ? GEN_2 : T_57_9;
  assign GEN_44 = 4'ha == io_enq_bits_tag ? GEN_2 : T_57_10;
  assign GEN_45 = 4'hb == io_enq_bits_tag ? GEN_2 : T_57_11;
  assign GEN_46 = 4'hc == io_enq_bits_tag ? GEN_2 : T_57_12;
  assign GEN_47 = 4'hd == io_enq_bits_tag ? GEN_2 : T_57_13;
  assign GEN_48 = 4'he == io_enq_bits_tag ? GEN_2 : T_57_14;
  assign GEN_49 = 4'hf == io_enq_bits_tag ? GEN_2 : T_57_15;
  assign GEN_56 = T_62 ? GEN_34 : T_57_0;
  assign GEN_57 = T_62 ? GEN_35 : T_57_1;
  assign GEN_58 = T_62 ? GEN_36 : T_57_2;
  assign GEN_59 = T_62 ? GEN_37 : T_57_3;
  assign GEN_60 = T_62 ? GEN_38 : T_57_4;
  assign GEN_61 = T_62 ? GEN_39 : T_57_5;
  assign GEN_62 = T_62 ? GEN_40 : T_57_6;
  assign GEN_63 = T_62 ? GEN_41 : T_57_7;
  assign GEN_64 = T_62 ? GEN_42 : T_57_8;
  assign GEN_65 = T_62 ? GEN_43 : T_57_9;
  assign GEN_66 = T_62 ? GEN_44 : T_57_10;
  assign GEN_67 = T_62 ? GEN_45 : T_57_11;
  assign GEN_68 = T_62 ? GEN_46 : T_57_12;
  assign GEN_69 = T_62 ? GEN_47 : T_57_13;
  assign GEN_70 = T_62 ? GEN_48 : T_57_14;
  assign GEN_71 = T_62 ? GEN_49 : T_57_15;
  assign GEN_3 = 1'h1;
  assign GEN_72 = 4'h0 == io_deq_tag ? GEN_3 : GEN_56;
  assign GEN_73 = 4'h1 == io_deq_tag ? GEN_3 : GEN_57;
  assign GEN_74 = 4'h2 == io_deq_tag ? GEN_3 : GEN_58;
  assign GEN_75 = 4'h3 == io_deq_tag ? GEN_3 : GEN_59;
  assign GEN_76 = 4'h4 == io_deq_tag ? GEN_3 : GEN_60;
  assign GEN_77 = 4'h5 == io_deq_tag ? GEN_3 : GEN_61;
  assign GEN_78 = 4'h6 == io_deq_tag ? GEN_3 : GEN_62;
  assign GEN_79 = 4'h7 == io_deq_tag ? GEN_3 : GEN_63;
  assign GEN_80 = 4'h8 == io_deq_tag ? GEN_3 : GEN_64;
  assign GEN_81 = 4'h9 == io_deq_tag ? GEN_3 : GEN_65;
  assign GEN_82 = 4'ha == io_deq_tag ? GEN_3 : GEN_66;
  assign GEN_83 = 4'hb == io_deq_tag ? GEN_3 : GEN_67;
  assign GEN_84 = 4'hc == io_deq_tag ? GEN_3 : GEN_68;
  assign GEN_85 = 4'hd == io_deq_tag ? GEN_3 : GEN_69;
  assign GEN_86 = 4'he == io_deq_tag ? GEN_3 : GEN_70;
  assign GEN_87 = 4'hf == io_deq_tag ? GEN_3 : GEN_71;
  assign GEN_89 = io_deq_valid ? GEN_72 : GEN_56;
  assign GEN_90 = io_deq_valid ? GEN_73 : GEN_57;
  assign GEN_91 = io_deq_valid ? GEN_74 : GEN_58;
  assign GEN_92 = io_deq_valid ? GEN_75 : GEN_59;
  assign GEN_93 = io_deq_valid ? GEN_76 : GEN_60;
  assign GEN_94 = io_deq_valid ? GEN_77 : GEN_61;
  assign GEN_95 = io_deq_valid ? GEN_78 : GEN_62;
  assign GEN_96 = io_deq_valid ? GEN_79 : GEN_63;
  assign GEN_97 = io_deq_valid ? GEN_80 : GEN_64;
  assign GEN_98 = io_deq_valid ? GEN_81 : GEN_65;
  assign GEN_99 = io_deq_valid ? GEN_82 : GEN_66;
  assign GEN_100 = io_deq_valid ? GEN_83 : GEN_67;
  assign GEN_101 = io_deq_valid ? GEN_84 : GEN_68;
  assign GEN_102 = io_deq_valid ? GEN_85 : GEN_69;
  assign GEN_103 = io_deq_valid ? GEN_86 : GEN_70;
  assign GEN_104 = io_deq_valid ? GEN_87 : GEN_71;
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifndef verilator
      #0.002;
    `endif
  GEN_50 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 16; initvar = initvar+1)
    T_31[initvar] = GEN_50[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_51 = {1{$random}};
  T_57_0 = GEN_51[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_52 = {1{$random}};
  T_57_1 = GEN_52[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_53 = {1{$random}};
  T_57_2 = GEN_53[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_54 = {1{$random}};
  T_57_3 = GEN_54[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_55 = {1{$random}};
  T_57_4 = GEN_55[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_88 = {1{$random}};
  T_57_5 = GEN_88[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_105 = {1{$random}};
  T_57_6 = GEN_105[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_106 = {1{$random}};
  T_57_7 = GEN_106[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_107 = {1{$random}};
  T_57_8 = GEN_107[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_108 = {1{$random}};
  T_57_9 = GEN_108[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_109 = {1{$random}};
  T_57_10 = GEN_109[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_110 = {1{$random}};
  T_57_11 = GEN_110[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_111 = {1{$random}};
  T_57_12 = GEN_111[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_112 = {1{$random}};
  T_57_13 = GEN_112[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_113 = {1{$random}};
  T_57_14 = GEN_113[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_114 = {1{$random}};
  T_57_15 = GEN_114[0:0];
  `endif
  end
`endif
  always @(posedge clk) begin
    if(T_31_T_63_en & T_31_T_63_mask) begin
      T_31[T_31_T_63_addr] <= T_31_T_63_data;
    end
    if(reset) begin
      T_57_0 <= T_53_0;
    end else begin
      if(io_deq_valid) begin
        if(4'h0 == io_deq_tag) begin
          T_57_0 <= GEN_3;
        end else begin
          if(T_62) begin
            if(4'h0 == io_enq_bits_tag) begin
              T_57_0 <= GEN_2;
            end
          end
        end
      end else begin
        if(T_62) begin
          if(4'h0 == io_enq_bits_tag) begin
            T_57_0 <= GEN_2;
          end
        end
      end
    end
    if(reset) begin
      T_57_1 <= T_53_1;
    end else begin
      if(io_deq_valid) begin
        if(4'h1 == io_deq_tag) begin
          T_57_1 <= GEN_3;
        end else begin
          if(T_62) begin
            if(4'h1 == io_enq_bits_tag) begin
              T_57_1 <= GEN_2;
            end
          end
        end
      end else begin
        if(T_62) begin
          if(4'h1 == io_enq_bits_tag) begin
            T_57_1 <= GEN_2;
          end
        end
      end
    end
    if(reset) begin
      T_57_2 <= T_53_2;
    end else begin
      if(io_deq_valid) begin
        if(4'h2 == io_deq_tag) begin
          T_57_2 <= GEN_3;
        end else begin
          if(T_62) begin
            if(4'h2 == io_enq_bits_tag) begin
              T_57_2 <= GEN_2;
            end
          end
        end
      end else begin
        if(T_62) begin
          if(4'h2 == io_enq_bits_tag) begin
            T_57_2 <= GEN_2;
          end
        end
      end
    end
    if(reset) begin
      T_57_3 <= T_53_3;
    end else begin
      if(io_deq_valid) begin
        if(4'h3 == io_deq_tag) begin
          T_57_3 <= GEN_3;
        end else begin
          if(T_62) begin
            if(4'h3 == io_enq_bits_tag) begin
              T_57_3 <= GEN_2;
            end
          end
        end
      end else begin
        if(T_62) begin
          if(4'h3 == io_enq_bits_tag) begin
            T_57_3 <= GEN_2;
          end
        end
      end
    end
    if(reset) begin
      T_57_4 <= T_53_4;
    end else begin
      if(io_deq_valid) begin
        if(4'h4 == io_deq_tag) begin
          T_57_4 <= GEN_3;
        end else begin
          if(T_62) begin
            if(4'h4 == io_enq_bits_tag) begin
              T_57_4 <= GEN_2;
            end
          end
        end
      end else begin
        if(T_62) begin
          if(4'h4 == io_enq_bits_tag) begin
            T_57_4 <= GEN_2;
          end
        end
      end
    end
    if(reset) begin
      T_57_5 <= T_53_5;
    end else begin
      if(io_deq_valid) begin
        if(4'h5 == io_deq_tag) begin
          T_57_5 <= GEN_3;
        end else begin
          if(T_62) begin
            if(4'h5 == io_enq_bits_tag) begin
              T_57_5 <= GEN_2;
            end
          end
        end
      end else begin
        if(T_62) begin
          if(4'h5 == io_enq_bits_tag) begin
            T_57_5 <= GEN_2;
          end
        end
      end
    end
    if(reset) begin
      T_57_6 <= T_53_6;
    end else begin
      if(io_deq_valid) begin
        if(4'h6 == io_deq_tag) begin
          T_57_6 <= GEN_3;
        end else begin
          if(T_62) begin
            if(4'h6 == io_enq_bits_tag) begin
              T_57_6 <= GEN_2;
            end
          end
        end
      end else begin
        if(T_62) begin
          if(4'h6 == io_enq_bits_tag) begin
            T_57_6 <= GEN_2;
          end
        end
      end
    end
    if(reset) begin
      T_57_7 <= T_53_7;
    end else begin
      if(io_deq_valid) begin
        if(4'h7 == io_deq_tag) begin
          T_57_7 <= GEN_3;
        end else begin
          if(T_62) begin
            if(4'h7 == io_enq_bits_tag) begin
              T_57_7 <= GEN_2;
            end
          end
        end
      end else begin
        if(T_62) begin
          if(4'h7 == io_enq_bits_tag) begin
            T_57_7 <= GEN_2;
          end
        end
      end
    end
    if(reset) begin
      T_57_8 <= T_53_8;
    end else begin
      if(io_deq_valid) begin
        if(4'h8 == io_deq_tag) begin
          T_57_8 <= GEN_3;
        end else begin
          if(T_62) begin
            if(4'h8 == io_enq_bits_tag) begin
              T_57_8 <= GEN_2;
            end
          end
        end
      end else begin
        if(T_62) begin
          if(4'h8 == io_enq_bits_tag) begin
            T_57_8 <= GEN_2;
          end
        end
      end
    end
    if(reset) begin
      T_57_9 <= T_53_9;
    end else begin
      if(io_deq_valid) begin
        if(4'h9 == io_deq_tag) begin
          T_57_9 <= GEN_3;
        end else begin
          if(T_62) begin
            if(4'h9 == io_enq_bits_tag) begin
              T_57_9 <= GEN_2;
            end
          end
        end
      end else begin
        if(T_62) begin
          if(4'h9 == io_enq_bits_tag) begin
            T_57_9 <= GEN_2;
          end
        end
      end
    end
    if(reset) begin
      T_57_10 <= T_53_10;
    end else begin
      if(io_deq_valid) begin
        if(4'ha == io_deq_tag) begin
          T_57_10 <= GEN_3;
        end else begin
          if(T_62) begin
            if(4'ha == io_enq_bits_tag) begin
              T_57_10 <= GEN_2;
            end
          end
        end
      end else begin
        if(T_62) begin
          if(4'ha == io_enq_bits_tag) begin
            T_57_10 <= GEN_2;
          end
        end
      end
    end
    if(reset) begin
      T_57_11 <= T_53_11;
    end else begin
      if(io_deq_valid) begin
        if(4'hb == io_deq_tag) begin
          T_57_11 <= GEN_3;
        end else begin
          if(T_62) begin
            if(4'hb == io_enq_bits_tag) begin
              T_57_11 <= GEN_2;
            end
          end
        end
      end else begin
        if(T_62) begin
          if(4'hb == io_enq_bits_tag) begin
            T_57_11 <= GEN_2;
          end
        end
      end
    end
    if(reset) begin
      T_57_12 <= T_53_12;
    end else begin
      if(io_deq_valid) begin
        if(4'hc == io_deq_tag) begin
          T_57_12 <= GEN_3;
        end else begin
          if(T_62) begin
            if(4'hc == io_enq_bits_tag) begin
              T_57_12 <= GEN_2;
            end
          end
        end
      end else begin
        if(T_62) begin
          if(4'hc == io_enq_bits_tag) begin
            T_57_12 <= GEN_2;
          end
        end
      end
    end
    if(reset) begin
      T_57_13 <= T_53_13;
    end else begin
      if(io_deq_valid) begin
        if(4'hd == io_deq_tag) begin
          T_57_13 <= GEN_3;
        end else begin
          if(T_62) begin
            if(4'hd == io_enq_bits_tag) begin
              T_57_13 <= GEN_2;
            end
          end
        end
      end else begin
        if(T_62) begin
          if(4'hd == io_enq_bits_tag) begin
            T_57_13 <= GEN_2;
          end
        end
      end
    end
    if(reset) begin
      T_57_14 <= T_53_14;
    end else begin
      if(io_deq_valid) begin
        if(4'he == io_deq_tag) begin
          T_57_14 <= GEN_3;
        end else begin
          if(T_62) begin
            if(4'he == io_enq_bits_tag) begin
              T_57_14 <= GEN_2;
            end
          end
        end
      end else begin
        if(T_62) begin
          if(4'he == io_enq_bits_tag) begin
            T_57_14 <= GEN_2;
          end
        end
      end
    end
    if(reset) begin
      T_57_15 <= T_53_15;
    end else begin
      if(io_deq_valid) begin
        if(4'hf == io_deq_tag) begin
          T_57_15 <= GEN_3;
        end else begin
          if(T_62) begin
            if(4'hf == io_enq_bits_tag) begin
              T_57_15 <= GEN_2;
            end
          end
        end
      end else begin
        if(T_62) begin
          if(4'hf == io_enq_bits_tag) begin
            T_57_15 <= GEN_2;
          end
        end
      end
    end
  end
endmodule
module ClientTileLinkIOUnwrapper(
  input   clk,
  input   reset,
  output  io_in_acquire_ready,
  input   io_in_acquire_valid,
  input  [25:0] io_in_acquire_bits_addr_block,
  input  [3:0] io_in_acquire_bits_client_xact_id,
  input  [2:0] io_in_acquire_bits_addr_beat,
  input   io_in_acquire_bits_is_builtin_type,
  input  [2:0] io_in_acquire_bits_a_type,
  input  [11:0] io_in_acquire_bits_union,
  input  [63:0] io_in_acquire_bits_data,
  input   io_in_probe_ready,
  output  io_in_probe_valid,
  output [25:0] io_in_probe_bits_addr_block,
  output [1:0] io_in_probe_bits_p_type,
  output  io_in_release_ready,
  input   io_in_release_valid,
  input  [2:0] io_in_release_bits_addr_beat,
  input  [25:0] io_in_release_bits_addr_block,
  input  [3:0] io_in_release_bits_client_xact_id,
  input   io_in_release_bits_voluntary,
  input  [2:0] io_in_release_bits_r_type,
  input  [63:0] io_in_release_bits_data,
  input   io_in_grant_ready,
  output  io_in_grant_valid,
  output [2:0] io_in_grant_bits_addr_beat,
  output [3:0] io_in_grant_bits_client_xact_id,
  output  io_in_grant_bits_manager_xact_id,
  output  io_in_grant_bits_is_builtin_type,
  output [3:0] io_in_grant_bits_g_type,
  output [63:0] io_in_grant_bits_data,
  output  io_in_grant_bits_manager_id,
  output  io_in_finish_ready,
  input   io_in_finish_valid,
  input   io_in_finish_bits_manager_xact_id,
  input   io_in_finish_bits_manager_id,
  input   io_out_acquire_ready,
  output  io_out_acquire_valid,
  output [25:0] io_out_acquire_bits_addr_block,
  output [3:0] io_out_acquire_bits_client_xact_id,
  output [2:0] io_out_acquire_bits_addr_beat,
  output  io_out_acquire_bits_is_builtin_type,
  output [2:0] io_out_acquire_bits_a_type,
  output [11:0] io_out_acquire_bits_union,
  output [63:0] io_out_acquire_bits_data,
  output  io_out_grant_ready,
  input   io_out_grant_valid,
  input  [2:0] io_out_grant_bits_addr_beat,
  input  [3:0] io_out_grant_bits_client_xact_id,
  input   io_out_grant_bits_manager_xact_id,
  input   io_out_grant_bits_is_builtin_type,
  input  [3:0] io_out_grant_bits_g_type,
  input  [63:0] io_out_grant_bits_data
);
  wire  acqArb_clk;
  wire  acqArb_reset;
  wire  acqArb_io_in_0_ready;
  wire  acqArb_io_in_0_valid;
  wire [25:0] acqArb_io_in_0_bits_addr_block;
  wire [3:0] acqArb_io_in_0_bits_client_xact_id;
  wire [2:0] acqArb_io_in_0_bits_addr_beat;
  wire  acqArb_io_in_0_bits_is_builtin_type;
  wire [2:0] acqArb_io_in_0_bits_a_type;
  wire [11:0] acqArb_io_in_0_bits_union;
  wire [63:0] acqArb_io_in_0_bits_data;
  wire  acqArb_io_in_1_ready;
  wire  acqArb_io_in_1_valid;
  wire [25:0] acqArb_io_in_1_bits_addr_block;
  wire [3:0] acqArb_io_in_1_bits_client_xact_id;
  wire [2:0] acqArb_io_in_1_bits_addr_beat;
  wire  acqArb_io_in_1_bits_is_builtin_type;
  wire [2:0] acqArb_io_in_1_bits_a_type;
  wire [11:0] acqArb_io_in_1_bits_union;
  wire [63:0] acqArb_io_in_1_bits_data;
  wire  acqArb_io_out_ready;
  wire  acqArb_io_out_valid;
  wire [25:0] acqArb_io_out_bits_addr_block;
  wire [3:0] acqArb_io_out_bits_client_xact_id;
  wire [2:0] acqArb_io_out_bits_addr_beat;
  wire  acqArb_io_out_bits_is_builtin_type;
  wire [2:0] acqArb_io_out_bits_a_type;
  wire [11:0] acqArb_io_out_bits_union;
  wire [63:0] acqArb_io_out_bits_data;
  wire  acqArb_io_chosen;
  wire  acqRoq_clk;
  wire  acqRoq_reset;
  wire  acqRoq_io_enq_ready;
  wire  acqRoq_io_enq_valid;
  wire  acqRoq_io_enq_bits_data;
  wire [3:0] acqRoq_io_enq_bits_tag;
  wire  acqRoq_io_deq_valid;
  wire [3:0] acqRoq_io_deq_tag;
  wire  acqRoq_io_deq_data;
  wire  acqRoq_io_deq_matches;
  wire  relRoq_clk;
  wire  relRoq_reset;
  wire  relRoq_io_enq_ready;
  wire  relRoq_io_enq_valid;
  wire  relRoq_io_enq_bits_data;
  wire [3:0] relRoq_io_enq_bits_tag;
  wire  relRoq_io_deq_valid;
  wire [3:0] relRoq_io_deq_tag;
  wire  relRoq_io_deq_data;
  wire  relRoq_io_deq_matches;
  wire [2:0] T_1366_0;
  wire  T_1368;
  wire  T_1369;
  wire  T_1371;
  wire  T_1373;
  wire  acq_roq_enq;
  wire  T_1375;
  wire  T_1376;
  wire  T_1377;
  wire  T_1378;
  wire  T_1379;
  wire  T_1382;
  wire  T_1384;
  wire  rel_roq_enq;
  wire  T_1386;
  wire  acq_roq_ready;
  wire  T_1388;
  wire  rel_roq_ready;
  wire  T_1389;
  wire  T_1390;
  wire  T_1391;
  wire [2:0] T_1394;
  wire [11:0] T_1398;
  wire [25:0] T_1427_addr_block;
  wire [3:0] T_1427_client_xact_id;
  wire [2:0] T_1427_addr_beat;
  wire  T_1427_is_builtin_type;
  wire [2:0] T_1427_a_type;
  wire [11:0] T_1427_union;
  wire [63:0] T_1427_data;
  wire  T_1455;
  wire  T_1456;
  wire  T_1457;
  wire  T_1458;
  wire [25:0] T_1580_addr_block;
  wire [3:0] T_1580_client_xact_id;
  wire [2:0] T_1580_addr_beat;
  wire  T_1580_is_builtin_type;
  wire [2:0] T_1580_a_type;
  wire [11:0] T_1580_union;
  wire [63:0] T_1580_data;
  wire  T_1608;
  wire  T_1609;
  wire [2:0] T_1617_0;
  wire [3:0] GEN_0;
  wire  T_1619;
  wire  T_1620;
  wire  T_1621;
  wire  T_1624;
  wire  T_1626;
  wire  T_1627;
  wire  grant_deq_roq;
  wire  T_1628;
  wire  T_1630;
  wire  T_1631;
  wire  T_1633;
  wire  T_1634;
  wire  T_1635;
  wire  T_1636;
  wire  T_1638;
  wire [3:0] T_1639;
  wire [2:0] acq_grant_addr_beat;
  wire [3:0] acq_grant_client_xact_id;
  wire  acq_grant_manager_xact_id;
  wire  acq_grant_is_builtin_type;
  wire [3:0] acq_grant_g_type;
  wire [63:0] acq_grant_data;
  wire  T_1694;
  wire  T_1695;
  wire  T_1696;
  wire  T_1698;
  wire [2:0] rel_grant_addr_beat;
  wire [3:0] rel_grant_client_xact_id;
  wire  rel_grant_manager_xact_id;
  wire  rel_grant_is_builtin_type;
  wire [3:0] rel_grant_g_type;
  wire [63:0] rel_grant_data;
  wire [2:0] T_1754_addr_beat;
  wire [3:0] T_1754_client_xact_id;
  wire  T_1754_manager_xact_id;
  wire  T_1754_is_builtin_type;
  wire [3:0] T_1754_g_type;
  wire [63:0] T_1754_data;
  reg [25:0] GEN_1;
  reg [31:0] GEN_5;
  reg [1:0] GEN_2;
  reg [31:0] GEN_6;
  reg  GEN_3;
  reg [31:0] GEN_7;
  reg  GEN_4;
  reg [31:0] GEN_8;
  LockingRRArbiter_9 acqArb (
    .clk(acqArb_clk),
    .reset(acqArb_reset),
    .io_in_0_ready(acqArb_io_in_0_ready),
    .io_in_0_valid(acqArb_io_in_0_valid),
    .io_in_0_bits_addr_block(acqArb_io_in_0_bits_addr_block),
    .io_in_0_bits_client_xact_id(acqArb_io_in_0_bits_client_xact_id),
    .io_in_0_bits_addr_beat(acqArb_io_in_0_bits_addr_beat),
    .io_in_0_bits_is_builtin_type(acqArb_io_in_0_bits_is_builtin_type),
    .io_in_0_bits_a_type(acqArb_io_in_0_bits_a_type),
    .io_in_0_bits_union(acqArb_io_in_0_bits_union),
    .io_in_0_bits_data(acqArb_io_in_0_bits_data),
    .io_in_1_ready(acqArb_io_in_1_ready),
    .io_in_1_valid(acqArb_io_in_1_valid),
    .io_in_1_bits_addr_block(acqArb_io_in_1_bits_addr_block),
    .io_in_1_bits_client_xact_id(acqArb_io_in_1_bits_client_xact_id),
    .io_in_1_bits_addr_beat(acqArb_io_in_1_bits_addr_beat),
    .io_in_1_bits_is_builtin_type(acqArb_io_in_1_bits_is_builtin_type),
    .io_in_1_bits_a_type(acqArb_io_in_1_bits_a_type),
    .io_in_1_bits_union(acqArb_io_in_1_bits_union),
    .io_in_1_bits_data(acqArb_io_in_1_bits_data),
    .io_out_ready(acqArb_io_out_ready),
    .io_out_valid(acqArb_io_out_valid),
    .io_out_bits_addr_block(acqArb_io_out_bits_addr_block),
    .io_out_bits_client_xact_id(acqArb_io_out_bits_client_xact_id),
    .io_out_bits_addr_beat(acqArb_io_out_bits_addr_beat),
    .io_out_bits_is_builtin_type(acqArb_io_out_bits_is_builtin_type),
    .io_out_bits_a_type(acqArb_io_out_bits_a_type),
    .io_out_bits_union(acqArb_io_out_bits_union),
    .io_out_bits_data(acqArb_io_out_bits_data),
    .io_chosen(acqArb_io_chosen)
  );
  ReorderQueue acqRoq (
    .clk(acqRoq_clk),
    .reset(acqRoq_reset),
    .io_enq_ready(acqRoq_io_enq_ready),
    .io_enq_valid(acqRoq_io_enq_valid),
    .io_enq_bits_data(acqRoq_io_enq_bits_data),
    .io_enq_bits_tag(acqRoq_io_enq_bits_tag),
    .io_deq_valid(acqRoq_io_deq_valid),
    .io_deq_tag(acqRoq_io_deq_tag),
    .io_deq_data(acqRoq_io_deq_data),
    .io_deq_matches(acqRoq_io_deq_matches)
  );
  ReorderQueue relRoq (
    .clk(relRoq_clk),
    .reset(relRoq_reset),
    .io_enq_ready(relRoq_io_enq_ready),
    .io_enq_valid(relRoq_io_enq_valid),
    .io_enq_bits_data(relRoq_io_enq_bits_data),
    .io_enq_bits_tag(relRoq_io_enq_bits_tag),
    .io_deq_valid(relRoq_io_deq_valid),
    .io_deq_tag(relRoq_io_deq_tag),
    .io_deq_data(relRoq_io_deq_data),
    .io_deq_matches(relRoq_io_deq_matches)
  );
  assign io_in_acquire_ready = T_1455;
  assign io_in_probe_valid = 1'h0;
  assign io_in_probe_bits_addr_block = GEN_1;
  assign io_in_probe_bits_p_type = GEN_2;
  assign io_in_release_ready = T_1608;
  assign io_in_grant_valid = io_out_grant_valid;
  assign io_in_grant_bits_addr_beat = T_1754_addr_beat;
  assign io_in_grant_bits_client_xact_id = T_1754_client_xact_id;
  assign io_in_grant_bits_manager_xact_id = T_1754_manager_xact_id;
  assign io_in_grant_bits_is_builtin_type = T_1754_is_builtin_type;
  assign io_in_grant_bits_g_type = T_1754_g_type;
  assign io_in_grant_bits_data = T_1754_data;
  assign io_in_grant_bits_manager_id = GEN_3;
  assign io_in_finish_ready = GEN_4;
  assign io_out_acquire_valid = acqArb_io_out_valid;
  assign io_out_acquire_bits_addr_block = acqArb_io_out_bits_addr_block;
  assign io_out_acquire_bits_client_xact_id = acqArb_io_out_bits_client_xact_id;
  assign io_out_acquire_bits_addr_beat = acqArb_io_out_bits_addr_beat;
  assign io_out_acquire_bits_is_builtin_type = acqArb_io_out_bits_is_builtin_type;
  assign io_out_acquire_bits_a_type = acqArb_io_out_bits_a_type;
  assign io_out_acquire_bits_union = acqArb_io_out_bits_union;
  assign io_out_acquire_bits_data = acqArb_io_out_bits_data;
  assign io_out_grant_ready = io_in_grant_ready;
  assign acqArb_clk = clk;
  assign acqArb_reset = reset;
  assign acqArb_io_in_0_valid = T_1391;
  assign acqArb_io_in_0_bits_addr_block = T_1427_addr_block;
  assign acqArb_io_in_0_bits_client_xact_id = T_1427_client_xact_id;
  assign acqArb_io_in_0_bits_addr_beat = T_1427_addr_beat;
  assign acqArb_io_in_0_bits_is_builtin_type = T_1427_is_builtin_type;
  assign acqArb_io_in_0_bits_a_type = T_1427_a_type;
  assign acqArb_io_in_0_bits_union = T_1427_union;
  assign acqArb_io_in_0_bits_data = T_1427_data;
  assign acqArb_io_in_1_valid = T_1458;
  assign acqArb_io_in_1_bits_addr_block = T_1580_addr_block;
  assign acqArb_io_in_1_bits_client_xact_id = T_1580_client_xact_id;
  assign acqArb_io_in_1_bits_addr_beat = T_1580_addr_beat;
  assign acqArb_io_in_1_bits_is_builtin_type = T_1580_is_builtin_type;
  assign acqArb_io_in_1_bits_a_type = T_1580_a_type;
  assign acqArb_io_in_1_bits_union = T_1580_union;
  assign acqArb_io_in_1_bits_data = T_1580_data;
  assign acqArb_io_out_ready = io_out_acquire_ready;
  assign acqRoq_clk = clk;
  assign acqRoq_reset = reset;
  assign acqRoq_io_enq_valid = T_1390;
  assign acqRoq_io_enq_bits_data = io_in_acquire_bits_is_builtin_type;
  assign acqRoq_io_enq_bits_tag = io_in_acquire_bits_client_xact_id;
  assign acqRoq_io_deq_valid = T_1628;
  assign acqRoq_io_deq_tag = io_out_grant_bits_client_xact_id;
  assign relRoq_clk = clk;
  assign relRoq_reset = reset;
  assign relRoq_io_enq_valid = T_1457;
  assign relRoq_io_enq_bits_data = io_in_release_bits_voluntary;
  assign relRoq_io_enq_bits_tag = io_in_release_bits_client_xact_id;
  assign relRoq_io_deq_valid = T_1631;
  assign relRoq_io_deq_tag = io_out_grant_bits_client_xact_id;
  assign T_1366_0 = 3'h3;
  assign T_1368 = io_in_acquire_bits_a_type == T_1366_0;
  assign T_1369 = io_in_acquire_bits_is_builtin_type & T_1368;
  assign T_1371 = T_1369 == 1'h0;
  assign T_1373 = io_in_acquire_bits_addr_beat == 3'h0;
  assign acq_roq_enq = T_1371 | T_1373;
  assign T_1375 = io_in_release_bits_r_type == 3'h0;
  assign T_1376 = io_in_release_bits_r_type == 3'h1;
  assign T_1377 = io_in_release_bits_r_type == 3'h2;
  assign T_1378 = T_1375 | T_1376;
  assign T_1379 = T_1378 | T_1377;
  assign T_1382 = T_1379 == 1'h0;
  assign T_1384 = io_in_release_bits_addr_beat == 3'h0;
  assign rel_roq_enq = T_1382 | T_1384;
  assign T_1386 = acq_roq_enq == 1'h0;
  assign acq_roq_ready = T_1386 | acqRoq_io_enq_ready;
  assign T_1388 = rel_roq_enq == 1'h0;
  assign rel_roq_ready = T_1388 | relRoq_io_enq_ready;
  assign T_1389 = io_in_acquire_valid & acqArb_io_in_0_ready;
  assign T_1390 = T_1389 & acq_roq_enq;
  assign T_1391 = io_in_acquire_valid & acq_roq_ready;
  assign T_1394 = io_in_acquire_bits_is_builtin_type ? io_in_acquire_bits_a_type : 3'h1;
  assign T_1398 = io_in_acquire_bits_is_builtin_type ? io_in_acquire_bits_union : 12'h1c1;
  assign T_1427_addr_block = io_in_acquire_bits_addr_block;
  assign T_1427_client_xact_id = io_in_acquire_bits_client_xact_id;
  assign T_1427_addr_beat = io_in_acquire_bits_addr_beat;
  assign T_1427_is_builtin_type = 1'h1;
  assign T_1427_a_type = T_1394;
  assign T_1427_union = T_1398;
  assign T_1427_data = io_in_acquire_bits_data;
  assign T_1455 = acq_roq_ready & acqArb_io_in_0_ready;
  assign T_1456 = io_in_release_valid & acqArb_io_in_1_ready;
  assign T_1457 = T_1456 & rel_roq_enq;
  assign T_1458 = io_in_release_valid & rel_roq_ready;
  assign T_1580_addr_block = io_in_release_bits_addr_block;
  assign T_1580_client_xact_id = io_in_release_bits_client_xact_id;
  assign T_1580_addr_beat = io_in_release_bits_addr_beat;
  assign T_1580_is_builtin_type = 1'h1;
  assign T_1580_a_type = 3'h3;
  assign T_1580_union = 12'h1ff;
  assign T_1580_data = io_in_release_bits_data;
  assign T_1608 = rel_roq_ready & acqArb_io_in_1_ready;
  assign T_1609 = io_out_grant_ready & io_out_grant_valid;
  assign T_1617_0 = 3'h5;
  assign GEN_0 = {{1'd0}, T_1617_0};
  assign T_1619 = io_out_grant_bits_g_type == GEN_0;
  assign T_1620 = io_out_grant_bits_g_type == 4'h0;
  assign T_1621 = io_out_grant_bits_is_builtin_type ? T_1619 : T_1620;
  assign T_1624 = T_1621 == 1'h0;
  assign T_1626 = io_out_grant_bits_addr_beat == 3'h7;
  assign T_1627 = T_1624 | T_1626;
  assign grant_deq_roq = T_1609 & T_1627;
  assign T_1628 = acqRoq_io_deq_matches & grant_deq_roq;
  assign T_1630 = acqRoq_io_deq_matches == 1'h0;
  assign T_1631 = T_1630 & grant_deq_roq;
  assign T_1633 = grant_deq_roq == 1'h0;
  assign T_1634 = T_1633 | acqRoq_io_deq_matches;
  assign T_1635 = T_1634 | relRoq_io_deq_matches;
  assign T_1636 = T_1635 | reset;
  assign T_1638 = T_1636 == 1'h0;
  assign T_1639 = acqRoq_io_deq_data ? io_out_grant_bits_g_type : 4'h0;
  assign acq_grant_addr_beat = io_out_grant_bits_addr_beat;
  assign acq_grant_client_xact_id = io_out_grant_bits_client_xact_id;
  assign acq_grant_manager_xact_id = io_out_grant_bits_manager_xact_id;
  assign acq_grant_is_builtin_type = acqRoq_io_deq_data;
  assign acq_grant_g_type = T_1639;
  assign acq_grant_data = io_out_grant_bits_data;
  assign T_1694 = io_in_release_valid == 1'h0;
  assign T_1695 = T_1694 | io_in_release_bits_voluntary;
  assign T_1696 = T_1695 | reset;
  assign T_1698 = T_1696 == 1'h0;
  assign rel_grant_addr_beat = io_out_grant_bits_addr_beat;
  assign rel_grant_client_xact_id = io_out_grant_bits_client_xact_id;
  assign rel_grant_manager_xact_id = io_out_grant_bits_manager_xact_id;
  assign rel_grant_is_builtin_type = 1'h1;
  assign rel_grant_g_type = 4'h0;
  assign rel_grant_data = io_out_grant_bits_data;
  assign T_1754_addr_beat = acqRoq_io_deq_matches ? acq_grant_addr_beat : rel_grant_addr_beat;
  assign T_1754_client_xact_id = acqRoq_io_deq_matches ? acq_grant_client_xact_id : rel_grant_client_xact_id;
  assign T_1754_manager_xact_id = acqRoq_io_deq_matches ? acq_grant_manager_xact_id : rel_grant_manager_xact_id;
  assign T_1754_is_builtin_type = acqRoq_io_deq_matches ? acq_grant_is_builtin_type : rel_grant_is_builtin_type;
  assign T_1754_g_type = acqRoq_io_deq_matches ? acq_grant_g_type : rel_grant_g_type;
  assign T_1754_data = acqRoq_io_deq_matches ? acq_grant_data : rel_grant_data;
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifndef verilator
      #0.002;
    `endif
  `ifdef RANDOMIZE
  GEN_5 = {1{$random}};
  GEN_1 = GEN_5[25:0];
  `endif
  `ifdef RANDOMIZE
  GEN_6 = {1{$random}};
  GEN_2 = GEN_6[1:0];
  `endif
  `ifdef RANDOMIZE
  GEN_7 = {1{$random}};
  GEN_3 = GEN_7[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_8 = {1{$random}};
  GEN_4 = GEN_8[0:0];
  `endif
  end
`endif
  always @(posedge clk) begin
    `ifndef SYNTHESIS
    `ifdef PRINTF_COND
      if (`PRINTF_COND) begin
    `endif
        if (T_1638) begin
          $fwrite(32'h80000002,"Assertion failed: TileLink Unwrapper: client_xact_id mismatch\n    at Tilelink.scala:120 assert(!grant_deq_roq || acqRoq.io.deq.matches || relRoq.io.deq.matches,\n");
        end
    `ifdef PRINTF_COND
      end
    `endif
    `endif
    `ifndef SYNTHESIS
    `ifdef STOP_COND
      if (`STOP_COND) begin
    `endif
        if (T_1638) begin
          $fatal;
        end
    `ifdef STOP_COND
      end
    `endif
    `endif
    `ifndef SYNTHESIS
    `ifdef PRINTF_COND
      if (`PRINTF_COND) begin
    `endif
        if (T_1698) begin
          $fwrite(32'h80000002,"Assertion failed: Unwrapper can only process voluntary releases.\n    at Tilelink.scala:134 assert(!io.in.release.valid || io.in.release.bits.isVoluntary(), \"Unwrapper can only process voluntary releases.\")\n");
        end
    `ifdef PRINTF_COND
      end
    `endif
    `endif
    `ifndef SYNTHESIS
    `ifdef STOP_COND
      if (`STOP_COND) begin
    `endif
        if (T_1698) begin
          $fatal;
        end
    `ifdef STOP_COND
      end
    `endif
    `endif
  end
endmodule
module ClientTileLinkEnqueuer(
  input   clk,
  input   reset,
  output  io_inner_acquire_ready,
  input   io_inner_acquire_valid,
  input  [25:0] io_inner_acquire_bits_addr_block,
  input  [3:0] io_inner_acquire_bits_client_xact_id,
  input  [2:0] io_inner_acquire_bits_addr_beat,
  input   io_inner_acquire_bits_is_builtin_type,
  input  [2:0] io_inner_acquire_bits_a_type,
  input  [11:0] io_inner_acquire_bits_union,
  input  [63:0] io_inner_acquire_bits_data,
  input   io_inner_probe_ready,
  output  io_inner_probe_valid,
  output [25:0] io_inner_probe_bits_addr_block,
  output [1:0] io_inner_probe_bits_p_type,
  output  io_inner_release_ready,
  input   io_inner_release_valid,
  input  [2:0] io_inner_release_bits_addr_beat,
  input  [25:0] io_inner_release_bits_addr_block,
  input  [3:0] io_inner_release_bits_client_xact_id,
  input   io_inner_release_bits_voluntary,
  input  [2:0] io_inner_release_bits_r_type,
  input  [63:0] io_inner_release_bits_data,
  input   io_inner_grant_ready,
  output  io_inner_grant_valid,
  output [2:0] io_inner_grant_bits_addr_beat,
  output [3:0] io_inner_grant_bits_client_xact_id,
  output  io_inner_grant_bits_manager_xact_id,
  output  io_inner_grant_bits_is_builtin_type,
  output [3:0] io_inner_grant_bits_g_type,
  output [63:0] io_inner_grant_bits_data,
  output  io_inner_grant_bits_manager_id,
  output  io_inner_finish_ready,
  input   io_inner_finish_valid,
  input   io_inner_finish_bits_manager_xact_id,
  input   io_inner_finish_bits_manager_id,
  input   io_outer_acquire_ready,
  output  io_outer_acquire_valid,
  output [25:0] io_outer_acquire_bits_addr_block,
  output [3:0] io_outer_acquire_bits_client_xact_id,
  output [2:0] io_outer_acquire_bits_addr_beat,
  output  io_outer_acquire_bits_is_builtin_type,
  output [2:0] io_outer_acquire_bits_a_type,
  output [11:0] io_outer_acquire_bits_union,
  output [63:0] io_outer_acquire_bits_data,
  output  io_outer_probe_ready,
  input   io_outer_probe_valid,
  input  [25:0] io_outer_probe_bits_addr_block,
  input  [1:0] io_outer_probe_bits_p_type,
  input   io_outer_release_ready,
  output  io_outer_release_valid,
  output [2:0] io_outer_release_bits_addr_beat,
  output [25:0] io_outer_release_bits_addr_block,
  output [3:0] io_outer_release_bits_client_xact_id,
  output  io_outer_release_bits_voluntary,
  output [2:0] io_outer_release_bits_r_type,
  output [63:0] io_outer_release_bits_data,
  output  io_outer_grant_ready,
  input   io_outer_grant_valid,
  input  [2:0] io_outer_grant_bits_addr_beat,
  input  [3:0] io_outer_grant_bits_client_xact_id,
  input   io_outer_grant_bits_manager_xact_id,
  input   io_outer_grant_bits_is_builtin_type,
  input  [3:0] io_outer_grant_bits_g_type,
  input  [63:0] io_outer_grant_bits_data,
  input   io_outer_grant_bits_manager_id,
  input   io_outer_finish_ready,
  output  io_outer_finish_valid,
  output  io_outer_finish_bits_manager_xact_id,
  output  io_outer_finish_bits_manager_id
);
  assign io_inner_acquire_ready = io_outer_acquire_ready;
  assign io_inner_probe_valid = io_outer_probe_valid;
  assign io_inner_probe_bits_addr_block = io_outer_probe_bits_addr_block;
  assign io_inner_probe_bits_p_type = io_outer_probe_bits_p_type;
  assign io_inner_release_ready = io_outer_release_ready;
  assign io_inner_grant_valid = io_outer_grant_valid;
  assign io_inner_grant_bits_addr_beat = io_outer_grant_bits_addr_beat;
  assign io_inner_grant_bits_client_xact_id = io_outer_grant_bits_client_xact_id;
  assign io_inner_grant_bits_manager_xact_id = io_outer_grant_bits_manager_xact_id;
  assign io_inner_grant_bits_is_builtin_type = io_outer_grant_bits_is_builtin_type;
  assign io_inner_grant_bits_g_type = io_outer_grant_bits_g_type;
  assign io_inner_grant_bits_data = io_outer_grant_bits_data;
  assign io_inner_grant_bits_manager_id = io_outer_grant_bits_manager_id;
  assign io_inner_finish_ready = io_outer_finish_ready;
  assign io_outer_acquire_valid = io_inner_acquire_valid;
  assign io_outer_acquire_bits_addr_block = io_inner_acquire_bits_addr_block;
  assign io_outer_acquire_bits_client_xact_id = io_inner_acquire_bits_client_xact_id;
  assign io_outer_acquire_bits_addr_beat = io_inner_acquire_bits_addr_beat;
  assign io_outer_acquire_bits_is_builtin_type = io_inner_acquire_bits_is_builtin_type;
  assign io_outer_acquire_bits_a_type = io_inner_acquire_bits_a_type;
  assign io_outer_acquire_bits_union = io_inner_acquire_bits_union;
  assign io_outer_acquire_bits_data = io_inner_acquire_bits_data;
  assign io_outer_probe_ready = io_inner_probe_ready;
  assign io_outer_release_valid = io_inner_release_valid;
  assign io_outer_release_bits_addr_beat = io_inner_release_bits_addr_beat;
  assign io_outer_release_bits_addr_block = io_inner_release_bits_addr_block;
  assign io_outer_release_bits_client_xact_id = io_inner_release_bits_client_xact_id;
  assign io_outer_release_bits_voluntary = io_inner_release_bits_voluntary;
  assign io_outer_release_bits_r_type = io_inner_release_bits_r_type;
  assign io_outer_release_bits_data = io_inner_release_bits_data;
  assign io_outer_grant_ready = io_inner_grant_ready;
  assign io_outer_finish_valid = io_inner_finish_valid;
  assign io_outer_finish_bits_manager_xact_id = io_inner_finish_bits_manager_xact_id;
  assign io_outer_finish_bits_manager_id = io_inner_finish_bits_manager_id;
endmodule
module ReorderQueue_2(
  input   clk,
  input   reset,
  output  io_enq_ready,
  input   io_enq_valid,
  input  [2:0] io_enq_bits_data_addr_beat,
  input   io_enq_bits_data_subblock,
  input  [3:0] io_enq_bits_tag,
  input   io_deq_valid,
  input  [3:0] io_deq_tag,
  output [2:0] io_deq_data_addr_beat,
  output  io_deq_data_subblock,
  output  io_deq_matches
);
  reg [2:0] T_229_addr_beat [0:15];
  reg [31:0] GEN_50;
  wire [2:0] T_229_addr_beat_T_257_data;
  wire [3:0] T_229_addr_beat_T_257_addr;
  wire  T_229_addr_beat_T_257_en;
  wire [2:0] T_229_addr_beat_T_283_data;
  wire [3:0] T_229_addr_beat_T_283_addr;
  wire  T_229_addr_beat_T_283_mask;
  wire  T_229_addr_beat_T_283_en;
  reg  T_229_subblock [0:15];
  reg [31:0] GEN_51;
  wire  T_229_subblock_T_257_data;
  wire [3:0] T_229_subblock_T_257_addr;
  wire  T_229_subblock_T_257_en;
  wire  T_229_subblock_T_283_data;
  wire [3:0] T_229_subblock_T_283_addr;
  wire  T_229_subblock_T_283_mask;
  wire  T_229_subblock_T_283_en;
  wire  T_251_0;
  wire  T_251_1;
  wire  T_251_2;
  wire  T_251_3;
  wire  T_251_4;
  wire  T_251_5;
  wire  T_251_6;
  wire  T_251_7;
  wire  T_251_8;
  wire  T_251_9;
  wire  T_251_10;
  wire  T_251_11;
  wire  T_251_12;
  wire  T_251_13;
  wire  T_251_14;
  wire  T_251_15;
  reg  T_255_0;
  reg [31:0] GEN_52;
  reg  T_255_1;
  reg [31:0] GEN_53;
  reg  T_255_2;
  reg [31:0] GEN_54;
  reg  T_255_3;
  reg [31:0] GEN_55;
  reg  T_255_4;
  reg [31:0] GEN_56;
  reg  T_255_5;
  reg [31:0] GEN_57;
  reg  T_255_6;
  reg [31:0] GEN_90;
  reg  T_255_7;
  reg [31:0] GEN_107;
  reg  T_255_8;
  reg [31:0] GEN_108;
  reg  T_255_9;
  reg [31:0] GEN_109;
  reg  T_255_10;
  reg [31:0] GEN_110;
  reg  T_255_11;
  reg [31:0] GEN_111;
  reg  T_255_12;
  reg [31:0] GEN_112;
  reg  T_255_13;
  reg [31:0] GEN_113;
  reg  T_255_14;
  reg [31:0] GEN_114;
  reg  T_255_15;
  reg [31:0] GEN_115;
  wire  GEN_0;
  wire  GEN_4;
  wire  GEN_5;
  wire  GEN_6;
  wire  GEN_7;
  wire  GEN_8;
  wire  GEN_9;
  wire  GEN_10;
  wire  GEN_11;
  wire  GEN_12;
  wire  GEN_13;
  wire  GEN_14;
  wire  GEN_15;
  wire  GEN_16;
  wire  GEN_17;
  wire  GEN_18;
  wire  GEN_1;
  wire  GEN_19;
  wire  GEN_20;
  wire  GEN_21;
  wire  GEN_22;
  wire  GEN_23;
  wire  GEN_24;
  wire  GEN_25;
  wire  GEN_26;
  wire  GEN_27;
  wire  GEN_28;
  wire  GEN_29;
  wire  GEN_30;
  wire  GEN_31;
  wire  GEN_32;
  wire  GEN_33;
  wire  T_281;
  wire  T_282;
  wire  GEN_2;
  wire  GEN_34;
  wire  GEN_35;
  wire  GEN_36;
  wire  GEN_37;
  wire  GEN_38;
  wire  GEN_39;
  wire  GEN_40;
  wire  GEN_41;
  wire  GEN_42;
  wire  GEN_43;
  wire  GEN_44;
  wire  GEN_45;
  wire  GEN_46;
  wire  GEN_47;
  wire  GEN_48;
  wire  GEN_49;
  wire  GEN_58;
  wire  GEN_59;
  wire  GEN_60;
  wire  GEN_61;
  wire  GEN_62;
  wire  GEN_63;
  wire  GEN_64;
  wire  GEN_65;
  wire  GEN_66;
  wire  GEN_67;
  wire  GEN_68;
  wire  GEN_69;
  wire  GEN_70;
  wire  GEN_71;
  wire  GEN_72;
  wire  GEN_73;
  wire  GEN_3;
  wire  GEN_74;
  wire  GEN_75;
  wire  GEN_76;
  wire  GEN_77;
  wire  GEN_78;
  wire  GEN_79;
  wire  GEN_80;
  wire  GEN_81;
  wire  GEN_82;
  wire  GEN_83;
  wire  GEN_84;
  wire  GEN_85;
  wire  GEN_86;
  wire  GEN_87;
  wire  GEN_88;
  wire  GEN_89;
  wire  GEN_91;
  wire  GEN_92;
  wire  GEN_93;
  wire  GEN_94;
  wire  GEN_95;
  wire  GEN_96;
  wire  GEN_97;
  wire  GEN_98;
  wire  GEN_99;
  wire  GEN_100;
  wire  GEN_101;
  wire  GEN_102;
  wire  GEN_103;
  wire  GEN_104;
  wire  GEN_105;
  wire  GEN_106;
  assign io_enq_ready = GEN_0;
  assign io_deq_data_addr_beat = T_229_addr_beat_T_257_data;
  assign io_deq_data_subblock = T_229_subblock_T_257_data;
  assign io_deq_matches = T_281;
  assign T_229_addr_beat_T_257_addr = io_deq_tag;
  assign T_229_addr_beat_T_257_en = 1'h1;
  assign T_229_addr_beat_T_257_data = T_229_addr_beat[T_229_addr_beat_T_257_addr];
  assign T_229_addr_beat_T_283_data = io_enq_bits_data_addr_beat;
  assign T_229_addr_beat_T_283_addr = io_enq_bits_tag;
  assign T_229_addr_beat_T_283_mask = T_282;
  assign T_229_addr_beat_T_283_en = T_282;
  assign T_229_subblock_T_257_addr = io_deq_tag;
  assign T_229_subblock_T_257_en = 1'h1;
  assign T_229_subblock_T_257_data = T_229_subblock[T_229_subblock_T_257_addr];
  assign T_229_subblock_T_283_data = io_enq_bits_data_subblock;
  assign T_229_subblock_T_283_addr = io_enq_bits_tag;
  assign T_229_subblock_T_283_mask = T_282;
  assign T_229_subblock_T_283_en = T_282;
  assign T_251_0 = 1'h1;
  assign T_251_1 = 1'h1;
  assign T_251_2 = 1'h1;
  assign T_251_3 = 1'h1;
  assign T_251_4 = 1'h1;
  assign T_251_5 = 1'h1;
  assign T_251_6 = 1'h1;
  assign T_251_7 = 1'h1;
  assign T_251_8 = 1'h1;
  assign T_251_9 = 1'h1;
  assign T_251_10 = 1'h1;
  assign T_251_11 = 1'h1;
  assign T_251_12 = 1'h1;
  assign T_251_13 = 1'h1;
  assign T_251_14 = 1'h1;
  assign T_251_15 = 1'h1;
  assign GEN_0 = GEN_18;
  assign GEN_4 = 4'h1 == io_enq_bits_tag ? T_255_1 : T_255_0;
  assign GEN_5 = 4'h2 == io_enq_bits_tag ? T_255_2 : GEN_4;
  assign GEN_6 = 4'h3 == io_enq_bits_tag ? T_255_3 : GEN_5;
  assign GEN_7 = 4'h4 == io_enq_bits_tag ? T_255_4 : GEN_6;
  assign GEN_8 = 4'h5 == io_enq_bits_tag ? T_255_5 : GEN_7;
  assign GEN_9 = 4'h6 == io_enq_bits_tag ? T_255_6 : GEN_8;
  assign GEN_10 = 4'h7 == io_enq_bits_tag ? T_255_7 : GEN_9;
  assign GEN_11 = 4'h8 == io_enq_bits_tag ? T_255_8 : GEN_10;
  assign GEN_12 = 4'h9 == io_enq_bits_tag ? T_255_9 : GEN_11;
  assign GEN_13 = 4'ha == io_enq_bits_tag ? T_255_10 : GEN_12;
  assign GEN_14 = 4'hb == io_enq_bits_tag ? T_255_11 : GEN_13;
  assign GEN_15 = 4'hc == io_enq_bits_tag ? T_255_12 : GEN_14;
  assign GEN_16 = 4'hd == io_enq_bits_tag ? T_255_13 : GEN_15;
  assign GEN_17 = 4'he == io_enq_bits_tag ? T_255_14 : GEN_16;
  assign GEN_18 = 4'hf == io_enq_bits_tag ? T_255_15 : GEN_17;
  assign GEN_1 = GEN_33;
  assign GEN_19 = 4'h1 == io_deq_tag ? T_255_1 : T_255_0;
  assign GEN_20 = 4'h2 == io_deq_tag ? T_255_2 : GEN_19;
  assign GEN_21 = 4'h3 == io_deq_tag ? T_255_3 : GEN_20;
  assign GEN_22 = 4'h4 == io_deq_tag ? T_255_4 : GEN_21;
  assign GEN_23 = 4'h5 == io_deq_tag ? T_255_5 : GEN_22;
  assign GEN_24 = 4'h6 == io_deq_tag ? T_255_6 : GEN_23;
  assign GEN_25 = 4'h7 == io_deq_tag ? T_255_7 : GEN_24;
  assign GEN_26 = 4'h8 == io_deq_tag ? T_255_8 : GEN_25;
  assign GEN_27 = 4'h9 == io_deq_tag ? T_255_9 : GEN_26;
  assign GEN_28 = 4'ha == io_deq_tag ? T_255_10 : GEN_27;
  assign GEN_29 = 4'hb == io_deq_tag ? T_255_11 : GEN_28;
  assign GEN_30 = 4'hc == io_deq_tag ? T_255_12 : GEN_29;
  assign GEN_31 = 4'hd == io_deq_tag ? T_255_13 : GEN_30;
  assign GEN_32 = 4'he == io_deq_tag ? T_255_14 : GEN_31;
  assign GEN_33 = 4'hf == io_deq_tag ? T_255_15 : GEN_32;
  assign T_281 = GEN_1 == 1'h0;
  assign T_282 = io_enq_valid & io_enq_ready;
  assign GEN_2 = 1'h0;
  assign GEN_34 = 4'h0 == io_enq_bits_tag ? GEN_2 : T_255_0;
  assign GEN_35 = 4'h1 == io_enq_bits_tag ? GEN_2 : T_255_1;
  assign GEN_36 = 4'h2 == io_enq_bits_tag ? GEN_2 : T_255_2;
  assign GEN_37 = 4'h3 == io_enq_bits_tag ? GEN_2 : T_255_3;
  assign GEN_38 = 4'h4 == io_enq_bits_tag ? GEN_2 : T_255_4;
  assign GEN_39 = 4'h5 == io_enq_bits_tag ? GEN_2 : T_255_5;
  assign GEN_40 = 4'h6 == io_enq_bits_tag ? GEN_2 : T_255_6;
  assign GEN_41 = 4'h7 == io_enq_bits_tag ? GEN_2 : T_255_7;
  assign GEN_42 = 4'h8 == io_enq_bits_tag ? GEN_2 : T_255_8;
  assign GEN_43 = 4'h9 == io_enq_bits_tag ? GEN_2 : T_255_9;
  assign GEN_44 = 4'ha == io_enq_bits_tag ? GEN_2 : T_255_10;
  assign GEN_45 = 4'hb == io_enq_bits_tag ? GEN_2 : T_255_11;
  assign GEN_46 = 4'hc == io_enq_bits_tag ? GEN_2 : T_255_12;
  assign GEN_47 = 4'hd == io_enq_bits_tag ? GEN_2 : T_255_13;
  assign GEN_48 = 4'he == io_enq_bits_tag ? GEN_2 : T_255_14;
  assign GEN_49 = 4'hf == io_enq_bits_tag ? GEN_2 : T_255_15;
  assign GEN_58 = T_282 ? GEN_34 : T_255_0;
  assign GEN_59 = T_282 ? GEN_35 : T_255_1;
  assign GEN_60 = T_282 ? GEN_36 : T_255_2;
  assign GEN_61 = T_282 ? GEN_37 : T_255_3;
  assign GEN_62 = T_282 ? GEN_38 : T_255_4;
  assign GEN_63 = T_282 ? GEN_39 : T_255_5;
  assign GEN_64 = T_282 ? GEN_40 : T_255_6;
  assign GEN_65 = T_282 ? GEN_41 : T_255_7;
  assign GEN_66 = T_282 ? GEN_42 : T_255_8;
  assign GEN_67 = T_282 ? GEN_43 : T_255_9;
  assign GEN_68 = T_282 ? GEN_44 : T_255_10;
  assign GEN_69 = T_282 ? GEN_45 : T_255_11;
  assign GEN_70 = T_282 ? GEN_46 : T_255_12;
  assign GEN_71 = T_282 ? GEN_47 : T_255_13;
  assign GEN_72 = T_282 ? GEN_48 : T_255_14;
  assign GEN_73 = T_282 ? GEN_49 : T_255_15;
  assign GEN_3 = 1'h1;
  assign GEN_74 = 4'h0 == io_deq_tag ? GEN_3 : GEN_58;
  assign GEN_75 = 4'h1 == io_deq_tag ? GEN_3 : GEN_59;
  assign GEN_76 = 4'h2 == io_deq_tag ? GEN_3 : GEN_60;
  assign GEN_77 = 4'h3 == io_deq_tag ? GEN_3 : GEN_61;
  assign GEN_78 = 4'h4 == io_deq_tag ? GEN_3 : GEN_62;
  assign GEN_79 = 4'h5 == io_deq_tag ? GEN_3 : GEN_63;
  assign GEN_80 = 4'h6 == io_deq_tag ? GEN_3 : GEN_64;
  assign GEN_81 = 4'h7 == io_deq_tag ? GEN_3 : GEN_65;
  assign GEN_82 = 4'h8 == io_deq_tag ? GEN_3 : GEN_66;
  assign GEN_83 = 4'h9 == io_deq_tag ? GEN_3 : GEN_67;
  assign GEN_84 = 4'ha == io_deq_tag ? GEN_3 : GEN_68;
  assign GEN_85 = 4'hb == io_deq_tag ? GEN_3 : GEN_69;
  assign GEN_86 = 4'hc == io_deq_tag ? GEN_3 : GEN_70;
  assign GEN_87 = 4'hd == io_deq_tag ? GEN_3 : GEN_71;
  assign GEN_88 = 4'he == io_deq_tag ? GEN_3 : GEN_72;
  assign GEN_89 = 4'hf == io_deq_tag ? GEN_3 : GEN_73;
  assign GEN_91 = io_deq_valid ? GEN_74 : GEN_58;
  assign GEN_92 = io_deq_valid ? GEN_75 : GEN_59;
  assign GEN_93 = io_deq_valid ? GEN_76 : GEN_60;
  assign GEN_94 = io_deq_valid ? GEN_77 : GEN_61;
  assign GEN_95 = io_deq_valid ? GEN_78 : GEN_62;
  assign GEN_96 = io_deq_valid ? GEN_79 : GEN_63;
  assign GEN_97 = io_deq_valid ? GEN_80 : GEN_64;
  assign GEN_98 = io_deq_valid ? GEN_81 : GEN_65;
  assign GEN_99 = io_deq_valid ? GEN_82 : GEN_66;
  assign GEN_100 = io_deq_valid ? GEN_83 : GEN_67;
  assign GEN_101 = io_deq_valid ? GEN_84 : GEN_68;
  assign GEN_102 = io_deq_valid ? GEN_85 : GEN_69;
  assign GEN_103 = io_deq_valid ? GEN_86 : GEN_70;
  assign GEN_104 = io_deq_valid ? GEN_87 : GEN_71;
  assign GEN_105 = io_deq_valid ? GEN_88 : GEN_72;
  assign GEN_106 = io_deq_valid ? GEN_89 : GEN_73;
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifndef verilator
      #0.002;
    `endif
  GEN_50 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 16; initvar = initvar+1)
    T_229_addr_beat[initvar] = GEN_50[2:0];
  `endif
  GEN_51 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 16; initvar = initvar+1)
    T_229_subblock[initvar] = GEN_51[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_52 = {1{$random}};
  T_255_0 = GEN_52[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_53 = {1{$random}};
  T_255_1 = GEN_53[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_54 = {1{$random}};
  T_255_2 = GEN_54[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_55 = {1{$random}};
  T_255_3 = GEN_55[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_56 = {1{$random}};
  T_255_4 = GEN_56[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_57 = {1{$random}};
  T_255_5 = GEN_57[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_90 = {1{$random}};
  T_255_6 = GEN_90[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_107 = {1{$random}};
  T_255_7 = GEN_107[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_108 = {1{$random}};
  T_255_8 = GEN_108[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_109 = {1{$random}};
  T_255_9 = GEN_109[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_110 = {1{$random}};
  T_255_10 = GEN_110[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_111 = {1{$random}};
  T_255_11 = GEN_111[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_112 = {1{$random}};
  T_255_12 = GEN_112[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_113 = {1{$random}};
  T_255_13 = GEN_113[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_114 = {1{$random}};
  T_255_14 = GEN_114[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_115 = {1{$random}};
  T_255_15 = GEN_115[0:0];
  `endif
  end
`endif
  always @(posedge clk) begin
    if(T_229_addr_beat_T_283_en & T_229_addr_beat_T_283_mask) begin
      T_229_addr_beat[T_229_addr_beat_T_283_addr] <= T_229_addr_beat_T_283_data;
    end
    if(T_229_subblock_T_283_en & T_229_subblock_T_283_mask) begin
      T_229_subblock[T_229_subblock_T_283_addr] <= T_229_subblock_T_283_data;
    end
    if(reset) begin
      T_255_0 <= T_251_0;
    end else begin
      if(io_deq_valid) begin
        if(4'h0 == io_deq_tag) begin
          T_255_0 <= GEN_3;
        end else begin
          if(T_282) begin
            if(4'h0 == io_enq_bits_tag) begin
              T_255_0 <= GEN_2;
            end
          end
        end
      end else begin
        if(T_282) begin
          if(4'h0 == io_enq_bits_tag) begin
            T_255_0 <= GEN_2;
          end
        end
      end
    end
    if(reset) begin
      T_255_1 <= T_251_1;
    end else begin
      if(io_deq_valid) begin
        if(4'h1 == io_deq_tag) begin
          T_255_1 <= GEN_3;
        end else begin
          if(T_282) begin
            if(4'h1 == io_enq_bits_tag) begin
              T_255_1 <= GEN_2;
            end
          end
        end
      end else begin
        if(T_282) begin
          if(4'h1 == io_enq_bits_tag) begin
            T_255_1 <= GEN_2;
          end
        end
      end
    end
    if(reset) begin
      T_255_2 <= T_251_2;
    end else begin
      if(io_deq_valid) begin
        if(4'h2 == io_deq_tag) begin
          T_255_2 <= GEN_3;
        end else begin
          if(T_282) begin
            if(4'h2 == io_enq_bits_tag) begin
              T_255_2 <= GEN_2;
            end
          end
        end
      end else begin
        if(T_282) begin
          if(4'h2 == io_enq_bits_tag) begin
            T_255_2 <= GEN_2;
          end
        end
      end
    end
    if(reset) begin
      T_255_3 <= T_251_3;
    end else begin
      if(io_deq_valid) begin
        if(4'h3 == io_deq_tag) begin
          T_255_3 <= GEN_3;
        end else begin
          if(T_282) begin
            if(4'h3 == io_enq_bits_tag) begin
              T_255_3 <= GEN_2;
            end
          end
        end
      end else begin
        if(T_282) begin
          if(4'h3 == io_enq_bits_tag) begin
            T_255_3 <= GEN_2;
          end
        end
      end
    end
    if(reset) begin
      T_255_4 <= T_251_4;
    end else begin
      if(io_deq_valid) begin
        if(4'h4 == io_deq_tag) begin
          T_255_4 <= GEN_3;
        end else begin
          if(T_282) begin
            if(4'h4 == io_enq_bits_tag) begin
              T_255_4 <= GEN_2;
            end
          end
        end
      end else begin
        if(T_282) begin
          if(4'h4 == io_enq_bits_tag) begin
            T_255_4 <= GEN_2;
          end
        end
      end
    end
    if(reset) begin
      T_255_5 <= T_251_5;
    end else begin
      if(io_deq_valid) begin
        if(4'h5 == io_deq_tag) begin
          T_255_5 <= GEN_3;
        end else begin
          if(T_282) begin
            if(4'h5 == io_enq_bits_tag) begin
              T_255_5 <= GEN_2;
            end
          end
        end
      end else begin
        if(T_282) begin
          if(4'h5 == io_enq_bits_tag) begin
            T_255_5 <= GEN_2;
          end
        end
      end
    end
    if(reset) begin
      T_255_6 <= T_251_6;
    end else begin
      if(io_deq_valid) begin
        if(4'h6 == io_deq_tag) begin
          T_255_6 <= GEN_3;
        end else begin
          if(T_282) begin
            if(4'h6 == io_enq_bits_tag) begin
              T_255_6 <= GEN_2;
            end
          end
        end
      end else begin
        if(T_282) begin
          if(4'h6 == io_enq_bits_tag) begin
            T_255_6 <= GEN_2;
          end
        end
      end
    end
    if(reset) begin
      T_255_7 <= T_251_7;
    end else begin
      if(io_deq_valid) begin
        if(4'h7 == io_deq_tag) begin
          T_255_7 <= GEN_3;
        end else begin
          if(T_282) begin
            if(4'h7 == io_enq_bits_tag) begin
              T_255_7 <= GEN_2;
            end
          end
        end
      end else begin
        if(T_282) begin
          if(4'h7 == io_enq_bits_tag) begin
            T_255_7 <= GEN_2;
          end
        end
      end
    end
    if(reset) begin
      T_255_8 <= T_251_8;
    end else begin
      if(io_deq_valid) begin
        if(4'h8 == io_deq_tag) begin
          T_255_8 <= GEN_3;
        end else begin
          if(T_282) begin
            if(4'h8 == io_enq_bits_tag) begin
              T_255_8 <= GEN_2;
            end
          end
        end
      end else begin
        if(T_282) begin
          if(4'h8 == io_enq_bits_tag) begin
            T_255_8 <= GEN_2;
          end
        end
      end
    end
    if(reset) begin
      T_255_9 <= T_251_9;
    end else begin
      if(io_deq_valid) begin
        if(4'h9 == io_deq_tag) begin
          T_255_9 <= GEN_3;
        end else begin
          if(T_282) begin
            if(4'h9 == io_enq_bits_tag) begin
              T_255_9 <= GEN_2;
            end
          end
        end
      end else begin
        if(T_282) begin
          if(4'h9 == io_enq_bits_tag) begin
            T_255_9 <= GEN_2;
          end
        end
      end
    end
    if(reset) begin
      T_255_10 <= T_251_10;
    end else begin
      if(io_deq_valid) begin
        if(4'ha == io_deq_tag) begin
          T_255_10 <= GEN_3;
        end else begin
          if(T_282) begin
            if(4'ha == io_enq_bits_tag) begin
              T_255_10 <= GEN_2;
            end
          end
        end
      end else begin
        if(T_282) begin
          if(4'ha == io_enq_bits_tag) begin
            T_255_10 <= GEN_2;
          end
        end
      end
    end
    if(reset) begin
      T_255_11 <= T_251_11;
    end else begin
      if(io_deq_valid) begin
        if(4'hb == io_deq_tag) begin
          T_255_11 <= GEN_3;
        end else begin
          if(T_282) begin
            if(4'hb == io_enq_bits_tag) begin
              T_255_11 <= GEN_2;
            end
          end
        end
      end else begin
        if(T_282) begin
          if(4'hb == io_enq_bits_tag) begin
            T_255_11 <= GEN_2;
          end
        end
      end
    end
    if(reset) begin
      T_255_12 <= T_251_12;
    end else begin
      if(io_deq_valid) begin
        if(4'hc == io_deq_tag) begin
          T_255_12 <= GEN_3;
        end else begin
          if(T_282) begin
            if(4'hc == io_enq_bits_tag) begin
              T_255_12 <= GEN_2;
            end
          end
        end
      end else begin
        if(T_282) begin
          if(4'hc == io_enq_bits_tag) begin
            T_255_12 <= GEN_2;
          end
        end
      end
    end
    if(reset) begin
      T_255_13 <= T_251_13;
    end else begin
      if(io_deq_valid) begin
        if(4'hd == io_deq_tag) begin
          T_255_13 <= GEN_3;
        end else begin
          if(T_282) begin
            if(4'hd == io_enq_bits_tag) begin
              T_255_13 <= GEN_2;
            end
          end
        end
      end else begin
        if(T_282) begin
          if(4'hd == io_enq_bits_tag) begin
            T_255_13 <= GEN_2;
          end
        end
      end
    end
    if(reset) begin
      T_255_14 <= T_251_14;
    end else begin
      if(io_deq_valid) begin
        if(4'he == io_deq_tag) begin
          T_255_14 <= GEN_3;
        end else begin
          if(T_282) begin
            if(4'he == io_enq_bits_tag) begin
              T_255_14 <= GEN_2;
            end
          end
        end
      end else begin
        if(T_282) begin
          if(4'he == io_enq_bits_tag) begin
            T_255_14 <= GEN_2;
          end
        end
      end
    end
    if(reset) begin
      T_255_15 <= T_251_15;
    end else begin
      if(io_deq_valid) begin
        if(4'hf == io_deq_tag) begin
          T_255_15 <= GEN_3;
        end else begin
          if(T_282) begin
            if(4'hf == io_enq_bits_tag) begin
              T_255_15 <= GEN_2;
            end
          end
        end
      end else begin
        if(T_282) begin
          if(4'hf == io_enq_bits_tag) begin
            T_255_15 <= GEN_2;
          end
        end
      end
    end
  end
endmodule
module IdMapper(
  input   clk,
  input   reset,
  input   io_req_valid,
  output  io_req_ready,
  input  [3:0] io_req_in_id,
  output [4:0] io_req_out_id,
  input   io_resp_valid,
  output  io_resp_matches,
  input  [4:0] io_resp_out_id,
  output [3:0] io_resp_in_id
);
  assign io_req_ready = 1'h1;
  assign io_req_out_id = {{1'd0}, io_req_in_id};
  assign io_resp_matches = 1'h1;
  assign io_resp_in_id = io_resp_out_id[3:0];
endmodule
module LockingArbiter(
  input   clk,
  input   reset,
  output  io_in_0_ready,
  input   io_in_0_valid,
  input  [2:0] io_in_0_bits_addr_beat,
  input  [3:0] io_in_0_bits_client_xact_id,
  input   io_in_0_bits_manager_xact_id,
  input   io_in_0_bits_is_builtin_type,
  input  [3:0] io_in_0_bits_g_type,
  input  [63:0] io_in_0_bits_data,
  input   io_in_0_bits_client_id,
  output  io_in_1_ready,
  input   io_in_1_valid,
  input  [2:0] io_in_1_bits_addr_beat,
  input  [3:0] io_in_1_bits_client_xact_id,
  input   io_in_1_bits_manager_xact_id,
  input   io_in_1_bits_is_builtin_type,
  input  [3:0] io_in_1_bits_g_type,
  input  [63:0] io_in_1_bits_data,
  input   io_in_1_bits_client_id,
  input   io_out_ready,
  output  io_out_valid,
  output [2:0] io_out_bits_addr_beat,
  output [3:0] io_out_bits_client_xact_id,
  output  io_out_bits_manager_xact_id,
  output  io_out_bits_is_builtin_type,
  output [3:0] io_out_bits_g_type,
  output [63:0] io_out_bits_data,
  output  io_out_bits_client_id,
  output  io_chosen
);
  wire  choice;
  wire  GEN_0;
  wire  GEN_8;
  wire [2:0] GEN_1;
  wire [2:0] GEN_9;
  wire [3:0] GEN_2;
  wire [3:0] GEN_10;
  wire  GEN_3;
  wire  GEN_11;
  wire  GEN_4;
  wire  GEN_12;
  wire [3:0] GEN_5;
  wire [3:0] GEN_13;
  wire [63:0] GEN_6;
  wire [63:0] GEN_14;
  wire  GEN_7;
  wire  GEN_15;
  reg [2:0] T_766;
  reg [31:0] GEN_21;
  reg  T_768;
  reg [31:0] GEN_22;
  wire  T_770;
  wire [2:0] T_778_0;
  wire [3:0] GEN_20;
  wire  T_780;
  wire  T_781;
  wire  T_782;
  wire  T_784;
  wire  T_785;
  wire [3:0] T_789;
  wire [2:0] T_790;
  wire  GEN_16;
  wire [2:0] GEN_17;
  wire  GEN_18;
  wire  T_793;
  wire  T_795;
  wire  T_796;
  wire  T_797;
  wire  T_800;
  wire  T_801;
  wire  GEN_19;
  assign io_in_0_ready = T_797;
  assign io_in_1_ready = T_801;
  assign io_out_valid = GEN_0;
  assign io_out_bits_addr_beat = GEN_1;
  assign io_out_bits_client_xact_id = GEN_2;
  assign io_out_bits_manager_xact_id = GEN_3;
  assign io_out_bits_is_builtin_type = GEN_4;
  assign io_out_bits_g_type = GEN_5;
  assign io_out_bits_data = GEN_6;
  assign io_out_bits_client_id = GEN_7;
  assign io_chosen = GEN_18;
  assign choice = GEN_19;
  assign GEN_0 = GEN_8;
  assign GEN_8 = io_chosen ? io_in_1_valid : io_in_0_valid;
  assign GEN_1 = GEN_9;
  assign GEN_9 = io_chosen ? io_in_1_bits_addr_beat : io_in_0_bits_addr_beat;
  assign GEN_2 = GEN_10;
  assign GEN_10 = io_chosen ? io_in_1_bits_client_xact_id : io_in_0_bits_client_xact_id;
  assign GEN_3 = GEN_11;
  assign GEN_11 = io_chosen ? io_in_1_bits_manager_xact_id : io_in_0_bits_manager_xact_id;
  assign GEN_4 = GEN_12;
  assign GEN_12 = io_chosen ? io_in_1_bits_is_builtin_type : io_in_0_bits_is_builtin_type;
  assign GEN_5 = GEN_13;
  assign GEN_13 = io_chosen ? io_in_1_bits_g_type : io_in_0_bits_g_type;
  assign GEN_6 = GEN_14;
  assign GEN_14 = io_chosen ? io_in_1_bits_data : io_in_0_bits_data;
  assign GEN_7 = GEN_15;
  assign GEN_15 = io_chosen ? io_in_1_bits_client_id : io_in_0_bits_client_id;
  assign T_770 = T_766 != 3'h0;
  assign T_778_0 = 3'h5;
  assign GEN_20 = {{1'd0}, T_778_0};
  assign T_780 = io_out_bits_g_type == GEN_20;
  assign T_781 = io_out_bits_g_type == 4'h0;
  assign T_782 = io_out_bits_is_builtin_type ? T_780 : T_781;
  assign T_784 = io_out_ready & io_out_valid;
  assign T_785 = T_784 & T_782;
  assign T_789 = T_766 + 3'h1;
  assign T_790 = T_789[2:0];
  assign GEN_16 = T_785 ? io_chosen : T_768;
  assign GEN_17 = T_785 ? T_790 : T_766;
  assign GEN_18 = T_770 ? T_768 : choice;
  assign T_793 = io_in_0_valid == 1'h0;
  assign T_795 = T_768 == 1'h0;
  assign T_796 = T_770 ? T_795 : 1'h1;
  assign T_797 = T_796 & io_out_ready;
  assign T_800 = T_770 ? T_768 : T_793;
  assign T_801 = T_800 & io_out_ready;
  assign GEN_19 = io_in_0_valid ? 1'h0 : 1'h1;
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifndef verilator
      #0.002;
    `endif
  `ifdef RANDOMIZE
  GEN_21 = {1{$random}};
  T_766 = GEN_21[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_22 = {1{$random}};
  T_768 = GEN_22[0:0];
  `endif
  end
`endif
  always @(posedge clk) begin
    if(reset) begin
      T_766 <= 3'h0;
    end else begin
      if(T_785) begin
        T_766 <= T_790;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_785) begin
        T_768 <= io_chosen;
      end
    end
  end
endmodule
module NastiIOTileLinkIOConverter(
  input   clk,
  input   reset,
  output  io_tl_acquire_ready,
  input   io_tl_acquire_valid,
  input  [25:0] io_tl_acquire_bits_addr_block,
  input  [3:0] io_tl_acquire_bits_client_xact_id,
  input  [2:0] io_tl_acquire_bits_addr_beat,
  input   io_tl_acquire_bits_is_builtin_type,
  input  [2:0] io_tl_acquire_bits_a_type,
  input  [11:0] io_tl_acquire_bits_union,
  input  [63:0] io_tl_acquire_bits_data,
  input   io_tl_grant_ready,
  output  io_tl_grant_valid,
  output [2:0] io_tl_grant_bits_addr_beat,
  output [3:0] io_tl_grant_bits_client_xact_id,
  output  io_tl_grant_bits_manager_xact_id,
  output  io_tl_grant_bits_is_builtin_type,
  output [3:0] io_tl_grant_bits_g_type,
  output [63:0] io_tl_grant_bits_data,
  input   io_nasti_aw_ready,
  output  io_nasti_aw_valid,
  output [31:0] io_nasti_aw_bits_addr,
  output [7:0] io_nasti_aw_bits_len,
  output [2:0] io_nasti_aw_bits_size,
  output [1:0] io_nasti_aw_bits_burst,
  output  io_nasti_aw_bits_lock,
  output [3:0] io_nasti_aw_bits_cache,
  output [2:0] io_nasti_aw_bits_prot,
  output [3:0] io_nasti_aw_bits_qos,
  output [3:0] io_nasti_aw_bits_region,
  output [4:0] io_nasti_aw_bits_id,
  output  io_nasti_aw_bits_user,
  input   io_nasti_w_ready,
  output  io_nasti_w_valid,
  output [63:0] io_nasti_w_bits_data,
  output  io_nasti_w_bits_last,
  output [4:0] io_nasti_w_bits_id,
  output [7:0] io_nasti_w_bits_strb,
  output  io_nasti_w_bits_user,
  output  io_nasti_b_ready,
  input   io_nasti_b_valid,
  input  [1:0] io_nasti_b_bits_resp,
  input  [4:0] io_nasti_b_bits_id,
  input   io_nasti_b_bits_user,
  input   io_nasti_ar_ready,
  output  io_nasti_ar_valid,
  output [31:0] io_nasti_ar_bits_addr,
  output [7:0] io_nasti_ar_bits_len,
  output [2:0] io_nasti_ar_bits_size,
  output [1:0] io_nasti_ar_bits_burst,
  output  io_nasti_ar_bits_lock,
  output [3:0] io_nasti_ar_bits_cache,
  output [2:0] io_nasti_ar_bits_prot,
  output [3:0] io_nasti_ar_bits_qos,
  output [3:0] io_nasti_ar_bits_region,
  output [4:0] io_nasti_ar_bits_id,
  output  io_nasti_ar_bits_user,
  output  io_nasti_r_ready,
  input   io_nasti_r_valid,
  input  [1:0] io_nasti_r_bits_resp,
  input  [63:0] io_nasti_r_bits_data,
  input   io_nasti_r_bits_last,
  input  [4:0] io_nasti_r_bits_id,
  input   io_nasti_r_bits_user
);
  wire [2:0] T_688_0;
  wire [2:0] T_688_1;
  wire [2:0] T_688_2;
  wire  T_690;
  wire  T_691;
  wire  T_692;
  wire  T_693;
  wire  T_694;
  wire  has_data;
  wire [2:0] T_703_0;
  wire [2:0] T_703_1;
  wire [2:0] T_703_2;
  wire  T_705;
  wire  T_706;
  wire  T_707;
  wire  T_708;
  wire  T_709;
  wire  is_subblock;
  wire [2:0] T_718_0;
  wire  T_720;
  wire  is_multibeat;
  wire  T_721;
  wire  T_722;
  reg [2:0] tl_cnt_out;
  reg [31:0] GEN_11;
  wire  T_725;
  wire [3:0] T_727;
  wire [2:0] T_728;
  wire [2:0] GEN_0;
  wire  tl_wrap_out;
  wire  T_730;
  wire  get_valid;
  wire  put_valid;
  wire  roq_clk;
  wire  roq_reset;
  wire  roq_io_enq_ready;
  wire  roq_io_enq_valid;
  wire [2:0] roq_io_enq_bits_data_addr_beat;
  wire  roq_io_enq_bits_data_subblock;
  wire [3:0] roq_io_enq_bits_tag;
  wire  roq_io_deq_valid;
  wire [3:0] roq_io_deq_tag;
  wire [2:0] roq_io_deq_data_addr_beat;
  wire  roq_io_deq_data_subblock;
  wire  roq_io_deq_matches;
  wire  get_id_mapper_clk;
  wire  get_id_mapper_reset;
  wire  get_id_mapper_io_req_valid;
  wire  get_id_mapper_io_req_ready;
  wire [3:0] get_id_mapper_io_req_in_id;
  wire [4:0] get_id_mapper_io_req_out_id;
  wire  get_id_mapper_io_resp_valid;
  wire  get_id_mapper_io_resp_matches;
  wire [4:0] get_id_mapper_io_resp_out_id;
  wire [3:0] get_id_mapper_io_resp_in_id;
  wire  put_id_mapper_clk;
  wire  put_id_mapper_reset;
  wire  put_id_mapper_io_req_valid;
  wire  put_id_mapper_io_req_ready;
  wire [3:0] put_id_mapper_io_req_in_id;
  wire [4:0] put_id_mapper_io_req_out_id;
  wire  put_id_mapper_io_resp_valid;
  wire  put_id_mapper_io_resp_matches;
  wire [4:0] put_id_mapper_io_resp_out_id;
  wire [3:0] put_id_mapper_io_resp_in_id;
  wire  T_755;
  wire  put_id_mask;
  wire  T_757;
  wire  put_id_ready;
  reg  w_inflight;
  reg [31:0] GEN_12;
  reg [4:0] w_id;
  reg [31:0] GEN_13;
  wire  aw_ready;
  wire  T_760;
  wire  T_762;
  wire  T_763;
  reg [2:0] nasti_cnt_out;
  reg [31:0] GEN_14;
  wire  T_766;
  wire [3:0] T_768;
  wire [2:0] T_769;
  wire [2:0] GEN_1;
  wire  nasti_wrap_out;
  wire  T_770;
  wire  T_771;
  wire  T_773;
  wire  T_774;
  wire  T_775;
  wire  T_776;
  wire  T_778;
  wire  T_779;
  wire  T_780;
  wire  T_781;
  wire  T_782;
  wire  T_784;
  wire [2:0] T_792_0;
  wire [2:0] T_792_1;
  wire  T_794;
  wire  T_795;
  wire  T_796;
  wire  T_797;
  wire [2:0] T_798;
  wire [2:0] T_800;
  wire [28:0] T_801;
  wire [31:0] T_802;
  wire [2:0] T_803;
  wire  T_813;
  wire [2:0] T_814;
  wire  T_815;
  wire [2:0] T_816;
  wire  T_817;
  wire [2:0] T_818;
  wire  T_819;
  wire [2:0] T_820;
  wire  T_821;
  wire [2:0] T_822;
  wire  T_823;
  wire [2:0] T_824;
  wire  T_825;
  wire [2:0] T_826;
  wire  T_827;
  wire [2:0] T_828;
  wire [2:0] T_830;
  wire [2:0] T_833;
  wire [31:0] T_853_addr;
  wire [7:0] T_853_len;
  wire [2:0] T_853_size;
  wire [1:0] T_853_burst;
  wire  T_853_lock;
  wire [3:0] T_853_cache;
  wire [2:0] T_853_prot;
  wire [3:0] T_853_qos;
  wire [3:0] T_853_region;
  wire [4:0] T_853_id;
  wire  T_853_user;
  wire  T_872;
  wire  T_873;
  wire  T_897;
  wire  T_898;
  wire  T_900;
  wire  T_901;
  wire  T_902;
  wire [7:0] T_903;
  wire [7:0] T_905;
  wire [7:0] T_906;
  wire [7:0] T_907;
  wire  T_908;
  wire  T_909;
  wire  T_910;
  wire  T_911;
  wire  T_912;
  wire  T_913;
  wire  T_914;
  wire  T_915;
  wire  T_916;
  wire  T_917;
  wire  T_918;
  wire  T_919;
  wire  T_920;
  wire  T_921;
  wire  T_928;
  wire [1:0] T_929;
  wire [1:0] T_931;
  wire  T_932;
  wire  T_933;
  wire  T_934;
  wire  T_935;
  wire  T_936;
  wire  T_937;
  wire  T_938;
  wire  T_939;
  wire [2:0] T_940;
  wire [1:0] T_942;
  wire  T_943;
  wire  T_944;
  wire  T_945;
  wire  T_946;
  wire  T_947;
  wire  T_948;
  wire  T_949;
  wire  T_950;
  wire  T_951;
  wire  T_952;
  wire  T_953;
  wire  T_954;
  wire  T_955;
  wire  T_956;
  wire  T_957;
  wire  T_958;
  wire  T_959;
  wire  T_960;
  wire [3:0] put_offset;
  wire [1:0] put_size;
  wire  T_963;
  wire  T_964;
  wire  T_965;
  wire  T_966;
  wire [2:0] T_974_0;
  wire [2:0] T_974_1;
  wire  T_976;
  wire  T_977;
  wire  T_978;
  wire  T_979;
  wire [2:0] T_982;
  wire [31:0] T_984;
  wire [3:0] T_986;
  wire [31:0] GEN_7;
  wire [31:0] T_987;
  wire [1:0] T_989;
  wire [2:0] T_992;
  wire [31:0] T_1005_addr;
  wire [7:0] T_1005_len;
  wire [2:0] T_1005_size;
  wire [1:0] T_1005_burst;
  wire  T_1005_lock;
  wire [3:0] T_1005_cache;
  wire [2:0] T_1005_prot;
  wire [3:0] T_1005_qos;
  wire [3:0] T_1005_region;
  wire [4:0] T_1005_id;
  wire  T_1005_user;
  wire  T_1024;
  wire  T_1064;
  wire  T_1065;
  wire [63:0] T_1072_data;
  wire  T_1072_last;
  wire [4:0] T_1072_id;
  wire [7:0] T_1072_strb;
  wire  T_1072_user;
  wire  T_1079;
  wire  T_1080;
  wire  T_1081;
  wire  T_1082;
  wire  T_1083;
  wire  T_1087;
  wire  T_1088;
  wire  GEN_2;
  wire [4:0] GEN_3;
  wire  GEN_4;
  wire  GEN_5;
  wire  T_1091;
  wire [2:0] T_1099_0;
  wire [3:0] GEN_8;
  wire  T_1101;
  wire  T_1102;
  wire  T_1103;
  wire  T_1105;
  reg [2:0] tl_cnt_in;
  reg [31:0] GEN_15;
  wire [3:0] T_1110;
  wire [2:0] T_1111;
  wire [2:0] GEN_6;
  wire  gnt_arb_clk;
  wire  gnt_arb_reset;
  wire  gnt_arb_io_in_0_ready;
  wire  gnt_arb_io_in_0_valid;
  wire [2:0] gnt_arb_io_in_0_bits_addr_beat;
  wire [3:0] gnt_arb_io_in_0_bits_client_xact_id;
  wire  gnt_arb_io_in_0_bits_manager_xact_id;
  wire  gnt_arb_io_in_0_bits_is_builtin_type;
  wire [3:0] gnt_arb_io_in_0_bits_g_type;
  wire [63:0] gnt_arb_io_in_0_bits_data;
  wire  gnt_arb_io_in_0_bits_client_id;
  wire  gnt_arb_io_in_1_ready;
  wire  gnt_arb_io_in_1_valid;
  wire [2:0] gnt_arb_io_in_1_bits_addr_beat;
  wire [3:0] gnt_arb_io_in_1_bits_client_xact_id;
  wire  gnt_arb_io_in_1_bits_manager_xact_id;
  wire  gnt_arb_io_in_1_bits_is_builtin_type;
  wire [3:0] gnt_arb_io_in_1_bits_g_type;
  wire [63:0] gnt_arb_io_in_1_bits_data;
  wire  gnt_arb_io_in_1_bits_client_id;
  wire  gnt_arb_io_out_ready;
  wire  gnt_arb_io_out_valid;
  wire [2:0] gnt_arb_io_out_bits_addr_beat;
  wire [3:0] gnt_arb_io_out_bits_client_xact_id;
  wire  gnt_arb_io_out_bits_manager_xact_id;
  wire  gnt_arb_io_out_bits_is_builtin_type;
  wire [3:0] gnt_arb_io_out_bits_g_type;
  wire [63:0] gnt_arb_io_out_bits_data;
  wire  gnt_arb_io_out_bits_client_id;
  wire  gnt_arb_io_chosen;
  wire [2:0] T_1143;
  wire [2:0] T_1145;
  wire [2:0] T_1173_addr_beat;
  wire [3:0] T_1173_client_xact_id;
  wire  T_1173_manager_xact_id;
  wire  T_1173_is_builtin_type;
  wire [3:0] T_1173_g_type;
  wire [63:0] T_1173_data;
  wire  T_1201;
  wire  T_1202;
  wire  T_1203;
  wire  T_1205;
  wire  T_1207;
  wire  T_1208;
  wire  T_1209;
  wire  T_1211;
  wire [2:0] T_1244_addr_beat;
  wire [3:0] T_1244_client_xact_id;
  wire  T_1244_manager_xact_id;
  wire  T_1244_is_builtin_type;
  wire [3:0] T_1244_g_type;
  wire [63:0] T_1244_data;
  wire  T_1272;
  wire  T_1273;
  wire  T_1274;
  wire  T_1276;
  wire  T_1278;
  wire  T_1280;
  wire  T_1281;
  wire  T_1282;
  wire  T_1284;
  wire  T_1286;
  wire  T_1288;
  wire  T_1289;
  wire  T_1290;
  wire  T_1292;
  reg  GEN_9;
  reg [31:0] GEN_16;
  reg  GEN_10;
  reg [31:0] GEN_17;
  ReorderQueue_2 roq (
    .clk(roq_clk),
    .reset(roq_reset),
    .io_enq_ready(roq_io_enq_ready),
    .io_enq_valid(roq_io_enq_valid),
    .io_enq_bits_data_addr_beat(roq_io_enq_bits_data_addr_beat),
    .io_enq_bits_data_subblock(roq_io_enq_bits_data_subblock),
    .io_enq_bits_tag(roq_io_enq_bits_tag),
    .io_deq_valid(roq_io_deq_valid),
    .io_deq_tag(roq_io_deq_tag),
    .io_deq_data_addr_beat(roq_io_deq_data_addr_beat),
    .io_deq_data_subblock(roq_io_deq_data_subblock),
    .io_deq_matches(roq_io_deq_matches)
  );
  IdMapper get_id_mapper (
    .clk(get_id_mapper_clk),
    .reset(get_id_mapper_reset),
    .io_req_valid(get_id_mapper_io_req_valid),
    .io_req_ready(get_id_mapper_io_req_ready),
    .io_req_in_id(get_id_mapper_io_req_in_id),
    .io_req_out_id(get_id_mapper_io_req_out_id),
    .io_resp_valid(get_id_mapper_io_resp_valid),
    .io_resp_matches(get_id_mapper_io_resp_matches),
    .io_resp_out_id(get_id_mapper_io_resp_out_id),
    .io_resp_in_id(get_id_mapper_io_resp_in_id)
  );
  IdMapper put_id_mapper (
    .clk(put_id_mapper_clk),
    .reset(put_id_mapper_reset),
    .io_req_valid(put_id_mapper_io_req_valid),
    .io_req_ready(put_id_mapper_io_req_ready),
    .io_req_in_id(put_id_mapper_io_req_in_id),
    .io_req_out_id(put_id_mapper_io_req_out_id),
    .io_resp_valid(put_id_mapper_io_resp_valid),
    .io_resp_matches(put_id_mapper_io_resp_matches),
    .io_resp_out_id(put_id_mapper_io_resp_out_id),
    .io_resp_in_id(put_id_mapper_io_resp_in_id)
  );
  LockingArbiter gnt_arb (
    .clk(gnt_arb_clk),
    .reset(gnt_arb_reset),
    .io_in_0_ready(gnt_arb_io_in_0_ready),
    .io_in_0_valid(gnt_arb_io_in_0_valid),
    .io_in_0_bits_addr_beat(gnt_arb_io_in_0_bits_addr_beat),
    .io_in_0_bits_client_xact_id(gnt_arb_io_in_0_bits_client_xact_id),
    .io_in_0_bits_manager_xact_id(gnt_arb_io_in_0_bits_manager_xact_id),
    .io_in_0_bits_is_builtin_type(gnt_arb_io_in_0_bits_is_builtin_type),
    .io_in_0_bits_g_type(gnt_arb_io_in_0_bits_g_type),
    .io_in_0_bits_data(gnt_arb_io_in_0_bits_data),
    .io_in_0_bits_client_id(gnt_arb_io_in_0_bits_client_id),
    .io_in_1_ready(gnt_arb_io_in_1_ready),
    .io_in_1_valid(gnt_arb_io_in_1_valid),
    .io_in_1_bits_addr_beat(gnt_arb_io_in_1_bits_addr_beat),
    .io_in_1_bits_client_xact_id(gnt_arb_io_in_1_bits_client_xact_id),
    .io_in_1_bits_manager_xact_id(gnt_arb_io_in_1_bits_manager_xact_id),
    .io_in_1_bits_is_builtin_type(gnt_arb_io_in_1_bits_is_builtin_type),
    .io_in_1_bits_g_type(gnt_arb_io_in_1_bits_g_type),
    .io_in_1_bits_data(gnt_arb_io_in_1_bits_data),
    .io_in_1_bits_client_id(gnt_arb_io_in_1_bits_client_id),
    .io_out_ready(gnt_arb_io_out_ready),
    .io_out_valid(gnt_arb_io_out_valid),
    .io_out_bits_addr_beat(gnt_arb_io_out_bits_addr_beat),
    .io_out_bits_client_xact_id(gnt_arb_io_out_bits_client_xact_id),
    .io_out_bits_manager_xact_id(gnt_arb_io_out_bits_manager_xact_id),
    .io_out_bits_is_builtin_type(gnt_arb_io_out_bits_is_builtin_type),
    .io_out_bits_g_type(gnt_arb_io_out_bits_g_type),
    .io_out_bits_data(gnt_arb_io_out_bits_data),
    .io_out_bits_client_id(gnt_arb_io_out_bits_client_id),
    .io_chosen(gnt_arb_io_chosen)
  );
  assign io_tl_acquire_ready = T_1083;
  assign io_tl_grant_valid = gnt_arb_io_out_valid;
  assign io_tl_grant_bits_addr_beat = gnt_arb_io_out_bits_addr_beat;
  assign io_tl_grant_bits_client_xact_id = gnt_arb_io_out_bits_client_xact_id;
  assign io_tl_grant_bits_manager_xact_id = gnt_arb_io_out_bits_manager_xact_id;
  assign io_tl_grant_bits_is_builtin_type = gnt_arb_io_out_bits_is_builtin_type;
  assign io_tl_grant_bits_g_type = gnt_arb_io_out_bits_g_type;
  assign io_tl_grant_bits_data = gnt_arb_io_out_bits_data;
  assign io_nasti_aw_valid = T_966;
  assign io_nasti_aw_bits_addr = T_1005_addr;
  assign io_nasti_aw_bits_len = T_1005_len;
  assign io_nasti_aw_bits_size = T_1005_size;
  assign io_nasti_aw_bits_burst = T_1005_burst;
  assign io_nasti_aw_bits_lock = T_1005_lock;
  assign io_nasti_aw_bits_cache = T_1005_cache;
  assign io_nasti_aw_bits_prot = T_1005_prot;
  assign io_nasti_aw_bits_qos = T_1005_qos;
  assign io_nasti_aw_bits_region = T_1005_region;
  assign io_nasti_aw_bits_id = T_1005_id;
  assign io_nasti_aw_bits_user = T_1005_user;
  assign io_nasti_w_valid = T_1024;
  assign io_nasti_w_bits_data = T_1072_data;
  assign io_nasti_w_bits_last = T_1072_last;
  assign io_nasti_w_bits_id = T_1072_id;
  assign io_nasti_w_bits_strb = T_1072_strb;
  assign io_nasti_w_bits_user = T_1072_user;
  assign io_nasti_b_ready = gnt_arb_io_in_1_ready;
  assign io_nasti_ar_valid = T_784;
  assign io_nasti_ar_bits_addr = T_853_addr;
  assign io_nasti_ar_bits_len = T_853_len;
  assign io_nasti_ar_bits_size = T_853_size;
  assign io_nasti_ar_bits_burst = T_853_burst;
  assign io_nasti_ar_bits_lock = T_853_lock;
  assign io_nasti_ar_bits_cache = T_853_cache;
  assign io_nasti_ar_bits_prot = T_853_prot;
  assign io_nasti_ar_bits_qos = T_853_qos;
  assign io_nasti_ar_bits_region = T_853_region;
  assign io_nasti_ar_bits_id = T_853_id;
  assign io_nasti_ar_bits_user = T_853_user;
  assign io_nasti_r_ready = gnt_arb_io_in_0_ready;
  assign T_688_0 = 3'h2;
  assign T_688_1 = 3'h3;
  assign T_688_2 = 3'h4;
  assign T_690 = io_tl_acquire_bits_a_type == T_688_0;
  assign T_691 = io_tl_acquire_bits_a_type == T_688_1;
  assign T_692 = io_tl_acquire_bits_a_type == T_688_2;
  assign T_693 = T_690 | T_691;
  assign T_694 = T_693 | T_692;
  assign has_data = io_tl_acquire_bits_is_builtin_type & T_694;
  assign T_703_0 = 3'h2;
  assign T_703_1 = 3'h0;
  assign T_703_2 = 3'h4;
  assign T_705 = io_tl_acquire_bits_a_type == T_703_0;
  assign T_706 = io_tl_acquire_bits_a_type == T_703_1;
  assign T_707 = io_tl_acquire_bits_a_type == T_703_2;
  assign T_708 = T_705 | T_706;
  assign T_709 = T_708 | T_707;
  assign is_subblock = io_tl_acquire_bits_is_builtin_type & T_709;
  assign T_718_0 = 3'h3;
  assign T_720 = io_tl_acquire_bits_a_type == T_718_0;
  assign is_multibeat = io_tl_acquire_bits_is_builtin_type & T_720;
  assign T_721 = io_tl_acquire_ready & io_tl_acquire_valid;
  assign T_722 = T_721 & is_multibeat;
  assign T_725 = tl_cnt_out == 3'h7;
  assign T_727 = tl_cnt_out + 3'h1;
  assign T_728 = T_727[2:0];
  assign GEN_0 = T_722 ? T_728 : tl_cnt_out;
  assign tl_wrap_out = T_722 & T_725;
  assign T_730 = has_data == 1'h0;
  assign get_valid = io_tl_acquire_valid & T_730;
  assign put_valid = io_tl_acquire_valid & has_data;
  assign roq_clk = clk;
  assign roq_reset = reset;
  assign roq_io_enq_valid = T_771;
  assign roq_io_enq_bits_data_addr_beat = io_tl_acquire_bits_addr_beat;
  assign roq_io_enq_bits_data_subblock = is_subblock;
  assign roq_io_enq_bits_tag = io_nasti_ar_bits_id[3:0];
  assign roq_io_deq_valid = T_774;
  assign roq_io_deq_tag = io_nasti_r_bits_id[3:0];
  assign get_id_mapper_clk = clk;
  assign get_id_mapper_reset = reset;
  assign get_id_mapper_io_req_valid = T_776;
  assign get_id_mapper_io_req_in_id = io_tl_acquire_bits_client_xact_id;
  assign get_id_mapper_io_resp_valid = T_778;
  assign get_id_mapper_io_resp_out_id = io_nasti_r_bits_id;
  assign put_id_mapper_clk = clk;
  assign put_id_mapper_reset = reset;
  assign put_id_mapper_io_req_valid = T_781;
  assign put_id_mapper_io_req_in_id = io_tl_acquire_bits_client_xact_id;
  assign put_id_mapper_io_resp_valid = T_782;
  assign put_id_mapper_io_resp_out_id = io_nasti_b_bits_id;
  assign T_755 = io_tl_acquire_bits_addr_beat == 3'h0;
  assign put_id_mask = is_subblock | T_755;
  assign T_757 = put_id_mask == 1'h0;
  assign put_id_ready = put_id_mapper_io_req_ready | T_757;
  assign aw_ready = w_inflight | io_nasti_aw_ready;
  assign T_760 = io_nasti_r_ready & io_nasti_r_valid;
  assign T_762 = roq_io_deq_data_subblock == 1'h0;
  assign T_763 = T_760 & T_762;
  assign T_766 = nasti_cnt_out == 3'h7;
  assign T_768 = nasti_cnt_out + 3'h1;
  assign T_769 = T_768[2:0];
  assign GEN_1 = T_763 ? T_769 : nasti_cnt_out;
  assign nasti_wrap_out = T_763 & T_766;
  assign T_770 = get_valid & io_nasti_ar_ready;
  assign T_771 = T_770 & get_id_mapper_io_req_ready;
  assign T_773 = nasti_wrap_out | roq_io_deq_data_subblock;
  assign T_774 = T_760 & T_773;
  assign T_775 = get_valid & roq_io_enq_ready;
  assign T_776 = T_775 & io_nasti_ar_ready;
  assign T_778 = T_760 & io_nasti_r_bits_last;
  assign T_779 = put_valid & aw_ready;
  assign T_780 = T_779 & io_nasti_w_ready;
  assign T_781 = T_780 & put_id_mask;
  assign T_782 = io_nasti_b_ready & io_nasti_b_valid;
  assign T_784 = T_775 & get_id_mapper_io_req_ready;
  assign T_792_0 = 3'h0;
  assign T_792_1 = 3'h4;
  assign T_794 = io_tl_acquire_bits_a_type == T_792_0;
  assign T_795 = io_tl_acquire_bits_a_type == T_792_1;
  assign T_796 = T_794 | T_795;
  assign T_797 = io_tl_acquire_bits_is_builtin_type & T_796;
  assign T_798 = io_tl_acquire_bits_union[11:9];
  assign T_800 = T_797 ? T_798 : 3'h0;
  assign T_801 = {io_tl_acquire_bits_addr_block,io_tl_acquire_bits_addr_beat};
  assign T_802 = {T_801,T_800};
  assign T_803 = io_tl_acquire_bits_union[8:6];
  assign T_813 = 3'h7 == T_803;
  assign T_814 = T_813 ? 3'h3 : 3'h7;
  assign T_815 = 3'h3 == T_803;
  assign T_816 = T_815 ? 3'h3 : T_814;
  assign T_817 = 3'h6 == T_803;
  assign T_818 = T_817 ? 3'h2 : T_816;
  assign T_819 = 3'h2 == T_803;
  assign T_820 = T_819 ? 3'h2 : T_818;
  assign T_821 = 3'h5 == T_803;
  assign T_822 = T_821 ? 3'h1 : T_820;
  assign T_823 = 3'h1 == T_803;
  assign T_824 = T_823 ? 3'h1 : T_822;
  assign T_825 = 3'h4 == T_803;
  assign T_826 = T_825 ? 3'h0 : T_824;
  assign T_827 = 3'h0 == T_803;
  assign T_828 = T_827 ? 3'h0 : T_826;
  assign T_830 = is_subblock ? T_828 : 3'h3;
  assign T_833 = is_subblock ? 3'h0 : 3'h7;
  assign T_853_addr = T_802;
  assign T_853_len = {{5'd0}, T_833};
  assign T_853_size = T_830;
  assign T_853_burst = 2'h1;
  assign T_853_lock = 1'h0;
  assign T_853_cache = 4'h0;
  assign T_853_prot = 3'h0;
  assign T_853_qos = 4'h0;
  assign T_853_region = 4'h0;
  assign T_853_id = get_id_mapper_io_req_out_id;
  assign T_853_user = 1'h0;
  assign T_872 = io_tl_acquire_bits_a_type == 3'h4;
  assign T_873 = io_tl_acquire_bits_is_builtin_type & T_872;
  assign T_897 = io_tl_acquire_bits_a_type == 3'h3;
  assign T_898 = io_tl_acquire_bits_is_builtin_type & T_897;
  assign T_900 = io_tl_acquire_bits_a_type == 3'h2;
  assign T_901 = io_tl_acquire_bits_is_builtin_type & T_900;
  assign T_902 = T_898 | T_901;
  assign T_903 = io_tl_acquire_bits_union[8:1];
  assign T_905 = T_902 ? T_903 : 8'h0;
  assign T_906 = T_873 ? 8'hff : T_905;
  assign T_907 = ~ T_906;
  assign T_908 = T_907[0];
  assign T_909 = T_907[1];
  assign T_910 = T_907[2];
  assign T_911 = T_907[3];
  assign T_912 = T_907[4];
  assign T_913 = T_907[5];
  assign T_914 = T_907[6];
  assign T_915 = T_907[7];
  assign T_916 = T_908 & T_909;
  assign T_917 = T_910 & T_911;
  assign T_918 = T_912 & T_913;
  assign T_919 = T_914 & T_915;
  assign T_920 = T_916 & T_917;
  assign T_921 = T_918 & T_919;
  assign T_928 = T_921 | T_920;
  assign T_929 = {1'h0,T_920};
  assign T_931 = T_928 ? 2'h2 : 2'h3;
  assign T_932 = T_921 & T_917;
  assign T_933 = T_921 & T_916;
  assign T_934 = T_920 & T_919;
  assign T_935 = T_920 & T_918;
  assign T_936 = T_933 | T_935;
  assign T_937 = T_932 | T_933;
  assign T_938 = T_937 | T_934;
  assign T_939 = T_938 | T_935;
  assign T_940 = {T_929,T_936};
  assign T_942 = T_939 ? 2'h1 : T_931;
  assign T_943 = T_932 & T_909;
  assign T_944 = T_932 & T_908;
  assign T_945 = T_933 & T_911;
  assign T_946 = T_933 & T_910;
  assign T_947 = T_934 & T_913;
  assign T_948 = T_934 & T_912;
  assign T_949 = T_935 & T_915;
  assign T_950 = T_935 & T_914;
  assign T_951 = T_944 | T_946;
  assign T_952 = T_951 | T_948;
  assign T_953 = T_952 | T_950;
  assign T_954 = T_943 | T_944;
  assign T_955 = T_954 | T_945;
  assign T_956 = T_955 | T_946;
  assign T_957 = T_956 | T_947;
  assign T_958 = T_957 | T_948;
  assign T_959 = T_958 | T_949;
  assign T_960 = T_959 | T_950;
  assign put_offset = {T_940,T_953};
  assign put_size = T_960 ? 2'h0 : T_942;
  assign T_963 = w_inflight == 1'h0;
  assign T_964 = put_valid & io_nasti_w_ready;
  assign T_965 = T_964 & put_id_ready;
  assign T_966 = T_965 & T_963;
  assign T_974_0 = 3'h0;
  assign T_974_1 = 3'h4;
  assign T_976 = io_tl_acquire_bits_a_type == T_974_0;
  assign T_977 = io_tl_acquire_bits_a_type == T_974_1;
  assign T_978 = T_976 | T_977;
  assign T_979 = io_tl_acquire_bits_is_builtin_type & T_978;
  assign T_982 = T_979 ? T_798 : 3'h0;
  assign T_984 = {T_801,T_982};
  assign T_986 = is_multibeat ? 4'h0 : put_offset;
  assign GEN_7 = {{28'd0}, T_986};
  assign T_987 = T_984 | GEN_7;
  assign T_989 = is_multibeat ? 2'h3 : put_size;
  assign T_992 = is_multibeat ? 3'h7 : 3'h0;
  assign T_1005_addr = T_987;
  assign T_1005_len = {{5'd0}, T_992};
  assign T_1005_size = {{1'd0}, T_989};
  assign T_1005_burst = 2'h1;
  assign T_1005_lock = 1'h0;
  assign T_1005_cache = 4'h0;
  assign T_1005_prot = 3'h0;
  assign T_1005_qos = 4'h0;
  assign T_1005_region = 4'h0;
  assign T_1005_id = put_id_mapper_io_req_out_id;
  assign T_1005_user = 1'h0;
  assign T_1024 = T_779 & put_id_ready;
  assign T_1064 = is_multibeat == 1'h0;
  assign T_1065 = w_inflight ? T_725 : T_1064;
  assign T_1072_data = io_tl_acquire_bits_data;
  assign T_1072_last = T_1065;
  assign T_1072_id = w_id;
  assign T_1072_strb = T_906;
  assign T_1072_user = 1'h0;
  assign T_1079 = aw_ready & io_nasti_w_ready;
  assign T_1080 = T_1079 & put_id_ready;
  assign T_1081 = roq_io_enq_ready & io_nasti_ar_ready;
  assign T_1082 = T_1081 & get_id_mapper_io_req_ready;
  assign T_1083 = has_data ? T_1080 : T_1082;
  assign T_1087 = T_963 & T_721;
  assign T_1088 = T_1087 & is_multibeat;
  assign GEN_2 = T_1088 ? 1'h1 : w_inflight;
  assign GEN_3 = T_1088 ? put_id_mapper_io_req_out_id : w_id;
  assign GEN_4 = tl_wrap_out ? 1'h0 : GEN_2;
  assign GEN_5 = w_inflight ? GEN_4 : GEN_2;
  assign T_1091 = io_tl_grant_ready & io_tl_grant_valid;
  assign T_1099_0 = 3'h5;
  assign GEN_8 = {{1'd0}, T_1099_0};
  assign T_1101 = io_tl_grant_bits_g_type == GEN_8;
  assign T_1102 = io_tl_grant_bits_g_type == 4'h0;
  assign T_1103 = io_tl_grant_bits_is_builtin_type ? T_1101 : T_1102;
  assign T_1105 = T_1091 & T_1103;
  assign T_1110 = tl_cnt_in + 3'h1;
  assign T_1111 = T_1110[2:0];
  assign GEN_6 = T_1105 ? T_1111 : tl_cnt_in;
  assign gnt_arb_clk = clk;
  assign gnt_arb_reset = reset;
  assign gnt_arb_io_in_0_valid = io_nasti_r_valid;
  assign gnt_arb_io_in_0_bits_addr_beat = T_1173_addr_beat;
  assign gnt_arb_io_in_0_bits_client_xact_id = T_1173_client_xact_id;
  assign gnt_arb_io_in_0_bits_manager_xact_id = T_1173_manager_xact_id;
  assign gnt_arb_io_in_0_bits_is_builtin_type = T_1173_is_builtin_type;
  assign gnt_arb_io_in_0_bits_g_type = T_1173_g_type;
  assign gnt_arb_io_in_0_bits_data = T_1173_data;
  assign gnt_arb_io_in_0_bits_client_id = GEN_9;
  assign gnt_arb_io_in_1_valid = io_nasti_b_valid;
  assign gnt_arb_io_in_1_bits_addr_beat = T_1244_addr_beat;
  assign gnt_arb_io_in_1_bits_client_xact_id = T_1244_client_xact_id;
  assign gnt_arb_io_in_1_bits_manager_xact_id = T_1244_manager_xact_id;
  assign gnt_arb_io_in_1_bits_is_builtin_type = T_1244_is_builtin_type;
  assign gnt_arb_io_in_1_bits_g_type = T_1244_g_type;
  assign gnt_arb_io_in_1_bits_data = T_1244_data;
  assign gnt_arb_io_in_1_bits_client_id = GEN_10;
  assign gnt_arb_io_out_ready = io_tl_grant_ready;
  assign T_1143 = roq_io_deq_data_subblock ? 3'h4 : 3'h5;
  assign T_1145 = roq_io_deq_data_subblock ? roq_io_deq_data_addr_beat : tl_cnt_in;
  assign T_1173_addr_beat = T_1145;
  assign T_1173_client_xact_id = get_id_mapper_io_resp_in_id;
  assign T_1173_manager_xact_id = 1'h0;
  assign T_1173_is_builtin_type = 1'h1;
  assign T_1173_g_type = {{1'd0}, T_1143};
  assign T_1173_data = io_nasti_r_bits_data;
  assign T_1201 = roq_io_deq_valid == 1'h0;
  assign T_1202 = T_1201 | roq_io_deq_matches;
  assign T_1203 = T_1202 | reset;
  assign T_1205 = T_1203 == 1'h0;
  assign T_1207 = gnt_arb_io_in_0_valid == 1'h0;
  assign T_1208 = T_1207 | get_id_mapper_io_resp_matches;
  assign T_1209 = T_1208 | reset;
  assign T_1211 = T_1209 == 1'h0;
  assign T_1244_addr_beat = 3'h0;
  assign T_1244_client_xact_id = put_id_mapper_io_resp_in_id;
  assign T_1244_manager_xact_id = 1'h0;
  assign T_1244_is_builtin_type = 1'h1;
  assign T_1244_g_type = 4'h3;
  assign T_1244_data = 64'h0;
  assign T_1272 = gnt_arb_io_in_1_valid == 1'h0;
  assign T_1273 = T_1272 | put_id_mapper_io_resp_matches;
  assign T_1274 = T_1273 | reset;
  assign T_1276 = T_1274 == 1'h0;
  assign T_1278 = io_nasti_r_valid == 1'h0;
  assign T_1280 = io_nasti_r_bits_resp == 2'h0;
  assign T_1281 = T_1278 | T_1280;
  assign T_1282 = T_1281 | reset;
  assign T_1284 = T_1282 == 1'h0;
  assign T_1286 = io_nasti_b_valid == 1'h0;
  assign T_1288 = io_nasti_b_bits_resp == 2'h0;
  assign T_1289 = T_1286 | T_1288;
  assign T_1290 = T_1289 | reset;
  assign T_1292 = T_1290 == 1'h0;
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifndef verilator
      #0.002;
    `endif
  `ifdef RANDOMIZE
  GEN_11 = {1{$random}};
  tl_cnt_out = GEN_11[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_12 = {1{$random}};
  w_inflight = GEN_12[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_13 = {1{$random}};
  w_id = GEN_13[4:0];
  `endif
  `ifdef RANDOMIZE
  GEN_14 = {1{$random}};
  nasti_cnt_out = GEN_14[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_15 = {1{$random}};
  tl_cnt_in = GEN_15[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_16 = {1{$random}};
  GEN_9 = GEN_16[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_17 = {1{$random}};
  GEN_10 = GEN_17[0:0];
  `endif
  end
`endif
  always @(posedge clk) begin
    if(reset) begin
      tl_cnt_out <= 3'h0;
    end else begin
      if(T_722) begin
        tl_cnt_out <= T_728;
      end
    end
    if(reset) begin
      w_inflight <= 1'h0;
    end else begin
      if(w_inflight) begin
        if(tl_wrap_out) begin
          w_inflight <= 1'h0;
        end else begin
          if(T_1088) begin
            w_inflight <= 1'h1;
          end
        end
      end else begin
        if(T_1088) begin
          w_inflight <= 1'h1;
        end
      end
    end
    if(reset) begin
      w_id <= 5'h0;
    end else begin
      if(T_1088) begin
        w_id <= put_id_mapper_io_req_out_id;
      end
    end
    if(reset) begin
      nasti_cnt_out <= 3'h0;
    end else begin
      if(T_763) begin
        nasti_cnt_out <= T_769;
      end
    end
    if(reset) begin
      tl_cnt_in <= 3'h0;
    end else begin
      if(T_1105) begin
        tl_cnt_in <= T_1111;
      end
    end
    `ifndef SYNTHESIS
    `ifdef PRINTF_COND
      if (`PRINTF_COND) begin
    `endif
        if (T_1205) begin
          $fwrite(32'h80000002,"Assertion failed: TL -> NASTI converter ReorderQueue: NASTI tag error\n    at Nasti.scala:229 assert(!roq.io.deq.valid || roq.io.deq.matches,\n");
        end
    `ifdef PRINTF_COND
      end
    `endif
    `endif
    `ifndef SYNTHESIS
    `ifdef STOP_COND
      if (`STOP_COND) begin
    `endif
        if (T_1205) begin
          $fatal;
        end
    `ifdef STOP_COND
      end
    `endif
    `endif
    `ifndef SYNTHESIS
    `ifdef PRINTF_COND
      if (`PRINTF_COND) begin
    `endif
        if (T_1211) begin
          $fwrite(32'h80000002,"Assertion failed: TL -> NASTI ID Mapper: NASTI tag error\n    at Nasti.scala:231 assert(!gnt_arb.io.in(0).valid || get_id_mapper.io.resp.matches,\n");
        end
    `ifdef PRINTF_COND
      end
    `endif
    `endif
    `ifndef SYNTHESIS
    `ifdef STOP_COND
      if (`STOP_COND) begin
    `endif
        if (T_1211) begin
          $fatal;
        end
    `ifdef STOP_COND
      end
    `endif
    `endif
    `ifndef SYNTHESIS
    `ifdef PRINTF_COND
      if (`PRINTF_COND) begin
    `endif
        if (T_1276) begin
          $fwrite(32'h80000002,"Assertion failed: NASTI tag error\n    at Nasti.scala:243 assert(!gnt_arb.io.in(1).valid || put_id_mapper.io.resp.matches, \"NASTI tag error\")\n");
        end
    `ifdef PRINTF_COND
      end
    `endif
    `endif
    `ifndef SYNTHESIS
    `ifdef STOP_COND
      if (`STOP_COND) begin
    `endif
        if (T_1276) begin
          $fatal;
        end
    `ifdef STOP_COND
      end
    `endif
    `endif
    `ifndef SYNTHESIS
    `ifdef PRINTF_COND
      if (`PRINTF_COND) begin
    `endif
        if (T_1284) begin
          $fwrite(32'h80000002,"Assertion failed: NASTI read error\n    at Nasti.scala:245 assert(!io.nasti.r.valid || io.nasti.r.bits.resp === UInt(0), \"NASTI read error\")\n");
        end
    `ifdef PRINTF_COND
      end
    `endif
    `endif
    `ifndef SYNTHESIS
    `ifdef STOP_COND
      if (`STOP_COND) begin
    `endif
        if (T_1284) begin
          $fatal;
        end
    `ifdef STOP_COND
      end
    `endif
    `endif
    `ifndef SYNTHESIS
    `ifdef PRINTF_COND
      if (`PRINTF_COND) begin
    `endif
        if (T_1292) begin
          $fwrite(32'h80000002,"Assertion failed: NASTI write error\n    at Nasti.scala:246 assert(!io.nasti.b.valid || io.nasti.b.bits.resp === UInt(0), \"NASTI write error\")\n");
        end
    `ifdef PRINTF_COND
      end
    `endif
    `endif
    `ifndef SYNTHESIS
    `ifdef STOP_COND
      if (`STOP_COND) begin
    `endif
        if (T_1292) begin
          $fatal;
        end
    `ifdef STOP_COND
      end
    `endif
    `endif
  end
endmodule
module Queue_16(
  input   clk,
  input   reset,
  output  io_enq_ready,
  input   io_enq_valid,
  input  [31:0] io_enq_bits_addr,
  input  [7:0] io_enq_bits_len,
  input  [2:0] io_enq_bits_size,
  input  [1:0] io_enq_bits_burst,
  input   io_enq_bits_lock,
  input  [3:0] io_enq_bits_cache,
  input  [2:0] io_enq_bits_prot,
  input  [3:0] io_enq_bits_qos,
  input  [3:0] io_enq_bits_region,
  input  [4:0] io_enq_bits_id,
  input   io_enq_bits_user,
  input   io_deq_ready,
  output  io_deq_valid,
  output [31:0] io_deq_bits_addr,
  output [7:0] io_deq_bits_len,
  output [2:0] io_deq_bits_size,
  output [1:0] io_deq_bits_burst,
  output  io_deq_bits_lock,
  output [3:0] io_deq_bits_cache,
  output [2:0] io_deq_bits_prot,
  output [3:0] io_deq_bits_qos,
  output [3:0] io_deq_bits_region,
  output [4:0] io_deq_bits_id,
  output  io_deq_bits_user,
  output  io_count
);
  reg [31:0] ram_addr [0:0];
  reg [31:0] GEN_0;
  wire [31:0] ram_addr_T_144_data;
  wire  ram_addr_T_144_addr;
  wire  ram_addr_T_144_en;
  wire [31:0] ram_addr_T_125_data;
  wire  ram_addr_T_125_addr;
  wire  ram_addr_T_125_mask;
  wire  ram_addr_T_125_en;
  reg [7:0] ram_len [0:0];
  reg [31:0] GEN_1;
  wire [7:0] ram_len_T_144_data;
  wire  ram_len_T_144_addr;
  wire  ram_len_T_144_en;
  wire [7:0] ram_len_T_125_data;
  wire  ram_len_T_125_addr;
  wire  ram_len_T_125_mask;
  wire  ram_len_T_125_en;
  reg [2:0] ram_size [0:0];
  reg [31:0] GEN_2;
  wire [2:0] ram_size_T_144_data;
  wire  ram_size_T_144_addr;
  wire  ram_size_T_144_en;
  wire [2:0] ram_size_T_125_data;
  wire  ram_size_T_125_addr;
  wire  ram_size_T_125_mask;
  wire  ram_size_T_125_en;
  reg [1:0] ram_burst [0:0];
  reg [31:0] GEN_3;
  wire [1:0] ram_burst_T_144_data;
  wire  ram_burst_T_144_addr;
  wire  ram_burst_T_144_en;
  wire [1:0] ram_burst_T_125_data;
  wire  ram_burst_T_125_addr;
  wire  ram_burst_T_125_mask;
  wire  ram_burst_T_125_en;
  reg  ram_lock [0:0];
  reg [31:0] GEN_4;
  wire  ram_lock_T_144_data;
  wire  ram_lock_T_144_addr;
  wire  ram_lock_T_144_en;
  wire  ram_lock_T_125_data;
  wire  ram_lock_T_125_addr;
  wire  ram_lock_T_125_mask;
  wire  ram_lock_T_125_en;
  reg [3:0] ram_cache [0:0];
  reg [31:0] GEN_5;
  wire [3:0] ram_cache_T_144_data;
  wire  ram_cache_T_144_addr;
  wire  ram_cache_T_144_en;
  wire [3:0] ram_cache_T_125_data;
  wire  ram_cache_T_125_addr;
  wire  ram_cache_T_125_mask;
  wire  ram_cache_T_125_en;
  reg [2:0] ram_prot [0:0];
  reg [31:0] GEN_6;
  wire [2:0] ram_prot_T_144_data;
  wire  ram_prot_T_144_addr;
  wire  ram_prot_T_144_en;
  wire [2:0] ram_prot_T_125_data;
  wire  ram_prot_T_125_addr;
  wire  ram_prot_T_125_mask;
  wire  ram_prot_T_125_en;
  reg [3:0] ram_qos [0:0];
  reg [31:0] GEN_7;
  wire [3:0] ram_qos_T_144_data;
  wire  ram_qos_T_144_addr;
  wire  ram_qos_T_144_en;
  wire [3:0] ram_qos_T_125_data;
  wire  ram_qos_T_125_addr;
  wire  ram_qos_T_125_mask;
  wire  ram_qos_T_125_en;
  reg [3:0] ram_region [0:0];
  reg [31:0] GEN_8;
  wire [3:0] ram_region_T_144_data;
  wire  ram_region_T_144_addr;
  wire  ram_region_T_144_en;
  wire [3:0] ram_region_T_125_data;
  wire  ram_region_T_125_addr;
  wire  ram_region_T_125_mask;
  wire  ram_region_T_125_en;
  reg [4:0] ram_id [0:0];
  reg [31:0] GEN_9;
  wire [4:0] ram_id_T_144_data;
  wire  ram_id_T_144_addr;
  wire  ram_id_T_144_en;
  wire [4:0] ram_id_T_125_data;
  wire  ram_id_T_125_addr;
  wire  ram_id_T_125_mask;
  wire  ram_id_T_125_en;
  reg  ram_user [0:0];
  reg [31:0] GEN_10;
  wire  ram_user_T_144_data;
  wire  ram_user_T_144_addr;
  wire  ram_user_T_144_en;
  wire  ram_user_T_125_data;
  wire  ram_user_T_125_addr;
  wire  ram_user_T_125_mask;
  wire  ram_user_T_125_en;
  reg  maybe_full;
  reg [31:0] GEN_11;
  wire  T_122;
  wire  T_123;
  wire  do_enq;
  wire  T_124;
  wire  do_deq;
  wire  T_139;
  wire  GEN_25;
  wire  T_141;
  wire [1:0] T_156;
  wire  ptr_diff;
  wire [1:0] T_158;
  assign io_enq_ready = T_122;
  assign io_deq_valid = T_141;
  assign io_deq_bits_addr = ram_addr_T_144_data;
  assign io_deq_bits_len = ram_len_T_144_data;
  assign io_deq_bits_size = ram_size_T_144_data;
  assign io_deq_bits_burst = ram_burst_T_144_data;
  assign io_deq_bits_lock = ram_lock_T_144_data;
  assign io_deq_bits_cache = ram_cache_T_144_data;
  assign io_deq_bits_prot = ram_prot_T_144_data;
  assign io_deq_bits_qos = ram_qos_T_144_data;
  assign io_deq_bits_region = ram_region_T_144_data;
  assign io_deq_bits_id = ram_id_T_144_data;
  assign io_deq_bits_user = ram_user_T_144_data;
  assign io_count = T_158[0];
  assign ram_addr_T_144_addr = 1'h0;
  assign ram_addr_T_144_en = 1'h1;
  assign ram_addr_T_144_data = ram_addr[ram_addr_T_144_addr];
  assign ram_addr_T_125_data = io_enq_bits_addr;
  assign ram_addr_T_125_addr = 1'h0;
  assign ram_addr_T_125_mask = do_enq;
  assign ram_addr_T_125_en = do_enq;
  assign ram_len_T_144_addr = 1'h0;
  assign ram_len_T_144_en = 1'h1;
  assign ram_len_T_144_data = ram_len[ram_len_T_144_addr];
  assign ram_len_T_125_data = io_enq_bits_len;
  assign ram_len_T_125_addr = 1'h0;
  assign ram_len_T_125_mask = do_enq;
  assign ram_len_T_125_en = do_enq;
  assign ram_size_T_144_addr = 1'h0;
  assign ram_size_T_144_en = 1'h1;
  assign ram_size_T_144_data = ram_size[ram_size_T_144_addr];
  assign ram_size_T_125_data = io_enq_bits_size;
  assign ram_size_T_125_addr = 1'h0;
  assign ram_size_T_125_mask = do_enq;
  assign ram_size_T_125_en = do_enq;
  assign ram_burst_T_144_addr = 1'h0;
  assign ram_burst_T_144_en = 1'h1;
  assign ram_burst_T_144_data = ram_burst[ram_burst_T_144_addr];
  assign ram_burst_T_125_data = io_enq_bits_burst;
  assign ram_burst_T_125_addr = 1'h0;
  assign ram_burst_T_125_mask = do_enq;
  assign ram_burst_T_125_en = do_enq;
  assign ram_lock_T_144_addr = 1'h0;
  assign ram_lock_T_144_en = 1'h1;
  assign ram_lock_T_144_data = ram_lock[ram_lock_T_144_addr];
  assign ram_lock_T_125_data = io_enq_bits_lock;
  assign ram_lock_T_125_addr = 1'h0;
  assign ram_lock_T_125_mask = do_enq;
  assign ram_lock_T_125_en = do_enq;
  assign ram_cache_T_144_addr = 1'h0;
  assign ram_cache_T_144_en = 1'h1;
  assign ram_cache_T_144_data = ram_cache[ram_cache_T_144_addr];
  assign ram_cache_T_125_data = io_enq_bits_cache;
  assign ram_cache_T_125_addr = 1'h0;
  assign ram_cache_T_125_mask = do_enq;
  assign ram_cache_T_125_en = do_enq;
  assign ram_prot_T_144_addr = 1'h0;
  assign ram_prot_T_144_en = 1'h1;
  assign ram_prot_T_144_data = ram_prot[ram_prot_T_144_addr];
  assign ram_prot_T_125_data = io_enq_bits_prot;
  assign ram_prot_T_125_addr = 1'h0;
  assign ram_prot_T_125_mask = do_enq;
  assign ram_prot_T_125_en = do_enq;
  assign ram_qos_T_144_addr = 1'h0;
  assign ram_qos_T_144_en = 1'h1;
  assign ram_qos_T_144_data = ram_qos[ram_qos_T_144_addr];
  assign ram_qos_T_125_data = io_enq_bits_qos;
  assign ram_qos_T_125_addr = 1'h0;
  assign ram_qos_T_125_mask = do_enq;
  assign ram_qos_T_125_en = do_enq;
  assign ram_region_T_144_addr = 1'h0;
  assign ram_region_T_144_en = 1'h1;
  assign ram_region_T_144_data = ram_region[ram_region_T_144_addr];
  assign ram_region_T_125_data = io_enq_bits_region;
  assign ram_region_T_125_addr = 1'h0;
  assign ram_region_T_125_mask = do_enq;
  assign ram_region_T_125_en = do_enq;
  assign ram_id_T_144_addr = 1'h0;
  assign ram_id_T_144_en = 1'h1;
  assign ram_id_T_144_data = ram_id[ram_id_T_144_addr];
  assign ram_id_T_125_data = io_enq_bits_id;
  assign ram_id_T_125_addr = 1'h0;
  assign ram_id_T_125_mask = do_enq;
  assign ram_id_T_125_en = do_enq;
  assign ram_user_T_144_addr = 1'h0;
  assign ram_user_T_144_en = 1'h1;
  assign ram_user_T_144_data = ram_user[ram_user_T_144_addr];
  assign ram_user_T_125_data = io_enq_bits_user;
  assign ram_user_T_125_addr = 1'h0;
  assign ram_user_T_125_mask = do_enq;
  assign ram_user_T_125_en = do_enq;
  assign T_122 = maybe_full == 1'h0;
  assign T_123 = io_enq_ready & io_enq_valid;
  assign do_enq = T_123;
  assign T_124 = io_deq_ready & io_deq_valid;
  assign do_deq = T_124;
  assign T_139 = do_enq != do_deq;
  assign GEN_25 = T_139 ? do_enq : maybe_full;
  assign T_141 = T_122 == 1'h0;
  assign T_156 = 1'h0 - 1'h0;
  assign ptr_diff = T_156[0:0];
  assign T_158 = {maybe_full,ptr_diff};
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifndef verilator
      #0.002;
    `endif
  GEN_0 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 1; initvar = initvar+1)
    ram_addr[initvar] = GEN_0[31:0];
  `endif
  GEN_1 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 1; initvar = initvar+1)
    ram_len[initvar] = GEN_1[7:0];
  `endif
  GEN_2 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 1; initvar = initvar+1)
    ram_size[initvar] = GEN_2[2:0];
  `endif
  GEN_3 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 1; initvar = initvar+1)
    ram_burst[initvar] = GEN_3[1:0];
  `endif
  GEN_4 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 1; initvar = initvar+1)
    ram_lock[initvar] = GEN_4[0:0];
  `endif
  GEN_5 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 1; initvar = initvar+1)
    ram_cache[initvar] = GEN_5[3:0];
  `endif
  GEN_6 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 1; initvar = initvar+1)
    ram_prot[initvar] = GEN_6[2:0];
  `endif
  GEN_7 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 1; initvar = initvar+1)
    ram_qos[initvar] = GEN_7[3:0];
  `endif
  GEN_8 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 1; initvar = initvar+1)
    ram_region[initvar] = GEN_8[3:0];
  `endif
  GEN_9 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 1; initvar = initvar+1)
    ram_id[initvar] = GEN_9[4:0];
  `endif
  GEN_10 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 1; initvar = initvar+1)
    ram_user[initvar] = GEN_10[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_11 = {1{$random}};
  maybe_full = GEN_11[0:0];
  `endif
  end
`endif
  always @(posedge clk) begin
    if(ram_addr_T_125_en & ram_addr_T_125_mask) begin
      ram_addr[ram_addr_T_125_addr] <= ram_addr_T_125_data;
    end
    if(ram_len_T_125_en & ram_len_T_125_mask) begin
      ram_len[ram_len_T_125_addr] <= ram_len_T_125_data;
    end
    if(ram_size_T_125_en & ram_size_T_125_mask) begin
      ram_size[ram_size_T_125_addr] <= ram_size_T_125_data;
    end
    if(ram_burst_T_125_en & ram_burst_T_125_mask) begin
      ram_burst[ram_burst_T_125_addr] <= ram_burst_T_125_data;
    end
    if(ram_lock_T_125_en & ram_lock_T_125_mask) begin
      ram_lock[ram_lock_T_125_addr] <= ram_lock_T_125_data;
    end
    if(ram_cache_T_125_en & ram_cache_T_125_mask) begin
      ram_cache[ram_cache_T_125_addr] <= ram_cache_T_125_data;
    end
    if(ram_prot_T_125_en & ram_prot_T_125_mask) begin
      ram_prot[ram_prot_T_125_addr] <= ram_prot_T_125_data;
    end
    if(ram_qos_T_125_en & ram_qos_T_125_mask) begin
      ram_qos[ram_qos_T_125_addr] <= ram_qos_T_125_data;
    end
    if(ram_region_T_125_en & ram_region_T_125_mask) begin
      ram_region[ram_region_T_125_addr] <= ram_region_T_125_data;
    end
    if(ram_id_T_125_en & ram_id_T_125_mask) begin
      ram_id[ram_id_T_125_addr] <= ram_id_T_125_data;
    end
    if(ram_user_T_125_en & ram_user_T_125_mask) begin
      ram_user[ram_user_T_125_addr] <= ram_user_T_125_data;
    end
    if(reset) begin
      maybe_full <= 1'h0;
    end else begin
      if(T_139) begin
        maybe_full <= do_enq;
      end
    end
  end
endmodule
module Queue_18(
  input   clk,
  input   reset,
  output  io_enq_ready,
  input   io_enq_valid,
  input  [63:0] io_enq_bits_data,
  input   io_enq_bits_last,
  input  [4:0] io_enq_bits_id,
  input  [7:0] io_enq_bits_strb,
  input   io_enq_bits_user,
  input   io_deq_ready,
  output  io_deq_valid,
  output [63:0] io_deq_bits_data,
  output  io_deq_bits_last,
  output [4:0] io_deq_bits_id,
  output [7:0] io_deq_bits_strb,
  output  io_deq_bits_user,
  output [1:0] io_count
);
  reg [63:0] ram_data [0:1];
  reg [63:0] GEN_0;
  wire [63:0] ram_data_T_94_data;
  wire  ram_data_T_94_addr;
  wire  ram_data_T_94_en;
  wire [63:0] ram_data_T_73_data;
  wire  ram_data_T_73_addr;
  wire  ram_data_T_73_mask;
  wire  ram_data_T_73_en;
  reg  ram_last [0:1];
  reg [31:0] GEN_1;
  wire  ram_last_T_94_data;
  wire  ram_last_T_94_addr;
  wire  ram_last_T_94_en;
  wire  ram_last_T_73_data;
  wire  ram_last_T_73_addr;
  wire  ram_last_T_73_mask;
  wire  ram_last_T_73_en;
  reg [4:0] ram_id [0:1];
  reg [31:0] GEN_2;
  wire [4:0] ram_id_T_94_data;
  wire  ram_id_T_94_addr;
  wire  ram_id_T_94_en;
  wire [4:0] ram_id_T_73_data;
  wire  ram_id_T_73_addr;
  wire  ram_id_T_73_mask;
  wire  ram_id_T_73_en;
  reg [7:0] ram_strb [0:1];
  reg [31:0] GEN_3;
  wire [7:0] ram_strb_T_94_data;
  wire  ram_strb_T_94_addr;
  wire  ram_strb_T_94_en;
  wire [7:0] ram_strb_T_73_data;
  wire  ram_strb_T_73_addr;
  wire  ram_strb_T_73_mask;
  wire  ram_strb_T_73_en;
  reg  ram_user [0:1];
  reg [31:0] GEN_4;
  wire  ram_user_T_94_data;
  wire  ram_user_T_94_addr;
  wire  ram_user_T_94_en;
  wire  ram_user_T_73_data;
  wire  ram_user_T_73_addr;
  wire  ram_user_T_73_mask;
  wire  ram_user_T_73_en;
  reg  T_65;
  reg [31:0] GEN_5;
  reg  T_67;
  reg [31:0] GEN_6;
  reg  maybe_full;
  reg [31:0] GEN_7;
  wire  ptr_match;
  wire  T_70;
  wire  empty;
  wire  full;
  wire  T_71;
  wire  do_enq;
  wire  T_72;
  wire  do_deq;
  wire [1:0] T_82;
  wire  T_83;
  wire  GEN_13;
  wire [1:0] T_87;
  wire  T_88;
  wire  GEN_14;
  wire  T_89;
  wire  GEN_15;
  wire  T_91;
  wire  T_93;
  wire [1:0] T_100;
  wire  ptr_diff;
  wire  T_101;
  wire [1:0] T_102;
  assign io_enq_ready = T_93;
  assign io_deq_valid = T_91;
  assign io_deq_bits_data = ram_data_T_94_data;
  assign io_deq_bits_last = ram_last_T_94_data;
  assign io_deq_bits_id = ram_id_T_94_data;
  assign io_deq_bits_strb = ram_strb_T_94_data;
  assign io_deq_bits_user = ram_user_T_94_data;
  assign io_count = T_102;
  assign ram_data_T_94_addr = T_67;
  assign ram_data_T_94_en = 1'h1;
  assign ram_data_T_94_data = ram_data[ram_data_T_94_addr];
  assign ram_data_T_73_data = io_enq_bits_data;
  assign ram_data_T_73_addr = T_65;
  assign ram_data_T_73_mask = do_enq;
  assign ram_data_T_73_en = do_enq;
  assign ram_last_T_94_addr = T_67;
  assign ram_last_T_94_en = 1'h1;
  assign ram_last_T_94_data = ram_last[ram_last_T_94_addr];
  assign ram_last_T_73_data = io_enq_bits_last;
  assign ram_last_T_73_addr = T_65;
  assign ram_last_T_73_mask = do_enq;
  assign ram_last_T_73_en = do_enq;
  assign ram_id_T_94_addr = T_67;
  assign ram_id_T_94_en = 1'h1;
  assign ram_id_T_94_data = ram_id[ram_id_T_94_addr];
  assign ram_id_T_73_data = io_enq_bits_id;
  assign ram_id_T_73_addr = T_65;
  assign ram_id_T_73_mask = do_enq;
  assign ram_id_T_73_en = do_enq;
  assign ram_strb_T_94_addr = T_67;
  assign ram_strb_T_94_en = 1'h1;
  assign ram_strb_T_94_data = ram_strb[ram_strb_T_94_addr];
  assign ram_strb_T_73_data = io_enq_bits_strb;
  assign ram_strb_T_73_addr = T_65;
  assign ram_strb_T_73_mask = do_enq;
  assign ram_strb_T_73_en = do_enq;
  assign ram_user_T_94_addr = T_67;
  assign ram_user_T_94_en = 1'h1;
  assign ram_user_T_94_data = ram_user[ram_user_T_94_addr];
  assign ram_user_T_73_data = io_enq_bits_user;
  assign ram_user_T_73_addr = T_65;
  assign ram_user_T_73_mask = do_enq;
  assign ram_user_T_73_en = do_enq;
  assign ptr_match = T_65 == T_67;
  assign T_70 = maybe_full == 1'h0;
  assign empty = ptr_match & T_70;
  assign full = ptr_match & maybe_full;
  assign T_71 = io_enq_ready & io_enq_valid;
  assign do_enq = T_71;
  assign T_72 = io_deq_ready & io_deq_valid;
  assign do_deq = T_72;
  assign T_82 = T_65 + 1'h1;
  assign T_83 = T_82[0:0];
  assign GEN_13 = do_enq ? T_83 : T_65;
  assign T_87 = T_67 + 1'h1;
  assign T_88 = T_87[0:0];
  assign GEN_14 = do_deq ? T_88 : T_67;
  assign T_89 = do_enq != do_deq;
  assign GEN_15 = T_89 ? do_enq : maybe_full;
  assign T_91 = empty == 1'h0;
  assign T_93 = full == 1'h0;
  assign T_100 = T_65 - T_67;
  assign ptr_diff = T_100[0:0];
  assign T_101 = maybe_full & ptr_match;
  assign T_102 = {T_101,ptr_diff};
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifndef verilator
      #0.002;
    `endif
  GEN_0 = {2{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 2; initvar = initvar+1)
    ram_data[initvar] = GEN_0[63:0];
  `endif
  GEN_1 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 2; initvar = initvar+1)
    ram_last[initvar] = GEN_1[0:0];
  `endif
  GEN_2 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 2; initvar = initvar+1)
    ram_id[initvar] = GEN_2[4:0];
  `endif
  GEN_3 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 2; initvar = initvar+1)
    ram_strb[initvar] = GEN_3[7:0];
  `endif
  GEN_4 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 2; initvar = initvar+1)
    ram_user[initvar] = GEN_4[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_5 = {1{$random}};
  T_65 = GEN_5[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_6 = {1{$random}};
  T_67 = GEN_6[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_7 = {1{$random}};
  maybe_full = GEN_7[0:0];
  `endif
  end
`endif
  always @(posedge clk) begin
    if(ram_data_T_73_en & ram_data_T_73_mask) begin
      ram_data[ram_data_T_73_addr] <= ram_data_T_73_data;
    end
    if(ram_last_T_73_en & ram_last_T_73_mask) begin
      ram_last[ram_last_T_73_addr] <= ram_last_T_73_data;
    end
    if(ram_id_T_73_en & ram_id_T_73_mask) begin
      ram_id[ram_id_T_73_addr] <= ram_id_T_73_data;
    end
    if(ram_strb_T_73_en & ram_strb_T_73_mask) begin
      ram_strb[ram_strb_T_73_addr] <= ram_strb_T_73_data;
    end
    if(ram_user_T_73_en & ram_user_T_73_mask) begin
      ram_user[ram_user_T_73_addr] <= ram_user_T_73_data;
    end
    if(reset) begin
      T_65 <= 1'h0;
    end else begin
      if(do_enq) begin
        T_65 <= T_83;
      end
    end
    if(reset) begin
      T_67 <= 1'h0;
    end else begin
      if(do_deq) begin
        T_67 <= T_88;
      end
    end
    if(reset) begin
      maybe_full <= 1'h0;
    end else begin
      if(T_89) begin
        maybe_full <= do_enq;
      end
    end
  end
endmodule
module Queue_19(
  input   clk,
  input   reset,
  output  io_enq_ready,
  input   io_enq_valid,
  input  [1:0] io_enq_bits_resp,
  input  [63:0] io_enq_bits_data,
  input   io_enq_bits_last,
  input  [4:0] io_enq_bits_id,
  input   io_enq_bits_user,
  input   io_deq_ready,
  output  io_deq_valid,
  output [1:0] io_deq_bits_resp,
  output [63:0] io_deq_bits_data,
  output  io_deq_bits_last,
  output [4:0] io_deq_bits_id,
  output  io_deq_bits_user,
  output [1:0] io_count
);
  reg [1:0] ram_resp [0:1];
  reg [31:0] GEN_0;
  wire [1:0] ram_resp_T_94_data;
  wire  ram_resp_T_94_addr;
  wire  ram_resp_T_94_en;
  wire [1:0] ram_resp_T_73_data;
  wire  ram_resp_T_73_addr;
  wire  ram_resp_T_73_mask;
  wire  ram_resp_T_73_en;
  reg [63:0] ram_data [0:1];
  reg [63:0] GEN_1;
  wire [63:0] ram_data_T_94_data;
  wire  ram_data_T_94_addr;
  wire  ram_data_T_94_en;
  wire [63:0] ram_data_T_73_data;
  wire  ram_data_T_73_addr;
  wire  ram_data_T_73_mask;
  wire  ram_data_T_73_en;
  reg  ram_last [0:1];
  reg [31:0] GEN_2;
  wire  ram_last_T_94_data;
  wire  ram_last_T_94_addr;
  wire  ram_last_T_94_en;
  wire  ram_last_T_73_data;
  wire  ram_last_T_73_addr;
  wire  ram_last_T_73_mask;
  wire  ram_last_T_73_en;
  reg [4:0] ram_id [0:1];
  reg [31:0] GEN_3;
  wire [4:0] ram_id_T_94_data;
  wire  ram_id_T_94_addr;
  wire  ram_id_T_94_en;
  wire [4:0] ram_id_T_73_data;
  wire  ram_id_T_73_addr;
  wire  ram_id_T_73_mask;
  wire  ram_id_T_73_en;
  reg  ram_user [0:1];
  reg [31:0] GEN_4;
  wire  ram_user_T_94_data;
  wire  ram_user_T_94_addr;
  wire  ram_user_T_94_en;
  wire  ram_user_T_73_data;
  wire  ram_user_T_73_addr;
  wire  ram_user_T_73_mask;
  wire  ram_user_T_73_en;
  reg  T_65;
  reg [31:0] GEN_5;
  reg  T_67;
  reg [31:0] GEN_6;
  reg  maybe_full;
  reg [31:0] GEN_7;
  wire  ptr_match;
  wire  T_70;
  wire  empty;
  wire  full;
  wire  T_71;
  wire  do_enq;
  wire  T_72;
  wire  do_deq;
  wire [1:0] T_82;
  wire  T_83;
  wire  GEN_13;
  wire [1:0] T_87;
  wire  T_88;
  wire  GEN_14;
  wire  T_89;
  wire  GEN_15;
  wire  T_91;
  wire  T_93;
  wire [1:0] T_100;
  wire  ptr_diff;
  wire  T_101;
  wire [1:0] T_102;
  assign io_enq_ready = T_93;
  assign io_deq_valid = T_91;
  assign io_deq_bits_resp = ram_resp_T_94_data;
  assign io_deq_bits_data = ram_data_T_94_data;
  assign io_deq_bits_last = ram_last_T_94_data;
  assign io_deq_bits_id = ram_id_T_94_data;
  assign io_deq_bits_user = ram_user_T_94_data;
  assign io_count = T_102;
  assign ram_resp_T_94_addr = T_67;
  assign ram_resp_T_94_en = 1'h1;
  assign ram_resp_T_94_data = ram_resp[ram_resp_T_94_addr];
  assign ram_resp_T_73_data = io_enq_bits_resp;
  assign ram_resp_T_73_addr = T_65;
  assign ram_resp_T_73_mask = do_enq;
  assign ram_resp_T_73_en = do_enq;
  assign ram_data_T_94_addr = T_67;
  assign ram_data_T_94_en = 1'h1;
  assign ram_data_T_94_data = ram_data[ram_data_T_94_addr];
  assign ram_data_T_73_data = io_enq_bits_data;
  assign ram_data_T_73_addr = T_65;
  assign ram_data_T_73_mask = do_enq;
  assign ram_data_T_73_en = do_enq;
  assign ram_last_T_94_addr = T_67;
  assign ram_last_T_94_en = 1'h1;
  assign ram_last_T_94_data = ram_last[ram_last_T_94_addr];
  assign ram_last_T_73_data = io_enq_bits_last;
  assign ram_last_T_73_addr = T_65;
  assign ram_last_T_73_mask = do_enq;
  assign ram_last_T_73_en = do_enq;
  assign ram_id_T_94_addr = T_67;
  assign ram_id_T_94_en = 1'h1;
  assign ram_id_T_94_data = ram_id[ram_id_T_94_addr];
  assign ram_id_T_73_data = io_enq_bits_id;
  assign ram_id_T_73_addr = T_65;
  assign ram_id_T_73_mask = do_enq;
  assign ram_id_T_73_en = do_enq;
  assign ram_user_T_94_addr = T_67;
  assign ram_user_T_94_en = 1'h1;
  assign ram_user_T_94_data = ram_user[ram_user_T_94_addr];
  assign ram_user_T_73_data = io_enq_bits_user;
  assign ram_user_T_73_addr = T_65;
  assign ram_user_T_73_mask = do_enq;
  assign ram_user_T_73_en = do_enq;
  assign ptr_match = T_65 == T_67;
  assign T_70 = maybe_full == 1'h0;
  assign empty = ptr_match & T_70;
  assign full = ptr_match & maybe_full;
  assign T_71 = io_enq_ready & io_enq_valid;
  assign do_enq = T_71;
  assign T_72 = io_deq_ready & io_deq_valid;
  assign do_deq = T_72;
  assign T_82 = T_65 + 1'h1;
  assign T_83 = T_82[0:0];
  assign GEN_13 = do_enq ? T_83 : T_65;
  assign T_87 = T_67 + 1'h1;
  assign T_88 = T_87[0:0];
  assign GEN_14 = do_deq ? T_88 : T_67;
  assign T_89 = do_enq != do_deq;
  assign GEN_15 = T_89 ? do_enq : maybe_full;
  assign T_91 = empty == 1'h0;
  assign T_93 = full == 1'h0;
  assign T_100 = T_65 - T_67;
  assign ptr_diff = T_100[0:0];
  assign T_101 = maybe_full & ptr_match;
  assign T_102 = {T_101,ptr_diff};
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifndef verilator
      #0.002;
    `endif
  GEN_0 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 2; initvar = initvar+1)
    ram_resp[initvar] = GEN_0[1:0];
  `endif
  GEN_1 = {2{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 2; initvar = initvar+1)
    ram_data[initvar] = GEN_1[63:0];
  `endif
  GEN_2 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 2; initvar = initvar+1)
    ram_last[initvar] = GEN_2[0:0];
  `endif
  GEN_3 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 2; initvar = initvar+1)
    ram_id[initvar] = GEN_3[4:0];
  `endif
  GEN_4 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 2; initvar = initvar+1)
    ram_user[initvar] = GEN_4[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_5 = {1{$random}};
  T_65 = GEN_5[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_6 = {1{$random}};
  T_67 = GEN_6[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_7 = {1{$random}};
  maybe_full = GEN_7[0:0];
  `endif
  end
`endif
  always @(posedge clk) begin
    if(ram_resp_T_73_en & ram_resp_T_73_mask) begin
      ram_resp[ram_resp_T_73_addr] <= ram_resp_T_73_data;
    end
    if(ram_data_T_73_en & ram_data_T_73_mask) begin
      ram_data[ram_data_T_73_addr] <= ram_data_T_73_data;
    end
    if(ram_last_T_73_en & ram_last_T_73_mask) begin
      ram_last[ram_last_T_73_addr] <= ram_last_T_73_data;
    end
    if(ram_id_T_73_en & ram_id_T_73_mask) begin
      ram_id[ram_id_T_73_addr] <= ram_id_T_73_data;
    end
    if(ram_user_T_73_en & ram_user_T_73_mask) begin
      ram_user[ram_user_T_73_addr] <= ram_user_T_73_data;
    end
    if(reset) begin
      T_65 <= 1'h0;
    end else begin
      if(do_enq) begin
        T_65 <= T_83;
      end
    end
    if(reset) begin
      T_67 <= 1'h0;
    end else begin
      if(do_deq) begin
        T_67 <= T_88;
      end
    end
    if(reset) begin
      maybe_full <= 1'h0;
    end else begin
      if(T_89) begin
        maybe_full <= do_enq;
      end
    end
  end
endmodule
module Queue_20(
  input   clk,
  input   reset,
  output  io_enq_ready,
  input   io_enq_valid,
  input  [1:0] io_enq_bits_resp,
  input  [4:0] io_enq_bits_id,
  input   io_enq_bits_user,
  input   io_deq_ready,
  output  io_deq_valid,
  output [1:0] io_deq_bits_resp,
  output [4:0] io_deq_bits_id,
  output  io_deq_bits_user,
  output  io_count
);
  reg [1:0] ram_resp [0:0];
  reg [31:0] GEN_0;
  wire [1:0] ram_resp_T_64_data;
  wire  ram_resp_T_64_addr;
  wire  ram_resp_T_64_en;
  wire [1:0] ram_resp_T_53_data;
  wire  ram_resp_T_53_addr;
  wire  ram_resp_T_53_mask;
  wire  ram_resp_T_53_en;
  reg [4:0] ram_id [0:0];
  reg [31:0] GEN_1;
  wire [4:0] ram_id_T_64_data;
  wire  ram_id_T_64_addr;
  wire  ram_id_T_64_en;
  wire [4:0] ram_id_T_53_data;
  wire  ram_id_T_53_addr;
  wire  ram_id_T_53_mask;
  wire  ram_id_T_53_en;
  reg  ram_user [0:0];
  reg [31:0] GEN_2;
  wire  ram_user_T_64_data;
  wire  ram_user_T_64_addr;
  wire  ram_user_T_64_en;
  wire  ram_user_T_53_data;
  wire  ram_user_T_53_addr;
  wire  ram_user_T_53_mask;
  wire  ram_user_T_53_en;
  reg  maybe_full;
  reg [31:0] GEN_3;
  wire  T_50;
  wire  T_51;
  wire  do_enq;
  wire  T_52;
  wire  do_deq;
  wire  T_59;
  wire  GEN_9;
  wire  T_61;
  wire [1:0] T_68;
  wire  ptr_diff;
  wire [1:0] T_70;
  assign io_enq_ready = T_50;
  assign io_deq_valid = T_61;
  assign io_deq_bits_resp = ram_resp_T_64_data;
  assign io_deq_bits_id = ram_id_T_64_data;
  assign io_deq_bits_user = ram_user_T_64_data;
  assign io_count = T_70[0];
  assign ram_resp_T_64_addr = 1'h0;
  assign ram_resp_T_64_en = 1'h1;
  assign ram_resp_T_64_data = ram_resp[ram_resp_T_64_addr];
  assign ram_resp_T_53_data = io_enq_bits_resp;
  assign ram_resp_T_53_addr = 1'h0;
  assign ram_resp_T_53_mask = do_enq;
  assign ram_resp_T_53_en = do_enq;
  assign ram_id_T_64_addr = 1'h0;
  assign ram_id_T_64_en = 1'h1;
  assign ram_id_T_64_data = ram_id[ram_id_T_64_addr];
  assign ram_id_T_53_data = io_enq_bits_id;
  assign ram_id_T_53_addr = 1'h0;
  assign ram_id_T_53_mask = do_enq;
  assign ram_id_T_53_en = do_enq;
  assign ram_user_T_64_addr = 1'h0;
  assign ram_user_T_64_en = 1'h1;
  assign ram_user_T_64_data = ram_user[ram_user_T_64_addr];
  assign ram_user_T_53_data = io_enq_bits_user;
  assign ram_user_T_53_addr = 1'h0;
  assign ram_user_T_53_mask = do_enq;
  assign ram_user_T_53_en = do_enq;
  assign T_50 = maybe_full == 1'h0;
  assign T_51 = io_enq_ready & io_enq_valid;
  assign do_enq = T_51;
  assign T_52 = io_deq_ready & io_deq_valid;
  assign do_deq = T_52;
  assign T_59 = do_enq != do_deq;
  assign GEN_9 = T_59 ? do_enq : maybe_full;
  assign T_61 = T_50 == 1'h0;
  assign T_68 = 1'h0 - 1'h0;
  assign ptr_diff = T_68[0:0];
  assign T_70 = {maybe_full,ptr_diff};
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifndef verilator
      #0.002;
    `endif
  GEN_0 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 1; initvar = initvar+1)
    ram_resp[initvar] = GEN_0[1:0];
  `endif
  GEN_1 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 1; initvar = initvar+1)
    ram_id[initvar] = GEN_1[4:0];
  `endif
  GEN_2 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 1; initvar = initvar+1)
    ram_user[initvar] = GEN_2[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_3 = {1{$random}};
  maybe_full = GEN_3[0:0];
  `endif
  end
`endif
  always @(posedge clk) begin
    if(ram_resp_T_53_en & ram_resp_T_53_mask) begin
      ram_resp[ram_resp_T_53_addr] <= ram_resp_T_53_data;
    end
    if(ram_id_T_53_en & ram_id_T_53_mask) begin
      ram_id[ram_id_T_53_addr] <= ram_id_T_53_data;
    end
    if(ram_user_T_53_en & ram_user_T_53_mask) begin
      ram_user[ram_user_T_53_addr] <= ram_user_T_53_data;
    end
    if(reset) begin
      maybe_full <= 1'h0;
    end else begin
      if(T_59) begin
        maybe_full <= do_enq;
      end
    end
  end
endmodule
module OuterMemorySystem(
  input   clk,
  input   reset,
  output  io_tiles_cached_0_acquire_ready,
  input   io_tiles_cached_0_acquire_valid,
  input  [25:0] io_tiles_cached_0_acquire_bits_addr_block,
  input   io_tiles_cached_0_acquire_bits_client_xact_id,
  input  [2:0] io_tiles_cached_0_acquire_bits_addr_beat,
  input   io_tiles_cached_0_acquire_bits_is_builtin_type,
  input  [2:0] io_tiles_cached_0_acquire_bits_a_type,
  input  [11:0] io_tiles_cached_0_acquire_bits_union,
  input  [63:0] io_tiles_cached_0_acquire_bits_data,
  input   io_tiles_cached_0_probe_ready,
  output  io_tiles_cached_0_probe_valid,
  output [25:0] io_tiles_cached_0_probe_bits_addr_block,
  output [1:0] io_tiles_cached_0_probe_bits_p_type,
  output  io_tiles_cached_0_release_ready,
  input   io_tiles_cached_0_release_valid,
  input  [2:0] io_tiles_cached_0_release_bits_addr_beat,
  input  [25:0] io_tiles_cached_0_release_bits_addr_block,
  input   io_tiles_cached_0_release_bits_client_xact_id,
  input   io_tiles_cached_0_release_bits_voluntary,
  input  [2:0] io_tiles_cached_0_release_bits_r_type,
  input  [63:0] io_tiles_cached_0_release_bits_data,
  input   io_tiles_cached_0_grant_ready,
  output  io_tiles_cached_0_grant_valid,
  output [2:0] io_tiles_cached_0_grant_bits_addr_beat,
  output  io_tiles_cached_0_grant_bits_client_xact_id,
  output [3:0] io_tiles_cached_0_grant_bits_manager_xact_id,
  output  io_tiles_cached_0_grant_bits_is_builtin_type,
  output [3:0] io_tiles_cached_0_grant_bits_g_type,
  output [63:0] io_tiles_cached_0_grant_bits_data,
  output  io_tiles_cached_0_grant_bits_manager_id,
  output  io_tiles_cached_0_finish_ready,
  input   io_tiles_cached_0_finish_valid,
  input  [3:0] io_tiles_cached_0_finish_bits_manager_xact_id,
  input   io_tiles_cached_0_finish_bits_manager_id,
  output  io_tiles_uncached_0_acquire_ready,
  input   io_tiles_uncached_0_acquire_valid,
  input  [25:0] io_tiles_uncached_0_acquire_bits_addr_block,
  input   io_tiles_uncached_0_acquire_bits_client_xact_id,
  input  [2:0] io_tiles_uncached_0_acquire_bits_addr_beat,
  input   io_tiles_uncached_0_acquire_bits_is_builtin_type,
  input  [2:0] io_tiles_uncached_0_acquire_bits_a_type,
  input  [11:0] io_tiles_uncached_0_acquire_bits_union,
  input  [63:0] io_tiles_uncached_0_acquire_bits_data,
  input   io_tiles_uncached_0_grant_ready,
  output  io_tiles_uncached_0_grant_valid,
  output [2:0] io_tiles_uncached_0_grant_bits_addr_beat,
  output  io_tiles_uncached_0_grant_bits_client_xact_id,
  output [3:0] io_tiles_uncached_0_grant_bits_manager_xact_id,
  output  io_tiles_uncached_0_grant_bits_is_builtin_type,
  output [3:0] io_tiles_uncached_0_grant_bits_g_type,
  output [63:0] io_tiles_uncached_0_grant_bits_data,
  input   io_incoherent_0,
  input   io_mem_axi_0_aw_ready,
  output  io_mem_axi_0_aw_valid,
  output [31:0] io_mem_axi_0_aw_bits_addr,
  output [7:0] io_mem_axi_0_aw_bits_len,
  output [2:0] io_mem_axi_0_aw_bits_size,
  output [1:0] io_mem_axi_0_aw_bits_burst,
  output  io_mem_axi_0_aw_bits_lock,
  output [3:0] io_mem_axi_0_aw_bits_cache,
  output [2:0] io_mem_axi_0_aw_bits_prot,
  output [3:0] io_mem_axi_0_aw_bits_qos,
  output [3:0] io_mem_axi_0_aw_bits_region,
  output [4:0] io_mem_axi_0_aw_bits_id,
  output  io_mem_axi_0_aw_bits_user,
  input   io_mem_axi_0_w_ready,
  output  io_mem_axi_0_w_valid,
  output [63:0] io_mem_axi_0_w_bits_data,
  output  io_mem_axi_0_w_bits_last,
  output [4:0] io_mem_axi_0_w_bits_id,
  output [7:0] io_mem_axi_0_w_bits_strb,
  output  io_mem_axi_0_w_bits_user,
  output  io_mem_axi_0_b_ready,
  input   io_mem_axi_0_b_valid,
  input  [1:0] io_mem_axi_0_b_bits_resp,
  input  [4:0] io_mem_axi_0_b_bits_id,
  input   io_mem_axi_0_b_bits_user,
  input   io_mem_axi_0_ar_ready,
  output  io_mem_axi_0_ar_valid,
  output [31:0] io_mem_axi_0_ar_bits_addr,
  output [7:0] io_mem_axi_0_ar_bits_len,
  output [2:0] io_mem_axi_0_ar_bits_size,
  output [1:0] io_mem_axi_0_ar_bits_burst,
  output  io_mem_axi_0_ar_bits_lock,
  output [3:0] io_mem_axi_0_ar_bits_cache,
  output [2:0] io_mem_axi_0_ar_bits_prot,
  output [3:0] io_mem_axi_0_ar_bits_qos,
  output [3:0] io_mem_axi_0_ar_bits_region,
  output [4:0] io_mem_axi_0_ar_bits_id,
  output  io_mem_axi_0_ar_bits_user,
  output  io_mem_axi_0_r_ready,
  input   io_mem_axi_0_r_valid,
  input  [1:0] io_mem_axi_0_r_bits_resp,
  input  [63:0] io_mem_axi_0_r_bits_data,
  input   io_mem_axi_0_r_bits_last,
  input  [4:0] io_mem_axi_0_r_bits_id,
  input   io_mem_axi_0_r_bits_user,
  input   io_mmio_acquire_ready,
  output  io_mmio_acquire_valid,
  output [25:0] io_mmio_acquire_bits_addr_block,
  output [1:0] io_mmio_acquire_bits_client_xact_id,
  output [2:0] io_mmio_acquire_bits_addr_beat,
  output  io_mmio_acquire_bits_is_builtin_type,
  output [2:0] io_mmio_acquire_bits_a_type,
  output [11:0] io_mmio_acquire_bits_union,
  output [63:0] io_mmio_acquire_bits_data,
  output  io_mmio_grant_ready,
  input   io_mmio_grant_valid,
  input  [2:0] io_mmio_grant_bits_addr_beat,
  input  [1:0] io_mmio_grant_bits_client_xact_id,
  input   io_mmio_grant_bits_manager_xact_id,
  input   io_mmio_grant_bits_is_builtin_type,
  input  [3:0] io_mmio_grant_bits_g_type,
  input  [63:0] io_mmio_grant_bits_data
);
  wire  l1tol2net_clk;
  wire  l1tol2net_reset;
  wire  l1tol2net_io_clients_cached_0_acquire_ready;
  wire  l1tol2net_io_clients_cached_0_acquire_valid;
  wire [25:0] l1tol2net_io_clients_cached_0_acquire_bits_addr_block;
  wire  l1tol2net_io_clients_cached_0_acquire_bits_client_xact_id;
  wire [2:0] l1tol2net_io_clients_cached_0_acquire_bits_addr_beat;
  wire  l1tol2net_io_clients_cached_0_acquire_bits_is_builtin_type;
  wire [2:0] l1tol2net_io_clients_cached_0_acquire_bits_a_type;
  wire [11:0] l1tol2net_io_clients_cached_0_acquire_bits_union;
  wire [63:0] l1tol2net_io_clients_cached_0_acquire_bits_data;
  wire  l1tol2net_io_clients_cached_0_probe_ready;
  wire  l1tol2net_io_clients_cached_0_probe_valid;
  wire [25:0] l1tol2net_io_clients_cached_0_probe_bits_addr_block;
  wire [1:0] l1tol2net_io_clients_cached_0_probe_bits_p_type;
  wire  l1tol2net_io_clients_cached_0_release_ready;
  wire  l1tol2net_io_clients_cached_0_release_valid;
  wire [2:0] l1tol2net_io_clients_cached_0_release_bits_addr_beat;
  wire [25:0] l1tol2net_io_clients_cached_0_release_bits_addr_block;
  wire  l1tol2net_io_clients_cached_0_release_bits_client_xact_id;
  wire  l1tol2net_io_clients_cached_0_release_bits_voluntary;
  wire [2:0] l1tol2net_io_clients_cached_0_release_bits_r_type;
  wire [63:0] l1tol2net_io_clients_cached_0_release_bits_data;
  wire  l1tol2net_io_clients_cached_0_grant_ready;
  wire  l1tol2net_io_clients_cached_0_grant_valid;
  wire [2:0] l1tol2net_io_clients_cached_0_grant_bits_addr_beat;
  wire  l1tol2net_io_clients_cached_0_grant_bits_client_xact_id;
  wire [3:0] l1tol2net_io_clients_cached_0_grant_bits_manager_xact_id;
  wire  l1tol2net_io_clients_cached_0_grant_bits_is_builtin_type;
  wire [3:0] l1tol2net_io_clients_cached_0_grant_bits_g_type;
  wire [63:0] l1tol2net_io_clients_cached_0_grant_bits_data;
  wire  l1tol2net_io_clients_cached_0_grant_bits_manager_id;
  wire  l1tol2net_io_clients_cached_0_finish_ready;
  wire  l1tol2net_io_clients_cached_0_finish_valid;
  wire [3:0] l1tol2net_io_clients_cached_0_finish_bits_manager_xact_id;
  wire  l1tol2net_io_clients_cached_0_finish_bits_manager_id;
  wire  l1tol2net_io_clients_uncached_0_acquire_ready;
  wire  l1tol2net_io_clients_uncached_0_acquire_valid;
  wire [25:0] l1tol2net_io_clients_uncached_0_acquire_bits_addr_block;
  wire  l1tol2net_io_clients_uncached_0_acquire_bits_client_xact_id;
  wire [2:0] l1tol2net_io_clients_uncached_0_acquire_bits_addr_beat;
  wire  l1tol2net_io_clients_uncached_0_acquire_bits_is_builtin_type;
  wire [2:0] l1tol2net_io_clients_uncached_0_acquire_bits_a_type;
  wire [11:0] l1tol2net_io_clients_uncached_0_acquire_bits_union;
  wire [63:0] l1tol2net_io_clients_uncached_0_acquire_bits_data;
  wire  l1tol2net_io_clients_uncached_0_grant_ready;
  wire  l1tol2net_io_clients_uncached_0_grant_valid;
  wire [2:0] l1tol2net_io_clients_uncached_0_grant_bits_addr_beat;
  wire  l1tol2net_io_clients_uncached_0_grant_bits_client_xact_id;
  wire [3:0] l1tol2net_io_clients_uncached_0_grant_bits_manager_xact_id;
  wire  l1tol2net_io_clients_uncached_0_grant_bits_is_builtin_type;
  wire [3:0] l1tol2net_io_clients_uncached_0_grant_bits_g_type;
  wire [63:0] l1tol2net_io_clients_uncached_0_grant_bits_data;
  wire  l1tol2net_io_managers_0_acquire_ready;
  wire  l1tol2net_io_managers_0_acquire_valid;
  wire [25:0] l1tol2net_io_managers_0_acquire_bits_addr_block;
  wire  l1tol2net_io_managers_0_acquire_bits_client_xact_id;
  wire [2:0] l1tol2net_io_managers_0_acquire_bits_addr_beat;
  wire  l1tol2net_io_managers_0_acquire_bits_is_builtin_type;
  wire [2:0] l1tol2net_io_managers_0_acquire_bits_a_type;
  wire [11:0] l1tol2net_io_managers_0_acquire_bits_union;
  wire [63:0] l1tol2net_io_managers_0_acquire_bits_data;
  wire  l1tol2net_io_managers_0_acquire_bits_client_id;
  wire  l1tol2net_io_managers_0_grant_ready;
  wire  l1tol2net_io_managers_0_grant_valid;
  wire [2:0] l1tol2net_io_managers_0_grant_bits_addr_beat;
  wire  l1tol2net_io_managers_0_grant_bits_client_xact_id;
  wire [3:0] l1tol2net_io_managers_0_grant_bits_manager_xact_id;
  wire  l1tol2net_io_managers_0_grant_bits_is_builtin_type;
  wire [3:0] l1tol2net_io_managers_0_grant_bits_g_type;
  wire [63:0] l1tol2net_io_managers_0_grant_bits_data;
  wire  l1tol2net_io_managers_0_grant_bits_client_id;
  wire  l1tol2net_io_managers_0_finish_ready;
  wire  l1tol2net_io_managers_0_finish_valid;
  wire [3:0] l1tol2net_io_managers_0_finish_bits_manager_xact_id;
  wire  l1tol2net_io_managers_0_probe_ready;
  wire  l1tol2net_io_managers_0_probe_valid;
  wire [25:0] l1tol2net_io_managers_0_probe_bits_addr_block;
  wire [1:0] l1tol2net_io_managers_0_probe_bits_p_type;
  wire  l1tol2net_io_managers_0_probe_bits_client_id;
  wire  l1tol2net_io_managers_0_release_ready;
  wire  l1tol2net_io_managers_0_release_valid;
  wire [2:0] l1tol2net_io_managers_0_release_bits_addr_beat;
  wire [25:0] l1tol2net_io_managers_0_release_bits_addr_block;
  wire  l1tol2net_io_managers_0_release_bits_client_xact_id;
  wire  l1tol2net_io_managers_0_release_bits_voluntary;
  wire [2:0] l1tol2net_io_managers_0_release_bits_r_type;
  wire [63:0] l1tol2net_io_managers_0_release_bits_data;
  wire  l1tol2net_io_managers_0_release_bits_client_id;
  wire  l1tol2net_io_managers_1_acquire_ready;
  wire  l1tol2net_io_managers_1_acquire_valid;
  wire [25:0] l1tol2net_io_managers_1_acquire_bits_addr_block;
  wire  l1tol2net_io_managers_1_acquire_bits_client_xact_id;
  wire [2:0] l1tol2net_io_managers_1_acquire_bits_addr_beat;
  wire  l1tol2net_io_managers_1_acquire_bits_is_builtin_type;
  wire [2:0] l1tol2net_io_managers_1_acquire_bits_a_type;
  wire [11:0] l1tol2net_io_managers_1_acquire_bits_union;
  wire [63:0] l1tol2net_io_managers_1_acquire_bits_data;
  wire  l1tol2net_io_managers_1_acquire_bits_client_id;
  wire  l1tol2net_io_managers_1_grant_ready;
  wire  l1tol2net_io_managers_1_grant_valid;
  wire [2:0] l1tol2net_io_managers_1_grant_bits_addr_beat;
  wire  l1tol2net_io_managers_1_grant_bits_client_xact_id;
  wire [3:0] l1tol2net_io_managers_1_grant_bits_manager_xact_id;
  wire  l1tol2net_io_managers_1_grant_bits_is_builtin_type;
  wire [3:0] l1tol2net_io_managers_1_grant_bits_g_type;
  wire [63:0] l1tol2net_io_managers_1_grant_bits_data;
  wire  l1tol2net_io_managers_1_grant_bits_client_id;
  wire  l1tol2net_io_managers_1_finish_ready;
  wire  l1tol2net_io_managers_1_finish_valid;
  wire [3:0] l1tol2net_io_managers_1_finish_bits_manager_xact_id;
  wire  l1tol2net_io_managers_1_probe_ready;
  wire  l1tol2net_io_managers_1_probe_valid;
  wire [25:0] l1tol2net_io_managers_1_probe_bits_addr_block;
  wire [1:0] l1tol2net_io_managers_1_probe_bits_p_type;
  wire  l1tol2net_io_managers_1_probe_bits_client_id;
  wire  l1tol2net_io_managers_1_release_ready;
  wire  l1tol2net_io_managers_1_release_valid;
  wire [2:0] l1tol2net_io_managers_1_release_bits_addr_beat;
  wire [25:0] l1tol2net_io_managers_1_release_bits_addr_block;
  wire  l1tol2net_io_managers_1_release_bits_client_xact_id;
  wire  l1tol2net_io_managers_1_release_bits_voluntary;
  wire [2:0] l1tol2net_io_managers_1_release_bits_r_type;
  wire [63:0] l1tol2net_io_managers_1_release_bits_data;
  wire  l1tol2net_io_managers_1_release_bits_client_id;
  wire  L2BroadcastHub_1_clk;
  wire  L2BroadcastHub_1_reset;
  wire  L2BroadcastHub_1_io_inner_acquire_ready;
  wire  L2BroadcastHub_1_io_inner_acquire_valid;
  wire [25:0] L2BroadcastHub_1_io_inner_acquire_bits_addr_block;
  wire  L2BroadcastHub_1_io_inner_acquire_bits_client_xact_id;
  wire [2:0] L2BroadcastHub_1_io_inner_acquire_bits_addr_beat;
  wire  L2BroadcastHub_1_io_inner_acquire_bits_is_builtin_type;
  wire [2:0] L2BroadcastHub_1_io_inner_acquire_bits_a_type;
  wire [11:0] L2BroadcastHub_1_io_inner_acquire_bits_union;
  wire [63:0] L2BroadcastHub_1_io_inner_acquire_bits_data;
  wire  L2BroadcastHub_1_io_inner_acquire_bits_client_id;
  wire  L2BroadcastHub_1_io_inner_grant_ready;
  wire  L2BroadcastHub_1_io_inner_grant_valid;
  wire [2:0] L2BroadcastHub_1_io_inner_grant_bits_addr_beat;
  wire  L2BroadcastHub_1_io_inner_grant_bits_client_xact_id;
  wire [3:0] L2BroadcastHub_1_io_inner_grant_bits_manager_xact_id;
  wire  L2BroadcastHub_1_io_inner_grant_bits_is_builtin_type;
  wire [3:0] L2BroadcastHub_1_io_inner_grant_bits_g_type;
  wire [63:0] L2BroadcastHub_1_io_inner_grant_bits_data;
  wire  L2BroadcastHub_1_io_inner_grant_bits_client_id;
  wire  L2BroadcastHub_1_io_inner_finish_ready;
  wire  L2BroadcastHub_1_io_inner_finish_valid;
  wire [3:0] L2BroadcastHub_1_io_inner_finish_bits_manager_xact_id;
  wire  L2BroadcastHub_1_io_inner_probe_ready;
  wire  L2BroadcastHub_1_io_inner_probe_valid;
  wire [25:0] L2BroadcastHub_1_io_inner_probe_bits_addr_block;
  wire [1:0] L2BroadcastHub_1_io_inner_probe_bits_p_type;
  wire  L2BroadcastHub_1_io_inner_probe_bits_client_id;
  wire  L2BroadcastHub_1_io_inner_release_ready;
  wire  L2BroadcastHub_1_io_inner_release_valid;
  wire [2:0] L2BroadcastHub_1_io_inner_release_bits_addr_beat;
  wire [25:0] L2BroadcastHub_1_io_inner_release_bits_addr_block;
  wire  L2BroadcastHub_1_io_inner_release_bits_client_xact_id;
  wire  L2BroadcastHub_1_io_inner_release_bits_voluntary;
  wire [2:0] L2BroadcastHub_1_io_inner_release_bits_r_type;
  wire [63:0] L2BroadcastHub_1_io_inner_release_bits_data;
  wire  L2BroadcastHub_1_io_inner_release_bits_client_id;
  wire  L2BroadcastHub_1_io_incoherent_0;
  wire  L2BroadcastHub_1_io_outer_acquire_ready;
  wire  L2BroadcastHub_1_io_outer_acquire_valid;
  wire [25:0] L2BroadcastHub_1_io_outer_acquire_bits_addr_block;
  wire [3:0] L2BroadcastHub_1_io_outer_acquire_bits_client_xact_id;
  wire [2:0] L2BroadcastHub_1_io_outer_acquire_bits_addr_beat;
  wire  L2BroadcastHub_1_io_outer_acquire_bits_is_builtin_type;
  wire [2:0] L2BroadcastHub_1_io_outer_acquire_bits_a_type;
  wire [11:0] L2BroadcastHub_1_io_outer_acquire_bits_union;
  wire [63:0] L2BroadcastHub_1_io_outer_acquire_bits_data;
  wire  L2BroadcastHub_1_io_outer_probe_ready;
  wire  L2BroadcastHub_1_io_outer_probe_valid;
  wire [25:0] L2BroadcastHub_1_io_outer_probe_bits_addr_block;
  wire [1:0] L2BroadcastHub_1_io_outer_probe_bits_p_type;
  wire  L2BroadcastHub_1_io_outer_release_ready;
  wire  L2BroadcastHub_1_io_outer_release_valid;
  wire [2:0] L2BroadcastHub_1_io_outer_release_bits_addr_beat;
  wire [25:0] L2BroadcastHub_1_io_outer_release_bits_addr_block;
  wire [3:0] L2BroadcastHub_1_io_outer_release_bits_client_xact_id;
  wire  L2BroadcastHub_1_io_outer_release_bits_voluntary;
  wire [2:0] L2BroadcastHub_1_io_outer_release_bits_r_type;
  wire [63:0] L2BroadcastHub_1_io_outer_release_bits_data;
  wire  L2BroadcastHub_1_io_outer_grant_ready;
  wire  L2BroadcastHub_1_io_outer_grant_valid;
  wire [2:0] L2BroadcastHub_1_io_outer_grant_bits_addr_beat;
  wire [3:0] L2BroadcastHub_1_io_outer_grant_bits_client_xact_id;
  wire  L2BroadcastHub_1_io_outer_grant_bits_manager_xact_id;
  wire  L2BroadcastHub_1_io_outer_grant_bits_is_builtin_type;
  wire [3:0] L2BroadcastHub_1_io_outer_grant_bits_g_type;
  wire [63:0] L2BroadcastHub_1_io_outer_grant_bits_data;
  wire  L2BroadcastHub_1_io_outer_grant_bits_manager_id;
  wire  L2BroadcastHub_1_io_outer_finish_ready;
  wire  L2BroadcastHub_1_io_outer_finish_valid;
  wire  L2BroadcastHub_1_io_outer_finish_bits_manager_xact_id;
  wire  L2BroadcastHub_1_io_outer_finish_bits_manager_id;
  wire  mmioManager_clk;
  wire  mmioManager_reset;
  wire  mmioManager_io_inner_acquire_ready;
  wire  mmioManager_io_inner_acquire_valid;
  wire [25:0] mmioManager_io_inner_acquire_bits_addr_block;
  wire  mmioManager_io_inner_acquire_bits_client_xact_id;
  wire [2:0] mmioManager_io_inner_acquire_bits_addr_beat;
  wire  mmioManager_io_inner_acquire_bits_is_builtin_type;
  wire [2:0] mmioManager_io_inner_acquire_bits_a_type;
  wire [11:0] mmioManager_io_inner_acquire_bits_union;
  wire [63:0] mmioManager_io_inner_acquire_bits_data;
  wire  mmioManager_io_inner_acquire_bits_client_id;
  wire  mmioManager_io_inner_grant_ready;
  wire  mmioManager_io_inner_grant_valid;
  wire [2:0] mmioManager_io_inner_grant_bits_addr_beat;
  wire  mmioManager_io_inner_grant_bits_client_xact_id;
  wire [3:0] mmioManager_io_inner_grant_bits_manager_xact_id;
  wire  mmioManager_io_inner_grant_bits_is_builtin_type;
  wire [3:0] mmioManager_io_inner_grant_bits_g_type;
  wire [63:0] mmioManager_io_inner_grant_bits_data;
  wire  mmioManager_io_inner_grant_bits_client_id;
  wire  mmioManager_io_inner_finish_ready;
  wire  mmioManager_io_inner_finish_valid;
  wire [3:0] mmioManager_io_inner_finish_bits_manager_xact_id;
  wire  mmioManager_io_inner_probe_ready;
  wire  mmioManager_io_inner_probe_valid;
  wire [25:0] mmioManager_io_inner_probe_bits_addr_block;
  wire [1:0] mmioManager_io_inner_probe_bits_p_type;
  wire  mmioManager_io_inner_probe_bits_client_id;
  wire  mmioManager_io_inner_release_ready;
  wire  mmioManager_io_inner_release_valid;
  wire [2:0] mmioManager_io_inner_release_bits_addr_beat;
  wire [25:0] mmioManager_io_inner_release_bits_addr_block;
  wire  mmioManager_io_inner_release_bits_client_xact_id;
  wire  mmioManager_io_inner_release_bits_voluntary;
  wire [2:0] mmioManager_io_inner_release_bits_r_type;
  wire [63:0] mmioManager_io_inner_release_bits_data;
  wire  mmioManager_io_inner_release_bits_client_id;
  wire  mmioManager_io_incoherent_0;
  wire  mmioManager_io_outer_acquire_ready;
  wire  mmioManager_io_outer_acquire_valid;
  wire [25:0] mmioManager_io_outer_acquire_bits_addr_block;
  wire [1:0] mmioManager_io_outer_acquire_bits_client_xact_id;
  wire [2:0] mmioManager_io_outer_acquire_bits_addr_beat;
  wire  mmioManager_io_outer_acquire_bits_is_builtin_type;
  wire [2:0] mmioManager_io_outer_acquire_bits_a_type;
  wire [11:0] mmioManager_io_outer_acquire_bits_union;
  wire [63:0] mmioManager_io_outer_acquire_bits_data;
  wire  mmioManager_io_outer_grant_ready;
  wire  mmioManager_io_outer_grant_valid;
  wire [2:0] mmioManager_io_outer_grant_bits_addr_beat;
  wire [1:0] mmioManager_io_outer_grant_bits_client_xact_id;
  wire  mmioManager_io_outer_grant_bits_manager_xact_id;
  wire  mmioManager_io_outer_grant_bits_is_builtin_type;
  wire [3:0] mmioManager_io_outer_grant_bits_g_type;
  wire [63:0] mmioManager_io_outer_grant_bits_data;
  wire  mem_ic_clk;
  wire  mem_ic_reset;
  wire  mem_ic_io_in_0_acquire_ready;
  wire  mem_ic_io_in_0_acquire_valid;
  wire [25:0] mem_ic_io_in_0_acquire_bits_addr_block;
  wire [3:0] mem_ic_io_in_0_acquire_bits_client_xact_id;
  wire [2:0] mem_ic_io_in_0_acquire_bits_addr_beat;
  wire  mem_ic_io_in_0_acquire_bits_is_builtin_type;
  wire [2:0] mem_ic_io_in_0_acquire_bits_a_type;
  wire [11:0] mem_ic_io_in_0_acquire_bits_union;
  wire [63:0] mem_ic_io_in_0_acquire_bits_data;
  wire  mem_ic_io_in_0_grant_ready;
  wire  mem_ic_io_in_0_grant_valid;
  wire [2:0] mem_ic_io_in_0_grant_bits_addr_beat;
  wire [3:0] mem_ic_io_in_0_grant_bits_client_xact_id;
  wire  mem_ic_io_in_0_grant_bits_manager_xact_id;
  wire  mem_ic_io_in_0_grant_bits_is_builtin_type;
  wire [3:0] mem_ic_io_in_0_grant_bits_g_type;
  wire [63:0] mem_ic_io_in_0_grant_bits_data;
  wire  mem_ic_io_out_0_acquire_ready;
  wire  mem_ic_io_out_0_acquire_valid;
  wire [25:0] mem_ic_io_out_0_acquire_bits_addr_block;
  wire [3:0] mem_ic_io_out_0_acquire_bits_client_xact_id;
  wire [2:0] mem_ic_io_out_0_acquire_bits_addr_beat;
  wire  mem_ic_io_out_0_acquire_bits_is_builtin_type;
  wire [2:0] mem_ic_io_out_0_acquire_bits_a_type;
  wire [11:0] mem_ic_io_out_0_acquire_bits_union;
  wire [63:0] mem_ic_io_out_0_acquire_bits_data;
  wire  mem_ic_io_out_0_grant_ready;
  wire  mem_ic_io_out_0_grant_valid;
  wire [2:0] mem_ic_io_out_0_grant_bits_addr_beat;
  wire [3:0] mem_ic_io_out_0_grant_bits_client_xact_id;
  wire  mem_ic_io_out_0_grant_bits_manager_xact_id;
  wire  mem_ic_io_out_0_grant_bits_is_builtin_type;
  wire [3:0] mem_ic_io_out_0_grant_bits_g_type;
  wire [63:0] mem_ic_io_out_0_grant_bits_data;
  wire  ClientTileLinkIOUnwrapper_1_clk;
  wire  ClientTileLinkIOUnwrapper_1_reset;
  wire  ClientTileLinkIOUnwrapper_1_io_in_acquire_ready;
  wire  ClientTileLinkIOUnwrapper_1_io_in_acquire_valid;
  wire [25:0] ClientTileLinkIOUnwrapper_1_io_in_acquire_bits_addr_block;
  wire [3:0] ClientTileLinkIOUnwrapper_1_io_in_acquire_bits_client_xact_id;
  wire [2:0] ClientTileLinkIOUnwrapper_1_io_in_acquire_bits_addr_beat;
  wire  ClientTileLinkIOUnwrapper_1_io_in_acquire_bits_is_builtin_type;
  wire [2:0] ClientTileLinkIOUnwrapper_1_io_in_acquire_bits_a_type;
  wire [11:0] ClientTileLinkIOUnwrapper_1_io_in_acquire_bits_union;
  wire [63:0] ClientTileLinkIOUnwrapper_1_io_in_acquire_bits_data;
  wire  ClientTileLinkIOUnwrapper_1_io_in_probe_ready;
  wire  ClientTileLinkIOUnwrapper_1_io_in_probe_valid;
  wire [25:0] ClientTileLinkIOUnwrapper_1_io_in_probe_bits_addr_block;
  wire [1:0] ClientTileLinkIOUnwrapper_1_io_in_probe_bits_p_type;
  wire  ClientTileLinkIOUnwrapper_1_io_in_release_ready;
  wire  ClientTileLinkIOUnwrapper_1_io_in_release_valid;
  wire [2:0] ClientTileLinkIOUnwrapper_1_io_in_release_bits_addr_beat;
  wire [25:0] ClientTileLinkIOUnwrapper_1_io_in_release_bits_addr_block;
  wire [3:0] ClientTileLinkIOUnwrapper_1_io_in_release_bits_client_xact_id;
  wire  ClientTileLinkIOUnwrapper_1_io_in_release_bits_voluntary;
  wire [2:0] ClientTileLinkIOUnwrapper_1_io_in_release_bits_r_type;
  wire [63:0] ClientTileLinkIOUnwrapper_1_io_in_release_bits_data;
  wire  ClientTileLinkIOUnwrapper_1_io_in_grant_ready;
  wire  ClientTileLinkIOUnwrapper_1_io_in_grant_valid;
  wire [2:0] ClientTileLinkIOUnwrapper_1_io_in_grant_bits_addr_beat;
  wire [3:0] ClientTileLinkIOUnwrapper_1_io_in_grant_bits_client_xact_id;
  wire  ClientTileLinkIOUnwrapper_1_io_in_grant_bits_manager_xact_id;
  wire  ClientTileLinkIOUnwrapper_1_io_in_grant_bits_is_builtin_type;
  wire [3:0] ClientTileLinkIOUnwrapper_1_io_in_grant_bits_g_type;
  wire [63:0] ClientTileLinkIOUnwrapper_1_io_in_grant_bits_data;
  wire  ClientTileLinkIOUnwrapper_1_io_in_grant_bits_manager_id;
  wire  ClientTileLinkIOUnwrapper_1_io_in_finish_ready;
  wire  ClientTileLinkIOUnwrapper_1_io_in_finish_valid;
  wire  ClientTileLinkIOUnwrapper_1_io_in_finish_bits_manager_xact_id;
  wire  ClientTileLinkIOUnwrapper_1_io_in_finish_bits_manager_id;
  wire  ClientTileLinkIOUnwrapper_1_io_out_acquire_ready;
  wire  ClientTileLinkIOUnwrapper_1_io_out_acquire_valid;
  wire [25:0] ClientTileLinkIOUnwrapper_1_io_out_acquire_bits_addr_block;
  wire [3:0] ClientTileLinkIOUnwrapper_1_io_out_acquire_bits_client_xact_id;
  wire [2:0] ClientTileLinkIOUnwrapper_1_io_out_acquire_bits_addr_beat;
  wire  ClientTileLinkIOUnwrapper_1_io_out_acquire_bits_is_builtin_type;
  wire [2:0] ClientTileLinkIOUnwrapper_1_io_out_acquire_bits_a_type;
  wire [11:0] ClientTileLinkIOUnwrapper_1_io_out_acquire_bits_union;
  wire [63:0] ClientTileLinkIOUnwrapper_1_io_out_acquire_bits_data;
  wire  ClientTileLinkIOUnwrapper_1_io_out_grant_ready;
  wire  ClientTileLinkIOUnwrapper_1_io_out_grant_valid;
  wire [2:0] ClientTileLinkIOUnwrapper_1_io_out_grant_bits_addr_beat;
  wire [3:0] ClientTileLinkIOUnwrapper_1_io_out_grant_bits_client_xact_id;
  wire  ClientTileLinkIOUnwrapper_1_io_out_grant_bits_manager_xact_id;
  wire  ClientTileLinkIOUnwrapper_1_io_out_grant_bits_is_builtin_type;
  wire [3:0] ClientTileLinkIOUnwrapper_1_io_out_grant_bits_g_type;
  wire [63:0] ClientTileLinkIOUnwrapper_1_io_out_grant_bits_data;
  wire  ClientTileLinkEnqueuer_1_clk;
  wire  ClientTileLinkEnqueuer_1_reset;
  wire  ClientTileLinkEnqueuer_1_io_inner_acquire_ready;
  wire  ClientTileLinkEnqueuer_1_io_inner_acquire_valid;
  wire [25:0] ClientTileLinkEnqueuer_1_io_inner_acquire_bits_addr_block;
  wire [3:0] ClientTileLinkEnqueuer_1_io_inner_acquire_bits_client_xact_id;
  wire [2:0] ClientTileLinkEnqueuer_1_io_inner_acquire_bits_addr_beat;
  wire  ClientTileLinkEnqueuer_1_io_inner_acquire_bits_is_builtin_type;
  wire [2:0] ClientTileLinkEnqueuer_1_io_inner_acquire_bits_a_type;
  wire [11:0] ClientTileLinkEnqueuer_1_io_inner_acquire_bits_union;
  wire [63:0] ClientTileLinkEnqueuer_1_io_inner_acquire_bits_data;
  wire  ClientTileLinkEnqueuer_1_io_inner_probe_ready;
  wire  ClientTileLinkEnqueuer_1_io_inner_probe_valid;
  wire [25:0] ClientTileLinkEnqueuer_1_io_inner_probe_bits_addr_block;
  wire [1:0] ClientTileLinkEnqueuer_1_io_inner_probe_bits_p_type;
  wire  ClientTileLinkEnqueuer_1_io_inner_release_ready;
  wire  ClientTileLinkEnqueuer_1_io_inner_release_valid;
  wire [2:0] ClientTileLinkEnqueuer_1_io_inner_release_bits_addr_beat;
  wire [25:0] ClientTileLinkEnqueuer_1_io_inner_release_bits_addr_block;
  wire [3:0] ClientTileLinkEnqueuer_1_io_inner_release_bits_client_xact_id;
  wire  ClientTileLinkEnqueuer_1_io_inner_release_bits_voluntary;
  wire [2:0] ClientTileLinkEnqueuer_1_io_inner_release_bits_r_type;
  wire [63:0] ClientTileLinkEnqueuer_1_io_inner_release_bits_data;
  wire  ClientTileLinkEnqueuer_1_io_inner_grant_ready;
  wire  ClientTileLinkEnqueuer_1_io_inner_grant_valid;
  wire [2:0] ClientTileLinkEnqueuer_1_io_inner_grant_bits_addr_beat;
  wire [3:0] ClientTileLinkEnqueuer_1_io_inner_grant_bits_client_xact_id;
  wire  ClientTileLinkEnqueuer_1_io_inner_grant_bits_manager_xact_id;
  wire  ClientTileLinkEnqueuer_1_io_inner_grant_bits_is_builtin_type;
  wire [3:0] ClientTileLinkEnqueuer_1_io_inner_grant_bits_g_type;
  wire [63:0] ClientTileLinkEnqueuer_1_io_inner_grant_bits_data;
  wire  ClientTileLinkEnqueuer_1_io_inner_grant_bits_manager_id;
  wire  ClientTileLinkEnqueuer_1_io_inner_finish_ready;
  wire  ClientTileLinkEnqueuer_1_io_inner_finish_valid;
  wire  ClientTileLinkEnqueuer_1_io_inner_finish_bits_manager_xact_id;
  wire  ClientTileLinkEnqueuer_1_io_inner_finish_bits_manager_id;
  wire  ClientTileLinkEnqueuer_1_io_outer_acquire_ready;
  wire  ClientTileLinkEnqueuer_1_io_outer_acquire_valid;
  wire [25:0] ClientTileLinkEnqueuer_1_io_outer_acquire_bits_addr_block;
  wire [3:0] ClientTileLinkEnqueuer_1_io_outer_acquire_bits_client_xact_id;
  wire [2:0] ClientTileLinkEnqueuer_1_io_outer_acquire_bits_addr_beat;
  wire  ClientTileLinkEnqueuer_1_io_outer_acquire_bits_is_builtin_type;
  wire [2:0] ClientTileLinkEnqueuer_1_io_outer_acquire_bits_a_type;
  wire [11:0] ClientTileLinkEnqueuer_1_io_outer_acquire_bits_union;
  wire [63:0] ClientTileLinkEnqueuer_1_io_outer_acquire_bits_data;
  wire  ClientTileLinkEnqueuer_1_io_outer_probe_ready;
  wire  ClientTileLinkEnqueuer_1_io_outer_probe_valid;
  wire [25:0] ClientTileLinkEnqueuer_1_io_outer_probe_bits_addr_block;
  wire [1:0] ClientTileLinkEnqueuer_1_io_outer_probe_bits_p_type;
  wire  ClientTileLinkEnqueuer_1_io_outer_release_ready;
  wire  ClientTileLinkEnqueuer_1_io_outer_release_valid;
  wire [2:0] ClientTileLinkEnqueuer_1_io_outer_release_bits_addr_beat;
  wire [25:0] ClientTileLinkEnqueuer_1_io_outer_release_bits_addr_block;
  wire [3:0] ClientTileLinkEnqueuer_1_io_outer_release_bits_client_xact_id;
  wire  ClientTileLinkEnqueuer_1_io_outer_release_bits_voluntary;
  wire [2:0] ClientTileLinkEnqueuer_1_io_outer_release_bits_r_type;
  wire [63:0] ClientTileLinkEnqueuer_1_io_outer_release_bits_data;
  wire  ClientTileLinkEnqueuer_1_io_outer_grant_ready;
  wire  ClientTileLinkEnqueuer_1_io_outer_grant_valid;
  wire [2:0] ClientTileLinkEnqueuer_1_io_outer_grant_bits_addr_beat;
  wire [3:0] ClientTileLinkEnqueuer_1_io_outer_grant_bits_client_xact_id;
  wire  ClientTileLinkEnqueuer_1_io_outer_grant_bits_manager_xact_id;
  wire  ClientTileLinkEnqueuer_1_io_outer_grant_bits_is_builtin_type;
  wire [3:0] ClientTileLinkEnqueuer_1_io_outer_grant_bits_g_type;
  wire [63:0] ClientTileLinkEnqueuer_1_io_outer_grant_bits_data;
  wire  ClientTileLinkEnqueuer_1_io_outer_grant_bits_manager_id;
  wire  ClientTileLinkEnqueuer_1_io_outer_finish_ready;
  wire  ClientTileLinkEnqueuer_1_io_outer_finish_valid;
  wire  ClientTileLinkEnqueuer_1_io_outer_finish_bits_manager_xact_id;
  wire  ClientTileLinkEnqueuer_1_io_outer_finish_bits_manager_id;
  wire  NastiIOTileLinkIOConverter_1_clk;
  wire  NastiIOTileLinkIOConverter_1_reset;
  wire  NastiIOTileLinkIOConverter_1_io_tl_acquire_ready;
  wire  NastiIOTileLinkIOConverter_1_io_tl_acquire_valid;
  wire [25:0] NastiIOTileLinkIOConverter_1_io_tl_acquire_bits_addr_block;
  wire [3:0] NastiIOTileLinkIOConverter_1_io_tl_acquire_bits_client_xact_id;
  wire [2:0] NastiIOTileLinkIOConverter_1_io_tl_acquire_bits_addr_beat;
  wire  NastiIOTileLinkIOConverter_1_io_tl_acquire_bits_is_builtin_type;
  wire [2:0] NastiIOTileLinkIOConverter_1_io_tl_acquire_bits_a_type;
  wire [11:0] NastiIOTileLinkIOConverter_1_io_tl_acquire_bits_union;
  wire [63:0] NastiIOTileLinkIOConverter_1_io_tl_acquire_bits_data;
  wire  NastiIOTileLinkIOConverter_1_io_tl_grant_ready;
  wire  NastiIOTileLinkIOConverter_1_io_tl_grant_valid;
  wire [2:0] NastiIOTileLinkIOConverter_1_io_tl_grant_bits_addr_beat;
  wire [3:0] NastiIOTileLinkIOConverter_1_io_tl_grant_bits_client_xact_id;
  wire  NastiIOTileLinkIOConverter_1_io_tl_grant_bits_manager_xact_id;
  wire  NastiIOTileLinkIOConverter_1_io_tl_grant_bits_is_builtin_type;
  wire [3:0] NastiIOTileLinkIOConverter_1_io_tl_grant_bits_g_type;
  wire [63:0] NastiIOTileLinkIOConverter_1_io_tl_grant_bits_data;
  wire  NastiIOTileLinkIOConverter_1_io_nasti_aw_ready;
  wire  NastiIOTileLinkIOConverter_1_io_nasti_aw_valid;
  wire [31:0] NastiIOTileLinkIOConverter_1_io_nasti_aw_bits_addr;
  wire [7:0] NastiIOTileLinkIOConverter_1_io_nasti_aw_bits_len;
  wire [2:0] NastiIOTileLinkIOConverter_1_io_nasti_aw_bits_size;
  wire [1:0] NastiIOTileLinkIOConverter_1_io_nasti_aw_bits_burst;
  wire  NastiIOTileLinkIOConverter_1_io_nasti_aw_bits_lock;
  wire [3:0] NastiIOTileLinkIOConverter_1_io_nasti_aw_bits_cache;
  wire [2:0] NastiIOTileLinkIOConverter_1_io_nasti_aw_bits_prot;
  wire [3:0] NastiIOTileLinkIOConverter_1_io_nasti_aw_bits_qos;
  wire [3:0] NastiIOTileLinkIOConverter_1_io_nasti_aw_bits_region;
  wire [4:0] NastiIOTileLinkIOConverter_1_io_nasti_aw_bits_id;
  wire  NastiIOTileLinkIOConverter_1_io_nasti_aw_bits_user;
  wire  NastiIOTileLinkIOConverter_1_io_nasti_w_ready;
  wire  NastiIOTileLinkIOConverter_1_io_nasti_w_valid;
  wire [63:0] NastiIOTileLinkIOConverter_1_io_nasti_w_bits_data;
  wire  NastiIOTileLinkIOConverter_1_io_nasti_w_bits_last;
  wire [4:0] NastiIOTileLinkIOConverter_1_io_nasti_w_bits_id;
  wire [7:0] NastiIOTileLinkIOConverter_1_io_nasti_w_bits_strb;
  wire  NastiIOTileLinkIOConverter_1_io_nasti_w_bits_user;
  wire  NastiIOTileLinkIOConverter_1_io_nasti_b_ready;
  wire  NastiIOTileLinkIOConverter_1_io_nasti_b_valid;
  wire [1:0] NastiIOTileLinkIOConverter_1_io_nasti_b_bits_resp;
  wire [4:0] NastiIOTileLinkIOConverter_1_io_nasti_b_bits_id;
  wire  NastiIOTileLinkIOConverter_1_io_nasti_b_bits_user;
  wire  NastiIOTileLinkIOConverter_1_io_nasti_ar_ready;
  wire  NastiIOTileLinkIOConverter_1_io_nasti_ar_valid;
  wire [31:0] NastiIOTileLinkIOConverter_1_io_nasti_ar_bits_addr;
  wire [7:0] NastiIOTileLinkIOConverter_1_io_nasti_ar_bits_len;
  wire [2:0] NastiIOTileLinkIOConverter_1_io_nasti_ar_bits_size;
  wire [1:0] NastiIOTileLinkIOConverter_1_io_nasti_ar_bits_burst;
  wire  NastiIOTileLinkIOConverter_1_io_nasti_ar_bits_lock;
  wire [3:0] NastiIOTileLinkIOConverter_1_io_nasti_ar_bits_cache;
  wire [2:0] NastiIOTileLinkIOConverter_1_io_nasti_ar_bits_prot;
  wire [3:0] NastiIOTileLinkIOConverter_1_io_nasti_ar_bits_qos;
  wire [3:0] NastiIOTileLinkIOConverter_1_io_nasti_ar_bits_region;
  wire [4:0] NastiIOTileLinkIOConverter_1_io_nasti_ar_bits_id;
  wire  NastiIOTileLinkIOConverter_1_io_nasti_ar_bits_user;
  wire  NastiIOTileLinkIOConverter_1_io_nasti_r_ready;
  wire  NastiIOTileLinkIOConverter_1_io_nasti_r_valid;
  wire [1:0] NastiIOTileLinkIOConverter_1_io_nasti_r_bits_resp;
  wire [63:0] NastiIOTileLinkIOConverter_1_io_nasti_r_bits_data;
  wire  NastiIOTileLinkIOConverter_1_io_nasti_r_bits_last;
  wire [4:0] NastiIOTileLinkIOConverter_1_io_nasti_r_bits_id;
  wire  NastiIOTileLinkIOConverter_1_io_nasti_r_bits_user;
  wire  Queue_16_1_clk;
  wire  Queue_16_1_reset;
  wire  Queue_16_1_io_enq_ready;
  wire  Queue_16_1_io_enq_valid;
  wire [31:0] Queue_16_1_io_enq_bits_addr;
  wire [7:0] Queue_16_1_io_enq_bits_len;
  wire [2:0] Queue_16_1_io_enq_bits_size;
  wire [1:0] Queue_16_1_io_enq_bits_burst;
  wire  Queue_16_1_io_enq_bits_lock;
  wire [3:0] Queue_16_1_io_enq_bits_cache;
  wire [2:0] Queue_16_1_io_enq_bits_prot;
  wire [3:0] Queue_16_1_io_enq_bits_qos;
  wire [3:0] Queue_16_1_io_enq_bits_region;
  wire [4:0] Queue_16_1_io_enq_bits_id;
  wire  Queue_16_1_io_enq_bits_user;
  wire  Queue_16_1_io_deq_ready;
  wire  Queue_16_1_io_deq_valid;
  wire [31:0] Queue_16_1_io_deq_bits_addr;
  wire [7:0] Queue_16_1_io_deq_bits_len;
  wire [2:0] Queue_16_1_io_deq_bits_size;
  wire [1:0] Queue_16_1_io_deq_bits_burst;
  wire  Queue_16_1_io_deq_bits_lock;
  wire [3:0] Queue_16_1_io_deq_bits_cache;
  wire [2:0] Queue_16_1_io_deq_bits_prot;
  wire [3:0] Queue_16_1_io_deq_bits_qos;
  wire [3:0] Queue_16_1_io_deq_bits_region;
  wire [4:0] Queue_16_1_io_deq_bits_id;
  wire  Queue_16_1_io_deq_bits_user;
  wire  Queue_16_1_io_count;
  wire  Queue_17_1_clk;
  wire  Queue_17_1_reset;
  wire  Queue_17_1_io_enq_ready;
  wire  Queue_17_1_io_enq_valid;
  wire [31:0] Queue_17_1_io_enq_bits_addr;
  wire [7:0] Queue_17_1_io_enq_bits_len;
  wire [2:0] Queue_17_1_io_enq_bits_size;
  wire [1:0] Queue_17_1_io_enq_bits_burst;
  wire  Queue_17_1_io_enq_bits_lock;
  wire [3:0] Queue_17_1_io_enq_bits_cache;
  wire [2:0] Queue_17_1_io_enq_bits_prot;
  wire [3:0] Queue_17_1_io_enq_bits_qos;
  wire [3:0] Queue_17_1_io_enq_bits_region;
  wire [4:0] Queue_17_1_io_enq_bits_id;
  wire  Queue_17_1_io_enq_bits_user;
  wire  Queue_17_1_io_deq_ready;
  wire  Queue_17_1_io_deq_valid;
  wire [31:0] Queue_17_1_io_deq_bits_addr;
  wire [7:0] Queue_17_1_io_deq_bits_len;
  wire [2:0] Queue_17_1_io_deq_bits_size;
  wire [1:0] Queue_17_1_io_deq_bits_burst;
  wire  Queue_17_1_io_deq_bits_lock;
  wire [3:0] Queue_17_1_io_deq_bits_cache;
  wire [2:0] Queue_17_1_io_deq_bits_prot;
  wire [3:0] Queue_17_1_io_deq_bits_qos;
  wire [3:0] Queue_17_1_io_deq_bits_region;
  wire [4:0] Queue_17_1_io_deq_bits_id;
  wire  Queue_17_1_io_deq_bits_user;
  wire  Queue_17_1_io_count;
  wire  Queue_18_1_clk;
  wire  Queue_18_1_reset;
  wire  Queue_18_1_io_enq_ready;
  wire  Queue_18_1_io_enq_valid;
  wire [63:0] Queue_18_1_io_enq_bits_data;
  wire  Queue_18_1_io_enq_bits_last;
  wire [4:0] Queue_18_1_io_enq_bits_id;
  wire [7:0] Queue_18_1_io_enq_bits_strb;
  wire  Queue_18_1_io_enq_bits_user;
  wire  Queue_18_1_io_deq_ready;
  wire  Queue_18_1_io_deq_valid;
  wire [63:0] Queue_18_1_io_deq_bits_data;
  wire  Queue_18_1_io_deq_bits_last;
  wire [4:0] Queue_18_1_io_deq_bits_id;
  wire [7:0] Queue_18_1_io_deq_bits_strb;
  wire  Queue_18_1_io_deq_bits_user;
  wire [1:0] Queue_18_1_io_count;
  wire  Queue_19_1_clk;
  wire  Queue_19_1_reset;
  wire  Queue_19_1_io_enq_ready;
  wire  Queue_19_1_io_enq_valid;
  wire [1:0] Queue_19_1_io_enq_bits_resp;
  wire [63:0] Queue_19_1_io_enq_bits_data;
  wire  Queue_19_1_io_enq_bits_last;
  wire [4:0] Queue_19_1_io_enq_bits_id;
  wire  Queue_19_1_io_enq_bits_user;
  wire  Queue_19_1_io_deq_ready;
  wire  Queue_19_1_io_deq_valid;
  wire [1:0] Queue_19_1_io_deq_bits_resp;
  wire [63:0] Queue_19_1_io_deq_bits_data;
  wire  Queue_19_1_io_deq_bits_last;
  wire [4:0] Queue_19_1_io_deq_bits_id;
  wire  Queue_19_1_io_deq_bits_user;
  wire [1:0] Queue_19_1_io_count;
  wire  Queue_20_1_clk;
  wire  Queue_20_1_reset;
  wire  Queue_20_1_io_enq_ready;
  wire  Queue_20_1_io_enq_valid;
  wire [1:0] Queue_20_1_io_enq_bits_resp;
  wire [4:0] Queue_20_1_io_enq_bits_id;
  wire  Queue_20_1_io_enq_bits_user;
  wire  Queue_20_1_io_deq_ready;
  wire  Queue_20_1_io_deq_valid;
  wire [1:0] Queue_20_1_io_deq_bits_resp;
  wire [4:0] Queue_20_1_io_deq_bits_id;
  wire  Queue_20_1_io_deq_bits_user;
  wire  Queue_20_1_io_count;
  reg  GEN_0;
  reg [31:0] GEN_1;
  PortedTileLinkCrossbar l1tol2net (
    .clk(l1tol2net_clk),
    .reset(l1tol2net_reset),
    .io_clients_cached_0_acquire_ready(l1tol2net_io_clients_cached_0_acquire_ready),
    .io_clients_cached_0_acquire_valid(l1tol2net_io_clients_cached_0_acquire_valid),
    .io_clients_cached_0_acquire_bits_addr_block(l1tol2net_io_clients_cached_0_acquire_bits_addr_block),
    .io_clients_cached_0_acquire_bits_client_xact_id(l1tol2net_io_clients_cached_0_acquire_bits_client_xact_id),
    .io_clients_cached_0_acquire_bits_addr_beat(l1tol2net_io_clients_cached_0_acquire_bits_addr_beat),
    .io_clients_cached_0_acquire_bits_is_builtin_type(l1tol2net_io_clients_cached_0_acquire_bits_is_builtin_type),
    .io_clients_cached_0_acquire_bits_a_type(l1tol2net_io_clients_cached_0_acquire_bits_a_type),
    .io_clients_cached_0_acquire_bits_union(l1tol2net_io_clients_cached_0_acquire_bits_union),
    .io_clients_cached_0_acquire_bits_data(l1tol2net_io_clients_cached_0_acquire_bits_data),
    .io_clients_cached_0_probe_ready(l1tol2net_io_clients_cached_0_probe_ready),
    .io_clients_cached_0_probe_valid(l1tol2net_io_clients_cached_0_probe_valid),
    .io_clients_cached_0_probe_bits_addr_block(l1tol2net_io_clients_cached_0_probe_bits_addr_block),
    .io_clients_cached_0_probe_bits_p_type(l1tol2net_io_clients_cached_0_probe_bits_p_type),
    .io_clients_cached_0_release_ready(l1tol2net_io_clients_cached_0_release_ready),
    .io_clients_cached_0_release_valid(l1tol2net_io_clients_cached_0_release_valid),
    .io_clients_cached_0_release_bits_addr_beat(l1tol2net_io_clients_cached_0_release_bits_addr_beat),
    .io_clients_cached_0_release_bits_addr_block(l1tol2net_io_clients_cached_0_release_bits_addr_block),
    .io_clients_cached_0_release_bits_client_xact_id(l1tol2net_io_clients_cached_0_release_bits_client_xact_id),
    .io_clients_cached_0_release_bits_voluntary(l1tol2net_io_clients_cached_0_release_bits_voluntary),
    .io_clients_cached_0_release_bits_r_type(l1tol2net_io_clients_cached_0_release_bits_r_type),
    .io_clients_cached_0_release_bits_data(l1tol2net_io_clients_cached_0_release_bits_data),
    .io_clients_cached_0_grant_ready(l1tol2net_io_clients_cached_0_grant_ready),
    .io_clients_cached_0_grant_valid(l1tol2net_io_clients_cached_0_grant_valid),
    .io_clients_cached_0_grant_bits_addr_beat(l1tol2net_io_clients_cached_0_grant_bits_addr_beat),
    .io_clients_cached_0_grant_bits_client_xact_id(l1tol2net_io_clients_cached_0_grant_bits_client_xact_id),
    .io_clients_cached_0_grant_bits_manager_xact_id(l1tol2net_io_clients_cached_0_grant_bits_manager_xact_id),
    .io_clients_cached_0_grant_bits_is_builtin_type(l1tol2net_io_clients_cached_0_grant_bits_is_builtin_type),
    .io_clients_cached_0_grant_bits_g_type(l1tol2net_io_clients_cached_0_grant_bits_g_type),
    .io_clients_cached_0_grant_bits_data(l1tol2net_io_clients_cached_0_grant_bits_data),
    .io_clients_cached_0_grant_bits_manager_id(l1tol2net_io_clients_cached_0_grant_bits_manager_id),
    .io_clients_cached_0_finish_ready(l1tol2net_io_clients_cached_0_finish_ready),
    .io_clients_cached_0_finish_valid(l1tol2net_io_clients_cached_0_finish_valid),
    .io_clients_cached_0_finish_bits_manager_xact_id(l1tol2net_io_clients_cached_0_finish_bits_manager_xact_id),
    .io_clients_cached_0_finish_bits_manager_id(l1tol2net_io_clients_cached_0_finish_bits_manager_id),
    .io_clients_uncached_0_acquire_ready(l1tol2net_io_clients_uncached_0_acquire_ready),
    .io_clients_uncached_0_acquire_valid(l1tol2net_io_clients_uncached_0_acquire_valid),
    .io_clients_uncached_0_acquire_bits_addr_block(l1tol2net_io_clients_uncached_0_acquire_bits_addr_block),
    .io_clients_uncached_0_acquire_bits_client_xact_id(l1tol2net_io_clients_uncached_0_acquire_bits_client_xact_id),
    .io_clients_uncached_0_acquire_bits_addr_beat(l1tol2net_io_clients_uncached_0_acquire_bits_addr_beat),
    .io_clients_uncached_0_acquire_bits_is_builtin_type(l1tol2net_io_clients_uncached_0_acquire_bits_is_builtin_type),
    .io_clients_uncached_0_acquire_bits_a_type(l1tol2net_io_clients_uncached_0_acquire_bits_a_type),
    .io_clients_uncached_0_acquire_bits_union(l1tol2net_io_clients_uncached_0_acquire_bits_union),
    .io_clients_uncached_0_acquire_bits_data(l1tol2net_io_clients_uncached_0_acquire_bits_data),
    .io_clients_uncached_0_grant_ready(l1tol2net_io_clients_uncached_0_grant_ready),
    .io_clients_uncached_0_grant_valid(l1tol2net_io_clients_uncached_0_grant_valid),
    .io_clients_uncached_0_grant_bits_addr_beat(l1tol2net_io_clients_uncached_0_grant_bits_addr_beat),
    .io_clients_uncached_0_grant_bits_client_xact_id(l1tol2net_io_clients_uncached_0_grant_bits_client_xact_id),
    .io_clients_uncached_0_grant_bits_manager_xact_id(l1tol2net_io_clients_uncached_0_grant_bits_manager_xact_id),
    .io_clients_uncached_0_grant_bits_is_builtin_type(l1tol2net_io_clients_uncached_0_grant_bits_is_builtin_type),
    .io_clients_uncached_0_grant_bits_g_type(l1tol2net_io_clients_uncached_0_grant_bits_g_type),
    .io_clients_uncached_0_grant_bits_data(l1tol2net_io_clients_uncached_0_grant_bits_data),
    .io_managers_0_acquire_ready(l1tol2net_io_managers_0_acquire_ready),
    .io_managers_0_acquire_valid(l1tol2net_io_managers_0_acquire_valid),
    .io_managers_0_acquire_bits_addr_block(l1tol2net_io_managers_0_acquire_bits_addr_block),
    .io_managers_0_acquire_bits_client_xact_id(l1tol2net_io_managers_0_acquire_bits_client_xact_id),
    .io_managers_0_acquire_bits_addr_beat(l1tol2net_io_managers_0_acquire_bits_addr_beat),
    .io_managers_0_acquire_bits_is_builtin_type(l1tol2net_io_managers_0_acquire_bits_is_builtin_type),
    .io_managers_0_acquire_bits_a_type(l1tol2net_io_managers_0_acquire_bits_a_type),
    .io_managers_0_acquire_bits_union(l1tol2net_io_managers_0_acquire_bits_union),
    .io_managers_0_acquire_bits_data(l1tol2net_io_managers_0_acquire_bits_data),
    .io_managers_0_acquire_bits_client_id(l1tol2net_io_managers_0_acquire_bits_client_id),
    .io_managers_0_grant_ready(l1tol2net_io_managers_0_grant_ready),
    .io_managers_0_grant_valid(l1tol2net_io_managers_0_grant_valid),
    .io_managers_0_grant_bits_addr_beat(l1tol2net_io_managers_0_grant_bits_addr_beat),
    .io_managers_0_grant_bits_client_xact_id(l1tol2net_io_managers_0_grant_bits_client_xact_id),
    .io_managers_0_grant_bits_manager_xact_id(l1tol2net_io_managers_0_grant_bits_manager_xact_id),
    .io_managers_0_grant_bits_is_builtin_type(l1tol2net_io_managers_0_grant_bits_is_builtin_type),
    .io_managers_0_grant_bits_g_type(l1tol2net_io_managers_0_grant_bits_g_type),
    .io_managers_0_grant_bits_data(l1tol2net_io_managers_0_grant_bits_data),
    .io_managers_0_grant_bits_client_id(l1tol2net_io_managers_0_grant_bits_client_id),
    .io_managers_0_finish_ready(l1tol2net_io_managers_0_finish_ready),
    .io_managers_0_finish_valid(l1tol2net_io_managers_0_finish_valid),
    .io_managers_0_finish_bits_manager_xact_id(l1tol2net_io_managers_0_finish_bits_manager_xact_id),
    .io_managers_0_probe_ready(l1tol2net_io_managers_0_probe_ready),
    .io_managers_0_probe_valid(l1tol2net_io_managers_0_probe_valid),
    .io_managers_0_probe_bits_addr_block(l1tol2net_io_managers_0_probe_bits_addr_block),
    .io_managers_0_probe_bits_p_type(l1tol2net_io_managers_0_probe_bits_p_type),
    .io_managers_0_probe_bits_client_id(l1tol2net_io_managers_0_probe_bits_client_id),
    .io_managers_0_release_ready(l1tol2net_io_managers_0_release_ready),
    .io_managers_0_release_valid(l1tol2net_io_managers_0_release_valid),
    .io_managers_0_release_bits_addr_beat(l1tol2net_io_managers_0_release_bits_addr_beat),
    .io_managers_0_release_bits_addr_block(l1tol2net_io_managers_0_release_bits_addr_block),
    .io_managers_0_release_bits_client_xact_id(l1tol2net_io_managers_0_release_bits_client_xact_id),
    .io_managers_0_release_bits_voluntary(l1tol2net_io_managers_0_release_bits_voluntary),
    .io_managers_0_release_bits_r_type(l1tol2net_io_managers_0_release_bits_r_type),
    .io_managers_0_release_bits_data(l1tol2net_io_managers_0_release_bits_data),
    .io_managers_0_release_bits_client_id(l1tol2net_io_managers_0_release_bits_client_id),
    .io_managers_1_acquire_ready(l1tol2net_io_managers_1_acquire_ready),
    .io_managers_1_acquire_valid(l1tol2net_io_managers_1_acquire_valid),
    .io_managers_1_acquire_bits_addr_block(l1tol2net_io_managers_1_acquire_bits_addr_block),
    .io_managers_1_acquire_bits_client_xact_id(l1tol2net_io_managers_1_acquire_bits_client_xact_id),
    .io_managers_1_acquire_bits_addr_beat(l1tol2net_io_managers_1_acquire_bits_addr_beat),
    .io_managers_1_acquire_bits_is_builtin_type(l1tol2net_io_managers_1_acquire_bits_is_builtin_type),
    .io_managers_1_acquire_bits_a_type(l1tol2net_io_managers_1_acquire_bits_a_type),
    .io_managers_1_acquire_bits_union(l1tol2net_io_managers_1_acquire_bits_union),
    .io_managers_1_acquire_bits_data(l1tol2net_io_managers_1_acquire_bits_data),
    .io_managers_1_acquire_bits_client_id(l1tol2net_io_managers_1_acquire_bits_client_id),
    .io_managers_1_grant_ready(l1tol2net_io_managers_1_grant_ready),
    .io_managers_1_grant_valid(l1tol2net_io_managers_1_grant_valid),
    .io_managers_1_grant_bits_addr_beat(l1tol2net_io_managers_1_grant_bits_addr_beat),
    .io_managers_1_grant_bits_client_xact_id(l1tol2net_io_managers_1_grant_bits_client_xact_id),
    .io_managers_1_grant_bits_manager_xact_id(l1tol2net_io_managers_1_grant_bits_manager_xact_id),
    .io_managers_1_grant_bits_is_builtin_type(l1tol2net_io_managers_1_grant_bits_is_builtin_type),
    .io_managers_1_grant_bits_g_type(l1tol2net_io_managers_1_grant_bits_g_type),
    .io_managers_1_grant_bits_data(l1tol2net_io_managers_1_grant_bits_data),
    .io_managers_1_grant_bits_client_id(l1tol2net_io_managers_1_grant_bits_client_id),
    .io_managers_1_finish_ready(l1tol2net_io_managers_1_finish_ready),
    .io_managers_1_finish_valid(l1tol2net_io_managers_1_finish_valid),
    .io_managers_1_finish_bits_manager_xact_id(l1tol2net_io_managers_1_finish_bits_manager_xact_id),
    .io_managers_1_probe_ready(l1tol2net_io_managers_1_probe_ready),
    .io_managers_1_probe_valid(l1tol2net_io_managers_1_probe_valid),
    .io_managers_1_probe_bits_addr_block(l1tol2net_io_managers_1_probe_bits_addr_block),
    .io_managers_1_probe_bits_p_type(l1tol2net_io_managers_1_probe_bits_p_type),
    .io_managers_1_probe_bits_client_id(l1tol2net_io_managers_1_probe_bits_client_id),
    .io_managers_1_release_ready(l1tol2net_io_managers_1_release_ready),
    .io_managers_1_release_valid(l1tol2net_io_managers_1_release_valid),
    .io_managers_1_release_bits_addr_beat(l1tol2net_io_managers_1_release_bits_addr_beat),
    .io_managers_1_release_bits_addr_block(l1tol2net_io_managers_1_release_bits_addr_block),
    .io_managers_1_release_bits_client_xact_id(l1tol2net_io_managers_1_release_bits_client_xact_id),
    .io_managers_1_release_bits_voluntary(l1tol2net_io_managers_1_release_bits_voluntary),
    .io_managers_1_release_bits_r_type(l1tol2net_io_managers_1_release_bits_r_type),
    .io_managers_1_release_bits_data(l1tol2net_io_managers_1_release_bits_data),
    .io_managers_1_release_bits_client_id(l1tol2net_io_managers_1_release_bits_client_id)
  );
  L2BroadcastHub L2BroadcastHub_1 (
    .clk(L2BroadcastHub_1_clk),
    .reset(L2BroadcastHub_1_reset),
    .io_inner_acquire_ready(L2BroadcastHub_1_io_inner_acquire_ready),
    .io_inner_acquire_valid(L2BroadcastHub_1_io_inner_acquire_valid),
    .io_inner_acquire_bits_addr_block(L2BroadcastHub_1_io_inner_acquire_bits_addr_block),
    .io_inner_acquire_bits_client_xact_id(L2BroadcastHub_1_io_inner_acquire_bits_client_xact_id),
    .io_inner_acquire_bits_addr_beat(L2BroadcastHub_1_io_inner_acquire_bits_addr_beat),
    .io_inner_acquire_bits_is_builtin_type(L2BroadcastHub_1_io_inner_acquire_bits_is_builtin_type),
    .io_inner_acquire_bits_a_type(L2BroadcastHub_1_io_inner_acquire_bits_a_type),
    .io_inner_acquire_bits_union(L2BroadcastHub_1_io_inner_acquire_bits_union),
    .io_inner_acquire_bits_data(L2BroadcastHub_1_io_inner_acquire_bits_data),
    .io_inner_acquire_bits_client_id(L2BroadcastHub_1_io_inner_acquire_bits_client_id),
    .io_inner_grant_ready(L2BroadcastHub_1_io_inner_grant_ready),
    .io_inner_grant_valid(L2BroadcastHub_1_io_inner_grant_valid),
    .io_inner_grant_bits_addr_beat(L2BroadcastHub_1_io_inner_grant_bits_addr_beat),
    .io_inner_grant_bits_client_xact_id(L2BroadcastHub_1_io_inner_grant_bits_client_xact_id),
    .io_inner_grant_bits_manager_xact_id(L2BroadcastHub_1_io_inner_grant_bits_manager_xact_id),
    .io_inner_grant_bits_is_builtin_type(L2BroadcastHub_1_io_inner_grant_bits_is_builtin_type),
    .io_inner_grant_bits_g_type(L2BroadcastHub_1_io_inner_grant_bits_g_type),
    .io_inner_grant_bits_data(L2BroadcastHub_1_io_inner_grant_bits_data),
    .io_inner_grant_bits_client_id(L2BroadcastHub_1_io_inner_grant_bits_client_id),
    .io_inner_finish_ready(L2BroadcastHub_1_io_inner_finish_ready),
    .io_inner_finish_valid(L2BroadcastHub_1_io_inner_finish_valid),
    .io_inner_finish_bits_manager_xact_id(L2BroadcastHub_1_io_inner_finish_bits_manager_xact_id),
    .io_inner_probe_ready(L2BroadcastHub_1_io_inner_probe_ready),
    .io_inner_probe_valid(L2BroadcastHub_1_io_inner_probe_valid),
    .io_inner_probe_bits_addr_block(L2BroadcastHub_1_io_inner_probe_bits_addr_block),
    .io_inner_probe_bits_p_type(L2BroadcastHub_1_io_inner_probe_bits_p_type),
    .io_inner_probe_bits_client_id(L2BroadcastHub_1_io_inner_probe_bits_client_id),
    .io_inner_release_ready(L2BroadcastHub_1_io_inner_release_ready),
    .io_inner_release_valid(L2BroadcastHub_1_io_inner_release_valid),
    .io_inner_release_bits_addr_beat(L2BroadcastHub_1_io_inner_release_bits_addr_beat),
    .io_inner_release_bits_addr_block(L2BroadcastHub_1_io_inner_release_bits_addr_block),
    .io_inner_release_bits_client_xact_id(L2BroadcastHub_1_io_inner_release_bits_client_xact_id),
    .io_inner_release_bits_voluntary(L2BroadcastHub_1_io_inner_release_bits_voluntary),
    .io_inner_release_bits_r_type(L2BroadcastHub_1_io_inner_release_bits_r_type),
    .io_inner_release_bits_data(L2BroadcastHub_1_io_inner_release_bits_data),
    .io_inner_release_bits_client_id(L2BroadcastHub_1_io_inner_release_bits_client_id),
    .io_incoherent_0(L2BroadcastHub_1_io_incoherent_0),
    .io_outer_acquire_ready(L2BroadcastHub_1_io_outer_acquire_ready),
    .io_outer_acquire_valid(L2BroadcastHub_1_io_outer_acquire_valid),
    .io_outer_acquire_bits_addr_block(L2BroadcastHub_1_io_outer_acquire_bits_addr_block),
    .io_outer_acquire_bits_client_xact_id(L2BroadcastHub_1_io_outer_acquire_bits_client_xact_id),
    .io_outer_acquire_bits_addr_beat(L2BroadcastHub_1_io_outer_acquire_bits_addr_beat),
    .io_outer_acquire_bits_is_builtin_type(L2BroadcastHub_1_io_outer_acquire_bits_is_builtin_type),
    .io_outer_acquire_bits_a_type(L2BroadcastHub_1_io_outer_acquire_bits_a_type),
    .io_outer_acquire_bits_union(L2BroadcastHub_1_io_outer_acquire_bits_union),
    .io_outer_acquire_bits_data(L2BroadcastHub_1_io_outer_acquire_bits_data),
    .io_outer_probe_ready(L2BroadcastHub_1_io_outer_probe_ready),
    .io_outer_probe_valid(L2BroadcastHub_1_io_outer_probe_valid),
    .io_outer_probe_bits_addr_block(L2BroadcastHub_1_io_outer_probe_bits_addr_block),
    .io_outer_probe_bits_p_type(L2BroadcastHub_1_io_outer_probe_bits_p_type),
    .io_outer_release_ready(L2BroadcastHub_1_io_outer_release_ready),
    .io_outer_release_valid(L2BroadcastHub_1_io_outer_release_valid),
    .io_outer_release_bits_addr_beat(L2BroadcastHub_1_io_outer_release_bits_addr_beat),
    .io_outer_release_bits_addr_block(L2BroadcastHub_1_io_outer_release_bits_addr_block),
    .io_outer_release_bits_client_xact_id(L2BroadcastHub_1_io_outer_release_bits_client_xact_id),
    .io_outer_release_bits_voluntary(L2BroadcastHub_1_io_outer_release_bits_voluntary),
    .io_outer_release_bits_r_type(L2BroadcastHub_1_io_outer_release_bits_r_type),
    .io_outer_release_bits_data(L2BroadcastHub_1_io_outer_release_bits_data),
    .io_outer_grant_ready(L2BroadcastHub_1_io_outer_grant_ready),
    .io_outer_grant_valid(L2BroadcastHub_1_io_outer_grant_valid),
    .io_outer_grant_bits_addr_beat(L2BroadcastHub_1_io_outer_grant_bits_addr_beat),
    .io_outer_grant_bits_client_xact_id(L2BroadcastHub_1_io_outer_grant_bits_client_xact_id),
    .io_outer_grant_bits_manager_xact_id(L2BroadcastHub_1_io_outer_grant_bits_manager_xact_id),
    .io_outer_grant_bits_is_builtin_type(L2BroadcastHub_1_io_outer_grant_bits_is_builtin_type),
    .io_outer_grant_bits_g_type(L2BroadcastHub_1_io_outer_grant_bits_g_type),
    .io_outer_grant_bits_data(L2BroadcastHub_1_io_outer_grant_bits_data),
    .io_outer_grant_bits_manager_id(L2BroadcastHub_1_io_outer_grant_bits_manager_id),
    .io_outer_finish_ready(L2BroadcastHub_1_io_outer_finish_ready),
    .io_outer_finish_valid(L2BroadcastHub_1_io_outer_finish_valid),
    .io_outer_finish_bits_manager_xact_id(L2BroadcastHub_1_io_outer_finish_bits_manager_xact_id),
    .io_outer_finish_bits_manager_id(L2BroadcastHub_1_io_outer_finish_bits_manager_id)
  );
  MMIOTileLinkManager mmioManager (
    .clk(mmioManager_clk),
    .reset(mmioManager_reset),
    .io_inner_acquire_ready(mmioManager_io_inner_acquire_ready),
    .io_inner_acquire_valid(mmioManager_io_inner_acquire_valid),
    .io_inner_acquire_bits_addr_block(mmioManager_io_inner_acquire_bits_addr_block),
    .io_inner_acquire_bits_client_xact_id(mmioManager_io_inner_acquire_bits_client_xact_id),
    .io_inner_acquire_bits_addr_beat(mmioManager_io_inner_acquire_bits_addr_beat),
    .io_inner_acquire_bits_is_builtin_type(mmioManager_io_inner_acquire_bits_is_builtin_type),
    .io_inner_acquire_bits_a_type(mmioManager_io_inner_acquire_bits_a_type),
    .io_inner_acquire_bits_union(mmioManager_io_inner_acquire_bits_union),
    .io_inner_acquire_bits_data(mmioManager_io_inner_acquire_bits_data),
    .io_inner_acquire_bits_client_id(mmioManager_io_inner_acquire_bits_client_id),
    .io_inner_grant_ready(mmioManager_io_inner_grant_ready),
    .io_inner_grant_valid(mmioManager_io_inner_grant_valid),
    .io_inner_grant_bits_addr_beat(mmioManager_io_inner_grant_bits_addr_beat),
    .io_inner_grant_bits_client_xact_id(mmioManager_io_inner_grant_bits_client_xact_id),
    .io_inner_grant_bits_manager_xact_id(mmioManager_io_inner_grant_bits_manager_xact_id),
    .io_inner_grant_bits_is_builtin_type(mmioManager_io_inner_grant_bits_is_builtin_type),
    .io_inner_grant_bits_g_type(mmioManager_io_inner_grant_bits_g_type),
    .io_inner_grant_bits_data(mmioManager_io_inner_grant_bits_data),
    .io_inner_grant_bits_client_id(mmioManager_io_inner_grant_bits_client_id),
    .io_inner_finish_ready(mmioManager_io_inner_finish_ready),
    .io_inner_finish_valid(mmioManager_io_inner_finish_valid),
    .io_inner_finish_bits_manager_xact_id(mmioManager_io_inner_finish_bits_manager_xact_id),
    .io_inner_probe_ready(mmioManager_io_inner_probe_ready),
    .io_inner_probe_valid(mmioManager_io_inner_probe_valid),
    .io_inner_probe_bits_addr_block(mmioManager_io_inner_probe_bits_addr_block),
    .io_inner_probe_bits_p_type(mmioManager_io_inner_probe_bits_p_type),
    .io_inner_probe_bits_client_id(mmioManager_io_inner_probe_bits_client_id),
    .io_inner_release_ready(mmioManager_io_inner_release_ready),
    .io_inner_release_valid(mmioManager_io_inner_release_valid),
    .io_inner_release_bits_addr_beat(mmioManager_io_inner_release_bits_addr_beat),
    .io_inner_release_bits_addr_block(mmioManager_io_inner_release_bits_addr_block),
    .io_inner_release_bits_client_xact_id(mmioManager_io_inner_release_bits_client_xact_id),
    .io_inner_release_bits_voluntary(mmioManager_io_inner_release_bits_voluntary),
    .io_inner_release_bits_r_type(mmioManager_io_inner_release_bits_r_type),
    .io_inner_release_bits_data(mmioManager_io_inner_release_bits_data),
    .io_inner_release_bits_client_id(mmioManager_io_inner_release_bits_client_id),
    .io_incoherent_0(mmioManager_io_incoherent_0),
    .io_outer_acquire_ready(mmioManager_io_outer_acquire_ready),
    .io_outer_acquire_valid(mmioManager_io_outer_acquire_valid),
    .io_outer_acquire_bits_addr_block(mmioManager_io_outer_acquire_bits_addr_block),
    .io_outer_acquire_bits_client_xact_id(mmioManager_io_outer_acquire_bits_client_xact_id),
    .io_outer_acquire_bits_addr_beat(mmioManager_io_outer_acquire_bits_addr_beat),
    .io_outer_acquire_bits_is_builtin_type(mmioManager_io_outer_acquire_bits_is_builtin_type),
    .io_outer_acquire_bits_a_type(mmioManager_io_outer_acquire_bits_a_type),
    .io_outer_acquire_bits_union(mmioManager_io_outer_acquire_bits_union),
    .io_outer_acquire_bits_data(mmioManager_io_outer_acquire_bits_data),
    .io_outer_grant_ready(mmioManager_io_outer_grant_ready),
    .io_outer_grant_valid(mmioManager_io_outer_grant_valid),
    .io_outer_grant_bits_addr_beat(mmioManager_io_outer_grant_bits_addr_beat),
    .io_outer_grant_bits_client_xact_id(mmioManager_io_outer_grant_bits_client_xact_id),
    .io_outer_grant_bits_manager_xact_id(mmioManager_io_outer_grant_bits_manager_xact_id),
    .io_outer_grant_bits_is_builtin_type(mmioManager_io_outer_grant_bits_is_builtin_type),
    .io_outer_grant_bits_g_type(mmioManager_io_outer_grant_bits_g_type),
    .io_outer_grant_bits_data(mmioManager_io_outer_grant_bits_data)
  );
  TileLinkMemoryInterconnect mem_ic (
    .clk(mem_ic_clk),
    .reset(mem_ic_reset),
    .io_in_0_acquire_ready(mem_ic_io_in_0_acquire_ready),
    .io_in_0_acquire_valid(mem_ic_io_in_0_acquire_valid),
    .io_in_0_acquire_bits_addr_block(mem_ic_io_in_0_acquire_bits_addr_block),
    .io_in_0_acquire_bits_client_xact_id(mem_ic_io_in_0_acquire_bits_client_xact_id),
    .io_in_0_acquire_bits_addr_beat(mem_ic_io_in_0_acquire_bits_addr_beat),
    .io_in_0_acquire_bits_is_builtin_type(mem_ic_io_in_0_acquire_bits_is_builtin_type),
    .io_in_0_acquire_bits_a_type(mem_ic_io_in_0_acquire_bits_a_type),
    .io_in_0_acquire_bits_union(mem_ic_io_in_0_acquire_bits_union),
    .io_in_0_acquire_bits_data(mem_ic_io_in_0_acquire_bits_data),
    .io_in_0_grant_ready(mem_ic_io_in_0_grant_ready),
    .io_in_0_grant_valid(mem_ic_io_in_0_grant_valid),
    .io_in_0_grant_bits_addr_beat(mem_ic_io_in_0_grant_bits_addr_beat),
    .io_in_0_grant_bits_client_xact_id(mem_ic_io_in_0_grant_bits_client_xact_id),
    .io_in_0_grant_bits_manager_xact_id(mem_ic_io_in_0_grant_bits_manager_xact_id),
    .io_in_0_grant_bits_is_builtin_type(mem_ic_io_in_0_grant_bits_is_builtin_type),
    .io_in_0_grant_bits_g_type(mem_ic_io_in_0_grant_bits_g_type),
    .io_in_0_grant_bits_data(mem_ic_io_in_0_grant_bits_data),
    .io_out_0_acquire_ready(mem_ic_io_out_0_acquire_ready),
    .io_out_0_acquire_valid(mem_ic_io_out_0_acquire_valid),
    .io_out_0_acquire_bits_addr_block(mem_ic_io_out_0_acquire_bits_addr_block),
    .io_out_0_acquire_bits_client_xact_id(mem_ic_io_out_0_acquire_bits_client_xact_id),
    .io_out_0_acquire_bits_addr_beat(mem_ic_io_out_0_acquire_bits_addr_beat),
    .io_out_0_acquire_bits_is_builtin_type(mem_ic_io_out_0_acquire_bits_is_builtin_type),
    .io_out_0_acquire_bits_a_type(mem_ic_io_out_0_acquire_bits_a_type),
    .io_out_0_acquire_bits_union(mem_ic_io_out_0_acquire_bits_union),
    .io_out_0_acquire_bits_data(mem_ic_io_out_0_acquire_bits_data),
    .io_out_0_grant_ready(mem_ic_io_out_0_grant_ready),
    .io_out_0_grant_valid(mem_ic_io_out_0_grant_valid),
    .io_out_0_grant_bits_addr_beat(mem_ic_io_out_0_grant_bits_addr_beat),
    .io_out_0_grant_bits_client_xact_id(mem_ic_io_out_0_grant_bits_client_xact_id),
    .io_out_0_grant_bits_manager_xact_id(mem_ic_io_out_0_grant_bits_manager_xact_id),
    .io_out_0_grant_bits_is_builtin_type(mem_ic_io_out_0_grant_bits_is_builtin_type),
    .io_out_0_grant_bits_g_type(mem_ic_io_out_0_grant_bits_g_type),
    .io_out_0_grant_bits_data(mem_ic_io_out_0_grant_bits_data)
  );
  ClientTileLinkIOUnwrapper ClientTileLinkIOUnwrapper_1 (
    .clk(ClientTileLinkIOUnwrapper_1_clk),
    .reset(ClientTileLinkIOUnwrapper_1_reset),
    .io_in_acquire_ready(ClientTileLinkIOUnwrapper_1_io_in_acquire_ready),
    .io_in_acquire_valid(ClientTileLinkIOUnwrapper_1_io_in_acquire_valid),
    .io_in_acquire_bits_addr_block(ClientTileLinkIOUnwrapper_1_io_in_acquire_bits_addr_block),
    .io_in_acquire_bits_client_xact_id(ClientTileLinkIOUnwrapper_1_io_in_acquire_bits_client_xact_id),
    .io_in_acquire_bits_addr_beat(ClientTileLinkIOUnwrapper_1_io_in_acquire_bits_addr_beat),
    .io_in_acquire_bits_is_builtin_type(ClientTileLinkIOUnwrapper_1_io_in_acquire_bits_is_builtin_type),
    .io_in_acquire_bits_a_type(ClientTileLinkIOUnwrapper_1_io_in_acquire_bits_a_type),
    .io_in_acquire_bits_union(ClientTileLinkIOUnwrapper_1_io_in_acquire_bits_union),
    .io_in_acquire_bits_data(ClientTileLinkIOUnwrapper_1_io_in_acquire_bits_data),
    .io_in_probe_ready(ClientTileLinkIOUnwrapper_1_io_in_probe_ready),
    .io_in_probe_valid(ClientTileLinkIOUnwrapper_1_io_in_probe_valid),
    .io_in_probe_bits_addr_block(ClientTileLinkIOUnwrapper_1_io_in_probe_bits_addr_block),
    .io_in_probe_bits_p_type(ClientTileLinkIOUnwrapper_1_io_in_probe_bits_p_type),
    .io_in_release_ready(ClientTileLinkIOUnwrapper_1_io_in_release_ready),
    .io_in_release_valid(ClientTileLinkIOUnwrapper_1_io_in_release_valid),
    .io_in_release_bits_addr_beat(ClientTileLinkIOUnwrapper_1_io_in_release_bits_addr_beat),
    .io_in_release_bits_addr_block(ClientTileLinkIOUnwrapper_1_io_in_release_bits_addr_block),
    .io_in_release_bits_client_xact_id(ClientTileLinkIOUnwrapper_1_io_in_release_bits_client_xact_id),
    .io_in_release_bits_voluntary(ClientTileLinkIOUnwrapper_1_io_in_release_bits_voluntary),
    .io_in_release_bits_r_type(ClientTileLinkIOUnwrapper_1_io_in_release_bits_r_type),
    .io_in_release_bits_data(ClientTileLinkIOUnwrapper_1_io_in_release_bits_data),
    .io_in_grant_ready(ClientTileLinkIOUnwrapper_1_io_in_grant_ready),
    .io_in_grant_valid(ClientTileLinkIOUnwrapper_1_io_in_grant_valid),
    .io_in_grant_bits_addr_beat(ClientTileLinkIOUnwrapper_1_io_in_grant_bits_addr_beat),
    .io_in_grant_bits_client_xact_id(ClientTileLinkIOUnwrapper_1_io_in_grant_bits_client_xact_id),
    .io_in_grant_bits_manager_xact_id(ClientTileLinkIOUnwrapper_1_io_in_grant_bits_manager_xact_id),
    .io_in_grant_bits_is_builtin_type(ClientTileLinkIOUnwrapper_1_io_in_grant_bits_is_builtin_type),
    .io_in_grant_bits_g_type(ClientTileLinkIOUnwrapper_1_io_in_grant_bits_g_type),
    .io_in_grant_bits_data(ClientTileLinkIOUnwrapper_1_io_in_grant_bits_data),
    .io_in_grant_bits_manager_id(ClientTileLinkIOUnwrapper_1_io_in_grant_bits_manager_id),
    .io_in_finish_ready(ClientTileLinkIOUnwrapper_1_io_in_finish_ready),
    .io_in_finish_valid(ClientTileLinkIOUnwrapper_1_io_in_finish_valid),
    .io_in_finish_bits_manager_xact_id(ClientTileLinkIOUnwrapper_1_io_in_finish_bits_manager_xact_id),
    .io_in_finish_bits_manager_id(ClientTileLinkIOUnwrapper_1_io_in_finish_bits_manager_id),
    .io_out_acquire_ready(ClientTileLinkIOUnwrapper_1_io_out_acquire_ready),
    .io_out_acquire_valid(ClientTileLinkIOUnwrapper_1_io_out_acquire_valid),
    .io_out_acquire_bits_addr_block(ClientTileLinkIOUnwrapper_1_io_out_acquire_bits_addr_block),
    .io_out_acquire_bits_client_xact_id(ClientTileLinkIOUnwrapper_1_io_out_acquire_bits_client_xact_id),
    .io_out_acquire_bits_addr_beat(ClientTileLinkIOUnwrapper_1_io_out_acquire_bits_addr_beat),
    .io_out_acquire_bits_is_builtin_type(ClientTileLinkIOUnwrapper_1_io_out_acquire_bits_is_builtin_type),
    .io_out_acquire_bits_a_type(ClientTileLinkIOUnwrapper_1_io_out_acquire_bits_a_type),
    .io_out_acquire_bits_union(ClientTileLinkIOUnwrapper_1_io_out_acquire_bits_union),
    .io_out_acquire_bits_data(ClientTileLinkIOUnwrapper_1_io_out_acquire_bits_data),
    .io_out_grant_ready(ClientTileLinkIOUnwrapper_1_io_out_grant_ready),
    .io_out_grant_valid(ClientTileLinkIOUnwrapper_1_io_out_grant_valid),
    .io_out_grant_bits_addr_beat(ClientTileLinkIOUnwrapper_1_io_out_grant_bits_addr_beat),
    .io_out_grant_bits_client_xact_id(ClientTileLinkIOUnwrapper_1_io_out_grant_bits_client_xact_id),
    .io_out_grant_bits_manager_xact_id(ClientTileLinkIOUnwrapper_1_io_out_grant_bits_manager_xact_id),
    .io_out_grant_bits_is_builtin_type(ClientTileLinkIOUnwrapper_1_io_out_grant_bits_is_builtin_type),
    .io_out_grant_bits_g_type(ClientTileLinkIOUnwrapper_1_io_out_grant_bits_g_type),
    .io_out_grant_bits_data(ClientTileLinkIOUnwrapper_1_io_out_grant_bits_data)
  );
  ClientTileLinkEnqueuer ClientTileLinkEnqueuer_1 (
    .clk(ClientTileLinkEnqueuer_1_clk),
    .reset(ClientTileLinkEnqueuer_1_reset),
    .io_inner_acquire_ready(ClientTileLinkEnqueuer_1_io_inner_acquire_ready),
    .io_inner_acquire_valid(ClientTileLinkEnqueuer_1_io_inner_acquire_valid),
    .io_inner_acquire_bits_addr_block(ClientTileLinkEnqueuer_1_io_inner_acquire_bits_addr_block),
    .io_inner_acquire_bits_client_xact_id(ClientTileLinkEnqueuer_1_io_inner_acquire_bits_client_xact_id),
    .io_inner_acquire_bits_addr_beat(ClientTileLinkEnqueuer_1_io_inner_acquire_bits_addr_beat),
    .io_inner_acquire_bits_is_builtin_type(ClientTileLinkEnqueuer_1_io_inner_acquire_bits_is_builtin_type),
    .io_inner_acquire_bits_a_type(ClientTileLinkEnqueuer_1_io_inner_acquire_bits_a_type),
    .io_inner_acquire_bits_union(ClientTileLinkEnqueuer_1_io_inner_acquire_bits_union),
    .io_inner_acquire_bits_data(ClientTileLinkEnqueuer_1_io_inner_acquire_bits_data),
    .io_inner_probe_ready(ClientTileLinkEnqueuer_1_io_inner_probe_ready),
    .io_inner_probe_valid(ClientTileLinkEnqueuer_1_io_inner_probe_valid),
    .io_inner_probe_bits_addr_block(ClientTileLinkEnqueuer_1_io_inner_probe_bits_addr_block),
    .io_inner_probe_bits_p_type(ClientTileLinkEnqueuer_1_io_inner_probe_bits_p_type),
    .io_inner_release_ready(ClientTileLinkEnqueuer_1_io_inner_release_ready),
    .io_inner_release_valid(ClientTileLinkEnqueuer_1_io_inner_release_valid),
    .io_inner_release_bits_addr_beat(ClientTileLinkEnqueuer_1_io_inner_release_bits_addr_beat),
    .io_inner_release_bits_addr_block(ClientTileLinkEnqueuer_1_io_inner_release_bits_addr_block),
    .io_inner_release_bits_client_xact_id(ClientTileLinkEnqueuer_1_io_inner_release_bits_client_xact_id),
    .io_inner_release_bits_voluntary(ClientTileLinkEnqueuer_1_io_inner_release_bits_voluntary),
    .io_inner_release_bits_r_type(ClientTileLinkEnqueuer_1_io_inner_release_bits_r_type),
    .io_inner_release_bits_data(ClientTileLinkEnqueuer_1_io_inner_release_bits_data),
    .io_inner_grant_ready(ClientTileLinkEnqueuer_1_io_inner_grant_ready),
    .io_inner_grant_valid(ClientTileLinkEnqueuer_1_io_inner_grant_valid),
    .io_inner_grant_bits_addr_beat(ClientTileLinkEnqueuer_1_io_inner_grant_bits_addr_beat),
    .io_inner_grant_bits_client_xact_id(ClientTileLinkEnqueuer_1_io_inner_grant_bits_client_xact_id),
    .io_inner_grant_bits_manager_xact_id(ClientTileLinkEnqueuer_1_io_inner_grant_bits_manager_xact_id),
    .io_inner_grant_bits_is_builtin_type(ClientTileLinkEnqueuer_1_io_inner_grant_bits_is_builtin_type),
    .io_inner_grant_bits_g_type(ClientTileLinkEnqueuer_1_io_inner_grant_bits_g_type),
    .io_inner_grant_bits_data(ClientTileLinkEnqueuer_1_io_inner_grant_bits_data),
    .io_inner_grant_bits_manager_id(ClientTileLinkEnqueuer_1_io_inner_grant_bits_manager_id),
    .io_inner_finish_ready(ClientTileLinkEnqueuer_1_io_inner_finish_ready),
    .io_inner_finish_valid(ClientTileLinkEnqueuer_1_io_inner_finish_valid),
    .io_inner_finish_bits_manager_xact_id(ClientTileLinkEnqueuer_1_io_inner_finish_bits_manager_xact_id),
    .io_inner_finish_bits_manager_id(ClientTileLinkEnqueuer_1_io_inner_finish_bits_manager_id),
    .io_outer_acquire_ready(ClientTileLinkEnqueuer_1_io_outer_acquire_ready),
    .io_outer_acquire_valid(ClientTileLinkEnqueuer_1_io_outer_acquire_valid),
    .io_outer_acquire_bits_addr_block(ClientTileLinkEnqueuer_1_io_outer_acquire_bits_addr_block),
    .io_outer_acquire_bits_client_xact_id(ClientTileLinkEnqueuer_1_io_outer_acquire_bits_client_xact_id),
    .io_outer_acquire_bits_addr_beat(ClientTileLinkEnqueuer_1_io_outer_acquire_bits_addr_beat),
    .io_outer_acquire_bits_is_builtin_type(ClientTileLinkEnqueuer_1_io_outer_acquire_bits_is_builtin_type),
    .io_outer_acquire_bits_a_type(ClientTileLinkEnqueuer_1_io_outer_acquire_bits_a_type),
    .io_outer_acquire_bits_union(ClientTileLinkEnqueuer_1_io_outer_acquire_bits_union),
    .io_outer_acquire_bits_data(ClientTileLinkEnqueuer_1_io_outer_acquire_bits_data),
    .io_outer_probe_ready(ClientTileLinkEnqueuer_1_io_outer_probe_ready),
    .io_outer_probe_valid(ClientTileLinkEnqueuer_1_io_outer_probe_valid),
    .io_outer_probe_bits_addr_block(ClientTileLinkEnqueuer_1_io_outer_probe_bits_addr_block),
    .io_outer_probe_bits_p_type(ClientTileLinkEnqueuer_1_io_outer_probe_bits_p_type),
    .io_outer_release_ready(ClientTileLinkEnqueuer_1_io_outer_release_ready),
    .io_outer_release_valid(ClientTileLinkEnqueuer_1_io_outer_release_valid),
    .io_outer_release_bits_addr_beat(ClientTileLinkEnqueuer_1_io_outer_release_bits_addr_beat),
    .io_outer_release_bits_addr_block(ClientTileLinkEnqueuer_1_io_outer_release_bits_addr_block),
    .io_outer_release_bits_client_xact_id(ClientTileLinkEnqueuer_1_io_outer_release_bits_client_xact_id),
    .io_outer_release_bits_voluntary(ClientTileLinkEnqueuer_1_io_outer_release_bits_voluntary),
    .io_outer_release_bits_r_type(ClientTileLinkEnqueuer_1_io_outer_release_bits_r_type),
    .io_outer_release_bits_data(ClientTileLinkEnqueuer_1_io_outer_release_bits_data),
    .io_outer_grant_ready(ClientTileLinkEnqueuer_1_io_outer_grant_ready),
    .io_outer_grant_valid(ClientTileLinkEnqueuer_1_io_outer_grant_valid),
    .io_outer_grant_bits_addr_beat(ClientTileLinkEnqueuer_1_io_outer_grant_bits_addr_beat),
    .io_outer_grant_bits_client_xact_id(ClientTileLinkEnqueuer_1_io_outer_grant_bits_client_xact_id),
    .io_outer_grant_bits_manager_xact_id(ClientTileLinkEnqueuer_1_io_outer_grant_bits_manager_xact_id),
    .io_outer_grant_bits_is_builtin_type(ClientTileLinkEnqueuer_1_io_outer_grant_bits_is_builtin_type),
    .io_outer_grant_bits_g_type(ClientTileLinkEnqueuer_1_io_outer_grant_bits_g_type),
    .io_outer_grant_bits_data(ClientTileLinkEnqueuer_1_io_outer_grant_bits_data),
    .io_outer_grant_bits_manager_id(ClientTileLinkEnqueuer_1_io_outer_grant_bits_manager_id),
    .io_outer_finish_ready(ClientTileLinkEnqueuer_1_io_outer_finish_ready),
    .io_outer_finish_valid(ClientTileLinkEnqueuer_1_io_outer_finish_valid),
    .io_outer_finish_bits_manager_xact_id(ClientTileLinkEnqueuer_1_io_outer_finish_bits_manager_xact_id),
    .io_outer_finish_bits_manager_id(ClientTileLinkEnqueuer_1_io_outer_finish_bits_manager_id)
  );
  NastiIOTileLinkIOConverter NastiIOTileLinkIOConverter_1 (
    .clk(NastiIOTileLinkIOConverter_1_clk),
    .reset(NastiIOTileLinkIOConverter_1_reset),
    .io_tl_acquire_ready(NastiIOTileLinkIOConverter_1_io_tl_acquire_ready),
    .io_tl_acquire_valid(NastiIOTileLinkIOConverter_1_io_tl_acquire_valid),
    .io_tl_acquire_bits_addr_block(NastiIOTileLinkIOConverter_1_io_tl_acquire_bits_addr_block),
    .io_tl_acquire_bits_client_xact_id(NastiIOTileLinkIOConverter_1_io_tl_acquire_bits_client_xact_id),
    .io_tl_acquire_bits_addr_beat(NastiIOTileLinkIOConverter_1_io_tl_acquire_bits_addr_beat),
    .io_tl_acquire_bits_is_builtin_type(NastiIOTileLinkIOConverter_1_io_tl_acquire_bits_is_builtin_type),
    .io_tl_acquire_bits_a_type(NastiIOTileLinkIOConverter_1_io_tl_acquire_bits_a_type),
    .io_tl_acquire_bits_union(NastiIOTileLinkIOConverter_1_io_tl_acquire_bits_union),
    .io_tl_acquire_bits_data(NastiIOTileLinkIOConverter_1_io_tl_acquire_bits_data),
    .io_tl_grant_ready(NastiIOTileLinkIOConverter_1_io_tl_grant_ready),
    .io_tl_grant_valid(NastiIOTileLinkIOConverter_1_io_tl_grant_valid),
    .io_tl_grant_bits_addr_beat(NastiIOTileLinkIOConverter_1_io_tl_grant_bits_addr_beat),
    .io_tl_grant_bits_client_xact_id(NastiIOTileLinkIOConverter_1_io_tl_grant_bits_client_xact_id),
    .io_tl_grant_bits_manager_xact_id(NastiIOTileLinkIOConverter_1_io_tl_grant_bits_manager_xact_id),
    .io_tl_grant_bits_is_builtin_type(NastiIOTileLinkIOConverter_1_io_tl_grant_bits_is_builtin_type),
    .io_tl_grant_bits_g_type(NastiIOTileLinkIOConverter_1_io_tl_grant_bits_g_type),
    .io_tl_grant_bits_data(NastiIOTileLinkIOConverter_1_io_tl_grant_bits_data),
    .io_nasti_aw_ready(NastiIOTileLinkIOConverter_1_io_nasti_aw_ready),
    .io_nasti_aw_valid(NastiIOTileLinkIOConverter_1_io_nasti_aw_valid),
    .io_nasti_aw_bits_addr(NastiIOTileLinkIOConverter_1_io_nasti_aw_bits_addr),
    .io_nasti_aw_bits_len(NastiIOTileLinkIOConverter_1_io_nasti_aw_bits_len),
    .io_nasti_aw_bits_size(NastiIOTileLinkIOConverter_1_io_nasti_aw_bits_size),
    .io_nasti_aw_bits_burst(NastiIOTileLinkIOConverter_1_io_nasti_aw_bits_burst),
    .io_nasti_aw_bits_lock(NastiIOTileLinkIOConverter_1_io_nasti_aw_bits_lock),
    .io_nasti_aw_bits_cache(NastiIOTileLinkIOConverter_1_io_nasti_aw_bits_cache),
    .io_nasti_aw_bits_prot(NastiIOTileLinkIOConverter_1_io_nasti_aw_bits_prot),
    .io_nasti_aw_bits_qos(NastiIOTileLinkIOConverter_1_io_nasti_aw_bits_qos),
    .io_nasti_aw_bits_region(NastiIOTileLinkIOConverter_1_io_nasti_aw_bits_region),
    .io_nasti_aw_bits_id(NastiIOTileLinkIOConverter_1_io_nasti_aw_bits_id),
    .io_nasti_aw_bits_user(NastiIOTileLinkIOConverter_1_io_nasti_aw_bits_user),
    .io_nasti_w_ready(NastiIOTileLinkIOConverter_1_io_nasti_w_ready),
    .io_nasti_w_valid(NastiIOTileLinkIOConverter_1_io_nasti_w_valid),
    .io_nasti_w_bits_data(NastiIOTileLinkIOConverter_1_io_nasti_w_bits_data),
    .io_nasti_w_bits_last(NastiIOTileLinkIOConverter_1_io_nasti_w_bits_last),
    .io_nasti_w_bits_id(NastiIOTileLinkIOConverter_1_io_nasti_w_bits_id),
    .io_nasti_w_bits_strb(NastiIOTileLinkIOConverter_1_io_nasti_w_bits_strb),
    .io_nasti_w_bits_user(NastiIOTileLinkIOConverter_1_io_nasti_w_bits_user),
    .io_nasti_b_ready(NastiIOTileLinkIOConverter_1_io_nasti_b_ready),
    .io_nasti_b_valid(NastiIOTileLinkIOConverter_1_io_nasti_b_valid),
    .io_nasti_b_bits_resp(NastiIOTileLinkIOConverter_1_io_nasti_b_bits_resp),
    .io_nasti_b_bits_id(NastiIOTileLinkIOConverter_1_io_nasti_b_bits_id),
    .io_nasti_b_bits_user(NastiIOTileLinkIOConverter_1_io_nasti_b_bits_user),
    .io_nasti_ar_ready(NastiIOTileLinkIOConverter_1_io_nasti_ar_ready),
    .io_nasti_ar_valid(NastiIOTileLinkIOConverter_1_io_nasti_ar_valid),
    .io_nasti_ar_bits_addr(NastiIOTileLinkIOConverter_1_io_nasti_ar_bits_addr),
    .io_nasti_ar_bits_len(NastiIOTileLinkIOConverter_1_io_nasti_ar_bits_len),
    .io_nasti_ar_bits_size(NastiIOTileLinkIOConverter_1_io_nasti_ar_bits_size),
    .io_nasti_ar_bits_burst(NastiIOTileLinkIOConverter_1_io_nasti_ar_bits_burst),
    .io_nasti_ar_bits_lock(NastiIOTileLinkIOConverter_1_io_nasti_ar_bits_lock),
    .io_nasti_ar_bits_cache(NastiIOTileLinkIOConverter_1_io_nasti_ar_bits_cache),
    .io_nasti_ar_bits_prot(NastiIOTileLinkIOConverter_1_io_nasti_ar_bits_prot),
    .io_nasti_ar_bits_qos(NastiIOTileLinkIOConverter_1_io_nasti_ar_bits_qos),
    .io_nasti_ar_bits_region(NastiIOTileLinkIOConverter_1_io_nasti_ar_bits_region),
    .io_nasti_ar_bits_id(NastiIOTileLinkIOConverter_1_io_nasti_ar_bits_id),
    .io_nasti_ar_bits_user(NastiIOTileLinkIOConverter_1_io_nasti_ar_bits_user),
    .io_nasti_r_ready(NastiIOTileLinkIOConverter_1_io_nasti_r_ready),
    .io_nasti_r_valid(NastiIOTileLinkIOConverter_1_io_nasti_r_valid),
    .io_nasti_r_bits_resp(NastiIOTileLinkIOConverter_1_io_nasti_r_bits_resp),
    .io_nasti_r_bits_data(NastiIOTileLinkIOConverter_1_io_nasti_r_bits_data),
    .io_nasti_r_bits_last(NastiIOTileLinkIOConverter_1_io_nasti_r_bits_last),
    .io_nasti_r_bits_id(NastiIOTileLinkIOConverter_1_io_nasti_r_bits_id),
    .io_nasti_r_bits_user(NastiIOTileLinkIOConverter_1_io_nasti_r_bits_user)
  );
  Queue_16 Queue_16_1 (
    .clk(Queue_16_1_clk),
    .reset(Queue_16_1_reset),
    .io_enq_ready(Queue_16_1_io_enq_ready),
    .io_enq_valid(Queue_16_1_io_enq_valid),
    .io_enq_bits_addr(Queue_16_1_io_enq_bits_addr),
    .io_enq_bits_len(Queue_16_1_io_enq_bits_len),
    .io_enq_bits_size(Queue_16_1_io_enq_bits_size),
    .io_enq_bits_burst(Queue_16_1_io_enq_bits_burst),
    .io_enq_bits_lock(Queue_16_1_io_enq_bits_lock),
    .io_enq_bits_cache(Queue_16_1_io_enq_bits_cache),
    .io_enq_bits_prot(Queue_16_1_io_enq_bits_prot),
    .io_enq_bits_qos(Queue_16_1_io_enq_bits_qos),
    .io_enq_bits_region(Queue_16_1_io_enq_bits_region),
    .io_enq_bits_id(Queue_16_1_io_enq_bits_id),
    .io_enq_bits_user(Queue_16_1_io_enq_bits_user),
    .io_deq_ready(Queue_16_1_io_deq_ready),
    .io_deq_valid(Queue_16_1_io_deq_valid),
    .io_deq_bits_addr(Queue_16_1_io_deq_bits_addr),
    .io_deq_bits_len(Queue_16_1_io_deq_bits_len),
    .io_deq_bits_size(Queue_16_1_io_deq_bits_size),
    .io_deq_bits_burst(Queue_16_1_io_deq_bits_burst),
    .io_deq_bits_lock(Queue_16_1_io_deq_bits_lock),
    .io_deq_bits_cache(Queue_16_1_io_deq_bits_cache),
    .io_deq_bits_prot(Queue_16_1_io_deq_bits_prot),
    .io_deq_bits_qos(Queue_16_1_io_deq_bits_qos),
    .io_deq_bits_region(Queue_16_1_io_deq_bits_region),
    .io_deq_bits_id(Queue_16_1_io_deq_bits_id),
    .io_deq_bits_user(Queue_16_1_io_deq_bits_user),
    .io_count(Queue_16_1_io_count)
  );
  Queue_16 Queue_17_1 (
    .clk(Queue_17_1_clk),
    .reset(Queue_17_1_reset),
    .io_enq_ready(Queue_17_1_io_enq_ready),
    .io_enq_valid(Queue_17_1_io_enq_valid),
    .io_enq_bits_addr(Queue_17_1_io_enq_bits_addr),
    .io_enq_bits_len(Queue_17_1_io_enq_bits_len),
    .io_enq_bits_size(Queue_17_1_io_enq_bits_size),
    .io_enq_bits_burst(Queue_17_1_io_enq_bits_burst),
    .io_enq_bits_lock(Queue_17_1_io_enq_bits_lock),
    .io_enq_bits_cache(Queue_17_1_io_enq_bits_cache),
    .io_enq_bits_prot(Queue_17_1_io_enq_bits_prot),
    .io_enq_bits_qos(Queue_17_1_io_enq_bits_qos),
    .io_enq_bits_region(Queue_17_1_io_enq_bits_region),
    .io_enq_bits_id(Queue_17_1_io_enq_bits_id),
    .io_enq_bits_user(Queue_17_1_io_enq_bits_user),
    .io_deq_ready(Queue_17_1_io_deq_ready),
    .io_deq_valid(Queue_17_1_io_deq_valid),
    .io_deq_bits_addr(Queue_17_1_io_deq_bits_addr),
    .io_deq_bits_len(Queue_17_1_io_deq_bits_len),
    .io_deq_bits_size(Queue_17_1_io_deq_bits_size),
    .io_deq_bits_burst(Queue_17_1_io_deq_bits_burst),
    .io_deq_bits_lock(Queue_17_1_io_deq_bits_lock),
    .io_deq_bits_cache(Queue_17_1_io_deq_bits_cache),
    .io_deq_bits_prot(Queue_17_1_io_deq_bits_prot),
    .io_deq_bits_qos(Queue_17_1_io_deq_bits_qos),
    .io_deq_bits_region(Queue_17_1_io_deq_bits_region),
    .io_deq_bits_id(Queue_17_1_io_deq_bits_id),
    .io_deq_bits_user(Queue_17_1_io_deq_bits_user),
    .io_count(Queue_17_1_io_count)
  );
  Queue_18 Queue_18_1 (
    .clk(Queue_18_1_clk),
    .reset(Queue_18_1_reset),
    .io_enq_ready(Queue_18_1_io_enq_ready),
    .io_enq_valid(Queue_18_1_io_enq_valid),
    .io_enq_bits_data(Queue_18_1_io_enq_bits_data),
    .io_enq_bits_last(Queue_18_1_io_enq_bits_last),
    .io_enq_bits_id(Queue_18_1_io_enq_bits_id),
    .io_enq_bits_strb(Queue_18_1_io_enq_bits_strb),
    .io_enq_bits_user(Queue_18_1_io_enq_bits_user),
    .io_deq_ready(Queue_18_1_io_deq_ready),
    .io_deq_valid(Queue_18_1_io_deq_valid),
    .io_deq_bits_data(Queue_18_1_io_deq_bits_data),
    .io_deq_bits_last(Queue_18_1_io_deq_bits_last),
    .io_deq_bits_id(Queue_18_1_io_deq_bits_id),
    .io_deq_bits_strb(Queue_18_1_io_deq_bits_strb),
    .io_deq_bits_user(Queue_18_1_io_deq_bits_user),
    .io_count(Queue_18_1_io_count)
  );
  Queue_19 Queue_19_1 (
    .clk(Queue_19_1_clk),
    .reset(Queue_19_1_reset),
    .io_enq_ready(Queue_19_1_io_enq_ready),
    .io_enq_valid(Queue_19_1_io_enq_valid),
    .io_enq_bits_resp(Queue_19_1_io_enq_bits_resp),
    .io_enq_bits_data(Queue_19_1_io_enq_bits_data),
    .io_enq_bits_last(Queue_19_1_io_enq_bits_last),
    .io_enq_bits_id(Queue_19_1_io_enq_bits_id),
    .io_enq_bits_user(Queue_19_1_io_enq_bits_user),
    .io_deq_ready(Queue_19_1_io_deq_ready),
    .io_deq_valid(Queue_19_1_io_deq_valid),
    .io_deq_bits_resp(Queue_19_1_io_deq_bits_resp),
    .io_deq_bits_data(Queue_19_1_io_deq_bits_data),
    .io_deq_bits_last(Queue_19_1_io_deq_bits_last),
    .io_deq_bits_id(Queue_19_1_io_deq_bits_id),
    .io_deq_bits_user(Queue_19_1_io_deq_bits_user),
    .io_count(Queue_19_1_io_count)
  );
  Queue_20 Queue_20_1 (
    .clk(Queue_20_1_clk),
    .reset(Queue_20_1_reset),
    .io_enq_ready(Queue_20_1_io_enq_ready),
    .io_enq_valid(Queue_20_1_io_enq_valid),
    .io_enq_bits_resp(Queue_20_1_io_enq_bits_resp),
    .io_enq_bits_id(Queue_20_1_io_enq_bits_id),
    .io_enq_bits_user(Queue_20_1_io_enq_bits_user),
    .io_deq_ready(Queue_20_1_io_deq_ready),
    .io_deq_valid(Queue_20_1_io_deq_valid),
    .io_deq_bits_resp(Queue_20_1_io_deq_bits_resp),
    .io_deq_bits_id(Queue_20_1_io_deq_bits_id),
    .io_deq_bits_user(Queue_20_1_io_deq_bits_user),
    .io_count(Queue_20_1_io_count)
  );
  assign io_tiles_cached_0_acquire_ready = l1tol2net_io_clients_cached_0_acquire_ready;
  assign io_tiles_cached_0_probe_valid = l1tol2net_io_clients_cached_0_probe_valid;
  assign io_tiles_cached_0_probe_bits_addr_block = l1tol2net_io_clients_cached_0_probe_bits_addr_block;
  assign io_tiles_cached_0_probe_bits_p_type = l1tol2net_io_clients_cached_0_probe_bits_p_type;
  assign io_tiles_cached_0_release_ready = l1tol2net_io_clients_cached_0_release_ready;
  assign io_tiles_cached_0_grant_valid = l1tol2net_io_clients_cached_0_grant_valid;
  assign io_tiles_cached_0_grant_bits_addr_beat = l1tol2net_io_clients_cached_0_grant_bits_addr_beat;
  assign io_tiles_cached_0_grant_bits_client_xact_id = l1tol2net_io_clients_cached_0_grant_bits_client_xact_id;
  assign io_tiles_cached_0_grant_bits_manager_xact_id = l1tol2net_io_clients_cached_0_grant_bits_manager_xact_id;
  assign io_tiles_cached_0_grant_bits_is_builtin_type = l1tol2net_io_clients_cached_0_grant_bits_is_builtin_type;
  assign io_tiles_cached_0_grant_bits_g_type = l1tol2net_io_clients_cached_0_grant_bits_g_type;
  assign io_tiles_cached_0_grant_bits_data = l1tol2net_io_clients_cached_0_grant_bits_data;
  assign io_tiles_cached_0_grant_bits_manager_id = l1tol2net_io_clients_cached_0_grant_bits_manager_id;
  assign io_tiles_cached_0_finish_ready = l1tol2net_io_clients_cached_0_finish_ready;
  assign io_tiles_uncached_0_acquire_ready = l1tol2net_io_clients_uncached_0_acquire_ready;
  assign io_tiles_uncached_0_grant_valid = l1tol2net_io_clients_uncached_0_grant_valid;
  assign io_tiles_uncached_0_grant_bits_addr_beat = l1tol2net_io_clients_uncached_0_grant_bits_addr_beat;
  assign io_tiles_uncached_0_grant_bits_client_xact_id = l1tol2net_io_clients_uncached_0_grant_bits_client_xact_id;
  assign io_tiles_uncached_0_grant_bits_manager_xact_id = l1tol2net_io_clients_uncached_0_grant_bits_manager_xact_id;
  assign io_tiles_uncached_0_grant_bits_is_builtin_type = l1tol2net_io_clients_uncached_0_grant_bits_is_builtin_type;
  assign io_tiles_uncached_0_grant_bits_g_type = l1tol2net_io_clients_uncached_0_grant_bits_g_type;
  assign io_tiles_uncached_0_grant_bits_data = l1tol2net_io_clients_uncached_0_grant_bits_data;
  assign io_mem_axi_0_aw_valid = Queue_17_1_io_deq_valid;
  assign io_mem_axi_0_aw_bits_addr = Queue_17_1_io_deq_bits_addr;
  assign io_mem_axi_0_aw_bits_len = Queue_17_1_io_deq_bits_len;
  assign io_mem_axi_0_aw_bits_size = Queue_17_1_io_deq_bits_size;
  assign io_mem_axi_0_aw_bits_burst = Queue_17_1_io_deq_bits_burst;
  assign io_mem_axi_0_aw_bits_lock = Queue_17_1_io_deq_bits_lock;
  assign io_mem_axi_0_aw_bits_cache = 4'h3;
  assign io_mem_axi_0_aw_bits_prot = Queue_17_1_io_deq_bits_prot;
  assign io_mem_axi_0_aw_bits_qos = Queue_17_1_io_deq_bits_qos;
  assign io_mem_axi_0_aw_bits_region = Queue_17_1_io_deq_bits_region;
  assign io_mem_axi_0_aw_bits_id = Queue_17_1_io_deq_bits_id;
  assign io_mem_axi_0_aw_bits_user = Queue_17_1_io_deq_bits_user;
  assign io_mem_axi_0_w_valid = Queue_18_1_io_deq_valid;
  assign io_mem_axi_0_w_bits_data = Queue_18_1_io_deq_bits_data;
  assign io_mem_axi_0_w_bits_last = Queue_18_1_io_deq_bits_last;
  assign io_mem_axi_0_w_bits_id = Queue_18_1_io_deq_bits_id;
  assign io_mem_axi_0_w_bits_strb = Queue_18_1_io_deq_bits_strb;
  assign io_mem_axi_0_w_bits_user = Queue_18_1_io_deq_bits_user;
  assign io_mem_axi_0_b_ready = Queue_20_1_io_enq_ready;
  assign io_mem_axi_0_ar_valid = Queue_16_1_io_deq_valid;
  assign io_mem_axi_0_ar_bits_addr = Queue_16_1_io_deq_bits_addr;
  assign io_mem_axi_0_ar_bits_len = Queue_16_1_io_deq_bits_len;
  assign io_mem_axi_0_ar_bits_size = Queue_16_1_io_deq_bits_size;
  assign io_mem_axi_0_ar_bits_burst = Queue_16_1_io_deq_bits_burst;
  assign io_mem_axi_0_ar_bits_lock = Queue_16_1_io_deq_bits_lock;
  assign io_mem_axi_0_ar_bits_cache = 4'h3;
  assign io_mem_axi_0_ar_bits_prot = Queue_16_1_io_deq_bits_prot;
  assign io_mem_axi_0_ar_bits_qos = Queue_16_1_io_deq_bits_qos;
  assign io_mem_axi_0_ar_bits_region = Queue_16_1_io_deq_bits_region;
  assign io_mem_axi_0_ar_bits_id = Queue_16_1_io_deq_bits_id;
  assign io_mem_axi_0_ar_bits_user = Queue_16_1_io_deq_bits_user;
  assign io_mem_axi_0_r_ready = Queue_19_1_io_enq_ready;
  assign io_mmio_acquire_valid = mmioManager_io_outer_acquire_valid;
  assign io_mmio_acquire_bits_addr_block = mmioManager_io_outer_acquire_bits_addr_block;
  assign io_mmio_acquire_bits_client_xact_id = mmioManager_io_outer_acquire_bits_client_xact_id;
  assign io_mmio_acquire_bits_addr_beat = mmioManager_io_outer_acquire_bits_addr_beat;
  assign io_mmio_acquire_bits_is_builtin_type = mmioManager_io_outer_acquire_bits_is_builtin_type;
  assign io_mmio_acquire_bits_a_type = mmioManager_io_outer_acquire_bits_a_type;
  assign io_mmio_acquire_bits_union = mmioManager_io_outer_acquire_bits_union;
  assign io_mmio_acquire_bits_data = mmioManager_io_outer_acquire_bits_data;
  assign io_mmio_grant_ready = mmioManager_io_outer_grant_ready;
  assign l1tol2net_clk = clk;
  assign l1tol2net_reset = reset;
  assign l1tol2net_io_clients_cached_0_acquire_valid = io_tiles_cached_0_acquire_valid;
  assign l1tol2net_io_clients_cached_0_acquire_bits_addr_block = io_tiles_cached_0_acquire_bits_addr_block;
  assign l1tol2net_io_clients_cached_0_acquire_bits_client_xact_id = io_tiles_cached_0_acquire_bits_client_xact_id;
  assign l1tol2net_io_clients_cached_0_acquire_bits_addr_beat = io_tiles_cached_0_acquire_bits_addr_beat;
  assign l1tol2net_io_clients_cached_0_acquire_bits_is_builtin_type = io_tiles_cached_0_acquire_bits_is_builtin_type;
  assign l1tol2net_io_clients_cached_0_acquire_bits_a_type = io_tiles_cached_0_acquire_bits_a_type;
  assign l1tol2net_io_clients_cached_0_acquire_bits_union = io_tiles_cached_0_acquire_bits_union;
  assign l1tol2net_io_clients_cached_0_acquire_bits_data = io_tiles_cached_0_acquire_bits_data;
  assign l1tol2net_io_clients_cached_0_probe_ready = io_tiles_cached_0_probe_ready;
  assign l1tol2net_io_clients_cached_0_release_valid = io_tiles_cached_0_release_valid;
  assign l1tol2net_io_clients_cached_0_release_bits_addr_beat = io_tiles_cached_0_release_bits_addr_beat;
  assign l1tol2net_io_clients_cached_0_release_bits_addr_block = io_tiles_cached_0_release_bits_addr_block;
  assign l1tol2net_io_clients_cached_0_release_bits_client_xact_id = io_tiles_cached_0_release_bits_client_xact_id;
  assign l1tol2net_io_clients_cached_0_release_bits_voluntary = io_tiles_cached_0_release_bits_voluntary;
  assign l1tol2net_io_clients_cached_0_release_bits_r_type = io_tiles_cached_0_release_bits_r_type;
  assign l1tol2net_io_clients_cached_0_release_bits_data = io_tiles_cached_0_release_bits_data;
  assign l1tol2net_io_clients_cached_0_grant_ready = io_tiles_cached_0_grant_ready;
  assign l1tol2net_io_clients_cached_0_finish_valid = io_tiles_cached_0_finish_valid;
  assign l1tol2net_io_clients_cached_0_finish_bits_manager_xact_id = io_tiles_cached_0_finish_bits_manager_xact_id;
  assign l1tol2net_io_clients_cached_0_finish_bits_manager_id = io_tiles_cached_0_finish_bits_manager_id;
  assign l1tol2net_io_clients_uncached_0_acquire_valid = io_tiles_uncached_0_acquire_valid;
  assign l1tol2net_io_clients_uncached_0_acquire_bits_addr_block = io_tiles_uncached_0_acquire_bits_addr_block;
  assign l1tol2net_io_clients_uncached_0_acquire_bits_client_xact_id = io_tiles_uncached_0_acquire_bits_client_xact_id;
  assign l1tol2net_io_clients_uncached_0_acquire_bits_addr_beat = io_tiles_uncached_0_acquire_bits_addr_beat;
  assign l1tol2net_io_clients_uncached_0_acquire_bits_is_builtin_type = io_tiles_uncached_0_acquire_bits_is_builtin_type;
  assign l1tol2net_io_clients_uncached_0_acquire_bits_a_type = io_tiles_uncached_0_acquire_bits_a_type;
  assign l1tol2net_io_clients_uncached_0_acquire_bits_union = io_tiles_uncached_0_acquire_bits_union;
  assign l1tol2net_io_clients_uncached_0_acquire_bits_data = io_tiles_uncached_0_acquire_bits_data;
  assign l1tol2net_io_clients_uncached_0_grant_ready = io_tiles_uncached_0_grant_ready;
  assign l1tol2net_io_managers_0_acquire_ready = L2BroadcastHub_1_io_inner_acquire_ready;
  assign l1tol2net_io_managers_0_grant_valid = L2BroadcastHub_1_io_inner_grant_valid;
  assign l1tol2net_io_managers_0_grant_bits_addr_beat = L2BroadcastHub_1_io_inner_grant_bits_addr_beat;
  assign l1tol2net_io_managers_0_grant_bits_client_xact_id = L2BroadcastHub_1_io_inner_grant_bits_client_xact_id;
  assign l1tol2net_io_managers_0_grant_bits_manager_xact_id = L2BroadcastHub_1_io_inner_grant_bits_manager_xact_id;
  assign l1tol2net_io_managers_0_grant_bits_is_builtin_type = L2BroadcastHub_1_io_inner_grant_bits_is_builtin_type;
  assign l1tol2net_io_managers_0_grant_bits_g_type = L2BroadcastHub_1_io_inner_grant_bits_g_type;
  assign l1tol2net_io_managers_0_grant_bits_data = L2BroadcastHub_1_io_inner_grant_bits_data;
  assign l1tol2net_io_managers_0_grant_bits_client_id = L2BroadcastHub_1_io_inner_grant_bits_client_id;
  assign l1tol2net_io_managers_0_finish_ready = L2BroadcastHub_1_io_inner_finish_ready;
  assign l1tol2net_io_managers_0_probe_valid = L2BroadcastHub_1_io_inner_probe_valid;
  assign l1tol2net_io_managers_0_probe_bits_addr_block = L2BroadcastHub_1_io_inner_probe_bits_addr_block;
  assign l1tol2net_io_managers_0_probe_bits_p_type = L2BroadcastHub_1_io_inner_probe_bits_p_type;
  assign l1tol2net_io_managers_0_probe_bits_client_id = L2BroadcastHub_1_io_inner_probe_bits_client_id;
  assign l1tol2net_io_managers_0_release_ready = L2BroadcastHub_1_io_inner_release_ready;
  assign l1tol2net_io_managers_1_acquire_ready = mmioManager_io_inner_acquire_ready;
  assign l1tol2net_io_managers_1_grant_valid = mmioManager_io_inner_grant_valid;
  assign l1tol2net_io_managers_1_grant_bits_addr_beat = mmioManager_io_inner_grant_bits_addr_beat;
  assign l1tol2net_io_managers_1_grant_bits_client_xact_id = mmioManager_io_inner_grant_bits_client_xact_id;
  assign l1tol2net_io_managers_1_grant_bits_manager_xact_id = mmioManager_io_inner_grant_bits_manager_xact_id;
  assign l1tol2net_io_managers_1_grant_bits_is_builtin_type = mmioManager_io_inner_grant_bits_is_builtin_type;
  assign l1tol2net_io_managers_1_grant_bits_g_type = mmioManager_io_inner_grant_bits_g_type;
  assign l1tol2net_io_managers_1_grant_bits_data = mmioManager_io_inner_grant_bits_data;
  assign l1tol2net_io_managers_1_grant_bits_client_id = mmioManager_io_inner_grant_bits_client_id;
  assign l1tol2net_io_managers_1_finish_ready = mmioManager_io_inner_finish_ready;
  assign l1tol2net_io_managers_1_probe_valid = mmioManager_io_inner_probe_valid;
  assign l1tol2net_io_managers_1_probe_bits_addr_block = mmioManager_io_inner_probe_bits_addr_block;
  assign l1tol2net_io_managers_1_probe_bits_p_type = mmioManager_io_inner_probe_bits_p_type;
  assign l1tol2net_io_managers_1_probe_bits_client_id = mmioManager_io_inner_probe_bits_client_id;
  assign l1tol2net_io_managers_1_release_ready = mmioManager_io_inner_release_ready;
  assign L2BroadcastHub_1_clk = clk;
  assign L2BroadcastHub_1_reset = reset;
  assign L2BroadcastHub_1_io_inner_acquire_valid = l1tol2net_io_managers_0_acquire_valid;
  assign L2BroadcastHub_1_io_inner_acquire_bits_addr_block = l1tol2net_io_managers_0_acquire_bits_addr_block;
  assign L2BroadcastHub_1_io_inner_acquire_bits_client_xact_id = l1tol2net_io_managers_0_acquire_bits_client_xact_id;
  assign L2BroadcastHub_1_io_inner_acquire_bits_addr_beat = l1tol2net_io_managers_0_acquire_bits_addr_beat;
  assign L2BroadcastHub_1_io_inner_acquire_bits_is_builtin_type = l1tol2net_io_managers_0_acquire_bits_is_builtin_type;
  assign L2BroadcastHub_1_io_inner_acquire_bits_a_type = l1tol2net_io_managers_0_acquire_bits_a_type;
  assign L2BroadcastHub_1_io_inner_acquire_bits_union = l1tol2net_io_managers_0_acquire_bits_union;
  assign L2BroadcastHub_1_io_inner_acquire_bits_data = l1tol2net_io_managers_0_acquire_bits_data;
  assign L2BroadcastHub_1_io_inner_acquire_bits_client_id = l1tol2net_io_managers_0_acquire_bits_client_id;
  assign L2BroadcastHub_1_io_inner_grant_ready = l1tol2net_io_managers_0_grant_ready;
  assign L2BroadcastHub_1_io_inner_finish_valid = l1tol2net_io_managers_0_finish_valid;
  assign L2BroadcastHub_1_io_inner_finish_bits_manager_xact_id = l1tol2net_io_managers_0_finish_bits_manager_xact_id;
  assign L2BroadcastHub_1_io_inner_probe_ready = l1tol2net_io_managers_0_probe_ready;
  assign L2BroadcastHub_1_io_inner_release_valid = l1tol2net_io_managers_0_release_valid;
  assign L2BroadcastHub_1_io_inner_release_bits_addr_beat = l1tol2net_io_managers_0_release_bits_addr_beat;
  assign L2BroadcastHub_1_io_inner_release_bits_addr_block = l1tol2net_io_managers_0_release_bits_addr_block;
  assign L2BroadcastHub_1_io_inner_release_bits_client_xact_id = l1tol2net_io_managers_0_release_bits_client_xact_id;
  assign L2BroadcastHub_1_io_inner_release_bits_voluntary = l1tol2net_io_managers_0_release_bits_voluntary;
  assign L2BroadcastHub_1_io_inner_release_bits_r_type = l1tol2net_io_managers_0_release_bits_r_type;
  assign L2BroadcastHub_1_io_inner_release_bits_data = l1tol2net_io_managers_0_release_bits_data;
  assign L2BroadcastHub_1_io_inner_release_bits_client_id = l1tol2net_io_managers_0_release_bits_client_id;
  assign L2BroadcastHub_1_io_incoherent_0 = io_incoherent_0;
  assign L2BroadcastHub_1_io_outer_acquire_ready = ClientTileLinkEnqueuer_1_io_inner_acquire_ready;
  assign L2BroadcastHub_1_io_outer_probe_valid = ClientTileLinkEnqueuer_1_io_inner_probe_valid;
  assign L2BroadcastHub_1_io_outer_probe_bits_addr_block = ClientTileLinkEnqueuer_1_io_inner_probe_bits_addr_block;
  assign L2BroadcastHub_1_io_outer_probe_bits_p_type = ClientTileLinkEnqueuer_1_io_inner_probe_bits_p_type;
  assign L2BroadcastHub_1_io_outer_release_ready = ClientTileLinkEnqueuer_1_io_inner_release_ready;
  assign L2BroadcastHub_1_io_outer_grant_valid = ClientTileLinkEnqueuer_1_io_inner_grant_valid;
  assign L2BroadcastHub_1_io_outer_grant_bits_addr_beat = ClientTileLinkEnqueuer_1_io_inner_grant_bits_addr_beat;
  assign L2BroadcastHub_1_io_outer_grant_bits_client_xact_id = ClientTileLinkEnqueuer_1_io_inner_grant_bits_client_xact_id;
  assign L2BroadcastHub_1_io_outer_grant_bits_manager_xact_id = ClientTileLinkEnqueuer_1_io_inner_grant_bits_manager_xact_id;
  assign L2BroadcastHub_1_io_outer_grant_bits_is_builtin_type = ClientTileLinkEnqueuer_1_io_inner_grant_bits_is_builtin_type;
  assign L2BroadcastHub_1_io_outer_grant_bits_g_type = ClientTileLinkEnqueuer_1_io_inner_grant_bits_g_type;
  assign L2BroadcastHub_1_io_outer_grant_bits_data = ClientTileLinkEnqueuer_1_io_inner_grant_bits_data;
  assign L2BroadcastHub_1_io_outer_grant_bits_manager_id = ClientTileLinkEnqueuer_1_io_inner_grant_bits_manager_id;
  assign L2BroadcastHub_1_io_outer_finish_ready = ClientTileLinkEnqueuer_1_io_inner_finish_ready;
  assign mmioManager_clk = clk;
  assign mmioManager_reset = reset;
  assign mmioManager_io_inner_acquire_valid = l1tol2net_io_managers_1_acquire_valid;
  assign mmioManager_io_inner_acquire_bits_addr_block = l1tol2net_io_managers_1_acquire_bits_addr_block;
  assign mmioManager_io_inner_acquire_bits_client_xact_id = l1tol2net_io_managers_1_acquire_bits_client_xact_id;
  assign mmioManager_io_inner_acquire_bits_addr_beat = l1tol2net_io_managers_1_acquire_bits_addr_beat;
  assign mmioManager_io_inner_acquire_bits_is_builtin_type = l1tol2net_io_managers_1_acquire_bits_is_builtin_type;
  assign mmioManager_io_inner_acquire_bits_a_type = l1tol2net_io_managers_1_acquire_bits_a_type;
  assign mmioManager_io_inner_acquire_bits_union = l1tol2net_io_managers_1_acquire_bits_union;
  assign mmioManager_io_inner_acquire_bits_data = l1tol2net_io_managers_1_acquire_bits_data;
  assign mmioManager_io_inner_acquire_bits_client_id = l1tol2net_io_managers_1_acquire_bits_client_id;
  assign mmioManager_io_inner_grant_ready = l1tol2net_io_managers_1_grant_ready;
  assign mmioManager_io_inner_finish_valid = l1tol2net_io_managers_1_finish_valid;
  assign mmioManager_io_inner_finish_bits_manager_xact_id = l1tol2net_io_managers_1_finish_bits_manager_xact_id;
  assign mmioManager_io_inner_probe_ready = l1tol2net_io_managers_1_probe_ready;
  assign mmioManager_io_inner_release_valid = l1tol2net_io_managers_1_release_valid;
  assign mmioManager_io_inner_release_bits_addr_beat = l1tol2net_io_managers_1_release_bits_addr_beat;
  assign mmioManager_io_inner_release_bits_addr_block = l1tol2net_io_managers_1_release_bits_addr_block;
  assign mmioManager_io_inner_release_bits_client_xact_id = l1tol2net_io_managers_1_release_bits_client_xact_id;
  assign mmioManager_io_inner_release_bits_voluntary = l1tol2net_io_managers_1_release_bits_voluntary;
  assign mmioManager_io_inner_release_bits_r_type = l1tol2net_io_managers_1_release_bits_r_type;
  assign mmioManager_io_inner_release_bits_data = l1tol2net_io_managers_1_release_bits_data;
  assign mmioManager_io_inner_release_bits_client_id = l1tol2net_io_managers_1_release_bits_client_id;
  assign mmioManager_io_incoherent_0 = GEN_0;
  assign mmioManager_io_outer_acquire_ready = io_mmio_acquire_ready;
  assign mmioManager_io_outer_grant_valid = io_mmio_grant_valid;
  assign mmioManager_io_outer_grant_bits_addr_beat = io_mmio_grant_bits_addr_beat;
  assign mmioManager_io_outer_grant_bits_client_xact_id = io_mmio_grant_bits_client_xact_id;
  assign mmioManager_io_outer_grant_bits_manager_xact_id = io_mmio_grant_bits_manager_xact_id;
  assign mmioManager_io_outer_grant_bits_is_builtin_type = io_mmio_grant_bits_is_builtin_type;
  assign mmioManager_io_outer_grant_bits_g_type = io_mmio_grant_bits_g_type;
  assign mmioManager_io_outer_grant_bits_data = io_mmio_grant_bits_data;
  assign mem_ic_clk = clk;
  assign mem_ic_reset = reset;
  assign mem_ic_io_in_0_acquire_valid = ClientTileLinkIOUnwrapper_1_io_out_acquire_valid;
  assign mem_ic_io_in_0_acquire_bits_addr_block = ClientTileLinkIOUnwrapper_1_io_out_acquire_bits_addr_block;
  assign mem_ic_io_in_0_acquire_bits_client_xact_id = ClientTileLinkIOUnwrapper_1_io_out_acquire_bits_client_xact_id;
  assign mem_ic_io_in_0_acquire_bits_addr_beat = ClientTileLinkIOUnwrapper_1_io_out_acquire_bits_addr_beat;
  assign mem_ic_io_in_0_acquire_bits_is_builtin_type = ClientTileLinkIOUnwrapper_1_io_out_acquire_bits_is_builtin_type;
  assign mem_ic_io_in_0_acquire_bits_a_type = ClientTileLinkIOUnwrapper_1_io_out_acquire_bits_a_type;
  assign mem_ic_io_in_0_acquire_bits_union = ClientTileLinkIOUnwrapper_1_io_out_acquire_bits_union;
  assign mem_ic_io_in_0_acquire_bits_data = ClientTileLinkIOUnwrapper_1_io_out_acquire_bits_data;
  assign mem_ic_io_in_0_grant_ready = ClientTileLinkIOUnwrapper_1_io_out_grant_ready;
  assign mem_ic_io_out_0_acquire_ready = NastiIOTileLinkIOConverter_1_io_tl_acquire_ready;
  assign mem_ic_io_out_0_grant_valid = NastiIOTileLinkIOConverter_1_io_tl_grant_valid;
  assign mem_ic_io_out_0_grant_bits_addr_beat = NastiIOTileLinkIOConverter_1_io_tl_grant_bits_addr_beat;
  assign mem_ic_io_out_0_grant_bits_client_xact_id = NastiIOTileLinkIOConverter_1_io_tl_grant_bits_client_xact_id;
  assign mem_ic_io_out_0_grant_bits_manager_xact_id = NastiIOTileLinkIOConverter_1_io_tl_grant_bits_manager_xact_id;
  assign mem_ic_io_out_0_grant_bits_is_builtin_type = NastiIOTileLinkIOConverter_1_io_tl_grant_bits_is_builtin_type;
  assign mem_ic_io_out_0_grant_bits_g_type = NastiIOTileLinkIOConverter_1_io_tl_grant_bits_g_type;
  assign mem_ic_io_out_0_grant_bits_data = NastiIOTileLinkIOConverter_1_io_tl_grant_bits_data;
  assign ClientTileLinkIOUnwrapper_1_clk = clk;
  assign ClientTileLinkIOUnwrapper_1_reset = reset;
  assign ClientTileLinkIOUnwrapper_1_io_in_acquire_valid = ClientTileLinkEnqueuer_1_io_outer_acquire_valid;
  assign ClientTileLinkIOUnwrapper_1_io_in_acquire_bits_addr_block = ClientTileLinkEnqueuer_1_io_outer_acquire_bits_addr_block;
  assign ClientTileLinkIOUnwrapper_1_io_in_acquire_bits_client_xact_id = ClientTileLinkEnqueuer_1_io_outer_acquire_bits_client_xact_id;
  assign ClientTileLinkIOUnwrapper_1_io_in_acquire_bits_addr_beat = ClientTileLinkEnqueuer_1_io_outer_acquire_bits_addr_beat;
  assign ClientTileLinkIOUnwrapper_1_io_in_acquire_bits_is_builtin_type = ClientTileLinkEnqueuer_1_io_outer_acquire_bits_is_builtin_type;
  assign ClientTileLinkIOUnwrapper_1_io_in_acquire_bits_a_type = ClientTileLinkEnqueuer_1_io_outer_acquire_bits_a_type;
  assign ClientTileLinkIOUnwrapper_1_io_in_acquire_bits_union = ClientTileLinkEnqueuer_1_io_outer_acquire_bits_union;
  assign ClientTileLinkIOUnwrapper_1_io_in_acquire_bits_data = ClientTileLinkEnqueuer_1_io_outer_acquire_bits_data;
  assign ClientTileLinkIOUnwrapper_1_io_in_probe_ready = ClientTileLinkEnqueuer_1_io_outer_probe_ready;
  assign ClientTileLinkIOUnwrapper_1_io_in_release_valid = ClientTileLinkEnqueuer_1_io_outer_release_valid;
  assign ClientTileLinkIOUnwrapper_1_io_in_release_bits_addr_beat = ClientTileLinkEnqueuer_1_io_outer_release_bits_addr_beat;
  assign ClientTileLinkIOUnwrapper_1_io_in_release_bits_addr_block = ClientTileLinkEnqueuer_1_io_outer_release_bits_addr_block;
  assign ClientTileLinkIOUnwrapper_1_io_in_release_bits_client_xact_id = ClientTileLinkEnqueuer_1_io_outer_release_bits_client_xact_id;
  assign ClientTileLinkIOUnwrapper_1_io_in_release_bits_voluntary = ClientTileLinkEnqueuer_1_io_outer_release_bits_voluntary;
  assign ClientTileLinkIOUnwrapper_1_io_in_release_bits_r_type = ClientTileLinkEnqueuer_1_io_outer_release_bits_r_type;
  assign ClientTileLinkIOUnwrapper_1_io_in_release_bits_data = ClientTileLinkEnqueuer_1_io_outer_release_bits_data;
  assign ClientTileLinkIOUnwrapper_1_io_in_grant_ready = ClientTileLinkEnqueuer_1_io_outer_grant_ready;
  assign ClientTileLinkIOUnwrapper_1_io_in_finish_valid = ClientTileLinkEnqueuer_1_io_outer_finish_valid;
  assign ClientTileLinkIOUnwrapper_1_io_in_finish_bits_manager_xact_id = ClientTileLinkEnqueuer_1_io_outer_finish_bits_manager_xact_id;
  assign ClientTileLinkIOUnwrapper_1_io_in_finish_bits_manager_id = ClientTileLinkEnqueuer_1_io_outer_finish_bits_manager_id;
  assign ClientTileLinkIOUnwrapper_1_io_out_acquire_ready = mem_ic_io_in_0_acquire_ready;
  assign ClientTileLinkIOUnwrapper_1_io_out_grant_valid = mem_ic_io_in_0_grant_valid;
  assign ClientTileLinkIOUnwrapper_1_io_out_grant_bits_addr_beat = mem_ic_io_in_0_grant_bits_addr_beat;
  assign ClientTileLinkIOUnwrapper_1_io_out_grant_bits_client_xact_id = mem_ic_io_in_0_grant_bits_client_xact_id;
  assign ClientTileLinkIOUnwrapper_1_io_out_grant_bits_manager_xact_id = mem_ic_io_in_0_grant_bits_manager_xact_id;
  assign ClientTileLinkIOUnwrapper_1_io_out_grant_bits_is_builtin_type = mem_ic_io_in_0_grant_bits_is_builtin_type;
  assign ClientTileLinkIOUnwrapper_1_io_out_grant_bits_g_type = mem_ic_io_in_0_grant_bits_g_type;
  assign ClientTileLinkIOUnwrapper_1_io_out_grant_bits_data = mem_ic_io_in_0_grant_bits_data;
  assign ClientTileLinkEnqueuer_1_clk = clk;
  assign ClientTileLinkEnqueuer_1_reset = reset;
  assign ClientTileLinkEnqueuer_1_io_inner_acquire_valid = L2BroadcastHub_1_io_outer_acquire_valid;
  assign ClientTileLinkEnqueuer_1_io_inner_acquire_bits_addr_block = L2BroadcastHub_1_io_outer_acquire_bits_addr_block;
  assign ClientTileLinkEnqueuer_1_io_inner_acquire_bits_client_xact_id = L2BroadcastHub_1_io_outer_acquire_bits_client_xact_id;
  assign ClientTileLinkEnqueuer_1_io_inner_acquire_bits_addr_beat = L2BroadcastHub_1_io_outer_acquire_bits_addr_beat;
  assign ClientTileLinkEnqueuer_1_io_inner_acquire_bits_is_builtin_type = L2BroadcastHub_1_io_outer_acquire_bits_is_builtin_type;
  assign ClientTileLinkEnqueuer_1_io_inner_acquire_bits_a_type = L2BroadcastHub_1_io_outer_acquire_bits_a_type;
  assign ClientTileLinkEnqueuer_1_io_inner_acquire_bits_union = L2BroadcastHub_1_io_outer_acquire_bits_union;
  assign ClientTileLinkEnqueuer_1_io_inner_acquire_bits_data = L2BroadcastHub_1_io_outer_acquire_bits_data;
  assign ClientTileLinkEnqueuer_1_io_inner_probe_ready = L2BroadcastHub_1_io_outer_probe_ready;
  assign ClientTileLinkEnqueuer_1_io_inner_release_valid = L2BroadcastHub_1_io_outer_release_valid;
  assign ClientTileLinkEnqueuer_1_io_inner_release_bits_addr_beat = L2BroadcastHub_1_io_outer_release_bits_addr_beat;
  assign ClientTileLinkEnqueuer_1_io_inner_release_bits_addr_block = L2BroadcastHub_1_io_outer_release_bits_addr_block;
  assign ClientTileLinkEnqueuer_1_io_inner_release_bits_client_xact_id = L2BroadcastHub_1_io_outer_release_bits_client_xact_id;
  assign ClientTileLinkEnqueuer_1_io_inner_release_bits_voluntary = L2BroadcastHub_1_io_outer_release_bits_voluntary;
  assign ClientTileLinkEnqueuer_1_io_inner_release_bits_r_type = L2BroadcastHub_1_io_outer_release_bits_r_type;
  assign ClientTileLinkEnqueuer_1_io_inner_release_bits_data = L2BroadcastHub_1_io_outer_release_bits_data;
  assign ClientTileLinkEnqueuer_1_io_inner_grant_ready = L2BroadcastHub_1_io_outer_grant_ready;
  assign ClientTileLinkEnqueuer_1_io_inner_finish_valid = L2BroadcastHub_1_io_outer_finish_valid;
  assign ClientTileLinkEnqueuer_1_io_inner_finish_bits_manager_xact_id = L2BroadcastHub_1_io_outer_finish_bits_manager_xact_id;
  assign ClientTileLinkEnqueuer_1_io_inner_finish_bits_manager_id = L2BroadcastHub_1_io_outer_finish_bits_manager_id;
  assign ClientTileLinkEnqueuer_1_io_outer_acquire_ready = ClientTileLinkIOUnwrapper_1_io_in_acquire_ready;
  assign ClientTileLinkEnqueuer_1_io_outer_probe_valid = ClientTileLinkIOUnwrapper_1_io_in_probe_valid;
  assign ClientTileLinkEnqueuer_1_io_outer_probe_bits_addr_block = ClientTileLinkIOUnwrapper_1_io_in_probe_bits_addr_block;
  assign ClientTileLinkEnqueuer_1_io_outer_probe_bits_p_type = ClientTileLinkIOUnwrapper_1_io_in_probe_bits_p_type;
  assign ClientTileLinkEnqueuer_1_io_outer_release_ready = ClientTileLinkIOUnwrapper_1_io_in_release_ready;
  assign ClientTileLinkEnqueuer_1_io_outer_grant_valid = ClientTileLinkIOUnwrapper_1_io_in_grant_valid;
  assign ClientTileLinkEnqueuer_1_io_outer_grant_bits_addr_beat = ClientTileLinkIOUnwrapper_1_io_in_grant_bits_addr_beat;
  assign ClientTileLinkEnqueuer_1_io_outer_grant_bits_client_xact_id = ClientTileLinkIOUnwrapper_1_io_in_grant_bits_client_xact_id;
  assign ClientTileLinkEnqueuer_1_io_outer_grant_bits_manager_xact_id = ClientTileLinkIOUnwrapper_1_io_in_grant_bits_manager_xact_id;
  assign ClientTileLinkEnqueuer_1_io_outer_grant_bits_is_builtin_type = ClientTileLinkIOUnwrapper_1_io_in_grant_bits_is_builtin_type;
  assign ClientTileLinkEnqueuer_1_io_outer_grant_bits_g_type = ClientTileLinkIOUnwrapper_1_io_in_grant_bits_g_type;
  assign ClientTileLinkEnqueuer_1_io_outer_grant_bits_data = ClientTileLinkIOUnwrapper_1_io_in_grant_bits_data;
  assign ClientTileLinkEnqueuer_1_io_outer_grant_bits_manager_id = ClientTileLinkIOUnwrapper_1_io_in_grant_bits_manager_id;
  assign ClientTileLinkEnqueuer_1_io_outer_finish_ready = ClientTileLinkIOUnwrapper_1_io_in_finish_ready;
  assign NastiIOTileLinkIOConverter_1_clk = clk;
  assign NastiIOTileLinkIOConverter_1_reset = reset;
  assign NastiIOTileLinkIOConverter_1_io_tl_acquire_valid = mem_ic_io_out_0_acquire_valid;
  assign NastiIOTileLinkIOConverter_1_io_tl_acquire_bits_addr_block = mem_ic_io_out_0_acquire_bits_addr_block;
  assign NastiIOTileLinkIOConverter_1_io_tl_acquire_bits_client_xact_id = mem_ic_io_out_0_acquire_bits_client_xact_id;
  assign NastiIOTileLinkIOConverter_1_io_tl_acquire_bits_addr_beat = mem_ic_io_out_0_acquire_bits_addr_beat;
  assign NastiIOTileLinkIOConverter_1_io_tl_acquire_bits_is_builtin_type = mem_ic_io_out_0_acquire_bits_is_builtin_type;
  assign NastiIOTileLinkIOConverter_1_io_tl_acquire_bits_a_type = mem_ic_io_out_0_acquire_bits_a_type;
  assign NastiIOTileLinkIOConverter_1_io_tl_acquire_bits_union = mem_ic_io_out_0_acquire_bits_union;
  assign NastiIOTileLinkIOConverter_1_io_tl_acquire_bits_data = mem_ic_io_out_0_acquire_bits_data;
  assign NastiIOTileLinkIOConverter_1_io_tl_grant_ready = mem_ic_io_out_0_grant_ready;
  assign NastiIOTileLinkIOConverter_1_io_nasti_aw_ready = Queue_17_1_io_enq_ready;
  assign NastiIOTileLinkIOConverter_1_io_nasti_w_ready = Queue_18_1_io_enq_ready;
  assign NastiIOTileLinkIOConverter_1_io_nasti_b_valid = Queue_20_1_io_deq_valid;
  assign NastiIOTileLinkIOConverter_1_io_nasti_b_bits_resp = Queue_20_1_io_deq_bits_resp;
  assign NastiIOTileLinkIOConverter_1_io_nasti_b_bits_id = Queue_20_1_io_deq_bits_id;
  assign NastiIOTileLinkIOConverter_1_io_nasti_b_bits_user = Queue_20_1_io_deq_bits_user;
  assign NastiIOTileLinkIOConverter_1_io_nasti_ar_ready = Queue_16_1_io_enq_ready;
  assign NastiIOTileLinkIOConverter_1_io_nasti_r_valid = Queue_19_1_io_deq_valid;
  assign NastiIOTileLinkIOConverter_1_io_nasti_r_bits_resp = Queue_19_1_io_deq_bits_resp;
  assign NastiIOTileLinkIOConverter_1_io_nasti_r_bits_data = Queue_19_1_io_deq_bits_data;
  assign NastiIOTileLinkIOConverter_1_io_nasti_r_bits_last = Queue_19_1_io_deq_bits_last;
  assign NastiIOTileLinkIOConverter_1_io_nasti_r_bits_id = Queue_19_1_io_deq_bits_id;
  assign NastiIOTileLinkIOConverter_1_io_nasti_r_bits_user = Queue_19_1_io_deq_bits_user;
  assign Queue_16_1_clk = clk;
  assign Queue_16_1_reset = reset;
  assign Queue_16_1_io_enq_valid = NastiIOTileLinkIOConverter_1_io_nasti_ar_valid;
  assign Queue_16_1_io_enq_bits_addr = NastiIOTileLinkIOConverter_1_io_nasti_ar_bits_addr;
  assign Queue_16_1_io_enq_bits_len = NastiIOTileLinkIOConverter_1_io_nasti_ar_bits_len;
  assign Queue_16_1_io_enq_bits_size = NastiIOTileLinkIOConverter_1_io_nasti_ar_bits_size;
  assign Queue_16_1_io_enq_bits_burst = NastiIOTileLinkIOConverter_1_io_nasti_ar_bits_burst;
  assign Queue_16_1_io_enq_bits_lock = NastiIOTileLinkIOConverter_1_io_nasti_ar_bits_lock;
  assign Queue_16_1_io_enq_bits_cache = NastiIOTileLinkIOConverter_1_io_nasti_ar_bits_cache;
  assign Queue_16_1_io_enq_bits_prot = NastiIOTileLinkIOConverter_1_io_nasti_ar_bits_prot;
  assign Queue_16_1_io_enq_bits_qos = NastiIOTileLinkIOConverter_1_io_nasti_ar_bits_qos;
  assign Queue_16_1_io_enq_bits_region = NastiIOTileLinkIOConverter_1_io_nasti_ar_bits_region;
  assign Queue_16_1_io_enq_bits_id = NastiIOTileLinkIOConverter_1_io_nasti_ar_bits_id;
  assign Queue_16_1_io_enq_bits_user = NastiIOTileLinkIOConverter_1_io_nasti_ar_bits_user;
  assign Queue_16_1_io_deq_ready = io_mem_axi_0_ar_ready;
  assign Queue_17_1_clk = clk;
  assign Queue_17_1_reset = reset;
  assign Queue_17_1_io_enq_valid = NastiIOTileLinkIOConverter_1_io_nasti_aw_valid;
  assign Queue_17_1_io_enq_bits_addr = NastiIOTileLinkIOConverter_1_io_nasti_aw_bits_addr;
  assign Queue_17_1_io_enq_bits_len = NastiIOTileLinkIOConverter_1_io_nasti_aw_bits_len;
  assign Queue_17_1_io_enq_bits_size = NastiIOTileLinkIOConverter_1_io_nasti_aw_bits_size;
  assign Queue_17_1_io_enq_bits_burst = NastiIOTileLinkIOConverter_1_io_nasti_aw_bits_burst;
  assign Queue_17_1_io_enq_bits_lock = NastiIOTileLinkIOConverter_1_io_nasti_aw_bits_lock;
  assign Queue_17_1_io_enq_bits_cache = NastiIOTileLinkIOConverter_1_io_nasti_aw_bits_cache;
  assign Queue_17_1_io_enq_bits_prot = NastiIOTileLinkIOConverter_1_io_nasti_aw_bits_prot;
  assign Queue_17_1_io_enq_bits_qos = NastiIOTileLinkIOConverter_1_io_nasti_aw_bits_qos;
  assign Queue_17_1_io_enq_bits_region = NastiIOTileLinkIOConverter_1_io_nasti_aw_bits_region;
  assign Queue_17_1_io_enq_bits_id = NastiIOTileLinkIOConverter_1_io_nasti_aw_bits_id;
  assign Queue_17_1_io_enq_bits_user = NastiIOTileLinkIOConverter_1_io_nasti_aw_bits_user;
  assign Queue_17_1_io_deq_ready = io_mem_axi_0_aw_ready;
  assign Queue_18_1_clk = clk;
  assign Queue_18_1_reset = reset;
  assign Queue_18_1_io_enq_valid = NastiIOTileLinkIOConverter_1_io_nasti_w_valid;
  assign Queue_18_1_io_enq_bits_data = NastiIOTileLinkIOConverter_1_io_nasti_w_bits_data;
  assign Queue_18_1_io_enq_bits_last = NastiIOTileLinkIOConverter_1_io_nasti_w_bits_last;
  assign Queue_18_1_io_enq_bits_id = NastiIOTileLinkIOConverter_1_io_nasti_w_bits_id;
  assign Queue_18_1_io_enq_bits_strb = NastiIOTileLinkIOConverter_1_io_nasti_w_bits_strb;
  assign Queue_18_1_io_enq_bits_user = NastiIOTileLinkIOConverter_1_io_nasti_w_bits_user;
  assign Queue_18_1_io_deq_ready = io_mem_axi_0_w_ready;
  assign Queue_19_1_clk = clk;
  assign Queue_19_1_reset = reset;
  assign Queue_19_1_io_enq_valid = io_mem_axi_0_r_valid;
  assign Queue_19_1_io_enq_bits_resp = io_mem_axi_0_r_bits_resp;
  assign Queue_19_1_io_enq_bits_data = io_mem_axi_0_r_bits_data;
  assign Queue_19_1_io_enq_bits_last = io_mem_axi_0_r_bits_last;
  assign Queue_19_1_io_enq_bits_id = io_mem_axi_0_r_bits_id;
  assign Queue_19_1_io_enq_bits_user = io_mem_axi_0_r_bits_user;
  assign Queue_19_1_io_deq_ready = NastiIOTileLinkIOConverter_1_io_nasti_r_ready;
  assign Queue_20_1_clk = clk;
  assign Queue_20_1_reset = reset;
  assign Queue_20_1_io_enq_valid = io_mem_axi_0_b_valid;
  assign Queue_20_1_io_enq_bits_resp = io_mem_axi_0_b_bits_resp;
  assign Queue_20_1_io_enq_bits_id = io_mem_axi_0_b_bits_id;
  assign Queue_20_1_io_enq_bits_user = io_mem_axi_0_b_bits_user;
  assign Queue_20_1_io_deq_ready = NastiIOTileLinkIOConverter_1_io_nasti_b_ready;
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifndef verilator
      #0.002;
    `endif
  `ifdef RANDOMIZE
  GEN_1 = {1{$random}};
  GEN_0 = GEN_1[0:0];
  `endif
  end
`endif
endmodule
module LockingRRArbiter_10(
  input   clk,
  input   reset,
  output  io_in_0_ready,
  input   io_in_0_valid,
  input  [2:0] io_in_0_bits_addr_beat,
  input  [1:0] io_in_0_bits_client_xact_id,
  input   io_in_0_bits_manager_xact_id,
  input   io_in_0_bits_is_builtin_type,
  input  [3:0] io_in_0_bits_g_type,
  input  [63:0] io_in_0_bits_data,
  input   io_out_ready,
  output  io_out_valid,
  output [2:0] io_out_bits_addr_beat,
  output [1:0] io_out_bits_client_xact_id,
  output  io_out_bits_manager_xact_id,
  output  io_out_bits_is_builtin_type,
  output [3:0] io_out_bits_g_type,
  output [63:0] io_out_bits_data,
  output  io_chosen
);
  wire  choice;
  wire  GEN_0;
  wire [2:0] GEN_1;
  wire [1:0] GEN_2;
  wire  GEN_3;
  wire  GEN_4;
  wire [3:0] GEN_5;
  wire [63:0] GEN_6;
  reg [2:0] T_518;
  reg [31:0] GEN_12;
  reg  T_520;
  reg [31:0] GEN_13;
  wire  T_522;
  wire [2:0] T_530_0;
  wire [3:0] GEN_11;
  wire  T_532;
  wire  T_533;
  wire  T_534;
  wire  T_536;
  wire  T_537;
  wire [3:0] T_541;
  wire [2:0] T_542;
  wire  GEN_7;
  wire [2:0] GEN_8;
  wire  GEN_9;
  reg  lastGrant;
  reg [31:0] GEN_14;
  wire  GEN_10;
  wire  T_553;
  wire  T_554;
  wire  T_555;
  assign io_in_0_ready = T_555;
  assign io_out_valid = GEN_0;
  assign io_out_bits_addr_beat = GEN_1;
  assign io_out_bits_client_xact_id = GEN_2;
  assign io_out_bits_manager_xact_id = GEN_3;
  assign io_out_bits_is_builtin_type = GEN_4;
  assign io_out_bits_g_type = GEN_5;
  assign io_out_bits_data = GEN_6;
  assign io_chosen = GEN_9;
  assign choice = 1'h0;
  assign GEN_0 = io_in_0_valid;
  assign GEN_1 = io_in_0_bits_addr_beat;
  assign GEN_2 = io_in_0_bits_client_xact_id;
  assign GEN_3 = io_in_0_bits_manager_xact_id;
  assign GEN_4 = io_in_0_bits_is_builtin_type;
  assign GEN_5 = io_in_0_bits_g_type;
  assign GEN_6 = io_in_0_bits_data;
  assign T_522 = T_518 != 3'h0;
  assign T_530_0 = 3'h5;
  assign GEN_11 = {{1'd0}, T_530_0};
  assign T_532 = io_out_bits_g_type == GEN_11;
  assign T_533 = io_out_bits_g_type == 4'h0;
  assign T_534 = io_out_bits_is_builtin_type ? T_532 : T_533;
  assign T_536 = io_out_ready & io_out_valid;
  assign T_537 = T_536 & T_534;
  assign T_541 = T_518 + 3'h1;
  assign T_542 = T_541[2:0];
  assign GEN_7 = T_537 ? io_chosen : T_520;
  assign GEN_8 = T_537 ? T_542 : T_518;
  assign GEN_9 = T_522 ? T_520 : choice;
  assign GEN_10 = T_536 ? io_chosen : lastGrant;
  assign T_553 = T_520 == 1'h0;
  assign T_554 = T_522 ? T_553 : 1'h1;
  assign T_555 = T_554 & io_out_ready;
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifndef verilator
      #0.002;
    `endif
  `ifdef RANDOMIZE
  GEN_12 = {1{$random}};
  T_518 = GEN_12[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_13 = {1{$random}};
  T_520 = GEN_13[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_14 = {1{$random}};
  lastGrant = GEN_14[0:0];
  `endif
  end
`endif
  always @(posedge clk) begin
    if(reset) begin
      T_518 <= 3'h0;
    end else begin
      if(T_537) begin
        T_518 <= T_542;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_537) begin
        T_520 <= io_chosen;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_536) begin
        lastGrant <= io_chosen;
      end
    end
  end
endmodule
module ClientUncachedTileLinkIORouter(
  input   clk,
  input   reset,
  output  io_in_acquire_ready,
  input   io_in_acquire_valid,
  input  [25:0] io_in_acquire_bits_addr_block,
  input  [1:0] io_in_acquire_bits_client_xact_id,
  input  [2:0] io_in_acquire_bits_addr_beat,
  input   io_in_acquire_bits_is_builtin_type,
  input  [2:0] io_in_acquire_bits_a_type,
  input  [11:0] io_in_acquire_bits_union,
  input  [63:0] io_in_acquire_bits_data,
  input   io_in_grant_ready,
  output  io_in_grant_valid,
  output [2:0] io_in_grant_bits_addr_beat,
  output [1:0] io_in_grant_bits_client_xact_id,
  output  io_in_grant_bits_manager_xact_id,
  output  io_in_grant_bits_is_builtin_type,
  output [3:0] io_in_grant_bits_g_type,
  output [63:0] io_in_grant_bits_data,
  input   io_out_0_acquire_ready,
  output  io_out_0_acquire_valid,
  output [25:0] io_out_0_acquire_bits_addr_block,
  output [1:0] io_out_0_acquire_bits_client_xact_id,
  output [2:0] io_out_0_acquire_bits_addr_beat,
  output  io_out_0_acquire_bits_is_builtin_type,
  output [2:0] io_out_0_acquire_bits_a_type,
  output [11:0] io_out_0_acquire_bits_union,
  output [63:0] io_out_0_acquire_bits_data,
  output  io_out_0_grant_ready,
  input   io_out_0_grant_valid,
  input  [2:0] io_out_0_grant_bits_addr_beat,
  input  [1:0] io_out_0_grant_bits_client_xact_id,
  input   io_out_0_grant_bits_manager_xact_id,
  input   io_out_0_grant_bits_is_builtin_type,
  input  [3:0] io_out_0_grant_bits_g_type,
  input  [63:0] io_out_0_grant_bits_data
);
  wire [2:0] T_1246_0;
  wire [2:0] T_1246_1;
  wire  T_1248;
  wire  T_1249;
  wire  T_1250;
  wire  T_1251;
  wire [2:0] T_1252;
  wire [2:0] T_1254;
  wire [28:0] T_1255;
  wire [31:0] T_1256;
  wire  T_1260;
  wire  T_1263;
  wire  GEN_0;
  wire  gnt_arb_clk;
  wire  gnt_arb_reset;
  wire  gnt_arb_io_in_0_ready;
  wire  gnt_arb_io_in_0_valid;
  wire [2:0] gnt_arb_io_in_0_bits_addr_beat;
  wire [1:0] gnt_arb_io_in_0_bits_client_xact_id;
  wire  gnt_arb_io_in_0_bits_manager_xact_id;
  wire  gnt_arb_io_in_0_bits_is_builtin_type;
  wire [3:0] gnt_arb_io_in_0_bits_g_type;
  wire [63:0] gnt_arb_io_in_0_bits_data;
  wire  gnt_arb_io_out_ready;
  wire  gnt_arb_io_out_valid;
  wire [2:0] gnt_arb_io_out_bits_addr_beat;
  wire [1:0] gnt_arb_io_out_bits_client_xact_id;
  wire  gnt_arb_io_out_bits_manager_xact_id;
  wire  gnt_arb_io_out_bits_is_builtin_type;
  wire [3:0] gnt_arb_io_out_bits_g_type;
  wire [63:0] gnt_arb_io_out_bits_data;
  wire  gnt_arb_io_chosen;
  wire  T_1288;
  wire  T_1291;
  wire  T_1292;
  wire  T_1294;
  LockingRRArbiter_10 gnt_arb (
    .clk(gnt_arb_clk),
    .reset(gnt_arb_reset),
    .io_in_0_ready(gnt_arb_io_in_0_ready),
    .io_in_0_valid(gnt_arb_io_in_0_valid),
    .io_in_0_bits_addr_beat(gnt_arb_io_in_0_bits_addr_beat),
    .io_in_0_bits_client_xact_id(gnt_arb_io_in_0_bits_client_xact_id),
    .io_in_0_bits_manager_xact_id(gnt_arb_io_in_0_bits_manager_xact_id),
    .io_in_0_bits_is_builtin_type(gnt_arb_io_in_0_bits_is_builtin_type),
    .io_in_0_bits_g_type(gnt_arb_io_in_0_bits_g_type),
    .io_in_0_bits_data(gnt_arb_io_in_0_bits_data),
    .io_out_ready(gnt_arb_io_out_ready),
    .io_out_valid(gnt_arb_io_out_valid),
    .io_out_bits_addr_beat(gnt_arb_io_out_bits_addr_beat),
    .io_out_bits_client_xact_id(gnt_arb_io_out_bits_client_xact_id),
    .io_out_bits_manager_xact_id(gnt_arb_io_out_bits_manager_xact_id),
    .io_out_bits_is_builtin_type(gnt_arb_io_out_bits_is_builtin_type),
    .io_out_bits_g_type(gnt_arb_io_out_bits_g_type),
    .io_out_bits_data(gnt_arb_io_out_bits_data),
    .io_chosen(gnt_arb_io_chosen)
  );
  assign io_in_acquire_ready = GEN_0;
  assign io_in_grant_valid = gnt_arb_io_out_valid;
  assign io_in_grant_bits_addr_beat = gnt_arb_io_out_bits_addr_beat;
  assign io_in_grant_bits_client_xact_id = gnt_arb_io_out_bits_client_xact_id;
  assign io_in_grant_bits_manager_xact_id = gnt_arb_io_out_bits_manager_xact_id;
  assign io_in_grant_bits_is_builtin_type = gnt_arb_io_out_bits_is_builtin_type;
  assign io_in_grant_bits_g_type = gnt_arb_io_out_bits_g_type;
  assign io_in_grant_bits_data = gnt_arb_io_out_bits_data;
  assign io_out_0_acquire_valid = T_1263;
  assign io_out_0_acquire_bits_addr_block = io_in_acquire_bits_addr_block;
  assign io_out_0_acquire_bits_client_xact_id = io_in_acquire_bits_client_xact_id;
  assign io_out_0_acquire_bits_addr_beat = io_in_acquire_bits_addr_beat;
  assign io_out_0_acquire_bits_is_builtin_type = io_in_acquire_bits_is_builtin_type;
  assign io_out_0_acquire_bits_a_type = io_in_acquire_bits_a_type;
  assign io_out_0_acquire_bits_union = io_in_acquire_bits_union;
  assign io_out_0_acquire_bits_data = io_in_acquire_bits_data;
  assign io_out_0_grant_ready = gnt_arb_io_in_0_ready;
  assign T_1246_0 = 3'h0;
  assign T_1246_1 = 3'h4;
  assign T_1248 = io_in_acquire_bits_a_type == T_1246_0;
  assign T_1249 = io_in_acquire_bits_a_type == T_1246_1;
  assign T_1250 = T_1248 | T_1249;
  assign T_1251 = io_in_acquire_bits_is_builtin_type & T_1250;
  assign T_1252 = io_in_acquire_bits_union[11:9];
  assign T_1254 = T_1251 ? T_1252 : 3'h0;
  assign T_1255 = {io_in_acquire_bits_addr_block,io_in_acquire_bits_addr_beat};
  assign T_1256 = {T_1255,T_1254};
  assign T_1260 = T_1256 < 32'h48000000;
  assign T_1263 = io_in_acquire_valid & T_1260;
  assign GEN_0 = T_1260 ? io_out_0_acquire_ready : 1'h0;
  assign gnt_arb_clk = clk;
  assign gnt_arb_reset = reset;
  assign gnt_arb_io_in_0_valid = io_out_0_grant_valid;
  assign gnt_arb_io_in_0_bits_addr_beat = io_out_0_grant_bits_addr_beat;
  assign gnt_arb_io_in_0_bits_client_xact_id = io_out_0_grant_bits_client_xact_id;
  assign gnt_arb_io_in_0_bits_manager_xact_id = io_out_0_grant_bits_manager_xact_id;
  assign gnt_arb_io_in_0_bits_is_builtin_type = io_out_0_grant_bits_is_builtin_type;
  assign gnt_arb_io_in_0_bits_g_type = io_out_0_grant_bits_g_type;
  assign gnt_arb_io_in_0_bits_data = io_out_0_grant_bits_data;
  assign gnt_arb_io_out_ready = io_in_grant_ready;
  assign T_1288 = io_in_acquire_valid == 1'h0;
  assign T_1291 = T_1288 | T_1260;
  assign T_1292 = T_1291 | reset;
  assign T_1294 = T_1292 == 1'h0;
  always @(posedge clk) begin
    `ifndef SYNTHESIS
    `ifdef PRINTF_COND
      if (`PRINTF_COND) begin
    `endif
        if (T_1294) begin
          $fwrite(32'h80000002,"Assertion failed: No valid route\n    at Interconnect.scala:219 assert(!io.in.acquire.valid || acq_route.orR, \"No valid route\")\n");
        end
    `ifdef PRINTF_COND
      end
    `endif
    `endif
    `ifndef SYNTHESIS
    `ifdef STOP_COND
      if (`STOP_COND) begin
    `endif
        if (T_1294) begin
          $fatal;
        end
    `ifdef STOP_COND
      end
    `endif
    `endif
  end
endmodule
module ClientUncachedTileLinkIOCrossbar(
  input   clk,
  input   reset,
  output  io_in_0_acquire_ready,
  input   io_in_0_acquire_valid,
  input  [25:0] io_in_0_acquire_bits_addr_block,
  input  [1:0] io_in_0_acquire_bits_client_xact_id,
  input  [2:0] io_in_0_acquire_bits_addr_beat,
  input   io_in_0_acquire_bits_is_builtin_type,
  input  [2:0] io_in_0_acquire_bits_a_type,
  input  [11:0] io_in_0_acquire_bits_union,
  input  [63:0] io_in_0_acquire_bits_data,
  input   io_in_0_grant_ready,
  output  io_in_0_grant_valid,
  output [2:0] io_in_0_grant_bits_addr_beat,
  output [1:0] io_in_0_grant_bits_client_xact_id,
  output  io_in_0_grant_bits_manager_xact_id,
  output  io_in_0_grant_bits_is_builtin_type,
  output [3:0] io_in_0_grant_bits_g_type,
  output [63:0] io_in_0_grant_bits_data,
  input   io_out_0_acquire_ready,
  output  io_out_0_acquire_valid,
  output [25:0] io_out_0_acquire_bits_addr_block,
  output [1:0] io_out_0_acquire_bits_client_xact_id,
  output [2:0] io_out_0_acquire_bits_addr_beat,
  output  io_out_0_acquire_bits_is_builtin_type,
  output [2:0] io_out_0_acquire_bits_a_type,
  output [11:0] io_out_0_acquire_bits_union,
  output [63:0] io_out_0_acquire_bits_data,
  output  io_out_0_grant_ready,
  input   io_out_0_grant_valid,
  input  [2:0] io_out_0_grant_bits_addr_beat,
  input  [1:0] io_out_0_grant_bits_client_xact_id,
  input   io_out_0_grant_bits_manager_xact_id,
  input   io_out_0_grant_bits_is_builtin_type,
  input  [3:0] io_out_0_grant_bits_g_type,
  input  [63:0] io_out_0_grant_bits_data
);
  wire  ClientUncachedTileLinkIORouter_1_clk;
  wire  ClientUncachedTileLinkIORouter_1_reset;
  wire  ClientUncachedTileLinkIORouter_1_io_in_acquire_ready;
  wire  ClientUncachedTileLinkIORouter_1_io_in_acquire_valid;
  wire [25:0] ClientUncachedTileLinkIORouter_1_io_in_acquire_bits_addr_block;
  wire [1:0] ClientUncachedTileLinkIORouter_1_io_in_acquire_bits_client_xact_id;
  wire [2:0] ClientUncachedTileLinkIORouter_1_io_in_acquire_bits_addr_beat;
  wire  ClientUncachedTileLinkIORouter_1_io_in_acquire_bits_is_builtin_type;
  wire [2:0] ClientUncachedTileLinkIORouter_1_io_in_acquire_bits_a_type;
  wire [11:0] ClientUncachedTileLinkIORouter_1_io_in_acquire_bits_union;
  wire [63:0] ClientUncachedTileLinkIORouter_1_io_in_acquire_bits_data;
  wire  ClientUncachedTileLinkIORouter_1_io_in_grant_ready;
  wire  ClientUncachedTileLinkIORouter_1_io_in_grant_valid;
  wire [2:0] ClientUncachedTileLinkIORouter_1_io_in_grant_bits_addr_beat;
  wire [1:0] ClientUncachedTileLinkIORouter_1_io_in_grant_bits_client_xact_id;
  wire  ClientUncachedTileLinkIORouter_1_io_in_grant_bits_manager_xact_id;
  wire  ClientUncachedTileLinkIORouter_1_io_in_grant_bits_is_builtin_type;
  wire [3:0] ClientUncachedTileLinkIORouter_1_io_in_grant_bits_g_type;
  wire [63:0] ClientUncachedTileLinkIORouter_1_io_in_grant_bits_data;
  wire  ClientUncachedTileLinkIORouter_1_io_out_0_acquire_ready;
  wire  ClientUncachedTileLinkIORouter_1_io_out_0_acquire_valid;
  wire [25:0] ClientUncachedTileLinkIORouter_1_io_out_0_acquire_bits_addr_block;
  wire [1:0] ClientUncachedTileLinkIORouter_1_io_out_0_acquire_bits_client_xact_id;
  wire [2:0] ClientUncachedTileLinkIORouter_1_io_out_0_acquire_bits_addr_beat;
  wire  ClientUncachedTileLinkIORouter_1_io_out_0_acquire_bits_is_builtin_type;
  wire [2:0] ClientUncachedTileLinkIORouter_1_io_out_0_acquire_bits_a_type;
  wire [11:0] ClientUncachedTileLinkIORouter_1_io_out_0_acquire_bits_union;
  wire [63:0] ClientUncachedTileLinkIORouter_1_io_out_0_acquire_bits_data;
  wire  ClientUncachedTileLinkIORouter_1_io_out_0_grant_ready;
  wire  ClientUncachedTileLinkIORouter_1_io_out_0_grant_valid;
  wire [2:0] ClientUncachedTileLinkIORouter_1_io_out_0_grant_bits_addr_beat;
  wire [1:0] ClientUncachedTileLinkIORouter_1_io_out_0_grant_bits_client_xact_id;
  wire  ClientUncachedTileLinkIORouter_1_io_out_0_grant_bits_manager_xact_id;
  wire  ClientUncachedTileLinkIORouter_1_io_out_0_grant_bits_is_builtin_type;
  wire [3:0] ClientUncachedTileLinkIORouter_1_io_out_0_grant_bits_g_type;
  wire [63:0] ClientUncachedTileLinkIORouter_1_io_out_0_grant_bits_data;
  ClientUncachedTileLinkIORouter ClientUncachedTileLinkIORouter_1 (
    .clk(ClientUncachedTileLinkIORouter_1_clk),
    .reset(ClientUncachedTileLinkIORouter_1_reset),
    .io_in_acquire_ready(ClientUncachedTileLinkIORouter_1_io_in_acquire_ready),
    .io_in_acquire_valid(ClientUncachedTileLinkIORouter_1_io_in_acquire_valid),
    .io_in_acquire_bits_addr_block(ClientUncachedTileLinkIORouter_1_io_in_acquire_bits_addr_block),
    .io_in_acquire_bits_client_xact_id(ClientUncachedTileLinkIORouter_1_io_in_acquire_bits_client_xact_id),
    .io_in_acquire_bits_addr_beat(ClientUncachedTileLinkIORouter_1_io_in_acquire_bits_addr_beat),
    .io_in_acquire_bits_is_builtin_type(ClientUncachedTileLinkIORouter_1_io_in_acquire_bits_is_builtin_type),
    .io_in_acquire_bits_a_type(ClientUncachedTileLinkIORouter_1_io_in_acquire_bits_a_type),
    .io_in_acquire_bits_union(ClientUncachedTileLinkIORouter_1_io_in_acquire_bits_union),
    .io_in_acquire_bits_data(ClientUncachedTileLinkIORouter_1_io_in_acquire_bits_data),
    .io_in_grant_ready(ClientUncachedTileLinkIORouter_1_io_in_grant_ready),
    .io_in_grant_valid(ClientUncachedTileLinkIORouter_1_io_in_grant_valid),
    .io_in_grant_bits_addr_beat(ClientUncachedTileLinkIORouter_1_io_in_grant_bits_addr_beat),
    .io_in_grant_bits_client_xact_id(ClientUncachedTileLinkIORouter_1_io_in_grant_bits_client_xact_id),
    .io_in_grant_bits_manager_xact_id(ClientUncachedTileLinkIORouter_1_io_in_grant_bits_manager_xact_id),
    .io_in_grant_bits_is_builtin_type(ClientUncachedTileLinkIORouter_1_io_in_grant_bits_is_builtin_type),
    .io_in_grant_bits_g_type(ClientUncachedTileLinkIORouter_1_io_in_grant_bits_g_type),
    .io_in_grant_bits_data(ClientUncachedTileLinkIORouter_1_io_in_grant_bits_data),
    .io_out_0_acquire_ready(ClientUncachedTileLinkIORouter_1_io_out_0_acquire_ready),
    .io_out_0_acquire_valid(ClientUncachedTileLinkIORouter_1_io_out_0_acquire_valid),
    .io_out_0_acquire_bits_addr_block(ClientUncachedTileLinkIORouter_1_io_out_0_acquire_bits_addr_block),
    .io_out_0_acquire_bits_client_xact_id(ClientUncachedTileLinkIORouter_1_io_out_0_acquire_bits_client_xact_id),
    .io_out_0_acquire_bits_addr_beat(ClientUncachedTileLinkIORouter_1_io_out_0_acquire_bits_addr_beat),
    .io_out_0_acquire_bits_is_builtin_type(ClientUncachedTileLinkIORouter_1_io_out_0_acquire_bits_is_builtin_type),
    .io_out_0_acquire_bits_a_type(ClientUncachedTileLinkIORouter_1_io_out_0_acquire_bits_a_type),
    .io_out_0_acquire_bits_union(ClientUncachedTileLinkIORouter_1_io_out_0_acquire_bits_union),
    .io_out_0_acquire_bits_data(ClientUncachedTileLinkIORouter_1_io_out_0_acquire_bits_data),
    .io_out_0_grant_ready(ClientUncachedTileLinkIORouter_1_io_out_0_grant_ready),
    .io_out_0_grant_valid(ClientUncachedTileLinkIORouter_1_io_out_0_grant_valid),
    .io_out_0_grant_bits_addr_beat(ClientUncachedTileLinkIORouter_1_io_out_0_grant_bits_addr_beat),
    .io_out_0_grant_bits_client_xact_id(ClientUncachedTileLinkIORouter_1_io_out_0_grant_bits_client_xact_id),
    .io_out_0_grant_bits_manager_xact_id(ClientUncachedTileLinkIORouter_1_io_out_0_grant_bits_manager_xact_id),
    .io_out_0_grant_bits_is_builtin_type(ClientUncachedTileLinkIORouter_1_io_out_0_grant_bits_is_builtin_type),
    .io_out_0_grant_bits_g_type(ClientUncachedTileLinkIORouter_1_io_out_0_grant_bits_g_type),
    .io_out_0_grant_bits_data(ClientUncachedTileLinkIORouter_1_io_out_0_grant_bits_data)
  );
  assign io_in_0_acquire_ready = ClientUncachedTileLinkIORouter_1_io_in_acquire_ready;
  assign io_in_0_grant_valid = ClientUncachedTileLinkIORouter_1_io_in_grant_valid;
  assign io_in_0_grant_bits_addr_beat = ClientUncachedTileLinkIORouter_1_io_in_grant_bits_addr_beat;
  assign io_in_0_grant_bits_client_xact_id = ClientUncachedTileLinkIORouter_1_io_in_grant_bits_client_xact_id;
  assign io_in_0_grant_bits_manager_xact_id = ClientUncachedTileLinkIORouter_1_io_in_grant_bits_manager_xact_id;
  assign io_in_0_grant_bits_is_builtin_type = ClientUncachedTileLinkIORouter_1_io_in_grant_bits_is_builtin_type;
  assign io_in_0_grant_bits_g_type = ClientUncachedTileLinkIORouter_1_io_in_grant_bits_g_type;
  assign io_in_0_grant_bits_data = ClientUncachedTileLinkIORouter_1_io_in_grant_bits_data;
  assign io_out_0_acquire_valid = ClientUncachedTileLinkIORouter_1_io_out_0_acquire_valid;
  assign io_out_0_acquire_bits_addr_block = ClientUncachedTileLinkIORouter_1_io_out_0_acquire_bits_addr_block;
  assign io_out_0_acquire_bits_client_xact_id = ClientUncachedTileLinkIORouter_1_io_out_0_acquire_bits_client_xact_id;
  assign io_out_0_acquire_bits_addr_beat = ClientUncachedTileLinkIORouter_1_io_out_0_acquire_bits_addr_beat;
  assign io_out_0_acquire_bits_is_builtin_type = ClientUncachedTileLinkIORouter_1_io_out_0_acquire_bits_is_builtin_type;
  assign io_out_0_acquire_bits_a_type = ClientUncachedTileLinkIORouter_1_io_out_0_acquire_bits_a_type;
  assign io_out_0_acquire_bits_union = ClientUncachedTileLinkIORouter_1_io_out_0_acquire_bits_union;
  assign io_out_0_acquire_bits_data = ClientUncachedTileLinkIORouter_1_io_out_0_acquire_bits_data;
  assign io_out_0_grant_ready = ClientUncachedTileLinkIORouter_1_io_out_0_grant_ready;
  assign ClientUncachedTileLinkIORouter_1_clk = clk;
  assign ClientUncachedTileLinkIORouter_1_reset = reset;
  assign ClientUncachedTileLinkIORouter_1_io_in_acquire_valid = io_in_0_acquire_valid;
  assign ClientUncachedTileLinkIORouter_1_io_in_acquire_bits_addr_block = io_in_0_acquire_bits_addr_block;
  assign ClientUncachedTileLinkIORouter_1_io_in_acquire_bits_client_xact_id = io_in_0_acquire_bits_client_xact_id;
  assign ClientUncachedTileLinkIORouter_1_io_in_acquire_bits_addr_beat = io_in_0_acquire_bits_addr_beat;
  assign ClientUncachedTileLinkIORouter_1_io_in_acquire_bits_is_builtin_type = io_in_0_acquire_bits_is_builtin_type;
  assign ClientUncachedTileLinkIORouter_1_io_in_acquire_bits_a_type = io_in_0_acquire_bits_a_type;
  assign ClientUncachedTileLinkIORouter_1_io_in_acquire_bits_union = io_in_0_acquire_bits_union;
  assign ClientUncachedTileLinkIORouter_1_io_in_acquire_bits_data = io_in_0_acquire_bits_data;
  assign ClientUncachedTileLinkIORouter_1_io_in_grant_ready = io_in_0_grant_ready;
  assign ClientUncachedTileLinkIORouter_1_io_out_0_acquire_ready = io_out_0_acquire_ready;
  assign ClientUncachedTileLinkIORouter_1_io_out_0_grant_valid = io_out_0_grant_valid;
  assign ClientUncachedTileLinkIORouter_1_io_out_0_grant_bits_addr_beat = io_out_0_grant_bits_addr_beat;
  assign ClientUncachedTileLinkIORouter_1_io_out_0_grant_bits_client_xact_id = io_out_0_grant_bits_client_xact_id;
  assign ClientUncachedTileLinkIORouter_1_io_out_0_grant_bits_manager_xact_id = io_out_0_grant_bits_manager_xact_id;
  assign ClientUncachedTileLinkIORouter_1_io_out_0_grant_bits_is_builtin_type = io_out_0_grant_bits_is_builtin_type;
  assign ClientUncachedTileLinkIORouter_1_io_out_0_grant_bits_g_type = io_out_0_grant_bits_g_type;
  assign ClientUncachedTileLinkIORouter_1_io_out_0_grant_bits_data = io_out_0_grant_bits_data;
endmodule
module LockingRRArbiter_11(
  input   clk,
  input   reset,
  output  io_in_0_ready,
  input   io_in_0_valid,
  input  [2:0] io_in_0_bits_addr_beat,
  input  [1:0] io_in_0_bits_client_xact_id,
  input   io_in_0_bits_manager_xact_id,
  input   io_in_0_bits_is_builtin_type,
  input  [3:0] io_in_0_bits_g_type,
  input  [63:0] io_in_0_bits_data,
  output  io_in_1_ready,
  input   io_in_1_valid,
  input  [2:0] io_in_1_bits_addr_beat,
  input  [1:0] io_in_1_bits_client_xact_id,
  input   io_in_1_bits_manager_xact_id,
  input   io_in_1_bits_is_builtin_type,
  input  [3:0] io_in_1_bits_g_type,
  input  [63:0] io_in_1_bits_data,
  output  io_in_2_ready,
  input   io_in_2_valid,
  input  [2:0] io_in_2_bits_addr_beat,
  input  [1:0] io_in_2_bits_client_xact_id,
  input   io_in_2_bits_manager_xact_id,
  input   io_in_2_bits_is_builtin_type,
  input  [3:0] io_in_2_bits_g_type,
  input  [63:0] io_in_2_bits_data,
  output  io_in_3_ready,
  input   io_in_3_valid,
  input  [2:0] io_in_3_bits_addr_beat,
  input  [1:0] io_in_3_bits_client_xact_id,
  input   io_in_3_bits_manager_xact_id,
  input   io_in_3_bits_is_builtin_type,
  input  [3:0] io_in_3_bits_g_type,
  input  [63:0] io_in_3_bits_data,
  input   io_out_ready,
  output  io_out_valid,
  output [2:0] io_out_bits_addr_beat,
  output [1:0] io_out_bits_client_xact_id,
  output  io_out_bits_manager_xact_id,
  output  io_out_bits_is_builtin_type,
  output [3:0] io_out_bits_g_type,
  output [63:0] io_out_bits_data,
  output [1:0] io_chosen
);
  wire [1:0] choice;
  wire  GEN_0;
  wire  GEN_7;
  wire  GEN_8;
  wire  GEN_9;
  wire [2:0] GEN_1;
  wire [2:0] GEN_10;
  wire [2:0] GEN_11;
  wire [2:0] GEN_12;
  wire [1:0] GEN_2;
  wire [1:0] GEN_13;
  wire [1:0] GEN_14;
  wire [1:0] GEN_15;
  wire  GEN_3;
  wire  GEN_16;
  wire  GEN_17;
  wire  GEN_18;
  wire  GEN_4;
  wire  GEN_19;
  wire  GEN_20;
  wire  GEN_21;
  wire [3:0] GEN_5;
  wire [3:0] GEN_22;
  wire [3:0] GEN_23;
  wire [3:0] GEN_24;
  wire [63:0] GEN_6;
  wire [63:0] GEN_25;
  wire [63:0] GEN_26;
  wire [63:0] GEN_27;
  reg [2:0] T_794;
  reg [31:0] GEN_39;
  reg [1:0] T_796;
  reg [31:0] GEN_40;
  wire  T_798;
  wire [2:0] T_806_0;
  wire [3:0] GEN_38;
  wire  T_808;
  wire  T_809;
  wire  T_810;
  wire  T_812;
  wire  T_813;
  wire [3:0] T_817;
  wire [2:0] T_818;
  wire [1:0] GEN_28;
  wire [2:0] GEN_29;
  wire [1:0] GEN_30;
  reg [1:0] lastGrant;
  reg [31:0] GEN_41;
  wire [1:0] GEN_31;
  wire  T_823;
  wire  T_825;
  wire  T_827;
  wire  T_829;
  wire  T_830;
  wire  T_831;
  wire  T_834;
  wire  T_835;
  wire  T_836;
  wire  T_837;
  wire  T_838;
  wire  T_842;
  wire  T_844;
  wire  T_846;
  wire  T_848;
  wire  T_850;
  wire  T_852;
  wire  T_856;
  wire  T_857;
  wire  T_858;
  wire  T_859;
  wire  T_860;
  wire  T_862;
  wire  T_863;
  wire  T_864;
  wire  T_866;
  wire  T_867;
  wire  T_868;
  wire  T_870;
  wire  T_871;
  wire  T_872;
  wire  T_874;
  wire  T_875;
  wire  T_876;
  wire [1:0] GEN_32;
  wire [1:0] GEN_33;
  wire [1:0] GEN_34;
  wire [1:0] GEN_35;
  wire [1:0] GEN_36;
  wire [1:0] GEN_37;
  assign io_in_0_ready = T_864;
  assign io_in_1_ready = T_868;
  assign io_in_2_ready = T_872;
  assign io_in_3_ready = T_876;
  assign io_out_valid = GEN_0;
  assign io_out_bits_addr_beat = GEN_1;
  assign io_out_bits_client_xact_id = GEN_2;
  assign io_out_bits_manager_xact_id = GEN_3;
  assign io_out_bits_is_builtin_type = GEN_4;
  assign io_out_bits_g_type = GEN_5;
  assign io_out_bits_data = GEN_6;
  assign io_chosen = GEN_30;
  assign choice = GEN_37;
  assign GEN_0 = GEN_9;
  assign GEN_7 = 2'h1 == io_chosen ? io_in_1_valid : io_in_0_valid;
  assign GEN_8 = 2'h2 == io_chosen ? io_in_2_valid : GEN_7;
  assign GEN_9 = 2'h3 == io_chosen ? io_in_3_valid : GEN_8;
  assign GEN_1 = GEN_12;
  assign GEN_10 = 2'h1 == io_chosen ? io_in_1_bits_addr_beat : io_in_0_bits_addr_beat;
  assign GEN_11 = 2'h2 == io_chosen ? io_in_2_bits_addr_beat : GEN_10;
  assign GEN_12 = 2'h3 == io_chosen ? io_in_3_bits_addr_beat : GEN_11;
  assign GEN_2 = GEN_15;
  assign GEN_13 = 2'h1 == io_chosen ? io_in_1_bits_client_xact_id : io_in_0_bits_client_xact_id;
  assign GEN_14 = 2'h2 == io_chosen ? io_in_2_bits_client_xact_id : GEN_13;
  assign GEN_15 = 2'h3 == io_chosen ? io_in_3_bits_client_xact_id : GEN_14;
  assign GEN_3 = GEN_18;
  assign GEN_16 = 2'h1 == io_chosen ? io_in_1_bits_manager_xact_id : io_in_0_bits_manager_xact_id;
  assign GEN_17 = 2'h2 == io_chosen ? io_in_2_bits_manager_xact_id : GEN_16;
  assign GEN_18 = 2'h3 == io_chosen ? io_in_3_bits_manager_xact_id : GEN_17;
  assign GEN_4 = GEN_21;
  assign GEN_19 = 2'h1 == io_chosen ? io_in_1_bits_is_builtin_type : io_in_0_bits_is_builtin_type;
  assign GEN_20 = 2'h2 == io_chosen ? io_in_2_bits_is_builtin_type : GEN_19;
  assign GEN_21 = 2'h3 == io_chosen ? io_in_3_bits_is_builtin_type : GEN_20;
  assign GEN_5 = GEN_24;
  assign GEN_22 = 2'h1 == io_chosen ? io_in_1_bits_g_type : io_in_0_bits_g_type;
  assign GEN_23 = 2'h2 == io_chosen ? io_in_2_bits_g_type : GEN_22;
  assign GEN_24 = 2'h3 == io_chosen ? io_in_3_bits_g_type : GEN_23;
  assign GEN_6 = GEN_27;
  assign GEN_25 = 2'h1 == io_chosen ? io_in_1_bits_data : io_in_0_bits_data;
  assign GEN_26 = 2'h2 == io_chosen ? io_in_2_bits_data : GEN_25;
  assign GEN_27 = 2'h3 == io_chosen ? io_in_3_bits_data : GEN_26;
  assign T_798 = T_794 != 3'h0;
  assign T_806_0 = 3'h5;
  assign GEN_38 = {{1'd0}, T_806_0};
  assign T_808 = io_out_bits_g_type == GEN_38;
  assign T_809 = io_out_bits_g_type == 4'h0;
  assign T_810 = io_out_bits_is_builtin_type ? T_808 : T_809;
  assign T_812 = io_out_ready & io_out_valid;
  assign T_813 = T_812 & T_810;
  assign T_817 = T_794 + 3'h1;
  assign T_818 = T_817[2:0];
  assign GEN_28 = T_813 ? io_chosen : T_796;
  assign GEN_29 = T_813 ? T_818 : T_794;
  assign GEN_30 = T_798 ? T_796 : choice;
  assign GEN_31 = T_812 ? io_chosen : lastGrant;
  assign T_823 = 2'h1 > lastGrant;
  assign T_825 = 2'h2 > lastGrant;
  assign T_827 = 2'h3 > lastGrant;
  assign T_829 = io_in_1_valid & T_823;
  assign T_830 = io_in_2_valid & T_825;
  assign T_831 = io_in_3_valid & T_827;
  assign T_834 = T_829 | T_830;
  assign T_835 = T_834 | T_831;
  assign T_836 = T_835 | io_in_0_valid;
  assign T_837 = T_836 | io_in_1_valid;
  assign T_838 = T_837 | io_in_2_valid;
  assign T_842 = T_829 == 1'h0;
  assign T_844 = T_834 == 1'h0;
  assign T_846 = T_835 == 1'h0;
  assign T_848 = T_836 == 1'h0;
  assign T_850 = T_837 == 1'h0;
  assign T_852 = T_838 == 1'h0;
  assign T_856 = T_823 | T_848;
  assign T_857 = T_842 & T_825;
  assign T_858 = T_857 | T_850;
  assign T_859 = T_844 & T_827;
  assign T_860 = T_859 | T_852;
  assign T_862 = T_796 == 2'h0;
  assign T_863 = T_798 ? T_862 : T_846;
  assign T_864 = T_863 & io_out_ready;
  assign T_866 = T_796 == 2'h1;
  assign T_867 = T_798 ? T_866 : T_856;
  assign T_868 = T_867 & io_out_ready;
  assign T_870 = T_796 == 2'h2;
  assign T_871 = T_798 ? T_870 : T_858;
  assign T_872 = T_871 & io_out_ready;
  assign T_874 = T_796 == 2'h3;
  assign T_875 = T_798 ? T_874 : T_860;
  assign T_876 = T_875 & io_out_ready;
  assign GEN_32 = io_in_2_valid ? 2'h2 : 2'h3;
  assign GEN_33 = io_in_1_valid ? 2'h1 : GEN_32;
  assign GEN_34 = io_in_0_valid ? 2'h0 : GEN_33;
  assign GEN_35 = T_831 ? 2'h3 : GEN_34;
  assign GEN_36 = T_830 ? 2'h2 : GEN_35;
  assign GEN_37 = T_829 ? 2'h1 : GEN_36;
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifndef verilator
      #0.002;
    `endif
  `ifdef RANDOMIZE
  GEN_39 = {1{$random}};
  T_794 = GEN_39[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_40 = {1{$random}};
  T_796 = GEN_40[1:0];
  `endif
  `ifdef RANDOMIZE
  GEN_41 = {1{$random}};
  lastGrant = GEN_41[1:0];
  `endif
  end
`endif
  always @(posedge clk) begin
    if(reset) begin
      T_794 <= 3'h0;
    end else begin
      if(T_813) begin
        T_794 <= T_818;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_813) begin
        T_796 <= io_chosen;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_812) begin
        lastGrant <= io_chosen;
      end
    end
  end
endmodule
module ClientUncachedTileLinkIORouter_1(
  input   clk,
  input   reset,
  output  io_in_acquire_ready,
  input   io_in_acquire_valid,
  input  [25:0] io_in_acquire_bits_addr_block,
  input  [1:0] io_in_acquire_bits_client_xact_id,
  input  [2:0] io_in_acquire_bits_addr_beat,
  input   io_in_acquire_bits_is_builtin_type,
  input  [2:0] io_in_acquire_bits_a_type,
  input  [11:0] io_in_acquire_bits_union,
  input  [63:0] io_in_acquire_bits_data,
  input   io_in_grant_ready,
  output  io_in_grant_valid,
  output [2:0] io_in_grant_bits_addr_beat,
  output [1:0] io_in_grant_bits_client_xact_id,
  output  io_in_grant_bits_manager_xact_id,
  output  io_in_grant_bits_is_builtin_type,
  output [3:0] io_in_grant_bits_g_type,
  output [63:0] io_in_grant_bits_data,
  input   io_out_0_acquire_ready,
  output  io_out_0_acquire_valid,
  output [25:0] io_out_0_acquire_bits_addr_block,
  output [1:0] io_out_0_acquire_bits_client_xact_id,
  output [2:0] io_out_0_acquire_bits_addr_beat,
  output  io_out_0_acquire_bits_is_builtin_type,
  output [2:0] io_out_0_acquire_bits_a_type,
  output [11:0] io_out_0_acquire_bits_union,
  output [63:0] io_out_0_acquire_bits_data,
  output  io_out_0_grant_ready,
  input   io_out_0_grant_valid,
  input  [2:0] io_out_0_grant_bits_addr_beat,
  input  [1:0] io_out_0_grant_bits_client_xact_id,
  input   io_out_0_grant_bits_manager_xact_id,
  input   io_out_0_grant_bits_is_builtin_type,
  input  [3:0] io_out_0_grant_bits_g_type,
  input  [63:0] io_out_0_grant_bits_data,
  input   io_out_1_acquire_ready,
  output  io_out_1_acquire_valid,
  output [25:0] io_out_1_acquire_bits_addr_block,
  output [1:0] io_out_1_acquire_bits_client_xact_id,
  output [2:0] io_out_1_acquire_bits_addr_beat,
  output  io_out_1_acquire_bits_is_builtin_type,
  output [2:0] io_out_1_acquire_bits_a_type,
  output [11:0] io_out_1_acquire_bits_union,
  output [63:0] io_out_1_acquire_bits_data,
  output  io_out_1_grant_ready,
  input   io_out_1_grant_valid,
  input  [2:0] io_out_1_grant_bits_addr_beat,
  input  [1:0] io_out_1_grant_bits_client_xact_id,
  input   io_out_1_grant_bits_manager_xact_id,
  input   io_out_1_grant_bits_is_builtin_type,
  input  [3:0] io_out_1_grant_bits_g_type,
  input  [63:0] io_out_1_grant_bits_data,
  input   io_out_2_acquire_ready,
  output  io_out_2_acquire_valid,
  output [25:0] io_out_2_acquire_bits_addr_block,
  output [1:0] io_out_2_acquire_bits_client_xact_id,
  output [2:0] io_out_2_acquire_bits_addr_beat,
  output  io_out_2_acquire_bits_is_builtin_type,
  output [2:0] io_out_2_acquire_bits_a_type,
  output [11:0] io_out_2_acquire_bits_union,
  output [63:0] io_out_2_acquire_bits_data,
  output  io_out_2_grant_ready,
  input   io_out_2_grant_valid,
  input  [2:0] io_out_2_grant_bits_addr_beat,
  input  [1:0] io_out_2_grant_bits_client_xact_id,
  input   io_out_2_grant_bits_manager_xact_id,
  input   io_out_2_grant_bits_is_builtin_type,
  input  [3:0] io_out_2_grant_bits_g_type,
  input  [63:0] io_out_2_grant_bits_data,
  input   io_out_3_acquire_ready,
  output  io_out_3_acquire_valid,
  output [25:0] io_out_3_acquire_bits_addr_block,
  output [1:0] io_out_3_acquire_bits_client_xact_id,
  output [2:0] io_out_3_acquire_bits_addr_beat,
  output  io_out_3_acquire_bits_is_builtin_type,
  output [2:0] io_out_3_acquire_bits_a_type,
  output [11:0] io_out_3_acquire_bits_union,
  output [63:0] io_out_3_acquire_bits_data,
  output  io_out_3_grant_ready,
  input   io_out_3_grant_valid,
  input  [2:0] io_out_3_grant_bits_addr_beat,
  input  [1:0] io_out_3_grant_bits_client_xact_id,
  input   io_out_3_grant_bits_manager_xact_id,
  input   io_out_3_grant_bits_is_builtin_type,
  input  [3:0] io_out_3_grant_bits_g_type,
  input  [63:0] io_out_3_grant_bits_data
);
  wire [2:0] T_1855_0;
  wire [2:0] T_1855_1;
  wire  T_1857;
  wire  T_1858;
  wire  T_1859;
  wire  T_1860;
  wire [2:0] T_1861;
  wire [2:0] T_1863;
  wire [28:0] T_1864;
  wire [31:0] T_1865;
  wire  T_1869;
  wire  T_1872;
  wire  T_1874;
  wire  T_1875;
  wire  T_1877;
  wire  T_1879;
  wire  T_1880;
  wire  T_1882;
  wire  T_1884;
  wire  T_1885;
  wire [1:0] T_1886;
  wire [1:0] T_1887;
  wire [3:0] acq_route;
  wire  T_1889;
  wire  T_1890;
  wire  GEN_0;
  wire  T_1892;
  wire  T_1893;
  wire  GEN_1;
  wire  T_1895;
  wire  T_1896;
  wire  GEN_2;
  wire  T_1898;
  wire  T_1899;
  wire  GEN_3;
  wire  gnt_arb_clk;
  wire  gnt_arb_reset;
  wire  gnt_arb_io_in_0_ready;
  wire  gnt_arb_io_in_0_valid;
  wire [2:0] gnt_arb_io_in_0_bits_addr_beat;
  wire [1:0] gnt_arb_io_in_0_bits_client_xact_id;
  wire  gnt_arb_io_in_0_bits_manager_xact_id;
  wire  gnt_arb_io_in_0_bits_is_builtin_type;
  wire [3:0] gnt_arb_io_in_0_bits_g_type;
  wire [63:0] gnt_arb_io_in_0_bits_data;
  wire  gnt_arb_io_in_1_ready;
  wire  gnt_arb_io_in_1_valid;
  wire [2:0] gnt_arb_io_in_1_bits_addr_beat;
  wire [1:0] gnt_arb_io_in_1_bits_client_xact_id;
  wire  gnt_arb_io_in_1_bits_manager_xact_id;
  wire  gnt_arb_io_in_1_bits_is_builtin_type;
  wire [3:0] gnt_arb_io_in_1_bits_g_type;
  wire [63:0] gnt_arb_io_in_1_bits_data;
  wire  gnt_arb_io_in_2_ready;
  wire  gnt_arb_io_in_2_valid;
  wire [2:0] gnt_arb_io_in_2_bits_addr_beat;
  wire [1:0] gnt_arb_io_in_2_bits_client_xact_id;
  wire  gnt_arb_io_in_2_bits_manager_xact_id;
  wire  gnt_arb_io_in_2_bits_is_builtin_type;
  wire [3:0] gnt_arb_io_in_2_bits_g_type;
  wire [63:0] gnt_arb_io_in_2_bits_data;
  wire  gnt_arb_io_in_3_ready;
  wire  gnt_arb_io_in_3_valid;
  wire [2:0] gnt_arb_io_in_3_bits_addr_beat;
  wire [1:0] gnt_arb_io_in_3_bits_client_xact_id;
  wire  gnt_arb_io_in_3_bits_manager_xact_id;
  wire  gnt_arb_io_in_3_bits_is_builtin_type;
  wire [3:0] gnt_arb_io_in_3_bits_g_type;
  wire [63:0] gnt_arb_io_in_3_bits_data;
  wire  gnt_arb_io_out_ready;
  wire  gnt_arb_io_out_valid;
  wire [2:0] gnt_arb_io_out_bits_addr_beat;
  wire [1:0] gnt_arb_io_out_bits_client_xact_id;
  wire  gnt_arb_io_out_bits_manager_xact_id;
  wire  gnt_arb_io_out_bits_is_builtin_type;
  wire [3:0] gnt_arb_io_out_bits_g_type;
  wire [63:0] gnt_arb_io_out_bits_data;
  wire [1:0] gnt_arb_io_chosen;
  wire  T_1924;
  wire  T_1926;
  wire  T_1927;
  wire  T_1928;
  wire  T_1930;
  LockingRRArbiter_11 gnt_arb (
    .clk(gnt_arb_clk),
    .reset(gnt_arb_reset),
    .io_in_0_ready(gnt_arb_io_in_0_ready),
    .io_in_0_valid(gnt_arb_io_in_0_valid),
    .io_in_0_bits_addr_beat(gnt_arb_io_in_0_bits_addr_beat),
    .io_in_0_bits_client_xact_id(gnt_arb_io_in_0_bits_client_xact_id),
    .io_in_0_bits_manager_xact_id(gnt_arb_io_in_0_bits_manager_xact_id),
    .io_in_0_bits_is_builtin_type(gnt_arb_io_in_0_bits_is_builtin_type),
    .io_in_0_bits_g_type(gnt_arb_io_in_0_bits_g_type),
    .io_in_0_bits_data(gnt_arb_io_in_0_bits_data),
    .io_in_1_ready(gnt_arb_io_in_1_ready),
    .io_in_1_valid(gnt_arb_io_in_1_valid),
    .io_in_1_bits_addr_beat(gnt_arb_io_in_1_bits_addr_beat),
    .io_in_1_bits_client_xact_id(gnt_arb_io_in_1_bits_client_xact_id),
    .io_in_1_bits_manager_xact_id(gnt_arb_io_in_1_bits_manager_xact_id),
    .io_in_1_bits_is_builtin_type(gnt_arb_io_in_1_bits_is_builtin_type),
    .io_in_1_bits_g_type(gnt_arb_io_in_1_bits_g_type),
    .io_in_1_bits_data(gnt_arb_io_in_1_bits_data),
    .io_in_2_ready(gnt_arb_io_in_2_ready),
    .io_in_2_valid(gnt_arb_io_in_2_valid),
    .io_in_2_bits_addr_beat(gnt_arb_io_in_2_bits_addr_beat),
    .io_in_2_bits_client_xact_id(gnt_arb_io_in_2_bits_client_xact_id),
    .io_in_2_bits_manager_xact_id(gnt_arb_io_in_2_bits_manager_xact_id),
    .io_in_2_bits_is_builtin_type(gnt_arb_io_in_2_bits_is_builtin_type),
    .io_in_2_bits_g_type(gnt_arb_io_in_2_bits_g_type),
    .io_in_2_bits_data(gnt_arb_io_in_2_bits_data),
    .io_in_3_ready(gnt_arb_io_in_3_ready),
    .io_in_3_valid(gnt_arb_io_in_3_valid),
    .io_in_3_bits_addr_beat(gnt_arb_io_in_3_bits_addr_beat),
    .io_in_3_bits_client_xact_id(gnt_arb_io_in_3_bits_client_xact_id),
    .io_in_3_bits_manager_xact_id(gnt_arb_io_in_3_bits_manager_xact_id),
    .io_in_3_bits_is_builtin_type(gnt_arb_io_in_3_bits_is_builtin_type),
    .io_in_3_bits_g_type(gnt_arb_io_in_3_bits_g_type),
    .io_in_3_bits_data(gnt_arb_io_in_3_bits_data),
    .io_out_ready(gnt_arb_io_out_ready),
    .io_out_valid(gnt_arb_io_out_valid),
    .io_out_bits_addr_beat(gnt_arb_io_out_bits_addr_beat),
    .io_out_bits_client_xact_id(gnt_arb_io_out_bits_client_xact_id),
    .io_out_bits_manager_xact_id(gnt_arb_io_out_bits_manager_xact_id),
    .io_out_bits_is_builtin_type(gnt_arb_io_out_bits_is_builtin_type),
    .io_out_bits_g_type(gnt_arb_io_out_bits_g_type),
    .io_out_bits_data(gnt_arb_io_out_bits_data),
    .io_chosen(gnt_arb_io_chosen)
  );
  assign io_in_acquire_ready = GEN_3;
  assign io_in_grant_valid = gnt_arb_io_out_valid;
  assign io_in_grant_bits_addr_beat = gnt_arb_io_out_bits_addr_beat;
  assign io_in_grant_bits_client_xact_id = gnt_arb_io_out_bits_client_xact_id;
  assign io_in_grant_bits_manager_xact_id = gnt_arb_io_out_bits_manager_xact_id;
  assign io_in_grant_bits_is_builtin_type = gnt_arb_io_out_bits_is_builtin_type;
  assign io_in_grant_bits_g_type = gnt_arb_io_out_bits_g_type;
  assign io_in_grant_bits_data = gnt_arb_io_out_bits_data;
  assign io_out_0_acquire_valid = T_1890;
  assign io_out_0_acquire_bits_addr_block = io_in_acquire_bits_addr_block;
  assign io_out_0_acquire_bits_client_xact_id = io_in_acquire_bits_client_xact_id;
  assign io_out_0_acquire_bits_addr_beat = io_in_acquire_bits_addr_beat;
  assign io_out_0_acquire_bits_is_builtin_type = io_in_acquire_bits_is_builtin_type;
  assign io_out_0_acquire_bits_a_type = io_in_acquire_bits_a_type;
  assign io_out_0_acquire_bits_union = io_in_acquire_bits_union;
  assign io_out_0_acquire_bits_data = io_in_acquire_bits_data;
  assign io_out_0_grant_ready = gnt_arb_io_in_0_ready;
  assign io_out_1_acquire_valid = T_1893;
  assign io_out_1_acquire_bits_addr_block = io_in_acquire_bits_addr_block;
  assign io_out_1_acquire_bits_client_xact_id = io_in_acquire_bits_client_xact_id;
  assign io_out_1_acquire_bits_addr_beat = io_in_acquire_bits_addr_beat;
  assign io_out_1_acquire_bits_is_builtin_type = io_in_acquire_bits_is_builtin_type;
  assign io_out_1_acquire_bits_a_type = io_in_acquire_bits_a_type;
  assign io_out_1_acquire_bits_union = io_in_acquire_bits_union;
  assign io_out_1_acquire_bits_data = io_in_acquire_bits_data;
  assign io_out_1_grant_ready = gnt_arb_io_in_1_ready;
  assign io_out_2_acquire_valid = T_1896;
  assign io_out_2_acquire_bits_addr_block = io_in_acquire_bits_addr_block;
  assign io_out_2_acquire_bits_client_xact_id = io_in_acquire_bits_client_xact_id;
  assign io_out_2_acquire_bits_addr_beat = io_in_acquire_bits_addr_beat;
  assign io_out_2_acquire_bits_is_builtin_type = io_in_acquire_bits_is_builtin_type;
  assign io_out_2_acquire_bits_a_type = io_in_acquire_bits_a_type;
  assign io_out_2_acquire_bits_union = io_in_acquire_bits_union;
  assign io_out_2_acquire_bits_data = io_in_acquire_bits_data;
  assign io_out_2_grant_ready = gnt_arb_io_in_2_ready;
  assign io_out_3_acquire_valid = T_1899;
  assign io_out_3_acquire_bits_addr_block = io_in_acquire_bits_addr_block;
  assign io_out_3_acquire_bits_client_xact_id = io_in_acquire_bits_client_xact_id;
  assign io_out_3_acquire_bits_addr_beat = io_in_acquire_bits_addr_beat;
  assign io_out_3_acquire_bits_is_builtin_type = io_in_acquire_bits_is_builtin_type;
  assign io_out_3_acquire_bits_a_type = io_in_acquire_bits_a_type;
  assign io_out_3_acquire_bits_union = io_in_acquire_bits_union;
  assign io_out_3_acquire_bits_data = io_in_acquire_bits_data;
  assign io_out_3_grant_ready = gnt_arb_io_in_3_ready;
  assign T_1855_0 = 3'h0;
  assign T_1855_1 = 3'h4;
  assign T_1857 = io_in_acquire_bits_a_type == T_1855_0;
  assign T_1858 = io_in_acquire_bits_a_type == T_1855_1;
  assign T_1859 = T_1857 | T_1858;
  assign T_1860 = io_in_acquire_bits_is_builtin_type & T_1859;
  assign T_1861 = io_in_acquire_bits_union[11:9];
  assign T_1863 = T_1860 ? T_1861 : 3'h0;
  assign T_1864 = {io_in_acquire_bits_addr_block,io_in_acquire_bits_addr_beat};
  assign T_1865 = {T_1864,T_1863};
  assign T_1869 = T_1865 < 32'h1000;
  assign T_1872 = 32'h1000 <= T_1865;
  assign T_1874 = T_1865 < 32'h2000;
  assign T_1875 = T_1872 & T_1874;
  assign T_1877 = 32'h40000000 <= T_1865;
  assign T_1879 = T_1865 < 32'h44000000;
  assign T_1880 = T_1877 & T_1879;
  assign T_1882 = 32'h44000000 <= T_1865;
  assign T_1884 = T_1865 < 32'h48000000;
  assign T_1885 = T_1882 & T_1884;
  assign T_1886 = {T_1875,T_1869};
  assign T_1887 = {T_1885,T_1880};
  assign acq_route = {T_1887,T_1886};
  assign T_1889 = acq_route[0];
  assign T_1890 = io_in_acquire_valid & T_1889;
  assign GEN_0 = T_1889 ? io_out_0_acquire_ready : 1'h0;
  assign T_1892 = acq_route[1];
  assign T_1893 = io_in_acquire_valid & T_1892;
  assign GEN_1 = T_1892 ? io_out_1_acquire_ready : GEN_0;
  assign T_1895 = acq_route[2];
  assign T_1896 = io_in_acquire_valid & T_1895;
  assign GEN_2 = T_1895 ? io_out_2_acquire_ready : GEN_1;
  assign T_1898 = acq_route[3];
  assign T_1899 = io_in_acquire_valid & T_1898;
  assign GEN_3 = T_1898 ? io_out_3_acquire_ready : GEN_2;
  assign gnt_arb_clk = clk;
  assign gnt_arb_reset = reset;
  assign gnt_arb_io_in_0_valid = io_out_0_grant_valid;
  assign gnt_arb_io_in_0_bits_addr_beat = io_out_0_grant_bits_addr_beat;
  assign gnt_arb_io_in_0_bits_client_xact_id = io_out_0_grant_bits_client_xact_id;
  assign gnt_arb_io_in_0_bits_manager_xact_id = io_out_0_grant_bits_manager_xact_id;
  assign gnt_arb_io_in_0_bits_is_builtin_type = io_out_0_grant_bits_is_builtin_type;
  assign gnt_arb_io_in_0_bits_g_type = io_out_0_grant_bits_g_type;
  assign gnt_arb_io_in_0_bits_data = io_out_0_grant_bits_data;
  assign gnt_arb_io_in_1_valid = io_out_1_grant_valid;
  assign gnt_arb_io_in_1_bits_addr_beat = io_out_1_grant_bits_addr_beat;
  assign gnt_arb_io_in_1_bits_client_xact_id = io_out_1_grant_bits_client_xact_id;
  assign gnt_arb_io_in_1_bits_manager_xact_id = io_out_1_grant_bits_manager_xact_id;
  assign gnt_arb_io_in_1_bits_is_builtin_type = io_out_1_grant_bits_is_builtin_type;
  assign gnt_arb_io_in_1_bits_g_type = io_out_1_grant_bits_g_type;
  assign gnt_arb_io_in_1_bits_data = io_out_1_grant_bits_data;
  assign gnt_arb_io_in_2_valid = io_out_2_grant_valid;
  assign gnt_arb_io_in_2_bits_addr_beat = io_out_2_grant_bits_addr_beat;
  assign gnt_arb_io_in_2_bits_client_xact_id = io_out_2_grant_bits_client_xact_id;
  assign gnt_arb_io_in_2_bits_manager_xact_id = io_out_2_grant_bits_manager_xact_id;
  assign gnt_arb_io_in_2_bits_is_builtin_type = io_out_2_grant_bits_is_builtin_type;
  assign gnt_arb_io_in_2_bits_g_type = io_out_2_grant_bits_g_type;
  assign gnt_arb_io_in_2_bits_data = io_out_2_grant_bits_data;
  assign gnt_arb_io_in_3_valid = io_out_3_grant_valid;
  assign gnt_arb_io_in_3_bits_addr_beat = io_out_3_grant_bits_addr_beat;
  assign gnt_arb_io_in_3_bits_client_xact_id = io_out_3_grant_bits_client_xact_id;
  assign gnt_arb_io_in_3_bits_manager_xact_id = io_out_3_grant_bits_manager_xact_id;
  assign gnt_arb_io_in_3_bits_is_builtin_type = io_out_3_grant_bits_is_builtin_type;
  assign gnt_arb_io_in_3_bits_g_type = io_out_3_grant_bits_g_type;
  assign gnt_arb_io_in_3_bits_data = io_out_3_grant_bits_data;
  assign gnt_arb_io_out_ready = io_in_grant_ready;
  assign T_1924 = io_in_acquire_valid == 1'h0;
  assign T_1926 = acq_route != 4'h0;
  assign T_1927 = T_1924 | T_1926;
  assign T_1928 = T_1927 | reset;
  assign T_1930 = T_1928 == 1'h0;
  always @(posedge clk) begin
    `ifndef SYNTHESIS
    `ifdef PRINTF_COND
      if (`PRINTF_COND) begin
    `endif
        if (T_1930) begin
          $fwrite(32'h80000002,"Assertion failed: No valid route\n    at Interconnect.scala:219 assert(!io.in.acquire.valid || acq_route.orR, \"No valid route\")\n");
        end
    `ifdef PRINTF_COND
      end
    `endif
    `endif
    `ifndef SYNTHESIS
    `ifdef STOP_COND
      if (`STOP_COND) begin
    `endif
        if (T_1930) begin
          $fatal;
        end
    `ifdef STOP_COND
      end
    `endif
    `endif
  end
endmodule
module ClientUncachedTileLinkIOCrossbar_1(
  input   clk,
  input   reset,
  output  io_in_0_acquire_ready,
  input   io_in_0_acquire_valid,
  input  [25:0] io_in_0_acquire_bits_addr_block,
  input  [1:0] io_in_0_acquire_bits_client_xact_id,
  input  [2:0] io_in_0_acquire_bits_addr_beat,
  input   io_in_0_acquire_bits_is_builtin_type,
  input  [2:0] io_in_0_acquire_bits_a_type,
  input  [11:0] io_in_0_acquire_bits_union,
  input  [63:0] io_in_0_acquire_bits_data,
  input   io_in_0_grant_ready,
  output  io_in_0_grant_valid,
  output [2:0] io_in_0_grant_bits_addr_beat,
  output [1:0] io_in_0_grant_bits_client_xact_id,
  output  io_in_0_grant_bits_manager_xact_id,
  output  io_in_0_grant_bits_is_builtin_type,
  output [3:0] io_in_0_grant_bits_g_type,
  output [63:0] io_in_0_grant_bits_data,
  input   io_out_0_acquire_ready,
  output  io_out_0_acquire_valid,
  output [25:0] io_out_0_acquire_bits_addr_block,
  output [1:0] io_out_0_acquire_bits_client_xact_id,
  output [2:0] io_out_0_acquire_bits_addr_beat,
  output  io_out_0_acquire_bits_is_builtin_type,
  output [2:0] io_out_0_acquire_bits_a_type,
  output [11:0] io_out_0_acquire_bits_union,
  output [63:0] io_out_0_acquire_bits_data,
  output  io_out_0_grant_ready,
  input   io_out_0_grant_valid,
  input  [2:0] io_out_0_grant_bits_addr_beat,
  input  [1:0] io_out_0_grant_bits_client_xact_id,
  input   io_out_0_grant_bits_manager_xact_id,
  input   io_out_0_grant_bits_is_builtin_type,
  input  [3:0] io_out_0_grant_bits_g_type,
  input  [63:0] io_out_0_grant_bits_data,
  input   io_out_1_acquire_ready,
  output  io_out_1_acquire_valid,
  output [25:0] io_out_1_acquire_bits_addr_block,
  output [1:0] io_out_1_acquire_bits_client_xact_id,
  output [2:0] io_out_1_acquire_bits_addr_beat,
  output  io_out_1_acquire_bits_is_builtin_type,
  output [2:0] io_out_1_acquire_bits_a_type,
  output [11:0] io_out_1_acquire_bits_union,
  output [63:0] io_out_1_acquire_bits_data,
  output  io_out_1_grant_ready,
  input   io_out_1_grant_valid,
  input  [2:0] io_out_1_grant_bits_addr_beat,
  input  [1:0] io_out_1_grant_bits_client_xact_id,
  input   io_out_1_grant_bits_manager_xact_id,
  input   io_out_1_grant_bits_is_builtin_type,
  input  [3:0] io_out_1_grant_bits_g_type,
  input  [63:0] io_out_1_grant_bits_data,
  input   io_out_2_acquire_ready,
  output  io_out_2_acquire_valid,
  output [25:0] io_out_2_acquire_bits_addr_block,
  output [1:0] io_out_2_acquire_bits_client_xact_id,
  output [2:0] io_out_2_acquire_bits_addr_beat,
  output  io_out_2_acquire_bits_is_builtin_type,
  output [2:0] io_out_2_acquire_bits_a_type,
  output [11:0] io_out_2_acquire_bits_union,
  output [63:0] io_out_2_acquire_bits_data,
  output  io_out_2_grant_ready,
  input   io_out_2_grant_valid,
  input  [2:0] io_out_2_grant_bits_addr_beat,
  input  [1:0] io_out_2_grant_bits_client_xact_id,
  input   io_out_2_grant_bits_manager_xact_id,
  input   io_out_2_grant_bits_is_builtin_type,
  input  [3:0] io_out_2_grant_bits_g_type,
  input  [63:0] io_out_2_grant_bits_data,
  input   io_out_3_acquire_ready,
  output  io_out_3_acquire_valid,
  output [25:0] io_out_3_acquire_bits_addr_block,
  output [1:0] io_out_3_acquire_bits_client_xact_id,
  output [2:0] io_out_3_acquire_bits_addr_beat,
  output  io_out_3_acquire_bits_is_builtin_type,
  output [2:0] io_out_3_acquire_bits_a_type,
  output [11:0] io_out_3_acquire_bits_union,
  output [63:0] io_out_3_acquire_bits_data,
  output  io_out_3_grant_ready,
  input   io_out_3_grant_valid,
  input  [2:0] io_out_3_grant_bits_addr_beat,
  input  [1:0] io_out_3_grant_bits_client_xact_id,
  input   io_out_3_grant_bits_manager_xact_id,
  input   io_out_3_grant_bits_is_builtin_type,
  input  [3:0] io_out_3_grant_bits_g_type,
  input  [63:0] io_out_3_grant_bits_data
);
  wire  ClientUncachedTileLinkIORouter_1_1_clk;
  wire  ClientUncachedTileLinkIORouter_1_1_reset;
  wire  ClientUncachedTileLinkIORouter_1_1_io_in_acquire_ready;
  wire  ClientUncachedTileLinkIORouter_1_1_io_in_acquire_valid;
  wire [25:0] ClientUncachedTileLinkIORouter_1_1_io_in_acquire_bits_addr_block;
  wire [1:0] ClientUncachedTileLinkIORouter_1_1_io_in_acquire_bits_client_xact_id;
  wire [2:0] ClientUncachedTileLinkIORouter_1_1_io_in_acquire_bits_addr_beat;
  wire  ClientUncachedTileLinkIORouter_1_1_io_in_acquire_bits_is_builtin_type;
  wire [2:0] ClientUncachedTileLinkIORouter_1_1_io_in_acquire_bits_a_type;
  wire [11:0] ClientUncachedTileLinkIORouter_1_1_io_in_acquire_bits_union;
  wire [63:0] ClientUncachedTileLinkIORouter_1_1_io_in_acquire_bits_data;
  wire  ClientUncachedTileLinkIORouter_1_1_io_in_grant_ready;
  wire  ClientUncachedTileLinkIORouter_1_1_io_in_grant_valid;
  wire [2:0] ClientUncachedTileLinkIORouter_1_1_io_in_grant_bits_addr_beat;
  wire [1:0] ClientUncachedTileLinkIORouter_1_1_io_in_grant_bits_client_xact_id;
  wire  ClientUncachedTileLinkIORouter_1_1_io_in_grant_bits_manager_xact_id;
  wire  ClientUncachedTileLinkIORouter_1_1_io_in_grant_bits_is_builtin_type;
  wire [3:0] ClientUncachedTileLinkIORouter_1_1_io_in_grant_bits_g_type;
  wire [63:0] ClientUncachedTileLinkIORouter_1_1_io_in_grant_bits_data;
  wire  ClientUncachedTileLinkIORouter_1_1_io_out_0_acquire_ready;
  wire  ClientUncachedTileLinkIORouter_1_1_io_out_0_acquire_valid;
  wire [25:0] ClientUncachedTileLinkIORouter_1_1_io_out_0_acquire_bits_addr_block;
  wire [1:0] ClientUncachedTileLinkIORouter_1_1_io_out_0_acquire_bits_client_xact_id;
  wire [2:0] ClientUncachedTileLinkIORouter_1_1_io_out_0_acquire_bits_addr_beat;
  wire  ClientUncachedTileLinkIORouter_1_1_io_out_0_acquire_bits_is_builtin_type;
  wire [2:0] ClientUncachedTileLinkIORouter_1_1_io_out_0_acquire_bits_a_type;
  wire [11:0] ClientUncachedTileLinkIORouter_1_1_io_out_0_acquire_bits_union;
  wire [63:0] ClientUncachedTileLinkIORouter_1_1_io_out_0_acquire_bits_data;
  wire  ClientUncachedTileLinkIORouter_1_1_io_out_0_grant_ready;
  wire  ClientUncachedTileLinkIORouter_1_1_io_out_0_grant_valid;
  wire [2:0] ClientUncachedTileLinkIORouter_1_1_io_out_0_grant_bits_addr_beat;
  wire [1:0] ClientUncachedTileLinkIORouter_1_1_io_out_0_grant_bits_client_xact_id;
  wire  ClientUncachedTileLinkIORouter_1_1_io_out_0_grant_bits_manager_xact_id;
  wire  ClientUncachedTileLinkIORouter_1_1_io_out_0_grant_bits_is_builtin_type;
  wire [3:0] ClientUncachedTileLinkIORouter_1_1_io_out_0_grant_bits_g_type;
  wire [63:0] ClientUncachedTileLinkIORouter_1_1_io_out_0_grant_bits_data;
  wire  ClientUncachedTileLinkIORouter_1_1_io_out_1_acquire_ready;
  wire  ClientUncachedTileLinkIORouter_1_1_io_out_1_acquire_valid;
  wire [25:0] ClientUncachedTileLinkIORouter_1_1_io_out_1_acquire_bits_addr_block;
  wire [1:0] ClientUncachedTileLinkIORouter_1_1_io_out_1_acquire_bits_client_xact_id;
  wire [2:0] ClientUncachedTileLinkIORouter_1_1_io_out_1_acquire_bits_addr_beat;
  wire  ClientUncachedTileLinkIORouter_1_1_io_out_1_acquire_bits_is_builtin_type;
  wire [2:0] ClientUncachedTileLinkIORouter_1_1_io_out_1_acquire_bits_a_type;
  wire [11:0] ClientUncachedTileLinkIORouter_1_1_io_out_1_acquire_bits_union;
  wire [63:0] ClientUncachedTileLinkIORouter_1_1_io_out_1_acquire_bits_data;
  wire  ClientUncachedTileLinkIORouter_1_1_io_out_1_grant_ready;
  wire  ClientUncachedTileLinkIORouter_1_1_io_out_1_grant_valid;
  wire [2:0] ClientUncachedTileLinkIORouter_1_1_io_out_1_grant_bits_addr_beat;
  wire [1:0] ClientUncachedTileLinkIORouter_1_1_io_out_1_grant_bits_client_xact_id;
  wire  ClientUncachedTileLinkIORouter_1_1_io_out_1_grant_bits_manager_xact_id;
  wire  ClientUncachedTileLinkIORouter_1_1_io_out_1_grant_bits_is_builtin_type;
  wire [3:0] ClientUncachedTileLinkIORouter_1_1_io_out_1_grant_bits_g_type;
  wire [63:0] ClientUncachedTileLinkIORouter_1_1_io_out_1_grant_bits_data;
  wire  ClientUncachedTileLinkIORouter_1_1_io_out_2_acquire_ready;
  wire  ClientUncachedTileLinkIORouter_1_1_io_out_2_acquire_valid;
  wire [25:0] ClientUncachedTileLinkIORouter_1_1_io_out_2_acquire_bits_addr_block;
  wire [1:0] ClientUncachedTileLinkIORouter_1_1_io_out_2_acquire_bits_client_xact_id;
  wire [2:0] ClientUncachedTileLinkIORouter_1_1_io_out_2_acquire_bits_addr_beat;
  wire  ClientUncachedTileLinkIORouter_1_1_io_out_2_acquire_bits_is_builtin_type;
  wire [2:0] ClientUncachedTileLinkIORouter_1_1_io_out_2_acquire_bits_a_type;
  wire [11:0] ClientUncachedTileLinkIORouter_1_1_io_out_2_acquire_bits_union;
  wire [63:0] ClientUncachedTileLinkIORouter_1_1_io_out_2_acquire_bits_data;
  wire  ClientUncachedTileLinkIORouter_1_1_io_out_2_grant_ready;
  wire  ClientUncachedTileLinkIORouter_1_1_io_out_2_grant_valid;
  wire [2:0] ClientUncachedTileLinkIORouter_1_1_io_out_2_grant_bits_addr_beat;
  wire [1:0] ClientUncachedTileLinkIORouter_1_1_io_out_2_grant_bits_client_xact_id;
  wire  ClientUncachedTileLinkIORouter_1_1_io_out_2_grant_bits_manager_xact_id;
  wire  ClientUncachedTileLinkIORouter_1_1_io_out_2_grant_bits_is_builtin_type;
  wire [3:0] ClientUncachedTileLinkIORouter_1_1_io_out_2_grant_bits_g_type;
  wire [63:0] ClientUncachedTileLinkIORouter_1_1_io_out_2_grant_bits_data;
  wire  ClientUncachedTileLinkIORouter_1_1_io_out_3_acquire_ready;
  wire  ClientUncachedTileLinkIORouter_1_1_io_out_3_acquire_valid;
  wire [25:0] ClientUncachedTileLinkIORouter_1_1_io_out_3_acquire_bits_addr_block;
  wire [1:0] ClientUncachedTileLinkIORouter_1_1_io_out_3_acquire_bits_client_xact_id;
  wire [2:0] ClientUncachedTileLinkIORouter_1_1_io_out_3_acquire_bits_addr_beat;
  wire  ClientUncachedTileLinkIORouter_1_1_io_out_3_acquire_bits_is_builtin_type;
  wire [2:0] ClientUncachedTileLinkIORouter_1_1_io_out_3_acquire_bits_a_type;
  wire [11:0] ClientUncachedTileLinkIORouter_1_1_io_out_3_acquire_bits_union;
  wire [63:0] ClientUncachedTileLinkIORouter_1_1_io_out_3_acquire_bits_data;
  wire  ClientUncachedTileLinkIORouter_1_1_io_out_3_grant_ready;
  wire  ClientUncachedTileLinkIORouter_1_1_io_out_3_grant_valid;
  wire [2:0] ClientUncachedTileLinkIORouter_1_1_io_out_3_grant_bits_addr_beat;
  wire [1:0] ClientUncachedTileLinkIORouter_1_1_io_out_3_grant_bits_client_xact_id;
  wire  ClientUncachedTileLinkIORouter_1_1_io_out_3_grant_bits_manager_xact_id;
  wire  ClientUncachedTileLinkIORouter_1_1_io_out_3_grant_bits_is_builtin_type;
  wire [3:0] ClientUncachedTileLinkIORouter_1_1_io_out_3_grant_bits_g_type;
  wire [63:0] ClientUncachedTileLinkIORouter_1_1_io_out_3_grant_bits_data;
  ClientUncachedTileLinkIORouter_1 ClientUncachedTileLinkIORouter_1_1 (
    .clk(ClientUncachedTileLinkIORouter_1_1_clk),
    .reset(ClientUncachedTileLinkIORouter_1_1_reset),
    .io_in_acquire_ready(ClientUncachedTileLinkIORouter_1_1_io_in_acquire_ready),
    .io_in_acquire_valid(ClientUncachedTileLinkIORouter_1_1_io_in_acquire_valid),
    .io_in_acquire_bits_addr_block(ClientUncachedTileLinkIORouter_1_1_io_in_acquire_bits_addr_block),
    .io_in_acquire_bits_client_xact_id(ClientUncachedTileLinkIORouter_1_1_io_in_acquire_bits_client_xact_id),
    .io_in_acquire_bits_addr_beat(ClientUncachedTileLinkIORouter_1_1_io_in_acquire_bits_addr_beat),
    .io_in_acquire_bits_is_builtin_type(ClientUncachedTileLinkIORouter_1_1_io_in_acquire_bits_is_builtin_type),
    .io_in_acquire_bits_a_type(ClientUncachedTileLinkIORouter_1_1_io_in_acquire_bits_a_type),
    .io_in_acquire_bits_union(ClientUncachedTileLinkIORouter_1_1_io_in_acquire_bits_union),
    .io_in_acquire_bits_data(ClientUncachedTileLinkIORouter_1_1_io_in_acquire_bits_data),
    .io_in_grant_ready(ClientUncachedTileLinkIORouter_1_1_io_in_grant_ready),
    .io_in_grant_valid(ClientUncachedTileLinkIORouter_1_1_io_in_grant_valid),
    .io_in_grant_bits_addr_beat(ClientUncachedTileLinkIORouter_1_1_io_in_grant_bits_addr_beat),
    .io_in_grant_bits_client_xact_id(ClientUncachedTileLinkIORouter_1_1_io_in_grant_bits_client_xact_id),
    .io_in_grant_bits_manager_xact_id(ClientUncachedTileLinkIORouter_1_1_io_in_grant_bits_manager_xact_id),
    .io_in_grant_bits_is_builtin_type(ClientUncachedTileLinkIORouter_1_1_io_in_grant_bits_is_builtin_type),
    .io_in_grant_bits_g_type(ClientUncachedTileLinkIORouter_1_1_io_in_grant_bits_g_type),
    .io_in_grant_bits_data(ClientUncachedTileLinkIORouter_1_1_io_in_grant_bits_data),
    .io_out_0_acquire_ready(ClientUncachedTileLinkIORouter_1_1_io_out_0_acquire_ready),
    .io_out_0_acquire_valid(ClientUncachedTileLinkIORouter_1_1_io_out_0_acquire_valid),
    .io_out_0_acquire_bits_addr_block(ClientUncachedTileLinkIORouter_1_1_io_out_0_acquire_bits_addr_block),
    .io_out_0_acquire_bits_client_xact_id(ClientUncachedTileLinkIORouter_1_1_io_out_0_acquire_bits_client_xact_id),
    .io_out_0_acquire_bits_addr_beat(ClientUncachedTileLinkIORouter_1_1_io_out_0_acquire_bits_addr_beat),
    .io_out_0_acquire_bits_is_builtin_type(ClientUncachedTileLinkIORouter_1_1_io_out_0_acquire_bits_is_builtin_type),
    .io_out_0_acquire_bits_a_type(ClientUncachedTileLinkIORouter_1_1_io_out_0_acquire_bits_a_type),
    .io_out_0_acquire_bits_union(ClientUncachedTileLinkIORouter_1_1_io_out_0_acquire_bits_union),
    .io_out_0_acquire_bits_data(ClientUncachedTileLinkIORouter_1_1_io_out_0_acquire_bits_data),
    .io_out_0_grant_ready(ClientUncachedTileLinkIORouter_1_1_io_out_0_grant_ready),
    .io_out_0_grant_valid(ClientUncachedTileLinkIORouter_1_1_io_out_0_grant_valid),
    .io_out_0_grant_bits_addr_beat(ClientUncachedTileLinkIORouter_1_1_io_out_0_grant_bits_addr_beat),
    .io_out_0_grant_bits_client_xact_id(ClientUncachedTileLinkIORouter_1_1_io_out_0_grant_bits_client_xact_id),
    .io_out_0_grant_bits_manager_xact_id(ClientUncachedTileLinkIORouter_1_1_io_out_0_grant_bits_manager_xact_id),
    .io_out_0_grant_bits_is_builtin_type(ClientUncachedTileLinkIORouter_1_1_io_out_0_grant_bits_is_builtin_type),
    .io_out_0_grant_bits_g_type(ClientUncachedTileLinkIORouter_1_1_io_out_0_grant_bits_g_type),
    .io_out_0_grant_bits_data(ClientUncachedTileLinkIORouter_1_1_io_out_0_grant_bits_data),
    .io_out_1_acquire_ready(ClientUncachedTileLinkIORouter_1_1_io_out_1_acquire_ready),
    .io_out_1_acquire_valid(ClientUncachedTileLinkIORouter_1_1_io_out_1_acquire_valid),
    .io_out_1_acquire_bits_addr_block(ClientUncachedTileLinkIORouter_1_1_io_out_1_acquire_bits_addr_block),
    .io_out_1_acquire_bits_client_xact_id(ClientUncachedTileLinkIORouter_1_1_io_out_1_acquire_bits_client_xact_id),
    .io_out_1_acquire_bits_addr_beat(ClientUncachedTileLinkIORouter_1_1_io_out_1_acquire_bits_addr_beat),
    .io_out_1_acquire_bits_is_builtin_type(ClientUncachedTileLinkIORouter_1_1_io_out_1_acquire_bits_is_builtin_type),
    .io_out_1_acquire_bits_a_type(ClientUncachedTileLinkIORouter_1_1_io_out_1_acquire_bits_a_type),
    .io_out_1_acquire_bits_union(ClientUncachedTileLinkIORouter_1_1_io_out_1_acquire_bits_union),
    .io_out_1_acquire_bits_data(ClientUncachedTileLinkIORouter_1_1_io_out_1_acquire_bits_data),
    .io_out_1_grant_ready(ClientUncachedTileLinkIORouter_1_1_io_out_1_grant_ready),
    .io_out_1_grant_valid(ClientUncachedTileLinkIORouter_1_1_io_out_1_grant_valid),
    .io_out_1_grant_bits_addr_beat(ClientUncachedTileLinkIORouter_1_1_io_out_1_grant_bits_addr_beat),
    .io_out_1_grant_bits_client_xact_id(ClientUncachedTileLinkIORouter_1_1_io_out_1_grant_bits_client_xact_id),
    .io_out_1_grant_bits_manager_xact_id(ClientUncachedTileLinkIORouter_1_1_io_out_1_grant_bits_manager_xact_id),
    .io_out_1_grant_bits_is_builtin_type(ClientUncachedTileLinkIORouter_1_1_io_out_1_grant_bits_is_builtin_type),
    .io_out_1_grant_bits_g_type(ClientUncachedTileLinkIORouter_1_1_io_out_1_grant_bits_g_type),
    .io_out_1_grant_bits_data(ClientUncachedTileLinkIORouter_1_1_io_out_1_grant_bits_data),
    .io_out_2_acquire_ready(ClientUncachedTileLinkIORouter_1_1_io_out_2_acquire_ready),
    .io_out_2_acquire_valid(ClientUncachedTileLinkIORouter_1_1_io_out_2_acquire_valid),
    .io_out_2_acquire_bits_addr_block(ClientUncachedTileLinkIORouter_1_1_io_out_2_acquire_bits_addr_block),
    .io_out_2_acquire_bits_client_xact_id(ClientUncachedTileLinkIORouter_1_1_io_out_2_acquire_bits_client_xact_id),
    .io_out_2_acquire_bits_addr_beat(ClientUncachedTileLinkIORouter_1_1_io_out_2_acquire_bits_addr_beat),
    .io_out_2_acquire_bits_is_builtin_type(ClientUncachedTileLinkIORouter_1_1_io_out_2_acquire_bits_is_builtin_type),
    .io_out_2_acquire_bits_a_type(ClientUncachedTileLinkIORouter_1_1_io_out_2_acquire_bits_a_type),
    .io_out_2_acquire_bits_union(ClientUncachedTileLinkIORouter_1_1_io_out_2_acquire_bits_union),
    .io_out_2_acquire_bits_data(ClientUncachedTileLinkIORouter_1_1_io_out_2_acquire_bits_data),
    .io_out_2_grant_ready(ClientUncachedTileLinkIORouter_1_1_io_out_2_grant_ready),
    .io_out_2_grant_valid(ClientUncachedTileLinkIORouter_1_1_io_out_2_grant_valid),
    .io_out_2_grant_bits_addr_beat(ClientUncachedTileLinkIORouter_1_1_io_out_2_grant_bits_addr_beat),
    .io_out_2_grant_bits_client_xact_id(ClientUncachedTileLinkIORouter_1_1_io_out_2_grant_bits_client_xact_id),
    .io_out_2_grant_bits_manager_xact_id(ClientUncachedTileLinkIORouter_1_1_io_out_2_grant_bits_manager_xact_id),
    .io_out_2_grant_bits_is_builtin_type(ClientUncachedTileLinkIORouter_1_1_io_out_2_grant_bits_is_builtin_type),
    .io_out_2_grant_bits_g_type(ClientUncachedTileLinkIORouter_1_1_io_out_2_grant_bits_g_type),
    .io_out_2_grant_bits_data(ClientUncachedTileLinkIORouter_1_1_io_out_2_grant_bits_data),
    .io_out_3_acquire_ready(ClientUncachedTileLinkIORouter_1_1_io_out_3_acquire_ready),
    .io_out_3_acquire_valid(ClientUncachedTileLinkIORouter_1_1_io_out_3_acquire_valid),
    .io_out_3_acquire_bits_addr_block(ClientUncachedTileLinkIORouter_1_1_io_out_3_acquire_bits_addr_block),
    .io_out_3_acquire_bits_client_xact_id(ClientUncachedTileLinkIORouter_1_1_io_out_3_acquire_bits_client_xact_id),
    .io_out_3_acquire_bits_addr_beat(ClientUncachedTileLinkIORouter_1_1_io_out_3_acquire_bits_addr_beat),
    .io_out_3_acquire_bits_is_builtin_type(ClientUncachedTileLinkIORouter_1_1_io_out_3_acquire_bits_is_builtin_type),
    .io_out_3_acquire_bits_a_type(ClientUncachedTileLinkIORouter_1_1_io_out_3_acquire_bits_a_type),
    .io_out_3_acquire_bits_union(ClientUncachedTileLinkIORouter_1_1_io_out_3_acquire_bits_union),
    .io_out_3_acquire_bits_data(ClientUncachedTileLinkIORouter_1_1_io_out_3_acquire_bits_data),
    .io_out_3_grant_ready(ClientUncachedTileLinkIORouter_1_1_io_out_3_grant_ready),
    .io_out_3_grant_valid(ClientUncachedTileLinkIORouter_1_1_io_out_3_grant_valid),
    .io_out_3_grant_bits_addr_beat(ClientUncachedTileLinkIORouter_1_1_io_out_3_grant_bits_addr_beat),
    .io_out_3_grant_bits_client_xact_id(ClientUncachedTileLinkIORouter_1_1_io_out_3_grant_bits_client_xact_id),
    .io_out_3_grant_bits_manager_xact_id(ClientUncachedTileLinkIORouter_1_1_io_out_3_grant_bits_manager_xact_id),
    .io_out_3_grant_bits_is_builtin_type(ClientUncachedTileLinkIORouter_1_1_io_out_3_grant_bits_is_builtin_type),
    .io_out_3_grant_bits_g_type(ClientUncachedTileLinkIORouter_1_1_io_out_3_grant_bits_g_type),
    .io_out_3_grant_bits_data(ClientUncachedTileLinkIORouter_1_1_io_out_3_grant_bits_data)
  );
  assign io_in_0_acquire_ready = ClientUncachedTileLinkIORouter_1_1_io_in_acquire_ready;
  assign io_in_0_grant_valid = ClientUncachedTileLinkIORouter_1_1_io_in_grant_valid;
  assign io_in_0_grant_bits_addr_beat = ClientUncachedTileLinkIORouter_1_1_io_in_grant_bits_addr_beat;
  assign io_in_0_grant_bits_client_xact_id = ClientUncachedTileLinkIORouter_1_1_io_in_grant_bits_client_xact_id;
  assign io_in_0_grant_bits_manager_xact_id = ClientUncachedTileLinkIORouter_1_1_io_in_grant_bits_manager_xact_id;
  assign io_in_0_grant_bits_is_builtin_type = ClientUncachedTileLinkIORouter_1_1_io_in_grant_bits_is_builtin_type;
  assign io_in_0_grant_bits_g_type = ClientUncachedTileLinkIORouter_1_1_io_in_grant_bits_g_type;
  assign io_in_0_grant_bits_data = ClientUncachedTileLinkIORouter_1_1_io_in_grant_bits_data;
  assign io_out_0_acquire_valid = ClientUncachedTileLinkIORouter_1_1_io_out_0_acquire_valid;
  assign io_out_0_acquire_bits_addr_block = ClientUncachedTileLinkIORouter_1_1_io_out_0_acquire_bits_addr_block;
  assign io_out_0_acquire_bits_client_xact_id = ClientUncachedTileLinkIORouter_1_1_io_out_0_acquire_bits_client_xact_id;
  assign io_out_0_acquire_bits_addr_beat = ClientUncachedTileLinkIORouter_1_1_io_out_0_acquire_bits_addr_beat;
  assign io_out_0_acquire_bits_is_builtin_type = ClientUncachedTileLinkIORouter_1_1_io_out_0_acquire_bits_is_builtin_type;
  assign io_out_0_acquire_bits_a_type = ClientUncachedTileLinkIORouter_1_1_io_out_0_acquire_bits_a_type;
  assign io_out_0_acquire_bits_union = ClientUncachedTileLinkIORouter_1_1_io_out_0_acquire_bits_union;
  assign io_out_0_acquire_bits_data = ClientUncachedTileLinkIORouter_1_1_io_out_0_acquire_bits_data;
  assign io_out_0_grant_ready = ClientUncachedTileLinkIORouter_1_1_io_out_0_grant_ready;
  assign io_out_1_acquire_valid = ClientUncachedTileLinkIORouter_1_1_io_out_1_acquire_valid;
  assign io_out_1_acquire_bits_addr_block = ClientUncachedTileLinkIORouter_1_1_io_out_1_acquire_bits_addr_block;
  assign io_out_1_acquire_bits_client_xact_id = ClientUncachedTileLinkIORouter_1_1_io_out_1_acquire_bits_client_xact_id;
  assign io_out_1_acquire_bits_addr_beat = ClientUncachedTileLinkIORouter_1_1_io_out_1_acquire_bits_addr_beat;
  assign io_out_1_acquire_bits_is_builtin_type = ClientUncachedTileLinkIORouter_1_1_io_out_1_acquire_bits_is_builtin_type;
  assign io_out_1_acquire_bits_a_type = ClientUncachedTileLinkIORouter_1_1_io_out_1_acquire_bits_a_type;
  assign io_out_1_acquire_bits_union = ClientUncachedTileLinkIORouter_1_1_io_out_1_acquire_bits_union;
  assign io_out_1_acquire_bits_data = ClientUncachedTileLinkIORouter_1_1_io_out_1_acquire_bits_data;
  assign io_out_1_grant_ready = ClientUncachedTileLinkIORouter_1_1_io_out_1_grant_ready;
  assign io_out_2_acquire_valid = ClientUncachedTileLinkIORouter_1_1_io_out_2_acquire_valid;
  assign io_out_2_acquire_bits_addr_block = ClientUncachedTileLinkIORouter_1_1_io_out_2_acquire_bits_addr_block;
  assign io_out_2_acquire_bits_client_xact_id = ClientUncachedTileLinkIORouter_1_1_io_out_2_acquire_bits_client_xact_id;
  assign io_out_2_acquire_bits_addr_beat = ClientUncachedTileLinkIORouter_1_1_io_out_2_acquire_bits_addr_beat;
  assign io_out_2_acquire_bits_is_builtin_type = ClientUncachedTileLinkIORouter_1_1_io_out_2_acquire_bits_is_builtin_type;
  assign io_out_2_acquire_bits_a_type = ClientUncachedTileLinkIORouter_1_1_io_out_2_acquire_bits_a_type;
  assign io_out_2_acquire_bits_union = ClientUncachedTileLinkIORouter_1_1_io_out_2_acquire_bits_union;
  assign io_out_2_acquire_bits_data = ClientUncachedTileLinkIORouter_1_1_io_out_2_acquire_bits_data;
  assign io_out_2_grant_ready = ClientUncachedTileLinkIORouter_1_1_io_out_2_grant_ready;
  assign io_out_3_acquire_valid = ClientUncachedTileLinkIORouter_1_1_io_out_3_acquire_valid;
  assign io_out_3_acquire_bits_addr_block = ClientUncachedTileLinkIORouter_1_1_io_out_3_acquire_bits_addr_block;
  assign io_out_3_acquire_bits_client_xact_id = ClientUncachedTileLinkIORouter_1_1_io_out_3_acquire_bits_client_xact_id;
  assign io_out_3_acquire_bits_addr_beat = ClientUncachedTileLinkIORouter_1_1_io_out_3_acquire_bits_addr_beat;
  assign io_out_3_acquire_bits_is_builtin_type = ClientUncachedTileLinkIORouter_1_1_io_out_3_acquire_bits_is_builtin_type;
  assign io_out_3_acquire_bits_a_type = ClientUncachedTileLinkIORouter_1_1_io_out_3_acquire_bits_a_type;
  assign io_out_3_acquire_bits_union = ClientUncachedTileLinkIORouter_1_1_io_out_3_acquire_bits_union;
  assign io_out_3_acquire_bits_data = ClientUncachedTileLinkIORouter_1_1_io_out_3_acquire_bits_data;
  assign io_out_3_grant_ready = ClientUncachedTileLinkIORouter_1_1_io_out_3_grant_ready;
  assign ClientUncachedTileLinkIORouter_1_1_clk = clk;
  assign ClientUncachedTileLinkIORouter_1_1_reset = reset;
  assign ClientUncachedTileLinkIORouter_1_1_io_in_acquire_valid = io_in_0_acquire_valid;
  assign ClientUncachedTileLinkIORouter_1_1_io_in_acquire_bits_addr_block = io_in_0_acquire_bits_addr_block;
  assign ClientUncachedTileLinkIORouter_1_1_io_in_acquire_bits_client_xact_id = io_in_0_acquire_bits_client_xact_id;
  assign ClientUncachedTileLinkIORouter_1_1_io_in_acquire_bits_addr_beat = io_in_0_acquire_bits_addr_beat;
  assign ClientUncachedTileLinkIORouter_1_1_io_in_acquire_bits_is_builtin_type = io_in_0_acquire_bits_is_builtin_type;
  assign ClientUncachedTileLinkIORouter_1_1_io_in_acquire_bits_a_type = io_in_0_acquire_bits_a_type;
  assign ClientUncachedTileLinkIORouter_1_1_io_in_acquire_bits_union = io_in_0_acquire_bits_union;
  assign ClientUncachedTileLinkIORouter_1_1_io_in_acquire_bits_data = io_in_0_acquire_bits_data;
  assign ClientUncachedTileLinkIORouter_1_1_io_in_grant_ready = io_in_0_grant_ready;
  assign ClientUncachedTileLinkIORouter_1_1_io_out_0_acquire_ready = io_out_0_acquire_ready;
  assign ClientUncachedTileLinkIORouter_1_1_io_out_0_grant_valid = io_out_0_grant_valid;
  assign ClientUncachedTileLinkIORouter_1_1_io_out_0_grant_bits_addr_beat = io_out_0_grant_bits_addr_beat;
  assign ClientUncachedTileLinkIORouter_1_1_io_out_0_grant_bits_client_xact_id = io_out_0_grant_bits_client_xact_id;
  assign ClientUncachedTileLinkIORouter_1_1_io_out_0_grant_bits_manager_xact_id = io_out_0_grant_bits_manager_xact_id;
  assign ClientUncachedTileLinkIORouter_1_1_io_out_0_grant_bits_is_builtin_type = io_out_0_grant_bits_is_builtin_type;
  assign ClientUncachedTileLinkIORouter_1_1_io_out_0_grant_bits_g_type = io_out_0_grant_bits_g_type;
  assign ClientUncachedTileLinkIORouter_1_1_io_out_0_grant_bits_data = io_out_0_grant_bits_data;
  assign ClientUncachedTileLinkIORouter_1_1_io_out_1_acquire_ready = io_out_1_acquire_ready;
  assign ClientUncachedTileLinkIORouter_1_1_io_out_1_grant_valid = io_out_1_grant_valid;
  assign ClientUncachedTileLinkIORouter_1_1_io_out_1_grant_bits_addr_beat = io_out_1_grant_bits_addr_beat;
  assign ClientUncachedTileLinkIORouter_1_1_io_out_1_grant_bits_client_xact_id = io_out_1_grant_bits_client_xact_id;
  assign ClientUncachedTileLinkIORouter_1_1_io_out_1_grant_bits_manager_xact_id = io_out_1_grant_bits_manager_xact_id;
  assign ClientUncachedTileLinkIORouter_1_1_io_out_1_grant_bits_is_builtin_type = io_out_1_grant_bits_is_builtin_type;
  assign ClientUncachedTileLinkIORouter_1_1_io_out_1_grant_bits_g_type = io_out_1_grant_bits_g_type;
  assign ClientUncachedTileLinkIORouter_1_1_io_out_1_grant_bits_data = io_out_1_grant_bits_data;
  assign ClientUncachedTileLinkIORouter_1_1_io_out_2_acquire_ready = io_out_2_acquire_ready;
  assign ClientUncachedTileLinkIORouter_1_1_io_out_2_grant_valid = io_out_2_grant_valid;
  assign ClientUncachedTileLinkIORouter_1_1_io_out_2_grant_bits_addr_beat = io_out_2_grant_bits_addr_beat;
  assign ClientUncachedTileLinkIORouter_1_1_io_out_2_grant_bits_client_xact_id = io_out_2_grant_bits_client_xact_id;
  assign ClientUncachedTileLinkIORouter_1_1_io_out_2_grant_bits_manager_xact_id = io_out_2_grant_bits_manager_xact_id;
  assign ClientUncachedTileLinkIORouter_1_1_io_out_2_grant_bits_is_builtin_type = io_out_2_grant_bits_is_builtin_type;
  assign ClientUncachedTileLinkIORouter_1_1_io_out_2_grant_bits_g_type = io_out_2_grant_bits_g_type;
  assign ClientUncachedTileLinkIORouter_1_1_io_out_2_grant_bits_data = io_out_2_grant_bits_data;
  assign ClientUncachedTileLinkIORouter_1_1_io_out_3_acquire_ready = io_out_3_acquire_ready;
  assign ClientUncachedTileLinkIORouter_1_1_io_out_3_grant_valid = io_out_3_grant_valid;
  assign ClientUncachedTileLinkIORouter_1_1_io_out_3_grant_bits_addr_beat = io_out_3_grant_bits_addr_beat;
  assign ClientUncachedTileLinkIORouter_1_1_io_out_3_grant_bits_client_xact_id = io_out_3_grant_bits_client_xact_id;
  assign ClientUncachedTileLinkIORouter_1_1_io_out_3_grant_bits_manager_xact_id = io_out_3_grant_bits_manager_xact_id;
  assign ClientUncachedTileLinkIORouter_1_1_io_out_3_grant_bits_is_builtin_type = io_out_3_grant_bits_is_builtin_type;
  assign ClientUncachedTileLinkIORouter_1_1_io_out_3_grant_bits_g_type = io_out_3_grant_bits_g_type;
  assign ClientUncachedTileLinkIORouter_1_1_io_out_3_grant_bits_data = io_out_3_grant_bits_data;
endmodule
module TileLinkRecursiveInterconnect_1(
  input   clk,
  input   reset,
  output  io_in_0_acquire_ready,
  input   io_in_0_acquire_valid,
  input  [25:0] io_in_0_acquire_bits_addr_block,
  input  [1:0] io_in_0_acquire_bits_client_xact_id,
  input  [2:0] io_in_0_acquire_bits_addr_beat,
  input   io_in_0_acquire_bits_is_builtin_type,
  input  [2:0] io_in_0_acquire_bits_a_type,
  input  [11:0] io_in_0_acquire_bits_union,
  input  [63:0] io_in_0_acquire_bits_data,
  input   io_in_0_grant_ready,
  output  io_in_0_grant_valid,
  output [2:0] io_in_0_grant_bits_addr_beat,
  output [1:0] io_in_0_grant_bits_client_xact_id,
  output  io_in_0_grant_bits_manager_xact_id,
  output  io_in_0_grant_bits_is_builtin_type,
  output [3:0] io_in_0_grant_bits_g_type,
  output [63:0] io_in_0_grant_bits_data,
  input   io_out_0_acquire_ready,
  output  io_out_0_acquire_valid,
  output [25:0] io_out_0_acquire_bits_addr_block,
  output [1:0] io_out_0_acquire_bits_client_xact_id,
  output [2:0] io_out_0_acquire_bits_addr_beat,
  output  io_out_0_acquire_bits_is_builtin_type,
  output [2:0] io_out_0_acquire_bits_a_type,
  output [11:0] io_out_0_acquire_bits_union,
  output [63:0] io_out_0_acquire_bits_data,
  output  io_out_0_grant_ready,
  input   io_out_0_grant_valid,
  input  [2:0] io_out_0_grant_bits_addr_beat,
  input  [1:0] io_out_0_grant_bits_client_xact_id,
  input   io_out_0_grant_bits_manager_xact_id,
  input   io_out_0_grant_bits_is_builtin_type,
  input  [3:0] io_out_0_grant_bits_g_type,
  input  [63:0] io_out_0_grant_bits_data,
  input   io_out_1_acquire_ready,
  output  io_out_1_acquire_valid,
  output [25:0] io_out_1_acquire_bits_addr_block,
  output [1:0] io_out_1_acquire_bits_client_xact_id,
  output [2:0] io_out_1_acquire_bits_addr_beat,
  output  io_out_1_acquire_bits_is_builtin_type,
  output [2:0] io_out_1_acquire_bits_a_type,
  output [11:0] io_out_1_acquire_bits_union,
  output [63:0] io_out_1_acquire_bits_data,
  output  io_out_1_grant_ready,
  input   io_out_1_grant_valid,
  input  [2:0] io_out_1_grant_bits_addr_beat,
  input  [1:0] io_out_1_grant_bits_client_xact_id,
  input   io_out_1_grant_bits_manager_xact_id,
  input   io_out_1_grant_bits_is_builtin_type,
  input  [3:0] io_out_1_grant_bits_g_type,
  input  [63:0] io_out_1_grant_bits_data,
  input   io_out_2_acquire_ready,
  output  io_out_2_acquire_valid,
  output [25:0] io_out_2_acquire_bits_addr_block,
  output [1:0] io_out_2_acquire_bits_client_xact_id,
  output [2:0] io_out_2_acquire_bits_addr_beat,
  output  io_out_2_acquire_bits_is_builtin_type,
  output [2:0] io_out_2_acquire_bits_a_type,
  output [11:0] io_out_2_acquire_bits_union,
  output [63:0] io_out_2_acquire_bits_data,
  output  io_out_2_grant_ready,
  input   io_out_2_grant_valid,
  input  [2:0] io_out_2_grant_bits_addr_beat,
  input  [1:0] io_out_2_grant_bits_client_xact_id,
  input   io_out_2_grant_bits_manager_xact_id,
  input   io_out_2_grant_bits_is_builtin_type,
  input  [3:0] io_out_2_grant_bits_g_type,
  input  [63:0] io_out_2_grant_bits_data,
  input   io_out_3_acquire_ready,
  output  io_out_3_acquire_valid,
  output [25:0] io_out_3_acquire_bits_addr_block,
  output [1:0] io_out_3_acquire_bits_client_xact_id,
  output [2:0] io_out_3_acquire_bits_addr_beat,
  output  io_out_3_acquire_bits_is_builtin_type,
  output [2:0] io_out_3_acquire_bits_a_type,
  output [11:0] io_out_3_acquire_bits_union,
  output [63:0] io_out_3_acquire_bits_data,
  output  io_out_3_grant_ready,
  input   io_out_3_grant_valid,
  input  [2:0] io_out_3_grant_bits_addr_beat,
  input  [1:0] io_out_3_grant_bits_client_xact_id,
  input   io_out_3_grant_bits_manager_xact_id,
  input   io_out_3_grant_bits_is_builtin_type,
  input  [3:0] io_out_3_grant_bits_g_type,
  input  [63:0] io_out_3_grant_bits_data
);
  wire  xbar_clk;
  wire  xbar_reset;
  wire  xbar_io_in_0_acquire_ready;
  wire  xbar_io_in_0_acquire_valid;
  wire [25:0] xbar_io_in_0_acquire_bits_addr_block;
  wire [1:0] xbar_io_in_0_acquire_bits_client_xact_id;
  wire [2:0] xbar_io_in_0_acquire_bits_addr_beat;
  wire  xbar_io_in_0_acquire_bits_is_builtin_type;
  wire [2:0] xbar_io_in_0_acquire_bits_a_type;
  wire [11:0] xbar_io_in_0_acquire_bits_union;
  wire [63:0] xbar_io_in_0_acquire_bits_data;
  wire  xbar_io_in_0_grant_ready;
  wire  xbar_io_in_0_grant_valid;
  wire [2:0] xbar_io_in_0_grant_bits_addr_beat;
  wire [1:0] xbar_io_in_0_grant_bits_client_xact_id;
  wire  xbar_io_in_0_grant_bits_manager_xact_id;
  wire  xbar_io_in_0_grant_bits_is_builtin_type;
  wire [3:0] xbar_io_in_0_grant_bits_g_type;
  wire [63:0] xbar_io_in_0_grant_bits_data;
  wire  xbar_io_out_0_acquire_ready;
  wire  xbar_io_out_0_acquire_valid;
  wire [25:0] xbar_io_out_0_acquire_bits_addr_block;
  wire [1:0] xbar_io_out_0_acquire_bits_client_xact_id;
  wire [2:0] xbar_io_out_0_acquire_bits_addr_beat;
  wire  xbar_io_out_0_acquire_bits_is_builtin_type;
  wire [2:0] xbar_io_out_0_acquire_bits_a_type;
  wire [11:0] xbar_io_out_0_acquire_bits_union;
  wire [63:0] xbar_io_out_0_acquire_bits_data;
  wire  xbar_io_out_0_grant_ready;
  wire  xbar_io_out_0_grant_valid;
  wire [2:0] xbar_io_out_0_grant_bits_addr_beat;
  wire [1:0] xbar_io_out_0_grant_bits_client_xact_id;
  wire  xbar_io_out_0_grant_bits_manager_xact_id;
  wire  xbar_io_out_0_grant_bits_is_builtin_type;
  wire [3:0] xbar_io_out_0_grant_bits_g_type;
  wire [63:0] xbar_io_out_0_grant_bits_data;
  wire  xbar_io_out_1_acquire_ready;
  wire  xbar_io_out_1_acquire_valid;
  wire [25:0] xbar_io_out_1_acquire_bits_addr_block;
  wire [1:0] xbar_io_out_1_acquire_bits_client_xact_id;
  wire [2:0] xbar_io_out_1_acquire_bits_addr_beat;
  wire  xbar_io_out_1_acquire_bits_is_builtin_type;
  wire [2:0] xbar_io_out_1_acquire_bits_a_type;
  wire [11:0] xbar_io_out_1_acquire_bits_union;
  wire [63:0] xbar_io_out_1_acquire_bits_data;
  wire  xbar_io_out_1_grant_ready;
  wire  xbar_io_out_1_grant_valid;
  wire [2:0] xbar_io_out_1_grant_bits_addr_beat;
  wire [1:0] xbar_io_out_1_grant_bits_client_xact_id;
  wire  xbar_io_out_1_grant_bits_manager_xact_id;
  wire  xbar_io_out_1_grant_bits_is_builtin_type;
  wire [3:0] xbar_io_out_1_grant_bits_g_type;
  wire [63:0] xbar_io_out_1_grant_bits_data;
  wire  xbar_io_out_2_acquire_ready;
  wire  xbar_io_out_2_acquire_valid;
  wire [25:0] xbar_io_out_2_acquire_bits_addr_block;
  wire [1:0] xbar_io_out_2_acquire_bits_client_xact_id;
  wire [2:0] xbar_io_out_2_acquire_bits_addr_beat;
  wire  xbar_io_out_2_acquire_bits_is_builtin_type;
  wire [2:0] xbar_io_out_2_acquire_bits_a_type;
  wire [11:0] xbar_io_out_2_acquire_bits_union;
  wire [63:0] xbar_io_out_2_acquire_bits_data;
  wire  xbar_io_out_2_grant_ready;
  wire  xbar_io_out_2_grant_valid;
  wire [2:0] xbar_io_out_2_grant_bits_addr_beat;
  wire [1:0] xbar_io_out_2_grant_bits_client_xact_id;
  wire  xbar_io_out_2_grant_bits_manager_xact_id;
  wire  xbar_io_out_2_grant_bits_is_builtin_type;
  wire [3:0] xbar_io_out_2_grant_bits_g_type;
  wire [63:0] xbar_io_out_2_grant_bits_data;
  wire  xbar_io_out_3_acquire_ready;
  wire  xbar_io_out_3_acquire_valid;
  wire [25:0] xbar_io_out_3_acquire_bits_addr_block;
  wire [1:0] xbar_io_out_3_acquire_bits_client_xact_id;
  wire [2:0] xbar_io_out_3_acquire_bits_addr_beat;
  wire  xbar_io_out_3_acquire_bits_is_builtin_type;
  wire [2:0] xbar_io_out_3_acquire_bits_a_type;
  wire [11:0] xbar_io_out_3_acquire_bits_union;
  wire [63:0] xbar_io_out_3_acquire_bits_data;
  wire  xbar_io_out_3_grant_ready;
  wire  xbar_io_out_3_grant_valid;
  wire [2:0] xbar_io_out_3_grant_bits_addr_beat;
  wire [1:0] xbar_io_out_3_grant_bits_client_xact_id;
  wire  xbar_io_out_3_grant_bits_manager_xact_id;
  wire  xbar_io_out_3_grant_bits_is_builtin_type;
  wire [3:0] xbar_io_out_3_grant_bits_g_type;
  wire [63:0] xbar_io_out_3_grant_bits_data;
  ClientUncachedTileLinkIOCrossbar_1 xbar (
    .clk(xbar_clk),
    .reset(xbar_reset),
    .io_in_0_acquire_ready(xbar_io_in_0_acquire_ready),
    .io_in_0_acquire_valid(xbar_io_in_0_acquire_valid),
    .io_in_0_acquire_bits_addr_block(xbar_io_in_0_acquire_bits_addr_block),
    .io_in_0_acquire_bits_client_xact_id(xbar_io_in_0_acquire_bits_client_xact_id),
    .io_in_0_acquire_bits_addr_beat(xbar_io_in_0_acquire_bits_addr_beat),
    .io_in_0_acquire_bits_is_builtin_type(xbar_io_in_0_acquire_bits_is_builtin_type),
    .io_in_0_acquire_bits_a_type(xbar_io_in_0_acquire_bits_a_type),
    .io_in_0_acquire_bits_union(xbar_io_in_0_acquire_bits_union),
    .io_in_0_acquire_bits_data(xbar_io_in_0_acquire_bits_data),
    .io_in_0_grant_ready(xbar_io_in_0_grant_ready),
    .io_in_0_grant_valid(xbar_io_in_0_grant_valid),
    .io_in_0_grant_bits_addr_beat(xbar_io_in_0_grant_bits_addr_beat),
    .io_in_0_grant_bits_client_xact_id(xbar_io_in_0_grant_bits_client_xact_id),
    .io_in_0_grant_bits_manager_xact_id(xbar_io_in_0_grant_bits_manager_xact_id),
    .io_in_0_grant_bits_is_builtin_type(xbar_io_in_0_grant_bits_is_builtin_type),
    .io_in_0_grant_bits_g_type(xbar_io_in_0_grant_bits_g_type),
    .io_in_0_grant_bits_data(xbar_io_in_0_grant_bits_data),
    .io_out_0_acquire_ready(xbar_io_out_0_acquire_ready),
    .io_out_0_acquire_valid(xbar_io_out_0_acquire_valid),
    .io_out_0_acquire_bits_addr_block(xbar_io_out_0_acquire_bits_addr_block),
    .io_out_0_acquire_bits_client_xact_id(xbar_io_out_0_acquire_bits_client_xact_id),
    .io_out_0_acquire_bits_addr_beat(xbar_io_out_0_acquire_bits_addr_beat),
    .io_out_0_acquire_bits_is_builtin_type(xbar_io_out_0_acquire_bits_is_builtin_type),
    .io_out_0_acquire_bits_a_type(xbar_io_out_0_acquire_bits_a_type),
    .io_out_0_acquire_bits_union(xbar_io_out_0_acquire_bits_union),
    .io_out_0_acquire_bits_data(xbar_io_out_0_acquire_bits_data),
    .io_out_0_grant_ready(xbar_io_out_0_grant_ready),
    .io_out_0_grant_valid(xbar_io_out_0_grant_valid),
    .io_out_0_grant_bits_addr_beat(xbar_io_out_0_grant_bits_addr_beat),
    .io_out_0_grant_bits_client_xact_id(xbar_io_out_0_grant_bits_client_xact_id),
    .io_out_0_grant_bits_manager_xact_id(xbar_io_out_0_grant_bits_manager_xact_id),
    .io_out_0_grant_bits_is_builtin_type(xbar_io_out_0_grant_bits_is_builtin_type),
    .io_out_0_grant_bits_g_type(xbar_io_out_0_grant_bits_g_type),
    .io_out_0_grant_bits_data(xbar_io_out_0_grant_bits_data),
    .io_out_1_acquire_ready(xbar_io_out_1_acquire_ready),
    .io_out_1_acquire_valid(xbar_io_out_1_acquire_valid),
    .io_out_1_acquire_bits_addr_block(xbar_io_out_1_acquire_bits_addr_block),
    .io_out_1_acquire_bits_client_xact_id(xbar_io_out_1_acquire_bits_client_xact_id),
    .io_out_1_acquire_bits_addr_beat(xbar_io_out_1_acquire_bits_addr_beat),
    .io_out_1_acquire_bits_is_builtin_type(xbar_io_out_1_acquire_bits_is_builtin_type),
    .io_out_1_acquire_bits_a_type(xbar_io_out_1_acquire_bits_a_type),
    .io_out_1_acquire_bits_union(xbar_io_out_1_acquire_bits_union),
    .io_out_1_acquire_bits_data(xbar_io_out_1_acquire_bits_data),
    .io_out_1_grant_ready(xbar_io_out_1_grant_ready),
    .io_out_1_grant_valid(xbar_io_out_1_grant_valid),
    .io_out_1_grant_bits_addr_beat(xbar_io_out_1_grant_bits_addr_beat),
    .io_out_1_grant_bits_client_xact_id(xbar_io_out_1_grant_bits_client_xact_id),
    .io_out_1_grant_bits_manager_xact_id(xbar_io_out_1_grant_bits_manager_xact_id),
    .io_out_1_grant_bits_is_builtin_type(xbar_io_out_1_grant_bits_is_builtin_type),
    .io_out_1_grant_bits_g_type(xbar_io_out_1_grant_bits_g_type),
    .io_out_1_grant_bits_data(xbar_io_out_1_grant_bits_data),
    .io_out_2_acquire_ready(xbar_io_out_2_acquire_ready),
    .io_out_2_acquire_valid(xbar_io_out_2_acquire_valid),
    .io_out_2_acquire_bits_addr_block(xbar_io_out_2_acquire_bits_addr_block),
    .io_out_2_acquire_bits_client_xact_id(xbar_io_out_2_acquire_bits_client_xact_id),
    .io_out_2_acquire_bits_addr_beat(xbar_io_out_2_acquire_bits_addr_beat),
    .io_out_2_acquire_bits_is_builtin_type(xbar_io_out_2_acquire_bits_is_builtin_type),
    .io_out_2_acquire_bits_a_type(xbar_io_out_2_acquire_bits_a_type),
    .io_out_2_acquire_bits_union(xbar_io_out_2_acquire_bits_union),
    .io_out_2_acquire_bits_data(xbar_io_out_2_acquire_bits_data),
    .io_out_2_grant_ready(xbar_io_out_2_grant_ready),
    .io_out_2_grant_valid(xbar_io_out_2_grant_valid),
    .io_out_2_grant_bits_addr_beat(xbar_io_out_2_grant_bits_addr_beat),
    .io_out_2_grant_bits_client_xact_id(xbar_io_out_2_grant_bits_client_xact_id),
    .io_out_2_grant_bits_manager_xact_id(xbar_io_out_2_grant_bits_manager_xact_id),
    .io_out_2_grant_bits_is_builtin_type(xbar_io_out_2_grant_bits_is_builtin_type),
    .io_out_2_grant_bits_g_type(xbar_io_out_2_grant_bits_g_type),
    .io_out_2_grant_bits_data(xbar_io_out_2_grant_bits_data),
    .io_out_3_acquire_ready(xbar_io_out_3_acquire_ready),
    .io_out_3_acquire_valid(xbar_io_out_3_acquire_valid),
    .io_out_3_acquire_bits_addr_block(xbar_io_out_3_acquire_bits_addr_block),
    .io_out_3_acquire_bits_client_xact_id(xbar_io_out_3_acquire_bits_client_xact_id),
    .io_out_3_acquire_bits_addr_beat(xbar_io_out_3_acquire_bits_addr_beat),
    .io_out_3_acquire_bits_is_builtin_type(xbar_io_out_3_acquire_bits_is_builtin_type),
    .io_out_3_acquire_bits_a_type(xbar_io_out_3_acquire_bits_a_type),
    .io_out_3_acquire_bits_union(xbar_io_out_3_acquire_bits_union),
    .io_out_3_acquire_bits_data(xbar_io_out_3_acquire_bits_data),
    .io_out_3_grant_ready(xbar_io_out_3_grant_ready),
    .io_out_3_grant_valid(xbar_io_out_3_grant_valid),
    .io_out_3_grant_bits_addr_beat(xbar_io_out_3_grant_bits_addr_beat),
    .io_out_3_grant_bits_client_xact_id(xbar_io_out_3_grant_bits_client_xact_id),
    .io_out_3_grant_bits_manager_xact_id(xbar_io_out_3_grant_bits_manager_xact_id),
    .io_out_3_grant_bits_is_builtin_type(xbar_io_out_3_grant_bits_is_builtin_type),
    .io_out_3_grant_bits_g_type(xbar_io_out_3_grant_bits_g_type),
    .io_out_3_grant_bits_data(xbar_io_out_3_grant_bits_data)
  );
  assign io_in_0_acquire_ready = xbar_io_in_0_acquire_ready;
  assign io_in_0_grant_valid = xbar_io_in_0_grant_valid;
  assign io_in_0_grant_bits_addr_beat = xbar_io_in_0_grant_bits_addr_beat;
  assign io_in_0_grant_bits_client_xact_id = xbar_io_in_0_grant_bits_client_xact_id;
  assign io_in_0_grant_bits_manager_xact_id = xbar_io_in_0_grant_bits_manager_xact_id;
  assign io_in_0_grant_bits_is_builtin_type = xbar_io_in_0_grant_bits_is_builtin_type;
  assign io_in_0_grant_bits_g_type = xbar_io_in_0_grant_bits_g_type;
  assign io_in_0_grant_bits_data = xbar_io_in_0_grant_bits_data;
  assign io_out_0_acquire_valid = xbar_io_out_0_acquire_valid;
  assign io_out_0_acquire_bits_addr_block = xbar_io_out_0_acquire_bits_addr_block;
  assign io_out_0_acquire_bits_client_xact_id = xbar_io_out_0_acquire_bits_client_xact_id;
  assign io_out_0_acquire_bits_addr_beat = xbar_io_out_0_acquire_bits_addr_beat;
  assign io_out_0_acquire_bits_is_builtin_type = xbar_io_out_0_acquire_bits_is_builtin_type;
  assign io_out_0_acquire_bits_a_type = xbar_io_out_0_acquire_bits_a_type;
  assign io_out_0_acquire_bits_union = xbar_io_out_0_acquire_bits_union;
  assign io_out_0_acquire_bits_data = xbar_io_out_0_acquire_bits_data;
  assign io_out_0_grant_ready = xbar_io_out_0_grant_ready;
  assign io_out_1_acquire_valid = xbar_io_out_1_acquire_valid;
  assign io_out_1_acquire_bits_addr_block = xbar_io_out_1_acquire_bits_addr_block;
  assign io_out_1_acquire_bits_client_xact_id = xbar_io_out_1_acquire_bits_client_xact_id;
  assign io_out_1_acquire_bits_addr_beat = xbar_io_out_1_acquire_bits_addr_beat;
  assign io_out_1_acquire_bits_is_builtin_type = xbar_io_out_1_acquire_bits_is_builtin_type;
  assign io_out_1_acquire_bits_a_type = xbar_io_out_1_acquire_bits_a_type;
  assign io_out_1_acquire_bits_union = xbar_io_out_1_acquire_bits_union;
  assign io_out_1_acquire_bits_data = xbar_io_out_1_acquire_bits_data;
  assign io_out_1_grant_ready = xbar_io_out_1_grant_ready;
  assign io_out_2_acquire_valid = xbar_io_out_2_acquire_valid;
  assign io_out_2_acquire_bits_addr_block = xbar_io_out_2_acquire_bits_addr_block;
  assign io_out_2_acquire_bits_client_xact_id = xbar_io_out_2_acquire_bits_client_xact_id;
  assign io_out_2_acquire_bits_addr_beat = xbar_io_out_2_acquire_bits_addr_beat;
  assign io_out_2_acquire_bits_is_builtin_type = xbar_io_out_2_acquire_bits_is_builtin_type;
  assign io_out_2_acquire_bits_a_type = xbar_io_out_2_acquire_bits_a_type;
  assign io_out_2_acquire_bits_union = xbar_io_out_2_acquire_bits_union;
  assign io_out_2_acquire_bits_data = xbar_io_out_2_acquire_bits_data;
  assign io_out_2_grant_ready = xbar_io_out_2_grant_ready;
  assign io_out_3_acquire_valid = xbar_io_out_3_acquire_valid;
  assign io_out_3_acquire_bits_addr_block = xbar_io_out_3_acquire_bits_addr_block;
  assign io_out_3_acquire_bits_client_xact_id = xbar_io_out_3_acquire_bits_client_xact_id;
  assign io_out_3_acquire_bits_addr_beat = xbar_io_out_3_acquire_bits_addr_beat;
  assign io_out_3_acquire_bits_is_builtin_type = xbar_io_out_3_acquire_bits_is_builtin_type;
  assign io_out_3_acquire_bits_a_type = xbar_io_out_3_acquire_bits_a_type;
  assign io_out_3_acquire_bits_union = xbar_io_out_3_acquire_bits_union;
  assign io_out_3_acquire_bits_data = xbar_io_out_3_acquire_bits_data;
  assign io_out_3_grant_ready = xbar_io_out_3_grant_ready;
  assign xbar_clk = clk;
  assign xbar_reset = reset;
  assign xbar_io_in_0_acquire_valid = io_in_0_acquire_valid;
  assign xbar_io_in_0_acquire_bits_addr_block = io_in_0_acquire_bits_addr_block;
  assign xbar_io_in_0_acquire_bits_client_xact_id = io_in_0_acquire_bits_client_xact_id;
  assign xbar_io_in_0_acquire_bits_addr_beat = io_in_0_acquire_bits_addr_beat;
  assign xbar_io_in_0_acquire_bits_is_builtin_type = io_in_0_acquire_bits_is_builtin_type;
  assign xbar_io_in_0_acquire_bits_a_type = io_in_0_acquire_bits_a_type;
  assign xbar_io_in_0_acquire_bits_union = io_in_0_acquire_bits_union;
  assign xbar_io_in_0_acquire_bits_data = io_in_0_acquire_bits_data;
  assign xbar_io_in_0_grant_ready = io_in_0_grant_ready;
  assign xbar_io_out_0_acquire_ready = io_out_0_acquire_ready;
  assign xbar_io_out_0_grant_valid = io_out_0_grant_valid;
  assign xbar_io_out_0_grant_bits_addr_beat = io_out_0_grant_bits_addr_beat;
  assign xbar_io_out_0_grant_bits_client_xact_id = io_out_0_grant_bits_client_xact_id;
  assign xbar_io_out_0_grant_bits_manager_xact_id = io_out_0_grant_bits_manager_xact_id;
  assign xbar_io_out_0_grant_bits_is_builtin_type = io_out_0_grant_bits_is_builtin_type;
  assign xbar_io_out_0_grant_bits_g_type = io_out_0_grant_bits_g_type;
  assign xbar_io_out_0_grant_bits_data = io_out_0_grant_bits_data;
  assign xbar_io_out_1_acquire_ready = io_out_1_acquire_ready;
  assign xbar_io_out_1_grant_valid = io_out_1_grant_valid;
  assign xbar_io_out_1_grant_bits_addr_beat = io_out_1_grant_bits_addr_beat;
  assign xbar_io_out_1_grant_bits_client_xact_id = io_out_1_grant_bits_client_xact_id;
  assign xbar_io_out_1_grant_bits_manager_xact_id = io_out_1_grant_bits_manager_xact_id;
  assign xbar_io_out_1_grant_bits_is_builtin_type = io_out_1_grant_bits_is_builtin_type;
  assign xbar_io_out_1_grant_bits_g_type = io_out_1_grant_bits_g_type;
  assign xbar_io_out_1_grant_bits_data = io_out_1_grant_bits_data;
  assign xbar_io_out_2_acquire_ready = io_out_2_acquire_ready;
  assign xbar_io_out_2_grant_valid = io_out_2_grant_valid;
  assign xbar_io_out_2_grant_bits_addr_beat = io_out_2_grant_bits_addr_beat;
  assign xbar_io_out_2_grant_bits_client_xact_id = io_out_2_grant_bits_client_xact_id;
  assign xbar_io_out_2_grant_bits_manager_xact_id = io_out_2_grant_bits_manager_xact_id;
  assign xbar_io_out_2_grant_bits_is_builtin_type = io_out_2_grant_bits_is_builtin_type;
  assign xbar_io_out_2_grant_bits_g_type = io_out_2_grant_bits_g_type;
  assign xbar_io_out_2_grant_bits_data = io_out_2_grant_bits_data;
  assign xbar_io_out_3_acquire_ready = io_out_3_acquire_ready;
  assign xbar_io_out_3_grant_valid = io_out_3_grant_valid;
  assign xbar_io_out_3_grant_bits_addr_beat = io_out_3_grant_bits_addr_beat;
  assign xbar_io_out_3_grant_bits_client_xact_id = io_out_3_grant_bits_client_xact_id;
  assign xbar_io_out_3_grant_bits_manager_xact_id = io_out_3_grant_bits_manager_xact_id;
  assign xbar_io_out_3_grant_bits_is_builtin_type = io_out_3_grant_bits_is_builtin_type;
  assign xbar_io_out_3_grant_bits_g_type = io_out_3_grant_bits_g_type;
  assign xbar_io_out_3_grant_bits_data = io_out_3_grant_bits_data;
endmodule
module TileLinkRecursiveInterconnect(
  input   clk,
  input   reset,
  output  io_in_0_acquire_ready,
  input   io_in_0_acquire_valid,
  input  [25:0] io_in_0_acquire_bits_addr_block,
  input  [1:0] io_in_0_acquire_bits_client_xact_id,
  input  [2:0] io_in_0_acquire_bits_addr_beat,
  input   io_in_0_acquire_bits_is_builtin_type,
  input  [2:0] io_in_0_acquire_bits_a_type,
  input  [11:0] io_in_0_acquire_bits_union,
  input  [63:0] io_in_0_acquire_bits_data,
  input   io_in_0_grant_ready,
  output  io_in_0_grant_valid,
  output [2:0] io_in_0_grant_bits_addr_beat,
  output [1:0] io_in_0_grant_bits_client_xact_id,
  output  io_in_0_grant_bits_manager_xact_id,
  output  io_in_0_grant_bits_is_builtin_type,
  output [3:0] io_in_0_grant_bits_g_type,
  output [63:0] io_in_0_grant_bits_data,
  input   io_out_0_acquire_ready,
  output  io_out_0_acquire_valid,
  output [25:0] io_out_0_acquire_bits_addr_block,
  output [1:0] io_out_0_acquire_bits_client_xact_id,
  output [2:0] io_out_0_acquire_bits_addr_beat,
  output  io_out_0_acquire_bits_is_builtin_type,
  output [2:0] io_out_0_acquire_bits_a_type,
  output [11:0] io_out_0_acquire_bits_union,
  output [63:0] io_out_0_acquire_bits_data,
  output  io_out_0_grant_ready,
  input   io_out_0_grant_valid,
  input  [2:0] io_out_0_grant_bits_addr_beat,
  input  [1:0] io_out_0_grant_bits_client_xact_id,
  input   io_out_0_grant_bits_manager_xact_id,
  input   io_out_0_grant_bits_is_builtin_type,
  input  [3:0] io_out_0_grant_bits_g_type,
  input  [63:0] io_out_0_grant_bits_data,
  input   io_out_1_acquire_ready,
  output  io_out_1_acquire_valid,
  output [25:0] io_out_1_acquire_bits_addr_block,
  output [1:0] io_out_1_acquire_bits_client_xact_id,
  output [2:0] io_out_1_acquire_bits_addr_beat,
  output  io_out_1_acquire_bits_is_builtin_type,
  output [2:0] io_out_1_acquire_bits_a_type,
  output [11:0] io_out_1_acquire_bits_union,
  output [63:0] io_out_1_acquire_bits_data,
  output  io_out_1_grant_ready,
  input   io_out_1_grant_valid,
  input  [2:0] io_out_1_grant_bits_addr_beat,
  input  [1:0] io_out_1_grant_bits_client_xact_id,
  input   io_out_1_grant_bits_manager_xact_id,
  input   io_out_1_grant_bits_is_builtin_type,
  input  [3:0] io_out_1_grant_bits_g_type,
  input  [63:0] io_out_1_grant_bits_data,
  input   io_out_2_acquire_ready,
  output  io_out_2_acquire_valid,
  output [25:0] io_out_2_acquire_bits_addr_block,
  output [1:0] io_out_2_acquire_bits_client_xact_id,
  output [2:0] io_out_2_acquire_bits_addr_beat,
  output  io_out_2_acquire_bits_is_builtin_type,
  output [2:0] io_out_2_acquire_bits_a_type,
  output [11:0] io_out_2_acquire_bits_union,
  output [63:0] io_out_2_acquire_bits_data,
  output  io_out_2_grant_ready,
  input   io_out_2_grant_valid,
  input  [2:0] io_out_2_grant_bits_addr_beat,
  input  [1:0] io_out_2_grant_bits_client_xact_id,
  input   io_out_2_grant_bits_manager_xact_id,
  input   io_out_2_grant_bits_is_builtin_type,
  input  [3:0] io_out_2_grant_bits_g_type,
  input  [63:0] io_out_2_grant_bits_data,
  input   io_out_3_acquire_ready,
  output  io_out_3_acquire_valid,
  output [25:0] io_out_3_acquire_bits_addr_block,
  output [1:0] io_out_3_acquire_bits_client_xact_id,
  output [2:0] io_out_3_acquire_bits_addr_beat,
  output  io_out_3_acquire_bits_is_builtin_type,
  output [2:0] io_out_3_acquire_bits_a_type,
  output [11:0] io_out_3_acquire_bits_union,
  output [63:0] io_out_3_acquire_bits_data,
  output  io_out_3_grant_ready,
  input   io_out_3_grant_valid,
  input  [2:0] io_out_3_grant_bits_addr_beat,
  input  [1:0] io_out_3_grant_bits_client_xact_id,
  input   io_out_3_grant_bits_manager_xact_id,
  input   io_out_3_grant_bits_is_builtin_type,
  input  [3:0] io_out_3_grant_bits_g_type,
  input  [63:0] io_out_3_grant_bits_data
);
  wire  xbar_clk;
  wire  xbar_reset;
  wire  xbar_io_in_0_acquire_ready;
  wire  xbar_io_in_0_acquire_valid;
  wire [25:0] xbar_io_in_0_acquire_bits_addr_block;
  wire [1:0] xbar_io_in_0_acquire_bits_client_xact_id;
  wire [2:0] xbar_io_in_0_acquire_bits_addr_beat;
  wire  xbar_io_in_0_acquire_bits_is_builtin_type;
  wire [2:0] xbar_io_in_0_acquire_bits_a_type;
  wire [11:0] xbar_io_in_0_acquire_bits_union;
  wire [63:0] xbar_io_in_0_acquire_bits_data;
  wire  xbar_io_in_0_grant_ready;
  wire  xbar_io_in_0_grant_valid;
  wire [2:0] xbar_io_in_0_grant_bits_addr_beat;
  wire [1:0] xbar_io_in_0_grant_bits_client_xact_id;
  wire  xbar_io_in_0_grant_bits_manager_xact_id;
  wire  xbar_io_in_0_grant_bits_is_builtin_type;
  wire [3:0] xbar_io_in_0_grant_bits_g_type;
  wire [63:0] xbar_io_in_0_grant_bits_data;
  wire  xbar_io_out_0_acquire_ready;
  wire  xbar_io_out_0_acquire_valid;
  wire [25:0] xbar_io_out_0_acquire_bits_addr_block;
  wire [1:0] xbar_io_out_0_acquire_bits_client_xact_id;
  wire [2:0] xbar_io_out_0_acquire_bits_addr_beat;
  wire  xbar_io_out_0_acquire_bits_is_builtin_type;
  wire [2:0] xbar_io_out_0_acquire_bits_a_type;
  wire [11:0] xbar_io_out_0_acquire_bits_union;
  wire [63:0] xbar_io_out_0_acquire_bits_data;
  wire  xbar_io_out_0_grant_ready;
  wire  xbar_io_out_0_grant_valid;
  wire [2:0] xbar_io_out_0_grant_bits_addr_beat;
  wire [1:0] xbar_io_out_0_grant_bits_client_xact_id;
  wire  xbar_io_out_0_grant_bits_manager_xact_id;
  wire  xbar_io_out_0_grant_bits_is_builtin_type;
  wire [3:0] xbar_io_out_0_grant_bits_g_type;
  wire [63:0] xbar_io_out_0_grant_bits_data;
  wire  TileLinkRecursiveInterconnect_1_1_clk;
  wire  TileLinkRecursiveInterconnect_1_1_reset;
  wire  TileLinkRecursiveInterconnect_1_1_io_in_0_acquire_ready;
  wire  TileLinkRecursiveInterconnect_1_1_io_in_0_acquire_valid;
  wire [25:0] TileLinkRecursiveInterconnect_1_1_io_in_0_acquire_bits_addr_block;
  wire [1:0] TileLinkRecursiveInterconnect_1_1_io_in_0_acquire_bits_client_xact_id;
  wire [2:0] TileLinkRecursiveInterconnect_1_1_io_in_0_acquire_bits_addr_beat;
  wire  TileLinkRecursiveInterconnect_1_1_io_in_0_acquire_bits_is_builtin_type;
  wire [2:0] TileLinkRecursiveInterconnect_1_1_io_in_0_acquire_bits_a_type;
  wire [11:0] TileLinkRecursiveInterconnect_1_1_io_in_0_acquire_bits_union;
  wire [63:0] TileLinkRecursiveInterconnect_1_1_io_in_0_acquire_bits_data;
  wire  TileLinkRecursiveInterconnect_1_1_io_in_0_grant_ready;
  wire  TileLinkRecursiveInterconnect_1_1_io_in_0_grant_valid;
  wire [2:0] TileLinkRecursiveInterconnect_1_1_io_in_0_grant_bits_addr_beat;
  wire [1:0] TileLinkRecursiveInterconnect_1_1_io_in_0_grant_bits_client_xact_id;
  wire  TileLinkRecursiveInterconnect_1_1_io_in_0_grant_bits_manager_xact_id;
  wire  TileLinkRecursiveInterconnect_1_1_io_in_0_grant_bits_is_builtin_type;
  wire [3:0] TileLinkRecursiveInterconnect_1_1_io_in_0_grant_bits_g_type;
  wire [63:0] TileLinkRecursiveInterconnect_1_1_io_in_0_grant_bits_data;
  wire  TileLinkRecursiveInterconnect_1_1_io_out_0_acquire_ready;
  wire  TileLinkRecursiveInterconnect_1_1_io_out_0_acquire_valid;
  wire [25:0] TileLinkRecursiveInterconnect_1_1_io_out_0_acquire_bits_addr_block;
  wire [1:0] TileLinkRecursiveInterconnect_1_1_io_out_0_acquire_bits_client_xact_id;
  wire [2:0] TileLinkRecursiveInterconnect_1_1_io_out_0_acquire_bits_addr_beat;
  wire  TileLinkRecursiveInterconnect_1_1_io_out_0_acquire_bits_is_builtin_type;
  wire [2:0] TileLinkRecursiveInterconnect_1_1_io_out_0_acquire_bits_a_type;
  wire [11:0] TileLinkRecursiveInterconnect_1_1_io_out_0_acquire_bits_union;
  wire [63:0] TileLinkRecursiveInterconnect_1_1_io_out_0_acquire_bits_data;
  wire  TileLinkRecursiveInterconnect_1_1_io_out_0_grant_ready;
  wire  TileLinkRecursiveInterconnect_1_1_io_out_0_grant_valid;
  wire [2:0] TileLinkRecursiveInterconnect_1_1_io_out_0_grant_bits_addr_beat;
  wire [1:0] TileLinkRecursiveInterconnect_1_1_io_out_0_grant_bits_client_xact_id;
  wire  TileLinkRecursiveInterconnect_1_1_io_out_0_grant_bits_manager_xact_id;
  wire  TileLinkRecursiveInterconnect_1_1_io_out_0_grant_bits_is_builtin_type;
  wire [3:0] TileLinkRecursiveInterconnect_1_1_io_out_0_grant_bits_g_type;
  wire [63:0] TileLinkRecursiveInterconnect_1_1_io_out_0_grant_bits_data;
  wire  TileLinkRecursiveInterconnect_1_1_io_out_1_acquire_ready;
  wire  TileLinkRecursiveInterconnect_1_1_io_out_1_acquire_valid;
  wire [25:0] TileLinkRecursiveInterconnect_1_1_io_out_1_acquire_bits_addr_block;
  wire [1:0] TileLinkRecursiveInterconnect_1_1_io_out_1_acquire_bits_client_xact_id;
  wire [2:0] TileLinkRecursiveInterconnect_1_1_io_out_1_acquire_bits_addr_beat;
  wire  TileLinkRecursiveInterconnect_1_1_io_out_1_acquire_bits_is_builtin_type;
  wire [2:0] TileLinkRecursiveInterconnect_1_1_io_out_1_acquire_bits_a_type;
  wire [11:0] TileLinkRecursiveInterconnect_1_1_io_out_1_acquire_bits_union;
  wire [63:0] TileLinkRecursiveInterconnect_1_1_io_out_1_acquire_bits_data;
  wire  TileLinkRecursiveInterconnect_1_1_io_out_1_grant_ready;
  wire  TileLinkRecursiveInterconnect_1_1_io_out_1_grant_valid;
  wire [2:0] TileLinkRecursiveInterconnect_1_1_io_out_1_grant_bits_addr_beat;
  wire [1:0] TileLinkRecursiveInterconnect_1_1_io_out_1_grant_bits_client_xact_id;
  wire  TileLinkRecursiveInterconnect_1_1_io_out_1_grant_bits_manager_xact_id;
  wire  TileLinkRecursiveInterconnect_1_1_io_out_1_grant_bits_is_builtin_type;
  wire [3:0] TileLinkRecursiveInterconnect_1_1_io_out_1_grant_bits_g_type;
  wire [63:0] TileLinkRecursiveInterconnect_1_1_io_out_1_grant_bits_data;
  wire  TileLinkRecursiveInterconnect_1_1_io_out_2_acquire_ready;
  wire  TileLinkRecursiveInterconnect_1_1_io_out_2_acquire_valid;
  wire [25:0] TileLinkRecursiveInterconnect_1_1_io_out_2_acquire_bits_addr_block;
  wire [1:0] TileLinkRecursiveInterconnect_1_1_io_out_2_acquire_bits_client_xact_id;
  wire [2:0] TileLinkRecursiveInterconnect_1_1_io_out_2_acquire_bits_addr_beat;
  wire  TileLinkRecursiveInterconnect_1_1_io_out_2_acquire_bits_is_builtin_type;
  wire [2:0] TileLinkRecursiveInterconnect_1_1_io_out_2_acquire_bits_a_type;
  wire [11:0] TileLinkRecursiveInterconnect_1_1_io_out_2_acquire_bits_union;
  wire [63:0] TileLinkRecursiveInterconnect_1_1_io_out_2_acquire_bits_data;
  wire  TileLinkRecursiveInterconnect_1_1_io_out_2_grant_ready;
  wire  TileLinkRecursiveInterconnect_1_1_io_out_2_grant_valid;
  wire [2:0] TileLinkRecursiveInterconnect_1_1_io_out_2_grant_bits_addr_beat;
  wire [1:0] TileLinkRecursiveInterconnect_1_1_io_out_2_grant_bits_client_xact_id;
  wire  TileLinkRecursiveInterconnect_1_1_io_out_2_grant_bits_manager_xact_id;
  wire  TileLinkRecursiveInterconnect_1_1_io_out_2_grant_bits_is_builtin_type;
  wire [3:0] TileLinkRecursiveInterconnect_1_1_io_out_2_grant_bits_g_type;
  wire [63:0] TileLinkRecursiveInterconnect_1_1_io_out_2_grant_bits_data;
  wire  TileLinkRecursiveInterconnect_1_1_io_out_3_acquire_ready;
  wire  TileLinkRecursiveInterconnect_1_1_io_out_3_acquire_valid;
  wire [25:0] TileLinkRecursiveInterconnect_1_1_io_out_3_acquire_bits_addr_block;
  wire [1:0] TileLinkRecursiveInterconnect_1_1_io_out_3_acquire_bits_client_xact_id;
  wire [2:0] TileLinkRecursiveInterconnect_1_1_io_out_3_acquire_bits_addr_beat;
  wire  TileLinkRecursiveInterconnect_1_1_io_out_3_acquire_bits_is_builtin_type;
  wire [2:0] TileLinkRecursiveInterconnect_1_1_io_out_3_acquire_bits_a_type;
  wire [11:0] TileLinkRecursiveInterconnect_1_1_io_out_3_acquire_bits_union;
  wire [63:0] TileLinkRecursiveInterconnect_1_1_io_out_3_acquire_bits_data;
  wire  TileLinkRecursiveInterconnect_1_1_io_out_3_grant_ready;
  wire  TileLinkRecursiveInterconnect_1_1_io_out_3_grant_valid;
  wire [2:0] TileLinkRecursiveInterconnect_1_1_io_out_3_grant_bits_addr_beat;
  wire [1:0] TileLinkRecursiveInterconnect_1_1_io_out_3_grant_bits_client_xact_id;
  wire  TileLinkRecursiveInterconnect_1_1_io_out_3_grant_bits_manager_xact_id;
  wire  TileLinkRecursiveInterconnect_1_1_io_out_3_grant_bits_is_builtin_type;
  wire [3:0] TileLinkRecursiveInterconnect_1_1_io_out_3_grant_bits_g_type;
  wire [63:0] TileLinkRecursiveInterconnect_1_1_io_out_3_grant_bits_data;
  ClientUncachedTileLinkIOCrossbar xbar (
    .clk(xbar_clk),
    .reset(xbar_reset),
    .io_in_0_acquire_ready(xbar_io_in_0_acquire_ready),
    .io_in_0_acquire_valid(xbar_io_in_0_acquire_valid),
    .io_in_0_acquire_bits_addr_block(xbar_io_in_0_acquire_bits_addr_block),
    .io_in_0_acquire_bits_client_xact_id(xbar_io_in_0_acquire_bits_client_xact_id),
    .io_in_0_acquire_bits_addr_beat(xbar_io_in_0_acquire_bits_addr_beat),
    .io_in_0_acquire_bits_is_builtin_type(xbar_io_in_0_acquire_bits_is_builtin_type),
    .io_in_0_acquire_bits_a_type(xbar_io_in_0_acquire_bits_a_type),
    .io_in_0_acquire_bits_union(xbar_io_in_0_acquire_bits_union),
    .io_in_0_acquire_bits_data(xbar_io_in_0_acquire_bits_data),
    .io_in_0_grant_ready(xbar_io_in_0_grant_ready),
    .io_in_0_grant_valid(xbar_io_in_0_grant_valid),
    .io_in_0_grant_bits_addr_beat(xbar_io_in_0_grant_bits_addr_beat),
    .io_in_0_grant_bits_client_xact_id(xbar_io_in_0_grant_bits_client_xact_id),
    .io_in_0_grant_bits_manager_xact_id(xbar_io_in_0_grant_bits_manager_xact_id),
    .io_in_0_grant_bits_is_builtin_type(xbar_io_in_0_grant_bits_is_builtin_type),
    .io_in_0_grant_bits_g_type(xbar_io_in_0_grant_bits_g_type),
    .io_in_0_grant_bits_data(xbar_io_in_0_grant_bits_data),
    .io_out_0_acquire_ready(xbar_io_out_0_acquire_ready),
    .io_out_0_acquire_valid(xbar_io_out_0_acquire_valid),
    .io_out_0_acquire_bits_addr_block(xbar_io_out_0_acquire_bits_addr_block),
    .io_out_0_acquire_bits_client_xact_id(xbar_io_out_0_acquire_bits_client_xact_id),
    .io_out_0_acquire_bits_addr_beat(xbar_io_out_0_acquire_bits_addr_beat),
    .io_out_0_acquire_bits_is_builtin_type(xbar_io_out_0_acquire_bits_is_builtin_type),
    .io_out_0_acquire_bits_a_type(xbar_io_out_0_acquire_bits_a_type),
    .io_out_0_acquire_bits_union(xbar_io_out_0_acquire_bits_union),
    .io_out_0_acquire_bits_data(xbar_io_out_0_acquire_bits_data),
    .io_out_0_grant_ready(xbar_io_out_0_grant_ready),
    .io_out_0_grant_valid(xbar_io_out_0_grant_valid),
    .io_out_0_grant_bits_addr_beat(xbar_io_out_0_grant_bits_addr_beat),
    .io_out_0_grant_bits_client_xact_id(xbar_io_out_0_grant_bits_client_xact_id),
    .io_out_0_grant_bits_manager_xact_id(xbar_io_out_0_grant_bits_manager_xact_id),
    .io_out_0_grant_bits_is_builtin_type(xbar_io_out_0_grant_bits_is_builtin_type),
    .io_out_0_grant_bits_g_type(xbar_io_out_0_grant_bits_g_type),
    .io_out_0_grant_bits_data(xbar_io_out_0_grant_bits_data)
  );
  TileLinkRecursiveInterconnect_1 TileLinkRecursiveInterconnect_1_1 (
    .clk(TileLinkRecursiveInterconnect_1_1_clk),
    .reset(TileLinkRecursiveInterconnect_1_1_reset),
    .io_in_0_acquire_ready(TileLinkRecursiveInterconnect_1_1_io_in_0_acquire_ready),
    .io_in_0_acquire_valid(TileLinkRecursiveInterconnect_1_1_io_in_0_acquire_valid),
    .io_in_0_acquire_bits_addr_block(TileLinkRecursiveInterconnect_1_1_io_in_0_acquire_bits_addr_block),
    .io_in_0_acquire_bits_client_xact_id(TileLinkRecursiveInterconnect_1_1_io_in_0_acquire_bits_client_xact_id),
    .io_in_0_acquire_bits_addr_beat(TileLinkRecursiveInterconnect_1_1_io_in_0_acquire_bits_addr_beat),
    .io_in_0_acquire_bits_is_builtin_type(TileLinkRecursiveInterconnect_1_1_io_in_0_acquire_bits_is_builtin_type),
    .io_in_0_acquire_bits_a_type(TileLinkRecursiveInterconnect_1_1_io_in_0_acquire_bits_a_type),
    .io_in_0_acquire_bits_union(TileLinkRecursiveInterconnect_1_1_io_in_0_acquire_bits_union),
    .io_in_0_acquire_bits_data(TileLinkRecursiveInterconnect_1_1_io_in_0_acquire_bits_data),
    .io_in_0_grant_ready(TileLinkRecursiveInterconnect_1_1_io_in_0_grant_ready),
    .io_in_0_grant_valid(TileLinkRecursiveInterconnect_1_1_io_in_0_grant_valid),
    .io_in_0_grant_bits_addr_beat(TileLinkRecursiveInterconnect_1_1_io_in_0_grant_bits_addr_beat),
    .io_in_0_grant_bits_client_xact_id(TileLinkRecursiveInterconnect_1_1_io_in_0_grant_bits_client_xact_id),
    .io_in_0_grant_bits_manager_xact_id(TileLinkRecursiveInterconnect_1_1_io_in_0_grant_bits_manager_xact_id),
    .io_in_0_grant_bits_is_builtin_type(TileLinkRecursiveInterconnect_1_1_io_in_0_grant_bits_is_builtin_type),
    .io_in_0_grant_bits_g_type(TileLinkRecursiveInterconnect_1_1_io_in_0_grant_bits_g_type),
    .io_in_0_grant_bits_data(TileLinkRecursiveInterconnect_1_1_io_in_0_grant_bits_data),
    .io_out_0_acquire_ready(TileLinkRecursiveInterconnect_1_1_io_out_0_acquire_ready),
    .io_out_0_acquire_valid(TileLinkRecursiveInterconnect_1_1_io_out_0_acquire_valid),
    .io_out_0_acquire_bits_addr_block(TileLinkRecursiveInterconnect_1_1_io_out_0_acquire_bits_addr_block),
    .io_out_0_acquire_bits_client_xact_id(TileLinkRecursiveInterconnect_1_1_io_out_0_acquire_bits_client_xact_id),
    .io_out_0_acquire_bits_addr_beat(TileLinkRecursiveInterconnect_1_1_io_out_0_acquire_bits_addr_beat),
    .io_out_0_acquire_bits_is_builtin_type(TileLinkRecursiveInterconnect_1_1_io_out_0_acquire_bits_is_builtin_type),
    .io_out_0_acquire_bits_a_type(TileLinkRecursiveInterconnect_1_1_io_out_0_acquire_bits_a_type),
    .io_out_0_acquire_bits_union(TileLinkRecursiveInterconnect_1_1_io_out_0_acquire_bits_union),
    .io_out_0_acquire_bits_data(TileLinkRecursiveInterconnect_1_1_io_out_0_acquire_bits_data),
    .io_out_0_grant_ready(TileLinkRecursiveInterconnect_1_1_io_out_0_grant_ready),
    .io_out_0_grant_valid(TileLinkRecursiveInterconnect_1_1_io_out_0_grant_valid),
    .io_out_0_grant_bits_addr_beat(TileLinkRecursiveInterconnect_1_1_io_out_0_grant_bits_addr_beat),
    .io_out_0_grant_bits_client_xact_id(TileLinkRecursiveInterconnect_1_1_io_out_0_grant_bits_client_xact_id),
    .io_out_0_grant_bits_manager_xact_id(TileLinkRecursiveInterconnect_1_1_io_out_0_grant_bits_manager_xact_id),
    .io_out_0_grant_bits_is_builtin_type(TileLinkRecursiveInterconnect_1_1_io_out_0_grant_bits_is_builtin_type),
    .io_out_0_grant_bits_g_type(TileLinkRecursiveInterconnect_1_1_io_out_0_grant_bits_g_type),
    .io_out_0_grant_bits_data(TileLinkRecursiveInterconnect_1_1_io_out_0_grant_bits_data),
    .io_out_1_acquire_ready(TileLinkRecursiveInterconnect_1_1_io_out_1_acquire_ready),
    .io_out_1_acquire_valid(TileLinkRecursiveInterconnect_1_1_io_out_1_acquire_valid),
    .io_out_1_acquire_bits_addr_block(TileLinkRecursiveInterconnect_1_1_io_out_1_acquire_bits_addr_block),
    .io_out_1_acquire_bits_client_xact_id(TileLinkRecursiveInterconnect_1_1_io_out_1_acquire_bits_client_xact_id),
    .io_out_1_acquire_bits_addr_beat(TileLinkRecursiveInterconnect_1_1_io_out_1_acquire_bits_addr_beat),
    .io_out_1_acquire_bits_is_builtin_type(TileLinkRecursiveInterconnect_1_1_io_out_1_acquire_bits_is_builtin_type),
    .io_out_1_acquire_bits_a_type(TileLinkRecursiveInterconnect_1_1_io_out_1_acquire_bits_a_type),
    .io_out_1_acquire_bits_union(TileLinkRecursiveInterconnect_1_1_io_out_1_acquire_bits_union),
    .io_out_1_acquire_bits_data(TileLinkRecursiveInterconnect_1_1_io_out_1_acquire_bits_data),
    .io_out_1_grant_ready(TileLinkRecursiveInterconnect_1_1_io_out_1_grant_ready),
    .io_out_1_grant_valid(TileLinkRecursiveInterconnect_1_1_io_out_1_grant_valid),
    .io_out_1_grant_bits_addr_beat(TileLinkRecursiveInterconnect_1_1_io_out_1_grant_bits_addr_beat),
    .io_out_1_grant_bits_client_xact_id(TileLinkRecursiveInterconnect_1_1_io_out_1_grant_bits_client_xact_id),
    .io_out_1_grant_bits_manager_xact_id(TileLinkRecursiveInterconnect_1_1_io_out_1_grant_bits_manager_xact_id),
    .io_out_1_grant_bits_is_builtin_type(TileLinkRecursiveInterconnect_1_1_io_out_1_grant_bits_is_builtin_type),
    .io_out_1_grant_bits_g_type(TileLinkRecursiveInterconnect_1_1_io_out_1_grant_bits_g_type),
    .io_out_1_grant_bits_data(TileLinkRecursiveInterconnect_1_1_io_out_1_grant_bits_data),
    .io_out_2_acquire_ready(TileLinkRecursiveInterconnect_1_1_io_out_2_acquire_ready),
    .io_out_2_acquire_valid(TileLinkRecursiveInterconnect_1_1_io_out_2_acquire_valid),
    .io_out_2_acquire_bits_addr_block(TileLinkRecursiveInterconnect_1_1_io_out_2_acquire_bits_addr_block),
    .io_out_2_acquire_bits_client_xact_id(TileLinkRecursiveInterconnect_1_1_io_out_2_acquire_bits_client_xact_id),
    .io_out_2_acquire_bits_addr_beat(TileLinkRecursiveInterconnect_1_1_io_out_2_acquire_bits_addr_beat),
    .io_out_2_acquire_bits_is_builtin_type(TileLinkRecursiveInterconnect_1_1_io_out_2_acquire_bits_is_builtin_type),
    .io_out_2_acquire_bits_a_type(TileLinkRecursiveInterconnect_1_1_io_out_2_acquire_bits_a_type),
    .io_out_2_acquire_bits_union(TileLinkRecursiveInterconnect_1_1_io_out_2_acquire_bits_union),
    .io_out_2_acquire_bits_data(TileLinkRecursiveInterconnect_1_1_io_out_2_acquire_bits_data),
    .io_out_2_grant_ready(TileLinkRecursiveInterconnect_1_1_io_out_2_grant_ready),
    .io_out_2_grant_valid(TileLinkRecursiveInterconnect_1_1_io_out_2_grant_valid),
    .io_out_2_grant_bits_addr_beat(TileLinkRecursiveInterconnect_1_1_io_out_2_grant_bits_addr_beat),
    .io_out_2_grant_bits_client_xact_id(TileLinkRecursiveInterconnect_1_1_io_out_2_grant_bits_client_xact_id),
    .io_out_2_grant_bits_manager_xact_id(TileLinkRecursiveInterconnect_1_1_io_out_2_grant_bits_manager_xact_id),
    .io_out_2_grant_bits_is_builtin_type(TileLinkRecursiveInterconnect_1_1_io_out_2_grant_bits_is_builtin_type),
    .io_out_2_grant_bits_g_type(TileLinkRecursiveInterconnect_1_1_io_out_2_grant_bits_g_type),
    .io_out_2_grant_bits_data(TileLinkRecursiveInterconnect_1_1_io_out_2_grant_bits_data),
    .io_out_3_acquire_ready(TileLinkRecursiveInterconnect_1_1_io_out_3_acquire_ready),
    .io_out_3_acquire_valid(TileLinkRecursiveInterconnect_1_1_io_out_3_acquire_valid),
    .io_out_3_acquire_bits_addr_block(TileLinkRecursiveInterconnect_1_1_io_out_3_acquire_bits_addr_block),
    .io_out_3_acquire_bits_client_xact_id(TileLinkRecursiveInterconnect_1_1_io_out_3_acquire_bits_client_xact_id),
    .io_out_3_acquire_bits_addr_beat(TileLinkRecursiveInterconnect_1_1_io_out_3_acquire_bits_addr_beat),
    .io_out_3_acquire_bits_is_builtin_type(TileLinkRecursiveInterconnect_1_1_io_out_3_acquire_bits_is_builtin_type),
    .io_out_3_acquire_bits_a_type(TileLinkRecursiveInterconnect_1_1_io_out_3_acquire_bits_a_type),
    .io_out_3_acquire_bits_union(TileLinkRecursiveInterconnect_1_1_io_out_3_acquire_bits_union),
    .io_out_3_acquire_bits_data(TileLinkRecursiveInterconnect_1_1_io_out_3_acquire_bits_data),
    .io_out_3_grant_ready(TileLinkRecursiveInterconnect_1_1_io_out_3_grant_ready),
    .io_out_3_grant_valid(TileLinkRecursiveInterconnect_1_1_io_out_3_grant_valid),
    .io_out_3_grant_bits_addr_beat(TileLinkRecursiveInterconnect_1_1_io_out_3_grant_bits_addr_beat),
    .io_out_3_grant_bits_client_xact_id(TileLinkRecursiveInterconnect_1_1_io_out_3_grant_bits_client_xact_id),
    .io_out_3_grant_bits_manager_xact_id(TileLinkRecursiveInterconnect_1_1_io_out_3_grant_bits_manager_xact_id),
    .io_out_3_grant_bits_is_builtin_type(TileLinkRecursiveInterconnect_1_1_io_out_3_grant_bits_is_builtin_type),
    .io_out_3_grant_bits_g_type(TileLinkRecursiveInterconnect_1_1_io_out_3_grant_bits_g_type),
    .io_out_3_grant_bits_data(TileLinkRecursiveInterconnect_1_1_io_out_3_grant_bits_data)
  );
  assign io_in_0_acquire_ready = xbar_io_in_0_acquire_ready;
  assign io_in_0_grant_valid = xbar_io_in_0_grant_valid;
  assign io_in_0_grant_bits_addr_beat = xbar_io_in_0_grant_bits_addr_beat;
  assign io_in_0_grant_bits_client_xact_id = xbar_io_in_0_grant_bits_client_xact_id;
  assign io_in_0_grant_bits_manager_xact_id = xbar_io_in_0_grant_bits_manager_xact_id;
  assign io_in_0_grant_bits_is_builtin_type = xbar_io_in_0_grant_bits_is_builtin_type;
  assign io_in_0_grant_bits_g_type = xbar_io_in_0_grant_bits_g_type;
  assign io_in_0_grant_bits_data = xbar_io_in_0_grant_bits_data;
  assign io_out_0_acquire_valid = TileLinkRecursiveInterconnect_1_1_io_out_0_acquire_valid;
  assign io_out_0_acquire_bits_addr_block = TileLinkRecursiveInterconnect_1_1_io_out_0_acquire_bits_addr_block;
  assign io_out_0_acquire_bits_client_xact_id = TileLinkRecursiveInterconnect_1_1_io_out_0_acquire_bits_client_xact_id;
  assign io_out_0_acquire_bits_addr_beat = TileLinkRecursiveInterconnect_1_1_io_out_0_acquire_bits_addr_beat;
  assign io_out_0_acquire_bits_is_builtin_type = TileLinkRecursiveInterconnect_1_1_io_out_0_acquire_bits_is_builtin_type;
  assign io_out_0_acquire_bits_a_type = TileLinkRecursiveInterconnect_1_1_io_out_0_acquire_bits_a_type;
  assign io_out_0_acquire_bits_union = TileLinkRecursiveInterconnect_1_1_io_out_0_acquire_bits_union;
  assign io_out_0_acquire_bits_data = TileLinkRecursiveInterconnect_1_1_io_out_0_acquire_bits_data;
  assign io_out_0_grant_ready = TileLinkRecursiveInterconnect_1_1_io_out_0_grant_ready;
  assign io_out_1_acquire_valid = TileLinkRecursiveInterconnect_1_1_io_out_1_acquire_valid;
  assign io_out_1_acquire_bits_addr_block = TileLinkRecursiveInterconnect_1_1_io_out_1_acquire_bits_addr_block;
  assign io_out_1_acquire_bits_client_xact_id = TileLinkRecursiveInterconnect_1_1_io_out_1_acquire_bits_client_xact_id;
  assign io_out_1_acquire_bits_addr_beat = TileLinkRecursiveInterconnect_1_1_io_out_1_acquire_bits_addr_beat;
  assign io_out_1_acquire_bits_is_builtin_type = TileLinkRecursiveInterconnect_1_1_io_out_1_acquire_bits_is_builtin_type;
  assign io_out_1_acquire_bits_a_type = TileLinkRecursiveInterconnect_1_1_io_out_1_acquire_bits_a_type;
  assign io_out_1_acquire_bits_union = TileLinkRecursiveInterconnect_1_1_io_out_1_acquire_bits_union;
  assign io_out_1_acquire_bits_data = TileLinkRecursiveInterconnect_1_1_io_out_1_acquire_bits_data;
  assign io_out_1_grant_ready = TileLinkRecursiveInterconnect_1_1_io_out_1_grant_ready;
  assign io_out_2_acquire_valid = TileLinkRecursiveInterconnect_1_1_io_out_2_acquire_valid;
  assign io_out_2_acquire_bits_addr_block = TileLinkRecursiveInterconnect_1_1_io_out_2_acquire_bits_addr_block;
  assign io_out_2_acquire_bits_client_xact_id = TileLinkRecursiveInterconnect_1_1_io_out_2_acquire_bits_client_xact_id;
  assign io_out_2_acquire_bits_addr_beat = TileLinkRecursiveInterconnect_1_1_io_out_2_acquire_bits_addr_beat;
  assign io_out_2_acquire_bits_is_builtin_type = TileLinkRecursiveInterconnect_1_1_io_out_2_acquire_bits_is_builtin_type;
  assign io_out_2_acquire_bits_a_type = TileLinkRecursiveInterconnect_1_1_io_out_2_acquire_bits_a_type;
  assign io_out_2_acquire_bits_union = TileLinkRecursiveInterconnect_1_1_io_out_2_acquire_bits_union;
  assign io_out_2_acquire_bits_data = TileLinkRecursiveInterconnect_1_1_io_out_2_acquire_bits_data;
  assign io_out_2_grant_ready = TileLinkRecursiveInterconnect_1_1_io_out_2_grant_ready;
  assign io_out_3_acquire_valid = TileLinkRecursiveInterconnect_1_1_io_out_3_acquire_valid;
  assign io_out_3_acquire_bits_addr_block = TileLinkRecursiveInterconnect_1_1_io_out_3_acquire_bits_addr_block;
  assign io_out_3_acquire_bits_client_xact_id = TileLinkRecursiveInterconnect_1_1_io_out_3_acquire_bits_client_xact_id;
  assign io_out_3_acquire_bits_addr_beat = TileLinkRecursiveInterconnect_1_1_io_out_3_acquire_bits_addr_beat;
  assign io_out_3_acquire_bits_is_builtin_type = TileLinkRecursiveInterconnect_1_1_io_out_3_acquire_bits_is_builtin_type;
  assign io_out_3_acquire_bits_a_type = TileLinkRecursiveInterconnect_1_1_io_out_3_acquire_bits_a_type;
  assign io_out_3_acquire_bits_union = TileLinkRecursiveInterconnect_1_1_io_out_3_acquire_bits_union;
  assign io_out_3_acquire_bits_data = TileLinkRecursiveInterconnect_1_1_io_out_3_acquire_bits_data;
  assign io_out_3_grant_ready = TileLinkRecursiveInterconnect_1_1_io_out_3_grant_ready;
  assign xbar_clk = clk;
  assign xbar_reset = reset;
  assign xbar_io_in_0_acquire_valid = io_in_0_acquire_valid;
  assign xbar_io_in_0_acquire_bits_addr_block = io_in_0_acquire_bits_addr_block;
  assign xbar_io_in_0_acquire_bits_client_xact_id = io_in_0_acquire_bits_client_xact_id;
  assign xbar_io_in_0_acquire_bits_addr_beat = io_in_0_acquire_bits_addr_beat;
  assign xbar_io_in_0_acquire_bits_is_builtin_type = io_in_0_acquire_bits_is_builtin_type;
  assign xbar_io_in_0_acquire_bits_a_type = io_in_0_acquire_bits_a_type;
  assign xbar_io_in_0_acquire_bits_union = io_in_0_acquire_bits_union;
  assign xbar_io_in_0_acquire_bits_data = io_in_0_acquire_bits_data;
  assign xbar_io_in_0_grant_ready = io_in_0_grant_ready;
  assign xbar_io_out_0_acquire_ready = TileLinkRecursiveInterconnect_1_1_io_in_0_acquire_ready;
  assign xbar_io_out_0_grant_valid = TileLinkRecursiveInterconnect_1_1_io_in_0_grant_valid;
  assign xbar_io_out_0_grant_bits_addr_beat = TileLinkRecursiveInterconnect_1_1_io_in_0_grant_bits_addr_beat;
  assign xbar_io_out_0_grant_bits_client_xact_id = TileLinkRecursiveInterconnect_1_1_io_in_0_grant_bits_client_xact_id;
  assign xbar_io_out_0_grant_bits_manager_xact_id = TileLinkRecursiveInterconnect_1_1_io_in_0_grant_bits_manager_xact_id;
  assign xbar_io_out_0_grant_bits_is_builtin_type = TileLinkRecursiveInterconnect_1_1_io_in_0_grant_bits_is_builtin_type;
  assign xbar_io_out_0_grant_bits_g_type = TileLinkRecursiveInterconnect_1_1_io_in_0_grant_bits_g_type;
  assign xbar_io_out_0_grant_bits_data = TileLinkRecursiveInterconnect_1_1_io_in_0_grant_bits_data;
  assign TileLinkRecursiveInterconnect_1_1_clk = clk;
  assign TileLinkRecursiveInterconnect_1_1_reset = reset;
  assign TileLinkRecursiveInterconnect_1_1_io_in_0_acquire_valid = xbar_io_out_0_acquire_valid;
  assign TileLinkRecursiveInterconnect_1_1_io_in_0_acquire_bits_addr_block = xbar_io_out_0_acquire_bits_addr_block;
  assign TileLinkRecursiveInterconnect_1_1_io_in_0_acquire_bits_client_xact_id = xbar_io_out_0_acquire_bits_client_xact_id;
  assign TileLinkRecursiveInterconnect_1_1_io_in_0_acquire_bits_addr_beat = xbar_io_out_0_acquire_bits_addr_beat;
  assign TileLinkRecursiveInterconnect_1_1_io_in_0_acquire_bits_is_builtin_type = xbar_io_out_0_acquire_bits_is_builtin_type;
  assign TileLinkRecursiveInterconnect_1_1_io_in_0_acquire_bits_a_type = xbar_io_out_0_acquire_bits_a_type;
  assign TileLinkRecursiveInterconnect_1_1_io_in_0_acquire_bits_union = xbar_io_out_0_acquire_bits_union;
  assign TileLinkRecursiveInterconnect_1_1_io_in_0_acquire_bits_data = xbar_io_out_0_acquire_bits_data;
  assign TileLinkRecursiveInterconnect_1_1_io_in_0_grant_ready = xbar_io_out_0_grant_ready;
  assign TileLinkRecursiveInterconnect_1_1_io_out_0_acquire_ready = io_out_0_acquire_ready;
  assign TileLinkRecursiveInterconnect_1_1_io_out_0_grant_valid = io_out_0_grant_valid;
  assign TileLinkRecursiveInterconnect_1_1_io_out_0_grant_bits_addr_beat = io_out_0_grant_bits_addr_beat;
  assign TileLinkRecursiveInterconnect_1_1_io_out_0_grant_bits_client_xact_id = io_out_0_grant_bits_client_xact_id;
  assign TileLinkRecursiveInterconnect_1_1_io_out_0_grant_bits_manager_xact_id = io_out_0_grant_bits_manager_xact_id;
  assign TileLinkRecursiveInterconnect_1_1_io_out_0_grant_bits_is_builtin_type = io_out_0_grant_bits_is_builtin_type;
  assign TileLinkRecursiveInterconnect_1_1_io_out_0_grant_bits_g_type = io_out_0_grant_bits_g_type;
  assign TileLinkRecursiveInterconnect_1_1_io_out_0_grant_bits_data = io_out_0_grant_bits_data;
  assign TileLinkRecursiveInterconnect_1_1_io_out_1_acquire_ready = io_out_1_acquire_ready;
  assign TileLinkRecursiveInterconnect_1_1_io_out_1_grant_valid = io_out_1_grant_valid;
  assign TileLinkRecursiveInterconnect_1_1_io_out_1_grant_bits_addr_beat = io_out_1_grant_bits_addr_beat;
  assign TileLinkRecursiveInterconnect_1_1_io_out_1_grant_bits_client_xact_id = io_out_1_grant_bits_client_xact_id;
  assign TileLinkRecursiveInterconnect_1_1_io_out_1_grant_bits_manager_xact_id = io_out_1_grant_bits_manager_xact_id;
  assign TileLinkRecursiveInterconnect_1_1_io_out_1_grant_bits_is_builtin_type = io_out_1_grant_bits_is_builtin_type;
  assign TileLinkRecursiveInterconnect_1_1_io_out_1_grant_bits_g_type = io_out_1_grant_bits_g_type;
  assign TileLinkRecursiveInterconnect_1_1_io_out_1_grant_bits_data = io_out_1_grant_bits_data;
  assign TileLinkRecursiveInterconnect_1_1_io_out_2_acquire_ready = io_out_2_acquire_ready;
  assign TileLinkRecursiveInterconnect_1_1_io_out_2_grant_valid = io_out_2_grant_valid;
  assign TileLinkRecursiveInterconnect_1_1_io_out_2_grant_bits_addr_beat = io_out_2_grant_bits_addr_beat;
  assign TileLinkRecursiveInterconnect_1_1_io_out_2_grant_bits_client_xact_id = io_out_2_grant_bits_client_xact_id;
  assign TileLinkRecursiveInterconnect_1_1_io_out_2_grant_bits_manager_xact_id = io_out_2_grant_bits_manager_xact_id;
  assign TileLinkRecursiveInterconnect_1_1_io_out_2_grant_bits_is_builtin_type = io_out_2_grant_bits_is_builtin_type;
  assign TileLinkRecursiveInterconnect_1_1_io_out_2_grant_bits_g_type = io_out_2_grant_bits_g_type;
  assign TileLinkRecursiveInterconnect_1_1_io_out_2_grant_bits_data = io_out_2_grant_bits_data;
  assign TileLinkRecursiveInterconnect_1_1_io_out_3_acquire_ready = io_out_3_acquire_ready;
  assign TileLinkRecursiveInterconnect_1_1_io_out_3_grant_valid = io_out_3_grant_valid;
  assign TileLinkRecursiveInterconnect_1_1_io_out_3_grant_bits_addr_beat = io_out_3_grant_bits_addr_beat;
  assign TileLinkRecursiveInterconnect_1_1_io_out_3_grant_bits_client_xact_id = io_out_3_grant_bits_client_xact_id;
  assign TileLinkRecursiveInterconnect_1_1_io_out_3_grant_bits_manager_xact_id = io_out_3_grant_bits_manager_xact_id;
  assign TileLinkRecursiveInterconnect_1_1_io_out_3_grant_bits_is_builtin_type = io_out_3_grant_bits_is_builtin_type;
  assign TileLinkRecursiveInterconnect_1_1_io_out_3_grant_bits_g_type = io_out_3_grant_bits_g_type;
  assign TileLinkRecursiveInterconnect_1_1_io_out_3_grant_bits_data = io_out_3_grant_bits_data;
endmodule
module Queue_21(
  input   clk,
  input   reset,
  output  io_enq_ready,
  input   io_enq_valid,
  input  [25:0] io_enq_bits_addr_block,
  input  [1:0] io_enq_bits_client_xact_id,
  input  [2:0] io_enq_bits_addr_beat,
  input   io_enq_bits_is_builtin_type,
  input  [2:0] io_enq_bits_a_type,
  input  [11:0] io_enq_bits_union,
  input  [63:0] io_enq_bits_data,
  input   io_deq_ready,
  output  io_deq_valid,
  output [25:0] io_deq_bits_addr_block,
  output [1:0] io_deq_bits_client_xact_id,
  output [2:0] io_deq_bits_addr_beat,
  output  io_deq_bits_is_builtin_type,
  output [2:0] io_deq_bits_a_type,
  output [11:0] io_deq_bits_union,
  output [63:0] io_deq_bits_data,
  output  io_count
);
  reg [25:0] ram_addr_block [0:0];
  reg [31:0] GEN_0;
  wire [25:0] ram_addr_block_T_254_data;
  wire  ram_addr_block_T_254_addr;
  wire  ram_addr_block_T_254_en;
  wire [25:0] ram_addr_block_T_224_data;
  wire  ram_addr_block_T_224_addr;
  wire  ram_addr_block_T_224_mask;
  wire  ram_addr_block_T_224_en;
  reg [1:0] ram_client_xact_id [0:0];
  reg [31:0] GEN_1;
  wire [1:0] ram_client_xact_id_T_254_data;
  wire  ram_client_xact_id_T_254_addr;
  wire  ram_client_xact_id_T_254_en;
  wire [1:0] ram_client_xact_id_T_224_data;
  wire  ram_client_xact_id_T_224_addr;
  wire  ram_client_xact_id_T_224_mask;
  wire  ram_client_xact_id_T_224_en;
  reg [2:0] ram_addr_beat [0:0];
  reg [31:0] GEN_2;
  wire [2:0] ram_addr_beat_T_254_data;
  wire  ram_addr_beat_T_254_addr;
  wire  ram_addr_beat_T_254_en;
  wire [2:0] ram_addr_beat_T_224_data;
  wire  ram_addr_beat_T_224_addr;
  wire  ram_addr_beat_T_224_mask;
  wire  ram_addr_beat_T_224_en;
  reg  ram_is_builtin_type [0:0];
  reg [31:0] GEN_3;
  wire  ram_is_builtin_type_T_254_data;
  wire  ram_is_builtin_type_T_254_addr;
  wire  ram_is_builtin_type_T_254_en;
  wire  ram_is_builtin_type_T_224_data;
  wire  ram_is_builtin_type_T_224_addr;
  wire  ram_is_builtin_type_T_224_mask;
  wire  ram_is_builtin_type_T_224_en;
  reg [2:0] ram_a_type [0:0];
  reg [31:0] GEN_4;
  wire [2:0] ram_a_type_T_254_data;
  wire  ram_a_type_T_254_addr;
  wire  ram_a_type_T_254_en;
  wire [2:0] ram_a_type_T_224_data;
  wire  ram_a_type_T_224_addr;
  wire  ram_a_type_T_224_mask;
  wire  ram_a_type_T_224_en;
  reg [11:0] ram_union [0:0];
  reg [31:0] GEN_5;
  wire [11:0] ram_union_T_254_data;
  wire  ram_union_T_254_addr;
  wire  ram_union_T_254_en;
  wire [11:0] ram_union_T_224_data;
  wire  ram_union_T_224_addr;
  wire  ram_union_T_224_mask;
  wire  ram_union_T_224_en;
  reg [63:0] ram_data [0:0];
  reg [63:0] GEN_6;
  wire [63:0] ram_data_T_254_data;
  wire  ram_data_T_254_addr;
  wire  ram_data_T_254_en;
  wire [63:0] ram_data_T_224_data;
  wire  ram_data_T_224_addr;
  wire  ram_data_T_224_mask;
  wire  ram_data_T_224_en;
  reg  maybe_full;
  reg [31:0] GEN_7;
  wire  T_221;
  wire  T_222;
  wire  do_enq;
  wire  T_223;
  wire  do_deq;
  wire  T_249;
  wire  GEN_17;
  wire  T_251;
  wire [1:0] T_277;
  wire  ptr_diff;
  wire [1:0] T_279;
  assign io_enq_ready = T_221;
  assign io_deq_valid = T_251;
  assign io_deq_bits_addr_block = ram_addr_block_T_254_data;
  assign io_deq_bits_client_xact_id = ram_client_xact_id_T_254_data;
  assign io_deq_bits_addr_beat = ram_addr_beat_T_254_data;
  assign io_deq_bits_is_builtin_type = ram_is_builtin_type_T_254_data;
  assign io_deq_bits_a_type = ram_a_type_T_254_data;
  assign io_deq_bits_union = ram_union_T_254_data;
  assign io_deq_bits_data = ram_data_T_254_data;
  assign io_count = T_279[0];
  assign ram_addr_block_T_254_addr = 1'h0;
  assign ram_addr_block_T_254_en = 1'h1;
  assign ram_addr_block_T_254_data = ram_addr_block[ram_addr_block_T_254_addr];
  assign ram_addr_block_T_224_data = io_enq_bits_addr_block;
  assign ram_addr_block_T_224_addr = 1'h0;
  assign ram_addr_block_T_224_mask = do_enq;
  assign ram_addr_block_T_224_en = do_enq;
  assign ram_client_xact_id_T_254_addr = 1'h0;
  assign ram_client_xact_id_T_254_en = 1'h1;
  assign ram_client_xact_id_T_254_data = ram_client_xact_id[ram_client_xact_id_T_254_addr];
  assign ram_client_xact_id_T_224_data = io_enq_bits_client_xact_id;
  assign ram_client_xact_id_T_224_addr = 1'h0;
  assign ram_client_xact_id_T_224_mask = do_enq;
  assign ram_client_xact_id_T_224_en = do_enq;
  assign ram_addr_beat_T_254_addr = 1'h0;
  assign ram_addr_beat_T_254_en = 1'h1;
  assign ram_addr_beat_T_254_data = ram_addr_beat[ram_addr_beat_T_254_addr];
  assign ram_addr_beat_T_224_data = io_enq_bits_addr_beat;
  assign ram_addr_beat_T_224_addr = 1'h0;
  assign ram_addr_beat_T_224_mask = do_enq;
  assign ram_addr_beat_T_224_en = do_enq;
  assign ram_is_builtin_type_T_254_addr = 1'h0;
  assign ram_is_builtin_type_T_254_en = 1'h1;
  assign ram_is_builtin_type_T_254_data = ram_is_builtin_type[ram_is_builtin_type_T_254_addr];
  assign ram_is_builtin_type_T_224_data = io_enq_bits_is_builtin_type;
  assign ram_is_builtin_type_T_224_addr = 1'h0;
  assign ram_is_builtin_type_T_224_mask = do_enq;
  assign ram_is_builtin_type_T_224_en = do_enq;
  assign ram_a_type_T_254_addr = 1'h0;
  assign ram_a_type_T_254_en = 1'h1;
  assign ram_a_type_T_254_data = ram_a_type[ram_a_type_T_254_addr];
  assign ram_a_type_T_224_data = io_enq_bits_a_type;
  assign ram_a_type_T_224_addr = 1'h0;
  assign ram_a_type_T_224_mask = do_enq;
  assign ram_a_type_T_224_en = do_enq;
  assign ram_union_T_254_addr = 1'h0;
  assign ram_union_T_254_en = 1'h1;
  assign ram_union_T_254_data = ram_union[ram_union_T_254_addr];
  assign ram_union_T_224_data = io_enq_bits_union;
  assign ram_union_T_224_addr = 1'h0;
  assign ram_union_T_224_mask = do_enq;
  assign ram_union_T_224_en = do_enq;
  assign ram_data_T_254_addr = 1'h0;
  assign ram_data_T_254_en = 1'h1;
  assign ram_data_T_254_data = ram_data[ram_data_T_254_addr];
  assign ram_data_T_224_data = io_enq_bits_data;
  assign ram_data_T_224_addr = 1'h0;
  assign ram_data_T_224_mask = do_enq;
  assign ram_data_T_224_en = do_enq;
  assign T_221 = maybe_full == 1'h0;
  assign T_222 = io_enq_ready & io_enq_valid;
  assign do_enq = T_222;
  assign T_223 = io_deq_ready & io_deq_valid;
  assign do_deq = T_223;
  assign T_249 = do_enq != do_deq;
  assign GEN_17 = T_249 ? do_enq : maybe_full;
  assign T_251 = T_221 == 1'h0;
  assign T_277 = 1'h0 - 1'h0;
  assign ptr_diff = T_277[0:0];
  assign T_279 = {maybe_full,ptr_diff};
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifndef verilator
      #0.002;
    `endif
  GEN_0 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 1; initvar = initvar+1)
    ram_addr_block[initvar] = GEN_0[25:0];
  `endif
  GEN_1 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 1; initvar = initvar+1)
    ram_client_xact_id[initvar] = GEN_1[1:0];
  `endif
  GEN_2 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 1; initvar = initvar+1)
    ram_addr_beat[initvar] = GEN_2[2:0];
  `endif
  GEN_3 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 1; initvar = initvar+1)
    ram_is_builtin_type[initvar] = GEN_3[0:0];
  `endif
  GEN_4 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 1; initvar = initvar+1)
    ram_a_type[initvar] = GEN_4[2:0];
  `endif
  GEN_5 = {1{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 1; initvar = initvar+1)
    ram_union[initvar] = GEN_5[11:0];
  `endif
  GEN_6 = {2{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 1; initvar = initvar+1)
    ram_data[initvar] = GEN_6[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_7 = {1{$random}};
  maybe_full = GEN_7[0:0];
  `endif
  end
`endif
  always @(posedge clk) begin
    if(ram_addr_block_T_224_en & ram_addr_block_T_224_mask) begin
      ram_addr_block[ram_addr_block_T_224_addr] <= ram_addr_block_T_224_data;
    end
    if(ram_client_xact_id_T_224_en & ram_client_xact_id_T_224_mask) begin
      ram_client_xact_id[ram_client_xact_id_T_224_addr] <= ram_client_xact_id_T_224_data;
    end
    if(ram_addr_beat_T_224_en & ram_addr_beat_T_224_mask) begin
      ram_addr_beat[ram_addr_beat_T_224_addr] <= ram_addr_beat_T_224_data;
    end
    if(ram_is_builtin_type_T_224_en & ram_is_builtin_type_T_224_mask) begin
      ram_is_builtin_type[ram_is_builtin_type_T_224_addr] <= ram_is_builtin_type_T_224_data;
    end
    if(ram_a_type_T_224_en & ram_a_type_T_224_mask) begin
      ram_a_type[ram_a_type_T_224_addr] <= ram_a_type_T_224_data;
    end
    if(ram_union_T_224_en & ram_union_T_224_mask) begin
      ram_union[ram_union_T_224_addr] <= ram_union_T_224_data;
    end
    if(ram_data_T_224_en & ram_data_T_224_mask) begin
      ram_data[ram_data_T_224_addr] <= ram_data_T_224_data;
    end
    if(reset) begin
      maybe_full <= 1'h0;
    end else begin
      if(T_249) begin
        maybe_full <= do_enq;
      end
    end
  end
endmodule
module PLIC(
  input   clk,
  input   reset,
  input   io_devices_0_valid,
  output  io_devices_0_ready,
  output  io_devices_0_complete,
  input   io_devices_1_valid,
  output  io_devices_1_ready,
  output  io_devices_1_complete,
  output  io_harts_0,
  output  io_harts_1,
  output  io_tl_acquire_ready,
  input   io_tl_acquire_valid,
  input  [25:0] io_tl_acquire_bits_addr_block,
  input  [1:0] io_tl_acquire_bits_client_xact_id,
  input  [2:0] io_tl_acquire_bits_addr_beat,
  input   io_tl_acquire_bits_is_builtin_type,
  input  [2:0] io_tl_acquire_bits_a_type,
  input  [11:0] io_tl_acquire_bits_union,
  input  [63:0] io_tl_acquire_bits_data,
  input   io_tl_grant_ready,
  output  io_tl_grant_valid,
  output [2:0] io_tl_grant_bits_addr_beat,
  output [1:0] io_tl_grant_bits_client_xact_id,
  output  io_tl_grant_bits_manager_xact_id,
  output  io_tl_grant_bits_is_builtin_type,
  output [3:0] io_tl_grant_bits_g_type,
  output [63:0] io_tl_grant_bits_data
);
  wire  T_477_0;
  wire  T_477_1;
  wire  T_477_2;
  wire  priority_0;
  wire  priority_1;
  wire  priority_2;
  wire  T_489_0;
  wire  T_489_1;
  wire  threshold_0;
  wire  threshold_1;
  wire  T_502_0;
  wire  T_502_1;
  wire  T_502_2;
  reg  pending_0;
  reg [31:0] GEN_15;
  reg  pending_1;
  reg [31:0] GEN_18;
  reg  pending_2;
  reg [31:0] GEN_19;
  reg  enables_0_0;
  reg [31:0] GEN_29;
  reg  enables_0_1;
  reg [31:0] GEN_32;
  reg  enables_0_2;
  reg [31:0] GEN_33;
  reg  enables_1_0;
  reg [31:0] GEN_36;
  reg  enables_1_1;
  reg [31:0] GEN_37;
  reg  enables_1_2;
  reg [31:0] GEN_40;
  wire  T_545;
  wire  GEN_11;
  wire  T_549;
  wire  GEN_12;
  wire [1:0] maxDevs_0;
  wire [1:0] maxDevs_1;
  wire  T_559;
  wire [1:0] T_560;
  wire  T_561;
  wire [1:0] T_562;
  wire  T_567;
  wire [1:0] T_568;
  wire [1:0] T_570;
  wire  T_571;
  wire  T_572;
  wire  T_574;
  wire [1:0] T_575;
  wire [2:0] T_577;
  wire [1:0] T_578;
  wire [1:0] T_579;
  reg [1:0] T_580;
  reg [31:0] GEN_42;
  reg [1:0] T_581;
  reg [31:0] GEN_43;
  wire [1:0] T_583;
  wire  T_584;
  wire  T_585;
  wire [1:0] T_586;
  wire  T_587;
  wire [1:0] T_588;
  wire  T_593;
  wire [1:0] T_594;
  wire  T_598;
  wire  T_600;
  wire [1:0] T_601;
  wire [1:0] T_605;
  reg [1:0] T_606;
  reg [31:0] GEN_46;
  reg [1:0] T_607;
  reg [31:0] GEN_47;
  wire [1:0] T_609;
  wire  T_610;
  wire  acq_clk;
  wire  acq_reset;
  wire  acq_io_enq_ready;
  wire  acq_io_enq_valid;
  wire [25:0] acq_io_enq_bits_addr_block;
  wire [1:0] acq_io_enq_bits_client_xact_id;
  wire [2:0] acq_io_enq_bits_addr_beat;
  wire  acq_io_enq_bits_is_builtin_type;
  wire [2:0] acq_io_enq_bits_a_type;
  wire [11:0] acq_io_enq_bits_union;
  wire [63:0] acq_io_enq_bits_data;
  wire  acq_io_deq_ready;
  wire  acq_io_deq_valid;
  wire [25:0] acq_io_deq_bits_addr_block;
  wire [1:0] acq_io_deq_bits_client_xact_id;
  wire [2:0] acq_io_deq_bits_addr_beat;
  wire  acq_io_deq_bits_is_builtin_type;
  wire [2:0] acq_io_deq_bits_a_type;
  wire [11:0] acq_io_deq_bits_union;
  wire [63:0] acq_io_deq_bits_data;
  wire  acq_io_count;
  wire  T_634;
  wire  T_636;
  wire  T_637;
  wire  read;
  wire  T_640;
  wire  T_641;
  wire  write;
  wire  T_644;
  wire  T_645;
  wire  T_646;
  wire  T_647;
  wire  T_649;
  wire [2:0] T_657_0;
  wire [2:0] T_657_1;
  wire  T_659;
  wire  T_660;
  wire  T_661;
  wire  T_662;
  wire [2:0] T_663;
  wire [2:0] T_665;
  wire [28:0] T_666;
  wire [31:0] T_667;
  wire [25:0] addr;
  wire [26:0] T_669;
  wire [25:0] T_670;
  wire  claimant;
  wire  hart;
  wire [1:0] GEN_0;
  wire [1:0] GEN_13;
  wire [2:0] T_672;
  wire [1:0] myMaxDev;
  wire [63:0] rdata;
  wire  T_678;
  wire  T_679;
  wire  T_698;
  wire  T_699;
  wire  T_703;
  wire [7:0] T_704;
  wire [7:0] T_706;
  wire [7:0] T_707;
  wire  T_708;
  wire  T_709;
  wire  T_710;
  wire  T_711;
  wire  T_712;
  wire  T_713;
  wire  T_714;
  wire  T_715;
  wire [7:0] T_719;
  wire [7:0] T_723;
  wire [7:0] T_727;
  wire [7:0] T_731;
  wire [7:0] T_735;
  wire [7:0] T_739;
  wire [7:0] T_743;
  wire [7:0] T_747;
  wire [15:0] T_748;
  wire [15:0] T_749;
  wire [31:0] T_750;
  wire [15:0] T_751;
  wire [15:0] T_752;
  wire [31:0] T_753;
  wire [63:0] T_754;
  wire [63:0] T_755;
  wire [63:0] T_834;
  wire [63:0] T_835;
  wire [63:0] masked_wdata;
  wire  T_837;
  wire [32:0] T_840;
  wire  GEN_1;
  wire  GEN_14;
  wire [33:0] T_841;
  wire [7:0] T_843;
  wire [33:0] T_844;
  wire  T_845;
  wire  T_846;
  wire  GEN_2;
  wire  GEN_16;
  wire  GEN_17;
  wire  GEN_20;
  wire  GEN_21;
  wire [31:0] T_880;
  wire [1:0] T_881;
  wire  GEN_3;
  wire  GEN_99;
  wire  GEN_100;
  wire  GEN_22;
  wire  GEN_102;
  wire  GEN_23;
  wire  GEN_103;
  wire  GEN_24;
  wire  GEN_25;
  wire  GEN_26;
  wire [2:0] T_883;
  wire [1:0] T_884;
  wire  GEN_4;
  wire  GEN_27;
  wire  GEN_28;
  wire  GEN_30;
  wire  GEN_31;
  wire  GEN_34;
  wire  GEN_35;
  wire  GEN_38;
  wire  GEN_39;
  wire [63:0] GEN_41;
  wire  GEN_44;
  wire  GEN_45;
  wire  GEN_48;
  wire  GEN_49;
  wire  T_892;
  wire  T_894;
  wire  T_895;
  wire [26:0] T_897;
  wire [25:0] T_898;
  wire  T_899;
  wire  GEN_5;
  wire  GEN_50;
  wire  GEN_6;
  wire  GEN_51;
  wire [1:0] T_903;
  wire  GEN_7;
  wire  GEN_52;
  wire [2:0] T_904;
  wire  T_908;
  wire  GEN_8;
  wire  T_912;
  wire  GEN_9;
  wire  GEN_58;
  wire  GEN_59;
  wire  GEN_61;
  wire  GEN_62;
  wire  T_916;
  wire  GEN_10;
  wire  GEN_63;
  wire  GEN_64;
  wire  GEN_66;
  wire  GEN_67;
  wire [63:0] GEN_71;
  wire  GEN_81;
  wire [63:0] GEN_85;
  wire  GEN_90;
  wire  GEN_91;
  wire  GEN_93;
  wire  GEN_94;
  wire  T_918;
  wire  T_922;
  wire  T_923;
  wire  T_924;
  wire [1:0] T_926;
  wire [2:0] T_927;
  wire [2:0] T_930;
  wire [63:0] GEN_95;
  wire  T_937;
  wire  T_938;
  wire  T_939;
  wire  T_941;
  wire [31:0] T_943;
  wire [31:0] T_945;
  wire [63:0] T_946;
  wire [63:0] GEN_96;
  wire [31:0] T_950;
  wire [63:0] GEN_97;
  wire [63:0] GEN_98;
  wire  T_971;
  wire [2:0] T_972;
  wire  T_973;
  wire [2:0] T_974;
  wire  T_975;
  wire [2:0] T_976;
  wire  T_977;
  wire [2:0] T_978;
  wire  T_979;
  wire [2:0] T_980;
  wire  T_981;
  wire [2:0] T_982;
  wire  T_983;
  wire [2:0] T_984;
  wire [2:0] T_1009_addr_beat;
  wire [1:0] T_1009_client_xact_id;
  wire  T_1009_manager_xact_id;
  wire  T_1009_is_builtin_type;
  wire [3:0] T_1009_g_type;
  wire [63:0] T_1009_data;
  Queue_21 acq (
    .clk(acq_clk),
    .reset(acq_reset),
    .io_enq_ready(acq_io_enq_ready),
    .io_enq_valid(acq_io_enq_valid),
    .io_enq_bits_addr_block(acq_io_enq_bits_addr_block),
    .io_enq_bits_client_xact_id(acq_io_enq_bits_client_xact_id),
    .io_enq_bits_addr_beat(acq_io_enq_bits_addr_beat),
    .io_enq_bits_is_builtin_type(acq_io_enq_bits_is_builtin_type),
    .io_enq_bits_a_type(acq_io_enq_bits_a_type),
    .io_enq_bits_union(acq_io_enq_bits_union),
    .io_enq_bits_data(acq_io_enq_bits_data),
    .io_deq_ready(acq_io_deq_ready),
    .io_deq_valid(acq_io_deq_valid),
    .io_deq_bits_addr_block(acq_io_deq_bits_addr_block),
    .io_deq_bits_client_xact_id(acq_io_deq_bits_client_xact_id),
    .io_deq_bits_addr_beat(acq_io_deq_bits_addr_beat),
    .io_deq_bits_is_builtin_type(acq_io_deq_bits_is_builtin_type),
    .io_deq_bits_a_type(acq_io_deq_bits_a_type),
    .io_deq_bits_union(acq_io_deq_bits_union),
    .io_deq_bits_data(acq_io_deq_bits_data),
    .io_count(acq_io_count)
  );
  assign io_devices_0_ready = T_545;
  assign io_devices_0_complete = GEN_48;
  assign io_devices_1_ready = T_549;
  assign io_devices_1_complete = GEN_49;
  assign io_harts_0 = T_584;
  assign io_harts_1 = T_610;
  assign io_tl_acquire_ready = acq_io_enq_ready;
  assign io_tl_grant_valid = acq_io_deq_valid;
  assign io_tl_grant_bits_addr_beat = T_1009_addr_beat;
  assign io_tl_grant_bits_client_xact_id = T_1009_client_xact_id;
  assign io_tl_grant_bits_manager_xact_id = T_1009_manager_xact_id;
  assign io_tl_grant_bits_is_builtin_type = T_1009_is_builtin_type;
  assign io_tl_grant_bits_g_type = T_1009_g_type;
  assign io_tl_grant_bits_data = T_1009_data;
  assign T_477_0 = 1'h1;
  assign T_477_1 = 1'h1;
  assign T_477_2 = 1'h1;
  assign priority_0 = 1'h0;
  assign priority_1 = T_477_1;
  assign priority_2 = T_477_2;
  assign T_489_0 = 1'h0;
  assign T_489_1 = 1'h0;
  assign threshold_0 = T_489_0;
  assign threshold_1 = T_489_1;
  assign T_502_0 = 1'h0;
  assign T_502_1 = 1'h0;
  assign T_502_2 = 1'h0;
  assign T_545 = pending_1 == 1'h0;
  assign GEN_11 = io_devices_0_valid ? 1'h1 : pending_1;
  assign T_549 = pending_2 == 1'h0;
  assign GEN_12 = io_devices_1_valid ? 1'h1 : pending_2;
  assign maxDevs_0 = T_580;
  assign maxDevs_1 = T_606;
  assign T_559 = pending_1 & enables_0_1;
  assign T_560 = {T_559,priority_1};
  assign T_561 = pending_2 & enables_0_2;
  assign T_562 = {T_561,priority_2};
  assign T_567 = 2'h2 >= T_560;
  assign T_568 = T_567 ? 2'h2 : T_560;
  assign T_570 = 1'h1 + 1'h0;
  assign T_571 = T_570[0:0];
  assign T_572 = T_567 ? 1'h0 : T_571;
  assign T_574 = T_568 >= T_562;
  assign T_575 = T_574 ? T_568 : T_562;
  assign T_577 = 2'h2 + 2'h0;
  assign T_578 = T_577[1:0];
  assign T_579 = T_574 ? {{1'd0}, T_572} : T_578;
  assign T_583 = {1'h1,threshold_0};
  assign T_584 = T_581 > T_583;
  assign T_585 = pending_1 & enables_1_1;
  assign T_586 = {T_585,priority_1};
  assign T_587 = pending_2 & enables_1_2;
  assign T_588 = {T_587,priority_2};
  assign T_593 = 2'h2 >= T_586;
  assign T_594 = T_593 ? 2'h2 : T_586;
  assign T_598 = T_593 ? 1'h0 : T_571;
  assign T_600 = T_594 >= T_588;
  assign T_601 = T_600 ? T_594 : T_588;
  assign T_605 = T_600 ? {{1'd0}, T_598} : T_578;
  assign T_609 = {1'h1,threshold_1};
  assign T_610 = T_607 > T_609;
  assign acq_clk = clk;
  assign acq_reset = reset;
  assign acq_io_enq_valid = io_tl_acquire_valid;
  assign acq_io_enq_bits_addr_block = io_tl_acquire_bits_addr_block;
  assign acq_io_enq_bits_client_xact_id = io_tl_acquire_bits_client_xact_id;
  assign acq_io_enq_bits_addr_beat = io_tl_acquire_bits_addr_beat;
  assign acq_io_enq_bits_is_builtin_type = io_tl_acquire_bits_is_builtin_type;
  assign acq_io_enq_bits_a_type = io_tl_acquire_bits_a_type;
  assign acq_io_enq_bits_union = io_tl_acquire_bits_union;
  assign acq_io_enq_bits_data = io_tl_acquire_bits_data;
  assign acq_io_deq_ready = io_tl_grant_ready;
  assign T_634 = acq_io_deq_ready & acq_io_deq_valid;
  assign T_636 = acq_io_deq_bits_a_type == 3'h0;
  assign T_637 = acq_io_deq_bits_is_builtin_type & T_636;
  assign read = T_634 & T_637;
  assign T_640 = acq_io_deq_bits_a_type == 3'h2;
  assign T_641 = acq_io_deq_bits_is_builtin_type & T_640;
  assign write = T_634 & T_641;
  assign T_644 = T_634 == 1'h0;
  assign T_645 = T_644 | read;
  assign T_646 = T_645 | write;
  assign T_647 = T_646 | reset;
  assign T_649 = T_647 == 1'h0;
  assign T_657_0 = 3'h0;
  assign T_657_1 = 3'h4;
  assign T_659 = acq_io_deq_bits_a_type == T_657_0;
  assign T_660 = acq_io_deq_bits_a_type == T_657_1;
  assign T_661 = T_659 | T_660;
  assign T_662 = acq_io_deq_bits_is_builtin_type & T_661;
  assign T_663 = acq_io_deq_bits_union[11:9];
  assign T_665 = T_662 ? T_663 : 3'h0;
  assign T_666 = {acq_io_deq_bits_addr_block,acq_io_deq_bits_addr_beat};
  assign T_667 = {T_666,T_665};
  assign addr = T_667[25:0];
  assign T_669 = addr - 26'h200000;
  assign T_670 = T_669[25:0];
  assign claimant = T_670[12];
  assign hart = GEN_81;
  assign GEN_0 = GEN_13;
  assign GEN_13 = claimant ? maxDevs_1 : maxDevs_0;
  assign T_672 = GEN_0 + 2'h0;
  assign myMaxDev = T_672[1:0];
  assign rdata = GEN_98;
  assign T_678 = acq_io_deq_bits_a_type == 3'h4;
  assign T_679 = acq_io_deq_bits_is_builtin_type & T_678;
  assign T_698 = acq_io_deq_bits_a_type == 3'h3;
  assign T_699 = acq_io_deq_bits_is_builtin_type & T_698;
  assign T_703 = T_699 | T_641;
  assign T_704 = acq_io_deq_bits_union[8:1];
  assign T_706 = T_703 ? T_704 : 8'h0;
  assign T_707 = T_679 ? 8'hff : T_706;
  assign T_708 = T_707[0];
  assign T_709 = T_707[1];
  assign T_710 = T_707[2];
  assign T_711 = T_707[3];
  assign T_712 = T_707[4];
  assign T_713 = T_707[5];
  assign T_714 = T_707[6];
  assign T_715 = T_707[7];
  assign T_719 = T_708 ? 8'hff : 8'h0;
  assign T_723 = T_709 ? 8'hff : 8'h0;
  assign T_727 = T_710 ? 8'hff : 8'h0;
  assign T_731 = T_711 ? 8'hff : 8'h0;
  assign T_735 = T_712 ? 8'hff : 8'h0;
  assign T_739 = T_713 ? 8'hff : 8'h0;
  assign T_743 = T_714 ? 8'hff : 8'h0;
  assign T_747 = T_715 ? 8'hff : 8'h0;
  assign T_748 = {T_723,T_719};
  assign T_749 = {T_731,T_727};
  assign T_750 = {T_749,T_748};
  assign T_751 = {T_739,T_735};
  assign T_752 = {T_747,T_743};
  assign T_753 = {T_752,T_751};
  assign T_754 = {T_753,T_750};
  assign T_755 = acq_io_deq_bits_data & T_754;
  assign T_834 = ~ T_754;
  assign T_835 = rdata & T_834;
  assign masked_wdata = T_755 | T_835;
  assign T_837 = addr >= 26'h200000;
  assign T_840 = {myMaxDev,31'h0};
  assign GEN_1 = GEN_14;
  assign GEN_14 = claimant ? threshold_1 : threshold_0;
  assign T_841 = {T_840,GEN_1};
  assign T_843 = 7'h0 * 7'h40;
  assign T_844 = T_841 >> T_843;
  assign T_845 = addr[2];
  assign T_846 = read & T_845;
  assign GEN_2 = 1'h0;
  assign GEN_16 = 2'h1 == myMaxDev ? GEN_2 : GEN_11;
  assign GEN_17 = 2'h2 == myMaxDev ? GEN_2 : GEN_12;
  assign GEN_20 = T_846 ? GEN_16 : GEN_11;
  assign GEN_21 = T_846 ? GEN_17 : GEN_12;
  assign T_880 = acq_io_deq_bits_data[63:32];
  assign T_881 = T_880[1:0];
  assign GEN_3 = GEN_26;
  assign GEN_99 = 1'h0 == hart;
  assign GEN_100 = 2'h1 == T_881;
  assign GEN_22 = GEN_99 & GEN_100 ? enables_0_1 : enables_0_0;
  assign GEN_102 = 2'h2 == T_881;
  assign GEN_23 = GEN_99 & GEN_102 ? enables_0_2 : GEN_22;
  assign GEN_103 = 2'h0 == T_881;
  assign GEN_24 = hart & GEN_103 ? enables_1_0 : GEN_23;
  assign GEN_25 = hart & GEN_100 ? enables_1_1 : GEN_24;
  assign GEN_26 = hart & GEN_102 ? enables_1_2 : GEN_25;
  assign T_883 = T_881 - 2'h1;
  assign T_884 = T_883[1:0];
  assign GEN_4 = 1'h1;
  assign GEN_27 = 2'h0 == T_884 ? GEN_4 : 1'h0;
  assign GEN_28 = 2'h1 == T_884 ? GEN_4 : 1'h0;
  assign GEN_30 = GEN_3 ? GEN_27 : 1'h0;
  assign GEN_31 = GEN_3 ? GEN_28 : 1'h0;
  assign GEN_34 = T_712 ? GEN_30 : 1'h0;
  assign GEN_35 = T_712 ? GEN_31 : 1'h0;
  assign GEN_38 = write ? GEN_34 : 1'h0;
  assign GEN_39 = write ? GEN_35 : 1'h0;
  assign GEN_41 = T_837 ? {{30'd0}, T_844} : 64'h0;
  assign GEN_44 = T_837 ? GEN_20 : GEN_11;
  assign GEN_45 = T_837 ? GEN_21 : GEN_12;
  assign GEN_48 = T_837 ? GEN_38 : 1'h0;
  assign GEN_49 = T_837 ? GEN_39 : 1'h0;
  assign T_892 = addr >= 26'h2000;
  assign T_894 = T_837 == 1'h0;
  assign T_895 = T_894 & T_892;
  assign T_897 = addr - 26'h2000;
  assign T_898 = T_897[25:0];
  assign T_899 = T_898[7];
  assign GEN_5 = GEN_50;
  assign GEN_50 = hart ? enables_1_2 : enables_0_2;
  assign GEN_6 = GEN_51;
  assign GEN_51 = hart ? enables_1_1 : enables_0_1;
  assign T_903 = {GEN_5,GEN_6};
  assign GEN_7 = GEN_52;
  assign GEN_52 = hart ? enables_1_0 : enables_0_0;
  assign T_904 = {T_903,GEN_7};
  assign T_908 = masked_wdata[0];
  assign GEN_8 = T_908;
  assign T_912 = masked_wdata[1];
  assign GEN_9 = T_912;
  assign GEN_58 = 1'h0 == T_899 ? GEN_9 : enables_0_1;
  assign GEN_59 = T_899 ? GEN_9 : enables_1_1;
  assign GEN_61 = write ? GEN_58 : enables_0_1;
  assign GEN_62 = write ? GEN_59 : enables_1_1;
  assign T_916 = masked_wdata[2];
  assign GEN_10 = T_916;
  assign GEN_63 = 1'h0 == T_899 ? GEN_10 : enables_0_2;
  assign GEN_64 = T_899 ? GEN_10 : enables_1_2;
  assign GEN_66 = write ? GEN_63 : enables_0_2;
  assign GEN_67 = write ? GEN_64 : enables_1_2;
  assign GEN_71 = {{61'd0}, T_904};
  assign GEN_81 = T_895 ? T_899 : claimant;
  assign GEN_85 = T_895 ? GEN_71 : GEN_41;
  assign GEN_90 = T_895 ? GEN_61 : enables_0_1;
  assign GEN_91 = T_895 ? GEN_62 : enables_1_1;
  assign GEN_93 = T_895 ? GEN_66 : enables_0_2;
  assign GEN_94 = T_895 ? GEN_67 : enables_1_2;
  assign T_918 = addr >= 26'h1000;
  assign T_922 = T_892 == 1'h0;
  assign T_923 = T_894 & T_922;
  assign T_924 = T_923 & T_918;
  assign T_926 = {pending_2,pending_1};
  assign T_927 = {T_926,pending_0};
  assign T_930 = T_927 >> T_843;
  assign GEN_95 = T_924 ? {{61'd0}, T_930} : GEN_85;
  assign T_937 = T_918 == 1'h0;
  assign T_938 = T_923 & T_937;
  assign T_939 = addr[3];
  assign T_941 = T_939 == 1'h0;
  assign T_943 = {31'h0,priority_0};
  assign T_945 = {31'h0,priority_1};
  assign T_946 = {T_945,T_943};
  assign GEN_96 = T_941 ? T_946 : GEN_95;
  assign T_950 = {31'h0,priority_2};
  assign GEN_97 = T_939 ? {{32'd0}, T_950} : GEN_96;
  assign GEN_98 = T_938 ? GEN_97 : GEN_95;
  assign T_971 = 3'h6 == acq_io_deq_bits_a_type;
  assign T_972 = T_971 ? 3'h1 : 3'h3;
  assign T_973 = 3'h5 == acq_io_deq_bits_a_type;
  assign T_974 = T_973 ? 3'h1 : T_972;
  assign T_975 = 3'h4 == acq_io_deq_bits_a_type;
  assign T_976 = T_975 ? 3'h4 : T_974;
  assign T_977 = 3'h3 == acq_io_deq_bits_a_type;
  assign T_978 = T_977 ? 3'h3 : T_976;
  assign T_979 = 3'h2 == acq_io_deq_bits_a_type;
  assign T_980 = T_979 ? 3'h3 : T_978;
  assign T_981 = 3'h1 == acq_io_deq_bits_a_type;
  assign T_982 = T_981 ? 3'h5 : T_980;
  assign T_983 = 3'h0 == acq_io_deq_bits_a_type;
  assign T_984 = T_983 ? 3'h4 : T_982;
  assign T_1009_addr_beat = 3'h0;
  assign T_1009_client_xact_id = acq_io_deq_bits_client_xact_id;
  assign T_1009_manager_xact_id = 1'h0;
  assign T_1009_is_builtin_type = 1'h1;
  assign T_1009_g_type = {{1'd0}, T_984};
  assign T_1009_data = rdata;
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifndef verilator
      #0.002;
    `endif
  `ifdef RANDOMIZE
  GEN_15 = {1{$random}};
  pending_0 = GEN_15[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_18 = {1{$random}};
  pending_1 = GEN_18[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_19 = {1{$random}};
  pending_2 = GEN_19[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_29 = {1{$random}};
  enables_0_0 = GEN_29[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_32 = {1{$random}};
  enables_0_1 = GEN_32[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_33 = {1{$random}};
  enables_0_2 = GEN_33[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_36 = {1{$random}};
  enables_1_0 = GEN_36[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_37 = {1{$random}};
  enables_1_1 = GEN_37[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_40 = {1{$random}};
  enables_1_2 = GEN_40[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_42 = {1{$random}};
  T_580 = GEN_42[1:0];
  `endif
  `ifdef RANDOMIZE
  GEN_43 = {1{$random}};
  T_581 = GEN_43[1:0];
  `endif
  `ifdef RANDOMIZE
  GEN_46 = {1{$random}};
  T_606 = GEN_46[1:0];
  `endif
  `ifdef RANDOMIZE
  GEN_47 = {1{$random}};
  T_607 = GEN_47[1:0];
  `endif
  end
`endif
  always @(posedge clk) begin
    if(reset) begin
      pending_0 <= T_502_0;
    end else begin
      pending_0 <= 1'h0;
    end
    if(reset) begin
      pending_1 <= T_502_1;
    end else begin
      if(T_837) begin
        if(T_846) begin
          if(2'h1 == myMaxDev) begin
            pending_1 <= GEN_2;
          end else begin
            if(io_devices_0_valid) begin
              pending_1 <= 1'h1;
            end
          end
        end else begin
          if(io_devices_0_valid) begin
            pending_1 <= 1'h1;
          end
        end
      end else begin
        if(io_devices_0_valid) begin
          pending_1 <= 1'h1;
        end
      end
    end
    if(reset) begin
      pending_2 <= T_502_2;
    end else begin
      if(T_837) begin
        if(T_846) begin
          if(2'h2 == myMaxDev) begin
            pending_2 <= GEN_2;
          end else begin
            if(io_devices_1_valid) begin
              pending_2 <= 1'h1;
            end
          end
        end else begin
          if(io_devices_1_valid) begin
            pending_2 <= 1'h1;
          end
        end
      end else begin
        if(io_devices_1_valid) begin
          pending_2 <= 1'h1;
        end
      end
    end
    if(1'h0) begin
    end else begin
      enables_0_0 <= 1'h0;
    end
    if(1'h0) begin
    end else begin
      if(T_895) begin
        if(write) begin
          if(1'h0 == T_899) begin
            enables_0_1 <= GEN_9;
          end
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_895) begin
        if(write) begin
          if(1'h0 == T_899) begin
            enables_0_2 <= GEN_10;
          end
        end
      end
    end
    if(1'h0) begin
    end else begin
      enables_1_0 <= 1'h0;
    end
    if(1'h0) begin
    end else begin
      if(T_895) begin
        if(write) begin
          if(T_899) begin
            enables_1_1 <= GEN_9;
          end
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_895) begin
        if(write) begin
          if(T_899) begin
            enables_1_2 <= GEN_10;
          end
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_574) begin
        T_580 <= {{1'd0}, T_572};
      end else begin
        T_580 <= T_578;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_574) begin
        if(T_567) begin
          T_581 <= 2'h2;
        end else begin
          T_581 <= T_560;
        end
      end else begin
        T_581 <= T_562;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_600) begin
        T_606 <= {{1'd0}, T_598};
      end else begin
        T_606 <= T_578;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_600) begin
        if(T_593) begin
          T_607 <= 2'h2;
        end else begin
          T_607 <= T_586;
        end
      end else begin
        T_607 <= T_588;
      end
    end
    `ifndef SYNTHESIS
    `ifdef PRINTF_COND
      if (`PRINTF_COND) begin
    `endif
        if (T_649) begin
          $fwrite(32'h80000002,"Assertion failed: unsupported PLIC operation\n    at Plic.scala:108 assert(!acq.fire() || read || write, \"unsupported PLIC operation\")\n");
        end
    `ifdef PRINTF_COND
      end
    `endif
    `endif
    `ifndef SYNTHESIS
    `ifdef STOP_COND
      if (`STOP_COND) begin
    `endif
        if (T_649) begin
          $fatal;
        end
    `ifdef STOP_COND
      end
    `endif
    `endif
  end
endmodule
module LevelGateway(
  input   clk,
  input   reset,
  input   io_interrupt,
  output  io_plic_valid,
  input   io_plic_ready,
  input   io_plic_complete
);
  reg  inFlight;
  reg [31:0] GEN_2;
  wire  T_6;
  wire  GEN_0;
  wire  GEN_1;
  wire  T_10;
  wire  T_11;
  assign io_plic_valid = T_11;
  assign T_6 = io_interrupt & io_plic_ready;
  assign GEN_0 = T_6 ? 1'h1 : inFlight;
  assign GEN_1 = io_plic_complete ? 1'h0 : GEN_0;
  assign T_10 = inFlight == 1'h0;
  assign T_11 = io_interrupt & T_10;
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifndef verilator
      #0.002;
    `endif
  `ifdef RANDOMIZE
  GEN_2 = {1{$random}};
  inFlight = GEN_2[0:0];
  `endif
  end
`endif
  always @(posedge clk) begin
    if(reset) begin
      inFlight <= 1'h0;
    end else begin
      if(io_plic_complete) begin
        inFlight <= 1'h0;
      end else begin
        if(T_6) begin
          inFlight <= 1'h1;
        end
      end
    end
  end
endmodule
module DebugModule(
  input   clk,
  input   reset,
  output  io_db_req_ready,
  input   io_db_req_valid,
  input  [4:0] io_db_req_bits_addr,
  input  [1:0] io_db_req_bits_op,
  input  [33:0] io_db_req_bits_data,
  input   io_db_resp_ready,
  output  io_db_resp_valid,
  output [1:0] io_db_resp_bits_resp,
  output [33:0] io_db_resp_bits_data,
  output  io_debugInterrupts_0,
  output  io_tl_acquire_ready,
  input   io_tl_acquire_valid,
  input  [25:0] io_tl_acquire_bits_addr_block,
  input  [1:0] io_tl_acquire_bits_client_xact_id,
  input  [2:0] io_tl_acquire_bits_addr_beat,
  input   io_tl_acquire_bits_is_builtin_type,
  input  [2:0] io_tl_acquire_bits_a_type,
  input  [11:0] io_tl_acquire_bits_union,
  input  [63:0] io_tl_acquire_bits_data,
  input   io_tl_grant_ready,
  output  io_tl_grant_valid,
  output [2:0] io_tl_grant_bits_addr_beat,
  output [1:0] io_tl_grant_bits_client_xact_id,
  output  io_tl_grant_bits_manager_xact_id,
  output  io_tl_grant_bits_is_builtin_type,
  output [3:0] io_tl_grant_bits_g_type,
  output [63:0] io_tl_grant_bits_data,
  output  io_ndreset,
  output  io_fullreset
);
  wire  CONTROLReset_interrupt;
  wire  CONTROLReset_haltnot;
  wire [9:0] CONTROLReset_reserved0;
  wire [2:0] CONTROLReset_buserror;
  wire [2:0] CONTROLReset_serial;
  wire  CONTROLReset_autoincrement;
  wire [2:0] CONTROLReset_access;
  wire [9:0] CONTROLReset_hartid;
  wire  CONTROLReset_ndreset;
  wire  CONTROLReset_fullreset;
  wire  CONTROLWrEn;
  reg  CONTROLReg_interrupt;
  reg [31:0] GEN_26;
  reg  CONTROLReg_haltnot;
  reg [31:0] GEN_27;
  reg [9:0] CONTROLReg_reserved0;
  reg [31:0] GEN_28;
  reg [2:0] CONTROLReg_buserror;
  reg [31:0] GEN_29;
  reg [2:0] CONTROLReg_serial;
  reg [31:0] GEN_30;
  reg  CONTROLReg_autoincrement;
  reg [31:0] GEN_52;
  reg [2:0] CONTROLReg_access;
  reg [31:0] GEN_85;
  reg [9:0] CONTROLReg_hartid;
  reg [31:0] GEN_86;
  reg  CONTROLReg_ndreset;
  reg [31:0] GEN_88;
  reg  CONTROLReg_fullreset;
  reg [31:0] GEN_89;
  wire  CONTROLWrData_interrupt;
  wire  CONTROLWrData_haltnot;
  wire [9:0] CONTROLWrData_reserved0;
  wire [2:0] CONTROLWrData_buserror;
  wire [2:0] CONTROLWrData_serial;
  wire  CONTROLWrData_autoincrement;
  wire [2:0] CONTROLWrData_access;
  wire [9:0] CONTROLWrData_hartid;
  wire  CONTROLWrData_ndreset;
  wire  CONTROLWrData_fullreset;
  wire  CONTROLRdData_interrupt;
  wire  CONTROLRdData_haltnot;
  wire [9:0] CONTROLRdData_reserved0;
  wire [2:0] CONTROLRdData_buserror;
  wire [2:0] CONTROLRdData_serial;
  wire  CONTROLRdData_autoincrement;
  wire [2:0] CONTROLRdData_access;
  wire [9:0] CONTROLRdData_hartid;
  wire  CONTROLRdData_ndreset;
  wire  CONTROLRdData_fullreset;
  reg  ndresetCtrReg;
  reg [31:0] GEN_90;
  wire [1:0] DMINFORdData_reserved0;
  wire [6:0] DMINFORdData_abussize;
  wire [3:0] DMINFORdData_serialcount;
  wire  DMINFORdData_access128;
  wire  DMINFORdData_access64;
  wire  DMINFORdData_access32;
  wire  DMINFORdData_access16;
  wire  DMINFORdData_accesss8;
  wire [5:0] DMINFORdData_dramsize;
  wire  DMINFORdData_haltsum;
  wire [2:0] DMINFORdData_reserved1;
  wire  DMINFORdData_authenticated;
  wire  DMINFORdData_authbusy;
  wire [1:0] DMINFORdData_authtype;
  wire [1:0] DMINFORdData_version;
  wire  HALTSUMRdData_serialfull;
  wire  HALTSUMRdData_serialvalid;
  wire [31:0] HALTSUMRdData_acks;
  wire  RAMWrData_interrupt;
  wire  RAMWrData_haltnot;
  wire [31:0] RAMWrData_data;
  wire  RAMRdData_interrupt;
  wire  RAMRdData_haltnot;
  wire [31:0] RAMRdData_data;
  wire  SETHALTNOTWrEn;
  wire [9:0] SETHALTNOTWrData;
  wire  CLEARDEBINTWrEn;
  wire [9:0] CLEARDEBINTWrData;
  wire  T_655_0;
  reg  interruptRegs_0;
  reg [31:0] GEN_109;
  wire  T_666_0;
  reg  haltnotRegs_0;
  reg [31:0] GEN_110;
  wire [31:0] haltnotStatus_0;
  wire [31:0] rdHaltnotStatus;
  wire  haltnotSummary;
  reg [63:0] ramMem [0:7];
  reg [63:0] GEN_111;
  wire [63:0] ramMem_T_850_data;
  wire [2:0] ramMem_T_850_addr;
  wire  ramMem_T_850_en;
  wire [63:0] ramMem_T_851_data;
  wire [2:0] ramMem_T_851_addr;
  wire  ramMem_T_851_mask;
  wire  ramMem_T_851_en;
  wire [2:0] ramAddr;
  wire [63:0] ramRdData;
  wire [63:0] ramWrData;
  wire [63:0] ramWrMask;
  wire  ramWrEn;
  wire [3:0] dbRamAddr;
  wire [31:0] dbRamRdData;
  wire [31:0] dbRamWrData;
  wire  dbRamWrEn;
  wire  dbRamRdEn;
  wire [2:0] sbRamAddr;
  wire [63:0] sbRamRdData;
  wire [63:0] sbRamWrData;
  wire  sbRamWrEn;
  wire  sbRamRdEn;
  wire [63:0] sbRomRdData;
  wire  dbRdEn;
  wire  dbWrEn;
  wire [33:0] dbRdData;
  reg  dbStateReg;
  reg [31:0] GEN_112;
  wire [1:0] dbResult_resp;
  wire [33:0] dbResult_data;
  wire [4:0] dbReq_addr;
  wire [1:0] dbReq_op;
  wire [33:0] dbReq_data;
  reg [1:0] dbRespReg_resp;
  reg [31:0] GEN_113;
  reg [33:0] dbRespReg_data;
  reg [63:0] GEN_114;
  wire  rdCondWrFailure;
  wire  dbWrNeeded;
  wire [11:0] sbAddr;
  wire [63:0] sbRdData;
  wire [63:0] sbWrData;
  wire [63:0] sbWrMask;
  wire  sbWrEn;
  wire  sbRdEn;
  wire  stallFromDb;
  wire  stallFromSb;
  wire  T_720;
  wire  T_721;
  wire  GEN_11;
  wire  GEN_12;
  wire  T_723;
  wire  T_724;
  wire  T_726;
  wire  T_727;
  wire  GEN_13;
  wire  GEN_14;
  wire  T_731;
  wire  T_732;
  wire  T_733;
  wire  T_735;
  wire  GEN_15;
  wire  GEN_16;
  wire  T_738;
  wire  GEN_17;
  wire  GEN_18;
  wire  T_741;
  wire  T_742;
  wire  T_745;
  wire  GEN_19;
  wire  GEN_20;
  wire  T_750;
  wire  T_751;
  wire  T_754;
  wire  GEN_21;
  wire  GEN_22;
  wire [3:0] T_782;
  wire [2:0] T_783;
  wire [31:0] T_799_0;
  wire [31:0] T_799_1;
  wire [31:0] dbRamWrMask_0;
  wire [31:0] dbRamWrMask_1;
  wire  T_804;
  wire [31:0] T_805;
  wire [31:0] T_806;
  wire [31:0] T_812_0;
  wire [31:0] T_812_1;
  wire [31:0] T_821_0;
  wire [31:0] T_821_1;
  wire [31:0] GEN_0;
  wire [31:0] GEN_23;
  wire [31:0] GEN_24;
  wire [31:0] GEN_1;
  wire [31:0] GEN_25;
  wire [63:0] T_828;
  wire [63:0] T_829;
  wire  T_830;
  wire  T_831;
  wire  T_832;
  wire  T_834;
  wire  T_835;
  wire  T_837;
  wire [63:0] dbRamWrDataVec;
  wire [63:0] T_838;
  wire [63:0] T_839;
  wire [63:0] T_840;
  wire [63:0] T_841;
  wire [63:0] T_842;
  wire [63:0] T_845;
  wire [63:0] T_846;
  wire  T_847;
  wire [2:0] T_848;
  wire [2:0] T_849;
  wire  T_852;
  wire  T_875_interrupt;
  wire  T_875_haltnot;
  wire [9:0] T_875_reserved0;
  wire [2:0] T_875_buserror;
  wire [2:0] T_875_serial;
  wire  T_875_autoincrement;
  wire [2:0] T_875_access;
  wire [9:0] T_875_hartid;
  wire  T_875_ndreset;
  wire  T_875_fullreset;
  wire  T_886;
  wire  T_887;
  wire [9:0] T_888;
  wire [2:0] T_889;
  wire  T_890;
  wire [2:0] T_891;
  wire [2:0] T_892;
  wire [9:0] T_893;
  wire  T_894;
  wire  T_895;
  wire  T_904_interrupt;
  wire  T_904_haltnot;
  wire [31:0] T_904_data;
  wire [31:0] T_908;
  wire  T_913;
  wire  T_915;
  wire  GEN_31;
  wire  T_917;
  wire  T_919;
  wire  T_920;
  wire  GEN_32;
  wire  T_924;
  wire  T_925;
  wire  GEN_33;
  wire  GEN_34;
  wire [9:0] GEN_35;
  wire [2:0] GEN_36;
  wire [2:0] GEN_37;
  wire  GEN_38;
  wire [2:0] GEN_39;
  wire [9:0] GEN_40;
  wire  GEN_41;
  wire  GEN_42;
  wire  GEN_43;
  wire  T_928;
  wire  T_929;
  wire  T_930;
  wire  GEN_44;
  wire  T_933;
  wire  T_935;
  wire [1:0] T_938;
  wire  T_939;
  wire  T_940;
  wire  GEN_45;
  wire [9:0] GEN_46;
  wire  GEN_47;
  wire  GEN_48;
  wire  T_945;
  wire  GEN_49;
  wire  GEN_2;
  wire  GEN_3;
  wire  GEN_4;
  wire  GEN_5;
  wire  T_958;
  wire [31:0] GEN_50;
  wire [1:0] T_963;
  wire [33:0] T_964;
  wire [33:0] GEN_51;
  wire [1:0] T_970;
  wire [3:0] T_971;
  wire [13:0] T_972;
  wire [15:0] T_973;
  wire [5:0] T_974;
  wire [1:0] T_975;
  wire [11:0] T_976;
  wire [17:0] T_977;
  wire [33:0] T_978;
  wire [33:0] GEN_53;
  wire  T_980;
  wire  T_986;
  wire [2:0] T_987;
  wire [4:0] T_988;
  wire [3:0] T_989;
  wire [6:0] T_990;
  wire [10:0] T_991;
  wire [15:0] T_992;
  wire [1:0] T_993;
  wire [1:0] T_994;
  wire [3:0] T_995;
  wire [4:0] T_996;
  wire [8:0] T_997;
  wire [13:0] T_998;
  wire [17:0] T_999;
  wire [33:0] T_1000;
  wire [33:0] GEN_54;
  wire  T_1002;
  wire  T_1009;
  wire  T_1010;
  wire  T_1011;
  wire [33:0] GEN_55;
  wire [2:0] T_1013;
  wire  T_1015;
  wire  T_1025;
  wire  T_1026;
  wire  T_1027;
  wire [33:0] GEN_56;
  wire  T_1040;
  wire  T_1041;
  wire [33:0] GEN_57;
  wire  T_1043;
  wire  T_1045;
  wire  T_1046;
  wire  T_1048;
  wire  T_1051;
  wire  T_1052;
  wire  T_1053;
  wire [1:0] T_1056;
  wire  T_1058;
  wire  T_1059;
  wire  T_1061;
  wire  T_1062;
  wire  T_1063;
  wire  T_1064;
  wire  T_1066;
  wire  T_1068;
  wire  GEN_58;
  wire [1:0] GEN_59;
  wire [33:0] GEN_60;
  wire  GEN_61;
  wire [1:0] GEN_62;
  wire [33:0] GEN_63;
  wire  T_1073;
  wire  T_1074;
  wire  GEN_64;
  wire [1:0] GEN_65;
  wire [33:0] GEN_66;
  wire  T_1078;
  wire  T_1079;
  wire  GEN_67;
  wire  GEN_68;
  wire [1:0] GEN_69;
  wire [33:0] GEN_70;
  wire [63:0] T_1101_0;
  wire [63:0] T_1101_1;
  wire [63:0] T_1101_2;
  wire [63:0] T_1101_3;
  wire [63:0] T_1101_4;
  wire [63:0] T_1101_5;
  wire [63:0] T_1101_6;
  wire [63:0] T_1101_7;
  wire [63:0] T_1101_8;
  wire [63:0] T_1101_9;
  wire [63:0] T_1101_10;
  wire [63:0] T_1101_11;
  wire [63:0] T_1101_12;
  wire [63:0] T_1101_13;
  wire [63:0] T_1101_14;
  wire [3:0] T_1104;
  wire [3:0] T_1105;
  wire [63:0] GEN_6;
  wire [63:0] GEN_71;
  wire [63:0] GEN_72;
  wire [63:0] GEN_73;
  wire [63:0] GEN_74;
  wire [63:0] GEN_75;
  wire [63:0] GEN_76;
  wire [63:0] GEN_77;
  wire [63:0] GEN_78;
  wire [63:0] GEN_79;
  wire [63:0] GEN_80;
  wire [63:0] GEN_81;
  wire [63:0] GEN_82;
  wire [63:0] GEN_83;
  wire [63:0] GEN_84;
  wire [31:0] T_1109;
  wire [31:0] T_1110;
  wire [31:0] T_1116_0;
  wire [31:0] T_1116_1;
  wire [31:0] T_1118;
  wire [31:0] T_1119;
  wire [31:0] T_1125_0;
  wire [31:0] T_1125_1;
  wire [31:0] GEN_7;
  wire [31:0] GEN_8;
  wire [3:0] T_1131;
  wire  T_1133;
  wire  GEN_87;
  wire [8:0] T_1134;
  wire  T_1137;
  wire [31:0] GEN_9;
  wire  T_1141;
  wire  T_1142;
  wire  T_1143;
  wire  T_1147;
  wire [31:0] GEN_10;
  wire  T_1151;
  wire  T_1152;
  wire  T_1153;
  wire [63:0] GEN_91;
  wire  GEN_92;
  wire  T_1162;
  wire  T_1165;
  wire  T_1166;
  wire  T_1168;
  wire  T_1169;
  wire [63:0] GEN_93;
  wire  T_1173;
  wire  T_1174;
  wire [63:0] GEN_94;
  reg [25:0] sbAcqReg_addr_block;
  reg [31:0] GEN_115;
  reg [1:0] sbAcqReg_client_xact_id;
  reg [31:0] GEN_116;
  reg [2:0] sbAcqReg_addr_beat;
  reg [31:0] GEN_117;
  reg  sbAcqReg_is_builtin_type;
  reg [31:0] GEN_118;
  reg [2:0] sbAcqReg_a_type;
  reg [31:0] GEN_119;
  reg [11:0] sbAcqReg_union;
  reg [31:0] GEN_120;
  reg [63:0] sbAcqReg_data;
  reg [63:0] GEN_121;
  reg  sbAcqValidReg;
  reg [31:0] GEN_122;
  wire  T_1203;
  wire  sbReg_get;
  wire  T_1204;
  wire  sbReg_getblk;
  wire  T_1205;
  wire  sbReg_put;
  wire  T_1206;
  wire  sbReg_putblk;
  wire  sbMultibeat;
  wire [3:0] T_1208;
  wire [2:0] sbBeatInc1;
  wire  sbLast;
  wire [2:0] T_1217_0;
  wire [2:0] T_1217_1;
  wire  T_1219;
  wire  T_1220;
  wire  T_1221;
  wire  T_1222;
  wire [2:0] T_1223;
  wire [2:0] T_1225;
  wire [28:0] T_1226;
  wire [31:0] T_1227;
  wire  T_1228;
  wire  T_1229;
  wire  T_1230;
  wire  T_1231;
  wire  T_1233;
  wire  T_1234;
  wire  T_1258;
  wire [7:0] T_1259;
  wire [7:0] T_1261;
  wire [7:0] T_1262;
  wire  T_1263;
  wire  T_1264;
  wire  T_1265;
  wire  T_1266;
  wire  T_1267;
  wire  T_1268;
  wire  T_1269;
  wire  T_1270;
  wire [7:0] T_1274;
  wire [7:0] T_1278;
  wire [7:0] T_1282;
  wire [7:0] T_1286;
  wire [7:0] T_1290;
  wire [7:0] T_1294;
  wire [7:0] T_1298;
  wire [7:0] T_1302;
  wire [15:0] T_1303;
  wire [15:0] T_1304;
  wire [31:0] T_1305;
  wire [15:0] T_1306;
  wire [15:0] T_1307;
  wire [31:0] T_1308;
  wire [63:0] T_1309;
  wire  T_1310;
  wire [25:0] GEN_95;
  wire [1:0] GEN_96;
  wire [2:0] GEN_97;
  wire  GEN_98;
  wire [2:0] GEN_99;
  wire [11:0] GEN_100;
  wire [63:0] GEN_101;
  wire  GEN_102;
  wire  T_1312;
  wire  T_1314;
  wire  T_1315;
  wire  GEN_103;
  wire [2:0] GEN_104;
  wire  GEN_105;
  wire  T_1318;
  wire  GEN_106;
  wire [2:0] GEN_107;
  wire  GEN_108;
  wire  T_1336;
  wire [2:0] T_1337;
  wire  T_1338;
  wire [2:0] T_1339;
  wire  T_1340;
  wire [2:0] T_1341;
  wire  T_1342;
  wire [2:0] T_1343;
  wire  T_1344;
  wire [2:0] T_1345;
  wire  T_1346;
  wire [2:0] T_1347;
  wire  T_1348;
  wire [2:0] T_1349;
  wire [2:0] T_1373_addr_beat;
  wire [1:0] T_1373_client_xact_id;
  wire  T_1373_manager_xact_id;
  wire  T_1373_is_builtin_type;
  wire [3:0] T_1373_g_type;
  wire [63:0] T_1373_data;
  wire  T_1398;
  wire  T_1399;
  wire  T_1401;
  wire  T_1402;
  wire  T_1403;
  wire  sbStall;
  wire  T_1405;
  assign io_db_req_ready = T_1064;
  assign io_db_resp_valid = dbStateReg;
  assign io_db_resp_bits_resp = dbRespReg_resp;
  assign io_db_resp_bits_data = dbRespReg_data;
  assign io_debugInterrupts_0 = interruptRegs_0;
  assign io_tl_acquire_ready = T_1405;
  assign io_tl_grant_valid = sbAcqValidReg;
  assign io_tl_grant_bits_addr_beat = T_1373_addr_beat;
  assign io_tl_grant_bits_client_xact_id = T_1373_client_xact_id;
  assign io_tl_grant_bits_manager_xact_id = T_1373_manager_xact_id;
  assign io_tl_grant_bits_is_builtin_type = T_1373_is_builtin_type;
  assign io_tl_grant_bits_g_type = T_1373_g_type;
  assign io_tl_grant_bits_data = T_1373_data;
  assign io_ndreset = ndresetCtrReg;
  assign io_fullreset = CONTROLReg_fullreset;
  assign CONTROLReset_interrupt = 1'h0;
  assign CONTROLReset_haltnot = 1'h0;
  assign CONTROLReset_reserved0 = 10'h0;
  assign CONTROLReset_buserror = 3'h0;
  assign CONTROLReset_serial = 3'h0;
  assign CONTROLReset_autoincrement = 1'h0;
  assign CONTROLReset_access = 3'h2;
  assign CONTROLReset_hartid = 10'h0;
  assign CONTROLReset_ndreset = 1'h0;
  assign CONTROLReset_fullreset = 1'h0;
  assign CONTROLWrEn = GEN_32;
  assign CONTROLWrData_interrupt = T_875_interrupt;
  assign CONTROLWrData_haltnot = T_875_haltnot;
  assign CONTROLWrData_reserved0 = T_875_reserved0;
  assign CONTROLWrData_buserror = T_875_buserror;
  assign CONTROLWrData_serial = T_875_serial;
  assign CONTROLWrData_autoincrement = T_875_autoincrement;
  assign CONTROLWrData_access = T_875_access;
  assign CONTROLWrData_hartid = T_875_hartid;
  assign CONTROLWrData_ndreset = T_875_ndreset;
  assign CONTROLWrData_fullreset = T_875_fullreset;
  assign CONTROLRdData_interrupt = GEN_2;
  assign CONTROLRdData_haltnot = GEN_3;
  assign CONTROLRdData_reserved0 = CONTROLReg_reserved0;
  assign CONTROLRdData_buserror = CONTROLReg_buserror;
  assign CONTROLRdData_serial = CONTROLReg_serial;
  assign CONTROLRdData_autoincrement = CONTROLReg_autoincrement;
  assign CONTROLRdData_access = CONTROLReg_access;
  assign CONTROLRdData_hartid = CONTROLReg_hartid;
  assign CONTROLRdData_ndreset = ndresetCtrReg;
  assign CONTROLRdData_fullreset = CONTROLReg_fullreset;
  assign DMINFORdData_reserved0 = 2'h0;
  assign DMINFORdData_abussize = 7'h0;
  assign DMINFORdData_serialcount = 4'h0;
  assign DMINFORdData_access128 = 1'h0;
  assign DMINFORdData_access64 = 1'h0;
  assign DMINFORdData_access32 = 1'h0;
  assign DMINFORdData_access16 = 1'h0;
  assign DMINFORdData_accesss8 = 1'h0;
  assign DMINFORdData_dramsize = 6'hf;
  assign DMINFORdData_haltsum = 1'h0;
  assign DMINFORdData_reserved1 = 3'h0;
  assign DMINFORdData_authenticated = 1'h1;
  assign DMINFORdData_authbusy = 1'h0;
  assign DMINFORdData_authtype = 2'h0;
  assign DMINFORdData_version = 2'h1;
  assign HALTSUMRdData_serialfull = 1'h0;
  assign HALTSUMRdData_serialvalid = 1'h0;
  assign HALTSUMRdData_acks = {{31'd0}, haltnotSummary};
  assign RAMWrData_interrupt = T_904_interrupt;
  assign RAMWrData_haltnot = T_904_haltnot;
  assign RAMWrData_data = T_904_data;
  assign RAMRdData_interrupt = GEN_4;
  assign RAMRdData_haltnot = GEN_5;
  assign RAMRdData_data = dbRamRdData;
  assign SETHALTNOTWrEn = T_1143;
  assign SETHALTNOTWrData = GEN_7[9:0];
  assign CLEARDEBINTWrEn = T_1153;
  assign CLEARDEBINTWrData = GEN_8[9:0];
  assign T_655_0 = 1'h0;
  assign T_666_0 = 1'h0;
  assign haltnotStatus_0 = {{31'd0}, haltnotRegs_0};
  assign rdHaltnotStatus = GEN_50;
  assign haltnotSummary = haltnotStatus_0 != 32'h0;
  assign ramMem_T_850_addr = ramAddr;
  assign ramMem_T_850_en = 1'h1;
  assign ramMem_T_850_data = ramMem[ramMem_T_850_addr];
  assign ramMem_T_851_data = ramWrData;
  assign ramMem_T_851_addr = ramAddr;
  assign ramMem_T_851_mask = ramWrEn;
  assign ramMem_T_851_en = ramWrEn;
  assign ramAddr = T_849;
  assign ramRdData = ramMem_T_850_data;
  assign ramWrData = T_846;
  assign ramWrMask = T_829;
  assign ramWrEn = T_852;
  assign dbRamAddr = T_782;
  assign dbRamRdData = GEN_1;
  assign dbRamWrData = dbReq_data[31:0];
  assign dbRamWrEn = GEN_31;
  assign dbRamRdEn = 1'h0;
  assign sbRamAddr = T_783;
  assign sbRamRdData = ramRdData;
  assign sbRamWrData = sbWrData;
  assign sbRamWrEn = GEN_87;
  assign sbRamRdEn = GEN_92;
  assign sbRomRdData = GEN_6;
  assign dbRdEn = T_1066;
  assign dbWrEn = T_1068;
  assign dbRdData = GEN_57;
  assign dbResult_resp = T_1056;
  assign dbResult_data = dbRdData;
  assign dbReq_addr = io_db_req_bits_addr;
  assign dbReq_op = io_db_req_bits_op;
  assign dbReq_data = io_db_req_bits_data;
  assign rdCondWrFailure = T_1046;
  assign dbWrNeeded = T_1053;
  assign sbAddr = T_1227[11:0];
  assign sbRdData = GEN_94;
  assign sbWrData = sbAcqReg_data;
  assign sbWrMask = T_1309;
  assign sbWrEn = T_1231;
  assign sbRdEn = T_1229;
  assign stallFromDb = 1'h0;
  assign stallFromSb = T_831;
  assign T_720 = CONTROLWrData_hartid == 10'h0;
  assign T_721 = interruptRegs_0 | CONTROLWrData_interrupt;
  assign GEN_11 = T_720 ? T_721 : interruptRegs_0;
  assign GEN_12 = CONTROLWrEn ? GEN_11 : interruptRegs_0;
  assign T_723 = CONTROLWrEn == 1'h0;
  assign T_724 = T_723 & dbRamWrEn;
  assign T_726 = CONTROLReg_hartid == 10'h0;
  assign T_727 = interruptRegs_0 | RAMWrData_interrupt;
  assign GEN_13 = T_726 ? T_727 : GEN_12;
  assign GEN_14 = T_724 ? GEN_13 : GEN_12;
  assign T_731 = dbRamWrEn == 1'h0;
  assign T_732 = T_723 & T_731;
  assign T_733 = T_732 & CLEARDEBINTWrEn;
  assign T_735 = CLEARDEBINTWrData == 10'h0;
  assign GEN_15 = T_735 ? 1'h0 : GEN_14;
  assign GEN_16 = T_733 ? GEN_15 : GEN_14;
  assign T_738 = SETHALTNOTWrData == 10'h0;
  assign GEN_17 = T_738 ? 1'h1 : haltnotRegs_0;
  assign GEN_18 = SETHALTNOTWrEn ? GEN_17 : haltnotRegs_0;
  assign T_741 = SETHALTNOTWrEn == 1'h0;
  assign T_742 = T_741 & CONTROLWrEn;
  assign T_745 = haltnotRegs_0 & CONTROLWrData_haltnot;
  assign GEN_19 = T_720 ? T_745 : GEN_18;
  assign GEN_20 = T_742 ? GEN_19 : GEN_18;
  assign T_750 = T_741 & T_723;
  assign T_751 = T_750 & dbRamWrEn;
  assign T_754 = haltnotRegs_0 & RAMWrData_haltnot;
  assign GEN_21 = T_726 ? T_754 : GEN_20;
  assign GEN_22 = T_751 ? GEN_21 : GEN_20;
  assign T_782 = dbReq_addr[3:0];
  assign T_783 = sbAddr[5:3];
  assign T_799_0 = 32'hffffffff;
  assign T_799_1 = 32'hffffffff;
  assign dbRamWrMask_0 = GEN_23;
  assign dbRamWrMask_1 = GEN_24;
  assign T_804 = dbRamAddr[0];
  assign T_805 = ramRdData[31:0];
  assign T_806 = ramRdData[63:32];
  assign T_812_0 = T_805;
  assign T_812_1 = T_806;
  assign T_821_0 = 32'h0;
  assign T_821_1 = 32'h0;
  assign GEN_0 = 32'hffffffff;
  assign GEN_23 = 1'h0 == T_804 ? GEN_0 : T_821_0;
  assign GEN_24 = T_804 ? GEN_0 : T_821_1;
  assign GEN_1 = GEN_25;
  assign GEN_25 = T_804 ? T_812_1 : T_812_0;
  assign T_828 = {dbRamWrMask_1,dbRamWrMask_0};
  assign T_829 = sbRamWrEn ? sbWrMask : T_828;
  assign T_830 = dbRamWrEn | dbRamRdEn;
  assign T_831 = sbRamRdEn | sbRamWrEn;
  assign T_832 = T_830 & T_831;
  assign T_834 = T_832 == 1'h0;
  assign T_835 = T_834 | reset;
  assign T_837 = T_835 == 1'h0;
  assign dbRamWrDataVec = {dbRamWrData,dbRamWrData};
  assign T_838 = ramWrMask & sbRamWrData;
  assign T_839 = ~ ramWrMask;
  assign T_840 = T_839 & ramRdData;
  assign T_841 = T_838 | T_840;
  assign T_842 = ramWrMask & dbRamWrDataVec;
  assign T_845 = T_842 | T_840;
  assign T_846 = sbRamWrEn ? T_841 : T_845;
  assign T_847 = sbRamWrEn | sbRamRdEn;
  assign T_848 = dbRamAddr[3:1];
  assign T_849 = T_847 ? sbRamAddr : T_848;
  assign T_852 = sbRamWrEn | dbRamWrEn;
  assign T_875_interrupt = T_895;
  assign T_875_haltnot = T_894;
  assign T_875_reserved0 = T_893;
  assign T_875_buserror = T_892;
  assign T_875_serial = T_891;
  assign T_875_autoincrement = T_890;
  assign T_875_access = T_889;
  assign T_875_hartid = T_888;
  assign T_875_ndreset = T_887;
  assign T_875_fullreset = T_886;
  assign T_886 = dbReq_data[0];
  assign T_887 = dbReq_data[1];
  assign T_888 = dbReq_data[11:2];
  assign T_889 = dbReq_data[14:12];
  assign T_890 = dbReq_data[15];
  assign T_891 = dbReq_data[18:16];
  assign T_892 = dbReq_data[21:19];
  assign T_893 = dbReq_data[31:22];
  assign T_894 = dbReq_data[32];
  assign T_895 = dbReq_data[33];
  assign T_904_interrupt = T_895;
  assign T_904_haltnot = T_894;
  assign T_904_data = T_908;
  assign T_908 = dbReq_data[31:0];
  assign T_913 = dbReq_addr[4:4];
  assign T_915 = T_913 == 1'h0;
  assign GEN_31 = T_915 ? dbWrEn : 1'h0;
  assign T_917 = dbReq_addr == 5'h10;
  assign T_919 = T_915 == 1'h0;
  assign T_920 = T_919 & T_917;
  assign GEN_32 = T_920 ? dbWrEn : 1'h0;
  assign T_924 = T_917 == 1'h0;
  assign T_925 = T_919 & T_924;
  assign GEN_33 = reset ? CONTROLReset_interrupt : CONTROLReg_interrupt;
  assign GEN_34 = reset ? CONTROLReset_haltnot : CONTROLReg_haltnot;
  assign GEN_35 = reset ? CONTROLReset_reserved0 : CONTROLReg_reserved0;
  assign GEN_36 = reset ? CONTROLReset_buserror : CONTROLReg_buserror;
  assign GEN_37 = reset ? CONTROLReset_serial : CONTROLReg_serial;
  assign GEN_38 = reset ? CONTROLReset_autoincrement : CONTROLReg_autoincrement;
  assign GEN_39 = reset ? CONTROLReset_access : CONTROLReg_access;
  assign GEN_40 = reset ? CONTROLReset_hartid : CONTROLReg_hartid;
  assign GEN_41 = reset ? CONTROLReset_ndreset : CONTROLReg_ndreset;
  assign GEN_42 = reset ? CONTROLReset_fullreset : CONTROLReg_fullreset;
  assign GEN_43 = reset ? 1'h0 : ndresetCtrReg;
  assign T_928 = reset == 1'h0;
  assign T_929 = T_928 & CONTROLWrEn;
  assign T_930 = CONTROLReg_fullreset | CONTROLWrData_fullreset;
  assign GEN_44 = CONTROLWrData_ndreset ? 1'h1 : GEN_43;
  assign T_933 = CONTROLWrData_ndreset == 1'h0;
  assign T_935 = ndresetCtrReg == 1'h0;
  assign T_938 = ndresetCtrReg - 1'h1;
  assign T_939 = T_938[0:0];
  assign T_940 = T_935 ? 1'h0 : T_939;
  assign GEN_45 = T_933 ? T_940 : GEN_44;
  assign GEN_46 = T_929 ? CONTROLWrData_hartid : GEN_40;
  assign GEN_47 = T_929 ? T_930 : GEN_42;
  assign GEN_48 = T_929 ? GEN_45 : GEN_43;
  assign T_945 = T_928 & T_723;
  assign GEN_49 = T_945 ? T_940 : GEN_48;
  assign GEN_2 = interruptRegs_0;
  assign GEN_3 = haltnotRegs_0;
  assign GEN_4 = interruptRegs_0;
  assign GEN_5 = haltnotRegs_0;
  assign T_958 = dbReq_addr == 5'h0;
  assign GEN_50 = T_958 ? haltnotStatus_0 : 32'h0;
  assign T_963 = {RAMRdData_interrupt,RAMRdData_haltnot};
  assign T_964 = {T_963,RAMRdData_data};
  assign GEN_51 = T_915 ? T_964 : 34'h0;
  assign T_970 = {CONTROLRdData_ndreset,CONTROLRdData_fullreset};
  assign T_971 = {CONTROLRdData_autoincrement,CONTROLRdData_access};
  assign T_972 = {T_971,CONTROLRdData_hartid};
  assign T_973 = {T_972,T_970};
  assign T_974 = {CONTROLRdData_buserror,CONTROLRdData_serial};
  assign T_975 = {CONTROLRdData_interrupt,CONTROLRdData_haltnot};
  assign T_976 = {T_975,CONTROLRdData_reserved0};
  assign T_977 = {T_976,T_974};
  assign T_978 = {T_977,T_973};
  assign GEN_53 = T_920 ? T_978 : GEN_51;
  assign T_980 = dbReq_addr == 5'h11;
  assign T_986 = T_925 & T_980;
  assign T_987 = {DMINFORdData_authbusy,DMINFORdData_authtype};
  assign T_988 = {T_987,DMINFORdData_version};
  assign T_989 = {DMINFORdData_reserved1,DMINFORdData_authenticated};
  assign T_990 = {DMINFORdData_dramsize,DMINFORdData_haltsum};
  assign T_991 = {T_990,T_989};
  assign T_992 = {T_991,T_988};
  assign T_993 = {DMINFORdData_access16,DMINFORdData_accesss8};
  assign T_994 = {DMINFORdData_access64,DMINFORdData_access32};
  assign T_995 = {T_994,T_993};
  assign T_996 = {DMINFORdData_serialcount,DMINFORdData_access128};
  assign T_997 = {DMINFORdData_reserved0,DMINFORdData_abussize};
  assign T_998 = {T_997,T_996};
  assign T_999 = {T_998,T_995};
  assign T_1000 = {T_999,T_992};
  assign GEN_54 = T_986 ? T_1000 : GEN_53;
  assign T_1002 = dbReq_addr == 5'h1b;
  assign T_1009 = T_980 == 1'h0;
  assign T_1010 = T_925 & T_1009;
  assign T_1011 = T_1010 & T_1002;
  assign GEN_55 = T_1011 ? 34'h0 : GEN_54;
  assign T_1013 = dbReq_addr[4:2];
  assign T_1015 = T_1013 == 3'h7;
  assign T_1025 = T_1002 == 1'h0;
  assign T_1026 = T_1010 & T_1025;
  assign T_1027 = T_1026 & T_1015;
  assign GEN_56 = T_1027 ? {{2'd0}, rdHaltnotStatus} : GEN_55;
  assign T_1040 = T_1015 == 1'h0;
  assign T_1041 = T_1026 & T_1040;
  assign GEN_57 = T_1041 ? 34'h0 : GEN_56;
  assign T_1043 = dbRdData[33];
  assign T_1045 = dbReq_op == 2'h3;
  assign T_1046 = T_1043 & T_1045;
  assign T_1048 = dbReq_op == 2'h2;
  assign T_1051 = ~ rdCondWrFailure;
  assign T_1052 = T_1045 & T_1051;
  assign T_1053 = T_1048 | T_1052;
  assign T_1056 = rdCondWrFailure ? 2'h1 : 2'h0;
  assign T_1058 = stallFromSb == 1'h0;
  assign T_1059 = dbStateReg == 1'h0;
  assign T_1061 = io_db_resp_ready & io_db_resp_valid;
  assign T_1062 = dbStateReg & T_1061;
  assign T_1063 = T_1059 | T_1062;
  assign T_1064 = T_1058 & T_1063;
  assign T_1066 = io_db_req_ready & io_db_req_valid;
  assign T_1068 = dbWrNeeded & T_1066;
  assign GEN_58 = T_1066 ? 1'h1 : dbStateReg;
  assign GEN_59 = T_1066 ? dbResult_resp : dbRespReg_resp;
  assign GEN_60 = T_1066 ? dbResult_data : dbRespReg_data;
  assign GEN_61 = T_1059 ? GEN_58 : dbStateReg;
  assign GEN_62 = T_1059 ? GEN_59 : dbRespReg_resp;
  assign GEN_63 = T_1059 ? GEN_60 : dbRespReg_data;
  assign T_1073 = T_1059 == 1'h0;
  assign T_1074 = T_1073 & dbStateReg;
  assign GEN_64 = T_1066 ? 1'h1 : GEN_61;
  assign GEN_65 = T_1066 ? dbResult_resp : GEN_62;
  assign GEN_66 = T_1066 ? dbResult_data : GEN_63;
  assign T_1078 = T_1066 == 1'h0;
  assign T_1079 = T_1078 & T_1061;
  assign GEN_67 = T_1079 ? 1'h0 : GEN_64;
  assign GEN_68 = T_1074 ? GEN_67 : GEN_61;
  assign GEN_69 = T_1074 ? GEN_65 : GEN_62;
  assign GEN_70 = T_1074 ? GEN_66 : GEN_63;
  assign T_1101_0 = 64'hc0006f03c0006f;
  assign T_1101_1 = 64'h80006ffff00413;
  assign T_1101_2 = 64'hff0000f00000413;
  assign T_1101_3 = 64'h42802e2343803483;
  assign T_1101_4 = 64'h10802023f1402473;
  assign T_1101_5 = 64'h8474137b002473;
  assign T_1101_6 = 64'h7b20247302041a63;
  assign T_1101_7 = 64'h7b2410737b200073;
  assign T_1101_8 = 64'h1c0474137b002473;
  assign T_1101_9 = 64'h41663f4040413;
  assign T_1101_10 = 64'h4000006742903c23;
  assign T_1101_11 = 64'h10802623f1402473;
  assign T_1101_12 = 64'h7b0024737b046073;
  assign T_1101_13 = 64'hfe040ce302047413;
  assign T_1101_14 = 64'hfe1ff06f;
  assign T_1104 = T_1105;
  assign T_1105 = sbAddr[6:3];
  assign GEN_6 = GEN_84;
  assign GEN_71 = 4'h1 == T_1104 ? T_1101_1 : T_1101_0;
  assign GEN_72 = 4'h2 == T_1104 ? T_1101_2 : GEN_71;
  assign GEN_73 = 4'h3 == T_1104 ? T_1101_3 : GEN_72;
  assign GEN_74 = 4'h4 == T_1104 ? T_1101_4 : GEN_73;
  assign GEN_75 = 4'h5 == T_1104 ? T_1101_5 : GEN_74;
  assign GEN_76 = 4'h6 == T_1104 ? T_1101_6 : GEN_75;
  assign GEN_77 = 4'h7 == T_1104 ? T_1101_7 : GEN_76;
  assign GEN_78 = 4'h8 == T_1104 ? T_1101_8 : GEN_77;
  assign GEN_79 = 4'h9 == T_1104 ? T_1101_9 : GEN_78;
  assign GEN_80 = 4'ha == T_1104 ? T_1101_10 : GEN_79;
  assign GEN_81 = 4'hb == T_1104 ? T_1101_11 : GEN_80;
  assign GEN_82 = 4'hc == T_1104 ? T_1101_12 : GEN_81;
  assign GEN_83 = 4'hd == T_1104 ? T_1101_13 : GEN_82;
  assign GEN_84 = 4'he == T_1104 ? T_1101_14 : GEN_83;
  assign T_1109 = sbWrData[31:0];
  assign T_1110 = sbWrData[63:32];
  assign T_1116_0 = T_1109;
  assign T_1116_1 = T_1110;
  assign T_1118 = sbWrMask[31:0];
  assign T_1119 = sbWrMask[63:32];
  assign T_1125_0 = T_1118;
  assign T_1125_1 = T_1119;
  assign GEN_7 = T_1116_1;
  assign GEN_8 = T_1116_0;
  assign T_1131 = sbAddr[11:8];
  assign T_1133 = T_1131 == 4'h4;
  assign GEN_87 = T_1133 ? sbWrEn : 1'h0;
  assign T_1134 = sbAddr[11:3];
  assign T_1137 = T_1134 == 9'h21;
  assign GEN_9 = T_1125_1;
  assign T_1141 = GEN_9 != 32'h0;
  assign T_1142 = T_1137 & T_1141;
  assign T_1143 = T_1142 & sbWrEn;
  assign T_1147 = T_1134 == 9'h20;
  assign GEN_10 = T_1125_0;
  assign T_1151 = GEN_10 != 32'h0;
  assign T_1152 = T_1147 & T_1151;
  assign T_1153 = T_1152 & sbWrEn;
  assign GEN_91 = T_1133 ? sbRamRdData : 64'h0;
  assign GEN_92 = T_1133 ? sbRdEn : 1'h0;
  assign T_1162 = T_1131 == 4'h8;
  assign T_1165 = T_1131 == 4'h9;
  assign T_1166 = T_1162 | T_1165;
  assign T_1168 = T_1133 == 1'h0;
  assign T_1169 = T_1168 & T_1166;
  assign GEN_93 = T_1169 ? sbRomRdData : GEN_91;
  assign T_1173 = T_1166 == 1'h0;
  assign T_1174 = T_1168 & T_1173;
  assign GEN_94 = T_1174 ? 64'h0 : GEN_93;
  assign T_1203 = sbAcqReg_a_type == 3'h0;
  assign sbReg_get = sbAcqReg_is_builtin_type & T_1203;
  assign T_1204 = sbAcqReg_a_type == 3'h1;
  assign sbReg_getblk = sbAcqReg_is_builtin_type & T_1204;
  assign T_1205 = sbAcqReg_a_type == 3'h2;
  assign sbReg_put = sbAcqReg_is_builtin_type & T_1205;
  assign T_1206 = sbAcqReg_a_type == 3'h3;
  assign sbReg_putblk = sbAcqReg_is_builtin_type & T_1206;
  assign sbMultibeat = sbReg_getblk & sbAcqValidReg;
  assign T_1208 = sbAcqReg_addr_beat + 3'h1;
  assign sbBeatInc1 = T_1208[2:0];
  assign sbLast = sbAcqReg_addr_beat == 3'h7;
  assign T_1217_0 = 3'h0;
  assign T_1217_1 = 3'h4;
  assign T_1219 = sbAcqReg_a_type == T_1217_0;
  assign T_1220 = sbAcqReg_a_type == T_1217_1;
  assign T_1221 = T_1219 | T_1220;
  assign T_1222 = sbAcqReg_is_builtin_type & T_1221;
  assign T_1223 = sbAcqReg_union[11:9];
  assign T_1225 = T_1222 ? T_1223 : 3'h0;
  assign T_1226 = {sbAcqReg_addr_block,sbAcqReg_addr_beat};
  assign T_1227 = {T_1226,T_1225};
  assign T_1228 = sbReg_get | sbReg_getblk;
  assign T_1229 = sbAcqValidReg & T_1228;
  assign T_1230 = sbReg_put | sbReg_putblk;
  assign T_1231 = sbAcqValidReg & T_1230;
  assign T_1233 = sbAcqReg_a_type == 3'h4;
  assign T_1234 = sbAcqReg_is_builtin_type & T_1233;
  assign T_1258 = sbReg_putblk | sbReg_put;
  assign T_1259 = sbAcqReg_union[8:1];
  assign T_1261 = T_1258 ? T_1259 : 8'h0;
  assign T_1262 = T_1234 ? 8'hff : T_1261;
  assign T_1263 = T_1262[0];
  assign T_1264 = T_1262[1];
  assign T_1265 = T_1262[2];
  assign T_1266 = T_1262[3];
  assign T_1267 = T_1262[4];
  assign T_1268 = T_1262[5];
  assign T_1269 = T_1262[6];
  assign T_1270 = T_1262[7];
  assign T_1274 = T_1263 ? 8'hff : 8'h0;
  assign T_1278 = T_1264 ? 8'hff : 8'h0;
  assign T_1282 = T_1265 ? 8'hff : 8'h0;
  assign T_1286 = T_1266 ? 8'hff : 8'h0;
  assign T_1290 = T_1267 ? 8'hff : 8'h0;
  assign T_1294 = T_1268 ? 8'hff : 8'h0;
  assign T_1298 = T_1269 ? 8'hff : 8'h0;
  assign T_1302 = T_1270 ? 8'hff : 8'h0;
  assign T_1303 = {T_1278,T_1274};
  assign T_1304 = {T_1286,T_1282};
  assign T_1305 = {T_1304,T_1303};
  assign T_1306 = {T_1294,T_1290};
  assign T_1307 = {T_1302,T_1298};
  assign T_1308 = {T_1307,T_1306};
  assign T_1309 = {T_1308,T_1305};
  assign T_1310 = io_tl_acquire_ready & io_tl_acquire_valid;
  assign GEN_95 = T_1310 ? io_tl_acquire_bits_addr_block : sbAcqReg_addr_block;
  assign GEN_96 = T_1310 ? io_tl_acquire_bits_client_xact_id : sbAcqReg_client_xact_id;
  assign GEN_97 = T_1310 ? io_tl_acquire_bits_addr_beat : sbAcqReg_addr_beat;
  assign GEN_98 = T_1310 ? io_tl_acquire_bits_is_builtin_type : sbAcqReg_is_builtin_type;
  assign GEN_99 = T_1310 ? io_tl_acquire_bits_a_type : sbAcqReg_a_type;
  assign GEN_100 = T_1310 ? io_tl_acquire_bits_union : sbAcqReg_union;
  assign GEN_101 = T_1310 ? io_tl_acquire_bits_data : sbAcqReg_data;
  assign GEN_102 = T_1310 ? 1'h1 : sbAcqValidReg;
  assign T_1312 = io_tl_grant_ready & io_tl_grant_valid;
  assign T_1314 = T_1310 == 1'h0;
  assign T_1315 = T_1314 & T_1312;
  assign GEN_103 = sbLast ? 1'h0 : GEN_102;
  assign GEN_104 = sbMultibeat ? sbBeatInc1 : GEN_97;
  assign GEN_105 = sbMultibeat ? GEN_103 : GEN_102;
  assign T_1318 = sbMultibeat == 1'h0;
  assign GEN_106 = T_1318 ? 1'h0 : GEN_105;
  assign GEN_107 = T_1315 ? GEN_104 : GEN_97;
  assign GEN_108 = T_1315 ? GEN_106 : GEN_102;
  assign T_1336 = 3'h6 == sbAcqReg_a_type;
  assign T_1337 = T_1336 ? 3'h1 : 3'h3;
  assign T_1338 = 3'h5 == sbAcqReg_a_type;
  assign T_1339 = T_1338 ? 3'h1 : T_1337;
  assign T_1340 = 3'h4 == sbAcqReg_a_type;
  assign T_1341 = T_1340 ? 3'h4 : T_1339;
  assign T_1342 = 3'h3 == sbAcqReg_a_type;
  assign T_1343 = T_1342 ? 3'h3 : T_1341;
  assign T_1344 = 3'h2 == sbAcqReg_a_type;
  assign T_1345 = T_1344 ? 3'h3 : T_1343;
  assign T_1346 = 3'h1 == sbAcqReg_a_type;
  assign T_1347 = T_1346 ? 3'h5 : T_1345;
  assign T_1348 = 3'h0 == sbAcqReg_a_type;
  assign T_1349 = T_1348 ? 3'h4 : T_1347;
  assign T_1373_addr_beat = sbAcqReg_addr_beat;
  assign T_1373_client_xact_id = sbAcqReg_client_xact_id;
  assign T_1373_manager_xact_id = 1'h0;
  assign T_1373_is_builtin_type = 1'h1;
  assign T_1373_g_type = {{1'd0}, T_1349};
  assign T_1373_data = sbRdData;
  assign T_1398 = sbLast == 1'h0;
  assign T_1399 = sbMultibeat & T_1398;
  assign T_1401 = io_tl_grant_ready == 1'h0;
  assign T_1402 = io_tl_grant_valid & T_1401;
  assign T_1403 = T_1399 | T_1402;
  assign sbStall = T_1403 | stallFromDb;
  assign T_1405 = sbStall == 1'h0;
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifndef verilator
      #0.002;
    `endif
  `ifdef RANDOMIZE
  GEN_26 = {1{$random}};
  CONTROLReg_interrupt = GEN_26[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_27 = {1{$random}};
  CONTROLReg_haltnot = GEN_27[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_28 = {1{$random}};
  CONTROLReg_reserved0 = GEN_28[9:0];
  `endif
  `ifdef RANDOMIZE
  GEN_29 = {1{$random}};
  CONTROLReg_buserror = GEN_29[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_30 = {1{$random}};
  CONTROLReg_serial = GEN_30[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_52 = {1{$random}};
  CONTROLReg_autoincrement = GEN_52[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_85 = {1{$random}};
  CONTROLReg_access = GEN_85[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_86 = {1{$random}};
  CONTROLReg_hartid = GEN_86[9:0];
  `endif
  `ifdef RANDOMIZE
  GEN_88 = {1{$random}};
  CONTROLReg_ndreset = GEN_88[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_89 = {1{$random}};
  CONTROLReg_fullreset = GEN_89[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_90 = {1{$random}};
  ndresetCtrReg = GEN_90[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_109 = {1{$random}};
  interruptRegs_0 = GEN_109[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_110 = {1{$random}};
  haltnotRegs_0 = GEN_110[0:0];
  `endif
  GEN_111 = {2{$random}};
  `ifdef RANDOMIZE
  for (initvar = 0; initvar < 8; initvar = initvar+1)
    ramMem[initvar] = GEN_111[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_112 = {1{$random}};
  dbStateReg = GEN_112[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_113 = {1{$random}};
  dbRespReg_resp = GEN_113[1:0];
  `endif
  `ifdef RANDOMIZE
  GEN_114 = {2{$random}};
  dbRespReg_data = GEN_114[33:0];
  `endif
  `ifdef RANDOMIZE
  GEN_115 = {1{$random}};
  sbAcqReg_addr_block = GEN_115[25:0];
  `endif
  `ifdef RANDOMIZE
  GEN_116 = {1{$random}};
  sbAcqReg_client_xact_id = GEN_116[1:0];
  `endif
  `ifdef RANDOMIZE
  GEN_117 = {1{$random}};
  sbAcqReg_addr_beat = GEN_117[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_118 = {1{$random}};
  sbAcqReg_is_builtin_type = GEN_118[0:0];
  `endif
  `ifdef RANDOMIZE
  GEN_119 = {1{$random}};
  sbAcqReg_a_type = GEN_119[2:0];
  `endif
  `ifdef RANDOMIZE
  GEN_120 = {1{$random}};
  sbAcqReg_union = GEN_120[11:0];
  `endif
  `ifdef RANDOMIZE
  GEN_121 = {2{$random}};
  sbAcqReg_data = GEN_121[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_122 = {1{$random}};
  sbAcqValidReg = GEN_122[0:0];
  `endif
  end
`endif
  always @(posedge clk) begin
    if(1'h0) begin
    end else begin
      if(reset) begin
        CONTROLReg_interrupt <= CONTROLReset_interrupt;
      end
    end
    if(1'h0) begin
    end else begin
      if(reset) begin
        CONTROLReg_haltnot <= CONTROLReset_haltnot;
      end
    end
    if(1'h0) begin
    end else begin
      if(reset) begin
        CONTROLReg_reserved0 <= CONTROLReset_reserved0;
      end
    end
    if(1'h0) begin
    end else begin
      if(reset) begin
        CONTROLReg_buserror <= CONTROLReset_buserror;
      end
    end
    if(1'h0) begin
    end else begin
      if(reset) begin
        CONTROLReg_serial <= CONTROLReset_serial;
      end
    end
    if(1'h0) begin
    end else begin
      if(reset) begin
        CONTROLReg_autoincrement <= CONTROLReset_autoincrement;
      end
    end
    if(1'h0) begin
    end else begin
      if(reset) begin
        CONTROLReg_access <= CONTROLReset_access;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_929) begin
        CONTROLReg_hartid <= CONTROLWrData_hartid;
      end else begin
        if(reset) begin
          CONTROLReg_hartid <= CONTROLReset_hartid;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(reset) begin
        CONTROLReg_ndreset <= CONTROLReset_ndreset;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_929) begin
        CONTROLReg_fullreset <= T_930;
      end else begin
        if(reset) begin
          CONTROLReg_fullreset <= CONTROLReset_fullreset;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_945) begin
        if(T_935) begin
          ndresetCtrReg <= 1'h0;
        end else begin
          ndresetCtrReg <= T_939;
        end
      end else begin
        if(T_929) begin
          if(T_933) begin
            if(T_935) begin
              ndresetCtrReg <= 1'h0;
            end else begin
              ndresetCtrReg <= T_939;
            end
          end else begin
            if(CONTROLWrData_ndreset) begin
              ndresetCtrReg <= 1'h1;
            end else begin
              if(reset) begin
                ndresetCtrReg <= 1'h0;
              end
            end
          end
        end else begin
          if(reset) begin
            ndresetCtrReg <= 1'h0;
          end
        end
      end
    end
    if(reset) begin
      interruptRegs_0 <= T_655_0;
    end else begin
      if(T_733) begin
        if(T_735) begin
          interruptRegs_0 <= 1'h0;
        end else begin
          if(T_724) begin
            if(T_726) begin
              interruptRegs_0 <= T_727;
            end else begin
              if(CONTROLWrEn) begin
                if(T_720) begin
                  interruptRegs_0 <= T_721;
                end
              end
            end
          end else begin
            if(CONTROLWrEn) begin
              if(T_720) begin
                interruptRegs_0 <= T_721;
              end
            end
          end
        end
      end else begin
        if(T_724) begin
          if(T_726) begin
            interruptRegs_0 <= T_727;
          end else begin
            if(CONTROLWrEn) begin
              if(T_720) begin
                interruptRegs_0 <= T_721;
              end
            end
          end
        end else begin
          if(CONTROLWrEn) begin
            if(T_720) begin
              interruptRegs_0 <= T_721;
            end
          end
        end
      end
    end
    if(reset) begin
      haltnotRegs_0 <= T_666_0;
    end else begin
      if(T_751) begin
        if(T_726) begin
          haltnotRegs_0 <= T_754;
        end else begin
          if(T_742) begin
            if(T_720) begin
              haltnotRegs_0 <= T_745;
            end else begin
              if(SETHALTNOTWrEn) begin
                if(T_738) begin
                  haltnotRegs_0 <= 1'h1;
                end
              end
            end
          end else begin
            if(SETHALTNOTWrEn) begin
              if(T_738) begin
                haltnotRegs_0 <= 1'h1;
              end
            end
          end
        end
      end else begin
        if(T_742) begin
          if(T_720) begin
            haltnotRegs_0 <= T_745;
          end else begin
            if(SETHALTNOTWrEn) begin
              if(T_738) begin
                haltnotRegs_0 <= 1'h1;
              end
            end
          end
        end else begin
          if(SETHALTNOTWrEn) begin
            if(T_738) begin
              haltnotRegs_0 <= 1'h1;
            end
          end
        end
      end
    end
    if(ramMem_T_851_en & ramMem_T_851_mask) begin
      ramMem[ramMem_T_851_addr] <= ramMem_T_851_data;
    end
    if(reset) begin
      dbStateReg <= 1'h0;
    end else begin
      if(T_1074) begin
        if(T_1079) begin
          dbStateReg <= 1'h0;
        end else begin
          if(T_1066) begin
            dbStateReg <= 1'h1;
          end else begin
            if(T_1059) begin
              if(T_1066) begin
                dbStateReg <= 1'h1;
              end
            end
          end
        end
      end else begin
        if(T_1059) begin
          if(T_1066) begin
            dbStateReg <= 1'h1;
          end
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_1074) begin
        if(T_1066) begin
          dbRespReg_resp <= dbResult_resp;
        end else begin
          if(T_1059) begin
            if(T_1066) begin
              dbRespReg_resp <= dbResult_resp;
            end
          end
        end
      end else begin
        if(T_1059) begin
          if(T_1066) begin
            dbRespReg_resp <= dbResult_resp;
          end
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_1074) begin
        if(T_1066) begin
          dbRespReg_data <= dbResult_data;
        end else begin
          if(T_1059) begin
            if(T_1066) begin
              dbRespReg_data <= dbResult_data;
            end
          end
        end
      end else begin
        if(T_1059) begin
          if(T_1066) begin
            dbRespReg_data <= dbResult_data;
          end
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_1310) begin
        sbAcqReg_addr_block <= io_tl_acquire_bits_addr_block;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_1310) begin
        sbAcqReg_client_xact_id <= io_tl_acquire_bits_client_xact_id;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_1315) begin
        if(sbMultibeat) begin
          sbAcqReg_addr_beat <= sbBeatInc1;
        end else begin
          if(T_1310) begin
            sbAcqReg_addr_beat <= io_tl_acquire_bits_addr_beat;
          end
        end
      end else begin
        if(T_1310) begin
          sbAcqReg_addr_beat <= io_tl_acquire_bits_addr_beat;
        end
      end
    end
    if(1'h0) begin
    end else begin
      if(T_1310) begin
        sbAcqReg_is_builtin_type <= io_tl_acquire_bits_is_builtin_type;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_1310) begin
        sbAcqReg_a_type <= io_tl_acquire_bits_a_type;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_1310) begin
        sbAcqReg_union <= io_tl_acquire_bits_union;
      end
    end
    if(1'h0) begin
    end else begin
      if(T_1310) begin
        sbAcqReg_data <= io_tl_acquire_bits_data;
      end
    end
    if(reset) begin
      sbAcqValidReg <= 1'h0;
    end else begin
      if(T_1315) begin
        if(T_1318) begin
          sbAcqValidReg <= 1'h0;
        end else begin
          if(sbMultibeat) begin
            if(sbLast) begin
              sbAcqValidReg <= 1'h0;
            end else begin
              if(T_1310) begin
                sbAcqValidReg <= 1'h1;
              end
            end
          end else begin
            if(T_1310) begin
              sbAcqValidReg <= 1'h1;
            end
          end
        end
      end else begin
        if(T_1310) begin
          sbAcqValidReg <= 1'h1;
        end
      end
    end
    `ifndef SYNTHESIS
    `ifdef PRINTF_COND
      if (`PRINTF_COND) begin
    `endif
        if (T_837) begin
          $fwrite(32'h80000002,"Assertion failed: Stall logic should have prevented concurrent SB/DB RAM Access\n    at Debug.scala:652 assert (!((dbRamWrEn | dbRamRdEn) & (sbRamRdEn | sbRamWrEn)), \"Stall logic should have prevented concurrent SB/DB RAM Access\")\n");
        end
    `ifdef PRINTF_COND
      end
    `endif
    `endif
    `ifndef SYNTHESIS
    `ifdef STOP_COND
      if (`STOP_COND) begin
    `endif
        if (T_837) begin
          $fatal;
        end
    `ifdef STOP_COND
      end
    `endif
    `endif
  end
endmodule
module PRCI(
  input   clk,
  input   reset,
  input   io_interrupts_0_meip,
  input   io_interrupts_0_seip,
  input   io_interrupts_0_debug,
  output  io_tl_acquire_ready,
  input   io_tl_acquire_valid,
  input  [25:0] io_tl_acquire_bits_addr_block,
  input  [1:0] io_tl_acquire_bits_client_xact_id,
  input  [2:0] io_tl_acquire_bits_addr_beat,
  input   io_tl_acquire_bits_is_builtin_type,
  input  [2:0] io_tl_acquire_bits_a_type,
  input  [11:0] io_tl_acquire_bits_union,
  input  [63:0] io_tl_acquire_bits_data,
  input   io_tl_grant_ready,
  output  io_tl_grant_valid,
  output [2:0] io_tl_grant_bits_addr_beat,
  output [1:0] io_tl_grant_bits_client_xact_id,
  output  io_tl_grant_bits_manager_xact_id,
  output  io_tl_grant_bits_is_builtin_type,
  output [3:0] io_tl_grant_bits_g_type,
  output [63:0] io_tl_grant_bits_data,
  output  io_tiles_0_reset,
  output  io_tiles_0_id,
  output  io_tiles_0_interrupts_meip,
  output  io_tiles_0_interrupts_seip,
  output  io_tiles_0_interrupts_debug,
  output  io_tiles_0_interrupts_mtip,
  output  io_tiles_0_interrupts_msip,
  input   io_rtcTick
);
  reg [63:0] timecmp_0;
  reg [63:0] GEN_2;
  reg [63:0] time$;
  reg [63:0] GEN_3;
  wire [64:0] T_525;
  wire [63:0] T_526;
  wire [63:0] GEN_0;
  wire [31:0] T_533_0;
  reg [31:0] ipi_0;
  reg [31:0] GEN_6;
  wire  acq_clk;
  wire  acq_reset;
  wire  acq_io_enq_ready;
  wire  acq_io_enq_valid;
  wire [25:0] acq_io_enq_bits_addr_block;
  wire [1:0] acq_io_enq_bits_client_xact_id;
  wire [2:0] acq_io_enq_bits_addr_beat;
  wire  acq_io_enq_bits_is_builtin_type;
  wire [2:0] acq_io_enq_bits_a_type;
  wire [11:0] acq_io_enq_bits_union;
  wire [63:0] acq_io_enq_bits_data;
  wire  acq_io_deq_ready;
  wire  acq_io_deq_valid;
  wire [25:0] acq_io_deq_bits_addr_block;
  wire [1:0] acq_io_deq_bits_client_xact_id;
  wire [2:0] acq_io_deq_bits_addr_beat;
  wire  acq_io_deq_bits_is_builtin_type;
  wire [2:0] acq_io_deq_bits_a_type;
  wire [11:0] acq_io_deq_bits_union;
  wire [63:0] acq_io_deq_bits_data;
  wire  acq_io_count;
  wire [2:0] T_568_0;
  wire [2:0] T_568_1;
  wire  T_570;
  wire  T_571;
  wire  T_572;
  wire  T_573;
  wire [2:0] T_574;
  wire [2:0] T_576;
  wire [28:0] T_577;
  wire [31:0] T_578;
  wire [15:0] addr;
  wire [63:0] rdata;
  wire  T_598;
  wire [2:0] T_599;
  wire  T_600;
  wire [2:0] T_601;
  wire  T_602;
  wire [2:0] T_603;
  wire  T_604;
  wire [2:0] T_605;
  wire  T_606;
  wire [2:0] T_607;
  wire  T_608;
  wire [2:0] T_609;
  wire  T_610;
  wire [2:0] T_611;
  wire [2:0] T_636_addr_beat;
  wire [1:0] T_636_client_xact_id;
  wire  T_636_manager_xact_id;
  wire  T_636_is_builtin_type;
  wire [3:0] T_636_g_type;
  wire [63:0] T_636_data;
  wire  T_658;
  wire [64:0] T_660;
  wire [63:0] T_661;
  wire [63:0] T_667_0;
  wire [2:0] T_676_0;
  wire [2:0] T_676_1;
  wire [63:0] GEN_4;
  wire  T_688;
  wire  T_690;
  wire  T_691;
  wire [2:0] T_699_0;
  wire [2:0] T_699_1;
  wire [2:0] T_717_0;
  wire [2:0] T_717_1;
  wire  T_729;
  wire  T_730;
  wire  T_749;
  wire  T_750;
  wire  T_752;
  wire  T_753;
  wire  T_754;
  wire [7:0] T_755;
  wire [7:0] T_757;
  wire [7:0] T_758;
  wire  T_759;
  wire  T_760;
  wire  T_761;
  wire  T_762;
  wire  T_763;
  wire  T_764;
  wire  T_765;
  wire  T_766;
  wire [7:0] T_770;
  wire [7:0] T_774;
  wire [7:0] T_778;
  wire [7:0] T_782;
  wire [7:0] T_786;
  wire [7:0] T_790;
  wire [7:0] T_794;
  wire [7:0] T_798;
  wire [15:0] T_799;
  wire [15:0] T_800;
  wire [31:0] T_801;
  wire [15:0] T_802;
  wire [15:0] T_803;
  wire [31:0] T_804;
  wire [63:0] T_805;
  wire [63:0] T_806;
  wire [63:0] T_885;
  wire [63:0] T_886;
  wire [63:0] T_887;
  wire [63:0] GEN_5;
  wire [63:0] GEN_10;
  wire [63:0] GEN_11;
  wire  T_899;
  wire  T_900;
  wire [2:0] T_908_0;
  wire [2:0] T_908_1;
  wire [2:0] T_926_0;
  wire [2:0] T_926_1;
  wire [63:0] GEN_19;
  wire [63:0] T_1095;
  wire [63:0] T_1096;
  wire [63:0] GEN_12;
  wire [63:0] T_1107;
  wire [63:0] GEN_17;
  wire [63:0] GEN_18;
  wire  T_1108;
  wire  T_1109;
  reg  GEN_1;
  reg [31:0] GEN_7;
  Queue_21 acq (
    .clk(acq_clk),
    .reset(acq_reset),
    .io_enq_ready(acq_io_enq_ready),
    .io_enq_valid(acq_io_enq_valid),
    .io_enq_bits_addr_block(acq_io_enq_bits_addr_block),
    .io_enq_bits_client_xact_id(acq_io_enq_bits_client_xact_id),
    .io_enq_bits_addr_beat(acq_io_enq_bits_addr_beat),
    .io_enq_bits_is_builtin_type(acq_io_enq_bits_is_builtin_type),
    .io_enq_bits_a_type(acq_io_enq_bits_a_type),
    .io_enq_bits_union(acq_io_enq_bits_union),
    .io_enq_bits_data(acq_io_enq_bits_data),
    .io_deq_ready(acq_io_deq_ready),
    .io_deq_valid(acq_io_deq_valid),
    .io_deq_bits_addr_block(acq_io_deq_bits_addr_block),
    .io_deq_bits_client_xact_id(acq_io_deq_bits_client_xact_id),
    .io_deq_bits_addr_beat(acq_io_deq_bits_addr_beat),
    .io_deq_bits_is_builtin_type(acq_io_deq_bits_is_builtin_type),
    .io_deq_bits_a_type(acq_io_deq_bits_a_type),
    .io_deq_bits_union(acq_io_deq_bits_union),
    .io_deq_bits_data(acq_io_deq_bits_data),
    .io_count(acq_io_count)
  );
  assign io_tl_acquire_ready = acq_io_enq_ready;
  assign io_tl_grant_valid = acq_io_deq_valid;
  assign io_tl_grant_bits_addr_beat = T_636_addr_beat;
  assign io_tl_grant_bits_client_xact_id = T_636_client_xact_id;
  assign io_tl_grant_bits_manager_xact_id = T_636_manager_xact_id;
  assign io_tl_grant_bits_is_builtin_type = T_636_is_builtin_type;
  assign io_tl_grant_bits_g_type = T_636_g_type;
  assign io_tl_grant_bits_data = T_636_data;
  assign io_tiles_0_reset = GEN_1;
  assign io_tiles_0_id = 1'h0;
  assign io_tiles_0_interrupts_meip = io_interrupts_0_meip;
  assign io_tiles_0_interrupts_seip = io_interrupts_0_seip;
  assign io_tiles_0_interrupts_debug = io_interrupts_0_debug;
  assign io_tiles_0_interrupts_mtip = T_1109;
  assign io_tiles_0_interrupts_msip = T_1108;
  assign T_525 = time$ + 64'h1;
  assign T_526 = T_525[63:0];
  assign GEN_0 = io_rtcTick ? T_526 : time$;
  assign T_533_0 = 32'h0;
  assign acq_clk = clk;
  assign acq_reset = reset;
  assign acq_io_enq_valid = io_tl_acquire_valid;
  assign acq_io_enq_bits_addr_block = io_tl_acquire_bits_addr_block;
  assign acq_io_enq_bits_client_xact_id = io_tl_acquire_bits_client_xact_id;
  assign acq_io_enq_bits_addr_beat = io_tl_acquire_bits_addr_beat;
  assign acq_io_enq_bits_is_builtin_type = io_tl_acquire_bits_is_builtin_type;
  assign acq_io_enq_bits_a_type = io_tl_acquire_bits_a_type;
  assign acq_io_enq_bits_union = io_tl_acquire_bits_union;
  assign acq_io_enq_bits_data = io_tl_acquire_bits_data;
  assign acq_io_deq_ready = io_tl_grant_ready;
  assign T_568_0 = 3'h0;
  assign T_568_1 = 3'h4;
  assign T_570 = acq_io_deq_bits_a_type == T_568_0;
  assign T_571 = acq_io_deq_bits_a_type == T_568_1;
  assign T_572 = T_570 | T_571;
  assign T_573 = acq_io_deq_bits_is_builtin_type & T_572;
  assign T_574 = acq_io_deq_bits_union[11:9];
  assign T_576 = T_573 ? T_574 : 3'h0;
  assign T_577 = {acq_io_deq_bits_addr_block,acq_io_deq_bits_addr_beat};
  assign T_578 = {T_577,T_576};
  assign addr = T_578[15:0];
  assign rdata = GEN_18;
  assign T_598 = 3'h6 == acq_io_deq_bits_a_type;
  assign T_599 = T_598 ? 3'h1 : 3'h3;
  assign T_600 = 3'h5 == acq_io_deq_bits_a_type;
  assign T_601 = T_600 ? 3'h1 : T_599;
  assign T_602 = 3'h4 == acq_io_deq_bits_a_type;
  assign T_603 = T_602 ? 3'h4 : T_601;
  assign T_604 = 3'h3 == acq_io_deq_bits_a_type;
  assign T_605 = T_604 ? 3'h3 : T_603;
  assign T_606 = 3'h2 == acq_io_deq_bits_a_type;
  assign T_607 = T_606 ? 3'h3 : T_605;
  assign T_608 = 3'h1 == acq_io_deq_bits_a_type;
  assign T_609 = T_608 ? 3'h5 : T_607;
  assign T_610 = 3'h0 == acq_io_deq_bits_a_type;
  assign T_611 = T_610 ? 3'h4 : T_609;
  assign T_636_addr_beat = 3'h0;
  assign T_636_client_xact_id = acq_io_deq_bits_client_xact_id;
  assign T_636_manager_xact_id = 1'h0;
  assign T_636_is_builtin_type = 1'h1;
  assign T_636_g_type = {{1'd0}, T_611};
  assign T_636_data = rdata;
  assign T_658 = addr[15];
  assign T_660 = time$ + 64'h0;
  assign T_661 = T_660[63:0];
  assign T_667_0 = T_661;
  assign T_676_0 = 3'h0;
  assign T_676_1 = 3'h4;
  assign GEN_4 = T_658 ? T_667_0 : 64'h0;
  assign T_688 = addr >= 16'h4000;
  assign T_690 = T_658 == 1'h0;
  assign T_691 = T_690 & T_688;
  assign T_699_0 = 3'h0;
  assign T_699_1 = 3'h4;
  assign T_717_0 = 3'h0;
  assign T_717_1 = 3'h4;
  assign T_729 = acq_io_deq_bits_a_type == 3'h4;
  assign T_730 = acq_io_deq_bits_is_builtin_type & T_729;
  assign T_749 = acq_io_deq_bits_a_type == 3'h3;
  assign T_750 = acq_io_deq_bits_is_builtin_type & T_749;
  assign T_752 = acq_io_deq_bits_a_type == 3'h2;
  assign T_753 = acq_io_deq_bits_is_builtin_type & T_752;
  assign T_754 = T_750 | T_753;
  assign T_755 = acq_io_deq_bits_union[8:1];
  assign T_757 = T_754 ? T_755 : 8'h0;
  assign T_758 = T_730 ? 8'hff : T_757;
  assign T_759 = T_758[0];
  assign T_760 = T_758[1];
  assign T_761 = T_758[2];
  assign T_762 = T_758[3];
  assign T_763 = T_758[4];
  assign T_764 = T_758[5];
  assign T_765 = T_758[6];
  assign T_766 = T_758[7];
  assign T_770 = T_759 ? 8'hff : 8'h0;
  assign T_774 = T_760 ? 8'hff : 8'h0;
  assign T_778 = T_761 ? 8'hff : 8'h0;
  assign T_782 = T_762 ? 8'hff : 8'h0;
  assign T_786 = T_763 ? 8'hff : 8'h0;
  assign T_790 = T_764 ? 8'hff : 8'h0;
  assign T_794 = T_765 ? 8'hff : 8'h0;
  assign T_798 = T_766 ? 8'hff : 8'h0;
  assign T_799 = {T_774,T_770};
  assign T_800 = {T_782,T_778};
  assign T_801 = {T_800,T_799};
  assign T_802 = {T_790,T_786};
  assign T_803 = {T_798,T_794};
  assign T_804 = {T_803,T_802};
  assign T_805 = {T_804,T_801};
  assign T_806 = acq_io_deq_bits_data & T_805;
  assign T_885 = ~ T_805;
  assign T_886 = timecmp_0 & T_885;
  assign T_887 = T_806 | T_886;
  assign GEN_5 = T_753 ? T_887 : timecmp_0;
  assign GEN_10 = T_691 ? GEN_5 : timecmp_0;
  assign GEN_11 = T_691 ? timecmp_0 : GEN_4;
  assign T_899 = T_688 == 1'h0;
  assign T_900 = T_690 & T_899;
  assign T_908_0 = 3'h0;
  assign T_908_1 = 3'h4;
  assign T_926_0 = 3'h0;
  assign T_926_1 = 3'h4;
  assign GEN_19 = {{32'd0}, ipi_0};
  assign T_1095 = GEN_19 & T_885;
  assign T_1096 = T_806 | T_1095;
  assign GEN_12 = T_753 ? T_1096 : {{32'd0}, ipi_0};
  assign T_1107 = GEN_19 & 64'h100000001;
  assign GEN_17 = T_900 ? GEN_12 : {{32'd0}, ipi_0};
  assign GEN_18 = T_900 ? T_1107 : GEN_11;
  assign T_1108 = ipi_0[0];
  assign T_1109 = time$ >= timecmp_0;
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifndef verilator
      #0.002;
    `endif
  `ifdef RANDOMIZE
  GEN_2 = {2{$random}};
  timecmp_0 = GEN_2[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_3 = {2{$random}};
  time$ = GEN_3[63:0];
  `endif
  `ifdef RANDOMIZE
  GEN_6 = {1{$random}};
  ipi_0 = GEN_6[31:0];
  `endif
  `ifdef RANDOMIZE
  GEN_7 = {1{$random}};
  GEN_1 = GEN_7[0:0];
  `endif
  end
`endif
  always @(posedge clk) begin
    if(1'h0) begin
    end else begin
      if(T_691) begin
        if(T_753) begin
          timecmp_0 <= T_887;
        end
      end
    end
    if(reset) begin
      time$ <= 64'h0;
    end else begin
      if(io_rtcTick) begin
        time$ <= T_526;
      end
    end
    if(reset) begin
      ipi_0 <= T_533_0;
    end else begin
      ipi_0 <= GEN_17[31:0];
    end
  end
endmodule
module ROMSlave(
  input   clk,
  input   reset,
  output  io_acquire_ready,
  input   io_acquire_valid,
  input  [25:0] io_acquire_bits_addr_block,
  input  [1:0] io_acquire_bits_client_xact_id,
  input  [2:0] io_acquire_bits_addr_beat,
  input   io_acquire_bits_is_builtin_type,
  input  [2:0] io_acquire_bits_a_type,
  input  [11:0] io_acquire_bits_union,
  input  [63:0] io_acquire_bits_data,
  input   io_grant_ready,
  output  io_grant_valid,
  output [2:0] io_grant_bits_addr_beat,
  output [1:0] io_grant_bits_client_xact_id,
  output  io_grant_bits_manager_xact_id,
  output  io_grant_bits_is_builtin_type,
  output [3:0] io_grant_bits_g_type,
  output [63:0] io_grant_bits_data
);
  wire  acq_clk;
  wire  acq_reset;
  wire  acq_io_enq_ready;
  wire  acq_io_enq_valid;
  wire [25:0] acq_io_enq_bits_addr_block;
  wire [1:0] acq_io_enq_bits_client_xact_id;
  wire [2:0] acq_io_enq_bits_addr_beat;
  wire  acq_io_enq_bits_is_builtin_type;
  wire [2:0] acq_io_enq_bits_a_type;
  wire [11:0] acq_io_enq_bits_union;
  wire [63:0] acq_io_enq_bits_data;
  wire  acq_io_deq_ready;
  wire  acq_io_deq_valid;
  wire [25:0] acq_io_deq_bits_addr_block;
  wire [1:0] acq_io_deq_bits_client_xact_id;
  wire [2:0] acq_io_deq_bits_addr_beat;
  wire  acq_io_deq_bits_is_builtin_type;
  wire [2:0] acq_io_deq_bits_a_type;
  wire [11:0] acq_io_deq_bits_union;
  wire [63:0] acq_io_deq_bits_data;
  wire  acq_io_count;
  wire  T_446;
  wire  single_beat;
  wire  T_448;
  wire  multi_beat;
  wire  T_450;
  wire  T_451;
  wire  T_452;
  wire  T_453;
  wire  T_455;
  reg [2:0] addr_beat;
  reg [31:0] GEN_67;
  wire  T_457;
  wire [3:0] T_459;
  wire [2:0] T_460;
  wire [2:0] GEN_1;
  wire  T_461;
  wire [2:0] GEN_2;
  wire [63:0] rom_0;
  wire [63:0] rom_1;
  wire [63:0] rom_2;
  wire [63:0] rom_3;
  wire [63:0] rom_4;
  wire [63:0] rom_5;
  wire [63:0] rom_6;
  wire [63:0] rom_7;
  wire [63:0] rom_8;
  wire [63:0] rom_9;
  wire [63:0] rom_10;
  wire [63:0] rom_11;
  wire [63:0] rom_12;
  wire [63:0] rom_13;
  wire [63:0] rom_14;
  wire [63:0] rom_15;
  wire [63:0] rom_16;
  wire [63:0] rom_17;
  wire [63:0] rom_18;
  wire [63:0] rom_19;
  wire [63:0] rom_20;
  wire [63:0] rom_21;
  wire [63:0] rom_22;
  wire [63:0] rom_23;
  wire [63:0] rom_24;
  wire [63:0] rom_25;
  wire [63:0] rom_26;
  wire [63:0] rom_27;
  wire [63:0] rom_28;
  wire [63:0] rom_29;
  wire [63:0] rom_30;
  wire [63:0] rom_31;
  wire [63:0] rom_32;
  wire [63:0] rom_33;
  wire [63:0] rom_34;
  wire [63:0] rom_35;
  wire [63:0] rom_36;
  wire [63:0] rom_37;
  wire [63:0] rom_38;
  wire [63:0] rom_39;
  wire [63:0] rom_40;
  wire [63:0] rom_41;
  wire [63:0] rom_42;
  wire [63:0] rom_43;
  wire [63:0] rom_44;
  wire [63:0] rom_45;
  wire [63:0] rom_46;
  wire [63:0] rom_47;
  wire [63:0] rom_48;
  wire [63:0] rom_49;
  wire [63:0] rom_50;
  wire [63:0] rom_51;
  wire [63:0] rom_52;
  wire [63:0] rom_53;
  wire [63:0] rom_54;
  wire [63:0] rom_55;
  wire [63:0] rom_56;
  wire [63:0] rom_57;
  wire [63:0] rom_58;
  wire [63:0] rom_59;
  wire [63:0] rom_60;
  wire [63:0] rom_61;
  wire [63:0] rom_62;
  wire [63:0] rom_63;
  wire [63:0] rom_64;
  wire [28:0] raddr;
  wire [6:0] T_533;
  wire  T_535;
  wire  T_537;
  wire  last;
  wire  T_538;
  wire  T_555;
  wire [2:0] T_556;
  wire  T_557;
  wire [2:0] T_558;
  wire  T_559;
  wire [2:0] T_560;
  wire  T_561;
  wire [2:0] T_562;
  wire  T_563;
  wire [2:0] T_564;
  wire  T_565;
  wire [2:0] T_566;
  wire  T_567;
  wire [2:0] T_568;
  wire [2:0] T_592_addr_beat;
  wire [1:0] T_592_client_xact_id;
  wire  T_592_manager_xact_id;
  wire  T_592_is_builtin_type;
  wire [3:0] T_592_g_type;
  wire [63:0] T_592_data;
  wire [63:0] GEN_0;
  wire [63:0] GEN_3;
  wire [63:0] GEN_4;
  wire [63:0] GEN_5;
  wire [63:0] GEN_6;
  wire [63:0] GEN_7;
  wire [63:0] GEN_8;
  wire [63:0] GEN_9;
  wire [63:0] GEN_10;
  wire [63:0] GEN_11;
  wire [63:0] GEN_12;
  wire [63:0] GEN_13;
  wire [63:0] GEN_14;
  wire [63:0] GEN_15;
  wire [63:0] GEN_16;
  wire [63:0] GEN_17;
  wire [63:0] GEN_18;
  wire [63:0] GEN_19;
  wire [63:0] GEN_20;
  wire [63:0] GEN_21;
  wire [63:0] GEN_22;
  wire [63:0] GEN_23;
  wire [63:0] GEN_24;
  wire [63:0] GEN_25;
  wire [63:0] GEN_26;
  wire [63:0] GEN_27;
  wire [63:0] GEN_28;
  wire [63:0] GEN_29;
  wire [63:0] GEN_30;
  wire [63:0] GEN_31;
  wire [63:0] GEN_32;
  wire [63:0] GEN_33;
  wire [63:0] GEN_34;
  wire [63:0] GEN_35;
  wire [63:0] GEN_36;
  wire [63:0] GEN_37;
  wire [63:0] GEN_38;
  wire [63:0] GEN_39;
  wire [63:0] GEN_40;
  wire [63:0] GEN_41;
  wire [63:0] GEN_42;
  wire [63:0] GEN_43;
  wire [63:0] GEN_44;
  wire [63:0] GEN_45;
  wire [63:0] GEN_46;
  wire [63:0] GEN_47;
  wire [63:0] GEN_48;
  wire [63:0] GEN_49;
  wire [63:0] GEN_50;
  wire [63:0] GEN_51;
  wire [63:0] GEN_52;
  wire [63:0] GEN_53;
  wire [63:0] GEN_54;
  wire [63:0] GEN_55;
  wire [63:0] GEN_56;
  wire [63:0] GEN_57;
  wire [63:0] GEN_58;
  wire [63:0] GEN_59;
  wire [63:0] GEN_60;
  wire [63:0] GEN_61;
  wire [63:0] GEN_62;
  wire [63:0] GEN_63;
  wire [63:0] GEN_64;
  wire [63:0] GEN_65;
  wire [63:0] GEN_66;
  Queue_21 acq (
    .clk(acq_clk),
    .reset(acq_reset),
    .io_enq_ready(acq_io_enq_ready),
    .io_enq_valid(acq_io_enq_valid),
    .io_enq_bits_addr_block(acq_io_enq_bits_addr_block),
    .io_enq_bits_client_xact_id(acq_io_enq_bits_client_xact_id),
    .io_enq_bits_addr_beat(acq_io_enq_bits_addr_beat),
    .io_enq_bits_is_builtin_type(acq_io_enq_bits_is_builtin_type),
    .io_enq_bits_a_type(acq_io_enq_bits_a_type),
    .io_enq_bits_union(acq_io_enq_bits_union),
    .io_enq_bits_data(acq_io_enq_bits_data),
    .io_deq_ready(acq_io_deq_ready),
    .io_deq_valid(acq_io_deq_valid),
    .io_deq_bits_addr_block(acq_io_deq_bits_addr_block),
    .io_deq_bits_client_xact_id(acq_io_deq_bits_client_xact_id),
    .io_deq_bits_addr_beat(acq_io_deq_bits_addr_beat),
    .io_deq_bits_is_builtin_type(acq_io_deq_bits_is_builtin_type),
    .io_deq_bits_a_type(acq_io_deq_bits_a_type),
    .io_deq_bits_union(acq_io_deq_bits_union),
    .io_deq_bits_data(acq_io_deq_bits_data),
    .io_count(acq_io_count)
  );
  assign io_acquire_ready = acq_io_enq_ready;
  assign io_grant_valid = acq_io_deq_valid;
  assign io_grant_bits_addr_beat = T_592_addr_beat;
  assign io_grant_bits_client_xact_id = T_592_client_xact_id;
  assign io_grant_bits_manager_xact_id = T_592_manager_xact_id;
  assign io_grant_bits_is_builtin_type = T_592_is_builtin_type;
  assign io_grant_bits_g_type = T_592_g_type;
  assign io_grant_bits_data = T_592_data;
  assign acq_clk = clk;
  assign acq_reset = reset;
  assign acq_io_enq_valid = io_acquire_valid;
  assign acq_io_enq_bits_addr_block = io_acquire_bits_addr_block;
  assign acq_io_enq_bits_client_xact_id = io_acquire_bits_client_xact_id;
  assign acq_io_enq_bits_addr_beat = io_acquire_bits_addr_beat;
  assign acq_io_enq_bits_is_builtin_type = io_acquire_bits_is_builtin_type;
  assign acq_io_enq_bits_a_type = io_acquire_bits_a_type;
  assign acq_io_enq_bits_union = io_acquire_bits_union;
  assign acq_io_enq_bits_data = io_acquire_bits_data;
  assign acq_io_deq_ready = T_538;
  assign T_446 = acq_io_deq_bits_a_type == 3'h0;
  assign single_beat = acq_io_deq_bits_is_builtin_type & T_446;
  assign T_448 = acq_io_deq_bits_a_type == 3'h1;
  assign multi_beat = acq_io_deq_bits_is_builtin_type & T_448;
  assign T_450 = acq_io_deq_valid == 1'h0;
  assign T_451 = T_450 | single_beat;
  assign T_452 = T_451 | multi_beat;
  assign T_453 = T_452 | reset;
  assign T_455 = T_453 == 1'h0;
  assign T_457 = io_grant_ready & io_grant_valid;
  assign T_459 = addr_beat + 3'h1;
  assign T_460 = T_459[2:0];
  assign GEN_1 = T_457 ? T_460 : addr_beat;
  assign T_461 = io_acquire_ready & io_acquire_valid;
  assign GEN_2 = T_461 ? io_acquire_bits_addr_beat : GEN_1;
  assign rom_0 = 64'h6f;
  assign rom_1 = 64'h102000000000;
  assign rom_2 = 64'h0;
  assign rom_3 = 64'h0;
  assign rom_4 = 64'h200a7b2063696c70;
  assign rom_5 = 64'h7469726f69727020;
  assign rom_6 = 64'h3030303478302079;
  assign rom_7 = 64'h20200a3b30303030;
  assign rom_8 = 64'h20676e69646e6570;
  assign rom_9 = 64'h3031303030347830;
  assign rom_10 = 64'h646e20200a3b3030;
  assign rom_11 = 64'h7d0a3b3220737665;
  assign rom_12 = 64'ha7b206374720a3b;
  assign rom_13 = 64'h3020726464612020;
  assign rom_14 = 64'h6666623030343478;
  assign rom_15 = 64'h61720a3b7d0a3b38;
  assign rom_16 = 64'h203020200a7b206d;
  assign rom_17 = 64'h6461202020200a7b;
  assign rom_18 = 64'h3030387830207264;
  assign rom_19 = 64'h200a3b3030303030;
  assign rom_20 = 64'h20657a6973202020;
  assign rom_21 = 64'h3030303030317830;
  assign rom_22 = 64'h3b7d20200a3b3030;
  assign rom_23 = 64'h65726f630a3b7d0a;
  assign rom_24 = 64'h7b203020200a7b20;
  assign rom_25 = 64'h7b2030202020200a;
  assign rom_26 = 64'h692020202020200a;
  assign rom_27 = 64'h6934367672206173;
  assign rom_28 = 64'h20200a3b6466616d;
  assign rom_29 = 64'h656d697420202020;
  assign rom_30 = 64'h3434783020706d63;
  assign rom_31 = 64'ha3b303030343030;
  assign rom_32 = 64'h7069202020202020;
  assign rom_33 = 64'h3030343478302069;
  assign rom_34 = 64'h20200a3b30303030;
  assign rom_35 = 64'h63696c7020202020;
  assign rom_36 = 64'h20202020200a7b20;
  assign rom_37 = 64'h200a7b206d202020;
  assign rom_38 = 64'h2020202020202020;
  assign rom_39 = 64'h3030347830206569;
  assign rom_40 = 64'h200a3b3030303230;
  assign rom_41 = 64'h2020202020202020;
  assign rom_42 = 64'h3020687365726874;
  assign rom_43 = 64'h3030303032303478;
  assign rom_44 = 64'h20202020200a3b30;
  assign rom_45 = 64'h69616c6320202020;
  assign rom_46 = 64'h303230347830206d;
  assign rom_47 = 64'h20200a3b34303030;
  assign rom_48 = 64'h3b7d202020202020;
  assign rom_49 = 64'h202020202020200a;
  assign rom_50 = 64'h2020200a7b207320;
  assign rom_51 = 64'h6569202020202020;
  assign rom_52 = 64'h3230303034783020;
  assign rom_53 = 64'h2020200a3b303830;
  assign rom_54 = 64'h6874202020202020;
  assign rom_55 = 64'h3478302068736572;
  assign rom_56 = 64'h3b30303031303230;
  assign rom_57 = 64'h202020202020200a;
  assign rom_58 = 64'h206d69616c632020;
  assign rom_59 = 64'h3031303230347830;
  assign rom_60 = 64'h202020200a3b3430;
  assign rom_61 = 64'h200a3b7d20202020;
  assign rom_62 = 64'ha3b7d2020202020;
  assign rom_63 = 64'h200a3b7d20202020;
  assign rom_64 = 64'ha3b7d0a3b7d20;
  assign raddr = {acq_io_deq_bits_addr_block,addr_beat};
  assign T_533 = raddr[6:0];
  assign T_535 = multi_beat == 1'h0;
  assign T_537 = addr_beat == 3'h7;
  assign last = T_535 | T_537;
  assign T_538 = io_grant_ready & last;
  assign T_555 = 3'h6 == acq_io_deq_bits_a_type;
  assign T_556 = T_555 ? 3'h1 : 3'h3;
  assign T_557 = 3'h5 == acq_io_deq_bits_a_type;
  assign T_558 = T_557 ? 3'h1 : T_556;
  assign T_559 = 3'h4 == acq_io_deq_bits_a_type;
  assign T_560 = T_559 ? 3'h4 : T_558;
  assign T_561 = 3'h3 == acq_io_deq_bits_a_type;
  assign T_562 = T_561 ? 3'h3 : T_560;
  assign T_563 = 3'h2 == acq_io_deq_bits_a_type;
  assign T_564 = T_563 ? 3'h3 : T_562;
  assign T_565 = 3'h1 == acq_io_deq_bits_a_type;
  assign T_566 = T_565 ? 3'h5 : T_564;
  assign T_567 = 3'h0 == acq_io_deq_bits_a_type;
  assign T_568 = T_567 ? 3'h4 : T_566;
  assign T_592_addr_beat = addr_beat;
  assign T_592_client_xact_id = acq_io_deq_bits_client_xact_id;
  assign T_592_manager_xact_id = 1'h0;
  assign T_592_is_builtin_type = 1'h1;
  assign T_592_g_type = {{1'd0}, T_568};
  assign T_592_data = GEN_0;
  assign GEN_0 = GEN_66;
  assign GEN_3 = 7'h1 == T_533 ? rom_1 : rom_0;
  assign GEN_4 = 7'h2 == T_533 ? rom_2 : GEN_3;
  assign GEN_5 = 7'h3 == T_533 ? rom_3 : GEN_4;
  assign GEN_6 = 7'h4 == T_533 ? rom_4 : GEN_5;
  assign GEN_7 = 7'h5 == T_533 ? rom_5 : GEN_6;
  assign GEN_8 = 7'h6 == T_533 ? rom_6 : GEN_7;
  assign GEN_9 = 7'h7 == T_533 ? rom_7 : GEN_8;
  assign GEN_10 = 7'h8 == T_533 ? rom_8 : GEN_9;
  assign GEN_11 = 7'h9 == T_533 ? rom_9 : GEN_10;
  assign GEN_12 = 7'ha == T_533 ? rom_10 : GEN_11;
  assign GEN_13 = 7'hb == T_533 ? rom_11 : GEN_12;
  assign GEN_14 = 7'hc == T_533 ? rom_12 : GEN_13;
  assign GEN_15 = 7'hd == T_533 ? rom_13 : GEN_14;
  assign GEN_16 = 7'he == T_533 ? rom_14 : GEN_15;
  assign GEN_17 = 7'hf == T_533 ? rom_15 : GEN_16;
  assign GEN_18 = 7'h10 == T_533 ? rom_16 : GEN_17;
  assign GEN_19 = 7'h11 == T_533 ? rom_17 : GEN_18;
  assign GEN_20 = 7'h12 == T_533 ? rom_18 : GEN_19;
  assign GEN_21 = 7'h13 == T_533 ? rom_19 : GEN_20;
  assign GEN_22 = 7'h14 == T_533 ? rom_20 : GEN_21;
  assign GEN_23 = 7'h15 == T_533 ? rom_21 : GEN_22;
  assign GEN_24 = 7'h16 == T_533 ? rom_22 : GEN_23;
  assign GEN_25 = 7'h17 == T_533 ? rom_23 : GEN_24;
  assign GEN_26 = 7'h18 == T_533 ? rom_24 : GEN_25;
  assign GEN_27 = 7'h19 == T_533 ? rom_25 : GEN_26;
  assign GEN_28 = 7'h1a == T_533 ? rom_26 : GEN_27;
  assign GEN_29 = 7'h1b == T_533 ? rom_27 : GEN_28;
  assign GEN_30 = 7'h1c == T_533 ? rom_28 : GEN_29;
  assign GEN_31 = 7'h1d == T_533 ? rom_29 : GEN_30;
  assign GEN_32 = 7'h1e == T_533 ? rom_30 : GEN_31;
  assign GEN_33 = 7'h1f == T_533 ? rom_31 : GEN_32;
  assign GEN_34 = 7'h20 == T_533 ? rom_32 : GEN_33;
  assign GEN_35 = 7'h21 == T_533 ? rom_33 : GEN_34;
  assign GEN_36 = 7'h22 == T_533 ? rom_34 : GEN_35;
  assign GEN_37 = 7'h23 == T_533 ? rom_35 : GEN_36;
  assign GEN_38 = 7'h24 == T_533 ? rom_36 : GEN_37;
  assign GEN_39 = 7'h25 == T_533 ? rom_37 : GEN_38;
  assign GEN_40 = 7'h26 == T_533 ? rom_38 : GEN_39;
  assign GEN_41 = 7'h27 == T_533 ? rom_39 : GEN_40;
  assign GEN_42 = 7'h28 == T_533 ? rom_40 : GEN_41;
  assign GEN_43 = 7'h29 == T_533 ? rom_41 : GEN_42;
  assign GEN_44 = 7'h2a == T_533 ? rom_42 : GEN_43;
  assign GEN_45 = 7'h2b == T_533 ? rom_43 : GEN_44;
  assign GEN_46 = 7'h2c == T_533 ? rom_44 : GEN_45;
  assign GEN_47 = 7'h2d == T_533 ? rom_45 : GEN_46;
  assign GEN_48 = 7'h2e == T_533 ? rom_46 : GEN_47;
  assign GEN_49 = 7'h2f == T_533 ? rom_47 : GEN_48;
  assign GEN_50 = 7'h30 == T_533 ? rom_48 : GEN_49;
  assign GEN_51 = 7'h31 == T_533 ? rom_49 : GEN_50;
  assign GEN_52 = 7'h32 == T_533 ? rom_50 : GEN_51;
  assign GEN_53 = 7'h33 == T_533 ? rom_51 : GEN_52;
  assign GEN_54 = 7'h34 == T_533 ? rom_52 : GEN_53;
  assign GEN_55 = 7'h35 == T_533 ? rom_53 : GEN_54;
  assign GEN_56 = 7'h36 == T_533 ? rom_54 : GEN_55;
  assign GEN_57 = 7'h37 == T_533 ? rom_55 : GEN_56;
  assign GEN_58 = 7'h38 == T_533 ? rom_56 : GEN_57;
  assign GEN_59 = 7'h39 == T_533 ? rom_57 : GEN_58;
  assign GEN_60 = 7'h3a == T_533 ? rom_58 : GEN_59;
  assign GEN_61 = 7'h3b == T_533 ? rom_59 : GEN_60;
  assign GEN_62 = 7'h3c == T_533 ? rom_60 : GEN_61;
  assign GEN_63 = 7'h3d == T_533 ? rom_61 : GEN_62;
  assign GEN_64 = 7'h3e == T_533 ? rom_62 : GEN_63;
  assign GEN_65 = 7'h3f == T_533 ? rom_63 : GEN_64;
  assign GEN_66 = 7'h40 == T_533 ? rom_64 : GEN_65;
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifndef verilator
      #0.002;
    `endif
  `ifdef RANDOMIZE
  GEN_67 = {1{$random}};
  addr_beat = GEN_67[2:0];
  `endif
  end
`endif
  always @(posedge clk) begin
    if(1'h0) begin
    end else begin
      if(T_461) begin
        addr_beat <= io_acquire_bits_addr_beat;
      end else begin
        if(T_457) begin
          addr_beat <= T_460;
        end
      end
    end
    `ifndef SYNTHESIS
    `ifdef PRINTF_COND
      if (`PRINTF_COND) begin
    `endif
        if (T_455) begin
          $fwrite(32'h80000002,"Assertion failed: unsupported ROMSlave operation\n    at Rom.scala:17 assert(!acq.valid || single_beat || multi_beat, \"unsupported ROMSlave operation\")\n");
        end
    `ifdef PRINTF_COND
      end
    `endif
    `endif
    `ifndef SYNTHESIS
    `ifdef STOP_COND
      if (`STOP_COND) begin
    `endif
        if (T_455) begin
          $fatal;
        end
    `ifdef STOP_COND
      end
    `endif
    `endif
  end
endmodule
module Uncore(
  input   clk,
  input   reset,
  input   io_mem_axi_0_aw_ready,
  output  io_mem_axi_0_aw_valid,
  output [31:0] io_mem_axi_0_aw_bits_addr,
  output [7:0] io_mem_axi_0_aw_bits_len,
  output [2:0] io_mem_axi_0_aw_bits_size,
  output [1:0] io_mem_axi_0_aw_bits_burst,
  output  io_mem_axi_0_aw_bits_lock,
  output [3:0] io_mem_axi_0_aw_bits_cache,
  output [2:0] io_mem_axi_0_aw_bits_prot,
  output [3:0] io_mem_axi_0_aw_bits_qos,
  output [3:0] io_mem_axi_0_aw_bits_region,
  output [4:0] io_mem_axi_0_aw_bits_id,
  output  io_mem_axi_0_aw_bits_user,
  input   io_mem_axi_0_w_ready,
  output  io_mem_axi_0_w_valid,
  output [63:0] io_mem_axi_0_w_bits_data,
  output  io_mem_axi_0_w_bits_last,
  output [4:0] io_mem_axi_0_w_bits_id,
  output [7:0] io_mem_axi_0_w_bits_strb,
  output  io_mem_axi_0_w_bits_user,
  output  io_mem_axi_0_b_ready,
  input   io_mem_axi_0_b_valid,
  input  [1:0] io_mem_axi_0_b_bits_resp,
  input  [4:0] io_mem_axi_0_b_bits_id,
  input   io_mem_axi_0_b_bits_user,
  input   io_mem_axi_0_ar_ready,
  output  io_mem_axi_0_ar_valid,
  output [31:0] io_mem_axi_0_ar_bits_addr,
  output [7:0] io_mem_axi_0_ar_bits_len,
  output [2:0] io_mem_axi_0_ar_bits_size,
  output [1:0] io_mem_axi_0_ar_bits_burst,
  output  io_mem_axi_0_ar_bits_lock,
  output [3:0] io_mem_axi_0_ar_bits_cache,
  output [2:0] io_mem_axi_0_ar_bits_prot,
  output [3:0] io_mem_axi_0_ar_bits_qos,
  output [3:0] io_mem_axi_0_ar_bits_region,
  output [4:0] io_mem_axi_0_ar_bits_id,
  output  io_mem_axi_0_ar_bits_user,
  output  io_mem_axi_0_r_ready,
  input   io_mem_axi_0_r_valid,
  input  [1:0] io_mem_axi_0_r_bits_resp,
  input  [63:0] io_mem_axi_0_r_bits_data,
  input   io_mem_axi_0_r_bits_last,
  input  [4:0] io_mem_axi_0_r_bits_id,
  input   io_mem_axi_0_r_bits_user,
  output  io_tiles_cached_0_acquire_ready,
  input   io_tiles_cached_0_acquire_valid,
  input  [25:0] io_tiles_cached_0_acquire_bits_addr_block,
  input   io_tiles_cached_0_acquire_bits_client_xact_id,
  input  [2:0] io_tiles_cached_0_acquire_bits_addr_beat,
  input   io_tiles_cached_0_acquire_bits_is_builtin_type,
  input  [2:0] io_tiles_cached_0_acquire_bits_a_type,
  input  [11:0] io_tiles_cached_0_acquire_bits_union,
  input  [63:0] io_tiles_cached_0_acquire_bits_data,
  input   io_tiles_cached_0_probe_ready,
  output  io_tiles_cached_0_probe_valid,
  output [25:0] io_tiles_cached_0_probe_bits_addr_block,
  output [1:0] io_tiles_cached_0_probe_bits_p_type,
  output  io_tiles_cached_0_release_ready,
  input   io_tiles_cached_0_release_valid,
  input  [2:0] io_tiles_cached_0_release_bits_addr_beat,
  input  [25:0] io_tiles_cached_0_release_bits_addr_block,
  input   io_tiles_cached_0_release_bits_client_xact_id,
  input   io_tiles_cached_0_release_bits_voluntary,
  input  [2:0] io_tiles_cached_0_release_bits_r_type,
  input  [63:0] io_tiles_cached_0_release_bits_data,
  input   io_tiles_cached_0_grant_ready,
  output  io_tiles_cached_0_grant_valid,
  output [2:0] io_tiles_cached_0_grant_bits_addr_beat,
  output  io_tiles_cached_0_grant_bits_client_xact_id,
  output [3:0] io_tiles_cached_0_grant_bits_manager_xact_id,
  output  io_tiles_cached_0_grant_bits_is_builtin_type,
  output [3:0] io_tiles_cached_0_grant_bits_g_type,
  output [63:0] io_tiles_cached_0_grant_bits_data,
  output  io_tiles_cached_0_grant_bits_manager_id,
  output  io_tiles_cached_0_finish_ready,
  input   io_tiles_cached_0_finish_valid,
  input  [3:0] io_tiles_cached_0_finish_bits_manager_xact_id,
  input   io_tiles_cached_0_finish_bits_manager_id,
  output  io_tiles_uncached_0_acquire_ready,
  input   io_tiles_uncached_0_acquire_valid,
  input  [25:0] io_tiles_uncached_0_acquire_bits_addr_block,
  input   io_tiles_uncached_0_acquire_bits_client_xact_id,
  input  [2:0] io_tiles_uncached_0_acquire_bits_addr_beat,
  input   io_tiles_uncached_0_acquire_bits_is_builtin_type,
  input  [2:0] io_tiles_uncached_0_acquire_bits_a_type,
  input  [11:0] io_tiles_uncached_0_acquire_bits_union,
  input  [63:0] io_tiles_uncached_0_acquire_bits_data,
  input   io_tiles_uncached_0_grant_ready,
  output  io_tiles_uncached_0_grant_valid,
  output [2:0] io_tiles_uncached_0_grant_bits_addr_beat,
  output  io_tiles_uncached_0_grant_bits_client_xact_id,
  output [3:0] io_tiles_uncached_0_grant_bits_manager_xact_id,
  output  io_tiles_uncached_0_grant_bits_is_builtin_type,
  output [3:0] io_tiles_uncached_0_grant_bits_g_type,
  output [63:0] io_tiles_uncached_0_grant_bits_data,
  output  io_prci_0_reset,
  output  io_prci_0_id,
  output  io_prci_0_interrupts_meip,
  output  io_prci_0_interrupts_seip,
  output  io_prci_0_interrupts_debug,
  output  io_prci_0_interrupts_mtip,
  output  io_prci_0_interrupts_msip,
  input   io_interrupts_0,
  input   io_interrupts_1,
  output  io_debugBus_req_ready,
  input   io_debugBus_req_valid,
  input  [4:0] io_debugBus_req_bits_addr,
  input  [1:0] io_debugBus_req_bits_op,
  input  [33:0] io_debugBus_req_bits_data,
  input   io_debugBus_resp_ready,
  output  io_debugBus_resp_valid,
  output [1:0] io_debugBus_resp_bits_resp,
  output [33:0] io_debugBus_resp_bits_data
);
  wire  outmemsys_clk;
  wire  outmemsys_reset;
  wire  outmemsys_io_tiles_cached_0_acquire_ready;
  wire  outmemsys_io_tiles_cached_0_acquire_valid;
  wire [25:0] outmemsys_io_tiles_cached_0_acquire_bits_addr_block;
  wire  outmemsys_io_tiles_cached_0_acquire_bits_client_xact_id;
  wire [2:0] outmemsys_io_tiles_cached_0_acquire_bits_addr_beat;
  wire  outmemsys_io_tiles_cached_0_acquire_bits_is_builtin_type;
  wire [2:0] outmemsys_io_tiles_cached_0_acquire_bits_a_type;
  wire [11:0] outmemsys_io_tiles_cached_0_acquire_bits_union;
  wire [63:0] outmemsys_io_tiles_cached_0_acquire_bits_data;
  wire  outmemsys_io_tiles_cached_0_probe_ready;
  wire  outmemsys_io_tiles_cached_0_probe_valid;
  wire [25:0] outmemsys_io_tiles_cached_0_probe_bits_addr_block;
  wire [1:0] outmemsys_io_tiles_cached_0_probe_bits_p_type;
  wire  outmemsys_io_tiles_cached_0_release_ready;
  wire  outmemsys_io_tiles_cached_0_release_valid;
  wire [2:0] outmemsys_io_tiles_cached_0_release_bits_addr_beat;
  wire [25:0] outmemsys_io_tiles_cached_0_release_bits_addr_block;
  wire  outmemsys_io_tiles_cached_0_release_bits_client_xact_id;
  wire  outmemsys_io_tiles_cached_0_release_bits_voluntary;
  wire [2:0] outmemsys_io_tiles_cached_0_release_bits_r_type;
  wire [63:0] outmemsys_io_tiles_cached_0_release_bits_data;
  wire  outmemsys_io_tiles_cached_0_grant_ready;
  wire  outmemsys_io_tiles_cached_0_grant_valid;
  wire [2:0] outmemsys_io_tiles_cached_0_grant_bits_addr_beat;
  wire  outmemsys_io_tiles_cached_0_grant_bits_client_xact_id;
  wire [3:0] outmemsys_io_tiles_cached_0_grant_bits_manager_xact_id;
  wire  outmemsys_io_tiles_cached_0_grant_bits_is_builtin_type;
  wire [3:0] outmemsys_io_tiles_cached_0_grant_bits_g_type;
  wire [63:0] outmemsys_io_tiles_cached_0_grant_bits_data;
  wire  outmemsys_io_tiles_cached_0_grant_bits_manager_id;
  wire  outmemsys_io_tiles_cached_0_finish_ready;
  wire  outmemsys_io_tiles_cached_0_finish_valid;
  wire [3:0] outmemsys_io_tiles_cached_0_finish_bits_manager_xact_id;
  wire  outmemsys_io_tiles_cached_0_finish_bits_manager_id;
  wire  outmemsys_io_tiles_uncached_0_acquire_ready;
  wire  outmemsys_io_tiles_uncached_0_acquire_valid;
  wire [25:0] outmemsys_io_tiles_uncached_0_acquire_bits_addr_block;
  wire  outmemsys_io_tiles_uncached_0_acquire_bits_client_xact_id;
  wire [2:0] outmemsys_io_tiles_uncached_0_acquire_bits_addr_beat;
  wire  outmemsys_io_tiles_uncached_0_acquire_bits_is_builtin_type;
  wire [2:0] outmemsys_io_tiles_uncached_0_acquire_bits_a_type;
  wire [11:0] outmemsys_io_tiles_uncached_0_acquire_bits_union;
  wire [63:0] outmemsys_io_tiles_uncached_0_acquire_bits_data;
  wire  outmemsys_io_tiles_uncached_0_grant_ready;
  wire  outmemsys_io_tiles_uncached_0_grant_valid;
  wire [2:0] outmemsys_io_tiles_uncached_0_grant_bits_addr_beat;
  wire  outmemsys_io_tiles_uncached_0_grant_bits_client_xact_id;
  wire [3:0] outmemsys_io_tiles_uncached_0_grant_bits_manager_xact_id;
  wire  outmemsys_io_tiles_uncached_0_grant_bits_is_builtin_type;
  wire [3:0] outmemsys_io_tiles_uncached_0_grant_bits_g_type;
  wire [63:0] outmemsys_io_tiles_uncached_0_grant_bits_data;
  wire  outmemsys_io_incoherent_0;
  wire  outmemsys_io_mem_axi_0_aw_ready;
  wire  outmemsys_io_mem_axi_0_aw_valid;
  wire [31:0] outmemsys_io_mem_axi_0_aw_bits_addr;
  wire [7:0] outmemsys_io_mem_axi_0_aw_bits_len;
  wire [2:0] outmemsys_io_mem_axi_0_aw_bits_size;
  wire [1:0] outmemsys_io_mem_axi_0_aw_bits_burst;
  wire  outmemsys_io_mem_axi_0_aw_bits_lock;
  wire [3:0] outmemsys_io_mem_axi_0_aw_bits_cache;
  wire [2:0] outmemsys_io_mem_axi_0_aw_bits_prot;
  wire [3:0] outmemsys_io_mem_axi_0_aw_bits_qos;
  wire [3:0] outmemsys_io_mem_axi_0_aw_bits_region;
  wire [4:0] outmemsys_io_mem_axi_0_aw_bits_id;
  wire  outmemsys_io_mem_axi_0_aw_bits_user;
  wire  outmemsys_io_mem_axi_0_w_ready;
  wire  outmemsys_io_mem_axi_0_w_valid;
  wire [63:0] outmemsys_io_mem_axi_0_w_bits_data;
  wire  outmemsys_io_mem_axi_0_w_bits_last;
  wire [4:0] outmemsys_io_mem_axi_0_w_bits_id;
  wire [7:0] outmemsys_io_mem_axi_0_w_bits_strb;
  wire  outmemsys_io_mem_axi_0_w_bits_user;
  wire  outmemsys_io_mem_axi_0_b_ready;
  wire  outmemsys_io_mem_axi_0_b_valid;
  wire [1:0] outmemsys_io_mem_axi_0_b_bits_resp;
  wire [4:0] outmemsys_io_mem_axi_0_b_bits_id;
  wire  outmemsys_io_mem_axi_0_b_bits_user;
  wire  outmemsys_io_mem_axi_0_ar_ready;
  wire  outmemsys_io_mem_axi_0_ar_valid;
  wire [31:0] outmemsys_io_mem_axi_0_ar_bits_addr;
  wire [7:0] outmemsys_io_mem_axi_0_ar_bits_len;
  wire [2:0] outmemsys_io_mem_axi_0_ar_bits_size;
  wire [1:0] outmemsys_io_mem_axi_0_ar_bits_burst;
  wire  outmemsys_io_mem_axi_0_ar_bits_lock;
  wire [3:0] outmemsys_io_mem_axi_0_ar_bits_cache;
  wire [2:0] outmemsys_io_mem_axi_0_ar_bits_prot;
  wire [3:0] outmemsys_io_mem_axi_0_ar_bits_qos;
  wire [3:0] outmemsys_io_mem_axi_0_ar_bits_region;
  wire [4:0] outmemsys_io_mem_axi_0_ar_bits_id;
  wire  outmemsys_io_mem_axi_0_ar_bits_user;
  wire  outmemsys_io_mem_axi_0_r_ready;
  wire  outmemsys_io_mem_axi_0_r_valid;
  wire [1:0] outmemsys_io_mem_axi_0_r_bits_resp;
  wire [63:0] outmemsys_io_mem_axi_0_r_bits_data;
  wire  outmemsys_io_mem_axi_0_r_bits_last;
  wire [4:0] outmemsys_io_mem_axi_0_r_bits_id;
  wire  outmemsys_io_mem_axi_0_r_bits_user;
  wire  outmemsys_io_mmio_acquire_ready;
  wire  outmemsys_io_mmio_acquire_valid;
  wire [25:0] outmemsys_io_mmio_acquire_bits_addr_block;
  wire [1:0] outmemsys_io_mmio_acquire_bits_client_xact_id;
  wire [2:0] outmemsys_io_mmio_acquire_bits_addr_beat;
  wire  outmemsys_io_mmio_acquire_bits_is_builtin_type;
  wire [2:0] outmemsys_io_mmio_acquire_bits_a_type;
  wire [11:0] outmemsys_io_mmio_acquire_bits_union;
  wire [63:0] outmemsys_io_mmio_acquire_bits_data;
  wire  outmemsys_io_mmio_grant_ready;
  wire  outmemsys_io_mmio_grant_valid;
  wire [2:0] outmemsys_io_mmio_grant_bits_addr_beat;
  wire [1:0] outmemsys_io_mmio_grant_bits_client_xact_id;
  wire  outmemsys_io_mmio_grant_bits_manager_xact_id;
  wire  outmemsys_io_mmio_grant_bits_is_builtin_type;
  wire [3:0] outmemsys_io_mmio_grant_bits_g_type;
  wire [63:0] outmemsys_io_mmio_grant_bits_data;
  wire  TileLinkRecursiveInterconnect_2_clk;
  wire  TileLinkRecursiveInterconnect_2_reset;
  wire  TileLinkRecursiveInterconnect_2_io_in_0_acquire_ready;
  wire  TileLinkRecursiveInterconnect_2_io_in_0_acquire_valid;
  wire [25:0] TileLinkRecursiveInterconnect_2_io_in_0_acquire_bits_addr_block;
  wire [1:0] TileLinkRecursiveInterconnect_2_io_in_0_acquire_bits_client_xact_id;
  wire [2:0] TileLinkRecursiveInterconnect_2_io_in_0_acquire_bits_addr_beat;
  wire  TileLinkRecursiveInterconnect_2_io_in_0_acquire_bits_is_builtin_type;
  wire [2:0] TileLinkRecursiveInterconnect_2_io_in_0_acquire_bits_a_type;
  wire [11:0] TileLinkRecursiveInterconnect_2_io_in_0_acquire_bits_union;
  wire [63:0] TileLinkRecursiveInterconnect_2_io_in_0_acquire_bits_data;
  wire  TileLinkRecursiveInterconnect_2_io_in_0_grant_ready;
  wire  TileLinkRecursiveInterconnect_2_io_in_0_grant_valid;
  wire [2:0] TileLinkRecursiveInterconnect_2_io_in_0_grant_bits_addr_beat;
  wire [1:0] TileLinkRecursiveInterconnect_2_io_in_0_grant_bits_client_xact_id;
  wire  TileLinkRecursiveInterconnect_2_io_in_0_grant_bits_manager_xact_id;
  wire  TileLinkRecursiveInterconnect_2_io_in_0_grant_bits_is_builtin_type;
  wire [3:0] TileLinkRecursiveInterconnect_2_io_in_0_grant_bits_g_type;
  wire [63:0] TileLinkRecursiveInterconnect_2_io_in_0_grant_bits_data;
  wire  TileLinkRecursiveInterconnect_2_io_out_0_acquire_ready;
  wire  TileLinkRecursiveInterconnect_2_io_out_0_acquire_valid;
  wire [25:0] TileLinkRecursiveInterconnect_2_io_out_0_acquire_bits_addr_block;
  wire [1:0] TileLinkRecursiveInterconnect_2_io_out_0_acquire_bits_client_xact_id;
  wire [2:0] TileLinkRecursiveInterconnect_2_io_out_0_acquire_bits_addr_beat;
  wire  TileLinkRecursiveInterconnect_2_io_out_0_acquire_bits_is_builtin_type;
  wire [2:0] TileLinkRecursiveInterconnect_2_io_out_0_acquire_bits_a_type;
  wire [11:0] TileLinkRecursiveInterconnect_2_io_out_0_acquire_bits_union;
  wire [63:0] TileLinkRecursiveInterconnect_2_io_out_0_acquire_bits_data;
  wire  TileLinkRecursiveInterconnect_2_io_out_0_grant_ready;
  wire  TileLinkRecursiveInterconnect_2_io_out_0_grant_valid;
  wire [2:0] TileLinkRecursiveInterconnect_2_io_out_0_grant_bits_addr_beat;
  wire [1:0] TileLinkRecursiveInterconnect_2_io_out_0_grant_bits_client_xact_id;
  wire  TileLinkRecursiveInterconnect_2_io_out_0_grant_bits_manager_xact_id;
  wire  TileLinkRecursiveInterconnect_2_io_out_0_grant_bits_is_builtin_type;
  wire [3:0] TileLinkRecursiveInterconnect_2_io_out_0_grant_bits_g_type;
  wire [63:0] TileLinkRecursiveInterconnect_2_io_out_0_grant_bits_data;
  wire  TileLinkRecursiveInterconnect_2_io_out_1_acquire_ready;
  wire  TileLinkRecursiveInterconnect_2_io_out_1_acquire_valid;
  wire [25:0] TileLinkRecursiveInterconnect_2_io_out_1_acquire_bits_addr_block;
  wire [1:0] TileLinkRecursiveInterconnect_2_io_out_1_acquire_bits_client_xact_id;
  wire [2:0] TileLinkRecursiveInterconnect_2_io_out_1_acquire_bits_addr_beat;
  wire  TileLinkRecursiveInterconnect_2_io_out_1_acquire_bits_is_builtin_type;
  wire [2:0] TileLinkRecursiveInterconnect_2_io_out_1_acquire_bits_a_type;
  wire [11:0] TileLinkRecursiveInterconnect_2_io_out_1_acquire_bits_union;
  wire [63:0] TileLinkRecursiveInterconnect_2_io_out_1_acquire_bits_data;
  wire  TileLinkRecursiveInterconnect_2_io_out_1_grant_ready;
  wire  TileLinkRecursiveInterconnect_2_io_out_1_grant_valid;
  wire [2:0] TileLinkRecursiveInterconnect_2_io_out_1_grant_bits_addr_beat;
  wire [1:0] TileLinkRecursiveInterconnect_2_io_out_1_grant_bits_client_xact_id;
  wire  TileLinkRecursiveInterconnect_2_io_out_1_grant_bits_manager_xact_id;
  wire  TileLinkRecursiveInterconnect_2_io_out_1_grant_bits_is_builtin_type;
  wire [3:0] TileLinkRecursiveInterconnect_2_io_out_1_grant_bits_g_type;
  wire [63:0] TileLinkRecursiveInterconnect_2_io_out_1_grant_bits_data;
  wire  TileLinkRecursiveInterconnect_2_io_out_2_acquire_ready;
  wire  TileLinkRecursiveInterconnect_2_io_out_2_acquire_valid;
  wire [25:0] TileLinkRecursiveInterconnect_2_io_out_2_acquire_bits_addr_block;
  wire [1:0] TileLinkRecursiveInterconnect_2_io_out_2_acquire_bits_client_xact_id;
  wire [2:0] TileLinkRecursiveInterconnect_2_io_out_2_acquire_bits_addr_beat;
  wire  TileLinkRecursiveInterconnect_2_io_out_2_acquire_bits_is_builtin_type;
  wire [2:0] TileLinkRecursiveInterconnect_2_io_out_2_acquire_bits_a_type;
  wire [11:0] TileLinkRecursiveInterconnect_2_io_out_2_acquire_bits_union;
  wire [63:0] TileLinkRecursiveInterconnect_2_io_out_2_acquire_bits_data;
  wire  TileLinkRecursiveInterconnect_2_io_out_2_grant_ready;
  wire  TileLinkRecursiveInterconnect_2_io_out_2_grant_valid;
  wire [2:0] TileLinkRecursiveInterconnect_2_io_out_2_grant_bits_addr_beat;
  wire [1:0] TileLinkRecursiveInterconnect_2_io_out_2_grant_bits_client_xact_id;
  wire  TileLinkRecursiveInterconnect_2_io_out_2_grant_bits_manager_xact_id;
  wire  TileLinkRecursiveInterconnect_2_io_out_2_grant_bits_is_builtin_type;
  wire [3:0] TileLinkRecursiveInterconnect_2_io_out_2_grant_bits_g_type;
  wire [63:0] TileLinkRecursiveInterconnect_2_io_out_2_grant_bits_data;
  wire  TileLinkRecursiveInterconnect_2_io_out_3_acquire_ready;
  wire  TileLinkRecursiveInterconnect_2_io_out_3_acquire_valid;
  wire [25:0] TileLinkRecursiveInterconnect_2_io_out_3_acquire_bits_addr_block;
  wire [1:0] TileLinkRecursiveInterconnect_2_io_out_3_acquire_bits_client_xact_id;
  wire [2:0] TileLinkRecursiveInterconnect_2_io_out_3_acquire_bits_addr_beat;
  wire  TileLinkRecursiveInterconnect_2_io_out_3_acquire_bits_is_builtin_type;
  wire [2:0] TileLinkRecursiveInterconnect_2_io_out_3_acquire_bits_a_type;
  wire [11:0] TileLinkRecursiveInterconnect_2_io_out_3_acquire_bits_union;
  wire [63:0] TileLinkRecursiveInterconnect_2_io_out_3_acquire_bits_data;
  wire  TileLinkRecursiveInterconnect_2_io_out_3_grant_ready;
  wire  TileLinkRecursiveInterconnect_2_io_out_3_grant_valid;
  wire [2:0] TileLinkRecursiveInterconnect_2_io_out_3_grant_bits_addr_beat;
  wire [1:0] TileLinkRecursiveInterconnect_2_io_out_3_grant_bits_client_xact_id;
  wire  TileLinkRecursiveInterconnect_2_io_out_3_grant_bits_manager_xact_id;
  wire  TileLinkRecursiveInterconnect_2_io_out_3_grant_bits_is_builtin_type;
  wire [3:0] TileLinkRecursiveInterconnect_2_io_out_3_grant_bits_g_type;
  wire [63:0] TileLinkRecursiveInterconnect_2_io_out_3_grant_bits_data;
  wire  PLIC_1_clk;
  wire  PLIC_1_reset;
  wire  PLIC_1_io_devices_0_valid;
  wire  PLIC_1_io_devices_0_ready;
  wire  PLIC_1_io_devices_0_complete;
  wire  PLIC_1_io_devices_1_valid;
  wire  PLIC_1_io_devices_1_ready;
  wire  PLIC_1_io_devices_1_complete;
  wire  PLIC_1_io_harts_0;
  wire  PLIC_1_io_harts_1;
  wire  PLIC_1_io_tl_acquire_ready;
  wire  PLIC_1_io_tl_acquire_valid;
  wire [25:0] PLIC_1_io_tl_acquire_bits_addr_block;
  wire [1:0] PLIC_1_io_tl_acquire_bits_client_xact_id;
  wire [2:0] PLIC_1_io_tl_acquire_bits_addr_beat;
  wire  PLIC_1_io_tl_acquire_bits_is_builtin_type;
  wire [2:0] PLIC_1_io_tl_acquire_bits_a_type;
  wire [11:0] PLIC_1_io_tl_acquire_bits_union;
  wire [63:0] PLIC_1_io_tl_acquire_bits_data;
  wire  PLIC_1_io_tl_grant_ready;
  wire  PLIC_1_io_tl_grant_valid;
  wire [2:0] PLIC_1_io_tl_grant_bits_addr_beat;
  wire [1:0] PLIC_1_io_tl_grant_bits_client_xact_id;
  wire  PLIC_1_io_tl_grant_bits_manager_xact_id;
  wire  PLIC_1_io_tl_grant_bits_is_builtin_type;
  wire [3:0] PLIC_1_io_tl_grant_bits_g_type;
  wire [63:0] PLIC_1_io_tl_grant_bits_data;
  wire  LevelGateway_2_clk;
  wire  LevelGateway_2_reset;
  wire  LevelGateway_2_io_interrupt;
  wire  LevelGateway_2_io_plic_valid;
  wire  LevelGateway_2_io_plic_ready;
  wire  LevelGateway_2_io_plic_complete;
  wire  LevelGateway_1_1_clk;
  wire  LevelGateway_1_1_reset;
  wire  LevelGateway_1_1_io_interrupt;
  wire  LevelGateway_1_1_io_plic_valid;
  wire  LevelGateway_1_1_io_plic_ready;
  wire  LevelGateway_1_1_io_plic_complete;
  wire  DebugModule_1_clk;
  wire  DebugModule_1_reset;
  wire  DebugModule_1_io_db_req_ready;
  wire  DebugModule_1_io_db_req_valid;
  wire [4:0] DebugModule_1_io_db_req_bits_addr;
  wire [1:0] DebugModule_1_io_db_req_bits_op;
  wire [33:0] DebugModule_1_io_db_req_bits_data;
  wire  DebugModule_1_io_db_resp_ready;
  wire  DebugModule_1_io_db_resp_valid;
  wire [1:0] DebugModule_1_io_db_resp_bits_resp;
  wire [33:0] DebugModule_1_io_db_resp_bits_data;
  wire  DebugModule_1_io_debugInterrupts_0;
  wire  DebugModule_1_io_tl_acquire_ready;
  wire  DebugModule_1_io_tl_acquire_valid;
  wire [25:0] DebugModule_1_io_tl_acquire_bits_addr_block;
  wire [1:0] DebugModule_1_io_tl_acquire_bits_client_xact_id;
  wire [2:0] DebugModule_1_io_tl_acquire_bits_addr_beat;
  wire  DebugModule_1_io_tl_acquire_bits_is_builtin_type;
  wire [2:0] DebugModule_1_io_tl_acquire_bits_a_type;
  wire [11:0] DebugModule_1_io_tl_acquire_bits_union;
  wire [63:0] DebugModule_1_io_tl_acquire_bits_data;
  wire  DebugModule_1_io_tl_grant_ready;
  wire  DebugModule_1_io_tl_grant_valid;
  wire [2:0] DebugModule_1_io_tl_grant_bits_addr_beat;
  wire [1:0] DebugModule_1_io_tl_grant_bits_client_xact_id;
  wire  DebugModule_1_io_tl_grant_bits_manager_xact_id;
  wire  DebugModule_1_io_tl_grant_bits_is_builtin_type;
  wire [3:0] DebugModule_1_io_tl_grant_bits_g_type;
  wire [63:0] DebugModule_1_io_tl_grant_bits_data;
  wire  DebugModule_1_io_ndreset;
  wire  DebugModule_1_io_fullreset;
  wire  PRCI_1_clk;
  wire  PRCI_1_reset;
  wire  PRCI_1_io_interrupts_0_meip;
  wire  PRCI_1_io_interrupts_0_seip;
  wire  PRCI_1_io_interrupts_0_debug;
  wire  PRCI_1_io_tl_acquire_ready;
  wire  PRCI_1_io_tl_acquire_valid;
  wire [25:0] PRCI_1_io_tl_acquire_bits_addr_block;
  wire [1:0] PRCI_1_io_tl_acquire_bits_client_xact_id;
  wire [2:0] PRCI_1_io_tl_acquire_bits_addr_beat;
  wire  PRCI_1_io_tl_acquire_bits_is_builtin_type;
  wire [2:0] PRCI_1_io_tl_acquire_bits_a_type;
  wire [11:0] PRCI_1_io_tl_acquire_bits_union;
  wire [63:0] PRCI_1_io_tl_acquire_bits_data;
  wire  PRCI_1_io_tl_grant_ready;
  wire  PRCI_1_io_tl_grant_valid;
  wire [2:0] PRCI_1_io_tl_grant_bits_addr_beat;
  wire [1:0] PRCI_1_io_tl_grant_bits_client_xact_id;
  wire  PRCI_1_io_tl_grant_bits_manager_xact_id;
  wire  PRCI_1_io_tl_grant_bits_is_builtin_type;
  wire [3:0] PRCI_1_io_tl_grant_bits_g_type;
  wire [63:0] PRCI_1_io_tl_grant_bits_data;
  wire  PRCI_1_io_tiles_0_reset;
  wire  PRCI_1_io_tiles_0_id;
  wire  PRCI_1_io_tiles_0_interrupts_meip;
  wire  PRCI_1_io_tiles_0_interrupts_seip;
  wire  PRCI_1_io_tiles_0_interrupts_debug;
  wire  PRCI_1_io_tiles_0_interrupts_mtip;
  wire  PRCI_1_io_tiles_0_interrupts_msip;
  wire  PRCI_1_io_rtcTick;
  reg [6:0] T_10960;
  reg [31:0] GEN_1;
  wire  T_10962;
  wire [7:0] T_10964;
  wire [6:0] T_10965;
  wire [6:0] GEN_0;
  wire  ROMSlave_1_clk;
  wire  ROMSlave_1_reset;
  wire  ROMSlave_1_io_acquire_ready;
  wire  ROMSlave_1_io_acquire_valid;
  wire [25:0] ROMSlave_1_io_acquire_bits_addr_block;
  wire [1:0] ROMSlave_1_io_acquire_bits_client_xact_id;
  wire [2:0] ROMSlave_1_io_acquire_bits_addr_beat;
  wire  ROMSlave_1_io_acquire_bits_is_builtin_type;
  wire [2:0] ROMSlave_1_io_acquire_bits_a_type;
  wire [11:0] ROMSlave_1_io_acquire_bits_union;
  wire [63:0] ROMSlave_1_io_acquire_bits_data;
  wire  ROMSlave_1_io_grant_ready;
  wire  ROMSlave_1_io_grant_valid;
  wire [2:0] ROMSlave_1_io_grant_bits_addr_beat;
  wire [1:0] ROMSlave_1_io_grant_bits_client_xact_id;
  wire  ROMSlave_1_io_grant_bits_manager_xact_id;
  wire  ROMSlave_1_io_grant_bits_is_builtin_type;
  wire [3:0] ROMSlave_1_io_grant_bits_g_type;
  wire [63:0] ROMSlave_1_io_grant_bits_data;
  OuterMemorySystem outmemsys (
    .clk(outmemsys_clk),
    .reset(outmemsys_reset),
    .io_tiles_cached_0_acquire_ready(outmemsys_io_tiles_cached_0_acquire_ready),
    .io_tiles_cached_0_acquire_valid(outmemsys_io_tiles_cached_0_acquire_valid),
    .io_tiles_cached_0_acquire_bits_addr_block(outmemsys_io_tiles_cached_0_acquire_bits_addr_block),
    .io_tiles_cached_0_acquire_bits_client_xact_id(outmemsys_io_tiles_cached_0_acquire_bits_client_xact_id),
    .io_tiles_cached_0_acquire_bits_addr_beat(outmemsys_io_tiles_cached_0_acquire_bits_addr_beat),
    .io_tiles_cached_0_acquire_bits_is_builtin_type(outmemsys_io_tiles_cached_0_acquire_bits_is_builtin_type),
    .io_tiles_cached_0_acquire_bits_a_type(outmemsys_io_tiles_cached_0_acquire_bits_a_type),
    .io_tiles_cached_0_acquire_bits_union(outmemsys_io_tiles_cached_0_acquire_bits_union),
    .io_tiles_cached_0_acquire_bits_data(outmemsys_io_tiles_cached_0_acquire_bits_data),
    .io_tiles_cached_0_probe_ready(outmemsys_io_tiles_cached_0_probe_ready),
    .io_tiles_cached_0_probe_valid(outmemsys_io_tiles_cached_0_probe_valid),
    .io_tiles_cached_0_probe_bits_addr_block(outmemsys_io_tiles_cached_0_probe_bits_addr_block),
    .io_tiles_cached_0_probe_bits_p_type(outmemsys_io_tiles_cached_0_probe_bits_p_type),
    .io_tiles_cached_0_release_ready(outmemsys_io_tiles_cached_0_release_ready),
    .io_tiles_cached_0_release_valid(outmemsys_io_tiles_cached_0_release_valid),
    .io_tiles_cached_0_release_bits_addr_beat(outmemsys_io_tiles_cached_0_release_bits_addr_beat),
    .io_tiles_cached_0_release_bits_addr_block(outmemsys_io_tiles_cached_0_release_bits_addr_block),
    .io_tiles_cached_0_release_bits_client_xact_id(outmemsys_io_tiles_cached_0_release_bits_client_xact_id),
    .io_tiles_cached_0_release_bits_voluntary(outmemsys_io_tiles_cached_0_release_bits_voluntary),
    .io_tiles_cached_0_release_bits_r_type(outmemsys_io_tiles_cached_0_release_bits_r_type),
    .io_tiles_cached_0_release_bits_data(outmemsys_io_tiles_cached_0_release_bits_data),
    .io_tiles_cached_0_grant_ready(outmemsys_io_tiles_cached_0_grant_ready),
    .io_tiles_cached_0_grant_valid(outmemsys_io_tiles_cached_0_grant_valid),
    .io_tiles_cached_0_grant_bits_addr_beat(outmemsys_io_tiles_cached_0_grant_bits_addr_beat),
    .io_tiles_cached_0_grant_bits_client_xact_id(outmemsys_io_tiles_cached_0_grant_bits_client_xact_id),
    .io_tiles_cached_0_grant_bits_manager_xact_id(outmemsys_io_tiles_cached_0_grant_bits_manager_xact_id),
    .io_tiles_cached_0_grant_bits_is_builtin_type(outmemsys_io_tiles_cached_0_grant_bits_is_builtin_type),
    .io_tiles_cached_0_grant_bits_g_type(outmemsys_io_tiles_cached_0_grant_bits_g_type),
    .io_tiles_cached_0_grant_bits_data(outmemsys_io_tiles_cached_0_grant_bits_data),
    .io_tiles_cached_0_grant_bits_manager_id(outmemsys_io_tiles_cached_0_grant_bits_manager_id),
    .io_tiles_cached_0_finish_ready(outmemsys_io_tiles_cached_0_finish_ready),
    .io_tiles_cached_0_finish_valid(outmemsys_io_tiles_cached_0_finish_valid),
    .io_tiles_cached_0_finish_bits_manager_xact_id(outmemsys_io_tiles_cached_0_finish_bits_manager_xact_id),
    .io_tiles_cached_0_finish_bits_manager_id(outmemsys_io_tiles_cached_0_finish_bits_manager_id),
    .io_tiles_uncached_0_acquire_ready(outmemsys_io_tiles_uncached_0_acquire_ready),
    .io_tiles_uncached_0_acquire_valid(outmemsys_io_tiles_uncached_0_acquire_valid),
    .io_tiles_uncached_0_acquire_bits_addr_block(outmemsys_io_tiles_uncached_0_acquire_bits_addr_block),
    .io_tiles_uncached_0_acquire_bits_client_xact_id(outmemsys_io_tiles_uncached_0_acquire_bits_client_xact_id),
    .io_tiles_uncached_0_acquire_bits_addr_beat(outmemsys_io_tiles_uncached_0_acquire_bits_addr_beat),
    .io_tiles_uncached_0_acquire_bits_is_builtin_type(outmemsys_io_tiles_uncached_0_acquire_bits_is_builtin_type),
    .io_tiles_uncached_0_acquire_bits_a_type(outmemsys_io_tiles_uncached_0_acquire_bits_a_type),
    .io_tiles_uncached_0_acquire_bits_union(outmemsys_io_tiles_uncached_0_acquire_bits_union),
    .io_tiles_uncached_0_acquire_bits_data(outmemsys_io_tiles_uncached_0_acquire_bits_data),
    .io_tiles_uncached_0_grant_ready(outmemsys_io_tiles_uncached_0_grant_ready),
    .io_tiles_uncached_0_grant_valid(outmemsys_io_tiles_uncached_0_grant_valid),
    .io_tiles_uncached_0_grant_bits_addr_beat(outmemsys_io_tiles_uncached_0_grant_bits_addr_beat),
    .io_tiles_uncached_0_grant_bits_client_xact_id(outmemsys_io_tiles_uncached_0_grant_bits_client_xact_id),
    .io_tiles_uncached_0_grant_bits_manager_xact_id(outmemsys_io_tiles_uncached_0_grant_bits_manager_xact_id),
    .io_tiles_uncached_0_grant_bits_is_builtin_type(outmemsys_io_tiles_uncached_0_grant_bits_is_builtin_type),
    .io_tiles_uncached_0_grant_bits_g_type(outmemsys_io_tiles_uncached_0_grant_bits_g_type),
    .io_tiles_uncached_0_grant_bits_data(outmemsys_io_tiles_uncached_0_grant_bits_data),
    .io_incoherent_0(outmemsys_io_incoherent_0),
    .io_mem_axi_0_aw_ready(outmemsys_io_mem_axi_0_aw_ready),
    .io_mem_axi_0_aw_valid(outmemsys_io_mem_axi_0_aw_valid),
    .io_mem_axi_0_aw_bits_addr(outmemsys_io_mem_axi_0_aw_bits_addr),
    .io_mem_axi_0_aw_bits_len(outmemsys_io_mem_axi_0_aw_bits_len),
    .io_mem_axi_0_aw_bits_size(outmemsys_io_mem_axi_0_aw_bits_size),
    .io_mem_axi_0_aw_bits_burst(outmemsys_io_mem_axi_0_aw_bits_burst),
    .io_mem_axi_0_aw_bits_lock(outmemsys_io_mem_axi_0_aw_bits_lock),
    .io_mem_axi_0_aw_bits_cache(outmemsys_io_mem_axi_0_aw_bits_cache),
    .io_mem_axi_0_aw_bits_prot(outmemsys_io_mem_axi_0_aw_bits_prot),
    .io_mem_axi_0_aw_bits_qos(outmemsys_io_mem_axi_0_aw_bits_qos),
    .io_mem_axi_0_aw_bits_region(outmemsys_io_mem_axi_0_aw_bits_region),
    .io_mem_axi_0_aw_bits_id(outmemsys_io_mem_axi_0_aw_bits_id),
    .io_mem_axi_0_aw_bits_user(outmemsys_io_mem_axi_0_aw_bits_user),
    .io_mem_axi_0_w_ready(outmemsys_io_mem_axi_0_w_ready),
    .io_mem_axi_0_w_valid(outmemsys_io_mem_axi_0_w_valid),
    .io_mem_axi_0_w_bits_data(outmemsys_io_mem_axi_0_w_bits_data),
    .io_mem_axi_0_w_bits_last(outmemsys_io_mem_axi_0_w_bits_last),
    .io_mem_axi_0_w_bits_id(outmemsys_io_mem_axi_0_w_bits_id),
    .io_mem_axi_0_w_bits_strb(outmemsys_io_mem_axi_0_w_bits_strb),
    .io_mem_axi_0_w_bits_user(outmemsys_io_mem_axi_0_w_bits_user),
    .io_mem_axi_0_b_ready(outmemsys_io_mem_axi_0_b_ready),
    .io_mem_axi_0_b_valid(outmemsys_io_mem_axi_0_b_valid),
    .io_mem_axi_0_b_bits_resp(outmemsys_io_mem_axi_0_b_bits_resp),
    .io_mem_axi_0_b_bits_id(outmemsys_io_mem_axi_0_b_bits_id),
    .io_mem_axi_0_b_bits_user(outmemsys_io_mem_axi_0_b_bits_user),
    .io_mem_axi_0_ar_ready(outmemsys_io_mem_axi_0_ar_ready),
    .io_mem_axi_0_ar_valid(outmemsys_io_mem_axi_0_ar_valid),
    .io_mem_axi_0_ar_bits_addr(outmemsys_io_mem_axi_0_ar_bits_addr),
    .io_mem_axi_0_ar_bits_len(outmemsys_io_mem_axi_0_ar_bits_len),
    .io_mem_axi_0_ar_bits_size(outmemsys_io_mem_axi_0_ar_bits_size),
    .io_mem_axi_0_ar_bits_burst(outmemsys_io_mem_axi_0_ar_bits_burst),
    .io_mem_axi_0_ar_bits_lock(outmemsys_io_mem_axi_0_ar_bits_lock),
    .io_mem_axi_0_ar_bits_cache(outmemsys_io_mem_axi_0_ar_bits_cache),
    .io_mem_axi_0_ar_bits_prot(outmemsys_io_mem_axi_0_ar_bits_prot),
    .io_mem_axi_0_ar_bits_qos(outmemsys_io_mem_axi_0_ar_bits_qos),
    .io_mem_axi_0_ar_bits_region(outmemsys_io_mem_axi_0_ar_bits_region),
    .io_mem_axi_0_ar_bits_id(outmemsys_io_mem_axi_0_ar_bits_id),
    .io_mem_axi_0_ar_bits_user(outmemsys_io_mem_axi_0_ar_bits_user),
    .io_mem_axi_0_r_ready(outmemsys_io_mem_axi_0_r_ready),
    .io_mem_axi_0_r_valid(outmemsys_io_mem_axi_0_r_valid),
    .io_mem_axi_0_r_bits_resp(outmemsys_io_mem_axi_0_r_bits_resp),
    .io_mem_axi_0_r_bits_data(outmemsys_io_mem_axi_0_r_bits_data),
    .io_mem_axi_0_r_bits_last(outmemsys_io_mem_axi_0_r_bits_last),
    .io_mem_axi_0_r_bits_id(outmemsys_io_mem_axi_0_r_bits_id),
    .io_mem_axi_0_r_bits_user(outmemsys_io_mem_axi_0_r_bits_user),
    .io_mmio_acquire_ready(outmemsys_io_mmio_acquire_ready),
    .io_mmio_acquire_valid(outmemsys_io_mmio_acquire_valid),
    .io_mmio_acquire_bits_addr_block(outmemsys_io_mmio_acquire_bits_addr_block),
    .io_mmio_acquire_bits_client_xact_id(outmemsys_io_mmio_acquire_bits_client_xact_id),
    .io_mmio_acquire_bits_addr_beat(outmemsys_io_mmio_acquire_bits_addr_beat),
    .io_mmio_acquire_bits_is_builtin_type(outmemsys_io_mmio_acquire_bits_is_builtin_type),
    .io_mmio_acquire_bits_a_type(outmemsys_io_mmio_acquire_bits_a_type),
    .io_mmio_acquire_bits_union(outmemsys_io_mmio_acquire_bits_union),
    .io_mmio_acquire_bits_data(outmemsys_io_mmio_acquire_bits_data),
    .io_mmio_grant_ready(outmemsys_io_mmio_grant_ready),
    .io_mmio_grant_valid(outmemsys_io_mmio_grant_valid),
    .io_mmio_grant_bits_addr_beat(outmemsys_io_mmio_grant_bits_addr_beat),
    .io_mmio_grant_bits_client_xact_id(outmemsys_io_mmio_grant_bits_client_xact_id),
    .io_mmio_grant_bits_manager_xact_id(outmemsys_io_mmio_grant_bits_manager_xact_id),
    .io_mmio_grant_bits_is_builtin_type(outmemsys_io_mmio_grant_bits_is_builtin_type),
    .io_mmio_grant_bits_g_type(outmemsys_io_mmio_grant_bits_g_type),
    .io_mmio_grant_bits_data(outmemsys_io_mmio_grant_bits_data)
  );
  TileLinkRecursiveInterconnect TileLinkRecursiveInterconnect_2 (
    .clk(TileLinkRecursiveInterconnect_2_clk),
    .reset(TileLinkRecursiveInterconnect_2_reset),
    .io_in_0_acquire_ready(TileLinkRecursiveInterconnect_2_io_in_0_acquire_ready),
    .io_in_0_acquire_valid(TileLinkRecursiveInterconnect_2_io_in_0_acquire_valid),
    .io_in_0_acquire_bits_addr_block(TileLinkRecursiveInterconnect_2_io_in_0_acquire_bits_addr_block),
    .io_in_0_acquire_bits_client_xact_id(TileLinkRecursiveInterconnect_2_io_in_0_acquire_bits_client_xact_id),
    .io_in_0_acquire_bits_addr_beat(TileLinkRecursiveInterconnect_2_io_in_0_acquire_bits_addr_beat),
    .io_in_0_acquire_bits_is_builtin_type(TileLinkRecursiveInterconnect_2_io_in_0_acquire_bits_is_builtin_type),
    .io_in_0_acquire_bits_a_type(TileLinkRecursiveInterconnect_2_io_in_0_acquire_bits_a_type),
    .io_in_0_acquire_bits_union(TileLinkRecursiveInterconnect_2_io_in_0_acquire_bits_union),
    .io_in_0_acquire_bits_data(TileLinkRecursiveInterconnect_2_io_in_0_acquire_bits_data),
    .io_in_0_grant_ready(TileLinkRecursiveInterconnect_2_io_in_0_grant_ready),
    .io_in_0_grant_valid(TileLinkRecursiveInterconnect_2_io_in_0_grant_valid),
    .io_in_0_grant_bits_addr_beat(TileLinkRecursiveInterconnect_2_io_in_0_grant_bits_addr_beat),
    .io_in_0_grant_bits_client_xact_id(TileLinkRecursiveInterconnect_2_io_in_0_grant_bits_client_xact_id),
    .io_in_0_grant_bits_manager_xact_id(TileLinkRecursiveInterconnect_2_io_in_0_grant_bits_manager_xact_id),
    .io_in_0_grant_bits_is_builtin_type(TileLinkRecursiveInterconnect_2_io_in_0_grant_bits_is_builtin_type),
    .io_in_0_grant_bits_g_type(TileLinkRecursiveInterconnect_2_io_in_0_grant_bits_g_type),
    .io_in_0_grant_bits_data(TileLinkRecursiveInterconnect_2_io_in_0_grant_bits_data),
    .io_out_0_acquire_ready(TileLinkRecursiveInterconnect_2_io_out_0_acquire_ready),
    .io_out_0_acquire_valid(TileLinkRecursiveInterconnect_2_io_out_0_acquire_valid),
    .io_out_0_acquire_bits_addr_block(TileLinkRecursiveInterconnect_2_io_out_0_acquire_bits_addr_block),
    .io_out_0_acquire_bits_client_xact_id(TileLinkRecursiveInterconnect_2_io_out_0_acquire_bits_client_xact_id),
    .io_out_0_acquire_bits_addr_beat(TileLinkRecursiveInterconnect_2_io_out_0_acquire_bits_addr_beat),
    .io_out_0_acquire_bits_is_builtin_type(TileLinkRecursiveInterconnect_2_io_out_0_acquire_bits_is_builtin_type),
    .io_out_0_acquire_bits_a_type(TileLinkRecursiveInterconnect_2_io_out_0_acquire_bits_a_type),
    .io_out_0_acquire_bits_union(TileLinkRecursiveInterconnect_2_io_out_0_acquire_bits_union),
    .io_out_0_acquire_bits_data(TileLinkRecursiveInterconnect_2_io_out_0_acquire_bits_data),
    .io_out_0_grant_ready(TileLinkRecursiveInterconnect_2_io_out_0_grant_ready),
    .io_out_0_grant_valid(TileLinkRecursiveInterconnect_2_io_out_0_grant_valid),
    .io_out_0_grant_bits_addr_beat(TileLinkRecursiveInterconnect_2_io_out_0_grant_bits_addr_beat),
    .io_out_0_grant_bits_client_xact_id(TileLinkRecursiveInterconnect_2_io_out_0_grant_bits_client_xact_id),
    .io_out_0_grant_bits_manager_xact_id(TileLinkRecursiveInterconnect_2_io_out_0_grant_bits_manager_xact_id),
    .io_out_0_grant_bits_is_builtin_type(TileLinkRecursiveInterconnect_2_io_out_0_grant_bits_is_builtin_type),
    .io_out_0_grant_bits_g_type(TileLinkRecursiveInterconnect_2_io_out_0_grant_bits_g_type),
    .io_out_0_grant_bits_data(TileLinkRecursiveInterconnect_2_io_out_0_grant_bits_data),
    .io_out_1_acquire_ready(TileLinkRecursiveInterconnect_2_io_out_1_acquire_ready),
    .io_out_1_acquire_valid(TileLinkRecursiveInterconnect_2_io_out_1_acquire_valid),
    .io_out_1_acquire_bits_addr_block(TileLinkRecursiveInterconnect_2_io_out_1_acquire_bits_addr_block),
    .io_out_1_acquire_bits_client_xact_id(TileLinkRecursiveInterconnect_2_io_out_1_acquire_bits_client_xact_id),
    .io_out_1_acquire_bits_addr_beat(TileLinkRecursiveInterconnect_2_io_out_1_acquire_bits_addr_beat),
    .io_out_1_acquire_bits_is_builtin_type(TileLinkRecursiveInterconnect_2_io_out_1_acquire_bits_is_builtin_type),
    .io_out_1_acquire_bits_a_type(TileLinkRecursiveInterconnect_2_io_out_1_acquire_bits_a_type),
    .io_out_1_acquire_bits_union(TileLinkRecursiveInterconnect_2_io_out_1_acquire_bits_union),
    .io_out_1_acquire_bits_data(TileLinkRecursiveInterconnect_2_io_out_1_acquire_bits_data),
    .io_out_1_grant_ready(TileLinkRecursiveInterconnect_2_io_out_1_grant_ready),
    .io_out_1_grant_valid(TileLinkRecursiveInterconnect_2_io_out_1_grant_valid),
    .io_out_1_grant_bits_addr_beat(TileLinkRecursiveInterconnect_2_io_out_1_grant_bits_addr_beat),
    .io_out_1_grant_bits_client_xact_id(TileLinkRecursiveInterconnect_2_io_out_1_grant_bits_client_xact_id),
    .io_out_1_grant_bits_manager_xact_id(TileLinkRecursiveInterconnect_2_io_out_1_grant_bits_manager_xact_id),
    .io_out_1_grant_bits_is_builtin_type(TileLinkRecursiveInterconnect_2_io_out_1_grant_bits_is_builtin_type),
    .io_out_1_grant_bits_g_type(TileLinkRecursiveInterconnect_2_io_out_1_grant_bits_g_type),
    .io_out_1_grant_bits_data(TileLinkRecursiveInterconnect_2_io_out_1_grant_bits_data),
    .io_out_2_acquire_ready(TileLinkRecursiveInterconnect_2_io_out_2_acquire_ready),
    .io_out_2_acquire_valid(TileLinkRecursiveInterconnect_2_io_out_2_acquire_valid),
    .io_out_2_acquire_bits_addr_block(TileLinkRecursiveInterconnect_2_io_out_2_acquire_bits_addr_block),
    .io_out_2_acquire_bits_client_xact_id(TileLinkRecursiveInterconnect_2_io_out_2_acquire_bits_client_xact_id),
    .io_out_2_acquire_bits_addr_beat(TileLinkRecursiveInterconnect_2_io_out_2_acquire_bits_addr_beat),
    .io_out_2_acquire_bits_is_builtin_type(TileLinkRecursiveInterconnect_2_io_out_2_acquire_bits_is_builtin_type),
    .io_out_2_acquire_bits_a_type(TileLinkRecursiveInterconnect_2_io_out_2_acquire_bits_a_type),
    .io_out_2_acquire_bits_union(TileLinkRecursiveInterconnect_2_io_out_2_acquire_bits_union),
    .io_out_2_acquire_bits_data(TileLinkRecursiveInterconnect_2_io_out_2_acquire_bits_data),
    .io_out_2_grant_ready(TileLinkRecursiveInterconnect_2_io_out_2_grant_ready),
    .io_out_2_grant_valid(TileLinkRecursiveInterconnect_2_io_out_2_grant_valid),
    .io_out_2_grant_bits_addr_beat(TileLinkRecursiveInterconnect_2_io_out_2_grant_bits_addr_beat),
    .io_out_2_grant_bits_client_xact_id(TileLinkRecursiveInterconnect_2_io_out_2_grant_bits_client_xact_id),
    .io_out_2_grant_bits_manager_xact_id(TileLinkRecursiveInterconnect_2_io_out_2_grant_bits_manager_xact_id),
    .io_out_2_grant_bits_is_builtin_type(TileLinkRecursiveInterconnect_2_io_out_2_grant_bits_is_builtin_type),
    .io_out_2_grant_bits_g_type(TileLinkRecursiveInterconnect_2_io_out_2_grant_bits_g_type),
    .io_out_2_grant_bits_data(TileLinkRecursiveInterconnect_2_io_out_2_grant_bits_data),
    .io_out_3_acquire_ready(TileLinkRecursiveInterconnect_2_io_out_3_acquire_ready),
    .io_out_3_acquire_valid(TileLinkRecursiveInterconnect_2_io_out_3_acquire_valid),
    .io_out_3_acquire_bits_addr_block(TileLinkRecursiveInterconnect_2_io_out_3_acquire_bits_addr_block),
    .io_out_3_acquire_bits_client_xact_id(TileLinkRecursiveInterconnect_2_io_out_3_acquire_bits_client_xact_id),
    .io_out_3_acquire_bits_addr_beat(TileLinkRecursiveInterconnect_2_io_out_3_acquire_bits_addr_beat),
    .io_out_3_acquire_bits_is_builtin_type(TileLinkRecursiveInterconnect_2_io_out_3_acquire_bits_is_builtin_type),
    .io_out_3_acquire_bits_a_type(TileLinkRecursiveInterconnect_2_io_out_3_acquire_bits_a_type),
    .io_out_3_acquire_bits_union(TileLinkRecursiveInterconnect_2_io_out_3_acquire_bits_union),
    .io_out_3_acquire_bits_data(TileLinkRecursiveInterconnect_2_io_out_3_acquire_bits_data),
    .io_out_3_grant_ready(TileLinkRecursiveInterconnect_2_io_out_3_grant_ready),
    .io_out_3_grant_valid(TileLinkRecursiveInterconnect_2_io_out_3_grant_valid),
    .io_out_3_grant_bits_addr_beat(TileLinkRecursiveInterconnect_2_io_out_3_grant_bits_addr_beat),
    .io_out_3_grant_bits_client_xact_id(TileLinkRecursiveInterconnect_2_io_out_3_grant_bits_client_xact_id),
    .io_out_3_grant_bits_manager_xact_id(TileLinkRecursiveInterconnect_2_io_out_3_grant_bits_manager_xact_id),
    .io_out_3_grant_bits_is_builtin_type(TileLinkRecursiveInterconnect_2_io_out_3_grant_bits_is_builtin_type),
    .io_out_3_grant_bits_g_type(TileLinkRecursiveInterconnect_2_io_out_3_grant_bits_g_type),
    .io_out_3_grant_bits_data(TileLinkRecursiveInterconnect_2_io_out_3_grant_bits_data)
  );
  PLIC PLIC_1 (
    .clk(PLIC_1_clk),
    .reset(PLIC_1_reset),
    .io_devices_0_valid(PLIC_1_io_devices_0_valid),
    .io_devices_0_ready(PLIC_1_io_devices_0_ready),
    .io_devices_0_complete(PLIC_1_io_devices_0_complete),
    .io_devices_1_valid(PLIC_1_io_devices_1_valid),
    .io_devices_1_ready(PLIC_1_io_devices_1_ready),
    .io_devices_1_complete(PLIC_1_io_devices_1_complete),
    .io_harts_0(PLIC_1_io_harts_0),
    .io_harts_1(PLIC_1_io_harts_1),
    .io_tl_acquire_ready(PLIC_1_io_tl_acquire_ready),
    .io_tl_acquire_valid(PLIC_1_io_tl_acquire_valid),
    .io_tl_acquire_bits_addr_block(PLIC_1_io_tl_acquire_bits_addr_block),
    .io_tl_acquire_bits_client_xact_id(PLIC_1_io_tl_acquire_bits_client_xact_id),
    .io_tl_acquire_bits_addr_beat(PLIC_1_io_tl_acquire_bits_addr_beat),
    .io_tl_acquire_bits_is_builtin_type(PLIC_1_io_tl_acquire_bits_is_builtin_type),
    .io_tl_acquire_bits_a_type(PLIC_1_io_tl_acquire_bits_a_type),
    .io_tl_acquire_bits_union(PLIC_1_io_tl_acquire_bits_union),
    .io_tl_acquire_bits_data(PLIC_1_io_tl_acquire_bits_data),
    .io_tl_grant_ready(PLIC_1_io_tl_grant_ready),
    .io_tl_grant_valid(PLIC_1_io_tl_grant_valid),
    .io_tl_grant_bits_addr_beat(PLIC_1_io_tl_grant_bits_addr_beat),
    .io_tl_grant_bits_client_xact_id(PLIC_1_io_tl_grant_bits_client_xact_id),
    .io_tl_grant_bits_manager_xact_id(PLIC_1_io_tl_grant_bits_manager_xact_id),
    .io_tl_grant_bits_is_builtin_type(PLIC_1_io_tl_grant_bits_is_builtin_type),
    .io_tl_grant_bits_g_type(PLIC_1_io_tl_grant_bits_g_type),
    .io_tl_grant_bits_data(PLIC_1_io_tl_grant_bits_data)
  );
  LevelGateway LevelGateway_2 (
    .clk(LevelGateway_2_clk),
    .reset(LevelGateway_2_reset),
    .io_interrupt(LevelGateway_2_io_interrupt),
    .io_plic_valid(LevelGateway_2_io_plic_valid),
    .io_plic_ready(LevelGateway_2_io_plic_ready),
    .io_plic_complete(LevelGateway_2_io_plic_complete)
  );
  LevelGateway LevelGateway_1_1 (
    .clk(LevelGateway_1_1_clk),
    .reset(LevelGateway_1_1_reset),
    .io_interrupt(LevelGateway_1_1_io_interrupt),
    .io_plic_valid(LevelGateway_1_1_io_plic_valid),
    .io_plic_ready(LevelGateway_1_1_io_plic_ready),
    .io_plic_complete(LevelGateway_1_1_io_plic_complete)
  );
  DebugModule DebugModule_1 (
    .clk(DebugModule_1_clk),
    .reset(DebugModule_1_reset),
    .io_db_req_ready(DebugModule_1_io_db_req_ready),
    .io_db_req_valid(DebugModule_1_io_db_req_valid),
    .io_db_req_bits_addr(DebugModule_1_io_db_req_bits_addr),
    .io_db_req_bits_op(DebugModule_1_io_db_req_bits_op),
    .io_db_req_bits_data(DebugModule_1_io_db_req_bits_data),
    .io_db_resp_ready(DebugModule_1_io_db_resp_ready),
    .io_db_resp_valid(DebugModule_1_io_db_resp_valid),
    .io_db_resp_bits_resp(DebugModule_1_io_db_resp_bits_resp),
    .io_db_resp_bits_data(DebugModule_1_io_db_resp_bits_data),
    .io_debugInterrupts_0(DebugModule_1_io_debugInterrupts_0),
    .io_tl_acquire_ready(DebugModule_1_io_tl_acquire_ready),
    .io_tl_acquire_valid(DebugModule_1_io_tl_acquire_valid),
    .io_tl_acquire_bits_addr_block(DebugModule_1_io_tl_acquire_bits_addr_block),
    .io_tl_acquire_bits_client_xact_id(DebugModule_1_io_tl_acquire_bits_client_xact_id),
    .io_tl_acquire_bits_addr_beat(DebugModule_1_io_tl_acquire_bits_addr_beat),
    .io_tl_acquire_bits_is_builtin_type(DebugModule_1_io_tl_acquire_bits_is_builtin_type),
    .io_tl_acquire_bits_a_type(DebugModule_1_io_tl_acquire_bits_a_type),
    .io_tl_acquire_bits_union(DebugModule_1_io_tl_acquire_bits_union),
    .io_tl_acquire_bits_data(DebugModule_1_io_tl_acquire_bits_data),
    .io_tl_grant_ready(DebugModule_1_io_tl_grant_ready),
    .io_tl_grant_valid(DebugModule_1_io_tl_grant_valid),
    .io_tl_grant_bits_addr_beat(DebugModule_1_io_tl_grant_bits_addr_beat),
    .io_tl_grant_bits_client_xact_id(DebugModule_1_io_tl_grant_bits_client_xact_id),
    .io_tl_grant_bits_manager_xact_id(DebugModule_1_io_tl_grant_bits_manager_xact_id),
    .io_tl_grant_bits_is_builtin_type(DebugModule_1_io_tl_grant_bits_is_builtin_type),
    .io_tl_grant_bits_g_type(DebugModule_1_io_tl_grant_bits_g_type),
    .io_tl_grant_bits_data(DebugModule_1_io_tl_grant_bits_data),
    .io_ndreset(DebugModule_1_io_ndreset),
    .io_fullreset(DebugModule_1_io_fullreset)
  );
  PRCI PRCI_1 (
    .clk(PRCI_1_clk),
    .reset(PRCI_1_reset),
    .io_interrupts_0_meip(PRCI_1_io_interrupts_0_meip),
    .io_interrupts_0_seip(PRCI_1_io_interrupts_0_seip),
    .io_interrupts_0_debug(PRCI_1_io_interrupts_0_debug),
    .io_tl_acquire_ready(PRCI_1_io_tl_acquire_ready),
    .io_tl_acquire_valid(PRCI_1_io_tl_acquire_valid),
    .io_tl_acquire_bits_addr_block(PRCI_1_io_tl_acquire_bits_addr_block),
    .io_tl_acquire_bits_client_xact_id(PRCI_1_io_tl_acquire_bits_client_xact_id),
    .io_tl_acquire_bits_addr_beat(PRCI_1_io_tl_acquire_bits_addr_beat),
    .io_tl_acquire_bits_is_builtin_type(PRCI_1_io_tl_acquire_bits_is_builtin_type),
    .io_tl_acquire_bits_a_type(PRCI_1_io_tl_acquire_bits_a_type),
    .io_tl_acquire_bits_union(PRCI_1_io_tl_acquire_bits_union),
    .io_tl_acquire_bits_data(PRCI_1_io_tl_acquire_bits_data),
    .io_tl_grant_ready(PRCI_1_io_tl_grant_ready),
    .io_tl_grant_valid(PRCI_1_io_tl_grant_valid),
    .io_tl_grant_bits_addr_beat(PRCI_1_io_tl_grant_bits_addr_beat),
    .io_tl_grant_bits_client_xact_id(PRCI_1_io_tl_grant_bits_client_xact_id),
    .io_tl_grant_bits_manager_xact_id(PRCI_1_io_tl_grant_bits_manager_xact_id),
    .io_tl_grant_bits_is_builtin_type(PRCI_1_io_tl_grant_bits_is_builtin_type),
    .io_tl_grant_bits_g_type(PRCI_1_io_tl_grant_bits_g_type),
    .io_tl_grant_bits_data(PRCI_1_io_tl_grant_bits_data),
    .io_tiles_0_reset(PRCI_1_io_tiles_0_reset),
    .io_tiles_0_id(PRCI_1_io_tiles_0_id),
    .io_tiles_0_interrupts_meip(PRCI_1_io_tiles_0_interrupts_meip),
    .io_tiles_0_interrupts_seip(PRCI_1_io_tiles_0_interrupts_seip),
    .io_tiles_0_interrupts_debug(PRCI_1_io_tiles_0_interrupts_debug),
    .io_tiles_0_interrupts_mtip(PRCI_1_io_tiles_0_interrupts_mtip),
    .io_tiles_0_interrupts_msip(PRCI_1_io_tiles_0_interrupts_msip),
    .io_rtcTick(PRCI_1_io_rtcTick)
  );
  ROMSlave ROMSlave_1 (
    .clk(ROMSlave_1_clk),
    .reset(ROMSlave_1_reset),
    .io_acquire_ready(ROMSlave_1_io_acquire_ready),
    .io_acquire_valid(ROMSlave_1_io_acquire_valid),
    .io_acquire_bits_addr_block(ROMSlave_1_io_acquire_bits_addr_block),
    .io_acquire_bits_client_xact_id(ROMSlave_1_io_acquire_bits_client_xact_id),
    .io_acquire_bits_addr_beat(ROMSlave_1_io_acquire_bits_addr_beat),
    .io_acquire_bits_is_builtin_type(ROMSlave_1_io_acquire_bits_is_builtin_type),
    .io_acquire_bits_a_type(ROMSlave_1_io_acquire_bits_a_type),
    .io_acquire_bits_union(ROMSlave_1_io_acquire_bits_union),
    .io_acquire_bits_data(ROMSlave_1_io_acquire_bits_data),
    .io_grant_ready(ROMSlave_1_io_grant_ready),
    .io_grant_valid(ROMSlave_1_io_grant_valid),
    .io_grant_bits_addr_beat(ROMSlave_1_io_grant_bits_addr_beat),
    .io_grant_bits_client_xact_id(ROMSlave_1_io_grant_bits_client_xact_id),
    .io_grant_bits_manager_xact_id(ROMSlave_1_io_grant_bits_manager_xact_id),
    .io_grant_bits_is_builtin_type(ROMSlave_1_io_grant_bits_is_builtin_type),
    .io_grant_bits_g_type(ROMSlave_1_io_grant_bits_g_type),
    .io_grant_bits_data(ROMSlave_1_io_grant_bits_data)
  );
  assign io_mem_axi_0_aw_valid = outmemsys_io_mem_axi_0_aw_valid;
  assign io_mem_axi_0_aw_bits_addr = outmemsys_io_mem_axi_0_aw_bits_addr;
  assign io_mem_axi_0_aw_bits_len = outmemsys_io_mem_axi_0_aw_bits_len;
  assign io_mem_axi_0_aw_bits_size = outmemsys_io_mem_axi_0_aw_bits_size;
  assign io_mem_axi_0_aw_bits_burst = outmemsys_io_mem_axi_0_aw_bits_burst;
  assign io_mem_axi_0_aw_bits_lock = outmemsys_io_mem_axi_0_aw_bits_lock;
  assign io_mem_axi_0_aw_bits_cache = outmemsys_io_mem_axi_0_aw_bits_cache;
  assign io_mem_axi_0_aw_bits_prot = outmemsys_io_mem_axi_0_aw_bits_prot;
  assign io_mem_axi_0_aw_bits_qos = outmemsys_io_mem_axi_0_aw_bits_qos;
  assign io_mem_axi_0_aw_bits_region = outmemsys_io_mem_axi_0_aw_bits_region;
  assign io_mem_axi_0_aw_bits_id = outmemsys_io_mem_axi_0_aw_bits_id;
  assign io_mem_axi_0_aw_bits_user = outmemsys_io_mem_axi_0_aw_bits_user;
  assign io_mem_axi_0_w_valid = outmemsys_io_mem_axi_0_w_valid;
  assign io_mem_axi_0_w_bits_data = outmemsys_io_mem_axi_0_w_bits_data;
  assign io_mem_axi_0_w_bits_last = outmemsys_io_mem_axi_0_w_bits_last;
  assign io_mem_axi_0_w_bits_id = outmemsys_io_mem_axi_0_w_bits_id;
  assign io_mem_axi_0_w_bits_strb = outmemsys_io_mem_axi_0_w_bits_strb;
  assign io_mem_axi_0_w_bits_user = outmemsys_io_mem_axi_0_w_bits_user;
  assign io_mem_axi_0_b_ready = outmemsys_io_mem_axi_0_b_ready;
  assign io_mem_axi_0_ar_valid = outmemsys_io_mem_axi_0_ar_valid;
  assign io_mem_axi_0_ar_bits_addr = outmemsys_io_mem_axi_0_ar_bits_addr;
  assign io_mem_axi_0_ar_bits_len = outmemsys_io_mem_axi_0_ar_bits_len;
  assign io_mem_axi_0_ar_bits_size = outmemsys_io_mem_axi_0_ar_bits_size;
  assign io_mem_axi_0_ar_bits_burst = outmemsys_io_mem_axi_0_ar_bits_burst;
  assign io_mem_axi_0_ar_bits_lock = outmemsys_io_mem_axi_0_ar_bits_lock;
  assign io_mem_axi_0_ar_bits_cache = outmemsys_io_mem_axi_0_ar_bits_cache;
  assign io_mem_axi_0_ar_bits_prot = outmemsys_io_mem_axi_0_ar_bits_prot;
  assign io_mem_axi_0_ar_bits_qos = outmemsys_io_mem_axi_0_ar_bits_qos;
  assign io_mem_axi_0_ar_bits_region = outmemsys_io_mem_axi_0_ar_bits_region;
  assign io_mem_axi_0_ar_bits_id = outmemsys_io_mem_axi_0_ar_bits_id;
  assign io_mem_axi_0_ar_bits_user = outmemsys_io_mem_axi_0_ar_bits_user;
  assign io_mem_axi_0_r_ready = outmemsys_io_mem_axi_0_r_ready;
  assign io_tiles_cached_0_acquire_ready = outmemsys_io_tiles_cached_0_acquire_ready;
  assign io_tiles_cached_0_probe_valid = outmemsys_io_tiles_cached_0_probe_valid;
  assign io_tiles_cached_0_probe_bits_addr_block = outmemsys_io_tiles_cached_0_probe_bits_addr_block;
  assign io_tiles_cached_0_probe_bits_p_type = outmemsys_io_tiles_cached_0_probe_bits_p_type;
  assign io_tiles_cached_0_release_ready = outmemsys_io_tiles_cached_0_release_ready;
  assign io_tiles_cached_0_grant_valid = outmemsys_io_tiles_cached_0_grant_valid;
  assign io_tiles_cached_0_grant_bits_addr_beat = outmemsys_io_tiles_cached_0_grant_bits_addr_beat;
  assign io_tiles_cached_0_grant_bits_client_xact_id = outmemsys_io_tiles_cached_0_grant_bits_client_xact_id;
  assign io_tiles_cached_0_grant_bits_manager_xact_id = outmemsys_io_tiles_cached_0_grant_bits_manager_xact_id;
  assign io_tiles_cached_0_grant_bits_is_builtin_type = outmemsys_io_tiles_cached_0_grant_bits_is_builtin_type;
  assign io_tiles_cached_0_grant_bits_g_type = outmemsys_io_tiles_cached_0_grant_bits_g_type;
  assign io_tiles_cached_0_grant_bits_data = outmemsys_io_tiles_cached_0_grant_bits_data;
  assign io_tiles_cached_0_grant_bits_manager_id = outmemsys_io_tiles_cached_0_grant_bits_manager_id;
  assign io_tiles_cached_0_finish_ready = outmemsys_io_tiles_cached_0_finish_ready;
  assign io_tiles_uncached_0_acquire_ready = outmemsys_io_tiles_uncached_0_acquire_ready;
  assign io_tiles_uncached_0_grant_valid = outmemsys_io_tiles_uncached_0_grant_valid;
  assign io_tiles_uncached_0_grant_bits_addr_beat = outmemsys_io_tiles_uncached_0_grant_bits_addr_beat;
  assign io_tiles_uncached_0_grant_bits_client_xact_id = outmemsys_io_tiles_uncached_0_grant_bits_client_xact_id;
  assign io_tiles_uncached_0_grant_bits_manager_xact_id = outmemsys_io_tiles_uncached_0_grant_bits_manager_xact_id;
  assign io_tiles_uncached_0_grant_bits_is_builtin_type = outmemsys_io_tiles_uncached_0_grant_bits_is_builtin_type;
  assign io_tiles_uncached_0_grant_bits_g_type = outmemsys_io_tiles_uncached_0_grant_bits_g_type;
  assign io_tiles_uncached_0_grant_bits_data = outmemsys_io_tiles_uncached_0_grant_bits_data;
  assign io_prci_0_reset = reset;
  assign io_prci_0_id = PRCI_1_io_tiles_0_id;
  assign io_prci_0_interrupts_meip = PRCI_1_io_tiles_0_interrupts_meip;
  assign io_prci_0_interrupts_seip = PRCI_1_io_tiles_0_interrupts_seip;
  assign io_prci_0_interrupts_debug = PRCI_1_io_tiles_0_interrupts_debug;
  assign io_prci_0_interrupts_mtip = PRCI_1_io_tiles_0_interrupts_mtip;
  assign io_prci_0_interrupts_msip = PRCI_1_io_tiles_0_interrupts_msip;
  assign io_debugBus_req_ready = DebugModule_1_io_db_req_ready;
  assign io_debugBus_resp_valid = DebugModule_1_io_db_resp_valid;
  assign io_debugBus_resp_bits_resp = DebugModule_1_io_db_resp_bits_resp;
  assign io_debugBus_resp_bits_data = DebugModule_1_io_db_resp_bits_data;
  assign outmemsys_clk = clk;
  assign outmemsys_reset = reset;
  assign outmemsys_io_tiles_cached_0_acquire_valid = io_tiles_cached_0_acquire_valid;
  assign outmemsys_io_tiles_cached_0_acquire_bits_addr_block = io_tiles_cached_0_acquire_bits_addr_block;
  assign outmemsys_io_tiles_cached_0_acquire_bits_client_xact_id = io_tiles_cached_0_acquire_bits_client_xact_id;
  assign outmemsys_io_tiles_cached_0_acquire_bits_addr_beat = io_tiles_cached_0_acquire_bits_addr_beat;
  assign outmemsys_io_tiles_cached_0_acquire_bits_is_builtin_type = io_tiles_cached_0_acquire_bits_is_builtin_type;
  assign outmemsys_io_tiles_cached_0_acquire_bits_a_type = io_tiles_cached_0_acquire_bits_a_type;
  assign outmemsys_io_tiles_cached_0_acquire_bits_union = io_tiles_cached_0_acquire_bits_union;
  assign outmemsys_io_tiles_cached_0_acquire_bits_data = io_tiles_cached_0_acquire_bits_data;
  assign outmemsys_io_tiles_cached_0_probe_ready = io_tiles_cached_0_probe_ready;
  assign outmemsys_io_tiles_cached_0_release_valid = io_tiles_cached_0_release_valid;
  assign outmemsys_io_tiles_cached_0_release_bits_addr_beat = io_tiles_cached_0_release_bits_addr_beat;
  assign outmemsys_io_tiles_cached_0_release_bits_addr_block = io_tiles_cached_0_release_bits_addr_block;
  assign outmemsys_io_tiles_cached_0_release_bits_client_xact_id = io_tiles_cached_0_release_bits_client_xact_id;
  assign outmemsys_io_tiles_cached_0_release_bits_voluntary = io_tiles_cached_0_release_bits_voluntary;
  assign outmemsys_io_tiles_cached_0_release_bits_r_type = io_tiles_cached_0_release_bits_r_type;
  assign outmemsys_io_tiles_cached_0_release_bits_data = io_tiles_cached_0_release_bits_data;
  assign outmemsys_io_tiles_cached_0_grant_ready = io_tiles_cached_0_grant_ready;
  assign outmemsys_io_tiles_cached_0_finish_valid = io_tiles_cached_0_finish_valid;
  assign outmemsys_io_tiles_cached_0_finish_bits_manager_xact_id = io_tiles_cached_0_finish_bits_manager_xact_id;
  assign outmemsys_io_tiles_cached_0_finish_bits_manager_id = io_tiles_cached_0_finish_bits_manager_id;
  assign outmemsys_io_tiles_uncached_0_acquire_valid = io_tiles_uncached_0_acquire_valid;
  assign outmemsys_io_tiles_uncached_0_acquire_bits_addr_block = io_tiles_uncached_0_acquire_bits_addr_block;
  assign outmemsys_io_tiles_uncached_0_acquire_bits_client_xact_id = io_tiles_uncached_0_acquire_bits_client_xact_id;
  assign outmemsys_io_tiles_uncached_0_acquire_bits_addr_beat = io_tiles_uncached_0_acquire_bits_addr_beat;
  assign outmemsys_io_tiles_uncached_0_acquire_bits_is_builtin_type = io_tiles_uncached_0_acquire_bits_is_builtin_type;
  assign outmemsys_io_tiles_uncached_0_acquire_bits_a_type = io_tiles_uncached_0_acquire_bits_a_type;
  assign outmemsys_io_tiles_uncached_0_acquire_bits_union = io_tiles_uncached_0_acquire_bits_union;
  assign outmemsys_io_tiles_uncached_0_acquire_bits_data = io_tiles_uncached_0_acquire_bits_data;
  assign outmemsys_io_tiles_uncached_0_grant_ready = io_tiles_uncached_0_grant_ready;
  assign outmemsys_io_incoherent_0 = 1'h0;
  assign outmemsys_io_mem_axi_0_aw_ready = io_mem_axi_0_aw_ready;
  assign outmemsys_io_mem_axi_0_w_ready = io_mem_axi_0_w_ready;
  assign outmemsys_io_mem_axi_0_b_valid = io_mem_axi_0_b_valid;
  assign outmemsys_io_mem_axi_0_b_bits_resp = io_mem_axi_0_b_bits_resp;
  assign outmemsys_io_mem_axi_0_b_bits_id = io_mem_axi_0_b_bits_id;
  assign outmemsys_io_mem_axi_0_b_bits_user = io_mem_axi_0_b_bits_user;
  assign outmemsys_io_mem_axi_0_ar_ready = io_mem_axi_0_ar_ready;
  assign outmemsys_io_mem_axi_0_r_valid = io_mem_axi_0_r_valid;
  assign outmemsys_io_mem_axi_0_r_bits_resp = io_mem_axi_0_r_bits_resp;
  assign outmemsys_io_mem_axi_0_r_bits_data = io_mem_axi_0_r_bits_data;
  assign outmemsys_io_mem_axi_0_r_bits_last = io_mem_axi_0_r_bits_last;
  assign outmemsys_io_mem_axi_0_r_bits_id = io_mem_axi_0_r_bits_id;
  assign outmemsys_io_mem_axi_0_r_bits_user = io_mem_axi_0_r_bits_user;
  assign outmemsys_io_mmio_acquire_ready = TileLinkRecursiveInterconnect_2_io_in_0_acquire_ready;
  assign outmemsys_io_mmio_grant_valid = TileLinkRecursiveInterconnect_2_io_in_0_grant_valid;
  assign outmemsys_io_mmio_grant_bits_addr_beat = TileLinkRecursiveInterconnect_2_io_in_0_grant_bits_addr_beat;
  assign outmemsys_io_mmio_grant_bits_client_xact_id = TileLinkRecursiveInterconnect_2_io_in_0_grant_bits_client_xact_id;
  assign outmemsys_io_mmio_grant_bits_manager_xact_id = TileLinkRecursiveInterconnect_2_io_in_0_grant_bits_manager_xact_id;
  assign outmemsys_io_mmio_grant_bits_is_builtin_type = TileLinkRecursiveInterconnect_2_io_in_0_grant_bits_is_builtin_type;
  assign outmemsys_io_mmio_grant_bits_g_type = TileLinkRecursiveInterconnect_2_io_in_0_grant_bits_g_type;
  assign outmemsys_io_mmio_grant_bits_data = TileLinkRecursiveInterconnect_2_io_in_0_grant_bits_data;
  assign TileLinkRecursiveInterconnect_2_clk = clk;
  assign TileLinkRecursiveInterconnect_2_reset = reset;
  assign TileLinkRecursiveInterconnect_2_io_in_0_acquire_valid = outmemsys_io_mmio_acquire_valid;
  assign TileLinkRecursiveInterconnect_2_io_in_0_acquire_bits_addr_block = outmemsys_io_mmio_acquire_bits_addr_block;
  assign TileLinkRecursiveInterconnect_2_io_in_0_acquire_bits_client_xact_id = outmemsys_io_mmio_acquire_bits_client_xact_id;
  assign TileLinkRecursiveInterconnect_2_io_in_0_acquire_bits_addr_beat = outmemsys_io_mmio_acquire_bits_addr_beat;
  assign TileLinkRecursiveInterconnect_2_io_in_0_acquire_bits_is_builtin_type = outmemsys_io_mmio_acquire_bits_is_builtin_type;
  assign TileLinkRecursiveInterconnect_2_io_in_0_acquire_bits_a_type = outmemsys_io_mmio_acquire_bits_a_type;
  assign TileLinkRecursiveInterconnect_2_io_in_0_acquire_bits_union = outmemsys_io_mmio_acquire_bits_union;
  assign TileLinkRecursiveInterconnect_2_io_in_0_acquire_bits_data = outmemsys_io_mmio_acquire_bits_data;
  assign TileLinkRecursiveInterconnect_2_io_in_0_grant_ready = outmemsys_io_mmio_grant_ready;
  assign TileLinkRecursiveInterconnect_2_io_out_0_acquire_ready = DebugModule_1_io_tl_acquire_ready;
  assign TileLinkRecursiveInterconnect_2_io_out_0_grant_valid = DebugModule_1_io_tl_grant_valid;
  assign TileLinkRecursiveInterconnect_2_io_out_0_grant_bits_addr_beat = DebugModule_1_io_tl_grant_bits_addr_beat;
  assign TileLinkRecursiveInterconnect_2_io_out_0_grant_bits_client_xact_id = DebugModule_1_io_tl_grant_bits_client_xact_id;
  assign TileLinkRecursiveInterconnect_2_io_out_0_grant_bits_manager_xact_id = DebugModule_1_io_tl_grant_bits_manager_xact_id;
  assign TileLinkRecursiveInterconnect_2_io_out_0_grant_bits_is_builtin_type = DebugModule_1_io_tl_grant_bits_is_builtin_type;
  assign TileLinkRecursiveInterconnect_2_io_out_0_grant_bits_g_type = DebugModule_1_io_tl_grant_bits_g_type;
  assign TileLinkRecursiveInterconnect_2_io_out_0_grant_bits_data = DebugModule_1_io_tl_grant_bits_data;
  assign TileLinkRecursiveInterconnect_2_io_out_1_acquire_ready = ROMSlave_1_io_acquire_ready;
  assign TileLinkRecursiveInterconnect_2_io_out_1_grant_valid = ROMSlave_1_io_grant_valid;
  assign TileLinkRecursiveInterconnect_2_io_out_1_grant_bits_addr_beat = ROMSlave_1_io_grant_bits_addr_beat;
  assign TileLinkRecursiveInterconnect_2_io_out_1_grant_bits_client_xact_id = ROMSlave_1_io_grant_bits_client_xact_id;
  assign TileLinkRecursiveInterconnect_2_io_out_1_grant_bits_manager_xact_id = ROMSlave_1_io_grant_bits_manager_xact_id;
  assign TileLinkRecursiveInterconnect_2_io_out_1_grant_bits_is_builtin_type = ROMSlave_1_io_grant_bits_is_builtin_type;
  assign TileLinkRecursiveInterconnect_2_io_out_1_grant_bits_g_type = ROMSlave_1_io_grant_bits_g_type;
  assign TileLinkRecursiveInterconnect_2_io_out_1_grant_bits_data = ROMSlave_1_io_grant_bits_data;
  assign TileLinkRecursiveInterconnect_2_io_out_2_acquire_ready = PLIC_1_io_tl_acquire_ready;
  assign TileLinkRecursiveInterconnect_2_io_out_2_grant_valid = PLIC_1_io_tl_grant_valid;
  assign TileLinkRecursiveInterconnect_2_io_out_2_grant_bits_addr_beat = PLIC_1_io_tl_grant_bits_addr_beat;
  assign TileLinkRecursiveInterconnect_2_io_out_2_grant_bits_client_xact_id = PLIC_1_io_tl_grant_bits_client_xact_id;
  assign TileLinkRecursiveInterconnect_2_io_out_2_grant_bits_manager_xact_id = PLIC_1_io_tl_grant_bits_manager_xact_id;
  assign TileLinkRecursiveInterconnect_2_io_out_2_grant_bits_is_builtin_type = PLIC_1_io_tl_grant_bits_is_builtin_type;
  assign TileLinkRecursiveInterconnect_2_io_out_2_grant_bits_g_type = PLIC_1_io_tl_grant_bits_g_type;
  assign TileLinkRecursiveInterconnect_2_io_out_2_grant_bits_data = PLIC_1_io_tl_grant_bits_data;
  assign TileLinkRecursiveInterconnect_2_io_out_3_acquire_ready = PRCI_1_io_tl_acquire_ready;
  assign TileLinkRecursiveInterconnect_2_io_out_3_grant_valid = PRCI_1_io_tl_grant_valid;
  assign TileLinkRecursiveInterconnect_2_io_out_3_grant_bits_addr_beat = PRCI_1_io_tl_grant_bits_addr_beat;
  assign TileLinkRecursiveInterconnect_2_io_out_3_grant_bits_client_xact_id = PRCI_1_io_tl_grant_bits_client_xact_id;
  assign TileLinkRecursiveInterconnect_2_io_out_3_grant_bits_manager_xact_id = PRCI_1_io_tl_grant_bits_manager_xact_id;
  assign TileLinkRecursiveInterconnect_2_io_out_3_grant_bits_is_builtin_type = PRCI_1_io_tl_grant_bits_is_builtin_type;
  assign TileLinkRecursiveInterconnect_2_io_out_3_grant_bits_g_type = PRCI_1_io_tl_grant_bits_g_type;
  assign TileLinkRecursiveInterconnect_2_io_out_3_grant_bits_data = PRCI_1_io_tl_grant_bits_data;
  assign PLIC_1_clk = clk;
  assign PLIC_1_reset = reset;
  assign PLIC_1_io_devices_0_valid = LevelGateway_2_io_plic_valid;
  assign PLIC_1_io_devices_1_valid = LevelGateway_1_1_io_plic_valid;
  assign PLIC_1_io_tl_acquire_valid = TileLinkRecursiveInterconnect_2_io_out_2_acquire_valid;
  assign PLIC_1_io_tl_acquire_bits_addr_block = TileLinkRecursiveInterconnect_2_io_out_2_acquire_bits_addr_block;
  assign PLIC_1_io_tl_acquire_bits_client_xact_id = TileLinkRecursiveInterconnect_2_io_out_2_acquire_bits_client_xact_id;
  assign PLIC_1_io_tl_acquire_bits_addr_beat = TileLinkRecursiveInterconnect_2_io_out_2_acquire_bits_addr_beat;
  assign PLIC_1_io_tl_acquire_bits_is_builtin_type = TileLinkRecursiveInterconnect_2_io_out_2_acquire_bits_is_builtin_type;
  assign PLIC_1_io_tl_acquire_bits_a_type = TileLinkRecursiveInterconnect_2_io_out_2_acquire_bits_a_type;
  assign PLIC_1_io_tl_acquire_bits_union = TileLinkRecursiveInterconnect_2_io_out_2_acquire_bits_union;
  assign PLIC_1_io_tl_acquire_bits_data = TileLinkRecursiveInterconnect_2_io_out_2_acquire_bits_data;
  assign PLIC_1_io_tl_grant_ready = TileLinkRecursiveInterconnect_2_io_out_2_grant_ready;
  assign LevelGateway_2_clk = clk;
  assign LevelGateway_2_reset = reset;
  assign LevelGateway_2_io_interrupt = io_interrupts_0;
  assign LevelGateway_2_io_plic_ready = PLIC_1_io_devices_0_ready;
  assign LevelGateway_2_io_plic_complete = PLIC_1_io_devices_0_complete;
  assign LevelGateway_1_1_clk = clk;
  assign LevelGateway_1_1_reset = reset;
  assign LevelGateway_1_1_io_interrupt = io_interrupts_1;
  assign LevelGateway_1_1_io_plic_ready = PLIC_1_io_devices_1_ready;
  assign LevelGateway_1_1_io_plic_complete = PLIC_1_io_devices_1_complete;
  assign DebugModule_1_clk = clk;
  assign DebugModule_1_reset = reset;
  assign DebugModule_1_io_db_req_valid = io_debugBus_req_valid;
  assign DebugModule_1_io_db_req_bits_addr = io_debugBus_req_bits_addr;
  assign DebugModule_1_io_db_req_bits_op = io_debugBus_req_bits_op;
  assign DebugModule_1_io_db_req_bits_data = io_debugBus_req_bits_data;
  assign DebugModule_1_io_db_resp_ready = io_debugBus_resp_ready;
  assign DebugModule_1_io_tl_acquire_valid = TileLinkRecursiveInterconnect_2_io_out_0_acquire_valid;
  assign DebugModule_1_io_tl_acquire_bits_addr_block = TileLinkRecursiveInterconnect_2_io_out_0_acquire_bits_addr_block;
  assign DebugModule_1_io_tl_acquire_bits_client_xact_id = TileLinkRecursiveInterconnect_2_io_out_0_acquire_bits_client_xact_id;
  assign DebugModule_1_io_tl_acquire_bits_addr_beat = TileLinkRecursiveInterconnect_2_io_out_0_acquire_bits_addr_beat;
  assign DebugModule_1_io_tl_acquire_bits_is_builtin_type = TileLinkRecursiveInterconnect_2_io_out_0_acquire_bits_is_builtin_type;
  assign DebugModule_1_io_tl_acquire_bits_a_type = TileLinkRecursiveInterconnect_2_io_out_0_acquire_bits_a_type;
  assign DebugModule_1_io_tl_acquire_bits_union = TileLinkRecursiveInterconnect_2_io_out_0_acquire_bits_union;
  assign DebugModule_1_io_tl_acquire_bits_data = TileLinkRecursiveInterconnect_2_io_out_0_acquire_bits_data;
  assign DebugModule_1_io_tl_grant_ready = TileLinkRecursiveInterconnect_2_io_out_0_grant_ready;
  assign PRCI_1_clk = clk;
  assign PRCI_1_reset = reset;
  assign PRCI_1_io_interrupts_0_meip = PLIC_1_io_harts_0;
  assign PRCI_1_io_interrupts_0_seip = PLIC_1_io_harts_1;
  assign PRCI_1_io_interrupts_0_debug = DebugModule_1_io_debugInterrupts_0;
  assign PRCI_1_io_tl_acquire_valid = TileLinkRecursiveInterconnect_2_io_out_3_acquire_valid;
  assign PRCI_1_io_tl_acquire_bits_addr_block = TileLinkRecursiveInterconnect_2_io_out_3_acquire_bits_addr_block;
  assign PRCI_1_io_tl_acquire_bits_client_xact_id = TileLinkRecursiveInterconnect_2_io_out_3_acquire_bits_client_xact_id;
  assign PRCI_1_io_tl_acquire_bits_addr_beat = TileLinkRecursiveInterconnect_2_io_out_3_acquire_bits_addr_beat;
  assign PRCI_1_io_tl_acquire_bits_is_builtin_type = TileLinkRecursiveInterconnect_2_io_out_3_acquire_bits_is_builtin_type;
  assign PRCI_1_io_tl_acquire_bits_a_type = TileLinkRecursiveInterconnect_2_io_out_3_acquire_bits_a_type;
  assign PRCI_1_io_tl_acquire_bits_union = TileLinkRecursiveInterconnect_2_io_out_3_acquire_bits_union;
  assign PRCI_1_io_tl_acquire_bits_data = TileLinkRecursiveInterconnect_2_io_out_3_acquire_bits_data;
  assign PRCI_1_io_tl_grant_ready = TileLinkRecursiveInterconnect_2_io_out_3_grant_ready;
  assign PRCI_1_io_rtcTick = T_10962;
  assign T_10962 = T_10960 == 7'h63;
  assign T_10964 = T_10960 + 7'h1;
  assign T_10965 = T_10964[6:0];
  assign GEN_0 = T_10962 ? 7'h0 : T_10965;
  assign ROMSlave_1_clk = clk;
  assign ROMSlave_1_reset = reset;
  assign ROMSlave_1_io_acquire_valid = TileLinkRecursiveInterconnect_2_io_out_1_acquire_valid;
  assign ROMSlave_1_io_acquire_bits_addr_block = TileLinkRecursiveInterconnect_2_io_out_1_acquire_bits_addr_block;
  assign ROMSlave_1_io_acquire_bits_client_xact_id = TileLinkRecursiveInterconnect_2_io_out_1_acquire_bits_client_xact_id;
  assign ROMSlave_1_io_acquire_bits_addr_beat = TileLinkRecursiveInterconnect_2_io_out_1_acquire_bits_addr_beat;
  assign ROMSlave_1_io_acquire_bits_is_builtin_type = TileLinkRecursiveInterconnect_2_io_out_1_acquire_bits_is_builtin_type;
  assign ROMSlave_1_io_acquire_bits_a_type = TileLinkRecursiveInterconnect_2_io_out_1_acquire_bits_a_type;
  assign ROMSlave_1_io_acquire_bits_union = TileLinkRecursiveInterconnect_2_io_out_1_acquire_bits_union;
  assign ROMSlave_1_io_acquire_bits_data = TileLinkRecursiveInterconnect_2_io_out_1_acquire_bits_data;
  assign ROMSlave_1_io_grant_ready = TileLinkRecursiveInterconnect_2_io_out_1_grant_ready;
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifndef verilator
      #0.002;
    `endif
  `ifdef RANDOMIZE
  GEN_1 = {1{$random}};
  T_10960 = GEN_1[6:0];
  `endif
  end
`endif
  always @(posedge clk) begin
    if(reset) begin
      T_10960 <= 7'h0;
    end else begin
      if(T_10962) begin
        T_10960 <= 7'h0;
      end else begin
        T_10960 <= T_10965;
      end
    end
  end
endmodule
module Top(
  input   clk,
  input   reset,
  input   io_mem_axi_0_aw_ready,
  output  io_mem_axi_0_aw_valid,
  output [31:0] io_mem_axi_0_aw_bits_addr,
  output [7:0] io_mem_axi_0_aw_bits_len,
  output [2:0] io_mem_axi_0_aw_bits_size,
  output [1:0] io_mem_axi_0_aw_bits_burst,
  output  io_mem_axi_0_aw_bits_lock,
  output [3:0] io_mem_axi_0_aw_bits_cache,
  output [2:0] io_mem_axi_0_aw_bits_prot,
  output [3:0] io_mem_axi_0_aw_bits_qos,
  output [3:0] io_mem_axi_0_aw_bits_region,
  output [4:0] io_mem_axi_0_aw_bits_id,
  output  io_mem_axi_0_aw_bits_user,
  input   io_mem_axi_0_w_ready,
  output  io_mem_axi_0_w_valid,
  output [63:0] io_mem_axi_0_w_bits_data,
  output  io_mem_axi_0_w_bits_last,
  output [4:0] io_mem_axi_0_w_bits_id,
  output [7:0] io_mem_axi_0_w_bits_strb,
  output  io_mem_axi_0_w_bits_user,
  output  io_mem_axi_0_b_ready,
  input   io_mem_axi_0_b_valid,
  input  [1:0] io_mem_axi_0_b_bits_resp,
  input  [4:0] io_mem_axi_0_b_bits_id,
  input   io_mem_axi_0_b_bits_user,
  input   io_mem_axi_0_ar_ready,
  output  io_mem_axi_0_ar_valid,
  output [31:0] io_mem_axi_0_ar_bits_addr,
  output [7:0] io_mem_axi_0_ar_bits_len,
  output [2:0] io_mem_axi_0_ar_bits_size,
  output [1:0] io_mem_axi_0_ar_bits_burst,
  output  io_mem_axi_0_ar_bits_lock,
  output [3:0] io_mem_axi_0_ar_bits_cache,
  output [2:0] io_mem_axi_0_ar_bits_prot,
  output [3:0] io_mem_axi_0_ar_bits_qos,
  output [3:0] io_mem_axi_0_ar_bits_region,
  output [4:0] io_mem_axi_0_ar_bits_id,
  output  io_mem_axi_0_ar_bits_user,
  output  io_mem_axi_0_r_ready,
  input   io_mem_axi_0_r_valid,
  input  [1:0] io_mem_axi_0_r_bits_resp,
  input  [63:0] io_mem_axi_0_r_bits_data,
  input   io_mem_axi_0_r_bits_last,
  input  [4:0] io_mem_axi_0_r_bits_id,
  input   io_mem_axi_0_r_bits_user,
  input   io_interrupts_0,
  input   io_interrupts_1,
  output  io_debug_req_ready,
  input   io_debug_req_valid,
  input  [4:0] io_debug_req_bits_addr,
  input  [1:0] io_debug_req_bits_op,
  input  [33:0] io_debug_req_bits_data,
  input   io_debug_resp_ready,
  output  io_debug_resp_valid,
  output [1:0] io_debug_resp_bits_resp,
  output [33:0] io_debug_resp_bits_data
);
  wire  tileResets_0;
  wire  RocketTile_1_clk;
  wire  RocketTile_1_reset;
  wire  RocketTile_1_io_cached_0_acquire_ready;
  wire  RocketTile_1_io_cached_0_acquire_valid;
  wire [25:0] RocketTile_1_io_cached_0_acquire_bits_addr_block;
  wire  RocketTile_1_io_cached_0_acquire_bits_client_xact_id;
  wire [2:0] RocketTile_1_io_cached_0_acquire_bits_addr_beat;
  wire  RocketTile_1_io_cached_0_acquire_bits_is_builtin_type;
  wire [2:0] RocketTile_1_io_cached_0_acquire_bits_a_type;
  wire [11:0] RocketTile_1_io_cached_0_acquire_bits_union;
  wire [63:0] RocketTile_1_io_cached_0_acquire_bits_data;
  wire  RocketTile_1_io_cached_0_probe_ready;
  wire  RocketTile_1_io_cached_0_probe_valid;
  wire [25:0] RocketTile_1_io_cached_0_probe_bits_addr_block;
  wire [1:0] RocketTile_1_io_cached_0_probe_bits_p_type;
  wire  RocketTile_1_io_cached_0_release_ready;
  wire  RocketTile_1_io_cached_0_release_valid;
  wire [2:0] RocketTile_1_io_cached_0_release_bits_addr_beat;
  wire [25:0] RocketTile_1_io_cached_0_release_bits_addr_block;
  wire  RocketTile_1_io_cached_0_release_bits_client_xact_id;
  wire  RocketTile_1_io_cached_0_release_bits_voluntary;
  wire [2:0] RocketTile_1_io_cached_0_release_bits_r_type;
  wire [63:0] RocketTile_1_io_cached_0_release_bits_data;
  wire  RocketTile_1_io_cached_0_grant_ready;
  wire  RocketTile_1_io_cached_0_grant_valid;
  wire [2:0] RocketTile_1_io_cached_0_grant_bits_addr_beat;
  wire  RocketTile_1_io_cached_0_grant_bits_client_xact_id;
  wire [3:0] RocketTile_1_io_cached_0_grant_bits_manager_xact_id;
  wire  RocketTile_1_io_cached_0_grant_bits_is_builtin_type;
  wire [3:0] RocketTile_1_io_cached_0_grant_bits_g_type;
  wire [63:0] RocketTile_1_io_cached_0_grant_bits_data;
  wire  RocketTile_1_io_cached_0_grant_bits_manager_id;
  wire  RocketTile_1_io_cached_0_finish_ready;
  wire  RocketTile_1_io_cached_0_finish_valid;
  wire [3:0] RocketTile_1_io_cached_0_finish_bits_manager_xact_id;
  wire  RocketTile_1_io_cached_0_finish_bits_manager_id;
  wire  RocketTile_1_io_uncached_0_acquire_ready;
  wire  RocketTile_1_io_uncached_0_acquire_valid;
  wire [25:0] RocketTile_1_io_uncached_0_acquire_bits_addr_block;
  wire  RocketTile_1_io_uncached_0_acquire_bits_client_xact_id;
  wire [2:0] RocketTile_1_io_uncached_0_acquire_bits_addr_beat;
  wire  RocketTile_1_io_uncached_0_acquire_bits_is_builtin_type;
  wire [2:0] RocketTile_1_io_uncached_0_acquire_bits_a_type;
  wire [11:0] RocketTile_1_io_uncached_0_acquire_bits_union;
  wire [63:0] RocketTile_1_io_uncached_0_acquire_bits_data;
  wire  RocketTile_1_io_uncached_0_grant_ready;
  wire  RocketTile_1_io_uncached_0_grant_valid;
  wire [2:0] RocketTile_1_io_uncached_0_grant_bits_addr_beat;
  wire  RocketTile_1_io_uncached_0_grant_bits_client_xact_id;
  wire [3:0] RocketTile_1_io_uncached_0_grant_bits_manager_xact_id;
  wire  RocketTile_1_io_uncached_0_grant_bits_is_builtin_type;
  wire [3:0] RocketTile_1_io_uncached_0_grant_bits_g_type;
  wire [63:0] RocketTile_1_io_uncached_0_grant_bits_data;
  wire  RocketTile_1_io_prci_reset;
  wire  RocketTile_1_io_prci_id;
  wire  RocketTile_1_io_prci_interrupts_meip;
  wire  RocketTile_1_io_prci_interrupts_seip;
  wire  RocketTile_1_io_prci_interrupts_debug;
  wire  RocketTile_1_io_prci_interrupts_mtip;
  wire  RocketTile_1_io_prci_interrupts_msip;
  wire  uncore_clk;
  wire  uncore_reset;
  wire  uncore_io_mem_axi_0_aw_ready;
  wire  uncore_io_mem_axi_0_aw_valid;
  wire [31:0] uncore_io_mem_axi_0_aw_bits_addr;
  wire [7:0] uncore_io_mem_axi_0_aw_bits_len;
  wire [2:0] uncore_io_mem_axi_0_aw_bits_size;
  wire [1:0] uncore_io_mem_axi_0_aw_bits_burst;
  wire  uncore_io_mem_axi_0_aw_bits_lock;
  wire [3:0] uncore_io_mem_axi_0_aw_bits_cache;
  wire [2:0] uncore_io_mem_axi_0_aw_bits_prot;
  wire [3:0] uncore_io_mem_axi_0_aw_bits_qos;
  wire [3:0] uncore_io_mem_axi_0_aw_bits_region;
  wire [4:0] uncore_io_mem_axi_0_aw_bits_id;
  wire  uncore_io_mem_axi_0_aw_bits_user;
  wire  uncore_io_mem_axi_0_w_ready;
  wire  uncore_io_mem_axi_0_w_valid;
  wire [63:0] uncore_io_mem_axi_0_w_bits_data;
  wire  uncore_io_mem_axi_0_w_bits_last;
  wire [4:0] uncore_io_mem_axi_0_w_bits_id;
  wire [7:0] uncore_io_mem_axi_0_w_bits_strb;
  wire  uncore_io_mem_axi_0_w_bits_user;
  wire  uncore_io_mem_axi_0_b_ready;
  wire  uncore_io_mem_axi_0_b_valid;
  wire [1:0] uncore_io_mem_axi_0_b_bits_resp;
  wire [4:0] uncore_io_mem_axi_0_b_bits_id;
  wire  uncore_io_mem_axi_0_b_bits_user;
  wire  uncore_io_mem_axi_0_ar_ready;
  wire  uncore_io_mem_axi_0_ar_valid;
  wire [31:0] uncore_io_mem_axi_0_ar_bits_addr;
  wire [7:0] uncore_io_mem_axi_0_ar_bits_len;
  wire [2:0] uncore_io_mem_axi_0_ar_bits_size;
  wire [1:0] uncore_io_mem_axi_0_ar_bits_burst;
  wire  uncore_io_mem_axi_0_ar_bits_lock;
  wire [3:0] uncore_io_mem_axi_0_ar_bits_cache;
  wire [2:0] uncore_io_mem_axi_0_ar_bits_prot;
  wire [3:0] uncore_io_mem_axi_0_ar_bits_qos;
  wire [3:0] uncore_io_mem_axi_0_ar_bits_region;
  wire [4:0] uncore_io_mem_axi_0_ar_bits_id;
  wire  uncore_io_mem_axi_0_ar_bits_user;
  wire  uncore_io_mem_axi_0_r_ready;
  wire  uncore_io_mem_axi_0_r_valid;
  wire [1:0] uncore_io_mem_axi_0_r_bits_resp;
  wire [63:0] uncore_io_mem_axi_0_r_bits_data;
  wire  uncore_io_mem_axi_0_r_bits_last;
  wire [4:0] uncore_io_mem_axi_0_r_bits_id;
  wire  uncore_io_mem_axi_0_r_bits_user;
  wire  uncore_io_tiles_cached_0_acquire_ready;
  wire  uncore_io_tiles_cached_0_acquire_valid;
  wire [25:0] uncore_io_tiles_cached_0_acquire_bits_addr_block;
  wire  uncore_io_tiles_cached_0_acquire_bits_client_xact_id;
  wire [2:0] uncore_io_tiles_cached_0_acquire_bits_addr_beat;
  wire  uncore_io_tiles_cached_0_acquire_bits_is_builtin_type;
  wire [2:0] uncore_io_tiles_cached_0_acquire_bits_a_type;
  wire [11:0] uncore_io_tiles_cached_0_acquire_bits_union;
  wire [63:0] uncore_io_tiles_cached_0_acquire_bits_data;
  wire  uncore_io_tiles_cached_0_probe_ready;
  wire  uncore_io_tiles_cached_0_probe_valid;
  wire [25:0] uncore_io_tiles_cached_0_probe_bits_addr_block;
  wire [1:0] uncore_io_tiles_cached_0_probe_bits_p_type;
  wire  uncore_io_tiles_cached_0_release_ready;
  wire  uncore_io_tiles_cached_0_release_valid;
  wire [2:0] uncore_io_tiles_cached_0_release_bits_addr_beat;
  wire [25:0] uncore_io_tiles_cached_0_release_bits_addr_block;
  wire  uncore_io_tiles_cached_0_release_bits_client_xact_id;
  wire  uncore_io_tiles_cached_0_release_bits_voluntary;
  wire [2:0] uncore_io_tiles_cached_0_release_bits_r_type;
  wire [63:0] uncore_io_tiles_cached_0_release_bits_data;
  wire  uncore_io_tiles_cached_0_grant_ready;
  wire  uncore_io_tiles_cached_0_grant_valid;
  wire [2:0] uncore_io_tiles_cached_0_grant_bits_addr_beat;
  wire  uncore_io_tiles_cached_0_grant_bits_client_xact_id;
  wire [3:0] uncore_io_tiles_cached_0_grant_bits_manager_xact_id;
  wire  uncore_io_tiles_cached_0_grant_bits_is_builtin_type;
  wire [3:0] uncore_io_tiles_cached_0_grant_bits_g_type;
  wire [63:0] uncore_io_tiles_cached_0_grant_bits_data;
  wire  uncore_io_tiles_cached_0_grant_bits_manager_id;
  wire  uncore_io_tiles_cached_0_finish_ready;
  wire  uncore_io_tiles_cached_0_finish_valid;
  wire [3:0] uncore_io_tiles_cached_0_finish_bits_manager_xact_id;
  wire  uncore_io_tiles_cached_0_finish_bits_manager_id;
  wire  uncore_io_tiles_uncached_0_acquire_ready;
  wire  uncore_io_tiles_uncached_0_acquire_valid;
  wire [25:0] uncore_io_tiles_uncached_0_acquire_bits_addr_block;
  wire  uncore_io_tiles_uncached_0_acquire_bits_client_xact_id;
  wire [2:0] uncore_io_tiles_uncached_0_acquire_bits_addr_beat;
  wire  uncore_io_tiles_uncached_0_acquire_bits_is_builtin_type;
  wire [2:0] uncore_io_tiles_uncached_0_acquire_bits_a_type;
  wire [11:0] uncore_io_tiles_uncached_0_acquire_bits_union;
  wire [63:0] uncore_io_tiles_uncached_0_acquire_bits_data;
  wire  uncore_io_tiles_uncached_0_grant_ready;
  wire  uncore_io_tiles_uncached_0_grant_valid;
  wire [2:0] uncore_io_tiles_uncached_0_grant_bits_addr_beat;
  wire  uncore_io_tiles_uncached_0_grant_bits_client_xact_id;
  wire [3:0] uncore_io_tiles_uncached_0_grant_bits_manager_xact_id;
  wire  uncore_io_tiles_uncached_0_grant_bits_is_builtin_type;
  wire [3:0] uncore_io_tiles_uncached_0_grant_bits_g_type;
  wire [63:0] uncore_io_tiles_uncached_0_grant_bits_data;
  wire  uncore_io_prci_0_reset;
  wire  uncore_io_prci_0_id;
  wire  uncore_io_prci_0_interrupts_meip;
  wire  uncore_io_prci_0_interrupts_seip;
  wire  uncore_io_prci_0_interrupts_debug;
  wire  uncore_io_prci_0_interrupts_mtip;
  wire  uncore_io_prci_0_interrupts_msip;
  wire  uncore_io_interrupts_0;
  wire  uncore_io_interrupts_1;
  wire  uncore_io_debugBus_req_ready;
  wire  uncore_io_debugBus_req_valid;
  wire [4:0] uncore_io_debugBus_req_bits_addr;
  wire [1:0] uncore_io_debugBus_req_bits_op;
  wire [33:0] uncore_io_debugBus_req_bits_data;
  wire  uncore_io_debugBus_resp_ready;
  wire  uncore_io_debugBus_resp_valid;
  wire [1:0] uncore_io_debugBus_resp_bits_resp;
  wire [33:0] uncore_io_debugBus_resp_bits_data;
  RocketTile RocketTile_1 (
    .clk(RocketTile_1_clk),
    .reset(RocketTile_1_reset),
    .io_cached_0_acquire_ready(RocketTile_1_io_cached_0_acquire_ready),
    .io_cached_0_acquire_valid(RocketTile_1_io_cached_0_acquire_valid),
    .io_cached_0_acquire_bits_addr_block(RocketTile_1_io_cached_0_acquire_bits_addr_block),
    .io_cached_0_acquire_bits_client_xact_id(RocketTile_1_io_cached_0_acquire_bits_client_xact_id),
    .io_cached_0_acquire_bits_addr_beat(RocketTile_1_io_cached_0_acquire_bits_addr_beat),
    .io_cached_0_acquire_bits_is_builtin_type(RocketTile_1_io_cached_0_acquire_bits_is_builtin_type),
    .io_cached_0_acquire_bits_a_type(RocketTile_1_io_cached_0_acquire_bits_a_type),
    .io_cached_0_acquire_bits_union(RocketTile_1_io_cached_0_acquire_bits_union),
    .io_cached_0_acquire_bits_data(RocketTile_1_io_cached_0_acquire_bits_data),
    .io_cached_0_probe_ready(RocketTile_1_io_cached_0_probe_ready),
    .io_cached_0_probe_valid(RocketTile_1_io_cached_0_probe_valid),
    .io_cached_0_probe_bits_addr_block(RocketTile_1_io_cached_0_probe_bits_addr_block),
    .io_cached_0_probe_bits_p_type(RocketTile_1_io_cached_0_probe_bits_p_type),
    .io_cached_0_release_ready(RocketTile_1_io_cached_0_release_ready),
    .io_cached_0_release_valid(RocketTile_1_io_cached_0_release_valid),
    .io_cached_0_release_bits_addr_beat(RocketTile_1_io_cached_0_release_bits_addr_beat),
    .io_cached_0_release_bits_addr_block(RocketTile_1_io_cached_0_release_bits_addr_block),
    .io_cached_0_release_bits_client_xact_id(RocketTile_1_io_cached_0_release_bits_client_xact_id),
    .io_cached_0_release_bits_voluntary(RocketTile_1_io_cached_0_release_bits_voluntary),
    .io_cached_0_release_bits_r_type(RocketTile_1_io_cached_0_release_bits_r_type),
    .io_cached_0_release_bits_data(RocketTile_1_io_cached_0_release_bits_data),
    .io_cached_0_grant_ready(RocketTile_1_io_cached_0_grant_ready),
    .io_cached_0_grant_valid(RocketTile_1_io_cached_0_grant_valid),
    .io_cached_0_grant_bits_addr_beat(RocketTile_1_io_cached_0_grant_bits_addr_beat),
    .io_cached_0_grant_bits_client_xact_id(RocketTile_1_io_cached_0_grant_bits_client_xact_id),
    .io_cached_0_grant_bits_manager_xact_id(RocketTile_1_io_cached_0_grant_bits_manager_xact_id),
    .io_cached_0_grant_bits_is_builtin_type(RocketTile_1_io_cached_0_grant_bits_is_builtin_type),
    .io_cached_0_grant_bits_g_type(RocketTile_1_io_cached_0_grant_bits_g_type),
    .io_cached_0_grant_bits_data(RocketTile_1_io_cached_0_grant_bits_data),
    .io_cached_0_grant_bits_manager_id(RocketTile_1_io_cached_0_grant_bits_manager_id),
    .io_cached_0_finish_ready(RocketTile_1_io_cached_0_finish_ready),
    .io_cached_0_finish_valid(RocketTile_1_io_cached_0_finish_valid),
    .io_cached_0_finish_bits_manager_xact_id(RocketTile_1_io_cached_0_finish_bits_manager_xact_id),
    .io_cached_0_finish_bits_manager_id(RocketTile_1_io_cached_0_finish_bits_manager_id),
    .io_uncached_0_acquire_ready(RocketTile_1_io_uncached_0_acquire_ready),
    .io_uncached_0_acquire_valid(RocketTile_1_io_uncached_0_acquire_valid),
    .io_uncached_0_acquire_bits_addr_block(RocketTile_1_io_uncached_0_acquire_bits_addr_block),
    .io_uncached_0_acquire_bits_client_xact_id(RocketTile_1_io_uncached_0_acquire_bits_client_xact_id),
    .io_uncached_0_acquire_bits_addr_beat(RocketTile_1_io_uncached_0_acquire_bits_addr_beat),
    .io_uncached_0_acquire_bits_is_builtin_type(RocketTile_1_io_uncached_0_acquire_bits_is_builtin_type),
    .io_uncached_0_acquire_bits_a_type(RocketTile_1_io_uncached_0_acquire_bits_a_type),
    .io_uncached_0_acquire_bits_union(RocketTile_1_io_uncached_0_acquire_bits_union),
    .io_uncached_0_acquire_bits_data(RocketTile_1_io_uncached_0_acquire_bits_data),
    .io_uncached_0_grant_ready(RocketTile_1_io_uncached_0_grant_ready),
    .io_uncached_0_grant_valid(RocketTile_1_io_uncached_0_grant_valid),
    .io_uncached_0_grant_bits_addr_beat(RocketTile_1_io_uncached_0_grant_bits_addr_beat),
    .io_uncached_0_grant_bits_client_xact_id(RocketTile_1_io_uncached_0_grant_bits_client_xact_id),
    .io_uncached_0_grant_bits_manager_xact_id(RocketTile_1_io_uncached_0_grant_bits_manager_xact_id),
    .io_uncached_0_grant_bits_is_builtin_type(RocketTile_1_io_uncached_0_grant_bits_is_builtin_type),
    .io_uncached_0_grant_bits_g_type(RocketTile_1_io_uncached_0_grant_bits_g_type),
    .io_uncached_0_grant_bits_data(RocketTile_1_io_uncached_0_grant_bits_data),
    .io_prci_reset(RocketTile_1_io_prci_reset),
    .io_prci_id(RocketTile_1_io_prci_id),
    .io_prci_interrupts_meip(RocketTile_1_io_prci_interrupts_meip),
    .io_prci_interrupts_seip(RocketTile_1_io_prci_interrupts_seip),
    .io_prci_interrupts_debug(RocketTile_1_io_prci_interrupts_debug),
    .io_prci_interrupts_mtip(RocketTile_1_io_prci_interrupts_mtip),
    .io_prci_interrupts_msip(RocketTile_1_io_prci_interrupts_msip)
  );
  Uncore uncore (
    .clk(uncore_clk),
    .reset(uncore_reset),
    .io_mem_axi_0_aw_ready(uncore_io_mem_axi_0_aw_ready),
    .io_mem_axi_0_aw_valid(uncore_io_mem_axi_0_aw_valid),
    .io_mem_axi_0_aw_bits_addr(uncore_io_mem_axi_0_aw_bits_addr),
    .io_mem_axi_0_aw_bits_len(uncore_io_mem_axi_0_aw_bits_len),
    .io_mem_axi_0_aw_bits_size(uncore_io_mem_axi_0_aw_bits_size),
    .io_mem_axi_0_aw_bits_burst(uncore_io_mem_axi_0_aw_bits_burst),
    .io_mem_axi_0_aw_bits_lock(uncore_io_mem_axi_0_aw_bits_lock),
    .io_mem_axi_0_aw_bits_cache(uncore_io_mem_axi_0_aw_bits_cache),
    .io_mem_axi_0_aw_bits_prot(uncore_io_mem_axi_0_aw_bits_prot),
    .io_mem_axi_0_aw_bits_qos(uncore_io_mem_axi_0_aw_bits_qos),
    .io_mem_axi_0_aw_bits_region(uncore_io_mem_axi_0_aw_bits_region),
    .io_mem_axi_0_aw_bits_id(uncore_io_mem_axi_0_aw_bits_id),
    .io_mem_axi_0_aw_bits_user(uncore_io_mem_axi_0_aw_bits_user),
    .io_mem_axi_0_w_ready(uncore_io_mem_axi_0_w_ready),
    .io_mem_axi_0_w_valid(uncore_io_mem_axi_0_w_valid),
    .io_mem_axi_0_w_bits_data(uncore_io_mem_axi_0_w_bits_data),
    .io_mem_axi_0_w_bits_last(uncore_io_mem_axi_0_w_bits_last),
    .io_mem_axi_0_w_bits_id(uncore_io_mem_axi_0_w_bits_id),
    .io_mem_axi_0_w_bits_strb(uncore_io_mem_axi_0_w_bits_strb),
    .io_mem_axi_0_w_bits_user(uncore_io_mem_axi_0_w_bits_user),
    .io_mem_axi_0_b_ready(uncore_io_mem_axi_0_b_ready),
    .io_mem_axi_0_b_valid(uncore_io_mem_axi_0_b_valid),
    .io_mem_axi_0_b_bits_resp(uncore_io_mem_axi_0_b_bits_resp),
    .io_mem_axi_0_b_bits_id(uncore_io_mem_axi_0_b_bits_id),
    .io_mem_axi_0_b_bits_user(uncore_io_mem_axi_0_b_bits_user),
    .io_mem_axi_0_ar_ready(uncore_io_mem_axi_0_ar_ready),
    .io_mem_axi_0_ar_valid(uncore_io_mem_axi_0_ar_valid),
    .io_mem_axi_0_ar_bits_addr(uncore_io_mem_axi_0_ar_bits_addr),
    .io_mem_axi_0_ar_bits_len(uncore_io_mem_axi_0_ar_bits_len),
    .io_mem_axi_0_ar_bits_size(uncore_io_mem_axi_0_ar_bits_size),
    .io_mem_axi_0_ar_bits_burst(uncore_io_mem_axi_0_ar_bits_burst),
    .io_mem_axi_0_ar_bits_lock(uncore_io_mem_axi_0_ar_bits_lock),
    .io_mem_axi_0_ar_bits_cache(uncore_io_mem_axi_0_ar_bits_cache),
    .io_mem_axi_0_ar_bits_prot(uncore_io_mem_axi_0_ar_bits_prot),
    .io_mem_axi_0_ar_bits_qos(uncore_io_mem_axi_0_ar_bits_qos),
    .io_mem_axi_0_ar_bits_region(uncore_io_mem_axi_0_ar_bits_region),
    .io_mem_axi_0_ar_bits_id(uncore_io_mem_axi_0_ar_bits_id),
    .io_mem_axi_0_ar_bits_user(uncore_io_mem_axi_0_ar_bits_user),
    .io_mem_axi_0_r_ready(uncore_io_mem_axi_0_r_ready),
    .io_mem_axi_0_r_valid(uncore_io_mem_axi_0_r_valid),
    .io_mem_axi_0_r_bits_resp(uncore_io_mem_axi_0_r_bits_resp),
    .io_mem_axi_0_r_bits_data(uncore_io_mem_axi_0_r_bits_data),
    .io_mem_axi_0_r_bits_last(uncore_io_mem_axi_0_r_bits_last),
    .io_mem_axi_0_r_bits_id(uncore_io_mem_axi_0_r_bits_id),
    .io_mem_axi_0_r_bits_user(uncore_io_mem_axi_0_r_bits_user),
    .io_tiles_cached_0_acquire_ready(uncore_io_tiles_cached_0_acquire_ready),
    .io_tiles_cached_0_acquire_valid(uncore_io_tiles_cached_0_acquire_valid),
    .io_tiles_cached_0_acquire_bits_addr_block(uncore_io_tiles_cached_0_acquire_bits_addr_block),
    .io_tiles_cached_0_acquire_bits_client_xact_id(uncore_io_tiles_cached_0_acquire_bits_client_xact_id),
    .io_tiles_cached_0_acquire_bits_addr_beat(uncore_io_tiles_cached_0_acquire_bits_addr_beat),
    .io_tiles_cached_0_acquire_bits_is_builtin_type(uncore_io_tiles_cached_0_acquire_bits_is_builtin_type),
    .io_tiles_cached_0_acquire_bits_a_type(uncore_io_tiles_cached_0_acquire_bits_a_type),
    .io_tiles_cached_0_acquire_bits_union(uncore_io_tiles_cached_0_acquire_bits_union),
    .io_tiles_cached_0_acquire_bits_data(uncore_io_tiles_cached_0_acquire_bits_data),
    .io_tiles_cached_0_probe_ready(uncore_io_tiles_cached_0_probe_ready),
    .io_tiles_cached_0_probe_valid(uncore_io_tiles_cached_0_probe_valid),
    .io_tiles_cached_0_probe_bits_addr_block(uncore_io_tiles_cached_0_probe_bits_addr_block),
    .io_tiles_cached_0_probe_bits_p_type(uncore_io_tiles_cached_0_probe_bits_p_type),
    .io_tiles_cached_0_release_ready(uncore_io_tiles_cached_0_release_ready),
    .io_tiles_cached_0_release_valid(uncore_io_tiles_cached_0_release_valid),
    .io_tiles_cached_0_release_bits_addr_beat(uncore_io_tiles_cached_0_release_bits_addr_beat),
    .io_tiles_cached_0_release_bits_addr_block(uncore_io_tiles_cached_0_release_bits_addr_block),
    .io_tiles_cached_0_release_bits_client_xact_id(uncore_io_tiles_cached_0_release_bits_client_xact_id),
    .io_tiles_cached_0_release_bits_voluntary(uncore_io_tiles_cached_0_release_bits_voluntary),
    .io_tiles_cached_0_release_bits_r_type(uncore_io_tiles_cached_0_release_bits_r_type),
    .io_tiles_cached_0_release_bits_data(uncore_io_tiles_cached_0_release_bits_data),
    .io_tiles_cached_0_grant_ready(uncore_io_tiles_cached_0_grant_ready),
    .io_tiles_cached_0_grant_valid(uncore_io_tiles_cached_0_grant_valid),
    .io_tiles_cached_0_grant_bits_addr_beat(uncore_io_tiles_cached_0_grant_bits_addr_beat),
    .io_tiles_cached_0_grant_bits_client_xact_id(uncore_io_tiles_cached_0_grant_bits_client_xact_id),
    .io_tiles_cached_0_grant_bits_manager_xact_id(uncore_io_tiles_cached_0_grant_bits_manager_xact_id),
    .io_tiles_cached_0_grant_bits_is_builtin_type(uncore_io_tiles_cached_0_grant_bits_is_builtin_type),
    .io_tiles_cached_0_grant_bits_g_type(uncore_io_tiles_cached_0_grant_bits_g_type),
    .io_tiles_cached_0_grant_bits_data(uncore_io_tiles_cached_0_grant_bits_data),
    .io_tiles_cached_0_grant_bits_manager_id(uncore_io_tiles_cached_0_grant_bits_manager_id),
    .io_tiles_cached_0_finish_ready(uncore_io_tiles_cached_0_finish_ready),
    .io_tiles_cached_0_finish_valid(uncore_io_tiles_cached_0_finish_valid),
    .io_tiles_cached_0_finish_bits_manager_xact_id(uncore_io_tiles_cached_0_finish_bits_manager_xact_id),
    .io_tiles_cached_0_finish_bits_manager_id(uncore_io_tiles_cached_0_finish_bits_manager_id),
    .io_tiles_uncached_0_acquire_ready(uncore_io_tiles_uncached_0_acquire_ready),
    .io_tiles_uncached_0_acquire_valid(uncore_io_tiles_uncached_0_acquire_valid),
    .io_tiles_uncached_0_acquire_bits_addr_block(uncore_io_tiles_uncached_0_acquire_bits_addr_block),
    .io_tiles_uncached_0_acquire_bits_client_xact_id(uncore_io_tiles_uncached_0_acquire_bits_client_xact_id),
    .io_tiles_uncached_0_acquire_bits_addr_beat(uncore_io_tiles_uncached_0_acquire_bits_addr_beat),
    .io_tiles_uncached_0_acquire_bits_is_builtin_type(uncore_io_tiles_uncached_0_acquire_bits_is_builtin_type),
    .io_tiles_uncached_0_acquire_bits_a_type(uncore_io_tiles_uncached_0_acquire_bits_a_type),
    .io_tiles_uncached_0_acquire_bits_union(uncore_io_tiles_uncached_0_acquire_bits_union),
    .io_tiles_uncached_0_acquire_bits_data(uncore_io_tiles_uncached_0_acquire_bits_data),
    .io_tiles_uncached_0_grant_ready(uncore_io_tiles_uncached_0_grant_ready),
    .io_tiles_uncached_0_grant_valid(uncore_io_tiles_uncached_0_grant_valid),
    .io_tiles_uncached_0_grant_bits_addr_beat(uncore_io_tiles_uncached_0_grant_bits_addr_beat),
    .io_tiles_uncached_0_grant_bits_client_xact_id(uncore_io_tiles_uncached_0_grant_bits_client_xact_id),
    .io_tiles_uncached_0_grant_bits_manager_xact_id(uncore_io_tiles_uncached_0_grant_bits_manager_xact_id),
    .io_tiles_uncached_0_grant_bits_is_builtin_type(uncore_io_tiles_uncached_0_grant_bits_is_builtin_type),
    .io_tiles_uncached_0_grant_bits_g_type(uncore_io_tiles_uncached_0_grant_bits_g_type),
    .io_tiles_uncached_0_grant_bits_data(uncore_io_tiles_uncached_0_grant_bits_data),
    .io_prci_0_reset(uncore_io_prci_0_reset),
    .io_prci_0_id(uncore_io_prci_0_id),
    .io_prci_0_interrupts_meip(uncore_io_prci_0_interrupts_meip),
    .io_prci_0_interrupts_seip(uncore_io_prci_0_interrupts_seip),
    .io_prci_0_interrupts_debug(uncore_io_prci_0_interrupts_debug),
    .io_prci_0_interrupts_mtip(uncore_io_prci_0_interrupts_mtip),
    .io_prci_0_interrupts_msip(uncore_io_prci_0_interrupts_msip),
    .io_interrupts_0(uncore_io_interrupts_0),
    .io_interrupts_1(uncore_io_interrupts_1),
    .io_debugBus_req_ready(uncore_io_debugBus_req_ready),
    .io_debugBus_req_valid(uncore_io_debugBus_req_valid),
    .io_debugBus_req_bits_addr(uncore_io_debugBus_req_bits_addr),
    .io_debugBus_req_bits_op(uncore_io_debugBus_req_bits_op),
    .io_debugBus_req_bits_data(uncore_io_debugBus_req_bits_data),
    .io_debugBus_resp_ready(uncore_io_debugBus_resp_ready),
    .io_debugBus_resp_valid(uncore_io_debugBus_resp_valid),
    .io_debugBus_resp_bits_resp(uncore_io_debugBus_resp_bits_resp),
    .io_debugBus_resp_bits_data(uncore_io_debugBus_resp_bits_data)
  );
  assign io_mem_axi_0_aw_valid = uncore_io_mem_axi_0_aw_valid;
  assign io_mem_axi_0_aw_bits_addr = uncore_io_mem_axi_0_aw_bits_addr;
  assign io_mem_axi_0_aw_bits_len = uncore_io_mem_axi_0_aw_bits_len;
  assign io_mem_axi_0_aw_bits_size = uncore_io_mem_axi_0_aw_bits_size;
  assign io_mem_axi_0_aw_bits_burst = uncore_io_mem_axi_0_aw_bits_burst;
  assign io_mem_axi_0_aw_bits_lock = uncore_io_mem_axi_0_aw_bits_lock;
  assign io_mem_axi_0_aw_bits_cache = uncore_io_mem_axi_0_aw_bits_cache;
  assign io_mem_axi_0_aw_bits_prot = uncore_io_mem_axi_0_aw_bits_prot;
  assign io_mem_axi_0_aw_bits_qos = uncore_io_mem_axi_0_aw_bits_qos;
  assign io_mem_axi_0_aw_bits_region = uncore_io_mem_axi_0_aw_bits_region;
  assign io_mem_axi_0_aw_bits_id = uncore_io_mem_axi_0_aw_bits_id;
  assign io_mem_axi_0_aw_bits_user = uncore_io_mem_axi_0_aw_bits_user;
  assign io_mem_axi_0_w_valid = uncore_io_mem_axi_0_w_valid;
  assign io_mem_axi_0_w_bits_data = uncore_io_mem_axi_0_w_bits_data;
  assign io_mem_axi_0_w_bits_last = uncore_io_mem_axi_0_w_bits_last;
  assign io_mem_axi_0_w_bits_id = uncore_io_mem_axi_0_w_bits_id;
  assign io_mem_axi_0_w_bits_strb = uncore_io_mem_axi_0_w_bits_strb;
  assign io_mem_axi_0_w_bits_user = uncore_io_mem_axi_0_w_bits_user;
  assign io_mem_axi_0_b_ready = uncore_io_mem_axi_0_b_ready;
  assign io_mem_axi_0_ar_valid = uncore_io_mem_axi_0_ar_valid;
  assign io_mem_axi_0_ar_bits_addr = uncore_io_mem_axi_0_ar_bits_addr;
  assign io_mem_axi_0_ar_bits_len = uncore_io_mem_axi_0_ar_bits_len;
  assign io_mem_axi_0_ar_bits_size = uncore_io_mem_axi_0_ar_bits_size;
  assign io_mem_axi_0_ar_bits_burst = uncore_io_mem_axi_0_ar_bits_burst;
  assign io_mem_axi_0_ar_bits_lock = uncore_io_mem_axi_0_ar_bits_lock;
  assign io_mem_axi_0_ar_bits_cache = uncore_io_mem_axi_0_ar_bits_cache;
  assign io_mem_axi_0_ar_bits_prot = uncore_io_mem_axi_0_ar_bits_prot;
  assign io_mem_axi_0_ar_bits_qos = uncore_io_mem_axi_0_ar_bits_qos;
  assign io_mem_axi_0_ar_bits_region = uncore_io_mem_axi_0_ar_bits_region;
  assign io_mem_axi_0_ar_bits_id = uncore_io_mem_axi_0_ar_bits_id;
  assign io_mem_axi_0_ar_bits_user = uncore_io_mem_axi_0_ar_bits_user;
  assign io_mem_axi_0_r_ready = uncore_io_mem_axi_0_r_ready;
  assign io_debug_req_ready = uncore_io_debugBus_req_ready;
  assign io_debug_resp_valid = uncore_io_debugBus_resp_valid;
  assign io_debug_resp_bits_resp = uncore_io_debugBus_resp_bits_resp;
  assign io_debug_resp_bits_data = uncore_io_debugBus_resp_bits_data;
  assign tileResets_0 = uncore_io_prci_0_reset;
  assign RocketTile_1_clk = clk;
  assign RocketTile_1_reset = tileResets_0;
  assign RocketTile_1_io_cached_0_acquire_ready = uncore_io_tiles_cached_0_acquire_ready;
  assign RocketTile_1_io_cached_0_probe_valid = uncore_io_tiles_cached_0_probe_valid;
  assign RocketTile_1_io_cached_0_probe_bits_addr_block = uncore_io_tiles_cached_0_probe_bits_addr_block;
  assign RocketTile_1_io_cached_0_probe_bits_p_type = uncore_io_tiles_cached_0_probe_bits_p_type;
  assign RocketTile_1_io_cached_0_release_ready = uncore_io_tiles_cached_0_release_ready;
  assign RocketTile_1_io_cached_0_grant_valid = uncore_io_tiles_cached_0_grant_valid;
  assign RocketTile_1_io_cached_0_grant_bits_addr_beat = uncore_io_tiles_cached_0_grant_bits_addr_beat;
  assign RocketTile_1_io_cached_0_grant_bits_client_xact_id = uncore_io_tiles_cached_0_grant_bits_client_xact_id;
  assign RocketTile_1_io_cached_0_grant_bits_manager_xact_id = uncore_io_tiles_cached_0_grant_bits_manager_xact_id;
  assign RocketTile_1_io_cached_0_grant_bits_is_builtin_type = uncore_io_tiles_cached_0_grant_bits_is_builtin_type;
  assign RocketTile_1_io_cached_0_grant_bits_g_type = uncore_io_tiles_cached_0_grant_bits_g_type;
  assign RocketTile_1_io_cached_0_grant_bits_data = uncore_io_tiles_cached_0_grant_bits_data;
  assign RocketTile_1_io_cached_0_grant_bits_manager_id = uncore_io_tiles_cached_0_grant_bits_manager_id;
  assign RocketTile_1_io_cached_0_finish_ready = uncore_io_tiles_cached_0_finish_ready;
  assign RocketTile_1_io_uncached_0_acquire_ready = uncore_io_tiles_uncached_0_acquire_ready;
  assign RocketTile_1_io_uncached_0_grant_valid = uncore_io_tiles_uncached_0_grant_valid;
  assign RocketTile_1_io_uncached_0_grant_bits_addr_beat = uncore_io_tiles_uncached_0_grant_bits_addr_beat;
  assign RocketTile_1_io_uncached_0_grant_bits_client_xact_id = uncore_io_tiles_uncached_0_grant_bits_client_xact_id;
  assign RocketTile_1_io_uncached_0_grant_bits_manager_xact_id = uncore_io_tiles_uncached_0_grant_bits_manager_xact_id;
  assign RocketTile_1_io_uncached_0_grant_bits_is_builtin_type = uncore_io_tiles_uncached_0_grant_bits_is_builtin_type;
  assign RocketTile_1_io_uncached_0_grant_bits_g_type = uncore_io_tiles_uncached_0_grant_bits_g_type;
  assign RocketTile_1_io_uncached_0_grant_bits_data = uncore_io_tiles_uncached_0_grant_bits_data;
  assign RocketTile_1_io_prci_reset = uncore_io_prci_0_reset;
  assign RocketTile_1_io_prci_id = uncore_io_prci_0_id;
  assign RocketTile_1_io_prci_interrupts_meip = uncore_io_prci_0_interrupts_meip;
  assign RocketTile_1_io_prci_interrupts_seip = uncore_io_prci_0_interrupts_seip;
  assign RocketTile_1_io_prci_interrupts_debug = uncore_io_prci_0_interrupts_debug;
  assign RocketTile_1_io_prci_interrupts_mtip = uncore_io_prci_0_interrupts_mtip;
  assign RocketTile_1_io_prci_interrupts_msip = uncore_io_prci_0_interrupts_msip;
  assign uncore_clk = clk;
  assign uncore_reset = reset;
  assign uncore_io_mem_axi_0_aw_ready = io_mem_axi_0_aw_ready;
  assign uncore_io_mem_axi_0_w_ready = io_mem_axi_0_w_ready;
  assign uncore_io_mem_axi_0_b_valid = io_mem_axi_0_b_valid;
  assign uncore_io_mem_axi_0_b_bits_resp = io_mem_axi_0_b_bits_resp;
  assign uncore_io_mem_axi_0_b_bits_id = io_mem_axi_0_b_bits_id;
  assign uncore_io_mem_axi_0_b_bits_user = io_mem_axi_0_b_bits_user;
  assign uncore_io_mem_axi_0_ar_ready = io_mem_axi_0_ar_ready;
  assign uncore_io_mem_axi_0_r_valid = io_mem_axi_0_r_valid;
  assign uncore_io_mem_axi_0_r_bits_resp = io_mem_axi_0_r_bits_resp;
  assign uncore_io_mem_axi_0_r_bits_data = io_mem_axi_0_r_bits_data;
  assign uncore_io_mem_axi_0_r_bits_last = io_mem_axi_0_r_bits_last;
  assign uncore_io_mem_axi_0_r_bits_id = io_mem_axi_0_r_bits_id;
  assign uncore_io_mem_axi_0_r_bits_user = io_mem_axi_0_r_bits_user;
  assign uncore_io_tiles_cached_0_acquire_valid = RocketTile_1_io_cached_0_acquire_valid;
  assign uncore_io_tiles_cached_0_acquire_bits_addr_block = RocketTile_1_io_cached_0_acquire_bits_addr_block;
  assign uncore_io_tiles_cached_0_acquire_bits_client_xact_id = RocketTile_1_io_cached_0_acquire_bits_client_xact_id;
  assign uncore_io_tiles_cached_0_acquire_bits_addr_beat = RocketTile_1_io_cached_0_acquire_bits_addr_beat;
  assign uncore_io_tiles_cached_0_acquire_bits_is_builtin_type = RocketTile_1_io_cached_0_acquire_bits_is_builtin_type;
  assign uncore_io_tiles_cached_0_acquire_bits_a_type = RocketTile_1_io_cached_0_acquire_bits_a_type;
  assign uncore_io_tiles_cached_0_acquire_bits_union = RocketTile_1_io_cached_0_acquire_bits_union;
  assign uncore_io_tiles_cached_0_acquire_bits_data = RocketTile_1_io_cached_0_acquire_bits_data;
  assign uncore_io_tiles_cached_0_probe_ready = RocketTile_1_io_cached_0_probe_ready;
  assign uncore_io_tiles_cached_0_release_valid = RocketTile_1_io_cached_0_release_valid;
  assign uncore_io_tiles_cached_0_release_bits_addr_beat = RocketTile_1_io_cached_0_release_bits_addr_beat;
  assign uncore_io_tiles_cached_0_release_bits_addr_block = RocketTile_1_io_cached_0_release_bits_addr_block;
  assign uncore_io_tiles_cached_0_release_bits_client_xact_id = RocketTile_1_io_cached_0_release_bits_client_xact_id;
  assign uncore_io_tiles_cached_0_release_bits_voluntary = RocketTile_1_io_cached_0_release_bits_voluntary;
  assign uncore_io_tiles_cached_0_release_bits_r_type = RocketTile_1_io_cached_0_release_bits_r_type;
  assign uncore_io_tiles_cached_0_release_bits_data = RocketTile_1_io_cached_0_release_bits_data;
  assign uncore_io_tiles_cached_0_grant_ready = RocketTile_1_io_cached_0_grant_ready;
  assign uncore_io_tiles_cached_0_finish_valid = RocketTile_1_io_cached_0_finish_valid;
  assign uncore_io_tiles_cached_0_finish_bits_manager_xact_id = RocketTile_1_io_cached_0_finish_bits_manager_xact_id;
  assign uncore_io_tiles_cached_0_finish_bits_manager_id = RocketTile_1_io_cached_0_finish_bits_manager_id;
  assign uncore_io_tiles_uncached_0_acquire_valid = RocketTile_1_io_uncached_0_acquire_valid;
  assign uncore_io_tiles_uncached_0_acquire_bits_addr_block = RocketTile_1_io_uncached_0_acquire_bits_addr_block;
  assign uncore_io_tiles_uncached_0_acquire_bits_client_xact_id = RocketTile_1_io_uncached_0_acquire_bits_client_xact_id;
  assign uncore_io_tiles_uncached_0_acquire_bits_addr_beat = RocketTile_1_io_uncached_0_acquire_bits_addr_beat;
  assign uncore_io_tiles_uncached_0_acquire_bits_is_builtin_type = RocketTile_1_io_uncached_0_acquire_bits_is_builtin_type;
  assign uncore_io_tiles_uncached_0_acquire_bits_a_type = RocketTile_1_io_uncached_0_acquire_bits_a_type;
  assign uncore_io_tiles_uncached_0_acquire_bits_union = RocketTile_1_io_uncached_0_acquire_bits_union;
  assign uncore_io_tiles_uncached_0_acquire_bits_data = RocketTile_1_io_uncached_0_acquire_bits_data;
  assign uncore_io_tiles_uncached_0_grant_ready = RocketTile_1_io_uncached_0_grant_ready;
  assign uncore_io_interrupts_0 = io_interrupts_0;
  assign uncore_io_interrupts_1 = io_interrupts_1;
  assign uncore_io_debugBus_req_valid = io_debug_req_valid;
  assign uncore_io_debugBus_req_bits_addr = io_debug_req_bits_addr;
  assign uncore_io_debugBus_req_bits_op = io_debug_req_bits_op;
  assign uncore_io_debugBus_req_bits_data = io_debug_req_bits_data;
  assign uncore_io_debugBus_resp_ready = io_debug_resp_ready;
endmodule
EOF

cat > "${TOP}.io.json.gold" <<"EOF"
{
  "name": "Top",
  "ports": [
    {
      "name": "clk",
      "direction": "input",
      "type": "wire",
      "width": "1"
    },
    {
      "name": "reset",
      "direction": "input",
      "type": "wire",
      "width": "1"
    },
    {
      "name": "io_mem_axi_0_aw_ready",
      "direction": "input",
      "type": "wire",
      "width": "1"
    },
    {
      "name": "io_mem_axi_0_aw_valid",
      "direction": "output",
      "type": "wire",
      "width": "1"
    },
    {
      "name": "io_mem_axi_0_aw_bits_addr",
      "direction": "output",
      "type": "wire",
      "width": "32"
    },
    {
      "name": "io_mem_axi_0_aw_bits_len",
      "direction": "output",
      "type": "wire",
      "width": "8"
    },
    {
      "name": "io_mem_axi_0_aw_bits_size",
      "direction": "output",
      "type": "wire",
      "width": "3"
    },
    {
      "name": "io_mem_axi_0_aw_bits_burst",
      "direction": "output",
      "type": "wire",
      "width": "2"
    },
    {
      "name": "io_mem_axi_0_aw_bits_lock",
      "direction": "output",
      "type": "wire",
      "width": "1"
    },
    {
      "name": "io_mem_axi_0_aw_bits_cache",
      "direction": "output",
      "type": "wire",
      "width": "4"
    },
    {
      "name": "io_mem_axi_0_aw_bits_prot",
      "direction": "output",
      "type": "wire",
      "width": "3"
    },
    {
      "name": "io_mem_axi_0_aw_bits_qos",
      "direction": "output",
      "type": "wire",
      "width": "4"
    },
    {
      "name": "io_mem_axi_0_aw_bits_region",
      "direction": "output",
      "type": "wire",
      "width": "4"
    },
    {
      "name": "io_mem_axi_0_aw_bits_id",
      "direction": "output",
      "type": "wire",
      "width": "5"
    },
    {
      "name": "io_mem_axi_0_aw_bits_user",
      "direction": "output",
      "type": "wire",
      "width": "1"
    },
    {
      "name": "io_mem_axi_0_w_ready",
      "direction": "input",
      "type": "wire",
      "width": "1"
    },
    {
      "name": "io_mem_axi_0_w_valid",
      "direction": "output",
      "type": "wire",
      "width": "1"
    },
    {
      "name": "io_mem_axi_0_w_bits_data",
      "direction": "output",
      "type": "wire",
      "width": "64"
    },
    {
      "name": "io_mem_axi_0_w_bits_last",
      "direction": "output",
      "type": "wire",
      "width": "1"
    },
    {
      "name": "io_mem_axi_0_w_bits_id",
      "direction": "output",
      "type": "wire",
      "width": "5"
    },
    {
      "name": "io_mem_axi_0_w_bits_strb",
      "direction": "output",
      "type": "wire",
      "width": "8"
    },
    {
      "name": "io_mem_axi_0_w_bits_user",
      "direction": "output",
      "type": "wire",
      "width": "1"
    },
    {
      "name": "io_mem_axi_0_b_ready",
      "direction": "output",
      "type": "wire",
      "width": "1"
    },
    {
      "name": "io_mem_axi_0_b_valid",
      "direction": "input",
      "type": "wire",
      "width": "1"
    },
    {
      "name": "io_mem_axi_0_b_bits_resp",
      "direction": "input",
      "type": "wire",
      "width": "2"
    },
    {
      "name": "io_mem_axi_0_b_bits_id",
      "direction": "input",
      "type": "wire",
      "width": "5"
    },
    {
      "name": "io_mem_axi_0_b_bits_user",
      "direction": "input",
      "type": "wire",
      "width": "1"
    },
    {
      "name": "io_mem_axi_0_ar_ready",
      "direction": "input",
      "type": "wire",
      "width": "1"
    },
    {
      "name": "io_mem_axi_0_ar_valid",
      "direction": "output",
      "type": "wire",
      "width": "1"
    },
    {
      "name": "io_mem_axi_0_ar_bits_addr",
      "direction": "output",
      "type": "wire",
      "width": "32"
    },
    {
      "name": "io_mem_axi_0_ar_bits_len",
      "direction": "output",
      "type": "wire",
      "width": "8"
    },
    {
      "name": "io_mem_axi_0_ar_bits_size",
      "direction": "output",
      "type": "wire",
      "width": "3"
    },
    {
      "name": "io_mem_axi_0_ar_bits_burst",
      "direction": "output",
      "type": "wire",
      "width": "2"
    },
    {
      "name": "io_mem_axi_0_ar_bits_lock",
      "direction": "output",
      "type": "wire",
      "width": "1"
    },
    {
      "name": "io_mem_axi_0_ar_bits_cache",
      "direction": "output",
      "type": "wire",
      "width": "4"
    },
    {
      "name": "io_mem_axi_0_ar_bits_prot",
      "direction": "output",
      "type": "wire",
      "width": "3"
    },
    {
      "name": "io_mem_axi_0_ar_bits_qos",
      "direction": "output",
      "type": "wire",
      "width": "4"
    },
    {
      "name": "io_mem_axi_0_ar_bits_region",
      "direction": "output",
      "type": "wire",
      "width": "4"
    },
    {
      "name": "io_mem_axi_0_ar_bits_id",
      "direction": "output",
      "type": "wire",
      "width": "5"
    },
    {
      "name": "io_mem_axi_0_ar_bits_user",
      "direction": "output",
      "type": "wire",
      "width": "1"
    },
    {
      "name": "io_mem_axi_0_r_ready",
      "direction": "output",
      "type": "wire",
      "width": "1"
    },
    {
      "name": "io_mem_axi_0_r_valid",
      "direction": "input",
      "type": "wire",
      "width": "1"
    },
    {
      "name": "io_mem_axi_0_r_bits_resp",
      "direction": "input",
      "type": "wire",
      "width": "2"
    },
    {
      "name": "io_mem_axi_0_r_bits_data",
      "direction": "input",
      "type": "wire",
      "width": "64"
    },
    {
      "name": "io_mem_axi_0_r_bits_last",
      "direction": "input",
      "type": "wire",
      "width": "1"
    },
    {
      "name": "io_mem_axi_0_r_bits_id",
      "direction": "input",
      "type": "wire",
      "width": "5"
    },
    {
      "name": "io_mem_axi_0_r_bits_user",
      "direction": "input",
      "type": "wire",
      "width": "1"
    },
    {
      "name": "io_interrupts_0",
      "direction": "input",
      "type": "wire",
      "width": "1"
    },
    {
      "name": "io_interrupts_1",
      "direction": "input",
      "type": "wire",
      "width": "1"
    },
    {
      "name": "io_debug_req_ready",
      "direction": "output",
      "type": "wire",
      "width": "1"
    },
    {
      "name": "io_debug_req_valid",
      "direction": "input",
      "type": "wire",
      "width": "1"
    },
    {
      "name": "io_debug_req_bits_addr",
      "direction": "input",
      "type": "wire",
      "width": "5"
    },
    {
      "name": "io_debug_req_bits_op",
      "direction": "input",
      "type": "wire",
      "width": "2"
    },
    {
      "name": "io_debug_req_bits_data",
      "direction": "input",
      "type": "wire",
      "width": "34"
    },
    {
      "name": "io_debug_resp_ready",
      "direction": "input",
      "type": "wire",
      "width": "1"
    },
    {
      "name": "io_debug_resp_valid",
      "direction": "output",
      "type": "wire",
      "width": "1"
    },
    {
      "name": "io_debug_resp_bits_resp",
      "direction": "output",
      "type": "wire",
      "width": "2"
    },
    {
      "name": "io_debug_resp_bits_data",
      "direction": "output",
      "type": "wire",
      "width": "34"
    },
  ]
}
EOF

cat > "${TOP}.decoupled.json.gold" <<EOF
{
  "name": "Top",
  "decoupled io": [
    {
      "base": "io_mem_axi_0_aw",
      "direction": "output",
      "bits": [
        {
          "name": "addr",
          "width": "32"
        },
        {
          "name": "len",
          "width": "8"
        },
        {
          "name": "size",
          "width": "3"
        },
        {
          "name": "burst",
          "width": "2"
        },
        {
          "name": "lock",
          "width": "1"
        },
        {
          "name": "cache",
          "width": "4"
        },
        {
          "name": "prot",
          "width": "3"
        },
        {
          "name": "qos",
          "width": "4"
        },
        {
          "name": "region",
          "width": "4"
        },
        {
          "name": "id",
          "width": "5"
        },
        {
          "name": "user",
          "width": "1"
        },
      ]
    },
    {
      "base": "io_mem_axi_0_w",
      "direction": "output",
      "bits": [
        {
          "name": "data",
          "width": "64"
        },
        {
          "name": "last",
          "width": "1"
        },
        {
          "name": "id",
          "width": "5"
        },
        {
          "name": "strb",
          "width": "8"
        },
        {
          "name": "user",
          "width": "1"
        },
      ]
    },
    {
      "base": "io_mem_axi_0_b",
      "direction": "input",
      "bits": [
        {
          "name": "resp",
          "width": "2"
        },
        {
          "name": "id",
          "width": "5"
        },
        {
          "name": "user",
          "width": "1"
        },
      ]
    },
    {
      "base": "io_mem_axi_0_ar",
      "direction": "output",
      "bits": [
        {
          "name": "addr",
          "width": "32"
        },
        {
          "name": "len",
          "width": "8"
        },
        {
          "name": "size",
          "width": "3"
        },
        {
          "name": "burst",
          "width": "2"
        },
        {
          "name": "lock",
          "width": "1"
        },
        {
          "name": "cache",
          "width": "4"
        },
        {
          "name": "prot",
          "width": "3"
        },
        {
          "name": "qos",
          "width": "4"
        },
        {
          "name": "region",
          "width": "4"
        },
        {
          "name": "id",
          "width": "5"
        },
        {
          "name": "user",
          "width": "1"
        },
      ]
    },
    {
      "base": "io_mem_axi_0_r",
      "direction": "input",
      "bits": [
        {
          "name": "resp",
          "width": "2"
        },
        {
          "name": "data",
          "width": "64"
        },
        {
          "name": "last",
          "width": "1"
        },
        {
          "name": "id",
          "width": "5"
        },
        {
          "name": "user",
          "width": "1"
        },
      ]
    },
    {
      "base": "io_debug_req",
      "direction": "input",
      "bits": [
        {
          "name": "addr",
          "width": "5"
        },
        {
          "name": "op",
          "width": "2"
        },
        {
          "name": "data",
          "width": "34"
        },
      ]
    },
    {
      "base": "io_debug_resp",
      "direction": "output",
      "bits": [
        {
          "name": "resp",
          "width": "2"
        },
        {
          "name": "data",
          "width": "34"
        },
      ]
    },
  ]
}
EOF

#include "_harness.bash"
